
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010e60 <.init>:
   10e60:	push	{r3, lr}
   10e64:	bl	111e4 <fputs@plt+0x4c>
   10e68:	pop	{r3, pc}

Disassembly of section .plt:

00010e6c <rb_sleep@plt-0x14>:
   10e6c:	push	{lr}		; (str lr, [sp, #-4]!)
   10e70:	ldr	lr, [pc, #4]	; 10e7c <rb_sleep@plt-0x4>
   10e74:	add	lr, pc, lr
   10e78:	ldr	pc, [lr, #8]!
   10e7c:	andeq	r9, r8, r4, lsl #3

00010e80 <rb_sleep@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #561152	; 0x89000
   10e88:	ldr	pc, [ip, #388]!	; 0x184

00010e8c <strerror@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #561152	; 0x89000
   10e94:	ldr	pc, [ip, #380]!	; 0x17c

00010e98 <mkdir@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #561152	; 0x89000
   10ea0:	ldr	pc, [ip, #372]!	; 0x174

00010ea4 <geteuid@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #561152	; 0x89000
   10eac:	ldr	pc, [ip, #364]!	; 0x16c

00010eb0 <abort@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #561152	; 0x89000
   10eb8:	ldr	pc, [ip, #356]!	; 0x164

00010ebc <localtime@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #561152	; 0x89000
   10ec4:	ldr	pc, [ip, #348]!	; 0x15c

00010ec8 <memcmp@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #561152	; 0x89000
   10ed0:	ldr	pc, [ip, #340]!	; 0x154

00010ed4 <sysconf@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #561152	; 0x89000
   10edc:	ldr	pc, [ip, #332]!	; 0x14c

00010ee0 <__libc_start_main@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #561152	; 0x89000
   10ee8:	ldr	pc, [ip, #324]!	; 0x144

00010eec <mremap@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #561152	; 0x89000
   10ef4:	ldr	pc, [ip, #316]!	; 0x13c

00010ef8 <__gmon_start__@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #561152	; 0x89000
   10f00:	ldr	pc, [ip, #308]!	; 0x134

00010f04 <vsnprintf@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #561152	; 0x89000
   10f0c:	ldr	pc, [ip, #300]!	; 0x12c

00010f10 <fclose@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #561152	; 0x89000
   10f18:	ldr	pc, [ip, #292]!	; 0x124

00010f1c <fgets@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #561152	; 0x89000
   10f24:	ldr	pc, [ip, #284]!	; 0x11c

00010f28 <getenv@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #561152	; 0x89000
   10f30:	ldr	pc, [ip, #276]!	; 0x114

00010f34 <strchr@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #561152	; 0x89000
   10f3c:	ldr	pc, [ip, #268]!	; 0x10c

00010f40 <fchown@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #561152	; 0x89000
   10f48:	ldr	pc, [ip, #260]!	; 0x104

00010f4c <calloc@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #561152	; 0x89000
   10f54:	ldr	pc, [ip, #252]!	; 0xfc

00010f58 <fopen@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #561152	; 0x89000
   10f60:	ldr	pc, [ip, #244]!	; 0xf4

00010f64 <memset@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #561152	; 0x89000
   10f6c:	ldr	pc, [ip, #236]!	; 0xec

00010f70 <fsync@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #561152	; 0x89000
   10f78:	ldr	pc, [ip, #228]!	; 0xe4

00010f7c <__fxstat64@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #561152	; 0x89000
   10f84:	ldr	pc, [ip, #220]!	; 0xdc

00010f88 <rb_strlcpy@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #561152	; 0x89000
   10f90:	ldr	pc, [ip, #212]!	; 0xd4

00010f94 <free@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #561152	; 0x89000
   10f9c:	ldr	pc, [ip, #204]!	; 0xcc

00010fa0 <read@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #561152	; 0x89000
   10fa8:	ldr	pc, [ip, #196]!	; 0xc4

00010fac <write@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #561152	; 0x89000
   10fb4:	ldr	pc, [ip, #188]!	; 0xbc

00010fb8 <access@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #561152	; 0x89000
   10fc0:	ldr	pc, [ip, #180]!	; 0xb4

00010fc4 <gettimeofday@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #561152	; 0x89000
   10fcc:	ldr	pc, [ip, #172]!	; 0xac

00010fd0 <fflush@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #561152	; 0x89000
   10fd8:	ldr	pc, [ip, #164]!	; 0xa4

00010fdc <strlen@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #561152	; 0x89000
   10fe4:	ldr	pc, [ip, #156]!	; 0x9c

00010fe8 <unlink@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #561152	; 0x89000
   10ff0:	ldr	pc, [ip, #148]!	; 0x94

00010ff4 <getopt@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #561152	; 0x89000
   10ffc:	ldr	pc, [ip, #140]!	; 0x8c

00011000 <memcpy@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #561152	; 0x89000
   11008:	ldr	pc, [ip, #132]!	; 0x84

0001100c <strtol@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #561152	; 0x89000
   11014:	ldr	pc, [ip, #124]!	; 0x7c

00011018 <open64@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #561152	; 0x89000
   11020:	ldr	pc, [ip, #116]!	; 0x74

00011024 <raise@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #561152	; 0x89000
   1102c:	ldr	pc, [ip, #108]!	; 0x6c

00011030 <fcntl64@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #561152	; 0x89000
   11038:	ldr	pc, [ip, #100]!	; 0x64

0001103c <strstr@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #561152	; 0x89000
   11044:	ldr	pc, [ip, #92]!	; 0x5c

00011048 <close@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #561152	; 0x89000
   11050:	ldr	pc, [ip, #84]!	; 0x54

00011054 <fwrite@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #561152	; 0x89000
   1105c:	ldr	pc, [ip, #76]!	; 0x4c

00011060 <rb_outofmemory@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #561152	; 0x89000
   11068:	ldr	pc, [ip, #68]!	; 0x44

0001106c <time@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #561152	; 0x89000
   11074:	ldr	pc, [ip, #60]!	; 0x3c

00011078 <__xstat64@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #561152	; 0x89000
   11080:	ldr	pc, [ip, #52]!	; 0x34

00011084 <fprintf@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #561152	; 0x89000
   1108c:	ldr	pc, [ip, #44]!	; 0x2c

00011090 <lseek64@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #561152	; 0x89000
   11098:	ldr	pc, [ip, #36]!	; 0x24

0001109c <malloc@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #561152	; 0x89000
   110a4:	ldr	pc, [ip, #28]!

000110a8 <mmap64@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #561152	; 0x89000
   110b0:	ldr	pc, [ip, #20]!

000110b4 <getcwd@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #561152	; 0x89000
   110bc:	ldr	pc, [ip, #12]!

000110c0 <rmdir@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #561152	; 0x89000
   110c8:	ldr	pc, [ip, #4]!

000110cc <sleep@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #136, 20	; 0x88000
   110d4:	ldr	pc, [ip, #4092]!	; 0xffc

000110d8 <memmove@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #136, 20	; 0x88000
   110e0:	ldr	pc, [ip, #4084]!	; 0xff4

000110e4 <getpid@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #136, 20	; 0x88000
   110ec:	ldr	pc, [ip, #4076]!	; 0xfec

000110f0 <readlink@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #136, 20	; 0x88000
   110f8:	ldr	pc, [ip, #4068]!	; 0xfe4

000110fc <munmap@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #136, 20	; 0x88000
   11104:	ldr	pc, [ip, #4060]!	; 0xfdc

00011108 <__lxstat64@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #136, 20	; 0x88000
   11110:	ldr	pc, [ip, #4052]!	; 0xfd4

00011114 <snprintf@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #136, 20	; 0x88000
   1111c:	ldr	pc, [ip, #4044]!	; 0xfcc

00011120 <strncmp@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #136, 20	; 0x88000
   11128:	ldr	pc, [ip, #4036]!	; 0xfc4

0001112c <gmtime@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #136, 20	; 0x88000
   11134:	ldr	pc, [ip, #4028]!	; 0xfbc

00011138 <utimes@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #136, 20	; 0x88000
   11140:	ldr	pc, [ip, #4020]!	; 0xfb4

00011144 <realloc@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #136, 20	; 0x88000
   1114c:	ldr	pc, [ip, #4012]!	; 0xfac

00011150 <ftruncate64@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #136, 20	; 0x88000
   11158:	ldr	pc, [ip, #4004]!	; 0xfa4

0001115c <strpbrk@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #136, 20	; 0x88000
   11164:	ldr	pc, [ip, #3996]!	; 0xf9c

00011168 <fchmod@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #136, 20	; 0x88000
   11170:	ldr	pc, [ip, #3988]!	; 0xf94

00011174 <strcmp@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #136, 20	; 0x88000
   1117c:	ldr	pc, [ip, #3980]!	; 0xf8c

00011180 <exit@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #136, 20	; 0x88000
   11188:	ldr	pc, [ip, #3972]!	; 0xf84

0001118c <__errno_location@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #136, 20	; 0x88000
   11194:	ldr	pc, [ip, #3964]!	; 0xf7c

00011198 <fputs@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #136, 20	; 0x88000
   111a0:	ldr	pc, [ip, #3956]!	; 0xf74

Disassembly of section .text:

000111a8 <.text>:
   111a8:	mov	fp, #0
   111ac:	mov	lr, #0
   111b0:	pop	{r1}		; (ldr r1, [sp], #4)
   111b4:	mov	r2, sp
   111b8:	push	{r2}		; (str r2, [sp, #-4]!)
   111bc:	push	{r0}		; (str r0, [sp, #-4]!)
   111c0:	ldr	ip, [pc, #16]	; 111d8 <fputs@plt+0x40>
   111c4:	push	{ip}		; (str ip, [sp, #-4]!)
   111c8:	ldr	r0, [pc, #12]	; 111dc <fputs@plt+0x44>
   111cc:	ldr	r3, [pc, #12]	; 111e0 <fputs@plt+0x48>
   111d0:	bl	10ee0 <__libc_start_main@plt>
   111d4:	bl	10eb0 <abort@plt>
   111d8:	andeq	lr, r7, r0, lsr #12
   111dc:	andeq	r1, r1, r4, asr r8
   111e0:	andeq	lr, r7, r0, asr #11
   111e4:	ldr	r3, [pc, #20]	; 11200 <fputs@plt+0x68>
   111e8:	ldr	r2, [pc, #20]	; 11204 <fputs@plt+0x6c>
   111ec:	add	r3, pc, r3
   111f0:	ldr	r2, [r3, r2]
   111f4:	cmp	r2, #0
   111f8:	bxeq	lr
   111fc:	b	10ef8 <__gmon_start__@plt>
   11200:	andeq	r8, r8, ip, lsl #28
   11204:	andeq	r0, r0, r8, lsl r1
   11208:	ldr	r3, [pc, #28]	; 1122c <fputs@plt+0x94>
   1120c:	ldr	r0, [pc, #28]	; 11230 <fputs@plt+0x98>
   11210:	sub	r3, r3, r0
   11214:	cmp	r3, #6
   11218:	bxls	lr
   1121c:	ldr	r3, [pc, #16]	; 11234 <fputs@plt+0x9c>
   11220:	cmp	r3, #0
   11224:	bxeq	lr
   11228:	bx	r3
   1122c:	andeq	sl, r9, fp, ror #26
   11230:	andeq	sl, r9, r8, ror #26
   11234:	andeq	r0, r0, r0
   11238:	ldr	r1, [pc, #36]	; 11264 <fputs@plt+0xcc>
   1123c:	ldr	r0, [pc, #36]	; 11268 <fputs@plt+0xd0>
   11240:	sub	r1, r1, r0
   11244:	asr	r1, r1, #2
   11248:	add	r1, r1, r1, lsr #31
   1124c:	asrs	r1, r1, #1
   11250:	bxeq	lr
   11254:	ldr	r3, [pc, #16]	; 1126c <fputs@plt+0xd4>
   11258:	cmp	r3, #0
   1125c:	bxeq	lr
   11260:	bx	r3
   11264:	andeq	sl, r9, r8, ror #26
   11268:	andeq	sl, r9, r8, ror #26
   1126c:	andeq	r0, r0, r0
   11270:	push	{r4, lr}
   11274:	ldr	r4, [pc, #24]	; 11294 <fputs@plt+0xfc>
   11278:	ldrb	r3, [r4]
   1127c:	cmp	r3, #0
   11280:	popne	{r4, pc}
   11284:	bl	11208 <fputs@plt+0x70>
   11288:	mov	r3, #1
   1128c:	strb	r3, [r4]
   11290:	pop	{r4, pc}
   11294:	andeq	sl, r9, r4, ror sp
   11298:	ldr	r0, [pc, #40]	; 112c8 <fputs@plt+0x130>
   1129c:	ldr	r3, [r0]
   112a0:	cmp	r3, #0
   112a4:	bne	112ac <fputs@plt+0x114>
   112a8:	b	11238 <fputs@plt+0xa0>
   112ac:	ldr	r3, [pc, #24]	; 112cc <fputs@plt+0x134>
   112b0:	cmp	r3, #0
   112b4:	beq	112a8 <fputs@plt+0x110>
   112b8:	push	{r4, lr}
   112bc:	blx	r3
   112c0:	pop	{r4, lr}
   112c4:	b	11238 <fputs@plt+0xa0>
   112c8:	strdeq	r9, [r9], -ip
   112cc:	andeq	r0, r0, r0
   112d0:	cmp	r0, #0
   112d4:	beq	11330 <fputs@plt+0x198>
   112d8:	ldrb	r3, [r0]
   112dc:	cmp	r3, #0
   112e0:	beq	11328 <fputs@plt+0x190>
   112e4:	ldr	r2, [pc, #76]	; 11338 <fputs@plt+0x1a0>
   112e8:	mov	ip, #92	; 0x5c
   112ec:	mov	r1, #34	; 0x22
   112f0:	cmp	r3, #34	; 0x22
   112f4:	moveq	r3, r2
   112f8:	strbeq	ip, [r3], #2
   112fc:	strbeq	r1, [r2, #1]
   11300:	moveq	r2, r3
   11304:	strbne	r3, [r2]
   11308:	addne	r2, r2, #1
   1130c:	ldrb	r3, [r0, #1]!
   11310:	cmp	r3, #0
   11314:	bne	112f0 <fputs@plt+0x158>
   11318:	mov	r3, #0
   1131c:	strb	r3, [r2]
   11320:	ldr	r0, [pc, #16]	; 11338 <fputs@plt+0x1a0>
   11324:	bx	lr
   11328:	ldr	r2, [pc, #8]	; 11338 <fputs@plt+0x1a0>
   1132c:	b	11318 <fputs@plt+0x180>
   11330:	mov	r0, #0
   11334:	bx	lr
   11338:	andeq	sl, r9, r8, ror sp
   1133c:	cmp	r0, #0
   11340:	beq	113a0 <fputs@plt+0x208>
   11344:	ldrb	r3, [r0]
   11348:	cmp	r3, #0
   1134c:	beq	1138c <fputs@plt+0x1f4>
   11350:	ldr	r2, [pc, #80]	; 113a8 <fputs@plt+0x210>
   11354:	mov	ip, #39	; 0x27
   11358:	mov	r1, #32
   1135c:	b	11370 <fputs@plt+0x1d8>
   11360:	add	r2, r2, #1
   11364:	ldrb	r3, [r0, #1]!
   11368:	cmp	r3, #0
   1136c:	beq	11390 <fputs@plt+0x1f8>
   11370:	cmp	r3, #34	; 0x22
   11374:	strbeq	ip, [r2]
   11378:	beq	11360 <fputs@plt+0x1c8>
   1137c:	cmp	r3, #58	; 0x3a
   11380:	strbeq	r1, [r2]
   11384:	strbne	r3, [r2]
   11388:	b	11360 <fputs@plt+0x1c8>
   1138c:	ldr	r2, [pc, #20]	; 113a8 <fputs@plt+0x210>
   11390:	mov	r3, #0
   11394:	strb	r3, [r2]
   11398:	ldr	r0, [pc, #8]	; 113a8 <fputs@plt+0x210>
   1139c:	bx	lr
   113a0:	mov	r0, #0
   113a4:	bx	lr
   113a8:	andeq	fp, r9, r8, ror r1
   113ac:	bx	lr
   113b0:	push	{r4, lr}
   113b4:	mov	r5, r0
   113b8:	ldr	r4, [pc, #376]	; 11538 <fputs@plt+0x3a0>
   113bc:	ldr	r2, [pc, #376]	; 1153c <fputs@plt+0x3a4>
   113c0:	ldr	r1, [pc, #376]	; 11540 <fputs@plt+0x3a8>
   113c4:	ldr	r0, [r4]
   113c8:	bl	11084 <fprintf@plt>
   113cc:	ldr	r3, [r4]
   113d0:	mov	r2, #53	; 0x35
   113d4:	mov	r1, #1
   113d8:	ldr	r0, [pc, #356]	; 11544 <fputs@plt+0x3ac>
   113dc:	bl	11054 <fwrite@plt>
   113e0:	ldr	r3, [r4]
   113e4:	mov	r2, #235	; 0xeb
   113e8:	mov	r1, #1
   113ec:	ldr	r0, [pc, #340]	; 11548 <fputs@plt+0x3b0>
   113f0:	bl	11054 <fwrite@plt>
   113f4:	ldr	r2, [pc, #336]	; 1154c <fputs@plt+0x3b4>
   113f8:	ldr	r1, [pc, #336]	; 11550 <fputs@plt+0x3b8>
   113fc:	ldr	r0, [r4]
   11400:	bl	11084 <fprintf@plt>
   11404:	ldr	r3, [r4]
   11408:	mov	r2, #47	; 0x2f
   1140c:	mov	r1, #1
   11410:	ldr	r0, [pc, #316]	; 11554 <fputs@plt+0x3bc>
   11414:	bl	11054 <fwrite@plt>
   11418:	ldr	r3, [r4]
   1141c:	mov	r2, #56	; 0x38
   11420:	mov	r1, #1
   11424:	ldr	r0, [pc, #300]	; 11558 <fputs@plt+0x3c0>
   11428:	bl	11054 <fwrite@plt>
   1142c:	ldr	r3, [r4]
   11430:	mov	r2, #58	; 0x3a
   11434:	mov	r1, #1
   11438:	ldr	r0, [pc, #284]	; 1155c <fputs@plt+0x3c4>
   1143c:	bl	11054 <fwrite@plt>
   11440:	ldr	r3, [r4]
   11444:	mov	r2, #84	; 0x54
   11448:	mov	r1, #1
   1144c:	ldr	r0, [pc, #268]	; 11560 <fputs@plt+0x3c8>
   11450:	bl	11054 <fwrite@plt>
   11454:	ldr	r3, [r4]
   11458:	mov	r2, #69	; 0x45
   1145c:	mov	r1, #1
   11460:	ldr	r0, [pc, #252]	; 11564 <fputs@plt+0x3cc>
   11464:	bl	11054 <fwrite@plt>
   11468:	ldr	r3, [r4]
   1146c:	mov	r2, #68	; 0x44
   11470:	mov	r1, #1
   11474:	ldr	r0, [pc, #236]	; 11568 <fputs@plt+0x3d0>
   11478:	bl	11054 <fwrite@plt>
   1147c:	ldr	r3, [r4]
   11480:	mov	r2, #73	; 0x49
   11484:	mov	r1, #1
   11488:	ldr	r0, [pc, #220]	; 1156c <fputs@plt+0x3d4>
   1148c:	bl	11054 <fwrite@plt>
   11490:	ldr	r3, [r4]
   11494:	mov	r2, #61	; 0x3d
   11498:	mov	r1, #1
   1149c:	ldr	r0, [pc, #204]	; 11570 <fputs@plt+0x3d8>
   114a0:	bl	11054 <fwrite@plt>
   114a4:	ldr	r3, [r4]
   114a8:	mov	r2, #90	; 0x5a
   114ac:	mov	r1, #1
   114b0:	ldr	r0, [pc, #188]	; 11574 <fputs@plt+0x3dc>
   114b4:	bl	11054 <fwrite@plt>
   114b8:	ldr	r3, [r4]
   114bc:	mov	r2, #46	; 0x2e
   114c0:	mov	r1, #1
   114c4:	ldr	r0, [pc, #172]	; 11578 <fputs@plt+0x3e0>
   114c8:	bl	11054 <fwrite@plt>
   114cc:	ldr	r3, [r4]
   114d0:	mov	r2, #77	; 0x4d
   114d4:	mov	r1, #1
   114d8:	ldr	r0, [pc, #156]	; 1157c <fputs@plt+0x3e4>
   114dc:	bl	11054 <fwrite@plt>
   114e0:	ldr	r3, [r4]
   114e4:	mov	r2, #51	; 0x33
   114e8:	mov	r1, #1
   114ec:	ldr	r0, [pc, #140]	; 11580 <fputs@plt+0x3e8>
   114f0:	bl	11054 <fwrite@plt>
   114f4:	ldr	r3, [r4]
   114f8:	mov	r2, #70	; 0x46
   114fc:	mov	r1, #1
   11500:	ldr	r0, [pc, #124]	; 11584 <fputs@plt+0x3ec>
   11504:	bl	11054 <fwrite@plt>
   11508:	ldr	r3, [r4]
   1150c:	mov	r2, #87	; 0x57
   11510:	mov	r1, #1
   11514:	ldr	r0, [pc, #108]	; 11588 <fputs@plt+0x3f0>
   11518:	bl	11054 <fwrite@plt>
   1151c:	ldr	r3, [r4]
   11520:	mov	r2, #54	; 0x36
   11524:	mov	r1, #1
   11528:	ldr	r0, [pc, #92]	; 1158c <fputs@plt+0x3f4>
   1152c:	bl	11054 <fwrite@plt>
   11530:	mov	r0, r5
   11534:	bl	11180 <exit@plt>
   11538:	andeq	sl, r9, r0, ror sp
   1153c:	andeq	lr, r7, r8, asr #13
   11540:	ldrdeq	lr, [r7], -r0
   11544:	andeq	lr, r7, r0, lsl #14
   11548:	andeq	lr, r7, r8, lsr r7
   1154c:	andeq	fp, r9, r8, ror r5
   11550:	andeq	lr, r7, r4, lsr #16
   11554:	andeq	lr, r7, r8, asr r8
   11558:	andeq	lr, r7, r8, lsl #17
   1155c:	andeq	lr, r7, r4, asr #17
   11560:	andeq	lr, r7, r0, lsl #18
   11564:	andeq	lr, r7, r8, asr r9
   11568:	andeq	lr, r7, r0, lsr #19
   1156c:	andeq	lr, r7, r8, ror #19
   11570:	andeq	lr, r7, r4, lsr sl
   11574:	andeq	lr, r7, r4, ror sl
   11578:	ldrdeq	lr, [r7], -r0
   1157c:	andeq	lr, r7, r0, lsl #22
   11580:	andeq	lr, r7, r0, asr fp
   11584:	andeq	lr, r7, r4, lsl #23
   11588:	andeq	lr, r7, ip, asr #23
   1158c:	andeq	lr, r7, r4, lsr #24
   11590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11594:	sub	sp, sp, #68	; 0x44
   11598:	ldr	r3, [pc, #304]	; 116d0 <fputs@plt+0x538>
   1159c:	ldrb	r3, [r3, #3]
   115a0:	cmp	r3, #0
   115a4:	bne	115b8 <fputs@plt+0x420>
   115a8:	ldr	r3, [pc, #288]	; 116d0 <fputs@plt+0x538>
   115ac:	ldrb	r3, [r3, #6]
   115b0:	cmp	r3, #0
   115b4:	beq	115d0 <fputs@plt+0x438>
   115b8:	ldr	r3, [pc, #276]	; 116d4 <fputs@plt+0x53c>
   115bc:	ldr	r3, [r3]
   115c0:	mov	r2, #22
   115c4:	mov	r1, #1
   115c8:	ldr	r0, [pc, #264]	; 116d8 <fputs@plt+0x540>
   115cc:	bl	11054 <fwrite@plt>
   115d0:	add	ip, sp, #28
   115d4:	ldr	lr, [pc, #256]	; 116dc <fputs@plt+0x544>
   115d8:	ldm	lr!, {r0, r1, r2, r3}
   115dc:	stmia	ip!, {r0, r1, r2, r3}
   115e0:	ldm	lr, {r0, r1, r2}
   115e4:	stm	ip, {r0, r1, r2}
   115e8:	mov	r9, #0
   115ec:	add	fp, lr, #12
   115f0:	ldr	sl, [pc, #232]	; 116e0 <fputs@plt+0x548>
   115f4:	b	11614 <fputs@plt+0x47c>
   115f8:	mov	r2, r7
   115fc:	ldr	r1, [pc, #224]	; 116e4 <fputs@plt+0x54c>
   11600:	mov	r0, #0
   11604:	bl	12888 <fputs@plt+0x16f0>
   11608:	add	r9, r9, #2
   1160c:	cmp	r9, #8
   11610:	beq	116c8 <fputs@plt+0x530>
   11614:	ldr	r7, [fp, r9, lsl #2]
   11618:	mov	r2, r7
   1161c:	ldr	r1, [pc, #196]	; 116e8 <fputs@plt+0x550>
   11620:	add	r0, sp, #12
   11624:	bl	12990 <fputs@plt+0x17f8>
   11628:	add	r0, sp, #12
   1162c:	bl	12b60 <fputs@plt+0x19c8>
   11630:	ldr	r3, [sp, #16]
   11634:	cmp	r3, #0
   11638:	beq	115f8 <fputs@plt+0x460>
   1163c:	ldr	r4, [sp, #28]
   11640:	cmp	r4, #0
   11644:	beq	11608 <fputs@plt+0x470>
   11648:	add	r5, sp, #32
   1164c:	add	r6, sp, #56	; 0x38
   11650:	ldr	r8, [pc, #148]	; 116ec <fputs@plt+0x554>
   11654:	b	1168c <fputs@plt+0x4f4>
   11658:	mov	r2, #8
   1165c:	ldr	r1, [pc, #140]	; 116f0 <fputs@plt+0x558>
   11660:	mov	r0, r6
   11664:	bl	10f88 <rb_strlcpy@plt>
   11668:	str	r6, [sp]
   1166c:	mov	r3, r4
   11670:	mov	r2, r7
   11674:	mov	r1, r8
   11678:	mov	r0, #0
   1167c:	bl	12888 <fputs@plt+0x16f0>
   11680:	ldr	r4, [r5], #4
   11684:	cmp	r4, #0
   11688:	beq	11608 <fputs@plt+0x470>
   1168c:	mov	r1, sl
   11690:	mov	r0, r4
   11694:	bl	11174 <strcmp@plt>
   11698:	cmp	r0, #0
   1169c:	bne	11658 <fputs@plt+0x4c0>
   116a0:	ldr	r1, [pc, #76]	; 116f4 <fputs@plt+0x55c>
   116a4:	mov	r0, r4
   116a8:	bl	11174 <strcmp@plt>
   116ac:	cmp	r0, #0
   116b0:	bne	11658 <fputs@plt+0x4c0>
   116b4:	mov	r2, #8
   116b8:	ldr	r1, [pc, #56]	; 116f8 <fputs@plt+0x560>
   116bc:	mov	r0, r6
   116c0:	bl	10f88 <rb_strlcpy@plt>
   116c4:	b	11668 <fputs@plt+0x4d0>
   116c8:	add	sp, sp, #68	; 0x44
   116cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116d0:	andeq	sl, r9, r8, lsr #2
   116d4:	andeq	sl, r9, ip, ror #26
   116d8:	andeq	lr, r7, ip, asr ip
   116dc:	andeq	lr, r7, r4, ror #12
   116e0:	andeq	r8, r8, ip, asr r6
   116e4:			; <UNDEFINED> instruction: 0x0007ecb4
   116e8:	andeq	lr, r7, r4, ror ip
   116ec:	andeq	lr, r7, ip, lsr #26
   116f0:	andeq	lr, r7, r4, lsr #26
   116f4:	andeq	lr, r7, r4, lsl sp
   116f8:	andeq	lr, r7, ip, lsl sp
   116fc:	push	{r4, r5, r6, lr}
   11700:	subs	r5, r0, #0
   11704:	beq	11784 <fputs@plt+0x5ec>
   11708:	ldr	r3, [pc, #180]	; 117c4 <fputs@plt+0x62c>
   1170c:	str	r5, [r3, #-2040]	; 0xfffff808
   11710:	ldrb	r3, [r5]
   11714:	cmp	r3, #34	; 0x22
   11718:	movne	r6, #0
   1171c:	bne	1177c <fputs@plt+0x5e4>
   11720:	add	r6, r5, #1
   11724:	mov	r1, #44	; 0x2c
   11728:	mov	r0, r5
   1172c:	bl	10f34 <strchr@plt>
   11730:	cmp	r0, #0
   11734:	beq	1179c <fputs@plt+0x604>
   11738:	ldrb	r3, [r0, #-1]
   1173c:	cmp	r3, #34	; 0x22
   11740:	beq	11768 <fputs@plt+0x5d0>
   11744:	mov	r4, #44	; 0x2c
   11748:	mov	r1, r4
   1174c:	add	r0, r0, #1
   11750:	bl	10f34 <strchr@plt>
   11754:	cmp	r0, #0
   11758:	beq	1179c <fputs@plt+0x604>
   1175c:	ldrb	r3, [r0, #-1]
   11760:	cmp	r3, #34	; 0x22
   11764:	bne	11748 <fputs@plt+0x5b0>
   11768:	add	r2, r0, #1
   1176c:	ldr	r3, [pc, #80]	; 117c4 <fputs@plt+0x62c>
   11770:	str	r2, [r3, #-2040]	; 0xfffff808
   11774:	mov	r3, #0
   11778:	strb	r3, [r0, #-1]
   1177c:	mov	r0, r6
   11780:	pop	{r4, r5, r6, pc}
   11784:	ldr	r3, [pc, #56]	; 117c4 <fputs@plt+0x62c>
   11788:	ldr	r5, [r3, #-2040]	; 0xfffff808
   1178c:	cmp	r5, #0
   11790:	moveq	r6, r5
   11794:	bne	11710 <fputs@plt+0x578>
   11798:	b	1177c <fputs@plt+0x5e4>
   1179c:	mov	r0, r5
   117a0:	bl	10fdc <strlen@plt>
   117a4:	mov	r2, #0
   117a8:	ldr	r3, [pc, #20]	; 117c4 <fputs@plt+0x62c>
   117ac:	str	r2, [r3, #-2040]	; 0xfffff808
   117b0:	ldrb	r3, [r5, r0]
   117b4:	cmp	r3, #34	; 0x22
   117b8:	movne	r6, #0
   117bc:	strbeq	r2, [r5, r0]
   117c0:	b	1177c <fputs@plt+0x5e4>
   117c4:	andeq	ip, r9, r0, ror sp
   117c8:	push	{r4, lr}
   117cc:	sub	sp, sp, #24
   117d0:	mov	r2, #10
   117d4:	mov	r1, #0
   117d8:	bl	1100c <strtol@plt>
   117dc:	add	r3, sp, #24
   117e0:	str	r0, [r3, #-4]!
   117e4:	mov	r0, r3
   117e8:	bl	1112c <gmtime@plt>
   117ec:	cmp	r0, #0
   117f0:	beq	11844 <fputs@plt+0x6ac>
   117f4:	ldr	r3, [r0, #20]
   117f8:	add	r3, r3, #1888	; 0x760
   117fc:	ldr	r4, [pc, #72]	; 1184c <fputs@plt+0x6b4>
   11800:	ldr	r1, [r0, #4]
   11804:	str	r1, [sp, #12]
   11808:	ldr	r1, [r0, #8]
   1180c:	str	r1, [sp, #8]
   11810:	ldr	r1, [r0, #12]
   11814:	str	r1, [sp, #4]
   11818:	ldr	r2, [r0, #16]
   1181c:	add	r2, r2, #1
   11820:	str	r2, [sp]
   11824:	add	r3, r3, #12
   11828:	ldr	r2, [pc, #32]	; 11850 <fputs@plt+0x6b8>
   1182c:	mov	r1, #32
   11830:	mov	r0, r4
   11834:	bl	11114 <snprintf@plt>
   11838:	mov	r0, r4
   1183c:	add	sp, sp, #24
   11840:	pop	{r4, pc}
   11844:	mov	r0, #0
   11848:	b	1183c <fputs@plt+0x6a4>
   1184c:	andeq	ip, r9, ip, ror r5
   11850:	andeq	lr, r7, ip, asr #26
   11854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11858:	sub	sp, sp, #9024	; 0x2340
   1185c:	sub	sp, sp, #4
   11860:	mov	r7, r0
   11864:	mov	r4, r1
   11868:	mov	r2, #4096	; 0x1000
   1186c:	ldr	r1, [r1]
   11870:	ldr	r0, [pc, #3392]	; 125b8 <fputs@plt+0x1420>
   11874:	bl	10f88 <rb_strlcpy@plt>
   11878:	ldr	r6, [pc, #3388]	; 125bc <fputs@plt+0x1424>
   1187c:	ldr	r5, [pc, #3388]	; 125c0 <fputs@plt+0x1428>
   11880:	mov	r8, #1
   11884:	mov	r9, #0
   11888:	mov	r2, r6
   1188c:	mov	r1, r4
   11890:	mov	r0, r7
   11894:	bl	10ff4 <getopt@plt>
   11898:	cmn	r0, #1
   1189c:	beq	11960 <fputs@plt+0x7c8>
   118a0:	sub	r0, r0, #100	; 0x64
   118a4:	cmp	r0, #19
   118a8:	ldrls	pc, [pc, r0, lsl #2]
   118ac:	b	11958 <fputs@plt+0x7c0>
   118b0:	andeq	r1, r1, r0, asr r9
   118b4:	andeq	r1, r1, r4, lsl r9
   118b8:	andeq	r1, r1, r8, asr r9
   118bc:	andeq	r1, r1, r8, asr r9
   118c0:	andeq	r1, r1, r0, lsl #18
   118c4:	andeq	r1, r1, r8, lsl #18
   118c8:	andeq	r1, r1, r8, asr r9
   118cc:	andeq	r1, r1, r8, asr r9
   118d0:	andeq	r1, r1, r8, asr r9
   118d4:	andeq	r1, r1, r8, asr r9
   118d8:	andeq	r1, r1, r8, asr r9
   118dc:	andeq	r1, r1, r8, asr r9
   118e0:	andeq	r1, r1, r8, lsr r9
   118e4:	andeq	r1, r1, r8, asr r9
   118e8:	andeq	r1, r1, r8, asr r9
   118ec:	andeq	r1, r1, ip, lsr #18
   118f0:	andeq	r1, r1, r8, asr r9
   118f4:	andeq	r1, r1, r0, lsr #18
   118f8:	andeq	r1, r1, r0, asr #18
   118fc:	andeq	r1, r1, r8, asr #18
   11900:	mov	r0, #0
   11904:	bl	113b0 <fputs@plt+0x218>
   11908:	strb	r9, [r5]
   1190c:	strb	r8, [r5, #2]
   11910:	b	11888 <fputs@plt+0x6f0>
   11914:	strb	r9, [r5]
   11918:	strb	r8, [r5, #1]
   1191c:	b	11888 <fputs@plt+0x6f0>
   11920:	strb	r9, [r5]
   11924:	strb	r8, [r5, #3]
   11928:	b	11888 <fputs@plt+0x6f0>
   1192c:	strb	r9, [r5]
   11930:	strb	r8, [r5, #4]
   11934:	b	11888 <fputs@plt+0x6f0>
   11938:	strb	r8, [r5, #5]
   1193c:	b	11888 <fputs@plt+0x6f0>
   11940:	strb	r8, [r5, #6]
   11944:	b	11888 <fputs@plt+0x6f0>
   11948:	strb	r8, [r5, #7]
   1194c:	b	11888 <fputs@plt+0x6f0>
   11950:	strb	r8, [r5, #8]
   11954:	b	11888 <fputs@plt+0x6f0>
   11958:	mov	r0, #1
   1195c:	bl	113b0 <fputs@plt+0x218>
   11960:	ldr	r3, [pc, #3160]	; 125c0 <fputs@plt+0x1428>
   11964:	ldrb	r3, [r3]
   11968:	cmp	r3, #0
   1196c:	bne	11a40 <fputs@plt+0x8a8>
   11970:	ldr	r3, [pc, #3144]	; 125c0 <fputs@plt+0x1428>
   11974:	ldrb	r3, [r3, #2]
   11978:	cmp	r3, #0
   1197c:	beq	11a48 <fputs@plt+0x8b0>
   11980:	ldr	r3, [pc, #3128]	; 125c0 <fputs@plt+0x1428>
   11984:	ldrb	r3, [r3, #1]
   11988:	cmp	r3, #0
   1198c:	bne	11a88 <fputs@plt+0x8f0>
   11990:	ldr	r3, [pc, #3112]	; 125c0 <fputs@plt+0x1428>
   11994:	ldrb	r3, [r3, #3]
   11998:	cmp	r3, #0
   1199c:	beq	119b0 <fputs@plt+0x818>
   119a0:	ldr	r3, [pc, #3096]	; 125c0 <fputs@plt+0x1428>
   119a4:	ldrb	r3, [r3, #5]
   119a8:	cmp	r3, #0
   119ac:	bne	11a88 <fputs@plt+0x8f0>
   119b0:	ldr	r3, [pc, #3084]	; 125c4 <fputs@plt+0x142c>
   119b4:	ldr	r3, [r3]
   119b8:	ldr	r1, [r4, r3, lsl #2]
   119bc:	cmp	r1, #0
   119c0:	movne	r2, #4096	; 0x1000
   119c4:	moveq	r2, #18
   119c8:	ldreq	r1, [pc, #3064]	; 125c8 <fputs@plt+0x1430>
   119cc:	add	r0, sp, #4928	; 0x1340
   119d0:	bl	10f88 <rb_strlcpy@plt>
   119d4:	ldr	r2, [pc, #3056]	; 125cc <fputs@plt+0x1434>
   119d8:	ldr	r1, [pc, #3056]	; 125d0 <fputs@plt+0x1438>
   119dc:	ldr	r3, [pc, #3056]	; 125d4 <fputs@plt+0x143c>
   119e0:	ldr	r0, [r3]
   119e4:	bl	11084 <fprintf@plt>
   119e8:	ldr	r3, [pc, #3024]	; 125c0 <fputs@plt+0x1428>
   119ec:	ldrb	r3, [r3, #5]
   119f0:	cmp	r3, #0
   119f4:	beq	11af4 <fputs@plt+0x95c>
   119f8:	ldr	r3, [pc, #3008]	; 125c0 <fputs@plt+0x1428>
   119fc:	ldrb	r3, [r3, #6]
   11a00:	cmp	r3, #0
   11a04:	beq	11a18 <fputs@plt+0x880>
   11a08:	ldr	r3, [pc, #2992]	; 125c0 <fputs@plt+0x1428>
   11a0c:	ldrb	r3, [r3, #8]
   11a10:	cmp	r3, #0
   11a14:	bne	11c3c <fputs@plt+0xaa4>
   11a18:	ldr	r3, [pc, #3000]	; 125d8 <fputs@plt+0x1440>
   11a1c:	add	r9, r3, #28
   11a20:	add	r7, r3, #60	; 0x3c
   11a24:	mov	r6, #0
   11a28:	ldr	fp, [pc, #2988]	; 125dc <fputs@plt+0x1444>
   11a2c:	sub	r3, fp, #2000	; 0x7d0
   11a30:	sub	r3, r3, #4
   11a34:	str	r3, [sp, #44]	; 0x2c
   11a38:	mov	sl, r7
   11a3c:	b	12098 <fputs@plt+0xf00>
   11a40:	mov	r0, #1
   11a44:	bl	113b0 <fputs@plt+0x218>
   11a48:	ldr	r3, [pc, #2928]	; 125c0 <fputs@plt+0x1428>
   11a4c:	ldrb	r3, [r3, #1]
   11a50:	cmp	r3, #0
   11a54:	beq	125a4 <fputs@plt+0x140c>
   11a58:	ldr	r3, [pc, #2912]	; 125c0 <fputs@plt+0x1428>
   11a5c:	ldrb	r3, [r3, #7]
   11a60:	cmp	r3, #0
   11a64:	bne	11a88 <fputs@plt+0x8f0>
   11a68:	ldr	r3, [pc, #2896]	; 125c0 <fputs@plt+0x1428>
   11a6c:	ldrb	r3, [r3, #3]
   11a70:	cmp	r3, #0
   11a74:	bne	119a0 <fputs@plt+0x808>
   11a78:	ldr	r3, [pc, #2880]	; 125c0 <fputs@plt+0x1428>
   11a7c:	ldrb	r3, [r3, #5]
   11a80:	cmp	r3, #0
   11a84:	beq	119b0 <fputs@plt+0x818>
   11a88:	ldr	r3, [pc, #2896]	; 125e0 <fputs@plt+0x1448>
   11a8c:	ldr	r3, [r3]
   11a90:	mov	r2, #28
   11a94:	mov	r1, #1
   11a98:	ldr	r0, [pc, #2884]	; 125e4 <fputs@plt+0x144c>
   11a9c:	bl	11054 <fwrite@plt>
   11aa0:	ldr	r3, [pc, #2840]	; 125c0 <fputs@plt+0x1428>
   11aa4:	ldrb	r3, [r3, #1]
   11aa8:	cmp	r3, #0
   11aac:	beq	11ad8 <fputs@plt+0x940>
   11ab0:	ldr	r3, [pc, #2824]	; 125c0 <fputs@plt+0x1428>
   11ab4:	ldrb	r3, [r3, #5]
   11ab8:	cmp	r3, #0
   11abc:	beq	11ad8 <fputs@plt+0x940>
   11ac0:	ldr	r3, [pc, #2840]	; 125e0 <fputs@plt+0x1448>
   11ac4:	ldr	r3, [r3]
   11ac8:	mov	r2, #48	; 0x30
   11acc:	mov	r1, #1
   11ad0:	ldr	r0, [pc, #2832]	; 125e8 <fputs@plt+0x1450>
   11ad4:	bl	11054 <fwrite@plt>
   11ad8:	ldr	r2, [pc, #2776]	; 125b8 <fputs@plt+0x1420>
   11adc:	ldr	r1, [pc, #2824]	; 125ec <fputs@plt+0x1454>
   11ae0:	ldr	r3, [pc, #2808]	; 125e0 <fputs@plt+0x1448>
   11ae4:	ldr	r0, [r3]
   11ae8:	bl	11084 <fprintf@plt>
   11aec:	mov	r0, #1
   11af0:	bl	11180 <exit@plt>
   11af4:	ldr	r0, [pc, #2804]	; 125f0 <fputs@plt+0x1458>
   11af8:	bl	12718 <fputs@plt+0x1580>
   11afc:	cmn	r0, #1
   11b00:	beq	11bf4 <fputs@plt+0xa5c>
   11b04:	bl	11590 <fputs@plt+0x3f8>
   11b08:	ldr	r3, [pc, #2736]	; 125c0 <fputs@plt+0x1428>
   11b0c:	ldrb	r3, [r3, #4]
   11b10:	cmp	r3, #0
   11b14:	bne	11c14 <fputs@plt+0xa7c>
   11b18:	ldr	r3, [pc, #2720]	; 125c0 <fputs@plt+0x1428>
   11b1c:	ldrb	r3, [r3, #2]
   11b20:	cmp	r3, #0
   11b24:	beq	119f8 <fputs@plt+0x860>
   11b28:	ldr	r3, [pc, #2704]	; 125c0 <fputs@plt+0x1428>
   11b2c:	ldrb	r3, [r3, #7]
   11b30:	cmp	r3, #0
   11b34:	beq	119f8 <fputs@plt+0x860>
   11b38:	mov	r2, #1
   11b3c:	ldr	r3, [pc, #2684]	; 125c0 <fputs@plt+0x1428>
   11b40:	strb	r2, [r3, #8]
   11b44:	mov	r4, #3
   11b48:	ldr	r7, [pc, #2692]	; 125d4 <fputs@plt+0x143c>
   11b4c:	ldr	r6, [pc, #2720]	; 125f4 <fputs@plt+0x145c>
   11b50:	mov	r5, #48	; 0x30
   11b54:	ldr	r3, [r7]
   11b58:	mov	r2, r5
   11b5c:	mov	r1, #1
   11b60:	mov	r0, r6
   11b64:	bl	11054 <fwrite@plt>
   11b68:	subs	r4, r4, #1
   11b6c:	bne	11b54 <fputs@plt+0x9bc>
   11b70:	ldr	r4, [pc, #2652]	; 125d4 <fputs@plt+0x143c>
   11b74:	ldr	r3, [r4]
   11b78:	mov	r2, #21
   11b7c:	mov	r1, #1
   11b80:	ldr	r0, [pc, #2672]	; 125f8 <fputs@plt+0x1460>
   11b84:	bl	11054 <fwrite@plt>
   11b88:	ldr	r0, [r4]
   11b8c:	bl	10fd0 <fflush@plt>
   11b90:	mov	r1, #0
   11b94:	mov	r0, #10
   11b98:	bl	10e80 <rb_sleep@plt>
   11b9c:	ldr	r3, [r4]
   11ba0:	mov	r2, #15
   11ba4:	mov	r1, #1
   11ba8:	ldr	r0, [pc, #2636]	; 125fc <fputs@plt+0x1464>
   11bac:	bl	11054 <fwrite@plt>
   11bb0:	mov	r0, #0
   11bb4:	bl	12bc0 <fputs@plt+0x1a28>
   11bb8:	mov	r4, #0
   11bbc:	ldr	r7, [pc, #2620]	; 12600 <fputs@plt+0x1468>
   11bc0:	ldr	r6, [pc, #2620]	; 12604 <fputs@plt+0x146c>
   11bc4:	mov	r5, r4
   11bc8:	ldr	r2, [r7, r4, lsl #2]
   11bcc:	mov	r1, r6
   11bd0:	mov	r0, r5
   11bd4:	bl	12888 <fputs@plt+0x16f0>
   11bd8:	add	r4, r4, #2
   11bdc:	cmp	r4, #8
   11be0:	bne	11bc8 <fputs@plt+0xa30>
   11be4:	mov	r0, #1
   11be8:	bl	12bc0 <fputs@plt+0x1a28>
   11bec:	bl	11590 <fputs@plt+0x3f8>
   11bf0:	b	119f8 <fputs@plt+0x860>
   11bf4:	ldr	r3, [pc, #2532]	; 125e0 <fputs@plt+0x1448>
   11bf8:	ldr	r3, [r3]
   11bfc:	mov	r2, #33	; 0x21
   11c00:	mov	r1, #1
   11c04:	ldr	r0, [pc, #2556]	; 12608 <fputs@plt+0x1470>
   11c08:	bl	11054 <fwrite@plt>
   11c0c:	mov	r0, #1
   11c10:	bl	11180 <exit@plt>
   11c14:	ldr	r3, [pc, #2488]	; 125d4 <fputs@plt+0x143c>
   11c18:	ldr	r3, [r3]
   11c1c:	mov	r2, #25
   11c20:	mov	r1, #1
   11c24:	ldr	r0, [pc, #2528]	; 1260c <fputs@plt+0x1474>
   11c28:	bl	11054 <fwrite@plt>
   11c2c:	ldr	r1, [pc, #2524]	; 12610 <fputs@plt+0x1478>
   11c30:	mov	r0, #0
   11c34:	bl	12888 <fputs@plt+0x16f0>
   11c38:	b	11b18 <fputs@plt+0x980>
   11c3c:	ldr	r3, [pc, #2448]	; 125d4 <fputs@plt+0x143c>
   11c40:	ldr	r3, [r3]
   11c44:	mov	r2, #29
   11c48:	mov	r1, #1
   11c4c:	ldr	r0, [pc, #2496]	; 12614 <fputs@plt+0x147c>
   11c50:	bl	11054 <fwrite@plt>
   11c54:	b	11a18 <fputs@plt+0x880>
   11c58:	ldr	r3, [pc, #2432]	; 125e0 <fputs@plt+0x1448>
   11c5c:	ldr	r3, [r3]
   11c60:	mov	r2, #34	; 0x22
   11c64:	mov	r1, #1
   11c68:	ldr	r0, [pc, #2472]	; 12618 <fputs@plt+0x1480>
   11c6c:	bl	11054 <fwrite@plt>
   11c70:	mov	r0, #1
   11c74:	bl	11180 <exit@plt>
   11c78:	mov	r0, #0
   11c7c:	bl	12bc0 <fputs@plt+0x1a28>
   11c80:	ldr	r3, [pc, #2360]	; 125c0 <fputs@plt+0x1428>
   11c84:	ldrb	r3, [r3, #2]
   11c88:	cmp	r3, #0
   11c8c:	beq	12054 <fputs@plt+0xebc>
   11c90:	b	120ec <fputs@plt+0xf54>
   11c94:	add	r2, sp, #832	; 0x340
   11c98:	ldr	r1, [pc, #2428]	; 1261c <fputs@plt+0x1484>
   11c9c:	ldr	r3, [pc, #2352]	; 125d4 <fputs@plt+0x143c>
   11ca0:	ldr	r0, [r3]
   11ca4:	bl	11084 <fprintf@plt>
   11ca8:	b	120fc <fputs@plt+0xf64>
   11cac:	ldr	r3, [pc, #2316]	; 125c0 <fputs@plt+0x1428>
   11cb0:	ldrb	r3, [r3, #6]
   11cb4:	cmp	r3, #0
   11cb8:	beq	11ce0 <fputs@plt+0xb48>
   11cbc:	ldrb	r2, [r4]
   11cc0:	ldr	r3, [pc, #2392]	; 12620 <fputs@plt+0x1488>
   11cc4:	cmp	r2, #0
   11cc8:	movne	r2, #10
   11ccc:	moveq	r2, #15
   11cd0:	ldr	r1, [pc, #2380]	; 12624 <fputs@plt+0x148c>
   11cd4:	ldr	r0, [pc, #2296]	; 125d4 <fputs@plt+0x143c>
   11cd8:	ldr	r0, [r0]
   11cdc:	bl	11084 <fprintf@plt>
   11ce0:	ldr	r3, [fp, #-948]	; 0xfffffc4c
   11ce4:	add	r3, r3, #1
   11ce8:	str	r3, [fp, #-948]	; 0xfffffc4c
   11cec:	b	12054 <fputs@plt+0xebc>
   11cf0:	ldr	r2, [sp, #44]	; 0x2c
   11cf4:	mov	r0, #92	; 0x5c
   11cf8:	mov	r1, #115	; 0x73
   11cfc:	cmp	r3, #32
   11d00:	moveq	r3, r2
   11d04:	strbeq	r0, [r3], #2
   11d08:	strbeq	r1, [r2, #1]
   11d0c:	moveq	r2, r3
   11d10:	strbne	r3, [r2]
   11d14:	addne	r2, r2, #1
   11d18:	ldrb	r3, [r4, #1]!
   11d1c:	cmp	r3, #0
   11d20:	bne	11cfc <fputs@plt+0xb64>
   11d24:	mov	r5, #0
   11d28:	strb	r5, [r2]
   11d2c:	ldr	r0, [sp, #44]	; 0x2c
   11d30:	bl	112d0 <fputs@plt+0x138>
   11d34:	mov	r4, r0
   11d38:	mov	r0, r5
   11d3c:	bl	116fc <fputs@plt+0x564>
   11d40:	mov	r0, #0
   11d44:	bl	116fc <fputs@plt+0x564>
   11d48:	subs	r7, r0, #0
   11d4c:	beq	12138 <fputs@plt+0xfa0>
   11d50:	ldrb	r3, [r7]
   11d54:	cmp	r3, #0
   11d58:	beq	12138 <fputs@plt+0xfa0>
   11d5c:	cmp	r6, #3
   11d60:	bls	11ea4 <fputs@plt+0xd0c>
   11d64:	mov	r0, #0
   11d68:	bl	116fc <fputs@plt+0x564>
   11d6c:	mov	r5, r0
   11d70:	bl	10fdc <strlen@plt>
   11d74:	add	r0, r0, #2
   11d78:	adds	r1, r5, r0
   11d7c:	beq	11ec4 <fputs@plt+0xd2c>
   11d80:	ldrb	r3, [r5, r0]
   11d84:	cmp	r3, #0
   11d88:	beq	11ebc <fputs@plt+0xd24>
   11d8c:	sub	r2, fp, #980	; 0x3d4
   11d90:	cmp	r3, #34	; 0x22
   11d94:	strbne	r3, [r2]
   11d98:	addne	r2, r2, #1
   11d9c:	ldrb	r3, [r1, #1]!
   11da0:	cmp	r3, #0
   11da4:	bne	11d90 <fputs@plt+0xbf8>
   11da8:	mov	r3, #0
   11dac:	strb	r3, [r2]
   11db0:	sub	r3, fp, #980	; 0x3d4
   11db4:	str	r3, [sp, #52]	; 0x34
   11db8:	cmp	r5, #0
   11dbc:	beq	11ed0 <fputs@plt+0xd38>
   11dc0:	ldrb	r2, [r5]
   11dc4:	ldr	r3, [pc, #2140]	; 12628 <fputs@plt+0x1490>
   11dc8:	cmp	r2, #0
   11dcc:	moveq	r5, r3
   11dd0:	cmp	r6, #1
   11dd4:	bls	11ed8 <fputs@plt+0xd40>
   11dd8:	ldr	r3, [sp, #40]	; 0x28
   11ddc:	cmp	r3, #0
   11de0:	beq	11df0 <fputs@plt+0xc58>
   11de4:	ldrb	r3, [r3]
   11de8:	cmp	r3, #0
   11dec:	bne	11f20 <fputs@plt+0xd88>
   11df0:	mov	r3, r7
   11df4:	ldr	r2, [pc, #2096]	; 1262c <fputs@plt+0x1494>
   11df8:	mov	r1, #260	; 0x104
   11dfc:	add	r0, sp, #60	; 0x3c
   11e00:	bl	11114 <snprintf@plt>
   11e04:	ldr	r3, [pc, #1972]	; 125c0 <fputs@plt+0x1428>
   11e08:	ldrb	r3, [r3, #5]
   11e0c:	cmp	r3, #0
   11e10:	bne	11f64 <fputs@plt+0xdcc>
   11e14:	ldr	r3, [pc, #1956]	; 125c0 <fputs@plt+0x1428>
   11e18:	ldrb	r3, [r3, #8]
   11e1c:	cmp	r3, #0
   11e20:	beq	11f40 <fputs@plt+0xda8>
   11e24:	add	r3, sp, #60	; 0x3c
   11e28:	str	r3, [sp, #16]
   11e2c:	ldr	r3, [sp, #48]	; 0x30
   11e30:	str	r3, [sp, #12]
   11e34:	ldr	r3, [sp, #52]	; 0x34
   11e38:	str	r3, [sp, #8]
   11e3c:	str	r5, [sp, #4]
   11e40:	ldr	r3, [sp, #36]	; 0x24
   11e44:	str	r3, [sp]
   11e48:	mov	r3, r4
   11e4c:	ldr	r2, [sp, #24]
   11e50:	ldr	r2, [r2]
   11e54:	ldr	r1, [pc, #2004]	; 12630 <fputs@plt+0x1498>
   11e58:	mov	r0, #0
   11e5c:	bl	12888 <fputs@plt+0x16f0>
   11e60:	ldr	r3, [pc, #1880]	; 125c0 <fputs@plt+0x1428>
   11e64:	ldrb	r3, [r3, #5]
   11e68:	cmp	r3, #0
   11e6c:	bne	11f64 <fputs@plt+0xdcc>
   11e70:	ldr	r3, [sp, #32]
   11e74:	add	r3, r3, #1
   11e78:	str	r3, [sp, #32]
   11e7c:	b	12138 <fputs@plt+0xfa0>
   11e80:	mov	r0, #0
   11e84:	bl	116fc <fputs@plt+0x564>
   11e88:	subs	r3, r0, #0
   11e8c:	str	r3, [sp, #36]	; 0x24
   11e90:	beq	12138 <fputs@plt+0xfa0>
   11e94:	ldrb	r3, [r3]
   11e98:	cmp	r3, #0
   11e9c:	beq	12138 <fputs@plt+0xfa0>
   11ea0:	b	11d40 <fputs@plt+0xba8>
   11ea4:	mov	r0, #0
   11ea8:	bl	116fc <fputs@plt+0x564>
   11eac:	str	r0, [sp, #40]	; 0x28
   11eb0:	mov	r0, #0
   11eb4:	bl	116fc <fputs@plt+0x564>
   11eb8:	b	11d64 <fputs@plt+0xbcc>
   11ebc:	sub	r2, fp, #980	; 0x3d4
   11ec0:	b	11da8 <fputs@plt+0xc10>
   11ec4:	mov	r3, #0
   11ec8:	str	r3, [sp, #52]	; 0x34
   11ecc:	b	11db8 <fputs@plt+0xc20>
   11ed0:	ldr	r5, [pc, #1872]	; 12628 <fputs@plt+0x1490>
   11ed4:	b	11dd0 <fputs@plt+0xc38>
   11ed8:	mov	r1, #33	; 0x21
   11edc:	mov	r0, r4
   11ee0:	bl	10f34 <strchr@plt>
   11ee4:	cmp	r0, #0
   11ee8:	beq	11dd8 <fputs@plt+0xc40>
   11eec:	ldr	r7, [pc, #1772]	; 125e0 <fputs@plt+0x1448>
   11ef0:	str	r5, [sp]
   11ef4:	ldr	r3, [sp, #36]	; 0x24
   11ef8:	mov	r2, r4
   11efc:	ldr	r1, [pc, #1840]	; 12634 <fputs@plt+0x149c>
   11f00:	ldr	r0, [r7]
   11f04:	bl	11084 <fprintf@plt>
   11f08:	ldr	r3, [r7]
   11f0c:	mov	r2, #41	; 0x29
   11f10:	mov	r1, #1
   11f14:	ldr	r0, [pc, #1820]	; 12638 <fputs@plt+0x14a0>
   11f18:	bl	11054 <fwrite@plt>
   11f1c:	b	12138 <fputs@plt+0xfa0>
   11f20:	ldr	r3, [sp, #40]	; 0x28
   11f24:	str	r3, [sp]
   11f28:	mov	r3, r7
   11f2c:	ldr	r2, [pc, #1800]	; 1263c <fputs@plt+0x14a4>
   11f30:	mov	r1, #260	; 0x104
   11f34:	add	r0, sp, #60	; 0x3c
   11f38:	bl	11114 <snprintf@plt>
   11f3c:	b	11e04 <fputs@plt+0xc6c>
   11f40:	ldr	r3, [sp, #36]	; 0x24
   11f44:	str	r3, [sp]
   11f48:	mov	r3, r4
   11f4c:	ldr	r2, [sp, #24]
   11f50:	ldr	r2, [r2]
   11f54:	ldr	r1, [pc, #1764]	; 12640 <fputs@plt+0x14a8>
   11f58:	mov	r0, #0
   11f5c:	bl	12888 <fputs@plt+0x16f0>
   11f60:	b	11e24 <fputs@plt+0xc8c>
   11f64:	ldr	r3, [pc, #1620]	; 125c0 <fputs@plt+0x1428>
   11f68:	ldrb	r3, [r3, #6]
   11f6c:	cmp	r3, #0
   11f70:	beq	11e70 <fputs@plt+0xcd8>
   11f74:	ldr	r3, [sp, #52]	; 0x34
   11f78:	str	r3, [sp, #16]
   11f7c:	add	r3, sp, #60	; 0x3c
   11f80:	str	r3, [sp, #12]
   11f84:	str	r5, [sp, #8]
   11f88:	ldr	r3, [sp, #36]	; 0x24
   11f8c:	str	r3, [sp, #4]
   11f90:	str	r4, [sp]
   11f94:	ldr	r3, [sp, #48]	; 0x30
   11f98:	ldr	r2, [sp, #24]
   11f9c:	ldr	r2, [r2]
   11fa0:	ldr	r1, [pc, #1692]	; 12644 <fputs@plt+0x14ac>
   11fa4:	ldr	r0, [pc, #1576]	; 125d4 <fputs@plt+0x143c>
   11fa8:	ldr	r0, [r0]
   11fac:	bl	11084 <fprintf@plt>
   11fb0:	b	11e70 <fputs@plt+0xcd8>
   11fb4:	ldr	r3, [pc, #1676]	; 12648 <fputs@plt+0x14b0>
   11fb8:	ldrb	r3, [r6, r3]
   11fbc:	cmp	r3, #75	; 0x4b
   11fc0:	beq	12000 <fputs@plt+0xe68>
   11fc4:	bls	11fe8 <fputs@plt+0xe50>
   11fc8:	cmp	r3, #82	; 0x52
   11fcc:	beq	121c0 <fputs@plt+0x1028>
   11fd0:	cmp	r3, #88	; 0x58
   11fd4:	ldreq	r3, [fp, #-956]	; 0xfffffc44
   11fd8:	ldreq	r2, [sp, #32]
   11fdc:	addeq	r3, r3, r2
   11fe0:	streq	r3, [fp, #-956]	; 0xfffffc44
   11fe4:	b	12010 <fputs@plt+0xe78>
   11fe8:	cmp	r3, #68	; 0x44
   11fec:	ldreq	r3, [fp, #-960]	; 0xfffffc40
   11ff0:	ldreq	r2, [sp, #32]
   11ff4:	addeq	r3, r3, r2
   11ff8:	streq	r3, [fp, #-960]	; 0xfffffc40
   11ffc:	b	12010 <fputs@plt+0xe78>
   12000:	ldr	r3, [fp, #-964]	; 0xfffffc3c
   12004:	ldr	r2, [sp, #32]
   12008:	add	r3, r3, r2
   1200c:	str	r3, [fp, #-964]	; 0xfffffc3c
   12010:	ldr	r3, [pc, #1448]	; 125c0 <fputs@plt+0x1428>
   12014:	ldrb	r3, [r3, #6]
   12018:	cmp	r3, #0
   1201c:	beq	1204c <fputs@plt+0xeb4>
   12020:	ldr	r3, [sp, #28]
   12024:	ldr	r3, [r3]
   12028:	ldrb	r2, [r3]
   1202c:	ldr	r3, [pc, #1560]	; 1264c <fputs@plt+0x14b4>
   12030:	cmp	r2, #0
   12034:	movne	r2, #10
   12038:	moveq	r2, #15
   1203c:	ldr	r1, [pc, #1548]	; 12650 <fputs@plt+0x14b8>
   12040:	ldr	r0, [pc, #1420]	; 125d4 <fputs@plt+0x143c>
   12044:	ldr	r0, [r0]
   12048:	bl	11084 <fprintf@plt>
   1204c:	mov	r0, r8
   12050:	bl	10f10 <fclose@plt>
   12054:	ldr	r3, [pc, #1380]	; 125c0 <fputs@plt+0x1428>
   12058:	ldrb	r3, [r3, #1]
   1205c:	cmp	r3, #0
   12060:	bne	121d4 <fputs@plt+0x103c>
   12064:	ldr	r3, [pc, #1364]	; 125c0 <fputs@plt+0x1428>
   12068:	ldrb	r3, [r3, #2]
   1206c:	cmp	r3, #0
   12070:	beq	12084 <fputs@plt+0xeec>
   12074:	ldr	r3, [pc, #1348]	; 125c0 <fputs@plt+0x1428>
   12078:	ldrb	r3, [r3, #5]
   1207c:	cmp	r3, #0
   12080:	beq	124dc <fputs@plt+0x1344>
   12084:	add	r6, r6, #1
   12088:	add	r9, r9, #4
   1208c:	add	sl, sl, #4
   12090:	cmp	r6, #8
   12094:	beq	124e8 <fputs@plt+0x1350>
   12098:	str	r9, [sp, #24]
   1209c:	str	sl, [sp, #28]
   120a0:	ldr	r4, [sl]
   120a4:	str	r4, [sp, #4]
   120a8:	ldr	r3, [r9]
   120ac:	str	r3, [sp]
   120b0:	add	r3, sp, #4928	; 0x1340
   120b4:	ldr	r2, [pc, #1432]	; 12654 <fputs@plt+0x14bc>
   120b8:	mov	r1, #4096	; 0x1000
   120bc:	add	r0, sp, #832	; 0x340
   120c0:	bl	11114 <snprintf@plt>
   120c4:	cmp	r0, #4096	; 0x1000
   120c8:	bcs	11c58 <fputs@plt+0xac0>
   120cc:	ldr	r3, [pc, #1260]	; 125c0 <fputs@plt+0x1428>
   120d0:	ldrb	r3, [r3, #2]
   120d4:	cmp	r3, #0
   120d8:	beq	12054 <fputs@plt+0xebc>
   120dc:	ldr	r3, [pc, #1244]	; 125c0 <fputs@plt+0x1428>
   120e0:	ldrb	r3, [r3, #5]
   120e4:	cmp	r3, #0
   120e8:	beq	11c78 <fputs@plt+0xae0>
   120ec:	ldr	r3, [pc, #1228]	; 125c0 <fputs@plt+0x1428>
   120f0:	ldrb	r3, [r3, #6]
   120f4:	cmp	r3, #0
   120f8:	bne	11c94 <fputs@plt+0xafc>
   120fc:	ldr	r1, [pc, #1364]	; 12658 <fputs@plt+0x14c0>
   12100:	add	r0, sp, #832	; 0x340
   12104:	bl	10f58 <fopen@plt>
   12108:	subs	r8, r0, #0
   1210c:	beq	11cac <fputs@plt+0xb14>
   12110:	ldr	r1, [pc, #1348]	; 1265c <fputs@plt+0x14c4>
   12114:	add	r0, sp, #832	; 0x340
   12118:	bl	1103c <strstr@plt>
   1211c:	adds	r3, r0, #0
   12120:	movne	r3, #1
   12124:	str	r3, [sp, #48]	; 0x30
   12128:	mov	r3, #0
   1212c:	str	r3, [sp, #40]	; 0x28
   12130:	str	r3, [sp, #36]	; 0x24
   12134:	str	r3, [sp, #32]
   12138:	mov	r4, #512	; 0x200
   1213c:	mov	r5, #0
   12140:	mov	r2, r8
   12144:	mov	r1, r4
   12148:	add	r0, sp, #320	; 0x140
   1214c:	bl	10f1c <fgets@plt>
   12150:	cmp	r0, #0
   12154:	beq	11fb4 <fputs@plt+0xe1c>
   12158:	ldr	r1, [pc, #1280]	; 12660 <fputs@plt+0x14c8>
   1215c:	add	r0, sp, #320	; 0x140
   12160:	bl	1115c <strpbrk@plt>
   12164:	cmp	r0, #0
   12168:	strbne	r5, [r0]
   1216c:	ldrb	r3, [sp, #320]	; 0x140
   12170:	cmp	r3, #35	; 0x23
   12174:	cmpne	r3, #0
   12178:	beq	12140 <fputs@plt+0xfa8>
   1217c:	add	r0, sp, #320	; 0x140
   12180:	bl	116fc <fputs@plt+0x564>
   12184:	subs	r4, r0, #0
   12188:	beq	12138 <fputs@plt+0xfa0>
   1218c:	ldrb	r3, [r4]
   12190:	cmp	r3, #0
   12194:	beq	12138 <fputs@plt+0xfa0>
   12198:	sub	r2, r6, #2
   1219c:	cmp	r2, #5
   121a0:	ldrls	pc, [pc, r2, lsl #2]
   121a4:	b	11e80 <fputs@plt+0xce8>
   121a8:	andeq	r1, r1, r0, asr #26
   121ac:	andeq	r1, r1, r0, asr #26
   121b0:	strdeq	r1, [r1], -r0
   121b4:	strdeq	r1, [r1], -r0
   121b8:	andeq	r1, r1, r0, asr #26
   121bc:	andeq	r1, r1, r0, asr #26
   121c0:	ldr	r3, [fp, #-952]	; 0xfffffc48
   121c4:	ldr	r2, [sp, #32]
   121c8:	add	r3, r3, r2
   121cc:	str	r3, [fp, #-952]	; 0xfffffc48
   121d0:	b	12010 <fputs@plt+0xe78>
   121d4:	ldr	r3, [sp, #24]
   121d8:	ldr	r4, [r3]
   121dc:	mov	r2, r4
   121e0:	ldr	r1, [pc, #1148]	; 12664 <fputs@plt+0x14cc>
   121e4:	add	r0, sp, #320	; 0x140
   121e8:	bl	12990 <fputs@plt+0x17f8>
   121ec:	add	r0, sp, #320	; 0x140
   121f0:	bl	12b60 <fputs@plt+0x19c8>
   121f4:	ldr	r3, [sp, #324]	; 0x144
   121f8:	cmp	r3, #0
   121fc:	beq	12064 <fputs@plt+0xecc>
   12200:	ldr	r1, [pc, #1108]	; 1265c <fputs@plt+0x14c4>
   12204:	add	r0, sp, #832	; 0x340
   12208:	bl	1103c <strstr@plt>
   1220c:	cmp	r0, #0
   12210:	mov	r3, r4
   12214:	ldrne	r2, [pc, #1100]	; 12668 <fputs@plt+0x14d0>
   12218:	ldreq	r2, [pc, #1100]	; 1266c <fputs@plt+0x14d4>
   1221c:	mov	r1, #1024	; 0x400
   12220:	sub	r0, fp, #944	; 0x3b0
   12224:	bl	11114 <snprintf@plt>
   12228:	sub	r1, fp, #944	; 0x3b0
   1222c:	add	r0, sp, #320	; 0x140
   12230:	bl	12990 <fputs@plt+0x17f8>
   12234:	ldr	r3, [sp, #324]	; 0x144
   12238:	cmp	r3, #0
   1223c:	ble	1228c <fputs@plt+0x10f4>
   12240:	ldr	r3, [pc, #888]	; 125c0 <fputs@plt+0x1428>
   12244:	ldrb	r3, [r3, #6]
   12248:	cmp	r3, #0
   1224c:	bne	12298 <fputs@plt+0x1100>
   12250:	ldr	r1, [pc, #1048]	; 12670 <fputs@plt+0x14d8>
   12254:	add	r0, sp, #832	; 0x340
   12258:	bl	10f58 <fopen@plt>
   1225c:	subs	r3, r0, #0
   12260:	str	r3, [sp, #28]
   12264:	beq	122b0 <fputs@plt+0x1118>
   12268:	ldr	r3, [sp, #324]	; 0x144
   1226c:	cmp	r3, #0
   12270:	ble	1249c <fputs@plt+0x1304>
   12274:	mov	r4, #0
   12278:	mov	r5, r4
   1227c:	add	r3, fp, #80	; 0x50
   12280:	str	r3, [sp, #24]
   12284:	str	r9, [sp, #32]
   12288:	b	12368 <fputs@plt+0x11d0>
   1228c:	add	r0, sp, #320	; 0x140
   12290:	bl	12b60 <fputs@plt+0x19c8>
   12294:	b	12064 <fputs@plt+0xecc>
   12298:	add	r2, sp, #832	; 0x340
   1229c:	ldr	r1, [pc, #888]	; 1261c <fputs@plt+0x1484>
   122a0:	ldr	r3, [pc, #812]	; 125d4 <fputs@plt+0x143c>
   122a4:	ldr	r0, [r3]
   122a8:	bl	11084 <fprintf@plt>
   122ac:	b	12250 <fputs@plt+0x10b8>
   122b0:	ldr	r3, [pc, #776]	; 125c0 <fputs@plt+0x1428>
   122b4:	ldrb	r3, [r3, #6]
   122b8:	cmp	r3, #0
   122bc:	bne	122d0 <fputs@plt+0x1138>
   122c0:	ldr	r3, [fp, #-948]	; 0xfffffc4c
   122c4:	add	r3, r3, #1
   122c8:	str	r3, [fp, #-948]	; 0xfffffc4c
   122cc:	b	12064 <fputs@plt+0xecc>
   122d0:	ldr	r3, [pc, #764]	; 125d4 <fputs@plt+0x143c>
   122d4:	ldr	r3, [r3]
   122d8:	mov	r2, #10
   122dc:	mov	r1, #1
   122e0:	ldr	r0, [pc, #908]	; 12674 <fputs@plt+0x14dc>
   122e4:	bl	11054 <fwrite@plt>
   122e8:	b	122c0 <fputs@plt+0x1128>
   122ec:	ldr	r3, [sp, #320]	; 0x140
   122f0:	ldr	r3, [r3, r4]
   122f4:	ldr	r7, [r3]
   122f8:	ldr	r0, [r3, #8]
   122fc:	bl	1133c <fputs@plt+0x1a4>
   12300:	mov	r8, r0
   12304:	ldr	r3, [sp, #320]	; 0x140
   12308:	ldr	r3, [r3, r4]
   1230c:	ldr	r0, [r3, #16]
   12310:	bl	117c8 <fputs@plt+0x630>
   12314:	ldr	r3, [sp, #320]	; 0x140
   12318:	ldr	r3, [r3, r4]
   1231c:	ldr	r2, [r3, #16]
   12320:	str	r2, [sp, #12]
   12324:	ldr	r3, [r3, #12]
   12328:	str	r3, [sp, #8]
   1232c:	str	r0, [sp, #4]
   12330:	str	r8, [sp]
   12334:	mov	r3, r7
   12338:	ldr	r2, [pc, #824]	; 12678 <fputs@plt+0x14e0>
   1233c:	mov	r1, #512	; 0x200
   12340:	ldr	r0, [sp, #24]
   12344:	bl	11114 <snprintf@plt>
   12348:	ldr	r1, [sp, #28]
   1234c:	ldr	r0, [sp, #24]
   12350:	bl	11198 <fputs@plt>
   12354:	add	r5, r5, #1
   12358:	add	r4, r4, #4
   1235c:	ldr	r3, [sp, #324]	; 0x144
   12360:	cmp	r5, r3
   12364:	bge	12498 <fputs@plt+0x1300>
   12368:	sub	r3, r6, #2
   1236c:	cmp	r3, #5
   12370:	ldrls	pc, [pc, r3, lsl #2]
   12374:	b	12430 <fputs@plt+0x1298>
   12378:	andeq	r2, r1, ip, ror #5
   1237c:	andeq	r2, r1, ip, ror #5
   12380:	muleq	r1, r0, r3
   12384:	muleq	r1, r0, r3
   12388:	andeq	r2, r1, r8, ror #7
   1238c:	andeq	r2, r1, r8, ror #7
   12390:	ldr	r3, [sp, #320]	; 0x140
   12394:	ldr	r3, [r3, r4]
   12398:	ldr	r0, [r3]
   1239c:	bl	112d0 <fputs@plt+0x138>
   123a0:	mov	r7, r0
   123a4:	ldr	r3, [sp, #320]	; 0x140
   123a8:	ldr	r3, [r3, r4]
   123ac:	ldr	r0, [r3, #8]
   123b0:	bl	1133c <fputs@plt+0x1a4>
   123b4:	ldr	r3, [sp, #320]	; 0x140
   123b8:	ldr	r3, [r3, r4]
   123bc:	ldr	r2, [r3, #16]
   123c0:	str	r2, [sp, #8]
   123c4:	ldr	r3, [r3, #12]
   123c8:	str	r3, [sp, #4]
   123cc:	str	r0, [sp]
   123d0:	mov	r3, r7
   123d4:	ldr	r2, [pc, #672]	; 1267c <fputs@plt+0x14e4>
   123d8:	mov	r1, #512	; 0x200
   123dc:	ldr	r0, [sp, #24]
   123e0:	bl	11114 <snprintf@plt>
   123e4:	b	12348 <fputs@plt+0x11b0>
   123e8:	ldr	r3, [sp, #320]	; 0x140
   123ec:	ldr	r3, [r3, r4]
   123f0:	ldr	r7, [r3]
   123f4:	ldr	r0, [r3, #8]
   123f8:	bl	1133c <fputs@plt+0x1a4>
   123fc:	ldr	r3, [sp, #320]	; 0x140
   12400:	ldr	r3, [r3, r4]
   12404:	ldr	r2, [r3, #16]
   12408:	str	r2, [sp, #8]
   1240c:	ldr	r3, [r3, #12]
   12410:	str	r3, [sp, #4]
   12414:	str	r0, [sp]
   12418:	mov	r3, r7
   1241c:	ldr	r2, [pc, #604]	; 12680 <fputs@plt+0x14e8>
   12420:	mov	r1, #512	; 0x200
   12424:	ldr	r0, [sp, #24]
   12428:	bl	11114 <snprintf@plt>
   1242c:	b	12348 <fputs@plt+0x11b0>
   12430:	ldr	r3, [sp, #320]	; 0x140
   12434:	ldr	r3, [r3, r4]
   12438:	ldr	r7, [r3]
   1243c:	ldr	r8, [r3, #4]
   12440:	ldr	r0, [r3, #8]
   12444:	bl	1133c <fputs@plt+0x1a4>
   12448:	mov	r9, r0
   1244c:	ldr	r3, [sp, #320]	; 0x140
   12450:	ldr	r3, [r3, r4]
   12454:	ldr	r0, [r3, #16]
   12458:	bl	117c8 <fputs@plt+0x630>
   1245c:	ldr	r3, [sp, #320]	; 0x140
   12460:	ldr	r3, [r3, r4]
   12464:	ldr	r2, [r3, #16]
   12468:	str	r2, [sp, #16]
   1246c:	ldr	r3, [r3, #12]
   12470:	str	r3, [sp, #12]
   12474:	str	r0, [sp, #8]
   12478:	str	r9, [sp, #4]
   1247c:	str	r8, [sp]
   12480:	mov	r3, r7
   12484:	ldr	r2, [pc, #504]	; 12684 <fputs@plt+0x14ec>
   12488:	mov	r1, #512	; 0x200
   1248c:	ldr	r0, [sp, #24]
   12490:	bl	11114 <snprintf@plt>
   12494:	b	12348 <fputs@plt+0x11b0>
   12498:	ldr	r9, [sp, #32]
   1249c:	add	r0, sp, #320	; 0x140
   124a0:	bl	12b60 <fputs@plt+0x19c8>
   124a4:	ldr	r3, [pc, #276]	; 125c0 <fputs@plt+0x1428>
   124a8:	ldrb	r3, [r3, #6]
   124ac:	cmp	r3, #0
   124b0:	bne	124c0 <fputs@plt+0x1328>
   124b4:	ldr	r0, [sp, #28]
   124b8:	bl	10f10 <fclose@plt>
   124bc:	b	12064 <fputs@plt+0xecc>
   124c0:	ldr	r3, [pc, #268]	; 125d4 <fputs@plt+0x143c>
   124c4:	ldr	r3, [r3]
   124c8:	mov	r2, #10
   124cc:	mov	r1, #1
   124d0:	ldr	r0, [pc, #432]	; 12688 <fputs@plt+0x14f0>
   124d4:	bl	11054 <fwrite@plt>
   124d8:	b	124b4 <fputs@plt+0x131c>
   124dc:	mov	r0, #1
   124e0:	bl	12bc0 <fputs@plt+0x1a28>
   124e4:	b	12084 <fputs@plt+0xeec>
   124e8:	ldr	r3, [pc, #208]	; 125c0 <fputs@plt+0x1428>
   124ec:	ldrb	r3, [r3, #2]
   124f0:	cmp	r3, #0
   124f4:	beq	12568 <fputs@plt+0x13d0>
   124f8:	ldr	r3, [pc, #220]	; 125dc <fputs@plt+0x1444>
   124fc:	ldr	r2, [r3, #-948]	; 0xfffffc4c
   12500:	cmp	r2, #0
   12504:	beq	12518 <fputs@plt+0x1380>
   12508:	ldr	r3, [pc, #176]	; 125c0 <fputs@plt+0x1428>
   1250c:	ldrb	r3, [r3, #6]
   12510:	cmp	r3, #0
   12514:	bne	12578 <fputs@plt+0x13e0>
   12518:	ldr	r2, [pc, #188]	; 125dc <fputs@plt+0x1444>
   1251c:	ldr	r4, [pc, #176]	; 125d4 <fputs@plt+0x143c>
   12520:	ldr	r3, [r2, #-952]	; 0xfffffc48
   12524:	str	r3, [sp, #4]
   12528:	ldr	r3, [r2, #-956]	; 0xfffffc44
   1252c:	str	r3, [sp]
   12530:	ldr	r3, [r2, #-960]	; 0xfffffc40
   12534:	ldr	r2, [r2, #-964]	; 0xfffffc3c
   12538:	ldr	r1, [pc, #332]	; 1268c <fputs@plt+0x14f4>
   1253c:	ldr	r0, [r4]
   12540:	bl	11084 <fprintf@plt>
   12544:	ldr	r3, [r4]
   12548:	mov	r2, #137	; 0x89
   1254c:	mov	r1, #1
   12550:	ldr	r0, [pc, #312]	; 12690 <fputs@plt+0x14f8>
   12554:	bl	11054 <fwrite@plt>
   12558:	ldr	r3, [pc, #96]	; 125c0 <fputs@plt+0x1428>
   1255c:	ldrb	r3, [r3, #5]
   12560:	cmp	r3, #0
   12564:	bne	1258c <fputs@plt+0x13f4>
   12568:	mov	r0, #0
   1256c:	add	sp, sp, #9024	; 0x2340
   12570:	add	sp, sp, #4
   12574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12578:	ldr	r1, [pc, #276]	; 12694 <fputs@plt+0x14fc>
   1257c:	ldr	r3, [pc, #92]	; 125e0 <fputs@plt+0x1448>
   12580:	ldr	r0, [r3]
   12584:	bl	11084 <fprintf@plt>
   12588:	b	12518 <fputs@plt+0x1380>
   1258c:	ldr	r3, [r4]
   12590:	mov	r2, #72	; 0x48
   12594:	mov	r1, #1
   12598:	ldr	r0, [pc, #248]	; 12698 <fputs@plt+0x1500>
   1259c:	bl	11054 <fwrite@plt>
   125a0:	b	12568 <fputs@plt+0x13d0>
   125a4:	ldr	r3, [pc, #20]	; 125c0 <fputs@plt+0x1428>
   125a8:	ldrb	r3, [r3, #3]
   125ac:	cmp	r3, #0
   125b0:	bne	119a0 <fputs@plt+0x808>
   125b4:	b	119b0 <fputs@plt+0x818>
   125b8:	andeq	fp, r9, r8, ror r5
   125bc:	andeq	lr, r7, r8, ror #26
   125c0:	andeq	sl, r9, r8, lsr #2
   125c4:	andeq	sl, r9, r8, ror #26
   125c8:	strdeq	lr, [r7], -r8
   125cc:	andeq	lr, r7, r8, asr #13
   125d0:	andeq	lr, r7, ip, lsl #28
   125d4:	andeq	sl, r9, ip, ror #26
   125d8:	andeq	lr, r7, r4, ror #12
   125dc:	andeq	ip, r9, r0, ror sp
   125e0:	andeq	sl, r9, r0, ror sp
   125e4:	andeq	lr, r7, r4, ror sp
   125e8:	muleq	r7, r4, sp
   125ec:	andeq	lr, r7, r8, asr #27
   125f0:	andeq	r1, r1, ip, lsr #7
   125f4:	andeq	lr, r7, r0, ror lr
   125f8:	andeq	lr, r7, r4, lsr #29
   125fc:			; <UNDEFINED> instruction: 0x0007eebc
   12600:	andeq	lr, r7, r0, lsl #13
   12604:	andeq	lr, r7, ip, asr #29
   12608:	andeq	lr, r7, r8, lsr #28
   1260c:	andeq	lr, r7, ip, asr #28
   12610:	andeq	lr, r7, r8, ror #28
   12614:	ldrdeq	lr, [r7], -ip
   12618:	andeq	lr, r7, ip, lsl #30
   1261c:	andeq	lr, r7, r0, lsr pc
   12620:	andeq	lr, r7, r4, asr #30
   12624:	andeq	lr, r7, r0, asr pc
   12628:	andeq	lr, r7, r0, ror #26
   1262c:	andeq	r4, r8, ip, asr pc
   12630:	strdeq	lr, [r7], -r0
   12634:	andeq	lr, r7, r0, ror #30
   12638:	andeq	lr, r7, ip, lsl #31
   1263c:			; <UNDEFINED> instruction: 0x0007efb8
   12640:	andeq	lr, r7, r0, asr #31
   12644:	andeq	pc, r7, r0, asr r0	; <UNPREDICTABLE>
   12648:	andeq	lr, r7, r0, asr #13
   1264c:	muleq	r7, r0, r0
   12650:	muleq	r7, ip, r0
   12654:	strdeq	lr, [r7], -ip
   12658:	andeq	r8, r8, r4, lsr #23
   1265c:	andeq	lr, r7, r4, asr pc
   12660:	andeq	lr, r7, ip, asr pc
   12664:	andeq	pc, r7, r4, lsr #1
   12668:	strheq	pc, [r7], -r8	; <UNPREDICTABLE>
   1266c:	andeq	pc, r7, ip, lsl #2
   12670:	andeq	r7, r8, r4, lsr #30
   12674:	andeq	pc, r7, r0, ror #2
   12678:	andeq	pc, r7, ip, ror #2
   1267c:	andeq	pc, r7, r8, lsl #3
   12680:	andeq	pc, r7, r0, lsr #3
   12684:			; <UNDEFINED> instruction: 0x0007f1b4
   12688:	ldrdeq	pc, [r7], -r4
   1268c:	andeq	pc, r7, r8, lsl r2	; <UNPREDICTABLE>
   12690:	andeq	pc, r7, r8, asr r2	; <UNPREDICTABLE>
   12694:	andeq	pc, r7, r0, ror #3
   12698:	andeq	pc, r7, r4, ror #5
   1269c:	push	{r4, lr}
   126a0:	mov	r3, r0
   126a4:	mov	r0, r1
   126a8:	mov	r1, r2
   126ac:	blx	r3
   126b0:	mov	r0, #0
   126b4:	pop	{r4, pc}
   126b8:	push	{r0, r1, r2, r3}
   126bc:	push	{lr}		; (str lr, [sp, #-4]!)
   126c0:	sub	sp, sp, #268	; 0x10c
   126c4:	ldr	r3, [pc, #72]	; 12714 <fputs@plt+0x157c>
   126c8:	ldr	r3, [r3]
   126cc:	cmp	r3, #0
   126d0:	beq	1270c <fputs@plt+0x1574>
   126d4:	add	r3, sp, #276	; 0x114
   126d8:	str	r3, [sp, #4]
   126dc:	ldr	r2, [sp, #272]	; 0x110
   126e0:	mov	r1, #256	; 0x100
   126e4:	add	r0, sp, #8
   126e8:	bl	10f04 <vsnprintf@plt>
   126ec:	ldr	r3, [pc, #32]	; 12714 <fputs@plt+0x157c>
   126f0:	ldr	r3, [r3]
   126f4:	add	r0, sp, #8
   126f8:	blx	r3
   126fc:	add	sp, sp, #268	; 0x10c
   12700:	pop	{lr}		; (ldr lr, [sp], #4)
   12704:	add	sp, sp, #16
   12708:	bx	lr
   1270c:	mov	r0, #1
   12710:	bl	11180 <exit@plt>
   12714:	andeq	lr, r9, ip, asr fp
   12718:	push	{lr}		; (str lr, [sp, #-4]!)
   1271c:	sub	sp, sp, #4224	; 0x1080
   12720:	sub	sp, sp, #4
   12724:	ldr	r3, [pc, #176]	; 127dc <fputs@plt+0x1644>
   12728:	str	r0, [r3]
   1272c:	ldr	r0, [pc, #172]	; 127e0 <fputs@plt+0x1648>
   12730:	bl	10f28 <getenv@plt>
   12734:	subs	r1, r0, #0
   12738:	mov	r2, #4096	; 0x1000
   1273c:	ldreq	r1, [pc, #160]	; 127e4 <fputs@plt+0x164c>
   12740:	add	r0, sp, #128	; 0x80
   12744:	bl	10f88 <rb_strlcpy@plt>
   12748:	ldr	r1, [pc, #152]	; 127e8 <fputs@plt+0x1650>
   1274c:	add	r0, sp, #128	; 0x80
   12750:	bl	7d988 <fputs@plt+0x6c7f0>
   12754:	cmp	r0, #0
   12758:	bne	1277c <fputs@plt+0x15e4>
   1275c:	mov	r1, #2
   12760:	add	r0, sp, #128	; 0x80
   12764:	bl	10fb8 <access@plt>
   12768:	cmp	r0, #0
   1276c:	bne	127ac <fputs@plt+0x1614>
   12770:	add	sp, sp, #4224	; 0x1080
   12774:	add	sp, sp, #4
   12778:	pop	{pc}		; (ldr pc, [sp], #4)
   1277c:	ldr	r3, [pc, #100]	; 127e8 <fputs@plt+0x1650>
   12780:	ldr	r0, [r3]
   12784:	bl	50538 <fputs@plt+0x3f3a0>
   12788:	mov	r3, r0
   1278c:	ldr	r2, [pc, #88]	; 127ec <fputs@plt+0x1654>
   12790:	mov	r1, #128	; 0x80
   12794:	mov	r0, sp
   12798:	bl	11114 <snprintf@plt>
   1279c:	mov	r0, sp
   127a0:	bl	126b8 <fputs@plt+0x1520>
   127a4:	mvn	r0, #0
   127a8:	b	12770 <fputs@plt+0x15d8>
   127ac:	bl	1118c <__errno_location@plt>
   127b0:	ldr	r0, [r0]
   127b4:	bl	10e8c <strerror@plt>
   127b8:	mov	r3, r0
   127bc:	ldr	r2, [pc, #44]	; 127f0 <fputs@plt+0x1658>
   127c0:	mov	r1, #128	; 0x80
   127c4:	mov	r0, sp
   127c8:	bl	11114 <snprintf@plt>
   127cc:	mov	r0, sp
   127d0:	bl	126b8 <fputs@plt+0x1520>
   127d4:	mvn	r0, #0
   127d8:	b	12770 <fputs@plt+0x15d8>
   127dc:	andeq	lr, r9, ip, asr fp
   127e0:	andeq	pc, r7, r0, ror r3	; <UNPREDICTABLE>
   127e4:	andeq	pc, r7, r0, lsl #7
   127e8:	andeq	lr, r9, r8, asr fp
   127ec:	muleq	r7, ip, r3
   127f0:	andeq	pc, r7, r0, asr #7
   127f4:	ldr	r3, [pc, #20]	; 12810 <fputs@plt+0x1678>
   127f8:	ldr	r0, [r3]
   127fc:	cmp	r0, #0
   12800:	bxeq	lr
   12804:	push	{r4, lr}
   12808:	bl	50094 <fputs@plt+0x3eefc>
   1280c:	pop	{r4, pc}
   12810:	andeq	lr, r9, r8, asr fp
   12814:	push	{r4, lr}
   12818:	mov	r4, r0
   1281c:	bl	10fdc <strlen@plt>
   12820:	cmp	r0, #1024	; 0x400
   12824:	bcs	1287c <fputs@plt+0x16e4>
   12828:	ldrb	r3, [r4]
   1282c:	cmp	r3, #0
   12830:	beq	12874 <fputs@plt+0x16dc>
   12834:	ldr	r2, [pc, #72]	; 12884 <fputs@plt+0x16ec>
   12838:	mov	r0, #39	; 0x27
   1283c:	cmp	r3, #39	; 0x27
   12840:	addeq	r3, r2, #1
   12844:	strbeq	r0, [r2]
   12848:	movne	r3, r2
   1284c:	add	r2, r3, #1
   12850:	ldrb	r1, [r4], #1
   12854:	strb	r1, [r3]
   12858:	ldrb	r3, [r4]
   1285c:	cmp	r3, #0
   12860:	bne	1283c <fputs@plt+0x16a4>
   12864:	mov	r3, #0
   12868:	strb	r3, [r2]
   1286c:	ldr	r0, [pc, #16]	; 12884 <fputs@plt+0x16ec>
   12870:	pop	{r4, pc}
   12874:	ldr	r2, [pc, #8]	; 12884 <fputs@plt+0x16ec>
   12878:	b	12864 <fputs@plt+0x16cc>
   1287c:	mov	r0, #0
   12880:	pop	{r4, pc}
   12884:	andeq	ip, r9, r0, asr #31
   12888:	push	{r1, r2, r3}
   1288c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12890:	sub	sp, sp, #16
   12894:	mov	r6, r0
   12898:	add	r3, sp, #56	; 0x38
   1289c:	str	r3, [sp, #12]
   128a0:	ldr	r2, [sp, #52]	; 0x34
   128a4:	mov	r1, #2048	; 0x800
   128a8:	ldr	r0, [pc, #200]	; 12978 <fputs@plt+0x17e0>
   128ac:	bl	12bfc <fputs@plt+0x1a64>
   128b0:	cmp	r0, #2048	; 0x800
   128b4:	bcs	1295c <fputs@plt+0x17c4>
   128b8:	ldr	r3, [pc, #188]	; 1297c <fputs@plt+0x17e4>
   128bc:	ldr	r0, [r3]
   128c0:	ldr	r4, [pc, #184]	; 12980 <fputs@plt+0x17e8>
   128c4:	cmp	r6, #0
   128c8:	moveq	r4, #0
   128cc:	add	r3, sp, #8
   128d0:	str	r3, [sp]
   128d4:	mov	r3, r6
   128d8:	mov	r2, r4
   128dc:	ldr	r1, [pc, #148]	; 12978 <fputs@plt+0x17e0>
   128e0:	bl	68ba4 <fputs@plt+0x57a0c>
   128e4:	cmp	r0, #0
   128e8:	beq	1294c <fputs@plt+0x17b4>
   128ec:	cmp	r0, #5
   128f0:	bne	12968 <fputs@plt+0x17d0>
   128f4:	mov	r5, #5
   128f8:	ldr	fp, [pc, #132]	; 12984 <fputs@plt+0x17ec>
   128fc:	mov	sl, #0
   12900:	ldr	r9, [pc, #112]	; 12978 <fputs@plt+0x17e0>
   12904:	ldr	r8, [pc, #112]	; 1297c <fputs@plt+0x17e4>
   12908:	add	r7, sp, #8
   1290c:	mov	r1, fp
   12910:	mov	r0, sl
   12914:	bl	10e80 <rb_sleep@plt>
   12918:	str	r7, [sp]
   1291c:	mov	r3, r6
   12920:	mov	r2, r4
   12924:	mov	r1, r9
   12928:	ldr	r0, [r8]
   1292c:	bl	68ba4 <fputs@plt+0x57a0c>
   12930:	cmp	r0, #0
   12934:	beq	1294c <fputs@plt+0x17b4>
   12938:	subs	r5, r5, #1
   1293c:	bne	1290c <fputs@plt+0x1774>
   12940:	ldr	r1, [sp, #8]
   12944:	ldr	r0, [pc, #60]	; 12988 <fputs@plt+0x17f0>
   12948:	bl	126b8 <fputs@plt+0x1520>
   1294c:	add	sp, sp, #16
   12950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12954:	add	sp, sp, #12
   12958:	bx	lr
   1295c:	ldr	r0, [pc, #40]	; 1298c <fputs@plt+0x17f4>
   12960:	bl	126b8 <fputs@plt+0x1520>
   12964:	b	128b8 <fputs@plt+0x1720>
   12968:	ldr	r1, [sp, #8]
   1296c:	ldr	r0, [pc, #20]	; 12988 <fputs@plt+0x17f0>
   12970:	bl	126b8 <fputs@plt+0x1520>
   12974:	b	1294c <fputs@plt+0x17b4>
   12978:	andeq	sp, r9, r0, asr #15
   1297c:	andeq	lr, r9, r8, asr fp
   12980:	muleq	r1, ip, r6
   12984:	andeq	sl, r7, r0, lsr #2
   12988:	andeq	pc, r7, r0, lsr #8
   1298c:	strdeq	pc, [r7], -r0
   12990:	push	{r1, r2, r3}
   12994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12998:	sub	sp, sp, #24
   1299c:	mov	r4, r0
   129a0:	add	r3, sp, #64	; 0x40
   129a4:	str	r3, [sp, #20]
   129a8:	ldr	r2, [sp, #60]	; 0x3c
   129ac:	mov	r1, #2048	; 0x800
   129b0:	ldr	r0, [pc, #404]	; 12b4c <fputs@plt+0x19b4>
   129b4:	bl	12bfc <fputs@plt+0x1a64>
   129b8:	cmp	r0, #2048	; 0x800
   129bc:	bcs	12a80 <fputs@plt+0x18e8>
   129c0:	add	r6, r4, #4
   129c4:	add	r7, r4, #8
   129c8:	ldr	r3, [pc, #384]	; 12b50 <fputs@plt+0x19b8>
   129cc:	ldr	r0, [r3]
   129d0:	add	r3, sp, #16
   129d4:	str	r3, [sp, #4]
   129d8:	str	r7, [sp]
   129dc:	mov	r3, r6
   129e0:	add	r2, sp, #12
   129e4:	ldr	r1, [pc, #352]	; 12b4c <fputs@plt+0x19b4>
   129e8:	bl	7ccac <fputs@plt+0x6bb14>
   129ec:	cmp	r0, #0
   129f0:	beq	12a54 <fputs@plt+0x18bc>
   129f4:	cmp	r0, #5
   129f8:	bne	12a8c <fputs@plt+0x18f4>
   129fc:	mov	r5, #5
   12a00:	ldr	fp, [pc, #332]	; 12b54 <fputs@plt+0x19bc>
   12a04:	mov	sl, #0
   12a08:	ldr	r9, [pc, #320]	; 12b50 <fputs@plt+0x19b8>
   12a0c:	add	r8, sp, #16
   12a10:	mov	r1, fp
   12a14:	mov	r0, sl
   12a18:	bl	10e80 <rb_sleep@plt>
   12a1c:	str	r8, [sp, #4]
   12a20:	str	r7, [sp]
   12a24:	mov	r3, r6
   12a28:	add	r2, sp, #12
   12a2c:	ldr	r1, [pc, #280]	; 12b4c <fputs@plt+0x19b4>
   12a30:	ldr	r0, [r9]
   12a34:	bl	7ccac <fputs@plt+0x6bb14>
   12a38:	cmp	r0, #0
   12a3c:	beq	12a54 <fputs@plt+0x18bc>
   12a40:	subs	r5, r5, #1
   12a44:	bne	12a10 <fputs@plt+0x1878>
   12a48:	ldr	r1, [sp, #16]
   12a4c:	ldr	r0, [pc, #260]	; 12b58 <fputs@plt+0x19c0>
   12a50:	bl	126b8 <fputs@plt+0x1520>
   12a54:	ldr	r3, [sp, #12]
   12a58:	str	r3, [r4, #12]
   12a5c:	ldr	r6, [r4, #4]
   12a60:	cmp	r6, #0
   12a64:	moveq	r3, #0
   12a68:	streq	r3, [r4]
   12a6c:	bne	12a9c <fputs@plt+0x1904>
   12a70:	add	sp, sp, #24
   12a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a78:	add	sp, sp, #12
   12a7c:	bx	lr
   12a80:	ldr	r0, [pc, #212]	; 12b5c <fputs@plt+0x19c4>
   12a84:	bl	126b8 <fputs@plt+0x1520>
   12a88:	b	129c0 <fputs@plt+0x1828>
   12a8c:	ldr	r1, [sp, #16]
   12a90:	ldr	r0, [pc, #192]	; 12b58 <fputs@plt+0x19c0>
   12a94:	bl	126b8 <fputs@plt+0x1520>
   12a98:	b	12a54 <fputs@plt+0x18bc>
   12a9c:	ldr	r5, [r4, #8]
   12aa0:	lsl	r1, r6, #2
   12aa4:	mov	r0, #1
   12aa8:	bl	10f4c <calloc@plt>
   12aac:	cmp	r0, #0
   12ab0:	beq	12acc <fputs@plt+0x1934>
   12ab4:	str	r0, [r4]
   12ab8:	cmp	r6, #0
   12abc:	ble	12a70 <fputs@plt+0x18d8>
   12ac0:	mov	r7, #0
   12ac4:	mov	r8, #1
   12ac8:	b	12ae4 <fputs@plt+0x194c>
   12acc:	bl	11060 <rb_outofmemory@plt>
   12ad0:	bl	11060 <rb_outofmemory@plt>
   12ad4:	add	r7, r7, #1
   12ad8:	ldr	r3, [r4, #4]
   12adc:	cmp	r3, r7
   12ae0:	ble	12a70 <fputs@plt+0x18d8>
   12ae4:	lsl	r6, r7, #2
   12ae8:	ldr	r9, [r4]
   12aec:	ldr	r1, [r4, #8]
   12af0:	lsl	r1, r1, #2
   12af4:	mov	r0, r8
   12af8:	bl	10f4c <calloc@plt>
   12afc:	cmp	r0, #0
   12b00:	beq	12ad0 <fputs@plt+0x1938>
   12b04:	str	r0, [r9, r7, lsl #2]
   12b08:	ldr	r3, [r4, #8]
   12b0c:	cmp	r3, #0
   12b10:	ble	12ad4 <fputs@plt+0x193c>
   12b14:	lsl	r2, r5, #2
   12b18:	mov	r3, #0
   12b1c:	add	r5, r5, #1
   12b20:	ldr	r1, [sp, #12]
   12b24:	ldr	r0, [r1, r2]
   12b28:	ldr	r1, [r4]
   12b2c:	ldr	r1, [r1, r6]
   12b30:	str	r0, [r1, r3, lsl #2]
   12b34:	add	r3, r3, #1
   12b38:	add	r2, r2, #4
   12b3c:	ldr	r1, [r4, #8]
   12b40:	cmp	r1, r3
   12b44:	bgt	12b1c <fputs@plt+0x1984>
   12b48:	b	12ad4 <fputs@plt+0x193c>
   12b4c:	andeq	sp, r9, r0, asr #31
   12b50:	andeq	lr, r9, r8, asr fp
   12b54:	andeq	sl, r7, r0, lsr #2
   12b58:	andeq	pc, r7, r0, lsr #8
   12b5c:	strdeq	pc, [r7], -r0
   12b60:	push	{r4, r5, r6, lr}
   12b64:	mov	r5, r0
   12b68:	ldr	r3, [r0, #4]
   12b6c:	cmp	r3, #0
   12b70:	ble	12ba4 <fputs@plt+0x1a0c>
   12b74:	mov	r4, #0
   12b78:	b	12b8c <fputs@plt+0x19f4>
   12b7c:	add	r4, r4, #1
   12b80:	ldr	r3, [r5, #4]
   12b84:	cmp	r3, r4
   12b88:	ble	12ba4 <fputs@plt+0x1a0c>
   12b8c:	ldr	r3, [r5]
   12b90:	ldr	r0, [r3, r4, lsl #2]
   12b94:	cmp	r0, #0
   12b98:	beq	12b7c <fputs@plt+0x19e4>
   12b9c:	bl	10f94 <free@plt>
   12ba0:	b	12b7c <fputs@plt+0x19e4>
   12ba4:	ldr	r0, [r5]
   12ba8:	cmp	r0, #0
   12bac:	beq	12bb4 <fputs@plt+0x1a1c>
   12bb0:	bl	10f94 <free@plt>
   12bb4:	ldr	r0, [r5, #12]
   12bb8:	bl	27f00 <fputs@plt+0x16d68>
   12bbc:	pop	{r4, r5, r6, pc}
   12bc0:	push	{r4, lr}
   12bc4:	cmp	r0, #0
   12bc8:	beq	12be4 <fputs@plt+0x1a4c>
   12bcc:	cmp	r0, #1
   12bd0:	popne	{r4, pc}
   12bd4:	ldr	r1, [pc, #24]	; 12bf4 <fputs@plt+0x1a5c>
   12bd8:	mov	r0, #0
   12bdc:	bl	12888 <fputs@plt+0x16f0>
   12be0:	pop	{r4, pc}
   12be4:	ldr	r1, [pc, #12]	; 12bf8 <fputs@plt+0x1a60>
   12be8:	mov	r0, #0
   12bec:	bl	12888 <fputs@plt+0x16f0>
   12bf0:	pop	{r4, pc}
   12bf4:	andeq	pc, r7, ip, asr r4	; <UNPREDICTABLE>
   12bf8:	andeq	pc, r7, r8, asr #8
   12bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c00:	sub	sp, sp, #12
   12c04:	mov	r5, r0
   12c08:	sub	r6, r1, #1
   12c0c:	mov	r4, #0
   12c10:	ldr	r7, [pc, #1592]	; 13250 <fputs@plt+0x20b8>
   12c14:	ldr	r9, [pc, #1592]	; 13254 <fputs@plt+0x20bc>
   12c18:	ldr	r8, [pc, #1592]	; 13258 <fputs@plt+0x20c0>
   12c1c:	ldr	fp, [pc, #1592]	; 1325c <fputs@plt+0x20c4>
   12c20:	b	1315c <fputs@plt+0x1fc4>
   12c24:	add	r0, r3, #4
   12c28:	ldr	r1, [r3]
   12c2c:	sub	r1, r1, #1
   12c30:	mov	r3, r5
   12c34:	mov	r5, r3
   12c38:	ldrb	r2, [r1, #1]!
   12c3c:	strb	r2, [r3], #1
   12c40:	cmp	r2, #0
   12c44:	beq	12c64 <fputs@plt+0x1acc>
   12c48:	mov	r5, r3
   12c4c:	add	r4, r4, #1
   12c50:	cmp	r6, r4
   12c54:	bgt	12c34 <fputs@plt+0x1a9c>
   12c58:	mov	r3, r0
   12c5c:	mov	r2, sl
   12c60:	b	1315c <fputs@plt+0x1fc4>
   12c64:	mov	r3, r0
   12c68:	mov	r2, sl
   12c6c:	b	1315c <fputs@plt+0x1fc4>
   12c70:	add	lr, r3, #4
   12c74:	ldr	r3, [r3]
   12c78:	cmp	r3, #0
   12c7c:	bne	12c9c <fputs@plt+0x1b04>
   12c80:	mov	r3, #48	; 0x30
   12c84:	strb	r3, [r5]
   12c88:	add	r4, r4, #1
   12c8c:	mov	r3, lr
   12c90:	mov	r2, sl
   12c94:	add	r5, r5, #1
   12c98:	b	1315c <fputs@plt+0x1fc4>
   12c9c:	cmp	r3, #0
   12ca0:	blt	12d60 <fputs@plt+0x1bc8>
   12ca4:	mov	r0, r7
   12ca8:	smull	r1, r2, r9, r3
   12cac:	asr	ip, r3, #31
   12cb0:	rsb	ip, ip, r2, asr #6
   12cb4:	mla	r3, fp, ip, r3
   12cb8:	ldr	r1, [r8, r3, lsl #2]
   12cbc:	ldrb	r3, [r1]
   12cc0:	strb	r3, [r0]
   12cc4:	cmp	r3, #0
   12cc8:	beq	12ce4 <fputs@plt+0x1b4c>
   12ccc:	add	r3, r0, #1
   12cd0:	mov	r0, r3
   12cd4:	ldrb	r2, [r1, #1]!
   12cd8:	strb	r2, [r3], #1
   12cdc:	cmp	r2, #0
   12ce0:	bne	12cd0 <fputs@plt+0x1b38>
   12ce4:	mov	r3, ip
   12ce8:	cmp	ip, #0
   12cec:	bne	12ca8 <fputs@plt+0x1b10>
   12cf0:	ldrb	r3, [r0, #-1]
   12cf4:	cmp	r3, #48	; 0x30
   12cf8:	bne	12d10 <fputs@plt+0x1b78>
   12cfc:	sub	r3, r0, #1
   12d00:	mov	r0, r3
   12d04:	ldrb	r2, [r3, #-1]!
   12d08:	cmp	r2, #48	; 0x30
   12d0c:	beq	12d00 <fputs@plt+0x1b68>
   12d10:	cmp	r0, r7
   12d14:	beq	131d0 <fputs@plt+0x2038>
   12d18:	add	r1, r5, #1
   12d1c:	sub	r3, r0, #1
   12d20:	ldrb	r2, [r0, #-1]
   12d24:	strb	r2, [r5]
   12d28:	add	r4, r4, #1
   12d2c:	cmp	r6, r4
   12d30:	ble	131dc <fputs@plt+0x2044>
   12d34:	cmp	r3, r7
   12d38:	beq	12d84 <fputs@plt+0x1bec>
   12d3c:	ldrb	r2, [r3, #-1]!
   12d40:	strb	r2, [r1], #1
   12d44:	add	r4, r4, #1
   12d48:	cmp	r6, r4
   12d4c:	bgt	12d34 <fputs@plt+0x1b9c>
   12d50:	mov	r3, lr
   12d54:	mov	r2, sl
   12d58:	mov	r5, r1
   12d5c:	b	1315c <fputs@plt+0x1fc4>
   12d60:	add	r1, r5, #1
   12d64:	mov	r2, #45	; 0x2d
   12d68:	strb	r2, [r5]
   12d6c:	add	r4, r4, #1
   12d70:	cmp	r6, r4
   12d74:	ble	131c0 <fputs@plt+0x2028>
   12d78:	rsb	r3, r3, #0
   12d7c:	mov	r5, r1
   12d80:	b	12ca4 <fputs@plt+0x1b0c>
   12d84:	mov	r3, lr
   12d88:	mov	r2, sl
   12d8c:	mov	r5, r1
   12d90:	b	1315c <fputs@plt+0x1fc4>
   12d94:	ldr	r2, [r3]
   12d98:	strb	r2, [r5]
   12d9c:	add	r4, r4, #1
   12da0:	add	r3, r3, #4
   12da4:	mov	r2, sl
   12da8:	add	r5, r5, #1
   12dac:	b	1315c <fputs@plt+0x1fc4>
   12db0:	add	r2, r3, #4
   12db4:	mov	r1, r2
   12db8:	str	r2, [sp, #4]
   12dbc:	ldr	r2, [r3]
   12dc0:	cmp	r2, #0
   12dc4:	bne	12de4 <fputs@plt+0x1c4c>
   12dc8:	mov	r3, #48	; 0x30
   12dcc:	strb	r3, [r5]
   12dd0:	add	r4, r4, #1
   12dd4:	mov	r3, r1
   12dd8:	mov	r2, sl
   12ddc:	add	r5, r5, #1
   12de0:	b	1315c <fputs@plt+0x1fc4>
   12de4:	mov	r0, r7
   12de8:	mov	lr, #1000	; 0x3e8
   12dec:	umull	r3, ip, r9, r2
   12df0:	lsr	ip, ip, #6
   12df4:	mul	r3, lr, ip
   12df8:	sub	r2, r2, r3
   12dfc:	ldr	r1, [r8, r2, lsl #2]
   12e00:	ldrb	r3, [r1]
   12e04:	strb	r3, [r0]
   12e08:	cmp	r3, #0
   12e0c:	beq	12e28 <fputs@plt+0x1c90>
   12e10:	add	r3, r0, #1
   12e14:	mov	r0, r3
   12e18:	ldrb	r2, [r1, #1]!
   12e1c:	strb	r2, [r3], #1
   12e20:	cmp	r2, #0
   12e24:	bne	12e14 <fputs@plt+0x1c7c>
   12e28:	mov	r2, ip
   12e2c:	cmp	ip, #0
   12e30:	bne	12dec <fputs@plt+0x1c54>
   12e34:	ldrb	r3, [r0, #-1]
   12e38:	cmp	r3, #48	; 0x30
   12e3c:	bne	12e54 <fputs@plt+0x1cbc>
   12e40:	sub	r3, r0, #1
   12e44:	mov	r0, r3
   12e48:	ldrb	r2, [r3, #-1]!
   12e4c:	cmp	r2, #48	; 0x30
   12e50:	beq	12e44 <fputs@plt+0x1cac>
   12e54:	cmp	r0, r7
   12e58:	beq	131ec <fputs@plt+0x2054>
   12e5c:	add	r1, r5, #1
   12e60:	sub	r3, r0, #1
   12e64:	ldrb	r2, [r0, #-1]
   12e68:	strb	r2, [r5]
   12e6c:	add	r4, r4, #1
   12e70:	cmp	r6, r4
   12e74:	ble	131f8 <fputs@plt+0x2060>
   12e78:	cmp	r3, r7
   12e7c:	beq	12ea4 <fputs@plt+0x1d0c>
   12e80:	ldrb	r2, [r3, #-1]!
   12e84:	strb	r2, [r1], #1
   12e88:	add	r4, r4, #1
   12e8c:	cmp	r6, r4
   12e90:	bgt	12e78 <fputs@plt+0x1ce0>
   12e94:	ldr	r3, [sp, #4]
   12e98:	mov	r2, sl
   12e9c:	mov	r5, r1
   12ea0:	b	1315c <fputs@plt+0x1fc4>
   12ea4:	ldr	r3, [sp, #4]
   12ea8:	mov	r2, sl
   12eac:	mov	r5, r1
   12eb0:	b	1315c <fputs@plt+0x1fc4>
   12eb4:	add	r2, r3, #4
   12eb8:	str	r2, [sp, #4]
   12ebc:	ldr	r0, [r3]
   12ec0:	cmp	r0, #0
   12ec4:	beq	13208 <fputs@plt+0x2070>
   12ec8:	bl	12814 <fputs@plt+0x167c>
   12ecc:	sub	r0, r0, #1
   12ed0:	mov	r3, r5
   12ed4:	mov	r5, r3
   12ed8:	ldrb	r2, [r0, #1]!
   12edc:	strb	r2, [r3], #1
   12ee0:	cmp	r2, #0
   12ee4:	beq	12f04 <fputs@plt+0x1d6c>
   12ee8:	mov	r5, r3
   12eec:	add	r4, r4, #1
   12ef0:	cmp	r6, r4
   12ef4:	bgt	12ed4 <fputs@plt+0x1d3c>
   12ef8:	ldr	r3, [sp, #4]
   12efc:	mov	r2, sl
   12f00:	b	1315c <fputs@plt+0x1fc4>
   12f04:	ldr	r3, [sp, #4]
   12f08:	mov	r2, sl
   12f0c:	b	1315c <fputs@plt+0x1fc4>
   12f10:	ldrb	r1, [r2, #2]
   12f14:	cmp	r1, #117	; 0x75
   12f18:	beq	12f50 <fputs@plt+0x1db8>
   12f1c:	cmp	r1, #100	; 0x64
   12f20:	bne	13140 <fputs@plt+0x1fa8>
   12f24:	add	lr, r3, #4
   12f28:	ldr	r3, [r3]
   12f2c:	add	r2, r2, #3
   12f30:	cmp	r3, #0
   12f34:	bne	13048 <fputs@plt+0x1eb0>
   12f38:	mov	r3, #48	; 0x30
   12f3c:	strb	r3, [r5]
   12f40:	add	r4, r4, #1
   12f44:	mov	r3, lr
   12f48:	add	r5, r5, #1
   12f4c:	b	1315c <fputs@plt+0x1fc4>
   12f50:	add	r1, r3, #4
   12f54:	str	r1, [sp, #4]
   12f58:	ldr	r3, [r3]
   12f5c:	add	r2, r2, #3
   12f60:	cmp	r3, #0
   12f64:	bne	12f80 <fputs@plt+0x1de8>
   12f68:	mov	r3, #48	; 0x30
   12f6c:	strb	r3, [r5]
   12f70:	add	r4, r4, #1
   12f74:	mov	r3, r1
   12f78:	add	r5, r5, #1
   12f7c:	b	1315c <fputs@plt+0x1fc4>
   12f80:	mov	ip, r7
   12f84:	mov	sl, #1000	; 0x3e8
   12f88:	umull	r1, lr, r9, r3
   12f8c:	lsr	lr, lr, #6
   12f90:	mul	r1, sl, lr
   12f94:	sub	r3, r3, r1
   12f98:	ldr	r0, [r8, r3, lsl #2]
   12f9c:	ldrb	r3, [r0]
   12fa0:	strb	r3, [ip]
   12fa4:	cmp	r3, #0
   12fa8:	beq	12fc4 <fputs@plt+0x1e2c>
   12fac:	add	r3, ip, #1
   12fb0:	mov	ip, r3
   12fb4:	ldrb	r1, [r0, #1]!
   12fb8:	strb	r1, [r3], #1
   12fbc:	cmp	r1, #0
   12fc0:	bne	12fb0 <fputs@plt+0x1e18>
   12fc4:	mov	r3, lr
   12fc8:	cmp	lr, #0
   12fcc:	bne	12f88 <fputs@plt+0x1df0>
   12fd0:	ldrb	r3, [ip, #-1]
   12fd4:	cmp	r3, #48	; 0x30
   12fd8:	bne	12ff0 <fputs@plt+0x1e58>
   12fdc:	sub	r3, ip, #1
   12fe0:	mov	ip, r3
   12fe4:	ldrb	r1, [r3, #-1]!
   12fe8:	cmp	r1, #48	; 0x30
   12fec:	beq	12fe0 <fputs@plt+0x1e48>
   12ff0:	cmp	ip, r7
   12ff4:	beq	13214 <fputs@plt+0x207c>
   12ff8:	add	r1, r5, #1
   12ffc:	sub	r3, ip, #1
   13000:	ldrb	r0, [ip, #-1]
   13004:	strb	r0, [r5]
   13008:	add	r4, r4, #1
   1300c:	cmp	r6, r4
   13010:	ble	1321c <fputs@plt+0x2084>
   13014:	cmp	r3, r7
   13018:	beq	1303c <fputs@plt+0x1ea4>
   1301c:	ldrb	r0, [r3, #-1]!
   13020:	strb	r0, [r1], #1
   13024:	add	r4, r4, #1
   13028:	cmp	r6, r4
   1302c:	bgt	13014 <fputs@plt+0x1e7c>
   13030:	ldr	r3, [sp, #4]
   13034:	mov	r5, r1
   13038:	b	1315c <fputs@plt+0x1fc4>
   1303c:	ldr	r3, [sp, #4]
   13040:	mov	r5, r1
   13044:	b	1315c <fputs@plt+0x1fc4>
   13048:	cmp	r3, #0
   1304c:	blt	13108 <fputs@plt+0x1f70>
   13050:	mov	ip, r7
   13054:	smull	r0, r1, r9, r3
   13058:	asr	sl, r3, #31
   1305c:	rsb	sl, sl, r1, asr #6
   13060:	mla	r3, fp, sl, r3
   13064:	ldr	r0, [r8, r3, lsl #2]
   13068:	ldrb	r3, [r0]
   1306c:	strb	r3, [ip]
   13070:	cmp	r3, #0
   13074:	beq	13090 <fputs@plt+0x1ef8>
   13078:	add	r3, ip, #1
   1307c:	mov	ip, r3
   13080:	ldrb	r1, [r0, #1]!
   13084:	strb	r1, [r3], #1
   13088:	cmp	r1, #0
   1308c:	bne	1307c <fputs@plt+0x1ee4>
   13090:	mov	r3, sl
   13094:	cmp	sl, #0
   13098:	bne	13054 <fputs@plt+0x1ebc>
   1309c:	ldrb	r3, [ip, #-1]
   130a0:	cmp	r3, #48	; 0x30
   130a4:	bne	130bc <fputs@plt+0x1f24>
   130a8:	sub	r3, ip, #1
   130ac:	mov	ip, r3
   130b0:	ldrb	r1, [r3, #-1]!
   130b4:	cmp	r1, #48	; 0x30
   130b8:	beq	130ac <fputs@plt+0x1f14>
   130bc:	cmp	ip, r7
   130c0:	beq	13228 <fputs@plt+0x2090>
   130c4:	add	r1, r5, #1
   130c8:	sub	r3, ip, #1
   130cc:	ldrb	r0, [ip, #-1]
   130d0:	strb	r0, [r5]
   130d4:	add	r4, r4, #1
   130d8:	cmp	r6, r4
   130dc:	ble	13230 <fputs@plt+0x2098>
   130e0:	cmp	r3, r7
   130e4:	beq	13134 <fputs@plt+0x1f9c>
   130e8:	ldrb	r0, [r3, #-1]!
   130ec:	strb	r0, [r1], #1
   130f0:	add	r4, r4, #1
   130f4:	cmp	r6, r4
   130f8:	bgt	130e0 <fputs@plt+0x1f48>
   130fc:	mov	r3, lr
   13100:	mov	r5, r1
   13104:	b	1315c <fputs@plt+0x1fc4>
   13108:	add	r1, r5, #1
   1310c:	mov	r0, #45	; 0x2d
   13110:	strb	r0, [r5]
   13114:	add	r4, r4, #1
   13118:	cmp	r6, r4
   1311c:	movle	r3, lr
   13120:	movle	r5, r1
   13124:	ble	1315c <fputs@plt+0x1fc4>
   13128:	rsb	r3, r3, #0
   1312c:	mov	r5, r1
   13130:	b	13050 <fputs@plt+0x1eb8>
   13134:	mov	r3, lr
   13138:	mov	r5, r1
   1313c:	b	1315c <fputs@plt+0x1fc4>
   13140:	mov	r0, #1
   13144:	bl	11180 <exit@plt>
   13148:	mov	r0, #1
   1314c:	bl	11180 <exit@plt>
   13150:	strb	r1, [r5]
   13154:	add	r4, r4, #1
   13158:	add	r5, r5, #1
   1315c:	ldrb	r1, [r2]
   13160:	cmp	r1, #0
   13164:	cmpne	r4, r6
   13168:	bge	1323c <fputs@plt+0x20a4>
   1316c:	cmp	r1, #37	; 0x25
   13170:	addne	r2, r2, #1
   13174:	bne	13150 <fputs@plt+0x1fb8>
   13178:	add	sl, r2, #2
   1317c:	ldrb	r1, [r2, #1]
   13180:	cmp	r1, #115	; 0x73
   13184:	beq	12c24 <fputs@plt+0x1a8c>
   13188:	cmp	r1, #100	; 0x64
   1318c:	beq	12c70 <fputs@plt+0x1ad8>
   13190:	cmp	r1, #99	; 0x63
   13194:	beq	12d94 <fputs@plt+0x1bfc>
   13198:	cmp	r1, #117	; 0x75
   1319c:	beq	12db0 <fputs@plt+0x1c18>
   131a0:	cmp	r1, #81	; 0x51
   131a4:	beq	12eb4 <fputs@plt+0x1d1c>
   131a8:	cmp	r1, #108	; 0x6c
   131ac:	beq	12f10 <fputs@plt+0x1d78>
   131b0:	cmp	r1, #37	; 0x25
   131b4:	bne	13148 <fputs@plt+0x1fb0>
   131b8:	mov	r2, sl
   131bc:	b	13150 <fputs@plt+0x1fb8>
   131c0:	mov	r3, lr
   131c4:	mov	r2, sl
   131c8:	mov	r5, r1
   131cc:	b	1315c <fputs@plt+0x1fc4>
   131d0:	mov	r3, lr
   131d4:	mov	r2, sl
   131d8:	b	1315c <fputs@plt+0x1fc4>
   131dc:	mov	r3, lr
   131e0:	mov	r2, sl
   131e4:	mov	r5, r1
   131e8:	b	1315c <fputs@plt+0x1fc4>
   131ec:	ldr	r3, [sp, #4]
   131f0:	mov	r2, sl
   131f4:	b	1315c <fputs@plt+0x1fc4>
   131f8:	ldr	r3, [sp, #4]
   131fc:	mov	r2, sl
   13200:	mov	r5, r1
   13204:	b	1315c <fputs@plt+0x1fc4>
   13208:	ldr	r3, [sp, #4]
   1320c:	mov	r2, sl
   13210:	b	1315c <fputs@plt+0x1fc4>
   13214:	ldr	r3, [sp, #4]
   13218:	b	1315c <fputs@plt+0x1fc4>
   1321c:	ldr	r3, [sp, #4]
   13220:	mov	r5, r1
   13224:	b	1315c <fputs@plt+0x1fc4>
   13228:	mov	r3, lr
   1322c:	b	1315c <fputs@plt+0x1fc4>
   13230:	mov	r3, lr
   13234:	mov	r5, r1
   13238:	b	1315c <fputs@plt+0x1fc4>
   1323c:	mov	r3, #0
   13240:	strb	r3, [r5]
   13244:	mov	r0, r4
   13248:	add	sp, sp, #12
   1324c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13250:	andeq	lr, r9, r0, asr #15
   13254:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   13258:	andeq	pc, r7, r0, ror r4	; <UNPREDICTABLE>
   1325c:			; <UNDEFINED> instruction: 0xfffffc18
   13260:	push	{r2, r3}
   13264:	push	{lr}		; (str lr, [sp, #-4]!)
   13268:	sub	sp, sp, #12
   1326c:	add	r3, sp, #20
   13270:	str	r3, [sp, #4]
   13274:	ldr	r2, [sp, #16]
   13278:	bl	12bfc <fputs@plt+0x1a64>
   1327c:	add	sp, sp, #12
   13280:	pop	{lr}		; (ldr lr, [sp], #4)
   13284:	add	sp, sp, #8
   13288:	bx	lr
   1328c:	andeq	r0, r0, r0
   13290:	ldr	r2, [pc, #36]	; 132bc <fputs@plt+0x2124>
   13294:	ldr	r3, [r2, r0, lsl #2]
   13298:	add	r1, r1, r3
   1329c:	str	r1, [r2, r0, lsl #2]
   132a0:	add	r3, r0, #10
   132a4:	ldr	r3, [r2, r3, lsl #2]
   132a8:	cmp	r1, r3
   132ac:	addhi	r0, r0, #10
   132b0:	movhi	r3, r2
   132b4:	strhi	r1, [r3, r0, lsl #2]
   132b8:	bx	lr
   132bc:	ldrdeq	lr, [r9], -r8
   132c0:	ldrb	r3, [r0, #42]	; 0x2a
   132c4:	cmp	r3, #0
   132c8:	bxne	lr
   132cc:	push	{r4, r6, r7, r8, r9, lr}
   132d0:	ldrb	r3, [r0, #40]	; 0x28
   132d4:	cmp	r3, #0
   132d8:	beq	13418 <fputs@plt+0x2280>
   132dc:	ldr	ip, [r0, #8]
   132e0:	ldr	r3, [r0, #12]
   132e4:	ldr	lr, [r0, #16]
   132e8:	cmp	r3, #2
   132ec:	ble	13424 <fputs@plt+0x228c>
   132f0:	mov	r4, r0
   132f4:	add	r1, ip, #4672	; 0x1240
   132f8:	add	r2, r1, #44	; 0x2c
   132fc:	ldr	r1, [pc, #324]	; 13448 <fputs@plt+0x22b0>
   13300:	mul	r1, r1, r2
   13304:	ldr	r2, [pc, #320]	; 1344c <fputs@plt+0x22b4>
   13308:	smull	r6, r0, r2, r1
   1330c:	asr	r1, r1, #31
   13310:	rsb	r0, r1, r0, asr #5
   13314:	add	r3, r3, #1
   13318:	add	r1, r3, r3, lsl #2
   1331c:	rsb	r1, r1, r1, lsl #4
   13320:	rsb	r1, r1, r1, lsl #8
   13324:	add	r3, r3, r1, lsl #4
   13328:	ldr	r1, [pc, #288]	; 13450 <fputs@plt+0x22b8>
   1332c:	smull	r6, r1, r1, r3
   13330:	asr	r3, r3, #31
   13334:	rsb	r3, r3, r1, asr #12
   13338:	add	r3, r0, r3
   1333c:	add	r3, r3, lr
   13340:	smull	r2, r0, r2, ip
   13344:	asr	r2, ip, #31
   13348:	rsb	r1, r2, r0, asr #5
   1334c:	rsb	r1, r1, #2
   13350:	rsb	r2, r2, r0, asr #7
   13354:	add	r2, r1, r2
   13358:	add	r3, r3, r2
   1335c:	vmov	s14, r3
   13360:	vcvt.f64.s32	d7, s14
   13364:	vldr	d6, [pc, #196]	; 13430 <fputs@plt+0x2298>
   13368:	vsub.f64	d7, d7, d6
   1336c:	vldr	d6, [pc, #196]	; 13438 <fputs@plt+0x22a0>
   13370:	vmul.f64	d7, d7, d6
   13374:	vmov	r0, r1, d7
   13378:	bl	7e424 <fputs@plt+0x6d28c>
   1337c:	mov	r8, r0
   13380:	mov	r9, r1
   13384:	strd	r8, [r4]
   13388:	mov	r3, #1
   1338c:	strb	r3, [r4, #42]	; 0x2a
   13390:	ldrb	r3, [r4, #41]	; 0x29
   13394:	cmp	r3, #0
   13398:	popeq	{r4, r6, r7, r8, r9, pc}
   1339c:	ldr	r6, [r4, #20]
   133a0:	ldr	r3, [r4, #24]
   133a4:	ldr	r0, [pc, #168]	; 13454 <fputs@plt+0x22bc>
   133a8:	mul	r0, r0, r3
   133ac:	ldr	r3, [pc, #164]	; 13458 <fputs@plt+0x22c0>
   133b0:	mla	r6, r3, r6, r0
   133b4:	asr	r7, r6, #31
   133b8:	vldr	d6, [r4, #32]
   133bc:	vldr	d7, [pc, #124]	; 13440 <fputs@plt+0x22a8>
   133c0:	vmul.f64	d7, d6, d7
   133c4:	vmov	r0, r1, d7
   133c8:	bl	7e424 <fputs@plt+0x6d28c>
   133cc:	adds	r0, r0, r6
   133d0:	adc	r1, r1, r7
   133d4:	adds	r0, r0, r8
   133d8:	adc	r1, r1, r9
   133dc:	strd	r0, [r4]
   133e0:	ldrb	r3, [r4, #43]	; 0x2b
   133e4:	cmp	r3, #0
   133e8:	popeq	{r4, r6, r7, r8, r9, pc}
   133ec:	ldr	r2, [r4, #28]
   133f0:	ldr	r3, [pc, #92]	; 13454 <fputs@plt+0x22bc>
   133f4:	mul	r3, r3, r2
   133f8:	subs	r0, r0, r3
   133fc:	sbc	r1, r1, r3, asr #31
   13400:	strd	r0, [r4]
   13404:	mov	r3, #0
   13408:	strb	r3, [r4, #40]	; 0x28
   1340c:	strb	r3, [r4, #41]	; 0x29
   13410:	strb	r3, [r4, #43]	; 0x2b
   13414:	pop	{r4, r6, r7, r8, r9, pc}
   13418:	mov	lr, #1
   1341c:	mov	r3, lr
   13420:	mov	ip, #2000	; 0x7d0
   13424:	sub	ip, ip, #1
   13428:	add	r3, r3, #12
   1342c:	b	132f0 <fputs@plt+0x2158>
   13430:	andeq	r0, r0, r0
   13434:	addsmi	sp, r7, r0, lsl #4
   13438:	andeq	r0, r0, r0
   1343c:	orrsmi	r9, r4, r0, ror r9
   13440:	andeq	r0, r0, r0
   13444:	addmi	r4, pc, r0
   13448:	andeq	r8, r0, sp, lsr #29
   1344c:	mvnpl	r8, pc, lsl r5
   13450:	ldmvs	fp, {r0, r2, r3, r5, r7, r8, r9, fp, pc}^
   13454:	andeq	lr, r0, r0, ror #20
   13458:	eorseq	lr, r6, r0, lsl #29
   1345c:	ldrb	r3, [r0, #40]	; 0x28
   13460:	cmp	r3, #0
   13464:	bxne	lr
   13468:	push	{r4, r6, r7, lr}
   1346c:	mov	r4, r0
   13470:	ldrb	r3, [r0, #42]	; 0x2a
   13474:	cmp	r3, #0
   13478:	bne	1349c <fputs@plt+0x2304>
   1347c:	mov	r3, #2000	; 0x7d0
   13480:	str	r3, [r0, #8]
   13484:	mov	r3, #1
   13488:	str	r3, [r0, #12]
   1348c:	str	r3, [r0, #16]
   13490:	mov	r3, #1
   13494:	strb	r3, [r4, #40]	; 0x28
   13498:	pop	{r4, r6, r7, pc}
   1349c:	ldrd	r0, [r0]
   134a0:	add	r3, pc, #248	; 0xf8
   134a4:	ldrd	r2, [r3]
   134a8:	ldr	r6, [pc, #288]	; 135d0 <fputs@plt+0x2438>
   134ac:	mov	r7, #0
   134b0:	adds	r0, r0, r6
   134b4:	adc	r1, r1, r7
   134b8:	bl	7e304 <fputs@plt+0x6d16c>
   134bc:	vmov	s15, r0
   134c0:	vcvt.f64.s32	d6, s15
   134c4:	vldr	d7, [pc, #220]	; 135a8 <fputs@plt+0x2410>
   134c8:	vsub.f64	d6, d6, d7
   134cc:	vldr	d5, [pc, #220]	; 135b0 <fputs@plt+0x2418>
   134d0:	vdiv.f64	d7, d6, d5
   134d4:	vcvt.s32.f64	s15, d7
   134d8:	vmov	r2, s15
   134dc:	add	r3, r0, #1
   134e0:	add	r3, r3, r2
   134e4:	add	r0, r2, #3
   134e8:	cmp	r2, #0
   134ec:	movlt	r2, r0
   134f0:	sub	r3, r3, r2, asr #2
   134f4:	add	r3, r3, #1520	; 0x5f0
   134f8:	add	r3, r3, #4
   134fc:	vmov	s15, r3
   13500:	vcvt.f64.s32	d6, s15
   13504:	vldr	d7, [pc, #172]	; 135b8 <fputs@plt+0x2420>
   13508:	vsub.f64	d6, d6, d7
   1350c:	vldr	d5, [pc, #172]	; 135c0 <fputs@plt+0x2428>
   13510:	vdiv.f64	d7, d6, d5
   13514:	vcvt.s32.f64	s15, d7
   13518:	vmov	r1, s15
   1351c:	lsl	r2, r1, #17
   13520:	lsr	r0, r2, #17
   13524:	ldr	r2, [pc, #168]	; 135d4 <fputs@plt+0x243c>
   13528:	mul	r2, r2, r0
   1352c:	ldr	r0, [pc, #164]	; 135d8 <fputs@plt+0x2440>
   13530:	smull	ip, r0, r0, r2
   13534:	asr	r2, r2, #31
   13538:	rsb	r2, r2, r0, asr #5
   1353c:	sub	r3, r3, r2
   13540:	vmov	s15, r3
   13544:	vcvt.f64.s32	d6, s15
   13548:	vldr	d5, [pc, #120]	; 135c8 <fputs@plt+0x2430>
   1354c:	vdiv.f64	d7, d6, d5
   13550:	vcvt.s32.f64	s14, d7
   13554:	vcvt.f64.s32	d6, s14
   13558:	vmul.f64	d6, d6, d5
   1355c:	vcvt.s32.f64	s12, d6
   13560:	vmov	r2, s12
   13564:	sub	r3, r3, r2
   13568:	str	r3, [r4, #16]
   1356c:	vmov	r3, s14
   13570:	cmp	r3, #13
   13574:	suble	r3, r3, #1
   13578:	vmovgt	r3, s14
   1357c:	subgt	r3, r3, #13
   13580:	str	r3, [r4, #12]
   13584:	cmp	r3, #2
   13588:	sub	r1, r1, #4672	; 0x1240
   1358c:	subgt	r1, r1, #44	; 0x2c
   13590:	suble	r1, r1, #43	; 0x2b
   13594:	str	r1, [r4, #8]
   13598:	b	13490 <fputs@plt+0x22f8>
   1359c:	nop			; (mov r0, r0)
   135a0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   135a4:	andeq	r0, r0, r0
   135a8:	andmi	r0, r0, r0
   135ac:	teqmi	ip, r0	; <illegal shifter operand>
   135b0:	andeq	r0, r0, r0
   135b4:	rscmi	sp, r1, r8, lsl #11
   135b8:	strbtvs	r6, [r6], -r6, ror #12
   135bc:	subsmi	r8, lr, r6, ror #12
   135c0:	andeq	r0, r0, r0
   135c4:	rsbsmi	sp, r6, r0, lsl #8
   135c8:	ldrbcs	r5, [r2, -r1, ror #8]
   135cc:	eorsmi	r9, lr, r0, lsr #19
   135d0:	addseq	r2, r3, #0, 28
   135d4:	andeq	r8, r0, sp, lsr #29
   135d8:	mvnpl	r8, pc, lsl r5
   135dc:	ldrb	r3, [r0, #41]	; 0x29
   135e0:	cmp	r3, #0
   135e4:	bxne	lr
   135e8:	push	{r4, r6, r7, lr}
   135ec:	mov	r4, r0
   135f0:	bl	132c0 <fputs@plt+0x2128>
   135f4:	ldrd	r0, [r4]
   135f8:	add	r3, pc, #144	; 0x90
   135fc:	ldrd	r2, [r3]
   13600:	ldr	r6, [pc, #152]	; 136a0 <fputs@plt+0x2508>
   13604:	mov	r7, #0
   13608:	adds	r0, r0, r6
   1360c:	adc	r1, r1, r7
   13610:	bl	7e304 <fputs@plt+0x6d16c>
   13614:	vmov	s15, r2
   13618:	vcvt.f64.s32	d6, s15
   1361c:	vldr	d7, [pc, #116]	; 13698 <fputs@plt+0x2500>
   13620:	vdiv.f64	d5, d6, d7
   13624:	vcvt.s32.f64	s15, d5
   13628:	vmov	r2, s15
   1362c:	ldr	r3, [pc, #112]	; 136a4 <fputs@plt+0x250c>
   13630:	smull	r1, r3, r3, r2
   13634:	add	r1, r3, r2
   13638:	asr	r3, r2, #31
   1363c:	rsb	r3, r3, r1, asr #11
   13640:	str	r3, [r4, #20]
   13644:	ldr	r1, [pc, #92]	; 136a8 <fputs@plt+0x2510>
   13648:	mla	r3, r1, r3, r2
   1364c:	ldr	r1, [pc, #88]	; 136ac <fputs@plt+0x2514>
   13650:	smull	r0, r1, r1, r3
   13654:	add	r0, r1, r3
   13658:	asr	r1, r3, #31
   1365c:	rsb	r1, r1, r0, asr #5
   13660:	str	r1, [r4, #24]
   13664:	sub	r1, r1, r1, lsl #4
   13668:	add	r3, r3, r1, lsl #2
   1366c:	vmov	s14, r3
   13670:	vcvt.f64.s32	d6, s14
   13674:	vcvt.f64.s32	d7, s15
   13678:	vsub.f64	d7, d5, d7
   1367c:	vadd.f64	d7, d6, d7
   13680:	vstr	d7, [r4, #32]
   13684:	mov	r3, #1
   13688:	strb	r3, [r4, #41]	; 0x29
   1368c:	pop	{r4, r6, r7, pc}
   13690:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1369c:	addmi	r4, pc, r0
   136a0:	addseq	r2, r3, #0, 28
   136a4:			; <UNDEFINED> instruction: 0x91a2b3c5
   136a8:			; <UNDEFINED> instruction: 0xfffff1f0
   136ac:	stmhi	r8, {r0, r3, r7, fp, pc}
   136b0:	push	{r4, lr}
   136b4:	mov	r4, r0
   136b8:	bl	1345c <fputs@plt+0x22c4>
   136bc:	mov	r0, r4
   136c0:	bl	135dc <fputs@plt+0x2444>
   136c4:	pop	{r4, pc}
   136c8:	ldr	r3, [r0]
   136cc:	cmp	r3, #0
   136d0:	beq	136f0 <fputs@plt+0x2558>
   136d4:	push	{r4, lr}
   136d8:	mov	r4, r0
   136dc:	ldr	r3, [r3, #4]
   136e0:	blx	r3
   136e4:	mov	r3, #0
   136e8:	str	r3, [r4]
   136ec:	pop	{r4, pc}
   136f0:	mov	r0, #0
   136f4:	bx	lr
   136f8:	push	{r4, r5, lr}
   136fc:	sub	sp, sp, #12
   13700:	ldr	r3, [r0]
   13704:	ldrd	r4, [sp, #24]
   13708:	strd	r4, [sp]
   1370c:	ldr	r3, [r3, #8]
   13710:	blx	r3
   13714:	add	sp, sp, #12
   13718:	pop	{r4, r5, pc}
   1371c:	push	{r4, r5, lr}
   13720:	sub	sp, sp, #12
   13724:	ldr	r3, [r0]
   13728:	ldrd	r4, [sp, #24]
   1372c:	strd	r4, [sp]
   13730:	ldr	r3, [r3, #12]
   13734:	blx	r3
   13738:	add	sp, sp, #12
   1373c:	pop	{r4, r5, pc}
   13740:	push	{r4, lr}
   13744:	ldr	r1, [r0]
   13748:	ldr	r1, [r1, #16]
   1374c:	blx	r1
   13750:	pop	{r4, pc}
   13754:	push	{r4, lr}
   13758:	ldr	r3, [r0]
   1375c:	ldr	r3, [r3, #20]
   13760:	blx	r3
   13764:	pop	{r4, pc}
   13768:	push	{r4, lr}
   1376c:	ldr	r3, [r0]
   13770:	ldr	r3, [r3, #24]
   13774:	blx	r3
   13778:	pop	{r4, pc}
   1377c:	push	{r4, lr}
   13780:	ldr	r3, [r0]
   13784:	ldr	r3, [r3, #40]	; 0x28
   13788:	blx	r3
   1378c:	pop	{r4, pc}
   13790:	push	{r4, lr}
   13794:	ldr	r3, [r0]
   13798:	ldr	r3, [r3, #40]	; 0x28
   1379c:	blx	r3
   137a0:	pop	{r4, pc}
   137a4:	push	{r4, lr}
   137a8:	ldr	r3, [r0]
   137ac:	ldr	r3, [r3, #48]	; 0x30
   137b0:	blx	r3
   137b4:	pop	{r4, pc}
   137b8:	push	{r4, lr}
   137bc:	ldr	ip, [r0]
   137c0:	ldr	r4, [ip, #56]	; 0x38
   137c4:	blx	r4
   137c8:	pop	{r4, pc}
   137cc:	push	{lr}		; (str lr, [sp, #-4]!)
   137d0:	sub	sp, sp, #12
   137d4:	ldr	r1, [r0]
   137d8:	ldr	ip, [sp, #16]
   137dc:	str	ip, [sp]
   137e0:	ldr	r1, [r1, #72]	; 0x48
   137e4:	blx	r1
   137e8:	add	sp, sp, #12
   137ec:	pop	{pc}		; (ldr pc, [sp], #4)
   137f0:	push	{r4, lr}
   137f4:	sub	sp, sp, #8
   137f8:	ldr	ip, [sp, #16]
   137fc:	str	ip, [sp]
   13800:	ldr	r4, [r0, #24]
   13804:	bic	r3, r3, #-16777216	; 0xff000000
   13808:	bic	r3, r3, #16187392	; 0xf70000
   1380c:	bic	r3, r3, #32768	; 0x8000
   13810:	bic	r3, r3, #128	; 0x80
   13814:	blx	r4
   13818:	add	sp, sp, #8
   1381c:	pop	{r4, pc}
   13820:	push	{r4, lr}
   13824:	ldr	r3, [r0, #28]
   13828:	blx	r3
   1382c:	pop	{r4, pc}
   13830:	push	{r4, lr}
   13834:	ldr	r4, [r0, #32]
   13838:	blx	r4
   1383c:	pop	{r4, pc}
   13840:	push	{r4, lr}
   13844:	ldr	r3, [r0, #60]	; 0x3c
   13848:	blx	r3
   1384c:	pop	{r4, pc}
   13850:	push	{r4, r5, lr}
   13854:	sub	sp, sp, #12
   13858:	mov	r5, r1
   1385c:	ldr	r3, [r0]
   13860:	cmp	r3, #1
   13864:	ble	13888 <fputs@plt+0x26f0>
   13868:	ldr	r3, [r0, #72]	; 0x48
   1386c:	cmp	r3, #0
   13870:	beq	13888 <fputs@plt+0x26f0>
   13874:	blx	r3
   13878:	mov	r4, r0
   1387c:	mov	r0, r4
   13880:	add	sp, sp, #12
   13884:	pop	{r4, r5, pc}
   13888:	ldr	r3, [r0, #64]	; 0x40
   1388c:	mov	r1, sp
   13890:	blx	r3
   13894:	mov	r4, r0
   13898:	vldr	d7, [pc, #24]	; 138b8 <fputs@plt+0x2720>
   1389c:	vldr	d6, [sp]
   138a0:	vmul.f64	d7, d6, d7
   138a4:	vmov	r0, r1, d7
   138a8:	bl	7e424 <fputs@plt+0x6d28c>
   138ac:	strd	r0, [r5]
   138b0:	b	1387c <fputs@plt+0x26e4>
   138b4:	nop			; (mov r0, r0)
   138b8:	andeq	r0, r0, r0
   138bc:	orrsmi	r9, r4, r0, ror r9
   138c0:	cmp	r0, #0
   138c4:	bxeq	lr
   138c8:	ldr	r3, [pc, #68]	; 13914 <fputs@plt+0x277c>
   138cc:	ldr	r2, [r3, #80]	; 0x50
   138d0:	cmp	r0, r2
   138d4:	beq	138e4 <fputs@plt+0x274c>
   138d8:	cmp	r2, #0
   138dc:	bne	138f4 <fputs@plt+0x275c>
   138e0:	bx	lr
   138e4:	ldr	r2, [r0, #12]
   138e8:	str	r2, [r3, #80]	; 0x50
   138ec:	bx	lr
   138f0:	mov	r2, r3
   138f4:	ldr	r3, [r2, #12]
   138f8:	cmp	r0, r3
   138fc:	cmpne	r3, #0
   13900:	bne	138f0 <fputs@plt+0x2758>
   13904:	cmp	r0, r3
   13908:	ldreq	r3, [r3, #12]
   1390c:	streq	r3, [r2, #12]
   13910:	bx	lr
   13914:	ldrdeq	lr, [r9], -r8
   13918:	ldr	r3, [pc, #20]	; 13934 <fputs@plt+0x279c>
   1391c:	ldr	r3, [r3, #84]	; 0x54
   13920:	cmp	r3, #0
   13924:	bxeq	lr
   13928:	push	{r4, lr}
   1392c:	blx	r3
   13930:	pop	{r4, pc}
   13934:	ldrdeq	lr, [r9], -r8
   13938:	ldr	r3, [pc, #20]	; 13954 <fputs@plt+0x27bc>
   1393c:	ldr	r3, [r3, #88]	; 0x58
   13940:	cmp	r3, #0
   13944:	bxeq	lr
   13948:	push	{r4, lr}
   1394c:	blx	r3
   13950:	pop	{r4, pc}
   13954:	ldrdeq	lr, [r9], -r8
   13958:	ldr	r0, [r0, #-8]
   1395c:	bx	lr
   13960:	add	r0, r0, #7
   13964:	bic	r0, r0, #7
   13968:	bx	lr
   1396c:	mov	r0, #0
   13970:	bx	lr
   13974:	bx	lr
   13978:	push	{r4, lr}
   1397c:	ldr	r3, [pc, #8]	; 1398c <fputs@plt+0x27f4>
   13980:	ldr	r3, [r3, #52]	; 0x34
   13984:	blx	r3
   13988:	pop	{r4, pc}
   1398c:	andeq	sl, r9, r8, lsr r1
   13990:	push	{r4, r5, r6, lr}
   13994:	subs	r4, r0, #1
   13998:	sbc	r5, r1, #0
   1399c:	ldr	r2, [pc, #220]	; 13a80 <fputs@plt+0x28e8>
   139a0:	mov	r3, #0
   139a4:	cmp	r5, r3
   139a8:	cmpeq	r4, r2
   139ac:	movhi	r4, #0
   139b0:	bhi	139dc <fputs@plt+0x2844>
   139b4:	mov	r4, r0
   139b8:	mov	r5, r1
   139bc:	ldr	r3, [pc, #192]	; 13a84 <fputs@plt+0x28ec>
   139c0:	ldr	r3, [r3]
   139c4:	cmp	r3, #0
   139c8:	bne	139e4 <fputs@plt+0x284c>
   139cc:	ldr	r3, [pc, #176]	; 13a84 <fputs@plt+0x28ec>
   139d0:	ldr	r3, [r3, #40]	; 0x28
   139d4:	blx	r3
   139d8:	mov	r4, r0
   139dc:	mov	r0, r4
   139e0:	pop	{r4, r5, r6, pc}
   139e4:	ldr	r3, [pc, #152]	; 13a84 <fputs@plt+0x28ec>
   139e8:	ldr	r3, [r3, #56]	; 0x38
   139ec:	blx	r3
   139f0:	ldr	r3, [pc, #144]	; 13a88 <fputs@plt+0x28f0>
   139f4:	ldr	r3, [r3, #60]	; 0x3c
   139f8:	cmp	r4, r3
   139fc:	ldrhi	r3, [pc, #132]	; 13a88 <fputs@plt+0x28f0>
   13a00:	strhi	r4, [r3, #60]	; 0x3c
   13a04:	ldr	r3, [pc, #124]	; 13a88 <fputs@plt+0x28f0>
   13a08:	ldrd	r2, [r3, #104]	; 0x68
   13a0c:	cmp	r2, #1
   13a10:	sbcs	r1, r3, #0
   13a14:	blt	13a48 <fputs@plt+0x28b0>
   13a18:	subs	r2, r2, r0
   13a1c:	sbc	r3, r3, r0, asr #31
   13a20:	ldr	r1, [pc, #96]	; 13a88 <fputs@plt+0x28f0>
   13a24:	ldr	r4, [r1]
   13a28:	mov	r5, #0
   13a2c:	cmp	r4, r2
   13a30:	sbcs	r3, r5, r3
   13a34:	movge	r2, #1
   13a38:	movge	r3, r1
   13a3c:	movlt	r2, #0
   13a40:	ldrlt	r3, [pc, #64]	; 13a88 <fputs@plt+0x28f0>
   13a44:	str	r2, [r3, #124]	; 0x7c
   13a48:	ldr	r3, [pc, #52]	; 13a84 <fputs@plt+0x28ec>
   13a4c:	ldr	r3, [r3, #40]	; 0x28
   13a50:	blx	r3
   13a54:	subs	r4, r0, #0
   13a58:	beq	139dc <fputs@plt+0x2844>
   13a5c:	mov	r0, r4
   13a60:	bl	13978 <fputs@plt+0x27e0>
   13a64:	mov	r1, r0
   13a68:	mov	r0, #0
   13a6c:	bl	13290 <fputs@plt+0x20f8>
   13a70:	mov	r1, #1
   13a74:	mov	r0, #9
   13a78:	bl	13290 <fputs@plt+0x20f8>
   13a7c:	b	139dc <fputs@plt+0x2844>
   13a80:	svcvc	0x00fffefe
   13a84:	andeq	sl, r9, r8, lsr r1
   13a88:	ldrdeq	lr, [r9], -r8
   13a8c:	cmp	r0, #0
   13a90:	beq	13aac <fputs@plt+0x2914>
   13a94:	ldr	r3, [r0, #288]	; 0x120
   13a98:	cmp	r3, r1
   13a9c:	bhi	13aac <fputs@plt+0x2914>
   13aa0:	ldr	r3, [r0, #292]	; 0x124
   13aa4:	cmp	r3, r1
   13aa8:	bhi	13ac4 <fputs@plt+0x292c>
   13aac:	push	{r4, lr}
   13ab0:	mov	r0, r1
   13ab4:	ldr	r3, [pc, #20]	; 13ad0 <fputs@plt+0x2938>
   13ab8:	ldr	r3, [r3, #52]	; 0x34
   13abc:	blx	r3
   13ac0:	pop	{r4, pc}
   13ac4:	add	r0, r0, #260	; 0x104
   13ac8:	ldrh	r0, [r0]
   13acc:	bx	lr
   13ad0:	andeq	sl, r9, r8, lsr r1
   13ad4:	push	{r4, lr}
   13ad8:	mov	r4, r0
   13adc:	bl	13a8c <fputs@plt+0x28f4>
   13ae0:	ldr	r2, [r4, #456]	; 0x1c8
   13ae4:	ldr	r3, [r2]
   13ae8:	add	r0, r3, r0
   13aec:	str	r0, [r2]
   13af0:	pop	{r4, pc}
   13af4:	ldr	r3, [r0, #68]	; 0x44
   13af8:	bic	r3, r3, #-16777216	; 0xff000000
   13afc:	bics	r3, r3, #255	; 0xff
   13b00:	bxne	lr
   13b04:	mov	r3, #1
   13b08:	strb	r3, [r0, #69]	; 0x45
   13b0c:	ldr	r3, [r0, #164]	; 0xa4
   13b10:	cmp	r3, #0
   13b14:	movgt	r3, #1
   13b18:	strgt	r3, [r0, #248]	; 0xf8
   13b1c:	ldr	r3, [r0, #256]	; 0x100
   13b20:	add	r3, r3, #1
   13b24:	str	r3, [r0, #256]	; 0x100
   13b28:	bx	lr
   13b2c:	push	{r4, r5, r6, lr}
   13b30:	mov	r5, r0
   13b34:	mov	r0, r2
   13b38:	mov	r1, r3
   13b3c:	bl	13990 <fputs@plt+0x27f8>
   13b40:	subs	r4, r0, #0
   13b44:	beq	13b50 <fputs@plt+0x29b8>
   13b48:	mov	r0, r4
   13b4c:	pop	{r4, r5, r6, pc}
   13b50:	mov	r0, r5
   13b54:	bl	13af4 <fputs@plt+0x295c>
   13b58:	b	13b48 <fputs@plt+0x29b0>
   13b5c:	push	{r4, r5, r6, lr}
   13b60:	ldr	r1, [r0, #256]	; 0x100
   13b64:	cmp	r1, #0
   13b68:	bne	13be4 <fputs@plt+0x2a4c>
   13b6c:	add	r1, r0, #260	; 0x104
   13b70:	ldrh	r4, [r1]
   13b74:	mov	r5, #0
   13b78:	cmp	r5, r3
   13b7c:	cmpeq	r4, r2
   13b80:	ldrcc	r1, [r0, #276]	; 0x114
   13b84:	addcc	r1, r1, #1
   13b88:	strcc	r1, [r0, #276]	; 0x114
   13b8c:	bcc	13bf0 <fputs@plt+0x2a58>
   13b90:	ldr	r1, [r0, #284]	; 0x11c
   13b94:	cmp	r1, #0
   13b98:	beq	13bd4 <fputs@plt+0x2a3c>
   13b9c:	ldr	r3, [r1]
   13ba0:	str	r3, [r0, #284]	; 0x11c
   13ba4:	ldr	r3, [r0, #264]	; 0x108
   13ba8:	add	r3, r3, #1
   13bac:	str	r3, [r0, #264]	; 0x108
   13bb0:	ldr	r2, [r0, #272]	; 0x110
   13bb4:	add	r2, r2, #1
   13bb8:	str	r2, [r0, #272]	; 0x110
   13bbc:	ldr	r2, [r0, #268]	; 0x10c
   13bc0:	cmp	r3, r2
   13bc4:	ble	13bf8 <fputs@plt+0x2a60>
   13bc8:	str	r3, [r0, #268]	; 0x10c
   13bcc:	mov	r0, r1
   13bd0:	pop	{r4, r5, r6, pc}
   13bd4:	ldr	r1, [r0, #280]	; 0x118
   13bd8:	add	r1, r1, #1
   13bdc:	str	r1, [r0, #280]	; 0x118
   13be0:	b	13bf0 <fputs@plt+0x2a58>
   13be4:	ldrb	r1, [r0, #69]	; 0x45
   13be8:	cmp	r1, #0
   13bec:	bne	13c00 <fputs@plt+0x2a68>
   13bf0:	bl	13b2c <fputs@plt+0x2994>
   13bf4:	pop	{r4, r5, r6, pc}
   13bf8:	mov	r0, r1
   13bfc:	pop	{r4, r5, r6, pc}
   13c00:	mov	r0, #0
   13c04:	pop	{r4, r5, r6, pc}
   13c08:	push	{r4, lr}
   13c0c:	cmp	r0, #0
   13c10:	beq	13c1c <fputs@plt+0x2a84>
   13c14:	bl	13b5c <fputs@plt+0x29c4>
   13c18:	pop	{r4, pc}
   13c1c:	mov	r0, r2
   13c20:	mov	r1, r3
   13c24:	bl	13990 <fputs@plt+0x27f8>
   13c28:	pop	{r4, pc}
   13c2c:	ldrb	r3, [r0, #69]	; 0x45
   13c30:	cmp	r3, #0
   13c34:	bxeq	lr
   13c38:	ldr	r3, [r0, #164]	; 0xa4
   13c3c:	cmp	r3, #0
   13c40:	strbeq	r3, [r0, #69]	; 0x45
   13c44:	streq	r3, [r0, #248]	; 0xf8
   13c48:	ldreq	r3, [r0, #256]	; 0x100
   13c4c:	subeq	r3, r3, #1
   13c50:	streq	r3, [r0, #256]	; 0x100
   13c54:	bx	lr
   13c58:	ldr	r2, [r0]
   13c5c:	add	r3, r2, #1
   13c60:	str	r3, [r0]
   13c64:	ldrb	r1, [r2]
   13c68:	cmp	r1, #191	; 0xbf
   13c6c:	bls	13cbc <fputs@plt+0x2b24>
   13c70:	ldr	ip, [pc, #120]	; 13cf0 <fputs@plt+0x2b58>
   13c74:	add	r1, ip, r1
   13c78:	ldrb	r1, [r1, #-192]	; 0xffffff40
   13c7c:	ldrb	r2, [r2, #1]
   13c80:	and	r2, r2, #192	; 0xc0
   13c84:	cmp	r2, #128	; 0x80
   13c88:	bne	13cb0 <fputs@plt+0x2b18>
   13c8c:	add	r3, r3, #1
   13c90:	str	r3, [r0]
   13c94:	ldrb	r2, [r3, #-1]
   13c98:	and	r2, r2, #63	; 0x3f
   13c9c:	add	r1, r2, r1, lsl #6
   13ca0:	ldrb	r2, [r3]
   13ca4:	and	r2, r2, #192	; 0xc0
   13ca8:	cmp	r2, #128	; 0x80
   13cac:	beq	13c8c <fputs@plt+0x2af4>
   13cb0:	cmp	r1, #127	; 0x7f
   13cb4:	ldrls	r1, [pc, #56]	; 13cf4 <fputs@plt+0x2b5c>
   13cb8:	bhi	13cc4 <fputs@plt+0x2b2c>
   13cbc:	mov	r0, r1
   13cc0:	bx	lr
   13cc4:	bic	r3, r1, #2032	; 0x7f0
   13cc8:	bic	r3, r3, #15
   13ccc:	cmp	r3, #55296	; 0xd800
   13cd0:	ldreq	r1, [pc, #28]	; 13cf4 <fputs@plt+0x2b5c>
   13cd4:	beq	13cbc <fputs@plt+0x2b24>
   13cd8:	bic	r0, r1, #1
   13cdc:	ldr	r3, [pc, #16]	; 13cf4 <fputs@plt+0x2b5c>
   13ce0:	ldr	r2, [pc, #16]	; 13cf8 <fputs@plt+0x2b60>
   13ce4:	cmp	r0, r2
   13ce8:	moveq	r1, r3
   13cec:	b	13cbc <fputs@plt+0x2b24>
   13cf0:			; <UNDEFINED> instruction: 0x000813b0
   13cf4:	strdeq	pc, [r0], -sp
   13cf8:	strdeq	pc, [r0], -lr
   13cfc:	cmp	r1, #0
   13d00:	addge	ip, r0, r1
   13d04:	mvnlt	ip, #0
   13d08:	ldrb	r1, [r0]
   13d0c:	cmp	r1, #0
   13d10:	cmpne	r0, ip
   13d14:	bcs	13d78 <fputs@plt+0x2be0>
   13d18:	mov	r3, r0
   13d1c:	mov	r0, #0
   13d20:	b	13d3c <fputs@plt+0x2ba4>
   13d24:	mov	r3, r2
   13d28:	add	r0, r0, #1
   13d2c:	ldrb	r1, [r3]
   13d30:	cmp	r1, #0
   13d34:	cmpne	r3, ip
   13d38:	bcs	13d74 <fputs@plt+0x2bdc>
   13d3c:	add	r2, r3, #1
   13d40:	cmp	r1, #191	; 0xbf
   13d44:	movls	r3, r2
   13d48:	bls	13d28 <fputs@plt+0x2b90>
   13d4c:	ldrb	r3, [r3, #1]
   13d50:	and	r3, r3, #192	; 0xc0
   13d54:	cmp	r3, #128	; 0x80
   13d58:	bne	13d24 <fputs@plt+0x2b8c>
   13d5c:	ldrb	r3, [r2, #1]!
   13d60:	and	r3, r3, #192	; 0xc0
   13d64:	cmp	r3, #128	; 0x80
   13d68:	beq	13d5c <fputs@plt+0x2bc4>
   13d6c:	mov	r3, r2
   13d70:	b	13d28 <fputs@plt+0x2b90>
   13d74:	bx	lr
   13d78:	mov	r0, #0
   13d7c:	bx	lr
   13d80:	ldr	r3, [pc, #28]	; 13da4 <fputs@plt+0x2c0c>
   13d84:	ldr	r3, [r3, #264]	; 0x108
   13d88:	cmp	r3, #0
   13d8c:	beq	13d9c <fputs@plt+0x2c04>
   13d90:	push	{r4, lr}
   13d94:	blx	r3
   13d98:	pop	{r4, pc}
   13d9c:	mov	r0, #0
   13da0:	bx	lr
   13da4:	andeq	sl, r9, r8, lsr r1
   13da8:	sub	sp, sp, #16
   13dac:	vstr	d0, [sp, #8]
   13db0:	ldrd	r2, [sp, #8]
   13db4:	strd	r2, [sp]
   13db8:	vldr	d6, [sp, #8]
   13dbc:	vldr	d7, [sp]
   13dc0:	vcmp.f64	d6, d7
   13dc4:	vmrs	APSR_nzcv, fpscr
   13dc8:	movne	r0, #1
   13dcc:	moveq	r0, #0
   13dd0:	add	sp, sp, #16
   13dd4:	bx	lr
   13dd8:	ldr	r3, [pc, #64]	; 13e20 <fputs@plt+0x2c88>
   13ddc:	cmp	r1, r3
   13de0:	bxeq	lr
   13de4:	and	r1, r1, #251	; 0xfb
   13de8:	cmp	r1, #10
   13dec:	bxne	lr
   13df0:	push	{r4, lr}
   13df4:	mov	r4, r0
   13df8:	ldr	r0, [r0]
   13dfc:	ldr	r3, [r0, #68]	; 0x44
   13e00:	cmp	r3, #0
   13e04:	moveq	r0, #0
   13e08:	beq	13e18 <fputs@plt+0x2c80>
   13e0c:	mov	r2, #0
   13e10:	mov	r1, r2
   13e14:	blx	r3
   13e18:	str	r0, [r4, #60]	; 0x3c
   13e1c:	pop	{r4, pc}
   13e20:	andeq	r0, r0, sl, lsl #24
   13e24:	push	{r4, r5, lr}
   13e28:	subs	r5, r0, #0
   13e2c:	beq	13ec0 <fputs@plt+0x2d28>
   13e30:	ldrb	r4, [r5]
   13e34:	cmp	r4, #39	; 0x27
   13e38:	beq	13e4c <fputs@plt+0x2cb4>
   13e3c:	bls	13e5c <fputs@plt+0x2cc4>
   13e40:	cmp	r4, #91	; 0x5b
   13e44:	moveq	r4, #93	; 0x5d
   13e48:	bne	13e6c <fputs@plt+0x2cd4>
   13e4c:	mov	r1, r5
   13e50:	mov	r2, #1
   13e54:	mov	r3, r2
   13e58:	b	13e84 <fputs@plt+0x2cec>
   13e5c:	cmp	r4, #34	; 0x22
   13e60:	beq	13e4c <fputs@plt+0x2cb4>
   13e64:	mvn	r0, #0
   13e68:	pop	{r4, r5, pc}
   13e6c:	cmp	r4, #96	; 0x60
   13e70:	bne	13e64 <fputs@plt+0x2ccc>
   13e74:	b	13e4c <fputs@plt+0x2cb4>
   13e78:	add	r3, r3, #1
   13e7c:	add	r2, r2, #1
   13e80:	add	r1, r1, #1
   13e84:	sub	lr, r2, #1
   13e88:	mov	r0, lr
   13e8c:	ldrb	ip, [r5, r3]
   13e90:	cmp	r4, ip
   13e94:	strbne	ip, [r1]
   13e98:	bne	13e78 <fputs@plt+0x2ce0>
   13e9c:	add	ip, r5, r3
   13ea0:	ldrb	ip, [ip, #1]
   13ea4:	cmp	ip, r4
   13ea8:	strbeq	r4, [r1]
   13eac:	addeq	r3, r3, #1
   13eb0:	beq	13e78 <fputs@plt+0x2ce0>
   13eb4:	mov	r3, #0
   13eb8:	strb	r3, [r5, lr]
   13ebc:	pop	{r4, r5, pc}
   13ec0:	mvn	r0, #0
   13ec4:	pop	{r4, r5, pc}
   13ec8:	push	{r4, lr}
   13ecc:	mov	lr, r0
   13ed0:	ldrb	ip, [r0]
   13ed4:	ldr	r2, [pc, #104]	; 13f44 <fputs@plt+0x2dac>
   13ed8:	add	r3, r2, ip
   13edc:	ldrb	r3, [r3, #64]	; 0x40
   13ee0:	ldrb	r0, [r1]
   13ee4:	add	r2, r2, r0
   13ee8:	ldrb	r2, [r2, #64]	; 0x40
   13eec:	sub	r0, r3, r2
   13ef0:	subs	r3, r3, r2
   13ef4:	movne	r3, #1
   13ef8:	cmp	ip, #0
   13efc:	orreq	r3, r3, #1
   13f00:	cmp	r3, #0
   13f04:	popne	{r4, pc}
   13f08:	ldr	r4, [pc, #52]	; 13f44 <fputs@plt+0x2dac>
   13f0c:	ldrb	ip, [lr, #1]!
   13f10:	add	r3, r4, ip
   13f14:	ldrb	r3, [r3, #64]	; 0x40
   13f18:	ldrb	r2, [r1, #1]!
   13f1c:	add	r2, r4, r2
   13f20:	ldrb	r2, [r2, #64]	; 0x40
   13f24:	sub	r0, r3, r2
   13f28:	subs	r3, r3, r2
   13f2c:	movne	r3, #1
   13f30:	cmp	ip, #0
   13f34:	orreq	r3, r3, #1
   13f38:	cmp	r3, #0
   13f3c:	beq	13f0c <fputs@plt+0x2d74>
   13f40:	pop	{r4, pc}
   13f44:			; <UNDEFINED> instruction: 0x000813b0
   13f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f4c:	vpush	{d8}
   13f50:	sub	sp, sp, #20
   13f54:	mov	r4, r0
   13f58:	mov	r9, r1
   13f5c:	mov	r0, #0
   13f60:	mov	r1, #0
   13f64:	strd	r0, [r9]
   13f68:	cmp	r3, #1
   13f6c:	beq	14238 <fputs@plt+0x30a0>
   13f70:	rsb	r1, r3, #3
   13f74:	cmp	r2, r1
   13f78:	ble	13fa0 <fputs@plt+0x2e08>
   13f7c:	ldrb	r0, [r4, r1]
   13f80:	cmp	r0, #0
   13f84:	bne	13fa0 <fputs@plt+0x2e08>
   13f88:	add	r1, r1, #2
   13f8c:	cmp	r2, r1
   13f90:	ble	13fa0 <fputs@plt+0x2e08>
   13f94:	ldrb	r0, [r4, r1]
   13f98:	cmp	r0, #0
   13f9c:	beq	13f88 <fputs@plt+0x2df0>
   13fa0:	cmp	r2, r1
   13fa4:	movle	r2, #0
   13fa8:	movgt	r2, #1
   13fac:	str	r2, [sp, #8]
   13fb0:	sub	r5, r3, #3
   13fb4:	add	r5, r5, r1
   13fb8:	add	r5, r4, r5
   13fbc:	and	r3, r3, #1
   13fc0:	add	r4, r4, r3
   13fc4:	mov	lr, #2
   13fc8:	cmp	r4, r5
   13fcc:	bcs	14774 <fputs@plt+0x35dc>
   13fd0:	ldrb	r2, [r4]
   13fd4:	ldr	r3, [pc, #1048]	; 143f4 <fputs@plt+0x325c>
   13fd8:	add	r3, r3, r2
   13fdc:	ldrb	r3, [r3, #320]	; 0x140
   13fe0:	tst	r3, #1
   13fe4:	beq	1400c <fputs@plt+0x2e74>
   13fe8:	ldr	r2, [pc, #1028]	; 143f4 <fputs@plt+0x325c>
   13fec:	add	r4, r4, lr
   13ff0:	cmp	r5, r4
   13ff4:	bls	1477c <fputs@plt+0x35e4>
   13ff8:	ldrb	r3, [r4]
   13ffc:	add	r3, r2, r3
   14000:	ldrb	r3, [r3, #320]	; 0x140
   14004:	tst	r3, #1
   14008:	bne	13fec <fputs@plt+0x2e54>
   1400c:	ldrb	r3, [r4]
   14010:	cmp	r3, #45	; 0x2d
   14014:	beq	1424c <fputs@plt+0x30b4>
   14018:	cmp	r3, #43	; 0x2b
   1401c:	movne	r3, #1
   14020:	strne	r3, [sp, #12]
   14024:	beq	1439c <fputs@plt+0x3204>
   14028:	ldrb	r3, [r4]
   1402c:	cmp	r3, #48	; 0x30
   14030:	bne	1478c <fputs@plt+0x35f4>
   14034:	mov	r8, #0
   14038:	add	r4, r4, lr
   1403c:	add	r8, r8, #1
   14040:	cmp	r4, r5
   14044:	bcs	14264 <fputs@plt+0x30cc>
   14048:	ldrb	r3, [r4]
   1404c:	cmp	r3, #48	; 0x30
   14050:	beq	14038 <fputs@plt+0x2ea0>
   14054:	ldrb	ip, [r4]
   14058:	ldr	r3, [pc, #916]	; 143f4 <fputs@plt+0x325c>
   1405c:	add	r3, r3, ip
   14060:	ldrb	r3, [r3, #320]	; 0x140
   14064:	tst	r3, #4
   14068:	moveq	r1, r8
   1406c:	moveq	r6, #0
   14070:	moveq	r7, #0
   14074:	moveq	r0, #0
   14078:	beq	1412c <fputs@plt+0x2f94>
   1407c:	mov	r6, #0
   14080:	mov	r7, #0
   14084:	mov	sl, #10
   14088:	ldr	fp, [pc, #868]	; 143f4 <fputs@plt+0x325c>
   1408c:	add	r1, pc, #812	; 0x32c
   14090:	ldrd	r0, [r1]
   14094:	umull	r2, r3, r6, sl
   14098:	mla	r3, sl, r7, r3
   1409c:	sub	ip, ip, #48	; 0x30
   140a0:	adds	r6, r2, ip
   140a4:	adc	r7, r3, ip, asr #31
   140a8:	add	r4, r4, lr
   140ac:	add	r8, r8, #1
   140b0:	cmp	r4, r5
   140b4:	bcs	143ac <fputs@plt+0x3214>
   140b8:	ldrb	ip, [r4]
   140bc:	add	r3, fp, ip
   140c0:	ldrb	r2, [r3, #320]	; 0x140
   140c4:	cmp	r0, r6
   140c8:	sbcs	r3, r1, r7
   140cc:	movge	r3, #1
   140d0:	movlt	r3, #0
   140d4:	ands	r3, r3, r2, lsr #2
   140d8:	bne	14094 <fputs@plt+0x2efc>
   140dc:	ldrb	r2, [r4]
   140e0:	ldr	r3, [pc, #780]	; 143f4 <fputs@plt+0x325c>
   140e4:	add	r3, r3, r2
   140e8:	ldrb	r3, [r3, #320]	; 0x140
   140ec:	tst	r3, #4
   140f0:	moveq	r1, r8
   140f4:	moveq	r0, #0
   140f8:	beq	1412c <fputs@plt+0x2f94>
   140fc:	mov	r1, r8
   14100:	ldr	r2, [pc, #748]	; 143f4 <fputs@plt+0x325c>
   14104:	add	r4, r4, lr
   14108:	add	r1, r1, #1
   1410c:	sub	r0, r1, r8
   14110:	cmp	r5, r4
   14114:	bls	14274 <fputs@plt+0x30dc>
   14118:	ldrb	r3, [r4]
   1411c:	add	r3, r2, r3
   14120:	ldrb	r3, [r3, #320]	; 0x140
   14124:	tst	r3, #4
   14128:	bne	14104 <fputs@plt+0x2f6c>
   1412c:	ldrb	r3, [r4]
   14130:	cmp	r3, #46	; 0x2e
   14134:	beq	143f8 <fputs@plt+0x3260>
   14138:	ldrb	r3, [r4]
   1413c:	and	r3, r3, #223	; 0xdf
   14140:	cmp	r3, #69	; 0x45
   14144:	movne	r3, #0
   14148:	movne	r2, #1
   1414c:	bne	141d8 <fputs@plt+0x3040>
   14150:	mov	fp, lr
   14154:	add	r4, r4, lr
   14158:	cmp	r4, r5
   1415c:	bcs	14518 <fputs@plt+0x3380>
   14160:	ldrb	r3, [r4]
   14164:	cmp	r3, #45	; 0x2d
   14168:	addeq	r4, r4, lr
   1416c:	mvneq	r2, #0
   14170:	beq	144f0 <fputs@plt+0x3358>
   14174:	cmp	r3, #43	; 0x2b
   14178:	movne	r2, #1
   1417c:	beq	144e8 <fputs@plt+0x3350>
   14180:	ldrb	ip, [r4]
   14184:	ldr	r3, [pc, #616]	; 143f4 <fputs@plt+0x325c>
   14188:	add	r3, r3, ip
   1418c:	ldrb	r3, [r3, #320]	; 0x140
   14190:	tst	r3, #4
   14194:	beq	144f8 <fputs@plt+0x3360>
   14198:	mov	r3, #0
   1419c:	ldr	sl, [pc, #580]	; 143e8 <fputs@plt+0x3250>
   141a0:	cmp	r3, sl
   141a4:	addle	r3, r3, r3, lsl #2
   141a8:	suble	ip, ip, #48	; 0x30
   141ac:	addle	r3, ip, r3, lsl #1
   141b0:	ldrgt	r3, [pc, #564]	; 143ec <fputs@plt+0x3254>
   141b4:	add	r4, r4, fp
   141b8:	cmp	r5, r4
   141bc:	bls	1452c <fputs@plt+0x3394>
   141c0:	ldrb	ip, [r4]
   141c4:	ldr	r8, [pc, #552]	; 143f4 <fputs@plt+0x325c>
   141c8:	add	r8, r8, ip
   141cc:	ldrb	r8, [r8, #320]	; 0x140
   141d0:	tst	r8, #4
   141d4:	bne	141a0 <fputs@plt+0x3008>
   141d8:	cmp	r1, #0
   141dc:	moveq	r8, r1
   141e0:	moveq	fp, #1
   141e4:	beq	14284 <fputs@plt+0x30ec>
   141e8:	ldrb	r8, [r4]
   141ec:	ldr	ip, [pc, #512]	; 143f4 <fputs@plt+0x325c>
   141f0:	add	ip, ip, r8
   141f4:	ldrb	ip, [ip, #320]	; 0x140
   141f8:	tst	ip, #1
   141fc:	moveq	r8, r1
   14200:	moveq	fp, #1
   14204:	beq	14284 <fputs@plt+0x30ec>
   14208:	ldr	r8, [pc, #484]	; 143f4 <fputs@plt+0x325c>
   1420c:	add	r4, r4, lr
   14210:	cmp	r5, r4
   14214:	bls	14538 <fputs@plt+0x33a0>
   14218:	ldrb	ip, [r4]
   1421c:	add	ip, r8, ip
   14220:	ldrb	ip, [ip, #320]	; 0x140
   14224:	tst	ip, #1
   14228:	bne	1420c <fputs@plt+0x3074>
   1422c:	mov	r8, r1
   14230:	mov	fp, #1
   14234:	b	14284 <fputs@plt+0x30ec>
   14238:	add	r5, r4, r2
   1423c:	mov	r3, #0
   14240:	str	r3, [sp, #8]
   14244:	mov	lr, #1
   14248:	b	13fc8 <fputs@plt+0x2e30>
   1424c:	add	r4, r4, lr
   14250:	mvn	r3, #0
   14254:	str	r3, [sp, #12]
   14258:	cmp	r4, r5
   1425c:	bcc	14028 <fputs@plt+0x2e90>
   14260:	mov	r8, #0
   14264:	mov	r1, r8
   14268:	mov	r6, #0
   1426c:	mov	r7, #0
   14270:	mov	r0, #0
   14274:	mov	r8, r1
   14278:	mov	fp, #1
   1427c:	mov	r3, #0
   14280:	mov	r2, fp
   14284:	mlas	sl, r3, r2, r0
   14288:	bmi	14544 <fputs@plt+0x33ac>
   1428c:	orrs	r3, r6, r7
   14290:	beq	1454c <fputs@plt+0x33b4>
   14294:	add	r3, pc, #300	; 0x12c
   14298:	ldrd	r2, [r3]
   1429c:	cmp	r2, r6
   142a0:	sbcs	r3, r3, r7
   142a4:	movge	r3, #1
   142a8:	movlt	r3, #0
   142ac:	cmp	sl, #0
   142b0:	movle	r3, #0
   142b4:	andgt	r3, r3, #1
   142b8:	cmp	r3, #0
   142bc:	beq	1462c <fputs@plt+0x3494>
   142c0:	mov	r2, #10
   142c4:	add	r1, pc, #252	; 0xfc
   142c8:	ldrd	r0, [r1]
   142cc:	sub	sl, sl, #1
   142d0:	mul	r3, r2, r7
   142d4:	umull	r6, r7, r6, r2
   142d8:	add	r7, r3, r7
   142dc:	cmp	r0, r6
   142e0:	sbcs	r3, r1, r7
   142e4:	movge	r3, #1
   142e8:	movlt	r3, #0
   142ec:	cmp	sl, #0
   142f0:	movle	r3, #0
   142f4:	andgt	r3, r3, #1
   142f8:	cmp	r3, #0
   142fc:	bne	142cc <fputs@plt+0x3134>
   14300:	mov	r0, #1
   14304:	ldr	r3, [sp, #12]
   14308:	cmp	r3, #0
   1430c:	blt	14634 <fputs@plt+0x349c>
   14310:	cmp	sl, #0
   14314:	beq	14760 <fputs@plt+0x35c8>
   14318:	sub	r3, sl, #308	; 0x134
   1431c:	cmp	r3, #33	; 0x21
   14320:	bhi	14668 <fputs@plt+0x34d0>
   14324:	ldr	r2, [pc, #196]	; 143f0 <fputs@plt+0x3258>
   14328:	smull	r3, r2, r2, sl
   1432c:	asr	r3, sl, #31
   14330:	rsb	r2, r3, r2, asr #6
   14334:	mov	r3, #308	; 0x134
   14338:	mul	r3, r3, r2
   1433c:	cmp	sl, r3
   14340:	beq	14640 <fputs@plt+0x34a8>
   14344:	vldr	d8, [pc, #132]	; 143d0 <fputs@plt+0x3238>
   14348:	vldr	d7, [pc, #136]	; 143d8 <fputs@plt+0x3240>
   1434c:	ldr	r1, [pc, #156]	; 143f0 <fputs@plt+0x3258>
   14350:	mov	r2, #308	; 0x134
   14354:	vmul.f64	d8, d8, d7
   14358:	sub	sl, sl, #1
   1435c:	smull	r3, ip, r1, sl
   14360:	asr	r3, sl, #31
   14364:	rsb	r3, r3, ip, asr #6
   14368:	mul	r3, r2, r3
   1436c:	cmp	sl, r3
   14370:	bne	14354 <fputs@plt+0x31bc>
   14374:	cmp	r0, #0
   14378:	blt	14648 <fputs@plt+0x34b0>
   1437c:	mov	r0, r6
   14380:	mov	r1, r7
   14384:	bl	7e2a4 <fputs@plt+0x6d10c>
   14388:	vmov	d7, r0, r1
   1438c:	vmul.f64	d7, d7, d8
   14390:	vldr	d6, [pc, #72]	; 143e0 <fputs@plt+0x3248>
   14394:	vmul.f64	d7, d7, d6
   14398:	b	1456c <fputs@plt+0x33d4>
   1439c:	add	r4, r4, lr
   143a0:	mov	r3, #1
   143a4:	str	r3, [sp, #12]
   143a8:	b	14258 <fputs@plt+0x30c0>
   143ac:	mov	fp, #1
   143b0:	mov	r3, #0
   143b4:	mov	r2, fp
   143b8:	mov	r0, r3
   143bc:	b	14284 <fputs@plt+0x30ec>
   143c0:	stclgt	12, cr12, [ip], {202}	; 0xca
   143c4:	stcleq	12, cr12, [ip], {204}	; 0xcc
   143c8:	stclgt	12, cr12, [ip], {203}	; 0xcb
   143cc:	stcleq	12, cr12, [ip], {204}	; 0xcc
   143d0:	andeq	r0, r0, r0
   143d4:	svccc	0x00f00000	; IMB
   143d8:	andeq	r0, r0, r0
   143dc:	eormi	r0, r4, r0
   143e0:	strbhi	ip, [fp, #2208]!	; 0x8a0
   143e4:	svcvc	0x00e1ccf3
   143e8:	andeq	r2, r0, pc, lsl #14
   143ec:	andeq	r2, r0, r0, lsl r7
   143f0:	ldrcc	sp, [r1, #-3777]!	; 0xfffff13f
   143f4:			; <UNDEFINED> instruction: 0x000813b0
   143f8:	mov	ip, lr
   143fc:	add	r4, r4, lr
   14400:	cmp	r4, r5
   14404:	bcs	147a4 <fputs@plt+0x360c>
   14408:	ldrb	r8, [r4]
   1440c:	ldr	r3, [pc, #-32]	; 143f4 <fputs@plt+0x325c>
   14410:	add	r3, r3, r8
   14414:	ldrb	sl, [r3, #320]	; 0x140
   14418:	add	r3, pc, #920	; 0x398
   1441c:	ldrd	r2, [r3]
   14420:	cmp	r2, r6
   14424:	sbcs	r3, r3, r7
   14428:	movge	r3, #1
   1442c:	movlt	r3, #0
   14430:	ands	r3, r3, sl, lsr #2
   14434:	beq	14794 <fputs@plt+0x35fc>
   14438:	mov	sl, #10
   1443c:	ldr	fp, [pc, #940]	; 147f0 <fputs@plt+0x3658>
   14440:	umull	r2, r3, r6, sl
   14444:	mla	r3, sl, r7, r3
   14448:	sub	r8, r8, #48	; 0x30
   1444c:	adds	r6, r2, r8
   14450:	adc	r7, r3, r8, asr #31
   14454:	add	r4, r4, ip
   14458:	add	r1, r1, #1
   1445c:	sub	r0, r0, #1
   14460:	cmp	r4, r5
   14464:	bcs	147a4 <fputs@plt+0x360c>
   14468:	ldrb	r8, [r4]
   1446c:	add	r3, fp, r8
   14470:	ldrb	r2, [r3, #320]	; 0x140
   14474:	str	r2, [sp, #4]
   14478:	add	r3, pc, #824	; 0x338
   1447c:	ldrd	r2, [r3]
   14480:	cmp	r2, r6
   14484:	sbcs	r3, r3, r7
   14488:	movge	r3, #1
   1448c:	movlt	r3, #0
   14490:	ldr	r2, [sp, #4]
   14494:	ands	r3, r3, r2, lsr #2
   14498:	bne	14440 <fputs@plt+0x32a8>
   1449c:	mov	r8, r1
   144a0:	ldrb	r2, [r4]
   144a4:	ldr	r3, [pc, #836]	; 147f0 <fputs@plt+0x3658>
   144a8:	add	r3, r3, r2
   144ac:	ldrb	r3, [r3, #320]	; 0x140
   144b0:	tst	r3, #4
   144b4:	ldrne	r2, [pc, #820]	; 147f0 <fputs@plt+0x3658>
   144b8:	beq	1479c <fputs@plt+0x3604>
   144bc:	add	r4, r4, ip
   144c0:	add	r8, r8, #1
   144c4:	cmp	r4, r5
   144c8:	bcs	14508 <fputs@plt+0x3370>
   144cc:	ldrb	r3, [r4]
   144d0:	add	r3, r2, r3
   144d4:	ldrb	r3, [r3, #320]	; 0x140
   144d8:	tst	r3, #4
   144dc:	bne	144bc <fputs@plt+0x3324>
   144e0:	mov	r1, r8
   144e4:	b	14138 <fputs@plt+0x2fa0>
   144e8:	add	r4, r4, lr
   144ec:	mov	r2, #1
   144f0:	cmp	r5, r4
   144f4:	bhi	14180 <fputs@plt+0x2fe8>
   144f8:	mov	r8, r1
   144fc:	mov	fp, #0
   14500:	mov	r3, fp
   14504:	b	14284 <fputs@plt+0x30ec>
   14508:	mov	fp, #1
   1450c:	mov	r3, #0
   14510:	mov	r2, fp
   14514:	b	14284 <fputs@plt+0x30ec>
   14518:	mov	r8, r1
   1451c:	mov	fp, #0
   14520:	mov	r3, fp
   14524:	mov	r2, #1
   14528:	b	14284 <fputs@plt+0x30ec>
   1452c:	mov	r8, r1
   14530:	mov	fp, #1
   14534:	b	14284 <fputs@plt+0x30ec>
   14538:	mov	r8, r1
   1453c:	mov	fp, #1
   14540:	b	14284 <fputs@plt+0x30ec>
   14544:	orrs	r3, r6, r7
   14548:	bne	1459c <fputs@plt+0x3404>
   1454c:	adds	r3, r8, #0
   14550:	movne	r3, #1
   14554:	ldr	r2, [sp, #12]
   14558:	and	r3, r3, r2, lsr #31
   1455c:	cmp	r3, #0
   14560:	vldr	d6, [pc, #600]	; 147c0 <fputs@plt+0x3628>
   14564:	vldr	d7, [pc, #604]	; 147c8 <fputs@plt+0x3630>
   14568:	vmoveq.f64	d7, d6
   1456c:	vstr	d7, [r9]
   14570:	cmp	r4, r5
   14574:	movcc	r4, #0
   14578:	movcs	r4, #1
   1457c:	cmp	r8, #0
   14580:	movle	r4, #0
   14584:	cmp	r4, #0
   14588:	moveq	r0, #0
   1458c:	ldrne	r3, [sp, #8]
   14590:	eorne	r0, r3, #1
   14594:	andne	r0, r0, fp
   14598:	b	14780 <fputs@plt+0x35e8>
   1459c:	rsb	sl, sl, #0
   145a0:	mov	r2, #10
   145a4:	mov	r3, #0
   145a8:	mov	r0, r6
   145ac:	mov	r1, r7
   145b0:	bl	7e304 <fputs@plt+0x6d16c>
   145b4:	orr	r3, r2, r3
   145b8:	cmp	sl, #0
   145bc:	movle	r1, #0
   145c0:	movgt	r1, #1
   145c4:	cmp	r3, #0
   145c8:	movne	r1, #0
   145cc:	cmp	r1, #0
   145d0:	mvneq	r0, #0
   145d4:	beq	14304 <fputs@plt+0x316c>
   145d8:	sub	sl, sl, #1
   145dc:	mov	r2, #10
   145e0:	mov	r3, #0
   145e4:	mov	r0, r6
   145e8:	mov	r1, r7
   145ec:	bl	7e304 <fputs@plt+0x6d16c>
   145f0:	mov	r6, r0
   145f4:	mov	r7, r1
   145f8:	mov	r2, #10
   145fc:	mov	r3, #0
   14600:	bl	7e304 <fputs@plt+0x6d16c>
   14604:	orr	r3, r2, r3
   14608:	cmp	sl, #0
   1460c:	movle	r1, #0
   14610:	movgt	r1, #1
   14614:	cmp	r3, #0
   14618:	movne	r1, #0
   1461c:	cmp	r1, #0
   14620:	bne	145d8 <fputs@plt+0x3440>
   14624:	mvn	r0, #0
   14628:	b	14304 <fputs@plt+0x316c>
   1462c:	mov	r0, #1
   14630:	b	14304 <fputs@plt+0x316c>
   14634:	rsbs	r6, r6, #0
   14638:	rsc	r7, r7, #0
   1463c:	b	14310 <fputs@plt+0x3178>
   14640:	vldr	d8, [pc, #392]	; 147d0 <fputs@plt+0x3638>
   14644:	b	14374 <fputs@plt+0x31dc>
   14648:	mov	r0, r6
   1464c:	mov	r1, r7
   14650:	bl	7e2a4 <fputs@plt+0x6d10c>
   14654:	vmov	d7, r0, r1
   14658:	vdiv.f64	d5, d7, d8
   1465c:	vldr	d6, [pc, #372]	; 147d8 <fputs@plt+0x3640>
   14660:	vdiv.f64	d7, d5, d6
   14664:	b	1456c <fputs@plt+0x33d4>
   14668:	ldr	r3, [pc, #388]	; 147f4 <fputs@plt+0x365c>
   1466c:	cmp	sl, r3
   14670:	bgt	14704 <fputs@plt+0x356c>
   14674:	ldr	r2, [pc, #380]	; 147f8 <fputs@plt+0x3660>
   14678:	smull	r3, r2, r2, sl
   1467c:	asr	r3, sl, #31
   14680:	rsb	r2, r3, r2, asr #2
   14684:	mov	r3, #22
   14688:	mul	r3, r3, r2
   1468c:	cmp	sl, r3
   14690:	vldreq	d8, [pc, #312]	; 147d0 <fputs@plt+0x3638>
   14694:	beq	146c8 <fputs@plt+0x3530>
   14698:	vldr	d8, [pc, #304]	; 147d0 <fputs@plt+0x3638>
   1469c:	vldr	d7, [pc, #316]	; 147e0 <fputs@plt+0x3648>
   146a0:	ldr	r1, [pc, #336]	; 147f8 <fputs@plt+0x3660>
   146a4:	mov	r2, #22
   146a8:	vmul.f64	d8, d8, d7
   146ac:	sub	sl, sl, #1
   146b0:	smull	r3, ip, r1, sl
   146b4:	asr	r3, sl, #31
   146b8:	rsb	r3, r3, ip, asr #2
   146bc:	mul	r3, r2, r3
   146c0:	cmp	sl, r3
   146c4:	bne	146a8 <fputs@plt+0x3510>
   146c8:	cmp	sl, #0
   146cc:	ble	146e4 <fputs@plt+0x354c>
   146d0:	vldr	d7, [pc, #272]	; 147e8 <fputs@plt+0x3650>
   146d4:	vmul.f64	d8, d8, d7
   146d8:	sub	sl, sl, #22
   146dc:	cmp	sl, #0
   146e0:	bgt	146d4 <fputs@plt+0x353c>
   146e4:	cmp	r0, #0
   146e8:	blt	14748 <fputs@plt+0x35b0>
   146ec:	mov	r0, r6
   146f0:	mov	r1, r7
   146f4:	bl	7e2a4 <fputs@plt+0x6d10c>
   146f8:	vmov	d7, r0, r1
   146fc:	vmul.f64	d7, d7, d8
   14700:	b	1456c <fputs@plt+0x33d4>
   14704:	cmp	r0, #0
   14708:	blt	1472c <fputs@plt+0x3594>
   1470c:	mov	r0, r6
   14710:	mov	r1, r7
   14714:	bl	7e2a4 <fputs@plt+0x6d10c>
   14718:	vldr	d7, [pc, #184]	; 147d8 <fputs@plt+0x3640>
   1471c:	vmul.f64	d7, d7, d7
   14720:	vmov	d6, r0, r1
   14724:	vmul.f64	d7, d6, d7
   14728:	b	1456c <fputs@plt+0x33d4>
   1472c:	mov	r0, r6
   14730:	mov	r1, r7
   14734:	bl	7e2a4 <fputs@plt+0x6d10c>
   14738:	vldr	d7, [pc, #128]	; 147c0 <fputs@plt+0x3628>
   1473c:	vmov	d6, r0, r1
   14740:	vmul.f64	d7, d6, d7
   14744:	b	1456c <fputs@plt+0x33d4>
   14748:	mov	r0, r6
   1474c:	mov	r1, r7
   14750:	bl	7e2a4 <fputs@plt+0x6d10c>
   14754:	vmov	d6, r0, r1
   14758:	vdiv.f64	d7, d6, d8
   1475c:	b	1456c <fputs@plt+0x33d4>
   14760:	mov	r0, r6
   14764:	mov	r1, r7
   14768:	bl	7e2a4 <fputs@plt+0x6d10c>
   1476c:	vmov	d7, r0, r1
   14770:	b	1456c <fputs@plt+0x33d4>
   14774:	mov	r0, #0
   14778:	b	14780 <fputs@plt+0x35e8>
   1477c:	mov	r0, #0
   14780:	add	sp, sp, #20
   14784:	vpop	{d8}
   14788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1478c:	mov	r8, #0
   14790:	b	14054 <fputs@plt+0x2ebc>
   14794:	mov	r8, r1
   14798:	b	144a0 <fputs@plt+0x3308>
   1479c:	mov	r1, r8
   147a0:	b	14138 <fputs@plt+0x2fa0>
   147a4:	mov	r8, r1
   147a8:	mov	fp, #1
   147ac:	mov	r3, #0
   147b0:	mov	r2, fp
   147b4:	b	14284 <fputs@plt+0x30ec>
   147b8:	stclgt	12, cr12, [ip], {202}	; 0xca
   147bc:	stcleq	12, cr12, [ip], {204}	; 0xcc
	...
   147cc:	andhi	r0, r0, r0
   147d0:	andeq	r0, r0, r0
   147d4:	svccc	0x00f00000	; IMB
   147d8:	strbhi	ip, [fp, #2208]!	; 0x8a0
   147dc:	svcvc	0x00e1ccf3
   147e0:	andeq	r0, r0, r0
   147e4:	eormi	r0, r4, r0
   147e8:			; <UNDEFINED> instruction: 0x064dd592
   147ec:	strmi	pc, [r0], #207	; 0xcf
   147f0:			; <UNDEFINED> instruction: 0x000813b0
   147f4:	andeq	r0, r0, r5, asr r1
   147f8:	cdpcs	2, 8, cr10, cr11, cr9, {7}
   147fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14800:	sub	sp, sp, #20
   14804:	str	r1, [sp, #8]
   14808:	cmp	r3, #1
   1480c:	beq	148d8 <fputs@plt+0x3740>
   14810:	rsb	r1, r3, #3
   14814:	cmp	r2, r1
   14818:	ble	14840 <fputs@plt+0x36a8>
   1481c:	ldrb	ip, [r0, r1]
   14820:	cmp	ip, #0
   14824:	bne	14840 <fputs@plt+0x36a8>
   14828:	add	r1, r1, #2
   1482c:	cmp	r2, r1
   14830:	ble	14840 <fputs@plt+0x36a8>
   14834:	ldrb	ip, [r0, r1]
   14838:	cmp	ip, #0
   1483c:	beq	14828 <fputs@plt+0x3690>
   14840:	cmp	r2, r1
   14844:	movle	r2, #0
   14848:	movgt	r2, #1
   1484c:	str	r2, [sp, #12]
   14850:	sub	ip, r3, #3
   14854:	add	ip, ip, r1
   14858:	add	ip, r0, ip
   1485c:	and	r3, r3, #1
   14860:	add	r0, r0, r3
   14864:	mov	r6, #2
   14868:	cmp	r0, ip
   1486c:	bcs	14928 <fputs@plt+0x3790>
   14870:	ldrb	r2, [r0]
   14874:	ldr	r3, [pc, #652]	; 14b08 <fputs@plt+0x3970>
   14878:	add	r3, r3, r2
   1487c:	ldrb	r3, [r3, #320]	; 0x140
   14880:	tst	r3, #1
   14884:	beq	148ac <fputs@plt+0x3714>
   14888:	ldr	r2, [pc, #632]	; 14b08 <fputs@plt+0x3970>
   1488c:	add	r0, r0, r6
   14890:	cmp	ip, r0
   14894:	bls	14928 <fputs@plt+0x3790>
   14898:	ldrb	r3, [r0]
   1489c:	add	r3, r2, r3
   148a0:	ldrb	r3, [r3, #320]	; 0x140
   148a4:	tst	r3, #1
   148a8:	bne	1488c <fputs@plt+0x36f4>
   148ac:	ldrb	r3, [r0]
   148b0:	cmp	r3, #45	; 0x2d
   148b4:	beq	148ec <fputs@plt+0x3754>
   148b8:	cmp	r3, #43	; 0x2b
   148bc:	movne	r3, #0
   148c0:	strne	r3, [sp, #4]
   148c4:	bne	14938 <fputs@plt+0x37a0>
   148c8:	add	r0, r0, r6
   148cc:	mov	r3, #0
   148d0:	str	r3, [sp, #4]
   148d4:	b	14930 <fputs@plt+0x3798>
   148d8:	add	ip, r0, r2
   148dc:	mov	r3, #0
   148e0:	str	r3, [sp, #12]
   148e4:	mov	r6, #1
   148e8:	b	14868 <fputs@plt+0x36d0>
   148ec:	add	r0, r0, r6
   148f0:	mov	r3, #1
   148f4:	str	r3, [sp, #4]
   148f8:	b	14930 <fputs@plt+0x3798>
   148fc:	mov	r8, r1
   14900:	mov	r7, #0
   14904:	mov	r2, #0
   14908:	mov	r3, #0
   1490c:	b	14a30 <fputs@plt+0x3898>
   14910:	ldr	lr, [sp, #8]
   14914:	strd	r2, [lr]
   14918:	b	14a4c <fputs@plt+0x38b4>
   1491c:	mov	r0, #0
   14920:	add	sp, sp, #20
   14924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14928:	mov	r3, #0
   1492c:	str	r3, [sp, #4]
   14930:	cmp	r0, ip
   14934:	bcs	14a18 <fputs@plt+0x3880>
   14938:	ldrb	r3, [r0]
   1493c:	cmp	r3, #48	; 0x30
   14940:	bne	14a10 <fputs@plt+0x3878>
   14944:	mov	r1, r0
   14948:	add	r1, r1, r6
   1494c:	cmp	ip, r1
   14950:	bls	14a1c <fputs@plt+0x3884>
   14954:	ldrb	r3, [r1]
   14958:	cmp	r3, #48	; 0x30
   1495c:	beq	14948 <fputs@plt+0x37b0>
   14960:	ldrb	fp, [r1]
   14964:	mov	sl, fp
   14968:	sub	r3, fp, #48	; 0x30
   1496c:	cmp	r3, #9
   14970:	bhi	148fc <fputs@plt+0x3764>
   14974:	mov	r9, r6
   14978:	add	lr, r1, r6
   1497c:	mov	r7, #0
   14980:	mov	r4, #0
   14984:	mov	r5, #0
   14988:	mov	r8, #10
   1498c:	umull	r2, r3, r4, r8
   14990:	mla	r3, r8, r5, r3
   14994:	uxtb	r4, fp
   14998:	mov	r5, #0
   1499c:	adds	r4, r4, r2
   149a0:	adc	r5, r5, r3
   149a4:	subs	r4, r4, #48	; 0x30
   149a8:	sbc	r5, r5, #0
   149ac:	add	r7, r7, r6
   149b0:	mov	r2, lr
   149b4:	cmp	lr, ip
   149b8:	bcs	149d4 <fputs@plt+0x383c>
   149bc:	ldrb	fp, [r1, r7]
   149c0:	mov	sl, fp
   149c4:	add	lr, lr, r9
   149c8:	sub	r3, fp, #48	; 0x30
   149cc:	cmp	r3, #9
   149d0:	bls	1498c <fputs@plt+0x37f4>
   149d4:	mov	r8, r2
   149d8:	mov	r2, r4
   149dc:	mov	r3, r5
   149e0:	cmp	r4, #0
   149e4:	sbcs	lr, r5, #0
   149e8:	bge	14a30 <fputs@plt+0x3898>
   149ec:	ldr	r3, [sp, #4]
   149f0:	cmp	r3, #0
   149f4:	mvneq	r2, #0
   149f8:	mvneq	r3, #-2147483648	; 0x80000000
   149fc:	movne	r2, #0
   14a00:	movne	r3, #-2147483648	; 0x80000000
   14a04:	ldr	lr, [sp, #8]
   14a08:	strd	r2, [lr]
   14a0c:	b	14a4c <fputs@plt+0x38b4>
   14a10:	mov	r1, r0
   14a14:	b	14960 <fputs@plt+0x37c8>
   14a18:	mov	r1, r0
   14a1c:	mov	r8, r1
   14a20:	mov	r7, #0
   14a24:	mov	r2, #0
   14a28:	mov	r3, #0
   14a2c:	mov	sl, r7
   14a30:	ldr	lr, [sp, #4]
   14a34:	cmp	lr, #0
   14a38:	beq	14910 <fputs@plt+0x3778>
   14a3c:	rsbs	r2, r2, #0
   14a40:	rsc	r3, r3, #0
   14a44:	ldr	lr, [sp, #8]
   14a48:	strd	r2, [lr]
   14a4c:	cmp	sl, #0
   14a50:	cmpne	ip, r8
   14a54:	movhi	r0, #1
   14a58:	bhi	14920 <fputs@plt+0x3788>
   14a5c:	cmp	r7, #0
   14a60:	cmpeq	r0, r1
   14a64:	moveq	r0, #1
   14a68:	beq	14920 <fputs@plt+0x3788>
   14a6c:	add	r3, r6, r6, lsl #3
   14a70:	add	r3, r6, r3, lsl #1
   14a74:	ldr	r2, [sp, #12]
   14a78:	cmp	r3, r7
   14a7c:	orrlt	r2, r2, #1
   14a80:	cmp	r2, #0
   14a84:	movne	r0, #1
   14a88:	bne	14920 <fputs@plt+0x3788>
   14a8c:	cmp	r3, r7
   14a90:	bgt	1491c <fputs@plt+0x3784>
   14a94:	ldr	lr, [pc, #112]	; 14b0c <fputs@plt+0x3974>
   14a98:	mov	r4, r6
   14a9c:	mov	r0, #0
   14aa0:	mov	ip, r0
   14aa4:	ldrb	r2, [lr], #1
   14aa8:	ldrb	r3, [r1, r0]
   14aac:	sub	r3, r3, r2
   14ab0:	add	r3, r3, r3, lsl #2
   14ab4:	lsl	r3, r3, #1
   14ab8:	mov	r2, r3
   14abc:	add	ip, ip, #1
   14ac0:	add	r0, r0, r4
   14ac4:	cmp	ip, #17
   14ac8:	cmple	r3, #0
   14acc:	beq	14aa4 <fputs@plt+0x390c>
   14ad0:	cmp	r3, #0
   14ad4:	addeq	r6, r6, r6, lsl #3
   14ad8:	ldrbeq	r2, [r1, r6, lsl #1]
   14adc:	subeq	r2, r2, #56	; 0x38
   14ae0:	cmp	r2, #0
   14ae4:	movlt	r0, #0
   14ae8:	blt	14920 <fputs@plt+0x3788>
   14aec:	movgt	r0, #1
   14af0:	bgt	14920 <fputs@plt+0x3788>
   14af4:	ldr	r3, [sp, #4]
   14af8:	cmp	r3, #0
   14afc:	moveq	r0, #2
   14b00:	movne	r0, #0
   14b04:	b	14920 <fputs@plt+0x3788>
   14b08:			; <UNDEFINED> instruction: 0x000813b0
   14b0c:	andeq	r4, r8, r4, lsr #23
   14b10:	push	{r4, r5, r6, lr}
   14b14:	sub	sp, sp, #16
   14b18:	mov	r4, #0
   14b1c:	and	r5, r3, #-16777216	; 0xff000000
   14b20:	orrs	r1, r4, r5
   14b24:	beq	14b64 <fputs@plt+0x39cc>
   14b28:	mov	r1, r0
   14b2c:	strb	r2, [r1, #8]!
   14b30:	lsr	r2, r2, #8
   14b34:	orr	r2, r2, r3, lsl #24
   14b38:	lsr	r3, r3, #8
   14b3c:	mvn	lr, #127	; 0x7f
   14b40:	orr	ip, r2, lr
   14b44:	strb	ip, [r1, #-1]!
   14b48:	lsr	r2, r2, #7
   14b4c:	orr	r2, r2, r3, lsl #25
   14b50:	lsr	r3, r3, #7
   14b54:	cmp	r0, r1
   14b58:	bne	14b40 <fputs@plt+0x39a8>
   14b5c:	mov	lr, #9
   14b60:	b	14bd4 <fputs@plt+0x3a3c>
   14b64:	add	r4, sp, #3
   14b68:	mov	ip, #0
   14b6c:	mvn	r6, #127	; 0x7f
   14b70:	b	14b78 <fputs@plt+0x39e0>
   14b74:	mov	ip, lr
   14b78:	add	lr, ip, #1
   14b7c:	orr	r1, r6, r2
   14b80:	strb	r1, [r4, #1]!
   14b84:	lsr	r1, r2, #7
   14b88:	orr	r1, r1, r3, lsl #25
   14b8c:	lsr	r5, r3, #7
   14b90:	mov	r2, r1
   14b94:	mov	r3, r5
   14b98:	orrs	r1, r2, r3
   14b9c:	bne	14b74 <fputs@plt+0x39dc>
   14ba0:	ldrb	r3, [sp, #4]
   14ba4:	and	r3, r3, #127	; 0x7f
   14ba8:	strb	r3, [sp, #4]
   14bac:	cmp	ip, #0
   14bb0:	blt	14bd4 <fputs@plt+0x3a3c>
   14bb4:	add	r3, sp, #4
   14bb8:	add	r2, r3, ip
   14bbc:	sub	r3, r0, #1
   14bc0:	add	r0, r0, ip
   14bc4:	ldrb	r1, [r2], #-1
   14bc8:	strb	r1, [r3, #1]!
   14bcc:	cmp	r3, r0
   14bd0:	bne	14bc4 <fputs@plt+0x3a2c>
   14bd4:	mov	r0, lr
   14bd8:	add	sp, sp, #16
   14bdc:	pop	{r4, r5, r6, pc}
   14be0:	cmp	r3, #0
   14be4:	cmpeq	r2, #127	; 0x7f
   14be8:	bls	14c24 <fputs@plt+0x3a8c>
   14bec:	push	{r4, r5, r6, lr}
   14bf0:	ldr	r4, [pc, #68]	; 14c3c <fputs@plt+0x3aa4>
   14bf4:	mov	r5, #0
   14bf8:	cmp	r3, r5
   14bfc:	cmpeq	r2, r4
   14c00:	bhi	14c34 <fputs@plt+0x3a9c>
   14c04:	lsr	r3, r2, #7
   14c08:	mvn	r3, r3, lsl #25
   14c0c:	mvn	r3, r3, lsr #25
   14c10:	strb	r3, [r0]
   14c14:	and	r2, r2, #127	; 0x7f
   14c18:	strb	r2, [r0, #1]
   14c1c:	mov	r0, #2
   14c20:	pop	{r4, r5, r6, pc}
   14c24:	and	r2, r2, #127	; 0x7f
   14c28:	strb	r2, [r0]
   14c2c:	mov	r0, #1
   14c30:	bx	lr
   14c34:	bl	14b10 <fputs@plt+0x3978>
   14c38:	pop	{r4, r5, r6, pc}
   14c3c:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   14c40:	ldrb	r2, [r0]
   14c44:	tst	r2, #128	; 0x80
   14c48:	bne	14c60 <fputs@plt+0x3ac8>
   14c4c:	uxtb	r2, r2
   14c50:	mov	r3, #0
   14c54:	strd	r2, [r1]
   14c58:	mov	r0, #1
   14c5c:	bx	lr
   14c60:	ldrb	r3, [r0, #1]
   14c64:	tst	r3, #128	; 0x80
   14c68:	bne	14c88 <fputs@plt+0x3af0>
   14c6c:	and	r2, r2, #127	; 0x7f
   14c70:	orr	r2, r3, r2, lsl #7
   14c74:	str	r2, [r1]
   14c78:	mov	r3, #0
   14c7c:	str	r3, [r1, #4]
   14c80:	mov	r0, #2
   14c84:	bx	lr
   14c88:	ldrb	ip, [r0, #2]
   14c8c:	orr	r2, ip, r2, lsl #14
   14c90:	tst	r2, #128	; 0x80
   14c94:	bne	14cbc <fputs@plt+0x3b24>
   14c98:	ldr	r0, [pc, #368]	; 14e10 <fputs@plt+0x3c78>
   14c9c:	and	r0, r0, r2
   14ca0:	and	r3, r3, #127	; 0x7f
   14ca4:	orr	r3, r0, r3, lsl #7
   14ca8:	str	r3, [r1]
   14cac:	mov	r3, #0
   14cb0:	str	r3, [r1, #4]
   14cb4:	mov	r0, #3
   14cb8:	bx	lr
   14cbc:	ldr	ip, [pc, #332]	; 14e10 <fputs@plt+0x3c78>
   14cc0:	and	ip, ip, r2
   14cc4:	ldrb	r2, [r0, #3]
   14cc8:	orr	r3, r2, r3, lsl #14
   14ccc:	tst	r3, #128	; 0x80
   14cd0:	bne	14cf4 <fputs@plt+0x3b5c>
   14cd4:	ldr	r2, [pc, #308]	; 14e10 <fputs@plt+0x3c78>
   14cd8:	and	r2, r2, r3
   14cdc:	orr	r2, r2, ip, lsl #7
   14ce0:	str	r2, [r1]
   14ce4:	mov	r3, #0
   14ce8:	str	r3, [r1, #4]
   14cec:	mov	r0, #4
   14cf0:	bx	lr
   14cf4:	push	{r4, r5, r6, lr}
   14cf8:	ldr	r2, [pc, #272]	; 14e10 <fputs@plt+0x3c78>
   14cfc:	and	r2, r2, r3
   14d00:	ldrb	lr, [r0, #4]
   14d04:	orr	r3, lr, ip, lsl #14
   14d08:	tst	r3, #128	; 0x80
   14d0c:	bne	14d2c <fputs@plt+0x3b94>
   14d10:	mov	r4, #0
   14d14:	lsr	r5, ip, #18
   14d18:	orr	r3, r3, r2, lsl #7
   14d1c:	orr	r4, r4, r3
   14d20:	strd	r4, [r1]
   14d24:	mov	r0, #5
   14d28:	pop	{r4, r5, r6, pc}
   14d2c:	orr	ip, r2, ip, lsl #7
   14d30:	ldrb	r4, [r0, #5]
   14d34:	orr	r2, r4, r2, lsl #14
   14d38:	tst	r2, #128	; 0x80
   14d3c:	bne	14d64 <fputs@plt+0x3bcc>
   14d40:	ldr	r0, [pc, #204]	; 14e14 <fputs@plt+0x3c7c>
   14d44:	and	r3, r0, r3, lsl #7
   14d48:	mov	r4, #0
   14d4c:	lsr	r5, ip, #18
   14d50:	orr	r2, r2, r3
   14d54:	orr	r4, r4, r2
   14d58:	strd	r4, [r1]
   14d5c:	mov	r0, #6
   14d60:	pop	{r4, r5, r6, pc}
   14d64:	ldrb	r4, [r0, #6]
   14d68:	orr	r3, r4, r3, lsl #14
   14d6c:	tst	r3, #128	; 0x80
   14d70:	bne	14da0 <fputs@plt+0x3c08>
   14d74:	bic	r3, r3, #266338304	; 0xfe00000
   14d78:	bic	r3, r3, #16256	; 0x3f80
   14d7c:	mov	r4, #0
   14d80:	lsr	r5, ip, #11
   14d84:	ldr	r0, [pc, #136]	; 14e14 <fputs@plt+0x3c7c>
   14d88:	and	r2, r0, r2, lsl #7
   14d8c:	orr	r3, r2, r3
   14d90:	orr	r4, r4, r3
   14d94:	strd	r4, [r1]
   14d98:	mov	r0, #7
   14d9c:	pop	{r4, r5, r6, pc}
   14da0:	ldr	r6, [pc, #104]	; 14e10 <fputs@plt+0x3c78>
   14da4:	and	r6, r6, r3
   14da8:	ldrb	r3, [r0, #7]
   14dac:	orr	r3, r3, r2, lsl #14
   14db0:	tst	r3, #128	; 0x80
   14db4:	bne	14ddc <fputs@plt+0x3c44>
   14db8:	mov	r4, #0
   14dbc:	lsr	r5, ip, #4
   14dc0:	bic	r3, r3, #266338304	; 0xfe00000
   14dc4:	bic	r3, r3, #16256	; 0x3f80
   14dc8:	orr	r3, r3, r6, lsl #7
   14dcc:	orr	r4, r4, r3
   14dd0:	strd	r4, [r1]
   14dd4:	mov	r0, #8
   14dd8:	pop	{r4, r5, r6, pc}
   14ddc:	ldr	r2, [pc, #52]	; 14e18 <fputs@plt+0x3c80>
   14de0:	and	r3, r2, r3, lsl #8
   14de4:	orr	r2, r3, r6, lsl #15
   14de8:	and	r3, lr, #127	; 0x7f
   14dec:	lsr	r3, r3, #3
   14df0:	mov	r4, #0
   14df4:	orr	r5, r3, ip, lsl #4
   14df8:	ldrb	r3, [r0, #8]
   14dfc:	orr	r2, r3, r2
   14e00:	orr	r4, r4, r2
   14e04:	strd	r4, [r1]
   14e08:	mov	r0, #9
   14e0c:	pop	{r4, r5, r6, pc}
   14e10:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   14e14:	svceq	0x00e03f80
   14e18:	svcne	0x00c07f00
   14e1c:	ldrb	r2, [r0]
   14e20:	ldrb	r3, [r0, #1]
   14e24:	tst	r3, #128	; 0x80
   14e28:	bne	14e40 <fputs@plt+0x3ca8>
   14e2c:	and	r2, r2, #127	; 0x7f
   14e30:	orr	r3, r3, r2, lsl #7
   14e34:	str	r3, [r1]
   14e38:	mov	r0, #2
   14e3c:	bx	lr
   14e40:	ldrb	ip, [r0, #2]
   14e44:	orr	r2, ip, r2, lsl #14
   14e48:	tst	r2, #128	; 0x80
   14e4c:	bne	14e6c <fputs@plt+0x3cd4>
   14e50:	and	r3, r3, #127	; 0x7f
   14e54:	ldr	r0, [pc, #72]	; 14ea4 <fputs@plt+0x3d0c>
   14e58:	and	r0, r0, r2
   14e5c:	orr	r3, r0, r3, lsl #7
   14e60:	str	r3, [r1]
   14e64:	mov	r0, #3
   14e68:	bx	lr
   14e6c:	push	{r4, r6, r7, lr}
   14e70:	sub	sp, sp, #8
   14e74:	mov	r4, r1
   14e78:	mov	r1, sp
   14e7c:	bl	14c40 <fputs@plt+0x3aa8>
   14e80:	ldrd	r2, [sp]
   14e84:	mov	r7, #0
   14e88:	cmp	r3, r7
   14e8c:	cmpeq	r2, r2
   14e90:	mvnne	r3, #0
   14e94:	strne	r3, [r4]
   14e98:	streq	r2, [r4]
   14e9c:	add	sp, sp, #8
   14ea0:	pop	{r4, r6, r7, pc}
   14ea4:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   14ea8:	asr	r3, r0, #6
   14eac:	and	r3, r3, #1
   14eb0:	add	r0, r0, r3, lsl #3
   14eb4:	add	r0, r0, r3
   14eb8:	and	r0, r0, #15
   14ebc:	bx	lr
   14ec0:	push	{r4, r5, r6, r7, r8, lr}
   14ec4:	mov	r8, r1
   14ec8:	ldrb	r3, [r0]
   14ecc:	cmp	r3, #45	; 0x2d
   14ed0:	beq	14f0c <fputs@plt+0x3d74>
   14ed4:	cmp	r3, #43	; 0x2b
   14ed8:	addeq	r0, r0, #1
   14edc:	moveq	ip, #0
   14ee0:	beq	14f14 <fputs@plt+0x3d7c>
   14ee4:	cmp	r3, #48	; 0x30
   14ee8:	beq	14f84 <fputs@plt+0x3dec>
   14eec:	ldrb	r4, [r0]
   14ef0:	sub	r4, r4, #48	; 0x30
   14ef4:	cmp	r4, #9
   14ef8:	movhi	r4, #0
   14efc:	movhi	r5, #0
   14f00:	bhi	15084 <fputs@plt+0x3eec>
   14f04:	mov	ip, #0
   14f08:	b	14f44 <fputs@plt+0x3dac>
   14f0c:	add	r0, r0, #1
   14f10:	mov	ip, #1
   14f14:	ldrb	r3, [r0]
   14f18:	cmp	r3, #48	; 0x30
   14f1c:	bne	14f2c <fputs@plt+0x3d94>
   14f20:	ldrb	r3, [r0, #1]!
   14f24:	cmp	r3, #48	; 0x30
   14f28:	beq	14f20 <fputs@plt+0x3d88>
   14f2c:	ldrb	r4, [r0]
   14f30:	sub	r4, r4, #48	; 0x30
   14f34:	cmp	r4, #9
   14f38:	movhi	r4, #0
   14f3c:	movhi	r5, #0
   14f40:	bhi	15060 <fputs@plt+0x3ec8>
   14f44:	asr	r5, r4, #31
   14f48:	mov	r2, r0
   14f4c:	add	r0, r0, #10
   14f50:	mov	r1, #10
   14f54:	ldrb	r3, [r2, #1]!
   14f58:	sub	r3, r3, #48	; 0x30
   14f5c:	cmp	r3, #9
   14f60:	bhi	15060 <fputs@plt+0x3ec8>
   14f64:	umull	r6, r7, r4, r1
   14f68:	mla	r7, r1, r5, r7
   14f6c:	adds	r4, r6, r3
   14f70:	adc	r5, r7, r3, asr #31
   14f74:	cmp	r2, r0
   14f78:	bne	14f54 <fputs@plt+0x3dbc>
   14f7c:	mov	r0, #0
   14f80:	pop	{r4, r5, r6, r7, r8, pc}
   14f84:	ldrb	r3, [r0, #1]
   14f88:	and	r3, r3, #223	; 0xdf
   14f8c:	cmp	r3, #88	; 0x58
   14f90:	bne	15048 <fputs@plt+0x3eb0>
   14f94:	ldrb	r2, [r0, #2]
   14f98:	ldr	r3, [pc, #240]	; 15090 <fputs@plt+0x3ef8>
   14f9c:	add	r3, r3, r2
   14fa0:	ldrb	r3, [r3, #320]	; 0x140
   14fa4:	tst	r3, #8
   14fa8:	beq	15050 <fputs@plt+0x3eb8>
   14fac:	add	r3, r0, #2
   14fb0:	cmp	r2, #48	; 0x30
   14fb4:	bne	14fc4 <fputs@plt+0x3e2c>
   14fb8:	ldrb	r2, [r3, #1]!
   14fbc:	cmp	r2, #48	; 0x30
   14fc0:	beq	14fb8 <fputs@plt+0x3e20>
   14fc4:	ldrb	r0, [r3]
   14fc8:	ldr	r2, [pc, #192]	; 15090 <fputs@plt+0x3ef8>
   14fcc:	add	r2, r2, r0
   14fd0:	ldrb	r2, [r2, #320]	; 0x140
   14fd4:	tst	r2, #8
   14fd8:	beq	15038 <fputs@plt+0x3ea0>
   14fdc:	mov	r6, r3
   14fe0:	mov	r4, r3
   14fe4:	mov	r5, #0
   14fe8:	ldr	r7, [pc, #160]	; 15090 <fputs@plt+0x3ef8>
   14fec:	bl	14ea8 <fputs@plt+0x3d10>
   14ff0:	add	r5, r0, r5, lsl #4
   14ff4:	ldrb	r0, [r4, #1]!
   14ff8:	add	r3, r7, r0
   14ffc:	ldrb	r3, [r3, #320]	; 0x140
   15000:	sub	r1, r4, r6
   15004:	ands	r3, r3, #8
   15008:	movne	r2, #1
   1500c:	moveq	r2, #0
   15010:	cmp	r1, #7
   15014:	movgt	r2, #0
   15018:	andle	r2, r2, #1
   1501c:	cmp	r2, #0
   15020:	bne	14fec <fputs@plt+0x3e54>
   15024:	cmp	r5, #0
   15028:	cmpge	r3, #0
   1502c:	beq	1503c <fputs@plt+0x3ea4>
   15030:	mov	r0, #0
   15034:	pop	{r4, r5, r6, r7, r8, pc}
   15038:	mov	r5, #0
   1503c:	str	r5, [r8]
   15040:	mov	r0, #1
   15044:	pop	{r4, r5, r6, r7, r8, pc}
   15048:	mov	ip, #0
   1504c:	b	14f20 <fputs@plt+0x3d88>
   15050:	mov	ip, #0
   15054:	b	14f20 <fputs@plt+0x3d88>
   15058:	mov	r0, #0
   1505c:	pop	{r4, r5, r6, r7, r8, pc}
   15060:	subs	r2, r4, ip
   15064:	sbc	r3, r5, ip, asr #31
   15068:	cmp	r2, #-2147483648	; 0x80000000
   1506c:	sbcs	r3, r3, #0
   15070:	bge	15058 <fputs@plt+0x3ec0>
   15074:	cmp	ip, #0
   15078:	beq	15084 <fputs@plt+0x3eec>
   1507c:	rsbs	r4, r4, #0
   15080:	rsc	r5, r5, #0
   15084:	str	r4, [r8]
   15088:	mov	r0, #1
   1508c:	pop	{r4, r5, r6, r7, r8, pc}
   15090:			; <UNDEFINED> instruction: 0x000813b0
   15094:	push	{lr}		; (str lr, [sp, #-4]!)
   15098:	sub	sp, sp, #12
   1509c:	mov	r3, #0
   150a0:	str	r3, [sp, #4]
   150a4:	cmp	r0, #0
   150a8:	beq	150b4 <fputs@plt+0x3f1c>
   150ac:	add	r1, sp, #4
   150b0:	bl	14ec0 <fputs@plt+0x3d28>
   150b4:	ldr	r0, [sp, #4]
   150b8:	add	sp, sp, #12
   150bc:	pop	{pc}		; (ldr pc, [sp], #4)
   150c0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150c4:	mov	sl, r1
   150c8:	mov	r7, r2
   150cc:	add	r2, r2, r2, lsr #31
   150d0:	asr	r2, r2, #1
   150d4:	add	r2, r2, #1
   150d8:	asr	r3, r2, #31
   150dc:	bl	13b5c <fputs@plt+0x29c4>
   150e0:	subs	r8, r0, #0
   150e4:	beq	15140 <fputs@plt+0x3fa8>
   150e8:	sub	r9, r7, #1
   150ec:	cmp	r9, #0
   150f0:	ble	15148 <fputs@plt+0x3fb0>
   150f4:	mov	r4, #0
   150f8:	add	r6, r4, r4, lsr #31
   150fc:	mov	fp, sl
   15100:	ldrb	r0, [fp, r4]!
   15104:	bl	14ea8 <fputs@plt+0x3d10>
   15108:	mov	r5, r0
   1510c:	ldrb	r0, [fp, #1]
   15110:	bl	14ea8 <fputs@plt+0x3d10>
   15114:	orr	r0, r0, r5, lsl #4
   15118:	strb	r0, [r8, r6, asr #1]
   1511c:	add	r4, r4, #2
   15120:	cmp	r9, r4
   15124:	bgt	150f8 <fputs@plt+0x3f60>
   15128:	sub	r7, r7, #2
   1512c:	bic	r7, r7, #1
   15130:	add	r7, r7, #2
   15134:	add	r7, r7, r7, lsr #31
   15138:	mov	r3, #0
   1513c:	strb	r3, [r8, r7, asr #1]
   15140:	mov	r0, r8
   15144:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15148:	mov	r7, #0
   1514c:	b	15134 <fputs@plt+0x3f9c>
   15150:	push	{r4, r5, r6, r7, r8, r9}
   15154:	ldrd	r4, [r0]
   15158:	cmp	r2, #0
   1515c:	sbcs	r1, r3, #0
   15160:	blt	151a4 <fputs@plt+0x400c>
   15164:	cmp	r4, #1
   15168:	sbcs	r1, r5, #0
   1516c:	blt	1518c <fputs@plt+0x3ff4>
   15170:	mvn	r6, #0
   15174:	mvn	r7, #-2147483648	; 0x80000000
   15178:	subs	r6, r6, r4
   1517c:	sbc	r7, r7, r5
   15180:	cmp	r6, r2
   15184:	sbcs	r1, r7, r3
   15188:	blt	151dc <fputs@plt+0x4044>
   1518c:	adds	r4, r4, r2
   15190:	adc	r5, r5, r3
   15194:	strd	r4, [r0]
   15198:	mov	r0, #0
   1519c:	pop	{r4, r5, r6, r7, r8, r9}
   151a0:	bx	lr
   151a4:	cmp	r4, #0
   151a8:	sbcs	r1, r5, #0
   151ac:	bge	1518c <fputs@plt+0x3ff4>
   151b0:	mov	r6, #1
   151b4:	mov	r7, #-2147483648	; 0x80000000
   151b8:	subs	r6, r6, r4
   151bc:	sbc	r7, r7, r5
   151c0:	adds	r8, r2, #1
   151c4:	adc	r9, r3, #0
   151c8:	cmp	r8, r6
   151cc:	sbcs	r1, r9, r7
   151d0:	movlt	r0, #1
   151d4:	bge	1518c <fputs@plt+0x3ff4>
   151d8:	b	1519c <fputs@plt+0x4004>
   151dc:	mov	r0, #1
   151e0:	b	1519c <fputs@plt+0x4004>
   151e4:	cmp	r0, #0
   151e8:	bxge	lr
   151ec:	cmp	r0, #-2147483648	; 0x80000000
   151f0:	rsbne	r0, r0, #0
   151f4:	mvneq	r0, #-2147483648	; 0x80000000
   151f8:	bx	lr
   151fc:	cmp	r0, r1
   15200:	blt	15238 <fputs@plt+0x40a0>
   15204:	add	r3, r1, #49	; 0x31
   15208:	cmp	r0, r3
   1520c:	bxgt	lr
   15210:	add	r3, r1, #31
   15214:	cmp	r0, r3
   15218:	addgt	r0, r0, #1
   1521c:	suble	r1, r0, r1
   15220:	ldrle	r3, [pc, #76]	; 15274 <fputs@plt+0x40dc>
   15224:	addle	r1, r3, r1
   15228:	ldrble	r1, [r1, #576]	; 0x240
   1522c:	addle	r0, r1, r0
   15230:	sxth	r0, r0
   15234:	bx	lr
   15238:	add	r3, r0, #49	; 0x31
   1523c:	cmp	r1, r3
   15240:	bgt	1526c <fputs@plt+0x40d4>
   15244:	add	r3, r0, #31
   15248:	cmp	r1, r3
   1524c:	addgt	r1, r1, #1
   15250:	suble	r0, r1, r0
   15254:	ldrle	r3, [pc, #24]	; 15274 <fputs@plt+0x40dc>
   15258:	addle	r0, r3, r0
   1525c:	ldrble	r0, [r0, #576]	; 0x240
   15260:	addle	r1, r0, r1
   15264:	sxth	r0, r1
   15268:	bx	lr
   1526c:	mov	r0, r1
   15270:	bx	lr
   15274:			; <UNDEFINED> instruction: 0x000813b0
   15278:	push	{r4, r5}
   1527c:	cmp	r1, #0
   15280:	cmpeq	r0, #7
   15284:	bls	15310 <fputs@plt+0x4178>
   15288:	cmp	r1, #0
   1528c:	cmpeq	r0, #255	; 0xff
   15290:	movls	r3, #40	; 0x28
   15294:	bls	152c4 <fputs@plt+0x412c>
   15298:	mov	r3, #40	; 0x28
   1529c:	add	r3, r3, #40	; 0x28
   152a0:	sxth	r3, r3
   152a4:	lsr	r2, r0, #4
   152a8:	orr	r2, r2, r1, lsl #28
   152ac:	lsr	ip, r1, #4
   152b0:	mov	r0, r2
   152b4:	mov	r1, ip
   152b8:	cmp	ip, #0
   152bc:	cmpeq	r2, #255	; 0xff
   152c0:	bhi	1529c <fputs@plt+0x4104>
   152c4:	cmp	r1, #0
   152c8:	cmpeq	r0, #15
   152cc:	bls	152ec <fputs@plt+0x4154>
   152d0:	add	r3, r3, #10
   152d4:	sxth	r3, r3
   152d8:	lsrs	r1, r1, #1
   152dc:	rrx	r0, r0
   152e0:	cmp	r1, #0
   152e4:	cmpeq	r0, #15
   152e8:	bhi	152d0 <fputs@plt+0x4138>
   152ec:	and	r0, r0, #7
   152f0:	lsl	r0, r0, #1
   152f4:	sub	r3, r3, #10
   152f8:	ldr	r2, [pc, #76]	; 1534c <fputs@plt+0x41b4>
   152fc:	ldrh	r0, [r2, r0]
   15300:	add	r3, r0, r3
   15304:	sxth	r0, r3
   15308:	pop	{r4, r5}
   1530c:	bx	lr
   15310:	cmp	r1, #0
   15314:	cmpeq	r0, #1
   15318:	movls	r0, #0
   1531c:	bls	15308 <fputs@plt+0x4170>
   15320:	mov	r3, #40	; 0x28
   15324:	sub	r3, r3, #10
   15328:	sxth	r3, r3
   1532c:	adds	r4, r0, r0
   15330:	adc	r5, r1, r1
   15334:	mov	r0, r4
   15338:	mov	r1, r5
   1533c:	cmp	r5, #0
   15340:	cmpeq	r4, #7
   15344:	bls	15324 <fputs@plt+0x418c>
   15348:	b	152ec <fputs@plt+0x4154>
   1534c:	andeq	r1, r8, r0, lsl r6
   15350:	add	r2, r0, #1
   15354:	ldrb	r3, [r0]
   15358:	cmp	r3, #0
   1535c:	beq	15388 <fputs@plt+0x41f0>
   15360:	mov	r0, #0
   15364:	ldr	r1, [pc, #36]	; 15390 <fputs@plt+0x41f8>
   15368:	add	r3, r1, r3
   1536c:	ldrb	r3, [r3, #64]	; 0x40
   15370:	eor	r3, r3, r0, lsl #3
   15374:	eor	r0, r0, r3
   15378:	ldrb	r3, [r2], #1
   1537c:	cmp	r3, #0
   15380:	bne	15368 <fputs@plt+0x41d0>
   15384:	bx	lr
   15388:	mov	r0, #0
   1538c:	bx	lr
   15390:			; <UNDEFINED> instruction: 0x000813b0
   15394:	cmp	r1, #0
   15398:	beq	153f0 <fputs@plt+0x4258>
   1539c:	ldr	r3, [r1]
   153a0:	cmp	r3, #0
   153a4:	beq	153e4 <fputs@plt+0x424c>
   153a8:	ldr	ip, [r1, #4]
   153ac:	add	r3, r3, #1
   153b0:	str	r3, [r1]
   153b4:	str	r2, [r1, #4]
   153b8:	cmp	ip, #0
   153bc:	beq	153f0 <fputs@plt+0x4258>
   153c0:	str	ip, [r2]
   153c4:	ldr	r3, [ip, #4]
   153c8:	str	r3, [r2, #4]
   153cc:	ldr	r3, [ip, #4]
   153d0:	cmp	r3, #0
   153d4:	strne	r2, [r3]
   153d8:	streq	r2, [r0, #8]
   153dc:	str	r2, [ip, #4]
   153e0:	bx	lr
   153e4:	add	r3, r3, #1
   153e8:	str	r3, [r1]
   153ec:	str	r2, [r1, #4]
   153f0:	ldr	r3, [r0, #8]
   153f4:	str	r3, [r2]
   153f8:	ldr	r3, [r0, #8]
   153fc:	cmp	r3, #0
   15400:	strne	r2, [r3, #4]
   15404:	mov	r3, #0
   15408:	str	r3, [r2, #4]
   1540c:	str	r2, [r0, #8]
   15410:	bx	lr
   15414:	push	{r4, r5, r6, r7, r8, lr}
   15418:	mov	r7, r0
   1541c:	mov	r6, r1
   15420:	mov	r8, r2
   15424:	ldr	r4, [r0, #12]
   15428:	cmp	r4, #0
   1542c:	beq	15484 <fputs@plt+0x42ec>
   15430:	mov	r0, r1
   15434:	bl	15350 <fputs@plt+0x41b8>
   15438:	ldr	r1, [r7]
   1543c:	bl	7dcec <fputs@plt+0x6cb54>
   15440:	add	r3, r4, r1, lsl #3
   15444:	ldr	r5, [r3, #4]
   15448:	ldr	r4, [r4, r1, lsl #3]
   1544c:	str	r1, [r8]
   15450:	cmp	r4, #0
   15454:	beq	15494 <fputs@plt+0x42fc>
   15458:	mov	r1, r6
   1545c:	ldr	r0, [r5, #12]
   15460:	bl	13ec8 <fputs@plt+0x2d30>
   15464:	cmp	r0, #0
   15468:	beq	1547c <fputs@plt+0x42e4>
   1546c:	ldr	r5, [r5]
   15470:	subs	r4, r4, #1
   15474:	bne	15458 <fputs@plt+0x42c0>
   15478:	mov	r5, #0
   1547c:	mov	r0, r5
   15480:	pop	{r4, r5, r6, r7, r8, pc}
   15484:	ldr	r5, [r0, #8]
   15488:	ldr	r4, [r0, #4]
   1548c:	mov	r1, #0
   15490:	b	1544c <fputs@plt+0x42b4>
   15494:	mov	r5, #0
   15498:	b	1547c <fputs@plt+0x42e4>
   1549c:	push	{lr}		; (str lr, [sp, #-4]!)
   154a0:	sub	sp, sp, #12
   154a4:	add	r2, sp, #4
   154a8:	bl	15414 <fputs@plt+0x427c>
   154ac:	cmp	r0, #0
   154b0:	ldrne	r0, [r0, #8]
   154b4:	moveq	r0, #0
   154b8:	add	sp, sp, #12
   154bc:	pop	{pc}		; (ldr pc, [sp], #4)
   154c0:	push	{r4, r5, r6, lr}
   154c4:	mov	r4, r0
   154c8:	mov	r5, r1
   154cc:	mov	r6, r2
   154d0:	ldr	r3, [pc, #48]	; 15508 <fputs@plt+0x4370>
   154d4:	ldr	r3, [r3, #528]	; 0x210
   154d8:	blx	r3
   154dc:	cmp	r0, #0
   154e0:	beq	154ec <fputs@plt+0x4354>
   154e4:	mov	r0, #0
   154e8:	pop	{r4, r5, r6, pc}
   154ec:	ldr	r3, [pc, #20]	; 15508 <fputs@plt+0x4370>
   154f0:	ldr	r3, [r3, #516]	; 0x204
   154f4:	mov	r2, r6
   154f8:	mov	r1, r5
   154fc:	mov	r0, r4
   15500:	blx	r3
   15504:	pop	{r4, r5, r6, pc}
   15508:	andeq	sl, r9, r8, lsr r1
   1550c:	cmp	r0, #13
   15510:	beq	15558 <fputs@plt+0x43c0>
   15514:	bgt	15538 <fputs@plt+0x43a0>
   15518:	cmp	r0, #4
   1551c:	beq	15558 <fputs@plt+0x43c0>
   15520:	cmp	r0, #11
   15524:	beq	15558 <fputs@plt+0x43c0>
   15528:	cmp	r0, #1
   1552c:	bne	15550 <fputs@plt+0x43b8>
   15530:	mov	r0, #3
   15534:	bx	lr
   15538:	cmp	r0, #37	; 0x25
   1553c:	beq	15558 <fputs@plt+0x43c0>
   15540:	cmp	r0, #110	; 0x6e
   15544:	beq	15558 <fputs@plt+0x43c0>
   15548:	cmp	r0, #16
   1554c:	beq	15558 <fputs@plt+0x43c0>
   15550:	mov	r0, r1
   15554:	bx	lr
   15558:	mov	r0, #5
   1555c:	bx	lr
   15560:	ldr	r3, [r0, #8]
   15564:	cmp	r3, #0
   15568:	beq	155bc <fputs@plt+0x4424>
   1556c:	push	{r4, lr}
   15570:	sub	sp, sp, #104	; 0x68
   15574:	mov	r4, r0
   15578:	ldr	r3, [pc, #68]	; 155c4 <fputs@plt+0x442c>
   1557c:	ldr	r3, [r3, #324]	; 0x144
   15580:	mov	r1, sp
   15584:	ldr	r0, [r0, #32]
   15588:	blx	r3
   1558c:	cmp	r0, #0
   15590:	movne	r0, #1
   15594:	bne	155b4 <fputs@plt+0x441c>
   15598:	ldr	r3, [r4, #8]
   1559c:	ldrd	r0, [r3, #8]
   155a0:	ldrd	r2, [sp, #96]	; 0x60
   155a4:	cmp	r1, r3
   155a8:	cmpeq	r0, r2
   155ac:	movne	r0, #1
   155b0:	moveq	r0, #0
   155b4:	add	sp, sp, #104	; 0x68
   155b8:	pop	{r4, pc}
   155bc:	mov	r0, #0
   155c0:	bx	lr
   155c4:	andeq	sl, r9, r8, lsr r1
   155c8:	push	{r4, lr}
   155cc:	sub	sp, sp, #32
   155d0:	ldrh	r3, [r0, #18]
   155d4:	and	r3, r3, #3
   155d8:	cmp	r3, #1
   155dc:	beq	15600 <fputs@plt+0x4468>
   155e0:	ldr	r3, [pc, #140]	; 15674 <fputs@plt+0x44dc>
   155e4:	ldr	r3, [r3, #360]	; 0x168
   155e8:	mov	r2, r1
   155ec:	mov	r1, #13
   155f0:	ldr	r0, [r0, #12]
   155f4:	blx	r3
   155f8:	add	sp, sp, #32
   155fc:	pop	{r4, pc}
   15600:	ldr	r4, [r0, #8]
   15604:	ldrb	r3, [r4, #21]
   15608:	cmp	r3, #0
   1560c:	movne	r0, #0
   15610:	bne	155f8 <fputs@plt+0x4460>
   15614:	strh	r3, [sp, #2]
   15618:	ldr	r1, [pc, #84]	; 15674 <fputs@plt+0x44dc>
   1561c:	ldr	r2, [r1, #608]	; 0x260
   15620:	add	r2, r2, #2
   15624:	asr	r3, r2, #31
   15628:	strd	r2, [sp, #8]
   1562c:	ldr	r2, [pc, #68]	; 15678 <fputs@plt+0x44e0>
   15630:	mov	r3, #0
   15634:	strd	r2, [sp, #16]
   15638:	add	r2, sp, #32
   1563c:	mov	r3, #1
   15640:	strh	r3, [r2, #-32]!	; 0xffffffe0
   15644:	ldr	r3, [r1, #360]	; 0x168
   15648:	mov	r1, #13
   1564c:	ldr	r0, [r0, #12]
   15650:	blx	r3
   15654:	cmp	r0, #0
   15658:	blt	155f8 <fputs@plt+0x4460>
   1565c:	mov	r3, #1
   15660:	strb	r3, [r4, #21]
   15664:	ldr	r3, [r4, #32]
   15668:	add	r3, r3, #1
   1566c:	str	r3, [r4, #32]
   15670:	b	155f8 <fputs@plt+0x4460>
   15674:	andeq	sl, r9, r8, lsr r1
   15678:	strdeq	r0, [r0], -lr
   1567c:	mov	r0, #0
   15680:	str	r0, [r1]
   15684:	bx	lr
   15688:	mov	r0, #0
   1568c:	bx	lr
   15690:	mov	r0, #0
   15694:	bx	lr
   15698:	push	{r4, lr}
   1569c:	mov	r4, r1
   156a0:	ldr	r3, [pc, #32]	; 156c8 <fputs@plt+0x4530>
   156a4:	ldr	r3, [r3, #300]	; 0x12c
   156a8:	mov	r1, #0
   156ac:	ldr	r0, [r0, #24]
   156b0:	blx	r3
   156b4:	clz	r0, r0
   156b8:	lsr	r0, r0, #5
   156bc:	str	r0, [r4]
   156c0:	mov	r0, #0
   156c4:	pop	{r4, pc}
   156c8:	andeq	sl, r9, r8, lsr r1
   156cc:	mov	r0, #4096	; 0x1000
   156d0:	bx	lr
   156d4:	ldrh	r0, [r0, #18]
   156d8:	and	r0, r0, #16
   156dc:	cmp	r0, #0
   156e0:	movne	r0, #4096	; 0x1000
   156e4:	moveq	r0, #0
   156e8:	bx	lr
   156ec:	push	{r4, lr}
   156f0:	ldr	r3, [pc, #40]	; 15720 <fputs@plt+0x4588>
   156f4:	ldr	r3, [r3, #576]	; 0x240
   156f8:	blx	r3
   156fc:	cmp	r0, #32768	; 0x8000
   15700:	blt	15718 <fputs@plt+0x4580>
   15704:	add	r3, r0, #32512	; 0x7f00
   15708:	cmp	r0, #0
   1570c:	addlt	r0, r3, #255	; 0xff
   15710:	asr	r0, r0, #15
   15714:	pop	{r4, pc}
   15718:	mov	r0, #1
   1571c:	pop	{r4, pc}
   15720:	andeq	sl, r9, r8, lsr r1
   15724:	bx	lr
   15728:	push	{r4, lr}
   1572c:	mov	r4, r0
   15730:	ldr	r0, [r0, #72]	; 0x48
   15734:	cmp	r0, #0
   15738:	popeq	{r4, pc}
   1573c:	ldr	r3, [pc, #36]	; 15768 <fputs@plt+0x45d0>
   15740:	ldr	r3, [r3, #552]	; 0x228
   15744:	ldr	r1, [r4, #56]	; 0x38
   15748:	blx	r3
   1574c:	mov	r3, #0
   15750:	str	r3, [r4, #72]	; 0x48
   15754:	mov	r2, #0
   15758:	mov	r3, #0
   1575c:	strd	r2, [r4, #48]	; 0x30
   15760:	strd	r2, [r4, #56]	; 0x38
   15764:	pop	{r4, pc}
   15768:	andeq	sl, r9, r8, lsr r1
   1576c:	push	{r4, lr}
   15770:	ldr	r3, [sp, #8]
   15774:	cmp	r3, #0
   15778:	beq	15790 <fputs@plt+0x45f8>
   1577c:	ldr	r3, [r0, #44]	; 0x2c
   15780:	sub	r3, r3, #1
   15784:	str	r3, [r0, #44]	; 0x2c
   15788:	mov	r0, #0
   1578c:	pop	{r4, pc}
   15790:	bl	15728 <fputs@plt+0x4590>
   15794:	b	15788 <fputs@plt+0x45f0>
   15798:	ldr	r0, [pc]	; 157a0 <fputs@plt+0x4608>
   1579c:	bx	lr
   157a0:	andeq	r1, r8, r0, lsr #12
   157a4:	ldr	r0, [pc]	; 157ac <fputs@plt+0x4614>
   157a8:	bx	lr
   157ac:	andeq	r1, r8, ip, ror #12
   157b0:	ldr	r0, [pc]	; 157b8 <fputs@plt+0x4620>
   157b4:	bx	lr
   157b8:			; <UNDEFINED> instruction: 0x000816b8
   157bc:	push	{r4, lr}
   157c0:	sub	sp, sp, #104	; 0x68
   157c4:	mov	r0, r1
   157c8:	mov	r4, r3
   157cc:	cmp	r2, #0
   157d0:	bne	15814 <fputs@plt+0x467c>
   157d4:	ldr	r3, [pc, #88]	; 15834 <fputs@plt+0x469c>
   157d8:	ldr	r3, [r3, #324]	; 0x144
   157dc:	mov	r1, sp
   157e0:	blx	r3
   157e4:	cmp	r0, #0
   157e8:	movne	r3, #0
   157ec:	bne	15804 <fputs@plt+0x466c>
   157f0:	ldrd	r2, [sp, #48]	; 0x30
   157f4:	cmp	r2, #1
   157f8:	sbcs	r3, r3, #0
   157fc:	movge	r3, #1
   15800:	movlt	r3, #0
   15804:	str	r3, [r4]
   15808:	mov	r0, #0
   1580c:	add	sp, sp, #104	; 0x68
   15810:	pop	{r4, pc}
   15814:	ldr	r3, [pc, #24]	; 15834 <fputs@plt+0x469c>
   15818:	ldr	r3, [r3, #300]	; 0x12c
   1581c:	mov	r1, #6
   15820:	blx	r3
   15824:	clz	r0, r0
   15828:	lsr	r0, r0, #5
   1582c:	str	r0, [r4]
   15830:	b	15808 <fputs@plt+0x4670>
   15834:	andeq	sl, r9, r8, lsr r1
   15838:	push	{r4, r5, r6, r7, r8, lr}
   1583c:	mov	r4, r0
   15840:	sub	r7, r1, #1
   15844:	ldr	r3, [r0]
   15848:	cmp	r7, r3
   1584c:	bcs	15930 <fputs@plt+0x4798>
   15850:	ldr	r5, [r4, #8]
   15854:	cmp	r5, #0
   15858:	beq	15894 <fputs@plt+0x46fc>
   1585c:	mov	r1, r5
   15860:	mov	r0, r7
   15864:	bl	7db00 <fputs@plt+0x6c968>
   15868:	mov	r6, r0
   1586c:	mov	r1, r5
   15870:	mov	r0, r7
   15874:	bl	7dcec <fputs@plt+0x6cb54>
   15878:	mov	r7, r1
   1587c:	add	r4, r4, r6, lsl #2
   15880:	ldr	r4, [r4, #12]
   15884:	cmp	r4, #0
   15888:	bne	15850 <fputs@plt+0x46b8>
   1588c:	mov	r0, #0
   15890:	pop	{r4, r5, r6, r7, r8, pc}
   15894:	ldr	r3, [r4]
   15898:	cmp	r3, #4000	; 0xfa0
   1589c:	bls	15910 <fputs@plt+0x4778>
   158a0:	add	r0, r7, #1
   158a4:	ldr	r3, [pc, #156]	; 15948 <fputs@plt+0x47b0>
   158a8:	umull	r2, r3, r3, r7
   158ac:	lsr	r3, r3, #3
   158b0:	rsb	r2, r3, r3, lsl #5
   158b4:	add	r3, r3, r2, lsl #2
   158b8:	sub	r3, r7, r3
   158bc:	add	r2, r4, r3, lsl #2
   158c0:	ldr	r2, [r2, #12]
   158c4:	cmp	r2, #0
   158c8:	beq	15938 <fputs@plt+0x47a0>
   158cc:	cmp	r0, r2
   158d0:	beq	15940 <fputs@plt+0x47a8>
   158d4:	ldr	ip, [pc, #108]	; 15948 <fputs@plt+0x47b0>
   158d8:	add	r2, r3, #1
   158dc:	umull	r1, r3, ip, r2
   158e0:	lsr	r3, r3, #3
   158e4:	rsb	r1, r3, r3, lsl #5
   158e8:	add	r3, r3, r1, lsl #2
   158ec:	sub	r3, r2, r3
   158f0:	add	r2, r4, r3, lsl #2
   158f4:	ldr	r2, [r2, #12]
   158f8:	cmp	r2, #0
   158fc:	beq	15928 <fputs@plt+0x4790>
   15900:	cmp	r0, r2
   15904:	bne	158d8 <fputs@plt+0x4740>
   15908:	mov	r0, #1
   1590c:	pop	{r4, r5, r6, r7, r8, pc}
   15910:	add	r4, r4, r7, lsr #3
   15914:	ldrb	r0, [r4, #12]
   15918:	and	r7, r7, #7
   1591c:	asr	r0, r0, r7
   15920:	and	r0, r0, #1
   15924:	pop	{r4, r5, r6, r7, r8, pc}
   15928:	mov	r0, #0
   1592c:	pop	{r4, r5, r6, r7, r8, pc}
   15930:	mov	r0, #0
   15934:	pop	{r4, r5, r6, r7, r8, pc}
   15938:	mov	r0, #0
   1593c:	pop	{r4, r5, r6, r7, r8, pc}
   15940:	mov	r0, #1
   15944:	pop	{r4, r5, r6, r7, r8, pc}
   15948:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1594c:	cmp	r0, #0
   15950:	beq	15968 <fputs@plt+0x47d0>
   15954:	push	{r4, lr}
   15958:	bl	15838 <fputs@plt+0x46a0>
   1595c:	adds	r0, r0, #0
   15960:	movne	r0, #1
   15964:	pop	{r4, pc}
   15968:	mov	r0, #0
   1596c:	bx	lr
   15970:	ldr	r3, [r0, #28]
   15974:	tst	r1, #1
   15978:	beq	159c0 <fputs@plt+0x4828>
   1597c:	ldr	r2, [r3, #8]
   15980:	cmp	r0, r2
   15984:	beq	159fc <fputs@plt+0x4864>
   15988:	ldr	r2, [r0, #32]
   1598c:	cmp	r2, #0
   15990:	ldrne	ip, [r0, #36]	; 0x24
   15994:	strne	ip, [r2, #36]	; 0x24
   15998:	ldreq	r2, [r0, #36]	; 0x24
   1599c:	streq	r2, [r3, #4]
   159a0:	ldr	r2, [r0, #36]	; 0x24
   159a4:	cmp	r2, #0
   159a8:	beq	15a34 <fputs@plt+0x489c>
   159ac:	ldr	ip, [r0, #32]
   159b0:	str	ip, [r2, #32]
   159b4:	mov	r2, #0
   159b8:	str	r2, [r0, #32]
   159bc:	str	r2, [r0, #36]	; 0x24
   159c0:	tst	r1, #2
   159c4:	bxeq	lr
   159c8:	ldr	r2, [r3]
   159cc:	str	r2, [r0, #32]
   159d0:	cmp	r2, #0
   159d4:	strne	r0, [r2, #36]	; 0x24
   159d8:	beq	15a58 <fputs@plt+0x48c0>
   159dc:	str	r0, [r3]
   159e0:	ldr	r2, [r3, #8]
   159e4:	cmp	r2, #0
   159e8:	bxne	lr
   159ec:	ldrh	r2, [r0, #24]
   159f0:	tst	r2, #8
   159f4:	streq	r0, [r3, #8]
   159f8:	bx	lr
   159fc:	ldr	r2, [r0, #36]	; 0x24
   15a00:	cmp	r2, #0
   15a04:	beq	15a2c <fputs@plt+0x4894>
   15a08:	ldrh	ip, [r2, #24]
   15a0c:	tst	ip, #8
   15a10:	beq	15a2c <fputs@plt+0x4894>
   15a14:	ldr	r2, [r2, #36]	; 0x24
   15a18:	cmp	r2, #0
   15a1c:	beq	15a2c <fputs@plt+0x4894>
   15a20:	ldrh	ip, [r2, #24]
   15a24:	tst	ip, #8
   15a28:	bne	15a14 <fputs@plt+0x487c>
   15a2c:	str	r2, [r3, #8]
   15a30:	b	15988 <fputs@plt+0x47f0>
   15a34:	ldr	r2, [r0, #32]
   15a38:	str	r2, [r3]
   15a3c:	cmp	r2, #0
   15a40:	bne	159b4 <fputs@plt+0x481c>
   15a44:	ldrb	r2, [r3, #32]
   15a48:	cmp	r2, #0
   15a4c:	movne	r2, #2
   15a50:	strbne	r2, [r3, #33]	; 0x21
   15a54:	b	159b4 <fputs@plt+0x481c>
   15a58:	str	r0, [r3, #4]
   15a5c:	ldrb	r2, [r3, #32]
   15a60:	cmp	r2, #0
   15a64:	movne	r2, #1
   15a68:	strbne	r2, [r3, #33]	; 0x21
   15a6c:	b	159dc <fputs@plt+0x4844>
   15a70:	ldr	r3, [r0, #28]
   15a74:	ldrb	r2, [r3, #32]
   15a78:	cmp	r2, #0
   15a7c:	bxeq	lr
   15a80:	push	{r4, lr}
   15a84:	ldr	r2, [pc, #20]	; 15aa0 <fputs@plt+0x4908>
   15a88:	ldr	r4, [r2, #140]	; 0x8c
   15a8c:	mov	r2, #0
   15a90:	ldr	r1, [r0]
   15a94:	ldr	r0, [r3, #44]	; 0x2c
   15a98:	blx	r4
   15a9c:	pop	{r4, pc}
   15aa0:	andeq	sl, r9, r8, lsr r1
   15aa4:	mov	r3, r0
   15aa8:	ldr	r0, [r0, #16]
   15aac:	cmp	r0, #0
   15ab0:	bxge	lr
   15ab4:	push	{r4, lr}
   15ab8:	asr	r1, r0, #31
   15abc:	rsbs	r0, r0, #0
   15ac0:	rsc	r1, r1, #0
   15ac4:	lsl	r2, r1, #10
   15ac8:	orr	r2, r2, r0, lsr #22
   15acc:	lsl	ip, r0, #10
   15ad0:	mov	r0, ip
   15ad4:	mov	r1, r2
   15ad8:	ldr	r2, [r3, #24]
   15adc:	ldr	r3, [r3, #28]
   15ae0:	add	r2, r2, r3
   15ae4:	asr	r3, r2, #31
   15ae8:	bl	7e304 <fputs@plt+0x6d16c>
   15aec:	pop	{r4, pc}
   15af0:	ldr	r3, [r0, #24]
   15af4:	cmp	r3, #0
   15af8:	bne	15b04 <fputs@plt+0x496c>
   15afc:	mov	r0, r3
   15b00:	bx	lr
   15b04:	push	{r4, r5, r6, r7, r8, lr}
   15b08:	mov	r5, r1
   15b0c:	mov	r4, r0
   15b10:	ldr	r1, [r0, #28]
   15b14:	ldr	r3, [pc, #100]	; 15b80 <fputs@plt+0x49e8>
   15b18:	ldr	r3, [r3, #124]	; 0x7c
   15b1c:	ldrb	r2, [r0, #32]
   15b20:	add	r1, r1, #40	; 0x28
   15b24:	mov	r0, r5
   15b28:	blx	r3
   15b2c:	subs	r6, r0, #0
   15b30:	moveq	r3, #7
   15b34:	beq	15b78 <fputs@plt+0x49e0>
   15b38:	ldr	r3, [pc, #64]	; 15b80 <fputs@plt+0x49e8>
   15b3c:	ldr	r7, [r3, #128]	; 0x80
   15b40:	mov	r0, r4
   15b44:	bl	15aa4 <fputs@plt+0x490c>
   15b48:	mov	r1, r0
   15b4c:	mov	r0, r6
   15b50:	blx	r7
   15b54:	ldr	r0, [r4, #44]	; 0x2c
   15b58:	cmp	r0, #0
   15b5c:	beq	15b6c <fputs@plt+0x49d4>
   15b60:	ldr	r3, [pc, #24]	; 15b80 <fputs@plt+0x49e8>
   15b64:	ldr	r3, [r3, #152]	; 0x98
   15b68:	blx	r3
   15b6c:	str	r6, [r4, #44]	; 0x2c
   15b70:	str	r5, [r4, #24]
   15b74:	mov	r3, #0
   15b78:	mov	r0, r3
   15b7c:	pop	{r4, r5, r6, r7, r8, pc}
   15b80:	andeq	sl, r9, r8, lsr r1
   15b84:	ldr	r2, [r0, #28]
   15b88:	ldr	r3, [r2, #12]
   15b8c:	sub	r3, r3, #1
   15b90:	str	r3, [r2, #12]
   15b94:	ldrh	r3, [r0, #26]
   15b98:	sub	r3, r3, #1
   15b9c:	sxth	r3, r3
   15ba0:	strh	r3, [r0, #26]
   15ba4:	cmp	r3, #0
   15ba8:	bxne	lr
   15bac:	push	{r4, lr}
   15bb0:	ldrh	r3, [r0, #24]
   15bb4:	tst	r3, #1
   15bb8:	bne	15bd4 <fputs@plt+0x4a3c>
   15bbc:	ldr	r3, [r0, #36]	; 0x24
   15bc0:	cmp	r3, #0
   15bc4:	popeq	{r4, pc}
   15bc8:	mov	r1, #3
   15bcc:	bl	15970 <fputs@plt+0x47d8>
   15bd0:	pop	{r4, pc}
   15bd4:	bl	15a70 <fputs@plt+0x48d8>
   15bd8:	pop	{r4, pc}
   15bdc:	push	{r4, lr}
   15be0:	mov	r4, r0
   15be4:	ldrh	r3, [r0, #24]
   15be8:	tst	r3, #2
   15bec:	bne	15c20 <fputs@plt+0x4a88>
   15bf0:	ldr	r2, [r4, #28]
   15bf4:	ldr	r3, [r2, #12]
   15bf8:	sub	r3, r3, #1
   15bfc:	str	r3, [r2, #12]
   15c00:	ldr	r0, [r4, #28]
   15c04:	ldr	r3, [pc, #32]	; 15c2c <fputs@plt+0x4a94>
   15c08:	ldr	r3, [r3, #140]	; 0x8c
   15c0c:	mov	r2, #1
   15c10:	ldr	r1, [r4]
   15c14:	ldr	r0, [r0, #44]	; 0x2c
   15c18:	blx	r3
   15c1c:	pop	{r4, pc}
   15c20:	mov	r1, #1
   15c24:	bl	15970 <fputs@plt+0x47d8>
   15c28:	b	15bf0 <fputs@plt+0x4a58>
   15c2c:	andeq	sl, r9, r8, lsr r1
   15c30:	ldrh	r3, [r0, #24]
   15c34:	tst	r3, #33	; 0x21
   15c38:	bxeq	lr
   15c3c:	bic	r2, r3, #32
   15c40:	uxth	r2, r2
   15c44:	tst	r3, #1
   15c48:	bne	15c54 <fputs@plt+0x4abc>
   15c4c:	strh	r2, [r0, #24]
   15c50:	bx	lr
   15c54:	push	{r4, lr}
   15c58:	eor	r2, r2, #3
   15c5c:	strh	r2, [r0, #24]
   15c60:	mov	r1, #2
   15c64:	bl	15970 <fputs@plt+0x47d8>
   15c68:	pop	{r4, pc}
   15c6c:	ldrh	r3, [r0, #24]
   15c70:	tst	r3, #2
   15c74:	bxeq	lr
   15c78:	push	{r4, lr}
   15c7c:	mov	r4, r0
   15c80:	mov	r1, #1
   15c84:	bl	15970 <fputs@plt+0x47d8>
   15c88:	ldrh	r3, [r4, #24]
   15c8c:	bic	r3, r3, #14
   15c90:	orr	r3, r3, #1
   15c94:	strh	r3, [r4, #24]
   15c98:	ldrsh	r3, [r4, #26]
   15c9c:	cmp	r3, #0
   15ca0:	popne	{r4, pc}
   15ca4:	mov	r0, r4
   15ca8:	bl	15a70 <fputs@plt+0x48d8>
   15cac:	pop	{r4, pc}
   15cb0:	push	{r4, lr}
   15cb4:	mov	r4, r0
   15cb8:	ldr	r0, [r0]
   15cbc:	cmp	r0, #0
   15cc0:	popeq	{r4, pc}
   15cc4:	bl	15c6c <fputs@plt+0x4ad4>
   15cc8:	ldr	r0, [r4]
   15ccc:	cmp	r0, #0
   15cd0:	bne	15cc4 <fputs@plt+0x4b2c>
   15cd4:	pop	{r4, pc}
   15cd8:	push	{r4, r5, r6, lr}
   15cdc:	mov	r4, r0
   15ce0:	mov	r5, r1
   15ce4:	ldr	r0, [r0, #28]
   15ce8:	ldr	r3, [pc, #56]	; 15d28 <fputs@plt+0x4b90>
   15cec:	ldr	r6, [r3, #144]	; 0x90
   15cf0:	mov	r3, r1
   15cf4:	ldr	r2, [r4, #20]
   15cf8:	ldr	r1, [r4]
   15cfc:	ldr	r0, [r0, #44]	; 0x2c
   15d00:	blx	r6
   15d04:	str	r5, [r4, #20]
   15d08:	ldrh	r3, [r4, #24]
   15d0c:	and	r3, r3, #10
   15d10:	cmp	r3, #10
   15d14:	popne	{r4, r5, r6, pc}
   15d18:	mov	r1, #3
   15d1c:	mov	r0, r4
   15d20:	bl	15970 <fputs@plt+0x47d8>
   15d24:	pop	{r4, r5, r6, pc}
   15d28:	andeq	sl, r9, r8, lsr r1
   15d2c:	sub	sp, sp, #40	; 0x28
   15d30:	mov	r3, sp
   15d34:	b	15d5c <fputs@plt+0x4bc4>
   15d38:	ldr	ip, [r0, #20]
   15d3c:	ldr	r2, [r1, #20]
   15d40:	cmp	ip, r2
   15d44:	strcc	r0, [r3, #12]
   15d48:	movcc	r3, r0
   15d4c:	ldrcc	r0, [r0, #12]
   15d50:	strcs	r1, [r3, #12]
   15d54:	movcs	r3, r1
   15d58:	ldrcs	r1, [r1, #12]
   15d5c:	cmp	r0, #0
   15d60:	cmpne	r1, #0
   15d64:	bne	15d38 <fputs@plt+0x4ba0>
   15d68:	cmp	r0, #0
   15d6c:	strne	r0, [r3, #12]
   15d70:	beq	15d80 <fputs@plt+0x4be8>
   15d74:	ldr	r0, [sp, #12]
   15d78:	add	sp, sp, #40	; 0x28
   15d7c:	bx	lr
   15d80:	cmp	r1, #0
   15d84:	strne	r1, [r3, #12]
   15d88:	moveq	r2, #0
   15d8c:	streq	r2, [r3, #12]
   15d90:	b	15d74 <fputs@plt+0x4bdc>
   15d94:	ldr	r2, [r0, #20]
   15d98:	ldr	r1, [r0, #28]
   15d9c:	ldr	ip, [r0, #24]
   15da0:	str	ip, [r1, #24]
   15da4:	ldr	r1, [r0, #24]
   15da8:	ldr	ip, [r0, #28]
   15dac:	str	ip, [r1, #28]
   15db0:	mov	r1, #0
   15db4:	str	r1, [r0, #24]
   15db8:	str	r1, [r0, #28]
   15dbc:	mov	r1, #1
   15dc0:	strb	r1, [r0, #12]
   15dc4:	ldr	r3, [r2, #36]	; 0x24
   15dc8:	sub	r3, r3, #1
   15dcc:	str	r3, [r2, #36]	; 0x24
   15dd0:	bx	lr
   15dd4:	ldr	r0, [r0, #40]	; 0x28
   15dd8:	bx	lr
   15ddc:	push	{r4, r5, r6, lr}
   15de0:	mov	r5, r0
   15de4:	mov	r4, r1
   15de8:	mov	r6, r3
   15dec:	ldr	r1, [r0, #44]	; 0x2c
   15df0:	mov	r0, r2
   15df4:	bl	7dcec <fputs@plt+0x6cb54>
   15df8:	ldr	r3, [r5, #48]	; 0x30
   15dfc:	add	r0, r3, r1, lsl #2
   15e00:	ldr	r2, [r3, r1, lsl #2]
   15e04:	cmp	r4, r2
   15e08:	bne	15e14 <fputs@plt+0x4c7c>
   15e0c:	b	15e24 <fputs@plt+0x4c8c>
   15e10:	mov	r2, r3
   15e14:	ldr	r3, [r2, #16]
   15e18:	cmp	r4, r3
   15e1c:	bne	15e10 <fputs@plt+0x4c78>
   15e20:	add	r0, r2, #16
   15e24:	ldr	r3, [r4, #16]
   15e28:	str	r3, [r0]
   15e2c:	ldr	r1, [r5, #44]	; 0x2c
   15e30:	mov	r0, r6
   15e34:	bl	7dcec <fputs@plt+0x6cb54>
   15e38:	str	r6, [r4, #8]
   15e3c:	ldr	r3, [r5, #48]	; 0x30
   15e40:	ldr	r3, [r3, r1, lsl #2]
   15e44:	str	r3, [r4, #16]
   15e48:	ldr	r3, [r5, #48]	; 0x30
   15e4c:	str	r4, [r3, r1, lsl #2]
   15e50:	ldr	r3, [r5, #32]
   15e54:	cmp	r6, r3
   15e58:	strhi	r6, [r5, #32]
   15e5c:	pop	{r4, r5, r6, pc}
   15e60:	push	{r4, lr}
   15e64:	mov	r4, r0
   15e68:	ldrh	r3, [r0, #24]
   15e6c:	cmp	r3, #0
   15e70:	beq	15e90 <fputs@plt+0x4cf8>
   15e74:	ldrh	r3, [r4, #24]
   15e78:	sub	r3, r3, #1
   15e7c:	strh	r3, [r4, #24]
   15e80:	ldr	r0, [r4, #16]
   15e84:	add	r3, r0, #16
   15e88:	str	r3, [r4, #16]
   15e8c:	pop	{r4, pc}
   15e90:	mov	r2, #1016	; 0x3f8
   15e94:	mov	r3, #0
   15e98:	ldr	r0, [r0, #4]
   15e9c:	bl	13b5c <fputs@plt+0x29c4>
   15ea0:	cmp	r0, #0
   15ea4:	beq	15ec8 <fputs@plt+0x4d30>
   15ea8:	ldr	r3, [r4]
   15eac:	str	r3, [r0]
   15eb0:	str	r0, [r4]
   15eb4:	add	r0, r0, #8
   15eb8:	str	r0, [r4, #16]
   15ebc:	mov	r3, #63	; 0x3f
   15ec0:	strh	r3, [r4, #24]
   15ec4:	b	15e74 <fputs@plt+0x4cdc>
   15ec8:	mov	r0, #0
   15ecc:	pop	{r4, pc}
   15ed0:	push	{r4, r5, r6, lr}
   15ed4:	mov	r6, r0
   15ed8:	mov	r4, r2
   15edc:	mov	r5, r3
   15ee0:	bl	15e60 <fputs@plt+0x4cc8>
   15ee4:	cmp	r0, #0
   15ee8:	popeq	{r4, r5, r6, pc}
   15eec:	strd	r4, [r0]
   15ef0:	mov	r3, #0
   15ef4:	str	r3, [r0, #8]
   15ef8:	ldr	r1, [r6, #12]
   15efc:	cmp	r1, r3
   15f00:	streq	r0, [r6, #8]
   15f04:	beq	15f2c <fputs@plt+0x4d94>
   15f08:	ldrh	ip, [r6, #26]
   15f0c:	tst	ip, #1
   15f10:	beq	15f28 <fputs@plt+0x4d90>
   15f14:	ldrd	r2, [r1]
   15f18:	cmp	r2, r4
   15f1c:	sbcs	r3, r3, r5
   15f20:	bicge	ip, ip, #1
   15f24:	strhge	ip, [r6, #26]
   15f28:	str	r0, [r1, #8]
   15f2c:	str	r0, [r6, #12]
   15f30:	pop	{r4, r5, r6, pc}
   15f34:	push	{r4, r5, lr}
   15f38:	sub	sp, sp, #20
   15f3c:	mov	ip, sp
   15f40:	b	15f5c <fputs@plt+0x4dc4>
   15f44:	cmp	r4, r2
   15f48:	sbcs	r3, r5, r3
   15f4c:	strlt	r1, [ip, #8]
   15f50:	movlt	ip, r1
   15f54:	ldrlt	r1, [r1, #8]
   15f58:	ldrge	r0, [r0, #8]
   15f5c:	cmp	r0, #0
   15f60:	cmpne	r1, #0
   15f64:	beq	15f8c <fputs@plt+0x4df4>
   15f68:	ldrd	r2, [r0]
   15f6c:	ldrd	r4, [r1]
   15f70:	cmp	r2, r4
   15f74:	sbcs	lr, r3, r5
   15f78:	bge	15f44 <fputs@plt+0x4dac>
   15f7c:	str	r0, [ip, #8]
   15f80:	mov	ip, r0
   15f84:	ldr	r0, [r0, #8]
   15f88:	b	15f5c <fputs@plt+0x4dc4>
   15f8c:	cmp	r0, #0
   15f90:	moveq	r0, r1
   15f94:	str	r0, [ip, #8]
   15f98:	ldr	r0, [sp, #8]
   15f9c:	add	sp, sp, #20
   15fa0:	pop	{r4, r5, pc}
   15fa4:	push	{r4, r5, lr}
   15fa8:	sub	sp, sp, #12
   15fac:	mov	r4, r0
   15fb0:	mov	r5, r2
   15fb4:	ldr	r0, [r0, #12]
   15fb8:	cmp	r0, #0
   15fbc:	streq	r4, [r1]
   15fc0:	beq	15fd4 <fputs@plt+0x4e3c>
   15fc4:	add	r2, sp, #4
   15fc8:	bl	15fa4 <fputs@plt+0x4e0c>
   15fcc:	ldr	r3, [sp, #4]
   15fd0:	str	r4, [r3, #8]
   15fd4:	ldr	r0, [r4, #8]
   15fd8:	cmp	r0, #0
   15fdc:	streq	r4, [r5]
   15fe0:	beq	15ff0 <fputs@plt+0x4e58>
   15fe4:	mov	r2, r5
   15fe8:	add	r1, r4, #8
   15fec:	bl	15fa4 <fputs@plt+0x4e0c>
   15ff0:	add	sp, sp, #12
   15ff4:	pop	{r4, r5, pc}
   15ff8:	push	{r4, r5, r6, lr}
   15ffc:	ldr	r4, [r0]
   16000:	cmp	r4, #0
   16004:	beq	1604c <fputs@plt+0x4eb4>
   16008:	cmp	r1, #1
   1600c:	beq	16054 <fputs@plt+0x4ebc>
   16010:	mov	r5, r0
   16014:	sub	r6, r1, #1
   16018:	mov	r1, r6
   1601c:	bl	15ff8 <fputs@plt+0x4e60>
   16020:	ldr	r4, [r5]
   16024:	cmp	r4, #0
   16028:	moveq	r4, r0
   1602c:	beq	1604c <fputs@plt+0x4eb4>
   16030:	str	r0, [r4, #12]
   16034:	ldr	r3, [r4, #8]
   16038:	str	r3, [r5]
   1603c:	mov	r1, r6
   16040:	mov	r0, r5
   16044:	bl	15ff8 <fputs@plt+0x4e60>
   16048:	str	r0, [r4, #8]
   1604c:	mov	r0, r4
   16050:	pop	{r4, r5, r6, pc}
   16054:	ldr	r3, [r4, #8]
   16058:	str	r3, [r0]
   1605c:	mov	r3, #0
   16060:	str	r3, [r4, #8]
   16064:	str	r3, [r4, #12]
   16068:	b	1604c <fputs@plt+0x4eb4>
   1606c:	push	{r4, r5, lr}
   16070:	sub	sp, sp, #12
   16074:	ldr	r4, [r0, #8]
   16078:	str	r4, [sp, #4]
   1607c:	mov	r3, #0
   16080:	str	r3, [r0, #8]
   16084:	str	r3, [r0, #12]
   16088:	cmp	r4, r3
   1608c:	beq	160d8 <fputs@plt+0x4f40>
   16090:	mov	r5, #1
   16094:	b	1609c <fputs@plt+0x4f04>
   16098:	mov	r4, r3
   1609c:	ldr	r3, [r4, #8]
   160a0:	str	r3, [sp, #4]
   160a4:	str	r0, [r4, #12]
   160a8:	mov	r1, r5
   160ac:	add	r0, sp, #4
   160b0:	bl	15ff8 <fputs@plt+0x4e60>
   160b4:	str	r0, [r4, #8]
   160b8:	add	r5, r5, #1
   160bc:	ldr	r3, [sp, #4]
   160c0:	mov	r0, r4
   160c4:	cmp	r3, #0
   160c8:	bne	16098 <fputs@plt+0x4f00>
   160cc:	mov	r0, r4
   160d0:	add	sp, sp, #12
   160d4:	pop	{r4, r5, pc}
   160d8:	mov	r4, r0
   160dc:	b	160cc <fputs@plt+0x4f34>
   160e0:	ldr	r3, [r0, #64]	; 0x40
   160e4:	ldr	r2, [r3]
   160e8:	cmp	r2, #0
   160ec:	beq	16130 <fputs@plt+0x4f98>
   160f0:	push	{r4, r5, r6, lr}
   160f4:	mov	r5, r1
   160f8:	mov	r4, r0
   160fc:	ldrb	r1, [r0, #14]
   16100:	cmp	r1, #0
   16104:	movne	r0, #0
   16108:	beq	1611c <fputs@plt+0x4f84>
   1610c:	ldrb	r3, [r4, #18]
   16110:	cmp	r3, #5
   16114:	strbne	r5, [r4, #18]
   16118:	pop	{r4, r5, r6, pc}
   1611c:	ldr	r2, [r2, #32]
   16120:	mov	r1, r5
   16124:	mov	r0, r3
   16128:	blx	r2
   1612c:	b	1610c <fputs@plt+0x4f74>
   16130:	mov	r0, #0
   16134:	bx	lr
   16138:	ldrb	r2, [r0, #18]
   1613c:	cmp	r2, #5
   16140:	movne	r3, #0
   16144:	moveq	r3, #1
   16148:	cmp	r2, r1
   1614c:	orrlt	r3, r3, #1
   16150:	cmp	r3, #0
   16154:	bne	16160 <fputs@plt+0x4fc8>
   16158:	mov	r0, #0
   1615c:	bx	lr
   16160:	push	{r4, r5, r6, lr}
   16164:	mov	r5, r1
   16168:	mov	r4, r0
   1616c:	ldrb	r3, [r0, #14]
   16170:	cmp	r3, #0
   16174:	beq	161a0 <fputs@plt+0x5008>
   16178:	ldrb	r2, [r4, #18]
   1617c:	cmp	r5, #4
   16180:	movne	r3, #0
   16184:	moveq	r3, #1
   16188:	cmp	r2, #5
   1618c:	orrne	r3, r3, #1
   16190:	cmp	r3, #0
   16194:	bne	161bc <fputs@plt+0x5024>
   16198:	mov	r0, #0
   1619c:	pop	{r4, r5, r6, pc}
   161a0:	ldr	r0, [r0, #64]	; 0x40
   161a4:	ldr	r3, [r0]
   161a8:	ldr	r3, [r3, #28]
   161ac:	blx	r3
   161b0:	cmp	r0, #0
   161b4:	popne	{r4, r5, r6, pc}
   161b8:	b	16178 <fputs@plt+0x4fe0>
   161bc:	strb	r5, [r4, #18]
   161c0:	mov	r0, #0
   161c4:	pop	{r4, r5, r6, pc}
   161c8:	push	{r4, r5, r6, lr}
   161cc:	ldrd	r4, [r0, #80]	; 0x50
   161d0:	orrs	r3, r4, r5
   161d4:	beq	16200 <fputs@plt+0x5068>
   161d8:	ldr	r6, [r0, #156]	; 0x9c
   161dc:	mov	r2, r6
   161e0:	mov	r3, #0
   161e4:	subs	r0, r4, #1
   161e8:	sbc	r1, r5, #0
   161ec:	bl	7e304 <fputs@plt+0x6d16c>
   161f0:	adds	r0, r0, #1
   161f4:	adc	r1, r1, #0
   161f8:	umull	r4, r5, r0, r6
   161fc:	mla	r5, r6, r1, r5
   16200:	mov	r0, r4
   16204:	mov	r1, r5
   16208:	pop	{r4, r5, r6, pc}
   1620c:	uxtb	r3, r1
   16210:	cmp	r3, #10
   16214:	cmpne	r3, #13
   16218:	streq	r1, [r0, #44]	; 0x2c
   1621c:	moveq	r3, #6
   16220:	strbeq	r3, [r0, #17]
   16224:	mov	r0, r1
   16228:	bx	lr
   1622c:	push	{r4, lr}
   16230:	mov	r4, r0
   16234:	ldrb	r3, [r0, #13]
   16238:	cmp	r3, #0
   1623c:	beq	1624c <fputs@plt+0x50b4>
   16240:	mov	r3, #512	; 0x200
   16244:	str	r3, [r4, #156]	; 0x9c
   16248:	pop	{r4, pc}
   1624c:	ldr	r0, [r0, #64]	; 0x40
   16250:	bl	137a4 <fputs@plt+0x260c>
   16254:	tst	r0, #4096	; 0x1000
   16258:	bne	16240 <fputs@plt+0x50a8>
   1625c:	ldr	r0, [r4, #64]	; 0x40
   16260:	ldr	r3, [r0]
   16264:	ldr	r3, [r3, #44]	; 0x2c
   16268:	cmp	r3, #0
   1626c:	beq	16288 <fputs@plt+0x50f0>
   16270:	blx	r3
   16274:	cmp	r0, #31
   16278:	movle	r0, #512	; 0x200
   1627c:	bgt	1628c <fputs@plt+0x50f4>
   16280:	str	r0, [r4, #156]	; 0x9c
   16284:	pop	{r4, pc}
   16288:	mov	r0, #4096	; 0x1000
   1628c:	cmp	r0, #65536	; 0x10000
   16290:	movge	r0, #65536	; 0x10000
   16294:	b	16280 <fputs@plt+0x50e8>
   16298:	ldr	ip, [r0, #64]	; 0x40
   1629c:	ldr	r3, [ip]
   162a0:	cmp	r3, #0
   162a4:	bxeq	lr
   162a8:	ldr	r3, [r3]
   162ac:	cmp	r3, #2
   162b0:	bxle	lr
   162b4:	push	{lr}		; (str lr, [sp, #-4]!)
   162b8:	sub	sp, sp, #12
   162bc:	mov	r3, r0
   162c0:	ldrd	r0, [r0, #136]	; 0x88
   162c4:	add	r2, sp, #8
   162c8:	strd	r0, [r2, #-8]!
   162cc:	cmp	r0, #1
   162d0:	sbcs	r1, r1, #0
   162d4:	movge	r1, #1
   162d8:	movlt	r1, #0
   162dc:	strb	r1, [r3, #23]
   162e0:	mov	r1, #18
   162e4:	mov	r0, ip
   162e8:	bl	13790 <fputs@plt+0x25f8>
   162ec:	add	sp, sp, #12
   162f0:	pop	{pc}		; (ldr pc, [sp], #4)
   162f4:	ldrb	r3, [r0, #13]
   162f8:	cmp	r3, #0
   162fc:	beq	16350 <fputs@plt+0x51b8>
   16300:	mov	r3, #1
   16304:	strb	r3, [r0, #7]
   16308:	mov	r3, #0
   1630c:	strb	r3, [r0, #8]
   16310:	strb	r3, [r0, #9]
   16314:	mov	r3, #0
   16318:	strb	r3, [r0, #12]
   1631c:	strb	r3, [r0, #10]
   16320:	ldrb	r3, [r0, #12]
   16324:	strb	r3, [r0, #11]
   16328:	ldrb	r2, [r0, #8]
   1632c:	cmp	r2, #0
   16330:	orrne	r3, r3, #32
   16334:	strbne	r3, [r0, #11]
   16338:	tst	r1, #32
   1633c:	ldrb	r3, [r0, #21]
   16340:	bicne	r3, r3, #1
   16344:	orreq	r3, r3, #1
   16348:	strb	r3, [r0, #21]
   1634c:	bx	lr
   16350:	and	r3, r1, #7
   16354:	cmp	r3, #1
   16358:	movne	r2, #0
   1635c:	moveq	r2, #1
   16360:	strb	r2, [r0, #7]
   16364:	cmp	r3, #2
   16368:	movls	r2, #0
   1636c:	movhi	r2, #1
   16370:	strb	r2, [r0, #8]
   16374:	cmp	r3, #4
   16378:	movne	r2, #0
   1637c:	moveq	r2, #1
   16380:	strb	r2, [r0, #9]
   16384:	cmp	r3, #1
   16388:	beq	16314 <fputs@plt+0x517c>
   1638c:	tst	r1, #8
   16390:	movne	r3, #3
   16394:	strbne	r3, [r0, #12]
   16398:	strbne	r3, [r0, #10]
   1639c:	bne	16320 <fputs@plt+0x5188>
   163a0:	tst	r1, #16
   163a4:	mov	r3, #2
   163a8:	strb	r3, [r0, #12]
   163ac:	movne	r3, #3
   163b0:	strb	r3, [r0, #10]
   163b4:	b	16320 <fputs@plt+0x5188>
   163b8:	push	{r4, r5, r6, lr}
   163bc:	mov	r4, r0
   163c0:	mov	r6, r1
   163c4:	mov	r1, r6
   163c8:	mov	r0, r4
   163cc:	bl	16138 <fputs@plt+0x4fa0>
   163d0:	mov	r5, r0
   163d4:	cmp	r0, #5
   163d8:	bne	163f0 <fputs@plt+0x5258>
   163dc:	ldr	r3, [r4, #184]	; 0xb8
   163e0:	ldr	r0, [r4, #188]	; 0xbc
   163e4:	blx	r3
   163e8:	cmp	r0, #0
   163ec:	bne	163c4 <fputs@plt+0x522c>
   163f0:	mov	r0, r5
   163f4:	pop	{r4, r5, r6, pc}
   163f8:	push	{r4, lr}
   163fc:	mov	r4, r0
   16400:	ldrb	r3, [r0, #7]
   16404:	cmp	r3, #0
   16408:	beq	1641c <fputs@plt+0x5284>
   1640c:	add	r1, r4, #88	; 0x58
   16410:	ldr	r0, [r4, #68]	; 0x44
   16414:	bl	13768 <fputs@plt+0x25d0>
   16418:	pop	{r4, pc}
   1641c:	mov	r1, #2
   16420:	ldr	r0, [r0, #68]	; 0x44
   16424:	bl	13754 <fputs@plt+0x25bc>
   16428:	cmp	r0, #0
   1642c:	popne	{r4, pc}
   16430:	b	1640c <fputs@plt+0x5274>
   16434:	push	{r4, lr}
   16438:	mov	r4, r0
   1643c:	ldr	r0, [r0, #64]	; 0x40
   16440:	ldr	r3, [r0]
   16444:	cmp	r3, #0
   16448:	beq	16468 <fputs@plt+0x52d0>
   1644c:	mov	r2, r1
   16450:	mov	r1, #21
   16454:	bl	1377c <fputs@plt+0x25e4>
   16458:	cmp	r0, #12
   1645c:	beq	16468 <fputs@plt+0x52d0>
   16460:	cmp	r0, #0
   16464:	popne	{r4, pc}
   16468:	ldrb	r3, [r4, #7]
   1646c:	cmp	r3, #0
   16470:	beq	1647c <fputs@plt+0x52e4>
   16474:	mov	r0, #0
   16478:	pop	{r4, pc}
   1647c:	ldrb	r1, [r4, #12]
   16480:	ldr	r0, [r4, #64]	; 0x40
   16484:	bl	13754 <fputs@plt+0x25bc>
   16488:	pop	{r4, pc}
   1648c:	ldrb	r3, [r0, #14]
   16490:	cmp	r3, #0
   16494:	bne	164c8 <fputs@plt+0x5330>
   16498:	ldrb	r3, [r0, #4]
   1649c:	cmp	r3, #0
   164a0:	bne	164d0 <fputs@plt+0x5338>
   164a4:	ldr	r3, [r0, #64]	; 0x40
   164a8:	ldr	r3, [r3]
   164ac:	ldr	r2, [r3]
   164b0:	cmp	r2, #1
   164b4:	ble	164d8 <fputs@plt+0x5340>
   164b8:	ldr	r0, [r3, #52]	; 0x34
   164bc:	adds	r0, r0, #0
   164c0:	movne	r0, #1
   164c4:	bx	lr
   164c8:	mov	r0, #0
   164cc:	bx	lr
   164d0:	mov	r0, #1
   164d4:	bx	lr
   164d8:	mov	r0, #0
   164dc:	bx	lr
   164e0:	push	{r4, r5, lr}
   164e4:	ldr	ip, [sp, #12]
   164e8:	add	r2, r1, r2
   164ec:	cmp	r3, #0
   164f0:	ldrne	lr, [r3]
   164f4:	ldrne	r5, [r3, #4]
   164f8:	moveq	r5, #0
   164fc:	moveq	lr, r5
   16500:	cmp	r0, #0
   16504:	beq	16534 <fputs@plt+0x539c>
   16508:	ldr	r3, [r1], #8
   1650c:	add	r3, r5, r3
   16510:	add	lr, lr, r3
   16514:	ldr	r3, [r1, #-4]
   16518:	add	r3, lr, r3
   1651c:	add	r5, r5, r3
   16520:	cmp	r2, r1
   16524:	bhi	16508 <fputs@plt+0x5370>
   16528:	str	lr, [ip]
   1652c:	str	r5, [ip, #4]
   16530:	pop	{r4, r5, pc}
   16534:	ldr	r4, [r1]
   16538:	lsr	r0, r4, #24
   1653c:	add	r0, r0, r4, lsl #24
   16540:	add	r0, r0, r5
   16544:	lsl	r3, r4, #8
   16548:	and	r3, r3, #16711680	; 0xff0000
   1654c:	add	r0, r0, r3
   16550:	lsr	r4, r4, #8
   16554:	and	r4, r4, #65280	; 0xff00
   16558:	add	r0, r0, r4
   1655c:	add	lr, lr, r0
   16560:	ldr	r0, [r1, #4]
   16564:	lsr	r3, r0, #24
   16568:	add	r3, r3, r0, lsl #24
   1656c:	add	r3, r3, r5
   16570:	lsl	r4, r0, #8
   16574:	and	r4, r4, #16711680	; 0xff0000
   16578:	add	r3, r3, r4
   1657c:	lsr	r0, r0, #8
   16580:	and	r0, r0, #65280	; 0xff00
   16584:	add	r3, r3, r0
   16588:	add	r5, lr, r3
   1658c:	add	r1, r1, #8
   16590:	cmp	r2, r1
   16594:	bhi	16534 <fputs@plt+0x539c>
   16598:	b	16528 <fputs@plt+0x5390>
   1659c:	ldrb	r3, [r0, #43]	; 0x2b
   165a0:	cmp	r3, #2
   165a4:	bxeq	lr
   165a8:	push	{r4, lr}
   165ac:	ldr	r0, [r0, #4]
   165b0:	ldr	r3, [r0]
   165b4:	ldr	r3, [r3, #60]	; 0x3c
   165b8:	blx	r3
   165bc:	pop	{r4, pc}
   165c0:	ldrb	r3, [r0, #43]	; 0x2b
   165c4:	cmp	r3, #0
   165c8:	beq	165d4 <fputs@plt+0x543c>
   165cc:	mov	r0, #0
   165d0:	bx	lr
   165d4:	push	{r4, lr}
   165d8:	mov	r3, #6
   165dc:	mov	r2, #1
   165e0:	ldr	r0, [r0, #4]
   165e4:	bl	137b8 <fputs@plt+0x2620>
   165e8:	pop	{r4, pc}
   165ec:	ldrb	r3, [r0, #43]	; 0x2b
   165f0:	cmp	r3, #0
   165f4:	bxne	lr
   165f8:	push	{r4, lr}
   165fc:	mov	r3, #5
   16600:	mov	r2, #1
   16604:	ldr	r0, [r0, #4]
   16608:	bl	137b8 <fputs@plt+0x2620>
   1660c:	pop	{r4, pc}
   16610:	ldrb	r3, [r0, #43]	; 0x2b
   16614:	cmp	r3, #0
   16618:	beq	16624 <fputs@plt+0x548c>
   1661c:	mov	r0, #0
   16620:	bx	lr
   16624:	push	{r4, lr}
   16628:	mov	r3, #10
   1662c:	ldr	r0, [r0, #4]
   16630:	bl	137b8 <fputs@plt+0x2620>
   16634:	pop	{r4, pc}
   16638:	ldrb	r3, [r0, #43]	; 0x2b
   1663c:	cmp	r3, #0
   16640:	bxne	lr
   16644:	push	{r4, lr}
   16648:	mov	r3, #9
   1664c:	ldr	r0, [r0, #4]
   16650:	bl	137b8 <fputs@plt+0x2620>
   16654:	pop	{r4, pc}
   16658:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1665c:	mov	r8, r0
   16660:	mov	r5, r1
   16664:	mov	r9, r2
   16668:	mov	r7, r3
   1666c:	ldr	r6, [sp, #32]
   16670:	mov	r2, r6
   16674:	mov	r1, r7
   16678:	mov	r0, r8
   1667c:	bl	16610 <fputs@plt+0x5478>
   16680:	mov	r4, r0
   16684:	adds	r3, r5, #0
   16688:	movne	r3, #1
   1668c:	cmp	r0, #5
   16690:	movne	r3, #0
   16694:	cmp	r3, #0
   16698:	beq	166ac <fputs@plt+0x5514>
   1669c:	mov	r0, r9
   166a0:	blx	r5
   166a4:	cmp	r0, #0
   166a8:	bne	16670 <fputs@plt+0x54d8>
   166ac:	mov	r0, r4
   166b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   166b4:	push	{r4, r5, lr}
   166b8:	sub	sp, sp, #12
   166bc:	mov	r4, r0
   166c0:	mov	r5, r1
   166c4:	ldr	r3, [r0, #216]	; 0xd8
   166c8:	cmp	r3, #0
   166cc:	beq	16704 <fputs@plt+0x556c>
   166d0:	ldrsh	r2, [r3, #40]	; 0x28
   166d4:	cmp	r2, #0
   166d8:	blt	16704 <fputs@plt+0x556c>
   166dc:	ldr	r0, [r3, #72]	; 0x48
   166e0:	cmp	r0, #0
   166e4:	beq	16704 <fputs@plt+0x556c>
   166e8:	ldr	r3, [r4, #164]	; 0xa4
   166ec:	cmp	r0, r3
   166f0:	strhi	r0, [r4, #164]	; 0xa4
   166f4:	str	r0, [r5]
   166f8:	mov	r0, #0
   166fc:	add	sp, sp, #12
   16700:	pop	{r4, r5, pc}
   16704:	mov	r2, #0
   16708:	mov	r3, #0
   1670c:	strd	r2, [sp]
   16710:	ldr	r0, [r4, #64]	; 0x40
   16714:	ldr	r3, [r0]
   16718:	cmp	r3, #0
   1671c:	beq	16730 <fputs@plt+0x5598>
   16720:	mov	r1, sp
   16724:	bl	13768 <fputs@plt+0x25d0>
   16728:	cmp	r0, #0
   1672c:	bne	166fc <fputs@plt+0x5564>
   16730:	ldr	r2, [r4, #160]	; 0xa0
   16734:	asr	r3, r2, #31
   16738:	ldrd	r0, [sp]
   1673c:	adds	r0, r0, r2
   16740:	adc	r1, r1, r3
   16744:	subs	r0, r0, #1
   16748:	sbc	r1, r1, #0
   1674c:	bl	7e304 <fputs@plt+0x6d16c>
   16750:	b	166e8 <fputs@plt+0x5550>
   16754:	ldrb	r3, [r0, #44]	; 0x2c
   16758:	cmp	r3, #0
   1675c:	bne	16768 <fputs@plt+0x55d0>
   16760:	mov	r0, #0
   16764:	bx	lr
   16768:	push	{r4, lr}
   1676c:	mov	r4, r0
   16770:	mov	r2, #1
   16774:	mov	r1, #0
   16778:	bl	16638 <fputs@plt+0x54a0>
   1677c:	mov	r3, #0
   16780:	strb	r3, [r4, #44]	; 0x2c
   16784:	str	r3, [r4, #104]	; 0x68
   16788:	strb	r3, [r4, #47]	; 0x2f
   1678c:	mov	r0, #0
   16790:	pop	{r4, pc}
   16794:	push	{r4, lr}
   16798:	mov	r4, r0
   1679c:	bl	16754 <fputs@plt+0x55bc>
   167a0:	ldrsh	r1, [r4, #40]	; 0x28
   167a4:	cmp	r1, #0
   167a8:	poplt	{r4, pc}
   167ac:	add	r1, r1, #3
   167b0:	mov	r0, r4
   167b4:	bl	165ec <fputs@plt+0x5454>
   167b8:	mvn	r3, #0
   167bc:	strh	r3, [r4, #40]	; 0x28
   167c0:	pop	{r4, pc}
   167c4:	push	{r4, r5, r6, r7, r8, r9, lr}
   167c8:	sub	sp, sp, #12
   167cc:	mov	r7, r0
   167d0:	mov	r9, r1
   167d4:	mov	r8, r2
   167d8:	ldrd	r4, [sp, #40]	; 0x28
   167dc:	ldrd	r2, [r0, #8]
   167e0:	cmp	r4, r2
   167e4:	sbcs	r1, r5, r3
   167e8:	bge	16800 <fputs@plt+0x5668>
   167ec:	adds	r0, r4, r8
   167f0:	adc	r1, r5, r8, asr #31
   167f4:	cmp	r0, r2
   167f8:	sbcs	r1, r1, r3
   167fc:	bge	16824 <fputs@plt+0x568c>
   16800:	ldr	r0, [r7, #4]
   16804:	strd	r4, [sp]
   16808:	mov	r2, r8
   1680c:	mov	r1, r9
   16810:	bl	1371c <fputs@plt+0x2584>
   16814:	mov	r3, r0
   16818:	mov	r0, r3
   1681c:	add	sp, sp, #12
   16820:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16824:	sub	r6, r2, r4
   16828:	strd	r4, [sp]
   1682c:	mov	r2, r6
   16830:	mov	r1, r9
   16834:	ldr	r0, [r7, #4]
   16838:	bl	1371c <fputs@plt+0x2584>
   1683c:	subs	r3, r0, #0
   16840:	bne	16818 <fputs@plt+0x5680>
   16844:	sub	r8, r8, r6
   16848:	ldr	r1, [r7, #16]
   1684c:	and	r1, r1, #19
   16850:	ldr	r0, [r7, #4]
   16854:	bl	13754 <fputs@plt+0x25bc>
   16858:	mov	r3, r0
   1685c:	adds	r0, r0, #0
   16860:	movne	r0, #1
   16864:	cmp	r8, #0
   16868:	orreq	r0, r0, #1
   1686c:	cmp	r0, #0
   16870:	bne	16818 <fputs@plt+0x5680>
   16874:	adds	r4, r4, r6
   16878:	adc	r5, r5, r6, asr #31
   1687c:	add	r9, r9, r6
   16880:	b	16800 <fputs@plt+0x5668>
   16884:	cmp	r1, #0
   16888:	blt	168b4 <fputs@plt+0x571c>
   1688c:	ldrb	r3, [r0, #13]
   16890:	cmp	r3, #0
   16894:	bne	168b4 <fputs@plt+0x571c>
   16898:	ldr	r3, [r0, #216]	; 0xd8
   1689c:	cmp	r3, #0
   168a0:	beq	168b0 <fputs@plt+0x5718>
   168a4:	ldrb	r3, [r3, #43]	; 0x2b
   168a8:	cmp	r3, #2
   168ac:	beq	168b4 <fputs@plt+0x571c>
   168b0:	strb	r1, [r0, #4]
   168b4:	ldrb	r0, [r0, #4]
   168b8:	bx	lr
   168bc:	ldr	r3, [r0, #20]
   168c0:	cmp	r3, #0
   168c4:	bxle	lr
   168c8:	mov	r3, #0
   168cc:	ldr	r2, [r0, #16]
   168d0:	add	r2, r2, r3, lsl #4
   168d4:	ldr	r2, [r2, #4]
   168d8:	cmp	r2, #0
   168dc:	ldrne	r1, [r2, #4]
   168e0:	ldrne	r2, [r2]
   168e4:	strne	r2, [r1, #4]
   168e8:	add	r3, r3, #1
   168ec:	ldr	r2, [r0, #20]
   168f0:	cmp	r2, r3
   168f4:	bgt	168cc <fputs@plt+0x5734>
   168f8:	bx	lr
   168fc:	ldrb	r3, [r0, #9]
   16900:	cmp	r3, #0
   16904:	beq	169a0 <fputs@plt+0x5808>
   16908:	push	{lr}		; (str lr, [sp, #-4]!)
   1690c:	ldr	lr, [r0, #4]
   16910:	ldr	r3, [lr, #76]	; 0x4c
   16914:	cmp	r0, r3
   16918:	beq	16930 <fputs@plt+0x5798>
   1691c:	ldrh	r3, [lr, #22]
   16920:	tst	r3, #32
   16924:	beq	16930 <fputs@plt+0x5798>
   16928:	ldr	r0, [pc, #120]	; 169a8 <fputs@plt+0x5810>
   1692c:	pop	{pc}		; (ldr pc, [sp], #4)
   16930:	ldr	r3, [lr, #72]	; 0x48
   16934:	cmp	r3, #0
   16938:	bne	16964 <fputs@plt+0x57cc>
   1693c:	mov	r0, #0
   16940:	pop	{pc}		; (ldr pc, [sp], #4)
   16944:	ldrh	r3, [lr, #22]
   16948:	orr	r3, r3, #64	; 0x40
   1694c:	strh	r3, [lr, #22]
   16950:	ldr	r0, [pc, #80]	; 169a8 <fputs@plt+0x5810>
   16954:	pop	{pc}		; (ldr pc, [sp], #4)
   16958:	ldr	r3, [r3, #12]
   1695c:	cmp	r3, #0
   16960:	beq	16998 <fputs@plt+0x5800>
   16964:	ldr	ip, [r3]
   16968:	cmp	r0, ip
   1696c:	beq	16958 <fputs@plt+0x57c0>
   16970:	ldr	ip, [r3, #4]
   16974:	cmp	ip, r1
   16978:	bne	16958 <fputs@plt+0x57c0>
   1697c:	ldrb	ip, [r3, #8]
   16980:	cmp	ip, r2
   16984:	beq	16958 <fputs@plt+0x57c0>
   16988:	cmp	r2, #2
   1698c:	beq	16944 <fputs@plt+0x57ac>
   16990:	ldr	r0, [pc, #16]	; 169a8 <fputs@plt+0x5810>
   16994:	pop	{pc}		; (ldr pc, [sp], #4)
   16998:	mov	r0, #0
   1699c:	pop	{pc}		; (ldr pc, [sp], #4)
   169a0:	mov	r0, #0
   169a4:	bx	lr
   169a8:	andeq	r0, r0, r6, lsl #2
   169ac:	ldr	r3, [r0, #8]
   169b0:	cmp	r3, #0
   169b4:	bxeq	lr
   169b8:	ldrb	r2, [r3, #64]	; 0x40
   169bc:	bic	r2, r2, #4
   169c0:	strb	r2, [r3, #64]	; 0x40
   169c4:	ldr	r3, [r3, #8]
   169c8:	cmp	r3, #0
   169cc:	bne	169b8 <fputs@plt+0x5820>
   169d0:	bx	lr
   169d4:	push	{r4, r5, r6, r7, lr}
   169d8:	mov	r7, r3
   169dc:	ldr	ip, [sp, #20]
   169e0:	ldrb	r3, [r0, #11]
   169e4:	cmp	r3, #0
   169e8:	popeq	{r4, r5, r6, r7, pc}
   169ec:	mov	r6, r2
   169f0:	mov	r3, #0
   169f4:	strb	r3, [r0, #11]
   169f8:	ldr	r3, [r0, #4]
   169fc:	ldr	r3, [r3, #8]
   16a00:	cmp	r3, #0
   16a04:	popeq	{r4, r5, r6, r7, pc}
   16a08:	mov	r2, #1
   16a0c:	mov	lr, #0
   16a10:	b	16a24 <fputs@plt+0x588c>
   16a14:	strb	lr, [r3, #66]	; 0x42
   16a18:	ldr	r3, [r3, #8]
   16a1c:	cmp	r3, #0
   16a20:	beq	16a50 <fputs@plt+0x58b8>
   16a24:	ldrb	r1, [r3, #64]	; 0x40
   16a28:	tst	r1, #16
   16a2c:	beq	16a18 <fputs@plt+0x5880>
   16a30:	strb	r2, [r0, #11]
   16a34:	cmp	ip, #0
   16a38:	bne	16a14 <fputs@plt+0x587c>
   16a3c:	ldrd	r4, [r3, #16]
   16a40:	cmp	r5, r7
   16a44:	cmpeq	r4, r6
   16a48:	bne	16a18 <fputs@plt+0x5880>
   16a4c:	b	16a14 <fputs@plt+0x587c>
   16a50:	pop	{r4, r5, r6, r7, pc}
   16a54:	push	{r4, r5, r6, lr}
   16a58:	cmp	r1, #1
   16a5c:	movls	r6, #0
   16a60:	bls	16ab0 <fputs@plt+0x5918>
   16a64:	mov	r3, r1
   16a68:	mov	r5, r0
   16a6c:	ldr	r4, [r0, #36]	; 0x24
   16a70:	ldr	r2, [pc, #64]	; 16ab8 <fputs@plt+0x5920>
   16a74:	umull	r2, r4, r2, r4
   16a78:	lsr	r4, r4, #2
   16a7c:	add	r4, r4, #1
   16a80:	mov	r1, r4
   16a84:	sub	r0, r3, #2
   16a88:	bl	7db00 <fputs@plt+0x6c968>
   16a8c:	mul	r4, r4, r0
   16a90:	add	r6, r4, #2
   16a94:	ldr	r1, [r5, #32]
   16a98:	ldr	r3, [pc, #28]	; 16abc <fputs@plt+0x5924>
   16a9c:	ldr	r0, [r3, #608]	; 0x260
   16aa0:	bl	7db00 <fputs@plt+0x6c968>
   16aa4:	add	r0, r0, #1
   16aa8:	cmp	r6, r0
   16aac:	addeq	r6, r4, #3
   16ab0:	mov	r0, r6
   16ab4:	pop	{r4, r5, r6, pc}
   16ab8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   16abc:	andeq	sl, r9, r8, lsr r1
   16ac0:	push	{r4, r5, r6, r7, r8, lr}
   16ac4:	mov	r5, r0
   16ac8:	mov	r7, r1
   16acc:	mov	r4, r2
   16ad0:	ldrh	r6, [r0, #12]
   16ad4:	ldr	r0, [r2, #12]
   16ad8:	ldr	r3, [r5, #52]	; 0x34
   16adc:	ldr	r1, [r3, #36]	; 0x24
   16ae0:	sub	r1, r1, #4
   16ae4:	sub	r0, r0, r6
   16ae8:	bl	7dcec <fputs@plt+0x6cb54>
   16aec:	add	r1, r1, r6
   16af0:	ldrh	r3, [r5, #10]
   16af4:	cmp	r3, r1
   16af8:	strhge	r1, [r4, #16]
   16afc:	strhlt	r6, [r4, #16]
   16b00:	ldrh	r3, [r4, #16]
   16b04:	ldr	r1, [r4, #8]
   16b08:	add	r1, r1, r3
   16b0c:	sub	r1, r1, r7
   16b10:	add	r1, r1, #4
   16b14:	strh	r1, [r4, #18]
   16b18:	pop	{r4, r5, r6, r7, r8, pc}
   16b1c:	push	{r4, lr}
   16b20:	mov	r4, r2
   16b24:	add	r0, r1, #4
   16b28:	mov	r1, r2
   16b2c:	bl	14c40 <fputs@plt+0x3aa8>
   16b30:	add	r0, r0, #4
   16b34:	strh	r0, [r4, #18]
   16b38:	mov	r3, #0
   16b3c:	str	r3, [r4, #12]
   16b40:	strh	r3, [r4, #16]
   16b44:	str	r3, [r4, #8]
   16b48:	pop	{r4, pc}
   16b4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16b50:	ldrb	r3, [r1]
   16b54:	cmp	r3, #127	; 0x7f
   16b58:	movls	lr, r3
   16b5c:	movls	r8, r1
   16b60:	bls	16b94 <fputs@plt+0x59fc>
   16b64:	add	r6, r1, #8
   16b68:	and	lr, r3, #127	; 0x7f
   16b6c:	mov	r8, r1
   16b70:	ldrb	ip, [r8, #1]!
   16b74:	and	r3, ip, #127	; 0x7f
   16b78:	orr	lr, r3, lr, lsl #7
   16b7c:	lsr	ip, ip, #7
   16b80:	cmp	r6, r8
   16b84:	movls	ip, #0
   16b88:	andhi	ip, ip, #1
   16b8c:	cmp	ip, #0
   16b90:	bne	16b70 <fputs@plt+0x59d8>
   16b94:	add	r3, r8, #1
   16b98:	ldrb	ip, [r8, #1]
   16b9c:	uxtb	r6, ip
   16ba0:	mov	r7, #0
   16ba4:	cmp	r7, #0
   16ba8:	cmpeq	r6, #127	; 0x7f
   16bac:	bls	16c1c <fputs@plt+0x5a84>
   16bb0:	add	r8, r8, #8
   16bb4:	and	r6, ip, #127	; 0x7f
   16bb8:	uxtb	r6, r6
   16bbc:	mov	r7, #0
   16bc0:	mov	ip, r3
   16bc4:	b	16bcc <fputs@plt+0x5a34>
   16bc8:	mov	ip, r3
   16bcc:	add	r3, ip, #1
   16bd0:	ldrb	r9, [ip, #1]
   16bd4:	lsl	r5, r7, #7
   16bd8:	orr	r5, r5, r6, lsr #25
   16bdc:	lsl	r4, r6, #7
   16be0:	and	sl, r9, #127	; 0x7f
   16be4:	orr	r6, r4, sl
   16be8:	mov	r7, r5
   16bec:	tst	r9, #128	; 0x80
   16bf0:	beq	16c1c <fputs@plt+0x5a84>
   16bf4:	cmp	r8, r3
   16bf8:	bhi	16bc8 <fputs@plt+0x5a30>
   16bfc:	lsl	r5, r7, #8
   16c00:	orr	r5, r5, r6, lsr #24
   16c04:	lsl	r4, r6, #8
   16c08:	ldrb	r6, [r3, #1]
   16c0c:	mov	r7, #0
   16c10:	orr	r6, r6, r4
   16c14:	orr	r7, r7, r5
   16c18:	add	r3, ip, #2
   16c1c:	add	r3, r3, #1
   16c20:	strd	r6, [r2]
   16c24:	str	lr, [r2, #12]
   16c28:	str	r3, [r2, #8]
   16c2c:	ldrh	ip, [r0, #10]
   16c30:	cmp	lr, ip
   16c34:	bhi	16c5c <fputs@plt+0x5ac4>
   16c38:	uxth	lr, lr
   16c3c:	sub	r3, r3, r1
   16c40:	add	r3, lr, r3
   16c44:	uxth	r3, r3
   16c48:	cmp	r3, #3
   16c4c:	movls	r3, #4
   16c50:	strh	r3, [r2, #18]
   16c54:	strh	lr, [r2, #16]
   16c58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16c5c:	bl	16ac0 <fputs@plt+0x5928>
   16c60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16c64:	push	{r4, r5, r6, lr}
   16c68:	ldrb	r3, [r0, #6]
   16c6c:	add	ip, r1, r3
   16c70:	ldrb	r3, [r1, r3]
   16c74:	mov	lr, r3
   16c78:	cmp	r3, #127	; 0x7f
   16c7c:	bls	16cac <fputs@plt+0x5b14>
   16c80:	add	r5, ip, #8
   16c84:	and	lr, r3, #127	; 0x7f
   16c88:	ldrb	r3, [ip, #1]!
   16c8c:	and	r4, r3, #127	; 0x7f
   16c90:	orr	lr, r4, lr, lsl #7
   16c94:	lsr	r3, r3, #7
   16c98:	cmp	r5, ip
   16c9c:	movls	r3, #0
   16ca0:	andhi	r3, r3, #1
   16ca4:	cmp	r3, #0
   16ca8:	bne	16c88 <fputs@plt+0x5af0>
   16cac:	add	ip, ip, #1
   16cb0:	str	lr, [r2]
   16cb4:	mov	r3, #0
   16cb8:	str	r3, [r2, #4]
   16cbc:	str	lr, [r2, #12]
   16cc0:	str	ip, [r2, #8]
   16cc4:	ldrh	r3, [r0, #10]
   16cc8:	cmp	lr, r3
   16ccc:	bhi	16cf8 <fputs@plt+0x5b60>
   16cd0:	uxth	lr, lr
   16cd4:	sub	ip, ip, r1
   16cd8:	add	ip, lr, ip
   16cdc:	uxth	ip, ip
   16ce0:	cmp	ip, #3
   16ce4:	strhhi	ip, [r2, #18]
   16ce8:	movls	r3, #4
   16cec:	strhls	r3, [r2, #18]
   16cf0:	strh	lr, [r2, #16]
   16cf4:	pop	{r4, r5, r6, pc}
   16cf8:	bl	16ac0 <fputs@plt+0x5928>
   16cfc:	pop	{r4, r5, r6, pc}
   16d00:	push	{r4, r5, r6, r7, r8, lr}
   16d04:	ldrb	r3, [r0, #6]
   16d08:	add	r2, r1, r3
   16d0c:	ldrb	r3, [r1, r3]
   16d10:	mov	lr, r3
   16d14:	cmp	r3, #127	; 0x7f
   16d18:	bls	16d48 <fputs@plt+0x5bb0>
   16d1c:	add	r4, r2, #8
   16d20:	and	lr, r3, #127	; 0x7f
   16d24:	ldrb	r3, [r2, #1]!
   16d28:	and	ip, r3, #127	; 0x7f
   16d2c:	orr	lr, ip, lr, lsl #7
   16d30:	lsr	r3, r3, #7
   16d34:	cmp	r4, r2
   16d38:	movls	r3, #0
   16d3c:	andhi	r3, r3, #1
   16d40:	cmp	r3, #0
   16d44:	bne	16d24 <fputs@plt+0x5b8c>
   16d48:	add	r4, r2, #1
   16d4c:	ldrb	r3, [r0, #2]
   16d50:	cmp	r3, #0
   16d54:	beq	16d74 <fputs@plt+0x5bdc>
   16d58:	add	r2, r2, #10
   16d5c:	ldrb	ip, [r4], #1
   16d60:	cmp	r2, r4
   16d64:	movls	r3, #0
   16d68:	movhi	r3, #1
   16d6c:	ands	r3, r3, ip, lsr #7
   16d70:	bne	16d5c <fputs@plt+0x5bc4>
   16d74:	ldrh	r5, [r0, #10]
   16d78:	cmp	lr, r5
   16d7c:	bhi	16d98 <fputs@plt+0x5c00>
   16d80:	sub	r4, r4, r1
   16d84:	add	r0, r4, lr
   16d88:	cmp	r0, #4
   16d8c:	movcc	r0, #4
   16d90:	uxth	r0, r0
   16d94:	pop	{r4, r5, r6, r7, r8, pc}
   16d98:	mov	r7, r1
   16d9c:	ldrh	r6, [r0, #12]
   16da0:	ldr	r3, [r0, #52]	; 0x34
   16da4:	ldr	r1, [r3, #36]	; 0x24
   16da8:	sub	r1, r1, #4
   16dac:	sub	r0, lr, r6
   16db0:	bl	7dcec <fputs@plt+0x6cb54>
   16db4:	add	r1, r6, r1
   16db8:	cmp	r5, r1
   16dbc:	movcc	r1, r6
   16dc0:	sub	r0, r4, r7
   16dc4:	uxth	r0, r0
   16dc8:	add	r0, r0, #4
   16dcc:	add	r0, r0, r1
   16dd0:	b	16d90 <fputs@plt+0x5bf8>
   16dd4:	add	r0, r1, #4
   16dd8:	add	ip, r1, #13
   16ddc:	ldrb	r2, [r0], #1
   16de0:	cmp	ip, r0
   16de4:	movls	r3, #0
   16de8:	movhi	r3, #1
   16dec:	ands	r3, r3, r2, lsr #7
   16df0:	bne	16ddc <fputs@plt+0x5c44>
   16df4:	sub	r0, r0, r1
   16df8:	uxth	r0, r0
   16dfc:	bx	lr
   16e00:	ldr	r3, [r0, #8]
   16e04:	ldr	ip, [r3, #84]	; 0x54
   16e08:	cmp	ip, r1
   16e0c:	beq	16e34 <fputs@plt+0x5c9c>
   16e10:	ldr	ip, [r0, #4]
   16e14:	str	ip, [r3, #56]	; 0x38
   16e18:	str	r0, [r3, #72]	; 0x48
   16e1c:	str	r2, [r3, #52]	; 0x34
   16e20:	str	r1, [r3, #84]	; 0x54
   16e24:	cmp	r1, #1
   16e28:	moveq	r1, #100	; 0x64
   16e2c:	movne	r1, #0
   16e30:	strb	r1, [r3, #5]
   16e34:	mov	r0, r3
   16e38:	bx	lr
   16e3c:	push	{r4, r5, r6, r7, r8, lr}
   16e40:	mov	r6, r0
   16e44:	mov	r7, r1
   16e48:	mov	r4, r2
   16e4c:	ldr	r5, [r0, #36]	; 0x24
   16e50:	ldr	r3, [pc, #124]	; 16ed4 <fputs@plt+0x5d3c>
   16e54:	umull	r3, r5, r3, r5
   16e58:	lsr	r5, r5, #2
   16e5c:	sub	r8, r2, r1
   16e60:	bl	16a54 <fputs@plt+0x58bc>
   16e64:	sub	r4, r7, r4
   16e68:	add	r8, r5, r8
   16e6c:	mov	r1, r5
   16e70:	add	r0, r8, r0
   16e74:	bl	7db00 <fputs@plt+0x6c968>
   16e78:	sub	r4, r4, r0
   16e7c:	ldr	r1, [r6, #32]
   16e80:	ldr	r3, [pc, #80]	; 16ed8 <fputs@plt+0x5d40>
   16e84:	ldr	r0, [r3, #608]	; 0x260
   16e88:	bl	7db00 <fputs@plt+0x6c968>
   16e8c:	add	r5, r0, #1
   16e90:	cmp	r4, r5
   16e94:	movcs	r3, #0
   16e98:	movcc	r3, #1
   16e9c:	cmp	r7, r5
   16ea0:	movls	r3, #0
   16ea4:	cmp	r3, #0
   16ea8:	subne	r4, r4, #1
   16eac:	b	16eb4 <fputs@plt+0x5d1c>
   16eb0:	sub	r4, r4, #1
   16eb4:	mov	r1, r4
   16eb8:	mov	r0, r6
   16ebc:	bl	16a54 <fputs@plt+0x58bc>
   16ec0:	cmp	r4, r0
   16ec4:	cmpne	r4, r5
   16ec8:	beq	16eb0 <fputs@plt+0x5d18>
   16ecc:	mov	r0, r4
   16ed0:	pop	{r4, r5, r6, r7, r8, pc}
   16ed4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   16ed8:	andeq	sl, r9, r8, lsr r1
   16edc:	push	{r4, r5, r6, lr}
   16ee0:	mov	r4, r0
   16ee4:	lsl	r5, r1, #1
   16ee8:	ldr	r6, [r0, #12]
   16eec:	ldr	r0, [r0, #4]
   16ef0:	ldr	r2, [r4, #8]
   16ef4:	ldr	r3, [r0, #76]	; 0x4c
   16ef8:	ldr	r1, [r2, r1, lsl #2]
   16efc:	blx	r3
   16f00:	strh	r0, [r6, r5]
   16f04:	ldr	r3, [r4, #12]
   16f08:	ldrh	r0, [r3, r5]
   16f0c:	pop	{r4, r5, r6, pc}
   16f10:	mov	r3, r0
   16f14:	ldr	r0, [r0, #12]
   16f18:	lsl	r2, r1, #1
   16f1c:	ldrh	r0, [r0, r2]
   16f20:	cmp	r0, #0
   16f24:	bxne	lr
   16f28:	push	{r4, lr}
   16f2c:	mov	r0, r3
   16f30:	bl	16edc <fputs@plt+0x5d44>
   16f34:	pop	{r4, pc}
   16f38:	push	{r4, lr}
   16f3c:	ldr	r3, [r0]
   16f40:	add	r3, r3, #1
   16f44:	str	r3, [r0]
   16f48:	add	lr, r0, r3, lsl #2
   16f4c:	str	r1, [r0, r3, lsl #2]
   16f50:	lsrs	r3, r3, #1
   16f54:	popeq	{r4, pc}
   16f58:	add	r4, r0, r3, lsl #2
   16f5c:	ldr	ip, [r0, r3, lsl #2]
   16f60:	cmp	r1, ip
   16f64:	popcs	{r4, pc}
   16f68:	str	r1, [r4]
   16f6c:	str	ip, [lr]
   16f70:	lsrs	r2, r3, #1
   16f74:	popeq	{r4, pc}
   16f78:	add	r4, r0, r2, lsl #2
   16f7c:	ldr	ip, [r0, r2, lsl #2]
   16f80:	add	lr, r0, r3, lsl #2
   16f84:	ldr	r1, [r0, r3, lsl #2]
   16f88:	mov	r3, r2
   16f8c:	cmp	ip, r1
   16f90:	bhi	16f68 <fputs@plt+0x5dd0>
   16f94:	pop	{r4, pc}
   16f98:	ldrh	r3, [r0, #8]
   16f9c:	tst	r3, #4
   16fa0:	bne	16fcc <fputs@plt+0x5e34>
   16fa4:	push	{lr}		; (str lr, [sp, #-4]!)
   16fa8:	sub	sp, sp, #12
   16fac:	tst	r3, #8
   16fb0:	bne	16fd4 <fputs@plt+0x5e3c>
   16fb4:	tst	r3, #18
   16fb8:	moveq	r0, #0
   16fbc:	moveq	r1, #0
   16fc0:	bne	1700c <fputs@plt+0x5e74>
   16fc4:	add	sp, sp, #12
   16fc8:	pop	{pc}		; (ldr pc, [sp], #4)
   16fcc:	ldrd	r0, [r0]
   16fd0:	bx	lr
   16fd4:	vldr	d7, [r0]
   16fd8:	vldr	d6, [pc, #96]	; 17040 <fputs@plt+0x5ea8>
   16fdc:	vcmpe.f64	d7, d6
   16fe0:	vmrs	APSR_nzcv, fpscr
   16fe4:	bls	17034 <fputs@plt+0x5e9c>
   16fe8:	vldr	d6, [pc, #88]	; 17048 <fputs@plt+0x5eb0>
   16fec:	vcmpe.f64	d7, d6
   16ff0:	vmrs	APSR_nzcv, fpscr
   16ff4:	mvnge	r0, #0
   16ff8:	mvnge	r1, #-2147483648	; 0x80000000
   16ffc:	bge	16fc4 <fputs@plt+0x5e2c>
   17000:	vmov	r0, r1, d7
   17004:	bl	7e424 <fputs@plt+0x6d28c>
   17008:	b	16fc4 <fputs@plt+0x5e2c>
   1700c:	add	r1, sp, #8
   17010:	mov	r2, #0
   17014:	mov	r3, #0
   17018:	strd	r2, [r1, #-8]!
   1701c:	ldrb	r3, [r0, #10]
   17020:	ldr	r2, [r0, #12]
   17024:	ldr	r0, [r0, #16]
   17028:	bl	147fc <fputs@plt+0x3664>
   1702c:	ldrd	r0, [sp]
   17030:	b	16fc4 <fputs@plt+0x5e2c>
   17034:	mov	r0, #0
   17038:	mov	r1, #-2147483648	; 0x80000000
   1703c:	b	16fc4 <fputs@plt+0x5e2c>
   17040:	andeq	r0, r0, r0
   17044:	mvngt	r0, #0
   17048:	andeq	r0, r0, r0
   1704c:	mvnmi	r0, #0
   17050:	ldrh	r3, [r0, #8]
   17054:	tst	r3, #8
   17058:	bne	1707c <fputs@plt+0x5ee4>
   1705c:	push	{lr}		; (str lr, [sp, #-4]!)
   17060:	sub	sp, sp, #12
   17064:	tst	r3, #4
   17068:	bne	17084 <fputs@plt+0x5eec>
   1706c:	tst	r3, #18
   17070:	bne	17098 <fputs@plt+0x5f00>
   17074:	vldr	d0, [pc, #68]	; 170c0 <fputs@plt+0x5f28>
   17078:	b	17090 <fputs@plt+0x5ef8>
   1707c:	vldr	d0, [r0]
   17080:	bx	lr
   17084:	ldrd	r0, [r0]
   17088:	bl	7e2a4 <fputs@plt+0x6d10c>
   1708c:	vmov	d0, r0, r1
   17090:	add	sp, sp, #12
   17094:	pop	{pc}		; (ldr pc, [sp], #4)
   17098:	add	r1, sp, #8
   1709c:	mov	r2, #0
   170a0:	mov	r3, #0
   170a4:	strd	r2, [r1, #-8]!
   170a8:	ldrb	r3, [r0, #10]
   170ac:	ldr	r2, [r0, #12]
   170b0:	ldr	r0, [r0, #16]
   170b4:	bl	13f48 <fputs@plt+0x2db0>
   170b8:	vldr	d0, [sp]
   170bc:	b	17090 <fputs@plt+0x5ef8>
	...
   170c8:	push	{r4, lr}
   170cc:	mov	r4, r0
   170d0:	bl	16f98 <fputs@plt+0x5e00>
   170d4:	strd	r0, [r4]
   170d8:	ldrh	r3, [r4, #8]
   170dc:	and	r3, r3, #15872	; 0x3e00
   170e0:	orr	r3, r3, #4
   170e4:	strh	r3, [r4, #8]
   170e8:	mov	r0, #0
   170ec:	pop	{r4, pc}
   170f0:	ldrh	r2, [r0, #8]
   170f4:	tst	r2, #18
   170f8:	beq	17124 <fputs@plt+0x5f8c>
   170fc:	ldr	r3, [r0, #12]
   17100:	tst	r2, #16384	; 0x4000
   17104:	ldrne	r2, [r0]
   17108:	addne	r3, r3, r2
   1710c:	ldr	r2, [r0, #32]
   17110:	ldr	r0, [r2, #92]	; 0x5c
   17114:	cmp	r3, r0
   17118:	movle	r0, #0
   1711c:	movgt	r0, #1
   17120:	bx	lr
   17124:	mov	r0, #0
   17128:	bx	lr
   1712c:	ldr	r2, [r0, #24]
   17130:	mvn	r1, r1
   17134:	ldr	r3, [r2, #120]	; 0x78
   17138:	cmp	r3, #0
   1713c:	ldrne	ip, [r0, #32]
   17140:	strne	ip, [r3, r1, lsl #2]
   17144:	ldr	r3, [r0, #32]
   17148:	sub	r3, r3, #1
   1714c:	str	r3, [r2, #96]	; 0x60
   17150:	bx	lr
   17154:	ldr	r3, [r0]
   17158:	ldrb	r3, [r3, #69]	; 0x45
   1715c:	cmp	r3, #0
   17160:	ldreq	r3, [r0, #32]
   17164:	ldreq	r2, [r0, #4]
   17168:	addeq	r3, r3, r3, lsl #2
   1716c:	addeq	r3, r2, r3, lsl #2
   17170:	strbeq	r1, [r3, #-17]	; 0xffffffef
   17174:	bx	lr
   17178:	cmp	r1, #0
   1717c:	ldrlt	r1, [r0, #32]
   17180:	sublt	r1, r1, #1
   17184:	ldr	r3, [r0]
   17188:	ldrb	r3, [r3, #69]	; 0x45
   1718c:	cmp	r3, #0
   17190:	addeq	r1, r1, r1, lsl #2
   17194:	ldreq	r0, [r0, #4]
   17198:	addeq	r0, r0, r1, lsl #2
   1719c:	ldrne	r0, [pc]	; 171a4 <fputs@plt+0x600c>
   171a0:	bx	lr
   171a4:	andeq	lr, r9, r8, asr r8
   171a8:	push	{r4, lr}
   171ac:	ldr	ip, [r0, #24]
   171b0:	ldr	r2, [r0, #32]
   171b4:	sub	r2, r2, #1
   171b8:	str	r2, [ip, #96]	; 0x60
   171bc:	ldr	r4, [r0, #32]
   171c0:	bl	17178 <fputs@plt+0x5fe0>
   171c4:	str	r4, [r0, #8]
   171c8:	pop	{r4, pc}
   171cc:	mov	r3, #1
   171d0:	lsl	r3, r3, r1
   171d4:	ldr	r2, [r0, #96]	; 0x60
   171d8:	orr	r2, r2, r3
   171dc:	str	r2, [r0, #96]	; 0x60
   171e0:	cmp	r1, #1
   171e4:	bxeq	lr
   171e8:	ldr	r2, [r0]
   171ec:	ldr	r2, [r2, #16]
   171f0:	add	r1, r2, r1, lsl #4
   171f4:	ldr	r2, [r1, #4]
   171f8:	ldrb	r2, [r2, #9]
   171fc:	cmp	r2, #0
   17200:	ldrne	r2, [r0, #100]	; 0x64
   17204:	orrne	r3, r2, r3
   17208:	strne	r3, [r0, #100]	; 0x64
   1720c:	bx	lr
   17210:	cmp	r1, #0
   17214:	beq	17220 <fputs@plt+0x6088>
   17218:	mov	r0, r1
   1721c:	bx	lr
   17220:	add	r2, r2, #7
   17224:	bic	r2, r2, #7
   17228:	ldr	r3, [r0, #4]
   1722c:	cmp	r2, r3
   17230:	suble	r2, r3, r2
   17234:	strle	r2, [r0, #4]
   17238:	ldrle	r1, [r0]
   1723c:	addle	r1, r1, r2
   17240:	ldrgt	r3, [r0, #8]
   17244:	addgt	r2, r3, r2
   17248:	strgt	r2, [r0, #8]
   1724c:	b	17218 <fputs@plt+0x6080>
   17250:	cmp	r0, #127	; 0x7f
   17254:	subhi	r0, r0, #12
   17258:	lsrhi	r0, r0, #1
   1725c:	ldrls	r3, [pc, #8]	; 1726c <fputs@plt+0x60d4>
   17260:	addls	r0, r3, r0
   17264:	ldrbls	r0, [r0, #852]	; 0x354
   17268:	bx	lr
   1726c:			; <UNDEFINED> instruction: 0x000813b0
   17270:	push	{r4, r5, r6, lr}
   17274:	mov	r4, r0
   17278:	mov	r5, r3
   1727c:	rsb	r0, r1, #0
   17280:	and	r0, r0, #7
   17284:	ldrh	r3, [r4, #6]
   17288:	add	r3, r3, #1
   1728c:	add	r3, r3, r3, lsl #2
   17290:	lsl	r3, r3, #3
   17294:	add	r3, r3, #16
   17298:	add	r2, r0, r2
   1729c:	cmp	r3, r2
   172a0:	addle	r0, r1, r0
   172a4:	movle	r3, #0
   172a8:	strle	r3, [r5]
   172ac:	bgt	172cc <fputs@plt+0x6134>
   172b0:	add	r3, r0, #16
   172b4:	str	r3, [r0, #4]
   172b8:	str	r4, [r0]
   172bc:	ldrh	r3, [r4, #6]
   172c0:	add	r3, r3, #1
   172c4:	strh	r3, [r0, #8]
   172c8:	pop	{r4, r5, r6, pc}
   172cc:	mov	r2, r3
   172d0:	asr	r3, r3, #31
   172d4:	ldr	r0, [r4, #12]
   172d8:	bl	13c08 <fputs@plt+0x2a70>
   172dc:	str	r0, [r5]
   172e0:	cmp	r0, #0
   172e4:	bne	172b0 <fputs@plt+0x6118>
   172e8:	pop	{r4, r5, r6, pc}
   172ec:	vldr	d7, [pc, #196]	; 173b8 <fputs@plt+0x6220>
   172f0:	vcmpe.f64	d0, d7
   172f4:	vmrs	APSR_nzcv, fpscr
   172f8:	bmi	17394 <fputs@plt+0x61fc>
   172fc:	vldr	d7, [pc, #188]	; 173c0 <fputs@plt+0x6228>
   17300:	vcmpe.f64	d0, d7
   17304:	vmrs	APSR_nzcv, fpscr
   17308:	bgt	1739c <fputs@plt+0x6204>
   1730c:	push	{r4, r5, r6, lr}
   17310:	vpush	{d8}
   17314:	vmov.f64	d8, d0
   17318:	mov	r4, r0
   1731c:	mov	r5, r1
   17320:	vmov	r0, r1, d0
   17324:	bl	7e424 <fputs@plt+0x6d28c>
   17328:	cmp	r4, r0
   1732c:	sbcs	r3, r5, r1
   17330:	blt	173a4 <fputs@plt+0x620c>
   17334:	cmp	r0, r4
   17338:	sbcs	r3, r1, r5
   1733c:	bge	17368 <fputs@plt+0x61d0>
   17340:	cmp	r1, #-2147483648	; 0x80000000
   17344:	cmpeq	r0, #0
   17348:	movne	r0, #1
   1734c:	bne	1738c <fputs@plt+0x61f4>
   17350:	vldr	d7, [pc, #112]	; 173c8 <fputs@plt+0x6230>
   17354:	vcmpe.f64	d8, d7
   17358:	vmrs	APSR_nzcv, fpscr
   1735c:	mvngt	r0, #0
   17360:	movle	r0, #1
   17364:	b	1738c <fputs@plt+0x61f4>
   17368:	mov	r0, r4
   1736c:	mov	r1, r5
   17370:	bl	7e2a4 <fputs@plt+0x6d10c>
   17374:	vmov	d7, r0, r1
   17378:	vcmpe.f64	d8, d7
   1737c:	vmrs	APSR_nzcv, fpscr
   17380:	bgt	173ac <fputs@plt+0x6214>
   17384:	movmi	r0, #1
   17388:	movpl	r0, #0
   1738c:	vpop	{d8}
   17390:	pop	{r4, r5, r6, pc}
   17394:	mov	r0, #1
   17398:	bx	lr
   1739c:	mvn	r0, #0
   173a0:	bx	lr
   173a4:	mvn	r0, #0
   173a8:	b	1738c <fputs@plt+0x61f4>
   173ac:	mvn	r0, #0
   173b0:	b	1738c <fputs@plt+0x61f4>
   173b4:	nop			; (mov r0, r0)
   173b8:	andeq	r0, r0, r0
   173bc:	mvngt	r0, #0
   173c0:	andeq	r0, r0, r0
   173c4:	mvnmi	r0, #0
	...
   173d0:	ldr	r3, [r0, #4]
   173d4:	cmp	r3, #0
   173d8:	bxeq	lr
   173dc:	ldrb	r2, [r3, #87]	; 0x57
   173e0:	orr	r2, r2, #1
   173e4:	strb	r2, [r3, #87]	; 0x57
   173e8:	ldr	r3, [r3, #52]	; 0x34
   173ec:	cmp	r3, #0
   173f0:	bne	173dc <fputs@plt+0x6244>
   173f4:	bx	lr
   173f8:	push	{r4, r5, r6, lr}
   173fc:	sub	sp, sp, #8
   17400:	mov	r5, r0
   17404:	mov	r4, r1
   17408:	mov	r1, sp
   1740c:	ldr	r0, [r0]
   17410:	bl	13850 <fputs@plt+0x26b8>
   17414:	ldrd	r2, [r4, #128]	; 0x80
   17418:	ldrd	r0, [sp]
   1741c:	subs	r0, r0, r2
   17420:	sbc	r1, r1, r3
   17424:	ldr	ip, [pc, #40]	; 17454 <fputs@plt+0x62bc>
   17428:	umull	r2, r3, r0, ip
   1742c:	mla	r3, ip, r1, r3
   17430:	ldr	r6, [r5, #188]	; 0xbc
   17434:	ldr	r1, [r4, #168]	; 0xa8
   17438:	ldr	r0, [r5, #192]	; 0xc0
   1743c:	blx	r6
   17440:	mov	r2, #0
   17444:	mov	r3, #0
   17448:	strd	r2, [r4, #128]	; 0x80
   1744c:	add	sp, sp, #8
   17450:	pop	{r4, r5, r6, pc}
   17454:	andeq	r4, pc, r0, asr #4
   17458:	push	{r4, r5, r6, lr}
   1745c:	mov	r5, r1
   17460:	ldr	r4, [r0, #12]
   17464:	ldrd	r2, [r4, #136]	; 0x88
   17468:	orrs	r3, r2, r3
   1746c:	beq	17494 <fputs@plt+0x62fc>
   17470:	ldrd	r2, [r4, #136]	; 0x88
   17474:	strd	r2, [r5]
   17478:	cmp	r2, #1
   1747c:	sbcs	r3, r3, #0
   17480:	movge	r3, #1
   17484:	strbge	r3, [r5, #42]	; 0x2a
   17488:	movge	r0, #0
   1748c:	movlt	r0, #1
   17490:	pop	{r4, r5, r6, pc}
   17494:	ldr	r3, [r0]
   17498:	ldr	r3, [r3, #32]
   1749c:	add	r1, r4, #136	; 0x88
   174a0:	ldr	r0, [r3]
   174a4:	bl	13850 <fputs@plt+0x26b8>
   174a8:	cmp	r0, #0
   174ac:	beq	17470 <fputs@plt+0x62d8>
   174b0:	mov	r2, #0
   174b4:	mov	r3, #0
   174b8:	strd	r2, [r4, #136]	; 0x88
   174bc:	strd	r2, [r5]
   174c0:	mov	r0, #1
   174c4:	pop	{r4, r5, r6, pc}
   174c8:	push	{r4, lr}
   174cc:	mov	r4, r0
   174d0:	ldrb	r3, [r0, #10]
   174d4:	ldr	r2, [r0, #12]
   174d8:	mov	r1, r0
   174dc:	ldr	r0, [r0, #16]
   174e0:	bl	13f48 <fputs@plt+0x2db0>
   174e4:	cmp	r0, #0
   174e8:	bne	174f4 <fputs@plt+0x635c>
   174ec:	mov	r0, #0
   174f0:	pop	{r4, pc}
   174f4:	ldrb	r3, [r4, #10]
   174f8:	ldr	r2, [r4, #12]
   174fc:	mov	r1, r4
   17500:	ldr	r0, [r4, #16]
   17504:	bl	147fc <fputs@plt+0x3664>
   17508:	cmp	r0, #0
   1750c:	moveq	r0, #4
   17510:	movne	r0, #8
   17514:	pop	{r4, pc}
   17518:	mov	r2, r0
   1751c:	ldrh	r3, [r0, #8]
   17520:	ands	r0, r3, #12
   17524:	bxne	lr
   17528:	tst	r3, #18
   1752c:	bne	17538 <fputs@plt+0x63a0>
   17530:	mov	r0, #0
   17534:	bx	lr
   17538:	push	{r4, lr}
   1753c:	mov	r0, r2
   17540:	bl	174c8 <fputs@plt+0x6330>
   17544:	pop	{r4, pc}
   17548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1754c:	sub	sp, sp, #12
   17550:	mov	r7, r0
   17554:	mov	r4, r1
   17558:	mov	r6, r2
   1755c:	mov	r0, #201	; 0xc9
   17560:	bl	13d80 <fputs@plt+0x2be8>
   17564:	subs	r5, r0, #0
   17568:	ldrne	r5, [pc, #340]	; 176c4 <fputs@plt+0x652c>
   1756c:	beq	1757c <fputs@plt+0x63e4>
   17570:	mov	r0, r5
   17574:	add	sp, sp, #12
   17578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1757c:	ldr	r3, [r4, #44]	; 0x2c
   17580:	cmp	r3, #0
   17584:	beq	175a4 <fputs@plt+0x640c>
   17588:	str	r3, [sp]
   1758c:	mov	r2, #0
   17590:	mov	r3, #0
   17594:	ldr	r0, [r4, #24]
   17598:	bl	137cc <fputs@plt+0x2634>
   1759c:	mov	r3, #0
   175a0:	str	r3, [r4, #44]	; 0x2c
   175a4:	ldrd	r2, [sp, #48]	; 0x30
   175a8:	strd	r2, [r4]
   175ac:	ldrd	r2, [r6, #8]
   175b0:	strd	r2, [r4, #8]
   175b4:	ldr	r3, [r6]
   175b8:	str	r3, [r4, #24]
   175bc:	ldrd	r8, [r6, #8]
   175c0:	ldr	r3, [r7, #8]
   175c4:	ldr	r3, [r3, #24]
   175c8:	ldr	r2, [r3, #140]	; 0x8c
   175cc:	asr	r3, r2, #31
   175d0:	cmp	r2, r8
   175d4:	sbcs	r3, r3, r9
   175d8:	blt	175f0 <fputs@plt+0x6458>
   175dc:	ldr	r0, [r6]
   175e0:	ldr	r3, [r0]
   175e4:	ldr	r2, [r3]
   175e8:	cmp	r2, #2
   175ec:	bgt	17678 <fputs@plt+0x64e0>
   175f0:	ldr	r3, [r4, #44]	; 0x2c
   175f4:	cmp	r3, #0
   175f8:	bne	17570 <fputs@plt+0x63d8>
   175fc:	ldr	r3, [r7, #8]
   17600:	ldr	r6, [r3, #12]
   17604:	mov	r2, r6
   17608:	asr	r3, r6, #31
   1760c:	ldrd	r0, [r4]
   17610:	bl	7e304 <fputs@plt+0x6d16c>
   17614:	mov	r7, r2
   17618:	ldr	r3, [r4, #36]	; 0x24
   1761c:	cmp	r3, #0
   17620:	beq	176a4 <fputs@plt+0x650c>
   17624:	clz	r3, r5
   17628:	lsr	r3, r3, #5
   1762c:	cmp	r7, #0
   17630:	moveq	r3, #0
   17634:	cmp	r3, #0
   17638:	beq	17570 <fputs@plt+0x63d8>
   1763c:	sub	r2, r6, r7
   17640:	ldrd	r8, [r4]
   17644:	ldrd	r0, [r4, #8]
   17648:	adds	sl, r8, r2
   1764c:	adc	fp, r9, r2, asr #31
   17650:	cmp	r0, sl
   17654:	sbcs	r3, r1, fp
   17658:	sublt	r2, r0, r8
   1765c:	ldr	r1, [r4, #36]	; 0x24
   17660:	ldr	r0, [r4, #24]
   17664:	strd	r8, [sp]
   17668:	add	r1, r1, r7
   1766c:	bl	136f8 <fputs@plt+0x2560>
   17670:	mov	r5, r0
   17674:	b	17570 <fputs@plt+0x63d8>
   17678:	add	r2, r4, #44	; 0x2c
   1767c:	str	r2, [sp, #4]
   17680:	str	r8, [sp]
   17684:	ldr	r1, [r3, #68]	; 0x44
   17688:	mov	r2, #0
   1768c:	mov	r3, #0
   17690:	blx	r1
   17694:	cmp	r0, #0
   17698:	movne	r5, r0
   1769c:	bne	17570 <fputs@plt+0x63d8>
   176a0:	b	175f0 <fputs@plt+0x6458>
   176a4:	mov	r0, r6
   176a8:	asr	r1, r6, #31
   176ac:	bl	13990 <fputs@plt+0x27f8>
   176b0:	str	r0, [r4, #36]	; 0x24
   176b4:	cmp	r0, #0
   176b8:	moveq	r5, #7
   176bc:	str	r6, [r4, #40]	; 0x28
   176c0:	b	17624 <fputs@plt+0x648c>
   176c4:	andeq	r0, r0, sl, lsl #2
   176c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   176cc:	sub	sp, sp, #16
   176d0:	mov	r7, r0
   176d4:	mov	r5, r1
   176d8:	mov	r4, r2
   176dc:	mov	r9, r3
   176e0:	mov	r3, #0
   176e4:	str	r3, [sp, #12]
   176e8:	str	r3, [sp, #8]
   176ec:	add	r6, sp, #12
   176f0:	mov	r8, r3
   176f4:	b	17740 <fputs@plt+0x65a8>
   176f8:	mov	r2, r5
   176fc:	ldr	r3, [r2], #8
   17700:	mov	r1, r4
   17704:	ldr	r0, [r1], #8
   17708:	str	r0, [sp, #4]
   1770c:	str	r1, [sp]
   17710:	ldr	sl, [r7, #32]
   17714:	add	r1, sp, #8
   17718:	mov	r0, r7
   1771c:	blx	sl
   17720:	cmp	r0, #0
   17724:	strle	r5, [r6]
   17728:	addle	r6, r5, #4
   1772c:	ldrle	r5, [r5, #4]
   17730:	strgt	r4, [r6]
   17734:	addgt	r6, r4, #4
   17738:	ldrgt	r4, [r4, #4]
   1773c:	strgt	r8, [sp, #8]
   17740:	cmp	r5, #0
   17744:	cmpne	r4, #0
   17748:	bne	176f8 <fputs@plt+0x6560>
   1774c:	cmp	r5, #0
   17750:	moveq	r5, r4
   17754:	str	r5, [r6]
   17758:	ldr	r3, [sp, #12]
   1775c:	str	r3, [r9]
   17760:	add	sp, sp, #16
   17764:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17768:	mov	r0, #0
   1776c:	bx	lr
   17770:	ldrd	r2, [r0, #24]
   17774:	strd	r2, [r1]
   17778:	mov	r0, #0
   1777c:	bx	lr
   17780:	push	{r4, r5, r6, r7, r8, lr}
   17784:	subs	r7, r1, #0
   17788:	beq	17914 <fputs@plt+0x677c>
   1778c:	mov	r6, r0
   17790:	ldr	r3, [r0, #8]
   17794:	cmp	r3, #0
   17798:	beq	177ac <fputs@plt+0x6614>
   1779c:	ldr	r3, [r6, #16]
   177a0:	add	r3, r3, #1
   177a4:	str	r3, [r6, #16]
   177a8:	b	17874 <fputs@plt+0x66dc>
   177ac:	ldr	r3, [r0, #12]
   177b0:	cmp	r3, #0
   177b4:	bne	1779c <fputs@plt+0x6604>
   177b8:	mov	r0, #0
   177bc:	pop	{r4, r5, r6, r7, r8, pc}
   177c0:	ldr	r1, [r7, #32]
   177c4:	mov	r0, r6
   177c8:	bl	179c8 <fputs@plt+0x6830>
   177cc:	cmp	r0, #0
   177d0:	bne	178a8 <fputs@plt+0x6710>
   177d4:	ldr	r1, [r7, #36]	; 0x24
   177d8:	mov	r0, r6
   177dc:	bl	179e4 <fputs@plt+0x684c>
   177e0:	cmp	r0, #0
   177e4:	bne	178a8 <fputs@plt+0x6710>
   177e8:	ldr	r1, [r7, #40]	; 0x28
   177ec:	mov	r0, r6
   177f0:	bl	179c8 <fputs@plt+0x6830>
   177f4:	cmp	r0, #0
   177f8:	bne	178a8 <fputs@plt+0x6710>
   177fc:	ldr	r1, [r7, #44]	; 0x2c
   17800:	mov	r0, r6
   17804:	bl	179e4 <fputs@plt+0x684c>
   17808:	cmp	r0, #0
   1780c:	bne	178a8 <fputs@plt+0x6710>
   17810:	ldr	r1, [r7, #56]	; 0x38
   17814:	mov	r0, r6
   17818:	bl	179c8 <fputs@plt+0x6830>
   1781c:	cmp	r0, #0
   17820:	bne	178a8 <fputs@plt+0x6710>
   17824:	ldr	r1, [r7, #60]	; 0x3c
   17828:	mov	r0, r6
   1782c:	bl	179c8 <fputs@plt+0x6830>
   17830:	subs	r8, r0, #0
   17834:	bne	178a8 <fputs@plt+0x6710>
   17838:	ldr	r4, [r7, #28]
   1783c:	cmp	r4, #0
   17840:	beq	17850 <fputs@plt+0x66b8>
   17844:	ldr	r5, [r4], #8
   17848:	cmp	r5, #0
   1784c:	bgt	178c8 <fputs@plt+0x6730>
   17850:	ldr	r3, [r6, #12]
   17854:	cmp	r3, #0
   17858:	beq	17868 <fputs@plt+0x66d0>
   1785c:	mov	r1, r7
   17860:	mov	r0, r6
   17864:	blx	r3
   17868:	ldr	r7, [r7, #48]	; 0x30
   1786c:	cmp	r7, #0
   17870:	beq	17900 <fputs@plt+0x6768>
   17874:	ldr	r3, [r6, #8]
   17878:	cmp	r3, #0
   1787c:	beq	17894 <fputs@plt+0x66fc>
   17880:	mov	r1, r7
   17884:	mov	r0, r6
   17888:	blx	r3
   1788c:	subs	r8, r0, #0
   17890:	bne	17900 <fputs@plt+0x6768>
   17894:	ldr	r1, [r7]
   17898:	mov	r0, r6
   1789c:	bl	179e4 <fputs@plt+0x684c>
   178a0:	cmp	r0, #0
   178a4:	beq	177c0 <fputs@plt+0x6628>
   178a8:	ldr	r3, [r6, #16]
   178ac:	sub	r3, r3, #1
   178b0:	str	r3, [r6, #16]
   178b4:	mov	r0, #2
   178b8:	pop	{r4, r5, r6, r7, r8, pc}
   178bc:	add	r4, r4, #72	; 0x48
   178c0:	subs	r5, r5, #1
   178c4:	beq	17850 <fputs@plt+0x66b8>
   178c8:	ldr	r1, [r4, #20]
   178cc:	mov	r0, r6
   178d0:	bl	17780 <fputs@plt+0x65e8>
   178d4:	cmp	r0, #0
   178d8:	bne	178a8 <fputs@plt+0x6710>
   178dc:	ldrb	r3, [r4, #37]	; 0x25
   178e0:	tst	r3, #4
   178e4:	beq	178bc <fputs@plt+0x6724>
   178e8:	ldr	r1, [r4, #64]	; 0x40
   178ec:	mov	r0, r6
   178f0:	bl	179e4 <fputs@plt+0x684c>
   178f4:	cmp	r0, #0
   178f8:	beq	178bc <fputs@plt+0x6724>
   178fc:	b	178a8 <fputs@plt+0x6710>
   17900:	ldr	r3, [r6, #16]
   17904:	sub	r3, r3, #1
   17908:	str	r3, [r6, #16]
   1790c:	and	r0, r8, #2
   17910:	pop	{r4, r5, r6, r7, r8, pc}
   17914:	mov	r0, #0
   17918:	pop	{r4, r5, r6, r7, r8, pc}
   1791c:	push	{r4, r5, r6, lr}
   17920:	mov	r5, r0
   17924:	mov	r6, r1
   17928:	ldr	r3, [r0, #4]
   1792c:	blx	r3
   17930:	subs	r4, r0, #0
   17934:	bne	17944 <fputs@plt+0x67ac>
   17938:	ldr	r3, [r6, #4]
   1793c:	tst	r3, #16384	; 0x4000
   17940:	beq	1794c <fputs@plt+0x67b4>
   17944:	and	r0, r4, #2
   17948:	pop	{r4, r5, r6, pc}
   1794c:	ldr	r1, [r6, #12]
   17950:	mov	r0, r5
   17954:	bl	179c8 <fputs@plt+0x6830>
   17958:	cmp	r0, #0
   1795c:	beq	17968 <fputs@plt+0x67d0>
   17960:	mov	r0, #2
   17964:	pop	{r4, r5, r6, pc}
   17968:	ldr	r1, [r6, #16]
   1796c:	mov	r0, r5
   17970:	bl	179c8 <fputs@plt+0x6830>
   17974:	cmp	r0, #0
   17978:	beq	17984 <fputs@plt+0x67ec>
   1797c:	mov	r0, #2
   17980:	pop	{r4, r5, r6, pc}
   17984:	ldr	r3, [r6, #4]
   17988:	tst	r3, #2048	; 0x800
   1798c:	beq	179ac <fputs@plt+0x6814>
   17990:	ldr	r1, [r6, #20]
   17994:	mov	r0, r5
   17998:	bl	17780 <fputs@plt+0x65e8>
   1799c:	cmp	r0, #0
   179a0:	beq	17944 <fputs@plt+0x67ac>
   179a4:	mov	r0, #2
   179a8:	pop	{r4, r5, r6, pc}
   179ac:	ldr	r1, [r6, #20]
   179b0:	mov	r0, r5
   179b4:	bl	179e4 <fputs@plt+0x684c>
   179b8:	cmp	r0, #0
   179bc:	beq	17944 <fputs@plt+0x67ac>
   179c0:	mov	r0, #2
   179c4:	pop	{r4, r5, r6, pc}
   179c8:	cmp	r1, #0
   179cc:	beq	179dc <fputs@plt+0x6844>
   179d0:	push	{r4, lr}
   179d4:	bl	1791c <fputs@plt+0x6784>
   179d8:	pop	{r4, pc}
   179dc:	mov	r0, #0
   179e0:	bx	lr
   179e4:	push	{r4, r5, r6, lr}
   179e8:	cmp	r1, #0
   179ec:	beq	17a2c <fputs@plt+0x6894>
   179f0:	ldr	r4, [r1]
   179f4:	ldr	r5, [r1, #4]
   179f8:	cmp	r4, #0
   179fc:	ble	17a34 <fputs@plt+0x689c>
   17a00:	mov	r6, r0
   17a04:	add	r5, r5, #20
   17a08:	ldr	r1, [r5, #-20]	; 0xffffffec
   17a0c:	mov	r0, r6
   17a10:	bl	179c8 <fputs@plt+0x6830>
   17a14:	cmp	r0, #0
   17a18:	bne	17a3c <fputs@plt+0x68a4>
   17a1c:	add	r5, r5, #20
   17a20:	subs	r4, r4, #1
   17a24:	bne	17a08 <fputs@plt+0x6870>
   17a28:	b	17a40 <fputs@plt+0x68a8>
   17a2c:	mov	r4, #0
   17a30:	b	17a40 <fputs@plt+0x68a8>
   17a34:	mov	r4, #0
   17a38:	b	17a40 <fputs@plt+0x68a8>
   17a3c:	mov	r4, #2
   17a40:	mov	r0, r4
   17a44:	pop	{r4, r5, r6, pc}
   17a48:	ldrb	r3, [r1]
   17a4c:	cmp	r3, #153	; 0x99
   17a50:	ldreq	r2, [r0, #24]
   17a54:	ldrbeq	r3, [r1, #38]	; 0x26
   17a58:	addeq	r3, r3, r2
   17a5c:	strbeq	r3, [r1, #38]	; 0x26
   17a60:	mov	r0, #0
   17a64:	bx	lr
   17a68:	ldrb	r3, [r2]
   17a6c:	cmp	r3, #27
   17a70:	beq	17a7c <fputs@plt+0x68e4>
   17a74:	mov	r0, #0
   17a78:	bx	lr
   17a7c:	push	{r4, r5, r6, r7, r8, lr}
   17a80:	ldr	r7, [r2, #8]
   17a84:	ldr	r6, [r1]
   17a88:	cmp	r6, #0
   17a8c:	ble	17ad8 <fputs@plt+0x6940>
   17a90:	ldr	r5, [r1, #4]
   17a94:	mov	r4, #0
   17a98:	b	17aac <fputs@plt+0x6914>
   17a9c:	add	r4, r4, #1
   17aa0:	add	r5, r5, #20
   17aa4:	cmp	r4, r6
   17aa8:	beq	17ad0 <fputs@plt+0x6938>
   17aac:	ldr	r0, [r5, #4]
   17ab0:	cmp	r0, #0
   17ab4:	beq	17a9c <fputs@plt+0x6904>
   17ab8:	mov	r1, r7
   17abc:	bl	13ec8 <fputs@plt+0x2d30>
   17ac0:	cmp	r0, #0
   17ac4:	bne	17a9c <fputs@plt+0x6904>
   17ac8:	add	r0, r4, #1
   17acc:	pop	{r4, r5, r6, r7, r8, pc}
   17ad0:	mov	r0, #0
   17ad4:	pop	{r4, r5, r6, r7, r8, pc}
   17ad8:	mov	r0, #0
   17adc:	pop	{r4, r5, r6, r7, r8, pc}
   17ae0:	cmp	r0, #0
   17ae4:	bxeq	lr
   17ae8:	ldr	r3, [r0, #4]
   17aec:	tst	r3, #4096	; 0x1000
   17af0:	bxeq	lr
   17af4:	tst	r3, #262144	; 0x40000
   17af8:	ldrne	r3, [r0, #20]
   17afc:	ldrne	r3, [r3, #4]
   17b00:	ldrne	r0, [r3]
   17b04:	ldreq	r0, [r0, #12]
   17b08:	cmp	r0, #0
   17b0c:	bxeq	lr
   17b10:	ldr	r3, [r0, #4]
   17b14:	tst	r3, #4096	; 0x1000
   17b18:	bne	17af4 <fputs@plt+0x695c>
   17b1c:	bx	lr
   17b20:	cmp	r0, #0
   17b24:	bxeq	lr
   17b28:	ldr	r3, [r0, #24]
   17b2c:	ldr	r2, [r1]
   17b30:	cmp	r3, r2
   17b34:	strgt	r3, [r1]
   17b38:	bx	lr
   17b3c:	push	{r4, r5, r6, r7, r8, lr}
   17b40:	subs	r6, r0, #0
   17b44:	popeq	{r4, r5, r6, r7, r8, pc}
   17b48:	ldr	r3, [r6]
   17b4c:	cmp	r3, #0
   17b50:	pople	{r4, r5, r6, r7, r8, pc}
   17b54:	mov	r7, r1
   17b58:	mov	r4, #0
   17b5c:	mov	r5, r4
   17b60:	ldr	r3, [r6, #4]
   17b64:	mov	r1, r7
   17b68:	ldr	r0, [r3, r4]
   17b6c:	bl	17b20 <fputs@plt+0x6988>
   17b70:	add	r5, r5, #1
   17b74:	add	r4, r4, #20
   17b78:	ldr	r3, [r6]
   17b7c:	cmp	r3, r5
   17b80:	bgt	17b60 <fputs@plt+0x69c8>
   17b84:	pop	{r4, r5, r6, r7, r8, pc}
   17b88:	push	{r4, r5, r6, lr}
   17b8c:	subs	r4, r0, #0
   17b90:	popeq	{r4, r5, r6, pc}
   17b94:	mov	r5, r1
   17b98:	ldr	r0, [r4, #32]
   17b9c:	bl	17b20 <fputs@plt+0x6988>
   17ba0:	mov	r1, r5
   17ba4:	ldr	r0, [r4, #40]	; 0x28
   17ba8:	bl	17b20 <fputs@plt+0x6988>
   17bac:	mov	r1, r5
   17bb0:	ldr	r0, [r4, #56]	; 0x38
   17bb4:	bl	17b20 <fputs@plt+0x6988>
   17bb8:	mov	r1, r5
   17bbc:	ldr	r0, [r4, #60]	; 0x3c
   17bc0:	bl	17b20 <fputs@plt+0x6988>
   17bc4:	mov	r1, r5
   17bc8:	ldr	r0, [r4]
   17bcc:	bl	17b3c <fputs@plt+0x69a4>
   17bd0:	mov	r1, r5
   17bd4:	ldr	r0, [r4, #36]	; 0x24
   17bd8:	bl	17b3c <fputs@plt+0x69a4>
   17bdc:	mov	r1, r5
   17be0:	ldr	r0, [r4, #44]	; 0x2c
   17be4:	bl	17b3c <fputs@plt+0x69a4>
   17be8:	mov	r1, r5
   17bec:	ldr	r0, [r4, #48]	; 0x30
   17bf0:	bl	17b88 <fputs@plt+0x69f0>
   17bf4:	pop	{r4, r5, r6, pc}
   17bf8:	mov	r2, r0
   17bfc:	clz	r0, r0
   17c00:	lsr	r0, r0, #5
   17c04:	orrs	r3, r0, r1, lsr #31
   17c08:	ldreq	r3, [r2]
   17c0c:	ldreq	r2, [r2, #4]
   17c10:	addeq	r3, r3, r3, lsl #2
   17c14:	addeq	r3, r2, r3, lsl #2
   17c18:	strbeq	r1, [r3, #-8]
   17c1c:	bx	lr
   17c20:	cmp	r0, #0
   17c24:	beq	17c64 <fputs@plt+0x6acc>
   17c28:	ldr	r1, [r0]
   17c2c:	cmp	r1, #0
   17c30:	ble	17c6c <fputs@plt+0x6ad4>
   17c34:	ldr	ip, [r0, #4]
   17c38:	add	r1, r1, r1, lsl #2
   17c3c:	lsl	r1, r1, #2
   17c40:	mov	r3, #0
   17c44:	mov	r0, r3
   17c48:	ldr	r2, [ip, r3]
   17c4c:	ldr	r2, [r2, #4]
   17c50:	orr	r0, r0, r2
   17c54:	add	r3, r3, #20
   17c58:	cmp	r1, r3
   17c5c:	bne	17c48 <fputs@plt+0x6ab0>
   17c60:	bx	lr
   17c64:	mov	r0, #0
   17c68:	bx	lr
   17c6c:	mov	r0, #0
   17c70:	bx	lr
   17c74:	push	{r4, r5, lr}
   17c78:	sub	sp, sp, #12
   17c7c:	mov	r4, r0
   17c80:	add	r5, sp, #8
   17c84:	mov	r3, #0
   17c88:	str	r3, [r5, #-4]!
   17c8c:	mov	r1, r5
   17c90:	ldr	r0, [r0, #12]
   17c94:	bl	17b20 <fputs@plt+0x6988>
   17c98:	mov	r1, r5
   17c9c:	ldr	r0, [r4, #16]
   17ca0:	bl	17b20 <fputs@plt+0x6988>
   17ca4:	ldr	r3, [r4, #4]
   17ca8:	tst	r3, #2048	; 0x800
   17cac:	bne	17cf4 <fputs@plt+0x6b5c>
   17cb0:	ldr	r0, [r4, #20]
   17cb4:	cmp	r0, #0
   17cb8:	beq	17ce0 <fputs@plt+0x6b48>
   17cbc:	add	r1, sp, #4
   17cc0:	bl	17b3c <fputs@plt+0x69a4>
   17cc4:	ldr	r0, [r4, #20]
   17cc8:	bl	17c20 <fputs@plt+0x6a88>
   17ccc:	ldr	r3, [pc, #48]	; 17d04 <fputs@plt+0x6b6c>
   17cd0:	and	r3, r3, r0
   17cd4:	ldr	r0, [r4, #4]
   17cd8:	orr	r0, r0, r3
   17cdc:	str	r0, [r4, #4]
   17ce0:	ldr	r3, [sp, #4]
   17ce4:	add	r3, r3, #1
   17ce8:	str	r3, [r4, #24]
   17cec:	add	sp, sp, #12
   17cf0:	pop	{r4, r5, pc}
   17cf4:	add	r1, sp, #4
   17cf8:	ldr	r0, [r4, #20]
   17cfc:	bl	17b88 <fputs@plt+0x69f0>
   17d00:	b	17ce0 <fputs@plt+0x6b48>
   17d04:	eoreq	r0, r0, r0, lsl #2
   17d08:	ldrb	r2, [r0, #20]
   17d0c:	cmp	r2, #2
   17d10:	beq	17d4c <fputs@plt+0x6bb4>
   17d14:	ldrb	r3, [r1]
   17d18:	cmp	r3, #151	; 0x97
   17d1c:	beq	17d88 <fputs@plt+0x6bf0>
   17d20:	bhi	17d68 <fputs@plt+0x6bd0>
   17d24:	cmp	r3, #27
   17d28:	beq	17d70 <fputs@plt+0x6bd8>
   17d2c:	cmp	r3, #135	; 0x87
   17d30:	bne	17de4 <fputs@plt+0x6c4c>
   17d34:	cmp	r2, #5
   17d38:	beq	17dc4 <fputs@plt+0x6c2c>
   17d3c:	cmp	r2, #4
   17d40:	beq	17dd4 <fputs@plt+0x6c3c>
   17d44:	mov	r0, #0
   17d48:	bx	lr
   17d4c:	ldr	r3, [r1, #4]
   17d50:	tst	r3, #1
   17d54:	beq	17dfc <fputs@plt+0x6c64>
   17d58:	mov	r3, #0
   17d5c:	strb	r3, [r0, #20]
   17d60:	mov	r0, #2
   17d64:	bx	lr
   17d68:	cmp	r3, #154	; 0x9a
   17d6c:	bhi	17de4 <fputs@plt+0x6c4c>
   17d70:	cmp	r2, #3
   17d74:	beq	17dac <fputs@plt+0x6c14>
   17d78:	mov	r3, #0
   17d7c:	strb	r3, [r0, #20]
   17d80:	mov	r0, #2
   17d84:	bx	lr
   17d88:	cmp	r2, #3
   17d8c:	bhi	17dec <fputs@plt+0x6c54>
   17d90:	ldr	r3, [r1, #4]
   17d94:	tst	r3, #524288	; 0x80000
   17d98:	bne	17df4 <fputs@plt+0x6c5c>
   17d9c:	mov	r3, #0
   17da0:	strb	r3, [r0, #20]
   17da4:	mov	r0, #2
   17da8:	bx	lr
   17dac:	ldr	r2, [r1, #28]
   17db0:	ldr	r3, [r0, #24]
   17db4:	cmp	r2, r3
   17db8:	bne	17d78 <fputs@plt+0x6be0>
   17dbc:	mov	r0, #0
   17dc0:	bx	lr
   17dc4:	mov	r3, #101	; 0x65
   17dc8:	strb	r3, [r1]
   17dcc:	mov	r0, #0
   17dd0:	bx	lr
   17dd4:	mov	r3, #0
   17dd8:	strb	r3, [r0, #20]
   17ddc:	mov	r0, #2
   17de0:	bx	lr
   17de4:	mov	r0, #0
   17de8:	bx	lr
   17dec:	mov	r0, #0
   17df0:	bx	lr
   17df4:	mov	r0, #0
   17df8:	bx	lr
   17dfc:	ldrb	r3, [r1]
   17e00:	cmp	r3, #151	; 0x97
   17e04:	beq	17d88 <fputs@plt+0x6bf0>
   17e08:	bhi	17e24 <fputs@plt+0x6c8c>
   17e0c:	cmp	r3, #27
   17e10:	beq	17d78 <fputs@plt+0x6be0>
   17e14:	cmp	r3, #135	; 0x87
   17e18:	beq	17d34 <fputs@plt+0x6b9c>
   17e1c:	mov	r0, #0
   17e20:	bx	lr
   17e24:	cmp	r3, #154	; 0x9a
   17e28:	bhi	17e1c <fputs@plt+0x6c84>
   17e2c:	b	17d78 <fputs@plt+0x6be0>
   17e30:	mov	r3, #0
   17e34:	strb	r3, [r0, #20]
   17e38:	mov	r0, #2
   17e3c:	bx	lr
   17e40:	ldr	r3, [r0, #4]
   17e44:	tst	r3, #1024	; 0x400
   17e48:	bne	17e80 <fputs@plt+0x6ce8>
   17e4c:	push	{r4, lr}
   17e50:	sub	sp, sp, #8
   17e54:	mov	r4, r1
   17e58:	ldrb	r3, [r0]
   17e5c:	cmp	r3, #155	; 0x9b
   17e60:	beq	17e90 <fputs@plt+0x6cf8>
   17e64:	cmp	r3, #156	; 0x9c
   17e68:	movne	r0, #0
   17e6c:	bne	17e78 <fputs@plt+0x6ce0>
   17e70:	ldr	r0, [r0, #12]
   17e74:	bl	17e40 <fputs@plt+0x6ca8>
   17e78:	add	sp, sp, #8
   17e7c:	pop	{r4, pc}
   17e80:	ldr	r3, [r0, #8]
   17e84:	str	r3, [r1]
   17e88:	mov	r0, #1
   17e8c:	bx	lr
   17e90:	add	r1, sp, #4
   17e94:	ldr	r0, [r0, #12]
   17e98:	bl	17e40 <fputs@plt+0x6ca8>
   17e9c:	cmp	r0, #0
   17ea0:	ldrne	r3, [sp, #4]
   17ea4:	rsbne	r3, r3, #0
   17ea8:	strne	r3, [r4]
   17eac:	movne	r0, #1
   17eb0:	b	17e78 <fputs@plt+0x6ce0>
   17eb4:	push	{lr}		; (str lr, [sp, #-4]!)
   17eb8:	sub	sp, sp, #12
   17ebc:	mov	r3, #0
   17ec0:	str	r3, [sp, #4]
   17ec4:	ldr	r3, [r0, #4]
   17ec8:	tst	r3, #1
   17ecc:	movne	r0, #0
   17ed0:	beq	17edc <fputs@plt+0x6d44>
   17ed4:	add	sp, sp, #12
   17ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   17edc:	add	r1, sp, #4
   17ee0:	bl	17e40 <fputs@plt+0x6ca8>
   17ee4:	cmp	r0, #0
   17ee8:	ldrne	r0, [sp, #4]
   17eec:	clzne	r0, r0
   17ef0:	lsrne	r0, r0, #5
   17ef4:	b	17ed4 <fputs@plt+0x6d3c>
   17ef8:	push	{lr}		; (str lr, [sp, #-4]!)
   17efc:	sub	sp, sp, #12
   17f00:	mov	r3, #0
   17f04:	str	r3, [sp, #4]
   17f08:	ldr	r3, [r0, #4]
   17f0c:	tst	r3, #1
   17f10:	movne	r0, #0
   17f14:	beq	17f20 <fputs@plt+0x6d88>
   17f18:	add	sp, sp, #12
   17f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f20:	add	r1, sp, #4
   17f24:	bl	17e40 <fputs@plt+0x6ca8>
   17f28:	cmp	r0, #0
   17f2c:	beq	17f18 <fputs@plt+0x6d80>
   17f30:	ldr	r0, [sp, #4]
   17f34:	adds	r0, r0, #0
   17f38:	movne	r0, #1
   17f3c:	b	17f18 <fputs@plt+0x6d80>
   17f40:	ldrb	r2, [r0]
   17f44:	add	r3, r2, #101	; 0x65
   17f48:	uxtb	r3, r3
   17f4c:	cmp	r3, #1
   17f50:	bhi	17f6c <fputs@plt+0x6dd4>
   17f54:	ldr	r0, [r0, #12]
   17f58:	ldrb	r2, [r0]
   17f5c:	add	r3, r2, #101	; 0x65
   17f60:	uxtb	r3, r3
   17f64:	cmp	r3, #1
   17f68:	bls	17f54 <fputs@plt+0x6dbc>
   17f6c:	cmp	r2, #157	; 0x9d
   17f70:	ldrbeq	r2, [r0, #38]	; 0x26
   17f74:	cmp	r2, #134	; 0x86
   17f78:	bhi	17f94 <fputs@plt+0x6dfc>
   17f7c:	cmp	r2, #132	; 0x84
   17f80:	bcs	17fd0 <fputs@plt+0x6e38>
   17f84:	cmp	r2, #97	; 0x61
   17f88:	beq	17fd0 <fputs@plt+0x6e38>
   17f8c:	mov	r0, #1
   17f90:	bx	lr
   17f94:	cmp	r2, #152	; 0x98
   17f98:	bne	17f8c <fputs@plt+0x6df4>
   17f9c:	ldr	r3, [r0, #4]
   17fa0:	tst	r3, #1048576	; 0x100000
   17fa4:	bne	17fd8 <fputs@plt+0x6e40>
   17fa8:	ldrsh	r2, [r0, #32]
   17fac:	cmp	r2, #0
   17fb0:	blt	17fe0 <fputs@plt+0x6e48>
   17fb4:	ldr	r3, [r0, #44]	; 0x2c
   17fb8:	ldr	r3, [r3, #4]
   17fbc:	add	r3, r3, r2, lsl #4
   17fc0:	ldrb	r0, [r3, #12]
   17fc4:	clz	r0, r0
   17fc8:	lsr	r0, r0, #5
   17fcc:	bx	lr
   17fd0:	mov	r0, #0
   17fd4:	bx	lr
   17fd8:	mov	r0, #1
   17fdc:	bx	lr
   17fe0:	mov	r0, #0
   17fe4:	bx	lr
   17fe8:	cmp	r1, #65	; 0x41
   17fec:	beq	180c0 <fputs@plt+0x6f28>
   17ff0:	ldrb	r2, [r0]
   17ff4:	add	r3, r2, #101	; 0x65
   17ff8:	uxtb	r3, r3
   17ffc:	cmp	r3, #1
   18000:	bhi	1801c <fputs@plt+0x6e84>
   18004:	ldr	r0, [r0, #12]
   18008:	ldrb	r2, [r0]
   1800c:	add	r3, r2, #101	; 0x65
   18010:	uxtb	r3, r3
   18014:	cmp	r3, #1
   18018:	bls	18004 <fputs@plt+0x6e6c>
   1801c:	cmp	r2, #157	; 0x9d
   18020:	ldrbeq	r2, [r0, #38]	; 0x26
   18024:	cmp	r2, #133	; 0x85
   18028:	beq	18084 <fputs@plt+0x6eec>
   1802c:	bhi	18058 <fputs@plt+0x6ec0>
   18030:	cmp	r2, #97	; 0x61
   18034:	beq	18098 <fputs@plt+0x6f00>
   18038:	cmp	r2, #132	; 0x84
   1803c:	bne	1807c <fputs@plt+0x6ee4>
   18040:	sub	r1, r1, #67	; 0x43
   18044:	uxtb	r1, r1
   18048:	cmp	r1, #1
   1804c:	movhi	r0, #0
   18050:	movls	r0, #1
   18054:	bx	lr
   18058:	cmp	r2, #134	; 0x86
   1805c:	beq	180c8 <fputs@plt+0x6f30>
   18060:	cmp	r2, #152	; 0x98
   18064:	bne	1807c <fputs@plt+0x6ee4>
   18068:	ldrsh	r3, [r0, #32]
   1806c:	cmp	r3, #0
   18070:	blt	180a8 <fputs@plt+0x6f10>
   18074:	mov	r0, #0
   18078:	bx	lr
   1807c:	mov	r0, #0
   18080:	bx	lr
   18084:	sub	r1, r1, #67	; 0x43
   18088:	tst	r1, #253	; 0xfd
   1808c:	moveq	r0, #1
   18090:	movne	r0, #0
   18094:	bx	lr
   18098:	cmp	r1, #66	; 0x42
   1809c:	movne	r0, #0
   180a0:	moveq	r0, #1
   180a4:	bx	lr
   180a8:	sub	r1, r1, #67	; 0x43
   180ac:	uxtb	r1, r1
   180b0:	cmp	r1, #1
   180b4:	movhi	r0, #0
   180b8:	movls	r0, #1
   180bc:	bx	lr
   180c0:	mov	r0, #1
   180c4:	bx	lr
   180c8:	mov	r0, #1
   180cc:	bx	lr
   180d0:	push	{r4, lr}
   180d4:	mov	r4, r0
   180d8:	ldr	r1, [pc, #68]	; 18124 <fputs@plt+0x6f8c>
   180dc:	bl	13ec8 <fputs@plt+0x2d30>
   180e0:	cmp	r0, #0
   180e4:	bne	180f0 <fputs@plt+0x6f58>
   180e8:	mov	r0, #1
   180ec:	pop	{r4, pc}
   180f0:	ldr	r1, [pc, #48]	; 18128 <fputs@plt+0x6f90>
   180f4:	mov	r0, r4
   180f8:	bl	13ec8 <fputs@plt+0x2d30>
   180fc:	cmp	r0, #0
   18100:	bne	1810c <fputs@plt+0x6f74>
   18104:	mov	r0, #1
   18108:	pop	{r4, pc}
   1810c:	ldr	r1, [pc, #24]	; 1812c <fputs@plt+0x6f94>
   18110:	mov	r0, r4
   18114:	bl	13ec8 <fputs@plt+0x2d30>
   18118:	clz	r0, r0
   1811c:	lsr	r0, r0, #5
   18120:	pop	{r4, pc}
   18124:			; <UNDEFINED> instruction: 0x00084bb8
   18128:	andeq	r4, r8, r0, asr #23
   1812c:	andeq	r4, r8, r8, asr #23
   18130:	ldrb	r3, [r1, #6]
   18134:	cmp	r3, #0
   18138:	bxeq	lr
   1813c:	ldrb	r3, [r0, #19]
   18140:	cmp	r3, #7
   18144:	addls	r2, r3, #1
   18148:	strbls	r2, [r0, #19]
   1814c:	ldrls	r2, [r1, #12]
   18150:	addls	r0, r0, r3, lsl #2
   18154:	strls	r2, [r0, #28]
   18158:	mov	r3, #0
   1815c:	strb	r3, [r1, #6]
   18160:	bx	lr
   18164:	ldr	ip, [r0]
   18168:	ldrh	ip, [ip, #64]	; 0x40
   1816c:	tst	ip, #2
   18170:	bxne	lr
   18174:	push	{r4, r5, r6, lr}
   18178:	add	r5, r0, #124	; 0x7c
   1817c:	ldr	ip, [r0, #136]	; 0x88
   18180:	cmp	ip, #0
   18184:	addne	ip, r0, #144	; 0x90
   18188:	addne	r4, r0, #324	; 0x144
   1818c:	beq	18220 <fputs@plt+0x7088>
   18190:	ldr	lr, [ip, #12]
   18194:	cmp	lr, #0
   18198:	beq	18224 <fputs@plt+0x708c>
   1819c:	add	ip, ip, #20
   181a0:	cmp	ip, r4
   181a4:	bne	18190 <fputs@plt+0x6ff8>
   181a8:	mvn	r6, #0
   181ac:	mvn	lr, #-2147483648	; 0x80000000
   181b0:	mov	ip, #0
   181b4:	ldr	r4, [r5, #16]
   181b8:	cmp	r4, lr
   181bc:	movlt	r6, ip
   181c0:	cmp	r4, lr
   181c4:	movlt	lr, r4
   181c8:	add	ip, ip, #1
   181cc:	add	r5, r5, #20
   181d0:	cmp	ip, #10
   181d4:	bne	181b4 <fputs@plt+0x701c>
   181d8:	cmp	r6, #0
   181dc:	poplt	{r4, r5, r6, pc}
   181e0:	lsl	lr, r6, #2
   181e4:	add	ip, lr, r6
   181e8:	add	ip, r0, ip, lsl #2
   181ec:	ldr	r4, [r0, #108]	; 0x6c
   181f0:	str	r4, [ip, #132]	; 0x84
   181f4:	str	r1, [ip, #124]	; 0x7c
   181f8:	strh	r2, [ip, #128]	; 0x80
   181fc:	str	r3, [ip, #136]	; 0x88
   18200:	mov	r3, #0
   18204:	strb	r3, [ip, #130]	; 0x82
   18208:	ldr	r3, [r0, #112]	; 0x70
   1820c:	add	r2, r3, #1
   18210:	str	r2, [r0, #112]	; 0x70
   18214:	add	r6, lr, r6
   18218:	str	r3, [ip, #140]	; 0x8c
   1821c:	pop	{r4, r5, r6, pc}
   18220:	mov	ip, r5
   18224:	ldr	lr, [r0, #108]	; 0x6c
   18228:	str	lr, [ip, #8]
   1822c:	str	r1, [ip]
   18230:	strh	r2, [ip, #4]
   18234:	str	r3, [ip, #12]
   18238:	mov	r3, #0
   1823c:	strb	r3, [ip, #6]
   18240:	ldr	r3, [r0, #112]	; 0x70
   18244:	add	r2, r3, #1
   18248:	str	r2, [r0, #112]	; 0x70
   1824c:	str	r3, [ip, #16]
   18250:	pop	{r4, r5, r6, pc}
   18254:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18258:	mov	r8, r0
   1825c:	mov	r6, r1
   18260:	add	r2, r1, r2
   18264:	sub	r5, r2, #1
   18268:	add	r4, r0, #124	; 0x7c
   1826c:	add	r7, r0, #324	; 0x144
   18270:	mov	r9, #0
   18274:	b	18284 <fputs@plt+0x70ec>
   18278:	add	r4, r4, #20
   1827c:	cmp	r7, r4
   18280:	beq	182b8 <fputs@plt+0x7120>
   18284:	ldr	r3, [r4, #12]
   18288:	cmp	r6, r3
   1828c:	movgt	r2, #0
   18290:	movle	r2, #1
   18294:	cmp	r5, r3
   18298:	movlt	r2, #0
   1829c:	cmp	r2, #0
   182a0:	beq	18278 <fputs@plt+0x70e0>
   182a4:	mov	r1, r4
   182a8:	mov	r0, r8
   182ac:	bl	18130 <fputs@plt+0x6f98>
   182b0:	str	r9, [r4, #12]
   182b4:	b	18278 <fputs@plt+0x70e0>
   182b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   182bc:	push	{r4, r5, r6, r7, r8, lr}
   182c0:	mov	r5, r0
   182c4:	ldr	r3, [r0, #108]	; 0x6c
   182c8:	sub	r3, r3, #1
   182cc:	str	r3, [r0, #108]	; 0x6c
   182d0:	add	r4, r0, #124	; 0x7c
   182d4:	add	r6, r0, #324	; 0x144
   182d8:	mov	r7, #0
   182dc:	b	182ec <fputs@plt+0x7154>
   182e0:	add	r4, r4, #20
   182e4:	cmp	r6, r4
   182e8:	beq	1831c <fputs@plt+0x7184>
   182ec:	ldr	r3, [r4, #12]
   182f0:	cmp	r3, #0
   182f4:	beq	182e0 <fputs@plt+0x7148>
   182f8:	ldr	r2, [r4, #8]
   182fc:	ldr	r3, [r5, #108]	; 0x6c
   18300:	cmp	r2, r3
   18304:	ble	182e0 <fputs@plt+0x7148>
   18308:	mov	r1, r4
   1830c:	mov	r0, r5
   18310:	bl	18130 <fputs@plt+0x6f98>
   18314:	str	r7, [r4, #12]
   18318:	b	182e0 <fputs@plt+0x7148>
   1831c:	pop	{r4, r5, r6, r7, r8, pc}
   18320:	push	{r4, r5, r6, r7, r8, lr}
   18324:	mov	r6, r0
   18328:	add	r4, r0, #124	; 0x7c
   1832c:	add	r5, r0, #324	; 0x144
   18330:	mov	r7, #0
   18334:	b	18344 <fputs@plt+0x71ac>
   18338:	add	r4, r4, #20
   1833c:	cmp	r5, r4
   18340:	beq	18364 <fputs@plt+0x71cc>
   18344:	ldr	r3, [r4, #12]
   18348:	cmp	r3, #0
   1834c:	beq	18338 <fputs@plt+0x71a0>
   18350:	mov	r1, r4
   18354:	mov	r0, r6
   18358:	bl	18130 <fputs@plt+0x6f98>
   1835c:	str	r7, [r4, #12]
   18360:	b	18338 <fputs@plt+0x71a0>
   18364:	pop	{r4, r5, r6, r7, r8, pc}
   18368:	ldrb	r3, [r1]
   1836c:	and	r3, r3, #253	; 0xfd
   18370:	cmp	r3, #152	; 0x98
   18374:	bne	183ec <fputs@plt+0x7254>
   18378:	push	{lr}		; (str lr, [sp, #-4]!)
   1837c:	ldr	lr, [r0, #24]
   18380:	ldr	r3, [lr]
   18384:	cmp	r3, #0
   18388:	beq	183d8 <fputs@plt+0x7240>
   1838c:	ldr	r0, [r3]
   18390:	cmp	r0, #0
   18394:	ble	183d8 <fputs@plt+0x7240>
   18398:	ldr	ip, [r1, #28]
   1839c:	ldr	r2, [r3, #52]	; 0x34
   183a0:	cmp	ip, r2
   183a4:	beq	183c8 <fputs@plt+0x7230>
   183a8:	mov	r2, #0
   183ac:	add	r2, r2, #1
   183b0:	cmp	r0, r2
   183b4:	beq	183d8 <fputs@plt+0x7240>
   183b8:	add	r3, r3, #72	; 0x48
   183bc:	ldr	r1, [r3, #52]	; 0x34
   183c0:	cmp	r1, ip
   183c4:	bne	183ac <fputs@plt+0x7214>
   183c8:	ldr	r3, [lr, #4]
   183cc:	add	r3, r3, #1
   183d0:	str	r3, [lr, #4]
   183d4:	b	183e4 <fputs@plt+0x724c>
   183d8:	ldr	r3, [lr, #8]
   183dc:	add	r3, r3, #1
   183e0:	str	r3, [lr, #8]
   183e4:	mov	r0, #0
   183e8:	pop	{pc}		; (ldr pc, [sp], #4)
   183ec:	mov	r0, #0
   183f0:	bx	lr
   183f4:	mov	r0, #0
   183f8:	bx	lr
   183fc:	mov	r2, r0
   18400:	ldrb	r3, [r0, #19]
   18404:	cmp	r3, #0
   18408:	ldreq	r0, [r0, #76]	; 0x4c
   1840c:	addeq	r0, r0, #1
   18410:	streq	r0, [r2, #76]	; 0x4c
   18414:	subne	r3, r3, #1
   18418:	uxtbne	r3, r3
   1841c:	strbne	r3, [r2, #19]
   18420:	addne	r3, r2, r3, lsl #2
   18424:	ldrne	r0, [r3, #28]
   18428:	bx	lr
   1842c:	cmp	r1, #0
   18430:	bxeq	lr
   18434:	push	{lr}		; (str lr, [sp, #-4]!)
   18438:	ldrb	lr, [r0, #19]
   1843c:	cmp	lr, #7
   18440:	pophi	{pc}		; (ldrhi pc, [sp], #4)
   18444:	ldr	r3, [r0, #136]	; 0x88
   18448:	cmp	r1, r3
   1844c:	addeq	r3, r0, #124	; 0x7c
   18450:	beq	18488 <fputs@plt+0x72f0>
   18454:	add	r3, r0, #144	; 0x90
   18458:	add	ip, r0, #324	; 0x144
   1845c:	ldr	r2, [r3, #12]
   18460:	cmp	r1, r2
   18464:	beq	18488 <fputs@plt+0x72f0>
   18468:	add	r3, r3, #20
   1846c:	cmp	r3, ip
   18470:	bne	1845c <fputs@plt+0x72c4>
   18474:	add	r3, lr, #1
   18478:	strb	r3, [r0, #19]
   1847c:	add	r0, r0, lr, lsl #2
   18480:	str	r1, [r0, #28]
   18484:	pop	{pc}		; (ldr pc, [sp], #4)
   18488:	mov	r2, #1
   1848c:	strb	r2, [r3, #6]
   18490:	pop	{pc}		; (ldr pc, [sp], #4)
   18494:	mov	r3, r0
   18498:	ldr	r2, [r0, #60]	; 0x3c
   1849c:	cmp	r2, r1
   184a0:	ldrge	r0, [r0, #64]	; 0x40
   184a4:	addge	ip, r0, r1
   184a8:	strge	ip, [r3, #64]	; 0x40
   184ac:	subge	r1, r2, r1
   184b0:	strge	r1, [r3, #60]	; 0x3c
   184b4:	ldrlt	r2, [r3, #76]	; 0x4c
   184b8:	addlt	r0, r2, #1
   184bc:	addlt	r1, r1, r2
   184c0:	strlt	r1, [r3, #76]	; 0x4c
   184c4:	bx	lr
   184c8:	push	{r4, r5, r6, lr}
   184cc:	mov	r4, r0
   184d0:	mov	r6, r1
   184d4:	mov	r5, r2
   184d8:	bl	18254 <fputs@plt+0x70bc>
   184dc:	ldr	r3, [r4, #60]	; 0x3c
   184e0:	cmp	r5, r3
   184e4:	strgt	r5, [r4, #60]	; 0x3c
   184e8:	strgt	r6, [r4, #64]	; 0x40
   184ec:	pop	{r4, r5, r6, pc}
   184f0:	ldr	ip, [r1]
   184f4:	str	r1, [r0]
   184f8:	ldr	r1, [ip, #16]
   184fc:	ldr	r1, [r1, r2, lsl #4]
   18500:	str	r1, [r0, #12]
   18504:	ldr	r1, [ip, #16]
   18508:	add	r1, r1, r2, lsl #4
   1850c:	ldr	r1, [r1, #12]
   18510:	str	r1, [r0, #4]
   18514:	str	r3, [r0, #16]
   18518:	ldr	r3, [sp]
   1851c:	str	r3, [r0, #20]
   18520:	cmp	r2, #1
   18524:	movne	r2, #0
   18528:	moveq	r2, #1
   1852c:	str	r2, [r0, #8]
   18530:	bx	lr
   18534:	ldr	r3, [r0, #20]
   18538:	cmp	r3, #0
   1853c:	ble	185c0 <fputs@plt+0x7428>
   18540:	push	{r4, r5, r6, r7, r8, lr}
   18544:	mov	r7, r2
   18548:	mov	r8, r1
   1854c:	mov	r5, r0
   18550:	mov	r4, #0
   18554:	b	18588 <fputs@plt+0x73f0>
   18558:	ldr	r3, [r5, #16]
   1855c:	add	r6, r3, r6, lsl #4
   18560:	ldr	r0, [r6, #12]
   18564:	mov	r1, r8
   18568:	add	r0, r0, #8
   1856c:	bl	1549c <fputs@plt+0x4304>
   18570:	cmp	r0, #0
   18574:	popne	{r4, r5, r6, r7, r8, pc}
   18578:	add	r4, r4, #1
   1857c:	ldr	r3, [r5, #20]
   18580:	cmp	r3, r4
   18584:	ble	185b8 <fputs@plt+0x7420>
   18588:	cmp	r4, #1
   1858c:	eorle	r6, r4, #1
   18590:	movgt	r6, r4
   18594:	cmp	r7, #0
   18598:	beq	18558 <fputs@plt+0x73c0>
   1859c:	ldr	r3, [r5, #16]
   185a0:	ldr	r1, [r3, r6, lsl #4]
   185a4:	mov	r0, r7
   185a8:	bl	13ec8 <fputs@plt+0x2d30>
   185ac:	cmp	r0, #0
   185b0:	bne	18578 <fputs@plt+0x73e0>
   185b4:	b	18558 <fputs@plt+0x73c0>
   185b8:	mov	r0, #0
   185bc:	pop	{r4, r5, r6, r7, r8, pc}
   185c0:	mov	r0, #0
   185c4:	bx	lr
   185c8:	ldr	r3, [r0, #20]
   185cc:	cmp	r3, #0
   185d0:	ble	18650 <fputs@plt+0x74b8>
   185d4:	push	{r4, r5, r6, r7, r8, lr}
   185d8:	mov	r6, r2
   185dc:	mov	r8, r1
   185e0:	mov	r5, r0
   185e4:	mov	r4, #0
   185e8:	b	18614 <fputs@plt+0x747c>
   185ec:	ldr	r0, [r7, #12]
   185f0:	mov	r1, r8
   185f4:	add	r0, r0, #24
   185f8:	bl	1549c <fputs@plt+0x4304>
   185fc:	cmp	r0, #0
   18600:	popne	{r4, r5, r6, r7, r8, pc}
   18604:	add	r4, r4, #1
   18608:	ldr	r3, [r5, #20]
   1860c:	cmp	r3, r4
   18610:	ble	18648 <fputs@plt+0x74b0>
   18614:	cmp	r4, #1
   18618:	eorle	ip, r4, #1
   1861c:	movgt	ip, r4
   18620:	ldr	r3, [r5, #16]
   18624:	add	r7, r3, ip, lsl #4
   18628:	cmp	r6, #0
   1862c:	beq	185ec <fputs@plt+0x7454>
   18630:	ldr	r1, [r3, ip, lsl #4]
   18634:	mov	r0, r6
   18638:	bl	13ec8 <fputs@plt+0x2d30>
   1863c:	cmp	r0, #0
   18640:	bne	18604 <fputs@plt+0x746c>
   18644:	b	185ec <fputs@plt+0x7454>
   18648:	mov	r0, #0
   1864c:	pop	{r4, r5, r6, r7, r8, pc}
   18650:	mov	r0, #0
   18654:	bx	lr
   18658:	push	{r4, r5, r6, lr}
   1865c:	subs	r6, r1, #0
   18660:	beq	186b0 <fputs@plt+0x7518>
   18664:	ldr	r4, [r0, #20]
   18668:	sub	r4, r4, #1
   1866c:	ldr	r5, [r0, #16]
   18670:	lsl	r3, r4, #4
   18674:	cmp	r4, #0
   18678:	blt	186a8 <fputs@plt+0x7510>
   1867c:	sub	r3, r3, #16
   18680:	add	r5, r5, r3
   18684:	mov	r1, r6
   18688:	ldr	r0, [r5, #16]
   1868c:	bl	13ec8 <fputs@plt+0x2d30>
   18690:	cmp	r0, #0
   18694:	beq	186a8 <fputs@plt+0x7510>
   18698:	sub	r4, r4, #1
   1869c:	sub	r5, r5, #16
   186a0:	cmn	r4, #1
   186a4:	bne	18684 <fputs@plt+0x74ec>
   186a8:	mov	r0, r4
   186ac:	pop	{r4, r5, r6, pc}
   186b0:	mvn	r4, #0
   186b4:	b	186a8 <fputs@plt+0x7510>
   186b8:	ldr	r0, [r0, #8]
   186bc:	cmp	r0, #0
   186c0:	bxeq	lr
   186c4:	ldrb	r3, [r0, #55]	; 0x37
   186c8:	and	r3, r3, #3
   186cc:	cmp	r3, #2
   186d0:	bxeq	lr
   186d4:	ldr	r0, [r0, #20]
   186d8:	cmp	r0, #0
   186dc:	bxeq	lr
   186e0:	ldrb	r3, [r0, #55]	; 0x37
   186e4:	and	r3, r3, #3
   186e8:	cmp	r3, #2
   186ec:	bne	186d4 <fputs@plt+0x753c>
   186f0:	bx	lr
   186f4:	ldrh	ip, [r0, #52]	; 0x34
   186f8:	cmp	ip, #0
   186fc:	ble	18744 <fputs@plt+0x75ac>
   18700:	ldr	r3, [r0, #4]
   18704:	ldrsh	r2, [r3]
   18708:	cmp	r2, r1
   1870c:	movne	r0, #0
   18710:	beq	18734 <fputs@plt+0x759c>
   18714:	add	r0, r0, #1
   18718:	cmp	r0, ip
   1871c:	beq	1873c <fputs@plt+0x75a4>
   18720:	ldrsh	r2, [r3, #2]!
   18724:	cmp	r2, r1
   18728:	bne	18714 <fputs@plt+0x757c>
   1872c:	sxth	r0, r0
   18730:	bx	lr
   18734:	mov	r0, #0
   18738:	b	1872c <fputs@plt+0x7594>
   1873c:	mvn	r0, #0
   18740:	bx	lr
   18744:	mvn	r0, #0
   18748:	bx	lr
   1874c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18750:	sub	sp, sp, #20
   18754:	str	r1, [sp, #4]
   18758:	mov	lr, #0
   1875c:	mov	r4, #67	; 0x43
   18760:	mov	r3, lr
   18764:	ldr	ip, [pc, #396]	; 188f8 <fputs@plt+0x7760>
   18768:	ldr	r1, [pc, #396]	; 188fc <fputs@plt+0x7764>
   1876c:	ldr	r6, [pc, #396]	; 18900 <fputs@plt+0x7768>
   18770:	ldr	r5, [pc, #396]	; 18904 <fputs@plt+0x776c>
   18774:	ldr	r7, [pc, #396]	; 18908 <fputs@plt+0x7770>
   18778:	ldr	sl, [pc, #396]	; 1890c <fputs@plt+0x7774>
   1877c:	ldr	r9, [pc, #396]	; 18910 <fputs@plt+0x7778>
   18780:	ldr	r8, [pc, #396]	; 18914 <fputs@plt+0x777c>
   18784:	b	187b0 <fputs@plt+0x7618>
   18788:	sub	fp, r4, #67	; 0x43
   1878c:	tst	fp, #253	; 0xfd
   18790:	bne	187b0 <fputs@plt+0x7618>
   18794:	ldrb	r4, [r0]
   18798:	cmp	r4, #40	; 0x28
   1879c:	moveq	lr, r0
   187a0:	mov	r4, #65	; 0x41
   187a4:	b	187b0 <fputs@plt+0x7618>
   187a8:	mov	lr, r0
   187ac:	mov	r4, #66	; 0x42
   187b0:	ldrb	r2, [r0], #1
   187b4:	cmp	r2, #0
   187b8:	beq	1882c <fputs@plt+0x7694>
   187bc:	add	r2, ip, r2
   187c0:	ldrb	r2, [r2, #64]	; 0x40
   187c4:	add	r3, r2, r3, lsl #8
   187c8:	mov	r2, r0
   187cc:	cmp	r3, r1
   187d0:	beq	187a8 <fputs@plt+0x7610>
   187d4:	cmp	r3, r5
   187d8:	cmpne	r3, r6
   187dc:	beq	188e0 <fputs@plt+0x7748>
   187e0:	cmp	r3, r7
   187e4:	beq	18788 <fputs@plt+0x75f0>
   187e8:	cmp	r3, r9
   187ec:	cmpne	r3, sl
   187f0:	moveq	r2, #1
   187f4:	movne	r2, #0
   187f8:	cmp	r3, r8
   187fc:	orreq	r2, r2, #1
   18800:	cmp	r4, #67	; 0x43
   18804:	movne	r2, #0
   18808:	andeq	r2, r2, #1
   1880c:	cmp	r2, #0
   18810:	movne	r4, #69	; 0x45
   18814:	bne	187b0 <fputs@plt+0x7618>
   18818:	bic	r2, r3, #-16777216	; 0xff000000
   1881c:	ldr	fp, [pc, #244]	; 18918 <fputs@plt+0x7780>
   18820:	cmp	r2, fp
   18824:	bne	187b0 <fputs@plt+0x7618>
   18828:	mov	r4, #68	; 0x44
   1882c:	ldr	r2, [sp, #4]
   18830:	cmp	r2, #0
   18834:	beq	188d4 <fputs@plt+0x773c>
   18838:	mov	r3, #1
   1883c:	strb	r3, [r2]
   18840:	cmp	r4, #66	; 0x42
   18844:	bhi	188d4 <fputs@plt+0x773c>
   18848:	cmp	lr, #0
   1884c:	beq	188e8 <fputs@plt+0x7750>
   18850:	ldrb	r2, [lr]
   18854:	cmp	r2, #0
   18858:	beq	188d4 <fputs@plt+0x773c>
   1885c:	ldr	r3, [pc, #148]	; 188f8 <fputs@plt+0x7760>
   18860:	add	r3, r3, r2
   18864:	ldrb	r3, [r3, #320]	; 0x140
   18868:	tst	r3, #4
   1886c:	bne	18890 <fputs@plt+0x76f8>
   18870:	ldr	r2, [pc, #128]	; 188f8 <fputs@plt+0x7760>
   18874:	ldrb	r3, [lr, #1]!
   18878:	cmp	r3, #0
   1887c:	beq	188d4 <fputs@plt+0x773c>
   18880:	add	r3, r2, r3
   18884:	ldrb	r3, [r3, #320]	; 0x140
   18888:	tst	r3, #4
   1888c:	beq	18874 <fputs@plt+0x76dc>
   18890:	add	r1, sp, #16
   18894:	mov	r3, #0
   18898:	str	r3, [r1, #-4]!
   1889c:	mov	r0, lr
   188a0:	bl	14ec0 <fputs@plt+0x3d28>
   188a4:	ldr	r3, [sp, #12]
   188a8:	add	r2, r3, #3
   188ac:	cmp	r3, #0
   188b0:	movlt	r3, r2
   188b4:	asr	r3, r3, #2
   188b8:	add	r3, r3, #1
   188bc:	cmp	r3, #255	; 0xff
   188c0:	movgt	r3, #255	; 0xff
   188c4:	str	r3, [sp, #12]
   188c8:	ldr	r3, [sp, #12]
   188cc:	ldr	r2, [sp, #4]
   188d0:	strb	r3, [r2]
   188d4:	mov	r0, r4
   188d8:	add	sp, sp, #20
   188dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188e0:	mov	r4, #66	; 0x42
   188e4:	b	187b0 <fputs@plt+0x7618>
   188e8:	mov	r3, #5
   188ec:	ldr	r2, [sp, #4]
   188f0:	strb	r3, [r2]
   188f4:	b	188d4 <fputs@plt+0x773c>
   188f8:			; <UNDEFINED> instruction: 0x000813b0
   188fc:	cmnvs	r8, #-2147483620	; 0x8000001c
   18900:	cmnvs	ip, #392	; 0x188
   18904:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   18908:	rsbvs	r6, ip, #392	; 0x188
   1890c:	rsbvc	r6, r5, #108, 2
   18910:	strbtvs	r6, [ip], -r1, ror #30
   18914:	strbtvs	r7, [pc], #-1378	; 1891c <fputs@plt+0x7784>
   18918:	rsbeq	r6, r9, r4, ror lr
   1891c:	push	{r4, lr}
   18920:	bl	17ae0 <fputs@plt+0x6948>
   18924:	ldr	r3, [r0, #4]
   18928:	tst	r3, #512	; 0x200
   1892c:	bne	189ac <fputs@plt+0x7814>
   18930:	ldrb	r3, [r0]
   18934:	cmp	r3, #119	; 0x77
   18938:	beq	1895c <fputs@plt+0x77c4>
   1893c:	cmp	r3, #38	; 0x26
   18940:	beq	18974 <fputs@plt+0x77dc>
   18944:	and	r2, r3, #253	; 0xfd
   18948:	cmp	r3, #157	; 0x9d
   1894c:	cmpne	r2, #152	; 0x98
   18950:	beq	18984 <fputs@plt+0x77ec>
   18954:	ldrb	r0, [r0, #1]
   18958:	pop	{r4, pc}
   1895c:	ldr	r3, [r0, #20]
   18960:	ldr	r3, [r3]
   18964:	ldr	r3, [r3, #4]
   18968:	ldr	r0, [r3]
   1896c:	bl	1891c <fputs@plt+0x7784>
   18970:	pop	{r4, pc}
   18974:	mov	r1, #0
   18978:	ldr	r0, [r0, #8]
   1897c:	bl	1874c <fputs@plt+0x75b4>
   18980:	pop	{r4, pc}
   18984:	ldr	r3, [r0, #44]	; 0x2c
   18988:	cmp	r3, #0
   1898c:	beq	18954 <fputs@plt+0x77bc>
   18990:	ldrsh	r2, [r0, #32]
   18994:	cmp	r2, #0
   18998:	blt	189b4 <fputs@plt+0x781c>
   1899c:	ldr	r3, [r3, #4]
   189a0:	add	r2, r3, r2, lsl #4
   189a4:	ldrb	r0, [r2, #13]
   189a8:	pop	{r4, pc}
   189ac:	mov	r0, #0
   189b0:	pop	{r4, pc}
   189b4:	mov	r0, #68	; 0x44
   189b8:	pop	{r4, pc}
   189bc:	push	{r4, lr}
   189c0:	mov	r4, r1
   189c4:	bl	1891c <fputs@plt+0x7784>
   189c8:	mov	r3, r0
   189cc:	cmp	r0, #0
   189d0:	cmpne	r4, #0
   189d4:	beq	189f8 <fputs@plt+0x7860>
   189d8:	cmp	r4, #66	; 0x42
   189dc:	cmpls	r0, #66	; 0x42
   189e0:	movhi	r3, #1
   189e4:	movls	r3, #0
   189e8:	cmp	r3, #0
   189ec:	movne	r0, #67	; 0x43
   189f0:	moveq	r0, #65	; 0x41
   189f4:	pop	{r4, pc}
   189f8:	orr	r2, r0, r4
   189fc:	tst	r2, #255	; 0xff
   18a00:	addne	r3, r0, r4
   18a04:	uxtbne	r0, r3
   18a08:	moveq	r0, #65	; 0x41
   18a0c:	pop	{r4, pc}
   18a10:	push	{r4, lr}
   18a14:	mov	r4, r0
   18a18:	ldr	r0, [r0, #12]
   18a1c:	bl	1891c <fputs@plt+0x7784>
   18a20:	ldr	r3, [r4, #16]
   18a24:	cmp	r3, #0
   18a28:	beq	18a3c <fputs@plt+0x78a4>
   18a2c:	mov	r1, r0
   18a30:	mov	r0, r3
   18a34:	bl	189bc <fputs@plt+0x7824>
   18a38:	pop	{r4, pc}
   18a3c:	ldr	r3, [r4, #4]
   18a40:	tst	r3, #2048	; 0x800
   18a44:	bne	18a54 <fputs@plt+0x78bc>
   18a48:	cmp	r0, #0
   18a4c:	moveq	r0, #65	; 0x41
   18a50:	pop	{r4, pc}
   18a54:	ldr	r3, [r4, #20]
   18a58:	ldr	r3, [r3]
   18a5c:	ldr	r3, [r3, #4]
   18a60:	mov	r1, r0
   18a64:	ldr	r0, [r3]
   18a68:	bl	189bc <fputs@plt+0x7824>
   18a6c:	pop	{r4, pc}
   18a70:	push	{r4, lr}
   18a74:	mov	r4, r1
   18a78:	bl	18a10 <fputs@plt+0x7878>
   18a7c:	cmp	r0, #65	; 0x41
   18a80:	beq	18aac <fputs@plt+0x7914>
   18a84:	cmp	r0, #66	; 0x42
   18a88:	bne	18a9c <fputs@plt+0x7904>
   18a8c:	cmp	r4, #66	; 0x42
   18a90:	movne	r0, #0
   18a94:	moveq	r0, #1
   18a98:	pop	{r4, pc}
   18a9c:	cmp	r4, #66	; 0x42
   18aa0:	movls	r0, #0
   18aa4:	movhi	r0, #1
   18aa8:	pop	{r4, pc}
   18aac:	mov	r0, #1
   18ab0:	pop	{r4, pc}
   18ab4:	ldrb	r3, [r0]
   18ab8:	cmp	r3, #97	; 0x61
   18abc:	beq	18ae0 <fputs@plt+0x7948>
   18ac0:	cmp	r3, #95	; 0x5f
   18ac4:	bxne	lr
   18ac8:	ldr	r3, [r0, #12]
   18acc:	ldrb	r2, [r3]
   18ad0:	cmp	r2, #97	; 0x61
   18ad4:	moveq	r2, #27
   18ad8:	strbeq	r2, [r3]
   18adc:	bx	lr
   18ae0:	mov	r3, #27
   18ae4:	strb	r3, [r0]
   18ae8:	bx	lr
   18aec:	push	{r4, lr}
   18af0:	mov	r4, r0
   18af4:	ldr	r3, [r0, #12]
   18af8:	ldr	ip, [r3, #4]
   18afc:	ldrh	r1, [r0, #52]	; 0x34
   18b00:	cmp	r1, #0
   18b04:	ble	18b4c <fputs@plt+0x79b4>
   18b08:	ldr	r2, [r0, #4]
   18b0c:	add	r1, r2, r1, lsl #1
   18b10:	mov	r0, #0
   18b14:	mov	lr, #1
   18b18:	ldrsh	r3, [r2], #2
   18b1c:	cmp	r3, #0
   18b20:	addge	r3, ip, r3, lsl #4
   18b24:	ldrbge	r3, [r3, #14]
   18b28:	movlt	r3, lr
   18b2c:	add	r0, r0, r3
   18b30:	cmp	r2, r1
   18b34:	bne	18b18 <fputs@plt+0x7980>
   18b38:	lsl	r0, r0, #2
   18b3c:	mov	r1, #0
   18b40:	bl	15278 <fputs@plt+0x40e0>
   18b44:	strh	r0, [r4, #48]	; 0x30
   18b48:	pop	{r4, pc}
   18b4c:	mov	r0, #0
   18b50:	b	18b38 <fputs@plt+0x79a0>
   18b54:	push	{r4, r5, r6, r7, r8, lr}
   18b58:	cmp	r0, #0
   18b5c:	beq	18ba4 <fputs@plt+0x7a0c>
   18b60:	ldr	r6, [r0, #4]
   18b64:	cmp	r6, #0
   18b68:	ble	18bac <fputs@plt+0x7a14>
   18b6c:	mov	r5, r1
   18b70:	ldr	r7, [r0]
   18b74:	mov	r4, #0
   18b78:	mov	r1, r5
   18b7c:	ldr	r0, [r7, r4, lsl #3]
   18b80:	bl	13ec8 <fputs@plt+0x2d30>
   18b84:	cmp	r0, #0
   18b88:	beq	18b9c <fputs@plt+0x7a04>
   18b8c:	add	r4, r4, #1
   18b90:	cmp	r4, r6
   18b94:	bne	18b78 <fputs@plt+0x79e0>
   18b98:	mvn	r4, #0
   18b9c:	mov	r0, r4
   18ba0:	pop	{r4, r5, r6, r7, r8, pc}
   18ba4:	mvn	r4, #0
   18ba8:	b	18b9c <fputs@plt+0x7a04>
   18bac:	mvn	r4, #0
   18bb0:	b	18b9c <fputs@plt+0x7a04>
   18bb4:	push	{r4, r5, r6, r7, r8, lr}
   18bb8:	subs	r7, r1, #0
   18bbc:	popeq	{r4, r5, r6, r7, r8, pc}
   18bc0:	add	r4, r7, #8
   18bc4:	ldr	r3, [r7]
   18bc8:	cmp	r3, #0
   18bcc:	pople	{r4, r5, r6, r7, r8, pc}
   18bd0:	ldr	r3, [r7, #52]	; 0x34
   18bd4:	cmp	r3, #0
   18bd8:	popge	{r4, r5, r6, r7, r8, pc}
   18bdc:	mov	r6, r0
   18be0:	mov	r5, #0
   18be4:	b	18c14 <fputs@plt+0x7a7c>
   18be8:	ldr	r1, [r3, #28]
   18bec:	mov	r0, r6
   18bf0:	bl	18bb4 <fputs@plt+0x7a1c>
   18bf4:	add	r5, r5, #1
   18bf8:	add	r4, r4, #72	; 0x48
   18bfc:	ldr	r3, [r7]
   18c00:	cmp	r3, r5
   18c04:	ble	18c34 <fputs@plt+0x7a9c>
   18c08:	ldr	r3, [r4, #44]	; 0x2c
   18c0c:	cmp	r3, #0
   18c10:	popge	{r4, r5, r6, r7, r8, pc}
   18c14:	ldr	r3, [r6, #72]	; 0x48
   18c18:	add	r2, r3, #1
   18c1c:	str	r2, [r6, #72]	; 0x48
   18c20:	str	r3, [r4, #44]	; 0x2c
   18c24:	ldr	r3, [r4, #20]
   18c28:	cmp	r3, #0
   18c2c:	bne	18be8 <fputs@plt+0x7a50>
   18c30:	b	18bf4 <fputs@plt+0x7a5c>
   18c34:	pop	{r4, r5, r6, r7, r8, pc}
   18c38:	ldr	r3, [r0, #416]	; 0x1a0
   18c3c:	cmp	r3, #0
   18c40:	moveq	r3, r0
   18c44:	mov	r2, #1
   18c48:	strb	r2, [r3, #21]
   18c4c:	bx	lr
   18c50:	cmn	r1, #2
   18c54:	beq	18c80 <fputs@plt+0x7ae8>
   18c58:	ldrsb	r3, [r0]
   18c5c:	mvn	ip, r3
   18c60:	lsr	ip, ip, #31
   18c64:	cmp	r1, r3
   18c68:	moveq	ip, #0
   18c6c:	cmp	ip, #0
   18c70:	movne	r1, #0
   18c74:	beq	18c94 <fputs@plt+0x7afc>
   18c78:	mov	r0, r1
   18c7c:	bx	lr
   18c80:	ldr	r1, [r0, #12]
   18c84:	cmp	r1, #0
   18c88:	movne	r1, #6
   18c8c:	moveq	r1, #0
   18c90:	b	18c78 <fputs@plt+0x7ae0>
   18c94:	cmp	r1, r3
   18c98:	moveq	r1, #4
   18c9c:	movne	r1, #1
   18ca0:	ldrh	r3, [r0, #2]
   18ca4:	and	r0, r3, #3
   18ca8:	cmp	r2, r0
   18cac:	addeq	r1, r1, #2
   18cb0:	beq	18c78 <fputs@plt+0x7ae0>
   18cb4:	and	r2, r2, #2
   18cb8:	tst	r2, r3
   18cbc:	addne	r1, r1, #1
   18cc0:	b	18c78 <fputs@plt+0x7ae0>
   18cc4:	cmp	r1, #0
   18cc8:	bxeq	lr
   18ccc:	push	{r4, lr}
   18cd0:	mov	r4, r0
   18cd4:	ldr	r0, [r0, #8]
   18cd8:	bl	1712c <fputs@plt+0x5f94>
   18cdc:	mov	r0, r4
   18ce0:	bl	182bc <fputs@plt+0x7124>
   18ce4:	pop	{r4, pc}
   18ce8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cec:	sub	sp, sp, #20
   18cf0:	str	r0, [sp, #12]
   18cf4:	str	r1, [sp, #8]
   18cf8:	mov	r7, r2
   18cfc:	mov	r9, r3
   18d00:	ldrb	r5, [r2, #1]
   18d04:	ldrb	sl, [r2]
   18d08:	ldrb	fp, [r2, #3]
   18d0c:	mov	r6, #0
   18d10:	b	19068 <fputs@plt+0x7ed0>
   18d14:	add	r0, sp, #8
   18d18:	bl	13c58 <fputs@plt+0x2ac0>
   18d1c:	cmp	r0, #0
   18d20:	bne	18d48 <fputs@plt+0x7bb0>
   18d24:	mov	r0, #0
   18d28:	b	19144 <fputs@plt+0x7fac>
   18d2c:	add	r0, sp, #12
   18d30:	bl	13c58 <fputs@plt+0x2ac0>
   18d34:	cmp	r0, r4
   18d38:	cmpne	r0, r5
   18d3c:	bne	18d68 <fputs@plt+0x7bd0>
   18d40:	cmp	r0, r5
   18d44:	beq	18d14 <fputs@plt+0x7b7c>
   18d48:	ldr	r3, [sp, #12]
   18d4c:	ldrsb	r2, [r3]
   18d50:	cmp	r2, #0
   18d54:	blt	18d2c <fputs@plt+0x7b94>
   18d58:	add	r2, r3, #1
   18d5c:	str	r2, [sp, #12]
   18d60:	ldrb	r0, [r3]
   18d64:	b	18d34 <fputs@plt+0x7b9c>
   18d68:	mov	r6, r0
   18d6c:	cmp	r0, #0
   18d70:	moveq	r0, #1
   18d74:	beq	19144 <fputs@plt+0x7fac>
   18d78:	cmp	r6, r9
   18d7c:	beq	18dec <fputs@plt+0x7c54>
   18d80:	cmp	r6, #128	; 0x80
   18d84:	bhi	18e9c <fputs@plt+0x7d04>
   18d88:	cmp	fp, #0
   18d8c:	ldrne	r3, [pc, #952]	; 1914c <fputs@plt+0x7fb4>
   18d90:	uxtabne	r3, r3, r6
   18d94:	ldrbne	r4, [r3, #320]	; 0x140
   18d98:	andne	r4, r4, #32
   18d9c:	bicne	r4, r6, r4
   18da0:	ldrbne	r6, [r3, #64]	; 0x40
   18da4:	moveq	r4, r6
   18da8:	ldr	r3, [sp, #8]
   18dac:	add	r1, r3, #1
   18db0:	str	r1, [sp, #8]
   18db4:	ldrb	r3, [r3]
   18db8:	cmp	r3, #0
   18dbc:	beq	18e94 <fputs@plt+0x7cfc>
   18dc0:	cmp	r6, r3
   18dc4:	cmpne	r4, r3
   18dc8:	bne	18da8 <fputs@plt+0x7c10>
   18dcc:	mov	r3, r9
   18dd0:	mov	r2, r7
   18dd4:	ldr	r0, [sp, #12]
   18dd8:	bl	18ce8 <fputs@plt+0x7b50>
   18ddc:	cmp	r0, #0
   18de0:	beq	18da8 <fputs@plt+0x7c10>
   18de4:	mov	r0, #1
   18de8:	b	19144 <fputs@plt+0x7fac>
   18dec:	ldrb	r3, [r7, #2]
   18df0:	cmp	r3, #0
   18df4:	beq	18e68 <fputs@plt+0x7cd0>
   18df8:	ldr	r1, [sp, #8]
   18dfc:	ldrb	r3, [r1]
   18e00:	cmp	r3, #0
   18e04:	beq	18e80 <fputs@plt+0x7ce8>
   18e08:	mov	r3, r6
   18e0c:	mov	r2, r7
   18e10:	ldr	r0, [sp, #12]
   18e14:	sub	r0, r0, #1
   18e18:	bl	18ce8 <fputs@plt+0x7b50>
   18e1c:	cmp	r0, #0
   18e20:	bne	18e80 <fputs@plt+0x7ce8>
   18e24:	ldr	r2, [sp, #8]
   18e28:	add	r3, r2, #1
   18e2c:	str	r3, [sp, #8]
   18e30:	ldrb	r1, [r2]
   18e34:	cmp	r1, #191	; 0xbf
   18e38:	bls	18df8 <fputs@plt+0x7c60>
   18e3c:	ldrb	r2, [r2, #1]
   18e40:	and	r2, r2, #192	; 0xc0
   18e44:	cmp	r2, #128	; 0x80
   18e48:	bne	18df8 <fputs@plt+0x7c60>
   18e4c:	add	r3, r3, #1
   18e50:	str	r3, [sp, #8]
   18e54:	ldrb	r2, [r3]
   18e58:	and	r2, r2, #192	; 0xc0
   18e5c:	cmp	r2, #128	; 0x80
   18e60:	beq	18e4c <fputs@plt+0x7cb4>
   18e64:	b	18df8 <fputs@plt+0x7c60>
   18e68:	add	r0, sp, #12
   18e6c:	bl	13c58 <fputs@plt+0x2ac0>
   18e70:	subs	r6, r0, #0
   18e74:	bne	18d80 <fputs@plt+0x7be8>
   18e78:	mov	r0, #0
   18e7c:	b	19144 <fputs@plt+0x7fac>
   18e80:	ldr	r3, [sp, #8]
   18e84:	ldrb	r0, [r3]
   18e88:	adds	r0, r0, #0
   18e8c:	movne	r0, #1
   18e90:	b	19144 <fputs@plt+0x7fac>
   18e94:	mov	r0, #0
   18e98:	b	19144 <fputs@plt+0x7fac>
   18e9c:	ldr	r3, [sp, #8]
   18ea0:	ldrsb	r2, [r3]
   18ea4:	cmp	r2, #0
   18ea8:	blt	18eec <fputs@plt+0x7d54>
   18eac:	add	r2, r3, #1
   18eb0:	str	r2, [sp, #8]
   18eb4:	ldrb	r0, [r3]
   18eb8:	cmp	r0, #0
   18ebc:	beq	19144 <fputs@plt+0x7fac>
   18ec0:	cmp	r6, r0
   18ec4:	bne	18e9c <fputs@plt+0x7d04>
   18ec8:	mov	r3, r9
   18ecc:	mov	r2, r7
   18ed0:	ldr	r1, [sp, #8]
   18ed4:	ldr	r0, [sp, #12]
   18ed8:	bl	18ce8 <fputs@plt+0x7b50>
   18edc:	cmp	r0, #0
   18ee0:	beq	18e9c <fputs@plt+0x7d04>
   18ee4:	mov	r0, #1
   18ee8:	b	19144 <fputs@plt+0x7fac>
   18eec:	add	r0, sp, #8
   18ef0:	bl	13c58 <fputs@plt+0x2ac0>
   18ef4:	b	18eb8 <fputs@plt+0x7d20>
   18ef8:	ldrb	r3, [r7, #2]
   18efc:	cmp	r3, #0
   18f00:	bne	18f1c <fputs@plt+0x7d84>
   18f04:	add	r0, sp, #12
   18f08:	bl	13c58 <fputs@plt+0x2ac0>
   18f0c:	subs	r4, r0, #0
   18f10:	beq	19128 <fputs@plt+0x7f90>
   18f14:	ldr	r6, [sp, #12]
   18f18:	b	1909c <fputs@plt+0x7f04>
   18f1c:	add	r0, sp, #8
   18f20:	bl	13c58 <fputs@plt+0x2ac0>
   18f24:	subs	r8, r0, #0
   18f28:	beq	19130 <fputs@plt+0x7f98>
   18f2c:	add	r0, sp, #12
   18f30:	bl	13c58 <fputs@plt+0x2ac0>
   18f34:	mov	r3, r0
   18f38:	cmp	r0, #94	; 0x5e
   18f3c:	movne	r2, #0
   18f40:	strne	r2, [sp]
   18f44:	beq	18f70 <fputs@plt+0x7dd8>
   18f48:	cmp	r3, #93	; 0x5d
   18f4c:	movne	r4, #0
   18f50:	beq	18f88 <fputs@plt+0x7df0>
   18f54:	cmp	r3, #0
   18f58:	cmpne	r3, #93	; 0x5d
   18f5c:	beq	1902c <fputs@plt+0x7e94>
   18f60:	mov	r2, #0
   18f64:	str	r5, [sp, #4]
   18f68:	mov	r5, r2
   18f6c:	b	18fc8 <fputs@plt+0x7e30>
   18f70:	add	r0, sp, #12
   18f74:	bl	13c58 <fputs@plt+0x2ac0>
   18f78:	mov	r3, r0
   18f7c:	mov	r2, #1
   18f80:	str	r2, [sp]
   18f84:	b	18f48 <fputs@plt+0x7db0>
   18f88:	cmp	r8, #93	; 0x5d
   18f8c:	movne	r4, #0
   18f90:	moveq	r4, #1
   18f94:	add	r0, sp, #12
   18f98:	bl	13c58 <fputs@plt+0x2ac0>
   18f9c:	mov	r3, r0
   18fa0:	b	18f54 <fputs@plt+0x7dbc>
   18fa4:	mov	r5, r3
   18fa8:	cmp	r8, r3
   18fac:	moveq	r4, #1
   18fb0:	add	r0, sp, #12
   18fb4:	bl	13c58 <fputs@plt+0x2ac0>
   18fb8:	mov	r3, r0
   18fbc:	cmp	r0, #0
   18fc0:	cmpne	r0, #93	; 0x5d
   18fc4:	beq	19028 <fputs@plt+0x7e90>
   18fc8:	cmp	r3, #45	; 0x2d
   18fcc:	bne	18fa4 <fputs@plt+0x7e0c>
   18fd0:	ldr	r2, [sp, #12]
   18fd4:	ldrb	r2, [r2]
   18fd8:	cmp	r2, #0
   18fdc:	cmpne	r2, #93	; 0x5d
   18fe0:	movne	r2, #1
   18fe4:	moveq	r2, #0
   18fe8:	cmp	r5, #0
   18fec:	moveq	r2, #0
   18ff0:	andne	r2, r2, #1
   18ff4:	cmp	r2, #0
   18ff8:	beq	18fa4 <fputs@plt+0x7e0c>
   18ffc:	add	r0, sp, #12
   19000:	bl	13c58 <fputs@plt+0x2ac0>
   19004:	cmp	r8, r5
   19008:	movcc	r3, #0
   1900c:	movcs	r3, #1
   19010:	cmp	r8, r0
   19014:	movhi	r3, #0
   19018:	cmp	r3, #0
   1901c:	movne	r4, #1
   19020:	mov	r5, #0
   19024:	b	18fb0 <fputs@plt+0x7e18>
   19028:	ldr	r5, [sp, #4]
   1902c:	ldr	r2, [sp]
   19030:	cmp	r2, r4
   19034:	cmpne	r3, #0
   19038:	bne	19068 <fputs@plt+0x7ed0>
   1903c:	mov	r0, #0
   19040:	b	19144 <fputs@plt+0x7fac>
   19044:	add	r0, sp, #8
   19048:	bl	13c58 <fputs@plt+0x2ac0>
   1904c:	b	190b8 <fputs@plt+0x7f20>
   19050:	cmp	r4, r5
   19054:	bne	19138 <fputs@plt+0x7fa0>
   19058:	ldr	r3, [sp, #12]
   1905c:	cmp	r3, r6
   19060:	cmpne	r0, #0
   19064:	beq	19140 <fputs@plt+0x7fa8>
   19068:	ldr	r3, [sp, #12]
   1906c:	ldrsb	r2, [r3]
   19070:	cmp	r2, #0
   19074:	blt	19104 <fputs@plt+0x7f6c>
   19078:	add	r2, r3, #1
   1907c:	str	r2, [sp, #12]
   19080:	ldrb	r4, [r3]
   19084:	cmp	r4, #0
   19088:	beq	19114 <fputs@plt+0x7f7c>
   1908c:	cmp	r4, sl
   19090:	beq	18d48 <fputs@plt+0x7bb0>
   19094:	cmp	r4, r9
   19098:	beq	18ef8 <fputs@plt+0x7d60>
   1909c:	ldr	r3, [sp, #8]
   190a0:	ldrsb	r2, [r3]
   190a4:	cmp	r2, #0
   190a8:	blt	19044 <fputs@plt+0x7eac>
   190ac:	add	r2, r3, #1
   190b0:	str	r2, [sp, #8]
   190b4:	ldrb	r0, [r3]
   190b8:	cmp	r4, r0
   190bc:	beq	19068 <fputs@plt+0x7ed0>
   190c0:	adds	r3, fp, #0
   190c4:	movne	r3, #1
   190c8:	cmp	r4, #127	; 0x7f
   190cc:	movhi	r3, #0
   190d0:	cmp	r0, #127	; 0x7f
   190d4:	movhi	r3, #0
   190d8:	andls	r3, r3, #1
   190dc:	cmp	r3, #0
   190e0:	beq	19050 <fputs@plt+0x7eb8>
   190e4:	ldr	r3, [pc, #96]	; 1914c <fputs@plt+0x7fb4>
   190e8:	uxtab	r2, r3, r4
   190ec:	uxtab	r3, r3, r0
   190f0:	ldrb	r2, [r2, #64]	; 0x40
   190f4:	ldrb	r3, [r3, #64]	; 0x40
   190f8:	cmp	r2, r3
   190fc:	bne	19050 <fputs@plt+0x7eb8>
   19100:	b	19068 <fputs@plt+0x7ed0>
   19104:	add	r0, sp, #12
   19108:	bl	13c58 <fputs@plt+0x2ac0>
   1910c:	mov	r4, r0
   19110:	b	19084 <fputs@plt+0x7eec>
   19114:	ldr	r3, [sp, #8]
   19118:	ldrb	r0, [r3]
   1911c:	clz	r0, r0
   19120:	lsr	r0, r0, #5
   19124:	b	19144 <fputs@plt+0x7fac>
   19128:	mov	r0, #0
   1912c:	b	19144 <fputs@plt+0x7fac>
   19130:	mov	r0, #0
   19134:	b	19144 <fputs@plt+0x7fac>
   19138:	mov	r0, #0
   1913c:	b	19144 <fputs@plt+0x7fac>
   19140:	mov	r0, #0
   19144:	add	sp, sp, #20
   19148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1914c:			; <UNDEFINED> instruction: 0x000813b0
   19150:	push	{r4, lr}
   19154:	ldr	r3, [r0, #64]	; 0x40
   19158:	ldr	r1, [r0]
   1915c:	add	r0, r3, #56	; 0x38
   19160:	bl	1549c <fputs@plt+0x4304>
   19164:	pop	{r4, pc}
   19168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1916c:	sub	sp, sp, #12
   19170:	ldr	ip, [r1, #20]
   19174:	str	ip, [sp, #4]
   19178:	cmp	ip, #0
   1917c:	ble	1924c <fputs@plt+0x80b4>
   19180:	mov	r9, r3
   19184:	str	r2, [sp]
   19188:	mov	r7, r0
   1918c:	ldrsh	r8, [r0, #34]	; 0x22
   19190:	mov	sl, r1
   19194:	mov	fp, #0
   19198:	b	19228 <fputs@plt+0x8090>
   1919c:	ldrsh	r3, [r7, #32]
   191a0:	cmp	r3, r4
   191a4:	movne	r3, #0
   191a8:	moveq	r3, #1
   191ac:	cmp	r9, #0
   191b0:	moveq	r3, #0
   191b4:	cmp	r3, #0
   191b8:	beq	191cc <fputs@plt+0x8034>
   191bc:	b	191e4 <fputs@plt+0x804c>
   191c0:	ldrb	r3, [r2, #15]
   191c4:	tst	r3, #1
   191c8:	bne	19254 <fputs@plt+0x80bc>
   191cc:	add	r4, r4, #1
   191d0:	cmp	r4, r8
   191d4:	beq	19214 <fputs@plt+0x807c>
   191d8:	ldr	r3, [r5, #4]!
   191dc:	cmp	r3, #0
   191e0:	blt	1919c <fputs@plt+0x8004>
   191e4:	ldr	r3, [r7, #4]
   191e8:	add	r2, r3, r4, lsl #4
   191ec:	cmp	r6, #0
   191f0:	beq	191c0 <fputs@plt+0x8028>
   191f4:	mov	r1, r6
   191f8:	ldr	r0, [r3, r4, lsl #4]
   191fc:	bl	13ec8 <fputs@plt+0x2d30>
   19200:	cmp	r0, #0
   19204:	bne	191cc <fputs@plt+0x8034>
   19208:	mov	r0, #1
   1920c:	add	sp, sp, #12
   19210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19214:	add	fp, fp, #1
   19218:	add	sl, sl, #8
   1921c:	ldr	r3, [sp, #4]
   19220:	cmp	fp, r3
   19224:	beq	19244 <fputs@plt+0x80ac>
   19228:	ldr	r6, [sl, #40]	; 0x28
   1922c:	cmp	r8, #0
   19230:	ble	19214 <fputs@plt+0x807c>
   19234:	ldr	r3, [sp]
   19238:	sub	r5, r3, #4
   1923c:	mov	r4, #0
   19240:	b	191d8 <fputs@plt+0x8040>
   19244:	mov	r0, #0
   19248:	b	1920c <fputs@plt+0x8074>
   1924c:	mov	r0, #0
   19250:	b	1920c <fputs@plt+0x8074>
   19254:	mov	r0, #1
   19258:	b	1920c <fputs@plt+0x8074>
   1925c:	ldr	r0, [r0]
   19260:	ldr	r0, [r0, #24]
   19264:	ands	r0, r0, #524288	; 0x80000
   19268:	bxeq	lr
   1926c:	push	{r4, r5, r6, r7, r8, lr}
   19270:	mov	r7, r3
   19274:	mov	r5, r2
   19278:	mov	r6, r1
   1927c:	cmp	r2, #0
   19280:	beq	192cc <fputs@plt+0x8134>
   19284:	ldr	r8, [r1, #16]
   19288:	cmp	r8, #0
   1928c:	bne	19328 <fputs@plt+0x8190>
   19290:	mov	r0, r6
   19294:	bl	19150 <fputs@plt+0x7fb8>
   19298:	subs	r4, r0, #0
   1929c:	beq	1930c <fputs@plt+0x8174>
   192a0:	mov	r3, r7
   192a4:	mov	r2, r5
   192a8:	mov	r1, r4
   192ac:	mov	r0, r6
   192b0:	bl	19168 <fputs@plt+0x7fd0>
   192b4:	cmp	r0, #0
   192b8:	bne	19314 <fputs@plt+0x817c>
   192bc:	ldr	r4, [r4, #12]
   192c0:	cmp	r4, #0
   192c4:	bne	192a0 <fputs@plt+0x8108>
   192c8:	pop	{r4, r5, r6, r7, r8, pc}
   192cc:	mov	r0, r1
   192d0:	bl	19150 <fputs@plt+0x7fb8>
   192d4:	cmp	r0, #0
   192d8:	beq	192e4 <fputs@plt+0x814c>
   192dc:	mov	r0, #1
   192e0:	pop	{r4, r5, r6, r7, r8, pc}
   192e4:	ldr	r0, [r6, #16]
   192e8:	adds	r0, r0, #0
   192ec:	movne	r0, #1
   192f0:	pop	{r4, r5, r6, r7, r8, pc}
   192f4:	mov	r0, #1
   192f8:	pop	{r4, r5, r6, r7, r8, pc}
   192fc:	mov	r0, #1
   19300:	pop	{r4, r5, r6, r7, r8, pc}
   19304:	mov	r0, #1
   19308:	pop	{r4, r5, r6, r7, r8, pc}
   1930c:	mov	r0, #0
   19310:	pop	{r4, r5, r6, r7, r8, pc}
   19314:	mov	r0, #1
   19318:	pop	{r4, r5, r6, r7, r8, pc}
   1931c:	ldr	r8, [r8, #4]
   19320:	cmp	r8, #0
   19324:	beq	19290 <fputs@plt+0x80f8>
   19328:	ldr	r3, [r8, #20]
   1932c:	cmp	r3, #0
   19330:	ble	1931c <fputs@plt+0x8184>
   19334:	ldr	r0, [r8, #36]	; 0x24
   19338:	ldr	r2, [r5, r0, lsl #2]
   1933c:	cmp	r2, #0
   19340:	bge	192fc <fputs@plt+0x8164>
   19344:	ldrsh	r2, [r6, #32]
   19348:	adds	r1, r7, #0
   1934c:	movne	r1, #1
   19350:	cmp	r0, r2
   19354:	movne	r0, #0
   19358:	andeq	r0, r1, #1
   1935c:	cmp	r0, #0
   19360:	bne	19304 <fputs@plt+0x816c>
   19364:	mov	lr, r8
   19368:	mov	ip, #0
   1936c:	add	ip, ip, #1
   19370:	cmp	ip, r3
   19374:	beq	1931c <fputs@plt+0x8184>
   19378:	ldr	r0, [lr, #44]	; 0x2c
   1937c:	ldr	r4, [r5, r0, lsl #2]
   19380:	cmp	r4, #0
   19384:	bge	192f4 <fputs@plt+0x815c>
   19388:	add	lr, lr, #8
   1938c:	cmp	r0, r2
   19390:	movne	r0, #0
   19394:	andeq	r0, r1, #1
   19398:	cmp	r0, #0
   1939c:	beq	1936c <fputs@plt+0x81d4>
   193a0:	mov	r0, #1
   193a4:	pop	{r4, r5, r6, r7, r8, pc}
   193a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   193ac:	mov	r4, r1
   193b0:	ldr	r3, [r1, #16]
   193b4:	cmp	r3, #0
   193b8:	beq	193c4 <fputs@plt+0x822c>
   193bc:	ldr	r0, [r4, #16]
   193c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   193c4:	mov	r5, r0
   193c8:	ldr	r7, [r1, #12]
   193cc:	ldrh	r2, [r1, #52]	; 0x34
   193d0:	add	r2, r2, #1
   193d4:	asr	r3, r2, #31
   193d8:	mov	r0, #0
   193dc:	bl	13c08 <fputs@plt+0x2a70>
   193e0:	str	r0, [r4, #16]
   193e4:	cmp	r0, #0
   193e8:	beq	1940c <fputs@plt+0x8274>
   193ec:	ldrh	r3, [r4, #52]	; 0x34
   193f0:	cmp	r3, #0
   193f4:	movle	r5, #0
   193f8:	ble	19494 <fputs@plt+0x82fc>
   193fc:	mov	r6, #0
   19400:	mov	r5, r6
   19404:	mov	r8, #68	; 0x44
   19408:	b	19458 <fputs@plt+0x82c0>
   1940c:	mov	r0, r5
   19410:	bl	13af4 <fputs@plt+0x295c>
   19414:	mov	r0, #0
   19418:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1941c:	cmn	r3, #1
   19420:	beq	19488 <fputs@plt+0x82f0>
   19424:	ldr	r3, [r4, #40]	; 0x28
   19428:	ldr	r3, [r3, #4]
   1942c:	ldr	r0, [r3, r6]
   19430:	bl	1891c <fputs@plt+0x7784>
   19434:	cmp	r0, #0
   19438:	moveq	r0, #65	; 0x41
   1943c:	ldr	r3, [r4, #16]
   19440:	strb	r0, [r3, r5]
   19444:	add	r5, r5, #1
   19448:	add	r6, r6, #20
   1944c:	ldrh	r3, [r4, #52]	; 0x34
   19450:	cmp	r3, r5
   19454:	ble	19494 <fputs@plt+0x82fc>
   19458:	mov	r9, r5
   1945c:	ldr	r2, [r4, #4]
   19460:	lsl	r3, r5, #1
   19464:	ldrsh	r3, [r2, r3]
   19468:	cmp	r3, #0
   1946c:	blt	1941c <fputs@plt+0x8284>
   19470:	ldr	r2, [r7, #4]
   19474:	add	r3, r2, r3, lsl #4
   19478:	ldrb	r2, [r3, #13]
   1947c:	ldr	r3, [r4, #16]
   19480:	strb	r2, [r3, r5]
   19484:	b	19444 <fputs@plt+0x82ac>
   19488:	ldr	r3, [r4, #16]
   1948c:	strb	r8, [r3, r5]
   19490:	b	19444 <fputs@plt+0x82ac>
   19494:	ldr	r3, [r4, #16]
   19498:	mov	r2, #0
   1949c:	strb	r2, [r3, r5]
   194a0:	b	193bc <fputs@plt+0x8224>
   194a4:	ldrb	r3, [r2, #42]	; 0x2a
   194a8:	tst	r3, #8
   194ac:	beq	194f8 <fputs@plt+0x8360>
   194b0:	push	{r4, r5, r6, lr}
   194b4:	ldr	r5, [r0, #416]	; 0x1a0
   194b8:	cmp	r5, #0
   194bc:	moveq	r5, r0
   194c0:	ldr	r3, [r5, #412]	; 0x19c
   194c4:	cmp	r3, #0
   194c8:	beq	19508 <fputs@plt+0x8370>
   194cc:	ldr	ip, [r3, #4]
   194d0:	cmp	r2, ip
   194d4:	beq	194f0 <fputs@plt+0x8358>
   194d8:	ldr	r3, [r3]
   194dc:	cmp	r3, #0
   194e0:	beq	19508 <fputs@plt+0x8370>
   194e4:	ldr	ip, [r3, #4]
   194e8:	cmp	r2, ip
   194ec:	bne	194d8 <fputs@plt+0x8340>
   194f0:	ldr	r0, [r3, #12]
   194f4:	pop	{r4, r5, r6, pc}
   194f8:	mov	r0, #0
   194fc:	bx	lr
   19500:	mov	r0, #0
   19504:	pop	{r4, r5, r6, pc}
   19508:	mov	r4, r2
   1950c:	mov	r6, r1
   19510:	mov	r2, #16
   19514:	mov	r3, #0
   19518:	ldr	r0, [r0]
   1951c:	bl	13b5c <fputs@plt+0x29c4>
   19520:	subs	r3, r0, #0
   19524:	beq	19500 <fputs@plt+0x8368>
   19528:	ldr	r2, [r5, #412]	; 0x19c
   1952c:	str	r2, [r3]
   19530:	str	r3, [r5, #412]	; 0x19c
   19534:	str	r4, [r3, #4]
   19538:	str	r6, [r3, #8]
   1953c:	ldr	r2, [r5, #76]	; 0x4c
   19540:	add	r2, r2, #2
   19544:	str	r2, [r5, #76]	; 0x4c
   19548:	str	r2, [r3, #12]
   1954c:	ldr	r2, [r5, #76]	; 0x4c
   19550:	add	r2, r2, #1
   19554:	str	r2, [r5, #76]	; 0x4c
   19558:	b	194f0 <fputs@plt+0x8358>
   1955c:	ldrb	r3, [r1]
   19560:	cmp	r3, #152	; 0x98
   19564:	beq	19570 <fputs@plt+0x83d8>
   19568:	mov	r0, #0
   1956c:	bx	lr
   19570:	ldrsh	r3, [r1, #32]
   19574:	cmp	r3, #0
   19578:	blt	19598 <fputs@plt+0x8400>
   1957c:	ldr	r2, [r0, #24]
   19580:	ldr	r3, [r2, r3, lsl #2]
   19584:	cmp	r3, #0
   19588:	ldrbge	r3, [r0, #20]
   1958c:	orrge	r3, r3, #1
   19590:	strbge	r3, [r0, #20]
   19594:	b	19568 <fputs@plt+0x83d0>
   19598:	ldrb	r3, [r0, #20]
   1959c:	orr	r3, r3, #2
   195a0:	strb	r3, [r0, #20]
   195a4:	b	19568 <fputs@plt+0x83d0>
   195a8:	sub	r0, r0, #6
   195ac:	cmp	r0, #3
   195b0:	ldrls	pc, [pc, r0, lsl #2]
   195b4:	b	195e0 <fputs@plt+0x8448>
   195b8:	ldrdeq	r9, [r1], -r8
   195bc:	andeq	r9, r1, r8, ror #11
   195c0:	andeq	r9, r1, r8, asr #11
   195c4:	ldrdeq	r9, [r1], -r0
   195c8:	ldr	r0, [pc, #32]	; 195f0 <fputs@plt+0x8458>
   195cc:	bx	lr
   195d0:	ldr	r0, [pc, #28]	; 195f4 <fputs@plt+0x845c>
   195d4:	bx	lr
   195d8:	ldr	r0, [pc, #24]	; 195f8 <fputs@plt+0x8460>
   195dc:	bx	lr
   195e0:	ldr	r0, [pc, #20]	; 195fc <fputs@plt+0x8464>
   195e4:	bx	lr
   195e8:	ldr	r0, [pc, #16]	; 19600 <fputs@plt+0x8468>
   195ec:	bx	lr
   195f0:	ldrdeq	r4, [r8], -r8
   195f4:	andeq	r4, r8, r4, ror #23
   195f8:	andeq	r4, r8, ip, ror #23
   195fc:	strdeq	r4, [r8], -r8
   19600:	andeq	r4, r8, ip, asr #23
   19604:	cmp	r1, #0
   19608:	beq	19650 <fputs@plt+0x84b8>
   1960c:	ldr	ip, [r0, #20]
   19610:	cmp	ip, #0
   19614:	ble	19658 <fputs@plt+0x84c0>
   19618:	ldr	r3, [r0, #16]
   1961c:	ldr	r2, [r3, #12]
   19620:	cmp	r1, r2
   19624:	beq	19660 <fputs@plt+0x84c8>
   19628:	mov	r0, #0
   1962c:	add	r0, r0, #1
   19630:	cmp	r0, ip
   19634:	beq	1964c <fputs@plt+0x84b4>
   19638:	add	r3, r3, #16
   1963c:	ldr	r2, [r3, #12]
   19640:	cmp	r1, r2
   19644:	bne	1962c <fputs@plt+0x8494>
   19648:	bx	lr
   1964c:	bx	lr
   19650:	ldr	r0, [pc, #16]	; 19668 <fputs@plt+0x84d0>
   19654:	bx	lr
   19658:	mov	r0, #0
   1965c:	bx	lr
   19660:	mov	r0, #0
   19664:	bx	lr
   19668:			; <UNDEFINED> instruction: 0xfff0bdc0
   1966c:	push	{r4, r5, r6, r7, r8, lr}
   19670:	ldrsh	r6, [r0, #34]	; 0x22
   19674:	cmp	r6, #0
   19678:	ble	196b4 <fputs@plt+0x851c>
   1967c:	mov	r5, r1
   19680:	ldr	r7, [r0, #4]
   19684:	mov	r4, #0
   19688:	mov	r1, r5
   1968c:	ldr	r0, [r7, r4, lsl #4]
   19690:	bl	13ec8 <fputs@plt+0x2d30>
   19694:	cmp	r0, #0
   19698:	beq	196ac <fputs@plt+0x8514>
   1969c:	add	r4, r4, #1
   196a0:	cmp	r4, r6
   196a4:	bne	19688 <fputs@plt+0x84f0>
   196a8:	mvn	r4, #0
   196ac:	mov	r0, r4
   196b0:	pop	{r4, r5, r6, r7, r8, pc}
   196b4:	mvn	r4, #0
   196b8:	b	196ac <fputs@plt+0x8514>
   196bc:	push	{r4, r5, r6, r7, r8, lr}
   196c0:	mov	r7, r1
   196c4:	subs	r4, r0, #0
   196c8:	bne	196e8 <fputs@plt+0x8550>
   196cc:	pop	{r4, r5, r6, r7, r8, pc}
   196d0:	mov	r1, r7
   196d4:	ldr	r0, [r4, #12]
   196d8:	bl	196bc <fputs@plt+0x8524>
   196dc:	ldr	r4, [r4, #16]
   196e0:	cmp	r4, #0
   196e4:	beq	19750 <fputs@plt+0x85b8>
   196e8:	ldr	r3, [r4, #4]
   196ec:	orr	r3, r3, #1
   196f0:	str	r3, [r4, #4]
   196f4:	strh	r7, [r4, #36]	; 0x24
   196f8:	ldrb	r3, [r4]
   196fc:	cmp	r3, #151	; 0x97
   19700:	bne	196d0 <fputs@plt+0x8538>
   19704:	ldr	r3, [r4, #20]
   19708:	cmp	r3, #0
   1970c:	beq	196d0 <fputs@plt+0x8538>
   19710:	ldr	r2, [r3]
   19714:	cmp	r2, #0
   19718:	ble	196d0 <fputs@plt+0x8538>
   1971c:	mov	r5, #0
   19720:	mov	r6, r5
   19724:	ldr	r3, [r3, #4]
   19728:	mov	r1, r7
   1972c:	ldr	r0, [r3, r5]
   19730:	bl	196bc <fputs@plt+0x8524>
   19734:	add	r6, r6, #1
   19738:	ldr	r3, [r4, #20]
   1973c:	add	r5, r5, #20
   19740:	ldr	r2, [r3]
   19744:	cmp	r2, r6
   19748:	bgt	19724 <fputs@plt+0x858c>
   1974c:	b	196d0 <fputs@plt+0x8538>
   19750:	pop	{r4, r5, r6, r7, r8, pc}
   19754:	cmp	r0, #117	; 0x75
   19758:	beq	19784 <fputs@plt+0x85ec>
   1975c:	cmp	r0, #118	; 0x76
   19760:	beq	1977c <fputs@plt+0x85e4>
   19764:	ldr	r2, [pc, #32]	; 1978c <fputs@plt+0x85f4>
   19768:	ldr	r3, [pc, #32]	; 19790 <fputs@plt+0x85f8>
   1976c:	cmp	r0, #116	; 0x74
   19770:	moveq	r0, r3
   19774:	movne	r0, r2
   19778:	bx	lr
   1977c:	ldr	r0, [pc, #16]	; 19794 <fputs@plt+0x85fc>
   19780:	bx	lr
   19784:	ldr	r0, [pc, #12]	; 19798 <fputs@plt+0x8600>
   19788:	bx	lr
   1978c:	andeq	r4, r8, r4, lsr #24
   19790:	andeq	r4, r8, r4, lsl #24
   19794:	andeq	r4, r8, r0, lsl ip
   19798:	andeq	r4, r8, ip, lsl ip
   1979c:	ldr	r2, [r0]
   197a0:	b	197a8 <fputs@plt+0x8610>
   197a4:	mov	r1, r3
   197a8:	ldr	r3, [r1, #52]	; 0x34
   197ac:	cmp	r3, #0
   197b0:	bne	197a4 <fputs@plt+0x860c>
   197b4:	ldr	r3, [r1, #64]	; 0x40
   197b8:	cmp	r3, #0
   197bc:	ldrne	r3, [r3, #4]
   197c0:	strne	r3, [r2, #536]	; 0x218
   197c4:	bx	lr
   197c8:	mov	r0, #0
   197cc:	bx	lr
   197d0:	push	{r4, r5, r6, r7, r8, lr}
   197d4:	ldr	r3, [r0]
   197d8:	ldr	r3, [r3, #16]
   197dc:	ldr	r3, [r3, #28]
   197e0:	ldrb	r2, [r0, #442]	; 0x1ba
   197e4:	cmp	r2, #0
   197e8:	bne	1986c <fputs@plt+0x86d4>
   197ec:	mov	r6, r1
   197f0:	ldr	r2, [r1, #64]	; 0x40
   197f4:	cmp	r3, r2
   197f8:	beq	19864 <fputs@plt+0x86cc>
   197fc:	ldr	r4, [r3, #48]	; 0x30
   19800:	cmp	r4, #0
   19804:	beq	19864 <fputs@plt+0x86cc>
   19808:	mov	r7, #0
   1980c:	ldr	r5, [r4, #8]
   19810:	ldr	r2, [r5, #24]
   19814:	ldr	r3, [r6, #64]	; 0x40
   19818:	cmp	r2, r3
   1981c:	beq	1983c <fputs@plt+0x86a4>
   19820:	ldr	r4, [r4]
   19824:	cmp	r4, #0
   19828:	bne	1980c <fputs@plt+0x8674>
   1982c:	cmp	r7, #0
   19830:	beq	19864 <fputs@plt+0x86cc>
   19834:	mov	r0, r7
   19838:	pop	{r4, r5, r6, r7, r8, pc}
   1983c:	ldr	r1, [r6]
   19840:	ldr	r0, [r5, #4]
   19844:	bl	13ec8 <fputs@plt+0x2d30>
   19848:	cmp	r0, #0
   1984c:	bne	19820 <fputs@plt+0x8688>
   19850:	cmp	r7, #0
   19854:	ldreq	r7, [r6, #60]	; 0x3c
   19858:	str	r7, [r5, #32]
   1985c:	mov	r7, r5
   19860:	b	19820 <fputs@plt+0x8688>
   19864:	ldr	r7, [r6, #60]	; 0x3c
   19868:	b	19834 <fputs@plt+0x869c>
   1986c:	mov	r7, #0
   19870:	b	19834 <fputs@plt+0x869c>
   19874:	cmp	r1, #0
   19878:	cmpne	r0, #0
   1987c:	beq	198c8 <fputs@plt+0x8730>
   19880:	push	{r4, r5, r6, r7, r8, lr}
   19884:	mov	r6, r0
   19888:	ldr	r7, [r1]
   1988c:	cmp	r7, #0
   19890:	ble	198d0 <fputs@plt+0x8738>
   19894:	ldr	r4, [r1, #4]
   19898:	mov	r5, #0
   1989c:	ldr	r1, [r4, #4]
   198a0:	mov	r0, r6
   198a4:	bl	18b54 <fputs@plt+0x79bc>
   198a8:	cmp	r0, #0
   198ac:	bge	198d8 <fputs@plt+0x8740>
   198b0:	add	r5, r5, #1
   198b4:	add	r4, r4, #20
   198b8:	cmp	r5, r7
   198bc:	bne	1989c <fputs@plt+0x8704>
   198c0:	mov	r0, #0
   198c4:	pop	{r4, r5, r6, r7, r8, pc}
   198c8:	mov	r0, #1
   198cc:	bx	lr
   198d0:	mov	r0, #0
   198d4:	pop	{r4, r5, r6, r7, r8, pc}
   198d8:	mov	r0, #1
   198dc:	pop	{r4, r5, r6, r7, r8, pc}
   198e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   198e4:	ldr	r9, [sp, #32]
   198e8:	ldr	ip, [r0]
   198ec:	ldr	r6, [ip, #24]
   198f0:	ands	r6, r6, #8388608	; 0x800000
   198f4:	bne	19918 <fputs@plt+0x8780>
   198f8:	cmp	r9, #0
   198fc:	movne	r7, #0
   19900:	beq	19988 <fputs@plt+0x87f0>
   19904:	str	r6, [r9]
   19908:	cmp	r6, #0
   1990c:	moveq	r7, #0
   19910:	mov	r0, r7
   19914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19918:	mov	r8, r3
   1991c:	mov	r5, r2
   19920:	bl	197d0 <fputs@plt+0x8638>
   19924:	subs	r7, r0, #0
   19928:	beq	19978 <fputs@plt+0x87e0>
   1992c:	mov	r4, r7
   19930:	mov	r6, #0
   19934:	b	19944 <fputs@plt+0x87ac>
   19938:	ldr	r4, [r4, #32]
   1993c:	cmp	r4, #0
   19940:	beq	1996c <fputs@plt+0x87d4>
   19944:	ldrb	r1, [r4, #8]
   19948:	cmp	r1, r5
   1994c:	bne	19938 <fputs@plt+0x87a0>
   19950:	mov	r1, r8
   19954:	ldr	r0, [r4, #16]
   19958:	bl	19874 <fputs@plt+0x86dc>
   1995c:	cmp	r0, #0
   19960:	ldrbne	r3, [r4, #9]
   19964:	orrne	r6, r6, r3
   19968:	b	19938 <fputs@plt+0x87a0>
   1996c:	cmp	r9, #0
   19970:	bne	19904 <fputs@plt+0x876c>
   19974:	b	19908 <fputs@plt+0x8770>
   19978:	cmp	r9, #0
   1997c:	movne	r6, #0
   19980:	bne	19904 <fputs@plt+0x876c>
   19984:	b	19910 <fputs@plt+0x8778>
   19988:	mov	r7, #0
   1998c:	b	19910 <fputs@plt+0x8778>
   19990:	ldr	r3, [r1, #56]	; 0x38
   19994:	cmp	r3, #0
   19998:	beq	199c0 <fputs@plt+0x8828>
   1999c:	ldr	r2, [r3]
   199a0:	cmp	r0, r2
   199a4:	beq	199c0 <fputs@plt+0x8828>
   199a8:	ldr	r3, [r3, #24]
   199ac:	cmp	r3, #0
   199b0:	beq	199c0 <fputs@plt+0x8828>
   199b4:	ldr	r2, [r3]
   199b8:	cmp	r2, r0
   199bc:	bne	199a8 <fputs@plt+0x8810>
   199c0:	mov	r0, r3
   199c4:	bx	lr
   199c8:	push	{r4, r5, lr}
   199cc:	ldr	r3, [r1, #56]	; 0x38
   199d0:	mov	r2, #0
   199d4:	str	r2, [r1, #56]	; 0x38
   199d8:	cmp	r3, r2
   199dc:	beq	19a20 <fputs@plt+0x8888>
   199e0:	mov	r4, r2
   199e4:	mov	r5, r2
   199e8:	ldr	r2, [r3]
   199ec:	ldr	ip, [r3, #24]
   199f0:	cmp	r2, r0
   199f4:	streq	r3, [r1, #56]	; 0x38
   199f8:	streq	r5, [r3, #24]
   199fc:	moveq	r4, r3
   19a00:	ldrne	lr, [r2, #344]	; 0x158
   19a04:	strne	lr, [r3, #24]
   19a08:	strne	r3, [r2, #344]	; 0x158
   19a0c:	mov	r3, ip
   19a10:	cmp	ip, #0
   19a14:	bne	199e8 <fputs@plt+0x8850>
   19a18:	mov	r0, r4
   19a1c:	pop	{r4, r5, pc}
   19a20:	mov	r4, r3
   19a24:	b	19a18 <fputs@plt+0x8880>
   19a28:	ldr	r3, [r0, #340]	; 0x154
   19a2c:	cmp	r3, #0
   19a30:	beq	19aec <fputs@plt+0x8954>
   19a34:	ldr	r3, [r0, #316]	; 0x13c
   19a38:	cmp	r3, #0
   19a3c:	ble	19af4 <fputs@plt+0x895c>
   19a40:	push	{r4, r5, r6, r7, r8, lr}
   19a44:	mov	r7, r2
   19a48:	mov	r6, r1
   19a4c:	mov	r5, r0
   19a50:	mov	r4, #0
   19a54:	add	r8, r2, #1
   19a58:	b	19a88 <fputs@plt+0x88f0>
   19a5c:	ldr	r2, [ip, #80]	; 0x50
   19a60:	str	r8, [r3, #20]
   19a64:	cmp	r2, #0
   19a68:	beq	19a78 <fputs@plt+0x88e0>
   19a6c:	ldr	r3, [r3, #20]
   19a70:	cmp	r7, r3
   19a74:	blt	19acc <fputs@plt+0x8934>
   19a78:	add	r4, r4, #1
   19a7c:	ldr	r3, [r5, #316]	; 0x13c
   19a80:	cmp	r4, r3
   19a84:	bge	19ae4 <fputs@plt+0x894c>
   19a88:	ldr	r3, [r5, #340]	; 0x154
   19a8c:	ldr	r3, [r3, r4, lsl #2]
   19a90:	ldr	r2, [r3, #4]
   19a94:	ldr	ip, [r2]
   19a98:	ldr	r0, [r3, #8]
   19a9c:	cmp	r0, #0
   19aa0:	beq	19a78 <fputs@plt+0x88e0>
   19aa4:	ldr	r2, [ip]
   19aa8:	cmp	r2, #1
   19aac:	ble	19a78 <fputs@plt+0x88e0>
   19ab0:	cmp	r6, #0
   19ab4:	beq	19a5c <fputs@plt+0x88c4>
   19ab8:	cmp	r6, #2
   19abc:	ldrne	r2, [ip, #84]	; 0x54
   19ac0:	bne	19a64 <fputs@plt+0x88cc>
   19ac4:	ldr	r2, [ip, #88]	; 0x58
   19ac8:	b	19a64 <fputs@plt+0x88cc>
   19acc:	mov	r1, r7
   19ad0:	blx	r2
   19ad4:	add	r4, r4, #1
   19ad8:	cmp	r0, #0
   19adc:	beq	19a7c <fputs@plt+0x88e4>
   19ae0:	pop	{r4, r5, r6, r7, r8, pc}
   19ae4:	mov	r0, #0
   19ae8:	pop	{r4, r5, r6, r7, r8, pc}
   19aec:	mov	r0, #0
   19af0:	bx	lr
   19af4:	mov	r0, #0
   19af8:	bx	lr
   19afc:	ldr	r3, [r0, #4]
   19b00:	lsl	r1, r1, #1
   19b04:	ldrsh	r3, [r3, r1]
   19b08:	cmn	r3, #2
   19b0c:	beq	19b28 <fputs@plt+0x8990>
   19b10:	cmn	r3, #1
   19b14:	beq	19b30 <fputs@plt+0x8998>
   19b18:	ldr	r2, [r0, #12]
   19b1c:	ldr	r2, [r2, #4]
   19b20:	ldr	r0, [r2, r3, lsl #4]
   19b24:	bx	lr
   19b28:	ldr	r0, [pc, #8]	; 19b38 <fputs@plt+0x89a0>
   19b2c:	bx	lr
   19b30:	ldr	r0, [pc, #4]	; 19b3c <fputs@plt+0x89a4>
   19b34:	bx	lr
   19b38:	andeq	r4, r8, ip, lsr #24
   19b3c:	strdeq	r8, [r8], -r4
   19b40:	cmp	r1, #0
   19b44:	bxeq	lr
   19b48:	ldrh	ip, [r1, #20]
   19b4c:	tst	ip, #4
   19b50:	pusheq	{r4, r5, lr}
   19b54:	moveq	lr, #0
   19b58:	beq	19bb4 <fputs@plt+0x8a1c>
   19b5c:	bx	lr
   19b60:	orr	ip, ip, #4
   19b64:	strh	ip, [r1, #20]
   19b68:	ldr	r3, [r1, #4]
   19b6c:	cmp	r3, #0
   19b70:	poplt	{r4, r5, pc}
   19b74:	ldr	r2, [r1, #24]
   19b78:	ldr	r1, [r2, #20]
   19b7c:	add	r3, r3, r3, lsl #1
   19b80:	add	r1, r1, r3, lsl #4
   19b84:	ldrb	r3, [r1, #22]
   19b88:	sub	r3, r3, #1
   19b8c:	uxtb	r3, r3
   19b90:	strb	r3, [r1, #22]
   19b94:	cmp	r3, #0
   19b98:	popne	{r4, r5, pc}
   19b9c:	add	lr, lr, #1
   19ba0:	cmp	r1, #0
   19ba4:	popeq	{r4, r5, pc}
   19ba8:	ldrh	ip, [r1, #20]
   19bac:	tst	ip, #4
   19bb0:	bne	19c04 <fputs@plt+0x8a6c>
   19bb4:	ldr	r3, [r0]
   19bb8:	cmp	r3, #0
   19bbc:	beq	19bd0 <fputs@plt+0x8a38>
   19bc0:	ldr	r3, [r1]
   19bc4:	ldr	r3, [r3, #4]
   19bc8:	tst	r3, #1
   19bcc:	popeq	{r4, r5, pc}
   19bd0:	ldrd	r2, [r0, #72]	; 0x48
   19bd4:	ldrd	r4, [r1, #40]	; 0x28
   19bd8:	and	r2, r2, r4
   19bdc:	and	r3, r3, r5
   19be0:	orrs	r3, r2, r3
   19be4:	bne	19c08 <fputs@plt+0x8a70>
   19be8:	cmp	lr, #0
   19bec:	beq	19b60 <fputs@plt+0x89c8>
   19bf0:	tst	ip, #1024	; 0x400
   19bf4:	orrne	ip, ip, #512	; 0x200
   19bf8:	strhne	ip, [r1, #20]
   19bfc:	bne	19b68 <fputs@plt+0x89d0>
   19c00:	b	19b60 <fputs@plt+0x89c8>
   19c04:	pop	{r4, r5, pc}
   19c08:	pop	{r4, r5, pc}
   19c0c:	sub	r3, r0, #79	; 0x4f
   19c10:	cmp	r0, #75	; 0x4b
   19c14:	cmpne	r3, #4
   19c18:	movls	r3, #1
   19c1c:	movhi	r3, #0
   19c20:	bls	19c34 <fputs@plt+0x8a9c>
   19c24:	cmp	r0, #73	; 0x49
   19c28:	cmpne	r0, #76	; 0x4c
   19c2c:	moveq	r3, #1
   19c30:	movne	r3, #0
   19c34:	mov	r0, r3
   19c38:	bx	lr
   19c3c:	cmp	r0, #0
   19c40:	bxeq	lr
   19c44:	ldr	r3, [r1, #4]
   19c48:	and	r2, r3, #1
   19c4c:	ldr	r3, [r0, #4]
   19c50:	orr	r3, r3, r2
   19c54:	str	r3, [r0, #4]
   19c58:	ldrsh	r3, [r1, #36]	; 0x24
   19c5c:	strh	r3, [r0, #36]	; 0x24
   19c60:	bx	lr
   19c64:	add	r1, r1, r1, lsl #1
   19c68:	lsl	r1, r1, #4
   19c6c:	ldr	r3, [r0, #20]
   19c70:	add	r3, r3, r1
   19c74:	str	r2, [r3, #4]
   19c78:	ldr	r3, [r0, #20]
   19c7c:	add	r2, r2, r2, lsl #1
   19c80:	lsl	r2, r2, #4
   19c84:	add	ip, r3, r2
   19c88:	ldrsh	ip, [ip, #16]
   19c8c:	add	r3, r3, r1
   19c90:	strh	ip, [r3, #16]
   19c94:	ldr	r3, [r0, #20]
   19c98:	add	r2, r3, r2
   19c9c:	ldrb	r3, [r2, #22]
   19ca0:	add	r3, r3, #1
   19ca4:	strb	r3, [r2, #22]
   19ca8:	bx	lr
   19cac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19cb0:	sub	sp, sp, #12
   19cb4:	str	r0, [sp, #4]
   19cb8:	mov	r4, r2
   19cbc:	mov	r5, r3
   19cc0:	ldrsh	r2, [sp, #48]	; 0x30
   19cc4:	ldrsh	fp, [sp, #52]	; 0x34
   19cc8:	mov	r8, r0
   19ccc:	ldrh	ip, [r8], #8
   19cd0:	cmp	ip, #0
   19cd4:	beq	19dbc <fputs@plt+0x8c24>
   19cd8:	add	sl, r0, #24
   19cdc:	sub	lr, ip, #1
   19ce0:	uxth	lr, lr
   19ce4:	add	lr, lr, #2
   19ce8:	add	lr, r8, lr, lsl #4
   19cec:	mov	r3, sl
   19cf0:	str	ip, [sp]
   19cf4:	b	19d1c <fputs@plt+0x8b84>
   19cf8:	ldrd	r0, [r6, #-16]
   19cfc:	and	r6, r4, r0
   19d00:	and	r7, r5, r1
   19d04:	cmp	r1, r7
   19d08:	cmpeq	r0, r6
   19d0c:	beq	19dfc <fputs@plt+0x8c64>
   19d10:	add	r3, r3, #16
   19d14:	cmp	r3, lr
   19d18:	beq	19d54 <fputs@plt+0x8bbc>
   19d1c:	sub	r9, r3, #16
   19d20:	mov	r6, r3
   19d24:	ldrsh	ip, [r3, #-8]
   19d28:	cmp	ip, r2
   19d2c:	blt	19cf8 <fputs@plt+0x8b60>
   19d30:	ldrd	r0, [r3, #-16]
   19d34:	and	r0, r0, r4
   19d38:	and	r1, r1, r5
   19d3c:	cmp	r5, r1
   19d40:	cmpeq	r4, r0
   19d44:	beq	19dd8 <fputs@plt+0x8c40>
   19d48:	cmp	ip, r2
   19d4c:	bgt	19d10 <fputs@plt+0x8b78>
   19d50:	b	19cf8 <fputs@plt+0x8b60>
   19d54:	ldr	ip, [sp]
   19d58:	cmp	ip, #2
   19d5c:	bls	19dbc <fputs@plt+0x8c24>
   19d60:	cmp	ip, #1
   19d64:	movls	r9, r8
   19d68:	bls	19da8 <fputs@plt+0x8c10>
   19d6c:	ldr	r0, [sp, #4]
   19d70:	mov	r1, r0
   19d74:	sub	r3, ip, #2
   19d78:	uxth	r3, r3
   19d7c:	add	r3, r3, #1
   19d80:	add	r3, r0, r3, lsl #4
   19d84:	mov	r9, r8
   19d88:	ldrsh	ip, [r9, #8]
   19d8c:	ldrsh	r0, [r1, #32]
   19d90:	cmp	ip, r0
   19d94:	movgt	r9, sl
   19d98:	add	r1, r1, #16
   19d9c:	add	sl, sl, #16
   19da0:	cmp	r1, r3
   19da4:	bne	19d88 <fputs@plt+0x8bf0>
   19da8:	ldrsh	r3, [r9, #8]
   19dac:	cmp	r3, r2
   19db0:	movle	r0, #0
   19db4:	bgt	19dd8 <fputs@plt+0x8c40>
   19db8:	b	19df4 <fputs@plt+0x8c5c>
   19dbc:	add	r3, ip, #1
   19dc0:	ldr	r1, [sp, #4]
   19dc4:	strh	r3, [r1]
   19dc8:	add	ip, r1, ip, lsl #4
   19dcc:	add	r9, ip, #8
   19dd0:	add	r3, r1, r3, lsl #4
   19dd4:	strh	fp, [r3, #2]
   19dd8:	strd	r4, [r9]
   19ddc:	strh	r2, [r9, #8]
   19de0:	ldrsh	r3, [r9, #10]
   19de4:	cmp	r3, fp
   19de8:	strhgt	fp, [r9, #10]
   19dec:	movgt	r0, #1
   19df0:	ble	19e04 <fputs@plt+0x8c6c>
   19df4:	add	sp, sp, #12
   19df8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19dfc:	mov	r0, #0
   19e00:	b	19df4 <fputs@plt+0x8c5c>
   19e04:	mov	r0, #1
   19e08:	b	19df4 <fputs@plt+0x8c5c>
   19e0c:	ldr	ip, [r0]
   19e10:	cmp	ip, #0
   19e14:	ble	19e74 <fputs@plt+0x8cdc>
   19e18:	ldr	r3, [r0, #4]
   19e1c:	cmp	r1, r3
   19e20:	addne	r0, r0, #4
   19e24:	movne	r3, #0
   19e28:	beq	19e60 <fputs@plt+0x8cc8>
   19e2c:	add	r3, r3, #1
   19e30:	cmp	r3, ip
   19e34:	beq	19e68 <fputs@plt+0x8cd0>
   19e38:	ldr	r2, [r0, #4]!
   19e3c:	cmp	r2, r1
   19e40:	bne	19e2c <fputs@plt+0x8c94>
   19e44:	mov	r0, #1
   19e48:	sub	r1, r3, #32
   19e4c:	rsb	r2, r3, #32
   19e50:	lsl	r1, r0, r1
   19e54:	orr	r1, r1, r0, lsr r2
   19e58:	lsl	r0, r0, r3
   19e5c:	bx	lr
   19e60:	mov	r3, #0
   19e64:	b	19e44 <fputs@plt+0x8cac>
   19e68:	mov	r0, #0
   19e6c:	mov	r1, r0
   19e70:	bx	lr
   19e74:	mov	r0, #0
   19e78:	mov	r1, r0
   19e7c:	bx	lr
   19e80:	push	{r4, r5, r6, r7, r8, lr}
   19e84:	subs	r4, r1, #0
   19e88:	beq	19f08 <fputs@plt+0x8d70>
   19e8c:	mov	r5, r0
   19e90:	ldrb	r3, [r4]
   19e94:	cmp	r3, #152	; 0x98
   19e98:	beq	19ee4 <fputs@plt+0x8d4c>
   19e9c:	ldr	r1, [r4, #16]
   19ea0:	bl	19e80 <fputs@plt+0x8ce8>
   19ea4:	mov	r6, r0
   19ea8:	mov	r7, r1
   19eac:	ldr	r1, [r4, #12]
   19eb0:	mov	r0, r5
   19eb4:	bl	19e80 <fputs@plt+0x8ce8>
   19eb8:	orr	r6, r6, r0
   19ebc:	orr	r7, r7, r1
   19ec0:	ldr	r3, [r4, #4]
   19ec4:	tst	r3, #2048	; 0x800
   19ec8:	bne	19ef0 <fputs@plt+0x8d58>
   19ecc:	ldr	r1, [r4, #20]
   19ed0:	mov	r0, r5
   19ed4:	bl	19f14 <fputs@plt+0x8d7c>
   19ed8:	orr	r0, r0, r6
   19edc:	orr	r1, r1, r7
   19ee0:	pop	{r4, r5, r6, r7, r8, pc}
   19ee4:	ldr	r1, [r4, #28]
   19ee8:	bl	19e0c <fputs@plt+0x8c74>
   19eec:	pop	{r4, r5, r6, r7, r8, pc}
   19ef0:	ldr	r1, [r4, #20]
   19ef4:	mov	r0, r5
   19ef8:	bl	19f8c <fputs@plt+0x8df4>
   19efc:	orr	r0, r0, r6
   19f00:	orr	r1, r1, r7
   19f04:	pop	{r4, r5, r6, r7, r8, pc}
   19f08:	mov	r0, #0
   19f0c:	mov	r1, #0
   19f10:	pop	{r4, r5, r6, r7, r8, pc}
   19f14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19f18:	cmp	r1, #0
   19f1c:	beq	19f74 <fputs@plt+0x8ddc>
   19f20:	ldr	r9, [r1]
   19f24:	cmp	r9, #0
   19f28:	ble	19f80 <fputs@plt+0x8de8>
   19f2c:	mov	r8, r0
   19f30:	ldr	sl, [r1, #4]
   19f34:	mov	r4, #0
   19f38:	mov	r6, #0
   19f3c:	mov	r7, #0
   19f40:	mov	r5, r4
   19f44:	ldr	r1, [sl, r4]
   19f48:	mov	r0, r8
   19f4c:	bl	19e80 <fputs@plt+0x8ce8>
   19f50:	orr	r6, r6, r0
   19f54:	orr	r7, r7, r1
   19f58:	add	r5, r5, #1
   19f5c:	add	r4, r4, #20
   19f60:	cmp	r5, r9
   19f64:	bne	19f44 <fputs@plt+0x8dac>
   19f68:	mov	r0, r6
   19f6c:	mov	r1, r7
   19f70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19f74:	mov	r6, #0
   19f78:	mov	r7, #0
   19f7c:	b	19f68 <fputs@plt+0x8dd0>
   19f80:	mov	r6, #0
   19f84:	mov	r7, #0
   19f88:	b	19f68 <fputs@plt+0x8dd0>
   19f8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f90:	sub	sp, sp, #12
   19f94:	str	r0, [sp, #4]
   19f98:	subs	fp, r1, #0
   19f9c:	beq	1a080 <fputs@plt+0x8ee8>
   19fa0:	mov	r8, #0
   19fa4:	mov	r9, #0
   19fa8:	b	19fb8 <fputs@plt+0x8e20>
   19fac:	ldr	fp, [fp, #48]	; 0x30
   19fb0:	cmp	fp, #0
   19fb4:	beq	1a088 <fputs@plt+0x8ef0>
   19fb8:	ldr	r4, [fp, #28]
   19fbc:	ldr	r1, [fp]
   19fc0:	ldr	r5, [sp, #4]
   19fc4:	mov	r0, r5
   19fc8:	bl	19f14 <fputs@plt+0x8d7c>
   19fcc:	orr	r8, r8, r0
   19fd0:	orr	r9, r9, r1
   19fd4:	ldr	r1, [fp, #36]	; 0x24
   19fd8:	mov	r0, r5
   19fdc:	bl	19f14 <fputs@plt+0x8d7c>
   19fe0:	orr	r8, r8, r0
   19fe4:	orr	r9, r9, r1
   19fe8:	ldr	r1, [fp, #44]	; 0x2c
   19fec:	mov	r0, r5
   19ff0:	bl	19f14 <fputs@plt+0x8d7c>
   19ff4:	orr	r8, r8, r0
   19ff8:	orr	r9, r9, r1
   19ffc:	ldr	r1, [fp, #32]
   1a000:	mov	r0, r5
   1a004:	bl	19e80 <fputs@plt+0x8ce8>
   1a008:	orr	r8, r8, r0
   1a00c:	orr	r9, r9, r1
   1a010:	ldr	r1, [fp, #40]	; 0x28
   1a014:	mov	r0, r5
   1a018:	bl	19e80 <fputs@plt+0x8ce8>
   1a01c:	orr	r8, r8, r0
   1a020:	orr	r9, r9, r1
   1a024:	cmp	r4, #0
   1a028:	beq	19fac <fputs@plt+0x8e14>
   1a02c:	ldr	sl, [r4]
   1a030:	cmp	sl, #0
   1a034:	ble	19fac <fputs@plt+0x8e14>
   1a038:	mov	r5, #0
   1a03c:	ldr	r1, [r4, #28]
   1a040:	ldr	r0, [sp, #4]
   1a044:	bl	19f8c <fputs@plt+0x8df4>
   1a048:	mov	r6, r0
   1a04c:	mov	r7, r1
   1a050:	ldr	r1, [r4, #56]	; 0x38
   1a054:	ldr	r0, [sp, #4]
   1a058:	bl	19e80 <fputs@plt+0x8ce8>
   1a05c:	orr	r0, r0, r6
   1a060:	orr	r1, r1, r7
   1a064:	orr	r8, r8, r0
   1a068:	orr	r9, r9, r1
   1a06c:	add	r5, r5, #1
   1a070:	add	r4, r4, #72	; 0x48
   1a074:	cmp	sl, r5
   1a078:	bne	1a03c <fputs@plt+0x8ea4>
   1a07c:	b	19fac <fputs@plt+0x8e14>
   1a080:	mov	r8, #0
   1a084:	mov	r9, #0
   1a088:	mov	r0, r8
   1a08c:	mov	r1, r9
   1a090:	add	sp, sp, #12
   1a094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a098:	cmp	r0, #10
   1a09c:	movle	r0, #0
   1a0a0:	bgt	1a0ac <fputs@plt+0x8f14>
   1a0a4:	sxth	r0, r0
   1a0a8:	bx	lr
   1a0ac:	push	{r4, lr}
   1a0b0:	sxth	r0, r0
   1a0b4:	asr	r1, r0, #31
   1a0b8:	bl	15278 <fputs@plt+0x40e0>
   1a0bc:	sub	r0, r0, #33	; 0x21
   1a0c0:	uxth	r0, r0
   1a0c4:	sxth	r0, r0
   1a0c8:	pop	{r4, pc}
   1a0cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a0d0:	mov	r7, r0
   1a0d4:	mov	r4, r1
   1a0d8:	mov	r5, r2
   1a0dc:	mov	r6, r3
   1a0e0:	bl	17178 <fputs@plt+0x5fe0>
   1a0e4:	ldr	r1, [r7, #32]
   1a0e8:	cmp	r4, r1
   1a0ec:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a0f0:	add	r0, r0, #20
   1a0f4:	mov	r9, #25
   1a0f8:	mov	ip, #0
   1a0fc:	mov	r8, #37	; 0x25
   1a100:	mov	r7, #1
   1a104:	mov	lr, #30
   1a108:	b	1a138 <fputs@plt+0x8fa0>
   1a10c:	strb	lr, [r0, #-20]	; 0xffffffec
   1a110:	ldr	r3, [r0, #-12]
   1a114:	add	r3, r3, r6
   1a118:	str	r3, [r0, #-16]
   1a11c:	ldr	r3, [r0, #-8]
   1a120:	str	r3, [r0, #-12]
   1a124:	str	ip, [r0, #-8]
   1a128:	add	r4, r4, #1
   1a12c:	add	r0, r0, #20
   1a130:	cmp	r4, r1
   1a134:	beq	1a180 <fputs@plt+0x8fe8>
   1a138:	ldr	r3, [r0, #-16]
   1a13c:	cmp	r3, r5
   1a140:	bne	1a128 <fputs@plt+0x8f90>
   1a144:	ldrb	r3, [r0, #-20]	; 0xffffffec
   1a148:	cmp	r3, #47	; 0x2f
   1a14c:	beq	1a10c <fputs@plt+0x8f74>
   1a150:	cmp	r3, #103	; 0x67
   1a154:	bne	1a128 <fputs@plt+0x8f90>
   1a158:	ldr	r3, [sp, #32]
   1a15c:	cmp	r3, #0
   1a160:	strbne	r8, [r0, #-20]	; 0xffffffec
   1a164:	ldrne	r3, [r0, #-12]
   1a168:	strne	r3, [r0, #-16]
   1a16c:	strne	r7, [r0, #-12]
   1a170:	strbeq	r9, [r0, #-20]	; 0xffffffec
   1a174:	streq	ip, [r0, #-16]
   1a178:	streq	ip, [r0, #-8]
   1a17c:	b	1a128 <fputs@plt+0x8f90>
   1a180:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a184:	push	{r4, r5, r6, r7, r8, lr}
   1a188:	mov	r7, r3
   1a18c:	ldr	ip, [r0, #8]
   1a190:	ldr	r3, [r1, #44]	; 0x2c
   1a194:	cmp	ip, r3
   1a198:	beq	1a1a4 <fputs@plt+0x900c>
   1a19c:	mov	r0, #0
   1a1a0:	pop	{r4, r5, r6, r7, r8, pc}
   1a1a4:	mov	r6, r2
   1a1a8:	ldrh	r3, [r0, #18]
   1a1ac:	tst	r3, #130	; 0x82
   1a1b0:	beq	1a1f8 <fputs@plt+0x9060>
   1a1b4:	ldrd	r4, [r0, #32]
   1a1b8:	and	r4, r4, r2
   1a1bc:	and	r5, r5, r7
   1a1c0:	orrs	r3, r4, r5
   1a1c4:	bne	1a200 <fputs@plt+0x9068>
   1a1c8:	ldr	r3, [r0, #12]
   1a1cc:	cmp	r3, #0
   1a1d0:	blt	1a208 <fputs@plt+0x9070>
   1a1d4:	ldr	r2, [r1, #16]
   1a1d8:	ldr	r2, [r2, #4]
   1a1dc:	add	r3, r2, r3, lsl #4
   1a1e0:	ldrb	r1, [r3, #13]
   1a1e4:	ldr	r0, [r0]
   1a1e8:	bl	18a70 <fputs@plt+0x78d8>
   1a1ec:	adds	r0, r0, #0
   1a1f0:	movne	r0, #1
   1a1f4:	pop	{r4, r5, r6, r7, r8, pc}
   1a1f8:	mov	r0, #0
   1a1fc:	pop	{r4, r5, r6, r7, r8, pc}
   1a200:	mov	r0, #0
   1a204:	pop	{r4, r5, r6, r7, r8, pc}
   1a208:	mov	r0, #0
   1a20c:	pop	{r4, r5, r6, r7, r8, pc}
   1a210:	push	{r4, r5, r6, r7, lr}
   1a214:	ldrh	r5, [r0, #40]	; 0x28
   1a218:	ldrh	r3, [r0, #42]	; 0x2a
   1a21c:	ldrh	r2, [r1, #40]	; 0x28
   1a220:	ldrh	ip, [r1, #42]	; 0x2a
   1a224:	sub	r4, r5, r3
   1a228:	sub	lr, r2, ip
   1a22c:	cmp	r3, ip
   1a230:	movcs	r3, #0
   1a234:	movcc	r3, #1
   1a238:	cmp	r4, lr
   1a23c:	orrge	r3, r3, #1
   1a240:	cmp	r3, #0
   1a244:	bne	1a2f4 <fputs@plt+0x915c>
   1a248:	ldrsh	ip, [r0, #20]
   1a24c:	ldrsh	r3, [r1, #20]
   1a250:	cmp	ip, r3
   1a254:	blt	1a26c <fputs@plt+0x90d4>
   1a258:	bgt	1a2fc <fputs@plt+0x9164>
   1a25c:	ldrsh	ip, [r0, #22]
   1a260:	ldrsh	r3, [r1, #22]
   1a264:	cmp	ip, r3
   1a268:	bgt	1a304 <fputs@plt+0x916c>
   1a26c:	subs	lr, r5, #1
   1a270:	bmi	1a30c <fputs@plt+0x9174>
   1a274:	sub	r6, r2, #1
   1a278:	lsl	r7, r6, #2
   1a27c:	ldr	r4, [r0, #48]	; 0x30
   1a280:	add	r4, r4, r5, lsl #2
   1a284:	sub	r2, r2, #2
   1a288:	lsl	r5, r2, #2
   1a28c:	b	1a2a4 <fputs@plt+0x910c>
   1a290:	mov	r0, #0
   1a294:	pop	{r4, r5, r6, r7, pc}
   1a298:	sub	lr, lr, #1
   1a29c:	cmn	lr, #1
   1a2a0:	beq	1a2ec <fputs@plt+0x9154>
   1a2a4:	ldr	ip, [r4, #-4]!
   1a2a8:	cmp	ip, #0
   1a2ac:	beq	1a298 <fputs@plt+0x9100>
   1a2b0:	cmp	r6, #0
   1a2b4:	blt	1a314 <fputs@plt+0x917c>
   1a2b8:	ldr	r2, [r1, #48]	; 0x30
   1a2bc:	ldr	r3, [r2, r7]
   1a2c0:	cmp	ip, r3
   1a2c4:	beq	1a298 <fputs@plt+0x9100>
   1a2c8:	add	r2, r2, r5
   1a2cc:	mov	r3, r6
   1a2d0:	sub	r3, r3, #1
   1a2d4:	cmn	r3, #1
   1a2d8:	beq	1a290 <fputs@plt+0x90f8>
   1a2dc:	ldr	r0, [r2], #-4
   1a2e0:	cmp	ip, r0
   1a2e4:	bne	1a2d0 <fputs@plt+0x9138>
   1a2e8:	b	1a298 <fputs@plt+0x9100>
   1a2ec:	mov	r0, #1
   1a2f0:	pop	{r4, r5, r6, r7, pc}
   1a2f4:	mov	r0, #0
   1a2f8:	pop	{r4, r5, r6, r7, pc}
   1a2fc:	mov	r0, #0
   1a300:	pop	{r4, r5, r6, r7, pc}
   1a304:	mov	r0, #0
   1a308:	pop	{r4, r5, r6, r7, pc}
   1a30c:	mov	r0, #1
   1a310:	pop	{r4, r5, r6, r7, pc}
   1a314:	mov	r0, #0
   1a318:	pop	{r4, r5, r6, r7, pc}
   1a31c:	ldr	r3, [r0]
   1a320:	cmp	r3, #0
   1a324:	bxeq	lr
   1a328:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a32c:	ldrh	ip, [r1, #16]
   1a330:	ldr	lr, [pc, #280]	; 1a450 <fputs@plt+0x92b8>
   1a334:	b	1a374 <fputs@plt+0x91dc>
   1a338:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a33c:	ldrd	r8, [r3]
   1a340:	ldrd	r4, [r1]
   1a344:	and	r6, r8, r4
   1a348:	and	r7, r9, r5
   1a34c:	cmp	r9, r7
   1a350:	cmpeq	r8, r6
   1a354:	beq	1a3e0 <fputs@plt+0x9248>
   1a358:	cmp	r5, r7
   1a35c:	cmpeq	r4, r6
   1a360:	beq	1a418 <fputs@plt+0x9280>
   1a364:	add	r0, r3, #52	; 0x34
   1a368:	ldr	r3, [r3, #52]	; 0x34
   1a36c:	cmp	r3, #0
   1a370:	beq	1a43c <fputs@plt+0x92a4>
   1a374:	ldrh	r2, [r3, #16]
   1a378:	cmp	r2, ip
   1a37c:	bne	1a364 <fputs@plt+0x91cc>
   1a380:	ldr	r2, [r3, #36]	; 0x24
   1a384:	tst	r2, #16384	; 0x4000
   1a388:	beq	1a33c <fputs@plt+0x91a4>
   1a38c:	ldrh	r2, [r1, #42]	; 0x2a
   1a390:	cmp	r2, #0
   1a394:	bne	1a33c <fputs@plt+0x91a4>
   1a398:	ldr	r2, [r1, #36]	; 0x24
   1a39c:	bics	r2, lr, r2
   1a3a0:	bne	1a33c <fputs@plt+0x91a4>
   1a3a4:	ldrd	r8, [r3]
   1a3a8:	ldrd	r4, [r1]
   1a3ac:	and	r6, r8, r4
   1a3b0:	and	r7, r9, r5
   1a3b4:	cmp	r5, r7
   1a3b8:	cmpeq	r4, r6
   1a3bc:	beq	1a338 <fputs@plt+0x91a0>
   1a3c0:	cmp	r9, r7
   1a3c4:	cmpeq	r8, r6
   1a3c8:	bne	1a364 <fputs@plt+0x91cc>
   1a3cc:	ldrsh	r8, [r3, #18]
   1a3d0:	ldrsh	r2, [r1, #18]
   1a3d4:	cmp	r8, r2
   1a3d8:	ble	1a3f0 <fputs@plt+0x9258>
   1a3dc:	b	1a364 <fputs@plt+0x91cc>
   1a3e0:	ldrsh	r8, [r3, #18]
   1a3e4:	ldrsh	r2, [r1, #18]
   1a3e8:	cmp	r8, r2
   1a3ec:	bgt	1a358 <fputs@plt+0x91c0>
   1a3f0:	ldrsh	r8, [r3, #20]
   1a3f4:	ldrsh	r2, [r1, #20]
   1a3f8:	cmp	r8, r2
   1a3fc:	bgt	1a440 <fputs@plt+0x92a8>
   1a400:	ldrsh	r8, [r3, #22]
   1a404:	ldrsh	r2, [r1, #22]
   1a408:	cmp	r8, r2
   1a40c:	bgt	1a358 <fputs@plt+0x91c0>
   1a410:	mov	r0, #0
   1a414:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a418:	ldrsh	r4, [r3, #20]
   1a41c:	ldrsh	r2, [r1, #20]
   1a420:	cmp	r4, r2
   1a424:	blt	1a364 <fputs@plt+0x91cc>
   1a428:	ldrsh	r4, [r3, #22]
   1a42c:	ldrsh	r2, [r1, #22]
   1a430:	cmp	r4, r2
   1a434:	blt	1a364 <fputs@plt+0x91cc>
   1a438:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a43c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a440:	cmp	r5, r7
   1a444:	cmpeq	r4, r6
   1a448:	bne	1a364 <fputs@plt+0x91cc>
   1a44c:	b	1a428 <fputs@plt+0x9290>
   1a450:	andeq	r0, r0, r1, lsl #4
   1a454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a458:	sub	sp, sp, #12
   1a45c:	mov	r4, r0
   1a460:	mov	r5, r1
   1a464:	mov	r6, r2
   1a468:	ldrd	r2, [r1]
   1a46c:	ldrd	r0, [r1, #8]
   1a470:	orr	r2, r2, r0
   1a474:	orr	r3, r3, r1
   1a478:	ldr	sl, [r4, #12]
   1a47c:	ldr	r7, [r4, #20]
   1a480:	cmp	sl, #0
   1a484:	ble	1a5bc <fputs@plt+0x9424>
   1a488:	mvn	r8, r2
   1a48c:	mvn	r9, r3
   1a490:	ldrh	r3, [r7, #20]
   1a494:	tst	r3, #2
   1a498:	bne	1a5dc <fputs@plt+0x9444>
   1a49c:	mov	fp, #0
   1a4a0:	b	1a504 <fputs@plt+0x936c>
   1a4a4:	sub	r2, r2, #1
   1a4a8:	cmn	r2, #1
   1a4ac:	beq	1a540 <fputs@plt+0x93a8>
   1a4b0:	ldr	r3, [r1, #-4]!
   1a4b4:	cmp	r3, #0
   1a4b8:	beq	1a4a4 <fputs@plt+0x930c>
   1a4bc:	cmp	r3, r7
   1a4c0:	beq	1a4e4 <fputs@plt+0x934c>
   1a4c4:	ldr	r3, [r3, #4]
   1a4c8:	cmp	r3, #0
   1a4cc:	blt	1a4a4 <fputs@plt+0x930c>
   1a4d0:	add	r3, r3, r3, lsl #1
   1a4d4:	ldr	r0, [r4, #20]
   1a4d8:	add	r3, r0, r3, lsl #4
   1a4dc:	cmp	r7, r3
   1a4e0:	bne	1a4a4 <fputs@plt+0x930c>
   1a4e4:	cmp	r2, #0
   1a4e8:	blt	1a540 <fputs@plt+0x93a8>
   1a4ec:	add	r7, r7, #48	; 0x30
   1a4f0:	subs	sl, sl, #1
   1a4f4:	beq	1a5c0 <fputs@plt+0x9428>
   1a4f8:	ldrh	r3, [r7, #20]
   1a4fc:	tst	r3, #2
   1a500:	bne	1a5c0 <fputs@plt+0x9428>
   1a504:	ldrd	r0, [r7, #40]	; 0x28
   1a508:	ldrd	r2, [r5, #8]
   1a50c:	and	r2, r2, r0
   1a510:	and	r3, r3, r1
   1a514:	orrs	r3, r2, r3
   1a518:	beq	1a4ec <fputs@plt+0x9354>
   1a51c:	and	r0, r0, r8
   1a520:	and	r1, r1, r9
   1a524:	orrs	r3, r0, r1
   1a528:	bne	1a4ec <fputs@plt+0x9354>
   1a52c:	ldrh	r3, [r5, #40]	; 0x28
   1a530:	subs	r2, r3, #1
   1a534:	ldrpl	r1, [r5, #48]	; 0x30
   1a538:	addpl	r1, r1, r3, lsl #2
   1a53c:	bpl	1a4b0 <fputs@plt+0x9318>
   1a540:	ldrsh	r3, [r7, #16]
   1a544:	cmp	r3, #0
   1a548:	ble	1a5ac <fputs@plt+0x9414>
   1a54c:	ldrh	r3, [r5, #22]
   1a550:	sub	r3, r3, #1
   1a554:	strh	r3, [r5, #22]
   1a558:	ldrh	r3, [r7, #18]
   1a55c:	tst	r3, #130	; 0x82
   1a560:	beq	1a4ec <fputs@plt+0x9354>
   1a564:	ldr	r3, [r7]
   1a568:	add	r1, sp, #4
   1a56c:	ldr	r0, [r3, #16]
   1a570:	bl	17e40 <fputs@plt+0x6ca8>
   1a574:	cmp	r0, #0
   1a578:	beq	1a594 <fputs@plt+0x93fc>
   1a57c:	ldr	r3, [sp, #4]
   1a580:	add	r3, r3, #1
   1a584:	cmp	r3, #2
   1a588:	movls	r3, #10
   1a58c:	strls	r3, [sp, #4]
   1a590:	bls	1a59c <fputs@plt+0x9404>
   1a594:	mov	r3, #20
   1a598:	str	r3, [sp, #4]
   1a59c:	ldr	r3, [sp, #4]
   1a5a0:	cmp	fp, r3
   1a5a4:	sxthlt	fp, r3
   1a5a8:	b	1a4ec <fputs@plt+0x9354>
   1a5ac:	ldrh	r2, [r5, #22]
   1a5b0:	add	r3, r2, r3
   1a5b4:	strh	r3, [r5, #22]
   1a5b8:	b	1a4ec <fputs@plt+0x9354>
   1a5bc:	mov	fp, #0
   1a5c0:	ldrsh	r2, [r5, #22]
   1a5c4:	sub	r3, r6, fp
   1a5c8:	cmp	r2, r3
   1a5cc:	movgt	r6, r3
   1a5d0:	strhgt	r6, [r5, #22]
   1a5d4:	add	sp, sp, #12
   1a5d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5dc:	mov	fp, #0
   1a5e0:	b	1a5c0 <fputs@plt+0x9428>
   1a5e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a5e8:	ldrh	r1, [r0, #52]	; 0x34
   1a5ec:	cmp	r1, #1
   1a5f0:	bmi	1a658 <fputs@plt+0x94c0>
   1a5f4:	ldr	r0, [r0, #4]
   1a5f8:	lsl	lr, r1, #1
   1a5fc:	add	r3, r0, lr
   1a600:	rsb	r1, r1, r1, lsl #31
   1a604:	lsl	r1, r1, #1
   1a608:	mov	r6, #0
   1a60c:	mov	r7, #0
   1a610:	mov	ip, #1
   1a614:	mov	sl, #0
   1a618:	b	1a624 <fputs@plt+0x948c>
   1a61c:	cmp	r3, r0
   1a620:	beq	1a660 <fputs@plt+0x94c8>
   1a624:	sub	r3, r3, #2
   1a628:	add	r2, r3, r1
   1a62c:	ldrsh	r2, [r2, lr]
   1a630:	cmp	r2, #62	; 0x3e
   1a634:	bhi	1a61c <fputs@plt+0x9484>
   1a638:	sub	r9, r2, #32
   1a63c:	rsb	r8, r2, #32
   1a640:	lsl	r5, ip, r9
   1a644:	orr	r5, r5, ip, lsr r8
   1a648:	lsl	r4, ip, r2
   1a64c:	orr	r6, r6, r4
   1a650:	orr	r7, r7, r5
   1a654:	b	1a61c <fputs@plt+0x9484>
   1a658:	mov	r6, #0
   1a65c:	mov	r7, #0
   1a660:	mov	r0, r6
   1a664:	mov	r1, r7
   1a668:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a66c:	cmp	r1, #1
   1a670:	ble	1a76c <fputs@plt+0x95d4>
   1a674:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a678:	ldrb	r7, [r0]
   1a67c:	mov	r5, r1
   1a680:	ldr	lr, [pc, #236]	; 1a774 <fputs@plt+0x95dc>
   1a684:	add	r3, r0, r1
   1a688:	ldrb	r3, [r3, #-1]
   1a68c:	add	r3, lr, r3
   1a690:	ldrb	r3, [r3, #64]	; 0x40
   1a694:	add	r3, r3, r3, lsl #1
   1a698:	add	ip, lr, r7
   1a69c:	ldrb	ip, [ip, #64]	; 0x40
   1a6a0:	eor	ip, r1, ip, lsl #2
   1a6a4:	eor	r3, r3, ip
   1a6a8:	ldr	ip, [pc, #200]	; 1a778 <fputs@plt+0x95e0>
   1a6ac:	smull	r4, ip, ip, r3
   1a6b0:	add	r4, ip, r3
   1a6b4:	asr	ip, r3, #31
   1a6b8:	rsb	ip, ip, r4, asr #6
   1a6bc:	rsb	ip, ip, ip, lsl #7
   1a6c0:	sub	r3, r3, ip
   1a6c4:	add	r3, lr, r3
   1a6c8:	ldrb	lr, [r3, #980]	; 0x3d4
   1a6cc:	subs	lr, lr, #1
   1a6d0:	bmi	1a764 <fputs@plt+0x95cc>
   1a6d4:	ldr	r6, [pc, #152]	; 1a774 <fputs@plt+0x95dc>
   1a6d8:	add	r9, r6, #1232	; 0x4d0
   1a6dc:	add	r8, r6, #1472	; 0x5c0
   1a6e0:	add	r8, r8, #8
   1a6e4:	bic	r7, r7, #32
   1a6e8:	add	r5, r0, r1
   1a6ec:	b	1a700 <fputs@plt+0x9568>
   1a6f0:	add	lr, r6, lr
   1a6f4:	ldrb	lr, [lr, #2036]	; 0x7f4
   1a6f8:	subs	lr, lr, #1
   1a6fc:	bmi	1a764 <fputs@plt+0x95cc>
   1a700:	add	r3, r6, lr
   1a704:	ldrb	r3, [r3, #1108]	; 0x454
   1a708:	cmp	r1, r3
   1a70c:	bne	1a6f0 <fputs@plt+0x9558>
   1a710:	lsl	r3, lr, #1
   1a714:	ldrh	r3, [r9, r3]
   1a718:	add	r4, r8, r3
   1a71c:	cmp	r1, #0
   1a720:	ble	1a754 <fputs@plt+0x95bc>
   1a724:	add	r3, r6, r3
   1a728:	ldrb	r3, [r3, #1480]	; 0x5c8
   1a72c:	cmp	r7, r3
   1a730:	bne	1a6f0 <fputs@plt+0x9558>
   1a734:	add	ip, r0, #1
   1a738:	ldrb	r3, [ip], #1
   1a73c:	bic	r3, r3, #32
   1a740:	ldrb	sl, [r4, #1]!
   1a744:	cmp	r3, sl
   1a748:	bne	1a6f0 <fputs@plt+0x9558>
   1a74c:	cmp	ip, r5
   1a750:	bne	1a738 <fputs@plt+0x95a0>
   1a754:	ldr	r3, [pc, #24]	; 1a774 <fputs@plt+0x95dc>
   1a758:	add	lr, r3, lr
   1a75c:	ldrb	r3, [lr, #2160]	; 0x870
   1a760:	str	r3, [r2]
   1a764:	mov	r0, r1
   1a768:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a76c:	mov	r0, r1
   1a770:	bx	lr
   1a774:			; <UNDEFINED> instruction: 0x000813b0
   1a778:	tsthi	r2, r9, lsl #8
   1a77c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a780:	sub	sp, sp, #12
   1a784:	mov	r6, r0
   1a788:	mov	r8, r1
   1a78c:	mov	r4, r2
   1a790:	ldr	r9, [r1]
   1a794:	ldrb	r3, [r2]
   1a798:	cmp	r3, #0
   1a79c:	beq	1a8ec <fputs@plt+0x9754>
   1a7a0:	ldr	r2, [pc, #368]	; 1a918 <fputs@plt+0x9780>
   1a7a4:	add	r2, r2, r3
   1a7a8:	ldrb	ip, [r2, #320]	; 0x140
   1a7ac:	and	r2, ip, #6
   1a7b0:	subs	r3, r3, #95	; 0x5f
   1a7b4:	movne	r3, #1
   1a7b8:	cmp	r2, #0
   1a7bc:	movne	r3, #0
   1a7c0:	cmp	r3, #0
   1a7c4:	bne	1a884 <fputs@plt+0x96ec>
   1a7c8:	add	r1, r4, #1
   1a7cc:	mov	r5, #0
   1a7d0:	ldr	r0, [pc, #320]	; 1a918 <fputs@plt+0x9780>
   1a7d4:	add	r5, r5, #1
   1a7d8:	mov	r7, r1
   1a7dc:	ldrb	r3, [r1], #1
   1a7e0:	cmp	r3, #0
   1a7e4:	beq	1a80c <fputs@plt+0x9674>
   1a7e8:	add	r2, r0, r3
   1a7ec:	ldrb	r2, [r2, #320]	; 0x140
   1a7f0:	and	r2, r2, #6
   1a7f4:	subs	r3, r3, #95	; 0x5f
   1a7f8:	movne	r3, #1
   1a7fc:	cmp	r2, #0
   1a800:	movne	r3, #0
   1a804:	cmp	r3, #0
   1a808:	beq	1a7d4 <fputs@plt+0x963c>
   1a80c:	tst	ip, #4
   1a810:	beq	1a890 <fputs@plt+0x96f8>
   1a814:	mov	r2, #1
   1a818:	add	r3, r9, #1
   1a81c:	mov	r1, #34	; 0x22
   1a820:	strb	r1, [r6, r9]
   1a824:	ldrb	r1, [r4]
   1a828:	cmp	r1, #0
   1a82c:	beq	1a864 <fputs@plt+0x96cc>
   1a830:	mov	ip, #34	; 0x22
   1a834:	add	r0, r3, #1
   1a838:	strb	r1, [r6, r3]
   1a83c:	ldrb	r1, [r4]
   1a840:	cmp	r1, #34	; 0x22
   1a844:	addeq	r3, r3, #2
   1a848:	strbeq	ip, [r6, r0]
   1a84c:	movne	r3, r0
   1a850:	ldrb	r1, [r4, #1]!
   1a854:	cmp	r1, #0
   1a858:	bne	1a834 <fputs@plt+0x969c>
   1a85c:	cmp	r2, #0
   1a860:	beq	1a870 <fputs@plt+0x96d8>
   1a864:	mov	r2, #34	; 0x22
   1a868:	strb	r2, [r6, r3]
   1a86c:	add	r3, r3, #1
   1a870:	mov	r2, #0
   1a874:	strb	r2, [r6, r3]
   1a878:	str	r3, [r8]
   1a87c:	add	sp, sp, #12
   1a880:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a884:	mov	r7, r4
   1a888:	mov	r5, #0
   1a88c:	b	1a80c <fputs@plt+0x9674>
   1a890:	add	r2, sp, #8
   1a894:	mov	r3, #27
   1a898:	str	r3, [r2, #-4]!
   1a89c:	mov	r1, r5
   1a8a0:	mov	r0, r4
   1a8a4:	bl	1a66c <fputs@plt+0x94d4>
   1a8a8:	ldr	r3, [sp, #4]
   1a8ac:	cmp	r3, #27
   1a8b0:	bne	1a814 <fputs@plt+0x967c>
   1a8b4:	ldrb	r3, [r7]
   1a8b8:	clz	r2, r5
   1a8bc:	lsr	r2, r2, #5
   1a8c0:	cmp	r3, #0
   1a8c4:	orrne	r2, r2, #1
   1a8c8:	cmp	r2, #0
   1a8cc:	bne	1a818 <fputs@plt+0x9680>
   1a8d0:	ldrb	r1, [r4]
   1a8d4:	cmp	r1, #0
   1a8d8:	moveq	r3, r9
   1a8dc:	beq	1a870 <fputs@plt+0x96d8>
   1a8e0:	mov	r3, r9
   1a8e4:	mov	r2, #0
   1a8e8:	b	1a830 <fputs@plt+0x9698>
   1a8ec:	add	r2, sp, #8
   1a8f0:	mov	r3, #27
   1a8f4:	str	r3, [r2, #-4]!
   1a8f8:	mov	r1, #0
   1a8fc:	mov	r0, r4
   1a900:	bl	1a66c <fputs@plt+0x94d4>
   1a904:	ldr	r3, [sp, #4]
   1a908:	cmp	r3, #27
   1a90c:	moveq	r2, #1
   1a910:	bne	1a814 <fputs@plt+0x967c>
   1a914:	b	1a818 <fputs@plt+0x9680>
   1a918:			; <UNDEFINED> instruction: 0x000813b0
   1a91c:	push	{r4, r5, r6, lr}
   1a920:	mov	r3, r0
   1a924:	ldrb	ip, [r0]
   1a928:	ldr	r0, [pc, #2280]	; 1b218 <fputs@plt+0xa080>
   1a92c:	add	r0, r0, ip
   1a930:	ldrb	r0, [r0, #2284]	; 0x8ec
   1a934:	cmp	r0, #26
   1a938:	ldrls	pc, [pc, r0, lsl #2]
   1a93c:	b	1b1d4 <fputs@plt+0xa03c>
   1a940:	andeq	fp, r1, r8, lsr #2
   1a944:	andeq	sl, r1, r4, asr sl
   1a948:	andeq	fp, r1, r0, ror #1
   1a94c:	muleq	r1, r0, sp
   1a950:	andeq	sl, r1, r0, ror #31
   1a954:	andeq	sl, r1, r0, ror #31
   1a958:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   1a95c:	andeq	sl, r1, r8, lsl #20
   1a960:	andeq	sl, r1, ip, ror #19
   1a964:	andeq	sl, r1, ip, lsr #19
   1a968:			; <UNDEFINED> instruction: 0x0001acb8
   1a96c:	andeq	sl, r1, r8, asr #21
   1a970:	andeq	sl, r1, r4, lsl #24
   1a974:	andeq	sl, r1, r8, asr ip
   1a978:	andeq	sl, r1, r8, ror #23
   1a97c:	muleq	r1, r4, ip
   1a980:	andeq	sl, r1, r0, ror fp
   1a984:	andeq	sl, r1, r4, lsr #22
   1a988:	andeq	sl, r1, r4, lsr fp
   1a98c:	andeq	sl, r1, r4, asr #22
   1a990:	andeq	sl, r1, r0, asr fp
   1a994:	andeq	sl, r1, r0, ror #22
   1a998:	ldrdeq	sl, [r1], -r8
   1a99c:	ldrdeq	sl, [r1], -ip
   1a9a0:	andeq	sl, r1, ip, ror #25
   1a9a4:	strdeq	sl, [r1], -ip
   1a9a8:	andeq	sl, r1, r8, ror sp
   1a9ac:	cmp	ip, #93	; 0x5d
   1a9b0:	beq	1b1f4 <fputs@plt+0xa05c>
   1a9b4:	ldrb	r2, [r3, #1]
   1a9b8:	cmp	r2, #0
   1a9bc:	moveq	r0, #1
   1a9c0:	beq	1a9e4 <fputs@plt+0x984c>
   1a9c4:	add	r3, r3, #1
   1a9c8:	mov	r0, #1
   1a9cc:	add	r0, r0, #1
   1a9d0:	cmp	r2, #93	; 0x5d
   1a9d4:	beq	1b1f8 <fputs@plt+0xa060>
   1a9d8:	ldrb	r2, [r3, #1]!
   1a9dc:	cmp	r2, #0
   1a9e0:	bne	1a9cc <fputs@plt+0x9834>
   1a9e4:	mov	r3, #161	; 0xa1
   1a9e8:	b	1b1fc <fputs@plt+0xa064>
   1a9ec:	ldrb	r2, [r3, #1]
   1a9f0:	cmp	r2, #0
   1a9f4:	moveq	r0, #1
   1a9f8:	beq	1ad6c <fputs@plt+0x9bd4>
   1a9fc:	mov	lr, #1
   1aa00:	mov	r0, lr
   1aa04:	b	1ad24 <fputs@plt+0x9b8c>
   1aa08:	ldrb	r0, [r3, #1]
   1aa0c:	ldr	r2, [pc, #2052]	; 1b218 <fputs@plt+0xa080>
   1aa10:	add	r2, r2, r0
   1aa14:	ldrb	r2, [r2, #320]	; 0x140
   1aa18:	tst	r2, #1
   1aa1c:	moveq	r0, #1
   1aa20:	beq	1aa48 <fputs@plt+0x98b0>
   1aa24:	add	r3, r3, #1
   1aa28:	mov	r0, #1
   1aa2c:	ldr	ip, [pc, #2020]	; 1b218 <fputs@plt+0xa080>
   1aa30:	add	r0, r0, #1
   1aa34:	ldrb	r2, [r3, #1]!
   1aa38:	add	r2, ip, r2
   1aa3c:	ldrb	r2, [r2, #320]	; 0x140
   1aa40:	tst	r2, #1
   1aa44:	bne	1aa30 <fputs@plt+0x9898>
   1aa48:	mov	r3, #160	; 0xa0
   1aa4c:	str	r3, [r1]
   1aa50:	pop	{r4, r5, r6, pc}
   1aa54:	ldrb	r2, [r3, #1]
   1aa58:	ldr	r0, [pc, #1976]	; 1b218 <fputs@plt+0xa080>
   1aa5c:	add	r0, r0, r2
   1aa60:	ldrb	r0, [r0, #2284]	; 0x8ec
   1aa64:	cmp	r0, #1
   1aa68:	movhi	ip, #1
   1aa6c:	bhi	1aa94 <fputs@plt+0x98fc>
   1aa70:	add	r0, r3, #1
   1aa74:	mov	ip, #1
   1aa78:	ldr	r4, [pc, #1944]	; 1b218 <fputs@plt+0xa080>
   1aa7c:	add	ip, ip, #1
   1aa80:	ldrb	r2, [r0, #1]!
   1aa84:	add	lr, r4, r2
   1aa88:	ldrb	lr, [lr, #2284]	; 0x8ec
   1aa8c:	cmp	lr, #1
   1aa90:	bls	1aa7c <fputs@plt+0x98e4>
   1aa94:	ldr	r0, [pc, #1916]	; 1b218 <fputs@plt+0xa080>
   1aa98:	add	r2, r0, r2
   1aa9c:	ldrb	r2, [r2, #320]	; 0x140
   1aaa0:	tst	r2, #70	; 0x46
   1aaa4:	addne	r0, ip, #1
   1aaa8:	bne	1b0e4 <fputs@plt+0x9f4c>
   1aaac:	mov	r2, r1
   1aab0:	mov	r0, r3
   1aab4:	mov	r3, #27
   1aab8:	str	r3, [r1]
   1aabc:	mov	r1, ip
   1aac0:	bl	1a66c <fputs@plt+0x94d4>
   1aac4:	pop	{r4, r5, r6, pc}
   1aac8:	ldrb	r2, [r3, #1]
   1aacc:	cmp	r2, #45	; 0x2d
   1aad0:	beq	1aae4 <fputs@plt+0x994c>
   1aad4:	mov	r3, #90	; 0x5a
   1aad8:	str	r3, [r1]
   1aadc:	mov	r0, #1
   1aae0:	pop	{r4, r5, r6, pc}
   1aae4:	ldrb	r2, [r3, #2]
   1aae8:	cmp	r2, #10
   1aaec:	cmpne	r2, #0
   1aaf0:	beq	1ab1c <fputs@plt+0x9984>
   1aaf4:	add	r3, r3, #2
   1aaf8:	mov	r0, #2
   1aafc:	add	r0, r0, #1
   1ab00:	ldrb	r2, [r3, #1]!
   1ab04:	cmp	r2, #0
   1ab08:	cmpne	r2, #10
   1ab0c:	bne	1aafc <fputs@plt+0x9964>
   1ab10:	mov	r3, #160	; 0xa0
   1ab14:	str	r3, [r1]
   1ab18:	pop	{r4, r5, r6, pc}
   1ab1c:	mov	r0, #2
   1ab20:	b	1ab10 <fputs@plt+0x9978>
   1ab24:	mov	r3, #22
   1ab28:	str	r3, [r1]
   1ab2c:	mov	r0, #1
   1ab30:	pop	{r4, r5, r6, pc}
   1ab34:	mov	r3, #23
   1ab38:	str	r3, [r1]
   1ab3c:	mov	r0, #1
   1ab40:	pop	{r4, r5, r6, pc}
   1ab44:	mov	r0, #1
   1ab48:	str	r0, [r1]
   1ab4c:	pop	{r4, r5, r6, pc}
   1ab50:	mov	r3, #89	; 0x59
   1ab54:	str	r3, [r1]
   1ab58:	mov	r0, #1
   1ab5c:	pop	{r4, r5, r6, pc}
   1ab60:	mov	r3, #91	; 0x5b
   1ab64:	str	r3, [r1]
   1ab68:	mov	r0, #1
   1ab6c:	pop	{r4, r5, r6, pc}
   1ab70:	ldrb	r2, [r3, #1]
   1ab74:	cmp	r2, #42	; 0x2a
   1ab78:	beq	1ab8c <fputs@plt+0x99f4>
   1ab7c:	mov	r3, #92	; 0x5c
   1ab80:	str	r3, [r1]
   1ab84:	mov	r0, #1
   1ab88:	pop	{r4, r5, r6, pc}
   1ab8c:	ldrb	r2, [r3, #2]
   1ab90:	cmp	r2, #0
   1ab94:	addne	r3, r3, #3
   1ab98:	movne	r0, #3
   1ab9c:	bne	1abb4 <fputs@plt+0x9a1c>
   1aba0:	b	1ab7c <fputs@plt+0x99e4>
   1aba4:	ldrb	r2, [r3], #1
   1aba8:	cmp	r2, #0
   1abac:	beq	1abcc <fputs@plt+0x9a34>
   1abb0:	add	r0, r0, #1
   1abb4:	cmp	r2, #42	; 0x2a
   1abb8:	bne	1aba4 <fputs@plt+0x9a0c>
   1abbc:	ldrb	r2, [r3]
   1abc0:	cmp	r2, #47	; 0x2f
   1abc4:	bne	1aba4 <fputs@plt+0x9a0c>
   1abc8:	add	r0, r0, #1
   1abcc:	mov	r3, #160	; 0xa0
   1abd0:	str	r3, [r1]
   1abd4:	pop	{r4, r5, r6, pc}
   1abd8:	mov	r3, #93	; 0x5d
   1abdc:	str	r3, [r1]
   1abe0:	mov	r0, #1
   1abe4:	pop	{r4, r5, r6, pc}
   1abe8:	mov	r2, #79	; 0x4f
   1abec:	str	r2, [r1]
   1abf0:	ldrb	r0, [r3, #1]
   1abf4:	cmp	r0, #61	; 0x3d
   1abf8:	moveq	r0, #2
   1abfc:	movne	r0, #1
   1ac00:	pop	{r4, r5, r6, pc}
   1ac04:	ldrb	r3, [r3, #1]
   1ac08:	cmp	r3, #61	; 0x3d
   1ac0c:	beq	1ac38 <fputs@plt+0x9aa0>
   1ac10:	cmp	r3, #62	; 0x3e
   1ac14:	beq	1ac48 <fputs@plt+0x9ab0>
   1ac18:	cmp	r3, #60	; 0x3c
   1ac1c:	moveq	r3, #87	; 0x57
   1ac20:	streq	r3, [r1]
   1ac24:	moveq	r0, #2
   1ac28:	movne	r3, #82	; 0x52
   1ac2c:	strne	r3, [r1]
   1ac30:	movne	r0, #1
   1ac34:	pop	{r4, r5, r6, pc}
   1ac38:	mov	r3, #81	; 0x51
   1ac3c:	str	r3, [r1]
   1ac40:	mov	r0, #2
   1ac44:	pop	{r4, r5, r6, pc}
   1ac48:	mov	r3, #78	; 0x4e
   1ac4c:	str	r3, [r1]
   1ac50:	mov	r0, #2
   1ac54:	pop	{r4, r5, r6, pc}
   1ac58:	ldrb	r3, [r3, #1]
   1ac5c:	cmp	r3, #61	; 0x3d
   1ac60:	beq	1ac84 <fputs@plt+0x9aec>
   1ac64:	cmp	r3, #62	; 0x3e
   1ac68:	moveq	r3, #88	; 0x58
   1ac6c:	streq	r3, [r1]
   1ac70:	moveq	r0, #2
   1ac74:	movne	r3, #80	; 0x50
   1ac78:	strne	r3, [r1]
   1ac7c:	movne	r0, #1
   1ac80:	pop	{r4, r5, r6, pc}
   1ac84:	mov	r3, #83	; 0x53
   1ac88:	str	r3, [r1]
   1ac8c:	mov	r0, #2
   1ac90:	pop	{r4, r5, r6, pc}
   1ac94:	ldrb	r3, [r3, #1]
   1ac98:	cmp	r3, #61	; 0x3d
   1ac9c:	movne	r3, #161	; 0xa1
   1aca0:	strne	r3, [r1]
   1aca4:	movne	r0, #1
   1aca8:	moveq	r3, #78	; 0x4e
   1acac:	streq	r3, [r1]
   1acb0:	moveq	r0, #2
   1acb4:	pop	{r4, r5, r6, pc}
   1acb8:	ldrb	r3, [r3, #1]
   1acbc:	cmp	r3, #124	; 0x7c
   1acc0:	movne	r3, #86	; 0x56
   1acc4:	strne	r3, [r1]
   1acc8:	movne	r0, #1
   1accc:	moveq	r3, #94	; 0x5e
   1acd0:	streq	r3, [r1]
   1acd4:	moveq	r0, #2
   1acd8:	pop	{r4, r5, r6, pc}
   1acdc:	mov	r3, #26
   1ace0:	str	r3, [r1]
   1ace4:	mov	r0, #1
   1ace8:	pop	{r4, r5, r6, pc}
   1acec:	mov	r3, #85	; 0x55
   1acf0:	str	r3, [r1]
   1acf4:	mov	r0, #1
   1acf8:	pop	{r4, r5, r6, pc}
   1acfc:	mov	r3, #96	; 0x60
   1ad00:	str	r3, [r1]
   1ad04:	mov	r0, #1
   1ad08:	pop	{r4, r5, r6, pc}
   1ad0c:	add	r0, r0, #1
   1ad10:	add	r0, r0, #1
   1ad14:	mov	lr, r0
   1ad18:	ldrb	r2, [r3, r0]
   1ad1c:	cmp	r2, #0
   1ad20:	beq	1ad6c <fputs@plt+0x9bd4>
   1ad24:	cmp	ip, r2
   1ad28:	bne	1ad10 <fputs@plt+0x9b78>
   1ad2c:	add	lr, r3, lr
   1ad30:	ldrb	lr, [lr, #1]
   1ad34:	cmp	lr, r2
   1ad38:	beq	1ad0c <fputs@plt+0x9b74>
   1ad3c:	cmp	r2, #39	; 0x27
   1ad40:	beq	1ad5c <fputs@plt+0x9bc4>
   1ad44:	cmp	r2, #0
   1ad48:	beq	1ad6c <fputs@plt+0x9bd4>
   1ad4c:	mov	r3, #27
   1ad50:	str	r3, [r1]
   1ad54:	add	r0, r0, #1
   1ad58:	pop	{r4, r5, r6, pc}
   1ad5c:	mov	r3, #97	; 0x61
   1ad60:	str	r3, [r1]
   1ad64:	add	r0, r0, #1
   1ad68:	pop	{r4, r5, r6, pc}
   1ad6c:	mov	r3, #161	; 0xa1
   1ad70:	str	r3, [r1]
   1ad74:	pop	{r4, r5, r6, pc}
   1ad78:	ldrb	r0, [r3, #1]
   1ad7c:	ldr	r2, [pc, #1172]	; 1b218 <fputs@plt+0xa080>
   1ad80:	add	r2, r2, r0
   1ad84:	ldrb	r2, [r2, #320]	; 0x140
   1ad88:	tst	r2, #4
   1ad8c:	beq	1aecc <fputs@plt+0x9d34>
   1ad90:	mov	r2, #132	; 0x84
   1ad94:	str	r2, [r1]
   1ad98:	ldrb	r2, [r3]
   1ad9c:	cmp	r2, #48	; 0x30
   1ada0:	beq	1aedc <fputs@plt+0x9d44>
   1ada4:	ldr	r0, [pc, #1132]	; 1b218 <fputs@plt+0xa080>
   1ada8:	add	r0, r0, r2
   1adac:	ldrb	r0, [r0, #320]	; 0x140
   1adb0:	tst	r0, #4
   1adb4:	moveq	r0, #0
   1adb8:	beq	1ade0 <fputs@plt+0x9c48>
   1adbc:	mov	ip, r3
   1adc0:	mov	r0, #0
   1adc4:	ldr	r4, [pc, #1100]	; 1b218 <fputs@plt+0xa080>
   1adc8:	add	r0, r0, #1
   1adcc:	ldrb	r2, [ip, #1]!
   1add0:	add	lr, r4, r2
   1add4:	ldrb	lr, [lr, #320]	; 0x140
   1add8:	tst	lr, #4
   1addc:	bne	1adc8 <fputs@plt+0x9c30>
   1ade0:	cmp	r2, #46	; 0x2e
   1ade4:	beq	1af44 <fputs@plt+0x9dac>
   1ade8:	mov	r2, r0
   1adec:	ldrb	ip, [r3, r0]
   1adf0:	and	ip, ip, #223	; 0xdf
   1adf4:	cmp	ip, #69	; 0x45
   1adf8:	bne	1ae88 <fputs@plt+0x9cf0>
   1adfc:	add	ip, r3, r0
   1ae00:	ldrb	lr, [ip, #1]
   1ae04:	ldr	ip, [pc, #1036]	; 1b218 <fputs@plt+0xa080>
   1ae08:	add	ip, ip, lr
   1ae0c:	ldrb	ip, [ip, #320]	; 0x140
   1ae10:	tst	ip, #4
   1ae14:	bne	1ae40 <fputs@plt+0x9ca8>
   1ae18:	sub	lr, lr, #43	; 0x2b
   1ae1c:	tst	lr, #253	; 0xfd
   1ae20:	bne	1ae88 <fputs@plt+0x9cf0>
   1ae24:	add	ip, r3, r0
   1ae28:	ldrb	lr, [ip, #2]
   1ae2c:	ldr	ip, [pc, #996]	; 1b218 <fputs@plt+0xa080>
   1ae30:	add	ip, ip, lr
   1ae34:	ldrb	ip, [ip, #320]	; 0x140
   1ae38:	tst	ip, #4
   1ae3c:	beq	1ae88 <fputs@plt+0x9cf0>
   1ae40:	add	r0, r0, #2
   1ae44:	ldrb	lr, [r3, r0]
   1ae48:	ldr	ip, [pc, #968]	; 1b218 <fputs@plt+0xa080>
   1ae4c:	add	ip, ip, lr
   1ae50:	ldrb	ip, [ip, #320]	; 0x140
   1ae54:	tst	ip, #4
   1ae58:	beq	1ae80 <fputs@plt+0x9ce8>
   1ae5c:	add	r2, r2, #2
   1ae60:	add	ip, r3, r2
   1ae64:	ldr	lr, [pc, #940]	; 1b218 <fputs@plt+0xa080>
   1ae68:	add	r0, r0, #1
   1ae6c:	ldrb	r2, [ip, #1]!
   1ae70:	add	r2, lr, r2
   1ae74:	ldrb	r2, [r2, #320]	; 0x140
   1ae78:	tst	r2, #4
   1ae7c:	bne	1ae68 <fputs@plt+0x9cd0>
   1ae80:	mov	r2, #133	; 0x85
   1ae84:	str	r2, [r1]
   1ae88:	add	r2, r3, r0
   1ae8c:	ldrb	ip, [r3, r0]
   1ae90:	ldr	r3, [pc, #896]	; 1b218 <fputs@plt+0xa080>
   1ae94:	add	r3, r3, ip
   1ae98:	ldrb	r3, [r3, #320]	; 0x140
   1ae9c:	tst	r3, #70	; 0x46
   1aea0:	popeq	{r4, r5, r6, pc}
   1aea4:	mov	lr, #161	; 0xa1
   1aea8:	ldr	ip, [pc, #872]	; 1b218 <fputs@plt+0xa080>
   1aeac:	str	lr, [r1]
   1aeb0:	add	r0, r0, #1
   1aeb4:	ldrb	r3, [r2, #1]!
   1aeb8:	add	r3, ip, r3
   1aebc:	ldrb	r3, [r3, #320]	; 0x140
   1aec0:	tst	r3, #70	; 0x46
   1aec4:	bne	1aeac <fputs@plt+0x9d14>
   1aec8:	pop	{r4, r5, r6, pc}
   1aecc:	mov	r3, #122	; 0x7a
   1aed0:	str	r3, [r1]
   1aed4:	mov	r0, #1
   1aed8:	pop	{r4, r5, r6, pc}
   1aedc:	ldrb	r2, [r3, #1]
   1aee0:	and	r2, r2, #223	; 0xdf
   1aee4:	cmp	r2, #88	; 0x58
   1aee8:	bne	1adbc <fputs@plt+0x9c24>
   1aeec:	ldrb	r0, [r3, #2]
   1aef0:	ldr	r2, [pc, #800]	; 1b218 <fputs@plt+0xa080>
   1aef4:	add	r2, r2, r0
   1aef8:	ldrb	r2, [r2, #320]	; 0x140
   1aefc:	tst	r2, #8
   1af00:	beq	1adbc <fputs@plt+0x9c24>
   1af04:	ldrb	r1, [r3, #3]
   1af08:	ldr	r2, [pc, #776]	; 1b218 <fputs@plt+0xa080>
   1af0c:	add	r2, r2, r1
   1af10:	ldrb	r2, [r2, #320]	; 0x140
   1af14:	tst	r2, #8
   1af18:	beq	1b1e4 <fputs@plt+0xa04c>
   1af1c:	add	r3, r3, #3
   1af20:	mov	r0, #3
   1af24:	ldr	r1, [pc, #748]	; 1b218 <fputs@plt+0xa080>
   1af28:	add	r0, r0, #1
   1af2c:	ldrb	r2, [r3, #1]!
   1af30:	add	r2, r1, r2
   1af34:	ldrb	r2, [r2, #320]	; 0x140
   1af38:	tst	r2, #8
   1af3c:	bne	1af28 <fputs@plt+0x9d90>
   1af40:	pop	{r4, r5, r6, pc}
   1af44:	add	lr, r0, #1
   1af48:	ldrb	ip, [r3, lr]
   1af4c:	ldr	r2, [pc, #708]	; 1b218 <fputs@plt+0xa080>
   1af50:	add	r2, r2, ip
   1af54:	ldrb	r2, [r2, #320]	; 0x140
   1af58:	tst	r2, #4
   1af5c:	beq	1af90 <fputs@plt+0x9df8>
   1af60:	mov	r0, lr
   1af64:	add	ip, r3, lr
   1af68:	ldr	lr, [pc, #680]	; 1b218 <fputs@plt+0xa080>
   1af6c:	add	r0, r0, #1
   1af70:	ldrb	r2, [ip, #1]!
   1af74:	add	r2, lr, r2
   1af78:	ldrb	r2, [r2, #320]	; 0x140
   1af7c:	tst	r2, #4
   1af80:	bne	1af6c <fputs@plt+0x9dd4>
   1af84:	mov	r2, #133	; 0x85
   1af88:	str	r2, [r1]
   1af8c:	b	1ade8 <fputs@plt+0x9c50>
   1af90:	mov	r0, lr
   1af94:	b	1af84 <fputs@plt+0x9dec>
   1af98:	mov	r2, #135	; 0x87
   1af9c:	str	r2, [r1]
   1afa0:	ldrb	r1, [r3, #1]
   1afa4:	ldr	r2, [pc, #620]	; 1b218 <fputs@plt+0xa080>
   1afa8:	add	r2, r2, r1
   1afac:	ldrb	r2, [r2, #320]	; 0x140
   1afb0:	tst	r2, #4
   1afb4:	beq	1b1ec <fputs@plt+0xa054>
   1afb8:	add	r3, r3, #1
   1afbc:	mov	r0, #1
   1afc0:	ldr	r1, [pc, #592]	; 1b218 <fputs@plt+0xa080>
   1afc4:	add	r0, r0, #1
   1afc8:	ldrb	r2, [r3, #1]!
   1afcc:	add	r2, r1, r2
   1afd0:	ldrb	r2, [r2, #320]	; 0x140
   1afd4:	tst	r2, #4
   1afd8:	bne	1afc4 <fputs@plt+0x9e2c>
   1afdc:	pop	{r4, r5, r6, pc}
   1afe0:	mov	r2, #135	; 0x87
   1afe4:	str	r2, [r1]
   1afe8:	ldrb	ip, [r3, #1]
   1afec:	cmp	ip, #0
   1aff0:	beq	1b0d8 <fputs@plt+0x9f40>
   1aff4:	mov	r2, #1
   1aff8:	mov	r4, #0
   1affc:	mov	r0, r2
   1b000:	ldr	r5, [pc, #528]	; 1b218 <fputs@plt+0xa080>
   1b004:	b	1b088 <fputs@plt+0x9ef0>
   1b008:	add	r3, r3, r0
   1b00c:	ldr	r5, [pc, #516]	; 1b218 <fputs@plt+0xa080>
   1b010:	b	1b018 <fputs@plt+0x9e80>
   1b014:	mov	r0, lr
   1b018:	add	lr, r0, #1
   1b01c:	ldrb	ip, [r3, #1]!
   1b020:	cmp	ip, #0
   1b024:	beq	1b054 <fputs@plt+0x9ebc>
   1b028:	add	r2, r5, ip
   1b02c:	ldrb	r2, [r2, #320]	; 0x140
   1b030:	eor	r2, r2, #1
   1b034:	cmp	ip, #41	; 0x29
   1b038:	moveq	r2, #0
   1b03c:	andne	r2, r2, #1
   1b040:	cmp	r2, #0
   1b044:	bne	1b014 <fputs@plt+0x9e7c>
   1b048:	cmp	ip, #41	; 0x29
   1b04c:	addeq	r0, r0, #2
   1b050:	beq	1b060 <fputs@plt+0x9ec8>
   1b054:	mov	r3, #161	; 0xa1
   1b058:	str	r3, [r1]
   1b05c:	mov	r0, lr
   1b060:	cmp	r4, #0
   1b064:	popne	{r4, r5, r6, pc}
   1b068:	mov	r3, #161	; 0xa1
   1b06c:	str	r3, [r1]
   1b070:	pop	{r4, r5, r6, pc}
   1b074:	add	r0, r0, #1
   1b078:	mov	r2, r0
   1b07c:	ldrb	ip, [r3, r0]
   1b080:	cmp	ip, #0
   1b084:	beq	1b060 <fputs@plt+0x9ec8>
   1b088:	add	lr, r5, ip
   1b08c:	ldrb	lr, [lr, #320]	; 0x140
   1b090:	tst	lr, #70	; 0x46
   1b094:	addne	r4, r4, #1
   1b098:	bne	1b074 <fputs@plt+0x9edc>
   1b09c:	cmp	ip, #40	; 0x28
   1b0a0:	movne	lr, #0
   1b0a4:	moveq	lr, #1
   1b0a8:	cmp	r4, #0
   1b0ac:	movle	lr, #0
   1b0b0:	cmp	lr, #0
   1b0b4:	bne	1b008 <fputs@plt+0x9e70>
   1b0b8:	cmp	ip, #58	; 0x3a
   1b0bc:	bne	1b060 <fputs@plt+0x9ec8>
   1b0c0:	add	r2, r3, r2
   1b0c4:	ldrb	r2, [r2, #1]
   1b0c8:	cmp	r2, #58	; 0x3a
   1b0cc:	bne	1b060 <fputs@plt+0x9ec8>
   1b0d0:	add	r0, r0, #1
   1b0d4:	b	1b074 <fputs@plt+0x9edc>
   1b0d8:	mov	r0, #1
   1b0dc:	b	1b068 <fputs@plt+0x9ed0>
   1b0e0:	mov	r0, #1
   1b0e4:	add	r2, r3, r0
   1b0e8:	ldrb	ip, [r3, r0]
   1b0ec:	ldr	r3, [pc, #292]	; 1b218 <fputs@plt+0xa080>
   1b0f0:	add	r3, r3, ip
   1b0f4:	ldrb	r3, [r3, #320]	; 0x140
   1b0f8:	tst	r3, #70	; 0x46
   1b0fc:	ldrne	ip, [pc, #276]	; 1b218 <fputs@plt+0xa080>
   1b100:	beq	1b11c <fputs@plt+0x9f84>
   1b104:	add	r0, r0, #1
   1b108:	ldrb	r3, [r2, #1]!
   1b10c:	add	r3, ip, r3
   1b110:	ldrb	r3, [r3, #320]	; 0x140
   1b114:	tst	r3, #70	; 0x46
   1b118:	bne	1b104 <fputs@plt+0x9f6c>
   1b11c:	mov	r3, #27
   1b120:	str	r3, [r1]
   1b124:	pop	{r4, r5, r6, pc}
   1b128:	ldrb	r2, [r3, #1]
   1b12c:	cmp	r2, #39	; 0x27
   1b130:	movne	r0, #1
   1b134:	bne	1b0e4 <fputs@plt+0x9f4c>
   1b138:	mov	r2, #134	; 0x86
   1b13c:	str	r2, [r1]
   1b140:	ldrb	r0, [r3, #2]
   1b144:	ldr	r2, [pc, #204]	; 1b218 <fputs@plt+0xa080>
   1b148:	add	r2, r2, r0
   1b14c:	ldrb	r2, [r2, #320]	; 0x140
   1b150:	tst	r2, #8
   1b154:	beq	1b204 <fputs@plt+0xa06c>
   1b158:	add	ip, r3, #2
   1b15c:	mov	r0, #2
   1b160:	ldr	r4, [pc, #176]	; 1b218 <fputs@plt+0xa080>
   1b164:	add	r0, r0, #1
   1b168:	mov	r5, r0
   1b16c:	ldrb	r2, [ip, #1]!
   1b170:	add	lr, r4, r2
   1b174:	ldrb	lr, [lr, #320]	; 0x140
   1b178:	tst	lr, #8
   1b17c:	bne	1b164 <fputs@plt+0x9fcc>
   1b180:	cmp	r2, #39	; 0x27
   1b184:	beq	1b1c8 <fputs@plt+0xa030>
   1b188:	mov	r2, #161	; 0xa1
   1b18c:	str	r2, [r1]
   1b190:	add	r1, r3, r0
   1b194:	ldrb	r2, [r3, r0]
   1b198:	cmp	r2, #0
   1b19c:	cmpne	r2, #39	; 0x27
   1b1a0:	beq	1b1b8 <fputs@plt+0xa020>
   1b1a4:	add	r0, r0, #1
   1b1a8:	ldrb	r2, [r1, #1]!
   1b1ac:	cmp	r2, #0
   1b1b0:	cmpne	r2, #39	; 0x27
   1b1b4:	bne	1b1a4 <fputs@plt+0xa00c>
   1b1b8:	ldrb	r3, [r3, r0]
   1b1bc:	cmp	r3, #0
   1b1c0:	addne	r0, r0, #1
   1b1c4:	pop	{r4, r5, r6, pc}
   1b1c8:	tst	r0, #1
   1b1cc:	bne	1b188 <fputs@plt+0x9ff0>
   1b1d0:	b	1b1b8 <fputs@plt+0xa020>
   1b1d4:	mov	r3, #161	; 0xa1
   1b1d8:	str	r3, [r1]
   1b1dc:	mov	r0, #1
   1b1e0:	pop	{r4, r5, r6, pc}
   1b1e4:	mov	r0, #3
   1b1e8:	pop	{r4, r5, r6, pc}
   1b1ec:	mov	r0, #1
   1b1f0:	pop	{r4, r5, r6, pc}
   1b1f4:	mov	r0, #1
   1b1f8:	mov	r3, #27
   1b1fc:	str	r3, [r1]
   1b200:	pop	{r4, r5, r6, pc}
   1b204:	cmp	r0, #39	; 0x27
   1b208:	moveq	r0, #2
   1b20c:	beq	1b1b8 <fputs@plt+0xa020>
   1b210:	mov	r0, #2
   1b214:	b	1b188 <fputs@plt+0x9ff0>
   1b218:			; <UNDEFINED> instruction: 0x000813b0
   1b21c:	ldr	r3, [r0, #4]
   1b220:	cmp	r3, #0
   1b224:	beq	1b230 <fputs@plt+0xa098>
   1b228:	mov	r0, #1
   1b22c:	bx	lr
   1b230:	ldr	ip, [r0, #20]
   1b234:	cmp	ip, #0
   1b238:	ble	1b280 <fputs@plt+0xa0e8>
   1b23c:	ldr	r3, [r0, #16]
   1b240:	mov	r2, #0
   1b244:	b	1b258 <fputs@plt+0xa0c0>
   1b248:	add	r2, r2, #1
   1b24c:	add	r3, r3, #16
   1b250:	cmp	r2, ip
   1b254:	beq	1b278 <fputs@plt+0xa0e0>
   1b258:	ldr	r1, [r3, #4]
   1b25c:	cmp	r1, #0
   1b260:	beq	1b248 <fputs@plt+0xa0b0>
   1b264:	ldr	r1, [r1, #16]
   1b268:	cmp	r1, #0
   1b26c:	beq	1b248 <fputs@plt+0xa0b0>
   1b270:	mov	r0, #1
   1b274:	bx	lr
   1b278:	mov	r0, #0
   1b27c:	bx	lr
   1b280:	mov	r0, #0
   1b284:	bx	lr
   1b288:	cmp	r0, #516	; 0x204
   1b28c:	beq	1b2b8 <fputs@plt+0xa120>
   1b290:	uxtb	r0, r0
   1b294:	cmp	r0, #26
   1b298:	bhi	1b2c0 <fputs@plt+0xa128>
   1b29c:	ldr	r3, [pc, #36]	; 1b2c8 <fputs@plt+0xa130>
   1b2a0:	add	r0, r3, r0, lsl #2
   1b2a4:	ldr	r0, [r0, #2540]	; 0x9ec
   1b2a8:	ldr	r3, [pc, #28]	; 1b2cc <fputs@plt+0xa134>
   1b2ac:	cmp	r0, #0
   1b2b0:	moveq	r0, r3
   1b2b4:	bx	lr
   1b2b8:	ldr	r0, [pc, #16]	; 1b2d0 <fputs@plt+0xa138>
   1b2bc:	bx	lr
   1b2c0:	ldr	r0, [pc, #4]	; 1b2cc <fputs@plt+0xa134>
   1b2c4:	bx	lr
   1b2c8:			; <UNDEFINED> instruction: 0x000813b0
   1b2cc:	andeq	r4, r8, ip, asr #24
   1b2d0:	andeq	r4, r8, r4, lsr ip
   1b2d4:	mov	r3, #1000	; 0x3e8
   1b2d8:	mla	r3, r1, r3, r3
   1b2dc:	ldr	r2, [r0, #428]	; 0x1ac
   1b2e0:	cmp	r2, r3
   1b2e4:	bge	1b2f0 <fputs@plt+0xa158>
   1b2e8:	mov	r0, #0
   1b2ec:	bx	lr
   1b2f0:	push	{r4, lr}
   1b2f4:	ldr	r1, [pc, #12]	; 1b308 <fputs@plt+0xa170>
   1b2f8:	ldr	r0, [r0]
   1b2fc:	bl	13840 <fputs@plt+0x26a8>
   1b300:	mov	r0, #1
   1b304:	pop	{r4, pc}
   1b308:	andeq	r4, pc, r0, asr #4
   1b30c:	push	{r4, lr}
   1b310:	ldr	r4, [r0, #4]
   1b314:	cmn	r4, #380	; 0x17c
   1b318:	beq	1b354 <fputs@plt+0xa1bc>
   1b31c:	ldr	r3, [r4, #380]	; 0x17c
   1b320:	cmp	r3, #0
   1b324:	beq	1b35c <fputs@plt+0xa1c4>
   1b328:	ldr	r1, [r4, #388]	; 0x184
   1b32c:	cmp	r1, #0
   1b330:	blt	1b364 <fputs@plt+0xa1cc>
   1b334:	ldr	r0, [r4, #384]	; 0x180
   1b338:	blx	r3
   1b33c:	cmp	r0, #0
   1b340:	mvneq	r3, #0
   1b344:	ldrne	r3, [r4, #388]	; 0x184
   1b348:	addne	r3, r3, #1
   1b34c:	str	r3, [r4, #388]	; 0x184
   1b350:	pop	{r4, pc}
   1b354:	mov	r0, #0
   1b358:	pop	{r4, pc}
   1b35c:	mov	r0, #0
   1b360:	pop	{r4, pc}
   1b364:	mov	r0, #0
   1b368:	pop	{r4, pc}
   1b36c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b370:	ldr	r8, [r0, #20]
   1b374:	cmp	r8, #0
   1b378:	ble	1b3d8 <fputs@plt+0xa240>
   1b37c:	mov	r7, r1
   1b380:	ldr	r9, [r0, #16]
   1b384:	mov	r5, r9
   1b388:	mov	r4, #0
   1b38c:	b	1b3a0 <fputs@plt+0xa208>
   1b390:	add	r4, r4, #1
   1b394:	add	r5, r5, #16
   1b398:	cmp	r4, r8
   1b39c:	beq	1b3cc <fputs@plt+0xa234>
   1b3a0:	ldr	r6, [r5, #4]
   1b3a4:	cmp	r6, #0
   1b3a8:	beq	1b390 <fputs@plt+0xa1f8>
   1b3ac:	cmp	r7, #0
   1b3b0:	beq	1b3d0 <fputs@plt+0xa238>
   1b3b4:	ldr	r1, [r9, r4, lsl #4]
   1b3b8:	mov	r0, r7
   1b3bc:	bl	13ec8 <fputs@plt+0x2d30>
   1b3c0:	cmp	r0, #0
   1b3c4:	bne	1b390 <fputs@plt+0xa1f8>
   1b3c8:	b	1b3d0 <fputs@plt+0xa238>
   1b3cc:	mov	r6, #0
   1b3d0:	mov	r0, r6
   1b3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b3d8:	mov	r6, #0
   1b3dc:	b	1b3d0 <fputs@plt+0xa238>
   1b3e0:	cmp	r0, #0
   1b3e4:	beq	1b3f8 <fputs@plt+0xa260>
   1b3e8:	push	{r4, lr}
   1b3ec:	bl	10fdc <strlen@plt>
   1b3f0:	bic	r0, r0, #-1073741824	; 0xc0000000
   1b3f4:	pop	{r4, pc}
   1b3f8:	mov	r0, #0
   1b3fc:	bx	lr
   1b400:	push	{r4, lr}
   1b404:	tst	r1, #1
   1b408:	moveq	r4, #48	; 0x30
   1b40c:	beq	1b420 <fputs@plt+0xa288>
   1b410:	ldr	r3, [r0, #12]
   1b414:	cmp	r3, #0
   1b418:	ldrne	r4, [pc, #76]	; 1b46c <fputs@plt+0xa2d4>
   1b41c:	beq	1b454 <fputs@plt+0xa2bc>
   1b420:	and	r4, r4, #60	; 0x3c
   1b424:	ldr	r3, [r0, #4]
   1b428:	tst	r3, #1024	; 0x400
   1b42c:	bne	1b448 <fputs@plt+0xa2b0>
   1b430:	ldr	r0, [r0, #8]
   1b434:	cmp	r0, #0
   1b438:	beq	1b448 <fputs@plt+0xa2b0>
   1b43c:	bl	1b3e0 <fputs@plt+0xa248>
   1b440:	add	r0, r0, #1
   1b444:	add	r4, r4, r0
   1b448:	add	r0, r4, #7
   1b44c:	bic	r0, r0, #7
   1b450:	pop	{r4, pc}
   1b454:	ldr	r2, [r0, #20]
   1b458:	ldr	r3, [pc, #16]	; 1b470 <fputs@plt+0xa2d8>
   1b45c:	ldr	r4, [pc, #8]	; 1b46c <fputs@plt+0xa2d4>
   1b460:	cmp	r2, #0
   1b464:	moveq	r4, r3
   1b468:	b	1b420 <fputs@plt+0xa288>
   1b46c:	andeq	r2, r0, ip, lsl r0
   1b470:	andeq	r4, r0, ip
   1b474:	push	{r4, r5, r6, r7, r8, lr}
   1b478:	subs	r5, r0, #0
   1b47c:	beq	1b4c8 <fputs@plt+0xa330>
   1b480:	mov	r4, r1
   1b484:	mov	r0, r5
   1b488:	bl	1b400 <fputs@plt+0xa268>
   1b48c:	mov	r6, r0
   1b490:	tst	r4, #1
   1b494:	bne	1b4a0 <fputs@plt+0xa308>
   1b498:	mov	r0, r6
   1b49c:	pop	{r4, r5, r6, r7, r8, pc}
   1b4a0:	mov	r1, r4
   1b4a4:	ldr	r0, [r5, #12]
   1b4a8:	bl	1b474 <fputs@plt+0xa2dc>
   1b4ac:	mov	r7, r0
   1b4b0:	mov	r1, r4
   1b4b4:	ldr	r0, [r5, #16]
   1b4b8:	bl	1b474 <fputs@plt+0xa2dc>
   1b4bc:	add	r0, r7, r0
   1b4c0:	add	r6, r6, r0
   1b4c4:	b	1b498 <fputs@plt+0xa300>
   1b4c8:	mov	r6, #0
   1b4cc:	b	1b498 <fputs@plt+0xa300>
   1b4d0:	cmp	r1, #0
   1b4d4:	bxle	lr
   1b4d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b4dc:	sub	sp, sp, #12
   1b4e0:	str	r1, [sp, #4]
   1b4e4:	mov	r7, r0
   1b4e8:	mov	r9, #0
   1b4ec:	ldr	fp, [pc, #192]	; 1b5b4 <fputs@plt+0xa41c>
   1b4f0:	ldr	sl, [pc, #192]	; 1b5b8 <fputs@plt+0xa420>
   1b4f4:	b	1b520 <fputs@plt+0xa388>
   1b4f8:	cmp	r4, #0
   1b4fc:	beq	1b590 <fputs@plt+0xa3f8>
   1b500:	ldr	r3, [r4, #8]
   1b504:	str	r3, [r8, #8]
   1b508:	str	r8, [r4, #8]
   1b50c:	add	r9, r9, #1
   1b510:	add	r7, r7, #28
   1b514:	ldr	r3, [sp, #4]
   1b518:	cmp	r3, r9
   1b51c:	beq	1b5ac <fputs@plt+0xa414>
   1b520:	mov	r8, r7
   1b524:	ldr	r5, [r7, #20]
   1b528:	mov	r0, r5
   1b52c:	bl	1b3e0 <fputs@plt+0xa248>
   1b530:	ldrb	r3, [r5]
   1b534:	add	r3, fp, r3
   1b538:	ldrb	r3, [r3, #64]	; 0x40
   1b53c:	add	r0, r3, r0
   1b540:	ldr	r3, [pc, #116]	; 1b5bc <fputs@plt+0xa424>
   1b544:	smull	r3, r6, r3, r0
   1b548:	add	r3, r6, r0
   1b54c:	asr	r6, r0, #31
   1b550:	rsb	r6, r6, r3, asr #4
   1b554:	add	r3, r6, r6, lsl #1
   1b558:	rsb	r6, r6, r3, lsl #3
   1b55c:	sub	r6, r0, r6
   1b560:	add	r3, sl, r6, lsl #2
   1b564:	ldr	r4, [r3, #148]	; 0x94
   1b568:	cmp	r4, #0
   1b56c:	beq	1b590 <fputs@plt+0xa3f8>
   1b570:	mov	r1, r5
   1b574:	ldr	r0, [r4, #20]
   1b578:	bl	13ec8 <fputs@plt+0x2d30>
   1b57c:	cmp	r0, #0
   1b580:	beq	1b4f8 <fputs@plt+0xa360>
   1b584:	ldr	r4, [r4, #24]
   1b588:	cmp	r4, #0
   1b58c:	bne	1b570 <fputs@plt+0xa3d8>
   1b590:	mov	r3, #0
   1b594:	str	r3, [r8, #8]
   1b598:	add	r6, sl, r6, lsl #2
   1b59c:	ldr	r3, [r6, #148]	; 0x94
   1b5a0:	str	r3, [r8, #24]
   1b5a4:	str	r8, [r6, #148]	; 0x94
   1b5a8:	b	1b50c <fputs@plt+0xa374>
   1b5ac:	add	sp, sp, #12
   1b5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b5b4:			; <UNDEFINED> instruction: 0x000813b0
   1b5b8:	ldrdeq	lr, [r9], -r8
   1b5bc:	andslt	r4, r6, #-1879048180	; 0x9000000c
   1b5c0:	ldrb	r3, [r0, #15]
   1b5c4:	tst	r3, #4
   1b5c8:	beq	1b5e8 <fputs@plt+0xa450>
   1b5cc:	push	{r4, lr}
   1b5d0:	ldr	r4, [r0]
   1b5d4:	mov	r0, r4
   1b5d8:	bl	10fdc <strlen@plt>
   1b5dc:	add	r0, r0, #1
   1b5e0:	add	r0, r4, r0
   1b5e4:	pop	{r4, pc}
   1b5e8:	mov	r0, r1
   1b5ec:	bx	lr
   1b5f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b5f4:	sub	sp, sp, #40	; 0x28
   1b5f8:	mov	r6, r2
   1b5fc:	mov	r3, #1
   1b600:	strb	r3, [sp, #39]	; 0x27
   1b604:	ldrb	r3, [r1]
   1b608:	cmp	r3, #152	; 0x98
   1b60c:	beq	1b638 <fputs@plt+0xa4a0>
   1b610:	cmp	r3, #154	; 0x9a
   1b614:	beq	1b638 <fputs@plt+0xa4a0>
   1b618:	cmp	r3, #119	; 0x77
   1b61c:	movne	r0, #0
   1b620:	beq	1b6f0 <fputs@plt+0xa558>
   1b624:	cmp	r6, #0
   1b628:	ldrbne	r3, [sp, #39]	; 0x27
   1b62c:	strbne	r3, [r6]
   1b630:	add	sp, sp, #40	; 0x28
   1b634:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b638:	ldrsh	r8, [r1, #32]
   1b63c:	mov	r9, r8
   1b640:	mov	sl, #0
   1b644:	mov	r7, sl
   1b648:	b	1b748 <fputs@plt+0xa5b0>
   1b64c:	cmp	r7, #0
   1b650:	beq	1b724 <fputs@plt+0xa58c>
   1b654:	cmp	sl, #0
   1b658:	beq	1b6a8 <fputs@plt+0xa510>
   1b65c:	cmp	r8, #0
   1b660:	blt	1b72c <fputs@plt+0xa594>
   1b664:	ldr	r3, [sl]
   1b668:	ldr	r2, [r3]
   1b66c:	cmp	r8, r2
   1b670:	movge	r0, #0
   1b674:	bge	1b624 <fputs@plt+0xa48c>
   1b678:	ldr	r3, [r3, #4]
   1b67c:	add	r8, r8, r8, lsl #2
   1b680:	ldr	r1, [r3, r8, lsl #2]
   1b684:	ldr	r3, [sl, #28]
   1b688:	str	r3, [sp, #8]
   1b68c:	str	r0, [sp, #20]
   1b690:	ldr	r3, [r0]
   1b694:	str	r3, [sp, #4]
   1b698:	add	r2, sp, #39	; 0x27
   1b69c:	add	r0, sp, #4
   1b6a0:	bl	1b5f0 <fputs@plt+0xa458>
   1b6a4:	b	1b624 <fputs@plt+0xa48c>
   1b6a8:	ldr	r3, [r7, #64]	; 0x40
   1b6ac:	cmp	r3, #0
   1b6b0:	beq	1b734 <fputs@plt+0xa59c>
   1b6b4:	cmp	r8, #0
   1b6b8:	blt	1b6dc <fputs@plt+0xa544>
   1b6bc:	ldr	r3, [r7, #4]
   1b6c0:	add	r9, r3, r9, lsl #4
   1b6c4:	mov	r1, #0
   1b6c8:	mov	r0, r9
   1b6cc:	bl	1b5c0 <fputs@plt+0xa428>
   1b6d0:	ldrb	r3, [r9, #14]
   1b6d4:	strb	r3, [sp, #39]	; 0x27
   1b6d8:	b	1b624 <fputs@plt+0xa48c>
   1b6dc:	ldrsh	r9, [r7, #32]
   1b6e0:	cmp	r9, #0
   1b6e4:	ldrlt	r0, [pc, #208]	; 1b7bc <fputs@plt+0xa624>
   1b6e8:	blt	1b624 <fputs@plt+0xa48c>
   1b6ec:	b	1b6bc <fputs@plt+0xa524>
   1b6f0:	ldr	r3, [r1, #20]
   1b6f4:	ldr	r2, [r3]
   1b6f8:	ldr	r2, [r2, #4]
   1b6fc:	ldr	r1, [r2]
   1b700:	ldr	r3, [r3, #28]
   1b704:	str	r3, [sp, #8]
   1b708:	str	r0, [sp, #20]
   1b70c:	ldr	r3, [r0]
   1b710:	str	r3, [sp, #4]
   1b714:	add	r2, sp, #39	; 0x27
   1b718:	add	r0, sp, #4
   1b71c:	bl	1b5f0 <fputs@plt+0xa458>
   1b720:	b	1b624 <fputs@plt+0xa48c>
   1b724:	mov	r0, #0
   1b728:	b	1b624 <fputs@plt+0xa48c>
   1b72c:	mov	r0, #0
   1b730:	b	1b624 <fputs@plt+0xa48c>
   1b734:	mov	r0, #0
   1b738:	b	1b624 <fputs@plt+0xa48c>
   1b73c:	mov	r3, #0
   1b740:	b	1b7a4 <fputs@plt+0xa60c>
   1b744:	ldr	r0, [r0, #16]
   1b748:	adds	r3, r0, #0
   1b74c:	movne	r3, #1
   1b750:	cmp	r7, #0
   1b754:	movne	r3, #0
   1b758:	cmp	r3, #0
   1b75c:	beq	1b64c <fputs@plt+0xa4b4>
   1b760:	ldr	r5, [r0, #4]
   1b764:	ldr	lr, [r5]
   1b768:	cmp	lr, #0
   1b76c:	ble	1b744 <fputs@plt+0xa5ac>
   1b770:	ldr	r4, [r1, #28]
   1b774:	ldr	r3, [r5, #52]	; 0x34
   1b778:	cmp	r3, r4
   1b77c:	beq	1b73c <fputs@plt+0xa5a4>
   1b780:	mov	r2, r5
   1b784:	mov	r3, #0
   1b788:	add	r3, r3, #1
   1b78c:	cmp	r3, lr
   1b790:	beq	1b744 <fputs@plt+0xa5ac>
   1b794:	add	r2, r2, #72	; 0x48
   1b798:	ldr	ip, [r2, #52]	; 0x34
   1b79c:	cmp	ip, r4
   1b7a0:	bne	1b788 <fputs@plt+0xa5f0>
   1b7a4:	lsl	r2, r3, #3
   1b7a8:	add	ip, r2, r3
   1b7ac:	add	ip, r5, ip, lsl #3
   1b7b0:	ldr	r7, [ip, #24]
   1b7b4:	ldr	sl, [ip, #28]
   1b7b8:	b	1b748 <fputs@plt+0xa5b0>
   1b7bc:	andeq	lr, r7, ip, lsl sp
   1b7c0:	push	{r4, r5, r6, r7, lr}
   1b7c4:	sub	sp, sp, #36	; 0x24
   1b7c8:	ldr	r0, [r0, #8]
   1b7cc:	ldr	r5, [r0, #28]
   1b7d0:	ldr	r0, [r5, #12]
   1b7d4:	cmp	r0, #0
   1b7d8:	movlt	r0, #0
   1b7dc:	blt	1b838 <fputs@plt+0xa6a0>
   1b7e0:	mov	r4, r3
   1b7e4:	mov	r6, r2
   1b7e8:	mov	r7, r1
   1b7ec:	mov	r2, #32
   1b7f0:	mov	r1, #0
   1b7f4:	mov	r0, sp
   1b7f8:	bl	10f64 <memset@plt>
   1b7fc:	strh	r7, [sp]
   1b800:	asr	r7, r6, #31
   1b804:	strd	r6, [sp, #8]
   1b808:	mov	r2, r4
   1b80c:	asr	r3, r4, #31
   1b810:	strd	r2, [sp, #16]
   1b814:	ldr	r3, [pc, #36]	; 1b840 <fputs@plt+0xa6a8>
   1b818:	ldr	r3, [r3, #360]	; 0x168
   1b81c:	mov	r2, sp
   1b820:	mov	r1, #13
   1b824:	ldr	r0, [r5, #12]
   1b828:	blx	r3
   1b82c:	cmn	r0, #1
   1b830:	moveq	r0, #5
   1b834:	movne	r0, #0
   1b838:	add	sp, sp, #36	; 0x24
   1b83c:	pop	{r4, r5, r6, r7, pc}
   1b840:	andeq	sl, r9, r8, lsr r1
   1b844:	push	{r4, r5, r6, lr}
   1b848:	ldr	r5, [r0, #36]	; 0x24
   1b84c:	ldr	lr, [r5]
   1b850:	add	r6, r1, r2
   1b854:	mov	ip, #1
   1b858:	lsl	r4, ip, r1
   1b85c:	rsb	r4, r4, ip, lsl r6
   1b860:	uxth	r4, r4
   1b864:	ands	r6, r3, ip
   1b868:	beq	1b8e4 <fputs@plt+0xa74c>
   1b86c:	ldr	r3, [lr, #32]
   1b870:	cmp	r3, #0
   1b874:	beq	1b8c8 <fputs@plt+0xa730>
   1b878:	mov	ip, #0
   1b87c:	cmp	r5, r3
   1b880:	ldrhne	lr, [r3, #10]
   1b884:	orrne	ip, ip, lr
   1b888:	ldr	r3, [r3, #4]
   1b88c:	cmp	r3, #0
   1b890:	bne	1b87c <fputs@plt+0xa6e4>
   1b894:	tst	ip, r4
   1b898:	beq	1b8c8 <fputs@plt+0xa730>
   1b89c:	mvn	r4, r4
   1b8a0:	sxth	r4, r4
   1b8a4:	ldrh	r3, [r5, #12]
   1b8a8:	and	r3, r3, r4
   1b8ac:	strh	r3, [r5, #12]
   1b8b0:	ldrh	r3, [r5, #10]
   1b8b4:	and	r4, r4, r3
   1b8b8:	strh	r4, [r5, #10]
   1b8bc:	mov	r6, #0
   1b8c0:	mov	r0, r6
   1b8c4:	pop	{r4, r5, r6, pc}
   1b8c8:	mov	r3, r2
   1b8cc:	add	r2, r1, #120	; 0x78
   1b8d0:	mov	r1, #2
   1b8d4:	bl	1b7c0 <fputs@plt+0xa628>
   1b8d8:	subs	r6, r0, #0
   1b8dc:	bne	1b8c0 <fputs@plt+0xa728>
   1b8e0:	b	1b89c <fputs@plt+0xa704>
   1b8e4:	tst	r3, #4
   1b8e8:	beq	1b950 <fputs@plt+0xa7b8>
   1b8ec:	ldr	r3, [lr, #32]
   1b8f0:	cmp	r3, #0
   1b8f4:	beq	1b930 <fputs@plt+0xa798>
   1b8f8:	ldrh	ip, [r3, #12]
   1b8fc:	tst	r4, ip
   1b900:	bne	1b9a0 <fputs@plt+0xa808>
   1b904:	mov	ip, #0
   1b908:	ldrh	lr, [r3, #10]
   1b90c:	orr	ip, ip, lr
   1b910:	ldr	r3, [r3, #4]
   1b914:	cmp	r3, #0
   1b918:	beq	1b9c0 <fputs@plt+0xa828>
   1b91c:	ldrh	lr, [r3, #12]
   1b920:	tst	r4, lr
   1b924:	beq	1b908 <fputs@plt+0xa770>
   1b928:	mov	r6, #5
   1b92c:	b	1b8c0 <fputs@plt+0xa728>
   1b930:	mov	r3, r2
   1b934:	add	r2, r1, #120	; 0x78
   1b938:	mov	r1, #0
   1b93c:	bl	1b7c0 <fputs@plt+0xa628>
   1b940:	cmp	r0, #0
   1b944:	beq	1b9c8 <fputs@plt+0xa830>
   1b948:	mov	r6, r0
   1b94c:	b	1b8c0 <fputs@plt+0xa728>
   1b950:	ldr	r3, [lr, #32]
   1b954:	cmp	r3, #0
   1b958:	beq	1b9d8 <fputs@plt+0xa840>
   1b95c:	ldrh	ip, [r3, #12]
   1b960:	tst	r4, ip
   1b964:	bne	1b9a8 <fputs@plt+0xa810>
   1b968:	ldrh	ip, [r3, #10]
   1b96c:	tst	r4, ip
   1b970:	bne	1b9b0 <fputs@plt+0xa818>
   1b974:	ldr	r3, [r3, #4]
   1b978:	cmp	r3, #0
   1b97c:	beq	1b9d8 <fputs@plt+0xa840>
   1b980:	ldrh	ip, [r3, #12]
   1b984:	tst	r4, ip
   1b988:	bne	1b9b8 <fputs@plt+0xa820>
   1b98c:	ldrh	ip, [r3, #10]
   1b990:	tst	r4, ip
   1b994:	beq	1b974 <fputs@plt+0xa7dc>
   1b998:	mov	r6, #5
   1b99c:	b	1b8c0 <fputs@plt+0xa728>
   1b9a0:	mov	r6, #5
   1b9a4:	b	1b8c0 <fputs@plt+0xa728>
   1b9a8:	mov	r6, #5
   1b9ac:	b	1b8c0 <fputs@plt+0xa728>
   1b9b0:	mov	r6, #5
   1b9b4:	b	1b8c0 <fputs@plt+0xa728>
   1b9b8:	mov	r6, #5
   1b9bc:	b	1b8c0 <fputs@plt+0xa728>
   1b9c0:	tst	r4, ip
   1b9c4:	beq	1b930 <fputs@plt+0xa798>
   1b9c8:	ldrh	r3, [r5, #10]
   1b9cc:	orr	r4, r4, r3
   1b9d0:	strh	r4, [r5, #10]
   1b9d4:	b	1b8c0 <fputs@plt+0xa728>
   1b9d8:	mov	r3, r2
   1b9dc:	add	r2, r1, #120	; 0x78
   1b9e0:	mov	r1, #1
   1b9e4:	bl	1b7c0 <fputs@plt+0xa628>
   1b9e8:	subs	r6, r0, #0
   1b9ec:	ldrheq	r3, [r5, #12]
   1b9f0:	orreq	r4, r4, r3
   1b9f4:	strheq	r4, [r5, #12]
   1b9f8:	b	1b8c0 <fputs@plt+0xa728>
   1b9fc:	push	{r4, r5, r6, r7, r8, lr}
   1ba00:	mov	r6, r0
   1ba04:	mov	r7, r1
   1ba08:	mov	r5, r2
   1ba0c:	ldr	r4, [r2, #4]
   1ba10:	mov	r2, #40	; 0x28
   1ba14:	mov	r1, #0
   1ba18:	mov	r0, r4
   1ba1c:	bl	10f64 <memset@plt>
   1ba20:	str	r5, [r4]
   1ba24:	ldr	r3, [r5]
   1ba28:	str	r3, [r4, #4]
   1ba2c:	add	r0, r4, #40	; 0x28
   1ba30:	str	r0, [r4, #8]
   1ba34:	ldr	r2, [r6, #28]
   1ba38:	mov	r1, #0
   1ba3c:	bl	10f64 <memset@plt>
   1ba40:	str	r6, [r4, #28]
   1ba44:	str	r7, [r4, #20]
   1ba48:	mov	r3, #1
   1ba4c:	strh	r3, [r4, #24]
   1ba50:	mov	r2, r5
   1ba54:	mov	r1, r7
   1ba58:	mov	r0, r6
   1ba5c:	bl	1ba64 <fputs@plt+0xa8cc>
   1ba60:	pop	{r4, r5, r6, r7, r8, pc}
   1ba64:	mov	ip, r0
   1ba68:	ldr	r0, [r2, #4]
   1ba6c:	ldr	r3, [r0]
   1ba70:	cmp	r3, #0
   1ba74:	beq	1ba94 <fputs@plt+0xa8fc>
   1ba78:	ldr	r3, [ip, #12]
   1ba7c:	add	r3, r3, #1
   1ba80:	str	r3, [ip, #12]
   1ba84:	ldrh	r3, [r0, #26]
   1ba88:	add	r3, r3, #1
   1ba8c:	strh	r3, [r0, #26]
   1ba90:	bx	lr
   1ba94:	push	{r4, lr}
   1ba98:	mov	r0, ip
   1ba9c:	bl	1b9fc <fputs@plt+0xa864>
   1baa0:	pop	{r4, pc}
   1baa4:	push	{r4, r5, r6, lr}
   1baa8:	mov	r4, r0
   1baac:	mov	r5, r1
   1bab0:	ldr	r0, [r0, #212]	; 0xd4
   1bab4:	ldr	r3, [pc, #44]	; 1bae8 <fputs@plt+0xa950>
   1bab8:	ldr	r3, [r3, #136]	; 0x88
   1babc:	mov	r2, #0
   1bac0:	ldr	r0, [r0, #44]	; 0x2c
   1bac4:	blx	r3
   1bac8:	subs	r2, r0, #0
   1bacc:	beq	1bae0 <fputs@plt+0xa948>
   1bad0:	mov	r1, r5
   1bad4:	ldr	r0, [r4, #212]	; 0xd4
   1bad8:	bl	1ba64 <fputs@plt+0xa8cc>
   1badc:	pop	{r4, r5, r6, pc}
   1bae0:	mov	r0, #0
   1bae4:	pop	{r4, r5, r6, pc}
   1bae8:	andeq	sl, r9, r8, lsr r1
   1baec:	push	{r4, r5, r6, lr}
   1baf0:	mov	r4, r0
   1baf4:	mov	r5, r1
   1baf8:	ldr	r0, [r0]
   1bafc:	bl	1baa4 <fputs@plt+0xa90c>
   1bb00:	cmp	r0, #0
   1bb04:	beq	1bb18 <fputs@plt+0xa980>
   1bb08:	mov	r2, r4
   1bb0c:	mov	r1, r5
   1bb10:	bl	16e00 <fputs@plt+0x5c68>
   1bb14:	pop	{r4, r5, r6, pc}
   1bb18:	mov	r0, #0
   1bb1c:	pop	{r4, r5, r6, pc}
   1bb20:	push	{r4, r5, r6, r7, r8, lr}
   1bb24:	sub	sp, sp, #128	; 0x80
   1bb28:	ldr	r2, [r0]
   1bb2c:	cmp	r2, #0
   1bb30:	beq	1bbf8 <fputs@plt+0xaa60>
   1bb34:	ldr	r3, [r2, #32]
   1bb38:	str	r3, [r2, #12]
   1bb3c:	mov	r2, r3
   1bb40:	cmp	r3, #0
   1bb44:	bne	1bb34 <fputs@plt+0xa99c>
   1bb48:	ldr	r6, [r0]
   1bb4c:	mov	r2, #128	; 0x80
   1bb50:	mov	r1, #0
   1bb54:	mov	r0, sp
   1bb58:	bl	10f64 <memset@plt>
   1bb5c:	cmp	r6, #0
   1bb60:	beq	1bc08 <fputs@plt+0xaa70>
   1bb64:	mov	r7, #0
   1bb68:	b	1bb90 <fputs@plt+0xa9f8>
   1bb6c:	mov	r5, #0
   1bb70:	add	r3, sp, #128	; 0x80
   1bb74:	add	r3, r3, r5, lsl #2
   1bb78:	str	r6, [r3, #-128]	; 0xffffff80
   1bb7c:	cmp	r5, #31
   1bb80:	beq	1bbe4 <fputs@plt+0xaa4c>
   1bb84:	mov	r6, r8
   1bb88:	cmp	r8, #0
   1bb8c:	beq	1bc08 <fputs@plt+0xaa70>
   1bb90:	ldr	r8, [r6, #12]
   1bb94:	str	r7, [r6, #12]
   1bb98:	ldr	r0, [sp]
   1bb9c:	cmp	r0, #0
   1bba0:	beq	1bb6c <fputs@plt+0xa9d4>
   1bba4:	mov	r1, r6
   1bba8:	bl	15d2c <fputs@plt+0x4b94>
   1bbac:	mov	r6, r0
   1bbb0:	add	r4, sp, #128	; 0x80
   1bbb4:	str	r7, [r4, #-128]!	; 0xffffff80
   1bbb8:	mov	r5, #1
   1bbbc:	ldr	r0, [r4, #4]
   1bbc0:	cmp	r0, #0
   1bbc4:	beq	1bb70 <fputs@plt+0xa9d8>
   1bbc8:	mov	r1, r6
   1bbcc:	bl	15d2c <fputs@plt+0x4b94>
   1bbd0:	mov	r6, r0
   1bbd4:	str	r7, [r4, #4]!
   1bbd8:	add	r5, r5, #1
   1bbdc:	cmp	r5, #31
   1bbe0:	bne	1bbbc <fputs@plt+0xaa24>
   1bbe4:	mov	r1, r6
   1bbe8:	ldr	r0, [sp, #124]	; 0x7c
   1bbec:	bl	15d2c <fputs@plt+0x4b94>
   1bbf0:	str	r0, [sp, #124]	; 0x7c
   1bbf4:	b	1bb84 <fputs@plt+0xa9ec>
   1bbf8:	mov	r2, #128	; 0x80
   1bbfc:	mov	r1, #0
   1bc00:	mov	r0, sp
   1bc04:	bl	10f64 <memset@plt>
   1bc08:	add	r4, sp, #128	; 0x80
   1bc0c:	ldr	r0, [r4, #-128]!	; 0xffffff80
   1bc10:	add	r5, sp, #124	; 0x7c
   1bc14:	ldr	r1, [r4, #4]!
   1bc18:	bl	15d2c <fputs@plt+0x4b94>
   1bc1c:	cmp	r5, r4
   1bc20:	bne	1bc14 <fputs@plt+0xaa7c>
   1bc24:	add	sp, sp, #128	; 0x80
   1bc28:	pop	{r4, r5, r6, r7, r8, pc}
   1bc2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc30:	sub	sp, sp, #28
   1bc34:	ldr	r2, [r0, #64]	; 0x40
   1bc38:	ldr	r3, [r2]
   1bc3c:	cmp	r3, #0
   1bc40:	beq	1bd2c <fputs@plt+0xab94>
   1bc44:	ldrb	r3, [r0, #17]
   1bc48:	sub	r3, r3, #1
   1bc4c:	uxtb	r3, r3
   1bc50:	cmp	r3, #2
   1bc54:	movls	sl, #0
   1bc58:	bhi	1bc68 <fputs@plt+0xaad0>
   1bc5c:	mov	r0, sl
   1bc60:	add	sp, sp, #28
   1bc64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc68:	mov	r5, r1
   1bc6c:	mov	r4, r0
   1bc70:	ldr	fp, [r0, #160]	; 0xa0
   1bc74:	add	r1, sp, #16
   1bc78:	mov	r0, r2
   1bc7c:	bl	13768 <fputs@plt+0x25d0>
   1bc80:	subs	sl, r0, #0
   1bc84:	bne	1bc5c <fputs@plt+0xaac4>
   1bc88:	asr	r9, fp, #31
   1bc8c:	umull	r2, r3, r5, fp
   1bc90:	mov	r6, r2
   1bc94:	mla	r3, r5, r9, r3
   1bc98:	mov	r7, r3
   1bc9c:	ldrd	r0, [sp, #16]
   1bca0:	cmp	r3, r1
   1bca4:	cmpeq	r6, r0
   1bca8:	beq	1bc5c <fputs@plt+0xaac4>
   1bcac:	cmp	r6, r0
   1bcb0:	sbcs	r3, r3, r1
   1bcb4:	blt	1bcd4 <fputs@plt+0xab3c>
   1bcb8:	adds	r2, r0, fp
   1bcbc:	adc	r3, r1, r9
   1bcc0:	cmp	r6, r2
   1bcc4:	sbcs	r3, r7, r3
   1bcc8:	bge	1bcf4 <fputs@plt+0xab5c>
   1bccc:	str	r5, [r4, #36]	; 0x24
   1bcd0:	b	1bc5c <fputs@plt+0xaac4>
   1bcd4:	mov	r2, r6
   1bcd8:	mov	r3, r7
   1bcdc:	ldr	r0, [r4, #64]	; 0x40
   1bce0:	bl	13740 <fputs@plt+0x25a8>
   1bce4:	cmp	r0, #0
   1bce8:	movne	sl, r0
   1bcec:	bne	1bc5c <fputs@plt+0xaac4>
   1bcf0:	b	1bccc <fputs@plt+0xab34>
   1bcf4:	ldr	r3, [r4, #208]	; 0xd0
   1bcf8:	mov	r2, fp
   1bcfc:	mov	r1, #0
   1bd00:	str	r3, [sp, #12]
   1bd04:	mov	r0, r3
   1bd08:	bl	10f64 <memset@plt>
   1bd0c:	subs	r6, r6, fp
   1bd10:	sbc	r7, r7, r9
   1bd14:	strd	r6, [sp]
   1bd18:	mov	r2, fp
   1bd1c:	ldr	r1, [sp, #12]
   1bd20:	ldr	r0, [r4, #64]	; 0x40
   1bd24:	bl	1371c <fputs@plt+0x2584>
   1bd28:	b	1bce4 <fputs@plt+0xab4c>
   1bd2c:	mov	sl, #0
   1bd30:	b	1bc5c <fputs@plt+0xaac4>
   1bd34:	ldr	r3, [r0, #44]	; 0x2c
   1bd38:	cmp	r3, #0
   1bd3c:	bxeq	lr
   1bd40:	push	{r4, r5, r6, lr}
   1bd44:	mov	r6, r0
   1bd48:	mov	r5, r1
   1bd4c:	ldr	r0, [r0]
   1bd50:	cmp	r0, #0
   1bd54:	bne	1bd90 <fputs@plt+0xabf8>
   1bd58:	cmp	r5, #0
   1bd5c:	bne	1bd6c <fputs@plt+0xabd4>
   1bd60:	ldr	r3, [r6, #12]
   1bd64:	cmp	r3, #0
   1bd68:	bne	1bda8 <fputs@plt+0xac10>
   1bd6c:	ldr	r3, [pc, #108]	; 1bde0 <fputs@plt+0xac48>
   1bd70:	ldr	r3, [r3, #148]	; 0x94
   1bd74:	add	r1, r5, #1
   1bd78:	ldr	r0, [r6, #44]	; 0x2c
   1bd7c:	blx	r3
   1bd80:	pop	{r4, r5, r6, pc}
   1bd84:	mov	r0, r4
   1bd88:	cmp	r4, #0
   1bd8c:	beq	1bd58 <fputs@plt+0xabc0>
   1bd90:	ldr	r4, [r0, #32]
   1bd94:	ldr	r3, [r0, #20]
   1bd98:	cmp	r3, r5
   1bd9c:	bls	1bd84 <fputs@plt+0xabec>
   1bda0:	bl	15c6c <fputs@plt+0x4ad4>
   1bda4:	b	1bd84 <fputs@plt+0xabec>
   1bda8:	ldr	r3, [pc, #48]	; 1bde0 <fputs@plt+0xac48>
   1bdac:	ldr	r3, [r3, #136]	; 0x88
   1bdb0:	mov	r2, #0
   1bdb4:	mov	r1, #1
   1bdb8:	ldr	r0, [r6, #44]	; 0x2c
   1bdbc:	blx	r3
   1bdc0:	cmp	r0, #0
   1bdc4:	beq	1bd6c <fputs@plt+0xabd4>
   1bdc8:	ldr	r2, [r6, #24]
   1bdcc:	mov	r1, #0
   1bdd0:	ldr	r0, [r0]
   1bdd4:	bl	10f64 <memset@plt>
   1bdd8:	mov	r5, #1
   1bddc:	b	1bd6c <fputs@plt+0xabd4>
   1bde0:	andeq	sl, r9, r8, lsr r1
   1bde4:	push	{r4, lr}
   1bde8:	ldr	r3, [r0, #108]	; 0x6c
   1bdec:	add	r3, r3, #1
   1bdf0:	str	r3, [r0, #108]	; 0x6c
   1bdf4:	ldr	r3, [r0, #96]	; 0x60
   1bdf8:	cmp	r3, #0
   1bdfc:	beq	1be14 <fputs@plt+0xac7c>
   1be00:	mov	r2, #1
   1be04:	str	r2, [r3, #16]
   1be08:	ldr	r3, [r3, #44]	; 0x2c
   1be0c:	cmp	r3, #0
   1be10:	bne	1be04 <fputs@plt+0xac6c>
   1be14:	mov	r1, #0
   1be18:	ldr	r0, [r0, #212]	; 0xd4
   1be1c:	bl	1bd34 <fputs@plt+0xab9c>
   1be20:	pop	{r4, pc}
   1be24:	push	{lr}		; (str lr, [sp, #-4]!)
   1be28:	sub	sp, sp, #36	; 0x24
   1be2c:	mov	r3, #0
   1be30:	str	r3, [sp, #4]
   1be34:	str	r3, [sp, #16]
   1be38:	str	r3, [sp, #20]
   1be3c:	str	r3, [sp, #24]
   1be40:	strb	r1, [sp, #24]
   1be44:	ldr	r3, [pc, #36]	; 1be70 <fputs@plt+0xacd8>
   1be48:	str	r3, [sp, #8]
   1be4c:	ldr	r3, [pc, #32]	; 1be74 <fputs@plt+0xacdc>
   1be50:	str	r3, [sp, #12]
   1be54:	str	r2, [sp, #28]
   1be58:	mov	r1, r0
   1be5c:	add	r0, sp, #4
   1be60:	bl	179c8 <fputs@plt+0x6830>
   1be64:	ldrb	r0, [sp, #24]
   1be68:	add	sp, sp, #36	; 0x24
   1be6c:	pop	{pc}		; (ldr pc, [sp], #4)
   1be70:	andeq	r7, r1, r8, lsl #26
   1be74:	andeq	r7, r1, r0, lsr lr
   1be78:	push	{r4, lr}
   1be7c:	mov	r2, #0
   1be80:	mov	r1, #1
   1be84:	bl	1be24 <fputs@plt+0xac8c>
   1be88:	pop	{r4, pc}
   1be8c:	push	{r4, r5, r6, r7, lr}
   1be90:	sub	sp, sp, #36	; 0x24
   1be94:	subs	r5, r1, #0
   1be98:	beq	1beb8 <fputs@plt+0xad20>
   1be9c:	ldr	r6, [r0]
   1bea0:	ldrb	r3, [r6, #69]	; 0x45
   1bea4:	cmp	r3, #0
   1bea8:	bne	1beb8 <fputs@plt+0xad20>
   1beac:	ldr	r3, [r5, #8]
   1beb0:	tst	r3, #64	; 0x40
   1beb4:	beq	1bec0 <fputs@plt+0xad28>
   1beb8:	add	sp, sp, #36	; 0x24
   1bebc:	pop	{r4, r5, r6, r7, pc}
   1bec0:	mov	r7, r2
   1bec4:	mov	r4, r0
   1bec8:	mov	r3, #0
   1becc:	str	r3, [sp, #16]
   1bed0:	str	r3, [sp, #20]
   1bed4:	str	r3, [sp, #24]
   1bed8:	str	r3, [sp, #28]
   1bedc:	ldr	r3, [pc, #224]	; 1bfc4 <fputs@plt+0xae2c>
   1bee0:	str	r3, [sp, #8]
   1bee4:	str	r0, [sp, #4]
   1bee8:	ldrb	r3, [r0, #22]
   1beec:	cmp	r3, #0
   1bef0:	bne	1bfac <fputs@plt+0xae14>
   1bef4:	ldr	r3, [pc, #204]	; 1bfc8 <fputs@plt+0xae30>
   1bef8:	str	r3, [sp, #12]
   1befc:	ldr	r3, [r5, #8]
   1bf00:	tst	r3, #512	; 0x200
   1bf04:	ldreq	r3, [pc, #192]	; 1bfcc <fputs@plt+0xae34>
   1bf08:	streq	r3, [sp, #16]
   1bf0c:	mov	r1, r5
   1bf10:	add	r0, sp, #4
   1bf14:	bl	17780 <fputs@plt+0x65e8>
   1bf18:	ldr	r3, [r4, #68]	; 0x44
   1bf1c:	cmp	r3, #0
   1bf20:	bne	1beb8 <fputs@plt+0xad20>
   1bf24:	ldrb	r3, [r6, #69]	; 0x45
   1bf28:	cmp	r3, #0
   1bf2c:	bne	1beb8 <fputs@plt+0xad20>
   1bf30:	str	r3, [sp, #16]
   1bf34:	str	r3, [sp, #20]
   1bf38:	str	r3, [sp, #24]
   1bf3c:	ldr	r3, [pc, #140]	; 1bfd0 <fputs@plt+0xae38>
   1bf40:	str	r3, [sp, #8]
   1bf44:	ldr	r3, [pc, #136]	; 1bfd4 <fputs@plt+0xae3c>
   1bf48:	str	r3, [sp, #12]
   1bf4c:	str	r4, [sp, #4]
   1bf50:	str	r7, [sp, #28]
   1bf54:	mov	r1, r5
   1bf58:	add	r0, sp, #4
   1bf5c:	bl	17780 <fputs@plt+0x65e8>
   1bf60:	ldr	r3, [r4, #68]	; 0x44
   1bf64:	cmp	r3, #0
   1bf68:	bne	1beb8 <fputs@plt+0xad20>
   1bf6c:	ldrb	r3, [r6, #69]	; 0x45
   1bf70:	cmp	r3, #0
   1bf74:	bne	1beb8 <fputs@plt+0xad20>
   1bf78:	str	r3, [sp, #12]
   1bf7c:	str	r3, [sp, #20]
   1bf80:	str	r3, [sp, #24]
   1bf84:	str	r3, [sp, #28]
   1bf88:	ldr	r3, [pc, #72]	; 1bfd8 <fputs@plt+0xae40>
   1bf8c:	str	r3, [sp, #16]
   1bf90:	ldr	r3, [pc, #44]	; 1bfc4 <fputs@plt+0xae2c>
   1bf94:	str	r3, [sp, #8]
   1bf98:	str	r4, [sp, #4]
   1bf9c:	mov	r1, r5
   1bfa0:	add	r0, sp, #4
   1bfa4:	bl	17780 <fputs@plt+0x65e8>
   1bfa8:	b	1beb8 <fputs@plt+0xad20>
   1bfac:	ldr	r3, [pc, #40]	; 1bfdc <fputs@plt+0xae44>
   1bfb0:	str	r3, [sp, #12]
   1bfb4:	mov	r1, r5
   1bfb8:	add	r0, sp, #4
   1bfbc:	bl	17780 <fputs@plt+0x65e8>
   1bfc0:	b	1bef4 <fputs@plt+0xad5c>
   1bfc4:	andeq	r9, r1, r8, asr #15
   1bfc8:	muleq	r6, r8, ip
   1bfcc:	muleq	r1, ip, r7
   1bfd0:	andeq	ip, r3, ip, ror sl
   1bfd4:	andeq	sp, r3, r8, asr r1
   1bfd8:	andeq	sl, r3, ip, lsl #11
   1bfdc:	andeq	fp, r3, r8, ror #24
   1bfe0:	push	{lr}		; (str lr, [sp, #-4]!)
   1bfe4:	sub	sp, sp, #36	; 0x24
   1bfe8:	mov	r3, #0
   1bfec:	str	r3, [sp, #4]
   1bff0:	str	r3, [sp, #16]
   1bff4:	str	r3, [sp, #20]
   1bff8:	str	r3, [sp, #24]
   1bffc:	ldr	r3, [pc, #28]	; 1c020 <fputs@plt+0xae88>
   1c000:	str	r3, [sp, #8]
   1c004:	ldr	r3, [pc, #24]	; 1c024 <fputs@plt+0xae8c>
   1c008:	str	r3, [sp, #12]
   1c00c:	str	r0, [sp, #28]
   1c010:	add	r0, sp, #4
   1c014:	bl	179c8 <fputs@plt+0x6830>
   1c018:	add	sp, sp, #36	; 0x24
   1c01c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c020:	muleq	r2, r8, sl
   1c024:	strdeq	r8, [r1], -r4
   1c028:	push	{r4, r5, r6, r7, r8, lr}
   1c02c:	subs	r6, r1, #0
   1c030:	popeq	{r4, r5, r6, r7, r8, pc}
   1c034:	ldr	r4, [r6, #4]
   1c038:	ldr	r3, [r6]
   1c03c:	cmp	r3, #0
   1c040:	pople	{r4, r5, r6, r7, r8, pc}
   1c044:	mov	r7, r0
   1c048:	add	r4, r4, #20
   1c04c:	mov	r5, #0
   1c050:	ldr	r1, [r4, #-20]	; 0xffffffec
   1c054:	mov	r0, r7
   1c058:	bl	1bfe0 <fputs@plt+0xae48>
   1c05c:	add	r5, r5, #1
   1c060:	add	r4, r4, #20
   1c064:	ldr	r3, [r6]
   1c068:	cmp	r3, r5
   1c06c:	bgt	1c050 <fputs@plt+0xaeb8>
   1c070:	pop	{r4, r5, r6, r7, r8, pc}
   1c074:	push	{r4, r5, r6, r7, r8, lr}
   1c078:	sub	sp, sp, #160	; 0xa0
   1c07c:	mov	r5, r0
   1c080:	mov	r2, #160	; 0xa0
   1c084:	mov	r1, #0
   1c088:	mov	r0, sp
   1c08c:	bl	10f64 <memset@plt>
   1c090:	cmp	r5, #0
   1c094:	beq	1c0f0 <fputs@plt+0xaf58>
   1c098:	mov	r7, #0
   1c09c:	ldr	r8, [r5, #8]
   1c0a0:	str	r7, [r5, #8]
   1c0a4:	ldr	r0, [sp]
   1c0a8:	cmp	r0, #0
   1c0ac:	beq	1c114 <fputs@plt+0xaf7c>
   1c0b0:	mov	r4, sp
   1c0b4:	mov	r6, #0
   1c0b8:	mov	r1, r5
   1c0bc:	bl	15f34 <fputs@plt+0x4d9c>
   1c0c0:	mov	r5, r0
   1c0c4:	str	r7, [r4]
   1c0c8:	add	r6, r6, #1
   1c0cc:	ldr	r0, [r4, #4]!
   1c0d0:	cmp	r0, #0
   1c0d4:	bne	1c0b8 <fputs@plt+0xaf20>
   1c0d8:	add	r3, sp, #160	; 0xa0
   1c0dc:	add	r6, r3, r6, lsl #2
   1c0e0:	str	r5, [r6, #-160]	; 0xffffff60
   1c0e4:	mov	r5, r8
   1c0e8:	cmp	r8, #0
   1c0ec:	bne	1c09c <fputs@plt+0xaf04>
   1c0f0:	sub	r4, sp, #4
   1c0f4:	add	r5, sp, #156	; 0x9c
   1c0f8:	mov	r0, #0
   1c0fc:	ldr	r1, [r4, #4]!
   1c100:	bl	15f34 <fputs@plt+0x4d9c>
   1c104:	cmp	r5, r4
   1c108:	bne	1c0fc <fputs@plt+0xaf64>
   1c10c:	add	sp, sp, #160	; 0xa0
   1c110:	pop	{r4, r5, r6, r7, r8, pc}
   1c114:	mov	r6, #0
   1c118:	b	1c0d8 <fputs@plt+0xaf40>
   1c11c:	push	{r4, lr}
   1c120:	mov	r2, #100	; 0x64
   1c124:	mov	r1, #0
   1c128:	ldr	r0, [pc, #4]	; 1c134 <fputs@plt+0xaf9c>
   1c12c:	bl	10f64 <memset@plt>
   1c130:	pop	{r4, pc}
   1c134:	andeq	lr, r9, r8, asr #17
   1c138:	push	{r4, lr}
   1c13c:	ldr	r4, [pc, #88]	; 1c19c <fputs@plt+0xb004>
   1c140:	mov	r2, #100	; 0x64
   1c144:	mov	r1, #0
   1c148:	add	r0, r4, #240	; 0xf0
   1c14c:	bl	10f64 <memset@plt>
   1c150:	ldr	r3, [pc, #72]	; 1c1a0 <fputs@plt+0xb008>
   1c154:	ldr	r3, [r3, #204]	; 0xcc
   1c158:	cmp	r3, #0
   1c15c:	moveq	r3, #1
   1c160:	movne	r3, #0
   1c164:	str	r3, [r4, #296]	; 0x128
   1c168:	bne	1c180 <fputs@plt+0xafe8>
   1c16c:	ldr	r3, [pc, #44]	; 1c1a0 <fputs@plt+0xb008>
   1c170:	ldr	r3, [r3, #212]	; 0xd4
   1c174:	cmp	r3, #0
   1c178:	movne	r2, r4
   1c17c:	strne	r3, [r2, #300]	; 0x12c
   1c180:	ldr	r3, [pc, #20]	; 1c19c <fputs@plt+0xb004>
   1c184:	mov	r2, #10
   1c188:	str	r2, [r3, #252]	; 0xfc
   1c18c:	mov	r2, #1
   1c190:	str	r2, [r3, #292]	; 0x124
   1c194:	mov	r0, #0
   1c198:	pop	{r4, pc}
   1c19c:	ldrdeq	lr, [r9], -r8
   1c1a0:	andeq	sl, r9, r8, lsr r1
   1c1a4:	push	{r4, r5, r6, lr}
   1c1a8:	mov	r5, r2
   1c1ac:	bl	13c08 <fputs@plt+0x2a70>
   1c1b0:	subs	r4, r0, #0
   1c1b4:	beq	1c1c8 <fputs@plt+0xb030>
   1c1b8:	mov	r2, r5
   1c1bc:	mov	r1, #0
   1c1c0:	mov	r0, r4
   1c1c4:	bl	10f64 <memset@plt>
   1c1c8:	mov	r0, r4
   1c1cc:	pop	{r4, r5, r6, pc}
   1c1d0:	push	{r4, lr}
   1c1d4:	mov	r4, r0
   1c1d8:	mov	r2, #40	; 0x28
   1c1dc:	mov	r3, #0
   1c1e0:	bl	1c1a4 <fputs@plt+0xb00c>
   1c1e4:	cmp	r0, #0
   1c1e8:	movne	r3, #1
   1c1ec:	strhne	r3, [r0, #8]
   1c1f0:	strne	r4, [r0, #32]
   1c1f4:	pop	{r4, pc}
   1c1f8:	push	{r4, r5, r6, lr}
   1c1fc:	mov	r5, r0
   1c200:	ldr	r4, [r0]
   1c204:	mov	r2, #208	; 0xd0
   1c208:	mov	r3, #0
   1c20c:	mov	r0, r4
   1c210:	bl	1c1a4 <fputs@plt+0xb00c>
   1c214:	cmp	r0, #0
   1c218:	popeq	{r4, r5, r6, pc}
   1c21c:	str	r4, [r0]
   1c220:	ldr	r3, [r4, #4]
   1c224:	cmp	r3, #0
   1c228:	strne	r0, [r3, #48]	; 0x30
   1c22c:	ldr	r3, [r4, #4]
   1c230:	str	r3, [r0, #52]	; 0x34
   1c234:	mov	r3, #0
   1c238:	str	r3, [r0, #48]	; 0x30
   1c23c:	str	r0, [r4, #4]
   1c240:	ldr	r3, [pc, #8]	; 1c250 <fputs@plt+0xb0b8>
   1c244:	str	r3, [r0, #40]	; 0x28
   1c248:	str	r5, [r0, #24]
   1c24c:	pop	{r4, r5, r6, pc}
   1c250:	ldrtcs	lr, [ip], r5, lsr #21
   1c254:	push	{r4, r5, r6, r7, r8, lr}
   1c258:	mov	r5, r1
   1c25c:	mov	r7, r3
   1c260:	lsl	r3, r1, #2
   1c264:	add	r6, r3, #7
   1c268:	bic	r6, r6, #7
   1c26c:	add	r4, r3, r1
   1c270:	add	r4, r4, #9
   1c274:	bic	r4, r4, #7
   1c278:	add	r4, r4, r6
   1c27c:	add	r4, r4, #56	; 0x38
   1c280:	add	r2, r4, r2
   1c284:	asr	r3, r2, #31
   1c288:	bl	1c1a4 <fputs@plt+0xb00c>
   1c28c:	cmp	r0, #0
   1c290:	popeq	{r4, r5, r6, r7, r8, pc}
   1c294:	add	r3, r0, #56	; 0x38
   1c298:	str	r3, [r0, #32]
   1c29c:	add	r6, r3, r6
   1c2a0:	str	r6, [r0, #8]
   1c2a4:	add	r3, r5, #1
   1c2a8:	lsl	r3, r3, #1
   1c2ac:	add	r6, r6, r3
   1c2b0:	str	r6, [r0, #4]
   1c2b4:	sub	r3, r3, #2
   1c2b8:	add	r6, r6, r3
   1c2bc:	str	r6, [r0, #28]
   1c2c0:	uxth	r5, r5
   1c2c4:	strh	r5, [r0, #52]	; 0x34
   1c2c8:	sub	r5, r5, #1
   1c2cc:	strh	r5, [r0, #50]	; 0x32
   1c2d0:	add	r4, r0, r4
   1c2d4:	str	r4, [r7]
   1c2d8:	pop	{r4, r5, r6, r7, r8, pc}
   1c2dc:	push	{r4, r5, r6, lr}
   1c2e0:	mov	r5, r0
   1c2e4:	bl	13990 <fputs@plt+0x27f8>
   1c2e8:	subs	r4, r0, #0
   1c2ec:	beq	1c300 <fputs@plt+0xb168>
   1c2f0:	mov	r2, r5
   1c2f4:	mov	r1, #0
   1c2f8:	mov	r0, r4
   1c2fc:	bl	10f64 <memset@plt>
   1c300:	mov	r0, r4
   1c304:	pop	{r4, r5, r6, pc}
   1c308:	push	{r4, lr}
   1c30c:	mov	r4, r0
   1c310:	mov	r0, #512	; 0x200
   1c314:	mov	r1, #0
   1c318:	bl	1c2dc <fputs@plt+0xb144>
   1c31c:	cmp	r0, #0
   1c320:	strne	r4, [r0]
   1c324:	pop	{r4, pc}
   1c328:	push	{r4, r5, r6, lr}
   1c32c:	cmp	r0, #2
   1c330:	ble	1c39c <fputs@plt+0xb204>
   1c334:	mov	r4, #2
   1c338:	lsl	r4, r4, #1
   1c33c:	cmp	r0, r4
   1c340:	bgt	1c338 <fputs@plt+0xb1a0>
   1c344:	mov	r6, r4
   1c348:	rsb	r3, r4, r4, lsl #4
   1c34c:	lsl	r3, r3, #2
   1c350:	add	r5, r3, #16
   1c354:	mov	r0, #100	; 0x64
   1c358:	bl	13d80 <fputs@plt+0x2be8>
   1c35c:	cmp	r0, #0
   1c360:	bne	1c3a4 <fputs@plt+0xb20c>
   1c364:	mov	r0, r5
   1c368:	asr	r1, r5, #31
   1c36c:	bl	1c2dc <fputs@plt+0xb144>
   1c370:	cmp	r0, #0
   1c374:	popeq	{r4, r5, r6, pc}
   1c378:	str	r4, [r0]
   1c37c:	mov	r3, #0
   1c380:	str	r3, [r0, #4]
   1c384:	add	r3, r0, #16
   1c388:	str	r3, [r0, #12]
   1c38c:	rsb	r6, r4, r4, lsl #3
   1c390:	add	r6, r3, r6, lsl #3
   1c394:	str	r6, [r0, #8]
   1c398:	pop	{r4, r5, r6, pc}
   1c39c:	mov	r4, #2
   1c3a0:	b	1c344 <fputs@plt+0xb1ac>
   1c3a4:	mov	r0, #0
   1c3a8:	pop	{r4, r5, r6, pc}
   1c3ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c3b0:	mov	r9, r0
   1c3b4:	mov	r8, r1
   1c3b8:	mov	r7, r2
   1c3bc:	add	r5, r1, r2
   1c3c0:	add	r6, r5, r5, lsl #2
   1c3c4:	add	r0, r6, #24
   1c3c8:	mov	r1, #0
   1c3cc:	bl	13990 <fputs@plt+0x27f8>
   1c3d0:	subs	r4, r0, #0
   1c3d4:	beq	1c418 <fputs@plt+0xb280>
   1c3d8:	add	r5, r5, #5
   1c3dc:	add	r5, r4, r5, lsl #2
   1c3e0:	str	r5, [r4, #16]
   1c3e4:	strh	r8, [r4, #6]
   1c3e8:	strh	r7, [r4, #8]
   1c3ec:	ldrb	r3, [r9, #66]	; 0x42
   1c3f0:	strb	r3, [r4, #4]
   1c3f4:	str	r9, [r4, #12]
   1c3f8:	mov	r0, r4
   1c3fc:	mov	r3, #1
   1c400:	str	r3, [r0], #24
   1c404:	mov	r2, r6
   1c408:	mov	r1, #0
   1c40c:	bl	10f64 <memset@plt>
   1c410:	mov	r0, r4
   1c414:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c418:	mov	r0, r9
   1c41c:	bl	13af4 <fputs@plt+0x295c>
   1c420:	b	1c410 <fputs@plt+0xb278>
   1c424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c428:	sub	sp, sp, #12
   1c42c:	mov	fp, r0
   1c430:	mov	r7, r1
   1c434:	str	r2, [sp, #4]
   1c438:	ldrd	r8, [sp, #48]	; 0x30
   1c43c:	ldrd	r2, [r0, #40]	; 0x28
   1c440:	cmp	r3, r9
   1c444:	cmpeq	r2, r8
   1c448:	movne	r3, #1
   1c44c:	moveq	r3, #0
   1c450:	orrs	r2, r8, r9
   1c454:	orreq	r3, r3, #1
   1c458:	cmp	r3, #0
   1c45c:	beq	1c530 <fputs@plt+0xb398>
   1c460:	ldr	r5, [r0, #16]
   1c464:	cmp	r5, #0
   1c468:	beq	1c4ac <fputs@plt+0xb314>
   1c46c:	ldr	r0, [r0, #4]
   1c470:	asr	r3, r0, #31
   1c474:	cmp	r8, r0
   1c478:	sbcs	r3, r9, r3
   1c47c:	blt	1c4ac <fputs@plt+0xb314>
   1c480:	asr	r1, r0, #31
   1c484:	mov	r2, r0
   1c488:	mov	r3, r1
   1c48c:	ldr	r5, [r5]
   1c490:	cmp	r5, #0
   1c494:	beq	1c4ac <fputs@plt+0xb314>
   1c498:	adds	r2, r2, r0
   1c49c:	adc	r3, r3, r1
   1c4a0:	cmp	r8, r2
   1c4a4:	sbcs	ip, r9, r3
   1c4a8:	bge	1c48c <fputs@plt+0xb2f4>
   1c4ac:	ldr	r2, [fp, #4]
   1c4b0:	asr	r3, r2, #31
   1c4b4:	mov	r0, r8
   1c4b8:	mov	r1, r9
   1c4bc:	bl	7e304 <fputs@plt+0x6d16c>
   1c4c0:	mov	r3, r2
   1c4c4:	ldr	r6, [sp, #4]
   1c4c8:	ldr	r4, [fp, #4]
   1c4cc:	sub	r4, r4, r3
   1c4d0:	cmp	r6, r4
   1c4d4:	movlt	sl, r6
   1c4d8:	movge	sl, r4
   1c4dc:	add	r1, r5, #4
   1c4e0:	mov	r2, sl
   1c4e4:	add	r1, r1, r3
   1c4e8:	mov	r0, r7
   1c4ec:	bl	11000 <memcpy@plt>
   1c4f0:	add	r7, r7, sl
   1c4f4:	subs	r6, r6, r4
   1c4f8:	bmi	1c510 <fputs@plt+0xb378>
   1c4fc:	ldr	r5, [r5]
   1c500:	mov	r3, #0
   1c504:	cmp	r5, r3
   1c508:	cmpne	r6, r3
   1c50c:	bgt	1c4c8 <fputs@plt+0xb330>
   1c510:	ldr	r3, [sp, #4]
   1c514:	adds	r8, r8, r3
   1c518:	adc	r9, r9, r3, asr #31
   1c51c:	strd	r8, [fp, #40]	; 0x28
   1c520:	str	r5, [fp, #48]	; 0x30
   1c524:	mov	r0, #0
   1c528:	add	sp, sp, #12
   1c52c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c530:	ldr	r5, [r0, #48]	; 0x30
   1c534:	b	1c4ac <fputs@plt+0xb314>
   1c538:	push	{r4, r5, r6, r7, lr}
   1c53c:	sub	sp, sp, #12
   1c540:	mov	r4, r0
   1c544:	ldr	r3, [r0, #32]
   1c548:	ldr	r6, [r3]
   1c54c:	mov	r0, #1
   1c550:	strb	r0, [r4, #64]	; 0x40
   1c554:	mov	r5, r4
   1c558:	ldr	r3, [pc, #156]	; 1c5fc <fputs@plt+0xb464>
   1c55c:	str	r3, [r5, #52]!	; 0x34
   1c560:	add	r3, r4, #92	; 0x5c
   1c564:	str	r3, [sp]
   1c568:	mov	r3, #0
   1c56c:	mov	r2, #40	; 0x28
   1c570:	mov	r1, r5
   1c574:	bl	164e0 <fputs@plt+0x5348>
   1c578:	mov	r3, r5
   1c57c:	add	r2, r6, #48	; 0x30
   1c580:	add	r1, r4, #100	; 0x64
   1c584:	ldr	r7, [r3]
   1c588:	ldr	lr, [r3, #4]
   1c58c:	ldr	ip, [r3, #8]
   1c590:	ldr	r0, [r3, #12]
   1c594:	str	r7, [r2]
   1c598:	str	lr, [r2, #4]
   1c59c:	str	ip, [r2, #8]
   1c5a0:	str	r0, [r2, #12]
   1c5a4:	add	r3, r3, #16
   1c5a8:	add	r2, r2, #16
   1c5ac:	cmp	r3, r1
   1c5b0:	bne	1c584 <fputs@plt+0xb3ec>
   1c5b4:	mov	r0, r4
   1c5b8:	bl	1659c <fputs@plt+0x5404>
   1c5bc:	mov	r3, r5
   1c5c0:	add	r5, r5, #48	; 0x30
   1c5c4:	ldr	ip, [r3]
   1c5c8:	ldr	r0, [r3, #4]
   1c5cc:	ldr	r1, [r3, #8]
   1c5d0:	ldr	r2, [r3, #12]
   1c5d4:	str	ip, [r6]
   1c5d8:	str	r0, [r6, #4]
   1c5dc:	str	r1, [r6, #8]
   1c5e0:	str	r2, [r6, #12]
   1c5e4:	add	r3, r3, #16
   1c5e8:	add	r6, r6, #16
   1c5ec:	cmp	r3, r5
   1c5f0:	bne	1c5c4 <fputs@plt+0xb42c>
   1c5f4:	add	sp, sp, #12
   1c5f8:	pop	{r4, r5, r6, r7, pc}
   1c5fc:	eoreq	lr, sp, r8, lsl r2
   1c600:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c604:	sub	sp, sp, #8
   1c608:	mov	r6, r0
   1c60c:	ldr	r7, [r0, #16]
   1c610:	ldr	r8, [r0, #20]
   1c614:	ldr	r2, [r7, #160]	; 0xa0
   1c618:	cmp	r1, #0
   1c61c:	beq	1c67c <fputs@plt+0xb4e4>
   1c620:	ldr	lr, [r7, #216]	; 0xd8
   1c624:	ldrh	r0, [lr, #66]	; 0x42
   1c628:	lsl	r3, r0, #16
   1c62c:	and	ip, r3, #65536	; 0x10000
   1c630:	and	r3, r0, #65024	; 0xfe00
   1c634:	orr	r3, r3, ip
   1c638:	ldr	r0, [lr, #8]
   1c63c:	sub	r1, r1, #1
   1c640:	add	r4, r3, #24
   1c644:	asr	fp, r4, #31
   1c648:	umull	r4, r5, r1, r4
   1c64c:	mla	r1, r1, fp, r5
   1c650:	adds	r4, r4, #56	; 0x38
   1c654:	adc	r5, r1, #0
   1c658:	strd	r4, [sp]
   1c65c:	cmp	r2, r3
   1c660:	movge	r2, r3
   1c664:	ldr	r1, [r6, #4]
   1c668:	bl	136f8 <fputs@plt+0x2560>
   1c66c:	cmp	r8, #1
   1c670:	beq	1c6b8 <fputs@plt+0xb520>
   1c674:	add	sp, sp, #8
   1c678:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c67c:	ldr	r0, [r7, #64]	; 0x40
   1c680:	sub	r3, r8, #1
   1c684:	asr	fp, r2, #31
   1c688:	umull	r4, r5, r3, r2
   1c68c:	mla	r5, r3, fp, r5
   1c690:	strd	r4, [sp]
   1c694:	ldr	r1, [r6, #4]
   1c698:	bl	136f8 <fputs@plt+0x2560>
   1c69c:	ldr	r3, [pc, #96]	; 1c704 <fputs@plt+0xb56c>
   1c6a0:	cmp	r0, r3
   1c6a4:	bne	1c66c <fputs@plt+0xb4d4>
   1c6a8:	cmp	r8, #1
   1c6ac:	beq	1c6c0 <fputs@plt+0xb528>
   1c6b0:	mov	r0, #0
   1c6b4:	b	1c674 <fputs@plt+0xb4dc>
   1c6b8:	cmp	r0, #0
   1c6bc:	bne	1c6ec <fputs@plt+0xb554>
   1c6c0:	ldr	r3, [r6, #4]
   1c6c4:	ldr	ip, [r3, #24]!
   1c6c8:	ldr	r0, [r3, #4]
   1c6cc:	ldr	r1, [r3, #8]
   1c6d0:	ldr	r3, [r3, #12]
   1c6d4:	str	ip, [r7, #112]	; 0x70
   1c6d8:	str	r0, [r7, #116]	; 0x74
   1c6dc:	str	r1, [r7, #120]	; 0x78
   1c6e0:	str	r3, [r7, #124]	; 0x7c
   1c6e4:	mov	r0, #0
   1c6e8:	b	1c674 <fputs@plt+0xb4dc>
   1c6ec:	mvn	r3, #0
   1c6f0:	str	r3, [r7, #112]	; 0x70
   1c6f4:	str	r3, [r7, #116]	; 0x74
   1c6f8:	str	r3, [r7, #120]	; 0x78
   1c6fc:	str	r3, [r7, #124]	; 0x7c
   1c700:	b	1c674 <fputs@plt+0xb4dc>
   1c704:	andeq	r0, r0, sl, lsl #4
   1c708:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c70c:	mov	r9, r1
   1c710:	ldr	fp, [sp, #40]	; 0x28
   1c714:	ldr	r1, [sp, #44]	; 0x2c
   1c718:	ldr	r7, [fp]
   1c71c:	ldr	sl, [r3]
   1c720:	sub	r6, r1, #2
   1c724:	mov	r5, #0
   1c728:	mov	lr, r5
   1c72c:	mov	ip, r5
   1c730:	b	1c768 <fputs@plt+0xb5d0>
   1c734:	lsl	r4, lr, #1
   1c738:	ldrh	r4, [sl, r4]
   1c73c:	add	lr, lr, #1
   1c740:	ldr	r8, [r0, r4, lsl #2]
   1c744:	add	r5, r5, #1
   1c748:	strh	r4, [r6, #2]!
   1c74c:	cmp	ip, r2
   1c750:	bge	1c768 <fputs@plt+0xb5d0>
   1c754:	lsl	r4, ip, #1
   1c758:	ldrh	r4, [r9, r4]
   1c75c:	ldr	r4, [r0, r4, lsl #2]
   1c760:	cmp	r8, r4
   1c764:	addeq	ip, ip, #1
   1c768:	cmp	ip, r2
   1c76c:	cmpge	lr, r7
   1c770:	bge	1c7b4 <fputs@plt+0xb61c>
   1c774:	cmp	ip, r2
   1c778:	bge	1c734 <fputs@plt+0xb59c>
   1c77c:	cmp	lr, r7
   1c780:	bge	1c7a4 <fputs@plt+0xb60c>
   1c784:	lsl	r4, ip, #1
   1c788:	ldrh	r8, [r9, r4]
   1c78c:	lsl	r4, lr, #1
   1c790:	ldrh	r4, [sl, r4]
   1c794:	ldr	r8, [r0, r8, lsl #2]
   1c798:	ldr	r4, [r0, r4, lsl #2]
   1c79c:	cmp	r8, r4
   1c7a0:	bcs	1c734 <fputs@plt+0xb59c>
   1c7a4:	lsl	r4, ip, #1
   1c7a8:	ldrh	r4, [r9, r4]
   1c7ac:	add	ip, ip, #1
   1c7b0:	b	1c740 <fputs@plt+0xb5a8>
   1c7b4:	str	r9, [r3]
   1c7b8:	str	r5, [fp]
   1c7bc:	lsl	r2, r5, #1
   1c7c0:	mov	r0, r9
   1c7c4:	bl	11000 <memcpy@plt>
   1c7c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c7d0:	subs	r4, r0, #0
   1c7d4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c7d8:	mov	r8, r2
   1c7dc:	sub	r7, r1, #1
   1c7e0:	ldr	r5, [r4, #8]
   1c7e4:	cmp	r5, #0
   1c7e8:	beq	1c820 <fputs@plt+0xb688>
   1c7ec:	mov	r1, r5
   1c7f0:	mov	r0, r7
   1c7f4:	bl	7db00 <fputs@plt+0x6c968>
   1c7f8:	mov	r6, r0
   1c7fc:	mov	r1, r5
   1c800:	mov	r0, r7
   1c804:	bl	7dcec <fputs@plt+0x6cb54>
   1c808:	mov	r7, r1
   1c80c:	add	r4, r4, r6, lsl #2
   1c810:	ldr	r4, [r4, #12]
   1c814:	cmp	r4, #0
   1c818:	bne	1c7e0 <fputs@plt+0xb648>
   1c81c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c820:	ldr	r3, [r4]
   1c824:	cmp	r3, #4000	; 0xfa0
   1c828:	bhi	1c848 <fputs@plt+0xb6b0>
   1c82c:	add	r4, r4, r7, lsr #3
   1c830:	and	r7, r7, #7
   1c834:	ldrb	r3, [r4, #12]
   1c838:	mov	r2, #1
   1c83c:	bic	r3, r3, r2, lsl r7
   1c840:	strb	r3, [r4, #12]
   1c844:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c848:	add	r6, r4, #12
   1c84c:	mov	r9, #500	; 0x1f4
   1c850:	mov	r2, r9
   1c854:	mov	r1, r6
   1c858:	mov	r0, r8
   1c85c:	bl	11000 <memcpy@plt>
   1c860:	mov	r2, r9
   1c864:	mov	r1, #0
   1c868:	mov	r0, r6
   1c86c:	bl	10f64 <memset@plt>
   1c870:	mov	r3, #0
   1c874:	str	r3, [r4, #4]
   1c878:	mov	ip, r8
   1c87c:	add	r0, r8, r9
   1c880:	add	r7, r7, #1
   1c884:	ldr	lr, [pc, #128]	; 1c90c <fputs@plt+0xb774>
   1c888:	b	1c8a4 <fputs@plt+0xb70c>
   1c88c:	ldr	r2, [r6]
   1c890:	add	r3, r4, r3, lsl #2
   1c894:	str	r2, [r3, #12]
   1c898:	add	ip, ip, #4
   1c89c:	cmp	ip, r0
   1c8a0:	beq	1c908 <fputs@plt+0xb770>
   1c8a4:	mov	r6, ip
   1c8a8:	ldr	r3, [ip]
   1c8ac:	cmp	r3, #0
   1c8b0:	beq	1c898 <fputs@plt+0xb700>
   1c8b4:	cmp	r3, r7
   1c8b8:	beq	1c898 <fputs@plt+0xb700>
   1c8bc:	sub	r2, r3, #1
   1c8c0:	umull	r1, r3, lr, r2
   1c8c4:	lsr	r3, r3, #3
   1c8c8:	rsb	r1, r3, r3, lsl #5
   1c8cc:	add	r3, r3, r1, lsl #2
   1c8d0:	sub	r3, r2, r3
   1c8d4:	ldr	r2, [r4, #4]
   1c8d8:	add	r2, r2, #1
   1c8dc:	str	r2, [r4, #4]
   1c8e0:	add	r2, r4, r3, lsl #2
   1c8e4:	add	r2, r2, #8
   1c8e8:	ldr	r1, [r2, #4]!
   1c8ec:	cmp	r1, #0
   1c8f0:	beq	1c88c <fputs@plt+0xb6f4>
   1c8f4:	add	r3, r3, #1
   1c8f8:	cmp	r3, #124	; 0x7c
   1c8fc:	bls	1c8e8 <fputs@plt+0xb750>
   1c900:	mov	r3, r5
   1c904:	b	1c8e0 <fputs@plt+0xb748>
   1c908:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c90c:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c914:	sub	sp, sp, #20
   1c918:	mov	r4, r0
   1c91c:	str	r1, [sp, #4]
   1c920:	ldrb	r3, [r0]
   1c924:	cmp	r3, #48	; 0x30
   1c928:	beq	1c950 <fputs@plt+0xb7b8>
   1c92c:	mov	r0, r4
   1c930:	bl	1b3e0 <fputs@plt+0xa248>
   1c934:	mov	r3, #1
   1c938:	mov	r2, r0
   1c93c:	ldr	r1, [sp, #4]
   1c940:	mov	r0, r4
   1c944:	bl	147fc <fputs@plt+0x3664>
   1c948:	add	sp, sp, #20
   1c94c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c950:	ldrb	r3, [r0, #1]
   1c954:	and	r3, r3, #223	; 0xdf
   1c958:	cmp	r3, #88	; 0x58
   1c95c:	bne	1c92c <fputs@plt+0xb794>
   1c960:	ldrb	r2, [r0, #2]
   1c964:	ldr	r3, [pc, #248]	; 1ca64 <fputs@plt+0xb8cc>
   1c968:	add	r3, r3, r2
   1c96c:	ldrb	r3, [r3, #320]	; 0x140
   1c970:	tst	r3, #8
   1c974:	beq	1c92c <fputs@plt+0xb794>
   1c978:	mov	r0, #0
   1c97c:	mov	r1, #0
   1c980:	strd	r0, [sp, #8]
   1c984:	cmp	r2, #48	; 0x30
   1c988:	bne	1ca54 <fputs@plt+0xb8bc>
   1c98c:	add	r3, r4, #2
   1c990:	mov	sl, #2
   1c994:	add	sl, sl, #1
   1c998:	ldrb	r2, [r3, #1]!
   1c99c:	cmp	r2, #48	; 0x30
   1c9a0:	beq	1c994 <fputs@plt+0xb7fc>
   1c9a4:	add	r3, r4, sl
   1c9a8:	ldrb	r0, [r4, sl]
   1c9ac:	ldr	r2, [pc, #176]	; 1ca64 <fputs@plt+0xb8cc>
   1c9b0:	add	r2, r2, r0
   1c9b4:	ldrb	r2, [r2, #320]	; 0x140
   1c9b8:	tst	r2, #8
   1c9bc:	beq	1ca5c <fputs@plt+0xb8c4>
   1c9c0:	add	r3, sl, #1
   1c9c4:	add	r4, r4, r3
   1c9c8:	mov	r5, sl
   1c9cc:	mov	r6, #0
   1c9d0:	mov	r7, #0
   1c9d4:	ldr	fp, [pc, #136]	; 1ca64 <fputs@plt+0xb8cc>
   1c9d8:	bl	14ea8 <fputs@plt+0x3d10>
   1c9dc:	lsl	r9, r7, #4
   1c9e0:	orr	r9, r9, r6, lsr #28
   1c9e4:	lsl	r8, r6, #4
   1c9e8:	uxtb	r0, r0
   1c9ec:	mov	r1, #0
   1c9f0:	adds	r6, r8, r0
   1c9f4:	adc	r7, r9, r1
   1c9f8:	add	r5, r5, #1
   1c9fc:	mov	r3, r4
   1ca00:	add	r4, r4, #1
   1ca04:	ldrb	r0, [r3]
   1ca08:	add	r2, fp, r0
   1ca0c:	ldrb	r2, [r2, #320]	; 0x140
   1ca10:	tst	r2, #8
   1ca14:	bne	1c9d8 <fputs@plt+0xb840>
   1ca18:	strd	r6, [sp, #8]
   1ca1c:	add	r2, sp, #8
   1ca20:	ldm	r2!, {r0, r1}
   1ca24:	ldr	r2, [sp, #4]
   1ca28:	str	r0, [r2]
   1ca2c:	str	r1, [r2, #4]
   1ca30:	ldrb	r3, [r3]
   1ca34:	cmp	r3, #0
   1ca38:	movne	r0, #1
   1ca3c:	bne	1c948 <fputs@plt+0xb7b0>
   1ca40:	sub	r0, r5, sl
   1ca44:	cmp	r0, #16
   1ca48:	movle	r0, #0
   1ca4c:	movgt	r0, #1
   1ca50:	b	1c948 <fputs@plt+0xb7b0>
   1ca54:	mov	sl, #2
   1ca58:	b	1c9a4 <fputs@plt+0xb80c>
   1ca5c:	mov	r5, sl
   1ca60:	b	1ca1c <fputs@plt+0xb884>
   1ca64:			; <UNDEFINED> instruction: 0x000813b0
   1ca68:	push	{r4, r5, r6, lr}
   1ca6c:	sub	sp, sp, #8
   1ca70:	ldrb	ip, [r0]
   1ca74:	ldrb	r3, [r0, #3]
   1ca78:	orr	r3, r3, ip, lsl #24
   1ca7c:	ldrb	ip, [r0, #1]
   1ca80:	orr	r3, r3, ip, lsl #16
   1ca84:	ldrb	ip, [r0, #2]
   1ca88:	mov	r4, #0
   1ca8c:	orr	r5, r3, ip, lsl #8
   1ca90:	ldrb	ip, [r0, #4]
   1ca94:	ldrb	r3, [r0, #7]
   1ca98:	orr	r3, r3, ip, lsl #24
   1ca9c:	ldrb	ip, [r0, #5]
   1caa0:	orr	r3, r3, ip, lsl #16
   1caa4:	ldrb	r0, [r0, #6]
   1caa8:	orr	r3, r3, r0, lsl #8
   1caac:	adds	r4, r4, r3
   1cab0:	adc	r5, r5, #0
   1cab4:	strd	r4, [sp]
   1cab8:	cmp	r1, #6
   1cabc:	beq	1caf8 <fputs@plt+0xb960>
   1cac0:	mov	r6, r2
   1cac4:	mov	r3, sp
   1cac8:	ldm	r3!, {r0, r1}
   1cacc:	str	r0, [r2]
   1cad0:	str	r1, [r2, #4]
   1cad4:	vmov	d0, r4, r5
   1cad8:	bl	13da8 <fputs@plt+0x2c10>
   1cadc:	cmp	r0, #0
   1cae0:	movne	r0, #1
   1cae4:	moveq	r0, #8
   1cae8:	strh	r0, [r6, #8]
   1caec:	mov	r0, #8
   1caf0:	add	sp, sp, #8
   1caf4:	pop	{r4, r5, r6, pc}
   1caf8:	strd	r4, [r2]
   1cafc:	mov	r3, #4
   1cb00:	strh	r3, [r2, #8]
   1cb04:	b	1caec <fputs@plt+0xb954>
   1cb08:	push	{r4, r5, r6, lr}
   1cb0c:	cmp	r1, #11
   1cb10:	ldrls	pc, [pc, r1, lsl #2]
   1cb14:	b	1cc68 <fputs@plt+0xbad0>
   1cb18:	andeq	ip, r1, r8, asr #22
   1cb1c:	andeq	ip, r1, r8, asr fp
   1cb20:	andeq	ip, r1, r4, ror fp
   1cb24:	muleq	r1, r8, fp
   1cb28:	andeq	ip, r1, r4, asr #23
   1cb2c:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1cb30:	andeq	ip, r1, r4, asr #24
   1cb34:	andeq	ip, r1, r4, asr #24
   1cb38:	andeq	ip, r1, ip, asr #24
   1cb3c:	andeq	ip, r1, ip, asr #24
   1cb40:	andeq	ip, r1, r8, asr #22
   1cb44:	andeq	ip, r1, r8, asr #22
   1cb48:	mov	r3, #1
   1cb4c:	strh	r3, [r2, #8]
   1cb50:	mov	r0, #0
   1cb54:	pop	{r4, r5, r6, pc}
   1cb58:	ldrsb	r4, [r0]
   1cb5c:	asr	r5, r4, #31
   1cb60:	strd	r4, [r2]
   1cb64:	mov	r3, #4
   1cb68:	strh	r3, [r2, #8]
   1cb6c:	mov	r0, r1
   1cb70:	pop	{r4, r5, r6, pc}
   1cb74:	ldrsb	r3, [r0]
   1cb78:	ldrb	r4, [r0, #1]
   1cb7c:	orr	r4, r4, r3, lsl #8
   1cb80:	asr	r5, r4, #31
   1cb84:	strd	r4, [r2]
   1cb88:	mov	r3, #4
   1cb8c:	strh	r3, [r2, #8]
   1cb90:	mov	r0, r1
   1cb94:	pop	{r4, r5, r6, pc}
   1cb98:	ldrb	r3, [r0, #1]
   1cb9c:	ldrb	r4, [r0, #2]
   1cba0:	orr	r4, r4, r3, lsl #8
   1cba4:	ldrsb	r3, [r0]
   1cba8:	orr	r4, r4, r3, lsl #16
   1cbac:	asr	r5, r4, #31
   1cbb0:	strd	r4, [r2]
   1cbb4:	mov	r3, #4
   1cbb8:	strh	r3, [r2, #8]
   1cbbc:	mov	r0, r1
   1cbc0:	pop	{r4, r5, r6, pc}
   1cbc4:	ldrb	r3, [r0, #1]
   1cbc8:	ldrb	r4, [r0, #2]
   1cbcc:	lsl	r4, r4, #8
   1cbd0:	orr	r4, r4, r3, lsl #16
   1cbd4:	ldrb	r3, [r0, #3]
   1cbd8:	orr	r4, r4, r3
   1cbdc:	ldrsb	r3, [r0]
   1cbe0:	orr	r4, r4, r3, lsl #24
   1cbe4:	asr	r5, r4, #31
   1cbe8:	strd	r4, [r2]
   1cbec:	mov	r3, #4
   1cbf0:	strh	r3, [r2, #8]
   1cbf4:	mov	r0, r1
   1cbf8:	pop	{r4, r5, r6, pc}
   1cbfc:	ldrb	r1, [r0, #2]
   1cc00:	ldrb	r3, [r0, #5]
   1cc04:	orr	r3, r3, r1, lsl #24
   1cc08:	ldrb	r1, [r0, #3]
   1cc0c:	orr	r3, r3, r1, lsl #16
   1cc10:	ldrb	r1, [r0, #4]
   1cc14:	orr	r3, r3, r1, lsl #8
   1cc18:	ldrsb	lr, [r0]
   1cc1c:	ldrb	ip, [r0, #1]
   1cc20:	mov	r0, #0
   1cc24:	orr	r1, ip, lr, lsl #8
   1cc28:	adds	r0, r0, r3
   1cc2c:	adc	r1, r1, #0
   1cc30:	strd	r0, [r2]
   1cc34:	mov	r3, #4
   1cc38:	strh	r3, [r2, #8]
   1cc3c:	mov	r0, #6
   1cc40:	pop	{r4, r5, r6, pc}
   1cc44:	bl	1ca68 <fputs@plt+0xb8d0>
   1cc48:	pop	{r4, r5, r6, pc}
   1cc4c:	sub	r1, r1, #8
   1cc50:	mov	r0, #0
   1cc54:	str	r1, [r2]
   1cc58:	str	r0, [r2, #4]
   1cc5c:	mov	r3, #4
   1cc60:	strh	r3, [r2, #8]
   1cc64:	pop	{r4, r5, r6, pc}
   1cc68:	str	r0, [r2, #16]
   1cc6c:	sub	r0, r1, #12
   1cc70:	lsr	r0, r0, #1
   1cc74:	str	r0, [r2, #12]
   1cc78:	and	r1, r1, #1
   1cc7c:	lsl	r1, r1, #1
   1cc80:	ldr	r3, [pc, #8]	; 1cc90 <fputs@plt+0xbaf8>
   1cc84:	ldrh	r3, [r3, r1]
   1cc88:	strh	r3, [r2, #8]
   1cc8c:	pop	{r4, r5, r6, pc}
   1cc90:	andeq	r1, r8, r8, lsl #28
   1cc94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cc98:	sub	sp, sp, #12
   1cc9c:	mov	r9, r0
   1cca0:	mov	fp, r1
   1cca4:	mov	r8, r2
   1cca8:	mov	sl, r3
   1ccac:	ldr	r4, [r3, #4]
   1ccb0:	mov	r3, #0
   1ccb4:	strb	r3, [sl, #10]
   1ccb8:	ldrb	r3, [r2]
   1ccbc:	tst	r3, #128	; 0x80
   1ccc0:	bne	1ccf4 <fputs@plt+0xbb5c>
   1ccc4:	str	r3, [sp, #4]
   1ccc8:	mov	r6, #1
   1cccc:	ldr	r7, [sp, #4]
   1ccd0:	cmp	r7, fp
   1ccd4:	movgt	r3, #0
   1ccd8:	movle	r3, #1
   1ccdc:	cmp	r6, r7
   1cce0:	movcs	r3, #0
   1cce4:	cmp	r3, #0
   1cce8:	beq	1cd94 <fputs@plt+0xbbfc>
   1ccec:	mov	r5, #0
   1ccf0:	b	1cd78 <fputs@plt+0xbbe0>
   1ccf4:	add	r1, sp, #4
   1ccf8:	mov	r0, r2
   1ccfc:	bl	14e1c <fputs@plt+0x3c84>
   1cd00:	mov	r6, r0
   1cd04:	b	1cccc <fputs@plt+0xbb34>
   1cd08:	mov	r1, sp
   1cd0c:	bl	14e1c <fputs@plt+0x3c84>
   1cd10:	add	r6, r6, r0
   1cd14:	ldrb	r3, [r9, #4]
   1cd18:	strb	r3, [r4, #10]
   1cd1c:	ldr	r3, [r9, #12]
   1cd20:	str	r3, [r4, #32]
   1cd24:	mov	r3, #0
   1cd28:	str	r3, [r4, #24]
   1cd2c:	mov	r2, r4
   1cd30:	ldr	r1, [sp]
   1cd34:	add	r0, r8, r7
   1cd38:	bl	1cb08 <fputs@plt+0xb970>
   1cd3c:	add	r7, r7, r0
   1cd40:	add	r4, r4, #40	; 0x28
   1cd44:	add	r5, r5, #1
   1cd48:	uxth	r5, r5
   1cd4c:	ldrh	r3, [sl, #8]
   1cd50:	cmp	r3, r5
   1cd54:	bls	1cd98 <fputs@plt+0xbc00>
   1cd58:	ldr	r3, [sp, #4]
   1cd5c:	cmp	r3, r6
   1cd60:	movls	r3, #0
   1cd64:	movhi	r3, #1
   1cd68:	cmp	fp, r7
   1cd6c:	movlt	r3, #0
   1cd70:	cmp	r3, #0
   1cd74:	beq	1cd98 <fputs@plt+0xbc00>
   1cd78:	add	r0, r8, r6
   1cd7c:	ldrb	r3, [r8, r6]
   1cd80:	tst	r3, #128	; 0x80
   1cd84:	bne	1cd08 <fputs@plt+0xbb70>
   1cd88:	str	r3, [sp]
   1cd8c:	mov	r0, #1
   1cd90:	b	1cd10 <fputs@plt+0xbb78>
   1cd94:	mov	r5, #0
   1cd98:	strh	r5, [sl, #8]
   1cd9c:	add	sp, sp, #12
   1cda0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cda4:	push	{r4, r5, r6, r7, lr}
   1cda8:	sub	sp, sp, #20
   1cdac:	mov	r4, r0
   1cdb0:	add	r3, sp, #4
   1cdb4:	ldr	r2, [pc, #160]	; 1ce5c <fputs@plt+0xbcc4>
   1cdb8:	ldm	r2, {r0, r1, r2}
   1cdbc:	stmia	r3!, {r0, r1}
   1cdc0:	strh	r2, [r3]
   1cdc4:	ldr	r5, [r4, #8]
   1cdc8:	ldrh	r7, [r4, #50]	; 0x32
   1cdcc:	cmp	r7, #5
   1cdd0:	movcs	r7, #5
   1cdd4:	ldr	r3, [r4, #12]
   1cdd8:	ldrsh	r3, [r3, #38]	; 0x26
   1cddc:	strh	r3, [r5]
   1cde0:	cmp	r3, #32
   1cde4:	sxthgt	r3, r3
   1cde8:	movle	r3, #33	; 0x21
   1cdec:	mov	r0, r5
   1cdf0:	strh	r3, [r0], #2
   1cdf4:	lsl	r6, r7, #1
   1cdf8:	mov	r2, r6
   1cdfc:	add	r1, sp, #4
   1ce00:	bl	11000 <memcpy@plt>
   1ce04:	add	r3, r7, #1
   1ce08:	ldrh	r1, [r4, #50]	; 0x32
   1ce0c:	cmp	r3, r1
   1ce10:	bgt	1ce40 <fputs@plt+0xbca8>
   1ce14:	add	r2, r5, r6
   1ce18:	rsb	r7, r7, r7, lsl #31
   1ce1c:	lsl	r0, r7, #1
   1ce20:	mov	ip, #23
   1ce24:	add	r2, r2, #2
   1ce28:	add	r1, r2, r0
   1ce2c:	strh	ip, [r1, r6]
   1ce30:	add	r3, r3, #1
   1ce34:	ldrh	r1, [r4, #50]	; 0x32
   1ce38:	cmp	r1, r3
   1ce3c:	bge	1ce24 <fputs@plt+0xbc8c>
   1ce40:	ldrb	r3, [r4, #54]	; 0x36
   1ce44:	cmp	r3, #0
   1ce48:	lslne	r1, r1, #1
   1ce4c:	movne	r3, #0
   1ce50:	strhne	r3, [r5, r1]
   1ce54:	add	sp, sp, #20
   1ce58:	pop	{r4, r5, r6, r7, pc}
   1ce5c:	andeq	r1, r8, ip, lsl #28
   1ce60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce64:	sub	sp, sp, #12
   1ce68:	subs	r7, r2, #0
   1ce6c:	ble	1cf38 <fputs@plt+0xbda0>
   1ce70:	ldr	r3, [r0]
   1ce74:	cmp	r3, #0
   1ce78:	bne	1cf38 <fputs@plt+0xbda0>
   1ce7c:	mov	r8, r1
   1ce80:	mov	r5, r0
   1ce84:	mov	r6, r7
   1ce88:	mov	r9, #0
   1ce8c:	b	1cea8 <fputs@plt+0xbd10>
   1ce90:	sub	r6, r6, r4
   1ce94:	cmp	r6, #0
   1ce98:	ble	1cf38 <fputs@plt+0xbda0>
   1ce9c:	ldr	r3, [r5]
   1cea0:	cmp	r3, #0
   1cea4:	bne	1cf38 <fputs@plt+0xbda0>
   1cea8:	ldr	r3, [r5, #16]
   1ceac:	ldr	r4, [r5, #8]
   1ceb0:	sub	r4, r4, r3
   1ceb4:	cmp	r4, r6
   1ceb8:	movge	r4, r6
   1cebc:	ldr	r0, [r5, #4]
   1cec0:	sub	r1, r7, r6
   1cec4:	mov	r2, r4
   1cec8:	add	r1, r8, r1
   1cecc:	add	r0, r0, r3
   1ced0:	bl	11000 <memcpy@plt>
   1ced4:	ldr	r2, [r5, #16]
   1ced8:	add	r2, r4, r2
   1cedc:	str	r2, [r5, #16]
   1cee0:	ldr	r3, [r5, #8]
   1cee4:	cmp	r2, r3
   1cee8:	bne	1ce90 <fputs@plt+0xbcf8>
   1ceec:	ldr	r3, [r5, #12]
   1cef0:	ldr	ip, [r5, #4]
   1cef4:	ldrd	r0, [r5, #24]
   1cef8:	adds	sl, r0, r3
   1cefc:	adc	fp, r1, r3, asr #31
   1cf00:	strd	sl, [sp]
   1cf04:	sub	r2, r2, r3
   1cf08:	add	r1, ip, r3
   1cf0c:	ldr	r0, [r5, #32]
   1cf10:	bl	1371c <fputs@plt+0x2584>
   1cf14:	str	r0, [r5]
   1cf18:	str	r9, [r5, #16]
   1cf1c:	str	r9, [r5, #12]
   1cf20:	ldr	r1, [r5, #8]
   1cf24:	ldrd	r2, [r5, #24]
   1cf28:	adds	sl, r2, r1
   1cf2c:	adc	fp, r3, r1, asr #31
   1cf30:	strd	sl, [r5, #24]
   1cf34:	b	1ce90 <fputs@plt+0xbcf8>
   1cf38:	add	sp, sp, #12
   1cf3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf40:	push	{r4, lr}
   1cf44:	sub	sp, sp, #16
   1cf48:	mov	r4, r0
   1cf4c:	add	r0, sp, #4
   1cf50:	bl	14be0 <fputs@plt+0x3a48>
   1cf54:	mov	r2, r0
   1cf58:	add	r1, sp, #4
   1cf5c:	mov	r0, r4
   1cf60:	bl	1ce60 <fputs@plt+0xbcc8>
   1cf64:	add	sp, sp, #16
   1cf68:	pop	{r4, pc}
   1cf6c:	push	{r4, r5, r6, r7, r8, lr}
   1cf70:	subs	r7, r1, #0
   1cf74:	beq	1cfb8 <fputs@plt+0xbe20>
   1cf78:	mov	r4, r2
   1cf7c:	mov	r5, r3
   1cf80:	adds	r2, r2, #1
   1cf84:	adc	r3, r3, #0
   1cf88:	bl	13b5c <fputs@plt+0x29c4>
   1cf8c:	subs	r6, r0, #0
   1cf90:	beq	1cfb0 <fputs@plt+0xbe18>
   1cf94:	mov	r5, r4
   1cf98:	mov	r2, r4
   1cf9c:	mov	r1, r7
   1cfa0:	mov	r0, r6
   1cfa4:	bl	11000 <memcpy@plt>
   1cfa8:	mov	r3, #0
   1cfac:	strb	r3, [r6, r4]
   1cfb0:	mov	r0, r6
   1cfb4:	pop	{r4, r5, r6, r7, r8, pc}
   1cfb8:	mov	r6, #0
   1cfbc:	b	1cfb0 <fputs@plt+0xbe18>
   1cfc0:	push	{r4, lr}
   1cfc4:	cmp	r1, #0
   1cfc8:	beq	1cfec <fputs@plt+0xbe54>
   1cfcc:	ldr	r2, [r1, #4]
   1cfd0:	mov	r3, #0
   1cfd4:	ldr	r1, [r1]
   1cfd8:	bl	1cf6c <fputs@plt+0xbdd4>
   1cfdc:	mov	r4, r0
   1cfe0:	bl	13e24 <fputs@plt+0x2c8c>
   1cfe4:	mov	r0, r4
   1cfe8:	pop	{r4, pc}
   1cfec:	mov	r4, #0
   1cff0:	b	1cfe4 <fputs@plt+0xbe4c>
   1cff4:	push	{r4, r5, r6, lr}
   1cff8:	subs	r4, r1, #0
   1cffc:	popeq	{r4, r5, r6, pc}
   1d000:	ldr	r5, [r4]
   1d004:	cmp	r5, #0
   1d008:	pople	{r4, r5, r6, pc}
   1d00c:	sub	r5, r5, #1
   1d010:	ldr	r3, [r2, #4]
   1d014:	cmp	r3, #1
   1d018:	beq	1d060 <fputs@plt+0xbec8>
   1d01c:	mov	r1, r2
   1d020:	ldr	r0, [r0]
   1d024:	bl	1cfc0 <fputs@plt+0xbe28>
   1d028:	add	r3, r5, #1
   1d02c:	add	r3, r3, r3, lsl #3
   1d030:	str	r0, [r4, r3, lsl #3]
   1d034:	add	r5, r5, r5, lsl #3
   1d038:	add	r4, r4, r5, lsl #3
   1d03c:	ldrb	r3, [r4, #45]	; 0x2d
   1d040:	bic	r3, r3, #2
   1d044:	cmp	r0, #0
   1d048:	movne	r0, #2
   1d04c:	moveq	r0, #0
   1d050:	orr	r0, r0, r3
   1d054:	strb	r0, [r4, #45]	; 0x2d
   1d058:	add	r4, r4, #40	; 0x28
   1d05c:	pop	{r4, r5, r6, pc}
   1d060:	ldr	r3, [r2]
   1d064:	cmp	r3, #0
   1d068:	bne	1d01c <fputs@plt+0xbe84>
   1d06c:	add	r5, r5, r5, lsl #3
   1d070:	add	r4, r4, r5, lsl #3
   1d074:	ldrb	r3, [r4, #45]	; 0x2d
   1d078:	orr	r3, r3, #1
   1d07c:	strb	r3, [r4, #45]	; 0x2d
   1d080:	add	r4, r4, #40	; 0x28
   1d084:	pop	{r4, r5, r6, pc}
   1d088:	cmp	r1, #0
   1d08c:	bxeq	lr
   1d090:	push	{r4, r5, r6, lr}
   1d094:	mov	r4, r3
   1d098:	mov	lr, r2
   1d09c:	ldr	ip, [r1]
   1d0a0:	add	ip, ip, ip, lsl #2
   1d0a4:	lsl	ip, ip, #2
   1d0a8:	sub	ip, ip, #20
   1d0ac:	ldr	r5, [r1, #4]
   1d0b0:	add	r5, r5, ip
   1d0b4:	ldr	r2, [r2, #4]
   1d0b8:	mov	r3, #0
   1d0bc:	ldr	r1, [lr]
   1d0c0:	ldr	r0, [r0]
   1d0c4:	bl	1cf6c <fputs@plt+0xbdd4>
   1d0c8:	str	r0, [r5, #4]
   1d0cc:	cmp	r0, #0
   1d0d0:	cmpne	r4, #0
   1d0d4:	popeq	{r4, r5, r6, pc}
   1d0d8:	bl	13e24 <fputs@plt+0x2c8c>
   1d0dc:	pop	{r4, r5, r6, pc}
   1d0e0:	push	{r4, r5, r6, r7, r8, lr}
   1d0e4:	sub	sp, sp, #8
   1d0e8:	mov	r4, r0
   1d0ec:	mov	r6, r1
   1d0f0:	mov	r8, r3
   1d0f4:	mov	r3, #0
   1d0f8:	str	r3, [sp, #4]
   1d0fc:	subs	r5, r2, #0
   1d100:	beq	1d254 <fputs@plt+0xc0bc>
   1d104:	cmp	r1, #132	; 0x84
   1d108:	beq	1d1c8 <fputs@plt+0xc030>
   1d10c:	ldr	r2, [r5, #4]
   1d110:	add	r7, r2, #1
   1d114:	add	r2, r2, #49	; 0x31
   1d118:	mov	r3, #0
   1d11c:	mov	r0, r4
   1d120:	bl	13b5c <fputs@plt+0x29c4>
   1d124:	subs	r4, r0, #0
   1d128:	beq	1d238 <fputs@plt+0xc0a0>
   1d12c:	mov	r2, #48	; 0x30
   1d130:	mov	r1, #0
   1d134:	mov	r0, r4
   1d138:	bl	10f64 <memset@plt>
   1d13c:	strb	r6, [r4]
   1d140:	mvn	r3, #0
   1d144:	strh	r3, [r4, #34]	; 0x22
   1d148:	cmp	r7, #0
   1d14c:	beq	1d21c <fputs@plt+0xc084>
   1d150:	add	r6, r4, #48	; 0x30
   1d154:	str	r6, [r4, #8]
   1d158:	ldr	r2, [r5, #4]
   1d15c:	cmp	r2, #0
   1d160:	bne	1d244 <fputs@plt+0xc0ac>
   1d164:	ldr	r3, [r5, #4]
   1d168:	mov	r2, #0
   1d16c:	strb	r2, [r6, r3]
   1d170:	cmp	r8, r2
   1d174:	cmpne	r7, #2
   1d178:	ble	1d230 <fputs@plt+0xc098>
   1d17c:	ldr	r3, [r5]
   1d180:	ldrb	r5, [r3]
   1d184:	cmp	r5, #39	; 0x27
   1d188:	beq	1d288 <fputs@plt+0xc0f0>
   1d18c:	cmp	r5, #91	; 0x5b
   1d190:	cmpne	r5, #34	; 0x22
   1d194:	moveq	r3, #1
   1d198:	movne	r3, #0
   1d19c:	cmp	r5, #96	; 0x60
   1d1a0:	orreq	r3, r3, #1
   1d1a4:	cmp	r3, r2
   1d1a8:	beq	1d230 <fputs@plt+0xc098>
   1d1ac:	ldr	r0, [r4, #8]
   1d1b0:	bl	13e24 <fputs@plt+0x2c8c>
   1d1b4:	cmp	r5, #34	; 0x22
   1d1b8:	ldreq	r3, [r4, #4]
   1d1bc:	orreq	r3, r3, #64	; 0x40
   1d1c0:	streq	r3, [r4, #4]
   1d1c4:	b	1d230 <fputs@plt+0xc098>
   1d1c8:	ldr	r0, [r5]
   1d1cc:	cmp	r0, r3
   1d1d0:	beq	1d10c <fputs@plt+0xbf74>
   1d1d4:	add	r1, sp, #4
   1d1d8:	bl	14ec0 <fputs@plt+0x3d28>
   1d1dc:	cmp	r0, #0
   1d1e0:	beq	1d10c <fputs@plt+0xbf74>
   1d1e4:	mov	r2, #48	; 0x30
   1d1e8:	mov	r3, #0
   1d1ec:	mov	r0, r4
   1d1f0:	bl	13b5c <fputs@plt+0x29c4>
   1d1f4:	subs	r4, r0, #0
   1d1f8:	beq	1d238 <fputs@plt+0xc0a0>
   1d1fc:	mov	r2, #48	; 0x30
   1d200:	mov	r1, #0
   1d204:	mov	r0, r4
   1d208:	bl	10f64 <memset@plt>
   1d20c:	mvn	r3, #123	; 0x7b
   1d210:	strb	r3, [r4]
   1d214:	mvn	r3, #0
   1d218:	strh	r3, [r4, #34]	; 0x22
   1d21c:	ldr	r3, [r4, #4]
   1d220:	orr	r3, r3, #1024	; 0x400
   1d224:	str	r3, [r4, #4]
   1d228:	ldr	r3, [sp, #4]
   1d22c:	str	r3, [r4, #8]
   1d230:	mov	r3, #1
   1d234:	str	r3, [r4, #24]
   1d238:	mov	r0, r4
   1d23c:	add	sp, sp, #8
   1d240:	pop	{r4, r5, r6, r7, r8, pc}
   1d244:	ldr	r1, [r5]
   1d248:	mov	r0, r6
   1d24c:	bl	11000 <memcpy@plt>
   1d250:	b	1d164 <fputs@plt+0xbfcc>
   1d254:	mov	r2, #48	; 0x30
   1d258:	mov	r3, #0
   1d25c:	bl	13b5c <fputs@plt+0x29c4>
   1d260:	subs	r4, r0, #0
   1d264:	beq	1d238 <fputs@plt+0xc0a0>
   1d268:	mov	r2, #48	; 0x30
   1d26c:	mov	r1, #0
   1d270:	mov	r0, r4
   1d274:	bl	10f64 <memset@plt>
   1d278:	strb	r6, [r4]
   1d27c:	mvn	r3, #0
   1d280:	strh	r3, [r4, #34]	; 0x22
   1d284:	b	1d230 <fputs@plt+0xc098>
   1d288:	ldr	r0, [r4, #8]
   1d28c:	bl	13e24 <fputs@plt+0x2c8c>
   1d290:	b	1d230 <fputs@plt+0xc098>
   1d294:	push	{r4, r5, r6, lr}
   1d298:	mov	r6, r1
   1d29c:	mov	r5, r2
   1d2a0:	mov	r4, r3
   1d2a4:	mov	r3, #0
   1d2a8:	mov	r2, r3
   1d2ac:	mov	r1, #152	; 0x98
   1d2b0:	bl	1d0e0 <fputs@plt+0xbf48>
   1d2b4:	cmp	r0, #0
   1d2b8:	popeq	{r4, r5, r6, pc}
   1d2bc:	add	r3, r5, r5, lsl #3
   1d2c0:	add	r3, r6, r3, lsl #3
   1d2c4:	ldr	r2, [r3, #24]
   1d2c8:	str	r2, [r0, #44]	; 0x2c
   1d2cc:	ldr	r3, [r3, #52]	; 0x34
   1d2d0:	str	r3, [r0, #28]
   1d2d4:	ldrsh	r3, [r2, #32]
   1d2d8:	cmp	r3, r4
   1d2dc:	mvneq	r3, #0
   1d2e0:	strheq	r3, [r0, #32]
   1d2e4:	beq	1d32c <fputs@plt+0xc194>
   1d2e8:	strh	r4, [r0, #32]
   1d2ec:	lsl	r3, r5, #3
   1d2f0:	add	r1, r3, r5
   1d2f4:	add	r1, r6, r1, lsl #3
   1d2f8:	mov	r6, r1
   1d2fc:	cmp	r4, #63	; 0x3f
   1d300:	movge	r4, #63	; 0x3f
   1d304:	mov	ip, #1
   1d308:	sub	r5, r4, #32
   1d30c:	rsb	lr, r4, #32
   1d310:	lsl	r3, ip, r5
   1d314:	orr	r3, r3, ip, lsr lr
   1d318:	lsl	r2, ip, r4
   1d31c:	ldrd	r4, [r1, #64]	; 0x40
   1d320:	orr	r2, r2, r4
   1d324:	orr	r3, r3, r5
   1d328:	strd	r2, [r1, #64]	; 0x40
   1d32c:	ldr	r3, [r0, #4]
   1d330:	orr	r3, r3, #4
   1d334:	str	r3, [r0, #4]
   1d338:	pop	{r4, r5, r6, pc}
   1d33c:	push	{r4, r5, lr}
   1d340:	sub	sp, sp, #12
   1d344:	mov	r4, r0
   1d348:	mov	r5, r1
   1d34c:	str	r2, [sp]
   1d350:	cmp	r2, #0
   1d354:	beq	1d380 <fputs@plt+0xc1e8>
   1d358:	mov	r0, r2
   1d35c:	bl	1b3e0 <fputs@plt+0xa248>
   1d360:	str	r0, [sp, #4]
   1d364:	mov	r3, #0
   1d368:	mov	r2, sp
   1d36c:	mov	r1, r5
   1d370:	mov	r0, r4
   1d374:	bl	1d0e0 <fputs@plt+0xbf48>
   1d378:	add	sp, sp, #12
   1d37c:	pop	{r4, r5, pc}
   1d380:	mov	r0, #0
   1d384:	b	1d360 <fputs@plt+0xc1c8>
   1d388:	push	{r4, r5, lr}
   1d38c:	sub	sp, sp, #12
   1d390:	mov	r5, r0
   1d394:	mov	r4, r1
   1d398:	str	r2, [sp]
   1d39c:	mov	r0, r2
   1d3a0:	bl	1b3e0 <fputs@plt+0xa248>
   1d3a4:	str	r0, [sp, #4]
   1d3a8:	cmp	r0, #0
   1d3ac:	bne	1d3bc <fputs@plt+0xc224>
   1d3b0:	mov	r0, r4
   1d3b4:	add	sp, sp, #12
   1d3b8:	pop	{r4, r5, pc}
   1d3bc:	mov	r3, #0
   1d3c0:	mov	r2, sp
   1d3c4:	mov	r1, #95	; 0x5f
   1d3c8:	ldr	r0, [r5]
   1d3cc:	bl	1d0e0 <fputs@plt+0xbf48>
   1d3d0:	cmp	r0, #0
   1d3d4:	strne	r4, [r0, #12]
   1d3d8:	ldrne	r3, [r0, #4]
   1d3dc:	orrne	r3, r3, #4352	; 0x1100
   1d3e0:	strne	r3, [r0, #4]
   1d3e4:	movne	r4, r0
   1d3e8:	b	1d3b0 <fputs@plt+0xc218>
   1d3ec:	push	{r4, r5, r6, r7, r8, lr}
   1d3f0:	mov	r5, r0
   1d3f4:	mov	r7, r1
   1d3f8:	mov	r8, r2
   1d3fc:	mov	r4, r3
   1d400:	ldr	r6, [r0]
   1d404:	mov	r2, #0
   1d408:	mov	r1, #157	; 0x9d
   1d40c:	mov	r0, r6
   1d410:	bl	1d33c <fputs@plt+0xc1a4>
   1d414:	cmp	r0, #0
   1d418:	popeq	{r4, r5, r6, r7, r8, pc}
   1d41c:	cmp	r4, #0
   1d420:	blt	1d46c <fputs@plt+0xc2d4>
   1d424:	ldrsh	r3, [r7, #32]
   1d428:	cmp	r3, r4
   1d42c:	beq	1d46c <fputs@plt+0xc2d4>
   1d430:	ldr	r3, [r7, #4]
   1d434:	add	r3, r3, r4, lsl #4
   1d438:	add	r4, r4, r8
   1d43c:	add	r4, r4, #1
   1d440:	str	r4, [r0, #28]
   1d444:	ldrb	r2, [r3, #13]
   1d448:	strb	r2, [r0, #1]
   1d44c:	ldr	r2, [r3, #8]
   1d450:	cmp	r2, #0
   1d454:	ldreq	r3, [r6, #8]
   1d458:	ldreq	r2, [r3]
   1d45c:	mov	r1, r0
   1d460:	mov	r0, r5
   1d464:	bl	1d388 <fputs@plt+0xc1f0>
   1d468:	pop	{r4, r5, r6, r7, r8, pc}
   1d46c:	str	r8, [r0, #28]
   1d470:	mov	r3, #68	; 0x44
   1d474:	strb	r3, [r0, #1]
   1d478:	pop	{r4, r5, r6, r7, r8, pc}
   1d47c:	push	{r4, lr}
   1d480:	mov	r4, r0
   1d484:	ldr	r3, [r0, #8]
   1d488:	cmp	r3, #0
   1d48c:	beq	1d4b4 <fputs@plt+0xc31c>
   1d490:	ldr	r2, [r0, #12]
   1d494:	mov	r1, #0
   1d498:	strb	r1, [r3, r2]
   1d49c:	ldr	r3, [r0, #20]
   1d4a0:	cmp	r3, r1
   1d4a4:	beq	1d4b4 <fputs@plt+0xc31c>
   1d4a8:	ldrb	r3, [r0, #25]
   1d4ac:	tst	r3, #4
   1d4b0:	beq	1d4bc <fputs@plt+0xc324>
   1d4b4:	ldr	r0, [r4, #8]
   1d4b8:	pop	{r4, pc}
   1d4bc:	ldr	r2, [r0, #12]
   1d4c0:	add	r2, r2, #1
   1d4c4:	mov	r3, r1
   1d4c8:	ldr	r0, [r0]
   1d4cc:	bl	13c08 <fputs@plt+0x2a70>
   1d4d0:	str	r0, [r4, #8]
   1d4d4:	cmp	r0, #0
   1d4d8:	beq	1d4fc <fputs@plt+0xc364>
   1d4dc:	ldr	r2, [r4, #12]
   1d4e0:	add	r2, r2, #1
   1d4e4:	ldr	r1, [r4, #4]
   1d4e8:	bl	11000 <memcpy@plt>
   1d4ec:	ldrb	r3, [r4, #25]
   1d4f0:	orr	r3, r3, #4
   1d4f4:	strb	r3, [r4, #25]
   1d4f8:	b	1d4b4 <fputs@plt+0xc31c>
   1d4fc:	mov	r3, #1
   1d500:	strb	r3, [r4, #24]
   1d504:	mov	r3, #0
   1d508:	str	r3, [r4, #16]
   1d50c:	b	1d4b4 <fputs@plt+0xc31c>
   1d510:	ldrh	r3, [r1, #52]	; 0x34
   1d514:	cmp	r3, r2
   1d518:	blt	1d524 <fputs@plt+0xc38c>
   1d51c:	mov	r0, #0
   1d520:	bx	lr
   1d524:	push	{r4, r5, r6, lr}
   1d528:	mov	r6, r2
   1d52c:	mov	r4, r1
   1d530:	rsb	r2, r2, r2, lsl #3
   1d534:	asr	r3, r2, #31
   1d538:	bl	1c1a4 <fputs@plt+0xb00c>
   1d53c:	subs	r5, r0, #0
   1d540:	beq	1d5a8 <fputs@plt+0xc410>
   1d544:	ldrh	r2, [r4, #52]	; 0x34
   1d548:	lsl	r2, r2, #2
   1d54c:	ldr	r1, [r4, #32]
   1d550:	mov	r0, r5
   1d554:	bl	11000 <memcpy@plt>
   1d558:	str	r5, [r4, #32]
   1d55c:	add	r5, r5, r6, lsl #2
   1d560:	ldrh	r2, [r4, #52]	; 0x34
   1d564:	lsl	r2, r2, #1
   1d568:	ldr	r1, [r4, #4]
   1d56c:	mov	r0, r5
   1d570:	bl	11000 <memcpy@plt>
   1d574:	str	r5, [r4, #4]
   1d578:	add	r5, r5, r6, lsl #1
   1d57c:	ldrh	r2, [r4, #52]	; 0x34
   1d580:	ldr	r1, [r4, #28]
   1d584:	mov	r0, r5
   1d588:	bl	11000 <memcpy@plt>
   1d58c:	str	r5, [r4, #28]
   1d590:	strh	r6, [r4, #52]	; 0x34
   1d594:	ldrb	r3, [r4, #55]	; 0x37
   1d598:	orr	r3, r3, #16
   1d59c:	strb	r3, [r4, #55]	; 0x37
   1d5a0:	mov	r0, #0
   1d5a4:	pop	{r4, r5, r6, pc}
   1d5a8:	mov	r0, #7
   1d5ac:	pop	{r4, r5, r6, pc}
   1d5b0:	push	{r4, r5, r6, r7, r8, lr}
   1d5b4:	mov	r7, r1
   1d5b8:	mov	r6, r2
   1d5bc:	ldr	r2, [r2, #4]
   1d5c0:	add	r2, r2, #37	; 0x25
   1d5c4:	mov	r3, #0
   1d5c8:	bl	1c1a4 <fputs@plt+0xb00c>
   1d5cc:	subs	r5, r0, #0
   1d5d0:	beq	1d5f8 <fputs@plt+0xc460>
   1d5d4:	add	r4, r5, #36	; 0x24
   1d5d8:	ldr	r2, [r6, #4]
   1d5dc:	ldr	r1, [r6]
   1d5e0:	mov	r0, r4
   1d5e4:	bl	11000 <memcpy@plt>
   1d5e8:	mov	r0, r4
   1d5ec:	bl	13e24 <fputs@plt+0x2c8c>
   1d5f0:	str	r4, [r5, #12]
   1d5f4:	strb	r7, [r5]
   1d5f8:	mov	r0, r5
   1d5fc:	pop	{r4, r5, r6, r7, r8, pc}
   1d600:	push	{r4, r5, r6, lr}
   1d604:	subs	r4, r1, #0
   1d608:	beq	1d64c <fputs@plt+0xc4b4>
   1d60c:	mov	r5, r0
   1d610:	mov	r0, r4
   1d614:	bl	1b3e0 <fputs@plt+0xa248>
   1d618:	add	r6, r0, #1
   1d61c:	mov	r2, r6
   1d620:	asr	r3, r6, #31
   1d624:	mov	r0, r5
   1d628:	bl	13c08 <fputs@plt+0x2a70>
   1d62c:	subs	r5, r0, #0
   1d630:	beq	1d644 <fputs@plt+0xc4ac>
   1d634:	mov	r2, r6
   1d638:	mov	r1, r4
   1d63c:	mov	r0, r5
   1d640:	bl	11000 <memcpy@plt>
   1d644:	mov	r0, r5
   1d648:	pop	{r4, r5, r6, pc}
   1d64c:	mov	r5, #0
   1d650:	b	1d644 <fputs@plt+0xc4ac>
   1d654:	push	{r4, r5, r6, r7, r8, lr}
   1d658:	subs	r6, r1, #0
   1d65c:	beq	1d6f8 <fputs@plt+0xc560>
   1d660:	mov	r5, #0
   1d664:	mov	r4, r5
   1d668:	ldr	r7, [pc, #160]	; 1d710 <fputs@plt+0xc578>
   1d66c:	ldr	r1, [r7, r5]
   1d670:	mov	r0, r6
   1d674:	bl	11174 <strcmp@plt>
   1d678:	cmp	r0, #0
   1d67c:	beq	1d698 <fputs@plt+0xc500>
   1d680:	add	r4, r4, #1
   1d684:	add	r5, r5, #12
   1d688:	cmp	r4, #27
   1d68c:	bne	1d66c <fputs@plt+0xc4d4>
   1d690:	mov	r0, #0
   1d694:	pop	{r4, r5, r6, r7, r8, pc}
   1d698:	add	r3, r4, #1
   1d69c:	cmp	r3, #27
   1d6a0:	bgt	1d708 <fputs@plt+0xc570>
   1d6a4:	add	r2, r3, r3, lsl #1
   1d6a8:	ldr	r1, [pc, #100]	; 1d714 <fputs@plt+0xc57c>
   1d6ac:	add	r2, r1, r2, lsl #2
   1d6b0:	ldr	r2, [r2, #276]	; 0x114
   1d6b4:	cmp	r2, #0
   1d6b8:	bne	1d6e4 <fputs@plt+0xc54c>
   1d6bc:	add	r2, r3, r3, lsl #1
   1d6c0:	ldr	r1, [pc, #72]	; 1d710 <fputs@plt+0xc578>
   1d6c4:	add	r2, r1, r2, lsl #2
   1d6c8:	add	r3, r3, #1
   1d6cc:	cmp	r3, #27
   1d6d0:	bgt	1d700 <fputs@plt+0xc568>
   1d6d4:	add	r2, r2, #12
   1d6d8:	ldr	r1, [r2, #4]
   1d6dc:	cmp	r1, #0
   1d6e0:	beq	1d6c8 <fputs@plt+0xc530>
   1d6e4:	add	r3, r3, r3, lsl #1
   1d6e8:	ldr	r2, [pc, #36]	; 1d714 <fputs@plt+0xc57c>
   1d6ec:	add	r3, r2, r3, lsl #2
   1d6f0:	ldr	r0, [r3, #272]	; 0x110
   1d6f4:	pop	{r4, r5, r6, r7, r8, pc}
   1d6f8:	mov	r3, #0
   1d6fc:	b	1d6a4 <fputs@plt+0xc50c>
   1d700:	mov	r0, #0
   1d704:	pop	{r4, r5, r6, r7, r8, pc}
   1d708:	mov	r0, #0
   1d70c:	pop	{r4, r5, r6, r7, r8, pc}
   1d710:	andeq	sl, r9, r8, asr #4
   1d714:	andeq	sl, r9, r8, lsr r1
   1d718:	push	{r4, r5, r6, r7, r8, lr}
   1d71c:	mov	r7, r1
   1d720:	mov	r5, #0
   1d724:	mov	r4, r5
   1d728:	ldr	r6, [pc, #60]	; 1d76c <fputs@plt+0xc5d4>
   1d72c:	ldr	r1, [r6, r5]
   1d730:	mov	r0, r7
   1d734:	bl	11174 <strcmp@plt>
   1d738:	cmp	r0, #0
   1d73c:	beq	1d758 <fputs@plt+0xc5c0>
   1d740:	add	r4, r4, #1
   1d744:	add	r5, r5, #12
   1d748:	cmp	r4, #28
   1d74c:	bne	1d72c <fputs@plt+0xc594>
   1d750:	mov	r0, #0
   1d754:	pop	{r4, r5, r6, r7, r8, pc}
   1d758:	add	r4, r4, r4, lsl #1
   1d75c:	ldr	r3, [pc, #12]	; 1d770 <fputs@plt+0xc5d8>
   1d760:	add	r4, r3, r4, lsl #2
   1d764:	ldr	r0, [r4, #276]	; 0x114
   1d768:	pop	{r4, r5, r6, r7, r8, pc}
   1d76c:	andeq	sl, r9, r8, asr #4
   1d770:	andeq	sl, r9, r8, lsr r1
   1d774:	push	{r4, r5, r6, r7, r8, lr}
   1d778:	subs	r6, r1, #0
   1d77c:	beq	1d7bc <fputs@plt+0xc624>
   1d780:	mov	r8, r2
   1d784:	mov	r5, #0
   1d788:	mov	r4, r5
   1d78c:	ldr	r7, [pc, #160]	; 1d834 <fputs@plt+0xc69c>
   1d790:	ldr	r1, [r7, r5]
   1d794:	mov	r0, r6
   1d798:	bl	11174 <strcmp@plt>
   1d79c:	cmp	r0, #0
   1d7a0:	beq	1d7e8 <fputs@plt+0xc650>
   1d7a4:	add	r4, r4, #1
   1d7a8:	add	r5, r5, #12
   1d7ac:	cmp	r4, #28
   1d7b0:	bne	1d790 <fputs@plt+0xc5f8>
   1d7b4:	mov	r0, #12
   1d7b8:	pop	{r4, r5, r6, r7, r8, pc}
   1d7bc:	ldr	r1, [pc, #116]	; 1d838 <fputs@plt+0xc6a0>
   1d7c0:	add	r3, r1, #272	; 0x110
   1d7c4:	add	r1, r1, #608	; 0x260
   1d7c8:	ldr	r2, [r3, #8]
   1d7cc:	cmp	r2, #0
   1d7d0:	strne	r2, [r3, #4]
   1d7d4:	add	r3, r3, #12
   1d7d8:	cmp	r3, r1
   1d7dc:	bne	1d7c8 <fputs@plt+0xc630>
   1d7e0:	mov	r0, #0
   1d7e4:	pop	{r4, r5, r6, r7, r8, pc}
   1d7e8:	add	r3, r4, r4, lsl #1
   1d7ec:	ldr	r2, [pc, #68]	; 1d838 <fputs@plt+0xc6a0>
   1d7f0:	add	r3, r2, r3, lsl #2
   1d7f4:	ldr	r3, [r3, #280]	; 0x118
   1d7f8:	cmp	r3, #0
   1d7fc:	addeq	r3, r4, r4, lsl #1
   1d800:	addeq	r3, r2, r3, lsl #2
   1d804:	ldreq	r2, [r3, #276]	; 0x114
   1d808:	streq	r2, [r3, #280]	; 0x118
   1d80c:	cmp	r8, #0
   1d810:	addeq	r3, r4, r4, lsl #1
   1d814:	ldreq	r2, [pc, #28]	; 1d838 <fputs@plt+0xc6a0>
   1d818:	addeq	r3, r2, r3, lsl #2
   1d81c:	ldreq	r8, [r3, #280]	; 0x118
   1d820:	add	r4, r4, r4, lsl #1
   1d824:	ldr	r3, [pc, #12]	; 1d838 <fputs@plt+0xc6a0>
   1d828:	add	r4, r3, r4, lsl #2
   1d82c:	str	r8, [r4, #276]	; 0x114
   1d830:	pop	{r4, r5, r6, r7, r8, pc}
   1d834:	andeq	sl, r9, r8, asr #4
   1d838:	andeq	sl, r9, r8, lsr r1
   1d83c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d840:	mov	sl, r0
   1d844:	mov	r4, r1
   1d848:	cmp	r1, #0
   1d84c:	cmpne	r0, #0
   1d850:	bne	1d864 <fputs@plt+0xc6cc>
   1d854:	cmp	r0, r1
   1d858:	movne	r0, #2
   1d85c:	moveq	r0, #0
   1d860:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d864:	ldr	r7, [r0, #4]
   1d868:	ldr	r5, [r1, #4]
   1d86c:	orr	r8, r7, r5
   1d870:	tst	r8, #1024	; 0x400
   1d874:	beq	1d8a4 <fputs@plt+0xc70c>
   1d878:	and	r5, r5, #1024	; 0x400
   1d87c:	tst	r5, r7
   1d880:	bne	1d88c <fputs@plt+0xc6f4>
   1d884:	mov	r0, #2
   1d888:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d88c:	ldr	r3, [r0, #8]
   1d890:	ldr	r0, [r1, #8]
   1d894:	cmp	r3, r0
   1d898:	movne	r0, #2
   1d89c:	moveq	r0, #0
   1d8a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8a4:	mov	r6, r2
   1d8a8:	ldrb	r9, [r0]
   1d8ac:	ldrb	fp, [r1]
   1d8b0:	cmp	r9, fp
   1d8b4:	beq	1d908 <fputs@plt+0xc770>
   1d8b8:	cmp	r9, #95	; 0x5f
   1d8bc:	beq	1d8d0 <fputs@plt+0xc738>
   1d8c0:	cmp	fp, #95	; 0x5f
   1d8c4:	beq	1d8e8 <fputs@plt+0xc750>
   1d8c8:	mov	r0, #2
   1d8cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8d0:	ldr	r0, [r0, #12]
   1d8d4:	bl	1d83c <fputs@plt+0xc6a4>
   1d8d8:	cmp	r0, #1
   1d8dc:	bgt	1d8c0 <fputs@plt+0xc728>
   1d8e0:	mov	r0, #1
   1d8e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8e8:	mov	r2, r6
   1d8ec:	ldr	r1, [r4, #12]
   1d8f0:	mov	r0, sl
   1d8f4:	bl	1d83c <fputs@plt+0xc6a4>
   1d8f8:	cmp	r0, #1
   1d8fc:	movle	r0, #1
   1d900:	movgt	r0, #2
   1d904:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d908:	and	r3, r9, #253	; 0xfd
   1d90c:	cmp	r3, #152	; 0x98
   1d910:	beq	1d960 <fputs@plt+0xc7c8>
   1d914:	ldr	r0, [r0, #8]
   1d918:	cmp	r0, #0
   1d91c:	beq	1d960 <fputs@plt+0xc7c8>
   1d920:	cmp	r9, #151	; 0x97
   1d924:	beq	1d948 <fputs@plt+0xc7b0>
   1d928:	ldr	r1, [r1, #8]
   1d92c:	bl	11174 <strcmp@plt>
   1d930:	cmp	r0, #0
   1d934:	beq	1d960 <fputs@plt+0xc7c8>
   1d938:	cmp	r9, #95	; 0x5f
   1d93c:	moveq	r0, #1
   1d940:	movne	r0, #2
   1d944:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d948:	ldr	r1, [r1, #8]
   1d94c:	bl	13ec8 <fputs@plt+0x2d30>
   1d950:	cmp	r0, #0
   1d954:	beq	1d960 <fputs@plt+0xc7c8>
   1d958:	mov	r0, #2
   1d95c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d960:	eor	r5, r5, r7
   1d964:	tst	r5, #16
   1d968:	beq	1d974 <fputs@plt+0xc7dc>
   1d96c:	mov	r0, #2
   1d970:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d974:	tst	r8, #16384	; 0x4000
   1d978:	bne	1da48 <fputs@plt+0xc8b0>
   1d97c:	tst	r8, #2048	; 0x800
   1d980:	beq	1d98c <fputs@plt+0xc7f4>
   1d984:	mov	r0, #2
   1d988:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d98c:	mov	r2, r6
   1d990:	ldr	r1, [r4, #12]
   1d994:	ldr	r0, [sl, #12]
   1d998:	bl	1d83c <fputs@plt+0xc6a4>
   1d99c:	cmp	r0, #0
   1d9a0:	beq	1d9ac <fputs@plt+0xc814>
   1d9a4:	mov	r0, #2
   1d9a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9ac:	mov	r2, r6
   1d9b0:	ldr	r1, [r4, #16]
   1d9b4:	ldr	r0, [sl, #16]
   1d9b8:	bl	1d83c <fputs@plt+0xc6a4>
   1d9bc:	cmp	r0, #0
   1d9c0:	beq	1d9cc <fputs@plt+0xc834>
   1d9c4:	mov	r0, #2
   1d9c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9cc:	mov	r2, r6
   1d9d0:	ldr	r1, [r4, #20]
   1d9d4:	ldr	r0, [sl, #20]
   1d9d8:	bl	1da58 <fputs@plt+0xc8c0>
   1d9dc:	cmp	r0, #0
   1d9e0:	beq	1d9ec <fputs@plt+0xc854>
   1d9e4:	mov	r0, #2
   1d9e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9ec:	lsr	r3, r8, #13
   1d9f0:	eor	r3, r3, #1
   1d9f4:	cmp	r9, #97	; 0x61
   1d9f8:	moveq	r9, #0
   1d9fc:	andne	r9, r3, #1
   1da00:	cmp	r9, #0
   1da04:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da08:	ldrsh	r2, [sl, #32]
   1da0c:	ldrsh	r3, [r4, #32]
   1da10:	cmp	r2, r3
   1da14:	bne	1da50 <fputs@plt+0xc8b8>
   1da18:	ldr	r2, [sl, #28]
   1da1c:	ldr	r3, [r4, #28]
   1da20:	cmp	r2, r3
   1da24:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da28:	mvn	r3, r3
   1da2c:	lsr	r3, r3, #31
   1da30:	cmp	r6, r2
   1da34:	moveq	r6, r3
   1da38:	orrne	r6, r3, #1
   1da3c:	cmp	r6, #0
   1da40:	movne	r0, #2
   1da44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da48:	mov	r0, #0
   1da4c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da50:	mov	r0, #2
   1da54:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1da5c:	mov	r6, r0
   1da60:	clz	r0, r0
   1da64:	lsr	r0, r0, #5
   1da68:	mov	r8, r1
   1da6c:	clz	r1, r1
   1da70:	lsr	r1, r1, #5
   1da74:	tst	r0, r1
   1da78:	bne	1daf8 <fputs@plt+0xc960>
   1da7c:	orrs	r3, r0, r1
   1da80:	bne	1db00 <fputs@plt+0xc968>
   1da84:	ldr	r7, [r6]
   1da88:	ldr	r1, [r8]
   1da8c:	cmp	r7, r1
   1da90:	moveq	r5, r2
   1da94:	moveq	r4, #0
   1da98:	moveq	r9, #20
   1da9c:	beq	1dae8 <fputs@plt+0xc950>
   1daa0:	mov	r0, #1
   1daa4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1daa8:	mul	r3, r9, r4
   1daac:	ldr	r2, [r6, #4]
   1dab0:	add	lr, r2, r3
   1dab4:	ldr	r0, [r2, r3]
   1dab8:	ldr	r2, [r8, #4]
   1dabc:	add	ip, r2, r3
   1dac0:	ldr	r1, [r2, r3]
   1dac4:	ldrb	r2, [lr, #12]
   1dac8:	ldrb	r3, [ip, #12]
   1dacc:	cmp	r2, r3
   1dad0:	bne	1db08 <fputs@plt+0xc970>
   1dad4:	mov	r2, r5
   1dad8:	bl	1d83c <fputs@plt+0xc6a4>
   1dadc:	cmp	r0, #0
   1dae0:	bne	1db10 <fputs@plt+0xc978>
   1dae4:	add	r4, r4, #1
   1dae8:	cmp	r4, r7
   1daec:	blt	1daa8 <fputs@plt+0xc910>
   1daf0:	mov	r0, #0
   1daf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1daf8:	mov	r0, #0
   1dafc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db00:	mov	r0, #1
   1db04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db08:	mov	r0, #1
   1db0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db10:	mov	r0, #1
   1db14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1db1c:	ldr	r8, [sp, #32]
   1db20:	ldrb	r1, [r8]
   1db24:	cmp	r1, #152	; 0x98
   1db28:	beq	1db9c <fputs@plt+0xca04>
   1db2c:	orrs	r1, r2, r3
   1db30:	beq	1dc50 <fputs@plt+0xcab8>
   1db34:	subs	r4, r2, #1
   1db38:	sbc	r5, r3, #0
   1db3c:	and	r4, r4, r2
   1db40:	and	r5, r5, r3
   1db44:	orrs	r1, r4, r5
   1db48:	bne	1dc58 <fputs@plt+0xcac0>
   1db4c:	cmp	r3, #0
   1db50:	cmpeq	r2, #1
   1db54:	bls	1dbbc <fputs@plt+0xca24>
   1db58:	mov	r1, #0
   1db5c:	add	r1, r1, #1
   1db60:	lsrs	r3, r3, #1
   1db64:	rrx	r2, r2
   1db68:	cmp	r3, #0
   1db6c:	cmpeq	r2, #1
   1db70:	bhi	1db5c <fputs@plt+0xc9c4>
   1db74:	lsl	r3, r1, #3
   1db78:	add	r2, r3, r1
   1db7c:	add	r2, r0, r2, lsl #3
   1db80:	ldr	sl, [r2, #52]	; 0x34
   1db84:	ldr	r3, [r2, #24]
   1db88:	ldr	r7, [r3, #8]
   1db8c:	cmp	r7, #0
   1db90:	bne	1dc20 <fputs@plt+0xca88>
   1db94:	mov	r0, #0
   1db98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db9c:	ldr	r3, [r8, #28]
   1dba0:	ldr	r2, [sp, #36]	; 0x24
   1dba4:	str	r3, [r2]
   1dba8:	ldrsh	r3, [r8, #32]
   1dbac:	ldr	r2, [sp, #40]	; 0x28
   1dbb0:	str	r3, [r2]
   1dbb4:	mov	r0, #1
   1dbb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dbbc:	mov	r1, #0
   1dbc0:	b	1db74 <fputs@plt+0xc9dc>
   1dbc4:	add	r5, r5, #20
   1dbc8:	cmp	r6, r4
   1dbcc:	beq	1dc14 <fputs@plt+0xca7c>
   1dbd0:	ldrsh	r3, [r4], #2
   1dbd4:	cmn	r3, #2
   1dbd8:	bne	1dbc4 <fputs@plt+0xca2c>
   1dbdc:	ldr	r3, [r9, #4]
   1dbe0:	mov	r2, sl
   1dbe4:	ldr	r1, [r3, r5]
   1dbe8:	mov	r0, r8
   1dbec:	bl	1d83c <fputs@plt+0xc6a4>
   1dbf0:	cmp	r0, #0
   1dbf4:	bne	1dbc4 <fputs@plt+0xca2c>
   1dbf8:	ldr	r3, [sp, #36]	; 0x24
   1dbfc:	str	sl, [r3]
   1dc00:	mvn	r3, #1
   1dc04:	ldr	r2, [sp, #40]	; 0x28
   1dc08:	str	r3, [r2]
   1dc0c:	mov	r0, #1
   1dc10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc14:	ldr	r7, [r7, #20]
   1dc18:	cmp	r7, #0
   1dc1c:	beq	1dc48 <fputs@plt+0xcab0>
   1dc20:	ldr	r9, [r7, #40]	; 0x28
   1dc24:	cmp	r9, #0
   1dc28:	beq	1dc14 <fputs@plt+0xca7c>
   1dc2c:	ldrh	r6, [r7, #50]	; 0x32
   1dc30:	cmp	r6, #0
   1dc34:	ble	1dc14 <fputs@plt+0xca7c>
   1dc38:	ldr	r4, [r7, #4]
   1dc3c:	add	r6, r4, r6, lsl #1
   1dc40:	mov	r5, #0
   1dc44:	b	1dbd0 <fputs@plt+0xca38>
   1dc48:	mov	r0, #0
   1dc4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc50:	mov	r0, #0
   1dc54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc58:	mov	r0, #0
   1dc5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc60:	push	{r4, r5, r6, lr}
   1dc64:	mov	r5, r0
   1dc68:	mov	r4, r1
   1dc6c:	mov	r6, r2
   1dc70:	bl	1d83c <fputs@plt+0xc6a4>
   1dc74:	cmp	r0, #0
   1dc78:	beq	1dd04 <fputs@plt+0xcb6c>
   1dc7c:	ldrb	r3, [r4]
   1dc80:	cmp	r3, #71	; 0x47
   1dc84:	beq	1dc98 <fputs@plt+0xcb00>
   1dc88:	cmp	r3, #77	; 0x4d
   1dc8c:	beq	1dcd4 <fputs@plt+0xcb3c>
   1dc90:	mov	r0, #0
   1dc94:	pop	{r4, r5, r6, pc}
   1dc98:	mov	r2, r6
   1dc9c:	ldr	r1, [r4, #12]
   1dca0:	mov	r0, r5
   1dca4:	bl	1dc60 <fputs@plt+0xcac8>
   1dca8:	cmp	r0, #0
   1dcac:	beq	1dcb8 <fputs@plt+0xcb20>
   1dcb0:	mov	r0, #1
   1dcb4:	pop	{r4, r5, r6, pc}
   1dcb8:	mov	r2, r6
   1dcbc:	ldr	r1, [r4, #16]
   1dcc0:	mov	r0, r5
   1dcc4:	bl	1dc60 <fputs@plt+0xcac8>
   1dcc8:	adds	r0, r0, #0
   1dccc:	movne	r0, #1
   1dcd0:	pop	{r4, r5, r6, pc}
   1dcd4:	mov	r2, r6
   1dcd8:	ldr	r1, [r4, #12]
   1dcdc:	ldr	r0, [r5, #12]
   1dce0:	bl	1d83c <fputs@plt+0xc6a4>
   1dce4:	cmp	r0, #0
   1dce8:	bne	1dd0c <fputs@plt+0xcb74>
   1dcec:	ldrb	r0, [r5]
   1dcf0:	cmp	r0, #76	; 0x4c
   1dcf4:	cmpne	r0, #73	; 0x49
   1dcf8:	movne	r0, #1
   1dcfc:	moveq	r0, #0
   1dd00:	pop	{r4, r5, r6, pc}
   1dd04:	mov	r0, #1
   1dd08:	pop	{r4, r5, r6, pc}
   1dd0c:	mov	r0, #0
   1dd10:	pop	{r4, r5, r6, pc}
   1dd14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd18:	mov	r8, r0
   1dd1c:	mov	r6, r1
   1dd20:	mov	r4, r2
   1dd24:	ldrb	r3, [r2]
   1dd28:	cmp	r3, #72	; 0x48
   1dd2c:	bne	1dd58 <fputs@plt+0xcbc0>
   1dd30:	ldr	r2, [r4, #12]
   1dd34:	mov	r1, r6
   1dd38:	mov	r0, r8
   1dd3c:	bl	1dd14 <fputs@plt+0xcb7c>
   1dd40:	cmp	r0, #0
   1dd44:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dd48:	ldr	r4, [r4, #16]
   1dd4c:	ldrb	r3, [r4]
   1dd50:	cmp	r3, #72	; 0x48
   1dd54:	beq	1dd30 <fputs@plt+0xcb98>
   1dd58:	ldr	r5, [r6, #20]
   1dd5c:	ldr	r9, [r6, #12]
   1dd60:	cmp	r9, #0
   1dd64:	ble	1ddc8 <fputs@plt+0xcc30>
   1dd68:	add	r5, r5, #48	; 0x30
   1dd6c:	mov	r7, #0
   1dd70:	b	1dd84 <fputs@plt+0xcbec>
   1dd74:	add	r7, r7, #1
   1dd78:	add	r5, r5, #48	; 0x30
   1dd7c:	cmp	r7, r9
   1dd80:	beq	1ddc0 <fputs@plt+0xcc28>
   1dd84:	ldr	r6, [r5, #-48]	; 0xffffffd0
   1dd88:	mov	r2, r8
   1dd8c:	mov	r1, r4
   1dd90:	mov	r0, r6
   1dd94:	bl	1dc60 <fputs@plt+0xcac8>
   1dd98:	cmp	r0, #0
   1dd9c:	beq	1dd74 <fputs@plt+0xcbdc>
   1dda0:	ldr	r3, [r6, #4]
   1dda4:	tst	r3, #1
   1dda8:	beq	1ddd0 <fputs@plt+0xcc38>
   1ddac:	ldrsh	r3, [r6, #36]	; 0x24
   1ddb0:	cmp	r8, r3
   1ddb4:	bne	1dd74 <fputs@plt+0xcbdc>
   1ddb8:	mov	r0, #1
   1ddbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddc0:	mov	r0, #0
   1ddc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddc8:	mov	r0, #0
   1ddcc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddd0:	mov	r0, #1
   1ddd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddd8:	push	{r1, r2, r3}
   1dddc:	push	{r4, r5, r6, r7, r8, r9, lr}
   1dde0:	sub	sp, sp, #8
   1dde4:	add	r3, sp, #40	; 0x28
   1dde8:	str	r3, [sp, #4]
   1ddec:	ldr	r5, [sp, #36]	; 0x24
   1ddf0:	add	r5, r5, #4
   1ddf4:	mov	r7, #0
   1ddf8:	mov	r9, r7
   1ddfc:	ldr	lr, [pc, #276]	; 1df18 <fputs@plt+0xcd80>
   1de00:	add	r6, lr, #2656	; 0xa60
   1de04:	add	r6, r6, #8
   1de08:	mov	r8, r5
   1de0c:	ldrb	r3, [r5, #-4]
   1de10:	ldrb	r4, [r5, #-3]
   1de14:	sub	r4, r4, #48	; 0x30
   1de18:	uxtb	r4, r4
   1de1c:	sub	ip, r3, #49	; 0x31
   1de20:	uxtb	ip, ip
   1de24:	cmp	r3, #48	; 0x30
   1de28:	beq	1deec <fputs@plt+0xcd54>
   1de2c:	ldrb	r1, [r0]
   1de30:	add	r3, lr, r1
   1de34:	ldrb	r3, [r3, #320]	; 0x140
   1de38:	tst	r3, #4
   1de3c:	beq	1de80 <fputs@plt+0xcce8>
   1de40:	add	r2, r0, #1
   1de44:	add	ip, ip, #1
   1de48:	add	ip, r0, ip
   1de4c:	mov	r3, r9
   1de50:	add	r3, r3, r3, lsl #2
   1de54:	add	r3, r1, r3, lsl #1
   1de58:	sub	r3, r3, #48	; 0x30
   1de5c:	mov	r0, r2
   1de60:	cmp	ip, r2
   1de64:	beq	1de94 <fputs@plt+0xccfc>
   1de68:	add	r2, r2, #1
   1de6c:	ldrb	r1, [r0]
   1de70:	add	r0, lr, r1
   1de74:	ldrb	r0, [r0, #320]	; 0x140
   1de78:	tst	r0, #4
   1de7c:	bne	1de50 <fputs@plt+0xccb8>
   1de80:	mov	r0, r7
   1de84:	add	sp, sp, #8
   1de88:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1de8c:	add	sp, sp, #12
   1de90:	bx	lr
   1de94:	cmp	r4, r3
   1de98:	bgt	1de80 <fputs@plt+0xcce8>
   1de9c:	ldrb	r2, [r8, #-2]
   1dea0:	add	r2, r6, r2, lsl #1
   1dea4:	ldrh	r2, [r2, #-194]	; 0xffffff3e
   1dea8:	cmp	r2, r3
   1deac:	blt	1de80 <fputs@plt+0xcce8>
   1deb0:	ldrb	r2, [r8, #-1]
   1deb4:	cmp	r2, #0
   1deb8:	beq	1defc <fputs@plt+0xcd64>
   1debc:	add	r5, r5, #4
   1dec0:	ldrb	r1, [r0]
   1dec4:	cmp	r1, r2
   1dec8:	bne	1de80 <fputs@plt+0xcce8>
   1decc:	ldr	r2, [sp, #4]
   1ded0:	add	r1, r2, #4
   1ded4:	str	r1, [sp, #4]
   1ded8:	ldr	r2, [r2]
   1dedc:	str	r3, [r2]
   1dee0:	add	r0, r0, #1
   1dee4:	add	r7, r7, #1
   1dee8:	b	1de08 <fputs@plt+0xcc70>
   1deec:	cmp	r4, #0
   1def0:	bgt	1de80 <fputs@plt+0xcce8>
   1def4:	mov	r3, r9
   1def8:	b	1deb0 <fputs@plt+0xcd18>
   1defc:	ldr	r2, [sp, #4]
   1df00:	add	r1, r2, #4
   1df04:	str	r1, [sp, #4]
   1df08:	ldr	r2, [r2]
   1df0c:	str	r3, [r2]
   1df10:	add	r7, r7, #1
   1df14:	b	1de80 <fputs@plt+0xcce8>
   1df18:			; <UNDEFINED> instruction: 0x000813b0
   1df1c:	push	{r4, r5, r6, lr}
   1df20:	sub	sp, sp, #24
   1df24:	mov	r6, r0
   1df28:	mov	r5, r1
   1df2c:	add	r3, sp, #16
   1df30:	add	r2, sp, #20
   1df34:	ldr	r1, [pc, #556]	; 1e168 <fputs@plt+0xcfd0>
   1df38:	bl	1ddd8 <fputs@plt+0xcc40>
   1df3c:	cmp	r0, #2
   1df40:	movne	r0, #1
   1df44:	beq	1df50 <fputs@plt+0xcdb8>
   1df48:	add	sp, sp, #24
   1df4c:	pop	{r4, r5, r6, pc}
   1df50:	add	r4, r6, #5
   1df54:	ldrb	r3, [r6, #5]
   1df58:	cmp	r3, #58	; 0x3a
   1df5c:	beq	1e058 <fputs@plt+0xcec0>
   1df60:	mov	r3, #0
   1df64:	str	r3, [sp, #12]
   1df68:	vldr	d6, [pc, #472]	; 1e148 <fputs@plt+0xcfb0>
   1df6c:	mov	r3, #0
   1df70:	strb	r3, [r5, #42]	; 0x2a
   1df74:	mov	r3, #1
   1df78:	strb	r3, [r5, #41]	; 0x29
   1df7c:	ldr	r3, [sp, #20]
   1df80:	str	r3, [r5, #20]
   1df84:	ldr	r3, [sp, #16]
   1df88:	str	r3, [r5, #24]
   1df8c:	vldr	s15, [sp, #12]
   1df90:	vcvt.f64.s32	d7, s15
   1df94:	vadd.f64	d7, d7, d6
   1df98:	vstr	d7, [r5, #32]
   1df9c:	ldrb	r2, [r4]
   1dfa0:	ldr	r3, [pc, #452]	; 1e16c <fputs@plt+0xcfd4>
   1dfa4:	add	r3, r3, r2
   1dfa8:	ldrb	r3, [r3, #320]	; 0x140
   1dfac:	tst	r3, #1
   1dfb0:	beq	1dfcc <fputs@plt+0xce34>
   1dfb4:	ldr	r2, [pc, #432]	; 1e16c <fputs@plt+0xcfd4>
   1dfb8:	ldrb	r3, [r4, #1]!
   1dfbc:	add	r3, r2, r3
   1dfc0:	ldrb	r3, [r3, #320]	; 0x140
   1dfc4:	tst	r3, #1
   1dfc8:	bne	1dfb8 <fputs@plt+0xce20>
   1dfcc:	mov	r3, #0
   1dfd0:	str	r3, [r5, #28]
   1dfd4:	ldrb	r0, [r4]
   1dfd8:	cmp	r0, #45	; 0x2d
   1dfdc:	beq	1e0fc <fputs@plt+0xcf64>
   1dfe0:	cmp	r0, #43	; 0x2b
   1dfe4:	beq	1e104 <fputs@plt+0xcf6c>
   1dfe8:	and	r3, r0, #223	; 0xdf
   1dfec:	cmp	r3, #90	; 0x5a
   1dff0:	bne	1e0f0 <fputs@plt+0xcf58>
   1dff4:	add	r4, r4, #1
   1dff8:	ldrb	r2, [r4]
   1dffc:	ldr	r3, [pc, #360]	; 1e16c <fputs@plt+0xcfd4>
   1e000:	add	r3, r3, r2
   1e004:	ldrb	r3, [r3, #320]	; 0x140
   1e008:	tst	r3, #1
   1e00c:	ldrne	r2, [pc, #344]	; 1e16c <fputs@plt+0xcfd4>
   1e010:	beq	1e028 <fputs@plt+0xce90>
   1e014:	ldrb	r3, [r4, #1]!
   1e018:	add	r3, r2, r3
   1e01c:	ldrb	r3, [r3, #320]	; 0x140
   1e020:	tst	r3, #1
   1e024:	bne	1e014 <fputs@plt+0xce7c>
   1e028:	mov	r3, #1
   1e02c:	strb	r3, [r5, #44]	; 0x2c
   1e030:	ldrb	r0, [r4]
   1e034:	adds	r0, r0, #0
   1e038:	movne	r0, #1
   1e03c:	cmp	r0, #0
   1e040:	bne	1df48 <fputs@plt+0xcdb0>
   1e044:	ldr	r3, [r5, #28]
   1e048:	adds	r3, r3, #0
   1e04c:	movne	r3, #1
   1e050:	strb	r3, [r5, #43]	; 0x2b
   1e054:	b	1df48 <fputs@plt+0xcdb0>
   1e058:	add	r2, sp, #12
   1e05c:	ldr	r1, [pc, #268]	; 1e170 <fputs@plt+0xcfd8>
   1e060:	add	r0, r6, #6
   1e064:	bl	1ddd8 <fputs@plt+0xcc40>
   1e068:	cmp	r0, #1
   1e06c:	movne	r0, #1
   1e070:	bne	1df48 <fputs@plt+0xcdb0>
   1e074:	add	r4, r6, #8
   1e078:	ldrb	r3, [r6, #8]
   1e07c:	cmp	r3, #46	; 0x2e
   1e080:	vldrne	d6, [pc, #192]	; 1e148 <fputs@plt+0xcfb0>
   1e084:	bne	1df6c <fputs@plt+0xcdd4>
   1e088:	ldrb	r3, [r6, #9]
   1e08c:	ldr	r2, [pc, #216]	; 1e16c <fputs@plt+0xcfd4>
   1e090:	add	r2, r2, r3
   1e094:	ldrb	r2, [r2, #320]	; 0x140
   1e098:	tst	r2, #4
   1e09c:	beq	1e0e8 <fputs@plt+0xcf50>
   1e0a0:	add	r4, r6, #9
   1e0a4:	vldr	d5, [pc, #164]	; 1e150 <fputs@plt+0xcfb8>
   1e0a8:	vldr	d4, [pc, #152]	; 1e148 <fputs@plt+0xcfb0>
   1e0ac:	vldr	d6, [pc, #164]	; 1e158 <fputs@plt+0xcfc0>
   1e0b0:	vldr	d3, [pc, #168]	; 1e160 <fputs@plt+0xcfc8>
   1e0b4:	ldr	r1, [pc, #176]	; 1e16c <fputs@plt+0xcfd4>
   1e0b8:	vmov	s15, r3
   1e0bc:	vcvt.f64.s32	d7, s15
   1e0c0:	vmla.f64	d7, d4, d6
   1e0c4:	vsub.f64	d4, d7, d3
   1e0c8:	vmul.f64	d5, d5, d6
   1e0cc:	ldrb	r3, [r4, #1]!
   1e0d0:	add	r2, r1, r3
   1e0d4:	ldrb	r2, [r2, #320]	; 0x140
   1e0d8:	tst	r2, #4
   1e0dc:	bne	1e0b8 <fputs@plt+0xcf20>
   1e0e0:	vdiv.f64	d6, d4, d5
   1e0e4:	b	1df6c <fputs@plt+0xcdd4>
   1e0e8:	vldr	d6, [pc, #88]	; 1e148 <fputs@plt+0xcfb0>
   1e0ec:	b	1df6c <fputs@plt+0xcdd4>
   1e0f0:	adds	r0, r0, #0
   1e0f4:	movne	r0, #1
   1e0f8:	b	1e03c <fputs@plt+0xcea4>
   1e0fc:	mvn	r6, #0
   1e100:	b	1e108 <fputs@plt+0xcf70>
   1e104:	mov	r6, #1
   1e108:	add	r3, sp, #8
   1e10c:	add	r2, sp, #4
   1e110:	ldr	r1, [pc, #92]	; 1e174 <fputs@plt+0xcfdc>
   1e114:	add	r0, r4, #1
   1e118:	bl	1ddd8 <fputs@plt+0xcc40>
   1e11c:	cmp	r0, #2
   1e120:	movne	r0, #1
   1e124:	bne	1df48 <fputs@plt+0xcdb0>
   1e128:	add	r4, r4, #6
   1e12c:	ldr	r3, [sp, #4]
   1e130:	rsb	r3, r3, r3, lsl #4
   1e134:	ldr	r2, [sp, #8]
   1e138:	add	r3, r2, r3, lsl #2
   1e13c:	mul	r6, r6, r3
   1e140:	str	r6, [r5, #28]
   1e144:	b	1dff8 <fputs@plt+0xce60>
	...
   1e154:	svccc	0x00f00000	; IMB
   1e158:	andeq	r0, r0, r0
   1e15c:	eormi	r0, r4, r0
   1e160:	andeq	r0, r0, r0
   1e164:	submi	r0, r8, r0
   1e168:	andeq	r4, r8, ip, asr ip
   1e16c:			; <UNDEFINED> instruction: 0x000813b0
   1e170:	andeq	r4, r8, r8, ror #24
   1e174:	andeq	r4, r8, r4, ror #24
   1e178:	push	{r4, lr}
   1e17c:	mov	r0, #30
   1e180:	bl	10ed4 <sysconf@plt>
   1e184:	pop	{r4, pc}
   1e188:	push	{r4, r5, r6, r7, r8, lr}
   1e18c:	mov	r8, r0
   1e190:	mov	r6, r2
   1e194:	mov	r7, r3
   1e198:	ldr	r5, [pc, #48]	; 1e1d0 <fputs@plt+0xd038>
   1e19c:	mov	r2, r6
   1e1a0:	mov	r3, r7
   1e1a4:	mov	r0, r8
   1e1a8:	ldr	r1, [r5, #348]	; 0x15c
   1e1ac:	blx	r1
   1e1b0:	subs	r4, r0, #0
   1e1b4:	bge	1e1c8 <fputs@plt+0xd030>
   1e1b8:	bl	1118c <__errno_location@plt>
   1e1bc:	ldr	r3, [r0]
   1e1c0:	cmp	r3, #4
   1e1c4:	beq	1e19c <fputs@plt+0xd004>
   1e1c8:	mov	r0, r4
   1e1cc:	pop	{r4, r5, r6, r7, r8, pc}
   1e1d0:	andeq	sl, r9, r8, lsr r1
   1e1d4:	ldrb	r3, [r0, #16]
   1e1d8:	cmp	r3, r1
   1e1dc:	beq	1e240 <fputs@plt+0xd0a8>
   1e1e0:	cmp	r1, #1
   1e1e4:	beq	1e214 <fputs@plt+0xd07c>
   1e1e8:	push	{r4, lr}
   1e1ec:	mov	r4, r0
   1e1f0:	ldr	r3, [pc, #88]	; 1e250 <fputs@plt+0xd0b8>
   1e1f4:	ldr	r3, [r3, #504]	; 0x1f8
   1e1f8:	ldr	r0, [r0, #24]
   1e1fc:	blx	r3
   1e200:	cmp	r0, #0
   1e204:	blt	1e224 <fputs@plt+0xd08c>
   1e208:	mov	r0, #0
   1e20c:	strb	r0, [r4, #16]
   1e210:	pop	{r4, pc}
   1e214:	mov	r3, #1
   1e218:	strb	r3, [r0, #16]
   1e21c:	mov	r0, #0
   1e220:	bx	lr
   1e224:	bl	1118c <__errno_location@plt>
   1e228:	ldr	r3, [r0]
   1e22c:	cmp	r3, #2
   1e230:	beq	1e248 <fputs@plt+0xd0b0>
   1e234:	str	r3, [r4, #20]
   1e238:	ldr	r0, [pc, #20]	; 1e254 <fputs@plt+0xd0bc>
   1e23c:	pop	{r4, pc}
   1e240:	mov	r0, #0
   1e244:	bx	lr
   1e248:	mov	r0, #0
   1e24c:	pop	{r4, pc}
   1e250:	andeq	sl, r9, r8, lsr r1
   1e254:	andeq	r0, r0, sl, lsl #16
   1e258:	push	{r4, lr}
   1e25c:	bl	1118c <__errno_location@plt>
   1e260:	ldr	r0, [r0]
   1e264:	pop	{r4, pc}
   1e268:	push	{r4, lr}
   1e26c:	bl	11018 <open64@plt>
   1e270:	pop	{r4, pc}
   1e274:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e278:	sub	sp, sp, #12
   1e27c:	mov	r4, r0
   1e280:	mov	r6, r2
   1e284:	mov	r7, r3
   1e288:	ldr	sl, [sp, #48]	; 0x30
   1e28c:	ldr	r5, [sp, #52]	; 0x34
   1e290:	bic	r5, r5, #-16777216	; 0xff000000
   1e294:	bic	r5, r5, #16646144	; 0xfe0000
   1e298:	mov	r8, #0
   1e29c:	ldr	r9, [pc, #108]	; 1e310 <fputs@plt+0xd178>
   1e2a0:	str	r8, [sp]
   1e2a4:	mov	r2, r6
   1e2a8:	mov	r3, r7
   1e2ac:	mov	r0, r4
   1e2b0:	bl	11090 <lseek64@plt>
   1e2b4:	cmp	r0, #0
   1e2b8:	sbcs	r3, r1, #0
   1e2bc:	blt	1e2f0 <fputs@plt+0xd158>
   1e2c0:	mov	r2, r5
   1e2c4:	mov	r1, sl
   1e2c8:	mov	r0, r4
   1e2cc:	ldr	r3, [r9, #408]	; 0x198
   1e2d0:	blx	r3
   1e2d4:	subs	fp, r0, #0
   1e2d8:	bge	1e304 <fputs@plt+0xd16c>
   1e2dc:	bl	1118c <__errno_location@plt>
   1e2e0:	ldr	r3, [r0]
   1e2e4:	cmp	r3, #4
   1e2e8:	beq	1e2a0 <fputs@plt+0xd108>
   1e2ec:	b	1e2f4 <fputs@plt+0xd15c>
   1e2f0:	mvn	fp, #0
   1e2f4:	bl	1118c <__errno_location@plt>
   1e2f8:	ldr	r2, [r0]
   1e2fc:	ldr	r3, [sp, #56]	; 0x38
   1e300:	str	r2, [r3]
   1e304:	mov	r0, fp
   1e308:	add	sp, sp, #12
   1e30c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e310:	andeq	sl, r9, r8, lsr r1
   1e314:	push	{r4, r6, r7, lr}
   1e318:	sub	sp, sp, #8
   1e31c:	mov	r4, r1
   1e320:	mov	r1, #0
   1e324:	mov	r0, sp
   1e328:	bl	10fc4 <gettimeofday@plt>
   1e32c:	ldr	r2, [sp]
   1e330:	asr	r7, r2, #31
   1e334:	mov	r1, #1000	; 0x3e8
   1e338:	umull	r2, r3, r2, r1
   1e33c:	mla	r3, r1, r7, r3
   1e340:	add	r1, pc, #56	; 0x38
   1e344:	ldrd	r0, [r1]
   1e348:	adds	r0, r0, r2
   1e34c:	adc	r1, r1, r3
   1e350:	ldr	r3, [sp, #4]
   1e354:	ldr	r2, [pc, #44]	; 1e388 <fputs@plt+0xd1f0>
   1e358:	smull	ip, r2, r2, r3
   1e35c:	asr	r3, r3, #31
   1e360:	rsb	r3, r3, r2, asr #6
   1e364:	adds	r0, r0, r3
   1e368:	adc	r1, r1, r3, asr #31
   1e36c:	strd	r0, [r4]
   1e370:	mov	r0, #0
   1e374:	add	sp, sp, #8
   1e378:	pop	{r4, r6, r7, pc}
   1e37c:	nop			; (mov r0, r0)
   1e380:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   1e384:	andeq	fp, r0, r8, asr #31
   1e388:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1e38c:	push	{r4, r5, lr}
   1e390:	sub	sp, sp, #12
   1e394:	mov	r5, r1
   1e398:	add	r1, sp, #8
   1e39c:	mov	r2, #0
   1e3a0:	mov	r3, #0
   1e3a4:	strd	r2, [r1, #-8]!
   1e3a8:	mov	r0, #0
   1e3ac:	bl	1e314 <fputs@plt+0xd17c>
   1e3b0:	mov	r4, r0
   1e3b4:	ldrd	r0, [sp]
   1e3b8:	bl	7e2a4 <fputs@plt+0x6d10c>
   1e3bc:	vldr	d6, [pc, #20]	; 1e3d8 <fputs@plt+0xd240>
   1e3c0:	vmov	d5, r0, r1
   1e3c4:	vdiv.f64	d7, d5, d6
   1e3c8:	vstr	d7, [r5]
   1e3cc:	mov	r0, r4
   1e3d0:	add	sp, sp, #12
   1e3d4:	pop	{r4, r5, pc}
   1e3d8:	andeq	r0, r0, r0
   1e3dc:	orrsmi	r9, r4, r0, ror r9
   1e3e0:	push	{r4, lr}
   1e3e4:	ldr	r3, [pc, #36]	; 1e410 <fputs@plt+0xd278>
   1e3e8:	add	r3, r1, r3
   1e3ec:	ldr	r4, [pc, #32]	; 1e414 <fputs@plt+0xd27c>
   1e3f0:	smull	r2, r4, r4, r3
   1e3f4:	asr	r3, r3, #31
   1e3f8:	rsb	r4, r3, r4, asr #18
   1e3fc:	mov	r0, r4
   1e400:	bl	110cc <sleep@plt>
   1e404:	ldr	r0, [pc, #12]	; 1e418 <fputs@plt+0xd280>
   1e408:	mul	r0, r0, r4
   1e40c:	pop	{r4, pc}
   1e410:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1e414:	tstmi	fp, #2096	; 0x830
   1e418:	andeq	r4, pc, r0, asr #4
   1e41c:	push	{r4, r5, r6, lr}
   1e420:	ldr	r5, [r0, #12]
   1e424:	ldr	r4, [r1, #12]
   1e428:	cmp	r5, r4
   1e42c:	movlt	r2, r5
   1e430:	movge	r2, r4
   1e434:	ldr	r1, [r1, #16]
   1e438:	ldr	r0, [r0, #16]
   1e43c:	bl	10ec8 <memcmp@plt>
   1e440:	cmp	r0, #0
   1e444:	subeq	r0, r5, r4
   1e448:	pop	{r4, r5, r6, pc}
   1e44c:	ldrh	r3, [r0, #34]	; 0x22
   1e450:	cmp	r3, #0
   1e454:	bxne	lr
   1e458:	push	{r4, lr}
   1e45c:	mov	r2, r0
   1e460:	ldrsb	r3, [r0, #68]	; 0x44
   1e464:	ldrb	r1, [r0, #64]	; 0x40
   1e468:	orr	r1, r1, #2
   1e46c:	strb	r1, [r0, #64]	; 0x40
   1e470:	add	r1, r3, #30
   1e474:	ldr	r0, [r0, r1, lsl #2]
   1e478:	add	r3, r2, r3, lsl #1
   1e47c:	ldrh	r3, [r3, #80]	; 0x50
   1e480:	ldr	r1, [r0, #64]	; 0x40
   1e484:	lsl	r3, r3, #1
   1e488:	ldrh	r1, [r1, r3]
   1e48c:	rev16	r1, r1
   1e490:	ldrh	r3, [r0, #20]
   1e494:	and	r3, r3, r1
   1e498:	ldr	r1, [r0, #56]	; 0x38
   1e49c:	ldr	r4, [r0, #80]	; 0x50
   1e4a0:	add	r2, r2, #16
   1e4a4:	add	r1, r1, r3
   1e4a8:	blx	r4
   1e4ac:	pop	{r4, pc}
   1e4b0:	push	{lr}		; (str lr, [sp, #-4]!)
   1e4b4:	sub	sp, sp, #20
   1e4b8:	ldr	ip, [sp, #24]
   1e4bc:	rev	ip, ip
   1e4c0:	add	r1, sp, #16
   1e4c4:	str	ip, [r1, #-4]!
   1e4c8:	strd	r2, [sp]
   1e4cc:	mov	r2, #4
   1e4d0:	bl	1371c <fputs@plt+0x2584>
   1e4d4:	add	sp, sp, #20
   1e4d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e4dc:	cmp	r1, #0
   1e4e0:	cmpne	r0, #0
   1e4e4:	beq	1e55c <fputs@plt+0xd3c4>
   1e4e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e4ec:	mov	r9, r1
   1e4f0:	ldrsh	r8, [r0, #70]	; 0x46
   1e4f4:	cmp	r8, #0
   1e4f8:	ble	1e564 <fputs@plt+0xd3cc>
   1e4fc:	mov	r7, r2
   1e500:	ldr	r6, [r0, #64]	; 0x40
   1e504:	sub	r6, r6, #4
   1e508:	mov	r5, #0
   1e50c:	b	1e51c <fputs@plt+0xd384>
   1e510:	add	r5, r5, #1
   1e514:	cmp	r5, r8
   1e518:	beq	1e554 <fputs@plt+0xd3bc>
   1e51c:	ldr	r4, [r6, #4]!
   1e520:	cmp	r4, #0
   1e524:	beq	1e510 <fputs@plt+0xd378>
   1e528:	mov	r2, r7
   1e52c:	mov	r1, r9
   1e530:	mov	r0, r4
   1e534:	bl	11120 <strncmp@plt>
   1e538:	cmp	r0, #0
   1e53c:	bne	1e510 <fputs@plt+0xd378>
   1e540:	ldrb	r3, [r4, r7]
   1e544:	cmp	r3, #0
   1e548:	bne	1e510 <fputs@plt+0xd378>
   1e54c:	add	r0, r5, #1
   1e550:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e554:	mov	r0, #0
   1e558:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e55c:	mov	r0, #0
   1e560:	bx	lr
   1e564:	mov	r0, #0
   1e568:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e56c:	push	{r4, lr}
   1e570:	sub	r0, r0, #8
   1e574:	bl	10f94 <free@plt>
   1e578:	pop	{r4, pc}
   1e57c:	push	{r4, r5, r6, r7, r8, lr}
   1e580:	mov	r8, r0
   1e584:	mov	r4, r1
   1e588:	mov	r7, r2
   1e58c:	mov	r5, r3
   1e590:	cmp	r3, r1
   1e594:	movlt	r6, r3
   1e598:	movge	r6, r1
   1e59c:	mov	r2, r6
   1e5a0:	ldr	r1, [sp, #24]
   1e5a4:	mov	r0, r7
   1e5a8:	bl	10ec8 <memcmp@plt>
   1e5ac:	cmp	r0, #0
   1e5b0:	popne	{r4, r5, r6, r7, r8, pc}
   1e5b4:	cmp	r8, #0
   1e5b8:	beq	1e5f4 <fputs@plt+0xd45c>
   1e5bc:	sub	r3, r4, r6
   1e5c0:	cmp	r3, #0
   1e5c4:	ble	1e5fc <fputs@plt+0xd464>
   1e5c8:	sub	r1, r6, #1
   1e5cc:	add	r1, r1, r3
   1e5d0:	add	r2, r7, r1
   1e5d4:	ldrb	r1, [r7, r1]
   1e5d8:	cmp	r1, #32
   1e5dc:	bne	1e5f4 <fputs@plt+0xd45c>
   1e5e0:	subs	r3, r3, #1
   1e5e4:	beq	1e604 <fputs@plt+0xd46c>
   1e5e8:	ldrb	r1, [r2, #-1]!
   1e5ec:	cmp	r1, #32
   1e5f0:	beq	1e5e0 <fputs@plt+0xd448>
   1e5f4:	sub	r0, r4, r5
   1e5f8:	pop	{r4, r5, r6, r7, r8, pc}
   1e5fc:	cmp	r3, #0
   1e600:	bne	1e5f4 <fputs@plt+0xd45c>
   1e604:	sub	r0, r5, r6
   1e608:	cmp	r0, #0
   1e60c:	ble	1e648 <fputs@plt+0xd4b0>
   1e610:	sub	r6, r6, #1
   1e614:	add	r6, r6, r0
   1e618:	ldr	r3, [sp, #24]
   1e61c:	add	r3, r3, r6
   1e620:	ldr	r2, [sp, #24]
   1e624:	ldrb	r2, [r2, r6]
   1e628:	cmp	r2, #32
   1e62c:	bne	1e5f4 <fputs@plt+0xd45c>
   1e630:	subs	r0, r0, #1
   1e634:	popeq	{r4, r5, r6, r7, r8, pc}
   1e638:	ldrb	r2, [r3, #-1]!
   1e63c:	cmp	r2, #32
   1e640:	beq	1e630 <fputs@plt+0xd498>
   1e644:	b	1e5f4 <fputs@plt+0xd45c>
   1e648:	cmp	r0, #0
   1e64c:	bne	1e5f4 <fputs@plt+0xd45c>
   1e650:	pop	{r4, r5, r6, r7, r8, pc}
   1e654:	push	{r4, lr}
   1e658:	cmp	r0, #0
   1e65c:	ldrhne	ip, [r0, #84]	; 0x54
   1e660:	moveq	ip, #0
   1e664:	cmp	r1, ip
   1e668:	movge	lr, #0
   1e66c:	movlt	lr, #1
   1e670:	cmp	r1, #0
   1e674:	movlt	lr, #0
   1e678:	cmp	lr, #0
   1e67c:	beq	1e6b4 <fputs@plt+0xd51c>
   1e680:	ldr	r4, [r0]
   1e684:	mla	r3, ip, r3, r1
   1e688:	add	r3, r3, r3, lsl #2
   1e68c:	ldr	r0, [r0, #16]
   1e690:	add	r0, r0, r3, lsl #3
   1e694:	blx	r2
   1e698:	ldrb	r3, [r4, #69]	; 0x45
   1e69c:	cmp	r3, #0
   1e6a0:	popeq	{r4, pc}
   1e6a4:	mov	r0, r4
   1e6a8:	bl	13c2c <fputs@plt+0x2a94>
   1e6ac:	mov	r0, #0
   1e6b0:	pop	{r4, pc}
   1e6b4:	mov	r0, #0
   1e6b8:	pop	{r4, pc}
   1e6bc:	ldr	r3, [r0, #4]
   1e6c0:	ldr	r2, [r0]
   1e6c4:	cmp	r2, r3
   1e6c8:	bgt	1e6d8 <fputs@plt+0xd540>
   1e6cc:	mov	r0, #0
   1e6d0:	mov	r1, #0
   1e6d4:	bx	lr
   1e6d8:	push	{r4, lr}
   1e6dc:	ldr	r2, [r0, #8]
   1e6e0:	add	r1, r3, #1
   1e6e4:	str	r1, [r0, #4]
   1e6e8:	ldr	r0, [r2, r3, lsl #2]
   1e6ec:	bl	16f98 <fputs@plt+0x5e00>
   1e6f0:	pop	{r4, pc}
   1e6f4:	push	{r4, r6, r7, lr}
   1e6f8:	vpush	{d8}
   1e6fc:	vldr	d8, [r0]
   1e700:	vldr	d7, [pc, #128]	; 1e788 <fputs@plt+0xd5f0>
   1e704:	vcmpe.f64	d8, d7
   1e708:	vmrs	APSR_nzcv, fpscr
   1e70c:	bls	1e720 <fputs@plt+0xd588>
   1e710:	vldr	d7, [pc, #120]	; 1e790 <fputs@plt+0xd5f8>
   1e714:	vcmpe.f64	d8, d7
   1e718:	vmrs	APSR_nzcv, fpscr
   1e71c:	blt	1e728 <fputs@plt+0xd590>
   1e720:	vpop	{d8}
   1e724:	pop	{r4, r6, r7, pc}
   1e728:	mov	r4, r0
   1e72c:	vmov	r0, r1, d8
   1e730:	bl	7e424 <fputs@plt+0x6d28c>
   1e734:	mov	r6, r0
   1e738:	mov	r7, r1
   1e73c:	bl	7e2a4 <fputs@plt+0x6d10c>
   1e740:	vmov	d7, r0, r1
   1e744:	vcmp.f64	d8, d7
   1e748:	vmrs	APSR_nzcv, fpscr
   1e74c:	bne	1e720 <fputs@plt+0xd588>
   1e750:	subs	r0, r6, #1
   1e754:	sbc	r1, r7, #-2147483648	; 0x80000000
   1e758:	mvn	r2, #2
   1e75c:	mvn	r3, #0
   1e760:	cmp	r1, r3
   1e764:	cmpeq	r0, r2
   1e768:	bhi	1e720 <fputs@plt+0xd588>
   1e76c:	strd	r6, [r4]
   1e770:	ldrh	r3, [r4, #8]
   1e774:	and	r3, r3, #15872	; 0x3e00
   1e778:	orr	r3, r3, #4
   1e77c:	strh	r3, [r4, #8]
   1e780:	b	1e720 <fputs@plt+0xd588>
   1e784:	nop			; (mov r0, r0)
   1e788:	andeq	r0, r0, r0
   1e78c:	mvngt	r0, #0
   1e790:	andeq	r0, r0, r0
   1e794:	mvnmi	r0, #0
   1e798:	push	{r4, lr}
   1e79c:	mov	r4, r0
   1e7a0:	ldrh	r3, [r0, #8]
   1e7a4:	tst	r3, #13
   1e7a8:	beq	1e7c0 <fputs@plt+0xd628>
   1e7ac:	ldrh	r3, [r4, #8]
   1e7b0:	bic	r3, r3, #18
   1e7b4:	strh	r3, [r4, #8]
   1e7b8:	mov	r0, #0
   1e7bc:	pop	{r4, pc}
   1e7c0:	ldrb	r3, [r0, #10]
   1e7c4:	ldr	r2, [r0, #12]
   1e7c8:	mov	r1, r0
   1e7cc:	ldr	r0, [r0, #16]
   1e7d0:	bl	147fc <fputs@plt+0x3664>
   1e7d4:	cmp	r0, #0
   1e7d8:	bne	1e7f0 <fputs@plt+0xd658>
   1e7dc:	ldrh	r3, [r4, #8]
   1e7e0:	and	r3, r3, #15872	; 0x3e00
   1e7e4:	orr	r3, r3, #4
   1e7e8:	strh	r3, [r4, #8]
   1e7ec:	b	1e7ac <fputs@plt+0xd614>
   1e7f0:	mov	r0, r4
   1e7f4:	bl	17050 <fputs@plt+0x5eb8>
   1e7f8:	vstr	d0, [r4]
   1e7fc:	ldrh	r3, [r4, #8]
   1e800:	and	r3, r3, #15872	; 0x3e00
   1e804:	orr	r3, r3, #8
   1e808:	strh	r3, [r4, #8]
   1e80c:	mov	r0, r4
   1e810:	bl	1e6f4 <fputs@plt+0xd55c>
   1e814:	b	1e7ac <fputs@plt+0xd614>
   1e818:	push	{r4, r5, r6, lr}
   1e81c:	sub	sp, sp, #16
   1e820:	mov	r4, r0
   1e824:	mov	r6, r1
   1e828:	ldrb	r5, [r0, #10]
   1e82c:	mov	r3, r5
   1e830:	ldr	r2, [r0, #12]
   1e834:	add	r1, sp, #8
   1e838:	ldr	r0, [r0, #16]
   1e83c:	bl	13f48 <fputs@plt+0x2db0>
   1e840:	cmp	r0, #0
   1e844:	bne	1e850 <fputs@plt+0xd6b8>
   1e848:	add	sp, sp, #16
   1e84c:	pop	{r4, r5, r6, pc}
   1e850:	mov	r3, r5
   1e854:	ldr	r2, [r4, #12]
   1e858:	mov	r1, sp
   1e85c:	ldr	r0, [r4, #16]
   1e860:	bl	147fc <fputs@plt+0x3664>
   1e864:	cmp	r0, #0
   1e868:	bne	1e884 <fputs@plt+0xd6ec>
   1e86c:	ldrd	r2, [sp]
   1e870:	strd	r2, [r4]
   1e874:	ldrh	r3, [r4, #8]
   1e878:	orr	r3, r3, #4
   1e87c:	strh	r3, [r4, #8]
   1e880:	b	1e848 <fputs@plt+0xd6b0>
   1e884:	ldrd	r2, [sp, #8]
   1e888:	strd	r2, [r4]
   1e88c:	ldrh	r3, [r4, #8]
   1e890:	orr	r3, r3, #8
   1e894:	strh	r3, [r4, #8]
   1e898:	cmp	r6, #0
   1e89c:	beq	1e848 <fputs@plt+0xd6b0>
   1e8a0:	mov	r0, r4
   1e8a4:	bl	1e6f4 <fputs@plt+0xd55c>
   1e8a8:	b	1e848 <fputs@plt+0xd6b0>
   1e8ac:	ldr	r3, [r0, #100]	; 0x64
   1e8b0:	cmp	r3, #0
   1e8b4:	bxeq	lr
   1e8b8:	ldr	r3, [r0]
   1e8bc:	ldr	r2, [r3, #16]
   1e8c0:	ldr	ip, [r3, #20]
   1e8c4:	cmp	ip, #0
   1e8c8:	bxle	lr
   1e8cc:	push	{r4, lr}
   1e8d0:	mov	r3, #0
   1e8d4:	mov	lr, #1
   1e8d8:	b	1e8ec <fputs@plt+0xd754>
   1e8dc:	add	r3, r3, #1
   1e8e0:	add	r2, r2, #16
   1e8e4:	cmp	ip, r3
   1e8e8:	beq	1e918 <fputs@plt+0xd780>
   1e8ec:	cmp	r3, #1
   1e8f0:	beq	1e8dc <fputs@plt+0xd744>
   1e8f4:	ldr	r1, [r0, #100]	; 0x64
   1e8f8:	ands	r1, r1, lr, lsl r3
   1e8fc:	beq	1e8dc <fputs@plt+0xd744>
   1e900:	ldr	r1, [r2, #4]
   1e904:	cmp	r1, #0
   1e908:	ldrne	r4, [r1, #4]
   1e90c:	ldrne	r1, [r1]
   1e910:	strne	r1, [r4, #4]
   1e914:	b	1e8dc <fputs@plt+0xd744>
   1e918:	pop	{r4, pc}
   1e91c:	ldr	r3, [r0, #4]
   1e920:	ldr	r2, [r0]
   1e924:	str	r2, [r3, #4]
   1e928:	ldr	r3, [r0, #4]
   1e92c:	ldrb	r2, [r3, #17]
   1e930:	cmp	r2, #0
   1e934:	beq	1e94c <fputs@plt+0xd7b4>
   1e938:	ldrb	r0, [r3, #18]
   1e93c:	cmp	r0, #0
   1e940:	moveq	r0, #1
   1e944:	movne	r0, #2
   1e948:	bx	lr
   1e94c:	mov	r0, #0
   1e950:	bx	lr
   1e954:	ldr	r3, [r0, #4]
   1e958:	uxtb	r1, r1
   1e95c:	ldr	r2, [r0]
   1e960:	str	r2, [r3, #4]
   1e964:	ldrh	r2, [r3, #22]
   1e968:	tst	r2, #2
   1e96c:	beq	1e98c <fputs@plt+0xd7f4>
   1e970:	adds	r0, r1, #0
   1e974:	movne	r0, #1
   1e978:	ldrb	r2, [r3, #17]
   1e97c:	cmp	r0, r2
   1e980:	beq	1e98c <fputs@plt+0xd7f4>
   1e984:	mov	r0, #8
   1e988:	bx	lr
   1e98c:	adds	r2, r1, #0
   1e990:	movne	r2, #1
   1e994:	strb	r2, [r3, #17]
   1e998:	cmp	r1, #2
   1e99c:	movne	r1, #0
   1e9a0:	moveq	r1, #1
   1e9a4:	strb	r1, [r3, #18]
   1e9a8:	mov	r0, #0
   1e9ac:	bx	lr
   1e9b0:	cmp	r0, #0
   1e9b4:	beq	1ea00 <fputs@plt+0xd868>
   1e9b8:	ldr	r3, [r0, #4]
   1e9bc:	ldr	r2, [r0]
   1e9c0:	str	r2, [r3, #4]
   1e9c4:	cmp	r1, #0
   1e9c8:	blt	1e9ec <fputs@plt+0xd854>
   1e9cc:	ldr	r2, [r0, #4]
   1e9d0:	ldrh	r3, [r2, #22]
   1e9d4:	bic	r3, r3, #4
   1e9d8:	strh	r3, [r2, #22]
   1e9dc:	ldrne	r2, [r0, #4]
   1e9e0:	ldrhne	r3, [r2, #22]
   1e9e4:	orrne	r3, r3, #4
   1e9e8:	strhne	r3, [r2, #22]
   1e9ec:	ldr	r3, [r0, #4]
   1e9f0:	ldrh	r0, [r3, #22]
   1e9f4:	lsr	r0, r0, #2
   1e9f8:	and	r0, r0, #1
   1e9fc:	bx	lr
   1ea00:	mov	r0, #0
   1ea04:	bx	lr
   1ea08:	ldrb	r3, [r0, #67]	; 0x43
   1ea0c:	cmp	r3, #0
   1ea10:	bxeq	lr
   1ea14:	push	{r4, r5, r6, lr}
   1ea18:	mov	r4, r0
   1ea1c:	ldr	r6, [r0, #16]
   1ea20:	ldr	r5, [r0, #20]
   1ea24:	cmp	r5, #0
   1ea28:	bgt	1ea30 <fputs@plt+0xd898>
   1ea2c:	pop	{r4, r5, r6, pc}
   1ea30:	ldr	r2, [r6, #4]
   1ea34:	cmp	r2, #0
   1ea38:	beq	1ea60 <fputs@plt+0xd8c8>
   1ea3c:	ldr	r3, [r4, #24]
   1ea40:	and	r3, r3, #56	; 0x38
   1ea44:	ldrb	r1, [r6, #8]
   1ea48:	ldr	r0, [r2, #4]
   1ea4c:	ldr	r2, [r2]
   1ea50:	str	r2, [r0, #4]
   1ea54:	orr	r1, r3, r1
   1ea58:	ldr	r0, [r0]
   1ea5c:	bl	162f4 <fputs@plt+0x515c>
   1ea60:	add	r6, r6, #16
   1ea64:	sub	r5, r5, #1
   1ea68:	b	1ea24 <fputs@plt+0xd88c>
   1ea6c:	push	{r4, r5, r6, lr}
   1ea70:	ldr	r3, [r0, #4]
   1ea74:	ldr	r2, [r0]
   1ea78:	str	r2, [r3, #4]
   1ea7c:	ldr	r3, [r3]
   1ea80:	ldr	r4, [r3, #212]	; 0xd4
   1ea84:	str	r1, [r4, #16]
   1ea88:	ldr	r3, [pc, #28]	; 1eaac <fputs@plt+0xd914>
   1ea8c:	ldr	r5, [r3, #128]	; 0x80
   1ea90:	mov	r0, r4
   1ea94:	bl	15aa4 <fputs@plt+0x490c>
   1ea98:	mov	r1, r0
   1ea9c:	ldr	r0, [r4, #44]	; 0x2c
   1eaa0:	blx	r5
   1eaa4:	mov	r0, #0
   1eaa8:	pop	{r4, r5, r6, pc}
   1eaac:	andeq	sl, r9, r8, lsr r1
   1eab0:	push	{r4, r5, r6, r7, r8, lr}
   1eab4:	sub	sp, sp, #112	; 0x70
   1eab8:	mov	r6, r0
   1eabc:	mov	r7, r1
   1eac0:	ldr	r3, [r0, #32]
   1eac4:	ldr	r4, [r3]
   1eac8:	mov	ip, r4
   1eacc:	add	r5, sp, #56	; 0x38
   1ead0:	add	r8, r4, #48	; 0x30
   1ead4:	mov	lr, r5
   1ead8:	ldr	r0, [ip]
   1eadc:	ldr	r1, [ip, #4]
   1eae0:	ldr	r2, [ip, #8]
   1eae4:	ldr	r3, [ip, #12]
   1eae8:	stmia	lr!, {r0, r1, r2, r3}
   1eaec:	add	ip, ip, #16
   1eaf0:	mov	r5, lr
   1eaf4:	cmp	ip, r8
   1eaf8:	bne	1ead4 <fputs@plt+0xd93c>
   1eafc:	mov	r0, r6
   1eb00:	bl	1659c <fputs@plt+0x5404>
   1eb04:	add	ip, r4, #48	; 0x30
   1eb08:	add	r5, sp, #8
   1eb0c:	add	r4, r4, #96	; 0x60
   1eb10:	mov	lr, r5
   1eb14:	ldr	r0, [ip]
   1eb18:	ldr	r1, [ip, #4]
   1eb1c:	ldr	r2, [ip, #8]
   1eb20:	ldr	r3, [ip, #12]
   1eb24:	stmia	lr!, {r0, r1, r2, r3}
   1eb28:	add	ip, ip, #16
   1eb2c:	mov	r5, lr
   1eb30:	cmp	ip, r4
   1eb34:	bne	1eb10 <fputs@plt+0xd978>
   1eb38:	mov	r2, #48	; 0x30
   1eb3c:	add	r1, sp, #8
   1eb40:	add	r0, sp, #56	; 0x38
   1eb44:	bl	10ec8 <memcmp@plt>
   1eb48:	subs	r4, r0, #0
   1eb4c:	movne	r0, #1
   1eb50:	bne	1eb64 <fputs@plt+0xd9cc>
   1eb54:	ldrb	r3, [sp, #68]	; 0x44
   1eb58:	cmp	r3, #0
   1eb5c:	moveq	r0, #1
   1eb60:	bne	1eb6c <fputs@plt+0xd9d4>
   1eb64:	add	sp, sp, #112	; 0x70
   1eb68:	pop	{r4, r5, r6, r7, r8, pc}
   1eb6c:	add	r3, sp, #104	; 0x68
   1eb70:	str	r3, [sp]
   1eb74:	mov	r3, #0
   1eb78:	mov	r2, #40	; 0x28
   1eb7c:	add	r1, sp, #56	; 0x38
   1eb80:	mov	r0, #1
   1eb84:	bl	164e0 <fputs@plt+0x5348>
   1eb88:	ldr	r3, [sp, #96]	; 0x60
   1eb8c:	ldr	r2, [sp, #104]	; 0x68
   1eb90:	cmp	r2, r3
   1eb94:	movne	r0, #1
   1eb98:	bne	1eb64 <fputs@plt+0xd9cc>
   1eb9c:	ldr	r3, [sp, #100]	; 0x64
   1eba0:	ldr	r2, [sp, #108]	; 0x6c
   1eba4:	cmp	r2, r3
   1eba8:	movne	r0, #1
   1ebac:	bne	1eb64 <fputs@plt+0xd9cc>
   1ebb0:	add	r5, r6, #52	; 0x34
   1ebb4:	mov	r2, #48	; 0x30
   1ebb8:	add	r1, sp, #56	; 0x38
   1ebbc:	mov	r0, r5
   1ebc0:	bl	10ec8 <memcmp@plt>
   1ebc4:	cmp	r0, #0
   1ebc8:	beq	1eb64 <fputs@plt+0xd9cc>
   1ebcc:	mov	r3, #1
   1ebd0:	str	r3, [r7]
   1ebd4:	add	r7, sp, #56	; 0x38
   1ebd8:	mov	ip, r5
   1ebdc:	add	r5, sp, #104	; 0x68
   1ebe0:	mov	lr, r7
   1ebe4:	ldm	lr!, {r0, r1, r2, r3}
   1ebe8:	str	r0, [ip]
   1ebec:	str	r1, [ip, #4]
   1ebf0:	str	r2, [ip, #8]
   1ebf4:	str	r3, [ip, #12]
   1ebf8:	mov	r7, lr
   1ebfc:	add	ip, ip, #16
   1ec00:	cmp	lr, r5
   1ec04:	bne	1ebe0 <fputs@plt+0xda48>
   1ec08:	ldrh	r2, [r6, #66]	; 0x42
   1ec0c:	lsl	r3, r2, #16
   1ec10:	and	r3, r3, #65536	; 0x10000
   1ec14:	and	r2, r2, #65024	; 0xfe00
   1ec18:	orr	r3, r3, r2
   1ec1c:	str	r3, [r6, #36]	; 0x24
   1ec20:	mov	r0, r4
   1ec24:	b	1eb64 <fputs@plt+0xd9cc>
   1ec28:	push	{r4, r5, r6, lr}
   1ec2c:	mov	r4, r0
   1ec30:	mov	r5, r1
   1ec34:	ldr	r0, [r0, #24]
   1ec38:	ldrb	r3, [r4, #16]
   1ec3c:	cmp	r3, #0
   1ec40:	bne	1ec64 <fputs@plt+0xdacc>
   1ec44:	ldr	r3, [pc, #92]	; 1eca8 <fputs@plt+0xdb10>
   1ec48:	ldr	r3, [r3, #492]	; 0x1ec
   1ec4c:	ldr	r1, [pc, #88]	; 1ecac <fputs@plt+0xdb14>
   1ec50:	blx	r3
   1ec54:	cmp	r0, #0
   1ec58:	blt	1ec78 <fputs@plt+0xdae0>
   1ec5c:	strb	r5, [r4, #16]
   1ec60:	pop	{r4, r5, r6, pc}
   1ec64:	strb	r1, [r4, #16]
   1ec68:	mov	r1, #0
   1ec6c:	bl	11138 <utimes@plt>
   1ec70:	mov	r0, #0
   1ec74:	pop	{r4, r5, r6, pc}
   1ec78:	bl	1118c <__errno_location@plt>
   1ec7c:	ldr	r5, [r0]
   1ec80:	cmp	r5, #17
   1ec84:	beq	1eca0 <fputs@plt+0xdb08>
   1ec88:	ldr	r1, [pc, #32]	; 1ecb0 <fputs@plt+0xdb18>
   1ec8c:	mov	r0, r5
   1ec90:	bl	1550c <fputs@plt+0x4374>
   1ec94:	cmp	r0, #5
   1ec98:	strne	r5, [r4, #20]
   1ec9c:	pop	{r4, r5, r6, pc}
   1eca0:	mov	r0, #5
   1eca4:	pop	{r4, r5, r6, pc}
   1eca8:	andeq	sl, r9, r8, lsr r1
   1ecac:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ecb0:	andeq	r0, r0, sl, lsl #30
   1ecb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ecb8:	sub	sp, sp, #20
   1ecbc:	mov	r6, r0
   1ecc0:	str	r1, [sp, #12]
   1ecc4:	mov	r9, r2
   1ecc8:	ldrd	r4, [r0, #48]	; 0x30
   1eccc:	ldrd	r2, [sp, #56]	; 0x38
   1ecd0:	cmp	r2, r4
   1ecd4:	sbcs	r3, r3, r5
   1ecd8:	bge	1ed30 <fputs@plt+0xdb98>
   1ecdc:	ldrd	r0, [sp, #56]	; 0x38
   1ece0:	adds	r0, r0, r9
   1ece4:	adc	r1, r1, r9, asr #31
   1ece8:	cmp	r4, r0
   1ecec:	sbcs	r3, r5, r1
   1ecf0:	bge	1edb0 <fputs@plt+0xdc18>
   1ecf4:	ldr	r3, [sp, #56]	; 0x38
   1ecf8:	sub	r4, r4, r3
   1ecfc:	ldr	r1, [r6, #72]	; 0x48
   1ed00:	mov	r2, r4
   1ed04:	add	r1, r1, r3
   1ed08:	ldr	r5, [sp, #12]
   1ed0c:	mov	r0, r5
   1ed10:	bl	11000 <memcpy@plt>
   1ed14:	add	r3, r5, r4
   1ed18:	str	r3, [sp, #12]
   1ed1c:	sub	r9, r9, r4
   1ed20:	ldrd	r2, [sp, #56]	; 0x38
   1ed24:	adds	r2, r2, r4
   1ed28:	adc	r3, r3, r4, asr #31
   1ed2c:	strd	r2, [sp, #56]	; 0x38
   1ed30:	mov	r5, r9
   1ed34:	ldr	r7, [sp, #12]
   1ed38:	mov	r8, #0
   1ed3c:	mov	sl, r8
   1ed40:	ldr	fp, [pc, #252]	; 1ee44 <fputs@plt+0xdcac>
   1ed44:	str	sl, [sp]
   1ed48:	ldrd	r2, [sp, #56]	; 0x38
   1ed4c:	ldr	r0, [r6, #12]
   1ed50:	bl	11090 <lseek64@plt>
   1ed54:	cmp	r0, #0
   1ed58:	sbcs	r3, r1, #0
   1ed5c:	blt	1edd0 <fputs@plt+0xdc38>
   1ed60:	mov	r2, r5
   1ed64:	mov	r1, r7
   1ed68:	ldr	r0, [r6, #12]
   1ed6c:	ldr	r3, [fp, #372]	; 0x174
   1ed70:	blx	r3
   1ed74:	mov	r4, r0
   1ed78:	cmp	r5, r0
   1ed7c:	beq	1ee3c <fputs@plt+0xdca4>
   1ed80:	cmp	r0, #0
   1ed84:	blt	1ede4 <fputs@plt+0xdc4c>
   1ed88:	cmp	r0, #0
   1ed8c:	ble	1edfc <fputs@plt+0xdc64>
   1ed90:	sub	r5, r5, r0
   1ed94:	ldrd	r2, [sp, #56]	; 0x38
   1ed98:	adds	r2, r2, r0
   1ed9c:	adc	r3, r3, r0, asr #31
   1eda0:	strd	r2, [sp, #56]	; 0x38
   1eda4:	add	r8, r8, r0
   1eda8:	add	r7, r7, r0
   1edac:	b	1ed44 <fputs@plt+0xdbac>
   1edb0:	ldr	r1, [r6, #72]	; 0x48
   1edb4:	mov	r2, r9
   1edb8:	ldr	r3, [sp, #56]	; 0x38
   1edbc:	add	r1, r1, r3
   1edc0:	ldr	r0, [sp, #12]
   1edc4:	bl	11000 <memcpy@plt>
   1edc8:	mov	r0, #0
   1edcc:	b	1ee34 <fputs@plt+0xdc9c>
   1edd0:	bl	1118c <__errno_location@plt>
   1edd4:	ldr	r3, [r0]
   1edd8:	str	r3, [r6, #20]
   1eddc:	mvn	r4, #0
   1ede0:	b	1ee00 <fputs@plt+0xdc68>
   1ede4:	bl	1118c <__errno_location@plt>
   1ede8:	ldr	r3, [r0]
   1edec:	cmp	r3, #4
   1edf0:	beq	1ed44 <fputs@plt+0xdbac>
   1edf4:	str	r3, [r6, #20]
   1edf8:	mov	r8, #0
   1edfc:	add	r4, r4, r8
   1ee00:	cmp	r9, r4
   1ee04:	moveq	r0, #0
   1ee08:	beq	1ee34 <fputs@plt+0xdc9c>
   1ee0c:	cmp	r4, #0
   1ee10:	ldrlt	r0, [pc, #48]	; 1ee48 <fputs@plt+0xdcb0>
   1ee14:	blt	1ee34 <fputs@plt+0xdc9c>
   1ee18:	mov	r1, #0
   1ee1c:	str	r1, [r6, #20]
   1ee20:	sub	r2, r9, r4
   1ee24:	ldr	r3, [sp, #12]
   1ee28:	add	r0, r3, r4
   1ee2c:	bl	10f64 <memset@plt>
   1ee30:	ldr	r0, [pc, #20]	; 1ee4c <fputs@plt+0xdcb4>
   1ee34:	add	sp, sp, #20
   1ee38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee3c:	mov	r4, r5
   1ee40:	b	1edfc <fputs@plt+0xdc64>
   1ee44:	andeq	sl, r9, r8, lsr r1
   1ee48:	andeq	r0, r0, sl, lsl #2
   1ee4c:	andeq	r0, r0, sl, lsl #4
   1ee50:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ee54:	sub	sp, sp, #20
   1ee58:	mov	r8, r0
   1ee5c:	mov	r5, r1
   1ee60:	mov	r4, r2
   1ee64:	ldrd	r6, [sp, #48]	; 0x30
   1ee68:	add	r9, r0, #20
   1ee6c:	str	r9, [sp, #8]
   1ee70:	str	r4, [sp, #4]
   1ee74:	str	r5, [sp]
   1ee78:	mov	r2, r6
   1ee7c:	mov	r3, r7
   1ee80:	ldr	r0, [r8, #12]
   1ee84:	bl	1e274 <fputs@plt+0xd0dc>
   1ee88:	cmp	r4, r0
   1ee8c:	cmpgt	r0, #0
   1ee90:	ble	1eea8 <fputs@plt+0xdd10>
   1ee94:	sub	r4, r4, r0
   1ee98:	adds	r6, r6, r0
   1ee9c:	adc	r7, r7, r0, asr #31
   1eea0:	add	r5, r5, r0
   1eea4:	b	1ee6c <fputs@plt+0xdcd4>
   1eea8:	cmp	r4, r0
   1eeac:	movle	r0, #0
   1eeb0:	ble	1eec8 <fputs@plt+0xdd30>
   1eeb4:	cmp	r0, #0
   1eeb8:	blt	1eed0 <fputs@plt+0xdd38>
   1eebc:	mov	r3, #0
   1eec0:	str	r3, [r8, #20]
   1eec4:	mov	r0, #13
   1eec8:	add	sp, sp, #20
   1eecc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1eed0:	ldr	r3, [r8, #20]
   1eed4:	cmp	r3, #28
   1eed8:	ldrne	r0, [pc, #4]	; 1eee4 <fputs@plt+0xdd4c>
   1eedc:	bne	1eec8 <fputs@plt+0xdd30>
   1eee0:	b	1eebc <fputs@plt+0xdd24>
   1eee4:	andeq	r0, r0, sl, lsl #6
   1eee8:	push	{r4, r5, r6, r7, r8, lr}
   1eeec:	sub	sp, sp, #32
   1eef0:	ldrb	r3, [r0, #16]
   1eef4:	cmp	r3, r1
   1eef8:	movge	r6, #0
   1eefc:	bge	1ef30 <fputs@plt+0xdd98>
   1ef00:	ldr	r7, [r0, #8]
   1ef04:	ldrb	r2, [r7, #20]
   1ef08:	cmp	r3, r2
   1ef0c:	beq	1ef3c <fputs@plt+0xdda4>
   1ef10:	cmp	r1, #1
   1ef14:	movle	ip, #0
   1ef18:	movgt	ip, #1
   1ef1c:	cmp	r2, #2
   1ef20:	orrhi	ip, ip, #1
   1ef24:	cmp	ip, #0
   1ef28:	movne	r6, #5
   1ef2c:	beq	1ef3c <fputs@plt+0xdda4>
   1ef30:	mov	r0, r6
   1ef34:	add	sp, sp, #32
   1ef38:	pop	{r4, r5, r6, r7, r8, pc}
   1ef3c:	mov	r5, r1
   1ef40:	mov	r4, r0
   1ef44:	cmp	r1, #1
   1ef48:	beq	1eff0 <fputs@plt+0xde58>
   1ef4c:	mov	r0, #1
   1ef50:	mov	r1, #0
   1ef54:	strd	r0, [sp, #16]
   1ef58:	mov	r2, #0
   1ef5c:	strh	r2, [sp, #2]
   1ef60:	cmp	r3, #2
   1ef64:	cmpls	r5, #4
   1ef68:	beq	1f184 <fputs@plt+0xdfec>
   1ef6c:	cmp	r5, #4
   1ef70:	beq	1f140 <fputs@plt+0xdfa8>
   1ef74:	mov	r3, #1
   1ef78:	strh	r3, [sp]
   1ef7c:	cmp	r5, #2
   1ef80:	beq	1f160 <fputs@plt+0xdfc8>
   1ef84:	ldr	r3, [pc, #664]	; 1f224 <fputs@plt+0xe08c>
   1ef88:	ldr	r2, [r3, #608]	; 0x260
   1ef8c:	add	r2, r2, #2
   1ef90:	asr	r3, r2, #31
   1ef94:	strd	r2, [sp, #8]
   1ef98:	ldr	r2, [pc, #648]	; 1f228 <fputs@plt+0xe090>
   1ef9c:	mov	r3, #0
   1efa0:	strd	r2, [sp, #16]
   1efa4:	mov	r1, sp
   1efa8:	mov	r0, r4
   1efac:	bl	155c8 <fputs@plt+0x4430>
   1efb0:	cmp	r0, #0
   1efb4:	beq	1f210 <fputs@plt+0xe078>
   1efb8:	bl	1118c <__errno_location@plt>
   1efbc:	ldr	r8, [r0]
   1efc0:	ldr	r1, [pc, #612]	; 1f22c <fputs@plt+0xe094>
   1efc4:	mov	r0, r8
   1efc8:	bl	1550c <fputs@plt+0x4374>
   1efcc:	mov	r6, r0
   1efd0:	cmp	r0, #5
   1efd4:	beq	1efe4 <fputs@plt+0xde4c>
   1efd8:	str	r8, [r4, #20]
   1efdc:	cmp	r0, #0
   1efe0:	beq	1f210 <fputs@plt+0xe078>
   1efe4:	cmp	r5, #4
   1efe8:	bne	1ef30 <fputs@plt+0xdd98>
   1efec:	b	1f150 <fputs@plt+0xdfb8>
   1eff0:	sub	r2, r2, #1
   1eff4:	uxtb	r2, r2
   1eff8:	cmp	r2, #1
   1effc:	bls	1f05c <fputs@plt+0xdec4>
   1f000:	mov	r2, #1
   1f004:	mov	r3, #0
   1f008:	strd	r2, [sp, #16]
   1f00c:	mov	r3, #0
   1f010:	strh	r3, [sp, #2]
   1f014:	strh	r3, [sp]
   1f018:	ldr	r3, [pc, #516]	; 1f224 <fputs@plt+0xe08c>
   1f01c:	ldr	r2, [r3, #608]	; 0x260
   1f020:	asr	r3, r2, #31
   1f024:	strd	r2, [sp, #8]
   1f028:	mov	r1, sp
   1f02c:	bl	155c8 <fputs@plt+0x4430>
   1f030:	cmp	r0, #0
   1f034:	beq	1f084 <fputs@plt+0xdeec>
   1f038:	bl	1118c <__errno_location@plt>
   1f03c:	ldr	r5, [r0]
   1f040:	ldr	r1, [pc, #484]	; 1f22c <fputs@plt+0xe094>
   1f044:	mov	r0, r5
   1f048:	bl	1550c <fputs@plt+0x4374>
   1f04c:	mov	r6, r0
   1f050:	cmp	r0, #5
   1f054:	strne	r5, [r4, #20]
   1f058:	b	1ef30 <fputs@plt+0xdd98>
   1f05c:	mov	r3, #1
   1f060:	strb	r3, [r0, #16]
   1f064:	ldr	r3, [r7, #16]
   1f068:	add	r3, r3, #1
   1f06c:	str	r3, [r7, #16]
   1f070:	ldr	r3, [r7, #32]
   1f074:	add	r3, r3, #1
   1f078:	str	r3, [r7, #32]
   1f07c:	mov	r6, #0
   1f080:	b	1ef30 <fputs@plt+0xdd98>
   1f084:	ldr	r3, [pc, #408]	; 1f224 <fputs@plt+0xe08c>
   1f088:	ldr	r2, [r3, #608]	; 0x260
   1f08c:	add	r2, r2, #2
   1f090:	asr	r3, r2, #31
   1f094:	strd	r2, [sp, #8]
   1f098:	ldr	r2, [pc, #392]	; 1f228 <fputs@plt+0xe090>
   1f09c:	mov	r3, #0
   1f0a0:	strd	r2, [sp, #16]
   1f0a4:	mov	r1, sp
   1f0a8:	mov	r0, r4
   1f0ac:	bl	155c8 <fputs@plt+0x4430>
   1f0b0:	cmp	r0, #0
   1f0b4:	beq	1f1c0 <fputs@plt+0xe028>
   1f0b8:	bl	1118c <__errno_location@plt>
   1f0bc:	ldr	r8, [r0]
   1f0c0:	ldr	r1, [pc, #356]	; 1f22c <fputs@plt+0xe094>
   1f0c4:	mov	r0, r8
   1f0c8:	bl	1550c <fputs@plt+0x4374>
   1f0cc:	mov	r6, r0
   1f0d0:	ldr	r3, [pc, #332]	; 1f224 <fputs@plt+0xe08c>
   1f0d4:	ldr	r2, [r3, #608]	; 0x260
   1f0d8:	asr	r3, r2, #31
   1f0dc:	strd	r2, [sp, #8]
   1f0e0:	mov	r2, #1
   1f0e4:	mov	r3, #0
   1f0e8:	strd	r2, [sp, #16]
   1f0ec:	add	r1, sp, #32
   1f0f0:	mov	r3, #2
   1f0f4:	strh	r3, [r1, #-32]!	; 0xffffffe0
   1f0f8:	mov	r0, r4
   1f0fc:	bl	155c8 <fputs@plt+0x4430>
   1f100:	clz	r3, r6
   1f104:	lsr	r3, r3, #5
   1f108:	cmp	r0, #0
   1f10c:	moveq	r3, #0
   1f110:	cmp	r3, #0
   1f114:	beq	1f12c <fputs@plt+0xdf94>
   1f118:	bl	1118c <__errno_location@plt>
   1f11c:	ldr	r8, [r0]
   1f120:	ldr	r6, [pc, #264]	; 1f230 <fputs@plt+0xe098>
   1f124:	str	r8, [r4, #20]
   1f128:	b	1ef30 <fputs@plt+0xdd98>
   1f12c:	cmp	r6, #0
   1f130:	beq	1f1f8 <fputs@plt+0xe060>
   1f134:	cmp	r6, #5
   1f138:	beq	1ef30 <fputs@plt+0xdd98>
   1f13c:	b	1f124 <fputs@plt+0xdf8c>
   1f140:	ldr	r3, [r7, #16]
   1f144:	cmp	r3, #1
   1f148:	movgt	r6, #5
   1f14c:	ble	1f1b4 <fputs@plt+0xe01c>
   1f150:	mov	r3, #3
   1f154:	strb	r3, [r4, #16]
   1f158:	strb	r3, [r7, #20]
   1f15c:	b	1ef30 <fputs@plt+0xdd98>
   1f160:	ldr	r3, [pc, #188]	; 1f224 <fputs@plt+0xe08c>
   1f164:	ldr	r2, [r3, #608]	; 0x260
   1f168:	add	r2, r2, #1
   1f16c:	asr	r3, r2, #31
   1f170:	strd	r2, [sp, #8]
   1f174:	mov	r2, #1
   1f178:	mov	r3, #0
   1f17c:	strd	r2, [sp, #16]
   1f180:	b	1efa4 <fputs@plt+0xde0c>
   1f184:	mov	r3, #1
   1f188:	strh	r3, [sp]
   1f18c:	ldr	r3, [pc, #144]	; 1f224 <fputs@plt+0xe08c>
   1f190:	ldr	r2, [r3, #608]	; 0x260
   1f194:	asr	r3, r2, #31
   1f198:	strd	r2, [sp, #8]
   1f19c:	mov	r1, sp
   1f1a0:	mov	r0, r4
   1f1a4:	bl	155c8 <fputs@plt+0x4430>
   1f1a8:	cmp	r0, #0
   1f1ac:	beq	1ef6c <fputs@plt+0xddd4>
   1f1b0:	b	1f038 <fputs@plt+0xdea0>
   1f1b4:	mov	r3, #1
   1f1b8:	strh	r3, [sp]
   1f1bc:	b	1ef84 <fputs@plt+0xddec>
   1f1c0:	ldr	r3, [pc, #92]	; 1f224 <fputs@plt+0xe08c>
   1f1c4:	ldr	r2, [r3, #608]	; 0x260
   1f1c8:	asr	r3, r2, #31
   1f1cc:	strd	r2, [sp, #8]
   1f1d0:	mov	r2, #1
   1f1d4:	mov	r3, #0
   1f1d8:	strd	r2, [sp, #16]
   1f1dc:	add	r1, sp, #32
   1f1e0:	mov	r3, #2
   1f1e4:	strh	r3, [r1, #-32]!	; 0xffffffe0
   1f1e8:	mov	r0, r4
   1f1ec:	bl	155c8 <fputs@plt+0x4430>
   1f1f0:	cmp	r0, #0
   1f1f4:	bne	1f118 <fputs@plt+0xdf80>
   1f1f8:	mov	r2, #1
   1f1fc:	strb	r2, [r4, #16]
   1f200:	ldr	r3, [r7, #32]
   1f204:	add	r3, r3, r2
   1f208:	str	r3, [r7, #32]
   1f20c:	str	r2, [r7, #16]
   1f210:	uxtb	r1, r5
   1f214:	strb	r1, [r4, #16]
   1f218:	strb	r1, [r7, #20]
   1f21c:	mov	r6, #0
   1f220:	b	1ef30 <fputs@plt+0xdd98>
   1f224:	andeq	sl, r9, r8, lsr r1
   1f228:	strdeq	r0, [r0], -lr
   1f22c:	andeq	r0, r0, sl, lsl #30
   1f230:	andeq	r0, r0, sl, lsl #16
   1f234:	push	{r4, r5, lr}
   1f238:	sub	sp, sp, #36	; 0x24
   1f23c:	mov	r5, r1
   1f240:	ldr	r3, [r0, #8]
   1f244:	ldrb	r2, [r3, #20]
   1f248:	cmp	r2, #1
   1f24c:	movhi	r3, #1
   1f250:	movhi	r0, #0
   1f254:	bhi	1f270 <fputs@plt+0xe0d8>
   1f258:	mov	r4, r0
   1f25c:	ldrb	r3, [r3, #21]
   1f260:	cmp	r3, #0
   1f264:	movne	r3, #0
   1f268:	movne	r0, r3
   1f26c:	beq	1f27c <fputs@plt+0xe0e4>
   1f270:	str	r3, [r5]
   1f274:	add	sp, sp, #36	; 0x24
   1f278:	pop	{r4, r5, pc}
   1f27c:	strh	r3, [sp, #2]
   1f280:	ldr	r1, [pc, #100]	; 1f2ec <fputs@plt+0xe154>
   1f284:	ldr	r2, [r1, #608]	; 0x260
   1f288:	add	r2, r2, #1
   1f28c:	asr	r3, r2, #31
   1f290:	strd	r2, [sp, #8]
   1f294:	mov	r2, #1
   1f298:	mov	r3, #0
   1f29c:	strd	r2, [sp, #16]
   1f2a0:	add	r2, sp, #32
   1f2a4:	mov	r3, #1
   1f2a8:	strh	r3, [r2, #-32]!	; 0xffffffe0
   1f2ac:	ldr	r3, [r1, #360]	; 0x168
   1f2b0:	mov	r1, #12
   1f2b4:	ldr	r0, [r4, #12]
   1f2b8:	blx	r3
   1f2bc:	cmp	r0, #0
   1f2c0:	bne	1f2d4 <fputs@plt+0xe13c>
   1f2c4:	ldrsh	r3, [sp]
   1f2c8:	subs	r3, r3, #2
   1f2cc:	movne	r3, #1
   1f2d0:	b	1f270 <fputs@plt+0xe0d8>
   1f2d4:	bl	1118c <__errno_location@plt>
   1f2d8:	ldr	r3, [r0]
   1f2dc:	str	r3, [r4, #20]
   1f2e0:	mov	r3, #0
   1f2e4:	ldr	r0, [pc, #4]	; 1f2f0 <fputs@plt+0xe158>
   1f2e8:	b	1f270 <fputs@plt+0xe0d8>
   1f2ec:	andeq	sl, r9, r8, lsr r1
   1f2f0:	andeq	r0, r0, sl, lsl #28
   1f2f4:	push	{r4, r5, lr}
   1f2f8:	sub	sp, sp, #108	; 0x6c
   1f2fc:	mov	r4, r0
   1f300:	mov	r5, r1
   1f304:	ldr	r3, [pc, #72]	; 1f354 <fputs@plt+0xe1bc>
   1f308:	ldr	r3, [r3, #336]	; 0x150
   1f30c:	mov	r1, sp
   1f310:	ldr	r0, [r0, #12]
   1f314:	blx	r3
   1f318:	cmp	r0, #0
   1f31c:	bne	1f340 <fputs@plt+0xe1a8>
   1f320:	ldrd	r2, [sp, #48]	; 0x30
   1f324:	cmp	r3, #0
   1f328:	cmpeq	r2, #1
   1f32c:	moveq	r2, #0
   1f330:	moveq	r3, #0
   1f334:	strd	r2, [r5]
   1f338:	add	sp, sp, #108	; 0x6c
   1f33c:	pop	{r4, r5, pc}
   1f340:	bl	1118c <__errno_location@plt>
   1f344:	ldr	r3, [r0]
   1f348:	str	r3, [r4, #20]
   1f34c:	ldr	r0, [pc, #4]	; 1f358 <fputs@plt+0xe1c0>
   1f350:	b	1f338 <fputs@plt+0xe1a0>
   1f354:	andeq	sl, r9, r8, lsr r1
   1f358:	andeq	r0, r0, sl, lsl #14
   1f35c:	push	{r4, r5, r6, lr}
   1f360:	mov	r5, r0
   1f364:	cmp	r1, #0
   1f368:	beq	1f3c4 <fputs@plt+0xe22c>
   1f36c:	ldr	r4, [r1, #4]
   1f370:	ldr	r3, [r1]
   1f374:	str	r3, [r4, #4]
   1f378:	ldr	r3, [r4, #48]	; 0x30
   1f37c:	cmp	r3, #0
   1f380:	beq	1f3a4 <fputs@plt+0xe20c>
   1f384:	ldr	r4, [r4, #48]	; 0x30
   1f388:	cmp	r4, #0
   1f38c:	beq	1f3dc <fputs@plt+0xe244>
   1f390:	ldrb	r3, [r4, #76]	; 0x4c
   1f394:	cmp	r3, #0
   1f398:	beq	1f3e8 <fputs@plt+0xe250>
   1f39c:	mov	r0, r4
   1f3a0:	pop	{r4, r5, r6, pc}
   1f3a4:	mov	r2, #84	; 0x54
   1f3a8:	mov	r3, #0
   1f3ac:	mov	r0, #0
   1f3b0:	bl	1c1a4 <fputs@plt+0xb00c>
   1f3b4:	str	r0, [r4, #48]	; 0x30
   1f3b8:	ldr	r3, [pc, #116]	; 1f434 <fputs@plt+0xe29c>
   1f3bc:	str	r3, [r4, #52]	; 0x34
   1f3c0:	b	1f384 <fputs@plt+0xe1ec>
   1f3c4:	mov	r2, #84	; 0x54
   1f3c8:	mov	r3, #0
   1f3cc:	mov	r0, #0
   1f3d0:	bl	1c1a4 <fputs@plt+0xb00c>
   1f3d4:	mov	r4, r0
   1f3d8:	b	1f388 <fputs@plt+0xe1f0>
   1f3dc:	mov	r0, r5
   1f3e0:	bl	13af4 <fputs@plt+0x295c>
   1f3e4:	b	1f39c <fputs@plt+0xe204>
   1f3e8:	str	r3, [r4, #16]
   1f3ec:	str	r3, [r4, #12]
   1f3f0:	str	r3, [r4, #8]
   1f3f4:	str	r3, [r4, #20]
   1f3f8:	str	r3, [r4, #32]
   1f3fc:	str	r3, [r4, #28]
   1f400:	str	r3, [r4, #24]
   1f404:	str	r3, [r4, #36]	; 0x24
   1f408:	str	r3, [r4, #48]	; 0x30
   1f40c:	str	r3, [r4, #44]	; 0x2c
   1f410:	str	r3, [r4, #40]	; 0x28
   1f414:	str	r3, [r4, #52]	; 0x34
   1f418:	str	r3, [r4, #64]	; 0x40
   1f41c:	str	r3, [r4, #60]	; 0x3c
   1f420:	str	r3, [r4, #56]	; 0x38
   1f424:	str	r3, [r4, #68]	; 0x44
   1f428:	mov	r3, #1
   1f42c:	strb	r3, [r4, #77]	; 0x4d
   1f430:	b	1f39c <fputs@plt+0xe204>
   1f434:	strdeq	r4, [r2], -r0
   1f438:	ldr	r3, [r0, #16]
   1f43c:	ldr	r3, [r3, #112]	; 0x70
   1f440:	rev	r3, r3
   1f444:	ldr	r2, [r0, #4]
   1f448:	add	r3, r3, #1
   1f44c:	rev	r3, r3
   1f450:	str	r3, [r2, #24]
   1f454:	ldr	r2, [r0, #4]
   1f458:	str	r3, [r2, #92]	; 0x5c
   1f45c:	ldr	r3, [r0, #4]
   1f460:	ldr	r2, [pc, #4]	; 1f46c <fputs@plt+0xe2d4>
   1f464:	str	r2, [r3, #96]	; 0x60
   1f468:	bx	lr
   1f46c:	rscsge	r2, r5, r0, lsl #26
   1f470:	push	{r4, r5, r6, r7, r8, lr}
   1f474:	sub	sp, sp, #8
   1f478:	ldr	r4, [sp, #32]
   1f47c:	rev	r1, r1
   1f480:	str	r1, [r4]
   1f484:	rev	r2, r2
   1f488:	str	r2, [r4, #4]
   1f48c:	ldr	r2, [r0, #104]	; 0x68
   1f490:	cmp	r2, #0
   1f494:	beq	1f4b4 <fputs@plt+0xe31c>
   1f498:	mov	r3, #0
   1f49c:	str	r3, [r4, #8]
   1f4a0:	str	r3, [r4, #12]
   1f4a4:	str	r3, [r4, #16]
   1f4a8:	str	r3, [r4, #20]
   1f4ac:	add	sp, sp, #8
   1f4b0:	pop	{r4, r5, r6, r7, r8, pc}
   1f4b4:	mov	r8, r3
   1f4b8:	mov	r5, r0
   1f4bc:	add	r7, r0, #76	; 0x4c
   1f4c0:	mov	r2, r0
   1f4c4:	ldr	r1, [r2, #84]!	; 0x54
   1f4c8:	ldr	r3, [r2, #4]
   1f4cc:	str	r1, [r4, #8]
   1f4d0:	str	r3, [r4, #12]
   1f4d4:	ldrb	r6, [r0, #65]	; 0x41
   1f4d8:	clz	r6, r6
   1f4dc:	lsr	r6, r6, #5
   1f4e0:	str	r7, [sp]
   1f4e4:	mov	r3, r7
   1f4e8:	mov	r2, #8
   1f4ec:	mov	r1, r4
   1f4f0:	mov	r0, r6
   1f4f4:	bl	164e0 <fputs@plt+0x5348>
   1f4f8:	str	r7, [sp]
   1f4fc:	mov	r3, r7
   1f500:	ldr	r2, [r5, #36]	; 0x24
   1f504:	mov	r1, r8
   1f508:	mov	r0, r6
   1f50c:	bl	164e0 <fputs@plt+0x5348>
   1f510:	ldr	r3, [r5, #76]	; 0x4c
   1f514:	rev	r3, r3
   1f518:	str	r3, [r4, #16]
   1f51c:	ldr	r3, [r5, #80]	; 0x50
   1f520:	rev	r3, r3
   1f524:	str	r3, [r4, #20]
   1f528:	b	1f4ac <fputs@plt+0xe314>
   1f52c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1f530:	sub	sp, sp, #32
   1f534:	mov	r4, r0
   1f538:	ldrd	sl, [sp, #64]	; 0x40
   1f53c:	ldr	r8, [r1, #4]
   1f540:	ldr	r1, [r1, #20]
   1f544:	add	r5, sp, #8
   1f548:	str	r5, [sp]
   1f54c:	mov	r3, r8
   1f550:	ldr	r0, [r0]
   1f554:	bl	1f470 <fputs@plt+0xe2d8>
   1f558:	strd	sl, [sp]
   1f55c:	mov	r2, #24
   1f560:	mov	r1, r5
   1f564:	mov	r0, r4
   1f568:	bl	167c4 <fputs@plt+0x562c>
   1f56c:	cmp	r0, #0
   1f570:	beq	1f57c <fputs@plt+0xe3e4>
   1f574:	add	sp, sp, #32
   1f578:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1f57c:	adds	r6, sl, #24
   1f580:	adc	r7, fp, #0
   1f584:	strd	r6, [sp]
   1f588:	ldr	r2, [r4, #20]
   1f58c:	mov	r1, r8
   1f590:	mov	r0, r4
   1f594:	bl	167c4 <fputs@plt+0x562c>
   1f598:	b	1f574 <fputs@plt+0xe3dc>
   1f59c:	ldr	r3, [r0, #4]
   1f5a0:	ldr	ip, [r0]
   1f5a4:	str	ip, [r3, #4]
   1f5a8:	cmp	r1, #15
   1f5ac:	ldreq	r3, [r3]
   1f5b0:	ldreq	r3, [r3, #108]	; 0x6c
   1f5b4:	ldreq	r1, [r0, #20]
   1f5b8:	addeq	r3, r3, r1
   1f5bc:	ldrne	r3, [r3, #12]
   1f5c0:	addne	r1, r1, #9
   1f5c4:	ldrne	r3, [r3, #56]	; 0x38
   1f5c8:	ldrne	r3, [r3, r1, lsl #2]
   1f5cc:	revne	r3, r3
   1f5d0:	str	r3, [r2]
   1f5d4:	bx	lr
   1f5d8:	push	{lr}		; (str lr, [sp, #-4]!)
   1f5dc:	sub	sp, sp, #20
   1f5e0:	strd	r2, [sp]
   1f5e4:	mov	r2, #4
   1f5e8:	add	r1, sp, #12
   1f5ec:	bl	136f8 <fputs@plt+0x2560>
   1f5f0:	cmp	r0, #0
   1f5f4:	ldreq	r3, [sp, #12]
   1f5f8:	reveq	r3, r3
   1f5fc:	ldreq	r2, [sp, #24]
   1f600:	streq	r3, [r2]
   1f604:	add	sp, sp, #20
   1f608:	pop	{pc}		; (ldr pc, [sp], #4)
   1f60c:	push	{r4, r5, r6, r7, lr}
   1f610:	sub	sp, sp, #44	; 0x2c
   1f614:	mov	r6, r0
   1f618:	mov	r5, r1
   1f61c:	mov	r7, r2
   1f620:	mov	r3, #0
   1f624:	strb	r3, [r1]
   1f628:	add	r1, sp, #24
   1f62c:	bl	13768 <fputs@plt+0x25d0>
   1f630:	subs	r4, r0, #0
   1f634:	bne	1f648 <fputs@plt+0xe4b0>
   1f638:	ldrd	r2, [sp, #24]
   1f63c:	cmp	r2, #16
   1f640:	sbcs	r1, r3, #0
   1f644:	bge	1f654 <fputs@plt+0xe4bc>
   1f648:	mov	r0, r4
   1f64c:	add	sp, sp, #44	; 0x2c
   1f650:	pop	{r4, r5, r6, r7, pc}
   1f654:	add	r1, sp, #36	; 0x24
   1f658:	str	r1, [sp]
   1f65c:	subs	r2, r2, #16
   1f660:	sbc	r3, r3, #0
   1f664:	mov	r0, r6
   1f668:	bl	1f5d8 <fputs@plt+0xe440>
   1f66c:	subs	r4, r0, #0
   1f670:	bne	1f648 <fputs@plt+0xe4b0>
   1f674:	ldr	r3, [sp, #36]	; 0x24
   1f678:	cmp	r3, #0
   1f67c:	cmpne	r3, r7
   1f680:	bcs	1f648 <fputs@plt+0xe4b0>
   1f684:	add	r3, sp, #20
   1f688:	str	r3, [sp]
   1f68c:	ldrd	r2, [sp, #24]
   1f690:	subs	r2, r2, #12
   1f694:	sbc	r3, r3, #0
   1f698:	mov	r0, r6
   1f69c:	bl	1f5d8 <fputs@plt+0xe440>
   1f6a0:	subs	r4, r0, #0
   1f6a4:	bne	1f648 <fputs@plt+0xe4b0>
   1f6a8:	ldrd	r2, [sp, #24]
   1f6ac:	subs	r2, r2, #8
   1f6b0:	sbc	r3, r3, #0
   1f6b4:	strd	r2, [sp]
   1f6b8:	mov	r2, #8
   1f6bc:	add	r1, sp, #12
   1f6c0:	mov	r0, r6
   1f6c4:	bl	136f8 <fputs@plt+0x2560>
   1f6c8:	subs	r4, r0, #0
   1f6cc:	bne	1f648 <fputs@plt+0xe4b0>
   1f6d0:	mov	r2, #8
   1f6d4:	ldr	r1, [pc, #136]	; 1f764 <fputs@plt+0xe5cc>
   1f6d8:	add	r0, sp, #12
   1f6dc:	bl	10ec8 <memcmp@plt>
   1f6e0:	cmp	r0, #0
   1f6e4:	bne	1f648 <fputs@plt+0xe4b0>
   1f6e8:	ldr	r2, [sp, #36]	; 0x24
   1f6ec:	ldrd	r0, [sp, #24]
   1f6f0:	subs	r0, r0, #16
   1f6f4:	sbc	r1, r1, #0
   1f6f8:	subs	r0, r0, r2
   1f6fc:	sbc	r1, r1, #0
   1f700:	strd	r0, [sp]
   1f704:	mov	r1, r5
   1f708:	mov	r0, r6
   1f70c:	bl	136f8 <fputs@plt+0x2560>
   1f710:	subs	r4, r0, #0
   1f714:	bne	1f648 <fputs@plt+0xe4b0>
   1f718:	ldr	r0, [sp, #36]	; 0x24
   1f71c:	cmp	r0, #0
   1f720:	beq	1f744 <fputs@plt+0xe5ac>
   1f724:	ldr	r2, [sp, #20]
   1f728:	mov	r3, r5
   1f72c:	add	r0, r5, r0
   1f730:	ldrb	r1, [r3], #1
   1f734:	sub	r2, r2, r1
   1f738:	cmp	r3, r0
   1f73c:	bne	1f730 <fputs@plt+0xe598>
   1f740:	str	r2, [sp, #20]
   1f744:	ldr	r3, [sp, #20]
   1f748:	cmp	r3, #0
   1f74c:	movne	r3, #0
   1f750:	strne	r3, [sp, #36]	; 0x24
   1f754:	mov	r2, #0
   1f758:	ldr	r3, [sp, #36]	; 0x24
   1f75c:	strb	r2, [r5, r3]
   1f760:	b	1f648 <fputs@plt+0xe4b0>
   1f764:	andeq	r1, r8, r4, lsr #28
   1f768:	push	{r4, r5, r6, lr}
   1f76c:	ldr	r2, [r0, #32]
   1f770:	ldr	r4, [r2]
   1f774:	ldr	r2, [r0, #112]	; 0x70
   1f778:	add	r2, r2, #1
   1f77c:	str	r2, [r0, #112]	; 0x70
   1f780:	mov	r5, #0
   1f784:	str	r5, [r0, #68]	; 0x44
   1f788:	ldr	r2, [r0, #84]	; 0x54
   1f78c:	rev	r2, r2
   1f790:	add	r2, r2, #1
   1f794:	rev	r2, r2
   1f798:	str	r2, [r0, #84]	; 0x54
   1f79c:	str	r1, [r0, #88]	; 0x58
   1f7a0:	bl	1c538 <fputs@plt+0xb3a0>
   1f7a4:	str	r5, [r4, #96]	; 0x60
   1f7a8:	str	r5, [r4, #128]	; 0x80
   1f7ac:	str	r5, [r4, #104]	; 0x68
   1f7b0:	mvn	r3, #0
   1f7b4:	str	r3, [r4, #108]	; 0x6c
   1f7b8:	str	r3, [r4, #112]	; 0x70
   1f7bc:	str	r3, [r4, #116]	; 0x74
   1f7c0:	pop	{r4, r5, r6, pc}
   1f7c4:	push	{r4, r5, lr}
   1f7c8:	sub	sp, sp, #28
   1f7cc:	strd	r2, [sp, #8]
   1f7d0:	ldr	r4, [r0, #140]	; 0x8c
   1f7d4:	asr	r5, r4, #31
   1f7d8:	cmp	r4, r2
   1f7dc:	sbcs	r3, r5, r3
   1f7e0:	blt	1f7f4 <fputs@plt+0xe65c>
   1f7e4:	ldr	r3, [r1]
   1f7e8:	ldr	r3, [r3]
   1f7ec:	cmp	r3, #2
   1f7f0:	bgt	1f7fc <fputs@plt+0xe664>
   1f7f4:	add	sp, sp, #28
   1f7f8:	pop	{r4, r5, pc}
   1f7fc:	mov	r4, r1
   1f800:	mov	r3, #0
   1f804:	str	r3, [sp, #16]
   1f808:	add	r2, sp, #24
   1f80c:	mov	r3, #4096	; 0x1000
   1f810:	str	r3, [r2, #-4]!
   1f814:	mov	r1, #6
   1f818:	mov	r0, r4
   1f81c:	bl	13790 <fputs@plt+0x25f8>
   1f820:	add	r2, sp, #8
   1f824:	mov	r1, #5
   1f828:	mov	r0, r4
   1f82c:	bl	13790 <fputs@plt+0x25f8>
   1f830:	ldr	r3, [r4]
   1f834:	add	r2, sp, #16
   1f838:	str	r2, [sp, #4]
   1f83c:	ldr	r2, [sp, #8]
   1f840:	str	r2, [sp]
   1f844:	ldr	r1, [r3, #68]	; 0x44
   1f848:	mov	r2, #0
   1f84c:	mov	r3, #0
   1f850:	mov	r0, r4
   1f854:	blx	r1
   1f858:	ldr	r3, [sp, #16]
   1f85c:	str	r3, [sp]
   1f860:	mov	r2, #0
   1f864:	mov	r3, #0
   1f868:	mov	r0, r4
   1f86c:	bl	137cc <fputs@plt+0x2634>
   1f870:	b	1f7f4 <fputs@plt+0xe65c>
   1f874:	push	{r4, lr}
   1f878:	ldr	r3, [pc, #140]	; 1f90c <fputs@plt+0xe774>
   1f87c:	ldr	r3, [r3, #72]	; 0x48
   1f880:	cmp	r0, r3
   1f884:	ldrhi	r3, [pc, #128]	; 1f90c <fputs@plt+0xe774>
   1f888:	strhi	r0, [r3, #72]	; 0x48
   1f88c:	ldr	r3, [pc, #120]	; 1f90c <fputs@plt+0xe774>
   1f890:	ldr	r3, [r3, #120]	; 0x78
   1f894:	cmp	r3, #0
   1f898:	beq	1f8ac <fputs@plt+0xe714>
   1f89c:	ldr	r2, [pc, #108]	; 1f910 <fputs@plt+0xe778>
   1f8a0:	ldr	r2, [r2, #196]	; 0xc4
   1f8a4:	cmp	r0, r2
   1f8a8:	ble	1f8e4 <fputs@plt+0xe74c>
   1f8ac:	asr	r1, r0, #31
   1f8b0:	bl	13990 <fputs@plt+0x27f8>
   1f8b4:	ldr	r3, [pc, #84]	; 1f910 <fputs@plt+0xe778>
   1f8b8:	ldr	r3, [r3]
   1f8bc:	mov	r4, r0
   1f8c0:	cmp	r3, #0
   1f8c4:	cmpne	r0, #0
   1f8c8:	beq	1f8dc <fputs@plt+0xe744>
   1f8cc:	bl	13978 <fputs@plt+0x27e0>
   1f8d0:	mov	r1, r0
   1f8d4:	mov	r0, #4
   1f8d8:	bl	13290 <fputs@plt+0x20f8>
   1f8dc:	mov	r0, r4
   1f8e0:	pop	{r4, pc}
   1f8e4:	ldr	r2, [pc, #32]	; 1f90c <fputs@plt+0xe774>
   1f8e8:	ldr	r4, [r2, #116]	; 0x74
   1f8ec:	ldr	r1, [r4]
   1f8f0:	str	r1, [r2, #116]	; 0x74
   1f8f4:	sub	r3, r3, #1
   1f8f8:	str	r3, [r2, #120]	; 0x78
   1f8fc:	mov	r1, #1
   1f900:	mov	r0, #3
   1f904:	bl	13290 <fputs@plt+0x20f8>
   1f908:	b	1f8dc <fputs@plt+0xe744>
   1f90c:	ldrdeq	lr, [r9], -r8
   1f910:	andeq	sl, r9, r8, lsr r1
   1f914:	push	{r4, r5, r6, lr}
   1f918:	mov	r4, r0
   1f91c:	ldr	r3, [pc, #164]	; 1f9c8 <fputs@plt+0xe830>
   1f920:	ldr	r3, [r3, #304]	; 0x130
   1f924:	cmp	r3, r0
   1f928:	blt	1f988 <fputs@plt+0xe7f0>
   1f92c:	ldr	r3, [pc, #148]	; 1f9c8 <fputs@plt+0xe830>
   1f930:	ldr	r5, [r3, #328]	; 0x148
   1f934:	cmp	r5, #0
   1f938:	beq	1f988 <fputs@plt+0xe7f0>
   1f93c:	ldr	r2, [r5]
   1f940:	str	r2, [r3, #328]	; 0x148
   1f944:	ldr	r2, [r3, #332]	; 0x14c
   1f948:	sub	r2, r2, #1
   1f94c:	str	r2, [r3, #332]	; 0x14c
   1f950:	ldr	r1, [r3, #312]	; 0x138
   1f954:	cmp	r2, r1
   1f958:	movge	r2, #0
   1f95c:	movlt	r2, #1
   1f960:	str	r2, [r3, #336]	; 0x150
   1f964:	ldr	r3, [r3, #68]	; 0x44
   1f968:	cmp	r0, r3
   1f96c:	ldrhi	r3, [pc, #84]	; 1f9c8 <fputs@plt+0xe830>
   1f970:	strhi	r0, [r3, #68]	; 0x44
   1f974:	mov	r1, #1
   1f978:	mov	r0, r1
   1f97c:	bl	13290 <fputs@plt+0x20f8>
   1f980:	mov	r0, r5
   1f984:	pop	{r4, r5, r6, pc}
   1f988:	mov	r0, r4
   1f98c:	asr	r1, r4, #31
   1f990:	bl	13990 <fputs@plt+0x27f8>
   1f994:	subs	r5, r0, #0
   1f998:	beq	1f980 <fputs@plt+0xe7e8>
   1f99c:	mov	r0, r5
   1f9a0:	bl	13978 <fputs@plt+0x27e0>
   1f9a4:	mov	r1, r0
   1f9a8:	ldr	r3, [pc, #24]	; 1f9c8 <fputs@plt+0xe830>
   1f9ac:	ldr	r3, [r3, #68]	; 0x44
   1f9b0:	cmp	r4, r3
   1f9b4:	ldrhi	r3, [pc, #12]	; 1f9c8 <fputs@plt+0xe830>
   1f9b8:	strhi	r4, [r3, #68]	; 0x44
   1f9bc:	mov	r0, #2
   1f9c0:	bl	13290 <fputs@plt+0x20f8>
   1f9c4:	b	1f980 <fputs@plt+0xe7e8>
   1f9c8:	ldrdeq	lr, [r9], -r8
   1f9cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f9d0:	mov	r8, r0
   1f9d4:	mov	r7, r1
   1f9d8:	mov	r9, r3
   1f9dc:	ldr	r4, [sp, #32]
   1f9e0:	ldr	r5, [r0, #4]
   1f9e4:	subs	r6, r2, #0
   1f9e8:	bne	1fa44 <fputs@plt+0xe8ac>
   1f9ec:	cmp	r1, #1
   1f9f0:	beq	1fb30 <fputs@plt+0xe998>
   1f9f4:	mov	r1, r7
   1f9f8:	str	r7, [r4, #52]	; 0x34
   1f9fc:	mvn	r3, #0
   1fa00:	strb	r3, [r4, #68]	; 0x44
   1fa04:	str	r9, [r4, #72]	; 0x48
   1fa08:	str	r8, [r4]
   1fa0c:	str	r5, [r4, #4]
   1fa10:	mov	r3, #0
   1fa14:	strb	r3, [r4, #64]	; 0x40
   1fa18:	mov	r3, #2
   1fa1c:	strb	r3, [r4, #65]	; 0x41
   1fa20:	ldr	r3, [r5, #8]
   1fa24:	cmp	r3, #0
   1fa28:	bne	1facc <fputs@plt+0xe934>
   1fa2c:	ldr	r3, [r5, #8]
   1fa30:	str	r3, [r4, #8]
   1fa34:	str	r4, [r5, #8]
   1fa38:	mov	r0, #0
   1fa3c:	strb	r0, [r4, #66]	; 0x42
   1fa40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fa44:	ldr	r3, [r5, #80]	; 0x50
   1fa48:	cmp	r3, #0
   1fa4c:	beq	1fa84 <fputs@plt+0xe8ec>
   1fa50:	cmp	r1, #1
   1fa54:	beq	1fb30 <fputs@plt+0xe998>
   1fa58:	str	r1, [r4, #52]	; 0x34
   1fa5c:	mvn	r3, #0
   1fa60:	strb	r3, [r4, #68]	; 0x44
   1fa64:	str	r9, [r4, #72]	; 0x48
   1fa68:	str	r0, [r4]
   1fa6c:	str	r5, [r4, #4]
   1fa70:	adds	r3, r6, #0
   1fa74:	movne	r3, #1
   1fa78:	strb	r3, [r4, #64]	; 0x40
   1fa7c:	mov	r3, #0
   1fa80:	b	1fa1c <fputs@plt+0xe884>
   1fa84:	ldr	r0, [r5, #32]
   1fa88:	bl	1f914 <fputs@plt+0xe77c>
   1fa8c:	str	r0, [r5, #80]	; 0x50
   1fa90:	cmp	r0, #0
   1fa94:	beq	1faf4 <fputs@plt+0xe95c>
   1fa98:	mov	r3, #0
   1fa9c:	str	r3, [r0]
   1faa0:	str	r3, [r0, #4]
   1faa4:	ldr	r3, [r5, #80]	; 0x50
   1faa8:	add	r3, r3, #4
   1faac:	str	r3, [r5, #80]	; 0x50
   1fab0:	cmp	r3, #0
   1fab4:	bne	1fb28 <fputs@plt+0xe990>
   1fab8:	mov	r0, #7
   1fabc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fac0:	ldr	r3, [r3, #8]
   1fac4:	cmp	r3, #0
   1fac8:	beq	1fa2c <fputs@plt+0xe894>
   1facc:	ldr	r2, [r3, #52]	; 0x34
   1fad0:	cmp	r2, r1
   1fad4:	bne	1fac0 <fputs@plt+0xe928>
   1fad8:	ldrb	r2, [r3, #64]	; 0x40
   1fadc:	orr	r2, r2, #32
   1fae0:	strb	r2, [r3, #64]	; 0x40
   1fae4:	ldrb	r2, [r4, #64]	; 0x40
   1fae8:	orr	r2, r2, #32
   1faec:	strb	r2, [r4, #64]	; 0x40
   1faf0:	b	1fac0 <fputs@plt+0xe928>
   1faf4:	mov	r0, #7
   1faf8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fafc:	mov	r1, r7
   1fb00:	str	r7, [r4, #52]	; 0x34
   1fb04:	mvn	r3, #0
   1fb08:	strb	r3, [r4, #68]	; 0x44
   1fb0c:	str	r9, [r4, #72]	; 0x48
   1fb10:	str	r8, [r4]
   1fb14:	str	r5, [r4, #4]
   1fb18:	mov	r3, #1
   1fb1c:	strb	r3, [r4, #64]	; 0x40
   1fb20:	mov	r3, #0
   1fb24:	b	1fa1c <fputs@plt+0xe884>
   1fb28:	cmp	r7, #1
   1fb2c:	bne	1fafc <fputs@plt+0xe964>
   1fb30:	ldr	r1, [r5, #44]	; 0x2c
   1fb34:	adds	r1, r1, #0
   1fb38:	movne	r1, #1
   1fb3c:	str	r1, [r4, #52]	; 0x34
   1fb40:	mvn	r3, #0
   1fb44:	strb	r3, [r4, #68]	; 0x44
   1fb48:	str	r9, [r4, #72]	; 0x48
   1fb4c:	str	r8, [r4]
   1fb50:	str	r5, [r4, #4]
   1fb54:	adds	r3, r6, #0
   1fb58:	movne	r3, #1
   1fb5c:	strb	r3, [r4, #64]	; 0x40
   1fb60:	cmp	r6, #0
   1fb64:	moveq	r3, #2
   1fb68:	movne	r3, #0
   1fb6c:	b	1fa1c <fputs@plt+0xe884>
   1fb70:	push	{r4, lr}
   1fb74:	subs	r4, r0, #0
   1fb78:	popeq	{r4, pc}
   1fb7c:	ldr	r3, [pc, #84]	; 1fbd8 <fputs@plt+0xea40>
   1fb80:	ldr	r3, [r3]
   1fb84:	cmp	r3, #0
   1fb88:	bne	1fba0 <fputs@plt+0xea08>
   1fb8c:	ldr	r3, [pc, #68]	; 1fbd8 <fputs@plt+0xea40>
   1fb90:	ldr	r3, [r3, #44]	; 0x2c
   1fb94:	mov	r0, r4
   1fb98:	blx	r3
   1fb9c:	pop	{r4, pc}
   1fba0:	mov	r0, r4
   1fba4:	bl	13978 <fputs@plt+0x27e0>
   1fba8:	ldr	r3, [pc, #44]	; 1fbdc <fputs@plt+0xea44>
   1fbac:	ldr	r2, [r3]
   1fbb0:	sub	r0, r2, r0
   1fbb4:	str	r0, [r3]
   1fbb8:	ldr	r2, [r3, #36]	; 0x24
   1fbbc:	sub	r2, r2, #1
   1fbc0:	str	r2, [r3, #36]	; 0x24
   1fbc4:	ldr	r3, [pc, #12]	; 1fbd8 <fputs@plt+0xea40>
   1fbc8:	ldr	r3, [r3, #44]	; 0x2c
   1fbcc:	mov	r0, r4
   1fbd0:	blx	r3
   1fbd4:	pop	{r4, pc}
   1fbd8:	andeq	sl, r9, r8, lsr r1
   1fbdc:	ldrdeq	lr, [r9], -r8
   1fbe0:	push	{r4, r5, r6, lr}
   1fbe4:	mov	r5, r0
   1fbe8:	bl	136c8 <fputs@plt+0x2530>
   1fbec:	mov	r4, r0
   1fbf0:	mov	r0, r5
   1fbf4:	bl	1fb70 <fputs@plt+0xe9d8>
   1fbf8:	mov	r0, r4
   1fbfc:	pop	{r4, r5, r6, pc}
   1fc00:	cmp	r1, #0
   1fc04:	bxeq	lr
   1fc08:	push	{r4, lr}
   1fc0c:	cmp	r0, #0
   1fc10:	beq	1fc40 <fputs@plt+0xeaa8>
   1fc14:	ldr	r3, [r0, #456]	; 0x1c8
   1fc18:	cmp	r3, #0
   1fc1c:	beq	1fc28 <fputs@plt+0xea90>
   1fc20:	bl	13ad4 <fputs@plt+0x293c>
   1fc24:	pop	{r4, pc}
   1fc28:	ldr	r3, [r0, #288]	; 0x120
   1fc2c:	cmp	r3, r1
   1fc30:	bhi	1fc40 <fputs@plt+0xeaa8>
   1fc34:	ldr	r3, [r0, #292]	; 0x124
   1fc38:	cmp	r3, r1
   1fc3c:	bhi	1fc4c <fputs@plt+0xeab4>
   1fc40:	mov	r0, r1
   1fc44:	bl	1fb70 <fputs@plt+0xe9d8>
   1fc48:	pop	{r4, pc}
   1fc4c:	ldr	r3, [r0, #284]	; 0x11c
   1fc50:	str	r3, [r1]
   1fc54:	str	r1, [r0, #284]	; 0x11c
   1fc58:	ldr	r3, [r0, #264]	; 0x108
   1fc5c:	sub	r3, r3, #1
   1fc60:	str	r3, [r0, #264]	; 0x108
   1fc64:	pop	{r4, pc}
   1fc68:	push	{r4, lr}
   1fc6c:	mov	r4, r0
   1fc70:	ldrb	r3, [r0, #25]
   1fc74:	tst	r3, #4
   1fc78:	bne	1fc88 <fputs@plt+0xeaf0>
   1fc7c:	mov	r3, #0
   1fc80:	str	r3, [r4, #8]
   1fc84:	pop	{r4, pc}
   1fc88:	ldr	r1, [r0, #8]
   1fc8c:	ldr	r0, [r0]
   1fc90:	bl	1fc00 <fputs@plt+0xea68>
   1fc94:	ldrb	r3, [r4, #25]
   1fc98:	bic	r3, r3, #4
   1fc9c:	strb	r3, [r4, #25]
   1fca0:	b	1fc7c <fputs@plt+0xeae4>
   1fca4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fca8:	mov	r6, r1
   1fcac:	ldr	r4, [r1]
   1fcb0:	ldr	r5, [r0, #24]
   1fcb4:	ldr	r9, [r5, #120]	; 0x78
   1fcb8:	ldrb	r3, [r0, #89]	; 0x59
   1fcbc:	orr	r3, r3, #32
   1fcc0:	bic	r3, r3, #64	; 0x40
   1fcc4:	strb	r3, [r0, #89]	; 0x59
   1fcc8:	ldr	r3, [r0, #4]
   1fccc:	ldr	r1, [r0, #32]
   1fcd0:	subs	r1, r1, #1
   1fcd4:	bmi	1fdec <fputs@plt+0xec54>
   1fcd8:	add	r3, r3, #20
   1fcdc:	ldr	r7, [pc, #296]	; 1fe0c <fputs@plt+0xec74>
   1fce0:	ldr	fp, [pc, #296]	; 1fe10 <fputs@plt+0xec78>
   1fce4:	mvn	r8, #18
   1fce8:	ldr	sl, [pc, #292]	; 1fe14 <fputs@plt+0xec7c>
   1fcec:	b	1fd48 <fputs@plt+0xebb0>
   1fcf0:	ldr	lr, [r3, #-12]
   1fcf4:	cmp	lr, #0
   1fcf8:	ldrbne	lr, [r0, #89]	; 0x59
   1fcfc:	bicne	lr, lr, #32
   1fd00:	strbne	lr, [r0, #89]	; 0x59
   1fd04:	ldrb	lr, [r0, #89]	; 0x59
   1fd08:	orr	lr, lr, #64	; 0x40
   1fd0c:	strb	lr, [r0, #89]	; 0x59
   1fd10:	add	r2, r7, r2
   1fd14:	ldrb	r2, [r2, #2684]	; 0xa7c
   1fd18:	strb	r2, [ip, #-18]	; 0xffffffee
   1fd1c:	tst	r2, #1
   1fd20:	beq	1fd38 <fputs@plt+0xeba0>
   1fd24:	ldr	r2, [ip, #-12]
   1fd28:	cmp	r2, #0
   1fd2c:	mvnlt	r2, r2
   1fd30:	ldrlt	r2, [r9, r2, lsl #2]
   1fd34:	strlt	r2, [ip, #-12]
   1fd38:	sub	r1, r1, #1
   1fd3c:	add	r3, r3, #20
   1fd40:	cmn	r1, #1
   1fd44:	beq	1fdec <fputs@plt+0xec54>
   1fd48:	mov	ip, r3
   1fd4c:	ldrb	r2, [r3, #-20]	; 0xffffffec
   1fd50:	cmp	r2, #12
   1fd54:	ldrls	pc, [pc, r2, lsl #2]
   1fd58:	b	1fd10 <fputs@plt+0xeb78>
   1fd5c:	andeq	pc, r1, r4, lsl #26
   1fd60:	andeq	pc, r1, r4, lsl #26
   1fd64:	strdeq	pc, [r1], -r0
   1fd68:	ldrdeq	pc, [r1], -r4
   1fd6c:	andeq	pc, r1, r0, ror #27
   1fd70:	ldrdeq	pc, [r1], -r4
   1fd74:	andeq	pc, r1, r0, ror #27
   1fd78:	ldrdeq	pc, [r1], -r4
   1fd7c:	muleq	r1, r0, sp
   1fd80:	muleq	r1, r0, sp
   1fd84:	muleq	r1, r0, sp
   1fd88:			; <UNDEFINED> instruction: 0x0001fdbc
   1fd8c:	andeq	pc, r1, r4, lsr #27
   1fd90:	ldrb	lr, [r0, #89]	; 0x59
   1fd94:	and	lr, lr, #223	; 0xdf
   1fd98:	orr	lr, lr, #64	; 0x40
   1fd9c:	strb	lr, [r0, #89]	; 0x59
   1fda0:	b	1fd10 <fputs@plt+0xeb78>
   1fda4:	ldr	r2, [r3, #-12]
   1fda8:	cmp	r4, r2
   1fdac:	movlt	r4, r2
   1fdb0:	mov	r2, #0
   1fdb4:	strb	r2, [r3, #-18]	; 0xffffffee
   1fdb8:	b	1fd38 <fputs@plt+0xeba0>
   1fdbc:	ldr	r2, [r3, #-36]	; 0xffffffdc
   1fdc0:	cmp	r4, r2
   1fdc4:	movlt	r4, r2
   1fdc8:	mov	r2, #1
   1fdcc:	strb	r2, [r3, #-18]	; 0xffffffee
   1fdd0:	b	1fd24 <fputs@plt+0xeb8c>
   1fdd4:	str	sl, [r3, #-4]
   1fdd8:	strb	r8, [r3, #-19]	; 0xffffffed
   1fddc:	b	1fd10 <fputs@plt+0xeb78>
   1fde0:	str	fp, [r3, #-4]
   1fde4:	strb	r8, [r3, #-19]	; 0xffffffed
   1fde8:	b	1fd10 <fputs@plt+0xeb78>
   1fdec:	ldr	r1, [r5, #120]	; 0x78
   1fdf0:	ldr	r0, [r0]
   1fdf4:	bl	1fc00 <fputs@plt+0xea68>
   1fdf8:	mov	r3, #0
   1fdfc:	str	r3, [r5, #120]	; 0x78
   1fe00:	str	r3, [r5, #116]	; 0x74
   1fe04:	str	r4, [r6]
   1fe08:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe0c:			; <UNDEFINED> instruction: 0x000813b0
   1fe10:	ldrdeq	fp, [r4], -r0
   1fe14:	andeq	fp, r4, ip, asr #11
   1fe18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe1c:	sub	sp, sp, #36	; 0x24
   1fe20:	mov	r4, r0
   1fe24:	mov	r8, r1
   1fe28:	ldr	r5, [r0]
   1fe2c:	add	r3, r1, #444	; 0x1bc
   1fe30:	ldrsh	r3, [r3]
   1fe34:	str	r3, [sp, #12]
   1fe38:	mov	sl, r3
   1fe3c:	ldr	r6, [r1, #76]	; 0x4c
   1fe40:	ldr	fp, [r1, #72]	; 0x48
   1fe44:	ldr	r3, [r1, #400]	; 0x190
   1fe48:	str	r3, [sp, #28]
   1fe4c:	ldr	r7, [r1, #84]	; 0x54
   1fe50:	cmp	r7, #0
   1fe54:	moveq	r7, #1
   1fe58:	add	r6, r6, fp
   1fe5c:	clz	r3, fp
   1fe60:	lsr	r3, r3, #5
   1fe64:	cmp	r6, #0
   1fe68:	movle	r3, #0
   1fe6c:	cmp	r3, #0
   1fe70:	addne	r6, r6, #1
   1fe74:	ldr	r3, [r0, #32]
   1fe78:	add	r2, r3, r3, lsl #2
   1fe7c:	lsl	r2, r2, #2
   1fe80:	add	r2, r2, #7
   1fe84:	bic	r2, r2, #7
   1fe88:	ldr	r0, [r0, #4]
   1fe8c:	add	r0, r0, r2
   1fe90:	str	r0, [sp, #16]
   1fe94:	ldr	r3, [r1, #92]	; 0x5c
   1fe98:	sub	r2, r3, r2
   1fe9c:	bic	r2, r2, #7
   1fea0:	str	r2, [sp, #20]
   1fea4:	cmp	r2, #0
   1fea8:	ble	1feb4 <fputs@plt+0xed1c>
   1feac:	mov	r1, #0
   1feb0:	bl	10f64 <memset@plt>
   1feb4:	add	r1, sp, #28
   1feb8:	mov	r0, r4
   1febc:	bl	1fca4 <fputs@plt+0xeb0c>
   1fec0:	ldrb	r3, [r8, #20]
   1fec4:	cmp	r3, #0
   1fec8:	moveq	r2, #0
   1fecc:	beq	1fedc <fputs@plt+0xed44>
   1fed0:	ldrb	r2, [r8, #21]
   1fed4:	adds	r2, r2, #0
   1fed8:	movne	r2, #1
   1fedc:	ldrb	r3, [r4, #89]	; 0x59
   1fee0:	and	r2, r2, #1
   1fee4:	bic	r3, r3, #16
   1fee8:	orr	r3, r3, r2, lsl #4
   1feec:	strb	r3, [r4, #89]	; 0x59
   1fef0:	ldrb	r3, [r8, #453]	; 0x1c5
   1fef4:	adds	r3, r3, #0
   1fef8:	movne	r3, #1
   1fefc:	cmp	r6, #9
   1ff00:	movgt	r3, #0
   1ff04:	cmp	r3, #0
   1ff08:	movne	r6, #10
   1ff0c:	ldrb	r3, [r4, #87]	; 0x57
   1ff10:	bic	r3, r3, #1
   1ff14:	strb	r3, [r4, #87]	; 0x57
   1ff18:	add	r3, r6, r6, lsl #2
   1ff1c:	lsl	r3, r3, #3
   1ff20:	str	r3, [sp]
   1ff24:	ldr	r3, [sp, #12]
   1ff28:	add	r3, r3, r3, lsl #2
   1ff2c:	lsl	r3, r3, #3
   1ff30:	str	r3, [sp, #4]
   1ff34:	lsl	r3, fp, #2
   1ff38:	str	r3, [sp, #8]
   1ff3c:	mov	r9, #0
   1ff40:	str	r9, [sp, #24]
   1ff44:	ldr	r2, [sp]
   1ff48:	ldr	r1, [r4, #8]
   1ff4c:	add	r0, sp, #16
   1ff50:	bl	17210 <fputs@plt+0x6078>
   1ff54:	str	r0, [r4, #8]
   1ff58:	ldr	r2, [sp, #4]
   1ff5c:	ldr	r1, [r4, #60]	; 0x3c
   1ff60:	add	r0, sp, #16
   1ff64:	bl	17210 <fputs@plt+0x6078>
   1ff68:	str	r0, [r4, #60]	; 0x3c
   1ff6c:	ldr	r2, [sp, #28]
   1ff70:	lsl	r2, r2, #2
   1ff74:	ldr	r1, [r4, #12]
   1ff78:	add	r0, sp, #16
   1ff7c:	bl	17210 <fputs@plt+0x6078>
   1ff80:	str	r0, [r4, #12]
   1ff84:	ldr	r2, [sp, #8]
   1ff88:	ldr	r1, [r4, #56]	; 0x38
   1ff8c:	add	r0, sp, #16
   1ff90:	bl	17210 <fputs@plt+0x6078>
   1ff94:	str	r0, [r4, #56]	; 0x38
   1ff98:	mov	r2, r7
   1ff9c:	ldr	r1, [r4, #200]	; 0xc8
   1ffa0:	add	r0, sp, #16
   1ffa4:	bl	17210 <fputs@plt+0x6078>
   1ffa8:	str	r0, [r4, #200]	; 0xc8
   1ffac:	ldr	r2, [sp, #24]
   1ffb0:	cmp	r2, #0
   1ffb4:	beq	1ffe0 <fputs@plt+0xee48>
   1ffb8:	asr	r3, r2, #31
   1ffbc:	mov	r0, r5
   1ffc0:	bl	1c1a4 <fputs@plt+0xb00c>
   1ffc4:	str	r0, [r4, #172]	; 0xac
   1ffc8:	str	r0, [sp, #16]
   1ffcc:	ldr	r3, [sp, #24]
   1ffd0:	str	r3, [sp, #20]
   1ffd4:	ldrb	r3, [r5, #69]	; 0x45
   1ffd8:	cmp	r3, #0
   1ffdc:	beq	1ff40 <fputs@plt+0xeda8>
   1ffe0:	str	fp, [r4, #36]	; 0x24
   1ffe4:	str	r7, [r4, #196]	; 0xc4
   1ffe8:	ldr	r3, [r4, #60]	; 0x3c
   1ffec:	cmp	r3, #0
   1fff0:	beq	20038 <fputs@plt+0xeea0>
   1fff4:	ldr	r3, [sp, #12]
   1fff8:	strh	r3, [r4, #68]	; 0x44
   1fffc:	cmp	r3, #0
   20000:	ble	20038 <fputs@plt+0xeea0>
   20004:	mov	r3, #0
   20008:	mov	r1, r3
   2000c:	mov	r0, #1
   20010:	ldr	r2, [r4, #60]	; 0x3c
   20014:	add	r2, r2, r3
   20018:	strh	r0, [r2, #8]
   2001c:	ldr	r2, [r4, #60]	; 0x3c
   20020:	add	r2, r2, r3
   20024:	str	r5, [r2, #32]
   20028:	add	r1, r1, #1
   2002c:	add	r3, r3, #40	; 0x28
   20030:	cmp	sl, r1
   20034:	bne	20010 <fputs@plt+0xee78>
   20038:	ldr	r3, [r8, #448]	; 0x1c0
   2003c:	strh	r3, [r4, #70]	; 0x46
   20040:	ldr	r3, [r8, #476]	; 0x1dc
   20044:	str	r3, [r4, #64]	; 0x40
   20048:	mov	r3, #0
   2004c:	str	r3, [r8, #448]	; 0x1c0
   20050:	str	r3, [r8, #476]	; 0x1dc
   20054:	ldr	r3, [r4, #8]
   20058:	cmp	r3, #0
   2005c:	beq	200a0 <fputs@plt+0xef08>
   20060:	str	r6, [r4, #28]
   20064:	cmp	r6, #0
   20068:	ble	200a0 <fputs@plt+0xef08>
   2006c:	mov	r3, #0
   20070:	mov	r1, r3
   20074:	mov	r0, #128	; 0x80
   20078:	ldr	r2, [r4, #8]
   2007c:	add	r2, r2, r3
   20080:	strh	r0, [r2, #8]
   20084:	ldr	r2, [r4, #8]
   20088:	add	r2, r2, r3
   2008c:	str	r5, [r2, #32]
   20090:	add	r1, r1, #1
   20094:	add	r3, r3, #40	; 0x28
   20098:	cmp	r6, r1
   2009c:	bne	20078 <fputs@plt+0xeee0>
   200a0:	ldrb	r2, [r4, #89]	; 0x59
   200a4:	ldrb	r3, [r8, #453]	; 0x1c5
   200a8:	and	r3, r3, #3
   200ac:	bic	r2, r2, #3
   200b0:	orr	r3, r3, r2
   200b4:	strb	r3, [r4, #89]	; 0x59
   200b8:	ldr	r3, [pc, #64]	; 20100 <fputs@plt+0xef68>
   200bc:	str	r3, [r4, #40]	; 0x28
   200c0:	mvn	r2, #0
   200c4:	str	r2, [r4, #76]	; 0x4c
   200c8:	mov	r3, #0
   200cc:	str	r3, [r4, #80]	; 0x50
   200d0:	mov	r1, #2
   200d4:	strb	r1, [r4, #86]	; 0x56
   200d8:	str	r3, [r4, #92]	; 0x5c
   200dc:	mov	r1, #1
   200e0:	str	r1, [r4, #72]	; 0x48
   200e4:	strb	r2, [r4, #88]	; 0x58
   200e8:	str	r3, [r4, #104]	; 0x68
   200ec:	mov	r2, #0
   200f0:	mov	r3, #0
   200f4:	strd	r2, [r4, #144]	; 0x90
   200f8:	add	sp, sp, #36	; 0x24
   200fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20100:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   20104:	push	{r4, r5, r6, r7, r8, lr}
   20108:	mov	r7, r0
   2010c:	mov	r5, r1
   20110:	mov	r6, r2
   20114:	mov	r8, r3
   20118:	b	20120 <fputs@plt+0xef88>
   2011c:	add	r5, r4, #16
   20120:	ldr	r4, [r5]
   20124:	cmp	r4, #0
   20128:	beq	20184 <fputs@plt+0xefec>
   2012c:	cmp	r6, #0
   20130:	blt	20158 <fputs@plt+0xefc0>
   20134:	ldr	r3, [r4]
   20138:	cmp	r6, r3
   2013c:	bne	2011c <fputs@plt+0xef84>
   20140:	ldr	r3, [r4, #4]
   20144:	cmp	r3, #31
   20148:	bgt	20158 <fputs@plt+0xefc0>
   2014c:	lsr	r3, r8, r3
   20150:	tst	r3, #1
   20154:	bne	2011c <fputs@plt+0xef84>
   20158:	ldr	r3, [r4, #12]
   2015c:	cmp	r3, #0
   20160:	beq	2016c <fputs@plt+0xefd4>
   20164:	ldr	r0, [r4, #8]
   20168:	blx	r3
   2016c:	ldr	r3, [r4, #16]
   20170:	str	r3, [r5]
   20174:	mov	r1, r4
   20178:	mov	r0, r7
   2017c:	bl	1fc00 <fputs@plt+0xea68>
   20180:	b	20120 <fputs@plt+0xef88>
   20184:	pop	{r4, r5, r6, r7, r8, pc}
   20188:	push	{r4, lr}
   2018c:	mov	r1, r0
   20190:	ldr	r0, [r0, #52]	; 0x34
   20194:	bl	1fc00 <fputs@plt+0xea68>
   20198:	pop	{r4, pc}
   2019c:	push	{r4, r5, r6, lr}
   201a0:	subs	r5, r1, #0
   201a4:	popeq	{r4, r5, r6, pc}
   201a8:	mov	r6, r0
   201ac:	ldr	r3, [r5, #4]
   201b0:	cmp	r3, #0
   201b4:	ble	201dc <fputs@plt+0xf044>
   201b8:	mov	r4, #0
   201bc:	ldr	r3, [r5]
   201c0:	ldr	r1, [r3, r4, lsl #3]
   201c4:	mov	r0, r6
   201c8:	bl	1fc00 <fputs@plt+0xea68>
   201cc:	add	r4, r4, #1
   201d0:	ldr	r3, [r5, #4]
   201d4:	cmp	r3, r4
   201d8:	bgt	201bc <fputs@plt+0xf024>
   201dc:	ldr	r1, [r5]
   201e0:	mov	r0, r6
   201e4:	bl	1fc00 <fputs@plt+0xea68>
   201e8:	mov	r1, r5
   201ec:	mov	r0, r6
   201f0:	bl	1fc00 <fputs@plt+0xea68>
   201f4:	pop	{r4, r5, r6, pc}
   201f8:	subs	r1, r0, #0
   201fc:	bxeq	lr
   20200:	ldr	r3, [r1]
   20204:	sub	r3, r3, #1
   20208:	str	r3, [r1]
   2020c:	cmp	r3, #0
   20210:	bxne	lr
   20214:	push	{r4, lr}
   20218:	mov	r0, #0
   2021c:	bl	1fc00 <fputs@plt+0xea68>
   20220:	pop	{r4, pc}
   20224:	push	{r4, r5, r6, lr}
   20228:	ldr	r5, [r0]
   2022c:	ldr	r3, [r0, #12]
   20230:	sub	r3, r3, #1
   20234:	str	r3, [r0, #12]
   20238:	cmp	r3, #0
   2023c:	popne	{r4, r5, r6, pc}
   20240:	mov	r4, r0
   20244:	ldr	r0, [r0, #8]
   20248:	cmp	r0, #0
   2024c:	beq	2025c <fputs@plt+0xf0c4>
   20250:	ldr	r3, [r0]
   20254:	ldr	r3, [r3, #16]
   20258:	blx	r3
   2025c:	mov	r1, r4
   20260:	mov	r0, r5
   20264:	bl	1fc00 <fputs@plt+0xea68>
   20268:	pop	{r4, r5, r6, pc}
   2026c:	ldr	r2, [r1, #56]	; 0x38
   20270:	cmp	r2, #0
   20274:	bxeq	lr
   20278:	ldr	r3, [r2]
   2027c:	cmp	r0, r3
   20280:	addeq	r1, r1, #56	; 0x38
   20284:	moveq	r3, r2
   20288:	beq	202ac <fputs@plt+0xf114>
   2028c:	ldr	r3, [r2, #24]
   20290:	cmp	r3, #0
   20294:	beq	202c4 <fputs@plt+0xf12c>
   20298:	ldr	r1, [r3]
   2029c:	cmp	r1, r0
   202a0:	movne	r2, r3
   202a4:	bne	2028c <fputs@plt+0xf0f4>
   202a8:	add	r1, r2, #24
   202ac:	push	{r4, lr}
   202b0:	ldr	r2, [r3, #24]
   202b4:	str	r2, [r1]
   202b8:	mov	r0, r3
   202bc:	bl	20224 <fputs@plt+0xf08c>
   202c0:	pop	{r4, pc}
   202c4:	bx	lr
   202c8:	push	{r4, r5, r6, lr}
   202cc:	ldr	r4, [r0, #344]	; 0x158
   202d0:	mov	r3, #0
   202d4:	str	r3, [r0, #344]	; 0x158
   202d8:	cmp	r4, r3
   202dc:	popeq	{r4, r5, r6, pc}
   202e0:	bl	173d0 <fputs@plt+0x6238>
   202e4:	ldr	r5, [r4, #24]
   202e8:	mov	r0, r4
   202ec:	bl	20224 <fputs@plt+0xf08c>
   202f0:	mov	r4, r5
   202f4:	cmp	r5, #0
   202f8:	bne	202e4 <fputs@plt+0xf14c>
   202fc:	pop	{r4, r5, r6, pc}
   20300:	push	{r4, r5, r6, lr}
   20304:	mov	r5, r1
   20308:	subs	r6, r0, #0
   2030c:	beq	2033c <fputs@plt+0xf1a4>
   20310:	ldr	r3, [r6, #456]	; 0x1c8
   20314:	cmp	r3, #0
   20318:	beq	2033c <fputs@plt+0xf1a4>
   2031c:	ldr	r3, [r5, #52]	; 0x34
   20320:	cmp	r3, #0
   20324:	popeq	{r4, r5, r6, pc}
   20328:	ldr	r3, [r5, #48]	; 0x30
   2032c:	cmp	r3, #0
   20330:	ble	20378 <fputs@plt+0xf1e0>
   20334:	mov	r4, #0
   20338:	b	2035c <fputs@plt+0xf1c4>
   2033c:	mov	r1, r5
   20340:	mov	r0, #0
   20344:	bl	199c8 <fputs@plt+0x8830>
   20348:	b	2031c <fputs@plt+0xf184>
   2034c:	add	r4, r4, #1
   20350:	ldr	r3, [r5, #48]	; 0x30
   20354:	cmp	r3, r4
   20358:	ble	20378 <fputs@plt+0xf1e0>
   2035c:	cmp	r4, #1
   20360:	beq	2034c <fputs@plt+0xf1b4>
   20364:	ldr	r3, [r5, #52]	; 0x34
   20368:	ldr	r1, [r3, r4, lsl #2]
   2036c:	mov	r0, r6
   20370:	bl	1fc00 <fputs@plt+0xea68>
   20374:	b	2034c <fputs@plt+0xf1b4>
   20378:	ldr	r1, [r5, #52]	; 0x34
   2037c:	mov	r0, r6
   20380:	bl	1fc00 <fputs@plt+0xea68>
   20384:	pop	{r4, r5, r6, pc}
   20388:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2038c:	ldr	sl, [r0, #340]	; 0x154
   20390:	cmp	sl, #0
   20394:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20398:	mov	r8, r1
   2039c:	mov	r7, r0
   203a0:	mov	r3, #0
   203a4:	str	r3, [r0, #340]	; 0x154
   203a8:	ldr	r3, [r0, #316]	; 0x13c
   203ac:	cmp	r3, #0
   203b0:	ble	20408 <fputs@plt+0xf270>
   203b4:	sub	r6, sl, #4
   203b8:	mov	r5, #0
   203bc:	mov	r9, r5
   203c0:	b	203e0 <fputs@plt+0xf248>
   203c4:	str	r9, [r4, #20]
   203c8:	mov	r0, r4
   203cc:	bl	20224 <fputs@plt+0xf08c>
   203d0:	add	r5, r5, #1
   203d4:	ldr	r3, [r7, #316]	; 0x13c
   203d8:	cmp	r3, r5
   203dc:	ble	20408 <fputs@plt+0xf270>
   203e0:	ldr	r4, [r6, #4]!
   203e4:	ldr	r0, [r4, #8]
   203e8:	cmp	r0, #0
   203ec:	beq	203c4 <fputs@plt+0xf22c>
   203f0:	ldr	r3, [r0]
   203f4:	ldr	r3, [r3, r8]
   203f8:	cmp	r3, #0
   203fc:	beq	203c4 <fputs@plt+0xf22c>
   20400:	blx	r3
   20404:	b	203c4 <fputs@plt+0xf22c>
   20408:	mov	r1, sl
   2040c:	mov	r0, r7
   20410:	bl	1fc00 <fputs@plt+0xea68>
   20414:	mov	r3, #0
   20418:	str	r3, [r7, #316]	; 0x13c
   2041c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20420:	push	{r4, lr}
   20424:	mov	r4, r0
   20428:	ldr	r1, [r0, #424]	; 0x1a8
   2042c:	cmp	r1, #0
   20430:	beq	20450 <fputs@plt+0xf2b8>
   20434:	ldr	r3, [r1, #24]
   20438:	str	r3, [r4, #424]	; 0x1a8
   2043c:	mov	r0, r4
   20440:	bl	1fc00 <fputs@plt+0xea68>
   20444:	ldr	r1, [r4, #424]	; 0x1a8
   20448:	cmp	r1, #0
   2044c:	bne	20434 <fputs@plt+0xf29c>
   20450:	mov	r3, #0
   20454:	str	r3, [r4, #432]	; 0x1b0
   20458:	str	r3, [r4, #436]	; 0x1b4
   2045c:	strb	r3, [r4, #75]	; 0x4b
   20460:	pop	{r4, pc}
   20464:	push	{r4, r5, r6, lr}
   20468:	ldr	r4, [r1, #24]
   2046c:	cmp	r4, #0
   20470:	popeq	{r4, r5, r6, pc}
   20474:	ldr	r3, [r4]
   20478:	sub	r3, r3, #1
   2047c:	str	r3, [r4]
   20480:	cmp	r3, #0
   20484:	popne	{r4, r5, r6, pc}
   20488:	mov	r5, r0
   2048c:	ldr	r3, [r4, #4]
   20490:	ldr	r0, [r4, #8]
   20494:	blx	r3
   20498:	mov	r1, r4
   2049c:	mov	r0, r5
   204a0:	bl	1fc00 <fputs@plt+0xea68>
   204a4:	pop	{r4, r5, r6, pc}
   204a8:	push	{r4, r5, r6, r7, lr}
   204ac:	sub	sp, sp, #76	; 0x4c
   204b0:	subs	r5, r1, #0
   204b4:	beq	20578 <fputs@plt+0xf3e0>
   204b8:	ldr	r6, [r5, #16]
   204bc:	cmp	r6, #0
   204c0:	moveq	r0, #0
   204c4:	beq	20570 <fputs@plt+0xf3d8>
   204c8:	mov	r4, r0
   204cc:	mov	r2, #32
   204d0:	mov	r1, #0
   204d4:	mov	r0, sp
   204d8:	bl	10f64 <memset@plt>
   204dc:	add	r7, sp, #32
   204e0:	mov	r2, #40	; 0x28
   204e4:	mov	r1, #0
   204e8:	mov	r0, r7
   204ec:	bl	10f64 <memset@plt>
   204f0:	mov	r3, #1
   204f4:	strh	r3, [sp, #40]	; 0x28
   204f8:	ldr	r3, [r4, #32]
   204fc:	str	r3, [sp, #64]	; 0x40
   20500:	str	r7, [sp]
   20504:	str	r4, [sp, #8]
   20508:	str	r5, [sp, #4]
   2050c:	mov	r0, sp
   20510:	blx	r6
   20514:	ldr	r3, [r4, #24]
   20518:	cmp	r3, #0
   2051c:	ble	2052c <fputs@plt+0xf394>
   20520:	ldr	r1, [r4, #20]
   20524:	ldr	r0, [r4, #32]
   20528:	bl	1fc00 <fputs@plt+0xea68>
   2052c:	add	r5, sp, #32
   20530:	mov	ip, r4
   20534:	add	r4, sp, #64	; 0x40
   20538:	mov	lr, r5
   2053c:	ldm	lr!, {r0, r1, r2, r3}
   20540:	str	r0, [ip]
   20544:	str	r1, [ip, #4]
   20548:	str	r2, [ip, #8]
   2054c:	str	r3, [ip, #12]
   20550:	mov	r5, lr
   20554:	add	ip, ip, #16
   20558:	cmp	lr, r4
   2055c:	bne	20538 <fputs@plt+0xf3a0>
   20560:	ldm	r5!, {r0, r1}
   20564:	str	r0, [ip]
   20568:	str	r1, [ip, #4]
   2056c:	ldr	r0, [sp, #20]
   20570:	add	sp, sp, #76	; 0x4c
   20574:	pop	{r4, r5, r6, r7, pc}
   20578:	mov	r0, #0
   2057c:	b	20570 <fputs@plt+0xf3d8>
   20580:	push	{r4, r5, r6, r7, r8, lr}
   20584:	mov	r7, r0
   20588:	ldr	r3, [r0, #20]
   2058c:	cmp	r3, #2
   20590:	ble	20658 <fputs@plt+0xf4c0>
   20594:	mov	r6, #2
   20598:	mov	r4, r6
   2059c:	mov	r8, #0
   205a0:	ldr	r5, [r7, #16]
   205a4:	add	r3, r5, r4, lsl #4
   205a8:	ldr	r2, [r3, #4]
   205ac:	cmp	r2, #0
   205b0:	beq	20644 <fputs@plt+0xf4ac>
   205b4:	cmp	r4, r6
   205b8:	addgt	r5, r5, r6, lsl #4
   205bc:	ldmgt	r3, {r0, r1, r2, r3}
   205c0:	stmgt	r5, {r0, r1, r2, r3}
   205c4:	add	r6, r6, #1
   205c8:	add	r4, r4, #1
   205cc:	ldr	r3, [r7, #20]
   205d0:	cmp	r3, r4
   205d4:	bgt	205a0 <fputs@plt+0xf408>
   205d8:	str	r6, [r7, #20]
   205dc:	cmp	r6, #2
   205e0:	popgt	{r4, r5, r6, r7, r8, pc}
   205e4:	ldr	r1, [r7, #16]
   205e8:	add	r4, r7, #392	; 0x188
   205ec:	cmp	r1, r4
   205f0:	popeq	{r4, r5, r6, r7, r8, pc}
   205f4:	ldr	ip, [r1]
   205f8:	ldr	r0, [r1, #4]
   205fc:	ldr	r2, [r1, #8]
   20600:	ldr	r3, [r1, #12]
   20604:	str	ip, [r7, #392]	; 0x188
   20608:	str	r0, [r7, #396]	; 0x18c
   2060c:	str	r2, [r7, #400]	; 0x190
   20610:	str	r3, [r7, #404]	; 0x194
   20614:	ldr	ip, [r1, #16]
   20618:	ldr	r0, [r1, #20]
   2061c:	ldr	r2, [r1, #24]
   20620:	ldr	r3, [r1, #28]
   20624:	str	ip, [r7, #408]	; 0x198
   20628:	str	r0, [r7, #412]	; 0x19c
   2062c:	str	r2, [r7, #416]	; 0x1a0
   20630:	str	r3, [r7, #420]	; 0x1a4
   20634:	mov	r0, r7
   20638:	bl	1fc00 <fputs@plt+0xea68>
   2063c:	str	r4, [r7, #16]
   20640:	pop	{r4, r5, r6, r7, r8, pc}
   20644:	ldr	r1, [r5, r4, lsl #4]
   20648:	mov	r0, r7
   2064c:	bl	1fc00 <fputs@plt+0xea68>
   20650:	str	r8, [r5, r4, lsl #4]
   20654:	b	205c8 <fputs@plt+0xf430>
   20658:	mov	r3, #2
   2065c:	str	r3, [r0, #20]
   20660:	b	205e4 <fputs@plt+0xf44c>
   20664:	ldrh	r3, [r1, #44]	; 0x2c
   20668:	cmp	r3, r2
   2066c:	blt	20678 <fputs@plt+0xf4e0>
   20670:	mov	r0, #0
   20674:	bx	lr
   20678:	push	{r4, r5, r6, r7, r8, lr}
   2067c:	mov	r5, r1
   20680:	mov	r6, r0
   20684:	add	r4, r2, #7
   20688:	bic	r4, r4, #7
   2068c:	lsl	r2, r4, #2
   20690:	mov	r3, #0
   20694:	bl	13b5c <fputs@plt+0x29c4>
   20698:	subs	r7, r0, #0
   2069c:	beq	206dc <fputs@plt+0xf544>
   206a0:	ldrh	r2, [r5, #44]	; 0x2c
   206a4:	lsl	r2, r2, #2
   206a8:	ldr	r1, [r5, #48]	; 0x30
   206ac:	mov	r0, r7
   206b0:	bl	11000 <memcpy@plt>
   206b4:	ldr	r1, [r5, #48]	; 0x30
   206b8:	add	r3, r5, #56	; 0x38
   206bc:	cmp	r1, r3
   206c0:	beq	206cc <fputs@plt+0xf534>
   206c4:	mov	r0, r6
   206c8:	bl	1fc00 <fputs@plt+0xea68>
   206cc:	str	r7, [r5, #48]	; 0x30
   206d0:	strh	r4, [r5, #44]	; 0x2c
   206d4:	mov	r0, #0
   206d8:	pop	{r4, r5, r6, r7, r8, pc}
   206dc:	mov	r0, #7
   206e0:	pop	{r4, r5, r6, r7, r8, pc}
   206e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   206e8:	subs	r7, r1, #0
   206ec:	beq	20798 <fputs@plt+0xf600>
   206f0:	mov	r9, r0
   206f4:	mov	r2, #8
   206f8:	mov	r3, #0
   206fc:	bl	13b5c <fputs@plt+0x29c4>
   20700:	subs	sl, r0, #0
   20704:	beq	2077c <fputs@plt+0xf5e4>
   20708:	ldr	r3, [r7, #4]
   2070c:	str	r3, [sl, #4]
   20710:	ldr	r2, [r7, #4]
   20714:	lsl	r2, r2, #3
   20718:	mov	r3, #0
   2071c:	mov	r0, r9
   20720:	bl	13b5c <fputs@plt+0x29c4>
   20724:	str	r0, [sl]
   20728:	cmp	r0, #0
   2072c:	beq	20784 <fputs@plt+0xf5ec>
   20730:	ldr	r3, [r7, #4]
   20734:	cmp	r3, #0
   20738:	movgt	r4, #0
   2073c:	ble	2077c <fputs@plt+0xf5e4>
   20740:	lsl	r3, r4, #3
   20744:	ldr	r6, [sl]
   20748:	add	r8, r6, r3
   2074c:	ldr	r2, [r7]
   20750:	add	r5, r2, r3
   20754:	ldr	r1, [r2, r4, lsl #3]
   20758:	mov	r0, r9
   2075c:	bl	1d600 <fputs@plt+0xc468>
   20760:	str	r0, [r6, r4, lsl #3]
   20764:	ldr	r3, [r5, #4]
   20768:	str	r3, [r8, #4]
   2076c:	add	r4, r4, #1
   20770:	ldr	r3, [r7, #4]
   20774:	cmp	r3, r4
   20778:	bgt	20740 <fputs@plt+0xf5a8>
   2077c:	mov	r0, sl
   20780:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20784:	mov	r1, sl
   20788:	mov	r0, r9
   2078c:	bl	1fc00 <fputs@plt+0xea68>
   20790:	mov	sl, #0
   20794:	b	2077c <fputs@plt+0xf5e4>
   20798:	mov	sl, r7
   2079c:	b	2077c <fputs@plt+0xf5e4>
   207a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   207a4:	subs	r8, r1, #0
   207a8:	beq	208d0 <fputs@plt+0xf738>
   207ac:	mov	r9, r2
   207b0:	mov	r6, r0
   207b4:	mov	r2, #8
   207b8:	mov	r3, #0
   207bc:	bl	13b5c <fputs@plt+0x29c4>
   207c0:	subs	sl, r0, #0
   207c4:	beq	208ac <fputs@plt+0xf714>
   207c8:	ldr	r2, [r8]
   207cc:	str	r2, [sl]
   207d0:	tst	r9, #1
   207d4:	bne	207f4 <fputs@plt+0xf65c>
   207d8:	ldr	r3, [r8]
   207dc:	cmp	r3, #1
   207e0:	ble	208b4 <fputs@plt+0xf71c>
   207e4:	mov	r2, #1
   207e8:	lsl	r2, r2, #1
   207ec:	cmp	r2, r3
   207f0:	blt	207e8 <fputs@plt+0xf650>
   207f4:	add	r2, r2, r2, lsl #2
   207f8:	lsl	r2, r2, #2
   207fc:	mov	r3, #0
   20800:	mov	r0, r6
   20804:	bl	13b5c <fputs@plt+0x29c4>
   20808:	mov	r4, r0
   2080c:	str	r0, [sl, #4]
   20810:	cmp	r0, #0
   20814:	beq	208bc <fputs@plt+0xf724>
   20818:	ldr	r5, [r8, #4]
   2081c:	ldr	r3, [r8]
   20820:	cmp	r3, #0
   20824:	ble	208ac <fputs@plt+0xf714>
   20828:	mov	r7, #0
   2082c:	mov	r2, r9
   20830:	ldr	r1, [r5]
   20834:	mov	r0, r6
   20838:	bl	20f5c <fputs@plt+0xfdc4>
   2083c:	str	r0, [r4]
   20840:	ldr	r1, [r5, #4]
   20844:	mov	r0, r6
   20848:	bl	1d600 <fputs@plt+0xc468>
   2084c:	str	r0, [r4, #4]
   20850:	ldr	r1, [r5, #8]
   20854:	mov	r0, r6
   20858:	bl	1d600 <fputs@plt+0xc468>
   2085c:	str	r0, [r4, #8]
   20860:	ldrb	r3, [r5, #12]
   20864:	strb	r3, [r4, #12]
   20868:	ldrb	r3, [r4, #13]
   2086c:	bic	r3, r3, #1
   20870:	strb	r3, [r4, #13]
   20874:	ldrb	r3, [r5, #13]
   20878:	ldrb	r2, [r4, #13]
   2087c:	bic	r2, r2, #2
   20880:	and	r3, r3, #2
   20884:	orr	r3, r3, r2
   20888:	strb	r3, [r4, #13]
   2088c:	ldr	r3, [r5, #16]
   20890:	str	r3, [r4, #16]
   20894:	add	r7, r7, #1
   20898:	add	r4, r4, #20
   2089c:	add	r5, r5, #20
   208a0:	ldr	r3, [r8]
   208a4:	cmp	r3, r7
   208a8:	bgt	2082c <fputs@plt+0xf694>
   208ac:	mov	r0, sl
   208b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   208b4:	mov	r2, #1
   208b8:	b	207f4 <fputs@plt+0xf65c>
   208bc:	mov	r1, sl
   208c0:	mov	r0, r6
   208c4:	bl	1fc00 <fputs@plt+0xea68>
   208c8:	mov	sl, #0
   208cc:	b	208ac <fputs@plt+0xf714>
   208d0:	mov	sl, r8
   208d4:	b	208ac <fputs@plt+0xf714>
   208d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   208dc:	sub	sp, sp, #12
   208e0:	subs	fp, r1, #0
   208e4:	beq	20a74 <fputs@plt+0xf8dc>
   208e8:	ldr	r3, [fp]
   208ec:	cmp	r3, #0
   208f0:	subgt	r3, r3, #1
   208f4:	addgt	r3, r3, r3, lsl #3
   208f8:	lslgt	r3, r3, #3
   208fc:	addgt	r3, r3, #80	; 0x50
   20900:	movle	r3, #80	; 0x50
   20904:	str	r2, [sp, #4]
   20908:	mov	r9, r0
   2090c:	mov	r2, r3
   20910:	asr	r3, r3, #31
   20914:	bl	13b5c <fputs@plt+0x29c4>
   20918:	subs	sl, r0, #0
   2091c:	beq	20a78 <fputs@plt+0xf8e0>
   20920:	ldr	r3, [fp]
   20924:	str	r3, [sl, #4]
   20928:	str	r3, [sl]
   2092c:	ldr	r3, [fp]
   20930:	cmp	r3, #0
   20934:	ble	20a78 <fputs@plt+0xf8e0>
   20938:	mov	r5, fp
   2093c:	mov	r4, sl
   20940:	mov	r8, #0
   20944:	b	209cc <fputs@plt+0xf834>
   20948:	ldr	r1, [r5, #72]	; 0x48
   2094c:	mov	r0, r9
   20950:	bl	1d600 <fputs@plt+0xc468>
   20954:	str	r0, [r4, #72]	; 0x48
   20958:	b	20a40 <fputs@plt+0xf8a8>
   2095c:	ldr	r3, [r7, #24]
   20960:	str	r3, [r6, #24]
   20964:	cmp	r3, #0
   20968:	ldrhne	r2, [r3, #36]	; 0x24
   2096c:	addne	r2, r2, #1
   20970:	strhne	r2, [r3, #36]	; 0x24
   20974:	ldr	r2, [sp, #4]
   20978:	ldr	r1, [r7, #28]
   2097c:	mov	r0, r9
   20980:	bl	20a84 <fputs@plt+0xf8ec>
   20984:	str	r0, [r6, #28]
   20988:	ldr	r2, [sp, #4]
   2098c:	ldr	r1, [r7, #56]	; 0x38
   20990:	mov	r0, r9
   20994:	bl	20f5c <fputs@plt+0xfdc4>
   20998:	str	r0, [r6, #56]	; 0x38
   2099c:	ldr	r1, [r7, #60]	; 0x3c
   209a0:	mov	r0, r9
   209a4:	bl	206e4 <fputs@plt+0xf54c>
   209a8:	str	r0, [r6, #60]	; 0x3c
   209ac:	ldrd	r2, [r7, #64]	; 0x40
   209b0:	strd	r2, [r6, #64]	; 0x40
   209b4:	add	r8, r8, #1
   209b8:	add	r5, r5, #72	; 0x48
   209bc:	add	r4, r4, #72	; 0x48
   209c0:	ldr	r3, [fp]
   209c4:	cmp	r3, r8
   209c8:	ble	20a78 <fputs@plt+0xf8e0>
   209cc:	mov	r7, r5
   209d0:	ldr	r3, [r5, #8]
   209d4:	mov	r6, r4
   209d8:	str	r3, [r4, #8]
   209dc:	ldr	r1, [r5, #12]
   209e0:	mov	r0, r9
   209e4:	bl	1d600 <fputs@plt+0xc468>
   209e8:	str	r0, [r4, #12]
   209ec:	ldr	r1, [r5, #16]
   209f0:	mov	r0, r9
   209f4:	bl	1d600 <fputs@plt+0xc468>
   209f8:	str	r0, [r4, #16]
   209fc:	ldr	r1, [r5, #20]
   20a00:	mov	r0, r9
   20a04:	bl	1d600 <fputs@plt+0xc468>
   20a08:	str	r0, [r4, #20]
   20a0c:	ldr	r3, [r5, #44]	; 0x2c
   20a10:	str	r3, [r4, #44]	; 0x2c
   20a14:	ldr	r3, [r5, #52]	; 0x34
   20a18:	str	r3, [r4, #52]	; 0x34
   20a1c:	ldr	r3, [r5, #32]
   20a20:	str	r3, [r4, #32]
   20a24:	ldr	r3, [r5, #36]	; 0x24
   20a28:	str	r3, [r4, #36]	; 0x24
   20a2c:	add	r3, r8, r8, lsl #3
   20a30:	add	r3, sl, r3, lsl #3
   20a34:	ldrb	r3, [r3, #45]	; 0x2d
   20a38:	tst	r3, #2
   20a3c:	bne	20948 <fputs@plt+0xf7b0>
   20a40:	ldr	r3, [r7, #76]	; 0x4c
   20a44:	str	r3, [r6, #76]	; 0x4c
   20a48:	add	r3, r8, r8, lsl #3
   20a4c:	add	r3, sl, r3, lsl #3
   20a50:	ldrb	r3, [r3, #45]	; 0x2d
   20a54:	tst	r3, #4
   20a58:	beq	2095c <fputs@plt+0xf7c4>
   20a5c:	ldr	r2, [sp, #4]
   20a60:	ldr	r1, [r7, #72]	; 0x48
   20a64:	mov	r0, r9
   20a68:	bl	207a0 <fputs@plt+0xf608>
   20a6c:	str	r0, [r6, #72]	; 0x48
   20a70:	b	2095c <fputs@plt+0xf7c4>
   20a74:	mov	sl, fp
   20a78:	mov	r0, sl
   20a7c:	add	sp, sp, #12
   20a80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a84:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a88:	subs	r4, r1, #0
   20a8c:	beq	20c50 <fputs@plt+0xfab8>
   20a90:	mov	r5, r2
   20a94:	mov	r6, r0
   20a98:	mov	r2, #68	; 0x44
   20a9c:	mov	r3, #0
   20aa0:	bl	13b5c <fputs@plt+0x29c4>
   20aa4:	subs	r8, r0, #0
   20aa8:	beq	20c40 <fputs@plt+0xfaa8>
   20aac:	mov	r2, r5
   20ab0:	ldr	r1, [r4]
   20ab4:	mov	r0, r6
   20ab8:	bl	207a0 <fputs@plt+0xf608>
   20abc:	str	r0, [r8]
   20ac0:	mov	r2, r5
   20ac4:	ldr	r1, [r4, #28]
   20ac8:	mov	r0, r6
   20acc:	bl	208d8 <fputs@plt+0xf740>
   20ad0:	str	r0, [r8, #28]
   20ad4:	mov	r2, r5
   20ad8:	ldr	r1, [r4, #32]
   20adc:	mov	r0, r6
   20ae0:	bl	20f5c <fputs@plt+0xfdc4>
   20ae4:	str	r0, [r8, #32]
   20ae8:	mov	r2, r5
   20aec:	ldr	r1, [r4, #36]	; 0x24
   20af0:	mov	r0, r6
   20af4:	bl	207a0 <fputs@plt+0xf608>
   20af8:	str	r0, [r8, #36]	; 0x24
   20afc:	mov	r2, r5
   20b00:	ldr	r1, [r4, #40]	; 0x28
   20b04:	mov	r0, r6
   20b08:	bl	20f5c <fputs@plt+0xfdc4>
   20b0c:	str	r0, [r8, #40]	; 0x28
   20b10:	mov	r2, r5
   20b14:	ldr	r1, [r4, #44]	; 0x2c
   20b18:	mov	r0, r6
   20b1c:	bl	207a0 <fputs@plt+0xf608>
   20b20:	str	r0, [r8, #44]	; 0x2c
   20b24:	ldrb	r3, [r4, #4]
   20b28:	strb	r3, [r8, #4]
   20b2c:	mov	r2, r5
   20b30:	ldr	r1, [r4, #48]	; 0x30
   20b34:	mov	r0, r6
   20b38:	bl	20a84 <fputs@plt+0xf8ec>
   20b3c:	str	r0, [r8, #48]	; 0x30
   20b40:	cmp	r0, #0
   20b44:	strne	r8, [r0, #52]	; 0x34
   20b48:	mov	r7, #0
   20b4c:	str	r7, [r8, #52]	; 0x34
   20b50:	mov	r2, r5
   20b54:	ldr	r1, [r4, #56]	; 0x38
   20b58:	mov	r0, r6
   20b5c:	bl	20f5c <fputs@plt+0xfdc4>
   20b60:	str	r0, [r8, #56]	; 0x38
   20b64:	mov	r2, r5
   20b68:	ldr	r1, [r4, #60]	; 0x3c
   20b6c:	mov	r0, r6
   20b70:	bl	20f5c <fputs@plt+0xfdc4>
   20b74:	str	r0, [r8, #60]	; 0x3c
   20b78:	str	r7, [r8, #12]
   20b7c:	str	r7, [r8, #16]
   20b80:	ldr	r3, [r4, #8]
   20b84:	bic	r3, r3, #16
   20b88:	str	r3, [r8, #8]
   20b8c:	mvn	r3, #0
   20b90:	str	r3, [r8, #20]
   20b94:	str	r3, [r8, #24]
   20b98:	ldrsh	r3, [r4, #6]
   20b9c:	strh	r3, [r8, #6]
   20ba0:	ldr	sl, [r4, #64]	; 0x40
   20ba4:	cmp	sl, r7
   20ba8:	beq	20c48 <fputs@plt+0xfab0>
   20bac:	ldr	r2, [sl]
   20bb0:	lsl	r2, r2, #4
   20bb4:	add	r2, r2, #8
   20bb8:	asr	r3, r2, #31
   20bbc:	mov	r0, r6
   20bc0:	bl	1c1a4 <fputs@plt+0xb00c>
   20bc4:	subs	fp, r0, #0
   20bc8:	beq	20c3c <fputs@plt+0xfaa4>
   20bcc:	ldr	r3, [sl]
   20bd0:	str	r3, [fp]
   20bd4:	ldr	r3, [sl]
   20bd8:	cmp	r3, r7
   20bdc:	ble	20c3c <fputs@plt+0xfaa4>
   20be0:	mov	r5, sl
   20be4:	mov	r4, fp
   20be8:	mov	r9, r7
   20bec:	mov	r2, r9
   20bf0:	ldr	r1, [r5, #16]
   20bf4:	mov	r0, r6
   20bf8:	bl	20a84 <fputs@plt+0xf8ec>
   20bfc:	str	r0, [r4, #16]
   20c00:	mov	r2, r9
   20c04:	ldr	r1, [r5, #12]
   20c08:	mov	r0, r6
   20c0c:	bl	207a0 <fputs@plt+0xf608>
   20c10:	str	r0, [r4, #12]
   20c14:	ldr	r1, [r5, #8]
   20c18:	mov	r0, r6
   20c1c:	bl	1d600 <fputs@plt+0xc468>
   20c20:	str	r0, [r4, #8]
   20c24:	add	r7, r7, #1
   20c28:	add	r5, r5, #16
   20c2c:	add	r4, r4, #16
   20c30:	ldr	r3, [sl]
   20c34:	cmp	r7, r3
   20c38:	blt	20bec <fputs@plt+0xfa54>
   20c3c:	str	fp, [r8, #64]	; 0x40
   20c40:	mov	r0, r8
   20c44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c48:	mov	fp, sl
   20c4c:	b	20c3c <fputs@plt+0xfaa4>
   20c50:	mov	r8, r4
   20c54:	b	20c40 <fputs@plt+0xfaa8>
   20c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c5c:	sub	sp, sp, #28
   20c60:	subs	r5, r1, #0
   20c64:	beq	20e80 <fputs@plt+0xfce8>
   20c68:	mov	r6, r3
   20c6c:	mov	r7, r2
   20c70:	str	r0, [sp, #4]
   20c74:	and	r8, r2, #1
   20c78:	cmp	r3, #0
   20c7c:	beq	20d94 <fputs@plt+0xfbfc>
   20c80:	ldr	r3, [r3]
   20c84:	str	r3, [sp, #20]
   20c88:	mov	fp, #32768	; 0x8000
   20c8c:	ldr	r4, [sp, #20]
   20c90:	cmp	r4, #0
   20c94:	beq	20d88 <fputs@plt+0xfbf0>
   20c98:	cmp	r8, #0
   20c9c:	beq	20e88 <fputs@plt+0xfcf0>
   20ca0:	ldr	r3, [r5, #12]
   20ca4:	cmp	r3, #0
   20ca8:	ldrne	r0, [pc, #676]	; 20f54 <fputs@plt+0xfdbc>
   20cac:	beq	20dbc <fputs@plt+0xfc24>
   20cb0:	str	r0, [sp, #8]
   20cb4:	and	r3, r0, #28
   20cb8:	str	r3, [sp, #12]
   20cbc:	ldr	r9, [r5, #4]
   20cc0:	tst	r9, #1024	; 0x400
   20cc4:	movne	sl, #0
   20cc8:	bne	20cec <fputs@plt+0xfb54>
   20ccc:	ldr	r0, [r5, #8]
   20cd0:	cmp	r0, #0
   20cd4:	moveq	sl, #0
   20cd8:	beq	20cec <fputs@plt+0xfb54>
   20cdc:	bl	1b3e0 <fputs@plt+0xa248>
   20ce0:	add	sl, r0, #1
   20ce4:	cmp	r8, #0
   20ce8:	beq	20ea4 <fputs@plt+0xfd0c>
   20cec:	ldr	r2, [sp, #12]
   20cf0:	mov	r1, r5
   20cf4:	mov	r0, r4
   20cf8:	bl	11000 <memcpy@plt>
   20cfc:	ldr	r3, [r4, #4]
   20d00:	bic	r3, r3, #122880	; 0x1e000
   20d04:	orr	fp, r3, fp
   20d08:	ldr	r3, [sp, #8]
   20d0c:	and	r3, r3, #24576	; 0x6000
   20d10:	orr	fp, fp, r3
   20d14:	str	fp, [r4, #4]
   20d18:	cmp	sl, #0
   20d1c:	bne	20dd4 <fputs@plt+0xfc3c>
   20d20:	ldr	r2, [r5, #4]
   20d24:	ldr	r3, [r4, #4]
   20d28:	orr	r3, r2, r3
   20d2c:	tst	r3, #16384	; 0x4000
   20d30:	bne	20d50 <fputs@plt+0xfbb8>
   20d34:	tst	r2, #2048	; 0x800
   20d38:	beq	20df4 <fputs@plt+0xfc5c>
   20d3c:	mov	r2, r8
   20d40:	ldr	r1, [r5, #20]
   20d44:	ldr	r0, [sp, #4]
   20d48:	bl	20a84 <fputs@plt+0xf8ec>
   20d4c:	str	r0, [r4, #20]
   20d50:	ldr	r8, [r4, #4]
   20d54:	tst	r8, #24576	; 0x6000
   20d58:	beq	20e44 <fputs@plt+0xfcac>
   20d5c:	mov	r1, r7
   20d60:	mov	r0, r5
   20d64:	bl	1b400 <fputs@plt+0xa268>
   20d68:	ldr	r3, [sp, #20]
   20d6c:	add	r0, r3, r0
   20d70:	str	r0, [sp, #20]
   20d74:	tst	r8, #8192	; 0x2000
   20d78:	bne	20e0c <fputs@plt+0xfc74>
   20d7c:	cmp	r6, #0
   20d80:	ldrne	r3, [sp, #20]
   20d84:	strne	r3, [r6]
   20d88:	mov	r0, r4
   20d8c:	add	sp, sp, #28
   20d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d94:	mov	r1, r2
   20d98:	mov	r0, r5
   20d9c:	bl	1b474 <fputs@plt+0xa2dc>
   20da0:	mov	r2, r0
   20da4:	asr	r3, r0, #31
   20da8:	ldr	r0, [sp, #4]
   20dac:	bl	13b5c <fputs@plt+0x29c4>
   20db0:	str	r0, [sp, #20]
   20db4:	mov	fp, #0
   20db8:	b	20c8c <fputs@plt+0xfaf4>
   20dbc:	ldr	r2, [r5, #20]
   20dc0:	ldr	r3, [pc, #400]	; 20f58 <fputs@plt+0xfdc0>
   20dc4:	ldr	r0, [pc, #392]	; 20f54 <fputs@plt+0xfdbc>
   20dc8:	cmp	r2, #0
   20dcc:	moveq	r0, r3
   20dd0:	b	20cb0 <fputs@plt+0xfb18>
   20dd4:	ldr	r0, [sp, #20]
   20dd8:	ldr	r3, [sp, #12]
   20ddc:	add	r0, r0, r3
   20de0:	str	r0, [r4, #8]
   20de4:	mov	r2, sl
   20de8:	ldr	r1, [r5, #8]
   20dec:	bl	11000 <memcpy@plt>
   20df0:	b	20d20 <fputs@plt+0xfb88>
   20df4:	mov	r2, r8
   20df8:	ldr	r1, [r5, #20]
   20dfc:	ldr	r0, [sp, #4]
   20e00:	bl	207a0 <fputs@plt+0xf608>
   20e04:	str	r0, [r4, #20]
   20e08:	b	20d50 <fputs@plt+0xfbb8>
   20e0c:	add	r3, sp, #20
   20e10:	mov	r2, #1
   20e14:	ldr	r1, [r5, #12]
   20e18:	ldr	r7, [sp, #4]
   20e1c:	mov	r0, r7
   20e20:	bl	20c58 <fputs@plt+0xfac0>
   20e24:	str	r0, [r4, #12]
   20e28:	add	r3, sp, #20
   20e2c:	mov	r2, #1
   20e30:	ldr	r1, [r5, #16]
   20e34:	mov	r0, r7
   20e38:	bl	20c58 <fputs@plt+0xfac0>
   20e3c:	str	r0, [r4, #16]
   20e40:	b	20d7c <fputs@plt+0xfbe4>
   20e44:	ldr	r3, [r5, #4]
   20e48:	tst	r3, #16384	; 0x4000
   20e4c:	bne	20d88 <fputs@plt+0xfbf0>
   20e50:	mov	r2, #0
   20e54:	ldr	r1, [r5, #12]
   20e58:	ldr	r6, [sp, #4]
   20e5c:	mov	r0, r6
   20e60:	bl	20f5c <fputs@plt+0xfdc4>
   20e64:	str	r0, [r4, #12]
   20e68:	mov	r2, #0
   20e6c:	ldr	r1, [r5, #16]
   20e70:	mov	r0, r6
   20e74:	bl	20f5c <fputs@plt+0xfdc4>
   20e78:	str	r0, [r4, #16]
   20e7c:	b	20d88 <fputs@plt+0xfbf0>
   20e80:	mov	r4, r5
   20e84:	b	20d88 <fputs@plt+0xfbf0>
   20e88:	ldr	r9, [r5, #4]
   20e8c:	tst	r9, #1024	; 0x400
   20e90:	beq	20f28 <fputs@plt+0xfd90>
   20e94:	mov	r3, #48	; 0x30
   20e98:	str	r3, [sp, #12]
   20e9c:	str	r3, [sp, #8]
   20ea0:	mov	sl, #0
   20ea4:	tst	r9, #16384	; 0x4000
   20ea8:	bne	20ef4 <fputs@plt+0xfd5c>
   20eac:	tst	r9, #8192	; 0x2000
   20eb0:	bne	20f20 <fputs@plt+0xfd88>
   20eb4:	mov	r3, r5
   20eb8:	mov	r2, r4
   20ebc:	add	r1, r5, #48	; 0x30
   20ec0:	ldr	r9, [r3]
   20ec4:	ldr	lr, [r3, #4]
   20ec8:	ldr	ip, [r3, #8]
   20ecc:	ldr	r0, [r3, #12]
   20ed0:	str	r9, [r2]
   20ed4:	str	lr, [r2, #4]
   20ed8:	str	ip, [r2, #8]
   20edc:	str	r0, [r2, #12]
   20ee0:	add	r3, r3, #16
   20ee4:	add	r2, r2, #16
   20ee8:	cmp	r3, r1
   20eec:	bne	20ec0 <fputs@plt+0xfd28>
   20ef0:	b	20cfc <fputs@plt+0xfb64>
   20ef4:	mov	r9, #12
   20ef8:	mov	r2, r9
   20efc:	mov	r1, r5
   20f00:	mov	r0, r4
   20f04:	bl	11000 <memcpy@plt>
   20f08:	rsb	r2, r9, #48	; 0x30
   20f0c:	mov	r1, #0
   20f10:	ldr	r0, [sp, #20]
   20f14:	add	r0, r0, r9
   20f18:	bl	10f64 <memset@plt>
   20f1c:	b	20cfc <fputs@plt+0xfb64>
   20f20:	mov	r9, #28
   20f24:	b	20ef8 <fputs@plt+0xfd60>
   20f28:	ldr	r0, [r5, #8]
   20f2c:	cmp	r0, #0
   20f30:	movne	r3, #48	; 0x30
   20f34:	strne	r3, [sp, #12]
   20f38:	strne	r3, [sp, #8]
   20f3c:	bne	20cdc <fputs@plt+0xfb44>
   20f40:	mov	r3, #48	; 0x30
   20f44:	str	r3, [sp, #12]
   20f48:	str	r3, [sp, #8]
   20f4c:	mov	sl, #0
   20f50:	b	20ea4 <fputs@plt+0xfd0c>
   20f54:	andeq	r2, r0, ip, lsl r0
   20f58:	andeq	r4, r0, ip
   20f5c:	push	{r4, lr}
   20f60:	mov	r3, #0
   20f64:	bl	20c58 <fputs@plt+0xfac0>
   20f68:	pop	{r4, pc}
   20f6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   20f70:	sub	sp, sp, #20
   20f74:	mov	r4, r1
   20f78:	mov	r6, r2
   20f7c:	mov	r2, #0
   20f80:	str	r2, [sp, #12]
   20f84:	str	r2, [sp, #8]
   20f88:	cmp	r3, #0
   20f8c:	beq	20fa0 <fputs@plt+0xfe08>
   20f90:	mov	r5, r0
   20f94:	ldrb	r2, [r3]
   20f98:	cmp	r2, #152	; 0x98
   20f9c:	beq	20fac <fputs@plt+0xfe14>
   20fa0:	mov	r0, r4
   20fa4:	add	sp, sp, #20
   20fa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20fac:	ldr	r1, [r3, #44]	; 0x2c
   20fb0:	cmp	r1, #0
   20fb4:	beq	20fa0 <fputs@plt+0xfe08>
   20fb8:	ldrb	r3, [r1, #42]	; 0x2a
   20fbc:	tst	r3, #16
   20fc0:	beq	20fa0 <fputs@plt+0xfe08>
   20fc4:	bl	19990 <fputs@plt+0x87f8>
   20fc8:	ldr	r8, [r0, #8]
   20fcc:	ldr	r9, [r8]
   20fd0:	ldr	r3, [r9, #72]	; 0x48
   20fd4:	cmp	r3, #0
   20fd8:	beq	20fa0 <fputs@plt+0xfe08>
   20fdc:	ldr	r1, [r4, #20]
   20fe0:	mov	r0, r5
   20fe4:	bl	1d600 <fputs@plt+0xc468>
   20fe8:	subs	r7, r0, #0
   20fec:	beq	20fa0 <fputs@plt+0xfe08>
   20ff0:	ldrb	r3, [r7]
   20ff4:	cmp	r3, #0
   20ff8:	beq	2101c <fputs@plt+0xfe84>
   20ffc:	mov	r2, r7
   21000:	ldr	r1, [pc, #204]	; 210d4 <fputs@plt+0xff3c>
   21004:	add	r3, r1, r3
   21008:	ldrb	r3, [r3, #64]	; 0x40
   2100c:	strb	r3, [r2]
   21010:	ldrb	r3, [r2, #1]!
   21014:	cmp	r3, #0
   21018:	bne	21004 <fputs@plt+0xfe6c>
   2101c:	add	r3, sp, #8
   21020:	str	r3, [sp]
   21024:	ldr	r9, [r9, #72]	; 0x48
   21028:	add	r3, sp, #12
   2102c:	mov	r2, r7
   21030:	mov	r1, r6
   21034:	mov	r0, r8
   21038:	blx	r9
   2103c:	mov	r6, r0
   21040:	mov	r1, r7
   21044:	mov	r0, r5
   21048:	bl	1fc00 <fputs@plt+0xea68>
   2104c:	cmp	r6, #0
   21050:	beq	20fa0 <fputs@plt+0xfe08>
   21054:	ldr	r0, [r4, #20]
   21058:	bl	1b3e0 <fputs@plt+0xa248>
   2105c:	add	r2, r0, #29
   21060:	mov	r3, #0
   21064:	mov	r0, r5
   21068:	bl	1c1a4 <fputs@plt+0xb00c>
   2106c:	subs	r5, r0, #0
   21070:	beq	20fa0 <fputs@plt+0xfe08>
   21074:	mov	ip, r5
   21078:	mov	lr, r4
   2107c:	ldm	lr!, {r0, r1, r2, r3}
   21080:	stmia	ip!, {r0, r1, r2, r3}
   21084:	ldm	lr, {r0, r1, r2}
   21088:	stm	ip, {r0, r1, r2}
   2108c:	add	r6, r5, #28
   21090:	str	r6, [r5, #20]
   21094:	ldr	r4, [r4, #20]
   21098:	mov	r0, r4
   2109c:	bl	1b3e0 <fputs@plt+0xa248>
   210a0:	add	r2, r0, #1
   210a4:	mov	r1, r4
   210a8:	mov	r0, r6
   210ac:	bl	11000 <memcpy@plt>
   210b0:	ldr	r3, [sp, #12]
   210b4:	str	r3, [r5, #12]
   210b8:	ldr	r3, [sp, #8]
   210bc:	str	r3, [r5, #4]
   210c0:	ldrh	r3, [r5, #2]
   210c4:	orr	r3, r3, #16
   210c8:	strh	r3, [r5, #2]
   210cc:	mov	r4, r5
   210d0:	b	20fa0 <fputs@plt+0xfe08>
   210d4:			; <UNDEFINED> instruction: 0x000813b0
   210d8:	push	{r4, r5, r6, lr}
   210dc:	mov	r4, r0
   210e0:	mov	r5, r1
   210e4:	mov	r6, r2
   210e8:	ldr	r1, [r0]
   210ec:	mov	r0, r5
   210f0:	bl	1fc00 <fputs@plt+0xea68>
   210f4:	mov	r1, r6
   210f8:	mov	r0, r5
   210fc:	bl	1d600 <fputs@plt+0xc468>
   21100:	str	r0, [r4]
   21104:	pop	{r4, r5, r6, pc}
   21108:	push	{r4, r5, r6, r7, r8, lr}
   2110c:	subs	r5, r0, #0
   21110:	beq	212d4 <fputs@plt+0x1013c>
   21114:	sub	r7, r1, #1
   21118:	ldr	r3, [r5]
   2111c:	cmp	r3, #4000	; 0xfa0
   21120:	bls	212e4 <fputs@plt+0x1014c>
   21124:	ldr	r6, [r5, #8]
   21128:	cmp	r6, #0
   2112c:	bne	211a8 <fputs@plt+0x10010>
   21130:	add	r6, r7, #1
   21134:	ldr	r4, [pc, #460]	; 21308 <fputs@plt+0x10170>
   21138:	umull	r3, r4, r4, r7
   2113c:	lsr	r4, r4, #3
   21140:	rsb	r3, r4, r4, lsl #5
   21144:	add	r4, r4, r3, lsl #2
   21148:	sub	r4, r7, r4
   2114c:	add	r3, r5, r4, lsl #2
   21150:	ldr	r3, [r3, #12]
   21154:	cmp	r3, #0
   21158:	beq	211f4 <fputs@plt+0x1005c>
   2115c:	add	r3, r5, r4, lsl #2
   21160:	ldr	r3, [r3, #12]
   21164:	cmp	r6, r3
   21168:	beq	212dc <fputs@plt+0x10144>
   2116c:	add	r4, r4, #1
   21170:	cmp	r4, #124	; 0x7c
   21174:	movhi	r4, #0
   21178:	add	r3, r5, r4, lsl #2
   2117c:	ldr	r3, [r3, #12]
   21180:	cmp	r3, #0
   21184:	bne	2115c <fputs@plt+0xffc4>
   21188:	b	21200 <fputs@plt+0x10068>
   2118c:	ldr	r5, [r4, #12]
   21190:	ldr	r3, [r5]
   21194:	cmp	r3, #4000	; 0xfa0
   21198:	bls	212e4 <fputs@plt+0x1014c>
   2119c:	ldr	r6, [r5, #8]
   211a0:	cmp	r6, #0
   211a4:	beq	21130 <fputs@plt+0xff98>
   211a8:	mov	r1, r6
   211ac:	mov	r0, r7
   211b0:	bl	7db00 <fputs@plt+0x6c968>
   211b4:	mov	r4, r0
   211b8:	mov	r1, r6
   211bc:	mov	r0, r7
   211c0:	bl	7dcec <fputs@plt+0x6cb54>
   211c4:	mov	r7, r1
   211c8:	add	r4, r5, r4, lsl #2
   211cc:	ldr	r3, [r4, #12]
   211d0:	cmp	r3, #0
   211d4:	bne	2118c <fputs@plt+0xfff4>
   211d8:	mov	r0, r6
   211dc:	bl	1c308 <fputs@plt+0xb170>
   211e0:	str	r0, [r4, #12]
   211e4:	cmp	r0, #0
   211e8:	bne	2118c <fputs@plt+0xfff4>
   211ec:	mov	r6, #7
   211f0:	b	21300 <fputs@plt+0x10168>
   211f4:	ldr	r3, [r5, #4]
   211f8:	cmp	r3, #123	; 0x7b
   211fc:	bls	2120c <fputs@plt+0x10074>
   21200:	ldr	r3, [r5, #4]
   21204:	cmp	r3, #61	; 0x3d
   21208:	bhi	21228 <fputs@plt+0x10090>
   2120c:	ldr	r3, [r5, #4]
   21210:	add	r3, r3, #1
   21214:	str	r3, [r5, #4]
   21218:	add	r4, r5, r4, lsl #2
   2121c:	str	r6, [r4, #12]
   21220:	mov	r6, #0
   21224:	b	21300 <fputs@plt+0x10168>
   21228:	mov	r2, #500	; 0x1f4
   2122c:	mov	r3, #0
   21230:	mov	r0, #0
   21234:	bl	13c08 <fputs@plt+0x2a70>
   21238:	subs	r8, r0, #0
   2123c:	moveq	r6, #7
   21240:	beq	21300 <fputs@plt+0x10168>
   21244:	add	r4, r5, #12
   21248:	mov	r7, #500	; 0x1f4
   2124c:	mov	r2, r7
   21250:	mov	r1, r4
   21254:	mov	r0, r8
   21258:	bl	11000 <memcpy@plt>
   2125c:	mov	r2, r7
   21260:	mov	r1, #0
   21264:	mov	r0, r4
   21268:	bl	10f64 <memset@plt>
   2126c:	ldr	r3, [r5]
   21270:	add	r3, r3, #124	; 0x7c
   21274:	ldr	r2, [pc, #140]	; 21308 <fputs@plt+0x10170>
   21278:	umull	r2, r3, r2, r3
   2127c:	lsr	r3, r3, #3
   21280:	str	r3, [r5, #8]
   21284:	mov	r1, r6
   21288:	mov	r0, r5
   2128c:	bl	21108 <fputs@plt+0xff70>
   21290:	mov	r6, r0
   21294:	sub	r4, r8, #4
   21298:	add	r7, r8, #496	; 0x1f0
   2129c:	b	212a8 <fputs@plt+0x10110>
   212a0:	cmp	r4, r7
   212a4:	beq	212c4 <fputs@plt+0x1012c>
   212a8:	ldr	r1, [r4, #4]!
   212ac:	cmp	r1, #0
   212b0:	beq	212a0 <fputs@plt+0x10108>
   212b4:	mov	r0, r5
   212b8:	bl	21108 <fputs@plt+0xff70>
   212bc:	orr	r6, r6, r0
   212c0:	b	212a0 <fputs@plt+0x10108>
   212c4:	mov	r1, r8
   212c8:	mov	r0, #0
   212cc:	bl	1fc00 <fputs@plt+0xea68>
   212d0:	b	21300 <fputs@plt+0x10168>
   212d4:	mov	r6, #0
   212d8:	b	21300 <fputs@plt+0x10168>
   212dc:	mov	r6, #0
   212e0:	b	21300 <fputs@plt+0x10168>
   212e4:	add	r4, r5, r7, lsr #3
   212e8:	and	r7, r7, #7
   212ec:	ldrb	r3, [r4, #12]
   212f0:	mov	r2, #1
   212f4:	orr	r7, r3, r2, lsl r7
   212f8:	strb	r7, [r4, #12]
   212fc:	mov	r6, #0
   21300:	mov	r0, r6
   21304:	pop	{r4, r5, r6, r7, r8, pc}
   21308:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   2130c:	push	{r4, r5, r6, r7, r8, lr}
   21310:	ldr	r3, [r0, #104]	; 0x68
   21314:	cmp	r3, #0
   21318:	ble	21370 <fputs@plt+0x101d8>
   2131c:	mov	r7, r1
   21320:	mov	r6, r0
   21324:	mov	r4, #0
   21328:	mov	r8, r4
   2132c:	mov	r5, r4
   21330:	b	21348 <fputs@plt+0x101b0>
   21334:	add	r5, r5, #1
   21338:	add	r4, r4, #48	; 0x30
   2133c:	ldr	r3, [r6, #104]	; 0x68
   21340:	cmp	r3, r5
   21344:	ble	21374 <fputs@plt+0x101dc>
   21348:	ldr	r3, [r6, #100]	; 0x64
   2134c:	add	r3, r3, r4
   21350:	ldr	r2, [r3, #20]
   21354:	cmp	r2, r7
   21358:	bcc	21334 <fputs@plt+0x1019c>
   2135c:	mov	r1, r7
   21360:	ldr	r0, [r3, #16]
   21364:	bl	21108 <fputs@plt+0xff70>
   21368:	orr	r8, r8, r0
   2136c:	b	21334 <fputs@plt+0x1019c>
   21370:	mov	r8, #0
   21374:	mov	r0, r8
   21378:	pop	{r4, r5, r6, r7, r8, pc}
   2137c:	push	{r4, r5, r6, r7, r8, r9, lr}
   21380:	sub	sp, sp, #12
   21384:	ldr	r9, [r0, #16]
   21388:	ldr	r6, [r0, #20]
   2138c:	ldr	r7, [r9, #104]	; 0x68
   21390:	cmp	r7, #0
   21394:	ble	21508 <fputs@plt+0x10370>
   21398:	mov	r8, r0
   2139c:	ldr	r4, [r9, #100]	; 0x64
   213a0:	mov	r5, #0
   213a4:	b	213b8 <fputs@plt+0x10220>
   213a8:	add	r5, r5, #1
   213ac:	add	r4, r4, #48	; 0x30
   213b0:	cmp	r5, r7
   213b4:	beq	21470 <fputs@plt+0x102d8>
   213b8:	ldr	r3, [r4, #20]
   213bc:	cmp	r6, r3
   213c0:	bhi	213a8 <fputs@plt+0x10210>
   213c4:	mov	r1, r6
   213c8:	ldr	r0, [r4, #16]
   213cc:	bl	15838 <fputs@plt+0x46a0>
   213d0:	cmp	r0, #0
   213d4:	bne	213a8 <fputs@plt+0x10210>
   213d8:	ldrb	r3, [r9, #5]
   213dc:	cmp	r3, #2
   213e0:	beq	21454 <fputs@plt+0x102bc>
   213e4:	ldr	r4, [r9, #72]	; 0x48
   213e8:	ldr	r2, [r4]
   213ec:	cmp	r2, #0
   213f0:	beq	2147c <fputs@plt+0x102e4>
   213f4:	ldr	r6, [r8, #4]
   213f8:	ldr	r4, [r9, #160]	; 0xa0
   213fc:	add	r4, r4, #4
   21400:	asr	r1, r4, #31
   21404:	ldr	r3, [r9, #56]	; 0x38
   21408:	umull	r4, r5, r4, r3
   2140c:	mla	r5, r3, r1, r5
   21410:	ldr	r0, [r9, #72]	; 0x48
   21414:	ldr	r3, [r8, #20]
   21418:	str	r3, [sp]
   2141c:	mov	r2, r4
   21420:	mov	r3, r5
   21424:	bl	1e4b0 <fputs@plt+0xd318>
   21428:	cmp	r0, #0
   2142c:	bne	21474 <fputs@plt+0x102dc>
   21430:	ldr	r2, [r9, #160]	; 0xa0
   21434:	ldr	r0, [r9, #72]	; 0x48
   21438:	adds	r4, r4, #4
   2143c:	adc	r5, r5, #0
   21440:	strd	r4, [sp]
   21444:	mov	r1, r6
   21448:	bl	1371c <fputs@plt+0x2584>
   2144c:	cmp	r0, #0
   21450:	bne	21474 <fputs@plt+0x102dc>
   21454:	ldr	r3, [r9, #56]	; 0x38
   21458:	add	r3, r3, #1
   2145c:	str	r3, [r9, #56]	; 0x38
   21460:	ldr	r1, [r8, #20]
   21464:	mov	r0, r9
   21468:	bl	2130c <fputs@plt+0x10174>
   2146c:	b	21474 <fputs@plt+0x102dc>
   21470:	mov	r0, #0
   21474:	add	sp, sp, #12
   21478:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2147c:	cmp	r3, #4
   21480:	beq	21510 <fputs@plt+0x10378>
   21484:	ldrb	r3, [r9, #22]
   21488:	cmp	r3, #0
   2148c:	bne	21510 <fputs@plt+0x10378>
   21490:	ldr	r3, [pc, #156]	; 21534 <fputs@plt+0x1039c>
   21494:	ldr	r5, [r3, #36]	; 0x24
   21498:	ldr	r6, [r9]
   2149c:	mov	r2, #72	; 0x48
   214a0:	mov	r1, #0
   214a4:	mov	r0, r4
   214a8:	bl	10f64 <memset@plt>
   214ac:	cmp	r5, #0
   214b0:	beq	214e4 <fputs@plt+0x1034c>
   214b4:	cmp	r5, #0
   214b8:	ble	21528 <fputs@plt+0x10390>
   214bc:	str	r5, [r4, #4]
   214c0:	ldr	r3, [pc, #112]	; 21538 <fputs@plt+0x103a0>
   214c4:	str	r3, [r4]
   214c8:	str	r5, [r4, #8]
   214cc:	ldr	r3, [pc, #104]	; 2153c <fputs@plt+0x103a4>
   214d0:	str	r3, [r4, #56]	; 0x38
   214d4:	mov	r3, #0
   214d8:	str	r3, [r4, #64]	; 0x40
   214dc:	str	r6, [r4, #60]	; 0x3c
   214e0:	b	213f4 <fputs@plt+0x1025c>
   214e4:	mov	r1, #0
   214e8:	str	r1, [sp]
   214ec:	ldr	r3, [pc, #72]	; 2153c <fputs@plt+0x103a4>
   214f0:	mov	r2, r4
   214f4:	mov	r0, r6
   214f8:	bl	137f0 <fputs@plt+0x2658>
   214fc:	cmp	r0, #0
   21500:	bne	21474 <fputs@plt+0x102dc>
   21504:	b	213f4 <fputs@plt+0x1025c>
   21508:	mov	r0, #0
   2150c:	b	21474 <fputs@plt+0x102dc>
   21510:	ldr	r6, [r9]
   21514:	mov	r2, #72	; 0x48
   21518:	mov	r1, #0
   2151c:	mov	r0, r4
   21520:	bl	10f64 <memset@plt>
   21524:	mvn	r5, #0
   21528:	mov	r3, #1020	; 0x3fc
   2152c:	str	r3, [r4, #4]
   21530:	b	214c0 <fputs@plt+0x10328>
   21534:	andeq	sl, r9, r8, lsr r1
   21538:	ldrdeq	r1, [r8], -r0
   2153c:	andeq	r2, r0, lr, lsl r0
   21540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21544:	sub	sp, sp, #12
   21548:	mov	r9, r0
   2154c:	ldr	r8, [r0, #16]
   21550:	ldrd	r6, [r8, #80]	; 0x50
   21554:	ldr	r5, [r0, #4]
   21558:	ldr	r4, [r8, #52]	; 0x34
   2155c:	ldr	r3, [r8, #160]	; 0xa0
   21560:	sub	r3, r3, #200	; 0xc8
   21564:	cmp	r3, #0
   21568:	ble	21580 <fputs@plt+0x103e8>
   2156c:	ldrb	r2, [r5, r3]
   21570:	add	r4, r4, r2
   21574:	sub	r3, r3, #200	; 0xc8
   21578:	cmp	r3, #0
   2157c:	bgt	2156c <fputs@plt+0x103d4>
   21580:	ldrh	r3, [r9, #24]
   21584:	orr	r3, r3, #8
   21588:	strh	r3, [r9, #24]
   2158c:	ldr	r0, [r8, #68]	; 0x44
   21590:	ldr	r3, [r9, #20]
   21594:	str	r3, [sp]
   21598:	mov	r2, r6
   2159c:	mov	r3, r7
   215a0:	bl	1e4b0 <fputs@plt+0xd318>
   215a4:	cmp	r0, #0
   215a8:	beq	215b4 <fputs@plt+0x1041c>
   215ac:	add	sp, sp, #12
   215b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   215b4:	ldr	r2, [r8, #160]	; 0xa0
   215b8:	ldr	r0, [r8, #68]	; 0x44
   215bc:	adds	sl, r6, #4
   215c0:	adc	fp, r7, #0
   215c4:	strd	sl, [sp]
   215c8:	mov	r1, r5
   215cc:	bl	1371c <fputs@plt+0x2584>
   215d0:	cmp	r0, #0
   215d4:	bne	215ac <fputs@plt+0x10414>
   215d8:	ldr	r1, [r8, #160]	; 0xa0
   215dc:	adds	r2, r6, r1
   215e0:	adc	r3, r7, r1, asr #31
   215e4:	ldr	r0, [r8, #68]	; 0x44
   215e8:	str	r4, [sp]
   215ec:	adds	r2, r2, #4
   215f0:	adc	r3, r3, #0
   215f4:	bl	1e4b0 <fputs@plt+0xd318>
   215f8:	cmp	r0, #0
   215fc:	bne	215ac <fputs@plt+0x10414>
   21600:	ldr	r1, [r8, #160]	; 0xa0
   21604:	add	r1, r1, #8
   21608:	ldrd	r2, [r8, #80]	; 0x50
   2160c:	adds	r2, r2, r1
   21610:	adc	r3, r3, r1, asr #31
   21614:	strd	r2, [r8, #80]	; 0x50
   21618:	ldr	r3, [r8, #48]	; 0x30
   2161c:	add	r3, r3, #1
   21620:	str	r3, [r8, #48]	; 0x30
   21624:	ldr	r1, [r9, #20]
   21628:	ldr	r0, [r8, #60]	; 0x3c
   2162c:	bl	21108 <fputs@plt+0xff70>
   21630:	mov	r4, r0
   21634:	ldr	r1, [r9, #20]
   21638:	mov	r0, r8
   2163c:	bl	2130c <fputs@plt+0x10174>
   21640:	orr	r0, r4, r0
   21644:	b	215ac <fputs@plt+0x10414>
   21648:	push	{r4, r5, r6, lr}
   2164c:	mov	r4, r0
   21650:	ldrh	r3, [r0, #8]
   21654:	tst	r3, #8192	; 0x2000
   21658:	bne	21694 <fputs@plt+0x104fc>
   2165c:	ldrh	r3, [r4, #8]
   21660:	tst	r3, #1024	; 0x400
   21664:	bne	216a0 <fputs@plt+0x10508>
   21668:	tst	r3, #32
   2166c:	bne	216b0 <fputs@plt+0x10518>
   21670:	tst	r3, #64	; 0x40
   21674:	ldrne	r3, [r4]
   21678:	ldrne	r2, [r3]
   2167c:	ldrne	r1, [r2, #180]	; 0xb4
   21680:	strne	r1, [r3, #4]
   21684:	strne	r3, [r2, #180]	; 0xb4
   21688:	mov	r3, #1
   2168c:	strh	r3, [r4, #8]
   21690:	pop	{r4, r5, r6, pc}
   21694:	ldr	r1, [r0]
   21698:	bl	204a8 <fputs@plt+0xf310>
   2169c:	b	2165c <fputs@plt+0x104c4>
   216a0:	ldr	r3, [r4, #36]	; 0x24
   216a4:	ldr	r0, [r4, #16]
   216a8:	blx	r3
   216ac:	b	21688 <fputs@plt+0x104f0>
   216b0:	ldr	r6, [r4]
   216b4:	ldr	r1, [r6]
   216b8:	cmp	r1, #0
   216bc:	beq	216d8 <fputs@plt+0x10540>
   216c0:	ldr	r5, [r1]
   216c4:	ldr	r0, [r6, #4]
   216c8:	bl	1fc00 <fputs@plt+0xea68>
   216cc:	mov	r1, r5
   216d0:	cmp	r5, #0
   216d4:	bne	216c0 <fputs@plt+0x10528>
   216d8:	mov	r3, #0
   216dc:	str	r3, [r6]
   216e0:	strh	r3, [r6, #24]
   216e4:	str	r3, [r6, #8]
   216e8:	str	r3, [r6, #12]
   216ec:	str	r3, [r6, #20]
   216f0:	mov	r3, #1
   216f4:	strh	r3, [r6, #26]
   216f8:	b	21688 <fputs@plt+0x104f0>
   216fc:	push	{r4, lr}
   21700:	mov	r4, r0
   21704:	ldrh	r2, [r0, #8]
   21708:	ldr	r3, [pc, #64]	; 21750 <fputs@plt+0x105b8>
   2170c:	and	r3, r3, r2
   21710:	cmp	r3, #0
   21714:	bne	21730 <fputs@plt+0x10598>
   21718:	ldr	r3, [r4, #24]
   2171c:	cmp	r3, #0
   21720:	bne	21738 <fputs@plt+0x105a0>
   21724:	mov	r3, #0
   21728:	str	r3, [r4, #16]
   2172c:	pop	{r4, pc}
   21730:	bl	21648 <fputs@plt+0x104b0>
   21734:	b	21718 <fputs@plt+0x10580>
   21738:	ldr	r1, [r4, #20]
   2173c:	ldr	r0, [r4, #32]
   21740:	bl	1fc00 <fputs@plt+0xea68>
   21744:	mov	r3, #0
   21748:	str	r3, [r4, #24]
   2174c:	b	21724 <fputs@plt+0x1058c>
   21750:	andeq	r2, r0, r0, ror #8
   21754:	ldrh	r2, [r0, #8]
   21758:	ldr	r3, [pc, #32]	; 21780 <fputs@plt+0x105e8>
   2175c:	and	r3, r3, r2
   21760:	cmp	r3, #0
   21764:	bne	21774 <fputs@plt+0x105dc>
   21768:	ldr	r3, [r0, #24]
   2176c:	cmp	r3, #0
   21770:	bxeq	lr
   21774:	push	{r4, lr}
   21778:	bl	216fc <fputs@plt+0x10564>
   2177c:	pop	{r4, pc}
   21780:	andeq	r2, r0, r0, ror #8
   21784:	cmp	r0, #0
   21788:	cmpne	r1, #0
   2178c:	bxeq	lr
   21790:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21794:	mov	r4, r0
   21798:	add	r5, r1, r1, lsl #2
   2179c:	add	r5, r0, r5, lsl #3
   217a0:	ldr	r6, [r0, #32]
   217a4:	ldr	r3, [r6, #456]	; 0x1c8
   217a8:	cmp	r3, #0
   217ac:	bne	217cc <fputs@plt+0x10634>
   217b0:	ldr	r8, [pc, #124]	; 21834 <fputs@plt+0x1069c>
   217b4:	mov	r9, #0
   217b8:	mov	r7, #128	; 0x80
   217bc:	b	21804 <fputs@plt+0x1066c>
   217c0:	add	r4, r4, #40	; 0x28
   217c4:	cmp	r5, r4
   217c8:	bls	217e8 <fputs@plt+0x10650>
   217cc:	ldr	r3, [r4, #24]
   217d0:	cmp	r3, #0
   217d4:	beq	217c0 <fputs@plt+0x10628>
   217d8:	ldr	r1, [r4, #20]
   217dc:	mov	r0, r6
   217e0:	bl	1fc00 <fputs@plt+0xea68>
   217e4:	b	217c0 <fputs@plt+0x10628>
   217e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   217ec:	mov	r0, r4
   217f0:	bl	21754 <fputs@plt+0x105bc>
   217f4:	strh	r7, [r4, #8]
   217f8:	add	r4, r4, #40	; 0x28
   217fc:	cmp	r5, r4
   21800:	bls	21830 <fputs@plt+0x10698>
   21804:	ldrh	r3, [r4, #8]
   21808:	tst	r3, r8
   2180c:	bne	217ec <fputs@plt+0x10654>
   21810:	ldr	r3, [r4, #24]
   21814:	cmp	r3, #0
   21818:	beq	217f4 <fputs@plt+0x1065c>
   2181c:	ldr	r1, [r4, #20]
   21820:	mov	r0, r6
   21824:	bl	1fc00 <fputs@plt+0xea68>
   21828:	str	r9, [r4, #24]
   2182c:	b	217f4 <fputs@plt+0x1065c>
   21830:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21834:	andeq	r2, r0, r0, ror #8
   21838:	push	{r4, r5, r6, r7, r8, lr}
   2183c:	mov	r4, r0
   21840:	mov	r5, r1
   21844:	ldr	r7, [r0]
   21848:	ldrh	r1, [r0, #84]	; 0x54
   2184c:	lsl	r1, r1, #1
   21850:	ldr	r0, [r0, #16]
   21854:	bl	21784 <fputs@plt+0x105ec>
   21858:	ldr	r1, [r4, #16]
   2185c:	mov	r0, r7
   21860:	bl	1fc00 <fputs@plt+0xea68>
   21864:	lsl	r6, r5, #1
   21868:	strh	r5, [r4, #84]	; 0x54
   2186c:	add	r2, r6, r5, lsl #3
   21870:	lsl	r2, r2, #3
   21874:	mov	r3, #0
   21878:	mov	r0, r7
   2187c:	bl	1c1a4 <fputs@plt+0xb00c>
   21880:	str	r0, [r4, #16]
   21884:	cmp	r0, #0
   21888:	popeq	{r4, r5, r6, r7, r8, pc}
   2188c:	sub	r3, r6, #1
   21890:	cmp	r6, #0
   21894:	pople	{r4, r5, r6, r7, r8, pc}
   21898:	mov	r1, #1
   2189c:	strh	r1, [r0, #8]
   218a0:	ldr	r2, [r4]
   218a4:	str	r2, [r0, #32]
   218a8:	add	r0, r0, #40	; 0x28
   218ac:	sub	r3, r3, #1
   218b0:	cmn	r3, #1
   218b4:	bne	2189c <fputs@plt+0x10704>
   218b8:	pop	{r4, r5, r6, r7, r8, pc}
   218bc:	push	{r4, lr}
   218c0:	subs	r4, r0, #0
   218c4:	popeq	{r4, pc}
   218c8:	mov	r0, r4
   218cc:	bl	21754 <fputs@plt+0x105bc>
   218d0:	mov	r1, r4
   218d4:	ldr	r0, [r4, #32]
   218d8:	bl	1fc00 <fputs@plt+0xea68>
   218dc:	pop	{r4, pc}
   218e0:	push	{r4, r5, r6, lr}
   218e4:	mov	r4, r0
   218e8:	mov	r5, r1
   218ec:	bl	21754 <fputs@plt+0x105bc>
   218f0:	mov	r3, r5
   218f4:	mov	r0, r4
   218f8:	add	r2, r5, #32
   218fc:	ldr	r4, [r3]
   21900:	ldr	lr, [r3, #4]
   21904:	ldr	ip, [r3, #8]
   21908:	ldr	r1, [r3, #12]
   2190c:	str	r4, [r0]
   21910:	str	lr, [r0, #4]
   21914:	str	ip, [r0, #8]
   21918:	str	r1, [r0, #12]
   2191c:	add	r3, r3, #16
   21920:	add	r0, r0, #16
   21924:	cmp	r3, r2
   21928:	bne	218fc <fputs@plt+0x10764>
   2192c:	ldr	r2, [r3]
   21930:	ldr	r3, [r3, #4]
   21934:	str	r2, [r0]
   21938:	str	r3, [r0, #4]
   2193c:	mov	r3, #1
   21940:	strh	r3, [r5, #8]
   21944:	mov	r3, #0
   21948:	str	r3, [r5, #24]
   2194c:	pop	{r4, r5, r6, pc}
   21950:	push	{r4, r5, r6, lr}
   21954:	mov	r4, r0
   21958:	ldr	r5, [r0, #32]
   2195c:	bl	21754 <fputs@plt+0x105bc>
   21960:	mov	r2, #64	; 0x40
   21964:	mov	r3, #0
   21968:	mov	r0, r5
   2196c:	bl	13b5c <fputs@plt+0x29c4>
   21970:	str	r0, [r4, #20]
   21974:	ldrb	r3, [r5, #69]	; 0x45
   21978:	cmp	r3, #0
   2197c:	beq	21994 <fputs@plt+0x107fc>
   21980:	mov	r3, #1
   21984:	strh	r3, [r4, #8]
   21988:	mov	r3, #0
   2198c:	str	r3, [r4, #24]
   21990:	pop	{r4, r5, r6, pc}
   21994:	mov	r1, r0
   21998:	mov	r0, r5
   2199c:	bl	13a8c <fputs@plt+0x28f4>
   219a0:	str	r0, [r4, #24]
   219a4:	ldr	r3, [r4, #20]
   219a8:	mov	r2, #0
   219ac:	str	r2, [r3]
   219b0:	str	r5, [r3, #4]
   219b4:	str	r2, [r3, #8]
   219b8:	str	r2, [r3, #12]
   219bc:	str	r2, [r3, #20]
   219c0:	add	r1, r3, #32
   219c4:	str	r1, [r3, #16]
   219c8:	sub	r0, r0, #32
   219cc:	lsr	r0, r0, #4
   219d0:	strh	r0, [r3, #24]
   219d4:	mov	r1, #1
   219d8:	strh	r1, [r3, #26]
   219dc:	str	r2, [r3, #28]
   219e0:	str	r3, [r4]
   219e4:	mov	r3, #32
   219e8:	strh	r3, [r4, #8]
   219ec:	pop	{r4, r5, r6, pc}
   219f0:	ldrh	r2, [r0, #8]
   219f4:	ldr	r3, [pc, #32]	; 21a1c <fputs@plt+0x10884>
   219f8:	and	r3, r3, r2
   219fc:	cmp	r3, #0
   21a00:	bne	21a10 <fputs@plt+0x10878>
   21a04:	mov	r3, #1
   21a08:	strh	r3, [r0, #8]
   21a0c:	bx	lr
   21a10:	push	{r4, lr}
   21a14:	bl	21648 <fputs@plt+0x104b0>
   21a18:	pop	{r4, pc}
   21a1c:	andeq	r2, r0, r0, ror #8
   21a20:	push	{r4, r5, r6, lr}
   21a24:	mov	r4, r0
   21a28:	mov	r5, r1
   21a2c:	ldr	r0, [r0, #240]	; 0xf0
   21a30:	cmp	r0, #0
   21a34:	beq	21a3c <fputs@plt+0x108a4>
   21a38:	bl	219f0 <fputs@plt+0x10858>
   21a3c:	mov	r1, r5
   21a40:	mov	r0, r4
   21a44:	bl	13dd8 <fputs@plt+0x2c40>
   21a48:	pop	{r4, r5, r6, pc}
   21a4c:	str	r1, [r0, #52]	; 0x34
   21a50:	cmp	r1, #0
   21a54:	bne	21a64 <fputs@plt+0x108cc>
   21a58:	ldr	r3, [r0, #240]	; 0xf0
   21a5c:	cmp	r3, #0
   21a60:	bxeq	lr
   21a64:	push	{r4, lr}
   21a68:	bl	21a20 <fputs@plt+0x10888>
   21a6c:	pop	{r4, pc}
   21a70:	push	{r4, lr}
   21a74:	mov	r4, r0
   21a78:	bl	13c2c <fputs@plt+0x2a94>
   21a7c:	mov	r1, #7
   21a80:	mov	r0, r4
   21a84:	bl	21a4c <fputs@plt+0x108b4>
   21a88:	mov	r0, #7
   21a8c:	pop	{r4, pc}
   21a90:	ldrb	r2, [r0, #69]	; 0x45
   21a94:	ldr	r3, [pc, #48]	; 21acc <fputs@plt+0x10934>
   21a98:	cmp	r1, r3
   21a9c:	movne	r3, #0
   21aa0:	moveq	r3, #1
   21aa4:	cmp	r2, #0
   21aa8:	orrne	r3, r3, #1
   21aac:	cmp	r3, #0
   21ab0:	bne	21ac0 <fputs@plt+0x10928>
   21ab4:	ldr	r0, [r0, #56]	; 0x38
   21ab8:	and	r0, r0, r1
   21abc:	bx	lr
   21ac0:	push	{r4, lr}
   21ac4:	bl	21a70 <fputs@plt+0x108d8>
   21ac8:	pop	{r4, pc}
   21acc:	andeq	r0, r0, sl, lsl #24
   21ad0:	push	{r4, lr}
   21ad4:	subs	r4, r0, #0
   21ad8:	popeq	{r4, pc}
   21adc:	ldr	r1, [r4, #80]	; 0x50
   21ae0:	ldr	r0, [r4]
   21ae4:	bl	21a90 <fputs@plt+0x108f8>
   21ae8:	str	r0, [r4, #80]	; 0x50
   21aec:	pop	{r4, pc}
   21af0:	cmp	r0, #0
   21af4:	beq	21b40 <fputs@plt+0x109a8>
   21af8:	ldr	r3, [r0, #20]
   21afc:	cmp	r3, #0
   21b00:	beq	21b20 <fputs@plt+0x10988>
   21b04:	ldrh	r2, [r0, #84]	; 0x54
   21b08:	cmp	r1, #0
   21b0c:	cmpge	r2, r1
   21b10:	ble	21b20 <fputs@plt+0x10988>
   21b14:	add	r1, r1, r1, lsl #2
   21b18:	add	r0, r3, r1, lsl #3
   21b1c:	bx	lr
   21b20:	ldr	r0, [r0]
   21b24:	cmp	r0, #0
   21b28:	beq	21b48 <fputs@plt+0x109b0>
   21b2c:	push	{r4, lr}
   21b30:	mov	r1, #25
   21b34:	bl	21a4c <fputs@plt+0x108b4>
   21b38:	ldr	r0, [pc, #16]	; 21b50 <fputs@plt+0x109b8>
   21b3c:	pop	{r4, pc}
   21b40:	ldr	r0, [pc, #8]	; 21b50 <fputs@plt+0x109b8>
   21b44:	bx	lr
   21b48:	ldr	r0, [pc]	; 21b50 <fputs@plt+0x109b8>
   21b4c:	bx	lr
   21b50:	andeq	r1, r8, r0, lsr #30
   21b54:	push	{r4, r6, r7, lr}
   21b58:	mov	r4, r0
   21b5c:	mov	r6, r2
   21b60:	mov	r7, r3
   21b64:	bl	219f0 <fputs@plt+0x10858>
   21b68:	strd	r6, [r4]
   21b6c:	mov	r3, #4
   21b70:	strh	r3, [r4, #8]
   21b74:	pop	{r4, r6, r7, pc}
   21b78:	push	{r4, r5, r6, lr}
   21b7c:	mov	r4, r2
   21b80:	mov	r5, r3
   21b84:	ldrh	r2, [r0, #8]
   21b88:	ldr	r3, [pc, #40]	; 21bb8 <fputs@plt+0x10a20>
   21b8c:	and	r3, r3, r2
   21b90:	cmp	r3, #0
   21b94:	bne	21ba8 <fputs@plt+0x10a10>
   21b98:	strd	r4, [r0]
   21b9c:	mov	r3, #4
   21ba0:	strh	r3, [r0, #8]
   21ba4:	pop	{r4, r5, r6, pc}
   21ba8:	mov	r2, r4
   21bac:	mov	r3, r5
   21bb0:	bl	21b54 <fputs@plt+0x109bc>
   21bb4:	pop	{r4, r5, r6, pc}
   21bb8:	andeq	r2, r0, r0, ror #8
   21bbc:	push	{r4, lr}
   21bc0:	mov	r4, r0
   21bc4:	bl	219f0 <fputs@plt+0x10858>
   21bc8:	mov	r3, #4
   21bcc:	strh	r3, [r4, #8]
   21bd0:	mov	r0, r4
   21bd4:	pop	{r4, pc}
   21bd8:	ldr	r3, [r1, #8]
   21bdc:	add	r3, r3, r3, lsl #2
   21be0:	ldr	r0, [r0, #8]
   21be4:	add	r0, r0, r3, lsl #3
   21be8:	ldrh	r2, [r0, #8]
   21bec:	ldr	r3, [pc, #32]	; 21c14 <fputs@plt+0x10a7c>
   21bf0:	and	r3, r3, r2
   21bf4:	cmp	r3, #0
   21bf8:	bne	21c08 <fputs@plt+0x10a70>
   21bfc:	mov	r3, #4
   21c00:	strh	r3, [r0, #8]
   21c04:	bx	lr
   21c08:	push	{r4, lr}
   21c0c:	bl	21bbc <fputs@plt+0x10a24>
   21c10:	pop	{r4, pc}
   21c14:	andeq	r2, r0, r0, ror #8
   21c18:	push	{r4, r5, r6, lr}
   21c1c:	mov	r4, r0
   21c20:	mov	r5, r1
   21c24:	mov	r6, r2
   21c28:	bl	21648 <fputs@plt+0x104b0>
   21c2c:	mov	r2, r6
   21c30:	mov	r1, r5
   21c34:	mov	r0, r4
   21c38:	bl	21c40 <fputs@plt+0x10aa8>
   21c3c:	pop	{r4, r5, r6, pc}
   21c40:	push	{r4, lr}
   21c44:	ldrh	ip, [r0, #8]
   21c48:	ldr	r3, [pc, #84]	; 21ca4 <fputs@plt+0x10b0c>
   21c4c:	and	r3, r3, ip
   21c50:	cmp	r3, #0
   21c54:	bne	21c9c <fputs@plt+0x10b04>
   21c58:	ldr	r3, [r1]
   21c5c:	ldr	r4, [r1, #4]
   21c60:	ldr	lr, [r1, #8]
   21c64:	ldr	ip, [r1, #12]
   21c68:	str	r3, [r0]
   21c6c:	str	r4, [r0, #4]
   21c70:	str	lr, [r0, #8]
   21c74:	str	ip, [r0, #12]
   21c78:	ldr	r3, [r1, #16]
   21c7c:	str	r3, [r0, #16]
   21c80:	ldrh	r3, [r1, #8]
   21c84:	tst	r3, #2048	; 0x800
   21c88:	ldrheq	r3, [r0, #8]
   21c8c:	biceq	r3, r3, #7168	; 0x1c00
   21c90:	orreq	r2, r3, r2
   21c94:	strheq	r2, [r0, #8]
   21c98:	pop	{r4, pc}
   21c9c:	bl	21c18 <fputs@plt+0x10a80>
   21ca0:	pop	{r4, pc}
   21ca4:	andeq	r2, r0, r0, ror #8
   21ca8:	push	{r4, r5, r6, lr}
   21cac:	mov	r6, r0
   21cb0:	ldr	r4, [r0, #8]
   21cb4:	mov	r5, #0
   21cb8:	str	r5, [r0, #8]
   21cbc:	ldr	r0, [r0, #12]
   21cc0:	bl	1fb70 <fputs@plt+0xe9d8>
   21cc4:	str	r5, [r6, #12]
   21cc8:	str	r5, [r6]
   21ccc:	cmp	r4, r5
   21cd0:	beq	21cec <fputs@plt+0x10b54>
   21cd4:	ldr	r5, [r4]
   21cd8:	mov	r0, r4
   21cdc:	bl	1fb70 <fputs@plt+0xe9d8>
   21ce0:	mov	r4, r5
   21ce4:	cmp	r5, #0
   21ce8:	bne	21cd4 <fputs@plt+0x10b3c>
   21cec:	mov	r3, #0
   21cf0:	str	r3, [r6, #4]
   21cf4:	pop	{r4, r5, r6, pc}
   21cf8:	push	{r4, r5, r6, lr}
   21cfc:	subs	r6, r0, #0
   21d00:	popeq	{r4, r5, r6, pc}
   21d04:	ldr	r3, [r6, #8]
   21d08:	cmp	r3, #0
   21d0c:	beq	21d28 <fputs@plt+0x10b90>
   21d10:	add	r4, r6, #8
   21d14:	add	r5, r6, #508	; 0x1fc
   21d18:	ldr	r0, [r4, #4]!
   21d1c:	bl	21cf8 <fputs@plt+0x10b60>
   21d20:	cmp	r4, r5
   21d24:	bne	21d18 <fputs@plt+0x10b80>
   21d28:	mov	r0, r6
   21d2c:	bl	1fb70 <fputs@plt+0xe9d8>
   21d30:	pop	{r4, r5, r6, pc}
   21d34:	push	{r4, lr}
   21d38:	subs	r4, r0, #0
   21d3c:	popeq	{r4, pc}
   21d40:	ldr	r3, [pc, #124]	; 21dc4 <fputs@plt+0x10c2c>
   21d44:	ldr	r3, [r3, #316]	; 0x13c
   21d48:	cmp	r3, r4
   21d4c:	bhi	21d60 <fputs@plt+0x10bc8>
   21d50:	ldr	r3, [pc, #108]	; 21dc4 <fputs@plt+0x10c2c>
   21d54:	ldr	r3, [r3, #320]	; 0x140
   21d58:	cmp	r3, r4
   21d5c:	bhi	21d84 <fputs@plt+0x10bec>
   21d60:	mov	r0, r4
   21d64:	bl	13978 <fputs@plt+0x27e0>
   21d68:	ldr	r2, [pc, #84]	; 21dc4 <fputs@plt+0x10c2c>
   21d6c:	ldr	r3, [r2, #8]
   21d70:	sub	r0, r3, r0
   21d74:	str	r0, [r2, #8]
   21d78:	mov	r0, r4
   21d7c:	bl	1fb70 <fputs@plt+0xe9d8>
   21d80:	pop	{r4, pc}
   21d84:	ldr	r3, [pc, #56]	; 21dc4 <fputs@plt+0x10c2c>
   21d88:	ldr	r2, [r3, #4]
   21d8c:	sub	r2, r2, #1
   21d90:	str	r2, [r3, #4]
   21d94:	ldr	r2, [r3, #328]	; 0x148
   21d98:	str	r2, [r4]
   21d9c:	str	r4, [r3, #328]	; 0x148
   21da0:	ldr	r2, [r3, #332]	; 0x14c
   21da4:	add	r2, r2, #1
   21da8:	str	r2, [r3, #332]	; 0x14c
   21dac:	ldr	r1, [r3, #312]	; 0x138
   21db0:	cmp	r2, r1
   21db4:	movge	r2, #0
   21db8:	movlt	r2, #1
   21dbc:	str	r2, [r3, #336]	; 0x150
   21dc0:	pop	{r4, pc}
   21dc4:	ldrdeq	lr, [r9], -r8
   21dc8:	push	{r4, lr}
   21dcc:	ldr	r4, [r0, #20]
   21dd0:	ldrb	r3, [r0, #13]
   21dd4:	cmp	r3, #0
   21dd8:	beq	21e04 <fputs@plt+0x10c6c>
   21ddc:	ldr	r3, [r4, #52]	; 0x34
   21de0:	str	r3, [r0, #16]
   21de4:	str	r0, [r4, #52]	; 0x34
   21de8:	ldr	r3, [r4, #16]
   21dec:	cmp	r3, #0
   21df0:	ldrne	r2, [r4]
   21df4:	ldrne	r3, [r2, #16]
   21df8:	subne	r3, r3, #1
   21dfc:	strne	r3, [r2, #16]
   21e00:	pop	{r4, pc}
   21e04:	ldr	r0, [r0]
   21e08:	bl	21d34 <fputs@plt+0x10b9c>
   21e0c:	b	21de8 <fputs@plt+0x10c50>
   21e10:	push	{r4, r5, r6, lr}
   21e14:	mov	r4, r0
   21e18:	mov	r6, r1
   21e1c:	ldr	r5, [r0, #20]
   21e20:	ldr	r1, [r5, #44]	; 0x2c
   21e24:	ldr	r0, [r0, #8]
   21e28:	bl	7dcec <fputs@plt+0x6cb54>
   21e2c:	ldr	r3, [r5, #48]	; 0x30
   21e30:	add	r0, r3, r1, lsl #2
   21e34:	ldr	r2, [r3, r1, lsl #2]
   21e38:	cmp	r4, r2
   21e3c:	bne	21e48 <fputs@plt+0x10cb0>
   21e40:	b	21e5c <fputs@plt+0x10cc4>
   21e44:	mov	r2, r3
   21e48:	ldr	r3, [r2, #16]
   21e4c:	cmp	r4, r3
   21e50:	bne	21e44 <fputs@plt+0x10cac>
   21e54:	add	r0, r2, #16
   21e58:	mov	r2, r4
   21e5c:	ldr	r3, [r2, #16]
   21e60:	str	r3, [r0]
   21e64:	ldr	r3, [r5, #40]	; 0x28
   21e68:	sub	r3, r3, #1
   21e6c:	str	r3, [r5, #40]	; 0x28
   21e70:	cmp	r6, #0
   21e74:	popeq	{r4, r5, r6, pc}
   21e78:	mov	r0, r4
   21e7c:	bl	21dc8 <fputs@plt+0x10c30>
   21e80:	pop	{r4, r5, r6, pc}
   21e84:	cmp	r2, #0
   21e88:	bne	21ed0 <fputs@plt+0x10d38>
   21e8c:	ldr	r3, [r0]
   21e90:	ldr	ip, [r3, #16]
   21e94:	ldr	r2, [r3, #4]
   21e98:	cmp	ip, r2
   21e9c:	bhi	21ed0 <fputs@plt+0x10d38>
   21ea0:	add	r2, r3, #20
   21ea4:	str	r2, [r1, #28]
   21ea8:	ldr	r2, [r3, #44]	; 0x2c
   21eac:	str	r2, [r1, #24]
   21eb0:	str	r1, [r2, #28]
   21eb4:	str	r1, [r3, #44]	; 0x2c
   21eb8:	ldr	r3, [r0, #36]	; 0x24
   21ebc:	add	r3, r3, #1
   21ec0:	str	r3, [r0, #36]	; 0x24
   21ec4:	mov	r3, #0
   21ec8:	strb	r3, [r1, #12]
   21ecc:	bx	lr
   21ed0:	push	{r4, lr}
   21ed4:	mov	r0, r1
   21ed8:	mov	r1, #1
   21edc:	bl	21e10 <fputs@plt+0x10c78>
   21ee0:	pop	{r4, pc}
   21ee4:	ldr	r3, [r0, #44]	; 0x2c
   21ee8:	cmp	r3, #0
   21eec:	bxeq	lr
   21ef0:	push	{r4, r5, r6, r7, r8, lr}
   21ef4:	mov	r7, r1
   21ef8:	mov	r6, r0
   21efc:	mov	r8, #0
   21f00:	b	21f64 <fputs@plt+0x10dcc>
   21f04:	mov	r0, r4
   21f08:	bl	21dc8 <fputs@plt+0x10c30>
   21f0c:	ldr	r4, [r5]
   21f10:	cmp	r4, #0
   21f14:	beq	21f54 <fputs@plt+0x10dbc>
   21f18:	ldr	r3, [r4, #8]
   21f1c:	cmp	r3, r7
   21f20:	addcc	r5, r4, #16
   21f24:	bcc	21f0c <fputs@plt+0x10d74>
   21f28:	ldr	r3, [r6, #40]	; 0x28
   21f2c:	sub	r3, r3, #1
   21f30:	str	r3, [r6, #40]	; 0x28
   21f34:	ldr	r3, [r4, #16]
   21f38:	str	r3, [r5]
   21f3c:	ldrb	r3, [r4, #12]
   21f40:	cmp	r3, #0
   21f44:	bne	21f04 <fputs@plt+0x10d6c>
   21f48:	mov	r0, r4
   21f4c:	bl	15d94 <fputs@plt+0x4bfc>
   21f50:	b	21f04 <fputs@plt+0x10d6c>
   21f54:	add	r8, r8, #1
   21f58:	ldr	r3, [r6, #44]	; 0x2c
   21f5c:	cmp	r3, r8
   21f60:	bls	21f70 <fputs@plt+0x10dd8>
   21f64:	ldr	r5, [r6, #48]	; 0x30
   21f68:	add	r5, r5, r8, lsl #2
   21f6c:	b	21f0c <fputs@plt+0x10d74>
   21f70:	pop	{r4, r5, r6, r7, r8, pc}
   21f74:	ldr	r3, [r0, #32]
   21f78:	cmp	r3, r1
   21f7c:	bxcc	lr
   21f80:	push	{r4, r5, r6, lr}
   21f84:	mov	r4, r1
   21f88:	mov	r5, r0
   21f8c:	bl	21ee4 <fputs@plt+0x10d4c>
   21f90:	sub	r1, r4, #1
   21f94:	str	r1, [r5, #32]
   21f98:	pop	{r4, r5, r6, pc}
   21f9c:	ldr	r3, [r0, #80]	; 0x50
   21fa0:	cmp	r3, #0
   21fa4:	bxeq	lr
   21fa8:	push	{r4, lr}
   21fac:	mov	r4, r0
   21fb0:	sub	r0, r3, #4
   21fb4:	str	r0, [r4, #80]	; 0x50
   21fb8:	bl	21d34 <fputs@plt+0x10b9c>
   21fbc:	mov	r3, #0
   21fc0:	str	r3, [r4, #80]	; 0x50
   21fc4:	pop	{r4, pc}
   21fc8:	push	{r4, r5, r6, r7, r8, r9, lr}
   21fcc:	sub	sp, sp, #12
   21fd0:	mov	r4, r0
   21fd4:	mov	r5, r1
   21fd8:	mov	r6, r2
   21fdc:	ldrb	r3, [r0, #16]
   21fe0:	cmp	r3, #0
   21fe4:	beq	21ff4 <fputs@plt+0x10e5c>
   21fe8:	ldr	r3, [r0, #28]
   21fec:	cmp	r3, #0
   21ff0:	bne	220dc <fputs@plt+0x10f44>
   21ff4:	ldr	r7, [r5]
   21ff8:	ldr	r3, [r4, #212]	; 0xd4
   21ffc:	ldr	r3, [r3, #12]
   22000:	clz	r3, r3
   22004:	lsr	r3, r3, #5
   22008:	cmp	r7, #0
   2200c:	moveq	r3, #0
   22010:	cmp	r3, #0
   22014:	beq	220dc <fputs@plt+0x10f44>
   22018:	ldr	r3, [r4, #160]	; 0xa0
   2201c:	cmp	r7, r3
   22020:	beq	220dc <fputs@plt+0x10f44>
   22024:	mov	r2, #0
   22028:	mov	r3, #0
   2202c:	strd	r2, [sp]
   22030:	ldrb	r3, [r4, #17]
   22034:	cmp	r3, #0
   22038:	beq	22070 <fputs@plt+0x10ed8>
   2203c:	ldr	r0, [r4, #64]	; 0x40
   22040:	ldr	r3, [r0]
   22044:	cmp	r3, #0
   22048:	beq	22070 <fputs@plt+0x10ed8>
   2204c:	mov	r1, sp
   22050:	bl	13768 <fputs@plt+0x25d0>
   22054:	subs	r8, r0, #0
   22058:	beq	22070 <fputs@plt+0x10ed8>
   2205c:	mov	r0, #0
   22060:	bl	21d34 <fputs@plt+0x10b9c>
   22064:	ldr	r3, [r4, #160]	; 0xa0
   22068:	str	r3, [r5]
   2206c:	b	220fc <fputs@plt+0x10f64>
   22070:	mov	r0, r7
   22074:	bl	1f914 <fputs@plt+0xe77c>
   22078:	subs	r9, r0, #0
   2207c:	beq	22108 <fputs@plt+0x10f70>
   22080:	mov	r0, r4
   22084:	bl	1bde4 <fputs@plt+0xac4c>
   22088:	mov	r1, r7
   2208c:	ldr	r0, [r4, #212]	; 0xd4
   22090:	bl	15af0 <fputs@plt+0x4958>
   22094:	subs	r8, r0, #0
   22098:	movne	r0, r9
   2209c:	bne	22060 <fputs@plt+0x10ec8>
   220a0:	ldr	r0, [r4, #208]	; 0xd0
   220a4:	bl	21d34 <fputs@plt+0x10b9c>
   220a8:	str	r9, [r4, #208]	; 0xd0
   220ac:	mov	r2, r7
   220b0:	mov	r3, #0
   220b4:	ldrd	r0, [sp]
   220b8:	adds	r0, r0, r7
   220bc:	adc	r1, r1, r3
   220c0:	subs	r0, r0, #1
   220c4:	sbc	r1, r1, #0
   220c8:	bl	7e304 <fputs@plt+0x6d16c>
   220cc:	str	r0, [r4, #28]
   220d0:	str	r7, [r4, #160]	; 0xa0
   220d4:	str	r7, [r5]
   220d8:	b	220e4 <fputs@plt+0x10f4c>
   220dc:	ldr	r3, [r4, #160]	; 0xa0
   220e0:	str	r3, [r5]
   220e4:	cmp	r6, #0
   220e8:	ldrshlt	r6, [r4, #150]	; 0x96
   220ec:	strh	r6, [r4, #150]	; 0x96
   220f0:	mov	r0, r4
   220f4:	bl	16298 <fputs@plt+0x5100>
   220f8:	mov	r8, #0
   220fc:	mov	r0, r8
   22100:	add	sp, sp, #12
   22104:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22108:	mov	r8, #7
   2210c:	b	2205c <fputs@plt+0x10ec4>
   22110:	push	{r4, r5, r6, r7, r8, r9, lr}
   22114:	sub	sp, sp, #28
   22118:	mov	r4, r0
   2211c:	mov	r5, r1
   22120:	mov	r8, r2
   22124:	mov	r9, r3
   22128:	bl	161c8 <fputs@plt+0x5030>
   2212c:	mov	r6, r0
   22130:	mov	r7, r1
   22134:	strd	r6, [r4, #80]	; 0x50
   22138:	ldr	r1, [r4, #156]	; 0x9c
   2213c:	adds	r2, r6, r1
   22140:	adc	r3, r7, #0
   22144:	cmp	r8, r2
   22148:	sbcs	r3, r9, r3
   2214c:	movlt	r0, #101	; 0x65
   22150:	bge	2215c <fputs@plt+0x10fc4>
   22154:	add	sp, sp, #28
   22158:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2215c:	cmp	r5, #0
   22160:	bne	22174 <fputs@plt+0x10fdc>
   22164:	ldrd	r2, [r4, #88]	; 0x58
   22168:	cmp	r7, r3
   2216c:	cmpeq	r6, r2
   22170:	beq	221ac <fputs@plt+0x11014>
   22174:	strd	r6, [sp]
   22178:	mov	r2, #8
   2217c:	add	r1, sp, #16
   22180:	ldr	r0, [r4, #68]	; 0x44
   22184:	bl	136f8 <fputs@plt+0x2560>
   22188:	cmp	r0, #0
   2218c:	bne	22154 <fputs@plt+0x10fbc>
   22190:	mov	r2, #8
   22194:	ldr	r1, [pc, #332]	; 222e8 <fputs@plt+0x11150>
   22198:	add	r0, sp, #16
   2219c:	bl	10ec8 <memcmp@plt>
   221a0:	cmp	r0, #0
   221a4:	movne	r0, #101	; 0x65
   221a8:	bne	22154 <fputs@plt+0x10fbc>
   221ac:	ldr	r3, [sp, #56]	; 0x38
   221b0:	str	r3, [sp]
   221b4:	adds	r2, r6, #8
   221b8:	adc	r3, r7, #0
   221bc:	ldr	r0, [r4, #68]	; 0x44
   221c0:	bl	1f5d8 <fputs@plt+0xe440>
   221c4:	cmp	r0, #0
   221c8:	bne	22154 <fputs@plt+0x10fbc>
   221cc:	add	r3, r4, #52	; 0x34
   221d0:	str	r3, [sp]
   221d4:	adds	r2, r6, #12
   221d8:	adc	r3, r7, #0
   221dc:	ldr	r0, [r4, #68]	; 0x44
   221e0:	bl	1f5d8 <fputs@plt+0xe440>
   221e4:	cmp	r0, #0
   221e8:	bne	22154 <fputs@plt+0x10fbc>
   221ec:	ldr	r3, [sp, #60]	; 0x3c
   221f0:	str	r3, [sp]
   221f4:	adds	r2, r6, #16
   221f8:	adc	r3, r7, #0
   221fc:	ldr	r0, [r4, #68]	; 0x44
   22200:	bl	1f5d8 <fputs@plt+0xe440>
   22204:	cmp	r0, #0
   22208:	bne	22154 <fputs@plt+0x10fbc>
   2220c:	ldrd	r2, [r4, #80]	; 0x50
   22210:	orrs	r3, r2, r3
   22214:	beq	22230 <fputs@plt+0x11098>
   22218:	ldr	r1, [r4, #156]	; 0x9c
   2221c:	ldrd	r2, [r4, #80]	; 0x50
   22220:	adds	r6, r2, r1
   22224:	adc	r7, r3, #0
   22228:	strd	r6, [r4, #80]	; 0x50
   2222c:	b	22154 <fputs@plt+0x10fbc>
   22230:	add	r3, sp, #12
   22234:	str	r3, [sp]
   22238:	adds	r2, r6, #20
   2223c:	adc	r3, r7, #0
   22240:	ldr	r0, [r4, #68]	; 0x44
   22244:	bl	1f5d8 <fputs@plt+0xe440>
   22248:	cmp	r0, #0
   2224c:	bne	22154 <fputs@plt+0x10fbc>
   22250:	add	r3, sp, #8
   22254:	str	r3, [sp]
   22258:	adds	r2, r6, #24
   2225c:	adc	r3, r7, #0
   22260:	ldr	r0, [r4, #68]	; 0x44
   22264:	bl	1f5d8 <fputs@plt+0xe440>
   22268:	cmp	r0, #0
   2226c:	bne	22154 <fputs@plt+0x10fbc>
   22270:	ldr	r3, [sp, #8]
   22274:	cmp	r3, #0
   22278:	ldreq	r3, [r4, #160]	; 0xa0
   2227c:	streq	r3, [sp, #8]
   22280:	ldr	r3, [sp, #8]
   22284:	cmp	r3, #512	; 0x200
   22288:	movcc	r0, #101	; 0x65
   2228c:	bcc	22154 <fputs@plt+0x10fbc>
   22290:	ldr	r2, [sp, #12]
   22294:	sub	r0, r2, #32
   22298:	ldr	r1, [pc, #76]	; 222ec <fputs@plt+0x11154>
   2229c:	cmp	r3, #65536	; 0x10000
   222a0:	cmpls	r0, r1
   222a4:	movhi	r0, #101	; 0x65
   222a8:	bhi	22154 <fputs@plt+0x10fbc>
   222ac:	sub	r1, r3, #1
   222b0:	tst	r1, r3
   222b4:	movne	r0, #101	; 0x65
   222b8:	bne	22154 <fputs@plt+0x10fbc>
   222bc:	sub	r3, r2, #1
   222c0:	tst	r3, r2
   222c4:	movne	r0, #101	; 0x65
   222c8:	bne	22154 <fputs@plt+0x10fbc>
   222cc:	mvn	r2, #0
   222d0:	add	r1, sp, #8
   222d4:	mov	r0, r4
   222d8:	bl	21fc8 <fputs@plt+0x10e30>
   222dc:	ldr	r3, [sp, #12]
   222e0:	str	r3, [r4, #156]	; 0x9c
   222e4:	b	22218 <fputs@plt+0x11080>
   222e8:	andeq	r1, r8, r4, lsr #28
   222ec:	andeq	pc, r0, r0, ror #31
   222f0:	push	{r4, r5, r6, lr}
   222f4:	mov	r6, r3
   222f8:	ldr	r4, [r0, #4]
   222fc:	ldr	r3, [r0]
   22300:	str	r3, [r4, #4]
   22304:	ldrh	r3, [r4, #22]
   22308:	tst	r3, #2
   2230c:	beq	22318 <fputs@plt+0x11180>
   22310:	mov	r0, #8
   22314:	pop	{r4, r5, r6, pc}
   22318:	mov	r5, r2
   2231c:	cmp	r2, #0
   22320:	ldrlt	r5, [r4, #32]
   22324:	ldrlt	r3, [r4, #36]	; 0x24
   22328:	sublt	r5, r5, r3
   2232c:	sub	r3, r1, #512	; 0x200
   22330:	cmp	r3, #65024	; 0xfe00
   22334:	bhi	22344 <fputs@plt+0x111ac>
   22338:	sub	r3, r1, #1
   2233c:	tst	r3, r1
   22340:	beq	22378 <fputs@plt+0x111e0>
   22344:	mov	r2, r5
   22348:	add	r1, r4, #32
   2234c:	ldr	r0, [r4]
   22350:	bl	21fc8 <fputs@plt+0x10e30>
   22354:	uxth	r5, r5
   22358:	ldr	r3, [r4, #32]
   2235c:	sub	r5, r3, r5
   22360:	str	r5, [r4, #36]	; 0x24
   22364:	cmp	r6, #0
   22368:	ldrhne	r3, [r4, #22]
   2236c:	orrne	r3, r3, #2
   22370:	strhne	r3, [r4, #22]
   22374:	pop	{r4, r5, r6, pc}
   22378:	str	r1, [r4, #32]
   2237c:	mov	r0, r4
   22380:	bl	21f9c <fputs@plt+0x10e04>
   22384:	b	22344 <fputs@plt+0x111ac>
   22388:	push	{r4, r5, r6, r7, r8, lr}
   2238c:	mov	r7, r0
   22390:	ldr	r5, [r0]
   22394:	ldr	r2, [r5, #16]
   22398:	ldr	r3, [r5, #4]
   2239c:	cmp	r2, r3
   223a0:	bls	223ec <fputs@plt+0x11254>
   223a4:	ldr	r4, [r5, #48]	; 0x30
   223a8:	ldrb	r3, [r4, #14]
   223ac:	cmp	r3, #0
   223b0:	bne	223ec <fputs@plt+0x11254>
   223b4:	mov	r6, #1
   223b8:	mov	r0, r4
   223bc:	bl	15d94 <fputs@plt+0x4bfc>
   223c0:	mov	r1, r6
   223c4:	mov	r0, r4
   223c8:	bl	21e10 <fputs@plt+0x10c78>
   223cc:	ldr	r2, [r5, #16]
   223d0:	ldr	r3, [r5, #4]
   223d4:	cmp	r2, r3
   223d8:	bls	223ec <fputs@plt+0x11254>
   223dc:	ldr	r4, [r5, #48]	; 0x30
   223e0:	ldrb	r3, [r4, #14]
   223e4:	cmp	r3, #0
   223e8:	beq	223b8 <fputs@plt+0x11220>
   223ec:	ldr	r3, [r7, #40]	; 0x28
   223f0:	cmp	r3, #0
   223f4:	popne	{r4, r5, r6, r7, r8, pc}
   223f8:	ldr	r0, [r7, #56]	; 0x38
   223fc:	cmp	r0, #0
   22400:	popeq	{r4, r5, r6, r7, r8, pc}
   22404:	bl	1fb70 <fputs@plt+0xe9d8>
   22408:	mov	r3, #0
   2240c:	str	r3, [r7, #52]	; 0x34
   22410:	str	r3, [r7, #56]	; 0x38
   22414:	pop	{r4, r5, r6, r7, r8, pc}
   22418:	ldr	r3, [r0, #16]
   2241c:	cmp	r3, #0
   22420:	bxeq	lr
   22424:	push	{r4, lr}
   22428:	ldr	ip, [r0]
   2242c:	ldr	r3, [ip, #4]
   22430:	ldr	r2, [r0, #24]
   22434:	sub	r3, r3, r2
   22438:	add	r3, r3, r1
   2243c:	str	r3, [ip, #4]
   22440:	ldr	r2, [ip, #8]
   22444:	rsb	r2, r2, #10
   22448:	add	r3, r2, r3
   2244c:	str	r3, [ip, #12]
   22450:	str	r1, [r0, #24]
   22454:	add	r1, r1, r1, lsl #3
   22458:	ldr	r3, [pc, #16]	; 22470 <fputs@plt+0x112d8>
   2245c:	umull	r3, r1, r3, r1
   22460:	lsr	r1, r1, #3
   22464:	str	r1, [r0, #28]
   22468:	bl	22388 <fputs@plt+0x111f0>
   2246c:	pop	{r4, pc}
   22470:	stclgt	12, cr12, [ip], {205}	; 0xcd
   22474:	ldr	r3, [r0, #16]
   22478:	cmp	r3, #0
   2247c:	bxeq	lr
   22480:	push	{r4, r5, r6, lr}
   22484:	ldr	r4, [r0]
   22488:	ldr	r5, [r4, #4]
   2248c:	mov	r3, #0
   22490:	str	r3, [r4, #4]
   22494:	bl	22388 <fputs@plt+0x111f0>
   22498:	str	r5, [r4, #4]
   2249c:	pop	{r4, r5, r6, pc}
   224a0:	push	{r4, r5, r6, lr}
   224a4:	mov	r4, r0
   224a8:	ldr	r5, [r0]
   224ac:	mov	r1, #0
   224b0:	bl	21ee4 <fputs@plt+0x10d4c>
   224b4:	ldr	r3, [r5, #4]
   224b8:	ldr	r2, [r4, #24]
   224bc:	sub	r3, r3, r2
   224c0:	str	r3, [r5, #4]
   224c4:	ldr	r2, [r5, #8]
   224c8:	ldr	r1, [r4, #20]
   224cc:	sub	r2, r2, r1
   224d0:	str	r2, [r5, #8]
   224d4:	add	r3, r3, #10
   224d8:	sub	r3, r3, r2
   224dc:	str	r3, [r5, #12]
   224e0:	mov	r0, r4
   224e4:	bl	22388 <fputs@plt+0x111f0>
   224e8:	ldr	r0, [r4, #56]	; 0x38
   224ec:	bl	1fb70 <fputs@plt+0xe9d8>
   224f0:	ldr	r0, [r4, #48]	; 0x30
   224f4:	bl	1fb70 <fputs@plt+0xe9d8>
   224f8:	mov	r0, r4
   224fc:	bl	1fb70 <fputs@plt+0xe9d8>
   22500:	pop	{r4, r5, r6, pc}
   22504:	push	{r4, r5, r6, lr}
   22508:	mov	r5, r0
   2250c:	ldrb	r3, [r0, #43]	; 0x2b
   22510:	cmp	r3, #2
   22514:	beq	2252c <fputs@plt+0x11394>
   22518:	ldr	r0, [r0, #4]
   2251c:	ldr	r3, [r0]
   22520:	ldr	r3, [r3, #64]	; 0x40
   22524:	blx	r3
   22528:	pop	{r4, r5, r6, pc}
   2252c:	ldr	r3, [r0, #24]
   22530:	cmp	r3, #0
   22534:	pople	{r4, r5, r6, pc}
   22538:	mov	r4, #0
   2253c:	mov	r6, r4
   22540:	ldr	r3, [r5, #32]
   22544:	ldr	r0, [r3, r4, lsl #2]
   22548:	bl	1fb70 <fputs@plt+0xe9d8>
   2254c:	ldr	r3, [r5, #32]
   22550:	str	r6, [r3, r4, lsl #2]
   22554:	add	r4, r4, #1
   22558:	ldr	r3, [r5, #24]
   2255c:	cmp	r3, r4
   22560:	bgt	22540 <fputs@plt+0x113a8>
   22564:	pop	{r4, r5, r6, pc}
   22568:	push	{r4, r5, r6, lr}
   2256c:	mov	r5, r0
   22570:	ldr	r0, [r0, #16]
   22574:	cmp	r0, #0
   22578:	beq	22590 <fputs@plt+0x113f8>
   2257c:	ldr	r4, [r0]
   22580:	bl	1fb70 <fputs@plt+0xe9d8>
   22584:	mov	r0, r4
   22588:	cmp	r4, #0
   2258c:	bne	2257c <fputs@plt+0x113e4>
   22590:	mov	r3, #0
   22594:	str	r3, [r5, #16]
   22598:	pop	{r4, r5, r6, pc}
   2259c:	orrs	r3, r2, r3
   225a0:	beq	225ac <fputs@plt+0x11414>
   225a4:	mov	r0, #0
   225a8:	bx	lr
   225ac:	push	{r4, lr}
   225b0:	mov	r4, r0
   225b4:	bl	22568 <fputs@plt+0x113d0>
   225b8:	mov	r3, #0
   225bc:	str	r3, [r4, #12]
   225c0:	str	r3, [r4, #32]
   225c4:	mov	r0, #0
   225c8:	mov	r1, #0
   225cc:	strd	r0, [r4, #24]
   225d0:	str	r3, [r4, #48]	; 0x30
   225d4:	strd	r0, [r4, #40]	; 0x28
   225d8:	mov	r0, #0
   225dc:	pop	{r4, pc}
   225e0:	push	{r4, lr}
   225e4:	bl	22568 <fputs@plt+0x113d0>
   225e8:	mov	r0, #0
   225ec:	pop	{r4, pc}
   225f0:	push	{r4, r5, r6, lr}
   225f4:	mov	r6, r0
   225f8:	ldr	r3, [r0, #104]	; 0x68
   225fc:	cmp	r3, #0
   22600:	ble	22630 <fputs@plt+0x11498>
   22604:	mov	r4, #0
   22608:	mov	r5, r4
   2260c:	ldr	r3, [r6, #100]	; 0x64
   22610:	add	r3, r3, r4
   22614:	ldr	r0, [r3, #16]
   22618:	bl	21cf8 <fputs@plt+0x10b60>
   2261c:	add	r5, r5, #1
   22620:	add	r4, r4, #48	; 0x30
   22624:	ldr	r3, [r6, #104]	; 0x68
   22628:	cmp	r3, r5
   2262c:	bgt	2260c <fputs@plt+0x11474>
   22630:	ldrb	r3, [r6, #4]
   22634:	cmp	r3, #0
   22638:	beq	22650 <fputs@plt+0x114b8>
   2263c:	ldr	r3, [r6, #72]	; 0x48
   22640:	ldr	r2, [r3]
   22644:	ldr	r3, [pc, #40]	; 22674 <fputs@plt+0x114dc>
   22648:	cmp	r2, r3
   2264c:	bne	22658 <fputs@plt+0x114c0>
   22650:	ldr	r0, [r6, #72]	; 0x48
   22654:	bl	136c8 <fputs@plt+0x2530>
   22658:	ldr	r0, [r6, #100]	; 0x64
   2265c:	bl	1fb70 <fputs@plt+0xe9d8>
   22660:	mov	r3, #0
   22664:	str	r3, [r6, #100]	; 0x64
   22668:	str	r3, [r6, #104]	; 0x68
   2266c:	str	r3, [r6, #56]	; 0x38
   22670:	pop	{r4, r5, r6, pc}
   22674:	ldrdeq	r1, [r8], -r0
   22678:	push	{r4, lr}
   2267c:	sub	sp, sp, #8
   22680:	mov	r4, r0
   22684:	ldr	r0, [r0, #60]	; 0x3c
   22688:	bl	21cf8 <fputs@plt+0x10b60>
   2268c:	mov	r3, #0
   22690:	str	r3, [r4, #60]	; 0x3c
   22694:	mov	r0, r4
   22698:	bl	225f0 <fputs@plt+0x11458>
   2269c:	ldr	r0, [r4, #216]	; 0xd8
   226a0:	cmp	r0, #0
   226a4:	bne	22744 <fputs@plt+0x115ac>
   226a8:	ldrb	r3, [r4, #4]
   226ac:	cmp	r3, #0
   226b0:	bne	22718 <fputs@plt+0x11580>
   226b4:	ldr	r0, [r4, #64]	; 0x40
   226b8:	ldr	r3, [r0]
   226bc:	cmp	r3, #0
   226c0:	beq	226e0 <fputs@plt+0x11548>
   226c4:	bl	137a4 <fputs@plt+0x260c>
   226c8:	tst	r0, #2048	; 0x800
   226cc:	beq	226e0 <fputs@plt+0x11548>
   226d0:	ldrb	r3, [r4, #5]
   226d4:	and	r3, r3, #5
   226d8:	cmp	r3, #1
   226dc:	beq	226e8 <fputs@plt+0x11550>
   226e0:	ldr	r0, [r4, #68]	; 0x44
   226e4:	bl	136c8 <fputs@plt+0x2530>
   226e8:	mov	r1, #0
   226ec:	mov	r0, r4
   226f0:	bl	160e0 <fputs@plt+0x4f48>
   226f4:	cmp	r0, #0
   226f8:	beq	2270c <fputs@plt+0x11574>
   226fc:	ldrb	r3, [r4, #17]
   22700:	cmp	r3, #6
   22704:	moveq	r3, #5
   22708:	strbeq	r3, [r4, #18]
   2270c:	mov	r3, #0
   22710:	strb	r3, [r4, #19]
   22714:	strb	r3, [r4, #17]
   22718:	ldr	r3, [r4, #44]	; 0x2c
   2271c:	cmp	r3, #0
   22720:	bne	22754 <fputs@plt+0x115bc>
   22724:	mov	r2, #0
   22728:	mov	r3, #0
   2272c:	strd	r2, [r4, #80]	; 0x50
   22730:	strd	r2, [r4, #88]	; 0x58
   22734:	mov	r3, #0
   22738:	strb	r3, [r4, #20]
   2273c:	add	sp, sp, #8
   22740:	pop	{r4, pc}
   22744:	bl	16794 <fputs@plt+0x55fc>
   22748:	mov	r3, #0
   2274c:	strb	r3, [r4, #17]
   22750:	b	22718 <fputs@plt+0x11580>
   22754:	mov	r0, r4
   22758:	bl	1bde4 <fputs@plt+0xac4c>
   2275c:	ldrb	r3, [r4, #13]
   22760:	strb	r3, [r4, #19]
   22764:	mov	r3, #0
   22768:	strb	r3, [r4, #17]
   2276c:	str	r3, [r4, #44]	; 0x2c
   22770:	ldrb	r3, [r4, #23]
   22774:	cmp	r3, #0
   22778:	beq	22724 <fputs@plt+0x1158c>
   2277c:	mov	r3, #0
   22780:	str	r3, [sp]
   22784:	mov	r2, #0
   22788:	mov	r3, #0
   2278c:	ldr	r0, [r4, #64]	; 0x40
   22790:	bl	137cc <fputs@plt+0x2634>
   22794:	b	22724 <fputs@plt+0x1158c>
   22798:	push	{r4, r5, r6, r7, r8, r9, lr}
   2279c:	sub	sp, sp, #20
   227a0:	ldrb	r3, [r0, #17]
   227a4:	cmp	r3, #1
   227a8:	bls	22990 <fputs@plt+0x117f8>
   227ac:	mov	r7, r2
   227b0:	mov	r5, r1
   227b4:	mov	r4, r0
   227b8:	bl	225f0 <fputs@plt+0x11458>
   227bc:	ldr	r0, [r4, #68]	; 0x44
   227c0:	ldr	r3, [r0]
   227c4:	cmp	r3, #0
   227c8:	moveq	r5, #0
   227cc:	beq	228ac <fputs@plt+0x11714>
   227d0:	ldr	r2, [pc, #852]	; 22b2c <fputs@plt+0x11994>
   227d4:	cmp	r3, r2
   227d8:	beq	229a4 <fputs@plt+0x1180c>
   227dc:	ldrb	r3, [r4, #5]
   227e0:	cmp	r3, #3
   227e4:	beq	229b0 <fputs@plt+0x11818>
   227e8:	cmp	r3, #1
   227ec:	beq	22800 <fputs@plt+0x11668>
   227f0:	ldrb	r2, [r4, #4]
   227f4:	cmp	r2, #0
   227f8:	cmpne	r3, #5
   227fc:	beq	22a54 <fputs@plt+0x118bc>
   22800:	ldrd	r2, [r4, #80]	; 0x50
   22804:	orrs	r3, r2, r3
   22808:	moveq	r5, #0
   2280c:	beq	228a0 <fputs@plt+0x11708>
   22810:	ldrd	r8, [r4, #168]	; 0xa8
   22814:	orrs	r3, r8, r9
   22818:	moveq	r1, #1
   2281c:	movne	r1, #0
   22820:	cmp	r5, #0
   22824:	moveq	r5, r1
   22828:	orrne	r5, r1, #1
   2282c:	cmp	r5, #0
   22830:	beq	22a04 <fputs@plt+0x1186c>
   22834:	mov	r2, #0
   22838:	mov	r3, #0
   2283c:	bl	13740 <fputs@plt+0x25a8>
   22840:	mov	r5, r0
   22844:	cmp	r5, #0
   22848:	bne	228a0 <fputs@plt+0x11708>
   2284c:	ldrb	r3, [r4, #7]
   22850:	cmp	r3, #0
   22854:	beq	22a24 <fputs@plt+0x1188c>
   22858:	cmp	r8, #1
   2285c:	sbcs	r3, r9, #0
   22860:	movge	r3, #1
   22864:	movlt	r3, #0
   22868:	cmp	r5, #0
   2286c:	movne	r3, #0
   22870:	andeq	r3, r3, #1
   22874:	cmp	r3, #0
   22878:	beq	228a0 <fputs@plt+0x11708>
   2287c:	add	r1, sp, #8
   22880:	ldr	r0, [r4, #68]	; 0x44
   22884:	bl	13768 <fputs@plt+0x25d0>
   22888:	subs	r5, r0, #0
   2288c:	bne	228a0 <fputs@plt+0x11708>
   22890:	ldrd	r2, [sp, #8]
   22894:	cmp	r8, r2
   22898:	sbcs	r3, r9, r3
   2289c:	blt	22a3c <fputs@plt+0x118a4>
   228a0:	mov	r2, #0
   228a4:	mov	r3, #0
   228a8:	strd	r2, [r4, #80]	; 0x50
   228ac:	ldr	r0, [r4, #60]	; 0x3c
   228b0:	bl	21cf8 <fputs@plt+0x10b60>
   228b4:	mov	r3, #0
   228b8:	str	r3, [r4, #60]	; 0x3c
   228bc:	str	r3, [r4, #48]	; 0x30
   228c0:	ldr	r0, [r4, #212]	; 0xd4
   228c4:	bl	15cb0 <fputs@plt+0x4b18>
   228c8:	ldr	r1, [r4, #28]
   228cc:	ldr	r0, [r4, #212]	; 0xd4
   228d0:	bl	1bd34 <fputs@plt+0xab9c>
   228d4:	ldr	r0, [r4, #216]	; 0xd8
   228d8:	cmp	r0, #0
   228dc:	bne	22a80 <fputs@plt+0x118e8>
   228e0:	clz	r3, r5
   228e4:	lsr	r3, r3, #5
   228e8:	cmp	r7, #0
   228ec:	moveq	r3, #0
   228f0:	cmp	r3, #0
   228f4:	beq	22ae0 <fputs@plt+0x11948>
   228f8:	ldr	r1, [r4, #28]
   228fc:	ldr	r3, [r4, #36]	; 0x24
   22900:	cmp	r3, r1
   22904:	movls	r6, #0
   22908:	bhi	22aa4 <fputs@plt+0x1190c>
   2290c:	ldr	r0, [r4, #64]	; 0x40
   22910:	ldr	r3, [r0]
   22914:	cmp	r3, #0
   22918:	beq	22934 <fputs@plt+0x1179c>
   2291c:	mov	r2, #0
   22920:	mov	r1, #22
   22924:	bl	1377c <fputs@plt+0x25e4>
   22928:	mov	r5, r0
   2292c:	cmp	r0, #12
   22930:	beq	22ac0 <fputs@plt+0x11928>
   22934:	ldrb	r3, [r4, #4]
   22938:	cmp	r3, #0
   2293c:	bne	22b08 <fputs@plt+0x11970>
   22940:	ldr	r7, [r4, #216]	; 0xd8
   22944:	cmp	r7, #0
   22948:	beq	22af0 <fputs@plt+0x11958>
   2294c:	ldrb	r3, [r7, #43]	; 0x2b
   22950:	cmp	r3, #0
   22954:	beq	22b08 <fputs@plt+0x11970>
   22958:	mov	r3, #0
   2295c:	strb	r3, [r7, #43]	; 0x2b
   22960:	ldrsh	r1, [r7, #40]	; 0x28
   22964:	add	r1, r1, #3
   22968:	mov	r0, r7
   2296c:	bl	165c0 <fputs@plt+0x5428>
   22970:	cmp	r0, #0
   22974:	movne	r3, #1
   22978:	strbne	r3, [r7, #43]	; 0x2b
   2297c:	bne	22b08 <fputs@plt+0x11970>
   22980:	ldrb	r3, [r7, #43]	; 0x2b
   22984:	cmp	r3, #0
   22988:	beq	22af0 <fputs@plt+0x11958>
   2298c:	b	22b08 <fputs@plt+0x11970>
   22990:	ldrb	r3, [r0, #18]
   22994:	cmp	r3, #1
   22998:	movls	r6, #0
   2299c:	bhi	227ac <fputs@plt+0x11614>
   229a0:	b	22b20 <fputs@plt+0x11988>
   229a4:	bl	136c8 <fputs@plt+0x2530>
   229a8:	mov	r5, #0
   229ac:	b	228ac <fputs@plt+0x11714>
   229b0:	ldrd	r2, [r4, #80]	; 0x50
   229b4:	orrs	r3, r2, r3
   229b8:	moveq	r5, #0
   229bc:	bne	229d0 <fputs@plt+0x11838>
   229c0:	mov	r2, #0
   229c4:	mov	r3, #0
   229c8:	strd	r2, [r4, #80]	; 0x50
   229cc:	b	228ac <fputs@plt+0x11714>
   229d0:	mov	r2, #0
   229d4:	mov	r3, #0
   229d8:	bl	13740 <fputs@plt+0x25a8>
   229dc:	subs	r5, r0, #0
   229e0:	bne	229c0 <fputs@plt+0x11828>
   229e4:	ldrb	r3, [r4, #8]
   229e8:	cmp	r3, #0
   229ec:	beq	229c0 <fputs@plt+0x11828>
   229f0:	ldrb	r1, [r4, #12]
   229f4:	ldr	r0, [r4, #68]	; 0x44
   229f8:	bl	13754 <fputs@plt+0x25bc>
   229fc:	mov	r5, r0
   22a00:	b	229c0 <fputs@plt+0x11828>
   22a04:	mov	r2, #0
   22a08:	mov	r3, #0
   22a0c:	strd	r2, [sp]
   22a10:	mov	r2, #28
   22a14:	ldr	r1, [pc, #276]	; 22b30 <fputs@plt+0x11998>
   22a18:	bl	1371c <fputs@plt+0x2584>
   22a1c:	mov	r5, r0
   22a20:	b	22844 <fputs@plt+0x116ac>
   22a24:	ldrb	r1, [r4, #12]
   22a28:	orr	r1, r1, #16
   22a2c:	ldr	r0, [r4, #68]	; 0x44
   22a30:	bl	13754 <fputs@plt+0x25bc>
   22a34:	mov	r5, r0
   22a38:	b	22858 <fputs@plt+0x116c0>
   22a3c:	mov	r2, r8
   22a40:	mov	r3, r9
   22a44:	ldr	r0, [r4, #68]	; 0x44
   22a48:	bl	13740 <fputs@plt+0x25a8>
   22a4c:	mov	r5, r0
   22a50:	b	228a0 <fputs@plt+0x11708>
   22a54:	ldrb	r5, [r4, #13]
   22a58:	bl	136c8 <fputs@plt+0x2530>
   22a5c:	cmp	r5, #0
   22a60:	movne	r5, #0
   22a64:	bne	228ac <fputs@plt+0x11714>
   22a68:	ldrb	r2, [r4, #9]
   22a6c:	ldr	r1, [r4, #180]	; 0xb4
   22a70:	ldr	r0, [r4]
   22a74:	bl	13820 <fputs@plt+0x2688>
   22a78:	mov	r5, r0
   22a7c:	b	228ac <fputs@plt+0x11714>
   22a80:	bl	16754 <fputs@plt+0x55bc>
   22a84:	mov	r6, r0
   22a88:	clz	r3, r5
   22a8c:	lsr	r3, r3, #5
   22a90:	cmp	r7, #0
   22a94:	moveq	r3, #0
   22a98:	cmp	r3, #0
   22a9c:	bne	2290c <fputs@plt+0x11774>
   22aa0:	b	22934 <fputs@plt+0x1179c>
   22aa4:	mov	r0, r4
   22aa8:	bl	1bc2c <fputs@plt+0xaa94>
   22aac:	mov	r5, r0
   22ab0:	mov	r6, #0
   22ab4:	b	22a88 <fputs@plt+0x118f0>
   22ab8:	mov	r5, #0
   22abc:	b	22940 <fputs@plt+0x117a8>
   22ac0:	ldrb	r3, [r4, #4]
   22ac4:	cmp	r3, #0
   22ac8:	beq	22ab8 <fputs@plt+0x11920>
   22acc:	mov	r3, #1
   22ad0:	strb	r3, [r4, #17]
   22ad4:	mov	r3, #0
   22ad8:	strb	r3, [r4, #20]
   22adc:	b	22b20 <fputs@plt+0x11988>
   22ae0:	ldrb	r3, [r4, #4]
   22ae4:	cmp	r3, #0
   22ae8:	movne	r6, #0
   22aec:	bne	22b08 <fputs@plt+0x11970>
   22af0:	mov	r1, #1
   22af4:	mov	r0, r4
   22af8:	bl	160e0 <fputs@plt+0x4f48>
   22afc:	mov	r6, r0
   22b00:	mov	r3, #0
   22b04:	strb	r3, [r4, #19]
   22b08:	mov	r3, #1
   22b0c:	strb	r3, [r4, #17]
   22b10:	mov	r3, #0
   22b14:	strb	r3, [r4, #20]
   22b18:	cmp	r5, r3
   22b1c:	movne	r6, r5
   22b20:	mov	r0, r6
   22b24:	add	sp, sp, #20
   22b28:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22b2c:	ldrdeq	r1, [r8], -r0
   22b30:	andeq	r1, r8, r8, asr #30
   22b34:	ldr	r3, [r1, #36]	; 0x24
   22b38:	tst	r3, #17408	; 0x4400
   22b3c:	bxeq	lr
   22b40:	push	{r4, r5, r6, lr}
   22b44:	mov	r4, r1
   22b48:	mov	r5, r0
   22b4c:	tst	r3, #1024	; 0x400
   22b50:	beq	22b60 <fputs@plt+0x119c8>
   22b54:	ldrb	r2, [r1, #28]
   22b58:	cmp	r2, #0
   22b5c:	bne	22b98 <fputs@plt+0x11a00>
   22b60:	tst	r3, #16384	; 0x4000
   22b64:	popeq	{r4, r5, r6, pc}
   22b68:	ldr	r3, [r4, #28]
   22b6c:	cmp	r3, #0
   22b70:	popeq	{r4, r5, r6, pc}
   22b74:	ldr	r1, [r3, #16]
   22b78:	mov	r0, r5
   22b7c:	bl	1fc00 <fputs@plt+0xea68>
   22b80:	ldr	r1, [r4, #28]
   22b84:	mov	r0, r5
   22b88:	bl	1fc00 <fputs@plt+0xea68>
   22b8c:	mov	r3, #0
   22b90:	str	r3, [r4, #28]
   22b94:	pop	{r4, r5, r6, pc}
   22b98:	ldr	r0, [r1, #32]
   22b9c:	bl	1fb70 <fputs@plt+0xe9d8>
   22ba0:	mov	r3, #0
   22ba4:	strb	r3, [r4, #28]
   22ba8:	str	r3, [r4, #32]
   22bac:	pop	{r4, r5, r6, pc}
   22bb0:	push	{r4, r5, r6, lr}
   22bb4:	mov	r6, r0
   22bb8:	mov	r4, r1
   22bbc:	ldr	r1, [r1, #48]	; 0x30
   22bc0:	add	r5, r4, #56	; 0x38
   22bc4:	cmp	r1, r5
   22bc8:	beq	22bd0 <fputs@plt+0x11a38>
   22bcc:	bl	1fc00 <fputs@plt+0xea68>
   22bd0:	mov	r1, r4
   22bd4:	mov	r0, r6
   22bd8:	bl	22b34 <fputs@plt+0x1199c>
   22bdc:	str	r5, [r4, #48]	; 0x30
   22be0:	mov	r3, #0
   22be4:	strh	r3, [r4, #40]	; 0x28
   22be8:	mov	r2, #3
   22bec:	strh	r2, [r4, #44]	; 0x2c
   22bf0:	str	r3, [r4, #36]	; 0x24
   22bf4:	pop	{r4, r5, r6, pc}
   22bf8:	push	{r4, r5, r6, r7, r8, lr}
   22bfc:	sub	sp, sp, #8
   22c00:	mov	r4, r1
   22c04:	ldr	r1, [r0, #16]
   22c08:	cmp	r1, #0
   22c0c:	beq	22c50 <fputs@plt+0x11ab8>
   22c10:	ldrh	r3, [r4, #40]	; 0x28
   22c14:	cmp	r3, #0
   22c18:	moveq	r5, #0
   22c1c:	bne	22c2c <fputs@plt+0x11a94>
   22c20:	mov	r0, r5
   22c24:	add	sp, sp, #8
   22c28:	pop	{r4, r5, r6, r7, r8, pc}
   22c2c:	ldrd	r2, [r4]
   22c30:	ldrsh	r0, [r4, #22]
   22c34:	str	r0, [sp, #4]
   22c38:	ldrsh	r0, [r4, #20]
   22c3c:	str	r0, [sp]
   22c40:	mov	r0, r1
   22c44:	bl	19cac <fputs@plt+0x8b14>
   22c48:	mov	r5, #0
   22c4c:	b	22c20 <fputs@plt+0x11a88>
   22c50:	ldr	r6, [r0]
   22c54:	ldr	r3, [r6]
   22c58:	ldr	r7, [r3]
   22c5c:	ldr	r3, [r4, #36]	; 0x24
   22c60:	tst	r3, #512	; 0x200
   22c64:	beq	22cf0 <fputs@plt+0x11b58>
   22c68:	ldr	r5, [r6, #16]
   22c6c:	cmp	r5, #0
   22c70:	beq	22cf0 <fputs@plt+0x11b58>
   22c74:	ldrb	r8, [r4, #16]
   22c78:	b	22cac <fputs@plt+0x11b14>
   22c7c:	mov	r1, r5
   22c80:	mov	r0, r4
   22c84:	bl	1a210 <fputs@plt+0x9078>
   22c88:	cmp	r0, #0
   22c8c:	ldrshne	r3, [r5, #20]
   22c90:	strhne	r3, [r4, #20]
   22c94:	ldrhne	r3, [r5, #22]
   22c98:	addne	r3, r3, #1
   22c9c:	strhne	r3, [r4, #22]
   22ca0:	ldr	r5, [r5, #52]	; 0x34
   22ca4:	cmp	r5, #0
   22ca8:	beq	22cf0 <fputs@plt+0x11b58>
   22cac:	ldrb	r3, [r5, #16]
   22cb0:	cmp	r3, r8
   22cb4:	bne	22ca0 <fputs@plt+0x11b08>
   22cb8:	ldr	r3, [r5, #36]	; 0x24
   22cbc:	tst	r3, #512	; 0x200
   22cc0:	beq	22ca0 <fputs@plt+0x11b08>
   22cc4:	mov	r1, r4
   22cc8:	mov	r0, r5
   22ccc:	bl	1a210 <fputs@plt+0x9078>
   22cd0:	cmp	r0, #0
   22cd4:	beq	22c7c <fputs@plt+0x11ae4>
   22cd8:	ldrsh	r3, [r5, #20]
   22cdc:	strh	r3, [r4, #20]
   22ce0:	ldrh	r3, [r5, #22]
   22ce4:	sub	r3, r3, #1
   22ce8:	strh	r3, [r4, #22]
   22cec:	b	22ca0 <fputs@plt+0x11b08>
   22cf0:	mov	r1, r4
   22cf4:	add	r0, r6, #16
   22cf8:	bl	1a31c <fputs@plt+0x9184>
   22cfc:	subs	r5, r0, #0
   22d00:	beq	22ea0 <fputs@plt+0x11d08>
   22d04:	ldr	r8, [r5]
   22d08:	cmp	r8, #0
   22d0c:	beq	22dcc <fputs@plt+0x11c34>
   22d10:	add	r5, r8, #52	; 0x34
   22d14:	ldr	r3, [r8, #52]	; 0x34
   22d18:	cmp	r3, #0
   22d1c:	beq	22d6c <fputs@plt+0x11bd4>
   22d20:	mov	r1, r4
   22d24:	mov	r0, r5
   22d28:	bl	1a31c <fputs@plt+0x9184>
   22d2c:	subs	r5, r0, #0
   22d30:	beq	22d6c <fputs@plt+0x11bd4>
   22d34:	ldr	r6, [r5]
   22d38:	cmp	r6, #0
   22d3c:	beq	22d6c <fputs@plt+0x11bd4>
   22d40:	ldr	r3, [r6, #52]	; 0x34
   22d44:	str	r3, [r5]
   22d48:	mov	r1, r6
   22d4c:	mov	r0, r7
   22d50:	bl	22bb0 <fputs@plt+0x11a18>
   22d54:	mov	r1, r6
   22d58:	mov	r0, r7
   22d5c:	bl	1fc00 <fputs@plt+0xea68>
   22d60:	ldr	r3, [r5]
   22d64:	cmp	r3, #0
   22d68:	bne	22d20 <fputs@plt+0x11b88>
   22d6c:	mov	r1, r8
   22d70:	mov	r0, r7
   22d74:	bl	22b34 <fputs@plt+0x1199c>
   22d78:	ldrh	r2, [r4, #40]	; 0x28
   22d7c:	mov	r1, r8
   22d80:	mov	r0, r7
   22d84:	bl	20664 <fputs@plt+0xf4cc>
   22d88:	subs	r5, r0, #0
   22d8c:	beq	22e14 <fputs@plt+0x11c7c>
   22d90:	mov	r2, #0
   22d94:	str	r2, [r8, #24]
   22d98:	str	r2, [r8, #28]
   22d9c:	str	r2, [r8, #32]
   22da0:	mov	r5, #7
   22da4:	ldr	r3, [r8, #36]	; 0x24
   22da8:	tst	r3, #1024	; 0x400
   22dac:	bne	22c20 <fputs@plt+0x11a88>
   22db0:	ldr	r3, [r8, #28]
   22db4:	cmp	r3, #0
   22db8:	beq	22c20 <fputs@plt+0x11a88>
   22dbc:	ldr	r3, [r3, #44]	; 0x2c
   22dc0:	cmp	r3, #0
   22dc4:	streq	r3, [r8, #28]
   22dc8:	b	22c20 <fputs@plt+0x11a88>
   22dcc:	mov	r2, #72	; 0x48
   22dd0:	mov	r3, #0
   22dd4:	mov	r0, r7
   22dd8:	bl	13b5c <fputs@plt+0x29c4>
   22ddc:	mov	r8, r0
   22de0:	str	r0, [r5]
   22de4:	cmp	r0, #0
   22de8:	moveq	r5, #7
   22dec:	beq	22c20 <fputs@plt+0x11a88>
   22df0:	add	r3, r0, #56	; 0x38
   22df4:	str	r3, [r0, #48]	; 0x30
   22df8:	mov	r3, #0
   22dfc:	strh	r3, [r0, #40]	; 0x28
   22e00:	mov	r2, #3
   22e04:	strh	r2, [r0, #44]	; 0x2c
   22e08:	str	r3, [r0, #36]	; 0x24
   22e0c:	str	r3, [r0, #52]	; 0x34
   22e10:	b	22d6c <fputs@plt+0x11bd4>
   22e14:	mov	r3, r4
   22e18:	mov	r2, r8
   22e1c:	add	r1, r4, #32
   22e20:	ldr	r6, [r3]
   22e24:	ldr	lr, [r3, #4]
   22e28:	ldr	ip, [r3, #8]
   22e2c:	ldr	r0, [r3, #12]
   22e30:	str	r6, [r2]
   22e34:	str	lr, [r2, #4]
   22e38:	str	ip, [r2, #8]
   22e3c:	str	r0, [r2, #12]
   22e40:	add	r3, r3, #16
   22e44:	add	r2, r2, #16
   22e48:	cmp	r3, r1
   22e4c:	bne	22e20 <fputs@plt+0x11c88>
   22e50:	ldr	r0, [r3]
   22e54:	ldr	r1, [r3, #4]
   22e58:	ldr	r3, [r3, #8]
   22e5c:	str	r0, [r2]
   22e60:	str	r1, [r2, #4]
   22e64:	str	r3, [r2, #8]
   22e68:	ldrh	r2, [r8, #40]	; 0x28
   22e6c:	lsl	r2, r2, #2
   22e70:	ldr	r1, [r4, #48]	; 0x30
   22e74:	ldr	r0, [r8, #48]	; 0x30
   22e78:	bl	11000 <memcpy@plt>
   22e7c:	ldr	r3, [r4, #36]	; 0x24
   22e80:	tst	r3, #1024	; 0x400
   22e84:	movne	r3, #0
   22e88:	strbne	r3, [r4, #28]
   22e8c:	bne	22da4 <fputs@plt+0x11c0c>
   22e90:	tst	r3, #16384	; 0x4000
   22e94:	movne	r3, #0
   22e98:	strne	r3, [r4, #28]
   22e9c:	b	22da4 <fputs@plt+0x11c0c>
   22ea0:	mov	r5, #0
   22ea4:	b	22c20 <fputs@plt+0x11a88>
   22ea8:	push	{r4, r5, lr}
   22eac:	sub	sp, sp, #12
   22eb0:	mov	r4, r0
   22eb4:	ldr	r0, [r0, #28]
   22eb8:	bl	1fb70 <fputs@plt+0xe9d8>
   22ebc:	ldr	r0, [r4, #36]	; 0x24
   22ec0:	bl	1fb70 <fputs@plt+0xe9d8>
   22ec4:	ldr	r3, [r4, #44]	; 0x2c
   22ec8:	cmp	r3, #0
   22ecc:	beq	22ee4 <fputs@plt+0x11d4c>
   22ed0:	str	r3, [sp]
   22ed4:	mov	r2, #0
   22ed8:	mov	r3, #0
   22edc:	ldr	r0, [r4, #24]
   22ee0:	bl	137cc <fputs@plt+0x2634>
   22ee4:	ldr	r5, [r4, #48]	; 0x30
   22ee8:	cmp	r5, #0
   22eec:	beq	22f00 <fputs@plt+0x11d68>
   22ef0:	ldr	r0, [r5, #4]
   22ef4:	bl	22f18 <fputs@plt+0x11d80>
   22ef8:	mov	r0, r5
   22efc:	bl	1fb70 <fputs@plt+0xe9d8>
   22f00:	mov	r2, #56	; 0x38
   22f04:	mov	r1, #0
   22f08:	mov	r0, r4
   22f0c:	bl	10f64 <memset@plt>
   22f10:	add	sp, sp, #12
   22f14:	pop	{r4, r5, pc}
   22f18:	push	{r4, r5, r6, lr}
   22f1c:	subs	r6, r0, #0
   22f20:	beq	22f58 <fputs@plt+0x11dc0>
   22f24:	ldr	r3, [r6]
   22f28:	cmp	r3, #0
   22f2c:	ble	22f58 <fputs@plt+0x11dc0>
   22f30:	mov	r4, #0
   22f34:	mov	r5, r4
   22f38:	ldr	r0, [r6, #12]
   22f3c:	add	r0, r0, r4
   22f40:	bl	22ea8 <fputs@plt+0x11d10>
   22f44:	add	r5, r5, #1
   22f48:	add	r4, r4, #56	; 0x38
   22f4c:	ldr	r3, [r6]
   22f50:	cmp	r3, r5
   22f54:	bgt	22f38 <fputs@plt+0x11da0>
   22f58:	mov	r0, r6
   22f5c:	bl	1fb70 <fputs@plt+0xe9d8>
   22f60:	pop	{r4, r5, r6, pc}
   22f64:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f68:	mov	sl, r0
   22f6c:	mov	r8, r1
   22f70:	ldr	r0, [r1, #20]
   22f74:	bl	22f18 <fputs@plt+0x11d80>
   22f78:	mov	r3, #0
   22f7c:	str	r3, [r8, #20]
   22f80:	ldrb	r3, [r8, #59]	; 0x3b
   22f84:	cmp	r3, #0
   22f88:	ble	23020 <fputs@plt+0x11e88>
   22f8c:	add	r6, r8, #64	; 0x40
   22f90:	mov	r9, #0
   22f94:	mov	r5, r9
   22f98:	mov	fp, #72	; 0x48
   22f9c:	b	22fd8 <fputs@plt+0x11e40>
   22fa0:	ldr	r0, [r7, #56]	; 0x38
   22fa4:	cmp	r0, #0
   22fa8:	beq	22fb0 <fputs@plt+0x11e18>
   22fac:	bl	1fbe0 <fputs@plt+0xea48>
   22fb0:	mov	r2, fp
   22fb4:	mov	r1, r5
   22fb8:	mov	r0, r7
   22fbc:	bl	10f64 <memset@plt>
   22fc0:	str	r8, [r7, #8]
   22fc4:	add	r9, r9, #1
   22fc8:	add	r6, r6, #72	; 0x48
   22fcc:	ldrb	r3, [r8, #59]	; 0x3b
   22fd0:	cmp	r3, r9
   22fd4:	ble	23020 <fputs@plt+0x11e88>
   22fd8:	mov	r7, r6
   22fdc:	ldr	r1, [r6, #12]
   22fe0:	mov	r0, sl
   22fe4:	bl	1fc00 <fputs@plt+0xea68>
   22fe8:	ldr	r1, [r6, #16]
   22fec:	cmp	r1, #0
   22ff0:	beq	2300c <fputs@plt+0x11e74>
   22ff4:	ldr	r4, [r1, #4]
   22ff8:	mov	r0, r5
   22ffc:	bl	1fc00 <fputs@plt+0xea68>
   23000:	mov	r1, r4
   23004:	cmp	r4, #0
   23008:	bne	22ff4 <fputs@plt+0x11e5c>
   2300c:	ldr	r0, [r7, #40]	; 0x28
   23010:	cmp	r0, #0
   23014:	beq	22fa0 <fputs@plt+0x11e08>
   23018:	bl	1fbe0 <fputs@plt+0xea48>
   2301c:	b	22fa0 <fputs@plt+0x11e08>
   23020:	ldr	r3, [r8, #40]	; 0x28
   23024:	cmp	r3, #0
   23028:	beq	23058 <fputs@plt+0x11ec0>
   2302c:	mov	r4, #0
   23030:	str	r4, [r8, #36]	; 0x24
   23034:	str	r4, [r8, #44]	; 0x2c
   23038:	strb	r4, [r8, #56]	; 0x38
   2303c:	str	r4, [r8, #48]	; 0x30
   23040:	str	r4, [r8, #8]
   23044:	ldr	r1, [r8, #32]
   23048:	mov	r0, sl
   2304c:	bl	1fc00 <fputs@plt+0xea68>
   23050:	str	r4, [r8, #32]
   23054:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23058:	ldr	r1, [r8, #36]	; 0x24
   2305c:	cmp	r1, #0
   23060:	beq	2302c <fputs@plt+0x11e94>
   23064:	mov	r5, #0
   23068:	ldr	r4, [r1, #4]
   2306c:	mov	r0, r5
   23070:	bl	1fc00 <fputs@plt+0xea68>
   23074:	mov	r1, r4
   23078:	cmp	r4, #0
   2307c:	bne	23068 <fputs@plt+0x11ed0>
   23080:	b	2302c <fputs@plt+0x11e94>
   23084:	push	{r4, r5, r6, r7, r8, lr}
   23088:	mov	r4, r0
   2308c:	mov	r7, r1
   23090:	mov	r6, r2
   23094:	mov	r0, #100	; 0x64
   23098:	bl	13d80 <fputs@plt+0x2be8>
   2309c:	subs	r5, r0, #0
   230a0:	movne	r3, #0
   230a4:	strne	r3, [r6]
   230a8:	beq	230bc <fputs@plt+0x11f24>
   230ac:	mov	r0, r7
   230b0:	bl	22f18 <fputs@plt+0x11d80>
   230b4:	mov	r5, #7
   230b8:	b	23110 <fputs@plt+0x11f78>
   230bc:	mov	r0, #64	; 0x40
   230c0:	mov	r1, #0
   230c4:	bl	1c2dc <fputs@plt+0xb144>
   230c8:	str	r0, [r6]
   230cc:	cmp	r0, #0
   230d0:	beq	230ac <fputs@plt+0x11f14>
   230d4:	str	r7, [r0, #4]
   230d8:	str	r4, [r0]
   230dc:	ldr	r2, [r4, #8]
   230e0:	ldr	r3, [r2, #4]
   230e4:	add	r3, r3, r3, lsr #31
   230e8:	asr	r3, r3, #1
   230ec:	ldr	r2, [r2, #8]
   230f0:	add	r2, r2, #9
   230f4:	cmp	r3, r2
   230f8:	movlt	r3, r2
   230fc:	str	r3, [r0, #16]
   23100:	ldrd	r0, [r4, #64]	; 0x40
   23104:	adds	r0, r0, r3
   23108:	adc	r1, r1, r3, asr #31
   2310c:	strd	r0, [r4, #64]	; 0x40
   23110:	mov	r0, r5
   23114:	pop	{r4, r5, r6, r7, r8, pc}
   23118:	push	{r4, r5, r6, r7, lr}
   2311c:	sub	sp, sp, #12
   23120:	mov	r4, r0
   23124:	mov	r5, r1
   23128:	ldr	r3, [r0]
   2312c:	cmp	r3, #0
   23130:	bne	23150 <fputs@plt+0x11fb8>
   23134:	ldr	ip, [r0, #4]
   23138:	cmp	ip, #0
   2313c:	beq	23150 <fputs@plt+0x11fb8>
   23140:	ldr	r2, [r0, #16]
   23144:	ldr	r3, [r0, #12]
   23148:	cmp	r2, r3
   2314c:	bgt	2318c <fputs@plt+0x11ff4>
   23150:	ldr	r1, [r4, #16]
   23154:	ldrd	r2, [r4, #24]
   23158:	adds	r6, r2, r1
   2315c:	adc	r7, r3, r1, asr #31
   23160:	strd	r6, [r5]
   23164:	ldr	r0, [r4, #4]
   23168:	bl	1fb70 <fputs@plt+0xe9d8>
   2316c:	ldr	r5, [r4]
   23170:	mov	r2, #40	; 0x28
   23174:	mov	r1, #0
   23178:	mov	r0, r4
   2317c:	bl	10f64 <memset@plt>
   23180:	mov	r0, r5
   23184:	add	sp, sp, #12
   23188:	pop	{r4, r5, r6, r7, pc}
   2318c:	ldrd	r0, [r0, #24]
   23190:	adds	r6, r0, r3
   23194:	adc	r7, r1, r3, asr #31
   23198:	strd	r6, [sp]
   2319c:	sub	r2, r2, r3
   231a0:	add	r1, ip, r3
   231a4:	ldr	r0, [r4, #32]
   231a8:	bl	1371c <fputs@plt+0x2584>
   231ac:	str	r0, [r4]
   231b0:	b	23150 <fputs@plt+0x11fb8>
   231b4:	push	{r4, r5, r6, lr}
   231b8:	subs	r5, r2, #0
   231bc:	popeq	{r4, r5, r6, pc}
   231c0:	mov	r4, r0
   231c4:	add	r1, r1, #20
   231c8:	cmp	r1, #19
   231cc:	ldrls	pc, [pc, r1, lsl #2]
   231d0:	b	232f0 <fputs@plt+0x12158>
   231d4:	andeq	r3, r2, r4, lsr #4
   231d8:	strdeq	r3, [r2], -r0
   231dc:	strdeq	r3, [r2], -r0
   231e0:	strdeq	r3, [r2], -r0
   231e4:	strdeq	r3, [r2], -r0
   231e8:	andeq	r3, r2, ip, lsr r2
   231ec:	strdeq	r3, [r2], -r0
   231f0:	andeq	r3, r2, ip, lsr r2
   231f4:	andeq	r3, r2, ip, lsr r2
   231f8:	andeq	r3, r2, ip, ror #4
   231fc:	ldrdeq	r3, [r2], -ip
   23200:	strdeq	r3, [r2], -r0
   23204:	muleq	r2, ip, r2
   23208:	strdeq	r3, [r2], -r0
   2320c:	andeq	r3, r2, r4, asr r2
   23210:	andeq	r3, r2, r4, lsl #5
   23214:	strdeq	r3, [r2], -r0
   23218:	strdeq	r3, [r2], -r0
   2321c:	strdeq	r3, [r2], -r0
   23220:	andeq	r3, r2, ip, lsr r2
   23224:	ldr	r1, [r5, #4]
   23228:	cmp	r1, #0
   2322c:	beq	2323c <fputs@plt+0x120a4>
   23230:	ldrh	r3, [r1, #2]
   23234:	tst	r3, #16
   23238:	bne	2324c <fputs@plt+0x120b4>
   2323c:	mov	r1, r5
   23240:	mov	r0, r4
   23244:	bl	1fc00 <fputs@plt+0xea68>
   23248:	pop	{r4, r5, r6, pc}
   2324c:	bl	1fc00 <fputs@plt+0xea68>
   23250:	b	2323c <fputs@plt+0x120a4>
   23254:	ldr	r3, [r0, #456]	; 0x1c8
   23258:	cmp	r3, #0
   2325c:	popne	{r4, r5, r6, pc}
   23260:	mov	r0, r5
   23264:	bl	201f8 <fputs@plt+0xf060>
   23268:	pop	{r4, r5, r6, pc}
   2326c:	ldr	r3, [r0, #456]	; 0x1c8
   23270:	cmp	r3, #0
   23274:	popne	{r4, r5, r6, pc}
   23278:	mov	r0, r5
   2327c:	bl	1fb70 <fputs@plt+0xe9d8>
   23280:	pop	{r4, r5, r6, pc}
   23284:	ldrh	r3, [r5, #2]
   23288:	tst	r3, #16
   2328c:	popeq	{r4, r5, r6, pc}
   23290:	mov	r1, r5
   23294:	bl	1fc00 <fputs@plt+0xea68>
   23298:	pop	{r4, r5, r6, pc}
   2329c:	ldr	r3, [r0, #456]	; 0x1c8
   232a0:	cmp	r3, #0
   232a4:	beq	232c4 <fputs@plt+0x1212c>
   232a8:	ldr	r3, [r5, #24]
   232ac:	cmp	r3, #0
   232b0:	bne	232d0 <fputs@plt+0x12138>
   232b4:	mov	r1, r5
   232b8:	mov	r0, r4
   232bc:	bl	1fc00 <fputs@plt+0xea68>
   232c0:	pop	{r4, r5, r6, pc}
   232c4:	mov	r0, r5
   232c8:	bl	218bc <fputs@plt+0x10724>
   232cc:	pop	{r4, r5, r6, pc}
   232d0:	ldr	r1, [r5, #20]
   232d4:	bl	1fc00 <fputs@plt+0xea68>
   232d8:	b	232b4 <fputs@plt+0x1211c>
   232dc:	ldr	r3, [r0, #456]	; 0x1c8
   232e0:	cmp	r3, #0
   232e4:	popne	{r4, r5, r6, pc}
   232e8:	mov	r0, r5
   232ec:	bl	20224 <fputs@plt+0xf08c>
   232f0:	pop	{r4, r5, r6, pc}
   232f4:	push	{r4, r5, r6, r7, r8, lr}
   232f8:	mov	r6, r0
   232fc:	subs	r7, r1, #0
   23300:	beq	23344 <fputs@plt+0x121ac>
   23304:	add	r2, r2, r2, lsl #2
   23308:	add	r5, r7, r2, lsl #2
   2330c:	cmp	r7, r5
   23310:	bcs	23344 <fputs@plt+0x121ac>
   23314:	mov	r4, r7
   23318:	b	23328 <fputs@plt+0x12190>
   2331c:	add	r4, r4, #20
   23320:	cmp	r4, r5
   23324:	bcs	23344 <fputs@plt+0x121ac>
   23328:	ldrsb	r1, [r4, #1]
   2332c:	cmp	r1, #0
   23330:	beq	2331c <fputs@plt+0x12184>
   23334:	ldr	r2, [r4, #16]
   23338:	mov	r0, r6
   2333c:	bl	231b4 <fputs@plt+0x1201c>
   23340:	b	2331c <fputs@plt+0x12184>
   23344:	mov	r1, r7
   23348:	mov	r0, r6
   2334c:	bl	1fc00 <fputs@plt+0xea68>
   23350:	pop	{r4, r5, r6, r7, r8, pc}
   23354:	push	{r4, r5, r6, r7, r8, lr}
   23358:	mov	r5, r0
   2335c:	mov	r7, r1
   23360:	ldrsh	r1, [r1, #68]	; 0x44
   23364:	ldr	r0, [r7, #60]	; 0x3c
   23368:	bl	21784 <fputs@plt+0x105ec>
   2336c:	ldrh	r1, [r7, #84]	; 0x54
   23370:	lsl	r1, r1, #1
   23374:	ldr	r0, [r7, #16]
   23378:	bl	21784 <fputs@plt+0x105ec>
   2337c:	ldr	r4, [r7, #192]	; 0xc0
   23380:	cmp	r4, #0
   23384:	beq	233b4 <fputs@plt+0x1221c>
   23388:	ldr	r6, [r4, #24]
   2338c:	ldr	r2, [r4, #4]
   23390:	ldr	r1, [r4]
   23394:	mov	r0, r5
   23398:	bl	232f4 <fputs@plt+0x1215c>
   2339c:	mov	r1, r4
   233a0:	mov	r0, r5
   233a4:	bl	1fc00 <fputs@plt+0xea68>
   233a8:	mov	r4, r6
   233ac:	cmp	r6, #0
   233b0:	bne	23388 <fputs@plt+0x121f0>
   233b4:	ldrsh	r4, [r7, #70]	; 0x46
   233b8:	subs	r4, r4, #1
   233bc:	bmi	233e4 <fputs@plt+0x1224c>
   233c0:	lsl	r6, r4, #2
   233c4:	ldr	r3, [r7, #64]	; 0x40
   233c8:	ldr	r1, [r3, r6]
   233cc:	mov	r0, r5
   233d0:	bl	1fc00 <fputs@plt+0xea68>
   233d4:	sub	r4, r4, #1
   233d8:	sub	r6, r6, #4
   233dc:	cmn	r4, #1
   233e0:	bne	233c4 <fputs@plt+0x1222c>
   233e4:	ldr	r1, [r7, #64]	; 0x40
   233e8:	mov	r0, r5
   233ec:	bl	1fc00 <fputs@plt+0xea68>
   233f0:	ldr	r2, [r7, #32]
   233f4:	ldr	r1, [r7, #4]
   233f8:	mov	r0, r5
   233fc:	bl	232f4 <fputs@plt+0x1215c>
   23400:	ldr	r1, [r7, #16]
   23404:	mov	r0, r5
   23408:	bl	1fc00 <fputs@plt+0xea68>
   2340c:	ldr	r1, [r7, #168]	; 0xa8
   23410:	mov	r0, r5
   23414:	bl	1fc00 <fputs@plt+0xea68>
   23418:	ldr	r1, [r7, #172]	; 0xac
   2341c:	mov	r0, r5
   23420:	bl	1fc00 <fputs@plt+0xea68>
   23424:	pop	{r4, r5, r6, r7, r8, pc}
   23428:	push	{r4, r5, r6, lr}
   2342c:	subs	r4, r0, #0
   23430:	popeq	{r4, r5, r6, pc}
   23434:	ldr	r5, [r4]
   23438:	mov	r1, r4
   2343c:	mov	r0, r5
   23440:	bl	23354 <fputs@plt+0x121bc>
   23444:	ldr	r3, [r4, #48]	; 0x30
   23448:	cmp	r3, #0
   2344c:	ldrne	r2, [r4, #52]	; 0x34
   23450:	strne	r2, [r3, #52]	; 0x34
   23454:	ldreq	r3, [r4, #52]	; 0x34
   23458:	streq	r3, [r5, #4]
   2345c:	ldr	r3, [r4, #52]	; 0x34
   23460:	cmp	r3, #0
   23464:	ldrne	r2, [r4, #48]	; 0x30
   23468:	strne	r2, [r3, #48]	; 0x30
   2346c:	ldr	r3, [pc, #24]	; 2348c <fputs@plt+0x122f4>
   23470:	str	r3, [r4, #40]	; 0x28
   23474:	mov	r3, #0
   23478:	str	r3, [r4]
   2347c:	mov	r1, r4
   23480:	mov	r0, r5
   23484:	bl	1fc00 <fputs@plt+0xea68>
   23488:	pop	{r4, r5, r6, pc}
   2348c:	strlt	ip, [r6], -r8, asr #7
   23490:	ldr	ip, [r0]
   23494:	ldrb	r3, [ip, #69]	; 0x45
   23498:	cmp	r3, #0
   2349c:	beq	234a8 <fputs@plt+0x12310>
   234a0:	mov	r0, #0
   234a4:	bx	lr
   234a8:	push	{r4, r5, r6, lr}
   234ac:	add	r1, r1, r1, lsl #2
   234b0:	lsl	r4, r1, #2
   234b4:	ldr	r6, [r0, #4]
   234b8:	add	r5, r6, r4
   234bc:	ldr	r2, [r5, #16]
   234c0:	ldrsb	r1, [r5, #1]
   234c4:	mov	r0, ip
   234c8:	bl	231b4 <fputs@plt+0x1201c>
   234cc:	mov	r3, #0
   234d0:	strb	r3, [r5, #1]
   234d4:	str	r3, [r5, #16]
   234d8:	mvn	r3, #95	; 0x5f
   234dc:	strb	r3, [r6, r4]
   234e0:	mov	r0, #1
   234e4:	pop	{r4, r5, r6, pc}
   234e8:	ldr	r3, [r0, #32]
   234ec:	sub	ip, r3, #1
   234f0:	ldr	r2, [r0, #24]
   234f4:	ldr	r2, [r2, #96]	; 0x60
   234f8:	cmp	ip, r2
   234fc:	ble	23530 <fputs@plt+0x12398>
   23500:	ldr	r2, [r0, #4]
   23504:	add	r3, r3, r3, lsl #2
   23508:	add	r3, r2, r3, lsl #2
   2350c:	ldrb	r3, [r3, #-20]	; 0xffffffec
   23510:	cmp	r3, r1
   23514:	beq	23520 <fputs@plt+0x12388>
   23518:	mov	r0, #0
   2351c:	bx	lr
   23520:	push	{r4, lr}
   23524:	mov	r1, ip
   23528:	bl	23490 <fputs@plt+0x122f8>
   2352c:	pop	{r4, pc}
   23530:	mov	r0, #0
   23534:	bx	lr
   23538:	push	{r4, lr}
   2353c:	ldr	ip, [r0]
   23540:	ldrb	lr, [ip, #69]	; 0x45
   23544:	cmp	lr, #0
   23548:	beq	23564 <fputs@plt+0x123cc>
   2354c:	cmn	r3, #10
   23550:	popeq	{r4, pc}
   23554:	mov	r1, r3
   23558:	mov	r0, ip
   2355c:	bl	231b4 <fputs@plt+0x1201c>
   23560:	pop	{r4, pc}
   23564:	cmp	r1, #0
   23568:	ldrlt	ip, [r0, #32]
   2356c:	sublt	r1, ip, #1
   23570:	add	ip, r1, r1, lsl #2
   23574:	ldr	r1, [r0, #4]
   23578:	add	r1, r1, ip, lsl #2
   2357c:	cmp	r3, #0
   23580:	bge	235bc <fputs@plt+0x12424>
   23584:	ldrsb	ip, [r1, #1]
   23588:	cmp	ip, #0
   2358c:	bne	235bc <fputs@plt+0x12424>
   23590:	cmn	r3, #14
   23594:	beq	235c4 <fputs@plt+0x1242c>
   23598:	cmp	r2, #0
   2359c:	popeq	{r4, pc}
   235a0:	str	r2, [r1, #16]
   235a4:	strb	r3, [r1, #1]
   235a8:	cmn	r3, #10
   235ac:	ldreq	r3, [r2, #12]
   235b0:	addeq	r3, r3, #1
   235b4:	streq	r3, [r2, #12]
   235b8:	pop	{r4, pc}
   235bc:	bl	235d0 <fputs@plt+0x12438>
   235c0:	pop	{r4, pc}
   235c4:	str	r2, [r1, #16]
   235c8:	strb	r3, [r1, #1]
   235cc:	pop	{r4, pc}
   235d0:	push	{r4, r5, r6, r7, r8, lr}
   235d4:	mov	r7, r0
   235d8:	mov	r4, r1
   235dc:	mov	r6, r2
   235e0:	mov	r5, r3
   235e4:	ldrsb	r1, [r1, #1]
   235e8:	cmp	r1, #0
   235ec:	bne	23630 <fputs@plt+0x12498>
   235f0:	cmp	r5, #0
   235f4:	blt	2364c <fputs@plt+0x124b4>
   235f8:	cmp	r5, #0
   235fc:	bne	2360c <fputs@plt+0x12474>
   23600:	mov	r0, r6
   23604:	bl	1b3e0 <fputs@plt+0xa248>
   23608:	mov	r5, r0
   2360c:	mov	r2, r5
   23610:	asr	r3, r5, #31
   23614:	mov	r1, r6
   23618:	ldr	r0, [r7]
   2361c:	bl	1cf6c <fputs@plt+0xbdd4>
   23620:	str	r0, [r4, #16]
   23624:	mvn	r3, #0
   23628:	strb	r3, [r4, #1]
   2362c:	pop	{r4, r5, r6, r7, r8, pc}
   23630:	ldr	r2, [r4, #16]
   23634:	ldr	r0, [r0]
   23638:	bl	231b4 <fputs@plt+0x1201c>
   2363c:	mov	r3, #0
   23640:	strb	r3, [r4, #1]
   23644:	str	r3, [r4, #16]
   23648:	b	235f0 <fputs@plt+0x12458>
   2364c:	ldr	r1, [r7, #4]
   23650:	sub	r4, r4, r1
   23654:	asr	r4, r4, #2
   23658:	add	r1, r4, r4, lsl #1
   2365c:	add	r1, r1, r1, lsl #4
   23660:	add	r1, r1, r1, lsl #8
   23664:	add	r1, r1, r1, lsl #16
   23668:	mov	r3, r5
   2366c:	mov	r2, r6
   23670:	add	r1, r4, r1, lsl #2
   23674:	mov	r0, r7
   23678:	bl	23538 <fputs@plt+0x123a0>
   2367c:	pop	{r4, r5, r6, r7, r8, pc}
   23680:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23684:	sub	sp, sp, #8
   23688:	mov	r7, r0
   2368c:	mov	r6, r1
   23690:	mov	r4, r2
   23694:	add	r2, sp, #4
   23698:	bl	15414 <fputs@plt+0x427c>
   2369c:	cmp	r0, #0
   236a0:	beq	23740 <fputs@plt+0x125a8>
   236a4:	ldr	r5, [r0, #8]
   236a8:	cmp	r4, #0
   236ac:	strne	r4, [r0, #8]
   236b0:	strne	r6, [r0, #12]
   236b4:	beq	236c4 <fputs@plt+0x1252c>
   236b8:	mov	r0, r5
   236bc:	add	sp, sp, #8
   236c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   236c4:	ldr	r2, [sp, #4]
   236c8:	ldr	r3, [r0, #4]
   236cc:	cmp	r3, #0
   236d0:	ldrne	r1, [r0]
   236d4:	strne	r1, [r3]
   236d8:	ldreq	r3, [r0]
   236dc:	streq	r3, [r7, #8]
   236e0:	ldr	r3, [r0]
   236e4:	cmp	r3, #0
   236e8:	ldrne	r1, [r0, #4]
   236ec:	strne	r1, [r3, #4]
   236f0:	ldr	r3, [r7, #12]
   236f4:	cmp	r3, #0
   236f8:	beq	2371c <fputs@plt+0x12584>
   236fc:	add	r1, r3, r2, lsl #3
   23700:	ldr	ip, [r1, #4]
   23704:	cmp	r0, ip
   23708:	ldreq	ip, [r0]
   2370c:	streq	ip, [r1, #4]
   23710:	ldr	r1, [r3, r2, lsl #3]
   23714:	sub	r1, r1, #1
   23718:	str	r1, [r3, r2, lsl #3]
   2371c:	bl	1fb70 <fputs@plt+0xe9d8>
   23720:	ldr	r3, [r7, #4]
   23724:	sub	r3, r3, #1
   23728:	str	r3, [r7, #4]
   2372c:	cmp	r3, #0
   23730:	bne	236b8 <fputs@plt+0x12520>
   23734:	mov	r0, r7
   23738:	bl	21ca8 <fputs@plt+0x10b10>
   2373c:	b	236b8 <fputs@plt+0x12520>
   23740:	cmp	r4, #0
   23744:	beq	2386c <fputs@plt+0x126d4>
   23748:	mov	r0, #16
   2374c:	mov	r1, #0
   23750:	bl	13990 <fputs@plt+0x27f8>
   23754:	subs	r5, r0, #0
   23758:	moveq	r5, r4
   2375c:	beq	236b8 <fputs@plt+0x12520>
   23760:	str	r6, [r5, #12]
   23764:	str	r4, [r5, #8]
   23768:	ldr	r3, [r7, #4]
   2376c:	add	r3, r3, #1
   23770:	str	r3, [r7, #4]
   23774:	cmp	r3, #9
   23778:	bls	23788 <fputs@plt+0x125f0>
   2377c:	ldr	r2, [r7]
   23780:	cmp	r3, r2, lsl #1
   23784:	bhi	237ac <fputs@plt+0x12614>
   23788:	ldr	r1, [r7, #12]
   2378c:	cmp	r1, #0
   23790:	ldrne	r3, [sp, #4]
   23794:	addne	r1, r1, r3, lsl #3
   23798:	mov	r2, r5
   2379c:	mov	r0, r7
   237a0:	bl	15394 <fputs@plt+0x41fc>
   237a4:	mov	r5, #0
   237a8:	b	236b8 <fputs@plt+0x12520>
   237ac:	lsl	r4, r3, #4
   237b0:	cmp	r4, #1024	; 0x400
   237b4:	lslls	r4, r3, #1
   237b8:	movhi	r4, #128	; 0x80
   237bc:	cmp	r2, r4
   237c0:	beq	23788 <fputs@plt+0x125f0>
   237c4:	bl	13918 <fputs@plt+0x2780>
   237c8:	lsl	r0, r4, #3
   237cc:	mov	r1, #0
   237d0:	bl	13990 <fputs@plt+0x27f8>
   237d4:	mov	r9, r0
   237d8:	bl	13938 <fputs@plt+0x27a0>
   237dc:	cmp	r9, #0
   237e0:	beq	23788 <fputs@plt+0x125f0>
   237e4:	ldr	r0, [r7, #12]
   237e8:	bl	1fb70 <fputs@plt+0xe9d8>
   237ec:	str	r9, [r7, #12]
   237f0:	mov	r0, r9
   237f4:	bl	13978 <fputs@plt+0x27e0>
   237f8:	lsr	sl, r0, #3
   237fc:	str	sl, [r7]
   23800:	bic	r2, r0, #7
   23804:	mov	r1, #0
   23808:	mov	r0, r9
   2380c:	bl	10f64 <memset@plt>
   23810:	ldr	r4, [r7, #8]
   23814:	mov	r3, #0
   23818:	str	r3, [r7, #8]
   2381c:	cmp	r4, r3
   23820:	beq	23854 <fputs@plt+0x126bc>
   23824:	ldr	r0, [r4, #12]
   23828:	bl	15350 <fputs@plt+0x41b8>
   2382c:	ldr	r8, [r4]
   23830:	mov	r1, sl
   23834:	bl	7dcec <fputs@plt+0x6cb54>
   23838:	mov	r2, r4
   2383c:	add	r1, r9, r1, lsl #3
   23840:	mov	r0, r7
   23844:	bl	15394 <fputs@plt+0x41fc>
   23848:	mov	r4, r8
   2384c:	cmp	r8, #0
   23850:	bne	23824 <fputs@plt+0x1268c>
   23854:	mov	r0, r6
   23858:	bl	15350 <fputs@plt+0x41b8>
   2385c:	ldr	r1, [r7]
   23860:	bl	7dcec <fputs@plt+0x6cb54>
   23864:	str	r1, [sp, #4]
   23868:	b	23788 <fputs@plt+0x125f0>
   2386c:	mov	r5, r4
   23870:	b	236b8 <fputs@plt+0x12520>
   23874:	push	{r4, r5, r6, r7, r8, lr}
   23878:	subs	r7, r1, #0
   2387c:	popeq	{r4, r5, r6, r7, r8, pc}
   23880:	cmp	r0, #0
   23884:	beq	238ac <fputs@plt+0x12714>
   23888:	ldr	r3, [r0, #456]	; 0x1c8
   2388c:	cmp	r3, #0
   23890:	beq	238ac <fputs@plt+0x12714>
   23894:	mov	r4, r0
   23898:	ldr	r5, [r7, #8]
   2389c:	cmp	r5, #0
   238a0:	beq	23910 <fputs@plt+0x12778>
   238a4:	mov	r8, #0
   238a8:	b	238f4 <fputs@plt+0x1275c>
   238ac:	ldrh	r3, [r7, #36]	; 0x24
   238b0:	sub	r3, r3, #1
   238b4:	uxth	r3, r3
   238b8:	strh	r3, [r7, #36]	; 0x24
   238bc:	cmp	r3, #0
   238c0:	beq	23894 <fputs@plt+0x126fc>
   238c4:	pop	{r4, r5, r6, r7, r8, pc}
   238c8:	ldr	r0, [r5, #24]
   238cc:	mov	r2, r8
   238d0:	ldr	r1, [r5]
   238d4:	add	r0, r0, #24
   238d8:	bl	23680 <fputs@plt+0x124e8>
   238dc:	mov	r1, r5
   238e0:	mov	r0, r4
   238e4:	bl	23cfc <fputs@plt+0x12b64>
   238e8:	mov	r5, r6
   238ec:	cmp	r6, #0
   238f0:	beq	23910 <fputs@plt+0x12778>
   238f4:	ldr	r6, [r5, #20]
   238f8:	cmp	r4, #0
   238fc:	beq	238c8 <fputs@plt+0x12730>
   23900:	ldr	r3, [r4, #456]	; 0x1c8
   23904:	cmp	r3, #0
   23908:	bne	238dc <fputs@plt+0x12744>
   2390c:	b	238c8 <fputs@plt+0x12730>
   23910:	ldr	r5, [r7, #16]
   23914:	cmp	r5, #0
   23918:	bne	239cc <fputs@plt+0x12834>
   2391c:	mov	r1, r7
   23920:	mov	r0, r4
   23924:	bl	23d54 <fputs@plt+0x12bbc>
   23928:	ldr	r1, [r7]
   2392c:	mov	r0, r4
   23930:	bl	1fc00 <fputs@plt+0xea68>
   23934:	ldr	r1, [r7, #20]
   23938:	mov	r0, r4
   2393c:	bl	1fc00 <fputs@plt+0xea68>
   23940:	ldr	r1, [r7, #12]
   23944:	mov	r0, r4
   23948:	bl	23b94 <fputs@plt+0x129fc>
   2394c:	ldr	r1, [r7, #24]
   23950:	mov	r0, r4
   23954:	bl	23c38 <fputs@plt+0x12aa0>
   23958:	mov	r1, r7
   2395c:	mov	r0, r4
   23960:	bl	20300 <fputs@plt+0xf168>
   23964:	mov	r1, r7
   23968:	mov	r0, r4
   2396c:	bl	1fc00 <fputs@plt+0xea68>
   23970:	pop	{r4, r5, r6, r7, r8, pc}
   23974:	ldr	r3, [r5, #16]
   23978:	cmp	r3, #0
   2397c:	beq	239e4 <fputs@plt+0x1284c>
   23980:	ldr	r2, [r5, #12]
   23984:	str	r2, [r3, #12]
   23988:	ldr	r3, [r5, #12]
   2398c:	cmp	r3, #0
   23990:	ldrne	r2, [r5, #16]
   23994:	strne	r2, [r3, #16]
   23998:	ldr	r1, [r5, #28]
   2399c:	mov	r0, r4
   239a0:	bl	24870 <fputs@plt+0x136d8>
   239a4:	ldr	r1, [r5, #32]
   239a8:	mov	r0, r4
   239ac:	bl	24870 <fputs@plt+0x136d8>
   239b0:	ldr	r6, [r5, #4]
   239b4:	mov	r1, r5
   239b8:	mov	r0, r4
   239bc:	bl	1fc00 <fputs@plt+0xea68>
   239c0:	mov	r5, r6
   239c4:	cmp	r6, #0
   239c8:	beq	2391c <fputs@plt+0x12784>
   239cc:	cmp	r4, #0
   239d0:	beq	23974 <fputs@plt+0x127dc>
   239d4:	ldr	r3, [r4, #456]	; 0x1c8
   239d8:	cmp	r3, #0
   239dc:	bne	23998 <fputs@plt+0x12800>
   239e0:	b	23974 <fputs@plt+0x127dc>
   239e4:	ldr	r2, [r5, #12]
   239e8:	cmp	r2, #0
   239ec:	ldrne	r1, [r2, #8]
   239f0:	ldreq	r1, [r5, #8]
   239f4:	ldr	r0, [r7, #64]	; 0x40
   239f8:	add	r0, r0, #56	; 0x38
   239fc:	bl	23680 <fputs@plt+0x124e8>
   23a00:	b	23988 <fputs@plt+0x127f0>
   23a04:	push	{r4, r5, r6, r7, r8, lr}
   23a08:	subs	r7, r1, #0
   23a0c:	popeq	{r4, r5, r6, r7, r8, pc}
   23a10:	mov	r5, r0
   23a14:	add	r4, r7, #8
   23a18:	ldr	r3, [r7]
   23a1c:	cmp	r3, #0
   23a20:	ble	23acc <fputs@plt+0x12934>
   23a24:	mov	r6, #0
   23a28:	b	23a80 <fputs@plt+0x128e8>
   23a2c:	ldr	r1, [r4, #64]	; 0x40
   23a30:	mov	r0, r5
   23a34:	bl	1fc00 <fputs@plt+0xea68>
   23a38:	b	23ab0 <fputs@plt+0x12918>
   23a3c:	ldr	r1, [r4, #16]
   23a40:	mov	r0, r5
   23a44:	bl	23874 <fputs@plt+0x126dc>
   23a48:	ldr	r1, [r4, #20]
   23a4c:	mov	r0, r5
   23a50:	bl	23b94 <fputs@plt+0x129fc>
   23a54:	ldr	r1, [r4, #48]	; 0x30
   23a58:	mov	r0, r5
   23a5c:	bl	23ba4 <fputs@plt+0x12a0c>
   23a60:	ldr	r1, [r4, #52]	; 0x34
   23a64:	mov	r0, r5
   23a68:	bl	2019c <fputs@plt+0xf004>
   23a6c:	add	r6, r6, #1
   23a70:	add	r4, r4, #72	; 0x48
   23a74:	ldr	r3, [r7]
   23a78:	cmp	r3, r6
   23a7c:	ble	23acc <fputs@plt+0x12934>
   23a80:	ldr	r1, [r4, #4]
   23a84:	mov	r0, r5
   23a88:	bl	1fc00 <fputs@plt+0xea68>
   23a8c:	ldr	r1, [r4, #8]
   23a90:	mov	r0, r5
   23a94:	bl	1fc00 <fputs@plt+0xea68>
   23a98:	ldr	r1, [r4, #12]
   23a9c:	mov	r0, r5
   23aa0:	bl	1fc00 <fputs@plt+0xea68>
   23aa4:	ldrb	r3, [r4, #37]	; 0x25
   23aa8:	tst	r3, #2
   23aac:	bne	23a2c <fputs@plt+0x12894>
   23ab0:	ldrb	r3, [r4, #37]	; 0x25
   23ab4:	tst	r3, #4
   23ab8:	beq	23a3c <fputs@plt+0x128a4>
   23abc:	ldr	r1, [r4, #64]	; 0x40
   23ac0:	mov	r0, r5
   23ac4:	bl	23c38 <fputs@plt+0x12aa0>
   23ac8:	b	23a3c <fputs@plt+0x128a4>
   23acc:	mov	r1, r7
   23ad0:	mov	r0, r5
   23ad4:	bl	1fc00 <fputs@plt+0xea68>
   23ad8:	pop	{r4, r5, r6, r7, r8, pc}
   23adc:	push	{r4, r5, r6, r7, r8, lr}
   23ae0:	subs	r4, r1, #0
   23ae4:	popeq	{r4, r5, r6, r7, r8, pc}
   23ae8:	mov	r5, r0
   23aec:	mov	r7, r2
   23af0:	mov	r8, #1
   23af4:	b	23b08 <fputs@plt+0x12970>
   23af8:	mov	r4, r6
   23afc:	mov	r7, r8
   23b00:	cmp	r6, #0
   23b04:	beq	23b90 <fputs@plt+0x129f8>
   23b08:	ldr	r6, [r4, #48]	; 0x30
   23b0c:	ldr	r1, [r4]
   23b10:	mov	r0, r5
   23b14:	bl	23c38 <fputs@plt+0x12aa0>
   23b18:	ldr	r1, [r4, #28]
   23b1c:	mov	r0, r5
   23b20:	bl	23a04 <fputs@plt+0x1286c>
   23b24:	ldr	r1, [r4, #32]
   23b28:	mov	r0, r5
   23b2c:	bl	23ba4 <fputs@plt+0x12a0c>
   23b30:	ldr	r1, [r4, #36]	; 0x24
   23b34:	mov	r0, r5
   23b38:	bl	23c38 <fputs@plt+0x12aa0>
   23b3c:	ldr	r1, [r4, #40]	; 0x28
   23b40:	mov	r0, r5
   23b44:	bl	23ba4 <fputs@plt+0x12a0c>
   23b48:	ldr	r1, [r4, #44]	; 0x2c
   23b4c:	mov	r0, r5
   23b50:	bl	23c38 <fputs@plt+0x12aa0>
   23b54:	ldr	r1, [r4, #56]	; 0x38
   23b58:	mov	r0, r5
   23b5c:	bl	23ba4 <fputs@plt+0x12a0c>
   23b60:	ldr	r1, [r4, #60]	; 0x3c
   23b64:	mov	r0, r5
   23b68:	bl	23ba4 <fputs@plt+0x12a0c>
   23b6c:	ldr	r1, [r4, #64]	; 0x40
   23b70:	mov	r0, r5
   23b74:	bl	24804 <fputs@plt+0x1366c>
   23b78:	cmp	r7, #0
   23b7c:	beq	23af8 <fputs@plt+0x12960>
   23b80:	mov	r1, r4
   23b84:	mov	r0, r5
   23b88:	bl	1fc00 <fputs@plt+0xea68>
   23b8c:	b	23af8 <fputs@plt+0x12960>
   23b90:	pop	{r4, r5, r6, r7, r8, pc}
   23b94:	push	{r4, lr}
   23b98:	mov	r2, #1
   23b9c:	bl	23adc <fputs@plt+0x12944>
   23ba0:	pop	{r4, pc}
   23ba4:	push	{r4, r5, r6, lr}
   23ba8:	subs	r4, r1, #0
   23bac:	popeq	{r4, r5, r6, pc}
   23bb0:	mov	r5, r0
   23bb4:	ldr	r3, [r4, #4]
   23bb8:	tst	r3, #16384	; 0x4000
   23bbc:	beq	23bdc <fputs@plt+0x12a44>
   23bc0:	ldr	r3, [r4, #4]
   23bc4:	tst	r3, #32768	; 0x8000
   23bc8:	popne	{r4, r5, r6, pc}
   23bcc:	mov	r1, r4
   23bd0:	mov	r0, r5
   23bd4:	bl	1fc00 <fputs@plt+0xea68>
   23bd8:	pop	{r4, r5, r6, pc}
   23bdc:	ldr	r1, [r4, #12]
   23be0:	bl	23ba4 <fputs@plt+0x12a0c>
   23be4:	ldr	r1, [r4, #16]
   23be8:	mov	r0, r5
   23bec:	bl	23ba4 <fputs@plt+0x12a0c>
   23bf0:	ldr	r3, [r4, #4]
   23bf4:	tst	r3, #65536	; 0x10000
   23bf8:	bne	23c18 <fputs@plt+0x12a80>
   23bfc:	ldr	r3, [r4, #4]
   23c00:	tst	r3, #2048	; 0x800
   23c04:	beq	23c28 <fputs@plt+0x12a90>
   23c08:	ldr	r1, [r4, #20]
   23c0c:	mov	r0, r5
   23c10:	bl	23b94 <fputs@plt+0x129fc>
   23c14:	b	23bc0 <fputs@plt+0x12a28>
   23c18:	ldr	r1, [r4, #8]
   23c1c:	mov	r0, r5
   23c20:	bl	1fc00 <fputs@plt+0xea68>
   23c24:	b	23bfc <fputs@plt+0x12a64>
   23c28:	ldr	r1, [r4, #20]
   23c2c:	mov	r0, r5
   23c30:	bl	23c38 <fputs@plt+0x12aa0>
   23c34:	b	23bc0 <fputs@plt+0x12a28>
   23c38:	push	{r4, r5, r6, r7, r8, lr}
   23c3c:	subs	r7, r1, #0
   23c40:	popeq	{r4, r5, r6, r7, r8, pc}
   23c44:	mov	r5, r0
   23c48:	ldr	r4, [r7, #4]
   23c4c:	ldr	r3, [r7]
   23c50:	cmp	r3, #0
   23c54:	ble	23c98 <fputs@plt+0x12b00>
   23c58:	add	r4, r4, #20
   23c5c:	mov	r6, #0
   23c60:	ldr	r1, [r4, #-20]	; 0xffffffec
   23c64:	mov	r0, r5
   23c68:	bl	23ba4 <fputs@plt+0x12a0c>
   23c6c:	ldr	r1, [r4, #-16]
   23c70:	mov	r0, r5
   23c74:	bl	1fc00 <fputs@plt+0xea68>
   23c78:	ldr	r1, [r4, #-12]
   23c7c:	mov	r0, r5
   23c80:	bl	1fc00 <fputs@plt+0xea68>
   23c84:	add	r6, r6, #1
   23c88:	add	r4, r4, #20
   23c8c:	ldr	r3, [r7]
   23c90:	cmp	r3, r6
   23c94:	bgt	23c60 <fputs@plt+0x12ac8>
   23c98:	ldr	r1, [r7, #4]
   23c9c:	mov	r0, r5
   23ca0:	bl	1fc00 <fputs@plt+0xea68>
   23ca4:	mov	r1, r7
   23ca8:	mov	r0, r5
   23cac:	bl	1fc00 <fputs@plt+0xea68>
   23cb0:	pop	{r4, r5, r6, r7, r8, pc}
   23cb4:	push	{r4, r5, r6, lr}
   23cb8:	subs	r4, r0, #0
   23cbc:	popeq	{r4, r5, r6, pc}
   23cc0:	ldr	r5, [r4]
   23cc4:	ldr	r1, [r4, #120]	; 0x78
   23cc8:	mov	r0, r5
   23ccc:	bl	1fc00 <fputs@plt+0xea68>
   23cd0:	ldr	r1, [r4, #324]	; 0x144
   23cd4:	mov	r0, r5
   23cd8:	bl	23c38 <fputs@plt+0x12aa0>
   23cdc:	cmp	r5, #0
   23ce0:	ldrbne	r2, [r4, #24]
   23ce4:	ldrne	r3, [r5, #256]	; 0x100
   23ce8:	subne	r3, r3, r2
   23cec:	strne	r3, [r5, #256]	; 0x100
   23cf0:	mov	r3, #0
   23cf4:	strb	r3, [r4, #24]
   23cf8:	pop	{r4, r5, r6, pc}
   23cfc:	push	{r4, r5, r6, lr}
   23d00:	mov	r5, r0
   23d04:	mov	r4, r1
   23d08:	ldr	r1, [r1, #36]	; 0x24
   23d0c:	bl	23ba4 <fputs@plt+0x12a0c>
   23d10:	ldr	r1, [r4, #40]	; 0x28
   23d14:	mov	r0, r5
   23d18:	bl	23c38 <fputs@plt+0x12aa0>
   23d1c:	ldr	r1, [r4, #16]
   23d20:	mov	r0, r5
   23d24:	bl	1fc00 <fputs@plt+0xea68>
   23d28:	ldrb	r3, [r4, #55]	; 0x37
   23d2c:	tst	r3, #16
   23d30:	bne	23d44 <fputs@plt+0x12bac>
   23d34:	mov	r1, r4
   23d38:	mov	r0, r5
   23d3c:	bl	1fc00 <fputs@plt+0xea68>
   23d40:	pop	{r4, r5, r6, pc}
   23d44:	ldr	r1, [r4, #32]
   23d48:	mov	r0, r5
   23d4c:	bl	1fc00 <fputs@plt+0xea68>
   23d50:	b	23d34 <fputs@plt+0x12b9c>
   23d54:	push	{r4, r5, r6, r7, r8, lr}
   23d58:	ldr	r4, [r1, #4]
   23d5c:	cmp	r4, #0
   23d60:	popeq	{r4, r5, r6, r7, r8, pc}
   23d64:	mov	r7, r1
   23d68:	mov	r5, r0
   23d6c:	ldrsh	r3, [r1, #34]	; 0x22
   23d70:	cmp	r3, #0
   23d74:	ble	23db8 <fputs@plt+0x12c20>
   23d78:	add	r4, r4, #16
   23d7c:	mov	r6, #0
   23d80:	ldr	r1, [r4, #-16]
   23d84:	mov	r0, r5
   23d88:	bl	1fc00 <fputs@plt+0xea68>
   23d8c:	ldr	r1, [r4, #-12]
   23d90:	mov	r0, r5
   23d94:	bl	23ba4 <fputs@plt+0x12a0c>
   23d98:	ldr	r1, [r4, #-8]
   23d9c:	mov	r0, r5
   23da0:	bl	1fc00 <fputs@plt+0xea68>
   23da4:	add	r6, r6, #1
   23da8:	add	r4, r4, #16
   23dac:	ldrsh	r3, [r7, #34]	; 0x22
   23db0:	cmp	r3, r6
   23db4:	bgt	23d80 <fputs@plt+0x12be8>
   23db8:	ldr	r1, [r7, #4]
   23dbc:	mov	r0, r5
   23dc0:	bl	1fc00 <fputs@plt+0xea68>
   23dc4:	pop	{r4, r5, r6, r7, r8, pc}
   23dc8:	push	{r4, r5, r6, lr}
   23dcc:	ldr	r6, [r1, #16]
   23dd0:	cmp	r6, #0
   23dd4:	popeq	{r4, r5, r6, pc}
   23dd8:	mov	r5, r1
   23ddc:	mov	r4, r0
   23de0:	mov	r1, r6
   23de4:	bl	23d54 <fputs@plt+0x12bbc>
   23de8:	mov	r1, r6
   23dec:	mov	r0, r4
   23df0:	bl	20300 <fputs@plt+0xf168>
   23df4:	mov	r1, r6
   23df8:	mov	r0, r4
   23dfc:	bl	1fc00 <fputs@plt+0xea68>
   23e00:	mov	r3, #0
   23e04:	str	r3, [r5, #16]
   23e08:	pop	{r4, r5, r6, pc}
   23e0c:	push	{r4, r5, r6, lr}
   23e10:	mov	r5, r0
   23e14:	mov	r4, r3
   23e18:	subs	r0, r1, #0
   23e1c:	beq	23e70 <fputs@plt+0x12cd8>
   23e20:	cmp	r3, #0
   23e24:	beq	23e44 <fputs@plt+0x12cac>
   23e28:	str	r3, [r0, #16]
   23e2c:	ldr	r3, [r3, #4]
   23e30:	ldr	r1, [pc, #84]	; 23e8c <fputs@plt+0x12cf4>
   23e34:	and	r1, r1, r3
   23e38:	ldr	r3, [r0, #4]
   23e3c:	orr	r3, r3, r1
   23e40:	str	r3, [r0, #4]
   23e44:	cmp	r2, #0
   23e48:	beq	23e68 <fputs@plt+0x12cd0>
   23e4c:	str	r2, [r0, #12]
   23e50:	ldr	r3, [r2, #4]
   23e54:	ldr	r2, [pc, #48]	; 23e8c <fputs@plt+0x12cf4>
   23e58:	and	r2, r2, r3
   23e5c:	ldr	r3, [r0, #4]
   23e60:	orr	r3, r3, r2
   23e64:	str	r3, [r0, #4]
   23e68:	bl	17c74 <fputs@plt+0x6adc>
   23e6c:	pop	{r4, r5, r6, pc}
   23e70:	mov	r1, r2
   23e74:	mov	r0, r5
   23e78:	bl	23ba4 <fputs@plt+0x12a0c>
   23e7c:	mov	r1, r4
   23e80:	mov	r0, r5
   23e84:	bl	23ba4 <fputs@plt+0x12a0c>
   23e88:	pop	{r4, r5, r6, pc}
   23e8c:	eoreq	r0, r0, r0, lsl #2
   23e90:	push	{r4, r5, r6, r7, r8, lr}
   23e94:	mov	r8, r0
   23e98:	ldr	r3, [r0]
   23e9c:	ldr	r3, [r3]
   23ea0:	ldr	r7, [r3]
   23ea4:	ldr	r5, [r0, #12]
   23ea8:	ldr	r4, [r0, #20]
   23eac:	subs	r5, r5, #1
   23eb0:	bmi	23f34 <fputs@plt+0x12d9c>
   23eb4:	add	r4, r4, #48	; 0x30
   23eb8:	b	23ef4 <fputs@plt+0x12d5c>
   23ebc:	ldr	r1, [r4, #-48]	; 0xffffffd0
   23ec0:	mov	r0, r7
   23ec4:	bl	23ba4 <fputs@plt+0x12a0c>
   23ec8:	b	23f04 <fputs@plt+0x12d6c>
   23ecc:	ldr	r6, [r6, #-36]	; 0xffffffdc
   23ed0:	mov	r0, r6
   23ed4:	bl	23e90 <fputs@plt+0x12cf8>
   23ed8:	mov	r1, r6
   23edc:	mov	r0, r7
   23ee0:	bl	1fc00 <fputs@plt+0xea68>
   23ee4:	sub	r5, r5, #1
   23ee8:	add	r4, r4, #48	; 0x30
   23eec:	cmn	r5, #1
   23ef0:	beq	23f34 <fputs@plt+0x12d9c>
   23ef4:	mov	r6, r4
   23ef8:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   23efc:	tst	r3, #1
   23f00:	bne	23ebc <fputs@plt+0x12d24>
   23f04:	ldrh	r3, [r6, #-28]	; 0xffffffe4
   23f08:	tst	r3, #16
   23f0c:	bne	23ecc <fputs@plt+0x12d34>
   23f10:	tst	r3, #32
   23f14:	beq	23ee4 <fputs@plt+0x12d4c>
   23f18:	ldr	r6, [r6, #-36]	; 0xffffffdc
   23f1c:	mov	r0, r6
   23f20:	bl	23e90 <fputs@plt+0x12cf8>
   23f24:	mov	r1, r6
   23f28:	mov	r0, r7
   23f2c:	bl	1fc00 <fputs@plt+0xea68>
   23f30:	b	23ee4 <fputs@plt+0x12d4c>
   23f34:	ldr	r1, [r8, #20]
   23f38:	add	r8, r8, #24
   23f3c:	cmp	r1, r8
   23f40:	popeq	{r4, r5, r6, r7, r8, pc}
   23f44:	mov	r0, r7
   23f48:	bl	1fc00 <fputs@plt+0xea68>
   23f4c:	pop	{r4, r5, r6, r7, r8, pc}
   23f50:	push	{r4, r5, r6, r7, r8, lr}
   23f54:	subs	r5, r1, #0
   23f58:	popeq	{r4, r5, r6, r7, r8, pc}
   23f5c:	mov	r7, r0
   23f60:	ldrb	r3, [r5, #43]	; 0x2b
   23f64:	cmp	r3, #0
   23f68:	ble	23fb4 <fputs@plt+0x12e1c>
   23f6c:	mov	r4, r5
   23f70:	mov	r6, #0
   23f74:	b	23f8c <fputs@plt+0x12df4>
   23f78:	add	r6, r6, #1
   23f7c:	add	r4, r4, #80	; 0x50
   23f80:	ldrb	r3, [r5, #43]	; 0x2b
   23f84:	cmp	r3, r6
   23f88:	ble	23fb4 <fputs@plt+0x12e1c>
   23f8c:	ldr	r3, [r4, #800]	; 0x320
   23f90:	cmp	r3, #0
   23f94:	beq	23f78 <fputs@plt+0x12de0>
   23f98:	ldr	r3, [r3, #36]	; 0x24
   23f9c:	tst	r3, #2048	; 0x800
   23fa0:	beq	23f78 <fputs@plt+0x12de0>
   23fa4:	ldr	r1, [r4, #796]	; 0x31c
   23fa8:	mov	r0, r7
   23fac:	bl	1fc00 <fputs@plt+0xea68>
   23fb0:	b	23f78 <fputs@plt+0x12de0>
   23fb4:	add	r0, r5, #328	; 0x148
   23fb8:	bl	23e90 <fputs@plt+0x12cf8>
   23fbc:	ldr	r4, [r5, #16]
   23fc0:	cmp	r4, #0
   23fc4:	beq	23ff4 <fputs@plt+0x12e5c>
   23fc8:	ldr	r3, [r4, #52]	; 0x34
   23fcc:	str	r3, [r5, #16]
   23fd0:	mov	r1, r4
   23fd4:	mov	r0, r7
   23fd8:	bl	22bb0 <fputs@plt+0x11a18>
   23fdc:	mov	r1, r4
   23fe0:	mov	r0, r7
   23fe4:	bl	1fc00 <fputs@plt+0xea68>
   23fe8:	ldr	r4, [r5, #16]
   23fec:	cmp	r4, #0
   23ff0:	bne	23fc8 <fputs@plt+0x12e30>
   23ff4:	mov	r1, r5
   23ff8:	mov	r0, r7
   23ffc:	bl	1fc00 <fputs@plt+0xea68>
   24000:	pop	{r4, r5, r6, r7, r8, pc}
   24004:	push	{r4, r5, r6, r7, r8, lr}
   24008:	subs	r6, r1, #0
   2400c:	beq	240ac <fputs@plt+0x12f14>
   24010:	cmp	r2, #0
   24014:	moveq	r7, r6
   24018:	beq	24074 <fputs@plt+0x12edc>
   2401c:	mov	r4, r2
   24020:	mov	r5, r0
   24024:	mov	r0, r6
   24028:	bl	17eb4 <fputs@plt+0x6d1c>
   2402c:	cmp	r0, #0
   24030:	bne	24044 <fputs@plt+0x12eac>
   24034:	mov	r0, r4
   24038:	bl	17eb4 <fputs@plt+0x6d1c>
   2403c:	cmp	r0, #0
   24040:	beq	2407c <fputs@plt+0x12ee4>
   24044:	mov	r1, r6
   24048:	mov	r0, r5
   2404c:	bl	23ba4 <fputs@plt+0x12a0c>
   24050:	mov	r1, r4
   24054:	mov	r0, r5
   24058:	bl	23ba4 <fputs@plt+0x12a0c>
   2405c:	mov	r3, #0
   24060:	ldr	r2, [pc, #76]	; 240b4 <fputs@plt+0x12f1c>
   24064:	mov	r1, #132	; 0x84
   24068:	mov	r0, r5
   2406c:	bl	1d0e0 <fputs@plt+0xbf48>
   24070:	mov	r7, r0
   24074:	mov	r0, r7
   24078:	pop	{r4, r5, r6, r7, r8, pc}
   2407c:	mov	r3, #0
   24080:	mov	r2, r3
   24084:	mov	r1, #72	; 0x48
   24088:	mov	r0, r5
   2408c:	bl	1d0e0 <fputs@plt+0xbf48>
   24090:	mov	r7, r0
   24094:	mov	r3, r4
   24098:	mov	r2, r6
   2409c:	mov	r1, r0
   240a0:	mov	r0, r5
   240a4:	bl	23e0c <fputs@plt+0x12c74>
   240a8:	b	24074 <fputs@plt+0x12edc>
   240ac:	mov	r7, r2
   240b0:	b	24074 <fputs@plt+0x12edc>
   240b4:	andeq	r1, r8, r4, ror #30
   240b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   240bc:	mov	r4, r0
   240c0:	mov	r7, r1
   240c4:	mov	r8, r2
   240c8:	ldr	r2, [r0, #16]
   240cc:	ldr	r3, [r0, #12]
   240d0:	cmp	r3, r2
   240d4:	bge	24134 <fputs@plt+0x12f9c>
   240d8:	ldr	sl, [r4, #20]
   240dc:	ldr	r5, [r4, #12]
   240e0:	add	r3, r5, #1
   240e4:	str	r3, [r4, #12]
   240e8:	add	r6, r5, r5, lsl #1
   240ec:	lsl	r6, r6, #4
   240f0:	add	r9, sl, r6
   240f4:	cmp	r7, #0
   240f8:	beq	24108 <fputs@plt+0x12f70>
   240fc:	ldr	r3, [r7, #4]
   24100:	tst	r3, #262144	; 0x40000
   24104:	bne	241f8 <fputs@plt+0x13060>
   24108:	mov	r3, #1
   2410c:	strh	r3, [r9, #16]
   24110:	mov	r0, r7
   24114:	bl	17ae0 <fputs@plt+0x6948>
   24118:	str	r0, [sl, r6]
   2411c:	strh	r8, [r9, #20]
   24120:	str	r4, [r9, #24]
   24124:	mvn	r3, #0
   24128:	str	r3, [r9, #4]
   2412c:	mov	r0, r5
   24130:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24134:	ldr	r6, [r0, #20]
   24138:	ldr	r3, [r0]
   2413c:	ldr	r3, [r3]
   24140:	ldr	r5, [r3]
   24144:	add	r2, r2, r2, lsl #1
   24148:	lsl	r2, r2, #5
   2414c:	mov	r3, #0
   24150:	mov	r0, r5
   24154:	bl	13b5c <fputs@plt+0x29c4>
   24158:	str	r0, [r4, #20]
   2415c:	cmp	r0, #0
   24160:	beq	241d4 <fputs@plt+0x1303c>
   24164:	ldr	r2, [r4, #12]
   24168:	add	r2, r2, r2, lsl #1
   2416c:	lsl	r2, r2, #4
   24170:	mov	r1, r6
   24174:	bl	11000 <memcpy@plt>
   24178:	add	r3, r4, #24
   2417c:	cmp	r6, r3
   24180:	beq	24190 <fputs@plt+0x12ff8>
   24184:	mov	r1, r6
   24188:	mov	r0, r5
   2418c:	bl	1fc00 <fputs@plt+0xea68>
   24190:	ldr	r1, [r4, #20]
   24194:	mov	r0, r5
   24198:	bl	13a8c <fputs@plt+0x28f4>
   2419c:	ldr	r2, [pc, #112]	; 24214 <fputs@plt+0x1307c>
   241a0:	umull	r3, r2, r2, r0
   241a4:	lsr	r2, r2, #5
   241a8:	str	r2, [r4, #16]
   241ac:	ldr	r0, [r4, #12]
   241b0:	sub	r2, r2, r0
   241b4:	add	r2, r2, r2, lsl #1
   241b8:	add	r0, r0, r0, lsl #1
   241bc:	ldr	r3, [r4, #20]
   241c0:	lsl	r2, r2, #4
   241c4:	mov	r1, #0
   241c8:	add	r0, r3, r0, lsl #4
   241cc:	bl	10f64 <memset@plt>
   241d0:	b	240d8 <fputs@plt+0x12f40>
   241d4:	tst	r8, #1
   241d8:	bne	241e8 <fputs@plt+0x13050>
   241dc:	str	r6, [r4, #20]
   241e0:	mov	r5, #0
   241e4:	b	2412c <fputs@plt+0x12f94>
   241e8:	mov	r1, r7
   241ec:	mov	r0, r5
   241f0:	bl	23ba4 <fputs@plt+0x12a0c>
   241f4:	b	241dc <fputs@plt+0x13044>
   241f8:	ldr	r0, [r7, #28]
   241fc:	asr	r1, r0, #31
   24200:	bl	15278 <fputs@plt+0x40e0>
   24204:	sub	r0, r0, #268	; 0x10c
   24208:	sub	r0, r0, #2
   2420c:	strh	r0, [r9, #16]
   24210:	b	24110 <fputs@plt+0x12f78>
   24214:	bge	feacecc8 <stderr@@GLIBC_2.4+0xfea33f58>
   24218:	push	{r4, r5, r6, r7, r8, lr}
   2421c:	mov	r5, r0
   24220:	mov	r7, r1
   24224:	mov	r4, r2
   24228:	mov	r0, r1
   2422c:	bl	17ae0 <fputs@plt+0x6948>
   24230:	strb	r4, [r5, #8]
   24234:	subs	r6, r0, #0
   24238:	popeq	{r4, r5, r6, r7, r8, pc}
   2423c:	ldrb	r3, [r6]
   24240:	cmp	r3, r4
   24244:	beq	2425c <fputs@plt+0x130c4>
   24248:	mov	r2, #0
   2424c:	mov	r1, r7
   24250:	mov	r0, r5
   24254:	bl	240b8 <fputs@plt+0x12f20>
   24258:	pop	{r4, r5, r6, r7, r8, pc}
   2425c:	mov	r2, r4
   24260:	ldr	r1, [r6, #12]
   24264:	mov	r0, r5
   24268:	bl	24218 <fputs@plt+0x13080>
   2426c:	mov	r2, r4
   24270:	ldr	r1, [r6, #16]
   24274:	mov	r0, r5
   24278:	bl	24218 <fputs@plt+0x13080>
   2427c:	pop	{r4, r5, r6, r7, r8, pc}
   24280:	push	{r4, r5, r6, r7, lr}
   24284:	sub	sp, sp, #12
   24288:	subs	r4, r1, #0
   2428c:	beq	2437c <fputs@plt+0x131e4>
   24290:	mov	r7, r3
   24294:	mov	r5, r2
   24298:	mov	r6, r0
   2429c:	ldrb	r3, [r4]
   242a0:	cmp	r3, #152	; 0x98
   242a4:	beq	24308 <fputs@plt+0x13170>
   242a8:	mov	r3, r7
   242ac:	mov	r2, r5
   242b0:	ldr	r1, [r4, #12]
   242b4:	mov	r0, r6
   242b8:	bl	24280 <fputs@plt+0x130e8>
   242bc:	str	r0, [r4, #12]
   242c0:	mov	r3, r7
   242c4:	mov	r2, r5
   242c8:	ldr	r1, [r4, #16]
   242cc:	mov	r0, r6
   242d0:	bl	24280 <fputs@plt+0x130e8>
   242d4:	str	r0, [r4, #16]
   242d8:	ldr	r3, [r4, #4]
   242dc:	tst	r3, #2048	; 0x800
   242e0:	bne	24358 <fputs@plt+0x131c0>
   242e4:	mov	r3, r7
   242e8:	mov	r2, r5
   242ec:	ldr	r1, [r4, #20]
   242f0:	mov	r0, r6
   242f4:	bl	24384 <fputs@plt+0x131ec>
   242f8:	mov	r5, r4
   242fc:	mov	r0, r5
   24300:	add	sp, sp, #12
   24304:	pop	{r4, r5, r6, r7, pc}
   24308:	ldr	r3, [r4, #28]
   2430c:	cmp	r3, r2
   24310:	bne	242a8 <fputs@plt+0x13110>
   24314:	ldrsh	r3, [r4, #32]
   24318:	cmp	r3, #0
   2431c:	blt	24348 <fputs@plt+0x131b0>
   24320:	ldr	r1, [r7, #4]
   24324:	add	r3, r3, r3, lsl #2
   24328:	mov	r2, #0
   2432c:	ldr	r1, [r1, r3, lsl #2]
   24330:	bl	20f5c <fputs@plt+0xfdc4>
   24334:	mov	r5, r0
   24338:	mov	r1, r4
   2433c:	mov	r0, r6
   24340:	bl	23ba4 <fputs@plt+0x12a0c>
   24344:	b	242fc <fputs@plt+0x13164>
   24348:	mov	r3, #101	; 0x65
   2434c:	strb	r3, [r4]
   24350:	mov	r5, r4
   24354:	b	242fc <fputs@plt+0x13164>
   24358:	ldr	r1, [r4, #20]
   2435c:	mov	r3, #1
   24360:	str	r3, [sp]
   24364:	mov	r3, r7
   24368:	mov	r2, r5
   2436c:	mov	r0, r6
   24370:	bl	243e4 <fputs@plt+0x1324c>
   24374:	mov	r5, r4
   24378:	b	242fc <fputs@plt+0x13164>
   2437c:	mov	r5, r4
   24380:	b	242fc <fputs@plt+0x13164>
   24384:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24388:	subs	r7, r1, #0
   2438c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   24390:	ldr	r1, [r7]
   24394:	cmp	r1, #0
   24398:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   2439c:	mov	sl, r3
   243a0:	mov	r9, r2
   243a4:	mov	r8, r0
   243a8:	mov	r4, #0
   243ac:	mov	r5, r4
   243b0:	ldr	r6, [r7, #4]
   243b4:	mov	r3, sl
   243b8:	mov	r2, r9
   243bc:	ldr	r1, [r6, r4]
   243c0:	mov	r0, r8
   243c4:	bl	24280 <fputs@plt+0x130e8>
   243c8:	str	r0, [r6, r4]
   243cc:	add	r5, r5, #1
   243d0:	add	r4, r4, #20
   243d4:	ldr	r1, [r7]
   243d8:	cmp	r1, r5
   243dc:	bgt	243b0 <fputs@plt+0x13218>
   243e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   243e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   243e8:	sub	sp, sp, #12
   243ec:	ldr	fp, [sp, #48]	; 0x30
   243f0:	subs	r9, r1, #0
   243f4:	beq	244e8 <fputs@plt+0x13350>
   243f8:	mov	r6, r0
   243fc:	mov	r7, r2
   24400:	mov	r8, r3
   24404:	mov	sl, #1
   24408:	b	24468 <fputs@plt+0x132d0>
   2440c:	add	r4, r4, #72	; 0x48
   24410:	subs	r5, r5, #1
   24414:	beq	24454 <fputs@plt+0x132bc>
   24418:	ldr	r1, [r4, #20]
   2441c:	str	sl, [sp]
   24420:	mov	r3, r8
   24424:	mov	r2, r7
   24428:	mov	r0, r6
   2442c:	bl	243e4 <fputs@plt+0x1324c>
   24430:	ldrb	r3, [r4, #37]	; 0x25
   24434:	tst	r3, #4
   24438:	beq	2440c <fputs@plt+0x13274>
   2443c:	mov	r3, r8
   24440:	mov	r2, r7
   24444:	ldr	r1, [r4, #64]	; 0x40
   24448:	mov	r0, r6
   2444c:	bl	24384 <fputs@plt+0x131ec>
   24450:	b	2440c <fputs@plt+0x13274>
   24454:	cmp	fp, #0
   24458:	beq	244e8 <fputs@plt+0x13350>
   2445c:	ldr	r9, [r9, #48]	; 0x30
   24460:	cmp	r9, #0
   24464:	beq	244e8 <fputs@plt+0x13350>
   24468:	mov	r3, r8
   2446c:	mov	r2, r7
   24470:	ldr	r1, [r9]
   24474:	mov	r0, r6
   24478:	bl	24384 <fputs@plt+0x131ec>
   2447c:	mov	r3, r8
   24480:	mov	r2, r7
   24484:	ldr	r1, [r9, #36]	; 0x24
   24488:	mov	r0, r6
   2448c:	bl	24384 <fputs@plt+0x131ec>
   24490:	mov	r3, r8
   24494:	mov	r2, r7
   24498:	ldr	r1, [r9, #44]	; 0x2c
   2449c:	mov	r0, r6
   244a0:	bl	24384 <fputs@plt+0x131ec>
   244a4:	mov	r3, r8
   244a8:	mov	r2, r7
   244ac:	ldr	r1, [r9, #40]	; 0x28
   244b0:	mov	r0, r6
   244b4:	bl	24280 <fputs@plt+0x130e8>
   244b8:	str	r0, [r9, #40]	; 0x28
   244bc:	mov	r3, r8
   244c0:	mov	r2, r7
   244c4:	ldr	r1, [r9, #32]
   244c8:	mov	r0, r6
   244cc:	bl	24280 <fputs@plt+0x130e8>
   244d0:	str	r0, [r9, #32]
   244d4:	ldr	r4, [r9, #28]
   244d8:	ldr	r5, [r4], #8
   244dc:	cmp	r5, #0
   244e0:	bgt	24418 <fputs@plt+0x13280>
   244e4:	b	24454 <fputs@plt+0x132bc>
   244e8:	add	sp, sp, #12
   244ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   244f4:	subs	r4, r2, #0
   244f8:	beq	245f8 <fputs@plt+0x13460>
   244fc:	mov	r7, r0
   24500:	mov	r5, r1
   24504:	mov	r8, r3
   24508:	ldr	r2, [r1, #8]
   2450c:	ldr	r3, [pc, #236]	; 24600 <fputs@plt+0x13468>
   24510:	and	r3, r3, r2
   24514:	cmp	r3, #0
   24518:	movne	r6, #0
   2451c:	bne	24530 <fputs@plt+0x13398>
   24520:	ldr	r3, [r1, #56]	; 0x38
   24524:	cmp	r3, #0
   24528:	movne	r6, #0
   2452c:	beq	24538 <fputs@plt+0x133a0>
   24530:	mov	r0, r6
   24534:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24538:	ldrb	r3, [r4]
   2453c:	cmp	r3, #72	; 0x48
   24540:	bne	245f0 <fputs@plt+0x13458>
   24544:	mov	r6, #0
   24548:	mov	r3, r8
   2454c:	ldr	r2, [r4, #16]
   24550:	mov	r1, r5
   24554:	mov	r0, r7
   24558:	bl	244f0 <fputs@plt+0x13358>
   2455c:	add	r6, r6, r0
   24560:	ldr	r4, [r4, #12]
   24564:	ldrb	r3, [r4]
   24568:	cmp	r3, #72	; 0x48
   2456c:	beq	24548 <fputs@plt+0x133b0>
   24570:	ldr	r3, [r4, #4]
   24574:	tst	r3, #1
   24578:	movne	r6, #0
   2457c:	bne	24530 <fputs@plt+0x13398>
   24580:	mov	r2, r8
   24584:	mov	r1, #3
   24588:	mov	r0, r4
   2458c:	bl	1be24 <fputs@plt+0xac8c>
   24590:	cmp	r0, #0
   24594:	beq	24530 <fputs@plt+0x13398>
   24598:	add	r6, r6, #1
   2459c:	cmp	r5, #0
   245a0:	beq	24530 <fputs@plt+0x13398>
   245a4:	mov	r9, #0
   245a8:	mov	r2, r9
   245ac:	mov	r1, r4
   245b0:	mov	r0, r7
   245b4:	bl	20f5c <fputs@plt+0xfdc4>
   245b8:	ldr	r3, [r5]
   245bc:	mov	r2, r8
   245c0:	mov	r1, r0
   245c4:	mov	r0, r7
   245c8:	bl	24280 <fputs@plt+0x130e8>
   245cc:	mov	r2, r0
   245d0:	ldr	r1, [r5, #32]
   245d4:	mov	r0, r7
   245d8:	bl	24004 <fputs@plt+0x12e6c>
   245dc:	str	r0, [r5, #32]
   245e0:	ldr	r5, [r5, #48]	; 0x30
   245e4:	cmp	r5, #0
   245e8:	bne	245a8 <fputs@plt+0x13410>
   245ec:	b	24530 <fputs@plt+0x13398>
   245f0:	mov	r6, #0
   245f4:	b	24570 <fputs@plt+0x133d8>
   245f8:	mov	r6, #0
   245fc:	b	24530 <fputs@plt+0x13398>
   24600:	andeq	r2, r0, r8
   24604:	push	{r4, r5, r6, r7, r8, lr}
   24608:	sub	sp, sp, #32
   2460c:	mov	r8, r0
   24610:	mov	r4, r3
   24614:	ldr	r7, [sp, #60]	; 0x3c
   24618:	ldr	r6, [r0]
   2461c:	ldr	r3, [r1, #4]
   24620:	add	r1, r2, r2, lsl #2
   24624:	mov	r2, #0
   24628:	ldr	r1, [r3, r1, lsl #2]
   2462c:	mov	r0, r6
   24630:	bl	20f5c <fputs@plt+0xfdc4>
   24634:	subs	r5, r0, #0
   24638:	beq	24728 <fputs@plt+0x13590>
   2463c:	ldr	r3, [sp, #56]	; 0x38
   24640:	ldrb	r3, [r3]
   24644:	cmp	r3, #71	; 0x47
   24648:	cmpne	r7, #0
   2464c:	ble	24680 <fputs@plt+0x134e8>
   24650:	mov	r3, #0
   24654:	str	r3, [sp, #4]
   24658:	str	r3, [sp, #12]
   2465c:	str	r3, [sp, #16]
   24660:	str	r3, [sp, #20]
   24664:	str	r3, [sp, #24]
   24668:	ldr	r3, [pc, #216]	; 24748 <fputs@plt+0x135b0>
   2466c:	str	r3, [sp, #8]
   24670:	str	r7, [sp, #28]
   24674:	mov	r1, r5
   24678:	add	r0, sp, #4
   2467c:	bl	179c8 <fputs@plt+0x6830>
   24680:	ldrb	r3, [r4]
   24684:	cmp	r3, #95	; 0x5f
   24688:	beq	24730 <fputs@plt+0x13598>
   2468c:	ldr	r3, [r5, #4]
   24690:	orr	r3, r3, #4194304	; 0x400000
   24694:	str	r3, [r5, #4]
   24698:	ldr	r3, [r4, #4]
   2469c:	orr	r3, r3, #32768	; 0x8000
   246a0:	str	r3, [r4, #4]
   246a4:	mov	r1, r4
   246a8:	mov	r0, r6
   246ac:	bl	23ba4 <fputs@plt+0x12a0c>
   246b0:	mov	r3, r5
   246b4:	mov	r2, r4
   246b8:	add	r1, r5, #48	; 0x30
   246bc:	ldr	r7, [r3]
   246c0:	ldr	lr, [r3, #4]
   246c4:	ldr	ip, [r3, #8]
   246c8:	ldr	r0, [r3, #12]
   246cc:	str	r7, [r2]
   246d0:	str	lr, [r2, #4]
   246d4:	str	ip, [r2, #8]
   246d8:	str	r0, [r2, #12]
   246dc:	add	r3, r3, #16
   246e0:	add	r2, r2, #16
   246e4:	cmp	r3, r1
   246e8:	bne	246bc <fputs@plt+0x13524>
   246ec:	ldr	r3, [r4, #4]
   246f0:	tst	r3, #1024	; 0x400
   246f4:	bne	2471c <fputs@plt+0x13584>
   246f8:	ldr	r1, [r4, #8]
   246fc:	cmp	r1, #0
   24700:	beq	2471c <fputs@plt+0x13584>
   24704:	mov	r0, r6
   24708:	bl	1d600 <fputs@plt+0xc468>
   2470c:	str	r0, [r4, #8]
   24710:	ldr	r3, [r4, #4]
   24714:	orr	r3, r3, #65536	; 0x10000
   24718:	str	r3, [r4, #4]
   2471c:	mov	r1, r5
   24720:	mov	r0, r6
   24724:	bl	1fc00 <fputs@plt+0xea68>
   24728:	add	sp, sp, #32
   2472c:	pop	{r4, r5, r6, r7, r8, pc}
   24730:	ldr	r2, [r4, #8]
   24734:	mov	r1, r5
   24738:	mov	r0, r8
   2473c:	bl	1d388 <fputs@plt+0xc1f0>
   24740:	mov	r5, r0
   24744:	b	2468c <fputs@plt+0x134f4>
   24748:	andeq	r7, r1, r8, asr #20
   2474c:	push	{r4, r5, r6, lr}
   24750:	mov	r5, r0
   24754:	subs	r4, r1, #0
   24758:	popeq	{r4, r5, r6, pc}
   2475c:	ldr	r6, [r4, #28]
   24760:	ldr	r1, [r4, #16]
   24764:	mov	r0, r5
   24768:	bl	23ba4 <fputs@plt+0x12a0c>
   2476c:	ldr	r1, [r4, #20]
   24770:	mov	r0, r5
   24774:	bl	23c38 <fputs@plt+0x12aa0>
   24778:	ldr	r1, [r4, #8]
   2477c:	mov	r0, r5
   24780:	bl	23b94 <fputs@plt+0x129fc>
   24784:	ldr	r1, [r4, #24]
   24788:	mov	r0, r5
   2478c:	bl	2019c <fputs@plt+0xf004>
   24790:	mov	r1, r4
   24794:	mov	r0, r5
   24798:	bl	1fc00 <fputs@plt+0xea68>
   2479c:	mov	r4, r6
   247a0:	cmp	r6, #0
   247a4:	bne	2475c <fputs@plt+0x135c4>
   247a8:	pop	{r4, r5, r6, pc}
   247ac:	push	{r4, r5, r6, lr}
   247b0:	subs	r5, r1, #0
   247b4:	popeq	{r4, r5, r6, pc}
   247b8:	mov	r4, r0
   247bc:	ldr	r1, [r5, #28]
   247c0:	bl	2474c <fputs@plt+0x135b4>
   247c4:	ldr	r1, [r5]
   247c8:	mov	r0, r4
   247cc:	bl	1fc00 <fputs@plt+0xea68>
   247d0:	ldr	r1, [r5, #4]
   247d4:	mov	r0, r4
   247d8:	bl	1fc00 <fputs@plt+0xea68>
   247dc:	ldr	r1, [r5, #12]
   247e0:	mov	r0, r4
   247e4:	bl	23ba4 <fputs@plt+0x12a0c>
   247e8:	ldr	r1, [r5, #16]
   247ec:	mov	r0, r4
   247f0:	bl	2019c <fputs@plt+0xf004>
   247f4:	mov	r1, r5
   247f8:	mov	r0, r4
   247fc:	bl	1fc00 <fputs@plt+0xea68>
   24800:	pop	{r4, r5, r6, pc}
   24804:	push	{r4, r5, r6, r7, r8, lr}
   24808:	subs	r7, r1, #0
   2480c:	popeq	{r4, r5, r6, r7, r8, pc}
   24810:	mov	r5, r0
   24814:	ldr	r3, [r7]
   24818:	cmp	r3, #0
   2481c:	ble	24860 <fputs@plt+0x136c8>
   24820:	mov	r4, r7
   24824:	mov	r6, #0
   24828:	ldr	r1, [r4, #12]
   2482c:	mov	r0, r5
   24830:	bl	23c38 <fputs@plt+0x12aa0>
   24834:	ldr	r1, [r4, #16]
   24838:	mov	r0, r5
   2483c:	bl	23b94 <fputs@plt+0x129fc>
   24840:	ldr	r1, [r4, #8]
   24844:	mov	r0, r5
   24848:	bl	1fc00 <fputs@plt+0xea68>
   2484c:	add	r6, r6, #1
   24850:	add	r4, r4, #16
   24854:	ldr	r3, [r7]
   24858:	cmp	r3, r6
   2485c:	bgt	24828 <fputs@plt+0x13690>
   24860:	mov	r1, r7
   24864:	mov	r0, r5
   24868:	bl	1fc00 <fputs@plt+0xea68>
   2486c:	pop	{r4, r5, r6, r7, r8, pc}
   24870:	push	{r4, r5, r6, lr}
   24874:	subs	r5, r1, #0
   24878:	popeq	{r4, r5, r6, pc}
   2487c:	mov	r4, r0
   24880:	ldr	r6, [r5, #28]
   24884:	ldr	r1, [r6, #16]
   24888:	bl	23ba4 <fputs@plt+0x12a0c>
   2488c:	ldr	r1, [r6, #20]
   24890:	mov	r0, r4
   24894:	bl	23c38 <fputs@plt+0x12aa0>
   24898:	ldr	r1, [r6, #8]
   2489c:	mov	r0, r4
   248a0:	bl	23b94 <fputs@plt+0x129fc>
   248a4:	ldr	r1, [r5, #12]
   248a8:	mov	r0, r4
   248ac:	bl	23ba4 <fputs@plt+0x12a0c>
   248b0:	mov	r1, r5
   248b4:	mov	r0, r4
   248b8:	bl	1fc00 <fputs@plt+0xea68>
   248bc:	pop	{r4, r5, r6, pc}
   248c0:	push	{r4, lr}
   248c4:	ldr	r3, [r0, #4]
   248c8:	sub	r1, r1, #163	; 0xa3
   248cc:	cmp	r1, #86	; 0x56
   248d0:	ldrls	pc, [pc, r1, lsl #2]
   248d4:	b	24ac0 <fputs@plt+0x13928>
   248d8:	andeq	r4, r2, r4, lsr sl
   248dc:	andeq	r4, r2, r0, asr #21
   248e0:	andeq	r4, r2, r0, asr #21
   248e4:	andeq	r4, r2, r0, asr #21
   248e8:	andeq	r4, r2, r0, asr #21
   248ec:	andeq	r4, r2, r0, asr #21
   248f0:	andeq	r4, r2, r0, asr #21
   248f4:	andeq	r4, r2, r0, asr #21
   248f8:	andeq	r4, r2, r0, asr #21
   248fc:	andeq	r4, r2, r4, asr #20
   24900:	andeq	r4, r2, r4, asr #20
   24904:	andeq	r4, r2, r0, asr #21
   24908:	andeq	r4, r2, r0, asr #21
   2490c:	andeq	r4, r2, r0, asr #21
   24910:	andeq	r4, r2, r4, asr sl
   24914:	andeq	r4, r2, r0, asr #21
   24918:	andeq	r4, r2, r0, asr #21
   2491c:	andeq	r4, r2, r0, asr #21
   24920:	andeq	r4, r2, r0, asr #21
   24924:	andeq	r4, r2, r0, asr #21
   24928:	andeq	r4, r2, r0, asr #21
   2492c:	andeq	r4, r2, r0, asr #21
   24930:	andeq	r4, r2, r0, asr #21
   24934:	andeq	r4, r2, r4, asr sl
   24938:	andeq	r4, r2, r4, asr sl
   2493c:	andeq	r4, r2, r0, asr #21
   24940:	andeq	r4, r2, r0, asr #21
   24944:	andeq	r4, r2, r0, asr #21
   24948:	andeq	r4, r2, r0, asr #21
   2494c:	andeq	r4, r2, r0, asr #21
   24950:	andeq	r4, r2, r4, ror #20
   24954:	andeq	r4, r2, r4, lsr sl
   24958:	andeq	r4, r2, r4, lsr sl
   2495c:	andeq	r4, r2, r4, ror sl
   24960:	andeq	r4, r2, r0, asr #21
   24964:	andeq	r4, r2, r0, asr #21
   24968:	andeq	r4, r2, r4, asr sl
   2496c:	andeq	r4, r2, r4, ror #20
   24970:	andeq	r4, r2, r4, lsl #21
   24974:	andeq	r4, r2, r4, asr sl
   24978:	andeq	r4, r2, r4, lsl #21
   2497c:	andeq	r4, r2, r4, asr sl
   24980:	andeq	r4, r2, r0, asr #21
   24984:	andeq	r4, r2, r4, lsr sl
   24988:	andeq	r4, r2, r4, asr sl
   2498c:	andeq	r4, r2, r4, asr sl
   24990:	andeq	r4, r2, r4, asr sl
   24994:	andeq	r4, r2, r0, asr #21
   24998:	andeq	r4, r2, r4, ror #20
   2499c:	andeq	r4, r2, r4, ror #20
   249a0:	andeq	r4, r2, r0, asr #21
   249a4:	andeq	r4, r2, r0, asr #21
   249a8:	andeq	r4, r2, r4, lsl #21
   249ac:	muleq	r2, r4, sl
   249b0:	muleq	r2, r4, sl
   249b4:	andeq	r4, r2, r4, asr sl
   249b8:	andeq	r4, r2, r0, asr #21
   249bc:	muleq	r2, r4, sl
   249c0:	andeq	r4, r2, r0, asr #21
   249c4:	andeq	r4, r2, r0, asr #21
   249c8:	andeq	r4, r2, r0, asr #21
   249cc:	andeq	r4, r2, r4, lsl #21
   249d0:	andeq	r4, r2, r4, asr sl
   249d4:	andeq	r4, r2, r4, lsl #21
   249d8:	andeq	r4, r2, r0, asr #21
   249dc:	andeq	r4, r2, r0, asr #21
   249e0:	andeq	r4, r2, r0, asr #21
   249e4:	andeq	r4, r2, r0, asr #21
   249e8:	andeq	r4, r2, r4, lsr #21
   249ec:	andeq	r4, r2, r0, asr #21
   249f0:			; <UNDEFINED> instruction: 0x00024ab4
   249f4:	andeq	r4, r2, r0, asr #21
   249f8:	andeq	r4, r2, r4, lsl #21
   249fc:	andeq	r4, r2, r4, lsr #21
   24a00:	andeq	r4, r2, r0, asr #21
   24a04:	andeq	r4, r2, r0, asr #21
   24a08:	andeq	r4, r2, r0, asr #21
   24a0c:	andeq	r4, r2, r4, lsl #21
   24a10:	andeq	r4, r2, r0, asr #21
   24a14:	andeq	r4, r2, r0, asr #21
   24a18:	andeq	r4, r2, r0, asr #21
   24a1c:	andeq	r4, r2, r0, asr #21
   24a20:	andeq	r4, r2, r0, asr #21
   24a24:	andeq	r4, r2, r0, asr #21
   24a28:	andeq	r4, r2, r0, asr #21
   24a2c:	andeq	r4, r2, r0, asr #21
   24a30:	andeq	r4, r2, r4, ror sl
   24a34:	ldr	r1, [r2]
   24a38:	ldr	r0, [r3]
   24a3c:	bl	23b94 <fputs@plt+0x129fc>
   24a40:	pop	{r4, pc}
   24a44:	ldr	r1, [r2]
   24a48:	ldr	r0, [r3]
   24a4c:	bl	23ba4 <fputs@plt+0x12a0c>
   24a50:	pop	{r4, pc}
   24a54:	ldr	r1, [r2]
   24a58:	ldr	r0, [r3]
   24a5c:	bl	23c38 <fputs@plt+0x12aa0>
   24a60:	pop	{r4, pc}
   24a64:	ldr	r1, [r2]
   24a68:	ldr	r0, [r3]
   24a6c:	bl	23a04 <fputs@plt+0x1286c>
   24a70:	pop	{r4, pc}
   24a74:	ldr	r1, [r2]
   24a78:	ldr	r0, [r3]
   24a7c:	bl	24804 <fputs@plt+0x1366c>
   24a80:	pop	{r4, pc}
   24a84:	ldr	r1, [r2]
   24a88:	ldr	r0, [r3]
   24a8c:	bl	23ba4 <fputs@plt+0x12a0c>
   24a90:	pop	{r4, pc}
   24a94:	ldr	r1, [r2]
   24a98:	ldr	r0, [r3]
   24a9c:	bl	2019c <fputs@plt+0xf004>
   24aa0:	pop	{r4, pc}
   24aa4:	ldr	r1, [r2]
   24aa8:	ldr	r0, [r3]
   24aac:	bl	2474c <fputs@plt+0x135b4>
   24ab0:	pop	{r4, pc}
   24ab4:	ldr	r1, [r2, #4]
   24ab8:	ldr	r0, [r3]
   24abc:	bl	2019c <fputs@plt+0xf004>
   24ac0:	pop	{r4, pc}
   24ac4:	push	{r4, lr}
   24ac8:	ldr	r3, [r0]
   24acc:	sub	r1, r3, #1
   24ad0:	str	r1, [r0]
   24ad4:	lsl	r3, r3, #4
   24ad8:	add	r1, r3, #12
   24adc:	add	r3, r0, r3
   24ae0:	add	r2, r0, r1
   24ae4:	ldrb	r1, [r3, #10]
   24ae8:	bl	248c0 <fputs@plt+0x13728>
   24aec:	pop	{r4, pc}
   24af0:	push	{r4, r5, r6, lr}
   24af4:	sub	sp, sp, #32
   24af8:	mov	r5, r0
   24afc:	add	r3, r0, #8
   24b00:	ldm	r3, {r0, r1, r2, r3}
   24b04:	add	ip, sp, #32
   24b08:	stmdb	ip, {r0, r1, r2, r3}
   24b0c:	add	r3, r5, #40	; 0x28
   24b10:	ldm	r3, {r0, r1, r2, r3}
   24b14:	stm	sp, {r0, r1, r2, r3}
   24b18:	mov	r3, #0
   24b1c:	str	r3, [r5, #48]	; 0x30
   24b20:	str	r3, [r5, #44]	; 0x2c
   24b24:	str	r3, [r5, #40]	; 0x28
   24b28:	str	r3, [r5, #52]	; 0x34
   24b2c:	add	r0, r5, #24
   24b30:	bl	21ca8 <fputs@plt+0x10b10>
   24b34:	ldr	r4, [sp, #8]
   24b38:	cmp	r4, #0
   24b3c:	beq	24b5c <fputs@plt+0x139c4>
   24b40:	mov	r6, #0
   24b44:	ldr	r1, [r4, #8]
   24b48:	mov	r0, r6
   24b4c:	bl	247ac <fputs@plt+0x13614>
   24b50:	ldr	r4, [r4]
   24b54:	cmp	r4, #0
   24b58:	bne	24b44 <fputs@plt+0x139ac>
   24b5c:	mov	r0, sp
   24b60:	bl	21ca8 <fputs@plt+0x10b10>
   24b64:	mov	r3, #0
   24b68:	str	r3, [r5, #16]
   24b6c:	str	r3, [r5, #12]
   24b70:	str	r3, [r5, #8]
   24b74:	str	r3, [r5, #20]
   24b78:	ldr	r4, [sp, #24]
   24b7c:	cmp	r4, r3
   24b80:	beq	24ba0 <fputs@plt+0x13a08>
   24b84:	mov	r6, r3
   24b88:	ldr	r1, [r4, #8]
   24b8c:	mov	r0, r6
   24b90:	bl	23874 <fputs@plt+0x126dc>
   24b94:	ldr	r4, [r4]
   24b98:	cmp	r4, #0
   24b9c:	bne	24b88 <fputs@plt+0x139f0>
   24ba0:	add	r0, sp, #16
   24ba4:	bl	21ca8 <fputs@plt+0x10b10>
   24ba8:	add	r0, r5, #56	; 0x38
   24bac:	bl	21ca8 <fputs@plt+0x10b10>
   24bb0:	mov	r3, #0
   24bb4:	str	r3, [r5, #72]	; 0x48
   24bb8:	ldrh	r3, [r5, #78]	; 0x4e
   24bbc:	tst	r3, #1
   24bc0:	ldrne	r2, [r5, #4]
   24bc4:	addne	r2, r2, #1
   24bc8:	strne	r2, [r5, #4]
   24bcc:	bicne	r3, r3, #1
   24bd0:	strhne	r3, [r5, #78]	; 0x4e
   24bd4:	add	sp, sp, #32
   24bd8:	pop	{r4, r5, r6, pc}
   24bdc:	push	{r4, r5, r6, lr}
   24be0:	mov	r5, r0
   24be4:	bl	168bc <fputs@plt+0x5724>
   24be8:	ldr	r3, [r5, #20]
   24bec:	cmp	r3, #0
   24bf0:	ble	24c28 <fputs@plt+0x13a90>
   24bf4:	mov	r4, #0
   24bf8:	b	24c0c <fputs@plt+0x13a74>
   24bfc:	add	r4, r4, #1
   24c00:	ldr	r3, [r5, #20]
   24c04:	cmp	r3, r4
   24c08:	ble	24c28 <fputs@plt+0x13a90>
   24c0c:	ldr	r3, [r5, #16]
   24c10:	add	r3, r3, r4, lsl #4
   24c14:	ldr	r0, [r3, #12]
   24c18:	cmp	r0, #0
   24c1c:	beq	24bfc <fputs@plt+0x13a64>
   24c20:	bl	24af0 <fputs@plt+0x13958>
   24c24:	b	24bfc <fputs@plt+0x13a64>
   24c28:	ldr	r3, [r5, #24]
   24c2c:	bic	r3, r3, #2
   24c30:	str	r3, [r5, #24]
   24c34:	mov	r0, r5
   24c38:	bl	202c8 <fputs@plt+0xf130>
   24c3c:	mov	r0, r5
   24c40:	bl	20580 <fputs@plt+0xf3e8>
   24c44:	pop	{r4, r5, r6, pc}
   24c48:	push	{r4, r5, r6, lr}
   24c4c:	mov	r5, r0
   24c50:	mov	r4, r1
   24c54:	ldr	r3, [r0, #16]
   24c58:	add	r3, r3, r1, lsl #4
   24c5c:	ldr	r0, [r3, #12]
   24c60:	bl	24af0 <fputs@plt+0x13958>
   24c64:	cmp	r4, #1
   24c68:	popeq	{r4, r5, r6, pc}
   24c6c:	ldr	r3, [r5, #16]
   24c70:	ldr	r0, [r3, #28]
   24c74:	bl	24af0 <fputs@plt+0x13958>
   24c78:	pop	{r4, r5, r6, pc}
   24c7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24c80:	mov	r6, r0
   24c84:	mov	r5, r1
   24c88:	subs	r7, r2, #0
   24c8c:	beq	24d74 <fputs@plt+0x13bdc>
   24c90:	mov	r8, r3
   24c94:	add	r9, r0, #364	; 0x16c
   24c98:	mov	r1, r7
   24c9c:	mov	r0, r9
   24ca0:	bl	1549c <fputs@plt+0x4304>
   24ca4:	mov	r4, r0
   24ca8:	clz	r0, r0
   24cac:	lsr	r0, r0, #5
   24cb0:	cmp	r8, #0
   24cb4:	moveq	r0, #0
   24cb8:	cmp	r0, #0
   24cbc:	bne	24cdc <fputs@plt+0x13b44>
   24cc0:	cmp	r4, #0
   24cc4:	beq	24cd4 <fputs@plt+0x13b3c>
   24cc8:	add	r5, r5, r5, lsl #2
   24ccc:	add	r4, r4, r5, lsl #2
   24cd0:	sub	r4, r4, #20
   24cd4:	mov	r0, r4
   24cd8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24cdc:	mov	r0, r7
   24ce0:	bl	1b3e0 <fputs@plt+0xa248>
   24ce4:	mov	sl, r0
   24ce8:	add	r2, r0, #61	; 0x3d
   24cec:	mov	r3, #0
   24cf0:	mov	r0, r6
   24cf4:	bl	1c1a4 <fputs@plt+0xb00c>
   24cf8:	subs	r4, r0, #0
   24cfc:	beq	24d6c <fputs@plt+0x13bd4>
   24d00:	add	r8, r4, #60	; 0x3c
   24d04:	str	r8, [r4]
   24d08:	mov	r3, #1
   24d0c:	strb	r3, [r4, #4]
   24d10:	str	r8, [r4, #20]
   24d14:	mov	r3, #2
   24d18:	strb	r3, [r4, #24]
   24d1c:	str	r8, [r4, #40]	; 0x28
   24d20:	mov	r3, #3
   24d24:	strb	r3, [r4, #44]	; 0x2c
   24d28:	mov	r2, sl
   24d2c:	mov	r1, r7
   24d30:	mov	r0, r8
   24d34:	bl	11000 <memcpy@plt>
   24d38:	mov	r3, #0
   24d3c:	strb	r3, [r8, sl]
   24d40:	mov	r2, r4
   24d44:	ldr	r1, [r4]
   24d48:	mov	r0, r9
   24d4c:	bl	23680 <fputs@plt+0x124e8>
   24d50:	subs	r7, r0, #0
   24d54:	beq	24cc8 <fputs@plt+0x13b30>
   24d58:	mov	r0, r6
   24d5c:	bl	13af4 <fputs@plt+0x295c>
   24d60:	mov	r1, r7
   24d64:	mov	r0, r6
   24d68:	bl	1fc00 <fputs@plt+0xea68>
   24d6c:	mov	r4, #0
   24d70:	b	24cd4 <fputs@plt+0x13b3c>
   24d74:	ldr	r4, [r0, #8]
   24d78:	b	24cc0 <fputs@plt+0x13b28>
   24d7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24d80:	sub	sp, sp, #12
   24d84:	mov	fp, r0
   24d88:	mov	r4, r1
   24d8c:	str	r1, [sp, #4]
   24d90:	mov	r8, r2
   24d94:	mov	r7, r3
   24d98:	ldrb	sl, [sp, #48]	; 0x30
   24d9c:	mov	r0, r1
   24da0:	bl	1b3e0 <fputs@plt+0xa248>
   24da4:	str	r0, [sp]
   24da8:	add	r9, fp, #348	; 0x15c
   24dac:	mov	r1, r4
   24db0:	mov	r0, r9
   24db4:	bl	1549c <fputs@plt+0x4304>
   24db8:	subs	r5, r0, #0
   24dbc:	beq	24e8c <fputs@plt+0x13cf4>
   24dc0:	mov	r6, #0
   24dc4:	mov	r4, r6
   24dc8:	mov	r2, r7
   24dcc:	mov	r1, r8
   24dd0:	mov	r0, r5
   24dd4:	bl	18c50 <fputs@plt+0x7ab8>
   24dd8:	cmp	r0, r6
   24ddc:	movgt	r4, r5
   24de0:	cmp	r0, r6
   24de4:	movge	r6, r0
   24de8:	ldr	r5, [r5, #8]
   24dec:	cmp	r5, #0
   24df0:	bne	24dc8 <fputs@plt+0x13c30>
   24df4:	cmp	sl, #0
   24df8:	bne	24efc <fputs@plt+0x13d64>
   24dfc:	cmp	r4, #0
   24e00:	beq	24e10 <fputs@plt+0x13c78>
   24e04:	ldr	r3, [fp, #24]
   24e08:	tst	r3, #2097152	; 0x200000
   24e0c:	beq	24ed0 <fputs@plt+0x13d38>
   24e10:	ldr	r9, [sp, #4]
   24e14:	ldrb	r2, [r9]
   24e18:	ldr	r3, [pc, #372]	; 24f94 <fputs@plt+0x13dfc>
   24e1c:	add	r3, r3, r2
   24e20:	ldrb	r3, [r3, #64]	; 0x40
   24e24:	ldr	r2, [sp]
   24e28:	add	r3, r3, r2
   24e2c:	ldr	r2, [pc, #356]	; 24f98 <fputs@plt+0x13e00>
   24e30:	smull	r1, r2, r2, r3
   24e34:	add	r1, r2, r3
   24e38:	asr	r2, r3, #31
   24e3c:	rsb	r2, r2, r1, asr #4
   24e40:	add	r1, r2, r2, lsl #1
   24e44:	rsb	r2, r2, r1, lsl #3
   24e48:	sub	r3, r3, r2
   24e4c:	ldr	r2, [pc, #328]	; 24f9c <fputs@plt+0x13e04>
   24e50:	add	r3, r2, r3, lsl #2
   24e54:	ldr	r5, [r3, #148]	; 0x94
   24e58:	cmp	r5, #0
   24e5c:	beq	24e80 <fputs@plt+0x13ce8>
   24e60:	mov	r1, r9
   24e64:	ldr	r0, [r5, #20]
   24e68:	bl	13ec8 <fputs@plt+0x2d30>
   24e6c:	cmp	r0, #0
   24e70:	beq	24e98 <fputs@plt+0x13d00>
   24e74:	ldr	r5, [r5, #24]
   24e78:	cmp	r5, #0
   24e7c:	bne	24e60 <fputs@plt+0x13cc8>
   24e80:	adds	sl, sl, #0
   24e84:	movne	sl, #1
   24e88:	b	24ed4 <fputs@plt+0x13d3c>
   24e8c:	mov	r4, r5
   24e90:	mov	r6, #0
   24e94:	b	24df4 <fputs@plt+0x13c5c>
   24e98:	mov	r6, r0
   24e9c:	cmp	r5, #0
   24ea0:	beq	24ed0 <fputs@plt+0x13d38>
   24ea4:	mov	r2, r7
   24ea8:	mov	r1, r8
   24eac:	mov	r0, r5
   24eb0:	bl	18c50 <fputs@plt+0x7ab8>
   24eb4:	cmp	r0, r6
   24eb8:	movgt	r4, r5
   24ebc:	cmp	r0, r6
   24ec0:	movge	r6, r0
   24ec4:	ldr	r5, [r5, #8]
   24ec8:	cmp	r5, #0
   24ecc:	bne	24ea4 <fputs@plt+0x13d0c>
   24ed0:	mov	sl, #0
   24ed4:	cmp	r4, #0
   24ed8:	beq	24f8c <fputs@plt+0x13df4>
   24edc:	ldr	r3, [r4, #12]
   24ee0:	cmp	r3, #0
   24ee4:	orrne	sl, sl, #1
   24ee8:	cmp	sl, #0
   24eec:	beq	24f8c <fputs@plt+0x13df4>
   24ef0:	mov	r0, r4
   24ef4:	add	sp, sp, #12
   24ef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24efc:	adds	sl, sl, #0
   24f00:	movne	sl, #1
   24f04:	cmp	r6, #5
   24f08:	movgt	r6, #0
   24f0c:	andle	r6, sl, #1
   24f10:	cmp	r6, #0
   24f14:	beq	24ed4 <fputs@plt+0x13d3c>
   24f18:	ldr	r6, [sp]
   24f1c:	add	r2, r6, #29
   24f20:	mov	r3, #0
   24f24:	mov	r0, fp
   24f28:	bl	1c1a4 <fputs@plt+0xb00c>
   24f2c:	subs	r4, r0, #0
   24f30:	beq	24ef0 <fputs@plt+0x13d58>
   24f34:	add	r5, r4, #28
   24f38:	str	r5, [r4, #20]
   24f3c:	strb	r8, [r4]
   24f40:	strh	r7, [r4, #2]
   24f44:	add	r2, r6, #1
   24f48:	ldr	r1, [sp, #4]
   24f4c:	mov	r0, r5
   24f50:	bl	11000 <memcpy@plt>
   24f54:	mov	r2, r4
   24f58:	mov	r1, r5
   24f5c:	mov	r0, r9
   24f60:	bl	23680 <fputs@plt+0x124e8>
   24f64:	cmp	r4, r0
   24f68:	strne	r0, [r4, #8]
   24f6c:	bne	24edc <fputs@plt+0x13d44>
   24f70:	mov	r1, r4
   24f74:	mov	r0, fp
   24f78:	bl	1fc00 <fputs@plt+0xea68>
   24f7c:	mov	r0, fp
   24f80:	bl	13af4 <fputs@plt+0x295c>
   24f84:	mov	r4, #0
   24f88:	b	24ef0 <fputs@plt+0x13d58>
   24f8c:	mov	r4, #0
   24f90:	b	24ef0 <fputs@plt+0x13d58>
   24f94:			; <UNDEFINED> instruction: 0x000813b0
   24f98:	andslt	r4, r6, #-1879048180	; 0x9000000c
   24f9c:	ldrdeq	lr, [r9], -r8
   24fa0:	push	{r4, lr}
   24fa4:	sub	sp, sp, #8
   24fa8:	mov	r4, r2
   24fac:	mov	r3, #0
   24fb0:	str	r3, [sp]
   24fb4:	mov	r3, #1
   24fb8:	mov	r2, #2
   24fbc:	bl	24d7c <fputs@plt+0x13be4>
   24fc0:	cmp	r0, #0
   24fc4:	ldrhne	r2, [r0, #2]
   24fc8:	orrne	r2, r2, r4
   24fcc:	strhne	r2, [r0, #2]
   24fd0:	add	sp, sp, #8
   24fd4:	pop	{r4, pc}
   24fd8:	ldr	r3, [r1, #8]
   24fdc:	cmp	r3, #0
   24fe0:	bxeq	lr
   24fe4:	push	{r4, r5, r6, lr}
   24fe8:	mov	r4, r1
   24fec:	mov	r5, r0
   24ff0:	ldr	r6, [r0]
   24ff4:	ldr	r1, [r0, #44]	; 0x2c
   24ff8:	mov	r0, r6
   24ffc:	bl	1fc00 <fputs@plt+0xea68>
   25000:	ldr	r1, [r4, #8]
   25004:	mov	r0, r6
   25008:	bl	1d600 <fputs@plt+0xc468>
   2500c:	str	r0, [r5, #44]	; 0x2c
   25010:	ldr	r0, [r4, #8]
   25014:	bl	1fb70 <fputs@plt+0xe9d8>
   25018:	mov	r3, #0
   2501c:	str	r3, [r4, #8]
   25020:	pop	{r4, r5, r6, pc}
   25024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25028:	sub	sp, sp, #20
   2502c:	mov	r4, r0
   25030:	ldrb	r3, [r0, #4]
   25034:	cmp	r3, #0
   25038:	bne	25104 <fputs@plt+0x13f6c>
   2503c:	ldr	r6, [r4]
   25040:	ldr	fp, [r4, #64]	; 0x40
   25044:	ldr	sl, [r4, #220]	; 0xdc
   25048:	ldrb	r7, [r4, #4]
   2504c:	ldrd	r8, [r4, #168]	; 0xa8
   25050:	mov	r1, #0
   25054:	str	r1, [r4, #216]	; 0xd8
   25058:	ldr	r0, [r6, #4]
   2505c:	add	r0, r0, #120	; 0x78
   25060:	bl	1c2dc <fputs@plt+0xb144>
   25064:	subs	r5, r0, #0
   25068:	beq	25124 <fputs@plt+0x13f8c>
   2506c:	mov	r2, r5
   25070:	str	r6, [r2], #120	; 0x78
   25074:	str	r2, [r5, #8]
   25078:	str	fp, [r5, #4]
   2507c:	mvn	r3, #0
   25080:	strh	r3, [r5, #40]	; 0x28
   25084:	strd	r8, [r5, #16]
   25088:	str	sl, [r5, #108]	; 0x6c
   2508c:	mov	r3, #1
   25090:	strb	r3, [r5, #48]	; 0x30
   25094:	strb	r3, [r5, #49]	; 0x31
   25098:	cmp	r7, #0
   2509c:	movne	r7, #2
   250a0:	moveq	r7, #0
   250a4:	strb	r7, [r5, #43]	; 0x2b
   250a8:	ldr	r3, [pc, #172]	; 2515c <fputs@plt+0x13fc4>
   250ac:	add	r1, sp, #16
   250b0:	str	r3, [r1, #-4]!
   250b4:	str	r1, [sp]
   250b8:	mov	r1, sl
   250bc:	mov	r0, r6
   250c0:	bl	137f0 <fputs@plt+0x2658>
   250c4:	subs	r6, r0, #0
   250c8:	bne	2513c <fputs@plt+0x13fa4>
   250cc:	ldr	r3, [sp, #12]
   250d0:	tst	r3, #1
   250d4:	movne	r3, #1
   250d8:	strbne	r3, [r5, #46]	; 0x2e
   250dc:	mov	r0, fp
   250e0:	bl	137a4 <fputs@plt+0x260c>
   250e4:	tst	r0, #1024	; 0x400
   250e8:	movne	r3, #0
   250ec:	strbne	r3, [r5, #48]	; 0x30
   250f0:	tst	r0, #4096	; 0x1000
   250f4:	movne	r3, #0
   250f8:	strbne	r3, [r5, #49]	; 0x31
   250fc:	str	r5, [r4, #216]	; 0xd8
   25100:	b	25128 <fputs@plt+0x13f90>
   25104:	mov	r1, #4
   25108:	bl	16138 <fputs@plt+0x4fa0>
   2510c:	subs	r6, r0, #0
   25110:	beq	2503c <fputs@plt+0x13ea4>
   25114:	mov	r1, #1
   25118:	mov	r0, r4
   2511c:	bl	160e0 <fputs@plt+0x4f48>
   25120:	b	25128 <fputs@plt+0x13f90>
   25124:	mov	r6, #7
   25128:	mov	r0, r4
   2512c:	bl	16298 <fputs@plt+0x5100>
   25130:	mov	r0, r6
   25134:	add	sp, sp, #20
   25138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2513c:	mov	r1, #0
   25140:	mov	r0, r5
   25144:	bl	22504 <fputs@plt+0x1136c>
   25148:	ldr	r0, [r5, #8]
   2514c:	bl	136c8 <fputs@plt+0x2530>
   25150:	mov	r0, r5
   25154:	bl	1fb70 <fputs@plt+0xe9d8>
   25158:	b	25128 <fputs@plt+0x13f90>
   2515c:	andeq	r0, r8, r6
   25160:	ldrb	r3, [r0, #13]
   25164:	cmp	r3, #0
   25168:	bne	25178 <fputs@plt+0x13fe0>
   2516c:	ldr	r3, [r0, #216]	; 0xd8
   25170:	cmp	r3, #0
   25174:	beq	25188 <fputs@plt+0x13ff0>
   25178:	mov	r3, #1
   2517c:	str	r3, [r1]
   25180:	mov	r0, #0
   25184:	bx	lr
   25188:	push	{r4, lr}
   2518c:	mov	r4, r0
   25190:	bl	1648c <fputs@plt+0x52f4>
   25194:	cmp	r0, #0
   25198:	bne	251a4 <fputs@plt+0x1400c>
   2519c:	mov	r0, #14
   251a0:	pop	{r4, pc}
   251a4:	ldr	r0, [r4, #68]	; 0x44
   251a8:	bl	136c8 <fputs@plt+0x2530>
   251ac:	mov	r0, r4
   251b0:	bl	25024 <fputs@plt+0x13e8c>
   251b4:	cmp	r0, #0
   251b8:	moveq	r3, #5
   251bc:	strbeq	r3, [r4, #5]
   251c0:	moveq	r3, #0
   251c4:	strbeq	r3, [r4, #17]
   251c8:	pop	{r4, pc}
   251cc:	push	{r4, r5, r6, r7, r8, lr}
   251d0:	sub	sp, sp, #24
   251d4:	mov	r4, r0
   251d8:	mov	r6, r2
   251dc:	mov	r7, r3
   251e0:	mov	r0, #202	; 0xca
   251e4:	bl	13d80 <fputs@plt+0x2be8>
   251e8:	cmp	r0, #0
   251ec:	ldrne	r0, [pc, #180]	; 252a8 <fputs@plt+0x14110>
   251f0:	beq	251fc <fputs@plt+0x14064>
   251f4:	add	sp, sp, #24
   251f8:	pop	{r4, r5, r6, r7, r8, pc}
   251fc:	ldr	r5, [r4]
   25200:	ldr	r0, [r5, #4]
   25204:	asr	r1, r0, #31
   25208:	bl	1c2dc <fputs@plt+0xb144>
   2520c:	subs	r8, r0, #0
   25210:	beq	25298 <fputs@plt+0x14100>
   25214:	add	r3, sp, #20
   25218:	str	r3, [sp]
   2521c:	ldr	r3, [pc, #136]	; 252ac <fputs@plt+0x14114>
   25220:	mov	r2, r8
   25224:	mov	r1, #0
   25228:	mov	r0, r5
   2522c:	bl	137f0 <fputs@plt+0x2658>
   25230:	subs	r5, r0, #0
   25234:	bne	2528c <fputs@plt+0x140f4>
   25238:	ldr	r3, [sp, #48]	; 0x30
   2523c:	str	r8, [r3]
   25240:	mov	r3, #0
   25244:	str	r3, [sp, #20]
   25248:	add	r2, sp, #24
   2524c:	ldr	r0, [pc, #92]	; 252b0 <fputs@plt+0x14118>
   25250:	mov	r1, #0
   25254:	strd	r0, [r2, #-16]!
   25258:	mov	r1, #18
   2525c:	mov	r0, r8
   25260:	bl	13790 <fputs@plt+0x25f8>
   25264:	cmp	r6, #1
   25268:	sbcs	r3, r7, #0
   2526c:	blt	252a0 <fputs@plt+0x14108>
   25270:	mov	r2, r6
   25274:	mov	r3, r7
   25278:	ldr	r1, [sp, #48]	; 0x30
   2527c:	ldr	r1, [r1]
   25280:	mov	r0, r4
   25284:	bl	1f7c4 <fputs@plt+0xe62c>
   25288:	b	252a0 <fputs@plt+0x14108>
   2528c:	mov	r0, r8
   25290:	bl	1fb70 <fputs@plt+0xe9d8>
   25294:	b	2529c <fputs@plt+0x14104>
   25298:	mov	r5, #7
   2529c:	str	r5, [sp, #20]
   252a0:	ldr	r0, [sp, #20]
   252a4:	b	251f4 <fputs@plt+0x1405c>
   252a8:	andeq	r0, r0, sl, lsl #26
   252ac:	andeq	r1, r0, lr, lsl r0
   252b0:	svcvc	0x00ff0000
   252b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   252b8:	sub	sp, sp, #12
   252bc:	mov	r5, r0
   252c0:	mov	r9, r1
   252c4:	ldr	r3, [r0, #12]
   252c8:	cmp	r3, #0
   252cc:	beq	2532c <fputs@plt+0x14194>
   252d0:	ldr	r3, [r9]
   252d4:	str	r3, [sp, #4]
   252d8:	ldr	r3, [r5, #8]
   252dc:	ldrb	r3, [r3, #60]	; 0x3c
   252e0:	cmp	r3, #1
   252e4:	beq	25378 <fputs@plt+0x141e0>
   252e8:	ldr	r1, [pc, #376]	; 25468 <fputs@plt+0x142d0>
   252ec:	ldr	r2, [pc, #376]	; 2546c <fputs@plt+0x142d4>
   252f0:	cmp	r3, #2
   252f4:	moveq	r3, r2
   252f8:	movne	r3, r1
   252fc:	str	r3, [r5, #32]
   25300:	mov	r0, #256	; 0x100
   25304:	mov	r1, #0
   25308:	bl	1c2dc <fputs@plt+0xb144>
   2530c:	subs	r8, r0, #0
   25310:	moveq	r0, #7
   25314:	beq	25448 <fputs@plt+0x142b0>
   25318:	ldr	r3, [sp, #4]
   2531c:	cmp	r3, #0
   25320:	beq	25400 <fputs@plt+0x14268>
   25324:	mov	r6, #0
   25328:	b	253d0 <fputs@plt+0x14238>
   2532c:	ldr	r0, [r0, #8]
   25330:	mov	r3, sp
   25334:	mov	r2, #0
   25338:	mov	r1, r2
   2533c:	ldr	r0, [r0, #28]
   25340:	bl	17270 <fputs@plt+0x60d8>
   25344:	str	r0, [r5, #12]
   25348:	ldr	r3, [sp]
   2534c:	cmp	r3, #0
   25350:	moveq	r0, #7
   25354:	beq	25448 <fputs@plt+0x142b0>
   25358:	ldr	r3, [r5, #8]
   2535c:	ldr	r3, [r3, #28]
   25360:	ldrh	r3, [r3, #6]
   25364:	strh	r3, [r0, #8]
   25368:	ldr	r3, [r5, #12]
   2536c:	mov	r2, #0
   25370:	strb	r2, [r3, #11]
   25374:	b	252d0 <fputs@plt+0x14138>
   25378:	ldr	r3, [pc, #240]	; 25470 <fputs@plt+0x142d8>
   2537c:	b	252fc <fputs@plt+0x14164>
   25380:	ldr	r7, [r3, #4]
   25384:	str	r6, [r3, #4]
   25388:	ldr	r2, [r8]
   2538c:	cmp	r2, #0
   25390:	beq	253f0 <fputs@plt+0x14258>
   25394:	mov	r4, r8
   25398:	add	r3, sp, #4
   2539c:	ldr	r1, [sp, #4]
   253a0:	mov	r0, r5
   253a4:	bl	176c8 <fputs@plt+0x6530>
   253a8:	str	r6, [r4]
   253ac:	ldr	r2, [r4, #4]!
   253b0:	cmp	r2, #0
   253b4:	bne	25398 <fputs@plt+0x14200>
   253b8:	ldr	r3, [sp, #4]
   253bc:	str	r3, [r4]
   253c0:	str	r7, [sp, #4]
   253c4:	mov	r3, r7
   253c8:	cmp	r7, #0
   253cc:	beq	25400 <fputs@plt+0x14268>
   253d0:	ldr	r7, [r9, #4]
   253d4:	cmp	r7, #0
   253d8:	beq	25380 <fputs@plt+0x141e8>
   253dc:	cmp	r7, r3
   253e0:	beq	25450 <fputs@plt+0x142b8>
   253e4:	ldr	r2, [r3, #4]
   253e8:	add	r7, r7, r2
   253ec:	b	25384 <fputs@plt+0x141ec>
   253f0:	mov	r4, r8
   253f4:	b	253b8 <fputs@plt+0x14220>
   253f8:	ldr	r3, [sp, #4]
   253fc:	str	r3, [r8]
   25400:	add	r6, sp, #8
   25404:	mov	r3, #0
   25408:	str	r3, [r6, #-4]!
   2540c:	sub	r4, r8, #4
   25410:	add	r7, r8, #252	; 0xfc
   25414:	mov	r3, r6
   25418:	ldr	r2, [r4, #4]!
   2541c:	ldr	r1, [sp, #4]
   25420:	mov	r0, r5
   25424:	bl	176c8 <fputs@plt+0x6530>
   25428:	cmp	r7, r4
   2542c:	bne	25414 <fputs@plt+0x1427c>
   25430:	ldr	r3, [sp, #4]
   25434:	str	r3, [r9]
   25438:	mov	r0, r8
   2543c:	bl	1fb70 <fputs@plt+0xe9d8>
   25440:	ldr	r3, [r5, #12]
   25444:	ldrb	r0, [r3, #11]
   25448:	add	sp, sp, #12
   2544c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25450:	str	r6, [r3, #4]
   25454:	ldr	r2, [r8]
   25458:	cmp	r2, #0
   2545c:	beq	253f8 <fputs@plt+0x14260>
   25460:	mov	r7, r6
   25464:	b	25394 <fputs@plt+0x141fc>
   25468:	andeq	r4, r3, r4, lsr #14
   2546c:	andeq	r4, r3, ip, lsl r9
   25470:	andeq	r4, r3, r8, asr sl
   25474:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25478:	mov	r9, r0
   2547c:	ldr	r3, [r0, #44]	; 0x2c
   25480:	lsl	r7, r3, #1
   25484:	cmp	r7, #256	; 0x100
   25488:	movcc	r7, #256	; 0x100
   2548c:	cmp	r3, #0
   25490:	bne	254bc <fputs@plt+0x14324>
   25494:	lsl	r0, r7, #2
   25498:	mov	r1, #0
   2549c:	bl	1c2dc <fputs@plt+0xb144>
   254a0:	mov	r6, r0
   254a4:	ldr	r3, [r9, #44]	; 0x2c
   254a8:	cmp	r3, #0
   254ac:	bne	254c4 <fputs@plt+0x1432c>
   254b0:	cmp	r0, #0
   254b4:	bne	25528 <fputs@plt+0x14390>
   254b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   254bc:	bl	13918 <fputs@plt+0x2780>
   254c0:	b	25494 <fputs@plt+0x142fc>
   254c4:	bl	13938 <fputs@plt+0x27a0>
   254c8:	cmp	r6, #0
   254cc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   254d0:	ldr	r3, [r9, #44]	; 0x2c
   254d4:	cmp	r3, #0
   254d8:	beq	25528 <fputs@plt+0x14390>
   254dc:	mov	r8, #0
   254e0:	ldr	r3, [r9, #48]	; 0x30
   254e4:	ldr	r4, [r3, r8, lsl #2]
   254e8:	cmp	r4, #0
   254ec:	beq	25518 <fputs@plt+0x14380>
   254f0:	ldr	r5, [r4, #16]
   254f4:	mov	r1, r7
   254f8:	ldr	r0, [r4, #8]
   254fc:	bl	7dcec <fputs@plt+0x6cb54>
   25500:	ldr	r3, [r6, r1, lsl #2]
   25504:	str	r3, [r4, #16]
   25508:	str	r4, [r6, r1, lsl #2]
   2550c:	mov	r4, r5
   25510:	cmp	r5, #0
   25514:	bne	254f0 <fputs@plt+0x14358>
   25518:	add	r8, r8, #1
   2551c:	ldr	r3, [r9, #44]	; 0x2c
   25520:	cmp	r3, r8
   25524:	bhi	254e0 <fputs@plt+0x14348>
   25528:	ldr	r0, [r9, #48]	; 0x30
   2552c:	bl	1fb70 <fputs@plt+0xe9d8>
   25530:	str	r6, [r9, #48]	; 0x30
   25534:	str	r7, [r9, #44]	; 0x2c
   25538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2553c:	push	{r4, r5, r6, r7, r8, lr}
   25540:	mov	r5, r0
   25544:	mov	r8, r1
   25548:	mov	r7, r2
   2554c:	ldr	r3, [pc, #208]	; 25624 <fputs@plt+0x1448c>
   25550:	ldr	r3, [r3, #296]	; 0x128
   25554:	mov	r0, #52	; 0x34
   25558:	mul	r0, r0, r3
   2555c:	add	r0, r0, #60	; 0x3c
   25560:	asr	r1, r0, #31
   25564:	bl	1c2dc <fputs@plt+0xb144>
   25568:	subs	r4, r0, #0
   2556c:	beq	2560c <fputs@plt+0x14474>
   25570:	ldr	r3, [pc, #172]	; 25624 <fputs@plt+0x1448c>
   25574:	ldr	r3, [r3, #296]	; 0x128
   25578:	cmp	r3, #0
   2557c:	addne	r6, r4, #60	; 0x3c
   25580:	movne	r3, #10
   25584:	strne	r3, [r4, #72]	; 0x48
   25588:	ldreq	r6, [pc, #152]	; 25628 <fputs@plt+0x14490>
   2558c:	ldrb	r3, [r6, #34]	; 0x22
   25590:	cmp	r3, #0
   25594:	moveq	r3, #1
   25598:	strbeq	r3, [r6, #34]	; 0x22
   2559c:	addeq	r3, r6, #20
   255a0:	streq	r3, [r6, #44]	; 0x2c
   255a4:	streq	r3, [r6, #48]	; 0x30
   255a8:	str	r6, [r4]
   255ac:	str	r5, [r4, #4]
   255b0:	str	r8, [r4, #8]
   255b4:	add	r5, r5, r8
   255b8:	add	r5, r5, #32
   255bc:	str	r5, [r4, #12]
   255c0:	adds	r3, r7, #0
   255c4:	movne	r3, #1
   255c8:	str	r3, [r4, #16]
   255cc:	mov	r0, r4
   255d0:	bl	25474 <fputs@plt+0x142dc>
   255d4:	cmp	r7, #0
   255d8:	beq	25600 <fputs@plt+0x14468>
   255dc:	mov	r3, #10
   255e0:	str	r3, [r4, #20]
   255e4:	ldr	r3, [r6, #8]
   255e8:	add	r2, r3, #10
   255ec:	str	r2, [r6, #8]
   255f0:	ldr	r3, [r6, #4]
   255f4:	add	r3, r3, #10
   255f8:	sub	r3, r3, r2
   255fc:	str	r3, [r6, #12]
   25600:	ldr	r3, [r4, #44]	; 0x2c
   25604:	cmp	r3, #0
   25608:	beq	25614 <fputs@plt+0x1447c>
   2560c:	mov	r0, r4
   25610:	pop	{r4, r5, r6, r7, r8, pc}
   25614:	mov	r0, r4
   25618:	bl	224a0 <fputs@plt+0x11308>
   2561c:	mov	r4, #0
   25620:	b	2560c <fputs@plt+0x14474>
   25624:	ldrdeq	lr, [r9], -r8
   25628:	andeq	lr, r9, r8, asr #17
   2562c:	push	{r4, r5, r6, r7, r8, r9, lr}
   25630:	sub	sp, sp, #52	; 0x34
   25634:	mov	r7, r0
   25638:	mov	r6, r1
   2563c:	ldr	r3, [r0, #8]
   25640:	ldr	r4, [r3, #24]
   25644:	mov	r2, #40	; 0x28
   25648:	mov	r1, #0
   2564c:	add	r0, sp, #8
   25650:	bl	10f64 <memset@plt>
   25654:	ldr	r3, [r7, #40]	; 0x28
   25658:	cmp	r3, #0
   2565c:	beq	25788 <fputs@plt+0x145f0>
   25660:	ldr	r1, [r6, #8]
   25664:	ldrd	r2, [r7, #48]	; 0x30
   25668:	adds	r2, r2, r1
   2566c:	adc	r3, r3, r1, asr #31
   25670:	adds	r2, r2, #9
   25674:	adc	r3, r3, #0
   25678:	ldr	r1, [r7, #40]	; 0x28
   2567c:	mov	r0, r4
   25680:	bl	1f7c4 <fputs@plt+0xe62c>
   25684:	mov	r1, r6
   25688:	mov	r0, r7
   2568c:	bl	252b4 <fputs@plt+0x1411c>
   25690:	cmp	r0, #0
   25694:	bne	25780 <fputs@plt+0x145e8>
   25698:	ldr	r9, [r7, #40]	; 0x28
   2569c:	ldr	r3, [r7, #8]
   256a0:	ldr	r8, [r3, #12]
   256a4:	ldrd	r4, [r7, #48]	; 0x30
   256a8:	mov	r2, #40	; 0x28
   256ac:	mov	r1, #0
   256b0:	add	r0, sp, #8
   256b4:	bl	10f64 <memset@plt>
   256b8:	mov	r0, r8
   256bc:	asr	r1, r8, #31
   256c0:	bl	13990 <fputs@plt+0x27f8>
   256c4:	str	r0, [sp, #12]
   256c8:	cmp	r0, #0
   256cc:	moveq	r3, #7
   256d0:	streq	r3, [sp, #8]
   256d4:	beq	25708 <fputs@plt+0x14570>
   256d8:	mov	r2, r8
   256dc:	asr	r3, r8, #31
   256e0:	mov	r0, r4
   256e4:	mov	r1, r5
   256e8:	bl	7e304 <fputs@plt+0x6d16c>
   256ec:	str	r2, [sp, #20]
   256f0:	str	r2, [sp, #24]
   256f4:	subs	r4, r4, r2
   256f8:	sbc	r5, r5, r2, asr #31
   256fc:	strd	r4, [sp, #32]
   25700:	str	r8, [sp, #16]
   25704:	str	r9, [sp, #40]	; 0x28
   25708:	ldr	r3, [r7, #28]
   2570c:	add	r3, r3, #1
   25710:	str	r3, [r7, #28]
   25714:	ldr	r2, [r6, #8]
   25718:	asr	r3, r2, #31
   2571c:	add	r0, sp, #8
   25720:	bl	1cf40 <fputs@plt+0xbda8>
   25724:	ldr	r4, [r6]
   25728:	cmp	r4, #0
   2572c:	beq	2576c <fputs@plt+0x145d4>
   25730:	ldr	r5, [r4, #4]
   25734:	ldr	r2, [r4]
   25738:	asr	r3, r2, #31
   2573c:	add	r0, sp, #8
   25740:	bl	1cf40 <fputs@plt+0xbda8>
   25744:	mov	r1, r4
   25748:	ldr	r2, [r1], #8
   2574c:	add	r0, sp, #8
   25750:	bl	1ce60 <fputs@plt+0xbcc8>
   25754:	ldr	r3, [r6, #4]
   25758:	cmp	r3, #0
   2575c:	beq	257ac <fputs@plt+0x14614>
   25760:	mov	r4, r5
   25764:	cmp	r5, #0
   25768:	bne	25730 <fputs@plt+0x14598>
   2576c:	mov	r3, #0
   25770:	str	r3, [r6]
   25774:	add	r1, r7, #48	; 0x30
   25778:	add	r0, sp, #8
   2577c:	bl	23118 <fputs@plt+0x11f80>
   25780:	add	sp, sp, #52	; 0x34
   25784:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25788:	add	r3, r7, #40	; 0x28
   2578c:	str	r3, [sp]
   25790:	mov	r2, #0
   25794:	mov	r3, #0
   25798:	mov	r0, r4
   2579c:	bl	251cc <fputs@plt+0x14034>
   257a0:	cmp	r0, #0
   257a4:	bne	25780 <fputs@plt+0x145e8>
   257a8:	b	25660 <fputs@plt+0x144c8>
   257ac:	mov	r0, r4
   257b0:	bl	1fb70 <fputs@plt+0xe9d8>
   257b4:	b	25760 <fputs@plt+0x145c8>
   257b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   257bc:	ldr	r6, [r0, #264]	; 0x108
   257c0:	cmp	r6, #0
   257c4:	movne	r6, #5
   257c8:	beq	257d4 <fputs@plt+0x1463c>
   257cc:	mov	r0, r6
   257d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   257d4:	mov	r7, r3
   257d8:	mov	r5, r2
   257dc:	mov	r8, r1
   257e0:	mov	r4, r0
   257e4:	ldrb	r3, [r0, #262]	; 0x106
   257e8:	cmp	r3, #0
   257ec:	bne	25880 <fputs@plt+0x146e8>
   257f0:	bic	r5, r5, #7
   257f4:	cmp	r5, #4
   257f8:	ble	258c4 <fputs@plt+0x1472c>
   257fc:	bic	r7, r7, r7, asr #31
   25800:	cmp	r7, #0
   25804:	cmpne	r5, #0
   25808:	beq	258f0 <fputs@plt+0x14758>
   2580c:	cmp	r8, #0
   25810:	movne	r9, r8
   25814:	beq	2588c <fputs@plt+0x146f4>
   25818:	str	r9, [r4, #288]	; 0x120
   2581c:	mov	r3, #0
   25820:	str	r3, [r4, #284]	; 0x11c
   25824:	add	r3, r4, #260	; 0x104
   25828:	strh	r5, [r3]
   2582c:	subs	r2, r7, #1
   25830:	movmi	r1, r9
   25834:	bmi	25864 <fputs@plt+0x146cc>
   25838:	mov	r3, r9
   2583c:	ldr	r1, [r4, #284]	; 0x11c
   25840:	str	r1, [r3]
   25844:	str	r3, [r4, #284]	; 0x11c
   25848:	add	r3, r3, r5
   2584c:	sub	r2, r2, #1
   25850:	cmn	r2, #1
   25854:	bne	2583c <fputs@plt+0x146a4>
   25858:	sub	r7, r7, #1
   2585c:	mla	r1, r5, r7, r5
   25860:	add	r1, r9, r1
   25864:	str	r1, [r4, #292]	; 0x124
   25868:	mov	r3, #0
   2586c:	str	r3, [r4, #256]	; 0x100
   25870:	clz	r8, r8
   25874:	lsr	r8, r8, #5
   25878:	strb	r8, [r4, #262]	; 0x106
   2587c:	b	257cc <fputs@plt+0x14634>
   25880:	ldr	r0, [r0, #288]	; 0x120
   25884:	bl	1fb70 <fputs@plt+0xe9d8>
   25888:	b	257f0 <fputs@plt+0x14658>
   2588c:	bl	13918 <fputs@plt+0x2780>
   25890:	mul	r0, r7, r5
   25894:	asr	r1, r0, #31
   25898:	bl	13990 <fputs@plt+0x27f8>
   2589c:	mov	r9, r0
   258a0:	bl	13938 <fputs@plt+0x27a0>
   258a4:	cmp	r9, #0
   258a8:	beq	258f4 <fputs@plt+0x1475c>
   258ac:	mov	r0, r9
   258b0:	bl	13978 <fputs@plt+0x27e0>
   258b4:	mov	r1, r5
   258b8:	bl	7dd0c <fputs@plt+0x6cb74>
   258bc:	mov	r7, r0
   258c0:	b	25818 <fputs@plt+0x14680>
   258c4:	mov	r3, #0
   258c8:	str	r3, [r4, #284]	; 0x11c
   258cc:	add	r2, r4, #260	; 0x104
   258d0:	strh	r3, [r2]
   258d4:	str	r4, [r4, #288]	; 0x120
   258d8:	str	r4, [r4, #292]	; 0x124
   258dc:	mov	r3, #1
   258e0:	str	r3, [r4, #256]	; 0x100
   258e4:	mov	r3, #0
   258e8:	strb	r3, [r4, #262]	; 0x106
   258ec:	b	257cc <fputs@plt+0x14634>
   258f0:	mov	r5, r6
   258f4:	mov	r3, #0
   258f8:	str	r3, [r4, #284]	; 0x11c
   258fc:	add	r3, r4, #260	; 0x104
   25900:	strh	r5, [r3]
   25904:	b	258d4 <fputs@plt+0x1473c>
   25908:	push	{r4, lr}
   2590c:	subs	r4, r0, #0
   25910:	popeq	{r4, pc}
   25914:	ldr	r3, [pc, #172]	; 259c8 <fputs@plt+0x14830>
   25918:	ldr	r3, [r3, #192]	; 0xc0
   2591c:	cmp	r3, r4
   25920:	bhi	25934 <fputs@plt+0x1479c>
   25924:	ldr	r3, [pc, #160]	; 259cc <fputs@plt+0x14834>
   25928:	ldr	r3, [r3, #112]	; 0x70
   2592c:	cmp	r3, r4
   25930:	bhi	25958 <fputs@plt+0x147c0>
   25934:	ldr	r3, [pc, #140]	; 259c8 <fputs@plt+0x14830>
   25938:	ldr	r3, [r3]
   2593c:	cmp	r3, #0
   25940:	bne	25984 <fputs@plt+0x147ec>
   25944:	ldr	r3, [pc, #124]	; 259c8 <fputs@plt+0x14830>
   25948:	ldr	r3, [r3, #44]	; 0x2c
   2594c:	mov	r0, r4
   25950:	blx	r3
   25954:	pop	{r4, pc}
   25958:	ldr	r3, [pc, #108]	; 259cc <fputs@plt+0x14834>
   2595c:	ldr	r2, [r3, #116]	; 0x74
   25960:	str	r2, [r4]
   25964:	str	r4, [r3, #116]	; 0x74
   25968:	ldr	r2, [r3, #120]	; 0x78
   2596c:	add	r2, r2, #1
   25970:	str	r2, [r3, #120]	; 0x78
   25974:	ldr	r2, [r3, #12]
   25978:	sub	r2, r2, #1
   2597c:	str	r2, [r3, #12]
   25980:	pop	{r4, pc}
   25984:	mov	r0, r4
   25988:	bl	13978 <fputs@plt+0x27e0>
   2598c:	ldr	r3, [pc, #56]	; 259cc <fputs@plt+0x14834>
   25990:	ldr	r2, [r3, #16]
   25994:	sub	r2, r2, r0
   25998:	str	r2, [r3, #16]
   2599c:	ldr	r2, [r3]
   259a0:	sub	r0, r2, r0
   259a4:	str	r0, [r3]
   259a8:	ldr	r2, [r3, #36]	; 0x24
   259ac:	sub	r2, r2, #1
   259b0:	str	r2, [r3, #36]	; 0x24
   259b4:	ldr	r3, [pc, #12]	; 259c8 <fputs@plt+0x14830>
   259b8:	ldr	r3, [r3, #44]	; 0x2c
   259bc:	mov	r0, r4
   259c0:	blx	r3
   259c4:	pop	{r4, pc}
   259c8:	andeq	sl, r9, r8, lsr r1
   259cc:	ldrdeq	lr, [r9], -r8
   259d0:	push	{r4, r5, r6, r7, r8, lr}
   259d4:	mov	r4, r2
   259d8:	mov	r5, r3
   259dc:	subs	r6, r0, #0
   259e0:	beq	25a88 <fputs@plt+0x148f0>
   259e4:	orrs	r3, r4, r5
   259e8:	beq	25a9c <fputs@plt+0x14904>
   259ec:	ldr	r2, [pc, #268]	; 25b00 <fputs@plt+0x14968>
   259f0:	mov	r3, #0
   259f4:	cmp	r5, r3
   259f8:	cmpeq	r4, r2
   259fc:	movhi	r4, #0
   25a00:	bhi	25af8 <fputs@plt+0x14960>
   25a04:	mov	r0, r6
   25a08:	bl	13978 <fputs@plt+0x27e0>
   25a0c:	mov	r8, r0
   25a10:	ldr	r3, [pc, #236]	; 25b04 <fputs@plt+0x1496c>
   25a14:	ldr	r3, [r3, #56]	; 0x38
   25a18:	mov	r0, r4
   25a1c:	blx	r3
   25a20:	mov	r7, r0
   25a24:	cmp	r8, r0
   25a28:	moveq	r4, r6
   25a2c:	beq	25af8 <fputs@plt+0x14960>
   25a30:	ldr	r3, [pc, #204]	; 25b04 <fputs@plt+0x1496c>
   25a34:	ldr	r3, [r3]
   25a38:	cmp	r3, #0
   25a3c:	beq	25ae0 <fputs@plt+0x14948>
   25a40:	ldr	r3, [pc, #192]	; 25b08 <fputs@plt+0x14970>
   25a44:	ldr	r3, [r3, #60]	; 0x3c
   25a48:	cmp	r4, r3
   25a4c:	ldrhi	r3, [pc, #180]	; 25b08 <fputs@plt+0x14970>
   25a50:	strhi	r4, [r3, #60]	; 0x3c
   25a54:	ldr	r3, [pc, #168]	; 25b04 <fputs@plt+0x1496c>
   25a58:	ldr	r3, [r3, #48]	; 0x30
   25a5c:	mov	r1, r0
   25a60:	mov	r0, r6
   25a64:	blx	r3
   25a68:	subs	r4, r0, #0
   25a6c:	beq	25aac <fputs@plt+0x14914>
   25a70:	mov	r0, r4
   25a74:	bl	13978 <fputs@plt+0x27e0>
   25a78:	sub	r1, r0, r8
   25a7c:	mov	r0, #0
   25a80:	bl	13290 <fputs@plt+0x20f8>
   25a84:	b	25af8 <fputs@plt+0x14960>
   25a88:	mov	r0, r2
   25a8c:	mov	r1, r3
   25a90:	bl	13990 <fputs@plt+0x27f8>
   25a94:	mov	r4, r0
   25a98:	b	25af8 <fputs@plt+0x14960>
   25a9c:	mov	r0, r6
   25aa0:	bl	1fb70 <fputs@plt+0xe9d8>
   25aa4:	mov	r4, #0
   25aa8:	b	25af8 <fputs@plt+0x14960>
   25aac:	ldr	r3, [pc, #84]	; 25b08 <fputs@plt+0x14970>
   25ab0:	ldrd	r2, [r3, #104]	; 0x68
   25ab4:	cmp	r2, #1
   25ab8:	sbcs	r3, r3, #0
   25abc:	blt	25af8 <fputs@plt+0x14960>
   25ac0:	ldr	r3, [pc, #60]	; 25b04 <fputs@plt+0x1496c>
   25ac4:	ldr	r3, [r3, #48]	; 0x30
   25ac8:	mov	r1, r7
   25acc:	mov	r0, r6
   25ad0:	blx	r3
   25ad4:	subs	r4, r0, #0
   25ad8:	beq	25af8 <fputs@plt+0x14960>
   25adc:	b	25a70 <fputs@plt+0x148d8>
   25ae0:	ldr	r3, [pc, #28]	; 25b04 <fputs@plt+0x1496c>
   25ae4:	ldr	r3, [r3, #48]	; 0x30
   25ae8:	mov	r1, r0
   25aec:	mov	r0, r6
   25af0:	blx	r3
   25af4:	mov	r4, r0
   25af8:	mov	r0, r4
   25afc:	pop	{r4, r5, r6, r7, r8, pc}
   25b00:	svcvc	0x00fffeff
   25b04:	andeq	sl, r9, r8, lsr r1
   25b08:	ldrdeq	lr, [r9], -r8
   25b0c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25b10:	mov	r4, r0
   25b14:	mov	r8, r1
   25b18:	ldr	r7, [r0, #104]	; 0x68
   25b1c:	add	r2, r1, r1, lsl #1
   25b20:	lsl	r2, r2, #4
   25b24:	mov	r3, #0
   25b28:	ldr	r0, [r0, #100]	; 0x64
   25b2c:	bl	259d0 <fputs@plt+0x14838>
   25b30:	subs	r5, r0, #0
   25b34:	beq	25c14 <fputs@plt+0x14a7c>
   25b38:	add	r6, r7, r7, lsl #1
   25b3c:	add	r6, r5, r6, lsl #4
   25b40:	sub	r2, r8, r7
   25b44:	add	r2, r2, r2, lsl #1
   25b48:	lsl	r2, r2, #4
   25b4c:	mov	r1, #0
   25b50:	mov	r0, r6
   25b54:	bl	10f64 <memset@plt>
   25b58:	str	r5, [r4, #100]	; 0x64
   25b5c:	cmp	r7, r8
   25b60:	bge	25c1c <fputs@plt+0x14a84>
   25b64:	mov	r9, #0
   25b68:	b	25bac <fputs@plt+0x14a14>
   25b6c:	strd	r2, [r6]
   25b70:	ldr	r3, [r4, #56]	; 0x38
   25b74:	str	r3, [r5, #24]
   25b78:	ldr	r0, [r4, #28]
   25b7c:	bl	1c308 <fputs@plt+0xb170>
   25b80:	str	r0, [r5, #16]
   25b84:	cmp	r0, #0
   25b88:	beq	25c24 <fputs@plt+0x14a8c>
   25b8c:	ldr	r3, [r4, #216]	; 0xd8
   25b90:	cmp	r3, #0
   25b94:	bne	25be8 <fputs@plt+0x14a50>
   25b98:	add	r7, r7, #1
   25b9c:	str	r7, [r4, #104]	; 0x68
   25ba0:	add	r6, r6, #48	; 0x30
   25ba4:	cmp	r8, r7
   25ba8:	beq	25c0c <fputs@plt+0x14a74>
   25bac:	ldr	r3, [r4, #28]
   25bb0:	mov	r5, r6
   25bb4:	str	r3, [r6, #20]
   25bb8:	ldr	r3, [r4, #68]	; 0x44
   25bbc:	ldr	r3, [r3]
   25bc0:	cmp	r3, #0
   25bc4:	beq	25bd8 <fputs@plt+0x14a40>
   25bc8:	ldrd	r2, [r4, #80]	; 0x50
   25bcc:	cmp	r2, #1
   25bd0:	sbcs	r1, r3, #0
   25bd4:	bge	25b6c <fputs@plt+0x149d4>
   25bd8:	ldr	r3, [r4, #156]	; 0x9c
   25bdc:	str	r3, [r5]
   25be0:	str	r9, [r5, #4]
   25be4:	b	25b70 <fputs@plt+0x149d8>
   25be8:	ldr	r2, [r3, #68]	; 0x44
   25bec:	str	r2, [r5, #28]
   25bf0:	ldr	r2, [r3, #76]	; 0x4c
   25bf4:	str	r2, [r5, #32]
   25bf8:	ldr	r2, [r3, #80]	; 0x50
   25bfc:	str	r2, [r5, #36]	; 0x24
   25c00:	ldr	r3, [r3, #112]	; 0x70
   25c04:	str	r3, [r5, #40]	; 0x28
   25c08:	b	25b98 <fputs@plt+0x14a00>
   25c0c:	mov	r0, #0
   25c10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c14:	mov	r0, #7
   25c18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c1c:	mov	r0, #0
   25c20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c24:	mov	r0, #7
   25c28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c30:	sub	sp, sp, #28
   25c34:	ldr	r3, [r0, #44]	; 0x2c
   25c38:	cmp	r3, #0
   25c3c:	beq	25c68 <fputs@plt+0x14ad0>
   25c40:	ldr	ip, [r0]
   25c44:	add	r3, r3, ip
   25c48:	str	r3, [r2]
   25c4c:	ldrd	r2, [r0]
   25c50:	adds	r4, r2, r1
   25c54:	adc	r5, r3, r1, asr #31
   25c58:	strd	r4, [r0]
   25c5c:	mov	r0, #0
   25c60:	add	sp, sp, #28
   25c64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c68:	str	r2, [sp, #12]
   25c6c:	mov	r5, r1
   25c70:	mov	r4, r0
   25c74:	ldrd	r6, [r0]
   25c78:	ldr	fp, [r0, #40]	; 0x28
   25c7c:	asr	r9, fp, #31
   25c80:	mov	r2, fp
   25c84:	mov	r3, r9
   25c88:	mov	r0, r6
   25c8c:	mov	r1, r7
   25c90:	bl	7e304 <fputs@plt+0x6d16c>
   25c94:	mov	sl, r2
   25c98:	cmp	r2, #0
   25c9c:	bne	25cd4 <fputs@plt+0x14b3c>
   25ca0:	ldrd	r2, [r4, #8]
   25ca4:	subs	r0, r2, r6
   25ca8:	sbc	r1, r3, r7
   25cac:	cmp	fp, r0
   25cb0:	sbcs	r1, r9, r1
   25cb4:	subge	fp, r2, r6
   25cb8:	strd	r6, [sp]
   25cbc:	mov	r2, fp
   25cc0:	ldr	r1, [r4, #36]	; 0x24
   25cc4:	ldr	r0, [r4, #24]
   25cc8:	bl	136f8 <fputs@plt+0x2560>
   25ccc:	cmp	r0, #0
   25cd0:	bne	25c60 <fputs@plt+0x14ac8>
   25cd4:	ldr	r6, [r4, #40]	; 0x28
   25cd8:	sub	r6, r6, sl
   25cdc:	cmp	r5, r6
   25ce0:	ble	25dc0 <fputs@plt+0x14c28>
   25ce4:	ldr	r7, [r4, #16]
   25ce8:	cmp	r5, r7
   25cec:	ble	25d34 <fputs@plt+0x14b9c>
   25cf0:	lsl	r7, r7, #1
   25cf4:	cmp	r7, #128	; 0x80
   25cf8:	movlt	r7, #128	; 0x80
   25cfc:	cmp	r5, r7
   25d00:	ble	25d10 <fputs@plt+0x14b78>
   25d04:	lsl	r7, r7, #1
   25d08:	cmp	r5, r7
   25d0c:	bgt	25d04 <fputs@plt+0x14b6c>
   25d10:	mov	r2, r7
   25d14:	asr	r3, r7, #31
   25d18:	ldr	r0, [r4, #28]
   25d1c:	bl	259d0 <fputs@plt+0x14838>
   25d20:	cmp	r0, #0
   25d24:	moveq	r0, #7
   25d28:	beq	25c60 <fputs@plt+0x14ac8>
   25d2c:	str	r7, [r4, #16]
   25d30:	str	r0, [r4, #28]
   25d34:	ldr	r1, [r4, #36]	; 0x24
   25d38:	mov	r2, r6
   25d3c:	add	r1, r1, sl
   25d40:	ldr	r0, [r4, #28]
   25d44:	bl	11000 <memcpy@plt>
   25d48:	ldrd	r2, [r4]
   25d4c:	adds	r0, r2, r6
   25d50:	adc	r1, r3, r6, asr #31
   25d54:	strd	r0, [r4]
   25d58:	sub	r6, r5, r6
   25d5c:	cmp	r6, #0
   25d60:	ble	25dac <fputs@plt+0x14c14>
   25d64:	ldr	r7, [r4, #40]	; 0x28
   25d68:	cmp	r6, r7
   25d6c:	movlt	r7, r6
   25d70:	add	r2, sp, #20
   25d74:	mov	r1, r7
   25d78:	mov	r0, r4
   25d7c:	bl	25c2c <fputs@plt+0x14a94>
   25d80:	cmp	r0, #0
   25d84:	bne	25c60 <fputs@plt+0x14ac8>
   25d88:	sub	r3, r5, r6
   25d8c:	ldr	r0, [r4, #28]
   25d90:	mov	r2, r7
   25d94:	ldr	r1, [sp, #20]
   25d98:	add	r0, r0, r3
   25d9c:	bl	11000 <memcpy@plt>
   25da0:	sub	r6, r6, r7
   25da4:	cmp	r6, #0
   25da8:	bgt	25d64 <fputs@plt+0x14bcc>
   25dac:	ldr	r3, [r4, #28]
   25db0:	ldr	r2, [sp, #12]
   25db4:	str	r3, [r2]
   25db8:	mov	r0, #0
   25dbc:	b	25c60 <fputs@plt+0x14ac8>
   25dc0:	ldr	r3, [r4, #36]	; 0x24
   25dc4:	add	sl, r3, sl
   25dc8:	ldr	r3, [sp, #12]
   25dcc:	str	sl, [r3]
   25dd0:	ldrd	r2, [r4]
   25dd4:	adds	r0, r2, r5
   25dd8:	adc	r1, r3, r5, asr #31
   25ddc:	strd	r0, [r4]
   25de0:	mov	r0, #0
   25de4:	b	25c60 <fputs@plt+0x14ac8>
   25de8:	push	{r4, r5, r6, r7, r8, lr}
   25dec:	sub	sp, sp, #24
   25df0:	mov	r5, r0
   25df4:	mov	r8, r1
   25df8:	ldr	r3, [r0, #44]	; 0x2c
   25dfc:	cmp	r3, #0
   25e00:	beq	25e38 <fputs@plt+0x14ca0>
   25e04:	ldr	r0, [r0]
   25e08:	add	r0, r3, r0
   25e0c:	bl	14c40 <fputs@plt+0x3aa8>
   25e10:	uxtb	r0, r0
   25e14:	mov	r1, #0
   25e18:	ldrd	r2, [r5]
   25e1c:	adds	r2, r2, r0
   25e20:	adc	r3, r3, r1
   25e24:	strd	r2, [r5]
   25e28:	mov	r6, #0
   25e2c:	mov	r0, r6
   25e30:	add	sp, sp, #24
   25e34:	pop	{r4, r5, r6, r7, r8, pc}
   25e38:	ldr	r6, [r0, #40]	; 0x28
   25e3c:	mov	r2, r6
   25e40:	asr	r3, r6, #31
   25e44:	ldrd	r0, [r0]
   25e48:	bl	7e304 <fputs@plt+0x6d16c>
   25e4c:	mov	r4, r2
   25e50:	cmp	r2, #0
   25e54:	beq	25e68 <fputs@plt+0x14cd0>
   25e58:	sub	r6, r6, r2
   25e5c:	cmp	r6, #8
   25e60:	movle	r4, #0
   25e64:	bgt	25e70 <fputs@plt+0x14cd8>
   25e68:	mov	r7, #1
   25e6c:	b	25ea4 <fputs@plt+0x14d0c>
   25e70:	ldr	r0, [r5, #36]	; 0x24
   25e74:	mov	r1, r8
   25e78:	add	r0, r0, r2
   25e7c:	bl	14c40 <fputs@plt+0x3aa8>
   25e80:	uxtb	r0, r0
   25e84:	mov	r1, #0
   25e88:	ldrd	r2, [r5]
   25e8c:	adds	r2, r2, r0
   25e90:	adc	r3, r3, r1
   25e94:	strd	r2, [r5]
   25e98:	mov	r6, #0
   25e9c:	b	25e2c <fputs@plt+0x14c94>
   25ea0:	mov	r4, r1
   25ea4:	add	r2, sp, #4
   25ea8:	mov	r1, r7
   25eac:	mov	r0, r5
   25eb0:	bl	25c2c <fputs@plt+0x14a94>
   25eb4:	subs	r6, r0, #0
   25eb8:	bne	25e2c <fputs@plt+0x14c94>
   25ebc:	add	r1, r4, #1
   25ec0:	ldr	r3, [sp, #4]
   25ec4:	ldrb	r2, [r3]
   25ec8:	and	r4, r4, #15
   25ecc:	add	r0, sp, #24
   25ed0:	add	r4, r0, r4
   25ed4:	strb	r2, [r4, #-16]
   25ed8:	ldrsb	r3, [r3]
   25edc:	cmp	r3, #0
   25ee0:	blt	25ea0 <fputs@plt+0x14d08>
   25ee4:	mov	r1, r8
   25ee8:	add	r0, sp, #8
   25eec:	bl	14c40 <fputs@plt+0x3aa8>
   25ef0:	b	25e2c <fputs@plt+0x14c94>
   25ef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ef8:	sub	sp, sp, #84	; 0x54
   25efc:	str	r0, [sp, #20]
   25f00:	mov	r2, #0
   25f04:	mov	r3, #0
   25f08:	strd	r2, [sp, #72]	; 0x48
   25f0c:	mov	ip, r0
   25f10:	ldrd	r0, [r0]
   25f14:	ldrd	r2, [ip, #8]
   25f18:	cmp	r0, r2
   25f1c:	sbcs	r3, r1, r3
   25f20:	blt	26044 <fputs@plt+0x14eac>
   25f24:	ldr	r7, [ip, #48]	; 0x30
   25f28:	cmp	r7, #0
   25f2c:	beq	2618c <fputs@plt+0x14ff4>
   25f30:	ldrd	r2, [r7, #8]
   25f34:	strd	r2, [sp, #8]
   25f38:	ldr	sl, [r7, #4]
   25f3c:	ldr	r8, [r7, #48]	; 0x30
   25f40:	ldr	r3, [r7]
   25f44:	ldr	r3, [r3, #8]
   25f48:	ldr	r6, [r3, #12]
   25f4c:	mov	r2, #40	; 0x28
   25f50:	mov	r1, #0
   25f54:	add	r0, sp, #32
   25f58:	bl	10f64 <memset@plt>
   25f5c:	mov	r0, r6
   25f60:	asr	r1, r6, #31
   25f64:	bl	13990 <fputs@plt+0x27f8>
   25f68:	str	r0, [sp, #36]	; 0x24
   25f6c:	cmp	r0, #0
   25f70:	moveq	r3, #7
   25f74:	streq	r3, [sp, #32]
   25f78:	beq	25fac <fputs@plt+0x14e14>
   25f7c:	mov	r2, r6
   25f80:	asr	r3, r6, #31
   25f84:	ldrd	r0, [sp, #8]
   25f88:	bl	7e304 <fputs@plt+0x6d16c>
   25f8c:	str	r2, [sp, #44]	; 0x2c
   25f90:	str	r2, [sp, #48]	; 0x30
   25f94:	ldrd	r0, [sp, #8]
   25f98:	subs	r0, r0, r2
   25f9c:	sbc	r1, r1, r2, asr #31
   25fa0:	strd	r0, [sp, #56]	; 0x38
   25fa4:	str	r6, [sp, #40]	; 0x28
   25fa8:	str	r8, [sp, #64]	; 0x40
   25fac:	ldr	r3, [sl, #8]
   25fb0:	ldr	r6, [r3, #4]
   25fb4:	rsb	r6, r6, r6, lsl #3
   25fb8:	ldr	r3, [sl, #12]
   25fbc:	add	r6, r3, r6, lsl #3
   25fc0:	ldr	fp, [r6, #20]
   25fc4:	ldrd	r0, [sp, #56]	; 0x38
   25fc8:	ldr	r3, [sp, #48]	; 0x30
   25fcc:	adds	r0, r0, r3
   25fd0:	adc	r1, r1, r3, asr #31
   25fd4:	ldr	r3, [r6, #24]
   25fd8:	cmp	r3, #0
   25fdc:	bne	26100 <fputs@plt+0x14f68>
   25fe0:	add	r4, r7, #48	; 0x30
   25fe4:	add	r1, r7, #56	; 0x38
   25fe8:	add	r0, sp, #32
   25fec:	bl	23118 <fputs@plt+0x11f80>
   25ff0:	mov	r6, r0
   25ff4:	add	ip, r7, #32
   25ff8:	ldm	r4, {r0, r1, r2, r3}
   25ffc:	stm	ip, {r0, r1, r2, r3}
   26000:	ldrd	r4, [r7, #8]
   26004:	ldrd	r2, [r7, #40]	; 0x28
   26008:	cmp	r3, r5
   2600c:	cmpeq	r2, r4
   26010:	beq	26180 <fputs@plt+0x14fe8>
   26014:	cmp	r6, #0
   26018:	bne	26190 <fputs@plt+0x14ff8>
   2601c:	ldr	r3, [r7, #20]
   26020:	cmp	r3, #0
   26024:	bne	26190 <fputs@plt+0x14ff8>
   26028:	ldr	r0, [r7]
   2602c:	strd	r4, [sp]
   26030:	add	r2, r7, #32
   26034:	ldr	r1, [sp, #20]
   26038:	bl	17548 <fputs@plt+0x63b0>
   2603c:	subs	r6, r0, #0
   26040:	bne	26198 <fputs@plt+0x15000>
   26044:	add	r1, sp, #72	; 0x48
   26048:	ldr	r4, [sp, #20]
   2604c:	mov	r0, r4
   26050:	bl	25de8 <fputs@plt+0x14c50>
   26054:	subs	r6, r0, #0
   26058:	bne	26198 <fputs@plt+0x15000>
   2605c:	ldr	r1, [sp, #72]	; 0x48
   26060:	str	r1, [r4, #20]
   26064:	add	r2, r4, #32
   26068:	mov	r0, r4
   2606c:	bl	25c2c <fputs@plt+0x14a94>
   26070:	mov	r6, r0
   26074:	b	26198 <fputs@plt+0x15000>
   26078:	mov	ip, #1
   2607c:	adds	r8, r0, ip
   26080:	adc	r9, r1, ip, asr #31
   26084:	ldr	ip, [r7, #16]
   26088:	ldrd	r0, [sp, #8]
   2608c:	adds	r0, r0, ip
   26090:	adc	r1, r1, ip, asr #31
   26094:	cmp	r0, r8
   26098:	sbcs	r1, r1, r9
   2609c:	blt	25fe0 <fputs@plt+0x14e48>
   260a0:	add	r0, sp, #32
   260a4:	bl	1cf40 <fputs@plt+0xbda8>
   260a8:	mov	r2, fp
   260ac:	ldr	r1, [r6, #32]
   260b0:	add	r0, sp, #32
   260b4:	bl	1ce60 <fputs@plt+0xbcc8>
   260b8:	add	r1, sp, #28
   260bc:	ldr	r0, [r7, #4]
   260c0:	bl	262e0 <fputs@plt+0x15148>
   260c4:	cmp	r0, #0
   260c8:	bne	2614c <fputs@plt+0x14fb4>
   260cc:	ldr	r3, [sl, #8]
   260d0:	ldr	r6, [r3, #4]
   260d4:	rsb	r6, r6, r6, lsl #3
   260d8:	ldr	r3, [sl, #12]
   260dc:	add	r6, r3, r6, lsl #3
   260e0:	ldr	fp, [r6, #20]
   260e4:	ldrd	r0, [sp, #56]	; 0x38
   260e8:	ldr	r3, [sp, #48]	; 0x30
   260ec:	adds	r0, r0, r3
   260f0:	adc	r1, r1, r3, asr #31
   260f4:	ldr	r3, [r6, #24]
   260f8:	cmp	r3, #0
   260fc:	beq	25fe0 <fputs@plt+0x14e48>
   26100:	mov	r2, fp
   26104:	asr	r3, fp, #31
   26108:	adds	r0, r0, fp
   2610c:	adc	r1, r1, r3
   26110:	lsr	r4, fp, #7
   26114:	orr	r4, r4, r3, lsl #25
   26118:	lsr	r5, r3, #7
   2611c:	orrs	ip, r4, r5
   26120:	beq	26078 <fputs@plt+0x14ee0>
   26124:	mov	ip, #1
   26128:	add	ip, ip, #1
   2612c:	lsr	lr, r4, #7
   26130:	orr	lr, lr, r5, lsl #25
   26134:	lsr	r8, r5, #7
   26138:	mov	r4, lr
   2613c:	mov	r5, r8
   26140:	orrs	lr, r4, r5
   26144:	bne	26128 <fputs@plt+0x14f90>
   26148:	b	2607c <fputs@plt+0x14ee4>
   2614c:	mov	r6, r0
   26150:	add	r4, r7, #48	; 0x30
   26154:	add	r1, r7, #56	; 0x38
   26158:	add	r0, sp, #32
   2615c:	bl	23118 <fputs@plt+0x11f80>
   26160:	add	ip, r7, #32
   26164:	ldm	r4, {r0, r1, r2, r3}
   26168:	stm	ip, {r0, r1, r2, r3}
   2616c:	ldrd	r4, [r7, #8]
   26170:	ldrd	r2, [r7, #40]	; 0x28
   26174:	cmp	r5, r3
   26178:	cmpeq	r4, r2
   2617c:	bne	26190 <fputs@plt+0x14ff8>
   26180:	mov	r3, #1
   26184:	str	r3, [r7, #20]
   26188:	b	26014 <fputs@plt+0x14e7c>
   2618c:	mov	r6, #0
   26190:	ldr	r0, [sp, #20]
   26194:	bl	22ea8 <fputs@plt+0x11d10>
   26198:	mov	r0, r6
   2619c:	add	sp, sp, #84	; 0x54
   261a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   261a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   261a8:	sub	sp, sp, #36	; 0x24
   261ac:	str	r0, [sp, #8]
   261b0:	mov	sl, r1
   261b4:	str	r2, [sp, #16]
   261b8:	mov	r4, r3
   261bc:	str	r3, [sp, #20]
   261c0:	ldrd	r6, [r2]
   261c4:	mov	r0, r1
   261c8:	bl	1c328 <fputs@plt+0xb190>
   261cc:	mov	r8, r0
   261d0:	str	r0, [r4]
   261d4:	cmp	r0, #0
   261d8:	beq	262c4 <fputs@plt+0x1512c>
   261dc:	cmp	sl, #0
   261e0:	movle	fp, #0
   261e4:	ble	262a0 <fputs@plt+0x15108>
   261e8:	mov	r5, #0
   261ec:	mov	r9, r5
   261f0:	ldr	r3, [sp, #8]
   261f4:	add	r3, r3, #40	; 0x28
   261f8:	str	r3, [sp, #12]
   261fc:	mov	fp, sl
   26200:	b	2626c <fputs@plt+0x150d4>
   26204:	mov	r2, #0
   26208:	mov	r3, #0
   2620c:	strd	r2, [sp, #24]
   26210:	add	r1, sp, #24
   26214:	mov	r0, r4
   26218:	bl	25de8 <fputs@plt+0x14c50>
   2621c:	ldrd	r6, [sl, r5]
   26220:	ldrd	r2, [sp, #24]
   26224:	adds	r6, r6, r2
   26228:	adc	r7, r7, r3
   2622c:	strd	r6, [r4, #8]
   26230:	subs	r3, r0, #0
   26234:	bne	262bc <fputs@plt+0x15124>
   26238:	mov	r0, r4
   2623c:	bl	25ef4 <fputs@plt+0x14d5c>
   26240:	ldrd	r6, [r4, #8]
   26244:	add	r9, r9, #1
   26248:	add	r5, r5, #56	; 0x38
   2624c:	mov	r3, r0
   26250:	cmp	fp, r9
   26254:	movle	r2, #0
   26258:	movgt	r2, #1
   2625c:	cmp	r0, #0
   26260:	movne	r2, #0
   26264:	cmp	r2, #0
   26268:	beq	262b4 <fputs@plt+0x1511c>
   2626c:	ldr	sl, [r8, #12]
   26270:	add	r4, sl, r5
   26274:	strd	r6, [sp]
   26278:	ldr	r2, [sp, #12]
   2627c:	mov	r1, r4
   26280:	ldr	r0, [sp, #8]
   26284:	bl	17548 <fputs@plt+0x63b0>
   26288:	subs	r3, r0, #0
   2628c:	beq	26204 <fputs@plt+0x1506c>
   26290:	mov	fp, r3
   26294:	ldrd	r6, [r4, #8]
   26298:	cmp	fp, #0
   2629c:	bne	262c8 <fputs@plt+0x15130>
   262a0:	ldr	r3, [sp, #16]
   262a4:	strd	r6, [r3]
   262a8:	mov	r0, fp
   262ac:	add	sp, sp, #36	; 0x24
   262b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   262b4:	mov	fp, r3
   262b8:	b	26298 <fputs@plt+0x15100>
   262bc:	mov	fp, r3
   262c0:	b	262c8 <fputs@plt+0x15130>
   262c4:	mov	fp, #7
   262c8:	mov	r0, r8
   262cc:	bl	22f18 <fputs@plt+0x11d80>
   262d0:	mov	r3, #0
   262d4:	ldr	r2, [sp, #20]
   262d8:	str	r3, [r2]
   262dc:	b	262a0 <fputs@plt+0x15108>
   262e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   262e4:	sub	sp, sp, #20
   262e8:	mov	r7, r0
   262ec:	mov	r9, r1
   262f0:	ldr	r3, [r0, #8]
   262f4:	ldr	r4, [r3, #4]
   262f8:	ldr	r8, [r0, #4]
   262fc:	rsb	r0, r4, r4, lsl #3
   26300:	ldr	r3, [r7, #12]
   26304:	add	r0, r3, r0, lsl #3
   26308:	bl	25ef4 <fputs@plt+0x14d5c>
   2630c:	cmp	r0, #0
   26310:	bne	26470 <fputs@plt+0x152d8>
   26314:	mov	r3, #0
   26318:	str	r3, [sp, #12]
   2631c:	ldr	r5, [r7, #12]
   26320:	ldr	r6, [pc, #336]	; 26478 <fputs@plt+0x152e0>
   26324:	and	r6, r6, r4
   26328:	rsb	r6, r6, r6, lsl #3
   2632c:	add	r6, r5, r6, lsl #3
   26330:	orr	r3, r4, #1
   26334:	rsb	r3, r3, r3, lsl #3
   26338:	add	r5, r5, r3, lsl #3
   2633c:	ldr	r3, [r7]
   26340:	add	r4, r4, r3
   26344:	add	r4, r4, r4, lsr #31
   26348:	asr	r4, r4, #1
   2634c:	cmp	r4, #0
   26350:	ble	26444 <fputs@plt+0x152ac>
   26354:	ldr	sl, [pc, #288]	; 2647c <fputs@plt+0x152e4>
   26358:	mov	fp, #0
   2635c:	b	263a4 <fputs@plt+0x1520c>
   26360:	ldr	r2, [r7, #8]
   26364:	ldr	r3, [r7, #12]
   26368:	sub	r3, r6, r3
   2636c:	asr	r3, r3, #3
   26370:	mul	r3, sl, r3
   26374:	str	r3, [r2, r4, lsl #2]
   26378:	eor	r3, r4, #1
   2637c:	ldr	r2, [r7, #8]
   26380:	ldr	r5, [r2, r3, lsl #2]
   26384:	rsb	r5, r5, r5, lsl #3
   26388:	ldr	r3, [r7, #12]
   2638c:	add	r5, r3, r5, lsl #3
   26390:	str	fp, [sp, #12]
   26394:	add	r4, r4, r4, lsr #31
   26398:	asr	r4, r4, #1
   2639c:	cmp	r4, #0
   263a0:	ble	26444 <fputs@plt+0x152ac>
   263a4:	ldr	r3, [r6, #24]
   263a8:	cmp	r3, #0
   263ac:	beq	26404 <fputs@plt+0x1526c>
   263b0:	ldr	r3, [r5, #24]
   263b4:	cmp	r3, #0
   263b8:	beq	26360 <fputs@plt+0x151c8>
   263bc:	ldr	r3, [r6, #20]
   263c0:	ldr	r2, [r6, #32]
   263c4:	ldr	r1, [r5, #20]
   263c8:	str	r1, [sp, #4]
   263cc:	ldr	r1, [r5, #32]
   263d0:	str	r1, [sp]
   263d4:	add	r1, sp, #12
   263d8:	mov	r0, r8
   263dc:	ldr	ip, [r8, #32]
   263e0:	blx	ip
   263e4:	subs	r3, r0, #0
   263e8:	blt	26360 <fputs@plt+0x151c8>
   263ec:	clz	r0, r3
   263f0:	lsr	r0, r0, #5
   263f4:	cmp	r6, r5
   263f8:	movcs	r0, #0
   263fc:	cmp	r0, #0
   26400:	bne	26360 <fputs@plt+0x151c8>
   26404:	ldr	r3, [r6, #24]
   26408:	cmp	r3, #0
   2640c:	strne	fp, [sp, #12]
   26410:	ldr	r2, [r7, #8]
   26414:	ldr	r3, [r7, #12]
   26418:	sub	r3, r5, r3
   2641c:	asr	r3, r3, #3
   26420:	mul	r3, sl, r3
   26424:	str	r3, [r2, r4, lsl #2]
   26428:	eor	r3, r4, #1
   2642c:	ldr	r2, [r7, #8]
   26430:	ldr	r6, [r2, r3, lsl #2]
   26434:	rsb	r6, r6, r6, lsl #3
   26438:	ldr	r3, [r7, #12]
   2643c:	add	r6, r3, r6, lsl #3
   26440:	b	26394 <fputs@plt+0x151fc>
   26444:	ldr	r3, [r7, #8]
   26448:	ldr	r3, [r3, #4]
   2644c:	ldr	r2, [r7, #12]
   26450:	rsb	r3, r3, r3, lsl #3
   26454:	add	r3, r2, r3, lsl #3
   26458:	ldr	r3, [r3, #24]
   2645c:	clz	r3, r3
   26460:	lsr	r3, r3, #5
   26464:	str	r3, [r9]
   26468:	ldr	r3, [r8, #12]
   2646c:	ldrb	r0, [r3, #11]
   26470:	add	sp, sp, #20
   26474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26478:	strdeq	pc, [r0], -lr
   2647c:			; <UNDEFINED> instruction: 0xb6db6db7
   26480:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26484:	sub	sp, sp, #28
   26488:	str	r0, [sp, #12]
   2648c:	mov	r7, r1
   26490:	ldr	fp, [r1]
   26494:	str	r0, [r1, #4]
   26498:	cmp	fp, #0
   2649c:	ble	26564 <fputs@plt+0x153cc>
   264a0:	mov	r8, #0
   264a4:	mov	r9, r8
   264a8:	b	264ec <fputs@plt+0x15354>
   264ac:	ldr	r3, [r4, #56]	; 0x38
   264b0:	str	r3, [r5, #48]	; 0x30
   264b4:	ldrd	r2, [r4, #64]	; 0x40
   264b8:	strd	r2, [r5, #8]
   264bc:	ldrd	r2, [r4, #64]	; 0x40
   264c0:	adds	r2, r2, sl
   264c4:	adc	r3, r3, sl, asr #31
   264c8:	strd	r2, [r4, #64]	; 0x40
   264cc:	mov	r0, r6
   264d0:	bl	25ef4 <fputs@plt+0x14d5c>
   264d4:	cmp	r0, #0
   264d8:	bne	26638 <fputs@plt+0x154a0>
   264dc:	add	r9, r9, #1
   264e0:	add	r8, r8, #56	; 0x38
   264e4:	cmp	fp, r9
   264e8:	beq	26564 <fputs@plt+0x153cc>
   264ec:	ldr	r6, [r7, #12]
   264f0:	add	r6, r6, r8
   264f4:	ldr	r5, [r6, #48]	; 0x30
   264f8:	cmp	r5, #0
   264fc:	beq	264dc <fputs@plt+0x15344>
   26500:	ldr	r4, [r5]
   26504:	ldr	r3, [r4, #8]
   26508:	ldr	r3, [r3, #24]
   2650c:	str	r3, [sp, #8]
   26510:	mov	r2, #0
   26514:	ldr	r1, [r5, #4]
   26518:	mov	r0, r4
   2651c:	bl	26480 <fputs@plt+0x152e8>
   26520:	cmp	r0, #0
   26524:	bne	26638 <fputs@plt+0x154a0>
   26528:	ldr	sl, [r5, #16]
   2652c:	ldr	r3, [r4, #56]	; 0x38
   26530:	cmp	r3, #0
   26534:	bne	264ac <fputs@plt+0x15314>
   26538:	ldrd	r2, [r4, #64]	; 0x40
   2653c:	add	r1, r4, #56	; 0x38
   26540:	str	r1, [sp]
   26544:	ldr	r0, [sp, #8]
   26548:	bl	251cc <fputs@plt+0x14034>
   2654c:	mov	r2, #0
   26550:	mov	r3, #0
   26554:	strd	r2, [r4, #64]	; 0x40
   26558:	cmp	r0, #0
   2655c:	bne	26638 <fputs@plt+0x154a0>
   26560:	b	264ac <fputs@plt+0x15314>
   26564:	ldr	r6, [r7]
   26568:	sub	r6, r6, #1
   2656c:	cmp	r6, #0
   26570:	ble	2662c <fputs@plt+0x15494>
   26574:	lsl	r8, r6, #2
   26578:	lsl	r9, r6, #3
   2657c:	mov	fp, #0
   26580:	b	2659c <fputs@plt+0x15404>
   26584:	ldr	r3, [r7, #8]
   26588:	str	r5, [r3, r8]
   2658c:	sub	r8, r8, #4
   26590:	sub	r9, r9, #8
   26594:	subs	r6, r6, #1
   26598:	beq	2662c <fputs@plt+0x15494>
   2659c:	ldr	r4, [r7]
   265a0:	add	r3, r4, r4, lsr #31
   265a4:	cmp	r6, r3, asr #1
   265a8:	movge	r4, r3
   265ac:	subge	r4, r6, r4, asr #1
   265b0:	lslge	r4, r4, #1
   265b4:	addge	r5, r4, #1
   265b8:	ldrlt	r3, [r7, #8]
   265bc:	ldrlt	r4, [r3, r9]!
   265c0:	ldrlt	r5, [r3, #4]
   265c4:	ldr	r1, [r7, #12]
   265c8:	rsb	r2, r4, r4, lsl #3
   265cc:	add	r2, r1, r2, lsl #3
   265d0:	rsb	r3, r5, r5, lsl #3
   265d4:	add	r1, r1, r3, lsl #3
   265d8:	ldr	r3, [r2, #24]
   265dc:	cmp	r3, #0
   265e0:	beq	26584 <fputs@plt+0x153ec>
   265e4:	ldr	r3, [r1, #24]
   265e8:	cmp	r3, #0
   265ec:	moveq	r5, r4
   265f0:	beq	26584 <fputs@plt+0x153ec>
   265f4:	ldr	r0, [r7, #4]
   265f8:	str	fp, [sp, #20]
   265fc:	ldr	r3, [r2, #20]
   26600:	ldr	r2, [r2, #32]
   26604:	ldr	ip, [r1, #20]
   26608:	str	ip, [sp, #4]
   2660c:	ldr	r1, [r1, #32]
   26610:	str	r1, [sp]
   26614:	ldr	sl, [r0, #32]
   26618:	add	r1, sp, #20
   2661c:	blx	sl
   26620:	cmp	r0, #0
   26624:	movle	r5, r4
   26628:	b	26584 <fputs@plt+0x153ec>
   2662c:	ldr	r3, [sp, #12]
   26630:	ldr	r3, [r3, #12]
   26634:	ldrb	r0, [r3, #11]
   26638:	add	sp, sp, #28
   2663c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26640:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26644:	ldr	r7, [r0]
   26648:	ldr	r3, [r0, #40]	; 0x28
   2664c:	cmp	r2, #1
   26650:	beq	2674c <fputs@plt+0x155b4>
   26654:	mov	r6, r2
   26658:	mov	r5, r1
   2665c:	mov	r4, r0
   26660:	ldr	r2, [r0, #44]	; 0x2c
   26664:	cmp	r3, r2
   26668:	bcs	267c0 <fputs@plt+0x15628>
   2666c:	ldr	r3, [r4, #16]
   26670:	cmp	r3, #0
   26674:	beq	26708 <fputs@plt+0x15570>
   26678:	ldr	r8, [r7, #48]	; 0x30
   2667c:	ldrb	r3, [r8, #14]
   26680:	cmp	r3, #0
   26684:	bne	26708 <fputs@plt+0x15570>
   26688:	ldr	r3, [r4, #40]	; 0x28
   2668c:	add	r3, r3, #1
   26690:	ldr	r2, [r4, #24]
   26694:	cmp	r3, r2
   26698:	bcs	266d8 <fputs@plt+0x15540>
   2669c:	ldr	r3, [pc, #848]	; 269f4 <fputs@plt+0x1585c>
   266a0:	ldr	r3, [r3, #308]	; 0x134
   266a4:	cmp	r3, #0
   266a8:	beq	266c8 <fputs@plt+0x15530>
   266ac:	ldr	r3, [r4, #4]
   266b0:	ldr	r2, [r4, #8]
   266b4:	add	r3, r3, r2
   266b8:	ldr	r2, [pc, #820]	; 269f4 <fputs@plt+0x1585c>
   266bc:	ldr	r2, [r2, #304]	; 0x130
   266c0:	cmp	r3, r2
   266c4:	ble	267c8 <fputs@plt+0x15630>
   266c8:	ldr	r3, [pc, #804]	; 269f4 <fputs@plt+0x1585c>
   266cc:	ldr	r3, [r3, #124]	; 0x7c
   266d0:	cmp	r3, #0
   266d4:	beq	26708 <fputs@plt+0x15570>
   266d8:	mov	r1, #0
   266dc:	mov	r0, r8
   266e0:	bl	21e10 <fputs@plt+0x10c78>
   266e4:	mov	r0, r8
   266e8:	bl	15d94 <fputs@plt+0x4bfc>
   266ec:	ldr	r3, [r8, #20]
   266f0:	ldr	r1, [r3, #12]
   266f4:	ldr	r2, [r4, #12]
   266f8:	cmp	r1, r2
   266fc:	beq	267d4 <fputs@plt+0x1563c>
   26700:	mov	r0, r8
   26704:	bl	21dc8 <fputs@plt+0x10c30>
   26708:	ldr	r7, [r4, #52]	; 0x34
   2670c:	cmp	r7, #0
   26710:	beq	26858 <fputs@plt+0x156c0>
   26714:	ldr	r8, [r4, #52]	; 0x34
   26718:	ldr	r3, [r8, #16]
   2671c:	str	r3, [r4, #52]	; 0x34
   26720:	mov	r3, #0
   26724:	str	r3, [r8, #16]
   26728:	ldr	r3, [r4, #16]
   2672c:	cmp	r3, #0
   26730:	ldrne	r2, [r4]
   26734:	ldrne	r3, [r2, #16]
   26738:	addne	r3, r3, #1
   2673c:	strne	r3, [r2, #16]
   26740:	cmp	r8, #0
   26744:	bne	267f4 <fputs@plt+0x1565c>
   26748:	b	26850 <fputs@plt+0x156b8>
   2674c:	ldr	lr, [r0, #36]	; 0x24
   26750:	sub	ip, r3, lr
   26754:	ldr	r4, [r7, #12]
   26758:	cmp	ip, r4
   2675c:	bcs	269dc <fputs@plt+0x15844>
   26760:	ldr	r4, [r0, #28]
   26764:	cmp	ip, r4
   26768:	bcs	269e4 <fputs@plt+0x1584c>
   2676c:	ldr	r4, [pc, #640]	; 269f4 <fputs@plt+0x1585c>
   26770:	ldr	r4, [r4, #308]	; 0x134
   26774:	cmp	r4, #0
   26778:	beq	26798 <fputs@plt+0x15600>
   2677c:	ldr	r4, [r0, #4]
   26780:	ldr	r5, [r0, #8]
   26784:	add	r4, r4, r5
   26788:	ldr	r5, [pc, #612]	; 269f4 <fputs@plt+0x1585c>
   2678c:	ldr	r5, [r5, #304]	; 0x130
   26790:	cmp	r4, r5
   26794:	ble	267b4 <fputs@plt+0x1561c>
   26798:	ldr	r4, [pc, #596]	; 269f4 <fputs@plt+0x1585c>
   2679c:	ldr	r4, [r4, #124]	; 0x7c
   267a0:	cmp	r4, #0
   267a4:	cmpne	lr, ip
   267a8:	bcs	26654 <fputs@plt+0x154bc>
   267ac:	mov	r8, #0
   267b0:	b	26850 <fputs@plt+0x156b8>
   267b4:	ldr	r4, [pc, #568]	; 269f4 <fputs@plt+0x1585c>
   267b8:	ldr	r4, [r4, #336]	; 0x150
   267bc:	b	267a0 <fputs@plt+0x15608>
   267c0:	bl	25474 <fputs@plt+0x142dc>
   267c4:	b	2666c <fputs@plt+0x154d4>
   267c8:	ldr	r3, [pc, #548]	; 269f4 <fputs@plt+0x1585c>
   267cc:	ldr	r3, [r3, #336]	; 0x150
   267d0:	b	266d0 <fputs@plt+0x15538>
   267d4:	ldr	r3, [r3, #16]
   267d8:	ldr	r2, [r4, #16]
   267dc:	sub	r2, r3, r2
   267e0:	ldr	r3, [r7, #16]
   267e4:	sub	r3, r3, r2
   267e8:	str	r3, [r7, #16]
   267ec:	cmp	r8, #0
   267f0:	beq	26708 <fputs@plt+0x15570>
   267f4:	ldr	r1, [r4, #44]	; 0x2c
   267f8:	mov	r0, r5
   267fc:	bl	7dcec <fputs@plt+0x6cb54>
   26800:	ldr	r3, [r4, #40]	; 0x28
   26804:	add	r3, r3, #1
   26808:	str	r3, [r4, #40]	; 0x28
   2680c:	str	r5, [r8, #8]
   26810:	ldr	r3, [r4, #48]	; 0x30
   26814:	ldr	r3, [r3, r1, lsl #2]
   26818:	str	r3, [r8, #16]
   2681c:	str	r4, [r8, #20]
   26820:	mov	r3, #0
   26824:	str	r3, [r8, #28]
   26828:	str	r3, [r8, #24]
   2682c:	mov	r2, #1
   26830:	strb	r2, [r8, #12]
   26834:	ldr	r2, [r8, #4]
   26838:	str	r3, [r2]
   2683c:	ldr	r3, [r4, #48]	; 0x30
   26840:	str	r8, [r3, r1, lsl #2]
   26844:	ldr	r3, [r4, #32]
   26848:	cmp	r5, r3
   2684c:	strhi	r5, [r4, #32]
   26850:	mov	r0, r8
   26854:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26858:	ldr	r3, [r4, #40]	; 0x28
   2685c:	cmp	r3, #0
   26860:	beq	268a4 <fputs@plt+0x1570c>
   26864:	cmp	r6, #1
   26868:	beq	269bc <fputs@plt+0x15824>
   2686c:	ldr	r0, [r4, #12]
   26870:	bl	1f914 <fputs@plt+0xe77c>
   26874:	mov	r6, r0
   26878:	ldr	r8, [r4, #4]
   2687c:	add	r8, r0, r8
   26880:	cmp	r6, #0
   26884:	beq	269ec <fputs@plt+0x15854>
   26888:	mov	r3, r8
   2688c:	str	r6, [r3], #32
   26890:	str	r3, [r8, #4]
   26894:	mov	r3, #0
   26898:	strb	r3, [r8, #13]
   2689c:	strb	r3, [r8, #14]
   268a0:	b	26728 <fputs@plt+0x15590>
   268a4:	ldr	r3, [pc, #328]	; 269f4 <fputs@plt+0x1585c>
   268a8:	ldr	r3, [r3, #300]	; 0x12c
   268ac:	cmp	r3, #0
   268b0:	beq	26864 <fputs@plt+0x156cc>
   268b4:	ldr	r3, [r4, #24]
   268b8:	cmp	r3, #2
   268bc:	bls	26864 <fputs@plt+0x156cc>
   268c0:	bl	13918 <fputs@plt+0x2780>
   268c4:	ldr	r3, [pc, #296]	; 269f4 <fputs@plt+0x1585c>
   268c8:	ldr	r0, [r3, #300]	; 0x12c
   268cc:	cmp	r0, #0
   268d0:	ble	269a0 <fputs@plt+0x15808>
   268d4:	ldr	r1, [r4, #12]
   268d8:	asr	r3, r1, #31
   268dc:	asr	r9, r0, #31
   268e0:	mul	r2, r1, r9
   268e4:	mla	r3, r0, r3, r2
   268e8:	umull	r0, r1, r1, r0
   268ec:	add	r1, r3, r1
   268f0:	ldr	lr, [r4, #12]
   268f4:	ldr	ip, [r4, #24]
   268f8:	asr	r9, lr, #31
   268fc:	umull	r2, r3, lr, ip
   26900:	mla	r3, ip, r9, r3
   26904:	cmp	r2, r0
   26908:	sbcs	r3, r3, r1
   2690c:	mullt	r0, ip, lr
   26910:	movlt	r1, #0
   26914:	bl	13990 <fputs@plt+0x27f8>
   26918:	mov	r8, r0
   2691c:	str	r0, [r4, #56]	; 0x38
   26920:	bl	13938 <fputs@plt+0x27a0>
   26924:	cmp	r8, #0
   26928:	beq	26990 <fputs@plt+0x157f8>
   2692c:	mov	r0, r8
   26930:	bl	13978 <fputs@plt+0x27e0>
   26934:	ldr	r1, [r4, #12]
   26938:	bl	7dd0c <fputs@plt+0x6cb74>
   2693c:	cmp	r0, #0
   26940:	ble	26990 <fputs@plt+0x157f8>
   26944:	mov	r2, r8
   26948:	mov	r1, #0
   2694c:	mov	r8, #1
   26950:	mov	lr, r1
   26954:	ldr	ip, [r4, #4]
   26958:	add	r3, r2, ip
   2695c:	str	r2, [r2, ip]
   26960:	add	ip, r3, #32
   26964:	str	ip, [r3, #4]
   26968:	strb	r8, [r3, #13]
   2696c:	strb	lr, [r3, #14]
   26970:	ldr	ip, [r4, #52]	; 0x34
   26974:	str	ip, [r3, #16]
   26978:	str	r3, [r4, #52]	; 0x34
   2697c:	ldr	r3, [r4, #12]
   26980:	add	r2, r2, r3
   26984:	add	r1, r1, #1
   26988:	cmp	r0, r1
   2698c:	bne	26954 <fputs@plt+0x157bc>
   26990:	ldr	r3, [r4, #52]	; 0x34
   26994:	cmp	r3, #0
   26998:	bne	26714 <fputs@plt+0x1557c>
   2699c:	b	26864 <fputs@plt+0x156cc>
   269a0:	asr	r9, r0, #31
   269a4:	ldr	r2, [pc, #76]	; 269f8 <fputs@plt+0x15860>
   269a8:	rsb	r3, r0, #0
   269ac:	mla	r3, r2, r9, r3
   269b0:	umull	r0, r1, r0, r2
   269b4:	add	r1, r3, r1
   269b8:	b	268f0 <fputs@plt+0x15758>
   269bc:	bl	13918 <fputs@plt+0x2780>
   269c0:	ldr	r0, [r4, #12]
   269c4:	bl	1f914 <fputs@plt+0xe77c>
   269c8:	mov	r6, r0
   269cc:	ldr	r8, [r4, #4]
   269d0:	add	r8, r0, r8
   269d4:	bl	13938 <fputs@plt+0x27a0>
   269d8:	b	26880 <fputs@plt+0x156e8>
   269dc:	mov	r8, #0
   269e0:	b	26850 <fputs@plt+0x156b8>
   269e4:	mov	r8, #0
   269e8:	b	26850 <fputs@plt+0x156b8>
   269ec:	mov	r8, r7
   269f0:	b	26850 <fputs@plt+0x156b8>
   269f4:	ldrdeq	lr, [r9], -r8
   269f8:			; <UNDEFINED> instruction: 0xfffffc00
   269fc:	push	{r4, r5, r6, lr}
   26a00:	mov	r5, r0
   26a04:	mov	r4, r1
   26a08:	mov	r6, r2
   26a0c:	ldr	r1, [r0, #44]	; 0x2c
   26a10:	mov	r0, r4
   26a14:	bl	7dcec <fputs@plt+0x6cb54>
   26a18:	ldr	r3, [r5, #48]	; 0x30
   26a1c:	ldr	r0, [r3, r1, lsl #2]
   26a20:	cmp	r0, #0
   26a24:	beq	26a60 <fputs@plt+0x158c8>
   26a28:	ldr	r3, [r0, #8]
   26a2c:	cmp	r4, r3
   26a30:	beq	26a4c <fputs@plt+0x158b4>
   26a34:	ldr	r0, [r0, #16]
   26a38:	cmp	r0, #0
   26a3c:	beq	26a60 <fputs@plt+0x158c8>
   26a40:	ldr	r3, [r0, #8]
   26a44:	cmp	r4, r3
   26a48:	bne	26a34 <fputs@plt+0x1589c>
   26a4c:	ldrb	r3, [r0, #12]
   26a50:	cmp	r3, #0
   26a54:	popne	{r4, r5, r6, pc}
   26a58:	bl	15d94 <fputs@plt+0x4bfc>
   26a5c:	pop	{r4, r5, r6, pc}
   26a60:	cmp	r6, #0
   26a64:	beq	26a7c <fputs@plt+0x158e4>
   26a68:	mov	r2, r6
   26a6c:	mov	r1, r4
   26a70:	mov	r0, r5
   26a74:	bl	26640 <fputs@plt+0x154a8>
   26a78:	pop	{r4, r5, r6, pc}
   26a7c:	mov	r0, #0
   26a80:	pop	{r4, r5, r6, pc}
   26a84:	cmp	r0, #2
   26a88:	ldrls	r3, [pc, #12]	; 26a9c <fputs@plt+0x15904>
   26a8c:	addls	r0, r3, r0, lsl #2
   26a90:	ldrls	r0, [r0, #3012]	; 0xbc4
   26a94:	movhi	r0, #0
   26a98:	bx	lr
   26a9c:			; <UNDEFINED> instruction: 0x000813b0
   26aa0:	push	{r4, lr}
   26aa4:	bl	138c0 <fputs@plt+0x2728>
   26aa8:	mov	r0, #0
   26aac:	pop	{r4, pc}
   26ab0:	mov	r0, #0
   26ab4:	bx	lr
   26ab8:	mov	r0, #0
   26abc:	bx	lr
   26ac0:	cmp	r0, #0
   26ac4:	beq	26ae0 <fputs@plt+0x15948>
   26ac8:	push	{r4, lr}
   26acc:	ldr	r3, [pc, #24]	; 26aec <fputs@plt+0x15954>
   26ad0:	ldr	r3, [r3, #52]	; 0x34
   26ad4:	blx	r3
   26ad8:	asr	r1, r0, #31
   26adc:	pop	{r4, pc}
   26ae0:	mov	r0, #0
   26ae4:	mov	r1, #0
   26ae8:	bx	lr
   26aec:	andeq	sl, r9, r8, lsr r1
   26af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26af4:	sub	sp, sp, #12
   26af8:	mov	r5, r0
   26afc:	mov	r7, r2
   26b00:	mov	r8, r3
   26b04:	ldr	r0, [sp, #48]	; 0x30
   26b08:	cmp	r1, #10
   26b0c:	ldrls	pc, [pc, r1, lsl #2]
   26b10:	b	26e88 <fputs@plt+0x15cf0>
   26b14:	andeq	r6, r2, r4, ror #22
   26b18:			; <UNDEFINED> instruction: 0x00026bb0
   26b1c:	andeq	r6, r2, r4, asr ip
   26b20:	muleq	r2, r4, sp
   26b24:	andeq	r6, r2, r8, lsl #23
   26b28:	andeq	r6, r2, r8, lsl #23
   26b2c:	andeq	r6, r2, r8, lsl #23
   26b30:	andeq	r6, r2, r0, asr #22
   26b34:	andeq	r6, r2, r0, asr #22
   26b38:	andeq	r6, r2, r0, asr #22
   26b3c:	andeq	r6, r2, r0, asr #28
   26b40:	ldr	r3, [r5, #20]
   26b44:	cmp	r3, #0
   26b48:	movle	ip, #0
   26b4c:	ble	26e30 <fputs@plt+0x15c98>
   26b50:	mov	ip, #0
   26b54:	mov	r2, ip
   26b58:	lsl	r1, r1, #2
   26b5c:	mov	lr, ip
   26b60:	b	26dfc <fputs@plt+0x15c64>
   26b64:	ldr	r3, [r5, #264]	; 0x108
   26b68:	str	r3, [r2]
   26b6c:	ldr	r3, [r5, #268]	; 0x10c
   26b70:	str	r3, [r8]
   26b74:	cmp	r0, #0
   26b78:	ldrne	r3, [r5, #264]	; 0x108
   26b7c:	strne	r3, [r5, #268]	; 0x10c
   26b80:	movne	r0, r1
   26b84:	b	26ba8 <fputs@plt+0x15a10>
   26b88:	mov	r3, #0
   26b8c:	str	r3, [r2]
   26b90:	add	r5, r5, r1, lsl #2
   26b94:	ldr	r3, [r5, #256]	; 0x100
   26b98:	str	r3, [r8]
   26b9c:	cmp	r0, #0
   26ba0:	movne	r0, #0
   26ba4:	strne	r0, [r5, #256]	; 0x100
   26ba8:	add	sp, sp, #12
   26bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26bb0:	mov	r0, r5
   26bb4:	bl	168bc <fputs@plt+0x5724>
   26bb8:	ldr	r3, [r5, #20]
   26bbc:	cmp	r3, #0
   26bc0:	ble	26c40 <fputs@plt+0x15aa8>
   26bc4:	mov	r9, #0
   26bc8:	mov	sl, r9
   26bcc:	ldr	fp, [pc, #700]	; 26e90 <fputs@plt+0x15cf8>
   26bd0:	b	26be4 <fputs@plt+0x15a4c>
   26bd4:	add	r9, r9, #1
   26bd8:	ldr	r3, [r5, #20]
   26bdc:	cmp	r3, r9
   26be0:	ble	26c44 <fputs@plt+0x15aac>
   26be4:	ldr	r3, [r5, #16]
   26be8:	add	r3, r3, r9, lsl #4
   26bec:	ldr	r3, [r3, #4]
   26bf0:	cmp	r3, #0
   26bf4:	beq	26bd4 <fputs@plt+0x15a3c>
   26bf8:	ldr	r3, [r3, #4]
   26bfc:	ldr	r6, [r3]
   26c00:	ldrh	r4, [r6, #148]	; 0x94
   26c04:	ldr	r3, [r6, #160]	; 0xa0
   26c08:	add	r4, r4, r3
   26c0c:	add	r4, r4, #60	; 0x3c
   26c10:	ldr	r3, [r6, #212]	; 0xd4
   26c14:	ldr	r0, [r3, #44]	; 0x2c
   26c18:	ldr	r3, [fp, #132]	; 0x84
   26c1c:	blx	r3
   26c20:	mul	r4, r0, r4
   26c24:	mov	r0, r6
   26c28:	bl	13978 <fputs@plt+0x27e0>
   26c2c:	add	r0, r4, r0
   26c30:	ldr	r4, [r6, #160]	; 0xa0
   26c34:	add	r0, r0, r4
   26c38:	add	sl, sl, r0
   26c3c:	b	26bd4 <fputs@plt+0x15a3c>
   26c40:	mov	sl, #0
   26c44:	str	sl, [r7]
   26c48:	mov	r0, #0
   26c4c:	str	r0, [r8]
   26c50:	b	26ba8 <fputs@plt+0x15a10>
   26c54:	add	r4, sp, #8
   26c58:	mov	r3, #0
   26c5c:	str	r3, [r4, #-4]!
   26c60:	mov	r0, r5
   26c64:	bl	168bc <fputs@plt+0x5724>
   26c68:	str	r4, [r5, #456]	; 0x1c8
   26c6c:	ldr	r3, [r5, #20]
   26c70:	cmp	r3, #0
   26c74:	ble	26d7c <fputs@plt+0x15be4>
   26c78:	mov	r6, #0
   26c7c:	ldr	sl, [pc, #524]	; 26e90 <fputs@plt+0x15cf8>
   26c80:	mov	r9, #16
   26c84:	b	26c98 <fputs@plt+0x15b00>
   26c88:	add	r6, r6, #1
   26c8c:	ldr	r3, [r5, #20]
   26c90:	cmp	r3, r6
   26c94:	ble	26d7c <fputs@plt+0x15be4>
   26c98:	ldr	r3, [r5, #16]
   26c9c:	add	r3, r3, r6, lsl #4
   26ca0:	ldr	fp, [r3, #12]
   26ca4:	cmp	fp, #0
   26ca8:	beq	26c88 <fputs@plt+0x15af0>
   26cac:	mov	r0, r9
   26cb0:	ldr	r3, [sl, #56]	; 0x38
   26cb4:	blx	r3
   26cb8:	ldr	r3, [fp, #12]
   26cbc:	ldr	r2, [fp, #44]	; 0x2c
   26cc0:	add	r3, r3, r2
   26cc4:	ldr	r2, [fp, #28]
   26cc8:	add	r3, r3, r2
   26ccc:	ldr	r2, [fp, #60]	; 0x3c
   26cd0:	add	r3, r3, r2
   26cd4:	ldr	r2, [sp, #4]
   26cd8:	mla	r0, r0, r3, r2
   26cdc:	str	r0, [sp, #4]
   26ce0:	ldr	r0, [fp, #20]
   26ce4:	bl	26ac0 <fputs@plt+0x15928>
   26ce8:	ldr	r3, [sp, #4]
   26cec:	add	r0, r3, r0
   26cf0:	str	r0, [sp, #4]
   26cf4:	ldr	r0, [fp, #52]	; 0x34
   26cf8:	bl	26ac0 <fputs@plt+0x15928>
   26cfc:	ldr	r3, [sp, #4]
   26d00:	add	r0, r3, r0
   26d04:	str	r0, [sp, #4]
   26d08:	ldr	r0, [fp, #36]	; 0x24
   26d0c:	bl	26ac0 <fputs@plt+0x15928>
   26d10:	ldr	r3, [sp, #4]
   26d14:	add	r0, r3, r0
   26d18:	str	r0, [sp, #4]
   26d1c:	ldr	r0, [fp, #68]	; 0x44
   26d20:	bl	26ac0 <fputs@plt+0x15928>
   26d24:	ldr	r3, [sp, #4]
   26d28:	add	r0, r3, r0
   26d2c:	str	r0, [sp, #4]
   26d30:	ldr	r4, [fp, #48]	; 0x30
   26d34:	cmp	r4, #0
   26d38:	beq	26d54 <fputs@plt+0x15bbc>
   26d3c:	ldr	r1, [r4, #8]
   26d40:	mov	r0, r5
   26d44:	bl	247ac <fputs@plt+0x13614>
   26d48:	ldr	r4, [r4]
   26d4c:	cmp	r4, #0
   26d50:	bne	26d3c <fputs@plt+0x15ba4>
   26d54:	ldr	r4, [fp, #16]
   26d58:	cmp	r4, #0
   26d5c:	beq	26c88 <fputs@plt+0x15af0>
   26d60:	ldr	r1, [r4, #8]
   26d64:	mov	r0, r5
   26d68:	bl	23874 <fputs@plt+0x126dc>
   26d6c:	ldr	r4, [r4]
   26d70:	cmp	r4, #0
   26d74:	bne	26d60 <fputs@plt+0x15bc8>
   26d78:	b	26c88 <fputs@plt+0x15af0>
   26d7c:	mov	r0, #0
   26d80:	str	r0, [r5, #456]	; 0x1c8
   26d84:	str	r0, [r8]
   26d88:	ldr	r3, [sp, #4]
   26d8c:	str	r3, [r7]
   26d90:	b	26ba8 <fputs@plt+0x15a10>
   26d94:	add	r3, sp, #8
   26d98:	mov	r2, #0
   26d9c:	str	r2, [r3, #-4]!
   26da0:	str	r3, [r5, #456]	; 0x1c8
   26da4:	ldr	r4, [r5, #4]
   26da8:	cmp	r4, r2
   26dac:	beq	26dd4 <fputs@plt+0x15c3c>
   26db0:	mov	r1, r4
   26db4:	mov	r0, r5
   26db8:	bl	23354 <fputs@plt+0x121bc>
   26dbc:	mov	r1, r4
   26dc0:	mov	r0, r5
   26dc4:	bl	1fc00 <fputs@plt+0xea68>
   26dc8:	ldr	r4, [r4, #52]	; 0x34
   26dcc:	cmp	r4, #0
   26dd0:	bne	26db0 <fputs@plt+0x15c18>
   26dd4:	mov	r0, #0
   26dd8:	str	r0, [r5, #456]	; 0x1c8
   26ddc:	str	r0, [r8]
   26de0:	ldr	r3, [sp, #4]
   26de4:	str	r3, [r7]
   26de8:	b	26ba8 <fputs@plt+0x15a10>
   26dec:	add	r2, r2, #1
   26df0:	ldr	r3, [r5, #20]
   26df4:	cmp	r3, r2
   26df8:	ble	26e30 <fputs@plt+0x15c98>
   26dfc:	ldr	r3, [r5, #16]
   26e00:	add	r3, r3, r2, lsl #4
   26e04:	ldr	r3, [r3, #4]
   26e08:	cmp	r3, #0
   26e0c:	beq	26dec <fputs@plt+0x15c54>
   26e10:	ldr	r3, [r3, #4]
   26e14:	ldr	r3, [r3]
   26e18:	add	r3, r3, r1
   26e1c:	ldr	r4, [r3, #164]	; 0xa4
   26e20:	add	ip, ip, r4
   26e24:	cmp	r0, #0
   26e28:	strne	lr, [r3, #164]	; 0xa4
   26e2c:	b	26dec <fputs@plt+0x15c54>
   26e30:	mov	r0, #0
   26e34:	str	r0, [r8]
   26e38:	str	ip, [r7]
   26e3c:	b	26ba8 <fputs@plt+0x15a10>
   26e40:	mov	r3, #0
   26e44:	str	r3, [r8]
   26e48:	add	r3, r5, #448	; 0x1c0
   26e4c:	ldrd	r2, [r3]
   26e50:	cmp	r2, #1
   26e54:	sbcs	r3, r3, #0
   26e58:	movge	r3, #1
   26e5c:	blt	26e6c <fputs@plt+0x15cd4>
   26e60:	str	r3, [r7]
   26e64:	mov	r0, #0
   26e68:	b	26ba8 <fputs@plt+0x15a10>
   26e6c:	add	r5, r5, #448	; 0x1c0
   26e70:	ldrd	r2, [r5, #-8]
   26e74:	cmp	r2, #1
   26e78:	sbcs	r3, r3, #0
   26e7c:	movge	r3, #1
   26e80:	movlt	r3, #0
   26e84:	b	26e60 <fputs@plt+0x15cc8>
   26e88:	mov	r0, #1
   26e8c:	b	26ba8 <fputs@plt+0x15a10>
   26e90:	andeq	sl, r9, r8, lsr r1
   26e94:	cmp	r0, #0
   26e98:	beq	26eb0 <fputs@plt+0x15d18>
   26e9c:	cmp	r1, #0
   26ea0:	beq	26ebc <fputs@plt+0x15d24>
   26ea4:	push	{r4, lr}
   26ea8:	bl	13ec8 <fputs@plt+0x2d30>
   26eac:	pop	{r4, pc}
   26eb0:	adds	r0, r1, #0
   26eb4:	mvnne	r0, #0
   26eb8:	bx	lr
   26ebc:	mov	r0, #1
   26ec0:	bx	lr
   26ec4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26ec8:	ldrh	r8, [r0, #50]	; 0x32
   26ecc:	ldrh	r3, [r1, #50]	; 0x32
   26ed0:	cmp	r3, r8
   26ed4:	bne	26fb0 <fputs@plt+0x15e18>
   26ed8:	ldrb	r2, [r0, #54]	; 0x36
   26edc:	ldrb	r3, [r1, #54]	; 0x36
   26ee0:	cmp	r2, r3
   26ee4:	bne	26fb8 <fputs@plt+0x15e20>
   26ee8:	mov	r4, r1
   26eec:	mov	r5, r0
   26ef0:	mov	r6, #0
   26ef4:	mov	sl, #20
   26ef8:	mvn	r9, #0
   26efc:	cmp	r6, r8
   26f00:	blt	26f20 <fputs@plt+0x15d88>
   26f04:	mvn	r2, #0
   26f08:	ldr	r1, [r5, #36]	; 0x24
   26f0c:	ldr	r0, [r4, #36]	; 0x24
   26f10:	bl	1d83c <fputs@plt+0xc6a4>
   26f14:	clz	r0, r0
   26f18:	lsr	r0, r0, #5
   26f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26f20:	mov	r7, r6
   26f24:	lsl	r3, r6, #1
   26f28:	ldr	r2, [r4, #4]
   26f2c:	ldrsh	r2, [r2, r3]
   26f30:	ldr	r1, [r5, #4]
   26f34:	ldrsh	r3, [r1, r3]
   26f38:	cmp	r3, r2
   26f3c:	bne	26fc0 <fputs@plt+0x15e28>
   26f40:	cmn	r2, #2
   26f44:	bne	26f74 <fputs@plt+0x15ddc>
   26f48:	mul	r3, sl, r6
   26f4c:	ldr	r2, [r5, #40]	; 0x28
   26f50:	ldr	r1, [r2, #4]
   26f54:	ldr	r2, [r4, #40]	; 0x28
   26f58:	ldr	r0, [r2, #4]
   26f5c:	mov	r2, r9
   26f60:	ldr	r1, [r1, r3]
   26f64:	ldr	r0, [r0, r3]
   26f68:	bl	1d83c <fputs@plt+0xc6a4>
   26f6c:	cmp	r0, #0
   26f70:	bne	26fc8 <fputs@plt+0x15e30>
   26f74:	ldr	r2, [r4, #28]
   26f78:	ldr	r3, [r5, #28]
   26f7c:	ldrb	r2, [r2, r7]
   26f80:	ldrb	r3, [r3, r7]
   26f84:	cmp	r2, r3
   26f88:	bne	26fd0 <fputs@plt+0x15e38>
   26f8c:	ldr	r2, [r5, #32]
   26f90:	ldr	r3, [r4, #32]
   26f94:	ldr	r1, [r2, r7, lsl #2]
   26f98:	ldr	r0, [r3, r7, lsl #2]
   26f9c:	bl	26e94 <fputs@plt+0x15cfc>
   26fa0:	cmp	r0, #0
   26fa4:	bne	26fd8 <fputs@plt+0x15e40>
   26fa8:	add	r6, r6, #1
   26fac:	b	26efc <fputs@plt+0x15d64>
   26fb0:	mov	r0, #0
   26fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fb8:	mov	r0, #0
   26fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fc0:	mov	r0, #0
   26fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fc8:	mov	r0, #0
   26fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fd0:	mov	r0, #0
   26fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fd8:	mov	r0, #0
   26fdc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26fe0:	cmp	r0, #0
   26fe4:	beq	270a4 <fputs@plt+0x15f0c>
   26fe8:	cmp	r1, #0
   26fec:	beq	270d4 <fputs@plt+0x15f3c>
   26ff0:	push	{r4, r5, r6, lr}
   26ff4:	sub	ip, r2, #1
   26ff8:	cmp	r2, #0
   26ffc:	ble	270b0 <fputs@plt+0x15f18>
   27000:	ldrb	r3, [r0]
   27004:	cmp	r3, #0
   27008:	beq	270bc <fputs@plt+0x15f24>
   2700c:	ldr	r2, [pc, #216]	; 270ec <fputs@plt+0x15f54>
   27010:	add	r3, r2, r3
   27014:	ldrb	lr, [r1]
   27018:	add	r2, r2, lr
   2701c:	ldrb	lr, [r3, #64]	; 0x40
   27020:	ldrb	r3, [r2, #64]	; 0x40
   27024:	cmp	lr, r3
   27028:	bne	270c8 <fputs@plt+0x15f30>
   2702c:	add	r1, r1, #1
   27030:	add	r0, r0, #1
   27034:	ldr	r4, [pc, #176]	; 270ec <fputs@plt+0x15f54>
   27038:	mov	r6, r0
   2703c:	mov	lr, r1
   27040:	sub	ip, ip, #1
   27044:	cmn	ip, #1
   27048:	beq	270dc <fputs@plt+0x15f44>
   2704c:	ldrb	r3, [r0], #1
   27050:	cmp	r3, #0
   27054:	beq	27078 <fputs@plt+0x15ee0>
   27058:	add	r1, r1, #1
   2705c:	add	r3, r4, r3
   27060:	ldrb	r2, [lr]
   27064:	add	r2, r4, r2
   27068:	ldrb	r5, [r3, #64]	; 0x40
   2706c:	ldrb	r3, [r2, #64]	; 0x40
   27070:	cmp	r5, r3
   27074:	beq	27038 <fputs@plt+0x15ea0>
   27078:	cmp	ip, #0
   2707c:	blt	270e4 <fputs@plt+0x15f4c>
   27080:	ldr	r3, [pc, #100]	; 270ec <fputs@plt+0x15f54>
   27084:	ldrb	r2, [r6]
   27088:	add	r2, r3, r2
   2708c:	ldrb	r1, [r2, #64]	; 0x40
   27090:	ldrb	r2, [lr]
   27094:	add	r3, r3, r2
   27098:	ldrb	r0, [r3, #64]	; 0x40
   2709c:	sub	r0, r1, r0
   270a0:	pop	{r4, r5, r6, pc}
   270a4:	adds	r0, r1, #0
   270a8:	mvnne	r0, #0
   270ac:	bx	lr
   270b0:	mov	lr, r1
   270b4:	mov	r6, r0
   270b8:	b	27078 <fputs@plt+0x15ee0>
   270bc:	mov	lr, r1
   270c0:	mov	r6, r0
   270c4:	b	27078 <fputs@plt+0x15ee0>
   270c8:	mov	lr, r1
   270cc:	mov	r6, r0
   270d0:	b	27078 <fputs@plt+0x15ee0>
   270d4:	mov	r0, #1
   270d8:	bx	lr
   270dc:	mov	r0, #0
   270e0:	pop	{r4, r5, r6, pc}
   270e4:	mov	r0, #0
   270e8:	pop	{r4, r5, r6, pc}
   270ec:			; <UNDEFINED> instruction: 0x000813b0
   270f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   270f4:	mov	r7, r0
   270f8:	mov	r2, #7
   270fc:	ldr	r1, [pc, #116]	; 27178 <fputs@plt+0x15fe0>
   27100:	bl	26fe0 <fputs@plt+0x15e48>
   27104:	cmp	r0, #0
   27108:	addeq	r7, r7, #7
   2710c:	mov	r0, r7
   27110:	bl	1b3e0 <fputs@plt+0xa248>
   27114:	mov	r8, r0
   27118:	mov	r4, #0
   2711c:	ldr	r9, [pc, #88]	; 2717c <fputs@plt+0x15fe4>
   27120:	add	r6, r9, #3008	; 0xbc0
   27124:	add	r6, r6, #4
   27128:	b	27138 <fputs@plt+0x15fa0>
   2712c:	add	r4, r4, #1
   27130:	cmp	r4, #3
   27134:	beq	27170 <fputs@plt+0x15fd8>
   27138:	ldr	r5, [r6, r4, lsl #2]
   2713c:	mov	r2, r8
   27140:	mov	r1, r5
   27144:	mov	r0, r7
   27148:	bl	26fe0 <fputs@plt+0x15e48>
   2714c:	cmp	r0, #0
   27150:	bne	2712c <fputs@plt+0x15f94>
   27154:	ldrb	r3, [r5, r8]
   27158:	add	r3, r9, r3
   2715c:	ldrb	r3, [r3, #320]	; 0x140
   27160:	tst	r3, #70	; 0x46
   27164:	bne	2712c <fputs@plt+0x15f94>
   27168:	mov	r0, #1
   2716c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27170:	mov	r0, #0
   27174:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27178:	andeq	r4, r8, ip, ror #24
   2717c:			; <UNDEFINED> instruction: 0x000813b0
   27180:	push	{r4, r5, r6, r7, r8, lr}
   27184:	mov	r7, r0
   27188:	mov	r6, r1
   2718c:	mov	r5, r2
   27190:	mov	r8, r3
   27194:	ldrb	r3, [r0]
   27198:	cmp	r3, #0
   2719c:	cmpne	r3, #46	; 0x2e
   271a0:	beq	27270 <fputs@plt+0x160d8>
   271a4:	mov	r1, r0
   271a8:	mov	r2, #0
   271ac:	add	r2, r2, #1
   271b0:	mov	r4, r2
   271b4:	ldrb	r3, [r1, #1]!
   271b8:	cmp	r3, #0
   271bc:	cmpne	r3, #46	; 0x2e
   271c0:	bne	271ac <fputs@plt+0x16014>
   271c4:	cmp	r8, #0
   271c8:	beq	271ec <fputs@plt+0x16054>
   271cc:	mov	r1, r8
   271d0:	mov	r0, r7
   271d4:	bl	26fe0 <fputs@plt+0x15e48>
   271d8:	cmp	r0, #0
   271dc:	bne	27288 <fputs@plt+0x160f0>
   271e0:	ldrb	r3, [r8, r4]
   271e4:	cmp	r3, #0
   271e8:	popne	{r4, r5, r6, r7, r8, pc}
   271ec:	add	r4, r4, #1
   271f0:	add	r8, r7, r4
   271f4:	ldrb	r3, [r7, r4]
   271f8:	cmp	r3, #0
   271fc:	cmpne	r3, #46	; 0x2e
   27200:	beq	2727c <fputs@plt+0x160e4>
   27204:	mov	r1, r8
   27208:	mov	r2, #0
   2720c:	add	r2, r2, #1
   27210:	mov	r4, r2
   27214:	ldrb	r3, [r1, #1]!
   27218:	cmp	r3, #0
   2721c:	cmpne	r3, #46	; 0x2e
   27220:	bne	2720c <fputs@plt+0x16074>
   27224:	cmp	r5, #0
   27228:	beq	2724c <fputs@plt+0x160b4>
   2722c:	mov	r1, r5
   27230:	mov	r0, r8
   27234:	bl	26fe0 <fputs@plt+0x15e48>
   27238:	cmp	r0, #0
   2723c:	bne	27290 <fputs@plt+0x160f8>
   27240:	ldrb	r3, [r5, r4]
   27244:	cmp	r3, #0
   27248:	popne	{r4, r5, r6, r7, r8, pc}
   2724c:	add	r4, r4, #1
   27250:	add	r0, r8, r4
   27254:	cmp	r6, #0
   27258:	beq	27298 <fputs@plt+0x16100>
   2725c:	mov	r1, r6
   27260:	bl	13ec8 <fputs@plt+0x2d30>
   27264:	clz	r0, r0
   27268:	lsr	r0, r0, #5
   2726c:	pop	{r4, r5, r6, r7, r8, pc}
   27270:	mov	r4, #0
   27274:	mov	r2, r4
   27278:	b	271c4 <fputs@plt+0x1602c>
   2727c:	mov	r4, #0
   27280:	mov	r2, r4
   27284:	b	27224 <fputs@plt+0x1608c>
   27288:	mov	r0, #0
   2728c:	pop	{r4, r5, r6, r7, r8, pc}
   27290:	mov	r0, #0
   27294:	pop	{r4, r5, r6, r7, r8, pc}
   27298:	mov	r0, #1
   2729c:	pop	{r4, r5, r6, r7, r8, pc}
   272a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   272a4:	sub	sp, sp, #12
   272a8:	mov	r8, r0
   272ac:	str	r1, [sp, #4]
   272b0:	str	r2, [sp]
   272b4:	ldrb	r2, [r0]
   272b8:	ldr	r3, [pc, #176]	; 27370 <fputs@plt+0x161d8>
   272bc:	add	r3, r3, r2
   272c0:	ldrb	r3, [r3, #320]	; 0x140
   272c4:	tst	r3, #4
   272c8:	bne	272f8 <fputs@plt+0x16160>
   272cc:	bl	1b3e0 <fputs@plt+0xa248>
   272d0:	mov	r6, r0
   272d4:	ldr	r5, [pc, #152]	; 27374 <fputs@plt+0x161dc>
   272d8:	mov	r4, #0
   272dc:	sub	r7, r5, #3024	; 0xbd0
   272e0:	add	r9, r7, #3024	; 0xbd0
   272e4:	add	r9, r9, #8
   272e8:	add	r7, r7, #3056	; 0xbf0
   272ec:	add	fp, r7, #4
   272f0:	add	r7, r7, #12
   272f4:	b	2731c <fputs@plt+0x16184>
   272f8:	bl	15094 <fputs@plt+0x3efc>
   272fc:	uxtb	r3, r0
   27300:	str	r3, [sp]
   27304:	ldr	r0, [sp]
   27308:	add	sp, sp, #12
   2730c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27310:	add	r4, r4, #1
   27314:	cmp	r4, #8
   27318:	beq	27304 <fputs@plt+0x1616c>
   2731c:	ldrb	r3, [r5], #1
   27320:	cmp	r6, r3
   27324:	bne	27310 <fputs@plt+0x16178>
   27328:	ldrb	r0, [r4, fp]
   2732c:	mov	r2, r6
   27330:	mov	r1, r8
   27334:	add	r0, r9, r0
   27338:	bl	26fe0 <fputs@plt+0x15e48>
   2733c:	cmp	r0, #0
   27340:	bne	27310 <fputs@plt+0x16178>
   27344:	ldr	r3, [sp, #4]
   27348:	cmp	r3, #0
   2734c:	beq	2735c <fputs@plt+0x161c4>
   27350:	ldrb	r3, [r4, r7]
   27354:	cmp	r3, #1
   27358:	bhi	27310 <fputs@plt+0x16178>
   2735c:	ldr	r3, [pc, #12]	; 27370 <fputs@plt+0x161d8>
   27360:	add	r4, r3, r4
   27364:	ldrb	r3, [r4, #3068]	; 0xbfc
   27368:	str	r3, [sp]
   2736c:	b	27304 <fputs@plt+0x1616c>
   27370:			; <UNDEFINED> instruction: 0x000813b0
   27374:	andeq	r1, r8, r0, lsl #31
   27378:	push	{r4, lr}
   2737c:	mov	r2, r1
   27380:	mov	r1, #1
   27384:	bl	272a0 <fputs@plt+0x16108>
   27388:	adds	r0, r0, #0
   2738c:	movne	r0, #1
   27390:	pop	{r4, pc}
   27394:	push	{r4, r5, r6, lr}
   27398:	mov	r5, r1
   2739c:	mov	r0, r2
   273a0:	mov	r4, r3
   273a4:	cmp	r3, r1
   273a8:	movlt	r2, r3
   273ac:	movge	r2, r1
   273b0:	ldr	r1, [sp, #16]
   273b4:	bl	26fe0 <fputs@plt+0x15e48>
   273b8:	cmp	r0, #0
   273bc:	subeq	r0, r5, r4
   273c0:	pop	{r4, r5, r6, pc}
   273c4:	mov	r0, #0
   273c8:	bx	lr
   273cc:	ldr	r3, [pc, #8]	; 273dc <fputs@plt+0x16244>
   273d0:	str	r0, [r3, #220]	; 0xdc
   273d4:	mov	r0, #0
   273d8:	bx	lr
   273dc:	andeq	sl, r9, r8, lsr r1
   273e0:	ldr	r0, [r0, #32]
   273e4:	bx	lr
   273e8:	ldr	r0, [r0, #36]	; 0x24
   273ec:	bx	lr
   273f0:	cmp	r0, #0
   273f4:	ldrne	r0, [r0, #168]	; 0xa8
   273f8:	moveq	r0, #0
   273fc:	bx	lr
   27400:	cmp	r0, #0
   27404:	ldrbne	r0, [r0, #87]	; 0x57
   27408:	andne	r0, r0, #1
   2740c:	moveq	r0, #1
   27410:	bx	lr
   27414:	push	{r4, r5, r6, r7, r8, lr}
   27418:	mov	r5, r0
   2741c:	ldrsh	r3, [r0, #68]	; 0x44
   27420:	cmp	r3, #0
   27424:	ble	27460 <fputs@plt+0x162c8>
   27428:	mov	r4, #0
   2742c:	mov	r6, r4
   27430:	mov	r7, #1
   27434:	ldr	r0, [r5, #60]	; 0x3c
   27438:	add	r0, r0, r4
   2743c:	bl	21754 <fputs@plt+0x105bc>
   27440:	ldr	r3, [r5, #60]	; 0x3c
   27444:	add	r3, r3, r4
   27448:	strh	r7, [r3, #8]
   2744c:	add	r6, r6, #1
   27450:	add	r4, r4, #40	; 0x28
   27454:	ldrsh	r3, [r5, #68]	; 0x44
   27458:	cmp	r3, r6
   2745c:	bgt	27434 <fputs@plt+0x1629c>
   27460:	ldrsb	r3, [r5, #89]	; 0x59
   27464:	cmp	r3, #0
   27468:	blt	27474 <fputs@plt+0x162dc>
   2746c:	mov	r0, #0
   27470:	pop	{r4, r5, r6, r7, r8, pc}
   27474:	ldr	r3, [r5, #188]	; 0xbc
   27478:	cmp	r3, #0
   2747c:	ldrbne	r3, [r5, #87]	; 0x57
   27480:	orrne	r3, r3, #1
   27484:	strbne	r3, [r5, #87]	; 0x57
   27488:	b	2746c <fputs@plt+0x162d4>
   2748c:	push	{r4, lr}
   27490:	bl	17050 <fputs@plt+0x5eb8>
   27494:	pop	{r4, pc}
   27498:	push	{r4, lr}
   2749c:	bl	16f98 <fputs@plt+0x5e00>
   274a0:	pop	{r4, pc}
   274a4:	push	{r4, lr}
   274a8:	bl	16f98 <fputs@plt+0x5e00>
   274ac:	pop	{r4, pc}
   274b0:	ldrsh	r3, [r0, #8]
   274b4:	cmp	r3, #0
   274b8:	ldrblt	r0, [r0, #11]
   274bc:	movge	r0, #0
   274c0:	bx	lr
   274c4:	ldrh	r3, [r0, #8]
   274c8:	and	r2, r3, #31
   274cc:	ldr	r3, [pc, #8]	; 274dc <fputs@plt+0x16344>
   274d0:	add	r3, r3, r2
   274d4:	ldrb	r0, [r3, #3076]	; 0xc04
   274d8:	bx	lr
   274dc:			; <UNDEFINED> instruction: 0x000813b0
   274e0:	push	{r4, lr}
   274e4:	bl	218bc <fputs@plt+0x10724>
   274e8:	pop	{r4, pc}
   274ec:	push	{r4, lr}
   274f0:	vpush	{d8}
   274f4:	vmov.f64	d8, d0
   274f8:	ldr	r4, [r0]
   274fc:	mov	r0, r4
   27500:	bl	219f0 <fputs@plt+0x10858>
   27504:	vmov.f64	d0, d8
   27508:	bl	13da8 <fputs@plt+0x2c10>
   2750c:	cmp	r0, #0
   27510:	vstreq	d8, [r4]
   27514:	moveq	r3, #8
   27518:	strheq	r3, [r4, #8]
   2751c:	vpop	{d8}
   27520:	pop	{r4, pc}
   27524:	push	{r4, lr}
   27528:	mov	r2, r1
   2752c:	asr	r3, r1, #31
   27530:	ldr	r0, [r0]
   27534:	bl	21b78 <fputs@plt+0x109e0>
   27538:	pop	{r4, pc}
   2753c:	push	{r4, lr}
   27540:	ldr	r3, [r0]
   27544:	ldr	r3, [r3, #32]
   27548:	ldr	r1, [r3, #84]	; 0x54
   2754c:	bl	27524 <fputs@plt+0x1638c>
   27550:	pop	{r4, pc}
   27554:	push	{r4, lr}
   27558:	ldr	r3, [r0]
   2755c:	ldr	r3, [r3, #32]
   27560:	ldr	r1, [r3, #88]	; 0x58
   27564:	bl	27524 <fputs@plt+0x1638c>
   27568:	pop	{r4, pc}
   2756c:	push	{r4, lr}
   27570:	ldr	r0, [r0]
   27574:	bl	21b78 <fputs@plt+0x109e0>
   27578:	pop	{r4, pc}
   2757c:	push	{r4, lr}
   27580:	ldr	r3, [r0]
   27584:	ldr	r3, [r3, #32]
   27588:	ldrd	r2, [r3, #32]
   2758c:	bl	2756c <fputs@plt+0x163d4>
   27590:	pop	{r4, pc}
   27594:	push	{r4, lr}
   27598:	ldr	r0, [r0]
   2759c:	bl	219f0 <fputs@plt+0x10858>
   275a0:	pop	{r4, pc}
   275a4:	ldr	r2, [r0]
   275a8:	strb	r1, [r2, #11]
   275ac:	ldrh	r3, [r2, #8]
   275b0:	mvn	r3, r3, lsl #17
   275b4:	mvn	r3, r3, lsr #17
   275b8:	strh	r3, [r2, #8]
   275bc:	bx	lr
   275c0:	push	{r4, r5, r6, lr}
   275c4:	mov	r5, r1
   275c8:	ldr	r4, [r0]
   275cc:	mov	r0, r4
   275d0:	bl	21754 <fputs@plt+0x105bc>
   275d4:	ldr	r3, [pc, #32]	; 275fc <fputs@plt+0x16464>
   275d8:	strh	r3, [r4, #8]
   275dc:	mov	r3, #0
   275e0:	str	r3, [r4, #12]
   275e4:	bic	r5, r5, r5, asr #31
   275e8:	str	r5, [r4]
   275ec:	mov	r2, #1
   275f0:	strb	r2, [r4, #10]
   275f4:	str	r3, [r4, #16]
   275f8:	pop	{r4, r5, r6, pc}
   275fc:	andeq	r4, r0, r0, lsl r0
   27600:	push	{r4, r6, r7, lr}
   27604:	ldr	r4, [r0]
   27608:	ldr	r1, [r4, #32]
   2760c:	ldr	r0, [r1, #92]	; 0x5c
   27610:	asr	r1, r0, #31
   27614:	cmp	r1, r3
   27618:	cmpeq	r0, r2
   2761c:	bcs	27628 <fputs@plt+0x16490>
   27620:	mov	r0, #18
   27624:	pop	{r4, r6, r7, pc}
   27628:	mov	r6, r2
   2762c:	mov	r7, r3
   27630:	mov	r0, r4
   27634:	bl	21754 <fputs@plt+0x105bc>
   27638:	ldr	r3, [pc, #32]	; 27660 <fputs@plt+0x164c8>
   2763c:	strh	r3, [r4, #8]
   27640:	mov	r0, #0
   27644:	str	r0, [r4, #12]
   27648:	bic	r2, r6, r6, asr #31
   2764c:	str	r2, [r4]
   27650:	mov	r3, #1
   27654:	strb	r3, [r4, #10]
   27658:	str	r0, [r4, #16]
   2765c:	pop	{r4, r6, r7, pc}
   27660:	andeq	r4, r0, r0, lsl r0
   27664:	push	{r4, lr}
   27668:	mov	r4, r0
   2766c:	ldr	r0, [r0]
   27670:	bl	219f0 <fputs@plt+0x10858>
   27674:	mov	r3, #7
   27678:	str	r3, [r4, #20]
   2767c:	mov	r3, #1
   27680:	strb	r3, [r4, #25]
   27684:	ldr	r3, [r4]
   27688:	ldr	r0, [r3, #32]
   2768c:	bl	13af4 <fputs@plt+0x295c>
   27690:	pop	{r4, pc}
   27694:	ldr	r3, [r0, #4]
   27698:	ldr	r0, [r3, #4]
   2769c:	bx	lr
   276a0:	ldr	r3, [r0]
   276a4:	ldr	r0, [r3, #32]
   276a8:	bx	lr
   276ac:	ldr	r3, [r0, #12]
   276b0:	ldr	r3, [r3, #204]	; 0xcc
   276b4:	cmp	r3, #0
   276b8:	beq	27700 <fputs@plt+0x16568>
   276bc:	ldr	r0, [r0, #16]
   276c0:	b	276d0 <fputs@plt+0x16538>
   276c4:	ldr	r3, [r3, #16]
   276c8:	cmp	r3, #0
   276cc:	beq	276f8 <fputs@plt+0x16560>
   276d0:	ldr	r2, [r3]
   276d4:	cmp	r2, r0
   276d8:	bne	276c4 <fputs@plt+0x1652c>
   276dc:	ldr	r2, [r3, #4]
   276e0:	cmp	r2, r1
   276e4:	bne	276c4 <fputs@plt+0x1652c>
   276e8:	cmp	r3, #0
   276ec:	beq	27708 <fputs@plt+0x16570>
   276f0:	ldr	r0, [r3, #8]
   276f4:	bx	lr
   276f8:	mov	r0, #0
   276fc:	bx	lr
   27700:	mov	r0, #0
   27704:	bx	lr
   27708:	mov	r0, #0
   2770c:	bx	lr
   27710:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27714:	mov	r8, r2
   27718:	mov	r7, r3
   2771c:	subs	r5, r1, #0
   27720:	blt	277d4 <fputs@plt+0x1663c>
   27724:	mov	r6, r0
   27728:	ldr	r9, [r0, #12]
   2772c:	ldr	r4, [r9, #204]	; 0xcc
   27730:	cmp	r4, #0
   27734:	beq	2778c <fputs@plt+0x165f4>
   27738:	ldr	r2, [r0, #16]
   2773c:	b	2774c <fputs@plt+0x165b4>
   27740:	ldr	r4, [r4, #16]
   27744:	cmp	r4, #0
   27748:	beq	2778c <fputs@plt+0x165f4>
   2774c:	ldr	r3, [r4]
   27750:	cmp	r3, r2
   27754:	bne	27740 <fputs@plt+0x165a8>
   27758:	ldr	r3, [r4, #4]
   2775c:	cmp	r5, r3
   27760:	bne	27740 <fputs@plt+0x165a8>
   27764:	cmp	r4, #0
   27768:	beq	2778c <fputs@plt+0x165f4>
   2776c:	ldr	r3, [r4, #12]
   27770:	cmp	r3, #0
   27774:	beq	27780 <fputs@plt+0x165e8>
   27778:	ldr	r0, [r4, #8]
   2777c:	blx	r3
   27780:	str	r8, [r4, #8]
   27784:	str	r7, [r4, #12]
   27788:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2778c:	mov	r2, #20
   27790:	mov	r3, #0
   27794:	ldr	r0, [r9]
   27798:	bl	1c1a4 <fputs@plt+0xb00c>
   2779c:	subs	r4, r0, #0
   277a0:	beq	277d4 <fputs@plt+0x1663c>
   277a4:	ldr	r3, [r6, #16]
   277a8:	str	r3, [r4]
   277ac:	str	r5, [r4, #4]
   277b0:	ldr	r3, [r9, #204]	; 0xcc
   277b4:	str	r3, [r4, #16]
   277b8:	str	r4, [r9, #204]	; 0xcc
   277bc:	ldrb	r3, [r6, #25]
   277c0:	cmp	r3, #0
   277c4:	streq	r3, [r6, #20]
   277c8:	moveq	r3, #1
   277cc:	strbeq	r3, [r6, #25]
   277d0:	b	27780 <fputs@plt+0x165e8>
   277d4:	cmp	r7, #0
   277d8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   277dc:	mov	r0, r8
   277e0:	blx	r7
   277e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   277e8:	ldr	r3, [r0, #8]
   277ec:	ldr	r0, [r3, #12]
   277f0:	bx	lr
   277f4:	cmp	r0, #0
   277f8:	ldrhne	r0, [r0, #84]	; 0x54
   277fc:	moveq	r0, #0
   27800:	bx	lr
   27804:	cmp	r0, #0
   27808:	beq	27820 <fputs@plt+0x16688>
   2780c:	ldr	r3, [r0, #20]
   27810:	cmp	r3, #0
   27814:	beq	27828 <fputs@plt+0x16690>
   27818:	ldrh	r0, [r0, #84]	; 0x54
   2781c:	bx	lr
   27820:	mov	r0, #0
   27824:	bx	lr
   27828:	mov	r0, #0
   2782c:	bx	lr
   27830:	push	{r4, lr}
   27834:	vpush	{d8}
   27838:	mov	r4, r0
   2783c:	bl	21af0 <fputs@plt+0x10958>
   27840:	bl	17050 <fputs@plt+0x5eb8>
   27844:	vmov.f64	d8, d0
   27848:	mov	r0, r4
   2784c:	bl	21ad0 <fputs@plt+0x10938>
   27850:	vmov.f64	d0, d8
   27854:	vpop	{d8}
   27858:	pop	{r4, pc}
   2785c:	push	{r4, r5, r6, lr}
   27860:	mov	r5, r0
   27864:	bl	21af0 <fputs@plt+0x10958>
   27868:	bl	27498 <fputs@plt+0x16300>
   2786c:	mov	r4, r0
   27870:	mov	r0, r5
   27874:	bl	21ad0 <fputs@plt+0x10938>
   27878:	mov	r0, r4
   2787c:	pop	{r4, r5, r6, pc}
   27880:	push	{r4, r5, r6, lr}
   27884:	mov	r6, r0
   27888:	bl	21af0 <fputs@plt+0x10958>
   2788c:	bl	16f98 <fputs@plt+0x5e00>
   27890:	mov	r4, r0
   27894:	mov	r5, r1
   27898:	mov	r0, r6
   2789c:	bl	21ad0 <fputs@plt+0x10938>
   278a0:	mov	r0, r4
   278a4:	mov	r1, r5
   278a8:	pop	{r4, r5, r6, pc}
   278ac:	push	{r4, r5, r6, lr}
   278b0:	mov	r5, r0
   278b4:	bl	21af0 <fputs@plt+0x10958>
   278b8:	mov	r4, r0
   278bc:	ldrh	r3, [r0, #8]
   278c0:	tst	r3, #2048	; 0x800
   278c4:	bicne	r3, r3, #2048	; 0x800
   278c8:	orrne	r3, r3, #4096	; 0x1000
   278cc:	strhne	r3, [r0, #8]
   278d0:	mov	r0, r5
   278d4:	bl	21ad0 <fputs@plt+0x10938>
   278d8:	mov	r0, r4
   278dc:	pop	{r4, r5, r6, pc}
   278e0:	push	{r4, r5, r6, lr}
   278e4:	mov	r5, r0
   278e8:	bl	21af0 <fputs@plt+0x10958>
   278ec:	ldrh	r3, [r0, #8]
   278f0:	and	r2, r3, #31
   278f4:	ldr	r3, [pc, #20]	; 27910 <fputs@plt+0x16778>
   278f8:	add	r3, r3, r2
   278fc:	ldrb	r4, [r3, #3076]	; 0xc04
   27900:	mov	r0, r5
   27904:	bl	21ad0 <fputs@plt+0x10938>
   27908:	mov	r0, r4
   2790c:	pop	{r4, r5, r6, pc}
   27910:			; <UNDEFINED> instruction: 0x000813b0
   27914:	push	{r4, lr}
   27918:	mov	r3, #0
   2791c:	ldr	r2, [pc, #4]	; 27928 <fputs@plt+0x16790>
   27920:	bl	1e654 <fputs@plt+0xd4bc>
   27924:	pop	{r4, pc}
   27928:	andeq	lr, r2, r0, lsl ip
   2792c:	push	{r4, lr}
   27930:	mov	r3, #0
   27934:	ldr	r2, [pc, #4]	; 27940 <fputs@plt+0x167a8>
   27938:	bl	1e654 <fputs@plt+0xd4bc>
   2793c:	pop	{r4, pc}
   27940:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   27944:	push	{r4, lr}
   27948:	mov	r3, #1
   2794c:	ldr	r2, [pc, #4]	; 27958 <fputs@plt+0x167c0>
   27950:	bl	1e654 <fputs@plt+0xd4bc>
   27954:	pop	{r4, pc}
   27958:	andeq	lr, r2, r0, lsl ip
   2795c:	push	{r4, lr}
   27960:	mov	r3, #1
   27964:	ldr	r2, [pc, #4]	; 27970 <fputs@plt+0x167d8>
   27968:	bl	1e654 <fputs@plt+0xd4bc>
   2796c:	pop	{r4, pc}
   27970:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   27974:	cmp	r0, #0
   27978:	ldrshne	r0, [r0, #68]	; 0x44
   2797c:	moveq	r0, #0
   27980:	bx	lr
   27984:	mov	r3, r1
   27988:	cmp	r0, #0
   2798c:	cmpne	r1, #0
   27990:	ble	279b0 <fputs@plt+0x16818>
   27994:	ldrsh	r1, [r0, #70]	; 0x46
   27998:	cmp	r3, r1
   2799c:	bgt	279b8 <fputs@plt+0x16820>
   279a0:	sub	r3, r3, #-1073741823	; 0xc0000001
   279a4:	ldr	r2, [r0, #64]	; 0x40
   279a8:	ldr	r0, [r2, r3, lsl #2]
   279ac:	bx	lr
   279b0:	mov	r0, #0
   279b4:	bx	lr
   279b8:	mov	r0, #0
   279bc:	bx	lr
   279c0:	push	{r4, r5, r6, lr}
   279c4:	mov	r5, r0
   279c8:	mov	r4, r1
   279cc:	mov	r0, r1
   279d0:	bl	1b3e0 <fputs@plt+0xa248>
   279d4:	mov	r2, r0
   279d8:	mov	r1, r4
   279dc:	mov	r0, r5
   279e0:	bl	1e4dc <fputs@plt+0xd344>
   279e4:	pop	{r4, r5, r6, pc}
   279e8:	ldrsh	r2, [r0, #68]	; 0x44
   279ec:	ldrsh	r3, [r1, #68]	; 0x44
   279f0:	cmp	r2, r3
   279f4:	beq	27a00 <fputs@plt+0x16868>
   279f8:	mov	r0, #1
   279fc:	bx	lr
   27a00:	ldrsb	r3, [r1, #89]	; 0x59
   27a04:	cmp	r3, #0
   27a08:	blt	27a68 <fputs@plt+0x168d0>
   27a0c:	ldrsb	r3, [r0, #89]	; 0x59
   27a10:	cmp	r3, #0
   27a14:	blt	27a80 <fputs@plt+0x168e8>
   27a18:	ldrsh	r3, [r0, #68]	; 0x44
   27a1c:	cmp	r3, #0
   27a20:	ble	27a98 <fputs@plt+0x16900>
   27a24:	push	{r4, r5, r6, r7, r8, lr}
   27a28:	mov	r7, r1
   27a2c:	mov	r6, r0
   27a30:	mov	r4, #0
   27a34:	mov	r5, r4
   27a38:	ldr	r1, [r6, #60]	; 0x3c
   27a3c:	ldr	r0, [r7, #60]	; 0x3c
   27a40:	add	r1, r1, r4
   27a44:	add	r0, r0, r4
   27a48:	bl	218e0 <fputs@plt+0x10748>
   27a4c:	add	r5, r5, #1
   27a50:	add	r4, r4, #40	; 0x28
   27a54:	ldrsh	r3, [r6, #68]	; 0x44
   27a58:	cmp	r5, r3
   27a5c:	blt	27a38 <fputs@plt+0x168a0>
   27a60:	mov	r0, #0
   27a64:	pop	{r4, r5, r6, r7, r8, pc}
   27a68:	ldr	r3, [r1, #188]	; 0xbc
   27a6c:	cmp	r3, #0
   27a70:	ldrbne	r3, [r1, #87]	; 0x57
   27a74:	orrne	r3, r3, #1
   27a78:	strbne	r3, [r1, #87]	; 0x57
   27a7c:	b	27a0c <fputs@plt+0x16874>
   27a80:	ldr	r3, [r0, #188]	; 0xbc
   27a84:	cmp	r3, #0
   27a88:	ldrbne	r3, [r0, #87]	; 0x57
   27a8c:	orrne	r3, r3, #1
   27a90:	strbne	r3, [r0, #87]	; 0x57
   27a94:	b	27a18 <fputs@plt+0x16880>
   27a98:	mov	r0, #0
   27a9c:	bx	lr
   27aa0:	cmp	r0, #0
   27aa4:	ldrne	r0, [r0]
   27aa8:	moveq	r0, #0
   27aac:	bx	lr
   27ab0:	cmp	r0, #0
   27ab4:	ldrbne	r0, [r0, #89]	; 0x59
   27ab8:	lsrne	r0, r0, #5
   27abc:	andne	r0, r0, #1
   27ac0:	moveq	r0, #1
   27ac4:	bx	lr
   27ac8:	cmp	r0, #0
   27acc:	beq	27af4 <fputs@plt+0x1695c>
   27ad0:	ldr	r3, [r0, #76]	; 0x4c
   27ad4:	cmp	r3, #0
   27ad8:	blt	27afc <fputs@plt+0x16964>
   27adc:	ldr	r0, [r0, #40]	; 0x28
   27ae0:	ldr	r3, [pc, #28]	; 27b04 <fputs@plt+0x1696c>
   27ae4:	cmp	r0, r3
   27ae8:	movne	r0, #0
   27aec:	moveq	r0, #1
   27af0:	bx	lr
   27af4:	mov	r0, #0
   27af8:	bx	lr
   27afc:	mov	r0, #0
   27b00:	bx	lr
   27b04:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   27b08:	cmp	r1, #0
   27b0c:	ldreq	r0, [r0, #4]
   27b10:	ldrne	r0, [r1, #52]	; 0x34
   27b14:	bx	lr
   27b18:	add	r1, r0, r1, lsl #2
   27b1c:	ldr	r0, [r1, #108]	; 0x6c
   27b20:	cmp	r2, #0
   27b24:	movne	r3, #0
   27b28:	strne	r3, [r1, #108]	; 0x6c
   27b2c:	bx	lr
   27b30:	ldrh	r3, [r0, #8]
   27b34:	and	r2, r3, #31
   27b38:	ldr	r3, [pc, #64]	; 27b80 <fputs@plt+0x169e8>
   27b3c:	add	r3, r3, r2
   27b40:	ldrb	r3, [r3, #3076]	; 0xc04
   27b44:	cmp	r3, #3
   27b48:	beq	27b54 <fputs@plt+0x169bc>
   27b4c:	mov	r0, r3
   27b50:	bx	lr
   27b54:	push	{r4, lr}
   27b58:	mov	r4, r0
   27b5c:	mov	r1, #0
   27b60:	bl	1e818 <fputs@plt+0xd680>
   27b64:	ldrh	r3, [r4, #8]
   27b68:	and	r2, r3, #31
   27b6c:	ldr	r3, [pc, #12]	; 27b80 <fputs@plt+0x169e8>
   27b70:	add	r3, r3, r2
   27b74:	ldrb	r3, [r3, #3076]	; 0xc04
   27b78:	mov	r0, r3
   27b7c:	pop	{r4, pc}
   27b80:			; <UNDEFINED> instruction: 0x000813b0
   27b84:	cmp	r0, #0
   27b88:	beq	27ba0 <fputs@plt+0x16a08>
   27b8c:	ldr	r3, [r0, #20]
   27b90:	cmp	r3, #0
   27b94:	beq	27ba8 <fputs@plt+0x16a10>
   27b98:	ldr	r0, [r0, #4]
   27b9c:	bx	lr
   27ba0:	mov	r0, #0
   27ba4:	bx	lr
   27ba8:	mov	r0, #0
   27bac:	bx	lr
   27bb0:	push	{r4, lr}
   27bb4:	str	r1, [r0, #296]	; 0x128
   27bb8:	str	r2, [r0, #300]	; 0x12c
   27bbc:	bl	173d0 <fputs@plt+0x6238>
   27bc0:	mov	r0, #0
   27bc4:	pop	{r4, pc}
   27bc8:	push	{r4, lr}
   27bcc:	mov	r3, #91	; 0x5b
   27bd0:	ldr	r2, [pc, #12]	; 27be4 <fputs@plt+0x16a4c>
   27bd4:	bl	18ce8 <fputs@plt+0x7b50>
   27bd8:	clz	r0, r0
   27bdc:	lsr	r0, r0, #5
   27be0:	pop	{r4, pc}
   27be4:	ldrdeq	r1, [r8], -r4
   27be8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27bec:	mov	r4, r0
   27bf0:	ldr	r8, [sp, #32]
   27bf4:	ldrb	r2, [r0]
   27bf8:	cmp	r2, #0
   27bfc:	cmpne	r1, #0
   27c00:	ble	27c7c <fputs@plt+0x16ae4>
   27c04:	mov	r9, r1
   27c08:	sub	r6, r3, #2
   27c0c:	mov	r5, #0
   27c10:	mov	r7, r5
   27c14:	b	27c44 <fputs@plt+0x16aac>
   27c18:	mov	r1, r7
   27c1c:	bl	15278 <fputs@plt+0x40e0>
   27c20:	strh	r0, [r6, #2]!
   27c24:	ldrb	r3, [r4]
   27c28:	cmp	r3, #32
   27c2c:	addeq	r4, r4, #1
   27c30:	add	r5, r5, #1
   27c34:	ldrb	r3, [r4]
   27c38:	cmp	r3, #0
   27c3c:	cmpne	r9, r5
   27c40:	ble	27c7c <fputs@plt+0x16ae4>
   27c44:	ldrb	r3, [r4]
   27c48:	sub	r2, r3, #48	; 0x30
   27c4c:	cmp	r2, #9
   27c50:	movhi	r0, r7
   27c54:	bhi	27c18 <fputs@plt+0x16a80>
   27c58:	mov	r0, r7
   27c5c:	add	r0, r0, r0, lsl #2
   27c60:	add	r3, r3, r0, lsl #1
   27c64:	sub	r0, r3, #48	; 0x30
   27c68:	ldrb	r3, [r4, #1]!
   27c6c:	sub	r2, r3, #48	; 0x30
   27c70:	cmp	r2, #9
   27c74:	bls	27c5c <fputs@plt+0x16ac4>
   27c78:	b	27c18 <fputs@plt+0x16a80>
   27c7c:	ldrb	r3, [r8, #55]	; 0x37
   27c80:	and	r3, r3, #187	; 0xbb
   27c84:	strb	r3, [r8, #55]	; 0x37
   27c88:	ldr	r5, [pc, #180]	; 27d44 <fputs@plt+0x16bac>
   27c8c:	ldr	r6, [pc, #180]	; 27d48 <fputs@plt+0x16bb0>
   27c90:	ldr	r7, [pc, #180]	; 27d4c <fputs@plt+0x16bb4>
   27c94:	b	27cf0 <fputs@plt+0x16b58>
   27c98:	mov	r1, r4
   27c9c:	mov	r0, r6
   27ca0:	bl	27bc8 <fputs@plt+0x16a30>
   27ca4:	cmp	r0, #0
   27ca8:	bne	27d20 <fputs@plt+0x16b88>
   27cac:	add	r0, r4, #3
   27cb0:	bl	15094 <fputs@plt+0x3efc>
   27cb4:	asr	r1, r0, #31
   27cb8:	bl	15278 <fputs@plt+0x40e0>
   27cbc:	strh	r0, [r8, #48]	; 0x30
   27cc0:	ldrb	r3, [r4]
   27cc4:	tst	r3, #223	; 0xdf
   27cc8:	beq	27cd8 <fputs@plt+0x16b40>
   27ccc:	ldrb	r3, [r4, #1]!
   27cd0:	tst	r3, #223	; 0xdf
   27cd4:	bne	27ccc <fputs@plt+0x16b34>
   27cd8:	ldrb	r3, [r4]
   27cdc:	cmp	r3, #32
   27ce0:	bne	27cf0 <fputs@plt+0x16b58>
   27ce4:	ldrb	r3, [r4, #1]!
   27ce8:	cmp	r3, #32
   27cec:	beq	27ce4 <fputs@plt+0x16b4c>
   27cf0:	ldrb	r3, [r4]
   27cf4:	cmp	r3, #0
   27cf8:	beq	27d40 <fputs@plt+0x16ba8>
   27cfc:	mov	r1, r4
   27d00:	mov	r0, r5
   27d04:	bl	27bc8 <fputs@plt+0x16a30>
   27d08:	cmp	r0, #0
   27d0c:	bne	27c98 <fputs@plt+0x16b00>
   27d10:	ldrb	r3, [r8, #55]	; 0x37
   27d14:	orr	r3, r3, #4
   27d18:	strb	r3, [r8, #55]	; 0x37
   27d1c:	b	27cc0 <fputs@plt+0x16b28>
   27d20:	mov	r1, r4
   27d24:	mov	r0, r7
   27d28:	bl	27bc8 <fputs@plt+0x16a30>
   27d2c:	cmp	r0, #0
   27d30:	ldrbeq	r3, [r8, #55]	; 0x37
   27d34:	orreq	r3, r3, #64	; 0x40
   27d38:	strbeq	r3, [r8, #55]	; 0x37
   27d3c:	b	27cc0 <fputs@plt+0x16b28>
   27d40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27d44:	andeq	r4, r8, r4, ror ip
   27d48:	andeq	r4, r8, r0, lsl #25
   27d4c:	andeq	r4, r8, ip, lsl #25
   27d50:	push	{r4, r5, r6, r7, lr}
   27d54:	sub	sp, sp, #68	; 0x44
   27d58:	subs	r4, r2, #0
   27d5c:	beq	27df8 <fputs@plt+0x16c60>
   27d60:	ldr	r1, [r4]
   27d64:	cmp	r1, #0
   27d68:	beq	27df8 <fputs@plt+0x16c60>
   27d6c:	ldr	r3, [r4, #8]
   27d70:	cmp	r3, #0
   27d74:	beq	27df8 <fputs@plt+0x16c60>
   27d78:	mov	r5, r0
   27d7c:	ldr	r2, [r0, #4]
   27d80:	ldr	r0, [r0]
   27d84:	bl	18534 <fputs@plt+0x739c>
   27d88:	subs	r7, r0, #0
   27d8c:	beq	27df8 <fputs@plt+0x16c60>
   27d90:	ldr	r6, [r4, #4]
   27d94:	cmp	r6, #0
   27d98:	beq	27e2c <fputs@plt+0x16c94>
   27d9c:	mov	r1, r6
   27da0:	ldr	r0, [r4]
   27da4:	bl	26e94 <fputs@plt+0x15cfc>
   27da8:	cmp	r0, #0
   27dac:	bne	27e04 <fputs@plt+0x16c6c>
   27db0:	mov	r0, r7
   27db4:	bl	186b8 <fputs@plt+0x7520>
   27db8:	mov	r5, r0
   27dbc:	ldr	r0, [r4, #8]
   27dc0:	cmp	r5, #0
   27dc4:	beq	27e30 <fputs@plt+0x16c98>
   27dc8:	ldrh	r1, [r5, #50]	; 0x32
   27dcc:	ldrb	r3, [r5, #55]	; 0x37
   27dd0:	bic	r3, r3, #4
   27dd4:	strb	r3, [r5, #55]	; 0x37
   27dd8:	ldr	r3, [r5, #8]
   27ddc:	str	r5, [sp]
   27de0:	mov	r2, #0
   27de4:	add	r1, r1, #1
   27de8:	bl	27be8 <fputs@plt+0x16a50>
   27dec:	ldr	r3, [r5, #36]	; 0x24
   27df0:	cmp	r3, #0
   27df4:	beq	27e1c <fputs@plt+0x16c84>
   27df8:	mov	r0, #0
   27dfc:	add	sp, sp, #68	; 0x44
   27e00:	pop	{r4, r5, r6, r7, pc}
   27e04:	ldr	r2, [r5, #4]
   27e08:	mov	r1, r6
   27e0c:	ldr	r0, [r5]
   27e10:	bl	185c8 <fputs@plt+0x7430>
   27e14:	mov	r5, r0
   27e18:	b	27dbc <fputs@plt+0x16c24>
   27e1c:	ldr	r3, [r5, #8]
   27e20:	ldrsh	r3, [r3]
   27e24:	strh	r3, [r7, #38]	; 0x26
   27e28:	b	27df8 <fputs@plt+0x16c60>
   27e2c:	ldr	r0, [r4, #8]
   27e30:	ldrsh	r3, [r7, #40]	; 0x28
   27e34:	strh	r3, [sp, #56]	; 0x38
   27e38:	add	r3, sp, #8
   27e3c:	str	r3, [sp]
   27e40:	add	r3, r7, #38	; 0x26
   27e44:	mov	r2, #0
   27e48:	mov	r1, #1
   27e4c:	bl	27be8 <fputs@plt+0x16a50>
   27e50:	ldrsh	r3, [sp, #56]	; 0x38
   27e54:	strh	r3, [r7, #40]	; 0x28
   27e58:	b	27df8 <fputs@plt+0x16c60>
   27e5c:	push	{r4, lr}
   27e60:	mov	r3, r2
   27e64:	ldr	r2, [pc, #12]	; 27e78 <fputs@plt+0x16ce0>
   27e68:	bl	18ce8 <fputs@plt+0x7b50>
   27e6c:	clz	r0, r0
   27e70:	lsr	r0, r0, #5
   27e74:	pop	{r4, pc}
   27e78:	ldrdeq	r1, [r8], -r8
   27e7c:	push	{r4, lr}
   27e80:	ldr	r3, [pc, #116]	; 27efc <fputs@plt+0x16d64>
   27e84:	ldr	lr, [r3, #340]	; 0x154
   27e88:	subs	r3, lr, #1
   27e8c:	bmi	27ef4 <fputs@plt+0x16d5c>
   27e90:	ldr	r2, [pc, #100]	; 27efc <fputs@plt+0x16d64>
   27e94:	ldr	r4, [r2, #344]	; 0x158
   27e98:	add	r1, r4, r3, lsl #2
   27e9c:	ldr	r2, [r4, r3, lsl #2]
   27ea0:	cmp	r0, r2
   27ea4:	subne	r2, lr, #2
   27ea8:	addne	r2, r4, r2, lsl #2
   27eac:	beq	27ed0 <fputs@plt+0x16d38>
   27eb0:	sub	r3, r3, #1
   27eb4:	cmn	r3, #1
   27eb8:	beq	27eec <fputs@plt+0x16d54>
   27ebc:	mov	r1, r2
   27ec0:	sub	r2, r2, #4
   27ec4:	ldr	ip, [r1]
   27ec8:	cmp	ip, r0
   27ecc:	bne	27eb0 <fputs@plt+0x16d18>
   27ed0:	sub	lr, lr, #1
   27ed4:	ldr	r3, [pc, #32]	; 27efc <fputs@plt+0x16d64>
   27ed8:	str	lr, [r3, #340]	; 0x154
   27edc:	ldr	r3, [r4, lr, lsl #2]
   27ee0:	str	r3, [r1]
   27ee4:	mov	r0, #1
   27ee8:	pop	{r4, pc}
   27eec:	mov	r0, #0
   27ef0:	pop	{r4, pc}
   27ef4:	mov	r0, #0
   27ef8:	pop	{r4, pc}
   27efc:	ldrdeq	lr, [r9], -r8
   27f00:	cmp	r0, #0
   27f04:	bxeq	lr
   27f08:	push	{r4, r5, r6, r7, r8, lr}
   27f0c:	sub	r7, r0, #4
   27f10:	ldr	r6, [r0, #-4]
   27f14:	cmp	r6, #1
   27f18:	ble	27f48 <fputs@plt+0x16db0>
   27f1c:	mov	r5, r7
   27f20:	mov	r4, #1
   27f24:	b	27f34 <fputs@plt+0x16d9c>
   27f28:	add	r4, r4, #1
   27f2c:	cmp	r6, r4
   27f30:	beq	27f48 <fputs@plt+0x16db0>
   27f34:	ldr	r0, [r5, #4]!
   27f38:	cmp	r0, #0
   27f3c:	beq	27f28 <fputs@plt+0x16d90>
   27f40:	bl	1fb70 <fputs@plt+0xe9d8>
   27f44:	b	27f28 <fputs@plt+0x16d90>
   27f48:	mov	r0, r7
   27f4c:	bl	1fb70 <fputs@plt+0xe9d8>
   27f50:	pop	{r4, r5, r6, r7, r8, pc}
   27f54:	ldrb	r2, [r0, #74]	; 0x4a
   27f58:	ldr	r3, [pc, #8]	; 27f68 <fputs@plt+0x16dd0>
   27f5c:	add	r3, r3, r2
   27f60:	ldrb	r0, [r3, #3115]	; 0xc2b
   27f64:	bx	lr
   27f68:			; <UNDEFINED> instruction: 0x000813b0
   27f6c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f70:	ldrb	r3, [r0]
   27f74:	cmp	r3, #0
   27f78:	moveq	r4, #0
   27f7c:	beq	2845c <fputs@plt+0x172c4>
   27f80:	mov	r5, r0
   27f84:	mov	r4, #0
   27f88:	ldr	r6, [pc, #1412]	; 28514 <fputs@plt+0x1737c>
   27f8c:	mov	sl, r4
   27f90:	mov	r8, #2
   27f94:	mov	r9, #1
   27f98:	mov	fp, #7
   27f9c:	b	282ec <fputs@plt+0x17154>
   27fa0:	mov	r3, r9
   27fa4:	b	282cc <fputs@plt+0x17134>
   27fa8:	ldrb	r3, [r5, #1]
   27fac:	cmp	r3, #42	; 0x2a
   27fb0:	movne	r3, r8
   27fb4:	bne	282cc <fputs@plt+0x17134>
   27fb8:	add	r2, r5, #2
   27fbc:	ldrb	r3, [r5, #2]
   27fc0:	cmp	r3, #0
   27fc4:	bne	27fdc <fputs@plt+0x16e44>
   27fc8:	mov	r0, #0
   27fcc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27fd0:	ldrb	r3, [r2, #1]!
   27fd4:	cmp	r3, #0
   27fd8:	beq	2846c <fputs@plt+0x172d4>
   27fdc:	cmp	r3, #42	; 0x2a
   27fe0:	bne	27fd0 <fputs@plt+0x16e38>
   27fe4:	ldrb	r3, [r2, #1]
   27fe8:	cmp	r3, #47	; 0x2f
   27fec:	bne	27fd0 <fputs@plt+0x16e38>
   27ff0:	add	r5, r2, #1
   27ff4:	mov	r3, r9
   27ff8:	b	282cc <fputs@plt+0x17134>
   27ffc:	ldrb	r3, [r5, #1]
   28000:	cmp	r3, #45	; 0x2d
   28004:	movne	r3, r8
   28008:	bne	282cc <fputs@plt+0x17134>
   2800c:	ldrb	r3, [r5]
   28010:	cmp	r3, #0
   28014:	cmpne	r3, #10
   28018:	beq	284f8 <fputs@plt+0x17360>
   2801c:	ldrb	r3, [r5, #1]!
   28020:	cmp	r3, #0
   28024:	cmpne	r3, #10
   28028:	bne	2801c <fputs@plt+0x16e84>
   2802c:	cmp	r3, #0
   28030:	movne	r3, r9
   28034:	bne	282cc <fputs@plt+0x17134>
   28038:	cmp	r4, #1
   2803c:	movne	r0, #0
   28040:	moveq	r0, #1
   28044:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28048:	add	r2, r5, #1
   2804c:	ldrb	r3, [r5, #1]
   28050:	cmp	r3, #0
   28054:	cmpne	r3, #93	; 0x5d
   28058:	beq	28080 <fputs@plt+0x16ee8>
   2805c:	ldrb	r3, [r2, #1]!
   28060:	cmp	r3, #0
   28064:	cmpne	r3, #93	; 0x5d
   28068:	bne	2805c <fputs@plt+0x16ec4>
   2806c:	mov	r5, r2
   28070:	cmp	r3, #0
   28074:	beq	28474 <fputs@plt+0x172dc>
   28078:	mov	r3, r8
   2807c:	b	282cc <fputs@plt+0x17134>
   28080:	mov	r5, r2
   28084:	b	28070 <fputs@plt+0x16ed8>
   28088:	add	r1, r5, #1
   2808c:	ldrb	r2, [r5, #1]
   28090:	cmp	r2, r3
   28094:	cmpne	r2, #0
   28098:	beq	280c0 <fputs@plt+0x16f28>
   2809c:	ldrb	r2, [r1, #1]!
   280a0:	cmp	r2, #0
   280a4:	cmpne	r2, r3
   280a8:	bne	2809c <fputs@plt+0x16f04>
   280ac:	mov	r5, r1
   280b0:	cmp	r2, #0
   280b4:	beq	2847c <fputs@plt+0x172e4>
   280b8:	mov	r3, r8
   280bc:	b	282cc <fputs@plt+0x17134>
   280c0:	mov	r5, r1
   280c4:	b	280b0 <fputs@plt+0x16f18>
   280c8:	add	r2, r6, r3
   280cc:	ldrb	r2, [r2, #320]	; 0x140
   280d0:	tst	r2, #70	; 0x46
   280d4:	moveq	r3, r8
   280d8:	beq	282cc <fputs@plt+0x17134>
   280dc:	ldrb	r2, [r5, #1]
   280e0:	add	r2, r6, r2
   280e4:	ldrb	r2, [r2, #320]	; 0x140
   280e8:	tst	r2, #70	; 0x46
   280ec:	beq	28484 <fputs@plt+0x172ec>
   280f0:	add	r0, r5, #1
   280f4:	mov	r1, #1
   280f8:	add	r1, r1, #1
   280fc:	mov	r7, r1
   28100:	ldrb	r2, [r0, #1]!
   28104:	add	r2, r6, r2
   28108:	ldrb	r2, [r2, #320]	; 0x140
   2810c:	tst	r2, #70	; 0x46
   28110:	bne	280f8 <fputs@plt+0x16f60>
   28114:	sub	r3, r3, #67	; 0x43
   28118:	cmp	r3, #49	; 0x31
   2811c:	ldrls	pc, [pc, r3, lsl #2]
   28120:	b	282c0 <fputs@plt+0x17128>
   28124:	andeq	r8, r2, ip, ror #3
   28128:	andeq	r8, r2, r0, asr #5
   2812c:	andeq	r8, r2, ip, ror #4
   28130:	andeq	r8, r2, r0, asr #5
   28134:	andeq	r8, r2, r0, asr #5
   28138:	andeq	r8, r2, r0, asr #5
   2813c:	andeq	r8, r2, r0, asr #5
   28140:	andeq	r8, r2, r0, asr #5
   28144:	andeq	r8, r2, r0, asr #5
   28148:	andeq	r8, r2, r0, asr #5
   2814c:	andeq	r8, r2, r0, asr #5
   28150:	andeq	r8, r2, r0, asr #5
   28154:	andeq	r8, r2, r0, asr #5
   28158:	andeq	r8, r2, r0, asr #5
   2815c:	andeq	r8, r2, r0, asr #5
   28160:	andeq	r8, r2, r0, asr #5
   28164:	andeq	r8, r2, r0, asr #5
   28168:	andeq	r8, r2, r8, lsr #9
   2816c:	andeq	r8, r2, r0, asr #5
   28170:	andeq	r8, r2, r0, asr #5
   28174:	andeq	r8, r2, r0, asr #5
   28178:	andeq	r8, r2, r0, asr #5
   2817c:	andeq	r8, r2, r0, asr #5
   28180:	andeq	r8, r2, r0, asr #5
   28184:	andeq	r8, r2, r0, asr #5
   28188:	andeq	r8, r2, r0, asr #5
   2818c:	andeq	r8, r2, r0, asr #5
   28190:	andeq	r8, r2, r0, asr #5
   28194:	andeq	r8, r2, r0, asr #5
   28198:	andeq	r8, r2, r0, asr #5
   2819c:	andeq	r8, r2, r0, asr #5
   281a0:	andeq	r8, r2, r0, asr #5
   281a4:	andeq	r8, r2, ip, ror #3
   281a8:	andeq	r8, r2, r0, asr #5
   281ac:	andeq	r8, r2, ip, ror #4
   281b0:	andeq	r8, r2, r0, asr #5
   281b4:	andeq	r8, r2, r0, asr #5
   281b8:	andeq	r8, r2, r0, asr #5
   281bc:	andeq	r8, r2, r0, asr #5
   281c0:	andeq	r8, r2, r0, asr #5
   281c4:	andeq	r8, r2, r0, asr #5
   281c8:	andeq	r8, r2, r0, asr #5
   281cc:	andeq	r8, r2, r0, asr #5
   281d0:	andeq	r8, r2, r0, asr #5
   281d4:	andeq	r8, r2, r0, asr #5
   281d8:	andeq	r8, r2, r0, asr #5
   281dc:	andeq	r8, r2, r0, asr #5
   281e0:	andeq	r8, r2, r0, asr #5
   281e4:	andeq	r8, r2, r0, asr #5
   281e8:	andeq	r8, r2, r8, lsr #9
   281ec:	cmp	r1, #6
   281f0:	movne	r3, r8
   281f4:	beq	28204 <fputs@plt+0x1706c>
   281f8:	sub	r7, r7, #1
   281fc:	add	r5, r5, r7
   28200:	b	282cc <fputs@plt+0x17134>
   28204:	mov	r2, #6
   28208:	ldr	r1, [pc, #776]	; 28518 <fputs@plt+0x17380>
   2820c:	mov	r0, r5
   28210:	bl	26fe0 <fputs@plt+0x15e48>
   28214:	cmp	r0, #0
   28218:	moveq	r3, #4
   2821c:	movne	r3, #2
   28220:	b	281f8 <fputs@plt+0x17060>
   28224:	mov	r2, fp
   28228:	ldr	r1, [pc, #748]	; 2851c <fputs@plt+0x17384>
   2822c:	mov	r0, r5
   28230:	bl	26fe0 <fputs@plt+0x15e48>
   28234:	cmp	r0, #0
   28238:	moveq	r3, #6
   2823c:	movne	r3, #2
   28240:	b	281f8 <fputs@plt+0x17060>
   28244:	mov	r2, #4
   28248:	ldr	r1, [pc, #720]	; 28520 <fputs@plt+0x17388>
   2824c:	mov	r0, r5
   28250:	bl	26fe0 <fputs@plt+0x15e48>
   28254:	cmp	r0, #0
   28258:	moveq	r3, #5
   2825c:	movne	r3, #2
   28260:	b	281f8 <fputs@plt+0x17060>
   28264:	mov	r7, r9
   28268:	mov	r1, r9
   2826c:	cmp	r1, #3
   28270:	beq	282a0 <fputs@plt+0x17108>
   28274:	cmp	r1, #7
   28278:	movne	r3, r8
   2827c:	bne	281f8 <fputs@plt+0x17060>
   28280:	mov	r2, fp
   28284:	ldr	r1, [pc, #664]	; 28524 <fputs@plt+0x1738c>
   28288:	mov	r0, r5
   2828c:	bl	26fe0 <fputs@plt+0x15e48>
   28290:	cmp	r0, #0
   28294:	moveq	r3, #3
   28298:	movne	r3, #2
   2829c:	b	281f8 <fputs@plt+0x17060>
   282a0:	mov	r2, #3
   282a4:	ldr	r1, [pc, #636]	; 28528 <fputs@plt+0x17390>
   282a8:	mov	r0, r5
   282ac:	bl	26fe0 <fputs@plt+0x15e48>
   282b0:	cmp	r0, #0
   282b4:	moveq	r3, #7
   282b8:	movne	r3, #2
   282bc:	b	281f8 <fputs@plt+0x17060>
   282c0:	mov	r3, r8
   282c4:	b	281f8 <fputs@plt+0x17060>
   282c8:	mov	r3, sl
   282cc:	add	r4, r6, r4, lsl #3
   282d0:	add	r4, r4, r3
   282d4:	ldrb	r4, [r4, #3124]	; 0xc34
   282d8:	add	r2, r5, #1
   282dc:	ldrb	r3, [r5, #1]
   282e0:	cmp	r3, #0
   282e4:	beq	2845c <fputs@plt+0x172c4>
   282e8:	mov	r5, r2
   282ec:	sub	r2, r3, #9
   282f0:	cmp	r2, #87	; 0x57
   282f4:	ldrls	pc, [pc, r2, lsl #2]
   282f8:	b	280c8 <fputs@plt+0x16f30>
   282fc:	andeq	r7, r2, r0, lsr #31
   28300:	andeq	r7, r2, r0, lsr #31
   28304:	andeq	r8, r2, r8, asr #1
   28308:	andeq	r7, r2, r0, lsr #31
   2830c:	andeq	r7, r2, r0, lsr #31
   28310:	andeq	r8, r2, r8, asr #1
   28314:	andeq	r8, r2, r8, asr #1
   28318:	andeq	r8, r2, r8, asr #1
   2831c:	andeq	r8, r2, r8, asr #1
   28320:	andeq	r8, r2, r8, asr #1
   28324:	andeq	r8, r2, r8, asr #1
   28328:	andeq	r8, r2, r8, asr #1
   2832c:	andeq	r8, r2, r8, asr #1
   28330:	andeq	r8, r2, r8, asr #1
   28334:	andeq	r8, r2, r8, asr #1
   28338:	andeq	r8, r2, r8, asr #1
   2833c:	andeq	r8, r2, r8, asr #1
   28340:	andeq	r8, r2, r8, asr #1
   28344:	andeq	r8, r2, r8, asr #1
   28348:	andeq	r8, r2, r8, asr #1
   2834c:	andeq	r8, r2, r8, asr #1
   28350:	andeq	r8, r2, r8, asr #1
   28354:	andeq	r8, r2, r8, asr #1
   28358:	andeq	r7, r2, r0, lsr #31
   2835c:	andeq	r8, r2, r8, asr #1
   28360:	andeq	r8, r2, r8, lsl #1
   28364:	andeq	r8, r2, r8, asr #1
   28368:	andeq	r8, r2, r8, asr #1
   2836c:	andeq	r8, r2, r8, asr #1
   28370:	andeq	r8, r2, r8, asr #1
   28374:	andeq	r8, r2, r8, lsl #1
   28378:	andeq	r8, r2, r8, asr #1
   2837c:	andeq	r8, r2, r8, asr #1
   28380:	andeq	r8, r2, r8, asr #1
   28384:	andeq	r8, r2, r8, asr #1
   28388:	andeq	r8, r2, r8, asr #1
   2838c:	strdeq	r7, [r2], -ip
   28390:	andeq	r8, r2, r8, asr #1
   28394:	andeq	r7, r2, r8, lsr #31
   28398:	andeq	r8, r2, r8, asr #1
   2839c:	andeq	r8, r2, r8, asr #1
   283a0:	andeq	r8, r2, r8, asr #1
   283a4:	andeq	r8, r2, r8, asr #1
   283a8:	andeq	r8, r2, r8, asr #1
   283ac:	andeq	r8, r2, r8, asr #1
   283b0:	andeq	r8, r2, r8, asr #1
   283b4:	andeq	r8, r2, r8, asr #1
   283b8:	andeq	r8, r2, r8, asr #1
   283bc:	andeq	r8, r2, r8, asr #1
   283c0:	andeq	r8, r2, r8, asr #1
   283c4:	andeq	r8, r2, r8, asr #5
   283c8:	andeq	r8, r2, r8, asr #1
   283cc:	andeq	r8, r2, r8, asr #1
   283d0:	andeq	r8, r2, r8, asr #1
   283d4:	andeq	r8, r2, r8, asr #1
   283d8:	andeq	r8, r2, r8, asr #1
   283dc:	andeq	r8, r2, r8, asr #1
   283e0:	andeq	r8, r2, r8, asr #1
   283e4:	andeq	r8, r2, r8, asr #1
   283e8:	andeq	r8, r2, r8, asr #1
   283ec:	andeq	r8, r2, r8, asr #1
   283f0:	andeq	r8, r2, r8, asr #1
   283f4:	andeq	r8, r2, r8, asr #1
   283f8:	andeq	r8, r2, r8, asr #1
   283fc:	andeq	r8, r2, r8, asr #1
   28400:	andeq	r8, r2, r8, asr #1
   28404:	andeq	r8, r2, r8, asr #1
   28408:	andeq	r8, r2, r8, asr #1
   2840c:	andeq	r8, r2, r8, asr #1
   28410:	andeq	r8, r2, r8, asr #1
   28414:	andeq	r8, r2, r8, asr #1
   28418:	andeq	r8, r2, r8, asr #1
   2841c:	andeq	r8, r2, r8, asr #1
   28420:	andeq	r8, r2, r8, asr #1
   28424:	andeq	r8, r2, r8, asr #1
   28428:	andeq	r8, r2, r8, asr #1
   2842c:	andeq	r8, r2, r8, asr #1
   28430:	andeq	r8, r2, r8, asr #1
   28434:	andeq	r8, r2, r8, asr #1
   28438:	andeq	r8, r2, r8, asr #1
   2843c:	andeq	r8, r2, r8, asr #1
   28440:	andeq	r8, r2, r8, asr #1
   28444:	andeq	r8, r2, r8, asr #32
   28448:	andeq	r8, r2, r8, asr #1
   2844c:	andeq	r8, r2, r8, asr #1
   28450:	andeq	r8, r2, r8, asr #1
   28454:	andeq	r8, r2, r8, asr #1
   28458:	andeq	r8, r2, r8, lsl #1
   2845c:	cmp	r4, #1
   28460:	movne	r0, #0
   28464:	moveq	r0, #1
   28468:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2846c:	mov	r0, #0
   28470:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28474:	mov	r0, #0
   28478:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2847c:	mov	r0, #0
   28480:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28484:	cmp	r3, #84	; 0x54
   28488:	beq	284a0 <fputs@plt+0x17308>
   2848c:	bls	284e4 <fputs@plt+0x1734c>
   28490:	cmp	r3, #101	; 0x65
   28494:	beq	28264 <fputs@plt+0x170cc>
   28498:	cmp	r3, #116	; 0x74
   2849c:	bne	284ec <fputs@plt+0x17354>
   284a0:	mov	r7, r9
   284a4:	mov	r1, r9
   284a8:	cmp	r1, #7
   284ac:	beq	28224 <fputs@plt+0x1708c>
   284b0:	cmp	r1, #4
   284b4:	beq	28244 <fputs@plt+0x170ac>
   284b8:	cmp	r1, #9
   284bc:	movne	r3, r8
   284c0:	bne	281f8 <fputs@plt+0x17060>
   284c4:	mov	r2, #9
   284c8:	ldr	r1, [pc, #92]	; 2852c <fputs@plt+0x17394>
   284cc:	mov	r0, r5
   284d0:	bl	26fe0 <fputs@plt+0x15e48>
   284d4:	cmp	r0, #0
   284d8:	moveq	r3, #5
   284dc:	movne	r3, #2
   284e0:	b	281f8 <fputs@plt+0x17060>
   284e4:	cmp	r3, #69	; 0x45
   284e8:	beq	28264 <fputs@plt+0x170cc>
   284ec:	mov	r7, r9
   284f0:	mov	r3, r8
   284f4:	b	281f8 <fputs@plt+0x17060>
   284f8:	cmp	r3, #0
   284fc:	beq	28038 <fputs@plt+0x16ea0>
   28500:	add	r4, r6, r4, lsl #3
   28504:	ldrb	r4, [r4, #3125]	; 0xc35
   28508:	add	r2, r5, #1
   2850c:	ldrb	r3, [r5, #1]
   28510:	b	282e8 <fputs@plt+0x17150>
   28514:			; <UNDEFINED> instruction: 0x000813b0
   28518:	muleq	r8, r8, ip
   2851c:	andeq	r4, r8, r0, lsr #25
   28520:	andeq	r4, r8, r8, lsr #25
   28524:	andeq	r4, r8, r0, asr #25
   28528:			; <UNDEFINED> instruction: 0x00084cbc
   2852c:			; <UNDEFINED> instruction: 0x00084cb0
   28530:	ldr	r0, [pc]	; 28538 <fputs@plt+0x173a0>
   28534:	bx	lr
   28538:	andeq	r2, r8, r4, lsr #32
   2853c:	ldr	r0, [pc]	; 28544 <fputs@plt+0x173ac>
   28540:	bx	lr
   28544:	andeq	r4, r8, r8, asr #25
   28548:	ldr	r0, [pc]	; 28550 <fputs@plt+0x173b8>
   2854c:	bx	lr
   28550:	eoreq	pc, sp, r0, lsr #11
   28554:	mov	r0, #0
   28558:	bx	lr
   2855c:	push	{r0, r1, r2, r3}
   28560:	push	{r4, r6, r7, lr}
   28564:	sub	sp, sp, #8
   28568:	ldr	r3, [pc, #884]	; 288e4 <fputs@plt+0x1774c>
   2856c:	ldr	r4, [r3, #228]	; 0xe4
   28570:	cmp	r4, #0
   28574:	bne	285f0 <fputs@plt+0x17458>
   28578:	add	r3, sp, #28
   2857c:	str	r3, [sp, #4]
   28580:	ldr	r3, [sp, #24]
   28584:	sub	r3, r3, #4
   28588:	cmp	r3, #22
   2858c:	ldrls	pc, [pc, r3, lsl #2]
   28590:	b	28610 <fputs@plt+0x17478>
   28594:	andeq	r8, r2, r8, lsl r6
   28598:	andeq	r8, r2, r0, asr #12
   2859c:	andeq	r8, r2, r4, lsr #13
   285a0:	ldrdeq	r8, [r2], -r0
   285a4:	andeq	r8, r2, r0, lsl r6
   285a8:	andeq	r8, r2, r8, lsl #13
   285ac:	andeq	r8, r2, r0, lsl r6
   285b0:	andeq	r8, r2, r0, lsl r6
   285b4:	andeq	r8, r2, r0, lsl r6
   285b8:	andeq	r8, r2, r8, lsr #15
   285bc:	strdeq	r8, [r2], -ip
   285c0:	andeq	r8, r2, r0, lsl r6
   285c4:	andeq	r8, r2, ip, asr #15
   285c8:	strdeq	r8, [r2], -r0
   285cc:	andeq	r8, r2, r8, lsl r7
   285d0:	andeq	r8, r2, r0, asr r7
   285d4:	andeq	r8, r2, ip, lsl #16
   285d8:	andeq	r8, r2, r0, lsl r6
   285dc:	andeq	r8, r2, r8, lsr #16
   285e0:	andeq	r8, r2, r0, lsl r6
   285e4:	strdeq	r8, [r2], -ip
   285e8:	andeq	r8, r2, ip, lsr #17
   285ec:	andeq	r8, r2, r8, asr #17
   285f0:	ldr	r0, [pc, #752]	; 288e8 <fputs@plt+0x17750>
   285f4:	bl	31a8c <fputs@plt+0x208f4>
   285f8:	mov	r4, r0
   285fc:	mov	r0, r4
   28600:	add	sp, sp, #8
   28604:	pop	{r4, r6, r7, lr}
   28608:	add	sp, sp, #16
   2860c:	bx	lr
   28610:	mov	r4, #1
   28614:	b	285fc <fputs@plt+0x17464>
   28618:	ldr	r3, [sp, #4]
   2861c:	add	r2, r3, #4
   28620:	str	r2, [sp, #4]
   28624:	ldr	ip, [pc, #704]	; 288ec <fputs@plt+0x17754>
   28628:	ldr	lr, [r3]
   2862c:	ldm	lr!, {r0, r1, r2, r3}
   28630:	stmia	ip!, {r0, r1, r2, r3}
   28634:	ldm	lr, {r0, r1, r2, r3}
   28638:	stm	ip, {r0, r1, r2, r3}
   2863c:	b	285fc <fputs@plt+0x17464>
   28640:	ldr	r3, [pc, #668]	; 288e4 <fputs@plt+0x1774c>
   28644:	ldr	r3, [r3, #40]	; 0x28
   28648:	cmp	r3, #0
   2864c:	beq	28678 <fputs@plt+0x174e0>
   28650:	ldr	r3, [sp, #4]
   28654:	add	r2, r3, #4
   28658:	str	r2, [sp, #4]
   2865c:	ldr	ip, [r3]
   28660:	ldr	lr, [pc, #644]	; 288ec <fputs@plt+0x17754>
   28664:	ldm	lr!, {r0, r1, r2, r3}
   28668:	stmia	ip!, {r0, r1, r2, r3}
   2866c:	ldm	lr, {r0, r1, r2, r3}
   28670:	stm	ip, {r0, r1, r2, r3}
   28674:	b	285fc <fputs@plt+0x17464>
   28678:	ldr	r1, [pc, #624]	; 288f0 <fputs@plt+0x17758>
   2867c:	mov	r0, #4
   28680:	bl	2855c <fputs@plt+0x173c4>
   28684:	b	28650 <fputs@plt+0x174b8>
   28688:	ldr	r3, [sp, #4]
   2868c:	add	r2, r3, #4
   28690:	str	r2, [sp, #4]
   28694:	ldr	r2, [r3]
   28698:	ldr	r3, [pc, #580]	; 288e4 <fputs@plt+0x1774c>
   2869c:	str	r2, [r3]
   286a0:	b	285fc <fputs@plt+0x17464>
   286a4:	ldr	r3, [sp, #4]
   286a8:	add	r2, r3, #4
   286ac:	str	r2, [sp, #4]
   286b0:	ldr	r2, [pc, #556]	; 288e4 <fputs@plt+0x1774c>
   286b4:	ldr	r1, [r3]
   286b8:	str	r1, [r2, #192]	; 0xc0
   286bc:	ldr	r1, [r3, #4]
   286c0:	str	r1, [r2, #196]	; 0xc4
   286c4:	ldr	r3, [r3, #8]
   286c8:	str	r3, [r2, #200]	; 0xc8
   286cc:	b	285fc <fputs@plt+0x17464>
   286d0:	ldr	r3, [sp, #4]
   286d4:	add	r2, r3, #4
   286d8:	str	r2, [sp, #4]
   286dc:	ldr	r2, [pc, #512]	; 288e4 <fputs@plt+0x1774c>
   286e0:	ldr	r1, [r3]
   286e4:	str	r1, [r2, #204]	; 0xcc
   286e8:	ldr	r1, [r3, #4]
   286ec:	str	r1, [r2, #208]	; 0xd0
   286f0:	ldr	r3, [r3, #8]
   286f4:	str	r3, [r2, #212]	; 0xd4
   286f8:	b	285fc <fputs@plt+0x17464>
   286fc:	ldr	r3, [sp, #4]
   28700:	add	r2, r3, #4
   28704:	str	r2, [sp, #4]
   28708:	ldr	r3, [r3]
   2870c:	mov	r2, #160	; 0xa0
   28710:	str	r2, [r3]
   28714:	b	285fc <fputs@plt+0x17464>
   28718:	ldr	r3, [sp, #4]
   2871c:	add	r2, r3, #4
   28720:	str	r2, [sp, #4]
   28724:	ldr	ip, [pc, #456]	; 288f4 <fputs@plt+0x1775c>
   28728:	ldr	lr, [r3]
   2872c:	ldm	lr!, {r0, r1, r2, r3}
   28730:	stmia	ip!, {r0, r1, r2, r3}
   28734:	ldm	lr!, {r0, r1, r2, r3}
   28738:	stmia	ip!, {r0, r1, r2, r3}
   2873c:	ldm	lr!, {r0, r1, r2, r3}
   28740:	stmia	ip!, {r0, r1, r2, r3}
   28744:	ldr	r3, [lr]
   28748:	str	r3, [ip]
   2874c:	b	285fc <fputs@plt+0x17464>
   28750:	ldr	r3, [pc, #396]	; 288e4 <fputs@plt+0x1774c>
   28754:	ldr	r3, [r3, #116]	; 0x74
   28758:	cmp	r3, #0
   2875c:	beq	28798 <fputs@plt+0x17600>
   28760:	ldr	r3, [sp, #4]
   28764:	add	r2, r3, #4
   28768:	str	r2, [sp, #4]
   2876c:	ldr	ip, [r3]
   28770:	ldr	lr, [pc, #380]	; 288f4 <fputs@plt+0x1775c>
   28774:	ldm	lr!, {r0, r1, r2, r3}
   28778:	stmia	ip!, {r0, r1, r2, r3}
   2877c:	ldm	lr!, {r0, r1, r2, r3}
   28780:	stmia	ip!, {r0, r1, r2, r3}
   28784:	ldm	lr!, {r0, r1, r2, r3}
   28788:	stmia	ip!, {r0, r1, r2, r3}
   2878c:	ldr	r3, [lr]
   28790:	str	r3, [ip]
   28794:	b	285fc <fputs@plt+0x17464>
   28798:	ldr	r1, [pc, #344]	; 288f8 <fputs@plt+0x17760>
   2879c:	mov	r0, #18
   287a0:	bl	2855c <fputs@plt+0x173c4>
   287a4:	b	28760 <fputs@plt+0x175c8>
   287a8:	ldr	r3, [sp, #4]
   287ac:	add	r2, r3, #4
   287b0:	str	r2, [sp, #4]
   287b4:	ldr	r2, [pc, #296]	; 288e4 <fputs@plt+0x1774c>
   287b8:	ldr	r1, [r3]
   287bc:	str	r1, [r2, #28]
   287c0:	ldr	r3, [r3, #4]
   287c4:	str	r3, [r2, #32]
   287c8:	b	285fc <fputs@plt+0x17464>
   287cc:	ldr	r3, [sp, #4]
   287d0:	add	r2, r3, #4
   287d4:	str	r2, [sp, #4]
   287d8:	ldr	r2, [pc, #260]	; 288e4 <fputs@plt+0x1774c>
   287dc:	ldr	r1, [r3]
   287e0:	str	r1, [r2, #256]	; 0x100
   287e4:	ldr	r3, [r3, #4]
   287e8:	str	r3, [r2, #260]	; 0x104
   287ec:	b	285fc <fputs@plt+0x17464>
   287f0:	ldr	r3, [sp, #4]
   287f4:	add	r2, r3, #4
   287f8:	str	r2, [sp, #4]
   287fc:	ldr	r2, [r3]
   28800:	ldr	r3, [pc, #220]	; 288e4 <fputs@plt+0x1774c>
   28804:	str	r2, [r3, #12]
   28808:	b	285fc <fputs@plt+0x17464>
   2880c:	ldr	r3, [sp, #4]
   28810:	add	r2, r3, #4
   28814:	str	r2, [sp, #4]
   28818:	ldr	r2, [r3]
   2881c:	ldr	r3, [pc, #192]	; 288e4 <fputs@plt+0x1774c>
   28820:	str	r2, [r3, #16]
   28824:	b	285fc <fputs@plt+0x17464>
   28828:	ldr	r3, [sp, #4]
   2882c:	add	r3, r3, #7
   28830:	bic	r3, r3, #7
   28834:	add	r2, r3, #8
   28838:	str	r2, [sp, #4]
   2883c:	ldrd	r0, [r3], #15
   28840:	bic	r3, r3, #7
   28844:	add	r2, r3, #8
   28848:	str	r2, [sp, #4]
   2884c:	ldrd	r2, [r3]
   28850:	ldr	r6, [pc, #164]	; 288fc <fputs@plt+0x17764>
   28854:	mov	r7, #0
   28858:	cmp	r3, r7
   2885c:	cmpeq	r2, r6
   28860:	movhi	r2, r6
   28864:	movhi	r3, r7
   28868:	mov	r6, r0
   2886c:	mov	r7, r1
   28870:	cmp	r0, #0
   28874:	sbcs	r1, r1, #0
   28878:	movlt	r6, #0
   2887c:	movlt	r7, #0
   28880:	ldr	r1, [pc, #92]	; 288e4 <fputs@plt+0x1774c>
   28884:	strd	r2, [r1, #184]	; 0xb8
   28888:	mov	ip, r2
   2888c:	mov	r0, r3
   28890:	cmp	r6, r2
   28894:	sbcs	r3, r7, r3
   28898:	movlt	ip, r6
   2889c:	movlt	r0, r7
   288a0:	str	ip, [r1, #176]	; 0xb0
   288a4:	str	r0, [r1, #180]	; 0xb4
   288a8:	b	285fc <fputs@plt+0x17464>
   288ac:	ldr	r3, [sp, #4]
   288b0:	add	r2, r3, #4
   288b4:	str	r2, [sp, #4]
   288b8:	ldr	r2, [r3]
   288bc:	ldr	r3, [pc, #32]	; 288e4 <fputs@plt+0x1774c>
   288c0:	str	r2, [r3, #224]	; 0xe0
   288c4:	b	285fc <fputs@plt+0x17464>
   288c8:	ldr	r3, [sp, #4]
   288cc:	add	r2, r3, #4
   288d0:	str	r2, [sp, #4]
   288d4:	ldr	r2, [r3]
   288d8:	ldr	r3, [pc, #4]	; 288e4 <fputs@plt+0x1774c>
   288dc:	str	r2, [r3, #36]	; 0x24
   288e0:	b	285fc <fputs@plt+0x17464>
   288e4:	andeq	sl, r9, r8, lsr r1
   288e8:			; <UNDEFINED> instruction: 0x000209b3
   288ec:	andeq	sl, r9, r0, ror #2
   288f0:	andeq	r2, r8, ip, lsr #32
   288f4:	andeq	sl, r9, r4, lsr #3
   288f8:	andeq	r2, r8, ip, asr #32
   288fc:	svcvc	0x00ff0000
   28900:	push	{r4, r5, r6, lr}
   28904:	ldr	r3, [pc, #912]	; 28c9c <fputs@plt+0x17b04>
   28908:	ldr	r4, [r3, #228]	; 0xe4
   2890c:	cmp	r4, #0
   28910:	movne	r4, #0
   28914:	bne	28ac4 <fputs@plt+0x1792c>
   28918:	mov	r2, #1
   2891c:	str	r2, [r3, #236]	; 0xec
   28920:	ldr	r5, [r3, #240]	; 0xf0
   28924:	cmp	r5, #0
   28928:	beq	28984 <fputs@plt+0x177ec>
   2892c:	ldr	r3, [pc, #872]	; 28c9c <fputs@plt+0x17b04>
   28930:	mov	r2, #1
   28934:	str	r2, [r3, #240]	; 0xf0
   28938:	ldr	r3, [r3, #252]	; 0xfc
   2893c:	cmp	r3, #0
   28940:	beq	28acc <fputs@plt+0x17934>
   28944:	ldr	r3, [pc, #848]	; 28c9c <fputs@plt+0x17b04>
   28948:	ldr	r2, [r3, #248]	; 0xf8
   2894c:	add	r2, r2, #1
   28950:	str	r2, [r3, #248]	; 0xf8
   28954:	ldr	r3, [r3, #228]	; 0xe4
   28958:	cmp	r3, #0
   2895c:	beq	28adc <fputs@plt+0x17944>
   28960:	ldr	r2, [pc, #820]	; 28c9c <fputs@plt+0x17b04>
   28964:	ldr	r3, [r2, #248]	; 0xf8
   28968:	sub	r3, r3, #1
   2896c:	str	r3, [r2, #248]	; 0xf8
   28970:	cmp	r3, #0
   28974:	movle	r2, #0
   28978:	ldrle	r3, [pc, #796]	; 28c9c <fputs@plt+0x17b04>
   2897c:	strle	r2, [r3, #252]	; 0xfc
   28980:	b	28ac4 <fputs@plt+0x1792c>
   28984:	ldr	r3, [r3, #40]	; 0x28
   28988:	cmp	r3, #0
   2898c:	beq	28a34 <fputs@plt+0x1789c>
   28990:	ldr	r6, [pc, #776]	; 28ca0 <fputs@plt+0x17b08>
   28994:	mov	r2, #32
   28998:	mov	r1, #0
   2899c:	add	r0, r6, #96	; 0x60
   289a0:	bl	10f64 <memset@plt>
   289a4:	mov	r3, #8
   289a8:	str	r3, [r6, #96]	; 0x60
   289ac:	ldr	r3, [pc, #744]	; 28c9c <fputs@plt+0x17b04>
   289b0:	ldr	r1, [r3, #192]	; 0xc0
   289b4:	cmp	r1, #0
   289b8:	beq	28a44 <fputs@plt+0x178ac>
   289bc:	ldr	r2, [r3, #196]	; 0xc4
   289c0:	cmp	r2, #99	; 0x63
   289c4:	ble	28a44 <fputs@plt+0x178ac>
   289c8:	ldr	r6, [r3, #200]	; 0xc8
   289cc:	cmp	r6, #0
   289d0:	ble	28a44 <fputs@plt+0x178ac>
   289d4:	bic	r2, r2, #7
   289d8:	str	r2, [r3, #196]	; 0xc4
   289dc:	ldr	r3, [pc, #700]	; 28ca0 <fputs@plt+0x17b08>
   289e0:	str	r1, [r3, #116]	; 0x74
   289e4:	str	r6, [r3, #120]	; 0x78
   289e8:	sub	r3, r6, #1
   289ec:	cmp	r3, #0
   289f0:	ble	28a20 <fputs@plt+0x17888>
   289f4:	mov	lr, r3
   289f8:	mov	r3, r1
   289fc:	rsb	ip, r2, #0
   28a00:	add	r3, r3, r2
   28a04:	str	r3, [r3, ip]
   28a08:	add	r5, r5, #1
   28a0c:	cmp	r5, lr
   28a10:	bne	28a00 <fputs@plt+0x17868>
   28a14:	sub	r6, r6, #2
   28a18:	mla	r0, r2, r6, r2
   28a1c:	add	r1, r1, r0
   28a20:	mov	r3, #0
   28a24:	str	r3, [r1], #4
   28a28:	ldr	r3, [pc, #624]	; 28ca0 <fputs@plt+0x17b08>
   28a2c:	str	r1, [r3, #112]	; 0x70
   28a30:	b	28a58 <fputs@plt+0x178c0>
   28a34:	ldr	r1, [pc, #616]	; 28ca4 <fputs@plt+0x17b0c>
   28a38:	mov	r0, #4
   28a3c:	bl	2855c <fputs@plt+0x173c4>
   28a40:	b	28990 <fputs@plt+0x177f8>
   28a44:	ldr	r3, [pc, #592]	; 28c9c <fputs@plt+0x17b04>
   28a48:	mov	r2, #0
   28a4c:	str	r2, [r3, #192]	; 0xc0
   28a50:	str	r2, [r3, #196]	; 0xc4
   28a54:	str	r2, [r3, #200]	; 0xc8
   28a58:	ldr	r3, [pc, #572]	; 28c9c <fputs@plt+0x17b04>
   28a5c:	ldr	r3, [r3, #204]	; 0xcc
   28a60:	cmp	r3, #0
   28a64:	beq	28a88 <fputs@plt+0x178f0>
   28a68:	ldr	r3, [pc, #556]	; 28c9c <fputs@plt+0x17b04>
   28a6c:	ldr	r3, [r3, #208]	; 0xd0
   28a70:	cmp	r3, #512	; 0x200
   28a74:	blt	28a88 <fputs@plt+0x178f0>
   28a78:	ldr	r3, [pc, #540]	; 28c9c <fputs@plt+0x17b04>
   28a7c:	ldr	r3, [r3, #212]	; 0xd4
   28a80:	cmp	r3, #0
   28a84:	bgt	28a98 <fputs@plt+0x17900>
   28a88:	ldr	r3, [pc, #524]	; 28c9c <fputs@plt+0x17b04>
   28a8c:	mov	r2, #0
   28a90:	str	r2, [r3, #204]	; 0xcc
   28a94:	str	r2, [r3, #208]	; 0xd0
   28a98:	ldr	r3, [pc, #508]	; 28c9c <fputs@plt+0x17b04>
   28a9c:	ldr	r2, [r3, #60]	; 0x3c
   28aa0:	ldr	r0, [r3, #68]	; 0x44
   28aa4:	blx	r2
   28aa8:	subs	r5, r0, #0
   28aac:	beq	2892c <fputs@plt+0x17794>
   28ab0:	mov	r2, #32
   28ab4:	mov	r1, #0
   28ab8:	ldr	r0, [pc, #488]	; 28ca8 <fputs@plt+0x17b10>
   28abc:	bl	10f64 <memset@plt>
   28ac0:	mov	r4, r5
   28ac4:	mov	r0, r4
   28ac8:	pop	{r4, r5, r6, pc}
   28acc:	mov	r2, #8
   28ad0:	ldr	r3, [pc, #452]	; 28c9c <fputs@plt+0x17b04>
   28ad4:	str	r2, [r3, #252]	; 0xfc
   28ad8:	b	28944 <fputs@plt+0x177ac>
   28adc:	ldr	r2, [pc, #440]	; 28c9c <fputs@plt+0x17b04>
   28ae0:	ldr	r2, [r2, #232]	; 0xe8
   28ae4:	cmp	r2, #0
   28ae8:	movne	r4, r3
   28aec:	bne	28960 <fputs@plt+0x177c8>
   28af0:	ldr	r4, [pc, #420]	; 28c9c <fputs@plt+0x17b04>
   28af4:	mov	r3, #1
   28af8:	str	r3, [r4, #232]	; 0xe8
   28afc:	mov	r2, #92	; 0x5c
   28b00:	mov	r1, #0
   28b04:	ldr	r0, [pc, #416]	; 28cac <fputs@plt+0x17b14>
   28b08:	bl	10f64 <memset@plt>
   28b0c:	mov	r1, #3
   28b10:	add	r0, r4, #612	; 0x264
   28b14:	bl	1b4d0 <fputs@plt+0xa338>
   28b18:	mov	r1, #8
   28b1c:	add	r0, r4, #696	; 0x2b8
   28b20:	bl	1b4d0 <fputs@plt+0xa338>
   28b24:	mov	r1, #57	; 0x39
   28b28:	add	r0, r4, #920	; 0x398
   28b2c:	bl	1b4d0 <fputs@plt+0xa338>
   28b30:	ldr	r3, [r4, #244]	; 0xf4
   28b34:	cmp	r3, #0
   28b38:	beq	28c38 <fputs@plt+0x17aa0>
   28b3c:	mov	r2, #1
   28b40:	ldr	r3, [pc, #340]	; 28c9c <fputs@plt+0x17b04>
   28b44:	str	r2, [r3, #244]	; 0xf4
   28b48:	mov	r0, #10
   28b4c:	bl	28dd8 <fputs@plt+0x17c40>
   28b50:	cmp	r0, #0
   28b54:	moveq	r4, #7
   28b58:	beq	28c5c <fputs@plt+0x17ac4>
   28b5c:	bl	1fb70 <fputs@plt+0xe9d8>
   28b60:	bl	28d94 <fputs@plt+0x17bfc>
   28b64:	subs	r4, r0, #0
   28b68:	bne	28c5c <fputs@plt+0x17ac4>
   28b6c:	ldr	r3, [pc, #300]	; 28ca0 <fputs@plt+0x17b08>
   28b70:	ldr	r3, [r3, #292]	; 0x124
   28b74:	cmp	r3, #0
   28b78:	beq	28c28 <fputs@plt+0x17a90>
   28b7c:	ldr	r3, [pc, #280]	; 28c9c <fputs@plt+0x17b04>
   28b80:	ldr	lr, [r3, #204]	; 0xcc
   28b84:	cmp	lr, #0
   28b88:	beq	28c7c <fputs@plt+0x17ae4>
   28b8c:	mov	r2, r3
   28b90:	ldr	r3, [r3, #212]	; 0xd4
   28b94:	ldr	r1, [r2, #208]	; 0xd0
   28b98:	bic	r1, r1, #7
   28b9c:	ldr	r2, [pc, #252]	; 28ca0 <fputs@plt+0x17b08>
   28ba0:	str	r1, [r2, #304]	; 0x130
   28ba4:	str	r3, [r2, #332]	; 0x14c
   28ba8:	str	r3, [r2, #308]	; 0x134
   28bac:	cmp	r3, #90	; 0x5a
   28bb0:	movgt	r0, #10
   28bb4:	bgt	28bcc <fputs@plt+0x17a34>
   28bb8:	ldr	r2, [pc, #240]	; 28cb0 <fputs@plt+0x17b18>
   28bbc:	smull	r0, r2, r2, r3
   28bc0:	asr	r0, r3, #31
   28bc4:	rsb	r0, r0, r2, asr #2
   28bc8:	add	r0, r0, #1
   28bcc:	ldr	r2, [pc, #204]	; 28ca0 <fputs@plt+0x17b08>
   28bd0:	str	r0, [r2, #312]	; 0x138
   28bd4:	str	lr, [r2, #316]	; 0x13c
   28bd8:	mov	r0, #0
   28bdc:	str	r0, [r2, #328]	; 0x148
   28be0:	str	r0, [r2, #336]	; 0x150
   28be4:	sub	r5, r3, #1
   28be8:	cmp	r3, r0
   28bec:	beq	28c20 <fputs@plt+0x17a88>
   28bf0:	mov	r2, r5
   28bf4:	mov	r3, lr
   28bf8:	ldr	r0, [pc, #160]	; 28ca0 <fputs@plt+0x17b08>
   28bfc:	ldr	ip, [r0, #328]	; 0x148
   28c00:	str	ip, [r3]
   28c04:	str	r3, [r0, #328]	; 0x148
   28c08:	add	r3, r3, r1
   28c0c:	sub	r2, r2, #1
   28c10:	cmn	r2, #1
   28c14:	bne	28bfc <fputs@plt+0x17a64>
   28c18:	mla	ip, r1, r5, r1
   28c1c:	add	lr, lr, ip
   28c20:	ldr	r3, [pc, #120]	; 28ca0 <fputs@plt+0x17b08>
   28c24:	str	lr, [r3, #320]	; 0x140
   28c28:	mov	r2, #1
   28c2c:	ldr	r3, [pc, #104]	; 28c9c <fputs@plt+0x17b04>
   28c30:	str	r2, [r3, #228]	; 0xe4
   28c34:	b	28c5c <fputs@plt+0x17ac4>
   28c38:	ldr	r3, [r4, #116]	; 0x74
   28c3c:	cmp	r3, #0
   28c40:	beq	28c6c <fputs@plt+0x17ad4>
   28c44:	ldr	r3, [pc, #80]	; 28c9c <fputs@plt+0x17b04>
   28c48:	ldr	r2, [r3, #116]	; 0x74
   28c4c:	ldr	r0, [r3, #112]	; 0x70
   28c50:	blx	r2
   28c54:	subs	r4, r0, #0
   28c58:	beq	28b3c <fputs@plt+0x179a4>
   28c5c:	mov	r2, #0
   28c60:	ldr	r3, [pc, #52]	; 28c9c <fputs@plt+0x17b04>
   28c64:	str	r2, [r3, #232]	; 0xe8
   28c68:	b	28960 <fputs@plt+0x177c8>
   28c6c:	ldr	r1, [pc, #64]	; 28cb4 <fputs@plt+0x17b1c>
   28c70:	mov	r0, #18
   28c74:	bl	2855c <fputs@plt+0x173c4>
   28c78:	b	28c44 <fputs@plt+0x17aac>
   28c7c:	ldr	r3, [pc, #28]	; 28ca0 <fputs@plt+0x17b08>
   28c80:	mov	r2, #0
   28c84:	str	r2, [r3, #304]	; 0x130
   28c88:	str	r2, [r3, #332]	; 0x14c
   28c8c:	str	r2, [r3, #308]	; 0x134
   28c90:	mov	r3, r4
   28c94:	mov	r1, r4
   28c98:	b	28bb8 <fputs@plt+0x17a20>
   28c9c:	andeq	sl, r9, r8, lsr r1
   28ca0:	ldrdeq	lr, [r9], -r8
   28ca4:	andeq	r2, r8, ip, lsr #32
   28ca8:	andeq	lr, r9, r8, lsr r8
   28cac:	andeq	lr, r9, ip, ror #16
   28cb0:	strbtvs	r6, [r6], -r7, ror #12
   28cb4:	andeq	r2, r8, ip, asr #32
   28cb8:	push	{r4, r5, r6, lr}
   28cbc:	mov	r5, r0
   28cc0:	bl	28900 <fputs@plt+0x17768>
   28cc4:	cmp	r0, #0
   28cc8:	bne	28d1c <fputs@plt+0x17b84>
   28ccc:	ldr	r3, [pc, #80]	; 28d24 <fputs@plt+0x17b8c>
   28cd0:	ldr	r4, [r3, #80]	; 0x50
   28cd4:	clz	r6, r5
   28cd8:	lsr	r6, r6, #5
   28cdc:	cmp	r5, #0
   28ce0:	cmpne	r4, #0
   28ce4:	beq	28d14 <fputs@plt+0x17b7c>
   28ce8:	ldr	r1, [r4, #16]
   28cec:	mov	r0, r5
   28cf0:	bl	11174 <strcmp@plt>
   28cf4:	cmp	r0, #0
   28cf8:	beq	28d14 <fputs@plt+0x17b7c>
   28cfc:	ldr	r4, [r4, #12]
   28d00:	cmp	r4, #0
   28d04:	movne	r3, r6
   28d08:	orreq	r3, r6, #1
   28d0c:	cmp	r3, #0
   28d10:	beq	28ce8 <fputs@plt+0x17b50>
   28d14:	mov	r0, r4
   28d18:	pop	{r4, r5, r6, pc}
   28d1c:	mov	r4, #0
   28d20:	b	28d14 <fputs@plt+0x17b7c>
   28d24:	ldrdeq	lr, [r9], -r8
   28d28:	push	{r4, r5, r6, lr}
   28d2c:	mov	r5, r0
   28d30:	mov	r6, r1
   28d34:	bl	28900 <fputs@plt+0x17768>
   28d38:	subs	r4, r0, #0
   28d3c:	beq	28d48 <fputs@plt+0x17bb0>
   28d40:	mov	r0, r4
   28d44:	pop	{r4, r5, r6, pc}
   28d48:	mov	r0, r5
   28d4c:	bl	138c0 <fputs@plt+0x2728>
   28d50:	cmp	r6, #0
   28d54:	bne	28d7c <fputs@plt+0x17be4>
   28d58:	ldr	r3, [pc, #48]	; 28d90 <fputs@plt+0x17bf8>
   28d5c:	ldr	r3, [r3, #80]	; 0x50
   28d60:	cmp	r3, #0
   28d64:	beq	28d7c <fputs@plt+0x17be4>
   28d68:	ldr	r2, [r3, #12]
   28d6c:	str	r2, [r5, #12]
   28d70:	str	r5, [r3, #12]
   28d74:	mov	r4, r6
   28d78:	b	28d40 <fputs@plt+0x17ba8>
   28d7c:	ldr	r3, [pc, #12]	; 28d90 <fputs@plt+0x17bf8>
   28d80:	ldr	r2, [r3, #80]	; 0x50
   28d84:	str	r2, [r5, #12]
   28d88:	str	r5, [r3, #80]	; 0x50
   28d8c:	b	28d40 <fputs@plt+0x17ba8>
   28d90:	ldrdeq	lr, [r9], -r8
   28d94:	push	{r4, lr}
   28d98:	ldr	r4, [pc, #52]	; 28dd4 <fputs@plt+0x17c3c>
   28d9c:	mov	r1, #1
   28da0:	add	r0, r4, #4
   28da4:	bl	28d28 <fputs@plt+0x17b90>
   28da8:	mov	r1, #0
   28dac:	add	r0, r4, #92	; 0x5c
   28db0:	bl	28d28 <fputs@plt+0x17b90>
   28db4:	mov	r1, #0
   28db8:	add	r0, r4, #180	; 0xb4
   28dbc:	bl	28d28 <fputs@plt+0x17b90>
   28dc0:	mov	r1, #0
   28dc4:	add	r0, r4, #268	; 0x10c
   28dc8:	bl	28d28 <fputs@plt+0x17b90>
   28dcc:	mov	r0, #0
   28dd0:	pop	{r4, pc}
   28dd4:	andeq	sl, r9, r8, lsl #22
   28dd8:	push	{r4, lr}
   28ddc:	mov	r4, r0
   28de0:	bl	28900 <fputs@plt+0x17768>
   28de4:	cmp	r4, #0
   28de8:	movle	r3, #0
   28dec:	movgt	r3, #1
   28df0:	cmp	r0, #0
   28df4:	movne	r3, #0
   28df8:	cmp	r3, #0
   28dfc:	beq	28e10 <fputs@plt+0x17c78>
   28e00:	mov	r0, r4
   28e04:	asr	r1, r4, #31
   28e08:	bl	13990 <fputs@plt+0x27f8>
   28e0c:	pop	{r4, pc}
   28e10:	mov	r0, #0
   28e14:	pop	{r4, pc}
   28e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28e1c:	sub	sp, sp, #92	; 0x5c
   28e20:	mov	r5, r0
   28e24:	mov	r9, r1
   28e28:	mov	r3, r2
   28e2c:	str	r2, [sp, #12]
   28e30:	ldr	r2, [r0, #8]
   28e34:	cmp	r2, #0
   28e38:	ble	28e58 <fputs@plt+0x17cc0>
   28e3c:	ldrd	r0, [sp, #128]	; 0x80
   28e40:	adds	r0, r0, r3
   28e44:	adc	r1, r1, r3, asr #31
   28e48:	asr	r3, r2, #31
   28e4c:	cmp	r2, r0
   28e50:	sbcs	r3, r3, r1
   28e54:	blt	28e8c <fputs@plt+0x17cf4>
   28e58:	ldr	r3, [sp, #12]
   28e5c:	cmp	r3, #0
   28e60:	ldrgt	r6, [sp, #12]
   28e64:	movgt	fp, #0
   28e68:	bgt	28fb0 <fputs@plt+0x17e18>
   28e6c:	ldr	r3, [sp, #12]
   28e70:	ldr	r2, [sp, #128]	; 0x80
   28e74:	add	r3, r3, r2
   28e78:	str	r3, [r5, #12]
   28e7c:	mov	sl, #0
   28e80:	mov	r0, sl
   28e84:	add	sp, sp, #92	; 0x5c
   28e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e8c:	mov	r4, #72	; 0x48
   28e90:	mov	r2, r4
   28e94:	mov	r1, r5
   28e98:	add	r0, sp, #16
   28e9c:	bl	11000 <memcpy@plt>
   28ea0:	mov	r2, r4
   28ea4:	mov	r1, #0
   28ea8:	mov	r0, r5
   28eac:	bl	10f64 <memset@plt>
   28eb0:	mov	r3, #0
   28eb4:	str	r3, [sp]
   28eb8:	ldr	r3, [sp, #72]	; 0x48
   28ebc:	mov	r2, r5
   28ec0:	ldr	r1, [sp, #80]	; 0x50
   28ec4:	ldr	r0, [sp, #76]	; 0x4c
   28ec8:	bl	137f0 <fputs@plt+0x2658>
   28ecc:	subs	sl, r0, #0
   28ed0:	bne	28f5c <fputs@plt+0x17dc4>
   28ed4:	ldr	r8, [sp, #20]
   28ed8:	ldr	r4, [sp, #32]
   28edc:	cmp	r4, #0
   28ee0:	beq	28f34 <fputs@plt+0x17d9c>
   28ee4:	mov	r6, #0
   28ee8:	mov	r7, #0
   28eec:	ldrd	r2, [sp, #40]	; 0x28
   28ef0:	adds	r0, r6, r8
   28ef4:	adc	r1, r7, r8, asr #31
   28ef8:	cmp	r2, r0
   28efc:	sbcs	r1, r3, r1
   28f00:	sublt	r8, r2, r6
   28f04:	strd	r6, [sp]
   28f08:	mov	r2, r8
   28f0c:	add	r1, r4, #4
   28f10:	mov	r0, r5
   28f14:	bl	1371c <fputs@plt+0x2584>
   28f18:	subs	sl, r0, #0
   28f1c:	bne	28f5c <fputs@plt+0x17dc4>
   28f20:	adds	r6, r6, r8
   28f24:	adc	r7, r7, r8, asr #31
   28f28:	ldr	r4, [r4]
   28f2c:	cmp	r4, #0
   28f30:	bne	28eec <fputs@plt+0x17d54>
   28f34:	add	r0, sp, #16
   28f38:	bl	22568 <fputs@plt+0x113d0>
   28f3c:	ldrd	r2, [sp, #128]	; 0x80
   28f40:	strd	r2, [sp]
   28f44:	ldr	r2, [sp, #12]
   28f48:	mov	r1, r9
   28f4c:	mov	r0, r5
   28f50:	bl	1371c <fputs@plt+0x2584>
   28f54:	mov	sl, r0
   28f58:	b	28e80 <fputs@plt+0x17ce8>
   28f5c:	mov	r0, r5
   28f60:	bl	136c8 <fputs@plt+0x2530>
   28f64:	mov	r2, #72	; 0x48
   28f68:	add	r1, sp, #16
   28f6c:	mov	r0, r5
   28f70:	bl	11000 <memcpy@plt>
   28f74:	b	28e80 <fputs@plt+0x17ce8>
   28f78:	ldr	r0, [r5, #32]
   28f7c:	add	r0, r0, #4
   28f80:	mov	r2, r4
   28f84:	mov	r1, r9
   28f88:	add	r0, r0, r7
   28f8c:	bl	11000 <memcpy@plt>
   28f90:	add	r9, r9, r4
   28f94:	sub	r6, r6, r4
   28f98:	ldrd	r2, [r5, #24]
   28f9c:	adds	r2, r2, r4
   28fa0:	adc	r3, r3, r4, asr #31
   28fa4:	strd	r2, [r5, #24]
   28fa8:	cmp	r6, #0
   28fac:	ble	28e6c <fputs@plt+0x17cd4>
   28fb0:	ldr	r8, [r5, #4]
   28fb4:	mov	r2, r8
   28fb8:	asr	r3, r8, #31
   28fbc:	ldrd	r0, [r5, #24]
   28fc0:	bl	7e304 <fputs@plt+0x6d16c>
   28fc4:	mov	r7, r2
   28fc8:	sub	r4, r8, r2
   28fcc:	cmp	r4, r6
   28fd0:	movge	r4, r6
   28fd4:	cmp	r2, #0
   28fd8:	bne	28f78 <fputs@plt+0x17de0>
   28fdc:	ldr	sl, [r5, #32]
   28fe0:	add	r0, r8, #4
   28fe4:	bl	28dd8 <fputs@plt+0x17c40>
   28fe8:	cmp	r0, #0
   28fec:	beq	29008 <fputs@plt+0x17e70>
   28ff0:	str	fp, [r0]
   28ff4:	cmp	sl, #0
   28ff8:	strne	r0, [sl]
   28ffc:	streq	r0, [r5, #16]
   29000:	str	r0, [r5, #32]
   29004:	b	28f78 <fputs@plt+0x17de0>
   29008:	ldr	sl, [pc]	; 29010 <fputs@plt+0x17e78>
   2900c:	b	28e80 <fputs@plt+0x17ce8>
   29010:	andeq	r0, r0, sl, lsl #24
   29014:	push	{r4, r5, r6, lr}
   29018:	mov	r4, r0
   2901c:	mov	r5, r1
   29020:	bl	28900 <fputs@plt+0x17768>
   29024:	cmp	r0, #0
   29028:	bne	2903c <fputs@plt+0x17ea4>
   2902c:	mov	r0, r4
   29030:	mov	r1, r5
   29034:	bl	13990 <fputs@plt+0x27f8>
   29038:	pop	{r4, r5, r6, pc}
   2903c:	mov	r0, #0
   29040:	pop	{r4, r5, r6, pc}
   29044:	push	{r4, r5, r6, lr}
   29048:	mov	r5, r0
   2904c:	mov	r4, r1
   29050:	bl	28900 <fputs@plt+0x17768>
   29054:	cmp	r0, #0
   29058:	bne	29070 <fputs@plt+0x17ed8>
   2905c:	bic	r2, r4, r4, asr #31
   29060:	asr	r3, r2, #31
   29064:	mov	r0, r5
   29068:	bl	259d0 <fputs@plt+0x14838>
   2906c:	pop	{r4, r5, r6, pc}
   29070:	mov	r0, #0
   29074:	pop	{r4, r5, r6, pc}
   29078:	push	{r4, r6, r7, lr}
   2907c:	mov	r4, r0
   29080:	mov	r6, r2
   29084:	mov	r7, r3
   29088:	bl	28900 <fputs@plt+0x17768>
   2908c:	cmp	r0, #0
   29090:	bne	290a8 <fputs@plt+0x17f10>
   29094:	mov	r2, r6
   29098:	mov	r3, r7
   2909c:	mov	r0, r4
   290a0:	bl	259d0 <fputs@plt+0x14838>
   290a4:	pop	{r4, r6, r7, pc}
   290a8:	mov	r0, #0
   290ac:	pop	{r4, r6, r7, pc}
   290b0:	push	{r4, r5, r6, lr}
   290b4:	mov	r5, r3
   290b8:	ldrb	r3, [r0, #69]	; 0x45
   290bc:	cmp	r3, #0
   290c0:	bne	2910c <fputs@plt+0x17f74>
   290c4:	mov	r3, r5
   290c8:	mov	r5, r1
   290cc:	mov	r4, r0
   290d0:	ldr	r1, [r0, #288]	; 0x120
   290d4:	cmp	r1, r5
   290d8:	bhi	290e8 <fputs@plt+0x17f50>
   290dc:	ldr	r1, [r0, #292]	; 0x124
   290e0:	cmp	r1, r5
   290e4:	bhi	29114 <fputs@plt+0x17f7c>
   290e8:	mov	r0, r5
   290ec:	bl	29078 <fputs@plt+0x17ee0>
   290f0:	subs	r6, r0, #0
   290f4:	beq	29100 <fputs@plt+0x17f68>
   290f8:	mov	r0, r6
   290fc:	pop	{r4, r5, r6, pc}
   29100:	mov	r0, r4
   29104:	bl	13af4 <fputs@plt+0x295c>
   29108:	b	290f8 <fputs@plt+0x17f60>
   2910c:	mov	r6, #0
   29110:	b	290f8 <fputs@plt+0x17f60>
   29114:	bl	13b5c <fputs@plt+0x29c4>
   29118:	subs	r6, r0, #0
   2911c:	beq	290f8 <fputs@plt+0x17f60>
   29120:	add	r3, r4, #260	; 0x104
   29124:	ldrh	r2, [r3]
   29128:	mov	r1, r5
   2912c:	mov	r0, r6
   29130:	bl	11000 <memcpy@plt>
   29134:	mov	r1, r5
   29138:	mov	r0, r4
   2913c:	bl	1fc00 <fputs@plt+0xea68>
   29140:	b	290f8 <fputs@plt+0x17f60>
   29144:	push	{r4, r5, r6, lr}
   29148:	cmp	r1, #0
   2914c:	beq	29188 <fputs@plt+0x17ff0>
   29150:	ldr	ip, [r0, #288]	; 0x120
   29154:	cmp	ip, r1
   29158:	bhi	29180 <fputs@plt+0x17fe8>
   2915c:	ldr	ip, [r0, #292]	; 0x124
   29160:	cmp	ip, r1
   29164:	bls	29180 <fputs@plt+0x17fe8>
   29168:	add	ip, r0, #260	; 0x104
   2916c:	ldrh	r4, [ip]
   29170:	mov	r5, #0
   29174:	cmp	r3, r5
   29178:	cmpeq	r2, r4
   2917c:	bls	29190 <fputs@plt+0x17ff8>
   29180:	bl	290b0 <fputs@plt+0x17f18>
   29184:	pop	{r4, r5, r6, pc}
   29188:	bl	13b5c <fputs@plt+0x29c4>
   2918c:	pop	{r4, r5, r6, pc}
   29190:	mov	r0, r1
   29194:	pop	{r4, r5, r6, pc}
   29198:	push	{r4, r5, r6, lr}
   2919c:	mov	r5, r0
   291a0:	mov	r6, r1
   291a4:	bl	29144 <fputs@plt+0x17fac>
   291a8:	subs	r4, r0, #0
   291ac:	beq	291b8 <fputs@plt+0x18020>
   291b0:	mov	r0, r4
   291b4:	pop	{r4, r5, r6, pc}
   291b8:	mov	r1, r6
   291bc:	mov	r0, r5
   291c0:	bl	1fc00 <fputs@plt+0xea68>
   291c4:	b	291b0 <fputs@plt+0x18018>
   291c8:	push	{r4, r5, r6, lr}
   291cc:	mov	r4, r0
   291d0:	mov	r6, r2
   291d4:	ldr	r3, [r0, #24]
   291d8:	cmp	r3, r1
   291dc:	bge	29248 <fputs@plt+0x180b0>
   291e0:	cmp	r1, #32
   291e4:	movge	r5, r1
   291e8:	movlt	r5, #32
   291ec:	cmp	r2, #0
   291f0:	cmpne	r3, #0
   291f4:	ble	29208 <fputs@plt+0x18070>
   291f8:	ldr	r1, [r0, #16]
   291fc:	ldr	r2, [r0, #20]
   29200:	cmp	r1, r2
   29204:	beq	29298 <fputs@plt+0x18100>
   29208:	cmp	r3, #0
   2920c:	ble	2921c <fputs@plt+0x18084>
   29210:	ldr	r1, [r4, #20]
   29214:	ldr	r0, [r4, #32]
   29218:	bl	1fc00 <fputs@plt+0xea68>
   2921c:	mov	r2, r5
   29220:	asr	r3, r5, #31
   29224:	ldr	r0, [r4, #32]
   29228:	bl	13c08 <fputs@plt+0x2a70>
   2922c:	str	r0, [r4, #20]
   29230:	ldr	r1, [r4, #20]
   29234:	cmp	r1, #0
   29238:	beq	292b8 <fputs@plt+0x18120>
   2923c:	ldr	r0, [r4, #32]
   29240:	bl	13a8c <fputs@plt+0x28f4>
   29244:	str	r0, [r4, #24]
   29248:	cmp	r6, #0
   2924c:	beq	29270 <fputs@plt+0x180d8>
   29250:	ldr	r1, [r4, #16]
   29254:	cmp	r1, #0
   29258:	beq	29270 <fputs@plt+0x180d8>
   2925c:	ldr	r0, [r4, #20]
   29260:	cmp	r1, r0
   29264:	beq	29270 <fputs@plt+0x180d8>
   29268:	ldr	r2, [r4, #12]
   2926c:	bl	11000 <memcpy@plt>
   29270:	ldrh	r3, [r4, #8]
   29274:	tst	r3, #1024	; 0x400
   29278:	bne	292d4 <fputs@plt+0x1813c>
   2927c:	ldr	r3, [r4, #20]
   29280:	str	r3, [r4, #16]
   29284:	ldrh	r3, [r4, #8]
   29288:	bic	r3, r3, #7168	; 0x1c00
   2928c:	strh	r3, [r4, #8]
   29290:	mov	r0, #0
   29294:	pop	{r4, r5, r6, pc}
   29298:	mov	r2, r5
   2929c:	asr	r3, r5, #31
   292a0:	ldr	r0, [r0, #32]
   292a4:	bl	29198 <fputs@plt+0x18000>
   292a8:	str	r0, [r4, #20]
   292ac:	str	r0, [r4, #16]
   292b0:	mov	r6, #0
   292b4:	b	29230 <fputs@plt+0x18098>
   292b8:	mov	r0, r4
   292bc:	bl	219f0 <fputs@plt+0x10858>
   292c0:	mov	r3, #0
   292c4:	str	r3, [r4, #16]
   292c8:	str	r3, [r4, #24]
   292cc:	mov	r0, #7
   292d0:	pop	{r4, r5, r6, pc}
   292d4:	ldr	r3, [r4, #36]	; 0x24
   292d8:	ldr	r0, [r4, #16]
   292dc:	blx	r3
   292e0:	b	2927c <fputs@plt+0x180e4>
   292e4:	ldr	r3, [r0, #24]
   292e8:	cmp	r3, r1
   292ec:	blt	2930c <fputs@plt+0x18174>
   292f0:	ldr	r3, [r0, #20]
   292f4:	str	r3, [r0, #16]
   292f8:	ldrh	r3, [r0, #8]
   292fc:	and	r3, r3, #13
   29300:	strh	r3, [r0, #8]
   29304:	mov	r0, #0
   29308:	bx	lr
   2930c:	push	{r4, lr}
   29310:	mov	r2, #0
   29314:	bl	291c8 <fputs@plt+0x18030>
   29318:	pop	{r4, pc}
   2931c:	push	{r4, r5, r6, lr}
   29320:	ldr	r4, [r0, #8]
   29324:	subs	r6, r1, #0
   29328:	ble	2936c <fputs@plt+0x181d4>
   2932c:	mov	r5, r0
   29330:	mov	r1, r6
   29334:	mov	r0, r4
   29338:	bl	292e4 <fputs@plt+0x1814c>
   2933c:	mov	r3, #8192	; 0x2000
   29340:	strh	r3, [r4, #8]
   29344:	ldr	r3, [r5, #4]
   29348:	str	r3, [r4]
   2934c:	ldr	r0, [r4, #16]
   29350:	cmp	r0, #0
   29354:	beq	29364 <fputs@plt+0x181cc>
   29358:	mov	r2, r6
   2935c:	mov	r1, #0
   29360:	bl	10f64 <memset@plt>
   29364:	ldr	r0, [r4, #16]
   29368:	pop	{r4, r5, r6, pc}
   2936c:	mov	r0, r4
   29370:	bl	219f0 <fputs@plt+0x10858>
   29374:	mov	r3, #0
   29378:	str	r3, [r4, #16]
   2937c:	b	29364 <fputs@plt+0x181cc>
   29380:	ldr	r3, [r0, #8]
   29384:	ldrh	r2, [r3, #8]
   29388:	tst	r2, #8192	; 0x2000
   2938c:	beq	29398 <fputs@plt+0x18200>
   29390:	ldr	r0, [r3, #16]
   29394:	bx	lr
   29398:	push	{r4, lr}
   2939c:	bl	2931c <fputs@plt+0x18184>
   293a0:	pop	{r4, pc}
   293a4:	push	{r4, lr}
   293a8:	mov	r4, r0
   293ac:	mov	r1, #0
   293b0:	bl	29380 <fputs@plt+0x181e8>
   293b4:	cmp	r0, #0
   293b8:	beq	293cc <fputs@plt+0x18234>
   293bc:	ldrd	r2, [r0]
   293c0:	mov	r0, r4
   293c4:	bl	2756c <fputs@plt+0x163d4>
   293c8:	pop	{r4, pc}
   293cc:	mov	r2, #0
   293d0:	mov	r3, #0
   293d4:	b	293c0 <fputs@plt+0x18228>
   293d8:	push	{r4, r5, r6, lr}
   293dc:	mov	r4, r1
   293e0:	mov	r5, r2
   293e4:	mov	r1, #8
   293e8:	bl	29380 <fputs@plt+0x181e8>
   293ec:	cmp	r4, #0
   293f0:	beq	29414 <fputs@plt+0x1827c>
   293f4:	ldr	r3, [r5]
   293f8:	ldrh	r3, [r3, #8]
   293fc:	and	r2, r3, #31
   29400:	ldr	r3, [pc, #40]	; 29430 <fputs@plt+0x18298>
   29404:	add	r3, r3, r2
   29408:	ldrb	r3, [r3, #3076]	; 0xc04
   2940c:	cmp	r3, #5
   29410:	popeq	{r4, r5, r6, pc}
   29414:	cmp	r0, #0
   29418:	popeq	{r4, r5, r6, pc}
   2941c:	ldrd	r2, [r0]
   29420:	adds	r2, r2, #1
   29424:	adc	r3, r3, #0
   29428:	strd	r2, [r0]
   2942c:	pop	{r4, r5, r6, pc}
   29430:			; <UNDEFINED> instruction: 0x000813b0
   29434:	push	{r4, r5, r6, lr}
   29438:	mov	r5, r0
   2943c:	mov	r1, #0
   29440:	bl	29380 <fputs@plt+0x181e8>
   29444:	subs	r4, r0, #0
   29448:	popeq	{r4, r5, r6, pc}
   2944c:	ldrd	r0, [r4, #16]
   29450:	cmp	r0, #1
   29454:	sbcs	r3, r1, #0
   29458:	poplt	{r4, r5, r6, pc}
   2945c:	bl	7e2a4 <fputs@plt+0x6d10c>
   29460:	vldr	d0, [r4]
   29464:	vmov	d7, r0, r1
   29468:	vdiv.f64	d0, d0, d7
   2946c:	mov	r0, r5
   29470:	bl	274ec <fputs@plt+0x16354>
   29474:	pop	{r4, r5, r6, pc}
   29478:	push	{r4, lr}
   2947c:	mov	r4, r0
   29480:	mov	r1, #0
   29484:	bl	29380 <fputs@plt+0x181e8>
   29488:	cmp	r0, #0
   2948c:	vldrne	d0, [r0]
   29490:	vldreq	d0, [pc, #8]	; 294a0 <fputs@plt+0x18308>
   29494:	mov	r0, r4
   29498:	bl	274ec <fputs@plt+0x16354>
   2949c:	pop	{r4, pc}
	...
   294a8:	push	{r4, r5, r6, r7, r8, lr}
   294ac:	mov	r5, r2
   294b0:	mov	r1, #32
   294b4:	bl	29380 <fputs@plt+0x181e8>
   294b8:	mov	r4, r0
   294bc:	ldr	r0, [r5]
   294c0:	bl	27b30 <fputs@plt+0x16998>
   294c4:	cmp	r4, #0
   294c8:	cmpne	r0, #5
   294cc:	popeq	{r4, r5, r6, r7, r8, pc}
   294d0:	ldrd	r2, [r4, #16]
   294d4:	adds	r2, r2, #1
   294d8:	adc	r3, r3, #0
   294dc:	strd	r2, [r4, #16]
   294e0:	cmp	r0, #1
   294e4:	beq	29508 <fputs@plt+0x18370>
   294e8:	ldr	r0, [r5]
   294ec:	bl	17050 <fputs@plt+0x5eb8>
   294f0:	vldr	d7, [r4]
   294f4:	vadd.f64	d0, d7, d0
   294f8:	vstr	d0, [r4]
   294fc:	mov	r3, #1
   29500:	strb	r3, [r4, #25]
   29504:	pop	{r4, r5, r6, r7, r8, pc}
   29508:	ldr	r0, [r5]
   2950c:	bl	16f98 <fputs@plt+0x5e00>
   29510:	mov	r6, r0
   29514:	mov	r7, r1
   29518:	bl	7e2a4 <fputs@plt+0x6d10c>
   2951c:	vldr	d7, [r4]
   29520:	vmov	d6, r0, r1
   29524:	vadd.f64	d7, d7, d6
   29528:	vstr	d7, [r4]
   2952c:	ldrb	r2, [r4, #25]
   29530:	ldrb	r3, [r4, #24]
   29534:	orrs	r3, r2, r3
   29538:	popne	{r4, r5, r6, r7, r8, pc}
   2953c:	mov	r2, r6
   29540:	mov	r3, r7
   29544:	add	r0, r4, #8
   29548:	bl	15150 <fputs@plt+0x3fb8>
   2954c:	cmp	r0, #0
   29550:	movne	r3, #1
   29554:	strbne	r3, [r4, #24]
   29558:	pop	{r4, r5, r6, r7, r8, pc}
   2955c:	push	{r4, r5, r6, lr}
   29560:	ldrh	r3, [r0, #8]
   29564:	tst	r3, #16384	; 0x4000
   29568:	moveq	r5, #0
   2956c:	beq	2959c <fputs@plt+0x18404>
   29570:	mov	r4, r0
   29574:	ldr	r1, [r0, #12]
   29578:	ldr	r3, [r0]
   2957c:	add	r1, r1, r3
   29580:	mov	r2, #1
   29584:	cmp	r1, r2
   29588:	movlt	r1, r2
   2958c:	bl	291c8 <fputs@plt+0x18030>
   29590:	subs	r5, r0, #0
   29594:	movne	r5, #7
   29598:	beq	295a4 <fputs@plt+0x1840c>
   2959c:	mov	r0, r5
   295a0:	pop	{r4, r5, r6, pc}
   295a4:	ldr	r0, [r4, #16]
   295a8:	ldr	r3, [r4, #12]
   295ac:	ldr	r2, [r4]
   295b0:	mov	r1, #0
   295b4:	add	r0, r0, r3
   295b8:	bl	10f64 <memset@plt>
   295bc:	ldr	r3, [r4, #12]
   295c0:	ldr	r2, [r4]
   295c4:	add	r3, r3, r2
   295c8:	str	r3, [r4, #12]
   295cc:	ldrh	r3, [r4, #8]
   295d0:	bic	r3, r3, #16896	; 0x4200
   295d4:	strh	r3, [r4, #8]
   295d8:	b	2959c <fputs@plt+0x18404>
   295dc:	push	{r4, lr}
   295e0:	mov	r4, r0
   295e4:	ldrh	r3, [r0, #8]
   295e8:	tst	r3, #16384	; 0x4000
   295ec:	bne	2963c <fputs@plt+0x184a4>
   295f0:	ldrh	r3, [r4, #8]
   295f4:	tst	r3, #18
   295f8:	beq	29670 <fputs@plt+0x184d8>
   295fc:	ldr	r3, [r4, #24]
   29600:	cmp	r3, #0
   29604:	beq	29618 <fputs@plt+0x18480>
   29608:	ldr	r2, [r4, #16]
   2960c:	ldr	r3, [r4, #20]
   29610:	cmp	r2, r3
   29614:	beq	29670 <fputs@plt+0x184d8>
   29618:	ldr	r1, [r4, #12]
   2961c:	mov	r2, #1
   29620:	add	r1, r1, #2
   29624:	mov	r0, r4
   29628:	bl	291c8 <fputs@plt+0x18030>
   2962c:	cmp	r0, #0
   29630:	beq	29644 <fputs@plt+0x184ac>
   29634:	mov	r0, #7
   29638:	pop	{r4, pc}
   2963c:	bl	2955c <fputs@plt+0x183c4>
   29640:	b	295f0 <fputs@plt+0x18458>
   29644:	ldr	r1, [r4, #16]
   29648:	ldr	r3, [r4, #12]
   2964c:	mov	r2, #0
   29650:	strb	r2, [r1, r3]
   29654:	ldr	r3, [r4, #16]
   29658:	ldr	r1, [r4, #12]
   2965c:	add	r3, r3, r1
   29660:	strb	r2, [r3, #1]
   29664:	ldrh	r3, [r4, #8]
   29668:	orr	r3, r3, #512	; 0x200
   2966c:	strh	r3, [r4, #8]
   29670:	ldrh	r3, [r4, #8]
   29674:	bic	r3, r3, #4096	; 0x1000
   29678:	strh	r3, [r4, #8]
   2967c:	mov	r0, #0
   29680:	pop	{r4, pc}
   29684:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29688:	mov	r5, r0
   2968c:	ldr	r7, [sp, #32]
   29690:	subs	r9, r1, #0
   29694:	beq	296f0 <fputs@plt+0x18558>
   29698:	mov	r4, r2
   2969c:	mov	r8, r3
   296a0:	ldr	r3, [r0, #32]
   296a4:	cmp	r3, #0
   296a8:	ldrne	r6, [r3, #92]	; 0x5c
   296ac:	ldreq	r6, [pc, #604]	; 29910 <fputs@plt+0x18778>
   296b0:	cmp	r8, #0
   296b4:	beq	29834 <fputs@plt+0x1869c>
   296b8:	cmp	r2, #0
   296bc:	movge	sl, #2
   296c0:	bge	29840 <fputs@plt+0x186a8>
   296c4:	cmp	r8, #1
   296c8:	movne	sl, #2
   296cc:	bne	29700 <fputs@plt+0x18568>
   296d0:	mov	r0, r9
   296d4:	bl	1b3e0 <fputs@plt+0xa248>
   296d8:	mov	r4, r0
   296dc:	cmp	r6, r0
   296e0:	addlt	r4, r6, #1
   296e4:	movlt	sl, #2
   296e8:	movge	sl, #2
   296ec:	b	29748 <fputs@plt+0x185b0>
   296f0:	bl	219f0 <fputs@plt+0x10858>
   296f4:	mov	r0, #0
   296f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   296fc:	mov	sl, #16
   29700:	cmp	r6, #0
   29704:	blt	2976c <fputs@plt+0x185d4>
   29708:	ldrb	r2, [r9]
   2970c:	ldrb	r3, [r9, #1]
   29710:	orrs	r3, r2, r3
   29714:	moveq	r4, #0
   29718:	beq	29748 <fputs@plt+0x185b0>
   2971c:	mov	r2, r9
   29720:	mov	r4, #0
   29724:	add	r4, r4, #2
   29728:	cmp	r6, r4
   2972c:	blt	29748 <fputs@plt+0x185b0>
   29730:	mov	r3, r2
   29734:	ldrb	r1, [r2, #2]
   29738:	add	r2, r2, #2
   2973c:	ldrb	r3, [r3, #3]
   29740:	orrs	r3, r1, r3
   29744:	bne	29724 <fputs@plt+0x1858c>
   29748:	orr	sl, sl, #512	; 0x200
   2974c:	cmn	r7, #1
   29750:	bne	29848 <fputs@plt+0x186b0>
   29754:	cmp	r8, #1
   29758:	moveq	r3, #1
   2975c:	movne	r3, #2
   29760:	mov	r7, r4
   29764:	add	r4, r4, r3
   29768:	b	29778 <fputs@plt+0x185e0>
   2976c:	mov	r4, #0
   29770:	b	29748 <fputs@plt+0x185b0>
   29774:	mov	r7, r4
   29778:	cmp	r6, r7
   2977c:	bge	29788 <fputs@plt+0x185f0>
   29780:	mov	r0, #18
   29784:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29788:	cmp	r4, #32
   2978c:	movge	r1, r4
   29790:	movlt	r1, #32
   29794:	mov	r0, r5
   29798:	bl	292e4 <fputs@plt+0x1814c>
   2979c:	cmp	r0, #0
   297a0:	beq	297ac <fputs@plt+0x18614>
   297a4:	mov	r0, #7
   297a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   297ac:	mov	r2, r4
   297b0:	mov	r1, r9
   297b4:	ldr	r0, [r5, #16]
   297b8:	bl	11000 <memcpy@plt>
   297bc:	mov	r4, r7
   297c0:	b	29874 <fputs@plt+0x186dc>
   297c4:	mov	r0, r5
   297c8:	bl	21754 <fputs@plt+0x105bc>
   297cc:	str	r9, [r5, #16]
   297d0:	str	r9, [r5, #20]
   297d4:	mov	r1, r9
   297d8:	ldr	r0, [r5, #32]
   297dc:	bl	13a8c <fputs@plt+0x28f4>
   297e0:	str	r0, [r5, #24]
   297e4:	b	29874 <fputs@plt+0x186dc>
   297e8:	ldr	r2, [r5, #12]
   297ec:	sub	r2, r2, #2
   297f0:	str	r2, [r5, #12]
   297f4:	ldr	r0, [r5, #16]
   297f8:	add	r1, r0, #2
   297fc:	bl	110d8 <memmove@plt>
   29800:	ldr	r1, [r5, #16]
   29804:	ldr	r3, [r5, #12]
   29808:	mov	r2, #0
   2980c:	strb	r2, [r1, r3]
   29810:	ldr	r3, [r5, #16]
   29814:	ldr	r1, [r5, #12]
   29818:	add	r3, r3, r1
   2981c:	strb	r2, [r3, #1]
   29820:	ldrh	r3, [r5, #8]
   29824:	orr	r3, r3, #512	; 0x200
   29828:	strh	r3, [r5, #8]
   2982c:	strb	r7, [r5, #10]
   29830:	b	298ec <fputs@plt+0x18754>
   29834:	cmp	r2, #0
   29838:	movge	sl, #16
   2983c:	blt	296fc <fputs@plt+0x18564>
   29840:	cmn	r7, #1
   29844:	beq	29774 <fputs@plt+0x185dc>
   29848:	ldr	r3, [pc, #196]	; 29914 <fputs@plt+0x1877c>
   2984c:	cmp	r7, r3
   29850:	beq	297c4 <fputs@plt+0x1862c>
   29854:	mov	r0, r5
   29858:	bl	21754 <fputs@plt+0x105bc>
   2985c:	str	r9, [r5, #16]
   29860:	str	r7, [r5, #36]	; 0x24
   29864:	cmp	r7, #0
   29868:	moveq	r7, #2048	; 0x800
   2986c:	movne	r7, #1024	; 0x400
   29870:	orr	sl, r7, sl
   29874:	str	r4, [r5, #12]
   29878:	strh	sl, [r5, #8]
   2987c:	cmp	r8, #0
   29880:	beq	298e4 <fputs@plt+0x1874c>
   29884:	strb	r8, [r5, #10]
   29888:	cmp	r8, #1
   2988c:	beq	298ec <fputs@plt+0x18754>
   29890:	cmp	r4, #1
   29894:	ble	298ec <fputs@plt+0x18754>
   29898:	ldr	r2, [r5, #16]
   2989c:	ldrb	r3, [r2]
   298a0:	ldrb	r2, [r2, #1]
   298a4:	cmp	r3, #254	; 0xfe
   298a8:	cmpeq	r2, #255	; 0xff
   298ac:	bne	298fc <fputs@plt+0x18764>
   298b0:	cmp	r3, #255	; 0xff
   298b4:	cmpeq	r2, #254	; 0xfe
   298b8:	moveq	r3, #1
   298bc:	movne	r3, #0
   298c0:	cmp	r3, #0
   298c4:	moveq	r7, #3
   298c8:	movne	r7, #2
   298cc:	mov	r0, r5
   298d0:	bl	295dc <fputs@plt+0x18444>
   298d4:	cmp	r0, #0
   298d8:	beq	297e8 <fputs@plt+0x18650>
   298dc:	mov	r0, #7
   298e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   298e4:	mov	r3, #1
   298e8:	strb	r3, [r5, #10]
   298ec:	cmp	r6, r4
   298f0:	movlt	r0, #18
   298f4:	movge	r0, #0
   298f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   298fc:	cmp	r2, #254	; 0xfe
   29900:	cmpeq	r3, #255	; 0xff
   29904:	bne	298ec <fputs@plt+0x18754>
   29908:	mov	r7, #2
   2990c:	b	298cc <fputs@plt+0x18734>
   29910:	blcc	fe6dc118 <stderr@@GLIBC_2.4+0xfe6413a8>
   29914:	andeq	r3, r1, r8, ror r9
   29918:	cmp	r0, #0
   2991c:	bxeq	lr
   29920:	push	{lr}		; (str lr, [sp, #-4]!)
   29924:	sub	sp, sp, #12
   29928:	mov	ip, r2
   2992c:	mov	r2, r1
   29930:	ldr	r1, [sp, #16]
   29934:	str	r1, [sp]
   29938:	mov	r1, ip
   2993c:	bl	29684 <fputs@plt+0x184ec>
   29940:	add	sp, sp, #12
   29944:	pop	{pc}		; (ldr pc, [sp], #4)
   29948:	push	{r4, r5, r6, lr}
   2994c:	sub	sp, sp, #8
   29950:	ldr	r4, [r0]
   29954:	ldr	r6, [r0, #80]	; 0x50
   29958:	ldr	r3, [r0, #44]	; 0x2c
   2995c:	cmp	r3, #0
   29960:	beq	299cc <fputs@plt+0x18834>
   29964:	mov	r5, r0
   29968:	ldrb	r3, [r4, #70]	; 0x46
   2996c:	add	r3, r3, #1
   29970:	strb	r3, [r4, #70]	; 0x46
   29974:	bl	13918 <fputs@plt+0x2780>
   29978:	ldr	r3, [r4, #240]	; 0xf0
   2997c:	cmp	r3, #0
   29980:	beq	299bc <fputs@plt+0x18824>
   29984:	ldr	r2, [r5, #44]	; 0x2c
   29988:	ldr	r0, [r4, #240]	; 0xf0
   2998c:	mvn	r1, #0
   29990:	str	r1, [sp]
   29994:	mov	r3, #1
   29998:	bl	29918 <fputs@plt+0x18780>
   2999c:	bl	13938 <fputs@plt+0x27a0>
   299a0:	ldrb	r3, [r4, #70]	; 0x46
   299a4:	sub	r3, r3, #1
   299a8:	strb	r3, [r4, #70]	; 0x46
   299ac:	str	r6, [r4, #52]	; 0x34
   299b0:	mov	r0, r6
   299b4:	add	sp, sp, #8
   299b8:	pop	{r4, r5, r6, pc}
   299bc:	mov	r0, r4
   299c0:	bl	1c1d0 <fputs@plt+0xb038>
   299c4:	str	r0, [r4, #240]	; 0xf0
   299c8:	b	29984 <fputs@plt+0x187ec>
   299cc:	mov	r1, r6
   299d0:	mov	r0, r4
   299d4:	bl	21a4c <fputs@plt+0x108b4>
   299d8:	b	299b0 <fputs@plt+0x18818>
   299dc:	push	{lr}		; (str lr, [sp, #-4]!)
   299e0:	sub	sp, sp, #12
   299e4:	mov	r3, #1
   299e8:	str	r3, [r0, #20]
   299ec:	strb	r3, [r0, #25]
   299f0:	ldr	r0, [r0]
   299f4:	mvn	ip, #0
   299f8:	str	ip, [sp]
   299fc:	bl	29684 <fputs@plt+0x184ec>
   29a00:	add	sp, sp, #12
   29a04:	pop	{pc}		; (ldr pc, [sp], #4)
   29a08:	push	{r4, r5, r6, lr}
   29a0c:	sub	sp, sp, #144	; 0x90
   29a10:	mov	r4, r0
   29a14:	mov	r6, r1
   29a18:	mov	r5, r2
   29a1c:	mov	r2, #44	; 0x2c
   29a20:	mov	r1, #0
   29a24:	mov	r0, sp
   29a28:	bl	10f64 <memset@plt>
   29a2c:	add	lr, sp, #96	; 0x60
   29a30:	mov	ip, r4
   29a34:	ldm	ip!, {r0, r1, r2, r3}
   29a38:	stmia	lr!, {r0, r1, r2, r3}
   29a3c:	ldm	ip!, {r0, r1, r2, r3}
   29a40:	stmia	lr!, {r0, r1, r2, r3}
   29a44:	ldm	ip, {r0, r1, r2, r3}
   29a48:	stm	lr, {r0, r1, r2, r3}
   29a4c:	add	r0, sp, #96	; 0x60
   29a50:	bl	136b0 <fputs@plt+0x2518>
   29a54:	ldr	r3, [sp, #104]	; 0x68
   29a58:	sub	r3, r3, #1968	; 0x7b0
   29a5c:	sub	r3, r3, #3
   29a60:	cmp	r3, #66	; 0x42
   29a64:	bls	29b80 <fputs@plt+0x189e8>
   29a68:	mov	r3, #2000	; 0x7d0
   29a6c:	str	r3, [sp, #104]	; 0x68
   29a70:	mov	r3, #1
   29a74:	str	r3, [sp, #108]	; 0x6c
   29a78:	str	r3, [sp, #112]	; 0x70
   29a7c:	mov	r3, #0
   29a80:	str	r3, [sp, #116]	; 0x74
   29a84:	str	r3, [sp, #120]	; 0x78
   29a88:	mov	r2, #0
   29a8c:	mov	r3, #0
   29a90:	strd	r2, [sp, #128]	; 0x80
   29a94:	mov	r3, #0
   29a98:	str	r3, [sp, #124]	; 0x7c
   29a9c:	strb	r3, [sp, #138]	; 0x8a
   29aa0:	add	r0, sp, #96	; 0x60
   29aa4:	bl	132c0 <fputs@plt+0x2128>
   29aa8:	mov	r2, #1000	; 0x3e8
   29aac:	mov	r3, #0
   29ab0:	ldrd	r0, [sp, #96]	; 0x60
   29ab4:	bl	7e304 <fputs@plt+0x6d16c>
   29ab8:	ldr	r3, [pc, #264]	; 29bc8 <fputs@plt+0x18a30>
   29abc:	add	r3, r0, r3
   29ac0:	add	r0, sp, #144	; 0x90
   29ac4:	str	r3, [r0, #-100]!	; 0xffffff9c
   29ac8:	bl	10ebc <localtime@plt>
   29acc:	ldr	r3, [pc, #248]	; 29bcc <fputs@plt+0x18a34>
   29ad0:	ldr	r3, [r3, #268]	; 0x10c
   29ad4:	cmp	r3, #0
   29ad8:	bne	29b9c <fputs@plt+0x18a04>
   29adc:	cmp	r0, #0
   29ae0:	beq	29b9c <fputs@plt+0x18a04>
   29ae4:	mov	lr, sp
   29ae8:	mov	ip, r0
   29aec:	ldm	ip!, {r0, r1, r2, r3}
   29af0:	stmia	lr!, {r0, r1, r2, r3}
   29af4:	ldm	ip!, {r0, r1, r2, r3}
   29af8:	stmia	lr!, {r0, r1, r2, r3}
   29afc:	ldm	ip, {r0, r1, r2}
   29b00:	stm	lr, {r0, r1, r2}
   29b04:	ldr	r3, [sp, #20]
   29b08:	add	r3, r3, #1888	; 0x760
   29b0c:	add	r3, r3, #12
   29b10:	str	r3, [sp, #56]	; 0x38
   29b14:	ldr	r3, [sp, #16]
   29b18:	add	r3, r3, #1
   29b1c:	str	r3, [sp, #60]	; 0x3c
   29b20:	ldr	r3, [sp, #12]
   29b24:	str	r3, [sp, #64]	; 0x40
   29b28:	ldr	r3, [sp, #8]
   29b2c:	str	r3, [sp, #68]	; 0x44
   29b30:	ldr	r3, [sp, #4]
   29b34:	str	r3, [sp, #72]	; 0x48
   29b38:	vldr	s15, [sp]
   29b3c:	vcvt.f64.s32	d7, s15
   29b40:	vstr	d7, [sp, #80]	; 0x50
   29b44:	mov	r3, #1
   29b48:	strb	r3, [sp, #88]	; 0x58
   29b4c:	strb	r3, [sp, #89]	; 0x59
   29b50:	mov	r4, #0
   29b54:	strb	r4, [sp, #90]	; 0x5a
   29b58:	strb	r4, [sp, #91]	; 0x5b
   29b5c:	add	r0, sp, #48	; 0x30
   29b60:	bl	132c0 <fputs@plt+0x2128>
   29b64:	str	r4, [r5]
   29b68:	ldrd	r2, [sp, #96]	; 0x60
   29b6c:	ldrd	r0, [sp, #48]	; 0x30
   29b70:	subs	r0, r0, r2
   29b74:	sbc	r1, r1, r3
   29b78:	add	sp, sp, #144	; 0x90
   29b7c:	pop	{r4, r5, r6, pc}
   29b80:	vldr	d6, [pc, #56]	; 29bc0 <fputs@plt+0x18a28>
   29b84:	vldr	d7, [sp, #128]	; 0x80
   29b88:	vadd.f64	d7, d7, d6
   29b8c:	vcvt.s32.f64	s14, d7
   29b90:	vcvt.f64.s32	d7, s14
   29b94:	vstr	d7, [sp, #128]	; 0x80
   29b98:	b	29a94 <fputs@plt+0x188fc>
   29b9c:	mvn	r2, #0
   29ba0:	ldr	r1, [pc, #40]	; 29bd0 <fputs@plt+0x18a38>
   29ba4:	mov	r0, r6
   29ba8:	bl	299dc <fputs@plt+0x18844>
   29bac:	mov	r3, #1
   29bb0:	str	r3, [r5]
   29bb4:	mov	r0, #0
   29bb8:	mov	r1, #0
   29bbc:	b	29b78 <fputs@plt+0x189e0>
   29bc0:	andeq	r0, r0, r0
   29bc4:	svccc	0x00e00000
   29bc8:	ldrb	r9, [ip, -r0, asr #13]
   29bcc:	andeq	sl, r9, r8, lsr r1
   29bd0:	andeq	r4, r8, r8, lsl #26
   29bd4:	push	{r4, lr}
   29bd8:	mov	r4, r0
   29bdc:	mov	r1, #0
   29be0:	bl	29380 <fputs@plt+0x181e8>
   29be4:	cmp	r0, #0
   29be8:	popeq	{r4, pc}
   29bec:	ldrd	r2, [r0, #16]
   29bf0:	cmp	r2, #1
   29bf4:	sbcs	r3, r3, #0
   29bf8:	poplt	{r4, pc}
   29bfc:	ldrb	r3, [r0, #24]
   29c00:	cmp	r3, #0
   29c04:	bne	29c24 <fputs@plt+0x18a8c>
   29c08:	ldrb	r3, [r0, #25]
   29c0c:	cmp	r3, #0
   29c10:	bne	29c38 <fputs@plt+0x18aa0>
   29c14:	ldrd	r2, [r0, #8]
   29c18:	mov	r0, r4
   29c1c:	bl	2756c <fputs@plt+0x163d4>
   29c20:	pop	{r4, pc}
   29c24:	mvn	r2, #0
   29c28:	ldr	r1, [pc, #24]	; 29c48 <fputs@plt+0x18ab0>
   29c2c:	mov	r0, r4
   29c30:	bl	299dc <fputs@plt+0x18844>
   29c34:	pop	{r4, pc}
   29c38:	vldr	d0, [r0]
   29c3c:	mov	r0, r4
   29c40:	bl	274ec <fputs@plt+0x16354>
   29c44:	pop	{r4, pc}
   29c48:	andeq	r4, r8, r0, lsr #26
   29c4c:	push	{r4, lr}
   29c50:	mov	r4, r0
   29c54:	ldr	r0, [r2]
   29c58:	ldrh	r3, [r0, #8]
   29c5c:	and	r2, r3, #31
   29c60:	ldr	r3, [pc, #136]	; 29cf0 <fputs@plt+0x18b58>
   29c64:	add	r3, r3, r2
   29c68:	ldrb	r3, [r3, #3076]	; 0xc04
   29c6c:	cmp	r3, #1
   29c70:	beq	29c98 <fputs@plt+0x18b00>
   29c74:	cmp	r3, #5
   29c78:	beq	29ce4 <fputs@plt+0x18b4c>
   29c7c:	bl	17050 <fputs@plt+0x5eb8>
   29c80:	vcmpe.f64	d0, #0.0
   29c84:	vmrs	APSR_nzcv, fpscr
   29c88:	vnegmi.f64	d0, d0
   29c8c:	mov	r0, r4
   29c90:	bl	274ec <fputs@plt+0x16354>
   29c94:	pop	{r4, pc}
   29c98:	bl	16f98 <fputs@plt+0x5e00>
   29c9c:	cmp	r0, #0
   29ca0:	sbcs	r3, r1, #0
   29ca4:	bge	29cbc <fputs@plt+0x18b24>
   29ca8:	cmp	r1, #-2147483648	; 0x80000000
   29cac:	cmpeq	r0, #0
   29cb0:	beq	29cd0 <fputs@plt+0x18b38>
   29cb4:	rsbs	r0, r0, #0
   29cb8:	rsc	r1, r1, #0
   29cbc:	mov	r2, r0
   29cc0:	mov	r3, r1
   29cc4:	mov	r0, r4
   29cc8:	bl	2756c <fputs@plt+0x163d4>
   29ccc:	pop	{r4, pc}
   29cd0:	mvn	r2, #0
   29cd4:	ldr	r1, [pc, #24]	; 29cf4 <fputs@plt+0x18b5c>
   29cd8:	mov	r0, r4
   29cdc:	bl	299dc <fputs@plt+0x18844>
   29ce0:	pop	{r4, pc}
   29ce4:	mov	r0, r4
   29ce8:	bl	27594 <fputs@plt+0x163fc>
   29cec:	pop	{r4, pc}
   29cf0:			; <UNDEFINED> instruction: 0x000813b0
   29cf4:	andeq	r4, r8, r0, lsr #26
   29cf8:	push	{lr}		; (str lr, [sp, #-4]!)
   29cfc:	sub	sp, sp, #12
   29d00:	mov	r3, #1
   29d04:	str	r3, [r0, #20]
   29d08:	strb	r3, [r0, #25]
   29d0c:	ldr	r0, [r0]
   29d10:	mvn	r3, #0
   29d14:	str	r3, [sp]
   29d18:	mov	r3, #2
   29d1c:	bl	29684 <fputs@plt+0x184ec>
   29d20:	add	sp, sp, #12
   29d24:	pop	{pc}		; (ldr pc, [sp], #4)
   29d28:	push	{r4, lr}
   29d2c:	sub	sp, sp, #8
   29d30:	str	r1, [r0, #20]
   29d34:	mov	r3, #1
   29d38:	strb	r3, [r0, #25]
   29d3c:	ldr	r4, [r0]
   29d40:	ldrh	r3, [r4, #8]
   29d44:	tst	r3, #1
   29d48:	bne	29d54 <fputs@plt+0x18bbc>
   29d4c:	add	sp, sp, #8
   29d50:	pop	{r4, pc}
   29d54:	mov	r0, r1
   29d58:	bl	1b288 <fputs@plt+0xa0f0>
   29d5c:	mov	r3, #0
   29d60:	str	r3, [sp]
   29d64:	mov	r3, #1
   29d68:	mvn	r2, #0
   29d6c:	mov	r1, r0
   29d70:	mov	r0, r4
   29d74:	bl	29684 <fputs@plt+0x184ec>
   29d78:	b	29d4c <fputs@plt+0x18bb4>
   29d7c:	push	{r4, lr}
   29d80:	mov	r4, r0
   29d84:	ldr	r0, [r2]
   29d88:	bl	16f98 <fputs@plt+0x5e00>
   29d8c:	mov	r2, r0
   29d90:	mov	r3, r1
   29d94:	cmp	r0, #0
   29d98:	sbcs	r1, r1, #0
   29d9c:	movlt	r2, #0
   29da0:	movlt	r3, #0
   29da4:	mov	r0, r4
   29da8:	bl	27600 <fputs@plt+0x16468>
   29dac:	subs	r1, r0, #0
   29db0:	popeq	{r4, pc}
   29db4:	mov	r0, r4
   29db8:	bl	29d28 <fputs@plt+0x18b90>
   29dbc:	pop	{r4, pc}
   29dc0:	push	{lr}		; (str lr, [sp, #-4]!)
   29dc4:	sub	sp, sp, #12
   29dc8:	mov	r3, #18
   29dcc:	str	r3, [r0, #20]
   29dd0:	mov	r3, #1
   29dd4:	strb	r3, [r0, #25]
   29dd8:	ldr	r0, [r0]
   29ddc:	mov	r2, #0
   29de0:	str	r2, [sp]
   29de4:	mvn	r2, #0
   29de8:	ldr	r1, [pc, #8]	; 29df8 <fputs@plt+0x18c60>
   29dec:	bl	29684 <fputs@plt+0x184ec>
   29df0:	add	sp, sp, #12
   29df4:	pop	{pc}		; (ldr pc, [sp], #4)
   29df8:	andeq	r4, r8, r4, lsr sp
   29dfc:	push	{r4, lr}
   29e00:	mov	r4, r2
   29e04:	sub	r3, r1, #1
   29e08:	cmn	r3, #3
   29e0c:	bhi	29e14 <fputs@plt+0x18c7c>
   29e10:	blx	r1
   29e14:	cmp	r4, #0
   29e18:	beq	29e24 <fputs@plt+0x18c8c>
   29e1c:	mov	r0, r4
   29e20:	bl	29dc0 <fputs@plt+0x18c28>
   29e24:	mov	r0, #18
   29e28:	pop	{r4, pc}
   29e2c:	push	{r4, r5, r6, lr}
   29e30:	mov	r6, r0
   29e34:	ldr	r1, [r0]
   29e38:	ldr	r1, [r1, #32]
   29e3c:	ldr	r4, [r1, #92]	; 0x5c
   29e40:	asr	r5, r4, #31
   29e44:	cmp	r4, r2
   29e48:	sbcs	r1, r5, r3
   29e4c:	blt	29e6c <fputs@plt+0x18cd4>
   29e50:	mov	r0, r2
   29e54:	mov	r1, r3
   29e58:	bl	13990 <fputs@plt+0x27f8>
   29e5c:	subs	r4, r0, #0
   29e60:	beq	29e78 <fputs@plt+0x18ce0>
   29e64:	mov	r0, r4
   29e68:	pop	{r4, r5, r6, pc}
   29e6c:	bl	29dc0 <fputs@plt+0x18c28>
   29e70:	mov	r4, #0
   29e74:	b	29e64 <fputs@plt+0x18ccc>
   29e78:	mov	r0, r6
   29e7c:	bl	27664 <fputs@plt+0x164cc>
   29e80:	b	29e64 <fputs@plt+0x18ccc>
   29e84:	push	{r4, lr}
   29e88:	sub	sp, sp, #8
   29e8c:	mov	r4, r0
   29e90:	ldr	r0, [sp, #16]
   29e94:	str	r0, [sp]
   29e98:	ldr	r0, [r4]
   29e9c:	bl	29684 <fputs@plt+0x184ec>
   29ea0:	cmp	r0, #18
   29ea4:	beq	29eb0 <fputs@plt+0x18d18>
   29ea8:	add	sp, sp, #8
   29eac:	pop	{r4, pc}
   29eb0:	mov	r0, r4
   29eb4:	bl	29dc0 <fputs@plt+0x18c28>
   29eb8:	b	29ea8 <fputs@plt+0x18d10>
   29ebc:	push	{lr}		; (str lr, [sp, #-4]!)
   29ec0:	sub	sp, sp, #12
   29ec4:	str	r3, [sp]
   29ec8:	mov	r3, #0
   29ecc:	bl	29e84 <fputs@plt+0x18cec>
   29ed0:	add	sp, sp, #12
   29ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   29ed8:	push	{r4, r5, r6, r7, r8, lr}
   29edc:	mov	r5, r0
   29ee0:	mov	r4, r2
   29ee4:	ldr	r0, [r2]
   29ee8:	bl	27498 <fputs@plt+0x16300>
   29eec:	mov	r6, r0
   29ef0:	ldr	r0, [r4, #4]
   29ef4:	bl	27498 <fputs@plt+0x16300>
   29ef8:	mov	r8, r0
   29efc:	add	r4, r6, #1
   29f00:	bic	r4, r4, #1
   29f04:	ldr	r3, [r5]
   29f08:	ldr	r7, [r3, #32]
   29f0c:	add	r2, r4, #7
   29f10:	lsl	r2, r2, #3
   29f14:	asr	r3, r2, #31
   29f18:	mov	r0, r7
   29f1c:	bl	1c1a4 <fputs@plt+0xb00c>
   29f20:	subs	r1, r0, #0
   29f24:	beq	29f60 <fputs@plt+0x18dc8>
   29f28:	str	r7, [r1, #52]	; 0x34
   29f2c:	mov	r3, #0
   29f30:	str	r3, [r1]
   29f34:	str	r6, [r1, #8]
   29f38:	str	r8, [r1, #12]
   29f3c:	add	r3, r1, #56	; 0x38
   29f40:	str	r3, [r1, #24]
   29f44:	add	r4, r3, r4, lsl #2
   29f48:	str	r4, [r1, #20]
   29f4c:	ldr	r3, [pc, #24]	; 29f6c <fputs@plt+0x18dd4>
   29f50:	mov	r2, #56	; 0x38
   29f54:	mov	r0, r5
   29f58:	bl	29ebc <fputs@plt+0x18d24>
   29f5c:	pop	{r4, r5, r6, r7, r8, pc}
   29f60:	mov	r0, r5
   29f64:	bl	27664 <fputs@plt+0x164cc>
   29f68:	pop	{r4, r5, r6, r7, r8, pc}
   29f6c:	andeq	r0, r2, r8, lsl #3
   29f70:	push	{lr}		; (str lr, [sp, #-4]!)
   29f74:	sub	sp, sp, #12
   29f78:	str	r3, [sp]
   29f7c:	mov	r3, #1
   29f80:	bl	29e84 <fputs@plt+0x18cec>
   29f84:	add	sp, sp, #12
   29f88:	pop	{pc}		; (ldr pc, [sp], #4)
   29f8c:	push	{r4, lr}
   29f90:	mov	r3, #0
   29f94:	mvn	r2, #0
   29f98:	ldr	r1, [pc, #4]	; 29fa4 <fputs@plt+0x18e0c>
   29f9c:	bl	29f70 <fputs@plt+0x18dd8>
   29fa0:	pop	{r4, pc}
   29fa4:	andeq	r4, r8, r8, asr #25
   29fa8:	push	{r4, lr}
   29fac:	ldr	r3, [r2]
   29fb0:	ldrh	r3, [r3, #8]
   29fb4:	and	r2, r3, #31
   29fb8:	ldr	r3, [pc, #88]	; 2a018 <fputs@plt+0x18e80>
   29fbc:	add	r3, r3, r2
   29fc0:	ldrb	r3, [r3, #3076]	; 0xc04
   29fc4:	sub	r3, r3, #1
   29fc8:	cmp	r3, #3
   29fcc:	ldrls	pc, [pc, r3, lsl #2]
   29fd0:	b	29ffc <fputs@plt+0x18e64>
   29fd4:	andeq	sl, r2, r4
   29fd8:	andeq	r9, r2, ip, ror #31
   29fdc:	andeq	r9, r2, r4, ror #31
   29fe0:	strdeq	r9, [r2], -r4
   29fe4:	ldr	r1, [pc, #48]	; 2a01c <fputs@plt+0x18e84>
   29fe8:	b	2a008 <fputs@plt+0x18e70>
   29fec:	ldr	r1, [pc, #44]	; 2a020 <fputs@plt+0x18e88>
   29ff0:	b	2a008 <fputs@plt+0x18e70>
   29ff4:	ldr	r1, [pc, #40]	; 2a024 <fputs@plt+0x18e8c>
   29ff8:	b	2a008 <fputs@plt+0x18e70>
   29ffc:	ldr	r1, [pc, #36]	; 2a028 <fputs@plt+0x18e90>
   2a000:	b	2a008 <fputs@plt+0x18e70>
   2a004:	ldr	r1, [pc, #32]	; 2a02c <fputs@plt+0x18e94>
   2a008:	mov	r3, #0
   2a00c:	mvn	r2, #0
   2a010:	bl	29f70 <fputs@plt+0x18dd8>
   2a014:	pop	{r4, pc}
   2a018:			; <UNDEFINED> instruction: 0x000813b0
   2a01c:	andeq	r4, r8, r4, asr sp
   2a020:	andeq	r4, r8, ip, asr sp
   2a024:	andeq	r8, r8, r0, lsr #16
   2a028:	andeq	r4, r8, r4, ror #26
   2a02c:	andeq	r4, r8, ip, asr #26
   2a030:	push	{r4, lr}
   2a034:	mov	r3, #0
   2a038:	mvn	r2, #0
   2a03c:	ldr	r1, [pc, #4]	; 2a048 <fputs@plt+0x18eb0>
   2a040:	bl	29f70 <fputs@plt+0x18dd8>
   2a044:	pop	{r4, pc}
   2a048:	andeq	r2, r8, r4, lsr #32
   2a04c:	push	{r4, lr}
   2a050:	mov	r4, r0
   2a054:	ldr	r0, [r2]
   2a058:	bl	27498 <fputs@plt+0x16300>
   2a05c:	cmp	r0, #2
   2a060:	ldrls	r3, [pc, #28]	; 2a084 <fputs@plt+0x18eec>
   2a064:	addls	r0, r3, r0, lsl #2
   2a068:	ldrls	r1, [r0, #3012]	; 0xbc4
   2a06c:	movhi	r1, #0
   2a070:	mov	r3, #0
   2a074:	mvn	r2, #0
   2a078:	mov	r0, r4
   2a07c:	bl	29f70 <fputs@plt+0x18dd8>
   2a080:	pop	{r4, pc}
   2a084:			; <UNDEFINED> instruction: 0x000813b0
   2a088:	push	{r4, lr}
   2a08c:	mov	r4, r0
   2a090:	mov	r1, #0
   2a094:	bl	29380 <fputs@plt+0x181e8>
   2a098:	cmp	r0, #0
   2a09c:	popeq	{r4, pc}
   2a0a0:	ldrb	r3, [r0, #24]
   2a0a4:	cmp	r3, #2
   2a0a8:	beq	2a0d0 <fputs@plt+0x18f38>
   2a0ac:	cmp	r3, #1
   2a0b0:	beq	2a0dc <fputs@plt+0x18f44>
   2a0b4:	bl	1d47c <fputs@plt+0xc2e4>
   2a0b8:	ldr	r3, [pc, #40]	; 2a0e8 <fputs@plt+0x18f50>
   2a0bc:	mvn	r2, #0
   2a0c0:	mov	r1, r0
   2a0c4:	mov	r0, r4
   2a0c8:	bl	29f70 <fputs@plt+0x18dd8>
   2a0cc:	pop	{r4, pc}
   2a0d0:	mov	r0, r4
   2a0d4:	bl	29dc0 <fputs@plt+0x18c28>
   2a0d8:	pop	{r4, pc}
   2a0dc:	mov	r0, r4
   2a0e0:	bl	27664 <fputs@plt+0x164cc>
   2a0e4:	pop	{r4, pc}
   2a0e8:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   2a0ec:	push	{lr}		; (str lr, [sp, #-4]!)
   2a0f0:	sub	sp, sp, #12
   2a0f4:	str	r3, [sp]
   2a0f8:	mov	r3, #2
   2a0fc:	bl	29e84 <fputs@plt+0x18cec>
   2a100:	add	sp, sp, #12
   2a104:	pop	{pc}		; (ldr pc, [sp], #4)
   2a108:	push	{lr}		; (str lr, [sp, #-4]!)
   2a10c:	sub	sp, sp, #12
   2a110:	str	r3, [sp]
   2a114:	mov	r3, #3
   2a118:	bl	29e84 <fputs@plt+0x18cec>
   2a11c:	add	sp, sp, #12
   2a120:	pop	{pc}		; (ldr pc, [sp], #4)
   2a124:	push	{lr}		; (str lr, [sp, #-4]!)
   2a128:	sub	sp, sp, #12
   2a12c:	str	r3, [sp]
   2a130:	mov	r3, #2
   2a134:	bl	29e84 <fputs@plt+0x18cec>
   2a138:	add	sp, sp, #12
   2a13c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a140:	push	{r4, r5, lr}
   2a144:	sub	sp, sp, #12
   2a148:	mov	ip, r1
   2a14c:	mvn	r4, #-2147483648	; 0x80000000
   2a150:	mov	r5, #0
   2a154:	cmp	r3, r5
   2a158:	cmpeq	r2, r4
   2a15c:	bhi	2a17c <fputs@plt+0x18fe4>
   2a160:	ldr	r1, [sp, #24]
   2a164:	str	r1, [sp]
   2a168:	mov	r3, #0
   2a16c:	mov	r1, ip
   2a170:	bl	29e84 <fputs@plt+0x18cec>
   2a174:	add	sp, sp, #12
   2a178:	pop	{r4, r5, pc}
   2a17c:	mov	r2, r0
   2a180:	ldr	r1, [sp, #24]
   2a184:	mov	r0, ip
   2a188:	bl	29dfc <fputs@plt+0x18c64>
   2a18c:	b	2a174 <fputs@plt+0x18fdc>
   2a190:	push	{r4, r5, r6, r7, lr}
   2a194:	sub	sp, sp, #12
   2a198:	mov	ip, r1
   2a19c:	mov	r5, r3
   2a1a0:	ldrb	r3, [sp, #36]	; 0x24
   2a1a4:	cmp	r3, #4
   2a1a8:	moveq	r3, #2
   2a1ac:	mvn	r6, #-2147483648	; 0x80000000
   2a1b0:	mov	r7, #0
   2a1b4:	cmp	r5, r7
   2a1b8:	cmpeq	r2, r6
   2a1bc:	bhi	2a1dc <fputs@plt+0x19044>
   2a1c0:	mov	r4, r2
   2a1c4:	ldr	r2, [sp, #32]
   2a1c8:	str	r2, [sp]
   2a1cc:	mov	r2, r4
   2a1d0:	bl	29e84 <fputs@plt+0x18cec>
   2a1d4:	add	sp, sp, #12
   2a1d8:	pop	{r4, r5, r6, r7, pc}
   2a1dc:	mov	r2, r0
   2a1e0:	ldr	r1, [sp, #32]
   2a1e4:	mov	r0, ip
   2a1e8:	bl	29dfc <fputs@plt+0x18c64>
   2a1ec:	b	2a1d4 <fputs@plt+0x1903c>
   2a1f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1f4:	sub	sp, sp, #20
   2a1f8:	str	r0, [sp, #12]
   2a1fc:	mov	r9, r1
   2a200:	mov	r8, r2
   2a204:	lsl	r0, r1, #2
   2a208:	add	r0, r0, #1
   2a20c:	asr	r1, r0, #31
   2a210:	bl	29014 <fputs@plt+0x17e7c>
   2a214:	subs	sl, r0, #0
   2a218:	beq	2a244 <fputs@plt+0x190ac>
   2a21c:	cmp	r9, #0
   2a220:	movle	r4, sl
   2a224:	ble	2a33c <fputs@plt+0x191a4>
   2a228:	sub	r8, r8, #4
   2a22c:	mov	r4, sl
   2a230:	mov	r5, #0
   2a234:	ldr	r6, [pc, #300]	; 2a368 <fputs@plt+0x191d0>
   2a238:	mov	r7, #0
   2a23c:	ldr	fp, [pc, #296]	; 2a36c <fputs@plt+0x191d4>
   2a240:	b	2a280 <fputs@plt+0x190e8>
   2a244:	ldr	r0, [sp, #12]
   2a248:	bl	27664 <fputs@plt+0x164cc>
   2a24c:	b	2a360 <fputs@plt+0x191c8>
   2a250:	lsr	r2, r3, #6
   2a254:	and	r2, r2, #31
   2a258:	sub	r2, r2, #64	; 0x40
   2a25c:	mov	r1, r4
   2a260:	strb	r2, [r1], #2
   2a264:	and	r3, r3, #63	; 0x3f
   2a268:	sub	r3, r3, #128	; 0x80
   2a26c:	strb	r3, [r4, #1]
   2a270:	mov	r4, r1
   2a274:	add	r5, r5, #1
   2a278:	cmp	r9, r5
   2a27c:	beq	2a33c <fputs@plt+0x191a4>
   2a280:	ldr	r0, [r8, #4]!
   2a284:	bl	16f98 <fputs@plt+0x5e00>
   2a288:	cmp	r1, r7
   2a28c:	cmpeq	r0, r6
   2a290:	bhi	2a304 <fputs@plt+0x1916c>
   2a294:	bic	r3, r0, #-16777216	; 0xff000000
   2a298:	bic	r3, r3, #14680064	; 0xe00000
   2a29c:	cmp	r3, #127	; 0x7f
   2a2a0:	strbls	r3, [r4]
   2a2a4:	addls	r4, r4, #1
   2a2a8:	bls	2a274 <fputs@plt+0x190dc>
   2a2ac:	ldr	r2, [pc, #188]	; 2a370 <fputs@plt+0x191d8>
   2a2b0:	cmp	r3, r2
   2a2b4:	bls	2a250 <fputs@plt+0x190b8>
   2a2b8:	ldr	r2, [pc, #180]	; 2a374 <fputs@plt+0x191dc>
   2a2bc:	cmp	r3, r2
   2a2c0:	bls	2a308 <fputs@plt+0x19170>
   2a2c4:	lsr	r2, r3, #18
   2a2c8:	sub	r2, r2, #16
   2a2cc:	strb	r2, [r4]
   2a2d0:	lsr	r2, r3, #12
   2a2d4:	and	r2, r2, #63	; 0x3f
   2a2d8:	sub	r2, r2, #128	; 0x80
   2a2dc:	strb	r2, [r4, #1]
   2a2e0:	lsr	r2, r3, #6
   2a2e4:	and	r2, r2, #63	; 0x3f
   2a2e8:	sub	r2, r2, #128	; 0x80
   2a2ec:	strb	r2, [r4, #2]
   2a2f0:	and	r3, r3, #63	; 0x3f
   2a2f4:	sub	r3, r3, #128	; 0x80
   2a2f8:	strb	r3, [r4, #3]
   2a2fc:	add	r4, r4, #4
   2a300:	b	2a274 <fputs@plt+0x190dc>
   2a304:	mov	r3, fp
   2a308:	lsr	r2, r3, #12
   2a30c:	and	r2, r2, #15
   2a310:	sub	r2, r2, #32
   2a314:	strb	r2, [r4]
   2a318:	lsr	r2, r3, #6
   2a31c:	and	r2, r2, #63	; 0x3f
   2a320:	sub	r2, r2, #128	; 0x80
   2a324:	strb	r2, [r4, #1]
   2a328:	and	r3, r3, #63	; 0x3f
   2a32c:	sub	r3, r3, #128	; 0x80
   2a330:	strb	r3, [r4, #2]
   2a334:	add	r4, r4, #3
   2a338:	b	2a274 <fputs@plt+0x190dc>
   2a33c:	sub	r2, r4, sl
   2a340:	mov	r3, #1
   2a344:	str	r3, [sp, #4]
   2a348:	ldr	r3, [pc, #40]	; 2a378 <fputs@plt+0x191e0>
   2a34c:	str	r3, [sp]
   2a350:	asr	r3, r2, #31
   2a354:	mov	r1, sl
   2a358:	ldr	r0, [sp, #12]
   2a35c:	bl	2a190 <fputs@plt+0x18ff8>
   2a360:	add	sp, sp, #20
   2a364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a368:			; <UNDEFINED> instruction: 0x0010ffff
   2a36c:	strdeq	pc, [r0], -sp
   2a370:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2a374:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2a378:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   2a37c:	ldr	ip, [r0]
   2a380:	ldrb	ip, [ip, #69]	; 0x45
   2a384:	cmp	ip, #0
   2a388:	beq	2a394 <fputs@plt+0x191fc>
   2a38c:	mov	r0, #7
   2a390:	bx	lr
   2a394:	push	{lr}		; (str lr, [sp, #-4]!)
   2a398:	sub	sp, sp, #12
   2a39c:	mov	ip, r3
   2a3a0:	ldrh	r3, [r0, #84]	; 0x54
   2a3a4:	mla	r1, r2, r3, r1
   2a3a8:	add	lr, r1, r1, lsl #2
   2a3ac:	ldr	r0, [r0, #16]
   2a3b0:	ldr	r3, [sp, #16]
   2a3b4:	str	r3, [sp]
   2a3b8:	mov	r3, #1
   2a3bc:	mvn	r2, #0
   2a3c0:	mov	r1, ip
   2a3c4:	add	r0, r0, lr, lsl #3
   2a3c8:	bl	29684 <fputs@plt+0x184ec>
   2a3cc:	add	sp, sp, #12
   2a3d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a3d4:	push	{r4, r5, r6, r7, r8, lr}
   2a3d8:	sub	sp, sp, #8
   2a3dc:	mov	r8, r0
   2a3e0:	mov	r7, r1
   2a3e4:	mov	r5, r2
   2a3e8:	bl	21838 <fputs@plt+0x106a0>
   2a3ec:	cmp	r7, #0
   2a3f0:	ble	2a424 <fputs@plt+0x1928c>
   2a3f4:	sub	r5, r5, #4
   2a3f8:	mov	r4, #0
   2a3fc:	mov	r6, r4
   2a400:	ldr	r3, [r5, #4]!
   2a404:	str	r6, [sp]
   2a408:	mov	r2, r6
   2a40c:	mov	r1, r4
   2a410:	mov	r0, r8
   2a414:	bl	2a37c <fputs@plt+0x191e4>
   2a418:	add	r4, r4, #1
   2a41c:	cmp	r7, r4
   2a420:	bne	2a400 <fputs@plt+0x19268>
   2a424:	add	sp, sp, #8
   2a428:	pop	{r4, r5, r6, r7, r8, pc}
   2a42c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a430:	mov	r5, r0
   2a434:	mov	r6, r1
   2a438:	ldrb	r3, [r0, #10]
   2a43c:	cmp	r3, #1
   2a440:	cmpne	r1, #1
   2a444:	beq	2a4b0 <fputs@plt+0x19318>
   2a448:	bl	295dc <fputs@plt+0x18444>
   2a44c:	cmp	r0, #0
   2a450:	beq	2a45c <fputs@plt+0x192c4>
   2a454:	mov	r0, #7
   2a458:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a45c:	ldr	ip, [r5, #16]
   2a460:	ldr	r2, [r5, #12]
   2a464:	bic	r2, r2, #1
   2a468:	add	r2, ip, r2
   2a46c:	cmp	ip, r2
   2a470:	bcs	2a4a8 <fputs@plt+0x19310>
   2a474:	add	r3, ip, #2
   2a478:	rsb	r1, r3, #1
   2a47c:	add	r2, r2, r1
   2a480:	bic	r2, r2, #1
   2a484:	add	r2, r2, #4
   2a488:	add	ip, ip, r2
   2a48c:	ldrb	r2, [r3, #-2]
   2a490:	ldrb	r1, [r3, #-1]
   2a494:	strb	r1, [r3, #-2]
   2a498:	strb	r2, [r3, #-1]
   2a49c:	add	r3, r3, #2
   2a4a0:	cmp	ip, r3
   2a4a4:	bne	2a48c <fputs@plt+0x192f4>
   2a4a8:	strb	r6, [r5, #10]
   2a4ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4b0:	cmp	r1, #1
   2a4b4:	ldr	r2, [r0, #12]
   2a4b8:	biceq	r2, r2, #1
   2a4bc:	streq	r2, [r0, #12]
   2a4c0:	lsleq	r2, r2, #1
   2a4c4:	addeq	r2, r2, #1
   2a4c8:	addne	r2, r2, #1
   2a4cc:	lslne	r2, r2, #1
   2a4d0:	ldr	r4, [r0, #16]
   2a4d4:	ldr	r8, [r0, #12]
   2a4d8:	asr	r3, r2, #31
   2a4dc:	ldr	r0, [r0, #32]
   2a4e0:	bl	13c08 <fputs@plt+0x2a70>
   2a4e4:	subs	r7, r0, #0
   2a4e8:	beq	2aa68 <fputs@plt+0x198d0>
   2a4ec:	add	r0, r4, r8
   2a4f0:	ldrb	r3, [r5, #10]
   2a4f4:	cmp	r3, #1
   2a4f8:	beq	2a520 <fputs@plt+0x19388>
   2a4fc:	cmp	r3, #2
   2a500:	beq	2a7b0 <fputs@plt+0x19618>
   2a504:	cmp	r4, r0
   2a508:	movcs	r2, r7
   2a50c:	bcs	2aa14 <fputs@plt+0x1987c>
   2a510:	mov	r2, r7
   2a514:	ldr	lr, [pc, #1364]	; 2aa70 <fputs@plt+0x198d8>
   2a518:	ldr	r8, [pc, #1364]	; 2aa74 <fputs@plt+0x198dc>
   2a51c:	b	2a92c <fputs@plt+0x19794>
   2a520:	cmp	r6, #2
   2a524:	beq	2a548 <fputs@plt+0x193b0>
   2a528:	cmp	r4, r0
   2a52c:	movcs	lr, r7
   2a530:	bcs	2a798 <fputs@plt+0x19600>
   2a534:	mov	lr, r7
   2a538:	ldr	r9, [pc, #1332]	; 2aa74 <fputs@plt+0x198dc>
   2a53c:	ldr	sl, [pc, #1332]	; 2aa78 <fputs@plt+0x198e0>
   2a540:	ldr	fp, [pc, #1332]	; 2aa7c <fputs@plt+0x198e4>
   2a544:	b	2a6ac <fputs@plt+0x19514>
   2a548:	cmp	r4, r0
   2a54c:	bcs	2a794 <fputs@plt+0x195fc>
   2a550:	mov	lr, r7
   2a554:	ldr	r9, [pc, #1304]	; 2aa74 <fputs@plt+0x198dc>
   2a558:	ldr	sl, [pc, #1304]	; 2aa78 <fputs@plt+0x198e0>
   2a55c:	ldr	fp, [pc, #1304]	; 2aa7c <fputs@plt+0x198e4>
   2a560:	b	2a594 <fputs@plt+0x193fc>
   2a564:	mov	r4, r2
   2a568:	b	2a5f0 <fputs@plt+0x19458>
   2a56c:	mov	r4, r2
   2a570:	b	2a5f0 <fputs@plt+0x19458>
   2a574:	ldr	r1, [pc, #1284]	; 2aa80 <fputs@plt+0x198e8>
   2a578:	mov	r2, lr
   2a57c:	strb	r1, [r2], #2
   2a580:	lsr	r3, r1, #8
   2a584:	strb	r3, [lr, #1]
   2a588:	mov	lr, r2
   2a58c:	cmp	r4, r0
   2a590:	bcs	2a798 <fputs@plt+0x19600>
   2a594:	add	r2, r4, #1
   2a598:	ldrb	r1, [r4]
   2a59c:	cmp	r1, #191	; 0xbf
   2a5a0:	bls	2a618 <fputs@plt+0x19480>
   2a5a4:	add	r3, sl, r1
   2a5a8:	ldrb	r1, [r3, #-192]	; 0xffffff40
   2a5ac:	cmp	r0, r2
   2a5b0:	beq	2a564 <fputs@plt+0x193cc>
   2a5b4:	ldrb	r3, [r4, #1]
   2a5b8:	and	ip, r3, #192	; 0xc0
   2a5bc:	cmp	ip, #128	; 0x80
   2a5c0:	bne	2a56c <fputs@plt+0x193d4>
   2a5c4:	add	r2, r4, #2
   2a5c8:	mov	ip, r0
   2a5cc:	mov	r4, r2
   2a5d0:	and	r3, r3, #63	; 0x3f
   2a5d4:	add	r1, r3, r1, lsl #6
   2a5d8:	cmp	r2, ip
   2a5dc:	beq	2a5f0 <fputs@plt+0x19458>
   2a5e0:	ldrb	r3, [r2], #1
   2a5e4:	and	r8, r3, #192	; 0xc0
   2a5e8:	cmp	r8, #128	; 0x80
   2a5ec:	beq	2a5cc <fputs@plt+0x19434>
   2a5f0:	cmp	r1, #127	; 0x7f
   2a5f4:	bls	2a574 <fputs@plt+0x193dc>
   2a5f8:	bic	r3, r1, #2032	; 0x7f0
   2a5fc:	bic	r3, r3, #15
   2a600:	cmp	r3, #55296	; 0xd800
   2a604:	beq	2a66c <fputs@plt+0x194d4>
   2a608:	bic	r3, r1, #1
   2a60c:	cmp	r3, fp
   2a610:	beq	2a674 <fputs@plt+0x194dc>
   2a614:	mov	r2, r4
   2a618:	cmp	r1, r9
   2a61c:	movls	r4, r2
   2a620:	bls	2a578 <fputs@plt+0x193e0>
   2a624:	sub	r3, r1, #65536	; 0x10000
   2a628:	lsl	r4, r1, #16
   2a62c:	lsr	ip, r3, #10
   2a630:	bic	ip, ip, #63	; 0x3f
   2a634:	orr	ip, ip, r4, lsr #26
   2a638:	strb	ip, [lr]
   2a63c:	lsr	r3, r3, #18
   2a640:	and	r3, r3, #3
   2a644:	sub	r3, r3, #40	; 0x28
   2a648:	strb	r3, [lr, #1]
   2a64c:	strb	r1, [lr, #2]
   2a650:	lsr	r3, r1, #8
   2a654:	and	r3, r3, #3
   2a658:	sub	r3, r3, #36	; 0x24
   2a65c:	strb	r3, [lr, #3]
   2a660:	mov	r4, r2
   2a664:	add	lr, lr, #4
   2a668:	b	2a58c <fputs@plt+0x193f4>
   2a66c:	ldr	r1, [pc, #1036]	; 2aa80 <fputs@plt+0x198e8>
   2a670:	b	2a578 <fputs@plt+0x193e0>
   2a674:	ldr	r1, [pc, #1028]	; 2aa80 <fputs@plt+0x198e8>
   2a678:	b	2a578 <fputs@plt+0x193e0>
   2a67c:	mov	r4, r2
   2a680:	b	2a708 <fputs@plt+0x19570>
   2a684:	mov	r4, r2
   2a688:	b	2a708 <fputs@plt+0x19570>
   2a68c:	ldr	r1, [pc, #1004]	; 2aa80 <fputs@plt+0x198e8>
   2a690:	lsr	r2, r1, #8
   2a694:	mov	r3, lr
   2a698:	strb	r2, [r3], #2
   2a69c:	strb	r1, [lr, #1]
   2a6a0:	mov	lr, r3
   2a6a4:	cmp	r4, r0
   2a6a8:	bcs	2a798 <fputs@plt+0x19600>
   2a6ac:	add	r2, r4, #1
   2a6b0:	ldrb	r1, [r4]
   2a6b4:	cmp	r1, #191	; 0xbf
   2a6b8:	bls	2a730 <fputs@plt+0x19598>
   2a6bc:	add	r1, sl, r1
   2a6c0:	ldrb	r1, [r1, #-192]	; 0xffffff40
   2a6c4:	cmp	r0, r2
   2a6c8:	beq	2a67c <fputs@plt+0x194e4>
   2a6cc:	ldrb	r3, [r4, #1]
   2a6d0:	and	ip, r3, #192	; 0xc0
   2a6d4:	cmp	ip, #128	; 0x80
   2a6d8:	bne	2a684 <fputs@plt+0x194ec>
   2a6dc:	add	r2, r4, #2
   2a6e0:	mov	ip, r0
   2a6e4:	mov	r4, r2
   2a6e8:	and	r3, r3, #63	; 0x3f
   2a6ec:	add	r1, r3, r1, lsl #6
   2a6f0:	cmp	r2, ip
   2a6f4:	beq	2a708 <fputs@plt+0x19570>
   2a6f8:	ldrb	r3, [r2], #1
   2a6fc:	and	r8, r3, #192	; 0xc0
   2a700:	cmp	r8, #128	; 0x80
   2a704:	beq	2a6e4 <fputs@plt+0x1954c>
   2a708:	cmp	r1, #127	; 0x7f
   2a70c:	bls	2a68c <fputs@plt+0x194f4>
   2a710:	bic	r3, r1, #2032	; 0x7f0
   2a714:	bic	r3, r3, #15
   2a718:	cmp	r3, #55296	; 0xd800
   2a71c:	beq	2a784 <fputs@plt+0x195ec>
   2a720:	bic	r3, r1, #1
   2a724:	cmp	r3, fp
   2a728:	beq	2a78c <fputs@plt+0x195f4>
   2a72c:	mov	r2, r4
   2a730:	cmp	r1, r9
   2a734:	movls	r4, r2
   2a738:	bls	2a690 <fputs@plt+0x194f8>
   2a73c:	sub	r3, r1, #65536	; 0x10000
   2a740:	lsr	ip, r3, #18
   2a744:	and	ip, ip, #3
   2a748:	sub	ip, ip, #40	; 0x28
   2a74c:	strb	ip, [lr]
   2a750:	lsl	ip, r1, #16
   2a754:	lsr	r3, r3, #10
   2a758:	bic	r3, r3, #63	; 0x3f
   2a75c:	orr	r3, r3, ip, lsr #26
   2a760:	strb	r3, [lr, #1]
   2a764:	lsr	r3, r1, #8
   2a768:	and	r3, r3, #3
   2a76c:	sub	r3, r3, #36	; 0x24
   2a770:	strb	r3, [lr, #2]
   2a774:	strb	r1, [lr, #3]
   2a778:	mov	r4, r2
   2a77c:	add	lr, lr, #4
   2a780:	b	2a6a4 <fputs@plt+0x1950c>
   2a784:	ldr	r1, [pc, #756]	; 2aa80 <fputs@plt+0x198e8>
   2a788:	b	2a690 <fputs@plt+0x194f8>
   2a78c:	ldr	r1, [pc, #748]	; 2aa80 <fputs@plt+0x198e8>
   2a790:	b	2a690 <fputs@plt+0x194f8>
   2a794:	mov	lr, r7
   2a798:	sub	r3, lr, r7
   2a79c:	str	r3, [r5, #12]
   2a7a0:	add	r2, lr, #1
   2a7a4:	mov	r3, #0
   2a7a8:	strb	r3, [lr]
   2a7ac:	b	2aa1c <fputs@plt+0x19884>
   2a7b0:	cmp	r4, r0
   2a7b4:	bcs	2aa10 <fputs@plt+0x19878>
   2a7b8:	mov	r2, r7
   2a7bc:	ldr	lr, [pc, #684]	; 2aa70 <fputs@plt+0x198d8>
   2a7c0:	ldr	r8, [pc, #684]	; 2aa74 <fputs@plt+0x198dc>
   2a7c4:	b	2a808 <fputs@plt+0x19670>
   2a7c8:	cmp	r3, r8
   2a7cc:	bhi	2a8a8 <fputs@plt+0x19710>
   2a7d0:	lsr	r1, r3, #12
   2a7d4:	and	r1, r1, #15
   2a7d8:	sub	r1, r1, #32
   2a7dc:	strb	r1, [r2]
   2a7e0:	lsr	r1, r3, #6
   2a7e4:	and	r1, r1, #63	; 0x3f
   2a7e8:	sub	r1, r1, #128	; 0x80
   2a7ec:	strb	r1, [r2, #1]
   2a7f0:	and	r3, r3, #63	; 0x3f
   2a7f4:	sub	r3, r3, #128	; 0x80
   2a7f8:	strb	r3, [r2, #2]
   2a7fc:	add	r2, r2, #3
   2a800:	cmp	r4, r0
   2a804:	bcs	2aa14 <fputs@plt+0x1987c>
   2a808:	mov	r1, r4
   2a80c:	ldrb	r3, [r1], #2
   2a810:	ldrb	ip, [r4, #1]
   2a814:	add	r3, r3, ip, lsl #8
   2a818:	sub	ip, r3, #55296	; 0xd800
   2a81c:	cmp	ip, lr
   2a820:	movhi	ip, #0
   2a824:	movls	ip, #1
   2a828:	cmp	r0, r1
   2a82c:	movls	ip, #0
   2a830:	cmp	ip, #0
   2a834:	moveq	r4, r1
   2a838:	beq	2a868 <fputs@plt+0x196d0>
   2a83c:	ldrb	r1, [r4, #2]
   2a840:	ldrb	ip, [r4, #3]
   2a844:	add	r1, r1, ip, lsl #8
   2a848:	lsl	ip, r1, #22
   2a84c:	lsl	r1, r3, #10
   2a850:	uxth	r1, r1
   2a854:	add	r1, r1, ip, lsr #22
   2a858:	and	r3, r3, #960	; 0x3c0
   2a85c:	add	r3, r3, #64	; 0x40
   2a860:	add	r3, r1, r3, lsl #10
   2a864:	add	r4, r4, #4
   2a868:	cmp	r3, #127	; 0x7f
   2a86c:	strbls	r3, [r2]
   2a870:	addls	r2, r2, #1
   2a874:	bls	2a800 <fputs@plt+0x19668>
   2a878:	cmp	r3, lr
   2a87c:	bhi	2a7c8 <fputs@plt+0x19630>
   2a880:	lsr	r1, r3, #6
   2a884:	and	r1, r1, #31
   2a888:	sub	r1, r1, #64	; 0x40
   2a88c:	mov	ip, r2
   2a890:	strb	r1, [ip], #2
   2a894:	and	r3, r3, #63	; 0x3f
   2a898:	sub	r3, r3, #128	; 0x80
   2a89c:	strb	r3, [r2, #1]
   2a8a0:	mov	r2, ip
   2a8a4:	b	2a800 <fputs@plt+0x19668>
   2a8a8:	lsr	r1, r3, #18
   2a8ac:	and	r1, r1, #7
   2a8b0:	sub	r1, r1, #16
   2a8b4:	strb	r1, [r2]
   2a8b8:	lsr	r1, r3, #12
   2a8bc:	and	r1, r1, #63	; 0x3f
   2a8c0:	sub	r1, r1, #128	; 0x80
   2a8c4:	strb	r1, [r2, #1]
   2a8c8:	lsr	r1, r3, #6
   2a8cc:	and	r1, r1, #63	; 0x3f
   2a8d0:	sub	r1, r1, #128	; 0x80
   2a8d4:	strb	r1, [r2, #2]
   2a8d8:	and	r3, r3, #63	; 0x3f
   2a8dc:	sub	r3, r3, #128	; 0x80
   2a8e0:	strb	r3, [r2, #3]
   2a8e4:	add	r2, r2, #4
   2a8e8:	b	2a800 <fputs@plt+0x19668>
   2a8ec:	cmp	r3, r8
   2a8f0:	bhi	2a9cc <fputs@plt+0x19834>
   2a8f4:	lsr	r1, r3, #12
   2a8f8:	and	r1, r1, #15
   2a8fc:	sub	r1, r1, #32
   2a900:	strb	r1, [r2]
   2a904:	lsr	r1, r3, #6
   2a908:	and	r1, r1, #63	; 0x3f
   2a90c:	sub	r1, r1, #128	; 0x80
   2a910:	strb	r1, [r2, #1]
   2a914:	and	r3, r3, #63	; 0x3f
   2a918:	sub	r3, r3, #128	; 0x80
   2a91c:	strb	r3, [r2, #2]
   2a920:	add	r2, r2, #3
   2a924:	cmp	r4, r0
   2a928:	bcs	2aa14 <fputs@plt+0x1987c>
   2a92c:	mov	r1, r4
   2a930:	ldrb	ip, [r1], #2
   2a934:	ldrb	r3, [r4, #1]
   2a938:	add	r3, r3, ip, lsl #8
   2a93c:	sub	ip, r3, #55296	; 0xd800
   2a940:	cmp	ip, lr
   2a944:	movhi	ip, #0
   2a948:	movls	ip, #1
   2a94c:	cmp	r0, r1
   2a950:	movls	ip, #0
   2a954:	cmp	ip, #0
   2a958:	moveq	r4, r1
   2a95c:	beq	2a98c <fputs@plt+0x197f4>
   2a960:	ldrb	ip, [r4, #2]
   2a964:	ldrb	r1, [r4, #3]
   2a968:	add	r1, r1, ip, lsl #8
   2a96c:	lsl	ip, r1, #22
   2a970:	lsl	r1, r3, #10
   2a974:	uxth	r1, r1
   2a978:	add	r1, r1, ip, lsr #22
   2a97c:	and	r3, r3, #960	; 0x3c0
   2a980:	add	r3, r3, #64	; 0x40
   2a984:	add	r3, r1, r3, lsl #10
   2a988:	add	r4, r4, #4
   2a98c:	cmp	r3, #127	; 0x7f
   2a990:	strbls	r3, [r2]
   2a994:	addls	r2, r2, #1
   2a998:	bls	2a924 <fputs@plt+0x1978c>
   2a99c:	cmp	r3, lr
   2a9a0:	bhi	2a8ec <fputs@plt+0x19754>
   2a9a4:	lsr	r1, r3, #6
   2a9a8:	and	r1, r1, #31
   2a9ac:	sub	r1, r1, #64	; 0x40
   2a9b0:	mov	ip, r2
   2a9b4:	strb	r1, [ip], #2
   2a9b8:	and	r3, r3, #63	; 0x3f
   2a9bc:	sub	r3, r3, #128	; 0x80
   2a9c0:	strb	r3, [r2, #1]
   2a9c4:	mov	r2, ip
   2a9c8:	b	2a924 <fputs@plt+0x1978c>
   2a9cc:	lsr	r1, r3, #18
   2a9d0:	and	r1, r1, #7
   2a9d4:	sub	r1, r1, #16
   2a9d8:	strb	r1, [r2]
   2a9dc:	lsr	r1, r3, #12
   2a9e0:	and	r1, r1, #63	; 0x3f
   2a9e4:	sub	r1, r1, #128	; 0x80
   2a9e8:	strb	r1, [r2, #1]
   2a9ec:	lsr	r1, r3, #6
   2a9f0:	and	r1, r1, #63	; 0x3f
   2a9f4:	sub	r1, r1, #128	; 0x80
   2a9f8:	strb	r1, [r2, #2]
   2a9fc:	and	r3, r3, #63	; 0x3f
   2aa00:	sub	r3, r3, #128	; 0x80
   2aa04:	strb	r3, [r2, #3]
   2aa08:	add	r2, r2, #4
   2aa0c:	b	2a924 <fputs@plt+0x1978c>
   2aa10:	mov	r2, r7
   2aa14:	sub	r3, r2, r7
   2aa18:	str	r3, [r5, #12]
   2aa1c:	mov	r8, #0
   2aa20:	strb	r8, [r2]
   2aa24:	ldrh	r4, [r5, #8]
   2aa28:	mov	r0, r5
   2aa2c:	bl	21754 <fputs@plt+0x105bc>
   2aa30:	bic	r3, r4, #32512	; 0x7f00
   2aa34:	bic	r3, r3, #226	; 0xe2
   2aa38:	orr	r3, r3, #512	; 0x200
   2aa3c:	orr	r3, r3, #2
   2aa40:	strh	r3, [r5, #8]
   2aa44:	strb	r6, [r5, #10]
   2aa48:	str	r7, [r5, #16]
   2aa4c:	str	r7, [r5, #20]
   2aa50:	mov	r1, r7
   2aa54:	ldr	r0, [r5, #32]
   2aa58:	bl	13a8c <fputs@plt+0x28f4>
   2aa5c:	str	r0, [r5, #24]
   2aa60:	mov	r0, r8
   2aa64:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa68:	mov	r0, #7
   2aa6c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aa70:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2aa74:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   2aa78:			; <UNDEFINED> instruction: 0x000813b0
   2aa7c:	strdeq	pc, [r0], -lr
   2aa80:	strdeq	pc, [r0], -sp
   2aa84:	ldrh	r3, [r0, #8]
   2aa88:	tst	r3, #2
   2aa8c:	beq	2aaac <fputs@plt+0x19914>
   2aa90:	ldrb	r3, [r0, #10]
   2aa94:	cmp	r3, r1
   2aa98:	beq	2aab4 <fputs@plt+0x1991c>
   2aa9c:	push	{r4, lr}
   2aaa0:	uxtb	r1, r1
   2aaa4:	bl	2a42c <fputs@plt+0x19294>
   2aaa8:	pop	{r4, pc}
   2aaac:	mov	r0, #0
   2aab0:	bx	lr
   2aab4:	mov	r0, #0
   2aab8:	bx	lr
   2aabc:	push	{r4, r5, r6, r7, lr}
   2aac0:	sub	sp, sp, #52	; 0x34
   2aac4:	mov	r4, r0
   2aac8:	mov	r5, r1
   2aacc:	mov	r6, r2
   2aad0:	mov	r7, r3
   2aad4:	mov	r2, #40	; 0x28
   2aad8:	mov	r1, #0
   2aadc:	add	r0, sp, #8
   2aae0:	bl	10f64 <memset@plt>
   2aae4:	str	r4, [sp, #40]	; 0x28
   2aae8:	mov	r3, #0
   2aaec:	str	r3, [sp]
   2aaf0:	mov	r3, r7
   2aaf4:	mov	r2, r6
   2aaf8:	mov	r1, r5
   2aafc:	add	r0, sp, #8
   2ab00:	bl	29684 <fputs@plt+0x184ec>
   2ab04:	mov	r1, #1
   2ab08:	add	r0, sp, #8
   2ab0c:	bl	2aa84 <fputs@plt+0x198ec>
   2ab10:	ldrb	r3, [r4, #69]	; 0x45
   2ab14:	cmp	r3, #0
   2ab18:	bne	2ab28 <fputs@plt+0x19990>
   2ab1c:	ldr	r0, [sp, #24]
   2ab20:	add	sp, sp, #52	; 0x34
   2ab24:	pop	{r4, r5, r6, r7, pc}
   2ab28:	add	r0, sp, #8
   2ab2c:	bl	21754 <fputs@plt+0x105bc>
   2ab30:	mov	r3, #0
   2ab34:	str	r3, [sp, #24]
   2ab38:	b	2ab1c <fputs@plt+0x19984>
   2ab3c:	push	{r4, r5, r6, lr}
   2ab40:	subs	r5, r0, #0
   2ab44:	beq	2abe0 <fputs@plt+0x19a48>
   2ab48:	mov	r0, #40	; 0x28
   2ab4c:	bl	28dd8 <fputs@plt+0x17c40>
   2ab50:	subs	r4, r0, #0
   2ab54:	beq	2abac <fputs@plt+0x19a14>
   2ab58:	mov	r2, #40	; 0x28
   2ab5c:	mov	r1, #0
   2ab60:	mov	r0, r4
   2ab64:	bl	10f64 <memset@plt>
   2ab68:	ldr	r3, [r5]
   2ab6c:	ldr	r0, [r5, #4]
   2ab70:	ldr	r1, [r5, #8]
   2ab74:	ldr	r2, [r5, #12]
   2ab78:	str	r3, [r4]
   2ab7c:	str	r0, [r4, #4]
   2ab80:	str	r1, [r4, #8]
   2ab84:	str	r2, [r4, #12]
   2ab88:	ldr	r3, [r5, #16]
   2ab8c:	str	r3, [r4, #16]
   2ab90:	ldrh	r3, [r4, #8]
   2ab94:	bic	r2, r3, #1024	; 0x400
   2ab98:	strh	r2, [r4, #8]
   2ab9c:	mov	r2, #0
   2aba0:	str	r2, [r4, #32]
   2aba4:	tst	r3, #18
   2aba8:	bne	2abb4 <fputs@plt+0x19a1c>
   2abac:	mov	r0, r4
   2abb0:	pop	{r4, r5, r6, pc}
   2abb4:	bic	r3, r3, #3072	; 0xc00
   2abb8:	orr	r3, r3, #4096	; 0x1000
   2abbc:	strh	r3, [r4, #8]
   2abc0:	mov	r0, r4
   2abc4:	bl	295dc <fputs@plt+0x18444>
   2abc8:	cmp	r0, #0
   2abcc:	beq	2abac <fputs@plt+0x19a14>
   2abd0:	mov	r0, r4
   2abd4:	bl	218bc <fputs@plt+0x10724>
   2abd8:	mov	r4, #0
   2abdc:	b	2abac <fputs@plt+0x19a14>
   2abe0:	mov	r4, #0
   2abe4:	b	2abac <fputs@plt+0x19a14>
   2abe8:	push	{r4, r5, r6, lr}
   2abec:	mov	r4, r0
   2abf0:	mov	r5, r1
   2abf4:	ldrh	r2, [r0, #8]
   2abf8:	ldr	r3, [pc, #128]	; 2ac80 <fputs@plt+0x19ae8>
   2abfc:	and	r3, r3, r2
   2ac00:	cmp	r3, #0
   2ac04:	bne	2ac5c <fputs@plt+0x19ac4>
   2ac08:	ldr	r3, [r5]
   2ac0c:	ldr	r0, [r5, #4]
   2ac10:	ldr	r1, [r5, #8]
   2ac14:	ldr	r2, [r5, #12]
   2ac18:	str	r3, [r4]
   2ac1c:	str	r0, [r4, #4]
   2ac20:	str	r1, [r4, #8]
   2ac24:	str	r2, [r4, #12]
   2ac28:	ldr	r3, [r5, #16]
   2ac2c:	str	r3, [r4, #16]
   2ac30:	ldrh	r2, [r4, #8]
   2ac34:	bic	r3, r2, #1024	; 0x400
   2ac38:	uxth	r3, r3
   2ac3c:	strh	r3, [r4, #8]
   2ac40:	tst	r2, #18
   2ac44:	beq	2ac78 <fputs@plt+0x19ae0>
   2ac48:	ldrh	r2, [r5, #8]
   2ac4c:	tst	r2, #2048	; 0x800
   2ac50:	beq	2ac64 <fputs@plt+0x19acc>
   2ac54:	mov	r0, #0
   2ac58:	pop	{r4, r5, r6, pc}
   2ac5c:	bl	21648 <fputs@plt+0x104b0>
   2ac60:	b	2ac08 <fputs@plt+0x19a70>
   2ac64:	orr	r3, r3, #4096	; 0x1000
   2ac68:	strh	r3, [r4, #8]
   2ac6c:	mov	r0, r4
   2ac70:	bl	295dc <fputs@plt+0x18444>
   2ac74:	pop	{r4, r5, r6, pc}
   2ac78:	mov	r0, #0
   2ac7c:	pop	{r4, r5, r6, pc}
   2ac80:	andeq	r2, r0, r0, ror #8
   2ac84:	push	{r4, lr}
   2ac88:	ldr	r0, [r0]
   2ac8c:	bl	2abe8 <fputs@plt+0x19a50>
   2ac90:	pop	{r4, pc}
   2ac94:	push	{r4, r5, r6, lr}
   2ac98:	mov	r5, r0
   2ac9c:	mov	r1, #0
   2aca0:	bl	29380 <fputs@plt+0x181e8>
   2aca4:	subs	r4, r0, #0
   2aca8:	popeq	{r4, r5, r6, pc}
   2acac:	ldrh	r3, [r4, #8]
   2acb0:	cmp	r3, #0
   2acb4:	bne	2acc4 <fputs@plt+0x19b2c>
   2acb8:	mov	r0, r4
   2acbc:	bl	21754 <fputs@plt+0x105bc>
   2acc0:	pop	{r4, r5, r6, pc}
   2acc4:	mov	r1, r4
   2acc8:	mov	r0, r5
   2accc:	bl	2ac84 <fputs@plt+0x19aec>
   2acd0:	b	2acb8 <fputs@plt+0x19b20>
   2acd4:	push	{r4, lr}
   2acd8:	mov	r4, r0
   2acdc:	ldr	r1, [r0, #12]
   2ace0:	mov	r2, #1
   2ace4:	add	r1, r1, #2
   2ace8:	bl	291c8 <fputs@plt+0x18030>
   2acec:	cmp	r0, #0
   2acf0:	beq	2acfc <fputs@plt+0x19b64>
   2acf4:	mov	r0, #7
   2acf8:	pop	{r4, pc}
   2acfc:	ldr	r1, [r4, #16]
   2ad00:	ldr	r3, [r4, #12]
   2ad04:	mov	r2, #0
   2ad08:	strb	r2, [r1, r3]
   2ad0c:	ldr	r3, [r4, #16]
   2ad10:	ldr	r1, [r4, #12]
   2ad14:	add	r3, r3, r1
   2ad18:	strb	r2, [r3, #1]
   2ad1c:	ldrh	r3, [r4, #8]
   2ad20:	orr	r3, r3, #512	; 0x200
   2ad24:	strh	r3, [r4, #8]
   2ad28:	pop	{r4, pc}
   2ad2c:	push	{r4, r5, r6, r7, r8, lr}
   2ad30:	ldr	r5, [r0, #416]	; 0x1a0
   2ad34:	cmp	r5, #0
   2ad38:	moveq	r5, r0
   2ad3c:	ldr	r4, [r5, #404]	; 0x194
   2ad40:	cmp	r4, #0
   2ad44:	ble	2ad9c <fputs@plt+0x19c04>
   2ad48:	ldr	r6, [r5, #408]	; 0x198
   2ad4c:	mov	ip, r6
   2ad50:	mov	r0, #0
   2ad54:	b	2ad68 <fputs@plt+0x19bd0>
   2ad58:	add	r0, r0, #1
   2ad5c:	add	ip, ip, #16
   2ad60:	cmp	r0, r4
   2ad64:	beq	2ad9c <fputs@plt+0x19c04>
   2ad68:	mov	r7, ip
   2ad6c:	ldr	lr, [r6, r0, lsl #4]
   2ad70:	cmp	lr, r1
   2ad74:	bne	2ad58 <fputs@plt+0x19bc0>
   2ad78:	ldr	lr, [ip, #4]
   2ad7c:	cmp	lr, r2
   2ad80:	bne	2ad58 <fputs@plt+0x19bc0>
   2ad84:	ldrb	r2, [ip, #8]
   2ad88:	orrs	r3, r3, r2
   2ad8c:	movne	r3, #1
   2ad90:	moveq	r3, #0
   2ad94:	strb	r3, [ip, #8]
   2ad98:	pop	{r4, r5, r6, r7, r8, pc}
   2ad9c:	mov	r7, r3
   2ada0:	mov	r6, r2
   2ada4:	mov	r8, r1
   2ada8:	add	r4, r4, #1
   2adac:	lsl	r2, r4, #4
   2adb0:	asr	r3, r2, #31
   2adb4:	ldr	r1, [r5, #408]	; 0x198
   2adb8:	ldr	r0, [r5]
   2adbc:	bl	29198 <fputs@plt+0x18000>
   2adc0:	str	r0, [r5, #408]	; 0x198
   2adc4:	cmp	r0, #0
   2adc8:	beq	2adf4 <fputs@plt+0x19c5c>
   2adcc:	ldr	r2, [r5, #404]	; 0x194
   2add0:	add	r3, r2, #1
   2add4:	str	r3, [r5, #404]	; 0x194
   2add8:	add	r3, r0, r2, lsl #4
   2addc:	str	r8, [r0, r2, lsl #4]
   2ade0:	str	r6, [r3, #4]
   2ade4:	strb	r7, [r3, #8]
   2ade8:	ldr	r2, [sp, #24]
   2adec:	str	r2, [r3, #12]
   2adf0:	pop	{r4, r5, r6, r7, r8, pc}
   2adf4:	mov	r3, #0
   2adf8:	str	r3, [r5, #404]	; 0x194
   2adfc:	ldr	r0, [r5]
   2ae00:	bl	13af4 <fputs@plt+0x295c>
   2ae04:	pop	{r4, r5, r6, r7, r8, pc}
   2ae08:	push	{r4, r5, r6, lr}
   2ae0c:	ldr	r5, [r0, #24]
   2ae10:	ldr	r4, [r5, #116]	; 0x74
   2ae14:	add	r3, r4, #1
   2ae18:	str	r3, [r5, #116]	; 0x74
   2ae1c:	sub	r3, r4, #1
   2ae20:	tst	r3, r4
   2ae24:	beq	2ae40 <fputs@plt+0x19ca8>
   2ae28:	ldr	r3, [r5, #120]	; 0x78
   2ae2c:	cmp	r3, #0
   2ae30:	mvnne	r2, #0
   2ae34:	strne	r2, [r3, r4, lsl #2]
   2ae38:	mvn	r0, r4
   2ae3c:	pop	{r4, r5, r6, pc}
   2ae40:	lsl	r2, r4, #3
   2ae44:	add	r2, r2, #4
   2ae48:	mov	r3, #0
   2ae4c:	ldr	r1, [r5, #120]	; 0x78
   2ae50:	ldr	r0, [r5]
   2ae54:	bl	29198 <fputs@plt+0x18000>
   2ae58:	str	r0, [r5, #120]	; 0x78
   2ae5c:	b	2ae28 <fputs@plt+0x19c90>
   2ae60:	push	{r4, r5, r6, lr}
   2ae64:	mov	r5, r0
   2ae68:	ldr	r4, [r0, #24]
   2ae6c:	ldr	r2, [r4, #88]	; 0x58
   2ae70:	cmp	r2, #0
   2ae74:	lslne	r2, r2, #1
   2ae78:	moveq	r2, #51	; 0x33
   2ae7c:	add	r2, r2, r2, lsl #2
   2ae80:	lsl	r2, r2, #2
   2ae84:	mov	r3, #0
   2ae88:	ldr	r1, [r0, #4]
   2ae8c:	ldr	r0, [r4]
   2ae90:	bl	29144 <fputs@plt+0x17fac>
   2ae94:	subs	r6, r0, #0
   2ae98:	beq	2aec8 <fputs@plt+0x19d30>
   2ae9c:	mov	r1, r6
   2aea0:	ldr	r0, [r4]
   2aea4:	bl	13a8c <fputs@plt+0x28f4>
   2aea8:	str	r0, [r4, #92]	; 0x5c
   2aeac:	ldr	r3, [pc, #28]	; 2aed0 <fputs@plt+0x19d38>
   2aeb0:	umull	r3, r0, r3, r0
   2aeb4:	lsr	r0, r0, #4
   2aeb8:	str	r0, [r4, #88]	; 0x58
   2aebc:	str	r6, [r5, #4]
   2aec0:	mov	r0, #0
   2aec4:	pop	{r4, r5, r6, pc}
   2aec8:	mov	r0, #7
   2aecc:	pop	{r4, r5, r6, pc}
   2aed0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   2aed4:	push	{r4, r5, r6, r7, lr}
   2aed8:	sub	sp, sp, #12
   2aedc:	mov	r4, r0
   2aee0:	mov	r5, r1
   2aee4:	mov	r6, r2
   2aee8:	mov	r7, r3
   2aeec:	mov	r1, #1
   2aef0:	bl	2ae60 <fputs@plt+0x19cc8>
   2aef4:	cmp	r0, #0
   2aef8:	movne	r0, #1
   2aefc:	beq	2af08 <fputs@plt+0x19d70>
   2af00:	add	sp, sp, #12
   2af04:	pop	{r4, r5, r6, r7, pc}
   2af08:	ldr	r3, [sp, #32]
   2af0c:	str	r3, [sp]
   2af10:	mov	r3, r7
   2af14:	mov	r2, r6
   2af18:	mov	r1, r5
   2af1c:	mov	r0, r4
   2af20:	bl	2af28 <fputs@plt+0x19d90>
   2af24:	b	2af00 <fputs@plt+0x19d68>
   2af28:	push	{r4, lr}
   2af2c:	sub	sp, sp, #8
   2af30:	mov	ip, r0
   2af34:	ldr	r0, [r0, #32]
   2af38:	ldr	lr, [ip, #24]
   2af3c:	ldr	lr, [lr, #88]	; 0x58
   2af40:	cmp	r0, lr
   2af44:	bge	2af8c <fputs@plt+0x19df4>
   2af48:	add	lr, r0, #1
   2af4c:	str	lr, [ip, #32]
   2af50:	add	lr, r0, r0, lsl #2
   2af54:	lsl	lr, lr, #2
   2af58:	ldr	r4, [ip, #4]
   2af5c:	add	ip, r4, lr
   2af60:	strb	r1, [r4, lr]
   2af64:	mov	r1, #0
   2af68:	strb	r1, [ip, #3]
   2af6c:	str	r2, [ip, #4]
   2af70:	str	r3, [ip, #8]
   2af74:	ldr	r3, [sp, #16]
   2af78:	str	r3, [ip, #12]
   2af7c:	str	r1, [ip, #16]
   2af80:	strb	r1, [ip, #1]
   2af84:	add	sp, sp, #8
   2af88:	pop	{r4, pc}
   2af8c:	mov	r0, ip
   2af90:	ldr	ip, [sp, #16]
   2af94:	str	ip, [sp]
   2af98:	bl	2aed4 <fputs@plt+0x19d3c>
   2af9c:	b	2af84 <fputs@plt+0x19dec>
   2afa0:	push	{lr}		; (str lr, [sp, #-4]!)
   2afa4:	sub	sp, sp, #12
   2afa8:	mov	r2, #0
   2afac:	str	r2, [sp]
   2afb0:	mov	r3, r2
   2afb4:	bl	2af28 <fputs@plt+0x19d90>
   2afb8:	add	sp, sp, #12
   2afbc:	pop	{pc}		; (ldr pc, [sp], #4)
   2afc0:	push	{r4, r5, r6, lr}
   2afc4:	ldr	r4, [r0, #8]
   2afc8:	cmp	r4, #0
   2afcc:	beq	2afd8 <fputs@plt+0x19e40>
   2afd0:	mov	r0, r4
   2afd4:	pop	{r4, r5, r6, pc}
   2afd8:	mov	r5, r0
   2afdc:	bl	1c1f8 <fputs@plt+0xb060>
   2afe0:	mov	r4, r0
   2afe4:	str	r0, [r5, #8]
   2afe8:	cmp	r0, #0
   2afec:	beq	2aff8 <fputs@plt+0x19e60>
   2aff0:	mov	r1, #158	; 0x9e
   2aff4:	bl	2afa0 <fputs@plt+0x19e08>
   2aff8:	ldr	r3, [r5, #416]	; 0x1a0
   2affc:	cmp	r3, #0
   2b000:	bne	2afd0 <fputs@plt+0x19e38>
   2b004:	ldr	r3, [r5]
   2b008:	ldrh	r3, [r3, #64]	; 0x40
   2b00c:	tst	r3, #8
   2b010:	moveq	r3, #1
   2b014:	strbeq	r3, [r5, #23]
   2b018:	b	2afd0 <fputs@plt+0x19e38>
   2b01c:	push	{r4, r5, lr}
   2b020:	sub	sp, sp, #12
   2b024:	mov	r5, r0
   2b028:	ldr	ip, [sp, #24]
   2b02c:	str	ip, [sp]
   2b030:	bl	2af28 <fputs@plt+0x19d90>
   2b034:	mov	r4, r0
   2b038:	mvn	r3, #13
   2b03c:	ldr	r2, [sp, #28]
   2b040:	mov	r1, r0
   2b044:	mov	r0, r5
   2b048:	bl	23538 <fputs@plt+0x123a0>
   2b04c:	mov	r0, r4
   2b050:	add	sp, sp, #12
   2b054:	pop	{r4, r5, pc}
   2b058:	push	{r4, r5, lr}
   2b05c:	sub	sp, sp, #12
   2b060:	mov	r5, r0
   2b064:	ldr	ip, [sp, #24]
   2b068:	str	ip, [sp]
   2b06c:	bl	2af28 <fputs@plt+0x19d90>
   2b070:	mov	r4, r0
   2b074:	ldr	r3, [sp, #32]
   2b078:	ldr	r2, [sp, #28]
   2b07c:	mov	r1, r0
   2b080:	mov	r0, r5
   2b084:	bl	23538 <fputs@plt+0x123a0>
   2b088:	mov	r0, r4
   2b08c:	add	sp, sp, #12
   2b090:	pop	{r4, r5, pc}
   2b094:	push	{lr}		; (str lr, [sp, #-4]!)
   2b098:	sub	sp, sp, #20
   2b09c:	mov	ip, #0
   2b0a0:	str	ip, [sp, #8]
   2b0a4:	str	r2, [sp, #4]
   2b0a8:	str	ip, [sp]
   2b0ac:	mov	r3, r1
   2b0b0:	mov	r2, ip
   2b0b4:	mov	r1, #97	; 0x61
   2b0b8:	bl	2b058 <fputs@plt+0x19ec0>
   2b0bc:	add	sp, sp, #20
   2b0c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2b0c4:	push	{r4, r5, r6, r7, r8, lr}
   2b0c8:	sub	sp, sp, #16
   2b0cc:	mov	r4, r0
   2b0d0:	mov	r6, r1
   2b0d4:	mov	r7, r2
   2b0d8:	mov	r8, r3
   2b0dc:	ldr	r5, [sp, #44]	; 0x2c
   2b0e0:	mov	r2, #8
   2b0e4:	mov	r3, #0
   2b0e8:	ldr	r0, [r0]
   2b0ec:	bl	13b5c <fputs@plt+0x29c4>
   2b0f0:	cmp	r0, #0
   2b0f4:	ldrne	r2, [r5]
   2b0f8:	ldrne	r3, [r5, #4]
   2b0fc:	strne	r2, [r0]
   2b100:	strne	r3, [r0, #4]
   2b104:	ldr	r3, [sp, #48]	; 0x30
   2b108:	str	r3, [sp, #8]
   2b10c:	str	r0, [sp, #4]
   2b110:	ldr	r3, [sp, #40]	; 0x28
   2b114:	str	r3, [sp]
   2b118:	mov	r3, r8
   2b11c:	mov	r2, r7
   2b120:	mov	r1, r6
   2b124:	mov	r0, r4
   2b128:	bl	2b058 <fputs@plt+0x19ec0>
   2b12c:	add	sp, sp, #16
   2b130:	pop	{r4, r5, r6, r7, r8, pc}
   2b134:	push	{r4, r5, r6, r7, lr}
   2b138:	sub	sp, sp, #28
   2b13c:	subs	r4, r1, #0
   2b140:	beq	2b1a4 <fputs@plt+0x1a00c>
   2b144:	mov	r7, r3
   2b148:	mov	r6, r2
   2b14c:	mov	r5, r0
   2b150:	mov	r0, r4
   2b154:	bl	1b3e0 <fputs@plt+0xa248>
   2b158:	mov	r3, #1
   2b15c:	mov	r2, r0
   2b160:	add	r1, sp, #16
   2b164:	mov	r0, r4
   2b168:	bl	13f48 <fputs@plt+0x2db0>
   2b16c:	cmp	r6, #0
   2b170:	vldrne	d7, [sp, #16]
   2b174:	vnegne.f64	d7, d7
   2b178:	vstrne	d7, [sp, #16]
   2b17c:	mvn	r3, #11
   2b180:	str	r3, [sp, #8]
   2b184:	add	r3, sp, #16
   2b188:	str	r3, [sp, #4]
   2b18c:	mov	r2, #0
   2b190:	str	r2, [sp]
   2b194:	mov	r3, r7
   2b198:	mov	r1, #133	; 0x85
   2b19c:	mov	r0, r5
   2b1a0:	bl	2b0c4 <fputs@plt+0x19f2c>
   2b1a4:	add	sp, sp, #28
   2b1a8:	pop	{r4, r5, r6, r7, pc}
   2b1ac:	push	{r4, r5, r6, r7, r8, lr}
   2b1b0:	sub	sp, sp, #16
   2b1b4:	mov	r8, r0
   2b1b8:	mov	r6, r1
   2b1bc:	mov	r5, r2
   2b1c0:	mov	r7, r3
   2b1c4:	bl	2afc0 <fputs@plt+0x19e28>
   2b1c8:	mov	r4, r0
   2b1cc:	cmp	r5, #2
   2b1d0:	beq	2b210 <fputs@plt+0x1a078>
   2b1d4:	ldrsb	r3, [sp, #40]	; 0x28
   2b1d8:	str	r3, [sp, #8]
   2b1dc:	str	r7, [sp, #4]
   2b1e0:	mov	r3, #0
   2b1e4:	str	r3, [sp]
   2b1e8:	mov	r3, r5
   2b1ec:	mov	r2, r6
   2b1f0:	mov	r1, #21
   2b1f4:	mov	r0, r4
   2b1f8:	bl	2b058 <fputs@plt+0x19ec0>
   2b1fc:	ldrb	r1, [sp, #44]	; 0x2c
   2b200:	mov	r0, r4
   2b204:	bl	17154 <fputs@plt+0x5fbc>
   2b208:	add	sp, sp, #16
   2b20c:	pop	{r4, r5, r6, r7, r8, pc}
   2b210:	mov	r0, r8
   2b214:	bl	18c38 <fputs@plt+0x7aa0>
   2b218:	b	2b1d4 <fputs@plt+0x1a03c>
   2b21c:	push	{r4, r5, r6, r7, r8, lr}
   2b220:	sub	sp, sp, #16
   2b224:	mov	r7, r0
   2b228:	mov	r6, r2
   2b22c:	ldr	r4, [r1, #20]
   2b230:	cmp	r4, #0
   2b234:	beq	2b268 <fputs@plt+0x1a0d0>
   2b238:	mov	r0, r4
   2b23c:	bl	1b3e0 <fputs@plt+0xa248>
   2b240:	subs	r3, r0, #0
   2b244:	beq	2b260 <fputs@plt+0x1a0c8>
   2b248:	cmp	r6, #0
   2b24c:	bne	2b2f8 <fputs@plt+0x1a160>
   2b250:	mov	r2, r4
   2b254:	mvn	r1, #0
   2b258:	mov	r0, r7
   2b25c:	bl	23538 <fputs@plt+0x123a0>
   2b260:	add	sp, sp, #16
   2b264:	pop	{r4, r5, r6, r7, r8, pc}
   2b268:	mov	r5, r1
   2b26c:	ldr	r8, [r0]
   2b270:	ldrsh	r2, [r1, #34]	; 0x22
   2b274:	add	r2, r2, #1
   2b278:	asr	r3, r2, #31
   2b27c:	mov	r0, #0
   2b280:	bl	13c08 <fputs@plt+0x2a70>
   2b284:	subs	r4, r0, #0
   2b288:	beq	2b2ec <fputs@plt+0x1a154>
   2b28c:	ldrsh	r3, [r5, #34]	; 0x22
   2b290:	cmp	r3, #0
   2b294:	subgt	r1, r4, #1
   2b298:	movgt	r3, #0
   2b29c:	ble	2b31c <fputs@plt+0x1a184>
   2b2a0:	ldr	r2, [r5, #4]
   2b2a4:	add	r2, r2, r3, lsl #4
   2b2a8:	ldrb	r2, [r2, #13]
   2b2ac:	strb	r2, [r1, #1]!
   2b2b0:	add	r3, r3, #1
   2b2b4:	ldrsh	r2, [r5, #34]	; 0x22
   2b2b8:	cmp	r2, r3
   2b2bc:	bgt	2b2a0 <fputs@plt+0x1a108>
   2b2c0:	add	r3, r4, r3
   2b2c4:	mov	r1, #0
   2b2c8:	strb	r1, [r3], #-1
   2b2cc:	sub	r2, r3, r4
   2b2d0:	cmp	r2, #0
   2b2d4:	blt	2b2e4 <fputs@plt+0x1a14c>
   2b2d8:	ldrb	r2, [r3]
   2b2dc:	cmp	r2, #65	; 0x41
   2b2e0:	beq	2b2c8 <fputs@plt+0x1a130>
   2b2e4:	str	r4, [r5, #20]
   2b2e8:	b	2b238 <fputs@plt+0x1a0a0>
   2b2ec:	mov	r0, r8
   2b2f0:	bl	13af4 <fputs@plt+0x295c>
   2b2f4:	b	2b260 <fputs@plt+0x1a0c8>
   2b2f8:	str	r3, [sp, #8]
   2b2fc:	str	r4, [sp, #4]
   2b300:	mov	r2, #0
   2b304:	str	r2, [sp]
   2b308:	mov	r2, r6
   2b30c:	mov	r1, #48	; 0x30
   2b310:	mov	r0, r7
   2b314:	bl	2b058 <fputs@plt+0x19ec0>
   2b318:	b	2b260 <fputs@plt+0x1a0c8>
   2b31c:	mov	r3, #0
   2b320:	strb	r3, [r4]
   2b324:	b	2b2e4 <fputs@plt+0x1a14c>
   2b328:	push	{r4, r5, lr}
   2b32c:	sub	sp, sp, #20
   2b330:	mov	r5, r0
   2b334:	mvn	r3, #0
   2b338:	str	r3, [sp, #8]
   2b33c:	str	r2, [sp, #4]
   2b340:	mov	r3, #0
   2b344:	str	r3, [sp]
   2b348:	mov	r2, r1
   2b34c:	mov	r1, #123	; 0x7b
   2b350:	bl	2b058 <fputs@plt+0x19ec0>
   2b354:	ldr	r3, [r5]
   2b358:	ldr	r3, [r3, #20]
   2b35c:	cmp	r3, #0
   2b360:	ble	2b388 <fputs@plt+0x1a1f0>
   2b364:	mov	r4, #0
   2b368:	mov	r1, r4
   2b36c:	mov	r0, r5
   2b370:	bl	171cc <fputs@plt+0x6034>
   2b374:	add	r4, r4, #1
   2b378:	ldr	r3, [r5]
   2b37c:	ldr	r3, [r3, #20]
   2b380:	cmp	r3, r4
   2b384:	bgt	2b368 <fputs@plt+0x1a1d0>
   2b388:	add	sp, sp, #20
   2b38c:	pop	{r4, r5, pc}
   2b390:	cmp	r3, #0
   2b394:	bxeq	lr
   2b398:	push	{r4, r5, r6, lr}
   2b39c:	sub	sp, sp, #16
   2b3a0:	mov	r5, r0
   2b3a4:	mov	r4, r2
   2b3a8:	cmp	r2, #0
   2b3ac:	ble	2b464 <fputs@plt+0x1a2cc>
   2b3b0:	ldrb	r2, [r3]
   2b3b4:	cmp	r2, #65	; 0x41
   2b3b8:	bne	2b45c <fputs@plt+0x1a2c4>
   2b3bc:	add	r2, r3, #1
   2b3c0:	sub	r1, r1, r3
   2b3c4:	add	r6, r1, r2
   2b3c8:	mov	r3, r2
   2b3cc:	subs	r4, r4, #1
   2b3d0:	beq	2b454 <fputs@plt+0x1a2bc>
   2b3d4:	add	r2, r2, #1
   2b3d8:	ldrb	r0, [r3]
   2b3dc:	cmp	r0, #65	; 0x41
   2b3e0:	beq	2b3c4 <fputs@plt+0x1a22c>
   2b3e4:	cmp	r4, #1
   2b3e8:	ble	2b420 <fputs@plt+0x1a288>
   2b3ec:	sub	r1, r4, #1
   2b3f0:	add	r2, r3, r1
   2b3f4:	ldrb	r1, [r3, r1]
   2b3f8:	cmp	r1, #65	; 0x41
   2b3fc:	bne	2b418 <fputs@plt+0x1a280>
   2b400:	sub	r4, r4, #1
   2b404:	cmp	r4, #1
   2b408:	ble	2b418 <fputs@plt+0x1a280>
   2b40c:	ldrb	r0, [r2, #-1]!
   2b410:	cmp	r0, #65	; 0x41
   2b414:	beq	2b400 <fputs@plt+0x1a268>
   2b418:	cmp	r4, #0
   2b41c:	ble	2b454 <fputs@plt+0x1a2bc>
   2b420:	str	r4, [sp, #8]
   2b424:	str	r3, [sp, #4]
   2b428:	mov	r3, #0
   2b42c:	str	r3, [sp]
   2b430:	mov	r3, r4
   2b434:	mov	r2, r6
   2b438:	mov	r1, #48	; 0x30
   2b43c:	ldr	r0, [r5, #8]
   2b440:	bl	2b058 <fputs@plt+0x19ec0>
   2b444:	mov	r2, r4
   2b448:	mov	r1, r6
   2b44c:	mov	r0, r5
   2b450:	bl	18254 <fputs@plt+0x70bc>
   2b454:	add	sp, sp, #16
   2b458:	pop	{r4, r5, r6, pc}
   2b45c:	mov	r6, r1
   2b460:	b	2b3e4 <fputs@plt+0x1a24c>
   2b464:	cmp	r2, #1
   2b468:	movgt	r6, r1
   2b46c:	bgt	2b3ec <fputs@plt+0x1a254>
   2b470:	b	2b454 <fputs@plt+0x1a2bc>
   2b474:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b478:	sub	sp, sp, #16
   2b47c:	mov	r7, r1
   2b480:	ldr	sl, [r0, #8]
   2b484:	ldr	r4, [r1, #40]	; 0x28
   2b488:	add	r4, r4, #16
   2b48c:	mov	r5, #0
   2b490:	mov	r6, r5
   2b494:	mvn	r9, #4
   2b498:	mov	r8, #145	; 0x91
   2b49c:	ldr	r3, [r7, #44]	; 0x2c
   2b4a0:	cmp	r5, r3
   2b4a4:	blt	2b4b0 <fputs@plt+0x1a318>
   2b4a8:	add	sp, sp, #16
   2b4ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b4b0:	ldr	r3, [r4, #-16]
   2b4b4:	ldr	r3, [r3, #20]
   2b4b8:	ldr	r2, [r4, #-8]
   2b4bc:	cmp	r3, #0
   2b4c0:	ldrne	r3, [r3]
   2b4c4:	moveq	r3, r6
   2b4c8:	str	r9, [sp, #8]
   2b4cc:	ldr	r1, [r4, #-12]
   2b4d0:	str	r1, [sp, #4]
   2b4d4:	str	r6, [sp]
   2b4d8:	mov	r1, r8
   2b4dc:	mov	r0, sl
   2b4e0:	bl	2b058 <fputs@plt+0x19ec0>
   2b4e4:	add	r5, r5, #1
   2b4e8:	add	r4, r4, #16
   2b4ec:	b	2b49c <fputs@plt+0x1a304>
   2b4f0:	push	{lr}		; (str lr, [sp, #-4]!)
   2b4f4:	sub	sp, sp, #12
   2b4f8:	mov	r3, #0
   2b4fc:	str	r3, [sp]
   2b500:	bl	2af28 <fputs@plt+0x19d90>
   2b504:	add	sp, sp, #12
   2b508:	pop	{pc}		; (ldr pc, [sp], #4)
   2b50c:	push	{r4, lr}
   2b510:	mov	r4, r0
   2b514:	bl	2afc0 <fputs@plt+0x19e28>
   2b518:	ldr	r2, [r4, #84]	; 0x54
   2b51c:	add	r3, r2, #1
   2b520:	str	r3, [r4, #84]	; 0x54
   2b524:	mov	r1, #44	; 0x2c
   2b528:	bl	2b4f0 <fputs@plt+0x1a358>
   2b52c:	pop	{r4, pc}
   2b530:	push	{r4, lr}
   2b534:	mov	r4, r0
   2b538:	mov	r2, r1
   2b53c:	mov	r1, #17
   2b540:	bl	2b4f0 <fputs@plt+0x1a358>
   2b544:	ldr	r2, [r4, #24]
   2b548:	mov	r3, #0
   2b54c:	strb	r3, [r2, #19]
   2b550:	ldr	r2, [r4, #24]
   2b554:	str	r3, [r2, #60]	; 0x3c
   2b558:	pop	{r4, pc}
   2b55c:	push	{lr}		; (str lr, [sp, #-4]!)
   2b560:	sub	sp, sp, #12
   2b564:	mov	ip, #0
   2b568:	str	ip, [sp]
   2b56c:	bl	2af28 <fputs@plt+0x19d90>
   2b570:	add	sp, sp, #12
   2b574:	pop	{pc}		; (ldr pc, [sp], #4)
   2b578:	push	{r2, r3}
   2b57c:	push	{r4, r5, r6, r7, r8, lr}
   2b580:	sub	sp, sp, #24
   2b584:	ldr	r5, [sp, #48]	; 0x30
   2b588:	add	r3, sp, #52	; 0x34
   2b58c:	str	r3, [sp, #20]
   2b590:	ldrb	r2, [r5]
   2b594:	cmp	r2, #0
   2b598:	beq	2b620 <fputs@plt+0x1a488>
   2b59c:	mov	r6, r0
   2b5a0:	add	r4, r1, #1
   2b5a4:	mov	r8, #22
   2b5a8:	mov	r7, #0
   2b5ac:	b	2b5f4 <fputs@plt+0x1a45c>
   2b5b0:	ldr	r2, [sp, #20]
   2b5b4:	add	r1, r2, #4
   2b5b8:	str	r1, [sp, #20]
   2b5bc:	ldr	r1, [r2]
   2b5c0:	str	r7, [sp, #8]
   2b5c4:	str	r1, [sp, #4]
   2b5c8:	str	r7, [sp]
   2b5cc:	mov	r2, r7
   2b5d0:	cmp	r1, #0
   2b5d4:	moveq	r1, #25
   2b5d8:	movne	r1, #97	; 0x61
   2b5dc:	mov	r0, r6
   2b5e0:	bl	2b058 <fputs@plt+0x19ec0>
   2b5e4:	ldrb	r2, [r5, #1]!
   2b5e8:	add	r4, r4, #1
   2b5ec:	cmp	r2, #0
   2b5f0:	beq	2b620 <fputs@plt+0x1a488>
   2b5f4:	sub	r3, r4, #1
   2b5f8:	cmp	r2, #115	; 0x73
   2b5fc:	beq	2b5b0 <fputs@plt+0x1a418>
   2b600:	ldr	r2, [sp, #20]
   2b604:	add	r1, r2, #4
   2b608:	str	r1, [sp, #20]
   2b60c:	ldr	r2, [r2]
   2b610:	mov	r1, r8
   2b614:	mov	r0, r6
   2b618:	bl	2b55c <fputs@plt+0x1a3c4>
   2b61c:	b	2b5e4 <fputs@plt+0x1a44c>
   2b620:	add	sp, sp, #24
   2b624:	pop	{r4, r5, r6, r7, r8, lr}
   2b628:	add	sp, sp, #8
   2b62c:	bx	lr
   2b630:	cmp	r2, #0
   2b634:	bxeq	lr
   2b638:	push	{r4, r5, lr}
   2b63c:	sub	sp, sp, #12
   2b640:	mov	r5, r1
   2b644:	mov	r4, r0
   2b648:	mov	r1, #1
   2b64c:	bl	2b094 <fputs@plt+0x19efc>
   2b650:	add	r2, sp, #8
   2b654:	str	r5, [r2, #-4]!
   2b658:	mov	r1, #1
   2b65c:	mov	r0, r4
   2b660:	bl	2a3d4 <fputs@plt+0x1923c>
   2b664:	mov	r3, #1
   2b668:	mov	r2, r3
   2b66c:	mov	r1, #33	; 0x21
   2b670:	mov	r0, r4
   2b674:	bl	2b55c <fputs@plt+0x1a3c4>
   2b678:	add	sp, sp, #12
   2b67c:	pop	{r4, r5, pc}
   2b680:	push	{r4, r5, lr}
   2b684:	sub	sp, sp, #36	; 0x24
   2b688:	mov	r4, r0
   2b68c:	mov	r5, r1
   2b690:	add	r1, sp, #32
   2b694:	strd	r2, [r1, #-16]!
   2b698:	mvn	r3, #12
   2b69c:	str	r3, [sp, #8]
   2b6a0:	str	r1, [sp, #4]
   2b6a4:	mov	r2, #0
   2b6a8:	str	r2, [sp]
   2b6ac:	mov	r3, #1
   2b6b0:	mov	r1, #23
   2b6b4:	bl	2b0c4 <fputs@plt+0x19f2c>
   2b6b8:	add	r2, sp, #32
   2b6bc:	str	r5, [r2, #-4]!
   2b6c0:	mov	r1, #1
   2b6c4:	mov	r0, r4
   2b6c8:	bl	2a3d4 <fputs@plt+0x1923c>
   2b6cc:	mov	r3, #1
   2b6d0:	mov	r2, r3
   2b6d4:	mov	r1, #33	; 0x21
   2b6d8:	mov	r0, r4
   2b6dc:	bl	2b55c <fputs@plt+0x1a3c4>
   2b6e0:	add	sp, sp, #36	; 0x24
   2b6e4:	pop	{r4, r5, pc}
   2b6e8:	push	{r4, r5, r6, r7, lr}
   2b6ec:	sub	sp, sp, #12
   2b6f0:	mov	r4, r0
   2b6f4:	mov	r5, r1
   2b6f8:	mov	r6, r2
   2b6fc:	mov	r3, r2
   2b700:	mov	r2, #0
   2b704:	mov	r1, #22
   2b708:	bl	2b55c <fputs@plt+0x1a3c4>
   2b70c:	mov	r2, r5
   2b710:	mov	r1, #108	; 0x6c
   2b714:	mov	r0, r4
   2b718:	bl	2b4f0 <fputs@plt+0x1a358>
   2b71c:	mov	r7, r0
   2b720:	str	r6, [sp]
   2b724:	mov	r3, #0
   2b728:	mov	r2, r5
   2b72c:	mov	r1, #47	; 0x2f
   2b730:	mov	r0, r4
   2b734:	bl	2af28 <fputs@plt+0x19d90>
   2b738:	mov	r1, #128	; 0x80
   2b73c:	mov	r0, r4
   2b740:	bl	17154 <fputs@plt+0x5fbc>
   2b744:	mov	r1, r7
   2b748:	mov	r0, r4
   2b74c:	bl	171a8 <fputs@plt+0x6010>
   2b750:	add	sp, sp, #12
   2b754:	pop	{r4, r5, r6, r7, pc}
   2b758:	push	{lr}		; (str lr, [sp, #-4]!)
   2b75c:	sub	sp, sp, #12
   2b760:	mov	r2, #0
   2b764:	str	r2, [sp]
   2b768:	mov	r3, r1
   2b76c:	mov	r1, #13
   2b770:	bl	2af28 <fputs@plt+0x19d90>
   2b774:	add	sp, sp, #12
   2b778:	pop	{pc}		; (ldr pc, [sp], #4)
   2b77c:	push	{lr}		; (str lr, [sp, #-4]!)
   2b780:	sub	sp, sp, #12
   2b784:	mov	r3, r0
   2b788:	mov	r2, r1
   2b78c:	ldr	r0, [r0, #8]
   2b790:	ldr	r3, [r3]
   2b794:	ldr	r3, [r3, #16]
   2b798:	add	r3, r3, r1, lsl #4
   2b79c:	ldr	r3, [r3, #12]
   2b7a0:	ldr	r3, [r3]
   2b7a4:	add	r3, r3, #1
   2b7a8:	str	r3, [sp]
   2b7ac:	mov	r3, #1
   2b7b0:	mov	r1, #52	; 0x34
   2b7b4:	bl	2af28 <fputs@plt+0x19d90>
   2b7b8:	add	sp, sp, #12
   2b7bc:	pop	{pc}		; (ldr pc, [sp], #4)
   2b7c0:	cmp	r1, #0
   2b7c4:	bxle	lr
   2b7c8:	push	{lr}		; (str lr, [sp, #-4]!)
   2b7cc:	sub	sp, sp, #12
   2b7d0:	mov	r3, r2
   2b7d4:	mov	r2, #1
   2b7d8:	str	r2, [sp]
   2b7dc:	mov	r2, r1
   2b7e0:	mov	r1, #138	; 0x8a
   2b7e4:	bl	2af28 <fputs@plt+0x19d90>
   2b7e8:	add	sp, sp, #12
   2b7ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2b7f0:	push	{r4, r5, r6, lr}
   2b7f4:	sub	sp, sp, #8
   2b7f8:	mov	r4, r0
   2b7fc:	mov	r5, r1
   2b800:	mov	r6, r3
   2b804:	str	r3, [sp]
   2b808:	mov	r3, r2
   2b80c:	mov	r2, r1
   2b810:	mov	r1, #29
   2b814:	ldr	r0, [r0, #8]
   2b818:	bl	2af28 <fputs@plt+0x19d90>
   2b81c:	mov	r2, r6
   2b820:	mov	r1, r5
   2b824:	mov	r0, r4
   2b828:	bl	18254 <fputs@plt+0x70bc>
   2b82c:	add	sp, sp, #8
   2b830:	pop	{r4, r5, r6, pc}
   2b834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b838:	sub	sp, sp, #28
   2b83c:	mov	r5, r0
   2b840:	mov	sl, r1
   2b844:	mov	r6, r2
   2b848:	mov	r8, r3
   2b84c:	ldr	r9, [sp, #72]	; 0x48
   2b850:	ldr	r4, [r0, #8]
   2b854:	ldr	r7, [r4, #32]
   2b858:	mov	r0, r4
   2b85c:	bl	2ae08 <fputs@plt+0x19c70>
   2b860:	str	r0, [sp, #16]
   2b864:	ldr	r3, [sp, #68]	; 0x44
   2b868:	cmp	r3, #0
   2b86c:	bne	2b890 <fputs@plt+0x1a6f8>
   2b870:	ldr	r3, [r5]
   2b874:	ldrb	r3, [r3, #69]	; 0x45
   2b878:	cmp	r3, #0
   2b87c:	movne	r7, #0
   2b880:	beq	2b940 <fputs@plt+0x1a7a8>
   2b884:	mov	r0, r7
   2b888:	add	sp, sp, #28
   2b88c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b890:	mov	r2, r3
   2b894:	mov	r1, #46	; 0x2e
   2b898:	mov	r0, r4
   2b89c:	bl	2b4f0 <fputs@plt+0x1a358>
   2b8a0:	str	r0, [sp, #20]
   2b8a4:	ldr	r2, [r6, #8]
   2b8a8:	ldr	r3, [sp, #68]	; 0x44
   2b8ac:	add	fp, r3, #1
   2b8b0:	ldr	r1, [r6, #12]
   2b8b4:	cmp	r9, #0
   2b8b8:	ldrne	r3, [r9]
   2b8bc:	addne	r3, r3, #1
   2b8c0:	strne	r3, [r9]
   2b8c4:	mvn	r3, #5
   2b8c8:	str	r3, [sp, #8]
   2b8cc:	str	r9, [sp, #4]
   2b8d0:	str	r1, [sp]
   2b8d4:	mov	r3, fp
   2b8d8:	mov	r1, #42	; 0x2a
   2b8dc:	mov	r0, r4
   2b8e0:	bl	2b058 <fputs@plt+0x19ec0>
   2b8e4:	add	r2, r0, #2
   2b8e8:	str	r2, [sp]
   2b8ec:	ldr	r3, [sp, #16]
   2b8f0:	mov	r1, #43	; 0x2b
   2b8f4:	mov	r0, r4
   2b8f8:	bl	2af28 <fputs@plt+0x19d90>
   2b8fc:	ldr	r1, [sp, #20]
   2b900:	mov	r0, r4
   2b904:	bl	171a8 <fputs@plt+0x6010>
   2b908:	ldr	r3, [r6, #12]
   2b90c:	sub	r3, r3, #1
   2b910:	str	r3, [sp]
   2b914:	mov	r3, fp
   2b918:	ldr	r2, [r6, #8]
   2b91c:	mov	r1, #30
   2b920:	mov	r0, r4
   2b924:	bl	2af28 <fputs@plt+0x19d90>
   2b928:	ldr	r3, [sp, #68]	; 0x44
   2b92c:	mov	r2, #1
   2b930:	mov	r1, #22
   2b934:	mov	r0, r4
   2b938:	bl	2b55c <fputs@plt+0x1a3c4>
   2b93c:	b	2b870 <fputs@plt+0x1a6d8>
   2b940:	ldr	r2, [sp, #16]
   2b944:	ldr	r1, [sl, #16]
   2b948:	mov	r0, r4
   2b94c:	bl	2b7c0 <fputs@plt+0x1a628>
   2b950:	ldrb	r3, [r8]
   2b954:	sub	r3, r3, #10
   2b958:	cmp	r3, #3
   2b95c:	ldrls	pc, [pc, r3, lsl #2]
   2b960:	b	2bb08 <fputs@plt+0x1a970>
   2b964:	andeq	fp, r2, r0, lsr #21
   2b968:	andeq	fp, r2, r0, lsr #20
   2b96c:	andeq	fp, r2, r4, ror r9
   2b970:			; <UNDEFINED> instruction: 0x0002bab8
   2b974:	mov	r0, r5
   2b978:	bl	183fc <fputs@plt+0x7264>
   2b97c:	mov	fp, r0
   2b980:	mov	r0, r5
   2b984:	bl	183fc <fputs@plt+0x7264>
   2b988:	mov	r9, r0
   2b98c:	ldr	r3, [r6, #12]
   2b990:	ldr	r2, [r6, #8]
   2b994:	str	fp, [sp]
   2b998:	mov	r1, #49	; 0x31
   2b99c:	mov	r0, r4
   2b9a0:	bl	2af28 <fputs@plt+0x19d90>
   2b9a4:	mov	r3, r9
   2b9a8:	ldr	r2, [r8, #4]
   2b9ac:	mov	r1, #74	; 0x4a
   2b9b0:	mov	r0, r4
   2b9b4:	bl	2b55c <fputs@plt+0x1a3c4>
   2b9b8:	ldr	r2, [r8, #4]
   2b9bc:	str	r9, [sp]
   2b9c0:	mov	r3, fp
   2b9c4:	mov	r1, #75	; 0x4b
   2b9c8:	mov	r0, r4
   2b9cc:	bl	2af28 <fputs@plt+0x19d90>
   2b9d0:	mov	r1, #8
   2b9d4:	mov	r0, r4
   2b9d8:	bl	17154 <fputs@plt+0x5fbc>
   2b9dc:	mov	r1, r9
   2b9e0:	mov	r0, r5
   2b9e4:	bl	1842c <fputs@plt+0x7294>
   2b9e8:	mov	r1, fp
   2b9ec:	mov	r0, r5
   2b9f0:	bl	1842c <fputs@plt+0x7294>
   2b9f4:	ldr	r2, [sl, #12]
   2b9f8:	cmp	r2, #0
   2b9fc:	bne	2bb30 <fputs@plt+0x1a998>
   2ba00:	ldr	r1, [sp, #16]
   2ba04:	mov	r0, r4
   2ba08:	bl	1712c <fputs@plt+0x5f94>
   2ba0c:	ldr	r2, [sp, #64]	; 0x40
   2ba10:	mov	r1, #15
   2ba14:	mov	r0, r4
   2ba18:	bl	2b4f0 <fputs@plt+0x1a358>
   2ba1c:	b	2b884 <fputs@plt+0x1a6ec>
   2ba20:	ldr	r3, [sl]
   2ba24:	ldr	r3, [r3, #4]
   2ba28:	ldrb	r1, [r8, #1]
   2ba2c:	ldr	r0, [r3]
   2ba30:	bl	189bc <fputs@plt+0x7824>
   2ba34:	mov	r9, r8
   2ba38:	strb	r0, [r9, #1]!
   2ba3c:	mov	r0, r5
   2ba40:	bl	183fc <fputs@plt+0x7264>
   2ba44:	mov	fp, #1
   2ba48:	str	fp, [sp, #8]
   2ba4c:	str	r9, [sp, #4]
   2ba50:	mov	r9, r0
   2ba54:	str	r0, [sp]
   2ba58:	mov	r3, fp
   2ba5c:	ldr	r2, [r6, #8]
   2ba60:	mov	r1, #49	; 0x31
   2ba64:	mov	r0, r4
   2ba68:	bl	2b058 <fputs@plt+0x19ec0>
   2ba6c:	mov	r2, fp
   2ba70:	ldr	r1, [r6, #8]
   2ba74:	mov	r0, r5
   2ba78:	bl	18254 <fputs@plt+0x70bc>
   2ba7c:	mov	r3, r9
   2ba80:	ldr	r2, [r8, #4]
   2ba84:	mov	r1, #110	; 0x6e
   2ba88:	mov	r0, r4
   2ba8c:	bl	2b55c <fputs@plt+0x1a3c4>
   2ba90:	mov	r1, r9
   2ba94:	mov	r0, r5
   2ba98:	bl	1842c <fputs@plt+0x7294>
   2ba9c:	b	2b9f4 <fputs@plt+0x1a85c>
   2baa0:	mov	r3, #1
   2baa4:	ldr	r2, [r8, #4]
   2baa8:	ldr	r1, [r6, #8]
   2baac:	mov	r0, r5
   2bab0:	bl	2b7f0 <fputs@plt+0x1a658>
   2bab4:	b	2b9f4 <fputs@plt+0x1a85c>
   2bab8:	ldr	r3, [r8, #8]
   2babc:	cmp	r3, #0
   2bac0:	beq	2baec <fputs@plt+0x1a954>
   2bac4:	ldr	r3, [r6, #12]
   2bac8:	ldr	r2, [r8, #8]
   2bacc:	ldr	r1, [r6, #8]
   2bad0:	mov	r0, r5
   2bad4:	bl	2b7f0 <fputs@plt+0x1a658>
   2bad8:	ldr	r2, [r8, #4]
   2badc:	mov	r1, #18
   2bae0:	mov	r0, r4
   2bae4:	bl	2b4f0 <fputs@plt+0x1a358>
   2bae8:	b	2b9f4 <fputs@plt+0x1a85c>
   2baec:	ldr	r1, [r6, #12]
   2baf0:	mov	r0, r5
   2baf4:	bl	18494 <fputs@plt+0x72fc>
   2baf8:	str	r0, [r8, #8]
   2bafc:	ldr	r3, [r6, #12]
   2bb00:	str	r3, [r8, #12]
   2bb04:	b	2bac4 <fputs@plt+0x1a92c>
   2bb08:	ldr	r3, [r6, #12]
   2bb0c:	ldr	r2, [r6, #8]
   2bb10:	mov	r1, #33	; 0x21
   2bb14:	mov	r0, r4
   2bb18:	bl	2b55c <fputs@plt+0x1a3c4>
   2bb1c:	ldr	r2, [r6, #12]
   2bb20:	ldr	r1, [r6, #8]
   2bb24:	mov	r0, r5
   2bb28:	bl	18254 <fputs@plt+0x70bc>
   2bb2c:	b	2b9f4 <fputs@plt+0x1a85c>
   2bb30:	ldr	r3, [sp, #76]	; 0x4c
   2bb34:	mov	r1, #141	; 0x8d
   2bb38:	mov	r0, r4
   2bb3c:	bl	2b55c <fputs@plt+0x1a3c4>
   2bb40:	b	2ba00 <fputs@plt+0x1a868>
   2bb44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bb48:	sub	sp, sp, #8
   2bb4c:	mov	r6, r0
   2bb50:	mov	r7, r1
   2bb54:	mov	sl, r2
   2bb58:	mov	r9, r3
   2bb5c:	ldr	r8, [sp, #40]	; 0x28
   2bb60:	ldr	r5, [r0, #8]
   2bb64:	bl	183fc <fputs@plt+0x7264>
   2bb68:	mov	r4, r0
   2bb6c:	str	r9, [sp, #4]
   2bb70:	str	r8, [sp]
   2bb74:	mov	r3, sl
   2bb78:	mov	r2, r7
   2bb7c:	mov	r1, #69	; 0x45
   2bb80:	mov	r0, r5
   2bb84:	bl	2b01c <fputs@plt+0x19e84>
   2bb88:	str	r4, [sp]
   2bb8c:	mov	r3, r9
   2bb90:	mov	r2, r8
   2bb94:	mov	r1, #49	; 0x31
   2bb98:	mov	r0, r5
   2bb9c:	bl	2af28 <fputs@plt+0x19d90>
   2bba0:	mov	r3, r4
   2bba4:	mov	r2, r7
   2bba8:	mov	r1, #110	; 0x6e
   2bbac:	mov	r0, r5
   2bbb0:	bl	2b55c <fputs@plt+0x1a3c4>
   2bbb4:	mov	r1, r4
   2bbb8:	mov	r0, r6
   2bbbc:	bl	1842c <fputs@plt+0x7294>
   2bbc0:	add	sp, sp, #8
   2bbc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bbc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bbcc:	sub	sp, sp, #36	; 0x24
   2bbd0:	mov	fp, r0
   2bbd4:	ldr	r3, [r0]
   2bbd8:	str	r3, [sp, #28]
   2bbdc:	ldr	r2, [r3, #8]
   2bbe0:	mov	r5, r2
   2bbe4:	str	r2, [sp, #16]
   2bbe8:	ldr	r2, [r0, #4]
   2bbec:	mov	r4, r2
   2bbf0:	str	r2, [sp, #8]
   2bbf4:	ldr	r2, [r3]
   2bbf8:	str	r2, [sp, #12]
   2bbfc:	mov	r0, r3
   2bc00:	bl	18320 <fputs@plt+0x7188>
   2bc04:	ldrb	r9, [fp, #43]	; 0x2b
   2bc08:	subs	r8, r9, #1
   2bc0c:	bmi	2be20 <fputs@plt+0x1ac88>
   2bc10:	add	r6, r9, r9, lsl #2
   2bc14:	add	r6, fp, r6, lsl #4
   2bc18:	add	r9, r9, r9, lsl #3
   2bc1c:	add	r9, r4, r9, lsl #3
   2bc20:	str	fp, [sp, #20]
   2bc24:	b	2bc98 <fputs@plt+0x1ab00>
   2bc28:	ldr	r1, [sl, #668]	; 0x29c
   2bc2c:	mov	r0, r5
   2bc30:	bl	1712c <fputs@plt+0x5f94>
   2bc34:	ldr	r1, [sl, #676]	; 0x2a4
   2bc38:	cmp	r1, #0
   2bc3c:	bne	2bd64 <fputs@plt+0x1abcc>
   2bc40:	ldr	r4, [sl, #696]	; 0x2b8
   2bc44:	cmp	r4, #0
   2bc48:	beq	2bc78 <fputs@plt+0x1aae0>
   2bc4c:	sub	r1, r4, #1
   2bc50:	mov	r0, r5
   2bc54:	bl	17178 <fputs@plt+0x5fe0>
   2bc58:	ldr	r1, [r0, #4]
   2bc5c:	mov	r3, r4
   2bc60:	ldr	r2, [sl, #692]	; 0x2b4
   2bc64:	cmp	r1, #0
   2bc68:	movne	r1, #141	; 0x8d
   2bc6c:	moveq	r1, #142	; 0x8e
   2bc70:	mov	r0, r5
   2bc74:	bl	2b55c <fputs@plt+0x1a3c4>
   2bc78:	ldr	r2, [sl, #656]	; 0x290
   2bc7c:	cmp	r2, #0
   2bc80:	bne	2bd8c <fputs@plt+0x1abf4>
   2bc84:	sub	r8, r8, #1
   2bc88:	sub	r6, r6, #80	; 0x50
   2bc8c:	sub	r9, r9, #72	; 0x48
   2bc90:	cmn	r8, #1
   2bc94:	beq	2be1c <fputs@plt+0x1ac84>
   2bc98:	mov	sl, r6
   2bc9c:	ldr	fp, [r6, #720]	; 0x2d0
   2bca0:	ldr	r1, [r6, #680]	; 0x2a8
   2bca4:	mov	r0, r5
   2bca8:	bl	1712c <fputs@plt+0x5f94>
   2bcac:	ldrb	r1, [r6, #701]	; 0x2bd
   2bcb0:	cmp	r1, #160	; 0xa0
   2bcb4:	beq	2bcdc <fputs@plt+0x1ab44>
   2bcb8:	ldr	r3, [r6, #708]	; 0x2c4
   2bcbc:	ldr	r2, [r6, #704]	; 0x2c0
   2bcc0:	ldrb	r0, [r6, #702]	; 0x2be
   2bcc4:	str	r0, [sp]
   2bcc8:	mov	r0, r5
   2bccc:	bl	2af28 <fputs@plt+0x19d90>
   2bcd0:	ldrb	r1, [r6, #703]	; 0x2bf
   2bcd4:	mov	r0, r5
   2bcd8:	bl	17154 <fputs@plt+0x5fbc>
   2bcdc:	ldr	r3, [fp, #36]	; 0x24
   2bce0:	tst	r3, #2048	; 0x800
   2bce4:	beq	2bc28 <fputs@plt+0x1aa90>
   2bce8:	ldr	r3, [sl, #712]	; 0x2c8
   2bcec:	cmp	r3, #0
   2bcf0:	ble	2bc28 <fputs@plt+0x1aa90>
   2bcf4:	ldr	r1, [sl, #672]	; 0x2a0
   2bcf8:	mov	r0, r5
   2bcfc:	bl	1712c <fputs@plt+0x5f94>
   2bd00:	ldr	r7, [sl, #712]	; 0x2c8
   2bd04:	ldr	r4, [sl, #716]	; 0x2cc
   2bd08:	add	r3, r7, r7, lsl #1
   2bd0c:	lsl	r3, r3, #2
   2bd10:	cmp	r7, #0
   2bd14:	ble	2bc28 <fputs@plt+0x1aa90>
   2bd18:	sub	r3, r3, #24
   2bd1c:	add	r4, r4, r3
   2bd20:	ldr	r1, [r4, #16]
   2bd24:	add	r1, r1, #1
   2bd28:	mov	r0, r5
   2bd2c:	bl	171a8 <fputs@plt+0x6010>
   2bd30:	ldr	r3, [r4, #16]
   2bd34:	ldr	r2, [r4, #12]
   2bd38:	ldrb	r1, [r4, #20]
   2bd3c:	mov	r0, r5
   2bd40:	bl	2b55c <fputs@plt+0x1a3c4>
   2bd44:	ldr	r1, [r4, #16]
   2bd48:	sub	r1, r1, #1
   2bd4c:	mov	r0, r5
   2bd50:	bl	171a8 <fputs@plt+0x6010>
   2bd54:	sub	r4, r4, #12
   2bd58:	subs	r7, r7, #1
   2bd5c:	bne	2bd20 <fputs@plt+0x1ab88>
   2bd60:	b	2bc28 <fputs@plt+0x1aa90>
   2bd64:	mov	r0, r5
   2bd68:	bl	2b758 <fputs@plt+0x1a5c0>
   2bd6c:	ldr	r1, [sl, #676]	; 0x2a4
   2bd70:	mov	r0, r5
   2bd74:	bl	171a8 <fputs@plt+0x6010>
   2bd78:	ldr	r1, [sl, #676]	; 0x2a4
   2bd7c:	sub	r1, r1, #2
   2bd80:	mov	r0, r5
   2bd84:	bl	171a8 <fputs@plt+0x6010>
   2bd88:	b	2bc40 <fputs@plt+0x1aaa8>
   2bd8c:	mov	r1, #138	; 0x8a
   2bd90:	mov	r0, r5
   2bd94:	bl	2b4f0 <fputs@plt+0x1a358>
   2bd98:	mov	r4, r0
   2bd9c:	ldr	r3, [fp, #36]	; 0x24
   2bda0:	tst	r3, #64	; 0x40
   2bda4:	beq	2bddc <fputs@plt+0x1ac44>
   2bda8:	ldr	r3, [fp, #36]	; 0x24
   2bdac:	tst	r3, #512	; 0x200
   2bdb0:	bne	2bdf0 <fputs@plt+0x1ac58>
   2bdb4:	ldrb	r3, [sl, #701]	; 0x2bd
   2bdb8:	cmp	r3, #15
   2bdbc:	beq	2be04 <fputs@plt+0x1ac6c>
   2bdc0:	ldr	r1, [sl, #684]	; 0x2ac
   2bdc4:	mov	r0, r5
   2bdc8:	bl	2b758 <fputs@plt+0x1a5c0>
   2bdcc:	mov	r1, r4
   2bdd0:	mov	r0, r5
   2bdd4:	bl	171a8 <fputs@plt+0x6010>
   2bdd8:	b	2bc84 <fputs@plt+0x1aaec>
   2bddc:	ldr	r2, [r9, #-20]	; 0xffffffec
   2bde0:	mov	r1, #104	; 0x68
   2bde4:	mov	r0, r5
   2bde8:	bl	2b4f0 <fputs@plt+0x1a358>
   2bdec:	b	2bda8 <fputs@plt+0x1ac10>
   2bdf0:	ldr	r2, [sl, #664]	; 0x298
   2bdf4:	mov	r1, #104	; 0x68
   2bdf8:	mov	r0, r5
   2bdfc:	bl	2b4f0 <fputs@plt+0x1a358>
   2be00:	b	2bdb4 <fputs@plt+0x1ac1c>
   2be04:	ldr	r3, [sl, #684]	; 0x2ac
   2be08:	ldr	r2, [sl, #704]	; 0x2c0
   2be0c:	mov	r1, #14
   2be10:	mov	r0, r5
   2be14:	bl	2b55c <fputs@plt+0x1a3c4>
   2be18:	b	2bdcc <fputs@plt+0x1ac34>
   2be1c:	ldr	fp, [sp, #20]
   2be20:	ldr	r1, [fp, #52]	; 0x34
   2be24:	ldr	r0, [sp, #16]
   2be28:	bl	1712c <fputs@plt+0x5f94>
   2be2c:	add	r6, fp, #736	; 0x2e0
   2be30:	ldrb	r3, [fp, #43]	; 0x2b
   2be34:	cmp	r3, #0
   2be38:	ble	2c04c <fputs@plt+0x1aeb4>
   2be3c:	mov	r7, #0
   2be40:	b	2be7c <fputs@plt+0x1ace4>
   2be44:	add	r2, r2, r2, lsl #3
   2be48:	add	r2, r1, r2, lsl #3
   2be4c:	ldr	r3, [r2, #40]	; 0x28
   2be50:	mov	r2, #0
   2be54:	str	r2, [sp]
   2be58:	ldr	r2, [r6, #4]
   2be5c:	ldr	r1, [r6, #32]
   2be60:	ldr	r0, [sp, #16]
   2be64:	bl	1a0cc <fputs@plt+0x8f34>
   2be68:	add	r7, r7, #1
   2be6c:	add	r6, r6, #80	; 0x50
   2be70:	ldrb	r3, [fp, #43]	; 0x2b
   2be74:	cmp	r3, r7
   2be78:	ble	2c04c <fputs@plt+0x1aeb4>
   2be7c:	ldrb	r2, [r6, #44]	; 0x2c
   2be80:	add	r3, r2, r2, lsl #3
   2be84:	ldr	r1, [sp, #8]
   2be88:	add	r3, r1, r3, lsl #3
   2be8c:	ldr	sl, [r3, #24]
   2be90:	ldr	r4, [r6, #64]	; 0x40
   2be94:	ldrb	r3, [r3, #45]	; 0x2d
   2be98:	tst	r3, #16
   2be9c:	beq	2beb0 <fputs@plt+0x1ad18>
   2bea0:	ldr	r3, [sp, #12]
   2bea4:	ldrb	r3, [r3, #69]	; 0x45
   2bea8:	cmp	r3, #0
   2beac:	beq	2be44 <fputs@plt+0x1acac>
   2beb0:	ldrb	r3, [sl, #42]	; 0x2a
   2beb4:	tst	r3, #2
   2beb8:	bne	2bec8 <fputs@plt+0x1ad30>
   2bebc:	ldr	r3, [sl, #12]
   2bec0:	cmp	r3, #0
   2bec4:	beq	2bf3c <fputs@plt+0x1ada4>
   2bec8:	ldr	r3, [r4, #36]	; 0x24
   2becc:	tst	r3, #576	; 0x240
   2bed0:	beq	2bfac <fputs@plt+0x1ae14>
   2bed4:	ldr	r8, [r4, #28]
   2bed8:	cmp	r8, #0
   2bedc:	beq	2be68 <fputs@plt+0x1acd0>
   2bee0:	ldrb	r3, [fp, #40]	; 0x28
   2bee4:	cmp	r3, #0
   2bee8:	beq	2befc <fputs@plt+0x1ad64>
   2beec:	ldr	r3, [r8, #12]
   2bef0:	ldrb	r3, [r3, #42]	; 0x2a
   2bef4:	tst	r3, #32
   2bef8:	beq	2be68 <fputs@plt+0x1acd0>
   2befc:	ldr	r3, [sp, #12]
   2bf00:	ldrb	r3, [r3, #69]	; 0x45
   2bf04:	cmp	r3, #0
   2bf08:	bne	2be68 <fputs@plt+0x1acd0>
   2bf0c:	ldr	r3, [sp, #16]
   2bf10:	ldr	r9, [r3, #32]
   2bf14:	ldr	r5, [r6, #32]
   2bf18:	mov	r1, r5
   2bf1c:	mov	r0, r3
   2bf20:	bl	17178 <fputs@plt+0x5fe0>
   2bf24:	cmp	r5, r9
   2bf28:	bge	2be68 <fputs@plt+0x1acd0>
   2bf2c:	add	r4, r0, #20
   2bf30:	str	r8, [sp, #24]
   2bf34:	str	sl, [sp, #20]
   2bf38:	b	2bffc <fputs@plt+0x1ae64>
   2bf3c:	ldrh	r3, [fp, #36]	; 0x24
   2bf40:	tst	r3, #16
   2bf44:	bne	2bec8 <fputs@plt+0x1ad30>
   2bf48:	ldr	r5, [r4, #36]	; 0x24
   2bf4c:	ldrb	r3, [fp, #40]	; 0x28
   2bf50:	cmp	r3, #0
   2bf54:	bne	2bf60 <fputs@plt+0x1adc8>
   2bf58:	tst	r5, #64	; 0x40
   2bf5c:	beq	2bf8c <fputs@plt+0x1adf4>
   2bf60:	and	r5, r5, #17152	; 0x4300
   2bf64:	cmp	r5, #512	; 0x200
   2bf68:	bne	2bec8 <fputs@plt+0x1ad30>
   2bf6c:	ldr	r2, [r6, #8]
   2bf70:	ldr	r3, [fp, #64]	; 0x40
   2bf74:	cmp	r2, r3
   2bf78:	beq	2bec8 <fputs@plt+0x1ad30>
   2bf7c:	mov	r1, #61	; 0x3d
   2bf80:	ldr	r0, [sp, #16]
   2bf84:	bl	2b4f0 <fputs@plt+0x1a358>
   2bf88:	b	2bec8 <fputs@plt+0x1ad30>
   2bf8c:	add	r2, r2, r2, lsl #3
   2bf90:	ldr	r3, [sp, #8]
   2bf94:	add	r3, r3, r2, lsl #3
   2bf98:	ldr	r2, [r3, #52]	; 0x34
   2bf9c:	mov	r1, #61	; 0x3d
   2bfa0:	ldr	r0, [sp, #16]
   2bfa4:	bl	2b4f0 <fputs@plt+0x1a358>
   2bfa8:	b	2bf60 <fputs@plt+0x1adc8>
   2bfac:	tst	r3, #8192	; 0x2000
   2bfb0:	beq	2be68 <fputs@plt+0x1acd0>
   2bfb4:	ldr	r8, [r6, #56]	; 0x38
   2bfb8:	b	2bed8 <fputs@plt+0x1ad40>
   2bfbc:	ldr	sl, [r4, #-12]
   2bfc0:	ldr	r3, [sp, #20]
   2bfc4:	ldrb	r3, [r3, #42]	; 0x2a
   2bfc8:	tst	r3, #32
   2bfcc:	bne	2c034 <fputs@plt+0x1ae9c>
   2bfd0:	sxth	r1, sl
   2bfd4:	ldr	r0, [sp, #24]
   2bfd8:	bl	186f4 <fputs@plt+0x755c>
   2bfdc:	cmp	r0, #0
   2bfe0:	strge	r0, [r8, #-12]
   2bfe4:	ldrge	r3, [r6, #8]
   2bfe8:	strge	r3, [r8, #-16]
   2bfec:	add	r5, r5, #1
   2bff0:	add	r4, r4, #20
   2bff4:	cmp	r5, r9
   2bff8:	beq	2be68 <fputs@plt+0x1acd0>
   2bffc:	mov	r8, r4
   2c000:	ldr	r2, [r4, #-16]
   2c004:	ldr	r3, [r6, #4]
   2c008:	cmp	r2, r3
   2c00c:	bne	2bfec <fputs@plt+0x1ae54>
   2c010:	ldrb	r3, [r4, #-20]	; 0xffffffec
   2c014:	cmp	r3, #47	; 0x2f
   2c018:	beq	2bfbc <fputs@plt+0x1ae24>
   2c01c:	cmp	r3, #103	; 0x67
   2c020:	ldreq	r3, [r6, #8]
   2c024:	streq	r3, [r4, #-16]
   2c028:	moveq	r3, #113	; 0x71
   2c02c:	strbeq	r3, [r4, #-20]	; 0xffffffec
   2c030:	b	2bfec <fputs@plt+0x1ae54>
   2c034:	ldr	r0, [sp, #20]
   2c038:	bl	186b8 <fputs@plt+0x7520>
   2c03c:	ldr	r3, [r0, #4]
   2c040:	lsl	sl, sl, #1
   2c044:	ldrsh	sl, [r3, sl]
   2c048:	b	2bfd0 <fputs@plt+0x1ae38>
   2c04c:	ldr	r3, [fp, #56]	; 0x38
   2c050:	ldr	r2, [sp, #28]
   2c054:	str	r3, [r2, #428]	; 0x1ac
   2c058:	mov	r1, fp
   2c05c:	ldr	r0, [sp, #12]
   2c060:	bl	23f50 <fputs@plt+0x12db8>
   2c064:	add	sp, sp, #36	; 0x24
   2c068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c06c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c070:	sub	sp, sp, #68	; 0x44
   2c074:	mov	r5, r0
   2c078:	str	r1, [sp, #60]	; 0x3c
   2c07c:	mov	r6, r2
   2c080:	str	r3, [sp, #52]	; 0x34
   2c084:	ldr	r7, [sp, #104]	; 0x68
   2c088:	ldr	r4, [r0, #8]
   2c08c:	ldr	r3, [r2, #24]
   2c090:	str	r3, [sp, #32]
   2c094:	mov	r0, r4
   2c098:	bl	2ae08 <fputs@plt+0x19c70>
   2c09c:	str	r0, [sp, #48]	; 0x30
   2c0a0:	ldr	r9, [r6]
   2c0a4:	ldrb	r8, [r7]
   2c0a8:	ldr	r3, [r7, #4]
   2c0ac:	str	r3, [sp, #36]	; 0x24
   2c0b0:	ldr	r3, [r6, #16]
   2c0b4:	cmp	r3, #0
   2c0b8:	beq	2c0e4 <fputs@plt+0x1af4c>
   2c0bc:	ldr	r2, [r6, #12]
   2c0c0:	mov	r1, #14
   2c0c4:	mov	r0, r4
   2c0c8:	bl	2b55c <fputs@plt+0x1a3c4>
   2c0cc:	ldr	r1, [sp, #32]
   2c0d0:	mov	r0, r4
   2c0d4:	bl	2b758 <fputs@plt+0x1a5c0>
   2c0d8:	ldr	r1, [r6, #16]
   2c0dc:	mov	r0, r4
   2c0e0:	bl	1712c <fputs@plt+0x5f94>
   2c0e4:	ldr	r3, [r6, #8]
   2c0e8:	str	r3, [sp, #24]
   2c0ec:	and	r3, r8, #251	; 0xfb
   2c0f0:	cmp	r3, #9
   2c0f4:	bne	2c230 <fputs@plt+0x1b098>
   2c0f8:	ldr	r3, [r7, #8]
   2c0fc:	str	r3, [sp, #20]
   2c100:	ldr	r3, [sp, #52]	; 0x34
   2c104:	str	r3, [sp, #44]	; 0x2c
   2c108:	mov	fp, #0
   2c10c:	ldr	r3, [r9]
   2c110:	ldr	sl, [r6, #4]
   2c114:	sub	r3, r3, sl
   2c118:	str	r3, [sp, #56]	; 0x38
   2c11c:	ldrb	r3, [r6, #28]
   2c120:	tst	r3, #1
   2c124:	beq	2c254 <fputs@plt+0x1b0bc>
   2c128:	ldr	r9, [r5, #76]	; 0x4c
   2c12c:	add	r9, r9, #1
   2c130:	str	r9, [r5, #76]	; 0x4c
   2c134:	ldr	r3, [r5, #72]	; 0x48
   2c138:	str	r3, [sp, #28]
   2c13c:	add	r3, r3, #1
   2c140:	str	r3, [r5, #72]	; 0x48
   2c144:	ldr	sl, [r6, #16]
   2c148:	cmp	sl, #0
   2c14c:	beq	2c15c <fputs@plt+0x1afc4>
   2c150:	mov	r0, r5
   2c154:	bl	2b50c <fputs@plt+0x1a374>
   2c158:	mov	sl, r0
   2c15c:	ldr	r3, [sp, #56]	; 0x38
   2c160:	add	r3, r3, #1
   2c164:	ldr	r2, [sp, #44]	; 0x2c
   2c168:	add	r3, r3, r2
   2c16c:	str	r3, [sp]
   2c170:	mov	r3, r9
   2c174:	ldr	r2, [sp, #28]
   2c178:	mov	r1, #60	; 0x3c
   2c17c:	mov	r0, r4
   2c180:	bl	2af28 <fputs@plt+0x19d90>
   2c184:	cmp	sl, #0
   2c188:	beq	2c198 <fputs@plt+0x1b000>
   2c18c:	mov	r1, sl
   2c190:	mov	r0, r4
   2c194:	bl	171a8 <fputs@plt+0x6010>
   2c198:	ldr	r3, [sp, #32]
   2c19c:	ldr	r2, [sp, #24]
   2c1a0:	mov	r1, #106	; 0x6a
   2c1a4:	mov	r0, r4
   2c1a8:	bl	2b55c <fputs@plt+0x1a3c4>
   2c1ac:	add	r3, r0, #1
   2c1b0:	str	r3, [sp, #40]	; 0x28
   2c1b4:	ldr	r2, [sp, #48]	; 0x30
   2c1b8:	ldr	r3, [sp, #60]	; 0x3c
   2c1bc:	ldr	r1, [r3, #16]
   2c1c0:	mov	r0, r4
   2c1c4:	bl	2b7c0 <fputs@plt+0x1a628>
   2c1c8:	ldr	r3, [sp, #28]
   2c1cc:	str	r3, [sp]
   2c1d0:	mov	r3, r9
   2c1d4:	ldr	r2, [sp, #24]
   2c1d8:	mov	r1, #100	; 0x64
   2c1dc:	mov	r0, r4
   2c1e0:	bl	2af28 <fputs@plt+0x19d90>
   2c1e4:	mov	sl, #0
   2c1e8:	mov	r9, #0
   2c1ec:	ldr	r3, [sp, #56]	; 0x38
   2c1f0:	add	sl, sl, r3
   2c1f4:	ldr	r3, [sp, #44]	; 0x2c
   2c1f8:	cmp	r3, r9
   2c1fc:	bgt	2c294 <fputs@plt+0x1b0fc>
   2c200:	cmp	r8, #11
   2c204:	beq	2c36c <fputs@plt+0x1b1d4>
   2c208:	cmp	r8, #12
   2c20c:	beq	2c2bc <fputs@plt+0x1b124>
   2c210:	cmp	r8, #10
   2c214:	bne	2c3bc <fputs@plt+0x1b224>
   2c218:	mov	r3, #1
   2c21c:	ldr	r2, [sp, #36]	; 0x24
   2c220:	ldr	r1, [sp, #20]
   2c224:	mov	r0, r5
   2c228:	bl	2b7f0 <fputs@plt+0x1a658>
   2c22c:	b	2c2f4 <fputs@plt+0x1b15c>
   2c230:	mov	r0, r5
   2c234:	bl	183fc <fputs@plt+0x7264>
   2c238:	mov	fp, r0
   2c23c:	mov	r0, r5
   2c240:	bl	183fc <fputs@plt+0x7264>
   2c244:	str	r0, [sp, #20]
   2c248:	mov	r3, #1
   2c24c:	str	r3, [sp, #44]	; 0x2c
   2c250:	b	2c10c <fputs@plt+0x1af74>
   2c254:	ldr	r3, [sp, #32]
   2c258:	ldr	r2, [sp, #24]
   2c25c:	mov	r1, #107	; 0x6b
   2c260:	mov	r0, r4
   2c264:	bl	2b55c <fputs@plt+0x1a3c4>
   2c268:	add	r3, r0, #1
   2c26c:	str	r3, [sp, #40]	; 0x28
   2c270:	ldr	r2, [sp, #48]	; 0x30
   2c274:	ldr	r3, [sp, #60]	; 0x3c
   2c278:	ldr	r1, [r3, #16]
   2c27c:	mov	r0, r4
   2c280:	bl	2b7c0 <fputs@plt+0x1a628>
   2c284:	ldr	r3, [sp, #24]
   2c288:	str	r3, [sp, #28]
   2c28c:	mov	sl, #1
   2c290:	b	2c1e8 <fputs@plt+0x1b050>
   2c294:	ldr	r3, [sp, #20]
   2c298:	add	r3, r3, r9
   2c29c:	str	r3, [sp]
   2c2a0:	add	r3, sl, r9
   2c2a4:	ldr	r2, [sp, #28]
   2c2a8:	mov	r1, #47	; 0x2f
   2c2ac:	mov	r0, r4
   2c2b0:	bl	2af28 <fputs@plt+0x19d90>
   2c2b4:	add	r9, r9, #1
   2c2b8:	b	2c1f4 <fputs@plt+0x1b05c>
   2c2bc:	mov	r3, fp
   2c2c0:	ldr	r2, [sp, #36]	; 0x24
   2c2c4:	mov	r1, #74	; 0x4a
   2c2c8:	mov	r0, r4
   2c2cc:	bl	2b55c <fputs@plt+0x1a3c4>
   2c2d0:	str	fp, [sp]
   2c2d4:	ldr	r3, [sp, #20]
   2c2d8:	ldr	r2, [sp, #36]	; 0x24
   2c2dc:	mov	r1, #75	; 0x4b
   2c2e0:	mov	r0, r4
   2c2e4:	bl	2af28 <fputs@plt+0x19d90>
   2c2e8:	mov	r1, #8
   2c2ec:	mov	r0, r4
   2c2f0:	bl	17154 <fputs@plt+0x5fbc>
   2c2f4:	cmp	fp, #0
   2c2f8:	beq	2c314 <fputs@plt+0x1b17c>
   2c2fc:	ldr	r1, [sp, #20]
   2c300:	mov	r0, r5
   2c304:	bl	1842c <fputs@plt+0x7294>
   2c308:	mov	r1, fp
   2c30c:	mov	r0, r5
   2c310:	bl	1842c <fputs@plt+0x7294>
   2c314:	ldr	r1, [sp, #48]	; 0x30
   2c318:	mov	r0, r4
   2c31c:	bl	1712c <fputs@plt+0x5f94>
   2c320:	ldrb	r3, [r6, #28]
   2c324:	tst	r3, #1
   2c328:	ldr	r3, [sp, #40]	; 0x28
   2c32c:	ldr	r2, [sp, #24]
   2c330:	movne	r1, #3
   2c334:	moveq	r1, #7
   2c338:	mov	r0, r4
   2c33c:	bl	2b55c <fputs@plt+0x1a3c4>
   2c340:	ldr	r2, [r6, #12]
   2c344:	cmp	r2, #0
   2c348:	beq	2c358 <fputs@plt+0x1b1c0>
   2c34c:	mov	r1, #15
   2c350:	mov	r0, r4
   2c354:	bl	2b4f0 <fputs@plt+0x1a358>
   2c358:	ldr	r1, [sp, #32]
   2c35c:	mov	r0, r4
   2c360:	bl	1712c <fputs@plt+0x5f94>
   2c364:	add	sp, sp, #68	; 0x44
   2c368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c36c:	mov	r8, #1
   2c370:	str	r8, [sp, #8]
   2c374:	add	r7, r7, r8
   2c378:	str	r7, [sp, #4]
   2c37c:	str	fp, [sp]
   2c380:	mov	r3, r8
   2c384:	ldr	r2, [sp, #20]
   2c388:	mov	r1, #49	; 0x31
   2c38c:	mov	r0, r4
   2c390:	bl	2b058 <fputs@plt+0x19ec0>
   2c394:	mov	r2, r8
   2c398:	ldr	r1, [sp, #20]
   2c39c:	mov	r0, r5
   2c3a0:	bl	18254 <fputs@plt+0x70bc>
   2c3a4:	mov	r3, fp
   2c3a8:	ldr	r2, [sp, #36]	; 0x24
   2c3ac:	mov	r1, #110	; 0x6e
   2c3b0:	mov	r0, r4
   2c3b4:	bl	2b55c <fputs@plt+0x1a3c4>
   2c3b8:	b	2c2f4 <fputs@plt+0x1b15c>
   2c3bc:	cmp	r8, #9
   2c3c0:	bne	2c3ec <fputs@plt+0x1b254>
   2c3c4:	ldr	r3, [sp, #52]	; 0x34
   2c3c8:	ldr	r2, [r7, #8]
   2c3cc:	mov	r1, #33	; 0x21
   2c3d0:	mov	r0, r4
   2c3d4:	bl	2b55c <fputs@plt+0x1a3c4>
   2c3d8:	ldr	r2, [sp, #52]	; 0x34
   2c3dc:	ldr	r1, [r7, #8]
   2c3e0:	mov	r0, r5
   2c3e4:	bl	18254 <fputs@plt+0x70bc>
   2c3e8:	b	2c2f4 <fputs@plt+0x1b15c>
   2c3ec:	ldr	r2, [r7, #4]
   2c3f0:	mov	r1, #18
   2c3f4:	mov	r0, r4
   2c3f8:	bl	2b4f0 <fputs@plt+0x1a358>
   2c3fc:	b	2c2f4 <fputs@plt+0x1b15c>
   2c400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c404:	sub	sp, sp, #28
   2c408:	mov	r8, r0
   2c40c:	mov	r5, r1
   2c410:	str	r2, [sp, #16]
   2c414:	mov	r9, r3
   2c418:	bl	2afc0 <fputs@plt+0x19e28>
   2c41c:	mov	r4, r0
   2c420:	ldr	r7, [r5, #8]
   2c424:	ldr	r3, [sp, #80]	; 0x50
   2c428:	cmp	r3, #0
   2c42c:	movne	sl, #16
   2c430:	moveq	sl, #0
   2c434:	orr	fp, sl, #1
   2c438:	mov	r6, r9
   2c43c:	ldr	r3, [sp, #68]	; 0x44
   2c440:	sub	r9, r3, r9, lsl #2
   2c444:	mov	r3, #0
   2c448:	str	r3, [sp, #12]
   2c44c:	str	sl, [sp, #20]
   2c450:	cmp	r7, #0
   2c454:	bne	2c540 <fputs@plt+0x1b3a8>
   2c458:	ldrb	r3, [r5, #42]	; 0x2a
   2c45c:	tst	r3, #32
   2c460:	bne	2c538 <fputs@plt+0x1b3a0>
   2c464:	ldr	r3, [sp, #64]	; 0x40
   2c468:	add	r7, r3, #1
   2c46c:	mov	r0, r8
   2c470:	bl	183fc <fputs@plt+0x7264>
   2c474:	mov	r6, r0
   2c478:	ldrsh	r3, [r5, #34]	; 0x22
   2c47c:	str	r0, [sp]
   2c480:	mov	r2, r7
   2c484:	mov	r1, #49	; 0x31
   2c488:	mov	r0, r4
   2c48c:	bl	2af28 <fputs@plt+0x19d90>
   2c490:	ldr	r3, [sp, #12]
   2c494:	cmp	r3, #0
   2c498:	bne	2c4ac <fputs@plt+0x1b314>
   2c49c:	mov	r2, #0
   2c4a0:	mov	r1, r5
   2c4a4:	mov	r0, r4
   2c4a8:	bl	2b21c <fputs@plt+0x1a084>
   2c4ac:	ldrsh	r2, [r5, #34]	; 0x22
   2c4b0:	mov	r1, r7
   2c4b4:	mov	r0, r8
   2c4b8:	bl	18254 <fputs@plt+0x70bc>
   2c4bc:	ldrb	r3, [r8, #18]
   2c4c0:	cmp	r3, #0
   2c4c4:	movne	r7, #0
   2c4c8:	bne	2c4dc <fputs@plt+0x1b344>
   2c4cc:	ldr	r7, [sp, #72]	; 0x48
   2c4d0:	cmp	r7, #0
   2c4d4:	movne	r7, #5
   2c4d8:	moveq	r7, #3
   2c4dc:	ldr	r3, [sp, #76]	; 0x4c
   2c4e0:	cmp	r3, #0
   2c4e4:	orrne	r7, r7, #8
   2c4e8:	ldr	r3, [sp, #80]	; 0x50
   2c4ec:	cmp	r3, #0
   2c4f0:	orrne	r7, r7, #16
   2c4f4:	ldr	r3, [sp, #64]	; 0x40
   2c4f8:	str	r3, [sp]
   2c4fc:	mov	r3, r6
   2c500:	ldr	r2, [sp, #16]
   2c504:	mov	r1, #75	; 0x4b
   2c508:	mov	r0, r4
   2c50c:	bl	2af28 <fputs@plt+0x19d90>
   2c510:	ldrb	r3, [r8, #18]
   2c514:	cmp	r3, #0
   2c518:	bne	2c52c <fputs@plt+0x1b394>
   2c51c:	ldr	r2, [r5]
   2c520:	mvn	r1, #0
   2c524:	mov	r0, r4
   2c528:	bl	23538 <fputs@plt+0x123a0>
   2c52c:	mov	r1, r7
   2c530:	mov	r0, r4
   2c534:	bl	17154 <fputs@plt+0x5fbc>
   2c538:	add	sp, sp, #28
   2c53c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c540:	ldr	r2, [r9, r6, lsl #2]
   2c544:	cmp	r2, #0
   2c548:	beq	2c5b8 <fputs@plt+0x1b420>
   2c54c:	ldr	r3, [r7, #36]	; 0x24
   2c550:	cmp	r3, #0
   2c554:	beq	2c56c <fputs@plt+0x1b3d4>
   2c558:	ldr	r3, [r4, #32]
   2c55c:	add	r3, r3, #2
   2c560:	mov	r1, #76	; 0x4c
   2c564:	mov	r0, r4
   2c568:	bl	2b55c <fputs@plt+0x1a3c4>
   2c56c:	ldr	r3, [r9, r6, lsl #2]
   2c570:	mov	r2, r6
   2c574:	mov	r1, #110	; 0x6e
   2c578:	mov	r0, r4
   2c57c:	bl	2b55c <fputs@plt+0x1a3c4>
   2c580:	ldrb	r3, [r7, #55]	; 0x37
   2c584:	and	r3, r3, #3
   2c588:	cmp	r3, #2
   2c58c:	ldrne	r1, [sp, #20]
   2c590:	bne	2c5a8 <fputs@plt+0x1b410>
   2c594:	ldrb	r1, [r5, #42]	; 0x2a
   2c598:	and	r1, r1, #32
   2c59c:	cmp	r1, #0
   2c5a0:	moveq	r1, sl
   2c5a4:	movne	r1, fp
   2c5a8:	mov	r0, r4
   2c5ac:	bl	17154 <fputs@plt+0x5fbc>
   2c5b0:	mov	r3, #1
   2c5b4:	str	r3, [sp, #12]
   2c5b8:	ldr	r7, [r7, #20]
   2c5bc:	add	r6, r6, #1
   2c5c0:	b	2c450 <fputs@plt+0x1b2b8>
   2c5c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c5c8:	mov	r5, r0
   2c5cc:	mov	r4, r1
   2c5d0:	mov	r6, r2
   2c5d4:	ldr	r3, [r0, #32]
   2c5d8:	add	r3, r1, r3
   2c5dc:	ldr	r2, [r0, #24]
   2c5e0:	ldr	r2, [r2, #88]	; 0x58
   2c5e4:	cmp	r3, r2
   2c5e8:	bgt	2c61c <fputs@plt+0x1b484>
   2c5ec:	ldr	r0, [r5, #32]
   2c5f0:	add	r0, r0, r0, lsl #2
   2c5f4:	ldr	r3, [r5, #4]
   2c5f8:	add	r0, r3, r0, lsl #2
   2c5fc:	cmp	r4, #0
   2c600:	ble	2c6a4 <fputs@plt+0x1b50c>
   2c604:	add	r2, r6, #4
   2c608:	add	r3, r0, #20
   2c60c:	mov	r6, #0
   2c610:	ldr	r9, [pc, #156]	; 2c6b4 <fputs@plt+0x1b51c>
   2c614:	mov	lr, r6
   2c618:	b	2c658 <fputs@plt+0x1b4c0>
   2c61c:	bl	2ae60 <fputs@plt+0x19cc8>
   2c620:	cmp	r0, #0
   2c624:	beq	2c5ec <fputs@plt+0x1b454>
   2c628:	mov	r0, #0
   2c62c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c630:	ldrsb	ip, [r8, #-1]
   2c634:	str	ip, [r1, #-8]
   2c638:	strb	lr, [r1, #-19]	; 0xffffffed
   2c63c:	str	lr, [r1, #-4]
   2c640:	strb	lr, [r1, #-17]	; 0xffffffef
   2c644:	add	r6, r6, #1
   2c648:	add	r2, r2, #4
   2c64c:	add	r3, r3, #20
   2c650:	cmp	r4, r6
   2c654:	beq	2c6a4 <fputs@plt+0x1b50c>
   2c658:	mov	r8, r2
   2c65c:	ldrb	ip, [r2, #-4]
   2c660:	mov	r1, r3
   2c664:	strb	ip, [r3, #-20]	; 0xffffffec
   2c668:	ldrsb	ip, [r2, #-3]
   2c66c:	str	ip, [r3, #-16]
   2c670:	ldrsb	r7, [r2, #-2]
   2c674:	str	r7, [r3, #-12]
   2c678:	ldrb	ip, [r2, #-4]
   2c67c:	add	ip, r9, ip
   2c680:	ldrb	ip, [ip, #2684]	; 0xa7c
   2c684:	tst	ip, #1
   2c688:	beq	2c630 <fputs@plt+0x1b498>
   2c68c:	ldrsb	ip, [r2, #-2]
   2c690:	cmp	ip, #0
   2c694:	ldrgt	ip, [r5, #32]
   2c698:	addgt	r7, ip, r7
   2c69c:	strgt	r7, [r3, #-12]
   2c6a0:	b	2c630 <fputs@plt+0x1b498>
   2c6a4:	ldr	r3, [r5, #32]
   2c6a8:	add	r4, r3, r4
   2c6ac:	str	r4, [r5, #32]
   2c6b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c6b4:			; <UNDEFINED> instruction: 0x000813b0
   2c6b8:	push	{r4, r5, r6, lr}
   2c6bc:	mov	r6, r0
   2c6c0:	mov	r4, r1
   2c6c4:	mov	r5, r2
   2c6c8:	ldr	r2, [r1, #48]	; 0x30
   2c6cc:	add	r2, r2, #2
   2c6d0:	lsl	r2, r2, #2
   2c6d4:	asr	r3, r2, #31
   2c6d8:	ldr	r1, [r1, #52]	; 0x34
   2c6dc:	bl	29144 <fputs@plt+0x17fac>
   2c6e0:	cmp	r0, #0
   2c6e4:	beq	2c70c <fputs@plt+0x1b574>
   2c6e8:	ldr	r3, [r4, #48]	; 0x30
   2c6ec:	add	r2, r3, #1
   2c6f0:	str	r2, [r4, #48]	; 0x30
   2c6f4:	str	r5, [r0, r3, lsl #2]
   2c6f8:	add	r3, r0, r3, lsl #2
   2c6fc:	mov	r2, #0
   2c700:	str	r2, [r3, #4]
   2c704:	str	r0, [r4, #52]	; 0x34
   2c708:	pop	{r4, r5, r6, pc}
   2c70c:	mov	r1, r5
   2c710:	mov	r0, r6
   2c714:	bl	1fc00 <fputs@plt+0xea68>
   2c718:	pop	{r4, r5, r6, pc}
   2c71c:	ldr	r1, [r0, #516]	; 0x204
   2c720:	cmp	r1, #0
   2c724:	bxeq	lr
   2c728:	push	{r4, r5, r6, lr}
   2c72c:	ldr	r4, [r0, #488]	; 0x1e8
   2c730:	cmp	r4, #0
   2c734:	popeq	{r4, r5, r6, pc}
   2c738:	ldr	r5, [r0]
   2c73c:	ldr	r2, [r0, #520]	; 0x208
   2c740:	asr	r3, r2, #31
   2c744:	mov	r0, r5
   2c748:	bl	1cf6c <fputs@plt+0xbdd4>
   2c74c:	mov	r2, r0
   2c750:	mov	r1, r4
   2c754:	mov	r0, r5
   2c758:	bl	2c6b8 <fputs@plt+0x1b520>
   2c75c:	pop	{r4, r5, r6, pc}
   2c760:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c764:	mov	r6, r1
   2c768:	mov	r7, r2
   2c76c:	mov	r8, r3
   2c770:	ldr	r3, [r1]
   2c774:	add	r1, r3, r2
   2c778:	ldr	r2, [r6, #4]
   2c77c:	cmp	r1, r2
   2c780:	bhi	2c82c <fputs@plt+0x1b694>
   2c784:	ldr	fp, [r6]
   2c788:	sub	r5, fp, #1
   2c78c:	cmp	r5, r8
   2c790:	blt	2c7cc <fputs@plt+0x1b634>
   2c794:	add	r4, fp, fp, lsl #3
   2c798:	add	r4, r6, r4, lsl #3
   2c79c:	add	r9, r7, r7, lsl #3
   2c7a0:	lsl	r9, r9, #3
   2c7a4:	mov	sl, #72	; 0x48
   2c7a8:	add	r0, r4, r9
   2c7ac:	mov	r2, sl
   2c7b0:	sub	r1, r4, #64	; 0x40
   2c7b4:	sub	r0, r0, #64	; 0x40
   2c7b8:	bl	11000 <memcpy@plt>
   2c7bc:	sub	r5, r5, #1
   2c7c0:	sub	r4, r4, #72	; 0x48
   2c7c4:	cmp	r8, r5
   2c7c8:	ble	2c7a8 <fputs@plt+0x1b610>
   2c7cc:	add	fp, r7, fp
   2c7d0:	str	fp, [r6]
   2c7d4:	add	r3, r8, r8, lsl #3
   2c7d8:	lsl	r4, r3, #3
   2c7dc:	add	r2, r7, r7, lsl #3
   2c7e0:	add	r0, r4, #8
   2c7e4:	lsl	r2, r2, #3
   2c7e8:	mov	r1, #0
   2c7ec:	add	r0, r6, r0
   2c7f0:	bl	10f64 <memset@plt>
   2c7f4:	add	r1, r7, r8
   2c7f8:	cmp	r8, r1
   2c7fc:	bge	2c824 <fputs@plt+0x1b68c>
   2c800:	add	r3, r6, r4
   2c804:	sub	r1, r1, r8
   2c808:	mov	r2, #0
   2c80c:	mvn	r0, #0
   2c810:	str	r0, [r3, #52]	; 0x34
   2c814:	add	r2, r2, #1
   2c818:	add	r3, r3, #72	; 0x48
   2c81c:	cmp	r2, r1
   2c820:	bne	2c810 <fputs@plt+0x1b678>
   2c824:	mov	r0, r6
   2c828:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c82c:	mov	r4, r0
   2c830:	sub	r3, r1, #1
   2c834:	add	r3, r3, r3, lsl #3
   2c838:	lsl	r2, r3, #3
   2c83c:	add	r2, r2, #80	; 0x50
   2c840:	mov	r3, #0
   2c844:	mov	r1, r6
   2c848:	bl	29144 <fputs@plt+0x17fac>
   2c84c:	subs	r5, r0, #0
   2c850:	beq	2c824 <fputs@plt+0x1b68c>
   2c854:	mov	r1, r5
   2c858:	mov	r0, r4
   2c85c:	bl	13a8c <fputs@plt+0x28f4>
   2c860:	sub	r3, r0, #80	; 0x50
   2c864:	ldr	r0, [pc, #20]	; 2c880 <fputs@plt+0x1b6e8>
   2c868:	umull	r2, r3, r0, r3
   2c86c:	lsr	r3, r3, #4
   2c870:	add	r3, r3, #1
   2c874:	str	r3, [r5, #4]
   2c878:	mov	r6, r5
   2c87c:	b	2c784 <fputs@plt+0x1b5ec>
   2c880:	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^
   2c884:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c888:	mov	r7, r0
   2c88c:	mov	r8, r2
   2c890:	mov	r9, r3
   2c894:	cmp	r1, #0
   2c898:	beq	2c918 <fputs@plt+0x1b780>
   2c89c:	ldr	r3, [r1]
   2c8a0:	mov	r2, #1
   2c8a4:	mov	r0, r7
   2c8a8:	bl	2c760 <fputs@plt+0x1b5c8>
   2c8ac:	mov	r4, r0
   2c8b0:	ldrb	r3, [r7, #69]	; 0x45
   2c8b4:	cmp	r3, #0
   2c8b8:	bne	2c940 <fputs@plt+0x1b7a8>
   2c8bc:	ldr	r5, [r0]
   2c8c0:	sub	r6, r5, #1
   2c8c4:	cmp	r9, #0
   2c8c8:	beq	2c954 <fputs@plt+0x1b7bc>
   2c8cc:	ldr	r3, [r9]
   2c8d0:	cmp	r3, #0
   2c8d4:	moveq	r9, r8
   2c8d8:	moveq	r8, #0
   2c8dc:	mov	r1, r9
   2c8e0:	mov	r0, r7
   2c8e4:	bl	1cfc0 <fputs@plt+0xbe28>
   2c8e8:	lsl	r5, r6, #3
   2c8ec:	add	r3, r5, r6
   2c8f0:	add	r3, r4, r3, lsl #3
   2c8f4:	str	r0, [r3, #16]
   2c8f8:	mov	r1, r8
   2c8fc:	mov	r0, r7
   2c900:	bl	1cfc0 <fputs@plt+0xbe28>
   2c904:	add	r5, r5, r6
   2c908:	add	r5, r4, r5, lsl #3
   2c90c:	str	r0, [r5, #12]
   2c910:	mov	r0, r4
   2c914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c918:	mov	r2, #80	; 0x50
   2c91c:	mov	r3, #0
   2c920:	bl	13b5c <fputs@plt+0x29c4>
   2c924:	subs	r1, r0, #0
   2c928:	beq	2c964 <fputs@plt+0x1b7cc>
   2c92c:	mov	r3, #1
   2c930:	str	r3, [r1, #4]
   2c934:	mov	r3, #0
   2c938:	str	r3, [r1]
   2c93c:	b	2c89c <fputs@plt+0x1b704>
   2c940:	mov	r1, r0
   2c944:	mov	r0, r7
   2c948:	bl	23a04 <fputs@plt+0x1286c>
   2c94c:	mov	r4, #0
   2c950:	b	2c910 <fputs@plt+0x1b778>
   2c954:	mov	r3, r9
   2c958:	mov	r9, r8
   2c95c:	mov	r8, r3
   2c960:	b	2c8dc <fputs@plt+0x1b744>
   2c964:	mov	r4, r1
   2c968:	b	2c910 <fputs@plt+0x1b778>
   2c96c:	push	{r4, r5, r6, r7, r8, lr}
   2c970:	mov	r7, r1
   2c974:	ldr	r6, [r0]
   2c978:	mov	r3, #0
   2c97c:	mov	r2, r3
   2c980:	mov	r1, r3
   2c984:	mov	r0, r6
   2c988:	bl	2c884 <fputs@plt+0x1b6ec>
   2c98c:	subs	r5, r0, #0
   2c990:	beq	2c9e8 <fputs@plt+0x1b850>
   2c994:	ldr	r4, [r5]
   2c998:	sub	r4, r4, #1
   2c99c:	ldr	r1, [r7, #12]
   2c9a0:	mov	r0, r6
   2c9a4:	bl	1d600 <fputs@plt+0xc468>
   2c9a8:	add	r4, r4, r4, lsl #3
   2c9ac:	add	r4, r5, r4, lsl #3
   2c9b0:	str	r0, [r4, #16]
   2c9b4:	ldr	r3, [r7, #4]
   2c9b8:	ldr	r1, [r3, #20]
   2c9bc:	mov	r0, r6
   2c9c0:	bl	19604 <fputs@plt+0x846c>
   2c9c4:	mov	r2, r0
   2c9c8:	cmp	r0, #1
   2c9cc:	movle	r3, #0
   2c9d0:	movgt	r3, #1
   2c9d4:	cmp	r0, #0
   2c9d8:	movne	r0, r3
   2c9dc:	orreq	r0, r3, #1
   2c9e0:	cmp	r0, #0
   2c9e4:	bne	2c9f0 <fputs@plt+0x1b858>
   2c9e8:	mov	r0, r5
   2c9ec:	pop	{r4, r5, r6, r7, r8, pc}
   2c9f0:	ldr	r4, [r5]
   2c9f4:	sub	r4, r4, #1
   2c9f8:	ldr	r3, [r6, #16]
   2c9fc:	ldr	r1, [r3, r2, lsl #4]
   2ca00:	mov	r0, r6
   2ca04:	bl	1d600 <fputs@plt+0xc468>
   2ca08:	add	r4, r4, r4, lsl #3
   2ca0c:	add	r4, r5, r4, lsl #3
   2ca10:	str	r0, [r4, #12]
   2ca14:	b	2c9e8 <fputs@plt+0x1b850>
   2ca18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ca1c:	mov	r8, r1
   2ca20:	mov	r6, r2
   2ca24:	mov	r5, r3
   2ca28:	ldr	r9, [sp, #32]
   2ca2c:	ldr	r4, [r3]
   2ca30:	sub	r3, r4, #1
   2ca34:	tst	r3, r4
   2ca38:	bne	2ca90 <fputs@plt+0x1b8f8>
   2ca3c:	cmp	r4, #0
   2ca40:	lslne	r2, r4, #1
   2ca44:	moveq	r2, #1
   2ca48:	mul	r2, r6, r2
   2ca4c:	asr	r3, r2, #31
   2ca50:	bl	29144 <fputs@plt+0x17fac>
   2ca54:	subs	r7, r0, #0
   2ca58:	mvneq	r3, #0
   2ca5c:	streq	r3, [r9]
   2ca60:	moveq	r7, r8
   2ca64:	beq	2ca88 <fputs@plt+0x1b8f0>
   2ca68:	mov	r2, r6
   2ca6c:	mov	r1, #0
   2ca70:	mla	r0, r6, r4, r7
   2ca74:	bl	10f64 <memset@plt>
   2ca78:	str	r4, [r9]
   2ca7c:	ldr	r3, [r5]
   2ca80:	add	r3, r3, #1
   2ca84:	str	r3, [r5]
   2ca88:	mov	r0, r7
   2ca8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ca90:	mov	r7, r1
   2ca94:	b	2ca68 <fputs@plt+0x1b8d0>
   2ca98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ca9c:	sub	sp, sp, #16
   2caa0:	mov	r4, r1
   2caa4:	ldr	r3, [r0, #24]
   2caa8:	ldr	r6, [r3]
   2caac:	ldr	r5, [r3, #12]
   2cab0:	ldrb	r2, [r1]
   2cab4:	cmp	r2, #153	; 0x99
   2cab8:	beq	2cc84 <fputs@plt+0x1baec>
   2cabc:	cmp	r2, #154	; 0x9a
   2cac0:	beq	2cad8 <fputs@plt+0x1b940>
   2cac4:	cmp	r2, #152	; 0x98
   2cac8:	movne	r0, #0
   2cacc:	beq	2cad8 <fputs@plt+0x1b940>
   2cad0:	add	sp, sp, #16
   2cad4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cad8:	ldr	r3, [r3, #4]
   2cadc:	cmp	r3, #0
   2cae0:	beq	2cd90 <fputs@plt+0x1bbf8>
   2cae4:	add	r2, r3, #8
   2cae8:	ldr	ip, [r3]
   2caec:	cmp	ip, #0
   2caf0:	ble	2cd98 <fputs@plt+0x1bc00>
   2caf4:	ldr	r0, [r4, #28]
   2caf8:	ldr	r3, [r3, #52]	; 0x34
   2cafc:	cmp	r3, r0
   2cb00:	beq	2cb24 <fputs@plt+0x1b98c>
   2cb04:	mov	r3, #0
   2cb08:	add	r3, r3, #1
   2cb0c:	add	r2, r2, #72	; 0x48
   2cb10:	cmp	r3, ip
   2cb14:	beq	2cc7c <fputs@plt+0x1bae4>
   2cb18:	ldr	r1, [r2, #44]	; 0x2c
   2cb1c:	cmp	r1, r0
   2cb20:	bne	2cb08 <fputs@plt+0x1b970>
   2cb24:	ldr	r1, [r5, #28]
   2cb28:	ldr	lr, [r5, #32]
   2cb2c:	cmp	lr, #0
   2cb30:	ble	2cb8c <fputs@plt+0x1b9f4>
   2cb34:	mov	r3, r1
   2cb38:	mov	r2, #0
   2cb3c:	b	2cb50 <fputs@plt+0x1b9b8>
   2cb40:	add	r2, r2, #1
   2cb44:	add	r3, r3, #24
   2cb48:	cmp	r2, lr
   2cb4c:	beq	2cb8c <fputs@plt+0x1b9f4>
   2cb50:	ldr	ip, [r3, #4]
   2cb54:	cmp	ip, r0
   2cb58:	bne	2cb40 <fputs@plt+0x1b9a8>
   2cb5c:	ldrsh	ip, [r4, #32]
   2cb60:	ldr	r7, [r3, #8]
   2cb64:	cmp	r7, ip
   2cb68:	bne	2cb40 <fputs@plt+0x1b9a8>
   2cb6c:	cmp	lr, r2
   2cb70:	ble	2cb8c <fputs@plt+0x1b9f4>
   2cb74:	str	r5, [r4, #40]	; 0x28
   2cb78:	mvn	r3, #101	; 0x65
   2cb7c:	strb	r3, [r4]
   2cb80:	strh	r2, [r4, #34]	; 0x22
   2cb84:	mov	r0, #1
   2cb88:	b	2cad0 <fputs@plt+0x1b938>
   2cb8c:	ldr	r0, [r6]
   2cb90:	add	r3, sp, #12
   2cb94:	str	r3, [sp]
   2cb98:	add	r3, r5, #32
   2cb9c:	mov	r2, #24
   2cba0:	bl	2ca18 <fputs@plt+0x1b880>
   2cba4:	str	r0, [r5, #28]
   2cba8:	ldr	r2, [sp, #12]
   2cbac:	cmp	r2, #0
   2cbb0:	blt	2cb74 <fputs@plt+0x1b9dc>
   2cbb4:	add	r3, r2, r2, lsl #1
   2cbb8:	lsl	r3, r3, #3
   2cbbc:	add	r7, r0, r3
   2cbc0:	ldr	r1, [r4, #44]	; 0x2c
   2cbc4:	str	r1, [r0, r3]
   2cbc8:	ldr	r3, [r4, #28]
   2cbcc:	str	r3, [r7, #4]
   2cbd0:	ldrsh	r3, [r4, #32]
   2cbd4:	str	r3, [r7, #8]
   2cbd8:	ldr	r3, [r6, #76]	; 0x4c
   2cbdc:	add	r3, r3, #1
   2cbe0:	str	r3, [r6, #76]	; 0x4c
   2cbe4:	str	r3, [r7, #16]
   2cbe8:	mvn	r3, #0
   2cbec:	str	r3, [r7, #12]
   2cbf0:	str	r4, [r7, #20]
   2cbf4:	ldr	r1, [r5, #24]
   2cbf8:	cmp	r1, #0
   2cbfc:	beq	2cc68 <fputs@plt+0x1bad0>
   2cc00:	ldr	r3, [r1, #4]
   2cc04:	ldr	lr, [r1]
   2cc08:	cmp	lr, #0
   2cc0c:	ble	2cc68 <fputs@plt+0x1bad0>
   2cc10:	add	r3, r3, #20
   2cc14:	mov	r1, #0
   2cc18:	b	2cc2c <fputs@plt+0x1ba94>
   2cc1c:	add	r1, r1, #1
   2cc20:	add	r3, r3, #20
   2cc24:	cmp	lr, r1
   2cc28:	beq	2cc68 <fputs@plt+0x1bad0>
   2cc2c:	ldr	r0, [r3, #-20]	; 0xffffffec
   2cc30:	ldrb	ip, [r0]
   2cc34:	cmp	ip, #152	; 0x98
   2cc38:	bne	2cc1c <fputs@plt+0x1ba84>
   2cc3c:	ldr	r6, [r0, #28]
   2cc40:	ldr	ip, [r4, #28]
   2cc44:	cmp	r6, ip
   2cc48:	bne	2cc1c <fputs@plt+0x1ba84>
   2cc4c:	ldrsh	ip, [r0, #32]
   2cc50:	ldrsh	r0, [r4, #32]
   2cc54:	cmp	ip, r0
   2cc58:	bne	2cc1c <fputs@plt+0x1ba84>
   2cc5c:	str	r1, [r7, #12]
   2cc60:	cmp	r1, #0
   2cc64:	bge	2cb74 <fputs@plt+0x1b9dc>
   2cc68:	ldr	r3, [r5, #12]
   2cc6c:	add	r1, r3, #1
   2cc70:	str	r1, [r5, #12]
   2cc74:	str	r3, [r7, #12]
   2cc78:	b	2cb74 <fputs@plt+0x1b9dc>
   2cc7c:	mov	r0, #1
   2cc80:	b	2cad0 <fputs@plt+0x1b938>
   2cc84:	ldrh	r3, [r3, #28]
   2cc88:	tst	r3, #8
   2cc8c:	movne	r0, #0
   2cc90:	bne	2cad0 <fputs@plt+0x1b938>
   2cc94:	ldrb	r3, [r1, #38]	; 0x26
   2cc98:	ldr	r2, [r0, #16]
   2cc9c:	cmp	r2, r3
   2cca0:	movne	r0, #0
   2cca4:	bne	2cad0 <fputs@plt+0x1b938>
   2cca8:	ldr	r9, [r5, #40]	; 0x28
   2ccac:	ldr	r8, [r5, #44]	; 0x2c
   2ccb0:	cmp	r8, #0
   2ccb4:	ble	2cce4 <fputs@plt+0x1bb4c>
   2ccb8:	mov	r7, #0
   2ccbc:	mvn	sl, #0
   2ccc0:	mov	r2, sl
   2ccc4:	mov	r1, r4
   2ccc8:	ldr	r0, [r9, r7, lsl #4]
   2cccc:	bl	1d83c <fputs@plt+0xc6a4>
   2ccd0:	cmp	r0, #0
   2ccd4:	beq	2cd78 <fputs@plt+0x1bbe0>
   2ccd8:	add	r7, r7, #1
   2ccdc:	cmp	r7, r8
   2cce0:	bne	2ccc0 <fputs@plt+0x1bb28>
   2cce4:	ldr	r0, [r6]
   2cce8:	ldrb	r8, [r0, #66]	; 0x42
   2ccec:	add	r3, sp, #12
   2ccf0:	str	r3, [sp]
   2ccf4:	add	r3, r5, #44	; 0x2c
   2ccf8:	mov	r2, #16
   2ccfc:	mov	r1, r9
   2cd00:	bl	2ca18 <fputs@plt+0x1b880>
   2cd04:	str	r0, [r5, #40]	; 0x28
   2cd08:	ldr	r7, [sp, #12]
   2cd0c:	cmp	r7, #0
   2cd10:	blt	2cd80 <fputs@plt+0x1bbe8>
   2cd14:	add	r9, r0, r7, lsl #4
   2cd18:	str	r4, [r0, r7, lsl #4]
   2cd1c:	ldr	r3, [r6, #76]	; 0x4c
   2cd20:	add	r3, r3, #1
   2cd24:	str	r3, [r6, #76]	; 0x4c
   2cd28:	str	r3, [r9, #8]
   2cd2c:	ldr	r0, [r6]
   2cd30:	ldr	r1, [r4, #8]
   2cd34:	ldr	r3, [r4, #20]
   2cd38:	cmp	r3, #0
   2cd3c:	ldrne	r2, [r3]
   2cd40:	moveq	r2, #0
   2cd44:	mov	r3, #0
   2cd48:	str	r3, [sp]
   2cd4c:	mov	r3, r8
   2cd50:	bl	24d7c <fputs@plt+0x13be4>
   2cd54:	str	r0, [r9, #4]
   2cd58:	ldr	r3, [r4, #4]
   2cd5c:	tst	r3, #16
   2cd60:	ldrne	r3, [r6, #72]	; 0x48
   2cd64:	addne	r2, r3, #1
   2cd68:	strne	r2, [r6, #72]	; 0x48
   2cd6c:	mvneq	r3, #0
   2cd70:	str	r3, [r9, #12]
   2cd74:	b	2cd80 <fputs@plt+0x1bbe8>
   2cd78:	cmp	r8, r7
   2cd7c:	ble	2cce4 <fputs@plt+0x1bb4c>
   2cd80:	strh	r7, [r4, #34]	; 0x22
   2cd84:	str	r5, [r4, #40]	; 0x28
   2cd88:	mov	r0, #1
   2cd8c:	b	2cad0 <fputs@plt+0x1b938>
   2cd90:	mov	r0, #1
   2cd94:	b	2cad0 <fputs@plt+0x1b938>
   2cd98:	mov	r0, #1
   2cd9c:	b	2cad0 <fputs@plt+0x1b938>
   2cda0:	push	{r4, r5, r6, r7, r8, lr}
   2cda4:	sub	sp, sp, #16
   2cda8:	mov	r5, r0
   2cdac:	mov	r8, r2
   2cdb0:	subs	r4, r1, #0
   2cdb4:	beq	2ce04 <fputs@plt+0x1bc6c>
   2cdb8:	ldr	r1, [r4]
   2cdbc:	add	r3, sp, #12
   2cdc0:	str	r3, [sp]
   2cdc4:	add	r3, r4, #4
   2cdc8:	mov	r2, #8
   2cdcc:	mov	r0, r5
   2cdd0:	bl	2ca18 <fputs@plt+0x1b880>
   2cdd4:	mov	r6, r0
   2cdd8:	str	r0, [r4]
   2cddc:	ldr	r7, [sp, #12]
   2cde0:	cmp	r7, #0
   2cde4:	blt	2ce20 <fputs@plt+0x1bc88>
   2cde8:	mov	r1, r8
   2cdec:	mov	r0, r5
   2cdf0:	bl	1cfc0 <fputs@plt+0xbe28>
   2cdf4:	str	r0, [r6, r7, lsl #3]
   2cdf8:	mov	r0, r4
   2cdfc:	add	sp, sp, #16
   2ce00:	pop	{r4, r5, r6, r7, r8, pc}
   2ce04:	mov	r2, #8
   2ce08:	mov	r3, #0
   2ce0c:	bl	1c1a4 <fputs@plt+0xb00c>
   2ce10:	subs	r4, r0, #0
   2ce14:	bne	2cdb8 <fputs@plt+0x1bc20>
   2ce18:	mov	r0, r4
   2ce1c:	b	2cdfc <fputs@plt+0x1bc64>
   2ce20:	mov	r1, r4
   2ce24:	mov	r0, r5
   2ce28:	bl	2019c <fputs@plt+0xf004>
   2ce2c:	mov	r0, #0
   2ce30:	b	2cdfc <fputs@plt+0x1bc64>
   2ce34:	push	{r4, r5, r6, lr}
   2ce38:	mov	r5, r2
   2ce3c:	ldr	r6, [r0]
   2ce40:	subs	r4, r1, #0
   2ce44:	beq	2ce94 <fputs@plt+0x1bcfc>
   2ce48:	ldr	r2, [r4]
   2ce4c:	sub	r3, r2, #1
   2ce50:	tst	r3, r2
   2ce54:	beq	2cef0 <fputs@plt+0x1bd58>
   2ce58:	ldr	r0, [r4, #4]
   2ce5c:	ldr	r3, [r4]
   2ce60:	add	r2, r3, #1
   2ce64:	str	r2, [r4]
   2ce68:	add	r3, r3, r3, lsl #2
   2ce6c:	lsl	r3, r3, #2
   2ce70:	add	r2, r0, r3
   2ce74:	mov	r1, #0
   2ce78:	str	r1, [r2, #4]
   2ce7c:	str	r1, [r2, #8]
   2ce80:	str	r1, [r2, #12]
   2ce84:	str	r1, [r2, #16]
   2ce88:	str	r5, [r0, r3]
   2ce8c:	mov	r0, r4
   2ce90:	pop	{r4, r5, r6, pc}
   2ce94:	mov	r2, #8
   2ce98:	mov	r3, #0
   2ce9c:	mov	r0, r6
   2cea0:	bl	13b5c <fputs@plt+0x29c4>
   2cea4:	subs	r4, r0, #0
   2cea8:	beq	2ced0 <fputs@plt+0x1bd38>
   2ceac:	mov	r3, #0
   2ceb0:	str	r3, [r4]
   2ceb4:	mov	r2, #20
   2ceb8:	mov	r3, #0
   2cebc:	mov	r0, r6
   2cec0:	bl	13b5c <fputs@plt+0x29c4>
   2cec4:	str	r0, [r4, #4]
   2cec8:	cmp	r0, #0
   2cecc:	bne	2ce58 <fputs@plt+0x1bcc0>
   2ced0:	mov	r1, r5
   2ced4:	mov	r0, r6
   2ced8:	bl	23ba4 <fputs@plt+0x12a0c>
   2cedc:	mov	r1, r4
   2cee0:	mov	r0, r6
   2cee4:	bl	23c38 <fputs@plt+0x12aa0>
   2cee8:	mov	r0, #0
   2ceec:	pop	{r4, r5, r6, pc}
   2cef0:	add	r2, r2, r2, lsl #2
   2cef4:	lsl	r2, r2, #3
   2cef8:	mov	r3, #0
   2cefc:	ldr	r1, [r4, #4]
   2cf00:	mov	r0, r6
   2cf04:	bl	29144 <fputs@plt+0x17fac>
   2cf08:	cmp	r0, #0
   2cf0c:	beq	2ced0 <fputs@plt+0x1bd38>
   2cf10:	str	r0, [r4, #4]
   2cf14:	b	2ce58 <fputs@plt+0x1bcc0>
   2cf18:	push	{r4, r5, r6, r7, r8, lr}
   2cf1c:	mov	r4, r0
   2cf20:	mov	r6, r2
   2cf24:	mov	r5, r3
   2cf28:	ldr	r7, [r0, #324]	; 0x144
   2cf2c:	mov	r2, #0
   2cf30:	ldr	r0, [r0]
   2cf34:	bl	20f5c <fputs@plt+0xfdc4>
   2cf38:	mov	r2, r0
   2cf3c:	mov	r1, r7
   2cf40:	mov	r0, r4
   2cf44:	bl	2ce34 <fputs@plt+0x1bc9c>
   2cf48:	cmp	r0, #0
   2cf4c:	beq	2cf80 <fputs@plt+0x1bde8>
   2cf50:	ldr	r3, [r0]
   2cf54:	add	r3, r3, r3, lsl #2
   2cf58:	lsl	r3, r3, #2
   2cf5c:	sub	r3, r3, #20
   2cf60:	ldr	r2, [r0, #4]
   2cf64:	add	r3, r2, r3
   2cf68:	str	r6, [r3, #16]
   2cf6c:	ldrb	r2, [r3, #13]
   2cf70:	and	r1, r5, #1
   2cf74:	bic	r5, r2, #4
   2cf78:	orr	r5, r5, r1, lsl #2
   2cf7c:	strb	r5, [r3, #13]
   2cf80:	str	r0, [r4, #324]	; 0x144
   2cf84:	pop	{r4, r5, r6, r7, r8, pc}
   2cf88:	push	{r4, r5, r6, lr}
   2cf8c:	mov	r4, r0
   2cf90:	ldr	r5, [r0, #488]	; 0x1e8
   2cf94:	ldr	r0, [r0]
   2cf98:	cmp	r5, #0
   2cf9c:	beq	2cfcc <fputs@plt+0x1be34>
   2cfa0:	ldrb	r3, [r4, #454]	; 0x1c6
   2cfa4:	cmp	r3, #0
   2cfa8:	bne	2cfcc <fputs@plt+0x1be34>
   2cfac:	ldrb	r2, [r0, #148]	; 0x94
   2cfb0:	ldr	r3, [r0, #16]
   2cfb4:	add	r3, r3, r2, lsl #4
   2cfb8:	ldr	r3, [r3, #4]
   2cfbc:	ldr	r3, [r3, #4]
   2cfc0:	ldrh	r3, [r3, #22]
   2cfc4:	tst	r3, #1
   2cfc8:	beq	2cfd4 <fputs@plt+0x1be3c>
   2cfcc:	bl	23ba4 <fputs@plt+0x12a0c>
   2cfd0:	pop	{r4, r5, r6, pc}
   2cfd4:	mov	r2, r1
   2cfd8:	ldr	r1, [r5, #24]
   2cfdc:	mov	r0, r4
   2cfe0:	bl	2ce34 <fputs@plt+0x1bc9c>
   2cfe4:	str	r0, [r5, #24]
   2cfe8:	ldr	r3, [r4, #332]	; 0x14c
   2cfec:	cmp	r3, #0
   2cff0:	popeq	{r4, r5, r6, pc}
   2cff4:	mov	r3, #1
   2cff8:	add	r2, r4, #328	; 0x148
   2cffc:	mov	r1, r0
   2d000:	mov	r0, r4
   2d004:	bl	1d088 <fputs@plt+0xbef0>
   2d008:	pop	{r4, r5, r6, pc}
   2d00c:	push	{r4, r5, r6, r7, r8, r9, lr}
   2d010:	sub	sp, sp, #76	; 0x4c
   2d014:	mov	r8, r0
   2d018:	mov	r7, r1
   2d01c:	mov	r6, r2
   2d020:	mov	r9, r3
   2d024:	ldr	r5, [r0]
   2d028:	mov	r2, #68	; 0x44
   2d02c:	mov	r3, #0
   2d030:	mov	r0, r5
   2d034:	bl	13b5c <fputs@plt+0x29c4>
   2d038:	subs	r4, r0, #0
   2d03c:	addeq	r4, sp, #4
   2d040:	cmp	r7, #0
   2d044:	beq	2d0d8 <fputs@plt+0x1bf40>
   2d048:	str	r7, [r4]
   2d04c:	mov	r3, #119	; 0x77
   2d050:	strb	r3, [r4, #4]
   2d054:	ldr	r3, [sp, #116]	; 0x74
   2d058:	str	r3, [r4, #8]
   2d05c:	mov	r3, #0
   2d060:	str	r3, [r4, #12]
   2d064:	str	r3, [r4, #16]
   2d068:	mvn	r2, #0
   2d06c:	str	r2, [r4, #20]
   2d070:	str	r2, [r4, #24]
   2d074:	strh	r3, [r4, #6]
   2d078:	cmp	r6, r3
   2d07c:	beq	2d100 <fputs@plt+0x1bf68>
   2d080:	str	r6, [r4, #28]
   2d084:	str	r9, [r4, #32]
   2d088:	ldr	r3, [sp, #104]	; 0x68
   2d08c:	str	r3, [r4, #36]	; 0x24
   2d090:	ldr	r3, [sp, #108]	; 0x6c
   2d094:	str	r3, [r4, #40]	; 0x28
   2d098:	ldr	r3, [sp, #112]	; 0x70
   2d09c:	str	r3, [r4, #44]	; 0x2c
   2d0a0:	mov	r3, #0
   2d0a4:	str	r3, [r4, #48]	; 0x30
   2d0a8:	str	r3, [r4, #52]	; 0x34
   2d0ac:	ldr	r2, [sp, #120]	; 0x78
   2d0b0:	str	r2, [r4, #56]	; 0x38
   2d0b4:	ldr	r2, [sp, #124]	; 0x7c
   2d0b8:	str	r2, [r4, #60]	; 0x3c
   2d0bc:	str	r3, [r4, #64]	; 0x40
   2d0c0:	ldrb	r3, [r5, #69]	; 0x45
   2d0c4:	cmp	r3, #0
   2d0c8:	bne	2d118 <fputs@plt+0x1bf80>
   2d0cc:	mov	r0, r4
   2d0d0:	add	sp, sp, #76	; 0x4c
   2d0d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2d0d8:	mov	r2, #0
   2d0dc:	mov	r1, #158	; 0x9e
   2d0e0:	mov	r0, r5
   2d0e4:	bl	1d33c <fputs@plt+0xc1a4>
   2d0e8:	mov	r2, r0
   2d0ec:	mov	r1, #0
   2d0f0:	mov	r0, r8
   2d0f4:	bl	2ce34 <fputs@plt+0x1bc9c>
   2d0f8:	mov	r7, r0
   2d0fc:	b	2d048 <fputs@plt+0x1beb0>
   2d100:	mov	r2, #80	; 0x50
   2d104:	mov	r3, #0
   2d108:	mov	r0, r5
   2d10c:	bl	1c1a4 <fputs@plt+0xb00c>
   2d110:	mov	r6, r0
   2d114:	b	2d080 <fputs@plt+0x1bee8>
   2d118:	add	r2, sp, #4
   2d11c:	subs	r2, r4, r2
   2d120:	movne	r2, #1
   2d124:	mov	r1, r4
   2d128:	mov	r0, r5
   2d12c:	bl	23adc <fputs@plt+0x12944>
   2d130:	mov	r4, #0
   2d134:	b	2d0cc <fputs@plt+0x1bf34>
   2d138:	push	{r4, r5, r6, lr}
   2d13c:	ldr	r2, [r0, #316]	; 0x13c
   2d140:	ldr	r4, [pc, #104]	; 2d1b0 <fputs@plt+0x1c018>
   2d144:	smull	r1, r3, r4, r2
   2d148:	asr	r4, r2, #31
   2d14c:	rsb	r4, r4, r3, asr #1
   2d150:	add	r4, r4, r4, lsl #2
   2d154:	subs	r4, r2, r4
   2d158:	movne	r4, #0
   2d15c:	beq	2d168 <fputs@plt+0x1bfd0>
   2d160:	mov	r0, r4
   2d164:	pop	{r4, r5, r6, pc}
   2d168:	mov	r5, r0
   2d16c:	add	r2, r2, #5
   2d170:	lsl	r2, r2, #2
   2d174:	asr	r3, r2, #31
   2d178:	ldr	r1, [r0, #340]	; 0x154
   2d17c:	bl	29144 <fputs@plt+0x17fac>
   2d180:	cmp	r0, #0
   2d184:	ldrne	r1, [r5, #316]	; 0x13c
   2d188:	addne	r2, r0, r1, lsl #2
   2d18c:	movne	r3, #0
   2d190:	strne	r3, [r0, r1, lsl #2]
   2d194:	strne	r3, [r2, #4]
   2d198:	strne	r3, [r2, #8]
   2d19c:	strne	r3, [r2, #12]
   2d1a0:	strne	r3, [r2, #16]
   2d1a4:	strne	r0, [r5, #340]	; 0x154
   2d1a8:	moveq	r4, #7
   2d1ac:	b	2d160 <fputs@plt+0x1bfc8>
   2d1b0:	strbtvs	r6, [r6], -r7, ror #12
   2d1b4:	ldrb	r3, [r0, #24]
   2d1b8:	cmp	r3, #0
   2d1bc:	bne	2d308 <fputs@plt+0x1c170>
   2d1c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d1c4:	mov	r4, r0
   2d1c8:	ldr	r8, [r0, #20]
   2d1cc:	cmp	r8, #0
   2d1d0:	beq	2d28c <fputs@plt+0x1c0f4>
   2d1d4:	ldrb	r3, [r0, #25]
   2d1d8:	tst	r3, #4
   2d1dc:	ldrne	ip, [r0, #8]
   2d1e0:	moveq	ip, #0
   2d1e4:	mov	r5, r1
   2d1e8:	ldr	r2, [r0, #12]
   2d1ec:	mov	r3, #0
   2d1f0:	add	r1, r1, #1
   2d1f4:	adds	r6, r2, r1
   2d1f8:	adc	r7, r3, r1, asr #31
   2d1fc:	adds	r2, r2, r6
   2d200:	adc	r3, r3, r7
   2d204:	mov	r9, #0
   2d208:	cmp	r8, r2
   2d20c:	sbcs	r1, r9, r3
   2d210:	bge	2d224 <fputs@plt+0x1c08c>
   2d214:	cmp	r8, r6
   2d218:	sbcs	r3, r9, r7
   2d21c:	movge	r2, r6
   2d220:	blt	2d2b0 <fputs@plt+0x1c118>
   2d224:	str	r2, [r4, #16]
   2d228:	ldr	r0, [r4]
   2d22c:	cmp	r0, #0
   2d230:	beq	2d2c8 <fputs@plt+0x1c130>
   2d234:	mov	r3, #0
   2d238:	mov	r1, ip
   2d23c:	bl	29144 <fputs@plt+0x17fac>
   2d240:	mov	r6, r0
   2d244:	cmp	r6, #0
   2d248:	beq	2d2ec <fputs@plt+0x1c154>
   2d24c:	ldrb	r3, [r4, #25]
   2d250:	tst	r3, #4
   2d254:	bne	2d264 <fputs@plt+0x1c0cc>
   2d258:	ldr	r2, [r4, #12]
   2d25c:	cmp	r2, #0
   2d260:	bne	2d2dc <fputs@plt+0x1c144>
   2d264:	str	r6, [r4, #8]
   2d268:	mov	r1, r6
   2d26c:	ldr	r0, [r4]
   2d270:	bl	13a8c <fputs@plt+0x28f4>
   2d274:	str	r0, [r4, #16]
   2d278:	ldrb	r3, [r4, #25]
   2d27c:	orr	r3, r3, #4
   2d280:	strb	r3, [r4, #25]
   2d284:	mov	r0, r5
   2d288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d28c:	ldr	r0, [r0, #16]
   2d290:	sub	r0, r0, #1
   2d294:	ldr	r1, [r4, #12]
   2d298:	sub	r0, r0, r1
   2d29c:	mov	r3, #2
   2d2a0:	strb	r3, [r4, #24]
   2d2a4:	mov	r3, #0
   2d2a8:	str	r3, [r4, #16]
   2d2ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d2b0:	bl	1fc68 <fputs@plt+0xead0>
   2d2b4:	mov	r3, #2
   2d2b8:	strb	r3, [r4, #24]
   2d2bc:	mov	r0, #0
   2d2c0:	str	r0, [r4, #16]
   2d2c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d2c8:	mov	r3, #0
   2d2cc:	mov	r0, ip
   2d2d0:	bl	29078 <fputs@plt+0x17ee0>
   2d2d4:	mov	r6, r0
   2d2d8:	b	2d244 <fputs@plt+0x1c0ac>
   2d2dc:	ldr	r1, [r4, #8]
   2d2e0:	mov	r0, r6
   2d2e4:	bl	11000 <memcpy@plt>
   2d2e8:	b	2d264 <fputs@plt+0x1c0cc>
   2d2ec:	mov	r0, r4
   2d2f0:	bl	1fc68 <fputs@plt+0xead0>
   2d2f4:	mov	r3, #1
   2d2f8:	strb	r3, [r4, #24]
   2d2fc:	mov	r0, #0
   2d300:	str	r0, [r4, #16]
   2d304:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d308:	mov	r0, #0
   2d30c:	bx	lr
   2d310:	push	{r4, r5, r6, lr}
   2d314:	mov	r4, r0
   2d318:	mov	r6, r1
   2d31c:	mov	r1, r2
   2d320:	bl	2d1b4 <fputs@plt+0x1c01c>
   2d324:	subs	r5, r0, #0
   2d328:	pople	{r4, r5, r6, pc}
   2d32c:	ldr	r0, [r4, #8]
   2d330:	ldr	r3, [r4, #12]
   2d334:	mov	r2, r5
   2d338:	mov	r1, r6
   2d33c:	add	r0, r0, r3
   2d340:	bl	11000 <memcpy@plt>
   2d344:	ldr	r2, [r4, #12]
   2d348:	add	r2, r2, r5
   2d34c:	str	r2, [r4, #12]
   2d350:	pop	{r4, r5, r6, pc}
   2d354:	push	{r4, lr}
   2d358:	ldr	r3, [r0, #12]
   2d35c:	add	ip, r3, r2
   2d360:	ldr	lr, [r0, #16]
   2d364:	cmp	ip, lr
   2d368:	bcs	2d380 <fputs@plt+0x1c1e8>
   2d36c:	str	ip, [r0, #12]
   2d370:	ldr	r0, [r0, #8]
   2d374:	add	r0, r0, r3
   2d378:	bl	11000 <memcpy@plt>
   2d37c:	pop	{r4, pc}
   2d380:	bl	2d310 <fputs@plt+0x1c178>
   2d384:	pop	{r4, pc}
   2d388:	push	{r4, r5, r6, lr}
   2d38c:	mov	r5, r0
   2d390:	mov	r4, r1
   2d394:	mov	r0, r1
   2d398:	bl	1b3e0 <fputs@plt+0xa248>
   2d39c:	mov	r2, r0
   2d3a0:	mov	r1, r4
   2d3a4:	mov	r0, r5
   2d3a8:	bl	2d354 <fputs@plt+0x1c1bc>
   2d3ac:	pop	{r4, r5, r6, pc}
   2d3b0:	push	{r4, r5, r6, lr}
   2d3b4:	mov	r4, r0
   2d3b8:	mov	r6, r2
   2d3bc:	mov	r5, r3
   2d3c0:	cmp	r1, #0
   2d3c4:	bne	2d3f8 <fputs@plt+0x1c260>
   2d3c8:	mov	r1, r6
   2d3cc:	mov	r0, r4
   2d3d0:	bl	2d388 <fputs@plt+0x1c1f0>
   2d3d4:	mov	r2, #1
   2d3d8:	mov	r1, r5
   2d3dc:	mov	r0, r4
   2d3e0:	bl	2d354 <fputs@plt+0x1c1bc>
   2d3e4:	mov	r2, #1
   2d3e8:	ldr	r1, [pc, #24]	; 2d408 <fputs@plt+0x1c270>
   2d3ec:	mov	r0, r4
   2d3f0:	bl	2d354 <fputs@plt+0x1c1bc>
   2d3f4:	pop	{r4, r5, r6, pc}
   2d3f8:	mov	r2, #5
   2d3fc:	ldr	r1, [pc, #8]	; 2d40c <fputs@plt+0x1c274>
   2d400:	bl	2d354 <fputs@plt+0x1c1bc>
   2d404:	b	2d3c8 <fputs@plt+0x1c230>
   2d408:	andeq	r4, r8, r4, ror sp
   2d40c:	andeq	r4, r8, ip, ror #26
   2d410:	push	{r4, r5, r6, lr}
   2d414:	mov	r4, r0
   2d418:	mov	ip, r1
   2d41c:	mov	r5, r2
   2d420:	ldr	r3, [r0, #12]
   2d424:	asr	r1, ip, #31
   2d428:	adds	r0, ip, r3
   2d42c:	adc	r1, r1, #0
   2d430:	ldr	r2, [r4, #16]
   2d434:	mov	r3, #0
   2d438:	cmp	r0, r2
   2d43c:	sbcs	r3, r1, r3
   2d440:	bge	2d478 <fputs@plt+0x1c2e0>
   2d444:	sub	r0, ip, #1
   2d448:	cmp	ip, #0
   2d44c:	pople	{r4, r5, r6, pc}
   2d450:	ldr	r2, [r4, #8]
   2d454:	ldr	r3, [r4, #12]
   2d458:	add	r1, r3, #1
   2d45c:	str	r1, [r4, #12]
   2d460:	strb	r5, [r2, r3]
   2d464:	sub	r0, r0, #1
   2d468:	add	r3, r0, #1
   2d46c:	cmp	r3, #0
   2d470:	bgt	2d450 <fputs@plt+0x1c2b8>
   2d474:	pop	{r4, r5, r6, pc}
   2d478:	mov	r1, ip
   2d47c:	mov	r0, r4
   2d480:	bl	2d1b4 <fputs@plt+0x1c01c>
   2d484:	cmp	r0, #0
   2d488:	subgt	r0, r0, #1
   2d48c:	bgt	2d450 <fputs@plt+0x1c2b8>
   2d490:	pop	{r4, r5, r6, pc}
   2d494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d498:	vpush	{d8-d10}
   2d49c:	sub	sp, sp, #132	; 0x84
   2d4a0:	str	r0, [sp, #16]
   2d4a4:	mov	r6, r1
   2d4a8:	str	r2, [sp, #32]
   2d4ac:	ldrb	r3, [r0, #25]
   2d4b0:	str	r3, [sp, #36]	; 0x24
   2d4b4:	cmp	r3, #0
   2d4b8:	beq	2d510 <fputs@plt+0x1c378>
   2d4bc:	ands	r3, r3, #2
   2d4c0:	ldrne	r1, [r2]
   2d4c4:	strne	r1, [sp, #44]	; 0x2c
   2d4c8:	addne	r2, r2, #4
   2d4cc:	strne	r2, [sp, #32]
   2d4d0:	moveq	r2, #0
   2d4d4:	streq	r2, [sp, #44]	; 0x2c
   2d4d8:	ldr	r2, [sp, #36]	; 0x24
   2d4dc:	and	r2, r2, #1
   2d4e0:	str	r2, [sp, #40]	; 0x28
   2d4e4:	str	r3, [sp, #36]	; 0x24
   2d4e8:	ldrb	r3, [r6]
   2d4ec:	cmp	r3, #0
   2d4f0:	beq	2d69c <fputs@plt+0x1c504>
   2d4f4:	mov	sl, #0
   2d4f8:	vldr	d10, [pc, #976]	; 2d8d0 <fputs@plt+0x1c738>
   2d4fc:	ldr	r2, [pc, #984]	; 2d8dc <fputs@plt+0x1c744>
   2d500:	add	r2, r2, #3456	; 0xd80
   2d504:	add	r2, r2, #12
   2d508:	str	r2, [sp, #52]	; 0x34
   2d50c:	b	2db0c <fputs@plt+0x1c974>
   2d510:	ldr	r3, [sp, #36]	; 0x24
   2d514:	str	r3, [sp, #40]	; 0x28
   2d518:	mov	r3, #0
   2d51c:	str	r3, [sp, #44]	; 0x2c
   2d520:	b	2d4e8 <fputs@plt+0x1c350>
   2d524:	mov	r5, r6
   2d528:	b	2db48 <fputs@plt+0x1c9b0>
   2d52c:	mov	r2, #1
   2d530:	ldr	r1, [pc, #928]	; 2d8d8 <fputs@plt+0x1c740>
   2d534:	ldr	r0, [sp, #16]
   2d538:	bl	2d354 <fputs@plt+0x1c1bc>
   2d53c:	b	2d69c <fputs@plt+0x1c504>
   2d540:	mov	fp, r1
   2d544:	b	2d570 <fputs@plt+0x1c3d8>
   2d548:	str	r1, [sp]
   2d54c:	b	2d570 <fputs@plt+0x1c3d8>
   2d550:	mov	r3, #1
   2d554:	str	r3, [sp, #12]
   2d558:	b	2d570 <fputs@plt+0x1c3d8>
   2d55c:	mov	r7, r1
   2d560:	b	2d570 <fputs@plt+0x1c3d8>
   2d564:	mov	r8, r1
   2d568:	b	2d570 <fputs@plt+0x1c3d8>
   2d56c:	str	r1, [sp, #8]
   2d570:	ldrb	r3, [r4, #1]!
   2d574:	cmp	r3, #0
   2d578:	beq	2d5d0 <fputs@plt+0x1c438>
   2d57c:	sub	r2, r3, #32
   2d580:	cmp	r2, #16
   2d584:	ldrls	pc, [pc, r2, lsl #2]
   2d588:	b	2d5d8 <fputs@plt+0x1c440>
   2d58c:	andeq	sp, r2, r8, asr #10
   2d590:	andeq	sp, r2, ip, asr r5
   2d594:	ldrdeq	sp, [r2], -r8
   2d598:	andeq	sp, r2, r0, asr r5
   2d59c:	ldrdeq	sp, [r2], -r8
   2d5a0:	ldrdeq	sp, [r2], -r8
   2d5a4:	ldrdeq	sp, [r2], -r8
   2d5a8:	ldrdeq	sp, [r2], -r8
   2d5ac:	ldrdeq	sp, [r2], -r8
   2d5b0:	ldrdeq	sp, [r2], -r8
   2d5b4:	ldrdeq	sp, [r2], -r8
   2d5b8:	andeq	sp, r2, r0, asr #10
   2d5bc:	ldrdeq	sp, [r2], -r8
   2d5c0:	andeq	sp, r2, ip, ror #10
   2d5c4:	ldrdeq	sp, [r2], -r8
   2d5c8:	ldrdeq	sp, [r2], -r8
   2d5cc:	andeq	sp, r2, r4, ror #10
   2d5d0:	mov	r2, #0
   2d5d4:	b	2d648 <fputs@plt+0x1c4b0>
   2d5d8:	cmp	r3, #42	; 0x2a
   2d5dc:	bne	2d610 <fputs@plt+0x1c478>
   2d5e0:	ldr	r3, [sp, #36]	; 0x24
   2d5e4:	cmp	r3, #0
   2d5e8:	beq	2d6a8 <fputs@plt+0x1c510>
   2d5ec:	ldr	r0, [sp, #44]	; 0x2c
   2d5f0:	bl	1e6bc <fputs@plt+0xd524>
   2d5f4:	str	r0, [sp, #20]
   2d5f8:	ldr	r3, [sp, #20]
   2d5fc:	cmp	r3, #0
   2d600:	blt	2d6c0 <fputs@plt+0x1c528>
   2d604:	ldrb	r3, [r4, #1]
   2d608:	add	r4, r4, #1
   2d60c:	b	2d650 <fputs@plt+0x1c4b8>
   2d610:	mov	r1, r3
   2d614:	sub	r2, r3, #48	; 0x30
   2d618:	cmp	r2, #9
   2d61c:	movhi	r2, #0
   2d620:	bhi	2d648 <fputs@plt+0x1c4b0>
   2d624:	mov	r2, #0
   2d628:	add	r2, r2, r2, lsl #2
   2d62c:	add	r1, r1, r2, lsl #1
   2d630:	sub	r2, r1, #48	; 0x30
   2d634:	ldrb	r1, [r4, #1]!
   2d638:	mov	r3, r1
   2d63c:	sub	r0, r1, #48	; 0x30
   2d640:	cmp	r0, #9
   2d644:	bls	2d628 <fputs@plt+0x1c490>
   2d648:	bic	r2, r2, #-2147483648	; 0x80000000
   2d64c:	str	r2, [sp, #20]
   2d650:	cmp	r3, #46	; 0x2e
   2d654:	mvnne	r9, #0
   2d658:	beq	2d6e8 <fputs@plt+0x1c550>
   2d65c:	cmp	r3, #108	; 0x6c
   2d660:	movne	r0, #0
   2d664:	movne	ip, r0
   2d668:	beq	2d79c <fputs@plt+0x1c604>
   2d66c:	cmp	r3, #100	; 0x64
   2d670:	beq	2d7c4 <fputs@plt+0x1c62c>
   2d674:	ldr	r2, [pc, #608]	; 2d8dc <fputs@plt+0x1c744>
   2d678:	add	r2, r2, #3280	; 0xcd0
   2d67c:	mov	r5, #1
   2d680:	ldrb	r1, [r2, #6]
   2d684:	cmp	r3, r1
   2d688:	beq	2d7c8 <fputs@plt+0x1c630>
   2d68c:	add	r5, r5, #1
   2d690:	add	r2, r2, #6
   2d694:	cmp	r5, #23
   2d698:	bne	2d680 <fputs@plt+0x1c4e8>
   2d69c:	add	sp, sp, #132	; 0x84
   2d6a0:	vpop	{d8-d10}
   2d6a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d6a8:	ldr	r3, [sp, #32]
   2d6ac:	ldr	r2, [r3]
   2d6b0:	str	r2, [sp, #20]
   2d6b4:	add	r3, r3, #4
   2d6b8:	str	r3, [sp, #32]
   2d6bc:	b	2d5f8 <fputs@plt+0x1c460>
   2d6c0:	cmp	r3, #-2147483648	; 0x80000000
   2d6c4:	rsbne	r3, r3, #0
   2d6c8:	strne	r3, [sp, #20]
   2d6cc:	movne	r3, #1
   2d6d0:	strne	r3, [sp, #8]
   2d6d4:	moveq	r3, #1
   2d6d8:	streq	r3, [sp, #8]
   2d6dc:	moveq	r3, #0
   2d6e0:	streq	r3, [sp, #20]
   2d6e4:	b	2d604 <fputs@plt+0x1c46c>
   2d6e8:	ldrb	r2, [r4, #1]
   2d6ec:	mov	r3, r2
   2d6f0:	cmp	r2, #42	; 0x2a
   2d6f4:	beq	2d73c <fputs@plt+0x1c5a4>
   2d6f8:	add	r4, r4, #1
   2d6fc:	mov	r1, r2
   2d700:	sub	r2, r2, #48	; 0x30
   2d704:	cmp	r2, #9
   2d708:	movhi	r2, #0
   2d70c:	bhi	2d734 <fputs@plt+0x1c59c>
   2d710:	mov	r2, #0
   2d714:	add	r2, r2, r2, lsl #2
   2d718:	add	r1, r1, r2, lsl #1
   2d71c:	sub	r2, r1, #48	; 0x30
   2d720:	ldrb	r1, [r4, #1]!
   2d724:	mov	r3, r1
   2d728:	sub	r0, r1, #48	; 0x30
   2d72c:	cmp	r0, #9
   2d730:	bls	2d714 <fputs@plt+0x1c57c>
   2d734:	bic	r9, r2, #-2147483648	; 0x80000000
   2d738:	b	2d65c <fputs@plt+0x1c4c4>
   2d73c:	ldr	r3, [sp, #36]	; 0x24
   2d740:	cmp	r3, #0
   2d744:	beq	2d77c <fputs@plt+0x1c5e4>
   2d748:	ldr	r0, [sp, #44]	; 0x2c
   2d74c:	bl	1e6bc <fputs@plt+0xd524>
   2d750:	mov	r9, r0
   2d754:	add	r2, r4, #2
   2d758:	ldrb	r3, [r4, #2]
   2d75c:	cmp	r9, #0
   2d760:	movge	r4, r2
   2d764:	bge	2d65c <fputs@plt+0x1c4c4>
   2d768:	cmp	r9, #-2147483648	; 0x80000000
   2d76c:	beq	2d790 <fputs@plt+0x1c5f8>
   2d770:	rsb	r9, r9, #0
   2d774:	mov	r4, r2
   2d778:	b	2d65c <fputs@plt+0x1c4c4>
   2d77c:	ldr	r3, [sp, #32]
   2d780:	ldr	r9, [r3]
   2d784:	add	r3, r3, #4
   2d788:	str	r3, [sp, #32]
   2d78c:	b	2d754 <fputs@plt+0x1c5bc>
   2d790:	mov	r4, r2
   2d794:	mvn	r9, #0
   2d798:	b	2d65c <fputs@plt+0x1c4c4>
   2d79c:	ldrb	r3, [r4, #1]
   2d7a0:	cmp	r3, #108	; 0x6c
   2d7a4:	addne	r4, r4, #1
   2d7a8:	movne	r0, #0
   2d7ac:	movne	ip, #1
   2d7b0:	ldrbeq	r3, [r4, #2]
   2d7b4:	addeq	r4, r4, #2
   2d7b8:	moveq	r0, #1
   2d7bc:	moveq	ip, r0
   2d7c0:	b	2d66c <fputs@plt+0x1c4d4>
   2d7c4:	mov	r5, #0
   2d7c8:	ldr	r3, [sp, #40]	; 0x28
   2d7cc:	cmp	r3, #0
   2d7d0:	bne	2d7ec <fputs@plt+0x1c654>
   2d7d4:	add	r3, r5, r5, lsl #1
   2d7d8:	ldr	r2, [pc, #252]	; 2d8dc <fputs@plt+0x1c744>
   2d7dc:	add	r3, r2, r3, lsl #1
   2d7e0:	ldrb	r3, [r3, #3282]	; 0xcd2
   2d7e4:	tst	r3, #2
   2d7e8:	bne	2d69c <fputs@plt+0x1c504>
   2d7ec:	add	r3, r5, r5, lsl #1
   2d7f0:	ldr	r2, [pc, #228]	; 2d8dc <fputs@plt+0x1c744>
   2d7f4:	add	r3, r2, r3, lsl #1
   2d7f8:	ldrb	r3, [r3, #3283]	; 0xcd3
   2d7fc:	str	r3, [sp, #28]
   2d800:	sub	r3, r3, #1
   2d804:	cmp	r3, #15
   2d808:	ldrls	pc, [pc, r3, lsl #2]
   2d80c:	b	2d69c <fputs@plt+0x1c504>
   2d810:	andeq	sp, r2, r4, asr r8
   2d814:	andeq	sp, r2, r0, ror ip
   2d818:	andeq	sp, r2, r0, ror ip
   2d81c:	andeq	sp, r2, r0, ror ip
   2d820:	andeq	lr, r2, ip, asr #7
   2d824:	andeq	lr, r2, r0, ror #9
   2d828:	andeq	lr, r2, r0, ror #9
   2d82c:	andeq	lr, r2, r0, lsl r4
   2d830:	andeq	lr, r2, ip, lsr #8
   2d834:	andeq	lr, r2, r8, lsl #11
   2d838:	andeq	lr, r2, r8, lsl #11
   2d83c:	andeq	lr, r2, r0, lsr r7
   2d840:	andeq	lr, r2, r4, lsl #15
   2d844:	andeq	sp, r2, r0, asr r8
   2d848:	andeq	lr, r2, r8, lsl #11
   2d84c:	andeq	sp, r2, r4, asr r8
   2d850:	mov	r0, #0
   2d854:	add	r3, r5, r5, lsl #1
   2d858:	ldr	r2, [pc, #124]	; 2d8dc <fputs@plt+0x1c744>
   2d85c:	add	r3, r2, r3, lsl #1
   2d860:	ldrb	r3, [r3, #3282]	; 0xcd2
   2d864:	tst	r3, #1
   2d868:	beq	2d91c <fputs@plt+0x1c784>
   2d86c:	ldr	r3, [sp, #36]	; 0x24
   2d870:	cmp	r3, #0
   2d874:	bne	2d8bc <fputs@plt+0x1c724>
   2d878:	cmp	r0, #0
   2d87c:	bne	2d8e0 <fputs@plt+0x1c748>
   2d880:	ldr	r3, [sp, #32]
   2d884:	ldr	r6, [r3]
   2d888:	asr	r7, r6, #31
   2d88c:	add	r3, r3, #4
   2d890:	str	r3, [sp, #32]
   2d894:	cmp	r6, #0
   2d898:	sbcs	r3, r7, #0
   2d89c:	blt	2d8fc <fputs@plt+0x1c764>
   2d8a0:	cmp	fp, #0
   2d8a4:	movne	r3, #43	; 0x2b
   2d8a8:	strne	r3, [sp, #48]	; 0x30
   2d8ac:	ldreq	r3, [sp]
   2d8b0:	lsleq	r3, r3, #5
   2d8b4:	streq	r3, [sp, #48]	; 0x30
   2d8b8:	b	2d94c <fputs@plt+0x1c7b4>
   2d8bc:	ldr	r0, [sp, #44]	; 0x2c
   2d8c0:	bl	1e6bc <fputs@plt+0xd524>
   2d8c4:	mov	r6, r0
   2d8c8:	mov	r7, r1
   2d8cc:	b	2d894 <fputs@plt+0x1c6fc>
	...
   2d8d8:	andeq	r4, r8, r4, lsl #27
   2d8dc:			; <UNDEFINED> instruction: 0x000813b0
   2d8e0:	ldr	r3, [sp, #32]
   2d8e4:	add	r3, r3, #7
   2d8e8:	bic	r3, r3, #7
   2d8ec:	add	r2, r3, #8
   2d8f0:	str	r2, [sp, #32]
   2d8f4:	ldrd	r6, [r3]
   2d8f8:	b	2d894 <fputs@plt+0x1c6fc>
   2d8fc:	cmp	r7, #-2147483648	; 0x80000000
   2d900:	cmpeq	r6, #0
   2d904:	beq	2dbb8 <fputs@plt+0x1ca20>
   2d908:	rsbs	r6, r6, #0
   2d90c:	rsc	r7, r7, #0
   2d910:	mov	r3, #45	; 0x2d
   2d914:	str	r3, [sp, #48]	; 0x30
   2d918:	b	2d94c <fputs@plt+0x1c7b4>
   2d91c:	ldr	r3, [sp, #36]	; 0x24
   2d920:	cmp	r3, #0
   2d924:	bne	2db78 <fputs@plt+0x1c9e0>
   2d928:	cmp	r0, #0
   2d92c:	bne	2db94 <fputs@plt+0x1c9fc>
   2d930:	ldr	r3, [sp, #32]
   2d934:	ldr	r6, [r3]
   2d938:	mov	r7, #0
   2d93c:	add	r3, r3, #4
   2d940:	str	r3, [sp, #32]
   2d944:	mov	r3, #0
   2d948:	str	r3, [sp, #48]	; 0x30
   2d94c:	orrs	r3, r6, r7
   2d950:	ldr	r3, [sp, #12]
   2d954:	moveq	r3, #0
   2d958:	str	r3, [sp, #12]
   2d95c:	cmp	r8, #0
   2d960:	beq	2d97c <fputs@plt+0x1c7e4>
   2d964:	ldr	r3, [sp, #20]
   2d968:	ldr	r2, [sp, #48]	; 0x30
   2d96c:	cmp	r2, #0
   2d970:	subne	r3, r3, #1
   2d974:	cmp	r9, r3
   2d978:	movlt	r9, r3
   2d97c:	cmp	r9, #59	; 0x3b
   2d980:	bgt	2dbcc <fputs@plt+0x1ca34>
   2d984:	mov	r3, #0
   2d988:	str	r3, [sp, #24]
   2d98c:	mov	r8, #70	; 0x46
   2d990:	add	r0, sp, #56	; 0x38
   2d994:	sub	r8, r8, #1
   2d998:	add	r8, r0, r8
   2d99c:	ldr	r3, [sp, #28]
   2d9a0:	cmp	r3, #16
   2d9a4:	movne	sl, r8
   2d9a8:	beq	2dc00 <fputs@plt+0x1ca68>
   2d9ac:	add	r3, r5, r5, lsl #1
   2d9b0:	ldr	r2, [pc, #-220]	; 2d8dc <fputs@plt+0x1c744>
   2d9b4:	add	r3, r2, r3, lsl #1
   2d9b8:	ldrb	fp, [r3, #3284]	; 0xcd4
   2d9bc:	ldrb	r2, [r3, #3281]	; 0xcd1
   2d9c0:	mov	r3, #0
   2d9c4:	strd	r2, [sp]
   2d9c8:	ldr	r3, [pc, #-244]	; 2d8dc <fputs@plt+0x1c744>
   2d9cc:	add	fp, r3, fp
   2d9d0:	ldrd	r2, [sp]
   2d9d4:	mov	r0, r6
   2d9d8:	mov	r1, r7
   2d9dc:	bl	7e3d8 <fputs@plt+0x6d240>
   2d9e0:	add	r2, fp, r2
   2d9e4:	ldrb	r3, [r2, #3432]	; 0xd68
   2d9e8:	strb	r3, [sl, #-1]!
   2d9ec:	ldrd	r2, [sp]
   2d9f0:	mov	r0, r6
   2d9f4:	mov	r1, r7
   2d9f8:	bl	7e3d8 <fputs@plt+0x6d240>
   2d9fc:	mov	r6, r0
   2da00:	mov	r7, r1
   2da04:	orrs	r3, r6, r7
   2da08:	bne	2d9d0 <fputs@plt+0x1c838>
   2da0c:	sub	r0, r8, sl
   2da10:	sub	r0, r9, r0
   2da14:	cmp	r0, #0
   2da18:	ble	2da38 <fputs@plt+0x1c8a0>
   2da1c:	sub	r1, sl, r0
   2da20:	mov	r3, sl
   2da24:	mov	r2, #48	; 0x30
   2da28:	strb	r2, [r3, #-1]!
   2da2c:	cmp	r1, r3
   2da30:	bne	2da28 <fputs@plt+0x1c890>
   2da34:	sub	sl, sl, r0
   2da38:	ldr	r3, [sp, #48]	; 0x30
   2da3c:	cmp	r3, #0
   2da40:	strbne	r3, [sl, #-1]
   2da44:	subne	sl, sl, #1
   2da48:	ldr	r3, [sp, #12]
   2da4c:	cmp	r3, #0
   2da50:	beq	2da98 <fputs@plt+0x1c900>
   2da54:	add	r5, r5, r5, lsl #1
   2da58:	ldr	r3, [pc, #-388]	; 2d8dc <fputs@plt+0x1c744>
   2da5c:	add	r3, r3, r5, lsl #1
   2da60:	ldrb	r3, [r3, #3285]	; 0xcd5
   2da64:	cmp	r3, #0
   2da68:	beq	2da98 <fputs@plt+0x1c900>
   2da6c:	ldr	r2, [sp, #52]	; 0x34
   2da70:	add	r2, r2, r3
   2da74:	ldr	r1, [pc, #-416]	; 2d8dc <fputs@plt+0x1c744>
   2da78:	add	r3, r1, r3
   2da7c:	ldrb	r3, [r3, #3468]	; 0xd8c
   2da80:	cmp	r3, #0
   2da84:	beq	2da98 <fputs@plt+0x1c900>
   2da88:	strb	r3, [sl, #-1]!
   2da8c:	ldrb	r3, [r2, #1]!
   2da90:	cmp	r3, #0
   2da94:	bne	2da88 <fputs@plt+0x1c8f0>
   2da98:	sub	r7, r8, sl
   2da9c:	ldr	r3, [sp, #20]
   2daa0:	sub	r6, r3, r7
   2daa4:	cmp	r6, #0
   2daa8:	movle	r5, #0
   2daac:	movgt	r5, #1
   2dab0:	ldr	r3, [sp, #8]
   2dab4:	eor	r3, r3, #1
   2dab8:	tst	r5, r3
   2dabc:	bne	2e834 <fputs@plt+0x1d69c>
   2dac0:	mov	r2, r7
   2dac4:	mov	r1, sl
   2dac8:	ldr	r7, [sp, #16]
   2dacc:	mov	r0, r7
   2dad0:	bl	2d354 <fputs@plt+0x1c1bc>
   2dad4:	ldr	r3, [sp, #8]
   2dad8:	tst	r5, r3
   2dadc:	bne	2e848 <fputs@plt+0x1d6b0>
   2dae0:	ldr	r3, [sp, #24]
   2dae4:	cmp	r3, #0
   2dae8:	beq	2dafc <fputs@plt+0x1c964>
   2daec:	mov	r1, r3
   2daf0:	ldr	r3, [sp, #16]
   2daf4:	ldr	r0, [r3]
   2daf8:	bl	1fc00 <fputs@plt+0xea68>
   2dafc:	add	r6, r4, #1
   2db00:	ldrb	r3, [r4, #1]
   2db04:	cmp	r3, #0
   2db08:	beq	2d69c <fputs@plt+0x1c504>
   2db0c:	cmp	r3, #37	; 0x25
   2db10:	beq	2d524 <fputs@plt+0x1c38c>
   2db14:	mov	r5, r6
   2db18:	ldrb	r3, [r5, #1]!
   2db1c:	cmp	r3, #0
   2db20:	cmpne	r3, #37	; 0x25
   2db24:	bne	2db18 <fputs@plt+0x1c980>
   2db28:	sub	r2, r5, r6
   2db2c:	mov	r1, r6
   2db30:	ldr	r0, [sp, #16]
   2db34:	bl	2d354 <fputs@plt+0x1c1bc>
   2db38:	ldrb	r3, [r5]
   2db3c:	cmp	r3, #0
   2db40:	beq	2d69c <fputs@plt+0x1c504>
   2db44:	mov	sl, r6
   2db48:	add	r4, r5, #1
   2db4c:	ldrb	r3, [r5, #1]
   2db50:	cmp	r3, #0
   2db54:	beq	2d52c <fputs@plt+0x1c394>
   2db58:	mov	r8, #0
   2db5c:	mov	r7, r8
   2db60:	str	r8, [sp, #12]
   2db64:	str	r8, [sp]
   2db68:	mov	fp, r8
   2db6c:	str	r8, [sp, #8]
   2db70:	mov	r1, #1
   2db74:	b	2d57c <fputs@plt+0x1c3e4>
   2db78:	ldr	r0, [sp, #44]	; 0x2c
   2db7c:	bl	1e6bc <fputs@plt+0xd524>
   2db80:	mov	r6, r0
   2db84:	mov	r7, r1
   2db88:	mov	r3, #0
   2db8c:	str	r3, [sp, #48]	; 0x30
   2db90:	b	2d94c <fputs@plt+0x1c7b4>
   2db94:	ldr	r3, [sp, #32]
   2db98:	add	r3, r3, #7
   2db9c:	bic	r3, r3, #7
   2dba0:	add	r2, r3, #8
   2dba4:	str	r2, [sp, #32]
   2dba8:	ldrd	r6, [r3]
   2dbac:	mov	r3, #0
   2dbb0:	str	r3, [sp, #48]	; 0x30
   2dbb4:	b	2d94c <fputs@plt+0x1c7b4>
   2dbb8:	mov	r6, #0
   2dbbc:	mov	r7, #-2147483648	; 0x80000000
   2dbc0:	mov	r3, #45	; 0x2d
   2dbc4:	str	r3, [sp, #48]	; 0x30
   2dbc8:	b	2d95c <fputs@plt+0x1c7c4>
   2dbcc:	add	r8, r9, #10
   2dbd0:	mov	r0, r8
   2dbd4:	asr	r1, r8, #31
   2dbd8:	bl	13990 <fputs@plt+0x27f8>
   2dbdc:	cmp	r0, #0
   2dbe0:	strne	r0, [sp, #24]
   2dbe4:	bne	2d994 <fputs@plt+0x1c7fc>
   2dbe8:	mov	r3, #1
   2dbec:	ldr	r2, [sp, #16]
   2dbf0:	strb	r3, [r2, #24]
   2dbf4:	mov	r3, #0
   2dbf8:	str	r3, [r2, #16]
   2dbfc:	b	2d69c <fputs@plt+0x1c504>
   2dc00:	mov	r2, #10
   2dc04:	mov	r3, #0
   2dc08:	mov	r0, r6
   2dc0c:	mov	r1, r7
   2dc10:	bl	7e3d8 <fputs@plt+0x6d240>
   2dc14:	mov	sl, r2
   2dc18:	cmp	r2, #3
   2dc1c:	movgt	sl, #0
   2dc20:	bgt	2dc50 <fputs@plt+0x1cab8>
   2dc24:	mov	r2, #10
   2dc28:	mov	r3, #0
   2dc2c:	mov	r0, r6
   2dc30:	mov	r1, r7
   2dc34:	bl	7e3d8 <fputs@plt+0x6d240>
   2dc38:	mov	r2, #10
   2dc3c:	mov	r3, #0
   2dc40:	bl	7e3d8 <fputs@plt+0x6d240>
   2dc44:	cmp	r3, #0
   2dc48:	cmpeq	r2, #1
   2dc4c:	moveq	sl, #0
   2dc50:	ldr	r3, [pc, #-892]	; 2d8dc <fputs@plt+0x1c744>
   2dc54:	add	r2, r3, sl, lsl #1
   2dc58:	ldrb	r3, [r2, #3421]	; 0xd5d
   2dc5c:	strb	r3, [r8, #-1]
   2dc60:	sub	sl, r8, #2
   2dc64:	ldrb	r3, [r2, #3420]	; 0xd5c
   2dc68:	strb	r3, [r8, #-2]
   2dc6c:	b	2d9ac <fputs@plt+0x1c814>
   2dc70:	ldr	r3, [sp, #36]	; 0x24
   2dc74:	cmp	r3, #0
   2dc78:	beq	2dcc0 <fputs@plt+0x1cb28>
   2dc7c:	ldr	r2, [sp, #44]	; 0x2c
   2dc80:	ldr	r3, [r2, #4]
   2dc84:	ldr	r2, [r2]
   2dc88:	cmp	r2, r3
   2dc8c:	bgt	2dca0 <fputs@plt+0x1cb08>
   2dc90:	cmp	r9, #0
   2dc94:	blt	2e85c <fputs@plt+0x1d6c4>
   2dc98:	vldr	d8, [pc, #488]	; 2de88 <fputs@plt+0x1ccf0>
   2dc9c:	b	2dcec <fputs@plt+0x1cb54>
   2dca0:	ldr	r0, [sp, #44]	; 0x2c
   2dca4:	ldr	r2, [r0, #8]
   2dca8:	add	r1, r3, #1
   2dcac:	str	r1, [r0, #4]
   2dcb0:	ldr	r0, [r2, r3, lsl #2]
   2dcb4:	bl	17050 <fputs@plt+0x5eb8>
   2dcb8:	vmov.f64	d8, d0
   2dcbc:	b	2dcd8 <fputs@plt+0x1cb40>
   2dcc0:	ldr	r3, [sp, #32]
   2dcc4:	add	r3, r3, #7
   2dcc8:	bic	r3, r3, #7
   2dccc:	add	r2, r3, #8
   2dcd0:	str	r2, [sp, #32]
   2dcd4:	vldr	d8, [r3]
   2dcd8:	cmp	r9, #0
   2dcdc:	movlt	r9, #6
   2dce0:	vcmpe.f64	d8, d10
   2dce4:	vmrs	APSR_nzcv, fpscr
   2dce8:	bmi	2dd8c <fputs@plt+0x1cbf4>
   2dcec:	cmp	fp, #0
   2dcf0:	ldreq	r3, [sp]
   2dcf4:	lsleq	r3, r3, #5
   2dcf8:	movne	r3, #43	; 0x2b
   2dcfc:	str	r3, [sp]
   2dd00:	ldr	r3, [sp, #28]
   2dd04:	cmp	r3, #4
   2dd08:	movne	r3, #0
   2dd0c:	moveq	r3, #1
   2dd10:	cmp	r9, #0
   2dd14:	movle	r3, #0
   2dd18:	cmp	r3, #0
   2dd1c:	subne	r9, r9, #1
   2dd20:	lsl	r3, r9, #20
   2dd24:	lsrs	r3, r3, #20
   2dd28:	beq	2dd9c <fputs@plt+0x1cc04>
   2dd2c:	vldr	d9, [pc, #348]	; 2de90 <fputs@plt+0x1ccf8>
   2dd30:	vldr	d7, [pc, #352]	; 2de98 <fputs@plt+0x1cd00>
   2dd34:	vmul.f64	d9, d9, d7
   2dd38:	subs	r3, r3, #1
   2dd3c:	bne	2dd34 <fputs@plt+0x1cb9c>
   2dd40:	ldr	r3, [sp, #28]
   2dd44:	cmp	r3, #2
   2dd48:	vaddeq.f64	d8, d8, d9
   2dd4c:	vmov.f64	d0, d8
   2dd50:	bl	13da8 <fputs@plt+0x2c10>
   2dd54:	subs	fp, r0, #0
   2dd58:	bne	2e7fc <fputs@plt+0x1d664>
   2dd5c:	vcmpe.f64	d8, d10
   2dd60:	vmrs	APSR_nzcv, fpscr
   2dd64:	ble	2e228 <fputs@plt+0x1d090>
   2dd68:	vldr	d7, [pc, #304]	; 2dea0 <fputs@plt+0x1cd08>
   2dd6c:	vcmpe.f64	d8, d7
   2dd70:	vmrs	APSR_nzcv, fpscr
   2dd74:	blt	2de0c <fputs@plt+0x1cc74>
   2dd78:	mov	r6, fp
   2dd7c:	vmov.f64	d5, d7
   2dd80:	vmov.f64	d6, d7
   2dd84:	ldr	r2, [pc, #308]	; 2dec0 <fputs@plt+0x1cd28>
   2dd88:	b	2dda8 <fputs@plt+0x1cc10>
   2dd8c:	vneg.f64	d8, d8
   2dd90:	mov	r3, #45	; 0x2d
   2dd94:	str	r3, [sp]
   2dd98:	b	2dd00 <fputs@plt+0x1cb68>
   2dd9c:	vldr	d9, [pc, #236]	; 2de90 <fputs@plt+0x1ccf8>
   2dda0:	b	2dd40 <fputs@plt+0x1cba8>
   2dda4:	vmov.f64	d5, d7
   2dda8:	add	r6, r6, #100	; 0x64
   2ddac:	vmul.f64	d7, d5, d6
   2ddb0:	vcmpe.f64	d7, d8
   2ddb4:	vmrs	APSR_nzcv, fpscr
   2ddb8:	movls	r3, #1
   2ddbc:	movhi	r3, #0
   2ddc0:	cmp	r6, r2
   2ddc4:	movgt	r3, #0
   2ddc8:	andle	r3, r3, #1
   2ddcc:	cmp	r3, #0
   2ddd0:	bne	2dda4 <fputs@plt+0x1cc0c>
   2ddd4:	vldr	d6, [pc, #204]	; 2dea8 <fputs@plt+0x1cd10>
   2ddd8:	vmul.f64	d6, d5, d6
   2dddc:	vcmpe.f64	d8, d6
   2dde0:	vmrs	APSR_nzcv, fpscr
   2dde4:	movge	r3, #1
   2dde8:	movlt	r3, #0
   2ddec:	ldr	r2, [pc, #204]	; 2dec0 <fputs@plt+0x1cd28>
   2ddf0:	cmp	r6, r2
   2ddf4:	movgt	r3, #0
   2ddf8:	andle	r3, r3, #1
   2ddfc:	cmp	r3, #0
   2de00:	beq	2de80 <fputs@plt+0x1cce8>
   2de04:	vldr	d5, [pc, #156]	; 2dea8 <fputs@plt+0x1cd10>
   2de08:	b	2de1c <fputs@plt+0x1cc84>
   2de0c:	mov	r6, fp
   2de10:	vldr	d5, [pc, #152]	; 2deb0 <fputs@plt+0x1cd18>
   2de14:	b	2ddd4 <fputs@plt+0x1cc3c>
   2de18:	vmov.f64	d6, d7
   2de1c:	add	r6, r6, #10
   2de20:	vmul.f64	d7, d6, d5
   2de24:	vcmpe.f64	d7, d8
   2de28:	vmrs	APSR_nzcv, fpscr
   2de2c:	movls	r3, #1
   2de30:	movhi	r3, #0
   2de34:	cmp	r6, r2
   2de38:	movgt	r3, #0
   2de3c:	andle	r3, r3, #1
   2de40:	cmp	r3, #0
   2de44:	bne	2de18 <fputs@plt+0x1cc80>
   2de48:	vldr	d5, [pc, #104]	; 2deb8 <fputs@plt+0x1cd20>
   2de4c:	vmul.f64	d5, d6, d5
   2de50:	vcmpe.f64	d8, d5
   2de54:	vmrs	APSR_nzcv, fpscr
   2de58:	movge	r3, #1
   2de5c:	movlt	r3, #0
   2de60:	ldr	r2, [pc, #88]	; 2dec0 <fputs@plt+0x1cd28>
   2de64:	cmp	r6, r2
   2de68:	movgt	r3, #0
   2de6c:	andle	r3, r3, #1
   2de70:	cmp	r3, #0
   2de74:	beq	2e1e4 <fputs@plt+0x1d04c>
   2de78:	vldr	d6, [pc, #56]	; 2deb8 <fputs@plt+0x1cd20>
   2de7c:	b	2dec8 <fputs@plt+0x1cd30>
   2de80:	vmov.f64	d6, d5
   2de84:	b	2de48 <fputs@plt+0x1ccb0>
	...
   2de94:	svccc	0x00e00000
   2de98:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   2de9c:	svccc	0x00b99999
   2dea0:	ldrcs	ip, [r4, #893]	; 0x37d
   2dea4:	ldrtpl	r4, [r2], #2477	; 0x9ad
   2dea8:	andcs	r0, r0, r0
   2deac:	andmi	sl, r2, #95	; 0x5f
   2deb0:	andeq	r0, r0, r0
   2deb4:	svccc	0x00f00000	; IMB
   2deb8:	andeq	r0, r0, r0
   2debc:	eormi	r0, r4, r0
   2dec0:	andeq	r0, r0, lr, asr r1
   2dec4:	vmov.f64	d5, d7
   2dec8:	add	r6, r6, #1
   2decc:	vmul.f64	d7, d5, d6
   2ded0:	vcmpe.f64	d7, d8
   2ded4:	vmrs	APSR_nzcv, fpscr
   2ded8:	movls	r3, #1
   2dedc:	movhi	r3, #0
   2dee0:	cmp	r6, r2
   2dee4:	movgt	r3, #0
   2dee8:	andle	r3, r3, #1
   2deec:	cmp	r3, #0
   2def0:	bne	2dec4 <fputs@plt+0x1cd2c>
   2def4:	vdiv.f64	d8, d8, d5
   2def8:	vldr	d7, [pc, #992]	; 2e2e0 <fputs@plt+0x1d148>
   2defc:	vcmpe.f64	d8, d7
   2df00:	vmrs	APSR_nzcv, fpscr
   2df04:	bpl	2df20 <fputs@plt+0x1cd88>
   2df08:	vldr	d6, [pc, #984]	; 2e2e8 <fputs@plt+0x1d150>
   2df0c:	vmul.f64	d8, d8, d6
   2df10:	sub	r6, r6, #8
   2df14:	vcmpe.f64	d8, d7
   2df18:	vmrs	APSR_nzcv, fpscr
   2df1c:	bmi	2df0c <fputs@plt+0x1cd74>
   2df20:	vldr	d7, [pc, #968]	; 2e2f0 <fputs@plt+0x1d158>
   2df24:	vcmpe.f64	d8, d7
   2df28:	vmrs	APSR_nzcv, fpscr
   2df2c:	bpl	2df48 <fputs@plt+0x1cdb0>
   2df30:	vldr	d6, [pc, #960]	; 2e2f8 <fputs@plt+0x1d160>
   2df34:	vmul.f64	d8, d8, d6
   2df38:	sub	r6, r6, #1
   2df3c:	vcmpe.f64	d8, d7
   2df40:	vmrs	APSR_nzcv, fpscr
   2df44:	bmi	2df34 <fputs@plt+0x1cd9c>
   2df48:	ldr	r3, [pc, #952]	; 2e308 <fputs@plt+0x1d170>
   2df4c:	cmp	r6, r3
   2df50:	bgt	2e1ec <fputs@plt+0x1d054>
   2df54:	ldr	r3, [sp, #28]
   2df58:	cmp	r3, #2
   2df5c:	beq	2e264 <fputs@plt+0x1d0cc>
   2df60:	vadd.f64	d8, d8, d9
   2df64:	vldr	d7, [pc, #908]	; 2e2f8 <fputs@plt+0x1d160>
   2df68:	vcmpe.f64	d8, d7
   2df6c:	vmrs	APSR_nzcv, fpscr
   2df70:	vldrge	d7, [pc, #904]	; 2e300 <fputs@plt+0x1d168>
   2df74:	vmulge.f64	d8, d8, d7
   2df78:	addge	r6, r6, #1
   2df7c:	ldr	r3, [sp, #28]
   2df80:	cmp	r3, #4
   2df84:	beq	2e230 <fputs@plt+0x1d098>
   2df88:	str	r7, [sp, #48]	; 0x30
   2df8c:	ldr	r3, [sp, #28]
   2df90:	cmp	r3, #3
   2df94:	movne	fp, r6
   2df98:	bic	r3, fp, fp, asr #31
   2df9c:	asr	r1, r9, #31
   2dfa0:	adds	r0, r9, r3
   2dfa4:	adc	r1, r1, r3, asr #31
   2dfa8:	ldr	r3, [sp, #20]
   2dfac:	adds	r0, r0, r3
   2dfb0:	adc	r1, r1, r3, asr #31
   2dfb4:	cmp	r0, #56	; 0x38
   2dfb8:	sbcs	r3, r1, #0
   2dfbc:	movlt	r3, #0
   2dfc0:	strlt	r3, [sp, #24]
   2dfc4:	addlt	sl, sp, #56	; 0x38
   2dfc8:	bge	2e270 <fputs@plt+0x1d0d8>
   2dfcc:	lsl	r3, r7, #2
   2dfd0:	add	r3, r3, r7
   2dfd4:	lsl	r3, r3, #1
   2dfd8:	add	r3, r3, #16
   2dfdc:	ldr	r2, [sp, #12]
   2dfe0:	orr	r2, r2, r7
   2dfe4:	cmp	r9, #0
   2dfe8:	orrgt	r2, r2, #1
   2dfec:	uxtb	r2, r2
   2dff0:	str	r2, [sp, #12]
   2dff4:	ldr	r2, [sp]
   2dff8:	cmp	r2, #0
   2dffc:	addne	r0, sl, #1
   2e000:	strbne	r2, [sl]
   2e004:	moveq	r0, sl
   2e008:	cmp	fp, #0
   2e00c:	blt	2e2a0 <fputs@plt+0x1d108>
   2e010:	sub	r1, r0, #1
   2e014:	mov	ip, fp
   2e018:	add	fp, r0, fp
   2e01c:	mov	lr, #48	; 0x30
   2e020:	vldr	d5, [pc, #720]	; 2e2f8 <fputs@plt+0x1d160>
   2e024:	cmp	r3, #0
   2e028:	subgt	r3, r3, #1
   2e02c:	vcvtgt.s32.f64	s13, d8
   2e030:	vcvtgt.f64.s32	d7, s13
   2e034:	vsubgt.f64	d8, d8, d7
   2e038:	vmulgt.f64	d8, d8, d5
   2e03c:	vmovgt	r2, s13
   2e040:	addgt	r2, r2, #48	; 0x30
   2e044:	uxtbgt	r2, r2
   2e048:	movle	r2, lr
   2e04c:	strb	r2, [r1, #1]!
   2e050:	cmp	fp, r1
   2e054:	bne	2e024 <fputs@plt+0x1ce8c>
   2e058:	add	ip, ip, #1
   2e05c:	add	r0, r0, ip
   2e060:	ldr	r2, [sp, #12]
   2e064:	cmp	r2, #0
   2e068:	mvnne	fp, #0
   2e06c:	beq	2e0bc <fputs@plt+0x1cf24>
   2e070:	add	lr, r0, #1
   2e074:	mov	r2, #46	; 0x2e
   2e078:	strb	r2, [r0]
   2e07c:	cmn	fp, #1
   2e080:	movpl	r0, lr
   2e084:	bpl	2e0bc <fputs@plt+0x1cf24>
   2e088:	sub	r2, lr, #1
   2e08c:	mov	r1, fp
   2e090:	mvn	r0, #1
   2e094:	sub	r0, r0, fp
   2e098:	add	r0, lr, r0
   2e09c:	mov	ip, #48	; 0x30
   2e0a0:	strb	ip, [r2, #1]!
   2e0a4:	cmp	r2, r0
   2e0a8:	bne	2e0a0 <fputs@plt+0x1cf08>
   2e0ac:	mvn	r1, r1
   2e0b0:	add	r0, lr, r1
   2e0b4:	add	fp, r9, fp
   2e0b8:	add	r9, fp, #1
   2e0bc:	cmp	r9, #0
   2e0c0:	ble	2e10c <fputs@plt+0x1cf74>
   2e0c4:	mov	r1, r0
   2e0c8:	add	r0, r0, r9
   2e0cc:	mov	ip, r0
   2e0d0:	mov	lr, #48	; 0x30
   2e0d4:	vldr	d5, [pc, #540]	; 2e2f8 <fputs@plt+0x1d160>
   2e0d8:	cmp	r3, #0
   2e0dc:	subgt	r3, r3, #1
   2e0e0:	vcvtgt.s32.f64	s13, d8
   2e0e4:	vcvtgt.f64.s32	d7, s13
   2e0e8:	vsubgt.f64	d8, d8, d7
   2e0ec:	vmulgt.f64	d8, d8, d5
   2e0f0:	vmovgt	r2, s13
   2e0f4:	addgt	r2, r2, #48	; 0x30
   2e0f8:	uxtbgt	r2, r2
   2e0fc:	movle	r2, lr
   2e100:	strb	r2, [r1], #1
   2e104:	cmp	r1, ip
   2e108:	bne	2e0d8 <fputs@plt+0x1cf40>
   2e10c:	ldr	r3, [sp, #48]	; 0x30
   2e110:	ldr	r2, [sp, #12]
   2e114:	cmp	r3, #0
   2e118:	cmpne	r2, #0
   2e11c:	beq	2e150 <fputs@plt+0x1cfb8>
   2e120:	ldrb	r2, [r0, #-1]
   2e124:	cmp	r2, #48	; 0x30
   2e128:	bne	2e148 <fputs@plt+0x1cfb0>
   2e12c:	sub	r3, r0, #1
   2e130:	mov	r1, #0
   2e134:	mov	r0, r3
   2e138:	strb	r1, [r3]
   2e13c:	ldrb	r2, [r3, #-1]!
   2e140:	cmp	r2, #48	; 0x30
   2e144:	beq	2e134 <fputs@plt+0x1cf9c>
   2e148:	cmp	r2, #46	; 0x2e
   2e14c:	beq	2e2c0 <fputs@plt+0x1d128>
   2e150:	ldr	r3, [sp, #28]
   2e154:	cmp	r3, #3
   2e158:	beq	2e330 <fputs@plt+0x1d198>
   2e15c:	mov	r3, #0
   2e160:	strb	r3, [r0]
   2e164:	sub	r7, r0, sl
   2e168:	ldr	r3, [sp, #8]
   2e16c:	eor	r3, r3, #1
   2e170:	and	r3, r3, r8
   2e174:	ldr	r2, [sp, #20]
   2e178:	cmp	r2, r7
   2e17c:	movle	r3, #0
   2e180:	andgt	r3, r3, #1
   2e184:	cmp	r3, #0
   2e188:	beq	2da9c <fputs@plt+0x1c904>
   2e18c:	sub	r7, r2, r7
   2e190:	cmp	r2, r7
   2e194:	blt	2e1b0 <fputs@plt+0x1d018>
   2e198:	add	r3, sl, r2
   2e19c:	ldrb	r2, [r0], #-1
   2e1a0:	strb	r2, [r3], #-1
   2e1a4:	sub	r2, r3, sl
   2e1a8:	cmp	r2, r7
   2e1ac:	bge	2e19c <fputs@plt+0x1d004>
   2e1b0:	ldr	r3, [sp]
   2e1b4:	adds	r2, r3, #0
   2e1b8:	movne	r2, #1
   2e1bc:	cmp	r7, #0
   2e1c0:	beq	2e7e8 <fputs@plt+0x1d650>
   2e1c4:	add	r3, sl, r2
   2e1c8:	add	r7, r7, r2
   2e1cc:	add	r2, sl, r7
   2e1d0:	mov	r1, #48	; 0x30
   2e1d4:	strb	r1, [r3], #1
   2e1d8:	cmp	r3, r2
   2e1dc:	bne	2e1d4 <fputs@plt+0x1d03c>
   2e1e0:	b	2e7e8 <fputs@plt+0x1d650>
   2e1e4:	vmov.f64	d5, d6
   2e1e8:	b	2def4 <fputs@plt+0x1cd5c>
   2e1ec:	add	r3, sp, #128	; 0x80
   2e1f0:	ldr	r2, [sp]
   2e1f4:	strb	r2, [r3, #-72]!	; 0xffffffb8
   2e1f8:	cmp	r2, #0
   2e1fc:	movne	r2, #1
   2e200:	moveq	r2, #0
   2e204:	ldr	r1, [pc, #256]	; 2e30c <fputs@plt+0x1d174>
   2e208:	ldr	r0, [r1]
   2e20c:	str	r0, [r3, r2]
   2e210:	bne	2e810 <fputs@plt+0x1d678>
   2e214:	mov	r3, #0
   2e218:	str	r3, [sp, #24]
   2e21c:	mov	r7, #3
   2e220:	add	sl, sp, #56	; 0x38
   2e224:	b	2da9c <fputs@plt+0x1c904>
   2e228:	mov	r6, fp
   2e22c:	b	2df54 <fputs@plt+0x1cdbc>
   2e230:	ldr	r3, [sp, #12]
   2e234:	clz	r3, r3
   2e238:	lsr	r3, r3, #5
   2e23c:	str	r3, [sp, #48]	; 0x30
   2e240:	cmn	r6, #4
   2e244:	cmpge	r9, r6
   2e248:	movlt	r3, #3
   2e24c:	strlt	r3, [sp, #28]
   2e250:	subge	r9, r9, r6
   2e254:	movge	fp, r6
   2e258:	movge	r3, #2
   2e25c:	strge	r3, [sp, #28]
   2e260:	b	2df98 <fputs@plt+0x1ce00>
   2e264:	str	r7, [sp, #48]	; 0x30
   2e268:	mov	fp, r6
   2e26c:	b	2df98 <fputs@plt+0x1ce00>
   2e270:	adds	r0, r0, #15
   2e274:	adc	r1, r1, #0
   2e278:	bl	13990 <fputs@plt+0x27f8>
   2e27c:	subs	sl, r0, #0
   2e280:	strne	sl, [sp, #24]
   2e284:	bne	2dfcc <fputs@plt+0x1ce34>
   2e288:	mov	r3, #1
   2e28c:	ldr	r2, [sp, #16]
   2e290:	strb	r3, [r2, #24]
   2e294:	mov	r3, #0
   2e298:	str	r3, [r2, #16]
   2e29c:	b	2d69c <fputs@plt+0x1c504>
   2e2a0:	add	lr, r0, #1
   2e2a4:	mov	r2, #48	; 0x30
   2e2a8:	strb	r2, [r0]
   2e2ac:	ldr	r2, [sp, #12]
   2e2b0:	cmp	r2, #0
   2e2b4:	beq	2e07c <fputs@plt+0x1cee4>
   2e2b8:	mov	r0, lr
   2e2bc:	b	2e070 <fputs@plt+0x1ced8>
   2e2c0:	cmp	r7, #0
   2e2c4:	movne	r3, #48	; 0x30
   2e2c8:	strbne	r3, [r0]
   2e2cc:	addne	r0, r0, #1
   2e2d0:	moveq	r3, #0
   2e2d4:	strbeq	r3, [r0, #-1]
   2e2d8:	subeq	r0, r0, #1
   2e2dc:	b	2e150 <fputs@plt+0x1cfb8>
   2e2e0:	eors	r8, r0, #14848	; 0x3a00
   2e2e4:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   2e2e8:	andeq	r0, r0, r0
   2e2ec:	orrsmi	sp, r7, r4, lsl #15
   2e2f0:	andeq	r0, r0, r0
   2e2f4:	svccc	0x00f00000	; IMB
   2e2f8:	andeq	r0, r0, r0
   2e2fc:	eormi	r0, r4, r0
   2e300:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   2e304:	svccc	0x00b99999
   2e308:	andeq	r0, r0, lr, asr r1
   2e30c:	andeq	r4, r8, r8, lsl #27
   2e310:			; <UNDEFINED> instruction: 0x000813b0
   2e314:	mvnpl	r8, pc, lsl r5
   2e318:	strbtvs	r6, [r6], -r7, ror #12
   2e31c:	andeq	lr, r7, r0, lsr #29
   2e320:	andeq	r4, r8, ip, ror sp
   2e324:	ldrdeq	r4, [r8], -r0
   2e328:	muleq	r7, r8, r0
   2e32c:	andeq	r4, r8, r8, ror sp
   2e330:	add	r5, r5, r5, lsl #1
   2e334:	ldr	r3, [pc, #-44]	; 2e310 <fputs@plt+0x1d178>
   2e338:	add	r3, r3, r5, lsl #1
   2e33c:	ldrb	r3, [r3, #3284]	; 0xcd4
   2e340:	ldr	r2, [pc, #-56]	; 2e310 <fputs@plt+0x1d178>
   2e344:	add	r3, r2, r3
   2e348:	ldrb	r3, [r3, #3432]	; 0xd68
   2e34c:	strb	r3, [r0]
   2e350:	cmp	r6, #0
   2e354:	add	r2, r0, #2
   2e358:	movlt	r3, #45	; 0x2d
   2e35c:	strblt	r3, [r0, #1]
   2e360:	rsblt	r6, r6, #0
   2e364:	movge	r3, #43	; 0x2b
   2e368:	strbge	r3, [r0, #1]
   2e36c:	cmp	r6, #99	; 0x63
   2e370:	ble	2e39c <fputs@plt+0x1d204>
   2e374:	ldr	r3, [pc, #-104]	; 2e314 <fputs@plt+0x1d17c>
   2e378:	smull	r3, r1, r3, r6
   2e37c:	asr	r3, r6, #31
   2e380:	rsb	r3, r3, r1, asr #5
   2e384:	add	r1, r3, #48	; 0x30
   2e388:	strb	r1, [r2]
   2e38c:	mov	r1, #100	; 0x64
   2e390:	mul	r3, r1, r3
   2e394:	sub	r6, r6, r3
   2e398:	add	r2, r2, #1
   2e39c:	ldr	r3, [pc, #-140]	; 2e318 <fputs@plt+0x1d180>
   2e3a0:	smull	r3, r1, r3, r6
   2e3a4:	asr	r3, r6, #31
   2e3a8:	rsb	r3, r3, r1, asr #2
   2e3ac:	add	r1, r3, #48	; 0x30
   2e3b0:	mov	r0, r2
   2e3b4:	strb	r1, [r0], #2
   2e3b8:	add	r3, r3, r3, lsl #2
   2e3bc:	sub	r3, r6, r3, lsl #1
   2e3c0:	add	r3, r3, #48	; 0x30
   2e3c4:	strb	r3, [r2, #1]
   2e3c8:	b	2e15c <fputs@plt+0x1cfc4>
   2e3cc:	ldr	r3, [sp, #36]	; 0x24
   2e3d0:	cmp	r3, #0
   2e3d4:	movne	r3, #0
   2e3d8:	strne	r3, [sp, #24]
   2e3dc:	strne	r3, [sp, #20]
   2e3e0:	bne	2e7e8 <fputs@plt+0x1d650>
   2e3e4:	ldr	r1, [sp, #32]
   2e3e8:	ldr	r3, [r1]
   2e3ec:	ldr	r2, [sp, #16]
   2e3f0:	ldr	r2, [r2, #12]
   2e3f4:	str	r2, [r3]
   2e3f8:	add	r3, r1, #4
   2e3fc:	str	r3, [sp, #32]
   2e400:	mov	r3, #0
   2e404:	str	r3, [sp, #24]
   2e408:	str	r3, [sp, #20]
   2e40c:	b	2e7e8 <fputs@plt+0x1d650>
   2e410:	add	sl, sp, #128	; 0x80
   2e414:	mov	r3, #37	; 0x25
   2e418:	strb	r3, [sl, #-72]!	; 0xffffffb8
   2e41c:	mov	r3, #0
   2e420:	str	r3, [sp, #24]
   2e424:	mov	r7, #1
   2e428:	b	2da9c <fputs@plt+0x1c904>
   2e42c:	ldr	r3, [sp, #36]	; 0x24
   2e430:	cmp	r3, #0
   2e434:	beq	2e450 <fputs@plt+0x1d2b8>
   2e438:	ldr	r0, [sp, #44]	; 0x2c
   2e43c:	bl	2ec20 <fputs@plt+0x1da88>
   2e440:	cmp	r0, #0
   2e444:	moveq	r5, #0
   2e448:	ldrbne	r5, [r0]
   2e44c:	b	2e460 <fputs@plt+0x1d2c8>
   2e450:	ldr	r3, [sp, #32]
   2e454:	ldr	r5, [r3]
   2e458:	add	r3, r3, #4
   2e45c:	str	r3, [sp, #32]
   2e460:	cmp	r9, #1
   2e464:	ble	2e4a8 <fputs@plt+0x1d310>
   2e468:	sub	r9, r9, #1
   2e46c:	ldr	r3, [sp, #20]
   2e470:	sub	r3, r3, r9
   2e474:	mov	r2, r3
   2e478:	str	r3, [sp, #20]
   2e47c:	ldr	r3, [sp, #8]
   2e480:	eor	r3, r3, #1
   2e484:	cmp	r2, #1
   2e488:	movle	r3, #0
   2e48c:	andgt	r3, r3, #1
   2e490:	cmp	r3, #0
   2e494:	bne	2e4c0 <fputs@plt+0x1d328>
   2e498:	uxtb	r2, r5
   2e49c:	mov	r1, r9
   2e4a0:	ldr	r0, [sp, #16]
   2e4a4:	bl	2d410 <fputs@plt+0x1c278>
   2e4a8:	add	sl, sp, #128	; 0x80
   2e4ac:	strb	r5, [sl, #-72]!	; 0xffffffb8
   2e4b0:	mov	r3, #0
   2e4b4:	str	r3, [sp, #24]
   2e4b8:	mov	r7, #1
   2e4bc:	b	2da9c <fputs@plt+0x1c904>
   2e4c0:	mov	r2, #32
   2e4c4:	ldr	r3, [sp, #20]
   2e4c8:	sub	r1, r3, #1
   2e4cc:	ldr	r0, [sp, #16]
   2e4d0:	bl	2d410 <fputs@plt+0x1c278>
   2e4d4:	mov	r3, #0
   2e4d8:	str	r3, [sp, #20]
   2e4dc:	b	2e498 <fputs@plt+0x1d300>
   2e4e0:	ldr	r3, [sp, #36]	; 0x24
   2e4e4:	cmp	r3, #0
   2e4e8:	beq	2e558 <fputs@plt+0x1d3c0>
   2e4ec:	ldr	r0, [sp, #44]	; 0x2c
   2e4f0:	bl	2ec20 <fputs@plt+0x1da88>
   2e4f4:	mov	sl, r0
   2e4f8:	mov	r3, #6
   2e4fc:	str	r3, [sp, #28]
   2e500:	cmp	sl, #0
   2e504:	beq	2e56c <fputs@plt+0x1d3d4>
   2e508:	ldr	r3, [sp, #28]
   2e50c:	cmp	r3, #7
   2e510:	moveq	r3, sl
   2e514:	movne	r3, #0
   2e518:	str	r3, [sp, #24]
   2e51c:	cmp	r9, #0
   2e520:	blt	2e578 <fputs@plt+0x1d3e0>
   2e524:	ble	2e824 <fputs@plt+0x1d68c>
   2e528:	ldrb	r3, [sl]
   2e52c:	cmp	r3, #0
   2e530:	beq	2e82c <fputs@plt+0x1d694>
   2e534:	mov	r3, sl
   2e538:	mov	r7, #0
   2e53c:	add	r7, r7, #1
   2e540:	cmp	r9, r7
   2e544:	beq	2da9c <fputs@plt+0x1c904>
   2e548:	ldrb	r2, [r3, #1]!
   2e54c:	cmp	r2, #0
   2e550:	bne	2e53c <fputs@plt+0x1d3a4>
   2e554:	b	2da9c <fputs@plt+0x1c904>
   2e558:	ldr	r3, [sp, #32]
   2e55c:	ldr	sl, [r3]
   2e560:	add	r3, r3, #4
   2e564:	str	r3, [sp, #32]
   2e568:	b	2e500 <fputs@plt+0x1d368>
   2e56c:	str	sl, [sp, #24]
   2e570:	ldr	sl, [pc, #-604]	; 2e31c <fputs@plt+0x1d184>
   2e574:	b	2e51c <fputs@plt+0x1d384>
   2e578:	mov	r0, sl
   2e57c:	bl	1b3e0 <fputs@plt+0xa248>
   2e580:	mov	r7, r0
   2e584:	b	2da9c <fputs@plt+0x1c904>
   2e588:	ldr	r3, [sp, #28]
   2e58c:	cmp	r3, #15
   2e590:	moveq	r6, #34	; 0x22
   2e594:	movne	r6, #39	; 0x27
   2e598:	ldr	r3, [sp, #36]	; 0x24
   2e59c:	cmp	r3, #0
   2e5a0:	beq	2e5e8 <fputs@plt+0x1d450>
   2e5a4:	ldr	r0, [sp, #44]	; 0x2c
   2e5a8:	bl	2ec20 <fputs@plt+0x1da88>
   2e5ac:	str	r0, [sp, #24]
   2e5b0:	ldr	r3, [sp, #24]
   2e5b4:	cmp	r3, #0
   2e5b8:	beq	2e600 <fputs@plt+0x1d468>
   2e5bc:	cmp	r9, #0
   2e5c0:	beq	2e868 <fputs@plt+0x1d6d0>
   2e5c4:	ldr	r5, [sp, #24]
   2e5c8:	ldrb	r3, [r5]
   2e5cc:	cmp	r3, #0
   2e5d0:	beq	2e868 <fputs@plt+0x1d6d0>
   2e5d4:	add	r2, r5, #1
   2e5d8:	add	r0, r5, r9
   2e5dc:	mov	ip, #0
   2e5e0:	mov	r1, ip
   2e5e4:	b	2e644 <fputs@plt+0x1d4ac>
   2e5e8:	ldr	r3, [sp, #32]
   2e5ec:	ldr	r2, [r3]
   2e5f0:	str	r2, [sp, #24]
   2e5f4:	add	r3, r3, #4
   2e5f8:	str	r3, [sp, #32]
   2e5fc:	b	2e5b0 <fputs@plt+0x1d418>
   2e600:	ldr	r3, [pc, #-744]	; 2e320 <fputs@plt+0x1d188>
   2e604:	ldr	r5, [pc, #-744]	; 2e324 <fputs@plt+0x1d18c>
   2e608:	ldr	r2, [sp, #28]
   2e60c:	cmp	r2, #11
   2e610:	movne	r5, r3
   2e614:	cmp	r9, #0
   2e618:	ldrbne	r3, [r5]
   2e61c:	bne	2e5d4 <fputs@plt+0x1d43c>
   2e620:	ldr	r8, [sp, #24]
   2e624:	ldr	r3, [sp, #28]
   2e628:	adds	r8, r8, #0
   2e62c:	movne	r8, #1
   2e630:	cmp	r3, #11
   2e634:	movne	r8, #0
   2e638:	add	sl, sp, #56	; 0x38
   2e63c:	b	2e698 <fputs@plt+0x1d500>
   2e640:	mov	r1, r9
   2e644:	cmp	r6, r3
   2e648:	addeq	ip, ip, #1
   2e64c:	add	r9, r1, #1
   2e650:	cmp	r2, r0
   2e654:	beq	2e664 <fputs@plt+0x1d4cc>
   2e658:	ldrb	r3, [r2], #1
   2e65c:	cmp	r3, #0
   2e660:	bne	2e640 <fputs@plt+0x1d4a8>
   2e664:	ldr	r8, [sp, #24]
   2e668:	ldr	r3, [sp, #28]
   2e66c:	adds	r8, r8, #0
   2e670:	movne	r8, #1
   2e674:	cmp	r3, #11
   2e678:	movne	r8, #0
   2e67c:	add	r1, r1, #4
   2e680:	add	r0, r1, ip
   2e684:	cmp	r0, #70	; 0x46
   2e688:	movle	r3, #0
   2e68c:	strle	r3, [sp, #24]
   2e690:	addle	sl, sp, #56	; 0x38
   2e694:	bgt	2e6fc <fputs@plt+0x1d564>
   2e698:	cmp	r8, #0
   2e69c:	beq	2e890 <fputs@plt+0x1d6f8>
   2e6a0:	strb	r6, [sl]
   2e6a4:	cmp	r9, #0
   2e6a8:	ble	2e728 <fputs@plt+0x1d590>
   2e6ac:	mov	r7, #1
   2e6b0:	sub	r5, r5, #1
   2e6b4:	mov	r2, #0
   2e6b8:	add	r1, r7, #1
   2e6bc:	ldrb	r3, [r5, #1]!
   2e6c0:	strb	r3, [sl, r7]
   2e6c4:	cmp	r6, r3
   2e6c8:	addeq	r7, r7, #2
   2e6cc:	strbeq	r3, [sl, r1]
   2e6d0:	movne	r7, r1
   2e6d4:	add	r2, r2, #1
   2e6d8:	cmp	r2, r9
   2e6dc:	blt	2e6b8 <fputs@plt+0x1d520>
   2e6e0:	cmp	r8, #0
   2e6e4:	beq	2e6f0 <fputs@plt+0x1d558>
   2e6e8:	strb	r6, [sl, r7]
   2e6ec:	add	r7, r7, #1
   2e6f0:	mov	r3, #0
   2e6f4:	strb	r3, [sl, r7]
   2e6f8:	b	2da9c <fputs@plt+0x1c904>
   2e6fc:	asr	r1, r0, #31
   2e700:	bl	13990 <fputs@plt+0x27f8>
   2e704:	subs	sl, r0, #0
   2e708:	strne	sl, [sp, #24]
   2e70c:	bne	2e698 <fputs@plt+0x1d500>
   2e710:	mov	r3, #1
   2e714:	ldr	r2, [sp, #16]
   2e718:	strb	r3, [r2, #24]
   2e71c:	mov	r3, #0
   2e720:	str	r3, [r2, #16]
   2e724:	b	2d69c <fputs@plt+0x1c504>
   2e728:	mov	r7, #1
   2e72c:	b	2e6e8 <fputs@plt+0x1d550>
   2e730:	ldr	r3, [sp, #32]
   2e734:	add	r5, r3, #4
   2e738:	ldr	r3, [r3]
   2e73c:	cmp	r3, #0
   2e740:	beq	2e8a4 <fputs@plt+0x1d70c>
   2e744:	ldr	r2, [r3, #4]
   2e748:	cmp	r2, #0
   2e74c:	bne	2e764 <fputs@plt+0x1d5cc>
   2e750:	str	r5, [sp, #32]
   2e754:	mov	r3, #0
   2e758:	str	r3, [sp, #24]
   2e75c:	str	r3, [sp, #20]
   2e760:	b	2e7e8 <fputs@plt+0x1d650>
   2e764:	ldr	r1, [r3]
   2e768:	ldr	r0, [sp, #16]
   2e76c:	bl	2d354 <fputs@plt+0x1c1bc>
   2e770:	str	r5, [sp, #32]
   2e774:	mov	r3, #0
   2e778:	str	r3, [sp, #24]
   2e77c:	str	r3, [sp, #20]
   2e780:	b	2e7e8 <fputs@plt+0x1d650>
   2e784:	ldr	r3, [sp, #32]
   2e788:	mov	r6, r3
   2e78c:	ldr	r5, [r6], #8
   2e790:	ldr	r7, [r3, #4]
   2e794:	add	r3, r7, r7, lsl #3
   2e798:	add	r3, r5, r3, lsl #3
   2e79c:	ldr	r1, [r3, #12]
   2e7a0:	cmp	r1, #0
   2e7a4:	beq	2e7c4 <fputs@plt+0x1d62c>
   2e7a8:	ldr	r8, [sp, #16]
   2e7ac:	mov	r0, r8
   2e7b0:	bl	2d388 <fputs@plt+0x1c1f0>
   2e7b4:	mov	r2, #1
   2e7b8:	ldr	r1, [pc, #-1176]	; 2e328 <fputs@plt+0x1d190>
   2e7bc:	mov	r0, r8
   2e7c0:	bl	2d354 <fputs@plt+0x1c1bc>
   2e7c4:	add	r7, r7, r7, lsl #3
   2e7c8:	add	r7, r5, r7, lsl #3
   2e7cc:	ldr	r1, [r7, #16]
   2e7d0:	ldr	r0, [sp, #16]
   2e7d4:	bl	2d388 <fputs@plt+0x1c1f0>
   2e7d8:	str	r6, [sp, #32]
   2e7dc:	mov	r3, #0
   2e7e0:	str	r3, [sp, #24]
   2e7e4:	str	r3, [sp, #20]
   2e7e8:	ldr	r2, [sp, #20]
   2e7ec:	mov	r1, sl
   2e7f0:	ldr	r0, [sp, #16]
   2e7f4:	bl	2d354 <fputs@plt+0x1c1bc>
   2e7f8:	b	2dae0 <fputs@plt+0x1c948>
   2e7fc:	mov	r3, #0
   2e800:	str	r3, [sp, #24]
   2e804:	mov	r7, #3
   2e808:	ldr	sl, [pc, #-1252]	; 2e32c <fputs@plt+0x1d194>
   2e80c:	b	2da9c <fputs@plt+0x1c904>
   2e810:	mov	r3, #0
   2e814:	str	r3, [sp, #24]
   2e818:	mov	r7, #4
   2e81c:	add	sl, sp, #56	; 0x38
   2e820:	b	2da9c <fputs@plt+0x1c904>
   2e824:	mov	r7, #0
   2e828:	b	2da9c <fputs@plt+0x1c904>
   2e82c:	mov	r7, #0
   2e830:	b	2da9c <fputs@plt+0x1c904>
   2e834:	mov	r2, #32
   2e838:	mov	r1, r6
   2e83c:	ldr	r0, [sp, #16]
   2e840:	bl	2d410 <fputs@plt+0x1c278>
   2e844:	b	2dac0 <fputs@plt+0x1c928>
   2e848:	mov	r2, #32
   2e84c:	mov	r1, r6
   2e850:	mov	r0, r7
   2e854:	bl	2d410 <fputs@plt+0x1c278>
   2e858:	b	2dae0 <fputs@plt+0x1c948>
   2e85c:	vldr	d8, [pc, #108]	; 2e8d0 <fputs@plt+0x1d738>
   2e860:	mov	r9, #6
   2e864:	b	2dcec <fputs@plt+0x1cb54>
   2e868:	ldr	r3, [sp, #28]
   2e86c:	cmp	r3, #11
   2e870:	moveq	r8, #1
   2e874:	movne	r8, #0
   2e878:	beq	2e8b8 <fputs@plt+0x1d720>
   2e87c:	ldr	r5, [sp, #24]
   2e880:	mov	r3, #0
   2e884:	str	r3, [sp, #24]
   2e888:	mov	r9, r3
   2e88c:	add	sl, sp, #56	; 0x38
   2e890:	cmp	r9, #0
   2e894:	movle	r7, #0
   2e898:	ble	2e6f0 <fputs@plt+0x1d558>
   2e89c:	mov	r7, #0
   2e8a0:	b	2e6b0 <fputs@plt+0x1d518>
   2e8a4:	str	r5, [sp, #32]
   2e8a8:	mov	r3, #0
   2e8ac:	str	r3, [sp, #24]
   2e8b0:	str	r3, [sp, #20]
   2e8b4:	b	2e7e8 <fputs@plt+0x1d650>
   2e8b8:	add	sl, sp, #128	; 0x80
   2e8bc:	strb	r6, [sl, #-72]!	; 0xffffffb8
   2e8c0:	mov	r3, #0
   2e8c4:	str	r3, [sp, #24]
   2e8c8:	mov	r7, #1
   2e8cc:	b	2e6e8 <fputs@plt+0x1d550>
	...
   2e8d8:	push	{r4, lr}
   2e8dc:	sub	sp, sp, #32
   2e8e0:	subs	r4, r0, #0
   2e8e4:	movle	r0, r1
   2e8e8:	ble	2e92c <fputs@plt+0x1d794>
   2e8ec:	mov	lr, r2
   2e8f0:	str	r1, [sp, #8]
   2e8f4:	str	r1, [sp, #12]
   2e8f8:	mov	ip, #0
   2e8fc:	str	ip, [sp, #4]
   2e900:	str	ip, [sp, #16]
   2e904:	str	r4, [sp, #20]
   2e908:	str	ip, [sp, #24]
   2e90c:	strb	ip, [sp, #28]
   2e910:	strb	ip, [sp, #29]
   2e914:	mov	r2, r3
   2e918:	mov	r1, lr
   2e91c:	add	r0, sp, #4
   2e920:	bl	2d494 <fputs@plt+0x1c2fc>
   2e924:	add	r0, sp, #4
   2e928:	bl	1d47c <fputs@plt+0xc2e4>
   2e92c:	add	sp, sp, #32
   2e930:	pop	{r4, pc}
   2e934:	push	{r2, r3}
   2e938:	push	{lr}		; (str lr, [sp, #-4]!)
   2e93c:	sub	sp, sp, #12
   2e940:	add	r3, sp, #20
   2e944:	str	r3, [sp, #4]
   2e948:	ldr	r2, [sp, #16]
   2e94c:	bl	2e8d8 <fputs@plt+0x1d740>
   2e950:	add	sp, sp, #12
   2e954:	pop	{lr}		; (ldr lr, [sp], #4)
   2e958:	add	sp, sp, #8
   2e95c:	bx	lr
   2e960:	push	{r4, r5, r6, r7, r8, lr}
   2e964:	sub	sp, sp, #8
   2e968:	mov	r4, r0
   2e96c:	mov	r6, r1
   2e970:	mov	r7, r2
   2e974:	ldrh	r8, [r0, #8]
   2e978:	mov	r1, #32
   2e97c:	bl	292e4 <fputs@plt+0x1814c>
   2e980:	subs	r5, r0, #0
   2e984:	movne	r5, #7
   2e988:	beq	2e998 <fputs@plt+0x1d800>
   2e98c:	mov	r0, r5
   2e990:	add	sp, sp, #8
   2e994:	pop	{r4, r5, r6, r7, r8, pc}
   2e998:	tst	r8, #4
   2e99c:	beq	2e9f4 <fputs@plt+0x1d85c>
   2e9a0:	ldrd	r2, [r4]
   2e9a4:	strd	r2, [sp]
   2e9a8:	ldr	r2, [pc, #96]	; 2ea10 <fputs@plt+0x1d878>
   2e9ac:	ldr	r1, [r4, #16]
   2e9b0:	mov	r0, #32
   2e9b4:	bl	2e934 <fputs@plt+0x1d79c>
   2e9b8:	ldr	r0, [r4, #16]
   2e9bc:	bl	1b3e0 <fputs@plt+0xa248>
   2e9c0:	str	r0, [r4, #12]
   2e9c4:	mov	r3, #1
   2e9c8:	strb	r3, [r4, #10]
   2e9cc:	ldrh	r3, [r4, #8]
   2e9d0:	cmp	r7, #0
   2e9d4:	bicne	r3, r3, #12
   2e9d8:	orr	r3, r3, #512	; 0x200
   2e9dc:	orr	r3, r3, #2
   2e9e0:	strh	r3, [r4, #8]
   2e9e4:	mov	r1, r6
   2e9e8:	mov	r0, r4
   2e9ec:	bl	2aa84 <fputs@plt+0x198ec>
   2e9f0:	b	2e98c <fputs@plt+0x1d7f4>
   2e9f4:	ldrd	r2, [r4]
   2e9f8:	strd	r2, [sp]
   2e9fc:	ldr	r2, [pc, #16]	; 2ea14 <fputs@plt+0x1d87c>
   2ea00:	ldr	r1, [r4, #16]
   2ea04:	mov	r0, #32
   2ea08:	bl	2e934 <fputs@plt+0x1d79c>
   2ea0c:	b	2e9b8 <fputs@plt+0x1d820>
   2ea10:	andeq	r4, r8, ip, lsl #27
   2ea14:	muleq	r8, r4, sp
   2ea18:	push	{r4, r5, r6, lr}
   2ea1c:	mov	r4, r0
   2ea20:	mov	r5, r1
   2ea24:	ldrh	r3, [r0, #8]
   2ea28:	tst	r3, #18
   2ea2c:	beq	2eac4 <fputs@plt+0x1d92c>
   2ea30:	orr	r2, r3, #2
   2ea34:	strh	r2, [r0, #8]
   2ea38:	tst	r3, #16384	; 0x4000
   2ea3c:	bne	2ea98 <fputs@plt+0x1d900>
   2ea40:	bic	r1, r5, #8
   2ea44:	ldrb	r3, [r4, #10]
   2ea48:	cmp	r3, r1
   2ea4c:	beq	2ea58 <fputs@plt+0x1d8c0>
   2ea50:	mov	r0, r4
   2ea54:	bl	2aa84 <fputs@plt+0x198ec>
   2ea58:	tst	r5, #8
   2ea5c:	beq	2ea6c <fputs@plt+0x1d8d4>
   2ea60:	ldr	r3, [r4, #16]
   2ea64:	tst	r3, #1
   2ea68:	bne	2eaa0 <fputs@plt+0x1d908>
   2ea6c:	ldrh	r2, [r4, #8]
   2ea70:	ldr	r3, [pc, #96]	; 2ead8 <fputs@plt+0x1d940>
   2ea74:	and	r3, r3, r2
   2ea78:	cmp	r3, #2
   2ea7c:	beq	2eab8 <fputs@plt+0x1d920>
   2ea80:	ldrb	r3, [r4, #10]
   2ea84:	bic	r5, r5, #8
   2ea88:	cmp	r3, r5
   2ea8c:	bne	2ead0 <fputs@plt+0x1d938>
   2ea90:	ldr	r0, [r4, #16]
   2ea94:	pop	{r4, r5, r6, pc}
   2ea98:	bl	2955c <fputs@plt+0x183c4>
   2ea9c:	b	2ea40 <fputs@plt+0x1d8a8>
   2eaa0:	mov	r0, r4
   2eaa4:	bl	295dc <fputs@plt+0x18444>
   2eaa8:	cmp	r0, #0
   2eaac:	beq	2ea6c <fputs@plt+0x1d8d4>
   2eab0:	mov	r0, #0
   2eab4:	pop	{r4, r5, r6, pc}
   2eab8:	mov	r0, r4
   2eabc:	bl	2acd4 <fputs@plt+0x19b3c>
   2eac0:	b	2ea80 <fputs@plt+0x1d8e8>
   2eac4:	mov	r2, #0
   2eac8:	bl	2e960 <fputs@plt+0x1d7c8>
   2eacc:	b	2ea80 <fputs@plt+0x1d8e8>
   2ead0:	mov	r0, #0
   2ead4:	pop	{r4, r5, r6, pc}
   2ead8:	andeq	r0, r0, r2, lsl #4
   2eadc:	push	{r4, lr}
   2eae0:	mov	r4, r0
   2eae4:	bl	2ea18 <fputs@plt+0x1d880>
   2eae8:	cmp	r0, #0
   2eaec:	ldrne	r0, [r4, #12]
   2eaf0:	moveq	r0, #0
   2eaf4:	pop	{r4, pc}
   2eaf8:	ldrh	r3, [r0, #8]
   2eafc:	tst	r3, #2
   2eb00:	beq	2eb10 <fputs@plt+0x1d978>
   2eb04:	ldrb	r2, [r0, #10]
   2eb08:	cmp	r2, r1
   2eb0c:	beq	2eb30 <fputs@plt+0x1d998>
   2eb10:	tst	r3, #16
   2eb14:	beq	2eb38 <fputs@plt+0x1d9a0>
   2eb18:	tst	r3, #16384	; 0x4000
   2eb1c:	ldrne	r3, [r0, #12]
   2eb20:	ldrne	r0, [r0]
   2eb24:	addne	r0, r3, r0
   2eb28:	ldreq	r0, [r0, #12]
   2eb2c:	bx	lr
   2eb30:	ldr	r0, [r0, #12]
   2eb34:	bx	lr
   2eb38:	tst	r3, #1
   2eb3c:	beq	2eb48 <fputs@plt+0x1d9b0>
   2eb40:	mov	r0, #0
   2eb44:	bx	lr
   2eb48:	push	{r4, lr}
   2eb4c:	bl	2eadc <fputs@plt+0x1d944>
   2eb50:	pop	{r4, pc}
   2eb54:	push	{r4, lr}
   2eb58:	mov	r1, #1
   2eb5c:	bl	2eaf8 <fputs@plt+0x1d960>
   2eb60:	pop	{r4, pc}
   2eb64:	push	{r4, r5, r6, lr}
   2eb68:	mov	r5, r0
   2eb6c:	bl	21af0 <fputs@plt+0x10958>
   2eb70:	bl	2eb54 <fputs@plt+0x1d9bc>
   2eb74:	mov	r4, r0
   2eb78:	mov	r0, r5
   2eb7c:	bl	21ad0 <fputs@plt+0x10938>
   2eb80:	mov	r0, r4
   2eb84:	pop	{r4, r5, r6, pc}
   2eb88:	push	{r4, lr}
   2eb8c:	mov	r1, #2
   2eb90:	bl	2eaf8 <fputs@plt+0x1d960>
   2eb94:	pop	{r4, pc}
   2eb98:	push	{r4, r5, r6, lr}
   2eb9c:	mov	r5, r0
   2eba0:	bl	21af0 <fputs@plt+0x10958>
   2eba4:	bl	2eb88 <fputs@plt+0x1d9f0>
   2eba8:	mov	r4, r0
   2ebac:	mov	r0, r5
   2ebb0:	bl	21ad0 <fputs@plt+0x10938>
   2ebb4:	mov	r0, r4
   2ebb8:	pop	{r4, r5, r6, pc}
   2ebbc:	cmp	r0, #0
   2ebc0:	beq	2ebfc <fputs@plt+0x1da64>
   2ebc4:	ldrh	r3, [r0, #8]
   2ebc8:	ldr	r2, [pc, #60]	; 2ec0c <fputs@plt+0x1da74>
   2ebcc:	bics	r2, r2, r3
   2ebd0:	beq	2ebe8 <fputs@plt+0x1da50>
   2ebd4:	tst	r3, #1
   2ebd8:	bne	2ec04 <fputs@plt+0x1da6c>
   2ebdc:	push	{r4, lr}
   2ebe0:	bl	2ea18 <fputs@plt+0x1d880>
   2ebe4:	pop	{r4, pc}
   2ebe8:	ldrb	r2, [r0, #10]
   2ebec:	cmp	r2, r1
   2ebf0:	bne	2ebd4 <fputs@plt+0x1da3c>
   2ebf4:	ldr	r0, [r0, #16]
   2ebf8:	bx	lr
   2ebfc:	mov	r0, #0
   2ec00:	bx	lr
   2ec04:	mov	r0, #0
   2ec08:	bx	lr
   2ec0c:	andeq	r0, r0, r2, lsl #4
   2ec10:	push	{r4, lr}
   2ec14:	mov	r1, #1
   2ec18:	bl	2ebbc <fputs@plt+0x1da24>
   2ec1c:	pop	{r4, pc}
   2ec20:	ldr	r3, [r0, #4]
   2ec24:	ldr	r2, [r0]
   2ec28:	cmp	r2, r3
   2ec2c:	ble	2ec4c <fputs@plt+0x1dab4>
   2ec30:	push	{r4, lr}
   2ec34:	ldr	r2, [r0, #8]
   2ec38:	add	r1, r3, #1
   2ec3c:	str	r1, [r0, #4]
   2ec40:	ldr	r0, [r2, r3, lsl #2]
   2ec44:	bl	2ec10 <fputs@plt+0x1da78>
   2ec48:	pop	{r4, pc}
   2ec4c:	mov	r0, #0
   2ec50:	bx	lr
   2ec54:	push	{r4, lr}
   2ec58:	mov	r4, r0
   2ec5c:	ldrh	r3, [r0, #8]
   2ec60:	tst	r3, #18
   2ec64:	beq	2ec94 <fputs@plt+0x1dafc>
   2ec68:	bl	2955c <fputs@plt+0x183c4>
   2ec6c:	cmp	r0, #0
   2ec70:	bne	2ec9c <fputs@plt+0x1db04>
   2ec74:	ldrh	r3, [r4, #8]
   2ec78:	orr	r3, r3, #16
   2ec7c:	strh	r3, [r4, #8]
   2ec80:	ldr	r3, [r4, #12]
   2ec84:	cmp	r3, #0
   2ec88:	beq	2eca4 <fputs@plt+0x1db0c>
   2ec8c:	ldr	r0, [r4, #16]
   2ec90:	pop	{r4, pc}
   2ec94:	bl	2ec10 <fputs@plt+0x1da78>
   2ec98:	pop	{r4, pc}
   2ec9c:	mov	r0, #0
   2eca0:	pop	{r4, pc}
   2eca4:	mov	r0, #0
   2eca8:	pop	{r4, pc}
   2ecac:	push	{r4, r5, r6, lr}
   2ecb0:	mov	r5, r2
   2ecb4:	ldr	r0, [r2]
   2ecb8:	bl	2ec54 <fputs@plt+0x1dabc>
   2ecbc:	mov	r4, r0
   2ecc0:	ldr	r0, [r5, #4]
   2ecc4:	bl	27498 <fputs@plt+0x16300>
   2ecc8:	ldr	r3, [r4]
   2eccc:	cmp	r3, #0
   2ecd0:	beq	2ed40 <fputs@plt+0x1dba8>
   2ecd4:	cmp	r0, #0
   2ecd8:	movgt	r3, #0
   2ecdc:	ble	2ecfc <fputs@plt+0x1db64>
   2ece0:	ldr	r1, [r4, #20]
   2ece4:	ldr	r2, [r1, r3, lsl #2]
   2ece8:	add	r2, r2, #1
   2ecec:	str	r2, [r1, r3, lsl #2]
   2ecf0:	add	r3, r3, #1
   2ecf4:	cmp	r0, r3
   2ecf8:	bne	2ece0 <fputs@plt+0x1db48>
   2ecfc:	ldr	r3, [r4, #8]
   2ed00:	cmp	r0, r3
   2ed04:	bge	2ed6c <fputs@plt+0x1dbd4>
   2ed08:	lsl	r3, r0, #2
   2ed0c:	mov	ip, #1
   2ed10:	ldr	r1, [r4, #24]
   2ed14:	ldr	r2, [r1, r3]
   2ed18:	add	r2, r2, #1
   2ed1c:	str	r2, [r1, r3]
   2ed20:	ldr	r2, [r4, #20]
   2ed24:	str	ip, [r2, r3]
   2ed28:	add	r0, r0, #1
   2ed2c:	add	r3, r3, #4
   2ed30:	ldr	r2, [r4, #8]
   2ed34:	cmp	r2, r0
   2ed38:	bgt	2ed10 <fputs@plt+0x1db78>
   2ed3c:	b	2ed6c <fputs@plt+0x1dbd4>
   2ed40:	ldr	r3, [r4, #8]
   2ed44:	cmp	r3, #0
   2ed48:	ble	2ed6c <fputs@plt+0x1dbd4>
   2ed4c:	mov	r3, #0
   2ed50:	mov	r1, #1
   2ed54:	ldr	r2, [r4, #20]
   2ed58:	str	r1, [r2, r3, lsl #2]
   2ed5c:	add	r3, r3, #1
   2ed60:	ldr	r2, [r4, #8]
   2ed64:	cmp	r2, r3
   2ed68:	bgt	2ed54 <fputs@plt+0x1dbbc>
   2ed6c:	ldr	r3, [r4]
   2ed70:	add	r3, r3, #1
   2ed74:	str	r3, [r4]
   2ed78:	pop	{r4, r5, r6, pc}
   2ed7c:	push	{r4, r5, r6, lr}
   2ed80:	mov	r5, r0
   2ed84:	bl	21af0 <fputs@plt+0x10958>
   2ed88:	bl	2ec54 <fputs@plt+0x1dabc>
   2ed8c:	mov	r4, r0
   2ed90:	mov	r0, r5
   2ed94:	bl	21ad0 <fputs@plt+0x10938>
   2ed98:	mov	r0, r4
   2ed9c:	pop	{r4, r5, r6, pc}
   2eda0:	push	{r4, r5, r6, lr}
   2eda4:	mov	r5, r0
   2eda8:	mov	r4, r2
   2edac:	ldr	r0, [r2]
   2edb0:	bl	2ec54 <fputs@plt+0x1dabc>
   2edb4:	mov	r6, r0
   2edb8:	ldr	r0, [r4]
   2edbc:	bl	2eb54 <fputs@plt+0x1d9bc>
   2edc0:	mov	r4, r0
   2edc4:	asr	r3, r0, #31
   2edc8:	adds	r2, r0, r0
   2edcc:	adc	r3, r3, r3
   2edd0:	adds	r2, r2, #1
   2edd4:	adc	r3, r3, #0
   2edd8:	mov	r0, r5
   2eddc:	bl	29e2c <fputs@plt+0x18c94>
   2ede0:	subs	r1, r0, #0
   2ede4:	popeq	{r4, r5, r6, pc}
   2ede8:	cmp	r4, #0
   2edec:	ble	2ee4c <fputs@plt+0x1dcb4>
   2edf0:	add	r2, r1, #2
   2edf4:	mov	ip, r6
   2edf8:	add	r0, r6, r4
   2edfc:	ldr	lr, [pc, #80]	; 2ee54 <fputs@plt+0x1dcbc>
   2ee00:	ldrb	r3, [ip], #1
   2ee04:	add	r6, lr, r3, lsr #4
   2ee08:	ldrb	r6, [r6, #3476]	; 0xd94
   2ee0c:	strb	r6, [r2, #-2]
   2ee10:	and	r3, r3, #15
   2ee14:	add	r3, lr, r3
   2ee18:	ldrb	r3, [r3, #3476]	; 0xd94
   2ee1c:	strb	r3, [r2, #-1]
   2ee20:	add	r2, r2, #2
   2ee24:	cmp	ip, r0
   2ee28:	bne	2ee00 <fputs@plt+0x1dc68>
   2ee2c:	add	r2, r1, r4, lsl #1
   2ee30:	mov	r3, #0
   2ee34:	strb	r3, [r2]
   2ee38:	ldr	r3, [pc, #24]	; 2ee58 <fputs@plt+0x1dcc0>
   2ee3c:	lsl	r2, r4, #1
   2ee40:	mov	r0, r5
   2ee44:	bl	29f70 <fputs@plt+0x18dd8>
   2ee48:	pop	{r4, r5, r6, pc}
   2ee4c:	mov	r2, r1
   2ee50:	b	2ee30 <fputs@plt+0x1dc98>
   2ee54:			; <UNDEFINED> instruction: 0x000813b0
   2ee58:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   2ee5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ee60:	sub	sp, sp, #8
   2ee64:	mov	r5, r0
   2ee68:	mov	r8, r1
   2ee6c:	mov	r4, r2
   2ee70:	ldr	r3, [r0]
   2ee74:	ldr	r6, [r3, #32]
   2ee78:	ldr	r3, [r0, #4]
   2ee7c:	ldr	sl, [r3, #4]
   2ee80:	ldr	r0, [r2]
   2ee84:	bl	2ec10 <fputs@plt+0x1da78>
   2ee88:	mov	r7, r0
   2ee8c:	ldr	r0, [r4, #4]
   2ee90:	bl	2ec10 <fputs@plt+0x1da78>
   2ee94:	mov	r9, r0
   2ee98:	ldr	r0, [r4]
   2ee9c:	bl	2eb54 <fputs@plt+0x1d9bc>
   2eea0:	ldr	r3, [r6, #124]	; 0x7c
   2eea4:	cmp	r0, r3
   2eea8:	bgt	2eecc <fputs@plt+0x1dd34>
   2eeac:	cmp	r8, #3
   2eeb0:	ldrbne	r3, [sl, #2]
   2eeb4:	beq	2eee0 <fputs@plt+0x1dd48>
   2eeb8:	cmp	r9, #0
   2eebc:	cmpne	r7, #0
   2eec0:	bne	2ef28 <fputs@plt+0x1dd90>
   2eec4:	add	sp, sp, #8
   2eec8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2eecc:	mvn	r2, #0
   2eed0:	ldr	r1, [pc, #112]	; 2ef48 <fputs@plt+0x1ddb0>
   2eed4:	mov	r0, r5
   2eed8:	bl	299dc <fputs@plt+0x18844>
   2eedc:	b	2eec4 <fputs@plt+0x1dd2c>
   2eee0:	ldr	r0, [r4, #8]
   2eee4:	bl	2ec10 <fputs@plt+0x1da78>
   2eee8:	str	r0, [sp, #4]
   2eeec:	cmp	r0, #0
   2eef0:	beq	2eec4 <fputs@plt+0x1dd2c>
   2eef4:	mvn	r1, #0
   2eef8:	bl	13cfc <fputs@plt+0x2b64>
   2eefc:	cmp	r0, #1
   2ef00:	beq	2ef18 <fputs@plt+0x1dd80>
   2ef04:	mvn	r2, #0
   2ef08:	ldr	r1, [pc, #60]	; 2ef4c <fputs@plt+0x1ddb4>
   2ef0c:	mov	r0, r5
   2ef10:	bl	299dc <fputs@plt+0x18844>
   2ef14:	b	2eec4 <fputs@plt+0x1dd2c>
   2ef18:	add	r0, sp, #4
   2ef1c:	bl	13c58 <fputs@plt+0x2ac0>
   2ef20:	mov	r3, r0
   2ef24:	b	2eeb8 <fputs@plt+0x1dd20>
   2ef28:	mov	r2, sl
   2ef2c:	mov	r1, r9
   2ef30:	mov	r0, r7
   2ef34:	bl	18ce8 <fputs@plt+0x7b50>
   2ef38:	mov	r1, r0
   2ef3c:	mov	r0, r5
   2ef40:	bl	27524 <fputs@plt+0x1638c>
   2ef44:	b	2eec4 <fputs@plt+0x1dd2c>
   2ef48:	muleq	r8, ip, sp
   2ef4c:	andeq	r4, r8, r0, asr #27
   2ef50:	push	{r4, r5, r6, lr}
   2ef54:	mov	r5, r0
   2ef58:	bl	21af0 <fputs@plt+0x10958>
   2ef5c:	bl	2ec10 <fputs@plt+0x1da78>
   2ef60:	mov	r4, r0
   2ef64:	mov	r0, r5
   2ef68:	bl	21ad0 <fputs@plt+0x10938>
   2ef6c:	mov	r0, r4
   2ef70:	pop	{r4, r5, r6, pc}
   2ef74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef78:	vpush	{d8-d15}
   2ef7c:	sub	sp, sp, #108	; 0x6c
   2ef80:	mov	sl, r0
   2ef84:	mov	r9, r1
   2ef88:	mov	r5, r2
   2ef8c:	mov	r8, r3
   2ef90:	mov	r2, #48	; 0x30
   2ef94:	mov	r1, #0
   2ef98:	mov	r0, r3
   2ef9c:	bl	10f64 <memset@plt>
   2efa0:	cmp	r9, #0
   2efa4:	beq	2f090 <fputs@plt+0x1def8>
   2efa8:	ldr	r0, [r5]
   2efac:	ldrh	r3, [r0, #8]
   2efb0:	and	r2, r3, #31
   2efb4:	ldr	r3, [pc, #956]	; 2f378 <fputs@plt+0x1e1e0>
   2efb8:	add	r3, r3, r2
   2efbc:	ldrb	r3, [r3, #3076]	; 0xc04
   2efc0:	sub	r3, r3, #1
   2efc4:	cmp	r3, #1
   2efc8:	bls	2f0a0 <fputs@plt+0x1df08>
   2efcc:	bl	2ec10 <fputs@plt+0x1da78>
   2efd0:	subs	r6, r0, #0
   2efd4:	moveq	r0, #1
   2efd8:	beq	2f328 <fputs@plt+0x1e190>
   2efdc:	ldrb	r3, [r6]
   2efe0:	cmp	r3, #45	; 0x2d
   2efe4:	addeq	fp, r6, #1
   2efe8:	moveq	r7, #1
   2efec:	movne	fp, r6
   2eff0:	movne	r7, #0
   2eff4:	add	r3, sp, #56	; 0x38
   2eff8:	str	r3, [sp]
   2effc:	add	r3, sp, #24
   2f000:	add	r2, sp, #16
   2f004:	ldr	r1, [pc, #860]	; 2f368 <fputs@plt+0x1e1d0>
   2f008:	mov	r0, fp
   2f00c:	bl	1ddd8 <fputs@plt+0xcc40>
   2f010:	cmp	r0, #3
   2f014:	beq	2f0f0 <fputs@plt+0x1df58>
   2f018:	mov	r1, r8
   2f01c:	mov	r0, r6
   2f020:	bl	1df1c <fputs@plt+0xcd84>
   2f024:	cmp	r0, #0
   2f028:	beq	2f0c4 <fputs@plt+0x1df2c>
   2f02c:	ldr	r1, [pc, #824]	; 2f36c <fputs@plt+0x1e1d4>
   2f030:	mov	r0, r6
   2f034:	bl	13ec8 <fputs@plt+0x2d30>
   2f038:	cmp	r0, #0
   2f03c:	beq	2f1a0 <fputs@plt+0x1e008>
   2f040:	mov	r0, r6
   2f044:	bl	1b3e0 <fputs@plt+0xa248>
   2f048:	mov	r3, #1
   2f04c:	mov	r2, r0
   2f050:	add	r1, sp, #56	; 0x38
   2f054:	mov	r0, r6
   2f058:	bl	13f48 <fputs@plt+0x2db0>
   2f05c:	cmp	r0, #0
   2f060:	moveq	r0, #1
   2f064:	beq	2f328 <fputs@plt+0x1e190>
   2f068:	vldr	d7, [pc, #712]	; 2f338 <fputs@plt+0x1e1a0>
   2f06c:	vldr	d6, [pc, #716]	; 2f340 <fputs@plt+0x1e1a8>
   2f070:	vldr	d5, [sp, #56]	; 0x38
   2f074:	vmla.f64	d7, d5, d6
   2f078:	vmov	r0, r1, d7
   2f07c:	bl	7e424 <fputs@plt+0x6d28c>
   2f080:	strd	r0, [r8]
   2f084:	mov	r3, #1
   2f088:	strb	r3, [r8, #42]	; 0x2a
   2f08c:	b	2f0c4 <fputs@plt+0x1df2c>
   2f090:	mov	r1, r8
   2f094:	mov	r0, sl
   2f098:	bl	17458 <fputs@plt+0x62c0>
   2f09c:	b	2f328 <fputs@plt+0x1e190>
   2f0a0:	bl	17050 <fputs@plt+0x5eb8>
   2f0a4:	vldr	d7, [pc, #652]	; 2f338 <fputs@plt+0x1e1a0>
   2f0a8:	vldr	d6, [pc, #656]	; 2f340 <fputs@plt+0x1e1a8>
   2f0ac:	vmla.f64	d7, d0, d6
   2f0b0:	vmov	r0, r1, d7
   2f0b4:	bl	7e424 <fputs@plt+0x6d28c>
   2f0b8:	strd	r0, [r8]
   2f0bc:	mov	r3, #1
   2f0c0:	strb	r3, [r8, #42]	; 0x2a
   2f0c4:	cmp	r9, #1
   2f0c8:	movle	r0, #0
   2f0cc:	ble	2f328 <fputs@plt+0x1e190>
   2f0d0:	mov	r4, #1
   2f0d4:	vldr	d9, [pc, #620]	; 2f348 <fputs@plt+0x1e1b0>
   2f0d8:	vldr	d14, [pc, #624]	; 2f350 <fputs@plt+0x1e1b8>
   2f0dc:	vldr	d11, [pc, #628]	; 2f358 <fputs@plt+0x1e1c0>
   2f0e0:	vldr	d10, [pc, #592]	; 2f338 <fputs@plt+0x1e1a0>
   2f0e4:	vldr	d15, [pc, #628]	; 2f360 <fputs@plt+0x1e1c8>
   2f0e8:	vldr	d13, [pc, #592]	; 2f340 <fputs@plt+0x1e1a8>
   2f0ec:	b	2f3dc <fputs@plt+0x1e244>
   2f0f0:	add	r4, fp, #10
   2f0f4:	ldrb	r2, [fp, #10]
   2f0f8:	ldr	r3, [pc, #632]	; 2f378 <fputs@plt+0x1e1e0>
   2f0fc:	add	r3, r3, r2
   2f100:	ldrb	r3, [r3, #320]	; 0x140
   2f104:	cmp	r2, #84	; 0x54
   2f108:	orreq	r3, r3, #1
   2f10c:	tst	r3, #1
   2f110:	beq	2f134 <fputs@plt+0x1df9c>
   2f114:	ldr	r1, [pc, #604]	; 2f378 <fputs@plt+0x1e1e0>
   2f118:	ldrb	r2, [r4, #1]!
   2f11c:	add	r3, r1, r2
   2f120:	ldrb	r3, [r3, #320]	; 0x140
   2f124:	cmp	r2, #84	; 0x54
   2f128:	orreq	r3, r3, #1
   2f12c:	tst	r3, #1
   2f130:	bne	2f118 <fputs@plt+0x1df80>
   2f134:	mov	r1, r8
   2f138:	mov	r0, r4
   2f13c:	bl	1df1c <fputs@plt+0xcd84>
   2f140:	cmp	r0, #0
   2f144:	beq	2f158 <fputs@plt+0x1dfc0>
   2f148:	ldrb	r3, [r4]
   2f14c:	cmp	r3, #0
   2f150:	bne	2f018 <fputs@plt+0x1de80>
   2f154:	strb	r3, [r8, #41]	; 0x29
   2f158:	mov	r3, #0
   2f15c:	strb	r3, [r8, #42]	; 0x2a
   2f160:	mov	r3, #1
   2f164:	strb	r3, [r8, #40]	; 0x28
   2f168:	cmp	r7, #0
   2f16c:	ldr	r3, [sp, #16]
   2f170:	rsbne	r3, r3, #0
   2f174:	str	r3, [r8, #8]
   2f178:	ldr	r3, [sp, #24]
   2f17c:	str	r3, [r8, #12]
   2f180:	ldr	r3, [sp, #56]	; 0x38
   2f184:	str	r3, [r8, #16]
   2f188:	ldrb	r3, [r8, #43]	; 0x2b
   2f18c:	cmp	r3, #0
   2f190:	beq	2f0c4 <fputs@plt+0x1df2c>
   2f194:	mov	r0, r8
   2f198:	bl	132c0 <fputs@plt+0x2128>
   2f19c:	b	2f0c4 <fputs@plt+0x1df2c>
   2f1a0:	mov	r1, r8
   2f1a4:	mov	r0, sl
   2f1a8:	bl	17458 <fputs@plt+0x62c0>
   2f1ac:	cmp	r0, #0
   2f1b0:	movne	r0, #1
   2f1b4:	bne	2f328 <fputs@plt+0x1e190>
   2f1b8:	b	2f0c4 <fputs@plt+0x1df2c>
   2f1bc:	ldrb	r2, [sp, #25]
   2f1c0:	cmp	r2, #0
   2f1c4:	cmpne	r2, #58	; 0x3a
   2f1c8:	beq	2f858 <fputs@plt+0x1e6c0>
   2f1cc:	ldr	r3, [pc, #420]	; 2f378 <fputs@plt+0x1e1e0>
   2f1d0:	add	r3, r3, r2
   2f1d4:	ldrb	r3, [r3, #320]	; 0x140
   2f1d8:	tst	r3, #1
   2f1dc:	addne	r6, sp, #25
   2f1e0:	movne	r2, #1
   2f1e4:	bne	2f21c <fputs@plt+0x1e084>
   2f1e8:	add	r1, sp, #26
   2f1ec:	mov	r2, #1
   2f1f0:	ldr	r0, [pc, #384]	; 2f378 <fputs@plt+0x1e1e0>
   2f1f4:	add	r2, r2, #1
   2f1f8:	mov	r6, r1
   2f1fc:	ldrb	r3, [r1], #1
   2f200:	cmp	r3, #0
   2f204:	cmpne	r3, #58	; 0x3a
   2f208:	beq	2f21c <fputs@plt+0x1e084>
   2f20c:	add	r3, r0, r3
   2f210:	ldrb	r3, [r3, #320]	; 0x140
   2f214:	tst	r3, #1
   2f218:	beq	2f1f4 <fputs@plt+0x1e05c>
   2f21c:	mov	r3, #1
   2f220:	add	r1, sp, #16
   2f224:	add	r0, sp, #24
   2f228:	bl	13f48 <fputs@plt+0x2db0>
   2f22c:	cmp	r0, #0
   2f230:	beq	2f324 <fputs@plt+0x1e18c>
   2f234:	ldrb	r2, [r6]
   2f238:	cmp	r2, #58	; 0x3a
   2f23c:	beq	2f864 <fputs@plt+0x1e6cc>
   2f240:	ldr	r3, [pc, #304]	; 2f378 <fputs@plt+0x1e1e0>
   2f244:	add	r3, r3, r2
   2f248:	ldrb	r3, [r3, #320]	; 0x140
   2f24c:	tst	r3, #1
   2f250:	ldrne	r2, [pc, #288]	; 2f378 <fputs@plt+0x1e1e0>
   2f254:	beq	2f26c <fputs@plt+0x1e0d4>
   2f258:	ldrb	r3, [r6, #1]!
   2f25c:	add	r3, r2, r3
   2f260:	ldrb	r3, [r3, #320]	; 0x140
   2f264:	tst	r3, #1
   2f268:	bne	2f258 <fputs@plt+0x1e0c0>
   2f26c:	mov	r0, r6
   2f270:	bl	1b3e0 <fputs@plt+0xa248>
   2f274:	mov	r7, r0
   2f278:	sub	r3, r0, #3
   2f27c:	cmp	r3, #7
   2f280:	bhi	2f3c4 <fputs@plt+0x1e22c>
   2f284:	sub	r3, r0, #1
   2f288:	ldrb	r2, [r6, r3]
   2f28c:	cmp	r2, #115	; 0x73
   2f290:	moveq	r2, #0
   2f294:	strbeq	r2, [r6, r3]
   2f298:	moveq	r7, r3
   2f29c:	mov	r0, r8
   2f2a0:	bl	132c0 <fputs@plt+0x2128>
   2f2a4:	mov	r3, #0
   2f2a8:	str	r3, [sp, #12]
   2f2ac:	vldr	d8, [sp, #16]
   2f2b0:	vcmpe.f64	d8, d9
   2f2b4:	vmrs	APSR_nzcv, fpscr
   2f2b8:	vmovpl.f64	d12, d10
   2f2bc:	vmovmi.f64	d12, d11
   2f2c0:	cmp	r7, #3
   2f2c4:	beq	2f944 <fputs@plt+0x1e7ac>
   2f2c8:	cmp	r7, #4
   2f2cc:	beq	2f978 <fputs@plt+0x1e7e0>
   2f2d0:	cmp	r7, #6
   2f2d4:	beq	2fa00 <fputs@plt+0x1e868>
   2f2d8:	cmp	r7, #5
   2f2dc:	bne	2f2f4 <fputs@plt+0x1e15c>
   2f2e0:	ldr	r1, [pc, #136]	; 2f370 <fputs@plt+0x1e1d8>
   2f2e4:	mov	r0, r6
   2f2e8:	bl	11174 <strcmp@plt>
   2f2ec:	cmp	r0, #0
   2f2f0:	beq	2fa70 <fputs@plt+0x1e8d8>
   2f2f4:	mov	r3, #1
   2f2f8:	str	r3, [sp, #12]
   2f2fc:	mov	r3, #0
   2f300:	strb	r3, [r8, #40]	; 0x28
   2f304:	strb	r3, [r8, #41]	; 0x29
   2f308:	strb	r3, [r8, #43]	; 0x2b
   2f30c:	b	2f3c4 <fputs@plt+0x1e22c>
   2f310:	ldr	r1, [pc, #92]	; 2f374 <fputs@plt+0x1e1dc>
   2f314:	add	r0, sp, #24
   2f318:	bl	11174 <strcmp@plt>
   2f31c:	cmp	r0, #0
   2f320:	beq	2f38c <fputs@plt+0x1e1f4>
   2f324:	mov	r0, #1
   2f328:	add	sp, sp, #108	; 0x6c
   2f32c:	vpop	{d8-d15}
   2f330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f334:	nop			; (mov r0, r0)
   2f338:	andeq	r0, r0, r0
   2f33c:	svccc	0x00e00000
   2f340:	andeq	r0, r0, r0
   2f344:	orrsmi	r9, r4, r0, ror r9
	...
   2f354:	andsmi	r0, ip, r0
   2f358:	andeq	r0, r0, r0
   2f35c:	svclt	0x00e00000
   2f360:	andeq	r0, r0, r0
   2f364:	eorsmi	r0, lr, r0
   2f368:	strdeq	r4, [r8], -r0
   2f36c:	strdeq	r4, [r8], -ip
   2f370:	andeq	r4, r8, r4, lsr lr
   2f374:	andeq	r4, r8, r0, lsl #28
   2f378:			; <UNDEFINED> instruction: 0x000813b0
   2f37c:	andeq	r4, r8, ip, lsl #28
   2f380:	andeq	r4, r8, r8, lsl lr
   2f384:	andeq	r5, r1, r0, lsl #3
   2f388:	andeq	sl, r0, r0, asr #17
   2f38c:	mov	r0, r8
   2f390:	bl	132c0 <fputs@plt+0x2128>
   2f394:	add	r2, sp, #12
   2f398:	mov	r1, sl
   2f39c:	mov	r0, r8
   2f3a0:	bl	29a08 <fputs@plt+0x18870>
   2f3a4:	ldrd	r2, [r8]
   2f3a8:	adds	r2, r2, r0
   2f3ac:	adc	r3, r3, r1
   2f3b0:	strd	r2, [r8]
   2f3b4:	mov	r3, #0
   2f3b8:	strb	r3, [r8, #40]	; 0x28
   2f3bc:	strb	r3, [r8, #41]	; 0x29
   2f3c0:	strb	r3, [r8, #43]	; 0x2b
   2f3c4:	ldr	r3, [sp, #12]
   2f3c8:	cmp	r3, #0
   2f3cc:	bne	2fba0 <fputs@plt+0x1ea08>
   2f3d0:	add	r4, r4, #1
   2f3d4:	cmp	r9, r4
   2f3d8:	beq	2fb90 <fputs@plt+0x1e9f8>
   2f3dc:	ldr	r0, [r5, #4]!
   2f3e0:	bl	2ec10 <fputs@plt+0x1da78>
   2f3e4:	cmp	r0, #0
   2f3e8:	beq	2fb98 <fputs@plt+0x1ea00>
   2f3ec:	mov	r3, #1
   2f3f0:	str	r3, [sp, #12]
   2f3f4:	ldrb	r2, [r0]
   2f3f8:	cmp	r2, #0
   2f3fc:	beq	2f440 <fputs@plt+0x1e2a8>
   2f400:	ldr	r3, [pc, #-144]	; 2f378 <fputs@plt+0x1e1e0>
   2f404:	add	r3, r3, r2
   2f408:	ldrb	r3, [r3, #64]	; 0x40
   2f40c:	add	r1, sp, #104	; 0x68
   2f410:	strb	r3, [r1, #-80]!	; 0xffffffb0
   2f414:	mov	r2, #1
   2f418:	ldr	ip, [pc, #-168]	; 2f378 <fputs@plt+0x1e1e0>
   2f41c:	ldrb	r3, [r0, #1]!
   2f420:	cmp	r3, #0
   2f424:	beq	2f440 <fputs@plt+0x1e2a8>
   2f428:	add	r3, ip, r3
   2f42c:	ldrb	r3, [r3, #64]	; 0x40
   2f430:	strb	r3, [r1, #1]!
   2f434:	add	r2, r2, #1
   2f438:	cmp	r2, #29
   2f43c:	bne	2f41c <fputs@plt+0x1e284>
   2f440:	add	r3, sp, #104	; 0x68
   2f444:	add	r2, r3, r2
   2f448:	mov	r3, #0
   2f44c:	strb	r3, [r2, #-80]	; 0xffffffb0
   2f450:	ldrb	r3, [sp, #24]
   2f454:	sub	r3, r3, #43	; 0x2b
   2f458:	cmp	r3, #76	; 0x4c
   2f45c:	ldrls	pc, [pc, r3, lsl #2]
   2f460:	b	2fba8 <fputs@plt+0x1ea10>
   2f464:			; <UNDEFINED> instruction: 0x0002f1bc
   2f468:	andeq	pc, r2, r8, lsr #23
   2f46c:			; <UNDEFINED> instruction: 0x0002f1bc
   2f470:	andeq	pc, r2, r8, lsr #23
   2f474:	andeq	pc, r2, r8, lsr #23
   2f478:			; <UNDEFINED> instruction: 0x0002f1bc
   2f47c:			; <UNDEFINED> instruction: 0x0002f1bc
   2f480:			; <UNDEFINED> instruction: 0x0002f1bc
   2f484:			; <UNDEFINED> instruction: 0x0002f1bc
   2f488:			; <UNDEFINED> instruction: 0x0002f1bc
   2f48c:			; <UNDEFINED> instruction: 0x0002f1bc
   2f490:			; <UNDEFINED> instruction: 0x0002f1bc
   2f494:			; <UNDEFINED> instruction: 0x0002f1bc
   2f498:			; <UNDEFINED> instruction: 0x0002f1bc
   2f49c:			; <UNDEFINED> instruction: 0x0002f1bc
   2f4a0:	andeq	pc, r2, r8, lsr #23
   2f4a4:	andeq	pc, r2, r8, lsr #23
   2f4a8:	andeq	pc, r2, r8, lsr #23
   2f4ac:	andeq	pc, r2, r8, lsr #23
   2f4b0:	andeq	pc, r2, r8, lsr #23
   2f4b4:	andeq	pc, r2, r8, lsr #23
   2f4b8:	andeq	pc, r2, r8, lsr #23
   2f4bc:	andeq	pc, r2, r8, lsr #23
   2f4c0:	andeq	pc, r2, r8, lsr #23
   2f4c4:	andeq	pc, r2, r8, lsr #23
   2f4c8:	andeq	pc, r2, r8, lsr #23
   2f4cc:	andeq	pc, r2, r8, lsr #23
   2f4d0:	andeq	pc, r2, r8, lsr #23
   2f4d4:	andeq	pc, r2, r8, lsr #23
   2f4d8:	andeq	pc, r2, r8, lsr #23
   2f4dc:	andeq	pc, r2, r8, lsr #23
   2f4e0:	andeq	pc, r2, r8, lsr #23
   2f4e4:	andeq	pc, r2, r8, lsr #23
   2f4e8:	andeq	pc, r2, r8, lsr #23
   2f4ec:	andeq	pc, r2, r8, lsr #23
   2f4f0:	andeq	pc, r2, r8, lsr #23
   2f4f4:	andeq	pc, r2, r8, lsr #23
   2f4f8:	andeq	pc, r2, r8, lsr #23
   2f4fc:	andeq	pc, r2, r8, lsr #23
   2f500:	andeq	pc, r2, r8, lsr #23
   2f504:	andeq	pc, r2, r8, lsr #23
   2f508:	andeq	pc, r2, r8, lsr #23
   2f50c:	andeq	pc, r2, r8, lsr #23
   2f510:	andeq	pc, r2, r8, lsr #23
   2f514:	andeq	pc, r2, r8, lsr #23
   2f518:	andeq	pc, r2, r8, lsr #23
   2f51c:	andeq	pc, r2, r8, lsr #23
   2f520:	andeq	pc, r2, r8, lsr #23
   2f524:	andeq	pc, r2, r8, lsr #23
   2f528:	andeq	pc, r2, r8, lsr #23
   2f52c:	andeq	pc, r2, r8, lsr #23
   2f530:	andeq	pc, r2, r8, lsr #23
   2f534:	andeq	pc, r2, r8, lsr #23
   2f538:	andeq	pc, r2, r8, lsr #23
   2f53c:	andeq	pc, r2, r8, lsr #23
   2f540:	andeq	pc, r2, r8, lsr #23
   2f544:	andeq	pc, r2, r8, lsr #23
   2f548:	andeq	pc, r2, r8, lsr #23
   2f54c:	andeq	pc, r2, r8, lsr #23
   2f550:	andeq	pc, r2, r8, lsr #23
   2f554:	andeq	pc, r2, r8, lsr #23
   2f558:	andeq	pc, r2, r8, lsr #23
   2f55c:	andeq	pc, r2, r8, lsr #23
   2f560:	andeq	pc, r2, r8, lsr #23
   2f564:	andeq	pc, r2, r8, lsr #23
   2f568:	andeq	pc, r2, r0, lsl r3	; <UNPREDICTABLE>
   2f56c:	andeq	pc, r2, r8, lsr #23
   2f570:	andeq	pc, r2, r8, lsr #23
   2f574:	andeq	pc, r2, r8, lsr #23
   2f578:	andeq	pc, r2, r8, lsr #23
   2f57c:	andeq	pc, r2, r8, lsr #23
   2f580:	andeq	pc, r2, r8, lsr #23
   2f584:			; <UNDEFINED> instruction: 0x0002f7b8
   2f588:	andeq	pc, r2, r8, lsr #23
   2f58c:	muleq	r2, r8, r5
   2f590:	andeq	pc, r2, r8, lsr #23
   2f594:	andeq	pc, r2, r4, lsr #13
   2f598:	ldr	r1, [pc, #-548]	; 2f37c <fputs@plt+0x1e1e4>
   2f59c:	add	r0, sp, #24
   2f5a0:	bl	11174 <strcmp@plt>
   2f5a4:	cmp	r0, #0
   2f5a8:	bne	2f5b8 <fputs@plt+0x1e420>
   2f5ac:	ldrb	r3, [r8, #42]	; 0x2a
   2f5b0:	cmp	r3, #0
   2f5b4:	bne	2f610 <fputs@plt+0x1e478>
   2f5b8:	ldr	r1, [pc, #-576]	; 2f380 <fputs@plt+0x1e1e8>
   2f5bc:	add	r0, sp, #24
   2f5c0:	bl	11174 <strcmp@plt>
   2f5c4:	cmp	r0, #0
   2f5c8:	bne	2f324 <fputs@plt+0x1e18c>
   2f5cc:	ldrb	r3, [r8, #44]	; 0x2c
   2f5d0:	cmp	r3, #0
   2f5d4:	bne	2f3d0 <fputs@plt+0x1e238>
   2f5d8:	mov	r0, r8
   2f5dc:	bl	132c0 <fputs@plt+0x2128>
   2f5e0:	add	r2, sp, #12
   2f5e4:	mov	r1, sl
   2f5e8:	mov	r0, r8
   2f5ec:	bl	29a08 <fputs@plt+0x18870>
   2f5f0:	mov	r6, r0
   2f5f4:	mov	r7, r1
   2f5f8:	ldr	r3, [sp, #12]
   2f5fc:	cmp	r3, #0
   2f600:	beq	2f658 <fputs@plt+0x1e4c0>
   2f604:	mov	r3, #1
   2f608:	strb	r3, [r8, #44]	; 0x2c
   2f60c:	b	2f3c4 <fputs@plt+0x1e22c>
   2f610:	ldrd	r0, [r8]
   2f614:	ldr	r2, [pc, #-664]	; 2f384 <fputs@plt+0x1e1ec>
   2f618:	mov	r3, #0
   2f61c:	ldr	r6, [pc, #-668]	; 2f388 <fputs@plt+0x1e1f0>
   2f620:	mov	r7, #0
   2f624:	adds	r0, r0, r6
   2f628:	adc	r1, r1, r7
   2f62c:	bl	7e304 <fputs@plt+0x6d16c>
   2f630:	add	r3, pc, #888	; 0x378
   2f634:	ldrd	r2, [r3]
   2f638:	adds	r2, r2, r0
   2f63c:	adc	r3, r3, r1
   2f640:	strd	r2, [r8]
   2f644:	mov	r3, #0
   2f648:	strb	r3, [r8, #40]	; 0x28
   2f64c:	strb	r3, [r8, #41]	; 0x29
   2f650:	strb	r3, [r8, #43]	; 0x2b
   2f654:	b	2f3d0 <fputs@plt+0x1e238>
   2f658:	ldrd	r2, [r8]
   2f65c:	subs	r2, r2, r0
   2f660:	sbc	r3, r3, r1
   2f664:	strd	r2, [r8]
   2f668:	mov	r3, #0
   2f66c:	strb	r3, [r8, #40]	; 0x28
   2f670:	strb	r3, [r8, #41]	; 0x29
   2f674:	strb	r3, [r8, #43]	; 0x2b
   2f678:	add	r2, sp, #12
   2f67c:	mov	r1, sl
   2f680:	mov	r0, r8
   2f684:	bl	29a08 <fputs@plt+0x18870>
   2f688:	subs	r0, r6, r0
   2f68c:	sbc	r1, r7, r1
   2f690:	ldrd	r2, [r8]
   2f694:	adds	r2, r2, r0
   2f698:	adc	r3, r3, r1
   2f69c:	strd	r2, [r8]
   2f6a0:	b	2f604 <fputs@plt+0x1e46c>
   2f6a4:	mov	r2, #8
   2f6a8:	ldr	r1, [pc, #808]	; 2f9d8 <fputs@plt+0x1e840>
   2f6ac:	add	r0, sp, #24
   2f6b0:	bl	11120 <strncmp@plt>
   2f6b4:	cmp	r0, #0
   2f6b8:	bne	2f324 <fputs@plt+0x1e18c>
   2f6bc:	add	r0, sp, #32
   2f6c0:	bl	1b3e0 <fputs@plt+0xa248>
   2f6c4:	mov	r3, #1
   2f6c8:	mov	r2, r0
   2f6cc:	add	r1, sp, #16
   2f6d0:	add	r0, sp, #32
   2f6d4:	bl	13f48 <fputs@plt+0x2db0>
   2f6d8:	cmp	r0, #0
   2f6dc:	beq	2f3c4 <fputs@plt+0x1e22c>
   2f6e0:	vldr	d7, [sp, #16]
   2f6e4:	vcvt.s32.f64	s16, d7
   2f6e8:	vcvt.f64.s32	d6, s16
   2f6ec:	vcmp.f64	d6, d7
   2f6f0:	vmrs	APSR_nzcv, fpscr
   2f6f4:	moveq	r3, #1
   2f6f8:	movne	r3, #0
   2f6fc:	vmov	r2, s16
   2f700:	cmp	r2, #0
   2f704:	movlt	r3, #0
   2f708:	andge	r3, r3, #1
   2f70c:	cmp	r3, #0
   2f710:	beq	2f3c4 <fputs@plt+0x1e22c>
   2f714:	vcmpe.f64	d7, d14
   2f718:	vmrs	APSR_nzcv, fpscr
   2f71c:	bpl	2f3c4 <fputs@plt+0x1e22c>
   2f720:	mov	r0, r8
   2f724:	bl	136b0 <fputs@plt+0x2518>
   2f728:	mov	r3, #0
   2f72c:	strb	r3, [r8, #43]	; 0x2b
   2f730:	strb	r3, [r8, #42]	; 0x2a
   2f734:	mov	r0, r8
   2f738:	bl	132c0 <fputs@plt+0x2128>
   2f73c:	ldrd	r6, [r8]
   2f740:	add	r3, pc, #624	; 0x270
   2f744:	ldrd	r2, [r3]
   2f748:	add	r1, pc, #624	; 0x270
   2f74c:	ldrd	r0, [r1]
   2f750:	adds	r0, r0, r6
   2f754:	adc	r1, r1, r7
   2f758:	bl	7e304 <fputs@plt+0x6d16c>
   2f75c:	mov	r2, #7
   2f760:	mov	r3, #0
   2f764:	bl	7e304 <fputs@plt+0x6d16c>
   2f768:	vmov	r0, s16
   2f76c:	asr	r1, r0, #31
   2f770:	cmp	r0, r2
   2f774:	sbcs	ip, r1, r3
   2f778:	bge	2f784 <fputs@plt+0x1e5ec>
   2f77c:	subs	r2, r2, #7
   2f780:	sbc	r3, r3, #0
   2f784:	subs	r2, r0, r2
   2f788:	sbc	r3, r1, r3
   2f78c:	ldr	lr, [pc, #584]	; 2f9dc <fputs@plt+0x1e844>
   2f790:	mov	ip, #0
   2f794:	umull	r0, r1, r2, lr
   2f798:	mla	r1, lr, r3, r1
   2f79c:	adds	r0, r0, r6
   2f7a0:	adc	r1, r1, r7
   2f7a4:	strd	r0, [r8]
   2f7a8:	strb	ip, [r8, #40]	; 0x28
   2f7ac:	strb	ip, [r8, #41]	; 0x29
   2f7b0:	strb	ip, [r8, #43]	; 0x2b
   2f7b4:	b	2f3d0 <fputs@plt+0x1e238>
   2f7b8:	mov	r2, #9
   2f7bc:	ldr	r1, [pc, #540]	; 2f9e0 <fputs@plt+0x1e848>
   2f7c0:	add	r0, sp, #24
   2f7c4:	bl	11120 <strncmp@plt>
   2f7c8:	cmp	r0, #0
   2f7cc:	bne	2f324 <fputs@plt+0x1e18c>
   2f7d0:	mov	r0, r8
   2f7d4:	bl	1345c <fputs@plt+0x22c4>
   2f7d8:	mov	r3, #1
   2f7dc:	strb	r3, [r8, #41]	; 0x29
   2f7e0:	mov	r3, #0
   2f7e4:	str	r3, [r8, #24]
   2f7e8:	str	r3, [r8, #20]
   2f7ec:	vstr	d9, [r8, #32]
   2f7f0:	strb	r3, [r8, #43]	; 0x2b
   2f7f4:	strb	r3, [r8, #42]	; 0x2a
   2f7f8:	ldr	r1, [pc, #484]	; 2f9e4 <fputs@plt+0x1e84c>
   2f7fc:	add	r0, sp, #33	; 0x21
   2f800:	bl	11174 <strcmp@plt>
   2f804:	cmp	r0, #0
   2f808:	moveq	r3, #1
   2f80c:	streq	r3, [r8, #16]
   2f810:	beq	2f3d0 <fputs@plt+0x1e238>
   2f814:	ldr	r1, [pc, #460]	; 2f9e8 <fputs@plt+0x1e850>
   2f818:	add	r0, sp, #33	; 0x21
   2f81c:	bl	11174 <strcmp@plt>
   2f820:	cmp	r0, #0
   2f824:	beq	2f840 <fputs@plt+0x1e6a8>
   2f828:	ldr	r1, [pc, #444]	; 2f9ec <fputs@plt+0x1e854>
   2f82c:	add	r0, sp, #33	; 0x21
   2f830:	bl	11174 <strcmp@plt>
   2f834:	cmp	r0, #0
   2f838:	beq	2f3d0 <fputs@plt+0x1e238>
   2f83c:	b	2f3c4 <fputs@plt+0x1e22c>
   2f840:	mov	r0, r8
   2f844:	bl	1345c <fputs@plt+0x22c4>
   2f848:	mov	r3, #1
   2f84c:	str	r3, [r8, #12]
   2f850:	str	r3, [r8, #16]
   2f854:	b	2f3d0 <fputs@plt+0x1e238>
   2f858:	add	r6, sp, #25
   2f85c:	mov	r2, #1
   2f860:	b	2f21c <fputs@plt+0x1e084>
   2f864:	ldrb	r2, [sp, #24]
   2f868:	ldr	r3, [pc, #384]	; 2f9f0 <fputs@plt+0x1e858>
   2f86c:	add	r3, r3, r2
   2f870:	ldrb	r3, [r3, #320]	; 0x140
   2f874:	tst	r3, #4
   2f878:	addeq	r6, sp, #25
   2f87c:	addne	r6, sp, #24
   2f880:	mov	r2, #48	; 0x30
   2f884:	mov	r1, #0
   2f888:	add	r0, sp, #56	; 0x38
   2f88c:	bl	10f64 <memset@plt>
   2f890:	add	r1, sp, #56	; 0x38
   2f894:	mov	r0, r6
   2f898:	bl	1df1c <fputs@plt+0xcd84>
   2f89c:	cmp	r0, #0
   2f8a0:	bne	2f3c4 <fputs@plt+0x1e22c>
   2f8a4:	add	r0, sp, #56	; 0x38
   2f8a8:	bl	132c0 <fputs@plt+0x2128>
   2f8ac:	add	r3, pc, #276	; 0x114
   2f8b0:	ldrd	r2, [r3]
   2f8b4:	ldrd	r6, [sp, #56]	; 0x38
   2f8b8:	adds	r6, r6, r2
   2f8bc:	adc	r7, r7, r3
   2f8c0:	add	r3, pc, #240	; 0xf0
   2f8c4:	ldrd	r2, [r3]
   2f8c8:	mov	r0, r6
   2f8cc:	mov	r1, r7
   2f8d0:	bl	7e304 <fputs@plt+0x6d16c>
   2f8d4:	ldr	r2, [pc, #280]	; 2f9f4 <fputs@plt+0x1e85c>
   2f8d8:	rsb	r3, r0, #0
   2f8dc:	mla	r1, r2, r1, r3
   2f8e0:	umull	r2, r3, r0, r2
   2f8e4:	add	r3, r1, r3
   2f8e8:	adds	r2, r2, r6
   2f8ec:	adc	r3, r3, r7
   2f8f0:	strd	r2, [sp, #56]	; 0x38
   2f8f4:	ldrb	r1, [sp, #24]
   2f8f8:	cmp	r1, #45	; 0x2d
   2f8fc:	beq	2f934 <fputs@plt+0x1e79c>
   2f900:	mov	r0, r8
   2f904:	bl	132c0 <fputs@plt+0x2128>
   2f908:	mov	r3, #0
   2f90c:	strb	r3, [r8, #40]	; 0x28
   2f910:	strb	r3, [r8, #41]	; 0x29
   2f914:	strb	r3, [r8, #43]	; 0x2b
   2f918:	ldrd	r0, [r8]
   2f91c:	ldrd	r6, [sp, #56]	; 0x38
   2f920:	adds	r0, r0, r6
   2f924:	adc	r1, r1, r7
   2f928:	strd	r0, [r8]
   2f92c:	str	r3, [sp, #12]
   2f930:	b	2f3c4 <fputs@plt+0x1e22c>
   2f934:	rsbs	r2, r2, #0
   2f938:	rsc	r3, r3, #0
   2f93c:	strd	r2, [sp, #56]	; 0x38
   2f940:	b	2f900 <fputs@plt+0x1e768>
   2f944:	ldr	r1, [pc, #160]	; 2f9ec <fputs@plt+0x1e854>
   2f948:	mov	r0, r6
   2f94c:	bl	11174 <strcmp@plt>
   2f950:	cmp	r0, #0
   2f954:	bne	2f2f4 <fputs@plt+0x1e15c>
   2f958:	vmla.f64	d12, d8, d13
   2f95c:	vmov	r0, r1, d12
   2f960:	bl	7e424 <fputs@plt+0x6d28c>
   2f964:	ldrd	r2, [r8]
   2f968:	adds	r2, r2, r0
   2f96c:	adc	r3, r3, r1
   2f970:	strd	r2, [r8]
   2f974:	b	2f2fc <fputs@plt+0x1e164>
   2f978:	ldr	r1, [pc, #120]	; 2f9f8 <fputs@plt+0x1e860>
   2f97c:	mov	r0, r6
   2f980:	bl	11174 <strcmp@plt>
   2f984:	cmp	r0, #0
   2f988:	bne	2fb10 <fputs@plt+0x1e978>
   2f98c:	vldr	d7, [pc, #60]	; 2f9d0 <fputs@plt+0x1e838>
   2f990:	vmla.f64	d12, d8, d7
   2f994:	vmov	r0, r1, d12
   2f998:	bl	7e424 <fputs@plt+0x6d28c>
   2f99c:	ldrd	r2, [r8]
   2f9a0:	adds	r2, r2, r0
   2f9a4:	adc	r3, r3, r1
   2f9a8:	strd	r2, [r8]
   2f9ac:	b	2f2fc <fputs@plt+0x1e164>
   2f9b0:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   2f9b4:	andeq	fp, r0, r8, asr #31
   2f9b8:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2f9bc:	andeq	r0, r0, r0
   2f9c0:	ldreq	r8, [r9, r0, lsl #20]!
   2f9c4:	andeq	r0, r0, r0
   2f9c8:	stc2l	2, cr13, [ip, #-0]
   2f9cc:			; <UNDEFINED> instruction: 0xffffffff
   2f9d0:	andeq	r0, r0, r0
   2f9d4:	cmpmi	fp, r0, asr #14
   2f9d8:	andeq	r4, r8, ip, lsl lr
   2f9dc:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2f9e0:	andeq	r4, r8, r8, lsr #28
   2f9e4:	andeq	r4, r8, r4, lsr lr
   2f9e8:	andeq	r4, r8, ip, lsr lr
   2f9ec:	andeq	r4, r8, r4, asr #28
   2f9f0:			; <UNDEFINED> instruction: 0x000813b0
   2f9f4:	blx	ff6989fc <stderr@@GLIBC_2.4+0xff5fdc8c>
   2f9f8:	andeq	r4, r8, r8, asr #28
   2f9fc:	andeq	r4, r8, r0, asr lr
   2fa00:	ldr	r1, [pc, #-12]	; 2f9fc <fputs@plt+0x1e864>
   2fa04:	mov	r0, r6
   2fa08:	bl	11174 <strcmp@plt>
   2fa0c:	cmp	r0, #0
   2fa10:	bne	2fa38 <fputs@plt+0x1e8a0>
   2fa14:	vldr	d7, [pc, #404]	; 2fbb0 <fputs@plt+0x1ea18>
   2fa18:	vmla.f64	d12, d8, d7
   2fa1c:	vmov	r0, r1, d12
   2fa20:	bl	7e424 <fputs@plt+0x6d28c>
   2fa24:	ldrd	r2, [r8]
   2fa28:	adds	r2, r2, r0
   2fa2c:	adc	r3, r3, r1
   2fa30:	strd	r2, [r8]
   2fa34:	b	2f2fc <fputs@plt+0x1e164>
   2fa38:	ldr	r1, [pc, #392]	; 2fbc8 <fputs@plt+0x1ea30>
   2fa3c:	mov	r0, r6
   2fa40:	bl	11174 <strcmp@plt>
   2fa44:	cmp	r0, #0
   2fa48:	bne	2f2f4 <fputs@plt+0x1e15c>
   2fa4c:	vldr	d7, [pc, #356]	; 2fbb8 <fputs@plt+0x1ea20>
   2fa50:	vmla.f64	d12, d8, d7
   2fa54:	vmov	r0, r1, d12
   2fa58:	bl	7e424 <fputs@plt+0x6d28c>
   2fa5c:	ldrd	r2, [r8]
   2fa60:	adds	r2, r2, r0
   2fa64:	adc	r3, r3, r1
   2fa68:	strd	r2, [r8]
   2fa6c:	b	2f2fc <fputs@plt+0x1e164>
   2fa70:	mov	r0, r8
   2fa74:	bl	136b0 <fputs@plt+0x2518>
   2fa78:	vldr	d7, [sp, #16]
   2fa7c:	vcvt.s32.f64	s15, d7
   2fa80:	vmov	r2, s15
   2fa84:	ldr	r3, [r8, #12]
   2fa88:	add	r2, r2, r3
   2fa8c:	cmp	r2, #0
   2fa90:	subgt	r3, r2, #1
   2fa94:	suble	r3, r2, #12
   2fa98:	ldr	r1, [pc, #300]	; 2fbcc <fputs@plt+0x1ea34>
   2fa9c:	smull	r0, r1, r1, r3
   2faa0:	asr	r3, r3, #31
   2faa4:	rsb	r3, r3, r1, asr #1
   2faa8:	ldr	r1, [r8, #8]
   2faac:	add	r1, r1, r3
   2fab0:	str	r1, [r8, #8]
   2fab4:	sub	r3, r3, r3, lsl #2
   2fab8:	add	r3, r2, r3, lsl #2
   2fabc:	str	r3, [r8, #12]
   2fac0:	mov	r3, #0
   2fac4:	strb	r3, [r8, #42]	; 0x2a
   2fac8:	mov	r0, r8
   2facc:	bl	132c0 <fputs@plt+0x2128>
   2fad0:	vldr	d7, [sp, #16]
   2fad4:	vcvt.s32.f64	s12, d7
   2fad8:	vcvt.f64.s32	d6, s12
   2fadc:	vcmp.f64	d7, d6
   2fae0:	vmrs	APSR_nzcv, fpscr
   2fae4:	beq	2f2fc <fputs@plt+0x1e164>
   2fae8:	vsub.f64	d7, d7, d6
   2faec:	vmul.f64	d7, d7, d15
   2faf0:	vmla.f64	d12, d7, d13
   2faf4:	vmov	r0, r1, d12
   2faf8:	bl	7e424 <fputs@plt+0x6d28c>
   2fafc:	ldrd	r2, [r8]
   2fb00:	adds	r2, r2, r0
   2fb04:	adc	r3, r3, r1
   2fb08:	strd	r2, [r8]
   2fb0c:	b	2f2fc <fputs@plt+0x1e164>
   2fb10:	ldr	r1, [pc, #184]	; 2fbd0 <fputs@plt+0x1ea38>
   2fb14:	mov	r0, r6
   2fb18:	bl	11174 <strcmp@plt>
   2fb1c:	cmp	r0, #0
   2fb20:	bne	2f2f4 <fputs@plt+0x1e15c>
   2fb24:	vcvt.s32.f64	s16, d8
   2fb28:	mov	r0, r8
   2fb2c:	bl	136b0 <fputs@plt+0x2518>
   2fb30:	ldr	r3, [r8, #8]
   2fb34:	vmov	r2, s16
   2fb38:	add	r3, r3, r2
   2fb3c:	str	r3, [r8, #8]
   2fb40:	mov	r3, #0
   2fb44:	strb	r3, [r8, #42]	; 0x2a
   2fb48:	mov	r0, r8
   2fb4c:	bl	132c0 <fputs@plt+0x2128>
   2fb50:	vcvt.f64.s32	d7, s16
   2fb54:	vldr	d6, [sp, #16]
   2fb58:	vcmp.f64	d7, d6
   2fb5c:	vmrs	APSR_nzcv, fpscr
   2fb60:	beq	2f2fc <fputs@plt+0x1e164>
   2fb64:	vsub.f64	d7, d6, d7
   2fb68:	vldr	d6, [pc, #80]	; 2fbc0 <fputs@plt+0x1ea28>
   2fb6c:	vmul.f64	d7, d7, d6
   2fb70:	vmla.f64	d12, d7, d13
   2fb74:	vmov	r0, r1, d12
   2fb78:	bl	7e424 <fputs@plt+0x6d28c>
   2fb7c:	ldrd	r2, [r8]
   2fb80:	adds	r2, r2, r0
   2fb84:	adc	r3, r3, r1
   2fb88:	strd	r2, [r8]
   2fb8c:	b	2f2fc <fputs@plt+0x1e164>
   2fb90:	mov	r0, #0
   2fb94:	b	2f328 <fputs@plt+0x1e190>
   2fb98:	mov	r0, #1
   2fb9c:	b	2f328 <fputs@plt+0x1e190>
   2fba0:	mov	r0, #1
   2fba4:	b	2f328 <fputs@plt+0x1e190>
   2fba8:	mov	r0, #1
   2fbac:	b	2f328 <fputs@plt+0x1e190>
   2fbb0:	andeq	r0, r0, r0
   2fbb4:	rscmi	r4, sp, r0, lsl #24
   2fbb8:	andeq	r0, r0, r0
   2fbbc:	addmi	r4, pc, r0
   2fbc0:	andeq	r0, r0, r0
   2fbc4:	rsbsmi	sp, r6, r0
   2fbc8:	andeq	r4, r8, r8, asr lr
   2fbcc:	bcs	feada680 <stderr@@GLIBC_2.4+0xfea3f910>
   2fbd0:	andeq	r4, r8, ip, lsr lr
   2fbd4:	push	{r4, lr}
   2fbd8:	sub	sp, sp, #48	; 0x30
   2fbdc:	mov	r4, r0
   2fbe0:	mov	r3, sp
   2fbe4:	bl	2ef74 <fputs@plt+0x1dddc>
   2fbe8:	cmp	r0, #0
   2fbec:	beq	2fbf8 <fputs@plt+0x1ea60>
   2fbf0:	add	sp, sp, #48	; 0x30
   2fbf4:	pop	{r4, pc}
   2fbf8:	mov	r0, sp
   2fbfc:	bl	132c0 <fputs@plt+0x2128>
   2fc00:	ldrd	r0, [sp]
   2fc04:	bl	7e2a4 <fputs@plt+0x6d10c>
   2fc08:	vldr	d0, [pc, #16]	; 2fc20 <fputs@plt+0x1ea88>
   2fc0c:	vmov	d7, r0, r1
   2fc10:	vdiv.f64	d0, d7, d0
   2fc14:	mov	r0, r4
   2fc18:	bl	274ec <fputs@plt+0x16354>
   2fc1c:	b	2fbf0 <fputs@plt+0x1ea58>
   2fc20:	andeq	r0, r0, r0
   2fc24:	orrsmi	r9, r4, r0, ror r9
   2fc28:	ldr	r3, [r2]
   2fc2c:	ldrh	r3, [r3, #8]
   2fc30:	and	ip, r3, #31
   2fc34:	ldr	r3, [pc, #180]	; 2fcf0 <fputs@plt+0x1eb58>
   2fc38:	add	r3, r3, ip
   2fc3c:	ldrb	r3, [r3, #3076]	; 0xc04
   2fc40:	cmp	r3, #5
   2fc44:	bxeq	lr
   2fc48:	push	{r4, r5, r6, r7, r8, lr}
   2fc4c:	mov	r5, r2
   2fc50:	mov	r7, r1
   2fc54:	mov	r4, r0
   2fc58:	mov	r1, #28
   2fc5c:	bl	29380 <fputs@plt+0x181e8>
   2fc60:	subs	r6, r0, #0
   2fc64:	popeq	{r4, r5, r6, r7, r8, pc}
   2fc68:	ldr	r3, [r6, #20]
   2fc6c:	ldr	r2, [r4]
   2fc70:	ldr	r2, [r2, #32]
   2fc74:	ldr	r2, [r2, #92]	; 0x5c
   2fc78:	str	r2, [r6, #20]
   2fc7c:	cmp	r3, #0
   2fc80:	beq	2fca0 <fputs@plt+0x1eb08>
   2fc84:	cmp	r7, #2
   2fc88:	beq	2fcd0 <fputs@plt+0x1eb38>
   2fc8c:	mov	r2, #1
   2fc90:	ldr	r4, [pc, #92]	; 2fcf4 <fputs@plt+0x1eb5c>
   2fc94:	mov	r1, r4
   2fc98:	mov	r0, r6
   2fc9c:	bl	2d354 <fputs@plt+0x1c1bc>
   2fca0:	ldr	r0, [r5]
   2fca4:	bl	2ec10 <fputs@plt+0x1da78>
   2fca8:	mov	r4, r0
   2fcac:	ldr	r0, [r5]
   2fcb0:	bl	2eb54 <fputs@plt+0x1d9bc>
   2fcb4:	cmp	r4, #0
   2fcb8:	popeq	{r4, r5, r6, r7, r8, pc}
   2fcbc:	mov	r2, r0
   2fcc0:	mov	r1, r4
   2fcc4:	mov	r0, r6
   2fcc8:	bl	2d354 <fputs@plt+0x1c1bc>
   2fccc:	pop	{r4, r5, r6, r7, r8, pc}
   2fcd0:	ldr	r0, [r5, #4]
   2fcd4:	bl	2ec10 <fputs@plt+0x1da78>
   2fcd8:	mov	r4, r0
   2fcdc:	ldr	r0, [r5, #4]
   2fce0:	bl	2eb54 <fputs@plt+0x1d9bc>
   2fce4:	subs	r2, r0, #0
   2fce8:	beq	2fca0 <fputs@plt+0x1eb08>
   2fcec:	b	2fc94 <fputs@plt+0x1eafc>
   2fcf0:			; <UNDEFINED> instruction: 0x000813b0
   2fcf4:	andeq	r4, r8, r0, ror #28
   2fcf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fcfc:	sub	sp, sp, #12
   2fd00:	ldr	lr, [r2, #4]
   2fd04:	ldrh	r3, [lr, #8]
   2fd08:	and	ip, r3, #31
   2fd0c:	ldr	r3, [pc, #904]	; 3009c <fputs@plt+0x1ef04>
   2fd10:	add	r3, r3, ip
   2fd14:	ldrb	r3, [r3, #3076]	; 0xc04
   2fd18:	cmp	r3, #5
   2fd1c:	beq	30030 <fputs@plt+0x1ee98>
   2fd20:	cmp	r1, #3
   2fd24:	beq	2fe04 <fputs@plt+0x1ec6c>
   2fd28:	mov	sl, r2
   2fd2c:	mov	fp, r1
   2fd30:	mov	r7, r0
   2fd34:	ldr	r3, [r2]
   2fd38:	ldrh	r3, [r3, #8]
   2fd3c:	and	r2, r3, #31
   2fd40:	ldr	r3, [pc, #852]	; 3009c <fputs@plt+0x1ef04>
   2fd44:	add	r3, r3, r2
   2fd48:	ldrb	r9, [r3, #3076]	; 0xc04
   2fd4c:	mov	r0, lr
   2fd50:	bl	27498 <fputs@plt+0x16300>
   2fd54:	mov	r4, r0
   2fd58:	asr	r5, r0, #31
   2fd5c:	cmp	r9, #4
   2fd60:	beq	2fe28 <fputs@plt+0x1ec90>
   2fd64:	ldr	r0, [sl]
   2fd68:	bl	2ec10 <fputs@plt+0x1da78>
   2fd6c:	subs	r6, r0, #0
   2fd70:	beq	30030 <fputs@plt+0x1ee98>
   2fd74:	cmp	r4, #0
   2fd78:	sbcs	r3, r5, #0
   2fd7c:	movge	r8, #0
   2fd80:	blt	2fe48 <fputs@plt+0x1ecb0>
   2fd84:	cmp	fp, #3
   2fd88:	beq	2feb4 <fputs@plt+0x1ed1c>
   2fd8c:	ldr	r3, [r7]
   2fd90:	ldr	r3, [r3, #32]
   2fd94:	ldr	r2, [r3, #92]	; 0x5c
   2fd98:	asr	r3, r2, #31
   2fd9c:	mov	r1, #0
   2fda0:	cmp	r4, #0
   2fda4:	sbcs	r0, r5, #0
   2fda8:	blt	2fee4 <fputs@plt+0x1ed4c>
   2fdac:	cmp	r4, #1
   2fdb0:	sbcs	r0, r5, #0
   2fdb4:	blt	2ff1c <fputs@plt+0x1ed84>
   2fdb8:	subs	r4, r4, #1
   2fdbc:	sbc	r5, r5, #0
   2fdc0:	cmp	r1, #0
   2fdc4:	beq	2fde4 <fputs@plt+0x1ec4c>
   2fdc8:	subs	r0, r4, r2
   2fdcc:	sbc	r1, r5, r3
   2fdd0:	cmp	r0, #0
   2fdd4:	sbcs	ip, r1, #0
   2fdd8:	blt	30038 <fputs@plt+0x1eea0>
   2fddc:	mov	r4, r0
   2fde0:	mov	r5, r1
   2fde4:	cmp	r9, #4
   2fde8:	beq	30050 <fputs@plt+0x1eeb8>
   2fdec:	ldrb	r1, [r6]
   2fdf0:	orr	r0, r4, r5
   2fdf4:	cmp	r1, #0
   2fdf8:	cmpne	r0, #0
   2fdfc:	bne	2ff54 <fputs@plt+0x1edbc>
   2fe00:	b	2ff94 <fputs@plt+0x1edfc>
   2fe04:	ldr	r3, [r2, #8]
   2fe08:	ldrh	r3, [r3, #8]
   2fe0c:	and	ip, r3, #31
   2fe10:	ldr	r3, [pc, #644]	; 3009c <fputs@plt+0x1ef04>
   2fe14:	add	r3, r3, ip
   2fe18:	ldrb	r3, [r3, #3076]	; 0xc04
   2fe1c:	cmp	r3, #5
   2fe20:	bne	2fd28 <fputs@plt+0x1eb90>
   2fe24:	b	30030 <fputs@plt+0x1ee98>
   2fe28:	ldr	r0, [sl]
   2fe2c:	bl	2eb54 <fputs@plt+0x1d9bc>
   2fe30:	mov	r8, r0
   2fe34:	ldr	r0, [sl]
   2fe38:	bl	2ec54 <fputs@plt+0x1dabc>
   2fe3c:	subs	r6, r0, #0
   2fe40:	bne	2fd84 <fputs@plt+0x1ebec>
   2fe44:	b	30030 <fputs@plt+0x1ee98>
   2fe48:	ldrb	r1, [r6]
   2fe4c:	cmp	r1, #0
   2fe50:	beq	2feac <fputs@plt+0x1ed14>
   2fe54:	mov	r3, r6
   2fe58:	mov	r8, #0
   2fe5c:	b	2fe74 <fputs@plt+0x1ecdc>
   2fe60:	mov	r3, r2
   2fe64:	add	r8, r8, #1
   2fe68:	ldrb	r1, [r3]
   2fe6c:	cmp	r1, #0
   2fe70:	beq	2fd84 <fputs@plt+0x1ebec>
   2fe74:	add	r2, r3, #1
   2fe78:	cmp	r1, #191	; 0xbf
   2fe7c:	movls	r3, r2
   2fe80:	bls	2fe64 <fputs@plt+0x1eccc>
   2fe84:	ldrb	r3, [r3, #1]
   2fe88:	and	r3, r3, #192	; 0xc0
   2fe8c:	cmp	r3, #128	; 0x80
   2fe90:	bne	2fe60 <fputs@plt+0x1ecc8>
   2fe94:	ldrb	r3, [r2, #1]!
   2fe98:	and	r3, r3, #192	; 0xc0
   2fe9c:	cmp	r3, #128	; 0x80
   2fea0:	beq	2fe94 <fputs@plt+0x1ecfc>
   2fea4:	mov	r3, r2
   2fea8:	b	2fe64 <fputs@plt+0x1eccc>
   2feac:	mov	r8, #0
   2feb0:	b	2fd84 <fputs@plt+0x1ebec>
   2feb4:	ldr	r0, [sl, #8]
   2feb8:	bl	27498 <fputs@plt+0x16300>
   2febc:	mov	r2, r0
   2fec0:	asr	r3, r0, #31
   2fec4:	cmp	r0, #0
   2fec8:	sbcs	r1, r3, #0
   2fecc:	movge	r1, #0
   2fed0:	bge	2fda0 <fputs@plt+0x1ec08>
   2fed4:	rsbs	r2, r0, #0
   2fed8:	rsc	r3, r3, #0
   2fedc:	mov	r1, #1
   2fee0:	b	2fda0 <fputs@plt+0x1ec08>
   2fee4:	adds	r4, r4, r8
   2fee8:	adc	r5, r5, r8, asr #31
   2feec:	cmp	r4, #0
   2fef0:	sbcs	r0, r5, #0
   2fef4:	bge	2fdc0 <fputs@plt+0x1ec28>
   2fef8:	adds	r2, r2, r4
   2fefc:	adc	r3, r3, r5
   2ff00:	cmp	r2, #0
   2ff04:	sbcs	r0, r3, #0
   2ff08:	movlt	r2, #0
   2ff0c:	movlt	r3, #0
   2ff10:	mov	r4, #0
   2ff14:	mov	r5, #0
   2ff18:	b	2fdc0 <fputs@plt+0x1ec28>
   2ff1c:	cmp	r2, #1
   2ff20:	sbcs	r0, r3, #0
   2ff24:	blt	2fdc0 <fputs@plt+0x1ec28>
   2ff28:	subs	r2, r2, #1
   2ff2c:	sbc	r3, r3, #0
   2ff30:	b	2fdc0 <fputs@plt+0x1ec28>
   2ff34:	mov	r6, r0
   2ff38:	subs	r4, r4, #1
   2ff3c:	sbc	r5, r5, #0
   2ff40:	ldrb	r1, [r6]
   2ff44:	orr	r0, r4, r5
   2ff48:	cmp	r1, #0
   2ff4c:	cmpne	r0, #0
   2ff50:	beq	2ff94 <fputs@plt+0x1edfc>
   2ff54:	add	r0, r6, #1
   2ff58:	cmp	r1, #191	; 0xbf
   2ff5c:	movls	r6, r0
   2ff60:	bls	2ff38 <fputs@plt+0x1eda0>
   2ff64:	ldrb	r1, [r6, #1]
   2ff68:	and	r1, r1, #192	; 0xc0
   2ff6c:	cmp	r1, #128	; 0x80
   2ff70:	bne	2ff34 <fputs@plt+0x1ed9c>
   2ff74:	ldrb	r1, [r0, #1]!
   2ff78:	and	r1, r1, #192	; 0xc0
   2ff7c:	cmp	r1, #128	; 0x80
   2ff80:	beq	2ff74 <fputs@plt+0x1eddc>
   2ff84:	mov	r6, r0
   2ff88:	b	2ff38 <fputs@plt+0x1eda0>
   2ff8c:	mov	r2, r4
   2ff90:	mov	r3, r5
   2ff94:	ldrb	ip, [r6]
   2ff98:	orr	r1, r2, r3
   2ff9c:	cmp	ip, #0
   2ffa0:	cmpne	r1, #0
   2ffa4:	beq	30008 <fputs@plt+0x1ee70>
   2ffa8:	mov	r1, r6
   2ffac:	b	2ffd0 <fputs@plt+0x1ee38>
   2ffb0:	mov	r1, r0
   2ffb4:	subs	r2, r2, #1
   2ffb8:	sbc	r3, r3, #0
   2ffbc:	ldrb	ip, [r1]
   2ffc0:	orr	r0, r2, r3
   2ffc4:	cmp	ip, #0
   2ffc8:	cmpne	r0, #0
   2ffcc:	beq	3000c <fputs@plt+0x1ee74>
   2ffd0:	add	r0, r1, #1
   2ffd4:	cmp	ip, #191	; 0xbf
   2ffd8:	movls	r1, r0
   2ffdc:	bls	2ffb4 <fputs@plt+0x1ee1c>
   2ffe0:	ldrb	r1, [r1, #1]
   2ffe4:	and	r1, r1, #192	; 0xc0
   2ffe8:	cmp	r1, #128	; 0x80
   2ffec:	bne	2ffb0 <fputs@plt+0x1ee18>
   2fff0:	ldrb	r1, [r0, #1]!
   2fff4:	and	r1, r1, #192	; 0xc0
   2fff8:	cmp	r1, #128	; 0x80
   2fffc:	beq	2fff0 <fputs@plt+0x1ee58>
   30000:	mov	r1, r0
   30004:	b	2ffb4 <fputs@plt+0x1ee1c>
   30008:	mov	r1, r6
   3000c:	sub	r2, r1, r6
   30010:	mov	r3, #1
   30014:	str	r3, [sp, #4]
   30018:	mvn	r3, #0
   3001c:	str	r3, [sp]
   30020:	asr	r3, r2, #31
   30024:	mov	r1, r6
   30028:	mov	r0, r7
   3002c:	bl	2a190 <fputs@plt+0x18ff8>
   30030:	add	sp, sp, #12
   30034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30038:	cmp	r9, #4
   3003c:	bne	2ff8c <fputs@plt+0x1edf4>
   30040:	mov	r2, r4
   30044:	mov	r3, r5
   30048:	mov	r4, #0
   3004c:	mov	r5, #0
   30050:	mov	r0, r8
   30054:	asr	r1, r8, #31
   30058:	adds	r8, r4, r2
   3005c:	adc	r9, r5, r3
   30060:	cmp	r0, r8
   30064:	sbcs	ip, r1, r9
   30068:	bge	30084 <fputs@plt+0x1eeec>
   3006c:	subs	r2, r0, r4
   30070:	sbc	r3, r1, r5
   30074:	cmp	r2, #0
   30078:	sbcs	r1, r3, #0
   3007c:	movlt	r2, #0
   30080:	movlt	r3, #0
   30084:	mvn	r1, #0
   30088:	str	r1, [sp]
   3008c:	add	r1, r6, r4
   30090:	mov	r0, r7
   30094:	bl	2a140 <fputs@plt+0x18fa8>
   30098:	b	30030 <fputs@plt+0x1ee98>
   3009c:			; <UNDEFINED> instruction: 0x000813b0
   300a0:	push	{r4, r5, r6, lr}
   300a4:	mov	r5, r0
   300a8:	mov	r4, r2
   300ac:	ldr	r0, [r2]
   300b0:	bl	2ec10 <fputs@plt+0x1da78>
   300b4:	mov	r6, r0
   300b8:	ldr	r0, [r4]
   300bc:	bl	2eb54 <fputs@plt+0x1d9bc>
   300c0:	cmp	r6, #0
   300c4:	popeq	{r4, r5, r6, pc}
   300c8:	mov	r4, r0
   300cc:	asr	r3, r0, #31
   300d0:	adds	r2, r0, #1
   300d4:	adc	r3, r3, #0
   300d8:	mov	r0, r5
   300dc:	bl	29e2c <fputs@plt+0x18c94>
   300e0:	subs	r1, r0, #0
   300e4:	popeq	{r4, r5, r6, pc}
   300e8:	cmp	r4, #0
   300ec:	ble	30118 <fputs@plt+0x1ef80>
   300f0:	mov	r2, r6
   300f4:	sub	ip, r1, #1
   300f8:	add	lr, r6, r4
   300fc:	ldr	r6, [pc, #40]	; 3012c <fputs@plt+0x1ef94>
   30100:	ldrb	r3, [r2], #1
   30104:	add	r3, r6, r3
   30108:	ldrb	r3, [r3, #64]	; 0x40
   3010c:	strb	r3, [ip, #1]!
   30110:	cmp	r2, lr
   30114:	bne	30100 <fputs@plt+0x1ef68>
   30118:	ldr	r3, [pc, #16]	; 30130 <fputs@plt+0x1ef98>
   3011c:	mov	r2, r4
   30120:	mov	r0, r5
   30124:	bl	29f70 <fputs@plt+0x18dd8>
   30128:	pop	{r4, r5, r6, pc}
   3012c:			; <UNDEFINED> instruction: 0x000813b0
   30130:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   30134:	push	{r4, r5, r6, lr}
   30138:	mov	r5, r0
   3013c:	mov	r4, r2
   30140:	ldr	r0, [r2]
   30144:	bl	2ec10 <fputs@plt+0x1da78>
   30148:	mov	r6, r0
   3014c:	ldr	r0, [r4]
   30150:	bl	2eb54 <fputs@plt+0x1d9bc>
   30154:	cmp	r6, #0
   30158:	popeq	{r4, r5, r6, pc}
   3015c:	mov	r4, r0
   30160:	asr	r3, r0, #31
   30164:	adds	r2, r0, #1
   30168:	adc	r3, r3, #0
   3016c:	mov	r0, r5
   30170:	bl	29e2c <fputs@plt+0x18c94>
   30174:	subs	r1, r0, #0
   30178:	popeq	{r4, r5, r6, pc}
   3017c:	cmp	r4, #0
   30180:	ble	301b4 <fputs@plt+0x1f01c>
   30184:	mov	ip, r6
   30188:	sub	lr, r1, #1
   3018c:	add	r6, r6, r4
   30190:	ldr	r0, [pc, #48]	; 301c8 <fputs@plt+0x1f030>
   30194:	ldrb	r3, [ip], #1
   30198:	add	r2, r0, r3
   3019c:	ldrb	r2, [r2, #320]	; 0x140
   301a0:	and	r2, r2, #32
   301a4:	bic	r3, r3, r2
   301a8:	strb	r3, [lr, #1]!
   301ac:	cmp	ip, r6
   301b0:	bne	30194 <fputs@plt+0x1effc>
   301b4:	ldr	r3, [pc, #16]	; 301cc <fputs@plt+0x1f034>
   301b8:	mov	r2, r4
   301bc:	mov	r0, r5
   301c0:	bl	29f70 <fputs@plt+0x18dd8>
   301c4:	pop	{r4, r5, r6, pc}
   301c8:			; <UNDEFINED> instruction: 0x000813b0
   301cc:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   301d0:	push	{r4, lr}
   301d4:	sub	sp, sp, #8
   301d8:	mov	r4, r0
   301dc:	ldr	r0, [r2]
   301e0:	bl	2ec10 <fputs@plt+0x1da78>
   301e4:	str	r0, [sp, #4]
   301e8:	cmp	r0, #0
   301ec:	beq	301fc <fputs@plt+0x1f064>
   301f0:	ldrb	r3, [r0]
   301f4:	cmp	r3, #0
   301f8:	bne	30204 <fputs@plt+0x1f06c>
   301fc:	add	sp, sp, #8
   30200:	pop	{r4, pc}
   30204:	add	r0, sp, #4
   30208:	bl	13c58 <fputs@plt+0x2ac0>
   3020c:	mov	r1, r0
   30210:	mov	r0, r4
   30214:	bl	27524 <fputs@plt+0x1638c>
   30218:	b	301fc <fputs@plt+0x1f064>
   3021c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30220:	ldr	ip, [r2]
   30224:	ldr	r1, [pc, #280]	; 30344 <fputs@plt+0x1f1ac>
   30228:	ldrh	r3, [ip, #8]
   3022c:	and	r3, r3, #31
   30230:	add	r3, r1, r3
   30234:	ldrb	r4, [r3, #3076]	; 0xc04
   30238:	ldr	r3, [r2, #4]
   3023c:	ldrh	r3, [r3, #8]
   30240:	and	r3, r3, #31
   30244:	add	r1, r1, r3
   30248:	ldrb	r7, [r1, #3076]	; 0xc04
   3024c:	cmp	r7, #5
   30250:	cmpne	r4, #5
   30254:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   30258:	mov	r6, r2
   3025c:	mov	sl, r0
   30260:	mov	r0, ip
   30264:	bl	2eb54 <fputs@plt+0x1d9bc>
   30268:	mov	r5, r0
   3026c:	ldr	r0, [r6, #4]
   30270:	bl	2eb54 <fputs@plt+0x1d9bc>
   30274:	mov	r8, r0
   30278:	cmp	r4, #4
   3027c:	cmpeq	r7, #4
   30280:	bne	302b4 <fputs@plt+0x1f11c>
   30284:	ldr	r0, [r6]
   30288:	bl	2ec54 <fputs@plt+0x1dabc>
   3028c:	mov	r4, r0
   30290:	ldr	r0, [r6, #4]
   30294:	bl	2ec54 <fputs@plt+0x1dabc>
   30298:	mov	r9, r0
   3029c:	mov	r6, #0
   302a0:	cmp	r5, r8
   302a4:	movlt	r7, #0
   302a8:	blt	3032c <fputs@plt+0x1f194>
   302ac:	mov	r7, #1
   302b0:	b	302dc <fputs@plt+0x1f144>
   302b4:	ldr	r0, [r6]
   302b8:	bl	2ec10 <fputs@plt+0x1da78>
   302bc:	mov	r4, r0
   302c0:	ldr	r0, [r6, #4]
   302c4:	bl	2ec10 <fputs@plt+0x1da78>
   302c8:	mov	r9, r0
   302cc:	mov	r6, #1
   302d0:	b	302a0 <fputs@plt+0x1f108>
   302d4:	cmp	r8, r5
   302d8:	bgt	3033c <fputs@plt+0x1f1a4>
   302dc:	mov	r2, r8
   302e0:	mov	r1, r9
   302e4:	mov	r0, r4
   302e8:	bl	10ec8 <memcmp@plt>
   302ec:	cmp	r0, #0
   302f0:	beq	30324 <fputs@plt+0x1f18c>
   302f4:	add	r7, r7, #1
   302f8:	add	r2, r4, #1
   302fc:	sub	r5, r5, #1
   30300:	mov	r4, r2
   30304:	cmp	r6, #0
   30308:	beq	302d4 <fputs@plt+0x1f13c>
   3030c:	add	r2, r2, #1
   30310:	ldrb	r3, [r4]
   30314:	and	r3, r3, #192	; 0xc0
   30318:	cmp	r3, #128	; 0x80
   3031c:	beq	302fc <fputs@plt+0x1f164>
   30320:	b	302d4 <fputs@plt+0x1f13c>
   30324:	cmp	r5, r8
   30328:	movlt	r7, r0
   3032c:	mov	r1, r7
   30330:	mov	r0, sl
   30334:	bl	27524 <fputs@plt+0x1638c>
   30338:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3033c:	mov	r7, #0
   30340:	b	3032c <fputs@plt+0x1f194>
   30344:			; <UNDEFINED> instruction: 0x000813b0
   30348:	push	{r4, lr}
   3034c:	mov	r4, r0
   30350:	ldr	r0, [r2]
   30354:	ldrh	r3, [r0, #8]
   30358:	and	r2, r3, #31
   3035c:	ldr	r3, [pc, #168]	; 3040c <fputs@plt+0x1f274>
   30360:	add	r3, r3, r2
   30364:	ldrb	r3, [r3, #3076]	; 0xc04
   30368:	sub	r3, r3, #1
   3036c:	cmp	r3, #3
   30370:	ldrls	pc, [pc, r3, lsl #2]
   30374:	b	30400 <fputs@plt+0x1f268>
   30378:	andeq	r0, r3, r8, lsl #7
   3037c:	andeq	r0, r3, r8, lsl #7
   30380:	muleq	r3, ip, r3
   30384:	andeq	r0, r3, r8, lsl #7
   30388:	bl	2eb54 <fputs@plt+0x1d9bc>
   3038c:	mov	r1, r0
   30390:	mov	r0, r4
   30394:	bl	27524 <fputs@plt+0x1638c>
   30398:	pop	{r4, pc}
   3039c:	bl	2ec10 <fputs@plt+0x1da78>
   303a0:	cmp	r0, #0
   303a4:	popeq	{r4, pc}
   303a8:	mov	r1, #0
   303ac:	b	303b4 <fputs@plt+0x1f21c>
   303b0:	mov	r0, r2
   303b4:	ldrb	r3, [r0]
   303b8:	cmp	r3, #0
   303bc:	beq	303f4 <fputs@plt+0x1f25c>
   303c0:	add	r1, r1, #1
   303c4:	add	r2, r0, #1
   303c8:	cmp	r3, #191	; 0xbf
   303cc:	bls	303b0 <fputs@plt+0x1f218>
   303d0:	ldrb	r3, [r0, #1]
   303d4:	and	r3, r3, #192	; 0xc0
   303d8:	cmp	r3, #128	; 0x80
   303dc:	bne	303b0 <fputs@plt+0x1f218>
   303e0:	ldrb	r3, [r2, #1]!
   303e4:	and	r3, r3, #192	; 0xc0
   303e8:	cmp	r3, #128	; 0x80
   303ec:	beq	303e0 <fputs@plt+0x1f248>
   303f0:	b	303b0 <fputs@plt+0x1f218>
   303f4:	mov	r0, r4
   303f8:	bl	27524 <fputs@plt+0x1638c>
   303fc:	pop	{r4, pc}
   30400:	mov	r0, r4
   30404:	bl	27594 <fputs@plt+0x163fc>
   30408:	pop	{r4, pc}
   3040c:			; <UNDEFINED> instruction: 0x000813b0
   30410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30414:	sub	sp, sp, #20
   30418:	str	r0, [sp, #4]
   3041c:	mov	r4, r2
   30420:	ldr	r0, [r2]
   30424:	ldrh	r3, [r0, #8]
   30428:	and	r2, r3, #31
   3042c:	ldr	r3, [pc, #648]	; 306bc <fputs@plt+0x1f524>
   30430:	add	r3, r3, r2
   30434:	ldrb	r3, [r3, #3076]	; 0xc04
   30438:	cmp	r3, #5
   3043c:	beq	306b4 <fputs@plt+0x1f51c>
   30440:	mov	r6, r1
   30444:	bl	2ec10 <fputs@plt+0x1da78>
   30448:	subs	r8, r0, #0
   3044c:	beq	306b4 <fputs@plt+0x1f51c>
   30450:	ldr	r0, [r4]
   30454:	bl	2eb54 <fputs@plt+0x1d9bc>
   30458:	mov	r5, r0
   3045c:	cmp	r6, #1
   30460:	beq	3058c <fputs@plt+0x1f3f4>
   30464:	ldr	r0, [r4, #4]
   30468:	bl	2ec10 <fputs@plt+0x1da78>
   3046c:	subs	r3, r0, #0
   30470:	str	r3, [sp, #8]
   30474:	beq	306b4 <fputs@plt+0x1f51c>
   30478:	ldrb	r1, [r3]
   3047c:	cmp	r1, #0
   30480:	beq	306a0 <fputs@plt+0x1f508>
   30484:	mov	fp, #0
   30488:	b	304a0 <fputs@plt+0x1f308>
   3048c:	mov	r3, r2
   30490:	add	fp, fp, #1
   30494:	ldrb	r1, [r3]
   30498:	cmp	r1, #0
   3049c:	beq	304d8 <fputs@plt+0x1f340>
   304a0:	add	r2, r3, #1
   304a4:	cmp	r1, #191	; 0xbf
   304a8:	movls	r3, r2
   304ac:	bls	30490 <fputs@plt+0x1f2f8>
   304b0:	ldrb	r3, [r3, #1]
   304b4:	and	r3, r3, #192	; 0xc0
   304b8:	cmp	r3, #128	; 0x80
   304bc:	bne	3048c <fputs@plt+0x1f2f4>
   304c0:	ldrb	r3, [r2, #1]!
   304c4:	and	r3, r3, #192	; 0xc0
   304c8:	cmp	r3, #128	; 0x80
   304cc:	beq	304c0 <fputs@plt+0x1f328>
   304d0:	mov	r3, r2
   304d4:	b	30490 <fputs@plt+0x1f2f8>
   304d8:	cmp	fp, #0
   304dc:	ble	306a0 <fputs@plt+0x1f508>
   304e0:	asr	r1, fp, #31
   304e4:	lsl	ip, r1, #2
   304e8:	lsl	r2, fp, #2
   304ec:	orr	r3, ip, fp, lsr #30
   304f0:	adds	r2, r2, fp
   304f4:	adc	r3, r3, r1
   304f8:	ldr	r0, [sp, #4]
   304fc:	bl	29e2c <fputs@plt+0x18c94>
   30500:	subs	sl, r0, #0
   30504:	beq	306b4 <fputs@plt+0x1f51c>
   30508:	add	fp, sl, fp, lsl #2
   3050c:	ldr	r1, [sp, #8]
   30510:	ldrb	r3, [r1]
   30514:	cmp	r3, #0
   30518:	beq	306a0 <fputs@plt+0x1f508>
   3051c:	sub	ip, sl, #4
   30520:	sub	r0, fp, #1
   30524:	mov	r6, #0
   30528:	b	30548 <fputs@plt+0x1f3b0>
   3052c:	sub	r1, r2, r1
   30530:	strb	r1, [r0, #1]!
   30534:	add	r6, r6, #1
   30538:	ldrb	r3, [r2]
   3053c:	cmp	r3, #0
   30540:	beq	30580 <fputs@plt+0x1f3e8>
   30544:	mov	r1, r2
   30548:	str	r1, [ip, #4]!
   3054c:	add	r2, r1, #1
   30550:	ldrb	r3, [r1]
   30554:	cmp	r3, #191	; 0xbf
   30558:	bls	3052c <fputs@plt+0x1f394>
   3055c:	ldrb	r3, [r1, #1]
   30560:	and	r3, r3, #192	; 0xc0
   30564:	cmp	r3, #128	; 0x80
   30568:	bne	3052c <fputs@plt+0x1f394>
   3056c:	ldrb	r3, [r2, #1]!
   30570:	and	r3, r3, #192	; 0xc0
   30574:	cmp	r3, #128	; 0x80
   30578:	beq	3056c <fputs@plt+0x1f3d4>
   3057c:	b	3052c <fputs@plt+0x1f394>
   30580:	cmp	r6, #0
   30584:	bgt	305a0 <fputs@plt+0x1f408>
   30588:	b	306a0 <fputs@plt+0x1f508>
   3058c:	ldr	r3, [pc, #300]	; 306c0 <fputs@plt+0x1f528>
   30590:	add	sl, r3, #4
   30594:	add	fp, r3, #8
   30598:	mov	r3, #0
   3059c:	str	r3, [sp, #8]
   305a0:	ldr	r3, [sp, #4]
   305a4:	ldr	r3, [r3, #4]
   305a8:	ldr	r3, [r3, #4]
   305ac:	str	r3, [sp, #12]
   305b0:	tst	r3, #1
   305b4:	beq	30620 <fputs@plt+0x1f488>
   305b8:	cmp	r5, #0
   305bc:	bgt	30614 <fputs@plt+0x1f47c>
   305c0:	b	3068c <fputs@plt+0x1f4f4>
   305c4:	add	r4, r4, #1
   305c8:	cmp	r4, r6
   305cc:	bge	30620 <fputs@plt+0x1f488>
   305d0:	ldrb	r2, [r7, #1]!
   305d4:	mov	r9, r2
   305d8:	cmp	r2, r5
   305dc:	bgt	305c4 <fputs@plt+0x1f42c>
   305e0:	str	r2, [sp]
   305e4:	ldr	r1, [sl, r4, lsl #2]
   305e8:	mov	r0, r8
   305ec:	bl	10ec8 <memcmp@plt>
   305f0:	cmp	r0, #0
   305f4:	bne	305c4 <fputs@plt+0x1f42c>
   305f8:	cmp	r4, r6
   305fc:	bge	30620 <fputs@plt+0x1f488>
   30600:	ldr	r3, [sp]
   30604:	add	r8, r8, r3
   30608:	sub	r5, r5, r9
   3060c:	cmp	r5, #0
   30610:	ble	3068c <fputs@plt+0x1f4f4>
   30614:	sub	r7, fp, #1
   30618:	mov	r4, #0
   3061c:	b	305d0 <fputs@plt+0x1f438>
   30620:	ldr	r3, [sp, #12]
   30624:	tst	r3, #2
   30628:	beq	3068c <fputs@plt+0x1f4f4>
   3062c:	cmp	r5, #0
   30630:	bgt	3067c <fputs@plt+0x1f4e4>
   30634:	b	3068c <fputs@plt+0x1f4f4>
   30638:	add	r4, r4, #1
   3063c:	cmp	r4, r6
   30640:	bge	3068c <fputs@plt+0x1f4f4>
   30644:	ldrb	r2, [r7, #1]!
   30648:	cmp	r2, r5
   3064c:	bgt	30638 <fputs@plt+0x1f4a0>
   30650:	sub	r9, r5, r2
   30654:	ldr	r1, [sl, r4, lsl #2]
   30658:	add	r0, r8, r9
   3065c:	bl	10ec8 <memcmp@plt>
   30660:	cmp	r0, #0
   30664:	bne	30638 <fputs@plt+0x1f4a0>
   30668:	cmp	r4, r6
   3066c:	bge	3068c <fputs@plt+0x1f4f4>
   30670:	mov	r5, r9
   30674:	cmp	r9, #0
   30678:	ble	30688 <fputs@plt+0x1f4f0>
   3067c:	sub	r7, fp, #1
   30680:	mov	r4, #0
   30684:	b	30644 <fputs@plt+0x1f4ac>
   30688:	mov	r5, r9
   3068c:	ldr	r3, [sp, #8]
   30690:	cmp	r3, #0
   30694:	beq	306a0 <fputs@plt+0x1f508>
   30698:	mov	r0, sl
   3069c:	bl	1fb70 <fputs@plt+0xe9d8>
   306a0:	mvn	r3, #0
   306a4:	mov	r2, r5
   306a8:	mov	r1, r8
   306ac:	ldr	r0, [sp, #4]
   306b0:	bl	29f70 <fputs@plt+0x18dd8>
   306b4:	add	sp, sp, #20
   306b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   306bc:			; <UNDEFINED> instruction: 0x000813b0
   306c0:	andeq	r2, r8, r0, asr r1
   306c4:	push	{r4, lr}
   306c8:	mov	r4, r0
   306cc:	ldr	r0, [r2]
   306d0:	bl	2ec10 <fputs@plt+0x1da78>
   306d4:	cmp	r0, #0
   306d8:	popeq	{r4, pc}
   306dc:	bl	270f0 <fputs@plt+0x15f58>
   306e0:	mov	r1, r0
   306e4:	mov	r0, r4
   306e8:	bl	27524 <fputs@plt+0x1638c>
   306ec:	pop	{r4, pc}
   306f0:	push	{r4, lr}
   306f4:	mov	r1, #2
   306f8:	bl	2ebbc <fputs@plt+0x1da24>
   306fc:	pop	{r4, pc}
   30700:	push	{r4, r5, r6, lr}
   30704:	mov	r5, r0
   30708:	bl	21af0 <fputs@plt+0x10958>
   3070c:	bl	306f0 <fputs@plt+0x1f558>
   30710:	mov	r4, r0
   30714:	mov	r0, r5
   30718:	bl	21ad0 <fputs@plt+0x10938>
   3071c:	mov	r0, r4
   30720:	pop	{r4, r5, r6, pc}
   30724:	push	{r4, lr}
   30728:	mov	r1, #3
   3072c:	bl	2ebbc <fputs@plt+0x1da24>
   30730:	pop	{r4, pc}
   30734:	push	{r4, lr}
   30738:	mov	r1, #2
   3073c:	bl	2ebbc <fputs@plt+0x1da24>
   30740:	pop	{r4, pc}
   30744:	push	{r4, r5, r6, r7, r8, lr}
   30748:	sub	sp, sp, #88	; 0x58
   3074c:	mov	r4, r1
   30750:	mov	r5, r2
   30754:	mov	r7, r3
   30758:	ldrb	r2, [r0, #10]
   3075c:	ldrb	r3, [r5, #4]
   30760:	cmp	r2, r3
   30764:	beq	3083c <fputs@plt+0x1f6a4>
   30768:	ldr	r2, [r0, #32]
   3076c:	mov	r1, #1
   30770:	strh	r1, [sp, #16]
   30774:	str	r2, [sp, #40]	; 0x28
   30778:	mov	r3, #0
   3077c:	str	r3, [sp, #32]
   30780:	strh	r1, [sp, #56]	; 0x38
   30784:	str	r2, [sp, #80]	; 0x50
   30788:	str	r3, [sp, #72]	; 0x48
   3078c:	mov	r2, #4096	; 0x1000
   30790:	mov	r1, r0
   30794:	add	r0, sp, #8
   30798:	bl	21c40 <fputs@plt+0x10aa8>
   3079c:	mov	r2, #4096	; 0x1000
   307a0:	mov	r1, r4
   307a4:	add	r0, sp, #48	; 0x30
   307a8:	bl	21c40 <fputs@plt+0x10aa8>
   307ac:	ldrb	r1, [r5, #4]
   307b0:	add	r0, sp, #8
   307b4:	bl	2ebbc <fputs@plt+0x1da24>
   307b8:	subs	r4, r0, #0
   307bc:	ldrne	r8, [sp, #20]
   307c0:	moveq	r8, #0
   307c4:	ldrb	r1, [r5, #4]
   307c8:	add	r0, sp, #48	; 0x30
   307cc:	bl	2ebbc <fputs@plt+0x1da24>
   307d0:	subs	r6, r0, #0
   307d4:	ldrne	r3, [sp, #60]	; 0x3c
   307d8:	moveq	r3, #0
   307dc:	ldr	r0, [r5, #8]
   307e0:	str	r6, [sp]
   307e4:	ldr	r5, [r5, #12]
   307e8:	mov	r2, r4
   307ec:	mov	r1, r8
   307f0:	blx	r5
   307f4:	mov	r5, r0
   307f8:	cmp	r6, #0
   307fc:	cmpne	r4, #0
   30800:	moveq	r4, #1
   30804:	movne	r4, #0
   30808:	cmp	r7, #0
   3080c:	moveq	r4, #0
   30810:	andne	r4, r4, #1
   30814:	cmp	r4, #0
   30818:	movne	r3, #7
   3081c:	strbne	r3, [r7]
   30820:	add	r0, sp, #8
   30824:	bl	21754 <fputs@plt+0x105bc>
   30828:	add	r0, sp, #48	; 0x30
   3082c:	bl	21754 <fputs@plt+0x105bc>
   30830:	mov	r0, r5
   30834:	add	sp, sp, #88	; 0x58
   30838:	pop	{r4, r5, r6, r7, r8, pc}
   3083c:	ldr	r3, [r1, #12]
   30840:	ldr	r2, [r0, #16]
   30844:	ldr	r1, [r0, #12]
   30848:	ldr	r0, [r5, #8]
   3084c:	ldr	ip, [r4, #16]
   30850:	str	ip, [sp]
   30854:	ldr	r4, [r5, #12]
   30858:	blx	r4
   3085c:	mov	r5, r0
   30860:	b	30830 <fputs@plt+0x1f698>
   30864:	push	{r4, lr}
   30868:	ldrh	ip, [r0, #8]
   3086c:	ldrh	r3, [r1, #8]
   30870:	orr	lr, ip, r3
   30874:	tst	lr, #1
   30878:	bne	308b8 <fputs@plt+0x1f720>
   3087c:	tst	lr, #12
   30880:	beq	30934 <fputs@plt+0x1f79c>
   30884:	and	r2, ip, r3
   30888:	tst	r2, #4
   3088c:	beq	308c8 <fputs@plt+0x1f730>
   30890:	ldrd	r2, [r0]
   30894:	ldrd	r0, [r1]
   30898:	cmp	r2, r0
   3089c:	sbcs	ip, r3, r1
   308a0:	blt	30968 <fputs@plt+0x1f7d0>
   308a4:	cmp	r0, r2
   308a8:	sbcs	r3, r1, r3
   308ac:	movlt	r0, #1
   308b0:	movge	r0, #0
   308b4:	pop	{r4, pc}
   308b8:	and	r3, r3, #1
   308bc:	and	r0, ip, #1
   308c0:	sub	r0, r3, r0
   308c4:	pop	{r4, pc}
   308c8:	tst	r2, #8
   308cc:	beq	308f0 <fputs@plt+0x1f758>
   308d0:	vldr	d6, [r0]
   308d4:	vldr	d7, [r1]
   308d8:	vcmpe.f64	d6, d7
   308dc:	vmrs	APSR_nzcv, fpscr
   308e0:	bmi	30970 <fputs@plt+0x1f7d8>
   308e4:	movgt	r0, #1
   308e8:	movle	r0, #0
   308ec:	pop	{r4, pc}
   308f0:	tst	ip, #4
   308f4:	beq	30910 <fputs@plt+0x1f778>
   308f8:	tst	r3, #8
   308fc:	beq	30978 <fputs@plt+0x1f7e0>
   30900:	vldr	d0, [r1]
   30904:	ldrd	r0, [r0]
   30908:	bl	172ec <fputs@plt+0x6154>
   3090c:	pop	{r4, pc}
   30910:	tst	ip, #8
   30914:	beq	30980 <fputs@plt+0x1f7e8>
   30918:	tst	r3, #4
   3091c:	beq	30988 <fputs@plt+0x1f7f0>
   30920:	vldr	d0, [r0]
   30924:	ldrd	r0, [r1]
   30928:	bl	172ec <fputs@plt+0x6154>
   3092c:	rsb	r0, r0, #0
   30930:	pop	{r4, pc}
   30934:	tst	lr, #2
   30938:	beq	30960 <fputs@plt+0x1f7c8>
   3093c:	tst	ip, #2
   30940:	beq	30990 <fputs@plt+0x1f7f8>
   30944:	tst	r3, #2
   30948:	beq	30998 <fputs@plt+0x1f800>
   3094c:	cmp	r2, #0
   30950:	beq	30960 <fputs@plt+0x1f7c8>
   30954:	mov	r3, #0
   30958:	bl	30744 <fputs@plt+0x1f5ac>
   3095c:	pop	{r4, pc}
   30960:	bl	1e41c <fputs@plt+0xd284>
   30964:	pop	{r4, pc}
   30968:	mvn	r0, #0
   3096c:	pop	{r4, pc}
   30970:	mvn	r0, #0
   30974:	pop	{r4, pc}
   30978:	mvn	r0, #0
   3097c:	pop	{r4, pc}
   30980:	mov	r0, #1
   30984:	pop	{r4, pc}
   30988:	mvn	r0, #0
   3098c:	pop	{r4, pc}
   30990:	mov	r0, #1
   30994:	pop	{r4, pc}
   30998:	mvn	r0, #0
   3099c:	pop	{r4, pc}
   309a0:	push	{r4, r5, r6, lr}
   309a4:	mov	r4, r0
   309a8:	mov	r5, r2
   309ac:	ldr	r2, [r0, #12]
   309b0:	ldr	r3, [r0, #16]
   309b4:	ldr	r2, [r2, #4]
   309b8:	add	r3, r3, r3, lsl #2
   309bc:	add	r3, r2, r3, lsl #2
   309c0:	ldr	r2, [r3, #-4]
   309c4:	ldr	r1, [r5, #4]
   309c8:	ldr	r0, [r5]
   309cc:	bl	30864 <fputs@plt+0x1f6cc>
   309d0:	cmp	r0, #0
   309d4:	popeq	{r4, r5, r6, pc}
   309d8:	ldr	r1, [r5]
   309dc:	mov	r0, r4
   309e0:	bl	2ac84 <fputs@plt+0x19aec>
   309e4:	pop	{r4, r5, r6, pc}
   309e8:	push	{r4, r5, r6, r7, r8, lr}
   309ec:	mov	r6, r0
   309f0:	mov	r5, r2
   309f4:	ldr	r7, [r2]
   309f8:	mov	r1, #40	; 0x28
   309fc:	bl	29380 <fputs@plt+0x181e8>
   30a00:	subs	r4, r0, #0
   30a04:	popeq	{r4, r5, r6, r7, r8, pc}
   30a08:	ldr	r3, [r5]
   30a0c:	ldrh	r3, [r3, #8]
   30a10:	and	r2, r3, #31
   30a14:	ldr	r3, [pc, #192]	; 30adc <fputs@plt+0x1f944>
   30a18:	add	r3, r3, r2
   30a1c:	ldrb	r3, [r3, #3076]	; 0xc04
   30a20:	cmp	r3, #5
   30a24:	beq	30aa0 <fputs@plt+0x1f908>
   30a28:	ldrh	r3, [r4, #8]
   30a2c:	cmp	r3, #0
   30a30:	beq	30ac0 <fputs@plt+0x1f928>
   30a34:	ldr	r3, [r6, #4]
   30a38:	ldr	r5, [r3, #4]
   30a3c:	ldr	r2, [r6, #12]
   30a40:	ldr	r3, [r6, #16]
   30a44:	ldr	r2, [r2, #4]
   30a48:	add	r3, r3, r3, lsl #2
   30a4c:	add	r3, r2, r3, lsl #2
   30a50:	ldr	r2, [r3, #-4]
   30a54:	mov	r1, r7
   30a58:	mov	r0, r4
   30a5c:	bl	30864 <fputs@plt+0x1f6cc>
   30a60:	lsr	r3, r0, #31
   30a64:	cmp	r5, #0
   30a68:	moveq	r3, #0
   30a6c:	andne	r3, r3, #1
   30a70:	cmp	r3, #0
   30a74:	bne	30a90 <fputs@plt+0x1f8f8>
   30a78:	clz	r5, r5
   30a7c:	lsr	r5, r5, #5
   30a80:	cmp	r0, #0
   30a84:	movle	r5, #0
   30a88:	cmp	r5, #0
   30a8c:	beq	30ab4 <fputs@plt+0x1f91c>
   30a90:	mov	r1, r7
   30a94:	mov	r0, r4
   30a98:	bl	2abe8 <fputs@plt+0x19a50>
   30a9c:	pop	{r4, r5, r6, r7, r8, pc}
   30aa0:	ldrh	r3, [r4, #8]
   30aa4:	cmp	r3, #0
   30aa8:	movne	r3, #1
   30aac:	strbne	r3, [r6, #24]
   30ab0:	pop	{r4, r5, r6, r7, r8, pc}
   30ab4:	mov	r3, #1
   30ab8:	strb	r3, [r6, #24]
   30abc:	pop	{r4, r5, r6, r7, r8, pc}
   30ac0:	ldr	r3, [r6]
   30ac4:	ldr	r3, [r3, #32]
   30ac8:	str	r3, [r4, #32]
   30acc:	mov	r1, r7
   30ad0:	mov	r0, r4
   30ad4:	bl	2abe8 <fputs@plt+0x19a50>
   30ad8:	pop	{r4, r5, r6, r7, r8, pc}
   30adc:			; <UNDEFINED> instruction: 0x000813b0
   30ae0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30ae4:	ldr	r3, [r2]
   30ae8:	ldrh	r3, [r3, #8]
   30aec:	and	ip, r3, #31
   30af0:	ldr	r3, [pc, #204]	; 30bc4 <fputs@plt+0x1fa2c>
   30af4:	add	r3, r3, ip
   30af8:	ldrb	r3, [r3, #3076]	; 0xc04
   30afc:	cmp	r3, #5
   30b00:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30b04:	mov	r6, r2
   30b08:	mov	r7, r1
   30b0c:	mov	fp, r0
   30b10:	cmp	r1, #1
   30b14:	ble	30bb0 <fputs@plt+0x1fa18>
   30b18:	ldr	r1, [r2, #4]
   30b1c:	ldrh	r3, [r1, #8]
   30b20:	and	r2, r3, #31
   30b24:	ldr	r3, [pc, #152]	; 30bc4 <fputs@plt+0x1fa2c>
   30b28:	add	r3, r3, r2
   30b2c:	ldrb	r3, [r3, #3076]	; 0xc04
   30b30:	cmp	r3, #5
   30b34:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30b38:	ldr	r3, [r0, #4]
   30b3c:	ldr	r9, [r3, #4]
   30b40:	ldr	r2, [r0, #12]
   30b44:	ldr	r3, [r0, #16]
   30b48:	ldr	r2, [r2, #4]
   30b4c:	add	r3, r3, r3, lsl #2
   30b50:	add	r3, r2, r3, lsl #2
   30b54:	ldr	r8, [r3, #-4]
   30b58:	mov	r5, #0
   30b5c:	mov	r4, #1
   30b60:	ldr	sl, [pc, #92]	; 30bc4 <fputs@plt+0x1fa2c>
   30b64:	mov	r2, r8
   30b68:	ldr	r0, [r6, r5, lsl #2]
   30b6c:	bl	30864 <fputs@plt+0x1f6cc>
   30b70:	adds	r3, r9, #0
   30b74:	mvnne	r3, #0
   30b78:	eor	r0, r0, r3
   30b7c:	cmp	r0, #0
   30b80:	movge	r5, r4
   30b84:	add	r4, r4, #1
   30b88:	cmp	r7, r4
   30b8c:	beq	30bb4 <fputs@plt+0x1fa1c>
   30b90:	ldr	r1, [r6, r4, lsl #2]
   30b94:	ldrh	r3, [r1, #8]
   30b98:	and	r3, r3, #31
   30b9c:	add	r3, sl, r3
   30ba0:	ldrb	r3, [r3, #3076]	; 0xc04
   30ba4:	cmp	r3, #5
   30ba8:	bne	30b64 <fputs@plt+0x1f9cc>
   30bac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30bb0:	mov	r5, #0
   30bb4:	ldr	r1, [r6, r5, lsl #2]
   30bb8:	mov	r0, fp
   30bbc:	bl	2ac84 <fputs@plt+0x19aec>
   30bc0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30bc4:			; <UNDEFINED> instruction: 0x000813b0
   30bc8:	push	{r4, lr}
   30bcc:	mov	r4, r0
   30bd0:	cmp	r1, #66	; 0x42
   30bd4:	bls	30c08 <fputs@plt+0x1fa70>
   30bd8:	ldrh	r3, [r0, #8]
   30bdc:	tst	r3, #4
   30be0:	popne	{r4, pc}
   30be4:	tst	r3, #8
   30be8:	bne	30c00 <fputs@plt+0x1fa68>
   30bec:	tst	r3, #2
   30bf0:	popeq	{r4, pc}
   30bf4:	mov	r1, #1
   30bf8:	bl	1e818 <fputs@plt+0xd680>
   30bfc:	pop	{r4, pc}
   30c00:	bl	1e6f4 <fputs@plt+0xd55c>
   30c04:	pop	{r4, pc}
   30c08:	mov	r3, r2
   30c0c:	cmp	r1, #66	; 0x42
   30c10:	popne	{r4, pc}
   30c14:	ldrh	r2, [r0, #8]
   30c18:	tst	r2, #2
   30c1c:	bne	30c28 <fputs@plt+0x1fa90>
   30c20:	tst	r2, #12
   30c24:	bne	30c38 <fputs@plt+0x1faa0>
   30c28:	ldrh	r3, [r4, #8]
   30c2c:	bic	r3, r3, #12
   30c30:	strh	r3, [r4, #8]
   30c34:	pop	{r4, pc}
   30c38:	mov	r2, #1
   30c3c:	mov	r1, r3
   30c40:	bl	2e960 <fputs@plt+0x1d7c8>
   30c44:	b	30c28 <fputs@plt+0x1fa90>
   30c48:	ldrh	r3, [r0, #8]
   30c4c:	tst	r3, #1
   30c50:	bxne	lr
   30c54:	push	{r4, lr}
   30c58:	mov	r4, r0
   30c5c:	sub	r1, r1, #65	; 0x41
   30c60:	cmp	r1, #4
   30c64:	ldrls	pc, [pc, r1, lsl #2]
   30c68:	b	30ce0 <fputs@plt+0x1fb48>
   30c6c:	andeq	r0, r3, r0, lsl #25
   30c70:	andeq	r0, r3, r0, ror #25
   30c74:			; <UNDEFINED> instruction: 0x00030cb4
   30c78:			; <UNDEFINED> instruction: 0x00030cbc
   30c7c:	andeq	r0, r3, r4, asr #25
   30c80:	tst	r3, #16
   30c84:	beq	30c98 <fputs@plt+0x1fb00>
   30c88:	ldr	r2, [pc, #124]	; 30d0c <fputs@plt+0x1fb74>
   30c8c:	and	r2, r2, r3
   30c90:	strh	r2, [r0, #8]
   30c94:	pop	{r4, pc}
   30c98:	mov	r1, #66	; 0x42
   30c9c:	bl	30bc8 <fputs@plt+0x1fa30>
   30ca0:	ldrh	r3, [r4, #8]
   30ca4:	and	r3, r3, #15872	; 0x3e00
   30ca8:	orr	r3, r3, #16
   30cac:	strh	r3, [r4, #8]
   30cb0:	pop	{r4, pc}
   30cb4:	bl	1e798 <fputs@plt+0xd600>
   30cb8:	pop	{r4, pc}
   30cbc:	bl	170c8 <fputs@plt+0x5f30>
   30cc0:	pop	{r4, pc}
   30cc4:	bl	17050 <fputs@plt+0x5eb8>
   30cc8:	vstr	d0, [r4]
   30ccc:	ldrh	r3, [r4, #8]
   30cd0:	and	r3, r3, #15872	; 0x3e00
   30cd4:	orr	r3, r3, #8
   30cd8:	strh	r3, [r4, #8]
   30cdc:	pop	{r4, pc}
   30ce0:	asr	r1, r3, #3
   30ce4:	and	r1, r1, #2
   30ce8:	orr	r3, r1, r3
   30cec:	strh	r3, [r0, #8]
   30cf0:	mov	r1, #66	; 0x42
   30cf4:	bl	30bc8 <fputs@plt+0x1fa30>
   30cf8:	ldrh	r3, [r4, #8]
   30cfc:	bic	r3, r3, #16384	; 0x4000
   30d00:	bic	r3, r3, #28
   30d04:	strh	r3, [r4, #8]
   30d08:	pop	{r4, pc}
   30d0c:	andeq	r7, r0, r0, lsl lr
   30d10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30d14:	sub	sp, sp, #20
   30d18:	str	r0, [sp, #12]
   30d1c:	ldr	r0, [r2]
   30d20:	bl	2ec54 <fputs@plt+0x1dabc>
   30d24:	mov	r8, r0
   30d28:	ldr	r0, [r0, #12]
   30d2c:	add	r0, r0, #1
   30d30:	add	r0, r0, r0, lsl #2
   30d34:	add	r0, r0, r0, lsl #2
   30d38:	asr	r1, r0, #31
   30d3c:	bl	1c2dc <fputs@plt+0xb144>
   30d40:	subs	r9, r0, #0
   30d44:	beq	30e0c <fputs@plt+0x1fc74>
   30d48:	ldr	r3, [r8]
   30d4c:	str	r3, [sp]
   30d50:	mov	r3, #0
   30d54:	str	r3, [sp, #4]
   30d58:	ldr	r2, [pc, #184]	; 30e18 <fputs@plt+0x1fc80>
   30d5c:	mov	r1, r9
   30d60:	mov	r0, #24
   30d64:	bl	2e934 <fputs@plt+0x1d79c>
   30d68:	mov	r0, r9
   30d6c:	bl	1b3e0 <fputs@plt+0xa248>
   30d70:	add	r6, r9, r0
   30d74:	ldr	r3, [r8, #12]
   30d78:	cmp	r3, #0
   30d7c:	ble	30df0 <fputs@plt+0x1fc58>
   30d80:	mov	r7, #0
   30d84:	ldr	sl, [pc, #144]	; 30e1c <fputs@plt+0x1fc84>
   30d88:	mov	fp, #24
   30d8c:	ldr	r3, [r8, #24]
   30d90:	ldr	r4, [r3, r7, lsl #2]
   30d94:	add	r4, r4, #1
   30d98:	mov	r5, #0
   30d9c:	ldr	r0, [r8]
   30da0:	mov	r1, #0
   30da4:	subs	r0, r0, #1
   30da8:	sbc	r1, r1, #0
   30dac:	mov	r2, r4
   30db0:	mov	r3, r5
   30db4:	adds	r0, r0, r4
   30db8:	adc	r1, r1, r5
   30dbc:	bl	7e3d8 <fputs@plt+0x6d240>
   30dc0:	strd	r0, [sp]
   30dc4:	mov	r2, sl
   30dc8:	mov	r1, r6
   30dcc:	mov	r0, fp
   30dd0:	bl	2e934 <fputs@plt+0x1d79c>
   30dd4:	mov	r0, r6
   30dd8:	bl	1b3e0 <fputs@plt+0xa248>
   30ddc:	add	r6, r6, r0
   30de0:	add	r7, r7, #1
   30de4:	ldr	r3, [r8, #12]
   30de8:	cmp	r3, r7
   30dec:	bgt	30d8c <fputs@plt+0x1fbf4>
   30df0:	ldr	r3, [pc, #40]	; 30e20 <fputs@plt+0x1fc88>
   30df4:	mvn	r2, #0
   30df8:	mov	r1, r9
   30dfc:	ldr	r0, [sp, #12]
   30e00:	bl	29f70 <fputs@plt+0x18dd8>
   30e04:	add	sp, sp, #20
   30e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e0c:	ldr	r0, [sp, #12]
   30e10:	bl	27664 <fputs@plt+0x164cc>
   30e14:	b	30e04 <fputs@plt+0x1fc6c>
   30e18:	andeq	r4, r8, r4, ror #28
   30e1c:	andeq	r4, r8, ip, ror #28
   30e20:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   30e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30e28:	vpush	{d8-d9}
   30e2c:	sub	sp, sp, #228	; 0xe4
   30e30:	subs	r6, r1, #0
   30e34:	bne	30e44 <fputs@plt+0x1fcac>
   30e38:	add	sp, sp, #228	; 0xe4
   30e3c:	vpop	{d8-d9}
   30e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e44:	mov	r5, r2
   30e48:	mov	r9, r0
   30e4c:	ldr	r0, [r2]
   30e50:	bl	2ec10 <fputs@plt+0x1da78>
   30e54:	subs	r4, r0, #0
   30e58:	beq	30e38 <fputs@plt+0x1fca0>
   30e5c:	add	r3, sp, #176	; 0xb0
   30e60:	add	r2, r5, #4
   30e64:	sub	r1, r6, #1
   30e68:	mov	r0, r9
   30e6c:	bl	2ef74 <fputs@plt+0x1dddc>
   30e70:	cmp	r0, #0
   30e74:	bne	30e38 <fputs@plt+0x1fca0>
   30e78:	ldrb	r1, [r4]
   30e7c:	cmp	r1, #0
   30e80:	beq	31570 <fputs@plt+0x203d8>
   30e84:	mov	r3, #0
   30e88:	mov	r6, #1
   30e8c:	mov	r7, #0
   30e90:	b	30eb4 <fputs@plt+0x1fd1c>
   30e94:	adds	r6, r6, #1
   30e98:	adc	r7, r7, #0
   30e9c:	add	r3, r3, #1
   30ea0:	adds	r6, r6, #1
   30ea4:	adc	r7, r7, #0
   30ea8:	ldrb	r1, [r4, r3]
   30eac:	cmp	r1, #0
   30eb0:	beq	31050 <fputs@plt+0x1feb8>
   30eb4:	cmp	r1, #37	; 0x25
   30eb8:	bne	30e9c <fputs@plt+0x1fd04>
   30ebc:	add	r3, r3, #1
   30ec0:	ldrb	r2, [r4, r3]
   30ec4:	sub	r2, r2, #37	; 0x25
   30ec8:	cmp	r2, #82	; 0x52
   30ecc:	ldrls	pc, [pc, r2, lsl #2]
   30ed0:	b	30e38 <fputs@plt+0x1fca0>
   30ed4:	muleq	r3, ip, lr
   30ed8:	andeq	r0, r3, r8, lsr lr
   30edc:	andeq	r0, r3, r8, lsr lr
   30ee0:	andeq	r0, r3, r8, lsr lr
   30ee4:	andeq	r0, r3, r8, lsr lr
   30ee8:	andeq	r0, r3, r8, lsr lr
   30eec:	andeq	r0, r3, r8, lsr lr
   30ef0:	andeq	r0, r3, r8, lsr lr
   30ef4:	andeq	r0, r3, r8, lsr lr
   30ef8:	andeq	r0, r3, r8, lsr lr
   30efc:	andeq	r0, r3, r8, lsr lr
   30f00:	andeq	r0, r3, r8, lsr lr
   30f04:	andeq	r0, r3, r8, lsr lr
   30f08:	andeq	r0, r3, r8, lsr lr
   30f0c:	andeq	r0, r3, r8, lsr lr
   30f10:	andeq	r0, r3, r8, lsr lr
   30f14:	andeq	r0, r3, r8, lsr lr
   30f18:	andeq	r0, r3, r8, lsr lr
   30f1c:	andeq	r0, r3, r8, lsr lr
   30f20:	andeq	r0, r3, r8, lsr lr
   30f24:	andeq	r0, r3, r8, lsr lr
   30f28:	andeq	r0, r3, r8, lsr lr
   30f2c:	andeq	r0, r3, r8, lsr lr
   30f30:	andeq	r0, r3, r8, lsr lr
   30f34:	andeq	r0, r3, r8, lsr lr
   30f38:	andeq	r0, r3, r8, lsr lr
   30f3c:	andeq	r0, r3, r8, lsr lr
   30f40:	andeq	r0, r3, r8, lsr lr
   30f44:	andeq	r0, r3, r8, lsr lr
   30f48:	andeq	r0, r3, r8, lsr lr
   30f4c:	andeq	r0, r3, r8, lsr lr
   30f50:	andeq	r0, r3, r8, lsr lr
   30f54:	andeq	r0, r3, r8, lsr lr
   30f58:	andeq	r0, r3, r8, lsr lr
   30f5c:	andeq	r0, r3, r8, lsr lr
   30f60:	muleq	r3, r4, lr
   30f64:	andeq	r0, r3, r8, lsr lr
   30f68:	andeq	r1, r3, r4, asr #32
   30f6c:	andeq	r0, r3, r8, lsr lr
   30f70:	andeq	r0, r3, r8, lsr lr
   30f74:	muleq	r3, r4, lr
   30f78:	andeq	r0, r3, r8, lsr lr
   30f7c:	andeq	r0, r3, r8, lsr lr
   30f80:	andeq	r0, r3, r8, lsr lr
   30f84:	andeq	r0, r3, r8, lsr lr
   30f88:	andeq	r0, r3, r8, lsr lr
   30f8c:	muleq	r3, r4, lr
   30f90:	andeq	r0, r3, r8, lsr lr
   30f94:	andeq	r0, r3, r8, lsr lr
   30f98:	andeq	r0, r3, r8, lsr lr
   30f9c:	muleq	r3, r4, lr
   30fa0:	andeq	r0, r3, r8, lsr lr
   30fa4:	andeq	r1, r3, r8, lsr r0
   30fa8:	andeq	r0, r3, r8, lsr lr
   30fac:	andeq	r0, r3, r8, lsr lr
   30fb0:	andeq	r0, r3, r8, lsr lr
   30fb4:	andeq	r0, r3, r8, lsr lr
   30fb8:	andeq	r0, r3, r8, lsr lr
   30fbc:	andeq	r0, r3, r8, lsr lr
   30fc0:	andeq	r0, r3, r8, lsr lr
   30fc4:	andeq	r0, r3, r8, lsr lr
   30fc8:	andeq	r0, r3, r8, lsr lr
   30fcc:	andeq	r0, r3, r8, lsr lr
   30fd0:	muleq	r3, r4, lr
   30fd4:	andeq	r0, r3, r8, lsr lr
   30fd8:	andeq	r1, r3, r0, lsr #32
   30fdc:	andeq	r0, r3, r8, lsr lr
   30fe0:	andeq	r0, r3, r8, lsr lr
   30fe4:	andeq	r0, r3, r8, lsr lr
   30fe8:	andeq	r1, r3, ip, lsr #32
   30fec:	andeq	r0, r3, r8, lsr lr
   30ff0:	andeq	r0, r3, r8, lsr lr
   30ff4:	muleq	r3, r4, lr
   30ff8:	andeq	r0, r3, r8, lsr lr
   30ffc:	andeq	r0, r3, r8, lsr lr
   31000:	andeq	r0, r3, r8, lsr lr
   31004:	andeq	r0, r3, r8, lsr lr
   31008:	andeq	r0, r3, r8, lsr lr
   3100c:	andeq	r1, r3, r4, asr #32
   31010:	andeq	r0, r3, r8, lsr lr
   31014:	andeq	r0, r3, r8, lsr lr
   31018:	andeq	r0, r3, r8, lsr lr
   3101c:	muleq	r3, ip, lr
   31020:	adds	r6, r6, #8
   31024:	adc	r7, r7, #0
   31028:	b	30e9c <fputs@plt+0x1fd04>
   3102c:	adds	r6, r6, #3
   31030:	adc	r7, r7, #0
   31034:	b	30e9c <fputs@plt+0x1fd04>
   31038:	adds	r6, r6, #8
   3103c:	adc	r7, r7, #0
   31040:	b	30e9c <fputs@plt+0x1fd04>
   31044:	adds	r6, r6, #50	; 0x32
   31048:	adc	r7, r7, #0
   3104c:	b	30e9c <fputs@plt+0x1fd04>
   31050:	cmp	r7, #0
   31054:	cmpeq	r6, #99	; 0x63
   31058:	bls	3153c <fputs@plt+0x203a4>
   3105c:	ldr	r3, [r9]
   31060:	ldr	r0, [r3, #32]
   31064:	ldr	r2, [r0, #92]	; 0x5c
   31068:	asr	r3, r2, #31
   3106c:	cmp	r7, r3
   31070:	cmpeq	r6, r2
   31074:	bls	31084 <fputs@plt+0x1feec>
   31078:	mov	r0, r9
   3107c:	bl	29dc0 <fputs@plt+0x18c28>
   31080:	b	30e38 <fputs@plt+0x1fca0>
   31084:	mov	r2, r6
   31088:	asr	r3, r6, #31
   3108c:	bl	13b5c <fputs@plt+0x29c4>
   31090:	subs	fp, r0, #0
   31094:	beq	310d4 <fputs@plt+0x1ff3c>
   31098:	add	r0, sp, #176	; 0xb0
   3109c:	bl	132c0 <fputs@plt+0x2128>
   310a0:	add	r0, sp, #176	; 0xb0
   310a4:	bl	136b0 <fputs@plt+0x2518>
   310a8:	ldrb	r3, [r4]
   310ac:	cmp	r3, #0
   310b0:	beq	3150c <fputs@plt+0x20374>
   310b4:	mov	sl, #0
   310b8:	mov	r5, sl
   310bc:	ldr	r7, [pc, #1004]	; 314b0 <fputs@plt+0x20318>
   310c0:	vldr	d9, [pc, #960]	; 31488 <fputs@plt+0x202f0>
   310c4:	ldr	r8, [pc, #1000]	; 314b4 <fputs@plt+0x2031c>
   310c8:	vldr	d8, [pc, #960]	; 31490 <fputs@plt+0x202f8>
   310cc:	str	r7, [sp, #16]
   310d0:	b	311e0 <fputs@plt+0x20048>
   310d4:	mov	r0, r9
   310d8:	bl	27664 <fputs@plt+0x164cc>
   310dc:	b	30e38 <fputs@plt+0x1fca0>
   310e0:	add	r5, r5, #1
   310e4:	ldrb	r3, [r4, r5]
   310e8:	sub	r3, r3, #72	; 0x48
   310ec:	cmp	r3, #47	; 0x2f
   310f0:	ldrls	pc, [pc, r3, lsl #2]
   310f4:	b	314fc <fputs@plt+0x20364>
   310f8:	andeq	r1, r3, ip, lsr #4
   310fc:	strdeq	r1, [r3], -ip
   31100:	andeq	r1, r3, r8, asr r3
   31104:	strdeq	r1, [r3], -ip
   31108:	strdeq	r1, [r3], -ip
   3110c:	andeq	r1, r3, ip, lsr #7
   31110:	strdeq	r1, [r3], -ip
   31114:	strdeq	r1, [r3], -ip
   31118:	strdeq	r1, [r3], -ip
   3111c:	strdeq	r1, [r3], -ip
   31120:	strdeq	r1, [r3], -ip
   31124:	andeq	r1, r3, r8, lsl r4
   31128:	strdeq	r1, [r3], -ip
   3112c:	strdeq	r1, [r3], -ip
   31130:	strdeq	r1, [r3], -ip
   31134:	andeq	r1, r3, r8, asr #4
   31138:	strdeq	r1, [r3], -ip
   3113c:	ldrdeq	r1, [r3], -r4
   31140:	strdeq	r1, [r3], -ip
   31144:	strdeq	r1, [r3], -ip
   31148:	strdeq	r1, [r3], -ip
   3114c:	strdeq	r1, [r3], -ip
   31150:	strdeq	r1, [r3], -ip
   31154:	strdeq	r1, [r3], -ip
   31158:	strdeq	r1, [r3], -ip
   3115c:	strdeq	r1, [r3], -ip
   31160:	strdeq	r1, [r3], -ip
   31164:	strdeq	r1, [r3], -ip
   31168:			; <UNDEFINED> instruction: 0x000311b8
   3116c:	strdeq	r1, [r3], -ip
   31170:	strdeq	r1, [r3], -r4
   31174:	strdeq	r1, [r3], -ip
   31178:	strdeq	r1, [r3], -ip
   3117c:	strdeq	r1, [r3], -ip
   31180:	andeq	r1, r3, r8, asr #4
   31184:	strdeq	r1, [r3], -ip
   31188:	strdeq	r1, [r3], -ip
   3118c:	muleq	r3, r0, r3
   31190:	strdeq	r1, [r3], -ip
   31194:	strdeq	r1, [r3], -ip
   31198:	strdeq	r1, [r3], -ip
   3119c:	strdeq	r1, [r3], -ip
   311a0:	strdeq	r1, [r3], -ip
   311a4:	andeq	r1, r3, r8, asr #7
   311a8:	strdeq	r1, [r3], -ip
   311ac:	strdeq	r1, [r3], -ip
   311b0:	strdeq	r1, [r3], -ip
   311b4:	andeq	r1, r3, ip, lsr r4
   311b8:	ldr	r3, [sp, #192]	; 0xc0
   311bc:	ldr	r2, [pc, #756]	; 314b8 <fputs@plt+0x20320>
   311c0:	add	r1, fp, sl
   311c4:	mov	r0, #3
   311c8:	bl	2e934 <fputs@plt+0x1d79c>
   311cc:	add	sl, sl, #2
   311d0:	add	r5, r5, #1
   311d4:	ldrb	r3, [r4, r5]
   311d8:	cmp	r3, #0
   311dc:	beq	31510 <fputs@plt+0x20378>
   311e0:	cmp	r3, #37	; 0x25
   311e4:	beq	310e0 <fputs@plt+0x1ff48>
   311e8:	strb	r3, [fp, sl]
   311ec:	add	sl, sl, #1
   311f0:	b	311d0 <fputs@plt+0x20038>
   311f4:	vldr	d7, [sp, #208]	; 0xd0
   311f8:	vcmp.f64	d7, d8
   311fc:	vmrs	APSR_nzcv, fpscr
   31200:	vmovgt.f64	d7, d8
   31204:	add	r6, fp, sl
   31208:	vstr	d7, [sp]
   3120c:	ldr	r2, [pc, #680]	; 314bc <fputs@plt+0x20324>
   31210:	mov	r1, r6
   31214:	mov	r0, #7
   31218:	bl	2e934 <fputs@plt+0x1d79c>
   3121c:	mov	r0, r6
   31220:	bl	1b3e0 <fputs@plt+0xa248>
   31224:	add	sl, sl, r0
   31228:	b	311d0 <fputs@plt+0x20038>
   3122c:	ldr	r3, [sp, #196]	; 0xc4
   31230:	ldr	r2, [pc, #640]	; 314b8 <fputs@plt+0x20320>
   31234:	add	r1, fp, sl
   31238:	mov	r0, #3
   3123c:	bl	2e934 <fputs@plt+0x1d79c>
   31240:	add	sl, sl, #2
   31244:	b	311d0 <fputs@plt+0x20038>
   31248:	add	ip, sp, #24
   3124c:	add	lr, sp, #176	; 0xb0
   31250:	ldm	lr!, {r0, r1, r2, r3}
   31254:	stmia	ip!, {r0, r1, r2, r3}
   31258:	ldm	lr!, {r0, r1, r2, r3}
   3125c:	stmia	ip!, {r0, r1, r2, r3}
   31260:	ldm	lr, {r0, r1, r2, r3}
   31264:	stm	ip, {r0, r1, r2, r3}
   31268:	mov	r3, #0
   3126c:	strb	r3, [sp, #66]	; 0x42
   31270:	mov	r3, #1
   31274:	str	r3, [sp, #36]	; 0x24
   31278:	str	r3, [sp, #40]	; 0x28
   3127c:	add	r0, sp, #24
   31280:	bl	132c0 <fputs@plt+0x2128>
   31284:	ldrd	r2, [sp, #176]	; 0xb0
   31288:	strd	r2, [sp, #8]
   3128c:	ldrd	r0, [sp, #24]
   31290:	subs	r2, r2, r0
   31294:	sbc	r3, r3, r1
   31298:	mov	r0, r2
   3129c:	mov	r1, r3
   312a0:	add	r3, pc, #496	; 0x1f0
   312a4:	ldrd	r2, [r3]
   312a8:	ldr	r6, [pc, #528]	; 314c0 <fputs@plt+0x20328>
   312ac:	mov	r7, #0
   312b0:	adds	r6, r6, r0
   312b4:	adc	r7, r7, r1
   312b8:	mov	r0, r6
   312bc:	mov	r1, r7
   312c0:	bl	7e304 <fputs@plt+0x6d16c>
   312c4:	ldrb	r3, [r4, r5]
   312c8:	cmp	r3, #87	; 0x57
   312cc:	beq	312ec <fputs@plt+0x20154>
   312d0:	add	r3, r0, #1
   312d4:	ldr	r2, [pc, #488]	; 314c4 <fputs@plt+0x2032c>
   312d8:	add	r1, fp, sl
   312dc:	mov	r0, #4
   312e0:	bl	2e934 <fputs@plt+0x1d79c>
   312e4:	add	sl, sl, #3
   312e8:	b	311d0 <fputs@plt+0x20038>
   312ec:	add	r3, r0, #7
   312f0:	str	r3, [sp, #20]
   312f4:	add	r3, pc, #412	; 0x19c
   312f8:	ldrd	r2, [r3]
   312fc:	ldr	r0, [pc, #444]	; 314c0 <fputs@plt+0x20328>
   31300:	mov	r1, #0
   31304:	ldrd	r6, [sp, #8]
   31308:	adds	r6, r6, r0
   3130c:	adc	r7, r7, r1
   31310:	mov	r0, r6
   31314:	mov	r1, r7
   31318:	bl	7e304 <fputs@plt+0x6d16c>
   3131c:	mov	r2, #7
   31320:	mov	r3, #0
   31324:	bl	7e304 <fputs@plt+0x6d16c>
   31328:	ldr	r3, [sp, #20]
   3132c:	sub	r2, r3, r2
   31330:	smull	r1, r3, r8, r2
   31334:	add	r3, r3, r2
   31338:	asr	r2, r2, #31
   3133c:	rsb	r3, r2, r3, asr #2
   31340:	ldr	r2, [pc, #368]	; 314b8 <fputs@plt+0x20320>
   31344:	add	r1, fp, sl
   31348:	mov	r0, #3
   3134c:	bl	2e934 <fputs@plt+0x1d79c>
   31350:	add	sl, sl, #2
   31354:	b	311d0 <fputs@plt+0x20038>
   31358:	add	r6, fp, sl
   3135c:	ldrd	r0, [sp, #176]	; 0xb0
   31360:	bl	7e2a4 <fputs@plt+0x6d10c>
   31364:	vmov	d6, r0, r1
   31368:	vdiv.f64	d7, d6, d9
   3136c:	vstr	d7, [sp]
   31370:	ldr	r2, [pc, #336]	; 314c8 <fputs@plt+0x20330>
   31374:	mov	r1, r6
   31378:	mov	r0, #20
   3137c:	bl	2e934 <fputs@plt+0x1d79c>
   31380:	mov	r0, r6
   31384:	bl	1b3e0 <fputs@plt+0xa248>
   31388:	add	sl, sl, r0
   3138c:	b	311d0 <fputs@plt+0x20038>
   31390:	ldr	r3, [sp, #188]	; 0xbc
   31394:	ldr	r2, [pc, #284]	; 314b8 <fputs@plt+0x20320>
   31398:	add	r1, fp, sl
   3139c:	mov	r0, #3
   313a0:	bl	2e934 <fputs@plt+0x1d79c>
   313a4:	add	sl, sl, #2
   313a8:	b	311d0 <fputs@plt+0x20038>
   313ac:	ldr	r3, [sp, #200]	; 0xc8
   313b0:	ldr	r2, [pc, #256]	; 314b8 <fputs@plt+0x20320>
   313b4:	add	r1, fp, sl
   313b8:	mov	r0, #3
   313bc:	bl	2e934 <fputs@plt+0x1d79c>
   313c0:	add	sl, sl, #2
   313c4:	b	311d0 <fputs@plt+0x20038>
   313c8:	add	r6, fp, sl
   313cc:	mov	r2, #1000	; 0x3e8
   313d0:	mov	r3, #0
   313d4:	ldrd	r0, [sp, #176]	; 0xb0
   313d8:	bl	7e304 <fputs@plt+0x6d16c>
   313dc:	add	r3, pc, #188	; 0xbc
   313e0:	ldrd	r2, [r3]
   313e4:	adds	r2, r2, r0
   313e8:	adc	r3, r3, r1
   313ec:	mov	r0, r2
   313f0:	mov	r1, r3
   313f4:	strd	r0, [sp]
   313f8:	ldr	r2, [pc, #204]	; 314cc <fputs@plt+0x20334>
   313fc:	mov	r1, r6
   31400:	mov	r0, #30
   31404:	bl	2e934 <fputs@plt+0x1d79c>
   31408:	mov	r0, r6
   3140c:	bl	1b3e0 <fputs@plt+0xa248>
   31410:	add	sl, sl, r0
   31414:	b	311d0 <fputs@plt+0x20038>
   31418:	vldr	d7, [sp, #208]	; 0xd0
   3141c:	vcvt.s32.f64	s15, d7
   31420:	vmov	r3, s15
   31424:	ldr	r2, [pc, #140]	; 314b8 <fputs@plt+0x20320>
   31428:	add	r1, fp, sl
   3142c:	mov	r0, #3
   31430:	bl	2e934 <fputs@plt+0x1d79c>
   31434:	add	sl, sl, #2
   31438:	b	311d0 <fputs@plt+0x20038>
   3143c:	add	r3, sl, #1
   31440:	str	r3, [sp, #8]
   31444:	add	r3, pc, #76	; 0x4c
   31448:	ldrd	r2, [r3]
   3144c:	ldrd	r0, [sp, #176]	; 0xb0
   31450:	add	r7, pc, #80	; 0x50
   31454:	ldrd	r6, [r7]
   31458:	adds	r6, r6, r0
   3145c:	adc	r7, r7, r1
   31460:	mov	r0, r6
   31464:	mov	r1, r7
   31468:	bl	7e304 <fputs@plt+0x6d16c>
   3146c:	mov	r2, #7
   31470:	mov	r3, #0
   31474:	bl	7e304 <fputs@plt+0x6d16c>
   31478:	add	r2, r2, #48	; 0x30
   3147c:	strb	r2, [fp, sl]
   31480:	ldr	sl, [sp, #8]
   31484:	b	311d0 <fputs@plt+0x20038>
   31488:	andeq	r0, r0, r0
   3148c:	orrsmi	r9, r4, r0, ror r9
   31490:	blcc	1947d0c <stderr@@GLIBC_2.4+0x18acf9c>
   31494:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   31498:	streq	r5, [r6, #-3072]!	; 0xfffff400
   3149c:	andeq	r0, r0, r0
   314a0:	ldrb	r9, [ip, -r0, asr #13]
   314a4:			; <UNDEFINED> instruction: 0xffffffce
   314a8:	ldreq	r8, [r9, r0, lsl #20]!
   314ac:	andeq	r0, r0, r0
   314b0:	muleq	r8, r4, lr
   314b4:	subls	r2, r9, #-1828716544	; 0x93000000
   314b8:	andeq	r4, r8, r4, ror lr
   314bc:	andeq	r4, r8, ip, ror lr
   314c0:	addseq	r2, r3, #0, 28
   314c4:	andeq	r4, r8, r4, lsl #29
   314c8:	andeq	r4, r8, ip, lsl #29
   314cc:	andeq	r4, r8, ip, lsl #27
   314d0:	andeq	r3, r1, r8, ror r9
   314d4:	add	r6, fp, sl
   314d8:	ldr	r3, [sp, #184]	; 0xb8
   314dc:	ldr	r2, [sp, #16]
   314e0:	mov	r1, r6
   314e4:	mov	r0, #5
   314e8:	bl	2e934 <fputs@plt+0x1d79c>
   314ec:	mov	r0, r6
   314f0:	bl	1b3e0 <fputs@plt+0xa248>
   314f4:	add	sl, sl, r0
   314f8:	b	311d0 <fputs@plt+0x20038>
   314fc:	mov	r3, #37	; 0x25
   31500:	strb	r3, [fp, sl]
   31504:	add	sl, sl, #1
   31508:	b	311d0 <fputs@plt+0x20038>
   3150c:	mov	sl, #0
   31510:	mov	r3, #0
   31514:	strb	r3, [fp, sl]
   31518:	add	r3, sp, #76	; 0x4c
   3151c:	cmp	fp, r3
   31520:	ldr	r3, [pc, #-88]	; 314d0 <fputs@plt+0x20338>
   31524:	mvneq	r3, #0
   31528:	mvn	r2, #0
   3152c:	mov	r1, fp
   31530:	mov	r0, r9
   31534:	bl	29f70 <fputs@plt+0x18dd8>
   31538:	b	30e38 <fputs@plt+0x1fca0>
   3153c:	add	r0, sp, #176	; 0xb0
   31540:	bl	132c0 <fputs@plt+0x2128>
   31544:	add	r0, sp, #176	; 0xb0
   31548:	bl	136b0 <fputs@plt+0x2518>
   3154c:	ldrb	r3, [r4]
   31550:	cmp	r3, #0
   31554:	addne	fp, sp, #76	; 0x4c
   31558:	bne	310b4 <fputs@plt+0x1ff1c>
   3155c:	add	fp, sp, #224	; 0xe0
   31560:	mov	r3, #0
   31564:	strb	r3, [fp, #-148]!	; 0xffffff6c
   31568:	mvn	r3, #0
   3156c:	b	31528 <fputs@plt+0x20390>
   31570:	add	r0, sp, #176	; 0xb0
   31574:	bl	132c0 <fputs@plt+0x2128>
   31578:	add	r0, sp, #176	; 0xb0
   3157c:	bl	136b0 <fputs@plt+0x2518>
   31580:	ldrb	r3, [r4]
   31584:	cmp	r3, #0
   31588:	addne	fp, sp, #76	; 0x4c
   3158c:	bne	310b4 <fputs@plt+0x1ff1c>
   31590:	add	fp, sp, #224	; 0xe0
   31594:	mov	r3, #0
   31598:	strb	r3, [fp, #-148]!	; 0xffffff6c
   3159c:	mvn	r3, #0
   315a0:	b	31528 <fputs@plt+0x20390>
   315a4:	push	{r4, lr}
   315a8:	sub	sp, sp, #176	; 0xb0
   315ac:	mov	r4, r0
   315b0:	add	r3, sp, #128	; 0x80
   315b4:	bl	2ef74 <fputs@plt+0x1dddc>
   315b8:	cmp	r0, #0
   315bc:	beq	315c8 <fputs@plt+0x20430>
   315c0:	add	sp, sp, #176	; 0xb0
   315c4:	pop	{r4, pc}
   315c8:	add	r0, sp, #128	; 0x80
   315cc:	bl	136b0 <fputs@plt+0x2518>
   315d0:	vldr	d7, [sp, #160]	; 0xa0
   315d4:	vcvt.s32.f64	s14, d7
   315d8:	vstr	s14, [sp, #16]
   315dc:	ldr	r3, [sp, #152]	; 0x98
   315e0:	str	r3, [sp, #12]
   315e4:	ldr	r3, [sp, #148]	; 0x94
   315e8:	str	r3, [sp, #8]
   315ec:	ldr	r3, [sp, #144]	; 0x90
   315f0:	str	r3, [sp, #4]
   315f4:	ldr	r3, [sp, #140]	; 0x8c
   315f8:	str	r3, [sp]
   315fc:	ldr	r3, [sp, #136]	; 0x88
   31600:	ldr	r2, [pc, #32]	; 31628 <fputs@plt+0x20490>
   31604:	add	r1, sp, #28
   31608:	mov	r0, #100	; 0x64
   3160c:	bl	2e934 <fputs@plt+0x1d79c>
   31610:	mvn	r3, #0
   31614:	mov	r2, r3
   31618:	add	r1, sp, #28
   3161c:	mov	r0, r4
   31620:	bl	29f70 <fputs@plt+0x18dd8>
   31624:	b	315c0 <fputs@plt+0x20428>
   31628:	muleq	r8, ip, lr
   3162c:	push	{r4, lr}
   31630:	mov	r2, #0
   31634:	mov	r1, r2
   31638:	bl	315a4 <fputs@plt+0x2040c>
   3163c:	pop	{r4, pc}
   31640:	push	{r4, lr}
   31644:	sub	sp, sp, #160	; 0xa0
   31648:	mov	r4, r0
   3164c:	add	r3, sp, #112	; 0x70
   31650:	bl	2ef74 <fputs@plt+0x1dddc>
   31654:	cmp	r0, #0
   31658:	beq	31664 <fputs@plt+0x204cc>
   3165c:	add	sp, sp, #160	; 0xa0
   31660:	pop	{r4, pc}
   31664:	add	r0, sp, #112	; 0x70
   31668:	bl	135dc <fputs@plt+0x2444>
   3166c:	vldr	d7, [sp, #144]	; 0x90
   31670:	vcvt.s32.f64	s14, d7
   31674:	vstr	s14, [sp, #4]
   31678:	ldr	r3, [sp, #136]	; 0x88
   3167c:	str	r3, [sp]
   31680:	ldr	r3, [sp, #132]	; 0x84
   31684:	ldr	r2, [pc, #32]	; 316ac <fputs@plt+0x20514>
   31688:	add	r1, sp, #12
   3168c:	mov	r0, #100	; 0x64
   31690:	bl	2e934 <fputs@plt+0x1d79c>
   31694:	mvn	r3, #0
   31698:	mov	r2, r3
   3169c:	add	r1, sp, #12
   316a0:	mov	r0, r4
   316a4:	bl	29f70 <fputs@plt+0x18dd8>
   316a8:	b	3165c <fputs@plt+0x204c4>
   316ac:			; <UNDEFINED> instruction: 0x00084ebc
   316b0:	push	{r4, lr}
   316b4:	mov	r2, #0
   316b8:	mov	r1, r2
   316bc:	bl	31640 <fputs@plt+0x204a8>
   316c0:	pop	{r4, pc}
   316c4:	push	{r4, lr}
   316c8:	sub	sp, sp, #160	; 0xa0
   316cc:	mov	r4, r0
   316d0:	add	r3, sp, #112	; 0x70
   316d4:	bl	2ef74 <fputs@plt+0x1dddc>
   316d8:	cmp	r0, #0
   316dc:	beq	316e8 <fputs@plt+0x20550>
   316e0:	add	sp, sp, #160	; 0xa0
   316e4:	pop	{r4, pc}
   316e8:	add	r0, sp, #112	; 0x70
   316ec:	bl	1345c <fputs@plt+0x22c4>
   316f0:	ldr	r3, [sp, #128]	; 0x80
   316f4:	str	r3, [sp, #4]
   316f8:	ldr	r3, [sp, #124]	; 0x7c
   316fc:	str	r3, [sp]
   31700:	ldr	r3, [sp, #120]	; 0x78
   31704:	ldr	r2, [pc, #32]	; 3172c <fputs@plt+0x20594>
   31708:	add	r1, sp, #12
   3170c:	mov	r0, #100	; 0x64
   31710:	bl	2e934 <fputs@plt+0x1d79c>
   31714:	mvn	r3, #0
   31718:	mov	r2, r3
   3171c:	add	r1, sp, #12
   31720:	mov	r0, r4
   31724:	bl	29f70 <fputs@plt+0x18dd8>
   31728:	b	316e0 <fputs@plt+0x20548>
   3172c:	andeq	r4, r8, ip, asr #29
   31730:	push	{r4, lr}
   31734:	mov	r2, #0
   31738:	mov	r1, r2
   3173c:	bl	316c4 <fputs@plt+0x2052c>
   31740:	pop	{r4, pc}
   31744:	push	{r4, r5, r6, r7, lr}
   31748:	vpush	{d8}
   3174c:	sub	sp, sp, #76	; 0x4c
   31750:	mov	r4, r0
   31754:	mov	r5, r2
   31758:	ldr	r0, [r2]
   3175c:	ldrh	r3, [r0, #8]
   31760:	and	r2, r3, #31
   31764:	ldr	r3, [pc, #628]	; 319e0 <fputs@plt+0x20848>
   31768:	add	r3, r3, r2
   3176c:	ldrb	r3, [r3, #3076]	; 0xc04
   31770:	sub	r3, r3, #1
   31774:	cmp	r3, #3
   31778:	ldrls	pc, [pc, r3, lsl #2]
   3177c:	b	319c8 <fputs@plt+0x20830>
   31780:	andeq	r1, r3, r8, lsl #16
   31784:	muleq	r3, r0, r7
   31788:	ldrdeq	r1, [r3], -ip
   3178c:	andeq	r1, r3, r8, lsl r8
   31790:	bl	17050 <fputs@plt+0x5eb8>
   31794:	vmov.f64	d8, d0
   31798:	vstr	d0, [sp]
   3179c:	ldr	r2, [pc, #576]	; 319e4 <fputs@plt+0x2084c>
   317a0:	add	r1, sp, #20
   317a4:	mov	r0, #50	; 0x32
   317a8:	bl	2e934 <fputs@plt+0x1d79c>
   317ac:	mov	r3, #1
   317b0:	mov	r2, #20
   317b4:	add	r1, sp, #8
   317b8:	add	r0, sp, r2
   317bc:	bl	13f48 <fputs@plt+0x2db0>
   317c0:	vldr	d7, [sp, #8]
   317c4:	vcmp.f64	d7, d8
   317c8:	vmrs	APSR_nzcv, fpscr
   317cc:	bne	317f0 <fputs@plt+0x20658>
   317d0:	mvn	r3, #0
   317d4:	mov	r2, r3
   317d8:	add	r1, sp, #20
   317dc:	mov	r0, r4
   317e0:	bl	29f70 <fputs@plt+0x18dd8>
   317e4:	add	sp, sp, #76	; 0x4c
   317e8:	vpop	{d8}
   317ec:	pop	{r4, r5, r6, r7, pc}
   317f0:	vstr	d8, [sp]
   317f4:	ldr	r2, [pc, #492]	; 319e8 <fputs@plt+0x20850>
   317f8:	add	r1, sp, #20
   317fc:	mov	r0, #50	; 0x32
   31800:	bl	2e934 <fputs@plt+0x1d79c>
   31804:	b	317d0 <fputs@plt+0x20638>
   31808:	mov	r1, r0
   3180c:	mov	r0, r4
   31810:	bl	2ac84 <fputs@plt+0x19aec>
   31814:	b	317e4 <fputs@plt+0x2064c>
   31818:	bl	2ec54 <fputs@plt+0x1dabc>
   3181c:	mov	r7, r0
   31820:	ldr	r0, [r5]
   31824:	bl	2eb54 <fputs@plt+0x1d9bc>
   31828:	mov	r5, r0
   3182c:	asr	r3, r0, #31
   31830:	adds	r2, r0, #2
   31834:	adc	r3, r3, #0
   31838:	adds	r2, r2, r2
   3183c:	adc	r3, r3, r3
   31840:	mov	r0, r4
   31844:	bl	29e2c <fputs@plt+0x18c94>
   31848:	subs	r6, r0, #0
   3184c:	beq	317e4 <fputs@plt+0x2064c>
   31850:	cmp	r5, #0
   31854:	ble	3189c <fputs@plt+0x20704>
   31858:	mov	r1, r7
   3185c:	mov	r2, r6
   31860:	add	r0, r7, r5
   31864:	ldr	ip, [pc, #372]	; 319e0 <fputs@plt+0x20848>
   31868:	mov	lr, r1
   3186c:	ldrb	r3, [r1], #1
   31870:	add	r3, ip, r3, lsr #4
   31874:	ldrb	r3, [r3, #3476]	; 0xd94
   31878:	strb	r3, [r2, #2]
   3187c:	ldrb	r3, [lr]
   31880:	and	r3, r3, #15
   31884:	add	r3, ip, r3
   31888:	ldrb	r3, [r3, #3476]	; 0xd94
   3188c:	strb	r3, [r2, #3]
   31890:	add	r2, r2, #2
   31894:	cmp	r1, r0
   31898:	bne	31868 <fputs@plt+0x206d0>
   3189c:	add	r5, r6, r5, lsl #1
   318a0:	mov	r3, #39	; 0x27
   318a4:	strb	r3, [r5, #2]
   318a8:	mov	r2, #0
   318ac:	strb	r2, [r5, #3]
   318b0:	mov	r2, #88	; 0x58
   318b4:	strb	r2, [r6]
   318b8:	strb	r3, [r6, #1]
   318bc:	mvn	r3, #0
   318c0:	mov	r2, r3
   318c4:	mov	r1, r6
   318c8:	mov	r0, r4
   318cc:	bl	29f70 <fputs@plt+0x18dd8>
   318d0:	mov	r0, r6
   318d4:	bl	1fb70 <fputs@plt+0xe9d8>
   318d8:	b	317e4 <fputs@plt+0x2064c>
   318dc:	bl	2ec10 <fputs@plt+0x1da78>
   318e0:	subs	r5, r0, #0
   318e4:	beq	317e4 <fputs@plt+0x2064c>
   318e8:	ldrb	r3, [r5]
   318ec:	cmp	r3, #0
   318f0:	beq	3192c <fputs@plt+0x20794>
   318f4:	mov	r0, r5
   318f8:	mov	r6, #0
   318fc:	mov	r7, #0
   31900:	mov	r1, #0
   31904:	b	31918 <fputs@plt+0x20780>
   31908:	add	r1, r1, #1
   3190c:	ldrb	r3, [r0, #1]!
   31910:	cmp	r3, #0
   31914:	beq	31938 <fputs@plt+0x207a0>
   31918:	cmp	r3, #39	; 0x27
   3191c:	bne	31908 <fputs@plt+0x20770>
   31920:	adds	r6, r6, #1
   31924:	adc	r7, r7, #0
   31928:	b	31908 <fputs@plt+0x20770>
   3192c:	mov	r6, #0
   31930:	mov	r7, #0
   31934:	mov	r1, #0
   31938:	adds	r2, r6, r1
   3193c:	adc	r3, r7, r1, asr #31
   31940:	adds	r2, r2, #3
   31944:	adc	r3, r3, #0
   31948:	mov	r0, r4
   3194c:	bl	29e2c <fputs@plt+0x18c94>
   31950:	subs	r1, r0, #0
   31954:	beq	317e4 <fputs@plt+0x2064c>
   31958:	mov	r3, #39	; 0x27
   3195c:	strb	r3, [r1]
   31960:	ldrb	r2, [r5]
   31964:	cmp	r2, #0
   31968:	beq	319c0 <fputs@plt+0x20828>
   3196c:	mov	r3, #1
   31970:	mov	r0, #39	; 0x27
   31974:	add	ip, r3, #1
   31978:	strb	r2, [r1, r3]
   3197c:	ldrb	r2, [r5]
   31980:	cmp	r2, #39	; 0x27
   31984:	addeq	r3, r3, #2
   31988:	strbeq	r0, [r1, ip]
   3198c:	movne	r3, ip
   31990:	ldrb	r2, [r5, #1]!
   31994:	cmp	r2, #0
   31998:	bne	31974 <fputs@plt+0x207dc>
   3199c:	add	r2, r3, #1
   319a0:	mov	r0, #39	; 0x27
   319a4:	strb	r0, [r1, r3]
   319a8:	mov	r3, #0
   319ac:	strb	r3, [r1, r2]
   319b0:	ldr	r3, [pc, #52]	; 319ec <fputs@plt+0x20854>
   319b4:	mov	r0, r4
   319b8:	bl	29f70 <fputs@plt+0x18dd8>
   319bc:	b	317e4 <fputs@plt+0x2064c>
   319c0:	mov	r3, #1
   319c4:	b	3199c <fputs@plt+0x20804>
   319c8:	mov	r3, #0
   319cc:	mov	r2, #4
   319d0:	ldr	r1, [pc, #24]	; 319f0 <fputs@plt+0x20858>
   319d4:	mov	r0, r4
   319d8:	bl	29f70 <fputs@plt+0x18dd8>
   319dc:	b	317e4 <fputs@plt+0x2064c>
   319e0:			; <UNDEFINED> instruction: 0x000813b0
   319e4:	muleq	r8, r4, sp
   319e8:	ldrdeq	r4, [r8], -ip
   319ec:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   319f0:	ldrdeq	r4, [r8], -r0
   319f4:	push	{r1, r2, r3}
   319f8:	push	{r4, r5, r6, lr}
   319fc:	sub	sp, sp, #252	; 0xfc
   31a00:	ldr	r3, [pc, #128]	; 31a88 <fputs@plt+0x208f0>
   31a04:	ldr	r3, [r3, #256]	; 0x100
   31a08:	cmp	r3, #0
   31a0c:	beq	31a78 <fputs@plt+0x208e0>
   31a10:	mov	r4, r0
   31a14:	add	r2, sp, #272	; 0x110
   31a18:	str	r2, [sp, #244]	; 0xf4
   31a1c:	add	r3, sp, #32
   31a20:	str	r3, [sp, #8]
   31a24:	str	r3, [sp, #12]
   31a28:	mov	r3, #0
   31a2c:	str	r3, [sp, #4]
   31a30:	str	r3, [sp, #16]
   31a34:	mov	r1, #210	; 0xd2
   31a38:	str	r1, [sp, #20]
   31a3c:	str	r3, [sp, #24]
   31a40:	strb	r3, [sp, #28]
   31a44:	strb	r3, [sp, #29]
   31a48:	ldr	r1, [sp, #268]	; 0x10c
   31a4c:	add	r0, sp, #4
   31a50:	bl	2d494 <fputs@plt+0x1c2fc>
   31a54:	ldr	r3, [pc, #44]	; 31a88 <fputs@plt+0x208f0>
   31a58:	ldr	r5, [r3, #256]	; 0x100
   31a5c:	ldr	r6, [r3, #260]	; 0x104
   31a60:	add	r0, sp, #4
   31a64:	bl	1d47c <fputs@plt+0xc2e4>
   31a68:	mov	r2, r0
   31a6c:	mov	r1, r4
   31a70:	mov	r0, r6
   31a74:	blx	r5
   31a78:	add	sp, sp, #252	; 0xfc
   31a7c:	pop	{r4, r5, r6, lr}
   31a80:	add	sp, sp, #12
   31a84:	bx	lr
   31a88:	andeq	sl, r9, r8, lsr r1
   31a8c:	push	{lr}		; (str lr, [sp, #-4]!)
   31a90:	sub	sp, sp, #12
   31a94:	ldr	r3, [pc, #32]	; 31abc <fputs@plt+0x20924>
   31a98:	str	r3, [sp]
   31a9c:	mov	r3, r0
   31aa0:	ldr	r2, [pc, #24]	; 31ac0 <fputs@plt+0x20928>
   31aa4:	ldr	r1, [pc, #24]	; 31ac4 <fputs@plt+0x2092c>
   31aa8:	mov	r0, #21
   31aac:	bl	319f4 <fputs@plt+0x2085c>
   31ab0:	mov	r0, #21
   31ab4:	add	sp, sp, #12
   31ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   31abc:	ldrdeq	r4, [r8], -ip
   31ac0:	andeq	r4, r8, r4, ror #29
   31ac4:	andeq	r4, r8, ip, ror #29
   31ac8:	push	{r4, lr}
   31acc:	cmp	r0, #9
   31ad0:	bhi	31b14 <fputs@plt+0x2097c>
   31ad4:	ldr	lr, [pc, #68]	; 31b20 <fputs@plt+0x20988>
   31ad8:	ldr	r4, [lr, r0, lsl #2]
   31adc:	mov	ip, #0
   31ae0:	str	r4, [r1]
   31ae4:	str	ip, [r1, #4]
   31ae8:	add	r1, r0, #10
   31aec:	ldr	r1, [lr, r1, lsl #2]
   31af0:	str	r1, [r2]
   31af4:	str	ip, [r2, #4]
   31af8:	cmp	r3, ip
   31afc:	addne	r0, r0, #10
   31b00:	movne	r3, lr
   31b04:	strne	r4, [r3, r0, lsl #2]
   31b08:	movne	r0, ip
   31b0c:	moveq	r0, r3
   31b10:	pop	{r4, pc}
   31b14:	ldr	r0, [pc, #8]	; 31b24 <fputs@plt+0x2098c>
   31b18:	bl	31a8c <fputs@plt+0x208f4>
   31b1c:	pop	{r4, pc}
   31b20:	ldrdeq	lr, [r9], -r8
   31b24:	andeq	r4, r0, r1, lsl #1
   31b28:	push	{r4, r5, lr}
   31b2c:	sub	sp, sp, #20
   31b30:	mov	r5, r1
   31b34:	mov	r4, r2
   31b38:	mov	r2, sp
   31b3c:	add	r1, sp, #8
   31b40:	bl	31ac8 <fputs@plt+0x20930>
   31b44:	cmp	r0, #0
   31b48:	ldreq	r3, [sp, #8]
   31b4c:	streq	r3, [r5]
   31b50:	ldreq	r3, [sp]
   31b54:	streq	r3, [r4]
   31b58:	add	sp, sp, #20
   31b5c:	pop	{r4, r5, pc}
   31b60:	push	{lr}		; (str lr, [sp, #-4]!)
   31b64:	sub	sp, sp, #20
   31b68:	mov	r3, #0
   31b6c:	mov	r2, sp
   31b70:	add	r1, sp, #8
   31b74:	mov	r0, r3
   31b78:	bl	31ac8 <fputs@plt+0x20930>
   31b7c:	ldrd	r0, [sp, #8]
   31b80:	add	sp, sp, #20
   31b84:	pop	{pc}		; (ldr pc, [sp], #4)
   31b88:	push	{lr}		; (str lr, [sp, #-4]!)
   31b8c:	sub	sp, sp, #20
   31b90:	mov	r3, r0
   31b94:	mov	r2, sp
   31b98:	add	r1, sp, #8
   31b9c:	mov	r0, #0
   31ba0:	bl	31ac8 <fputs@plt+0x20930>
   31ba4:	ldrd	r0, [sp]
   31ba8:	add	sp, sp, #20
   31bac:	pop	{pc}		; (ldr pc, [sp], #4)
   31bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31bb4:	sub	sp, sp, #12
   31bb8:	mov	r4, r0
   31bbc:	mov	r5, r1
   31bc0:	str	r2, [sp, #4]
   31bc4:	mov	r8, r3
   31bc8:	ldr	r6, [sp, #48]	; 0x30
   31bcc:	mov	r0, r1
   31bd0:	bl	1b3e0 <fputs@plt+0xa248>
   31bd4:	mov	r9, r0
   31bd8:	add	r7, r4, #320	; 0x140
   31bdc:	mov	r1, r5
   31be0:	mov	r0, r7
   31be4:	bl	1549c <fputs@plt+0x4304>
   31be8:	cmp	r0, #0
   31bec:	beq	31c20 <fputs@plt+0x20a88>
   31bf0:	ldr	r0, [pc, #184]	; 31cb0 <fputs@plt+0x20b18>
   31bf4:	bl	31a8c <fputs@plt+0x208f4>
   31bf8:	mov	r1, r0
   31bfc:	mov	r0, r4
   31c00:	bl	21a90 <fputs@plt+0x108f8>
   31c04:	mov	r4, r0
   31c08:	cmp	r0, #0
   31c0c:	cmpne	r6, #0
   31c10:	bne	31ca4 <fputs@plt+0x20b0c>
   31c14:	mov	r0, r4
   31c18:	add	sp, sp, #12
   31c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31c20:	add	r2, r9, #21
   31c24:	mov	r3, #0
   31c28:	mov	r0, r4
   31c2c:	bl	13b5c <fputs@plt+0x29c4>
   31c30:	subs	fp, r0, #0
   31c34:	moveq	r1, #0
   31c38:	beq	31bfc <fputs@plt+0x20a64>
   31c3c:	add	sl, fp, #20
   31c40:	add	r2, r9, #1
   31c44:	mov	r1, r5
   31c48:	mov	r0, sl
   31c4c:	bl	11000 <memcpy@plt>
   31c50:	str	sl, [fp, #4]
   31c54:	ldr	r3, [sp, #4]
   31c58:	str	r3, [fp]
   31c5c:	str	r8, [fp, #8]
   31c60:	str	r6, [fp, #12]
   31c64:	mov	r3, #0
   31c68:	str	r3, [fp, #16]
   31c6c:	mov	r2, fp
   31c70:	mov	r1, sl
   31c74:	mov	r0, r7
   31c78:	bl	23680 <fputs@plt+0x124e8>
   31c7c:	subs	r5, r0, #0
   31c80:	moveq	r1, #0
   31c84:	beq	31bfc <fputs@plt+0x20a64>
   31c88:	mov	r0, r4
   31c8c:	bl	13af4 <fputs@plt+0x295c>
   31c90:	mov	r1, r5
   31c94:	mov	r0, r4
   31c98:	bl	1fc00 <fputs@plt+0xea68>
   31c9c:	mov	r1, #0
   31ca0:	b	31bfc <fputs@plt+0x20a64>
   31ca4:	mov	r0, r8
   31ca8:	blx	r6
   31cac:	b	31c14 <fputs@plt+0x20a7c>
   31cb0:	andeq	ip, r1, r7, lsr #31
   31cb4:	push	{lr}		; (str lr, [sp, #-4]!)
   31cb8:	sub	sp, sp, #12
   31cbc:	mov	ip, #0
   31cc0:	str	ip, [sp]
   31cc4:	bl	31bb0 <fputs@plt+0x20a18>
   31cc8:	add	sp, sp, #12
   31ccc:	pop	{pc}		; (ldr pc, [sp], #4)
   31cd0:	push	{lr}		; (str lr, [sp, #-4]!)
   31cd4:	sub	sp, sp, #12
   31cd8:	ldr	ip, [sp, #16]
   31cdc:	str	ip, [sp]
   31ce0:	bl	31bb0 <fputs@plt+0x20a18>
   31ce4:	add	sp, sp, #12
   31ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   31cec:	push	{r1, r2, r3}
   31cf0:	push	{r4, r5, lr}
   31cf4:	sub	sp, sp, #8
   31cf8:	mov	r5, r0
   31cfc:	add	r3, sp, #24
   31d00:	str	r3, [sp, #4]
   31d04:	ldr	r3, [sp, #20]
   31d08:	cmp	r3, #1
   31d0c:	bne	31d5c <fputs@plt+0x20bc4>
   31d10:	ldr	r3, [r0, #336]	; 0x150
   31d14:	cmp	r3, #0
   31d18:	beq	31d4c <fputs@plt+0x20bb4>
   31d1c:	ldr	r2, [r3]
   31d20:	ldr	r3, [sp, #4]
   31d24:	add	r1, r3, #4
   31d28:	str	r1, [sp, #4]
   31d2c:	ldr	r3, [r3]
   31d30:	strb	r3, [r2, #16]
   31d34:	mov	r4, #0
   31d38:	mov	r0, r4
   31d3c:	add	sp, sp, #8
   31d40:	pop	{r4, r5, lr}
   31d44:	add	sp, sp, #12
   31d48:	bx	lr
   31d4c:	ldr	r0, [pc, #44]	; 31d80 <fputs@plt+0x20be8>
   31d50:	bl	31a8c <fputs@plt+0x208f4>
   31d54:	mov	r4, r0
   31d58:	b	31d68 <fputs@plt+0x20bd0>
   31d5c:	ldr	r0, [pc, #32]	; 31d84 <fputs@plt+0x20bec>
   31d60:	bl	31a8c <fputs@plt+0x208f4>
   31d64:	mov	r4, r0
   31d68:	cmp	r4, #0
   31d6c:	beq	31d38 <fputs@plt+0x20ba0>
   31d70:	mov	r1, r4
   31d74:	mov	r0, r5
   31d78:	bl	21a4c <fputs@plt+0x108b4>
   31d7c:	b	31d38 <fputs@plt+0x20ba0>
   31d80:	andeq	sp, r1, sl, lsl r4
   31d84:	andeq	sp, r1, r2, lsr #8
   31d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31d8c:	sub	sp, sp, #108	; 0x6c
   31d90:	mov	r6, r0
   31d94:	mov	sl, r1
   31d98:	subs	r7, r2, #0
   31d9c:	cmp	r2, #0
   31da0:	movne	r9, r2
   31da4:	moveq	r9, #420	; 0x1a4
   31da8:	orr	r8, r1, #524288	; 0x80000
   31dac:	ldr	r5, [pc, #220]	; 31e90 <fputs@plt+0x20cf8>
   31db0:	ldr	fp, [pc, #220]	; 31e94 <fputs@plt+0x20cfc>
   31db4:	ldr	r3, [r5, #276]	; 0x114
   31db8:	mov	r2, r9
   31dbc:	mov	r1, r8
   31dc0:	mov	r0, r6
   31dc4:	blx	r3
   31dc8:	subs	r4, r0, #0
   31dcc:	blt	31e1c <fputs@plt+0x20c84>
   31dd0:	cmp	r4, #2
   31dd4:	bgt	31e38 <fputs@plt+0x20ca0>
   31dd8:	ldr	r3, [r5, #288]	; 0x120
   31ddc:	mov	r0, r4
   31de0:	blx	r3
   31de4:	mov	r3, r4
   31de8:	mov	r2, r6
   31dec:	mov	r1, fp
   31df0:	mov	r0, #28
   31df4:	bl	319f4 <fputs@plt+0x2085c>
   31df8:	ldr	r3, [r5, #276]	; 0x114
   31dfc:	mov	r2, r7
   31e00:	mov	r1, sl
   31e04:	ldr	r0, [pc, #140]	; 31e98 <fputs@plt+0x20d00>
   31e08:	blx	r3
   31e0c:	cmp	r0, #0
   31e10:	bge	31db4 <fputs@plt+0x20c1c>
   31e14:	mvn	r4, #0
   31e18:	b	31e2c <fputs@plt+0x20c94>
   31e1c:	bl	1118c <__errno_location@plt>
   31e20:	ldr	r3, [r0]
   31e24:	cmp	r3, #4
   31e28:	beq	31db4 <fputs@plt+0x20c1c>
   31e2c:	mov	r0, r4
   31e30:	add	sp, sp, #108	; 0x6c
   31e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31e38:	cmp	r7, #0
   31e3c:	beq	31e2c <fputs@plt+0x20c94>
   31e40:	ldr	r3, [pc, #72]	; 31e90 <fputs@plt+0x20cf8>
   31e44:	ldr	r3, [r3, #336]	; 0x150
   31e48:	mov	r1, sp
   31e4c:	mov	r0, r4
   31e50:	blx	r3
   31e54:	cmp	r0, #0
   31e58:	bne	31e2c <fputs@plt+0x20c94>
   31e5c:	ldrd	r2, [sp, #48]	; 0x30
   31e60:	orrs	r3, r2, r3
   31e64:	bne	31e2c <fputs@plt+0x20c94>
   31e68:	ldr	r3, [sp, #16]
   31e6c:	lsl	r3, r3, #23
   31e70:	cmp	r7, r3, lsr #23
   31e74:	beq	31e2c <fputs@plt+0x20c94>
   31e78:	ldr	r3, [pc, #16]	; 31e90 <fputs@plt+0x20cf8>
   31e7c:	ldr	r3, [r3, #444]	; 0x1bc
   31e80:	mov	r1, r7
   31e84:	mov	r0, r4
   31e88:	blx	r3
   31e8c:	b	31e2c <fputs@plt+0x20c94>
   31e90:	andeq	sl, r9, r8, lsr r1
   31e94:	andeq	r4, r8, r8, lsl #30
   31e98:	andeq	r4, r8, r4, lsr pc
   31e9c:	push	{r4, r5, r6, r7, r8, lr}
   31ea0:	sub	sp, sp, #16
   31ea4:	mov	r5, r0
   31ea8:	mov	r8, r1
   31eac:	mov	r4, r2
   31eb0:	mov	r7, r3
   31eb4:	bl	1118c <__errno_location@plt>
   31eb8:	ldr	r6, [r0]
   31ebc:	mov	r0, r6
   31ec0:	bl	10e8c <strerror@plt>
   31ec4:	ldr	r3, [pc, #48]	; 31efc <fputs@plt+0x20d64>
   31ec8:	cmp	r4, #0
   31ecc:	moveq	r4, r3
   31ed0:	str	r0, [sp, #8]
   31ed4:	str	r4, [sp, #4]
   31ed8:	str	r8, [sp]
   31edc:	mov	r3, r6
   31ee0:	mov	r2, r7
   31ee4:	ldr	r1, [pc, #20]	; 31f00 <fputs@plt+0x20d68>
   31ee8:	mov	r0, r5
   31eec:	bl	319f4 <fputs@plt+0x2085c>
   31ef0:	mov	r0, r5
   31ef4:	add	sp, sp, #16
   31ef8:	pop	{r4, r5, r6, r7, r8, pc}
   31efc:	andeq	lr, r7, r0, lsr #29
   31f00:	andeq	r4, r8, r0, asr #30
   31f04:	ldr	r1, [r0, #44]	; 0x2c
   31f08:	cmp	r1, #0
   31f0c:	ble	31f18 <fputs@plt+0x20d80>
   31f10:	mov	r0, #0
   31f14:	bx	lr
   31f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31f1c:	sub	sp, sp, #124	; 0x7c
   31f20:	mov	r4, r0
   31f24:	cmp	r2, #0
   31f28:	sbcs	r1, r3, #0
   31f2c:	blt	31fe8 <fputs@plt+0x20e50>
   31f30:	ldrd	r6, [r4, #64]	; 0x40
   31f34:	cmp	r2, r6
   31f38:	sbcs	r1, r3, r7
   31f3c:	movlt	r6, r2
   31f40:	movlt	r7, r3
   31f44:	ldrd	r8, [r4, #48]	; 0x30
   31f48:	cmp	r9, r7
   31f4c:	cmpeq	r8, r6
   31f50:	moveq	r0, #0
   31f54:	beq	31fe0 <fputs@plt+0x20e48>
   31f58:	ldr	fp, [r4, #12]
   31f5c:	ldr	sl, [r4, #72]	; 0x48
   31f60:	ldrd	r2, [r4, #56]	; 0x38
   31f64:	cmp	sl, #0
   31f68:	beq	32028 <fputs@plt+0x20e90>
   31f6c:	cmp	r9, r3
   31f70:	cmpeq	r8, r2
   31f74:	beq	31f8c <fputs@plt+0x20df4>
   31f78:	ldr	r3, [pc, #272]	; 32090 <fputs@plt+0x20ef8>
   31f7c:	ldr	r3, [r3, #552]	; 0x228
   31f80:	sub	r1, r2, r8
   31f84:	add	r0, sl, r8
   31f88:	blx	r3
   31f8c:	ldr	r3, [pc, #252]	; 32090 <fputs@plt+0x20ef8>
   31f90:	ldr	r5, [r3, #564]	; 0x234
   31f94:	mov	r3, #1
   31f98:	mov	r2, r6
   31f9c:	mov	r1, r8
   31fa0:	mov	r0, sl
   31fa4:	blx	r5
   31fa8:	mov	r5, r0
   31fac:	sub	r3, r0, #1
   31fb0:	cmn	r3, #3
   31fb4:	bhi	32010 <fputs@plt+0x20e78>
   31fb8:	cmp	r5, #0
   31fbc:	ldreq	r8, [pc, #208]	; 32094 <fputs@plt+0x20efc>
   31fc0:	beq	3202c <fputs@plt+0x20e94>
   31fc4:	ldr	r8, [pc, #200]	; 32094 <fputs@plt+0x20efc>
   31fc8:	cmn	r5, #1
   31fcc:	beq	32060 <fputs@plt+0x20ec8>
   31fd0:	str	r5, [r4, #72]	; 0x48
   31fd4:	strd	r6, [r4, #56]	; 0x38
   31fd8:	strd	r6, [r4, #48]	; 0x30
   31fdc:	mov	r0, #0
   31fe0:	add	sp, sp, #124	; 0x7c
   31fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31fe8:	ldr	r3, [pc, #160]	; 32090 <fputs@plt+0x20ef8>
   31fec:	ldr	r3, [r3, #336]	; 0x150
   31ff0:	add	r1, sp, #16
   31ff4:	ldr	r0, [r0, #12]
   31ff8:	blx	r3
   31ffc:	cmp	r0, #0
   32000:	ldrne	r0, [pc, #144]	; 32098 <fputs@plt+0x20f00>
   32004:	bne	31fe0 <fputs@plt+0x20e48>
   32008:	ldrd	r2, [sp, #64]	; 0x40
   3200c:	b	31f30 <fputs@plt+0x20d98>
   32010:	ldr	r3, [pc, #120]	; 32090 <fputs@plt+0x20ef8>
   32014:	ldr	r3, [r3, #552]	; 0x228
   32018:	mov	r1, r8
   3201c:	mov	r0, sl
   32020:	blx	r3
   32024:	b	31fb8 <fputs@plt+0x20e20>
   32028:	ldr	r8, [pc, #108]	; 3209c <fputs@plt+0x20f04>
   3202c:	mov	r2, #0
   32030:	mov	r3, #0
   32034:	strd	r2, [sp, #8]
   32038:	str	fp, [sp]
   3203c:	ldr	r3, [pc, #76]	; 32090 <fputs@plt+0x20ef8>
   32040:	ldr	r5, [r3, #540]	; 0x21c
   32044:	mov	r3, #1
   32048:	mov	r2, r3
   3204c:	mov	r1, r6
   32050:	mov	r0, #0
   32054:	blx	r5
   32058:	mov	r5, r0
   3205c:	b	31fc8 <fputs@plt+0x20e30>
   32060:	ldr	r3, [pc, #56]	; 320a0 <fputs@plt+0x20f08>
   32064:	ldr	r2, [r4, #32]
   32068:	mov	r1, r8
   3206c:	mov	r0, #0
   32070:	bl	31e9c <fputs@plt+0x20d04>
   32074:	mov	r2, #0
   32078:	str	r2, [r4, #64]	; 0x40
   3207c:	str	r2, [r4, #68]	; 0x44
   32080:	mov	r5, r2
   32084:	mov	r6, r2
   32088:	mov	r7, r2
   3208c:	b	31fd0 <fputs@plt+0x20e38>
   32090:	andeq	sl, r9, r8, lsr r1
   32094:	andeq	r4, r8, r0, ror #30
   32098:	andeq	r0, r0, sl, lsl #14
   3209c:	andeq	r4, r8, r8, ror #30
   320a0:	andeq	r7, r0, fp, lsr #28
   320a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   320a8:	mov	r7, r3
   320ac:	ldr	r5, [sp, #36]	; 0x24
   320b0:	mov	r3, #0
   320b4:	str	r3, [r5]
   320b8:	ldrd	r8, [r0, #64]	; 0x40
   320bc:	cmp	r8, #1
   320c0:	sbcs	r3, r9, #0
   320c4:	blt	32130 <fputs@plt+0x20f98>
   320c8:	mov	r6, r2
   320cc:	mov	r4, r0
   320d0:	ldr	r3, [r0, #72]	; 0x48
   320d4:	cmp	r3, #0
   320d8:	beq	32118 <fputs@plt+0x20f80>
   320dc:	ldr	r3, [sp, #32]
   320e0:	adds	r0, r6, r3
   320e4:	adc	r1, r7, r3, asr #31
   320e8:	ldrd	r2, [r4, #48]	; 0x30
   320ec:	cmp	r2, r0
   320f0:	sbcs	r3, r3, r1
   320f4:	blt	32138 <fputs@plt+0x20fa0>
   320f8:	ldr	r2, [r4, #72]	; 0x48
   320fc:	add	r6, r2, r6
   32100:	str	r6, [r5]
   32104:	ldr	r3, [r4, #44]	; 0x2c
   32108:	add	r3, r3, #1
   3210c:	str	r3, [r4, #44]	; 0x2c
   32110:	mov	r0, #0
   32114:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32118:	mvn	r2, #0
   3211c:	mvn	r3, #0
   32120:	bl	31f04 <fputs@plt+0x20d6c>
   32124:	cmp	r0, #0
   32128:	beq	320dc <fputs@plt+0x20f44>
   3212c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32130:	mov	r0, #0
   32134:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32138:	mov	r0, #0
   3213c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32140:	push	{r4, r5, r6, lr}
   32144:	mov	r4, r0
   32148:	mov	r5, r2
   3214c:	ldr	r3, [pc, #48]	; 32184 <fputs@plt+0x20fec>
   32150:	ldr	r3, [r3, #288]	; 0x120
   32154:	mov	r0, r1
   32158:	blx	r3
   3215c:	cmp	r0, #0
   32160:	popeq	{r4, r5, r6, pc}
   32164:	cmp	r4, #0
   32168:	ldrne	r2, [r4, #32]
   3216c:	moveq	r2, #0
   32170:	mov	r3, r5
   32174:	ldr	r1, [pc, #12]	; 32188 <fputs@plt+0x20ff0>
   32178:	ldr	r0, [pc, #12]	; 3218c <fputs@plt+0x20ff4>
   3217c:	bl	31e9c <fputs@plt+0x20d04>
   32180:	pop	{r4, r5, r6, pc}
   32184:	andeq	sl, r9, r8, lsr r1
   32188:	andeq	r4, r8, r0, ror pc
   3218c:	andeq	r1, r0, sl
   32190:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32194:	ldr	r3, [r0, #8]
   32198:	ldr	r4, [r3, #28]
   3219c:	cmp	r4, #0
   321a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   321a4:	ldr	r5, [r4, #28]
   321a8:	cmp	r5, #0
   321ac:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   321b0:	mov	sl, r0
   321b4:	bl	156ec <fputs@plt+0x4554>
   321b8:	mov	r7, r0
   321bc:	ldrh	r3, [r4, #20]
   321c0:	cmp	r3, #0
   321c4:	ble	3221c <fputs@plt+0x21084>
   321c8:	lsl	r8, r0, #2
   321cc:	mov	r6, #0
   321d0:	ldr	r9, [pc, #132]	; 3225c <fputs@plt+0x210c4>
   321d4:	b	321f8 <fputs@plt+0x21060>
   321d8:	ldr	r3, [r4, #24]
   321dc:	ldr	r0, [r3, r6]
   321e0:	bl	1fb70 <fputs@plt+0xe9d8>
   321e4:	add	r5, r5, r7
   321e8:	add	r6, r6, r8
   321ec:	ldrh	r3, [r4, #20]
   321f0:	cmp	r3, r5
   321f4:	ble	3221c <fputs@plt+0x21084>
   321f8:	ldr	r3, [r4, #12]
   321fc:	cmp	r3, #0
   32200:	blt	321d8 <fputs@plt+0x21040>
   32204:	ldr	r3, [r4, #24]
   32208:	ldr	r1, [r4, #16]
   3220c:	ldr	r0, [r3, r6]
   32210:	ldr	r3, [r9, #552]	; 0x228
   32214:	blx	r3
   32218:	b	321e4 <fputs@plt+0x2104c>
   3221c:	ldr	r0, [r4, #24]
   32220:	bl	1fb70 <fputs@plt+0xe9d8>
   32224:	ldr	r1, [r4, #12]
   32228:	cmp	r1, #0
   3222c:	blt	32244 <fputs@plt+0x210ac>
   32230:	ldr	r2, [pc, #40]	; 32260 <fputs@plt+0x210c8>
   32234:	mov	r0, sl
   32238:	bl	32140 <fputs@plt+0x20fa8>
   3223c:	mvn	r3, #0
   32240:	str	r3, [r4, #12]
   32244:	ldr	r3, [r4]
   32248:	mov	r2, #0
   3224c:	str	r2, [r3, #28]
   32250:	mov	r0, r4
   32254:	bl	1fb70 <fputs@plt+0xe9d8>
   32258:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3225c:	andeq	sl, r9, r8, lsr r1
   32260:	ldrdeq	r7, [r0], -r1
   32264:	ldr	ip, [r0, #36]	; 0x24
   32268:	cmp	ip, #0
   3226c:	beq	32308 <fputs@plt+0x21170>
   32270:	push	{r4, r5, r6, lr}
   32274:	ldr	r4, [ip]
   32278:	ldr	r2, [r4, #32]
   3227c:	cmp	ip, r2
   32280:	addeq	r2, r4, #32
   32284:	bne	32290 <fputs@plt+0x210f8>
   32288:	b	322a0 <fputs@plt+0x21108>
   3228c:	mov	r2, r3
   32290:	ldr	r3, [r2, #4]
   32294:	cmp	ip, r3
   32298:	bne	3228c <fputs@plt+0x210f4>
   3229c:	add	r2, r2, #4
   322a0:	mov	r6, r1
   322a4:	mov	r5, r0
   322a8:	ldr	r3, [ip, #4]
   322ac:	str	r3, [r2]
   322b0:	mov	r0, ip
   322b4:	bl	1fb70 <fputs@plt+0xe9d8>
   322b8:	mov	r3, #0
   322bc:	str	r3, [r5, #36]	; 0x24
   322c0:	ldr	r3, [r4, #28]
   322c4:	sub	r3, r3, #1
   322c8:	str	r3, [r4, #28]
   322cc:	cmp	r3, #0
   322d0:	bne	32300 <fputs@plt+0x21168>
   322d4:	cmp	r6, #0
   322d8:	beq	322f8 <fputs@plt+0x21160>
   322dc:	ldr	r3, [r4, #12]
   322e0:	cmp	r3, #0
   322e4:	blt	322f8 <fputs@plt+0x21160>
   322e8:	ldr	r3, [pc, #32]	; 32310 <fputs@plt+0x21178>
   322ec:	ldr	r3, [r3, #468]	; 0x1d4
   322f0:	ldr	r0, [r4, #8]
   322f4:	blx	r3
   322f8:	mov	r0, r5
   322fc:	bl	32190 <fputs@plt+0x20ff8>
   32300:	mov	r0, #0
   32304:	pop	{r4, r5, r6, pc}
   32308:	mov	r0, #0
   3230c:	bx	lr
   32310:	andeq	sl, r9, r8, lsr r1
   32314:	push	{r4, lr}
   32318:	mov	r4, r0
   3231c:	bl	15728 <fputs@plt+0x4590>
   32320:	ldr	r1, [r4, #12]
   32324:	cmp	r1, #0
   32328:	blt	32340 <fputs@plt+0x211a8>
   3232c:	ldr	r2, [pc, #44]	; 32360 <fputs@plt+0x211c8>
   32330:	mov	r0, r4
   32334:	bl	32140 <fputs@plt+0x20fa8>
   32338:	mvn	r3, #0
   3233c:	str	r3, [r4, #12]
   32340:	ldr	r0, [r4, #28]
   32344:	bl	1fb70 <fputs@plt+0xe9d8>
   32348:	mov	r2, #80	; 0x50
   3234c:	mov	r1, #0
   32350:	mov	r0, r4
   32354:	bl	10f64 <memset@plt>
   32358:	mov	r0, #0
   3235c:	pop	{r4, pc}
   32360:	andeq	r7, r0, r4, lsl #6
   32364:	push	{r4, lr}
   32368:	mov	r4, r0
   3236c:	mov	r1, #0
   32370:	bl	1e1d4 <fputs@plt+0xd03c>
   32374:	ldr	r0, [r4, #24]
   32378:	bl	1fb70 <fputs@plt+0xe9d8>
   3237c:	mov	r0, r4
   32380:	bl	32314 <fputs@plt+0x2117c>
   32384:	pop	{r4, pc}
   32388:	push	{r4, lr}
   3238c:	bl	32314 <fputs@plt+0x2117c>
   32390:	pop	{r4, pc}
   32394:	push	{r4, r5, r6, r7, r8, lr}
   32398:	sub	sp, sp, #8
   3239c:	mov	r8, r1
   323a0:	mov	r4, r2
   323a4:	mov	r6, r1
   323a8:	mov	r2, r1
   323ac:	mov	r1, #0
   323b0:	mov	r0, r4
   323b4:	bl	10f64 <memset@plt>
   323b8:	bl	110e4 <getpid@plt>
   323bc:	ldr	r3, [pc, #136]	; 3244c <fputs@plt+0x212b4>
   323c0:	str	r0, [r3, #348]	; 0x15c
   323c4:	mov	r2, #0
   323c8:	mov	r1, r2
   323cc:	ldr	r0, [pc, #124]	; 32450 <fputs@plt+0x212b8>
   323d0:	bl	31d88 <fputs@plt+0x20bf0>
   323d4:	subs	r5, r0, #0
   323d8:	ldrge	r7, [pc, #116]	; 32454 <fputs@plt+0x212bc>
   323dc:	blt	32428 <fputs@plt+0x21290>
   323e0:	mov	r2, r6
   323e4:	mov	r1, r4
   323e8:	mov	r0, r5
   323ec:	ldr	r3, [r7, #372]	; 0x174
   323f0:	blx	r3
   323f4:	cmp	r0, #0
   323f8:	bge	3240c <fputs@plt+0x21274>
   323fc:	bl	1118c <__errno_location@plt>
   32400:	ldr	r3, [r0]
   32404:	cmp	r3, #4
   32408:	beq	323e0 <fputs@plt+0x21248>
   3240c:	ldr	r2, [pc, #68]	; 32458 <fputs@plt+0x212c0>
   32410:	mov	r1, r5
   32414:	mov	r0, #0
   32418:	bl	32140 <fputs@plt+0x20fa8>
   3241c:	mov	r0, r8
   32420:	add	sp, sp, #8
   32424:	pop	{r4, r5, r6, r7, r8, pc}
   32428:	add	r0, sp, #4
   3242c:	bl	1106c <time@plt>
   32430:	ldr	r3, [sp, #4]
   32434:	str	r3, [r4]
   32438:	ldr	r3, [pc, #12]	; 3244c <fputs@plt+0x212b4>
   3243c:	ldr	r3, [r3, #348]	; 0x15c
   32440:	str	r3, [r4, #4]
   32444:	mov	r0, #8
   32448:	b	32420 <fputs@plt+0x21288>
   3244c:	ldrdeq	lr, [r9], -r8
   32450:	andeq	r4, r8, r8, ror pc
   32454:	andeq	sl, r9, r8, lsr r1
   32458:	andeq	r8, r0, fp, lsl #7
   3245c:	push	{r4, r5, r6, r7, r8, lr}
   32460:	ldr	r8, [r0, #8]
   32464:	ldr	r4, [r8, #36]	; 0x24
   32468:	cmp	r4, #0
   3246c:	beq	324a0 <fputs@plt+0x21308>
   32470:	mov	r6, r0
   32474:	ldr	r7, [pc, #48]	; 324ac <fputs@plt+0x21314>
   32478:	ldr	r5, [r4, #8]
   3247c:	mov	r2, r7
   32480:	ldr	r1, [r4]
   32484:	mov	r0, r6
   32488:	bl	32140 <fputs@plt+0x20fa8>
   3248c:	mov	r0, r4
   32490:	bl	1fb70 <fputs@plt+0xe9d8>
   32494:	mov	r4, r5
   32498:	cmp	r5, #0
   3249c:	bne	32478 <fputs@plt+0x212e0>
   324a0:	mov	r3, #0
   324a4:	str	r3, [r8, #36]	; 0x24
   324a8:	pop	{r4, r5, r6, r7, r8, pc}
   324ac:	andeq	r7, r0, ip, lsr #32
   324b0:	ldrb	r3, [r0, #16]
   324b4:	cmp	r1, r3
   324b8:	bge	3263c <fputs@plt+0x214a4>
   324bc:	push	{r4, r5, r6, lr}
   324c0:	sub	sp, sp, #32
   324c4:	mov	r5, r1
   324c8:	mov	r4, r0
   324cc:	ldr	r6, [r0, #8]
   324d0:	cmp	r3, #1
   324d4:	bls	32528 <fputs@plt+0x21390>
   324d8:	cmp	r1, #1
   324dc:	beq	32568 <fputs@plt+0x213d0>
   324e0:	mov	r3, #2
   324e4:	strh	r3, [sp]
   324e8:	mov	r3, #0
   324ec:	strh	r3, [sp, #2]
   324f0:	ldr	r3, [pc, #360]	; 32660 <fputs@plt+0x214c8>
   324f4:	ldr	r2, [r3, #608]	; 0x260
   324f8:	asr	r3, r2, #31
   324fc:	strd	r2, [sp, #8]
   32500:	mov	r2, #2
   32504:	mov	r3, #0
   32508:	strd	r2, [sp, #16]
   3250c:	mov	r1, sp
   32510:	mov	r0, r4
   32514:	bl	155c8 <fputs@plt+0x4430>
   32518:	cmp	r0, #0
   3251c:	bne	325b8 <fputs@plt+0x21420>
   32520:	mov	r3, #1
   32524:	strb	r3, [r6, #20]
   32528:	cmp	r5, #0
   3252c:	bne	32558 <fputs@plt+0x213c0>
   32530:	ldr	r3, [r6, #16]
   32534:	sub	r3, r3, #1
   32538:	str	r3, [r6, #16]
   3253c:	cmp	r3, #0
   32540:	beq	325cc <fputs@plt+0x21434>
   32544:	ldr	r3, [r6, #32]
   32548:	sub	r3, r3, #1
   3254c:	str	r3, [r6, #32]
   32550:	cmp	r3, #0
   32554:	beq	32644 <fputs@plt+0x214ac>
   32558:	strb	r5, [r4, #16]
   3255c:	mov	r0, #0
   32560:	add	sp, sp, #32
   32564:	pop	{r4, r5, r6, pc}
   32568:	mov	r3, #0
   3256c:	strh	r3, [sp]
   32570:	strh	r3, [sp, #2]
   32574:	ldr	r3, [pc, #228]	; 32660 <fputs@plt+0x214c8>
   32578:	ldr	r2, [r3, #608]	; 0x260
   3257c:	add	r2, r2, #2
   32580:	asr	r3, r2, #31
   32584:	strd	r2, [sp, #8]
   32588:	ldr	r2, [pc, #212]	; 32664 <fputs@plt+0x214cc>
   3258c:	mov	r3, #0
   32590:	strd	r2, [sp, #16]
   32594:	mov	r1, sp
   32598:	bl	155c8 <fputs@plt+0x4430>
   3259c:	cmp	r0, #0
   325a0:	beq	324e0 <fputs@plt+0x21348>
   325a4:	bl	1118c <__errno_location@plt>
   325a8:	ldr	r3, [r0]
   325ac:	str	r3, [r4, #20]
   325b0:	ldr	r0, [pc, #176]	; 32668 <fputs@plt+0x214d0>
   325b4:	b	32560 <fputs@plt+0x213c8>
   325b8:	bl	1118c <__errno_location@plt>
   325bc:	ldr	r3, [r0]
   325c0:	str	r3, [r4, #20]
   325c4:	ldr	r0, [pc, #160]	; 3266c <fputs@plt+0x214d4>
   325c8:	b	32560 <fputs@plt+0x213c8>
   325cc:	mov	r3, #2
   325d0:	strh	r3, [sp]
   325d4:	mov	r3, #0
   325d8:	strh	r3, [sp, #2]
   325dc:	mov	r2, #0
   325e0:	mov	r3, #0
   325e4:	strd	r2, [sp, #16]
   325e8:	strd	r2, [sp, #8]
   325ec:	mov	r1, sp
   325f0:	mov	r0, r4
   325f4:	bl	155c8 <fputs@plt+0x4430>
   325f8:	cmp	r0, #0
   325fc:	moveq	r3, #0
   32600:	strbeq	r3, [r6, #20]
   32604:	beq	32544 <fputs@plt+0x213ac>
   32608:	bl	1118c <__errno_location@plt>
   3260c:	ldr	r3, [r0]
   32610:	str	r3, [r4, #20]
   32614:	mov	r3, #0
   32618:	strb	r3, [r6, #20]
   3261c:	strb	r3, [r4, #16]
   32620:	ldr	r3, [r6, #32]
   32624:	sub	r3, r3, #1
   32628:	str	r3, [r6, #32]
   3262c:	cmp	r3, #0
   32630:	beq	32650 <fputs@plt+0x214b8>
   32634:	ldr	r0, [pc, #48]	; 3266c <fputs@plt+0x214d4>
   32638:	b	32560 <fputs@plt+0x213c8>
   3263c:	mov	r0, #0
   32640:	bx	lr
   32644:	mov	r0, r4
   32648:	bl	3245c <fputs@plt+0x212c4>
   3264c:	b	32558 <fputs@plt+0x213c0>
   32650:	mov	r0, r4
   32654:	bl	3245c <fputs@plt+0x212c4>
   32658:	ldr	r0, [pc, #12]	; 3266c <fputs@plt+0x214d4>
   3265c:	b	32560 <fputs@plt+0x213c8>
   32660:	andeq	sl, r9, r8, lsr r1
   32664:	strdeq	r0, [r0], -lr
   32668:	andeq	r0, r0, sl, lsl #18
   3266c:	andeq	r0, r0, sl, lsl #16
   32670:	push	{r4, r5, lr}
   32674:	sub	sp, sp, #12
   32678:	mov	r4, r0
   3267c:	ldr	r0, [r0, #12]
   32680:	bl	10f70 <fsync@plt>
   32684:	subs	r5, r0, #0
   32688:	bne	326a4 <fputs@plt+0x2150c>
   3268c:	ldrh	r3, [r4, #18]
   32690:	tst	r3, #8
   32694:	bne	326cc <fputs@plt+0x21534>
   32698:	mov	r0, r5
   3269c:	add	sp, sp, #12
   326a0:	pop	{r4, r5, pc}
   326a4:	bl	1118c <__errno_location@plt>
   326a8:	ldr	r3, [r0]
   326ac:	str	r3, [r4, #20]
   326b0:	ldr	r3, [pc, #92]	; 32714 <fputs@plt+0x2157c>
   326b4:	ldr	r2, [r4, #32]
   326b8:	ldr	r1, [pc, #88]	; 32718 <fputs@plt+0x21580>
   326bc:	ldr	r0, [pc, #88]	; 3271c <fputs@plt+0x21584>
   326c0:	bl	31e9c <fputs@plt+0x20d04>
   326c4:	mov	r5, r0
   326c8:	b	32698 <fputs@plt+0x21500>
   326cc:	ldr	r3, [pc, #76]	; 32720 <fputs@plt+0x21588>
   326d0:	ldr	r3, [r3, #480]	; 0x1e0
   326d4:	add	r1, sp, #4
   326d8:	ldr	r0, [r4, #32]
   326dc:	blx	r3
   326e0:	cmp	r0, #0
   326e4:	beq	326f8 <fputs@plt+0x21560>
   326e8:	ldrh	r3, [r4, #18]
   326ec:	bic	r3, r3, #8
   326f0:	strh	r3, [r4, #18]
   326f4:	b	32698 <fputs@plt+0x21500>
   326f8:	ldr	r0, [sp, #4]
   326fc:	bl	10f70 <fsync@plt>
   32700:	ldr	r2, [pc, #28]	; 32724 <fputs@plt+0x2158c>
   32704:	ldr	r1, [sp, #4]
   32708:	mov	r0, r4
   3270c:	bl	32140 <fputs@plt+0x20fa8>
   32710:	b	326e8 <fputs@plt+0x21550>
   32714:	andeq	r7, r0, r4, ror #18
   32718:	andeq	r4, r8, r8, lsl #31
   3271c:	andeq	r0, r0, sl, lsl #8
   32720:	andeq	sl, r9, r8, lsr r1
   32724:	andeq	r7, r0, r2, ror r9
   32728:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3272c:	mov	r6, r0
   32730:	mov	r4, r2
   32734:	mov	r5, r3
   32738:	ldr	r7, [r0, #40]	; 0x28
   3273c:	cmp	r7, #0
   32740:	ble	32778 <fputs@plt+0x215e0>
   32744:	mov	r8, r7
   32748:	asr	r9, r7, #31
   3274c:	adds	r0, r2, r7
   32750:	adc	r1, r3, r9
   32754:	mov	r2, r7
   32758:	mov	r3, r9
   3275c:	subs	r0, r0, #1
   32760:	sbc	r1, r1, #0
   32764:	bl	7e304 <fputs@plt+0x6d16c>
   32768:	mul	r1, r7, r1
   3276c:	mla	r1, r0, r9, r1
   32770:	umull	r4, r5, r7, r0
   32774:	add	r5, r1, r5
   32778:	mov	r2, r4
   3277c:	mov	r3, r5
   32780:	ldr	r0, [r6, #12]
   32784:	bl	1e188 <fputs@plt+0xcff0>
   32788:	cmp	r0, #0
   3278c:	bne	327a8 <fputs@plt+0x21610>
   32790:	ldrd	r2, [r6, #48]	; 0x30
   32794:	cmp	r4, r2
   32798:	sbcs	r3, r5, r3
   3279c:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   327a0:	strd	r4, [r6, #48]	; 0x30
   327a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   327a8:	bl	1118c <__errno_location@plt>
   327ac:	ldr	r3, [r0]
   327b0:	str	r3, [r6, #20]
   327b4:	ldr	r3, [pc, #16]	; 327cc <fputs@plt+0x21634>
   327b8:	ldr	r2, [r6, #32]
   327bc:	ldr	r1, [pc, #12]	; 327d0 <fputs@plt+0x21638>
   327c0:	ldr	r0, [pc, #12]	; 327d4 <fputs@plt+0x2163c>
   327c4:	bl	31e9c <fputs@plt+0x20d04>
   327c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   327cc:	muleq	r0, r1, r9
   327d0:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   327d4:	andeq	r0, r0, sl, lsl #12
   327d8:	push	{r4, r5, lr}
   327dc:	sub	sp, sp, #12
   327e0:	mov	r5, r1
   327e4:	mov	r4, r2
   327e8:	ldr	r3, [pc, #180]	; 328a4 <fputs@plt+0x2170c>
   327ec:	ldr	r3, [r3, #468]	; 0x1d4
   327f0:	mov	r0, r1
   327f4:	blx	r3
   327f8:	cmn	r0, #1
   327fc:	beq	32814 <fputs@plt+0x2167c>
   32800:	ands	r4, r4, #1
   32804:	bne	32844 <fputs@plt+0x216ac>
   32808:	mov	r0, r4
   3280c:	add	sp, sp, #12
   32810:	pop	{r4, r5, pc}
   32814:	bl	1118c <__errno_location@plt>
   32818:	ldr	r3, [r0]
   3281c:	cmp	r3, #2
   32820:	ldreq	r4, [pc, #128]	; 328a8 <fputs@plt+0x21710>
   32824:	beq	32808 <fputs@plt+0x21670>
   32828:	ldr	r3, [pc, #124]	; 328ac <fputs@plt+0x21714>
   3282c:	mov	r2, r5
   32830:	ldr	r1, [pc, #120]	; 328b0 <fputs@plt+0x21718>
   32834:	ldr	r0, [pc, #120]	; 328b4 <fputs@plt+0x2171c>
   32838:	bl	31e9c <fputs@plt+0x20d04>
   3283c:	mov	r4, r0
   32840:	b	32808 <fputs@plt+0x21670>
   32844:	ldr	r3, [pc, #88]	; 328a4 <fputs@plt+0x2170c>
   32848:	ldr	r3, [r3, #480]	; 0x1e0
   3284c:	add	r1, sp, #4
   32850:	mov	r0, r5
   32854:	blx	r3
   32858:	cmp	r0, #0
   3285c:	movne	r4, #0
   32860:	bne	32808 <fputs@plt+0x21670>
   32864:	ldr	r0, [sp, #4]
   32868:	bl	10f70 <fsync@plt>
   3286c:	subs	r4, r0, #0
   32870:	bne	32888 <fputs@plt+0x216f0>
   32874:	ldr	r2, [pc, #60]	; 328b8 <fputs@plt+0x21720>
   32878:	ldr	r1, [sp, #4]
   3287c:	mov	r0, #0
   32880:	bl	32140 <fputs@plt+0x20fa8>
   32884:	b	32808 <fputs@plt+0x21670>
   32888:	ldr	r3, [pc, #44]	; 328bc <fputs@plt+0x21724>
   3288c:	mov	r2, r5
   32890:	ldr	r1, [pc, #40]	; 328c0 <fputs@plt+0x21728>
   32894:	ldr	r0, [pc, #40]	; 328c4 <fputs@plt+0x2172c>
   32898:	bl	31e9c <fputs@plt+0x20d04>
   3289c:	mov	r4, r0
   328a0:	b	32874 <fputs@plt+0x216dc>
   328a4:	andeq	sl, r9, r8, lsr r1
   328a8:	andeq	r1, r0, sl, lsl #14
   328ac:	andeq	r8, r0, ip, ror r2
   328b0:	andeq	r4, r8, r0, lsr #31
   328b4:	andeq	r0, r0, sl, lsl #20
   328b8:	andeq	r8, r0, r8, lsl #5
   328bc:	andeq	r8, r0, r6, lsl #5
   328c0:	andeq	r9, r8, r4, lsr #9
   328c4:	andeq	r0, r0, sl, lsl #10
   328c8:	ldrh	r3, [r0, #18]
   328cc:	tst	r3, #128	; 0x80
   328d0:	bxne	lr
   328d4:	push	{r4, lr}
   328d8:	sub	sp, sp, #104	; 0x68
   328dc:	mov	r4, r0
   328e0:	ldr	r3, [pc, #140]	; 32974 <fputs@plt+0x217dc>
   328e4:	ldr	r3, [r3, #336]	; 0x150
   328e8:	mov	r1, sp
   328ec:	ldr	r0, [r0, #12]
   328f0:	blx	r3
   328f4:	cmp	r0, #0
   328f8:	bne	32928 <fputs@plt+0x21790>
   328fc:	ldr	r3, [sp, #20]
   32900:	cmp	r3, #0
   32904:	beq	3293c <fputs@plt+0x217a4>
   32908:	cmp	r3, #1
   3290c:	bls	32950 <fputs@plt+0x217b8>
   32910:	ldr	r2, [r4, #32]
   32914:	ldr	r1, [pc, #92]	; 32978 <fputs@plt+0x217e0>
   32918:	mov	r0, #28
   3291c:	bl	319f4 <fputs@plt+0x2085c>
   32920:	add	sp, sp, #104	; 0x68
   32924:	pop	{r4, pc}
   32928:	ldr	r2, [r4, #32]
   3292c:	ldr	r1, [pc, #72]	; 3297c <fputs@plt+0x217e4>
   32930:	mov	r0, #28
   32934:	bl	319f4 <fputs@plt+0x2085c>
   32938:	b	32920 <fputs@plt+0x21788>
   3293c:	ldr	r2, [r4, #32]
   32940:	ldr	r1, [pc, #56]	; 32980 <fputs@plt+0x217e8>
   32944:	mov	r0, #28
   32948:	bl	319f4 <fputs@plt+0x2085c>
   3294c:	b	32920 <fputs@plt+0x21788>
   32950:	mov	r0, r4
   32954:	bl	15560 <fputs@plt+0x43c8>
   32958:	cmp	r0, #0
   3295c:	beq	32920 <fputs@plt+0x21788>
   32960:	ldr	r2, [r4, #32]
   32964:	ldr	r1, [pc, #24]	; 32984 <fputs@plt+0x217ec>
   32968:	mov	r0, #28
   3296c:	bl	319f4 <fputs@plt+0x2085c>
   32970:	b	32920 <fputs@plt+0x21788>
   32974:	andeq	sl, r9, r8, lsr r1
   32978:	andeq	r4, r8, r0, ror #31
   3297c:	andeq	r4, r8, r8, lsr #31
   32980:	andeq	r4, r8, r0, asr #31
   32984:	strdeq	r4, [r8], -ip
   32988:	push	{r4, r5, r6, lr}
   3298c:	mov	r5, r0
   32990:	bl	328c8 <fputs@plt+0x21730>
   32994:	mov	r1, #0
   32998:	mov	r0, r5
   3299c:	bl	324b0 <fputs@plt+0x21318>
   329a0:	ldr	r4, [r5, #8]
   329a4:	cmp	r4, #0
   329a8:	beq	329cc <fputs@plt+0x21834>
   329ac:	ldr	r3, [r4, #32]
   329b0:	cmp	r3, #0
   329b4:	bne	329d8 <fputs@plt+0x21840>
   329b8:	ldr	r3, [r4, #24]
   329bc:	sub	r3, r3, #1
   329c0:	str	r3, [r4, #24]
   329c4:	cmp	r3, #0
   329c8:	beq	32a08 <fputs@plt+0x21870>
   329cc:	mov	r0, r5
   329d0:	bl	32314 <fputs@plt+0x2117c>
   329d4:	pop	{r4, r5, r6, pc}
   329d8:	ldr	r3, [r5, #28]
   329dc:	ldr	r2, [r4, #36]	; 0x24
   329e0:	str	r2, [r3, #8]
   329e4:	str	r3, [r4, #36]	; 0x24
   329e8:	mvn	r3, #0
   329ec:	str	r3, [r5, #12]
   329f0:	mov	r3, #0
   329f4:	str	r3, [r5, #28]
   329f8:	ldr	r4, [r5, #8]
   329fc:	cmp	r4, r3
   32a00:	bne	329b8 <fputs@plt+0x21820>
   32a04:	b	329cc <fputs@plt+0x21834>
   32a08:	mov	r0, r5
   32a0c:	bl	3245c <fputs@plt+0x212c4>
   32a10:	ldr	r3, [r4, #44]	; 0x2c
   32a14:	cmp	r3, #0
   32a18:	ldr	r2, [r4, #40]	; 0x28
   32a1c:	strne	r2, [r3, #40]	; 0x28
   32a20:	ldreq	r3, [pc, #28]	; 32a44 <fputs@plt+0x218ac>
   32a24:	streq	r2, [r3, #352]	; 0x160
   32a28:	ldr	r3, [r4, #40]	; 0x28
   32a2c:	cmp	r3, #0
   32a30:	ldrne	r2, [r4, #44]	; 0x2c
   32a34:	strne	r2, [r3, #44]	; 0x2c
   32a38:	mov	r0, r4
   32a3c:	bl	1fb70 <fputs@plt+0xe9d8>
   32a40:	b	329cc <fputs@plt+0x21834>
   32a44:	ldrdeq	lr, [r9], -r8
   32a48:	push	{r4, r5, r6, r7, lr}
   32a4c:	sub	sp, sp, #12
   32a50:	mov	r4, r0
   32a54:	mov	r6, r2
   32a58:	mov	r7, r3
   32a5c:	bl	13918 <fputs@plt+0x2780>
   32a60:	mov	r1, sp
   32a64:	ldr	r0, [r4, #8]
   32a68:	bl	13768 <fputs@plt+0x25d0>
   32a6c:	subs	r5, r0, #0
   32a70:	bne	32ab0 <fputs@plt+0x21918>
   32a74:	ldrd	r2, [sp]
   32a78:	cmp	r6, r2
   32a7c:	sbcs	r3, r7, r3
   32a80:	blt	32a8c <fputs@plt+0x218f4>
   32a84:	bl	13938 <fputs@plt+0x27a0>
   32a88:	b	32ac4 <fputs@plt+0x2192c>
   32a8c:	mov	r2, r6
   32a90:	mov	r3, r7
   32a94:	ldr	r0, [r4, #8]
   32a98:	bl	13740 <fputs@plt+0x25a8>
   32a9c:	mov	r5, r0
   32aa0:	bl	13938 <fputs@plt+0x27a0>
   32aa4:	cmp	r5, #0
   32aa8:	beq	32ac4 <fputs@plt+0x2192c>
   32aac:	b	32ab4 <fputs@plt+0x2191c>
   32ab0:	bl	13938 <fputs@plt+0x27a0>
   32ab4:	ldr	r2, [r4, #108]	; 0x6c
   32ab8:	ldr	r1, [pc, #12]	; 32acc <fputs@plt+0x21934>
   32abc:	mov	r0, r5
   32ac0:	bl	319f4 <fputs@plt+0x2085c>
   32ac4:	add	sp, sp, #12
   32ac8:	pop	{r4, r5, r6, r7, pc}
   32acc:	andeq	r5, r8, r8, lsl r0
   32ad0:	ldr	r2, [r0, #80]	; 0x50
   32ad4:	ldr	r1, [pc, #76]	; 32b28 <fputs@plt+0x21990>
   32ad8:	ldr	r3, [pc, #76]	; 32b2c <fputs@plt+0x21994>
   32adc:	cmp	r2, r3
   32ae0:	cmpne	r2, r1
   32ae4:	movne	r3, #1
   32ae8:	moveq	r3, #0
   32aec:	ldr	r1, [pc, #60]	; 32b30 <fputs@plt+0x21998>
   32af0:	cmp	r2, r1
   32af4:	moveq	r3, #0
   32af8:	andne	r3, r3, #1
   32afc:	cmp	r3, #0
   32b00:	beq	32b20 <fputs@plt+0x21988>
   32b04:	push	{r4, lr}
   32b08:	ldr	r2, [pc, #36]	; 32b34 <fputs@plt+0x2199c>
   32b0c:	ldr	r1, [pc, #36]	; 32b38 <fputs@plt+0x219a0>
   32b10:	mov	r0, #21
   32b14:	bl	319f4 <fputs@plt+0x2085c>
   32b18:	mov	r0, #0
   32b1c:	pop	{r4, pc}
   32b20:	mov	r0, #1
   32b24:	bx	lr
   32b28:	mlage	r9, r7, r6, sl
   32b2c:	blmi	1df7574 <stderr@@GLIBC_2.4+0x1d5c804>
   32b30:			; <UNDEFINED> instruction: 0xf03b7906
   32b34:	andeq	r5, r8, r4, lsr r0
   32b38:	andeq	r5, r8, ip, lsr r0
   32b3c:	push	{r4, r5, r6, lr}
   32b40:	subs	r4, r0, #0
   32b44:	beq	32b94 <fputs@plt+0x219fc>
   32b48:	ldr	r0, [r4]
   32b4c:	cmp	r0, #0
   32b50:	beq	32bac <fputs@plt+0x21a14>
   32b54:	ldr	r2, [r4, #40]	; 0x28
   32b58:	ldr	r3, [pc, #256]	; 32c60 <fputs@plt+0x21ac8>
   32b5c:	cmp	r2, r3
   32b60:	bne	32b70 <fputs@plt+0x219d8>
   32b64:	ldr	r3, [r4, #76]	; 0x4c
   32b68:	cmp	r3, #0
   32b6c:	blt	32bbc <fputs@plt+0x21a24>
   32b70:	mov	r1, #21
   32b74:	bl	21a4c <fputs@plt+0x108b4>
   32b78:	ldr	r2, [r4, #168]	; 0xa8
   32b7c:	ldr	r1, [pc, #224]	; 32c64 <fputs@plt+0x21acc>
   32b80:	mov	r0, #21
   32b84:	bl	319f4 <fputs@plt+0x2085c>
   32b88:	ldr	r0, [pc, #216]	; 32c68 <fputs@plt+0x21ad0>
   32b8c:	bl	31a8c <fputs@plt+0x208f4>
   32b90:	pop	{r4, r5, r6, pc}
   32b94:	ldr	r1, [pc, #208]	; 32c6c <fputs@plt+0x21ad4>
   32b98:	mov	r0, #21
   32b9c:	bl	319f4 <fputs@plt+0x2085c>
   32ba0:	ldr	r0, [pc, #200]	; 32c70 <fputs@plt+0x21ad8>
   32ba4:	bl	31a8c <fputs@plt+0x208f4>
   32ba8:	pop	{r4, r5, r6, pc}
   32bac:	ldr	r1, [pc, #192]	; 32c74 <fputs@plt+0x21adc>
   32bb0:	mov	r0, #21
   32bb4:	bl	319f4 <fputs@plt+0x2085c>
   32bb8:	b	32ba0 <fputs@plt+0x21a08>
   32bbc:	cmp	r1, #0
   32bc0:	ble	32bd0 <fputs@plt+0x21a38>
   32bc4:	ldrsh	r3, [r4, #68]	; 0x44
   32bc8:	cmp	r1, r3
   32bcc:	ble	32be0 <fputs@plt+0x21a48>
   32bd0:	mov	r1, #25
   32bd4:	bl	21a4c <fputs@plt+0x108b4>
   32bd8:	mov	r0, #25
   32bdc:	pop	{r4, r5, r6, pc}
   32be0:	sub	r5, r1, #1
   32be4:	add	r3, r5, r5, lsl #2
   32be8:	ldr	r6, [r4, #60]	; 0x3c
   32bec:	add	r6, r6, r3, lsl #3
   32bf0:	mov	r0, r6
   32bf4:	bl	21754 <fputs@plt+0x105bc>
   32bf8:	mov	r3, #1
   32bfc:	strh	r3, [r6, #8]
   32c00:	mov	r1, #0
   32c04:	ldr	r0, [r4]
   32c08:	bl	21a4c <fputs@plt+0x108b4>
   32c0c:	ldrsb	r3, [r4, #89]	; 0x59
   32c10:	cmp	r3, #0
   32c14:	blt	32c20 <fputs@plt+0x21a88>
   32c18:	mov	r0, #0
   32c1c:	pop	{r4, r5, r6, pc}
   32c20:	cmp	r5, #31
   32c24:	bgt	32c38 <fputs@plt+0x21aa0>
   32c28:	ldr	r3, [r4, #188]	; 0xbc
   32c2c:	mov	r2, #1
   32c30:	ands	r3, r3, r2, lsl r5
   32c34:	bne	32c4c <fputs@plt+0x21ab4>
   32c38:	ldr	r3, [r4, #188]	; 0xbc
   32c3c:	cmn	r3, #1
   32c40:	beq	32c4c <fputs@plt+0x21ab4>
   32c44:	mov	r0, #0
   32c48:	pop	{r4, r5, r6, pc}
   32c4c:	ldrb	r3, [r4, #87]	; 0x57
   32c50:	orr	r3, r3, #1
   32c54:	strb	r3, [r4, #87]	; 0x57
   32c58:	mov	r0, #0
   32c5c:	pop	{r4, r5, r6, pc}
   32c60:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   32c64:	andeq	r5, r8, r4, asr #1
   32c68:	andeq	r2, r1, r2, lsl r0
   32c6c:	andeq	r5, r8, ip, rrx
   32c70:	andeq	r2, r1, sl
   32c74:	muleq	r8, r4, r0
   32c78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32c7c:	sub	sp, sp, #8
   32c80:	mov	r5, r0
   32c84:	mov	r4, r1
   32c88:	mov	r7, r2
   32c8c:	mov	r9, r3
   32c90:	ldr	r6, [sp, #40]	; 0x28
   32c94:	ldrb	r8, [sp, #44]	; 0x2c
   32c98:	bl	32b3c <fputs@plt+0x219a4>
   32c9c:	subs	sl, r0, #0
   32ca0:	bne	32d34 <fputs@plt+0x21b9c>
   32ca4:	cmp	r7, #0
   32ca8:	beq	32d10 <fputs@plt+0x21b78>
   32cac:	add	r4, r4, r4, lsl #2
   32cb0:	lsl	r4, r4, #3
   32cb4:	sub	r4, r4, #40	; 0x28
   32cb8:	ldr	r3, [r5, #60]	; 0x3c
   32cbc:	add	r4, r3, r4
   32cc0:	str	r6, [sp]
   32cc4:	mov	r3, r8
   32cc8:	mov	r2, r9
   32ccc:	mov	r1, r7
   32cd0:	mov	r0, r4
   32cd4:	bl	29684 <fputs@plt+0x184ec>
   32cd8:	mov	r6, r0
   32cdc:	clz	r0, r0
   32ce0:	lsr	r0, r0, #5
   32ce4:	cmp	r8, #0
   32ce8:	moveq	r0, #0
   32cec:	cmp	r0, #0
   32cf0:	bne	32d1c <fputs@plt+0x21b84>
   32cf4:	mov	r1, r6
   32cf8:	ldr	r0, [r5]
   32cfc:	bl	21a4c <fputs@plt+0x108b4>
   32d00:	mov	r1, r6
   32d04:	ldr	r0, [r5]
   32d08:	bl	21a90 <fputs@plt+0x108f8>
   32d0c:	mov	sl, r0
   32d10:	mov	r0, sl
   32d14:	add	sp, sp, #8
   32d18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32d1c:	ldr	r3, [r5]
   32d20:	ldrb	r1, [r3, #66]	; 0x42
   32d24:	mov	r0, r4
   32d28:	bl	2aa84 <fputs@plt+0x198ec>
   32d2c:	mov	r6, r0
   32d30:	b	32cf4 <fputs@plt+0x21b5c>
   32d34:	sub	r3, r6, #1
   32d38:	cmn	r3, #3
   32d3c:	bhi	32d10 <fputs@plt+0x21b78>
   32d40:	mov	r0, r7
   32d44:	blx	r6
   32d48:	b	32d10 <fputs@plt+0x21b78>
   32d4c:	push	{lr}		; (str lr, [sp, #-4]!)
   32d50:	sub	sp, sp, #12
   32d54:	mov	ip, #0
   32d58:	str	ip, [sp, #4]
   32d5c:	ldr	ip, [sp, #16]
   32d60:	str	ip, [sp]
   32d64:	bl	32c78 <fputs@plt+0x21ae0>
   32d68:	add	sp, sp, #12
   32d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   32d70:	push	{r4, r5, lr}
   32d74:	sub	sp, sp, #12
   32d78:	mov	ip, r2
   32d7c:	ldrd	r2, [sp, #24]
   32d80:	mvn	r4, #-2147483648	; 0x80000000
   32d84:	mov	r5, #0
   32d88:	cmp	r3, r5
   32d8c:	cmpeq	r2, r4
   32d90:	bhi	32db8 <fputs@plt+0x21c20>
   32d94:	mov	r3, #0
   32d98:	str	r3, [sp, #4]
   32d9c:	ldr	lr, [sp, #32]
   32da0:	str	lr, [sp]
   32da4:	mov	r3, r2
   32da8:	mov	r2, ip
   32dac:	bl	32c78 <fputs@plt+0x21ae0>
   32db0:	add	sp, sp, #12
   32db4:	pop	{r4, r5, pc}
   32db8:	mov	r2, #0
   32dbc:	ldr	r1, [sp, #32]
   32dc0:	mov	r0, ip
   32dc4:	bl	29dfc <fputs@plt+0x18c64>
   32dc8:	b	32db0 <fputs@plt+0x21c18>
   32dcc:	push	{lr}		; (str lr, [sp, #-4]!)
   32dd0:	sub	sp, sp, #12
   32dd4:	mov	ip, #1
   32dd8:	str	ip, [sp, #4]
   32ddc:	ldr	ip, [sp, #16]
   32de0:	str	ip, [sp]
   32de4:	bl	32c78 <fputs@plt+0x21ae0>
   32de8:	add	sp, sp, #12
   32dec:	pop	{pc}		; (ldr pc, [sp], #4)
   32df0:	push	{r4, r5, r6, r7, lr}
   32df4:	sub	sp, sp, #12
   32df8:	mov	ip, r2
   32dfc:	ldrd	r4, [sp, #32]
   32e00:	ldrb	r3, [sp, #44]	; 0x2c
   32e04:	mvn	r6, #-2147483648	; 0x80000000
   32e08:	mov	r7, #0
   32e0c:	cmp	r5, r7
   32e10:	cmpeq	r4, r6
   32e14:	bhi	32e3c <fputs@plt+0x21ca4>
   32e18:	cmp	r3, #4
   32e1c:	moveq	r3, #2
   32e20:	str	r3, [sp, #4]
   32e24:	ldr	r3, [sp, #40]	; 0x28
   32e28:	str	r3, [sp]
   32e2c:	mov	r3, r4
   32e30:	bl	32c78 <fputs@plt+0x21ae0>
   32e34:	add	sp, sp, #12
   32e38:	pop	{r4, r5, r6, r7, pc}
   32e3c:	mov	r2, #0
   32e40:	ldr	r1, [sp, #40]	; 0x28
   32e44:	mov	r0, ip
   32e48:	bl	29dfc <fputs@plt+0x18c64>
   32e4c:	b	32e34 <fputs@plt+0x21c9c>
   32e50:	push	{lr}		; (str lr, [sp, #-4]!)
   32e54:	sub	sp, sp, #12
   32e58:	mov	ip, #2
   32e5c:	str	ip, [sp, #4]
   32e60:	ldr	ip, [sp, #16]
   32e64:	str	ip, [sp]
   32e68:	bl	32c78 <fputs@plt+0x21ae0>
   32e6c:	add	sp, sp, #12
   32e70:	pop	{pc}		; (ldr pc, [sp], #4)
   32e74:	push	{r4, r5, r6, lr}
   32e78:	vpush	{d8}
   32e7c:	mov	r6, r0
   32e80:	mov	r4, r1
   32e84:	vmov.f64	d8, d0
   32e88:	bl	32b3c <fputs@plt+0x219a4>
   32e8c:	subs	r5, r0, #0
   32e90:	beq	32ea0 <fputs@plt+0x21d08>
   32e94:	mov	r0, r5
   32e98:	vpop	{d8}
   32e9c:	pop	{r4, r5, r6, pc}
   32ea0:	add	r4, r4, r4, lsl #2
   32ea4:	lsl	r4, r4, #3
   32ea8:	sub	r4, r4, #40	; 0x28
   32eac:	ldr	r3, [r6, #60]	; 0x3c
   32eb0:	add	r4, r3, r4
   32eb4:	mov	r0, r4
   32eb8:	bl	219f0 <fputs@plt+0x10858>
   32ebc:	vmov.f64	d0, d8
   32ec0:	bl	13da8 <fputs@plt+0x2c10>
   32ec4:	cmp	r0, #0
   32ec8:	vstreq	d8, [r4]
   32ecc:	moveq	r3, #8
   32ed0:	strheq	r3, [r4, #8]
   32ed4:	b	32e94 <fputs@plt+0x21cfc>
   32ed8:	push	{r4, r5, r6, r7, r8, lr}
   32edc:	mov	r8, r0
   32ee0:	mov	r4, r1
   32ee4:	mov	r6, r2
   32ee8:	mov	r7, r3
   32eec:	bl	32b3c <fputs@plt+0x219a4>
   32ef0:	subs	r5, r0, #0
   32ef4:	beq	32f00 <fputs@plt+0x21d68>
   32ef8:	mov	r0, r5
   32efc:	pop	{r4, r5, r6, r7, r8, pc}
   32f00:	add	r4, r4, r4, lsl #2
   32f04:	lsl	r4, r4, #3
   32f08:	sub	r4, r4, #40	; 0x28
   32f0c:	ldr	r0, [r8, #60]	; 0x3c
   32f10:	mov	r2, r6
   32f14:	mov	r3, r7
   32f18:	add	r0, r0, r4
   32f1c:	bl	21b78 <fputs@plt+0x109e0>
   32f20:	b	32ef8 <fputs@plt+0x21d60>
   32f24:	push	{r4, lr}
   32f28:	asr	r3, r2, #31
   32f2c:	bl	32ed8 <fputs@plt+0x21d40>
   32f30:	pop	{r4, pc}
   32f34:	push	{r4, lr}
   32f38:	bl	32b3c <fputs@plt+0x219a4>
   32f3c:	pop	{r4, pc}
   32f40:	push	{r4, r5, r6, r7, r8, lr}
   32f44:	mov	r5, r0
   32f48:	mov	r4, r1
   32f4c:	mov	r6, r2
   32f50:	bl	32b3c <fputs@plt+0x219a4>
   32f54:	subs	r7, r0, #0
   32f58:	beq	32f64 <fputs@plt+0x21dcc>
   32f5c:	mov	r0, r7
   32f60:	pop	{r4, r5, r6, r7, r8, pc}
   32f64:	add	r4, r4, r4, lsl #2
   32f68:	lsl	r4, r4, #3
   32f6c:	sub	r4, r4, #40	; 0x28
   32f70:	ldr	r8, [r5, #60]	; 0x3c
   32f74:	add	r5, r8, r4
   32f78:	mov	r0, r5
   32f7c:	bl	21754 <fputs@plt+0x105bc>
   32f80:	ldr	r3, [pc, #32]	; 32fa8 <fputs@plt+0x21e10>
   32f84:	strh	r3, [r5, #8]
   32f88:	mov	r3, #0
   32f8c:	str	r3, [r5, #12]
   32f90:	bic	r6, r6, r6, asr #31
   32f94:	str	r6, [r8, r4]
   32f98:	mov	r2, #1
   32f9c:	strb	r2, [r5, #10]
   32fa0:	str	r3, [r5, #16]
   32fa4:	b	32f5c <fputs@plt+0x21dc4>
   32fa8:	andeq	r4, r0, r0, lsl r0
   32fac:	push	{r4, lr}
   32fb0:	mov	r4, r0
   32fb4:	mov	ip, r1
   32fb8:	ldr	r0, [r0]
   32fbc:	ldr	r0, [r0, #92]	; 0x5c
   32fc0:	asr	r1, r0, #31
   32fc4:	cmp	r1, r3
   32fc8:	cmpeq	r0, r2
   32fcc:	movcc	r1, #18
   32fd0:	bcs	32fe0 <fputs@plt+0x21e48>
   32fd4:	ldr	r0, [r4]
   32fd8:	bl	21a90 <fputs@plt+0x108f8>
   32fdc:	pop	{r4, pc}
   32fe0:	mov	r1, ip
   32fe4:	mov	r0, r4
   32fe8:	bl	32f40 <fputs@plt+0x21da8>
   32fec:	mov	r1, r0
   32ff0:	b	32fd4 <fputs@plt+0x21e3c>
   32ff4:	push	{lr}		; (str lr, [sp, #-4]!)
   32ff8:	sub	sp, sp, #12
   32ffc:	ldrh	ip, [r2, #8]
   33000:	and	lr, ip, #31
   33004:	ldr	r3, [pc, #152]	; 330a4 <fputs@plt+0x21f0c>
   33008:	add	r3, r3, lr
   3300c:	ldrb	r3, [r3, #3076]	; 0xc04
   33010:	sub	r3, r3, #1
   33014:	cmp	r3, #3
   33018:	ldrls	pc, [pc, r3, lsl #2]
   3301c:	b	3309c <fputs@plt+0x21f04>
   33020:	andeq	r3, r3, r0, lsr r0
   33024:	andeq	r3, r3, r0, asr #32
   33028:	andeq	r3, r3, r8, ror r0
   3302c:	andeq	r3, r3, ip, asr #32
   33030:	ldrd	r2, [r2]
   33034:	bl	32ed8 <fputs@plt+0x21d40>
   33038:	add	sp, sp, #12
   3303c:	pop	{pc}		; (ldr pc, [sp], #4)
   33040:	vldr	d0, [r2]
   33044:	bl	32e74 <fputs@plt+0x21cdc>
   33048:	b	33038 <fputs@plt+0x21ea0>
   3304c:	tst	ip, #16384	; 0x4000
   33050:	beq	33060 <fputs@plt+0x21ec8>
   33054:	ldr	r2, [r2]
   33058:	bl	32f40 <fputs@plt+0x21da8>
   3305c:	b	33038 <fputs@plt+0x21ea0>
   33060:	ldr	r3, [r2, #12]
   33064:	ldr	r2, [r2, #16]
   33068:	mvn	ip, #0
   3306c:	str	ip, [sp]
   33070:	bl	32d4c <fputs@plt+0x21bb4>
   33074:	b	33038 <fputs@plt+0x21ea0>
   33078:	ldr	r3, [r2, #12]
   3307c:	ldr	ip, [r2, #16]
   33080:	ldrb	r2, [r2, #10]
   33084:	str	r2, [sp, #4]
   33088:	mvn	r2, #0
   3308c:	str	r2, [sp]
   33090:	mov	r2, ip
   33094:	bl	32c78 <fputs@plt+0x21ae0>
   33098:	b	33038 <fputs@plt+0x21ea0>
   3309c:	bl	32b3c <fputs@plt+0x219a4>
   330a0:	b	33038 <fputs@plt+0x21ea0>
   330a4:			; <UNDEFINED> instruction: 0x000813b0
   330a8:	push	{r4, r5, r6, lr}
   330ac:	mov	r6, r0
   330b0:	mov	r4, r1
   330b4:	add	r1, r1, #8
   330b8:	sub	r0, r0, #8
   330bc:	bl	11144 <realloc@plt>
   330c0:	subs	r5, r0, #0
   330c4:	beq	330dc <fputs@plt+0x21f44>
   330c8:	mov	r2, r4
   330cc:	asr	r3, r4, #31
   330d0:	strd	r2, [r5], #8
   330d4:	mov	r0, r5
   330d8:	pop	{r4, r5, r6, pc}
   330dc:	mov	r3, r4
   330e0:	ldr	r2, [r6, #-8]
   330e4:	ldr	r1, [pc, #8]	; 330f4 <fputs@plt+0x21f5c>
   330e8:	mov	r0, #7
   330ec:	bl	319f4 <fputs@plt+0x2085c>
   330f0:	b	330d4 <fputs@plt+0x21f3c>
   330f4:	andeq	r5, r8, ip, ror #1
   330f8:	push	{r4, r5, r6, lr}
   330fc:	add	r0, r0, #7
   33100:	bic	r4, r0, #7
   33104:	add	r0, r4, #8
   33108:	bl	1109c <malloc@plt>
   3310c:	subs	r5, r0, #0
   33110:	beq	33128 <fputs@plt+0x21f90>
   33114:	mov	r0, r4
   33118:	asr	r1, r4, #31
   3311c:	strd	r0, [r5], #8
   33120:	mov	r0, r5
   33124:	pop	{r4, r5, r6, pc}
   33128:	mov	r2, r4
   3312c:	ldr	r1, [pc, #8]	; 3313c <fputs@plt+0x21fa4>
   33130:	mov	r0, #7
   33134:	bl	319f4 <fputs@plt+0x2085c>
   33138:	b	33120 <fputs@plt+0x21f88>
   3313c:	andeq	r5, r8, r0, lsl r1
   33140:	push	{r4, r5, r6, lr}
   33144:	mov	r4, r2
   33148:	ldr	r0, [r2]
   3314c:	bl	27498 <fputs@plt+0x16300>
   33150:	mov	r5, r0
   33154:	ldr	r0, [r4, #4]
   33158:	bl	2ec10 <fputs@plt+0x1da78>
   3315c:	mov	r2, r0
   33160:	ldr	r1, [pc, #8]	; 33170 <fputs@plt+0x21fd8>
   33164:	mov	r0, r5
   33168:	bl	319f4 <fputs@plt+0x2085c>
   3316c:	pop	{r4, r5, r6, pc}
   33170:	andeq	r4, r8, ip, asr pc
   33174:	push	{lr}		; (str lr, [sp, #-4]!)
   33178:	sub	sp, sp, #12
   3317c:	ldr	r3, [pc, #32]	; 331a4 <fputs@plt+0x2200c>
   33180:	str	r3, [sp]
   33184:	mov	r3, r0
   33188:	ldr	r2, [pc, #24]	; 331a8 <fputs@plt+0x22010>
   3318c:	ldr	r1, [pc, #24]	; 331ac <fputs@plt+0x22014>
   33190:	mov	r0, #11
   33194:	bl	319f4 <fputs@plt+0x2085c>
   33198:	mov	r0, #11
   3319c:	add	sp, sp, #12
   331a0:	pop	{pc}		; (ldr pc, [sp], #4)
   331a4:	ldrdeq	r4, [r8], -ip
   331a8:	andeq	r5, r8, r8, lsr r1
   331ac:	andeq	r4, r8, ip, ror #29
   331b0:	asr	r3, r1, #3
   331b4:	uxtb	r3, r3
   331b8:	strb	r3, [r0, #4]
   331bc:	bic	r1, r1, #8
   331c0:	rsb	r2, r3, #1
   331c4:	lsl	r2, r2, #2
   331c8:	strb	r2, [r0, #6]
   331cc:	ldr	r2, [pc, #156]	; 33270 <fputs@plt+0x220d8>
   331d0:	str	r2, [r0, #76]	; 0x4c
   331d4:	ldr	r2, [r0, #52]	; 0x34
   331d8:	cmp	r1, #5
   331dc:	beq	3321c <fputs@plt+0x22084>
   331e0:	cmp	r1, #2
   331e4:	bne	33260 <fputs@plt+0x220c8>
   331e8:	mov	r3, #0
   331ec:	strb	r3, [r0, #2]
   331f0:	strb	r3, [r0, #3]
   331f4:	ldr	r3, [pc, #120]	; 33274 <fputs@plt+0x220dc>
   331f8:	str	r3, [r0, #80]	; 0x50
   331fc:	ldrh	r3, [r2, #24]
   33200:	strh	r3, [r0, #10]
   33204:	ldrh	r3, [r2, #26]
   33208:	strh	r3, [r0, #12]
   3320c:	ldrb	r3, [r2, #21]
   33210:	strb	r3, [r0, #7]
   33214:	mov	r0, #0
   33218:	bx	lr
   3321c:	mov	r1, #1
   33220:	strb	r1, [r0, #2]
   33224:	cmp	r3, #0
   33228:	movne	r3, r1
   3322c:	strbne	r3, [r0, #3]
   33230:	ldrne	r3, [pc, #64]	; 33278 <fputs@plt+0x220e0>
   33234:	moveq	r3, #0
   33238:	strbeq	r3, [r0, #3]
   3323c:	ldreq	r3, [pc, #56]	; 3327c <fputs@plt+0x220e4>
   33240:	streq	r3, [r0, #76]	; 0x4c
   33244:	ldreq	r3, [pc, #52]	; 33280 <fputs@plt+0x220e8>
   33248:	str	r3, [r0, #80]	; 0x50
   3324c:	ldrh	r3, [r2, #28]
   33250:	strh	r3, [r0, #10]
   33254:	ldrh	r3, [r2, #30]
   33258:	strh	r3, [r0, #12]
   3325c:	b	3320c <fputs@plt+0x22074>
   33260:	push	{r4, lr}
   33264:	ldr	r0, [pc, #24]	; 33284 <fputs@plt+0x220ec>
   33268:	bl	33174 <fputs@plt+0x21fdc>
   3326c:	pop	{r4, pc}
   33270:	andeq	r6, r1, r0, lsl #26
   33274:	andeq	r6, r1, r4, ror #24
   33278:	andeq	r6, r1, ip, asr #22
   3327c:	ldrdeq	r6, [r1], -r4
   33280:	andeq	r6, r1, ip, lsl fp
   33284:	andeq	lr, r0, r7, lsr #1
   33288:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3328c:	mov	r4, r0
   33290:	mov	sl, r1
   33294:	ldr	r9, [r0, #56]	; 0x38
   33298:	ldr	r7, [r0, #52]	; 0x34
   3329c:	ldrb	r6, [r0, #5]
   332a0:	ldrh	r3, [r7, #22]
   332a4:	tst	r3, #4
   332a8:	bne	33348 <fputs@plt+0x221b0>
   332ac:	strb	sl, [r9, r6]
   332b0:	and	r5, sl, #8
   332b4:	cmp	r5, #0
   332b8:	moveq	r5, #12
   332bc:	movne	r5, #8
   332c0:	add	r5, r6, r5
   332c4:	add	r3, r6, #1
   332c8:	mov	r8, #0
   332cc:	str	r8, [r9, r3]
   332d0:	add	r6, r9, r6
   332d4:	strb	r8, [r6, #7]
   332d8:	ldr	r3, [r7, #36]	; 0x24
   332dc:	lsr	r3, r3, #8
   332e0:	strb	r3, [r6, #5]
   332e4:	ldr	r3, [r7, #36]	; 0x24
   332e8:	strb	r3, [r6, #6]
   332ec:	ldr	r3, [r7, #36]	; 0x24
   332f0:	sub	r3, r3, r5
   332f4:	strh	r3, [r4, #16]
   332f8:	mov	r1, sl
   332fc:	mov	r0, r4
   33300:	bl	331b0 <fputs@plt+0x22018>
   33304:	strh	r5, [r4, #14]
   33308:	ldr	r3, [r7, #36]	; 0x24
   3330c:	add	r3, r9, r3
   33310:	str	r3, [r4, #60]	; 0x3c
   33314:	add	r5, r9, r5
   33318:	str	r5, [r4, #64]	; 0x40
   3331c:	ldrb	r3, [r4, #6]
   33320:	add	r3, r9, r3
   33324:	str	r3, [r4, #68]	; 0x44
   33328:	strb	r8, [r4, #1]
   3332c:	ldr	r3, [r7, #32]
   33330:	sub	r3, r3, #1
   33334:	strh	r3, [r4, #20]
   33338:	strh	r8, [r4, #18]
   3333c:	mov	r3, #1
   33340:	strb	r3, [r4]
   33344:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   33348:	ldr	r2, [r7, #36]	; 0x24
   3334c:	sub	r2, r2, r6
   33350:	mov	r1, #0
   33354:	add	r0, r9, r6
   33358:	bl	10f64 <memset@plt>
   3335c:	b	332ac <fputs@plt+0x22114>
   33360:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33364:	sub	sp, sp, #20
   33368:	ldrb	r3, [r0]
   3336c:	cmp	r3, #0
   33370:	movne	r3, #0
   33374:	strne	r3, [sp]
   33378:	beq	33388 <fputs@plt+0x221f0>
   3337c:	ldr	r0, [sp]
   33380:	add	sp, sp, #20
   33384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33388:	mov	r5, r0
   3338c:	ldr	r4, [r0, #52]	; 0x34
   33390:	ldrb	r3, [r0, #5]
   33394:	str	r3, [sp, #4]
   33398:	ldr	r6, [r0, #56]	; 0x38
   3339c:	ldrb	r1, [r6, r3]
   333a0:	bl	331b0 <fputs@plt+0x22018>
   333a4:	subs	r3, r0, #0
   333a8:	str	r3, [sp]
   333ac:	bne	33520 <fputs@plt+0x22388>
   333b0:	ldr	r3, [r4, #32]
   333b4:	sub	r3, r3, #1
   333b8:	strh	r3, [r5, #20]
   333bc:	mov	r3, #0
   333c0:	strb	r3, [r5, #1]
   333c4:	ldr	r9, [r4, #36]	; 0x24
   333c8:	ldrb	r3, [r5, #6]
   333cc:	ldr	r1, [sp, #4]
   333d0:	add	r7, r1, r3
   333d4:	add	r7, r7, #8
   333d8:	strh	r7, [r5, #14]
   333dc:	add	r2, r6, r9
   333e0:	str	r2, [r5, #60]	; 0x3c
   333e4:	add	sl, r6, r7
   333e8:	str	sl, [r5, #64]	; 0x40
   333ec:	add	r3, r6, r3
   333f0:	str	r3, [r5, #68]	; 0x44
   333f4:	add	r2, r6, r1
   333f8:	ldrb	r3, [r2, #5]
   333fc:	str	r3, [sp, #8]
   33400:	ldrb	r3, [r2, #6]
   33404:	str	r3, [sp, #12]
   33408:	ldrb	r1, [r2, #3]
   3340c:	ldrb	r3, [r2, #4]
   33410:	orr	r3, r3, r1, lsl #8
   33414:	strh	r3, [r5, #18]
   33418:	ldr	r2, [r4, #32]
   3341c:	sub	r2, r2, #8
   33420:	ldr	r1, [pc, #500]	; 3361c <fputs@plt+0x22484>
   33424:	umull	r1, r2, r1, r2
   33428:	cmp	r3, r2, lsr #2
   3342c:	bhi	33530 <fputs@plt+0x22398>
   33430:	add	r7, r7, r3, lsl #1
   33434:	sub	fp, r9, #4
   33438:	ldr	r2, [r4, #4]
   3343c:	ldr	r2, [r2, #24]
   33440:	tst	r2, #268435456	; 0x10000000
   33444:	beq	334b8 <fputs@plt+0x22320>
   33448:	ldrb	r2, [r5, #4]
   3344c:	cmp	r2, #0
   33450:	bne	33570 <fputs@plt+0x223d8>
   33454:	sub	fp, r9, #5
   33458:	cmp	r3, #0
   3345c:	ble	334b4 <fputs@plt+0x2231c>
   33460:	ldr	r8, [sp]
   33464:	ldrh	r4, [sl], #2
   33468:	rev16	r4, r4
   3346c:	uxth	r4, r4
   33470:	cmp	r7, r4
   33474:	cmple	r4, fp
   33478:	bgt	33540 <fputs@plt+0x223a8>
   3347c:	ldr	r3, [r5, #76]	; 0x4c
   33480:	add	r1, r6, r4
   33484:	mov	r0, r5
   33488:	blx	r3
   3348c:	add	r0, r0, r4
   33490:	cmp	r9, r0
   33494:	blt	33550 <fputs@plt+0x223b8>
   33498:	add	r8, r8, #1
   3349c:	ldrh	r3, [r5, #18]
   334a0:	cmp	r3, r8
   334a4:	bgt	33464 <fputs@plt+0x222cc>
   334a8:	ldrb	r3, [r5, #4]
   334ac:	cmp	r3, #0
   334b0:	bne	334b8 <fputs@plt+0x22320>
   334b4:	add	fp, fp, #1
   334b8:	ldr	r3, [sp, #4]
   334bc:	add	r1, r6, r3
   334c0:	ldrb	r2, [r1, #1]
   334c4:	ldrb	r3, [r1, #2]
   334c8:	ldr	r0, [sp, #12]
   334cc:	ldr	ip, [sp, #8]
   334d0:	orr	ip, r0, ip, lsl #8
   334d4:	sub	ip, ip, #1
   334d8:	uxth	ip, ip
   334dc:	add	ip, ip, #1
   334e0:	ldrb	r1, [r1, #7]
   334e4:	add	ip, ip, r1
   334e8:	orrs	r3, r3, r2, lsl #8
   334ec:	beq	335e4 <fputs@plt+0x2244c>
   334f0:	mov	r0, r3
   334f4:	cmp	r7, r3
   334f8:	movle	r2, #0
   334fc:	movgt	r2, #1
   33500:	cmp	fp, r3
   33504:	orrlt	r2, r2, #1
   33508:	cmp	r2, #0
   3350c:	beq	335a0 <fputs@plt+0x22408>
   33510:	ldr	r0, [pc, #264]	; 33620 <fputs@plt+0x22488>
   33514:	bl	33174 <fputs@plt+0x21fdc>
   33518:	str	r0, [sp]
   3351c:	b	3337c <fputs@plt+0x221e4>
   33520:	ldr	r0, [pc, #252]	; 33624 <fputs@plt+0x2248c>
   33524:	bl	33174 <fputs@plt+0x21fdc>
   33528:	str	r0, [sp]
   3352c:	b	3337c <fputs@plt+0x221e4>
   33530:	ldr	r0, [pc, #240]	; 33628 <fputs@plt+0x22490>
   33534:	bl	33174 <fputs@plt+0x21fdc>
   33538:	str	r0, [sp]
   3353c:	b	3337c <fputs@plt+0x221e4>
   33540:	ldr	r0, [pc, #228]	; 3362c <fputs@plt+0x22494>
   33544:	bl	33174 <fputs@plt+0x21fdc>
   33548:	str	r0, [sp]
   3354c:	b	3337c <fputs@plt+0x221e4>
   33550:	ldr	r0, [pc, #216]	; 33630 <fputs@plt+0x22498>
   33554:	bl	33174 <fputs@plt+0x21fdc>
   33558:	str	r0, [sp]
   3355c:	b	3337c <fputs@plt+0x221e4>
   33560:	ldr	r0, [pc, #204]	; 33634 <fputs@plt+0x2249c>
   33564:	bl	33174 <fputs@plt+0x21fdc>
   33568:	str	r0, [sp]
   3356c:	b	3337c <fputs@plt+0x221e4>
   33570:	cmp	r3, #0
   33574:	bgt	33460 <fputs@plt+0x222c8>
   33578:	b	334b8 <fputs@plt+0x22320>
   3357c:	add	ip, ip, r2
   33580:	cmp	r7, r1
   33584:	movle	r2, #0
   33588:	movgt	r2, #1
   3358c:	cmp	fp, r1
   33590:	orrlt	r2, r2, #1
   33594:	cmp	r2, #0
   33598:	bne	33510 <fputs@plt+0x22378>
   3359c:	mov	r0, r1
   335a0:	mov	r2, r6
   335a4:	ldrb	lr, [r2, r3]!
   335a8:	ldrb	r3, [r2, #1]
   335ac:	ldrb	r4, [r2, #2]
   335b0:	ldrb	r2, [r2, #3]
   335b4:	orr	r2, r2, r4, lsl #8
   335b8:	orrs	r3, r3, lr, lsl #8
   335bc:	beq	33600 <fputs@plt+0x22468>
   335c0:	mov	r1, r3
   335c4:	add	r0, r2, r0
   335c8:	add	lr, r0, #3
   335cc:	cmp	r3, lr
   335d0:	ble	3360c <fputs@plt+0x22474>
   335d4:	cmp	r9, r0
   335d8:	bge	3357c <fputs@plt+0x223e4>
   335dc:	b	3360c <fputs@plt+0x22474>
   335e0:	add	ip, ip, r2
   335e4:	cmp	r9, ip
   335e8:	blt	33560 <fputs@plt+0x223c8>
   335ec:	sub	ip, ip, r7
   335f0:	strh	ip, [r5, #16]
   335f4:	mov	r3, #1
   335f8:	strb	r3, [r5]
   335fc:	b	3337c <fputs@plt+0x221e4>
   33600:	add	r0, r0, r2
   33604:	cmp	r9, r0
   33608:	bge	335e0 <fputs@plt+0x22448>
   3360c:	ldr	r0, [pc, #36]	; 33638 <fputs@plt+0x224a0>
   33610:	bl	33174 <fputs@plt+0x21fdc>
   33614:	str	r0, [sp]
   33618:	b	3337c <fputs@plt+0x221e4>
   3361c:	bge	feade0d0 <stderr@@GLIBC_2.4+0xfea43360>
   33620:	andeq	lr, r0, r8, lsl r1
   33624:	ldrdeq	lr, [r0], -r1
   33628:	andeq	lr, r0, r3, ror #1
   3362c:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   33630:	andeq	lr, r0, r4, lsl #2
   33634:	andeq	lr, r0, sp, lsr #2
   33638:	andeq	lr, r0, pc, lsl r1
   3363c:	ldr	r3, [r0, #8]
   33640:	ldrb	r2, [r3]
   33644:	cmp	r2, #0
   33648:	bxeq	lr
   3364c:	mov	r2, #0
   33650:	strb	r2, [r3]
   33654:	ldrsh	r2, [r0, #26]
   33658:	cmp	r2, #1
   3365c:	bxle	lr
   33660:	push	{r4, lr}
   33664:	mov	r0, r3
   33668:	bl	33360 <fputs@plt+0x221c8>
   3366c:	pop	{r4, pc}
   33670:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33674:	mov	r6, r0
   33678:	mov	r5, r1
   3367c:	mov	r7, r2
   33680:	ldr	r3, [r0, #52]	; 0x34
   33684:	ldr	r8, [r3, #36]	; 0x24
   33688:	mov	fp, r1
   3368c:	add	r9, r2, r1
   33690:	mov	sl, r9
   33694:	ldr	r4, [r0, #56]	; 0x38
   33698:	ldrh	r3, [r3, #22]
   3369c:	tst	r3, #4
   336a0:	bne	3370c <fputs@plt+0x22574>
   336a4:	ldrb	r0, [r6, #5]
   336a8:	add	r2, r0, #1
   336ac:	add	r3, r4, r2
   336b0:	ldrb	r3, [r3, #1]
   336b4:	cmp	r3, #0
   336b8:	bne	336c8 <fputs@plt+0x22530>
   336bc:	ldrb	r3, [r4, r2]
   336c0:	cmp	r3, #0
   336c4:	beq	338a0 <fputs@plt+0x22708>
   336c8:	mov	r1, r2
   336cc:	mov	ip, r4
   336d0:	ldrb	lr, [ip, r2]!
   336d4:	ldrb	r3, [ip, #1]
   336d8:	orr	r3, r3, lr, lsl #8
   336dc:	sxth	r3, r3
   336e0:	uxth	ip, r3
   336e4:	cmp	ip, #0
   336e8:	cmpne	r5, ip
   336ec:	bls	3371c <fputs@plt+0x22584>
   336f0:	add	r3, r2, #4
   336f4:	mov	r2, ip
   336f8:	cmp	ip, r3
   336fc:	bge	336c8 <fputs@plt+0x22530>
   33700:	ldr	r0, [pc, #476]	; 338e4 <fputs@plt+0x2274c>
   33704:	bl	33174 <fputs@plt+0x21fdc>
   33708:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3370c:	mov	r1, #0
   33710:	add	r0, r4, r5
   33714:	bl	10f64 <memset@plt>
   33718:	b	336a4 <fputs@plt+0x2250c>
   3371c:	mov	lr, ip
   33720:	sub	r8, r8, #4
   33724:	cmp	r8, ip
   33728:	bcc	33794 <fputs@plt+0x225fc>
   3372c:	cmp	ip, #0
   33730:	beq	337b8 <fputs@plt+0x22620>
   33734:	add	r8, r9, #3
   33738:	cmp	ip, r8
   3373c:	bhi	3387c <fputs@plt+0x226e4>
   33740:	cmp	r9, ip
   33744:	bhi	337a0 <fputs@plt+0x22608>
   33748:	add	r8, r4, ip
   3374c:	ldrb	sl, [r8, #2]
   33750:	ldrb	r8, [r8, #3]
   33754:	orr	r8, r8, sl, lsl #8
   33758:	add	ip, r8, ip
   3375c:	mov	sl, ip
   33760:	ldr	r8, [r6, #52]	; 0x34
   33764:	ldr	r8, [r8, #36]	; 0x24
   33768:	cmp	ip, r8
   3376c:	bhi	337ac <fputs@plt+0x22614>
   33770:	sub	r3, r3, r9
   33774:	uxtb	r3, r3
   33778:	sub	ip, ip, r5
   3377c:	uxth	r8, ip
   33780:	mov	ip, r4
   33784:	ldrb	lr, [ip, lr]!
   33788:	ldrb	ip, [ip, #1]
   3378c:	orr	ip, ip, lr, lsl #8
   33790:	b	337c0 <fputs@plt+0x22628>
   33794:	ldr	r0, [pc, #332]	; 338e8 <fputs@plt+0x22750>
   33798:	bl	33174 <fputs@plt+0x21fdc>
   3379c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   337a0:	ldr	r0, [pc, #324]	; 338ec <fputs@plt+0x22754>
   337a4:	bl	33174 <fputs@plt+0x21fdc>
   337a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   337ac:	ldr	r0, [pc, #316]	; 338f0 <fputs@plt+0x22758>
   337b0:	bl	33174 <fputs@plt+0x21fdc>
   337b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   337b8:	mov	r8, r7
   337bc:	mov	r3, #0
   337c0:	add	lr, r0, #1
   337c4:	cmp	r2, lr
   337c8:	ble	3380c <fputs@plt+0x22674>
   337cc:	add	r1, r4, r1
   337d0:	ldrb	lr, [r1, #2]
   337d4:	ldrb	r1, [r1, #3]
   337d8:	orr	r1, r1, lr, lsl #8
   337dc:	add	r1, r1, r2
   337e0:	add	lr, r1, #3
   337e4:	cmp	fp, lr
   337e8:	bgt	3380c <fputs@plt+0x22674>
   337ec:	cmp	fp, r1
   337f0:	blt	33888 <fputs@plt+0x226f0>
   337f4:	sub	r1, r5, r1
   337f8:	add	r3, r3, r1
   337fc:	uxtb	r3, r3
   33800:	sub	r8, sl, r2
   33804:	uxth	r8, r8
   33808:	mov	r5, r2
   3380c:	add	lr, r0, #7
   33810:	ldrb	r1, [r4, lr]
   33814:	cmp	r3, r1
   33818:	subls	r3, r1, r3
   3381c:	strbls	r3, [r4, lr]
   33820:	bhi	33894 <fputs@plt+0x226fc>
   33824:	add	lr, r0, #5
   33828:	add	r1, r0, #6
   3382c:	ldrb	r9, [r4, lr]
   33830:	ldrb	r3, [r4, r1]
   33834:	orr	r3, r3, r9, lsl #8
   33838:	cmp	r5, r3
   3383c:	beq	338ac <fputs@plt+0x22714>
   33840:	lsr	r1, r5, #8
   33844:	mov	r3, r4
   33848:	strb	r1, [r3, r2]!
   3384c:	strb	r5, [r3, #1]
   33850:	lsr	r3, ip, #8
   33854:	strb	r3, [r4, r5]!
   33858:	strb	ip, [r4, #1]
   3385c:	lsr	r3, r8, #8
   33860:	strb	r3, [r4, #2]
   33864:	strb	r8, [r4, #3]
   33868:	ldrh	r3, [r6, #16]
   3386c:	add	r7, r7, r3
   33870:	strh	r7, [r6, #16]
   33874:	mov	r0, #0
   33878:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3387c:	mov	r8, r7
   33880:	mov	r3, #0
   33884:	b	337c0 <fputs@plt+0x22628>
   33888:	ldr	r0, [pc, #100]	; 338f4 <fputs@plt+0x2275c>
   3388c:	bl	33174 <fputs@plt+0x21fdc>
   33890:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33894:	ldr	r0, [pc, #92]	; 338f8 <fputs@plt+0x22760>
   33898:	bl	33174 <fputs@plt+0x21fdc>
   3389c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   338a0:	mov	r8, r7
   338a4:	mov	ip, #0
   338a8:	b	33824 <fputs@plt+0x2268c>
   338ac:	add	r3, r0, #1
   338b0:	cmp	r2, r3
   338b4:	bne	338d8 <fputs@plt+0x22740>
   338b8:	add	r0, r4, r0
   338bc:	lsr	r3, ip, #8
   338c0:	strb	r3, [r0, #1]
   338c4:	strb	ip, [r0, #2]
   338c8:	lsr	r3, sl, #8
   338cc:	strb	r3, [r4, lr]
   338d0:	strb	sl, [r4, r1]
   338d4:	b	33868 <fputs@plt+0x226d0>
   338d8:	ldr	r0, [pc, #28]	; 338fc <fputs@plt+0x22764>
   338dc:	bl	33174 <fputs@plt+0x21fdc>
   338e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   338e4:	andeq	lr, r0, sl, lsr r0
   338e8:	andeq	lr, r0, sp, lsr r0
   338ec:	andeq	lr, r0, r8, asr #32
   338f0:	andeq	lr, r0, sl, asr #32
   338f4:	andeq	lr, r0, r6, asr r0
   338f8:	andeq	lr, r0, ip, asr r0
   338fc:	andeq	lr, r0, r3, rrx
   33900:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33904:	sub	sp, sp, #20
   33908:	mov	r4, r0
   3390c:	mov	r5, r1
   33910:	mov	sl, r3
   33914:	ldr	r7, [r0, #56]	; 0x38
   33918:	ldr	r3, [r0, #52]	; 0x34
   3391c:	ldr	r3, [r3, #36]	; 0x24
   33920:	add	r6, r7, r3
   33924:	ldrb	r3, [r0, #5]
   33928:	add	r3, r3, #8
   3392c:	ldrb	r1, [r0, #6]
   33930:	add	r3, r3, r1
   33934:	add	r3, r7, r3
   33938:	str	r3, [sp, #8]
   3393c:	add	r3, r5, r2
   33940:	str	r3, [sp, #12]
   33944:	mov	r2, #0
   33948:	mov	r1, r2
   3394c:	str	r2, [sp, #4]
   33950:	ldr	r3, [sp, #12]
   33954:	cmp	r5, r3
   33958:	blt	33984 <fputs@plt+0x227ec>
   3395c:	cmp	r1, #0
   33960:	beq	33978 <fputs@plt+0x227e0>
   33964:	sub	r1, r1, r7
   33968:	uxth	r2, r2
   3396c:	uxth	r1, r1
   33970:	mov	r0, r4
   33974:	bl	33670 <fputs@plt+0x224d8>
   33978:	ldr	r0, [sp, #4]
   3397c:	add	sp, sp, #20
   33980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33984:	ldr	r3, [sl, #8]
   33988:	ldr	r8, [r3, r5, lsl #2]
   3398c:	ldr	r3, [sp, #8]
   33990:	cmp	r3, r8
   33994:	movhi	r3, #0
   33998:	movls	r3, #1
   3399c:	cmp	r6, r8
   339a0:	movls	r3, #0
   339a4:	cmp	r3, #0
   339a8:	beq	33a0c <fputs@plt+0x22874>
   339ac:	ldr	r0, [sl, #12]
   339b0:	lsl	r3, r5, #1
   339b4:	ldrh	r9, [r0, r3]
   339b8:	add	fp, r8, r9
   339bc:	cmp	r1, fp
   339c0:	beq	339f4 <fputs@plt+0x2285c>
   339c4:	cmp	r1, #0
   339c8:	beq	339e0 <fputs@plt+0x22848>
   339cc:	sub	r1, r1, r7
   339d0:	uxth	r2, r2
   339d4:	uxth	r1, r1
   339d8:	mov	r0, r4
   339dc:	bl	33670 <fputs@plt+0x224d8>
   339e0:	cmp	r6, fp
   339e4:	bcs	339f8 <fputs@plt+0x22860>
   339e8:	mov	r3, #0
   339ec:	str	r3, [sp, #4]
   339f0:	b	33978 <fputs@plt+0x227e0>
   339f4:	add	r9, r9, r2
   339f8:	ldr	r3, [sp, #4]
   339fc:	add	r3, r3, #1
   33a00:	str	r3, [sp, #4]
   33a04:	mov	r2, r9
   33a08:	mov	r1, r8
   33a0c:	add	r5, r5, #1
   33a10:	b	33950 <fputs@plt+0x227b8>
   33a14:	ldr	ip, [r3]
   33a18:	cmp	ip, #0
   33a1c:	bxne	lr
   33a20:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33a24:	mov	r5, r3
   33a28:	mov	r6, r1
   33a2c:	mov	r4, r0
   33a30:	ldr	r7, [r0, #56]	; 0x38
   33a34:	ldr	r3, [r0, #64]	; 0x40
   33a38:	add	r9, r3, r1, lsl #1
   33a3c:	ldrb	r3, [r3, r1, lsl #1]
   33a40:	ldrb	r1, [r9, #1]
   33a44:	orr	r1, r1, r3, lsl #8
   33a48:	ldrb	r8, [r0, #5]
   33a4c:	add	fp, r8, #5
   33a50:	add	sl, r8, #6
   33a54:	ldrb	r0, [r7, fp]
   33a58:	ldrb	r3, [r7, sl]
   33a5c:	orr	r3, r3, r0, lsl #8
   33a60:	cmp	r1, r3
   33a64:	bcc	33a7c <fputs@plt+0x228e4>
   33a68:	add	r3, r2, r1
   33a6c:	ldr	r0, [r4, #52]	; 0x34
   33a70:	ldr	r0, [r0, #36]	; 0x24
   33a74:	cmp	r3, r0
   33a78:	bls	33a8c <fputs@plt+0x228f4>
   33a7c:	ldr	r0, [pc, #204]	; 33b50 <fputs@plt+0x229b8>
   33a80:	bl	33174 <fputs@plt+0x21fdc>
   33a84:	str	r0, [r5]
   33a88:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33a8c:	uxth	r2, r2
   33a90:	mov	r0, r4
   33a94:	bl	33670 <fputs@plt+0x224d8>
   33a98:	cmp	r0, #0
   33a9c:	bne	33af4 <fputs@plt+0x2295c>
   33aa0:	ldrh	r2, [r4, #18]
   33aa4:	sub	r2, r2, #1
   33aa8:	uxth	r2, r2
   33aac:	strh	r2, [r4, #18]
   33ab0:	cmp	r2, #0
   33ab4:	beq	33afc <fputs@plt+0x22964>
   33ab8:	sub	r2, r2, r6
   33abc:	lsl	r2, r2, #1
   33ac0:	add	r1, r9, #2
   33ac4:	mov	r0, r9
   33ac8:	bl	110d8 <memmove@plt>
   33acc:	add	r7, r7, r8
   33ad0:	ldrh	r3, [r4, #18]
   33ad4:	lsr	r3, r3, #8
   33ad8:	strb	r3, [r7, #3]
   33adc:	ldrh	r3, [r4, #18]
   33ae0:	strb	r3, [r7, #4]
   33ae4:	ldrh	r3, [r4, #16]
   33ae8:	add	r3, r3, #2
   33aec:	strh	r3, [r4, #16]
   33af0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33af4:	str	r0, [r5]
   33af8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33afc:	add	r2, r8, #1
   33b00:	mov	r3, #0
   33b04:	str	r3, [r7, r2]
   33b08:	add	r8, r7, r8
   33b0c:	strb	r3, [r8, #7]
   33b10:	ldr	r3, [r4, #52]	; 0x34
   33b14:	ldr	r3, [r3, #36]	; 0x24
   33b18:	lsr	r3, r3, #8
   33b1c:	strb	r3, [r7, fp]
   33b20:	ldr	r3, [r4, #52]	; 0x34
   33b24:	ldr	r3, [r3, #36]	; 0x24
   33b28:	strb	r3, [r7, sl]
   33b2c:	ldr	r3, [r4, #52]	; 0x34
   33b30:	ldr	r3, [r3, #36]	; 0x24
   33b34:	ldrb	r2, [r4, #5]
   33b38:	sub	r3, r3, r2
   33b3c:	sub	r3, r3, #8
   33b40:	ldrb	r2, [r4, #6]
   33b44:	sub	r3, r3, r2
   33b48:	strh	r3, [r4, #16]
   33b4c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33b50:	andeq	pc, r0, r0, lsl #5
   33b54:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33b58:	mov	r4, r2
   33b5c:	ldrb	r7, [r0, #5]
   33b60:	ldr	r2, [r0, #56]	; 0x38
   33b64:	add	lr, r7, #1
   33b68:	mov	ip, r2
   33b6c:	ldrb	r5, [ip, lr]!
   33b70:	ldrb	r3, [ip, #1]
   33b74:	orr	r3, r3, r5, lsl #8
   33b78:	ldr	ip, [r0, #52]	; 0x34
   33b7c:	ldr	r8, [ip, #36]	; 0x24
   33b80:	sub	r5, r8, #4
   33b84:	cmp	r3, r5
   33b88:	bgt	33be0 <fputs@plt+0x22a48>
   33b8c:	add	ip, lr, #4
   33b90:	cmp	r3, ip
   33b94:	blt	33be0 <fputs@plt+0x22a48>
   33b98:	mov	fp, r3
   33b9c:	add	ip, r3, #2
   33ba0:	add	sl, r2, ip
   33ba4:	add	r6, r3, #3
   33ba8:	add	r9, r2, r6
   33bac:	ldrb	ip, [r2, ip]
   33bb0:	ldrb	r6, [r2, r6]
   33bb4:	orr	ip, r6, ip, lsl #8
   33bb8:	subs	r6, ip, r1
   33bbc:	bpl	33bf4 <fputs@plt+0x22a5c>
   33bc0:	mov	lr, r2
   33bc4:	ldrb	r6, [lr, r3]!
   33bc8:	ldrb	ip, [lr, #1]
   33bcc:	mov	lr, r3
   33bd0:	orrs	r3, ip, r6, lsl #8
   33bd4:	bne	33b84 <fputs@plt+0x229ec>
   33bd8:	mov	r0, #0
   33bdc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33be0:	ldr	r0, [pc, #144]	; 33c78 <fputs@plt+0x22ae0>
   33be4:	bl	33174 <fputs@plt+0x21fdc>
   33be8:	str	r0, [r4]
   33bec:	mov	r0, #0
   33bf0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33bf4:	ldrh	r5, [r0, #18]
   33bf8:	ldrh	r1, [r0, #14]
   33bfc:	add	r1, r1, r5, lsl #1
   33c00:	cmp	r3, r1
   33c04:	blt	33c44 <fputs@plt+0x22aac>
   33c08:	add	ip, r3, ip
   33c0c:	cmp	r8, ip
   33c10:	blt	33c44 <fputs@plt+0x22aac>
   33c14:	cmp	r6, #3
   33c18:	bgt	33c58 <fputs@plt+0x22ac0>
   33c1c:	add	r7, r7, #7
   33c20:	ldrb	r1, [r2, r7]
   33c24:	cmp	r1, #57	; 0x39
   33c28:	bhi	33c70 <fputs@plt+0x22ad8>
   33c2c:	ldrh	r1, [r2, r3]
   33c30:	strh	r1, [r2, lr]
   33c34:	ldrb	r1, [r2, r7]
   33c38:	add	r1, r1, r6
   33c3c:	strb	r1, [r2, r7]
   33c40:	b	33c64 <fputs@plt+0x22acc>
   33c44:	ldr	r0, [pc, #48]	; 33c7c <fputs@plt+0x22ae4>
   33c48:	bl	33174 <fputs@plt+0x21fdc>
   33c4c:	str	r0, [r4]
   33c50:	mov	r0, #0
   33c54:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33c58:	asr	r1, r6, #8
   33c5c:	strb	r1, [sl]
   33c60:	strb	r6, [r9]
   33c64:	add	r3, r3, r6
   33c68:	add	r0, r2, r3
   33c6c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33c70:	mov	r0, #0
   33c74:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33c78:	andeq	sp, r0, lr, lsl #31
   33c7c:	muleq	r0, r9, pc	; <UNPREDICTABLE>
   33c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33c84:	sub	sp, sp, #28
   33c88:	str	r0, [sp, #8]
   33c8c:	str	r1, [sp, #12]
   33c90:	mov	fp, r2
   33c94:	ldr	r4, [sp, #64]	; 0x40
   33c98:	ldr	r9, [r0, #56]	; 0x38
   33c9c:	ldr	r6, [fp]
   33ca0:	ldr	r2, [sp, #68]	; 0x44
   33ca4:	add	sl, r4, r2
   33ca8:	add	r7, r3, #2
   33cac:	lsl	r8, r4, #2
   33cb0:	cmp	r4, sl
   33cb4:	strge	r6, [fp]
   33cb8:	movge	r0, #0
   33cbc:	bge	33d18 <fputs@plt+0x22b80>
   33cc0:	mov	r1, r4
   33cc4:	ldr	r0, [sp, #72]	; 0x48
   33cc8:	bl	16f10 <fputs@plt+0x5d78>
   33ccc:	str	r0, [sp, #4]
   33cd0:	ldrb	r3, [r9, #1]
   33cd4:	cmp	r3, #0
   33cd8:	bne	33ce8 <fputs@plt+0x22b50>
   33cdc:	ldrb	r3, [r9, #2]
   33ce0:	cmp	r3, #0
   33ce4:	beq	33d00 <fputs@plt+0x22b68>
   33ce8:	add	r2, sp, #20
   33cec:	ldr	r1, [sp, #4]
   33cf0:	ldr	r0, [sp, #8]
   33cf4:	bl	33b54 <fputs@plt+0x229bc>
   33cf8:	subs	r5, r0, #0
   33cfc:	bne	33d24 <fputs@plt+0x22b8c>
   33d00:	ldr	r3, [sp, #4]
   33d04:	sub	r6, r6, r3
   33d08:	ldr	r3, [sp, #12]
   33d0c:	cmp	r6, r3
   33d10:	bcs	33d20 <fputs@plt+0x22b88>
   33d14:	mov	r0, #1
   33d18:	add	sp, sp, #28
   33d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33d20:	mov	r5, r6
   33d24:	ldr	r3, [sp, #72]	; 0x48
   33d28:	ldr	r3, [r3, #8]
   33d2c:	ldr	r2, [sp, #4]
   33d30:	ldr	r1, [r3, r8]
   33d34:	mov	r0, r5
   33d38:	bl	110d8 <memmove@plt>
   33d3c:	sub	r5, r5, r9
   33d40:	asr	r3, r5, #8
   33d44:	strb	r3, [r7, #-2]
   33d48:	strb	r5, [r7, #-1]
   33d4c:	add	r4, r4, #1
   33d50:	add	r7, r7, #2
   33d54:	add	r8, r8, #4
   33d58:	b	33cb0 <fputs@plt+0x22b18>
   33d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33d60:	sub	sp, sp, #44	; 0x2c
   33d64:	mov	r9, r0
   33d68:	ldr	r3, [r0, #56]	; 0x38
   33d6c:	mov	r0, r3
   33d70:	str	r3, [sp, #16]
   33d74:	ldrb	r3, [r9, #5]
   33d78:	str	r3, [sp, #36]	; 0x24
   33d7c:	ldrh	r3, [r9, #14]
   33d80:	ldrh	r2, [r9, #18]
   33d84:	ldr	r1, [r9, #52]	; 0x34
   33d88:	ldr	r1, [r1, #36]	; 0x24
   33d8c:	str	r1, [sp, #20]
   33d90:	add	fp, r3, r2, lsl #1
   33d94:	sub	r1, r1, #4
   33d98:	str	r1, [sp, #28]
   33d9c:	cmp	r2, #0
   33da0:	ble	33f20 <fputs@plt+0x22d88>
   33da4:	mov	ip, r1
   33da8:	add	r8, r0, r3
   33dac:	ldrb	r1, [r0, r3]
   33db0:	ldrb	r4, [r8, #1]
   33db4:	orr	r4, r4, r1, lsl #8
   33db8:	mov	r1, ip
   33dbc:	cmp	ip, r4
   33dc0:	movge	r1, #0
   33dc4:	movlt	r1, #1
   33dc8:	cmp	fp, r4
   33dcc:	orrgt	r1, r1, #1
   33dd0:	cmp	r1, #0
   33dd4:	bne	33e14 <fputs@plt+0x22c7c>
   33dd8:	add	r6, r3, #2
   33ddc:	ldr	r1, [sp, #16]
   33de0:	add	r6, r1, r6
   33de4:	add	r3, r3, r2, lsl #1
   33de8:	add	r3, r1, r3
   33dec:	str	r3, [sp, #24]
   33df0:	mov	sl, r1
   33df4:	ldr	r3, [sp, #20]
   33df8:	str	r3, [sp, #4]
   33dfc:	mov	r3, #0
   33e00:	str	r3, [sp, #12]
   33e04:	ldr	r3, [sp, #36]	; 0x24
   33e08:	add	r3, r1, r3
   33e0c:	str	r3, [sp, #32]
   33e10:	b	33e88 <fputs@plt+0x22cf0>
   33e14:	ldr	r0, [pc, #348]	; 33f78 <fputs@plt+0x22de0>
   33e18:	bl	33174 <fputs@plt+0x21fdc>
   33e1c:	b	33e28 <fputs@plt+0x22c90>
   33e20:	ldr	r0, [pc, #340]	; 33f7c <fputs@plt+0x22de4>
   33e24:	bl	33174 <fputs@plt+0x21fdc>
   33e28:	add	sp, sp, #44	; 0x2c
   33e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e30:	mov	r2, r7
   33e34:	ldr	r3, [sp, #8]
   33e38:	add	r1, sl, r3
   33e3c:	ldr	r3, [sp, #16]
   33e40:	add	r0, r3, r5
   33e44:	bl	11000 <memcpy@plt>
   33e48:	ldr	r3, [sp, #24]
   33e4c:	cmp	r6, r3
   33e50:	beq	33f24 <fputs@plt+0x22d8c>
   33e54:	mov	r8, r6
   33e58:	ldrb	r4, [r6, #1]
   33e5c:	ldrb	r3, [r6], #2
   33e60:	orr	r4, r4, r3, lsl #8
   33e64:	str	r5, [sp, #4]
   33e68:	ldr	r3, [sp, #28]
   33e6c:	cmp	r3, r4
   33e70:	movge	r3, #0
   33e74:	movlt	r3, #1
   33e78:	cmp	fp, r4
   33e7c:	orrgt	r3, r3, #1
   33e80:	cmp	r3, #0
   33e84:	bne	33e14 <fputs@plt+0x22c7c>
   33e88:	str	r4, [sp, #8]
   33e8c:	ldr	r3, [r9, #76]	; 0x4c
   33e90:	add	r1, sl, r4
   33e94:	mov	r0, r9
   33e98:	blx	r3
   33e9c:	mov	r7, r0
   33ea0:	ldr	r3, [sp, #4]
   33ea4:	sub	r5, r3, r0
   33ea8:	cmp	fp, r5
   33eac:	bgt	33e20 <fputs@plt+0x22c88>
   33eb0:	add	r3, r0, r4
   33eb4:	ldr	r2, [sp, #20]
   33eb8:	cmp	r2, r3
   33ebc:	blt	33e20 <fputs@plt+0x22c88>
   33ec0:	asr	r3, r5, #8
   33ec4:	strb	r3, [r8]
   33ec8:	strb	r5, [r8, #1]
   33ecc:	ldr	r3, [sp, #12]
   33ed0:	cmp	r3, #0
   33ed4:	bne	33e30 <fputs@plt+0x22c98>
   33ed8:	cmp	r5, r4
   33edc:	beq	33e48 <fputs@plt+0x22cb0>
   33ee0:	ldr	r3, [r9, #52]	; 0x34
   33ee4:	ldr	r3, [r3]
   33ee8:	ldr	r4, [r3, #208]	; 0xd0
   33eec:	ldr	r2, [sp, #32]
   33ef0:	ldrb	r3, [r2, #5]
   33ef4:	ldrb	r0, [r2, #6]
   33ef8:	orr	r0, r0, r3, lsl #8
   33efc:	ldr	r3, [sp, #4]
   33f00:	sub	r2, r3, r0
   33f04:	ldr	r3, [sp, #16]
   33f08:	add	r1, r3, r0
   33f0c:	add	r0, r4, r0
   33f10:	bl	11000 <memcpy@plt>
   33f14:	mov	sl, r4
   33f18:	str	r4, [sp, #12]
   33f1c:	b	33e30 <fputs@plt+0x22c98>
   33f20:	ldr	r5, [sp, #20]
   33f24:	ldr	r0, [sp, #16]
   33f28:	ldr	r2, [sp, #36]	; 0x24
   33f2c:	add	r3, r0, r2
   33f30:	asr	r2, r5, #8
   33f34:	strb	r2, [r3, #5]
   33f38:	strb	r5, [r3, #6]
   33f3c:	mov	r1, #0
   33f40:	strb	r1, [r3, #1]
   33f44:	strb	r1, [r3, #2]
   33f48:	strb	r1, [r3, #7]
   33f4c:	sub	r5, r5, fp
   33f50:	mov	r2, r5
   33f54:	add	r0, r0, fp
   33f58:	bl	10f64 <memset@plt>
   33f5c:	ldrh	r3, [r9, #16]
   33f60:	cmp	r5, r3
   33f64:	moveq	r0, #0
   33f68:	beq	33e28 <fputs@plt+0x22c90>
   33f6c:	ldr	r0, [pc, #12]	; 33f80 <fputs@plt+0x22de8>
   33f70:	bl	33174 <fputs@plt+0x21fdc>
   33f74:	b	33e28 <fputs@plt+0x22c90>
   33f78:	andeq	sp, r0, pc, asr #30
   33f7c:	andeq	sp, r0, r5, asr pc
   33f80:	andeq	sp, r0, sp, ror #30
   33f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33f88:	sub	sp, sp, #28
   33f8c:	str	r0, [sp, #8]
   33f90:	mov	r4, r1
   33f94:	str	r1, [sp, #12]
   33f98:	mov	r8, r2
   33f9c:	mov	r9, r3
   33fa0:	ldr	r7, [r0, #56]	; 0x38
   33fa4:	ldr	r3, [r0, #52]	; 0x34
   33fa8:	ldr	r2, [r3, #36]	; 0x24
   33fac:	add	sl, r7, r2
   33fb0:	ldr	r5, [r0, #64]	; 0x40
   33fb4:	ldr	r3, [r3]
   33fb8:	ldr	fp, [r3, #208]	; 0xd0
   33fbc:	ldrb	r3, [r0, #5]
   33fc0:	str	r3, [sp, #4]
   33fc4:	add	r1, r3, #5
   33fc8:	str	r1, [sp, #16]
   33fcc:	add	r3, r3, #6
   33fd0:	mov	r0, r3
   33fd4:	str	r3, [sp, #20]
   33fd8:	ldrb	r3, [r7, r1]
   33fdc:	ldrb	r0, [r7, r0]
   33fe0:	orr	r0, r0, r3, lsl #8
   33fe4:	sub	r2, r2, r0
   33fe8:	add	r1, r7, r0
   33fec:	add	r0, fp, r0
   33ff0:	bl	11000 <memcpy@plt>
   33ff4:	cmp	r4, #0
   33ff8:	ble	340d8 <fputs@plt+0x22f40>
   33ffc:	mov	r3, r4
   34000:	add	r5, r5, #2
   34004:	sub	r8, r8, #4
   34008:	mov	r6, r9
   3400c:	add	r9, r9, r4, lsl #1
   34010:	mov	r4, sl
   34014:	ldr	r1, [r8, #4]!
   34018:	cmp	r7, r1
   3401c:	movhi	r3, #0
   34020:	movls	r3, #1
   34024:	cmp	sl, r1
   34028:	movls	r3, #0
   3402c:	cmp	r3, #0
   34030:	subne	r1, r1, r7
   34034:	addne	r1, fp, r1
   34038:	ldrh	r3, [r6], #2
   3403c:	sub	r4, r4, r3
   34040:	sub	r3, r4, r7
   34044:	asr	r2, r3, #8
   34048:	strb	r2, [r5, #-2]
   3404c:	strb	r3, [r5, #-1]
   34050:	cmp	r4, r5
   34054:	bcc	340cc <fputs@plt+0x22f34>
   34058:	ldrh	r2, [r6, #-2]
   3405c:	mov	r0, r4
   34060:	bl	11000 <memcpy@plt>
   34064:	add	r5, r5, #2
   34068:	cmp	r6, r9
   3406c:	bne	34014 <fputs@plt+0x22e7c>
   34070:	ldr	r1, [sp, #8]
   34074:	ldrh	r2, [sp, #12]
   34078:	strh	r2, [r1, #18]
   3407c:	mov	r0, #0
   34080:	strb	r0, [r1, #1]
   34084:	ldr	r3, [sp, #4]
   34088:	add	r3, r7, r3
   3408c:	strb	r0, [r3, #1]
   34090:	strb	r0, [r3, #2]
   34094:	ldrh	r2, [r1, #18]
   34098:	lsr	r2, r2, #8
   3409c:	strb	r2, [r3, #3]
   340a0:	ldrh	r2, [r1, #18]
   340a4:	strb	r2, [r3, #4]
   340a8:	sub	r4, r4, r7
   340ac:	asr	r2, r4, #8
   340b0:	ldr	r1, [sp, #16]
   340b4:	strb	r2, [r7, r1]
   340b8:	ldr	r2, [sp, #20]
   340bc:	strb	r4, [r7, r2]
   340c0:	strb	r0, [r3, #7]
   340c4:	add	sp, sp, #28
   340c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   340cc:	ldr	r0, [pc, #12]	; 340e0 <fputs@plt+0x22f48>
   340d0:	bl	33174 <fputs@plt+0x21fdc>
   340d4:	b	340c4 <fputs@plt+0x22f2c>
   340d8:	mov	r4, sl
   340dc:	b	34070 <fputs@plt+0x22ed8>
   340e0:	andeq	pc, r0, pc, asr #6
   340e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   340e8:	sub	sp, sp, #108	; 0x6c
   340ec:	str	r0, [sp, #12]
   340f0:	str	r1, [sp, #4]
   340f4:	str	r2, [sp, #8]
   340f8:	ldr	r6, [r2, #4]
   340fc:	ldr	r2, [r2]
   34100:	str	r2, [sp, #20]
   34104:	subs	r9, r3, #0
   34108:	beq	34180 <fputs@plt+0x22fe8>
   3410c:	ldrb	r3, [r1, #1]
   34110:	tst	r3, #128	; 0x80
   34114:	bne	34168 <fputs@plt+0x22fd0>
   34118:	str	r3, [sp, #52]	; 0x34
   3411c:	mov	r7, #2
   34120:	ldr	r3, [sp, #4]
   34124:	ldrb	r8, [r3]
   34128:	str	r8, [sp, #100]	; 0x64
   3412c:	ldr	r0, [sp, #52]	; 0x34
   34130:	bl	17250 <fputs@plt+0x60b8>
   34134:	add	r8, r8, r0
   34138:	add	r6, r6, #40	; 0x28
   3413c:	mov	r9, #1
   34140:	add	fp, r9, #1
   34144:	add	r6, r6, #40	; 0x28
   34148:	add	r9, r9, #5
   3414c:	ldr	r3, [sp, #20]
   34150:	add	r3, r3, r9, lsl #2
   34154:	ldr	r2, [sp, #8]
   34158:	add	r2, r2, #11
   3415c:	str	r2, [sp, #24]
   34160:	mov	sl, r3
   34164:	b	34620 <fputs@plt+0x23488>
   34168:	add	r1, sp, #52	; 0x34
   3416c:	ldr	r3, [sp, #4]
   34170:	add	r0, r3, #1
   34174:	bl	14e1c <fputs@plt+0x3c84>
   34178:	add	r7, r0, #1
   3417c:	b	34120 <fputs@plt+0x22f88>
   34180:	ldr	r3, [sp, #4]
   34184:	ldrb	r3, [r3]
   34188:	tst	r3, #128	; 0x80
   3418c:	bne	341c0 <fputs@plt+0x23028>
   34190:	str	r3, [sp, #100]	; 0x64
   34194:	mov	r7, #1
   34198:	ldr	r8, [sp, #100]	; 0x64
   3419c:	ldr	r3, [sp, #12]
   341a0:	cmp	r8, r3
   341a4:	bls	34140 <fputs@plt+0x22fa8>
   341a8:	ldr	r0, [pc, #1368]	; 34708 <fputs@plt+0x23570>
   341ac:	bl	33174 <fputs@plt+0x21fdc>
   341b0:	ldr	r3, [sp, #8]
   341b4:	strb	r0, [r3, #11]
   341b8:	mov	r0, r9
   341bc:	b	346a8 <fputs@plt+0x23510>
   341c0:	add	r1, sp, #100	; 0x64
   341c4:	ldr	r0, [sp, #4]
   341c8:	bl	14e1c <fputs@plt+0x3c84>
   341cc:	mov	r7, r0
   341d0:	b	34198 <fputs@plt+0x23000>
   341d4:	add	r2, sp, #56	; 0x38
   341d8:	mov	r1, #7
   341dc:	ldr	r3, [sp, #4]
   341e0:	add	r0, r3, r8
   341e4:	bl	1cb08 <fputs@plt+0xb970>
   341e8:	vldr	d0, [sp, #56]	; 0x38
   341ec:	ldr	r3, [sp]
   341f0:	ldrd	r0, [r3, #-40]	; 0xffffffd8
   341f4:	bl	172ec <fputs@plt+0x6154>
   341f8:	rsb	r0, r0, #0
   341fc:	b	34594 <fputs@plt+0x233fc>
   34200:	ldr	r3, [sp, #4]
   34204:	ldrsb	r2, [r3, r8]
   34208:	asr	r3, r2, #31
   3420c:	ldr	r1, [sp]
   34210:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   34214:	cmp	r2, r0
   34218:	sbcs	ip, r3, r1
   3421c:	bge	34334 <fputs@plt+0x2319c>
   34220:	mvn	r0, #0
   34224:	b	346bc <fputs@plt+0x23524>
   34228:	ldr	r3, [sp, #4]
   3422c:	ldrsb	r3, [r3, r8]
   34230:	ldrb	r2, [r2, #1]
   34234:	orr	r2, r2, r3, lsl #8
   34238:	asr	r3, r2, #31
   3423c:	b	3420c <fputs@plt+0x23074>
   34240:	ldrb	r3, [r2, #1]
   34244:	ldrb	r2, [r2, #2]
   34248:	orr	r2, r2, r3, lsl #8
   3424c:	ldr	r3, [sp, #4]
   34250:	ldrsb	r3, [r3, r8]
   34254:	orr	r2, r2, r3, lsl #16
   34258:	asr	r3, r2, #31
   3425c:	b	3420c <fputs@plt+0x23074>
   34260:	ldr	r3, [sp, #4]
   34264:	ldrb	r1, [r3, r8]
   34268:	ldrb	r3, [r2, #3]
   3426c:	orr	r3, r3, r1, lsl #24
   34270:	ldrb	r1, [r2, #1]
   34274:	orr	r3, r3, r1, lsl #16
   34278:	ldrb	r2, [r2, #2]
   3427c:	orr	r2, r3, r2, lsl #8
   34280:	asr	r3, r2, #31
   34284:	b	3420c <fputs@plt+0x23074>
   34288:	ldrb	r3, [r2, #2]
   3428c:	ldrb	r1, [r2, #5]
   34290:	orr	r1, r1, r3, lsl #24
   34294:	ldrb	r3, [r2, #3]
   34298:	orr	r1, r1, r3, lsl #16
   3429c:	ldrb	r3, [r2, #4]
   342a0:	orr	r1, r1, r3, lsl #8
   342a4:	ldr	r3, [sp, #4]
   342a8:	ldrsb	r0, [r3, r8]
   342ac:	ldrb	r3, [r2, #1]
   342b0:	orr	r3, r3, r0, lsl #8
   342b4:	str	r3, [sp, #36]	; 0x24
   342b8:	mov	r3, #0
   342bc:	str	r3, [sp, #32]
   342c0:	ldrd	r2, [sp, #32]
   342c4:	adds	r2, r2, r1
   342c8:	adc	r3, r3, #0
   342cc:	b	3420c <fputs@plt+0x23074>
   342d0:	ldr	r3, [sp, #4]
   342d4:	ldrb	r1, [r3, r8]
   342d8:	ldrb	r3, [r2, #3]
   342dc:	orr	r3, r3, r1, lsl #24
   342e0:	ldrb	r1, [r2, #1]
   342e4:	orr	r3, r3, r1, lsl #16
   342e8:	ldrb	r1, [r2, #2]
   342ec:	orr	r3, r3, r1, lsl #8
   342f0:	str	r3, [sp, #44]	; 0x2c
   342f4:	mov	r3, #0
   342f8:	str	r3, [sp, #40]	; 0x28
   342fc:	ldrb	r3, [r2, #4]
   34300:	ldrb	r1, [r2, #7]
   34304:	orr	r1, r1, r3, lsl #24
   34308:	ldrb	r3, [r2, #5]
   3430c:	orr	r1, r1, r3, lsl #16
   34310:	ldrb	r3, [r2, #6]
   34314:	orr	r1, r1, r3, lsl #8
   34318:	ldrd	r2, [sp, #40]	; 0x28
   3431c:	orr	r2, r2, r1
   34320:	b	3420c <fputs@plt+0x23074>
   34324:	sub	r3, r3, #8
   34328:	mov	r2, r3
   3432c:	mov	r3, #0
   34330:	b	3420c <fputs@plt+0x23074>
   34334:	cmp	r0, r2
   34338:	sbcs	r3, r1, r3
   3433c:	bge	3459c <fputs@plt+0x23404>
   34340:	mov	r0, #1
   34344:	b	346bc <fputs@plt+0x23524>
   34348:	tst	r3, #8
   3434c:	beq	343d4 <fputs@plt+0x2323c>
   34350:	ldr	r3, [sp, #4]
   34354:	ldrb	r1, [r3, r7]
   34358:	str	r1, [sp, #52]	; 0x34
   3435c:	cmp	r1, #9
   34360:	bhi	346d8 <fputs@plt+0x23540>
   34364:	cmp	r1, #0
   34368:	mvneq	r0, #0
   3436c:	beq	346bc <fputs@plt+0x23524>
   34370:	add	r2, sp, #56	; 0x38
   34374:	add	r0, r3, r8
   34378:	bl	1cb08 <fputs@plt+0xb970>
   3437c:	ldr	r3, [sp, #52]	; 0x34
   34380:	cmp	r3, #7
   34384:	beq	3439c <fputs@plt+0x23204>
   34388:	ldr	r3, [sp]
   3438c:	vldr	d0, [r3, #-40]	; 0xffffffd8
   34390:	ldrd	r0, [sp, #56]	; 0x38
   34394:	bl	172ec <fputs@plt+0x6154>
   34398:	b	34594 <fputs@plt+0x233fc>
   3439c:	vldr	d6, [sp, #56]	; 0x38
   343a0:	ldr	r3, [sp]
   343a4:	vldr	d7, [r3, #-40]	; 0xffffffd8
   343a8:	vcmpe.f64	d6, d7
   343ac:	vmrs	APSR_nzcv, fpscr
   343b0:	mvnmi	r0, #0
   343b4:	bmi	346bc <fputs@plt+0x23524>
   343b8:	bgt	346e0 <fputs@plt+0x23548>
   343bc:	str	fp, [sp]
   343c0:	mov	r0, #7
   343c4:	bl	17250 <fputs@plt+0x60b8>
   343c8:	add	r8, r8, r0
   343cc:	mov	r2, #1
   343d0:	b	345e4 <fputs@plt+0x2344c>
   343d4:	tst	r3, #2
   343d8:	beq	344d4 <fputs@plt+0x2333c>
   343dc:	ldr	r3, [sp, #4]
   343e0:	add	r0, r3, r7
   343e4:	ldrb	r3, [r3, r7]
   343e8:	tst	r3, #128	; 0x80
   343ec:	streq	r3, [sp, #52]	; 0x34
   343f0:	bne	34474 <fputs@plt+0x232dc>
   343f4:	ldr	r3, [sp, #52]	; 0x34
   343f8:	cmp	r3, #11
   343fc:	bls	346e8 <fputs@plt+0x23550>
   34400:	tst	r3, #1
   34404:	beq	346f0 <fputs@plt+0x23558>
   34408:	sub	r3, r3, #12
   3440c:	lsr	r3, r3, #1
   34410:	str	r3, [sp, #28]
   34414:	str	r3, [sp, #68]	; 0x44
   34418:	add	r3, r8, r3
   3441c:	ldr	r2, [sp, #12]
   34420:	cmp	r3, r2
   34424:	bhi	34480 <fputs@plt+0x232e8>
   34428:	ldr	r3, [sl]
   3442c:	cmp	r3, #0
   34430:	beq	34498 <fputs@plt+0x23300>
   34434:	ldr	r2, [sp, #20]
   34438:	ldrb	r3, [r2, #4]
   3443c:	strb	r3, [sp, #66]	; 0x42
   34440:	ldr	r3, [r2, #12]
   34444:	str	r3, [sp, #88]	; 0x58
   34448:	mov	r3, #2
   3444c:	strh	r3, [sp, #64]	; 0x40
   34450:	ldr	r3, [sp, #4]
   34454:	add	r3, r3, r8
   34458:	str	r3, [sp, #72]	; 0x48
   3445c:	ldr	r3, [sp, #24]
   34460:	ldr	r2, [sl]
   34464:	mov	r1, r9
   34468:	add	r0, sp, #56	; 0x38
   3446c:	bl	30744 <fputs@plt+0x1f5ac>
   34470:	b	34594 <fputs@plt+0x233fc>
   34474:	add	r1, sp, #52	; 0x34
   34478:	bl	14e1c <fputs@plt+0x3c84>
   3447c:	b	343f4 <fputs@plt+0x2325c>
   34480:	ldr	r0, [pc, #644]	; 3470c <fputs@plt+0x23574>
   34484:	bl	33174 <fputs@plt+0x21fdc>
   34488:	ldr	r3, [sp, #8]
   3448c:	strb	r0, [r3, #11]
   34490:	mov	r0, #0
   34494:	b	346a8 <fputs@plt+0x23510>
   34498:	ldr	r1, [sp]
   3449c:	ldr	r9, [r1, #-28]	; 0xffffffe4
   344a0:	ldr	r3, [sp, #28]
   344a4:	cmp	r3, r9
   344a8:	movlt	r2, r3
   344ac:	movge	r2, r9
   344b0:	ldr	r1, [r1, #-24]	; 0xffffffe8
   344b4:	ldr	r0, [sp, #4]
   344b8:	add	r0, r0, r8
   344bc:	bl	10ec8 <memcmp@plt>
   344c0:	cmp	r0, #0
   344c4:	bne	346bc <fputs@plt+0x23524>
   344c8:	ldr	r3, [sp, #28]
   344cc:	sub	r0, r3, r9
   344d0:	b	34594 <fputs@plt+0x233fc>
   344d4:	tst	r3, #16
   344d8:	beq	34580 <fputs@plt+0x233e8>
   344dc:	ldr	r3, [sp, #4]
   344e0:	add	r0, r3, r7
   344e4:	ldrb	r3, [r3, r7]
   344e8:	tst	r3, #128	; 0x80
   344ec:	streq	r3, [sp, #52]	; 0x34
   344f0:	bne	3455c <fputs@plt+0x233c4>
   344f4:	ldr	r3, [sp, #52]	; 0x34
   344f8:	cmp	r3, #11
   344fc:	bls	346f8 <fputs@plt+0x23560>
   34500:	tst	r3, #1
   34504:	bne	34700 <fputs@plt+0x23568>
   34508:	sub	r3, r3, #12
   3450c:	lsr	r9, r3, #1
   34510:	add	r3, r8, r9
   34514:	ldr	r2, [sp, #12]
   34518:	cmp	r3, r2
   3451c:	bhi	34568 <fputs@plt+0x233d0>
   34520:	ldr	r1, [sp]
   34524:	ldr	r3, [r1, #-28]	; 0xffffffe4
   34528:	cmp	r9, r3
   3452c:	str	r3, [sp]
   34530:	movlt	r2, r9
   34534:	movge	r2, r3
   34538:	ldr	r1, [r1, #-24]	; 0xffffffe8
   3453c:	ldr	r0, [sp, #4]
   34540:	add	r0, r0, r8
   34544:	bl	10ec8 <memcmp@plt>
   34548:	cmp	r0, #0
   3454c:	bne	346bc <fputs@plt+0x23524>
   34550:	ldr	r3, [sp]
   34554:	sub	r0, r9, r3
   34558:	b	34594 <fputs@plt+0x233fc>
   3455c:	add	r1, sp, #52	; 0x34
   34560:	bl	14e1c <fputs@plt+0x3c84>
   34564:	b	344f4 <fputs@plt+0x2335c>
   34568:	ldr	r0, [pc, #416]	; 34710 <fputs@plt+0x23578>
   3456c:	bl	33174 <fputs@plt+0x21fdc>
   34570:	ldr	r3, [sp, #8]
   34574:	strb	r0, [r3, #11]
   34578:	mov	r0, #0
   3457c:	b	346a8 <fputs@plt+0x23510>
   34580:	ldr	r3, [sp, #4]
   34584:	ldrb	r0, [r3, r7]
   34588:	str	r0, [sp, #52]	; 0x34
   3458c:	adds	r0, r0, #0
   34590:	movne	r0, #1
   34594:	cmp	r0, #0
   34598:	bne	346bc <fputs@plt+0x23524>
   3459c:	str	fp, [sp]
   345a0:	ldr	r9, [sp, #52]	; 0x34
   345a4:	mov	r0, r9
   345a8:	bl	17250 <fputs@plt+0x60b8>
   345ac:	add	r8, r8, r0
   345b0:	lsr	r4, r9, #7
   345b4:	mov	r5, #0
   345b8:	orrs	r3, r4, r5
   345bc:	beq	34690 <fputs@plt+0x234f8>
   345c0:	mov	r2, #1
   345c4:	add	r2, r2, #1
   345c8:	lsr	r3, r4, #7
   345cc:	orr	r3, r3, r5, lsl #25
   345d0:	lsr	r1, r5, #7
   345d4:	mov	r4, r3
   345d8:	mov	r5, r1
   345dc:	orrs	r3, r4, r5
   345e0:	bne	345c4 <fputs@plt+0x2342c>
   345e4:	add	r7, r7, r2
   345e8:	ldr	r3, [sp, #100]	; 0x64
   345ec:	cmp	r7, r3
   345f0:	bcs	34698 <fputs@plt+0x23500>
   345f4:	ldr	r3, [sp, #8]
   345f8:	ldrh	r3, [r3, #8]
   345fc:	ldr	r2, [sp]
   34600:	cmp	r3, r2
   34604:	ble	34698 <fputs@plt+0x23500>
   34608:	add	fp, fp, #1
   3460c:	add	r6, r6, #40	; 0x28
   34610:	add	sl, sl, #4
   34614:	ldr	r3, [sp, #12]
   34618:	cmp	r3, r8
   3461c:	bcc	34698 <fputs@plt+0x23500>
   34620:	sub	r9, r6, #40	; 0x28
   34624:	sub	r3, fp, #1
   34628:	str	r3, [sp, #16]
   3462c:	str	r6, [sp]
   34630:	ldrh	r3, [r6, #-32]	; 0xffffffe0
   34634:	tst	r3, #4
   34638:	beq	34348 <fputs@plt+0x231b0>
   3463c:	ldr	r3, [sp, #4]
   34640:	ldrb	r3, [r3, r7]
   34644:	str	r3, [sp, #52]	; 0x34
   34648:	cmp	r3, #9
   3464c:	bhi	346b0 <fputs@plt+0x23518>
   34650:	cmp	r3, #0
   34654:	beq	346b8 <fputs@plt+0x23520>
   34658:	cmp	r3, #7
   3465c:	beq	341d4 <fputs@plt+0x2303c>
   34660:	ldr	r2, [sp, #4]
   34664:	add	r2, r2, r8
   34668:	cmp	r3, #6
   3466c:	ldrls	pc, [pc, r3, lsl #2]
   34670:	b	34324 <fputs@plt+0x2318c>
   34674:	andeq	r4, r3, r0, lsl #4
   34678:	andeq	r4, r3, r0, lsl #4
   3467c:	andeq	r4, r3, r8, lsr #4
   34680:	andeq	r4, r3, r0, asr #4
   34684:	andeq	r4, r3, r0, ror #4
   34688:	andeq	r4, r3, r8, lsl #5
   3468c:	ldrdeq	r4, [r3], -r0
   34690:	mov	r2, #1
   34694:	b	345e4 <fputs@plt+0x2344c>
   34698:	mov	r3, #1
   3469c:	ldr	r2, [sp, #8]
   346a0:	strb	r3, [r2, #14]
   346a4:	ldrsb	r0, [r2, #10]
   346a8:	add	sp, sp, #108	; 0x6c
   346ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346b0:	mov	r0, #1
   346b4:	b	346bc <fputs@plt+0x23524>
   346b8:	mvn	r0, #0
   346bc:	ldr	r3, [sp, #20]
   346c0:	ldr	r3, [r3, #16]
   346c4:	ldr	r2, [sp, #16]
   346c8:	ldrb	r3, [r3, r2]
   346cc:	cmp	r3, #0
   346d0:	rsbne	r0, r0, #0
   346d4:	b	346a8 <fputs@plt+0x23510>
   346d8:	mov	r0, #1
   346dc:	b	346bc <fputs@plt+0x23524>
   346e0:	mov	r0, #1
   346e4:	b	346bc <fputs@plt+0x23524>
   346e8:	mvn	r0, #0
   346ec:	b	346bc <fputs@plt+0x23524>
   346f0:	mov	r0, #1
   346f4:	b	346bc <fputs@plt+0x23524>
   346f8:	mvn	r0, #0
   346fc:	b	346bc <fputs@plt+0x23524>
   34700:	mvn	r0, #0
   34704:	b	346bc <fputs@plt+0x23524>
   34708:	andeq	r1, r1, r5, lsl #18
   3470c:	andeq	r1, r1, r0, asr r9
   34710:	andeq	r1, r1, sp, ror #18
   34714:	push	{r4, lr}
   34718:	mov	r3, #0
   3471c:	bl	340e4 <fputs@plt+0x22f4c>
   34720:	pop	{r4, pc}
   34724:	push	{r4, r5, r6, r7, r8, lr}
   34728:	mov	r7, r2
   3472c:	mov	r6, r3
   34730:	ldr	r4, [r0, #12]
   34734:	ldr	r3, [r1]
   34738:	cmp	r3, #0
   3473c:	beq	34754 <fputs@plt+0x235bc>
   34740:	mov	r2, r4
   34744:	mov	r1, r7
   34748:	mov	r0, r6
   3474c:	bl	34714 <fputs@plt+0x2357c>
   34750:	pop	{r4, r5, r6, r7, r8, pc}
   34754:	mov	r5, r1
   34758:	ldr	r0, [r0, #8]
   3475c:	mov	r3, r4
   34760:	ldr	r2, [sp, #24]
   34764:	ldr	r1, [sp, #28]
   34768:	ldr	r0, [r0, #28]
   3476c:	bl	1cc94 <fputs@plt+0xbafc>
   34770:	mov	r3, #1
   34774:	str	r3, [r5]
   34778:	b	34740 <fputs@plt+0x235a8>
   3477c:	push	{r4, r5, r6, r7, r8, lr}
   34780:	ldrb	r3, [r1]
   34784:	and	r3, r3, #63	; 0x3f
   34788:	add	lr, r1, r3
   3478c:	ldrb	ip, [r1, #1]
   34790:	cmp	ip, #9
   34794:	ldrls	pc, [pc, ip, lsl #2]
   34798:	b	348b4 <fputs@plt+0x2371c>
   3479c:	andeq	r4, r3, ip, lsr #17
   347a0:	ldrdeq	r4, [r3], -r0
   347a4:	ldrdeq	r4, [r3], -ip
   347a8:	strdeq	r4, [r3], -r0
   347ac:	andeq	r4, r3, ip, lsl #16
   347b0:	andeq	r4, r3, r0, lsr r8
   347b4:	andeq	r4, r3, r8, ror #16
   347b8:	andeq	r4, r3, ip, lsr #17
   347bc:			; <UNDEFINED> instruction: 0x000348bc
   347c0:	andeq	r4, r3, r4, asr #15
   347c4:	mov	r4, #1
   347c8:	mov	r5, #0
   347cc:	b	348c4 <fputs@plt+0x2372c>
   347d0:	ldrsb	r4, [r1, r3]
   347d4:	asr	r5, r4, #31
   347d8:	b	348c4 <fputs@plt+0x2372c>
   347dc:	ldrsb	r3, [r1, r3]
   347e0:	ldrb	r4, [lr, #1]
   347e4:	orr	r4, r4, r3, lsl #8
   347e8:	asr	r5, r4, #31
   347ec:	b	348c4 <fputs@plt+0x2372c>
   347f0:	ldrb	ip, [lr, #1]
   347f4:	ldrb	r4, [lr, #2]
   347f8:	orr	r4, r4, ip, lsl #8
   347fc:	ldrsb	r3, [r1, r3]
   34800:	orr	r4, r4, r3, lsl #16
   34804:	asr	r5, r4, #31
   34808:	b	348c4 <fputs@plt+0x2372c>
   3480c:	ldrb	r3, [r1, r3]
   34810:	ldrb	r4, [lr, #3]
   34814:	orr	r4, r4, r3, lsl #24
   34818:	ldrb	r3, [lr, #1]
   3481c:	orr	r4, r4, r3, lsl #16
   34820:	ldrb	r3, [lr, #2]
   34824:	orr	r4, r4, r3, lsl #8
   34828:	asr	r5, r4, #31
   3482c:	b	348c4 <fputs@plt+0x2372c>
   34830:	ldrb	r4, [lr, #2]
   34834:	ldrb	ip, [lr, #5]
   34838:	orr	ip, ip, r4, lsl #24
   3483c:	ldrb	r4, [lr, #3]
   34840:	orr	ip, ip, r4, lsl #16
   34844:	ldrb	r4, [lr, #4]
   34848:	orr	ip, ip, r4, lsl #8
   3484c:	ldrsb	r6, [r1, r3]
   34850:	ldrb	r3, [lr, #1]
   34854:	mov	r4, #0
   34858:	orr	r5, r3, r6, lsl #8
   3485c:	adds	r4, r4, ip
   34860:	adc	r5, r5, #0
   34864:	b	348c4 <fputs@plt+0x2372c>
   34868:	ldrb	ip, [r1, r3]
   3486c:	ldrb	r3, [lr, #3]
   34870:	orr	r3, r3, ip, lsl #24
   34874:	ldrb	ip, [lr, #1]
   34878:	orr	r3, r3, ip, lsl #16
   3487c:	ldrb	ip, [lr, #2]
   34880:	mov	r4, #0
   34884:	orr	r5, r3, ip, lsl #8
   34888:	ldrb	ip, [lr, #4]
   3488c:	ldrb	r3, [lr, #7]
   34890:	orr	r3, r3, ip, lsl #24
   34894:	ldrb	ip, [lr, #5]
   34898:	orr	r3, r3, ip, lsl #16
   3489c:	ldrb	ip, [lr, #6]
   348a0:	orr	r3, r3, ip, lsl #8
   348a4:	orr	r4, r4, r3
   348a8:	b	348c4 <fputs@plt+0x2372c>
   348ac:	bl	34714 <fputs@plt+0x2357c>
   348b0:	pop	{r4, r5, r6, r7, r8, pc}
   348b4:	bl	34714 <fputs@plt+0x2357c>
   348b8:	pop	{r4, r5, r6, r7, r8, pc}
   348bc:	mov	r4, #0
   348c0:	mov	r5, #0
   348c4:	ldr	r3, [r2, #4]
   348c8:	ldrd	r6, [r3]
   348cc:	cmp	r4, r6
   348d0:	sbcs	r3, r5, r7
   348d4:	blt	34900 <fputs@plt+0x23768>
   348d8:	cmp	r6, r4
   348dc:	sbcs	r3, r7, r5
   348e0:	blt	34908 <fputs@plt+0x23770>
   348e4:	ldrh	r3, [r2, #8]
   348e8:	cmp	r3, #1
   348ec:	bhi	34910 <fputs@plt+0x23778>
   348f0:	ldrsb	r0, [r2, #10]
   348f4:	mov	r3, #1
   348f8:	strb	r3, [r2, #14]
   348fc:	pop	{r4, r5, r6, r7, r8, pc}
   34900:	ldrsb	r0, [r2, #12]
   34904:	pop	{r4, r5, r6, r7, r8, pc}
   34908:	ldrsb	r0, [r2, #13]
   3490c:	pop	{r4, r5, r6, r7, r8, pc}
   34910:	mov	r3, #1
   34914:	bl	340e4 <fputs@plt+0x22f4c>
   34918:	pop	{r4, r5, r6, r7, r8, pc}
   3491c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34920:	sub	sp, sp, #20
   34924:	mov	sl, r0
   34928:	mov	fp, r1
   3492c:	mov	r5, r2
   34930:	str	r3, [sp, #4]
   34934:	ldr	r6, [sp, #56]	; 0x38
   34938:	ldrb	r8, [r2]
   3493c:	add	r8, r2, r8
   34940:	ldrb	r9, [r6]
   34944:	add	r9, r6, r9
   34948:	ldrb	r3, [r2, #1]
   3494c:	tst	r3, #128	; 0x80
   34950:	streq	r3, [sp, #12]
   34954:	bne	349f8 <fputs@plt+0x23860>
   34958:	ldr	r3, [sp, #12]
   3495c:	sub	r3, r3, #13
   34960:	add	r3, r3, r3, lsr #31
   34964:	asr	r3, r3, #1
   34968:	str	r3, [sp, #12]
   3496c:	ldrb	r3, [r6, #1]
   34970:	tst	r3, #128	; 0x80
   34974:	streq	r3, [sp, #8]
   34978:	bne	34a08 <fputs@plt+0x23870>
   3497c:	ldr	r4, [sp, #8]
   34980:	sub	r4, r4, #13
   34984:	add	r4, r4, r4, lsr #31
   34988:	asr	r4, r4, #1
   3498c:	str	r4, [sp, #8]
   34990:	ldr	r7, [sp, #12]
   34994:	cmp	r4, r7
   34998:	movlt	r2, r4
   3499c:	movge	r2, r7
   349a0:	mov	r1, r9
   349a4:	mov	r0, r8
   349a8:	bl	10ec8 <memcmp@plt>
   349ac:	cmp	r0, #0
   349b0:	bne	34a38 <fputs@plt+0x238a0>
   349b4:	subs	r0, r7, r4
   349b8:	bne	34a38 <fputs@plt+0x238a0>
   349bc:	ldr	r3, [sl, #8]
   349c0:	ldr	ip, [r3, #28]
   349c4:	ldrh	r3, [ip, #6]
   349c8:	cmp	r3, #1
   349cc:	bls	34a50 <fputs@plt+0x238b8>
   349d0:	ldr	r4, [sl, #12]
   349d4:	ldr	r3, [fp]
   349d8:	cmp	r3, #0
   349dc:	beq	34a18 <fputs@plt+0x23880>
   349e0:	mov	r3, #1
   349e4:	mov	r2, r4
   349e8:	mov	r1, r5
   349ec:	ldr	r0, [sp, #4]
   349f0:	bl	340e4 <fputs@plt+0x22f4c>
   349f4:	b	34a50 <fputs@plt+0x238b8>
   349f8:	add	r1, sp, #12
   349fc:	add	r0, r2, #1
   34a00:	bl	14e1c <fputs@plt+0x3c84>
   34a04:	b	34958 <fputs@plt+0x237c0>
   34a08:	add	r1, sp, #8
   34a0c:	add	r0, r6, #1
   34a10:	bl	14e1c <fputs@plt+0x3c84>
   34a14:	b	3497c <fputs@plt+0x237e4>
   34a18:	mov	r3, r4
   34a1c:	mov	r2, r6
   34a20:	ldr	r1, [sp, #60]	; 0x3c
   34a24:	mov	r0, ip
   34a28:	bl	1cc94 <fputs@plt+0xbafc>
   34a2c:	mov	r3, #1
   34a30:	str	r3, [fp]
   34a34:	b	349e0 <fputs@plt+0x23848>
   34a38:	ldr	r3, [sl, #8]
   34a3c:	ldr	r3, [r3, #28]
   34a40:	ldr	r3, [r3, #16]
   34a44:	ldrb	r3, [r3]
   34a48:	cmp	r3, #0
   34a4c:	rsbne	r0, r0, #0
   34a50:	add	sp, sp, #20
   34a54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34a58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34a5c:	mov	r6, r0
   34a60:	ldr	r5, [sp, #32]
   34a64:	ldrb	lr, [r2, #1]
   34a68:	ldrb	ip, [r5, #1]
   34a6c:	cmp	lr, #7
   34a70:	cmpgt	ip, #7
   34a74:	subgt	r0, lr, ip
   34a78:	bgt	34abc <fputs@plt+0x23924>
   34a7c:	ldrb	r4, [r2]
   34a80:	add	r8, r2, r4
   34a84:	ldrb	r9, [r5]
   34a88:	add	r7, r5, r9
   34a8c:	cmp	lr, ip
   34a90:	beq	34b0c <fputs@plt+0x23974>
   34a94:	cmp	ip, #7
   34a98:	bgt	34b74 <fputs@plt+0x239dc>
   34a9c:	cmp	lr, #7
   34aa0:	bgt	34bcc <fputs@plt+0x23a34>
   34aa4:	sub	r0, lr, ip
   34aa8:	cmp	r0, #0
   34aac:	bgt	34b78 <fputs@plt+0x239e0>
   34ab0:	ldrsb	ip, [r5, r9]
   34ab4:	cmp	ip, #0
   34ab8:	blt	34bc4 <fputs@plt+0x23a2c>
   34abc:	cmp	r0, #0
   34ac0:	bne	34b84 <fputs@plt+0x239ec>
   34ac4:	ldr	r0, [r6, #8]
   34ac8:	ldr	r0, [r0, #28]
   34acc:	ldrh	ip, [r0, #6]
   34ad0:	cmp	ip, #1
   34ad4:	bls	34bbc <fputs@plt+0x23a24>
   34ad8:	mov	r8, r3
   34adc:	mov	r9, r2
   34ae0:	mov	r7, r1
   34ae4:	ldr	r4, [r6, #12]
   34ae8:	ldr	r3, [r1]
   34aec:	cmp	r3, #0
   34af0:	beq	34ba0 <fputs@plt+0x23a08>
   34af4:	mov	r3, #1
   34af8:	mov	r2, r4
   34afc:	mov	r1, r9
   34b00:	mov	r0, r8
   34b04:	bl	340e4 <fputs@plt+0x22f4c>
   34b08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34b0c:	ldrb	r0, [r2, r4]
   34b10:	ldrb	ip, [r5, r9]
   34b14:	eor	r4, r0, ip
   34b18:	tst	r4, #128	; 0x80
   34b1c:	bne	34b60 <fputs@plt+0x239c8>
   34b20:	ldr	r4, [pc, #184]	; 34be0 <fputs@plt+0x23a48>
   34b24:	add	lr, r4, lr
   34b28:	ldrb	lr, [lr, #3500]	; 0xdac
   34b2c:	cmp	lr, #0
   34b30:	ble	34ac4 <fputs@plt+0x2392c>
   34b34:	subs	r0, r0, ip
   34b38:	bne	34b84 <fputs@plt+0x239ec>
   34b3c:	add	ip, r8, #1
   34b40:	add	r8, r8, lr
   34b44:	cmp	ip, r8
   34b48:	beq	34ac4 <fputs@plt+0x2392c>
   34b4c:	ldrb	r4, [ip], #1
   34b50:	ldrb	lr, [r7, #1]!
   34b54:	subs	r0, r4, lr
   34b58:	beq	34b44 <fputs@plt+0x239ac>
   34b5c:	b	34b84 <fputs@plt+0x239ec>
   34b60:	sxtb	r0, r0
   34b64:	cmp	r0, #0
   34b68:	mvnlt	r0, #0
   34b6c:	movge	r0, #1
   34b70:	b	34b84 <fputs@plt+0x239ec>
   34b74:	mov	r0, #1
   34b78:	ldrsb	r3, [r2, r4]
   34b7c:	cmp	r3, #0
   34b80:	mvnlt	r0, #0
   34b84:	ldr	r3, [r6, #8]
   34b88:	ldr	r3, [r3, #28]
   34b8c:	ldr	r3, [r3, #16]
   34b90:	ldrb	r3, [r3]
   34b94:	cmp	r3, #0
   34b98:	rsbne	r0, r0, #0
   34b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34ba0:	mov	r3, r4
   34ba4:	mov	r2, r5
   34ba8:	ldr	r1, [sp, #36]	; 0x24
   34bac:	bl	1cc94 <fputs@plt+0xbafc>
   34bb0:	mov	r3, #1
   34bb4:	str	r3, [r7]
   34bb8:	b	34af4 <fputs@plt+0x2395c>
   34bbc:	mov	r0, #0
   34bc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34bc4:	mov	r0, #1
   34bc8:	b	34b84 <fputs@plt+0x239ec>
   34bcc:	ldrsb	r3, [r5, r9]
   34bd0:	cmp	r3, #0
   34bd4:	movlt	r0, #1
   34bd8:	mvnge	r0, #0
   34bdc:	b	34b84 <fputs@plt+0x239ec>
   34be0:			; <UNDEFINED> instruction: 0x000813b0
   34be4:	push	{r4, r5, r6, r7, r8, lr}
   34be8:	sub	sp, sp, #8
   34bec:	mov	r7, r0
   34bf0:	mov	r5, r1
   34bf4:	mov	r6, r2
   34bf8:	ldrb	r3, [r1, #1]
   34bfc:	tst	r3, #128	; 0x80
   34c00:	streq	r3, [sp, #4]
   34c04:	bne	34c8c <fputs@plt+0x23af4>
   34c08:	ldr	r3, [sp, #4]
   34c0c:	cmp	r3, #11
   34c10:	ble	34c9c <fputs@plt+0x23b04>
   34c14:	tst	r3, #1
   34c18:	beq	34ca8 <fputs@plt+0x23b10>
   34c1c:	ldrb	r0, [r5]
   34c20:	sub	r3, r3, #12
   34c24:	add	r3, r3, r3, lsr #31
   34c28:	asr	r4, r3, #1
   34c2c:	add	r3, r0, r4
   34c30:	cmp	r3, r7
   34c34:	bgt	34cb0 <fputs@plt+0x23b18>
   34c38:	ldr	r3, [r6, #4]
   34c3c:	ldr	r8, [r3, #12]
   34c40:	cmp	r4, r8
   34c44:	movlt	r2, r4
   34c48:	movge	r2, r8
   34c4c:	ldr	r1, [r3, #16]
   34c50:	add	r0, r5, r0
   34c54:	bl	10ec8 <memcmp@plt>
   34c58:	cmp	r0, #0
   34c5c:	bne	34ce4 <fputs@plt+0x23b4c>
   34c60:	subs	r4, r4, r8
   34c64:	bne	34cd4 <fputs@plt+0x23b3c>
   34c68:	ldrh	r3, [r6, #8]
   34c6c:	cmp	r3, #1
   34c70:	bls	34cc4 <fputs@plt+0x23b2c>
   34c74:	mov	r3, #1
   34c78:	mov	r2, r6
   34c7c:	mov	r1, r5
   34c80:	mov	r0, r7
   34c84:	bl	340e4 <fputs@plt+0x22f4c>
   34c88:	b	34ca0 <fputs@plt+0x23b08>
   34c8c:	add	r1, sp, #4
   34c90:	add	r0, r5, #1
   34c94:	bl	14e1c <fputs@plt+0x3c84>
   34c98:	b	34c08 <fputs@plt+0x23a70>
   34c9c:	ldrsb	r0, [r6, #12]
   34ca0:	add	sp, sp, #8
   34ca4:	pop	{r4, r5, r6, r7, r8, pc}
   34ca8:	ldrsb	r0, [r6, #13]
   34cac:	b	34ca0 <fputs@plt+0x23b08>
   34cb0:	ldr	r0, [pc, #60]	; 34cf4 <fputs@plt+0x23b5c>
   34cb4:	bl	33174 <fputs@plt+0x21fdc>
   34cb8:	strb	r0, [r6, #11]
   34cbc:	mov	r0, #0
   34cc0:	b	34ca0 <fputs@plt+0x23b08>
   34cc4:	ldrsb	r0, [r6, #10]
   34cc8:	mov	r3, #1
   34ccc:	strb	r3, [r6, #14]
   34cd0:	b	34ca0 <fputs@plt+0x23b08>
   34cd4:	cmp	r4, #0
   34cd8:	ldrsbgt	r0, [r6, #13]
   34cdc:	ldrsble	r0, [r6, #12]
   34ce0:	b	34ca0 <fputs@plt+0x23b08>
   34ce4:	cmp	r0, #0
   34ce8:	ldrsbgt	r0, [r6, #13]
   34cec:	ldrsble	r0, [r6, #12]
   34cf0:	b	34ca0 <fputs@plt+0x23b08>
   34cf4:	andeq	r1, r1, pc, lsl sl
   34cf8:	push	{lr}		; (str lr, [sp, #-4]!)
   34cfc:	sub	sp, sp, #12
   34d00:	ldr	r3, [pc, #32]	; 34d28 <fputs@plt+0x23b90>
   34d04:	str	r3, [sp]
   34d08:	mov	r3, r0
   34d0c:	ldr	r2, [pc, #24]	; 34d2c <fputs@plt+0x23b94>
   34d10:	ldr	r1, [pc, #24]	; 34d30 <fputs@plt+0x23b98>
   34d14:	mov	r0, #14
   34d18:	bl	319f4 <fputs@plt+0x2085c>
   34d1c:	mov	r0, #14
   34d20:	add	sp, sp, #12
   34d24:	pop	{pc}		; (ldr pc, [sp], #4)
   34d28:	ldrdeq	r4, [r8], -ip
   34d2c:	andeq	r5, r8, ip, asr #2
   34d30:	andeq	r4, r8, ip, ror #29
   34d34:	push	{r4, lr}
   34d38:	sub	sp, sp, #520	; 0x208
   34d3c:	mov	r4, r1
   34d40:	mov	r3, r0
   34d44:	ldr	r2, [pc, #192]	; 34e0c <fputs@plt+0x23c74>
   34d48:	add	r1, sp, #4
   34d4c:	mov	r0, #512	; 0x200
   34d50:	bl	2e934 <fputs@plt+0x1d79c>
   34d54:	add	r0, sp, #4
   34d58:	bl	10fdc <strlen@plt>
   34d5c:	cmp	r0, #0
   34d60:	ble	34df0 <fputs@plt+0x23c58>
   34d64:	mov	r3, r0
   34d68:	add	r2, sp, #520	; 0x208
   34d6c:	add	r2, r2, r0
   34d70:	ldrb	r2, [r2, #-516]	; 0xfffffdfc
   34d74:	cmp	r2, #47	; 0x2f
   34d78:	beq	34d98 <fputs@plt+0x23c00>
   34d7c:	add	r2, sp, #4
   34d80:	add	r0, r2, r0
   34d84:	subs	r3, r3, #1
   34d88:	beq	34df0 <fputs@plt+0x23c58>
   34d8c:	ldrb	r2, [r0, #-1]!
   34d90:	cmp	r2, #47	; 0x2f
   34d94:	bne	34d84 <fputs@plt+0x23bec>
   34d98:	add	r2, sp, #520	; 0x208
   34d9c:	add	r3, r2, r3
   34da0:	mov	r2, #0
   34da4:	strb	r2, [r3, #-516]	; 0xfffffdfc
   34da8:	mov	r2, #0
   34dac:	mov	r1, r2
   34db0:	add	r0, sp, #4
   34db4:	bl	31d88 <fputs@plt+0x20bf0>
   34db8:	str	r0, [r4]
   34dbc:	cmp	r0, #0
   34dc0:	movge	r0, #0
   34dc4:	blt	34dd0 <fputs@plt+0x23c38>
   34dc8:	add	sp, sp, #520	; 0x208
   34dcc:	pop	{r4, pc}
   34dd0:	ldr	r4, [pc, #56]	; 34e10 <fputs@plt+0x23c78>
   34dd4:	mov	r0, r4
   34dd8:	bl	34cf8 <fputs@plt+0x23b60>
   34ddc:	mov	r3, r4
   34de0:	add	r2, sp, #4
   34de4:	ldr	r1, [pc, #40]	; 34e14 <fputs@plt+0x23c7c>
   34de8:	bl	31e9c <fputs@plt+0x20d04>
   34dec:	b	34dc8 <fputs@plt+0x23c30>
   34df0:	ldrb	r3, [sp, #4]
   34df4:	cmp	r3, #47	; 0x2f
   34df8:	movne	r3, #46	; 0x2e
   34dfc:	strbne	r3, [sp, #4]
   34e00:	mov	r3, #0
   34e04:	strb	r3, [sp, #5]
   34e08:	b	34da8 <fputs@plt+0x23c10>
   34e0c:	andeq	r4, r8, ip, asr pc
   34e10:	andeq	r7, r0, fp, lsr r9
   34e14:	andeq	r5, r8, r0, ror #2
   34e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34e1c:	sub	sp, sp, #116	; 0x74
   34e20:	mov	r4, r1
   34e24:	mov	sl, r2
   34e28:	mov	r6, r3
   34e2c:	mov	fp, #0
   34e30:	mov	r8, #1
   34e34:	ldr	r9, [pc, #704]	; 350fc <fputs@plt+0x23f64>
   34e38:	b	34f60 <fputs@plt+0x23dc8>
   34e3c:	bl	1118c <__errno_location@plt>
   34e40:	ldr	r3, [r0]
   34e44:	cmp	r3, #2
   34e48:	beq	35064 <fputs@plt+0x23ecc>
   34e4c:	ldr	r5, [pc, #684]	; 35100 <fputs@plt+0x23f68>
   34e50:	mov	r0, r5
   34e54:	bl	34cf8 <fputs@plt+0x23b60>
   34e58:	mov	r3, r5
   34e5c:	mov	r2, r4
   34e60:	ldr	r1, [pc, #668]	; 35104 <fputs@plt+0x23f6c>
   34e64:	bl	31e9c <fputs@plt+0x20d04>
   34e68:	clz	r3, r0
   34e6c:	lsr	r3, r3, #5
   34e70:	cmp	r4, r6
   34e74:	moveq	r3, #0
   34e78:	cmp	r3, #0
   34e7c:	bne	34f0c <fputs@plt+0x23d74>
   34e80:	mov	r7, #0
   34e84:	b	34f4c <fputs@plt+0x23db4>
   34e88:	mov	r0, sl
   34e8c:	bl	28dd8 <fputs@plt+0x17c40>
   34e90:	subs	fp, r0, #0
   34e94:	bne	34f9c <fputs@plt+0x23e04>
   34e98:	mov	r7, #1
   34e9c:	mov	r0, #7
   34ea0:	b	34f4c <fputs@plt+0x23db4>
   34ea4:	ldr	r0, [pc, #604]	; 35108 <fputs@plt+0x23f70>
   34ea8:	bl	34cf8 <fputs@plt+0x23b60>
   34eac:	cmp	r0, #0
   34eb0:	bne	34f54 <fputs@plt+0x23dbc>
   34eb4:	b	34f9c <fputs@plt+0x23e04>
   34eb8:	ldr	r5, [pc, #588]	; 3510c <fputs@plt+0x23f74>
   34ebc:	mov	r0, r5
   34ec0:	bl	34cf8 <fputs@plt+0x23b60>
   34ec4:	mov	r3, r5
   34ec8:	mov	r2, r4
   34ecc:	ldr	r1, [pc, #572]	; 35110 <fputs@plt+0x23f78>
   34ed0:	bl	31e9c <fputs@plt+0x20d04>
   34ed4:	b	35030 <fputs@plt+0x23e98>
   34ed8:	ldr	r3, [sp]
   34edc:	add	r2, r3, #1
   34ee0:	mov	r1, fp
   34ee4:	add	r0, fp, r5
   34ee8:	bl	110d8 <memmove@plt>
   34eec:	mov	r2, r5
   34ef0:	mov	r1, r4
   34ef4:	mov	r0, fp
   34ef8:	bl	11000 <memcpy@plt>
   34efc:	ldr	r3, [sp, #4]
   34f00:	str	r3, [sp]
   34f04:	mov	r0, r7
   34f08:	b	35024 <fputs@plt+0x23e8c>
   34f0c:	mov	r7, #0
   34f10:	b	35074 <fputs@plt+0x23edc>
   34f14:	ldr	r5, [pc, #504]	; 35114 <fputs@plt+0x23f7c>
   34f18:	mov	r0, r5
   34f1c:	bl	34cf8 <fputs@plt+0x23b60>
   34f20:	mov	r3, r5
   34f24:	mov	r2, r4
   34f28:	ldr	r1, [pc, #488]	; 35118 <fputs@plt+0x23f80>
   34f2c:	bl	31e9c <fputs@plt+0x20d04>
   34f30:	b	34f4c <fputs@plt+0x23db4>
   34f34:	mov	ip, #0
   34f38:	b	350b8 <fputs@plt+0x23f20>
   34f3c:	mov	r3, #0
   34f40:	strb	r3, [r6, ip]
   34f44:	ldr	r0, [pc, #464]	; 3511c <fputs@plt+0x23f84>
   34f48:	bl	34cf8 <fputs@plt+0x23b60>
   34f4c:	cmp	r7, #0
   34f50:	beq	3505c <fputs@plt+0x23ec4>
   34f54:	cmp	r0, #0
   34f58:	bne	35054 <fputs@plt+0x23ebc>
   34f5c:	mov	r4, r6
   34f60:	ldr	r3, [r9, #600]	; 0x258
   34f64:	add	r1, sp, #8
   34f68:	mov	r0, r4
   34f6c:	blx	r3
   34f70:	subs	r7, r0, #0
   34f74:	bne	34e3c <fputs@plt+0x23ca4>
   34f78:	ldr	r3, [sp, #24]
   34f7c:	and	r3, r3, #61440	; 0xf000
   34f80:	cmp	r3, #40960	; 0xa000
   34f84:	bne	3506c <fputs@plt+0x23ed4>
   34f88:	cmp	fp, #0
   34f8c:	beq	34e88 <fputs@plt+0x23cf0>
   34f90:	add	r8, r8, #1
   34f94:	cmp	r8, #100	; 0x64
   34f98:	bgt	34ea4 <fputs@plt+0x23d0c>
   34f9c:	ldr	r3, [r9, #588]	; 0x24c
   34fa0:	sub	r2, sl, #1
   34fa4:	mov	r1, fp
   34fa8:	mov	r0, r4
   34fac:	blx	r3
   34fb0:	subs	r3, r0, #0
   34fb4:	str	r3, [sp]
   34fb8:	blt	34eb8 <fputs@plt+0x23d20>
   34fbc:	ldrb	r3, [fp]
   34fc0:	cmp	r3, #47	; 0x2f
   34fc4:	moveq	r0, r7
   34fc8:	beq	35024 <fputs@plt+0x23e8c>
   34fcc:	mov	r0, r4
   34fd0:	bl	1b3e0 <fputs@plt+0xa248>
   34fd4:	subs	r5, r0, #0
   34fd8:	ble	35004 <fputs@plt+0x23e6c>
   34fdc:	sub	r2, r5, #1
   34fe0:	add	r3, r4, r2
   34fe4:	ldrb	r2, [r4, r2]
   34fe8:	cmp	r2, #47	; 0x2f
   34fec:	beq	35004 <fputs@plt+0x23e6c>
   34ff0:	subs	r5, r5, #1
   34ff4:	beq	35004 <fputs@plt+0x23e6c>
   34ff8:	ldrb	r2, [r3, #-1]!
   34ffc:	cmp	r2, #47	; 0x2f
   35000:	bne	34ff0 <fputs@plt+0x23e58>
   35004:	ldr	r3, [sp]
   35008:	add	r3, r3, r5
   3500c:	str	r3, [sp, #4]
   35010:	add	r3, r3, #1
   35014:	cmp	sl, r3
   35018:	bge	34ed8 <fputs@plt+0x23d40>
   3501c:	ldr	r0, [pc, #252]	; 35120 <fputs@plt+0x23f88>
   35020:	bl	34cf8 <fputs@plt+0x23b60>
   35024:	mov	r3, #0
   35028:	ldr	r2, [sp]
   3502c:	strb	r3, [fp, r2]
   35030:	clz	r3, r0
   35034:	lsr	r3, r3, #5
   35038:	cmp	r6, fp
   3503c:	moveq	r3, #0
   35040:	cmp	r3, #0
   35044:	beq	34f54 <fputs@plt+0x23dbc>
   35048:	mov	r4, fp
   3504c:	mov	r7, #1
   35050:	b	35074 <fputs@plt+0x23edc>
   35054:	mov	r5, r0
   35058:	b	350e8 <fputs@plt+0x23f50>
   3505c:	mov	r7, r0
   35060:	b	350e4 <fputs@plt+0x23f4c>
   35064:	mov	r0, #0
   35068:	b	34e68 <fputs@plt+0x23cd0>
   3506c:	cmp	r4, r6
   35070:	beq	350e4 <fputs@plt+0x23f4c>
   35074:	mov	r0, r4
   35078:	bl	1b3e0 <fputs@plt+0xa248>
   3507c:	mov	r5, r0
   35080:	ldrb	r3, [r4]
   35084:	cmp	r3, #47	; 0x2f
   35088:	beq	34f34 <fputs@plt+0x23d9c>
   3508c:	ldr	r3, [r9, #312]	; 0x138
   35090:	sub	r1, sl, #2
   35094:	mov	r0, r6
   35098:	blx	r3
   3509c:	cmp	r0, #0
   350a0:	beq	34f14 <fputs@plt+0x23d7c>
   350a4:	mov	r0, r6
   350a8:	bl	1b3e0 <fputs@plt+0xa248>
   350ac:	add	ip, r0, #1
   350b0:	mov	r3, #47	; 0x2f
   350b4:	strb	r3, [r6, r0]
   350b8:	add	r5, r5, ip
   350bc:	add	r5, r5, #1
   350c0:	cmp	sl, r5
   350c4:	blt	34f3c <fputs@plt+0x23da4>
   350c8:	mov	r3, r4
   350cc:	ldr	r2, [pc, #80]	; 35124 <fputs@plt+0x23f8c>
   350d0:	add	r1, r6, ip
   350d4:	sub	r0, sl, ip
   350d8:	bl	2e934 <fputs@plt+0x1d79c>
   350dc:	cmp	r7, #0
   350e0:	bne	34f5c <fputs@plt+0x23dc4>
   350e4:	mov	r5, r7
   350e8:	mov	r0, fp
   350ec:	bl	1fb70 <fputs@plt+0xe9d8>
   350f0:	mov	r0, r5
   350f4:	add	sp, sp, #116	; 0x74
   350f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   350fc:	andeq	sl, r9, r8, lsr r1
   35100:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   35104:	andeq	r5, r8, r0, ror r1
   35108:	andeq	r8, r0, r3, lsl #6
   3510c:	andeq	r8, r0, r9, lsl #6
   35110:	andeq	r5, r8, r8, ror r1
   35114:			; <UNDEFINED> instruction: 0x000082bf
   35118:	andeq	r5, r8, r4, lsl #3
   3511c:	andeq	r8, r0, r8, asr #5
   35120:	andeq	r8, r0, pc, lsl #6
   35124:	andeq	r4, r8, ip, asr pc
   35128:	push	{r4, lr}
   3512c:	cmp	r0, #0
   35130:	beq	35168 <fputs@plt+0x23fd0>
   35134:	ldr	r2, [r0, #80]	; 0x50
   35138:	ldr	r3, [pc, #72]	; 35188 <fputs@plt+0x23ff0>
   3513c:	cmp	r2, r3
   35140:	beq	35180 <fputs@plt+0x23fe8>
   35144:	bl	32ad0 <fputs@plt+0x21938>
   35148:	cmp	r0, #0
   3514c:	popeq	{r4, pc}
   35150:	ldr	r2, [pc, #52]	; 3518c <fputs@plt+0x23ff4>
   35154:	ldr	r1, [pc, #52]	; 35190 <fputs@plt+0x23ff8>
   35158:	mov	r0, #21
   3515c:	bl	319f4 <fputs@plt+0x2085c>
   35160:	mov	r0, #0
   35164:	pop	{r4, pc}
   35168:	ldr	r2, [pc, #36]	; 35194 <fputs@plt+0x23ffc>
   3516c:	ldr	r1, [pc, #28]	; 35190 <fputs@plt+0x23ff8>
   35170:	mov	r0, #21
   35174:	bl	319f4 <fputs@plt+0x2085c>
   35178:	mov	r0, #0
   3517c:	pop	{r4, pc}
   35180:	mov	r0, #1
   35184:	pop	{r4, pc}
   35188:	mlage	r9, r7, r6, sl
   3518c:	andeq	r5, r8, ip, lsl #3
   35190:	andeq	r5, r8, ip, lsr r0
   35194:	ldrdeq	r4, [r8], -r0
   35198:	push	{r4, r5, lr}
   3519c:	sub	sp, sp, #108	; 0x6c
   351a0:	mov	r4, r0
   351a4:	ldr	r0, [r0, #92]	; 0x5c
   351a8:	add	r3, sp, #32
   351ac:	str	r3, [sp, #8]
   351b0:	str	r3, [sp, #12]
   351b4:	str	r4, [sp, #4]
   351b8:	mov	r3, #0
   351bc:	str	r3, [sp, #16]
   351c0:	mov	ip, #70	; 0x46
   351c4:	str	ip, [sp, #20]
   351c8:	str	r0, [sp, #24]
   351cc:	strb	r3, [sp, #28]
   351d0:	mov	r3, #1
   351d4:	strb	r3, [sp, #29]
   351d8:	add	r0, sp, #4
   351dc:	bl	2d494 <fputs@plt+0x1c2fc>
   351e0:	add	r0, sp, #4
   351e4:	bl	1d47c <fputs@plt+0xc2e4>
   351e8:	mov	r5, r0
   351ec:	ldrb	r3, [sp, #28]
   351f0:	cmp	r3, #1
   351f4:	beq	35204 <fputs@plt+0x2406c>
   351f8:	mov	r0, r5
   351fc:	add	sp, sp, #108	; 0x6c
   35200:	pop	{r4, r5, pc}
   35204:	mov	r0, r4
   35208:	bl	13af4 <fputs@plt+0x295c>
   3520c:	b	351f8 <fputs@plt+0x24060>
   35210:	push	{r2, r3}
   35214:	push	{r4, r5, r6, lr}
   35218:	sub	sp, sp, #16
   3521c:	mov	r4, r0
   35220:	mov	r6, r1
   35224:	ldr	r5, [sp, #32]
   35228:	str	r1, [r0, #52]	; 0x34
   3522c:	bl	13dd8 <fputs@plt+0x2c40>
   35230:	cmp	r5, #0
   35234:	beq	35288 <fputs@plt+0x240f0>
   35238:	ldr	r3, [r4, #240]	; 0xf0
   3523c:	cmp	r3, #0
   35240:	beq	35298 <fputs@plt+0x24100>
   35244:	add	r2, sp, #36	; 0x24
   35248:	str	r2, [sp, #12]
   3524c:	mov	r1, r5
   35250:	mov	r0, r4
   35254:	bl	35198 <fputs@plt+0x24000>
   35258:	ldr	ip, [r4, #240]	; 0xf0
   3525c:	ldr	r3, [pc, #76]	; 352b0 <fputs@plt+0x24118>
   35260:	str	r3, [sp]
   35264:	mov	r3, #1
   35268:	mov	r2, r0
   3526c:	mvn	r1, #0
   35270:	mov	r0, ip
   35274:	bl	29918 <fputs@plt+0x18780>
   35278:	add	sp, sp, #16
   3527c:	pop	{r4, r5, r6, lr}
   35280:	add	sp, sp, #8
   35284:	bx	lr
   35288:	mov	r1, r6
   3528c:	mov	r0, r4
   35290:	bl	21a4c <fputs@plt+0x108b4>
   35294:	b	35278 <fputs@plt+0x240e0>
   35298:	mov	r0, r4
   3529c:	bl	1c1d0 <fputs@plt+0xb038>
   352a0:	str	r0, [r4, #240]	; 0xf0
   352a4:	cmp	r0, #0
   352a8:	bne	35244 <fputs@plt+0x240ac>
   352ac:	b	35278 <fputs@plt+0x240e0>
   352b0:	andeq	r3, r1, r8, ror r9
   352b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   352b8:	sub	sp, sp, #28
   352bc:	ldr	r5, [sp, #68]	; 0x44
   352c0:	ldr	r7, [sp, #72]	; 0x48
   352c4:	subs	r8, r1, #0
   352c8:	beq	35420 <fputs@plt+0x24288>
   352cc:	mov	r9, r0
   352d0:	mov	r6, r2
   352d4:	mov	r4, r3
   352d8:	cmp	r5, #0
   352dc:	beq	353e8 <fputs@plt+0x24250>
   352e0:	ldr	r3, [sp, #76]	; 0x4c
   352e4:	cmp	r7, #0
   352e8:	cmpeq	r3, #0
   352ec:	bne	35420 <fputs@plt+0x24288>
   352f0:	add	r3, r6, #1
   352f4:	cmp	r3, #128	; 0x80
   352f8:	bhi	35420 <fputs@plt+0x24288>
   352fc:	mov	r0, r8
   35300:	bl	1b3e0 <fputs@plt+0xa248>
   35304:	cmp	r0, #255	; 0xff
   35308:	bgt	35420 <fputs@plt+0x24288>
   3530c:	and	fp, r4, #2048	; 0x800
   35310:	and	r4, r4, #7
   35314:	cmp	r4, #4
   35318:	beq	354b0 <fputs@plt+0x24318>
   3531c:	cmp	r4, #5
   35320:	beq	35430 <fputs@plt+0x24298>
   35324:	uxtb	sl, r4
   35328:	mov	r3, #0
   3532c:	str	r3, [sp]
   35330:	mov	r3, sl
   35334:	mov	r2, r6
   35338:	mov	r1, r8
   3533c:	mov	r0, r9
   35340:	bl	24d7c <fputs@plt+0x13be4>
   35344:	cmp	r0, #0
   35348:	beq	3535c <fputs@plt+0x241c4>
   3534c:	ldrh	r3, [r0, #2]
   35350:	and	r3, r3, #3
   35354:	cmp	r4, r3
   35358:	beq	354b8 <fputs@plt+0x24320>
   3535c:	mov	r3, #1
   35360:	str	r3, [sp]
   35364:	mov	r3, sl
   35368:	mov	r2, r6
   3536c:	mov	r1, r8
   35370:	mov	r0, r9
   35374:	bl	24d7c <fputs@plt+0x13be4>
   35378:	subs	r4, r0, #0
   3537c:	moveq	r0, #7
   35380:	beq	35428 <fputs@plt+0x24290>
   35384:	mov	r1, r4
   35388:	mov	r0, r9
   3538c:	bl	20464 <fputs@plt+0xf2cc>
   35390:	ldr	r3, [sp, #80]	; 0x50
   35394:	cmp	r3, #0
   35398:	ldrne	r3, [r3]
   3539c:	addne	r3, r3, #1
   353a0:	ldrne	r2, [sp, #80]	; 0x50
   353a4:	strne	r3, [r2]
   353a8:	ldr	r3, [sp, #80]	; 0x50
   353ac:	str	r3, [r4, #24]
   353b0:	ldrh	r3, [r4, #2]
   353b4:	and	r3, r3, #3
   353b8:	orr	fp, r3, fp
   353bc:	strh	fp, [r4, #2]
   353c0:	cmp	r5, #0
   353c4:	moveq	r5, r7
   353c8:	str	r5, [r4, #12]
   353cc:	ldr	r3, [sp, #76]	; 0x4c
   353d0:	str	r3, [r4, #16]
   353d4:	ldr	r3, [sp, #64]	; 0x40
   353d8:	str	r3, [r4, #4]
   353dc:	strb	r6, [r4]
   353e0:	mov	r0, #0
   353e4:	b	35428 <fputs@plt+0x24290>
   353e8:	ldr	r3, [sp, #76]	; 0x4c
   353ec:	adds	r3, r3, #0
   353f0:	movne	r3, #1
   353f4:	cmp	r7, #0
   353f8:	movne	r3, #0
   353fc:	cmp	r3, #0
   35400:	bne	35420 <fputs@plt+0x24288>
   35404:	ldr	r3, [sp, #76]	; 0x4c
   35408:	clz	r3, r3
   3540c:	lsr	r3, r3, #5
   35410:	cmp	r7, #0
   35414:	moveq	r3, #0
   35418:	cmp	r3, #0
   3541c:	beq	352f0 <fputs@plt+0x24158>
   35420:	ldr	r0, [pc, #204]	; 354f4 <fputs@plt+0x2435c>
   35424:	bl	31a8c <fputs@plt+0x208f4>
   35428:	add	sp, sp, #28
   3542c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35430:	ldr	r3, [sp, #80]	; 0x50
   35434:	str	r3, [sp, #16]
   35438:	ldr	r3, [sp, #76]	; 0x4c
   3543c:	str	r3, [sp, #12]
   35440:	str	r7, [sp, #8]
   35444:	str	r5, [sp, #4]
   35448:	ldr	r3, [sp, #64]	; 0x40
   3544c:	str	r3, [sp]
   35450:	orr	r3, fp, #1
   35454:	mov	r2, r6
   35458:	mov	r1, r8
   3545c:	mov	r0, r9
   35460:	bl	352b4 <fputs@plt+0x2411c>
   35464:	cmp	r0, #0
   35468:	bne	35428 <fputs@plt+0x24290>
   3546c:	ldr	r3, [sp, #80]	; 0x50
   35470:	str	r3, [sp, #16]
   35474:	ldr	r3, [sp, #76]	; 0x4c
   35478:	str	r3, [sp, #12]
   3547c:	str	r7, [sp, #8]
   35480:	str	r5, [sp, #4]
   35484:	ldr	r3, [sp, #64]	; 0x40
   35488:	str	r3, [sp]
   3548c:	orr	r3, fp, #2
   35490:	mov	r2, r6
   35494:	mov	r1, r8
   35498:	mov	r0, r9
   3549c:	bl	352b4 <fputs@plt+0x2411c>
   354a0:	cmp	r0, #0
   354a4:	bne	35428 <fputs@plt+0x24290>
   354a8:	mov	r4, #3
   354ac:	b	35324 <fputs@plt+0x2418c>
   354b0:	mov	r4, #2
   354b4:	b	35324 <fputs@plt+0x2418c>
   354b8:	ldrsb	r3, [r0]
   354bc:	cmp	r6, r3
   354c0:	bne	3535c <fputs@plt+0x241c4>
   354c4:	ldr	r3, [r9, #152]	; 0x98
   354c8:	cmp	r3, #0
   354cc:	beq	354e8 <fputs@plt+0x24350>
   354d0:	ldr	r2, [pc, #32]	; 354f8 <fputs@plt+0x24360>
   354d4:	mov	r1, #5
   354d8:	mov	r0, r9
   354dc:	bl	35210 <fputs@plt+0x24078>
   354e0:	mov	r0, #5
   354e4:	b	35428 <fputs@plt+0x24290>
   354e8:	mov	r0, r9
   354ec:	bl	173d0 <fputs@plt+0x6238>
   354f0:	b	3535c <fputs@plt+0x241c4>
   354f4:	andeq	r0, r2, r8, lsl #29
   354f8:	muleq	r8, r8, r1
   354fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35500:	sub	sp, sp, #12
   35504:	mov	r5, r0
   35508:	mov	r6, r1
   3550c:	mov	r4, r2
   35510:	mov	sl, r3
   35514:	sub	r3, r2, #4
   35518:	tst	r3, #251	; 0xfb
   3551c:	beq	35540 <fputs@plt+0x243a8>
   35520:	sub	r3, r2, #1
   35524:	cmp	r3, #2
   35528:	movls	r7, r2
   3552c:	bls	35544 <fputs@plt+0x243ac>
   35530:	ldr	r0, [pc, #308]	; 3566c <fputs@plt+0x244d4>
   35534:	bl	31a8c <fputs@plt+0x208f4>
   35538:	add	sp, sp, #12
   3553c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35540:	mov	r7, #2
   35544:	uxtb	r8, r7
   35548:	mov	r3, #0
   3554c:	mov	r2, r6
   35550:	mov	r1, r8
   35554:	mov	r0, r5
   35558:	bl	24c7c <fputs@plt+0x13ae4>
   3555c:	subs	r9, r0, #0
   35560:	beq	355ac <fputs@plt+0x24414>
   35564:	ldr	r3, [r9, #12]
   35568:	cmp	r3, #0
   3556c:	beq	355ac <fputs@plt+0x24414>
   35570:	ldr	r3, [r5, #152]	; 0x98
   35574:	cmp	r3, #0
   35578:	beq	35594 <fputs@plt+0x243fc>
   3557c:	ldr	r2, [pc, #236]	; 35670 <fputs@plt+0x244d8>
   35580:	mov	r1, #5
   35584:	mov	r0, r5
   35588:	bl	35210 <fputs@plt+0x24078>
   3558c:	mov	r0, #5
   35590:	b	35538 <fputs@plt+0x243a0>
   35594:	mov	r0, r5
   35598:	bl	173d0 <fputs@plt+0x6238>
   3559c:	ldrb	r3, [r9, #4]
   355a0:	bic	r3, r3, #8
   355a4:	cmp	r3, r7
   355a8:	beq	35600 <fputs@plt+0x24468>
   355ac:	mov	r3, #1
   355b0:	mov	r2, r6
   355b4:	mov	r1, r8
   355b8:	mov	r0, r5
   355bc:	bl	24c7c <fputs@plt+0x13ae4>
   355c0:	cmp	r0, #0
   355c4:	moveq	r0, #7
   355c8:	beq	35538 <fputs@plt+0x243a0>
   355cc:	ldr	r3, [sp, #48]	; 0x30
   355d0:	str	r3, [r0, #12]
   355d4:	str	sl, [r0, #8]
   355d8:	ldr	r3, [sp, #52]	; 0x34
   355dc:	str	r3, [r0, #16]
   355e0:	and	r4, r4, #8
   355e4:	orr	r7, r4, r7
   355e8:	strb	r7, [r0, #4]
   355ec:	mov	r1, #0
   355f0:	mov	r0, r5
   355f4:	bl	21a4c <fputs@plt+0x108b4>
   355f8:	mov	r0, #0
   355fc:	b	35538 <fputs@plt+0x243a0>
   35600:	mov	r1, r6
   35604:	add	r0, r5, #364	; 0x16c
   35608:	bl	1549c <fputs@plt+0x4304>
   3560c:	mov	fp, r0
   35610:	add	r3, r0, #60	; 0x3c
   35614:	str	r4, [sp, #4]
   35618:	mov	r4, r3
   3561c:	b	35638 <fputs@plt+0x244a0>
   35620:	ldr	r3, [sp]
   35624:	mov	r2, #0
   35628:	str	r2, [r3, #12]
   3562c:	add	fp, fp, #20
   35630:	cmp	fp, r4
   35634:	beq	35664 <fputs@plt+0x244cc>
   35638:	str	fp, [sp]
   3563c:	ldrb	r2, [fp, #4]
   35640:	ldrb	r3, [r9, #4]
   35644:	cmp	r2, r3
   35648:	bne	3562c <fputs@plt+0x24494>
   3564c:	ldr	r3, [fp, #16]
   35650:	cmp	r3, #0
   35654:	beq	35620 <fputs@plt+0x24488>
   35658:	ldr	r0, [fp, #8]
   3565c:	blx	r3
   35660:	b	35620 <fputs@plt+0x24488>
   35664:	ldr	r4, [sp, #4]
   35668:	b	355ac <fputs@plt+0x24414>
   3566c:	andeq	r1, r2, r6, lsr r1
   35670:	ldrdeq	r5, [r8], -r8
   35674:	push	{r1, r2, r3}
   35678:	push	{r4, r5, r6, lr}
   3567c:	sub	sp, sp, #12
   35680:	mov	r4, r0
   35684:	ldr	r5, [r0]
   35688:	add	r2, sp, #32
   3568c:	str	r2, [sp, #4]
   35690:	ldr	r1, [sp, #28]
   35694:	mov	r0, r5
   35698:	bl	35198 <fputs@plt+0x24000>
   3569c:	mov	r6, r0
   356a0:	ldrb	r3, [r5, #73]	; 0x49
   356a4:	cmp	r3, #0
   356a8:	bne	356e0 <fputs@plt+0x24548>
   356ac:	ldr	r3, [r4, #68]	; 0x44
   356b0:	add	r3, r3, #1
   356b4:	str	r3, [r4, #68]	; 0x44
   356b8:	ldr	r1, [r4, #4]
   356bc:	mov	r0, r5
   356c0:	bl	1fc00 <fputs@plt+0xea68>
   356c4:	str	r6, [r4, #4]
   356c8:	mov	r3, #1
   356cc:	str	r3, [r4, #12]
   356d0:	add	sp, sp, #12
   356d4:	pop	{r4, r5, r6, lr}
   356d8:	add	sp, sp, #12
   356dc:	bx	lr
   356e0:	mov	r1, r0
   356e4:	mov	r0, r5
   356e8:	bl	1fc00 <fputs@plt+0xea68>
   356ec:	b	356d0 <fputs@plt+0x24538>
   356f0:	push	{r4, r5, r6, lr}
   356f4:	mov	r4, r0
   356f8:	ldr	r5, [r0, #4]
   356fc:	ldr	r3, [r0]
   35700:	sub	r3, r3, #1
   35704:	str	r3, [r0]
   35708:	cmp	r3, #0
   3570c:	blt	35724 <fputs@plt+0x2458c>
   35710:	mov	r0, r4
   35714:	bl	24ac4 <fputs@plt+0x1392c>
   35718:	ldr	r3, [r4]
   3571c:	cmp	r3, #0
   35720:	bge	35710 <fputs@plt+0x24578>
   35724:	ldr	r1, [pc, #12]	; 35738 <fputs@plt+0x245a0>
   35728:	mov	r0, r5
   3572c:	bl	35674 <fputs@plt+0x244dc>
   35730:	str	r5, [r4, #4]
   35734:	pop	{r4, r5, r6, pc}
   35738:	andeq	r5, r8, ip, lsl r2
   3573c:	push	{r4, r5, lr}
   35740:	sub	sp, sp, #12
   35744:	ldr	ip, [r0]
   35748:	ldrb	lr, [ip, #149]	; 0x95
   3574c:	cmp	lr, #0
   35750:	movne	r4, #0
   35754:	bne	357a8 <fputs@plt+0x24610>
   35758:	ldrb	lr, [r0, #454]	; 0x1c6
   3575c:	cmp	lr, #0
   35760:	movne	r4, #0
   35764:	bne	357a8 <fputs@plt+0x24610>
   35768:	ldr	r4, [ip, #296]	; 0x128
   3576c:	cmp	r4, #0
   35770:	moveq	r4, #0
   35774:	beq	357a8 <fputs@plt+0x24610>
   35778:	mov	r5, r0
   3577c:	ldr	r0, [ip, #300]	; 0x12c
   35780:	ldr	ip, [r5, #496]	; 0x1f0
   35784:	str	ip, [sp, #4]
   35788:	ldr	ip, [sp, #24]
   3578c:	str	ip, [sp]
   35790:	blx	r4
   35794:	mov	r4, r0
   35798:	cmp	r0, #1
   3579c:	beq	357b4 <fputs@plt+0x2461c>
   357a0:	bics	r3, r0, #2
   357a4:	bne	357cc <fputs@plt+0x24634>
   357a8:	mov	r0, r4
   357ac:	add	sp, sp, #12
   357b0:	pop	{r4, r5, pc}
   357b4:	ldr	r1, [pc, #40]	; 357e4 <fputs@plt+0x2464c>
   357b8:	mov	r0, r5
   357bc:	bl	35674 <fputs@plt+0x244dc>
   357c0:	mov	r3, #23
   357c4:	str	r3, [r5, #12]
   357c8:	b	357a8 <fputs@plt+0x24610>
   357cc:	ldr	r1, [pc, #20]	; 357e8 <fputs@plt+0x24650>
   357d0:	mov	r0, r5
   357d4:	bl	35674 <fputs@plt+0x244dc>
   357d8:	mov	r4, #1
   357dc:	str	r4, [r5, #12]
   357e0:	b	357a8 <fputs@plt+0x24610>
   357e4:	andeq	r5, r8, r4, lsr r2
   357e8:	andeq	r5, r8, r4, asr #4
   357ec:	push	{r4, r5, r6, r7, lr}
   357f0:	sub	sp, sp, #20
   357f4:	mov	r4, r0
   357f8:	mov	r6, r1
   357fc:	mov	r1, r2
   35800:	ldr	r0, [r0]
   35804:	bl	1cfc0 <fputs@plt+0xbe28>
   35808:	subs	r5, r0, #0
   3580c:	beq	35858 <fputs@plt+0x246c0>
   35810:	mov	r0, r4
   35814:	bl	2afc0 <fputs@plt+0x19e28>
   35818:	subs	r7, r0, #0
   3581c:	beq	3584c <fputs@plt+0x246b4>
   35820:	ldr	r3, [pc, #96]	; 35888 <fputs@plt+0x246f0>
   35824:	add	r3, r3, r6, lsl #2
   35828:	ldr	r2, [r3, #3508]	; 0xdb4
   3582c:	mov	r3, #0
   35830:	str	r3, [sp]
   35834:	mov	r3, r5
   35838:	mov	r1, #32
   3583c:	mov	r0, r4
   35840:	bl	3573c <fputs@plt+0x245a4>
   35844:	cmp	r0, #0
   35848:	beq	35860 <fputs@plt+0x246c8>
   3584c:	mov	r1, r5
   35850:	ldr	r0, [r4]
   35854:	bl	1fc00 <fputs@plt+0xea68>
   35858:	add	sp, sp, #20
   3585c:	pop	{r4, r5, r6, r7, pc}
   35860:	mvn	r3, #0
   35864:	str	r3, [sp, #8]
   35868:	str	r5, [sp, #4]
   3586c:	mov	r1, #0
   35870:	str	r1, [sp]
   35874:	mov	r3, r1
   35878:	mov	r2, r6
   3587c:	mov	r0, r7
   35880:	bl	2b058 <fputs@plt+0x19ec0>
   35884:	b	35858 <fputs@plt+0x246c0>
   35888:			; <UNDEFINED> instruction: 0x000813b0
   3588c:	push	{r4, r5, r6, r7, r8, lr}
   35890:	ldr	r4, [r0]
   35894:	ldr	ip, [r2, #4]
   35898:	cmp	ip, #0
   3589c:	beq	35914 <fputs@plt+0x2477c>
   358a0:	mov	r6, r1
   358a4:	mov	r5, r0
   358a8:	ldrb	r1, [r4, #149]	; 0x95
   358ac:	cmp	r1, #0
   358b0:	bne	35904 <fputs@plt+0x2476c>
   358b4:	str	r2, [r3]
   358b8:	mov	r1, r6
   358bc:	mov	r0, r4
   358c0:	bl	1cfc0 <fputs@plt+0xbe28>
   358c4:	mov	r8, r0
   358c8:	mov	r1, r0
   358cc:	mov	r0, r4
   358d0:	bl	18658 <fputs@plt+0x74c0>
   358d4:	mov	r7, r0
   358d8:	mov	r1, r8
   358dc:	mov	r0, r4
   358e0:	bl	1fc00 <fputs@plt+0xea68>
   358e4:	cmp	r7, #0
   358e8:	bge	3591c <fputs@plt+0x24784>
   358ec:	mov	r2, r6
   358f0:	ldr	r1, [pc, #44]	; 35924 <fputs@plt+0x2478c>
   358f4:	mov	r0, r5
   358f8:	bl	35674 <fputs@plt+0x244dc>
   358fc:	mvn	r7, #0
   35900:	b	3591c <fputs@plt+0x24784>
   35904:	ldr	r1, [pc, #28]	; 35928 <fputs@plt+0x24790>
   35908:	bl	35674 <fputs@plt+0x244dc>
   3590c:	mvn	r7, #0
   35910:	b	3591c <fputs@plt+0x24784>
   35914:	ldrb	r7, [r4, #148]	; 0x94
   35918:	str	r1, [r3]
   3591c:	mov	r0, r7
   35920:	pop	{r4, r5, r6, r7, r8, pc}
   35924:	andeq	r5, r8, r0, ror r2
   35928:	andeq	r5, r8, ip, asr r2
   3592c:	push	{r4, r5, r6, lr}
   35930:	ldr	r3, [r0]
   35934:	ldrb	ip, [r3, #149]	; 0x95
   35938:	cmp	ip, #0
   3593c:	movne	r4, #0
   35940:	bne	35984 <fputs@plt+0x247ec>
   35944:	ldrb	r2, [r0, #18]
   35948:	cmp	r2, #0
   3594c:	movne	r4, #0
   35950:	bne	35984 <fputs@plt+0x247ec>
   35954:	ldr	r4, [r3, #24]
   35958:	ands	r4, r4, #2048	; 0x800
   3595c:	movne	r4, #0
   35960:	bne	35984 <fputs@plt+0x247ec>
   35964:	mov	r6, r1
   35968:	mov	r5, r0
   3596c:	mov	r2, #7
   35970:	ldr	r1, [pc, #44]	; 359a4 <fputs@plt+0x2480c>
   35974:	mov	r0, r6
   35978:	bl	26fe0 <fputs@plt+0x15e48>
   3597c:	cmp	r0, #0
   35980:	beq	3598c <fputs@plt+0x247f4>
   35984:	mov	r0, r4
   35988:	pop	{r4, r5, r6, pc}
   3598c:	mov	r2, r6
   35990:	ldr	r1, [pc, #16]	; 359a8 <fputs@plt+0x24810>
   35994:	mov	r0, r5
   35998:	bl	35674 <fputs@plt+0x244dc>
   3599c:	mov	r4, #1
   359a0:	b	35984 <fputs@plt+0x247ec>
   359a4:	andeq	r5, r8, r4, lsl #5
   359a8:	andeq	r5, r8, ip, lsl #5
   359ac:	ldr	r3, [r1, #16]
   359b0:	cmp	r3, #0
   359b4:	beq	35a34 <fputs@plt+0x2489c>
   359b8:	ldrb	r2, [r1, #37]	; 0x25
   359bc:	tst	r2, #2
   359c0:	beq	35a3c <fputs@plt+0x248a4>
   359c4:	push	{r4, r5, r6, r7, r8, lr}
   359c8:	mov	r6, r1
   359cc:	mov	r7, r0
   359d0:	ldr	r5, [r1, #64]	; 0x40
   359d4:	ldr	r4, [r3, #8]
   359d8:	cmp	r4, #0
   359dc:	beq	35a00 <fputs@plt+0x24868>
   359e0:	mov	r1, r5
   359e4:	ldr	r0, [r4]
   359e8:	bl	13ec8 <fputs@plt+0x2d30>
   359ec:	cmp	r0, #0
   359f0:	beq	35a24 <fputs@plt+0x2488c>
   359f4:	ldr	r4, [r4, #20]
   359f8:	cmp	r4, #0
   359fc:	bne	359e0 <fputs@plt+0x24848>
   35a00:	mov	r3, #0
   35a04:	mov	r2, r5
   35a08:	ldr	r1, [pc, #52]	; 35a44 <fputs@plt+0x248ac>
   35a0c:	mov	r0, r7
   35a10:	bl	35674 <fputs@plt+0x244dc>
   35a14:	mov	r3, #1
   35a18:	strb	r3, [r7, #17]
   35a1c:	mov	r0, r3
   35a20:	pop	{r4, r5, r6, r7, r8, pc}
   35a24:	cmp	r4, #0
   35a28:	beq	35a00 <fputs@plt+0x24868>
   35a2c:	str	r4, [r6, #68]	; 0x44
   35a30:	pop	{r4, r5, r6, r7, r8, pc}
   35a34:	mov	r0, #0
   35a38:	bx	lr
   35a3c:	mov	r0, #0
   35a40:	bx	lr
   35a44:			; <UNDEFINED> instruction: 0x000852b8
   35a48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35a4c:	sub	sp, sp, #8
   35a50:	ldr	ip, [r0]
   35a54:	subs	r6, r2, #0
   35a58:	beq	35b30 <fputs@plt+0x24998>
   35a5c:	ldrb	lr, [ip, #69]	; 0x45
   35a60:	cmp	lr, #0
   35a64:	movne	r0, #0
   35a68:	bne	35b28 <fputs@plt+0x24990>
   35a6c:	mov	r9, r3
   35a70:	mov	r8, r0
   35a74:	ldr	r3, [r6]
   35a78:	ldr	r2, [ip, #100]	; 0x64
   35a7c:	cmp	r3, r2
   35a80:	bgt	35aa4 <fputs@plt+0x2490c>
   35a84:	ldr	r7, [r1]
   35a88:	ldr	r4, [r6, #4]
   35a8c:	cmp	r3, #0
   35a90:	ble	35b38 <fputs@plt+0x249a0>
   35a94:	add	r4, r4, #20
   35a98:	mov	r5, #0
   35a9c:	mov	sl, r5
   35aa0:	b	35aec <fputs@plt+0x24954>
   35aa4:	mov	r2, r9
   35aa8:	ldr	r1, [pc, #144]	; 35b40 <fputs@plt+0x249a8>
   35aac:	bl	35674 <fputs@plt+0x244dc>
   35ab0:	mov	r0, #1
   35ab4:	b	35b28 <fputs@plt+0x24990>
   35ab8:	str	r1, [sp]
   35abc:	mov	r3, r9
   35ac0:	add	r2, r5, #1
   35ac4:	ldr	r1, [pc, #120]	; 35b44 <fputs@plt+0x249ac>
   35ac8:	mov	r0, r8
   35acc:	bl	35674 <fputs@plt+0x244dc>
   35ad0:	mov	r0, #1
   35ad4:	b	35b28 <fputs@plt+0x24990>
   35ad8:	add	r5, r5, #1
   35adc:	add	r4, r4, #20
   35ae0:	ldr	r3, [r6]
   35ae4:	cmp	r3, r5
   35ae8:	ble	35b24 <fputs@plt+0x2498c>
   35aec:	ldrh	r2, [r4, #-4]
   35af0:	cmp	r2, #0
   35af4:	beq	35ad8 <fputs@plt+0x24940>
   35af8:	ldr	r1, [r7]
   35afc:	cmp	r2, r1
   35b00:	bgt	35ab8 <fputs@plt+0x24920>
   35b04:	ldr	r3, [r4, #-20]	; 0xffffffec
   35b08:	str	sl, [sp, #4]
   35b0c:	str	r9, [sp]
   35b10:	sub	r2, r2, #1
   35b14:	mov	r1, r7
   35b18:	mov	r0, r8
   35b1c:	bl	24604 <fputs@plt+0x1346c>
   35b20:	b	35ad8 <fputs@plt+0x24940>
   35b24:	mov	r0, #0
   35b28:	add	sp, sp, #8
   35b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35b30:	mov	r0, #0
   35b34:	b	35b28 <fputs@plt+0x24990>
   35b38:	mov	r0, #0
   35b3c:	b	35b28 <fputs@plt+0x24990>
   35b40:	andeq	r5, r8, ip, asr #5
   35b44:	andeq	r5, r8, ip, ror #5
   35b48:	ldrh	r1, [r1, #28]
   35b4c:	tst	r1, r3
   35b50:	bxeq	lr
   35b54:	push	{r4, lr}
   35b58:	tst	r1, #32
   35b5c:	bne	35b80 <fputs@plt+0x249e8>
   35b60:	and	r1, r1, #4
   35b64:	ldr	ip, [pc, #28]	; 35b88 <fputs@plt+0x249f0>
   35b68:	ldr	r3, [pc, #28]	; 35b8c <fputs@plt+0x249f4>
   35b6c:	cmp	r1, #0
   35b70:	movne	r3, ip
   35b74:	ldr	r1, [pc, #20]	; 35b90 <fputs@plt+0x249f8>
   35b78:	bl	35674 <fputs@plt+0x244dc>
   35b7c:	pop	{r4, pc}
   35b80:	ldr	r3, [pc, #12]	; 35b94 <fputs@plt+0x249fc>
   35b84:	b	35b74 <fputs@plt+0x249dc>
   35b88:	andeq	r5, r8, r4, asr r3
   35b8c:	andeq	r5, r8, r8, lsr r3
   35b90:	andeq	r5, r8, r8, ror #6
   35b94:	andeq	r5, r8, r4, lsr #6
   35b98:	ldr	r3, [r0]
   35b9c:	ldr	r2, [r3, #104]	; 0x68
   35ba0:	cmp	r2, r1
   35ba4:	blt	35bb0 <fputs@plt+0x24a18>
   35ba8:	mov	r0, #0
   35bac:	bx	lr
   35bb0:	push	{r4, lr}
   35bb4:	ldr	r1, [pc, #8]	; 35bc4 <fputs@plt+0x24a2c>
   35bb8:	bl	35674 <fputs@plt+0x244dc>
   35bbc:	mov	r0, #1
   35bc0:	pop	{r4, pc}
   35bc4:	andeq	r5, r8, ip, ror r3
   35bc8:	push	{r4, r5, r6, lr}
   35bcc:	sub	sp, sp, #32
   35bd0:	subs	r5, r1, #0
   35bd4:	moveq	r0, #0
   35bd8:	beq	35c04 <fputs@plt+0x24a6c>
   35bdc:	mov	r4, r0
   35be0:	ldr	r6, [r0]
   35be4:	ldr	r1, [r5, #24]
   35be8:	ldr	r3, [r6, #464]	; 0x1d0
   35bec:	add	r1, r1, r3
   35bf0:	mov	r0, r6
   35bf4:	bl	35b98 <fputs@plt+0x24a00>
   35bf8:	cmp	r0, #0
   35bfc:	movne	r0, #1
   35c00:	beq	35c0c <fputs@plt+0x24a74>
   35c04:	add	sp, sp, #32
   35c08:	pop	{r4, r5, r6, pc}
   35c0c:	ldr	r3, [r6, #464]	; 0x1d0
   35c10:	ldr	r2, [r5, #24]
   35c14:	add	r3, r3, r2
   35c18:	str	r3, [r6, #464]	; 0x1d0
   35c1c:	ldrh	r3, [r4, #28]
   35c20:	ldr	r6, [pc, #180]	; 35cdc <fputs@plt+0x24b44>
   35c24:	and	r6, r6, r3
   35c28:	bic	r3, r3, #4096	; 0x1000
   35c2c:	bic	r3, r3, #2
   35c30:	strh	r3, [r4, #28]
   35c34:	ldr	r3, [r4]
   35c38:	str	r3, [sp, #4]
   35c3c:	ldr	r3, [pc, #156]	; 35ce0 <fputs@plt+0x24b48>
   35c40:	str	r3, [sp, #8]
   35c44:	ldr	r3, [pc, #152]	; 35ce4 <fputs@plt+0x24b4c>
   35c48:	str	r3, [sp, #12]
   35c4c:	mov	r3, #0
   35c50:	str	r3, [sp, #16]
   35c54:	str	r3, [sp, #20]
   35c58:	strb	r3, [sp, #24]
   35c5c:	str	r4, [sp, #28]
   35c60:	mov	r1, r5
   35c64:	add	r0, sp, #4
   35c68:	bl	179c8 <fputs@plt+0x6830>
   35c6c:	ldr	r2, [r4]
   35c70:	ldr	r3, [r2, #464]	; 0x1d0
   35c74:	ldr	r1, [r5, #24]
   35c78:	sub	r3, r3, r1
   35c7c:	str	r3, [r2, #464]	; 0x1d0
   35c80:	ldr	r3, [r4, #24]
   35c84:	cmp	r3, #0
   35c88:	ble	35cc8 <fputs@plt+0x24b30>
   35c8c:	ldr	r3, [r5, #4]
   35c90:	orr	r3, r3, #8
   35c94:	str	r3, [r5, #4]
   35c98:	ldrh	r3, [r4, #28]
   35c9c:	tst	r3, #2
   35ca0:	ldrne	r3, [r5, #4]
   35ca4:	orrne	r3, r3, #2
   35ca8:	strne	r3, [r5, #4]
   35cac:	ldrh	r3, [r4, #28]
   35cb0:	orr	r6, r6, r3
   35cb4:	strh	r6, [r4, #28]
   35cb8:	ldr	r0, [r5, #4]
   35cbc:	lsr	r0, r0, #3
   35cc0:	and	r0, r0, #1
   35cc4:	b	35c04 <fputs@plt+0x24a6c>
   35cc8:	ldr	r3, [sp, #4]
   35ccc:	ldr	r3, [r3, #68]	; 0x44
   35cd0:	cmp	r3, #0
   35cd4:	bgt	35c8c <fputs@plt+0x24af4>
   35cd8:	b	35c98 <fputs@plt+0x24b00>
   35cdc:	andeq	r1, r0, r2
   35ce0:	andeq	ip, r3, ip, ror sl
   35ce4:	andeq	sp, r3, r8, asr r1
   35ce8:	push	{r4, r5, r6, r7, r8, lr}
   35cec:	subs	r6, r1, #0
   35cf0:	beq	35d3c <fputs@plt+0x24ba4>
   35cf4:	ldr	r3, [r6]
   35cf8:	cmp	r3, #0
   35cfc:	ble	35d44 <fputs@plt+0x24bac>
   35d00:	mov	r7, r0
   35d04:	mov	r4, #0
   35d08:	mov	r5, r4
   35d0c:	ldr	r3, [r6, #4]
   35d10:	ldr	r1, [r3, r4]
   35d14:	mov	r0, r7
   35d18:	bl	35bc8 <fputs@plt+0x24a30>
   35d1c:	cmp	r0, #0
   35d20:	bne	35d4c <fputs@plt+0x24bb4>
   35d24:	add	r5, r5, #1
   35d28:	add	r4, r4, #20
   35d2c:	ldr	r3, [r6]
   35d30:	cmp	r3, r5
   35d34:	bgt	35d0c <fputs@plt+0x24b74>
   35d38:	pop	{r4, r5, r6, r7, r8, pc}
   35d3c:	mov	r0, #0
   35d40:	pop	{r4, r5, r6, r7, r8, pc}
   35d44:	mov	r0, #0
   35d48:	pop	{r4, r5, r6, r7, r8, pc}
   35d4c:	mov	r0, #2
   35d50:	pop	{r4, r5, r6, r7, r8, pc}
   35d54:	push	{r4, r5, r6, r7, r8, lr}
   35d58:	sub	sp, sp, #112	; 0x70
   35d5c:	mov	r8, r0
   35d60:	mov	r5, r1
   35d64:	mov	r7, r2
   35d68:	mov	r6, r3
   35d6c:	mov	r2, #32
   35d70:	mov	r1, #0
   35d74:	mov	r0, sp
   35d78:	bl	10f64 <memset@plt>
   35d7c:	add	r4, sp, #32
   35d80:	mov	r2, #80	; 0x50
   35d84:	mov	r1, #0
   35d88:	mov	r0, r4
   35d8c:	bl	10f64 <memset@plt>
   35d90:	mov	r3, #1
   35d94:	str	r3, [sp, #32]
   35d98:	ldr	r3, [r5]
   35d9c:	str	r3, [sp, #48]	; 0x30
   35da0:	str	r5, [sp, #56]	; 0x38
   35da4:	mvn	r3, #0
   35da8:	str	r3, [sp, #84]	; 0x54
   35dac:	str	r8, [sp]
   35db0:	str	r4, [sp, #4]
   35db4:	strh	r7, [sp, #28]
   35db8:	mov	r1, r6
   35dbc:	mov	r0, sp
   35dc0:	bl	35bc8 <fputs@plt+0x24a30>
   35dc4:	cmp	r0, #0
   35dc8:	bne	35de4 <fputs@plt+0x24c4c>
   35dcc:	ldr	r3, [sp, #136]	; 0x88
   35dd0:	cmp	r3, #0
   35dd4:	beq	35de4 <fputs@plt+0x24c4c>
   35dd8:	mov	r1, r3
   35ddc:	mov	r0, sp
   35de0:	bl	35ce8 <fputs@plt+0x24b50>
   35de4:	add	sp, sp, #112	; 0x70
   35de8:	pop	{r4, r5, r6, r7, r8, pc}
   35dec:	cmp	r1, #0
   35df0:	beq	35e1c <fputs@plt+0x24c84>
   35df4:	ldrb	r3, [r1]
   35df8:	cmp	r3, #27
   35dfc:	bne	35e10 <fputs@plt+0x24c78>
   35e00:	mov	r3, #97	; 0x61
   35e04:	strb	r3, [r1]
   35e08:	mov	r0, #0
   35e0c:	bx	lr
   35e10:	push	{r4, lr}
   35e14:	bl	35bc8 <fputs@plt+0x24a30>
   35e18:	pop	{r4, pc}
   35e1c:	mov	r0, #0
   35e20:	bx	lr
   35e24:	ldr	r3, [r0, #68]	; 0x44
   35e28:	cmp	r3, #0
   35e2c:	bxne	lr
   35e30:	push	{r4, r5, r6, lr}
   35e34:	mov	r5, r1
   35e38:	mov	r4, r0
   35e3c:	mov	r0, r1
   35e40:	bl	17c74 <fputs@plt+0x6adc>
   35e44:	ldr	r1, [r5, #24]
   35e48:	mov	r0, r4
   35e4c:	bl	35b98 <fputs@plt+0x24a00>
   35e50:	pop	{r4, r5, r6, pc}
   35e54:	push	{r4, r5, r6, r7, r8, lr}
   35e58:	mov	r5, r0
   35e5c:	mov	r7, r1
   35e60:	ldr	r6, [r0]
   35e64:	mov	r3, #1
   35e68:	mov	r1, #151	; 0x97
   35e6c:	mov	r0, r6
   35e70:	bl	1d0e0 <fputs@plt+0xbf48>
   35e74:	subs	r4, r0, #0
   35e78:	beq	35e94 <fputs@plt+0x24cfc>
   35e7c:	str	r7, [r4, #20]
   35e80:	mov	r1, r4
   35e84:	mov	r0, r5
   35e88:	bl	35e24 <fputs@plt+0x24c8c>
   35e8c:	mov	r0, r4
   35e90:	pop	{r4, r5, r6, r7, r8, pc}
   35e94:	mov	r1, r7
   35e98:	mov	r0, r6
   35e9c:	bl	23c38 <fputs@plt+0x12aa0>
   35ea0:	b	35e8c <fputs@plt+0x24cf4>
   35ea4:	push	{r4, r5, r6, r7, r8, lr}
   35ea8:	mov	r5, r0
   35eac:	mov	r6, r2
   35eb0:	mov	r7, r3
   35eb4:	cmp	r1, #72	; 0x48
   35eb8:	beq	35f04 <fputs@plt+0x24d6c>
   35ebc:	mov	r3, #1
   35ec0:	ldr	r2, [sp, #24]
   35ec4:	uxtb	r1, r1
   35ec8:	ldr	r0, [r5]
   35ecc:	bl	1d0e0 <fputs@plt+0xbf48>
   35ed0:	mov	r4, r0
   35ed4:	mov	r3, r7
   35ed8:	mov	r2, r6
   35edc:	mov	r1, r0
   35ee0:	ldr	r0, [r5]
   35ee4:	bl	23e0c <fputs@plt+0x12c74>
   35ee8:	cmp	r4, #0
   35eec:	beq	35efc <fputs@plt+0x24d64>
   35ef0:	ldr	r1, [r4, #24]
   35ef4:	mov	r0, r5
   35ef8:	bl	35b98 <fputs@plt+0x24a00>
   35efc:	mov	r0, r4
   35f00:	pop	{r4, r5, r6, r7, r8, pc}
   35f04:	ldr	r3, [r0, #68]	; 0x44
   35f08:	cmp	r3, #0
   35f0c:	bne	35ebc <fputs@plt+0x24d24>
   35f10:	mov	r2, r7
   35f14:	mov	r1, r6
   35f18:	ldr	r0, [r0]
   35f1c:	bl	24004 <fputs@plt+0x12e6c>
   35f20:	mov	r4, r0
   35f24:	b	35ee8 <fputs@plt+0x24d50>
   35f28:	push	{r4, r5, r6, r7, r8, lr}
   35f2c:	sub	sp, sp, #8
   35f30:	mov	r6, r0
   35f34:	mov	r7, r1
   35f38:	ldr	r5, [sp, #44]	; 0x2c
   35f3c:	ldr	r4, [r0]
   35f40:	mov	r0, r4
   35f44:	bl	1d294 <fputs@plt+0xc0fc>
   35f48:	mov	r8, r0
   35f4c:	ldr	r3, [sp, #36]	; 0x24
   35f50:	ldr	r2, [sp, #32]
   35f54:	mov	r1, r7
   35f58:	mov	r0, r4
   35f5c:	bl	1d294 <fputs@plt+0xc0fc>
   35f60:	mov	r7, r0
   35f64:	mov	r3, #0
   35f68:	str	r3, [sp]
   35f6c:	mov	r3, r0
   35f70:	mov	r2, r8
   35f74:	mov	r1, #79	; 0x4f
   35f78:	mov	r0, r6
   35f7c:	bl	35ea4 <fputs@plt+0x24d0c>
   35f80:	mov	r2, r0
   35f84:	ldr	r3, [sp, #40]	; 0x28
   35f88:	cmp	r0, #0
   35f8c:	cmpne	r3, #0
   35f90:	ldrne	r3, [r0, #4]
   35f94:	orrne	r3, r3, #1
   35f98:	strne	r3, [r0, #4]
   35f9c:	ldrne	r3, [r7, #28]
   35fa0:	strhne	r3, [r0, #36]	; 0x24
   35fa4:	ldr	r1, [r5]
   35fa8:	mov	r0, r4
   35fac:	bl	24004 <fputs@plt+0x12e6c>
   35fb0:	str	r0, [r5]
   35fb4:	add	sp, sp, #8
   35fb8:	pop	{r4, r5, r6, r7, r8, pc}
   35fbc:	sub	sp, sp, #8
   35fc0:	push	{r4, lr}
   35fc4:	sub	sp, sp, #8
   35fc8:	mov	r4, r0
   35fcc:	mov	r0, r1
   35fd0:	mov	r1, r2
   35fd4:	add	r2, sp, #12
   35fd8:	str	r3, [r2, #8]!
   35fdc:	str	r2, [sp]
   35fe0:	mov	r3, #0
   35fe4:	mov	r2, r3
   35fe8:	bl	35ea4 <fputs@plt+0x24d0c>
   35fec:	str	r0, [r4]
   35ff0:	ldr	r3, [sp, #20]
   35ff4:	str	r3, [r4, #4]
   35ff8:	ldr	r2, [sp, #24]
   35ffc:	add	r3, r3, r2
   36000:	str	r3, [r4, #8]
   36004:	add	sp, sp, #8
   36008:	pop	{r4, lr}
   3600c:	add	sp, sp, #8
   36010:	bx	lr
   36014:	cmp	r1, #0
   36018:	bxeq	lr
   3601c:	push	{r4, lr}
   36020:	sub	sp, sp, #8
   36024:	mov	r4, r2
   36028:	mov	r3, #0
   3602c:	str	r3, [sp]
   36030:	ldr	r2, [r2]
   36034:	mov	r1, #19
   36038:	bl	35ea4 <fputs@plt+0x24d0c>
   3603c:	str	r0, [r4]
   36040:	add	sp, sp, #8
   36044:	pop	{r4, pc}
   36048:	push	{r4, r5, r6, r7, r8, r9, lr}
   3604c:	sub	sp, sp, #52	; 0x34
   36050:	mov	r5, r1
   36054:	ldr	r4, [r0]
   36058:	ldr	r3, [r0, #488]	; 0x1e8
   3605c:	cmp	r3, #0
   36060:	beq	36104 <fputs@plt+0x24f6c>
   36064:	mov	r7, r0
   36068:	ldrsh	r6, [r3, #34]	; 0x22
   3606c:	sub	r6, r6, #-268435455	; 0xf0000001
   36070:	ldr	r8, [r3, #4]
   36074:	add	r9, r8, r6, lsl #4
   36078:	ldrb	r1, [r4, #149]	; 0x95
   3607c:	mov	r2, #0
   36080:	add	r1, r1, #4
   36084:	ldr	r0, [r5]
   36088:	bl	1be24 <fputs@plt+0xac8c>
   3608c:	cmp	r0, #0
   36090:	beq	36118 <fputs@plt+0x24f80>
   36094:	ldr	r1, [r9, #4]
   36098:	mov	r0, r4
   3609c:	bl	23ba4 <fputs@plt+0x12a0c>
   360a0:	mov	r2, #48	; 0x30
   360a4:	mov	r1, #0
   360a8:	mov	r0, sp
   360ac:	bl	10f64 <memset@plt>
   360b0:	mvn	r3, #96	; 0x60
   360b4:	strb	r3, [sp]
   360b8:	ldr	r1, [r5, #4]
   360bc:	ldr	r2, [r5, #8]
   360c0:	sub	r2, r2, r1
   360c4:	asr	r3, r2, #31
   360c8:	mov	r0, r4
   360cc:	bl	1cf6c <fputs@plt+0xbdd4>
   360d0:	str	r0, [sp, #8]
   360d4:	ldr	r3, [r5]
   360d8:	str	r3, [sp, #12]
   360dc:	mov	r3, #4096	; 0x1000
   360e0:	str	r3, [sp, #4]
   360e4:	mov	r2, #1
   360e8:	mov	r1, sp
   360ec:	mov	r0, r4
   360f0:	bl	20f5c <fputs@plt+0xfdc4>
   360f4:	str	r0, [r9, #4]
   360f8:	ldr	r1, [sp, #8]
   360fc:	mov	r0, r4
   36100:	bl	1fc00 <fputs@plt+0xea68>
   36104:	ldr	r1, [r5]
   36108:	mov	r0, r4
   3610c:	bl	23ba4 <fputs@plt+0x12a0c>
   36110:	add	sp, sp, #52	; 0x34
   36114:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36118:	ldr	r2, [r8, r6, lsl #4]
   3611c:	ldr	r1, [pc, #8]	; 3612c <fputs@plt+0x24f94>
   36120:	mov	r0, r7
   36124:	bl	35674 <fputs@plt+0x244dc>
   36128:	b	36104 <fputs@plt+0x24f6c>
   3612c:	andeq	r5, r8, ip, lsr #7
   36130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36134:	sub	sp, sp, #36	; 0x24
   36138:	str	r0, [sp, #20]
   3613c:	str	r1, [sp]
   36140:	mov	r7, r2
   36144:	mov	sl, r3
   36148:	ldr	r2, [r0]
   3614c:	str	r2, [sp, #12]
   36150:	ldr	r8, [r0, #488]	; 0x1e8
   36154:	cmp	r8, #0
   36158:	beq	363ec <fputs@plt+0x25254>
   3615c:	ldrb	r3, [r0, #454]	; 0x1c6
   36160:	cmp	r3, #0
   36164:	movne	r3, #0
   36168:	strne	r3, [sp, #8]
   3616c:	bne	362e4 <fputs@plt+0x2514c>
   36170:	cmp	r1, #0
   36174:	beq	36280 <fputs@plt+0x250e8>
   36178:	cmp	sl, #0
   3617c:	beq	36500 <fputs@plt+0x25368>
   36180:	ldr	r2, [sl]
   36184:	ldr	r3, [sp]
   36188:	ldr	r3, [r3]
   3618c:	cmp	r2, r3
   36190:	bne	362d0 <fputs@plt+0x25138>
   36194:	ldr	r3, [sp]
   36198:	ldr	r3, [r3]
   3619c:	str	r3, [sp, #4]
   361a0:	ldr	r5, [r7, #4]
   361a4:	add	r5, r5, r3, lsl #3
   361a8:	add	r5, r5, #37	; 0x25
   361ac:	ldr	r6, [sl]
   361b0:	cmp	r6, #0
   361b4:	ble	361e0 <fputs@plt+0x25048>
   361b8:	ldr	r4, [sl, #4]
   361bc:	add	r6, r6, r6, lsl #2
   361c0:	add	r6, r4, r6, lsl #2
   361c4:	ldr	r0, [r4, #4]
   361c8:	bl	1b3e0 <fputs@plt+0xa248>
   361cc:	add	r0, r0, #1
   361d0:	add	r5, r5, r0
   361d4:	add	r4, r4, #20
   361d8:	cmp	r6, r4
   361dc:	bne	361c4 <fputs@plt+0x2502c>
   361e0:	mov	r2, r5
   361e4:	asr	r3, r5, #31
   361e8:	ldr	r0, [sp, #12]
   361ec:	bl	1c1a4 <fputs@plt+0xb00c>
   361f0:	subs	r3, r0, #0
   361f4:	mov	r4, r3
   361f8:	str	r3, [sp, #8]
   361fc:	beq	362e4 <fputs@plt+0x2514c>
   36200:	str	r8, [r3]
   36204:	ldr	r3, [r8, #16]
   36208:	str	r3, [r4, #4]
   3620c:	ldr	r6, [sp, #4]
   36210:	add	r5, r4, r6, lsl #3
   36214:	add	r2, r5, #36	; 0x24
   36218:	mov	r5, r2
   3621c:	str	r2, [sp, #24]
   36220:	str	r2, [r4, #8]
   36224:	ldr	r2, [r7, #4]
   36228:	ldr	r1, [r7]
   3622c:	mov	r0, r5
   36230:	bl	11000 <memcpy@plt>
   36234:	ldr	r3, [r7, #4]
   36238:	mov	r2, #0
   3623c:	strb	r2, [r5, r3]
   36240:	mov	r0, r5
   36244:	bl	13e24 <fputs@plt+0x2c8c>
   36248:	ldr	r3, [r7, #4]
   3624c:	str	r3, [sp, #28]
   36250:	mov	r3, r4
   36254:	str	r6, [r3, #20]
   36258:	ldr	r1, [sp]
   3625c:	cmp	r1, #0
   36260:	beq	36314 <fputs@plt+0x2517c>
   36264:	cmp	r6, #0
   36268:	ble	364a0 <fputs@plt+0x25308>
   3626c:	mov	r6, r4
   36270:	mov	fp, #0
   36274:	mov	r9, fp
   36278:	str	sl, [sp, #16]
   3627c:	b	36364 <fputs@plt+0x251cc>
   36280:	ldrsh	r3, [r8, #34]	; 0x22
   36284:	subs	r2, r3, #1
   36288:	bmi	363f8 <fputs@plt+0x25260>
   3628c:	cmp	sl, #0
   36290:	beq	36404 <fputs@plt+0x2526c>
   36294:	ldr	r3, [sl]
   36298:	str	r3, [sp, #4]
   3629c:	cmp	r3, #1
   362a0:	ldreq	r5, [r7, #4]
   362a4:	addeq	r5, r5, #45	; 0x2d
   362a8:	ldreq	r6, [sl]
   362ac:	beq	361b8 <fputs@plt+0x25020>
   362b0:	ldr	r1, [r8, #4]
   362b4:	mov	r3, r7
   362b8:	ldr	r2, [r1, r2, lsl #4]
   362bc:	ldr	r1, [pc, #600]	; 3651c <fputs@plt+0x25384>
   362c0:	bl	35674 <fputs@plt+0x244dc>
   362c4:	mov	r3, #0
   362c8:	str	r3, [sp, #8]
   362cc:	b	362e4 <fputs@plt+0x2514c>
   362d0:	ldr	r1, [pc, #584]	; 36520 <fputs@plt+0x25388>
   362d4:	ldr	r0, [sp, #20]
   362d8:	bl	35674 <fputs@plt+0x244dc>
   362dc:	mov	r3, #0
   362e0:	str	r3, [sp, #8]
   362e4:	ldr	r1, [sp, #8]
   362e8:	ldr	r4, [sp, #12]
   362ec:	mov	r0, r4
   362f0:	bl	1fc00 <fputs@plt+0xea68>
   362f4:	ldr	r1, [sp]
   362f8:	mov	r0, r4
   362fc:	bl	23c38 <fputs@plt+0x12aa0>
   36300:	mov	r1, sl
   36304:	mov	r0, r4
   36308:	bl	23c38 <fputs@plt+0x12aa0>
   3630c:	add	sp, sp, #36	; 0x24
   36310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36314:	ldrsh	r3, [r8, #34]	; 0x22
   36318:	sub	r3, r3, #1
   3631c:	ldr	r2, [sp, #8]
   36320:	str	r3, [r2, #36]	; 0x24
   36324:	cmp	sl, #0
   36328:	beq	364a0 <fputs@plt+0x25308>
   3632c:	ldr	r3, [sp, #4]
   36330:	cmp	r3, #0
   36334:	bgt	36424 <fputs@plt+0x2528c>
   36338:	b	364a0 <fputs@plt+0x25308>
   3633c:	str	r4, [r6, #36]	; 0x24
   36340:	ldrsh	r3, [r8, #34]	; 0x22
   36344:	cmp	r3, r4
   36348:	ble	363d0 <fputs@plt+0x25238>
   3634c:	add	r9, r9, #1
   36350:	add	r6, r6, #8
   36354:	add	fp, fp, #20
   36358:	ldr	r3, [sp, #4]
   3635c:	cmp	r9, r3
   36360:	beq	36418 <fputs@plt+0x25280>
   36364:	ldrsh	r5, [r8, #34]	; 0x22
   36368:	cmp	r5, #0
   3636c:	ble	363d8 <fputs@plt+0x25240>
   36370:	ldr	sl, [r8, #4]
   36374:	ldr	r3, [sp]
   36378:	ldr	r3, [r3, #4]
   3637c:	add	r3, r3, fp
   36380:	ldr	r7, [r3, #4]
   36384:	mov	r4, #0
   36388:	mov	r1, r7
   3638c:	ldr	r0, [sl, r4, lsl #4]
   36390:	bl	13ec8 <fputs@plt+0x2d30>
   36394:	cmp	r0, #0
   36398:	beq	3633c <fputs@plt+0x251a4>
   3639c:	add	r4, r4, #1
   363a0:	cmp	r4, r5
   363a4:	bne	36388 <fputs@plt+0x251f0>
   363a8:	ldr	sl, [sp, #16]
   363ac:	ldr	r3, [sp]
   363b0:	ldr	r3, [r3, #4]
   363b4:	add	r9, r9, r9, lsl #2
   363b8:	add	r9, r3, r9, lsl #2
   363bc:	ldr	r2, [r9, #4]
   363c0:	ldr	r1, [pc, #348]	; 36524 <fputs@plt+0x2538c>
   363c4:	ldr	r0, [sp, #20]
   363c8:	bl	35674 <fputs@plt+0x244dc>
   363cc:	b	362e4 <fputs@plt+0x2514c>
   363d0:	ldr	sl, [sp, #16]
   363d4:	b	363ac <fputs@plt+0x25214>
   363d8:	ldr	sl, [sp, #16]
   363dc:	b	363ac <fputs@plt+0x25214>
   363e0:	ldr	r0, [sp, #12]
   363e4:	bl	13af4 <fputs@plt+0x295c>
   363e8:	b	362e4 <fputs@plt+0x2514c>
   363ec:	mov	r3, #0
   363f0:	str	r3, [sp, #8]
   363f4:	b	362e4 <fputs@plt+0x2514c>
   363f8:	mov	r3, #0
   363fc:	str	r3, [sp, #8]
   36400:	b	362e4 <fputs@plt+0x2514c>
   36404:	ldr	r5, [r7, #4]
   36408:	add	r5, r5, #45	; 0x2d
   3640c:	mov	r3, #1
   36410:	str	r3, [sp, #4]
   36414:	b	361e0 <fputs@plt+0x25048>
   36418:	ldr	sl, [sp, #16]
   3641c:	cmp	sl, #0
   36420:	beq	364a0 <fputs@plt+0x25308>
   36424:	ldr	r3, [sp, #28]
   36428:	add	r5, r3, #1
   3642c:	ldr	r3, [sp, #24]
   36430:	add	r5, r3, r5
   36434:	ldr	r9, [sp, #8]
   36438:	mov	r6, #0
   3643c:	mov	r7, r6
   36440:	mov	fp, r6
   36444:	str	r8, [sp, #16]
   36448:	ldr	r8, [sp, #4]
   3644c:	ldr	r3, [sl, #4]
   36450:	add	r3, r3, r6
   36454:	ldr	r0, [r3, #4]
   36458:	bl	1b3e0 <fputs@plt+0xa248>
   3645c:	mov	r4, r0
   36460:	str	r5, [r9, #40]	; 0x28
   36464:	ldr	r3, [sl, #4]
   36468:	add	r3, r3, r6
   3646c:	mov	r2, r0
   36470:	ldr	r1, [r3, #4]
   36474:	mov	r0, r5
   36478:	bl	11000 <memcpy@plt>
   3647c:	strb	fp, [r5, r4]
   36480:	add	r4, r4, #1
   36484:	add	r5, r5, r4
   36488:	add	r7, r7, #1
   3648c:	add	r6, r6, #20
   36490:	add	r9, r9, #8
   36494:	cmp	r7, r8
   36498:	blt	3644c <fputs@plt+0x252b4>
   3649c:	ldr	r8, [sp, #16]
   364a0:	mov	r3, #0
   364a4:	ldr	r4, [sp, #8]
   364a8:	mov	r2, r4
   364ac:	strb	r3, [r4, #24]
   364b0:	ldrb	r3, [sp, #72]	; 0x48
   364b4:	strb	r3, [r4, #25]
   364b8:	ldr	r3, [sp, #72]	; 0x48
   364bc:	asr	r3, r3, #8
   364c0:	strb	r3, [r4, #26]
   364c4:	ldr	r0, [r8, #64]	; 0x40
   364c8:	ldr	r1, [r4, #8]
   364cc:	add	r0, r0, #56	; 0x38
   364d0:	bl	23680 <fputs@plt+0x124e8>
   364d4:	cmp	r4, r0
   364d8:	beq	363e0 <fputs@plt+0x25248>
   364dc:	cmp	r0, #0
   364e0:	ldrne	r3, [sp, #8]
   364e4:	strne	r0, [r3, #12]
   364e8:	strne	r3, [r0, #16]
   364ec:	ldr	r3, [sp, #8]
   364f0:	str	r3, [r8, #16]
   364f4:	mov	r3, #0
   364f8:	str	r3, [sp, #8]
   364fc:	b	362e4 <fputs@plt+0x2514c>
   36500:	ldr	r3, [sp]
   36504:	ldr	r3, [r3]
   36508:	str	r3, [sp, #4]
   3650c:	ldr	r5, [r7, #4]
   36510:	add	r5, r5, r3, lsl #3
   36514:	add	r5, r5, #37	; 0x25
   36518:	b	361e0 <fputs@plt+0x25048>
   3651c:	ldrdeq	r5, [r8], -ip
   36520:	andeq	r5, r8, ip, lsl r4
   36524:	andeq	r5, r8, ip, ror r4
   36528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3652c:	sub	sp, sp, #12
   36530:	subs	r9, r1, #0
   36534:	beq	36604 <fputs@plt+0x2546c>
   36538:	ldr	fp, [r0, #12]
   3653c:	ldr	r3, [r9]
   36540:	cmp	r3, #0
   36544:	ble	3660c <fputs@plt+0x25474>
   36548:	mov	r5, r0
   3654c:	add	r4, r9, #80	; 0x50
   36550:	mov	r6, #0
   36554:	mov	sl, r6
   36558:	b	365b4 <fputs@plt+0x2541c>
   3655c:	ldr	r3, [r5]
   36560:	mov	r1, r7
   36564:	ldr	r0, [r3]
   36568:	bl	1fc00 <fputs@plt+0xea68>
   3656c:	str	sl, [r8, #-68]	; 0xffffffbc
   36570:	ldr	r3, [r5, #4]
   36574:	str	r3, [r8, #-72]	; 0xffffffb8
   36578:	ldr	r1, [r4, #-52]	; 0xffffffcc
   3657c:	mov	r0, r5
   36580:	bl	3662c <fputs@plt+0x25494>
   36584:	cmp	r0, #0
   36588:	bne	36614 <fputs@plt+0x2547c>
   3658c:	ldr	r1, [r4, #-24]	; 0xffffffe8
   36590:	mov	r0, r5
   36594:	bl	36734 <fputs@plt+0x2559c>
   36598:	cmp	r0, #0
   3659c:	bne	36620 <fputs@plt+0x25488>
   365a0:	add	r6, r6, #1
   365a4:	add	r4, r4, #72	; 0x48
   365a8:	ldr	r3, [r9]
   365ac:	cmp	r3, r6
   365b0:	ble	36618 <fputs@plt+0x25480>
   365b4:	ldr	r3, [r5, #8]
   365b8:	cmp	r3, #0
   365bc:	bne	36578 <fputs@plt+0x253e0>
   365c0:	mov	r8, r4
   365c4:	ldr	r7, [r4, #-68]	; 0xffffffbc
   365c8:	cmp	r7, #0
   365cc:	beq	3655c <fputs@plt+0x253c4>
   365d0:	mov	r1, fp
   365d4:	mov	r0, r7
   365d8:	bl	13ec8 <fputs@plt+0x2d30>
   365dc:	cmp	r0, #0
   365e0:	beq	3655c <fputs@plt+0x253c4>
   365e4:	ldr	r3, [r5, #20]
   365e8:	ldr	r2, [r5, #16]
   365ec:	ldr	r0, [r5]
   365f0:	str	r7, [sp]
   365f4:	ldr	r1, [pc, #44]	; 36628 <fputs@plt+0x25490>
   365f8:	bl	35674 <fputs@plt+0x244dc>
   365fc:	mov	r0, #1
   36600:	b	36618 <fputs@plt+0x25480>
   36604:	mov	r0, #0
   36608:	b	36618 <fputs@plt+0x25480>
   3660c:	mov	r0, #0
   36610:	b	36618 <fputs@plt+0x25480>
   36614:	mov	r0, #1
   36618:	add	sp, sp, #12
   3661c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36620:	mov	r0, #1
   36624:	b	36618 <fputs@plt+0x25480>
   36628:	andeq	r5, r8, ip, lsr #9
   3662c:	push	{r4, r5, r6, lr}
   36630:	mov	r5, r0
   36634:	subs	r4, r1, #0
   36638:	beq	366ec <fputs@plt+0x25554>
   3663c:	ldr	r1, [r4]
   36640:	mov	r0, r5
   36644:	bl	36810 <fputs@plt+0x25678>
   36648:	cmp	r0, #0
   3664c:	bne	366f4 <fputs@plt+0x2555c>
   36650:	ldr	r1, [r4, #28]
   36654:	mov	r0, r5
   36658:	bl	36528 <fputs@plt+0x25390>
   3665c:	cmp	r0, #0
   36660:	bne	366fc <fputs@plt+0x25564>
   36664:	ldr	r1, [r4, #32]
   36668:	mov	r0, r5
   3666c:	bl	36734 <fputs@plt+0x2559c>
   36670:	cmp	r0, #0
   36674:	bne	36704 <fputs@plt+0x2556c>
   36678:	ldr	r1, [r4, #36]	; 0x24
   3667c:	mov	r0, r5
   36680:	bl	36810 <fputs@plt+0x25678>
   36684:	cmp	r0, #0
   36688:	bne	3670c <fputs@plt+0x25574>
   3668c:	ldr	r1, [r4, #40]	; 0x28
   36690:	mov	r0, r5
   36694:	bl	36734 <fputs@plt+0x2559c>
   36698:	cmp	r0, #0
   3669c:	bne	36714 <fputs@plt+0x2557c>
   366a0:	ldr	r1, [r4, #44]	; 0x2c
   366a4:	mov	r0, r5
   366a8:	bl	36810 <fputs@plt+0x25678>
   366ac:	cmp	r0, #0
   366b0:	bne	3671c <fputs@plt+0x25584>
   366b4:	ldr	r1, [r4, #56]	; 0x38
   366b8:	mov	r0, r5
   366bc:	bl	36734 <fputs@plt+0x2559c>
   366c0:	cmp	r0, #0
   366c4:	bne	36724 <fputs@plt+0x2558c>
   366c8:	ldr	r1, [r4, #60]	; 0x3c
   366cc:	mov	r0, r5
   366d0:	bl	36734 <fputs@plt+0x2559c>
   366d4:	cmp	r0, #0
   366d8:	bne	3672c <fputs@plt+0x25594>
   366dc:	ldr	r4, [r4, #48]	; 0x30
   366e0:	cmp	r4, #0
   366e4:	bne	3663c <fputs@plt+0x254a4>
   366e8:	pop	{r4, r5, r6, pc}
   366ec:	mov	r0, #0
   366f0:	pop	{r4, r5, r6, pc}
   366f4:	mov	r0, #1
   366f8:	pop	{r4, r5, r6, pc}
   366fc:	mov	r0, #1
   36700:	pop	{r4, r5, r6, pc}
   36704:	mov	r0, #1
   36708:	pop	{r4, r5, r6, pc}
   3670c:	mov	r0, #1
   36710:	pop	{r4, r5, r6, pc}
   36714:	mov	r0, #1
   36718:	pop	{r4, r5, r6, pc}
   3671c:	mov	r0, #1
   36720:	pop	{r4, r5, r6, pc}
   36724:	mov	r0, #1
   36728:	pop	{r4, r5, r6, pc}
   3672c:	mov	r0, #1
   36730:	pop	{r4, r5, r6, pc}
   36734:	push	{r4, r5, r6, lr}
   36738:	subs	r4, r1, #0
   3673c:	beq	367ec <fputs@plt+0x25654>
   36740:	mov	r5, r0
   36744:	mov	r6, #101	; 0x65
   36748:	b	367ac <fputs@plt+0x25614>
   3674c:	ldr	r0, [r5]
   36750:	ldr	r3, [r0]
   36754:	ldrb	r3, [r3, #149]	; 0x95
   36758:	cmp	r3, #0
   3675c:	strbne	r6, [r4]
   36760:	bne	367b8 <fputs@plt+0x25620>
   36764:	ldr	r2, [r5, #16]
   36768:	ldr	r1, [pc, #156]	; 3680c <fputs@plt+0x25674>
   3676c:	bl	35674 <fputs@plt+0x244dc>
   36770:	mov	r0, #1
   36774:	pop	{r4, r5, r6, pc}
   36778:	ldr	r1, [r4, #20]
   3677c:	mov	r0, r5
   36780:	bl	36810 <fputs@plt+0x25678>
   36784:	cmp	r0, #0
   36788:	bne	367fc <fputs@plt+0x25664>
   3678c:	ldr	r1, [r4, #16]
   36790:	mov	r0, r5
   36794:	bl	36734 <fputs@plt+0x2559c>
   36798:	cmp	r0, #0
   3679c:	bne	36804 <fputs@plt+0x2566c>
   367a0:	ldr	r4, [r4, #12]
   367a4:	cmp	r4, #0
   367a8:	beq	367e8 <fputs@plt+0x25650>
   367ac:	ldrb	r3, [r4]
   367b0:	cmp	r3, #135	; 0x87
   367b4:	beq	3674c <fputs@plt+0x255b4>
   367b8:	ldr	r3, [r4, #4]
   367bc:	tst	r3, #16384	; 0x4000
   367c0:	bne	367f4 <fputs@plt+0x2565c>
   367c4:	tst	r3, #2048	; 0x800
   367c8:	beq	36778 <fputs@plt+0x255e0>
   367cc:	ldr	r1, [r4, #20]
   367d0:	mov	r0, r5
   367d4:	bl	3662c <fputs@plt+0x25494>
   367d8:	cmp	r0, #0
   367dc:	beq	3678c <fputs@plt+0x255f4>
   367e0:	mov	r0, #1
   367e4:	pop	{r4, r5, r6, pc}
   367e8:	pop	{r4, r5, r6, pc}
   367ec:	mov	r0, #0
   367f0:	pop	{r4, r5, r6, pc}
   367f4:	mov	r0, #0
   367f8:	pop	{r4, r5, r6, pc}
   367fc:	mov	r0, #1
   36800:	pop	{r4, r5, r6, pc}
   36804:	mov	r0, #1
   36808:	pop	{r4, r5, r6, pc}
   3680c:	ldrdeq	r5, [r8], -ip
   36810:	push	{r4, r5, r6, r7, r8, lr}
   36814:	subs	r6, r1, #0
   36818:	beq	36864 <fputs@plt+0x256cc>
   3681c:	ldr	r4, [r6, #4]
   36820:	ldr	r3, [r6]
   36824:	cmp	r3, #0
   36828:	ble	3686c <fputs@plt+0x256d4>
   3682c:	mov	r7, r0
   36830:	add	r4, r4, #20
   36834:	mov	r5, #0
   36838:	ldr	r1, [r4, #-20]	; 0xffffffec
   3683c:	mov	r0, r7
   36840:	bl	36734 <fputs@plt+0x2559c>
   36844:	cmp	r0, #0
   36848:	bne	36874 <fputs@plt+0x256dc>
   3684c:	add	r5, r5, #1
   36850:	add	r4, r4, #20
   36854:	ldr	r3, [r6]
   36858:	cmp	r3, r5
   3685c:	bgt	36838 <fputs@plt+0x256a0>
   36860:	pop	{r4, r5, r6, r7, r8, pc}
   36864:	mov	r0, #0
   36868:	pop	{r4, r5, r6, r7, r8, pc}
   3686c:	mov	r0, #0
   36870:	pop	{r4, r5, r6, r7, r8, pc}
   36874:	mov	r0, #1
   36878:	pop	{r4, r5, r6, r7, r8, pc}
   3687c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36880:	sub	sp, sp, #28
   36884:	str	r0, [sp, #20]
   36888:	ldrh	sl, [sp, #72]	; 0x48
   3688c:	ldr	fp, [sp, #76]	; 0x4c
   36890:	ldr	r8, [r0, #4]
   36894:	ldr	r5, [fp, #16]
   36898:	ldr	r7, [r0, #12]
   3689c:	ldr	r1, [r0]
   368a0:	ldr	r0, [r1]
   368a4:	str	r0, [sp, #8]
   368a8:	ldr	r1, [r1, #4]
   368ac:	str	r1, [sp, #12]
   368b0:	ldrb	r1, [r7, #16]
   368b4:	str	r1, [sp, #16]
   368b8:	ldr	r4, [fp]
   368bc:	mov	r1, #0
   368c0:	ldr	r0, [sp, #80]	; 0x50
   368c4:	str	r1, [r0]
   368c8:	strd	r2, [r7]
   368cc:	ldr	lr, [fp, #4]
   368d0:	cmp	r4, r1
   368d4:	ble	36944 <fputs@plt+0x257ac>
   368d8:	mov	r6, r1
   368dc:	mov	r9, r1
   368e0:	mov	r2, sl
   368e4:	mov	ip, fp
   368e8:	b	368fc <fputs@plt+0x25764>
   368ec:	add	r6, r6, #1
   368f0:	add	lr, lr, #12
   368f4:	cmp	r4, r6
   368f8:	beq	36940 <fputs@plt+0x257a8>
   368fc:	ldr	r3, [lr, #8]
   36900:	add	r3, r3, r3, lsl #1
   36904:	ldr	r1, [r8, #20]
   36908:	add	r3, r1, r3, lsl #4
   3690c:	strb	r9, [lr, #5]
   36910:	ldrd	r0, [r3, #32]
   36914:	ldrd	sl, [sp, #64]	; 0x40
   36918:	and	sl, sl, r0
   3691c:	and	fp, fp, r1
   36920:	cmp	r1, fp
   36924:	cmpeq	r0, sl
   36928:	bne	368ec <fputs@plt+0x25754>
   3692c:	ldrh	r3, [r3, #18]
   36930:	tst	r2, r3
   36934:	moveq	r3, #1
   36938:	strbeq	r3, [lr, #5]
   3693c:	b	368ec <fputs@plt+0x25754>
   36940:	mov	fp, ip
   36944:	lsl	r2, r4, #3
   36948:	mov	r1, #0
   3694c:	mov	r0, r5
   36950:	bl	10f64 <memset@plt>
   36954:	mov	r3, #0
   36958:	str	r3, [fp, #24]
   3695c:	str	r3, [fp, #20]
   36960:	str	r3, [fp, #32]
   36964:	ldr	r0, [pc, #836]	; 36cb0 <fputs@plt+0x25b18>
   36968:	ldr	r1, [pc, #836]	; 36cb4 <fputs@plt+0x25b1c>
   3696c:	strd	r0, [fp, #40]	; 0x28
   36970:	mov	r0, #25
   36974:	mov	r1, #0
   36978:	strd	r0, [fp, #48]	; 0x30
   3697c:	str	r3, [fp, #56]	; 0x38
   36980:	ldr	r3, [sp, #16]
   36984:	add	r1, r3, r3, lsl #3
   36988:	ldr	r3, [sp, #12]
   3698c:	add	r1, r3, r1, lsl #3
   36990:	ldrd	r2, [r1, #64]	; 0x40
   36994:	strd	r2, [fp, #64]	; 0x40
   36998:	ldr	r1, [r1, #24]
   3699c:	ldr	r3, [sp, #8]
   369a0:	ldr	r0, [r3]
   369a4:	bl	19990 <fputs@plt+0x87f8>
   369a8:	ldr	r6, [r0, #8]
   369ac:	ldr	r3, [r6]
   369b0:	ldr	r3, [r3, #12]
   369b4:	mov	r1, fp
   369b8:	mov	r0, r6
   369bc:	blx	r3
   369c0:	cmp	r0, #0
   369c4:	beq	369e8 <fputs@plt+0x25850>
   369c8:	cmp	r0, #7
   369cc:	beq	36a58 <fputs@plt+0x258c0>
   369d0:	ldr	r2, [r6, #8]
   369d4:	cmp	r2, #0
   369d8:	beq	36a68 <fputs@plt+0x258d0>
   369dc:	ldr	r1, [pc, #724]	; 36cb8 <fputs@plt+0x25b20>
   369e0:	ldr	r0, [sp, #8]
   369e4:	bl	35674 <fputs@plt+0x244dc>
   369e8:	ldr	r0, [r6, #8]
   369ec:	bl	1fb70 <fputs@plt+0xe9d8>
   369f0:	mov	r3, #0
   369f4:	str	r3, [r6, #8]
   369f8:	ldr	r3, [sp, #8]
   369fc:	ldr	r6, [r3, #68]	; 0x44
   36a00:	cmp	r6, #0
   36a04:	bne	36aa8 <fputs@plt+0x25910>
   36a08:	cmp	r4, #0
   36a0c:	ble	36c90 <fputs@plt+0x25af8>
   36a10:	mov	ip, r6
   36a14:	mov	r2, #0
   36a18:	ldr	r3, [r7, #48]	; 0x30
   36a1c:	str	r2, [r3, ip, lsl #2]
   36a20:	add	ip, ip, #1
   36a24:	cmp	r4, ip
   36a28:	bne	36a18 <fputs@plt+0x25880>
   36a2c:	mov	r3, #0
   36a30:	strh	r3, [r7, #30]
   36a34:	ldr	lr, [fp, #4]
   36a38:	mvn	r3, #0
   36a3c:	mov	r4, #1
   36a40:	mov	r1, r3
   36a44:	str	r5, [sp]
   36a48:	mov	r0, ip
   36a4c:	str	fp, [sp, #76]	; 0x4c
   36a50:	str	r5, [sp, #4]
   36a54:	b	36ad0 <fputs@plt+0x25938>
   36a58:	ldr	r3, [sp, #8]
   36a5c:	ldr	r0, [r3]
   36a60:	bl	13af4 <fputs@plt+0x295c>
   36a64:	b	369e8 <fputs@plt+0x25850>
   36a68:	bl	1b288 <fputs@plt+0xa0f0>
   36a6c:	mov	r2, r0
   36a70:	ldr	r1, [pc, #576]	; 36cb8 <fputs@plt+0x25b20>
   36a74:	ldr	r0, [sp, #8]
   36a78:	bl	35674 <fputs@plt+0x244dc>
   36a7c:	b	369e8 <fputs@plt+0x25850>
   36a80:	ldr	r3, [sp, #16]
   36a84:	add	r3, r3, r3, lsl #3
   36a88:	ldr	r2, [sp, #12]
   36a8c:	add	r3, r2, r3, lsl #3
   36a90:	ldr	r3, [r3, #24]
   36a94:	ldr	r2, [r3]
   36a98:	ldr	r1, [pc, #540]	; 36cbc <fputs@plt+0x25b24>
   36a9c:	ldr	r0, [sp, #8]
   36aa0:	bl	35674 <fputs@plt+0x244dc>
   36aa4:	mov	r6, #1
   36aa8:	mov	r0, r6
   36aac:	add	sp, sp, #28
   36ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36ab4:	add	r6, r6, #1
   36ab8:	add	lr, lr, #12
   36abc:	ldr	r3, [sp]
   36ac0:	add	r3, r3, #8
   36ac4:	str	r3, [sp]
   36ac8:	cmp	r0, r6
   36acc:	beq	36b9c <fputs@plt+0x25a04>
   36ad0:	ldr	r3, [sp, #4]
   36ad4:	ldr	ip, [r3, r6, lsl #3]
   36ad8:	subs	ip, ip, #1
   36adc:	bmi	36ab4 <fputs@plt+0x2591c>
   36ae0:	ldr	r5, [lr, #8]
   36ae4:	cmp	r0, ip
   36ae8:	movgt	r3, #0
   36aec:	movle	r3, #1
   36af0:	orrs	r3, r3, r5, lsr #31
   36af4:	bne	36a80 <fputs@plt+0x258e8>
   36af8:	ldr	r3, [r8, #12]
   36afc:	cmp	r5, r3
   36b00:	bge	36a80 <fputs@plt+0x258e8>
   36b04:	ldr	r9, [r7, #48]	; 0x30
   36b08:	ldr	r3, [r9, ip, lsl #2]
   36b0c:	cmp	r3, #0
   36b10:	bne	36a80 <fputs@plt+0x258e8>
   36b14:	ldrb	r3, [lr, #5]
   36b18:	cmp	r3, #0
   36b1c:	beq	36a80 <fputs@plt+0x258e8>
   36b20:	add	r5, r5, r5, lsl #1
   36b24:	ldr	r3, [r8, #20]
   36b28:	add	r5, r3, r5, lsl #4
   36b2c:	ldrd	r2, [r5, #32]
   36b30:	ldrd	sl, [r7]
   36b34:	orr	r2, r2, sl
   36b38:	orr	r3, r3, fp
   36b3c:	strd	r2, [r7]
   36b40:	str	r5, [r9, ip, lsl #2]
   36b44:	cmp	r1, ip
   36b48:	movlt	r1, ip
   36b4c:	cmp	ip, #15
   36b50:	bgt	36b6c <fputs@plt+0x259d4>
   36b54:	ldr	r3, [sp]
   36b58:	ldrb	r3, [r3, #4]
   36b5c:	cmp	r3, #0
   36b60:	ldrhne	r3, [r7, #30]
   36b64:	orrne	ip, r3, r4, lsl ip
   36b68:	strhne	ip, [r7, #30]
   36b6c:	ldrh	r3, [r5, #18]
   36b70:	tst	r3, #1
   36b74:	beq	36ab4 <fputs@plt+0x2591c>
   36b78:	mov	r3, #0
   36b7c:	ldr	r2, [sp, #76]	; 0x4c
   36b80:	str	r3, [r2, #32]
   36b84:	ldr	r3, [r2, #56]	; 0x38
   36b88:	bic	r3, r3, #1
   36b8c:	str	r3, [r2, #56]	; 0x38
   36b90:	ldr	r3, [sp, #80]	; 0x50
   36b94:	str	r4, [r3]
   36b98:	b	36ab4 <fputs@plt+0x2591c>
   36b9c:	mov	r3, r1
   36ba0:	ldr	fp, [sp, #76]	; 0x4c
   36ba4:	add	r3, r3, #1
   36ba8:	strh	r3, [r7, #40]	; 0x28
   36bac:	ldr	r3, [fp, #20]
   36bb0:	str	r3, [r7, #24]
   36bb4:	ldr	r3, [fp, #28]
   36bb8:	strb	r3, [r7, #28]
   36bbc:	mov	r3, #0
   36bc0:	str	r3, [fp, #28]
   36bc4:	ldr	r3, [fp, #24]
   36bc8:	str	r3, [r7, #32]
   36bcc:	ldr	r3, [fp, #32]
   36bd0:	cmp	r3, #0
   36bd4:	ldrne	r3, [fp, #8]
   36bd8:	strb	r3, [r7, #29]
   36bdc:	mov	r3, #0
   36be0:	strh	r3, [r7, #18]
   36be4:	vldr	d7, [fp, #40]	; 0x28
   36be8:	vldr	d6, [pc, #176]	; 36ca0 <fputs@plt+0x25b08>
   36bec:	vcmpe.f64	d7, d6
   36bf0:	vmrs	APSR_nzcv, fpscr
   36bf4:	movls	r0, #0
   36bf8:	bls	36c28 <fputs@plt+0x25a90>
   36bfc:	vldr	d6, [pc, #164]	; 36ca8 <fputs@plt+0x25b10>
   36c00:	vcmpe.f64	d7, d6
   36c04:	vmrs	APSR_nzcv, fpscr
   36c08:	bls	36c80 <fputs@plt+0x25ae8>
   36c0c:	vmov	r3, s15
   36c10:	lsr	r3, r3, #20
   36c14:	sub	r3, r3, #1020	; 0x3fc
   36c18:	sub	r3, r3, #2
   36c1c:	add	r3, r3, r3, lsl #2
   36c20:	lsl	r0, r3, #1
   36c24:	sxth	r0, r0
   36c28:	strh	r0, [r7, #20]
   36c2c:	ldrd	r0, [fp, #48]	; 0x30
   36c30:	bl	15278 <fputs@plt+0x40e0>
   36c34:	strh	r0, [r7, #22]
   36c38:	ldr	r3, [fp, #56]	; 0x38
   36c3c:	tst	r3, #1
   36c40:	ldr	r3, [r7, #36]	; 0x24
   36c44:	orrne	r3, r3, #4096	; 0x1000
   36c48:	biceq	r3, r3, #4096	; 0x1000
   36c4c:	str	r3, [r7, #36]	; 0x24
   36c50:	mov	r1, r7
   36c54:	ldr	r0, [sp, #20]
   36c58:	bl	22bf8 <fputs@plt+0x11a60>
   36c5c:	mov	r6, r0
   36c60:	ldrb	r3, [r7, #28]
   36c64:	cmp	r3, #0
   36c68:	beq	36aa8 <fputs@plt+0x25910>
   36c6c:	ldr	r0, [r7, #32]
   36c70:	bl	1fb70 <fputs@plt+0xe9d8>
   36c74:	mov	r3, #0
   36c78:	strb	r3, [r7, #28]
   36c7c:	b	36aa8 <fputs@plt+0x25910>
   36c80:	vmov	r0, r1, d7
   36c84:	bl	7e450 <fputs@plt+0x6d2b8>
   36c88:	bl	15278 <fputs@plt+0x40e0>
   36c8c:	b	36c28 <fputs@plt+0x25a90>
   36c90:	mov	r3, #0
   36c94:	strh	r3, [r7, #30]
   36c98:	mvn	r3, #0
   36c9c:	b	36ba4 <fputs@plt+0x25a0c>
   36ca0:	andeq	r0, r0, r0
   36ca4:	svccc	0x00f00000	; IMB
   36ca8:	andeq	r0, r0, r0
   36cac:	bicsmi	ip, sp, r5, ror #26
   36cb0:	addge	r9, r7, #46, 30	; 0xb8
   36cb4:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   36cb8:	andeq	r4, r8, ip, asr pc
   36cbc:	strdeq	r5, [r8], -r4
   36cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36cc4:	sub	sp, sp, #100	; 0x64
   36cc8:	str	r0, [sp, #48]	; 0x30
   36ccc:	strd	r2, [sp, #40]	; 0x28
   36cd0:	ldr	r3, [r0]
   36cd4:	ldr	r1, [r3]
   36cd8:	str	r1, [sp, #24]
   36cdc:	ldr	r6, [r0, #4]
   36ce0:	ldr	r1, [r0, #12]
   36ce4:	str	r1, [sp, #32]
   36ce8:	ldr	fp, [r3, #4]
   36cec:	ldrb	r8, [r1, #16]
   36cf0:	ldr	r5, [r0, #8]
   36cf4:	ldr	r1, [r6, #20]
   36cf8:	ldr	ip, [r6, #12]
   36cfc:	cmp	ip, #0
   36d00:	ble	36dec <fputs@plt+0x25c54>
   36d04:	add	r3, r8, r8, lsl #3
   36d08:	add	r3, fp, r3, lsl #3
   36d0c:	ldr	lr, [r3, #52]	; 0x34
   36d10:	mov	r0, #0
   36d14:	mov	r9, r0
   36d18:	mov	r7, r5
   36d1c:	b	36d30 <fputs@plt+0x25b98>
   36d20:	add	r0, r0, #1
   36d24:	add	r1, r1, #48	; 0x30
   36d28:	cmp	r0, ip
   36d2c:	beq	36d6c <fputs@plt+0x25bd4>
   36d30:	ldr	r3, [r1, #8]
   36d34:	cmp	r3, lr
   36d38:	bne	36d20 <fputs@plt+0x25b88>
   36d3c:	ldrd	r2, [r1, #32]
   36d40:	ldrd	r4, [sp, #136]	; 0x88
   36d44:	and	r4, r4, r2
   36d48:	and	r5, r5, r3
   36d4c:	mov	r2, r4
   36d50:	mov	r3, r5
   36d54:	orrs	r3, r2, r3
   36d58:	bne	36d20 <fputs@plt+0x25b88>
   36d5c:	ldrh	r3, [r1, #18]
   36d60:	bics	r3, r3, #2432	; 0x980
   36d64:	addne	r9, r9, #1
   36d68:	b	36d20 <fputs@plt+0x25b88>
   36d6c:	mov	r5, r7
   36d70:	cmp	r5, #0
   36d74:	moveq	r4, #0
   36d78:	beq	36e10 <fputs@plt+0x25c78>
   36d7c:	ldr	r0, [r5]
   36d80:	cmp	r0, #0
   36d84:	ble	36df4 <fputs@plt+0x25c5c>
   36d88:	ldr	r3, [r5, #4]
   36d8c:	ldr	r2, [r3]
   36d90:	ldrb	r1, [r2]
   36d94:	cmp	r1, #152	; 0x98
   36d98:	bne	36dfc <fputs@plt+0x25c64>
   36d9c:	ldr	ip, [r2, #28]
   36da0:	add	r2, r8, r8, lsl #3
   36da4:	add	r2, fp, r2, lsl #3
   36da8:	ldr	r2, [r2, #52]	; 0x34
   36dac:	cmp	ip, r2
   36db0:	bne	36e04 <fputs@plt+0x25c6c>
   36db4:	mov	r4, #0
   36db8:	add	r4, r4, #1
   36dbc:	cmp	r0, r4
   36dc0:	beq	36e10 <fputs@plt+0x25c78>
   36dc4:	ldr	r2, [r3, #20]
   36dc8:	ldrb	r1, [r2]
   36dcc:	cmp	r1, #152	; 0x98
   36dd0:	bne	36e0c <fputs@plt+0x25c74>
   36dd4:	add	r3, r3, #20
   36dd8:	ldr	r2, [r2, #28]
   36ddc:	cmp	r2, ip
   36de0:	beq	36db8 <fputs@plt+0x25c20>
   36de4:	mov	r4, #0
   36de8:	b	36e10 <fputs@plt+0x25c78>
   36dec:	mov	r9, #0
   36df0:	b	36d70 <fputs@plt+0x25bd8>
   36df4:	mov	r4, #0
   36df8:	b	36e10 <fputs@plt+0x25c78>
   36dfc:	mov	r4, #0
   36e00:	b	36e10 <fputs@plt+0x25c78>
   36e04:	mov	r4, #0
   36e08:	b	36e10 <fputs@plt+0x25c78>
   36e0c:	mov	r4, #0
   36e10:	lsl	sl, r4, #3
   36e14:	add	r2, r9, r9, lsl #2
   36e18:	add	r2, sl, r2, lsl #2
   36e1c:	add	r2, r2, #72	; 0x48
   36e20:	mov	r3, #0
   36e24:	ldr	r1, [sp, #24]
   36e28:	ldr	r0, [r1]
   36e2c:	bl	1c1a4 <fputs@plt+0xb00c>
   36e30:	subs	r7, r0, #0
   36e34:	beq	36e80 <fputs@plt+0x25ce8>
   36e38:	add	ip, r7, #72	; 0x48
   36e3c:	add	r3, r9, r9, lsl #1
   36e40:	add	r3, ip, r3, lsl #2
   36e44:	add	sl, r3, sl
   36e48:	str	r9, [r7]
   36e4c:	str	r4, [r7, #8]
   36e50:	str	ip, [r7, #4]
   36e54:	str	r3, [r7, #12]
   36e58:	str	sl, [r7, #16]
   36e5c:	ldr	r2, [r6, #20]
   36e60:	ldr	r1, [r6, #12]
   36e64:	cmp	r1, #0
   36e68:	ble	36f2c <fputs@plt+0x25d94>
   36e6c:	mov	lr, #0
   36e70:	add	r8, r8, r8, lsl #3
   36e74:	add	fp, fp, r8, lsl #3
   36e78:	str	lr, [sp, #28]
   36e7c:	b	36ebc <fputs@plt+0x25d24>
   36e80:	ldr	r1, [pc, #1092]	; 372cc <fputs@plt+0x26134>
   36e84:	ldr	r0, [sp, #24]
   36e88:	bl	35674 <fputs@plt+0x244dc>
   36e8c:	mov	r3, #7
   36e90:	str	r3, [sp, #28]
   36e94:	b	36fbc <fputs@plt+0x25e24>
   36e98:	strb	r1, [r0, #4]
   36e9c:	ldr	r1, [sp, #28]
   36ea0:	add	r1, r1, #1
   36ea4:	str	r1, [sp, #28]
   36ea8:	add	lr, lr, #1
   36eac:	add	r2, r2, #48	; 0x30
   36eb0:	ldr	r1, [r6, #12]
   36eb4:	cmp	lr, r1
   36eb8:	bge	36f2c <fputs@plt+0x25d94>
   36ebc:	ldr	r0, [r2, #8]
   36ec0:	ldr	r1, [fp, #52]	; 0x34
   36ec4:	cmp	r0, r1
   36ec8:	bne	36ea8 <fputs@plt+0x25d10>
   36ecc:	ldrd	r0, [r2, #32]
   36ed0:	ldrd	r8, [sp, #136]	; 0x88
   36ed4:	and	r8, r8, r0
   36ed8:	and	r9, r9, r1
   36edc:	mov	r0, r8
   36ee0:	mov	r1, r9
   36ee4:	orrs	r1, r0, r1
   36ee8:	bne	36ea8 <fputs@plt+0x25d10>
   36eec:	ldrh	r1, [r2, #18]
   36ef0:	bics	r1, r1, #2432	; 0x980
   36ef4:	beq	36ea8 <fputs@plt+0x25d10>
   36ef8:	ldr	r1, [sp, #28]
   36efc:	add	r1, r1, r1, lsl #1
   36f00:	add	r0, ip, r1, lsl #2
   36f04:	ldr	r8, [r2, #12]
   36f08:	str	r8, [ip, r1, lsl #2]
   36f0c:	str	lr, [r0, #8]
   36f10:	ldrb	r1, [r2, #18]
   36f14:	cmp	r1, #1
   36f18:	moveq	r1, #2
   36f1c:	beq	36e98 <fputs@plt+0x25d00>
   36f20:	cmp	r1, #64	; 0x40
   36f24:	ldrbeq	r1, [r2, #23]
   36f28:	b	36e98 <fputs@plt+0x25d00>
   36f2c:	cmp	r4, #0
   36f30:	ble	36f68 <fputs@plt+0x25dd0>
   36f34:	mov	r2, #0
   36f38:	ldr	r1, [r5, #4]
   36f3c:	ldr	r1, [r1, r2]
   36f40:	ldrsh	r1, [r1, #32]
   36f44:	str	r1, [r3]
   36f48:	ldr	r1, [r5, #4]
   36f4c:	add	r1, r1, r2
   36f50:	ldrb	r1, [r1, #12]
   36f54:	strb	r1, [r3, #4]
   36f58:	add	r2, r2, #20
   36f5c:	add	r3, r3, #8
   36f60:	cmp	sl, r3
   36f64:	bne	36f38 <fputs@plt+0x25da0>
   36f68:	mov	r3, #0
   36f6c:	ldr	r1, [sp, #32]
   36f70:	strh	r3, [r1, #18]
   36f74:	mov	r2, #1024	; 0x400
   36f78:	str	r2, [r1, #36]	; 0x24
   36f7c:	strh	r3, [r1, #40]	; 0x28
   36f80:	strb	r3, [r1, #28]
   36f84:	ldr	r3, [r7]
   36f88:	str	r3, [sp, #36]	; 0x24
   36f8c:	mov	r2, r3
   36f90:	ldr	r3, [sp, #24]
   36f94:	ldr	r0, [r3]
   36f98:	bl	20664 <fputs@plt+0xf4cc>
   36f9c:	cmp	r0, #0
   36fa0:	beq	36fc8 <fputs@plt+0x25e30>
   36fa4:	mov	r1, r7
   36fa8:	ldr	r3, [sp, #24]
   36fac:	ldr	r0, [r3]
   36fb0:	bl	1fc00 <fputs@plt+0xea68>
   36fb4:	mov	r3, #7
   36fb8:	str	r3, [sp, #28]
   36fbc:	ldr	r0, [sp, #28]
   36fc0:	add	sp, sp, #100	; 0x64
   36fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fc8:	add	r3, sp, #92	; 0x5c
   36fcc:	str	r3, [sp, #16]
   36fd0:	str	r7, [sp, #12]
   36fd4:	mov	r3, #0
   36fd8:	str	r3, [sp, #8]
   36fdc:	mvn	r2, #0
   36fe0:	mvn	r3, #0
   36fe4:	strd	r2, [sp]
   36fe8:	ldrd	sl, [sp, #40]	; 0x28
   36fec:	mov	r2, sl
   36ff0:	mov	r3, fp
   36ff4:	ldr	r0, [sp, #48]	; 0x30
   36ff8:	bl	3687c <fputs@plt+0x256e4>
   36ffc:	subs	r3, r0, #0
   37000:	str	r3, [sp, #28]
   37004:	bne	37234 <fputs@plt+0x2609c>
   37008:	mvn	sl, sl
   3700c:	mvn	fp, fp
   37010:	ldr	r3, [sp, #32]
   37014:	ldrd	r2, [r3]
   37018:	and	r0, sl, r2
   3701c:	and	r1, fp, r3
   37020:	strd	r0, [sp, #56]	; 0x38
   37024:	orrs	r3, r0, r1
   37028:	beq	37234 <fputs@plt+0x2609c>
   3702c:	ldr	r3, [sp, #92]	; 0x5c
   37030:	str	r3, [sp, #80]	; 0x50
   37034:	cmp	r3, #0
   37038:	bne	3706c <fputs@plt+0x25ed4>
   3703c:	mov	r2, #0
   37040:	mov	r3, #0
   37044:	strd	r2, [sp, #64]	; 0x40
   37048:	ldr	r3, [sp, #36]	; 0x24
   3704c:	add	r3, r3, r3, lsl #1
   37050:	lsl	r3, r3, #2
   37054:	str	r3, [sp, #76]	; 0x4c
   37058:	ldr	r3, [sp, #80]	; 0x50
   3705c:	str	r3, [sp, #84]	; 0x54
   37060:	mov	r8, #0
   37064:	mov	r9, #0
   37068:	b	370e4 <fputs@plt+0x25f4c>
   3706c:	add	r3, sp, #92	; 0x5c
   37070:	str	r3, [sp, #16]
   37074:	str	r7, [sp, #12]
   37078:	mov	r3, #1
   3707c:	str	r3, [sp, #8]
   37080:	mvn	r2, #0
   37084:	mvn	r3, #0
   37088:	strd	r2, [sp]
   3708c:	ldrd	r2, [sp, #40]	; 0x28
   37090:	ldr	r0, [sp, #48]	; 0x30
   37094:	bl	3687c <fputs@plt+0x256e4>
   37098:	ldr	r3, [sp, #32]
   3709c:	ldrd	r2, [r3]
   370a0:	and	r4, sl, r2
   370a4:	and	r5, fp, r3
   370a8:	strd	r4, [sp, #64]	; 0x40
   370ac:	mov	r3, r4
   370b0:	orrs	r3, r3, r5
   370b4:	moveq	r3, #1
   370b8:	movne	r3, #0
   370bc:	str	r3, [sp, #80]	; 0x50
   370c0:	cmp	r0, #0
   370c4:	strne	r3, [sp, #84]	; 0x54
   370c8:	strne	r0, [sp, #28]
   370cc:	beq	37048 <fputs@plt+0x25eb0>
   370d0:	b	37214 <fputs@plt+0x2607c>
   370d4:	mov	r8, r4
   370d8:	mov	r9, r5
   370dc:	cmp	r0, #0
   370e0:	bne	37210 <fputs@plt+0x26078>
   370e4:	ldr	r3, [sp, #36]	; 0x24
   370e8:	cmp	r3, #0
   370ec:	ble	37214 <fputs@plt+0x2607c>
   370f0:	ldr	ip, [r6, #20]
   370f4:	ldr	r1, [r7, #4]
   370f8:	ldr	r3, [sp, #76]	; 0x4c
   370fc:	add	r0, r1, r3
   37100:	mvn	r4, #0
   37104:	mvn	r5, #0
   37108:	str	r6, [sp, #52]	; 0x34
   3710c:	str	r7, [sp, #72]	; 0x48
   37110:	ldr	r3, [r1, #8]
   37114:	add	r3, r3, r3, lsl #1
   37118:	add	r3, ip, r3, lsl #4
   3711c:	ldrd	r2, [r3, #32]
   37120:	and	r6, r2, sl
   37124:	and	r7, r3, fp
   37128:	cmp	r7, r9
   3712c:	cmpeq	r6, r8
   37130:	movhi	lr, #1
   37134:	movls	lr, #0
   37138:	cmp	r7, r5
   3713c:	cmpeq	r6, r4
   37140:	movcs	lr, #0
   37144:	andcc	lr, lr, #1
   37148:	cmp	lr, #0
   3714c:	movne	r4, r6
   37150:	movne	r5, r7
   37154:	add	r1, r1, #12
   37158:	cmp	r0, r1
   3715c:	bne	37110 <fputs@plt+0x25f78>
   37160:	ldr	r6, [sp, #52]	; 0x34
   37164:	ldr	r7, [sp, #72]	; 0x48
   37168:	mvn	r2, #0
   3716c:	mvn	r3, #0
   37170:	cmp	r5, r3
   37174:	cmpeq	r4, r2
   37178:	beq	37214 <fputs@plt+0x2607c>
   3717c:	ldrd	r2, [sp, #56]	; 0x38
   37180:	cmp	r5, r3
   37184:	cmpeq	r4, r2
   37188:	moveq	r3, #1
   3718c:	movne	r3, #0
   37190:	ldrd	r0, [sp, #64]	; 0x40
   37194:	cmp	r5, r1
   37198:	cmpeq	r4, r0
   3719c:	orreq	r3, r3, #1
   371a0:	cmp	r3, #0
   371a4:	movne	r8, r4
   371a8:	movne	r9, r5
   371ac:	bne	370e4 <fputs@plt+0x25f4c>
   371b0:	add	r3, sp, #92	; 0x5c
   371b4:	str	r3, [sp, #16]
   371b8:	str	r7, [sp, #12]
   371bc:	mov	r3, #0
   371c0:	str	r3, [sp, #8]
   371c4:	ldrd	r8, [sp, #40]	; 0x28
   371c8:	orr	r2, r8, r4
   371cc:	orr	r3, r9, r5
   371d0:	strd	r2, [sp]
   371d4:	mov	r2, r8
   371d8:	mov	r3, r9
   371dc:	ldr	r0, [sp, #48]	; 0x30
   371e0:	bl	3687c <fputs@plt+0x256e4>
   371e4:	ldr	r3, [sp, #32]
   371e8:	ldrd	r2, [r3]
   371ec:	cmp	r9, r3
   371f0:	cmpeq	r8, r2
   371f4:	bne	370d4 <fputs@plt+0x25f3c>
   371f8:	ldr	r3, [sp, #92]	; 0x5c
   371fc:	cmp	r3, #0
   37200:	mov	r3, #1
   37204:	streq	r3, [sp, #84]	; 0x54
   37208:	str	r3, [sp, #80]	; 0x50
   3720c:	b	370d4 <fputs@plt+0x25f3c>
   37210:	str	r0, [sp, #28]
   37214:	ldr	r3, [sp, #28]
   37218:	ldr	r2, [sp, #80]	; 0x50
   3721c:	orrs	r3, r3, r2
   37220:	beq	37254 <fputs@plt+0x260bc>
   37224:	ldr	r3, [sp, #28]
   37228:	ldr	r2, [sp, #84]	; 0x54
   3722c:	orrs	r3, r3, r2
   37230:	beq	37294 <fputs@plt+0x260fc>
   37234:	ldr	r3, [r7, #28]
   37238:	cmp	r3, #0
   3723c:	bne	372c0 <fputs@plt+0x26128>
   37240:	mov	r1, r7
   37244:	ldr	r3, [sp, #24]
   37248:	ldr	r0, [r3]
   3724c:	bl	1fc00 <fputs@plt+0xea68>
   37250:	b	36fbc <fputs@plt+0x25e24>
   37254:	add	r3, sp, #92	; 0x5c
   37258:	str	r3, [sp, #16]
   3725c:	str	r7, [sp, #12]
   37260:	mov	r3, #0
   37264:	str	r3, [sp, #8]
   37268:	ldrd	r2, [sp, #40]	; 0x28
   3726c:	strd	r2, [sp]
   37270:	ldr	r0, [sp, #48]	; 0x30
   37274:	bl	3687c <fputs@plt+0x256e4>
   37278:	str	r0, [sp, #28]
   3727c:	ldr	r3, [sp, #92]	; 0x5c
   37280:	ldr	r2, [sp, #84]	; 0x54
   37284:	cmp	r3, #0
   37288:	moveq	r2, #1
   3728c:	str	r2, [sp, #84]	; 0x54
   37290:	b	37224 <fputs@plt+0x2608c>
   37294:	add	r3, sp, #92	; 0x5c
   37298:	str	r3, [sp, #16]
   3729c:	str	r7, [sp, #12]
   372a0:	mov	r3, #1
   372a4:	str	r3, [sp, #8]
   372a8:	ldrd	r2, [sp, #40]	; 0x28
   372ac:	strd	r2, [sp]
   372b0:	ldr	r0, [sp, #48]	; 0x30
   372b4:	bl	3687c <fputs@plt+0x256e4>
   372b8:	str	r0, [sp, #28]
   372bc:	b	37234 <fputs@plt+0x2609c>
   372c0:	ldr	r0, [r7, #24]
   372c4:	bl	1fb70 <fputs@plt+0xe9d8>
   372c8:	b	37240 <fputs@plt+0x260a8>
   372cc:	andeq	r5, r8, r0, lsl r5
   372d0:	ldr	r3, [r1, #48]	; 0x30
   372d4:	cmp	r3, #0
   372d8:	bxeq	lr
   372dc:	push	{r4, lr}
   372e0:	cmp	r1, #0
   372e4:	beq	37358 <fputs@plt+0x261c0>
   372e8:	mov	r3, r1
   372ec:	mov	ip, #0
   372f0:	mov	lr, ip
   372f4:	str	lr, [r3, #52]	; 0x34
   372f8:	ldr	r2, [r3, #8]
   372fc:	orr	r2, r2, #128	; 0x80
   37300:	str	r2, [r3, #8]
   37304:	ldr	r2, [r3, #48]	; 0x30
   37308:	add	ip, ip, #1
   3730c:	mov	lr, r3
   37310:	mov	r3, r2
   37314:	cmp	r2, #0
   37318:	bne	372f4 <fputs@plt+0x2615c>
   3731c:	ldr	r3, [r1, #8]
   37320:	tst	r3, #512	; 0x200
   37324:	popne	{r4, pc}
   37328:	ldr	r3, [r0]
   3732c:	ldr	r3, [r3, #108]	; 0x6c
   37330:	cmp	r3, #0
   37334:	movle	r2, #0
   37338:	movgt	r2, #1
   3733c:	cmp	r3, ip
   37340:	movge	r2, #0
   37344:	cmp	r2, #0
   37348:	popeq	{r4, pc}
   3734c:	ldr	r1, [pc, #12]	; 37360 <fputs@plt+0x261c8>
   37350:	bl	35674 <fputs@plt+0x244dc>
   37354:	pop	{r4, pc}
   37358:	mov	ip, #0
   3735c:	b	3731c <fputs@plt+0x26184>
   37360:	andeq	r5, r8, r0, lsr #10
   37364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37368:	sub	sp, sp, #52	; 0x34
   3736c:	str	r0, [sp, #20]
   37370:	str	r1, [sp, #16]
   37374:	str	r2, [sp, #24]
   37378:	str	r3, [sp, #28]
   3737c:	str	r1, [sp, #36]	; 0x24
   37380:	str	r2, [sp, #40]	; 0x28
   37384:	str	r3, [sp, #44]	; 0x2c
   37388:	cmp	r1, #0
   3738c:	moveq	sl, #0
   37390:	beq	3748c <fputs@plt+0x262f4>
   37394:	ldr	r7, [sp, #16]
   37398:	mov	r8, #0
   3739c:	mov	sl, r8
   373a0:	ldr	r3, [pc, #268]	; 374b4 <fputs@plt+0x2631c>
   373a4:	add	r9, r3, #3552	; 0xde0
   373a8:	add	fp, r3, #3520	; 0xdc0
   373ac:	b	37420 <fputs@plt+0x26288>
   373b0:	add	r5, r5, #1
   373b4:	add	r4, r4, #3
   373b8:	cmp	r5, #7
   373bc:	beq	37434 <fputs@plt+0x2629c>
   373c0:	ldrb	r3, [r4, #1]
   373c4:	cmp	r6, r3
   373c8:	bne	373b0 <fputs@plt+0x26218>
   373cc:	ldrb	r1, [r4]
   373d0:	ldr	r2, [sp, #12]
   373d4:	add	r1, fp, r1
   373d8:	ldr	r0, [r7]
   373dc:	bl	26fe0 <fputs@plt+0x15e48>
   373e0:	cmp	r0, #0
   373e4:	bne	373b0 <fputs@plt+0x26218>
   373e8:	add	r3, r5, r5, lsl #1
   373ec:	ldr	r2, [pc, #192]	; 374b4 <fputs@plt+0x2631c>
   373f0:	add	r3, r2, r3
   373f4:	ldrb	r3, [r3, #3558]	; 0xde6
   373f8:	orr	sl, sl, r3
   373fc:	cmp	r5, #6
   37400:	bgt	37434 <fputs@plt+0x2629c>
   37404:	add	r8, r8, #1
   37408:	cmp	r8, #3
   3740c:	beq	37438 <fputs@plt+0x262a0>
   37410:	add	r3, sp, #36	; 0x24
   37414:	ldr	r7, [r3, r8, lsl #2]
   37418:	cmp	r7, #0
   3741c:	beq	37438 <fputs@plt+0x262a0>
   37420:	ldr	r6, [r7, #4]
   37424:	str	r6, [sp, #12]
   37428:	add	r4, r9, #4
   3742c:	mov	r5, #0
   37430:	b	373c0 <fputs@plt+0x26228>
   37434:	orr	sl, sl, #64	; 0x40
   37438:	and	r3, sl, #33	; 0x21
   3743c:	cmp	r3, #33	; 0x21
   37440:	beq	3744c <fputs@plt+0x262b4>
   37444:	tst	sl, #64	; 0x40
   37448:	beq	3748c <fputs@plt+0x262f4>
   3744c:	ldr	r2, [pc, #100]	; 374b8 <fputs@plt+0x26320>
   37450:	sub	r3, r2, #1
   37454:	ldr	r1, [sp, #28]
   37458:	cmp	r1, #0
   3745c:	moveq	r3, r2
   37460:	str	r1, [sp, #4]
   37464:	str	r3, [sp]
   37468:	ldr	r3, [sp, #24]
   3746c:	ldr	r2, [sp, #16]
   37470:	ldr	r1, [pc, #68]	; 374bc <fputs@plt+0x26324>
   37474:	ldr	r0, [sp, #20]
   37478:	bl	35674 <fputs@plt+0x244dc>
   3747c:	mov	sl, #1
   37480:	mov	r0, sl
   37484:	add	sp, sp, #52	; 0x34
   37488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3748c:	tst	sl, #32
   37490:	beq	37480 <fputs@plt+0x262e8>
   37494:	and	r3, sl, #24
   37498:	cmp	r3, #8
   3749c:	beq	37480 <fputs@plt+0x262e8>
   374a0:	ldr	r1, [pc, #24]	; 374c0 <fputs@plt+0x26328>
   374a4:	ldr	r0, [sp, #20]
   374a8:	bl	35674 <fputs@plt+0x244dc>
   374ac:	mov	sl, #1
   374b0:	b	37480 <fputs@plt+0x262e8>
   374b4:			; <UNDEFINED> instruction: 0x000813b0
   374b8:			; <UNDEFINED> instruction: 0x0007eeb9
   374bc:	andeq	r5, r8, r4, asr #10
   374c0:	andeq	r5, r8, r0, ror r5
   374c4:	push	{r4, r5, r6, r7, r8, lr}
   374c8:	mov	r7, r0
   374cc:	mov	r5, r1
   374d0:	mov	r4, r2
   374d4:	ldrb	r6, [r1, #42]	; 0x2a
   374d8:	tst	r6, #16
   374dc:	bne	37530 <fputs@plt+0x26398>
   374e0:	tst	r6, #1
   374e4:	beq	37504 <fputs@plt+0x2636c>
   374e8:	ldr	r3, [r7]
   374ec:	ldr	r3, [r3, #24]
   374f0:	tst	r3, #2048	; 0x800
   374f4:	bne	37504 <fputs@plt+0x2636c>
   374f8:	ldrb	r3, [r7, #18]
   374fc:	cmp	r3, #0
   37500:	beq	3754c <fputs@plt+0x263b4>
   37504:	cmp	r4, #0
   37508:	bne	37564 <fputs@plt+0x263cc>
   3750c:	ldr	r3, [r5, #12]
   37510:	cmp	r3, #0
   37514:	beq	3756c <fputs@plt+0x263d4>
   37518:	ldr	r2, [r5]
   3751c:	ldr	r1, [pc, #80]	; 37574 <fputs@plt+0x263dc>
   37520:	mov	r0, r7
   37524:	bl	35674 <fputs@plt+0x244dc>
   37528:	mov	r0, #1
   3752c:	pop	{r4, r5, r6, r7, r8, pc}
   37530:	ldr	r0, [r0]
   37534:	bl	19990 <fputs@plt+0x87f8>
   37538:	ldr	r3, [r0, #4]
   3753c:	ldr	r3, [r3]
   37540:	ldr	r3, [r3, #52]	; 0x34
   37544:	cmp	r3, #0
   37548:	bne	374e0 <fputs@plt+0x26348>
   3754c:	ldr	r2, [r5]
   37550:	ldr	r1, [pc, #32]	; 37578 <fputs@plt+0x263e0>
   37554:	mov	r0, r7
   37558:	bl	35674 <fputs@plt+0x244dc>
   3755c:	mov	r0, #1
   37560:	pop	{r4, r5, r6, r7, r8, pc}
   37564:	mov	r0, #0
   37568:	pop	{r4, r5, r6, r7, r8, pc}
   3756c:	mov	r0, r4
   37570:	pop	{r4, r5, r6, r7, r8, pc}
   37574:	andeq	r5, r8, r8, asr #11
   37578:	andeq	r5, r8, r8, lsr #11
   3757c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37580:	sub	sp, sp, #28
   37584:	str	r0, [sp, #16]
   37588:	mov	fp, r1
   3758c:	str	r2, [sp]
   37590:	str	r3, [sp, #20]
   37594:	ldr	r4, [sp, #64]	; 0x40
   37598:	ldr	r6, [r2, #20]
   3759c:	ldr	r3, [r2, #40]	; 0x28
   375a0:	str	r3, [sp, #12]
   375a4:	cmp	r6, #1
   375a8:	beq	375ec <fputs@plt+0x26454>
   375ac:	cmp	r4, #0
   375b0:	beq	37634 <fputs@plt+0x2649c>
   375b4:	lsl	r2, r6, #2
   375b8:	mov	r3, #0
   375bc:	ldr	r1, [sp, #16]
   375c0:	ldr	r0, [r1]
   375c4:	bl	13b5c <fputs@plt+0x29c4>
   375c8:	subs	r3, r0, #0
   375cc:	str	r3, [sp, #8]
   375d0:	beq	377e8 <fputs@plt+0x26650>
   375d4:	str	r3, [r4]
   375d8:	ldr	r9, [fp, #8]
   375dc:	cmp	r9, #0
   375e0:	beq	377a4 <fputs@plt+0x2660c>
   375e4:	ldr	sl, [pc, #516]	; 377f0 <fputs@plt+0x26658>
   375e8:	b	37758 <fputs@plt+0x265c0>
   375ec:	ldrsh	r3, [r1, #32]
   375f0:	cmp	r3, #0
   375f4:	blt	37628 <fputs@plt+0x26490>
   375f8:	ldr	r1, [sp, #12]
   375fc:	cmp	r1, #0
   37600:	moveq	r0, #0
   37604:	beq	37698 <fputs@plt+0x26500>
   37608:	ldr	r2, [fp, #4]
   3760c:	ldr	r0, [r2, r3, lsl #4]
   37610:	bl	13ec8 <fputs@plt+0x2d30>
   37614:	cmp	r0, #0
   37618:	movne	r3, #0
   3761c:	strne	r3, [sp, #8]
   37620:	bne	375d8 <fputs@plt+0x26440>
   37624:	b	37698 <fputs@plt+0x26500>
   37628:	mov	r3, #0
   3762c:	str	r3, [sp, #8]
   37630:	b	375d8 <fputs@plt+0x26440>
   37634:	mov	r3, #0
   37638:	str	r3, [sp, #8]
   3763c:	b	375d8 <fputs@plt+0x26440>
   37640:	ldrb	r3, [r9, #55]	; 0x37
   37644:	and	r3, r3, #3
   37648:	cmp	r3, #2
   3764c:	bne	3774c <fputs@plt+0x265b4>
   37650:	ldr	r1, [sp, #8]
   37654:	mov	r3, r1
   37658:	cmp	r1, #0
   3765c:	beq	37684 <fputs@plt+0x264ec>
   37660:	cmp	r6, #0
   37664:	ble	37684 <fputs@plt+0x264ec>
   37668:	ldr	r2, [sp]
   3766c:	add	r6, r1, r6, lsl #2
   37670:	ldr	r1, [r2, #36]	; 0x24
   37674:	str	r1, [r3], #4
   37678:	add	r2, r2, #8
   3767c:	cmp	r3, r6
   37680:	bne	37670 <fputs@plt+0x264d8>
   37684:	cmp	r9, #0
   37688:	beq	377a4 <fputs@plt+0x2660c>
   3768c:	ldr	r3, [sp, #20]
   37690:	str	r9, [r3]
   37694:	mov	r0, #0
   37698:	add	sp, sp, #28
   3769c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   376a0:	ldr	r2, [sp, #8]
   376a4:	cmp	r2, #0
   376a8:	beq	376c0 <fputs@plt+0x26528>
   376ac:	ldr	r3, [sp]
   376b0:	add	r3, r3, r4, lsl #3
   376b4:	ldr	r3, [r3, #36]	; 0x24
   376b8:	ldr	r1, [sp, #4]
   376bc:	str	r3, [r2, r1, lsl #2]
   376c0:	cmp	r6, r4
   376c4:	beq	37744 <fputs@plt+0x265ac>
   376c8:	add	r8, r8, #1
   376cc:	cmp	r6, r8
   376d0:	beq	37684 <fputs@plt+0x264ec>
   376d4:	ldr	r2, [r9, #4]
   376d8:	lsl	r3, r8, #1
   376dc:	ldrsh	r5, [r2, r3]
   376e0:	cmp	r5, #0
   376e4:	blt	3774c <fputs@plt+0x265b4>
   376e8:	lsl	r5, r5, #4
   376ec:	ldr	r7, [fp, #4]
   376f0:	add	r3, r7, r5
   376f4:	ldr	r1, [r3, #8]
   376f8:	cmp	r1, #0
   376fc:	moveq	r1, sl
   37700:	str	r8, [sp, #4]
   37704:	ldr	r3, [r9, #32]
   37708:	ldr	r0, [r3, r8, lsl #2]
   3770c:	bl	13ec8 <fputs@plt+0x2d30>
   37710:	subs	r4, r0, #0
   37714:	bne	37744 <fputs@plt+0x265ac>
   37718:	ldr	r7, [r7, r5]
   3771c:	ldr	r5, [sp]
   37720:	mov	r1, r7
   37724:	ldr	r0, [r5, #40]	; 0x28
   37728:	bl	13ec8 <fputs@plt+0x2d30>
   3772c:	cmp	r0, #0
   37730:	beq	376a0 <fputs@plt+0x26508>
   37734:	add	r4, r4, #1
   37738:	add	r5, r5, #8
   3773c:	cmp	r6, r4
   37740:	bne	37720 <fputs@plt+0x26588>
   37744:	cmp	r6, r8
   37748:	beq	37684 <fputs@plt+0x264ec>
   3774c:	ldr	r9, [r9, #20]
   37750:	cmp	r9, #0
   37754:	beq	377a4 <fputs@plt+0x2660c>
   37758:	ldrh	r3, [r9, #50]	; 0x32
   3775c:	cmp	r6, r3
   37760:	bne	3774c <fputs@plt+0x265b4>
   37764:	ldrb	r3, [r9, #54]	; 0x36
   37768:	cmp	r3, #0
   3776c:	beq	3774c <fputs@plt+0x265b4>
   37770:	ldr	r3, [sp, #12]
   37774:	cmp	r3, #0
   37778:	beq	37640 <fputs@plt+0x264a8>
   3777c:	cmp	r6, #0
   37780:	ble	3779c <fputs@plt+0x26604>
   37784:	ldr	r3, [r9, #4]
   37788:	ldrsh	r5, [r3]
   3778c:	cmp	r5, #0
   37790:	blt	3774c <fputs@plt+0x265b4>
   37794:	mov	r8, #0
   37798:	b	376e8 <fputs@plt+0x26550>
   3779c:	mov	r8, #0
   377a0:	b	37744 <fputs@plt+0x265ac>
   377a4:	ldr	r3, [sp, #16]
   377a8:	ldrb	r3, [r3, #442]	; 0x1ba
   377ac:	cmp	r3, #0
   377b0:	bne	377d0 <fputs@plt+0x26638>
   377b4:	ldr	r3, [sp]
   377b8:	ldr	r2, [r3]
   377bc:	ldr	r3, [r3, #8]
   377c0:	ldr	r2, [r2]
   377c4:	ldr	r1, [pc, #40]	; 377f4 <fputs@plt+0x2665c>
   377c8:	ldr	r0, [sp, #16]
   377cc:	bl	35674 <fputs@plt+0x244dc>
   377d0:	ldr	r1, [sp, #8]
   377d4:	ldr	r3, [sp, #16]
   377d8:	ldr	r0, [r3]
   377dc:	bl	1fc00 <fputs@plt+0xea68>
   377e0:	mov	r0, #1
   377e4:	b	37698 <fputs@plt+0x26500>
   377e8:	mov	r0, #1
   377ec:	b	37698 <fputs@plt+0x26500>
   377f0:	andeq	r2, r8, ip, lsr #3
   377f4:	strdeq	r5, [r8], -r0
   377f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   377fc:	sub	sp, sp, #16
   37800:	ldr	r3, [r0]
   37804:	ldr	r3, [r3, #24]
   37808:	tst	r3, #524288	; 0x80000
   3780c:	moveq	r4, #0
   37810:	beq	3790c <fputs@plt+0x26774>
   37814:	ldr	r7, [r1, #16]
   37818:	cmp	r7, #0
   3781c:	moveq	r4, #0
   37820:	beq	3787c <fputs@plt+0x266e4>
   37824:	mov	r4, #0
   37828:	mvn	r6, #0
   3782c:	mov	r5, #1
   37830:	b	37864 <fputs@plt+0x266cc>
   37834:	ldr	r3, [ip, #36]	; 0x24
   37838:	cmp	r3, #31
   3783c:	lslle	r3, r5, r3
   37840:	movgt	r3, r6
   37844:	orr	r4, r4, r3
   37848:	add	r2, r2, #1
   3784c:	add	ip, ip, #8
   37850:	cmp	r2, lr
   37854:	bne	37834 <fputs@plt+0x2669c>
   37858:	ldr	r7, [r7, #4]
   3785c:	cmp	r7, #0
   37860:	beq	3787c <fputs@plt+0x266e4>
   37864:	ldr	lr, [r7, #20]
   37868:	cmp	lr, #0
   3786c:	ble	37858 <fputs@plt+0x266c0>
   37870:	mov	ip, r7
   37874:	mov	r2, #0
   37878:	b	37834 <fputs@plt+0x2669c>
   3787c:	mov	r9, r1
   37880:	mov	sl, r0
   37884:	mov	r0, r1
   37888:	bl	19150 <fputs@plt+0x7fb8>
   3788c:	subs	r7, r0, #0
   37890:	beq	3790c <fputs@plt+0x26774>
   37894:	mov	r8, #0
   37898:	mvn	r6, #0
   3789c:	mov	r5, #1
   378a0:	b	378b0 <fputs@plt+0x26718>
   378a4:	ldr	r7, [r7, #12]
   378a8:	cmp	r7, #0
   378ac:	beq	3790c <fputs@plt+0x26774>
   378b0:	str	r8, [sp, #12]
   378b4:	str	r8, [sp]
   378b8:	add	r3, sp, #12
   378bc:	mov	r2, r7
   378c0:	mov	r1, r9
   378c4:	mov	r0, sl
   378c8:	bl	3757c <fputs@plt+0x263e4>
   378cc:	ldr	r3, [sp, #12]
   378d0:	cmp	r3, #0
   378d4:	beq	378a4 <fputs@plt+0x2670c>
   378d8:	ldrh	r1, [r3, #50]	; 0x32
   378dc:	cmp	r1, #0
   378e0:	ble	378a4 <fputs@plt+0x2670c>
   378e4:	ldr	r2, [r3, #4]
   378e8:	add	r1, r2, r1, lsl #1
   378ec:	ldrsh	r3, [r2], #2
   378f0:	cmp	r3, #31
   378f4:	lslle	r3, r5, r3
   378f8:	movgt	r3, r6
   378fc:	orr	r4, r4, r3
   37900:	cmp	r2, r1
   37904:	bne	378ec <fputs@plt+0x26754>
   37908:	b	378a4 <fputs@plt+0x2670c>
   3790c:	mov	r0, r4
   37910:	add	sp, sp, #16
   37914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37918:	push	{r4, r5, r6, lr}
   3791c:	mov	r5, r0
   37920:	mov	r4, r1
   37924:	mov	r0, r1
   37928:	bl	1b3e0 <fputs@plt+0xa248>
   3792c:	cmp	r0, #6
   37930:	ble	3796c <fputs@plt+0x267d4>
   37934:	mov	r2, #7
   37938:	ldr	r1, [pc, #52]	; 37974 <fputs@plt+0x267dc>
   3793c:	mov	r0, r4
   37940:	bl	26fe0 <fputs@plt+0x15e48>
   37944:	cmp	r0, #0
   37948:	beq	37954 <fputs@plt+0x267bc>
   3794c:	mov	r0, #0
   37950:	pop	{r4, r5, r6, pc}
   37954:	mov	r2, r4
   37958:	ldr	r1, [pc, #24]	; 37978 <fputs@plt+0x267e0>
   3795c:	mov	r0, r5
   37960:	bl	35674 <fputs@plt+0x244dc>
   37964:	mov	r0, #1
   37968:	pop	{r4, r5, r6, pc}
   3796c:	mov	r0, #0
   37970:	pop	{r4, r5, r6, pc}
   37974:	andeq	r5, r8, r4, lsl #5
   37978:	andeq	r5, r8, r0, lsr #12
   3797c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37980:	sub	sp, sp, #12
   37984:	mov	r6, r0
   37988:	mov	r8, r1
   3798c:	mov	r7, r3
   37990:	ldr	r5, [r0]
   37994:	subs	r4, r2, #0
   37998:	beq	379b4 <fputs@plt+0x2681c>
   3799c:	ldr	r3, [r4, #12]
   379a0:	cmp	r3, #0
   379a4:	beq	379cc <fputs@plt+0x26834>
   379a8:	mov	r0, r4
   379ac:	add	sp, sp, #12
   379b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   379b4:	mov	r3, #0
   379b8:	mov	r2, r7
   379bc:	mov	r0, r5
   379c0:	bl	24c7c <fputs@plt+0x13ae4>
   379c4:	subs	r4, r0, #0
   379c8:	bne	3799c <fputs@plt+0x26804>
   379cc:	ldr	r3, [r5, #228]	; 0xe4
   379d0:	cmp	r3, #0
   379d4:	beq	37a10 <fputs@plt+0x26878>
   379d8:	mov	r1, r7
   379dc:	mov	r0, r5
   379e0:	bl	1d600 <fputs@plt+0xc468>
   379e4:	subs	r4, r0, #0
   379e8:	beq	37a70 <fputs@plt+0x268d8>
   379ec:	ldr	r9, [r5, #228]	; 0xe4
   379f0:	mov	r3, r4
   379f4:	mov	r2, r8
   379f8:	mov	r1, r5
   379fc:	ldr	r0, [r5, #236]	; 0xec
   37a00:	blx	r9
   37a04:	mov	r1, r4
   37a08:	mov	r0, r5
   37a0c:	bl	1fc00 <fputs@plt+0xea68>
   37a10:	ldr	r3, [r5, #232]	; 0xe8
   37a14:	cmp	r3, #0
   37a18:	beq	37a70 <fputs@plt+0x268d8>
   37a1c:	mov	r0, r5
   37a20:	bl	1c1d0 <fputs@plt+0xb038>
   37a24:	mov	r4, r0
   37a28:	mov	r3, #0
   37a2c:	str	r3, [sp]
   37a30:	mov	r3, #1
   37a34:	mov	r2, r7
   37a38:	mvn	r1, #0
   37a3c:	bl	29918 <fputs@plt+0x18780>
   37a40:	mov	r1, #2
   37a44:	mov	r0, r4
   37a48:	bl	2ebbc <fputs@plt+0x1da24>
   37a4c:	subs	r3, r0, #0
   37a50:	beq	37a68 <fputs@plt+0x268d0>
   37a54:	ldr	r9, [r5, #232]	; 0xe8
   37a58:	ldrb	r2, [r5, #66]	; 0x42
   37a5c:	mov	r1, r5
   37a60:	ldr	r0, [r5, #236]	; 0xec
   37a64:	blx	r9
   37a68:	mov	r0, r4
   37a6c:	bl	218bc <fputs@plt+0x10724>
   37a70:	mov	r3, #0
   37a74:	mov	r2, r7
   37a78:	mov	r1, r8
   37a7c:	mov	r0, r5
   37a80:	bl	24c7c <fputs@plt+0x13ae4>
   37a84:	subs	r4, r0, #0
   37a88:	bne	37aa4 <fputs@plt+0x2690c>
   37a8c:	mov	r2, r7
   37a90:	ldr	r1, [pc, #140]	; 37b24 <fputs@plt+0x2698c>
   37a94:	mov	r0, r6
   37a98:	bl	35674 <fputs@plt+0x244dc>
   37a9c:	mov	r4, #0
   37aa0:	b	379a8 <fputs@plt+0x26810>
   37aa4:	ldr	r3, [r4, #12]
   37aa8:	cmp	r3, #0
   37aac:	bne	379a8 <fputs@plt+0x26810>
   37ab0:	ldr	fp, [r4]
   37ab4:	ldr	r9, [pc, #108]	; 37b28 <fputs@plt+0x26990>
   37ab8:	add	r8, r9, #4
   37abc:	add	r9, r9, #7
   37ac0:	mov	sl, #0
   37ac4:	mov	r3, sl
   37ac8:	mov	r2, fp
   37acc:	ldrb	r1, [r8], #1
   37ad0:	mov	r0, r5
   37ad4:	bl	24c7c <fputs@plt+0x13ae4>
   37ad8:	ldr	r3, [r0, #12]
   37adc:	cmp	r3, #0
   37ae0:	bne	37af0 <fputs@plt+0x26958>
   37ae4:	cmp	r9, r8
   37ae8:	bne	37ac4 <fputs@plt+0x2692c>
   37aec:	b	37a8c <fputs@plt+0x268f4>
   37af0:	ldr	ip, [r0]
   37af4:	ldr	r1, [r0, #4]
   37af8:	ldr	r2, [r0, #8]
   37afc:	ldr	r3, [r0, #12]
   37b00:	str	ip, [r4]
   37b04:	str	r1, [r4, #4]
   37b08:	str	r2, [r4, #8]
   37b0c:	str	r3, [r4, #12]
   37b10:	mov	r3, #0
   37b14:	str	r3, [r4, #16]
   37b18:	cmp	r4, r3
   37b1c:	bne	379a8 <fputs@plt+0x26810>
   37b20:	b	37a8c <fputs@plt+0x268f4>
   37b24:	andeq	r5, r8, ip, lsr r6
   37b28:			; <UNDEFINED> instruction: 0x000821b0
   37b2c:	push	{r4, r5, r6, r7, r8, lr}
   37b30:	mov	r5, r0
   37b34:	mov	r7, r1
   37b38:	ldr	r0, [r0]
   37b3c:	ldrb	r6, [r0, #66]	; 0x42
   37b40:	ldrb	r4, [r0, #149]	; 0x95
   37b44:	mov	r3, r4
   37b48:	mov	r2, r1
   37b4c:	mov	r1, r6
   37b50:	bl	24c7c <fputs@plt+0x13ae4>
   37b54:	cmp	r4, #0
   37b58:	popne	{r4, r5, r6, r7, r8, pc}
   37b5c:	cmp	r0, #0
   37b60:	beq	37b70 <fputs@plt+0x269d8>
   37b64:	ldr	r3, [r0, #12]
   37b68:	cmp	r3, #0
   37b6c:	popne	{r4, r5, r6, r7, r8, pc}
   37b70:	mov	r3, r7
   37b74:	mov	r2, r0
   37b78:	mov	r1, r6
   37b7c:	mov	r0, r5
   37b80:	bl	3797c <fputs@plt+0x267e4>
   37b84:	pop	{r4, r5, r6, r7, r8, pc}
   37b88:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37b8c:	ldrh	sl, [r1, #52]	; 0x34
   37b90:	ldr	r4, [r0, #68]	; 0x44
   37b94:	cmp	r4, #0
   37b98:	bne	37c4c <fputs@plt+0x26ab4>
   37b9c:	mov	r6, r1
   37ba0:	mov	r9, r0
   37ba4:	ldrb	r3, [r1, #55]	; 0x37
   37ba8:	tst	r3, #8
   37bac:	ldrhne	r1, [r1, #50]	; 0x32
   37bb0:	subne	r2, sl, r1
   37bb4:	moveq	r2, #0
   37bb8:	moveq	r1, sl
   37bbc:	ldr	r0, [r0]
   37bc0:	bl	1c3ac <fputs@plt+0xb214>
   37bc4:	mov	r8, r0
   37bc8:	cmp	r0, #0
   37bcc:	beq	37c34 <fputs@plt+0x26a9c>
   37bd0:	cmp	sl, #0
   37bd4:	ble	37c28 <fputs@plt+0x26a90>
   37bd8:	add	r7, r0, #20
   37bdc:	ldr	fp, [pc, #112]	; 37c54 <fputs@plt+0x26abc>
   37be0:	b	37c04 <fputs@plt+0x26a6c>
   37be4:	str	r0, [r7], #4
   37be8:	ldr	r3, [r6, #28]
   37bec:	ldrb	r2, [r3, r5]
   37bf0:	ldr	r3, [r8, #16]
   37bf4:	strb	r2, [r3, r5]
   37bf8:	add	r4, r4, #1
   37bfc:	cmp	sl, r4
   37c00:	beq	37c28 <fputs@plt+0x26a90>
   37c04:	mov	r5, r4
   37c08:	ldr	r3, [r6, #32]
   37c0c:	ldr	r1, [r3, r4, lsl #2]
   37c10:	cmp	r1, fp
   37c14:	moveq	r0, #0
   37c18:	beq	37be4 <fputs@plt+0x26a4c>
   37c1c:	mov	r0, r9
   37c20:	bl	37b2c <fputs@plt+0x26994>
   37c24:	b	37be4 <fputs@plt+0x26a4c>
   37c28:	ldr	r3, [r9, #68]	; 0x44
   37c2c:	cmp	r3, #0
   37c30:	bne	37c3c <fputs@plt+0x26aa4>
   37c34:	mov	r0, r8
   37c38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37c3c:	mov	r0, r8
   37c40:	bl	201f8 <fputs@plt+0xf060>
   37c44:	mov	r8, #0
   37c48:	b	37c34 <fputs@plt+0x26a9c>
   37c4c:	mov	r8, #0
   37c50:	b	37c34 <fputs@plt+0x26a9c>
   37c54:	andeq	r2, r8, ip, lsr #3
   37c58:	push	{r4, lr}
   37c5c:	ldr	r4, [r0, #8]
   37c60:	bl	37b88 <fputs@plt+0x269f0>
   37c64:	mvn	r3, #5
   37c68:	mov	r2, r0
   37c6c:	mvn	r1, #0
   37c70:	mov	r0, r4
   37c74:	bl	23538 <fputs@plt+0x123a0>
   37c78:	pop	{r4, pc}
   37c7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   37c80:	sub	sp, sp, #12
   37c84:	mov	r7, r0
   37c88:	mov	r9, r1
   37c8c:	mov	r6, r2
   37c90:	mov	r4, r3
   37c94:	ldr	r5, [sp, #40]	; 0x28
   37c98:	bl	2afc0 <fputs@plt+0x19e28>
   37c9c:	mov	r8, r0
   37ca0:	ldr	r3, [r4]
   37ca4:	str	r3, [sp]
   37ca8:	cmp	r5, #55	; 0x37
   37cac:	movne	r3, #0
   37cb0:	moveq	r3, #1
   37cb4:	ldr	r2, [r4, #28]
   37cb8:	mov	r1, r6
   37cbc:	mov	r0, r7
   37cc0:	bl	2ad2c <fputs@plt+0x19b94>
   37cc4:	ldrb	r3, [r4, #42]	; 0x2a
   37cc8:	tst	r3, #32
   37ccc:	beq	37d08 <fputs@plt+0x26b70>
   37cd0:	mov	r0, r4
   37cd4:	bl	186b8 <fputs@plt+0x7520>
   37cd8:	mov	r4, r0
   37cdc:	ldr	r3, [r0, #44]	; 0x2c
   37ce0:	str	r6, [sp]
   37ce4:	mov	r2, r9
   37ce8:	mov	r1, r5
   37cec:	mov	r0, r8
   37cf0:	bl	2af28 <fputs@plt+0x19d90>
   37cf4:	mov	r1, r4
   37cf8:	mov	r0, r7
   37cfc:	bl	37c58 <fputs@plt+0x26ac0>
   37d00:	add	sp, sp, #12
   37d04:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37d08:	ldr	r3, [r4, #28]
   37d0c:	ldrsh	r2, [r4, #34]	; 0x22
   37d10:	str	r2, [sp, #4]
   37d14:	str	r6, [sp]
   37d18:	mov	r2, r9
   37d1c:	mov	r1, r5
   37d20:	mov	r0, r8
   37d24:	bl	2b01c <fputs@plt+0x19e84>
   37d28:	b	37d00 <fputs@plt+0x26b68>
   37d2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37d30:	sub	sp, sp, #12
   37d34:	mov	r5, r0
   37d38:	ldr	sl, [r0, #8]
   37d3c:	ldr	r9, [r0]
   37d40:	ldr	r4, [r0, #412]	; 0x19c
   37d44:	ldr	r8, [pc, #160]	; 37dec <fputs@plt+0x26c54>
   37d48:	cmp	r4, #0
   37d4c:	bne	37d58 <fputs@plt+0x26bc0>
   37d50:	add	sp, sp, #12
   37d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37d58:	ldr	r3, [r4, #8]
   37d5c:	ldr	fp, [r9, #16]
   37d60:	add	fp, fp, r3, lsl #4
   37d64:	ldr	r6, [r4, #12]
   37d68:	mov	r0, r5
   37d6c:	bl	183fc <fputs@plt+0x7264>
   37d70:	mov	r7, r0
   37d74:	ldr	r3, [fp, #12]
   37d78:	mov	r2, #55	; 0x37
   37d7c:	str	r2, [sp]
   37d80:	ldr	r3, [r3, #72]	; 0x48
   37d84:	ldr	r2, [r4, #8]
   37d88:	mov	r1, #0
   37d8c:	mov	r0, r5
   37d90:	bl	37c7c <fputs@plt+0x26ae4>
   37d94:	mov	r3, #0
   37d98:	mov	r2, r8
   37d9c:	mov	r1, #5
   37da0:	mov	r0, sl
   37da4:	bl	2c5c4 <fputs@plt+0x1b42c>
   37da8:	cmp	r0, #0
   37dac:	beq	37d50 <fputs@plt+0x26bb8>
   37db0:	add	r3, r6, #1
   37db4:	str	r3, [r0, #4]
   37db8:	str	r3, [r0, #28]
   37dbc:	sub	r6, r6, #1
   37dc0:	str	r6, [r0, #44]	; 0x2c
   37dc4:	str	r7, [r0, #52]	; 0x34
   37dc8:	str	r7, [r0, #68]	; 0x44
   37dcc:	str	r3, [r0, #72]	; 0x48
   37dd0:	mov	r3, #8
   37dd4:	strb	r3, [r0, #63]	; 0x3f
   37dd8:	mov	r1, r7
   37ddc:	mov	r0, r5
   37de0:	bl	1842c <fputs@plt+0x7294>
   37de4:	ldr	r4, [r4]
   37de8:	b	37d48 <fputs@plt+0x26bb0>
   37dec:			; <UNDEFINED> instruction: 0x000821b8
   37df0:	ldr	r3, [r0, #412]	; 0x19c
   37df4:	cmp	r3, #0
   37df8:	bxeq	lr
   37dfc:	push	{r4, lr}
   37e00:	bl	37d2c <fputs@plt+0x26b94>
   37e04:	pop	{r4, pc}
   37e08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37e0c:	sub	sp, sp, #28
   37e10:	ldr	r4, [sp, #64]	; 0x40
   37e14:	ldr	r7, [sp, #68]	; 0x44
   37e18:	ldrb	ip, [r1, #42]	; 0x2a
   37e1c:	tst	ip, #16
   37e20:	movne	r0, #0
   37e24:	beq	37e30 <fputs@plt+0x26c98>
   37e28:	add	sp, sp, #28
   37e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37e30:	str	r3, [sp, #12]
   37e34:	str	r2, [sp, #16]
   37e38:	mov	r9, r1
   37e3c:	mov	sl, r0
   37e40:	ldr	r1, [r1, #64]	; 0x40
   37e44:	ldr	r0, [r0]
   37e48:	bl	19604 <fputs@plt+0x846c>
   37e4c:	mov	fp, r0
   37e50:	mov	r0, sl
   37e54:	bl	2afc0 <fputs@plt+0x19e28>
   37e58:	str	r0, [sp, #8]
   37e5c:	cmp	r4, #0
   37e60:	ldrlt	r4, [sl, #72]	; 0x48
   37e64:	add	r6, r4, #1
   37e68:	ldr	r3, [sp, #72]	; 0x48
   37e6c:	cmp	r3, #0
   37e70:	strne	r4, [r3]
   37e74:	ldrb	r3, [r9, #42]	; 0x2a
   37e78:	tst	r3, #32
   37e7c:	bne	37eb4 <fputs@plt+0x26d1c>
   37e80:	cmp	r7, #0
   37e84:	beq	37e94 <fputs@plt+0x26cfc>
   37e88:	ldrb	r3, [r7]
   37e8c:	cmp	r3, #0
   37e90:	beq	37eb4 <fputs@plt+0x26d1c>
   37e94:	ldr	r3, [sp, #16]
   37e98:	str	r3, [sp]
   37e9c:	mov	r3, r9
   37ea0:	mov	r2, fp
   37ea4:	mov	r1, r4
   37ea8:	mov	r0, sl
   37eac:	bl	37c7c <fputs@plt+0x26ae4>
   37eb0:	b	37edc <fputs@plt+0x26d44>
   37eb4:	ldr	r3, [r9]
   37eb8:	str	r3, [sp]
   37ebc:	ldr	r3, [sp, #16]
   37ec0:	cmp	r3, #55	; 0x37
   37ec4:	movne	r3, #0
   37ec8:	moveq	r3, #1
   37ecc:	ldr	r2, [r9, #28]
   37ed0:	mov	r1, fp
   37ed4:	mov	r0, sl
   37ed8:	bl	2ad2c <fputs@plt+0x19b94>
   37edc:	ldr	r3, [sp, #76]	; 0x4c
   37ee0:	cmp	r3, #0
   37ee4:	strne	r6, [r3]
   37ee8:	ldr	r4, [r9, #8]
   37eec:	cmp	r4, #0
   37ef0:	beq	37fa4 <fputs@plt+0x26e0c>
   37ef4:	mov	r5, #1
   37ef8:	str	sl, [sp, #20]
   37efc:	ldr	sl, [sp, #72]	; 0x48
   37f00:	b	37f5c <fputs@plt+0x26dc4>
   37f04:	ldr	r3, [r4, #44]	; 0x2c
   37f08:	str	fp, [sp]
   37f0c:	mov	r2, r6
   37f10:	ldr	r1, [sp, #16]
   37f14:	ldr	r0, [sp, #8]
   37f18:	bl	2af28 <fputs@plt+0x19d90>
   37f1c:	mov	r1, r4
   37f20:	ldr	r0, [sp, #20]
   37f24:	bl	37c58 <fputs@plt+0x26ac0>
   37f28:	ldrb	r3, [r4, #55]	; 0x37
   37f2c:	and	r3, r3, #3
   37f30:	cmp	r3, #2
   37f34:	beq	37f78 <fputs@plt+0x26de0>
   37f38:	ldr	r1, [sp, #12]
   37f3c:	ldr	r0, [sp, #8]
   37f40:	bl	17154 <fputs@plt+0x5fbc>
   37f44:	ldr	r4, [r4, #20]
   37f48:	mov	r0, r5
   37f4c:	add	r5, r5, #1
   37f50:	mov	r6, r8
   37f54:	cmp	r4, #0
   37f58:	beq	37f90 <fputs@plt+0x26df8>
   37f5c:	add	r8, r6, #1
   37f60:	cmp	r7, #0
   37f64:	beq	37f04 <fputs@plt+0x26d6c>
   37f68:	ldrb	r3, [r7, r5]
   37f6c:	cmp	r3, #0
   37f70:	beq	37f28 <fputs@plt+0x26d90>
   37f74:	b	37f04 <fputs@plt+0x26d6c>
   37f78:	ldrb	r3, [r9, #42]	; 0x2a
   37f7c:	tst	r3, #32
   37f80:	beq	37f38 <fputs@plt+0x26da0>
   37f84:	cmp	sl, #0
   37f88:	strne	r6, [sl]
   37f8c:	b	37f44 <fputs@plt+0x26dac>
   37f90:	ldr	sl, [sp, #20]
   37f94:	ldr	r3, [sl, #72]	; 0x48
   37f98:	cmp	r3, r8
   37f9c:	strlt	r8, [sl, #72]	; 0x48
   37fa0:	b	37e28 <fputs@plt+0x26c90>
   37fa4:	mov	r8, r6
   37fa8:	mov	r0, #0
   37fac:	b	37f94 <fputs@plt+0x26dfc>
   37fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37fb4:	sub	sp, sp, #52	; 0x34
   37fb8:	mov	fp, r0
   37fbc:	str	r1, [sp, #32]
   37fc0:	str	r2, [sp, #28]
   37fc4:	str	r3, [sp, #24]
   37fc8:	ldr	r9, [sp, #88]	; 0x58
   37fcc:	ldr	r8, [sp, #96]	; 0x60
   37fd0:	bl	2afc0 <fputs@plt+0x19e28>
   37fd4:	mov	r7, r0
   37fd8:	ldr	r3, [fp, #72]	; 0x48
   37fdc:	sub	r3, r3, #1
   37fe0:	str	r3, [sp, #20]
   37fe4:	bl	2ae08 <fputs@plt+0x19c70>
   37fe8:	str	r0, [sp, #16]
   37fec:	ldr	r3, [sp, #100]	; 0x64
   37ff0:	cmp	r3, #0
   37ff4:	blt	381f0 <fputs@plt+0x27058>
   37ff8:	ldr	r5, [r9, #20]
   37ffc:	cmp	r5, #0
   38000:	ble	38040 <fputs@plt+0x26ea8>
   38004:	ldr	r3, [sp, #92]	; 0x5c
   38008:	sub	r6, r3, #4
   3800c:	mov	r4, #0
   38010:	mov	sl, #76	; 0x4c
   38014:	ldr	r2, [r6, #4]!
   38018:	add	r2, r8, r2
   3801c:	ldr	r3, [sp, #16]
   38020:	add	r2, r2, #1
   38024:	mov	r1, sl
   38028:	mov	r0, r7
   3802c:	bl	2b55c <fputs@plt+0x1a3c4>
   38030:	add	r4, r4, #1
   38034:	ldr	r5, [r9, #20]
   38038:	cmp	r5, r4
   3803c:	bgt	38014 <fputs@plt+0x26e7c>
   38040:	ldr	r3, [sp, #104]	; 0x68
   38044:	cmp	r3, #0
   38048:	bne	3817c <fputs@plt+0x26fe4>
   3804c:	ldr	r3, [sp, #24]
   38050:	cmp	r3, #0
   38054:	beq	38208 <fputs@plt+0x27070>
   38058:	mov	r1, r5
   3805c:	mov	r0, fp
   38060:	bl	18494 <fputs@plt+0x72fc>
   38064:	mov	r4, r0
   38068:	str	r0, [sp, #36]	; 0x24
   3806c:	mov	r0, fp
   38070:	bl	183fc <fputs@plt+0x7264>
   38074:	str	r0, [sp, #40]	; 0x28
   38078:	ldr	r6, [sp, #24]
   3807c:	ldr	r3, [r6, #44]	; 0x2c
   38080:	str	r3, [sp, #44]	; 0x2c
   38084:	ldr	r3, [sp, #32]
   38088:	str	r3, [sp]
   3808c:	ldr	r3, [sp, #44]	; 0x2c
   38090:	ldr	r2, [sp, #20]
   38094:	mov	r1, #54	; 0x36
   38098:	mov	r0, r7
   3809c:	bl	2af28 <fputs@plt+0x19d90>
   380a0:	mov	r1, r6
   380a4:	mov	r0, fp
   380a8:	bl	37c58 <fputs@plt+0x26ac0>
   380ac:	cmp	r5, #0
   380b0:	ble	383d0 <fputs@plt+0x27238>
   380b4:	ldr	r3, [sp, #92]	; 0x5c
   380b8:	sub	r3, r3, #4
   380bc:	mov	r6, r3
   380c0:	str	r3, [sp, #44]	; 0x2c
   380c4:	str	r5, [sp, #32]
   380c8:	add	sl, r5, r4
   380cc:	ldr	r2, [r6, #4]!
   380d0:	add	r2, r2, #1
   380d4:	mov	r3, r4
   380d8:	add	r2, r2, r8
   380dc:	mov	r1, #30
   380e0:	mov	r0, r7
   380e4:	bl	2b55c <fputs@plt+0x1a3c4>
   380e8:	add	r4, r4, #1
   380ec:	cmp	sl, r4
   380f0:	bne	380cc <fputs@plt+0x26f34>
   380f4:	ldr	r3, [r9]
   380f8:	ldr	r2, [sp, #28]
   380fc:	ldr	r1, [sp, #100]	; 0x64
   38100:	cmp	r3, r2
   38104:	cmpeq	r1, #1
   38108:	beq	38330 <fputs@plt+0x27198>
   3810c:	ldr	r1, [sp, #24]
   38110:	ldr	r0, [fp]
   38114:	bl	193a8 <fputs@plt+0x8210>
   38118:	str	r5, [sp, #8]
   3811c:	str	r0, [sp, #4]
   38120:	ldr	r4, [sp, #40]	; 0x28
   38124:	str	r4, [sp]
   38128:	mov	r3, r5
   3812c:	ldr	r6, [sp, #36]	; 0x24
   38130:	mov	r2, r6
   38134:	mov	r1, #49	; 0x31
   38138:	mov	r0, r7
   3813c:	bl	2b058 <fputs@plt+0x19ec0>
   38140:	mov	r3, #0
   38144:	str	r3, [sp, #4]
   38148:	str	r4, [sp]
   3814c:	ldr	r3, [sp, #16]
   38150:	ldr	r2, [sp, #20]
   38154:	mov	r1, #69	; 0x45
   38158:	mov	r0, r7
   3815c:	bl	2b01c <fputs@plt+0x19e84>
   38160:	mov	r1, r4
   38164:	mov	r0, fp
   38168:	bl	1842c <fputs@plt+0x7294>
   3816c:	mov	r2, r5
   38170:	mov	r1, r6
   38174:	mov	r0, fp
   38178:	bl	184c8 <fputs@plt+0x7330>
   3817c:	ldrb	r3, [r9, #24]
   38180:	cmp	r3, #0
   38184:	bne	381b8 <fputs@plt+0x27020>
   38188:	ldr	r3, [fp]
   3818c:	ldr	r3, [r3, #24]
   38190:	tst	r3, #16777216	; 0x1000000
   38194:	bne	381a4 <fputs@plt+0x2700c>
   38198:	ldr	r3, [fp, #416]	; 0x1a0
   3819c:	cmp	r3, #0
   381a0:	beq	382fc <fputs@plt+0x27164>
   381a4:	ldr	r3, [sp, #100]	; 0x64
   381a8:	cmp	r3, #0
   381ac:	ble	381b8 <fputs@plt+0x27020>
   381b0:	mov	r0, fp
   381b4:	bl	18c38 <fputs@plt+0x7aa0>
   381b8:	ldr	r3, [sp, #100]	; 0x64
   381bc:	ldrb	r2, [r9, #24]
   381c0:	mov	r1, #135	; 0x87
   381c4:	mov	r0, r7
   381c8:	bl	2b55c <fputs@plt+0x1a3c4>
   381cc:	ldr	r1, [sp, #16]
   381d0:	mov	r0, r7
   381d4:	bl	1712c <fputs@plt+0x5f94>
   381d8:	ldr	r2, [sp, #20]
   381dc:	mov	r1, #61	; 0x3d
   381e0:	mov	r0, r7
   381e4:	bl	2b4f0 <fputs@plt+0x1a358>
   381e8:	add	sp, sp, #52	; 0x34
   381ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   381f0:	mov	r3, r0
   381f4:	ldrb	r2, [r9, #24]
   381f8:	mov	r1, #136	; 0x88
   381fc:	mov	r0, r7
   38200:	bl	2b55c <fputs@plt+0x1a3c4>
   38204:	b	37ff8 <fputs@plt+0x26e60>
   38208:	mov	r0, fp
   3820c:	bl	183fc <fputs@plt+0x7264>
   38210:	mov	r4, r0
   38214:	ldr	r3, [sp, #92]	; 0x5c
   38218:	ldr	r2, [r3]
   3821c:	add	r2, r2, #1
   38220:	mov	r3, r0
   38224:	add	r2, r2, r8
   38228:	mov	r1, #31
   3822c:	mov	r0, r7
   38230:	bl	2b55c <fputs@plt+0x1a3c4>
   38234:	mov	r3, #0
   38238:	mov	r2, r4
   3823c:	mov	r1, #38	; 0x26
   38240:	mov	r0, r7
   38244:	bl	2b55c <fputs@plt+0x1a3c4>
   38248:	mov	r5, r0
   3824c:	ldr	r3, [r9]
   38250:	ldr	r2, [sp, #28]
   38254:	ldr	r1, [sp, #100]	; 0x64
   38258:	cmp	r3, r2
   3825c:	cmpeq	r1, #1
   38260:	beq	382d4 <fputs@plt+0x2713c>
   38264:	mov	r3, #54	; 0x36
   38268:	str	r3, [sp]
   3826c:	ldr	r3, [sp, #28]
   38270:	ldr	r2, [sp, #32]
   38274:	ldr	r6, [sp, #20]
   38278:	mov	r1, r6
   3827c:	mov	r0, fp
   38280:	bl	37c7c <fputs@plt+0x26ae4>
   38284:	str	r4, [sp]
   38288:	mov	r3, #0
   3828c:	mov	r2, r6
   38290:	mov	r1, #70	; 0x46
   38294:	mov	r0, r7
   38298:	bl	2af28 <fputs@plt+0x19d90>
   3829c:	ldr	r1, [sp, #16]
   382a0:	mov	r0, r7
   382a4:	bl	2b758 <fputs@plt+0x1a5c0>
   382a8:	ldr	r1, [r7, #32]
   382ac:	sub	r1, r1, #2
   382b0:	mov	r0, r7
   382b4:	bl	171a8 <fputs@plt+0x6010>
   382b8:	mov	r1, r5
   382bc:	mov	r0, r7
   382c0:	bl	171a8 <fputs@plt+0x6010>
   382c4:	mov	r1, r4
   382c8:	mov	r0, fp
   382cc:	bl	1842c <fputs@plt+0x7294>
   382d0:	b	3817c <fputs@plt+0x26fe4>
   382d4:	str	r4, [sp]
   382d8:	ldr	r3, [sp, #16]
   382dc:	mov	r2, r8
   382e0:	mov	r1, #79	; 0x4f
   382e4:	mov	r0, r7
   382e8:	bl	2af28 <fputs@plt+0x19d90>
   382ec:	mov	r1, #144	; 0x90
   382f0:	mov	r0, r7
   382f4:	bl	17154 <fputs@plt+0x5fbc>
   382f8:	b	38264 <fputs@plt+0x270cc>
   382fc:	ldrb	r3, [fp, #20]
   38300:	cmp	r3, #0
   38304:	bne	381a4 <fputs@plt+0x2700c>
   38308:	mov	r3, #4
   3830c:	str	r3, [sp, #4]
   38310:	mvn	r3, #1
   38314:	str	r3, [sp]
   38318:	mov	r3, #0
   3831c:	mov	r2, #2
   38320:	ldr	r1, [pc, #196]	; 383ec <fputs@plt+0x27254>
   38324:	mov	r0, fp
   38328:	bl	2b1ac <fputs@plt+0x1a014>
   3832c:	b	381cc <fputs@plt+0x27034>
   38330:	ldr	sl, [r7, #32]
   38334:	add	sl, r5, sl
   38338:	add	sl, sl, #1
   3833c:	ldr	r3, [sp, #32]
   38340:	lsl	r6, r3, #1
   38344:	mov	r4, #0
   38348:	str	r5, [sp, #32]
   3834c:	ldr	r5, [sp, #44]	; 0x2c
   38350:	str	fp, [sp, #44]	; 0x2c
   38354:	ldr	fp, [sp, #24]
   38358:	str	r9, [sp, #88]	; 0x58
   3835c:	ldr	r9, [sp, #28]
   38360:	ldr	r2, [r5, #4]!
   38364:	add	r2, r2, #1
   38368:	add	r2, r2, r8
   3836c:	ldr	r3, [fp, #4]
   38370:	ldrsh	r3, [r3, r4]
   38374:	ldrsh	r1, [r9, #32]
   38378:	cmp	r1, r3
   3837c:	addne	r3, r3, #1
   38380:	addne	r3, r3, r8
   38384:	moveq	r3, r8
   38388:	str	r3, [sp]
   3838c:	mov	r3, sl
   38390:	mov	r1, #78	; 0x4e
   38394:	mov	r0, r7
   38398:	bl	2af28 <fputs@plt+0x19d90>
   3839c:	mov	r1, #16
   383a0:	mov	r0, r7
   383a4:	bl	17154 <fputs@plt+0x5fbc>
   383a8:	add	r4, r4, #2
   383ac:	cmp	r4, r6
   383b0:	bne	38360 <fputs@plt+0x271c8>
   383b4:	ldr	r5, [sp, #32]
   383b8:	ldr	fp, [sp, #44]	; 0x2c
   383bc:	ldr	r9, [sp, #88]	; 0x58
   383c0:	ldr	r1, [sp, #16]
   383c4:	mov	r0, r7
   383c8:	bl	2b758 <fputs@plt+0x1a5c0>
   383cc:	b	3810c <fputs@plt+0x26f74>
   383d0:	ldr	r3, [r9]
   383d4:	ldr	r2, [sp, #28]
   383d8:	ldr	r1, [sp, #100]	; 0x64
   383dc:	cmp	r3, r2
   383e0:	cmpeq	r1, #1
   383e4:	bne	3810c <fputs@plt+0x26f74>
   383e8:	b	383c0 <fputs@plt+0x27228>
   383ec:	andeq	r0, r0, r3, lsl r3
   383f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   383f4:	sub	sp, sp, #116	; 0x74
   383f8:	mov	sl, r0
   383fc:	mov	r9, r1
   38400:	str	r2, [sp, #24]
   38404:	str	r3, [sp, #40]	; 0x28
   38408:	ldr	r3, [r0]
   3840c:	str	r3, [sp, #28]
   38410:	ldr	r3, [sp, #152]	; 0x98
   38414:	add	r8, r3, #7
   38418:	ldr	r3, [r0, #76]	; 0x4c
   3841c:	cmp	r3, r8
   38420:	movlt	r3, r8
   38424:	str	r3, [r0, #76]	; 0x4c
   38428:	bl	2afc0 <fputs@plt+0x19e28>
   3842c:	str	r0, [sp, #20]
   38430:	cmp	r9, #0
   38434:	cmpne	r0, #0
   38438:	beq	38448 <fputs@plt+0x272b0>
   3843c:	ldr	r3, [r9, #28]
   38440:	cmp	r3, #0
   38444:	bne	38450 <fputs@plt+0x272b8>
   38448:	add	sp, sp, #116	; 0x74
   3844c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38450:	mov	r2, #0
   38454:	ldr	r1, [r9]
   38458:	ldr	r0, [pc, #1632]	; 38ac0 <fputs@plt+0x27928>
   3845c:	bl	27e5c <fputs@plt+0x16cc4>
   38460:	cmp	r0, #0
   38464:	beq	38448 <fputs@plt+0x272b0>
   38468:	ldr	r1, [r9, #64]	; 0x40
   3846c:	ldr	r4, [sp, #28]
   38470:	mov	r0, r4
   38474:	bl	19604 <fputs@plt+0x846c>
   38478:	str	r0, [sp, #68]	; 0x44
   3847c:	ldr	r3, [r4, #16]
   38480:	ldr	r3, [r3, r0, lsl #4]
   38484:	str	r3, [sp]
   38488:	mov	r3, #0
   3848c:	ldr	r2, [r9]
   38490:	mov	r1, #28
   38494:	mov	r0, sl
   38498:	bl	3573c <fputs@plt+0x245a4>
   3849c:	subs	r3, r0, #0
   384a0:	str	r3, [sp, #72]	; 0x48
   384a4:	bne	38448 <fputs@plt+0x272b0>
   384a8:	ldr	r3, [sp, #152]	; 0x98
   384ac:	add	r3, r3, #3
   384b0:	mov	r6, r3
   384b4:	str	r3, [sp, #108]	; 0x6c
   384b8:	ldr	r3, [sp, #152]	; 0x98
   384bc:	add	r3, r3, #4
   384c0:	mov	r4, r3
   384c4:	str	r3, [sp, #92]	; 0x5c
   384c8:	ldr	r3, [sp, #152]	; 0x98
   384cc:	add	r3, r3, #5
   384d0:	str	r3, [sp, #80]	; 0x50
   384d4:	ldr	r3, [sp, #152]	; 0x98
   384d8:	add	r3, r3, #6
   384dc:	str	r3, [sp, #96]	; 0x60
   384e0:	ldr	r3, [r9]
   384e4:	str	r3, [sp]
   384e8:	mov	r3, #0
   384ec:	ldr	r2, [r9, #28]
   384f0:	ldr	r5, [sp, #68]	; 0x44
   384f4:	mov	r1, r5
   384f8:	mov	r0, sl
   384fc:	bl	2ad2c <fputs@plt+0x19b94>
   38500:	ldr	r3, [sp, #156]	; 0x9c
   38504:	add	r3, r3, #1
   38508:	str	r3, [sp, #16]
   3850c:	ldr	r3, [sp, #156]	; 0x9c
   38510:	add	r2, r3, #2
   38514:	ldr	r3, [sl, #72]	; 0x48
   38518:	cmp	r3, r2
   3851c:	movlt	r3, r2
   38520:	str	r3, [sl, #72]	; 0x48
   38524:	mov	r3, #54	; 0x36
   38528:	str	r3, [sp]
   3852c:	mov	r3, r9
   38530:	mov	r2, r5
   38534:	ldr	r1, [sp, #156]	; 0x9c
   38538:	mov	r0, sl
   3853c:	bl	37c7c <fputs@plt+0x26ae4>
   38540:	ldr	r2, [r9]
   38544:	mov	r1, r4
   38548:	ldr	r0, [sp, #20]
   3854c:	bl	2b094 <fputs@plt+0x19efc>
   38550:	ldr	fp, [r9, #8]
   38554:	cmp	fp, #0
   38558:	beq	389d8 <fputs@plt+0x27840>
   3855c:	ldr	r3, [sp, #152]	; 0x98
   38560:	add	r3, r3, #1
   38564:	str	r3, [sp, #52]	; 0x34
   38568:	ldr	r3, [sp, #152]	; 0x98
   3856c:	add	r3, r3, #2
   38570:	str	r3, [sp, #32]
   38574:	mov	r3, #1
   38578:	str	r3, [sp, #44]	; 0x2c
   3857c:	ldr	r3, [pc, #1344]	; 38ac4 <fputs@plt+0x2792c>
   38580:	add	r3, r3, #3600	; 0xe10
   38584:	add	r3, r3, #12
   38588:	str	r3, [sp, #88]	; 0x58
   3858c:	ldr	r3, [pc, #1328]	; 38ac4 <fputs@plt+0x2792c>
   38590:	add	r3, r3, #3632	; 0xe30
   38594:	add	r3, r3, #8
   38598:	str	r3, [sp, #104]	; 0x68
   3859c:	str	r8, [sp, #84]	; 0x54
   385a0:	str	sl, [sp, #36]	; 0x24
   385a4:	mov	sl, r6
   385a8:	str	r9, [sp, #76]	; 0x4c
   385ac:	b	38940 <fputs@plt+0x277a8>
   385b0:	ldrh	r4, [fp, #52]	; 0x34
   385b4:	ldr	r2, [fp]
   385b8:	ldrb	r3, [fp, #55]	; 0x37
   385bc:	tst	r3, #8
   385c0:	ldrhne	r9, [fp, #50]	; 0x32
   385c4:	subne	r9, r9, #1
   385c8:	subeq	r9, r4, #1
   385cc:	ldr	r1, [sp, #80]	; 0x50
   385d0:	ldr	r5, [sp, #20]
   385d4:	mov	r0, r5
   385d8:	bl	2b094 <fputs@plt+0x19efc>
   385dc:	ldr	r3, [sp, #84]	; 0x54
   385e0:	add	r2, r9, r3
   385e4:	ldr	r6, [sp, #36]	; 0x24
   385e8:	ldr	r3, [r6, #76]	; 0x4c
   385ec:	cmp	r3, r2
   385f0:	movlt	r3, r2
   385f4:	str	r3, [r6, #76]	; 0x4c
   385f8:	ldr	r3, [fp, #44]	; 0x2c
   385fc:	ldr	r2, [sp, #68]	; 0x44
   38600:	str	r2, [sp]
   38604:	ldr	r7, [sp, #16]
   38608:	mov	r2, r7
   3860c:	mov	r1, #54	; 0x36
   38610:	mov	r0, r5
   38614:	bl	2af28 <fputs@plt+0x19d90>
   38618:	mov	r1, fp
   3861c:	mov	r0, r6
   38620:	bl	37c58 <fputs@plt+0x26ac0>
   38624:	ldr	r6, [sp, #32]
   38628:	mov	r3, r6
   3862c:	mov	r2, r4
   38630:	mov	r1, #22
   38634:	mov	r0, r5
   38638:	bl	2b55c <fputs@plt+0x1a3c4>
   3863c:	mov	r3, sl
   38640:	ldrh	r2, [fp, #50]	; 0x32
   38644:	mov	r1, #22
   38648:	mov	r0, r5
   3864c:	bl	2b55c <fputs@plt+0x1a3c4>
   38650:	mvn	r3, #4
   38654:	str	r3, [sp, #8]
   38658:	ldr	r3, [sp, #88]	; 0x58
   3865c:	str	r3, [sp, #4]
   38660:	ldr	r3, [sp, #52]	; 0x34
   38664:	str	r3, [sp]
   38668:	mov	r3, r6
   3866c:	mov	r2, #0
   38670:	mov	r1, #35	; 0x23
   38674:	mov	r0, r5
   38678:	bl	2b058 <fputs@plt+0x19ec0>
   3867c:	mov	r1, #2
   38680:	mov	r0, r5
   38684:	bl	17154 <fputs@plt+0x5fbc>
   38688:	mov	r2, r7
   3868c:	mov	r1, #108	; 0x6c
   38690:	mov	r0, r5
   38694:	bl	2b4f0 <fputs@plt+0x1a358>
   38698:	str	r0, [sp, #56]	; 0x38
   3869c:	mov	r3, r6
   386a0:	mov	r2, #0
   386a4:	mov	r1, #22
   386a8:	mov	r0, r5
   386ac:	bl	2b55c <fputs@plt+0x1a3c4>
   386b0:	cmp	r9, #0
   386b4:	ble	38998 <fputs@plt+0x27800>
   386b8:	ldr	r4, [sp, #20]
   386bc:	mov	r0, r4
   386c0:	bl	2ae08 <fputs@plt+0x19c70>
   386c4:	str	r0, [sp, #60]	; 0x3c
   386c8:	lsl	r2, r9, #2
   386cc:	mov	r3, #0
   386d0:	ldr	r0, [sp, #28]
   386d4:	bl	13b5c <fputs@plt+0x29c4>
   386d8:	subs	r3, r0, #0
   386dc:	str	r3, [sp, #64]	; 0x40
   386e0:	beq	38934 <fputs@plt+0x2779c>
   386e4:	mov	r1, #13
   386e8:	mov	r0, r4
   386ec:	bl	2afa0 <fputs@plt+0x19e08>
   386f0:	ldr	r3, [r4, #32]
   386f4:	str	r3, [sp, #48]	; 0x30
   386f8:	cmp	r9, #1
   386fc:	beq	389a8 <fputs@plt+0x27810>
   38700:	ldr	r3, [sp, #64]	; 0x40
   38704:	sub	r5, r3, #4
   38708:	mov	r7, r5
   3870c:	ldr	r4, [sp, #72]	; 0x48
   38710:	ldr	r3, [sp, #152]	; 0x98
   38714:	add	r6, r3, #7
   38718:	str	r5, [sp, #100]	; 0x64
   3871c:	ldr	r5, [sp, #20]
   38720:	ldr	r3, [fp, #32]
   38724:	ldr	r1, [r3, r4, lsl #2]
   38728:	ldr	r0, [sp, #36]	; 0x24
   3872c:	bl	37b2c <fputs@plt+0x26994>
   38730:	mov	r8, r0
   38734:	ldr	r3, [sp, #32]
   38738:	mov	r2, r4
   3873c:	mov	r1, #22
   38740:	mov	r0, r5
   38744:	bl	2b55c <fputs@plt+0x1a3c4>
   38748:	str	sl, [sp]
   3874c:	mov	r3, r4
   38750:	ldr	r2, [sp, #16]
   38754:	mov	r1, #47	; 0x2f
   38758:	mov	r0, r5
   3875c:	bl	2af28 <fputs@plt+0x19d90>
   38760:	mvn	r3, #3
   38764:	str	r3, [sp, #8]
   38768:	str	r8, [sp, #4]
   3876c:	add	r3, r6, r4
   38770:	str	r3, [sp]
   38774:	mov	r3, #0
   38778:	mov	r2, sl
   3877c:	mov	r1, #78	; 0x4e
   38780:	mov	r0, r5
   38784:	bl	2b058 <fputs@plt+0x19ec0>
   38788:	str	r0, [r7, #4]!
   3878c:	mov	r1, #128	; 0x80
   38790:	mov	r0, r5
   38794:	bl	17154 <fputs@plt+0x5fbc>
   38798:	add	r4, r4, #1
   3879c:	cmp	r9, r4
   387a0:	bne	38720 <fputs@plt+0x27588>
   387a4:	ldr	r5, [sp, #100]	; 0x64
   387a8:	ldr	r3, [sp, #32]
   387ac:	mov	r2, r4
   387b0:	mov	r1, #22
   387b4:	ldr	r9, [sp, #20]
   387b8:	mov	r0, r9
   387bc:	bl	2b55c <fputs@plt+0x1a3c4>
   387c0:	ldr	r1, [sp, #60]	; 0x3c
   387c4:	mov	r0, r9
   387c8:	bl	2b758 <fputs@plt+0x1a5c0>
   387cc:	ldr	r3, [sp, #48]	; 0x30
   387d0:	sub	r1, r3, #1
   387d4:	mov	r0, r9
   387d8:	bl	171a8 <fputs@plt+0x6010>
   387dc:	ldr	r7, [sp, #72]	; 0x48
   387e0:	mov	r8, #47	; 0x2f
   387e4:	ldr	r1, [r5, #4]!
   387e8:	mov	r0, r9
   387ec:	bl	171a8 <fputs@plt+0x6010>
   387f0:	add	r3, r7, r6
   387f4:	str	r3, [sp]
   387f8:	mov	r3, r7
   387fc:	ldr	r2, [sp, #16]
   38800:	mov	r1, r8
   38804:	mov	r0, r9
   38808:	bl	2af28 <fputs@plt+0x19d90>
   3880c:	add	r7, r7, #1
   38810:	cmp	r4, r7
   38814:	bne	387e4 <fputs@plt+0x2764c>
   38818:	ldr	r1, [sp, #60]	; 0x3c
   3881c:	ldr	r0, [sp, #20]
   38820:	bl	1712c <fputs@plt+0x5f94>
   38824:	ldr	r1, [sp, #64]	; 0x40
   38828:	ldr	r0, [sp, #28]
   3882c:	bl	1fc00 <fputs@plt+0xea68>
   38830:	mvn	r4, #4
   38834:	str	r4, [sp, #8]
   38838:	ldr	r3, [sp, #104]	; 0x68
   3883c:	str	r3, [sp, #4]
   38840:	str	sl, [sp]
   38844:	ldr	r6, [sp, #52]	; 0x34
   38848:	mov	r3, r6
   3884c:	mov	r2, #1
   38850:	mov	r1, #35	; 0x23
   38854:	ldr	r5, [sp, #20]
   38858:	mov	r0, r5
   3885c:	bl	2b058 <fputs@plt+0x19ec0>
   38860:	mov	r1, #2
   38864:	mov	r0, r5
   38868:	bl	17154 <fputs@plt+0x5fbc>
   3886c:	ldr	r3, [sp, #48]	; 0x30
   38870:	ldr	r2, [sp, #16]
   38874:	mov	r1, #7
   38878:	mov	r0, r5
   3887c:	bl	2b55c <fputs@plt+0x1a3c4>
   38880:	str	r4, [sp, #8]
   38884:	ldr	r3, [pc, #568]	; 38ac4 <fputs@plt+0x2792c>
   38888:	add	r3, r3, #3664	; 0xe50
   3888c:	add	r3, r3, #4
   38890:	str	r3, [sp, #4]
   38894:	ldr	r3, [sp, #96]	; 0x60
   38898:	str	r3, [sp]
   3889c:	mov	r3, r6
   388a0:	mov	r2, #0
   388a4:	mov	r1, #35	; 0x23
   388a8:	mov	r0, r5
   388ac:	bl	2b058 <fputs@plt+0x19ec0>
   388b0:	mov	r1, #1
   388b4:	mov	r4, r5
   388b8:	mov	r0, r5
   388bc:	bl	17154 <fputs@plt+0x5fbc>
   388c0:	mov	r3, #0
   388c4:	str	r3, [sp, #8]
   388c8:	ldr	r3, [pc, #504]	; 38ac8 <fputs@plt+0x27930>
   388cc:	str	r3, [sp, #4]
   388d0:	str	sl, [sp]
   388d4:	mov	r3, #3
   388d8:	ldr	r2, [sp, #92]	; 0x5c
   388dc:	mov	r1, #49	; 0x31
   388e0:	mov	r0, r5
   388e4:	bl	2b058 <fputs@plt+0x19ec0>
   388e8:	ldr	r3, [sp, #152]	; 0x98
   388ec:	ldr	r5, [sp, #40]	; 0x28
   388f0:	mov	r2, r5
   388f4:	mov	r1, #74	; 0x4a
   388f8:	mov	r0, r4
   388fc:	bl	2b55c <fputs@plt+0x1a3c4>
   38900:	ldr	r3, [sp, #152]	; 0x98
   38904:	str	r3, [sp]
   38908:	mov	r3, sl
   3890c:	mov	r2, r5
   38910:	mov	r1, #75	; 0x4b
   38914:	mov	r0, r4
   38918:	bl	2af28 <fputs@plt+0x19d90>
   3891c:	mov	r1, #8
   38920:	mov	r0, r4
   38924:	bl	17154 <fputs@plt+0x5fbc>
   38928:	ldr	r1, [sp, #56]	; 0x38
   3892c:	mov	r0, r4
   38930:	bl	171a8 <fputs@plt+0x6010>
   38934:	ldr	fp, [fp, #20]
   38938:	cmp	fp, #0
   3893c:	beq	389e0 <fputs@plt+0x27848>
   38940:	ldr	r3, [sp, #24]
   38944:	cmp	r3, #0
   38948:	cmpne	r3, fp
   3894c:	bne	38934 <fputs@plt+0x2779c>
   38950:	ldr	r3, [fp, #36]	; 0x24
   38954:	ldr	r2, [sp, #44]	; 0x2c
   38958:	cmp	r3, #0
   3895c:	moveq	r2, #0
   38960:	str	r2, [sp, #44]	; 0x2c
   38964:	ldr	r3, [sp, #76]	; 0x4c
   38968:	ldrb	r3, [r3, #42]	; 0x2a
   3896c:	tst	r3, #32
   38970:	beq	385b0 <fputs@plt+0x27418>
   38974:	ldrb	r3, [fp, #55]	; 0x37
   38978:	and	r3, r3, #3
   3897c:	cmp	r3, #2
   38980:	bne	385b0 <fputs@plt+0x27418>
   38984:	ldrh	r4, [fp, #50]	; 0x32
   38988:	ldr	r3, [sp, #76]	; 0x4c
   3898c:	ldr	r2, [r3]
   38990:	sub	r9, r4, #1
   38994:	b	385cc <fputs@plt+0x27434>
   38998:	ldr	r3, [sp, #20]
   3899c:	ldr	r3, [r3, #32]
   389a0:	str	r3, [sp, #48]	; 0x30
   389a4:	b	38830 <fputs@plt+0x27698>
   389a8:	ldrh	r3, [fp, #50]	; 0x32
   389ac:	cmp	r3, #1
   389b0:	bne	38700 <fputs@plt+0x27568>
   389b4:	ldrb	r3, [fp, #54]	; 0x36
   389b8:	cmp	r3, #0
   389bc:	beq	38700 <fputs@plt+0x27568>
   389c0:	ldr	r3, [sp, #60]	; 0x3c
   389c4:	ldr	r2, [sp, #84]	; 0x54
   389c8:	mov	r1, #77	; 0x4d
   389cc:	ldr	r0, [sp, #20]
   389d0:	bl	2b55c <fputs@plt+0x1a3c4>
   389d4:	b	38700 <fputs@plt+0x27568>
   389d8:	mov	r3, #1
   389dc:	str	r3, [sp, #44]	; 0x2c
   389e0:	ldr	r3, [sp, #24]
   389e4:	ldr	r2, [sp, #44]	; 0x2c
   389e8:	clz	r3, r3
   389ec:	lsr	r3, r3, #5
   389f0:	cmp	r2, #0
   389f4:	moveq	r3, #0
   389f8:	cmp	r3, #0
   389fc:	beq	38448 <fputs@plt+0x272b0>
   38a00:	ldr	r4, [sp, #96]	; 0x60
   38a04:	mov	r3, r4
   38a08:	ldr	r2, [sp, #156]	; 0x9c
   38a0c:	mov	r1, #50	; 0x32
   38a10:	ldr	r5, [sp, #20]
   38a14:	mov	r0, r5
   38a18:	bl	2b55c <fputs@plt+0x1a3c4>
   38a1c:	mov	r2, r4
   38a20:	mov	r1, #46	; 0x2e
   38a24:	mov	r0, r5
   38a28:	bl	2b4f0 <fputs@plt+0x1a358>
   38a2c:	mov	r4, r0
   38a30:	ldr	r3, [sp, #80]	; 0x50
   38a34:	mov	r2, #0
   38a38:	mov	r1, #25
   38a3c:	mov	r0, r5
   38a40:	bl	2b55c <fputs@plt+0x1a3c4>
   38a44:	mov	r3, #0
   38a48:	str	r3, [sp, #8]
   38a4c:	ldr	r3, [pc, #116]	; 38ac8 <fputs@plt+0x27930>
   38a50:	str	r3, [sp, #4]
   38a54:	ldr	r6, [sp, #108]	; 0x6c
   38a58:	str	r6, [sp]
   38a5c:	mov	r3, #3
   38a60:	ldr	r2, [sp, #92]	; 0x5c
   38a64:	mov	r1, #49	; 0x31
   38a68:	mov	r0, r5
   38a6c:	bl	2b058 <fputs@plt+0x19ec0>
   38a70:	ldr	r3, [sp, #152]	; 0x98
   38a74:	ldr	r7, [sp, #40]	; 0x28
   38a78:	mov	r2, r7
   38a7c:	mov	r1, #74	; 0x4a
   38a80:	mov	r0, r5
   38a84:	bl	2b55c <fputs@plt+0x1a3c4>
   38a88:	ldr	r3, [sp, #152]	; 0x98
   38a8c:	str	r3, [sp]
   38a90:	mov	r3, r6
   38a94:	mov	r2, r7
   38a98:	mov	r1, #75	; 0x4b
   38a9c:	mov	r0, r5
   38aa0:	bl	2af28 <fputs@plt+0x19d90>
   38aa4:	mov	r1, #8
   38aa8:	mov	r0, r5
   38aac:	bl	17154 <fputs@plt+0x5fbc>
   38ab0:	mov	r1, r4
   38ab4:	mov	r0, r5
   38ab8:	bl	171a8 <fputs@plt+0x6010>
   38abc:	b	38448 <fputs@plt+0x272b0>
   38ac0:	andeq	r5, r8, ip, asr r6
   38ac4:			; <UNDEFINED> instruction: 0x000813b0
   38ac8:	andeq	r5, r8, r8, ror #12
   38acc:	push	{r4, r5, r6, lr}
   38ad0:	mov	r4, r0
   38ad4:	ldr	r0, [r0]
   38ad8:	cmp	r1, #0
   38adc:	beq	38c80 <fputs@plt+0x27ae8>
   38ae0:	ldrb	r3, [r1]
   38ae4:	ldr	r2, [r1, #4]
   38ae8:	tst	r2, #512	; 0x200
   38aec:	beq	38c5c <fputs@plt+0x27ac4>
   38af0:	mov	r5, #0
   38af4:	b	38bf8 <fputs@plt+0x27a60>
   38af8:	mov	r1, r3
   38afc:	b	38c4c <fputs@plt+0x27ab4>
   38b00:	cmp	r3, #95	; 0x5f
   38b04:	beq	38bb8 <fputs@plt+0x27a20>
   38b08:	cmp	r3, #157	; 0x9d
   38b0c:	beq	38bac <fputs@plt+0x27a14>
   38b10:	bic	ip, r3, #2
   38b14:	cmp	ip, #152	; 0x98
   38b18:	bne	38c00 <fputs@plt+0x27a68>
   38b1c:	ldr	r3, [r1, #44]	; 0x2c
   38b20:	cmp	r3, #0
   38b24:	bne	38c10 <fputs@plt+0x27a78>
   38b28:	tst	r2, #256	; 0x100
   38b2c:	beq	38c90 <fputs@plt+0x27af8>
   38b30:	ldr	r3, [r1, #12]
   38b34:	cmp	r3, #0
   38b38:	beq	38b48 <fputs@plt+0x279b0>
   38b3c:	ldr	ip, [r3, #4]
   38b40:	tst	ip, #256	; 0x100
   38b44:	bne	38af8 <fputs@plt+0x27960>
   38b48:	ldr	r5, [r1, #16]
   38b4c:	ldr	r3, [r1, #20]
   38b50:	cmp	r3, #0
   38b54:	moveq	r1, r5
   38b58:	beq	38c44 <fputs@plt+0x27aac>
   38b5c:	tst	r2, #2048	; 0x800
   38b60:	movne	r1, r5
   38b64:	bne	38c44 <fputs@plt+0x27aac>
   38b68:	ldr	lr, [r3]
   38b6c:	cmp	lr, #0
   38b70:	ble	38c70 <fputs@plt+0x27ad8>
   38b74:	ldr	r2, [r3, #4]
   38b78:	ldr	r1, [r2]
   38b7c:	ldr	r3, [r1, #4]
   38b80:	tst	r3, #256	; 0x100
   38b84:	bne	38c44 <fputs@plt+0x27aac>
   38b88:	mov	r3, #0
   38b8c:	add	r3, r3, #1
   38b90:	cmp	r3, lr
   38b94:	beq	38c40 <fputs@plt+0x27aa8>
   38b98:	ldr	r1, [r2, #20]!
   38b9c:	ldr	ip, [r1, #4]
   38ba0:	tst	ip, #256	; 0x100
   38ba4:	beq	38b8c <fputs@plt+0x279f4>
   38ba8:	b	38c44 <fputs@plt+0x27aac>
   38bac:	ldrb	r3, [r1, #38]	; 0x26
   38bb0:	cmp	r3, #95	; 0x5f
   38bb4:	bne	38b1c <fputs@plt+0x27984>
   38bb8:	ldr	r3, [r1, #8]
   38bbc:	mov	r2, #0
   38bc0:	ldrb	r1, [r0, #66]	; 0x42
   38bc4:	mov	r0, r4
   38bc8:	bl	3797c <fputs@plt+0x267e4>
   38bcc:	mov	r5, r0
   38bd0:	cmp	r5, #0
   38bd4:	beq	38bf8 <fputs@plt+0x27a60>
   38bd8:	ldr	r1, [r4]
   38bdc:	ldr	r3, [r5]
   38be0:	mov	r2, r5
   38be4:	ldrb	r1, [r1, #66]	; 0x42
   38be8:	mov	r0, r4
   38bec:	bl	3797c <fputs@plt+0x267e4>
   38bf0:	cmp	r0, #0
   38bf4:	moveq	r5, #0
   38bf8:	mov	r0, r5
   38bfc:	pop	{r4, r5, r6, pc}
   38c00:	cmp	r3, #62	; 0x3e
   38c04:	cmpne	r3, #157	; 0x9d
   38c08:	bne	38b28 <fputs@plt+0x27990>
   38c0c:	b	38b1c <fputs@plt+0x27984>
   38c10:	ldrsh	r2, [r1, #32]
   38c14:	cmp	r2, #0
   38c18:	movlt	r5, #0
   38c1c:	blt	38bf8 <fputs@plt+0x27a60>
   38c20:	ldr	r3, [r3, #4]
   38c24:	add	r2, r3, r2, lsl #4
   38c28:	mov	r3, #0
   38c2c:	ldr	r2, [r2, #8]
   38c30:	ldrb	r1, [r0, #66]	; 0x42
   38c34:	bl	24c7c <fputs@plt+0x13ae4>
   38c38:	mov	r5, r0
   38c3c:	b	38bd0 <fputs@plt+0x27a38>
   38c40:	mov	r1, r5
   38c44:	cmp	r1, #0
   38c48:	beq	38c78 <fputs@plt+0x27ae0>
   38c4c:	ldrb	r3, [r1]
   38c50:	ldr	r2, [r1, #4]
   38c54:	tst	r2, #512	; 0x200
   38c58:	bne	38c88 <fputs@plt+0x27af0>
   38c5c:	cmp	r3, #156	; 0x9c
   38c60:	cmpne	r3, #38	; 0x26
   38c64:	bne	38b00 <fputs@plt+0x27968>
   38c68:	ldr	r1, [r1, #12]
   38c6c:	b	38c44 <fputs@plt+0x27aac>
   38c70:	mov	r1, r5
   38c74:	b	38c44 <fputs@plt+0x27aac>
   38c78:	mov	r5, #0
   38c7c:	b	38bf8 <fputs@plt+0x27a60>
   38c80:	mov	r5, #0
   38c84:	b	38bf8 <fputs@plt+0x27a60>
   38c88:	mov	r5, #0
   38c8c:	b	38bf8 <fputs@plt+0x27a60>
   38c90:	mov	r5, #0
   38c94:	b	38bf8 <fputs@plt+0x27a60>
   38c98:	push	{r4, r5, r6, lr}
   38c9c:	mov	r5, r0
   38ca0:	ldr	r3, [r1, #4]
   38ca4:	tst	r3, #256	; 0x100
   38ca8:	bne	38ce4 <fputs@plt+0x27b4c>
   38cac:	mov	r4, r2
   38cb0:	cmp	r2, #0
   38cb4:	beq	38cc4 <fputs@plt+0x27b2c>
   38cb8:	ldr	r3, [r2, #4]
   38cbc:	tst	r3, #256	; 0x100
   38cc0:	bne	38cec <fputs@plt+0x27b54>
   38cc4:	mov	r0, r5
   38cc8:	bl	38acc <fputs@plt+0x27934>
   38ccc:	cmp	r0, #0
   38cd0:	popne	{r4, r5, r6, pc}
   38cd4:	mov	r1, r4
   38cd8:	mov	r0, r5
   38cdc:	bl	38acc <fputs@plt+0x27934>
   38ce0:	pop	{r4, r5, r6, pc}
   38ce4:	bl	38acc <fputs@plt+0x27934>
   38ce8:	pop	{r4, r5, r6, pc}
   38cec:	mov	r1, r2
   38cf0:	bl	38acc <fputs@plt+0x27934>
   38cf4:	pop	{r4, r5, r6, pc}
   38cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38cfc:	sub	sp, sp, #20
   38d00:	mov	fp, r0
   38d04:	ldr	r5, [r0, #24]
   38d08:	ldrb	r3, [r0, #18]
   38d0c:	ldrb	r2, [r0, #17]
   38d10:	cmp	r2, r3
   38d14:	bcc	3900c <fputs@plt+0x27e74>
   38d18:	add	r2, fp, r3, lsl #2
   38d1c:	ldr	r8, [r2, #24]
   38d20:	add	r3, fp, r3, lsl #1
   38d24:	ldrsh	sl, [r3, #70]	; 0x46
   38d28:	cmn	sl, #2
   38d2c:	beq	38d4c <fputs@plt+0x27bb4>
   38d30:	ldr	r7, [fp, #4]
   38d34:	cmp	r7, #0
   38d38:	beq	38fdc <fputs@plt+0x27e44>
   38d3c:	mov	r3, fp
   38d40:	mov	fp, sl
   38d44:	mov	sl, r3
   38d48:	b	38fb4 <fputs@plt+0x27e1c>
   38d4c:	ldr	r3, [fp, #12]
   38d50:	cmp	r3, #0
   38d54:	bne	38d30 <fputs@plt+0x27b98>
   38d58:	mov	r9, #0
   38d5c:	b	38e5c <fputs@plt+0x27cc4>
   38d60:	ldr	r3, [r4, #-48]	; 0xffffffd0
   38d64:	mov	r2, r8
   38d68:	ldr	r1, [sl, #12]
   38d6c:	ldr	r0, [r3, #12]
   38d70:	bl	1d83c <fputs@plt+0xc6a4>
   38d74:	cmp	r0, #0
   38d78:	beq	38db8 <fputs@plt+0x27c20>
   38d7c:	add	r5, r5, #1
   38d80:	add	r4, r4, #48	; 0x30
   38d84:	ldr	r3, [r7, #12]
   38d88:	cmp	r3, r5
   38d8c:	ble	38f9c <fputs@plt+0x27e04>
   38d90:	sub	r9, r4, #48	; 0x30
   38d94:	mov	r6, r4
   38d98:	ldr	r3, [r4, #-40]	; 0xffffffd8
   38d9c:	cmp	r8, r3
   38da0:	bne	38d7c <fputs@plt+0x27be4>
   38da4:	ldr	r3, [r4, #-36]	; 0xffffffdc
   38da8:	cmp	r3, fp
   38dac:	bne	38d7c <fputs@plt+0x27be4>
   38db0:	cmn	fp, #2
   38db4:	beq	38d60 <fputs@plt+0x27bc8>
   38db8:	ldrb	r3, [sl, #18]
   38dbc:	cmp	r3, #1
   38dc0:	bls	38dd4 <fputs@plt+0x27c3c>
   38dc4:	ldr	r3, [r6, #-48]	; 0xffffffd0
   38dc8:	ldr	r3, [r3, #4]
   38dcc:	tst	r3, #1
   38dd0:	bne	38d7c <fputs@plt+0x27be4>
   38dd4:	ldrh	r3, [r6, #-30]	; 0xffffffe2
   38dd8:	tst	r3, #2048	; 0x800
   38ddc:	beq	38df0 <fputs@plt+0x27c58>
   38de0:	ldrb	r3, [sl, #17]
   38de4:	str	r3, [sp]
   38de8:	cmp	r3, #10
   38dec:	bls	38e68 <fputs@plt+0x27cd0>
   38df0:	ldrh	r3, [r6, #-30]	; 0xffffffe2
   38df4:	ldr	r2, [sl, #20]
   38df8:	tst	r3, r2
   38dfc:	beq	38d7c <fputs@plt+0x27be4>
   38e00:	ldr	r2, [sl, #8]
   38e04:	cmp	r2, #0
   38e08:	beq	38e14 <fputs@plt+0x27c7c>
   38e0c:	tst	r3, #256	; 0x100
   38e10:	beq	38f38 <fputs@plt+0x27da0>
   38e14:	ldrh	r3, [r6, #-30]	; 0xffffffe2
   38e18:	tst	r3, #130	; 0x82
   38e1c:	beq	38e54 <fputs@plt+0x27cbc>
   38e20:	ldr	r3, [r6, #-48]	; 0xffffffd0
   38e24:	ldr	r3, [r3, #16]
   38e28:	ldrb	r2, [r3]
   38e2c:	cmp	r2, #152	; 0x98
   38e30:	bne	38e54 <fputs@plt+0x27cbc>
   38e34:	ldr	r1, [r3, #28]
   38e38:	ldr	r2, [sl, #28]
   38e3c:	cmp	r1, r2
   38e40:	bne	38e54 <fputs@plt+0x27cbc>
   38e44:	ldrsh	r2, [r3, #32]
   38e48:	ldrsh	r3, [sl, #72]	; 0x48
   38e4c:	cmp	r2, r3
   38e50:	beq	38d7c <fputs@plt+0x27be4>
   38e54:	add	r5, r5, #1
   38e58:	str	r5, [sl, #24]
   38e5c:	mov	r0, r9
   38e60:	add	sp, sp, #20
   38e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38e68:	ldr	r3, [r6, #-48]	; 0xffffffd0
   38e6c:	ldr	r0, [r3, #16]
   38e70:	bl	17ae0 <fputs@plt+0x6948>
   38e74:	str	r0, [sp, #4]
   38e78:	ldrb	r3, [r0]
   38e7c:	cmp	r3, #152	; 0x98
   38e80:	bne	38df0 <fputs@plt+0x27c58>
   38e84:	ldr	r3, [sp]
   38e88:	mov	lr, r3
   38e8c:	cmp	r3, #0
   38e90:	ble	38f30 <fputs@plt+0x27d98>
   38e94:	mov	ip, r0
   38e98:	ldr	r0, [r0, #28]
   38e9c:	add	r1, sl, #24
   38ea0:	add	r2, sl, #72	; 0x48
   38ea4:	mov	r3, #0
   38ea8:	str	r8, [sp, #8]
   38eac:	str	fp, [sp, #12]
   38eb0:	mov	fp, ip
   38eb4:	b	38ec8 <fputs@plt+0x27d30>
   38eb8:	add	r3, r3, #1
   38ebc:	add	r2, r2, #2
   38ec0:	cmp	r3, lr
   38ec4:	beq	38efc <fputs@plt+0x27d64>
   38ec8:	ldr	ip, [r1, #4]!
   38ecc:	cmp	ip, r0
   38ed0:	bne	38eb8 <fputs@plt+0x27d20>
   38ed4:	ldrsh	r8, [r2]
   38ed8:	ldrsh	ip, [fp, #32]
   38edc:	cmp	r8, ip
   38ee0:	bne	38eb8 <fputs@plt+0x27d20>
   38ee4:	ldr	r8, [sp, #8]
   38ee8:	ldr	fp, [sp, #12]
   38eec:	ldr	r2, [sp]
   38ef0:	cmp	r2, r3
   38ef4:	bne	38df0 <fputs@plt+0x27c58>
   38ef8:	b	38f04 <fputs@plt+0x27d6c>
   38efc:	ldr	r8, [sp, #8]
   38f00:	ldr	fp, [sp, #12]
   38f04:	ldr	r0, [sp, #4]
   38f08:	ldr	r2, [r0, #28]
   38f0c:	ldr	r1, [sp]
   38f10:	add	r3, sl, r1, lsl #2
   38f14:	str	r2, [r3, #28]
   38f18:	ldrsh	r2, [r0, #32]
   38f1c:	add	r3, sl, r1, lsl #1
   38f20:	strh	r2, [r3, #72]	; 0x48
   38f24:	add	r3, r1, #1
   38f28:	strb	r3, [sl, #17]
   38f2c:	b	38df0 <fputs@plt+0x27c58>
   38f30:	mov	r3, #0
   38f34:	b	38eec <fputs@plt+0x27d54>
   38f38:	ldr	r3, [r7]
   38f3c:	ldr	r3, [r3]
   38f40:	str	r3, [sp]
   38f44:	ldr	r3, [r6, #-48]	; 0xffffffd0
   38f48:	str	r3, [sp, #4]
   38f4c:	ldrb	r1, [sl, #16]
   38f50:	mov	r0, r3
   38f54:	bl	18a70 <fputs@plt+0x78d8>
   38f58:	cmp	r0, #0
   38f5c:	beq	38d7c <fputs@plt+0x27be4>
   38f60:	ldr	r3, [sp, #4]
   38f64:	ldr	r2, [r3, #16]
   38f68:	ldr	r1, [r3, #12]
   38f6c:	ldr	r0, [sp]
   38f70:	bl	38c98 <fputs@plt+0x27b00>
   38f74:	cmp	r0, #0
   38f78:	ldreq	r3, [sp]
   38f7c:	ldreq	r3, [r3]
   38f80:	ldreq	r0, [r3, #8]
   38f84:	ldr	r1, [sl, #8]
   38f88:	ldr	r0, [r0]
   38f8c:	bl	13ec8 <fputs@plt+0x2d30>
   38f90:	cmp	r0, #0
   38f94:	bne	38d7c <fputs@plt+0x27be4>
   38f98:	b	38e14 <fputs@plt+0x27c7c>
   38f9c:	ldr	r3, [sl, #4]
   38fa0:	ldr	r7, [r3, #4]
   38fa4:	str	r7, [sl, #4]
   38fa8:	mov	r5, #0
   38fac:	cmp	r7, r5
   38fb0:	beq	38fd8 <fputs@plt+0x27e40>
   38fb4:	ldr	r4, [r7, #20]
   38fb8:	add	r3, r5, r5, lsl #1
   38fbc:	lsl	r3, r3, #4
   38fc0:	ldr	r2, [r7, #12]
   38fc4:	cmp	r2, r5
   38fc8:	ble	38f9c <fputs@plt+0x27e04>
   38fcc:	add	r3, r3, #48	; 0x30
   38fd0:	add	r4, r4, r3
   38fd4:	b	38d90 <fputs@plt+0x27bf8>
   38fd8:	mov	fp, sl
   38fdc:	ldr	r3, [fp]
   38fe0:	str	r3, [fp, #4]
   38fe4:	ldrb	r3, [fp, #18]
   38fe8:	add	r3, r3, #1
   38fec:	uxtb	r3, r3
   38ff0:	strb	r3, [fp, #18]
   38ff4:	mov	r5, #0
   38ff8:	ldrb	r2, [fp, #17]
   38ffc:	cmp	r2, r3
   39000:	bcs	38d18 <fputs@plt+0x27b80>
   39004:	mov	r9, r5
   39008:	b	38e5c <fputs@plt+0x27cc4>
   3900c:	mov	r9, #0
   39010:	b	38e5c <fputs@plt+0x27cc4>
   39014:	push	{r4, r5, r6, lr}
   39018:	ldr	ip, [sp, #20]
   3901c:	str	r1, [r0]
   39020:	str	r1, [r0, #4]
   39024:	mov	r1, #0
   39028:	str	r1, [r0, #12]
   3902c:	cmp	ip, r1
   39030:	beq	390ac <fputs@plt+0x27f14>
   39034:	mov	r1, r3
   39038:	ldr	lr, [ip, #4]
   3903c:	lsl	r3, r3, #1
   39040:	ldrsh	r3, [lr, r3]
   39044:	mov	r4, r3
   39048:	cmn	r3, #2
   3904c:	beq	39088 <fputs@plt+0x27ef0>
   39050:	ldr	lr, [ip, #12]
   39054:	ldrsh	r5, [lr, #32]
   39058:	cmp	r3, r5
   3905c:	beq	390e4 <fputs@plt+0x27f4c>
   39060:	cmp	r3, #0
   39064:	blt	390ac <fputs@plt+0x27f14>
   39068:	ldr	lr, [lr, #4]
   3906c:	add	lr, lr, r3, lsl #4
   39070:	ldrb	lr, [lr, #13]
   39074:	strb	lr, [r0, #16]
   39078:	ldr	ip, [ip, #32]
   3907c:	ldr	r1, [ip, r1, lsl #2]
   39080:	str	r1, [r0, #8]
   39084:	b	390b8 <fputs@plt+0x27f20>
   39088:	ldr	lr, [ip, #40]	; 0x28
   3908c:	ldr	lr, [lr, #4]
   39090:	add	r1, r1, r1, lsl #2
   39094:	ldr	r1, [lr, r1, lsl #2]
   39098:	str	r1, [r0, #12]
   3909c:	ldr	r1, [ip, #12]
   390a0:	ldrsh	r1, [r1, #32]
   390a4:	cmp	r3, r1
   390a8:	mvneq	r3, #0
   390ac:	mov	r1, #0
   390b0:	strb	r1, [r0, #16]
   390b4:	str	r1, [r0, #8]
   390b8:	ldr	r1, [sp, #16]
   390bc:	str	r1, [r0, #20]
   390c0:	mov	r1, #0
   390c4:	str	r1, [r0, #24]
   390c8:	str	r2, [r0, #28]
   390cc:	strh	r3, [r0, #72]	; 0x48
   390d0:	mov	r3, #1
   390d4:	strb	r3, [r0, #17]
   390d8:	strb	r3, [r0, #18]
   390dc:	bl	38cf8 <fputs@plt+0x27b60>
   390e0:	pop	{r4, r5, r6, pc}
   390e4:	mvn	r3, #0
   390e8:	b	390ac <fputs@plt+0x27f14>
   390ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   390f0:	sub	sp, sp, #108	; 0x6c
   390f4:	ldrd	r6, [sp, #136]	; 0x88
   390f8:	ldr	r5, [sp, #144]	; 0x90
   390fc:	ldr	r3, [sp, #148]	; 0x94
   39100:	str	r3, [sp, #4]
   39104:	str	r5, [sp]
   39108:	mov	r3, r2
   3910c:	mov	r2, r1
   39110:	mov	r1, r0
   39114:	add	r0, sp, #8
   39118:	bl	39014 <fputs@plt+0x27e7c>
   3911c:	cmp	r0, #0
   39120:	beq	39180 <fputs@plt+0x27fe8>
   39124:	and	r5, r5, #130	; 0x82
   39128:	mov	r4, #0
   3912c:	b	39148 <fputs@plt+0x27fb0>
   39130:	cmp	r4, #0
   39134:	moveq	r4, r0
   39138:	add	r0, sp, #8
   3913c:	bl	38cf8 <fputs@plt+0x27b60>
   39140:	cmp	r0, #0
   39144:	beq	39174 <fputs@plt+0x27fdc>
   39148:	ldrd	r2, [r0, #32]
   3914c:	and	r8, r2, r6
   39150:	and	r9, r3, r7
   39154:	orrs	r1, r8, r9
   39158:	bne	39138 <fputs@plt+0x27fa0>
   3915c:	orrs	r3, r2, r3
   39160:	bne	39130 <fputs@plt+0x27f98>
   39164:	ldrh	r3, [r0, #18]
   39168:	tst	r3, r5
   3916c:	beq	39130 <fputs@plt+0x27f98>
   39170:	mov	r4, r0
   39174:	mov	r0, r4
   39178:	add	sp, sp, #108	; 0x6c
   3917c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39180:	mov	r4, r0
   39184:	b	39174 <fputs@plt+0x27fdc>
   39188:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3918c:	sub	sp, sp, #180	; 0xb4
   39190:	ldr	ip, [r0]
   39194:	ldr	ip, [ip]
   39198:	ldr	ip, [ip]
   3919c:	str	ip, [sp, #16]
   391a0:	ldrb	ip, [ip, #69]	; 0x45
   391a4:	cmp	ip, #0
   391a8:	movne	r7, #7
   391ac:	beq	391bc <fputs@plt+0x28024>
   391b0:	mov	r0, r7
   391b4:	add	sp, sp, #180	; 0xb4
   391b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   391bc:	ldr	r4, [r0, #12]
   391c0:	ldr	ip, [r4, #36]	; 0x24
   391c4:	str	ip, [sp, #36]	; 0x24
   391c8:	tst	ip, #32
   391cc:	movne	ip, #24
   391d0:	bne	391e8 <fputs@plt+0x28050>
   391d4:	ldrb	ip, [r1, #36]	; 0x24
   391d8:	and	lr, ip, #8
   391dc:	ldr	ip, [pc, #1764]	; 398c8 <fputs@plt+0x28730>
   391e0:	cmp	lr, #0
   391e4:	movne	ip, #63	; 0x3f
   391e8:	ldrb	lr, [r2, #55]	; 0x37
   391ec:	tst	lr, #4
   391f0:	bicne	ip, ip, #60	; 0x3c
   391f4:	str	r3, [sp, #28]
   391f8:	mov	r8, r2
   391fc:	mov	r9, r1
   39200:	str	r0, [sp, #48]	; 0x30
   39204:	ldrh	r6, [r4, #24]
   39208:	str	r6, [sp, #24]
   3920c:	ldrh	r3, [r4, #42]	; 0x2a
   39210:	str	r3, [sp, #72]	; 0x48
   39214:	ldrh	fp, [r4, #40]	; 0x28
   39218:	str	fp, [sp, #32]
   3921c:	ldrd	r2, [r4]
   39220:	strd	r2, [sp, #40]	; 0x28
   39224:	ldrsh	sl, [r4, #22]
   39228:	str	r6, [sp, #76]	; 0x4c
   3922c:	ldr	r3, [r0, #4]
   39230:	str	r3, [sp, #12]
   39234:	str	r8, [sp, #4]
   39238:	str	ip, [sp]
   3923c:	mov	r3, r6
   39240:	ldr	r2, [r1, #44]	; 0x2c
   39244:	ldr	r1, [sp, #12]
   39248:	add	r0, sp, #80	; 0x50
   3924c:	bl	39014 <fputs@plt+0x27e7c>
   39250:	mov	r5, r0
   39254:	mov	r3, #0
   39258:	strh	r3, [r4, #18]
   3925c:	ldr	r3, [r8, #8]
   39260:	ldrsh	r0, [r3]
   39264:	str	r0, [sp, #56]	; 0x38
   39268:	bl	1a098 <fputs@plt+0x8f00>
   3926c:	str	r0, [sp, #60]	; 0x3c
   39270:	cmp	r5, #0
   39274:	beq	3987c <fputs@plt+0x286e4>
   39278:	lsl	r3, r6, #1
   3927c:	str	r3, [sp, #20]
   39280:	mov	r7, #0
   39284:	str	r7, [sp, #64]	; 0x40
   39288:	str	r7, [sp, #68]	; 0x44
   3928c:	add	r3, fp, #1
   39290:	str	r3, [sp, #52]	; 0x34
   39294:	str	sl, [sp, #12]
   39298:	b	394c0 <fputs@plt+0x28328>
   3929c:	ldr	r3, [r8, #4]
   392a0:	ldr	r2, [sp, #20]
   392a4:	ldrsh	r3, [r3, r2]
   392a8:	cmp	r3, #0
   392ac:	blt	392cc <fputs@plt+0x28134>
   392b0:	ldr	r2, [r8, #12]
   392b4:	ldr	r2, [r2, #4]
   392b8:	add	r3, r2, r3, lsl #4
   392bc:	ldrb	r3, [r3, #12]
   392c0:	cmp	r3, #0
   392c4:	bne	3949c <fputs@plt+0x28304>
   392c8:	b	394cc <fputs@plt+0x28334>
   392cc:	cmn	r3, #1
   392d0:	movne	r3, #0
   392d4:	moveq	r3, #1
   392d8:	b	392c0 <fputs@plt+0x28128>
   392dc:	tst	r6, #130	; 0x82
   392e0:	beq	39368 <fputs@plt+0x281d0>
   392e4:	ldr	r3, [r8, #4]
   392e8:	ldr	r2, [sp, #20]
   392ec:	ldrsh	r2, [r3, r2]
   392f0:	ldr	r3, [r4, #36]	; 0x24
   392f4:	orr	r1, r3, #1
   392f8:	str	r1, [r4, #36]	; 0x24
   392fc:	cmn	r2, #1
   39300:	beq	39358 <fputs@plt+0x281c0>
   39304:	ldr	r0, [sp, #28]
   39308:	cmp	r2, #0
   3930c:	movle	r1, #0
   39310:	movgt	r1, #1
   39314:	cmp	r0, #0
   39318:	movne	r1, #0
   3931c:	cmp	r1, #0
   39320:	beq	3937c <fputs@plt+0x281e4>
   39324:	ldrh	r1, [r8, #50]	; 0x32
   39328:	sub	r1, r1, #1
   3932c:	ldr	r0, [sp, #76]	; 0x4c
   39330:	cmp	r0, r1
   39334:	bne	3937c <fputs@plt+0x281e4>
   39338:	cmp	r2, #0
   3933c:	blt	39358 <fputs@plt+0x281c0>
   39340:	ldrb	r2, [r8, #55]	; 0x37
   39344:	tst	r2, #8
   39348:	orreq	r3, r3, #65536	; 0x10000
   3934c:	orreq	r3, r3, #1
   39350:	streq	r3, [r4, #36]	; 0x24
   39354:	beq	3937c <fputs@plt+0x281e4>
   39358:	orr	r3, r3, #4096	; 0x1000
   3935c:	orr	r3, r3, #1
   39360:	str	r3, [r4, #36]	; 0x24
   39364:	b	3937c <fputs@plt+0x281e4>
   39368:	tst	r6, #256	; 0x100
   3936c:	beq	395c4 <fputs@plt+0x2842c>
   39370:	ldr	r3, [r4, #36]	; 0x24
   39374:	orr	r3, r3, #8
   39378:	str	r3, [r4, #36]	; 0x24
   3937c:	ldr	r3, [r4, #36]	; 0x24
   39380:	tst	r3, #2
   39384:	bne	39670 <fputs@plt+0x284d8>
   39388:	ldrh	r3, [r4, #24]
   3938c:	add	r3, r3, #1
   39390:	uxth	r3, r3
   39394:	strh	r3, [r4, #24]
   39398:	ldrsh	r2, [r5, #16]
   3939c:	cmp	r2, #0
   393a0:	ble	39710 <fputs@plt+0x28578>
   393a4:	lsl	r3, r3, #1
   393a8:	ldr	r2, [r8, #8]
   393ac:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   393b0:	ldrh	r1, [r4, #22]
   393b4:	add	r3, r3, r1
   393b8:	ldrh	r2, [r2, #-2]
   393bc:	sub	r3, r3, r2
   393c0:	uxth	r3, r3
   393c4:	tst	r6, #256	; 0x100
   393c8:	addne	r3, r3, #10
   393cc:	strh	r3, [r4, #22]
   393d0:	ldrsh	r6, [r4, #22]
   393d4:	uxth	r5, r6
   393d8:	ldrsh	r0, [r8, #48]	; 0x30
   393dc:	ldr	r3, [r9, #16]
   393e0:	ldrsh	r1, [r3, #40]	; 0x28
   393e4:	rsb	r0, r0, r0, lsl #4
   393e8:	bl	7dd0c <fputs@plt+0x6cb74>
   393ec:	add	r1, r5, #1
   393f0:	add	r1, r0, r1
   393f4:	sxth	r1, r1
   393f8:	ldr	r0, [sp, #60]	; 0x3c
   393fc:	bl	151fc <fputs@plt+0x4064>
   39400:	strh	r0, [r4, #20]
   39404:	ldr	r3, [r4, #36]	; 0x24
   39408:	tst	r3, #320	; 0x140
   3940c:	bne	39420 <fputs@plt+0x28288>
   39410:	add	r1, r5, #16
   39414:	sxth	r1, r1
   39418:	bl	151fc <fputs@plt+0x4064>
   3941c:	strh	r0, [r4, #20]
   39420:	ldr	r3, [sp, #28]
   39424:	add	fp, fp, r3
   39428:	uxth	fp, fp
   3942c:	ldrh	r3, [r4, #20]
   39430:	add	r3, fp, r3
   39434:	strh	r3, [r4, #20]
   39438:	add	r5, r5, fp
   3943c:	strh	r5, [r4, #22]
   39440:	ldr	r2, [sp, #56]	; 0x38
   39444:	mov	r1, r4
   39448:	ldr	r5, [sp, #48]	; 0x30
   3944c:	ldr	r0, [r5, #4]
   39450:	bl	1a454 <fputs@plt+0x92bc>
   39454:	mov	r1, r4
   39458:	mov	r0, r5
   3945c:	bl	22bf8 <fputs@plt+0x11a60>
   39460:	mov	r7, r0
   39464:	ldr	r3, [r4, #36]	; 0x24
   39468:	and	r2, r3, #2
   3946c:	ldr	r1, [sp, #12]
   39470:	cmp	r2, #0
   39474:	movne	r6, r1
   39478:	strh	r6, [r4, #22]
   3947c:	tst	r3, #16
   39480:	bne	39494 <fputs@plt+0x282fc>
   39484:	ldrh	r2, [r4, #24]
   39488:	ldrh	r3, [r8, #52]	; 0x34
   3948c:	cmp	r2, r3
   39490:	bcc	39738 <fputs@plt+0x285a0>
   39494:	ldrh	r3, [sp, #12]
   39498:	strh	r3, [r4, #22]
   3949c:	add	r0, sp, #80	; 0x50
   394a0:	bl	38cf8 <fputs@plt+0x27b60>
   394a4:	mov	r5, r0
   394a8:	clz	r3, r7
   394ac:	lsr	r3, r3, #5
   394b0:	cmp	r0, #0
   394b4:	moveq	r3, #0
   394b8:	cmp	r3, #0
   394bc:	beq	39750 <fputs@plt+0x285b8>
   394c0:	ldrh	r6, [r5, #18]
   394c4:	cmp	r6, #256	; 0x100
   394c8:	beq	3929c <fputs@plt+0x28104>
   394cc:	ldrd	r2, [r5, #32]
   394d0:	ldrd	r0, [r4, #8]
   394d4:	and	sl, r2, r0
   394d8:	and	fp, r3, r1
   394dc:	mov	r2, sl
   394e0:	mov	r3, fp
   394e4:	orrs	r3, r2, r3
   394e8:	bne	3949c <fputs@plt+0x28304>
   394ec:	ldrh	r2, [r5, #20]
   394f0:	cmp	r6, #16
   394f4:	movne	r3, #0
   394f8:	moveq	r3, #1
   394fc:	ands	r3, r3, r2, lsr #8
   39500:	bne	3949c <fputs@plt+0x28304>
   39504:	ldr	r3, [sp, #36]	; 0x24
   39508:	str	r3, [r4, #36]	; 0x24
   3950c:	ldrh	r3, [sp, #24]
   39510:	strh	r3, [r4, #24]
   39514:	ldrh	r3, [sp, #32]
   39518:	strh	r3, [r4, #40]	; 0x28
   3951c:	ldr	r2, [sp, #52]	; 0x34
   39520:	mov	r1, r4
   39524:	ldr	r0, [sp, #16]
   39528:	bl	20664 <fputs@plt+0xf4cc>
   3952c:	subs	fp, r0, #0
   39530:	bne	39884 <fputs@plt+0x286ec>
   39534:	ldr	r2, [r4, #48]	; 0x30
   39538:	ldrh	r3, [r4, #40]	; 0x28
   3953c:	add	r1, r3, #1
   39540:	strh	r1, [r4, #40]	; 0x28
   39544:	str	r5, [r2, r3, lsl #2]
   39548:	ldrd	r2, [r5, #32]
   3954c:	ldrd	r0, [sp, #40]	; 0x28
   39550:	orr	r0, r0, r2
   39554:	orr	r1, r1, r3
   39558:	mov	r2, r0
   3955c:	mov	r3, r1
   39560:	ldrd	r0, [r4, #8]
   39564:	bic	r2, r2, r0
   39568:	bic	r3, r3, r1
   3956c:	strd	r2, [r4]
   39570:	tst	r6, #1
   39574:	beq	392dc <fputs@plt+0x28144>
   39578:	ldr	r2, [r5]
   3957c:	ldr	r3, [r4, #36]	; 0x24
   39580:	orr	r3, r3, #4
   39584:	str	r3, [r4, #36]	; 0x24
   39588:	ldr	r3, [r2, #4]
   3958c:	tst	r3, #2048	; 0x800
   39590:	movne	fp, #46	; 0x2e
   39594:	bne	3937c <fputs@plt+0x281e4>
   39598:	ldr	r3, [r2, #20]
   3959c:	cmp	r3, #0
   395a0:	beq	3937c <fputs@plt+0x281e4>
   395a4:	ldr	fp, [r3]
   395a8:	cmp	fp, #0
   395ac:	beq	3937c <fputs@plt+0x281e4>
   395b0:	mov	r0, fp
   395b4:	asr	r1, fp, #31
   395b8:	bl	15278 <fputs@plt+0x40e0>
   395bc:	mov	fp, r0
   395c0:	b	3937c <fputs@plt+0x281e4>
   395c4:	tst	r6, #36	; 0x24
   395c8:	beq	39640 <fputs@plt+0x284a8>
   395cc:	ldr	r3, [r4, #36]	; 0x24
   395d0:	orr	r3, r3, #34	; 0x22
   395d4:	str	r3, [r4, #36]	; 0x24
   395d8:	ldrh	r3, [r5, #20]
   395dc:	tst	r3, #256	; 0x100
   395e0:	streq	r5, [sp, #64]	; 0x40
   395e4:	moveq	r3, #0
   395e8:	streq	r3, [sp, #68]	; 0x44
   395ec:	beq	3937c <fputs@plt+0x281e4>
   395f0:	add	r3, r5, #48	; 0x30
   395f4:	mov	sl, r3
   395f8:	str	r3, [sp, #68]	; 0x44
   395fc:	ldrh	r2, [r4, #40]	; 0x28
   39600:	add	r2, r2, #1
   39604:	mov	r1, r4
   39608:	ldr	r0, [sp, #16]
   3960c:	bl	20664 <fputs@plt+0xf4cc>
   39610:	subs	fp, r0, #0
   39614:	bne	3988c <fputs@plt+0x286f4>
   39618:	ldr	r2, [r4, #48]	; 0x30
   3961c:	ldrh	r3, [r4, #40]	; 0x28
   39620:	add	r1, r3, #1
   39624:	strh	r1, [r4, #40]	; 0x28
   39628:	str	sl, [r2, r3, lsl #2]
   3962c:	ldr	r3, [r4, #36]	; 0x24
   39630:	orr	r3, r3, #16
   39634:	str	r3, [r4, #36]	; 0x24
   39638:	str	r5, [sp, #64]	; 0x40
   3963c:	b	3937c <fputs@plt+0x281e4>
   39640:	ldr	r3, [r4, #36]	; 0x24
   39644:	orr	r2, r3, #18
   39648:	str	r2, [r4, #36]	; 0x24
   3964c:	tst	r3, #32
   39650:	beq	398ac <fputs@plt+0x28714>
   39654:	ldrh	r3, [r4, #40]	; 0x28
   39658:	sub	r3, r3, #-1073741822	; 0xc0000002
   3965c:	ldr	r2, [r4, #48]	; 0x30
   39660:	ldr	r3, [r2, r3, lsl #2]
   39664:	str	r3, [sp, #64]	; 0x40
   39668:	str	r5, [sp, #68]	; 0x44
   3966c:	b	3937c <fputs@plt+0x281e4>
   39670:	ldrsh	r3, [r4, #22]
   39674:	mov	r0, r3
   39678:	ldr	r2, [sp, #64]	; 0x40
   3967c:	cmp	r2, #0
   39680:	beq	39698 <fputs@plt+0x28500>
   39684:	ldrsh	r1, [r2, #16]
   39688:	cmp	r1, #0
   3968c:	addle	r3, r1, r3
   39690:	subgt	r3, r3, #20
   39694:	sxth	r3, r3
   39698:	ldr	r2, [sp, #68]	; 0x44
   3969c:	cmp	r2, #0
   396a0:	beq	396dc <fputs@plt+0x28544>
   396a4:	ldrsh	r1, [r2, #16]
   396a8:	cmp	r1, #0
   396ac:	addle	r3, r1, r3
   396b0:	subgt	r3, r3, #20
   396b4:	sxth	r3, r3
   396b8:	ldr	r2, [sp, #64]	; 0x40
   396bc:	cmp	r2, #0
   396c0:	beq	396dc <fputs@plt+0x28544>
   396c4:	ldrsh	r2, [r2, #16]
   396c8:	cmp	r2, #0
   396cc:	ble	396dc <fputs@plt+0x28544>
   396d0:	cmp	r1, #0
   396d4:	subgt	r3, r3, #20
   396d8:	sxthgt	r3, r3
   396dc:	ldr	r2, [sp, #68]	; 0x44
   396e0:	adds	r2, r2, #0
   396e4:	movne	r2, #1
   396e8:	ldr	r1, [sp, #64]	; 0x40
   396ec:	cmp	r1, #0
   396f0:	addne	r2, r2, #1
   396f4:	sub	r2, r0, r2
   396f8:	cmp	r3, #10
   396fc:	movlt	r3, #10
   39700:	cmp	r3, r2
   39704:	movge	r3, r2
   39708:	strh	r3, [r4, #22]
   3970c:	b	393d0 <fputs@plt+0x28238>
   39710:	ldr	r1, [r8, #4]
   39714:	ldr	r0, [sp, #20]
   39718:	ldrsh	r1, [r1, r0]
   3971c:	cmp	r1, #0
   39720:	blt	393a4 <fputs@plt+0x2820c>
   39724:	ldrh	r3, [r4, #22]
   39728:	add	r2, r3, r2
   3972c:	sub	r2, r2, fp
   39730:	strh	r2, [r4, #22]
   39734:	b	393d0 <fputs@plt+0x28238>
   39738:	sxth	r3, fp
   3973c:	mov	r2, r8
   39740:	mov	r1, r9
   39744:	ldr	r0, [sp, #48]	; 0x30
   39748:	bl	39188 <fputs@plt+0x27ff0>
   3974c:	b	39494 <fputs@plt+0x282fc>
   39750:	ldr	sl, [sp, #12]
   39754:	ldrd	r2, [sp, #40]	; 0x28
   39758:	strd	r2, [r4]
   3975c:	ldr	r3, [sp, #24]
   39760:	strh	r3, [r4, #24]
   39764:	ldr	r2, [sp, #72]	; 0x48
   39768:	strh	r2, [r4, #42]	; 0x2a
   3976c:	ldr	r1, [sp, #36]	; 0x24
   39770:	str	r1, [r4, #36]	; 0x24
   39774:	strh	sl, [r4, #22]
   39778:	ldrh	r1, [sp, #32]
   3977c:	strh	r1, [r4, #40]	; 0x28
   39780:	cmp	r3, r2
   39784:	bne	391b0 <fputs@plt+0x28018>
   39788:	mov	r1, r3
   3978c:	add	r3, r3, #1
   39790:	ldrh	r2, [r8, #50]	; 0x32
   39794:	cmp	r3, r2
   39798:	bge	391b0 <fputs@plt+0x28018>
   3979c:	ldrb	r3, [r8, #55]	; 0x37
   397a0:	tst	r3, #64	; 0x40
   397a4:	bne	391b0 <fputs@plt+0x28018>
   397a8:	add	r5, r1, #1
   397ac:	lsl	r5, r5, #1
   397b0:	ldr	r3, [r8, #8]
   397b4:	ldrsh	r3, [r3, r5]
   397b8:	cmp	r3, #41	; 0x29
   397bc:	ble	391b0 <fputs@plt+0x28018>
   397c0:	ldr	r3, [sp, #32]
   397c4:	add	r2, r3, #1
   397c8:	mov	r1, r4
   397cc:	ldr	r0, [sp, #16]
   397d0:	bl	20664 <fputs@plt+0xf4cc>
   397d4:	subs	r7, r0, #0
   397d8:	bne	391b0 <fputs@plt+0x28018>
   397dc:	ldrh	r3, [r4, #24]
   397e0:	add	r3, r3, #1
   397e4:	strh	r3, [r4, #24]
   397e8:	ldrh	r3, [r4, #42]	; 0x2a
   397ec:	add	r3, r3, #1
   397f0:	strh	r3, [r4, #42]	; 0x2a
   397f4:	ldr	r2, [r4, #48]	; 0x30
   397f8:	ldrh	r3, [r4, #40]	; 0x28
   397fc:	add	r1, r3, #1
   39800:	strh	r1, [r4, #40]	; 0x28
   39804:	mov	r1, #0
   39808:	str	r1, [r2, r3, lsl #2]
   3980c:	ldr	r3, [r4, #36]	; 0x24
   39810:	orr	r3, r3, #32768	; 0x8000
   39814:	str	r3, [r4, #36]	; 0x24
   39818:	ldr	r3, [r8, #8]
   3981c:	add	r2, r3, r5
   39820:	ldrh	r2, [r2, #-2]
   39824:	ldrh	r3, [r3, r5]
   39828:	sub	r2, r2, r3
   3982c:	uxth	r2, r2
   39830:	ldrh	r3, [r4, #22]
   39834:	sub	r3, r3, r2
   39838:	strh	r3, [r4, #22]
   3983c:	ldr	r3, [sp, #28]
   39840:	add	r3, r3, #5
   39844:	add	r3, r2, r3
   39848:	sxth	r3, r3
   3984c:	mov	r2, r8
   39850:	mov	r1, r9
   39854:	ldr	r0, [sp, #48]	; 0x30
   39858:	bl	39188 <fputs@plt+0x27ff0>
   3985c:	strh	sl, [r4, #22]
   39860:	ldrh	r3, [sp, #24]
   39864:	strh	r3, [r4, #24]
   39868:	ldrh	r3, [sp, #72]	; 0x48
   3986c:	strh	r3, [r4, #42]	; 0x2a
   39870:	ldr	r3, [sp, #36]	; 0x24
   39874:	str	r3, [r4, #36]	; 0x24
   39878:	b	391b0 <fputs@plt+0x28018>
   3987c:	mov	r7, #0
   39880:	b	39754 <fputs@plt+0x285bc>
   39884:	ldr	sl, [sp, #12]
   39888:	b	39754 <fputs@plt+0x285bc>
   3988c:	ldr	sl, [sp, #12]
   39890:	b	39754 <fputs@plt+0x285bc>
   39894:	ldrsh	r3, [r4, #22]
   39898:	mov	r0, r3
   3989c:	str	r5, [sp, #68]	; 0x44
   398a0:	mov	r2, #0
   398a4:	str	r2, [sp, #64]	; 0x40
   398a8:	b	39698 <fputs@plt+0x28500>
   398ac:	ldr	r3, [r4, #36]	; 0x24
   398b0:	tst	r3, #2
   398b4:	bne	39894 <fputs@plt+0x286fc>
   398b8:	str	r5, [sp, #68]	; 0x44
   398bc:	mov	r3, #0
   398c0:	str	r3, [sp, #64]	; 0x40
   398c4:	b	39388 <fputs@plt+0x281f0>
   398c8:			; <UNDEFINED> instruction: 0x000001bf
   398cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   398d0:	sub	sp, sp, #124	; 0x7c
   398d4:	str	r0, [sp, #20]
   398d8:	strd	r2, [sp, #40]	; 0x28
   398dc:	mvn	r3, #0
   398e0:	strh	r3, [sp, #58]	; 0x3a
   398e4:	ldr	fp, [r0, #12]
   398e8:	ldr	r3, [r0]
   398ec:	str	r3, [sp, #52]	; 0x34
   398f0:	ldr	r2, [r3, #4]
   398f4:	add	r2, r2, #8
   398f8:	ldrb	r3, [fp, #16]
   398fc:	add	r3, r3, r3, lsl #3
   39900:	add	r3, r2, r3, lsl #3
   39904:	mov	r2, r3
   39908:	str	r3, [sp, #16]
   3990c:	ldr	r3, [r3, #16]
   39910:	str	r3, [sp, #36]	; 0x24
   39914:	ldr	r3, [r0, #4]
   39918:	str	r3, [sp, #24]
   3991c:	ldr	r4, [r2, #68]	; 0x44
   39920:	cmp	r4, #0
   39924:	movne	r7, r4
   39928:	beq	39964 <fputs@plt+0x287cc>
   3992c:	ldr	r3, [sp, #36]	; 0x24
   39930:	ldrsh	r5, [r3, #38]	; 0x26
   39934:	mov	r0, r5
   39938:	bl	1a098 <fputs@plt+0x8f00>
   3993c:	str	r0, [sp]
   39940:	ldr	r3, [sp, #20]
   39944:	ldr	r3, [r3, #16]
   39948:	cmp	r3, #0
   3994c:	movne	r4, #0
   39950:	beq	39a34 <fputs@plt+0x2889c>
   39954:	mov	r3, #1
   39958:	str	r3, [sp, #8]
   3995c:	mov	r8, fp
   39960:	b	39e10 <fputs@plt+0x28c78>
   39964:	ldr	r2, [sp, #36]	; 0x24
   39968:	ldrb	r3, [r2, #42]	; 0x2a
   3996c:	tst	r3, #32
   39970:	beq	399b4 <fputs@plt+0x2881c>
   39974:	ldr	r7, [r2, #8]
   39978:	ldrsh	r5, [r2, #38]	; 0x26
   3997c:	mov	r0, r5
   39980:	bl	1a098 <fputs@plt+0x8f00>
   39984:	str	r0, [sp]
   39988:	ldr	r3, [sp, #20]
   3998c:	ldr	r3, [r3, #16]
   39990:	cmp	r3, #0
   39994:	beq	39a34 <fputs@plt+0x2889c>
   39998:	clz	r3, r4
   3999c:	lsr	r3, r3, #5
   399a0:	cmp	r7, #0
   399a4:	moveq	r3, #0
   399a8:	cmp	r3, #0
   399ac:	bne	39954 <fputs@plt+0x287bc>
   399b0:	b	39f84 <fputs@plt+0x28dec>
   399b4:	mov	r2, #56	; 0x38
   399b8:	mov	r1, #0
   399bc:	add	r0, sp, #64	; 0x40
   399c0:	bl	10f64 <memset@plt>
   399c4:	mov	r3, #1
   399c8:	strh	r3, [sp, #114]	; 0x72
   399cc:	strh	r3, [sp, #116]	; 0x74
   399d0:	add	r3, sp, #58	; 0x3a
   399d4:	str	r3, [sp, #68]	; 0x44
   399d8:	add	r3, sp, #60	; 0x3c
   399dc:	str	r3, [sp, #72]	; 0x48
   399e0:	mov	r3, #5
   399e4:	strb	r3, [sp, #118]	; 0x76
   399e8:	ldr	r2, [sp, #36]	; 0x24
   399ec:	str	r2, [sp, #76]	; 0x4c
   399f0:	ldrsh	r3, [r2, #40]	; 0x28
   399f4:	strh	r3, [sp, #112]	; 0x70
   399f8:	ldrh	r3, [r2, #38]	; 0x26
   399fc:	strh	r3, [sp, #60]	; 0x3c
   39a00:	mov	r3, #0
   39a04:	strh	r3, [sp, #62]	; 0x3e
   39a08:	ldr	r2, [sp, #16]
   39a0c:	ldrb	r3, [r2, #37]	; 0x25
   39a10:	tst	r3, #1
   39a14:	addne	r7, sp, #64	; 0x40
   39a18:	ldreq	r3, [r2, #16]
   39a1c:	ldreq	r3, [r3, #8]
   39a20:	streq	r3, [sp, #84]	; 0x54
   39a24:	addeq	r7, sp, #64	; 0x40
   39a28:	b	3992c <fputs@plt+0x28794>
   39a2c:	mov	r4, #0
   39a30:	b	39998 <fputs@plt+0x28800>
   39a34:	ldr	r2, [sp, #52]	; 0x34
   39a38:	ldrh	r3, [r2, #36]	; 0x24
   39a3c:	tst	r3, #128	; 0x80
   39a40:	movne	r4, #0
   39a44:	bne	39998 <fputs@plt+0x28800>
   39a48:	ldr	r3, [r2]
   39a4c:	ldr	r3, [r3]
   39a50:	ldr	r3, [r3, #24]
   39a54:	clz	r4, r4
   39a58:	lsr	r4, r4, #5
   39a5c:	ands	r3, r4, r3, lsr #20
   39a60:	moveq	r4, #0
   39a64:	beq	39998 <fputs@plt+0x28800>
   39a68:	ldr	r3, [sp, #16]
   39a6c:	ldrb	r3, [r3, #37]	; 0x25
   39a70:	tst	r3, #1
   39a74:	movne	r4, #0
   39a78:	bne	39998 <fputs@plt+0x28800>
   39a7c:	ldr	r2, [sp, #36]	; 0x24
   39a80:	ldrb	r2, [r2, #42]	; 0x2a
   39a84:	tst	r2, #32
   39a88:	movne	r4, #0
   39a8c:	bne	39998 <fputs@plt+0x28800>
   39a90:	tst	r3, #40	; 0x28
   39a94:	movne	r4, #0
   39a98:	bne	39998 <fputs@plt+0x28800>
   39a9c:	ldr	r3, [sp, #24]
   39aa0:	ldr	r6, [r3, #20]
   39aa4:	ldr	r3, [r3, #12]
   39aa8:	add	r3, r3, r3, lsl #1
   39aac:	add	sl, r6, r3, lsl #4
   39ab0:	cmp	r6, sl
   39ab4:	bcs	39a2c <fputs@plt+0x28894>
   39ab8:	mov	r4, #0
   39abc:	mov	r8, #1
   39ac0:	mov	r9, r4
   39ac4:	ldr	r3, [sp]
   39ac8:	add	r5, r3, r5
   39acc:	uxth	r5, r5
   39ad0:	add	r3, r5, #4
   39ad4:	str	r3, [sp, #4]
   39ad8:	ldrd	r2, [r6, #32]
   39adc:	ldrd	r0, [fp, #8]
   39ae0:	and	r2, r2, r0
   39ae4:	and	r3, r3, r1
   39ae8:	orrs	r3, r2, r3
   39aec:	bne	39b98 <fputs@plt+0x28a00>
   39af0:	mov	r2, #0
   39af4:	mov	r3, #0
   39af8:	ldr	r1, [sp, #16]
   39afc:	mov	r0, r6
   39b00:	bl	1a184 <fputs@plt+0x8fec>
   39b04:	cmp	r0, #0
   39b08:	beq	39b98 <fputs@plt+0x28a00>
   39b0c:	strh	r8, [fp, #24]
   39b10:	strh	r9, [fp, #42]	; 0x2a
   39b14:	str	r9, [fp, #28]
   39b18:	strh	r8, [fp, #40]	; 0x28
   39b1c:	ldr	r3, [fp, #48]	; 0x30
   39b20:	str	r6, [r3]
   39b24:	ldrh	r3, [sp, #4]
   39b28:	strh	r3, [fp, #18]
   39b2c:	ldr	r3, [sp, #36]	; 0x24
   39b30:	ldr	r3, [r3, #12]
   39b34:	cmp	r3, #0
   39b38:	bne	39b50 <fputs@plt+0x289b8>
   39b3c:	ldr	r3, [sp, #36]	; 0x24
   39b40:	ldrb	r3, [r3, #42]	; 0x2a
   39b44:	tst	r3, #2
   39b48:	addeq	r3, r5, #28
   39b4c:	strheq	r3, [fp, #18]
   39b50:	mov	r1, #43	; 0x2b
   39b54:	strh	r1, [fp, #22]
   39b58:	ldr	r0, [sp]
   39b5c:	bl	151fc <fputs@plt+0x4064>
   39b60:	strh	r0, [fp, #20]
   39b64:	mov	r3, #16384	; 0x4000
   39b68:	str	r3, [fp, #36]	; 0x24
   39b6c:	ldrd	r2, [r6, #32]
   39b70:	ldrd	r0, [sp, #40]	; 0x28
   39b74:	orr	r0, r0, r2
   39b78:	orr	r1, r1, r3
   39b7c:	mov	r2, r0
   39b80:	mov	r3, r1
   39b84:	strd	r2, [fp]
   39b88:	mov	r1, fp
   39b8c:	ldr	r0, [sp, #20]
   39b90:	bl	22bf8 <fputs@plt+0x11a60>
   39b94:	mov	r4, r0
   39b98:	add	r6, r6, #48	; 0x30
   39b9c:	clz	r3, r4
   39ba0:	lsr	r3, r3, #5
   39ba4:	cmp	sl, r6
   39ba8:	movls	r3, #0
   39bac:	cmp	r3, #0
   39bb0:	bne	39ad8 <fputs@plt+0x28940>
   39bb4:	b	39998 <fputs@plt+0x28800>
   39bb8:	ldr	r3, [r0, #28]
   39bbc:	ldr	r2, [sp]
   39bc0:	cmp	r2, r3
   39bc4:	bne	39c9c <fputs@plt+0x28b04>
   39bc8:	ldrsh	r0, [r0, #32]
   39bcc:	cmp	r0, #0
   39bd0:	blt	39f90 <fputs@plt+0x28df8>
   39bd4:	ldrh	r2, [r7, #50]	; 0x32
   39bd8:	cmp	r2, #0
   39bdc:	ble	39c6c <fputs@plt+0x28ad4>
   39be0:	ldr	r1, [r7, #4]
   39be4:	ldrsh	r3, [r1]
   39be8:	cmp	r3, r0
   39bec:	beq	39f98 <fputs@plt+0x28e00>
   39bf0:	add	r3, r1, #2
   39bf4:	add	r1, r1, r2, lsl #1
   39bf8:	cmp	r1, r3
   39bfc:	beq	39c6c <fputs@plt+0x28ad4>
   39c00:	ldrsh	r2, [r3], #2
   39c04:	cmp	r0, r2
   39c08:	bne	39bf8 <fputs@plt+0x28a60>
   39c0c:	ldr	r8, [sp, #48]	; 0x30
   39c10:	b	39c4c <fputs@plt+0x28ab4>
   39c14:	add	r5, r5, #20
   39c18:	cmp	r4, r6
   39c1c:	beq	39c6c <fputs@plt+0x28ad4>
   39c20:	ldrsh	r3, [r4], #2
   39c24:	cmn	r3, #2
   39c28:	bne	39c14 <fputs@plt+0x28a7c>
   39c2c:	ldr	r3, [r9, #4]
   39c30:	ldr	r2, [sp]
   39c34:	ldr	r1, [r3, r5]
   39c38:	mov	r0, r8
   39c3c:	bl	1d83c <fputs@plt+0xc6a4>
   39c40:	cmp	r0, #0
   39c44:	bne	39c14 <fputs@plt+0x28a7c>
   39c48:	ldr	r8, [sp, #48]	; 0x30
   39c4c:	ldr	r3, [r7, #44]	; 0x2c
   39c50:	cmp	r3, #0
   39c54:	movgt	r4, #1
   39c58:	bgt	39cd8 <fputs@plt+0x28b40>
   39c5c:	mov	r3, #256	; 0x100
   39c60:	str	r3, [r8, #36]	; 0x24
   39c64:	ldr	r3, [sp, #8]
   39c68:	b	39f4c <fputs@plt+0x28db4>
   39c6c:	add	fp, fp, #1
   39c70:	add	sl, sl, #20
   39c74:	ldr	r3, [sp, #12]
   39c78:	cmp	fp, r3
   39c7c:	beq	39cc4 <fputs@plt+0x28b2c>
   39c80:	ldr	r3, [sp, #4]
   39c84:	ldr	r0, [r3, sl]
   39c88:	bl	17ae0 <fputs@plt+0x6948>
   39c8c:	mov	r8, r0
   39c90:	ldrb	r3, [r0]
   39c94:	cmp	r3, #152	; 0x98
   39c98:	beq	39bb8 <fputs@plt+0x28a20>
   39c9c:	ldr	r9, [r7, #40]	; 0x28
   39ca0:	cmp	r9, #0
   39ca4:	beq	39c6c <fputs@plt+0x28ad4>
   39ca8:	ldrh	r6, [r7, #50]	; 0x32
   39cac:	cmp	r6, #0
   39cb0:	ble	39c6c <fputs@plt+0x28ad4>
   39cb4:	ldr	r4, [r7, #4]
   39cb8:	add	r6, r4, r6, lsl #1
   39cbc:	mov	r5, #0
   39cc0:	b	39c20 <fputs@plt+0x28a88>
   39cc4:	ldr	r8, [sp, #48]	; 0x30
   39cc8:	ldr	r3, [r7, #44]	; 0x2c
   39ccc:	cmp	r3, #0
   39cd0:	movgt	r4, #0
   39cd4:	ble	39f40 <fputs@plt+0x28da8>
   39cd8:	ldr	r3, [sp, #32]
   39cdc:	tst	r3, #32
   39ce0:	beq	39ec4 <fputs@plt+0x28d2c>
   39ce4:	mov	r3, #576	; 0x240
   39ce8:	str	r3, [r8, #36]	; 0x24
   39cec:	mov	sl, #0
   39cf0:	mov	fp, sl
   39cf4:	cmp	r4, #0
   39cf8:	bne	39ef8 <fputs@plt+0x28d60>
   39cfc:	ldr	r1, [sp, #36]	; 0x24
   39d00:	ldrb	r3, [r1, #42]	; 0x2a
   39d04:	tst	r3, #32
   39d08:	bne	39efc <fputs@plt+0x28d64>
   39d0c:	orrs	r3, sl, fp
   39d10:	bne	39dc0 <fputs@plt+0x28c28>
   39d14:	ldrb	r3, [r7, #55]	; 0x37
   39d18:	tst	r3, #4
   39d1c:	bne	39dc0 <fputs@plt+0x28c28>
   39d20:	ldrsh	r2, [r7, #48]	; 0x30
   39d24:	ldrsh	r3, [r1, #40]	; 0x28
   39d28:	cmp	r2, r3
   39d2c:	bge	39dc0 <fputs@plt+0x28c28>
   39d30:	ldr	r2, [sp, #52]	; 0x34
   39d34:	ldrh	r3, [r2, #36]	; 0x24
   39d38:	tst	r3, #4
   39d3c:	bne	39dc0 <fputs@plt+0x28c28>
   39d40:	ldr	r3, [pc, #600]	; 39fa0 <fputs@plt+0x28e08>
   39d44:	ldr	r3, [r3, #16]
   39d48:	cmp	r3, #0
   39d4c:	beq	39dc0 <fputs@plt+0x28c28>
   39d50:	ldr	r3, [r2]
   39d54:	ldr	r3, [r3]
   39d58:	ldrh	r3, [r3, #64]	; 0x40
   39d5c:	tst	r3, #64	; 0x40
   39d60:	bne	39dc0 <fputs@plt+0x28c28>
   39d64:	mov	r3, #0
   39d68:	strb	r3, [r8, #17]
   39d6c:	ldrsh	r0, [r7, #48]	; 0x30
   39d70:	ldr	r3, [sp, #36]	; 0x24
   39d74:	ldrsh	r1, [r3, #40]	; 0x28
   39d78:	rsb	r0, r0, r0, lsl #4
   39d7c:	bl	7dd0c <fputs@plt+0x6cb74>
   39d80:	ldr	r3, [sp, #28]
   39d84:	add	r3, r3, #1
   39d88:	add	r0, r0, r3
   39d8c:	sxth	r0, r0
   39d90:	strh	r0, [r8, #20]
   39d94:	ldr	r4, [sp, #28]
   39d98:	mov	r2, r4
   39d9c:	mov	r1, r8
   39da0:	ldr	r0, [sp, #24]
   39da4:	bl	1a454 <fputs@plt+0x92bc>
   39da8:	mov	r1, r8
   39dac:	ldr	r0, [sp, #20]
   39db0:	bl	22bf8 <fputs@plt+0x11a60>
   39db4:	strh	r4, [r8, #22]
   39db8:	subs	r4, r0, #0
   39dbc:	bne	39f84 <fputs@plt+0x28dec>
   39dc0:	mov	r3, #0
   39dc4:	mov	r2, r7
   39dc8:	ldr	r5, [sp, #16]
   39dcc:	mov	r1, r5
   39dd0:	ldr	r0, [sp, #20]
   39dd4:	bl	39188 <fputs@plt+0x27ff0>
   39dd8:	mov	r4, r0
   39ddc:	ldr	r3, [r5, #68]	; 0x44
   39de0:	cmp	r3, #0
   39de4:	bne	39f84 <fputs@plt+0x28dec>
   39de8:	ldr	r7, [r7, #20]
   39dec:	ldr	r3, [sp, #8]
   39df0:	add	r3, r3, #1
   39df4:	str	r3, [sp, #8]
   39df8:	clz	r3, r4
   39dfc:	lsr	r3, r3, #5
   39e00:	cmp	r7, #0
   39e04:	moveq	r3, #0
   39e08:	cmp	r3, #0
   39e0c:	beq	39f84 <fputs@plt+0x28dec>
   39e10:	ldr	r2, [r7, #36]	; 0x24
   39e14:	cmp	r2, #0
   39e18:	beq	39e34 <fputs@plt+0x28c9c>
   39e1c:	ldr	r1, [sp, #24]
   39e20:	ldr	r3, [sp, #16]
   39e24:	ldr	r0, [r3, #44]	; 0x2c
   39e28:	bl	1dd14 <fputs@plt+0xcb7c>
   39e2c:	cmp	r0, #0
   39e30:	beq	39de8 <fputs@plt+0x28c50>
   39e34:	ldr	r3, [r7, #8]
   39e38:	ldrsh	r3, [r3]
   39e3c:	str	r3, [sp, #28]
   39e40:	mov	r2, #0
   39e44:	strh	r2, [r8, #24]
   39e48:	strh	r2, [r8, #42]	; 0x2a
   39e4c:	strh	r2, [r8, #40]	; 0x28
   39e50:	strb	r2, [r8, #17]
   39e54:	mov	r2, #0
   39e58:	strh	r2, [r8, #18]
   39e5c:	ldrd	r0, [sp, #40]	; 0x28
   39e60:	strd	r0, [r8]
   39e64:	strh	r3, [r8, #22]
   39e68:	str	r7, [r8, #28]
   39e6c:	ldrb	r3, [r7, #55]	; 0x37
   39e70:	str	r3, [sp, #32]
   39e74:	tst	r3, #4
   39e78:	bne	39cc8 <fputs@plt+0x28b30>
   39e7c:	ldr	r3, [sp, #20]
   39e80:	ldr	r3, [r3]
   39e84:	ldr	r3, [r3, #8]
   39e88:	cmp	r3, #0
   39e8c:	beq	39cc8 <fputs@plt+0x28b30>
   39e90:	ldr	r2, [r3]
   39e94:	str	r2, [sp, #12]
   39e98:	cmp	r2, #0
   39e9c:	ble	39cc8 <fputs@plt+0x28b30>
   39ea0:	ldr	r2, [sp, #16]
   39ea4:	ldr	r2, [r2, #44]	; 0x2c
   39ea8:	str	r2, [sp]
   39eac:	ldr	r3, [r3, #4]
   39eb0:	str	r3, [sp, #4]
   39eb4:	mov	sl, #0
   39eb8:	mov	fp, sl
   39ebc:	str	r8, [sp, #48]	; 0x30
   39ec0:	b	39c80 <fputs@plt+0x28ae8>
   39ec4:	mov	r0, r7
   39ec8:	bl	1a5e4 <fputs@plt+0x944c>
   39ecc:	ldr	r3, [sp, #16]
   39ed0:	ldrd	r2, [r3, #56]	; 0x38
   39ed4:	bic	r2, r2, r0
   39ed8:	bic	r3, r3, r1
   39edc:	mov	sl, r2
   39ee0:	mov	fp, r3
   39ee4:	orrs	r3, sl, fp
   39ee8:	moveq	r3, #576	; 0x240
   39eec:	movne	r3, #512	; 0x200
   39ef0:	str	r3, [r8, #36]	; 0x24
   39ef4:	b	39cf4 <fputs@plt+0x28b5c>
   39ef8:	ldr	r4, [sp, #8]
   39efc:	strb	r4, [r8, #17]
   39f00:	ldrh	r4, [sp, #28]
   39f04:	ldrsh	r0, [r7, #48]	; 0x30
   39f08:	ldr	r3, [sp, #36]	; 0x24
   39f0c:	ldrsh	r1, [r3, #40]	; 0x28
   39f10:	rsb	r0, r0, r0, lsl #4
   39f14:	bl	7dd0c <fputs@plt+0x6cb74>
   39f18:	add	r3, r4, #1
   39f1c:	add	r0, r0, r3
   39f20:	sxth	r0, r0
   39f24:	orrs	r3, sl, fp
   39f28:	beq	39d90 <fputs@plt+0x28bf8>
   39f2c:	add	r1, r4, #16
   39f30:	sxth	r1, r1
   39f34:	bl	151fc <fputs@plt+0x4064>
   39f38:	strh	r0, [r8, #20]
   39f3c:	b	39d94 <fputs@plt+0x28bfc>
   39f40:	mov	r3, #256	; 0x100
   39f44:	str	r3, [r8, #36]	; 0x24
   39f48:	mov	r3, #0
   39f4c:	strb	r3, [r8, #17]
   39f50:	ldr	r4, [sp, #28]
   39f54:	add	r3, r4, #16
   39f58:	strh	r3, [r8, #20]
   39f5c:	mov	r2, r4
   39f60:	mov	r1, r8
   39f64:	ldr	r0, [sp, #24]
   39f68:	bl	1a454 <fputs@plt+0x92bc>
   39f6c:	mov	r1, r8
   39f70:	ldr	r0, [sp, #20]
   39f74:	bl	22bf8 <fputs@plt+0x11a60>
   39f78:	strh	r4, [r8, #22]
   39f7c:	subs	r4, r0, #0
   39f80:	beq	39dc0 <fputs@plt+0x28c28>
   39f84:	mov	r0, r4
   39f88:	add	sp, sp, #124	; 0x7c
   39f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39f90:	ldr	r8, [sp, #48]	; 0x30
   39f94:	b	39c4c <fputs@plt+0x28ab4>
   39f98:	ldr	r8, [sp, #48]	; 0x30
   39f9c:	b	39c4c <fputs@plt+0x28ab4>
   39fa0:	andeq	sl, r9, r8, lsr r1
   39fa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39fa8:	sub	sp, sp, #668	; 0x29c
   39fac:	str	r0, [sp, #40]	; 0x28
   39fb0:	strd	r2, [sp, #32]
   39fb4:	ldr	r4, [r0]
   39fb8:	ldr	r3, [r0, #4]
   39fbc:	mov	r5, r3
   39fc0:	str	r3, [sp, #60]	; 0x3c
   39fc4:	ldr	r3, [r3, #12]
   39fc8:	add	r3, r3, r3, lsl #1
   39fcc:	ldr	r2, [r5, #20]
   39fd0:	add	r3, r2, r3, lsl #4
   39fd4:	mov	r6, r3
   39fd8:	str	r3, [sp, #56]	; 0x38
   39fdc:	ldr	r3, [r0, #12]
   39fe0:	mov	r7, r3
   39fe4:	str	r3, [sp, #52]	; 0x34
   39fe8:	mov	r2, #56	; 0x38
   39fec:	mov	r1, #0
   39ff0:	add	r0, sp, #176	; 0xb0
   39ff4:	bl	10f64 <memset@plt>
   39ff8:	ldr	r2, [r4, #4]
   39ffc:	add	r2, r2, #8
   3a000:	ldrb	r3, [r7, #16]
   3a004:	add	r3, r3, r3, lsl #3
   3a008:	add	r3, r2, r3, lsl #3
   3a00c:	str	r3, [sp, #44]	; 0x2c
   3a010:	ldr	r3, [r3, #44]	; 0x2c
   3a014:	str	r3, [sp, #48]	; 0x30
   3a018:	ldr	r3, [r5, #20]
   3a01c:	mov	r2, r3
   3a020:	str	r3, [sp, #28]
   3a024:	cmp	r6, r2
   3a028:	bls	3a37c <fputs@plt+0x291e4>
   3a02c:	add	sl, sp, #120	; 0x78
   3a030:	b	3a228 <fputs@plt+0x29090>
   3a034:	ldr	r3, [sp, #8]
   3a038:	ldr	r3, [r3, #8]
   3a03c:	ldr	r2, [sp, #48]	; 0x30
   3a040:	cmp	r2, r3
   3a044:	beq	3a0f4 <fputs@plt+0x28f5c>
   3a048:	ldr	r3, [sp, #8]
   3a04c:	add	r3, r3, #48	; 0x30
   3a050:	str	r3, [sp, #8]
   3a054:	ldr	r2, [sp, #24]
   3a058:	cmp	r2, r3
   3a05c:	bls	3a164 <fputs@plt+0x28fcc>
   3a060:	ldr	r2, [sp, #8]
   3a064:	ldrh	r3, [r2, #18]
   3a068:	tst	r3, #1024	; 0x400
   3a06c:	beq	3a034 <fputs@plt+0x28e9c>
   3a070:	ldr	r3, [r2, #12]
   3a074:	str	r3, [sp, #240]	; 0xf0
   3a078:	mov	r3, #0
   3a07c:	strh	r3, [sl]
   3a080:	ldr	r3, [sp, #44]	; 0x2c
   3a084:	ldr	r3, [r3, #16]
   3a088:	ldrb	r3, [r3, #42]	; 0x2a
   3a08c:	tst	r3, #16
   3a090:	beq	3a128 <fputs@plt+0x28f90>
   3a094:	add	r3, sp, #704	; 0x2c0
   3a098:	ldrd	r2, [r3]
   3a09c:	strd	r2, [sp]
   3a0a0:	ldrd	r2, [sp, #32]
   3a0a4:	add	r0, sp, #236	; 0xec
   3a0a8:	bl	36cc0 <fputs@plt+0x25b28>
   3a0ac:	str	r0, [sp, #20]
   3a0b0:	ldr	r3, [sp, #20]
   3a0b4:	cmp	r3, #0
   3a0b8:	beq	3a13c <fputs@plt+0x28fa4>
   3a0bc:	ldrh	r2, [sl]
   3a0c0:	cmp	r2, #0
   3a0c4:	beq	3a15c <fputs@plt+0x28fc4>
   3a0c8:	ldr	r3, [sp, #12]
   3a0cc:	cmp	r3, #0
   3a0d0:	beq	3a2b4 <fputs@plt+0x2911c>
   3a0d4:	strh	r2, [sp, #176]	; 0xb0
   3a0d8:	lsl	r2, r2, #4
   3a0dc:	add	r1, sp, #128	; 0x80
   3a0e0:	add	r0, sp, #184	; 0xb8
   3a0e4:	bl	11000 <memcpy@plt>
   3a0e8:	mov	r3, #0
   3a0ec:	str	r3, [sp, #12]
   3a0f0:	b	3a048 <fputs@plt+0x28eb0>
   3a0f4:	ldr	r2, [sp, #60]	; 0x3c
   3a0f8:	ldr	r3, [r2]
   3a0fc:	str	r3, [sp, #256]	; 0x100
   3a100:	str	r2, [sp, #260]	; 0x104
   3a104:	mov	r3, #72	; 0x48
   3a108:	strb	r3, [sp, #264]	; 0x108
   3a10c:	mov	r3, #1
   3a110:	str	r3, [sp, #268]	; 0x10c
   3a114:	ldr	r3, [sp, #8]
   3a118:	str	r3, [sp, #276]	; 0x114
   3a11c:	add	r3, sp, #256	; 0x100
   3a120:	str	r3, [sp, #240]	; 0xf0
   3a124:	b	3a078 <fputs@plt+0x28ee0>
   3a128:	ldrd	r2, [sp, #32]
   3a12c:	add	r0, sp, #236	; 0xec
   3a130:	bl	398cc <fputs@plt+0x28734>
   3a134:	str	r0, [sp, #20]
   3a138:	b	3a0b0 <fputs@plt+0x28f18>
   3a13c:	add	r3, sp, #704	; 0x2c0
   3a140:	ldrd	r2, [r3]
   3a144:	strd	r2, [sp]
   3a148:	ldrd	r2, [sp, #32]
   3a14c:	add	r0, sp, #236	; 0xec
   3a150:	bl	39fa4 <fputs@plt+0x28e0c>
   3a154:	str	r0, [sp, #20]
   3a158:	b	3a0bc <fputs@plt+0x28f24>
   3a15c:	mov	r3, #0
   3a160:	strh	r3, [sp, #176]	; 0xb0
   3a164:	ldr	r3, [sp, #52]	; 0x34
   3a168:	mov	r2, #1
   3a16c:	strh	r2, [r3, #40]	; 0x28
   3a170:	mov	r2, r3
   3a174:	ldr	r3, [r3, #48]	; 0x30
   3a178:	ldr	r1, [sp, #28]
   3a17c:	str	r1, [r3]
   3a180:	mov	r3, r2
   3a184:	mov	r2, #8192	; 0x2000
   3a188:	str	r2, [r3, #36]	; 0x24
   3a18c:	mov	r2, #0
   3a190:	strh	r2, [r3, #18]
   3a194:	strb	r2, [r3, #17]
   3a198:	mov	r1, #0
   3a19c:	str	r1, [r3, #24]
   3a1a0:	str	r1, [r3, #28]
   3a1a4:	str	r1, [r3, #32]
   3a1a8:	ldr	r3, [sp, #20]
   3a1ac:	cmp	r3, r1
   3a1b0:	bne	3a3d4 <fputs@plt+0x2923c>
   3a1b4:	ldrh	r3, [sp, #176]	; 0xb0
   3a1b8:	cmp	r3, #0
   3a1bc:	ble	3a210 <fputs@plt+0x29078>
   3a1c0:	add	r4, sp, #176	; 0xb0
   3a1c4:	mov	r5, #0
   3a1c8:	ldr	r6, [sp, #52]	; 0x34
   3a1cc:	ldrh	r3, [r4, #16]
   3a1d0:	add	r3, r3, #1
   3a1d4:	strh	r3, [r6, #20]
   3a1d8:	ldrsh	r3, [r4, #18]
   3a1dc:	strh	r3, [r6, #22]
   3a1e0:	ldrd	r2, [r4, #8]
   3a1e4:	strd	r2, [r6]
   3a1e8:	mov	r1, r6
   3a1ec:	ldr	r0, [sp, #40]	; 0x28
   3a1f0:	bl	22bf8 <fputs@plt+0x11a60>
   3a1f4:	add	r5, r5, #1
   3a1f8:	cmp	r0, #0
   3a1fc:	bne	3a3d0 <fputs@plt+0x29238>
   3a200:	add	r4, r4, #16
   3a204:	ldrh	r3, [sp, #176]	; 0xb0
   3a208:	cmp	r3, r5
   3a20c:	bgt	3a1cc <fputs@plt+0x29034>
   3a210:	ldr	r3, [sp, #28]
   3a214:	add	r3, r3, #48	; 0x30
   3a218:	str	r3, [sp, #28]
   3a21c:	ldr	r2, [sp, #56]	; 0x38
   3a220:	cmp	r2, r3
   3a224:	bls	3a370 <fputs@plt+0x291d8>
   3a228:	ldr	r2, [sp, #28]
   3a22c:	ldrh	r3, [r2, #18]
   3a230:	tst	r3, #512	; 0x200
   3a234:	beq	3a210 <fputs@plt+0x29078>
   3a238:	ldr	ip, [r2, #12]
   3a23c:	add	r3, ip, #416	; 0x1a0
   3a240:	ldrd	r0, [r3, #-8]
   3a244:	ldr	r3, [sp, #52]	; 0x34
   3a248:	ldrd	r2, [r3, #8]
   3a24c:	and	r2, r2, r0
   3a250:	and	r3, r3, r1
   3a254:	orrs	r3, r2, r3
   3a258:	beq	3a210 <fputs@plt+0x29078>
   3a25c:	ldr	r3, [ip, #20]
   3a260:	mov	r4, r3
   3a264:	str	r3, [sp, #8]
   3a268:	ldr	r3, [ip, #12]
   3a26c:	add	r3, r3, r3, lsl #1
   3a270:	add	r3, r4, r3, lsl #4
   3a274:	mov	r5, r3
   3a278:	str	r3, [sp, #24]
   3a27c:	add	ip, sp, #236	; 0xec
   3a280:	ldr	lr, [sp, #40]	; 0x28
   3a284:	ldm	lr!, {r0, r1, r2, r3}
   3a288:	stmia	ip!, {r0, r1, r2, r3}
   3a28c:	mov	r3, #0
   3a290:	str	r3, [sp, #244]	; 0xf4
   3a294:	str	sl, [sp, #252]	; 0xfc
   3a298:	cmp	r4, r5
   3a29c:	bcs	3a388 <fputs@plt+0x291f0>
   3a2a0:	mov	r3, #1
   3a2a4:	str	r3, [sp, #12]
   3a2a8:	mov	r3, #0
   3a2ac:	str	r3, [sp, #20]
   3a2b0:	b	3a060 <fputs@plt+0x28ec8>
   3a2b4:	ldrh	r4, [sp, #176]	; 0xb0
   3a2b8:	strh	r4, [sp, #64]	; 0x40
   3a2bc:	lsl	r2, r4, #4
   3a2c0:	add	r1, sp, #184	; 0xb8
   3a2c4:	add	r0, sp, #72	; 0x48
   3a2c8:	bl	11000 <memcpy@plt>
   3a2cc:	mov	r3, #0
   3a2d0:	strh	r3, [sp, #176]	; 0xb0
   3a2d4:	str	r4, [sp, #16]
   3a2d8:	cmp	r4, #0
   3a2dc:	ble	3a048 <fputs@plt+0x28eb0>
   3a2e0:	add	r8, sp, #64	; 0x40
   3a2e4:	ldr	r9, [sp, #12]
   3a2e8:	b	3a358 <fputs@plt+0x291c0>
   3a2ec:	ldrd	r2, [r8, #8]
   3a2f0:	ldrd	r6, [r4, #8]
   3a2f4:	orr	r6, r6, r2
   3a2f8:	orr	r7, r7, r3
   3a2fc:	ldrsh	r1, [r4, #16]
   3a300:	ldrsh	r0, [r8, #16]
   3a304:	bl	151fc <fputs@plt+0x4064>
   3a308:	mov	fp, r0
   3a30c:	ldrsh	r1, [r4, #18]
   3a310:	ldrsh	r0, [r8, #18]
   3a314:	bl	151fc <fputs@plt+0x4064>
   3a318:	str	r0, [sp, #4]
   3a31c:	str	fp, [sp]
   3a320:	mov	r2, r6
   3a324:	mov	r3, r7
   3a328:	add	r0, sp, #176	; 0xb0
   3a32c:	bl	19cac <fputs@plt+0x8b14>
   3a330:	add	r5, r5, #1
   3a334:	add	r4, r4, #16
   3a338:	ldrh	r3, [sl]
   3a33c:	cmp	r3, r5
   3a340:	bgt	3a2ec <fputs@plt+0x29154>
   3a344:	add	r9, r9, #1
   3a348:	add	r8, r8, #16
   3a34c:	ldr	r3, [sp, #16]
   3a350:	cmp	r9, r3
   3a354:	beq	3a048 <fputs@plt+0x28eb0>
   3a358:	ldrh	r3, [sl]
   3a35c:	cmp	r3, #0
   3a360:	ble	3a344 <fputs@plt+0x291ac>
   3a364:	add	r4, sp, #120	; 0x78
   3a368:	ldr	r5, [sp, #12]
   3a36c:	b	3a2ec <fputs@plt+0x29154>
   3a370:	mov	r3, #0
   3a374:	str	r3, [sp, #20]
   3a378:	b	3a3d4 <fputs@plt+0x2923c>
   3a37c:	mov	r3, #0
   3a380:	str	r3, [sp, #20]
   3a384:	b	3a3d4 <fputs@plt+0x2923c>
   3a388:	ldr	r3, [sp, #52]	; 0x34
   3a38c:	mov	r2, #1
   3a390:	strh	r2, [r3, #40]	; 0x28
   3a394:	mov	r2, r3
   3a398:	ldr	r3, [r3, #48]	; 0x30
   3a39c:	ldr	r1, [sp, #28]
   3a3a0:	str	r1, [r3]
   3a3a4:	mov	r3, r2
   3a3a8:	mov	r2, #8192	; 0x2000
   3a3ac:	str	r2, [r3, #36]	; 0x24
   3a3b0:	mov	r2, #0
   3a3b4:	strh	r2, [r3, #18]
   3a3b8:	strb	r2, [r3, #17]
   3a3bc:	mov	r1, #0
   3a3c0:	str	r1, [r3, #24]
   3a3c4:	str	r1, [r3, #28]
   3a3c8:	str	r1, [r3, #32]
   3a3cc:	b	3a1b4 <fputs@plt+0x2901c>
   3a3d0:	str	r0, [sp, #20]
   3a3d4:	ldr	r0, [sp, #20]
   3a3d8:	add	sp, sp, #668	; 0x29c
   3a3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a3e0:	push	{r4, r5, r6, r7, r8, lr}
   3a3e4:	sub	sp, sp, #16
   3a3e8:	mov	r5, r0
   3a3ec:	mov	r4, r1
   3a3f0:	mov	r8, r2
   3a3f4:	mov	r6, r3
   3a3f8:	bl	38c98 <fputs@plt+0x27b00>
   3a3fc:	mov	r7, r0
   3a400:	mov	r0, r8
   3a404:	bl	1891c <fputs@plt+0x7784>
   3a408:	mov	r1, r0
   3a40c:	mov	r0, r4
   3a410:	bl	189bc <fputs@plt+0x7824>
   3a414:	ldr	r4, [sp, #52]	; 0x34
   3a418:	orr	r4, r0, r4
   3a41c:	uxtb	r4, r4
   3a420:	mvn	r3, #3
   3a424:	str	r3, [sp, #8]
   3a428:	str	r7, [sp, #4]
   3a42c:	ldr	r3, [sp, #40]	; 0x28
   3a430:	str	r3, [sp]
   3a434:	ldr	r3, [sp, #48]	; 0x30
   3a438:	ldr	r2, [sp, #44]	; 0x2c
   3a43c:	mov	r1, r6
   3a440:	ldr	r0, [r5, #8]
   3a444:	bl	2b058 <fputs@plt+0x19ec0>
   3a448:	mov	r6, r0
   3a44c:	mov	r1, r4
   3a450:	ldr	r0, [r5, #8]
   3a454:	bl	17154 <fputs@plt+0x5fbc>
   3a458:	mov	r0, r6
   3a45c:	add	sp, sp, #16
   3a460:	pop	{r4, r5, r6, r7, r8, pc}
   3a464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a468:	sub	sp, sp, #52	; 0x34
   3a46c:	ldr	r3, [r0]
   3a470:	str	r3, [sp, #12]
   3a474:	ldrb	r3, [r3, #69]	; 0x45
   3a478:	cmp	r3, #0
   3a47c:	beq	3a488 <fputs@plt+0x292f0>
   3a480:	add	sp, sp, #52	; 0x34
   3a484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a488:	mov	r4, r2
   3a48c:	mov	r9, r1
   3a490:	str	r0, [sp, #8]
   3a494:	mov	r2, #32
   3a498:	mov	r1, #0
   3a49c:	add	r0, sp, #16
   3a4a0:	bl	10f64 <memset@plt>
   3a4a4:	ldr	r3, [r4, #28]
   3a4a8:	str	r3, [sp, #20]
   3a4ac:	ldr	r3, [r4]
   3a4b0:	ldr	r3, [r3, #4]
   3a4b4:	str	r3, [sp, #4]
   3a4b8:	ldr	r4, [r9, #4]
   3a4bc:	ldrsh	r3, [r9, #34]	; 0x22
   3a4c0:	cmp	r3, #0
   3a4c4:	ble	3a56c <fputs@plt+0x293d4>
   3a4c8:	add	r4, r4, #14
   3a4cc:	mov	r6, #0
   3a4d0:	mov	sl, #0
   3a4d4:	mov	fp, #0
   3a4d8:	mov	r7, r6
   3a4dc:	b	3a4f8 <fputs@plt+0x29360>
   3a4e0:	add	r7, r7, #1
   3a4e4:	add	r4, r4, #16
   3a4e8:	add	r6, r6, #20
   3a4ec:	ldrsh	r3, [r9, #34]	; 0x22
   3a4f0:	cmp	r3, r7
   3a4f4:	ble	3a574 <fputs@plt+0x293dc>
   3a4f8:	ldr	r3, [sp, #4]
   3a4fc:	ldr	r5, [r3, r6]
   3a500:	mov	r2, r4
   3a504:	mov	r1, r5
   3a508:	add	r0, sp, #16
   3a50c:	bl	1b5f0 <fputs@plt+0xa458>
   3a510:	ldrb	r2, [r4]
   3a514:	mov	r3, #0
   3a518:	adds	sl, sl, r2
   3a51c:	adc	fp, fp, r3
   3a520:	mov	r0, r5
   3a524:	bl	1891c <fputs@plt+0x7784>
   3a528:	cmp	r0, #0
   3a52c:	strbne	r0, [r4, #-1]
   3a530:	moveq	r3, #65	; 0x41
   3a534:	strbeq	r3, [r4, #-1]
   3a538:	mov	r1, r5
   3a53c:	ldr	r0, [sp, #8]
   3a540:	bl	38acc <fputs@plt+0x27934>
   3a544:	cmp	r0, #0
   3a548:	beq	3a4e0 <fputs@plt+0x29348>
   3a54c:	ldr	r3, [r4, #-6]
   3a550:	cmp	r3, #0
   3a554:	bne	3a4e0 <fputs@plt+0x29348>
   3a558:	ldr	r1, [r0]
   3a55c:	ldr	r0, [sp, #12]
   3a560:	bl	1d600 <fputs@plt+0xc468>
   3a564:	str	r0, [r4, #-6]
   3a568:	b	3a4e0 <fputs@plt+0x29348>
   3a56c:	mov	sl, #0
   3a570:	mov	fp, #0
   3a574:	lsl	r1, fp, #2
   3a578:	lsl	r0, sl, #2
   3a57c:	orr	r1, r1, sl, lsr #30
   3a580:	bl	15278 <fputs@plt+0x40e0>
   3a584:	strh	r0, [r9, #40]	; 0x28
   3a588:	b	3a480 <fputs@plt+0x292e8>
   3a58c:	push	{r4, r5, r6, r7, r8, lr}
   3a590:	ldr	r3, [r1, #8]
   3a594:	orr	r3, r3, #64	; 0x40
   3a598:	str	r3, [r1, #8]
   3a59c:	ldr	r7, [r0]
   3a5a0:	ldr	r6, [r1, #28]
   3a5a4:	ldr	r3, [r6]
   3a5a8:	cmp	r3, #0
   3a5ac:	pople	{r4, r5, r6, r7, r8, pc}
   3a5b0:	add	r4, r6, #8
   3a5b4:	mov	r5, #0
   3a5b8:	b	3a5e8 <fputs@plt+0x29450>
   3a5bc:	mov	r2, r3
   3a5c0:	ldr	r3, [r2, #48]	; 0x30
   3a5c4:	cmp	r3, #0
   3a5c8:	bne	3a5bc <fputs@plt+0x29424>
   3a5cc:	mov	r0, r7
   3a5d0:	bl	3a464 <fputs@plt+0x292cc>
   3a5d4:	add	r5, r5, #1
   3a5d8:	add	r4, r4, #72	; 0x48
   3a5dc:	ldr	r3, [r6]
   3a5e0:	cmp	r3, r5
   3a5e4:	ble	3a608 <fputs@plt+0x29470>
   3a5e8:	ldr	r1, [r4, #16]
   3a5ec:	ldrb	r3, [r1, #42]	; 0x2a
   3a5f0:	tst	r3, #2
   3a5f4:	beq	3a5d4 <fputs@plt+0x2943c>
   3a5f8:	ldr	r2, [r4, #20]
   3a5fc:	cmp	r2, #0
   3a600:	bne	3a5c0 <fputs@plt+0x29428>
   3a604:	b	3a5d4 <fputs@plt+0x2943c>
   3a608:	pop	{r4, r5, r6, r7, r8, pc}
   3a60c:	push	{r4, r5, r6, lr}
   3a610:	mov	r6, r0
   3a614:	mov	r5, r1
   3a618:	mov	r4, r2
   3a61c:	ldr	r1, [r1, #48]	; 0x30
   3a620:	cmp	r1, #0
   3a624:	beq	3a634 <fputs@plt+0x2949c>
   3a628:	bl	3a60c <fputs@plt+0x29474>
   3a62c:	cmp	r0, #0
   3a630:	popne	{r4, r5, r6, pc}
   3a634:	ldr	r3, [r5]
   3a638:	ldr	r2, [r3]
   3a63c:	cmp	r4, r2
   3a640:	blt	3a64c <fputs@plt+0x294b4>
   3a644:	mov	r0, #0
   3a648:	pop	{r4, r5, r6, pc}
   3a64c:	ldr	r3, [r3, #4]
   3a650:	add	r4, r4, r4, lsl #2
   3a654:	ldr	r1, [r3, r4, lsl #2]
   3a658:	mov	r0, r6
   3a65c:	bl	38acc <fputs@plt+0x27934>
   3a660:	pop	{r4, r5, r6, pc}
   3a664:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a668:	sub	sp, sp, #28
   3a66c:	str	r0, [sp, #4]
   3a670:	str	r1, [sp, #16]
   3a674:	ldr	r8, [r1, #44]	; 0x2c
   3a678:	ldr	r3, [r8]
   3a67c:	mov	r4, r3
   3a680:	str	r3, [sp, #8]
   3a684:	ldr	r1, [r0]
   3a688:	mov	r0, r1
   3a68c:	str	r1, [sp, #20]
   3a690:	add	r1, r3, r2
   3a694:	mov	r2, #1
   3a698:	bl	1c3ac <fputs@plt+0xb214>
   3a69c:	subs	fp, r0, #0
   3a6a0:	beq	3a75c <fputs@plt+0x295c4>
   3a6a4:	cmp	r4, #0
   3a6a8:	ble	3a75c <fputs@plt+0x295c4>
   3a6ac:	add	sl, fp, #20
   3a6b0:	mov	r5, #0
   3a6b4:	b	3a724 <fputs@plt+0x2958c>
   3a6b8:	ldrh	r2, [r2, #16]
   3a6bc:	sub	r2, r2, #1
   3a6c0:	ldr	r1, [sp, #16]
   3a6c4:	ldr	r0, [sp, #4]
   3a6c8:	bl	3a60c <fputs@plt+0x29474>
   3a6cc:	subs	r9, r0, #0
   3a6d0:	ldreq	r3, [sp, #20]
   3a6d4:	ldreq	r9, [r3, #8]
   3a6d8:	ldr	r3, [r8, #4]
   3a6dc:	str	r3, [sp, #12]
   3a6e0:	ldr	r2, [r9]
   3a6e4:	mov	r1, r7
   3a6e8:	ldr	r0, [sp, #4]
   3a6ec:	bl	1d388 <fputs@plt+0xc1f0>
   3a6f0:	ldr	r3, [sp, #12]
   3a6f4:	str	r0, [r3, r4, lsl #2]
   3a6f8:	str	r9, [sl], #4
   3a6fc:	ldr	r3, [r8, #4]
   3a700:	add	r6, r3, r6
   3a704:	ldrb	r2, [r6, #12]
   3a708:	ldr	r3, [fp, #16]
   3a70c:	ldr	r1, [sp]
   3a710:	strb	r2, [r3, r1]
   3a714:	add	r5, r5, #1
   3a718:	ldr	r3, [sp, #8]
   3a71c:	cmp	r3, r5
   3a720:	beq	3a75c <fputs@plt+0x295c4>
   3a724:	str	r5, [sp]
   3a728:	add	r4, r5, r5, lsl #2
   3a72c:	lsl	r6, r4, #2
   3a730:	ldr	r3, [r8, #4]
   3a734:	add	r2, r3, r6
   3a738:	ldr	r7, [r3, r4, lsl #2]
   3a73c:	ldr	r3, [r7, #4]
   3a740:	tst	r3, #256	; 0x100
   3a744:	beq	3a6b8 <fputs@plt+0x29520>
   3a748:	mov	r1, r7
   3a74c:	ldr	r0, [sp, #4]
   3a750:	bl	38acc <fputs@plt+0x27934>
   3a754:	mov	r9, r0
   3a758:	b	3a6f8 <fputs@plt+0x29560>
   3a75c:	mov	r0, fp
   3a760:	add	sp, sp, #28
   3a764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a768:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a76c:	mov	sl, r0
   3a770:	mov	r4, r1
   3a774:	mov	r5, r2
   3a778:	ldr	fp, [r0]
   3a77c:	ldr	r8, [r1]
   3a780:	add	r2, r3, #1
   3a784:	sub	r1, r8, r5
   3a788:	mov	r0, fp
   3a78c:	bl	1c3ac <fputs@plt+0xb214>
   3a790:	subs	r9, r0, #0
   3a794:	beq	3a7f8 <fputs@plt+0x29660>
   3a798:	ldr	r4, [r4, #4]
   3a79c:	add	r3, r5, r5, lsl #2
   3a7a0:	lsl	r3, r3, #2
   3a7a4:	cmp	r8, r5
   3a7a8:	ble	3a7f8 <fputs@plt+0x29660>
   3a7ac:	add	r3, r3, #20
   3a7b0:	add	r4, r4, r3
   3a7b4:	add	r6, r9, #20
   3a7b8:	sub	r8, r8, r5
   3a7bc:	mov	r5, #0
   3a7c0:	mov	r7, r4
   3a7c4:	ldr	r1, [r4, #-20]	; 0xffffffec
   3a7c8:	mov	r0, sl
   3a7cc:	bl	38acc <fputs@plt+0x27934>
   3a7d0:	cmp	r0, #0
   3a7d4:	ldreq	r0, [fp, #8]
   3a7d8:	str	r0, [r6], #4
   3a7dc:	ldrb	r2, [r4, #-8]
   3a7e0:	ldr	r3, [r9, #16]
   3a7e4:	strb	r2, [r3, r5]
   3a7e8:	add	r5, r5, #1
   3a7ec:	add	r4, r4, #20
   3a7f0:	cmp	r5, r8
   3a7f4:	bne	3a7c0 <fputs@plt+0x29628>
   3a7f8:	mov	r0, r9
   3a7fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a804:	sub	sp, sp, #220	; 0xdc
   3a808:	mov	sl, r1
   3a80c:	mov	r7, r2
   3a810:	mov	r5, r3
   3a814:	add	r3, sp, #256	; 0x100
   3a818:	ldrh	r4, [r3]
   3a81c:	ldr	r3, [r0]
   3a820:	ldr	r3, [r3]
   3a824:	str	r3, [sp, #180]	; 0xb4
   3a828:	cmp	r4, #0
   3a82c:	beq	3a840 <fputs@plt+0x296a8>
   3a830:	ldrh	r3, [r3, #64]	; 0x40
   3a834:	tst	r3, #128	; 0x80
   3a838:	movne	r0, #0
   3a83c:	bne	3ae4c <fputs@plt+0x29cb4>
   3a840:	ldr	r2, [sl]
   3a844:	str	r2, [sp, #200]	; 0xc8
   3a848:	uxth	r3, r2
   3a84c:	cmp	r3, #63	; 0x3f
   3a850:	movhi	r0, #0
   3a854:	bhi	3ae4c <fputs@plt+0x29cb4>
   3a858:	mov	r6, r3
   3a85c:	mov	r1, #1
   3a860:	sub	lr, r3, #32
   3a864:	rsb	ip, r3, #32
   3a868:	lsl	r3, r1, lr
   3a86c:	orr	r3, r3, r1, lsr ip
   3a870:	lsl	r2, r1, r6
   3a874:	subs	r8, r2, #1
   3a878:	sbc	r9, r3, #0
   3a87c:	strd	r8, [sp, #152]	; 0x98
   3a880:	orrs	r3, r8, r9
   3a884:	beq	3b134 <fputs@plt+0x29f9c>
   3a888:	mov	r3, r5
   3a88c:	str	r7, [sp, #192]	; 0xc0
   3a890:	mov	r1, sl
   3a894:	str	r0, [sp, #108]	; 0x6c
   3a898:	str	r4, [sp, #140]	; 0x8c
   3a89c:	mov	r4, #0
   3a8a0:	mov	r5, #0
   3a8a4:	strd	r4, [sp, #160]	; 0xa0
   3a8a8:	mov	sl, r4
   3a8ac:	mov	fp, r5
   3a8b0:	mov	r2, #0
   3a8b4:	str	r2, [sp, #120]	; 0x78
   3a8b8:	strd	r4, [sp, #128]	; 0x80
   3a8bc:	add	r2, r0, #328	; 0x148
   3a8c0:	str	r2, [sp, #204]	; 0xcc
   3a8c4:	and	r2, r3, #768	; 0x300
   3a8c8:	str	r2, [sp, #56]	; 0x38
   3a8cc:	and	r3, r3, #256	; 0x100
   3a8d0:	str	r3, [sp, #136]	; 0x88
   3a8d4:	mov	r7, r6
   3a8d8:	ldrd	r8, [sp, #16]
   3a8dc:	mov	r6, r1
   3a8e0:	b	3af6c <fputs@plt+0x29dd4>
   3a8e4:	ldr	r3, [sp, #64]	; 0x40
   3a8e8:	ldrsb	r3, [r3, #29]
   3a8ec:	cmp	r3, #0
   3a8f0:	bne	3b134 <fputs@plt+0x29f9c>
   3a8f4:	ldrd	r2, [sp, #152]	; 0x98
   3a8f8:	cmp	r3, fp
   3a8fc:	cmpeq	r2, sl
   3a900:	mvnne	r0, #0
   3a904:	bne	3ae4c <fputs@plt+0x29cb4>
   3a908:	b	3b134 <fputs@plt+0x29f9c>
   3a90c:	sub	r2, r4, #32
   3a910:	rsb	r3, r4, #32
   3a914:	mov	r1, #1
   3a918:	lsl	r2, r1, r2
   3a91c:	orr	r3, r2, r1, lsr r3
   3a920:	str	r3, [sp, #188]	; 0xbc
   3a924:	lsl	r3, r1, r4
   3a928:	str	r3, [sp, #184]	; 0xb8
   3a92c:	ldrd	r2, [sp, #184]	; 0xb8
   3a930:	orr	r2, r2, sl
   3a934:	orr	r3, r3, fp
   3a938:	mov	sl, r2
   3a93c:	mov	fp, r3
   3a940:	add	r4, r4, #1
   3a944:	cmp	r5, r4
   3a948:	beq	3aa58 <fputs@plt+0x298c0>
   3a94c:	rsb	r2, r4, #32
   3a950:	sub	r3, r4, #32
   3a954:	lsr	r6, sl, r4
   3a958:	orr	r6, r6, fp, lsl r2
   3a95c:	orr	r6, r6, fp, lsr r3
   3a960:	lsr	r7, fp, r4
   3a964:	and	r2, r6, #1
   3a968:	mov	r3, #0
   3a96c:	orrs	r3, r2, r3
   3a970:	bne	3a940 <fputs@plt+0x297a8>
   3a974:	add	r2, r4, r4, lsl #2
   3a978:	str	r2, [sp, #16]
   3a97c:	ldr	r3, [r9, #4]
   3a980:	ldr	r0, [r3, r2, lsl #2]
   3a984:	bl	17ae0 <fputs@plt+0x6948>
   3a988:	ldrb	r3, [r0]
   3a98c:	cmp	r3, #152	; 0x98
   3a990:	bne	3a940 <fputs@plt+0x297a8>
   3a994:	ldr	r3, [r0, #28]
   3a998:	ldr	r2, [sp, #60]	; 0x3c
   3a99c:	cmp	r2, r3
   3a9a0:	bne	3a940 <fputs@plt+0x297a8>
   3a9a4:	mov	r8, r0
   3a9a8:	ldrsh	r2, [r0, #32]
   3a9ac:	mov	r3, #0
   3a9b0:	str	r3, [sp, #12]
   3a9b4:	ldr	r3, [pc, #1928]	; 3b144 <fputs@plt+0x29fac>
   3a9b8:	str	r3, [sp, #8]
   3a9bc:	ldrd	r0, [sp, #40]	; 0x28
   3a9c0:	strd	r0, [sp]
   3a9c4:	ldr	r1, [sp, #60]	; 0x3c
   3a9c8:	ldr	r0, [sp, #204]	; 0xcc
   3a9cc:	bl	390ec <fputs@plt+0x27f54>
   3a9d0:	subs	r3, r0, #0
   3a9d4:	str	r3, [sp, #48]	; 0x30
   3a9d8:	beq	3a940 <fputs@plt+0x297a8>
   3a9dc:	ldrh	r3, [r3, #18]
   3a9e0:	tst	r3, #130	; 0x82
   3a9e4:	beq	3a90c <fputs@plt+0x29774>
   3a9e8:	ldrsh	r3, [r8, #32]
   3a9ec:	cmp	r3, #0
   3a9f0:	blt	3a90c <fputs@plt+0x29774>
   3a9f4:	ldr	r3, [r9, #4]
   3a9f8:	ldr	r2, [sp, #16]
   3a9fc:	ldr	r1, [r3, r2, lsl #2]
   3aa00:	ldr	r3, [sp, #108]	; 0x6c
   3aa04:	ldr	r0, [r3]
   3aa08:	bl	38acc <fputs@plt+0x27934>
   3aa0c:	cmp	r0, #0
   3aa10:	ldreq	r3, [sp, #180]	; 0xb4
   3aa14:	ldreq	r0, [r3, #8]
   3aa18:	ldr	r3, [r0]
   3aa1c:	mov	r8, r3
   3aa20:	ldr	r3, [sp, #48]	; 0x30
   3aa24:	ldr	r1, [r3]
   3aa28:	ldr	r3, [sp, #108]	; 0x6c
   3aa2c:	ldr	r0, [r3]
   3aa30:	bl	38acc <fputs@plt+0x27934>
   3aa34:	cmp	r0, #0
   3aa38:	ldreq	r3, [sp, #180]	; 0xb4
   3aa3c:	ldreq	r0, [r3, #8]
   3aa40:	ldr	r1, [r0]
   3aa44:	mov	r0, r8
   3aa48:	bl	13ec8 <fputs@plt+0x2d30>
   3aa4c:	cmp	r0, #0
   3aa50:	bne	3a940 <fputs@plt+0x297a8>
   3aa54:	b	3a90c <fputs@plt+0x29774>
   3aa58:	strd	r6, [sp, #144]	; 0x90
   3aa5c:	mov	r7, r5
   3aa60:	mov	r6, r9
   3aa64:	ldrd	r8, [sp, #32]
   3aa68:	ldr	r2, [sp, #64]	; 0x40
   3aa6c:	ldr	r3, [r2, #36]	; 0x24
   3aa70:	tst	r3, #4096	; 0x1000
   3aa74:	bne	3ada0 <fputs@plt+0x29c08>
   3aa78:	tst	r3, #256	; 0x100
   3aa7c:	bne	3aac8 <fputs@plt+0x29930>
   3aa80:	ldr	r2, [r2, #28]
   3aa84:	str	r2, [sp, #68]	; 0x44
   3aa88:	cmp	r2, #0
   3aa8c:	beq	3aff0 <fputs@plt+0x29e58>
   3aa90:	ldrb	r3, [r2, #55]	; 0x37
   3aa94:	tst	r3, #4
   3aa98:	bne	3aff8 <fputs@plt+0x29e60>
   3aa9c:	ldrh	r3, [r2, #50]	; 0x32
   3aaa0:	str	r3, [sp, #196]	; 0xc4
   3aaa4:	ldrb	r3, [r2, #54]	; 0x36
   3aaa8:	adds	r3, r3, #0
   3aaac:	movne	r3, #1
   3aab0:	str	r3, [sp, #80]	; 0x50
   3aab4:	ldrh	r3, [r2, #52]	; 0x34
   3aab8:	str	r3, [sp, #104]	; 0x68
   3aabc:	cmp	r3, #0
   3aac0:	bgt	3aae0 <fputs@plt+0x29948>
   3aac4:	b	3ada8 <fputs@plt+0x29c10>
   3aac8:	mov	r3, #1
   3aacc:	str	r3, [sp, #104]	; 0x68
   3aad0:	mov	r2, #0
   3aad4:	str	r2, [sp, #68]	; 0x44
   3aad8:	str	r2, [sp, #196]	; 0xc4
   3aadc:	str	r3, [sp, #80]	; 0x50
   3aae0:	mov	r2, #1
   3aae4:	mov	r3, #0
   3aae8:	ldr	ip, [sp, #120]	; 0x78
   3aaec:	sub	r0, ip, #32
   3aaf0:	rsb	r1, ip, #32
   3aaf4:	lsl	r0, r2, r0
   3aaf8:	orr	r1, r0, r2, lsr r1
   3aafc:	str	r1, [sp, #116]	; 0x74
   3ab00:	lsl	r2, r2, ip
   3ab04:	str	r2, [sp, #112]	; 0x70
   3ab08:	str	r3, [sp, #40]	; 0x28
   3ab0c:	str	r3, [sp, #72]	; 0x48
   3ab10:	str	r3, [sp, #176]	; 0xb0
   3ab14:	str	r3, [sp, #124]	; 0x7c
   3ab18:	b	3b0b8 <fputs@plt+0x29f20>
   3ab1c:	ldr	r0, [sp, #68]	; 0x44
   3ab20:	cmp	r0, #0
   3ab24:	beq	3b008 <fputs@plt+0x29e70>
   3ab28:	ldr	r1, [r0, #4]
   3ab2c:	ldr	ip, [sp, #40]	; 0x28
   3ab30:	lsl	r2, ip, #1
   3ab34:	ldrsh	r2, [r1, r2]
   3ab38:	str	r2, [sp, #16]
   3ab3c:	ldr	r1, [r0, #28]
   3ab40:	ldrb	r1, [r1, ip]
   3ab44:	str	r1, [sp, #92]	; 0x5c
   3ab48:	ldr	r1, [r0, #12]
   3ab4c:	ldrsh	r0, [r1, #32]
   3ab50:	cmp	r2, r0
   3ab54:	beq	3b010 <fputs@plt+0x29e78>
   3ab58:	mvn	r0, r2
   3ab5c:	lsr	r0, r0, #31
   3ab60:	str	r0, [sp, #84]	; 0x54
   3ab64:	ldr	lr, [sp, #80]	; 0x50
   3ab68:	cmp	r3, ip
   3ab6c:	movgt	ip, #0
   3ab70:	movle	ip, #1
   3ab74:	cmp	lr, #0
   3ab78:	moveq	ip, #0
   3ab7c:	tst	r0, ip
   3ab80:	beq	3b020 <fputs@plt+0x29e88>
   3ab84:	ldr	r3, [r1, #4]
   3ab88:	add	r2, r3, r2, lsl #4
   3ab8c:	ldrb	r3, [r2, #12]
   3ab90:	cmp	r3, #0
   3ab94:	moveq	lr, #0
   3ab98:	str	lr, [sp, #80]	; 0x50
   3ab9c:	b	3b020 <fputs@plt+0x29e88>
   3aba0:	ldr	r3, [sp, #68]	; 0x44
   3aba4:	ldr	r3, [r3, #40]	; 0x28
   3aba8:	ldr	r3, [r3, #4]
   3abac:	ldr	r2, [sp, #60]	; 0x3c
   3abb0:	ldr	r1, [sp, #76]	; 0x4c
   3abb4:	ldr	r1, [r3, r1]
   3abb8:	bl	1d83c <fputs@plt+0xc6a4>
   3abbc:	cmp	r0, #0
   3abc0:	bne	3ac0c <fputs@plt+0x29a74>
   3abc4:	ldr	r3, [sp, #84]	; 0x54
   3abc8:	cmp	r3, #0
   3abcc:	beq	3b04c <fputs@plt+0x29eb4>
   3abd0:	ldr	r1, [sp, #32]
   3abd4:	ldr	r3, [sp, #108]	; 0x6c
   3abd8:	ldr	r0, [r3]
   3abdc:	bl	38acc <fputs@plt+0x27934>
   3abe0:	cmp	r0, #0
   3abe4:	ldreq	r3, [sp, #180]	; 0xb4
   3abe8:	ldreq	r0, [r3, #8]
   3abec:	ldr	r3, [sp, #68]	; 0x44
   3abf0:	ldr	r3, [r3, #32]
   3abf4:	ldr	r2, [sp, #88]	; 0x58
   3abf8:	ldr	r1, [r3, r2]
   3abfc:	ldr	r0, [r0]
   3ac00:	bl	13ec8 <fputs@plt+0x2d30>
   3ac04:	cmp	r0, #0
   3ac08:	beq	3b04c <fputs@plt+0x29eb4>
   3ac0c:	add	r4, r4, #1
   3ac10:	cmp	r5, #0
   3ac14:	cmpne	r7, r4
   3ac18:	ble	3ad2c <fputs@plt+0x29b94>
   3ac1c:	rsb	r2, r4, #32
   3ac20:	sub	r3, r4, #32
   3ac24:	lsr	r8, sl, r4
   3ac28:	orr	r8, r8, fp, lsl r2
   3ac2c:	orr	r8, r8, fp, lsr r3
   3ac30:	lsr	r9, fp, r4
   3ac34:	and	r2, r8, #1
   3ac38:	mov	r3, #0
   3ac3c:	orrs	r3, r2, r3
   3ac40:	bne	3ac0c <fputs@plt+0x29a74>
   3ac44:	add	r3, r4, r4, lsl #2
   3ac48:	lsl	r2, r3, #2
   3ac4c:	str	r2, [sp, #48]	; 0x30
   3ac50:	ldr	r2, [r6, #4]
   3ac54:	ldr	r0, [r2, r3, lsl #2]
   3ac58:	str	r0, [sp, #32]
   3ac5c:	bl	17ae0 <fputs@plt+0x6948>
   3ac60:	ldr	r3, [sp, #56]	; 0x38
   3ac64:	cmp	r3, #0
   3ac68:	moveq	r5, #0
   3ac6c:	ldr	r3, [sp, #16]
   3ac70:	cmn	r3, #1
   3ac74:	blt	3aba0 <fputs@plt+0x29a08>
   3ac78:	ldrb	r3, [r0]
   3ac7c:	cmp	r3, #152	; 0x98
   3ac80:	bne	3ac0c <fputs@plt+0x29a74>
   3ac84:	ldr	r3, [r0, #28]
   3ac88:	ldr	r2, [sp, #60]	; 0x3c
   3ac8c:	cmp	r2, r3
   3ac90:	bne	3ac0c <fputs@plt+0x29a74>
   3ac94:	ldrsh	r3, [r0, #32]
   3ac98:	ldr	r2, [sp, #16]
   3ac9c:	cmp	r3, r2
   3aca0:	bne	3ac0c <fputs@plt+0x29a74>
   3aca4:	b	3abc4 <fputs@plt+0x29a2c>
   3aca8:	ldr	r3, [sp, #124]	; 0x7c
   3acac:	cmp	r3, #0
   3acb0:	bne	3ad08 <fputs@plt+0x29b70>
   3acb4:	ldr	r3, [r6, #4]
   3acb8:	ldr	r2, [sp, #48]	; 0x30
   3acbc:	add	r3, r3, r2
   3acc0:	ldrb	r3, [r3, #12]
   3acc4:	ldr	r2, [sp, #92]	; 0x5c
   3acc8:	eor	r1, r3, r2
   3accc:	str	r1, [sp, #176]	; 0xb0
   3acd0:	cmp	r3, r2
   3acd4:	beq	3b104 <fputs@plt+0x29f6c>
   3acd8:	ldr	r3, [sp, #264]	; 0x108
   3acdc:	ldrd	r2, [r3]
   3ace0:	ldrd	r0, [sp, #112]	; 0x70
   3ace4:	orr	r0, r0, r2
   3ace8:	orr	r1, r1, r3
   3acec:	mov	r2, r0
   3acf0:	mov	r3, r1
   3acf4:	ldr	r1, [sp, #264]	; 0x108
   3acf8:	strd	r2, [r1]
   3acfc:	mov	r3, #1
   3ad00:	str	r3, [sp, #124]	; 0x7c
   3ad04:	b	3b058 <fputs@plt+0x29ec0>
   3ad08:	ldr	r3, [r6, #4]
   3ad0c:	ldr	r2, [sp, #48]	; 0x30
   3ad10:	add	r3, r3, r2
   3ad14:	ldrb	r2, [r3, #12]
   3ad18:	ldr	r3, [sp, #92]	; 0x5c
   3ad1c:	ldr	r1, [sp, #176]	; 0xb0
   3ad20:	eor	r3, r3, r1
   3ad24:	cmp	r2, r3
   3ad28:	beq	3b058 <fputs@plt+0x29ec0>
   3ad2c:	ldr	r3, [sp, #40]	; 0x28
   3ad30:	cmp	r3, #0
   3ad34:	beq	3b110 <fputs@plt+0x29f78>
   3ad38:	ldr	r2, [sp, #196]	; 0xc4
   3ad3c:	cmp	r2, r3
   3ad40:	bgt	3b110 <fputs@plt+0x29f78>
   3ad44:	ldr	r3, [sp, #72]	; 0x48
   3ad48:	cmp	r3, #0
   3ad4c:	beq	3ada8 <fputs@plt+0x29c10>
   3ad50:	ldr	r3, [sp, #64]	; 0x40
   3ad54:	ldrd	r2, [r3, #8]
   3ad58:	ldrd	r0, [sp, #160]	; 0xa0
   3ad5c:	orr	r0, r0, r2
   3ad60:	orr	r1, r1, r3
   3ad64:	strd	r0, [sp, #160]	; 0xa0
   3ad68:	cmp	r7, #0
   3ad6c:	ble	3af20 <fputs@plt+0x29d88>
   3ad70:	mov	r5, #0
   3ad74:	mov	r4, r5
   3ad78:	ldr	r3, [sp, #108]	; 0x6c
   3ad7c:	add	r3, r3, #68	; 0x44
   3ad80:	str	r3, [sp, #32]
   3ad84:	mvn	r0, r0
   3ad88:	mvn	r1, r1
   3ad8c:	strd	r0, [sp, #40]	; 0x28
   3ad90:	strd	r8, [sp, #48]	; 0x30
   3ad94:	mov	r9, r7
   3ad98:	str	r6, [sp, #16]
   3ad9c:	b	3aea8 <fputs@plt+0x29d10>
   3ada0:	mov	r3, #1
   3ada4:	str	r3, [sp, #80]	; 0x50
   3ada8:	ldr	r3, [sp, #80]	; 0x50
   3adac:	cmp	r3, #0
   3adb0:	bne	3ad50 <fputs@plt+0x29bb8>
   3adb4:	mov	r6, r7
   3adb8:	ldrd	r2, [sp, #152]	; 0x98
   3adbc:	cmp	r3, fp
   3adc0:	cmpeq	r2, sl
   3adc4:	beq	3b134 <fputs@plt+0x29f9c>
   3adc8:	sub	r3, r6, #1
   3adcc:	cmp	r3, #0
   3add0:	ble	3b000 <fputs@plt+0x29e68>
   3add4:	mov	r2, #1
   3add8:	sub	lr, r3, #32
   3addc:	rsb	ip, r3, #32
   3ade0:	lsl	r1, r2, lr
   3ade4:	orr	r1, r1, r2, lsr ip
   3ade8:	lsl	r0, r2, r3
   3adec:	subs	r0, r0, #1
   3adf0:	sbc	r1, r1, #0
   3adf4:	and	r4, r0, sl
   3adf8:	and	r5, r1, fp
   3adfc:	cmp	r1, r5
   3ae00:	cmpeq	r0, r4
   3ae04:	beq	3ae48 <fputs@plt+0x29cb0>
   3ae08:	mov	ip, r2
   3ae0c:	mov	lr, #0
   3ae10:	subs	r3, r3, #1
   3ae14:	beq	3afe8 <fputs@plt+0x29e50>
   3ae18:	sub	r4, r3, #32
   3ae1c:	rsb	r2, r3, #32
   3ae20:	lsl	r1, ip, r4
   3ae24:	orr	r1, r1, ip, lsr r2
   3ae28:	lsl	r0, ip, r3
   3ae2c:	subs	r4, r0, #1
   3ae30:	sbc	r5, r1, #0
   3ae34:	and	r6, r4, sl
   3ae38:	and	r7, r5, fp
   3ae3c:	cmp	r5, r7
   3ae40:	cmpeq	r4, r6
   3ae44:	bne	3ae10 <fputs@plt+0x29c78>
   3ae48:	sxtb	r0, r3
   3ae4c:	add	sp, sp, #220	; 0xdc
   3ae50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ae54:	mov	r0, r8
   3ae58:	bl	1be78 <fputs@plt+0xace0>
   3ae5c:	cmp	r0, #0
   3ae60:	beq	3ae98 <fputs@plt+0x29d00>
   3ae64:	sub	r2, r4, #32
   3ae68:	rsb	r3, r4, #32
   3ae6c:	mov	r1, #1
   3ae70:	lsl	r2, r1, r2
   3ae74:	orr	r3, r2, r1, lsr r3
   3ae78:	str	r3, [sp, #100]	; 0x64
   3ae7c:	lsl	r3, r1, r4
   3ae80:	str	r3, [sp, #96]	; 0x60
   3ae84:	ldrd	r2, [sp, #96]	; 0x60
   3ae88:	orr	r2, r2, sl
   3ae8c:	orr	r3, r3, fp
   3ae90:	mov	sl, r2
   3ae94:	mov	fp, r3
   3ae98:	add	r4, r4, #1
   3ae9c:	add	r5, r5, #20
   3aea0:	cmp	r9, r4
   3aea4:	beq	3af10 <fputs@plt+0x29d78>
   3aea8:	rsb	r2, r4, #32
   3aeac:	sub	r3, r4, #32
   3aeb0:	lsr	r6, sl, r4
   3aeb4:	orr	r6, r6, fp, lsl r2
   3aeb8:	orr	r6, r6, fp, lsr r3
   3aebc:	lsr	r7, fp, r4
   3aec0:	and	r2, r6, #1
   3aec4:	mov	r3, #0
   3aec8:	orrs	r3, r2, r3
   3aecc:	bne	3ae98 <fputs@plt+0x29d00>
   3aed0:	ldr	r3, [sp, #16]
   3aed4:	ldr	r3, [r3, #4]
   3aed8:	ldr	r1, [r3, r5]
   3aedc:	mov	r8, r1
   3aee0:	ldr	r0, [sp, #32]
   3aee4:	bl	19e80 <fputs@plt+0x8ce8>
   3aee8:	orrs	r3, r0, r1
   3aeec:	beq	3ae54 <fputs@plt+0x29cbc>
   3aef0:	ldrd	r2, [sp, #40]	; 0x28
   3aef4:	and	r2, r2, r0
   3aef8:	and	r3, r3, r1
   3aefc:	mov	r0, r2
   3af00:	mov	r1, r3
   3af04:	orrs	r3, r0, r1
   3af08:	bne	3ae98 <fputs@plt+0x29d00>
   3af0c:	b	3ae64 <fputs@plt+0x29ccc>
   3af10:	strd	r6, [sp, #168]	; 0xa8
   3af14:	mov	r7, r9
   3af18:	ldrd	r8, [sp, #48]	; 0x30
   3af1c:	ldr	r6, [sp, #16]
   3af20:	ldr	r3, [sp, #120]	; 0x78
   3af24:	add	r3, r3, #1
   3af28:	str	r3, [sp, #120]	; 0x78
   3af2c:	ldrd	r0, [sp, #152]	; 0x98
   3af30:	cmp	fp, r1
   3af34:	cmpeq	sl, r0
   3af38:	bcs	3b124 <fputs@plt+0x29f8c>
   3af3c:	ldr	r2, [sp, #140]	; 0x8c
   3af40:	cmp	r3, r2
   3af44:	bgt	3b124 <fputs@plt+0x29f8c>
   3af48:	ldr	r3, [sp, #120]	; 0x78
   3af4c:	cmp	r3, #0
   3af50:	ble	3af6c <fputs@plt+0x29dd4>
   3af54:	ldr	r3, [sp, #64]	; 0x40
   3af58:	ldrd	r2, [r3, #8]
   3af5c:	ldrd	r0, [sp, #128]	; 0x80
   3af60:	orr	r0, r0, r2
   3af64:	orr	r1, r1, r3
   3af68:	strd	r0, [sp, #128]	; 0x80
   3af6c:	ldr	r3, [sp, #140]	; 0x8c
   3af70:	ldr	r2, [sp, #120]	; 0x78
   3af74:	cmp	r3, r2
   3af78:	ldrgt	r3, [sp, #192]	; 0xc0
   3af7c:	ldrgt	r3, [r3, #24]
   3af80:	ldrgt	r3, [r3, r2, lsl #2]
   3af84:	ldrle	r3, [sp, #260]	; 0x104
   3af88:	str	r3, [sp, #64]	; 0x40
   3af8c:	ldr	r3, [sp, #64]	; 0x40
   3af90:	ldr	r3, [r3, #36]	; 0x24
   3af94:	tst	r3, #1024	; 0x400
   3af98:	bne	3a8e4 <fputs@plt+0x2974c>
   3af9c:	ldr	r3, [sp, #108]	; 0x6c
   3afa0:	ldr	r2, [r3, #4]
   3afa4:	ldr	r3, [sp, #64]	; 0x40
   3afa8:	ldrb	r3, [r3, #16]
   3afac:	add	r3, r3, r3, lsl #3
   3afb0:	add	r3, r2, r3, lsl #3
   3afb4:	ldr	r3, [r3, #52]	; 0x34
   3afb8:	str	r3, [sp, #60]	; 0x3c
   3afbc:	cmp	r7, #0
   3afc0:	ble	3aa68 <fputs@plt+0x298d0>
   3afc4:	mov	r4, #0
   3afc8:	ldrd	r2, [sp, #128]	; 0x80
   3afcc:	mvn	r2, r2
   3afd0:	mvn	r3, r3
   3afd4:	strd	r2, [sp, #40]	; 0x28
   3afd8:	mov	r5, r7
   3afdc:	strd	r8, [sp, #32]
   3afe0:	mov	r9, r6
   3afe4:	b	3a94c <fputs@plt+0x297b4>
   3afe8:	mov	r0, #0
   3afec:	b	3ae4c <fputs@plt+0x29cb4>
   3aff0:	mov	r0, #0
   3aff4:	b	3ae4c <fputs@plt+0x29cb4>
   3aff8:	mov	r0, #0
   3affc:	b	3ae4c <fputs@plt+0x29cb4>
   3b000:	mov	r0, #0
   3b004:	b	3ae4c <fputs@plt+0x29cb4>
   3b008:	mov	r3, #0
   3b00c:	str	r3, [sp, #92]	; 0x5c
   3b010:	mov	r3, #0
   3b014:	str	r3, [sp, #84]	; 0x54
   3b018:	mvn	r3, #0
   3b01c:	str	r3, [sp, #16]
   3b020:	cmp	r7, #0
   3b024:	ble	3ad2c <fputs@plt+0x29b94>
   3b028:	ldr	r2, [sp, #40]	; 0x28
   3b02c:	lsl	r3, r2, #2
   3b030:	add	r2, r3, r2
   3b034:	lsl	r2, r2, #2
   3b038:	str	r2, [sp, #76]	; 0x4c
   3b03c:	str	r3, [sp, #88]	; 0x58
   3b040:	mov	r5, #1
   3b044:	mov	r4, #0
   3b048:	b	3ac1c <fputs@plt+0x29a84>
   3b04c:	ldr	r3, [sp, #136]	; 0x88
   3b050:	cmp	r3, #0
   3b054:	beq	3aca8 <fputs@plt+0x29b10>
   3b058:	ldr	r3, [sp, #72]	; 0x48
   3b05c:	ldr	r2, [sp, #16]
   3b060:	cmp	r2, #0
   3b064:	movlt	r3, #1
   3b068:	str	r3, [sp, #72]	; 0x48
   3b06c:	mov	r3, #1
   3b070:	sub	r1, r4, #32
   3b074:	rsb	r2, r4, #32
   3b078:	lsl	r1, r3, r1
   3b07c:	orr	r2, r1, r3, lsr r2
   3b080:	str	r2, [sp, #28]
   3b084:	lsl	r3, r3, r4
   3b088:	str	r3, [sp, #24]
   3b08c:	ldrd	r2, [sp, #24]
   3b090:	orr	r2, r2, sl
   3b094:	orr	r3, r3, fp
   3b098:	mov	sl, r2
   3b09c:	mov	fp, r3
   3b0a0:	ldr	r3, [sp, #40]	; 0x28
   3b0a4:	add	r3, r3, #1
   3b0a8:	str	r3, [sp, #40]	; 0x28
   3b0ac:	ldr	r2, [sp, #104]	; 0x68
   3b0b0:	cmp	r3, r2
   3b0b4:	bge	3ad44 <fputs@plt+0x29bac>
   3b0b8:	ldr	r1, [sp, #64]	; 0x40
   3b0bc:	ldrh	r3, [r1, #24]
   3b0c0:	ldr	r0, [sp, #40]	; 0x28
   3b0c4:	cmp	r3, r0
   3b0c8:	ble	3ab1c <fputs@plt+0x29984>
   3b0cc:	ldrh	r2, [r1, #42]	; 0x2a
   3b0d0:	cmp	r2, #0
   3b0d4:	bne	3ab1c <fputs@plt+0x29984>
   3b0d8:	ldr	r2, [r1, #48]	; 0x30
   3b0dc:	ldr	r2, [r2, r0, lsl #2]
   3b0e0:	ldrh	r2, [r2, #18]
   3b0e4:	ldr	r1, [pc, #88]	; 3b144 <fputs@plt+0x29fac>
   3b0e8:	tst	r2, r1
   3b0ec:	beq	3ab1c <fputs@plt+0x29984>
   3b0f0:	tst	r2, #256	; 0x100
   3b0f4:	ldr	r3, [sp, #80]	; 0x50
   3b0f8:	movne	r3, #0
   3b0fc:	str	r3, [sp, #80]	; 0x50
   3b100:	b	3b0a0 <fputs@plt+0x29f08>
   3b104:	mov	r3, #1
   3b108:	str	r3, [sp, #124]	; 0x7c
   3b10c:	b	3b058 <fputs@plt+0x29ec0>
   3b110:	ldr	r3, [sp, #72]	; 0x48
   3b114:	cmp	r3, #0
   3b118:	bne	3ad50 <fputs@plt+0x29bb8>
   3b11c:	mov	r6, r7
   3b120:	b	3adb8 <fputs@plt+0x29c20>
   3b124:	ldrd	r2, [sp, #152]	; 0x98
   3b128:	cmp	fp, r3
   3b12c:	cmpeq	sl, r2
   3b130:	bne	3b13c <fputs@plt+0x29fa4>
   3b134:	ldrsb	r0, [sp, #200]	; 0xc8
   3b138:	b	3ae4c <fputs@plt+0x29cb4>
   3b13c:	mvn	r0, #0
   3b140:	b	3ae4c <fputs@plt+0x29cb4>
   3b144:	andeq	r0, r0, r2, lsl #3
   3b148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b14c:	sub	sp, sp, #132	; 0x84
   3b150:	str	r0, [sp, #48]	; 0x30
   3b154:	str	r1, [sp, #88]	; 0x58
   3b158:	ldr	r2, [r0]
   3b15c:	str	r2, [sp, #108]	; 0x6c
   3b160:	ldr	r2, [r2]
   3b164:	str	r2, [sp, #112]	; 0x70
   3b168:	ldrb	r3, [r0, #43]	; 0x2b
   3b16c:	str	r3, [sp, #96]	; 0x60
   3b170:	str	r3, [sp, #104]	; 0x68
   3b174:	cmp	r3, #1
   3b178:	ble	3b2b0 <fputs@plt+0x2a118>
   3b17c:	cmp	r3, #2
   3b180:	moveq	r3, #5
   3b184:	movne	r3, #10
   3b188:	str	r3, [sp, #44]	; 0x2c
   3b18c:	ldr	r3, [sp, #48]	; 0x30
   3b190:	ldr	r3, [r3, #8]
   3b194:	ldr	r2, [sp, #88]	; 0x58
   3b198:	cmp	r2, #0
   3b19c:	cmpne	r3, #0
   3b1a0:	ldrne	r3, [r3]
   3b1a4:	moveq	r3, #0
   3b1a8:	str	r3, [sp, #52]	; 0x34
   3b1ac:	ldr	r3, [sp, #52]	; 0x34
   3b1b0:	lsl	r5, r3, #1
   3b1b4:	ldr	r9, [sp, #96]	; 0x60
   3b1b8:	add	r2, r9, #8
   3b1bc:	lsl	r2, r2, #3
   3b1c0:	ldr	r6, [sp, #44]	; 0x2c
   3b1c4:	mla	r2, r6, r2, r5
   3b1c8:	asr	r3, r2, #31
   3b1cc:	ldr	r0, [sp, #112]	; 0x70
   3b1d0:	bl	13b5c <fputs@plt+0x29c4>
   3b1d4:	subs	r3, r0, #0
   3b1d8:	mov	r7, r3
   3b1dc:	str	r3, [sp, #116]	; 0x74
   3b1e0:	moveq	r0, #7
   3b1e4:	beq	3b89c <fputs@plt+0x2a704>
   3b1e8:	lsl	r4, r6, #5
   3b1ec:	add	r3, r7, r4
   3b1f0:	mov	r8, r3
   3b1f4:	str	r3, [sp, #80]	; 0x50
   3b1f8:	mov	r2, #32
   3b1fc:	mov	r1, #0
   3b200:	mov	r0, r3
   3b204:	bl	10f64 <memset@plt>
   3b208:	add	r4, r8, r4
   3b20c:	lsls	ip, r6, #1
   3b210:	beq	3b23c <fputs@plt+0x2a0a4>
   3b214:	lsl	r0, r9, #2
   3b218:	mov	r1, r4
   3b21c:	mov	r2, r7
   3b220:	mov	r3, ip
   3b224:	str	r1, [r2, #24]
   3b228:	add	r2, r2, #32
   3b22c:	add	r1, r1, r0
   3b230:	subs	r3, r3, #1
   3b234:	bne	3b224 <fputs@plt+0x2a08c>
   3b238:	mla	r4, r0, ip, r4
   3b23c:	ldr	r3, [sp, #52]	; 0x34
   3b240:	cmp	r3, #0
   3b244:	bne	3b2bc <fputs@plt+0x2a124>
   3b248:	ldr	r3, [sp, #108]	; 0x6c
   3b24c:	ldr	r3, [r3, #428]	; 0x1ac
   3b250:	cmp	r3, #48	; 0x30
   3b254:	movcs	r3, #48	; 0x30
   3b258:	ldr	r2, [sp, #80]	; 0x50
   3b25c:	strh	r3, [r2, #16]
   3b260:	mov	r3, #0
   3b264:	str	r3, [sp, #76]	; 0x4c
   3b268:	ldr	r3, [sp, #96]	; 0x60
   3b26c:	cmp	r3, #0
   3b270:	ldrle	r3, [sp, #80]	; 0x50
   3b274:	strle	r3, [sp, #32]
   3b278:	ble	3b71c <fputs@plt+0x2a584>
   3b27c:	ldr	r3, [sp, #116]	; 0x74
   3b280:	str	r3, [sp, #32]
   3b284:	mov	r3, #1
   3b288:	str	r3, [sp, #60]	; 0x3c
   3b28c:	mov	r3, #0
   3b290:	str	r3, [sp, #84]	; 0x54
   3b294:	str	r3, [sp, #68]	; 0x44
   3b298:	str	r3, [sp, #56]	; 0x38
   3b29c:	str	r3, [sp, #28]
   3b2a0:	ldr	r3, [sp, #88]	; 0x58
   3b2a4:	sub	r3, r3, #50	; 0x32
   3b2a8:	str	r3, [sp, #100]	; 0x64
   3b2ac:	b	3b6ac <fputs@plt+0x2a514>
   3b2b0:	mov	r3, #1
   3b2b4:	str	r3, [sp, #44]	; 0x2c
   3b2b8:	b	3b18c <fputs@plt+0x29ff4>
   3b2bc:	mov	r2, r5
   3b2c0:	mov	r1, #0
   3b2c4:	mov	r0, r4
   3b2c8:	bl	10f64 <memset@plt>
   3b2cc:	ldr	r3, [sp, #108]	; 0x6c
   3b2d0:	ldr	r3, [r3, #428]	; 0x1ac
   3b2d4:	cmp	r3, #48	; 0x30
   3b2d8:	movcs	r3, #48	; 0x30
   3b2dc:	ldr	r2, [sp, #80]	; 0x50
   3b2e0:	strh	r3, [r2, #16]
   3b2e4:	ldr	r3, [sp, #96]	; 0x60
   3b2e8:	cmp	r3, #0
   3b2ec:	ldr	r3, [sp, #52]	; 0x34
   3b2f0:	mvngt	r3, #0
   3b2f4:	strb	r3, [r2, #22]
   3b2f8:	str	r4, [sp, #76]	; 0x4c
   3b2fc:	b	3b268 <fputs@plt+0x2a0d0>
   3b300:	ldr	r0, [sp, #48]	; 0x30
   3b304:	ldrh	r3, [r0, #36]	; 0x24
   3b308:	ldr	r2, [r0, #8]
   3b30c:	str	r2, [sp, #16]
   3b310:	add	r2, sp, #120	; 0x78
   3b314:	str	r2, [sp, #8]
   3b318:	str	r5, [sp, #4]
   3b31c:	ldr	r2, [sp, #92]	; 0x5c
   3b320:	str	r2, [sp]
   3b324:	ldr	r2, [sp, #64]	; 0x40
   3b328:	ldr	r1, [sp, #16]
   3b32c:	bl	3a800 <fputs@plt+0x29668>
   3b330:	subs	r8, r0, #0
   3b334:	bge	3b5f0 <fputs@plt+0x2a458>
   3b338:	ldr	r0, [sp, #24]
   3b33c:	b	3b620 <fputs@plt+0x2a488>
   3b340:	ldr	r3, [sp, #52]	; 0x34
   3b344:	sub	r2, r3, r8
   3b348:	mov	r1, r3
   3b34c:	mov	r3, #100	; 0x64
   3b350:	mul	r0, r3, r2
   3b354:	bl	7dd0c <fputs@plt+0x6cb74>
   3b358:	asr	r1, r0, #31
   3b35c:	bl	15278 <fputs@plt+0x40e0>
   3b360:	ldr	r3, [sp, #100]	; 0x64
   3b364:	add	r0, r3, r0
   3b368:	uxth	r3, r0
   3b36c:	str	r3, [sp, #16]
   3b370:	ldr	r2, [sp, #48]	; 0x30
   3b374:	ldrh	r3, [r2, #36]	; 0x24
   3b378:	tst	r3, #16384	; 0x4000
   3b37c:	beq	3b3a4 <fputs@plt+0x2a20c>
   3b380:	ldrsh	r0, [r2, #34]	; 0x22
   3b384:	ldr	r3, [sp, #88]	; 0x58
   3b388:	cmp	r0, r3
   3b38c:	movge	r0, r3
   3b390:	bl	1a098 <fputs@plt+0x8f00>
   3b394:	ldr	r3, [sp, #16]
   3b398:	add	r0, r3, r0
   3b39c:	strh	r0, [r4]
   3b3a0:	b	3b614 <fputs@plt+0x2a47c>
   3b3a4:	ldr	r0, [sp, #88]	; 0x58
   3b3a8:	b	3b390 <fputs@plt+0x2a1f8>
   3b3ac:	ldr	r0, [sp, #24]
   3b3b0:	b	3b620 <fputs@plt+0x2a488>
   3b3b4:	add	r1, r1, #1
   3b3b8:	add	r4, r4, #32
   3b3bc:	cmp	r1, fp
   3b3c0:	beq	3b410 <fputs@plt+0x2a278>
   3b3c4:	ldrd	r2, [r4]
   3b3c8:	cmp	r7, r3
   3b3cc:	cmpeq	r6, r2
   3b3d0:	bne	3b3b4 <fputs@plt+0x2a21c>
   3b3d4:	ldrb	r3, [r4, #22]
   3b3d8:	eor	r3, r3, r8
   3b3dc:	tst	r3, #128	; 0x80
   3b3e0:	bne	3b3b4 <fputs@plt+0x2a21c>
   3b3e4:	cmp	r1, fp
   3b3e8:	bge	3b410 <fputs@plt+0x2a278>
   3b3ec:	ldrsh	r3, [r4, #18]
   3b3f0:	cmp	r0, r3
   3b3f4:	bgt	3b530 <fputs@plt+0x2a398>
   3b3f8:	bne	3b454 <fputs@plt+0x2a2bc>
   3b3fc:	ldrsh	r3, [r4, #16]
   3b400:	ldr	r2, [sp, #36]	; 0x24
   3b404:	cmp	r3, r2
   3b408:	ble	3b530 <fputs@plt+0x2a398>
   3b40c:	b	3b454 <fputs@plt+0x2a2bc>
   3b410:	ldr	r3, [sp, #44]	; 0x2c
   3b414:	cmp	r3, fp
   3b418:	bgt	3b444 <fputs@plt+0x2a2ac>
   3b41c:	ldr	r3, [sp, #56]	; 0x38
   3b420:	cmp	r0, r3
   3b424:	bgt	3b530 <fputs@plt+0x2a398>
   3b428:	ldr	r2, [sp, #24]
   3b42c:	ldr	r1, [sp, #68]	; 0x44
   3b430:	cmp	r2, r1
   3b434:	cmpge	r0, r3
   3b438:	beq	3b530 <fputs@plt+0x2a398>
   3b43c:	ldr	r4, [sp, #28]
   3b440:	b	3b44c <fputs@plt+0x2a2b4>
   3b444:	mov	r4, fp
   3b448:	add	fp, fp, #1
   3b44c:	ldr	r3, [sp, #32]
   3b450:	add	r4, r3, r4, lsl #5
   3b454:	ldrd	r2, [r9, #-32]	; 0xffffffe0
   3b458:	ldrd	r6, [r5, #8]
   3b45c:	orr	r2, r2, r6
   3b460:	orr	r3, r3, r7
   3b464:	strd	r2, [r4]
   3b468:	ldrd	r2, [sp, #120]	; 0x78
   3b46c:	strd	r2, [r4, #8]
   3b470:	ldrh	r3, [sp, #36]	; 0x24
   3b474:	strh	r3, [r4, #16]
   3b478:	strh	r0, [r4, #18]
   3b47c:	ldrh	r3, [sp, #24]
   3b480:	strh	r3, [r4, #20]
   3b484:	strb	r8, [r4, #22]
   3b488:	ldr	r6, [sp, #72]	; 0x48
   3b48c:	mov	r2, r6
   3b490:	ldr	r1, [r9, #-8]
   3b494:	ldr	r0, [r4, #24]
   3b498:	bl	11000 <memcpy@plt>
   3b49c:	ldr	r3, [r4, #24]
   3b4a0:	str	r5, [r3, r6]
   3b4a4:	ldr	ip, [sp, #44]	; 0x2c
   3b4a8:	cmp	fp, ip
   3b4ac:	blt	3b530 <fputs@plt+0x2a398>
   3b4b0:	ldr	r3, [sp, #32]
   3b4b4:	ldrsh	r2, [r3, #18]
   3b4b8:	mov	r0, r2
   3b4bc:	str	r2, [sp, #56]	; 0x38
   3b4c0:	ldrsh	r2, [r3, #16]
   3b4c4:	mov	lr, r2
   3b4c8:	str	r2, [sp, #68]	; 0x44
   3b4cc:	add	r3, r3, #32
   3b4d0:	cmp	ip, #1
   3b4d4:	ble	3b634 <fputs@plt+0x2a49c>
   3b4d8:	mov	r2, #0
   3b4dc:	str	r2, [sp, #28]
   3b4e0:	mov	r2, #1
   3b4e4:	b	3b504 <fputs@plt+0x2a36c>
   3b4e8:	ldrsh	lr, [r3, #20]
   3b4ec:	mov	r0, r1
   3b4f0:	str	r2, [sp, #28]
   3b4f4:	add	r2, r2, #1
   3b4f8:	add	r3, r3, #32
   3b4fc:	cmp	ip, r2
   3b500:	beq	3b528 <fputs@plt+0x2a390>
   3b504:	ldrsh	r1, [r3, #18]
   3b508:	cmp	r1, r0
   3b50c:	bgt	3b4e8 <fputs@plt+0x2a350>
   3b510:	bne	3b4f4 <fputs@plt+0x2a35c>
   3b514:	ldrsh	r0, [r3, #20]
   3b518:	cmp	r0, lr
   3b51c:	movle	r0, r1
   3b520:	ble	3b4f4 <fputs@plt+0x2a35c>
   3b524:	b	3b4e8 <fputs@plt+0x2a350>
   3b528:	str	r0, [sp, #56]	; 0x38
   3b52c:	str	lr, [sp, #68]	; 0x44
   3b530:	ldr	r5, [r5, #52]	; 0x34
   3b534:	cmp	r5, #0
   3b538:	beq	3b640 <fputs@plt+0x2a4a8>
   3b53c:	mov	r9, sl
   3b540:	ldrsb	r8, [sl, #-10]
   3b544:	mov	r2, #0
   3b548:	mov	r3, #0
   3b54c:	strd	r2, [sp, #120]	; 0x78
   3b550:	ldrd	r6, [sl, #-32]	; 0xffffffe0
   3b554:	ldrd	r2, [r5]
   3b558:	bic	r2, r2, r6
   3b55c:	bic	r3, r3, r7
   3b560:	orrs	r3, r2, r3
   3b564:	bne	3b530 <fputs@plt+0x2a398>
   3b568:	ldrd	r2, [r5, #8]
   3b56c:	strd	r2, [sp, #16]
   3b570:	and	r2, r2, r6
   3b574:	and	r3, r3, r7
   3b578:	orrs	r3, r2, r3
   3b57c:	bne	3b530 <fputs@plt+0x2a398>
   3b580:	ldr	r3, [r5, #36]	; 0x24
   3b584:	tst	r3, #16384	; 0x4000
   3b588:	beq	3b598 <fputs@plt+0x2a400>
   3b58c:	ldrsh	r3, [sl, #-16]
   3b590:	cmp	r3, #9
   3b594:	ble	3b530 <fputs@plt+0x2a398>
   3b598:	ldrh	r4, [r9, #-16]
   3b59c:	ldrh	r1, [r5, #20]
   3b5a0:	add	r1, r4, r1
   3b5a4:	sxth	r1, r1
   3b5a8:	ldrsh	r0, [r5, #18]
   3b5ac:	bl	151fc <fputs@plt+0x4064>
   3b5b0:	ldrsh	r1, [r9, #-12]
   3b5b4:	bl	151fc <fputs@plt+0x4064>
   3b5b8:	str	r0, [sp, #24]
   3b5bc:	ldrh	r3, [r5, #22]
   3b5c0:	add	r4, r4, r3
   3b5c4:	sxth	r3, r4
   3b5c8:	str	r3, [sp, #36]	; 0x24
   3b5cc:	ldrd	r2, [sp, #16]
   3b5d0:	orr	r2, r2, r6
   3b5d4:	orr	r3, r3, r7
   3b5d8:	mov	r6, r2
   3b5dc:	mov	r7, r3
   3b5e0:	cmp	r8, #0
   3b5e4:	blt	3b300 <fputs@plt+0x2a168>
   3b5e8:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   3b5ec:	strd	r2, [sp, #120]	; 0x78
   3b5f0:	ldr	r3, [sp, #52]	; 0x34
   3b5f4:	cmp	r3, r8
   3b5f8:	ble	3b3ac <fputs@plt+0x2a214>
   3b5fc:	lsl	r3, r8, #1
   3b600:	ldr	r1, [sp, #76]	; 0x4c
   3b604:	add	r4, r1, r3
   3b608:	ldrsh	r3, [r1, r3]
   3b60c:	cmp	r3, #0
   3b610:	beq	3b340 <fputs@plt+0x2a1a8>
   3b614:	ldrsh	r1, [r4]
   3b618:	ldr	r0, [sp, #24]
   3b61c:	bl	151fc <fputs@plt+0x4064>
   3b620:	cmp	fp, #0
   3b624:	ble	3b410 <fputs@plt+0x2a278>
   3b628:	ldr	r4, [sp, #32]
   3b62c:	mov	r1, #0
   3b630:	b	3b3c4 <fputs@plt+0x2a22c>
   3b634:	mov	r3, #0
   3b638:	str	r3, [sp, #28]
   3b63c:	b	3b530 <fputs@plt+0x2a398>
   3b640:	ldr	r3, [sp, #40]	; 0x28
   3b644:	add	r3, r3, #1
   3b648:	str	r3, [sp, #40]	; 0x28
   3b64c:	add	sl, sl, #32
   3b650:	ldr	r2, [sp, #60]	; 0x3c
   3b654:	cmp	r3, r2
   3b658:	beq	3b680 <fputs@plt+0x2a4e8>
   3b65c:	sub	r3, sl, #32
   3b660:	str	r3, [sp, #64]	; 0x40
   3b664:	ldr	r3, [sp, #48]	; 0x30
   3b668:	ldr	r7, [r3, #16]
   3b66c:	cmp	r7, #0
   3b670:	beq	3b640 <fputs@plt+0x2a4a8>
   3b674:	mov	r5, r7
   3b678:	b	3b53c <fputs@plt+0x2a3a4>
   3b67c:	mov	fp, #0
   3b680:	ldr	r3, [sp, #84]	; 0x54
   3b684:	add	r3, r3, #1
   3b688:	str	r3, [sp, #84]	; 0x54
   3b68c:	str	fp, [sp, #60]	; 0x3c
   3b690:	ldr	r2, [sp, #104]	; 0x68
   3b694:	cmp	r2, r3
   3b698:	beq	3b6e0 <fputs@plt+0x2a548>
   3b69c:	ldr	r3, [sp, #80]	; 0x50
   3b6a0:	ldr	r2, [sp, #32]
   3b6a4:	str	r2, [sp, #80]	; 0x50
   3b6a8:	str	r3, [sp, #32]
   3b6ac:	ldr	r3, [sp, #60]	; 0x3c
   3b6b0:	cmp	r3, #0
   3b6b4:	ble	3b67c <fputs@plt+0x2a4e4>
   3b6b8:	ldr	r3, [sp, #84]	; 0x54
   3b6bc:	lsl	r2, r3, #2
   3b6c0:	str	r2, [sp, #72]	; 0x48
   3b6c4:	ldr	r2, [sp, #80]	; 0x50
   3b6c8:	add	sl, r2, #32
   3b6cc:	mov	fp, #0
   3b6d0:	str	fp, [sp, #40]	; 0x28
   3b6d4:	uxth	r3, r3
   3b6d8:	str	r3, [sp, #92]	; 0x5c
   3b6dc:	b	3b65c <fputs@plt+0x2a4c4>
   3b6e0:	cmp	fp, #0
   3b6e4:	beq	3b8a4 <fputs@plt+0x2a70c>
   3b6e8:	cmp	fp, #1
   3b6ec:	ble	3b71c <fputs@plt+0x2a584>
   3b6f0:	ldr	r1, [sp, #32]
   3b6f4:	add	r2, r1, #32
   3b6f8:	add	r3, r1, fp, lsl #5
   3b6fc:	ldrsh	ip, [r1, #18]
   3b700:	ldrsh	r0, [r2, #18]
   3b704:	cmp	ip, r0
   3b708:	movgt	r1, r2
   3b70c:	add	r2, r2, #32
   3b710:	cmp	r2, r3
   3b714:	bne	3b6fc <fputs@plt+0x2a564>
   3b718:	str	r1, [sp, #32]
   3b71c:	ldr	r3, [sp, #96]	; 0x60
   3b720:	cmp	r3, #0
   3b724:	ble	3b774 <fputs@plt+0x2a5dc>
   3b728:	ldr	r4, [sp, #48]	; 0x30
   3b72c:	mov	r1, r4
   3b730:	mov	r0, #0
   3b734:	ldr	ip, [sp, #32]
   3b738:	ldr	lr, [sp, #104]	; 0x68
   3b73c:	ldr	r3, [ip, #24]
   3b740:	ldr	r3, [r3, r0, lsl #2]
   3b744:	str	r3, [r1, #800]	; 0x320
   3b748:	ldrb	r3, [r3, #16]
   3b74c:	strb	r3, [r1, #780]	; 0x30c
   3b750:	ldr	r2, [r4, #4]
   3b754:	add	r3, r3, r3, lsl #3
   3b758:	add	r3, r2, r3, lsl #3
   3b75c:	ldr	r3, [r3, #52]	; 0x34
   3b760:	str	r3, [r1, #740]	; 0x2e4
   3b764:	add	r0, r0, #1
   3b768:	add	r1, r1, #80	; 0x50
   3b76c:	cmp	lr, r0
   3b770:	bne	3b73c <fputs@plt+0x2a5a4>
   3b774:	ldr	r3, [sp, #48]	; 0x30
   3b778:	ldrh	r3, [r3, #36]	; 0x24
   3b77c:	and	r3, r3, #1536	; 0x600
   3b780:	cmp	r3, #1024	; 0x400
   3b784:	bne	3b7ac <fputs@plt+0x2a614>
   3b788:	ldr	r3, [sp, #48]	; 0x30
   3b78c:	ldrb	r3, [r3, #42]	; 0x2a
   3b790:	ldr	r2, [sp, #88]	; 0x58
   3b794:	clz	r3, r3
   3b798:	lsr	r3, r3, #5
   3b79c:	cmp	r2, #0
   3b7a0:	moveq	r3, #0
   3b7a4:	cmp	r3, #0
   3b7a8:	bne	3b8c4 <fputs@plt+0x2a72c>
   3b7ac:	ldr	r3, [sp, #48]	; 0x30
   3b7b0:	ldr	r1, [r3, #8]
   3b7b4:	cmp	r1, #0
   3b7b8:	beq	3b87c <fputs@plt+0x2a6e4>
   3b7bc:	ldrh	r0, [r3, #36]	; 0x24
   3b7c0:	tst	r0, #512	; 0x200
   3b7c4:	beq	3b93c <fputs@plt+0x2a7a4>
   3b7c8:	ldr	r3, [sp, #32]
   3b7cc:	ldrsb	r2, [r3, #22]
   3b7d0:	ldr	r3, [r1]
   3b7d4:	cmp	r2, r3
   3b7d8:	beq	3b92c <fputs@plt+0x2a794>
   3b7dc:	tst	r0, #2048	; 0x800
   3b7e0:	beq	3b87c <fputs@plt+0x2a6e4>
   3b7e4:	ldr	r4, [sp, #48]	; 0x30
   3b7e8:	ldrsb	r3, [r4, #38]	; 0x26
   3b7ec:	ldr	r2, [r1]
   3b7f0:	ldr	ip, [sp, #96]	; 0x60
   3b7f4:	cmp	r3, r2
   3b7f8:	movne	r3, #0
   3b7fc:	moveq	r3, #1
   3b800:	cmp	ip, #0
   3b804:	moveq	r3, #0
   3b808:	cmp	r3, #0
   3b80c:	beq	3b87c <fputs@plt+0x2a6e4>
   3b810:	add	r0, sp, #128	; 0x80
   3b814:	mov	r2, #0
   3b818:	mov	r3, #0
   3b81c:	strd	r2, [r0, #-8]!
   3b820:	str	r0, [sp, #8]
   3b824:	mov	r0, ip
   3b828:	sub	r2, ip, #-1073741823	; 0xc0000001
   3b82c:	ldr	ip, [sp, #32]
   3b830:	ldr	r3, [ip, #24]
   3b834:	ldr	r3, [r3, r2, lsl #2]
   3b838:	str	r3, [sp, #4]
   3b83c:	sub	r3, r0, #1
   3b840:	uxth	r3, r3
   3b844:	str	r3, [sp]
   3b848:	mov	r3, #0
   3b84c:	mov	r2, ip
   3b850:	mov	r0, r4
   3b854:	bl	3a800 <fputs@plt+0x29668>
   3b858:	ldr	r3, [r4, #8]
   3b85c:	ldr	r3, [r3]
   3b860:	cmp	r0, r3
   3b864:	bne	3b87c <fputs@plt+0x2a6e4>
   3b868:	mov	r3, #1
   3b86c:	ldr	r1, [sp, #48]	; 0x30
   3b870:	strb	r3, [r1, #39]	; 0x27
   3b874:	ldrd	r2, [sp, #120]	; 0x78
   3b878:	strd	r2, [r1, #24]
   3b87c:	ldr	r3, [sp, #32]
   3b880:	ldrsh	r3, [r3, #16]
   3b884:	ldr	r2, [sp, #48]	; 0x30
   3b888:	strh	r3, [r2, #32]
   3b88c:	ldr	r1, [sp, #116]	; 0x74
   3b890:	ldr	r0, [sp, #112]	; 0x70
   3b894:	bl	1fc00 <fputs@plt+0xea68>
   3b898:	mov	r0, #0
   3b89c:	add	sp, sp, #132	; 0x84
   3b8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b8a4:	ldr	r1, [pc, #192]	; 3b96c <fputs@plt+0x2a7d4>
   3b8a8:	ldr	r0, [sp, #108]	; 0x6c
   3b8ac:	bl	35674 <fputs@plt+0x244dc>
   3b8b0:	ldr	r1, [sp, #116]	; 0x74
   3b8b4:	ldr	r0, [sp, #112]	; 0x70
   3b8b8:	bl	1fc00 <fputs@plt+0xea68>
   3b8bc:	mov	r0, #1
   3b8c0:	b	3b89c <fputs@plt+0x2a704>
   3b8c4:	ldr	r4, [sp, #48]	; 0x30
   3b8c8:	ldr	r3, [r4, #12]
   3b8cc:	str	r3, [sp, #16]
   3b8d0:	add	r3, sp, #120	; 0x78
   3b8d4:	str	r3, [sp, #8]
   3b8d8:	ldr	r1, [sp, #96]	; 0x60
   3b8dc:	sub	r3, r1, #-1073741823	; 0xc0000001
   3b8e0:	ldr	r0, [sp, #32]
   3b8e4:	ldr	r2, [r0, #24]
   3b8e8:	ldr	r3, [r2, r3, lsl #2]
   3b8ec:	str	r3, [sp, #4]
   3b8f0:	sub	r3, r1, #1
   3b8f4:	uxth	r3, r3
   3b8f8:	str	r3, [sp]
   3b8fc:	mov	r3, #512	; 0x200
   3b900:	mov	r2, r0
   3b904:	ldr	r1, [sp, #16]
   3b908:	mov	r0, r4
   3b90c:	bl	3a800 <fputs@plt+0x29668>
   3b910:	ldr	r3, [r4, #12]
   3b914:	ldr	r3, [r3]
   3b918:	cmp	r0, r3
   3b91c:	moveq	r3, #2
   3b920:	ldreq	r2, [sp, #48]	; 0x30
   3b924:	strbeq	r3, [r2, #42]	; 0x2a
   3b928:	b	3b7ac <fputs@plt+0x2a614>
   3b92c:	mov	r3, #2
   3b930:	ldr	r2, [sp, #48]	; 0x30
   3b934:	strb	r3, [r2, #42]	; 0x2a
   3b938:	b	3b7dc <fputs@plt+0x2a644>
   3b93c:	ldr	r3, [sp, #32]
   3b940:	ldrsb	r3, [r3, #22]
   3b944:	ldr	r2, [sp, #48]	; 0x30
   3b948:	strb	r3, [r2, #38]	; 0x26
   3b94c:	cmp	r3, #0
   3b950:	movlt	r3, #0
   3b954:	strblt	r3, [r2, #38]	; 0x26
   3b958:	ldr	r3, [sp, #32]
   3b95c:	ldrd	r2, [r3, #8]
   3b960:	ldr	ip, [sp, #48]	; 0x30
   3b964:	strd	r2, [ip, #24]
   3b968:	b	3b7dc <fputs@plt+0x2a644>
   3b96c:	andeq	r5, r8, ip, ror #12
   3b970:	push	{r4, r5, r6, r7, r8, lr}
   3b974:	sub	sp, sp, #24
   3b978:	mov	r4, r2
   3b97c:	mov	r7, r3
   3b980:	ldr	r6, [r0, #8]
   3b984:	ldr	r3, [r1, #4]
   3b988:	tst	r3, #1024	; 0x400
   3b98c:	beq	3b9b4 <fputs@plt+0x2a81c>
   3b990:	ldr	r2, [r1, #8]
   3b994:	cmp	r4, #0
   3b998:	rsbne	r2, r2, #0
   3b99c:	mov	r3, r7
   3b9a0:	mov	r1, #22
   3b9a4:	mov	r0, r6
   3b9a8:	bl	2b55c <fputs@plt+0x1a3c4>
   3b9ac:	add	sp, sp, #24
   3b9b0:	pop	{r4, r5, r6, r7, r8, pc}
   3b9b4:	mov	r5, r0
   3b9b8:	ldr	r8, [r1, #8]
   3b9bc:	add	r1, sp, #16
   3b9c0:	mov	r0, r8
   3b9c4:	bl	1c910 <fputs@plt+0xb778>
   3b9c8:	cmp	r0, #0
   3b9cc:	beq	3ba4c <fputs@plt+0x2a8b4>
   3b9d0:	cmp	r0, #2
   3b9d4:	movne	r3, #0
   3b9d8:	moveq	r3, #1
   3b9dc:	cmp	r4, #0
   3b9e0:	moveq	r3, #0
   3b9e4:	cmp	r3, #0
   3b9e8:	beq	3ba08 <fputs@plt+0x2a870>
   3b9ec:	cmp	r4, #0
   3b9f0:	beq	3ba64 <fputs@plt+0x2a8cc>
   3b9f4:	cmp	r0, #2
   3b9f8:	moveq	r2, #0
   3b9fc:	moveq	r3, #-2147483648	; 0x80000000
   3ba00:	beq	3ba60 <fputs@plt+0x2a8c8>
   3ba04:	b	3ba54 <fputs@plt+0x2a8bc>
   3ba08:	mov	r2, #2
   3ba0c:	ldr	r1, [pc, #124]	; 3ba90 <fputs@plt+0x2a8f8>
   3ba10:	mov	r0, r8
   3ba14:	bl	26fe0 <fputs@plt+0x15e48>
   3ba18:	cmp	r0, #0
   3ba1c:	bne	3ba34 <fputs@plt+0x2a89c>
   3ba20:	mov	r2, r8
   3ba24:	ldr	r1, [pc, #104]	; 3ba94 <fputs@plt+0x2a8fc>
   3ba28:	mov	r0, r5
   3ba2c:	bl	35674 <fputs@plt+0x244dc>
   3ba30:	b	3b9ac <fputs@plt+0x2a814>
   3ba34:	mov	r3, r7
   3ba38:	mov	r2, r4
   3ba3c:	mov	r1, r8
   3ba40:	mov	r0, r6
   3ba44:	bl	2b134 <fputs@plt+0x19f9c>
   3ba48:	b	3b9ac <fputs@plt+0x2a814>
   3ba4c:	cmp	r4, #0
   3ba50:	beq	3ba64 <fputs@plt+0x2a8cc>
   3ba54:	ldrd	r2, [sp, #16]
   3ba58:	rsbs	r2, r2, #0
   3ba5c:	rsc	r3, r3, #0
   3ba60:	strd	r2, [sp, #16]
   3ba64:	mvn	r3, #12
   3ba68:	str	r3, [sp, #8]
   3ba6c:	add	r3, sp, #16
   3ba70:	str	r3, [sp, #4]
   3ba74:	mov	r2, #0
   3ba78:	str	r2, [sp]
   3ba7c:	mov	r3, r7
   3ba80:	mov	r1, #23
   3ba84:	mov	r0, r6
   3ba88:	bl	2b0c4 <fputs@plt+0x19f2c>
   3ba8c:	b	3b9ac <fputs@plt+0x2a814>
   3ba90:	andeq	r5, r8, r0, lsl #13
   3ba94:	andeq	r5, r8, r4, lsl #13
   3ba98:	ldr	r3, [r1, #44]	; 0x2c
   3ba9c:	ldr	r2, [r1, #32]
   3baa0:	cmn	r3, r2
   3baa4:	bxeq	lr
   3baa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3baac:	sub	sp, sp, #20
   3bab0:	mov	r4, r1
   3bab4:	mov	r6, r0
   3bab8:	ldr	r8, [r0, #8]
   3babc:	ldr	r3, [r1, #20]
   3bac0:	str	r3, [sp]
   3bac4:	ldr	r3, [r1, #16]
   3bac8:	mov	r2, #0
   3bacc:	mov	r1, #25
   3bad0:	mov	r0, r8
   3bad4:	bl	2af28 <fputs@plt+0x19d90>
   3bad8:	ldr	r5, [r4, #40]	; 0x28
   3badc:	add	r5, r5, #16
   3bae0:	mov	r7, #0
   3bae4:	mvn	fp, #0
   3bae8:	mvn	sl, #5
   3baec:	ldr	r3, [r4, #44]	; 0x2c
   3baf0:	cmp	r7, r3
   3baf4:	blt	3bb00 <fputs@plt+0x2a968>
   3baf8:	add	sp, sp, #20
   3bafc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bb00:	mov	r9, r5
   3bb04:	ldr	r3, [r5, #-4]
   3bb08:	cmp	r3, #0
   3bb0c:	blt	3bb3c <fputs@plt+0x2a9a4>
   3bb10:	ldr	r3, [r5, #-16]
   3bb14:	ldr	r1, [r3, #20]
   3bb18:	cmp	r1, #0
   3bb1c:	beq	3bb2c <fputs@plt+0x2a994>
   3bb20:	ldr	r3, [r1]
   3bb24:	cmp	r3, #1
   3bb28:	beq	3bb48 <fputs@plt+0x2a9b0>
   3bb2c:	ldr	r1, [pc, #72]	; 3bb7c <fputs@plt+0x2a9e4>
   3bb30:	mov	r0, r6
   3bb34:	bl	35674 <fputs@plt+0x244dc>
   3bb38:	str	fp, [r9, #-4]
   3bb3c:	add	r7, r7, #1
   3bb40:	add	r5, r5, #16
   3bb44:	b	3baec <fputs@plt+0x2a954>
   3bb48:	mov	r3, #0
   3bb4c:	mov	r2, r3
   3bb50:	mov	r0, r6
   3bb54:	bl	3a768 <fputs@plt+0x295d0>
   3bb58:	str	sl, [sp, #8]
   3bb5c:	str	r0, [sp, #4]
   3bb60:	mov	r3, #0
   3bb64:	str	r3, [sp]
   3bb68:	ldr	r2, [r5, #-4]
   3bb6c:	mov	r1, #57	; 0x39
   3bb70:	mov	r0, r8
   3bb74:	bl	2b058 <fputs@plt+0x19ec0>
   3bb78:	b	3bb3c <fputs@plt+0x2a9a4>
   3bb7c:	muleq	r8, ip, r6
   3bb80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bb84:	ldr	r9, [sp, #32]
   3bb88:	ldr	r7, [sp, #40]	; 0x28
   3bb8c:	ldr	r6, [sp, #44]	; 0x2c
   3bb90:	ldr	r8, [r0]
   3bb94:	cmp	r1, #0
   3bb98:	beq	3bbf0 <fputs@plt+0x2aa58>
   3bb9c:	mov	r0, r8
   3bba0:	bl	2c884 <fputs@plt+0x1b6ec>
   3bba4:	subs	r5, r0, #0
   3bba8:	beq	3bc14 <fputs@plt+0x2aa7c>
   3bbac:	ldr	r4, [r5]
   3bbb0:	cmp	r4, #0
   3bbb4:	beq	3bc14 <fputs@plt+0x2aa7c>
   3bbb8:	sub	r4, r4, #1
   3bbbc:	ldr	r3, [r9, #4]
   3bbc0:	cmp	r3, #0
   3bbc4:	bne	3bc40 <fputs@plt+0x2aaa8>
   3bbc8:	lsl	r3, r4, #3
   3bbcc:	add	r2, r3, r4
   3bbd0:	add	r2, r5, r2, lsl #3
   3bbd4:	ldr	r1, [sp, #36]	; 0x24
   3bbd8:	str	r1, [r2, #28]
   3bbdc:	str	r7, [r2, #56]	; 0x38
   3bbe0:	mov	r4, r2
   3bbe4:	str	r6, [r2, #60]	; 0x3c
   3bbe8:	mov	r0, r5
   3bbec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bbf0:	cmp	r6, #0
   3bbf4:	cmpeq	r7, #0
   3bbf8:	beq	3bb9c <fputs@plt+0x2aa04>
   3bbfc:	ldr	r3, [pc, #88]	; 3bc5c <fputs@plt+0x2aac4>
   3bc00:	ldr	r2, [pc, #88]	; 3bc60 <fputs@plt+0x2aac8>
   3bc04:	cmp	r7, #0
   3bc08:	moveq	r2, r3
   3bc0c:	ldr	r1, [pc, #80]	; 3bc64 <fputs@plt+0x2aacc>
   3bc10:	bl	35674 <fputs@plt+0x244dc>
   3bc14:	mov	r1, r7
   3bc18:	mov	r0, r8
   3bc1c:	bl	23ba4 <fputs@plt+0x12a0c>
   3bc20:	mov	r1, r6
   3bc24:	mov	r0, r8
   3bc28:	bl	2019c <fputs@plt+0xf004>
   3bc2c:	ldr	r1, [sp, #36]	; 0x24
   3bc30:	mov	r0, r8
   3bc34:	bl	23b94 <fputs@plt+0x129fc>
   3bc38:	mov	r5, #0
   3bc3c:	b	3bbe8 <fputs@plt+0x2aa50>
   3bc40:	mov	r1, r9
   3bc44:	mov	r0, r8
   3bc48:	bl	1cfc0 <fputs@plt+0xbe28>
   3bc4c:	add	r3, r4, r4, lsl #3
   3bc50:	add	r3, r5, r3, lsl #3
   3bc54:	str	r0, [r3, #20]
   3bc58:	b	3bbc8 <fputs@plt+0x2aa30>
   3bc5c:	ldrdeq	r5, [r8], -r0
   3bc60:	andeq	pc, r7, ip, ror #8
   3bc64:	ldrdeq	r5, [r8], -r8
   3bc68:	ldr	r3, [r1, #48]	; 0x30
   3bc6c:	cmp	r3, #0
   3bc70:	beq	3bcc8 <fputs@plt+0x2ab30>
   3bc74:	ldr	ip, [r1, #44]	; 0x2c
   3bc78:	cmp	ip, #0
   3bc7c:	beq	3bcd0 <fputs@plt+0x2ab38>
   3bc80:	cmp	r1, #0
   3bc84:	beq	3bcd8 <fputs@plt+0x2ab40>
   3bc88:	ldrb	r2, [r1, #4]
   3bc8c:	cmp	r2, #119	; 0x77
   3bc90:	cmpne	r2, #116	; 0x74
   3bc94:	bne	3bce8 <fputs@plt+0x2ab50>
   3bc98:	ldrb	r2, [r3, #4]
   3bc9c:	cmp	r2, #119	; 0x77
   3bca0:	cmpne	r2, #116	; 0x74
   3bca4:	bne	3bce8 <fputs@plt+0x2ab50>
   3bca8:	ldr	r3, [r3, #48]	; 0x30
   3bcac:	cmp	r3, #0
   3bcb0:	bne	3bc98 <fputs@plt+0x2ab00>
   3bcb4:	mov	r0, #0
   3bcb8:	bx	lr
   3bcbc:	mov	r0, #0
   3bcc0:	add	sp, sp, #24
   3bcc4:	pop	{r4, r5, r6, r7, r8, pc}
   3bcc8:	mov	r0, #0
   3bccc:	bx	lr
   3bcd0:	mov	r0, #0
   3bcd4:	bx	lr
   3bcd8:	mov	r0, #0
   3bcdc:	bx	lr
   3bce0:	mov	r0, #2
   3bce4:	b	3bcc0 <fputs@plt+0x2ab28>
   3bce8:	ldr	r2, [ip, #4]
   3bcec:	ldr	r3, [ip]
   3bcf0:	subs	r3, r3, #1
   3bcf4:	bmi	3be24 <fputs@plt+0x2ac8c>
   3bcf8:	push	{r4, r5, r6, r7, r8, lr}
   3bcfc:	sub	sp, sp, #24
   3bd00:	add	ip, r3, r3, lsl #2
   3bd04:	lsl	ip, ip, #2
   3bd08:	ldr	lr, [r2, ip]
   3bd0c:	ldr	lr, [lr, #4]
   3bd10:	tst	lr, #256	; 0x100
   3bd14:	bne	3bd40 <fputs@plt+0x2aba8>
   3bd18:	add	ip, ip, #20
   3bd1c:	add	r2, r2, ip
   3bd20:	sub	r3, r3, #1
   3bd24:	cmn	r3, #1
   3bd28:	beq	3bcbc <fputs@plt+0x2ab24>
   3bd2c:	ldr	ip, [r2, #-40]	; 0xffffffd8
   3bd30:	ldr	ip, [ip, #4]
   3bd34:	sub	r2, r2, #20
   3bd38:	tst	ip, #256	; 0x100
   3bd3c:	beq	3bd20 <fputs@plt+0x2ab88>
   3bd40:	mov	r4, r1
   3bd44:	ldr	r6, [r0]
   3bd48:	ldr	r7, [r6]
   3bd4c:	mov	r2, #68	; 0x44
   3bd50:	mov	r3, #0
   3bd54:	mov	r0, r7
   3bd58:	bl	1c1a4 <fputs@plt+0xb00c>
   3bd5c:	subs	r5, r0, #0
   3bd60:	beq	3bce0 <fputs@plt+0x2ab48>
   3bd64:	add	r3, sp, #16
   3bd68:	mov	r1, #0
   3bd6c:	str	r1, [sp, #16]
   3bd70:	str	r1, [sp, #20]
   3bd74:	str	r1, [sp, #12]
   3bd78:	str	r1, [sp, #8]
   3bd7c:	str	r5, [sp, #4]
   3bd80:	str	r3, [sp]
   3bd84:	mov	r3, r1
   3bd88:	mov	r2, r1
   3bd8c:	mov	r0, r6
   3bd90:	bl	3bb80 <fputs@plt+0x2a9e8>
   3bd94:	subs	r8, r0, #0
   3bd98:	moveq	r0, #2
   3bd9c:	beq	3bcc0 <fputs@plt+0x2ab28>
   3bda0:	mov	r2, #68	; 0x44
   3bda4:	mov	r1, r4
   3bda8:	mov	r0, r5
   3bdac:	bl	11000 <memcpy@plt>
   3bdb0:	str	r8, [r4, #28]
   3bdb4:	mov	r2, #0
   3bdb8:	mov	r1, #158	; 0x9e
   3bdbc:	mov	r0, r7
   3bdc0:	bl	1d33c <fputs@plt+0xc1a4>
   3bdc4:	mov	r2, r0
   3bdc8:	mov	r1, #0
   3bdcc:	mov	r0, r6
   3bdd0:	bl	2ce34 <fputs@plt+0x1bc9c>
   3bdd4:	str	r0, [r4]
   3bdd8:	mov	r3, #119	; 0x77
   3bddc:	strb	r3, [r4, #4]
   3bde0:	mov	r0, #0
   3bde4:	str	r0, [r4, #32]
   3bde8:	str	r0, [r5, #36]	; 0x24
   3bdec:	str	r0, [r5, #40]	; 0x28
   3bdf0:	str	r0, [r5, #44]	; 0x2c
   3bdf4:	str	r0, [r4, #48]	; 0x30
   3bdf8:	str	r0, [r4, #52]	; 0x34
   3bdfc:	str	r0, [r4, #64]	; 0x40
   3be00:	ldr	r3, [r4, #8]
   3be04:	bic	r3, r3, #128	; 0x80
   3be08:	orr	r3, r3, #32768	; 0x8000
   3be0c:	str	r3, [r4, #8]
   3be10:	ldr	r3, [r5, #48]	; 0x30
   3be14:	str	r5, [r3, #52]	; 0x34
   3be18:	str	r0, [r5, #56]	; 0x38
   3be1c:	str	r0, [r5, #60]	; 0x3c
   3be20:	b	3bcc0 <fputs@plt+0x2ab28>
   3be24:	mov	r0, #0
   3be28:	bx	lr
   3be2c:	push	{r4, r5, r6, r7, r8, lr}
   3be30:	mov	r5, r0
   3be34:	mov	r6, r2
   3be38:	mov	r7, r3
   3be3c:	mov	r2, #0
   3be40:	bl	2ce34 <fputs@plt+0x1bc9c>
   3be44:	mov	r4, r0
   3be48:	ldr	r3, [sp, #24]
   3be4c:	cmn	r3, #1
   3be50:	cmpeq	r7, #0
   3be54:	beq	3be68 <fputs@plt+0x2acd0>
   3be58:	ldr	r3, [r5]
   3be5c:	ldrb	r3, [r3, #149]	; 0x95
   3be60:	cmp	r3, #0
   3be64:	beq	3be84 <fputs@plt+0x2acec>
   3be68:	mov	r3, #1
   3be6c:	mov	r2, r6
   3be70:	mov	r1, r4
   3be74:	mov	r0, r5
   3be78:	bl	1d088 <fputs@plt+0xbef0>
   3be7c:	mov	r0, r4
   3be80:	pop	{r4, r5, r6, r7, r8, pc}
   3be84:	ldr	r3, [r6]
   3be88:	ldr	r2, [r6, #4]
   3be8c:	ldr	r1, [pc, #8]	; 3be9c <fputs@plt+0x2ad04>
   3be90:	mov	r0, r5
   3be94:	bl	35674 <fputs@plt+0x244dc>
   3be98:	b	3be68 <fputs@plt+0x2acd0>
   3be9c:	strdeq	r5, [r8], -ip
   3bea0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bea4:	mov	r9, r0
   3bea8:	mov	r6, r1
   3beac:	mov	sl, r3
   3beb0:	ldr	r8, [r0]
   3beb4:	mov	r1, r2
   3beb8:	mov	r0, r8
   3bebc:	bl	1cfc0 <fputs@plt+0xbe28>
   3bec0:	mov	r7, r0
   3bec4:	cmp	r0, #0
   3bec8:	cmpne	r6, #0
   3becc:	beq	3bf28 <fputs@plt+0x2ad90>
   3bed0:	ldr	r3, [r6]
   3bed4:	cmp	r3, #0
   3bed8:	ble	3bf28 <fputs@plt+0x2ad90>
   3bedc:	mov	r5, r6
   3bee0:	mov	r4, #0
   3bee4:	ldr	fp, [pc, #216]	; 3bfc4 <fputs@plt+0x2ae2c>
   3bee8:	b	3bf00 <fputs@plt+0x2ad68>
   3beec:	add	r4, r4, #1
   3bef0:	add	r5, r5, #16
   3bef4:	ldr	r3, [r6]
   3bef8:	cmp	r3, r4
   3befc:	ble	3bf28 <fputs@plt+0x2ad90>
   3bf00:	ldr	r1, [r5, #8]
   3bf04:	mov	r0, r7
   3bf08:	bl	13ec8 <fputs@plt+0x2d30>
   3bf0c:	cmp	r0, #0
   3bf10:	bne	3beec <fputs@plt+0x2ad54>
   3bf14:	mov	r2, r7
   3bf18:	mov	r1, fp
   3bf1c:	mov	r0, r9
   3bf20:	bl	35674 <fputs@plt+0x244dc>
   3bf24:	b	3beec <fputs@plt+0x2ad54>
   3bf28:	cmp	r6, #0
   3bf2c:	beq	3bf84 <fputs@plt+0x2adec>
   3bf30:	ldr	r2, [r6]
   3bf34:	lsl	r2, r2, #4
   3bf38:	add	r2, r2, #24
   3bf3c:	asr	r3, r2, #31
   3bf40:	mov	r1, r6
   3bf44:	mov	r0, r8
   3bf48:	bl	29144 <fputs@plt+0x17fac>
   3bf4c:	ldrb	r3, [r8, #69]	; 0x45
   3bf50:	cmp	r3, #0
   3bf54:	bne	3bf98 <fputs@plt+0x2ae00>
   3bf58:	ldr	r3, [r0]
   3bf5c:	add	r2, r0, r3, lsl #4
   3bf60:	ldr	r1, [sp, #40]	; 0x28
   3bf64:	str	r1, [r2, #16]
   3bf68:	str	sl, [r2, #12]
   3bf6c:	str	r7, [r2, #8]
   3bf70:	mov	r1, #0
   3bf74:	str	r1, [r2, #20]
   3bf78:	add	r3, r3, #1
   3bf7c:	str	r3, [r0]
   3bf80:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bf84:	mov	r2, #24
   3bf88:	mov	r3, #0
   3bf8c:	mov	r0, r8
   3bf90:	bl	1c1a4 <fputs@plt+0xb00c>
   3bf94:	b	3bf4c <fputs@plt+0x2adb4>
   3bf98:	mov	r1, sl
   3bf9c:	mov	r0, r8
   3bfa0:	bl	23c38 <fputs@plt+0x12aa0>
   3bfa4:	ldr	r1, [sp, #40]	; 0x28
   3bfa8:	mov	r0, r8
   3bfac:	bl	23b94 <fputs@plt+0x129fc>
   3bfb0:	mov	r1, r7
   3bfb4:	mov	r0, r8
   3bfb8:	bl	1fc00 <fputs@plt+0xea68>
   3bfbc:	mov	r0, r6
   3bfc0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bfc4:	andeq	r5, r8, r4, lsr #14
   3bfc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3bfcc:	sub	sp, sp, #8
   3bfd0:	mov	r5, r0
   3bfd4:	mov	r8, r1
   3bfd8:	mov	r9, r2
   3bfdc:	mov	r7, r3
   3bfe0:	ldr	r4, [r0]
   3bfe4:	ldr	r3, [r4, #16]
   3bfe8:	ldr	sl, [r3, r7, lsl #4]
   3bfec:	ldr	r0, [r4, #300]	; 0x12c
   3bff0:	ldr	r3, [r5, #496]	; 0x1f0
   3bff4:	str	r3, [sp, #4]
   3bff8:	str	sl, [sp]
   3bffc:	ldr	r6, [r4, #296]	; 0x128
   3c000:	mov	r3, r2
   3c004:	mov	r2, r1
   3c008:	mov	r1, #20
   3c00c:	blx	r6
   3c010:	mov	r6, r0
   3c014:	cmp	r0, #1
   3c018:	beq	3c030 <fputs@plt+0x2ae98>
   3c01c:	bics	r3, r0, #2
   3c020:	bne	3c07c <fputs@plt+0x2aee4>
   3c024:	mov	r0, r6
   3c028:	add	sp, sp, #8
   3c02c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c030:	ldr	r3, [r4, #20]
   3c034:	cmp	r3, #2
   3c038:	cmple	r7, #0
   3c03c:	beq	3c064 <fputs@plt+0x2aecc>
   3c040:	str	r9, [sp]
   3c044:	mov	r3, r8
   3c048:	mov	r2, sl
   3c04c:	ldr	r1, [pc, #64]	; 3c094 <fputs@plt+0x2aefc>
   3c050:	mov	r0, r5
   3c054:	bl	35674 <fputs@plt+0x244dc>
   3c058:	mov	r3, #23
   3c05c:	str	r3, [r5, #12]
   3c060:	b	3c024 <fputs@plt+0x2ae8c>
   3c064:	mov	r3, r9
   3c068:	mov	r2, r8
   3c06c:	ldr	r1, [pc, #36]	; 3c098 <fputs@plt+0x2af00>
   3c070:	mov	r0, r5
   3c074:	bl	35674 <fputs@plt+0x244dc>
   3c078:	b	3c058 <fputs@plt+0x2aec0>
   3c07c:	ldr	r1, [pc, #24]	; 3c09c <fputs@plt+0x2af04>
   3c080:	mov	r0, r5
   3c084:	bl	35674 <fputs@plt+0x244dc>
   3c088:	mov	r3, #1
   3c08c:	str	r3, [r5, #12]
   3c090:	b	3c024 <fputs@plt+0x2ae8c>
   3c094:	andeq	r5, r8, r4, asr #14
   3c098:	andeq	r5, r8, r8, ror #14
   3c09c:	andeq	r5, r8, r4, asr #4
   3c0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c0a4:	sub	sp, sp, #68	; 0x44
   3c0a8:	str	r0, [sp, #52]	; 0x34
   3c0ac:	str	r2, [sp, #12]
   3c0b0:	str	r3, [sp, #8]
   3c0b4:	ldr	r3, [r0]
   3c0b8:	mov	r2, r3
   3c0bc:	str	r3, [sp, #60]	; 0x3c
   3c0c0:	mvn	r3, #0
   3c0c4:	ldr	r0, [sp, #108]	; 0x6c
   3c0c8:	str	r3, [r0, #28]
   3c0cc:	mov	r3, #0
   3c0d0:	str	r3, [r0, #44]	; 0x2c
   3c0d4:	subs	r3, r1, #0
   3c0d8:	str	r3, [sp, #16]
   3c0dc:	beq	3c144 <fputs@plt+0x2afac>
   3c0e0:	ldr	r3, [sp, #104]	; 0x68
   3c0e4:	ldrh	r3, [r3, #28]
   3c0e8:	tst	r3, #20
   3c0ec:	bne	3c150 <fputs@plt+0x2afb8>
   3c0f0:	ldr	r7, [r2, #20]
   3c0f4:	cmp	r7, #0
   3c0f8:	ble	3c180 <fputs@plt+0x2afe8>
   3c0fc:	ldr	r6, [r2, #16]
   3c100:	mov	r5, r6
   3c104:	mov	r4, #0
   3c108:	ldr	r1, [sp, #16]
   3c10c:	ldr	r0, [r6, r4, lsl #4]
   3c110:	bl	13ec8 <fputs@plt+0x2d30>
   3c114:	cmp	r0, #0
   3c118:	beq	3c138 <fputs@plt+0x2afa0>
   3c11c:	add	r4, r4, #1
   3c120:	add	r5, r5, #16
   3c124:	cmp	r4, r7
   3c128:	bne	3c108 <fputs@plt+0x2af70>
   3c12c:	mov	r3, #0
   3c130:	str	r3, [sp, #28]
   3c134:	b	3c15c <fputs@plt+0x2afc4>
   3c138:	ldr	r3, [r5, #12]
   3c13c:	str	r3, [sp, #28]
   3c140:	b	3c15c <fputs@plt+0x2afc4>
   3c144:	mov	r3, #0
   3c148:	str	r3, [sp, #28]
   3c14c:	b	3c15c <fputs@plt+0x2afc4>
   3c150:	mov	r3, #0
   3c154:	str	r3, [sp, #28]
   3c158:	str	r3, [sp, #16]
   3c15c:	ldr	r3, [sp, #104]	; 0x68
   3c160:	str	r3, [sp, #36]	; 0x24
   3c164:	mov	r3, #0
   3c168:	mov	fp, r3
   3c16c:	str	r3, [sp, #56]	; 0x38
   3c170:	str	r3, [sp, #20]
   3c174:	str	r3, [sp, #48]	; 0x30
   3c178:	mov	sl, r3
   3c17c:	b	3c758 <fputs@plt+0x2b5c0>
   3c180:	mov	r3, #0
   3c184:	str	r3, [sp, #28]
   3c188:	b	3c15c <fputs@plt+0x2afc4>
   3c18c:	mov	r6, #0
   3c190:	b	3c250 <fputs@plt+0x2b0b8>
   3c194:	ldr	r3, [sp, #16]
   3c198:	cmp	r3, #0
   3c19c:	beq	3c268 <fputs@plt+0x2b0d0>
   3c1a0:	ldr	r3, [r8, #64]	; 0x40
   3c1a4:	ldr	r2, [sp, #28]
   3c1a8:	cmp	r2, r3
   3c1ac:	beq	3c268 <fputs@plt+0x2b0d0>
   3c1b0:	add	r7, r7, #1
   3c1b4:	add	r9, r9, #72	; 0x48
   3c1b8:	ldr	r3, [sp, #24]
   3c1bc:	ldr	r3, [r3]
   3c1c0:	cmp	r3, r7
   3c1c4:	ble	3c3a8 <fputs@plt+0x2b210>
   3c1c8:	ldr	r8, [r9, #16]
   3c1cc:	ldr	r3, [r9, #20]
   3c1d0:	cmp	r3, #0
   3c1d4:	beq	3c194 <fputs@plt+0x2affc>
   3c1d8:	ldr	r2, [r3, #8]
   3c1dc:	tst	r2, #1024	; 0x400
   3c1e0:	beq	3c194 <fputs@plt+0x2affc>
   3c1e4:	ldr	r5, [r3]
   3c1e8:	ldr	r3, [r5]
   3c1ec:	cmp	r3, #0
   3c1f0:	ble	3c18c <fputs@plt+0x2aff4>
   3c1f4:	mov	r6, #0
   3c1f8:	mov	r4, r6
   3c1fc:	str	r7, [sp, #32]
   3c200:	ldr	r7, [sp, #108]	; 0x6c
   3c204:	ldr	r0, [r5, #4]
   3c208:	add	r3, r4, r4, lsl #2
   3c20c:	add	r0, r0, r3, lsl #2
   3c210:	ldr	r3, [sp, #16]
   3c214:	ldr	r2, [sp, #12]
   3c218:	ldr	r1, [sp, #8]
   3c21c:	ldr	r0, [r0, #8]
   3c220:	bl	27180 <fputs@plt+0x15fe8>
   3c224:	cmp	r0, #0
   3c228:	addne	fp, fp, #1
   3c22c:	strhne	r4, [r7, #32]
   3c230:	strne	r9, [sp, #20]
   3c234:	movne	r6, #1
   3c238:	movne	sl, #2
   3c23c:	add	r4, r4, #1
   3c240:	ldr	r3, [r5]
   3c244:	cmp	r3, r4
   3c248:	bgt	3c204 <fputs@plt+0x2b06c>
   3c24c:	ldr	r7, [sp, #32]
   3c250:	ldr	r3, [sp, #12]
   3c254:	cmp	r3, #0
   3c258:	orreq	r6, r6, #1
   3c25c:	cmp	r6, #0
   3c260:	bne	3c1b0 <fputs@plt+0x2b018>
   3c264:	b	3c194 <fputs@plt+0x2affc>
   3c268:	ldr	r3, [sp, #12]
   3c26c:	cmp	r3, #0
   3c270:	beq	3c290 <fputs@plt+0x2b0f8>
   3c274:	ldr	r0, [r9, #12]
   3c278:	cmp	r0, #0
   3c27c:	ldreq	r0, [r8]
   3c280:	ldr	r1, [sp, #12]
   3c284:	bl	13ec8 <fputs@plt+0x2d30>
   3c288:	cmp	r0, #0
   3c28c:	bne	3c1b0 <fputs@plt+0x2b018>
   3c290:	add	r3, sl, #1
   3c294:	str	r3, [sp, #32]
   3c298:	ldr	r3, [sp, #20]
   3c29c:	cmp	sl, #0
   3c2a0:	moveq	r3, r9
   3c2a4:	str	r3, [sp, #20]
   3c2a8:	ldr	r3, [r8, #4]
   3c2ac:	mov	r2, r3
   3c2b0:	ldrsh	r3, [r8, #34]	; 0x22
   3c2b4:	cmp	r3, #0
   3c2b8:	ble	3c3a0 <fputs@plt+0x2b208>
   3c2bc:	mov	r5, #0
   3c2c0:	str	r8, [sp, #44]	; 0x2c
   3c2c4:	mov	r8, r2
   3c2c8:	str	r7, [sp, #40]	; 0x28
   3c2cc:	mov	sl, r3
   3c2d0:	b	3c304 <fputs@plt+0x2b16c>
   3c2d4:	ldr	r8, [sp, #44]	; 0x2c
   3c2d8:	ldr	r7, [sp, #40]	; 0x28
   3c2dc:	b	3c370 <fputs@plt+0x2b1d8>
   3c2e0:	ldr	r8, [sp, #44]	; 0x2c
   3c2e4:	ldr	r7, [sp, #40]	; 0x28
   3c2e8:	b	3c370 <fputs@plt+0x2b1d8>
   3c2ec:	ldr	r8, [sp, #44]	; 0x2c
   3c2f0:	ldr	r7, [sp, #40]	; 0x28
   3c2f4:	b	3c370 <fputs@plt+0x2b1d8>
   3c2f8:	add	r5, r5, #1
   3c2fc:	cmp	r5, sl
   3c300:	beq	3c394 <fputs@plt+0x2b1fc>
   3c304:	ldr	r1, [sp, #8]
   3c308:	ldr	r0, [r8, r5, lsl #4]
   3c30c:	bl	13ec8 <fputs@plt+0x2d30>
   3c310:	subs	r4, r0, #0
   3c314:	bne	3c2f8 <fputs@plt+0x2b160>
   3c318:	cmp	fp, #1
   3c31c:	bne	3c2d4 <fputs@plt+0x2b13c>
   3c320:	ldrb	r3, [r9, #36]	; 0x24
   3c324:	tst	r3, #4
   3c328:	bne	3c2f8 <fputs@plt+0x2b160>
   3c32c:	ldr	r3, [r9, #52]	; 0x34
   3c330:	cmp	r3, #0
   3c334:	beq	3c2e0 <fputs@plt+0x2b148>
   3c338:	ldr	r6, [r3, #4]
   3c33c:	cmp	r6, #0
   3c340:	ble	3c2ec <fputs@plt+0x2b154>
   3c344:	ldr	r7, [r3]
   3c348:	ldr	r1, [sp, #8]
   3c34c:	ldr	r0, [r7, r4, lsl #3]
   3c350:	bl	13ec8 <fputs@plt+0x2d30>
   3c354:	cmp	r0, #0
   3c358:	beq	3c2f8 <fputs@plt+0x2b160>
   3c35c:	add	r4, r4, #1
   3c360:	cmp	r4, r6
   3c364:	bne	3c348 <fputs@plt+0x2b1b0>
   3c368:	ldr	r8, [sp, #44]	; 0x2c
   3c36c:	ldr	r7, [sp, #40]	; 0x28
   3c370:	add	fp, fp, #1
   3c374:	ldrsh	r3, [r8, #32]
   3c378:	cmp	r3, r5
   3c37c:	mvneq	r5, #0
   3c380:	ldr	r3, [sp, #108]	; 0x6c
   3c384:	strh	r5, [r3, #32]
   3c388:	str	r9, [sp, #20]
   3c38c:	ldr	sl, [sp, #32]
   3c390:	b	3c1b0 <fputs@plt+0x2b018>
   3c394:	ldr	r7, [sp, #40]	; 0x28
   3c398:	ldr	sl, [sp, #32]
   3c39c:	b	3c1b0 <fputs@plt+0x2b018>
   3c3a0:	ldr	sl, [sp, #32]
   3c3a4:	b	3c1b0 <fputs@plt+0x2b018>
   3c3a8:	ldr	r2, [sp, #20]
   3c3ac:	cmp	r2, #0
   3c3b0:	beq	3c3e8 <fputs@plt+0x2b250>
   3c3b4:	ldr	r3, [r2, #44]	; 0x2c
   3c3b8:	ldr	r1, [sp, #108]	; 0x6c
   3c3bc:	str	r3, [r1, #28]
   3c3c0:	ldr	r3, [r2, #16]
   3c3c4:	str	r3, [r1, #44]	; 0x2c
   3c3c8:	ldrb	r2, [r2, #36]	; 0x24
   3c3cc:	tst	r2, #8
   3c3d0:	movne	r2, r1
   3c3d4:	ldrne	r2, [r2, #4]
   3c3d8:	orrne	r2, r2, #1048576	; 0x100000
   3c3dc:	strne	r2, [r1, #4]
   3c3e0:	ldr	r3, [r3, #64]	; 0x40
   3c3e4:	str	r3, [sp, #28]
   3c3e8:	ldr	r3, [sp, #16]
   3c3ec:	ldr	r2, [sp, #12]
   3c3f0:	clz	r3, r3
   3c3f4:	lsr	r3, r3, #5
   3c3f8:	cmp	r2, #0
   3c3fc:	moveq	r3, #0
   3c400:	cmp	sl, #0
   3c404:	movne	r3, #0
   3c408:	andeq	r3, r3, #1
   3c40c:	cmp	r3, #0
   3c410:	beq	3c568 <fputs@plt+0x2b3d0>
   3c414:	ldr	r5, [sp, #52]	; 0x34
   3c418:	ldr	r3, [r5, #420]	; 0x1a4
   3c41c:	cmp	r3, #0
   3c420:	beq	3c568 <fputs@plt+0x2b3d0>
   3c424:	ldrb	r4, [r5, #440]	; 0x1b8
   3c428:	cmp	r4, #109	; 0x6d
   3c42c:	beq	3c4d4 <fputs@plt+0x2b33c>
   3c430:	mov	r1, r2
   3c434:	ldr	r0, [pc, #1560]	; 3ca54 <fputs@plt+0x2b8bc>
   3c438:	bl	13ec8 <fputs@plt+0x2d30>
   3c43c:	cmp	r0, #0
   3c440:	bne	3c4cc <fputs@plt+0x2b334>
   3c444:	ldr	r3, [sp, #108]	; 0x6c
   3c448:	mov	r2, #1
   3c44c:	str	r2, [r3, #28]
   3c450:	ldr	r7, [r5, #420]	; 0x1a4
   3c454:	cmp	r7, #0
   3c458:	beq	3c568 <fputs@plt+0x2b3d0>
   3c45c:	ldr	r3, [r7, #64]	; 0x40
   3c460:	str	r3, [sp, #28]
   3c464:	add	sl, sl, #1
   3c468:	ldr	r6, [r7, #4]
   3c46c:	ldrsh	r5, [r7, #34]	; 0x22
   3c470:	cmp	r5, #0
   3c474:	ble	3c49c <fputs@plt+0x2b304>
   3c478:	mov	r4, #0
   3c47c:	ldr	r1, [sp, #8]
   3c480:	ldr	r0, [r6, r4, lsl #4]
   3c484:	bl	13ec8 <fputs@plt+0x2d30>
   3c488:	cmp	r0, #0
   3c48c:	beq	3c500 <fputs@plt+0x2b368>
   3c490:	add	r4, r4, #1
   3c494:	cmp	r4, r5
   3c498:	bne	3c47c <fputs@plt+0x2b2e4>
   3c49c:	ldr	r0, [sp, #8]
   3c4a0:	bl	180d0 <fputs@plt+0x6f38>
   3c4a4:	cmp	r0, #0
   3c4a8:	beq	3c568 <fputs@plt+0x2b3d0>
   3c4ac:	ldrb	r3, [r7, #42]	; 0x2a
   3c4b0:	tst	r3, #64	; 0x40
   3c4b4:	bne	3c568 <fputs@plt+0x2b3d0>
   3c4b8:	cmp	r5, #0
   3c4bc:	blt	3c568 <fputs@plt+0x2b3d0>
   3c4c0:	add	fp, fp, #1
   3c4c4:	mvn	r4, #0
   3c4c8:	b	3ca44 <fputs@plt+0x2b8ac>
   3c4cc:	cmp	r4, #108	; 0x6c
   3c4d0:	beq	3c568 <fputs@plt+0x2b3d0>
   3c4d4:	ldr	r1, [sp, #12]
   3c4d8:	ldr	r0, [pc, #1400]	; 3ca58 <fputs@plt+0x2b8c0>
   3c4dc:	bl	13ec8 <fputs@plt+0x2d30>
   3c4e0:	cmp	r0, #0
   3c4e4:	bne	3c568 <fputs@plt+0x2b3d0>
   3c4e8:	ldr	r3, [sp, #108]	; 0x6c
   3c4ec:	mov	r2, #0
   3c4f0:	str	r2, [r3, #28]
   3c4f4:	ldr	r3, [sp, #52]	; 0x34
   3c4f8:	ldr	r7, [r3, #420]	; 0x1a4
   3c4fc:	b	3c454 <fputs@plt+0x2b2bc>
   3c500:	ldrsh	r3, [r7, #32]
   3c504:	cmp	r3, r4
   3c508:	beq	3ca34 <fputs@plt+0x2b89c>
   3c50c:	cmp	r5, r4
   3c510:	ble	3c49c <fputs@plt+0x2b304>
   3c514:	add	fp, fp, #1
   3c518:	cmp	r4, #0
   3c51c:	blt	3ca44 <fputs@plt+0x2b8ac>
   3c520:	ldr	r3, [sp, #108]	; 0x6c
   3c524:	ldr	r3, [r3, #28]
   3c528:	cmp	r3, #0
   3c52c:	bne	3c5e4 <fputs@plt+0x2b44c>
   3c530:	ldr	r3, [sp, #52]	; 0x34
   3c534:	ldr	r2, [r3, #432]	; 0x1b0
   3c538:	cmp	r4, #31
   3c53c:	movle	r3, #1
   3c540:	lslle	r3, r3, r4
   3c544:	mvngt	r3, #0
   3c548:	orr	r3, r3, r2
   3c54c:	ldr	r2, [sp, #52]	; 0x34
   3c550:	str	r3, [r2, #432]	; 0x1b0
   3c554:	ldr	r3, [sp, #108]	; 0x6c
   3c558:	strh	r4, [r3, #32]
   3c55c:	str	r7, [r3, #44]	; 0x2c
   3c560:	mov	r3, #1
   3c564:	str	r3, [sp, #56]	; 0x38
   3c568:	clz	r4, fp
   3c56c:	lsr	r4, r4, #5
   3c570:	cmp	sl, #1
   3c574:	movne	r3, #0
   3c578:	andeq	r3, r4, #1
   3c57c:	ldr	r2, [sp, #20]
   3c580:	cmp	r2, #0
   3c584:	moveq	r3, #0
   3c588:	andne	r3, r3, #1
   3c58c:	cmp	r3, #0
   3c590:	beq	3c5a4 <fputs@plt+0x2b40c>
   3c594:	ldr	r3, [sp, #36]	; 0x24
   3c598:	ldrh	r3, [r3, #28]
   3c59c:	tst	r3, #32
   3c5a0:	beq	3c60c <fputs@plt+0x2b474>
   3c5a4:	ldr	r3, [sp, #36]	; 0x24
   3c5a8:	ldr	r8, [r3, #8]
   3c5ac:	cmp	r8, #0
   3c5b0:	beq	3c738 <fputs@plt+0x2b5a0>
   3c5b4:	ldr	r3, [sp, #12]
   3c5b8:	cmp	r3, #0
   3c5bc:	movne	r4, #0
   3c5c0:	andeq	r4, r4, #1
   3c5c4:	cmp	r4, #0
   3c5c8:	beq	3c738 <fputs@plt+0x2b5a0>
   3c5cc:	ldr	r7, [r8]
   3c5d0:	cmp	r7, #0
   3c5d4:	ble	3c738 <fputs@plt+0x2b5a0>
   3c5d8:	ldr	r4, [r8, #4]
   3c5dc:	mov	r5, #0
   3c5e0:	b	3c678 <fputs@plt+0x2b4e0>
   3c5e4:	ldr	r3, [sp, #52]	; 0x34
   3c5e8:	ldr	r2, [r3, #436]	; 0x1b4
   3c5ec:	cmp	r4, #31
   3c5f0:	movle	r3, #1
   3c5f4:	lslle	r3, r3, r4
   3c5f8:	mvngt	r3, #0
   3c5fc:	orr	r3, r3, r2
   3c600:	ldr	r2, [sp, #52]	; 0x34
   3c604:	str	r3, [r2, #436]	; 0x1b4
   3c608:	b	3c554 <fputs@plt+0x2b3bc>
   3c60c:	ldr	r0, [sp, #8]
   3c610:	bl	180d0 <fputs@plt+0x6f38>
   3c614:	cmp	r0, #0
   3c618:	beq	3c5a4 <fputs@plt+0x2b40c>
   3c61c:	ldr	r3, [sp, #20]
   3c620:	ldr	r3, [r3, #16]
   3c624:	ldrb	r3, [r3, #42]	; 0x2a
   3c628:	tst	r3, #64	; 0x40
   3c62c:	bne	3c5a4 <fputs@plt+0x2b40c>
   3c630:	ldr	r3, [sp, #108]	; 0x6c
   3c634:	mvn	r2, #0
   3c638:	strh	r2, [r3, #32]
   3c63c:	mov	r2, #68	; 0x44
   3c640:	strb	r2, [r3, #1]
   3c644:	mov	fp, #1
   3c648:	b	3c758 <fputs@plt+0x2b5c0>
   3c64c:	mov	r2, r6
   3c650:	ldr	r1, [pc, #1028]	; 3ca5c <fputs@plt+0x2b8c4>
   3c654:	ldr	r0, [sp, #52]	; 0x34
   3c658:	bl	35674 <fputs@plt+0x244dc>
   3c65c:	mov	r0, #2
   3c660:	add	sp, sp, #68	; 0x44
   3c664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c668:	add	r5, r5, #1
   3c66c:	add	r4, r4, #20
   3c670:	cmp	r5, r7
   3c674:	beq	3c738 <fputs@plt+0x2b5a0>
   3c678:	ldr	r6, [r4, #4]
   3c67c:	cmp	r6, #0
   3c680:	beq	3c668 <fputs@plt+0x2b4d0>
   3c684:	ldr	r1, [sp, #8]
   3c688:	mov	r0, r6
   3c68c:	bl	13ec8 <fputs@plt+0x2d30>
   3c690:	cmp	r0, #0
   3c694:	bne	3c668 <fputs@plt+0x2b4d0>
   3c698:	mov	r9, r8
   3c69c:	ldr	r3, [sp, #36]	; 0x24
   3c6a0:	ldrh	r3, [r3, #28]
   3c6a4:	tst	r3, #1
   3c6a8:	bne	3c6bc <fputs@plt+0x2b524>
   3c6ac:	ldr	r3, [r4]
   3c6b0:	ldr	r3, [r3, #4]
   3c6b4:	tst	r3, #2
   3c6b8:	bne	3c64c <fputs@plt+0x2b4b4>
   3c6bc:	ldr	r3, [sp, #48]	; 0x30
   3c6c0:	str	r3, [sp, #4]
   3c6c4:	ldr	r3, [pc, #916]	; 3ca60 <fputs@plt+0x2b8c8>
   3c6c8:	str	r3, [sp]
   3c6cc:	ldr	r3, [sp, #108]	; 0x6c
   3c6d0:	mov	r2, r5
   3c6d4:	mov	r1, r9
   3c6d8:	ldr	r0, [sp, #52]	; 0x34
   3c6dc:	bl	24604 <fputs@plt+0x1346c>
   3c6e0:	ldr	r3, [sp, #108]	; 0x6c
   3c6e4:	ldr	r3, [r3, #4]
   3c6e8:	tst	r3, #4194304	; 0x400000
   3c6ec:	beq	3c934 <fputs@plt+0x2b79c>
   3c6f0:	ldr	r3, [sp, #104]	; 0x68
   3c6f4:	ldr	r3, [r3, #20]
   3c6f8:	add	r3, r3, #1
   3c6fc:	ldr	r2, [sp, #104]	; 0x68
   3c700:	str	r3, [r2, #20]
   3c704:	ldr	r3, [sp, #36]	; 0x24
   3c708:	cmp	r3, r2
   3c70c:	beq	3ca2c <fputs@plt+0x2b894>
   3c710:	mov	r1, r3
   3c714:	mov	r3, r2
   3c718:	ldr	r3, [r3, #16]
   3c71c:	ldr	r2, [r3, #20]
   3c720:	add	r2, r2, #1
   3c724:	str	r2, [r3, #20]
   3c728:	cmp	r1, r3
   3c72c:	bne	3c718 <fputs@plt+0x2b580>
   3c730:	mov	r0, #1
   3c734:	b	3c660 <fputs@plt+0x2b4c8>
   3c738:	cmp	fp, #0
   3c73c:	bne	3c758 <fputs@plt+0x2b5c0>
   3c740:	ldr	r3, [sp, #36]	; 0x24
   3c744:	ldr	r3, [r3, #16]
   3c748:	str	r3, [sp, #36]	; 0x24
   3c74c:	ldr	r3, [sp, #48]	; 0x30
   3c750:	add	r3, r3, #1
   3c754:	str	r3, [sp, #48]	; 0x30
   3c758:	clz	r3, fp
   3c75c:	lsr	r3, r3, #5
   3c760:	ldr	r2, [sp, #36]	; 0x24
   3c764:	cmp	r2, #0
   3c768:	moveq	r2, #0
   3c76c:	andne	r2, r3, #1
   3c770:	cmp	r2, #0
   3c774:	beq	3c7a8 <fputs@plt+0x2b610>
   3c778:	ldr	r3, [sp, #36]	; 0x24
   3c77c:	ldr	r3, [r3, #4]
   3c780:	str	r3, [sp, #24]
   3c784:	cmp	r3, #0
   3c788:	beq	3c3e8 <fputs@plt+0x2b250>
   3c78c:	add	r9, r3, #8
   3c790:	ldr	r3, [r3]
   3c794:	cmp	r3, #0
   3c798:	ble	3c3a8 <fputs@plt+0x2b210>
   3c79c:	mov	r8, #0
   3c7a0:	mov	r7, r8
   3c7a4:	b	3c1c8 <fputs@plt+0x2b030>
   3c7a8:	ldr	r2, [sp, #12]
   3c7ac:	cmp	r2, #0
   3c7b0:	movne	r3, #0
   3c7b4:	andeq	r3, r3, #1
   3c7b8:	cmp	r3, #0
   3c7bc:	beq	3c7d0 <fputs@plt+0x2b638>
   3c7c0:	ldr	r3, [sp, #108]	; 0x6c
   3c7c4:	ldr	r3, [r3, #4]
   3c7c8:	tst	r3, #64	; 0x40
   3c7cc:	bne	3c8e0 <fputs@plt+0x2b748>
   3c7d0:	cmp	fp, #1
   3c7d4:	beq	3c830 <fputs@plt+0x2b698>
   3c7d8:	ldr	r3, [pc, #644]	; 3ca64 <fputs@plt+0x2b8cc>
   3c7dc:	ldr	r2, [pc, #644]	; 3ca68 <fputs@plt+0x2b8d0>
   3c7e0:	cmp	fp, #0
   3c7e4:	movne	r2, r3
   3c7e8:	ldr	r3, [sp, #16]
   3c7ec:	cmp	r3, #0
   3c7f0:	beq	3c8fc <fputs@plt+0x2b764>
   3c7f4:	ldr	r1, [sp, #8]
   3c7f8:	str	r1, [sp, #4]
   3c7fc:	ldr	r1, [sp, #12]
   3c800:	str	r1, [sp]
   3c804:	ldr	r1, [pc, #608]	; 3ca6c <fputs@plt+0x2b8d4>
   3c808:	ldr	r0, [sp, #52]	; 0x34
   3c80c:	bl	35674 <fputs@plt+0x244dc>
   3c810:	mov	r3, #1
   3c814:	ldr	r2, [sp, #52]	; 0x34
   3c818:	strb	r3, [r2, #17]
   3c81c:	ldr	r3, [sp, #104]	; 0x68
   3c820:	ldr	r3, [r3, #24]
   3c824:	add	r3, r3, #1
   3c828:	ldr	r2, [sp, #104]	; 0x68
   3c82c:	str	r3, [r2, #24]
   3c830:	ldr	r3, [sp, #108]	; 0x6c
   3c834:	ldrsh	r3, [r3, #32]
   3c838:	ldr	r4, [sp, #20]
   3c83c:	adds	r2, r4, #0
   3c840:	movne	r2, #1
   3c844:	cmp	r3, #0
   3c848:	movlt	r2, #0
   3c84c:	cmp	r2, #0
   3c850:	beq	3c884 <fputs@plt+0x2b6ec>
   3c854:	cmp	r3, #63	; 0x3f
   3c858:	movge	r3, #63	; 0x3f
   3c85c:	mov	r2, #1
   3c860:	sub	lr, r3, #32
   3c864:	rsb	ip, r3, #32
   3c868:	lsl	r1, r2, lr
   3c86c:	orr	r1, r1, r2, lsr ip
   3c870:	lsl	r0, r2, r3
   3c874:	ldrd	r2, [r4, #56]	; 0x38
   3c878:	orr	r2, r2, r0
   3c87c:	orr	r3, r3, r1
   3c880:	strd	r2, [r4, #56]	; 0x38
   3c884:	ldr	r3, [sp, #108]	; 0x6c
   3c888:	ldr	r1, [r3, #12]
   3c88c:	ldr	r5, [sp, #60]	; 0x3c
   3c890:	mov	r0, r5
   3c894:	bl	23ba4 <fputs@plt+0x12a0c>
   3c898:	mov	r4, #0
   3c89c:	ldr	r3, [sp, #108]	; 0x6c
   3c8a0:	str	r4, [r3, #12]
   3c8a4:	ldr	r1, [r3, #16]
   3c8a8:	mov	r0, r5
   3c8ac:	bl	23ba4 <fputs@plt+0x12a0c>
   3c8b0:	ldr	r3, [sp, #108]	; 0x6c
   3c8b4:	str	r4, [r3, #16]
   3c8b8:	ldr	r3, [sp, #56]	; 0x38
   3c8bc:	cmp	r3, r4
   3c8c0:	movne	r3, #62	; 0x3e
   3c8c4:	moveq	r3, #152	; 0x98
   3c8c8:	ldr	r2, [sp, #108]	; 0x6c
   3c8cc:	strb	r3, [r2]
   3c8d0:	cmp	fp, #1
   3c8d4:	movne	r0, #2
   3c8d8:	bne	3c660 <fputs@plt+0x2b4c8>
   3c8dc:	b	3c6e0 <fputs@plt+0x2b548>
   3c8e0:	mov	r3, #97	; 0x61
   3c8e4:	ldr	r2, [sp, #108]	; 0x6c
   3c8e8:	strb	r3, [r2]
   3c8ec:	mov	r3, #0
   3c8f0:	str	r3, [r2, #44]	; 0x2c
   3c8f4:	mov	r0, #1
   3c8f8:	b	3c660 <fputs@plt+0x2b4c8>
   3c8fc:	ldr	r3, [sp, #12]
   3c900:	cmp	r3, #0
   3c904:	beq	3c920 <fputs@plt+0x2b788>
   3c908:	ldr	r1, [sp, #8]
   3c90c:	str	r1, [sp]
   3c910:	ldr	r1, [pc, #344]	; 3ca70 <fputs@plt+0x2b8d8>
   3c914:	ldr	r0, [sp, #52]	; 0x34
   3c918:	bl	35674 <fputs@plt+0x244dc>
   3c91c:	b	3c810 <fputs@plt+0x2b678>
   3c920:	ldr	r3, [sp, #8]
   3c924:	ldr	r1, [pc, #328]	; 3ca74 <fputs@plt+0x2b8dc>
   3c928:	ldr	r0, [sp, #52]	; 0x34
   3c92c:	bl	35674 <fputs@plt+0x244dc>
   3c930:	b	3c810 <fputs@plt+0x2b678>
   3c934:	ldr	r3, [sp, #52]	; 0x34
   3c938:	ldr	r0, [r3]
   3c93c:	ldr	r3, [r0, #296]	; 0x128
   3c940:	cmp	r3, #0
   3c944:	beq	3c6f0 <fputs@plt+0x2b558>
   3c948:	ldr	r1, [sp, #28]
   3c94c:	bl	19604 <fputs@plt+0x846c>
   3c950:	subs	r3, r0, #0
   3c954:	blt	3c6f0 <fputs@plt+0x2b558>
   3c958:	ldr	r2, [sp, #108]	; 0x6c
   3c95c:	ldrb	r2, [r2]
   3c960:	cmp	r2, #62	; 0x3e
   3c964:	beq	3c9ac <fputs@plt+0x2b814>
   3c968:	ldr	r2, [sp, #36]	; 0x24
   3c96c:	ldr	r1, [r2, #4]
   3c970:	ldr	r0, [r1]
   3c974:	cmp	r0, #0
   3c978:	ble	3c6f0 <fputs@plt+0x2b558>
   3c97c:	ldr	r2, [sp, #108]	; 0x6c
   3c980:	ldr	lr, [r2, #28]
   3c984:	ldr	r2, [r1, #52]	; 0x34
   3c988:	cmp	lr, r2
   3c98c:	movne	ip, r1
   3c990:	movne	r2, #0
   3c994:	bne	3ca04 <fputs@plt+0x2b86c>
   3c998:	mov	r2, #0
   3c99c:	add	r2, r2, r2, lsl #3
   3c9a0:	add	r2, r1, r2, lsl #3
   3c9a4:	ldr	r1, [r2, #24]
   3c9a8:	b	3c9b4 <fputs@plt+0x2b81c>
   3c9ac:	ldr	r2, [sp, #52]	; 0x34
   3c9b0:	ldr	r1, [r2, #420]	; 0x1a4
   3c9b4:	ldr	r2, [sp, #108]	; 0x6c
   3c9b8:	ldrsh	r2, [r2, #32]
   3c9bc:	cmp	r1, #0
   3c9c0:	beq	3c6f0 <fputs@plt+0x2b558>
   3c9c4:	cmp	r2, #0
   3c9c8:	blt	3ca14 <fputs@plt+0x2b87c>
   3c9cc:	ldr	r0, [r1, #4]
   3c9d0:	ldr	r2, [r0, r2, lsl #4]
   3c9d4:	ldr	r1, [r1]
   3c9d8:	ldr	r0, [sp, #52]	; 0x34
   3c9dc:	bl	3bfc8 <fputs@plt+0x2ae30>
   3c9e0:	cmp	r0, #2
   3c9e4:	moveq	r3, #101	; 0x65
   3c9e8:	ldreq	r2, [sp, #108]	; 0x6c
   3c9ec:	strbeq	r3, [r2]
   3c9f0:	b	3c6f0 <fputs@plt+0x2b558>
   3c9f4:	add	ip, ip, #72	; 0x48
   3c9f8:	ldr	r4, [ip, #52]	; 0x34
   3c9fc:	cmp	r4, lr
   3ca00:	beq	3c99c <fputs@plt+0x2b804>
   3ca04:	add	r2, r2, #1
   3ca08:	cmp	r2, r0
   3ca0c:	bne	3c9f4 <fputs@plt+0x2b85c>
   3ca10:	b	3c6f0 <fputs@plt+0x2b558>
   3ca14:	ldrsh	r2, [r1, #32]
   3ca18:	cmp	r2, #0
   3ca1c:	ldrge	r0, [r1, #4]
   3ca20:	ldrge	r2, [r0, r2, lsl #4]
   3ca24:	ldrlt	r2, [pc, #76]	; 3ca78 <fputs@plt+0x2b8e0>
   3ca28:	b	3c9d4 <fputs@plt+0x2b83c>
   3ca2c:	mov	r0, #1
   3ca30:	b	3c660 <fputs@plt+0x2b4c8>
   3ca34:	cmp	r5, #0
   3ca38:	addge	fp, fp, #1
   3ca3c:	mvnge	r4, #0
   3ca40:	blt	3c49c <fputs@plt+0x2b304>
   3ca44:	ldr	r3, [sp, #108]	; 0x6c
   3ca48:	mov	r2, #68	; 0x44
   3ca4c:	strb	r2, [r3, #1]
   3ca50:	b	3c554 <fputs@plt+0x2b3bc>
   3ca54:			; <UNDEFINED> instruction: 0x000857b0
   3ca58:			; <UNDEFINED> instruction: 0x000857b4
   3ca5c:			; <UNDEFINED> instruction: 0x000857b8
   3ca60:	andeq	lr, r7, r0, lsr #29
   3ca64:	muleq	r8, r8, r7
   3ca68:	andeq	r5, r8, r8, lsl #15
   3ca6c:	ldrdeq	r5, [r8], -r8
   3ca70:	andeq	r5, r8, r8, ror #15
   3ca74:	strdeq	r5, [r8], -r4
   3ca78:	andeq	r4, r8, r0, asr #23
   3ca7c:	ldr	r2, [r1, #4]
   3ca80:	tst	r2, #4
   3ca84:	bne	3cf50 <fputs@plt+0x2bdb8>
   3ca88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ca8c:	sub	sp, sp, #68	; 0x44
   3ca90:	mov	r4, r1
   3ca94:	mov	r5, r0
   3ca98:	ldr	r6, [r0, #24]
   3ca9c:	ldr	r7, [r6]
   3caa0:	orr	r3, r2, #4
   3caa4:	str	r3, [r1, #4]
   3caa8:	ldrb	r3, [r1]
   3caac:	cmp	r3, #119	; 0x77
   3cab0:	beq	3cb40 <fputs@plt+0x2b9a8>
   3cab4:	bls	3cb28 <fputs@plt+0x2b990>
   3cab8:	cmp	r3, #135	; 0x87
   3cabc:	beq	3cf10 <fputs@plt+0x2bd78>
   3cac0:	cmp	r3, #151	; 0x97
   3cac4:	beq	3cba4 <fputs@plt+0x2ba0c>
   3cac8:	cmp	r3, #122	; 0x7a
   3cacc:	bne	3cf24 <fputs@plt+0x2bd8c>
   3cad0:	mov	r3, #32
   3cad4:	ldr	r2, [pc, #1204]	; 3cf90 <fputs@plt+0x2bdf8>
   3cad8:	mov	r1, r6
   3cadc:	mov	r0, r7
   3cae0:	bl	35b48 <fputs@plt+0x249b0>
   3cae4:	ldr	r3, [r4, #16]
   3cae8:	ldrb	r2, [r3]
   3caec:	cmp	r2, #27
   3caf0:	ldr	r2, [r4, #12]
   3caf4:	ldreq	r2, [r2, #8]
   3caf8:	ldreq	r3, [r3, #8]
   3cafc:	moveq	r1, #0
   3cb00:	ldrne	r1, [r2, #8]
   3cb04:	ldrne	r2, [r3, #12]
   3cb08:	ldrne	r2, [r2, #8]
   3cb0c:	ldrne	r3, [r3, #16]
   3cb10:	ldrne	r3, [r3, #8]
   3cb14:	str	r4, [sp, #4]
   3cb18:	str	r6, [sp]
   3cb1c:	mov	r0, r7
   3cb20:	bl	3c0a0 <fputs@plt+0x2af08>
   3cb24:	b	3cf34 <fputs@plt+0x2bd9c>
   3cb28:	cmp	r3, #27
   3cb2c:	beq	3cb84 <fputs@plt+0x2b9ec>
   3cb30:	cmp	r3, #75	; 0x4b
   3cb34:	beq	3cb40 <fputs@plt+0x2b9a8>
   3cb38:	cmp	r3, #20
   3cb3c:	bne	3cf24 <fputs@plt+0x2bd8c>
   3cb40:	tst	r2, #2048	; 0x800
   3cb44:	beq	3cf24 <fputs@plt+0x2bd8c>
   3cb48:	ldr	r8, [r6, #20]
   3cb4c:	mov	r3, #52	; 0x34
   3cb50:	ldr	r2, [pc, #1084]	; 3cf94 <fputs@plt+0x2bdfc>
   3cb54:	mov	r1, r6
   3cb58:	mov	r0, r7
   3cb5c:	bl	35b48 <fputs@plt+0x249b0>
   3cb60:	ldr	r1, [r4, #20]
   3cb64:	mov	r0, r5
   3cb68:	bl	17780 <fputs@plt+0x65e8>
   3cb6c:	ldr	r3, [r6, #20]
   3cb70:	cmp	r8, r3
   3cb74:	ldrne	r3, [r4, #4]
   3cb78:	orrne	r3, r3, #32
   3cb7c:	strne	r3, [r4, #4]
   3cb80:	b	3cf24 <fputs@plt+0x2bd8c>
   3cb84:	ldr	r3, [r1, #8]
   3cb88:	str	r1, [sp, #4]
   3cb8c:	str	r6, [sp]
   3cb90:	mov	r2, #0
   3cb94:	mov	r1, r2
   3cb98:	mov	r0, r7
   3cb9c:	bl	3c0a0 <fputs@plt+0x2af08>
   3cba0:	b	3cf34 <fputs@plt+0x2bd9c>
   3cba4:	ldr	r9, [r1, #20]
   3cba8:	cmp	r9, #0
   3cbac:	ldrne	sl, [r9]
   3cbb0:	moveq	sl, #0
   3cbb4:	ldr	r3, [r7]
   3cbb8:	ldrb	fp, [r3, #66]	; 0x42
   3cbbc:	mov	r3, #16
   3cbc0:	ldr	r2, [pc, #976]	; 3cf98 <fputs@plt+0x2be00>
   3cbc4:	mov	r1, r6
   3cbc8:	mov	r0, r7
   3cbcc:	bl	35b48 <fputs@plt+0x249b0>
   3cbd0:	ldr	r3, [r4, #8]
   3cbd4:	mov	r8, r3
   3cbd8:	str	r3, [sp, #8]
   3cbdc:	mov	r0, r3
   3cbe0:	bl	1b3e0 <fputs@plt+0xa248>
   3cbe4:	str	r0, [sp, #12]
   3cbe8:	ldr	r0, [r7]
   3cbec:	mov	r3, #0
   3cbf0:	str	r3, [sp]
   3cbf4:	mov	r3, fp
   3cbf8:	mov	r2, sl
   3cbfc:	mov	r1, r8
   3cc00:	bl	24d7c <fputs@plt+0x13be4>
   3cc04:	subs	r8, r0, #0
   3cc08:	beq	3cc80 <fputs@plt+0x2bae8>
   3cc0c:	ldr	fp, [r8, #16]
   3cc10:	ldrh	r3, [r8, #2]
   3cc14:	tst	r3, #1024	; 0x400
   3cc18:	beq	3cc48 <fputs@plt+0x2bab0>
   3cc1c:	ldr	r3, [r4, #4]
   3cc20:	orr	r3, r3, #266240	; 0x41000
   3cc24:	str	r3, [r4, #4]
   3cc28:	cmp	sl, #2
   3cc2c:	beq	3ccc8 <fputs@plt+0x2bb30>
   3cc30:	ldr	r3, [r8, #20]
   3cc34:	ldrb	r3, [r3]
   3cc38:	cmp	r3, #117	; 0x75
   3cc3c:	moveq	r3, #8388608	; 0x800000
   3cc40:	movne	r3, #125829120	; 0x7800000
   3cc44:	str	r3, [r4, #28]
   3cc48:	ldr	r3, [r8, #20]
   3cc4c:	mov	r2, #0
   3cc50:	str	r2, [sp]
   3cc54:	mov	r1, #31
   3cc58:	mov	r0, r7
   3cc5c:	bl	3573c <fputs@plt+0x245a4>
   3cc60:	cmp	r0, #0
   3cc64:	beq	3cd5c <fputs@plt+0x2bbc4>
   3cc68:	cmp	r0, #1
   3cc6c:	beq	3cd3c <fputs@plt+0x2bba4>
   3cc70:	mov	r3, #101	; 0x65
   3cc74:	strb	r3, [r4]
   3cc78:	mov	r0, #1
   3cc7c:	b	3cf34 <fputs@plt+0x2bd9c>
   3cc80:	ldr	r0, [r7]
   3cc84:	mov	r3, #0
   3cc88:	str	r3, [sp]
   3cc8c:	mov	r3, fp
   3cc90:	mvn	r2, #1
   3cc94:	ldr	r1, [sp, #8]
   3cc98:	bl	24d7c <fputs@plt+0x13be4>
   3cc9c:	cmp	r0, #0
   3cca0:	beq	3ce20 <fputs@plt+0x2bc88>
   3cca4:	ldr	r3, [sp, #8]
   3cca8:	ldr	r2, [sp, #12]
   3ccac:	ldr	r1, [pc, #744]	; 3cf9c <fputs@plt+0x2be04>
   3ccb0:	mov	r0, r7
   3ccb4:	bl	35674 <fputs@plt+0x244dc>
   3ccb8:	ldr	r3, [r6, #24]
   3ccbc:	add	r3, r3, #1
   3ccc0:	str	r3, [r6, #24]
   3ccc4:	b	3ce30 <fputs@plt+0x2bc98>
   3ccc8:	ldr	r3, [r9, #4]
   3cccc:	ldr	r3, [r3, #20]
   3ccd0:	mov	r0, #0
   3ccd4:	ldr	r1, [pc, #708]	; 3cfa0 <fputs@plt+0x2be08>
   3ccd8:	strd	r0, [sp, #32]
   3ccdc:	ldrb	r2, [r3]
   3cce0:	cmp	r2, #133	; 0x85
   3cce4:	bne	3cf58 <fputs@plt+0x2bdc0>
   3cce8:	ldr	sl, [r3, #8]
   3ccec:	mov	r0, sl
   3ccf0:	bl	1b3e0 <fputs@plt+0xa248>
   3ccf4:	mov	r3, #1
   3ccf8:	mov	r2, r0
   3ccfc:	add	r1, sp, #32
   3cd00:	mov	r0, sl
   3cd04:	bl	13f48 <fputs@plt+0x2db0>
   3cd08:	vldr	d7, [sp, #32]
   3cd0c:	vldr	d6, [pc, #620]	; 3cf80 <fputs@plt+0x2bde8>
   3cd10:	vcmpe.f64	d7, d6
   3cd14:	vmrs	APSR_nzcv, fpscr
   3cd18:	bgt	3cf58 <fputs@plt+0x2bdc0>
   3cd1c:	vldr	d6, [pc, #612]	; 3cf88 <fputs@plt+0x2bdf0>
   3cd20:	vmul.f64	d7, d7, d6
   3cd24:	vcvt.s32.f64	s15, d7
   3cd28:	vmov	r3, s15
   3cd2c:	vstr	s15, [r4, #28]
   3cd30:	cmp	r3, #0
   3cd34:	bge	3cc48 <fputs@plt+0x2bab0>
   3cd38:	b	3cf60 <fputs@plt+0x2bdc8>
   3cd3c:	ldr	r2, [r8, #20]
   3cd40:	ldr	r1, [pc, #604]	; 3cfa4 <fputs@plt+0x2be0c>
   3cd44:	mov	r0, r7
   3cd48:	bl	35674 <fputs@plt+0x244dc>
   3cd4c:	ldr	r3, [r6, #24]
   3cd50:	add	r3, r3, #1
   3cd54:	str	r3, [r6, #24]
   3cd58:	b	3cc70 <fputs@plt+0x2bad8>
   3cd5c:	ldrh	r3, [r8, #2]
   3cd60:	tst	r3, #10240	; 0x2800
   3cd64:	ldrne	r3, [r4, #4]
   3cd68:	orrne	r3, r3, #524288	; 0x80000
   3cd6c:	strne	r3, [r4, #4]
   3cd70:	ldrh	r3, [r8, #2]
   3cd74:	tst	r3, #2048	; 0x800
   3cd78:	beq	3cdd4 <fputs@plt+0x2bc3c>
   3cd7c:	cmp	fp, #0
   3cd80:	beq	3ce68 <fputs@plt+0x2bcd0>
   3cd84:	ldrh	r3, [r6, #28]
   3cd88:	tst	r3, #1
   3cd8c:	beq	3cdec <fputs@plt+0x2bc54>
   3cd90:	ldrh	r3, [r6, #28]
   3cd94:	bic	r3, r3, #1
   3cd98:	strh	r3, [r6, #28]
   3cd9c:	mov	r1, r9
   3cda0:	mov	r0, r5
   3cda4:	bl	179e4 <fputs@plt+0x684c>
   3cda8:	mvn	r3, #102	; 0x66
   3cdac:	strb	r3, [r4]
   3cdb0:	mov	r3, #0
   3cdb4:	strb	r3, [r4, #38]	; 0x26
   3cdb8:	cmp	r6, r3
   3cdbc:	beq	3cefc <fputs@plt+0x2bd64>
   3cdc0:	mov	r7, r6
   3cdc4:	mov	r5, #0
   3cdc8:	ldr	sl, [pc, #472]	; 3cfa8 <fputs@plt+0x2be10>
   3cdcc:	add	r9, sp, #20
   3cdd0:	b	3ce98 <fputs@plt+0x2bd00>
   3cdd4:	mov	r3, #32
   3cdd8:	ldr	r2, [pc, #460]	; 3cfac <fputs@plt+0x2be14>
   3cddc:	mov	r1, r6
   3cde0:	mov	r0, r7
   3cde4:	bl	35b48 <fputs@plt+0x249b0>
   3cde8:	b	3cd7c <fputs@plt+0x2bbe4>
   3cdec:	ldr	r3, [sp, #8]
   3cdf0:	ldr	r2, [sp, #12]
   3cdf4:	ldr	r1, [pc, #436]	; 3cfb0 <fputs@plt+0x2be18>
   3cdf8:	mov	r0, r7
   3cdfc:	bl	35674 <fputs@plt+0x244dc>
   3ce00:	ldr	r3, [r6, #24]
   3ce04:	add	r3, r3, #1
   3ce08:	str	r3, [r6, #24]
   3ce0c:	mov	r1, r9
   3ce10:	mov	r0, r5
   3ce14:	bl	179e4 <fputs@plt+0x684c>
   3ce18:	mov	r0, #1
   3ce1c:	b	3cf34 <fputs@plt+0x2bd9c>
   3ce20:	ldr	r3, [r7]
   3ce24:	ldrb	r3, [r3, #149]	; 0x95
   3ce28:	cmp	r3, #0
   3ce2c:	beq	3ce44 <fputs@plt+0x2bcac>
   3ce30:	mov	r1, r9
   3ce34:	mov	r0, r5
   3ce38:	bl	179e4 <fputs@plt+0x684c>
   3ce3c:	mov	r0, #1
   3ce40:	b	3cf34 <fputs@plt+0x2bd9c>
   3ce44:	ldr	r3, [sp, #8]
   3ce48:	ldr	r2, [sp, #12]
   3ce4c:	ldr	r1, [pc, #352]	; 3cfb4 <fputs@plt+0x2be1c>
   3ce50:	mov	r0, r7
   3ce54:	bl	35674 <fputs@plt+0x244dc>
   3ce58:	ldr	r3, [r6, #24]
   3ce5c:	add	r3, r3, #1
   3ce60:	str	r3, [r6, #24]
   3ce64:	b	3ce30 <fputs@plt+0x2bc98>
   3ce68:	cmp	fp, #0
   3ce6c:	bne	3cd90 <fputs@plt+0x2bbf8>
   3ce70:	b	3ce30 <fputs@plt+0x2bc98>
   3ce74:	ldr	r3, [sp, #28]
   3ce78:	cmp	r3, #0
   3ce7c:	beq	3cedc <fputs@plt+0x2bd44>
   3ce80:	ldrb	r3, [r4, #38]	; 0x26
   3ce84:	add	r3, r3, #1
   3ce88:	strb	r3, [r4, #38]	; 0x26
   3ce8c:	ldr	r7, [r7, #16]
   3ce90:	cmp	r7, #0
   3ce94:	beq	3cefc <fputs@plt+0x2bd64>
   3ce98:	ldr	r3, [r7, #4]
   3ce9c:	str	r5, [sp, #32]
   3cea0:	str	r5, [sp, #40]	; 0x28
   3cea4:	str	r5, [sp, #44]	; 0x2c
   3cea8:	str	r5, [sp, #48]	; 0x30
   3ceac:	str	r5, [sp, #52]	; 0x34
   3ceb0:	str	sl, [sp, #36]	; 0x24
   3ceb4:	str	r9, [sp, #56]	; 0x38
   3ceb8:	str	r3, [sp, #20]
   3cebc:	str	r5, [sp, #24]
   3cec0:	str	r5, [sp, #28]
   3cec4:	ldr	r1, [r4, #20]
   3cec8:	add	r0, sp, #32
   3cecc:	bl	179e4 <fputs@plt+0x684c>
   3ced0:	ldr	r3, [sp, #24]
   3ced4:	cmp	r3, #0
   3ced8:	ble	3ce74 <fputs@plt+0x2bcdc>
   3cedc:	cmp	r7, #0
   3cee0:	beq	3cefc <fputs@plt+0x2bd64>
   3cee4:	ldrh	r3, [r8, #2]
   3cee8:	and	r3, r3, #4096	; 0x1000
   3ceec:	orr	r3, r3, #2
   3cef0:	ldrh	r2, [r7, #28]
   3cef4:	orr	r3, r3, r2
   3cef8:	strh	r3, [r7, #28]
   3cefc:	ldrh	r3, [r6, #28]
   3cf00:	orr	r3, r3, #1
   3cf04:	strh	r3, [r6, #28]
   3cf08:	mov	r0, #1
   3cf0c:	b	3cf34 <fputs@plt+0x2bd9c>
   3cf10:	mov	r3, #52	; 0x34
   3cf14:	ldr	r2, [pc, #156]	; 3cfb8 <fputs@plt+0x2be20>
   3cf18:	mov	r1, r6
   3cf1c:	mov	r0, r7
   3cf20:	bl	35b48 <fputs@plt+0x249b0>
   3cf24:	ldr	r0, [r7, #68]	; 0x44
   3cf28:	cmp	r0, #0
   3cf2c:	movne	r0, #2
   3cf30:	beq	3cf3c <fputs@plt+0x2bda4>
   3cf34:	add	sp, sp, #68	; 0x44
   3cf38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cf3c:	ldr	r3, [r7]
   3cf40:	ldrb	r3, [r3, #69]	; 0x45
   3cf44:	cmp	r3, #0
   3cf48:	movne	r0, #2
   3cf4c:	b	3cf34 <fputs@plt+0x2bd9c>
   3cf50:	mov	r0, #1
   3cf54:	bx	lr
   3cf58:	mvn	r3, #0
   3cf5c:	str	r3, [r4, #28]
   3cf60:	ldr	r1, [pc, #84]	; 3cfbc <fputs@plt+0x2be24>
   3cf64:	mov	r0, r7
   3cf68:	bl	35674 <fputs@plt+0x244dc>
   3cf6c:	ldr	r3, [r6, #24]
   3cf70:	add	r3, r3, #1
   3cf74:	str	r3, [r6, #24]
   3cf78:	b	3cc48 <fputs@plt+0x2bab0>
   3cf7c:	nop			; (mov r0, r0)
   3cf80:	andeq	r0, r0, r0
   3cf84:	svccc	0x00f00000	; IMB
   3cf88:	andeq	r0, r0, r0
   3cf8c:	movmi	r0, r0
   3cf90:	strdeq	r5, [r8], -ip
   3cf94:	andeq	r5, r8, r0, lsl r9
   3cf98:	andeq	r5, r8, r0, lsl r8
   3cf9c:	andeq	r5, r8, r0, ror #17
   3cfa0:	svclt	0x00f00000	; IMB
   3cfa4:	andeq	r5, r8, r4, ror #16
   3cfa8:	andeq	r8, r1, r8, ror #6
   3cfac:	andeq	r5, r8, r8, lsl #17
   3cfb0:	andeq	r5, r8, r4, lsr #17
   3cfb4:	andeq	r5, r8, r8, asr #17
   3cfb8:	andeq	r5, r8, ip, lsl r9
   3cfbc:	andeq	r5, r8, ip, lsl r8
   3cfc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cfc4:	sub	sp, sp, #36	; 0x24
   3cfc8:	subs	fp, r2, #0
   3cfcc:	beq	3d140 <fputs@plt+0x2bfa8>
   3cfd0:	str	r3, [sp, #8]
   3cfd4:	mov	r9, r1
   3cfd8:	str	r0, [sp, #16]
   3cfdc:	ldr	r3, [r1]
   3cfe0:	ldr	r3, [r3]
   3cfe4:	str	r3, [sp, #20]
   3cfe8:	ldr	r3, [r0]
   3cfec:	str	r3, [sp, #12]
   3cff0:	ldr	r6, [fp, #4]
   3cff4:	ldr	r3, [fp]
   3cff8:	cmp	r3, #0
   3cffc:	ble	3d128 <fputs@plt+0x2bf90>
   3d000:	add	r6, r6, #20
   3d004:	mov	r8, #0
   3d008:	b	3d04c <fputs@plt+0x2beb4>
   3d00c:	add	r1, sp, #28
   3d010:	mov	r0, r4
   3d014:	bl	17e40 <fputs@plt+0x6ca8>
   3d018:	cmp	r0, #0
   3d01c:	beq	3d0bc <fputs@plt+0x2bf24>
   3d020:	ldr	r3, [sp, #28]
   3d024:	sub	r2, r3, #1
   3d028:	ldr	r1, [pc, #288]	; 3d150 <fputs@plt+0x2bfb8>
   3d02c:	cmp	r2, r1
   3d030:	bhi	3d094 <fputs@plt+0x2befc>
   3d034:	strh	r3, [sl, #-4]
   3d038:	add	r8, r8, #1
   3d03c:	add	r6, r6, #20
   3d040:	ldr	r3, [fp]
   3d044:	cmp	r3, r8
   3d048:	ble	3d128 <fputs@plt+0x2bf90>
   3d04c:	mov	sl, r6
   3d050:	ldr	r7, [r6, #-20]	; 0xffffffec
   3d054:	mov	r0, r7
   3d058:	bl	17ae0 <fputs@plt+0x6948>
   3d05c:	mov	r4, r0
   3d060:	ldr	r3, [sp, #8]
   3d064:	ldrb	r3, [r3]
   3d068:	cmp	r3, #71	; 0x47
   3d06c:	beq	3d00c <fputs@plt+0x2be74>
   3d070:	mov	r2, r0
   3d074:	ldr	r1, [r9]
   3d078:	ldr	r0, [sp, #12]
   3d07c:	bl	17a68 <fputs@plt+0x68d0>
   3d080:	str	r0, [sp, #28]
   3d084:	cmp	r0, #0
   3d088:	strhgt	r0, [r6, #-4]
   3d08c:	bgt	3d038 <fputs@plt+0x2bea0>
   3d090:	b	3d00c <fputs@plt+0x2be74>
   3d094:	ldr	r3, [sp, #20]
   3d098:	str	r3, [sp]
   3d09c:	ldr	r3, [sp, #8]
   3d0a0:	add	r2, r8, #1
   3d0a4:	ldr	r1, [pc, #168]	; 3d154 <fputs@plt+0x2bfbc>
   3d0a8:	ldr	r0, [sp, #12]
   3d0ac:	bl	35674 <fputs@plt+0x244dc>
   3d0b0:	mov	r0, #1
   3d0b4:	add	sp, sp, #36	; 0x24
   3d0b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d0bc:	mov	r3, #0
   3d0c0:	strh	r3, [sl, #-4]
   3d0c4:	mov	r1, r7
   3d0c8:	ldr	r0, [sp, #16]
   3d0cc:	bl	35bc8 <fputs@plt+0x24a30>
   3d0d0:	cmp	r0, #0
   3d0d4:	bne	3d148 <fputs@plt+0x2bfb0>
   3d0d8:	ldr	r2, [r9]
   3d0dc:	ldr	r3, [r2]
   3d0e0:	cmp	r3, #0
   3d0e4:	ble	3d038 <fputs@plt+0x2bea0>
   3d0e8:	mov	r5, #0
   3d0ec:	mov	r4, #1
   3d0f0:	ldr	r3, [r2, #4]
   3d0f4:	mvn	r2, #0
   3d0f8:	ldr	r1, [r3, r5]
   3d0fc:	mov	r0, r7
   3d100:	bl	1d83c <fputs@plt+0xc6a4>
   3d104:	cmp	r0, #0
   3d108:	strheq	r4, [sl, #-4]
   3d10c:	ldr	r2, [r9]
   3d110:	add	r5, r5, #20
   3d114:	ldr	r1, [r2]
   3d118:	cmp	r1, r4
   3d11c:	add	r4, r4, #1
   3d120:	bgt	3d0f0 <fputs@plt+0x2bf58>
   3d124:	b	3d038 <fputs@plt+0x2bea0>
   3d128:	ldr	r3, [sp, #8]
   3d12c:	mov	r2, fp
   3d130:	mov	r1, r9
   3d134:	ldr	r0, [sp, #12]
   3d138:	bl	35a48 <fputs@plt+0x248b0>
   3d13c:	b	3d0b4 <fputs@plt+0x2bf1c>
   3d140:	mov	r0, #0
   3d144:	b	3d0b4 <fputs@plt+0x2bf1c>
   3d148:	mov	r0, #1
   3d14c:	b	3d0b4 <fputs@plt+0x2bf1c>
   3d150:	strdeq	pc, [r0], -lr
   3d154:	andeq	r5, r8, ip, ror #5
   3d158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d15c:	sub	sp, sp, #124	; 0x7c
   3d160:	str	r1, [sp, #16]
   3d164:	ldr	r3, [r1, #8]
   3d168:	tst	r3, #4
   3d16c:	movne	r0, #1
   3d170:	bne	3d9f4 <fputs@plt+0x2c85c>
   3d174:	ldr	r7, [r0, #24]
   3d178:	ldr	sl, [r0]
   3d17c:	ldr	r2, [sl]
   3d180:	str	r2, [sp, #12]
   3d184:	tst	r3, #32
   3d188:	beq	3d244 <fputs@plt+0x2c0ac>
   3d18c:	ldr	r3, [sp, #16]
   3d190:	ldr	r2, [r3, #48]	; 0x30
   3d194:	str	r2, [sp, #28]
   3d198:	adds	r2, r2, #0
   3d19c:	movne	r2, #1
   3d1a0:	str	r2, [sp, #24]
   3d1a4:	cmp	r3, #0
   3d1a8:	beq	3d5d8 <fputs@plt+0x2c440>
   3d1ac:	mov	fp, r3
   3d1b0:	mov	r3, #0
   3d1b4:	str	r3, [sp, #20]
   3d1b8:	ldr	r3, [fp, #8]
   3d1bc:	orr	r3, r3, #4
   3d1c0:	str	r3, [fp, #8]
   3d1c4:	mov	r2, #32
   3d1c8:	mov	r1, #0
   3d1cc:	add	r0, sp, #88	; 0x58
   3d1d0:	bl	10f64 <memset@plt>
   3d1d4:	str	sl, [sp, #88]	; 0x58
   3d1d8:	ldr	r1, [fp, #56]	; 0x38
   3d1dc:	add	r0, sp, #88	; 0x58
   3d1e0:	bl	35bc8 <fputs@plt+0x24a30>
   3d1e4:	cmp	r0, #0
   3d1e8:	bne	3d9e0 <fputs@plt+0x2c848>
   3d1ec:	ldr	r1, [fp, #60]	; 0x3c
   3d1f0:	add	r0, sp, #88	; 0x58
   3d1f4:	bl	35bc8 <fputs@plt+0x24a30>
   3d1f8:	subs	r3, r0, #0
   3d1fc:	str	r3, [sp, #8]
   3d200:	bne	3d9e8 <fputs@plt+0x2c850>
   3d204:	ldr	r3, [fp, #8]
   3d208:	tst	r3, #32768	; 0x8000
   3d20c:	beq	3d228 <fputs@plt+0x2c090>
   3d210:	ldr	r3, [fp, #28]
   3d214:	ldr	r3, [r3, #28]
   3d218:	ldr	r2, [fp, #44]	; 0x2c
   3d21c:	str	r2, [r3, #44]	; 0x2c
   3d220:	mov	r3, #0
   3d224:	str	r3, [fp, #44]	; 0x2c
   3d228:	ldr	r5, [fp, #28]
   3d22c:	ldr	r3, [r5]
   3d230:	cmp	r3, #0
   3d234:	ble	3d384 <fputs@plt+0x2c1ec>
   3d238:	ldr	r6, [sp, #8]
   3d23c:	mov	r8, #0
   3d240:	b	3d2b8 <fputs@plt+0x2c120>
   3d244:	mov	r2, r7
   3d248:	mov	r0, sl
   3d24c:	bl	1be8c <fputs@plt+0xacf4>
   3d250:	ldr	r3, [sl, #68]	; 0x44
   3d254:	cmp	r3, #0
   3d258:	movne	r0, #2
   3d25c:	bne	3d9f4 <fputs@plt+0x2c85c>
   3d260:	ldr	r3, [sp, #12]
   3d264:	ldrb	r0, [r3, #69]	; 0x45
   3d268:	cmp	r0, #0
   3d26c:	movne	r0, #2
   3d270:	moveq	r0, #1
   3d274:	b	3d9f4 <fputs@plt+0x2c85c>
   3d278:	ldr	r4, [sp, #8]
   3d27c:	b	3d2f4 <fputs@plt+0x2c15c>
   3d280:	add	r3, r6, r6, lsl #3
   3d284:	add	r5, r5, r3, lsl #3
   3d288:	ldrb	r3, [r5, #45]	; 0x2d
   3d28c:	bic	r3, r3, #8
   3d290:	cmp	r4, #0
   3d294:	movne	r4, #8
   3d298:	moveq	r4, #0
   3d29c:	orr	r4, r4, r3
   3d2a0:	strb	r4, [r5, #45]	; 0x2d
   3d2a4:	add	r6, r6, #1
   3d2a8:	ldr	r5, [fp, #28]
   3d2ac:	ldr	r3, [r5]
   3d2b0:	cmp	r3, r6
   3d2b4:	ble	3d384 <fputs@plt+0x2c1ec>
   3d2b8:	add	r3, r6, r6, lsl #3
   3d2bc:	add	r3, r5, r3, lsl #3
   3d2c0:	ldr	r3, [r3, #28]
   3d2c4:	cmp	r3, #0
   3d2c8:	beq	3d2a4 <fputs@plt+0x2c10c>
   3d2cc:	ldr	r9, [sl, #496]	; 0x1f0
   3d2d0:	cmp	r7, #0
   3d2d4:	beq	3d278 <fputs@plt+0x2c0e0>
   3d2d8:	ldr	r4, [sp, #8]
   3d2dc:	mov	r3, r7
   3d2e0:	ldr	r2, [r3, #20]
   3d2e4:	add	r4, r4, r2
   3d2e8:	ldr	r3, [r3, #16]
   3d2ec:	cmp	r3, #0
   3d2f0:	bne	3d2e0 <fputs@plt+0x2c148>
   3d2f4:	add	r3, r6, r6, lsl #3
   3d2f8:	add	r3, r5, r3, lsl #3
   3d2fc:	ldr	r3, [r3, #16]
   3d300:	cmp	r3, #0
   3d304:	strne	r3, [sl, #496]	; 0x1f0
   3d308:	add	r3, r6, r6, lsl #3
   3d30c:	add	r3, r5, r3, lsl #3
   3d310:	ldr	r1, [r3, #28]
   3d314:	str	r8, [sp, #68]	; 0x44
   3d318:	str	r8, [sp, #72]	; 0x48
   3d31c:	str	r8, [sp, #76]	; 0x4c
   3d320:	ldr	r3, [pc, #1804]	; 3da34 <fputs@plt+0x2c89c>
   3d324:	str	r3, [sp, #60]	; 0x3c
   3d328:	ldr	r3, [pc, #1800]	; 3da38 <fputs@plt+0x2c8a0>
   3d32c:	str	r3, [sp, #64]	; 0x40
   3d330:	str	sl, [sp, #56]	; 0x38
   3d334:	str	r7, [sp, #80]	; 0x50
   3d338:	add	r0, sp, #56	; 0x38
   3d33c:	bl	17780 <fputs@plt+0x65e8>
   3d340:	str	r9, [sl, #496]	; 0x1f0
   3d344:	ldr	r3, [sl, #68]	; 0x44
   3d348:	cmp	r3, #0
   3d34c:	bne	3d9f0 <fputs@plt+0x2c858>
   3d350:	ldr	r3, [sp, #12]
   3d354:	ldrb	r3, [r3, #69]	; 0x45
   3d358:	cmp	r3, #0
   3d35c:	bne	3d9fc <fputs@plt+0x2c864>
   3d360:	cmp	r7, #0
   3d364:	beq	3d280 <fputs@plt+0x2c0e8>
   3d368:	mov	r3, r7
   3d36c:	ldr	r2, [r3, #20]
   3d370:	sub	r4, r4, r2
   3d374:	ldr	r3, [r3, #16]
   3d378:	cmp	r3, #0
   3d37c:	bne	3d36c <fputs@plt+0x2c1d4>
   3d380:	b	3d280 <fputs@plt+0x2c0e8>
   3d384:	mov	r3, #1
   3d388:	strh	r3, [sp, #116]	; 0x74
   3d38c:	ldr	r3, [fp, #28]
   3d390:	str	r3, [sp, #92]	; 0x5c
   3d394:	str	r7, [sp, #104]	; 0x68
   3d398:	ldr	r1, [fp]
   3d39c:	add	r0, sp, #88	; 0x58
   3d3a0:	bl	35ce8 <fputs@plt+0x24b50>
   3d3a4:	cmp	r0, #0
   3d3a8:	bne	3da04 <fputs@plt+0x2c86c>
   3d3ac:	ldr	r5, [fp, #36]	; 0x24
   3d3b0:	cmp	r5, #0
   3d3b4:	beq	3d500 <fputs@plt+0x2c368>
   3d3b8:	ldrh	r3, [sp, #116]	; 0x74
   3d3bc:	and	r3, r3, #4096	; 0x1000
   3d3c0:	orr	r3, r3, #8
   3d3c4:	ldr	r2, [fp, #8]
   3d3c8:	orr	r3, r2, r3
   3d3cc:	str	r3, [fp, #8]
   3d3d0:	ldr	r1, [fp, #40]	; 0x28
   3d3d4:	clz	r3, r5
   3d3d8:	lsr	r3, r3, #5
   3d3dc:	cmp	r1, #0
   3d3e0:	moveq	r3, #0
   3d3e4:	cmp	r3, #0
   3d3e8:	bne	3d518 <fputs@plt+0x2c380>
   3d3ec:	ldr	r3, [fp]
   3d3f0:	str	r3, [sp, #96]	; 0x60
   3d3f4:	add	r0, sp, #88	; 0x58
   3d3f8:	bl	35bc8 <fputs@plt+0x24a30>
   3d3fc:	cmp	r0, #0
   3d400:	bne	3da0c <fputs@plt+0x2c874>
   3d404:	ldr	r1, [fp, #32]
   3d408:	add	r0, sp, #88	; 0x58
   3d40c:	bl	35bc8 <fputs@plt+0x24a30>
   3d410:	subs	r4, r0, #0
   3d414:	bne	3da14 <fputs@plt+0x2c87c>
   3d418:	ldr	r2, [fp, #28]
   3d41c:	ldr	r3, [r2]
   3d420:	cmp	r3, #0
   3d424:	bgt	3d540 <fputs@plt+0x2c3a8>
   3d428:	mov	r3, #0
   3d42c:	str	r3, [sp, #104]	; 0x68
   3d430:	ldrh	r3, [sp, #116]	; 0x74
   3d434:	orr	r3, r3, #1
   3d438:	strh	r3, [sp, #116]	; 0x74
   3d43c:	ldr	r3, [fp, #8]
   3d440:	tst	r3, #32768	; 0x8000
   3d444:	beq	3d460 <fputs@plt+0x2c2c8>
   3d448:	ldr	r3, [fp, #28]
   3d44c:	ldr	r3, [r3, #28]
   3d450:	ldr	r2, [r3, #44]	; 0x2c
   3d454:	str	r2, [fp, #44]	; 0x2c
   3d458:	mov	r2, #0
   3d45c:	str	r2, [r3, #44]	; 0x2c
   3d460:	ldr	r3, [sp, #24]
   3d464:	ldr	r2, [sp, #20]
   3d468:	cmp	r3, r2
   3d46c:	ble	3d578 <fputs@plt+0x2c3e0>
   3d470:	ldr	r4, [sp, #12]
   3d474:	ldrb	r3, [r4, #69]	; 0x45
   3d478:	cmp	r3, #0
   3d47c:	bne	3da1c <fputs@plt+0x2c884>
   3d480:	cmp	r5, #0
   3d484:	beq	3d59c <fputs@plt+0x2c404>
   3d488:	ldr	r3, [pc, #1452]	; 3da3c <fputs@plt+0x2c8a4>
   3d48c:	mov	r2, r5
   3d490:	mov	r1, fp
   3d494:	add	r0, sp, #88	; 0x58
   3d498:	bl	3cfc0 <fputs@plt+0x2be28>
   3d49c:	cmp	r0, #0
   3d4a0:	bne	3da24 <fputs@plt+0x2c88c>
   3d4a4:	ldrb	r3, [r4, #69]	; 0x45
   3d4a8:	cmp	r3, #0
   3d4ac:	bne	3da2c <fputs@plt+0x2c894>
   3d4b0:	ldr	r3, [r5, #4]
   3d4b4:	ldr	r1, [r5]
   3d4b8:	cmp	r1, #0
   3d4bc:	ble	3d59c <fputs@plt+0x2c404>
   3d4c0:	ldr	r2, [r3]
   3d4c4:	ldr	r2, [r2, #4]
   3d4c8:	tst	r2, #2
   3d4cc:	bne	3d4ec <fputs@plt+0x2c354>
   3d4d0:	add	r0, r0, #1
   3d4d4:	cmp	r0, r1
   3d4d8:	beq	3d59c <fputs@plt+0x2c404>
   3d4dc:	ldr	r2, [r3, #20]!
   3d4e0:	ldr	r2, [r2, #4]
   3d4e4:	tst	r2, #2
   3d4e8:	beq	3d4d0 <fputs@plt+0x2c338>
   3d4ec:	ldr	r1, [pc, #1356]	; 3da40 <fputs@plt+0x2c8a8>
   3d4f0:	mov	r0, sl
   3d4f4:	bl	35674 <fputs@plt+0x244dc>
   3d4f8:	mov	r0, #2
   3d4fc:	b	3d9f4 <fputs@plt+0x2c85c>
   3d500:	ldrh	r3, [sp, #116]	; 0x74
   3d504:	tst	r3, #2
   3d508:	biceq	r3, r3, #1
   3d50c:	strheq	r3, [sp, #116]	; 0x74
   3d510:	beq	3d3d0 <fputs@plt+0x2c238>
   3d514:	b	3d3b8 <fputs@plt+0x2c220>
   3d518:	ldr	r1, [pc, #1316]	; 3da44 <fputs@plt+0x2c8ac>
   3d51c:	mov	r0, sl
   3d520:	bl	35674 <fputs@plt+0x244dc>
   3d524:	mov	r0, #2
   3d528:	b	3d9f4 <fputs@plt+0x2c85c>
   3d52c:	add	r4, r4, #1
   3d530:	ldr	r2, [fp, #28]
   3d534:	ldr	r3, [r2]
   3d538:	cmp	r3, r4
   3d53c:	ble	3d428 <fputs@plt+0x2c290>
   3d540:	add	r3, r4, r4, lsl #3
   3d544:	add	r3, r2, r3, lsl #3
   3d548:	ldrb	r3, [r3, #45]	; 0x2d
   3d54c:	tst	r3, #4
   3d550:	beq	3d52c <fputs@plt+0x2c394>
   3d554:	add	r3, r4, #1
   3d558:	add	r3, r3, r3, lsl #3
   3d55c:	ldr	r1, [r2, r3, lsl #3]
   3d560:	add	r0, sp, #88	; 0x58
   3d564:	bl	35ce8 <fputs@plt+0x24b50>
   3d568:	cmp	r0, #0
   3d56c:	beq	3d52c <fputs@plt+0x2c394>
   3d570:	mov	r0, #2
   3d574:	b	3d9f4 <fputs@plt+0x2c85c>
   3d578:	ldr	r3, [pc, #1224]	; 3da48 <fputs@plt+0x2c8b0>
   3d57c:	ldr	r2, [fp, #44]	; 0x2c
   3d580:	mov	r1, fp
   3d584:	add	r0, sp, #88	; 0x58
   3d588:	bl	3cfc0 <fputs@plt+0x2be28>
   3d58c:	cmp	r0, #0
   3d590:	beq	3d470 <fputs@plt+0x2c2d8>
   3d594:	mov	r0, #2
   3d598:	b	3d9f4 <fputs@plt+0x2c85c>
   3d59c:	ldr	r3, [fp, #52]	; 0x34
   3d5a0:	cmp	r3, #0
   3d5a4:	beq	3d5c0 <fputs@plt+0x2c428>
   3d5a8:	ldr	r1, [fp]
   3d5ac:	ldr	r2, [r3]
   3d5b0:	ldr	r1, [r1]
   3d5b4:	ldr	r2, [r2]
   3d5b8:	cmp	r1, r2
   3d5bc:	bne	3d694 <fputs@plt+0x2c4fc>
   3d5c0:	ldr	fp, [fp, #48]	; 0x30
   3d5c4:	ldr	r3, [sp, #20]
   3d5c8:	add	r3, r3, #1
   3d5cc:	str	r3, [sp, #20]
   3d5d0:	cmp	fp, #0
   3d5d4:	bne	3d1b8 <fputs@plt+0x2c020>
   3d5d8:	ldr	r3, [sp, #28]
   3d5dc:	cmp	r3, #0
   3d5e0:	moveq	r0, #1
   3d5e4:	beq	3d9f4 <fputs@plt+0x2c85c>
   3d5e8:	ldr	r3, [sp, #16]
   3d5ec:	ldr	r6, [r3, #44]	; 0x2c
   3d5f0:	cmp	r6, #0
   3d5f4:	beq	3d9d8 <fputs@plt+0x2c840>
   3d5f8:	ldr	r3, [sl]
   3d5fc:	mov	r2, r3
   3d600:	str	r3, [sp, #12]
   3d604:	ldr	r3, [r6]
   3d608:	ldr	r2, [r2, #100]	; 0x64
   3d60c:	cmp	r3, r2
   3d610:	bgt	3d6d4 <fputs@plt+0x2c53c>
   3d614:	cmp	r3, #0
   3d618:	movgt	r3, #0
   3d61c:	movgt	r1, r3
   3d620:	ble	3d64c <fputs@plt+0x2c4b4>
   3d624:	ldr	r2, [r6, #4]
   3d628:	add	r2, r2, r3
   3d62c:	ldrb	r0, [r2, #13]
   3d630:	bic	r0, r0, #1
   3d634:	strb	r0, [r2, #13]
   3d638:	add	r1, r1, #1
   3d63c:	add	r3, r3, #20
   3d640:	ldr	r2, [r6]
   3d644:	cmp	r1, r2
   3d648:	blt	3d624 <fputs@plt+0x2c48c>
   3d64c:	mov	r3, #0
   3d650:	ldr	r2, [sp, #16]
   3d654:	str	r3, [r2, #52]	; 0x34
   3d658:	ldr	r3, [r2, #48]	; 0x30
   3d65c:	cmp	r3, #0
   3d660:	beq	3d67c <fputs@plt+0x2c4e4>
   3d664:	str	r2, [r3, #52]	; 0x34
   3d668:	ldr	r2, [r2, #48]	; 0x30
   3d66c:	ldr	r3, [r2, #48]	; 0x30
   3d670:	cmp	r3, #0
   3d674:	bne	3d664 <fputs@plt+0x2c4cc>
   3d678:	str	r2, [sp, #16]
   3d67c:	ldr	r3, [sp, #16]
   3d680:	cmp	r3, #0
   3d684:	beq	3d980 <fputs@plt+0x2c7e8>
   3d688:	mvn	fp, #0
   3d68c:	str	sl, [sp, #24]
   3d690:	b	3d94c <fputs@plt+0x2c7b4>
   3d694:	ldr	r2, [r3, #8]
   3d698:	tst	r2, #256	; 0x100
   3d69c:	beq	3d6b4 <fputs@plt+0x2c51c>
   3d6a0:	ldr	r1, [pc, #932]	; 3da4c <fputs@plt+0x2c8b4>
   3d6a4:	mov	r0, sl
   3d6a8:	bl	35674 <fputs@plt+0x244dc>
   3d6ac:	mov	r0, #2
   3d6b0:	b	3d9f4 <fputs@plt+0x2c85c>
   3d6b4:	ldrb	r0, [r3, #4]
   3d6b8:	bl	19754 <fputs@plt+0x85bc>
   3d6bc:	mov	r2, r0
   3d6c0:	ldr	r1, [pc, #904]	; 3da50 <fputs@plt+0x2c8b8>
   3d6c4:	mov	r0, sl
   3d6c8:	bl	35674 <fputs@plt+0x244dc>
   3d6cc:	mov	r0, #2
   3d6d0:	b	3d9f4 <fputs@plt+0x2c85c>
   3d6d4:	ldr	r1, [pc, #888]	; 3da54 <fputs@plt+0x2c8bc>
   3d6d8:	mov	r0, sl
   3d6dc:	bl	35674 <fputs@plt+0x244dc>
   3d6e0:	b	3d708 <fputs@plt+0x2c570>
   3d6e4:	ldr	sl, [sp, #24]
   3d6e8:	ldr	r3, [sp, #28]
   3d6ec:	ldr	r3, [r3]
   3d6f0:	str	r3, [sp]
   3d6f4:	ldr	r3, [pc, #844]	; 3da48 <fputs@plt+0x2c8b0>
   3d6f8:	add	r2, r5, #1
   3d6fc:	ldr	r1, [pc, #852]	; 3da58 <fputs@plt+0x2c8c0>
   3d700:	mov	r0, sl
   3d704:	bl	35674 <fputs@plt+0x244dc>
   3d708:	mov	r0, #2
   3d70c:	b	3d9f4 <fputs@plt+0x2c85c>
   3d710:	ldr	r2, [sp, #8]
   3d714:	ldr	r1, [sp, #28]
   3d718:	ldr	r0, [sp, #24]
   3d71c:	bl	17a68 <fputs@plt+0x68d0>
   3d720:	mov	r9, r0
   3d724:	str	r0, [sp, #52]	; 0x34
   3d728:	cmp	r0, #0
   3d72c:	beq	3d748 <fputs@plt+0x2c5b0>
   3d730:	ldr	r3, [sp, #52]	; 0x34
   3d734:	cmp	r3, #0
   3d738:	movle	r3, #1
   3d73c:	strle	r3, [sp, #36]	; 0x24
   3d740:	ble	3d878 <fputs@plt+0x2c6e0>
   3d744:	b	3d8dc <fputs@plt+0x2c744>
   3d748:	mov	r2, #0
   3d74c:	ldr	r1, [sp, #8]
   3d750:	ldr	r7, [sp, #12]
   3d754:	mov	r0, r7
   3d758:	bl	20f5c <fputs@plt+0xfdc4>
   3d75c:	str	r0, [sp, #32]
   3d760:	ldrb	r3, [r7, #69]	; 0x45
   3d764:	cmp	r3, #0
   3d768:	bne	3d82c <fputs@plt+0x2c694>
   3d76c:	ldr	r7, [sp, #16]
   3d770:	ldr	r8, [r7]
   3d774:	mov	r2, #32
   3d778:	mov	r1, #0
   3d77c:	add	r0, sp, #56	; 0x38
   3d780:	bl	10f64 <memset@plt>
   3d784:	ldr	r2, [sp, #24]
   3d788:	str	r2, [sp, #56]	; 0x38
   3d78c:	ldr	r3, [r7, #28]
   3d790:	str	r3, [sp, #60]	; 0x3c
   3d794:	str	r8, [sp, #64]	; 0x40
   3d798:	mov	r3, #1
   3d79c:	strh	r3, [sp, #84]	; 0x54
   3d7a0:	ldr	r7, [r2]
   3d7a4:	ldrb	r3, [r7, #73]	; 0x49
   3d7a8:	str	r3, [sp, #40]	; 0x28
   3d7ac:	mov	r2, #1
   3d7b0:	strb	r2, [r7, #73]	; 0x49
   3d7b4:	ldr	r1, [sp, #32]
   3d7b8:	add	r0, sp, #56	; 0x38
   3d7bc:	bl	35bc8 <fputs@plt+0x24a30>
   3d7c0:	ldrb	r3, [sp, #40]	; 0x28
   3d7c4:	strb	r3, [r7, #73]	; 0x49
   3d7c8:	subs	r7, r0, #0
   3d7cc:	movne	r7, r9
   3d7d0:	bne	3d828 <fputs@plt+0x2c690>
   3d7d4:	ldr	r3, [r8]
   3d7d8:	str	r3, [sp, #44]	; 0x2c
   3d7dc:	cmp	r3, #0
   3d7e0:	ble	3d828 <fputs@plt+0x2c690>
   3d7e4:	ldr	r3, [r8, #4]
   3d7e8:	str	r3, [sp, #40]	; 0x28
   3d7ec:	mov	r8, r7
   3d7f0:	mov	r2, fp
   3d7f4:	ldr	r1, [sp, #32]
   3d7f8:	ldr	r3, [sp, #40]	; 0x28
   3d7fc:	ldr	r0, [r3, r9]
   3d800:	bl	1d83c <fputs@plt+0xc6a4>
   3d804:	cmp	r0, #1
   3d808:	ble	3d824 <fputs@plt+0x2c68c>
   3d80c:	add	r8, r8, #1
   3d810:	add	r9, r9, #20
   3d814:	ldr	r3, [sp, #44]	; 0x2c
   3d818:	cmp	r8, r3
   3d81c:	bne	3d7f0 <fputs@plt+0x2c658>
   3d820:	b	3d828 <fputs@plt+0x2c690>
   3d824:	add	r7, r8, #1
   3d828:	str	r7, [sp, #52]	; 0x34
   3d82c:	ldr	r1, [sp, #32]
   3d830:	ldr	r0, [sp, #12]
   3d834:	bl	23ba4 <fputs@plt+0x12a0c>
   3d838:	b	3d730 <fputs@plt+0x2c598>
   3d83c:	mov	r2, r3
   3d840:	ldr	r3, [r2, #12]
   3d844:	ldrb	r1, [r3]
   3d848:	cmp	r1, #95	; 0x5f
   3d84c:	beq	3d83c <fputs@plt+0x2c6a4>
   3d850:	str	r0, [r2, #12]
   3d854:	ldr	r1, [sp, #8]
   3d858:	ldr	r0, [sp, #12]
   3d85c:	bl	23ba4 <fputs@plt+0x12a0c>
   3d860:	ldr	r3, [sp, #52]	; 0x34
   3d864:	ldr	r2, [sp, #20]
   3d868:	strh	r3, [r2, #-4]
   3d86c:	ldrb	r3, [r4, #13]
   3d870:	orr	r3, r3, #1
   3d874:	strb	r3, [r4, #13]
   3d878:	add	r5, r5, #1
   3d87c:	add	sl, sl, #20
   3d880:	ldr	r3, [r6]
   3d884:	cmp	r5, r3
   3d888:	bge	3d928 <fputs@plt+0x2c790>
   3d88c:	sub	r4, sl, #20
   3d890:	str	fp, [sp, #52]	; 0x34
   3d894:	ldrb	r3, [r4, #13]
   3d898:	tst	r3, #1
   3d89c:	bne	3d878 <fputs@plt+0x2c6e0>
   3d8a0:	str	sl, [sp, #20]
   3d8a4:	ldr	r0, [sl, #-20]	; 0xffffffec
   3d8a8:	bl	17ae0 <fputs@plt+0x6948>
   3d8ac:	str	r0, [sp, #8]
   3d8b0:	add	r1, sp, #52	; 0x34
   3d8b4:	bl	17e40 <fputs@plt+0x6ca8>
   3d8b8:	cmp	r0, #0
   3d8bc:	beq	3d710 <fputs@plt+0x2c578>
   3d8c0:	ldr	r3, [sp, #52]	; 0x34
   3d8c4:	cmp	r3, #0
   3d8c8:	ble	3d6e4 <fputs@plt+0x2c54c>
   3d8cc:	ldr	r2, [sp, #28]
   3d8d0:	ldr	r2, [r2]
   3d8d4:	cmp	r3, r2
   3d8d8:	bgt	3d6e4 <fputs@plt+0x2c54c>
   3d8dc:	mov	r2, #0
   3d8e0:	mov	r1, #132	; 0x84
   3d8e4:	ldr	r0, [sp, #12]
   3d8e8:	bl	1d33c <fputs@plt+0xc1a4>
   3d8ec:	cmp	r0, #0
   3d8f0:	beq	3d708 <fputs@plt+0x2c570>
   3d8f4:	ldr	r3, [r0, #4]
   3d8f8:	orr	r3, r3, #1024	; 0x400
   3d8fc:	str	r3, [r0, #4]
   3d900:	ldr	r3, [sp, #52]	; 0x34
   3d904:	str	r3, [r0, #8]
   3d908:	ldr	r3, [sp, #20]
   3d90c:	ldr	r2, [r3, #-20]	; 0xffffffec
   3d910:	ldr	r3, [sp, #8]
   3d914:	cmp	r3, r2
   3d918:	bne	3d840 <fputs@plt+0x2c6a8>
   3d91c:	ldr	r3, [sp, #20]
   3d920:	str	r0, [r3, #-20]	; 0xffffffec
   3d924:	b	3d854 <fputs@plt+0x2c6bc>
   3d928:	ldr	r3, [sp, #16]
   3d92c:	ldr	r3, [r3, #52]	; 0x34
   3d930:	str	r3, [sp, #16]
   3d934:	ldr	r2, [sp, #36]	; 0x24
   3d938:	cmp	r3, #0
   3d93c:	moveq	r2, #0
   3d940:	andne	r2, r2, #1
   3d944:	cmp	r2, #0
   3d948:	beq	3d97c <fputs@plt+0x2c7e4>
   3d94c:	ldr	r3, [sp, #16]
   3d950:	ldr	r3, [r3]
   3d954:	str	r3, [sp, #28]
   3d958:	ldr	r3, [r6, #4]
   3d95c:	ldr	r2, [r6]
   3d960:	cmp	r2, #0
   3d964:	ble	3d9d8 <fputs@plt+0x2c840>
   3d968:	add	sl, r3, #20
   3d96c:	mov	r3, #0
   3d970:	str	r3, [sp, #36]	; 0x24
   3d974:	mov	r5, r3
   3d978:	b	3d88c <fputs@plt+0x2c6f4>
   3d97c:	ldr	sl, [sp, #24]
   3d980:	ldr	r1, [r6]
   3d984:	cmp	r1, #0
   3d988:	ble	3d9d8 <fputs@plt+0x2c840>
   3d98c:	ldr	r3, [r6, #4]
   3d990:	ldrb	r2, [r3, #13]
   3d994:	tst	r2, #1
   3d998:	addne	r3, r3, #20
   3d99c:	movne	r2, #0
   3d9a0:	bne	3d9cc <fputs@plt+0x2c834>
   3d9a4:	mov	r2, #0
   3d9a8:	add	r2, r2, #1
   3d9ac:	ldr	r1, [pc, #168]	; 3da5c <fputs@plt+0x2c8c4>
   3d9b0:	mov	r0, sl
   3d9b4:	bl	35674 <fputs@plt+0x244dc>
   3d9b8:	b	3d708 <fputs@plt+0x2c570>
   3d9bc:	ldrb	r0, [r3, #13]
   3d9c0:	add	r3, r3, #20
   3d9c4:	tst	r0, #1
   3d9c8:	beq	3d9a8 <fputs@plt+0x2c810>
   3d9cc:	add	r2, r2, #1
   3d9d0:	cmp	r1, r2
   3d9d4:	bne	3d9bc <fputs@plt+0x2c824>
   3d9d8:	mov	r0, #1
   3d9dc:	b	3d9f4 <fputs@plt+0x2c85c>
   3d9e0:	mov	r0, #2
   3d9e4:	b	3d9f4 <fputs@plt+0x2c85c>
   3d9e8:	mov	r0, #2
   3d9ec:	b	3d9f4 <fputs@plt+0x2c85c>
   3d9f0:	mov	r0, #2
   3d9f4:	add	sp, sp, #124	; 0x7c
   3d9f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d9fc:	mov	r0, #2
   3da00:	b	3d9f4 <fputs@plt+0x2c85c>
   3da04:	mov	r0, #2
   3da08:	b	3d9f4 <fputs@plt+0x2c85c>
   3da0c:	mov	r0, #2
   3da10:	b	3d9f4 <fputs@plt+0x2c85c>
   3da14:	mov	r0, #2
   3da18:	b	3d9f4 <fputs@plt+0x2c85c>
   3da1c:	mov	r0, #2
   3da20:	b	3d9f4 <fputs@plt+0x2c85c>
   3da24:	mov	r0, #2
   3da28:	b	3d9f4 <fputs@plt+0x2c85c>
   3da2c:	mov	r0, #2
   3da30:	b	3d9f4 <fputs@plt+0x2c85c>
   3da34:	andeq	ip, r3, ip, ror sl
   3da38:	andeq	sp, r3, r8, asr r1
   3da3c:	andeq	r5, r8, ip, asr r9
   3da40:	andeq	r5, r8, r4, ror #18
   3da44:	andeq	r5, r8, r8, lsr #18
   3da48:	andeq	r5, r8, r4, asr r9
   3da4c:	andeq	r5, r8, r0, lsr #19
   3da50:	ldrdeq	r5, [r8], -r0
   3da54:	andeq	r5, r8, r4, lsr #20
   3da58:	andeq	r5, r8, ip, ror #5
   3da5c:	andeq	r5, r8, r8, asr #20
   3da60:	push	{r1, r2, r3}
   3da64:	push	{r4, lr}
   3da68:	sub	sp, sp, #12
   3da6c:	mov	r4, r0
   3da70:	ldr	r1, [r0, #44]	; 0x2c
   3da74:	ldr	r0, [r0]
   3da78:	bl	1fc00 <fputs@plt+0xea68>
   3da7c:	add	r2, sp, #24
   3da80:	str	r2, [sp, #4]
   3da84:	ldr	r1, [sp, #20]
   3da88:	ldr	r0, [r4]
   3da8c:	bl	35198 <fputs@plt+0x24000>
   3da90:	str	r0, [r4, #44]	; 0x2c
   3da94:	add	sp, sp, #12
   3da98:	pop	{r4, lr}
   3da9c:	add	sp, sp, #12
   3daa0:	bx	lr
   3daa4:	push	{r4, r5, r6, lr}
   3daa8:	cmp	r1, #0
   3daac:	beq	3dafc <fputs@plt+0x2c964>
   3dab0:	ldr	r3, [r0]
   3dab4:	add	r3, r3, #448	; 0x1c0
   3dab8:	ldrd	r4, [r3, #-8]
   3dabc:	ldrd	r2, [r3]
   3dac0:	adds	r2, r2, r4
   3dac4:	adc	r3, r3, r5
   3dac8:	cmp	r2, #1
   3dacc:	sbcs	r3, r3, #0
   3dad0:	blt	3daf4 <fputs@plt+0x2c95c>
   3dad4:	ldr	r3, [pc, #56]	; 3db14 <fputs@plt+0x2c97c>
   3dad8:	str	r3, [r0, #80]	; 0x50
   3dadc:	mov	r3, #2
   3dae0:	strb	r3, [r0, #86]	; 0x56
   3dae4:	ldr	r1, [pc, #44]	; 3db18 <fputs@plt+0x2c980>
   3dae8:	bl	3da60 <fputs@plt+0x2c8c8>
   3daec:	mov	r0, #1
   3daf0:	pop	{r4, r5, r6, pc}
   3daf4:	mov	r0, #0
   3daf8:	pop	{r4, r5, r6, pc}
   3dafc:	ldrd	r2, [r0, #144]	; 0x90
   3db00:	cmp	r2, #1
   3db04:	sbcs	r3, r3, #0
   3db08:	bge	3dad4 <fputs@plt+0x2c93c>
   3db0c:	mov	r0, r1
   3db10:	pop	{r4, r5, r6, pc}
   3db14:	andeq	r0, r0, r3, lsl r3
   3db18:	andeq	r5, r8, r8, lsl #21
   3db1c:	push	{r1, r2, r3}
   3db20:	push	{lr}		; (str lr, [sp, #-4]!)
   3db24:	sub	sp, sp, #8
   3db28:	add	r2, sp, #16
   3db2c:	str	r2, [sp, #4]
   3db30:	ldr	r1, [sp, #12]
   3db34:	bl	35198 <fputs@plt+0x24000>
   3db38:	add	sp, sp, #8
   3db3c:	pop	{lr}		; (ldr lr, [sp], #4)
   3db40:	add	sp, sp, #12
   3db44:	bx	lr
   3db48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3db4c:	sub	sp, sp, #20
   3db50:	mov	r7, r3
   3db54:	mov	r3, #0
   3db58:	str	r3, [sp, #12]
   3db5c:	subs	r5, r1, #0
   3db60:	beq	3dc50 <fputs@plt+0x2cab8>
   3db64:	mov	r6, r0
   3db68:	mov	r8, r2
   3db6c:	ldrb	r4, [r5]
   3db70:	cmp	r4, #156	; 0x9c
   3db74:	cmpne	r4, #159	; 0x9f
   3db78:	bne	3db90 <fputs@plt+0x2c9f8>
   3db7c:	ldr	r5, [r5, #12]
   3db80:	ldrb	r4, [r5]
   3db84:	cmp	r4, #159	; 0x9f
   3db88:	cmpne	r4, #156	; 0x9c
   3db8c:	beq	3db7c <fputs@plt+0x2c9e4>
   3db90:	cmp	r4, #157	; 0x9d
   3db94:	ldrbeq	r4, [r5, #38]	; 0x26
   3db98:	cmp	r4, #38	; 0x26
   3db9c:	beq	3dc60 <fputs@plt+0x2cac8>
   3dba0:	cmp	r4, #155	; 0x9b
   3dba4:	beq	3dccc <fputs@plt+0x2cb34>
   3dba8:	sub	r3, r4, #132	; 0x84
   3dbac:	cmp	r4, #97	; 0x61
   3dbb0:	cmpne	r3, #1
   3dbb4:	bhi	3dddc <fputs@plt+0x2cc44>
   3dbb8:	ldr	sl, [pc, #744]	; 3dea8 <fputs@plt+0x2cd10>
   3dbbc:	mov	r9, #1
   3dbc0:	mov	r0, r6
   3dbc4:	bl	1c1d0 <fputs@plt+0xb038>
   3dbc8:	str	r0, [sp, #12]
   3dbcc:	cmp	r0, #0
   3dbd0:	beq	3de20 <fputs@plt+0x2cc88>
   3dbd4:	ldr	r3, [r5, #4]
   3dbd8:	tst	r3, #1024	; 0x400
   3dbdc:	beq	3dd60 <fputs@plt+0x2cbc8>
   3dbe0:	ldr	r1, [r5, #8]
   3dbe4:	asr	r3, r1, #31
   3dbe8:	asr	fp, r9, #31
   3dbec:	mul	ip, r1, fp
   3dbf0:	mla	ip, r9, r3, ip
   3dbf4:	umull	r2, r3, r1, r9
   3dbf8:	add	r3, ip, r3
   3dbfc:	bl	21b78 <fputs@plt+0x109e0>
   3dc00:	sub	r4, r4, #132	; 0x84
   3dc04:	cmp	r4, #1
   3dc08:	cmpls	r7, #65	; 0x41
   3dc0c:	mov	r2, #1
   3dc10:	moveq	r1, #67	; 0x43
   3dc14:	movne	r1, r7
   3dc18:	ldr	r0, [sp, #12]
   3dc1c:	bl	30bc8 <fputs@plt+0x1fa30>
   3dc20:	ldr	r0, [sp, #12]
   3dc24:	ldrh	r3, [r0, #8]
   3dc28:	tst	r3, #12
   3dc2c:	bicne	r3, r3, #2
   3dc30:	strhne	r3, [r0, #8]
   3dc34:	cmp	r8, #1
   3dc38:	moveq	r4, #0
   3dc3c:	beq	3ddf0 <fputs@plt+0x2cc58>
   3dc40:	mov	r1, r8
   3dc44:	bl	2aa84 <fputs@plt+0x198ec>
   3dc48:	mov	r4, r0
   3dc4c:	b	3ddf0 <fputs@plt+0x2cc58>
   3dc50:	mov	r4, #0
   3dc54:	ldr	r3, [sp, #56]	; 0x38
   3dc58:	str	r4, [r3]
   3dc5c:	b	3ddfc <fputs@plt+0x2cc64>
   3dc60:	mov	r1, #0
   3dc64:	ldr	r0, [r5, #8]
   3dc68:	bl	1874c <fputs@plt+0x75b4>
   3dc6c:	mov	r9, r0
   3dc70:	ldr	r1, [r5, #12]
   3dc74:	ldr	r3, [sp, #60]	; 0x3c
   3dc78:	str	r3, [sp, #4]
   3dc7c:	ldr	r3, [sp, #56]	; 0x38
   3dc80:	str	r3, [sp]
   3dc84:	mov	r3, r0
   3dc88:	mov	r2, r8
   3dc8c:	mov	r0, r6
   3dc90:	bl	3db48 <fputs@plt+0x2c9b0>
   3dc94:	mov	r4, r0
   3dc98:	ldr	r3, [sp, #56]	; 0x38
   3dc9c:	ldr	r0, [r3]
   3dca0:	cmp	r0, #0
   3dca4:	beq	3ddfc <fputs@plt+0x2cc64>
   3dca8:	mov	r2, #1
   3dcac:	mov	r1, r9
   3dcb0:	bl	30c48 <fputs@plt+0x1fab0>
   3dcb4:	mov	r2, #1
   3dcb8:	mov	r1, r7
   3dcbc:	ldr	r3, [sp, #56]	; 0x38
   3dcc0:	ldr	r0, [r3]
   3dcc4:	bl	30bc8 <fputs@plt+0x1fa30>
   3dcc8:	b	3ddfc <fputs@plt+0x2cc64>
   3dccc:	ldr	r5, [r5, #12]
   3dcd0:	ldrb	r4, [r5]
   3dcd4:	add	r3, r4, #124	; 0x7c
   3dcd8:	uxtb	r3, r3
   3dcdc:	cmp	r3, #1
   3dce0:	bls	3dd54 <fputs@plt+0x2cbbc>
   3dce4:	mov	r3, #0
   3dce8:	str	r3, [sp, #4]
   3dcec:	add	r3, sp, #12
   3dcf0:	str	r3, [sp]
   3dcf4:	mov	r3, r7
   3dcf8:	mov	r2, r8
   3dcfc:	mov	r1, r5
   3dd00:	mov	r0, r6
   3dd04:	bl	3db48 <fputs@plt+0x2c9b0>
   3dd08:	subs	r4, r0, #0
   3dd0c:	movne	r4, #0
   3dd10:	bne	3ddf0 <fputs@plt+0x2cc58>
   3dd14:	ldr	r0, [sp, #12]
   3dd18:	cmp	r0, #0
   3dd1c:	beq	3ddf0 <fputs@plt+0x2cc58>
   3dd20:	bl	1e798 <fputs@plt+0xd600>
   3dd24:	ldr	r3, [sp, #12]
   3dd28:	ldrh	r2, [r3, #8]
   3dd2c:	tst	r2, #8
   3dd30:	beq	3dd98 <fputs@plt+0x2cc00>
   3dd34:	vldr	d7, [r3]
   3dd38:	vneg.f64	d7, d7
   3dd3c:	vstr	d7, [r3]
   3dd40:	mov	r2, r8
   3dd44:	mov	r1, r7
   3dd48:	ldr	r0, [sp, #12]
   3dd4c:	bl	30bc8 <fputs@plt+0x1fa30>
   3dd50:	b	3ddf0 <fputs@plt+0x2cc58>
   3dd54:	ldr	sl, [pc, #336]	; 3deac <fputs@plt+0x2cd14>
   3dd58:	mvn	r9, #0
   3dd5c:	b	3dbc0 <fputs@plt+0x2ca28>
   3dd60:	ldr	r3, [r5, #8]
   3dd64:	mov	r2, sl
   3dd68:	ldr	r1, [pc, #320]	; 3deb0 <fputs@plt+0x2cd18>
   3dd6c:	mov	r0, r6
   3dd70:	bl	3db1c <fputs@plt+0x2c984>
   3dd74:	subs	r2, r0, #0
   3dd78:	beq	3de20 <fputs@plt+0x2cc88>
   3dd7c:	ldr	r3, [pc, #304]	; 3deb4 <fputs@plt+0x2cd1c>
   3dd80:	str	r3, [sp]
   3dd84:	mov	r3, #1
   3dd88:	mvn	r1, #0
   3dd8c:	ldr	r0, [sp, #12]
   3dd90:	bl	29918 <fputs@plt+0x18780>
   3dd94:	b	3dc00 <fputs@plt+0x2ca68>
   3dd98:	ldrd	r0, [r3]
   3dd9c:	cmp	r1, #-2147483648	; 0x80000000
   3dda0:	cmpeq	r0, #0
   3dda4:	beq	3ddb8 <fputs@plt+0x2cc20>
   3dda8:	rsbs	r0, r0, #0
   3ddac:	rsc	r1, r1, #0
   3ddb0:	strd	r0, [r3]
   3ddb4:	b	3dd40 <fputs@plt+0x2cba8>
   3ddb8:	mov	r0, #0
   3ddbc:	ldr	r1, [pc, #244]	; 3deb8 <fputs@plt+0x2cd20>
   3ddc0:	strd	r0, [r3]
   3ddc4:	ldr	r2, [sp, #12]
   3ddc8:	ldrh	r3, [r2, #8]
   3ddcc:	and	r3, r3, #15872	; 0x3e00
   3ddd0:	orr	r3, r3, #8
   3ddd4:	strh	r3, [r2, #8]
   3ddd8:	b	3dd40 <fputs@plt+0x2cba8>
   3dddc:	cmp	r4, #101	; 0x65
   3dde0:	beq	3de08 <fputs@plt+0x2cc70>
   3dde4:	cmp	r4, #134	; 0x86
   3dde8:	movne	r4, #0
   3ddec:	beq	3de44 <fputs@plt+0x2ccac>
   3ddf0:	ldr	r3, [sp, #12]
   3ddf4:	ldr	r2, [sp, #56]	; 0x38
   3ddf8:	str	r3, [r2]
   3ddfc:	mov	r0, r4
   3de00:	add	sp, sp, #20
   3de04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3de08:	mov	r0, r6
   3de0c:	bl	1c1d0 <fputs@plt+0xb038>
   3de10:	str	r0, [sp, #12]
   3de14:	cmp	r0, #0
   3de18:	movne	r4, #0
   3de1c:	bne	3ddf0 <fputs@plt+0x2cc58>
   3de20:	mov	r0, r6
   3de24:	bl	13af4 <fputs@plt+0x295c>
   3de28:	mov	r1, #0
   3de2c:	mov	r0, r6
   3de30:	bl	1fc00 <fputs@plt+0xea68>
   3de34:	ldr	r0, [sp, #12]
   3de38:	bl	218bc <fputs@plt+0x10724>
   3de3c:	mov	r4, #7
   3de40:	b	3ddfc <fputs@plt+0x2cc64>
   3de44:	mov	r0, r6
   3de48:	bl	1c1d0 <fputs@plt+0xb038>
   3de4c:	mov	r4, r0
   3de50:	str	r0, [sp, #12]
   3de54:	cmp	r0, #0
   3de58:	beq	3de20 <fputs@plt+0x2cc88>
   3de5c:	ldr	r7, [r5, #8]
   3de60:	add	r7, r7, #2
   3de64:	mov	r0, r7
   3de68:	bl	1b3e0 <fputs@plt+0xa248>
   3de6c:	sub	r5, r0, #1
   3de70:	mov	r2, r5
   3de74:	mov	r1, r7
   3de78:	mov	r0, r6
   3de7c:	bl	150c0 <fputs@plt+0x3f28>
   3de80:	add	r5, r5, r5, lsr #31
   3de84:	ldr	r3, [pc, #40]	; 3deb4 <fputs@plt+0x2cd1c>
   3de88:	str	r3, [sp]
   3de8c:	mov	r3, #0
   3de90:	asr	r2, r5, #1
   3de94:	mov	r1, r0
   3de98:	mov	r0, r4
   3de9c:	bl	29684 <fputs@plt+0x184ec>
   3dea0:	mov	r4, #0
   3dea4:	b	3ddf0 <fputs@plt+0x2cc58>
   3dea8:	andeq	lr, r7, r0, lsr #29
   3deac:	andeq	r5, r8, r8, lsr #21
   3deb0:	andeq	r5, r8, ip, lsr #21
   3deb4:	andeq	r3, r1, r8, ror r9
   3deb8:	mvnmi	r0, #0
   3debc:	ldr	ip, [r1, #12]
   3dec0:	cmp	ip, #0
   3dec4:	bxne	lr
   3dec8:	push	{r4, r5, r6, r7, lr}
   3decc:	sub	sp, sp, #20
   3ded0:	mov	r7, r3
   3ded4:	mov	r4, r1
   3ded8:	mov	r6, r0
   3dedc:	mov	lr, #0
   3dee0:	add	ip, sp, #16
   3dee4:	str	lr, [ip, #-4]!
   3dee8:	ldr	r0, [r0]
   3deec:	lsl	r5, r2, #4
   3def0:	ldr	r1, [r1, #4]
   3def4:	add	r1, r1, r5
   3def8:	ldrb	r3, [r1, #13]
   3defc:	ldrb	r2, [r0, #66]	; 0x42
   3df00:	ldr	r1, [r1, #4]
   3df04:	str	lr, [sp, #4]
   3df08:	str	ip, [sp]
   3df0c:	bl	3db48 <fputs@plt+0x2c9b0>
   3df10:	ldr	r2, [sp, #12]
   3df14:	cmp	r2, #0
   3df18:	beq	3df2c <fputs@plt+0x2cd94>
   3df1c:	mvn	r3, #7
   3df20:	mvn	r1, #0
   3df24:	mov	r0, r6
   3df28:	bl	23538 <fputs@plt+0x123a0>
   3df2c:	ldr	r2, [r4, #4]
   3df30:	add	r5, r2, r5
   3df34:	ldrb	r3, [r5, #13]
   3df38:	cmp	r3, #69	; 0x45
   3df3c:	beq	3df48 <fputs@plt+0x2cdb0>
   3df40:	add	sp, sp, #20
   3df44:	pop	{r4, r5, r6, r7, pc}
   3df48:	mov	r2, r7
   3df4c:	mov	r1, #39	; 0x27
   3df50:	mov	r0, r6
   3df54:	bl	2b4f0 <fputs@plt+0x1a358>
   3df58:	b	3df40 <fputs@plt+0x2cda8>
   3df5c:	push	{r4, r5, r6, r7, r8, lr}
   3df60:	sub	sp, sp, #8
   3df64:	mov	r6, r0
   3df68:	mov	r8, r2
   3df6c:	subs	r5, r3, #0
   3df70:	blt	3e000 <fputs@plt+0x2ce68>
   3df74:	mov	r4, r1
   3df78:	ldrsh	r3, [r1, #32]
   3df7c:	cmp	r5, r3
   3df80:	beq	3dff0 <fputs@plt+0x2ce58>
   3df84:	ldrb	r3, [r1, #42]	; 0x2a
   3df88:	and	r7, r3, #16
   3df8c:	cmp	r7, #0
   3df90:	movne	r7, #153	; 0x99
   3df94:	moveq	r7, #47	; 0x2f
   3df98:	tst	r3, #32
   3df9c:	moveq	r3, r5
   3dfa0:	bne	3dfd8 <fputs@plt+0x2ce40>
   3dfa4:	ldr	r2, [sp, #32]
   3dfa8:	str	r2, [sp]
   3dfac:	mov	r2, r8
   3dfb0:	mov	r1, r7
   3dfb4:	mov	r0, r6
   3dfb8:	bl	2af28 <fputs@plt+0x19d90>
   3dfbc:	ldr	r3, [sp, #32]
   3dfc0:	mov	r2, r5
   3dfc4:	mov	r1, r4
   3dfc8:	mov	r0, r6
   3dfcc:	bl	3debc <fputs@plt+0x2cd24>
   3dfd0:	add	sp, sp, #8
   3dfd4:	pop	{r4, r5, r6, r7, r8, pc}
   3dfd8:	mov	r0, r1
   3dfdc:	bl	186b8 <fputs@plt+0x7520>
   3dfe0:	sxth	r1, r5
   3dfe4:	bl	186f4 <fputs@plt+0x755c>
   3dfe8:	mov	r3, r0
   3dfec:	b	3dfa4 <fputs@plt+0x2ce0c>
   3dff0:	ldr	r3, [sp, #32]
   3dff4:	mov	r1, #103	; 0x67
   3dff8:	bl	2b55c <fputs@plt+0x1a3c4>
   3dffc:	b	3dfbc <fputs@plt+0x2ce24>
   3e000:	ldr	r3, [sp, #32]
   3e004:	mov	r1, #103	; 0x67
   3e008:	bl	2b55c <fputs@plt+0x1a3c4>
   3e00c:	b	3dfd0 <fputs@plt+0x2ce38>
   3e010:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e014:	sub	sp, sp, #12
   3e018:	ldr	r5, [sp, #40]	; 0x28
   3e01c:	ldrb	r7, [sp, #44]	; 0x2c
   3e020:	ldr	r6, [r0, #8]
   3e024:	add	r8, r0, #124	; 0x7c
   3e028:	add	r4, r0, #324	; 0x144
   3e02c:	mov	ip, r8
   3e030:	b	3e040 <fputs@plt+0x2cea8>
   3e034:	add	ip, ip, #20
   3e038:	cmp	ip, r4
   3e03c:	beq	3e09c <fputs@plt+0x2cf04>
   3e040:	ldr	lr, [ip, #12]
   3e044:	cmp	lr, #0
   3e048:	ble	3e034 <fputs@plt+0x2ce9c>
   3e04c:	ldr	lr, [ip]
   3e050:	cmp	lr, r3
   3e054:	bne	3e034 <fputs@plt+0x2ce9c>
   3e058:	ldrsh	lr, [ip, #4]
   3e05c:	cmp	lr, r2
   3e060:	bne	3e034 <fputs@plt+0x2ce9c>
   3e064:	ldr	r3, [r0, #112]	; 0x70
   3e068:	add	r2, r3, #1
   3e06c:	str	r2, [r0, #112]	; 0x70
   3e070:	str	r3, [ip, #16]
   3e074:	ldr	r2, [ip, #12]
   3e078:	mov	r1, #0
   3e07c:	ldr	r3, [r8, #12]
   3e080:	cmp	r2, r3
   3e084:	strbeq	r1, [r8, #6]
   3e088:	add	r8, r8, #20
   3e08c:	cmp	r8, r4
   3e090:	bne	3e07c <fputs@plt+0x2cee4>
   3e094:	ldr	r0, [ip, #12]
   3e098:	b	3e0dc <fputs@plt+0x2cf44>
   3e09c:	mov	r4, r3
   3e0a0:	mov	r9, r2
   3e0a4:	mov	r8, r0
   3e0a8:	str	r5, [sp]
   3e0ac:	mov	r3, r2
   3e0b0:	mov	r2, r4
   3e0b4:	mov	r0, r6
   3e0b8:	bl	3df5c <fputs@plt+0x2cdc4>
   3e0bc:	cmp	r7, #0
   3e0c0:	bne	3e0e4 <fputs@plt+0x2cf4c>
   3e0c4:	mov	r3, r5
   3e0c8:	mov	r2, r9
   3e0cc:	mov	r1, r4
   3e0d0:	mov	r0, r8
   3e0d4:	bl	18164 <fputs@plt+0x6fcc>
   3e0d8:	mov	r0, r5
   3e0dc:	add	sp, sp, #12
   3e0e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e0e4:	mov	r1, r7
   3e0e8:	mov	r0, r6
   3e0ec:	bl	17154 <fputs@plt+0x5fbc>
   3e0f0:	mov	r0, r5
   3e0f4:	b	3e0dc <fputs@plt+0x2cf44>
   3e0f8:	push	{r4, r5, lr}
   3e0fc:	sub	sp, sp, #12
   3e100:	mov	r5, r0
   3e104:	ldr	r4, [sp, #24]
   3e108:	mov	ip, #0
   3e10c:	str	ip, [sp, #4]
   3e110:	str	r4, [sp]
   3e114:	bl	3e010 <fputs@plt+0x2ce78>
   3e118:	cmp	r4, r0
   3e11c:	beq	3e134 <fputs@plt+0x2cf9c>
   3e120:	mov	r3, r4
   3e124:	mov	r2, r0
   3e128:	mov	r1, #31
   3e12c:	ldr	r0, [r5, #8]
   3e130:	bl	2b55c <fputs@plt+0x1a3c4>
   3e134:	add	sp, sp, #12
   3e138:	pop	{r4, r5, pc}
   3e13c:	push	{r4, r5, r6, r7, r8, lr}
   3e140:	mov	r4, r0
   3e144:	ldr	r5, [r0]
   3e148:	ldrb	r3, [r5, #69]	; 0x45
   3e14c:	cmp	r3, #0
   3e150:	movne	r0, #7
   3e154:	bne	3e1d4 <fputs@plt+0x2d03c>
   3e158:	mov	r6, r2
   3e15c:	ldr	r3, [r5, #24]
   3e160:	tst	r3, #65536	; 0x10000
   3e164:	bne	3e1cc <fputs@plt+0x2d034>
   3e168:	ldr	r2, [pc, #108]	; 3e1dc <fputs@plt+0x2d044>
   3e16c:	cmp	r1, #0
   3e170:	movne	r2, r1
   3e174:	ldr	r1, [pc, #100]	; 3e1e0 <fputs@plt+0x2d048>
   3e178:	mov	r0, r5
   3e17c:	bl	3db1c <fputs@plt+0x2c984>
   3e180:	mov	r7, r0
   3e184:	cmp	r6, #0
   3e188:	beq	3e1a4 <fputs@plt+0x2d00c>
   3e18c:	mov	r3, r6
   3e190:	mov	r2, r0
   3e194:	ldr	r1, [pc, #72]	; 3e1e4 <fputs@plt+0x2d04c>
   3e198:	mov	r0, r5
   3e19c:	bl	3db1c <fputs@plt+0x2c984>
   3e1a0:	mov	r7, r0
   3e1a4:	ldr	r3, [r4, #4]
   3e1a8:	ldr	r1, [r3]
   3e1ac:	mov	r0, r5
   3e1b0:	bl	1fc00 <fputs@plt+0xea68>
   3e1b4:	ldr	r3, [r4, #4]
   3e1b8:	str	r7, [r3]
   3e1bc:	ldrb	r3, [r5, #69]	; 0x45
   3e1c0:	cmp	r3, #0
   3e1c4:	movne	r0, #7
   3e1c8:	bne	3e1d4 <fputs@plt+0x2d03c>
   3e1cc:	ldr	r0, [pc, #20]	; 3e1e8 <fputs@plt+0x2d050>
   3e1d0:	bl	33174 <fputs@plt+0x21fdc>
   3e1d4:	str	r0, [r4, #12]
   3e1d8:	pop	{r4, r5, r6, r7, r8, pc}
   3e1dc:	andeq	r4, r8, r4, ror sp
   3e1e0:			; <UNDEFINED> instruction: 0x00085ab4
   3e1e4:	ldrdeq	r5, [r8], -r4
   3e1e8:	andeq	sl, r1, r2, ror #24
   3e1ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e1f0:	sub	sp, sp, #60	; 0x3c
   3e1f4:	mov	sl, r0
   3e1f8:	mov	r6, r1
   3e1fc:	mov	r5, r2
   3e200:	mov	r7, r3
   3e204:	ldr	r9, [r1, #52]	; 0x34
   3e208:	ldr	r8, [r1, #48]	; 0x30
   3e20c:	mov	r3, #0
   3e210:	str	r3, [sp, #36]	; 0x24
   3e214:	ldr	r3, [r0, #336]	; 0x150
   3e218:	cmp	r3, #0
   3e21c:	beq	3e270 <fputs@plt+0x2d0d8>
   3e220:	ldr	r2, [r3, #4]
   3e224:	cmp	r1, r2
   3e228:	beq	3e244 <fputs@plt+0x2d0ac>
   3e22c:	ldr	r3, [r3, #8]
   3e230:	cmp	r3, #0
   3e234:	beq	3e270 <fputs@plt+0x2d0d8>
   3e238:	ldr	r2, [r3, #4]
   3e23c:	cmp	r6, r2
   3e240:	bne	3e22c <fputs@plt+0x2d094>
   3e244:	ldr	r2, [r6]
   3e248:	ldr	r1, [pc, #816]	; 3e580 <fputs@plt+0x2d3e8>
   3e24c:	mov	r0, sl
   3e250:	bl	3db1c <fputs@plt+0x2c984>
   3e254:	ldr	r3, [sp, #96]	; 0x60
   3e258:	str	r0, [r3]
   3e25c:	mov	r3, #6
   3e260:	str	r3, [sp, #12]
   3e264:	ldr	r0, [sp, #12]
   3e268:	add	sp, sp, #60	; 0x3c
   3e26c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e270:	ldr	r2, [r6]
   3e274:	ldr	r1, [pc, #776]	; 3e584 <fputs@plt+0x2d3ec>
   3e278:	mov	r0, sl
   3e27c:	bl	3db1c <fputs@plt+0x2c984>
   3e280:	subs	r3, r0, #0
   3e284:	str	r3, [sp, #16]
   3e288:	moveq	r3, #7
   3e28c:	streq	r3, [sp, #12]
   3e290:	beq	3e264 <fputs@plt+0x2d0cc>
   3e294:	mov	r2, #28
   3e298:	mov	r3, #0
   3e29c:	mov	r0, sl
   3e2a0:	bl	1c1a4 <fputs@plt+0xb00c>
   3e2a4:	subs	r4, r0, #0
   3e2a8:	beq	3e3a0 <fputs@plt+0x2d208>
   3e2ac:	str	sl, [r4]
   3e2b0:	str	r5, [r4, #4]
   3e2b4:	ldr	r1, [r6, #64]	; 0x40
   3e2b8:	mov	r0, sl
   3e2bc:	bl	19604 <fputs@plt+0x846c>
   3e2c0:	ldr	r3, [r6, #52]	; 0x34
   3e2c4:	ldr	r2, [sl, #16]
   3e2c8:	ldr	r2, [r2, r0, lsl #4]
   3e2cc:	str	r2, [r3, #4]
   3e2d0:	str	r6, [sp, #44]	; 0x2c
   3e2d4:	str	r4, [sp, #40]	; 0x28
   3e2d8:	ldr	r3, [sl, #336]	; 0x150
   3e2dc:	str	r3, [sp, #48]	; 0x30
   3e2e0:	mov	r3, #0
   3e2e4:	str	r3, [sp, #52]	; 0x34
   3e2e8:	add	r3, sp, #40	; 0x28
   3e2ec:	str	r3, [sl, #336]	; 0x150
   3e2f0:	add	r3, sp, #36	; 0x24
   3e2f4:	str	r3, [sp, #4]
   3e2f8:	add	r3, r4, #8
   3e2fc:	str	r3, [sp]
   3e300:	mov	r3, r9
   3e304:	mov	r2, r8
   3e308:	ldr	r1, [r5, #8]
   3e30c:	mov	r0, sl
   3e310:	blx	r7
   3e314:	str	r0, [sp, #12]
   3e318:	ldr	r3, [sp, #48]	; 0x30
   3e31c:	str	r3, [sl, #336]	; 0x150
   3e320:	cmp	r0, #7
   3e324:	beq	3e3b8 <fputs@plt+0x2d220>
   3e328:	ldr	r3, [sp, #12]
   3e32c:	cmp	r3, #0
   3e330:	bne	3e3c0 <fputs@plt+0x2d228>
   3e334:	ldr	r3, [r4, #8]
   3e338:	cmp	r3, #0
   3e33c:	beq	3e3f4 <fputs@plt+0x2d25c>
   3e340:	mov	r2, #0
   3e344:	str	r2, [r3]
   3e348:	str	r2, [r3, #4]
   3e34c:	str	r2, [r3, #8]
   3e350:	ldr	r3, [r4, #8]
   3e354:	ldr	r2, [r5]
   3e358:	str	r2, [r3]
   3e35c:	mov	r3, #1
   3e360:	str	r3, [r4, #12]
   3e364:	ldr	r3, [sp, #52]	; 0x34
   3e368:	cmp	r3, #0
   3e36c:	beq	3e420 <fputs@plt+0x2d288>
   3e370:	ldr	r3, [r6, #56]	; 0x38
   3e374:	str	r3, [r4, #24]
   3e378:	str	r4, [r6, #56]	; 0x38
   3e37c:	ldrsh	r3, [r6, #34]	; 0x22
   3e380:	cmp	r3, #0
   3e384:	ble	3e3f4 <fputs@plt+0x2d25c>
   3e388:	ldr	r3, [sp, #12]
   3e38c:	mov	r9, #0
   3e390:	str	r9, [sp, #24]
   3e394:	str	sl, [sp, #28]
   3e398:	mov	sl, r3
   3e39c:	b	3e534 <fputs@plt+0x2d39c>
   3e3a0:	ldr	r1, [sp, #16]
   3e3a4:	mov	r0, sl
   3e3a8:	bl	1fc00 <fputs@plt+0xea68>
   3e3ac:	mov	r3, #7
   3e3b0:	str	r3, [sp, #12]
   3e3b4:	b	3e264 <fputs@plt+0x2d0cc>
   3e3b8:	mov	r0, sl
   3e3bc:	bl	13af4 <fputs@plt+0x295c>
   3e3c0:	ldr	r2, [sp, #36]	; 0x24
   3e3c4:	cmp	r2, #0
   3e3c8:	beq	3e404 <fputs@plt+0x2d26c>
   3e3cc:	ldr	r1, [pc, #432]	; 3e584 <fputs@plt+0x2d3ec>
   3e3d0:	mov	r0, sl
   3e3d4:	bl	3db1c <fputs@plt+0x2c984>
   3e3d8:	ldr	r3, [sp, #96]	; 0x60
   3e3dc:	str	r0, [r3]
   3e3e0:	ldr	r0, [sp, #36]	; 0x24
   3e3e4:	bl	1fb70 <fputs@plt+0xe9d8>
   3e3e8:	mov	r1, r4
   3e3ec:	mov	r0, sl
   3e3f0:	bl	1fc00 <fputs@plt+0xea68>
   3e3f4:	ldr	r1, [sp, #16]
   3e3f8:	mov	r0, sl
   3e3fc:	bl	1fc00 <fputs@plt+0xea68>
   3e400:	b	3e264 <fputs@plt+0x2d0cc>
   3e404:	ldr	r2, [sp, #16]
   3e408:	ldr	r1, [pc, #376]	; 3e588 <fputs@plt+0x2d3f0>
   3e40c:	mov	r0, sl
   3e410:	bl	3db1c <fputs@plt+0x2c984>
   3e414:	ldr	r3, [sp, #96]	; 0x60
   3e418:	str	r0, [r3]
   3e41c:	b	3e3e8 <fputs@plt+0x2d250>
   3e420:	ldr	r2, [r6]
   3e424:	ldr	r1, [pc, #352]	; 3e58c <fputs@plt+0x2d3f4>
   3e428:	mov	r0, sl
   3e42c:	bl	3db1c <fputs@plt+0x2c984>
   3e430:	ldr	r3, [sp, #96]	; 0x60
   3e434:	str	r0, [r3]
   3e438:	mov	r0, r4
   3e43c:	bl	20224 <fputs@plt+0xf08c>
   3e440:	mov	r3, #1
   3e444:	str	r3, [sp, #12]
   3e448:	b	3e3f4 <fputs@plt+0x2d25c>
   3e44c:	add	r5, r5, #1
   3e450:	add	r4, r4, #1
   3e454:	cmp	r8, r5
   3e458:	beq	3e564 <fputs@plt+0x2d3cc>
   3e45c:	mov	r7, r4
   3e460:	mov	r2, #6
   3e464:	mov	r1, r4
   3e468:	ldr	r0, [pc, #288]	; 3e590 <fputs@plt+0x2d3f8>
   3e46c:	bl	26fe0 <fputs@plt+0x15e48>
   3e470:	cmp	r0, #0
   3e474:	bne	3e44c <fputs@plt+0x2d2b4>
   3e478:	cmp	r5, #0
   3e47c:	beq	3e48c <fputs@plt+0x2d2f4>
   3e480:	ldrb	r3, [r4, #-1]
   3e484:	cmp	r3, #32
   3e488:	bne	3e44c <fputs@plt+0x2d2b4>
   3e48c:	ldrb	r3, [r7, #6]
   3e490:	tst	r3, #223	; 0xdf
   3e494:	bne	3e44c <fputs@plt+0x2d2b4>
   3e498:	cmp	r8, r5
   3e49c:	ble	3e564 <fputs@plt+0x2d3cc>
   3e4a0:	mov	ip, r5
   3e4a4:	add	r3, r9, r5
   3e4a8:	ldrb	r0, [r3, #6]
   3e4ac:	cmp	r0, #0
   3e4b0:	movne	r0, #7
   3e4b4:	moveq	r0, #6
   3e4b8:	add	r2, r0, r5
   3e4bc:	cmp	r8, r2
   3e4c0:	blt	3e4e4 <fputs@plt+0x2d34c>
   3e4c4:	add	r2, r9, r2
   3e4c8:	ldr	r1, [sp, #20]
   3e4cc:	sub	r0, r0, r1
   3e4d0:	ldrb	r1, [r2], #1
   3e4d4:	strb	r1, [r3], #1
   3e4d8:	add	r1, r0, r3
   3e4dc:	cmp	r1, r8
   3e4e0:	ble	3e4d0 <fputs@plt+0x2d338>
   3e4e4:	ldrb	r2, [r9, ip]
   3e4e8:	clz	r3, r2
   3e4ec:	lsr	r3, r3, #5
   3e4f0:	cmp	r5, #0
   3e4f4:	movle	r3, #0
   3e4f8:	cmp	r3, #0
   3e4fc:	addne	ip, r9, ip
   3e500:	movne	r3, #0
   3e504:	strbne	r3, [ip, #-1]
   3e508:	ldr	r3, [r6, #4]
   3e50c:	add	fp, r3, fp
   3e510:	ldrb	r3, [fp, #15]
   3e514:	orr	r3, r3, #2
   3e518:	strb	r3, [fp, #15]
   3e51c:	mov	r3, #128	; 0x80
   3e520:	str	r3, [sp, #24]
   3e524:	add	sl, sl, #1
   3e528:	ldrsh	r3, [r6, #34]	; 0x22
   3e52c:	cmp	r3, sl
   3e530:	ble	3e578 <fputs@plt+0x2d3e0>
   3e534:	lsl	fp, sl, #4
   3e538:	ldr	r0, [r6, #4]
   3e53c:	ldr	r1, [pc, #80]	; 3e594 <fputs@plt+0x2d3fc>
   3e540:	add	r0, r0, fp
   3e544:	bl	1b5c0 <fputs@plt+0xa428>
   3e548:	mov	r9, r0
   3e54c:	bl	1b3e0 <fputs@plt+0xa248>
   3e550:	subs	r8, r0, #0
   3e554:	strgt	r9, [sp, #20]
   3e558:	movgt	r4, r9
   3e55c:	ldrgt	r5, [sp, #12]
   3e560:	bgt	3e45c <fputs@plt+0x2d2c4>
   3e564:	ldrb	r3, [r6, #42]	; 0x2a
   3e568:	ldr	r2, [sp, #24]
   3e56c:	orr	r3, r2, r3
   3e570:	strb	r3, [r6, #42]	; 0x2a
   3e574:	b	3e524 <fputs@plt+0x2d38c>
   3e578:	ldr	sl, [sp, #28]
   3e57c:	b	3e3f4 <fputs@plt+0x2d25c>
   3e580:	ldrdeq	r5, [r8], -ip
   3e584:	andeq	r4, r8, ip, asr pc
   3e588:	andeq	r5, r8, r8, lsl #22
   3e58c:	andeq	r5, r8, r8, lsr #22
   3e590:	andeq	r5, r8, r8, asr fp
   3e594:	andeq	lr, r7, r0, lsr #29
   3e598:	ldrb	r3, [r0, #453]	; 0x1c5
   3e59c:	cmp	r3, #0
   3e5a0:	bxne	lr
   3e5a4:	ldrb	r3, [r0, #16]
   3e5a8:	cmp	r3, #0
   3e5ac:	bxne	lr
   3e5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e5b4:	sub	sp, sp, #52	; 0x34
   3e5b8:	ldr	r8, [r0]
   3e5bc:	ldrb	r3, [r8, #69]	; 0x45
   3e5c0:	cmp	r3, #0
   3e5c4:	beq	3e5d0 <fputs@plt+0x2d438>
   3e5c8:	add	sp, sp, #52	; 0x34
   3e5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e5d0:	mov	r5, r2
   3e5d4:	mov	r7, r1
   3e5d8:	mov	r6, r0
   3e5dc:	ldr	r3, [r0, #8]
   3e5e0:	mov	r0, r3
   3e5e4:	str	r3, [sp, #8]
   3e5e8:	mov	r3, #1
   3e5ec:	strb	r3, [r6, #16]
   3e5f0:	ldr	r9, [r8, #24]
   3e5f4:	ands	r3, r9, #4
   3e5f8:	str	r3, [sp, #12]
   3e5fc:	movne	fp, #1
   3e600:	moveq	fp, #0
   3e604:	lsr	r9, r9, #6
   3e608:	and	r9, r9, #1
   3e60c:	ldr	r1, [r2]
   3e610:	bl	21838 <fputs@plt+0x106a0>
   3e614:	ldr	r3, [r5]
   3e618:	cmp	r3, #0
   3e61c:	ble	3e7dc <fputs@plt+0x2d644>
   3e620:	mov	r4, #0
   3e624:	ldr	sl, [pc, #544]	; 3e84c <fputs@plt+0x2d6b4>
   3e628:	orr	r9, fp, r9
   3e62c:	b	3e784 <fputs@plt+0x2d5ec>
   3e630:	ldrb	r3, [r1]
   3e634:	and	r3, r3, #253	; 0xfd
   3e638:	cmp	r3, #152	; 0x98
   3e63c:	bne	3e748 <fputs@plt+0x2d5b0>
   3e640:	ldrsh	fp, [r1, #32]
   3e644:	ldr	ip, [r7]
   3e648:	cmp	ip, #0
   3e64c:	ble	3e6e0 <fputs@plt+0x2d548>
   3e650:	ldr	lr, [r1, #28]
   3e654:	ldr	r3, [r7, #52]	; 0x34
   3e658:	cmp	r3, lr
   3e65c:	beq	3e6e8 <fputs@plt+0x2d550>
   3e660:	mov	r2, r7
   3e664:	mov	r3, #0
   3e668:	add	r3, r3, #1
   3e66c:	cmp	r3, ip
   3e670:	beq	3e684 <fputs@plt+0x2d4ec>
   3e674:	add	r2, r2, #72	; 0x48
   3e678:	ldr	r1, [r2, #52]	; 0x34
   3e67c:	cmp	r1, lr
   3e680:	bne	3e668 <fputs@plt+0x2d4d0>
   3e684:	add	r3, r3, r3, lsl #3
   3e688:	add	r3, r7, r3, lsl #3
   3e68c:	ldr	r2, [r3, #24]
   3e690:	cmp	fp, #0
   3e694:	blt	3e6f0 <fputs@plt+0x2d558>
   3e698:	ldr	r3, [r2, #4]
   3e69c:	ldr	r3, [r3, fp, lsl #4]
   3e6a0:	cmp	r9, #0
   3e6a4:	beq	3e704 <fputs@plt+0x2d56c>
   3e6a8:	ldr	r1, [sp, #12]
   3e6ac:	cmp	r1, #0
   3e6b0:	beq	3e72c <fputs@plt+0x2d594>
   3e6b4:	ldr	r2, [r2]
   3e6b8:	ldr	r1, [pc, #400]	; 3e850 <fputs@plt+0x2d6b8>
   3e6bc:	mov	r0, r8
   3e6c0:	bl	3db1c <fputs@plt+0x2c984>
   3e6c4:	str	sl, [sp]
   3e6c8:	mov	r3, r0
   3e6cc:	mov	r2, #0
   3e6d0:	mov	r1, r4
   3e6d4:	ldr	r0, [sp, #8]
   3e6d8:	bl	2a37c <fputs@plt+0x191e4>
   3e6dc:	b	3e774 <fputs@plt+0x2d5dc>
   3e6e0:	mov	r3, #0
   3e6e4:	b	3e684 <fputs@plt+0x2d4ec>
   3e6e8:	mov	r3, #0
   3e6ec:	b	3e684 <fputs@plt+0x2d4ec>
   3e6f0:	ldrsh	fp, [r2, #32]
   3e6f4:	cmp	fp, #0
   3e6f8:	ldrlt	r3, [pc, #340]	; 3e854 <fputs@plt+0x2d6bc>
   3e6fc:	blt	3e6a0 <fputs@plt+0x2d508>
   3e700:	b	3e698 <fputs@plt+0x2d500>
   3e704:	ldr	r1, [r0, #8]
   3e708:	mov	r0, r8
   3e70c:	bl	1d600 <fputs@plt+0xc468>
   3e710:	str	sl, [sp]
   3e714:	mov	r3, r0
   3e718:	mov	r2, #0
   3e71c:	mov	r1, r4
   3e720:	ldr	r0, [sp, #8]
   3e724:	bl	2a37c <fputs@plt+0x191e4>
   3e728:	b	3e774 <fputs@plt+0x2d5dc>
   3e72c:	mvn	r2, #0
   3e730:	str	r2, [sp]
   3e734:	mov	r2, #0
   3e738:	mov	r1, r4
   3e73c:	ldr	r0, [sp, #8]
   3e740:	bl	2a37c <fputs@plt+0x191e4>
   3e744:	b	3e774 <fputs@plt+0x2d5dc>
   3e748:	ldr	r1, [r0, #8]
   3e74c:	cmp	r1, #0
   3e750:	beq	3e7c4 <fputs@plt+0x2d62c>
   3e754:	mov	r0, r8
   3e758:	bl	1d600 <fputs@plt+0xc468>
   3e75c:	mov	r3, r0
   3e760:	str	sl, [sp]
   3e764:	mov	r2, #0
   3e768:	mov	r1, r4
   3e76c:	ldr	r0, [sp, #8]
   3e770:	bl	2a37c <fputs@plt+0x191e4>
   3e774:	add	r4, r4, #1
   3e778:	ldr	r3, [r5]
   3e77c:	cmp	r3, r4
   3e780:	ble	3e7dc <fputs@plt+0x2d644>
   3e784:	add	r3, r4, r4, lsl #2
   3e788:	ldr	r1, [r5, #4]
   3e78c:	add	r0, r1, r3, lsl #2
   3e790:	ldr	r1, [r1, r3, lsl #2]
   3e794:	cmp	r1, #0
   3e798:	beq	3e774 <fputs@plt+0x2d5dc>
   3e79c:	ldr	r3, [r0, #4]
   3e7a0:	cmp	r3, #0
   3e7a4:	beq	3e630 <fputs@plt+0x2d498>
   3e7a8:	mvn	r2, #0
   3e7ac:	str	r2, [sp]
   3e7b0:	mov	r2, #0
   3e7b4:	mov	r1, r4
   3e7b8:	ldr	r0, [sp, #8]
   3e7bc:	bl	2a37c <fputs@plt+0x191e4>
   3e7c0:	b	3e774 <fputs@plt+0x2d5dc>
   3e7c4:	add	r2, r4, #1
   3e7c8:	ldr	r1, [pc, #136]	; 3e858 <fputs@plt+0x2d6c0>
   3e7cc:	mov	r0, r8
   3e7d0:	bl	3db1c <fputs@plt+0x2c984>
   3e7d4:	mov	r3, r0
   3e7d8:	b	3e760 <fputs@plt+0x2d5c8>
   3e7dc:	ldr	r8, [r6, #8]
   3e7e0:	str	r7, [sp, #20]
   3e7e4:	str	r6, [sp, #16]
   3e7e8:	ldr	r3, [r5]
   3e7ec:	cmp	r3, #0
   3e7f0:	ble	3e5c8 <fputs@plt+0x2d430>
   3e7f4:	mov	r6, #0
   3e7f8:	mov	r4, r6
   3e7fc:	mov	sl, r6
   3e800:	mvn	r9, #0
   3e804:	mov	r7, #1
   3e808:	ldr	r3, [r5, #4]
   3e80c:	mov	r2, sl
   3e810:	ldr	r1, [r3, r6]
   3e814:	add	r0, sp, #16
   3e818:	bl	1b5f0 <fputs@plt+0xa458>
   3e81c:	str	r9, [sp]
   3e820:	mov	r3, r0
   3e824:	mov	r2, r7
   3e828:	mov	r1, r4
   3e82c:	mov	r0, r8
   3e830:	bl	2a37c <fputs@plt+0x191e4>
   3e834:	add	r4, r4, #1
   3e838:	add	r6, r6, #20
   3e83c:	ldr	r3, [r5]
   3e840:	cmp	r4, r3
   3e844:	blt	3e808 <fputs@plt+0x2d670>
   3e848:	b	3e5c8 <fputs@plt+0x2d430>
   3e84c:	andeq	r3, r1, r8, ror r9
   3e850:	andeq	r5, r8, ip, ror #15
   3e854:	strdeq	r8, [r8], -r4
   3e858:	andeq	r5, r8, r0, ror #22
   3e85c:	push	{r4, r5, r6, lr}
   3e860:	mov	r4, r0
   3e864:	subs	r5, r1, #0
   3e868:	beq	3e894 <fputs@plt+0x2d6fc>
   3e86c:	mov	r3, r2
   3e870:	mov	r2, r5
   3e874:	ldr	r1, [pc, #40]	; 3e8a4 <fputs@plt+0x2d70c>
   3e878:	bl	3db1c <fputs@plt+0x2c984>
   3e87c:	mov	r6, r0
   3e880:	mov	r1, r5
   3e884:	mov	r0, r4
   3e888:	bl	1fc00 <fputs@plt+0xea68>
   3e88c:	mov	r0, r6
   3e890:	pop	{r4, r5, r6, pc}
   3e894:	ldr	r1, [pc, #12]	; 3e8a8 <fputs@plt+0x2d710>
   3e898:	bl	3db1c <fputs@plt+0x2c984>
   3e89c:	mov	r6, r0
   3e8a0:	b	3e88c <fputs@plt+0x2d6f4>
   3e8a4:	andeq	r5, r8, ip, ror #22
   3e8a8:	andeq	r5, r8, r0, lsl ip
   3e8ac:	push	{r4, r5, r6, r7, r8, lr}
   3e8b0:	ldr	r7, [r0]
   3e8b4:	ldr	r3, [r7, #16]
   3e8b8:	ldr	r5, [r3, #28]
   3e8bc:	ldr	r3, [r1, #64]	; 0x40
   3e8c0:	cmp	r5, r3
   3e8c4:	beq	3e940 <fputs@plt+0x2d7a8>
   3e8c8:	mov	r6, r0
   3e8cc:	bl	197d0 <fputs@plt+0x8638>
   3e8d0:	subs	r4, r0, #0
   3e8d4:	beq	3e940 <fputs@plt+0x2d7a8>
   3e8d8:	mov	r8, #0
   3e8dc:	ldr	r3, [r4, #20]
   3e8e0:	cmp	r5, r3
   3e8e4:	beq	3e928 <fputs@plt+0x2d790>
   3e8e8:	ldr	r4, [r4, #32]
   3e8ec:	cmp	r4, #0
   3e8f0:	bne	3e8dc <fputs@plt+0x2d744>
   3e8f4:	cmp	r8, #0
   3e8f8:	moveq	r4, r8
   3e8fc:	beq	3e920 <fputs@plt+0x2d788>
   3e900:	mov	r2, r8
   3e904:	ldr	r1, [pc, #60]	; 3e948 <fputs@plt+0x2d7b0>
   3e908:	ldr	r0, [r6]
   3e90c:	bl	3db1c <fputs@plt+0x2c984>
   3e910:	mov	r4, r0
   3e914:	mov	r1, r8
   3e918:	ldr	r0, [r6]
   3e91c:	bl	1fc00 <fputs@plt+0xea68>
   3e920:	mov	r0, r4
   3e924:	pop	{r4, r5, r6, r7, r8, pc}
   3e928:	ldr	r2, [r4]
   3e92c:	mov	r1, r8
   3e930:	mov	r0, r7
   3e934:	bl	3e85c <fputs@plt+0x2d6c4>
   3e938:	mov	r8, r0
   3e93c:	b	3e8e8 <fputs@plt+0x2d750>
   3e940:	mov	r4, #0
   3e944:	b	3e920 <fputs@plt+0x2d788>
   3e948:	andeq	r5, r8, ip, ror fp
   3e94c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e950:	sub	sp, sp, #36	; 0x24
   3e954:	mov	fp, r0
   3e958:	mov	r4, r2
   3e95c:	ldr	r3, [r0]
   3e960:	ldr	r7, [r3, #32]
   3e964:	ldr	r0, [r2]
   3e968:	bl	2ec10 <fputs@plt+0x1da78>
   3e96c:	mov	r8, r0
   3e970:	ldr	r0, [r4, #4]
   3e974:	bl	2ec10 <fputs@plt+0x1da78>
   3e978:	mov	r5, r0
   3e97c:	str	r0, [sp, #12]
   3e980:	ldr	r0, [r4, #8]
   3e984:	bl	2ec10 <fputs@plt+0x1da78>
   3e988:	str	r0, [sp, #20]
   3e98c:	cmp	r5, #0
   3e990:	cmpne	r8, #0
   3e994:	beq	3eac8 <fputs@plt+0x2d930>
   3e998:	ldrb	r3, [r8]
   3e99c:	cmp	r3, #0
   3e9a0:	beq	3ead0 <fputs@plt+0x2d938>
   3e9a4:	mov	r4, r8
   3e9a8:	mov	r9, #0
   3e9ac:	ldr	sl, [pc, #296]	; 3eadc <fputs@plt+0x2d944>
   3e9b0:	b	3e9cc <fputs@plt+0x2d834>
   3e9b4:	mov	r1, r6
   3e9b8:	mov	r0, r7
   3e9bc:	bl	1fc00 <fputs@plt+0xea68>
   3e9c0:	ldrb	r3, [r4, r5]!
   3e9c4:	cmp	r3, #0
   3e9c8:	beq	3ea8c <fputs@plt+0x2d8f4>
   3e9cc:	add	r1, sp, #28
   3e9d0:	mov	r0, r4
   3e9d4:	bl	1a91c <fputs@plt+0x9784>
   3e9d8:	mov	r5, r0
   3e9dc:	ldr	r3, [sp, #28]
   3e9e0:	cmp	r3, #105	; 0x69
   3e9e4:	bne	3e9c0 <fputs@plt+0x2d828>
   3e9e8:	add	r4, r4, r0
   3e9ec:	add	r1, sp, #28
   3e9f0:	mov	r0, r4
   3e9f4:	bl	1a91c <fputs@plt+0x9784>
   3e9f8:	ldr	r3, [sp, #28]
   3e9fc:	cmp	r3, #160	; 0xa0
   3ea00:	beq	3e9e8 <fputs@plt+0x2d850>
   3ea04:	mov	r5, r0
   3ea08:	cmp	r3, #161	; 0xa1
   3ea0c:	beq	3ea8c <fputs@plt+0x2d8f4>
   3ea10:	mov	r2, r0
   3ea14:	asr	r3, r0, #31
   3ea18:	mov	r1, r4
   3ea1c:	mov	r0, r7
   3ea20:	bl	1cf6c <fputs@plt+0xbdd4>
   3ea24:	subs	r6, r0, #0
   3ea28:	beq	3ea8c <fputs@plt+0x2d8f4>
   3ea2c:	mov	r0, r6
   3ea30:	bl	13e24 <fputs@plt+0x2c8c>
   3ea34:	mov	r1, r6
   3ea38:	ldr	r0, [sp, #12]
   3ea3c:	bl	13ec8 <fputs@plt+0x2d30>
   3ea40:	cmp	r0, #0
   3ea44:	bne	3e9b4 <fputs@plt+0x2d81c>
   3ea48:	ldr	r3, [sp, #20]
   3ea4c:	str	r3, [sp, #4]
   3ea50:	str	r8, [sp]
   3ea54:	sub	r3, r4, r8
   3ea58:	cmp	r9, #0
   3ea5c:	movne	r2, r9
   3ea60:	moveq	r2, sl
   3ea64:	ldr	r1, [pc, #116]	; 3eae0 <fputs@plt+0x2d948>
   3ea68:	mov	r0, r7
   3ea6c:	bl	3db1c <fputs@plt+0x2c984>
   3ea70:	str	r0, [sp, #16]
   3ea74:	mov	r1, r9
   3ea78:	mov	r0, r7
   3ea7c:	bl	1fc00 <fputs@plt+0xea68>
   3ea80:	add	r8, r4, r5
   3ea84:	ldr	r9, [sp, #16]
   3ea88:	b	3e9b4 <fputs@plt+0x2d81c>
   3ea8c:	ldr	r2, [pc, #72]	; 3eadc <fputs@plt+0x2d944>
   3ea90:	cmp	r9, #0
   3ea94:	movne	r2, r9
   3ea98:	mov	r3, r8
   3ea9c:	ldr	r1, [pc, #64]	; 3eae4 <fputs@plt+0x2d94c>
   3eaa0:	mov	r0, r7
   3eaa4:	bl	3db1c <fputs@plt+0x2c984>
   3eaa8:	ldr	r3, [pc, #56]	; 3eae8 <fputs@plt+0x2d950>
   3eaac:	mvn	r2, #0
   3eab0:	mov	r1, r0
   3eab4:	mov	r0, fp
   3eab8:	bl	29f70 <fputs@plt+0x18dd8>
   3eabc:	mov	r1, r9
   3eac0:	mov	r0, r7
   3eac4:	bl	1fc00 <fputs@plt+0xea68>
   3eac8:	add	sp, sp, #36	; 0x24
   3eacc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ead0:	mov	r9, #0
   3ead4:	ldr	r2, [pc]	; 3eadc <fputs@plt+0x2d944>
   3ead8:	b	3ea98 <fputs@plt+0x2d900>
   3eadc:	andeq	lr, r7, r0, lsr #29
   3eae0:	muleq	r8, r4, fp
   3eae4:	andeq	r5, r8, ip, lsr #21
   3eae8:	andeq	r3, r1, r8, ror r9
   3eaec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eaf0:	sub	sp, sp, #20
   3eaf4:	mov	r9, r0
   3eaf8:	mov	r4, r2
   3eafc:	ldr	r0, [r2]
   3eb00:	bl	2ec10 <fputs@plt+0x1da78>
   3eb04:	mov	r8, r0
   3eb08:	ldr	r0, [r4, #4]
   3eb0c:	bl	2ec10 <fputs@plt+0x1da78>
   3eb10:	ldr	r3, [r9]
   3eb14:	ldr	sl, [r3, #32]
   3eb18:	cmp	r8, #0
   3eb1c:	movne	fp, r0
   3eb20:	movne	r5, r8
   3eb24:	movne	r6, #0
   3eb28:	movne	r7, #3
   3eb2c:	bne	3eb40 <fputs@plt+0x2d9a8>
   3eb30:	b	3ebe0 <fputs@plt+0x2da48>
   3eb34:	mov	r7, #0
   3eb38:	mov	r6, r0
   3eb3c:	mov	r5, r4
   3eb40:	ldrb	r3, [r5]
   3eb44:	cmp	r3, #0
   3eb48:	beq	3ebe0 <fputs@plt+0x2da48>
   3eb4c:	mov	r0, r6
   3eb50:	mov	r4, r5
   3eb54:	add	r4, r4, r0
   3eb58:	add	r1, sp, #12
   3eb5c:	mov	r0, r4
   3eb60:	bl	1a91c <fputs@plt+0x9784>
   3eb64:	ldr	r3, [sp, #12]
   3eb68:	cmp	r3, #160	; 0xa0
   3eb6c:	beq	3eb54 <fputs@plt+0x2d9bc>
   3eb70:	cmp	r3, #107	; 0x6b
   3eb74:	cmpne	r3, #122	; 0x7a
   3eb78:	beq	3eb34 <fputs@plt+0x2d99c>
   3eb7c:	add	r7, r7, #1
   3eb80:	cmp	r7, #2
   3eb84:	bne	3eb38 <fputs@plt+0x2d9a0>
   3eb88:	cmp	r3, #137	; 0x89
   3eb8c:	cmpne	r3, #46	; 0x2e
   3eb90:	movne	r2, #1
   3eb94:	moveq	r2, #0
   3eb98:	cmp	r3, #5
   3eb9c:	moveq	r3, #0
   3eba0:	andne	r3, r2, #1
   3eba4:	cmp	r3, #0
   3eba8:	bne	3eb38 <fputs@plt+0x2d9a0>
   3ebac:	add	r6, r5, r6
   3ebb0:	str	r6, [sp, #4]
   3ebb4:	str	fp, [sp]
   3ebb8:	mov	r3, r8
   3ebbc:	sub	r2, r5, r8
   3ebc0:	ldr	r1, [pc, #32]	; 3ebe8 <fputs@plt+0x2da50>
   3ebc4:	mov	r0, sl
   3ebc8:	bl	3db1c <fputs@plt+0x2c984>
   3ebcc:	ldr	r3, [pc, #24]	; 3ebec <fputs@plt+0x2da54>
   3ebd0:	mvn	r2, #0
   3ebd4:	mov	r1, r0
   3ebd8:	mov	r0, r9
   3ebdc:	bl	29f70 <fputs@plt+0x18dd8>
   3ebe0:	add	sp, sp, #20
   3ebe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ebe8:	andeq	r5, r8, r0, lsr #23
   3ebec:	andeq	r3, r1, r8, ror r9
   3ebf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ebf4:	sub	sp, sp, #16
   3ebf8:	mov	r8, r0
   3ebfc:	mov	r4, r2
   3ec00:	ldr	r0, [r2]
   3ec04:	bl	2ec10 <fputs@plt+0x1da78>
   3ec08:	mov	r7, r0
   3ec0c:	ldr	r0, [r4, #4]
   3ec10:	bl	2ec10 <fputs@plt+0x1da78>
   3ec14:	ldr	r3, [r8]
   3ec18:	ldr	r9, [r3, #32]
   3ec1c:	cmp	r7, #0
   3ec20:	beq	3ecac <fputs@plt+0x2db14>
   3ec24:	mov	sl, r0
   3ec28:	mov	r5, r7
   3ec2c:	mov	r6, #0
   3ec30:	b	3ec3c <fputs@plt+0x2daa4>
   3ec34:	mov	r6, r0
   3ec38:	mov	r5, r4
   3ec3c:	ldrb	r3, [r5]
   3ec40:	cmp	r3, #0
   3ec44:	beq	3ecac <fputs@plt+0x2db14>
   3ec48:	mov	r0, r6
   3ec4c:	mov	r4, r5
   3ec50:	add	r4, r4, r0
   3ec54:	add	r1, sp, #12
   3ec58:	mov	r0, r4
   3ec5c:	bl	1a91c <fputs@plt+0x9784>
   3ec60:	ldr	r3, [sp, #12]
   3ec64:	cmp	r3, #160	; 0xa0
   3ec68:	beq	3ec50 <fputs@plt+0x2dab8>
   3ec6c:	cmp	r3, #22
   3ec70:	cmpne	r3, #125	; 0x7d
   3ec74:	bne	3ec34 <fputs@plt+0x2da9c>
   3ec78:	add	r6, r5, r6
   3ec7c:	str	r6, [sp, #4]
   3ec80:	str	sl, [sp]
   3ec84:	mov	r3, r7
   3ec88:	sub	r2, r5, r7
   3ec8c:	ldr	r1, [pc, #32]	; 3ecb4 <fputs@plt+0x2db1c>
   3ec90:	mov	r0, r9
   3ec94:	bl	3db1c <fputs@plt+0x2c984>
   3ec98:	ldr	r3, [pc, #24]	; 3ecb8 <fputs@plt+0x2db20>
   3ec9c:	mvn	r2, #0
   3eca0:	mov	r1, r0
   3eca4:	mov	r0, r8
   3eca8:	bl	29f70 <fputs@plt+0x18dd8>
   3ecac:	add	sp, sp, #16
   3ecb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ecb4:	andeq	r5, r8, r0, lsr #23
   3ecb8:	andeq	r3, r1, r8, ror r9
   3ecbc:	push	{r4, r5, lr}
   3ecc0:	sub	sp, sp, #12
   3ecc4:	mov	r4, r0
   3ecc8:	mov	r5, r1
   3eccc:	ldrsh	r3, [r2, #32]
   3ecd0:	cmp	r3, #0
   3ecd4:	blt	3ed1c <fputs@plt+0x2db84>
   3ecd8:	ldr	r1, [r2, #4]
   3ecdc:	ldr	r3, [r1, r3, lsl #4]
   3ece0:	ldr	r2, [r2]
   3ece4:	ldr	r1, [pc, #72]	; 3ed34 <fputs@plt+0x2db9c>
   3ece8:	ldr	r0, [r0]
   3ecec:	bl	3db1c <fputs@plt+0x2c984>
   3ecf0:	ldr	r1, [pc, #64]	; 3ed38 <fputs@plt+0x2dba0>
   3ecf4:	mov	r3, #2
   3ecf8:	str	r3, [sp, #4]
   3ecfc:	mvn	r3, #0
   3ed00:	str	r3, [sp]
   3ed04:	mov	r3, r0
   3ed08:	mov	r2, r5
   3ed0c:	mov	r0, r4
   3ed10:	bl	2b1ac <fputs@plt+0x1a014>
   3ed14:	add	sp, sp, #12
   3ed18:	pop	{r4, r5, pc}
   3ed1c:	ldr	r2, [r2]
   3ed20:	ldr	r1, [pc, #20]	; 3ed3c <fputs@plt+0x2dba4>
   3ed24:	ldr	r0, [r0]
   3ed28:	bl	3db1c <fputs@plt+0x2c984>
   3ed2c:	ldr	r1, [pc, #12]	; 3ed40 <fputs@plt+0x2dba8>
   3ed30:	b	3ecf4 <fputs@plt+0x2db5c>
   3ed34:	andeq	r5, r8, ip, ror #15
   3ed38:	andeq	r0, r0, r3, lsl r6
   3ed3c:	andeq	r5, r8, ip, lsr #23
   3ed40:	andeq	r0, r0, r3, lsl sl
   3ed44:	ldrb	ip, [r0, #453]	; 0x1c5
   3ed48:	cmp	ip, #2
   3ed4c:	bxne	lr
   3ed50:	push	{r4, r5, r6, r7, r8, r9, lr}
   3ed54:	sub	sp, sp, #20
   3ed58:	mov	r6, r3
   3ed5c:	mov	r7, r2
   3ed60:	mov	r4, r0
   3ed64:	ldr	r8, [r0, #8]
   3ed68:	ldr	r9, [r0]
   3ed6c:	ldr	r3, [pc, #92]	; 3edd0 <fputs@plt+0x2dc38>
   3ed70:	ldr	r5, [pc, #92]	; 3edd4 <fputs@plt+0x2dc3c>
   3ed74:	ldr	r2, [sp, #48]	; 0x30
   3ed78:	cmp	r2, #0
   3ed7c:	moveq	r5, r3
   3ed80:	mov	r0, r1
   3ed84:	bl	19754 <fputs@plt+0x85bc>
   3ed88:	str	r0, [sp, #4]
   3ed8c:	str	r5, [sp]
   3ed90:	mov	r3, r6
   3ed94:	mov	r2, r7
   3ed98:	ldr	r1, [pc, #56]	; 3edd8 <fputs@plt+0x2dc40>
   3ed9c:	mov	r0, r9
   3eda0:	bl	3db1c <fputs@plt+0x2c984>
   3eda4:	ldr	r2, [r4, #468]	; 0x1d4
   3eda8:	mvn	r3, #0
   3edac:	str	r3, [sp, #8]
   3edb0:	str	r0, [sp, #4]
   3edb4:	mov	r3, #0
   3edb8:	str	r3, [sp]
   3edbc:	mov	r1, #161	; 0xa1
   3edc0:	mov	r0, r8
   3edc4:	bl	2b058 <fputs@plt+0x19ec0>
   3edc8:	add	sp, sp, #20
   3edcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3edd0:	andeq	lr, r7, r0, lsr #29
   3edd4:			; <UNDEFINED> instruction: 0x00085bb8
   3edd8:	andeq	r5, r8, ip, asr #23
   3eddc:	ldrb	r3, [r0, #453]	; 0x1c5
   3ede0:	cmp	r3, #2
   3ede4:	bxne	lr
   3ede8:	push	{r4, r5, lr}
   3edec:	sub	sp, sp, #20
   3edf0:	mov	r2, r1
   3edf4:	mov	r4, r0
   3edf8:	ldr	r5, [r0, #8]
   3edfc:	ldr	r1, [pc, #48]	; 3ee34 <fputs@plt+0x2dc9c>
   3ee00:	ldr	r0, [r0]
   3ee04:	bl	3db1c <fputs@plt+0x2c984>
   3ee08:	mvn	r3, #0
   3ee0c:	str	r3, [sp, #8]
   3ee10:	str	r0, [sp, #4]
   3ee14:	mov	r3, #0
   3ee18:	str	r3, [sp]
   3ee1c:	ldr	r2, [r4, #468]	; 0x1d4
   3ee20:	mov	r1, #161	; 0xa1
   3ee24:	mov	r0, r5
   3ee28:	bl	2b058 <fputs@plt+0x19ec0>
   3ee2c:	add	sp, sp, #20
   3ee30:	pop	{r4, r5, pc}
   3ee34:	strdeq	r5, [r8], -r4
   3ee38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ee3c:	sub	sp, sp, #20
   3ee40:	mov	r6, r0
   3ee44:	mov	r9, r1
   3ee48:	mov	fp, r2
   3ee4c:	bl	2afc0 <fputs@plt+0x19e28>
   3ee50:	subs	r7, r0, #0
   3ee54:	beq	3ef28 <fputs@plt+0x2dd90>
   3ee58:	ldr	r1, [r9, #64]	; 0x40
   3ee5c:	ldr	r0, [r6]
   3ee60:	bl	19604 <fputs@plt+0x846c>
   3ee64:	mov	sl, r0
   3ee68:	mov	r1, r9
   3ee6c:	mov	r0, r6
   3ee70:	bl	197d0 <fputs@plt+0x8638>
   3ee74:	subs	r4, r0, #0
   3ee78:	beq	3eec0 <fputs@plt+0x2dd28>
   3ee7c:	mov	r5, #0
   3ee80:	mov	r8, #127	; 0x7f
   3ee84:	ldr	r1, [r4, #20]
   3ee88:	ldr	r0, [r6]
   3ee8c:	bl	19604 <fputs@plt+0x846c>
   3ee90:	str	r5, [sp, #8]
   3ee94:	ldr	r3, [r4]
   3ee98:	str	r3, [sp, #4]
   3ee9c:	str	r5, [sp]
   3eea0:	mov	r3, r5
   3eea4:	mov	r2, r0
   3eea8:	mov	r1, r8
   3eeac:	mov	r0, r7
   3eeb0:	bl	2b058 <fputs@plt+0x19ec0>
   3eeb4:	ldr	r4, [r4, #32]
   3eeb8:	cmp	r4, #0
   3eebc:	bne	3ee84 <fputs@plt+0x2dcec>
   3eec0:	mov	r3, #0
   3eec4:	str	r3, [sp, #8]
   3eec8:	ldr	r2, [r9]
   3eecc:	str	r2, [sp, #4]
   3eed0:	str	r3, [sp]
   3eed4:	mov	r2, sl
   3eed8:	mov	r1, #125	; 0x7d
   3eedc:	mov	r0, r7
   3eee0:	bl	2b058 <fputs@plt+0x19ec0>
   3eee4:	mov	r2, fp
   3eee8:	ldr	r1, [pc, #64]	; 3ef30 <fputs@plt+0x2dd98>
   3eeec:	ldr	r0, [r6]
   3eef0:	bl	3db1c <fputs@plt+0x2c984>
   3eef4:	subs	r2, r0, #0
   3eef8:	beq	3ef28 <fputs@plt+0x2dd90>
   3eefc:	mov	r1, sl
   3ef00:	mov	r0, r7
   3ef04:	bl	2b328 <fputs@plt+0x1a190>
   3ef08:	mov	r1, r9
   3ef0c:	mov	r0, r6
   3ef10:	bl	3e8ac <fputs@plt+0x2d714>
   3ef14:	subs	r2, r0, #0
   3ef18:	beq	3ef28 <fputs@plt+0x2dd90>
   3ef1c:	mov	r1, #1
   3ef20:	mov	r0, r7
   3ef24:	bl	2b328 <fputs@plt+0x1a190>
   3ef28:	add	sp, sp, #20
   3ef2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ef30:	andeq	r5, r8, ip, lsl #24
   3ef34:	push	{r1, r2, r3}
   3ef38:	push	{lr}		; (str lr, [sp, #-4]!)
   3ef3c:	sub	sp, sp, #8
   3ef40:	add	r2, sp, #16
   3ef44:	str	r2, [sp, #4]
   3ef48:	ldr	r1, [sp, #12]
   3ef4c:	bl	2d494 <fputs@plt+0x1c2fc>
   3ef50:	add	sp, sp, #8
   3ef54:	pop	{lr}		; (ldr lr, [sp], #4)
   3ef58:	add	sp, sp, #12
   3ef5c:	bx	lr
   3ef60:	push	{r4, r5, r6, r7, lr}
   3ef64:	sub	sp, sp, #44	; 0x2c
   3ef68:	subs	r5, r1, #0
   3ef6c:	ble	3effc <fputs@plt+0x2de64>
   3ef70:	mov	r4, r2
   3ef74:	mov	r6, r0
   3ef78:	ldr	r3, [r0]
   3ef7c:	ldr	r7, [r3, #32]
   3ef80:	ldr	r0, [r2]
   3ef84:	bl	2ec10 <fputs@plt+0x1da78>
   3ef88:	subs	r1, r0, #0
   3ef8c:	beq	3effc <fputs@plt+0x2de64>
   3ef90:	sub	r5, r5, #1
   3ef94:	str	r5, [sp, #28]
   3ef98:	mov	r3, #0
   3ef9c:	str	r3, [sp, #32]
   3efa0:	add	r4, r4, #4
   3efa4:	str	r4, [sp, #36]	; 0x24
   3efa8:	ldr	r2, [r7, #92]	; 0x5c
   3efac:	str	r3, [sp, #4]
   3efb0:	str	r3, [sp, #8]
   3efb4:	str	r7, [sp]
   3efb8:	str	r3, [sp, #12]
   3efbc:	str	r3, [sp, #16]
   3efc0:	str	r2, [sp, #20]
   3efc4:	strb	r3, [sp, #24]
   3efc8:	mov	r3, #2
   3efcc:	strb	r3, [sp, #25]
   3efd0:	add	r2, sp, #28
   3efd4:	mov	r0, sp
   3efd8:	bl	3ef34 <fputs@plt+0x2dd9c>
   3efdc:	ldr	r4, [sp, #12]
   3efe0:	mov	r0, sp
   3efe4:	bl	1d47c <fputs@plt+0xc2e4>
   3efe8:	ldr	r3, [pc, #20]	; 3f004 <fputs@plt+0x2de6c>
   3efec:	mov	r2, r4
   3eff0:	mov	r1, r0
   3eff4:	mov	r0, r6
   3eff8:	bl	29f70 <fputs@plt+0x18dd8>
   3effc:	add	sp, sp, #44	; 0x2c
   3f000:	pop	{r4, r5, r6, r7, pc}
   3f004:	andeq	r3, r1, r8, ror r9
   3f008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f00c:	sub	sp, sp, #52	; 0x34
   3f010:	mov	r9, r0
   3f014:	str	r1, [sp, #12]
   3f018:	mov	r5, r2
   3f01c:	ldr	r6, [r2, #12]
   3f020:	ldr	r2, [r0]
   3f024:	mov	r3, #0
   3f028:	str	r3, [sp, #24]
   3f02c:	str	r3, [sp, #28]
   3f030:	str	r2, [sp, #20]
   3f034:	str	r3, [sp, #32]
   3f038:	str	r3, [sp, #36]	; 0x24
   3f03c:	mov	r2, #200	; 0xc8
   3f040:	str	r2, [sp, #40]	; 0x28
   3f044:	strb	r3, [sp, #44]	; 0x2c
   3f048:	strb	r3, [sp, #45]	; 0x2d
   3f04c:	ldr	r3, [r5, #40]	; 0x28
   3f050:	cmp	r3, #0
   3f054:	beq	3f0b0 <fputs@plt+0x2df18>
   3f058:	ldr	r2, [r5]
   3f05c:	ldr	r1, [pc, #204]	; 3f130 <fputs@plt+0x2df98>
   3f060:	add	r0, sp, #20
   3f064:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f068:	add	r0, sp, #20
   3f06c:	bl	1d47c <fputs@plt+0xc2e4>
   3f070:	ldrb	ip, [r5, #55]	; 0x37
   3f074:	and	ip, ip, #3
   3f078:	mov	r3, #2
   3f07c:	str	r3, [sp, #4]
   3f080:	mvn	r3, #0
   3f084:	str	r3, [sp]
   3f088:	mov	r3, r0
   3f08c:	ldr	r2, [sp, #12]
   3f090:	ldr	r1, [pc, #156]	; 3f134 <fputs@plt+0x2df9c>
   3f094:	ldr	r0, [pc, #156]	; 3f138 <fputs@plt+0x2dfa0>
   3f098:	cmp	ip, #2
   3f09c:	moveq	r1, r0
   3f0a0:	mov	r0, r9
   3f0a4:	bl	2b1ac <fputs@plt+0x1a014>
   3f0a8:	add	sp, sp, #52	; 0x34
   3f0ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f0b0:	ldrh	r3, [r5, #50]	; 0x32
   3f0b4:	cmp	r3, #0
   3f0b8:	ble	3f068 <fputs@plt+0x2ded0>
   3f0bc:	ldr	r3, [r5, #4]
   3f0c0:	ldrsh	r2, [r3]
   3f0c4:	ldr	r3, [r6, #4]
   3f0c8:	ldr	r7, [r3, r2, lsl #4]
   3f0cc:	mov	r4, #0
   3f0d0:	ldr	r8, [pc, #100]	; 3f13c <fputs@plt+0x2dfa4>
   3f0d4:	ldr	fp, [pc, #100]	; 3f140 <fputs@plt+0x2dfa8>
   3f0d8:	mov	sl, #2
   3f0dc:	mov	r3, r7
   3f0e0:	ldr	r2, [r6]
   3f0e4:	mov	r1, r8
   3f0e8:	add	r0, sp, #20
   3f0ec:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f0f0:	add	r4, r4, #1
   3f0f4:	ldrh	r3, [r5, #50]	; 0x32
   3f0f8:	cmp	r3, r4
   3f0fc:	ble	3f068 <fputs@plt+0x2ded0>
   3f100:	ldr	r2, [r5, #4]
   3f104:	lsl	r3, r4, #1
   3f108:	ldrsh	r2, [r2, r3]
   3f10c:	ldr	r3, [r6, #4]
   3f110:	ldr	r7, [r3, r2, lsl #4]
   3f114:	cmp	r4, #0
   3f118:	beq	3f0dc <fputs@plt+0x2df44>
   3f11c:	mov	r2, sl
   3f120:	mov	r1, fp
   3f124:	add	r0, sp, #20
   3f128:	bl	2d354 <fputs@plt+0x1c1bc>
   3f12c:	b	3f0dc <fputs@plt+0x2df44>
   3f130:	andeq	r5, r8, r8, lsl ip
   3f134:	andeq	r0, r0, r3, lsl r8
   3f138:	andeq	r0, r0, r3, lsl r6
   3f13c:	andeq	r5, r8, ip, ror #15
   3f140:	andeq	r5, r8, r4, lsr #24
   3f144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f148:	sub	sp, sp, #164	; 0xa4
   3f14c:	ldrh	lr, [sp, #204]	; 0xcc
   3f150:	ldrb	ip, [r0, #453]	; 0x1c5
   3f154:	cmp	ip, #2
   3f158:	movne	r0, #0
   3f15c:	beq	3f168 <fputs@plt+0x2dfd0>
   3f160:	add	sp, sp, #164	; 0xa4
   3f164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f168:	ldr	r5, [r2, #64]	; 0x40
   3f16c:	ldr	r6, [r5, #36]	; 0x24
   3f170:	tst	r6, #8192	; 0x2000
   3f174:	bne	3f200 <fputs@plt+0x2e068>
   3f178:	tst	lr, #64	; 0x40
   3f17c:	bne	3f200 <fputs@plt+0x2e068>
   3f180:	ldrb	r7, [r2, #44]	; 0x2c
   3f184:	ldr	sl, [r0, #8]
   3f188:	ldr	r2, [r0]
   3f18c:	ldr	fp, [r0, #468]	; 0x1d4
   3f190:	ands	r9, r6, #48	; 0x30
   3f194:	bne	3f39c <fputs@plt+0x2e204>
   3f198:	tst	r6, #1024	; 0x400
   3f19c:	bne	3f1ac <fputs@plt+0x2e014>
   3f1a0:	ldrh	r0, [r5, #24]
   3f1a4:	cmp	r0, #0
   3f1a8:	bne	3f39c <fputs@plt+0x2e204>
   3f1ac:	ands	r8, lr, #3
   3f1b0:	movne	r8, #1
   3f1b4:	add	r0, sp, #60	; 0x3c
   3f1b8:	str	r0, [sp, #36]	; 0x24
   3f1bc:	str	r0, [sp, #40]	; 0x28
   3f1c0:	str	r2, [sp, #32]
   3f1c4:	mov	r2, #0
   3f1c8:	str	r2, [sp, #44]	; 0x2c
   3f1cc:	mov	r0, #100	; 0x64
   3f1d0:	str	r0, [sp, #48]	; 0x30
   3f1d4:	ldr	r0, [pc, #840]	; 3f524 <fputs@plt+0x2e38c>
   3f1d8:	str	r0, [sp, #52]	; 0x34
   3f1dc:	strb	r2, [sp, #56]	; 0x38
   3f1e0:	strb	r2, [sp, #57]	; 0x39
   3f1e4:	ands	lr, lr, #3
   3f1e8:	ldr	r0, [pc, #824]	; 3f528 <fputs@plt+0x2e390>
   3f1ec:	ldr	r2, [pc, #824]	; 3f52c <fputs@plt+0x2e394>
   3f1f0:	moveq	r2, r0
   3f1f4:	cmp	lr, #0
   3f1f8:	movne	r8, #1
   3f1fc:	b	3f3d4 <fputs@plt+0x2e23c>
   3f200:	mov	r0, #0
   3f204:	b	3f160 <fputs@plt+0x2dfc8>
   3f208:	cmp	r8, #0
   3f20c:	beq	3f350 <fputs@plt+0x2e1b8>
   3f210:	ldr	r4, [pc, #792]	; 3f530 <fputs@plt+0x2e398>
   3f214:	b	3f498 <fputs@plt+0x2e300>
   3f218:	ldrh	r9, [r5, #42]	; 0x2a
   3f21c:	mov	r2, #2
   3f220:	ldr	r1, [pc, #780]	; 3f534 <fputs@plt+0x2e39c>
   3f224:	add	r0, sp, #32
   3f228:	bl	2d354 <fputs@plt+0x1c1bc>
   3f22c:	mov	r6, r4
   3f230:	cmp	r4, #0
   3f234:	movle	r6, #0
   3f238:	ble	3f4ec <fputs@plt+0x2e354>
   3f23c:	mov	r1, #0
   3f240:	ldr	r0, [sp, #24]
   3f244:	bl	19afc <fputs@plt+0x8964>
   3f248:	str	r0, [sp, #20]
   3f24c:	mov	r4, #0
   3f250:	ldr	r8, [pc, #736]	; 3f538 <fputs@plt+0x2e3a0>
   3f254:	ldr	r7, [pc, #736]	; 3f53c <fputs@plt+0x2e3a4>
   3f258:	ldr	r2, [sp, #20]
   3f25c:	cmp	r9, r4
   3f260:	movle	r1, r8
   3f264:	movgt	r1, r7
   3f268:	add	r0, sp, #32
   3f26c:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f270:	add	r4, r4, #1
   3f274:	cmp	r4, r6
   3f278:	beq	3f4ec <fputs@plt+0x2e354>
   3f27c:	mov	r1, r4
   3f280:	ldr	r0, [sp, #24]
   3f284:	bl	19afc <fputs@plt+0x8964>
   3f288:	str	r0, [sp, #20]
   3f28c:	cmp	r4, #0
   3f290:	beq	3f258 <fputs@plt+0x2e0c0>
   3f294:	mov	r2, #5
   3f298:	ldr	r1, [pc, #672]	; 3f540 <fputs@plt+0x2e3a8>
   3f29c:	add	r0, sp, #32
   3f2a0:	bl	2d354 <fputs@plt+0x1c1bc>
   3f2a4:	b	3f258 <fputs@plt+0x2e0c0>
   3f2a8:	mov	r1, r6
   3f2ac:	ldr	r0, [sp, #24]
   3f2b0:	bl	19afc <fputs@plt+0x8964>
   3f2b4:	add	r4, r6, #1
   3f2b8:	ldr	r3, [pc, #644]	; 3f544 <fputs@plt+0x2e3ac>
   3f2bc:	mov	r2, r0
   3f2c0:	mov	r1, r6
   3f2c4:	add	r0, sp, #32
   3f2c8:	bl	2d3b0 <fputs@plt+0x1c218>
   3f2cc:	b	3f4fc <fputs@plt+0x2e364>
   3f2d0:	mov	r1, r6
   3f2d4:	ldr	r0, [sp, #24]
   3f2d8:	bl	19afc <fputs@plt+0x8964>
   3f2dc:	ldr	r3, [pc, #612]	; 3f548 <fputs@plt+0x2e3b0>
   3f2e0:	mov	r2, r0
   3f2e4:	mov	r1, r4
   3f2e8:	add	r0, sp, #32
   3f2ec:	bl	2d3b0 <fputs@plt+0x1c218>
   3f2f0:	b	3f508 <fputs@plt+0x2e370>
   3f2f4:	tst	r6, #256	; 0x100
   3f2f8:	beq	3f348 <fputs@plt+0x2e1b0>
   3f2fc:	tst	r6, #15
   3f300:	beq	3f348 <fputs@plt+0x2e1b0>
   3f304:	tst	r6, #5
   3f308:	bne	3f32c <fputs@plt+0x2e194>
   3f30c:	cmp	r9, #48	; 0x30
   3f310:	beq	3f340 <fputs@plt+0x2e1a8>
   3f314:	and	r6, r6, #32
   3f318:	ldr	r3, [pc, #552]	; 3f548 <fputs@plt+0x2e3b0>
   3f31c:	ldr	r2, [pc, #544]	; 3f544 <fputs@plt+0x2e3ac>
   3f320:	cmp	r6, #0
   3f324:	moveq	r2, r3
   3f328:	b	3f330 <fputs@plt+0x2e198>
   3f32c:	ldr	r2, [pc, #536]	; 3f54c <fputs@plt+0x2e3b4>
   3f330:	ldr	r1, [pc, #536]	; 3f550 <fputs@plt+0x2e3b8>
   3f334:	add	r0, sp, #32
   3f338:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f33c:	b	3f350 <fputs@plt+0x2e1b8>
   3f340:	ldr	r2, [pc, #524]	; 3f554 <fputs@plt+0x2e3bc>
   3f344:	b	3f330 <fputs@plt+0x2e198>
   3f348:	tst	r6, #1024	; 0x400
   3f34c:	bne	3f384 <fputs@plt+0x2e1ec>
   3f350:	add	r0, sp, #32
   3f354:	bl	1d47c <fputs@plt+0xc2e4>
   3f358:	mvn	r3, #0
   3f35c:	str	r3, [sp, #8]
   3f360:	str	r0, [sp, #4]
   3f364:	ldr	r3, [sp, #200]	; 0xc8
   3f368:	str	r3, [sp]
   3f36c:	ldr	r3, [sp, #28]
   3f370:	mov	r2, fp
   3f374:	mov	r1, #161	; 0xa1
   3f378:	mov	r0, sl
   3f37c:	bl	2b058 <fputs@plt+0x19ec0>
   3f380:	b	3f160 <fputs@plt+0x2dfc8>
   3f384:	ldr	r3, [r5, #32]
   3f388:	ldr	r2, [r5, #24]
   3f38c:	ldr	r1, [pc, #452]	; 3f558 <fputs@plt+0x2e3c0>
   3f390:	add	r0, sp, #32
   3f394:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f398:	b	3f350 <fputs@plt+0x2e1b8>
   3f39c:	add	r0, sp, #60	; 0x3c
   3f3a0:	str	r0, [sp, #36]	; 0x24
   3f3a4:	str	r0, [sp, #40]	; 0x28
   3f3a8:	str	r2, [sp, #32]
   3f3ac:	mov	r2, #0
   3f3b0:	str	r2, [sp, #44]	; 0x2c
   3f3b4:	mov	r0, #100	; 0x64
   3f3b8:	str	r0, [sp, #48]	; 0x30
   3f3bc:	ldr	r0, [pc, #352]	; 3f524 <fputs@plt+0x2e38c>
   3f3c0:	str	r0, [sp, #52]	; 0x34
   3f3c4:	strb	r2, [sp, #56]	; 0x38
   3f3c8:	strb	r2, [sp, #57]	; 0x39
   3f3cc:	mov	r8, #1
   3f3d0:	ldr	r2, [pc, #340]	; 3f52c <fputs@plt+0x2e394>
   3f3d4:	str	r3, [sp, #28]
   3f3d8:	mov	r4, r1
   3f3dc:	mov	r1, r2
   3f3e0:	add	r0, sp, #32
   3f3e4:	bl	2d388 <fputs@plt+0x1c1f0>
   3f3e8:	add	r3, r7, r7, lsl #3
   3f3ec:	add	r3, r4, r3, lsl #3
   3f3f0:	ldr	r3, [r3, #28]
   3f3f4:	cmp	r3, #0
   3f3f8:	add	r3, r7, r7, lsl #3
   3f3fc:	add	r3, r4, r3, lsl #3
   3f400:	ldrbne	r2, [r3, #48]	; 0x30
   3f404:	ldrne	r1, [pc, #336]	; 3f55c <fputs@plt+0x2e3c4>
   3f408:	ldreq	r2, [r3, #16]
   3f40c:	ldreq	r1, [pc, #332]	; 3f560 <fputs@plt+0x2e3c8>
   3f410:	add	r0, sp, #32
   3f414:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f418:	add	r3, r7, r7, lsl #3
   3f41c:	add	r3, r4, r3, lsl #3
   3f420:	ldr	r2, [r3, #20]
   3f424:	cmp	r2, #0
   3f428:	beq	3f438 <fputs@plt+0x2e2a0>
   3f42c:	ldr	r1, [pc, #304]	; 3f564 <fputs@plt+0x2e3cc>
   3f430:	add	r0, sp, #32
   3f434:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f438:	tst	r6, #1280	; 0x500
   3f43c:	bne	3f2f4 <fputs@plt+0x2e15c>
   3f440:	ldr	r9, [r5, #28]
   3f444:	add	r7, r7, r7, lsl #3
   3f448:	add	r4, r4, r7, lsl #3
   3f44c:	ldr	r3, [r4, #24]
   3f450:	ldrb	r3, [r3, #42]	; 0x2a
   3f454:	tst	r3, #32
   3f458:	beq	3f46c <fputs@plt+0x2e2d4>
   3f45c:	ldrb	r3, [r9, #55]	; 0x37
   3f460:	and	r3, r3, #3
   3f464:	cmp	r3, #2
   3f468:	beq	3f208 <fputs@plt+0x2e070>
   3f46c:	tst	r6, #131072	; 0x20000
   3f470:	bne	3f494 <fputs@plt+0x2e2fc>
   3f474:	tst	r6, #16384	; 0x4000
   3f478:	bne	3f51c <fputs@plt+0x2e384>
   3f47c:	and	r6, r6, #64	; 0x40
   3f480:	ldr	r3, [pc, #224]	; 3f568 <fputs@plt+0x2e3d0>
   3f484:	ldr	r4, [pc, #224]	; 3f56c <fputs@plt+0x2e3d4>
   3f488:	cmp	r6, #0
   3f48c:	moveq	r4, r3
   3f490:	b	3f498 <fputs@plt+0x2e300>
   3f494:	ldr	r4, [pc, #212]	; 3f570 <fputs@plt+0x2e3d8>
   3f498:	mov	r2, #7
   3f49c:	ldr	r1, [pc, #208]	; 3f574 <fputs@plt+0x2e3dc>
   3f4a0:	add	r0, sp, #32
   3f4a4:	bl	2d354 <fputs@plt+0x1c1bc>
   3f4a8:	ldr	r2, [r9]
   3f4ac:	mov	r1, r4
   3f4b0:	add	r0, sp, #32
   3f4b4:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f4b8:	ldr	r3, [r5, #28]
   3f4bc:	str	r3, [sp, #24]
   3f4c0:	ldrh	r4, [r5, #24]
   3f4c4:	cmp	r4, #0
   3f4c8:	bne	3f218 <fputs@plt+0x2e080>
   3f4cc:	ldr	r3, [r5, #36]	; 0x24
   3f4d0:	tst	r3, #48	; 0x30
   3f4d4:	beq	3f350 <fputs@plt+0x2e1b8>
   3f4d8:	mov	r2, #2
   3f4dc:	ldr	r1, [pc, #80]	; 3f534 <fputs@plt+0x2e39c>
   3f4e0:	add	r0, sp, #32
   3f4e4:	bl	2d354 <fputs@plt+0x1c1bc>
   3f4e8:	mov	r6, #0
   3f4ec:	ldr	r3, [r5, #36]	; 0x24
   3f4f0:	tst	r3, #32
   3f4f4:	moveq	r4, r6
   3f4f8:	bne	3f2a8 <fputs@plt+0x2e110>
   3f4fc:	ldr	r3, [r5, #36]	; 0x24
   3f500:	tst	r3, #16
   3f504:	bne	3f2d0 <fputs@plt+0x2e138>
   3f508:	mov	r2, #1
   3f50c:	ldr	r1, [pc, #100]	; 3f578 <fputs@plt+0x2e3e0>
   3f510:	add	r0, sp, #32
   3f514:	bl	2d354 <fputs@plt+0x1c1bc>
   3f518:	b	3f350 <fputs@plt+0x2e1b8>
   3f51c:	ldr	r4, [pc, #88]	; 3f57c <fputs@plt+0x2e3e4>
   3f520:	b	3f498 <fputs@plt+0x2e300>
   3f524:	blcc	fe6f1d2c <stderr@@GLIBC_2.4+0xfe656fbc>
   3f528:	andeq	r5, r8, r0, lsr ip
   3f52c:	andeq	r5, r8, r8, lsr #24
   3f530:	andeq	r8, r8, r8, lsr r3
   3f534:	andeq	r5, r8, r8, asr #25
   3f538:	andeq	r5, r8, r8, lsr ip
   3f53c:	andeq	r5, r8, r0, asr #24
   3f540:	andeq	r4, r8, ip, ror #26
   3f544:	andeq	r5, r8, ip, asr ip
   3f548:	andeq	r5, r8, r8, asr ip
   3f54c:	andeq	r5, r8, r8, asr #24
   3f550:	andeq	r5, r8, ip, asr #25
   3f554:	andeq	r5, r8, ip, asr #24
   3f558:	strdeq	r5, [r8], -r4
   3f55c:			; <UNDEFINED> instruction: 0x000865bc
   3f560:	ldrdeq	lr, [r7], -r0
   3f564:	andeq	r5, r8, r0, asr #25
   3f568:	andeq	r5, r8, r0, ror #24
   3f56c:	andeq	r5, r8, ip, ror #24
   3f570:	muleq	r8, ip, ip
   3f574:	andeq	r5, r8, r0, lsl sp
   3f578:	andeq	pc, r7, ip, asr #32
   3f57c:	andeq	r5, r8, r0, lsl #25
   3f580:	push	{r1, r2, r3}
   3f584:	push	{r4, lr}
   3f588:	sub	sp, sp, #12
   3f58c:	ldr	r3, [r0, #16]
   3f590:	cmp	r3, #0
   3f594:	bne	3f5a8 <fputs@plt+0x2e410>
   3f598:	add	sp, sp, #12
   3f59c:	pop	{r4, lr}
   3f5a0:	add	sp, sp, #12
   3f5a4:	bx	lr
   3f5a8:	mov	r4, r0
   3f5ac:	sub	r3, r3, #1
   3f5b0:	str	r3, [r0, #16]
   3f5b4:	ldr	r3, [r0, #20]
   3f5b8:	add	r3, r3, #1
   3f5bc:	str	r3, [r0, #20]
   3f5c0:	add	r3, sp, #24
   3f5c4:	str	r3, [sp, #4]
   3f5c8:	ldr	r3, [r0, #52]	; 0x34
   3f5cc:	cmp	r3, #0
   3f5d0:	bne	3f610 <fputs@plt+0x2e478>
   3f5d4:	ldr	r1, [r4, #28]
   3f5d8:	cmp	r1, #0
   3f5dc:	beq	3f5f0 <fputs@plt+0x2e458>
   3f5e0:	ldr	r3, [r4, #36]	; 0x24
   3f5e4:	ldr	r2, [r4, #32]
   3f5e8:	add	r0, r4, #40	; 0x28
   3f5ec:	bl	3ef34 <fputs@plt+0x2dd9c>
   3f5f0:	ldr	r2, [sp, #4]
   3f5f4:	ldr	r1, [sp, #20]
   3f5f8:	add	r0, r4, #40	; 0x28
   3f5fc:	bl	2d494 <fputs@plt+0x1c2fc>
   3f600:	ldrb	r3, [r4, #64]	; 0x40
   3f604:	cmp	r3, #1
   3f608:	streq	r3, [r4, #24]
   3f60c:	b	3f598 <fputs@plt+0x2e400>
   3f610:	mov	r2, #1
   3f614:	ldr	r1, [pc, #8]	; 3f624 <fputs@plt+0x2e48c>
   3f618:	add	r0, r0, #40	; 0x28
   3f61c:	bl	2d354 <fputs@plt+0x1c1bc>
   3f620:	b	3f5d4 <fputs@plt+0x2e43c>
   3f624:	andeq	lr, r7, ip, asr #22
   3f628:	subs	r2, r1, #0
   3f62c:	beq	3f690 <fputs@plt+0x2e4f8>
   3f630:	push	{r4, lr}
   3f634:	mov	r3, r0
   3f638:	ldr	r1, [r0, #12]
   3f63c:	cmp	r2, r1
   3f640:	bhi	3f66c <fputs@plt+0x2e4d4>
   3f644:	ldr	lr, [r0, #8]
   3f648:	ldrb	ip, [lr, r2, lsr #3]
   3f64c:	and	r0, r2, #7
   3f650:	mov	r1, #1
   3f654:	lsl	r1, r1, r0
   3f658:	ands	r0, ip, r1
   3f65c:	bne	3f67c <fputs@plt+0x2e4e4>
   3f660:	orr	r1, ip, r1
   3f664:	strb	r1, [lr, r2, lsr #3]
   3f668:	pop	{r4, pc}
   3f66c:	ldr	r1, [pc, #36]	; 3f698 <fputs@plt+0x2e500>
   3f670:	bl	3f580 <fputs@plt+0x2e3e8>
   3f674:	mov	r0, #1
   3f678:	pop	{r4, pc}
   3f67c:	ldr	r1, [pc, #24]	; 3f69c <fputs@plt+0x2e504>
   3f680:	mov	r0, r3
   3f684:	bl	3f580 <fputs@plt+0x2e3e8>
   3f688:	mov	r0, #1
   3f68c:	pop	{r4, pc}
   3f690:	mov	r0, #1
   3f694:	bx	lr
   3f698:	andeq	r5, r8, r8, lsl sp
   3f69c:	andeq	r5, r8, r0, lsr sp
   3f6a0:	push	{r4, r5, r6, r7, r8, lr}
   3f6a4:	sub	sp, sp, #8
   3f6a8:	mov	r5, r0
   3f6ac:	mov	r4, r1
   3f6b0:	mov	r7, r2
   3f6b4:	ldr	r3, [r0, #24]
   3f6b8:	cmp	r3, r1
   3f6bc:	ble	3f6ec <fputs@plt+0x2e554>
   3f6c0:	ldr	r6, [r5, #32]
   3f6c4:	add	r2, r6, r4, lsl #2
   3f6c8:	ldr	r3, [r6, r4, lsl #2]
   3f6cc:	cmp	r3, #0
   3f6d0:	movne	r0, #0
   3f6d4:	beq	3f73c <fputs@plt+0x2e5a4>
   3f6d8:	ldr	r3, [r5, #32]
   3f6dc:	ldr	r3, [r3, r4, lsl #2]
   3f6e0:	str	r3, [r7]
   3f6e4:	add	sp, sp, #8
   3f6e8:	pop	{r4, r5, r6, r7, r8, pc}
   3f6ec:	add	r6, r1, #1
   3f6f0:	lsl	r2, r6, #2
   3f6f4:	asr	r3, r2, #31
   3f6f8:	ldr	r0, [r0, #32]
   3f6fc:	bl	29078 <fputs@plt+0x17ee0>
   3f700:	subs	r8, r0, #0
   3f704:	beq	3f72c <fputs@plt+0x2e594>
   3f708:	ldr	r0, [r5, #24]
   3f70c:	sub	r2, r6, r0
   3f710:	lsl	r2, r2, #2
   3f714:	mov	r1, #0
   3f718:	add	r0, r8, r0, lsl #2
   3f71c:	bl	10f64 <memset@plt>
   3f720:	str	r8, [r5, #32]
   3f724:	str	r6, [r5, #24]
   3f728:	b	3f6c0 <fputs@plt+0x2e528>
   3f72c:	mov	r3, #0
   3f730:	str	r3, [r7]
   3f734:	mov	r0, #7
   3f738:	b	3f6e4 <fputs@plt+0x2e54c>
   3f73c:	ldrb	r3, [r5, #43]	; 0x2b
   3f740:	cmp	r3, #2
   3f744:	beq	3f780 <fputs@plt+0x2e5e8>
   3f748:	ldr	r0, [r5, #4]
   3f74c:	ldrb	r3, [r5, #44]	; 0x2c
   3f750:	ldr	r1, [r0]
   3f754:	str	r2, [sp]
   3f758:	ldr	r6, [r1, #52]	; 0x34
   3f75c:	mov	r2, #32768	; 0x8000
   3f760:	mov	r1, r4
   3f764:	blx	r6
   3f768:	cmp	r0, #8
   3f76c:	ldrbeq	r3, [r5, #46]	; 0x2e
   3f770:	orreq	r3, r3, #2
   3f774:	strbeq	r3, [r5, #46]	; 0x2e
   3f778:	moveq	r0, #0
   3f77c:	b	3f6d8 <fputs@plt+0x2e540>
   3f780:	mov	r0, #32768	; 0x8000
   3f784:	mov	r1, #0
   3f788:	bl	1c2dc <fputs@plt+0xb144>
   3f78c:	str	r0, [r6, r4, lsl #2]
   3f790:	ldr	r3, [r5, #32]
   3f794:	ldr	r0, [r3, r4, lsl #2]
   3f798:	cmp	r0, #0
   3f79c:	moveq	r0, #7
   3f7a0:	movne	r0, #0
   3f7a4:	b	3f6d8 <fputs@plt+0x2e540>
   3f7a8:	push	{r4, r5, r6, lr}
   3f7ac:	sub	sp, sp, #8
   3f7b0:	mov	r4, r1
   3f7b4:	mov	r5, r2
   3f7b8:	mov	r6, r3
   3f7bc:	add	r2, sp, #4
   3f7c0:	bl	3f6a0 <fputs@plt+0x2e508>
   3f7c4:	cmp	r0, #0
   3f7c8:	bne	3f800 <fputs@plt+0x2e668>
   3f7cc:	ldr	r3, [sp, #4]
   3f7d0:	add	r2, r3, #16384	; 0x4000
   3f7d4:	cmp	r4, #0
   3f7d8:	addeq	r3, r3, #136	; 0x88
   3f7dc:	streq	r3, [sp, #4]
   3f7e0:	lslne	r4, r4, #12
   3f7e4:	subne	r4, r4, #34	; 0x22
   3f7e8:	ldr	r3, [sp, #4]
   3f7ec:	sub	r3, r3, #4
   3f7f0:	str	r3, [r6]
   3f7f4:	str	r2, [r5]
   3f7f8:	ldr	r3, [sp, #24]
   3f7fc:	str	r4, [r3]
   3f800:	add	sp, sp, #8
   3f804:	pop	{r4, r5, r6, pc}
   3f808:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f80c:	sub	sp, sp, #44	; 0x2c
   3f810:	ldr	r4, [r0, #68]	; 0x44
   3f814:	cmp	r4, #0
   3f818:	beq	3f870 <fputs@plt+0x2e6d8>
   3f81c:	ldrsh	r3, [r0, #40]	; 0x28
   3f820:	cmp	r3, #0
   3f824:	beq	3f870 <fputs@plt+0x2e6d8>
   3f828:	str	r2, [sp, #20]
   3f82c:	mov	r7, r1
   3f830:	mov	r5, r0
   3f834:	ldr	r3, [r0, #100]	; 0x64
   3f838:	add	r3, r3, #33	; 0x21
   3f83c:	lsr	sl, r3, #12
   3f840:	add	r8, r4, #33	; 0x21
   3f844:	lsr	r8, r8, #12
   3f848:	cmp	r8, sl
   3f84c:	blt	3f954 <fputs@plt+0x2e7bc>
   3f850:	add	r3, r1, r1, lsl #1
   3f854:	rsb	r3, r1, r3, lsl #7
   3f858:	lsl	r3, r3, #19
   3f85c:	lsr	r3, r3, #19
   3f860:	str	r3, [sp, #16]
   3f864:	lsl	r9, r3, #1
   3f868:	mov	r6, #0
   3f86c:	b	3f900 <fputs@plt+0x2e768>
   3f870:	mov	r0, #0
   3f874:	str	r0, [r2]
   3f878:	add	sp, sp, #44	; 0x2c
   3f87c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f880:	subs	r1, r1, #1
   3f884:	beq	3f8e0 <fputs@plt+0x2e748>
   3f888:	add	r3, r3, #1
   3f88c:	lsl	r3, r3, #19
   3f890:	lsr	r3, r3, #19
   3f894:	lsl	r2, r3, #1
   3f898:	add	r0, ip, r2
   3f89c:	ldrh	r2, [ip, r2]
   3f8a0:	uxth	r2, r2
   3f8a4:	cmp	r2, #0
   3f8a8:	beq	3f8ec <fputs@plt+0x2e754>
   3f8ac:	ldrh	r2, [r0]
   3f8b0:	add	r2, r2, lr
   3f8b4:	cmp	r4, r2
   3f8b8:	bcc	3f880 <fputs@plt+0x2e6e8>
   3f8bc:	ldr	r8, [r5, #100]	; 0x64
   3f8c0:	cmp	r2, r8
   3f8c4:	bcc	3f880 <fputs@plt+0x2e6e8>
   3f8c8:	ldrh	r0, [r0]
   3f8cc:	uxth	r0, r0
   3f8d0:	ldr	r0, [fp, r0, lsl #2]
   3f8d4:	cmp	r7, r0
   3f8d8:	moveq	r6, r2
   3f8dc:	b	3f880 <fputs@plt+0x2e6e8>
   3f8e0:	ldr	r0, [pc, #128]	; 3f968 <fputs@plt+0x2e7d0>
   3f8e4:	bl	33174 <fputs@plt+0x21fdc>
   3f8e8:	b	3f878 <fputs@plt+0x2e6e0>
   3f8ec:	ldr	r8, [sp, #12]
   3f8f0:	sub	r8, r8, #1
   3f8f4:	cmp	r8, sl
   3f8f8:	cmpge	r6, #0
   3f8fc:	bne	3f958 <fputs@plt+0x2e7c0>
   3f900:	add	r3, sp, #36	; 0x24
   3f904:	str	r3, [sp]
   3f908:	add	r3, sp, #32
   3f90c:	add	r2, sp, #28
   3f910:	mov	r1, r8
   3f914:	mov	r0, r5
   3f918:	bl	3f7a8 <fputs@plt+0x2e610>
   3f91c:	cmp	r0, #0
   3f920:	bne	3f878 <fputs@plt+0x2e6e0>
   3f924:	ldr	ip, [sp, #28]
   3f928:	add	r0, ip, r9
   3f92c:	ldrh	r3, [ip, r9]
   3f930:	uxth	r3, r3
   3f934:	cmp	r3, #0
   3f938:	beq	3f8f0 <fputs@plt+0x2e758>
   3f93c:	ldr	lr, [sp, #36]	; 0x24
   3f940:	ldr	fp, [sp, #32]
   3f944:	ldr	r3, [sp, #16]
   3f948:	ldr	r1, [pc, #28]	; 3f96c <fputs@plt+0x2e7d4>
   3f94c:	str	r8, [sp, #12]
   3f950:	b	3f8ac <fputs@plt+0x2e714>
   3f954:	mov	r6, #0
   3f958:	ldr	r3, [sp, #20]
   3f95c:	str	r6, [r3]
   3f960:	mov	r0, #0
   3f964:	b	3f878 <fputs@plt+0x2e6e0>
   3f968:	andeq	sp, r0, r3, lsr #5
   3f96c:	andeq	r2, r0, r1
   3f970:	push	{r4, lr}
   3f974:	sub	sp, sp, #24
   3f978:	mov	r3, #0
   3f97c:	str	r3, [sp, #20]
   3f980:	str	r3, [sp, #16]
   3f984:	str	r3, [sp, #12]
   3f988:	ldr	r3, [r0, #68]	; 0x44
   3f98c:	cmp	r3, #0
   3f990:	bne	3f99c <fputs@plt+0x2e804>
   3f994:	add	sp, sp, #24
   3f998:	pop	{r4, pc}
   3f99c:	mov	r4, r0
   3f9a0:	add	r1, r3, #33	; 0x21
   3f9a4:	add	r3, sp, #12
   3f9a8:	str	r3, [sp]
   3f9ac:	add	r3, sp, #16
   3f9b0:	add	r2, sp, #20
   3f9b4:	lsr	r1, r1, #12
   3f9b8:	bl	3f7a8 <fputs@plt+0x2e610>
   3f9bc:	ldr	lr, [r4, #68]	; 0x44
   3f9c0:	ldr	r3, [sp, #12]
   3f9c4:	sub	lr, lr, r3
   3f9c8:	mov	r0, lr
   3f9cc:	mov	r3, #0
   3f9d0:	mov	ip, r3
   3f9d4:	ldr	r1, [sp, #20]
   3f9d8:	ldrh	r2, [r1, r3]
   3f9dc:	uxth	r2, r2
   3f9e0:	cmp	r0, r2
   3f9e4:	strhlt	ip, [r1, r3]
   3f9e8:	add	r3, r3, #2
   3f9ec:	cmp	r3, #16384	; 0x4000
   3f9f0:	bne	3f9d4 <fputs@plt+0x2e83c>
   3f9f4:	add	lr, lr, #1
   3f9f8:	ldr	r0, [sp, #16]
   3f9fc:	add	r0, r0, lr, lsl #2
   3fa00:	ldr	r2, [sp, #20]
   3fa04:	sub	r2, r2, r0
   3fa08:	mov	r1, #0
   3fa0c:	bl	10f64 <memset@plt>
   3fa10:	b	3f994 <fputs@plt+0x2e7fc>
   3fa14:	push	{r4, r5, r6, r7, lr}
   3fa18:	sub	sp, sp, #28
   3fa1c:	mov	r7, r0
   3fa20:	mov	r4, r1
   3fa24:	mov	r5, r2
   3fa28:	mov	r3, #0
   3fa2c:	str	r3, [sp, #20]
   3fa30:	str	r3, [sp, #16]
   3fa34:	str	r3, [sp, #12]
   3fa38:	add	r1, r1, #33	; 0x21
   3fa3c:	add	r3, sp, #20
   3fa40:	str	r3, [sp]
   3fa44:	add	r3, sp, #16
   3fa48:	add	r2, sp, #12
   3fa4c:	lsr	r1, r1, #12
   3fa50:	bl	3f7a8 <fputs@plt+0x2e610>
   3fa54:	subs	r6, r0, #0
   3fa58:	bne	3fb28 <fputs@plt+0x2e990>
   3fa5c:	ldr	r3, [sp, #20]
   3fa60:	sub	r4, r4, r3
   3fa64:	cmp	r4, #1
   3fa68:	beq	3fae8 <fputs@plt+0x2e950>
   3fa6c:	ldr	r3, [sp, #16]
   3fa70:	ldr	r3, [r3, r4, lsl #2]
   3fa74:	cmp	r3, #0
   3fa78:	bne	3fb08 <fputs@plt+0x2e970>
   3fa7c:	add	r3, r5, r5, lsl #1
   3fa80:	rsb	r3, r5, r3, lsl #7
   3fa84:	lsl	r3, r3, #19
   3fa88:	lsr	r3, r3, #19
   3fa8c:	ldr	ip, [sp, #12]
   3fa90:	lsl	r0, r3, #1
   3fa94:	ldrh	r2, [ip, r0]
   3fa98:	uxth	r2, r2
   3fa9c:	cmp	r2, #0
   3faa0:	beq	3fb14 <fputs@plt+0x2e97c>
   3faa4:	cmp	r4, #0
   3faa8:	beq	3fad8 <fputs@plt+0x2e940>
   3faac:	mov	r1, r4
   3fab0:	add	r3, r3, #1
   3fab4:	lsl	r3, r3, #19
   3fab8:	lsr	r3, r3, #19
   3fabc:	lsl	r0, r3, #1
   3fac0:	ldrh	r2, [ip, r0]
   3fac4:	uxth	r2, r2
   3fac8:	cmp	r2, #0
   3facc:	beq	3fb14 <fputs@plt+0x2e97c>
   3fad0:	subs	r1, r1, #1
   3fad4:	bne	3fab0 <fputs@plt+0x2e918>
   3fad8:	ldr	r0, [pc, #84]	; 3fb34 <fputs@plt+0x2e99c>
   3fadc:	bl	33174 <fputs@plt+0x21fdc>
   3fae0:	mov	r6, r0
   3fae4:	b	3fb28 <fputs@plt+0x2e990>
   3fae8:	ldr	r0, [sp, #16]
   3faec:	add	r0, r0, #4
   3faf0:	ldr	r2, [sp, #12]
   3faf4:	add	r2, r2, #16384	; 0x4000
   3faf8:	sub	r2, r2, r0
   3fafc:	mov	r1, #0
   3fb00:	bl	10f64 <memset@plt>
   3fb04:	b	3fa6c <fputs@plt+0x2e8d4>
   3fb08:	mov	r0, r7
   3fb0c:	bl	3f970 <fputs@plt+0x2e7d8>
   3fb10:	b	3fa7c <fputs@plt+0x2e8e4>
   3fb14:	ldr	r3, [sp, #16]
   3fb18:	str	r5, [r3, r4, lsl #2]
   3fb1c:	uxth	r4, r4
   3fb20:	ldr	r3, [sp, #12]
   3fb24:	strh	r4, [r3, r0]
   3fb28:	mov	r0, r6
   3fb2c:	add	sp, sp, #28
   3fb30:	pop	{r4, r5, r6, r7, pc}
   3fb34:	andeq	ip, r0, pc, lsr #25
   3fb38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fb3c:	sub	sp, sp, #132	; 0x84
   3fb40:	mov	r5, r0
   3fb44:	mov	r6, r1
   3fb48:	add	r2, sp, #124	; 0x7c
   3fb4c:	mov	r1, #0
   3fb50:	bl	3f6a0 <fputs@plt+0x2e508>
   3fb54:	subs	r4, r0, #0
   3fb58:	bne	3fb98 <fputs@plt+0x2ea00>
   3fb5c:	ldr	r3, [sp, #124]	; 0x7c
   3fb60:	cmp	r3, #0
   3fb64:	beq	3fba4 <fputs@plt+0x2ea0c>
   3fb68:	mov	r1, r6
   3fb6c:	mov	r0, r5
   3fb70:	bl	1eab0 <fputs@plt+0xd918>
   3fb74:	subs	r4, r0, #0
   3fb78:	bne	3fba8 <fputs@plt+0x2ea10>
   3fb7c:	ldr	r2, [r5, #52]	; 0x34
   3fb80:	ldr	r3, [pc, #1252]	; 4006c <fputs@plt+0x2eed4>
   3fb84:	cmp	r2, r3
   3fb88:	beq	3fb98 <fputs@plt+0x2ea00>
   3fb8c:	ldr	r0, [pc, #1244]	; 40070 <fputs@plt+0x2eed8>
   3fb90:	bl	34cf8 <fputs@plt+0x23b60>
   3fb94:	mov	r4, r0
   3fb98:	mov	r0, r4
   3fb9c:	add	sp, sp, #132	; 0x84
   3fba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fba4:	mov	r4, #1
   3fba8:	ldrb	r3, [r5, #46]	; 0x2e
   3fbac:	tst	r3, #2
   3fbb0:	beq	3fbdc <fputs@plt+0x2ea44>
   3fbb4:	mov	r1, #0
   3fbb8:	mov	r0, r5
   3fbbc:	bl	165c0 <fputs@plt+0x5428>
   3fbc0:	subs	r4, r0, #0
   3fbc4:	bne	3fb98 <fputs@plt+0x2ea00>
   3fbc8:	mov	r1, #0
   3fbcc:	mov	r0, r5
   3fbd0:	bl	165ec <fputs@plt+0x5454>
   3fbd4:	mov	r4, #264	; 0x108
   3fbd8:	b	3fb98 <fputs@plt+0x2ea00>
   3fbdc:	mov	r2, #1
   3fbe0:	mov	r1, #0
   3fbe4:	mov	r0, r5
   3fbe8:	bl	16610 <fputs@plt+0x5478>
   3fbec:	cmp	r0, #0
   3fbf0:	movne	r4, r0
   3fbf4:	bne	3fb98 <fputs@plt+0x2ea00>
   3fbf8:	mov	r3, #1
   3fbfc:	strb	r3, [r5, #44]	; 0x2c
   3fc00:	add	r2, sp, #124	; 0x7c
   3fc04:	mov	r1, #0
   3fc08:	mov	r0, r5
   3fc0c:	bl	3f6a0 <fputs@plt+0x2e508>
   3fc10:	subs	r7, r0, #0
   3fc14:	beq	3fc40 <fputs@plt+0x2eaa8>
   3fc18:	mov	r1, #0
   3fc1c:	strb	r1, [r5, #44]	; 0x2c
   3fc20:	mov	r2, #1
   3fc24:	mov	r0, r5
   3fc28:	bl	16638 <fputs@plt+0x54a0>
   3fc2c:	cmp	r4, #0
   3fc30:	movne	r4, r7
   3fc34:	bne	3fb98 <fputs@plt+0x2ea00>
   3fc38:	mov	r4, r7
   3fc3c:	b	3fb7c <fputs@plt+0x2e9e4>
   3fc40:	mov	r1, r6
   3fc44:	mov	r0, r5
   3fc48:	bl	1eab0 <fputs@plt+0xd918>
   3fc4c:	subs	r4, r0, #0
   3fc50:	bne	3fc6c <fputs@plt+0x2ead4>
   3fc54:	mov	r1, #0
   3fc58:	strb	r1, [r5, #44]	; 0x2c
   3fc5c:	mov	r2, #1
   3fc60:	mov	r0, r5
   3fc64:	bl	16638 <fputs@plt+0x54a0>
   3fc68:	b	3fb7c <fputs@plt+0x2e9e4>
   3fc6c:	ldrb	r3, [r5, #45]	; 0x2d
   3fc70:	add	fp, r3, #1
   3fc74:	rsb	r2, fp, #8
   3fc78:	str	r2, [sp, #32]
   3fc7c:	mov	r1, fp
   3fc80:	mov	r0, r5
   3fc84:	bl	16610 <fputs@plt+0x5478>
   3fc88:	subs	r4, r0, #0
   3fc8c:	beq	3fcac <fputs@plt+0x2eb14>
   3fc90:	mov	r2, #1
   3fc94:	str	r2, [r6]
   3fc98:	mov	r1, #0
   3fc9c:	strb	r1, [r5, #44]	; 0x2c
   3fca0:	mov	r0, r5
   3fca4:	bl	16638 <fputs@plt+0x54a0>
   3fca8:	b	3fb98 <fputs@plt+0x2ea00>
   3fcac:	mov	r2, #48	; 0x30
   3fcb0:	mov	r1, #0
   3fcb4:	add	r0, r5, #52	; 0x34
   3fcb8:	bl	10f64 <memset@plt>
   3fcbc:	add	r1, sp, #80	; 0x50
   3fcc0:	ldr	r0, [r5, #8]
   3fcc4:	bl	13768 <fputs@plt+0x25d0>
   3fcc8:	subs	r4, r0, #0
   3fccc:	bne	40050 <fputs@plt+0x2eeb8>
   3fcd0:	ldrd	r2, [sp, #80]	; 0x50
   3fcd4:	cmp	r2, #33	; 0x21
   3fcd8:	sbcs	r3, r3, #0
   3fcdc:	movlt	r3, #0
   3fce0:	strlt	r3, [sp, #28]
   3fce4:	strlt	r3, [sp, #24]
   3fce8:	bge	3fd64 <fputs@plt+0x2ebcc>
   3fcec:	ldr	r3, [sp, #24]
   3fcf0:	str	r3, [r5, #76]	; 0x4c
   3fcf4:	ldr	r3, [sp, #28]
   3fcf8:	str	r3, [r5, #80]	; 0x50
   3fcfc:	mov	r0, r5
   3fd00:	bl	1c538 <fputs@plt+0xb3a0>
   3fd04:	ldr	r3, [r5, #32]
   3fd08:	ldr	r3, [r3]
   3fd0c:	mov	r2, #0
   3fd10:	str	r2, [r3, #96]	; 0x60
   3fd14:	ldr	r1, [r5, #68]	; 0x44
   3fd18:	str	r1, [r3, #128]	; 0x80
   3fd1c:	str	r2, [r3, #100]	; 0x64
   3fd20:	mvn	r2, #0
   3fd24:	str	r2, [r3, #104]	; 0x68
   3fd28:	str	r2, [r3, #108]	; 0x6c
   3fd2c:	str	r2, [r3, #112]	; 0x70
   3fd30:	str	r2, [r3, #116]	; 0x74
   3fd34:	ldr	r2, [r5, #68]	; 0x44
   3fd38:	cmp	r2, #0
   3fd3c:	strne	r2, [r3, #104]	; 0x68
   3fd40:	ldr	r3, [r5, #72]	; 0x48
   3fd44:	cmp	r3, #0
   3fd48:	beq	40050 <fputs@plt+0x2eeb8>
   3fd4c:	ldr	r3, [r5, #108]	; 0x6c
   3fd50:	ldr	r2, [r5, #68]	; 0x44
   3fd54:	ldr	r1, [pc, #792]	; 40074 <fputs@plt+0x2eedc>
   3fd58:	ldr	r0, [pc, #792]	; 40078 <fputs@plt+0x2eee0>
   3fd5c:	bl	319f4 <fputs@plt+0x2085c>
   3fd60:	b	40050 <fputs@plt+0x2eeb8>
   3fd64:	mov	r2, #0
   3fd68:	mov	r3, #0
   3fd6c:	strd	r2, [sp]
   3fd70:	mov	r2, #32
   3fd74:	add	r1, sp, #92	; 0x5c
   3fd78:	ldr	r0, [r5, #8]
   3fd7c:	bl	136f8 <fputs@plt+0x2560>
   3fd80:	cmp	r0, #0
   3fd84:	bne	4004c <fputs@plt+0x2eeb4>
   3fd88:	ldr	ip, [sp, #92]	; 0x5c
   3fd8c:	rev	ip, ip
   3fd90:	ldr	r7, [sp, #100]	; 0x64
   3fd94:	rev	r7, r7
   3fd98:	bic	r2, ip, #1
   3fd9c:	ldr	r3, [pc, #728]	; 4007c <fputs@plt+0x2eee4>
   3fda0:	cmp	r2, r3
   3fda4:	strne	r0, [sp, #12]
   3fda8:	beq	3fdd4 <fputs@plt+0x2ec3c>
   3fdac:	ldr	r3, [sp, #12]
   3fdb0:	str	r3, [sp, #16]
   3fdb4:	mov	r3, #0
   3fdb8:	str	r3, [sp, #28]
   3fdbc:	str	r3, [sp, #24]
   3fdc0:	ldr	r3, [sp, #16]
   3fdc4:	cmp	r3, #0
   3fdc8:	ldrne	r4, [sp, #16]
   3fdcc:	bne	40050 <fputs@plt+0x2eeb8>
   3fdd0:	b	3fcec <fputs@plt+0x2eb54>
   3fdd4:	sub	r3, r7, #1
   3fdd8:	ands	r3, r3, r7
   3fddc:	str	r3, [sp, #12]
   3fde0:	bne	40064 <fputs@plt+0x2eecc>
   3fde4:	sub	r3, r7, #512	; 0x200
   3fde8:	cmp	r3, #65024	; 0xfe00
   3fdec:	bhi	3fdac <fputs@plt+0x2ec14>
   3fdf0:	and	ip, ip, #1
   3fdf4:	strb	ip, [r5, #65]	; 0x41
   3fdf8:	str	r7, [r5, #36]	; 0x24
   3fdfc:	ldr	r3, [sp, #104]	; 0x68
   3fe00:	rev	r3, r3
   3fe04:	str	r3, [r5, #112]	; 0x70
   3fe08:	add	r3, r5, #84	; 0x54
   3fe0c:	mov	r2, r3
   3fe10:	str	r3, [sp, #40]	; 0x28
   3fe14:	add	r3, sp, #108	; 0x6c
   3fe18:	ldm	r3!, {r0, r1}
   3fe1c:	str	r0, [r5, #84]	; 0x54
   3fe20:	str	r1, [r2, #4]
   3fe24:	add	r9, r5, #76	; 0x4c
   3fe28:	str	r9, [sp]
   3fe2c:	mov	r3, #0
   3fe30:	mov	r2, #24
   3fe34:	add	r1, sp, #92	; 0x5c
   3fe38:	eor	r0, ip, #1
   3fe3c:	bl	164e0 <fputs@plt+0x5348>
   3fe40:	ldr	r3, [sp, #116]	; 0x74
   3fe44:	rev	r3, r3
   3fe48:	ldr	r2, [r5, #76]	; 0x4c
   3fe4c:	cmp	r2, r3
   3fe50:	bne	3fdac <fputs@plt+0x2ec14>
   3fe54:	ldr	r3, [sp, #120]	; 0x78
   3fe58:	rev	r3, r3
   3fe5c:	ldr	r2, [r5, #80]	; 0x50
   3fe60:	cmp	r2, r3
   3fe64:	bne	3fdac <fputs@plt+0x2ec14>
   3fe68:	ldr	r3, [pc, #528]	; 40080 <fputs@plt+0x2eee8>
   3fe6c:	ldr	r2, [sp, #96]	; 0x60
   3fe70:	cmp	r2, r3
   3fe74:	beq	3fe88 <fputs@plt+0x2ecf0>
   3fe78:	ldr	r0, [pc, #516]	; 40084 <fputs@plt+0x2eeec>
   3fe7c:	bl	34cf8 <fputs@plt+0x23b60>
   3fe80:	str	r0, [sp, #12]
   3fe84:	b	3fdac <fputs@plt+0x2ec14>
   3fe88:	add	r3, r7, #24
   3fe8c:	mov	r1, r3
   3fe90:	str	r3, [sp, #44]	; 0x2c
   3fe94:	mov	r2, r3
   3fe98:	asr	r3, r3, #31
   3fe9c:	strd	r2, [sp, #48]	; 0x30
   3fea0:	mov	r0, r1
   3fea4:	mov	r1, r3
   3fea8:	bl	29014 <fputs@plt+0x17e7c>
   3feac:	subs	r8, r0, #0
   3feb0:	beq	40048 <fputs@plt+0x2eeb0>
   3feb4:	add	r3, r8, #24
   3feb8:	str	r3, [sp, #56]	; 0x38
   3febc:	bic	r3, r7, #255	; 0xff
   3fec0:	orr	r7, r3, r7, asr #16
   3fec4:	uxth	r3, r7
   3fec8:	str	r3, [sp, #72]	; 0x48
   3fecc:	ldr	r3, [sp, #12]
   3fed0:	str	r3, [sp, #36]	; 0x24
   3fed4:	mov	r3, #0
   3fed8:	str	r3, [sp, #28]
   3fedc:	str	r3, [sp, #24]
   3fee0:	mov	r0, #32
   3fee4:	mov	r1, #0
   3fee8:	add	r3, r8, #8
   3feec:	str	r3, [sp, #76]	; 0x4c
   3fef0:	strd	r0, [sp, #16]
   3fef4:	ldrd	r2, [sp, #48]	; 0x30
   3fef8:	ldrd	r0, [sp, #16]
   3fefc:	adds	r0, r0, r2
   3ff00:	adc	r1, r1, r3
   3ff04:	strd	r0, [sp, #64]	; 0x40
   3ff08:	ldrd	r2, [sp, #80]	; 0x50
   3ff0c:	cmp	r2, r0
   3ff10:	sbcs	r3, r3, r1
   3ff14:	bge	3ff2c <fputs@plt+0x2ed94>
   3ff18:	ldr	r3, [sp, #12]
   3ff1c:	str	r3, [sp, #16]
   3ff20:	mov	r0, r8
   3ff24:	bl	1fb70 <fputs@plt+0xe9d8>
   3ff28:	b	3fdc0 <fputs@plt+0x2ec28>
   3ff2c:	ldr	r3, [sp, #36]	; 0x24
   3ff30:	add	r3, r3, #1
   3ff34:	str	r3, [sp, #36]	; 0x24
   3ff38:	ldrd	r2, [sp, #16]
   3ff3c:	strd	r2, [sp]
   3ff40:	ldr	r2, [sp, #44]	; 0x2c
   3ff44:	mov	r1, r8
   3ff48:	ldr	r0, [r5, #8]
   3ff4c:	bl	136f8 <fputs@plt+0x2560>
   3ff50:	subs	r3, r0, #0
   3ff54:	str	r3, [sp, #16]
   3ff58:	bne	3ff20 <fputs@plt+0x2ed88>
   3ff5c:	mov	r2, #8
   3ff60:	ldr	r1, [sp, #76]	; 0x4c
   3ff64:	ldr	r0, [sp, #40]	; 0x28
   3ff68:	bl	10ec8 <memcmp@plt>
   3ff6c:	cmp	r0, #0
   3ff70:	bne	3ff20 <fputs@plt+0x2ed88>
   3ff74:	ldr	sl, [r8]
   3ff78:	rev	sl, sl
   3ff7c:	cmp	sl, #0
   3ff80:	beq	3ff20 <fputs@plt+0x2ed88>
   3ff84:	ldrb	r7, [r5, #65]	; 0x41
   3ff88:	clz	r7, r7
   3ff8c:	lsr	r7, r7, #5
   3ff90:	str	r9, [sp]
   3ff94:	mov	r3, r9
   3ff98:	mov	r2, #8
   3ff9c:	mov	r1, r8
   3ffa0:	mov	r0, r7
   3ffa4:	bl	164e0 <fputs@plt+0x5348>
   3ffa8:	str	r9, [sp]
   3ffac:	mov	r3, r9
   3ffb0:	ldr	r2, [r5, #36]	; 0x24
   3ffb4:	ldr	r1, [sp, #56]	; 0x38
   3ffb8:	mov	r0, r7
   3ffbc:	bl	164e0 <fputs@plt+0x5348>
   3ffc0:	ldr	r3, [r8, #16]
   3ffc4:	rev	r3, r3
   3ffc8:	ldr	r2, [r5, #76]	; 0x4c
   3ffcc:	cmp	r2, r3
   3ffd0:	bne	3ff20 <fputs@plt+0x2ed88>
   3ffd4:	ldr	r3, [r8, #20]
   3ffd8:	rev	r3, r3
   3ffdc:	ldr	r2, [r5, #80]	; 0x50
   3ffe0:	cmp	r2, r3
   3ffe4:	bne	3ff20 <fputs@plt+0x2ed88>
   3ffe8:	ldr	r7, [r8, #4]
   3ffec:	rev	r7, r7
   3fff0:	ldr	r1, [sp, #36]	; 0x24
   3fff4:	str	r1, [sp, #60]	; 0x3c
   3fff8:	mov	r2, sl
   3fffc:	mov	r0, r5
   40000:	bl	3fa14 <fputs@plt+0x2e87c>
   40004:	subs	r2, r0, #0
   40008:	str	r2, [sp, #16]
   4000c:	bne	3ff20 <fputs@plt+0x2ed88>
   40010:	cmp	r7, #0
   40014:	beq	4003c <fputs@plt+0x2eea4>
   40018:	ldr	r3, [sp, #60]	; 0x3c
   4001c:	str	r3, [r5, #68]	; 0x44
   40020:	str	r7, [r5, #72]	; 0x48
   40024:	ldrh	r3, [sp, #72]	; 0x48
   40028:	strh	r3, [r5, #66]	; 0x42
   4002c:	ldr	r3, [r5, #76]	; 0x4c
   40030:	str	r3, [sp, #24]
   40034:	ldr	r3, [r5, #80]	; 0x50
   40038:	str	r3, [sp, #28]
   4003c:	ldrd	r2, [sp, #64]	; 0x40
   40040:	strd	r2, [sp, #16]
   40044:	b	3fef4 <fputs@plt+0x2ed5c>
   40048:	mov	r0, #7
   4004c:	mov	r4, r0
   40050:	ldr	r2, [sp, #32]
   40054:	mov	r1, fp
   40058:	mov	r0, r5
   4005c:	bl	16638 <fputs@plt+0x54a0>
   40060:	b	3fc90 <fputs@plt+0x2eaf8>
   40064:	str	r0, [sp, #12]
   40068:	b	3fdac <fputs@plt+0x2ec14>
   4006c:	eoreq	lr, sp, r8, lsl r2
   40070:	andeq	sp, r0, r4, ror #1
   40074:	andeq	r5, r8, ip, asr #26
   40078:	andeq	r0, r0, fp, lsl r1
   4007c:	ldrbcc	r0, [pc, -r2, lsl #13]!
   40080:	stmiane	r2!, {r8, sl, fp, sp}^
   40084:	andeq	ip, r0, r2, lsr sp
   40088:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4008c:	mov	r7, r0
   40090:	mov	r5, r1
   40094:	mov	r4, r2
   40098:	cmp	r3, #5
   4009c:	ble	400cc <fputs@plt+0x2ef34>
   400a0:	cmp	r3, #100	; 0x64
   400a4:	movgt	r6, #15
   400a8:	bgt	402d4 <fputs@plt+0x2f13c>
   400ac:	cmp	r3, #9
   400b0:	subgt	r1, r3, #9
   400b4:	mulgt	r1, r1, r1
   400b8:	addgt	r3, r1, r1, lsl #2
   400bc:	rsbgt	r1, r1, r3, lsl #3
   400c0:	movle	r1, #1
   400c4:	ldr	r0, [r0]
   400c8:	bl	13840 <fputs@plt+0x26a8>
   400cc:	cmp	r4, #0
   400d0:	beq	401a8 <fputs@plt+0x2f010>
   400d4:	ldr	r3, [r7, #32]
   400d8:	ldr	r8, [r3]
   400dc:	mov	r6, #0
   400e0:	ldr	r9, [r7, #68]	; 0x44
   400e4:	mov	r3, #1
   400e8:	mov	r5, #0
   400ec:	mov	r4, r5
   400f0:	add	r2, r8, r3, lsl #2
   400f4:	ldr	r2, [r2, #100]	; 0x64
   400f8:	cmp	r2, r4
   400fc:	cmpcs	r9, r2
   40100:	movcs	r1, #1
   40104:	movcc	r1, #0
   40108:	cmp	r1, #0
   4010c:	movne	r5, r3
   40110:	cmp	r1, #0
   40114:	movne	r4, r2
   40118:	add	r3, r3, #1
   4011c:	cmp	r3, #5
   40120:	bne	400f0 <fputs@plt+0x2ef58>
   40124:	ldrb	r3, [r7, #46]	; 0x2e
   40128:	tst	r3, #2
   4012c:	bne	402c0 <fputs@plt+0x2f128>
   40130:	clz	r3, r5
   40134:	lsr	r3, r3, #5
   40138:	cmp	r4, r9
   4013c:	orrcc	r3, r3, #1
   40140:	cmp	r3, #0
   40144:	beq	402c0 <fputs@plt+0x2f128>
   40148:	mov	sl, #1
   4014c:	add	fp, sl, #3
   40150:	mov	r2, #1
   40154:	mov	r1, fp
   40158:	mov	r0, r7
   4015c:	bl	16610 <fputs@plt+0x5478>
   40160:	subs	r6, r0, #0
   40164:	beq	40290 <fputs@plt+0x2f0f8>
   40168:	cmp	r6, #5
   4016c:	bne	402d4 <fputs@plt+0x2f13c>
   40170:	add	sl, sl, #1
   40174:	cmp	sl, #5
   40178:	bne	4014c <fputs@plt+0x2efb4>
   4017c:	cmp	r5, #0
   40180:	beq	40334 <fputs@plt+0x2f19c>
   40184:	add	r9, r5, #3
   40188:	mov	r1, r9
   4018c:	mov	r0, r7
   40190:	bl	165c0 <fputs@plt+0x5428>
   40194:	subs	r6, r0, #0
   40198:	beq	402dc <fputs@plt+0x2f144>
   4019c:	cmp	r6, #5
   401a0:	mvneq	r6, #0
   401a4:	b	402d4 <fputs@plt+0x2f13c>
   401a8:	mov	r1, r5
   401ac:	mov	r0, r7
   401b0:	bl	3fb38 <fputs@plt+0x2e9a0>
   401b4:	mov	r6, r0
   401b8:	cmp	r0, #5
   401bc:	beq	40238 <fputs@plt+0x2f0a0>
   401c0:	cmp	r0, #0
   401c4:	bne	402d4 <fputs@plt+0x2f13c>
   401c8:	ldr	r3, [r7, #32]
   401cc:	ldr	r8, [r3]
   401d0:	ldr	r2, [r8, #96]	; 0x60
   401d4:	ldr	r3, [r7, #68]	; 0x44
   401d8:	cmp	r2, r3
   401dc:	bne	400e0 <fputs@plt+0x2ef48>
   401e0:	mov	r1, #3
   401e4:	mov	r0, r7
   401e8:	bl	165c0 <fputs@plt+0x5428>
   401ec:	mov	r6, r0
   401f0:	mov	r0, r7
   401f4:	bl	1659c <fputs@plt+0x5404>
   401f8:	cmp	r6, #0
   401fc:	bne	40284 <fputs@plt+0x2f0ec>
   40200:	ldr	r3, [r7, #32]
   40204:	mov	r2, #48	; 0x30
   40208:	add	r1, r7, #52	; 0x34
   4020c:	ldr	r0, [r3]
   40210:	bl	10ec8 <memcmp@plt>
   40214:	subs	r6, r0, #0
   40218:	moveq	r3, #0
   4021c:	strheq	r3, [r7, #40]	; 0x28
   40220:	beq	402d4 <fputs@plt+0x2f13c>
   40224:	mov	r1, #3
   40228:	mov	r0, r7
   4022c:	bl	165ec <fputs@plt+0x5454>
   40230:	mvn	r6, #0
   40234:	b	402d4 <fputs@plt+0x2f13c>
   40238:	ldr	r3, [r7, #32]
   4023c:	ldr	r3, [r3]
   40240:	cmp	r3, #0
   40244:	mvneq	r6, #0
   40248:	beq	402d4 <fputs@plt+0x2f13c>
   4024c:	mov	r1, #2
   40250:	mov	r0, r7
   40254:	bl	165c0 <fputs@plt+0x5428>
   40258:	subs	r6, r0, #0
   4025c:	beq	40270 <fputs@plt+0x2f0d8>
   40260:	ldr	r3, [pc, #212]	; 4033c <fputs@plt+0x2f1a4>
   40264:	cmp	r6, #5
   40268:	moveq	r6, r3
   4026c:	b	402d4 <fputs@plt+0x2f13c>
   40270:	mov	r1, #2
   40274:	mov	r0, r7
   40278:	bl	165ec <fputs@plt+0x5454>
   4027c:	mvn	r6, #0
   40280:	b	402d4 <fputs@plt+0x2f13c>
   40284:	cmp	r6, #5
   40288:	bne	402d4 <fputs@plt+0x2f13c>
   4028c:	b	400e0 <fputs@plt+0x2ef48>
   40290:	add	r3, r8, sl, lsl #2
   40294:	str	r9, [r3, #100]	; 0x64
   40298:	mov	r2, #1
   4029c:	mov	r1, fp
   402a0:	mov	r0, r7
   402a4:	bl	16638 <fputs@plt+0x54a0>
   402a8:	cmp	sl, #0
   402ac:	movne	r5, sl
   402b0:	movne	r4, r9
   402b4:	bne	40184 <fputs@plt+0x2efec>
   402b8:	mov	r6, #520	; 0x208
   402bc:	b	402d4 <fputs@plt+0x2f13c>
   402c0:	cmp	r5, #0
   402c4:	bne	40184 <fputs@plt+0x2efec>
   402c8:	cmp	r6, #5
   402cc:	mvneq	r6, #0
   402d0:	movne	r6, #520	; 0x208
   402d4:	mov	r0, r6
   402d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   402dc:	ldr	r3, [r8, #96]	; 0x60
   402e0:	add	r3, r3, #1
   402e4:	str	r3, [r7, #100]	; 0x64
   402e8:	mov	r0, r7
   402ec:	bl	1659c <fputs@plt+0x5404>
   402f0:	add	r8, r8, r5, lsl #2
   402f4:	ldr	r3, [r8, #100]	; 0x64
   402f8:	cmp	r3, r4
   402fc:	bne	40320 <fputs@plt+0x2f188>
   40300:	ldr	r3, [r7, #32]
   40304:	mov	r2, #48	; 0x30
   40308:	add	r1, r7, #52	; 0x34
   4030c:	ldr	r0, [r3]
   40310:	bl	10ec8 <memcmp@plt>
   40314:	subs	r6, r0, #0
   40318:	strheq	r5, [r7, #40]	; 0x28
   4031c:	beq	402d4 <fputs@plt+0x2f13c>
   40320:	mov	r1, r9
   40324:	mov	r0, r7
   40328:	bl	165ec <fputs@plt+0x5454>
   4032c:	mvn	r6, #0
   40330:	b	402d4 <fputs@plt+0x2f13c>
   40334:	mvn	r6, #0
   40338:	b	402d4 <fputs@plt+0x2f13c>
   4033c:	andeq	r0, r0, r5, lsl #2
   40340:	push	{r4, r5, r6, lr}
   40344:	ldr	r4, [r0, #416]	; 0x1a0
   40348:	cmp	r4, #0
   4034c:	moveq	r4, r0
   40350:	ldr	ip, [r4, #456]	; 0x1c8
   40354:	cmp	ip, #0
   40358:	ble	4038c <fputs@plt+0x2f1f4>
   4035c:	ldr	r2, [r4, #524]	; 0x20c
   40360:	ldr	r3, [r2]
   40364:	cmp	r1, r3
   40368:	popeq	{r4, r5, r6, pc}
   4036c:	mov	r3, #0
   40370:	add	r3, r3, #1
   40374:	cmp	r3, ip
   40378:	beq	4038c <fputs@plt+0x2f1f4>
   4037c:	ldr	r0, [r2, #4]!
   40380:	cmp	r0, r1
   40384:	bne	40370 <fputs@plt+0x2f1d8>
   40388:	pop	{r4, r5, r6, pc}
   4038c:	mov	r5, r1
   40390:	add	r2, ip, #1
   40394:	lsl	r2, r2, #2
   40398:	asr	r3, r2, #31
   4039c:	ldr	r0, [r4, #524]	; 0x20c
   403a0:	bl	29078 <fputs@plt+0x17ee0>
   403a4:	cmp	r0, #0
   403a8:	beq	403c4 <fputs@plt+0x2f22c>
   403ac:	str	r0, [r4, #524]	; 0x20c
   403b0:	ldr	r3, [r4, #456]	; 0x1c8
   403b4:	add	r2, r3, #1
   403b8:	str	r2, [r4, #456]	; 0x1c8
   403bc:	str	r5, [r0, r3, lsl #2]
   403c0:	pop	{r4, r5, r6, pc}
   403c4:	ldr	r0, [r4]
   403c8:	bl	13af4 <fputs@plt+0x295c>
   403cc:	pop	{r4, r5, r6, pc}
   403d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   403d4:	sub	sp, sp, #44	; 0x2c
   403d8:	mov	fp, r0
   403dc:	mov	r4, r2
   403e0:	ldr	r0, [r2]
   403e4:	bl	2ec10 <fputs@plt+0x1da78>
   403e8:	subs	r7, r0, #0
   403ec:	beq	404ac <fputs@plt+0x2f314>
   403f0:	ldr	r0, [r4]
   403f4:	bl	2eb54 <fputs@plt+0x1d9bc>
   403f8:	str	r0, [sp, #32]
   403fc:	ldr	r0, [r4, #4]
   40400:	bl	2ec10 <fputs@plt+0x1da78>
   40404:	subs	r8, r0, #0
   40408:	beq	404ac <fputs@plt+0x2f314>
   4040c:	ldrb	r3, [r8]
   40410:	cmp	r3, #0
   40414:	beq	404a0 <fputs@plt+0x2f308>
   40418:	ldr	r0, [r4, #4]
   4041c:	bl	2eb54 <fputs@plt+0x1d9bc>
   40420:	mov	r6, r0
   40424:	str	r0, [sp, #12]
   40428:	ldr	r0, [r4, #8]
   4042c:	bl	2ec10 <fputs@plt+0x1da78>
   40430:	subs	r3, r0, #0
   40434:	str	r3, [sp, #20]
   40438:	beq	404ac <fputs@plt+0x2f314>
   4043c:	ldr	r0, [r4, #8]
   40440:	bl	2eb54 <fputs@plt+0x1d9bc>
   40444:	str	r0, [sp, #16]
   40448:	ldr	sl, [sp, #32]
   4044c:	add	r3, sl, #1
   40450:	asr	r5, r3, #31
   40454:	mov	r2, r3
   40458:	mov	r3, r5
   4045c:	strd	r2, [sp]
   40460:	mov	r0, fp
   40464:	bl	29e2c <fputs@plt+0x18c94>
   40468:	subs	r9, r0, #0
   4046c:	beq	404ac <fputs@plt+0x2f314>
   40470:	subs	sl, sl, r6
   40474:	bmi	40590 <fputs@plt+0x2f3f8>
   40478:	mov	r5, #0
   4047c:	mov	r4, r5
   40480:	ldr	r1, [sp, #16]
   40484:	sub	r3, r1, r6
   40488:	mov	r0, r3
   4048c:	asr	r1, r3, #31
   40490:	strd	r0, [sp, #24]
   40494:	sub	r3, r6, #1
   40498:	str	r3, [sp, #36]	; 0x24
   4049c:	b	404c8 <fputs@plt+0x2f330>
   404a0:	ldr	r1, [r4]
   404a4:	mov	r0, fp
   404a8:	bl	2ac84 <fputs@plt+0x19aec>
   404ac:	add	sp, sp, #44	; 0x2c
   404b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   404b4:	strb	r6, [r9, r5]
   404b8:	add	r5, r5, #1
   404bc:	add	r4, r4, #1
   404c0:	cmp	sl, r4
   404c4:	blt	40598 <fputs@plt+0x2f400>
   404c8:	add	r0, r7, r4
   404cc:	ldrb	r6, [r7, r4]
   404d0:	ldrb	r3, [r8]
   404d4:	cmp	r3, r6
   404d8:	bne	404b4 <fputs@plt+0x2f31c>
   404dc:	ldr	r2, [sp, #12]
   404e0:	mov	r1, r8
   404e4:	bl	10ec8 <memcmp@plt>
   404e8:	cmp	r0, #0
   404ec:	bne	404b4 <fputs@plt+0x2f31c>
   404f0:	ldrd	r2, [sp, #24]
   404f4:	ldrd	r0, [sp]
   404f8:	adds	r2, r2, r0
   404fc:	adc	r3, r3, r1
   40500:	strd	r2, [sp]
   40504:	subs	r0, r2, #1
   40508:	sbc	r1, r3, #0
   4050c:	ldr	r3, [fp]
   40510:	ldr	r3, [r3, #32]
   40514:	ldr	r2, [r3, #92]	; 0x5c
   40518:	asr	r3, r2, #31
   4051c:	cmp	r2, r0
   40520:	sbcs	r3, r3, r1
   40524:	blt	40568 <fputs@plt+0x2f3d0>
   40528:	ldr	r2, [sp]
   4052c:	asr	r3, r2, #31
   40530:	mov	r0, r9
   40534:	bl	29078 <fputs@plt+0x17ee0>
   40538:	subs	r6, r0, #0
   4053c:	beq	4057c <fputs@plt+0x2f3e4>
   40540:	ldr	r9, [sp, #16]
   40544:	mov	r2, r9
   40548:	ldr	r1, [sp, #20]
   4054c:	add	r0, r6, r5
   40550:	bl	11000 <memcpy@plt>
   40554:	add	r5, r5, r9
   40558:	ldr	r3, [sp, #36]	; 0x24
   4055c:	add	r4, r4, r3
   40560:	mov	r9, r6
   40564:	b	404bc <fputs@plt+0x2f324>
   40568:	mov	r0, fp
   4056c:	bl	29dc0 <fputs@plt+0x18c28>
   40570:	mov	r0, r9
   40574:	bl	1fb70 <fputs@plt+0xe9d8>
   40578:	b	404ac <fputs@plt+0x2f314>
   4057c:	mov	r0, fp
   40580:	bl	27664 <fputs@plt+0x164cc>
   40584:	mov	r0, r9
   40588:	bl	1fb70 <fputs@plt+0xe9d8>
   4058c:	b	404ac <fputs@plt+0x2f314>
   40590:	mov	r5, #0
   40594:	mov	r4, r5
   40598:	ldr	r3, [sp, #32]
   4059c:	sub	r6, r3, r4
   405a0:	mov	r2, r6
   405a4:	add	r1, r7, r4
   405a8:	add	r0, r9, r5
   405ac:	bl	11000 <memcpy@plt>
   405b0:	add	r2, r6, r5
   405b4:	mov	r3, #0
   405b8:	strb	r3, [r9, r2]
   405bc:	ldr	r3, [pc, #12]	; 405d0 <fputs@plt+0x2f438>
   405c0:	mov	r1, r9
   405c4:	mov	r0, fp
   405c8:	bl	29f70 <fputs@plt+0x18dd8>
   405cc:	b	404ac <fputs@plt+0x2f314>
   405d0:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   405d4:	push	{r4, r5, r6, r7, r8, lr}
   405d8:	mov	r4, r0
   405dc:	mov	r5, r1
   405e0:	bl	28900 <fputs@plt+0x17768>
   405e4:	cmp	r0, #0
   405e8:	bne	40644 <fputs@plt+0x2f4ac>
   405ec:	ldr	r3, [pc, #92]	; 40650 <fputs@plt+0x2f4b8>
   405f0:	ldrd	r6, [r3, #104]	; 0x68
   405f4:	cmp	r4, #0
   405f8:	sbcs	r3, r5, #0
   405fc:	blt	40638 <fputs@plt+0x2f4a0>
   40600:	ldr	r3, [pc, #72]	; 40650 <fputs@plt+0x2f4b8>
   40604:	strd	r4, [r3, #104]	; 0x68
   40608:	ldr	r0, [r3]
   4060c:	mov	r1, #0
   40610:	cmp	r0, r4
   40614:	sbcs	r2, r1, r5
   40618:	movge	r2, #1
   4061c:	movlt	r2, #0
   40620:	cmp	r4, #1
   40624:	sbcs	r1, r5, #0
   40628:	movlt	r2, #0
   4062c:	andge	r2, r2, #1
   40630:	str	r2, [r3, #124]	; 0x7c
   40634:	bl	31b60 <fputs@plt+0x209c8>
   40638:	mov	r0, r6
   4063c:	mov	r1, r7
   40640:	pop	{r4, r5, r6, r7, r8, pc}
   40644:	mvn	r6, #0
   40648:	mvn	r7, #0
   4064c:	b	40638 <fputs@plt+0x2f4a0>
   40650:	ldrdeq	lr, [r9], -r8
   40654:	push	{r4, lr}
   40658:	bic	r0, r0, r0, asr #31
   4065c:	asr	r1, r0, #31
   40660:	bl	405d4 <fputs@plt+0x2f43c>
   40664:	pop	{r4, pc}
   40668:	push	{r4, r5, lr}
   4066c:	sub	sp, sp, #108	; 0x6c
   40670:	mov	r4, r0
   40674:	mov	r5, r1
   40678:	bl	28900 <fputs@plt+0x17768>
   4067c:	cmp	r0, #0
   40680:	movne	r0, #0
   40684:	bne	406d0 <fputs@plt+0x2f538>
   40688:	add	r3, sp, #32
   4068c:	str	r3, [sp, #8]
   40690:	str	r3, [sp, #12]
   40694:	mov	r3, #0
   40698:	str	r3, [sp, #4]
   4069c:	str	r3, [sp, #16]
   406a0:	mov	r2, #70	; 0x46
   406a4:	str	r2, [sp, #20]
   406a8:	ldr	r2, [pc, #40]	; 406d8 <fputs@plt+0x2f540>
   406ac:	str	r2, [sp, #24]
   406b0:	strb	r3, [sp, #28]
   406b4:	strb	r3, [sp, #29]
   406b8:	mov	r2, r5
   406bc:	mov	r1, r4
   406c0:	add	r0, sp, #4
   406c4:	bl	2d494 <fputs@plt+0x1c2fc>
   406c8:	add	r0, sp, #4
   406cc:	bl	1d47c <fputs@plt+0xc2e4>
   406d0:	add	sp, sp, #108	; 0x6c
   406d4:	pop	{r4, r5, pc}
   406d8:	blcc	fe6f2ee0 <stderr@@GLIBC_2.4+0xfe658170>
   406dc:	push	{r0, r1, r2, r3}
   406e0:	push	{lr}		; (str lr, [sp, #-4]!)
   406e4:	sub	sp, sp, #12
   406e8:	bl	28900 <fputs@plt+0x17768>
   406ec:	cmp	r0, #0
   406f0:	movne	r0, #0
   406f4:	bne	40708 <fputs@plt+0x2f570>
   406f8:	add	r1, sp, #20
   406fc:	str	r1, [sp, #4]
   40700:	ldr	r0, [sp, #16]
   40704:	bl	40668 <fputs@plt+0x2f4d0>
   40708:	add	sp, sp, #12
   4070c:	pop	{lr}		; (ldr lr, [sp], #4)
   40710:	add	sp, sp, #16
   40714:	bx	lr
   40718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4071c:	sub	sp, sp, #36	; 0x24
   40720:	str	r0, [sp, #4]
   40724:	mov	r6, r1
   40728:	str	r2, [sp, #8]
   4072c:	str	r3, [sp, #16]
   40730:	ldr	sl, [r2]
   40734:	mov	r0, r1
   40738:	bl	1b3e0 <fputs@plt+0xa248>
   4073c:	mov	r5, r0
   40740:	tst	sl, #64	; 0x40
   40744:	bne	40758 <fputs@plt+0x2f5c0>
   40748:	ldr	r3, [pc, #1504]	; 40d30 <fputs@plt+0x2fb98>
   4074c:	ldr	r3, [r3, #12]
   40750:	cmp	r3, #0
   40754:	beq	40ca0 <fputs@plt+0x2fb08>
   40758:	cmp	r5, #4
   4075c:	ble	40ca0 <fputs@plt+0x2fb08>
   40760:	mov	r2, #5
   40764:	ldr	r1, [pc, #1480]	; 40d34 <fputs@plt+0x2fb9c>
   40768:	mov	r0, r6
   4076c:	bl	10ec8 <memcmp@plt>
   40770:	subs	r7, r0, #0
   40774:	bne	40ca0 <fputs@plt+0x2fb08>
   40778:	add	r0, r5, #2
   4077c:	asr	r1, r0, #31
   40780:	cmp	r5, #0
   40784:	ble	407b0 <fputs@plt+0x2f618>
   40788:	mov	r2, r6
   4078c:	add	r5, r6, r5
   40790:	ldrb	r3, [r2], #1
   40794:	cmp	r3, #38	; 0x26
   40798:	movne	r3, #0
   4079c:	moveq	r3, #1
   407a0:	adds	r0, r0, r3
   407a4:	adc	r1, r1, #0
   407a8:	cmp	r2, r5
   407ac:	bne	40790 <fputs@plt+0x2f5f8>
   407b0:	bl	29014 <fputs@plt+0x17e7c>
   407b4:	subs	fp, r0, #0
   407b8:	moveq	r4, #7
   407bc:	beq	40d08 <fputs@plt+0x2fb70>
   407c0:	orr	sl, sl, #64	; 0x40
   407c4:	ldrb	r3, [r6, #5]
   407c8:	cmp	r3, #47	; 0x2f
   407cc:	movne	r5, #5
   407d0:	beq	407e8 <fputs@plt+0x2f650>
   407d4:	mov	r9, r7
   407d8:	ldr	r4, [pc, #1368]	; 40d38 <fputs@plt+0x2fba0>
   407dc:	b	40a14 <fputs@plt+0x2f87c>
   407e0:	mov	r5, #7
   407e4:	b	407d4 <fputs@plt+0x2f63c>
   407e8:	ldrb	r3, [r6, #6]
   407ec:	cmp	r3, #47	; 0x2f
   407f0:	movne	r5, #5
   407f4:	bne	407d4 <fputs@plt+0x2f63c>
   407f8:	ldrb	r3, [r6, #7]
   407fc:	cmp	r3, #0
   40800:	cmpne	r3, #47	; 0x2f
   40804:	beq	407e0 <fputs@plt+0x2f648>
   40808:	add	r8, r6, #7
   4080c:	mov	r2, r8
   40810:	mov	r4, #7
   40814:	b	4081c <fputs@plt+0x2f684>
   40818:	mov	r4, r5
   4081c:	add	r5, r4, #1
   40820:	ldrb	r3, [r2, #1]!
   40824:	cmp	r3, #0
   40828:	cmpne	r3, #47	; 0x2f
   4082c:	bne	40818 <fputs@plt+0x2f680>
   40830:	cmp	r5, #7
   40834:	beq	407d4 <fputs@plt+0x2f63c>
   40838:	cmp	r5, #16
   4083c:	beq	40860 <fputs@plt+0x2f6c8>
   40840:	mov	r2, r8
   40844:	sub	r1, r4, #6
   40848:	ldr	r0, [pc, #1260]	; 40d3c <fputs@plt+0x2fba4>
   4084c:	bl	406dc <fputs@plt+0x2f544>
   40850:	ldr	r3, [sp, #76]	; 0x4c
   40854:	str	r0, [r3]
   40858:	mov	r4, #1
   4085c:	b	40c64 <fputs@plt+0x2facc>
   40860:	mov	r2, #9
   40864:	mov	r1, r8
   40868:	ldr	r0, [pc, #1232]	; 40d40 <fputs@plt+0x2fba8>
   4086c:	bl	10ec8 <memcmp@plt>
   40870:	cmp	r0, #0
   40874:	beq	407d4 <fputs@plt+0x2f63c>
   40878:	b	40840 <fputs@plt+0x2f6a8>
   4087c:	ldrb	r0, [r6, r8]
   40880:	add	r2, r4, r0
   40884:	ldrb	r2, [r2, #320]	; 0x140
   40888:	tst	r2, #8
   4088c:	beq	40a34 <fputs@plt+0x2f89c>
   40890:	add	r2, r6, r8
   40894:	ldrb	r2, [r2, #1]
   40898:	add	r2, r4, r2
   4089c:	ldrb	r2, [r2, #320]	; 0x140
   408a0:	tst	r2, #8
   408a4:	beq	40a34 <fputs@plt+0x2f89c>
   408a8:	bl	14ea8 <fputs@plt+0x3d10>
   408ac:	lsl	r3, r0, #4
   408b0:	str	r3, [sp, #20]
   408b4:	add	r8, r5, #3
   408b8:	add	r5, r6, r5
   408bc:	ldrb	r0, [r5, #2]
   408c0:	bl	14ea8 <fputs@plt+0x3d10>
   408c4:	ldr	r3, [sp, #20]
   408c8:	adds	r3, r0, r3
   408cc:	bne	40980 <fputs@plt+0x2f7e8>
   408d0:	ldrb	r3, [r6, r8]
   408d4:	cmp	r3, #35	; 0x23
   408d8:	cmpne	r3, #0
   408dc:	beq	40a88 <fputs@plt+0x2f8f0>
   408e0:	adds	r0, r7, #0
   408e4:	movne	r0, #1
   408e8:	cmp	r7, #0
   408ec:	cmpeq	r3, #63	; 0x3f
   408f0:	beq	40a90 <fputs@plt+0x2f8f8>
   408f4:	ldr	r2, [sp, #12]
   408f8:	add	r2, r2, #3
   408fc:	add	r2, r6, r2
   40900:	b	4092c <fputs@plt+0x2f794>
   40904:	mov	r5, r8
   40908:	b	40a14 <fputs@plt+0x2f87c>
   4090c:	cmp	r3, #61	; 0x3d
   40910:	cmpne	r3, #38	; 0x26
   40914:	beq	40970 <fputs@plt+0x2f7d8>
   40918:	add	r8, r8, #1
   4091c:	ldrb	r3, [r2, #1]!
   40920:	cmp	r3, #35	; 0x23
   40924:	cmpne	r3, #0
   40928:	beq	40904 <fputs@plt+0x2f76c>
   4092c:	cmp	r7, #1
   40930:	beq	4090c <fputs@plt+0x2f774>
   40934:	cmp	r3, #38	; 0x26
   40938:	cmpeq	r7, #2
   4093c:	beq	40978 <fputs@plt+0x2f7e0>
   40940:	add	r8, r8, #1
   40944:	ldrb	r3, [r2, #1]!
   40948:	cmp	r3, #35	; 0x23
   4094c:	cmpne	r3, #0
   40950:	beq	40904 <fputs@plt+0x2f76c>
   40954:	cmp	r3, #63	; 0x3f
   40958:	moveq	r1, r0
   4095c:	orrne	r1, r0, #1
   40960:	cmp	r1, #0
   40964:	bne	4092c <fputs@plt+0x2f794>
   40968:	mov	r5, r8
   4096c:	b	40a14 <fputs@plt+0x2f87c>
   40970:	mov	r5, r8
   40974:	b	40a14 <fputs@plt+0x2f87c>
   40978:	mov	r5, r8
   4097c:	b	40a14 <fputs@plt+0x2f87c>
   40980:	uxtb	r3, r3
   40984:	b	40a08 <fputs@plt+0x2f870>
   40988:	cmp	r3, #61	; 0x3d
   4098c:	cmpne	r3, #38	; 0x26
   40990:	bne	40a08 <fputs@plt+0x2f870>
   40994:	mov	r1, r9
   40998:	add	r2, fp, r9
   4099c:	ldrb	r2, [r2, #-1]
   409a0:	cmp	r2, #0
   409a4:	bne	409f8 <fputs@plt+0x2f860>
   409a8:	add	r3, r6, r8
   409ac:	ldrb	r2, [r6, r8]
   409b0:	cmp	r2, #0
   409b4:	cmpne	r2, #35	; 0x23
   409b8:	beq	40a98 <fputs@plt+0x2f900>
   409bc:	ldrb	r2, [r3, #-1]
   409c0:	cmp	r2, #38	; 0x26
   409c4:	beq	40aa0 <fputs@plt+0x2f908>
   409c8:	mov	r5, r8
   409cc:	add	r5, r5, #1
   409d0:	mov	r1, r3
   409d4:	ldrb	r2, [r3, #1]
   409d8:	cmp	r2, #0
   409dc:	cmpne	r2, #35	; 0x23
   409e0:	beq	40a14 <fputs@plt+0x2f87c>
   409e4:	add	r3, r3, #1
   409e8:	ldrb	r2, [r1]
   409ec:	cmp	r2, #38	; 0x26
   409f0:	bne	409cc <fputs@plt+0x2f834>
   409f4:	b	40a14 <fputs@plt+0x2f87c>
   409f8:	cmp	r3, #38	; 0x26
   409fc:	movne	r7, #2
   40a00:	movne	r3, #0
   40a04:	beq	40a74 <fputs@plt+0x2f8dc>
   40a08:	strb	r3, [fp, r9]
   40a0c:	add	r9, r9, #1
   40a10:	mov	r5, r8
   40a14:	str	r5, [sp, #12]
   40a18:	ldrb	r3, [r6, r5]
   40a1c:	cmp	r3, #35	; 0x23
   40a20:	cmpne	r3, #0
   40a24:	beq	40aa8 <fputs@plt+0x2f910>
   40a28:	add	r8, r5, #1
   40a2c:	cmp	r3, #37	; 0x25
   40a30:	beq	4087c <fputs@plt+0x2f6e4>
   40a34:	cmp	r7, #1
   40a38:	beq	40988 <fputs@plt+0x2f7f0>
   40a3c:	cmp	r7, #0
   40a40:	cmpeq	r3, #63	; 0x3f
   40a44:	moveq	r7, #1
   40a48:	moveq	r3, #0
   40a4c:	beq	40a08 <fputs@plt+0x2f870>
   40a50:	cmp	r7, #2
   40a54:	cmpeq	r3, #38	; 0x26
   40a58:	moveq	r2, #1
   40a5c:	movne	r2, #0
   40a60:	cmp	r2, #0
   40a64:	movne	r7, #1
   40a68:	cmp	r2, #0
   40a6c:	movne	r3, #0
   40a70:	b	40a08 <fputs@plt+0x2f870>
   40a74:	add	r9, r9, #1
   40a78:	mov	r3, #0
   40a7c:	strb	r3, [fp, r1]
   40a80:	mov	r3, #0
   40a84:	b	40a08 <fputs@plt+0x2f870>
   40a88:	mov	r5, r8
   40a8c:	b	40a14 <fputs@plt+0x2f87c>
   40a90:	mov	r5, r8
   40a94:	b	40a14 <fputs@plt+0x2f87c>
   40a98:	mov	r5, r8
   40a9c:	b	40a14 <fputs@plt+0x2f87c>
   40aa0:	mov	r5, r8
   40aa4:	b	40a14 <fputs@plt+0x2f87c>
   40aa8:	cmp	r7, #1
   40aac:	moveq	r3, #0
   40ab0:	strbeq	r3, [fp, r9]
   40ab4:	addeq	r9, r9, #1
   40ab8:	mov	r2, #0
   40abc:	mov	r3, fp
   40ac0:	strb	r2, [r3, r9]!
   40ac4:	strb	r2, [r3, #1]
   40ac8:	mov	r0, fp
   40acc:	bl	1b3e0 <fputs@plt+0xa248>
   40ad0:	add	r0, r0, #1
   40ad4:	add	r5, fp, r0
   40ad8:	ldrb	r3, [fp, r0]
   40adc:	cmp	r3, #0
   40ae0:	beq	40cdc <fputs@plt+0x2fb44>
   40ae4:	ldr	r3, [pc, #580]	; 40d30 <fputs@plt+0x2fb98>
   40ae8:	add	r2, r3, #2880	; 0xb40
   40aec:	add	r2, r2, #12
   40af0:	str	r2, [sp, #24]
   40af4:	add	r3, r3, #2864	; 0xb30
   40af8:	add	r3, r3, #4
   40afc:	str	r3, [sp, #28]
   40b00:	str	fp, [sp, #12]
   40b04:	b	40bcc <fputs@plt+0x2fa34>
   40b08:	mov	r2, #3
   40b0c:	mov	r1, r5
   40b10:	ldr	r0, [pc, #556]	; 40d44 <fputs@plt+0x2fbac>
   40b14:	bl	10ec8 <memcmp@plt>
   40b18:	ldr	r3, [sp, #4]
   40b1c:	cmp	r0, #0
   40b20:	moveq	r3, r8
   40b24:	str	r3, [sp, #4]
   40b28:	b	40bb8 <fputs@plt+0x2fa20>
   40b2c:	mov	r2, #5
   40b30:	mov	r1, r5
   40b34:	ldr	r0, [pc, #524]	; 40d48 <fputs@plt+0x2fbb0>
   40b38:	bl	10ec8 <memcmp@plt>
   40b3c:	cmp	r0, #0
   40b40:	bne	40bb8 <fputs@plt+0x2fa20>
   40b44:	mov	fp, #393216	; 0x60000
   40b48:	mov	r9, fp
   40b4c:	ldr	r3, [pc, #500]	; 40d48 <fputs@plt+0x2fbb0>
   40b50:	str	r3, [sp, #20]
   40b54:	ldr	r5, [sp, #28]
   40b58:	b	40c30 <fputs@plt+0x2fa98>
   40b5c:	ldr	fp, [sp, #12]
   40b60:	b	40c48 <fputs@plt+0x2fab0>
   40b64:	ldr	r4, [r5, #8]!
   40b68:	cmp	r4, #0
   40b6c:	beq	40c44 <fputs@plt+0x2faac>
   40b70:	mov	r0, r4
   40b74:	bl	1b3e0 <fputs@plt+0xa248>
   40b78:	cmp	r6, r0
   40b7c:	bne	40b64 <fputs@plt+0x2f9cc>
   40b80:	mov	r2, r6
   40b84:	mov	r1, r4
   40b88:	mov	r0, r8
   40b8c:	bl	10ec8 <memcmp@plt>
   40b90:	cmp	r0, #0
   40b94:	bne	40b64 <fputs@plt+0x2f9cc>
   40b98:	ldr	r3, [r5, #4]
   40b9c:	cmp	r3, #0
   40ba0:	beq	40b5c <fputs@plt+0x2f9c4>
   40ba4:	bic	r2, r3, #128	; 0x80
   40ba8:	cmp	r2, fp
   40bac:	bgt	40c74 <fputs@plt+0x2fadc>
   40bb0:	bic	sl, sl, r9
   40bb4:	orr	sl, r3, sl
   40bb8:	add	r6, r6, #1
   40bbc:	add	r5, r8, r6
   40bc0:	ldrb	r3, [r8, r6]
   40bc4:	cmp	r3, #0
   40bc8:	beq	40c98 <fputs@plt+0x2fb00>
   40bcc:	mov	r0, r5
   40bd0:	bl	1b3e0 <fputs@plt+0xa248>
   40bd4:	mov	r4, r0
   40bd8:	add	r8, r0, #1
   40bdc:	add	r8, r5, r8
   40be0:	mov	r0, r8
   40be4:	bl	1b3e0 <fputs@plt+0xa248>
   40be8:	mov	r6, r0
   40bec:	cmp	r4, #3
   40bf0:	beq	40b08 <fputs@plt+0x2f970>
   40bf4:	cmp	r4, #5
   40bf8:	beq	40b2c <fputs@plt+0x2f994>
   40bfc:	cmp	r4, #4
   40c00:	bne	40bb8 <fputs@plt+0x2fa20>
   40c04:	mov	r2, #4
   40c08:	mov	r1, r5
   40c0c:	ldr	r0, [pc, #312]	; 40d4c <fputs@plt+0x2fbb4>
   40c10:	bl	10ec8 <memcmp@plt>
   40c14:	cmp	r0, #0
   40c18:	bne	40bb8 <fputs@plt+0x2fa20>
   40c1c:	and	fp, sl, #135	; 0x87
   40c20:	mov	r9, #135	; 0x87
   40c24:	ldr	r3, [pc, #292]	; 40d50 <fputs@plt+0x2fbb8>
   40c28:	str	r3, [sp, #20]
   40c2c:	ldr	r5, [sp, #24]
   40c30:	ldr	r4, [r5]
   40c34:	cmp	r4, #0
   40c38:	bne	40b70 <fputs@plt+0x2f9d8>
   40c3c:	ldr	fp, [sp, #12]
   40c40:	b	40c48 <fputs@plt+0x2fab0>
   40c44:	ldr	fp, [sp, #12]
   40c48:	mov	r2, r8
   40c4c:	ldr	r1, [sp, #20]
   40c50:	ldr	r0, [pc, #252]	; 40d54 <fputs@plt+0x2fbbc>
   40c54:	bl	406dc <fputs@plt+0x2f544>
   40c58:	ldr	r3, [sp, #76]	; 0x4c
   40c5c:	str	r0, [r3]
   40c60:	mov	r4, #1
   40c64:	mov	r0, fp
   40c68:	bl	1fb70 <fputs@plt+0xe9d8>
   40c6c:	mov	fp, #0
   40c70:	b	40cf8 <fputs@plt+0x2fb60>
   40c74:	ldr	fp, [sp, #12]
   40c78:	mov	r2, r8
   40c7c:	ldr	r1, [sp, #20]
   40c80:	ldr	r0, [pc, #208]	; 40d58 <fputs@plt+0x2fbc0>
   40c84:	bl	406dc <fputs@plt+0x2f544>
   40c88:	ldr	r3, [sp, #76]	; 0x4c
   40c8c:	str	r0, [r3]
   40c90:	mov	r4, #3
   40c94:	b	40c64 <fputs@plt+0x2facc>
   40c98:	ldr	fp, [sp, #12]
   40c9c:	b	40cdc <fputs@plt+0x2fb44>
   40ca0:	add	r0, r5, #2
   40ca4:	asr	r1, r0, #31
   40ca8:	bl	29014 <fputs@plt+0x17e7c>
   40cac:	subs	fp, r0, #0
   40cb0:	moveq	r4, #7
   40cb4:	beq	40d08 <fputs@plt+0x2fb70>
   40cb8:	mov	r2, r5
   40cbc:	mov	r1, r6
   40cc0:	mov	r0, fp
   40cc4:	bl	11000 <memcpy@plt>
   40cc8:	mov	r2, #0
   40ccc:	mov	r3, fp
   40cd0:	strb	r2, [r3, r5]!
   40cd4:	strb	r2, [r3, #1]
   40cd8:	bic	sl, sl, #64	; 0x40
   40cdc:	ldr	r0, [sp, #4]
   40ce0:	bl	28cb8 <fputs@plt+0x17b20>
   40ce4:	ldr	r3, [sp, #16]
   40ce8:	str	r0, [r3]
   40cec:	cmp	r0, #0
   40cf0:	movne	r4, #0
   40cf4:	beq	40d14 <fputs@plt+0x2fb7c>
   40cf8:	ldr	r3, [sp, #8]
   40cfc:	str	sl, [r3]
   40d00:	ldr	r3, [sp, #72]	; 0x48
   40d04:	str	fp, [r3]
   40d08:	mov	r0, r4
   40d0c:	add	sp, sp, #36	; 0x24
   40d10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40d14:	ldr	r1, [sp, #4]
   40d18:	ldr	r0, [pc, #60]	; 40d5c <fputs@plt+0x2fbc4>
   40d1c:	bl	406dc <fputs@plt+0x2f544>
   40d20:	ldr	r3, [sp, #76]	; 0x4c
   40d24:	str	r0, [r3]
   40d28:	mov	r4, #1
   40d2c:	b	40c64 <fputs@plt+0x2facc>
   40d30:	andeq	sl, r9, r8, lsr r1
   40d34:	andeq	r5, r8, r4, lsl #27
   40d38:			; <UNDEFINED> instruction: 0x000813b0
   40d3c:	muleq	r8, r8, sp
   40d40:	andeq	r5, r8, ip, lsl #27
   40d44:			; <UNDEFINED> instruction: 0x00085db4
   40d48:	andeq	r5, r8, r4, ror sp
   40d4c:	strdeq	r7, [r8], -ip
   40d50:	andeq	r5, r8, ip, ror sp
   40d54:			; <UNDEFINED> instruction: 0x00085db8
   40d58:	andeq	r5, r8, ip, asr #27
   40d5c:	andeq	r5, r8, r4, ror #27
   40d60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   40d64:	mov	r4, r0
   40d68:	mov	r8, r1
   40d6c:	mov	r7, r3
   40d70:	ldr	r3, [r0, #12]
   40d74:	mov	r6, r2
   40d78:	clz	r1, r3
   40d7c:	lsr	r1, r1, #5
   40d80:	cmp	r2, #0
   40d84:	moveq	r1, #0
   40d88:	mov	r2, r1
   40d8c:	cmp	r1, #0
   40d90:	lslne	r2, r8, #1
   40d94:	moveq	r2, r8
   40d98:	ldr	r1, [r0, #8]
   40d9c:	ldr	r3, [r0, #20]
   40da0:	add	r3, r2, r3
   40da4:	cmp	r3, r1
   40da8:	bhi	40e14 <fputs@plt+0x2fc7c>
   40dac:	ldr	r3, [r4, #12]
   40db0:	cmp	r3, #0
   40db4:	bne	40e3c <fputs@plt+0x2fca4>
   40db8:	str	r8, [r4, #16]
   40dbc:	cmp	r8, #0
   40dc0:	ble	40f00 <fputs@plt+0x2fd68>
   40dc4:	sub	r7, r7, #4
   40dc8:	mov	r5, #0
   40dcc:	ldr	r9, [pc, #336]	; 40f24 <fputs@plt+0x2fd8c>
   40dd0:	ldr	r1, [r7, #4]!
   40dd4:	mov	r0, r9
   40dd8:	bl	406dc <fputs@plt+0x2f544>
   40ddc:	cmp	r0, #0
   40de0:	beq	40ee8 <fputs@plt+0x2fd50>
   40de4:	ldr	r3, [r4]
   40de8:	ldr	r2, [r4, #20]
   40dec:	add	r1, r2, #1
   40df0:	str	r1, [r4, #20]
   40df4:	str	r0, [r3, r2, lsl #2]
   40df8:	add	r5, r5, #1
   40dfc:	cmp	r8, r5
   40e00:	bne	40dd0 <fputs@plt+0x2fc38>
   40e04:	cmp	r6, #0
   40e08:	bne	40e58 <fputs@plt+0x2fcc0>
   40e0c:	mov	r0, #0
   40e10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40e14:	add	r2, r2, r1, lsl #1
   40e18:	str	r2, [r0, #8]
   40e1c:	lsl	r2, r2, #2
   40e20:	mov	r3, #0
   40e24:	ldr	r0, [r0]
   40e28:	bl	29078 <fputs@plt+0x17ee0>
   40e2c:	cmp	r0, #0
   40e30:	beq	40ee8 <fputs@plt+0x2fd50>
   40e34:	str	r0, [r4]
   40e38:	b	40dac <fputs@plt+0x2fc14>
   40e3c:	ldr	r3, [r4, #16]
   40e40:	cmp	r8, r3
   40e44:	bne	40e60 <fputs@plt+0x2fcc8>
   40e48:	cmp	r6, #0
   40e4c:	beq	40ef8 <fputs@plt+0x2fd60>
   40e50:	cmp	r8, #0
   40e54:	ble	40f08 <fputs@plt+0x2fd70>
   40e58:	mov	r7, #0
   40e5c:	b	40ea4 <fputs@plt+0x2fd0c>
   40e60:	ldr	r0, [r4, #4]
   40e64:	bl	1fb70 <fputs@plt+0xe9d8>
   40e68:	ldr	r0, [pc, #184]	; 40f28 <fputs@plt+0x2fd90>
   40e6c:	bl	406dc <fputs@plt+0x2f544>
   40e70:	str	r0, [r4, #4]
   40e74:	mov	r0, #1
   40e78:	str	r0, [r4, #24]
   40e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40e80:	ldr	r2, [r4]
   40e84:	ldr	r3, [r4, #20]
   40e88:	add	r1, r3, #1
   40e8c:	str	r1, [r4, #20]
   40e90:	str	r5, [r2, r3, lsl #2]
   40e94:	add	r7, r7, #1
   40e98:	add	r6, r6, #4
   40e9c:	cmp	r8, r7
   40ea0:	ble	40f08 <fputs@plt+0x2fd70>
   40ea4:	mov	sl, r6
   40ea8:	ldr	r5, [r6]
   40eac:	cmp	r5, #0
   40eb0:	beq	40e80 <fputs@plt+0x2fce8>
   40eb4:	mov	r0, r5
   40eb8:	bl	1b3e0 <fputs@plt+0xa248>
   40ebc:	add	r9, r0, #1
   40ec0:	mov	r0, r9
   40ec4:	asr	r1, r9, #31
   40ec8:	bl	29014 <fputs@plt+0x17e7c>
   40ecc:	subs	r5, r0, #0
   40ed0:	beq	40ee8 <fputs@plt+0x2fd50>
   40ed4:	mov	r2, r9
   40ed8:	ldr	r1, [r6]
   40edc:	mov	r0, r5
   40ee0:	bl	11000 <memcpy@plt>
   40ee4:	b	40e80 <fputs@plt+0x2fce8>
   40ee8:	mov	r3, #7
   40eec:	str	r3, [r4, #24]
   40ef0:	mov	r0, #1
   40ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40ef8:	mov	r0, #0
   40efc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40f00:	cmp	r6, #0
   40f04:	beq	40f1c <fputs@plt+0x2fd84>
   40f08:	ldr	r3, [r4, #12]
   40f0c:	add	r3, r3, #1
   40f10:	str	r3, [r4, #12]
   40f14:	mov	r0, #0
   40f18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40f1c:	mov	r0, #0
   40f20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40f24:	andeq	r4, r8, ip, asr pc
   40f28:	strdeq	r5, [r8], -r4
   40f2c:	push	{r4, r5, r6, lr}
   40f30:	sub	sp, sp, #8
   40f34:	mov	r5, r0
   40f38:	mov	r4, r2
   40f3c:	cmp	r1, #2
   40f40:	beq	40f6c <fputs@plt+0x2fdd4>
   40f44:	ldr	r0, [r2]
   40f48:	ldrh	r3, [r0, #8]
   40f4c:	and	r2, r3, #31
   40f50:	ldr	r3, [pc, #368]	; 410c8 <fputs@plt+0x2ff30>
   40f54:	add	r3, r3, r2
   40f58:	ldrb	r3, [r3, #3076]	; 0xc04
   40f5c:	cmp	r3, #5
   40f60:	bne	41070 <fputs@plt+0x2fed8>
   40f64:	add	sp, sp, #8
   40f68:	pop	{r4, r5, r6, pc}
   40f6c:	ldr	r0, [r2, #4]
   40f70:	ldrh	r3, [r0, #8]
   40f74:	and	r2, r3, #31
   40f78:	ldr	r3, [pc, #328]	; 410c8 <fputs@plt+0x2ff30>
   40f7c:	add	r3, r3, r2
   40f80:	ldrb	r3, [r3, #3076]	; 0xc04
   40f84:	cmp	r3, #5
   40f88:	beq	40f64 <fputs@plt+0x2fdcc>
   40f8c:	bl	27498 <fputs@plt+0x16300>
   40f90:	cmp	r0, #30
   40f94:	movlt	r6, r0
   40f98:	movge	r6, #30
   40f9c:	bic	r6, r6, r6, asr #31
   40fa0:	ldr	r0, [r4]
   40fa4:	ldrh	r3, [r0, #8]
   40fa8:	and	r2, r3, #31
   40fac:	ldr	r3, [pc, #276]	; 410c8 <fputs@plt+0x2ff30>
   40fb0:	add	r3, r3, r2
   40fb4:	ldrb	r3, [r3, #3076]	; 0xc04
   40fb8:	cmp	r3, #5
   40fbc:	beq	40f64 <fputs@plt+0x2fdcc>
   40fc0:	bl	17050 <fputs@plt+0x5eb8>
   40fc4:	vstr	d0, [sp]
   40fc8:	cmp	r6, #0
   40fcc:	beq	41078 <fputs@plt+0x2fee0>
   40fd0:	vmov	r2, r3, d0
   40fd4:	mov	r1, r6
   40fd8:	ldr	r0, [pc, #236]	; 410cc <fputs@plt+0x2ff34>
   40fdc:	bl	406dc <fputs@plt+0x2f544>
   40fe0:	subs	r4, r0, #0
   40fe4:	beq	41064 <fputs@plt+0x2fecc>
   40fe8:	mov	r0, r4
   40fec:	bl	1b3e0 <fputs@plt+0xa248>
   40ff0:	mov	r3, #1
   40ff4:	mov	r2, r0
   40ff8:	mov	r1, sp
   40ffc:	mov	r0, r4
   41000:	bl	13f48 <fputs@plt+0x2db0>
   41004:	mov	r0, r4
   41008:	bl	1fb70 <fputs@plt+0xe9d8>
   4100c:	vldr	d0, [sp]
   41010:	mov	r0, r5
   41014:	bl	274ec <fputs@plt+0x16354>
   41018:	b	40f64 <fputs@plt+0x2fdcc>
   4101c:	vcmpe.f64	d0, #0.0
   41020:	vmrs	APSR_nzcv, fpscr
   41024:	movpl	r6, #0
   41028:	bpl	40fd0 <fputs@plt+0x2fe38>
   4102c:	vldr	d7, [pc, #124]	; 410b0 <fputs@plt+0x2ff18>
   41030:	vcmpe.f64	d0, d7
   41034:	vmrs	APSR_nzcv, fpscr
   41038:	ble	4105c <fputs@plt+0x2fec4>
   4103c:	vldr	d7, [pc, #116]	; 410b8 <fputs@plt+0x2ff20>
   41040:	vsub.f64	d7, d7, d0
   41044:	vmov	r0, r1, d7
   41048:	bl	7e424 <fputs@plt+0x6d28c>
   4104c:	bl	7e2a4 <fputs@plt+0x6d10c>
   41050:	eor	r1, r1, #-2147483648	; 0x80000000
   41054:	strd	r0, [sp]
   41058:	b	4100c <fputs@plt+0x2fe74>
   4105c:	mov	r6, #0
   41060:	b	40fd0 <fputs@plt+0x2fe38>
   41064:	mov	r0, r5
   41068:	bl	27664 <fputs@plt+0x164cc>
   4106c:	b	40f64 <fputs@plt+0x2fdcc>
   41070:	bl	17050 <fputs@plt+0x5eb8>
   41074:	vstr	d0, [sp]
   41078:	vcmpe.f64	d0, #0.0
   4107c:	vmrs	APSR_nzcv, fpscr
   41080:	blt	4101c <fputs@plt+0x2fe84>
   41084:	vldr	d7, [pc, #52]	; 410c0 <fputs@plt+0x2ff28>
   41088:	vcmpe.f64	d0, d7
   4108c:	vmrs	APSR_nzcv, fpscr
   41090:	bpl	4101c <fputs@plt+0x2fe84>
   41094:	vldr	d7, [pc, #28]	; 410b8 <fputs@plt+0x2ff20>
   41098:	vadd.f64	d7, d0, d7
   4109c:	vmov	r0, r1, d7
   410a0:	bl	7e424 <fputs@plt+0x6d28c>
   410a4:	bl	7e2a4 <fputs@plt+0x6d10c>
   410a8:	strd	r0, [sp]
   410ac:	b	4100c <fputs@plt+0x2fe74>
   410b0:	andeq	r0, r0, r0
   410b4:	mvngt	r0, #0
   410b8:	andeq	r0, r0, r0
   410bc:	svccc	0x00e00000
   410c0:	andeq	r0, r0, r0
   410c4:	mvnmi	r0, #0
   410c8:			; <UNDEFINED> instruction: 0x000813b0
   410cc:	andeq	r5, r8, r8, lsr lr
   410d0:	push	{r4, r5, r6, lr}
   410d4:	mov	r5, r0
   410d8:	ldr	r3, [r0, #4]
   410dc:	ldr	r1, [r3, #20]
   410e0:	ldr	r0, [pc, #32]	; 41108 <fputs@plt+0x2ff70>
   410e4:	bl	406dc <fputs@plt+0x2f544>
   410e8:	mov	r4, r0
   410ec:	mvn	r2, #0
   410f0:	mov	r1, r0
   410f4:	mov	r0, r5
   410f8:	bl	299dc <fputs@plt+0x18844>
   410fc:	mov	r0, r4
   41100:	bl	1fb70 <fputs@plt+0xe9d8>
   41104:	pop	{r4, r5, r6, pc}
   41108:	andeq	r5, r8, r0, asr #28
   4110c:	push	{r4, r5, r6, r7, r8, lr}
   41110:	sub	sp, sp, #256	; 0x100
   41114:	mov	r5, r0
   41118:	mov	r6, r1
   4111c:	bl	28900 <fputs@plt+0x17768>
   41120:	subs	r4, r0, #0
   41124:	bne	411b8 <fputs@plt+0x30020>
   41128:	cmp	r6, #0
   4112c:	cmpne	r5, #0
   41130:	ble	411c0 <fputs@plt+0x30028>
   41134:	ldr	r3, [pc, #300]	; 41268 <fputs@plt+0x300d0>
   41138:	ldrb	r3, [r3, #356]	; 0x164
   4113c:	cmp	r3, #0
   41140:	beq	411d0 <fputs@plt+0x30038>
   41144:	ldr	r3, [pc, #284]	; 41268 <fputs@plt+0x300d0>
   41148:	ldrb	r7, [r3, #357]	; 0x165
   4114c:	ldrb	r2, [r3, #358]	; 0x166
   41150:	add	r4, r6, r5
   41154:	mov	r1, r7
   41158:	mov	ip, r3
   4115c:	add	r1, r1, #1
   41160:	uxtb	r1, r1
   41164:	add	r0, ip, r1
   41168:	ldrb	r3, [r0, #359]	; 0x167
   4116c:	add	r2, r2, r3
   41170:	uxtb	r2, r2
   41174:	add	lr, ip, r2
   41178:	ldrb	r8, [lr, #359]	; 0x167
   4117c:	strb	r8, [r0, #359]	; 0x167
   41180:	strb	r3, [lr, #359]	; 0x167
   41184:	ldrb	r0, [r0, #359]	; 0x167
   41188:	add	r3, r3, r0
   4118c:	uxtab	r3, ip, r3
   41190:	ldrb	r3, [r3, #359]	; 0x167
   41194:	strb	r3, [r6], #1
   41198:	cmp	r4, r6
   4119c:	bne	4115c <fputs@plt+0x2ffc4>
   411a0:	add	r7, r7, #1
   411a4:	ldr	r3, [pc, #188]	; 41268 <fputs@plt+0x300d0>
   411a8:	sub	r5, r5, #1
   411ac:	uxtab	r5, r5, r7
   411b0:	strb	r5, [r3, #357]	; 0x165
   411b4:	strb	r2, [r3, #358]	; 0x166
   411b8:	add	sp, sp, #256	; 0x100
   411bc:	pop	{r4, r5, r6, r7, r8, pc}
   411c0:	mov	r2, #0
   411c4:	ldr	r3, [pc, #156]	; 41268 <fputs@plt+0x300d0>
   411c8:	strb	r2, [r3, #356]	; 0x164
   411cc:	b	411b8 <fputs@plt+0x30020>
   411d0:	ldr	r7, [pc, #144]	; 41268 <fputs@plt+0x300d0>
   411d4:	mov	r0, #0
   411d8:	strb	r0, [r7, #358]	; 0x166
   411dc:	strb	r0, [r7, #357]	; 0x165
   411e0:	bl	28cb8 <fputs@plt+0x17b20>
   411e4:	ldr	r3, [r0, #56]	; 0x38
   411e8:	mov	r2, sp
   411ec:	mov	r1, #256	; 0x100
   411f0:	blx	r3
   411f4:	add	r2, r7, #356	; 0x164
   411f8:	add	r2, r2, #2
   411fc:	mov	r3, r2
   41200:	strb	r4, [r3, #1]!
   41204:	add	r4, r4, #1
   41208:	cmp	r4, #256	; 0x100
   4120c:	bne	41200 <fputs@plt+0x30068>
   41210:	ldr	r3, [pc, #80]	; 41268 <fputs@plt+0x300d0>
   41214:	ldrb	r1, [r3, #358]	; 0x166
   41218:	sub	ip, sp, #1
   4121c:	add	r3, r3, #612	; 0x264
   41220:	add	r4, r3, #2
   41224:	sub	r7, r3, #612	; 0x264
   41228:	ldrb	r0, [r2, #1]
   4122c:	ldrb	r3, [ip, #1]!
   41230:	add	r3, r0, r3
   41234:	add	r3, r1, r3
   41238:	uxtb	r1, r3
   4123c:	add	r3, r7, r1
   41240:	ldrb	lr, [r3, #359]	; 0x167
   41244:	strb	r0, [r3, #359]	; 0x167
   41248:	strb	lr, [r2, #1]!
   4124c:	cmp	r2, r4
   41250:	bne	41228 <fputs@plt+0x30090>
   41254:	ldr	r3, [pc, #12]	; 41268 <fputs@plt+0x300d0>
   41258:	strb	r1, [r3, #358]	; 0x166
   4125c:	mov	r2, #1
   41260:	strb	r2, [r3, #356]	; 0x164
   41264:	b	41144 <fputs@plt+0x2ffac>
   41268:	ldrdeq	lr, [r9], -r8
   4126c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41270:	sub	sp, sp, #124	; 0x7c
   41274:	mov	r9, r0
   41278:	mov	r8, r1
   4127c:	ldr	r3, [pc, #316]	; 413c0 <fputs@plt+0x30228>
   41280:	ldr	r4, [r3, #616]	; 0x268
   41284:	ldr	r3, [pc, #312]	; 413c4 <fputs@plt+0x3022c>
   41288:	ldr	r3, [r3, #2932]	; 0xb74
   4128c:	cmp	r3, #0
   41290:	beq	412bc <fputs@plt+0x30124>
   41294:	ldr	r3, [pc, #296]	; 413c4 <fputs@plt+0x3022c>
   41298:	ldr	r3, [r3, #2936]	; 0xb78
   4129c:	cmp	r3, #0
   412a0:	beq	412d0 <fputs@plt+0x30138>
   412a4:	ldr	r6, [pc, #284]	; 413c8 <fputs@plt+0x30230>
   412a8:	mov	r5, r6
   412ac:	add	r6, r6, #24
   412b0:	sub	r7, r5, #2928	; 0xb70
   412b4:	mov	sl, #7
   412b8:	b	412f0 <fputs@plt+0x30158>
   412bc:	ldr	r0, [pc, #264]	; 413cc <fputs@plt+0x30234>
   412c0:	bl	10f28 <getenv@plt>
   412c4:	ldr	r3, [pc, #248]	; 413c4 <fputs@plt+0x3022c>
   412c8:	str	r0, [r3, #2932]	; 0xb74
   412cc:	b	41294 <fputs@plt+0x300fc>
   412d0:	ldr	r0, [pc, #248]	; 413d0 <fputs@plt+0x30238>
   412d4:	bl	10f28 <getenv@plt>
   412d8:	ldr	r3, [pc, #228]	; 413c4 <fputs@plt+0x3022c>
   412dc:	str	r0, [r3, #2936]	; 0xb78
   412e0:	b	412a4 <fputs@plt+0x3010c>
   412e4:	ldr	r4, [r5, #4]!
   412e8:	cmp	r5, r6
   412ec:	beq	41338 <fputs@plt+0x301a0>
   412f0:	cmp	r4, #0
   412f4:	beq	412e4 <fputs@plt+0x3014c>
   412f8:	ldr	r3, [r7, #324]	; 0x144
   412fc:	add	r1, sp, #16
   41300:	mov	r0, r4
   41304:	blx	r3
   41308:	cmp	r0, #0
   4130c:	bne	412e4 <fputs@plt+0x3014c>
   41310:	ldr	r3, [sp, #32]
   41314:	and	r3, r3, #61440	; 0xf000
   41318:	cmp	r3, #16384	; 0x4000
   4131c:	bne	412e4 <fputs@plt+0x3014c>
   41320:	ldr	r3, [r7, #300]	; 0x12c
   41324:	mov	r1, sl
   41328:	mov	r0, r4
   4132c:	blx	r3
   41330:	cmp	r0, #0
   41334:	bne	412e4 <fputs@plt+0x3014c>
   41338:	mov	r5, #12
   4133c:	mov	sl, #8
   41340:	sub	r7, r9, #2
   41344:	add	r7, r8, r7
   41348:	mov	r6, #0
   4134c:	ldr	fp, [pc, #112]	; 413c4 <fputs@plt+0x3022c>
   41350:	add	r1, sp, #16
   41354:	mov	r0, sl
   41358:	bl	4110c <fputs@plt+0x2ff74>
   4135c:	strb	r6, [r7]
   41360:	str	r6, [sp, #8]
   41364:	ldrd	r2, [sp, #16]
   41368:	strd	r2, [sp]
   4136c:	mov	r3, r4
   41370:	ldr	r2, [pc, #92]	; 413d4 <fputs@plt+0x3023c>
   41374:	mov	r1, r8
   41378:	mov	r0, r9
   4137c:	bl	2e934 <fputs@plt+0x1d79c>
   41380:	ldrb	r3, [r7]
   41384:	cmp	r3, #0
   41388:	bne	413b4 <fputs@plt+0x3021c>
   4138c:	subs	r5, r5, #1
   41390:	beq	413b4 <fputs@plt+0x3021c>
   41394:	mov	r1, r6
   41398:	mov	r0, r8
   4139c:	ldr	r3, [fp, #300]	; 0x12c
   413a0:	blx	r3
   413a4:	cmp	r0, #0
   413a8:	beq	41350 <fputs@plt+0x301b8>
   413ac:	mov	r0, #0
   413b0:	b	413b8 <fputs@plt+0x30220>
   413b4:	mov	r0, #1
   413b8:	add	sp, sp, #124	; 0x7c
   413bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   413c0:	ldrdeq	lr, [r9], -r8
   413c4:	andeq	sl, r9, r8, lsr r1
   413c8:	andeq	sl, r9, r8, lsr #25
   413cc:	andeq	r5, r8, r4, ror lr
   413d0:	andeq	r5, r8, r4, lsl #29
   413d4:	andeq	r5, r8, ip, lsl #29
   413d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   413dc:	sub	sp, sp, #148	; 0x94
   413e0:	mov	r4, r0
   413e4:	mov	r5, r2
   413e8:	sub	r1, r1, #1
   413ec:	cmp	r1, #19
   413f0:	ldrls	pc, [pc, r1, lsl #2]
   413f4:	b	417c8 <fputs@plt+0x30630>
   413f8:	andeq	r1, r4, r8, asr #8
   413fc:	andeq	r1, r4, r8, asr #15
   41400:	andeq	r1, r4, r8, asr #15
   41404:	andeq	r1, r4, ip, asr r4
   41408:	andeq	r1, r4, ip, ror r4
   4140c:	andeq	r1, r4, ip, ror #8
   41410:	andeq	r1, r4, r8, asr #15
   41414:	andeq	r1, r4, r8, asr #15
   41418:	andeq	r1, r4, r8, asr #15
   4141c:	andeq	r1, r4, r4, asr r6
   41420:	andeq	r1, r4, r8, asr #15
   41424:	ldrdeq	r1, [r4], -ip
   41428:	muleq	r4, r8, r6
   4142c:	andeq	r1, r4, r8, asr #15
   41430:	andeq	r1, r4, r8, asr #15
   41434:	strdeq	r1, [r4], -r8
   41438:	andeq	r1, r4, r8, asr #15
   4143c:	andeq	r1, r4, r0, asr #14
   41440:	andeq	r1, r4, r8, asr #15
   41444:	andeq	r1, r4, r0, lsr r7
   41448:	ldrb	r3, [r0, #16]
   4144c:	str	r3, [r2]
   41450:	mov	r0, #0
   41454:	add	sp, sp, #148	; 0x94
   41458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4145c:	ldr	r3, [r0, #20]
   41460:	str	r3, [r2]
   41464:	mov	r0, #0
   41468:	b	41454 <fputs@plt+0x302bc>
   4146c:	ldr	r3, [r2]
   41470:	str	r3, [r0, #40]	; 0x28
   41474:	mov	r0, #0
   41478:	b	41454 <fputs@plt+0x302bc>
   4147c:	ldrd	r2, [r2]
   41480:	mov	sl, r2
   41484:	mov	fp, r3
   41488:	strd	sl, [sp, #16]
   4148c:	ldr	r3, [r0, #40]	; 0x28
   41490:	cmp	r3, #0
   41494:	ble	415d0 <fputs@plt+0x30438>
   41498:	ldr	r3, [pc, #816]	; 417d0 <fputs@plt+0x30638>
   4149c:	ldr	r3, [r3, #336]	; 0x150
   414a0:	add	r1, sp, #40	; 0x28
   414a4:	ldr	r0, [r0, #12]
   414a8:	blx	r3
   414ac:	cmp	r0, #0
   414b0:	ldrne	r0, [pc, #796]	; 417d4 <fputs@plt+0x3063c>
   414b4:	bne	41454 <fputs@plt+0x302bc>
   414b8:	ldr	r8, [r4, #40]	; 0x28
   414bc:	asr	r7, r8, #31
   414c0:	adds	r0, sl, r8
   414c4:	adc	r1, fp, r7
   414c8:	mov	r2, r8
   414cc:	mov	r3, r7
   414d0:	subs	r0, r0, #1
   414d4:	sbc	r1, r1, #0
   414d8:	bl	7e304 <fputs@plt+0x6d16c>
   414dc:	mul	r3, r0, r7
   414e0:	mla	r1, r8, r1, r3
   414e4:	umull	r8, r9, r0, r8
   414e8:	add	r9, r1, r9
   414ec:	ldrd	r0, [sp, #88]	; 0x58
   414f0:	cmp	r0, r8
   414f4:	sbcs	r3, r1, r9
   414f8:	bge	415d0 <fputs@plt+0x30438>
   414fc:	ldr	r5, [sp, #96]	; 0x60
   41500:	mov	r2, r5
   41504:	asr	r3, r5, #31
   41508:	mov	sl, r5
   4150c:	mov	fp, r3
   41510:	strd	sl, [sp, #24]
   41514:	bl	7e304 <fputs@plt+0x6d16c>
   41518:	adds	r6, r0, #1
   4151c:	adc	r7, r1, #0
   41520:	mul	r3, r6, fp
   41524:	mla	r3, r5, r7, r3
   41528:	umull	r0, r1, r6, r5
   4152c:	add	r1, r3, r1
   41530:	subs	r6, r0, #1
   41534:	sbc	r7, r1, #0
   41538:	adds	r2, r5, r8
   4153c:	adc	r3, fp, r9
   41540:	subs	r0, r2, #1
   41544:	sbc	r1, r3, #0
   41548:	strd	r0, [sp, #32]
   4154c:	cmp	r6, r0
   41550:	sbcs	r3, r7, r1
   41554:	bge	415d0 <fputs@plt+0x30438>
   41558:	add	fp, r4, #20
   4155c:	mov	sl, #1
   41560:	ldr	r5, [pc, #624]	; 417d8 <fputs@plt+0x30640>
   41564:	b	415b0 <fputs@plt+0x30418>
   41568:	str	fp, [sp, #8]
   4156c:	str	sl, [sp, #4]
   41570:	str	r5, [sp]
   41574:	mov	r2, r6
   41578:	mov	r3, r7
   4157c:	ldr	r0, [r4, #12]
   41580:	bl	1e274 <fputs@plt+0xd0dc>
   41584:	cmp	r0, #1
   41588:	bne	415c8 <fputs@plt+0x30430>
   4158c:	ldrd	r2, [sp, #24]
   41590:	adds	r2, r2, r6
   41594:	adc	r3, r3, r7
   41598:	mov	r6, r2
   4159c:	mov	r7, r3
   415a0:	ldrd	r2, [sp, #32]
   415a4:	cmp	r6, r2
   415a8:	sbcs	r3, r7, r3
   415ac:	bge	415d0 <fputs@plt+0x30438>
   415b0:	cmp	r6, r8
   415b4:	sbcs	r3, r7, r9
   415b8:	blt	41568 <fputs@plt+0x303d0>
   415bc:	subs	r6, r8, #1
   415c0:	sbc	r7, r9, #0
   415c4:	b	41568 <fputs@plt+0x303d0>
   415c8:	ldr	r0, [pc, #524]	; 417dc <fputs@plt+0x30644>
   415cc:	b	41454 <fputs@plt+0x302bc>
   415d0:	ldrd	r2, [r4, #64]	; 0x40
   415d4:	cmp	r2, #1
   415d8:	sbcs	r3, r3, #0
   415dc:	movlt	r0, #0
   415e0:	blt	41454 <fputs@plt+0x302bc>
   415e4:	ldrd	r2, [r4, #48]	; 0x30
   415e8:	ldrd	r0, [sp, #16]
   415ec:	cmp	r2, r0
   415f0:	sbcs	r3, r3, r1
   415f4:	movge	r0, #0
   415f8:	bge	41454 <fputs@plt+0x302bc>
   415fc:	ldr	r3, [r4, #40]	; 0x28
   41600:	cmp	r3, #0
   41604:	ble	41618 <fputs@plt+0x30480>
   41608:	ldrd	r2, [sp, #16]
   4160c:	mov	r0, r4
   41610:	bl	31f04 <fputs@plt+0x20d6c>
   41614:	b	41454 <fputs@plt+0x302bc>
   41618:	mov	r2, r0
   4161c:	mov	r3, r1
   41620:	ldr	r0, [r4, #12]
   41624:	bl	1e188 <fputs@plt+0xcff0>
   41628:	cmp	r0, #0
   4162c:	beq	41608 <fputs@plt+0x30470>
   41630:	bl	1118c <__errno_location@plt>
   41634:	ldr	r3, [r0]
   41638:	str	r3, [r4, #20]
   4163c:	ldr	r3, [pc, #412]	; 417e0 <fputs@plt+0x30648>
   41640:	ldr	r2, [r4, #32]
   41644:	ldr	r1, [pc, #408]	; 417e4 <fputs@plt+0x3064c>
   41648:	ldr	r0, [pc, #408]	; 417e8 <fputs@plt+0x30650>
   4164c:	bl	31e9c <fputs@plt+0x20d04>
   41650:	b	41454 <fputs@plt+0x302bc>
   41654:	ldr	r0, [r2]
   41658:	cmp	r0, #0
   4165c:	blt	41680 <fputs@plt+0x304e8>
   41660:	cmp	r0, #0
   41664:	ldrh	r3, [r4, #18]
   41668:	biceq	r3, r3, #4
   4166c:	strheq	r3, [r4, #18]
   41670:	orrne	r3, r3, #4
   41674:	strhne	r3, [r4, #18]
   41678:	movne	r0, #0
   4167c:	b	41454 <fputs@plt+0x302bc>
   41680:	ldrh	r3, [r4, #18]
   41684:	lsr	r3, r3, #2
   41688:	and	r3, r3, #1
   4168c:	str	r3, [r2]
   41690:	mov	r0, #0
   41694:	b	41454 <fputs@plt+0x302bc>
   41698:	ldr	r0, [r2]
   4169c:	cmp	r0, #0
   416a0:	blt	416c4 <fputs@plt+0x3052c>
   416a4:	cmp	r0, #0
   416a8:	ldrh	r3, [r4, #18]
   416ac:	biceq	r3, r3, #16
   416b0:	strheq	r3, [r4, #18]
   416b4:	orrne	r3, r3, #16
   416b8:	strhne	r3, [r4, #18]
   416bc:	movne	r0, #0
   416c0:	b	41454 <fputs@plt+0x302bc>
   416c4:	ldrh	r3, [r4, #18]
   416c8:	lsr	r3, r3, #4
   416cc:	and	r3, r3, #1
   416d0:	str	r3, [r2]
   416d4:	mov	r0, #0
   416d8:	b	41454 <fputs@plt+0x302bc>
   416dc:	ldr	r3, [r0, #4]
   416e0:	ldr	r1, [r3, #16]
   416e4:	ldr	r0, [pc, #256]	; 417ec <fputs@plt+0x30654>
   416e8:	bl	406dc <fputs@plt+0x2f544>
   416ec:	str	r0, [r5]
   416f0:	mov	r0, #0
   416f4:	b	41454 <fputs@plt+0x302bc>
   416f8:	ldr	r3, [r0, #4]
   416fc:	ldr	r0, [r3, #8]
   41700:	asr	r1, r0, #31
   41704:	bl	29014 <fputs@plt+0x17e7c>
   41708:	subs	r6, r0, #0
   4170c:	moveq	r0, #0
   41710:	beq	41454 <fputs@plt+0x302bc>
   41714:	ldr	r3, [r4, #4]
   41718:	mov	r1, r6
   4171c:	ldr	r0, [r3, #8]
   41720:	bl	4126c <fputs@plt+0x300d4>
   41724:	str	r6, [r5]
   41728:	mov	r0, #0
   4172c:	b	41454 <fputs@plt+0x302bc>
   41730:	bl	15560 <fputs@plt+0x43c8>
   41734:	str	r0, [r5]
   41738:	mov	r0, #0
   4173c:	b	41454 <fputs@plt+0x302bc>
   41740:	ldrd	r2, [r2]
   41744:	ldr	r1, [pc, #132]	; 417d0 <fputs@plt+0x30638>
   41748:	ldrd	r6, [r1, #184]	; 0xb8
   4174c:	cmp	r2, r6
   41750:	sbcs	r1, r3, r7
   41754:	movlt	r6, r2
   41758:	movlt	r7, r3
   4175c:	ldrd	r2, [r0, #64]	; 0x40
   41760:	strd	r2, [r5]
   41764:	cmp	r6, #0
   41768:	sbcs	r3, r7, #0
   4176c:	movlt	r0, #0
   41770:	blt	41454 <fputs@plt+0x302bc>
   41774:	ldrd	r2, [r4, #64]	; 0x40
   41778:	cmp	r3, r7
   4177c:	cmpeq	r2, r6
   41780:	moveq	r0, #0
   41784:	beq	41454 <fputs@plt+0x302bc>
   41788:	ldr	r0, [r4, #44]	; 0x2c
   4178c:	cmp	r0, #0
   41790:	movne	r0, #0
   41794:	bne	41454 <fputs@plt+0x302bc>
   41798:	strd	r6, [r4, #64]	; 0x40
   4179c:	ldrd	r2, [r4, #48]	; 0x30
   417a0:	cmp	r2, #1
   417a4:	sbcs	r3, r3, #0
   417a8:	blt	41454 <fputs@plt+0x302bc>
   417ac:	mov	r0, r4
   417b0:	bl	15728 <fputs@plt+0x4590>
   417b4:	mvn	r2, #0
   417b8:	mvn	r3, #0
   417bc:	mov	r0, r4
   417c0:	bl	31f04 <fputs@plt+0x20d6c>
   417c4:	b	41454 <fputs@plt+0x302bc>
   417c8:	mov	r0, #12
   417cc:	b	41454 <fputs@plt+0x302bc>
   417d0:	andeq	sl, r9, r8, lsr r1
   417d4:	andeq	r0, r0, sl, lsl #14
   417d8:	andeq	lr, r7, r0, lsr #29
   417dc:	andeq	r0, r0, sl, lsl #6
   417e0:	andeq	r7, r0, sl, lsl #20
   417e4:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   417e8:	andeq	r0, r0, sl, lsl #12
   417ec:	andeq	r4, r8, ip, asr pc
   417f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   417f4:	sub	sp, sp, #12
   417f8:	mov	r4, r0
   417fc:	ldr	r6, [r0, #208]	; 0xd0
   41800:	ldr	r5, [r0, #160]	; 0xa0
   41804:	ldr	r3, [r0, #156]	; 0x9c
   41808:	cmp	r5, r3
   4180c:	movcs	r5, r3
   41810:	ldr	r3, [r0, #104]	; 0x68
   41814:	cmp	r3, #0
   41818:	ble	41858 <fputs@plt+0x306c0>
   4181c:	mov	r2, #0
   41820:	mov	ip, r2
   41824:	b	4183c <fputs@plt+0x306a4>
   41828:	add	ip, ip, #1
   4182c:	add	r2, r2, #48	; 0x30
   41830:	ldr	r3, [r4, #104]	; 0x68
   41834:	cmp	r3, ip
   41838:	ble	41858 <fputs@plt+0x306c0>
   4183c:	ldr	r3, [r4, #100]	; 0x64
   41840:	add	r3, r3, r2
   41844:	ldrd	r0, [r3, #8]
   41848:	orrs	r1, r0, r1
   4184c:	ldrdeq	r0, [r4, #80]	; 0x50
   41850:	strdeq	r0, [r3, #8]
   41854:	b	41828 <fputs@plt+0x30690>
   41858:	mov	r0, r4
   4185c:	bl	161c8 <fputs@plt+0x5030>
   41860:	strd	r0, [r4, #80]	; 0x50
   41864:	strd	r0, [r4, #88]	; 0x58
   41868:	ldrb	r3, [r4, #7]
   4186c:	cmp	r3, #0
   41870:	bne	41890 <fputs@plt+0x306f8>
   41874:	ldrb	r3, [r4, #5]
   41878:	cmp	r3, #4
   4187c:	beq	41890 <fputs@plt+0x306f8>
   41880:	ldr	r0, [r4, #64]	; 0x40
   41884:	bl	137a4 <fputs@plt+0x260c>
   41888:	tst	r0, #512	; 0x200
   4188c:	beq	41954 <fputs@plt+0x307bc>
   41890:	ldr	r3, [pc, #216]	; 41970 <fputs@plt+0x307d8>
   41894:	ldm	r3!, {r0, r1}
   41898:	str	r0, [r6]
   4189c:	str	r1, [r6, #4]
   418a0:	mvn	r3, #0
   418a4:	str	r3, [r6, #8]
   418a8:	add	r1, r4, #52	; 0x34
   418ac:	mov	r0, #4
   418b0:	bl	4110c <fputs@plt+0x2ff74>
   418b4:	ldr	r3, [r4, #52]	; 0x34
   418b8:	rev	r3, r3
   418bc:	str	r3, [r6, #12]
   418c0:	ldr	r3, [r4, #32]
   418c4:	rev	r3, r3
   418c8:	str	r3, [r6, #16]
   418cc:	ldr	r3, [r4, #156]	; 0x9c
   418d0:	rev	r3, r3
   418d4:	str	r3, [r6, #20]
   418d8:	ldr	r3, [r4, #160]	; 0xa0
   418dc:	rev	r3, r3
   418e0:	str	r3, [r6, #24]
   418e4:	sub	r2, r5, #28
   418e8:	mov	r1, #0
   418ec:	add	r0, r6, #28
   418f0:	bl	10f64 <memset@plt>
   418f4:	ldr	r3, [r4, #156]	; 0x9c
   418f8:	cmp	r3, #0
   418fc:	beq	41968 <fputs@plt+0x307d0>
   41900:	mov	r7, #0
   41904:	mov	r8, r5
   41908:	mov	r9, #0
   4190c:	ldrd	r2, [r4, #80]	; 0x50
   41910:	strd	r2, [sp]
   41914:	mov	r2, r5
   41918:	mov	r1, r6
   4191c:	ldr	r0, [r4, #68]	; 0x44
   41920:	bl	1371c <fputs@plt+0x2584>
   41924:	ldrd	r2, [r4, #80]	; 0x50
   41928:	adds	sl, r2, r8
   4192c:	adc	fp, r3, r9
   41930:	strd	sl, [r4, #80]	; 0x50
   41934:	add	r7, r7, r5
   41938:	cmp	r0, #0
   4193c:	bne	4194c <fputs@plt+0x307b4>
   41940:	ldr	r3, [r4, #156]	; 0x9c
   41944:	cmp	r3, r7
   41948:	bhi	4190c <fputs@plt+0x30774>
   4194c:	add	sp, sp, #12
   41950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41954:	mov	r3, #0
   41958:	str	r3, [r6]
   4195c:	str	r3, [r6, #4]
   41960:	str	r3, [r6, #8]
   41964:	b	418a8 <fputs@plt+0x30710>
   41968:	mov	r0, #0
   4196c:	b	4194c <fputs@plt+0x307b4>
   41970:	andeq	r1, r8, r4, lsr #28
   41974:	push	{r4, r5, r6, r7, lr}
   41978:	sub	sp, sp, #20
   4197c:	mov	r4, r0
   41980:	ldr	r5, [r0, #16]
   41984:	ldrb	r3, [r5, #17]
   41988:	cmp	r3, #2
   4198c:	beq	41a1c <fputs@plt+0x30884>
   41990:	mov	r0, r4
   41994:	bl	15c30 <fputs@plt+0x4a98>
   41998:	ldr	r0, [r5, #60]	; 0x3c
   4199c:	cmp	r0, #0
   419a0:	beq	419d8 <fputs@plt+0x30840>
   419a4:	ldr	r6, [r4, #20]
   419a8:	mov	r1, r6
   419ac:	bl	15838 <fputs@plt+0x46a0>
   419b0:	cmp	r0, #0
   419b4:	bne	419d8 <fputs@plt+0x30840>
   419b8:	ldr	r3, [r5, #32]
   419bc:	cmp	r6, r3
   419c0:	bls	41b50 <fputs@plt+0x309b8>
   419c4:	ldrb	r3, [r5, #17]
   419c8:	cmp	r3, #4
   419cc:	ldrhne	r3, [r4, #24]
   419d0:	orrne	r3, r3, #8
   419d4:	strhne	r3, [r4, #24]
   419d8:	ldrh	r3, [r4, #24]
   419dc:	orr	r3, r3, #4
   419e0:	strh	r3, [r4, #24]
   419e4:	ldr	r3, [r5, #104]	; 0x68
   419e8:	cmp	r3, #0
   419ec:	movle	r6, #0
   419f0:	ble	41a00 <fputs@plt+0x30868>
   419f4:	mov	r0, r4
   419f8:	bl	2137c <fputs@plt+0x101e4>
   419fc:	mov	r6, r0
   41a00:	ldr	r3, [r4, #20]
   41a04:	ldr	r2, [r5, #28]
   41a08:	cmp	r2, r3
   41a0c:	strcc	r3, [r5, #28]
   41a10:	mov	r0, r6
   41a14:	add	sp, sp, #20
   41a18:	pop	{r4, r5, r6, r7, pc}
   41a1c:	ldr	r6, [r5, #44]	; 0x2c
   41a20:	cmp	r6, #0
   41a24:	bne	41a10 <fputs@plt+0x30878>
   41a28:	ldr	r3, [r5, #216]	; 0xd8
   41a2c:	cmp	r3, #0
   41a30:	bne	41b44 <fputs@plt+0x309ac>
   41a34:	ldrb	r3, [r5, #5]
   41a38:	cmp	r3, #2
   41a3c:	beq	41b44 <fputs@plt+0x309ac>
   41a40:	ldr	r7, [r5]
   41a44:	ldr	r0, [r5, #28]
   41a48:	bl	1c308 <fputs@plt+0xb170>
   41a4c:	str	r0, [r5, #60]	; 0x3c
   41a50:	cmp	r0, #0
   41a54:	moveq	r6, #7
   41a58:	beq	41a10 <fputs@plt+0x30878>
   41a5c:	ldr	r6, [r5, #68]	; 0x44
   41a60:	ldr	r3, [r6]
   41a64:	cmp	r3, #0
   41a68:	beq	41aac <fputs@plt+0x30914>
   41a6c:	mov	r1, #0
   41a70:	str	r1, [r5, #48]	; 0x30
   41a74:	mov	r2, #0
   41a78:	mov	r3, #0
   41a7c:	strd	r2, [r5, #80]	; 0x50
   41a80:	strb	r1, [r5, #20]
   41a84:	strd	r2, [r5, #88]	; 0x58
   41a88:	mov	r0, r5
   41a8c:	bl	417f0 <fputs@plt+0x30658>
   41a90:	subs	r6, r0, #0
   41a94:	beq	41b44 <fputs@plt+0x309ac>
   41a98:	ldr	r0, [r5, #60]	; 0x3c
   41a9c:	bl	21cf8 <fputs@plt+0x10b60>
   41aa0:	mov	r3, #0
   41aa4:	str	r3, [r5, #60]	; 0x3c
   41aa8:	b	41a10 <fputs@plt+0x30878>
   41aac:	ldrb	r3, [r5, #5]
   41ab0:	cmp	r3, #4
   41ab4:	beq	41ae0 <fputs@plt+0x30948>
   41ab8:	ldrb	r3, [r5, #13]
   41abc:	cmp	r3, #0
   41ac0:	bne	41b64 <fputs@plt+0x309cc>
   41ac4:	mov	r3, #0
   41ac8:	str	r3, [sp, #12]
   41acc:	ldr	r3, [r5, #28]
   41ad0:	cmp	r3, #0
   41ad4:	bne	41b0c <fputs@plt+0x30974>
   41ad8:	ldr	r3, [pc, #176]	; 41b90 <fputs@plt+0x309f8>
   41adc:	b	41b68 <fputs@plt+0x309d0>
   41ae0:	mov	r2, #72	; 0x48
   41ae4:	mov	r1, #0
   41ae8:	mov	r0, r6
   41aec:	bl	10f64 <memset@plt>
   41af0:	mov	r3, #1020	; 0x3fc
   41af4:	str	r3, [r6, #4]
   41af8:	ldr	r3, [pc, #148]	; 41b94 <fputs@plt+0x309fc>
   41afc:	str	r3, [r6]
   41b00:	mvn	r3, #0
   41b04:	str	r3, [r6, #8]
   41b08:	b	41a6c <fputs@plt+0x308d4>
   41b0c:	add	r2, sp, #12
   41b10:	mov	r1, #20
   41b14:	ldr	r0, [r5, #64]	; 0x40
   41b18:	bl	1377c <fputs@plt+0x25e4>
   41b1c:	mov	r6, r0
   41b20:	cmp	r0, #12
   41b24:	beq	41ad8 <fputs@plt+0x30940>
   41b28:	cmp	r0, #0
   41b2c:	bne	41b84 <fputs@plt+0x309ec>
   41b30:	ldr	r3, [sp, #12]
   41b34:	cmp	r3, #0
   41b38:	ldrne	r6, [pc, #88]	; 41b98 <fputs@plt+0x30a00>
   41b3c:	bne	41b84 <fputs@plt+0x309ec>
   41b40:	b	41ad8 <fputs@plt+0x30940>
   41b44:	mov	r3, #3
   41b48:	strb	r3, [r5, #17]
   41b4c:	b	41990 <fputs@plt+0x307f8>
   41b50:	mov	r0, r4
   41b54:	bl	21540 <fputs@plt+0x103a8>
   41b58:	subs	r6, r0, #0
   41b5c:	beq	419d8 <fputs@plt+0x30840>
   41b60:	b	41a10 <fputs@plt+0x30878>
   41b64:	ldr	r3, [pc, #48]	; 41b9c <fputs@plt+0x30a04>
   41b68:	ldr	r2, [r5, #68]	; 0x44
   41b6c:	ldr	r1, [r5, #180]	; 0xb4
   41b70:	mov	r0, #0
   41b74:	str	r0, [sp]
   41b78:	mov	r0, r7
   41b7c:	bl	137f0 <fputs@plt+0x2658>
   41b80:	mov	r6, r0
   41b84:	cmp	r6, #0
   41b88:	bne	41a98 <fputs@plt+0x30900>
   41b8c:	b	41a6c <fputs@plt+0x308d4>
   41b90:	andeq	r0, r0, r6, lsl #16
   41b94:	ldrdeq	r1, [r8], -r0
   41b98:	andeq	r0, r0, r8, lsl #8
   41b9c:	andeq	r1, r0, lr
   41ba0:	mov	r3, r0
   41ba4:	ldr	r2, [r0, #16]
   41ba8:	ldr	r0, [r2, #44]	; 0x2c
   41bac:	cmp	r0, #0
   41bb0:	bxne	lr
   41bb4:	push	{r4, lr}
   41bb8:	ldrh	r1, [r3, #24]
   41bbc:	tst	r1, #4
   41bc0:	beq	41bec <fputs@plt+0x30a54>
   41bc4:	ldr	r0, [r2, #28]
   41bc8:	ldr	r1, [r3, #20]
   41bcc:	cmp	r0, r1
   41bd0:	bcc	41bec <fputs@plt+0x30a54>
   41bd4:	ldr	r0, [r2, #104]	; 0x68
   41bd8:	cmp	r0, #0
   41bdc:	popeq	{r4, pc}
   41be0:	mov	r0, r3
   41be4:	bl	2137c <fputs@plt+0x101e4>
   41be8:	pop	{r4, pc}
   41bec:	ldr	r1, [r2, #156]	; 0x9c
   41bf0:	ldr	r2, [r2, #160]	; 0xa0
   41bf4:	cmp	r1, r2
   41bf8:	bhi	41c08 <fputs@plt+0x30a70>
   41bfc:	mov	r0, r3
   41c00:	bl	41974 <fputs@plt+0x307dc>
   41c04:	pop	{r4, pc}
   41c08:	mov	r0, r3
   41c0c:	bl	4464c <fputs@plt+0x334b4>
   41c10:	pop	{r4, pc}
   41c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41c18:	sub	sp, sp, #52	; 0x34
   41c1c:	ldr	ip, [r0, #4]
   41c20:	ldr	lr, [ip, #4]
   41c24:	ldr	r4, [lr]
   41c28:	str	r4, [sp, #24]
   41c2c:	ldr	ip, [r0, #24]
   41c30:	ldr	ip, [ip, #4]
   41c34:	ldr	ip, [ip, #32]
   41c38:	ldr	lr, [lr, #32]
   41c3c:	cmp	lr, ip
   41c40:	beq	41c54 <fputs@plt+0x30abc>
   41c44:	ldrb	r4, [r4, #16]
   41c48:	cmp	r4, #0
   41c4c:	movne	r7, #8
   41c50:	bne	41dec <fputs@plt+0x30c54>
   41c54:	mov	r4, ip
   41c58:	asr	r5, ip, #31
   41c5c:	strd	r4, [sp, #16]
   41c60:	umull	sl, fp, r1, ip
   41c64:	mla	fp, r1, r5, fp
   41c68:	subs	r4, sl, ip
   41c6c:	sbc	r5, fp, r5
   41c70:	cmp	r4, sl
   41c74:	sbcs	r1, r5, fp
   41c78:	movge	r7, #0
   41c7c:	bge	41dec <fputs@plt+0x30c54>
   41c80:	str	r3, [sp, #36]	; 0x24
   41c84:	str	r2, [sp, #32]
   41c88:	mov	r7, #0
   41c8c:	mov	r8, r7
   41c90:	mov	r2, lr
   41c94:	asr	r3, lr, #31
   41c98:	strd	r2, [sp]
   41c9c:	cmp	lr, ip
   41ca0:	movlt	r3, lr
   41ca4:	movge	r3, ip
   41ca8:	str	r3, [sp, #28]
   41cac:	strd	sl, [sp, #8]
   41cb0:	mov	fp, r0
   41cb4:	mov	r9, r7
   41cb8:	b	41d00 <fputs@plt+0x30b68>
   41cbc:	ldr	r0, [sp, #44]	; 0x2c
   41cc0:	bl	448e0 <fputs@plt+0x33748>
   41cc4:	ldrd	r2, [sp]
   41cc8:	adds	r2, r2, r4
   41ccc:	adc	r3, r3, r5
   41cd0:	mov	r4, r2
   41cd4:	mov	r5, r3
   41cd8:	ldrd	r2, [sp, #8]
   41cdc:	cmp	r4, r2
   41ce0:	sbcs	r3, r5, r3
   41ce4:	movlt	r3, #1
   41ce8:	movge	r3, #0
   41cec:	cmp	r9, #0
   41cf0:	movne	r3, #0
   41cf4:	andeq	r3, r3, #1
   41cf8:	cmp	r3, #0
   41cfc:	beq	41de8 <fputs@plt+0x30c50>
   41d00:	str	r8, [sp, #44]	; 0x2c
   41d04:	ldrd	r2, [sp]
   41d08:	mov	r0, r4
   41d0c:	mov	r1, r5
   41d10:	bl	7e304 <fputs@plt+0x6d16c>
   41d14:	add	r6, r0, #1
   41d18:	ldr	r3, [fp, #4]
   41d1c:	ldr	r3, [r3, #4]
   41d20:	ldr	r1, [r3, #32]
   41d24:	ldr	r3, [pc, #204]	; 41df8 <fputs@plt+0x30c60>
   41d28:	ldr	r0, [r3, #608]	; 0x260
   41d2c:	bl	7db00 <fputs@plt+0x6c968>
   41d30:	add	r0, r0, #1
   41d34:	cmp	r6, r0
   41d38:	beq	41cc4 <fputs@plt+0x30b2c>
   41d3c:	mov	r3, r8
   41d40:	add	r2, sp, #44	; 0x2c
   41d44:	mov	r1, r6
   41d48:	ldr	r0, [sp, #24]
   41d4c:	bl	44090 <fputs@plt+0x32ef8>
   41d50:	subs	r9, r0, #0
   41d54:	bne	41cbc <fputs@plt+0x30b24>
   41d58:	ldr	r0, [sp, #44]	; 0x2c
   41d5c:	bl	41ba0 <fputs@plt+0x30a08>
   41d60:	subs	r9, r0, #0
   41d64:	bne	41cbc <fputs@plt+0x30b24>
   41d68:	ldr	r3, [sp, #44]	; 0x2c
   41d6c:	mov	r6, r3
   41d70:	ldrd	r2, [sp]
   41d74:	mov	r0, r4
   41d78:	mov	r1, r5
   41d7c:	bl	7e304 <fputs@plt+0x6d16c>
   41d80:	ldr	r3, [r6, #4]
   41d84:	add	r3, r3, r2
   41d88:	mov	r6, r3
   41d8c:	ldrd	r2, [sp, #16]
   41d90:	mov	r0, r4
   41d94:	mov	r1, r5
   41d98:	bl	7e304 <fputs@plt+0x6d16c>
   41d9c:	ldr	r3, [sp, #32]
   41da0:	add	r1, r3, r2
   41da4:	ldr	r2, [sp, #28]
   41da8:	mov	r0, r6
   41dac:	bl	11000 <memcpy@plt>
   41db0:	ldr	r3, [sp, #44]	; 0x2c
   41db4:	ldr	r3, [r3, #8]
   41db8:	strb	r8, [r3]
   41dbc:	orr	r3, r4, r5
   41dc0:	ldr	r2, [sp, #36]	; 0x24
   41dc4:	cmp	r2, #0
   41dc8:	cmpeq	r3, #0
   41dcc:	bne	41cbc <fputs@plt+0x30b24>
   41dd0:	ldr	r3, [fp, #24]
   41dd4:	ldr	r3, [r3, #4]
   41dd8:	ldr	r3, [r3, #44]	; 0x2c
   41ddc:	rev	r3, r3
   41de0:	str	r3, [r6, #28]
   41de4:	b	41cbc <fputs@plt+0x30b24>
   41de8:	mov	r7, r9
   41dec:	mov	r0, r7
   41df0:	add	sp, sp, #52	; 0x34
   41df4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41df8:	andeq	sl, r9, r8, lsr r1
   41dfc:	push	{r4, r5, r6, r7, r8, lr}
   41e00:	mov	r4, r0
   41e04:	mov	r5, r1
   41e08:	mov	r7, r2
   41e0c:	mov	r6, #1
   41e10:	b	41e20 <fputs@plt+0x30c88>
   41e14:	ldr	r4, [r4, #44]	; 0x2c
   41e18:	cmp	r4, #0
   41e1c:	beq	41e60 <fputs@plt+0x30cc8>
   41e20:	ldr	r3, [r4, #28]
   41e24:	sub	r2, r3, #5
   41e28:	cmp	r3, #0
   41e2c:	cmpne	r2, #1
   41e30:	bhi	41e14 <fputs@plt+0x30c7c>
   41e34:	ldr	r3, [r4, #16]
   41e38:	cmp	r3, r5
   41e3c:	bls	41e14 <fputs@plt+0x30c7c>
   41e40:	mov	r3, r6
   41e44:	mov	r2, r7
   41e48:	mov	r1, r5
   41e4c:	mov	r0, r4
   41e50:	bl	41c14 <fputs@plt+0x30a7c>
   41e54:	cmp	r0, #0
   41e58:	strne	r0, [r4, #28]
   41e5c:	b	41e14 <fputs@plt+0x30c7c>
   41e60:	pop	{r4, r5, r6, r7, r8, pc}
   41e64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41e68:	sub	sp, sp, #132	; 0x84
   41e6c:	mov	r7, r0
   41e70:	str	r1, [sp, #68]	; 0x44
   41e74:	mov	fp, r2
   41e78:	cmp	r3, #0
   41e7c:	str	r3, [sp, #28]
   41e80:	moveq	r0, #1
   41e84:	beq	41ebc <fputs@plt+0x30d24>
   41e88:	mov	r3, r1
   41e8c:	cmp	r1, #0
   41e90:	beq	41f5c <fputs@plt+0x30dc4>
   41e94:	add	r1, sp, #68	; 0x44
   41e98:	mov	r0, #0
   41e9c:	ldr	r2, [r3, #20]
   41ea0:	cmp	r2, fp
   41ea4:	addls	r1, r3, #12
   41ea8:	addls	r0, r0, #1
   41eac:	ldr	r3, [r3, #12]
   41eb0:	str	r3, [r1]
   41eb4:	cmp	r3, #0
   41eb8:	bne	41e9c <fputs@plt+0x30d04>
   41ebc:	ldr	r3, [r7, #200]	; 0xc8
   41ec0:	add	r0, r3, r0
   41ec4:	str	r0, [r7, #200]	; 0xc8
   41ec8:	ldr	r4, [sp, #68]	; 0x44
   41ecc:	ldr	r3, [r4, #20]
   41ed0:	cmp	r3, #1
   41ed4:	beq	41f64 <fputs@plt+0x30dcc>
   41ed8:	ldr	r6, [r7, #216]	; 0xd8
   41edc:	ldr	r3, [r7, #160]	; 0xa0
   41ee0:	str	r3, [sp, #24]
   41ee4:	ldrb	r3, [r7, #11]
   41ee8:	str	r3, [sp, #40]	; 0x28
   41eec:	ldr	r3, [r6, #32]
   41ef0:	ldr	r5, [r3]
   41ef4:	mov	r2, #48	; 0x30
   41ef8:	mov	r1, r5
   41efc:	add	r0, r6, #52	; 0x34
   41f00:	bl	10ec8 <memcmp@plt>
   41f04:	cmp	r0, #0
   41f08:	ldrne	r9, [r5, #16]
   41f0c:	addne	r9, r9, #1
   41f10:	moveq	r9, #0
   41f14:	ldrsh	r3, [r6, #40]	; 0x28
   41f18:	cmp	r3, #0
   41f1c:	bne	41fd4 <fputs@plt+0x30e3c>
   41f20:	ldr	r3, [r5, #96]	; 0x60
   41f24:	cmp	r3, #0
   41f28:	beq	41f8c <fputs@plt+0x30df4>
   41f2c:	add	r1, sp, #96	; 0x60
   41f30:	mov	r0, #4
   41f34:	bl	4110c <fputs@plt+0x2ff74>
   41f38:	mov	r2, #4
   41f3c:	mov	r1, r2
   41f40:	mov	r0, r6
   41f44:	bl	16610 <fputs@plt+0x5478>
   41f48:	subs	r5, r0, #0
   41f4c:	beq	41f70 <fputs@plt+0x30dd8>
   41f50:	cmp	r5, #5
   41f54:	bne	42714 <fputs@plt+0x3157c>
   41f58:	b	41f8c <fputs@plt+0x30df4>
   41f5c:	mov	r0, #0
   41f60:	b	41ebc <fputs@plt+0x30d24>
   41f64:	mov	r0, r4
   41f68:	bl	1f438 <fputs@plt+0xe2a0>
   41f6c:	b	41ed8 <fputs@plt+0x30d40>
   41f70:	ldr	r1, [sp, #96]	; 0x60
   41f74:	mov	r0, r6
   41f78:	bl	1f768 <fputs@plt+0xe5d0>
   41f7c:	mov	r2, #4
   41f80:	mov	r1, r2
   41f84:	mov	r0, r6
   41f88:	bl	16638 <fputs@plt+0x54a0>
   41f8c:	mov	r1, #3
   41f90:	mov	r0, r6
   41f94:	bl	165ec <fputs@plt+0x5454>
   41f98:	mvn	r3, #0
   41f9c:	strh	r3, [r6, #40]	; 0x28
   41fa0:	mov	r8, #0
   41fa4:	mov	sl, #1
   41fa8:	add	r8, r8, #1
   41fac:	mov	r3, r8
   41fb0:	mov	r2, sl
   41fb4:	add	r1, sp, #96	; 0x60
   41fb8:	mov	r0, r6
   41fbc:	bl	40088 <fputs@plt+0x2eef0>
   41fc0:	cmn	r0, #1
   41fc4:	beq	41fa8 <fputs@plt+0x30e10>
   41fc8:	mov	r5, r0
   41fcc:	cmp	r0, #0
   41fd0:	bne	42714 <fputs@plt+0x3157c>
   41fd4:	ldr	sl, [r6, #68]	; 0x44
   41fd8:	cmp	sl, #0
   41fdc:	beq	42060 <fputs@plt+0x30ec8>
   41fe0:	str	r6, [sp, #72]	; 0x48
   41fe4:	ldr	r3, [r6, #8]
   41fe8:	str	r3, [sp, #76]	; 0x4c
   41fec:	mov	r2, #0
   41ff0:	mov	r3, #0
   41ff4:	strd	r2, [sp, #80]	; 0x50
   41ff8:	ldr	r3, [sp, #40]	; 0x28
   41ffc:	str	r3, [sp, #88]	; 0x58
   42000:	ldr	r3, [sp, #24]
   42004:	str	r3, [sp, #92]	; 0x5c
   42008:	add	ip, r3, #24
   4200c:	str	ip, [sp, #52]	; 0x34
   42010:	asr	r3, ip, #31
   42014:	mov	r0, ip
   42018:	mov	r1, r3
   4201c:	strd	r0, [sp, #8]
   42020:	umull	r2, r3, sl, ip
   42024:	mla	r3, sl, r1, r3
   42028:	adds	r0, r2, #32
   4202c:	adc	r1, r3, #0
   42030:	strd	r0, [sp, #32]
   42034:	cmp	r4, #0
   42038:	beq	423b0 <fputs@plt+0x31218>
   4203c:	mov	r8, r4
   42040:	mov	r3, #0
   42044:	str	r3, [sp, #20]
   42048:	str	r4, [sp, #44]	; 0x2c
   4204c:	mov	r4, r0
   42050:	mov	r5, r1
   42054:	str	r7, [sp, #48]	; 0x30
   42058:	ldr	r7, [sp, #28]
   4205c:	b	421e0 <fputs@plt+0x31048>
   42060:	ldr	r3, [pc, #1764]	; 4274c <fputs@plt+0x315b4>
   42064:	str	r3, [sp, #96]	; 0x60
   42068:	ldr	r3, [pc, #1760]	; 42750 <fputs@plt+0x315b8>
   4206c:	str	r3, [sp, #100]	; 0x64
   42070:	ldr	r3, [sp, #24]
   42074:	rev	r3, r3
   42078:	str	r3, [sp, #104]	; 0x68
   4207c:	ldr	r3, [r6, #112]	; 0x70
   42080:	rev	r2, r3
   42084:	str	r2, [sp, #108]	; 0x6c
   42088:	cmp	r3, #0
   4208c:	beq	42168 <fputs@plt+0x30fd0>
   42090:	mov	r2, r6
   42094:	add	r3, sp, #112	; 0x70
   42098:	ldr	r0, [r2, #84]!	; 0x54
   4209c:	ldr	r1, [r2, #4]
   420a0:	stmia	r3!, {r0, r1}
   420a4:	add	r3, sp, #72	; 0x48
   420a8:	str	r3, [sp]
   420ac:	mov	r3, #0
   420b0:	mov	r2, #24
   420b4:	add	r1, sp, #96	; 0x60
   420b8:	mov	r0, #1
   420bc:	bl	164e0 <fputs@plt+0x5348>
   420c0:	ldr	r2, [sp, #72]	; 0x48
   420c4:	rev	r3, r2
   420c8:	str	r3, [sp, #120]	; 0x78
   420cc:	ldr	r3, [sp, #76]	; 0x4c
   420d0:	rev	r1, r3
   420d4:	str	r1, [sp, #124]	; 0x7c
   420d8:	ldr	r1, [sp, #24]
   420dc:	str	r1, [r6, #36]	; 0x24
   420e0:	mov	r1, #0
   420e4:	strb	r1, [r6, #65]	; 0x41
   420e8:	str	r2, [r6, #76]	; 0x4c
   420ec:	str	r3, [r6, #80]	; 0x50
   420f0:	mov	r3, #1
   420f4:	strb	r3, [r6, #47]	; 0x2f
   420f8:	ldr	r0, [r6, #8]
   420fc:	mov	r2, #0
   42100:	mov	r3, #0
   42104:	strd	r2, [sp]
   42108:	mov	r2, #32
   4210c:	add	r1, sp, #96	; 0x60
   42110:	bl	1371c <fputs@plt+0x2584>
   42114:	subs	r5, r0, #0
   42118:	bne	42144 <fputs@plt+0x30fac>
   4211c:	ldrb	r3, [r6, #48]	; 0x30
   42120:	ldr	r2, [sp, #40]	; 0x28
   42124:	cmp	r3, #0
   42128:	cmpne	r2, #0
   4212c:	beq	41fe0 <fputs@plt+0x30e48>
   42130:	and	r1, r2, #19
   42134:	ldr	r0, [r6, #8]
   42138:	bl	13754 <fputs@plt+0x25bc>
   4213c:	subs	r5, r0, #0
   42140:	beq	41fe0 <fputs@plt+0x30e48>
   42144:	cmp	r5, #0
   42148:	bne	42714 <fputs@plt+0x3157c>
   4214c:	ldr	r3, [r7, #96]	; 0x60
   42150:	cmp	r3, #0
   42154:	beq	42720 <fputs@plt+0x31588>
   42158:	cmp	r4, #0
   4215c:	bne	426f4 <fputs@plt+0x3155c>
   42160:	mov	r5, #0
   42164:	b	42714 <fputs@plt+0x3157c>
   42168:	add	r1, r6, #84	; 0x54
   4216c:	mov	r0, #8
   42170:	bl	4110c <fputs@plt+0x2ff74>
   42174:	b	42090 <fputs@plt+0x30ef8>
   42178:	add	sl, sl, #1
   4217c:	cmp	r7, #0
   42180:	moveq	r2, r7
   42184:	beq	42198 <fputs@plt+0x31000>
   42188:	ldr	r2, [r8, #12]
   4218c:	cmp	r2, #0
   42190:	moveq	r2, fp
   42194:	movne	r2, #0
   42198:	strd	r4, [sp]
   4219c:	mov	r1, r8
   421a0:	add	r0, sp, #72	; 0x48
   421a4:	bl	1f52c <fputs@plt+0xe394>
   421a8:	cmp	r0, #0
   421ac:	bne	4273c <fputs@plt+0x315a4>
   421b0:	ldrd	r2, [sp, #8]
   421b4:	adds	r2, r2, r4
   421b8:	adc	r3, r3, r5
   421bc:	mov	r4, r2
   421c0:	mov	r5, r3
   421c4:	ldrh	r3, [r8, #24]
   421c8:	orr	r3, r3, #128	; 0x80
   421cc:	strh	r3, [r8, #24]
   421d0:	str	r8, [sp, #20]
   421d4:	ldr	r8, [r8, #12]
   421d8:	cmp	r8, #0
   421dc:	beq	42298 <fputs@plt+0x31100>
   421e0:	cmp	r9, #0
   421e4:	beq	42178 <fputs@plt+0x30fe0>
   421e8:	ldr	r2, [r8, #12]
   421ec:	clz	r3, r7
   421f0:	lsr	r3, r3, #5
   421f4:	cmp	r2, #0
   421f8:	orrne	r3, r3, #1
   421fc:	cmp	r3, #0
   42200:	beq	42178 <fputs@plt+0x30fe0>
   42204:	mov	r3, #0
   42208:	str	r3, [sp, #96]	; 0x60
   4220c:	add	r2, sp, #96	; 0x60
   42210:	ldr	r1, [r8, #20]
   42214:	mov	r0, r6
   42218:	bl	3f808 <fputs@plt+0x2e670>
   4221c:	ldr	r3, [sp, #96]	; 0x60
   42220:	cmp	r9, r3
   42224:	bhi	42178 <fputs@plt+0x30fe0>
   42228:	sub	r2, r3, #1
   4222c:	ldr	r1, [sp, #8]
   42230:	umull	r0, r1, r2, r1
   42234:	ldr	ip, [sp, #12]
   42238:	mla	r1, r2, ip, r1
   4223c:	adds	r0, r0, #56	; 0x38
   42240:	adc	r1, r1, #0
   42244:	ldr	ip, [r6, #104]	; 0x68
   42248:	cmp	r3, ip
   4224c:	movcs	r2, #0
   42250:	movcc	r2, #1
   42254:	cmp	ip, #0
   42258:	orreq	r2, r2, #1
   4225c:	cmp	r2, #0
   42260:	strne	r3, [r6, #104]	; 0x68
   42264:	ldr	ip, [r8, #4]
   42268:	ldr	r3, [r6, #8]
   4226c:	strd	r0, [sp]
   42270:	ldr	r2, [sp, #24]
   42274:	mov	r1, ip
   42278:	mov	r0, r3
   4227c:	bl	1371c <fputs@plt+0x2584>
   42280:	cmp	r0, #0
   42284:	bne	42734 <fputs@plt+0x3159c>
   42288:	ldrh	r3, [r8, #24]
   4228c:	bic	r3, r3, #128	; 0x80
   42290:	strh	r3, [r8, #24]
   42294:	b	421d4 <fputs@plt+0x3103c>
   42298:	strd	r4, [sp, #32]
   4229c:	ldr	r4, [sp, #44]	; 0x2c
   422a0:	ldr	r7, [sp, #48]	; 0x30
   422a4:	ldr	r3, [sp, #28]
   422a8:	cmp	r3, #0
   422ac:	beq	425d8 <fputs@plt+0x31440>
   422b0:	ldr	r3, [r6, #104]	; 0x68
   422b4:	cmp	r3, #0
   422b8:	bne	423b8 <fputs@plt+0x31220>
   422bc:	ldr	r3, [sp, #40]	; 0x28
   422c0:	tst	r3, #32
   422c4:	moveq	r9, #0
   422c8:	moveq	r5, r9
   422cc:	beq	4256c <fputs@plt+0x313d4>
   422d0:	ldrb	r3, [r6, #49]	; 0x31
   422d4:	cmp	r3, #0
   422d8:	beq	42554 <fputs@plt+0x313bc>
   422dc:	ldr	r0, [r6, #8]
   422e0:	ldr	r3, [r0]
   422e4:	ldr	r3, [r3, #44]	; 0x2c
   422e8:	cmp	r3, #0
   422ec:	beq	42540 <fputs@plt+0x313a8>
   422f0:	blx	r3
   422f4:	cmp	r0, #31
   422f8:	movle	r5, #512	; 0x200
   422fc:	bgt	42544 <fputs@plt+0x313ac>
   42300:	asr	r9, r5, #31
   42304:	ldrd	r0, [sp, #32]
   42308:	adds	r0, r0, r5
   4230c:	adc	r1, r1, r9
   42310:	mov	r2, r5
   42314:	mov	r3, r9
   42318:	subs	r0, r0, #1
   4231c:	sbc	r1, r1, #0
   42320:	bl	7e304 <fputs@plt+0x6d16c>
   42324:	mul	r3, r0, r9
   42328:	mla	r1, r5, r1, r3
   4232c:	umull	r2, r3, r0, r5
   42330:	add	r3, r1, r3
   42334:	strd	r2, [sp, #80]	; 0x50
   42338:	ldrd	r0, [sp, #32]
   4233c:	cmp	r0, r2
   42340:	sbcs	r3, r1, r3
   42344:	bge	42728 <fputs@plt+0x31590>
   42348:	mov	r9, #0
   4234c:	str	r6, [sp, #40]	; 0x28
   42350:	str	r4, [sp, #32]
   42354:	mov	r4, r0
   42358:	mov	r5, r1
   4235c:	mov	r8, r7
   42360:	ldrd	r6, [sp, #8]
   42364:	strd	r4, [sp]
   42368:	mov	r2, fp
   4236c:	ldr	r1, [sp, #20]
   42370:	add	r0, sp, #72	; 0x48
   42374:	bl	1f52c <fputs@plt+0xe394>
   42378:	cmp	r0, #0
   4237c:	bne	42744 <fputs@plt+0x315ac>
   42380:	adds	r4, r4, r6
   42384:	adc	r5, r5, r7
   42388:	add	r9, r9, #1
   4238c:	ldrd	r2, [sp, #80]	; 0x50
   42390:	cmp	r4, r2
   42394:	sbcs	r3, r5, r3
   42398:	blt	42364 <fputs@plt+0x311cc>
   4239c:	ldr	r6, [sp, #40]	; 0x28
   423a0:	ldr	r4, [sp, #32]
   423a4:	mov	r5, r0
   423a8:	mov	r7, r8
   423ac:	b	4256c <fputs@plt+0x313d4>
   423b0:	str	r4, [sp, #20]
   423b4:	b	422a4 <fputs@plt+0x3110c>
   423b8:	ldr	r3, [r6, #36]	; 0x24
   423bc:	add	r5, r3, #24
   423c0:	str	r5, [sp, #48]	; 0x30
   423c4:	mov	r0, r5
   423c8:	bl	28dd8 <fputs@plt+0x17c40>
   423cc:	subs	r3, r0, #0
   423d0:	str	r3, [sp, #44]	; 0x2c
   423d4:	moveq	r5, #7
   423d8:	beq	42714 <fputs@plt+0x3157c>
   423dc:	ldr	r3, [r6, #104]	; 0x68
   423e0:	cmp	r3, #1
   423e4:	beq	42484 <fputs@plt+0x312ec>
   423e8:	sub	ip, r3, #2
   423ec:	umull	r2, r3, ip, r5
   423f0:	asr	r9, r5, #31
   423f4:	mla	r3, ip, r9, r3
   423f8:	adds	r2, r2, #48	; 0x30
   423fc:	adc	r3, r3, #0
   42400:	ldr	r0, [r6, #8]
   42404:	strd	r2, [sp]
   42408:	mov	r2, #8
   4240c:	ldr	r5, [sp, #44]	; 0x2c
   42410:	mov	r1, r5
   42414:	bl	136f8 <fputs@plt+0x2560>
   42418:	mov	r2, r5
   4241c:	ldr	r3, [r5]
   42420:	rev	r3, r3
   42424:	str	r3, [r6, #76]	; 0x4c
   42428:	ldr	r3, [r5, #4]
   4242c:	rev	r3, r3
   42430:	str	r3, [r6, #80]	; 0x50
   42434:	ldr	r3, [r6, #104]	; 0x68
   42438:	mov	r1, r3
   4243c:	mov	r3, #0
   42440:	str	r3, [r6, #104]	; 0x68
   42444:	mov	r5, r0
   42448:	mov	r3, r1
   4244c:	cmp	r1, sl
   42450:	cmpls	r0, #0
   42454:	bne	4252c <fputs@plt+0x31394>
   42458:	ldr	ip, [sp, #48]	; 0x30
   4245c:	asr	r1, ip, #31
   42460:	add	r2, r2, #24
   42464:	str	r2, [sp, #48]	; 0x30
   42468:	str	r4, [sp, #56]	; 0x38
   4246c:	str	r7, [sp, #60]	; 0x3c
   42470:	mov	r7, ip
   42474:	str	fp, [sp, #64]	; 0x40
   42478:	mov	fp, r3
   4247c:	mov	r9, r1
   42480:	b	424dc <fputs@plt+0x31344>
   42484:	mov	r2, #24
   42488:	mov	r3, #0
   4248c:	b	42400 <fputs@plt+0x31268>
   42490:	ldr	r3, [sp, #44]	; 0x2c
   42494:	ldr	r1, [r3]
   42498:	ldr	r2, [r3, #4]
   4249c:	add	r3, sp, #96	; 0x60
   424a0:	str	r3, [sp]
   424a4:	ldr	r3, [sp, #48]	; 0x30
   424a8:	rev	r2, r2
   424ac:	rev	r1, r1
   424b0:	mov	r0, r6
   424b4:	bl	1f470 <fputs@plt+0xe2d8>
   424b8:	ldr	r0, [r6, #8]
   424bc:	strd	r4, [sp]
   424c0:	mov	r2, #24
   424c4:	add	r1, sp, #96	; 0x60
   424c8:	bl	1371c <fputs@plt+0x2584>
   424cc:	add	fp, fp, #1
   424d0:	cmp	fp, sl
   424d4:	cmpls	r0, #0
   424d8:	bne	4251c <fputs@plt+0x31384>
   424dc:	sub	r3, fp, #1
   424e0:	umull	r4, r5, r3, r7
   424e4:	mla	r5, r3, r9, r5
   424e8:	adds	r4, r4, #32
   424ec:	adc	r5, r5, #0
   424f0:	ldr	r0, [r6, #8]
   424f4:	strd	r4, [sp]
   424f8:	mov	r2, r7
   424fc:	ldr	r1, [sp, #44]	; 0x2c
   42500:	bl	136f8 <fputs@plt+0x2560>
   42504:	subs	r3, r0, #0
   42508:	beq	42490 <fputs@plt+0x312f8>
   4250c:	mov	r5, r3
   42510:	ldr	r0, [sp, #44]	; 0x2c
   42514:	bl	1fb70 <fputs@plt+0xe9d8>
   42518:	b	42714 <fputs@plt+0x3157c>
   4251c:	ldr	r4, [sp, #56]	; 0x38
   42520:	mov	r5, r0
   42524:	ldr	r7, [sp, #60]	; 0x3c
   42528:	ldr	fp, [sp, #64]	; 0x40
   4252c:	ldr	r0, [sp, #44]	; 0x2c
   42530:	bl	1fb70 <fputs@plt+0xe9d8>
   42534:	cmp	r5, #0
   42538:	beq	422bc <fputs@plt+0x31124>
   4253c:	b	42714 <fputs@plt+0x3157c>
   42540:	mov	r0, #4096	; 0x1000
   42544:	cmp	r0, #65536	; 0x10000
   42548:	movlt	r5, r0
   4254c:	movge	r5, #65536	; 0x10000
   42550:	b	42300 <fputs@plt+0x31168>
   42554:	ldr	r3, [sp, #40]	; 0x28
   42558:	and	r1, r3, #19
   4255c:	ldr	r0, [sp, #76]	; 0x4c
   42560:	bl	13754 <fputs@plt+0x25bc>
   42564:	mov	r5, r0
   42568:	mov	r9, #0
   4256c:	ldrb	r3, [r6, #47]	; 0x2f
   42570:	cmp	r3, #0
   42574:	beq	425e0 <fputs@plt+0x31448>
   42578:	ldrd	r2, [r6, #16]
   4257c:	cmp	r2, #0
   42580:	sbcs	r1, r3, #0
   42584:	blt	425e0 <fputs@plt+0x31448>
   42588:	add	sl, r9, sl
   4258c:	ldr	r1, [sp, #52]	; 0x34
   42590:	umull	r0, r1, sl, r1
   42594:	ldr	ip, [sp, #12]
   42598:	mla	r1, sl, ip, r1
   4259c:	adds	r0, r0, #32
   425a0:	adc	r1, r1, #0
   425a4:	mov	lr, r0
   425a8:	mov	ip, r1
   425ac:	cmp	r0, r2
   425b0:	sbcs	r1, r1, r3
   425b4:	movlt	lr, r2
   425b8:	movlt	ip, r3
   425bc:	mov	r2, lr
   425c0:	mov	r3, ip
   425c4:	mov	r0, r6
   425c8:	bl	32a48 <fputs@plt+0x218b0>
   425cc:	mov	r3, #0
   425d0:	strb	r3, [r6, #47]	; 0x2f
   425d4:	b	425e0 <fputs@plt+0x31448>
   425d8:	ldr	r9, [sp, #28]
   425dc:	mov	r5, r9
   425e0:	ldr	sl, [r6, #68]	; 0x44
   425e4:	adds	r3, r4, #0
   425e8:	movne	r3, #1
   425ec:	cmp	r5, #0
   425f0:	movne	r3, #0
   425f4:	cmp	r3, #0
   425f8:	beq	4264c <fputs@plt+0x314b4>
   425fc:	mov	r8, r4
   42600:	mov	r0, r5
   42604:	b	42624 <fputs@plt+0x3148c>
   42608:	ldr	r8, [r8, #12]
   4260c:	adds	r3, r8, #0
   42610:	movne	r3, #1
   42614:	cmp	r0, #0
   42618:	movne	r3, #0
   4261c:	cmp	r3, #0
   42620:	beq	42648 <fputs@plt+0x314b0>
   42624:	ldrh	r3, [r8, #24]
   42628:	tst	r3, #128	; 0x80
   4262c:	beq	42608 <fputs@plt+0x31470>
   42630:	add	sl, sl, #1
   42634:	ldr	r2, [r8, #20]
   42638:	mov	r1, sl
   4263c:	mov	r0, r6
   42640:	bl	3fa14 <fputs@plt+0x2e87c>
   42644:	b	42608 <fputs@plt+0x31470>
   42648:	mov	r5, r0
   4264c:	cmp	r9, #0
   42650:	movle	r3, #0
   42654:	movgt	r3, #1
   42658:	cmp	r5, #0
   4265c:	movne	r3, #0
   42660:	cmp	r3, #0
   42664:	beq	426a0 <fputs@plt+0x31508>
   42668:	ldr	r8, [sp, #20]
   4266c:	add	sl, sl, #1
   42670:	sub	r9, r9, #1
   42674:	ldr	r2, [r8, #20]
   42678:	mov	r1, sl
   4267c:	mov	r0, r6
   42680:	bl	3fa14 <fputs@plt+0x2e87c>
   42684:	mov	r5, r0
   42688:	clz	r0, r0
   4268c:	lsr	r0, r0, #5
   42690:	cmp	r9, #0
   42694:	movle	r0, #0
   42698:	cmp	r0, #0
   4269c:	bne	4266c <fputs@plt+0x314d4>
   426a0:	cmp	r5, #0
   426a4:	bne	42714 <fputs@plt+0x3157c>
   426a8:	ldr	r2, [sp, #24]
   426ac:	bic	r3, r2, #255	; 0xff
   426b0:	orr	r3, r3, r2, asr #16
   426b4:	strh	r3, [r6, #66]	; 0x42
   426b8:	str	sl, [r6, #68]	; 0x44
   426bc:	ldr	r3, [sp, #28]
   426c0:	cmp	r3, #0
   426c4:	beq	4214c <fputs@plt+0x30fb4>
   426c8:	ldr	r3, [r6, #60]	; 0x3c
   426cc:	add	r3, r3, #1
   426d0:	str	r3, [r6, #60]	; 0x3c
   426d4:	str	fp, [r6, #72]	; 0x48
   426d8:	mov	r0, r6
   426dc:	bl	1c538 <fputs@plt+0xb3a0>
   426e0:	str	sl, [r6, #12]
   426e4:	b	4214c <fputs@plt+0x30fb4>
   426e8:	ldr	r4, [r4, #12]
   426ec:	cmp	r4, #0
   426f0:	beq	42710 <fputs@plt+0x31578>
   426f4:	ldr	r0, [r7, #96]	; 0x60
   426f8:	cmp	r0, #0
   426fc:	beq	426e8 <fputs@plt+0x31550>
   42700:	ldr	r2, [r4, #4]
   42704:	ldr	r1, [r4, #20]
   42708:	bl	41dfc <fputs@plt+0x30c64>
   4270c:	b	426e8 <fputs@plt+0x31550>
   42710:	mov	r5, #0
   42714:	mov	r0, r5
   42718:	add	sp, sp, #132	; 0x84
   4271c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42720:	mov	r5, #0
   42724:	b	42714 <fputs@plt+0x3157c>
   42728:	mov	r9, #0
   4272c:	mov	r5, r9
   42730:	b	4256c <fputs@plt+0x313d4>
   42734:	mov	r5, r0
   42738:	b	42714 <fputs@plt+0x3157c>
   4273c:	mov	r5, r0
   42740:	b	42714 <fputs@plt+0x3157c>
   42744:	mov	r5, r0
   42748:	b	42714 <fputs@plt+0x3157c>
   4274c:	andhi	r7, r6, #55, 30	; 0xdc
   42750:	stmiane	r2!, {r8, sl, fp, sp}^
   42754:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42758:	sub	sp, sp, #16
   4275c:	mov	r5, r0
   42760:	mov	r4, r1
   42764:	ldr	r2, [r0, #64]	; 0x40
   42768:	ldr	r3, [r2]
   4276c:	cmp	r3, #0
   42770:	beq	427cc <fputs@plt+0x31634>
   42774:	ldr	r2, [r5, #40]	; 0x28
   42778:	ldr	r3, [r5, #28]
   4277c:	cmp	r2, r3
   42780:	bcs	427bc <fputs@plt+0x31624>
   42784:	ldr	r1, [r4, #12]
   42788:	cmp	r1, #0
   4278c:	beq	427f8 <fputs@plt+0x31660>
   42790:	ldr	r0, [r5, #160]	; 0xa0
   42794:	asr	r7, r0, #31
   42798:	umull	r0, r1, r0, r3
   4279c:	mla	r1, r3, r7, r1
   427a0:	add	r2, sp, #16
   427a4:	strd	r0, [r2, #-8]!
   427a8:	mov	r1, #5
   427ac:	ldr	r0, [r5, #64]	; 0x40
   427b0:	bl	13790 <fputs@plt+0x25f8>
   427b4:	ldr	r3, [r5, #28]
   427b8:	str	r3, [r5, #40]	; 0x28
   427bc:	cmp	r4, #0
   427c0:	beq	428f0 <fputs@plt+0x31758>
   427c4:	mov	r7, #0
   427c8:	b	42870 <fputs@plt+0x316d8>
   427cc:	ldr	r3, [r0, #152]	; 0x98
   427d0:	mov	r1, #0
   427d4:	str	r1, [sp]
   427d8:	orr	r3, r3, #30
   427dc:	ldr	r0, [r0]
   427e0:	bl	137f0 <fputs@plt+0x2658>
   427e4:	subs	r7, r0, #0
   427e8:	beq	42774 <fputs@plt+0x315dc>
   427ec:	mov	r0, r7
   427f0:	add	sp, sp, #16
   427f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   427f8:	ldr	r1, [r4, #20]
   427fc:	cmp	r2, r1
   42800:	bcs	427bc <fputs@plt+0x31624>
   42804:	b	42790 <fputs@plt+0x315f8>
   42808:	mov	r0, r4
   4280c:	bl	1f438 <fputs@plt+0xe2a0>
   42810:	ldr	sl, [r4, #4]
   42814:	strd	r8, [sp]
   42818:	ldr	r2, [r5, #160]	; 0xa0
   4281c:	mov	r1, sl
   42820:	ldr	r0, [r5, #64]	; 0x40
   42824:	bl	1371c <fputs@plt+0x2584>
   42828:	mov	r7, r0
   4282c:	mov	r1, sl
   42830:	ldr	lr, [r1, #24]!
   42834:	ldr	ip, [r1, #4]
   42838:	ldr	r0, [r1, #8]
   4283c:	ldr	r2, [r1, #12]
   42840:	str	lr, [r5, #112]	; 0x70
   42844:	str	ip, [r5, #116]	; 0x74
   42848:	str	r0, [r5, #120]	; 0x78
   4284c:	str	r2, [r5, #124]	; 0x7c
   42850:	b	428bc <fputs@plt+0x31724>
   42854:	ldr	r4, [r4, #12]
   42858:	clz	r3, r7
   4285c:	lsr	r3, r3, #5
   42860:	cmp	r4, #0
   42864:	moveq	r3, #0
   42868:	cmp	r3, #0
   4286c:	beq	427ec <fputs@plt+0x31654>
   42870:	ldr	r6, [r4, #20]
   42874:	ldr	r3, [r5, #28]
   42878:	cmp	r6, r3
   4287c:	bhi	42854 <fputs@plt+0x316bc>
   42880:	ldrh	r3, [r4, #24]
   42884:	tst	r3, #32
   42888:	bne	42854 <fputs@plt+0x316bc>
   4288c:	ldr	r2, [r5, #160]	; 0xa0
   42890:	sub	r3, r6, #1
   42894:	asr	r1, r2, #31
   42898:	umull	r8, r9, r3, r2
   4289c:	mla	r9, r3, r1, r9
   428a0:	cmp	r6, #1
   428a4:	beq	42808 <fputs@plt+0x31670>
   428a8:	ldr	r1, [r4, #4]
   428ac:	strd	r8, [sp]
   428b0:	ldr	r0, [r5, #64]	; 0x40
   428b4:	bl	1371c <fputs@plt+0x2584>
   428b8:	mov	r7, r0
   428bc:	ldr	r3, [r5, #36]	; 0x24
   428c0:	cmp	r6, r3
   428c4:	strhi	r6, [r5, #36]	; 0x24
   428c8:	ldr	r3, [r5, #200]	; 0xc8
   428cc:	add	r3, r3, #1
   428d0:	str	r3, [r5, #200]	; 0xc8
   428d4:	ldr	r0, [r5, #96]	; 0x60
   428d8:	cmp	r0, #0
   428dc:	beq	42854 <fputs@plt+0x316bc>
   428e0:	ldr	r2, [r4, #4]
   428e4:	mov	r1, r6
   428e8:	bl	41dfc <fputs@plt+0x30c64>
   428ec:	b	42854 <fputs@plt+0x316bc>
   428f0:	mov	r7, #0
   428f4:	b	427ec <fputs@plt+0x31654>
   428f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   428fc:	sub	sp, sp, #44	; 0x2c
   42900:	mov	r4, r0
   42904:	mov	r5, r1
   42908:	str	r2, [sp, #12]
   4290c:	ldr	r6, [r0, #208]	; 0xd0
   42910:	subs	r7, r3, #0
   42914:	ldrne	r9, [r0, #68]	; 0x44
   42918:	ldreq	r9, [r0, #72]	; 0x48
   4291c:	add	r3, sp, #32
   42920:	str	r3, [sp]
   42924:	ldrd	r2, [r1]
   42928:	mov	r0, r9
   4292c:	bl	1f5d8 <fputs@plt+0xe440>
   42930:	subs	r8, r0, #0
   42934:	beq	42944 <fputs@plt+0x317ac>
   42938:	mov	r0, r8
   4293c:	add	sp, sp, #44	; 0x2c
   42940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42944:	ldrd	r2, [r5]
   42948:	adds	r0, r2, #4
   4294c:	adc	r1, r3, #0
   42950:	strd	r0, [sp]
   42954:	ldr	r2, [r4, #160]	; 0xa0
   42958:	mov	r1, r6
   4295c:	mov	r0, r9
   42960:	bl	136f8 <fputs@plt+0x2560>
   42964:	subs	r8, r0, #0
   42968:	bne	42938 <fputs@plt+0x317a0>
   4296c:	ldr	r1, [r4, #160]	; 0xa0
   42970:	add	r1, r1, #4
   42974:	add	r1, r1, r7, lsl #2
   42978:	ldrd	r2, [r5]
   4297c:	adds	sl, r2, r1
   42980:	adc	fp, r3, r1, asr #31
   42984:	strd	sl, [sp, #16]
   42988:	strd	sl, [r5]
   4298c:	ldr	fp, [sp, #32]
   42990:	cmp	fp, #0
   42994:	moveq	r8, #101	; 0x65
   42998:	beq	42938 <fputs@plt+0x317a0>
   4299c:	ldr	r1, [r4, #160]	; 0xa0
   429a0:	ldr	r3, [pc, #772]	; 42cac <fputs@plt+0x31b14>
   429a4:	ldr	r0, [r3, #608]	; 0x260
   429a8:	bl	7dd0c <fputs@plt+0x6cb74>
   429ac:	add	r0, r0, #1
   429b0:	cmp	fp, r0
   429b4:	moveq	r8, #101	; 0x65
   429b8:	beq	42938 <fputs@plt+0x317a0>
   429bc:	ldr	r3, [r4, #28]
   429c0:	cmp	fp, r3
   429c4:	bhi	42938 <fputs@plt+0x317a0>
   429c8:	mov	r1, fp
   429cc:	ldr	r0, [sp, #12]
   429d0:	bl	1594c <fputs@plt+0x47b4>
   429d4:	subs	fp, r0, #0
   429d8:	bne	42938 <fputs@plt+0x317a0>
   429dc:	cmp	r7, #0
   429e0:	bne	42b08 <fputs@plt+0x31970>
   429e4:	ldr	r3, [sp, #12]
   429e8:	cmp	r3, #0
   429ec:	beq	42a04 <fputs@plt+0x3186c>
   429f0:	ldr	r1, [sp, #32]
   429f4:	mov	r0, r3
   429f8:	bl	21108 <fputs@plt+0xff70>
   429fc:	subs	r8, r0, #0
   42a00:	bne	42938 <fputs@plt+0x317a0>
   42a04:	ldr	r1, [sp, #32]
   42a08:	cmp	r1, #1
   42a0c:	beq	42b74 <fputs@plt+0x319dc>
   42a10:	ldr	r3, [r4, #216]	; 0xd8
   42a14:	cmp	r3, #0
   42a18:	beq	42b88 <fputs@plt+0x319f0>
   42a1c:	mov	r3, #0
   42a20:	str	r3, [sp, #36]	; 0x24
   42a24:	cmp	r7, r3
   42a28:	beq	42c48 <fputs@plt+0x31ab0>
   42a2c:	ldrb	r3, [r4, #7]
   42a30:	cmp	r3, #0
   42a34:	movne	r2, #1
   42a38:	bne	42a54 <fputs@plt+0x318bc>
   42a3c:	ldrd	r2, [r5]
   42a40:	ldrd	r0, [r4, #88]	; 0x58
   42a44:	cmp	r0, r2
   42a48:	sbcs	r3, r1, r3
   42a4c:	movge	r2, #1
   42a50:	movlt	r2, #0
   42a54:	ldr	r0, [r4, #64]	; 0x40
   42a58:	ldr	r3, [r0]
   42a5c:	cmp	r3, #0
   42a60:	beq	42a8c <fputs@plt+0x318f4>
   42a64:	ldrb	r3, [r4, #17]
   42a68:	sub	r3, r3, #1
   42a6c:	uxtb	r3, r3
   42a70:	cmp	r2, #0
   42a74:	cmpne	r3, #2
   42a78:	bhi	42bd4 <fputs@plt+0x31a3c>
   42a7c:	ldr	r3, [sp, #36]	; 0x24
   42a80:	cmp	r3, #0
   42a84:	cmpeq	r7, #0
   42a88:	beq	42c5c <fputs@plt+0x31ac4>
   42a8c:	ldr	r3, [sp, #36]	; 0x24
   42a90:	cmp	r3, #0
   42a94:	moveq	r8, fp
   42a98:	beq	42938 <fputs@plt+0x317a0>
   42a9c:	ldr	r8, [r3, #4]
   42aa0:	ldr	r2, [r4, #160]	; 0xa0
   42aa4:	mov	r1, r6
   42aa8:	mov	r0, r8
   42aac:	bl	11000 <memcpy@plt>
   42ab0:	ldr	r3, [r4, #204]	; 0xcc
   42ab4:	ldr	r0, [sp, #36]	; 0x24
   42ab8:	blx	r3
   42abc:	cmp	r7, #0
   42ac0:	beq	42aec <fputs@plt+0x31954>
   42ac4:	ldr	r3, [sp, #80]	; 0x50
   42ac8:	cmp	r3, #0
   42acc:	beq	42ae4 <fputs@plt+0x3194c>
   42ad0:	ldrd	r0, [r5]
   42ad4:	ldrd	r2, [r4, #88]	; 0x58
   42ad8:	cmp	r2, r0
   42adc:	sbcs	r3, r3, r1
   42ae0:	blt	42aec <fputs@plt+0x31954>
   42ae4:	ldr	r0, [sp, #36]	; 0x24
   42ae8:	bl	15c6c <fputs@plt+0x4ad4>
   42aec:	ldr	r3, [sp, #32]
   42af0:	cmp	r3, #1
   42af4:	beq	42c24 <fputs@plt+0x31a8c>
   42af8:	ldr	r0, [sp, #36]	; 0x24
   42afc:	bl	15b84 <fputs@plt+0x49ec>
   42b00:	mov	r8, fp
   42b04:	b	42938 <fputs@plt+0x317a0>
   42b08:	add	r3, sp, #28
   42b0c:	str	r3, [sp]
   42b10:	ldrd	r2, [sp, #16]
   42b14:	subs	r2, r2, #4
   42b18:	sbc	r3, r3, #0
   42b1c:	mov	r0, r9
   42b20:	bl	1f5d8 <fputs@plt+0xe440>
   42b24:	subs	r8, r0, #0
   42b28:	bne	42938 <fputs@plt+0x317a0>
   42b2c:	ldr	r3, [sp, #80]	; 0x50
   42b30:	cmp	r3, #0
   42b34:	bne	429e4 <fputs@plt+0x3184c>
   42b38:	ldr	r2, [r4, #52]	; 0x34
   42b3c:	ldr	r3, [r4, #160]	; 0xa0
   42b40:	sub	r3, r3, #200	; 0xc8
   42b44:	cmp	r3, #0
   42b48:	ble	42b60 <fputs@plt+0x319c8>
   42b4c:	ldrb	r1, [r6, r3]
   42b50:	add	r2, r2, r1
   42b54:	sub	r3, r3, #200	; 0xc8
   42b58:	cmp	r3, #0
   42b5c:	bgt	42b4c <fputs@plt+0x319b4>
   42b60:	ldr	r3, [sp, #28]
   42b64:	cmp	r3, r2
   42b68:	movne	r8, #101	; 0x65
   42b6c:	bne	42938 <fputs@plt+0x317a0>
   42b70:	b	429e4 <fputs@plt+0x3184c>
   42b74:	ldrb	r3, [r6, #20]
   42b78:	ldrsh	r2, [r4, #150]	; 0x96
   42b7c:	cmp	r2, r3
   42b80:	strhne	r3, [r4, #150]	; 0x96
   42b84:	b	42a10 <fputs@plt+0x31878>
   42b88:	mov	r0, r4
   42b8c:	bl	1baa4 <fputs@plt+0xa90c>
   42b90:	str	r0, [sp, #36]	; 0x24
   42b94:	cmp	r7, #0
   42b98:	bne	42a2c <fputs@plt+0x31894>
   42b9c:	ldr	r3, [sp, #36]	; 0x24
   42ba0:	cmp	r3, #0
   42ba4:	beq	42c48 <fputs@plt+0x31ab0>
   42ba8:	ldrh	r2, [r3, #24]
   42bac:	lsr	r2, r2, #3
   42bb0:	eor	r2, r2, #1
   42bb4:	and	r2, r2, #1
   42bb8:	ldr	r0, [r4, #64]	; 0x40
   42bbc:	ldr	r3, [r0]
   42bc0:	cmp	r3, #0
   42bc4:	bne	42a64 <fputs@plt+0x318cc>
   42bc8:	ldr	r3, [sp, #36]	; 0x24
   42bcc:	mov	fp, r7
   42bd0:	b	42a9c <fputs@plt+0x31904>
   42bd4:	ldr	r2, [r4, #160]	; 0xa0
   42bd8:	ldr	r3, [sp, #32]
   42bdc:	sub	r3, r3, #1
   42be0:	asr	fp, r2, #31
   42be4:	umull	r8, r9, r3, r2
   42be8:	mla	r9, r3, fp, r9
   42bec:	strd	r8, [sp]
   42bf0:	mov	r1, r6
   42bf4:	bl	1371c <fputs@plt+0x2584>
   42bf8:	mov	fp, r0
   42bfc:	ldr	r1, [sp, #32]
   42c00:	ldr	r3, [r4, #36]	; 0x24
   42c04:	cmp	r3, r1
   42c08:	strcc	r1, [r4, #36]	; 0x24
   42c0c:	ldr	r0, [r4, #96]	; 0x60
   42c10:	cmp	r0, #0
   42c14:	beq	42a8c <fputs@plt+0x318f4>
   42c18:	mov	r2, r6
   42c1c:	bl	41dfc <fputs@plt+0x30c64>
   42c20:	b	42a8c <fputs@plt+0x318f4>
   42c24:	ldr	ip, [r8, #24]!
   42c28:	ldr	r0, [r8, #4]
   42c2c:	ldr	r1, [r8, #8]
   42c30:	ldr	r2, [r8, #12]
   42c34:	str	ip, [r4, #112]	; 0x70
   42c38:	str	r0, [r4, #116]	; 0x74
   42c3c:	str	r1, [r4, #120]	; 0x78
   42c40:	str	r2, [r4, #124]	; 0x7c
   42c44:	b	42af8 <fputs@plt+0x31960>
   42c48:	ldr	r0, [r4, #64]	; 0x40
   42c4c:	ldr	r3, [r0]
   42c50:	cmp	r3, #0
   42c54:	movne	r2, #1
   42c58:	bne	42a64 <fputs@plt+0x318cc>
   42c5c:	ldrb	r3, [r4, #21]
   42c60:	orr	r3, r3, #2
   42c64:	strb	r3, [r4, #21]
   42c68:	mov	r3, #1
   42c6c:	add	r2, sp, #36	; 0x24
   42c70:	ldr	r1, [sp, #32]
   42c74:	mov	r0, r4
   42c78:	bl	44090 <fputs@plt+0x32ef8>
   42c7c:	ldrb	r3, [r4, #21]
   42c80:	bic	r3, r3, #2
   42c84:	strb	r3, [r4, #21]
   42c88:	subs	r8, r0, #0
   42c8c:	bne	42938 <fputs@plt+0x317a0>
   42c90:	ldr	r0, [sp, #36]	; 0x24
   42c94:	ldrh	r3, [r0, #24]
   42c98:	bic	r3, r3, #16
   42c9c:	strh	r3, [r0, #24]
   42ca0:	bl	15c30 <fputs@plt+0x4a98>
   42ca4:	mov	fp, r8
   42ca8:	b	42a8c <fputs@plt+0x318f4>
   42cac:	andeq	sl, r9, r8, lsr r1
   42cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42cb4:	sub	sp, sp, #76	; 0x4c
   42cb8:	mov	r8, r0
   42cbc:	mov	r7, r1
   42cc0:	ldr	r4, [r0]
   42cc4:	mov	r3, #0
   42cc8:	str	r3, [sp, #56]	; 0x38
   42ccc:	mov	r3, #1
   42cd0:	str	r3, [sp, #52]	; 0x34
   42cd4:	add	r1, sp, #64	; 0x40
   42cd8:	ldr	r0, [r0, #68]	; 0x44
   42cdc:	bl	13768 <fputs@plt+0x25d0>
   42ce0:	subs	sl, r0, #0
   42ce4:	movne	r9, #0
   42ce8:	beq	42d6c <fputs@plt+0x31bd4>
   42cec:	ldrb	r3, [r8, #13]
   42cf0:	strb	r3, [r8, #19]
   42cf4:	mov	r4, #0
   42cf8:	cmp	sl, #0
   42cfc:	bne	42d4c <fputs@plt+0x31bb4>
   42d00:	ldrb	r3, [r8, #17]
   42d04:	sub	r3, r3, #1
   42d08:	uxtb	r3, r3
   42d0c:	cmp	r3, #2
   42d10:	bhi	42fe0 <fputs@plt+0x31e48>
   42d14:	ldrb	r1, [r4]
   42d18:	mov	r2, #0
   42d1c:	subs	r1, r1, r2
   42d20:	movne	r1, #1
   42d24:	mov	r0, r8
   42d28:	bl	22798 <fputs@plt+0x11600>
   42d2c:	subs	sl, r0, #0
   42d30:	bne	42d4c <fputs@plt+0x31bb4>
   42d34:	ldrb	r3, [r4]
   42d38:	cmp	r3, #0
   42d3c:	beq	42d4c <fputs@plt+0x31bb4>
   42d40:	ldr	sl, [sp, #52]	; 0x34
   42d44:	cmp	sl, #0
   42d48:	bne	42ffc <fputs@plt+0x31e64>
   42d4c:	cmp	r7, #0
   42d50:	cmpne	r9, #0
   42d54:	bne	43210 <fputs@plt+0x32078>
   42d58:	mov	r0, r8
   42d5c:	bl	1622c <fputs@plt+0x5094>
   42d60:	mov	r0, sl
   42d64:	add	sp, sp, #76	; 0x4c
   42d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42d6c:	ldr	r5, [r8, #208]	; 0xd0
   42d70:	ldr	r3, [r8]
   42d74:	ldr	r2, [r3, #8]
   42d78:	add	r2, r2, #1
   42d7c:	mov	r1, r5
   42d80:	ldr	r0, [r8, #68]	; 0x44
   42d84:	bl	1f60c <fputs@plt+0xe474>
   42d88:	subs	r6, r0, #0
   42d8c:	bne	42fc8 <fputs@plt+0x31e30>
   42d90:	ldrb	r3, [r5]
   42d94:	cmp	r3, #0
   42d98:	bne	42dcc <fputs@plt+0x31c34>
   42d9c:	ldr	r9, [sp, #52]	; 0x34
   42da0:	cmp	r9, #0
   42da4:	beq	42dfc <fputs@plt+0x31c64>
   42da8:	mov	fp, r8
   42dac:	mov	r2, #0
   42db0:	mov	r3, #0
   42db4:	strd	r2, [fp, #80]!	; 0x50
   42db8:	mov	r9, r6
   42dbc:	mov	r4, r7
   42dc0:	mov	r5, #0
   42dc4:	str	r7, [sp, #12]
   42dc8:	b	42f10 <fputs@plt+0x31d78>
   42dcc:	add	r3, sp, #52	; 0x34
   42dd0:	mov	r2, #0
   42dd4:	mov	r1, r5
   42dd8:	mov	r0, r4
   42ddc:	bl	13830 <fputs@plt+0x2698>
   42de0:	subs	sl, r0, #0
   42de4:	beq	42d9c <fputs@plt+0x31c04>
   42de8:	mov	r9, r6
   42dec:	b	42cec <fputs@plt+0x31b54>
   42df0:	ldr	r7, [sp, #12]
   42df4:	cmp	sl, #101	; 0x65
   42df8:	bne	42cec <fputs@plt+0x31b54>
   42dfc:	ldrb	r3, [r8, #13]
   42e00:	strb	r3, [r8, #19]
   42e04:	ldr	r4, [r8, #208]	; 0xd0
   42e08:	ldr	r3, [r8]
   42e0c:	ldr	r2, [r3, #8]
   42e10:	add	r2, r2, #1
   42e14:	mov	r1, r4
   42e18:	ldr	r0, [r8, #68]	; 0x44
   42e1c:	bl	1f60c <fputs@plt+0xe474>
   42e20:	mov	sl, r0
   42e24:	b	42cf8 <fputs@plt+0x31b60>
   42e28:	ldr	ip, [r8, #156]	; 0x9c
   42e2c:	ldr	r2, [r8, #160]	; 0xa0
   42e30:	add	r2, r2, #8
   42e34:	asr	r3, r2, #31
   42e38:	ldrd	r0, [sp, #64]	; 0x40
   42e3c:	subs	r0, r0, ip
   42e40:	sbc	r1, r1, #0
   42e44:	bl	7e304 <fputs@plt+0x6d16c>
   42e48:	str	r0, [sp, #60]	; 0x3c
   42e4c:	b	42f44 <fputs@plt+0x31dac>
   42e50:	ldr	r2, [r8, #160]	; 0xa0
   42e54:	add	r2, r2, #8
   42e58:	asr	r3, r2, #31
   42e5c:	ldrd	r6, [sp, #64]	; 0x40
   42e60:	subs	r6, r6, r0
   42e64:	sbc	r7, r7, r1
   42e68:	mov	r0, r6
   42e6c:	mov	r1, r7
   42e70:	bl	7e304 <fputs@plt+0x6d16c>
   42e74:	str	r0, [sp, #60]	; 0x3c
   42e78:	b	42f78 <fputs@plt+0x31de0>
   42e7c:	ldr	r1, [sp, #56]	; 0x38
   42e80:	mov	r0, r8
   42e84:	bl	1bc2c <fputs@plt+0xaa94>
   42e88:	cmp	r0, #0
   42e8c:	bne	43230 <fputs@plt+0x32098>
   42e90:	ldr	r3, [sp, #56]	; 0x38
   42e94:	str	r3, [r8, #28]
   42e98:	b	42f90 <fputs@plt+0x31df8>
   42e9c:	str	r5, [sp]
   42ea0:	mov	r3, #1
   42ea4:	mov	r2, r5
   42ea8:	mov	r1, fp
   42eac:	mov	r0, r8
   42eb0:	bl	428f8 <fputs@plt+0x31760>
   42eb4:	cmp	r0, #0
   42eb8:	bne	42ef4 <fputs@plt+0x31d5c>
   42ebc:	add	r6, r6, #1
   42ec0:	sub	r2, r6, r9
   42ec4:	ldr	r3, [sp, #60]	; 0x3c
   42ec8:	cmp	r2, r3
   42ecc:	bcs	42ee4 <fputs@plt+0x31d4c>
   42ed0:	cmp	r0, #0
   42ed4:	beq	42e9c <fputs@plt+0x31d04>
   42ed8:	mov	r0, r8
   42edc:	bl	1bde4 <fputs@plt+0xac4c>
   42ee0:	b	42e9c <fputs@plt+0x31d04>
   42ee4:	mov	r4, r0
   42ee8:	str	r7, [sp, #12]
   42eec:	mov	r9, r6
   42ef0:	b	42f10 <fputs@plt+0x31d78>
   42ef4:	str	r7, [sp, #12]
   42ef8:	cmp	r0, #101	; 0x65
   42efc:	bne	42fac <fputs@plt+0x31e14>
   42f00:	ldrd	r2, [sp, #64]	; 0x40
   42f04:	strd	r2, [r8, #80]	; 0x50
   42f08:	mov	r9, r6
   42f0c:	mov	r4, sl
   42f10:	add	r3, sp, #56	; 0x38
   42f14:	str	r3, [sp, #4]
   42f18:	add	r3, sp, #60	; 0x3c
   42f1c:	str	r3, [sp]
   42f20:	ldrd	r2, [sp, #64]	; 0x40
   42f24:	ldr	r1, [sp, #12]
   42f28:	mov	r0, r8
   42f2c:	bl	22110 <fputs@plt+0x10f78>
   42f30:	subs	sl, r0, #0
   42f34:	bne	42df0 <fputs@plt+0x31c58>
   42f38:	ldr	r3, [sp, #60]	; 0x3c
   42f3c:	cmn	r3, #1
   42f40:	beq	42e28 <fputs@plt+0x31c90>
   42f44:	ldr	r3, [sp, #60]	; 0x3c
   42f48:	ldr	r2, [sp, #12]
   42f4c:	cmp	r3, #0
   42f50:	cmpeq	r2, #0
   42f54:	bne	42f78 <fputs@plt+0x31de0>
   42f58:	ldr	r3, [r8, #156]	; 0x9c
   42f5c:	ldrd	r0, [r8, #88]	; 0x58
   42f60:	adds	r0, r0, r3
   42f64:	adc	r1, r1, #0
   42f68:	ldrd	r2, [r8, #80]	; 0x50
   42f6c:	cmp	r1, r3
   42f70:	cmpeq	r0, r2
   42f74:	beq	42e50 <fputs@plt+0x31cb8>
   42f78:	ldr	r0, [r8, #156]	; 0x9c
   42f7c:	mov	r1, #0
   42f80:	ldrd	r2, [r8, #80]	; 0x50
   42f84:	cmp	r3, r1
   42f88:	cmpeq	r2, r0
   42f8c:	beq	42e7c <fputs@plt+0x31ce4>
   42f90:	ldr	r3, [sp, #60]	; 0x3c
   42f94:	cmp	r3, #0
   42f98:	beq	42f10 <fputs@plt+0x31d78>
   42f9c:	mov	r6, r9
   42fa0:	mov	r0, r4
   42fa4:	ldr	r7, [sp, #12]
   42fa8:	b	42ed0 <fputs@plt+0x31d38>
   42fac:	ldr	r7, [sp, #12]
   42fb0:	ldr	r3, [pc, #660]	; 4324c <fputs@plt+0x320b4>
   42fb4:	cmp	r0, r3
   42fb8:	beq	43228 <fputs@plt+0x32090>
   42fbc:	mov	r9, r6
   42fc0:	mov	sl, r0
   42fc4:	b	42cec <fputs@plt+0x31b54>
   42fc8:	ldrb	r3, [r8, #13]
   42fcc:	strb	r3, [r8, #19]
   42fd0:	mov	r9, sl
   42fd4:	mov	sl, r6
   42fd8:	mov	r4, #0
   42fdc:	b	42ff0 <fputs@plt+0x31e58>
   42fe0:	mov	r1, #0
   42fe4:	mov	r0, r8
   42fe8:	bl	16434 <fputs@plt+0x529c>
   42fec:	mov	sl, r0
   42ff0:	cmp	sl, #0
   42ff4:	bne	42d4c <fputs@plt+0x31bb4>
   42ff8:	b	42d14 <fputs@plt+0x31b7c>
   42ffc:	ldr	r5, [r8]
   43000:	ldr	r0, [r5, #4]
   43004:	lsl	r0, r0, #1
   43008:	asr	r1, r0, #31
   4300c:	bl	1c2dc <fputs@plt+0xb144>
   43010:	subs	fp, r0, #0
   43014:	beq	4323c <fputs@plt+0x320a4>
   43018:	ldr	r6, [r5, #4]
   4301c:	mov	r3, #0
   43020:	str	r3, [sp]
   43024:	ldr	r3, [pc, #548]	; 43250 <fputs@plt+0x320b8>
   43028:	mov	r2, fp
   4302c:	mov	r1, r4
   43030:	mov	r0, r5
   43034:	bl	137f0 <fputs@plt+0x2658>
   43038:	subs	sl, r0, #0
   4303c:	beq	4305c <fputs@plt+0x31ec4>
   43040:	mov	r0, #0
   43044:	bl	1fb70 <fputs@plt+0xe9d8>
   43048:	mov	r0, fp
   4304c:	bl	136c8 <fputs@plt+0x2530>
   43050:	mov	r0, fp
   43054:	bl	1fb70 <fputs@plt+0xe9d8>
   43058:	b	42d4c <fputs@plt+0x31bb4>
   4305c:	add	r1, sp, #40	; 0x28
   43060:	mov	r0, fp
   43064:	bl	13768 <fputs@plt+0x25d0>
   43068:	subs	sl, r0, #0
   4306c:	movne	r3, #0
   43070:	strne	r3, [sp, #12]
   43074:	beq	43084 <fputs@plt+0x31eec>
   43078:	ldr	r0, [sp, #12]
   4307c:	bl	1fb70 <fputs@plt+0xe9d8>
   43080:	b	43048 <fputs@plt+0x31eb0>
   43084:	ldr	r3, [r5, #8]
   43088:	add	r3, r3, #1
   4308c:	mov	r1, r3
   43090:	str	r3, [sp, #24]
   43094:	ldrd	r2, [sp, #40]	; 0x28
   43098:	adds	r2, r2, r1
   4309c:	adc	r3, r3, r1, asr #31
   430a0:	adds	r0, r2, #1
   430a4:	adc	r1, r3, #0
   430a8:	bl	13990 <fputs@plt+0x27f8>
   430ac:	subs	r3, r0, #0
   430b0:	mov	r1, r3
   430b4:	str	r3, [sp, #12]
   430b8:	moveq	sl, #7
   430bc:	beq	43078 <fputs@plt+0x31ee0>
   430c0:	ldr	r3, [sp, #40]	; 0x28
   430c4:	mov	r0, r3
   430c8:	mov	r2, #0
   430cc:	mov	r3, #0
   430d0:	strd	r2, [sp]
   430d4:	str	r0, [sp, #20]
   430d8:	mov	r2, r0
   430dc:	mov	r0, fp
   430e0:	bl	136f8 <fputs@plt+0x2560>
   430e4:	subs	sl, r0, #0
   430e8:	bne	43078 <fputs@plt+0x31ee0>
   430ec:	mov	r2, #0
   430f0:	ldr	r3, [sp, #40]	; 0x28
   430f4:	ldr	r1, [sp, #12]
   430f8:	strb	r2, [r1, r3]
   430fc:	str	r1, [sp, #28]
   43100:	ldrd	r2, [sp, #40]	; 0x28
   43104:	cmp	r2, #1
   43108:	sbcs	r2, r3, #0
   4310c:	blt	431f0 <fputs@plt+0x32058>
   43110:	add	r2, fp, r6
   43114:	str	r2, [sp, #16]
   43118:	ldr	r3, [sp, #20]
   4311c:	add	r6, r3, #1
   43120:	add	r2, r1, r6
   43124:	str	r2, [sp, #20]
   43128:	mov	r6, r1
   4312c:	b	4315c <fputs@plt+0x31fc4>
   43130:	mov	r0, r6
   43134:	bl	1b3e0 <fputs@plt+0xa248>
   43138:	add	r0, r0, #1
   4313c:	add	r6, r6, r0
   43140:	ldr	r3, [sp, #28]
   43144:	sub	r0, r6, r3
   43148:	asr	r1, r0, #31
   4314c:	ldrd	r2, [sp, #40]	; 0x28
   43150:	cmp	r0, r2
   43154:	sbcs	r3, r1, r3
   43158:	bge	431f0 <fputs@plt+0x32058>
   4315c:	add	r3, sp, #36	; 0x24
   43160:	mov	r2, #0
   43164:	mov	r1, r6
   43168:	mov	r0, r5
   4316c:	bl	13830 <fputs@plt+0x2698>
   43170:	subs	sl, r0, #0
   43174:	bne	43078 <fputs@plt+0x31ee0>
   43178:	ldr	r3, [sp, #36]	; 0x24
   4317c:	cmp	r3, #0
   43180:	beq	43130 <fputs@plt+0x31f98>
   43184:	mov	r3, #0
   43188:	str	r3, [sp]
   4318c:	ldr	r3, [pc, #192]	; 43254 <fputs@plt+0x320bc>
   43190:	ldr	r2, [sp, #16]
   43194:	mov	r1, r6
   43198:	mov	r0, r5
   4319c:	bl	137f0 <fputs@plt+0x2658>
   431a0:	subs	sl, r0, #0
   431a4:	bne	43078 <fputs@plt+0x31ee0>
   431a8:	ldr	r2, [sp, #24]
   431ac:	ldr	r1, [sp, #20]
   431b0:	ldr	r0, [sp, #16]
   431b4:	bl	1f60c <fputs@plt+0xe474>
   431b8:	mov	sl, r0
   431bc:	ldr	r0, [sp, #16]
   431c0:	bl	136c8 <fputs@plt+0x2530>
   431c4:	cmp	sl, #0
   431c8:	bne	43078 <fputs@plt+0x31ee0>
   431cc:	ldr	r0, [sp, #20]
   431d0:	ldrb	r3, [r0]
   431d4:	cmp	r3, #0
   431d8:	beq	43130 <fputs@plt+0x31f98>
   431dc:	mov	r1, r4
   431e0:	bl	11174 <strcmp@plt>
   431e4:	subs	sl, r0, #0
   431e8:	bne	43130 <fputs@plt+0x31f98>
   431ec:	b	43078 <fputs@plt+0x31ee0>
   431f0:	mov	r0, fp
   431f4:	bl	136c8 <fputs@plt+0x2530>
   431f8:	mov	r2, #0
   431fc:	mov	r1, r4
   43200:	mov	r0, r5
   43204:	bl	13820 <fputs@plt+0x2688>
   43208:	mov	sl, r0
   4320c:	b	43078 <fputs@plt+0x31ee0>
   43210:	ldr	r3, [r8, #180]	; 0xb4
   43214:	mov	r2, r9
   43218:	ldr	r1, [pc, #56]	; 43258 <fputs@plt+0x320c0>
   4321c:	ldr	r0, [pc, #56]	; 4325c <fputs@plt+0x320c4>
   43220:	bl	319f4 <fputs@plt+0x2085c>
   43224:	b	42d58 <fputs@plt+0x31bc0>
   43228:	mov	r9, r6
   4322c:	b	42dfc <fputs@plt+0x31c64>
   43230:	ldr	r7, [sp, #12]
   43234:	mov	sl, r0
   43238:	b	42cec <fputs@plt+0x31b54>
   4323c:	mov	r0, #0
   43240:	bl	1fb70 <fputs@plt+0xe9d8>
   43244:	mov	sl, #7
   43248:	b	42d4c <fputs@plt+0x31bb4>
   4324c:	andeq	r0, r0, sl, lsl #4
   43250:	andeq	r4, r0, r1
   43254:	andeq	r0, r0, r1, lsl #16
   43258:	andeq	r5, r8, r0, lsr #29
   4325c:	andeq	r0, r0, fp, lsl r2
   43260:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43264:	sub	sp, sp, #40	; 0x28
   43268:	ldrb	r3, [r0, #16]
   4326c:	cmp	r3, #0
   43270:	beq	43280 <fputs@plt+0x320e8>
   43274:	ldr	r4, [r0, #44]	; 0x2c
   43278:	cmp	r4, #0
   4327c:	bne	432b4 <fputs@plt+0x3211c>
   43280:	mov	r5, r0
   43284:	ldr	r0, [r0, #216]	; 0xd8
   43288:	cmp	r0, #0
   4328c:	bne	43754 <fputs@plt+0x325bc>
   43290:	ldrb	r3, [r5, #17]
   43294:	cmp	r3, #0
   43298:	movne	r4, #0
   4329c:	beq	432c0 <fputs@plt+0x32128>
   432a0:	cmp	r4, #0
   432a4:	moveq	r3, #1
   432a8:	strbeq	r3, [r5, #17]
   432ac:	strbeq	r3, [r5, #24]
   432b0:	bne	432f0 <fputs@plt+0x32158>
   432b4:	mov	r0, r4
   432b8:	add	sp, sp, #40	; 0x28
   432bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   432c0:	mov	r1, #1
   432c4:	mov	r0, r5
   432c8:	bl	163b8 <fputs@plt+0x5220>
   432cc:	subs	r4, r0, #0
   432d0:	bne	432f0 <fputs@plt+0x32158>
   432d4:	ldrb	r3, [r5, #18]
   432d8:	cmp	r3, #1
   432dc:	bls	432fc <fputs@plt+0x32164>
   432e0:	ldrb	r3, [r5, #15]
   432e4:	cmp	r3, #0
   432e8:	movne	r4, #776	; 0x308
   432ec:	beq	434e8 <fputs@plt+0x32350>
   432f0:	mov	r0, r5
   432f4:	bl	22678 <fputs@plt+0x114e0>
   432f8:	b	432b4 <fputs@plt+0x3211c>
   432fc:	ldr	r9, [r5]
   43300:	mov	r3, #1
   43304:	str	r3, [sp, #12]
   43308:	ldr	r3, [r5, #68]	; 0x44
   4330c:	ldr	r8, [r3]
   43310:	cmp	r8, #0
   43314:	beq	43368 <fputs@plt+0x321d0>
   43318:	add	r1, sp, #40	; 0x28
   4331c:	mov	r3, #0
   43320:	str	r3, [r1, #-24]!	; 0xffffffe8
   43324:	ldr	r0, [r5, #64]	; 0x40
   43328:	ldr	r3, [r0]
   4332c:	ldr	r3, [r3, #36]	; 0x24
   43330:	blx	r3
   43334:	subs	r6, r0, #0
   43338:	movne	r7, r4
   4333c:	bne	43350 <fputs@plt+0x321b8>
   43340:	ldr	r7, [sp, #16]
   43344:	cmp	r7, #0
   43348:	movne	r7, r6
   4334c:	beq	43398 <fputs@plt+0x32200>
   43350:	cmp	r6, #0
   43354:	movne	r4, r6
   43358:	bne	432f0 <fputs@plt+0x32158>
   4335c:	cmp	r7, #0
   43360:	beq	435f4 <fputs@plt+0x3245c>
   43364:	b	432e0 <fputs@plt+0x32148>
   43368:	add	r3, sp, #12
   4336c:	mov	r2, #0
   43370:	ldr	r1, [r5, #180]	; 0xb4
   43374:	mov	r0, r9
   43378:	bl	13830 <fputs@plt+0x2698>
   4337c:	cmp	r0, #0
   43380:	movne	r4, r0
   43384:	bne	432f0 <fputs@plt+0x32158>
   43388:	ldr	r3, [sp, #12]
   4338c:	cmp	r3, #0
   43390:	beq	435f4 <fputs@plt+0x3245c>
   43394:	b	43318 <fputs@plt+0x32180>
   43398:	add	r1, sp, #20
   4339c:	mov	r0, r5
   433a0:	bl	166b4 <fputs@plt+0x551c>
   433a4:	subs	r6, r0, #0
   433a8:	bne	43350 <fputs@plt+0x321b8>
   433ac:	ldr	r3, [sp, #20]
   433b0:	cmp	r3, #0
   433b4:	cmpeq	r8, #0
   433b8:	beq	4341c <fputs@plt+0x32284>
   433bc:	cmp	r8, #0
   433c0:	beq	43468 <fputs@plt+0x322d0>
   433c4:	add	r1, sp, #40	; 0x28
   433c8:	mov	r3, #0
   433cc:	strb	r3, [r1, #-16]!
   433d0:	mov	r2, #0
   433d4:	mov	r3, #0
   433d8:	strd	r2, [sp]
   433dc:	mov	r2, #1
   433e0:	ldr	r0, [r5, #68]	; 0x44
   433e4:	bl	136f8 <fputs@plt+0x2560>
   433e8:	mov	r9, r0
   433ec:	ldr	r3, [pc, #1112]	; 4384c <fputs@plt+0x326b4>
   433f0:	cmp	r0, r3
   433f4:	beq	434cc <fputs@plt+0x32334>
   433f8:	cmp	r8, #0
   433fc:	bne	43408 <fputs@plt+0x32270>
   43400:	ldr	r0, [r5, #68]	; 0x44
   43404:	bl	136c8 <fputs@plt+0x2530>
   43408:	ldrb	r7, [sp, #24]
   4340c:	adds	r7, r7, #0
   43410:	movne	r7, #1
   43414:	mov	r6, r9
   43418:	b	43350 <fputs@plt+0x321b8>
   4341c:	bl	13918 <fputs@plt+0x2780>
   43420:	mov	r1, #2
   43424:	mov	r0, r5
   43428:	bl	16138 <fputs@plt+0x4fa0>
   4342c:	cmp	r0, #0
   43430:	bne	4345c <fputs@plt+0x322c4>
   43434:	mov	r2, #0
   43438:	ldr	r1, [r5, #180]	; 0xb4
   4343c:	mov	r0, r9
   43440:	bl	13820 <fputs@plt+0x2688>
   43444:	ldrb	r3, [r5, #4]
   43448:	cmp	r3, #0
   4344c:	bne	4345c <fputs@plt+0x322c4>
   43450:	mov	r1, #1
   43454:	mov	r0, r5
   43458:	bl	160e0 <fputs@plt+0x4f48>
   4345c:	bl	13938 <fputs@plt+0x27a0>
   43460:	mov	r7, r6
   43464:	b	43350 <fputs@plt+0x321b8>
   43468:	ldr	r3, [pc, #992]	; 43850 <fputs@plt+0x326b8>
   4346c:	add	r2, sp, #40	; 0x28
   43470:	str	r3, [r2, #-16]!
   43474:	str	r2, [sp]
   43478:	ldr	r2, [r5, #68]	; 0x44
   4347c:	ldr	r1, [r5, #180]	; 0xb4
   43480:	mov	r0, r9
   43484:	bl	137f0 <fputs@plt+0x2658>
   43488:	subs	sl, r0, #0
   4348c:	bne	434d4 <fputs@plt+0x3233c>
   43490:	add	r1, sp, #40	; 0x28
   43494:	mov	r3, #0
   43498:	strb	r3, [r1, #-16]!
   4349c:	mov	r2, #0
   434a0:	mov	r3, #0
   434a4:	strd	r2, [sp]
   434a8:	mov	r2, #1
   434ac:	ldr	r0, [r5, #68]	; 0x44
   434b0:	bl	136f8 <fputs@plt+0x2560>
   434b4:	mov	r9, r0
   434b8:	ldr	r3, [pc, #908]	; 4384c <fputs@plt+0x326b4>
   434bc:	cmp	r0, r3
   434c0:	bne	433f8 <fputs@plt+0x32260>
   434c4:	mov	r9, sl
   434c8:	b	43400 <fputs@plt+0x32268>
   434cc:	mov	r9, r6
   434d0:	b	43408 <fputs@plt+0x32270>
   434d4:	cmp	sl, #14
   434d8:	moveq	r7, #1
   434dc:	movne	r7, r6
   434e0:	movne	r6, sl
   434e4:	b	43350 <fputs@plt+0x321b8>
   434e8:	mov	r1, #4
   434ec:	mov	r0, r5
   434f0:	bl	16138 <fputs@plt+0x4fa0>
   434f4:	cmp	r0, #0
   434f8:	bne	43838 <fputs@plt+0x326a0>
   434fc:	ldr	r3, [r5, #68]	; 0x44
   43500:	ldr	r3, [r3]
   43504:	cmp	r3, #0
   43508:	beq	43530 <fputs@plt+0x32398>
   4350c:	mov	r0, r5
   43510:	bl	163f8 <fputs@plt+0x5260>
   43514:	subs	r6, r0, #0
   43518:	beq	435d4 <fputs@plt+0x3243c>
   4351c:	mov	r1, r6
   43520:	mov	r0, r5
   43524:	bl	1620c <fputs@plt+0x5074>
   43528:	mov	r4, r6
   4352c:	b	432f0 <fputs@plt+0x32158>
   43530:	ldr	r7, [r5]
   43534:	add	r3, sp, #20
   43538:	mov	r2, #0
   4353c:	ldr	r1, [r5, #180]	; 0xb4
   43540:	mov	r0, r7
   43544:	bl	13830 <fputs@plt+0x2698>
   43548:	subs	r6, r0, #0
   4354c:	bne	435a8 <fputs@plt+0x32410>
   43550:	ldr	r6, [sp, #20]
   43554:	cmp	r6, #0
   43558:	beq	435a8 <fputs@plt+0x32410>
   4355c:	add	r3, sp, #40	; 0x28
   43560:	mov	r2, #0
   43564:	str	r2, [r3, #-16]!
   43568:	str	r3, [sp]
   4356c:	ldr	r3, [pc, #736]	; 43854 <fputs@plt+0x326bc>
   43570:	ldr	r2, [r5, #68]	; 0x44
   43574:	ldr	r1, [r5, #180]	; 0xb4
   43578:	mov	r0, r7
   4357c:	bl	137f0 <fputs@plt+0x2658>
   43580:	subs	r6, r0, #0
   43584:	bne	435a8 <fputs@plt+0x32410>
   43588:	ldr	r6, [sp, #24]
   4358c:	ands	r6, r6, #1
   43590:	beq	435a8 <fputs@plt+0x32410>
   43594:	ldr	r0, [pc, #700]	; 43858 <fputs@plt+0x326c0>
   43598:	bl	34cf8 <fputs@plt+0x23b60>
   4359c:	mov	r6, r0
   435a0:	ldr	r0, [r5, #68]	; 0x44
   435a4:	bl	136c8 <fputs@plt+0x2530>
   435a8:	ldr	r3, [r5, #68]	; 0x44
   435ac:	ldr	r3, [r3]
   435b0:	cmp	r3, #0
   435b4:	bne	4350c <fputs@plt+0x32374>
   435b8:	ldrb	r3, [r5, #4]
   435bc:	cmp	r3, #0
   435c0:	bne	435ec <fputs@plt+0x32454>
   435c4:	mov	r1, #1
   435c8:	mov	r0, r5
   435cc:	bl	160e0 <fputs@plt+0x4f48>
   435d0:	b	435ec <fputs@plt+0x32454>
   435d4:	mov	r1, #1
   435d8:	mov	r0, r5
   435dc:	bl	42cb0 <fputs@plt+0x31b18>
   435e0:	mov	r6, r0
   435e4:	mov	r3, #0
   435e8:	strb	r3, [r5, #17]
   435ec:	cmp	r6, #0
   435f0:	bne	4351c <fputs@plt+0x32384>
   435f4:	ldrb	r3, [r5, #13]
   435f8:	cmp	r3, #0
   435fc:	bne	43708 <fputs@plt+0x32570>
   43600:	ldrb	r3, [r5, #24]
   43604:	cmp	r3, #0
   43608:	bne	43670 <fputs@plt+0x324d8>
   4360c:	add	r1, sp, #24
   43610:	mov	r0, r5
   43614:	bl	166b4 <fputs@plt+0x551c>
   43618:	subs	r4, r0, #0
   4361c:	bne	43748 <fputs@plt+0x325b0>
   43620:	ldr	r3, [sp, #24]
   43624:	cmp	r3, #0
   43628:	bne	437dc <fputs@plt+0x32644>
   4362c:	mov	r2, #0
   43630:	ldr	r1, [r5, #220]	; 0xdc
   43634:	ldr	r0, [r5]
   43638:	bl	13820 <fputs@plt+0x2688>
   4363c:	ldr	r3, [pc, #536]	; 4385c <fputs@plt+0x326c4>
   43640:	cmp	r0, r3
   43644:	beq	43840 <fputs@plt+0x326a8>
   43648:	mov	r3, #0
   4364c:	str	r3, [sp, #20]
   43650:	cmp	r0, r3
   43654:	movne	r4, r0
   43658:	bne	43708 <fputs@plt+0x32570>
   4365c:	ldrb	r3, [r5, #5]
   43660:	cmp	r3, #5
   43664:	moveq	r3, #0
   43668:	strbeq	r3, [r5, #5]
   4366c:	b	43708 <fputs@plt+0x32570>
   43670:	add	r1, sp, #40	; 0x28
   43674:	mov	r3, #0
   43678:	str	r3, [r1, #-20]!	; 0xffffffec
   4367c:	mov	r0, r5
   43680:	bl	166b4 <fputs@plt+0x551c>
   43684:	subs	r4, r0, #0
   43688:	bne	432a0 <fputs@plt+0x32108>
   4368c:	ldr	r3, [sp, #20]
   43690:	cmp	r3, #0
   43694:	beq	436d0 <fputs@plt+0x32538>
   43698:	mov	r2, #24
   4369c:	mov	r3, #0
   436a0:	strd	r2, [sp]
   436a4:	mov	r2, #16
   436a8:	add	r1, sp, #24
   436ac:	ldr	r0, [r5, #64]	; 0x40
   436b0:	bl	136f8 <fputs@plt+0x2560>
   436b4:	mov	r3, r0
   436b8:	ldr	r2, [pc, #396]	; 4384c <fputs@plt+0x326b4>
   436bc:	cmp	r0, #0
   436c0:	cmpne	r0, r2
   436c4:	beq	436e4 <fputs@plt+0x3254c>
   436c8:	mov	r4, r0
   436cc:	b	432a0 <fputs@plt+0x32108>
   436d0:	mov	r3, #0
   436d4:	str	r3, [sp, #24]
   436d8:	str	r3, [sp, #28]
   436dc:	str	r3, [sp, #32]
   436e0:	str	r3, [sp, #36]	; 0x24
   436e4:	mov	r2, #16
   436e8:	add	r1, sp, #24
   436ec:	add	r0, r5, #112	; 0x70
   436f0:	bl	10ec8 <memcmp@plt>
   436f4:	cmp	r0, #0
   436f8:	bne	43718 <fputs@plt+0x32580>
   436fc:	ldrb	r3, [r5, #13]
   43700:	cmp	r3, #0
   43704:	beq	4360c <fputs@plt+0x32474>
   43708:	ldr	r0, [r5, #216]	; 0xd8
   4370c:	cmp	r0, #0
   43710:	beq	437b8 <fputs@plt+0x32620>
   43714:	b	43754 <fputs@plt+0x325bc>
   43718:	mov	r0, r5
   4371c:	bl	1bde4 <fputs@plt+0xac4c>
   43720:	ldrb	r3, [r5, #23]
   43724:	cmp	r3, #0
   43728:	beq	436fc <fputs@plt+0x32564>
   4372c:	mov	r3, #0
   43730:	str	r3, [sp]
   43734:	mov	r2, #0
   43738:	mov	r3, #0
   4373c:	ldr	r0, [r5, #64]	; 0x40
   43740:	bl	137cc <fputs@plt+0x2634>
   43744:	b	436fc <fputs@plt+0x32564>
   43748:	ldr	r0, [r5, #216]	; 0xd8
   4374c:	cmp	r0, #0
   43750:	beq	432f0 <fputs@plt+0x32158>
   43754:	mov	r6, #0
   43758:	add	r7, sp, #40	; 0x28
   4375c:	str	r6, [r7, #-16]!
   43760:	bl	16794 <fputs@plt+0x55fc>
   43764:	ldr	r9, [r5, #216]	; 0xd8
   43768:	mov	r8, r6
   4376c:	add	r6, r6, #1
   43770:	mov	r3, r6
   43774:	mov	r2, r8
   43778:	mov	r1, r7
   4377c:	mov	r0, r9
   43780:	bl	40088 <fputs@plt+0x2eef0>
   43784:	mov	r4, r0
   43788:	cmn	r0, #1
   4378c:	beq	4376c <fputs@plt+0x325d4>
   43790:	cmp	r0, #0
   43794:	bne	437a4 <fputs@plt+0x3260c>
   43798:	ldr	r3, [sp, #24]
   4379c:	cmp	r3, #0
   437a0:	beq	437b8 <fputs@plt+0x32620>
   437a4:	mov	r0, r5
   437a8:	bl	1bde4 <fputs@plt+0xac4c>
   437ac:	ldrb	r3, [r5, #23]
   437b0:	cmp	r3, #0
   437b4:	bne	4381c <fputs@plt+0x32684>
   437b8:	ldrb	r3, [r5, #17]
   437bc:	cmp	r3, #0
   437c0:	cmpeq	r4, #0
   437c4:	bne	432a0 <fputs@plt+0x32108>
   437c8:	add	r1, r5, #28
   437cc:	mov	r0, r5
   437d0:	bl	166b4 <fputs@plt+0x551c>
   437d4:	mov	r4, r0
   437d8:	b	432a0 <fputs@plt+0x32108>
   437dc:	add	r3, sp, #20
   437e0:	mov	r2, #0
   437e4:	ldr	r1, [r5, #220]	; 0xdc
   437e8:	ldr	r0, [r5]
   437ec:	bl	13830 <fputs@plt+0x2698>
   437f0:	cmp	r0, #0
   437f4:	movne	r4, r0
   437f8:	bne	43708 <fputs@plt+0x32570>
   437fc:	ldr	r3, [sp, #20]
   43800:	cmp	r3, #0
   43804:	beq	4365c <fputs@plt+0x324c4>
   43808:	mov	r1, #0
   4380c:	mov	r0, r5
   43810:	bl	25160 <fputs@plt+0x13fc8>
   43814:	mov	r4, r0
   43818:	b	43708 <fputs@plt+0x32570>
   4381c:	mov	r3, #0
   43820:	str	r3, [sp]
   43824:	mov	r2, #0
   43828:	mov	r3, #0
   4382c:	ldr	r0, [r5, #64]	; 0x40
   43830:	bl	137cc <fputs@plt+0x2634>
   43834:	b	437b8 <fputs@plt+0x32620>
   43838:	mov	r4, r0
   4383c:	b	432f0 <fputs@plt+0x32158>
   43840:	mov	r3, #0
   43844:	str	r3, [sp, #20]
   43848:	b	4365c <fputs@plt+0x324c4>
   4384c:	andeq	r0, r0, sl, lsl #4
   43850:	andeq	r0, r0, r1, lsl #16
   43854:	andeq	r0, r0, r2, lsl #16
   43858:	andeq	fp, r0, r7, asr #31
   4385c:	andeq	r1, r0, sl, lsl #14
   43860:	push	{r4, r5, r6, lr}
   43864:	mov	r4, r0
   43868:	ldrb	r3, [r0, #16]
   4386c:	cmp	r3, #0
   43870:	beq	43880 <fputs@plt+0x326e8>
   43874:	sub	r3, r1, #2
   43878:	bics	r3, r3, #2
   4387c:	bne	438b0 <fputs@plt+0x32718>
   43880:	ldrb	r3, [r4, #5]
   43884:	cmp	r1, r3
   43888:	beq	438b0 <fputs@plt+0x32718>
   4388c:	strb	r1, [r4, #5]
   43890:	ldrb	r2, [r4, #4]
   43894:	cmp	r2, #0
   43898:	bne	438a8 <fputs@plt+0x32710>
   4389c:	and	r3, r3, #5
   438a0:	cmp	r3, #1
   438a4:	beq	438b8 <fputs@plt+0x32720>
   438a8:	cmp	r1, #2
   438ac:	beq	43958 <fputs@plt+0x327c0>
   438b0:	ldrb	r0, [r4, #5]
   438b4:	pop	{r4, r5, r6, pc}
   438b8:	tst	r1, #1
   438bc:	bne	438a8 <fputs@plt+0x32710>
   438c0:	ldr	r0, [r4, #68]	; 0x44
   438c4:	bl	136c8 <fputs@plt+0x2530>
   438c8:	ldrb	r3, [r4, #18]
   438cc:	cmp	r3, #1
   438d0:	bhi	438f8 <fputs@plt+0x32760>
   438d4:	ldrb	r5, [r4, #17]
   438d8:	cmp	r5, #0
   438dc:	beq	4390c <fputs@plt+0x32774>
   438e0:	cmp	r5, #1
   438e4:	bne	43964 <fputs@plt+0x327cc>
   438e8:	mov	r1, #2
   438ec:	mov	r0, r4
   438f0:	bl	16138 <fputs@plt+0x4fa0>
   438f4:	b	43920 <fputs@plt+0x32788>
   438f8:	mov	r2, #0
   438fc:	ldr	r1, [r4, #180]	; 0xb4
   43900:	ldr	r0, [r4]
   43904:	bl	13820 <fputs@plt+0x2688>
   43908:	b	438b0 <fputs@plt+0x32718>
   4390c:	mov	r0, r4
   43910:	bl	43260 <fputs@plt+0x320c8>
   43914:	ldrb	r3, [r4, #17]
   43918:	cmp	r3, #1
   4391c:	beq	438e8 <fputs@plt+0x32750>
   43920:	cmp	r0, #0
   43924:	beq	4393c <fputs@plt+0x327a4>
   43928:	cmp	r5, #0
   4392c:	bne	438b0 <fputs@plt+0x32718>
   43930:	mov	r0, r4
   43934:	bl	22678 <fputs@plt+0x114e0>
   43938:	b	438b0 <fputs@plt+0x32718>
   4393c:	mov	r2, #0
   43940:	ldr	r1, [r4, #180]	; 0xb4
   43944:	ldr	r0, [r4]
   43948:	bl	13820 <fputs@plt+0x2688>
   4394c:	cmp	r5, #1
   43950:	beq	4397c <fputs@plt+0x327e4>
   43954:	b	43928 <fputs@plt+0x32790>
   43958:	ldr	r0, [r4, #68]	; 0x44
   4395c:	bl	136c8 <fputs@plt+0x2530>
   43960:	b	438b0 <fputs@plt+0x32718>
   43964:	mov	r2, #0
   43968:	ldr	r1, [r4, #180]	; 0xb4
   4396c:	ldr	r0, [r4]
   43970:	bl	13820 <fputs@plt+0x2688>
   43974:	cmp	r5, #1
   43978:	bne	438b0 <fputs@plt+0x32718>
   4397c:	mov	r1, #1
   43980:	mov	r0, r4
   43984:	bl	160e0 <fputs@plt+0x4f48>
   43988:	b	438b0 <fputs@plt+0x32718>
   4398c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43990:	sub	sp, sp, #44	; 0x2c
   43994:	ldr	r3, [r0, #44]	; 0x2c
   43998:	str	r3, [sp, #16]
   4399c:	cmp	r3, #0
   439a0:	bne	43cc8 <fputs@plt+0x32b30>
   439a4:	ldr	r3, [r0, #104]	; 0x68
   439a8:	cmp	r3, r2
   439ac:	ble	43cc8 <fputs@plt+0x32b30>
   439b0:	mov	r8, r1
   439b4:	mov	r4, r0
   439b8:	cmp	r1, #1
   439bc:	moveq	r7, r2
   439c0:	addne	r7, r2, #1
   439c4:	cmp	r3, r7
   439c8:	ble	439fc <fputs@plt+0x32864>
   439cc:	add	r5, r7, r7, lsl #1
   439d0:	lsl	r5, r5, #4
   439d4:	mov	r6, r7
   439d8:	ldr	r3, [r4, #100]	; 0x64
   439dc:	add	r3, r3, r5
   439e0:	ldr	r0, [r3, #16]
   439e4:	bl	21cf8 <fputs@plt+0x10b60>
   439e8:	add	r6, r6, #1
   439ec:	add	r5, r5, #48	; 0x30
   439f0:	ldr	r3, [r4, #104]	; 0x68
   439f4:	cmp	r3, r6
   439f8:	bgt	439d8 <fputs@plt+0x32840>
   439fc:	str	r7, [r4, #104]	; 0x68
   43a00:	cmp	r8, #1
   43a04:	beq	43a4c <fputs@plt+0x328b4>
   43a08:	ldr	r8, [r4, #216]	; 0xd8
   43a0c:	cmp	r8, #0
   43a10:	bne	43edc <fputs@plt+0x32d44>
   43a14:	ldr	r3, [r4, #68]	; 0x44
   43a18:	ldr	r3, [r3]
   43a1c:	cmp	r3, #0
   43a20:	beq	43cc8 <fputs@plt+0x32b30>
   43a24:	cmp	r7, #0
   43a28:	bne	43ee4 <fputs@plt+0x32d4c>
   43a2c:	ldr	r3, [r4, #32]
   43a30:	str	r3, [r4, #28]
   43a34:	ldrb	r3, [r4, #13]
   43a38:	strb	r3, [r4, #19]
   43a3c:	ldrd	r8, [r4, #80]	; 0x50
   43a40:	mov	r7, #0
   43a44:	str	r7, [sp, #20]
   43a48:	b	43f34 <fputs@plt+0x32d9c>
   43a4c:	cmp	r7, #0
   43a50:	bne	43cc8 <fputs@plt+0x32b30>
   43a54:	ldr	r0, [r4, #72]	; 0x48
   43a58:	ldr	r3, [r0]
   43a5c:	cmp	r3, #0
   43a60:	beq	43cd4 <fputs@plt+0x32b3c>
   43a64:	ldr	r2, [pc, #1268]	; 43f60 <fputs@plt+0x32dc8>
   43a68:	cmp	r3, r2
   43a6c:	beq	43a80 <fputs@plt+0x328e8>
   43a70:	mov	r3, #0
   43a74:	str	r3, [r4, #56]	; 0x38
   43a78:	str	r7, [sp, #16]
   43a7c:	b	43cc8 <fputs@plt+0x32b30>
   43a80:	mov	r2, #0
   43a84:	mov	r3, #0
   43a88:	bl	13740 <fputs@plt+0x25a8>
   43a8c:	mov	r7, r0
   43a90:	b	43a70 <fputs@plt+0x328d8>
   43a94:	ldr	r3, [r4, #32]
   43a98:	str	r3, [r4, #28]
   43a9c:	ldrb	r3, [r4, #13]
   43aa0:	strb	r3, [r4, #19]
   43aa4:	cmp	r8, #0
   43aa8:	beq	43a3c <fputs@plt+0x328a4>
   43aac:	b	43e74 <fputs@plt+0x32cdc>
   43ab0:	ldr	r7, [r8, #68]	; 0x44
   43ab4:	ldr	r3, [r8, #32]
   43ab8:	ldr	r3, [r3]
   43abc:	add	r2, r8, #52	; 0x34
   43ac0:	add	r1, r3, #48	; 0x30
   43ac4:	ldr	r5, [r3]
   43ac8:	ldr	lr, [r3, #4]
   43acc:	ldr	ip, [r3, #8]
   43ad0:	ldr	r0, [r3, #12]
   43ad4:	str	r5, [r2]
   43ad8:	str	lr, [r2, #4]
   43adc:	str	ip, [r2, #8]
   43ae0:	str	r0, [r2, #12]
   43ae4:	add	r3, r3, #16
   43ae8:	add	r2, r2, #16
   43aec:	cmp	r3, r1
   43af0:	bne	43ac4 <fputs@plt+0x3292c>
   43af4:	ldr	r3, [r8, #68]	; 0x44
   43af8:	add	r6, r3, #1
   43afc:	cmp	r7, r6
   43b00:	bcc	43b58 <fputs@plt+0x329c0>
   43b04:	add	r3, r3, #34	; 0x22
   43b08:	lsl	r5, r3, #2
   43b0c:	add	r3, r6, #33	; 0x21
   43b10:	lsrs	r2, r3, #12
   43b14:	ldreq	r3, [r8, #32]
   43b18:	ldreq	r3, [r3]
   43b1c:	ldreq	r1, [r3, r5]
   43b20:	ldrne	r1, [r8, #32]
   43b24:	lslne	r3, r6, #20
   43b28:	addne	r3, r3, #34603008	; 0x2100000
   43b2c:	lsrne	r3, r3, #20
   43b30:	ldrne	r2, [r1, r2, lsl #2]
   43b34:	ldrne	r1, [r2, r3, lsl #2]
   43b38:	mov	r0, r4
   43b3c:	bl	4482c <fputs@plt+0x33694>
   43b40:	add	r6, r6, #1
   43b44:	add	r5, r5, #4
   43b48:	str	r0, [sp, #16]
   43b4c:	cmp	r7, r6
   43b50:	cmpcs	r0, #0
   43b54:	beq	43b0c <fputs@plt+0x32974>
   43b58:	ldr	r3, [r8, #68]	; 0x44
   43b5c:	cmp	r7, r3
   43b60:	beq	43e80 <fputs@plt+0x32ce8>
   43b64:	mov	r0, r8
   43b68:	bl	3f970 <fputs@plt+0x2e7d8>
   43b6c:	b	43e80 <fputs@plt+0x32ce8>
   43b70:	ldr	r3, [sp, #20]
   43b74:	ldrd	sl, [r3, #8]
   43b78:	orrs	r3, sl, fp
   43b7c:	moveq	sl, r8
   43b80:	moveq	fp, r9
   43b84:	ldrd	r2, [r6, r5]
   43b88:	strd	r2, [r4, #80]	; 0x50
   43b8c:	cmp	r2, sl
   43b90:	sbcs	r3, r3, fp
   43b94:	bge	43bd4 <fputs@plt+0x32a3c>
   43b98:	add	r3, r4, #80	; 0x50
   43b9c:	mov	r6, r3
   43ba0:	mov	r5, #1
   43ba4:	str	r5, [sp]
   43ba8:	mov	r3, r5
   43bac:	mov	r2, r7
   43bb0:	mov	r1, r6
   43bb4:	mov	r0, r4
   43bb8:	bl	428f8 <fputs@plt+0x31760>
   43bbc:	cmp	r0, #0
   43bc0:	bne	43c38 <fputs@plt+0x32aa0>
   43bc4:	ldrd	r2, [r4, #80]	; 0x50
   43bc8:	cmp	r2, sl
   43bcc:	sbcs	r3, r3, fp
   43bd0:	blt	43ba4 <fputs@plt+0x32a0c>
   43bd4:	ldrd	r2, [r4, #80]	; 0x50
   43bd8:	cmp	r2, r8
   43bdc:	sbcs	r3, r3, r9
   43be0:	ldrge	r6, [sp, #16]
   43be4:	blt	43f4c <fputs@plt+0x32db4>
   43be8:	b	43dc0 <fputs@plt+0x32c28>
   43bec:	ldr	r2, [r4, #160]	; 0xa0
   43bf0:	add	r2, r2, #8
   43bf4:	asr	r3, r2, #31
   43bf8:	subs	r0, r8, r0
   43bfc:	sbc	r1, r9, r1
   43c00:	bl	7e304 <fputs@plt+0x6d16c>
   43c04:	str	r0, [sp, #28]
   43c08:	cmp	r6, #0
   43c0c:	bne	43db4 <fputs@plt+0x32c1c>
   43c10:	cmp	r0, #0
   43c14:	bne	43cf0 <fputs@plt+0x32b58>
   43c18:	b	43d44 <fputs@plt+0x32bac>
   43c1c:	ldr	r3, [sp, #20]
   43c20:	cmp	r3, #0
   43c24:	bne	43dc0 <fputs@plt+0x32c28>
   43c28:	mov	r0, r7
   43c2c:	bl	21cf8 <fputs@plt+0x10b60>
   43c30:	str	r6, [sp, #16]
   43c34:	b	43cc8 <fputs@plt+0x32b30>
   43c38:	mov	r6, r0
   43c3c:	b	43dc0 <fputs@plt+0x32c28>
   43c40:	ldr	r1, [sp, #20]
   43c44:	ldr	r2, [r1, #40]	; 0x28
   43c48:	ldr	r3, [r0, #112]	; 0x70
   43c4c:	cmp	r2, r3
   43c50:	movne	r3, #0
   43c54:	movne	r2, r1
   43c58:	strne	r3, [r2, #28]
   43c5c:	ldrne	r3, [r0, #112]	; 0x70
   43c60:	strne	r3, [r2, #40]	; 0x28
   43c64:	ldr	r3, [sp, #20]
   43c68:	ldr	r3, [r3, #28]
   43c6c:	ldr	r2, [r0, #68]	; 0x44
   43c70:	cmp	r3, r2
   43c74:	bcc	43c84 <fputs@plt+0x32aec>
   43c78:	ldr	r3, [sp, #20]
   43c7c:	ldr	r5, [r3, #24]
   43c80:	b	43df4 <fputs@plt+0x32c5c>
   43c84:	str	r3, [r0, #68]	; 0x44
   43c88:	ldr	r2, [sp, #20]
   43c8c:	ldr	r3, [r2, #32]
   43c90:	str	r3, [r0, #76]	; 0x4c
   43c94:	ldr	r3, [r2, #36]	; 0x24
   43c98:	str	r3, [r0, #80]	; 0x50
   43c9c:	bl	3f970 <fputs@plt+0x2e7d8>
   43ca0:	b	43c78 <fputs@plt+0x32ae0>
   43ca4:	ldr	r6, [sp, #16]
   43ca8:	b	43cb0 <fputs@plt+0x32b18>
   43cac:	mov	r6, r0
   43cb0:	mov	r0, r7
   43cb4:	bl	21cf8 <fputs@plt+0x10b60>
   43cb8:	cmp	r6, #0
   43cbc:	strne	r6, [sp, #16]
   43cc0:	bne	43cc8 <fputs@plt+0x32b30>
   43cc4:	strd	r8, [r4, #80]	; 0x50
   43cc8:	ldr	r0, [sp, #16]
   43ccc:	add	sp, sp, #44	; 0x2c
   43cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43cd4:	str	r7, [sp, #16]
   43cd8:	b	43cc8 <fputs@plt+0x32b30>
   43cdc:	mov	r3, #7
   43ce0:	str	r3, [sp, #16]
   43ce4:	b	43cc8 <fputs@plt+0x32b30>
   43ce8:	cmp	r0, #0
   43cec:	bne	43c1c <fputs@plt+0x32a84>
   43cf0:	ldrd	r2, [r4, #80]	; 0x50
   43cf4:	cmp	r2, r8
   43cf8:	sbcs	r3, r3, r9
   43cfc:	bge	43d44 <fputs@plt+0x32bac>
   43d00:	mov	sl, #0
   43d04:	str	r5, [sp]
   43d08:	mov	r3, r5
   43d0c:	mov	r2, r7
   43d10:	ldr	r1, [sp, #12]
   43d14:	mov	r0, r4
   43d18:	bl	428f8 <fputs@plt+0x31760>
   43d1c:	add	sl, sl, #1
   43d20:	cmp	r0, #0
   43d24:	bne	43e40 <fputs@plt+0x32ca8>
   43d28:	ldr	r3, [sp, #28]
   43d2c:	cmp	sl, r3
   43d30:	bcs	43d44 <fputs@plt+0x32bac>
   43d34:	ldrd	r2, [r4, #80]	; 0x50
   43d38:	cmp	r2, r8
   43d3c:	sbcs	r3, r3, r9
   43d40:	blt	43d04 <fputs@plt+0x32b6c>
   43d44:	ldrd	r2, [r4, #80]	; 0x50
   43d48:	cmp	r2, r8
   43d4c:	sbcs	r3, r3, r9
   43d50:	bge	43e48 <fputs@plt+0x32cb0>
   43d54:	str	fp, [sp, #28]
   43d58:	add	r3, sp, #32
   43d5c:	str	r3, [sp, #4]
   43d60:	add	r3, sp, #28
   43d64:	str	r3, [sp]
   43d68:	mov	r2, r8
   43d6c:	mov	r3, r9
   43d70:	mov	r1, fp
   43d74:	mov	r0, r4
   43d78:	bl	22110 <fputs@plt+0x10f78>
   43d7c:	mov	r6, r0
   43d80:	ldr	r3, [sp, #28]
   43d84:	cmp	r3, #0
   43d88:	bne	43ce8 <fputs@plt+0x32b50>
   43d8c:	ldr	r3, [r4, #156]	; 0x9c
   43d90:	ldrd	r0, [r4, #88]	; 0x58
   43d94:	adds	r0, r0, r3
   43d98:	adc	r1, r1, #0
   43d9c:	ldrd	r2, [r4, #80]	; 0x50
   43da0:	cmp	r1, r3
   43da4:	cmpeq	r0, r2
   43da8:	beq	43bec <fputs@plt+0x32a54>
   43dac:	cmp	r6, #0
   43db0:	beq	43d44 <fputs@plt+0x32bac>
   43db4:	ldr	r3, [sp, #20]
   43db8:	cmp	r3, #0
   43dbc:	beq	43cb0 <fputs@plt+0x32b18>
   43dc0:	ldr	r3, [sp, #20]
   43dc4:	ldr	r5, [r3, #24]
   43dc8:	ldr	r2, [r4, #160]	; 0xa0
   43dcc:	add	r2, r2, #4
   43dd0:	asr	r1, r2, #31
   43dd4:	umull	r2, r3, r2, r5
   43dd8:	mla	r3, r5, r1, r3
   43ddc:	strd	r2, [sp, #32]
   43de0:	ldr	r0, [r4, #216]	; 0xd8
   43de4:	cmp	r0, #0
   43de8:	bne	43c40 <fputs@plt+0x32aa8>
   43dec:	cmp	r6, #0
   43df0:	bne	43cb0 <fputs@plt+0x32b18>
   43df4:	ldr	r3, [r4, #56]	; 0x38
   43df8:	cmp	r3, r5
   43dfc:	bls	43ca4 <fputs@plt+0x32b0c>
   43e00:	mov	fp, #1
   43e04:	mov	sl, #0
   43e08:	str	fp, [sp]
   43e0c:	mov	r3, sl
   43e10:	mov	r2, r7
   43e14:	add	r1, sp, #32
   43e18:	mov	r0, r4
   43e1c:	bl	428f8 <fputs@plt+0x31760>
   43e20:	add	r5, r5, #1
   43e24:	cmp	r0, #0
   43e28:	bne	43cac <fputs@plt+0x32b14>
   43e2c:	ldr	r3, [r4, #56]	; 0x38
   43e30:	cmp	r5, r3
   43e34:	bcc	43e08 <fputs@plt+0x32c70>
   43e38:	mov	r6, r0
   43e3c:	b	43cb0 <fputs@plt+0x32b18>
   43e40:	mov	r6, r0
   43e44:	b	43db4 <fputs@plt+0x32c1c>
   43e48:	ldr	r3, [sp, #20]
   43e4c:	cmp	r3, #0
   43e50:	ldrne	r6, [sp, #16]
   43e54:	bne	43dc0 <fputs@plt+0x32c28>
   43e58:	mov	r0, r7
   43e5c:	bl	21cf8 <fputs@plt+0x10b60>
   43e60:	b	43cc4 <fputs@plt+0x32b2c>
   43e64:	ldr	r3, [r4, #32]
   43e68:	str	r3, [r4, #28]
   43e6c:	ldrb	r3, [r4, #13]
   43e70:	strb	r3, [r4, #19]
   43e74:	ldrb	r3, [r8, #44]	; 0x2c
   43e78:	cmp	r3, #0
   43e7c:	bne	43ab0 <fputs@plt+0x32918>
   43e80:	ldr	r0, [r4, #212]	; 0xd4
   43e84:	bl	1bb20 <fputs@plt+0xa988>
   43e88:	mov	r3, r0
   43e8c:	ldr	r2, [sp, #16]
   43e90:	adds	r0, r0, #0
   43e94:	movne	r0, #1
   43e98:	cmp	r2, #0
   43e9c:	movne	r0, #0
   43ea0:	cmp	r0, #0
   43ea4:	beq	43cc8 <fputs@plt+0x32b30>
   43ea8:	ldr	r5, [r3, #12]
   43eac:	ldr	r1, [r3, #20]
   43eb0:	mov	r0, r4
   43eb4:	bl	4482c <fputs@plt+0x33694>
   43eb8:	mov	r3, r5
   43ebc:	str	r0, [sp, #16]
   43ec0:	adds	r2, r5, #0
   43ec4:	movne	r2, #1
   43ec8:	cmp	r0, #0
   43ecc:	movne	r2, #0
   43ed0:	cmp	r2, #0
   43ed4:	bne	43ea8 <fputs@plt+0x32d10>
   43ed8:	b	43cc8 <fputs@plt+0x32b30>
   43edc:	cmp	r7, #0
   43ee0:	beq	43e64 <fputs@plt+0x32ccc>
   43ee4:	add	r5, r7, r7, lsl #1
   43ee8:	lsl	r5, r5, #4
   43eec:	sub	r5, r5, #48	; 0x30
   43ef0:	ldr	r6, [r4, #100]	; 0x64
   43ef4:	adds	r3, r6, r5
   43ef8:	str	r3, [sp, #20]
   43efc:	beq	43a94 <fputs@plt+0x328fc>
   43f00:	mov	r8, r3
   43f04:	ldr	r0, [r3, #20]
   43f08:	bl	1c308 <fputs@plt+0xb170>
   43f0c:	subs	r7, r0, #0
   43f10:	beq	43cdc <fputs@plt+0x32b44>
   43f14:	ldr	r3, [r8, #20]
   43f18:	str	r3, [r4, #28]
   43f1c:	ldrb	r3, [r4, #13]
   43f20:	strb	r3, [r4, #19]
   43f24:	ldrd	r8, [r4, #80]	; 0x50
   43f28:	ldr	r3, [r4, #216]	; 0xd8
   43f2c:	cmp	r3, #0
   43f30:	beq	43b70 <fputs@plt+0x329d8>
   43f34:	mov	r2, #0
   43f38:	mov	r3, #0
   43f3c:	strd	r2, [r4, #80]	; 0x50
   43f40:	cmp	r2, r8
   43f44:	sbcs	r3, r3, r9
   43f48:	bge	43e48 <fputs@plt+0x32cb0>
   43f4c:	mov	fp, #0
   43f50:	add	r3, r4, #80	; 0x50
   43f54:	str	r3, [sp, #12]
   43f58:	mov	r5, #1
   43f5c:	b	43d54 <fputs@plt+0x32bbc>
   43f60:	ldrdeq	r1, [r8], -r0
   43f64:	push	{r4, r5, r6, lr}
   43f68:	ldrb	r6, [r0, #17]
   43f6c:	cmp	r6, #6
   43f70:	ldreq	r5, [r0, #44]	; 0x2c
   43f74:	beq	43fc4 <fputs@plt+0x32e2c>
   43f78:	cmp	r6, #1
   43f7c:	movls	r5, #0
   43f80:	bls	43fc4 <fputs@plt+0x32e2c>
   43f84:	mov	r4, r0
   43f88:	ldr	r3, [r0, #216]	; 0xd8
   43f8c:	cmp	r3, #0
   43f90:	bne	43fcc <fputs@plt+0x32e34>
   43f94:	ldr	r3, [r0, #68]	; 0x44
   43f98:	ldr	r3, [r3]
   43f9c:	cmp	r6, #2
   43fa0:	cmpne	r3, #0
   43fa4:	beq	43ff8 <fputs@plt+0x32e60>
   43fa8:	mov	r1, #0
   43fac:	bl	42cb0 <fputs@plt+0x31b18>
   43fb0:	mov	r5, r0
   43fb4:	mov	r1, r5
   43fb8:	mov	r0, r4
   43fbc:	bl	1620c <fputs@plt+0x5074>
   43fc0:	mov	r5, r0
   43fc4:	mov	r0, r5
   43fc8:	pop	{r4, r5, r6, pc}
   43fcc:	mvn	r2, #0
   43fd0:	mov	r1, #2
   43fd4:	bl	4398c <fputs@plt+0x327f4>
   43fd8:	mov	r5, r0
   43fdc:	mov	r2, #0
   43fe0:	ldrb	r1, [r4, #20]
   43fe4:	mov	r0, r4
   43fe8:	bl	22798 <fputs@plt+0x11600>
   43fec:	cmp	r5, #0
   43ff0:	moveq	r5, r0
   43ff4:	b	43fb4 <fputs@plt+0x32e1c>
   43ff8:	mov	r2, #0
   43ffc:	mov	r1, r2
   44000:	bl	22798 <fputs@plt+0x11600>
   44004:	mov	r5, r0
   44008:	ldrb	r3, [r4, #16]
   4400c:	clz	r3, r3
   44010:	lsr	r3, r3, #5
   44014:	cmp	r6, #2
   44018:	movle	r3, #0
   4401c:	cmp	r3, #0
   44020:	beq	43fb4 <fputs@plt+0x32e1c>
   44024:	mov	r3, #4
   44028:	str	r3, [r4, #44]	; 0x2c
   4402c:	mov	r3, #6
   44030:	strb	r3, [r4, #17]
   44034:	b	43fc4 <fputs@plt+0x32e2c>
   44038:	push	{r4, lr}
   4403c:	mov	r4, r0
   44040:	ldrb	r3, [r0, #17]
   44044:	cmp	r3, #6
   44048:	cmpne	r3, #0
   4404c:	beq	44084 <fputs@plt+0x32eec>
   44050:	cmp	r3, #1
   44054:	bhi	44074 <fputs@plt+0x32edc>
   44058:	ldrb	r3, [r0, #4]
   4405c:	cmp	r3, #0
   44060:	bne	44084 <fputs@plt+0x32eec>
   44064:	mov	r2, #0
   44068:	mov	r1, r2
   4406c:	bl	22798 <fputs@plt+0x11600>
   44070:	b	44084 <fputs@plt+0x32eec>
   44074:	bl	13918 <fputs@plt+0x2780>
   44078:	mov	r0, r4
   4407c:	bl	43f64 <fputs@plt+0x32dcc>
   44080:	bl	13938 <fputs@plt+0x27a0>
   44084:	mov	r0, r4
   44088:	bl	22678 <fputs@plt+0x114e0>
   4408c:	pop	{r4, pc}
   44090:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44094:	sub	sp, sp, #20
   44098:	mov	r4, r0
   4409c:	mov	r5, r1
   440a0:	mov	r9, r2
   440a4:	mov	r7, r3
   440a8:	mov	r3, #0
   440ac:	str	r3, [sp, #12]
   440b0:	cmp	r1, #1
   440b4:	movls	r8, #0
   440b8:	bls	440e0 <fputs@plt+0x32f48>
   440bc:	ldrb	r3, [r0, #23]
   440c0:	cmp	r3, #0
   440c4:	moveq	r8, #0
   440c8:	beq	440e0 <fputs@plt+0x32f48>
   440cc:	ldrb	r3, [r0, #17]
   440d0:	cmp	r3, #1
   440d4:	moveq	r8, #1
   440d8:	lsrne	r8, r7, #1
   440dc:	andne	r8, r8, #1
   440e0:	cmp	r5, #0
   440e4:	beq	441a4 <fputs@plt+0x3300c>
   440e8:	ldr	r6, [r4, #44]	; 0x2c
   440ec:	cmp	r6, #0
   440f0:	bne	444a0 <fputs@plt+0x33308>
   440f4:	cmp	r8, #0
   440f8:	beq	441d4 <fputs@plt+0x3303c>
   440fc:	ldr	r0, [r4, #216]	; 0xd8
   44100:	cmp	r0, #0
   44104:	bne	441b4 <fputs@plt+0x3301c>
   44108:	add	fp, sp, #16
   4410c:	mov	r3, #0
   44110:	str	r3, [fp, #-8]!
   44114:	ldr	ip, [r4, #64]	; 0x40
   44118:	sub	sl, r5, #1
   4411c:	ldr	lr, [r4, #160]	; 0xa0
   44120:	asr	r1, lr, #31
   44124:	umull	r2, r3, lr, sl
   44128:	mla	r3, sl, r1, r3
   4412c:	ldr	r1, [ip]
   44130:	str	fp, [sp, #4]
   44134:	str	lr, [sp]
   44138:	ldr	r1, [r1, #68]	; 0x44
   4413c:	mov	r0, ip
   44140:	blx	r1
   44144:	subs	fp, r0, #0
   44148:	bne	44368 <fputs@plt+0x331d0>
   4414c:	ldr	r3, [sp, #8]
   44150:	cmp	r3, #0
   44154:	beq	441d4 <fputs@plt+0x3303c>
   44158:	ldrb	r3, [r4, #17]
   4415c:	cmp	r3, #1
   44160:	bls	442cc <fputs@plt+0x33134>
   44164:	mov	r1, r5
   44168:	mov	r0, r4
   4416c:	bl	1baa4 <fputs@plt+0xa90c>
   44170:	subs	r6, r0, #0
   44174:	beq	442cc <fputs@plt+0x33134>
   44178:	ldr	r2, [r4, #160]	; 0xa0
   4417c:	asr	r1, r2, #31
   44180:	umull	r2, r3, r2, sl
   44184:	mla	r3, sl, r1, r3
   44188:	ldr	r0, [r4, #64]	; 0x40
   4418c:	ldr	r1, [sp, #8]
   44190:	str	r1, [sp]
   44194:	bl	137cc <fputs@plt+0x2634>
   44198:	str	r6, [r9]
   4419c:	mov	r6, fp
   441a0:	b	444c4 <fputs@plt+0x3332c>
   441a4:	ldr	r0, [pc, #948]	; 44560 <fputs@plt+0x333c8>
   441a8:	bl	33174 <fputs@plt+0x21fdc>
   441ac:	mov	r6, r0
   441b0:	b	444c4 <fputs@plt+0x3332c>
   441b4:	add	r2, sp, #12
   441b8:	mov	r1, r5
   441bc:	bl	3f808 <fputs@plt+0x2e670>
   441c0:	cmp	r0, #0
   441c4:	bne	44558 <fputs@plt+0x333c0>
   441c8:	ldr	r3, [sp, #12]
   441cc:	cmp	r3, #0
   441d0:	beq	44108 <fputs@plt+0x32f70>
   441d4:	ldr	r3, [r4, #212]	; 0xd4
   441d8:	ldrb	r2, [r3, #33]	; 0x21
   441dc:	ldr	r1, [pc, #896]	; 44564 <fputs@plt+0x333cc>
   441e0:	ldr	sl, [r1, #136]	; 0x88
   441e4:	and	r2, r2, #3
   441e8:	mov	r1, r5
   441ec:	ldr	r0, [r3, #44]	; 0x2c
   441f0:	blx	sl
   441f4:	subs	r2, r0, #0
   441f8:	beq	44370 <fputs@plt+0x331d8>
   441fc:	and	r7, r7, #1
   44200:	mov	r1, r5
   44204:	ldr	r0, [r4, #212]	; 0xd4
   44208:	bl	1ba64 <fputs@plt+0xa8cc>
   4420c:	mov	sl, r0
   44210:	str	r0, [r9]
   44214:	ldr	r2, [r0, #16]
   44218:	eor	r3, r7, #1
   4421c:	cmp	r2, #0
   44220:	moveq	r3, #0
   44224:	andne	r3, r3, #1
   44228:	cmp	r3, #0
   4422c:	bne	44474 <fputs@plt+0x332dc>
   44230:	str	r4, [r0, #16]
   44234:	cmp	r5, #0
   44238:	blt	44484 <fputs@plt+0x332ec>
   4423c:	ldr	r1, [r4, #160]	; 0xa0
   44240:	ldr	r3, [pc, #796]	; 44564 <fputs@plt+0x333cc>
   44244:	ldr	r0, [r3, #608]	; 0x260
   44248:	bl	7dd0c <fputs@plt+0x6cb74>
   4424c:	add	r0, r0, #1
   44250:	cmp	r5, r0
   44254:	beq	44484 <fputs@plt+0x332ec>
   44258:	ldrb	r3, [r4, #16]
   4425c:	cmp	r3, #0
   44260:	bne	444d0 <fputs@plt+0x33338>
   44264:	ldr	r3, [r4, #28]
   44268:	cmp	r5, r3
   4426c:	movls	r3, r7
   44270:	orrhi	r3, r7, #1
   44274:	cmp	r3, #0
   44278:	bne	444d0 <fputs@plt+0x33338>
   4427c:	ldr	r3, [r4, #64]	; 0x40
   44280:	ldr	r3, [r3]
   44284:	cmp	r3, #0
   44288:	beq	444d0 <fputs@plt+0x33338>
   4428c:	ldr	r0, [r4, #216]	; 0xd8
   44290:	eor	r3, r8, #1
   44294:	cmp	r0, #0
   44298:	moveq	r3, #0
   4429c:	andne	r3, r3, #1
   442a0:	cmp	r3, #0
   442a4:	bne	4452c <fputs@plt+0x33394>
   442a8:	ldr	r3, [r4, #196]	; 0xc4
   442ac:	add	r3, r3, #1
   442b0:	str	r3, [r4, #196]	; 0xc4
   442b4:	ldr	r1, [sp, #12]
   442b8:	mov	r0, sl
   442bc:	bl	1c600 <fputs@plt+0xb468>
   442c0:	subs	r6, r0, #0
   442c4:	bne	44490 <fputs@plt+0x332f8>
   442c8:	b	444c4 <fputs@plt+0x3332c>
   442cc:	ldr	r7, [sp, #8]
   442d0:	ldr	r6, [r4, #144]	; 0x90
   442d4:	cmp	r6, #0
   442d8:	beq	44310 <fputs@plt+0x33178>
   442dc:	ldr	r3, [r6, #12]
   442e0:	str	r3, [r4, #144]	; 0x90
   442e4:	mov	r1, #0
   442e8:	str	r1, [r6, #12]
   442ec:	ldrh	r2, [r4, #148]	; 0x94
   442f0:	ldr	r0, [r6, #8]
   442f4:	bl	10f64 <memset@plt>
   442f8:	str	r5, [r6, #20]
   442fc:	str	r7, [r6, #4]
   44300:	ldr	r3, [r4, #128]	; 0x80
   44304:	add	r3, r3, #1
   44308:	str	r3, [r4, #128]	; 0x80
   4430c:	b	44198 <fputs@plt+0x33000>
   44310:	ldrh	r0, [r4, #148]	; 0x94
   44314:	add	r0, r0, #40	; 0x28
   44318:	mov	r1, #0
   4431c:	bl	1c2dc <fputs@plt+0xb144>
   44320:	subs	r6, r0, #0
   44324:	beq	44348 <fputs@plt+0x331b0>
   44328:	add	r3, r6, #40	; 0x28
   4432c:	str	r3, [r6, #8]
   44330:	mov	r3, #64	; 0x40
   44334:	strh	r3, [r6, #24]
   44338:	mov	r3, #1
   4433c:	strh	r3, [r6, #26]
   44340:	str	r4, [r6, #16]
   44344:	b	442f8 <fputs@plt+0x33160>
   44348:	ldr	r2, [r4, #160]	; 0xa0
   4434c:	asr	r1, r2, #31
   44350:	umull	r2, r3, r2, sl
   44354:	mla	r3, sl, r1, r3
   44358:	str	r7, [sp]
   4435c:	ldr	r0, [r4, #64]	; 0x40
   44360:	bl	137cc <fputs@plt+0x2634>
   44364:	mov	fp, #7
   44368:	mov	r6, fp
   4436c:	b	444a0 <fputs@plt+0x33308>
   44370:	ldr	sl, [r4, #212]	; 0xd4
   44374:	ldrb	r3, [sl, #33]	; 0x21
   44378:	cmp	r3, #2
   4437c:	beq	44464 <fputs@plt+0x332cc>
   44380:	ldr	r3, [pc, #476]	; 44564 <fputs@plt+0x333cc>
   44384:	ldr	r3, [r3, #132]	; 0x84
   44388:	ldr	r0, [sl, #44]	; 0x2c
   4438c:	blx	r3
   44390:	ldr	r3, [sl, #20]
   44394:	cmp	r3, r0
   44398:	bge	44430 <fputs@plt+0x33298>
   4439c:	ldr	r1, [sl, #8]
   443a0:	cmp	r1, #0
   443a4:	bne	443f0 <fputs@plt+0x33258>
   443a8:	mov	r3, #0
   443ac:	str	r3, [sl, #8]
   443b0:	ldr	r1, [sl, #4]
   443b4:	cmp	r1, #0
   443b8:	beq	44430 <fputs@plt+0x33298>
   443bc:	ldrsh	r3, [r1, #26]
   443c0:	cmp	r3, #0
   443c4:	beq	44414 <fputs@plt+0x3327c>
   443c8:	ldr	r1, [r1, #36]	; 0x24
   443cc:	cmp	r1, #0
   443d0:	beq	44430 <fputs@plt+0x33298>
   443d4:	ldrsh	r3, [r1, #26]
   443d8:	cmp	r3, #0
   443dc:	bne	443c8 <fputs@plt+0x33230>
   443e0:	b	44414 <fputs@plt+0x3327c>
   443e4:	ldr	r1, [r1, #36]	; 0x24
   443e8:	cmp	r1, #0
   443ec:	beq	443a8 <fputs@plt+0x33210>
   443f0:	ldrsh	r3, [r1, #26]
   443f4:	cmp	r3, #0
   443f8:	bne	443e4 <fputs@plt+0x3324c>
   443fc:	ldrh	r3, [r1, #24]
   44400:	tst	r3, #8
   44404:	bne	443e4 <fputs@plt+0x3324c>
   44408:	str	r1, [sl, #8]
   4440c:	cmp	r1, #0
   44410:	beq	443b0 <fputs@plt+0x33218>
   44414:	ldr	r3, [sl, #36]	; 0x24
   44418:	ldr	r0, [sl, #40]	; 0x28
   4441c:	blx	r3
   44420:	mov	r3, r0
   44424:	cmp	r0, #0
   44428:	cmpne	r0, #5
   4442c:	bne	44458 <fputs@plt+0x332c0>
   44430:	ldr	r3, [pc, #300]	; 44564 <fputs@plt+0x333cc>
   44434:	ldr	r3, [r3, #136]	; 0x88
   44438:	mov	r2, #2
   4443c:	mov	r1, r5
   44440:	ldr	r0, [sl, #44]	; 0x2c
   44444:	blx	r3
   44448:	subs	r2, r0, #0
   4444c:	bne	441fc <fputs@plt+0x33064>
   44450:	mov	r6, #7
   44454:	b	444a0 <fputs@plt+0x33308>
   44458:	cmp	r3, #0
   4445c:	movne	r6, r3
   44460:	bne	444a0 <fputs@plt+0x33308>
   44464:	mov	r3, #0
   44468:	str	r3, [r9]
   4446c:	mov	r6, #7
   44470:	b	444a0 <fputs@plt+0x33308>
   44474:	ldr	r3, [r4, #192]	; 0xc0
   44478:	add	r3, r3, #1
   4447c:	str	r3, [r4, #192]	; 0xc0
   44480:	b	444c4 <fputs@plt+0x3332c>
   44484:	ldr	r0, [pc, #220]	; 44568 <fputs@plt+0x333d0>
   44488:	bl	33174 <fputs@plt+0x21fdc>
   4448c:	mov	r6, r0
   44490:	cmp	sl, #0
   44494:	beq	444a0 <fputs@plt+0x33308>
   44498:	mov	r0, sl
   4449c:	bl	15bdc <fputs@plt+0x4a44>
   444a0:	ldr	r3, [r4, #128]	; 0x80
   444a4:	cmp	r3, #0
   444a8:	bne	444bc <fputs@plt+0x33324>
   444ac:	ldr	r3, [r4, #212]	; 0xd4
   444b0:	ldr	r3, [r3, #12]
   444b4:	cmp	r3, #0
   444b8:	beq	4454c <fputs@plt+0x333b4>
   444bc:	mov	r3, #0
   444c0:	str	r3, [r9]
   444c4:	mov	r0, r6
   444c8:	add	sp, sp, #20
   444cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   444d0:	ldr	r3, [r4, #164]	; 0xa4
   444d4:	cmp	r5, r3
   444d8:	bhi	44544 <fputs@plt+0x333ac>
   444dc:	cmp	r7, #0
   444e0:	bne	444f8 <fputs@plt+0x33360>
   444e4:	ldr	r2, [r4, #160]	; 0xa0
   444e8:	mov	r1, #0
   444ec:	ldr	r0, [sl, #4]
   444f0:	bl	10f64 <memset@plt>
   444f4:	b	444c4 <fputs@plt+0x3332c>
   444f8:	bl	13918 <fputs@plt+0x2780>
   444fc:	ldr	r3, [r4, #32]
   44500:	cmp	r5, r3
   44504:	bls	4451c <fputs@plt+0x33384>
   44508:	mov	r1, r5
   4450c:	mov	r0, r4
   44510:	bl	2130c <fputs@plt+0x10174>
   44514:	bl	13938 <fputs@plt+0x27a0>
   44518:	b	444e4 <fputs@plt+0x3334c>
   4451c:	mov	r1, r5
   44520:	ldr	r0, [r4, #60]	; 0x3c
   44524:	bl	21108 <fputs@plt+0xff70>
   44528:	b	44508 <fputs@plt+0x33370>
   4452c:	add	r2, sp, #12
   44530:	mov	r1, r5
   44534:	bl	3f808 <fputs@plt+0x2e670>
   44538:	subs	r6, r0, #0
   4453c:	bne	44490 <fputs@plt+0x332f8>
   44540:	b	442a8 <fputs@plt+0x33110>
   44544:	mov	r6, #13
   44548:	b	44490 <fputs@plt+0x332f8>
   4454c:	mov	r0, r4
   44550:	bl	44038 <fputs@plt+0x32ea0>
   44554:	b	444bc <fputs@plt+0x33324>
   44558:	mov	r6, r0
   4455c:	b	444a0 <fputs@plt+0x33308>
   44560:	andeq	ip, r0, r4, lsr #1
   44564:	andeq	sl, r9, r8, lsr r1
   44568:	strdeq	ip, [r0], -sp
   4456c:	push	{r4, r5, r6, r7, lr}
   44570:	sub	sp, sp, #12
   44574:	mov	r4, r0
   44578:	mov	r7, r1
   4457c:	mov	r6, r2
   44580:	add	r2, sp, #4
   44584:	ldr	r0, [r0]
   44588:	bl	44090 <fputs@plt+0x32ef8>
   4458c:	subs	r5, r0, #0
   44590:	beq	445a0 <fputs@plt+0x33408>
   44594:	mov	r0, r5
   44598:	add	sp, sp, #12
   4459c:	pop	{r4, r5, r6, r7, pc}
   445a0:	mov	r2, r4
   445a4:	mov	r1, r7
   445a8:	ldr	r0, [sp, #4]
   445ac:	bl	16e00 <fputs@plt+0x5c68>
   445b0:	str	r0, [r6]
   445b4:	b	44594 <fputs@plt+0x333fc>
   445b8:	push	{r4, r6, r7, lr}
   445bc:	sub	sp, sp, #8
   445c0:	ldr	r4, [r0, #16]
   445c4:	ldrh	r3, [r0, #24]
   445c8:	tst	r3, #64	; 0x40
   445cc:	bne	445f8 <fputs@plt+0x33460>
   445d0:	bl	15b84 <fputs@plt+0x49ec>
   445d4:	ldr	r3, [r4, #128]	; 0x80
   445d8:	cmp	r3, #0
   445dc:	bne	445f0 <fputs@plt+0x33458>
   445e0:	ldr	r3, [r4, #212]	; 0xd4
   445e4:	ldr	r3, [r3, #12]
   445e8:	cmp	r3, #0
   445ec:	beq	44640 <fputs@plt+0x334a8>
   445f0:	add	sp, sp, #8
   445f4:	pop	{r4, r6, r7, pc}
   445f8:	ldr	r3, [r4, #128]	; 0x80
   445fc:	sub	r3, r3, #1
   44600:	str	r3, [r4, #128]	; 0x80
   44604:	ldr	r3, [r4, #144]	; 0x90
   44608:	str	r3, [r0, #12]
   4460c:	str	r0, [r4, #144]	; 0x90
   44610:	ldr	r1, [r0, #20]
   44614:	sub	r1, r1, #1
   44618:	ldr	r2, [r4, #160]	; 0xa0
   4461c:	asr	r7, r2, #31
   44620:	umull	r2, r3, r1, r2
   44624:	mla	r3, r1, r7, r3
   44628:	ldr	r1, [r4, #64]	; 0x40
   4462c:	ldr	r0, [r0, #4]
   44630:	str	r0, [sp]
   44634:	mov	r0, r1
   44638:	bl	137cc <fputs@plt+0x2634>
   4463c:	b	445d4 <fputs@plt+0x3343c>
   44640:	mov	r0, r4
   44644:	bl	44038 <fputs@plt+0x32ea0>
   44648:	b	445f0 <fputs@plt+0x33458>
   4464c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44650:	sub	sp, sp, #20
   44654:	mov	sl, r0
   44658:	ldr	r6, [r0, #16]
   4465c:	ldr	r1, [r6, #160]	; 0xa0
   44660:	ldr	r0, [r6, #156]	; 0x9c
   44664:	bl	7db00 <fputs@plt+0x6c968>
   44668:	ldrb	r3, [r6, #21]
   4466c:	orr	r3, r3, #4
   44670:	strb	r3, [r6, #21]
   44674:	ldr	r3, [sl, #20]
   44678:	sub	r4, r3, #1
   4467c:	rsb	r2, r0, #0
   44680:	and	r4, r4, r2
   44684:	add	r4, r4, #1
   44688:	ldr	r2, [r6, #28]
   4468c:	cmp	r3, r2
   44690:	bls	446bc <fputs@plt+0x33524>
   44694:	add	r8, r3, #1
   44698:	sub	r8, r8, r4
   4469c:	cmp	r8, #0
   446a0:	ble	44800 <fputs@plt+0x33668>
   446a4:	mov	r3, #0
   446a8:	mov	r9, r3
   446ac:	str	r3, [sp, #4]
   446b0:	mov	r7, r3
   446b4:	ldr	fp, [pc, #364]	; 44828 <fputs@plt+0x33690>
   446b8:	b	44724 <fputs@plt+0x3358c>
   446bc:	sub	r3, r0, #1
   446c0:	add	r3, r3, r4
   446c4:	cmp	r2, r3
   446c8:	addcc	r8, r2, #1
   446cc:	subcc	r8, r8, r4
   446d0:	movcs	r8, r0
   446d4:	b	4469c <fputs@plt+0x33504>
   446d8:	ldr	r0, [sp, #12]
   446dc:	bl	41974 <fputs@plt+0x307dc>
   446e0:	mov	r9, r0
   446e4:	ldr	r0, [sp, #12]
   446e8:	ldrh	r3, [r0, #24]
   446ec:	and	r3, r3, #8
   446f0:	ldr	r2, [sp, #4]
   446f4:	cmp	r3, #0
   446f8:	movne	r2, #1
   446fc:	str	r2, [sp, #4]
   44700:	bl	445b8 <fputs@plt+0x33420>
   44704:	add	r7, r7, #1
   44708:	clz	r3, r9
   4470c:	lsr	r3, r3, #5
   44710:	cmp	r8, r7
   44714:	movle	r2, #0
   44718:	andgt	r2, r3, #1
   4471c:	cmp	r2, #0
   44720:	beq	44808 <fputs@plt+0x33670>
   44724:	add	r5, r7, r4
   44728:	ldr	r3, [sl, #20]
   4472c:	cmp	r3, r5
   44730:	beq	44748 <fputs@plt+0x335b0>
   44734:	mov	r1, r5
   44738:	ldr	r0, [r6, #60]	; 0x3c
   4473c:	bl	1594c <fputs@plt+0x47b4>
   44740:	cmp	r0, #0
   44744:	bne	44794 <fputs@plt+0x335fc>
   44748:	ldr	r1, [r6, #160]	; 0xa0
   4474c:	ldr	r0, [fp, #608]	; 0x260
   44750:	bl	7dd0c <fputs@plt+0x6cb74>
   44754:	add	r0, r0, #1
   44758:	cmp	r0, r5
   4475c:	beq	44704 <fputs@plt+0x3356c>
   44760:	mov	r3, #0
   44764:	add	r2, sp, #12
   44768:	mov	r1, r5
   4476c:	mov	r0, r6
   44770:	bl	44090 <fputs@plt+0x32ef8>
   44774:	subs	r9, r0, #0
   44778:	beq	446d8 <fputs@plt+0x33540>
   4477c:	ldrb	r3, [r6, #21]
   44780:	bic	r3, r3, #4
   44784:	strb	r3, [r6, #21]
   44788:	mov	r0, r9
   4478c:	add	sp, sp, #20
   44790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44794:	mov	r1, r5
   44798:	mov	r0, r6
   4479c:	bl	1baa4 <fputs@plt+0xa90c>
   447a0:	str	r0, [sp, #12]
   447a4:	cmp	r0, #0
   447a8:	beq	44704 <fputs@plt+0x3356c>
   447ac:	ldrh	r3, [r0, #24]
   447b0:	and	r3, r3, #8
   447b4:	ldr	r2, [sp, #4]
   447b8:	cmp	r3, #0
   447bc:	movne	r2, #1
   447c0:	str	r2, [sp, #4]
   447c4:	bl	445b8 <fputs@plt+0x33420>
   447c8:	b	44704 <fputs@plt+0x3356c>
   447cc:	add	r4, r4, #1
   447d0:	cmp	r8, r4
   447d4:	beq	4477c <fputs@plt+0x335e4>
   447d8:	mov	r1, r4
   447dc:	mov	r0, r6
   447e0:	bl	1baa4 <fputs@plt+0xa90c>
   447e4:	cmp	r0, #0
   447e8:	beq	447cc <fputs@plt+0x33634>
   447ec:	ldrh	r3, [r0, #24]
   447f0:	orr	r3, r3, #8
   447f4:	strh	r3, [r0, #24]
   447f8:	bl	445b8 <fputs@plt+0x33420>
   447fc:	b	447cc <fputs@plt+0x33634>
   44800:	mov	r9, #0
   44804:	b	4477c <fputs@plt+0x335e4>
   44808:	ldr	r2, [sp, #4]
   4480c:	cmp	r2, #0
   44810:	moveq	r3, #0
   44814:	andne	r3, r3, #1
   44818:	cmp	r3, #0
   4481c:	addne	r8, r8, r4
   44820:	bne	447d8 <fputs@plt+0x33640>
   44824:	b	4477c <fputs@plt+0x335e4>
   44828:	andeq	sl, r9, r8, lsr r1
   4482c:	push	{r4, r5, r6, lr}
   44830:	sub	sp, sp, #8
   44834:	mov	r5, r0
   44838:	bl	1baa4 <fputs@plt+0xa90c>
   4483c:	subs	r4, r0, #0
   44840:	beq	448d8 <fputs@plt+0x33740>
   44844:	ldrsh	r3, [r4, #26]
   44848:	cmp	r3, #1
   4484c:	beq	448a4 <fputs@plt+0x3370c>
   44850:	add	r2, sp, #8
   44854:	mov	r3, #0
   44858:	str	r3, [r2, #-4]!
   4485c:	ldr	r1, [r4, #20]
   44860:	ldr	r0, [r5, #216]	; 0xd8
   44864:	bl	3f808 <fputs@plt+0x2e670>
   44868:	subs	r6, r0, #0
   4486c:	beq	448b4 <fputs@plt+0x3371c>
   44870:	mov	r0, r4
   44874:	bl	445b8 <fputs@plt+0x33420>
   44878:	ldr	r3, [r5, #96]	; 0x60
   4487c:	cmp	r3, #0
   44880:	beq	44898 <fputs@plt+0x33700>
   44884:	mov	r2, #1
   44888:	str	r2, [r3, #16]
   4488c:	ldr	r3, [r3, #44]	; 0x2c
   44890:	cmp	r3, #0
   44894:	bne	44888 <fputs@plt+0x336f0>
   44898:	mov	r0, r6
   4489c:	add	sp, sp, #8
   448a0:	pop	{r4, r5, r6, pc}
   448a4:	mov	r0, r4
   448a8:	bl	15bdc <fputs@plt+0x4a44>
   448ac:	mov	r6, #0
   448b0:	b	44878 <fputs@plt+0x336e0>
   448b4:	ldr	r1, [sp, #4]
   448b8:	mov	r0, r4
   448bc:	bl	1c600 <fputs@plt+0xb468>
   448c0:	subs	r6, r0, #0
   448c4:	bne	44870 <fputs@plt+0x336d8>
   448c8:	ldr	r3, [r5, #204]	; 0xcc
   448cc:	mov	r0, r4
   448d0:	blx	r3
   448d4:	b	44870 <fputs@plt+0x336d8>
   448d8:	mov	r6, #0
   448dc:	b	44878 <fputs@plt+0x336e0>
   448e0:	cmp	r0, #0
   448e4:	bxeq	lr
   448e8:	push	{r4, lr}
   448ec:	bl	445b8 <fputs@plt+0x33420>
   448f0:	pop	{r4, pc}
   448f4:	push	{r4, r5, r6, r7, r8, lr}
   448f8:	sub	sp, sp, #8
   448fc:	mov	r6, r0
   44900:	mov	r4, r1
   44904:	mov	r7, r2
   44908:	mov	r8, r3
   4490c:	bl	16a54 <fputs@plt+0x58bc>
   44910:	mov	r5, r0
   44914:	mov	r3, #0
   44918:	add	r2, sp, #4
   4491c:	mov	r1, r0
   44920:	ldr	r0, [r6]
   44924:	bl	44090 <fputs@plt+0x32ef8>
   44928:	subs	r6, r0, #0
   4492c:	bne	4497c <fputs@plt+0x337e4>
   44930:	ldr	r0, [sp, #4]
   44934:	ldr	r3, [r0, #4]
   44938:	sub	r1, r4, r5
   4493c:	add	r1, r1, r1, lsl #2
   44940:	subs	r2, r1, #5
   44944:	bmi	44988 <fputs@plt+0x337f0>
   44948:	ldrb	r2, [r3, r2]
   4494c:	strb	r2, [r7]
   44950:	cmp	r8, #0
   44954:	addne	r1, r3, r1
   44958:	ldrne	r3, [r1, #-4]
   4495c:	revne	r3, r3
   44960:	strne	r3, [r8]
   44964:	bl	448e0 <fputs@plt+0x33748>
   44968:	ldrb	r3, [r7]
   4496c:	sub	r3, r3, #1
   44970:	uxtb	r3, r3
   44974:	cmp	r3, #4
   44978:	bhi	4499c <fputs@plt+0x33804>
   4497c:	mov	r0, r6
   44980:	add	sp, sp, #8
   44984:	pop	{r4, r5, r6, r7, r8, pc}
   44988:	bl	448e0 <fputs@plt+0x33748>
   4498c:	ldr	r0, [pc, #24]	; 449ac <fputs@plt+0x33814>
   44990:	bl	33174 <fputs@plt+0x21fdc>
   44994:	mov	r6, r0
   44998:	b	4497c <fputs@plt+0x337e4>
   4499c:	ldr	r0, [pc, #12]	; 449b0 <fputs@plt+0x33818>
   449a0:	bl	33174 <fputs@plt+0x21fdc>
   449a4:	mov	r6, r0
   449a8:	b	4497c <fputs@plt+0x337e4>
   449ac:	ldrdeq	sp, [r0], -r6
   449b0:	ldrdeq	sp, [r0], -lr
   449b4:	push	{r4, r5, r6, r7, lr}
   449b8:	sub	sp, sp, #28
   449bc:	mov	r4, r0
   449c0:	mov	r5, r1
   449c4:	mov	r6, r2
   449c8:	mov	r7, r3
   449cc:	add	r3, sp, #16
   449d0:	add	r2, sp, #23
   449d4:	ldr	r0, [r0]
   449d8:	bl	448f4 <fputs@plt+0x3375c>
   449dc:	cmp	r0, #0
   449e0:	beq	44a10 <fputs@plt+0x33878>
   449e4:	ldr	r3, [pc, #104]	; 44a54 <fputs@plt+0x338bc>
   449e8:	cmp	r0, r3
   449ec:	cmpne	r0, #7
   449f0:	moveq	r3, #1
   449f4:	streq	r3, [r4, #24]
   449f8:	mov	r2, r5
   449fc:	ldr	r1, [pc, #84]	; 44a58 <fputs@plt+0x338c0>
   44a00:	mov	r0, r4
   44a04:	bl	3f580 <fputs@plt+0x2e3e8>
   44a08:	add	sp, sp, #28
   44a0c:	pop	{r4, r5, r6, r7, pc}
   44a10:	ldrb	r3, [sp, #23]
   44a14:	cmp	r3, r6
   44a18:	beq	44a44 <fputs@plt+0x338ac>
   44a1c:	ldr	r2, [sp, #16]
   44a20:	str	r2, [sp, #8]
   44a24:	str	r3, [sp, #4]
   44a28:	str	r7, [sp]
   44a2c:	mov	r3, r6
   44a30:	mov	r2, r5
   44a34:	ldr	r1, [pc, #32]	; 44a5c <fputs@plt+0x338c4>
   44a38:	mov	r0, r4
   44a3c:	bl	3f580 <fputs@plt+0x2e3e8>
   44a40:	b	44a08 <fputs@plt+0x33870>
   44a44:	ldr	r2, [sp, #16]
   44a48:	cmp	r2, r7
   44a4c:	bne	44a1c <fputs@plt+0x33884>
   44a50:	b	44a08 <fputs@plt+0x33870>
   44a54:	andeq	r0, r0, sl, lsl #24
   44a58:			; <UNDEFINED> instruction: 0x00085ebc
   44a5c:	ldrdeq	r5, [r8], -ip
   44a60:	cmp	r3, #0
   44a64:	ble	44aa4 <fputs@plt+0x3390c>
   44a68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44a6c:	sub	sp, sp, #36	; 0x24
   44a70:	sub	sl, r3, #1
   44a74:	ldr	ip, [r0, #16]
   44a78:	cmp	ip, #0
   44a7c:	beq	44ac8 <fputs@plt+0x33930>
   44a80:	str	r3, [sp, #16]
   44a84:	str	r2, [sp, #20]
   44a88:	mov	fp, r1
   44a8c:	mov	r4, r0
   44a90:	cmp	r2, #0
   44a94:	ble	44aa8 <fputs@plt+0x33910>
   44a98:	mov	r8, r3
   44a9c:	mov	r6, r2
   44aa0:	b	44bc0 <fputs@plt+0x33a28>
   44aa4:	bx	lr
   44aa8:	ldr	r8, [sp, #16]
   44aac:	ldr	r3, [sp, #20]
   44ab0:	str	r3, [sp]
   44ab4:	ldr	r3, [sp, #16]
   44ab8:	mov	r2, r8
   44abc:	ldr	r1, [pc, #444]	; 44c80 <fputs@plt+0x33ae8>
   44ac0:	mov	r0, r4
   44ac4:	bl	3f580 <fputs@plt+0x2e3e8>
   44ac8:	add	sp, sp, #36	; 0x24
   44acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ad0:	mov	r2, r6
   44ad4:	ldr	r1, [pc, #424]	; 44c84 <fputs@plt+0x33aec>
   44ad8:	mov	r0, r4
   44adc:	bl	3f580 <fputs@plt+0x2e3e8>
   44ae0:	b	44ac8 <fputs@plt+0x33930>
   44ae4:	mov	r3, #0
   44ae8:	mov	r2, #2
   44aec:	ldr	r1, [sp, #12]
   44af0:	mov	r0, r4
   44af4:	bl	449b4 <fputs@plt+0x3381c>
   44af8:	b	44c1c <fputs@plt+0x33a84>
   44afc:	mov	r2, r6
   44b00:	ldr	r1, [pc, #384]	; 44c88 <fputs@plt+0x33af0>
   44b04:	mov	r0, r4
   44b08:	bl	3f580 <fputs@plt+0x2e3e8>
   44b0c:	sub	r8, r8, #2
   44b10:	b	44c50 <fputs@plt+0x33ab8>
   44b14:	mov	r1, r6
   44b18:	mov	r0, r4
   44b1c:	bl	3f628 <fputs@plt+0x2e490>
   44b20:	add	r5, r5, #1
   44b24:	add	r8, r8, #4
   44b28:	cmp	r7, r5
   44b2c:	beq	44c4c <fputs@plt+0x33ab4>
   44b30:	ldr	r6, [r8]
   44b34:	rev	r6, r6
   44b38:	ldr	r3, [r4]
   44b3c:	ldrb	r3, [r3, #17]
   44b40:	cmp	r3, #0
   44b44:	beq	44b14 <fputs@plt+0x3397c>
   44b48:	mov	r3, #0
   44b4c:	mov	r2, #2
   44b50:	mov	r1, r6
   44b54:	mov	r0, r4
   44b58:	bl	449b4 <fputs@plt+0x3381c>
   44b5c:	b	44b14 <fputs@plt+0x3397c>
   44b60:	ldr	r3, [r4]
   44b64:	ldrb	r3, [r3, #17]
   44b68:	cmp	r3, #0
   44b6c:	cmpne	sl, #0
   44b70:	ble	44b8c <fputs@plt+0x339f4>
   44b74:	ldr	r1, [r9]
   44b78:	ldr	r3, [sp, #12]
   44b7c:	mov	r2, #4
   44b80:	rev	r1, r1
   44b84:	mov	r0, r4
   44b88:	bl	449b4 <fputs@plt+0x3381c>
   44b8c:	ldr	r6, [r9]
   44b90:	rev	r6, r6
   44b94:	ldr	r0, [sp, #28]
   44b98:	bl	448e0 <fputs@plt+0x33748>
   44b9c:	mov	r8, sl
   44ba0:	sub	sl, r8, #1
   44ba4:	cmp	r8, #0
   44ba8:	ble	44ac8 <fputs@plt+0x33930>
   44bac:	ldr	r3, [r4, #16]
   44bb0:	cmp	r3, #0
   44bb4:	beq	44ac8 <fputs@plt+0x33930>
   44bb8:	cmp	r6, #0
   44bbc:	ble	44aac <fputs@plt+0x33914>
   44bc0:	str	r6, [sp, #12]
   44bc4:	mov	r1, r6
   44bc8:	mov	r0, r4
   44bcc:	bl	3f628 <fputs@plt+0x2e490>
   44bd0:	cmp	r0, #0
   44bd4:	bne	44ac8 <fputs@plt+0x33930>
   44bd8:	mov	r3, #0
   44bdc:	add	r2, sp, #28
   44be0:	mov	r1, r6
   44be4:	ldr	r0, [r4, #4]
   44be8:	bl	44090 <fputs@plt+0x32ef8>
   44bec:	subs	r5, r0, #0
   44bf0:	bne	44ad0 <fputs@plt+0x33938>
   44bf4:	ldr	r3, [sp, #28]
   44bf8:	ldr	r9, [r3, #4]
   44bfc:	cmp	fp, #0
   44c00:	beq	44b60 <fputs@plt+0x339c8>
   44c04:	ldr	r7, [r9, #4]
   44c08:	rev	r7, r7
   44c0c:	ldr	r3, [r4]
   44c10:	ldrb	r3, [r3, #17]
   44c14:	cmp	r3, #0
   44c18:	bne	44ae4 <fputs@plt+0x3394c>
   44c1c:	ldr	r3, [r4]
   44c20:	ldr	r3, [r3, #36]	; 0x24
   44c24:	add	r2, r3, #3
   44c28:	cmp	r3, #0
   44c2c:	movlt	r3, r2
   44c30:	asr	r3, r3, #2
   44c34:	sub	r3, r3, #2
   44c38:	cmp	r7, r3
   44c3c:	bgt	44afc <fputs@plt+0x33964>
   44c40:	cmp	r7, #0
   44c44:	addgt	r8, r9, #8
   44c48:	bgt	44b30 <fputs@plt+0x33998>
   44c4c:	sub	r8, sl, r7
   44c50:	ldr	r6, [r9]
   44c54:	rev	r6, r6
   44c58:	ldr	r0, [sp, #28]
   44c5c:	bl	448e0 <fputs@plt+0x33748>
   44c60:	adds	r3, r6, #0
   44c64:	movne	r3, #1
   44c68:	cmp	r8, r3
   44c6c:	bge	44ba0 <fputs@plt+0x33a08>
   44c70:	ldr	r1, [pc, #20]	; 44c8c <fputs@plt+0x33af4>
   44c74:	mov	r0, r4
   44c78:	bl	3f580 <fputs@plt+0x2e3e8>
   44c7c:	b	44ba0 <fputs@plt+0x33a08>
   44c80:	andeq	r5, r8, r4, lsl pc
   44c84:	andeq	r5, r8, r0, asr pc
   44c88:	andeq	r5, r8, r8, ror #30
   44c8c:	muleq	r8, r0, pc	; <UNPREDICTABLE>
   44c90:	cmp	r0, #0
   44c94:	bxeq	lr
   44c98:	push	{r4, lr}
   44c9c:	ldr	r0, [r0, #72]	; 0x48
   44ca0:	bl	445b8 <fputs@plt+0x33420>
   44ca4:	pop	{r4, pc}
   44ca8:	push	{r4, r5, r6, r7, r8, r9, lr}
   44cac:	sub	sp, sp, #20
   44cb0:	mov	r5, r0
   44cb4:	mov	r8, r1
   44cb8:	mov	r7, r2
   44cbc:	mov	r9, r3
   44cc0:	mov	r3, #0
   44cc4:	str	r3, [sp, #12]
   44cc8:	ldrb	r3, [r0, #17]
   44ccc:	cmp	r3, #0
   44cd0:	beq	44d20 <fputs@plt+0x33b88>
   44cd4:	add	r4, r1, #1
   44cd8:	ldr	r3, [pc, #288]	; 44e00 <fputs@plt+0x33c68>
   44cdc:	ldr	r6, [r3, #608]	; 0x260
   44ce0:	b	44ce8 <fputs@plt+0x33b50>
   44ce4:	add	r4, r4, #1
   44ce8:	mov	r1, r4
   44cec:	mov	r0, r5
   44cf0:	bl	16a54 <fputs@plt+0x58bc>
   44cf4:	cmp	r4, r0
   44cf8:	beq	44ce4 <fputs@plt+0x33b4c>
   44cfc:	ldr	r1, [r5, #32]
   44d00:	mov	r0, r6
   44d04:	bl	7db00 <fputs@plt+0x6c968>
   44d08:	add	r0, r0, #1
   44d0c:	cmp	r4, r0
   44d10:	beq	44ce4 <fputs@plt+0x33b4c>
   44d14:	ldr	r3, [r5, #44]	; 0x2c
   44d18:	cmp	r4, r3
   44d1c:	bls	44d80 <fputs@plt+0x33be8>
   44d20:	cmp	r7, #0
   44d24:	beq	44dc8 <fputs@plt+0x33c30>
   44d28:	mov	r3, #0
   44d2c:	add	r2, sp, #12
   44d30:	mov	r1, r8
   44d34:	mov	r0, r5
   44d38:	bl	4456c <fputs@plt+0x333d4>
   44d3c:	subs	r6, r0, #0
   44d40:	bne	44dbc <fputs@plt+0x33c24>
   44d44:	ldr	r3, [sp, #12]
   44d48:	ldr	r3, [r3, #56]	; 0x38
   44d4c:	ldr	r4, [r3]
   44d50:	rev	r4, r4
   44d54:	mov	r6, #0
   44d58:	str	r4, [r9]
   44d5c:	cmp	r7, #0
   44d60:	beq	44dec <fputs@plt+0x33c54>
   44d64:	ldr	r3, [sp, #12]
   44d68:	str	r3, [r7]
   44d6c:	cmp	r6, #101	; 0x65
   44d70:	moveq	r6, #0
   44d74:	mov	r0, r6
   44d78:	add	sp, sp, #20
   44d7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44d80:	add	r3, sp, #8
   44d84:	add	r2, sp, #7
   44d88:	mov	r1, r4
   44d8c:	mov	r0, r5
   44d90:	bl	448f4 <fputs@plt+0x3375c>
   44d94:	subs	r6, r0, #0
   44d98:	bne	44df8 <fputs@plt+0x33c60>
   44d9c:	ldrb	r3, [sp, #7]
   44da0:	cmp	r3, #4
   44da4:	bne	44d20 <fputs@plt+0x33b88>
   44da8:	ldr	r3, [sp, #8]
   44dac:	cmp	r8, r3
   44db0:	bne	44d20 <fputs@plt+0x33b88>
   44db4:	mov	r6, #101	; 0x65
   44db8:	b	44d58 <fputs@plt+0x33bc0>
   44dbc:	mov	r3, #0
   44dc0:	str	r3, [r9]
   44dc4:	b	44d64 <fputs@plt+0x33bcc>
   44dc8:	mov	r3, #2
   44dcc:	add	r2, sp, #12
   44dd0:	mov	r1, r8
   44dd4:	mov	r0, r5
   44dd8:	bl	4456c <fputs@plt+0x333d4>
   44ddc:	subs	r6, r0, #0
   44de0:	movne	r3, #0
   44de4:	strne	r3, [r9]
   44de8:	beq	44d44 <fputs@plt+0x33bac>
   44dec:	ldr	r0, [sp, #12]
   44df0:	bl	44c90 <fputs@plt+0x33af8>
   44df4:	b	44d6c <fputs@plt+0x33bd4>
   44df8:	mov	r4, #0
   44dfc:	b	44d58 <fputs@plt+0x33bc0>
   44e00:	andeq	sl, r9, r8, lsr r1
   44e04:	push	{r4, lr}
   44e08:	mov	r4, r2
   44e0c:	bl	4456c <fputs@plt+0x333d4>
   44e10:	cmp	r0, #0
   44e14:	bne	44e54 <fputs@plt+0x33cbc>
   44e18:	ldr	r3, [r4]
   44e1c:	ldr	r2, [r3, #72]	; 0x48
   44e20:	ldrsh	r2, [r2, #26]
   44e24:	cmp	r2, #1
   44e28:	ble	44e48 <fputs@plt+0x33cb0>
   44e2c:	mov	r0, r3
   44e30:	bl	44c90 <fputs@plt+0x33af8>
   44e34:	mov	r3, #0
   44e38:	str	r3, [r4]
   44e3c:	ldr	r0, [pc, #28]	; 44e60 <fputs@plt+0x33cc8>
   44e40:	bl	33174 <fputs@plt+0x21fdc>
   44e44:	pop	{r4, pc}
   44e48:	mov	r2, #0
   44e4c:	strb	r2, [r3]
   44e50:	pop	{r4, pc}
   44e54:	mov	r3, #0
   44e58:	str	r3, [r4]
   44e5c:	pop	{r4, pc}
   44e60:	andeq	lr, r0, r7, lsl #4
   44e64:	push	{r4, r5, r6, r7, r8, lr}
   44e68:	sub	sp, sp, #8
   44e6c:	mov	r4, r3
   44e70:	ldr	r3, [r0, #44]	; 0x2c
   44e74:	cmp	r1, r3
   44e78:	bls	44ea8 <fputs@plt+0x33d10>
   44e7c:	ldr	r0, [pc, #204]	; 44f50 <fputs@plt+0x33db8>
   44e80:	bl	33174 <fputs@plt+0x21fdc>
   44e84:	mov	r7, r0
   44e88:	cmp	r4, #0
   44e8c:	beq	44e9c <fputs@plt+0x33d04>
   44e90:	ldrb	r3, [r4, #68]	; 0x44
   44e94:	sub	r3, r3, #1
   44e98:	strb	r3, [r4, #68]	; 0x44
   44e9c:	mov	r0, r7
   44ea0:	add	sp, sp, #8
   44ea4:	pop	{r4, r5, r6, r7, r8, pc}
   44ea8:	mov	r6, r0
   44eac:	mov	r5, r1
   44eb0:	mov	r8, r2
   44eb4:	ldr	r3, [sp, #32]
   44eb8:	add	r2, sp, #4
   44ebc:	ldr	r0, [r0]
   44ec0:	bl	44090 <fputs@plt+0x32ef8>
   44ec4:	subs	r7, r0, #0
   44ec8:	bne	44e88 <fputs@plt+0x33cf0>
   44ecc:	ldr	r0, [sp, #4]
   44ed0:	ldr	r3, [r0, #8]
   44ed4:	str	r3, [r8]
   44ed8:	ldrb	r3, [r3]
   44edc:	cmp	r3, #0
   44ee0:	beq	44f24 <fputs@plt+0x33d8c>
   44ee4:	cmp	r4, #0
   44ee8:	beq	44e9c <fputs@plt+0x33d04>
   44eec:	ldr	r3, [r8]
   44ef0:	ldrh	r2, [r3, #18]
   44ef4:	cmp	r2, #0
   44ef8:	beq	44f0c <fputs@plt+0x33d74>
   44efc:	ldrb	r2, [r3, #2]
   44f00:	ldrb	r3, [r4, #69]	; 0x45
   44f04:	cmp	r2, r3
   44f08:	beq	44e9c <fputs@plt+0x33d04>
   44f0c:	ldr	r0, [pc, #64]	; 44f54 <fputs@plt+0x33dbc>
   44f10:	bl	33174 <fputs@plt+0x21fdc>
   44f14:	mov	r7, r0
   44f18:	ldr	r0, [r8]
   44f1c:	bl	44c90 <fputs@plt+0x33af8>
   44f20:	b	44e90 <fputs@plt+0x33cf8>
   44f24:	mov	r2, r6
   44f28:	mov	r1, r5
   44f2c:	bl	16e00 <fputs@plt+0x5c68>
   44f30:	ldr	r0, [r8]
   44f34:	bl	33360 <fputs@plt+0x221c8>
   44f38:	subs	r5, r0, #0
   44f3c:	beq	44ee4 <fputs@plt+0x33d4c>
   44f40:	ldr	r0, [r8]
   44f44:	bl	44c90 <fputs@plt+0x33af8>
   44f48:	mov	r7, r5
   44f4c:	b	44e88 <fputs@plt+0x33cf0>
   44f50:			; <UNDEFINED> instruction: 0x0000e1bf
   44f54:	ldrdeq	lr, [r0], -r5
   44f58:	push	{lr}		; (str lr, [sp, #-4]!)
   44f5c:	sub	sp, sp, #12
   44f60:	ldrsb	r2, [r0, #68]	; 0x44
   44f64:	cmp	r2, #18
   44f68:	bgt	44fc0 <fputs@plt+0x33e28>
   44f6c:	ldr	lr, [r0, #4]
   44f70:	mov	ip, #0
   44f74:	strh	ip, [r0, #34]	; 0x22
   44f78:	ldrb	r3, [r0, #64]	; 0x40
   44f7c:	bic	r3, r3, #6
   44f80:	strb	r3, [r0, #64]	; 0x40
   44f84:	add	r2, r2, #1
   44f88:	sxtb	r2, r2
   44f8c:	strb	r2, [r0, #68]	; 0x44
   44f90:	add	r3, r2, #40	; 0x28
   44f94:	lsl	r3, r3, #1
   44f98:	strh	ip, [r0, r3]
   44f9c:	add	r2, r2, #30
   44fa0:	ldrb	r3, [r0, #65]	; 0x41
   44fa4:	str	r3, [sp]
   44fa8:	mov	r3, r0
   44fac:	add	r2, r0, r2, lsl #2
   44fb0:	mov	r0, lr
   44fb4:	bl	44e64 <fputs@plt+0x33ccc>
   44fb8:	add	sp, sp, #12
   44fbc:	pop	{pc}		; (ldr pc, [sp], #4)
   44fc0:	ldr	r0, [pc, #4]	; 44fcc <fputs@plt+0x33e34>
   44fc4:	bl	33174 <fputs@plt+0x21fdc>
   44fc8:	b	44fb8 <fputs@plt+0x33e20>
   44fcc:	muleq	r0, fp, ip
   44fd0:	push	{r4, lr}
   44fd4:	mov	r4, r0
   44fd8:	ldrsb	r2, [r4, #68]	; 0x44
   44fdc:	add	r3, r2, #30
   44fe0:	ldr	r3, [r4, r3, lsl #2]
   44fe4:	ldrb	r1, [r3, #4]
   44fe8:	cmp	r1, #0
   44fec:	bne	45024 <fputs@plt+0x33e8c>
   44ff0:	ldrb	r0, [r3, #5]
   44ff4:	ldr	r1, [r3, #56]	; 0x38
   44ff8:	add	r1, r1, r0
   44ffc:	ldr	r1, [r1, #8]
   45000:	ldrh	r3, [r3, #18]
   45004:	add	r2, r4, r2, lsl #1
   45008:	strh	r3, [r2, #80]	; 0x50
   4500c:	rev	r1, r1
   45010:	mov	r0, r4
   45014:	bl	44f58 <fputs@plt+0x33dc0>
   45018:	cmp	r0, #0
   4501c:	beq	44fd8 <fputs@plt+0x33e40>
   45020:	pop	{r4, pc}
   45024:	add	r2, r4, r2, lsl #1
   45028:	ldrh	r3, [r3, #18]
   4502c:	sub	r3, r3, #1
   45030:	strh	r3, [r2, #80]	; 0x50
   45034:	mov	r0, #0
   45038:	pop	{r4, pc}
   4503c:	push	{r4, lr}
   45040:	mov	r4, r0
   45044:	ldrsb	r2, [r0, #68]	; 0x44
   45048:	add	r3, r2, #30
   4504c:	ldr	r3, [r0, r3, lsl #2]
   45050:	ldrb	r1, [r3, #4]
   45054:	cmp	r1, #0
   45058:	bne	450b4 <fputs@plt+0x33f1c>
   4505c:	add	r2, r4, r2, lsl #1
   45060:	ldrh	r2, [r2, #80]	; 0x50
   45064:	ldr	r1, [r3, #64]	; 0x40
   45068:	lsl	r2, r2, #1
   4506c:	ldrh	r2, [r1, r2]
   45070:	rev16	r1, r2
   45074:	ldrh	r2, [r3, #20]
   45078:	and	r2, r2, r1
   4507c:	ldr	r3, [r3, #56]	; 0x38
   45080:	ldr	r1, [r3, r2]
   45084:	rev	r1, r1
   45088:	mov	r0, r4
   4508c:	bl	44f58 <fputs@plt+0x33dc0>
   45090:	cmp	r0, #0
   45094:	popne	{r4, pc}
   45098:	ldrsb	r2, [r4, #68]	; 0x44
   4509c:	add	r3, r2, #30
   450a0:	ldr	r3, [r4, r3, lsl #2]
   450a4:	ldrb	r1, [r3, #4]
   450a8:	cmp	r1, #0
   450ac:	beq	4505c <fputs@plt+0x33ec4>
   450b0:	pop	{r4, pc}
   450b4:	mov	r0, #0
   450b8:	pop	{r4, pc}
   450bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   450c0:	sub	sp, sp, #124	; 0x7c
   450c4:	str	r2, [sp, #8]
   450c8:	mov	r3, #0
   450cc:	str	r3, [sp, #116]	; 0x74
   450d0:	subs	fp, r1, #0
   450d4:	bne	450e4 <fputs@plt+0x33f4c>
   450d8:	mov	r0, fp
   450dc:	add	sp, sp, #124	; 0x7c
   450e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   450e4:	mov	r7, r0
   450e8:	ldr	r3, [r0, #28]
   450ec:	str	r3, [sp, #24]
   450f0:	ldr	r3, [r0, #32]
   450f4:	str	r3, [sp, #28]
   450f8:	ldr	r3, [r0, #36]	; 0x24
   450fc:	str	r3, [sp, #32]
   45100:	ldr	sl, [r0]
   45104:	ldr	r3, [sl, #36]	; 0x24
   45108:	str	r3, [sp, #16]
   4510c:	str	fp, [sp, #40]	; 0x28
   45110:	mov	r1, fp
   45114:	bl	3f628 <fputs@plt+0x2e490>
   45118:	cmp	r0, #0
   4511c:	movne	fp, #0
   45120:	bne	450d8 <fputs@plt+0x33f40>
   45124:	ldr	r3, [pc, #1608]	; 45774 <fputs@plt+0x345dc>
   45128:	str	r3, [r7, #28]
   4512c:	str	fp, [r7, #32]
   45130:	mov	r3, #0
   45134:	add	r2, sp, #116	; 0x74
   45138:	mov	r1, fp
   4513c:	mov	r0, sl
   45140:	bl	4456c <fputs@plt+0x333d4>
   45144:	subs	r2, r0, #0
   45148:	beq	4518c <fputs@plt+0x33ff4>
   4514c:	ldr	r1, [pc, #1572]	; 45778 <fputs@plt+0x345e0>
   45150:	mov	r0, r7
   45154:	bl	3f580 <fputs@plt+0x2e3e8>
   45158:	mvn	r3, #0
   4515c:	str	r3, [sp, #36]	; 0x24
   45160:	ldr	r0, [sp, #116]	; 0x74
   45164:	bl	44c90 <fputs@plt+0x33af8>
   45168:	ldr	r3, [sp, #24]
   4516c:	str	r3, [r7, #28]
   45170:	ldr	r3, [sp, #28]
   45174:	str	r3, [r7, #32]
   45178:	ldr	r3, [sp, #32]
   4517c:	str	r3, [r7, #36]	; 0x24
   45180:	ldr	r3, [sp, #36]	; 0x24
   45184:	add	fp, r3, #1
   45188:	b	450d8 <fputs@plt+0x33f40>
   4518c:	ldr	r3, [sp, #116]	; 0x74
   45190:	ldrb	r2, [r3]
   45194:	str	r2, [sp, #48]	; 0x30
   45198:	mov	r2, #0
   4519c:	strb	r2, [r3]
   451a0:	ldr	r0, [sp, #116]	; 0x74
   451a4:	bl	33360 <fputs@plt+0x221c8>
   451a8:	subs	r3, r0, #0
   451ac:	str	r3, [sp, #12]
   451b0:	bne	452ac <fputs@plt+0x34114>
   451b4:	ldr	r1, [sp, #116]	; 0x74
   451b8:	ldr	r3, [r1, #56]	; 0x38
   451bc:	mov	ip, r3
   451c0:	str	r3, [sp, #44]	; 0x2c
   451c4:	ldrb	r3, [r1, #5]
   451c8:	mov	lr, r3
   451cc:	str	r3, [sp, #80]	; 0x50
   451d0:	ldr	r3, [pc, #1444]	; 4577c <fputs@plt+0x345e4>
   451d4:	str	r3, [r7, #28]
   451d8:	add	r2, ip, lr
   451dc:	ldrb	r0, [r2, #5]
   451e0:	ldrb	r3, [r2, #6]
   451e4:	orr	r3, r3, r0, lsl #8
   451e8:	sub	r3, r3, #1
   451ec:	uxth	r3, r3
   451f0:	add	r3, r3, #1
   451f4:	str	r3, [sp, #56]	; 0x38
   451f8:	ldrb	r1, [r1, #4]
   451fc:	ldrb	r0, [r2, #3]
   45200:	ldrb	r3, [r2, #4]
   45204:	orr	r3, r3, r0, lsl #8
   45208:	sub	r3, r3, #1
   4520c:	str	r3, [sp, #64]	; 0x40
   45210:	add	r5, lr, #12
   45214:	sub	r5, r5, r1, lsl #2
   45218:	add	r5, r5, r3, lsl #1
   4521c:	add	r0, ip, r5
   45220:	str	r0, [sp, #68]	; 0x44
   45224:	cmp	r1, #0
   45228:	bne	452e8 <fputs@plt+0x34150>
   4522c:	add	r3, ip, lr
   45230:	ldr	r4, [r3, #8]
   45234:	rev	r4, r4
   45238:	ldrb	r3, [sl, #17]
   4523c:	cmp	r3, #0
   45240:	bne	452c8 <fputs@plt+0x34130>
   45244:	add	r2, sp, #156	; 0x9c
   45248:	ldrd	r0, [r2, #4]!
   4524c:	strd	r0, [sp]
   45250:	mov	r1, r4
   45254:	mov	r0, r7
   45258:	bl	450bc <fputs@plt+0x33f24>
   4525c:	str	r0, [sp, #36]	; 0x24
   45260:	ldr	r3, [sp, #12]
   45264:	str	r3, [sp, #52]	; 0x34
   45268:	mov	r6, #0
   4526c:	ldr	r8, [sp, #64]	; 0x40
   45270:	cmp	r8, #0
   45274:	blt	455dc <fputs@plt+0x34444>
   45278:	ldr	r3, [r7, #16]
   4527c:	cmp	r3, #0
   45280:	beq	455dc <fputs@plt+0x34444>
   45284:	ldr	r9, [sp, #68]	; 0x44
   45288:	mov	r3, #1
   4528c:	str	r3, [sp, #20]
   45290:	ldr	r3, [sp, #16]
   45294:	sub	r5, r3, #4
   45298:	str	r6, [sp, #60]	; 0x3c
   4529c:	str	fp, [sp, #72]	; 0x48
   452a0:	mov	fp, sl
   452a4:	ldr	sl, [sp, #56]	; 0x38
   452a8:	b	45340 <fputs@plt+0x341a8>
   452ac:	mov	r2, r3
   452b0:	ldr	r1, [pc, #1224]	; 45780 <fputs@plt+0x345e8>
   452b4:	mov	r0, r7
   452b8:	bl	3f580 <fputs@plt+0x2e3e8>
   452bc:	mvn	r3, #0
   452c0:	str	r3, [sp, #36]	; 0x24
   452c4:	b	45160 <fputs@plt+0x33fc8>
   452c8:	ldr	r3, [pc, #1204]	; 45784 <fputs@plt+0x345ec>
   452cc:	str	r3, [r7, #28]
   452d0:	ldr	r3, [sp, #40]	; 0x28
   452d4:	mov	r2, #5
   452d8:	mov	r1, r4
   452dc:	mov	r0, r7
   452e0:	bl	449b4 <fputs@plt+0x3381c>
   452e4:	b	45244 <fputs@plt+0x340ac>
   452e8:	ldr	r6, [r7, #68]	; 0x44
   452ec:	mov	r3, #0
   452f0:	str	r3, [r6]
   452f4:	mov	r3, #1
   452f8:	str	r3, [sp, #52]	; 0x34
   452fc:	mvn	r3, #0
   45300:	str	r3, [sp, #36]	; 0x24
   45304:	b	4526c <fputs@plt+0x340d4>
   45308:	str	r5, [sp]
   4530c:	mov	r3, sl
   45310:	mov	r2, r4
   45314:	ldr	r1, [pc, #1132]	; 45788 <fputs@plt+0x345f0>
   45318:	mov	r0, r7
   4531c:	bl	3f580 <fputs@plt+0x2e3e8>
   45320:	ldr	r3, [sp, #12]
   45324:	str	r3, [sp, #20]
   45328:	sub	r8, r8, #1
   4532c:	cmn	r8, #1
   45330:	beq	45538 <fputs@plt+0x343a0>
   45334:	ldr	r3, [r7, #16]
   45338:	cmp	r3, #0
   4533c:	beq	45538 <fputs@plt+0x343a0>
   45340:	str	r8, [r7, #36]	; 0x24
   45344:	ldrh	r4, [r9], #-2
   45348:	rev16	r4, r4
   4534c:	uxth	r4, r4
   45350:	cmp	sl, r4
   45354:	bhi	45308 <fputs@plt+0x34170>
   45358:	cmp	r4, r5
   4535c:	bhi	45308 <fputs@plt+0x34170>
   45360:	ldr	r3, [sp, #44]	; 0x2c
   45364:	add	r6, r3, r4
   45368:	ldr	r0, [sp, #116]	; 0x74
   4536c:	ldr	r3, [r0, #80]	; 0x50
   45370:	add	r2, sp, #88	; 0x58
   45374:	mov	r1, r6
   45378:	blx	r3
   4537c:	ldrh	r3, [sp, #106]	; 0x6a
   45380:	add	r3, r3, r4
   45384:	ldr	r2, [sp, #16]
   45388:	cmp	r2, r3
   4538c:	bcc	4549c <fputs@plt+0x34304>
   45390:	ldr	r3, [sp, #116]	; 0x74
   45394:	ldrb	r3, [r3, #2]
   45398:	cmp	r3, #0
   4539c:	beq	453d4 <fputs@plt+0x3423c>
   453a0:	ldr	r3, [sp, #52]	; 0x34
   453a4:	cmp	r3, #0
   453a8:	beq	454ac <fputs@plt+0x34314>
   453ac:	ldrd	r0, [sp, #160]	; 0xa0
   453b0:	ldrd	r2, [sp, #88]	; 0x58
   453b4:	cmp	r0, r2
   453b8:	sbcs	r3, r1, r3
   453bc:	movlt	r3, #1
   453c0:	movge	r3, #0
   453c4:	cmp	r3, #0
   453c8:	bne	454c8 <fputs@plt+0x34330>
   453cc:	ldrd	r2, [sp, #88]	; 0x58
   453d0:	strd	r2, [sp, #160]	; 0xa0
   453d4:	ldr	r3, [sp, #100]	; 0x64
   453d8:	ldrh	r0, [sp, #104]	; 0x68
   453dc:	cmp	r3, r0
   453e0:	bls	45434 <fputs@plt+0x3429c>
   453e4:	sub	r3, r3, #5
   453e8:	sub	r0, r3, r0
   453ec:	mov	r1, r5
   453f0:	ldr	r3, [sp, #16]
   453f4:	add	r0, r0, r3
   453f8:	bl	7db00 <fputs@plt+0x6c968>
   453fc:	str	r0, [sp, #84]	; 0x54
   45400:	ldrh	r3, [sp, #106]	; 0x6a
   45404:	add	r3, r6, r3
   45408:	ldr	r3, [r3, #-4]
   4540c:	rev	r3, r3
   45410:	str	r3, [sp, #76]	; 0x4c
   45414:	ldrb	r3, [fp, #17]
   45418:	cmp	r3, #0
   4541c:	bne	454dc <fputs@plt+0x34344>
   45420:	ldr	r3, [sp, #84]	; 0x54
   45424:	ldr	r2, [sp, #76]	; 0x4c
   45428:	mov	r1, #0
   4542c:	mov	r0, r7
   45430:	bl	44a60 <fputs@plt+0x338c8>
   45434:	ldr	r3, [sp, #116]	; 0x74
   45438:	ldrb	r3, [r3, #4]
   4543c:	cmp	r3, #0
   45440:	bne	4550c <fputs@plt+0x34374>
   45444:	ldr	r4, [r6]
   45448:	rev	r4, r4
   4544c:	ldrb	r3, [fp, #17]
   45450:	cmp	r3, #0
   45454:	bne	454f4 <fputs@plt+0x3435c>
   45458:	add	r2, sp, #156	; 0x9c
   4545c:	ldrd	r0, [r2, #4]!
   45460:	strd	r0, [sp]
   45464:	mov	r1, r4
   45468:	mov	r0, r7
   4546c:	bl	450bc <fputs@plt+0x33f24>
   45470:	mov	r4, r0
   45474:	ldr	r3, [sp, #36]	; 0x24
   45478:	cmp	r0, r3
   4547c:	beq	4552c <fputs@plt+0x34394>
   45480:	ldr	r1, [pc, #772]	; 4578c <fputs@plt+0x345f4>
   45484:	mov	r0, r7
   45488:	bl	3f580 <fputs@plt+0x2e3e8>
   4548c:	ldr	r3, [sp, #12]
   45490:	str	r3, [sp, #52]	; 0x34
   45494:	str	r4, [sp, #36]	; 0x24
   45498:	b	45328 <fputs@plt+0x34190>
   4549c:	ldr	r1, [pc, #748]	; 45790 <fputs@plt+0x345f8>
   454a0:	mov	r0, r7
   454a4:	bl	3f580 <fputs@plt+0x2e3e8>
   454a8:	b	45320 <fputs@plt+0x34188>
   454ac:	ldrd	r2, [sp, #160]	; 0xa0
   454b0:	ldrd	r0, [sp, #88]	; 0x58
   454b4:	cmp	r0, r2
   454b8:	sbcs	r3, r1, r3
   454bc:	movge	r3, #1
   454c0:	movlt	r3, #0
   454c4:	b	453c4 <fputs@plt+0x3422c>
   454c8:	ldrd	r2, [sp, #88]	; 0x58
   454cc:	ldr	r1, [pc, #704]	; 45794 <fputs@plt+0x345fc>
   454d0:	mov	r0, r7
   454d4:	bl	3f580 <fputs@plt+0x2e3e8>
   454d8:	b	453cc <fputs@plt+0x34234>
   454dc:	ldr	r3, [sp, #40]	; 0x28
   454e0:	mov	r2, #3
   454e4:	ldr	r1, [sp, #76]	; 0x4c
   454e8:	mov	r0, r7
   454ec:	bl	449b4 <fputs@plt+0x3381c>
   454f0:	b	45420 <fputs@plt+0x34288>
   454f4:	ldr	r3, [sp, #40]	; 0x28
   454f8:	mov	r2, #5
   454fc:	mov	r1, r4
   45500:	mov	r0, r7
   45504:	bl	449b4 <fputs@plt+0x3381c>
   45508:	b	45458 <fputs@plt+0x342c0>
   4550c:	ldrh	r1, [sp, #106]	; 0x6a
   45510:	sub	r1, r1, #1
   45514:	add	r1, r1, r4
   45518:	orr	r1, r1, r4, lsl #16
   4551c:	ldr	r0, [sp, #60]	; 0x3c
   45520:	bl	16f38 <fputs@plt+0x5da0>
   45524:	ldr	r4, [sp, #36]	; 0x24
   45528:	b	45494 <fputs@plt+0x342fc>
   4552c:	ldr	r3, [sp, #12]
   45530:	str	r3, [sp, #52]	; 0x34
   45534:	b	45494 <fputs@plt+0x342fc>
   45538:	ldr	r6, [sp, #60]	; 0x3c
   4553c:	ldr	fp, [sp, #72]	; 0x48
   45540:	ldrd	r2, [sp, #160]	; 0xa0
   45544:	ldr	r1, [sp, #8]
   45548:	strd	r2, [r1]
   4554c:	mov	r3, #0
   45550:	str	r3, [r7, #28]
   45554:	ldr	r3, [sp, #20]
   45558:	cmp	r3, #0
   4555c:	bne	455f0 <fputs@plt+0x34458>
   45560:	ldr	r3, [sp, #116]	; 0x74
   45564:	ldrb	r2, [sp, #48]	; 0x30
   45568:	strb	r2, [r3]
   4556c:	b	45160 <fputs@plt+0x33fc8>
   45570:	str	r9, [sp, #12]
   45574:	mov	r3, fp
   45578:	ldr	r1, [pc, #536]	; 45798 <fputs@plt+0x34600>
   4557c:	mov	r0, r7
   45580:	bl	3f580 <fputs@plt+0x2e3e8>
   45584:	ldr	r3, [r6]
   45588:	cmp	r3, #0
   4558c:	bne	45160 <fputs@plt+0x33fc8>
   45590:	b	45598 <fputs@plt+0x34400>
   45594:	str	r9, [sp, #12]
   45598:	ldr	r3, [sp, #16]
   4559c:	sub	r2, r3, #1
   455a0:	ldr	r3, [sp, #12]
   455a4:	add	r2, r2, r3
   455a8:	uxth	r4, r4
   455ac:	sub	r2, r2, r4
   455b0:	ldr	r3, [sp, #44]	; 0x2c
   455b4:	ldr	r1, [sp, #80]	; 0x50
   455b8:	add	r3, r3, r1
   455bc:	ldrb	r3, [r3, #7]
   455c0:	cmp	r2, r3
   455c4:	beq	45160 <fputs@plt+0x33fc8>
   455c8:	str	fp, [sp]
   455cc:	ldr	r1, [pc, #456]	; 4579c <fputs@plt+0x34604>
   455d0:	mov	r0, r7
   455d4:	bl	3f580 <fputs@plt+0x2e3e8>
   455d8:	b	45160 <fputs@plt+0x33fc8>
   455dc:	ldrd	r2, [sp, #160]	; 0xa0
   455e0:	ldr	r1, [sp, #8]
   455e4:	strd	r2, [r1]
   455e8:	mov	r3, #0
   455ec:	str	r3, [r7, #28]
   455f0:	ldr	r3, [r7, #16]
   455f4:	cmp	r3, #0
   455f8:	ble	45160 <fputs@plt+0x33fc8>
   455fc:	ldr	r3, [sp, #116]	; 0x74
   45600:	ldrb	r3, [r3, #4]
   45604:	cmp	r3, #0
   45608:	bne	45668 <fputs@plt+0x344d0>
   4560c:	ldr	r6, [r7, #68]	; 0x44
   45610:	str	r3, [r6]
   45614:	ldr	r3, [sp, #64]	; 0x40
   45618:	cmp	r3, #0
   4561c:	blt	45668 <fputs@plt+0x344d0>
   45620:	ldr	r5, [sp, #68]	; 0x44
   45624:	ldr	r9, [sp, #44]	; 0x2c
   45628:	mov	r8, r3
   4562c:	ldrh	r4, [r5], #-2
   45630:	rev16	r4, r4
   45634:	uxth	r4, r4
   45638:	ldr	r0, [sp, #116]	; 0x74
   4563c:	ldr	r3, [r0, #76]	; 0x4c
   45640:	add	r1, r9, r4
   45644:	blx	r3
   45648:	add	r1, r0, r4
   4564c:	sub	r1, r1, #1
   45650:	orr	r1, r1, r4, lsl #16
   45654:	mov	r0, r6
   45658:	bl	16f38 <fputs@plt+0x5da0>
   4565c:	sub	r8, r8, #1
   45660:	cmn	r8, #1
   45664:	bne	4562c <fputs@plt+0x34494>
   45668:	ldr	r8, [sp, #44]	; 0x2c
   4566c:	ldr	r2, [sp, #80]	; 0x50
   45670:	add	r2, r8, r2
   45674:	ldrb	r3, [r2, #1]
   45678:	ldrb	r4, [r2, #2]
   4567c:	orrs	r4, r4, r3, lsl #8
   45680:	beq	456b8 <fputs@plt+0x34520>
   45684:	add	r5, r8, r4
   45688:	ldrb	r3, [r5, #2]
   4568c:	ldrb	r1, [r5, #3]
   45690:	orr	r1, r1, r3, lsl #8
   45694:	add	r1, r1, r4
   45698:	sub	r1, r1, #1
   4569c:	orr	r1, r1, r4, lsl #16
   456a0:	mov	r0, r6
   456a4:	bl	16f38 <fputs@plt+0x5da0>
   456a8:	ldrb	r3, [r8, r4]
   456ac:	ldrb	r4, [r5, #1]
   456b0:	orrs	r4, r4, r3, lsl #8
   456b4:	bne	45684 <fputs@plt+0x344ec>
   456b8:	ldr	r3, [sp, #56]	; 0x38
   456bc:	sub	r4, r3, #1
   456c0:	mvn	lr, #0
   456c4:	mov	r5, #1
   456c8:	mov	r8, #2
   456cc:	ldr	r9, [sp, #12]
   456d0:	b	456f4 <fputs@plt+0x3455c>
   456d4:	uxth	r3, r4
   456d8:	lsr	r2, ip, #16
   456dc:	cmp	r3, r2
   456e0:	bcs	45570 <fputs@plt+0x343d8>
   456e4:	sub	r2, r2, #1
   456e8:	add	r9, r2, r9
   456ec:	sub	r9, r9, r3
   456f0:	mov	r4, ip
   456f4:	ldr	r3, [r6]
   456f8:	cmp	r3, #0
   456fc:	beq	45594 <fputs@plt+0x343fc>
   45700:	ldr	ip, [r6, #4]
   45704:	ldr	r2, [r6, r3, lsl #2]
   45708:	str	r2, [r6, #4]
   4570c:	str	lr, [r6, r3, lsl #2]
   45710:	ldr	r3, [r6]
   45714:	sub	r3, r3, #1
   45718:	str	r3, [r6]
   4571c:	cmp	r3, #1
   45720:	bls	456d4 <fputs@plt+0x3453c>
   45724:	mov	r0, r5
   45728:	mov	r1, r8
   4572c:	add	r2, r6, r1, lsl #2
   45730:	ldr	r3, [r6, r1, lsl #2]
   45734:	ldr	r2, [r2, #4]
   45738:	cmp	r3, r2
   4573c:	movls	r3, r1
   45740:	addhi	r3, r1, #1
   45744:	ldr	r2, [r6, r0, lsl #2]
   45748:	ldr	r1, [r6, r3, lsl #2]
   4574c:	cmp	r2, r1
   45750:	bcc	456d4 <fputs@plt+0x3453c>
   45754:	str	r1, [r6, r0, lsl #2]
   45758:	str	r2, [r6, r3, lsl #2]
   4575c:	lsl	r1, r3, #1
   45760:	mov	r0, r3
   45764:	ldr	r3, [r6]
   45768:	cmp	r1, r3
   4576c:	bls	4572c <fputs@plt+0x34594>
   45770:	b	456d4 <fputs@plt+0x3453c>
   45774:			; <UNDEFINED> instruction: 0x00085fb8
   45778:	andeq	r5, r8, r4, asr #31
   4577c:	andeq	r6, r8, r4, lsl r0
   45780:	andeq	r5, r8, ip, ror #31
   45784:	andeq	r6, r8, r0, lsr r0
   45788:	andeq	r6, r8, ip, asr #32
   4578c:	muleq	r8, ip, r0
   45790:	andeq	r6, r8, ip, rrx
   45794:	andeq	r6, r8, r4, lsl #1
   45798:	strheq	r6, [r8], -r8
   4579c:	andeq	r6, r8, r0, ror #1
   457a0:	push	{r4, lr}
   457a4:	mov	r3, #0
   457a8:	strh	r3, [r0, #34]	; 0x22
   457ac:	ldrb	r3, [r0, #64]	; 0x40
   457b0:	bic	r3, r3, #6
   457b4:	strb	r3, [r0, #64]	; 0x40
   457b8:	ldrsb	r3, [r0, #68]	; 0x44
   457bc:	sub	r2, r3, #1
   457c0:	strb	r2, [r0, #68]	; 0x44
   457c4:	add	r3, r3, #30
   457c8:	ldr	r3, [r0, r3, lsl #2]
   457cc:	ldr	r0, [r3, #72]	; 0x48
   457d0:	bl	445b8 <fputs@plt+0x33420>
   457d4:	pop	{r4, pc}
   457d8:	push	{r4, lr}
   457dc:	sub	sp, sp, #8
   457e0:	mov	r4, r0
   457e4:	ldrb	r3, [r0, #66]	; 0x42
   457e8:	cmp	r3, #2
   457ec:	bls	4580c <fputs@plt+0x34674>
   457f0:	cmp	r3, #4
   457f4:	beq	45878 <fputs@plt+0x346e0>
   457f8:	ldr	r0, [r0, #48]	; 0x30
   457fc:	bl	1fb70 <fputs@plt+0xe9d8>
   45800:	mov	r3, #0
   45804:	str	r3, [r4, #48]	; 0x30
   45808:	strb	r3, [r4, #66]	; 0x42
   4580c:	ldrsb	r3, [r4, #68]	; 0x44
   45810:	cmp	r3, #0
   45814:	blt	45880 <fputs@plt+0x346e8>
   45818:	beq	45840 <fputs@plt+0x346a8>
   4581c:	sub	r2, r3, #1
   45820:	strb	r2, [r4, #68]	; 0x44
   45824:	add	r3, r3, #30
   45828:	ldr	r3, [r4, r3, lsl #2]
   4582c:	ldr	r0, [r3, #72]	; 0x48
   45830:	bl	445b8 <fputs@plt+0x33420>
   45834:	ldrsb	r3, [r4, #68]	; 0x44
   45838:	cmp	r3, #0
   4583c:	bne	4581c <fputs@plt+0x34684>
   45840:	ldr	r2, [r4, #120]	; 0x78
   45844:	ldrb	r3, [r2]
   45848:	cmp	r3, #0
   4584c:	beq	45868 <fputs@plt+0x346d0>
   45850:	ldr	r3, [r4, #72]	; 0x48
   45854:	clz	r3, r3
   45858:	lsr	r3, r3, #5
   4585c:	ldrb	r1, [r2, #2]
   45860:	cmp	r3, r1
   45864:	beq	458d8 <fputs@plt+0x34740>
   45868:	ldr	r0, [pc, #240]	; 45960 <fputs@plt+0x347c8>
   4586c:	bl	33174 <fputs@plt+0x21fdc>
   45870:	add	sp, sp, #8
   45874:	pop	{r4, pc}
   45878:	ldr	r0, [r0, #60]	; 0x3c
   4587c:	b	45870 <fputs@plt+0x346d8>
   45880:	ldr	r1, [r4, #52]	; 0x34
   45884:	cmp	r1, #0
   45888:	moveq	r0, #0
   4588c:	strbeq	r0, [r4, #66]	; 0x42
   45890:	beq	45870 <fputs@plt+0x346d8>
   45894:	ldr	r3, [r4]
   45898:	ldr	r0, [r3, #4]
   4589c:	ldrb	r3, [r4, #65]	; 0x41
   458a0:	str	r3, [sp]
   458a4:	mov	r3, #0
   458a8:	add	r2, r4, #120	; 0x78
   458ac:	bl	44e64 <fputs@plt+0x33ccc>
   458b0:	cmp	r0, #0
   458b4:	movne	r3, #0
   458b8:	strbne	r3, [r4, #66]	; 0x42
   458bc:	bne	45870 <fputs@plt+0x346d8>
   458c0:	mov	r3, #0
   458c4:	strb	r3, [r4, #68]	; 0x44
   458c8:	ldr	r3, [r4, #120]	; 0x78
   458cc:	ldrb	r3, [r3, #2]
   458d0:	strb	r3, [r4, #69]	; 0x45
   458d4:	b	45840 <fputs@plt+0x346a8>
   458d8:	mov	r3, #0
   458dc:	strh	r3, [r4, #80]	; 0x50
   458e0:	strh	r3, [r4, #34]	; 0x22
   458e4:	ldrb	r3, [r4, #64]	; 0x40
   458e8:	bic	r3, r3, #14
   458ec:	strb	r3, [r4, #64]	; 0x40
   458f0:	ldrh	r3, [r2, #18]
   458f4:	cmp	r3, #0
   458f8:	bne	45928 <fputs@plt+0x34790>
   458fc:	ldrb	r3, [r2, #4]
   45900:	cmp	r3, #0
   45904:	movne	r0, #0
   45908:	strbne	r0, [r4, #66]	; 0x42
   4590c:	bne	45870 <fputs@plt+0x346d8>
   45910:	ldr	r3, [r2, #84]	; 0x54
   45914:	cmp	r3, #1
   45918:	beq	45938 <fputs@plt+0x347a0>
   4591c:	ldr	r0, [pc, #64]	; 45964 <fputs@plt+0x347cc>
   45920:	bl	33174 <fputs@plt+0x21fdc>
   45924:	b	45870 <fputs@plt+0x346d8>
   45928:	mov	r3, #1
   4592c:	strb	r3, [r4, #66]	; 0x42
   45930:	mov	r0, #0
   45934:	b	45870 <fputs@plt+0x346d8>
   45938:	ldrb	r1, [r2, #5]
   4593c:	ldr	r3, [r2, #56]	; 0x38
   45940:	add	r3, r3, r1
   45944:	ldr	r1, [r3, #8]
   45948:	mov	r3, #1
   4594c:	strb	r3, [r4, #66]	; 0x42
   45950:	rev	r1, r1
   45954:	mov	r0, r4
   45958:	bl	44f58 <fputs@plt+0x33dc0>
   4595c:	b	45870 <fputs@plt+0x346d8>
   45960:	andeq	lr, r0, sl, lsl sp
   45964:	andeq	lr, r0, r5, lsr #26
   45968:	ldrb	r3, [r0, #66]	; 0x42
   4596c:	cmp	r3, #1
   45970:	beq	459a4 <fputs@plt+0x3480c>
   45974:	push	{r4, r5, r6, lr}
   45978:	mov	r5, r1
   4597c:	mov	r4, r0
   45980:	bl	457d8 <fputs@plt+0x34640>
   45984:	cmp	r0, #0
   45988:	popne	{r4, r5, r6, pc}
   4598c:	ldrb	r3, [r4, #66]	; 0x42
   45990:	cmp	r3, #0
   45994:	bne	459b8 <fputs@plt+0x34820>
   45998:	mov	r3, #1
   4599c:	str	r3, [r5]
   459a0:	pop	{r4, r5, r6, pc}
   459a4:	ldrb	r3, [r0, #64]	; 0x40
   459a8:	tst	r3, #8
   459ac:	beq	45974 <fputs@plt+0x347dc>
   459b0:	mov	r0, #0
   459b4:	bx	lr
   459b8:	mov	r3, #0
   459bc:	str	r3, [r5]
   459c0:	mov	r0, r4
   459c4:	bl	44fd0 <fputs@plt+0x33e38>
   459c8:	cmp	r0, #0
   459cc:	ldrb	r3, [r4, #64]	; 0x40
   459d0:	orreq	r3, r3, #8
   459d4:	bicne	r3, r3, #8
   459d8:	strb	r3, [r4, #64]	; 0x40
   459dc:	pop	{r4, r5, r6, pc}
   459e0:	ldrb	r3, [r0, #20]
   459e4:	cmp	r3, #0
   459e8:	bxne	lr
   459ec:	ldr	r3, [r0, #12]
   459f0:	cmp	r3, #0
   459f4:	bxeq	lr
   459f8:	push	{r4, lr}
   459fc:	mov	r2, #0
   45a00:	str	r2, [r0, #12]
   45a04:	ldr	r0, [r3, #72]	; 0x48
   45a08:	bl	445b8 <fputs@plt+0x33420>
   45a0c:	pop	{r4, pc}
   45a10:	push	{r4, r5, r6, r7, r8, lr}
   45a14:	mov	r4, r0
   45a18:	ldr	r6, [r0, #4]
   45a1c:	ldr	r2, [r0]
   45a20:	mov	r3, #0
   45a24:	strb	r3, [r6, #19]
   45a28:	ldrb	r3, [r0, #8]
   45a2c:	cmp	r3, #0
   45a30:	beq	45b08 <fputs@plt+0x34970>
   45a34:	ldr	r3, [r2, #156]	; 0x9c
   45a38:	cmp	r3, #1
   45a3c:	bgt	45a80 <fputs@plt+0x348e8>
   45a40:	ldr	r7, [r0, #4]
   45a44:	add	r5, r7, #72	; 0x48
   45a48:	ldr	r0, [r5]
   45a4c:	cmp	r0, #0
   45a50:	beq	45ad4 <fputs@plt+0x3493c>
   45a54:	ldr	r3, [r0]
   45a58:	cmp	r4, r3
   45a5c:	addne	r5, r0, #12
   45a60:	bne	45a48 <fputs@plt+0x348b0>
   45a64:	ldr	r3, [r0, #12]
   45a68:	str	r3, [r5]
   45a6c:	ldr	r3, [r0, #4]
   45a70:	cmp	r3, #1
   45a74:	beq	45a48 <fputs@plt+0x348b0>
   45a78:	bl	1fb70 <fputs@plt+0xe9d8>
   45a7c:	b	45a48 <fputs@plt+0x348b0>
   45a80:	ldr	r3, [r0, #4]
   45a84:	ldr	r2, [r3, #76]	; 0x4c
   45a88:	cmp	r0, r2
   45a8c:	beq	45a9c <fputs@plt+0x34904>
   45a90:	mov	r3, #1
   45a94:	strb	r3, [r4, #8]
   45a98:	pop	{r4, r5, r6, r7, r8, pc}
   45a9c:	mov	r2, #0
   45aa0:	str	r2, [r3, #76]	; 0x4c
   45aa4:	ldrh	r2, [r3, #22]
   45aa8:	bic	r2, r2, #96	; 0x60
   45aac:	strh	r2, [r3, #22]
   45ab0:	ldr	r3, [r3, #72]	; 0x48
   45ab4:	cmp	r3, #0
   45ab8:	beq	45a90 <fputs@plt+0x348f8>
   45abc:	mov	r2, #1
   45ac0:	strb	r2, [r3, #8]
   45ac4:	ldr	r3, [r3, #12]
   45ac8:	cmp	r3, #0
   45acc:	bne	45ac0 <fputs@plt+0x34928>
   45ad0:	b	45a90 <fputs@plt+0x348f8>
   45ad4:	ldr	r3, [r7, #76]	; 0x4c
   45ad8:	cmp	r4, r3
   45adc:	beq	45b1c <fputs@plt+0x34984>
   45ae0:	ldr	r3, [r7, #40]	; 0x28
   45ae4:	cmp	r3, #2
   45ae8:	ldrheq	r3, [r7, #22]
   45aec:	biceq	r3, r3, #64	; 0x40
   45af0:	strheq	r3, [r7, #22]
   45af4:	ldr	r3, [r6, #40]	; 0x28
   45af8:	sub	r3, r3, #1
   45afc:	str	r3, [r6, #40]	; 0x28
   45b00:	cmp	r3, #0
   45b04:	strbeq	r3, [r6, #20]
   45b08:	mov	r3, #0
   45b0c:	strb	r3, [r4, #8]
   45b10:	mov	r0, r6
   45b14:	bl	459e0 <fputs@plt+0x34848>
   45b18:	pop	{r4, r5, r6, r7, r8, pc}
   45b1c:	mov	r3, #0
   45b20:	str	r3, [r7, #76]	; 0x4c
   45b24:	ldrh	r3, [r7, #22]
   45b28:	bic	r3, r3, #96	; 0x60
   45b2c:	strh	r3, [r7, #22]
   45b30:	b	45af4 <fputs@plt+0x3495c>
   45b34:	ldrb	r3, [r0, #8]
   45b38:	cmp	r3, #0
   45b3c:	bne	45b48 <fputs@plt+0x349b0>
   45b40:	mov	r0, #0
   45b44:	bx	lr
   45b48:	push	{r4, r5, r6, r7, r8, lr}
   45b4c:	mov	r5, r1
   45b50:	mov	r4, r0
   45b54:	ldr	r3, [r0, #4]
   45b58:	ldr	r2, [r0]
   45b5c:	str	r2, [r3, #4]
   45b60:	ldrb	r3, [r0, #8]
   45b64:	cmp	r3, #2
   45b68:	beq	45b7c <fputs@plt+0x349e4>
   45b6c:	mov	r0, r4
   45b70:	bl	45a10 <fputs@plt+0x34878>
   45b74:	mov	r0, #0
   45b78:	pop	{r4, r5, r6, r7, r8, pc}
   45b7c:	ldr	r7, [r0, #4]
   45b80:	ldr	r6, [r7]
   45b84:	ldr	r0, [r6, #44]	; 0x2c
   45b88:	cmp	r0, #0
   45b8c:	bne	45bc4 <fputs@plt+0x34a2c>
   45b90:	ldrb	r3, [r6, #17]
   45b94:	cmp	r3, #2
   45b98:	beq	45c04 <fputs@plt+0x34a6c>
   45b9c:	ldr	r3, [r6, #108]	; 0x6c
   45ba0:	add	r3, r3, #1
   45ba4:	str	r3, [r6, #108]	; 0x6c
   45ba8:	mov	r2, #1
   45bac:	ldrb	r1, [r6, #20]
   45bb0:	mov	r0, r6
   45bb4:	bl	22798 <fputs@plt+0x11600>
   45bb8:	mov	r1, r0
   45bbc:	mov	r0, r6
   45bc0:	bl	1620c <fputs@plt+0x5074>
   45bc4:	adds	r3, r0, #0
   45bc8:	movne	r3, #1
   45bcc:	cmp	r5, #0
   45bd0:	movne	r3, #0
   45bd4:	cmp	r3, #0
   45bd8:	popne	{r4, r5, r6, r7, r8, pc}
   45bdc:	ldr	r3, [r4, #20]
   45be0:	sub	r3, r3, #1
   45be4:	str	r3, [r4, #20]
   45be8:	mov	r3, #1
   45bec:	strb	r3, [r7, #20]
   45bf0:	ldr	r0, [r7, #60]	; 0x3c
   45bf4:	bl	21cf8 <fputs@plt+0x10b60>
   45bf8:	mov	r3, #0
   45bfc:	str	r3, [r7, #60]	; 0x3c
   45c00:	b	45b6c <fputs@plt+0x349d4>
   45c04:	ldrb	r3, [r6, #4]
   45c08:	cmp	r3, #0
   45c0c:	beq	45b9c <fputs@plt+0x34a04>
   45c10:	ldrb	r3, [r6, #5]
   45c14:	cmp	r3, #1
   45c18:	strbeq	r3, [r6, #17]
   45c1c:	bne	45b9c <fputs@plt+0x34a04>
   45c20:	b	45bdc <fputs@plt+0x34a44>
   45c24:	ldr	r3, [r0]
   45c28:	cmp	r3, #0
   45c2c:	beq	45cdc <fputs@plt+0x34b44>
   45c30:	push	{r4, r5, r6, r7, r8, lr}
   45c34:	mov	r5, r0
   45c38:	ldr	r7, [r0, #4]
   45c3c:	ldr	r2, [r3, #4]
   45c40:	ldr	r3, [r3]
   45c44:	str	r3, [r2, #4]
   45c48:	ldr	r0, [r0, #48]	; 0x30
   45c4c:	bl	1fb70 <fputs@plt+0xe9d8>
   45c50:	mov	r3, #0
   45c54:	str	r3, [r5, #48]	; 0x30
   45c58:	strb	r3, [r5, #66]	; 0x42
   45c5c:	ldr	r2, [r7, #8]
   45c60:	cmp	r5, r2
   45c64:	beq	45c84 <fputs@plt+0x34aec>
   45c68:	ldr	r3, [r2, #8]
   45c6c:	cmp	r5, r3
   45c70:	beq	45c90 <fputs@plt+0x34af8>
   45c74:	mov	r2, r3
   45c78:	cmp	r3, #0
   45c7c:	bne	45c68 <fputs@plt+0x34ad0>
   45c80:	b	45c98 <fputs@plt+0x34b00>
   45c84:	ldr	r3, [r5, #8]
   45c88:	str	r3, [r7, #8]
   45c8c:	b	45c98 <fputs@plt+0x34b00>
   45c90:	ldr	r3, [r5, #8]
   45c94:	str	r3, [r2, #8]
   45c98:	ldrsb	r3, [r5, #68]	; 0x44
   45c9c:	cmp	r3, #0
   45ca0:	addge	r6, r5, #116	; 0x74
   45ca4:	movge	r4, #0
   45ca8:	blt	45cc4 <fputs@plt+0x34b2c>
   45cac:	ldr	r0, [r6, #4]!
   45cb0:	bl	44c90 <fputs@plt+0x33af8>
   45cb4:	add	r4, r4, #1
   45cb8:	ldrsb	r3, [r5, #68]	; 0x44
   45cbc:	cmp	r3, r4
   45cc0:	bge	45cac <fputs@plt+0x34b14>
   45cc4:	mov	r0, r7
   45cc8:	bl	459e0 <fputs@plt+0x34848>
   45ccc:	ldr	r0, [r5, #12]
   45cd0:	bl	1fb70 <fputs@plt+0xe9d8>
   45cd4:	mov	r0, #0
   45cd8:	pop	{r4, r5, r6, r7, r8, pc}
   45cdc:	mov	r0, #0
   45ce0:	bx	lr
   45ce4:	push	{r4, r5, r6, r7, r8, lr}
   45ce8:	ldr	r3, [r0, #44]	; 0x2c
   45cec:	cmp	r3, #0
   45cf0:	movne	r6, #0
   45cf4:	beq	45d00 <fputs@plt+0x34b68>
   45cf8:	mov	r0, r6
   45cfc:	pop	{r4, r5, r6, r7, r8, pc}
   45d00:	mov	r5, r0
   45d04:	ldr	r7, [r0, #12]
   45d08:	ldr	r4, [r7, #56]	; 0x38
   45d0c:	ldr	r0, [r7, #72]	; 0x48
   45d10:	bl	41ba0 <fputs@plt+0x30a08>
   45d14:	subs	r6, r0, #0
   45d18:	bne	45cf8 <fputs@plt+0x34b60>
   45d1c:	ldr	ip, [pc, #160]	; 45dc4 <fputs@plt+0x34c2c>
   45d20:	ldm	ip!, {r0, r1, r2, r3}
   45d24:	str	r0, [r4]
   45d28:	str	r1, [r4, #4]
   45d2c:	str	r2, [r4, #8]
   45d30:	str	r3, [r4, #12]
   45d34:	ldr	r3, [r5, #32]
   45d38:	lsr	r3, r3, #8
   45d3c:	strb	r3, [r4, #16]
   45d40:	ldrh	r3, [r5, #34]	; 0x22
   45d44:	strb	r3, [r4, #17]
   45d48:	mov	r8, #1
   45d4c:	strb	r8, [r4, #18]
   45d50:	strb	r8, [r4, #19]
   45d54:	ldr	r3, [r5, #32]
   45d58:	ldr	r2, [r5, #36]	; 0x24
   45d5c:	sub	r3, r3, r2
   45d60:	strb	r3, [r4, #20]
   45d64:	mov	r3, #64	; 0x40
   45d68:	strb	r3, [r4, #21]
   45d6c:	mov	r3, #32
   45d70:	strb	r3, [r4, #22]
   45d74:	strb	r3, [r4, #23]
   45d78:	mov	r2, #76	; 0x4c
   45d7c:	mov	r1, #0
   45d80:	add	r0, r4, #24
   45d84:	bl	10f64 <memset@plt>
   45d88:	mov	r1, #13
   45d8c:	mov	r0, r7
   45d90:	bl	33288 <fputs@plt+0x220f0>
   45d94:	ldrh	r3, [r5, #22]
   45d98:	orr	r3, r3, #2
   45d9c:	strh	r3, [r5, #22]
   45da0:	ldrb	r3, [r5, #17]
   45da4:	rev	r3, r3
   45da8:	str	r3, [r4, #52]	; 0x34
   45dac:	ldrb	r3, [r5, #18]
   45db0:	rev	r3, r3
   45db4:	str	r3, [r4, #64]	; 0x40
   45db8:	str	r8, [r5, #44]	; 0x2c
   45dbc:	strb	r8, [r4, #31]
   45dc0:	b	45cf8 <fputs@plt+0x34b60>
   45dc4:	andeq	r6, r8, r4, lsl r1
   45dc8:	cmp	r0, #0
   45dcc:	beq	45e44 <fputs@plt+0x34cac>
   45dd0:	ldrb	r3, [r0, #8]
   45dd4:	cmp	r3, #2
   45dd8:	beq	45de4 <fputs@plt+0x34c4c>
   45ddc:	mov	r0, #0
   45de0:	bx	lr
   45de4:	push	{r4, r5, r6, lr}
   45de8:	mov	r4, r2
   45dec:	ldr	r5, [r0, #4]
   45df0:	ldr	r3, [r0]
   45df4:	str	r3, [r5, #4]
   45df8:	ldr	r0, [r5]
   45dfc:	bl	4398c <fputs@plt+0x327f4>
   45e00:	cmp	r0, #0
   45e04:	popne	{r4, r5, r6, pc}
   45e08:	cmp	r4, #0
   45e0c:	blt	45e30 <fputs@plt+0x34c98>
   45e10:	mov	r0, r5
   45e14:	bl	45ce4 <fputs@plt+0x34b4c>
   45e18:	ldr	r3, [r5, #12]
   45e1c:	ldr	r3, [r3, #56]	; 0x38
   45e20:	ldr	r3, [r3, #28]
   45e24:	rev	r3, r3
   45e28:	str	r3, [r5, #44]	; 0x2c
   45e2c:	pop	{r4, r5, r6, pc}
   45e30:	ldrh	r3, [r5, #22]
   45e34:	tst	r3, #8
   45e38:	movne	r3, #0
   45e3c:	strne	r3, [r5, #44]	; 0x2c
   45e40:	b	45e10 <fputs@plt+0x34c78>
   45e44:	mov	r0, #0
   45e48:	bx	lr
   45e4c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e50:	ldr	r6, [r0]
   45e54:	ldr	r5, [r6, #436]	; 0x1b4
   45e58:	cmp	r5, #0
   45e5c:	beq	45f1c <fputs@plt+0x34d84>
   45e60:	ldr	sl, [r0, #104]	; 0x68
   45e64:	cmp	sl, #0
   45e68:	moveq	r5, sl
   45e6c:	beq	45f1c <fputs@plt+0x34d84>
   45e70:	mov	r8, r1
   45e74:	mov	r9, r0
   45e78:	sub	sl, sl, #1
   45e7c:	ldr	r3, [r6, #20]
   45e80:	cmp	r3, #0
   45e84:	ble	45f54 <fputs@plt+0x34dbc>
   45e88:	mov	r4, #0
   45e8c:	mov	r5, r4
   45e90:	mov	fp, #1
   45e94:	b	45ec8 <fputs@plt+0x34d30>
   45e98:	mov	r2, sl
   45e9c:	mov	r1, #2
   45ea0:	mov	r0, r7
   45ea4:	bl	45dc8 <fputs@plt+0x34c30>
   45ea8:	cmp	r0, #0
   45eac:	beq	45ee4 <fputs@plt+0x34d4c>
   45eb0:	cmp	r5, #0
   45eb4:	moveq	r5, r0
   45eb8:	add	r4, r4, #1
   45ebc:	ldr	r3, [r6, #20]
   45ec0:	cmp	r3, r4
   45ec4:	ble	45ef8 <fputs@plt+0x34d60>
   45ec8:	ldr	r3, [r6, #16]
   45ecc:	add	r3, r3, r4, lsl #4
   45ed0:	ldr	r7, [r3, #4]
   45ed4:	cmp	r7, #0
   45ed8:	beq	45eb8 <fputs@plt+0x34d20>
   45edc:	cmp	r8, #2
   45ee0:	beq	45e98 <fputs@plt+0x34d00>
   45ee4:	mov	r2, sl
   45ee8:	mov	r1, fp
   45eec:	mov	r0, r7
   45ef0:	bl	45dc8 <fputs@plt+0x34c30>
   45ef4:	b	45eb0 <fputs@plt+0x34d18>
   45ef8:	ldr	r3, [r6, #436]	; 0x1b4
   45efc:	sub	r3, r3, #1
   45f00:	str	r3, [r6, #436]	; 0x1b4
   45f04:	mov	r3, #0
   45f08:	str	r3, [r9, #104]	; 0x68
   45f0c:	cmp	r5, r3
   45f10:	beq	45f64 <fputs@plt+0x34dcc>
   45f14:	cmp	r8, #2
   45f18:	beq	45f3c <fputs@plt+0x34da4>
   45f1c:	mov	r0, r5
   45f20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45f24:	mov	r2, sl
   45f28:	mov	r1, #2
   45f2c:	mov	r0, r6
   45f30:	bl	19a28 <fputs@plt+0x8890>
   45f34:	subs	r5, r0, #0
   45f38:	beq	45f6c <fputs@plt+0x34dd4>
   45f3c:	ldrd	r2, [r9, #152]	; 0x98
   45f40:	add	r6, r6, #448	; 0x1c0
   45f44:	strd	r2, [r6, #-8]
   45f48:	ldrd	r2, [r9, #160]	; 0xa0
   45f4c:	strd	r2, [r6]
   45f50:	b	45f1c <fputs@plt+0x34d84>
   45f54:	sub	r5, r5, #1
   45f58:	str	r5, [r6, #436]	; 0x1b4
   45f5c:	mov	r3, #0
   45f60:	str	r3, [r0, #104]	; 0x68
   45f64:	cmp	r8, #2
   45f68:	beq	45f24 <fputs@plt+0x34d8c>
   45f6c:	mov	r2, sl
   45f70:	mov	r1, #1
   45f74:	mov	r0, r6
   45f78:	bl	19a28 <fputs@plt+0x8890>
   45f7c:	mov	r5, r0
   45f80:	b	45f14 <fputs@plt+0x34d7c>
   45f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45f88:	sub	sp, sp, #28
   45f8c:	mov	r4, r0
   45f90:	mov	r6, r1
   45f94:	ldr	r5, [r0, #4]
   45f98:	ldr	r3, [r0]
   45f9c:	str	r3, [r5, #4]
   45fa0:	ldrb	r3, [r0, #8]
   45fa4:	cmp	r3, #2
   45fa8:	beq	465b0 <fputs@plt+0x35418>
   45fac:	cmp	r1, #0
   45fb0:	cmpeq	r3, #1
   45fb4:	beq	465b0 <fputs@plt+0x35418>
   45fb8:	ldrh	r3, [r5, #22]
   45fbc:	adds	r8, r1, #0
   45fc0:	movne	r8, #1
   45fc4:	tst	r3, r8
   45fc8:	movne	r7, #8
   45fcc:	bne	46000 <fputs@plt+0x34e68>
   45fd0:	cmp	r1, #0
   45fd4:	beq	45fe4 <fputs@plt+0x34e4c>
   45fd8:	ldrb	r2, [r5, #20]
   45fdc:	cmp	r2, #2
   45fe0:	beq	45fec <fputs@plt+0x34e54>
   45fe4:	tst	r3, #64	; 0x40
   45fe8:	beq	4600c <fputs@plt+0x34e74>
   45fec:	ldr	r3, [r5, #76]	; 0x4c
   45ff0:	ldr	r3, [r3]
   45ff4:	cmp	r3, #0
   45ff8:	ldrne	r7, [pc, #1636]	; 46664 <fputs@plt+0x354cc>
   45ffc:	beq	4604c <fputs@plt+0x34eb4>
   46000:	mov	r0, r7
   46004:	add	sp, sp, #28
   46008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4600c:	cmp	r6, #1
   46010:	ble	4604c <fputs@plt+0x34eb4>
   46014:	ldr	r3, [r5, #72]	; 0x48
   46018:	cmp	r3, #0
   4601c:	beq	4604c <fputs@plt+0x34eb4>
   46020:	ldr	r2, [r3]
   46024:	cmp	r4, r2
   46028:	bne	46044 <fputs@plt+0x34eac>
   4602c:	ldr	r3, [r3, #12]
   46030:	cmp	r3, #0
   46034:	beq	4604c <fputs@plt+0x34eb4>
   46038:	ldr	r2, [r3]
   4603c:	cmp	r4, r2
   46040:	beq	4602c <fputs@plt+0x34e94>
   46044:	ldr	r3, [r2]
   46048:	b	45ff4 <fputs@plt+0x34e5c>
   4604c:	mov	r2, #1
   46050:	mov	r1, r2
   46054:	mov	r0, r4
   46058:	bl	168fc <fputs@plt+0x5764>
   4605c:	subs	r7, r0, #0
   46060:	bne	46000 <fputs@plt+0x34e68>
   46064:	ldrh	r3, [r5, #22]
   46068:	bic	r3, r3, #8
   4606c:	uxth	r3, r3
   46070:	strh	r3, [r5, #22]
   46074:	ldr	r2, [r5, #44]	; 0x2c
   46078:	cmp	r2, #0
   4607c:	orreq	r3, r3, #8
   46080:	strheq	r3, [r5, #22]
   46084:	b	46464 <fputs@plt+0x352cc>
   46088:	ldr	r0, [r5]
   4608c:	bl	43260 <fputs@plt+0x320c8>
   46090:	subs	r7, r0, #0
   46094:	bne	46470 <fputs@plt+0x352d8>
   46098:	mov	r3, #0
   4609c:	add	r2, sp, #16
   460a0:	mov	r1, #1
   460a4:	mov	r0, r5
   460a8:	bl	4456c <fputs@plt+0x333d4>
   460ac:	subs	r7, r0, #0
   460b0:	bne	46470 <fputs@plt+0x352d8>
   460b4:	ldr	r3, [sp, #16]
   460b8:	ldr	r9, [r3, #56]	; 0x38
   460bc:	ldr	r3, [r9, #28]
   460c0:	rev	fp, r3
   460c4:	ldr	r3, [r5]
   460c8:	ldr	r3, [r3, #28]
   460cc:	mov	sl, r3
   460d0:	str	r3, [sp, #8]
   460d4:	cmp	fp, #0
   460d8:	beq	461d0 <fputs@plt+0x35038>
   460dc:	mov	r2, #4
   460e0:	add	r1, r9, #92	; 0x5c
   460e4:	add	r0, r9, #24
   460e8:	bl	10ec8 <memcmp@plt>
   460ec:	cmp	r0, #0
   460f0:	movne	fp, sl
   460f4:	cmp	fp, #0
   460f8:	ble	46288 <fputs@plt+0x350f0>
   460fc:	mov	r2, #16
   46100:	ldr	r1, [pc, #1376]	; 46668 <fputs@plt+0x354d0>
   46104:	mov	r0, r9
   46108:	bl	10ec8 <memcmp@plt>
   4610c:	cmp	r0, #0
   46110:	bne	462f8 <fputs@plt+0x35160>
   46114:	ldrb	r3, [r9, #18]
   46118:	cmp	r3, #2
   4611c:	ldrhhi	r3, [r5, #22]
   46120:	orrhi	r3, r3, #1
   46124:	strhhi	r3, [r5, #22]
   46128:	ldrb	r3, [r9, #19]
   4612c:	cmp	r3, #2
   46130:	bhi	46300 <fputs@plt+0x35168>
   46134:	beq	461d8 <fputs@plt+0x35040>
   46138:	mov	r2, #3
   4613c:	ldr	r1, [pc, #1320]	; 4666c <fputs@plt+0x354d4>
   46140:	add	r0, r9, #21
   46144:	bl	10ec8 <memcmp@plt>
   46148:	cmp	r0, #0
   4614c:	bne	46320 <fputs@plt+0x35188>
   46150:	ldrb	r3, [r9, #16]
   46154:	ldrb	sl, [r9, #17]
   46158:	lsl	sl, sl, #16
   4615c:	orr	sl, sl, r3, lsl #8
   46160:	sub	r3, sl, #1
   46164:	tst	r3, sl
   46168:	bne	46328 <fputs@plt+0x35190>
   4616c:	sub	r3, sl, #256	; 0x100
   46170:	sub	r3, r3, #1
   46174:	ldr	r2, [pc, #1268]	; 46670 <fputs@plt+0x354d8>
   46178:	cmp	r3, r2
   4617c:	bhi	46330 <fputs@plt+0x35198>
   46180:	ldrb	r3, [r9, #20]
   46184:	str	r3, [sp, #12]
   46188:	sub	r1, sl, r3
   4618c:	str	r1, [sp, #4]
   46190:	ldr	r3, [r5, #32]
   46194:	cmp	sl, r3
   46198:	beq	46220 <fputs@plt+0x35088>
   4619c:	ldr	r0, [sp, #16]
   461a0:	bl	44c90 <fputs@plt+0x33af8>
   461a4:	ldr	r1, [sp, #4]
   461a8:	str	r1, [r5, #36]	; 0x24
   461ac:	str	sl, [r5, #32]
   461b0:	mov	r0, r5
   461b4:	bl	21f9c <fputs@plt+0x10e04>
   461b8:	ldr	r2, [sp, #12]
   461bc:	add	r1, r5, #32
   461c0:	ldr	r0, [r5]
   461c4:	bl	21fc8 <fputs@plt+0x10e30>
   461c8:	mov	r7, r0
   461cc:	b	46314 <fputs@plt+0x3517c>
   461d0:	ldr	fp, [sp, #8]
   461d4:	b	460f4 <fputs@plt+0x34f5c>
   461d8:	ldrh	r3, [r5, #22]
   461dc:	tst	r3, #16
   461e0:	bne	46138 <fputs@plt+0x34fa0>
   461e4:	add	r1, sp, #24
   461e8:	mov	r3, #0
   461ec:	str	r3, [r1, #-4]!
   461f0:	ldr	r0, [r5]
   461f4:	bl	25160 <fputs@plt+0x13fc8>
   461f8:	cmp	r0, #0
   461fc:	bne	46218 <fputs@plt+0x35080>
   46200:	ldr	r3, [sp, #20]
   46204:	cmp	r3, #0
   46208:	bne	46138 <fputs@plt+0x34fa0>
   4620c:	ldr	r0, [sp, #16]
   46210:	bl	44c90 <fputs@plt+0x33af8>
   46214:	b	46464 <fputs@plt+0x352cc>
   46218:	mov	r7, r0
   4621c:	b	46304 <fputs@plt+0x3516c>
   46220:	ldr	r3, [r5, #4]
   46224:	ldrh	r3, [r3, #26]
   46228:	eor	r3, r3, #1
   4622c:	ldr	r2, [sp, #8]
   46230:	cmp	fp, r2
   46234:	movle	r3, #0
   46238:	andgt	r3, r3, #1
   4623c:	cmp	r3, #0
   46240:	beq	46254 <fputs@plt+0x350bc>
   46244:	ldr	r0, [pc, #1064]	; 46674 <fputs@plt+0x354dc>
   46248:	bl	33174 <fputs@plt+0x21fdc>
   4624c:	mov	r7, r0
   46250:	b	46304 <fputs@plt+0x3516c>
   46254:	ldr	r3, [sp, #4]
   46258:	ldr	r2, [pc, #1048]	; 46678 <fputs@plt+0x354e0>
   4625c:	cmp	r3, r2
   46260:	bls	46338 <fputs@plt+0x351a0>
   46264:	str	r3, [r5, #36]	; 0x24
   46268:	ldr	r3, [r9, #52]	; 0x34
   4626c:	adds	r3, r3, #0
   46270:	movne	r3, #1
   46274:	strb	r3, [r5, #17]
   46278:	ldr	r3, [r9, #64]	; 0x40
   4627c:	adds	r3, r3, #0
   46280:	movne	r3, #1
   46284:	strb	r3, [r5, #18]
   46288:	ldr	sl, [r5, #36]	; 0x24
   4628c:	add	r0, sl, #67108864	; 0x4000000
   46290:	sub	r0, r0, #12
   46294:	mov	r1, #255	; 0xff
   46298:	lsl	r0, r0, #6
   4629c:	bl	7db00 <fputs@plt+0x6c968>
   462a0:	sub	r0, r0, #23
   462a4:	uxth	r9, r0
   462a8:	strh	r9, [r5, #24]
   462ac:	add	r0, sl, #134217728	; 0x8000000
   462b0:	sub	r0, r0, #12
   462b4:	mov	r1, #255	; 0xff
   462b8:	lsl	r0, r0, #5
   462bc:	bl	7db00 <fputs@plt+0x6c968>
   462c0:	sub	r3, r0, #23
   462c4:	uxth	r3, r3
   462c8:	strh	r3, [r5, #26]
   462cc:	sub	sl, sl, #35	; 0x23
   462d0:	strh	sl, [r5, #28]
   462d4:	strh	r3, [r5, #30]
   462d8:	cmp	r9, #127	; 0x7f
   462dc:	movhi	r3, #127	; 0x7f
   462e0:	strbhi	r3, [r5, #21]
   462e4:	strbls	r9, [r5, #21]
   462e8:	ldr	r3, [sp, #16]
   462ec:	str	r3, [r5, #12]
   462f0:	str	fp, [r5, #44]	; 0x2c
   462f4:	b	46464 <fputs@plt+0x352cc>
   462f8:	mov	r7, #26
   462fc:	b	46304 <fputs@plt+0x3516c>
   46300:	mov	r7, #26
   46304:	ldr	r0, [sp, #16]
   46308:	bl	44c90 <fputs@plt+0x33af8>
   4630c:	mov	r3, #0
   46310:	str	r3, [r5, #12]
   46314:	cmp	r7, #0
   46318:	beq	46464 <fputs@plt+0x352cc>
   4631c:	b	46434 <fputs@plt+0x3529c>
   46320:	mov	r7, #26
   46324:	b	46304 <fputs@plt+0x3516c>
   46328:	mov	r7, #26
   4632c:	b	46304 <fputs@plt+0x3516c>
   46330:	mov	r7, #26
   46334:	b	46304 <fputs@plt+0x3516c>
   46338:	mov	r7, #26
   4633c:	b	46304 <fputs@plt+0x3516c>
   46340:	ldr	r9, [r5]
   46344:	ldr	r7, [r9, #44]	; 0x2c
   46348:	cmp	r7, #0
   4634c:	bne	46434 <fputs@plt+0x3529c>
   46350:	ldr	r3, [r4]
   46354:	ldrb	r3, [r3, #68]	; 0x44
   46358:	cmp	r3, #2
   4635c:	movne	r3, #0
   46360:	moveq	r3, #1
   46364:	strb	r3, [r9, #22]
   46368:	ldrb	r3, [r9, #17]
   4636c:	cmp	r3, #1
   46370:	beq	463fc <fputs@plt+0x35264>
   46374:	mov	r0, r5
   46378:	bl	45ce4 <fputs@plt+0x34b4c>
   4637c:	mov	r7, r0
   46380:	cmp	r7, #0
   46384:	bne	46434 <fputs@plt+0x3529c>
   46388:	ldrb	r3, [r4, #8]
   4638c:	cmp	r3, #0
   46390:	bne	463c4 <fputs@plt+0x3522c>
   46394:	ldr	r3, [r5, #40]	; 0x28
   46398:	add	r3, r3, #1
   4639c:	str	r3, [r5, #40]	; 0x28
   463a0:	ldrb	r3, [r4, #9]
   463a4:	cmp	r3, #0
   463a8:	beq	463c4 <fputs@plt+0x3522c>
   463ac:	mov	r3, #1
   463b0:	strb	r3, [r4, #40]	; 0x28
   463b4:	ldr	r3, [r5, #72]	; 0x48
   463b8:	str	r3, [r4, #44]	; 0x2c
   463bc:	add	r3, r4, #32
   463c0:	str	r3, [r5, #72]	; 0x48
   463c4:	cmp	r6, #0
   463c8:	bne	465f4 <fputs@plt+0x3545c>
   463cc:	mov	r3, #1
   463d0:	strb	r3, [r4, #8]
   463d4:	ldrb	r3, [r5, #20]
   463d8:	cmp	r3, #0
   463dc:	movne	r7, r6
   463e0:	bne	46000 <fputs@plt+0x34e68>
   463e4:	mov	r3, #1
   463e8:	strb	r3, [r5, #20]
   463ec:	cmp	r6, #0
   463f0:	moveq	r7, r6
   463f4:	beq	46000 <fputs@plt+0x34e68>
   463f8:	b	46608 <fputs@plt+0x35470>
   463fc:	ldr	r3, [r9, #216]	; 0xd8
   46400:	cmp	r3, #0
   46404:	beq	46538 <fputs@plt+0x353a0>
   46408:	ldrb	r2, [r9, #4]
   4640c:	cmp	r2, #0
   46410:	beq	46420 <fputs@plt+0x35288>
   46414:	ldrb	r3, [r3, #43]	; 0x2b
   46418:	cmp	r3, #0
   4641c:	beq	464a8 <fputs@plt+0x35310>
   46420:	ldr	sl, [r9, #216]	; 0xd8
   46424:	ldrb	r3, [sl, #46]	; 0x2e
   46428:	cmp	r3, #0
   4642c:	movne	r7, #8
   46430:	beq	464dc <fputs@plt+0x35344>
   46434:	mov	r0, r5
   46438:	bl	459e0 <fputs@plt+0x34848>
   4643c:	uxtb	r3, r7
   46440:	cmp	r3, #5
   46444:	bne	4649c <fputs@plt+0x35304>
   46448:	ldrb	r3, [r5, #20]
   4644c:	cmp	r3, #0
   46450:	bne	4649c <fputs@plt+0x35304>
   46454:	mov	r0, r5
   46458:	bl	1b30c <fputs@plt+0xa174>
   4645c:	cmp	r0, #0
   46460:	beq	4649c <fputs@plt+0x35304>
   46464:	ldr	r3, [r5, #12]
   46468:	cmp	r3, #0
   4646c:	beq	46088 <fputs@plt+0x34ef0>
   46470:	cmp	r7, #0
   46474:	movne	r3, #0
   46478:	andeq	r3, r8, #1
   4647c:	cmp	r3, #0
   46480:	beq	46380 <fputs@plt+0x351e8>
   46484:	ldrh	r3, [r5, #22]
   46488:	tst	r3, #1
   4648c:	beq	46340 <fputs@plt+0x351a8>
   46490:	mov	r0, r5
   46494:	bl	459e0 <fputs@plt+0x34848>
   46498:	mov	r7, #8
   4649c:	cmp	r7, #0
   464a0:	bne	46000 <fputs@plt+0x34e68>
   464a4:	b	46388 <fputs@plt+0x351f0>
   464a8:	mov	r1, #4
   464ac:	mov	r0, r9
   464b0:	bl	16138 <fputs@plt+0x4fa0>
   464b4:	subs	r7, r0, #0
   464b8:	bne	46434 <fputs@plt+0x3529c>
   464bc:	ldr	r7, [r9, #216]	; 0xd8
   464c0:	ldrsh	r1, [r7, #40]	; 0x28
   464c4:	add	r1, r1, #3
   464c8:	mov	r0, r7
   464cc:	bl	165ec <fputs@plt+0x5454>
   464d0:	mov	r3, #1
   464d4:	strb	r3, [r7, #43]	; 0x2b
   464d8:	b	46420 <fputs@plt+0x35288>
   464dc:	mov	r2, #1
   464e0:	mov	r1, #0
   464e4:	mov	r0, sl
   464e8:	bl	16610 <fputs@plt+0x5478>
   464ec:	subs	r7, r0, #0
   464f0:	bne	46434 <fputs@plt+0x3529c>
   464f4:	mov	r3, #1
   464f8:	strb	r3, [sl, #44]	; 0x2c
   464fc:	ldr	r3, [sl, #32]
   46500:	mov	r2, #48	; 0x30
   46504:	ldr	r1, [r3]
   46508:	add	r0, sl, #52	; 0x34
   4650c:	bl	10ec8 <memcmp@plt>
   46510:	cmp	r0, #0
   46514:	beq	4656c <fputs@plt+0x353d4>
   46518:	mov	r2, #1
   4651c:	mov	r1, #0
   46520:	mov	r0, sl
   46524:	bl	16638 <fputs@plt+0x54a0>
   46528:	mov	r3, #0
   4652c:	strb	r3, [sl, #44]	; 0x2c
   46530:	ldr	r7, [pc, #324]	; 4667c <fputs@plt+0x354e4>
   46534:	b	46434 <fputs@plt+0x3529c>
   46538:	mov	r1, #2
   4653c:	mov	r0, r9
   46540:	bl	16138 <fputs@plt+0x4fa0>
   46544:	mov	r7, r0
   46548:	cmp	r6, #1
   4654c:	movle	r3, #0
   46550:	movgt	r3, #1
   46554:	cmp	r0, #0
   46558:	movne	r3, #0
   4655c:	cmp	r3, #0
   46560:	bne	46594 <fputs@plt+0x353fc>
   46564:	cmp	r7, #0
   46568:	bne	46434 <fputs@plt+0x3529c>
   4656c:	mov	r3, #2
   46570:	strb	r3, [r9, #17]
   46574:	ldr	r3, [r9, #28]
   46578:	str	r3, [r9, #40]	; 0x28
   4657c:	str	r3, [r9, #36]	; 0x24
   46580:	str	r3, [r9, #32]
   46584:	mov	r2, #0
   46588:	mov	r3, #0
   4658c:	strd	r2, [r9, #80]	; 0x50
   46590:	b	46374 <fputs@plt+0x351dc>
   46594:	mov	r1, #4
   46598:	mov	r0, r9
   4659c:	bl	163b8 <fputs@plt+0x5220>
   465a0:	mov	r7, r0
   465a4:	b	46564 <fputs@plt+0x353cc>
   465a8:	mov	r3, #2
   465ac:	b	463e8 <fputs@plt+0x35250>
   465b0:	cmp	r6, #0
   465b4:	moveq	r7, r6
   465b8:	beq	46000 <fputs@plt+0x34e68>
   465bc:	ldr	r0, [r5]
   465c0:	ldr	r3, [r4]
   465c4:	ldr	r1, [r3, #432]	; 0x1b0
   465c8:	ldr	r3, [r0, #104]	; 0x68
   465cc:	cmp	r1, r3
   465d0:	movle	r7, #0
   465d4:	ble	46000 <fputs@plt+0x34e68>
   465d8:	ldrb	r3, [r0, #6]
   465dc:	cmp	r3, #0
   465e0:	moveq	r7, #0
   465e4:	beq	46000 <fputs@plt+0x34e68>
   465e8:	bl	25b0c <fputs@plt+0x14974>
   465ec:	mov	r7, r0
   465f0:	b	46000 <fputs@plt+0x34e68>
   465f4:	mov	r3, #2
   465f8:	strb	r3, [r4, #8]
   465fc:	ldrb	r3, [r5, #20]
   46600:	cmp	r3, #1
   46604:	bls	465a8 <fputs@plt+0x35410>
   46608:	ldr	r8, [r5, #12]
   4660c:	str	r4, [r5, #76]	; 0x4c
   46610:	ldrh	r3, [r5, #22]
   46614:	bic	r3, r3, #32
   46618:	uxth	r3, r3
   4661c:	cmp	r6, #1
   46620:	orrgt	r3, r3, #32
   46624:	strh	r3, [r5, #22]
   46628:	ldr	r3, [r8, #56]	; 0x38
   4662c:	ldr	r3, [r3, #28]
   46630:	rev	r3, r3
   46634:	ldr	r2, [r5, #44]	; 0x2c
   46638:	cmp	r2, r3
   4663c:	beq	465bc <fputs@plt+0x35424>
   46640:	ldr	r0, [r8, #72]	; 0x48
   46644:	bl	41ba0 <fputs@plt+0x30a08>
   46648:	subs	r7, r0, #0
   4664c:	bne	46000 <fputs@plt+0x34e68>
   46650:	ldr	r2, [r8, #56]	; 0x38
   46654:	ldr	r3, [r5, #44]	; 0x2c
   46658:	rev	r3, r3
   4665c:	str	r3, [r2, #28]
   46660:	b	465bc <fputs@plt+0x35424>
   46664:	andeq	r0, r0, r6, lsl #2
   46668:	andeq	r2, r8, r0, lsr #4
   4666c:	andeq	r6, r8, r4, lsr #2
   46670:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   46674:	andeq	lr, r0, r1, ror r5
   46678:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4667c:	andeq	r0, r0, r5, lsl #4
   46680:	push	{r4, r5, r6, r7, r8, lr}
   46684:	mov	r5, r1
   46688:	mov	r6, r2
   4668c:	ldr	r4, [r0, #4]
   46690:	ldr	r3, [r0]
   46694:	str	r3, [r4, #4]
   46698:	ldr	r3, [r4, #12]
   4669c:	ldr	r7, [r3, #56]	; 0x38
   466a0:	ldr	r0, [r3, #72]	; 0x48
   466a4:	bl	41ba0 <fputs@plt+0x30a08>
   466a8:	cmp	r0, #0
   466ac:	popne	{r4, r5, r6, r7, r8, pc}
   466b0:	rev	r3, r6
   466b4:	add	r2, r5, #9
   466b8:	str	r3, [r7, r2, lsl #2]
   466bc:	cmp	r5, #7
   466c0:	strbeq	r6, [r4, #18]
   466c4:	pop	{r4, r5, r6, r7, r8, pc}
   466c8:	push	{r4, r5, r6, r7, r8, lr}
   466cc:	mov	r6, r0
   466d0:	mov	r5, r1
   466d4:	ldr	r4, [r0, #4]
   466d8:	ldrh	r3, [r4, #22]
   466dc:	bic	r3, r3, #16
   466e0:	uxth	r3, r3
   466e4:	cmp	r1, #1
   466e8:	orreq	r3, r3, #16
   466ec:	strh	r3, [r4, #22]
   466f0:	mov	r1, #0
   466f4:	bl	45f84 <fputs@plt+0x34dec>
   466f8:	cmp	r0, #0
   466fc:	bne	4672c <fputs@plt+0x35594>
   46700:	ldr	r3, [r4, #12]
   46704:	ldr	r7, [r3, #56]	; 0x38
   46708:	uxtb	r5, r5
   4670c:	ldrb	r3, [r7, #18]
   46710:	cmp	r3, r5
   46714:	beq	4673c <fputs@plt+0x355a4>
   46718:	mov	r1, #2
   4671c:	mov	r0, r6
   46720:	bl	45f84 <fputs@plt+0x34dec>
   46724:	cmp	r0, #0
   46728:	beq	4674c <fputs@plt+0x355b4>
   4672c:	ldrh	r3, [r4, #22]
   46730:	bic	r3, r3, #16
   46734:	strh	r3, [r4, #22]
   46738:	pop	{r4, r5, r6, r7, r8, pc}
   4673c:	ldrb	r3, [r7, #19]
   46740:	cmp	r3, r5
   46744:	bne	46718 <fputs@plt+0x35580>
   46748:	b	4672c <fputs@plt+0x35594>
   4674c:	ldr	r3, [r4, #12]
   46750:	ldr	r0, [r3, #72]	; 0x48
   46754:	bl	41ba0 <fputs@plt+0x30a08>
   46758:	cmp	r0, #0
   4675c:	strbeq	r5, [r7, #18]
   46760:	strbeq	r5, [r7, #19]
   46764:	b	4672c <fputs@plt+0x35594>
   46768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4676c:	sub	sp, sp, #60	; 0x3c
   46770:	str	r1, [sp, #36]	; 0x24
   46774:	str	r2, [sp, #28]
   46778:	mov	r4, r3
   4677c:	ldrb	r3, [sp, #96]	; 0x60
   46780:	str	r3, [sp, #16]
   46784:	mov	r3, #0
   46788:	str	r3, [sp, #52]	; 0x34
   4678c:	ldr	fp, [r0, #12]
   46790:	ldr	r3, [r0, #44]	; 0x2c
   46794:	mov	r2, r3
   46798:	str	r3, [sp, #8]
   4679c:	ldr	r3, [fp, #56]	; 0x38
   467a0:	ldr	r3, [r3, #36]	; 0x24
   467a4:	rev	r3, r3
   467a8:	str	r3, [sp, #12]
   467ac:	mov	r1, r3
   467b0:	cmp	r1, r2
   467b4:	bcs	46808 <fputs@plt+0x35670>
   467b8:	mov	sl, r0
   467bc:	ldr	r3, [sp, #12]
   467c0:	cmp	r3, #0
   467c4:	beq	46bf8 <fputs@plt+0x35a60>
   467c8:	ldr	r3, [sp, #16]
   467cc:	cmp	r3, #1
   467d0:	beq	46818 <fputs@plt+0x35680>
   467d4:	ldr	r3, [sp, #16]
   467d8:	cmp	r3, #2
   467dc:	movne	r3, #0
   467e0:	moveq	r3, #1
   467e4:	str	r3, [sp, #4]
   467e8:	ldr	r0, [fp, #72]	; 0x48
   467ec:	bl	41ba0 <fputs@plt+0x30a08>
   467f0:	subs	r3, r0, #0
   467f4:	str	r3, [sp]
   467f8:	beq	46864 <fputs@plt+0x356cc>
   467fc:	ldr	r0, [sp]
   46800:	add	sp, sp, #60	; 0x3c
   46804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46808:	ldr	r0, [pc, #1804]	; 46f1c <fputs@plt+0x35d84>
   4680c:	bl	33174 <fputs@plt+0x21fdc>
   46810:	str	r0, [sp]
   46814:	b	467fc <fputs@plt+0x35664>
   46818:	mov	r3, r4
   4681c:	ldr	r2, [sp, #8]
   46820:	cmp	r4, r2
   46824:	movhi	r3, #0
   46828:	strhi	r3, [sp, #4]
   4682c:	bhi	467e8 <fputs@plt+0x35650>
   46830:	mov	r3, #0
   46834:	add	r2, sp, #48	; 0x30
   46838:	mov	r1, r4
   4683c:	bl	448f4 <fputs@plt+0x3375c>
   46840:	subs	r3, r0, #0
   46844:	str	r3, [sp]
   46848:	bne	467fc <fputs@plt+0x35664>
   4684c:	ldrb	r3, [sp, #48]	; 0x30
   46850:	cmp	r3, #2
   46854:	movne	r3, #0
   46858:	moveq	r3, #1
   4685c:	str	r3, [sp, #4]
   46860:	b	467e8 <fputs@plt+0x35650>
   46864:	ldr	r2, [fp, #56]	; 0x38
   46868:	ldr	r3, [sp, #12]
   4686c:	sub	r3, r3, #1
   46870:	rev	r3, r3
   46874:	str	r3, [r2, #36]	; 0x24
   46878:	mov	r3, #0
   4687c:	str	fp, [sp, #40]	; 0x28
   46880:	str	sl, [sp, #32]
   46884:	mov	fp, r4
   46888:	b	4691c <fputs@plt+0x35784>
   4688c:	str	r3, [sp, #20]
   46890:	b	4695c <fputs@plt+0x357c4>
   46894:	mov	r3, #0
   46898:	add	r2, sp, #52	; 0x34
   4689c:	mov	r1, r5
   468a0:	ldr	r0, [sp, #32]
   468a4:	bl	44e04 <fputs@plt+0x33c6c>
   468a8:	str	r0, [sp]
   468ac:	b	46968 <fputs@plt+0x357d0>
   468b0:	mov	r3, #0
   468b4:	str	r3, [sp, #52]	; 0x34
   468b8:	b	46a68 <fputs@plt+0x358d0>
   468bc:	ldr	r0, [r9, #72]	; 0x48
   468c0:	bl	41ba0 <fputs@plt+0x30a08>
   468c4:	cmp	r0, #0
   468c8:	bne	46d58 <fputs@plt+0x35bc0>
   468cc:	ldr	r3, [sp, #28]
   468d0:	str	r5, [r3]
   468d4:	ldr	r3, [sp, #40]	; 0x28
   468d8:	ldr	r2, [r3, #56]	; 0x38
   468dc:	ldr	r3, [sp, #52]	; 0x34
   468e0:	ldr	r1, [r3, #56]	; 0x38
   468e4:	ldr	r1, [r1]
   468e8:	str	r1, [r2, #32]
   468ec:	ldr	r2, [sp, #36]	; 0x24
   468f0:	str	r3, [r2]
   468f4:	mov	r3, #0
   468f8:	str	r3, [sp, #52]	; 0x34
   468fc:	mov	r0, r6
   46900:	bl	44c90 <fputs@plt+0x33af8>
   46904:	ldr	r3, [sp, #4]
   46908:	cmp	r3, #0
   4690c:	beq	46bf0 <fputs@plt+0x35a58>
   46910:	mov	r3, #1
   46914:	str	r3, [sp, #4]
   46918:	ldr	r3, [sp, #20]
   4691c:	ldr	r6, [sp, #52]	; 0x34
   46920:	cmp	r6, #0
   46924:	ldrne	r2, [r6, #56]	; 0x38
   46928:	ldrne	r5, [r2]
   4692c:	ldreq	r2, [sp, #40]	; 0x28
   46930:	ldreq	r2, [r2, #56]	; 0x38
   46934:	ldreq	r5, [r2, #32]
   46938:	rev	r5, r5
   4693c:	ldr	r2, [sp, #8]
   46940:	cmp	r5, r2
   46944:	bhi	4688c <fputs@plt+0x356f4>
   46948:	add	r2, r3, #1
   4694c:	str	r2, [sp, #20]
   46950:	ldr	r2, [sp, #12]
   46954:	cmp	r3, r2
   46958:	bls	46894 <fputs@plt+0x356fc>
   4695c:	ldr	r0, [pc, #1468]	; 46f20 <fputs@plt+0x35d88>
   46960:	bl	33174 <fputs@plt+0x21fdc>
   46964:	str	r0, [sp]
   46968:	ldr	r3, [sp]
   4696c:	cmp	r3, #0
   46970:	bne	468b0 <fputs@plt+0x35718>
   46974:	ldr	r9, [sp, #52]	; 0x34
   46978:	ldr	r3, [r9, #56]	; 0x38
   4697c:	str	r3, [sp, #24]
   46980:	ldr	r4, [r3, #4]
   46984:	rev	r4, r4
   46988:	ldr	r3, [sp, #4]
   4698c:	eor	sl, r3, #1
   46990:	cmp	r4, #0
   46994:	movne	r3, #0
   46998:	andeq	r3, sl, #1
   4699c:	cmp	r3, #0
   469a0:	bne	468bc <fputs@plt+0x35724>
   469a4:	ldr	r3, [sp, #32]
   469a8:	ldr	r3, [r3, #36]	; 0x24
   469ac:	lsr	r3, r3, #2
   469b0:	sub	r3, r3, #2
   469b4:	cmp	r3, r4
   469b8:	bcc	46a7c <fputs@plt+0x358e4>
   469bc:	ldr	r3, [sp, #4]
   469c0:	cmp	r3, #0
   469c4:	beq	46d84 <fputs@plt+0x35bec>
   469c8:	cmp	r5, fp
   469cc:	beq	469f0 <fputs@plt+0x35858>
   469d0:	ldr	r2, [sp, #16]
   469d4:	cmp	r5, fp
   469d8:	movcs	r3, #0
   469dc:	movcc	r3, #1
   469e0:	cmp	r2, #2
   469e4:	movne	r3, #0
   469e8:	cmp	r3, #0
   469ec:	beq	46d60 <fputs@plt+0x35bc8>
   469f0:	ldr	fp, [sp, #40]	; 0x28
   469f4:	ldr	sl, [sp, #32]
   469f8:	ldr	r3, [sp, #28]
   469fc:	str	r5, [r3]
   46a00:	ldr	r3, [sp, #36]	; 0x24
   46a04:	str	r9, [r3]
   46a08:	ldr	r0, [r9, #72]	; 0x48
   46a0c:	bl	41ba0 <fputs@plt+0x30a08>
   46a10:	subs	r3, r0, #0
   46a14:	str	r3, [sp]
   46a18:	bne	46a68 <fputs@plt+0x358d0>
   46a1c:	cmp	r4, #0
   46a20:	bne	46aa4 <fputs@plt+0x3590c>
   46a24:	cmp	r6, #0
   46a28:	beq	46a8c <fputs@plt+0x358f4>
   46a2c:	ldr	r0, [r6, #72]	; 0x48
   46a30:	bl	41ba0 <fputs@plt+0x30a08>
   46a34:	cmp	r0, #0
   46a38:	strne	r0, [sp]
   46a3c:	bne	46a68 <fputs@plt+0x358d0>
   46a40:	ldr	r3, [r6, #56]	; 0x38
   46a44:	ldr	r2, [sp, #52]	; 0x34
   46a48:	ldr	r2, [r2, #56]	; 0x38
   46a4c:	ldr	r2, [r2]
   46a50:	str	r2, [r3]
   46a54:	mov	r3, #0
   46a58:	str	r3, [sp, #52]	; 0x34
   46a5c:	mov	r0, r6
   46a60:	bl	44c90 <fputs@plt+0x33af8>
   46a64:	mov	r6, #0
   46a68:	ldr	r0, [sp, #52]	; 0x34
   46a6c:	bl	44c90 <fputs@plt+0x33af8>
   46a70:	mov	r0, r6
   46a74:	bl	44c90 <fputs@plt+0x33af8>
   46a78:	b	467fc <fputs@plt+0x35664>
   46a7c:	ldr	r0, [pc, #1184]	; 46f24 <fputs@plt+0x35d8c>
   46a80:	bl	33174 <fputs@plt+0x21fdc>
   46a84:	str	r0, [sp]
   46a88:	b	46a68 <fputs@plt+0x358d0>
   46a8c:	ldr	r3, [fp, #56]	; 0x38
   46a90:	ldr	r2, [sp, #52]	; 0x34
   46a94:	ldr	r2, [r2, #56]	; 0x38
   46a98:	ldr	r2, [r2]
   46a9c:	str	r2, [r3, #32]
   46aa0:	b	46a54 <fputs@plt+0x358bc>
   46aa4:	ldr	r3, [sp, #52]	; 0x34
   46aa8:	ldr	r3, [r3, #56]	; 0x38
   46aac:	ldr	r7, [r3, #8]
   46ab0:	rev	r1, r7
   46ab4:	ldr	r3, [sp, #8]
   46ab8:	cmp	r3, r1
   46abc:	bcc	46b6c <fputs@plt+0x359d4>
   46ac0:	mov	r3, #0
   46ac4:	add	r2, sp, #48	; 0x30
   46ac8:	mov	r0, sl
   46acc:	bl	44e04 <fputs@plt+0x33c6c>
   46ad0:	subs	r5, r0, #0
   46ad4:	bne	46b78 <fputs@plt+0x359e0>
   46ad8:	ldr	r3, [sp, #48]	; 0x30
   46adc:	ldr	r0, [r3, #72]	; 0x48
   46ae0:	bl	41ba0 <fputs@plt+0x30a08>
   46ae4:	subs	r5, r0, #0
   46ae8:	bne	46b80 <fputs@plt+0x359e8>
   46aec:	ldr	r3, [sp, #48]	; 0x30
   46af0:	ldr	r3, [r3, #56]	; 0x38
   46af4:	ldr	r2, [sp, #52]	; 0x34
   46af8:	ldr	r2, [r2, #56]	; 0x38
   46afc:	ldr	r2, [r2]
   46b00:	str	r2, [r3]
   46b04:	ldr	r5, [sp, #48]	; 0x30
   46b08:	ldr	r2, [r5, #56]	; 0x38
   46b0c:	sub	r3, r4, #1
   46b10:	rev	r3, r3
   46b14:	str	r3, [r2, #4]
   46b18:	ldr	r0, [r5, #56]	; 0x38
   46b1c:	sub	r2, r4, #-1073741823	; 0xc0000001
   46b20:	ldr	r3, [sp, #52]	; 0x34
   46b24:	ldr	r1, [r3, #56]	; 0x38
   46b28:	lsl	r2, r2, #2
   46b2c:	add	r1, r1, #12
   46b30:	add	r0, r0, #8
   46b34:	bl	11000 <memcpy@plt>
   46b38:	mov	r0, r5
   46b3c:	bl	44c90 <fputs@plt+0x33af8>
   46b40:	cmp	r6, #0
   46b44:	ldreq	r3, [fp, #56]	; 0x38
   46b48:	streq	r7, [r3, #32]
   46b4c:	beq	46a54 <fputs@plt+0x358bc>
   46b50:	ldr	r0, [r6, #72]	; 0x48
   46b54:	bl	41ba0 <fputs@plt+0x30a08>
   46b58:	subs	r5, r0, #0
   46b5c:	bne	46b78 <fputs@plt+0x359e0>
   46b60:	ldr	r3, [r6, #56]	; 0x38
   46b64:	str	r7, [r3]
   46b68:	b	46a54 <fputs@plt+0x358bc>
   46b6c:	ldr	r0, [pc, #948]	; 46f28 <fputs@plt+0x35d90>
   46b70:	bl	33174 <fputs@plt+0x21fdc>
   46b74:	mov	r5, r0
   46b78:	str	r5, [sp]
   46b7c:	b	46a68 <fputs@plt+0x358d0>
   46b80:	ldr	r0, [sp, #48]	; 0x30
   46b84:	bl	44c90 <fputs@plt+0x33af8>
   46b88:	b	46b78 <fputs@plt+0x359e0>
   46b8c:	ldr	r3, [sp, #24]
   46b90:	add	r2, r3, #8
   46b94:	mov	r5, #0
   46b98:	ldr	r3, [r2]
   46b9c:	rev	r3, r3
   46ba0:	cmp	fp, r3
   46ba4:	bcs	46e08 <fputs@plt+0x35c70>
   46ba8:	add	r5, r5, #1
   46bac:	add	r2, r2, #4
   46bb0:	cmp	r5, r4
   46bb4:	bcc	46b98 <fputs@plt+0x35a00>
   46bb8:	mov	r5, #0
   46bbc:	b	46e08 <fputs@plt+0x35c70>
   46bc0:	mov	r5, #0
   46bc4:	b	46e08 <fputs@plt+0x35c70>
   46bc8:	ldr	r0, [pc, #860]	; 46f2c <fputs@plt+0x35d94>
   46bcc:	bl	33174 <fputs@plt+0x21fdc>
   46bd0:	str	r0, [sp]
   46bd4:	b	46a68 <fputs@plt+0x358d0>
   46bd8:	mov	r1, r4
   46bdc:	bl	1594c <fputs@plt+0x47b4>
   46be0:	adds	r3, r0, #0
   46be4:	movne	r3, #1
   46be8:	str	r3, [sp]
   46bec:	b	46ec4 <fputs@plt+0x35d2c>
   46bf0:	mov	r6, #0
   46bf4:	b	46a68 <fputs@plt+0x358d0>
   46bf8:	ldrb	r4, [r0, #19]
   46bfc:	ldr	r0, [fp, #72]	; 0x48
   46c00:	bl	41ba0 <fputs@plt+0x30a08>
   46c04:	subs	r3, r0, #0
   46c08:	str	r3, [sp]
   46c0c:	bne	467fc <fputs@plt+0x35664>
   46c10:	ldr	r6, [sl, #44]	; 0x2c
   46c14:	add	r5, r6, #1
   46c18:	str	r5, [sl, #44]	; 0x2c
   46c1c:	ldr	r1, [sl, #32]
   46c20:	ldr	r3, [pc, #776]	; 46f30 <fputs@plt+0x35d98>
   46c24:	ldr	r0, [r3, #608]	; 0x260
   46c28:	bl	7db00 <fputs@plt+0x6c968>
   46c2c:	add	r0, r0, #1
   46c30:	cmp	r5, r0
   46c34:	addeq	r6, r6, #2
   46c38:	streq	r6, [sl, #44]	; 0x2c
   46c3c:	clz	r4, r4
   46c40:	lsr	r4, r4, #5
   46c44:	ldrb	r3, [sl, #17]
   46c48:	cmp	r3, #0
   46c4c:	beq	46c68 <fputs@plt+0x35ad0>
   46c50:	ldr	r5, [sl, #44]	; 0x2c
   46c54:	mov	r1, r5
   46c58:	mov	r0, sl
   46c5c:	bl	16a54 <fputs@plt+0x58bc>
   46c60:	cmp	r5, r0
   46c64:	beq	46cdc <fputs@plt+0x35b44>
   46c68:	ldr	r3, [sl, #12]
   46c6c:	ldr	r2, [r3, #56]	; 0x38
   46c70:	ldr	r3, [sl, #44]	; 0x2c
   46c74:	rev	r3, r3
   46c78:	str	r3, [r2, #28]
   46c7c:	ldr	r1, [sl, #44]	; 0x2c
   46c80:	ldr	r3, [sp, #28]
   46c84:	str	r1, [r3]
   46c88:	mov	r3, r4
   46c8c:	ldr	r2, [sp, #36]	; 0x24
   46c90:	mov	r0, sl
   46c94:	bl	44e04 <fputs@plt+0x33c6c>
   46c98:	subs	r3, r0, #0
   46c9c:	str	r3, [sp]
   46ca0:	bne	467fc <fputs@plt+0x35664>
   46ca4:	ldr	r3, [sp, #36]	; 0x24
   46ca8:	ldr	r3, [r3]
   46cac:	ldr	r0, [r3, #72]	; 0x48
   46cb0:	bl	41ba0 <fputs@plt+0x30a08>
   46cb4:	subs	r3, r0, #0
   46cb8:	str	r3, [sp]
   46cbc:	moveq	r6, #0
   46cc0:	beq	46a68 <fputs@plt+0x358d0>
   46cc4:	ldr	r4, [sp, #36]	; 0x24
   46cc8:	ldr	r0, [r4]
   46ccc:	bl	44c90 <fputs@plt+0x33af8>
   46cd0:	mov	r6, #0
   46cd4:	str	r6, [r4]
   46cd8:	b	46a68 <fputs@plt+0x358d0>
   46cdc:	add	r2, sp, #56	; 0x38
   46ce0:	mov	r3, #0
   46ce4:	str	r3, [r2, #-8]!
   46ce8:	mov	r3, r4
   46cec:	mov	r1, r5
   46cf0:	mov	r0, sl
   46cf4:	bl	44e04 <fputs@plt+0x33c6c>
   46cf8:	subs	r3, r0, #0
   46cfc:	str	r3, [sp]
   46d00:	bne	467fc <fputs@plt+0x35664>
   46d04:	ldr	r3, [sp, #48]	; 0x30
   46d08:	ldr	r0, [r3, #72]	; 0x48
   46d0c:	bl	41ba0 <fputs@plt+0x30a08>
   46d10:	mov	r5, r0
   46d14:	str	r0, [sp]
   46d18:	ldr	r0, [sp, #48]	; 0x30
   46d1c:	bl	44c90 <fputs@plt+0x33af8>
   46d20:	cmp	r5, #0
   46d24:	bne	467fc <fputs@plt+0x35664>
   46d28:	ldr	r6, [sl, #44]	; 0x2c
   46d2c:	add	r5, r6, #1
   46d30:	str	r5, [sl, #44]	; 0x2c
   46d34:	ldr	r1, [sl, #32]
   46d38:	ldr	r3, [pc, #496]	; 46f30 <fputs@plt+0x35d98>
   46d3c:	ldr	r0, [r3, #608]	; 0x260
   46d40:	bl	7db00 <fputs@plt+0x6c968>
   46d44:	add	r0, r0, #1
   46d48:	cmp	r5, r0
   46d4c:	addeq	r6, r6, #2
   46d50:	streq	r6, [sl, #44]	; 0x2c
   46d54:	b	46c68 <fputs@plt+0x35ad0>
   46d58:	str	r0, [sp]
   46d5c:	b	46a68 <fputs@plt+0x358d0>
   46d60:	cmp	r4, #0
   46d64:	bne	46d8c <fputs@plt+0x35bf4>
   46d68:	mov	r0, r6
   46d6c:	bl	44c90 <fputs@plt+0x33af8>
   46d70:	b	46910 <fputs@plt+0x35778>
   46d74:	mov	r0, r6
   46d78:	bl	44c90 <fputs@plt+0x33af8>
   46d7c:	mov	r6, #0
   46d80:	b	46a68 <fputs@plt+0x358d0>
   46d84:	cmp	r4, #0
   46d88:	beq	46d74 <fputs@plt+0x35bdc>
   46d8c:	cmp	fp, #0
   46d90:	moveq	r5, #0
   46d94:	beq	46e08 <fputs@plt+0x35c70>
   46d98:	ldr	r3, [sp, #16]
   46d9c:	cmp	r3, #2
   46da0:	beq	46b8c <fputs@plt+0x359f4>
   46da4:	ldr	r5, [sp, #24]
   46da8:	ldr	r0, [r5, #8]
   46dac:	rev	r0, r0
   46db0:	sub	r0, r0, fp
   46db4:	bl	151e4 <fputs@plt+0x404c>
   46db8:	mov	r7, r0
   46dbc:	cmp	r4, #1
   46dc0:	bls	46bc0 <fputs@plt+0x35a28>
   46dc4:	add	r3, r5, #12
   46dc8:	mov	r8, #1
   46dcc:	mov	r5, #0
   46dd0:	str	r6, [sp, #44]	; 0x2c
   46dd4:	mov	r6, r3
   46dd8:	ldr	r0, [r6], #4
   46ddc:	rev	r0, r0
   46de0:	sub	r0, r0, fp
   46de4:	bl	151e4 <fputs@plt+0x404c>
   46de8:	cmp	r7, r0
   46dec:	movgt	r5, r8
   46df0:	cmp	r7, r0
   46df4:	movge	r7, r0
   46df8:	add	r8, r8, #1
   46dfc:	cmp	r8, r4
   46e00:	bne	46dd8 <fputs@plt+0x35c40>
   46e04:	ldr	r6, [sp, #44]	; 0x2c
   46e08:	add	r7, r5, #2
   46e0c:	ldr	r3, [sp, #24]
   46e10:	add	r7, r3, r7, lsl #2
   46e14:	ldr	r3, [r7]
   46e18:	rev	r3, r3
   46e1c:	ldr	r2, [sp, #8]
   46e20:	cmp	r2, r3
   46e24:	bcc	46bc8 <fputs@plt+0x35a30>
   46e28:	cmp	fp, r3
   46e2c:	orreq	sl, sl, #1
   46e30:	cmp	sl, #0
   46e34:	bne	46e58 <fputs@plt+0x35cc0>
   46e38:	ldr	r1, [sp, #16]
   46e3c:	cmp	fp, r3
   46e40:	movls	r2, #0
   46e44:	movhi	r2, #1
   46e48:	cmp	r1, #2
   46e4c:	movne	r2, #0
   46e50:	cmp	r2, #0
   46e54:	beq	468fc <fputs@plt+0x35764>
   46e58:	ldr	sl, [sp, #32]
   46e5c:	ldr	r2, [sp, #28]
   46e60:	str	r3, [r2]
   46e64:	ldr	r0, [r9, #72]	; 0x48
   46e68:	bl	41ba0 <fputs@plt+0x30a08>
   46e6c:	subs	r3, r0, #0
   46e70:	str	r3, [sp]
   46e74:	bne	46a68 <fputs@plt+0x358d0>
   46e78:	sub	r3, r4, #1
   46e7c:	cmp	r5, r3
   46e80:	addcc	r4, r4, #1
   46e84:	ldrcc	r2, [sp, #24]
   46e88:	ldrcc	r2, [r2, r4, lsl #2]
   46e8c:	strcc	r2, [r7]
   46e90:	rev	r3, r3
   46e94:	ldr	r2, [sp, #24]
   46e98:	str	r3, [r2, #4]
   46e9c:	ldr	r3, [sp, #28]
   46ea0:	ldr	r4, [r3]
   46ea4:	ldr	r0, [sl, #60]	; 0x3c
   46ea8:	cmp	r0, #0
   46eac:	beq	46ec4 <fputs@plt+0x35d2c>
   46eb0:	ldr	r3, [r0]
   46eb4:	cmp	r4, r3
   46eb8:	movhi	r3, #1
   46ebc:	strhi	r3, [sp]
   46ec0:	bls	46bd8 <fputs@plt+0x35a40>
   46ec4:	ldr	r3, [sp]
   46ec8:	clz	r3, r3
   46ecc:	lsr	r3, r3, #5
   46ed0:	ldr	r2, [sp, #36]	; 0x24
   46ed4:	mov	r1, r4
   46ed8:	mov	r0, sl
   46edc:	bl	44e04 <fputs@plt+0x33c6c>
   46ee0:	subs	r3, r0, #0
   46ee4:	str	r3, [sp]
   46ee8:	bne	46a5c <fputs@plt+0x358c4>
   46eec:	ldr	r4, [sp, #36]	; 0x24
   46ef0:	ldr	r3, [r4]
   46ef4:	ldr	r0, [r3, #72]	; 0x48
   46ef8:	bl	41ba0 <fputs@plt+0x30a08>
   46efc:	subs	r3, r0, #0
   46f00:	str	r3, [sp]
   46f04:	beq	46a5c <fputs@plt+0x358c4>
   46f08:	ldr	r0, [r4]
   46f0c:	bl	44c90 <fputs@plt+0x33af8>
   46f10:	mov	r3, #0
   46f14:	str	r3, [r4]
   46f18:	b	46a5c <fputs@plt+0x358c4>
   46f1c:	andeq	lr, r0, sl, lsr #31
   46f20:	andeq	lr, r0, r2, ror #31
   46f24:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   46f28:	andeq	pc, r0, r1, lsr #32
   46f2c:	andeq	pc, r0, r2, rrx
   46f30:	andeq	sl, r9, r8, lsr r1
   46f34:	push	{r4, r5, r6, r7, r8, r9, lr}
   46f38:	sub	sp, sp, #12
   46f3c:	ldr	r5, [sp, #40]	; 0x28
   46f40:	ldr	ip, [r5]
   46f44:	cmp	ip, #0
   46f48:	bne	46f70 <fputs@plt+0x35dd8>
   46f4c:	mov	r6, r3
   46f50:	mov	r7, r2
   46f54:	mov	r4, r1
   46f58:	mov	r8, r0
   46f5c:	cmp	r1, #0
   46f60:	bne	46f78 <fputs@plt+0x35de0>
   46f64:	ldr	r0, [pc, #168]	; 47014 <fputs@plt+0x35e7c>
   46f68:	bl	33174 <fputs@plt+0x21fdc>
   46f6c:	str	r0, [r5]
   46f70:	add	sp, sp, #12
   46f74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   46f78:	bl	16a54 <fputs@plt+0x58bc>
   46f7c:	mov	r9, r0
   46f80:	mov	r3, #0
   46f84:	add	r2, sp, #4
   46f88:	mov	r1, r0
   46f8c:	ldr	r0, [r8]
   46f90:	bl	44090 <fputs@plt+0x32ef8>
   46f94:	cmp	r0, #0
   46f98:	strne	r0, [r5]
   46f9c:	bne	46f70 <fputs@plt+0x35dd8>
   46fa0:	sub	r4, r4, r9
   46fa4:	add	r4, r4, r4, lsl #2
   46fa8:	subs	r9, r4, #5
   46fac:	bmi	46fec <fputs@plt+0x35e54>
   46fb0:	ldr	r0, [sp, #4]
   46fb4:	ldr	r8, [r0, #4]
   46fb8:	ldrb	r3, [r8, r9]
   46fbc:	cmp	r3, r7
   46fc0:	beq	46ffc <fputs@plt+0x35e64>
   46fc4:	bl	41ba0 <fputs@plt+0x30a08>
   46fc8:	str	r0, [r5]
   46fcc:	cmp	r0, #0
   46fd0:	strbeq	r7, [r8, r9]
   46fd4:	reveq	r6, r6
   46fd8:	addeq	r4, r8, r4
   46fdc:	streq	r6, [r4, #-4]
   46fe0:	ldr	r0, [sp, #4]
   46fe4:	bl	448e0 <fputs@plt+0x33748>
   46fe8:	b	46f70 <fputs@plt+0x35dd8>
   46fec:	ldr	r0, [pc, #36]	; 47018 <fputs@plt+0x35e80>
   46ff0:	bl	33174 <fputs@plt+0x21fdc>
   46ff4:	str	r0, [r5]
   46ff8:	b	46fe0 <fputs@plt+0x35e48>
   46ffc:	add	r3, r8, r4
   47000:	ldr	r3, [r3, #-4]
   47004:	rev	r3, r3
   47008:	cmp	r6, r3
   4700c:	bne	46fc4 <fputs@plt+0x35e2c>
   47010:	b	46fe0 <fputs@plt+0x35e48>
   47014:	muleq	r0, lr, sp
   47018:	andeq	sp, r0, r9, lsr #27
   4701c:	ldr	r3, [r2]
   47020:	cmp	r3, #0
   47024:	bxne	lr
   47028:	push	{r4, r5, r6, lr}
   4702c:	sub	sp, sp, #32
   47030:	mov	r4, r2
   47034:	mov	r5, r1
   47038:	mov	r6, r0
   4703c:	ldr	r3, [r0, #80]	; 0x50
   47040:	add	r2, sp, #8
   47044:	blx	r3
   47048:	ldrh	r2, [sp, #24]
   4704c:	ldr	r3, [sp, #20]
   47050:	cmp	r2, r3
   47054:	bcc	47060 <fputs@plt+0x35ec8>
   47058:	add	sp, sp, #32
   4705c:	pop	{r4, r5, r6, pc}
   47060:	ldrh	r1, [sp, #26]
   47064:	add	r1, r5, r1
   47068:	ldr	r1, [r1, #-4]
   4706c:	ldr	r3, [r6, #84]	; 0x54
   47070:	ldr	r0, [r6, #52]	; 0x34
   47074:	str	r4, [sp]
   47078:	mov	r2, #3
   4707c:	rev	r1, r1
   47080:	bl	46f34 <fputs@plt+0x35d9c>
   47084:	b	47058 <fputs@plt+0x35ec0>
   47088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4708c:	sub	sp, sp, #20
   47090:	mov	r4, r0
   47094:	ldr	r9, [r0, #52]	; 0x34
   47098:	ldrb	fp, [r0]
   4709c:	ldr	sl, [r0, #84]	; 0x54
   470a0:	bl	33360 <fputs@plt+0x221c8>
   470a4:	str	r0, [sp, #12]
   470a8:	cmp	r0, #0
   470ac:	bne	4713c <fputs@plt+0x35fa4>
   470b0:	ldrh	r8, [r4, #18]
   470b4:	cmp	r8, #0
   470b8:	ble	47130 <fputs@plt+0x35f98>
   470bc:	lsl	r8, r8, #1
   470c0:	mov	r6, #0
   470c4:	add	r7, sp, #12
   470c8:	b	470d8 <fputs@plt+0x35f40>
   470cc:	add	r6, r6, #2
   470d0:	cmp	r6, r8
   470d4:	beq	47130 <fputs@plt+0x35f98>
   470d8:	ldr	r3, [r4, #64]	; 0x40
   470dc:	ldrh	r3, [r3, r6]
   470e0:	rev16	r3, r3
   470e4:	ldrh	r5, [r4, #20]
   470e8:	and	r3, r3, r5
   470ec:	ldr	r5, [r4, #56]	; 0x38
   470f0:	add	r5, r5, r3
   470f4:	mov	r2, r7
   470f8:	mov	r1, r5
   470fc:	mov	r0, r4
   47100:	bl	4701c <fputs@plt+0x35e84>
   47104:	ldrb	r3, [r4, #4]
   47108:	cmp	r3, #0
   4710c:	bne	470cc <fputs@plt+0x35f34>
   47110:	ldr	r1, [r5]
   47114:	str	r7, [sp]
   47118:	mov	r3, sl
   4711c:	mov	r2, #5
   47120:	rev	r1, r1
   47124:	mov	r0, r9
   47128:	bl	46f34 <fputs@plt+0x35d9c>
   4712c:	b	470cc <fputs@plt+0x35f34>
   47130:	ldrb	r3, [r4, #4]
   47134:	cmp	r3, #0
   47138:	beq	4714c <fputs@plt+0x35fb4>
   4713c:	strb	fp, [r4]
   47140:	ldr	r0, [sp, #12]
   47144:	add	sp, sp, #20
   47148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4714c:	ldrb	r2, [r4, #5]
   47150:	ldr	r3, [r4, #56]	; 0x38
   47154:	add	r3, r3, r2
   47158:	ldr	r1, [r3, #8]
   4715c:	add	r3, sp, #12
   47160:	str	r3, [sp]
   47164:	mov	r3, sl
   47168:	mov	r2, #5
   4716c:	rev	r1, r1
   47170:	mov	r0, r9
   47174:	bl	46f34 <fputs@plt+0x35d9c>
   47178:	b	4713c <fputs@plt+0x35fa4>
   4717c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47180:	ldr	r6, [r2]
   47184:	cmp	r6, #0
   47188:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   4718c:	mov	r8, r2
   47190:	mov	r5, r1
   47194:	mov	r4, r0
   47198:	ldr	sl, [r0, #52]	; 0x34
   4719c:	ldr	r1, [r0, #56]	; 0x38
   471a0:	ldr	r9, [r5, #56]	; 0x38
   471a4:	ldrb	r7, [r0, #5]
   471a8:	ldr	r3, [r5, #84]	; 0x54
   471ac:	cmp	r3, #1
   471b0:	moveq	r6, #100	; 0x64
   471b4:	add	r7, r1, r7
   471b8:	ldrb	r3, [r7, #5]
   471bc:	ldrb	r0, [r7, #6]
   471c0:	orr	r0, r0, r3, lsl #8
   471c4:	ldr	r2, [sl, #36]	; 0x24
   471c8:	sub	r2, r2, r0
   471cc:	add	r1, r1, r0
   471d0:	add	r0, r9, r0
   471d4:	bl	11000 <memcpy@plt>
   471d8:	ldrh	r2, [r4, #18]
   471dc:	ldrh	r3, [r4, #14]
   471e0:	add	r2, r3, r2, lsl #1
   471e4:	mov	r1, r7
   471e8:	add	r0, r9, r6
   471ec:	bl	11000 <memcpy@plt>
   471f0:	mov	r3, #0
   471f4:	strb	r3, [r5]
   471f8:	mov	r0, r5
   471fc:	bl	33360 <fputs@plt+0x221c8>
   47200:	cmp	r0, #0
   47204:	bne	47224 <fputs@plt+0x3608c>
   47208:	ldrb	r3, [sl, #17]
   4720c:	cmp	r3, #0
   47210:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   47214:	mov	r0, r5
   47218:	bl	47088 <fputs@plt+0x35ef0>
   4721c:	str	r0, [r8]
   47220:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   47224:	str	r0, [r8]
   47228:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4722c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47230:	sub	sp, sp, #52	; 0x34
   47234:	mov	r9, r0
   47238:	mov	r6, r1
   4723c:	mov	r8, r2
   47240:	str	r3, [sp, #8]
   47244:	ldr	fp, [r1, #84]	; 0x54
   47248:	ldr	r5, [r0]
   4724c:	ldr	r4, [r1, #72]	; 0x48
   47250:	ldrb	r3, [r5, #16]
   47254:	cmp	r3, #0
   47258:	bne	473b0 <fputs@plt+0x36218>
   4725c:	ldrh	r3, [r4, #24]
   47260:	tst	r3, #2
   47264:	bne	473c4 <fputs@plt+0x3622c>
   47268:	ldrh	r2, [r4, #24]
   4726c:	ldr	r3, [sp, #92]	; 0x5c
   47270:	clz	r3, r3
   47274:	lsr	r3, r3, #5
   47278:	ands	r3, r3, r2, lsr #3
   4727c:	ldrne	sl, [r4, #20]
   47280:	moveq	sl, #0
   47284:	bic	r2, r2, #8
   47288:	strh	r2, [r4, #24]
   4728c:	ldr	r1, [sp, #88]	; 0x58
   47290:	mov	r0, r5
   47294:	bl	1baa4 <fputs@plt+0xa90c>
   47298:	subs	r7, r0, #0
   4729c:	beq	472d0 <fputs@plt+0x36138>
   472a0:	ldrh	r3, [r7, #24]
   472a4:	and	r3, r3, #8
   472a8:	ldrh	r2, [r4, #24]
   472ac:	orr	r3, r3, r2
   472b0:	strh	r3, [r4, #24]
   472b4:	ldrb	r3, [r5, #16]
   472b8:	cmp	r3, #0
   472bc:	beq	473d8 <fputs@plt+0x36240>
   472c0:	ldr	r1, [r5, #28]
   472c4:	add	r1, r1, #1
   472c8:	mov	r0, r7
   472cc:	bl	15cd8 <fputs@plt+0x4b40>
   472d0:	ldr	r3, [r4, #20]
   472d4:	str	r3, [sp, #12]
   472d8:	ldr	r1, [sp, #88]	; 0x58
   472dc:	mov	r0, r4
   472e0:	bl	15cd8 <fputs@plt+0x4b40>
   472e4:	mov	r0, r4
   472e8:	bl	15c30 <fputs@plt+0x4a98>
   472ec:	ldrb	r3, [r5, #16]
   472f0:	cmp	r3, #0
   472f4:	bne	473e4 <fputs@plt+0x3624c>
   472f8:	cmp	sl, #0
   472fc:	bne	473fc <fputs@plt+0x36264>
   47300:	mov	r3, #0
   47304:	str	r3, [sp, #40]	; 0x28
   47308:	ldr	r3, [sp, #88]	; 0x58
   4730c:	str	r3, [r6, #84]	; 0x54
   47310:	and	r3, r8, #251	; 0xfb
   47314:	cmp	r3, #1
   47318:	beq	47458 <fputs@plt+0x362c0>
   4731c:	ldr	r3, [r6, #56]	; 0x38
   47320:	ldr	r1, [r3]
   47324:	rev	r1, r1
   47328:	cmp	r1, #0
   4732c:	bne	47474 <fputs@plt+0x362dc>
   47330:	cmp	r8, #1
   47334:	beq	474e4 <fputs@plt+0x3634c>
   47338:	mov	r3, #0
   4733c:	add	r2, sp, #44	; 0x2c
   47340:	ldr	r1, [sp, #8]
   47344:	mov	r0, r9
   47348:	bl	4456c <fputs@plt+0x333d4>
   4734c:	mov	r7, r0
   47350:	str	r0, [sp, #40]	; 0x28
   47354:	cmp	r0, #0
   47358:	bne	474e8 <fputs@plt+0x36350>
   4735c:	ldr	r3, [sp, #44]	; 0x2c
   47360:	ldr	r0, [r3, #72]	; 0x48
   47364:	bl	41ba0 <fputs@plt+0x30a08>
   47368:	mov	sl, r0
   4736c:	str	r0, [sp, #40]	; 0x28
   47370:	cmp	r0, #0
   47374:	bne	4749c <fputs@plt+0x36304>
   47378:	ldr	r6, [sp, #44]	; 0x2c
   4737c:	cmp	r8, #4
   47380:	beq	474ac <fputs@plt+0x36314>
   47384:	ldrb	r3, [r6]
   47388:	str	r3, [sp, #12]
   4738c:	mov	r0, r6
   47390:	bl	33360 <fputs@plt+0x221c8>
   47394:	subs	sl, r0, #0
   47398:	bne	474cc <fputs@plt+0x36334>
   4739c:	ldrh	r7, [r6, #18]
   473a0:	cmp	r7, #0
   473a4:	ble	475dc <fputs@plt+0x36444>
   473a8:	mov	r5, sl
   473ac:	b	4756c <fputs@plt+0x363d4>
   473b0:	mov	r0, r4
   473b4:	bl	41ba0 <fputs@plt+0x30a08>
   473b8:	subs	r7, r0, #0
   473bc:	beq	4725c <fputs@plt+0x360c4>
   473c0:	b	474e8 <fputs@plt+0x36350>
   473c4:	mov	r0, r4
   473c8:	bl	2137c <fputs@plt+0x101e4>
   473cc:	subs	r7, r0, #0
   473d0:	beq	47268 <fputs@plt+0x360d0>
   473d4:	b	474e8 <fputs@plt+0x36350>
   473d8:	mov	r0, r7
   473dc:	bl	15bdc <fputs@plt+0x4a44>
   473e0:	b	472d0 <fputs@plt+0x36138>
   473e4:	ldr	r1, [sp, #12]
   473e8:	mov	r0, r7
   473ec:	bl	15cd8 <fputs@plt+0x4b40>
   473f0:	mov	r0, r7
   473f4:	bl	445b8 <fputs@plt+0x33420>
   473f8:	b	472f8 <fputs@plt+0x36160>
   473fc:	mov	r3, #0
   47400:	add	r2, sp, #16
   47404:	mov	r1, sl
   47408:	mov	r0, r5
   4740c:	bl	44090 <fputs@plt+0x32ef8>
   47410:	subs	r7, r0, #0
   47414:	beq	47438 <fputs@plt+0x362a0>
   47418:	ldr	r3, [r5, #32]
   4741c:	cmp	sl, r3
   47420:	bhi	474e8 <fputs@plt+0x36350>
   47424:	ldr	r2, [r5, #208]	; 0xd0
   47428:	mov	r1, sl
   4742c:	ldr	r0, [r5, #60]	; 0x3c
   47430:	bl	1c7cc <fputs@plt+0xb634>
   47434:	b	474e8 <fputs@plt+0x36350>
   47438:	ldr	r0, [sp, #16]
   4743c:	ldrh	r3, [r0, #24]
   47440:	orr	r3, r3, #8
   47444:	strh	r3, [r0, #24]
   47448:	bl	15c30 <fputs@plt+0x4a98>
   4744c:	ldr	r0, [sp, #16]
   47450:	bl	445b8 <fputs@plt+0x33420>
   47454:	b	47300 <fputs@plt+0x36168>
   47458:	mov	r0, r6
   4745c:	bl	47088 <fputs@plt+0x35ef0>
   47460:	mov	r7, r0
   47464:	str	r0, [sp, #40]	; 0x28
   47468:	cmp	r0, #0
   4746c:	beq	47330 <fputs@plt+0x36198>
   47470:	b	474e8 <fputs@plt+0x36350>
   47474:	add	r3, sp, #40	; 0x28
   47478:	str	r3, [sp]
   4747c:	ldr	r3, [sp, #88]	; 0x58
   47480:	mov	r2, #4
   47484:	mov	r0, r9
   47488:	bl	46f34 <fputs@plt+0x35d9c>
   4748c:	ldr	r7, [sp, #40]	; 0x28
   47490:	cmp	r7, #0
   47494:	beq	47330 <fputs@plt+0x36198>
   47498:	b	474e8 <fputs@plt+0x36350>
   4749c:	ldr	r0, [sp, #44]	; 0x2c
   474a0:	bl	44c90 <fputs@plt+0x33af8>
   474a4:	ldr	r7, [sp, #40]	; 0x28
   474a8:	b	474e8 <fputs@plt+0x36350>
   474ac:	ldr	r2, [r6, #56]	; 0x38
   474b0:	ldr	r3, [r2]
   474b4:	rev	r3, r3
   474b8:	cmp	fp, r3
   474bc:	beq	474f4 <fputs@plt+0x3635c>
   474c0:	ldr	r0, [pc, #384]	; 47648 <fputs@plt+0x364b0>
   474c4:	bl	33174 <fputs@plt+0x21fdc>
   474c8:	mov	sl, r0
   474cc:	str	sl, [sp, #40]	; 0x28
   474d0:	ldr	r0, [sp, #44]	; 0x2c
   474d4:	bl	44c90 <fputs@plt+0x33af8>
   474d8:	ldr	r3, [sp, #40]	; 0x28
   474dc:	cmp	r3, #0
   474e0:	beq	47628 <fputs@plt+0x36490>
   474e4:	ldr	r7, [sp, #40]	; 0x28
   474e8:	mov	r0, r7
   474ec:	add	sp, sp, #52	; 0x34
   474f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   474f4:	ldr	r3, [sp, #88]	; 0x58
   474f8:	rev	r3, r3
   474fc:	str	r3, [r2]
   47500:	b	474cc <fputs@plt+0x36334>
   47504:	ldr	r3, [r6, #80]	; 0x50
   47508:	add	r2, sp, #16
   4750c:	mov	r1, r4
   47510:	mov	r0, r6
   47514:	blx	r3
   47518:	ldrh	r2, [sp, #32]
   4751c:	ldr	r3, [sp, #28]
   47520:	cmp	r2, r3
   47524:	bcs	47560 <fputs@plt+0x363c8>
   47528:	ldrh	r3, [sp, #34]	; 0x22
   4752c:	sub	r1, r3, #1
   47530:	add	r1, r4, r1
   47534:	ldrh	r0, [r6, #20]
   47538:	ldr	r2, [r6, #56]	; 0x38
   4753c:	add	r2, r2, r0
   47540:	cmp	r1, r2
   47544:	bhi	47560 <fputs@plt+0x363c8>
   47548:	sub	r3, r3, #4
   4754c:	add	r4, r4, r3
   47550:	ldr	r3, [r4]
   47554:	rev	r3, r3
   47558:	cmp	fp, r3
   4755c:	beq	475c4 <fputs@plt+0x3642c>
   47560:	add	r5, r5, #1
   47564:	cmp	r7, r5
   47568:	beq	475e4 <fputs@plt+0x3644c>
   4756c:	ldr	r2, [r6, #64]	; 0x40
   47570:	lsl	r3, r5, #1
   47574:	ldrh	r3, [r2, r3]
   47578:	rev16	r3, r3
   4757c:	ldrh	r4, [r6, #20]
   47580:	and	r3, r3, r4
   47584:	ldr	r4, [r6, #56]	; 0x38
   47588:	add	r4, r4, r3
   4758c:	cmp	r8, #3
   47590:	beq	47504 <fputs@plt+0x3636c>
   47594:	ldr	r3, [r4]
   47598:	rev	r3, r3
   4759c:	cmp	fp, r3
   475a0:	bne	47560 <fputs@plt+0x363c8>
   475a4:	ldr	r3, [sp, #88]	; 0x58
   475a8:	rev	r3, r3
   475ac:	str	r3, [r4]
   475b0:	cmp	r7, r5
   475b4:	beq	475e4 <fputs@plt+0x3644c>
   475b8:	ldrb	r3, [sp, #12]
   475bc:	strb	r3, [r6]
   475c0:	b	474cc <fputs@plt+0x36334>
   475c4:	ldr	r3, [sp, #88]	; 0x58
   475c8:	rev	r3, r3
   475cc:	str	r3, [r4]
   475d0:	cmp	r5, r7
   475d4:	bne	475b8 <fputs@plt+0x36420>
   475d8:	b	47608 <fputs@plt+0x36470>
   475dc:	mov	r5, sl
   475e0:	b	475b0 <fputs@plt+0x36418>
   475e4:	cmp	r8, #5
   475e8:	bne	47608 <fputs@plt+0x36470>
   475ec:	ldrb	r3, [r6, #5]
   475f0:	add	r3, r3, #8
   475f4:	ldr	r1, [r6, #56]	; 0x38
   475f8:	ldr	r2, [r1, r3]
   475fc:	rev	r2, r2
   47600:	cmp	fp, r2
   47604:	beq	47618 <fputs@plt+0x36480>
   47608:	ldr	r0, [pc, #60]	; 4764c <fputs@plt+0x364b4>
   4760c:	bl	33174 <fputs@plt+0x21fdc>
   47610:	mov	sl, r0
   47614:	b	474cc <fputs@plt+0x36334>
   47618:	ldr	r2, [sp, #88]	; 0x58
   4761c:	rev	r2, r2
   47620:	str	r2, [r1, r3]
   47624:	b	475b8 <fputs@plt+0x36420>
   47628:	add	r3, sp, #40	; 0x28
   4762c:	str	r3, [sp]
   47630:	ldr	r3, [sp, #8]
   47634:	mov	r2, r8
   47638:	ldr	r1, [sp, #88]	; 0x58
   4763c:	mov	r0, r9
   47640:	bl	46f34 <fputs@plt+0x35d9c>
   47644:	b	474e4 <fputs@plt+0x3634c>
   47648:	strdeq	lr, [r0], -r7
   4764c:	andeq	lr, r0, fp, lsl r7
   47650:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47654:	sub	sp, sp, #32
   47658:	mov	r6, r0
   4765c:	mov	r7, r1
   47660:	mov	r4, r2
   47664:	mov	r8, r3
   47668:	mov	r1, r2
   4766c:	bl	16a54 <fputs@plt+0x58bc>
   47670:	cmp	r4, r0
   47674:	beq	47798 <fputs@plt+0x36600>
   47678:	ldr	r1, [r6, #32]
   4767c:	ldr	r3, [pc, #440]	; 4783c <fputs@plt+0x366a4>
   47680:	ldr	r0, [r3, #608]	; 0x260
   47684:	bl	7db00 <fputs@plt+0x6c968>
   47688:	add	r0, r0, #1
   4768c:	cmp	r4, r0
   47690:	beq	47798 <fputs@plt+0x36600>
   47694:	ldr	r3, [r6, #12]
   47698:	ldr	r3, [r3, #56]	; 0x38
   4769c:	ldr	r3, [r3, #36]	; 0x24
   476a0:	cmp	r3, #0
   476a4:	moveq	r5, #101	; 0x65
   476a8:	beq	47830 <fputs@plt+0x36698>
   476ac:	add	r3, sp, #16
   476b0:	add	r2, sp, #15
   476b4:	mov	r1, r4
   476b8:	mov	r0, r6
   476bc:	bl	448f4 <fputs@plt+0x3375c>
   476c0:	subs	r5, r0, #0
   476c4:	bne	47830 <fputs@plt+0x36698>
   476c8:	ldrb	r3, [sp, #15]
   476cc:	cmp	r3, #1
   476d0:	beq	47780 <fputs@plt+0x365e8>
   476d4:	cmp	r3, #2
   476d8:	beq	47790 <fputs@plt+0x365f8>
   476dc:	mov	r3, #0
   476e0:	add	r2, sp, #24
   476e4:	mov	r1, r4
   476e8:	mov	r0, r6
   476ec:	bl	4456c <fputs@plt+0x333d4>
   476f0:	subs	r5, r0, #0
   476f4:	bne	47830 <fputs@plt+0x36698>
   476f8:	cmp	r8, #0
   476fc:	moveq	r9, r7
   47700:	moveq	sl, #2
   47704:	movne	r9, #0
   47708:	movne	sl, r9
   4770c:	str	sl, [sp]
   47710:	mov	r3, r9
   47714:	add	r2, sp, #20
   47718:	add	r1, sp, #28
   4771c:	mov	r0, r6
   47720:	bl	46768 <fputs@plt+0x355d0>
   47724:	subs	r5, r0, #0
   47728:	bne	477ec <fputs@plt+0x36654>
   4772c:	ldr	r0, [sp, #28]
   47730:	bl	44c90 <fputs@plt+0x33af8>
   47734:	cmp	r8, #0
   47738:	beq	47748 <fputs@plt+0x365b0>
   4773c:	ldr	r3, [sp, #20]
   47740:	cmp	r7, r3
   47744:	bcc	4770c <fputs@plt+0x36574>
   47748:	ldrb	r2, [sp, #15]
   4774c:	str	r8, [sp, #4]
   47750:	ldr	r3, [sp, #20]
   47754:	str	r3, [sp]
   47758:	ldr	r3, [sp, #16]
   4775c:	ldr	r1, [sp, #24]
   47760:	mov	r0, r6
   47764:	bl	4722c <fputs@plt+0x36094>
   47768:	mov	r5, r0
   4776c:	ldr	r0, [sp, #24]
   47770:	bl	44c90 <fputs@plt+0x33af8>
   47774:	cmp	r5, #0
   47778:	bne	47830 <fputs@plt+0x36698>
   4777c:	b	47798 <fputs@plt+0x36600>
   47780:	ldr	r0, [pc, #184]	; 47840 <fputs@plt+0x366a8>
   47784:	bl	33174 <fputs@plt+0x21fdc>
   47788:	mov	r5, r0
   4778c:	b	47830 <fputs@plt+0x36698>
   47790:	cmp	r8, #0
   47794:	beq	477bc <fputs@plt+0x36624>
   47798:	cmp	r8, #0
   4779c:	movne	r5, #0
   477a0:	bne	47830 <fputs@plt+0x36698>
   477a4:	ldr	r1, [r6, #32]
   477a8:	ldr	r3, [pc, #140]	; 4783c <fputs@plt+0x366a4>
   477ac:	ldr	r0, [r3, #608]	; 0x260
   477b0:	bl	7db00 <fputs@plt+0x6c968>
   477b4:	add	r7, r0, #1
   477b8:	b	477fc <fputs@plt+0x36664>
   477bc:	mov	r3, #1
   477c0:	str	r3, [sp]
   477c4:	mov	r3, r4
   477c8:	add	r2, sp, #24
   477cc:	add	r1, sp, #28
   477d0:	mov	r0, r6
   477d4:	bl	46768 <fputs@plt+0x355d0>
   477d8:	subs	r5, r0, #0
   477dc:	bne	47830 <fputs@plt+0x36698>
   477e0:	ldr	r0, [sp, #28]
   477e4:	bl	44c90 <fputs@plt+0x33af8>
   477e8:	b	47798 <fputs@plt+0x36600>
   477ec:	ldr	r0, [sp, #24]
   477f0:	bl	44c90 <fputs@plt+0x33af8>
   477f4:	b	47830 <fputs@plt+0x36698>
   477f8:	mov	r4, r7
   477fc:	sub	r5, r4, #1
   47800:	cmp	r5, r7
   47804:	beq	477f8 <fputs@plt+0x36660>
   47808:	mov	r1, r5
   4780c:	mov	r0, r6
   47810:	bl	16a54 <fputs@plt+0x58bc>
   47814:	mov	r4, r0
   47818:	cmp	r5, r0
   4781c:	beq	477fc <fputs@plt+0x36664>
   47820:	mov	r3, #1
   47824:	strb	r3, [r6, #19]
   47828:	str	r5, [r6, #44]	; 0x2c
   4782c:	mov	r5, r8
   47830:	mov	r0, r5
   47834:	add	sp, sp, #32
   47838:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4783c:	andeq	sl, r9, r8, lsr r1
   47840:	andeq	lr, r0, r1, lsr #15
   47844:	push	{r4, r5, r6, r7, r8, lr}
   47848:	sub	sp, sp, #24
   4784c:	mov	r3, #0
   47850:	str	r3, [sp, #20]
   47854:	ldr	r6, [r0, #12]
   47858:	cmp	r2, #1
   4785c:	bls	478d4 <fputs@plt+0x3673c>
   47860:	mov	r4, r0
   47864:	mov	r5, r2
   47868:	cmp	r1, #0
   4786c:	beq	478e0 <fputs@plt+0x36748>
   47870:	str	r1, [sp, #16]
   47874:	ldr	r3, [r1, #72]	; 0x48
   47878:	ldrh	r2, [r3, #26]
   4787c:	add	r2, r2, #1
   47880:	strh	r2, [r3, #26]
   47884:	ldr	r2, [r3, #28]
   47888:	ldr	r3, [r2, #12]
   4788c:	add	r3, r3, #1
   47890:	str	r3, [r2, #12]
   47894:	ldr	r0, [r6, #72]	; 0x48
   47898:	bl	41ba0 <fputs@plt+0x30a08>
   4789c:	str	r0, [sp, #12]
   478a0:	cmp	r0, #0
   478a4:	beq	478f0 <fputs@plt+0x36758>
   478a8:	ldr	r3, [sp, #16]
   478ac:	cmp	r3, #0
   478b0:	movne	r2, #0
   478b4:	strbne	r2, [r3]
   478b8:	ldr	r0, [sp, #16]
   478bc:	bl	44c90 <fputs@plt+0x33af8>
   478c0:	ldr	r0, [sp, #20]
   478c4:	bl	44c90 <fputs@plt+0x33af8>
   478c8:	ldr	r0, [sp, #12]
   478cc:	add	sp, sp, #24
   478d0:	pop	{r4, r5, r6, r7, r8, pc}
   478d4:	ldr	r0, [pc, #648]	; 47b64 <fputs@plt+0x369cc>
   478d8:	bl	33174 <fputs@plt+0x21fdc>
   478dc:	b	478cc <fputs@plt+0x36734>
   478e0:	mov	r1, r2
   478e4:	bl	1baec <fputs@plt+0xa954>
   478e8:	str	r0, [sp, #16]
   478ec:	b	47894 <fputs@plt+0x366fc>
   478f0:	ldr	r2, [r6, #56]	; 0x38
   478f4:	ldr	r7, [r2, #36]	; 0x24
   478f8:	rev	r7, r7
   478fc:	add	r3, r7, #1
   47900:	rev	r3, r3
   47904:	str	r3, [r2, #36]	; 0x24
   47908:	ldrh	r3, [r4, #22]
   4790c:	tst	r3, #4
   47910:	beq	47950 <fputs@plt+0x367b8>
   47914:	ldr	r3, [sp, #16]
   47918:	cmp	r3, #0
   4791c:	beq	479bc <fputs@plt+0x36824>
   47920:	ldr	r3, [sp, #16]
   47924:	ldr	r0, [r3, #72]	; 0x48
   47928:	bl	41ba0 <fputs@plt+0x30a08>
   4792c:	str	r0, [sp, #12]
   47930:	cmp	r0, #0
   47934:	bne	478a8 <fputs@plt+0x36710>
   47938:	ldr	r3, [sp, #16]
   4793c:	ldr	r2, [r3, #52]	; 0x34
   47940:	ldr	r2, [r2, #32]
   47944:	mov	r1, #0
   47948:	ldr	r0, [r3, #56]	; 0x38
   4794c:	bl	10f64 <memset@plt>
   47950:	ldrb	r3, [r4, #17]
   47954:	cmp	r3, #0
   47958:	bne	479dc <fputs@plt+0x36844>
   4795c:	cmp	r7, #0
   47960:	moveq	r7, #0
   47964:	bne	47a08 <fputs@plt+0x36870>
   47968:	ldr	r3, [sp, #16]
   4796c:	cmp	r3, #0
   47970:	beq	47b44 <fputs@plt+0x369ac>
   47974:	ldr	r3, [sp, #16]
   47978:	ldr	r0, [r3, #72]	; 0x48
   4797c:	bl	41ba0 <fputs@plt+0x30a08>
   47980:	str	r0, [sp, #12]
   47984:	cmp	r0, #0
   47988:	bne	478a8 <fputs@plt+0x36710>
   4798c:	ldr	r3, [sp, #16]
   47990:	ldr	r3, [r3, #56]	; 0x38
   47994:	rev	r7, r7
   47998:	str	r7, [r3]
   4799c:	ldr	r3, [sp, #16]
   479a0:	ldr	r3, [r3, #56]	; 0x38
   479a4:	mov	r2, #0
   479a8:	str	r2, [r3, #4]
   479ac:	ldr	r3, [r6, #56]	; 0x38
   479b0:	rev	r5, r5
   479b4:	str	r5, [r3, #32]
   479b8:	b	478a8 <fputs@plt+0x36710>
   479bc:	add	r2, sp, #16
   479c0:	mov	r1, r5
   479c4:	mov	r0, r4
   479c8:	bl	4456c <fputs@plt+0x333d4>
   479cc:	str	r0, [sp, #12]
   479d0:	cmp	r0, #0
   479d4:	bne	478a8 <fputs@plt+0x36710>
   479d8:	b	47920 <fputs@plt+0x36788>
   479dc:	add	r3, sp, #12
   479e0:	str	r3, [sp]
   479e4:	mov	r3, #0
   479e8:	mov	r2, #2
   479ec:	mov	r1, r5
   479f0:	mov	r0, r4
   479f4:	bl	46f34 <fputs@plt+0x35d9c>
   479f8:	ldr	r3, [sp, #12]
   479fc:	cmp	r3, #0
   47a00:	bne	478a8 <fputs@plt+0x36710>
   47a04:	b	4795c <fputs@plt+0x367c4>
   47a08:	ldr	r3, [r6, #56]	; 0x38
   47a0c:	ldr	r7, [r3, #32]
   47a10:	rev	r7, r7
   47a14:	mov	r3, #0
   47a18:	add	r2, sp, #20
   47a1c:	mov	r1, r7
   47a20:	mov	r0, r4
   47a24:	bl	4456c <fputs@plt+0x333d4>
   47a28:	str	r0, [sp, #12]
   47a2c:	cmp	r0, #0
   47a30:	bne	478a8 <fputs@plt+0x36710>
   47a34:	ldr	r2, [sp, #20]
   47a38:	ldr	r3, [r2, #56]	; 0x38
   47a3c:	ldr	r8, [r3, #4]
   47a40:	rev	r8, r8
   47a44:	ldr	r3, [r4, #36]	; 0x24
   47a48:	lsr	r3, r3, #2
   47a4c:	sub	r1, r3, #2
   47a50:	cmp	r1, r8
   47a54:	bcc	47adc <fputs@plt+0x36944>
   47a58:	sub	r3, r3, #8
   47a5c:	cmp	r3, r8
   47a60:	bls	47968 <fputs@plt+0x367d0>
   47a64:	ldr	r0, [r2, #72]	; 0x48
   47a68:	bl	41ba0 <fputs@plt+0x30a08>
   47a6c:	mov	r6, r0
   47a70:	str	r0, [sp, #12]
   47a74:	cmp	r0, #0
   47a78:	bne	478a8 <fputs@plt+0x36710>
   47a7c:	ldr	r2, [sp, #20]
   47a80:	ldr	r1, [r2, #56]	; 0x38
   47a84:	add	r3, r8, #1
   47a88:	rev	r3, r3
   47a8c:	str	r3, [r1, #4]
   47a90:	rev	r3, r5
   47a94:	add	r8, r8, #2
   47a98:	ldr	r2, [r2, #56]	; 0x38
   47a9c:	str	r3, [r2, r8, lsl #2]
   47aa0:	ldr	r3, [sp, #16]
   47aa4:	cmp	r3, #0
   47aa8:	beq	47ab8 <fputs@plt+0x36920>
   47aac:	ldrh	r2, [r4, #22]
   47ab0:	tst	r2, #4
   47ab4:	beq	47aec <fputs@plt+0x36954>
   47ab8:	ldr	r3, [r4, #60]	; 0x3c
   47abc:	cmp	r3, #0
   47ac0:	beq	47b18 <fputs@plt+0x36980>
   47ac4:	ldr	r0, [r4, #60]	; 0x3c
   47ac8:	ldr	r3, [r0]
   47acc:	cmp	r5, r3
   47ad0:	bls	47b34 <fputs@plt+0x3699c>
   47ad4:	str	r6, [sp, #12]
   47ad8:	b	478a8 <fputs@plt+0x36710>
   47adc:	ldr	r0, [pc, #132]	; 47b68 <fputs@plt+0x369d0>
   47ae0:	bl	33174 <fputs@plt+0x21fdc>
   47ae4:	str	r0, [sp, #12]
   47ae8:	b	478a8 <fputs@plt+0x36710>
   47aec:	ldr	r2, [r3, #72]	; 0x48
   47af0:	ldrh	r3, [r2, #24]
   47af4:	tst	r3, #2
   47af8:	beq	47ab8 <fputs@plt+0x36920>
   47afc:	ldr	r1, [r2, #16]
   47b00:	ldr	r1, [r1, #104]	; 0x68
   47b04:	cmp	r1, #0
   47b08:	biceq	r3, r3, #4
   47b0c:	orreq	r3, r3, #32
   47b10:	strheq	r3, [r2, #24]
   47b14:	b	47ab8 <fputs@plt+0x36920>
   47b18:	ldr	r0, [r4, #44]	; 0x2c
   47b1c:	bl	1c308 <fputs@plt+0xb170>
   47b20:	str	r0, [r4, #60]	; 0x3c
   47b24:	cmp	r0, #0
   47b28:	bne	47ac4 <fputs@plt+0x3692c>
   47b2c:	mov	r6, #7
   47b30:	b	47ad4 <fputs@plt+0x3693c>
   47b34:	mov	r1, r5
   47b38:	bl	21108 <fputs@plt+0xff70>
   47b3c:	mov	r6, r0
   47b40:	b	47ad4 <fputs@plt+0x3693c>
   47b44:	add	r2, sp, #16
   47b48:	mov	r1, r5
   47b4c:	mov	r0, r4
   47b50:	bl	4456c <fputs@plt+0x333d4>
   47b54:	str	r0, [sp, #12]
   47b58:	cmp	r0, #0
   47b5c:	bne	478a8 <fputs@plt+0x36710>
   47b60:	b	47974 <fputs@plt+0x367dc>
   47b64:	andeq	pc, r0, r0, ror #1
   47b68:	andeq	pc, r0, r5, lsl r1	; <UNPREDICTABLE>
   47b6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   47b70:	sub	sp, sp, #36	; 0x24
   47b74:	mov	r4, r0
   47b78:	mov	r5, r1
   47b7c:	mov	r6, r2
   47b80:	ldr	r7, [r0, #52]	; 0x34
   47b84:	ldr	r3, [r0, #80]	; 0x50
   47b88:	add	r2, sp, #8
   47b8c:	blx	r3
   47b90:	ldrh	r2, [sp, #26]
   47b94:	strh	r2, [r6]
   47b98:	ldrh	lr, [sp, #24]
   47b9c:	ldr	r3, [sp, #20]
   47ba0:	cmp	lr, r3
   47ba4:	moveq	r6, #0
   47ba8:	beq	47c48 <fputs@plt+0x36ab0>
   47bac:	sub	ip, r2, #1
   47bb0:	add	ip, r5, ip
   47bb4:	ldrh	r0, [r4, #20]
   47bb8:	ldr	r1, [r4, #56]	; 0x38
   47bbc:	add	r1, r1, r0
   47bc0:	cmp	ip, r1
   47bc4:	bhi	47c2c <fputs@plt+0x36a94>
   47bc8:	add	r5, r5, r2
   47bcc:	ldr	r4, [r5, #-4]
   47bd0:	rev	r4, r4
   47bd4:	ldr	r0, [r7, #36]	; 0x24
   47bd8:	sub	r0, r0, #4
   47bdc:	sub	r3, r3, #1
   47be0:	sub	r3, r3, lr
   47be4:	mov	r1, r0
   47be8:	add	r0, r3, r0
   47bec:	bl	7db00 <fputs@plt+0x6c968>
   47bf0:	mov	r6, r0
   47bf4:	sub	r5, r0, #1
   47bf8:	cmp	r0, #0
   47bfc:	beq	47c48 <fputs@plt+0x36ab0>
   47c00:	mov	r3, #0
   47c04:	str	r3, [sp]
   47c08:	str	r3, [sp, #4]
   47c0c:	cmp	r4, #1
   47c10:	bls	47c3c <fputs@plt+0x36aa4>
   47c14:	ldr	r3, [r7, #44]	; 0x2c
   47c18:	cmp	r4, r3
   47c1c:	bhi	47c3c <fputs@plt+0x36aa4>
   47c20:	ldr	r9, [pc, #244]	; 47d1c <fputs@plt+0x36b84>
   47c24:	mov	r8, #0
   47c28:	b	47cc8 <fputs@plt+0x36b30>
   47c2c:	ldr	r0, [pc, #236]	; 47d20 <fputs@plt+0x36b88>
   47c30:	bl	33174 <fputs@plt+0x21fdc>
   47c34:	mov	r6, r0
   47c38:	b	47c48 <fputs@plt+0x36ab0>
   47c3c:	ldr	r0, [pc, #224]	; 47d24 <fputs@plt+0x36b8c>
   47c40:	bl	33174 <fputs@plt+0x21fdc>
   47c44:	mov	r6, r0
   47c48:	mov	r0, r6
   47c4c:	add	sp, sp, #36	; 0x24
   47c50:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47c54:	mov	r1, r4
   47c58:	mov	r0, r7
   47c5c:	bl	1baec <fputs@plt+0xa954>
   47c60:	str	r0, [sp, #4]
   47c64:	cmp	r0, #0
   47c68:	bne	47cf8 <fputs@plt+0x36b60>
   47c6c:	mov	r2, r4
   47c70:	ldr	r1, [sp, #4]
   47c74:	mov	r0, r7
   47c78:	bl	47844 <fputs@plt+0x366ac>
   47c7c:	mov	r6, r0
   47c80:	ldr	r3, [sp, #4]
   47c84:	cmp	r3, #0
   47c88:	beq	47c94 <fputs@plt+0x36afc>
   47c8c:	ldr	r0, [r3, #72]	; 0x48
   47c90:	bl	448e0 <fputs@plt+0x33748>
   47c94:	cmp	r6, #0
   47c98:	bne	47c48 <fputs@plt+0x36ab0>
   47c9c:	ldr	r4, [sp]
   47ca0:	cmp	r5, #0
   47ca4:	beq	47c48 <fputs@plt+0x36ab0>
   47ca8:	str	r8, [sp]
   47cac:	str	r8, [sp, #4]
   47cb0:	cmp	r4, #1
   47cb4:	bls	47c3c <fputs@plt+0x36aa4>
   47cb8:	sub	r5, r5, #1
   47cbc:	ldr	r3, [r7, #44]	; 0x2c
   47cc0:	cmp	r4, r3
   47cc4:	bhi	47c3c <fputs@plt+0x36aa4>
   47cc8:	cmp	r5, #0
   47ccc:	beq	47cec <fputs@plt+0x36b54>
   47cd0:	mov	r3, sp
   47cd4:	add	r2, sp, #4
   47cd8:	mov	r1, r4
   47cdc:	mov	r0, r7
   47ce0:	bl	44ca8 <fputs@plt+0x33b10>
   47ce4:	subs	r6, r0, #0
   47ce8:	bne	47c48 <fputs@plt+0x36ab0>
   47cec:	ldr	r3, [sp, #4]
   47cf0:	cmp	r3, #0
   47cf4:	beq	47c54 <fputs@plt+0x36abc>
   47cf8:	ldr	r3, [sp, #4]
   47cfc:	ldr	r3, [r3, #72]	; 0x48
   47d00:	ldrsh	r3, [r3, #26]
   47d04:	cmp	r3, #1
   47d08:	beq	47c6c <fputs@plt+0x36ad4>
   47d0c:	mov	r0, r9
   47d10:	bl	33174 <fputs@plt+0x21fdc>
   47d14:	mov	r6, r0
   47d18:	b	47c80 <fputs@plt+0x36ae8>
   47d1c:	muleq	r0, r6, r1
   47d20:	andeq	pc, r0, r2, ror r1	; <UNPREDICTABLE>
   47d24:	andeq	pc, r0, r2, lsl #3
   47d28:	ldr	r3, [r1]
   47d2c:	cmp	r3, #0
   47d30:	bxne	lr
   47d34:	push	{r4, lr}
   47d38:	mov	r4, r1
   47d3c:	ldr	r2, [r0, #84]	; 0x54
   47d40:	mov	r1, r0
   47d44:	ldr	r0, [r0, #52]	; 0x34
   47d48:	bl	47844 <fputs@plt+0x366ac>
   47d4c:	str	r0, [r4]
   47d50:	pop	{r4, pc}
   47d54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47d58:	sub	sp, sp, #28
   47d5c:	ldr	r9, [sp, #64]	; 0x40
   47d60:	ldr	r8, [sp, #72]	; 0x48
   47d64:	ldr	ip, [r8]
   47d68:	cmp	ip, #0
   47d6c:	bne	47de4 <fputs@plt+0x36c4c>
   47d70:	mov	r5, r3
   47d74:	mov	r7, r2
   47d78:	mov	r6, r1
   47d7c:	mov	r4, r0
   47d80:	ldrb	r3, [r0, #1]
   47d84:	cmp	r3, #0
   47d88:	bne	47d9c <fputs@plt+0x36c04>
   47d8c:	add	r3, r5, #2
   47d90:	ldrh	r2, [r0, #16]
   47d94:	cmp	r3, r2
   47d98:	ble	47dec <fputs@plt+0x36c54>
   47d9c:	cmp	r9, #0
   47da0:	moveq	r9, r7
   47da4:	beq	47db8 <fputs@plt+0x36c20>
   47da8:	mov	r2, r5
   47dac:	mov	r1, r7
   47db0:	mov	r0, r9
   47db4:	bl	11000 <memcpy@plt>
   47db8:	ldr	r3, [sp, #68]	; 0x44
   47dbc:	cmp	r3, #0
   47dc0:	revne	r3, r3
   47dc4:	strne	r3, [r9]
   47dc8:	ldrb	r0, [r4, #1]
   47dcc:	add	r3, r0, #1
   47dd0:	strb	r3, [r4, #1]
   47dd4:	add	r0, r0, #8
   47dd8:	str	r9, [r4, r0, lsl #2]
   47ddc:	add	r0, r4, r0, lsl #1
   47de0:	strh	r6, [r0, #6]
   47de4:	add	sp, sp, #28
   47de8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47dec:	ldr	r0, [r0, #72]	; 0x48
   47df0:	bl	41ba0 <fputs@plt+0x30a08>
   47df4:	cmp	r0, #0
   47df8:	strne	r0, [r8]
   47dfc:	bne	47de4 <fputs@plt+0x36c4c>
   47e00:	ldr	sl, [r4, #56]	; 0x38
   47e04:	ldrb	r3, [r4, #5]
   47e08:	mov	r2, #0
   47e0c:	str	r2, [sp, #20]
   47e10:	ldrh	r1, [r4, #18]
   47e14:	ldrh	r2, [r4, #14]
   47e18:	add	r2, r2, r1, lsl #1
   47e1c:	mov	r1, r2
   47e20:	str	r2, [sp, #4]
   47e24:	add	r2, r3, #5
   47e28:	str	r2, [sp, #8]
   47e2c:	add	r0, r3, #6
   47e30:	str	r0, [sp, #12]
   47e34:	ldrb	r2, [sl, r2]
   47e38:	ldrb	r9, [sl, r0]
   47e3c:	orr	r9, r9, r2, lsl #8
   47e40:	cmp	r1, r9
   47e44:	ble	47e7c <fputs@plt+0x36ce4>
   47e48:	cmp	r9, #0
   47e4c:	bne	47e60 <fputs@plt+0x36cc8>
   47e50:	ldr	r2, [r4, #52]	; 0x34
   47e54:	ldr	r2, [r2, #36]	; 0x24
   47e58:	cmp	r2, #65536	; 0x10000
   47e5c:	beq	47e78 <fputs@plt+0x36ce0>
   47e60:	ldr	r0, [pc, #404]	; 47ffc <fputs@plt+0x36e64>
   47e64:	bl	33174 <fputs@plt+0x21fdc>
   47e68:	subs	fp, r0, #0
   47e6c:	beq	47ed8 <fputs@plt+0x36d40>
   47e70:	str	fp, [r8]
   47e74:	b	47de4 <fputs@plt+0x36c4c>
   47e78:	mov	r9, #65536	; 0x10000
   47e7c:	add	r2, sl, r3
   47e80:	ldrb	r2, [r2, #2]
   47e84:	cmp	r2, #0
   47e88:	bne	47e9c <fputs@plt+0x36d04>
   47e8c:	add	r3, sl, r3
   47e90:	ldrb	r3, [r3, #1]
   47e94:	cmp	r3, #0
   47e98:	beq	47eac <fputs@plt+0x36d14>
   47e9c:	ldr	r3, [sp, #4]
   47ea0:	add	r3, r3, #2
   47ea4:	cmp	r3, r9
   47ea8:	ble	47f94 <fputs@plt+0x36dfc>
   47eac:	ldr	r3, [sp, #4]
   47eb0:	add	r3, r3, #2
   47eb4:	add	r3, r3, r5
   47eb8:	cmp	r9, r3
   47ebc:	blt	47fc0 <fputs@plt+0x36e28>
   47ec0:	sub	fp, r9, r5
   47ec4:	asr	r3, fp, #8
   47ec8:	ldr	r2, [sp, #8]
   47ecc:	strb	r3, [sl, r2]
   47ed0:	ldr	r3, [sp, #12]
   47ed4:	strb	fp, [sl, r3]
   47ed8:	ldrh	r3, [r4, #16]
   47edc:	sub	r3, r3, r5
   47ee0:	sub	r3, r3, #2
   47ee4:	strh	r3, [r4, #16]
   47ee8:	mov	r2, r5
   47eec:	mov	r1, r7
   47ef0:	add	r0, sl, fp
   47ef4:	bl	11000 <memcpy@plt>
   47ef8:	ldr	r3, [sp, #68]	; 0x44
   47efc:	cmp	r3, #0
   47f00:	revne	r3, r3
   47f04:	strne	r3, [sl, fp]
   47f08:	ldr	r9, [r4, #64]	; 0x40
   47f0c:	add	r5, r9, r6, lsl #1
   47f10:	ldrh	r2, [r4, #18]
   47f14:	sub	r2, r2, r6
   47f18:	lsl	r2, r2, #1
   47f1c:	mov	r1, r5
   47f20:	add	r0, r5, #2
   47f24:	bl	110d8 <memmove@plt>
   47f28:	asr	r3, fp, #8
   47f2c:	strb	r3, [r9, r6, lsl #1]
   47f30:	strb	fp, [r5, #1]
   47f34:	ldrh	r3, [r4, #18]
   47f38:	add	r3, r3, #1
   47f3c:	strh	r3, [r4, #18]
   47f40:	ldrb	r2, [r4, #5]
   47f44:	add	r2, r2, #4
   47f48:	ldrb	r3, [sl, r2]
   47f4c:	add	r3, r3, #1
   47f50:	uxtb	r3, r3
   47f54:	strb	r3, [sl, r2]
   47f58:	cmp	r3, #0
   47f5c:	ldrbeq	r3, [r4, #5]
   47f60:	addeq	r3, r3, #3
   47f64:	ldrbeq	r2, [sl, r3]
   47f68:	addeq	r2, r2, #1
   47f6c:	strbeq	r2, [sl, r3]
   47f70:	ldr	r3, [r4, #52]	; 0x34
   47f74:	ldrb	r3, [r3, #17]
   47f78:	cmp	r3, #0
   47f7c:	beq	47de4 <fputs@plt+0x36c4c>
   47f80:	mov	r2, r8
   47f84:	mov	r1, r7
   47f88:	mov	r0, r4
   47f8c:	bl	4701c <fputs@plt+0x35e84>
   47f90:	b	47de4 <fputs@plt+0x36c4c>
   47f94:	add	r2, sp, #20
   47f98:	mov	r1, r5
   47f9c:	mov	r0, r4
   47fa0:	bl	33b54 <fputs@plt+0x229bc>
   47fa4:	cmp	r0, #0
   47fa8:	subne	fp, r0, sl
   47fac:	bne	47ed8 <fputs@plt+0x36d40>
   47fb0:	ldr	fp, [sp, #20]
   47fb4:	cmp	fp, #0
   47fb8:	beq	47eac <fputs@plt+0x36d14>
   47fbc:	b	47e70 <fputs@plt+0x36cd8>
   47fc0:	mov	r0, r4
   47fc4:	bl	33d5c <fputs@plt+0x22bc4>
   47fc8:	mov	fp, r0
   47fcc:	str	r0, [sp, #20]
   47fd0:	cmp	r0, #0
   47fd4:	bne	47e70 <fputs@plt+0x36cd8>
   47fd8:	ldr	r3, [sp, #8]
   47fdc:	ldrb	r3, [sl, r3]
   47fe0:	ldr	r2, [sp, #12]
   47fe4:	ldrb	r9, [sl, r2]
   47fe8:	orr	r9, r9, r3, lsl #8
   47fec:	sub	r9, r9, #1
   47ff0:	uxth	r9, r9
   47ff4:	add	r9, r9, #1
   47ff8:	b	47ec0 <fputs@plt+0x36d28>
   47ffc:	ldrdeq	sp, [r0], -ip
   48000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48004:	sub	sp, sp, #340	; 0x154
   48008:	str	r0, [sp, #32]
   4800c:	ldr	r3, [r0, #4]
   48010:	ldr	r3, [r3, #36]	; 0x24
   48014:	lsl	r3, r3, #1
   48018:	ldr	r2, [pc, #3848]	; 48f28 <fputs@plt+0x37d90>
   4801c:	umull	r2, r3, r2, r3
   48020:	lsr	r3, r3, #1
   48024:	str	r3, [sp, #68]	; 0x44
   48028:	mov	r3, #0
   4802c:	str	r3, [sp, #56]	; 0x38
   48030:	b	485bc <fputs@plt+0x37424>
   48034:	ldr	r5, [sp, #36]	; 0x24
   48038:	ldr	r3, [r5, #84]	; 0x54
   4803c:	mov	r2, #0
   48040:	str	r2, [sp]
   48044:	add	r2, sp, #296	; 0x128
   48048:	add	r1, sp, #276	; 0x114
   4804c:	mov	r0, r4
   48050:	bl	46768 <fputs@plt+0x355d0>
   48054:	add	r2, sp, #336	; 0x150
   48058:	str	r0, [r2, #-80]!	; 0xffffffb0
   4805c:	ldr	r1, [sp, #276]	; 0x114
   48060:	mov	r0, r5
   48064:	bl	4717c <fputs@plt+0x35fe4>
   48068:	ldrb	r3, [r4, #17]
   4806c:	cmp	r3, #0
   48070:	bne	48110 <fputs@plt+0x36f78>
   48074:	ldr	r3, [sp, #256]	; 0x100
   48078:	cmp	r3, #0
   4807c:	bne	48610 <fputs@plt+0x37478>
   48080:	ldr	r4, [sp, #276]	; 0x114
   48084:	ldr	r5, [sp, #36]	; 0x24
   48088:	ldrb	r2, [r5, #1]
   4808c:	lsl	r2, r2, #1
   48090:	add	r1, r5, #22
   48094:	add	r0, r4, #22
   48098:	bl	11000 <memcpy@plt>
   4809c:	ldrb	r2, [r5, #1]
   480a0:	lsl	r2, r2, #2
   480a4:	add	r1, r5, #32
   480a8:	add	r0, r4, #32
   480ac:	bl	11000 <memcpy@plt>
   480b0:	ldrb	r3, [r5, #1]
   480b4:	strb	r3, [r4, #1]
   480b8:	ldr	r3, [sp, #276]	; 0x114
   480bc:	ldr	r3, [r3, #56]	; 0x38
   480c0:	ldrb	r1, [r3]
   480c4:	and	r1, r1, #247	; 0xf7
   480c8:	mov	r0, r5
   480cc:	bl	33288 <fputs@plt+0x220f0>
   480d0:	ldr	r2, [sp, #296]	; 0x128
   480d4:	rev	r2, r2
   480d8:	ldrb	r1, [r5, #5]
   480dc:	ldr	r3, [r5, #56]	; 0x38
   480e0:	add	r3, r3, r1
   480e4:	str	r2, [r3, #8]
   480e8:	ldr	r3, [sp, #276]	; 0x114
   480ec:	ldr	r2, [sp, #32]
   480f0:	str	r3, [r2, #124]	; 0x7c
   480f4:	mov	r3, #1
   480f8:	ldr	r2, [sp, #32]
   480fc:	strb	r3, [r2, #68]	; 0x44
   48100:	mov	r3, #0
   48104:	strh	r3, [r2, #80]	; 0x50
   48108:	strh	r3, [r2, #82]	; 0x52
   4810c:	b	485bc <fputs@plt+0x37424>
   48110:	ldr	r3, [sp, #36]	; 0x24
   48114:	ldr	r3, [r3, #84]	; 0x54
   48118:	add	r2, sp, #256	; 0x100
   4811c:	str	r2, [sp]
   48120:	mov	r2, #5
   48124:	ldr	r1, [sp, #296]	; 0x128
   48128:	mov	r0, r4
   4812c:	bl	46f34 <fputs@plt+0x35d9c>
   48130:	b	48074 <fputs@plt+0x36edc>
   48134:	ldr	r1, [sp, #36]	; 0x24
   48138:	ldrb	r2, [r1, #1]
   4813c:	cmp	r2, #0
   48140:	bne	48154 <fputs@plt+0x36fbc>
   48144:	ldrh	r2, [r1, #16]
   48148:	ldr	r1, [sp, #68]	; 0x44
   4814c:	cmp	r1, r2
   48150:	bge	49a0c <fputs@plt+0x38874>
   48154:	ldr	fp, [r3, #116]	; 0x74
   48158:	ldr	r3, [sp, #32]
   4815c:	ldr	r2, [sp, #44]	; 0x2c
   48160:	add	r3, r3, r2, lsl #1
   48164:	ldrh	r4, [r3, #78]	; 0x4e
   48168:	ldr	r0, [fp, #72]	; 0x48
   4816c:	bl	41ba0 <fputs@plt+0x30a08>
   48170:	subs	r3, r0, #0
   48174:	str	r3, [sp, #48]	; 0x30
   48178:	bne	49ad0 <fputs@plt+0x38938>
   4817c:	ldr	r2, [sp, #36]	; 0x24
   48180:	ldrb	r3, [r2, #3]
   48184:	cmp	r3, #0
   48188:	beq	48198 <fputs@plt+0x37000>
   4818c:	ldrb	r3, [r2, #1]
   48190:	cmp	r3, #1
   48194:	beq	482b8 <fputs@plt+0x37120>
   48198:	ldr	r5, [sp, #32]
   4819c:	ldr	r3, [r5, #4]
   481a0:	ldr	r0, [r3, #32]
   481a4:	bl	1f914 <fputs@plt+0xe77c>
   481a8:	ldrb	r2, [r5, #67]	; 0x43
   481ac:	mov	r3, #0
   481b0:	str	r3, [sp, #112]	; 0x70
   481b4:	str	r3, [sp, #120]	; 0x78
   481b8:	strb	r3, [sp, #124]	; 0x7c
   481bc:	str	r3, [sp, #160]	; 0xa0
   481c0:	str	r3, [sp, #168]	; 0xa8
   481c4:	subs	r3, r0, #0
   481c8:	str	r3, [sp, #28]
   481cc:	beq	499f4 <fputs@plt+0x3885c>
   481d0:	and	r3, r2, #1
   481d4:	str	r3, [sp, #80]	; 0x50
   481d8:	ldrb	r1, [fp, #1]
   481dc:	ldrh	r2, [fp, #18]
   481e0:	add	r3, r1, r2
   481e4:	str	r3, [sp, #52]	; 0x34
   481e8:	cmp	r3, #1
   481ec:	ble	484c8 <fputs@plt+0x37330>
   481f0:	cmp	r4, #0
   481f4:	beq	484bc <fputs@plt+0x37324>
   481f8:	cmp	r4, r3
   481fc:	subeq	r3, r3, #2
   48200:	ldreq	r0, [sp, #80]	; 0x50
   48204:	addeq	r3, r3, r0
   48208:	subne	r3, r4, #1
   4820c:	str	r3, [sp, #64]	; 0x40
   48210:	ldr	r3, [sp, #80]	; 0x50
   48214:	rsb	r3, r3, #2
   48218:	str	r3, [sp, #52]	; 0x34
   4821c:	ldr	r3, [sp, #52]	; 0x34
   48220:	add	r0, r3, #1
   48224:	str	r0, [sp, #60]	; 0x3c
   48228:	ldr	r0, [sp, #64]	; 0x40
   4822c:	add	r3, r3, r0
   48230:	sub	r3, r3, r1
   48234:	cmp	r2, r3
   48238:	beq	484d4 <fputs@plt+0x3733c>
   4823c:	ldr	r2, [fp, #64]	; 0x40
   48240:	lsl	r3, r3, #1
   48244:	ldrh	r3, [r2, r3]
   48248:	rev16	r2, r3
   4824c:	ldrh	r3, [fp, #20]
   48250:	and	r3, r3, r2
   48254:	ldr	r2, [fp, #56]	; 0x38
   48258:	add	r3, r2, r3
   4825c:	str	r3, [sp, #72]	; 0x48
   48260:	ldr	r3, [fp, #52]	; 0x34
   48264:	str	r3, [sp, #20]
   48268:	ldr	r3, [sp, #72]	; 0x48
   4826c:	ldr	r3, [r3]
   48270:	rev	r3, r3
   48274:	str	r3, [sp, #116]	; 0x74
   48278:	ldr	sl, [sp, #52]	; 0x34
   4827c:	str	sl, [sp, #76]	; 0x4c
   48280:	lsl	r3, sl, #2
   48284:	str	r3, [sp, #88]	; 0x58
   48288:	add	r2, sp, #128	; 0x80
   4828c:	add	r5, r2, r3
   48290:	add	r2, sp, #236	; 0xec
   48294:	add	r9, r2, r3
   48298:	add	r2, sp, #148	; 0x94
   4829c:	add	r8, r2, r3
   482a0:	ldr	r6, [sp, #48]	; 0x30
   482a4:	ldr	r3, [sp, #64]	; 0x40
   482a8:	sub	r3, r3, #1
   482ac:	str	r3, [sp, #40]	; 0x28
   482b0:	mov	r7, r8
   482b4:	b	48724 <fputs@plt+0x3758c>
   482b8:	ldrh	r3, [r2, #22]
   482bc:	ldrh	r2, [r2, #18]
   482c0:	cmp	r2, r3
   482c4:	bne	48198 <fputs@plt+0x37000>
   482c8:	ldr	r2, [fp, #84]	; 0x54
   482cc:	cmp	r2, #1
   482d0:	beq	48198 <fputs@plt+0x37000>
   482d4:	ldrh	r2, [fp, #18]
   482d8:	cmp	r4, r2
   482dc:	bne	48198 <fputs@plt+0x37000>
   482e0:	cmp	r3, #0
   482e4:	bne	482f8 <fputs@plt+0x37160>
   482e8:	ldr	r0, [pc, #3132]	; 48f2c <fputs@plt+0x37d94>
   482ec:	bl	33174 <fputs@plt+0x21fdc>
   482f0:	str	r0, [sp, #48]	; 0x30
   482f4:	b	4858c <fputs@plt+0x373f4>
   482f8:	ldr	r3, [sp, #36]	; 0x24
   482fc:	ldr	r4, [r3, #52]	; 0x34
   48300:	mov	r3, #0
   48304:	str	r3, [sp]
   48308:	add	r2, sp, #276	; 0x114
   4830c:	add	r1, sp, #236	; 0xec
   48310:	mov	r0, r4
   48314:	bl	46768 <fputs@plt+0x355d0>
   48318:	str	r0, [sp, #256]	; 0x100
   4831c:	cmp	r0, #0
   48320:	beq	48330 <fputs@plt+0x37198>
   48324:	ldr	r3, [sp, #256]	; 0x100
   48328:	str	r3, [sp, #48]	; 0x30
   4832c:	b	4858c <fputs@plt+0x373f4>
   48330:	ldr	r0, [sp, #36]	; 0x24
   48334:	ldr	r1, [r0, #32]
   48338:	str	r1, [sp, #296]	; 0x128
   4833c:	ldr	r3, [r0, #76]	; 0x4c
   48340:	blx	r3
   48344:	strh	r0, [sp, #216]	; 0xd8
   48348:	mov	r1, #13
   4834c:	ldr	r0, [sp, #236]	; 0xec
   48350:	bl	33288 <fputs@plt+0x220f0>
   48354:	add	r3, sp, #216	; 0xd8
   48358:	add	r2, sp, #296	; 0x128
   4835c:	mov	r1, #1
   48360:	ldr	r0, [sp, #236]	; 0xec
   48364:	bl	33f84 <fputs@plt+0x22dec>
   48368:	str	r0, [sp, #48]	; 0x30
   4836c:	str	r0, [sp, #256]	; 0x100
   48370:	cmp	r0, #0
   48374:	bne	4858c <fputs@plt+0x373f4>
   48378:	ldr	r2, [sp, #236]	; 0xec
   4837c:	ldrh	r1, [sp, #216]	; 0xd8
   48380:	mvn	r3, #1
   48384:	sub	r3, r3, r1
   48388:	ldrh	r1, [r2, #14]
   4838c:	sub	r3, r3, r1
   48390:	ldr	r1, [r4, #36]	; 0x24
   48394:	add	r3, r3, r1
   48398:	strh	r3, [r2, #16]
   4839c:	ldrb	r3, [r4, #17]
   483a0:	cmp	r3, #0
   483a4:	beq	483e4 <fputs@plt+0x3724c>
   483a8:	ldr	r3, [fp, #84]	; 0x54
   483ac:	add	r2, sp, #256	; 0x100
   483b0:	str	r2, [sp]
   483b4:	mov	r2, #5
   483b8:	ldr	r1, [sp, #276]	; 0x114
   483bc:	mov	r0, r4
   483c0:	bl	46f34 <fputs@plt+0x35d9c>
   483c4:	ldr	r0, [sp, #236]	; 0xec
   483c8:	ldrh	r2, [r0, #12]
   483cc:	ldrh	r3, [sp, #216]	; 0xd8
   483d0:	cmp	r2, r3
   483d4:	bcs	483e4 <fputs@plt+0x3724c>
   483d8:	add	r2, sp, #256	; 0x100
   483dc:	ldr	r1, [sp, #296]	; 0x128
   483e0:	bl	4701c <fputs@plt+0x35e84>
   483e4:	ldr	r1, [sp, #36]	; 0x24
   483e8:	ldrh	r2, [r1, #18]
   483ec:	ldr	r3, [r1, #64]	; 0x40
   483f0:	add	r3, r3, r2, lsl #1
   483f4:	ldrh	r2, [r3, #-2]
   483f8:	rev16	r2, r2
   483fc:	ldrh	r3, [r1, #20]
   48400:	and	r2, r2, r3
   48404:	ldr	r3, [r1, #56]	; 0x38
   48408:	add	r3, r3, r2
   4840c:	str	r3, [sp, #296]	; 0x128
   48410:	add	r3, r3, #9
   48414:	ldr	r2, [sp, #296]	; 0x128
   48418:	add	r1, r2, #1
   4841c:	str	r1, [sp, #296]	; 0x128
   48420:	ldrb	r0, [r2]
   48424:	cmp	r3, r1
   48428:	movls	r1, #0
   4842c:	movhi	r1, #1
   48430:	ands	r1, r1, r0, lsr #7
   48434:	bne	48414 <fputs@plt+0x3727c>
   48438:	add	r2, r2, #10
   4843c:	add	r3, sp, #324	; 0x144
   48440:	ldr	r0, [sp, #296]	; 0x128
   48444:	add	r1, r0, #1
   48448:	str	r1, [sp, #296]	; 0x128
   4844c:	ldrb	r0, [r0]
   48450:	strb	r0, [r3], #1
   48454:	cmp	r2, r1
   48458:	movls	r1, #0
   4845c:	movhi	r1, #1
   48460:	ands	r1, r1, r0, lsr #7
   48464:	bne	48440 <fputs@plt+0x372a8>
   48468:	add	r2, sp, #320	; 0x140
   4846c:	ldrh	r1, [fp, #18]
   48470:	add	r0, sp, #256	; 0x100
   48474:	str	r0, [sp, #8]
   48478:	ldr	r0, [sp, #36]	; 0x24
   4847c:	ldr	r0, [r0, #84]	; 0x54
   48480:	str	r0, [sp, #4]
   48484:	mov	r0, #0
   48488:	str	r0, [sp]
   4848c:	sub	r3, r3, r2
   48490:	mov	r0, fp
   48494:	bl	47d54 <fputs@plt+0x36bbc>
   48498:	ldr	r2, [sp, #276]	; 0x114
   4849c:	rev	r2, r2
   484a0:	ldrb	r1, [fp, #5]
   484a4:	ldr	r3, [fp, #56]	; 0x38
   484a8:	add	r3, r3, r1
   484ac:	str	r2, [r3, #8]
   484b0:	ldr	r0, [sp, #236]	; 0xec
   484b4:	bl	44c90 <fputs@plt+0x33af8>
   484b8:	b	48324 <fputs@plt+0x3718c>
   484bc:	ldr	r3, [sp, #48]	; 0x30
   484c0:	str	r3, [sp, #64]	; 0x40
   484c4:	b	48210 <fputs@plt+0x37078>
   484c8:	ldr	r3, [sp, #48]	; 0x30
   484cc:	str	r3, [sp, #64]	; 0x40
   484d0:	b	4821c <fputs@plt+0x37084>
   484d4:	ldrb	r3, [fp, #5]
   484d8:	add	r3, r3, #8
   484dc:	ldr	r2, [fp, #56]	; 0x38
   484e0:	add	r3, r2, r3
   484e4:	str	r3, [sp, #72]	; 0x48
   484e8:	b	48260 <fputs@plt+0x370c8>
   484ec:	add	r2, sl, #1
   484f0:	lsl	r2, r2, #2
   484f4:	mov	r1, #0
   484f8:	add	r0, sp, #148	; 0x94
   484fc:	bl	10f64 <memset@plt>
   48500:	ldr	r0, [sp, #168]	; 0xa8
   48504:	bl	25908 <fputs@plt+0x14770>
   48508:	ldr	r3, [sp, #60]	; 0x3c
   4850c:	cmp	r3, #0
   48510:	ble	48568 <fputs@plt+0x373d0>
   48514:	ldr	r3, [sp, #48]	; 0x30
   48518:	str	r3, [sp, #16]
   4851c:	ldr	r4, [sp, #48]	; 0x30
   48520:	add	r5, sp, #148	; 0x94
   48524:	ldr	r6, [sp, #60]	; 0x3c
   48528:	ldr	r0, [r5, r4, lsl #2]
   4852c:	bl	44c90 <fputs@plt+0x33af8>
   48530:	add	r4, r4, #1
   48534:	cmp	r6, r4
   48538:	bgt	48528 <fputs@plt+0x37390>
   4853c:	ldr	r3, [sp, #16]
   48540:	cmp	r3, #0
   48544:	ble	48568 <fputs@plt+0x373d0>
   48548:	add	r4, sp, #176	; 0xb0
   4854c:	ldr	r5, [sp, #48]	; 0x30
   48550:	ldr	r6, [sp, #16]
   48554:	ldr	r0, [r4, r5, lsl #2]
   48558:	bl	44c90 <fputs@plt+0x33af8>
   4855c:	add	r5, r5, #1
   48560:	cmp	r5, r6
   48564:	blt	48554 <fputs@plt+0x373bc>
   48568:	ldr	r3, [sp, #112]	; 0x70
   4856c:	str	r3, [sp, #48]	; 0x30
   48570:	ldr	r3, [sp, #56]	; 0x38
   48574:	cmp	r3, #0
   48578:	beq	49a00 <fputs@plt+0x38868>
   4857c:	mov	r0, r3
   48580:	bl	21d34 <fputs@plt+0x10b9c>
   48584:	ldr	r3, [sp, #28]
   48588:	str	r3, [sp, #56]	; 0x38
   4858c:	mov	r3, #0
   48590:	ldr	r2, [sp, #36]	; 0x24
   48594:	strb	r3, [r2, #1]
   48598:	mov	r0, r2
   4859c:	bl	44c90 <fputs@plt+0x33af8>
   485a0:	ldr	r2, [sp, #32]
   485a4:	ldrb	r3, [r2, #68]	; 0x44
   485a8:	sub	r3, r3, #1
   485ac:	strb	r3, [r2, #68]	; 0x44
   485b0:	ldr	r3, [sp, #48]	; 0x30
   485b4:	cmp	r3, #0
   485b8:	bne	49af4 <fputs@plt+0x3895c>
   485bc:	ldr	r1, [sp, #32]
   485c0:	ldrsb	r3, [r1, #68]	; 0x44
   485c4:	mov	r2, r3
   485c8:	str	r3, [sp, #44]	; 0x2c
   485cc:	add	r3, r1, r3, lsl #2
   485d0:	ldr	r1, [r3, #120]	; 0x78
   485d4:	str	r1, [sp, #36]	; 0x24
   485d8:	cmp	r2, #0
   485dc:	bne	48134 <fputs@plt+0x36f9c>
   485e0:	ldrb	r3, [r1, #1]
   485e4:	cmp	r3, #0
   485e8:	beq	48634 <fputs@plt+0x3749c>
   485ec:	mov	r3, #0
   485f0:	str	r3, [sp, #276]	; 0x114
   485f4:	str	r3, [sp, #296]	; 0x128
   485f8:	ldr	r4, [r1, #52]	; 0x34
   485fc:	ldr	r0, [r1, #72]	; 0x48
   48600:	bl	41ba0 <fputs@plt+0x30a08>
   48604:	str	r0, [sp, #256]	; 0x100
   48608:	cmp	r0, #0
   4860c:	beq	48034 <fputs@plt+0x36e9c>
   48610:	mov	r3, #0
   48614:	ldr	r2, [sp, #32]
   48618:	str	r3, [r2, #124]	; 0x7c
   4861c:	ldr	r0, [sp, #276]	; 0x114
   48620:	bl	44c90 <fputs@plt+0x33af8>
   48624:	ldr	r3, [sp, #256]	; 0x100
   48628:	str	r3, [sp, #44]	; 0x2c
   4862c:	cmp	r3, #0
   48630:	beq	480f4 <fputs@plt+0x36f5c>
   48634:	ldr	r3, [sp, #56]	; 0x38
   48638:	cmp	r3, #0
   4863c:	beq	48648 <fputs@plt+0x374b0>
   48640:	mov	r0, r3
   48644:	bl	21d34 <fputs@plt+0x10b9c>
   48648:	ldr	r0, [sp, #44]	; 0x2c
   4864c:	add	sp, sp, #340	; 0x154
   48650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48654:	ldrb	r3, [fp, #1]
   48658:	sub	r3, r8, r3
   4865c:	ldr	r2, [fp, #64]	; 0x40
   48660:	lsl	r3, r3, #1
   48664:	ldrh	r3, [r2, r3]
   48668:	rev16	r3, r3
   4866c:	ldrh	r4, [fp, #20]
   48670:	and	r3, r3, r4
   48674:	ldr	r4, [fp, #56]	; 0x38
   48678:	add	r4, r4, r3
   4867c:	str	r5, [sp, #24]
   48680:	str	r4, [r5, #-4]
   48684:	ldr	r3, [r4]
   48688:	rev	r3, r3
   4868c:	str	r3, [sp, #116]	; 0x74
   48690:	ldr	r3, [fp, #76]	; 0x4c
   48694:	mov	r1, r4
   48698:	mov	r0, fp
   4869c:	blx	r3
   486a0:	mov	r2, r0
   486a4:	str	r0, [sp, #16]
   486a8:	str	r0, [r9, #-4]
   486ac:	ldr	r1, [sp, #20]
   486b0:	ldrh	r3, [r1, #22]
   486b4:	tst	r3, #4
   486b8:	beq	48700 <fputs@plt+0x37568>
   486bc:	ldr	r0, [fp, #56]	; 0x38
   486c0:	sub	r0, r4, r0
   486c4:	add	r2, r2, r0
   486c8:	ldr	r3, [r1, #36]	; 0x24
   486cc:	cmp	r2, r3
   486d0:	bgt	487b8 <fputs@plt+0x37620>
   486d4:	ldr	r2, [sp, #16]
   486d8:	mov	r1, r4
   486dc:	ldr	r3, [sp, #28]
   486e0:	add	r0, r3, r0
   486e4:	bl	11000 <memcpy@plt>
   486e8:	ldr	r3, [fp, #56]	; 0x38
   486ec:	sub	r4, r4, r3
   486f0:	ldr	r3, [sp, #28]
   486f4:	add	r4, r3, r4
   486f8:	ldr	r3, [sp, #24]
   486fc:	str	r4, [r3, #-4]
   48700:	ldrb	r1, [fp, #1]
   48704:	add	r3, sp, #112	; 0x70
   48708:	ldr	r2, [sp, #16]
   4870c:	sub	r1, r8, r1
   48710:	mov	r0, fp
   48714:	bl	33a14 <fputs@plt+0x2287c>
   48718:	sub	sl, sl, #1
   4871c:	sub	r5, r5, #4
   48720:	sub	r9, r9, #4
   48724:	mov	r3, #0
   48728:	str	r3, [sp]
   4872c:	mov	r2, r7
   48730:	ldr	r1, [sp, #116]	; 0x74
   48734:	ldr	r0, [sp, #20]
   48738:	bl	44e64 <fputs@plt+0x33ccc>
   4873c:	str	r0, [sp, #112]	; 0x70
   48740:	cmp	r0, #0
   48744:	bne	484ec <fputs@plt+0x37354>
   48748:	ldr	r2, [r7], #-4
   4874c:	ldrh	r3, [r2, #18]
   48750:	add	r3, r3, #1
   48754:	ldrb	r2, [r2, #1]
   48758:	add	r3, r3, r2
   4875c:	add	r6, r6, r3
   48760:	cmp	sl, #0
   48764:	beq	487d8 <fputs@plt+0x37640>
   48768:	ldr	r3, [sp, #40]	; 0x28
   4876c:	add	r8, r3, sl
   48770:	ldrh	r3, [fp, #22]
   48774:	cmp	r3, r8
   48778:	bne	48654 <fputs@plt+0x374bc>
   4877c:	ldrb	r3, [fp, #1]
   48780:	cmp	r3, #0
   48784:	beq	48654 <fputs@plt+0x374bc>
   48788:	ldr	r1, [fp, #32]
   4878c:	str	r1, [r5, #-4]
   48790:	ldr	r3, [r1]
   48794:	rev	r3, r3
   48798:	str	r3, [sp, #116]	; 0x74
   4879c:	ldr	r3, [fp, #76]	; 0x4c
   487a0:	mov	r0, fp
   487a4:	blx	r3
   487a8:	str	r0, [r9, #-4]
   487ac:	mov	r3, #0
   487b0:	strb	r3, [fp, #1]
   487b4:	b	48718 <fputs@plt+0x37580>
   487b8:	ldr	r0, [pc, #1904]	; 48f30 <fputs@plt+0x37d98>
   487bc:	bl	33174 <fputs@plt+0x21fdc>
   487c0:	str	r0, [sp, #112]	; 0x70
   487c4:	lsl	r2, sl, #2
   487c8:	mov	r1, #0
   487cc:	add	r0, sp, #148	; 0x94
   487d0:	bl	10f64 <memset@plt>
   487d4:	b	48500 <fputs@plt+0x37368>
   487d8:	str	r0, [sp, #16]
   487dc:	add	r4, r6, #3
   487e0:	bic	r4, r4, #3
   487e4:	add	r0, r4, r4, lsl #1
   487e8:	ldr	r3, [sp, #20]
   487ec:	ldr	r3, [r3, #32]
   487f0:	add	r0, r3, r0, lsl #1
   487f4:	bl	1f874 <fputs@plt+0xe6dc>
   487f8:	str	r0, [sp, #168]	; 0xa8
   487fc:	cmp	r0, #0
   48800:	moveq	r3, #7
   48804:	streq	r3, [sp, #112]	; 0x70
   48808:	beq	48500 <fputs@plt+0x37368>
   4880c:	add	r0, r0, r4, lsl #2
   48810:	str	r0, [sp, #172]	; 0xac
   48814:	add	r3, r0, r4, lsl #1
   48818:	str	r3, [sp, #24]
   4881c:	ldr	r7, [sp, #148]	; 0x94
   48820:	str	r7, [sp, #164]	; 0xa4
   48824:	ldrb	r3, [r7, #4]
   48828:	lsl	r3, r3, #2
   4882c:	str	r3, [sp, #84]	; 0x54
   48830:	ldrb	r3, [r7, #3]
   48834:	str	r3, [sp, #40]	; 0x28
   48838:	ldr	r3, [sp, #60]	; 0x3c
   4883c:	cmp	r3, #0
   48840:	ble	49a18 <fputs@plt+0x38880>
   48844:	ldrh	r2, [r7, #18]
   48848:	ldr	r5, [r7, #56]	; 0x38
   4884c:	ldrh	r6, [r7, #20]
   48850:	ldrh	r4, [r7, #14]
   48854:	add	r4, r5, r4
   48858:	mov	r8, sl
   4885c:	ldr	r9, [sp, #16]
   48860:	str	fp, [sp, #92]	; 0x5c
   48864:	mov	r3, r2
   48868:	str	sl, [sp, #96]	; 0x60
   4886c:	ldr	sl, [sp, #52]	; 0x34
   48870:	ldr	fp, [sp, #76]	; 0x4c
   48874:	b	48944 <fputs@plt+0x377ac>
   48878:	ldr	r0, [pc, #1716]	; 48f34 <fputs@plt+0x37d9c>
   4887c:	bl	33174 <fputs@plt+0x21fdc>
   48880:	str	r0, [sp, #112]	; 0x70
   48884:	ldr	r0, [sp, #168]	; 0xa8
   48888:	bl	25908 <fputs@plt+0x14770>
   4888c:	b	4851c <fputs@plt+0x37384>
   48890:	ldrh	r3, [r7, #18]
   48894:	ldrh	r2, [r7, #14]
   48898:	add	r2, r2, r3, lsl #1
   4889c:	add	r2, r5, r2
   488a0:	cmp	r2, r4
   488a4:	bls	488d8 <fputs@plt+0x37740>
   488a8:	ldrh	r3, [r4], #2
   488ac:	rev16	r3, r3
   488b0:	and	r3, r3, r6
   488b4:	add	r3, r5, r3
   488b8:	ldr	r1, [sp, #168]	; 0xa8
   488bc:	ldr	r0, [sp, #160]	; 0xa0
   488c0:	str	r3, [r1, r0, lsl #2]
   488c4:	ldr	r3, [sp, #160]	; 0xa0
   488c8:	add	r3, r3, #1
   488cc:	str	r3, [sp, #160]	; 0xa0
   488d0:	cmp	r2, r4
   488d4:	bhi	488a8 <fputs@plt+0x37710>
   488d8:	ldr	r3, [sp, #160]	; 0xa0
   488dc:	add	r2, sp, #216	; 0xd8
   488e0:	str	r3, [r2, r8, lsl #2]
   488e4:	ldr	r2, [sp, #40]	; 0x28
   488e8:	clz	r2, r2
   488ec:	lsr	r2, r2, #5
   488f0:	cmp	sl, r8
   488f4:	movle	r2, #0
   488f8:	cmp	r2, #0
   488fc:	bne	489f4 <fputs@plt+0x3785c>
   48900:	cmp	r8, fp
   48904:	beq	49a3c <fputs@plt+0x388a4>
   48908:	add	r3, sp, #148	; 0x94
   4890c:	add	r3, r3, r8, lsl #2
   48910:	ldr	r7, [r3, #4]
   48914:	ldrh	r3, [r7, #18]
   48918:	ldr	r5, [r7, #56]	; 0x38
   4891c:	ldrh	r6, [r7, #20]
   48920:	ldrh	r4, [r7, #14]
   48924:	add	r4, r5, r4
   48928:	add	r8, r8, #1
   4892c:	ldr	r2, [sp, #148]	; 0x94
   48930:	ldr	r2, [r2, #56]	; 0x38
   48934:	ldrb	r1, [r5]
   48938:	ldrb	r2, [r2]
   4893c:	cmp	r1, r2
   48940:	bne	48878 <fputs@plt+0x376e0>
   48944:	ldrb	r2, [r7, #1]
   48948:	add	r2, r2, r3
   4894c:	lsl	r2, r2, #1
   48950:	mov	r1, #0
   48954:	ldr	r3, [sp, #172]	; 0xac
   48958:	ldr	r0, [sp, #160]	; 0xa0
   4895c:	add	r0, r3, r0, lsl #1
   48960:	bl	10f64 <memset@plt>
   48964:	ldrb	r3, [r7, #1]
   48968:	cmp	r3, #0
   4896c:	beq	48890 <fputs@plt+0x376f8>
   48970:	ldrh	r2, [r7, #22]
   48974:	cmp	r2, #0
   48978:	ble	489b0 <fputs@plt+0x37818>
   4897c:	add	r2, r4, r2, lsl #1
   48980:	ldrh	r3, [r4], #2
   48984:	rev16	r3, r3
   48988:	and	r3, r3, r6
   4898c:	add	r3, r5, r3
   48990:	ldr	r1, [sp, #168]	; 0xa8
   48994:	ldr	r0, [sp, #160]	; 0xa0
   48998:	str	r3, [r1, r0, lsl #2]
   4899c:	ldr	r3, [sp, #160]	; 0xa0
   489a0:	add	r3, r3, #1
   489a4:	str	r3, [sp, #160]	; 0xa0
   489a8:	cmp	r4, r2
   489ac:	bne	48980 <fputs@plt+0x377e8>
   489b0:	ldrb	r3, [r7, #1]
   489b4:	cmp	r3, #0
   489b8:	ble	48890 <fputs@plt+0x376f8>
   489bc:	add	r1, r7, #32
   489c0:	ldr	r2, [sp, #16]
   489c4:	ldr	ip, [r1], #4
   489c8:	ldr	r3, [sp, #168]	; 0xa8
   489cc:	ldr	r0, [sp, #160]	; 0xa0
   489d0:	str	ip, [r3, r0, lsl #2]
   489d4:	ldr	r3, [sp, #160]	; 0xa0
   489d8:	add	r3, r3, #1
   489dc:	str	r3, [sp, #160]	; 0xa0
   489e0:	add	r2, r2, #1
   489e4:	ldrb	r3, [r7, #1]
   489e8:	cmp	r2, r3
   489ec:	blt	489c4 <fputs@plt+0x3782c>
   489f0:	b	48890 <fputs@plt+0x376f8>
   489f4:	add	r2, sp, #236	; 0xec
   489f8:	ldr	r2, [r2, r8, lsl #2]
   489fc:	lsl	r3, r3, #1
   48a00:	ldr	r1, [sp, #172]	; 0xac
   48a04:	strh	r2, [r1, r3]
   48a08:	ldr	r3, [sp, #24]
   48a0c:	add	r4, r3, r9
   48a10:	uxth	r2, r2
   48a14:	add	r9, r9, r2
   48a18:	add	r3, sp, #128	; 0x80
   48a1c:	ldr	r1, [r3, r8, lsl #2]
   48a20:	mov	r0, r4
   48a24:	bl	11000 <memcpy@plt>
   48a28:	ldr	r0, [sp, #84]	; 0x54
   48a2c:	add	r4, r4, r0
   48a30:	ldr	r3, [sp, #168]	; 0xa8
   48a34:	ldr	r2, [sp, #160]	; 0xa0
   48a38:	str	r4, [r3, r2, lsl #2]
   48a3c:	ldr	r3, [sp, #160]	; 0xa0
   48a40:	lsl	r3, r3, #1
   48a44:	ldr	r1, [sp, #172]	; 0xac
   48a48:	ldrh	r2, [r1, r3]
   48a4c:	sub	r2, r2, r0
   48a50:	strh	r2, [r1, r3]
   48a54:	ldrb	r3, [r7, #4]
   48a58:	cmp	r3, #0
   48a5c:	beq	48ac0 <fputs@plt+0x37928>
   48a60:	ldr	r3, [sp, #160]	; 0xa0
   48a64:	lsl	r3, r3, #1
   48a68:	ldr	r2, [sp, #172]	; 0xac
   48a6c:	ldrh	r3, [r2, r3]
   48a70:	cmp	r3, #3
   48a74:	ldrls	r3, [sp, #24]
   48a78:	addls	r1, r3, r9
   48a7c:	bhi	48ad8 <fputs@plt+0x37940>
   48a80:	add	r9, r9, #1
   48a84:	mov	r3, #0
   48a88:	strb	r3, [r1], #1
   48a8c:	ldr	r3, [sp, #160]	; 0xa0
   48a90:	lsl	r3, r3, #1
   48a94:	ldr	r0, [sp, #172]	; 0xac
   48a98:	ldrh	r2, [r0, r3]
   48a9c:	add	r2, r2, #1
   48aa0:	strh	r2, [r0, r3]
   48aa4:	ldr	r3, [sp, #160]	; 0xa0
   48aa8:	lsl	r3, r3, #1
   48aac:	ldr	r2, [sp, #172]	; 0xac
   48ab0:	ldrh	r3, [r2, r3]
   48ab4:	cmp	r3, #3
   48ab8:	bls	48a80 <fputs@plt+0x378e8>
   48abc:	b	48ad8 <fputs@plt+0x37940>
   48ac0:	ldr	r3, [sp, #168]	; 0xa8
   48ac4:	ldr	r2, [sp, #160]	; 0xa0
   48ac8:	ldr	r3, [r3, r2, lsl #2]
   48acc:	ldr	r2, [r7, #56]	; 0x38
   48ad0:	ldr	r2, [r2, #8]
   48ad4:	str	r2, [r3]
   48ad8:	ldr	r3, [sp, #160]	; 0xa0
   48adc:	add	r3, r3, #1
   48ae0:	str	r3, [sp, #160]	; 0xa0
   48ae4:	b	48900 <fputs@plt+0x37768>
   48ae8:	ldr	r0, [pc, #1096]	; 48f38 <fputs@plt+0x37da0>
   48aec:	bl	33174 <fputs@plt+0x21fdc>
   48af0:	str	r0, [sp, #112]	; 0x70
   48af4:	b	48884 <fputs@plt+0x376ec>
   48af8:	ldr	r3, [r9, r8, lsl #2]
   48afc:	add	r2, sp, #196	; 0xc4
   48b00:	str	r3, [r2, r8, lsl #2]
   48b04:	add	r8, r8, #1
   48b08:	cmp	sl, r8
   48b0c:	ble	48d8c <fputs@plt+0x37bf4>
   48b10:	add	r3, sp, #148	; 0x94
   48b14:	ldr	r4, [r3, r8, lsl #2]
   48b18:	ldrh	r3, [r4, #16]
   48b1c:	sub	r3, fp, r3
   48b20:	str	r3, [r6, #4]!
   48b24:	cmp	r3, #0
   48b28:	blt	48ae8 <fputs@plt+0x37950>
   48b2c:	ldrb	r3, [r4, #1]
   48b30:	cmp	r3, #0
   48b34:	ble	48af8 <fputs@plt+0x37960>
   48b38:	add	r7, r4, #32
   48b3c:	ldr	r5, [sp, #16]
   48b40:	ldr	r3, [r4, #76]	; 0x4c
   48b44:	ldr	r1, [r7], #4
   48b48:	mov	r0, r4
   48b4c:	blx	r3
   48b50:	add	r0, r0, #2
   48b54:	ldr	r3, [r6]
   48b58:	add	r0, r3, r0
   48b5c:	str	r0, [r6]
   48b60:	add	r5, r5, #1
   48b64:	ldrb	r3, [r4, #1]
   48b68:	cmp	r5, r3
   48b6c:	blt	48b40 <fputs@plt+0x379a8>
   48b70:	b	48af8 <fputs@plt+0x37960>
   48b74:	ldr	r0, [pc, #960]	; 48f3c <fputs@plt+0x37da4>
   48b78:	bl	33174 <fputs@plt+0x21fdc>
   48b7c:	str	r0, [sp, #112]	; 0x70
   48b80:	b	48884 <fputs@plt+0x376ec>
   48b84:	ldr	r3, [r4, #4]
   48b88:	add	r0, r3, r0
   48b8c:	str	r0, [r4, #4]
   48b90:	str	r6, [r8]
   48b94:	cmp	r5, sl
   48b98:	ble	48c20 <fputs@plt+0x37a88>
   48b9c:	ldr	r3, [sp, #24]
   48ba0:	ldr	r2, [sp, #52]	; 0x34
   48ba4:	cmp	r3, r2
   48ba8:	bgt	48bcc <fputs@plt+0x37a34>
   48bac:	ldr	r3, [sp, #76]	; 0x4c
   48bb0:	str	r3, [sp, #24]
   48bb4:	cmp	r3, #5
   48bb8:	bgt	48b74 <fputs@plt+0x379dc>
   48bbc:	mov	r3, #0
   48bc0:	str	r3, [r4, #4]
   48bc4:	ldr	r3, [sp, #160]	; 0xa0
   48bc8:	str	r3, [r9, #4]
   48bcc:	mov	r8, r9
   48bd0:	ldr	r7, [r9]
   48bd4:	sub	r6, r7, #1
   48bd8:	mov	r1, r6
   48bdc:	add	r0, sp, #160	; 0xa0
   48be0:	bl	16f10 <fputs@plt+0x5d78>
   48be4:	add	r0, r0, #2
   48be8:	ldr	r5, [r4]
   48bec:	sub	r5, r5, r0
   48bf0:	str	r5, [r4]
   48bf4:	cmp	fp, #0
   48bf8:	bne	48b84 <fputs@plt+0x379ec>
   48bfc:	ldr	r3, [sp, #160]	; 0xa0
   48c00:	cmp	r7, r3
   48c04:	movge	r0, fp
   48c08:	bge	48b84 <fputs@plt+0x379ec>
   48c0c:	mov	r1, r7
   48c10:	add	r0, sp, #160	; 0xa0
   48c14:	bl	16f10 <fputs@plt+0x5d78>
   48c18:	add	r0, r0, #2
   48c1c:	b	48b84 <fputs@plt+0x379ec>
   48c20:	mov	r6, r9
   48c24:	ldr	r5, [r9]
   48c28:	ldr	r3, [sp, #160]	; 0xa0
   48c2c:	cmp	r5, r3
   48c30:	blt	48c58 <fputs@plt+0x37ac0>
   48c34:	ldr	fp, [sp, #104]	; 0x68
   48c38:	ldr	sl, [sp, #108]	; 0x6c
   48c3c:	b	48cb8 <fputs@plt+0x37b20>
   48c40:	ldr	r3, [r4, #4]
   48c44:	sub	r0, r3, r0
   48c48:	str	r0, [r4, #4]
   48c4c:	ldr	r3, [sp, #160]	; 0xa0
   48c50:	cmp	r5, r3
   48c54:	bge	48cb0 <fputs@plt+0x37b18>
   48c58:	mov	r1, r5
   48c5c:	add	r0, sp, #160	; 0xa0
   48c60:	bl	16f10 <fputs@plt+0x5d78>
   48c64:	add	r0, r0, #2
   48c68:	ldr	r3, [r4]
   48c6c:	add	r3, r0, r3
   48c70:	cmp	r3, sl
   48c74:	bgt	48d0c <fputs@plt+0x37b74>
   48c78:	str	r3, [r4]
   48c7c:	add	r5, r5, #1
   48c80:	str	r5, [r6]
   48c84:	cmp	fp, #0
   48c88:	bne	48c40 <fputs@plt+0x37aa8>
   48c8c:	ldr	r3, [sp, #160]	; 0xa0
   48c90:	cmp	r5, r3
   48c94:	movge	r0, fp
   48c98:	bge	48c40 <fputs@plt+0x37aa8>
   48c9c:	mov	r1, r5
   48ca0:	add	r0, sp, #160	; 0xa0
   48ca4:	bl	16f10 <fputs@plt+0x5d78>
   48ca8:	add	r0, r0, #2
   48cac:	b	48c40 <fputs@plt+0x37aa8>
   48cb0:	ldr	fp, [sp, #104]	; 0x68
   48cb4:	ldr	sl, [sp, #108]	; 0x6c
   48cb8:	ldr	r3, [sp, #92]	; 0x5c
   48cbc:	add	r3, r3, #1
   48cc0:	str	r3, [sp, #24]
   48cc4:	ldr	r2, [sp, #24]
   48cc8:	sub	r3, r2, #1
   48ccc:	cmp	r3, #0
   48cd0:	ble	48ef4 <fputs@plt+0x37d5c>
   48cd4:	str	r3, [sp, #52]	; 0x34
   48cd8:	sub	r3, r2, #-1073741822	; 0xc0000002
   48cdc:	lsl	r3, r3, #2
   48ce0:	add	r2, sp, #336	; 0x150
   48ce4:	add	r2, r2, r3
   48ce8:	sub	r2, r2, #96	; 0x60
   48cec:	add	r1, sp, #196	; 0xc4
   48cf0:	add	r3, r1, r3
   48cf4:	str	r3, [sp, #76]	; 0x4c
   48cf8:	str	fp, [sp, #96]	; 0x60
   48cfc:	ldr	fp, [sp, #80]	; 0x50
   48d00:	str	sl, [sp, #104]	; 0x68
   48d04:	mov	sl, r2
   48d08:	b	48ea0 <fputs@plt+0x37d08>
   48d0c:	ldr	r3, [sp, #160]	; 0xa0
   48d10:	cmp	r3, r5
   48d14:	ble	48d70 <fputs@plt+0x37bd8>
   48d18:	ldr	r3, [sp, #92]	; 0x5c
   48d1c:	cmp	r3, #0
   48d20:	ldrgt	r3, [r6, #-4]
   48d24:	ldrle	r3, [sp, #16]
   48d28:	cmp	r3, r5
   48d2c:	bge	48d7c <fputs@plt+0x37be4>
   48d30:	ldr	r3, [sp, #92]	; 0x5c
   48d34:	add	r3, r3, #1
   48d38:	str	r3, [sp, #92]	; 0x5c
   48d3c:	ldr	r2, [sp, #96]	; 0x60
   48d40:	add	r2, r2, #4
   48d44:	str	r2, [sp, #96]	; 0x60
   48d48:	add	r9, r9, #4
   48d4c:	ldr	r2, [sp, #76]	; 0x4c
   48d50:	add	r2, r2, #1
   48d54:	str	r2, [sp, #76]	; 0x4c
   48d58:	ldr	r2, [sp, #24]
   48d5c:	cmp	r3, r2
   48d60:	blt	48dc8 <fputs@plt+0x37c30>
   48d64:	ldr	fp, [sp, #104]	; 0x68
   48d68:	ldr	sl, [sp, #108]	; 0x6c
   48d6c:	b	48cc4 <fputs@plt+0x37b2c>
   48d70:	ldr	fp, [sp, #104]	; 0x68
   48d74:	ldr	sl, [sp, #108]	; 0x6c
   48d78:	b	48cb8 <fputs@plt+0x37b20>
   48d7c:	ldr	r0, [pc, #444]	; 48f40 <fputs@plt+0x37da8>
   48d80:	bl	33174 <fputs@plt+0x21fdc>
   48d84:	str	r0, [sp, #112]	; 0x70
   48d88:	b	48884 <fputs@plt+0x376ec>
   48d8c:	ldr	fp, [sp, #24]
   48d90:	ldr	sl, [sp, #76]	; 0x4c
   48d94:	add	r3, sp, #236	; 0xec
   48d98:	str	r3, [sp, #96]	; 0x60
   48d9c:	add	r9, sp, #196	; 0xc4
   48da0:	ldr	r3, [sp, #16]
   48da4:	str	r3, [sp, #92]	; 0x5c
   48da8:	ldr	r3, [sp, #60]	; 0x3c
   48dac:	str	r3, [sp, #24]
   48db0:	mov	r3, #2
   48db4:	str	r3, [sp, #76]	; 0x4c
   48db8:	str	fp, [sp, #104]	; 0x68
   48dbc:	ldr	fp, [sp, #40]	; 0x28
   48dc0:	str	sl, [sp, #108]	; 0x6c
   48dc4:	ldr	sl, [sp, #52]	; 0x34
   48dc8:	ldr	r3, [sp, #96]	; 0x60
   48dcc:	mov	r4, r3
   48dd0:	ldr	r3, [r3]
   48dd4:	cmp	r3, sl
   48dd8:	ble	48c20 <fputs@plt+0x37a88>
   48ddc:	ldr	r3, [sp, #92]	; 0x5c
   48de0:	add	r3, r3, #1
   48de4:	str	r3, [sp, #52]	; 0x34
   48de8:	b	48b9c <fputs@plt+0x37a04>
   48dec:	ldr	r2, [sp, #172]	; 0xac
   48df0:	ldrh	r3, [r2, r5]
   48df4:	add	r3, r3, #2
   48df8:	add	r6, r6, r3
   48dfc:	ldrh	r3, [r2, r7]
   48e00:	add	r3, r3, #2
   48e04:	sub	r8, r8, r3
   48e08:	str	r4, [r9]
   48e0c:	sub	r5, r5, #2
   48e10:	sub	r7, r7, #2
   48e14:	subs	r4, r4, #1
   48e18:	bmi	48e5c <fputs@plt+0x37cc4>
   48e1c:	mov	r1, r4
   48e20:	add	r0, sp, #160	; 0xa0
   48e24:	bl	16f10 <fputs@plt+0x5d78>
   48e28:	cmp	r6, #0
   48e2c:	beq	48dec <fputs@plt+0x37c54>
   48e30:	cmp	fp, #0
   48e34:	bne	48e5c <fputs@plt+0x37cc4>
   48e38:	ldr	r3, [sp, #172]	; 0xac
   48e3c:	ldrh	r2, [r3, r5]
   48e40:	add	r2, r2, r6
   48e44:	add	r2, r2, #2
   48e48:	ldrh	r3, [r3, r7]
   48e4c:	add	r3, r3, #2
   48e50:	sub	r3, r8, r3
   48e54:	cmp	r2, r3
   48e58:	ble	48dec <fputs@plt+0x37c54>
   48e5c:	ldr	r3, [sp, #92]	; 0x5c
   48e60:	str	r6, [r3]
   48e64:	str	r8, [sl, #-4]!
   48e68:	ldr	r2, [r9]
   48e6c:	ldr	r3, [sp, #52]	; 0x34
   48e70:	cmp	r3, #1
   48e74:	ldrgt	r3, [r9, #-4]
   48e78:	ldrle	r3, [sp, #16]
   48e7c:	cmp	r2, r3
   48e80:	ble	48edc <fputs@plt+0x37d44>
   48e84:	ldr	r3, [sp, #76]	; 0x4c
   48e88:	sub	r3, r3, #4
   48e8c:	str	r3, [sp, #76]	; 0x4c
   48e90:	ldr	r3, [sp, #52]	; 0x34
   48e94:	subs	r3, r3, #1
   48e98:	str	r3, [sp, #52]	; 0x34
   48e9c:	beq	48eec <fputs@plt+0x37d54>
   48ea0:	str	sl, [sp, #92]	; 0x5c
   48ea4:	ldr	r6, [sl]
   48ea8:	ldr	r8, [sl, #-4]
   48eac:	ldr	r3, [sp, #76]	; 0x4c
   48eb0:	mov	r9, r3
   48eb4:	ldr	r5, [r3]
   48eb8:	sub	r4, r5, #1
   48ebc:	ldr	r3, [sp, #40]	; 0x28
   48ec0:	sub	r5, r5, r3
   48ec4:	mov	r1, r5
   48ec8:	add	r0, sp, #160	; 0xa0
   48ecc:	bl	16f10 <fputs@plt+0x5d78>
   48ed0:	lsl	r5, r5, #1
   48ed4:	lsl	r7, r4, #1
   48ed8:	b	48e1c <fputs@plt+0x37c84>
   48edc:	ldr	r0, [pc, #96]	; 48f44 <fputs@plt+0x37dac>
   48ee0:	bl	33174 <fputs@plt+0x21fdc>
   48ee4:	str	r0, [sp, #112]	; 0x70
   48ee8:	b	48500 <fputs@plt+0x37368>
   48eec:	ldr	fp, [sp, #96]	; 0x60
   48ef0:	ldr	sl, [sp, #104]	; 0x68
   48ef4:	ldr	r3, [sp, #148]	; 0x94
   48ef8:	ldr	r3, [r3, #56]	; 0x38
   48efc:	ldrb	r8, [r3]
   48f00:	str	r8, [sp, #76]	; 0x4c
   48f04:	ldr	r3, [sp, #24]
   48f08:	cmp	r3, #0
   48f0c:	ble	49358 <fputs@plt+0x381c0>
   48f10:	mov	r5, #1
   48f14:	mov	r6, #0
   48f18:	add	r4, sp, #176	; 0xb0
   48f1c:	add	r7, sp, #216	; 0xd8
   48f20:	add	r9, sp, #112	; 0x70
   48f24:	b	48f90 <fputs@plt+0x37df8>
   48f28:	bge	feaf39dc <stderr@@GLIBC_2.4+0xfea58c6c>
   48f2c:	andeq	pc, r0, r1, ror r4	; <UNPREDICTABLE>
   48f30:	andeq	pc, r0, r4, asr #11
   48f34:	andeq	pc, r0, r7, lsl #12
   48f38:	andeq	pc, r0, r9, ror #12
   48f3c:	andeq	pc, r0, r5, ror r6	; <UNPREDICTABLE>
   48f40:	muleq	r0, r6, r6
   48f44:	andeq	pc, r0, r0, asr #13
   48f48:	andeq	pc, r0, sl, lsl #14
   48f4c:	add	r2, sp, #148	; 0x94
   48f50:	ldr	r3, [r2, sl, lsl #2]
   48f54:	str	r3, [r4, sl, lsl #2]
   48f58:	str	r3, [sp, #296]	; 0x128
   48f5c:	str	r6, [r2, sl, lsl #2]
   48f60:	ldr	r0, [r3, #72]	; 0x48
   48f64:	bl	41ba0 <fputs@plt+0x30a08>
   48f68:	str	r0, [sp, #112]	; 0x70
   48f6c:	str	r5, [sp, #52]	; 0x34
   48f70:	cmp	r0, #0
   48f74:	bne	49024 <fputs@plt+0x37e8c>
   48f78:	add	sl, sl, #1
   48f7c:	add	r5, r5, #1
   48f80:	ldr	r3, [sp, #52]	; 0x34
   48f84:	ldr	r2, [sp, #24]
   48f88:	cmp	r3, r2
   48f8c:	bge	4904c <fputs@plt+0x37eb4>
   48f90:	str	sl, [sp, #52]	; 0x34
   48f94:	ldr	r3, [sp, #60]	; 0x3c
   48f98:	cmp	r3, sl
   48f9c:	bgt	48f4c <fputs@plt+0x37db4>
   48fa0:	ldr	r3, [sp, #80]	; 0x50
   48fa4:	cmp	r3, #0
   48fa8:	ldreq	r3, [sp, #116]	; 0x74
   48fac:	movne	r3, #1
   48fb0:	str	r6, [sp]
   48fb4:	add	r2, sp, #116	; 0x74
   48fb8:	add	r1, sp, #296	; 0x128
   48fbc:	ldr	r0, [sp, #20]
   48fc0:	bl	46768 <fputs@plt+0x355d0>
   48fc4:	str	r0, [sp, #112]	; 0x70
   48fc8:	cmp	r0, #0
   48fcc:	bne	49024 <fputs@plt+0x37e8c>
   48fd0:	ldr	r1, [sp, #76]	; 0x4c
   48fd4:	ldr	r0, [sp, #296]	; 0x128
   48fd8:	bl	33288 <fputs@plt+0x220f0>
   48fdc:	ldr	r2, [sp, #296]	; 0x128
   48fe0:	str	r2, [r4, sl, lsl #2]
   48fe4:	str	r5, [sp, #52]	; 0x34
   48fe8:	ldr	r3, [sp, #160]	; 0xa0
   48fec:	str	r3, [r7, sl, lsl #2]
   48ff0:	ldr	r3, [sp, #20]
   48ff4:	ldrb	r3, [r3, #17]
   48ff8:	cmp	r3, #0
   48ffc:	beq	48f78 <fputs@plt+0x37de0>
   49000:	ldr	r3, [fp, #84]	; 0x54
   49004:	ldr	r1, [r2, #84]	; 0x54
   49008:	str	r9, [sp]
   4900c:	mov	r2, #5
   49010:	ldr	r0, [sp, #20]
   49014:	bl	46f34 <fputs@plt+0x35d9c>
   49018:	ldr	r3, [sp, #112]	; 0x70
   4901c:	cmp	r3, #0
   49020:	beq	48f78 <fputs@plt+0x37de0>
   49024:	ldr	r0, [sp, #168]	; 0xa8
   49028:	bl	25908 <fputs@plt+0x14770>
   4902c:	ldr	r3, [sp, #60]	; 0x3c
   49030:	cmp	r3, #0
   49034:	ldrle	r3, [sp, #52]	; 0x34
   49038:	strle	r3, [sp, #16]
   4903c:	ble	4853c <fputs@plt+0x373a4>
   49040:	ldr	r3, [sp, #52]	; 0x34
   49044:	str	r3, [sp, #16]
   49048:	b	4851c <fputs@plt+0x37384>
   4904c:	cmp	r3, #0
   49050:	bgt	49a9c <fputs@plt+0x38904>
   49054:	ldr	r1, [sp, #52]	; 0x34
   49058:	sub	r3, r1, #1
   4905c:	str	r3, [sp, #24]
   49060:	add	r2, sp, #336	; 0x150
   49064:	add	r3, r2, r3, lsl #2
   49068:	ldr	r2, [r3, #-160]	; 0xffffff60
   4906c:	ldr	r3, [r2, #84]	; 0x54
   49070:	rev	r3, r3
   49074:	ldr	r0, [sp, #72]	; 0x48
   49078:	str	r3, [r0]
   4907c:	lsr	r3, r8, #3
   49080:	eor	r3, r3, #1
   49084:	ldr	r0, [sp, #60]	; 0x3c
   49088:	cmp	r0, r1
   4908c:	moveq	r3, #0
   49090:	andne	r3, r3, #1
   49094:	cmp	r3, #0
   49098:	beq	490c8 <fputs@plt+0x37f30>
   4909c:	mov	r3, r1
   490a0:	cmp	r0, r1
   490a4:	addge	r3, sp, #144	; 0x90
   490a8:	addlt	r3, sp, #172	; 0xac
   490ac:	ldr	r2, [r2, #56]	; 0x38
   490b0:	ldr	r1, [sp, #88]	; 0x58
   490b4:	add	r3, r3, r1
   490b8:	ldr	r3, [r3, #4]
   490bc:	ldr	r3, [r3, #56]	; 0x38
   490c0:	ldr	r3, [r3, #8]
   490c4:	str	r3, [r2, #8]
   490c8:	ldr	r3, [sp, #20]
   490cc:	ldrb	r3, [r3, #17]
   490d0:	cmp	r3, #0
   490d4:	bne	49364 <fputs@plt+0x381cc>
   490d8:	ldr	r3, [sp, #24]
   490dc:	cmp	r3, #0
   490e0:	bgt	494c8 <fputs@plt+0x38330>
   490e4:	ldr	r2, [sp, #52]	; 0x34
   490e8:	rsb	r3, r2, #1
   490ec:	str	r3, [sp, #64]	; 0x40
   490f0:	cmp	r3, r2
   490f4:	bge	49160 <fputs@plt+0x37fc8>
   490f8:	str	fp, [sp, #96]	; 0x60
   490fc:	ldr	r2, [sp, #64]	; 0x40
   49100:	mov	r8, r2
   49104:	cmp	r2, #0
   49108:	rsblt	r8, r2, #0
   4910c:	add	r3, sp, #336	; 0x150
   49110:	add	r3, r3, r8
   49114:	ldrb	r3, [r3, #-216]	; 0xffffff28
   49118:	cmp	r3, #0
   4911c:	bne	49144 <fputs@plt+0x37fac>
   49120:	cmp	r2, #0
   49124:	bge	495e8 <fputs@plt+0x38450>
   49128:	sub	r3, r8, #1
   4912c:	add	r2, sp, #336	; 0x150
   49130:	add	r3, r2, r3, lsl #2
   49134:	ldr	r2, [r3, #-120]	; 0xffffff88
   49138:	ldr	r3, [r3, #-140]	; 0xffffff74
   4913c:	cmp	r2, r3
   49140:	bge	497f8 <fputs@plt+0x38660>
   49144:	ldr	r3, [sp, #64]	; 0x40
   49148:	add	r3, r3, #1
   4914c:	str	r3, [sp, #64]	; 0x40
   49150:	ldr	r2, [sp, #52]	; 0x34
   49154:	cmp	r3, r2
   49158:	bne	490fc <fputs@plt+0x37f64>
   4915c:	ldr	fp, [sp, #96]	; 0x60
   49160:	ldr	r3, [sp, #44]	; 0x2c
   49164:	cmp	r3, #1
   49168:	bne	49970 <fputs@plt+0x387d8>
   4916c:	ldrh	r3, [fp, #18]
   49170:	cmp	r3, #0
   49174:	bne	49970 <fputs@plt+0x387d8>
   49178:	ldr	r4, [sp, #176]	; 0xb0
   4917c:	ldrb	r2, [fp, #5]
   49180:	ldrh	r3, [r4, #16]
   49184:	cmp	r2, r3
   49188:	bhi	49970 <fputs@plt+0x387d8>
   4918c:	mov	r0, r4
   49190:	bl	33d5c <fputs@plt+0x22bc4>
   49194:	add	r5, sp, #336	; 0x150
   49198:	str	r0, [r5, #-224]!	; 0xffffff20
   4919c:	mov	r2, r5
   491a0:	mov	r1, fp
   491a4:	mov	r0, r4
   491a8:	bl	4717c <fputs@plt+0x35fe4>
   491ac:	mov	r1, r5
   491b0:	mov	r0, r4
   491b4:	bl	47d28 <fputs@plt+0x36b90>
   491b8:	ldr	r3, [sp, #60]	; 0x3c
   491bc:	ldr	r2, [sp, #52]	; 0x34
   491c0:	cmp	r3, r2
   491c4:	ble	49024 <fputs@plt+0x37e8c>
   491c8:	add	r2, sp, #148	; 0x94
   491cc:	ldr	r3, [sp, #52]	; 0x34
   491d0:	add	r4, r2, r3, lsl #2
   491d4:	mov	r5, r3
   491d8:	add	r1, sp, #112	; 0x70
   491dc:	ldr	r0, [r4], #4
   491e0:	bl	47d28 <fputs@plt+0x36b90>
   491e4:	add	r5, r5, #1
   491e8:	ldr	r3, [sp, #60]	; 0x3c
   491ec:	cmp	r3, r5
   491f0:	bgt	491d8 <fputs@plt+0x38040>
   491f4:	b	49024 <fputs@plt+0x37e8c>
   491f8:	ldr	lr, [r0, r2, lsl #2]
   491fc:	cmp	r1, lr
   49200:	beq	49254 <fputs@plt+0x380bc>
   49204:	add	r2, r2, #1
   49208:	cmp	r2, r3
   4920c:	bne	491f8 <fputs@plt+0x38060>
   49210:	add	r3, r3, #1
   49214:	ldr	r2, [sp, #52]	; 0x34
   49218:	cmp	r3, r2
   4921c:	beq	49280 <fputs@plt+0x380e8>
   49220:	ldr	r2, [r4, r3, lsl #2]
   49224:	ldr	r1, [r2, #84]	; 0x54
   49228:	str	r1, [r0, r3, lsl #2]
   4922c:	str	r1, [r5, r3, lsl #2]
   49230:	ldr	r2, [r2, #72]	; 0x48
   49234:	ldrh	r2, [r2, #24]
   49238:	strh	r2, [ip], #2
   4923c:	cmp	r3, #0
   49240:	ble	49210 <fputs@plt+0x38078>
   49244:	ldr	r2, [sp, #256]	; 0x100
   49248:	cmp	r1, r2
   4924c:	ldrne	r2, [sp, #16]
   49250:	bne	49204 <fputs@plt+0x3806c>
   49254:	ldr	r0, [pc, #-788]	; 48f48 <fputs@plt+0x37db0>
   49258:	bl	33174 <fputs@plt+0x21fdc>
   4925c:	str	r0, [sp, #112]	; 0x70
   49260:	ldr	r0, [sp, #168]	; 0xa8
   49264:	bl	25908 <fputs@plt+0x14770>
   49268:	ldr	r3, [sp, #60]	; 0x3c
   4926c:	cmp	r3, #0
   49270:	bgt	499e8 <fputs@plt+0x38850>
   49274:	ldr	r3, [sp, #52]	; 0x34
   49278:	str	r3, [sp, #16]
   4927c:	b	48548 <fputs@plt+0x373b0>
   49280:	ldr	r6, [sp, #16]
   49284:	add	r7, sp, #276	; 0x114
   49288:	mvn	sl, #0
   4928c:	add	r9, sp, #176	; 0xb0
   49290:	ldr	r3, [sp, #52]	; 0x34
   49294:	cmp	r3, #1
   49298:	ldrle	r4, [sp, #16]
   4929c:	ble	492d0 <fputs@plt+0x38138>
   492a0:	ldr	r4, [sp, #16]
   492a4:	mov	r3, #1
   492a8:	add	r2, sp, #336	; 0x150
   492ac:	add	r2, r2, r4, lsl #2
   492b0:	ldr	r1, [r7, r3, lsl #2]
   492b4:	ldr	r2, [r2, #-60]	; 0xffffffc4
   492b8:	cmp	r1, r2
   492bc:	movcc	r4, r3
   492c0:	add	r3, r3, #1
   492c4:	ldr	r2, [sp, #52]	; 0x34
   492c8:	cmp	r3, r2
   492cc:	bne	492a8 <fputs@plt+0x38110>
   492d0:	add	r3, sp, #336	; 0x150
   492d4:	add	r3, r3, r4, lsl #2
   492d8:	ldr	r2, [r3, #-60]	; 0xffffffc4
   492dc:	str	r2, [sp, #116]	; 0x74
   492e0:	str	sl, [r3, #-60]	; 0xffffffc4
   492e4:	cmp	r4, r6
   492e8:	beq	49344 <fputs@plt+0x381ac>
   492ec:	ble	4931c <fputs@plt+0x38184>
   492f0:	add	r3, sp, #336	; 0x150
   492f4:	add	r3, r3, r4, lsl #2
   492f8:	ldr	r3, [r3, #-160]	; 0xffffff60
   492fc:	ldr	r0, [r3, #72]	; 0x48
   49300:	ldr	r3, [sp, #20]
   49304:	ldr	r1, [r3, #44]	; 0x2c
   49308:	add	r1, r1, #1
   4930c:	mov	r3, #0
   49310:	strh	r3, [r0, #24]
   49314:	add	r1, r1, r4
   49318:	bl	15cd8 <fputs@plt+0x4b40>
   4931c:	ldr	r5, [r9, r6, lsl #2]
   49320:	ldr	r0, [r5, #72]	; 0x48
   49324:	add	r3, sp, #336	; 0x150
   49328:	add	r4, r3, r4, lsl #1
   4932c:	ldrh	r3, [r4, #-200]	; 0xffffff38
   49330:	strh	r3, [r0, #24]
   49334:	ldr	r1, [sp, #116]	; 0x74
   49338:	bl	15cd8 <fputs@plt+0x4b40>
   4933c:	ldr	r3, [sp, #116]	; 0x74
   49340:	str	r3, [r5, #84]	; 0x54
   49344:	add	r6, r6, #1
   49348:	ldr	r3, [sp, #52]	; 0x34
   4934c:	cmp	r6, r3
   49350:	bne	49290 <fputs@plt+0x380f8>
   49354:	b	49054 <fputs@plt+0x37ebc>
   49358:	ldr	r3, [sp, #16]
   4935c:	str	r3, [sp, #52]	; 0x34
   49360:	b	49054 <fputs@plt+0x37ebc>
   49364:	ldr	r5, [sp, #176]	; 0xb0
   49368:	ldr	sl, [r5, #56]	; 0x38
   4936c:	ldrh	r3, [r5, #18]
   49370:	ldrb	r9, [r5, #1]
   49374:	add	r9, r3, r9
   49378:	ldr	r3, [sp, #20]
   4937c:	ldr	r3, [r3, #36]	; 0x24
   49380:	str	r3, [sp, #72]	; 0x48
   49384:	ldr	r3, [sp, #160]	; 0xa0
   49388:	cmp	r3, #0
   4938c:	ble	490d8 <fputs@plt+0x37f40>
   49390:	ldr	r7, [sp, #16]
   49394:	mov	r8, r7
   49398:	mov	r6, r7
   4939c:	ldr	r3, [sp, #168]	; 0xa8
   493a0:	ldr	r4, [r3, r7, lsl #2]
   493a4:	cmp	r7, r9
   493a8:	bne	493e8 <fputs@plt+0x38250>
   493ac:	add	r6, r6, #1
   493b0:	ldr	r3, [sp, #52]	; 0x34
   493b4:	cmp	r6, r3
   493b8:	add	r3, sp, #336	; 0x150
   493bc:	add	r3, r3, r6, lsl #2
   493c0:	ldrlt	r2, [r3, #-160]	; 0xffffff60
   493c4:	ldrge	r2, [r3, #-188]	; 0xffffff44
   493c8:	ldrh	r3, [r2, #18]
   493cc:	ldrb	r1, [r2, #1]
   493d0:	add	r3, r3, r1
   493d4:	ldr	r1, [sp, #40]	; 0x28
   493d8:	cmp	r1, #0
   493dc:	addeq	r3, r3, #1
   493e0:	add	r9, r9, r3
   493e4:	ldr	sl, [r2, #56]	; 0x38
   493e8:	add	r3, sp, #336	; 0x150
   493ec:	add	r3, r3, r8, lsl #2
   493f0:	ldr	r3, [r3, #-140]	; 0xffffff74
   493f4:	cmp	r3, r7
   493f8:	bne	49418 <fputs@plt+0x38280>
   493fc:	add	r8, r8, #1
   49400:	add	r3, sp, #336	; 0x150
   49404:	add	r3, r3, r8, lsl #2
   49408:	ldr	r5, [r3, #-160]	; 0xffffff60
   4940c:	ldr	r3, [sp, #40]	; 0x28
   49410:	cmp	r3, #0
   49414:	beq	494b4 <fputs@plt+0x3831c>
   49418:	ldr	r3, [sp, #52]	; 0x34
   4941c:	cmp	r6, r3
   49420:	bge	49454 <fputs@plt+0x382bc>
   49424:	ldr	r2, [r5, #84]	; 0x54
   49428:	add	r3, sp, #336	; 0x150
   4942c:	add	r3, r3, r6, lsl #2
   49430:	ldr	r3, [r3, #-80]	; 0xffffffb0
   49434:	cmp	r2, r3
   49438:	bne	49454 <fputs@plt+0x382bc>
   4943c:	cmp	sl, r4
   49440:	bhi	49454 <fputs@plt+0x382bc>
   49444:	ldr	r3, [sp, #72]	; 0x48
   49448:	add	r3, sl, r3
   4944c:	cmp	r4, r3
   49450:	bcc	494b4 <fputs@plt+0x3831c>
   49454:	ldr	r3, [sp, #84]	; 0x54
   49458:	cmp	r3, #0
   4945c:	bne	49480 <fputs@plt+0x382e8>
   49460:	ldr	r1, [r4]
   49464:	ldr	r3, [r5, #84]	; 0x54
   49468:	add	r2, sp, #112	; 0x70
   4946c:	str	r2, [sp]
   49470:	mov	r2, #5
   49474:	rev	r1, r1
   49478:	ldr	r0, [sp, #20]
   4947c:	bl	46f34 <fputs@plt+0x35d9c>
   49480:	mov	r1, r7
   49484:	add	r0, sp, #160	; 0xa0
   49488:	bl	16f10 <fputs@plt+0x5d78>
   4948c:	ldrh	r3, [r5, #12]
   49490:	cmp	r3, r0
   49494:	bcs	494a8 <fputs@plt+0x38310>
   49498:	add	r2, sp, #112	; 0x70
   4949c:	mov	r1, r4
   494a0:	mov	r0, r5
   494a4:	bl	4701c <fputs@plt+0x35e84>
   494a8:	ldr	r3, [sp, #112]	; 0x70
   494ac:	cmp	r3, #0
   494b0:	bne	49024 <fputs@plt+0x37e8c>
   494b4:	add	r7, r7, #1
   494b8:	ldr	r3, [sp, #160]	; 0xa0
   494bc:	cmp	r7, r3
   494c0:	blt	4939c <fputs@plt+0x38204>
   494c4:	b	490d8 <fputs@plt+0x37f40>
   494c8:	ldr	r3, [sp, #52]	; 0x34
   494cc:	sub	r3, r3, #1
   494d0:	str	r3, [sp, #24]
   494d4:	ldr	r8, [sp, #16]
   494d8:	mov	r9, r8
   494dc:	add	sl, sp, #196	; 0xc4
   494e0:	add	r7, sp, #112	; 0x70
   494e4:	str	r8, [sp, #72]	; 0x48
   494e8:	add	r3, sp, #176	; 0xb0
   494ec:	ldr	r5, [r3, r8, lsl #2]
   494f0:	ldr	r2, [sp, #168]	; 0xa8
   494f4:	ldr	r3, [sl, r8, lsl #2]
   494f8:	lsl	r1, r3, #2
   494fc:	ldr	r4, [r2, r3, lsl #2]
   49500:	lsl	r3, r3, #1
   49504:	ldr	r0, [sp, #172]	; 0xac
   49508:	ldrh	r3, [r0, r3]
   4950c:	ldr	r0, [sp, #84]	; 0x54
   49510:	add	r0, r3, r0
   49514:	ldr	ip, [sp, #28]
   49518:	add	r6, ip, r9
   4951c:	ldrb	ip, [r5, #4]
   49520:	cmp	ip, #0
   49524:	bne	49584 <fputs@plt+0x383ec>
   49528:	ldr	r3, [r5, #56]	; 0x38
   4952c:	ldr	r2, [r4]
   49530:	str	r2, [r3, #8]
   49534:	add	r9, r9, r0
   49538:	str	r7, [sp, #8]
   4953c:	ldr	r3, [r5, #84]	; 0x54
   49540:	str	r3, [sp, #4]
   49544:	str	r6, [sp]
   49548:	mov	r3, r0
   4954c:	mov	r2, r4
   49550:	ldr	r1, [sp, #64]	; 0x40
   49554:	ldr	r0, [sp, #72]	; 0x48
   49558:	add	r1, r1, r0
   4955c:	mov	r0, fp
   49560:	bl	47d54 <fputs@plt+0x36bbc>
   49564:	ldr	r3, [sp, #112]	; 0x70
   49568:	cmp	r3, #0
   4956c:	bne	49024 <fputs@plt+0x37e8c>
   49570:	add	r8, r8, #1
   49574:	ldr	r3, [sp, #24]
   49578:	cmp	r8, r3
   4957c:	bne	494e4 <fputs@plt+0x3834c>
   49580:	b	490e4 <fputs@plt+0x37f4c>
   49584:	ldr	ip, [sp, #40]	; 0x28
   49588:	cmp	ip, #0
   4958c:	beq	495c8 <fputs@plt+0x38430>
   49590:	add	r1, r2, r1
   49594:	ldr	r3, [r5, #80]	; 0x50
   49598:	add	r2, sp, #296	; 0x128
   4959c:	ldr	r1, [r1, #-4]
   495a0:	mov	r0, r5
   495a4:	blx	r3
   495a8:	add	r3, sp, #296	; 0x128
   495ac:	ldrd	r2, [r3]
   495b0:	add	r0, r6, #4
   495b4:	bl	14be0 <fputs@plt+0x3a48>
   495b8:	add	r0, r0, #4
   495bc:	mov	r4, r6
   495c0:	mov	r6, #0
   495c4:	b	49534 <fputs@plt+0x3839c>
   495c8:	sub	r4, r4, #4
   495cc:	cmp	r3, #4
   495d0:	bne	49534 <fputs@plt+0x3839c>
   495d4:	ldr	r3, [fp, #76]	; 0x4c
   495d8:	mov	r1, r4
   495dc:	mov	r0, fp
   495e0:	blx	r3
   495e4:	b	49534 <fputs@plt+0x3839c>
   495e8:	ldr	r3, [sp, #64]	; 0x40
   495ec:	cmp	r3, #0
   495f0:	bne	497f8 <fputs@plt+0x38660>
   495f4:	ldr	r5, [sp, #196]	; 0xc4
   495f8:	str	r3, [sp, #24]
   495fc:	mov	r6, r3
   49600:	add	r3, sp, #336	; 0x150
   49604:	add	r3, r3, r8, lsl #2
   49608:	ldr	r4, [r3, #-160]	; 0xffffff60
   4960c:	ldr	r9, [r4, #56]	; 0x38
   49610:	ldrb	r3, [r4, #5]
   49614:	str	r3, [sp, #76]	; 0x4c
   49618:	ldr	r3, [r4, #64]	; 0x40
   4961c:	add	r3, r3, r5, lsl #1
   49620:	str	r3, [sp, #72]	; 0x48
   49624:	ldrh	r7, [r4, #18]
   49628:	ldr	r1, [sp, #24]
   4962c:	add	r2, r1, r7
   49630:	ldrb	r3, [r4, #1]
   49634:	add	sl, r2, r3
   49638:	add	fp, r6, r5
   4963c:	cmp	r1, r6
   49640:	bge	49674 <fputs@plt+0x384dc>
   49644:	add	r3, sp, #160	; 0xa0
   49648:	sub	r2, r6, r1
   4964c:	mov	r0, r4
   49650:	bl	33900 <fputs@plt+0x22768>
   49654:	mov	r3, r0
   49658:	ldr	r0, [r4, #64]	; 0x40
   4965c:	lsl	r2, r7, #1
   49660:	str	r3, [sp, #80]	; 0x50
   49664:	add	r1, r0, r3, lsl #1
   49668:	bl	110d8 <memmove@plt>
   4966c:	ldr	r3, [sp, #80]	; 0x50
   49670:	sub	r7, r7, r3
   49674:	cmp	sl, fp
   49678:	ble	49694 <fputs@plt+0x384fc>
   4967c:	add	r3, sp, #160	; 0xa0
   49680:	sub	r2, sl, fp
   49684:	mov	r1, fp
   49688:	mov	r0, r4
   4968c:	bl	33900 <fputs@plt+0x22768>
   49690:	sub	r7, r7, r0
   49694:	ldr	r2, [sp, #76]	; 0x4c
   49698:	add	r3, r2, #5
   4969c:	str	r3, [sp, #88]	; 0x58
   496a0:	add	r2, r2, #6
   496a4:	mov	r1, r2
   496a8:	str	r2, [sp, #92]	; 0x5c
   496ac:	ldrb	r2, [r9, r3]
   496b0:	ldrb	r3, [r9, r1]
   496b4:	orr	r3, r3, r2, lsl #8
   496b8:	sub	r3, r3, #1
   496bc:	uxth	r3, r3
   496c0:	add	r3, r3, #1
   496c4:	add	r3, r9, r3
   496c8:	str	r3, [sp, #296]	; 0x128
   496cc:	ldr	r2, [sp, #72]	; 0x48
   496d0:	cmp	r2, r3
   496d4:	bhi	497b4 <fputs@plt+0x3861c>
   496d8:	ldr	r3, [sp, #24]
   496dc:	cmp	r3, r6
   496e0:	ble	49734 <fputs@plt+0x3859c>
   496e4:	sub	sl, r3, r6
   496e8:	cmp	sl, r5
   496ec:	movge	sl, r5
   496f0:	ldr	fp, [r4, #64]	; 0x40
   496f4:	lsl	r2, r7, #1
   496f8:	mov	r1, fp
   496fc:	add	r0, fp, sl, lsl #1
   49700:	bl	110d8 <memmove@plt>
   49704:	add	r3, sp, #160	; 0xa0
   49708:	str	r3, [sp, #8]
   4970c:	str	sl, [sp, #4]
   49710:	str	r6, [sp]
   49714:	mov	r3, fp
   49718:	add	r2, sp, #296	; 0x128
   4971c:	ldr	r1, [sp, #72]	; 0x48
   49720:	mov	r0, r4
   49724:	bl	33c80 <fputs@plt+0x22ae8>
   49728:	cmp	r0, #0
   4972c:	bne	497b4 <fputs@plt+0x3861c>
   49730:	add	r7, r7, sl
   49734:	ldrb	r3, [r4, #1]
   49738:	cmp	r3, #0
   4973c:	ble	4977c <fputs@plt+0x385e4>
   49740:	ldr	sl, [sp, #16]
   49744:	str	r8, [sp, #80]	; 0x50
   49748:	add	r3, r4, sl, lsl #1
   4974c:	ldrh	fp, [r3, #22]
   49750:	ldr	r3, [sp, #24]
   49754:	add	fp, fp, r3
   49758:	sub	r3, fp, r6
   4975c:	cmp	r3, #0
   49760:	cmpge	r5, r3
   49764:	bgt	49858 <fputs@plt+0x386c0>
   49768:	add	sl, sl, #1
   4976c:	ldrb	r3, [r4, #1]
   49770:	cmp	sl, r3
   49774:	blt	49748 <fputs@plt+0x385b0>
   49778:	ldr	r8, [sp, #80]	; 0x50
   4977c:	ldr	r3, [r4, #64]	; 0x40
   49780:	add	r2, sp, #160	; 0xa0
   49784:	str	r2, [sp, #8]
   49788:	sub	r2, r5, r7
   4978c:	str	r2, [sp, #4]
   49790:	add	r2, r6, r7
   49794:	str	r2, [sp]
   49798:	add	r3, r3, r7, lsl #1
   4979c:	add	r2, sp, #296	; 0x128
   497a0:	ldr	r1, [sp, #72]	; 0x48
   497a4:	mov	r0, r4
   497a8:	bl	33c80 <fputs@plt+0x22ae8>
   497ac:	cmp	r0, #0
   497b0:	beq	498b0 <fputs@plt+0x38718>
   497b4:	cmp	r5, #0
   497b8:	lslgt	r7, r6, #1
   497bc:	lslgt	r9, r6, #2
   497c0:	addgt	fp, r5, r6
   497c4:	lslgt	fp, fp, #1
   497c8:	bgt	49930 <fputs@plt+0x38798>
   497cc:	ldr	r3, [sp, #172]	; 0xac
   497d0:	add	r3, r3, r6, lsl #1
   497d4:	ldr	r2, [sp, #168]	; 0xa8
   497d8:	add	r2, r2, r6, lsl #2
   497dc:	mov	r1, r5
   497e0:	mov	r0, r4
   497e4:	bl	33f84 <fputs@plt+0x22dec>
   497e8:	str	r0, [sp, #112]	; 0x70
   497ec:	cmp	r0, #0
   497f0:	beq	49904 <fputs@plt+0x3876c>
   497f4:	b	49024 <fputs@plt+0x37e8c>
   497f8:	ldr	r3, [sp, #60]	; 0x3c
   497fc:	cmp	r3, r8
   49800:	ble	4984c <fputs@plt+0x386b4>
   49804:	add	r3, sp, #336	; 0x150
   49808:	add	r3, r3, r8, lsl #2
   4980c:	ldr	r3, [r3, #-124]	; 0xffffff84
   49810:	ldr	r2, [sp, #40]	; 0x28
   49814:	cmp	r2, #0
   49818:	addeq	r3, r3, #1
   4981c:	str	r3, [sp, #24]
   49820:	add	r3, sp, #336	; 0x150
   49824:	add	r3, r3, r8, lsl #2
   49828:	ldr	r6, [r3, #-144]	; 0xffffff70
   4982c:	ldr	r3, [sp, #40]	; 0x28
   49830:	cmp	r3, #0
   49834:	addeq	r6, r6, #1
   49838:	add	r3, sp, #336	; 0x150
   4983c:	add	r3, r3, r8, lsl #2
   49840:	ldr	r5, [r3, #-140]	; 0xffffff74
   49844:	sub	r5, r5, r6
   49848:	b	49600 <fputs@plt+0x38468>
   4984c:	ldr	r3, [sp, #160]	; 0xa0
   49850:	str	r3, [sp, #24]
   49854:	b	49820 <fputs@plt+0x38688>
   49858:	ldr	r8, [r4, #64]	; 0x40
   4985c:	add	r8, r8, r3, lsl #1
   49860:	sub	r3, r7, r3
   49864:	lsl	r2, r3, #1
   49868:	mov	r1, r8
   4986c:	add	r0, r8, #2
   49870:	bl	110d8 <memmove@plt>
   49874:	add	r7, r7, #1
   49878:	add	r3, sp, #160	; 0xa0
   4987c:	str	r3, [sp, #8]
   49880:	mov	r3, #1
   49884:	str	r3, [sp, #4]
   49888:	str	fp, [sp]
   4988c:	mov	r3, r8
   49890:	add	r2, sp, #296	; 0x128
   49894:	ldr	r1, [sp, #72]	; 0x48
   49898:	mov	r0, r4
   4989c:	bl	33c80 <fputs@plt+0x22ae8>
   498a0:	cmp	r0, #0
   498a4:	beq	49768 <fputs@plt+0x385d0>
   498a8:	ldr	r8, [sp, #80]	; 0x50
   498ac:	b	497b4 <fputs@plt+0x3861c>
   498b0:	uxth	r5, r5
   498b4:	strh	r5, [r4, #18]
   498b8:	mov	r3, #0
   498bc:	strb	r3, [r4, #1]
   498c0:	ldr	r3, [sp, #76]	; 0x4c
   498c4:	add	r3, r9, r3
   498c8:	lsr	r5, r5, #8
   498cc:	strb	r5, [r3, #3]
   498d0:	ldrh	r2, [r4, #18]
   498d4:	strb	r2, [r3, #4]
   498d8:	ldr	r3, [sp, #296]	; 0x128
   498dc:	sub	r3, r3, r9
   498e0:	asr	r3, r3, #8
   498e4:	ldr	r2, [sp, #88]	; 0x58
   498e8:	strb	r3, [r9, r2]
   498ec:	ldr	r3, [sp, #296]	; 0x128
   498f0:	sub	r3, r3, r9
   498f4:	ldr	r2, [sp, #92]	; 0x5c
   498f8:	strb	r3, [r9, r2]
   498fc:	mov	r3, #0
   49900:	str	r3, [sp, #112]	; 0x70
   49904:	add	r3, sp, #336	; 0x150
   49908:	add	r3, r3, r8
   4990c:	mov	r2, #1
   49910:	strb	r2, [r3, #-216]	; 0xffffff28
   49914:	add	r3, sp, #336	; 0x150
   49918:	add	r8, r3, r8, lsl #2
   4991c:	ldr	r3, [r8, #-100]	; 0xffffff9c
   49920:	ldr	r2, [sp, #100]	; 0x64
   49924:	sub	r3, r2, r3
   49928:	strh	r3, [r4, #16]
   4992c:	b	49144 <fputs@plt+0x37fac>
   49930:	ldr	sl, [sp, #172]	; 0xac
   49934:	ldrh	r3, [sl, r7]
   49938:	cmp	r3, #0
   4993c:	beq	49954 <fputs@plt+0x387bc>
   49940:	add	r7, r7, #2
   49944:	add	r9, r9, #4
   49948:	cmp	r7, fp
   4994c:	bne	49930 <fputs@plt+0x38798>
   49950:	b	497cc <fputs@plt+0x38634>
   49954:	ldr	r0, [sp, #164]	; 0xa4
   49958:	ldr	r3, [r0, #76]	; 0x4c
   4995c:	ldr	r2, [sp, #168]	; 0xa8
   49960:	ldr	r1, [r2, r9]
   49964:	blx	r3
   49968:	strh	r0, [sl, r7]
   4996c:	b	49940 <fputs@plt+0x387a8>
   49970:	ldr	r3, [sp, #20]
   49974:	ldrb	r3, [r3, #17]
   49978:	ldr	r2, [sp, #84]	; 0x54
   4997c:	adds	r3, r3, #0
   49980:	movne	r3, #1
   49984:	cmp	r2, #0
   49988:	movne	r3, #0
   4998c:	cmp	r3, #0
   49990:	beq	491b8 <fputs@plt+0x38020>
   49994:	ldr	r3, [sp, #52]	; 0x34
   49998:	cmp	r3, #0
   4999c:	ble	491b8 <fputs@plt+0x38020>
   499a0:	add	r4, sp, #176	; 0xb0
   499a4:	add	r5, sp, #112	; 0x70
   499a8:	mov	r6, #5
   499ac:	ldr	r7, [sp, #16]
   499b0:	ldr	r3, [r4, r7, lsl #2]
   499b4:	ldr	r2, [r3, #56]	; 0x38
   499b8:	ldr	r1, [r2, #8]
   499bc:	ldr	r3, [r3, #84]	; 0x54
   499c0:	str	r5, [sp]
   499c4:	mov	r2, r6
   499c8:	rev	r1, r1
   499cc:	ldr	r0, [sp, #20]
   499d0:	bl	46f34 <fputs@plt+0x35d9c>
   499d4:	add	r7, r7, #1
   499d8:	ldr	r3, [sp, #52]	; 0x34
   499dc:	cmp	r7, r3
   499e0:	bne	499b0 <fputs@plt+0x38818>
   499e4:	b	491b8 <fputs@plt+0x38020>
   499e8:	ldr	r3, [sp, #52]	; 0x34
   499ec:	str	r3, [sp, #16]
   499f0:	b	4851c <fputs@plt+0x37384>
   499f4:	mov	r3, #7
   499f8:	str	r3, [sp, #48]	; 0x30
   499fc:	b	48570 <fputs@plt+0x373d8>
   49a00:	ldr	r3, [sp, #28]
   49a04:	str	r3, [sp, #56]	; 0x38
   49a08:	b	4858c <fputs@plt+0x373f4>
   49a0c:	mov	r3, #0
   49a10:	str	r3, [sp, #44]	; 0x2c
   49a14:	b	48634 <fputs@plt+0x3749c>
   49a18:	ldr	r3, [sp, #84]	; 0x54
   49a1c:	sub	r3, r3, #12
   49a20:	ldr	r2, [sp, #20]
   49a24:	ldr	r2, [r2, #36]	; 0x24
   49a28:	add	r3, r3, r2
   49a2c:	str	r3, [sp, #100]	; 0x64
   49a30:	ldr	r3, [sp, #60]	; 0x3c
   49a34:	str	r3, [sp, #24]
   49a38:	b	48cc4 <fputs@plt+0x37b2c>
   49a3c:	ldr	fp, [sp, #92]	; 0x5c
   49a40:	ldr	sl, [sp, #96]	; 0x60
   49a44:	ldr	r3, [sp, #84]	; 0x54
   49a48:	sub	r3, r3, #12
   49a4c:	ldr	r2, [sp, #20]
   49a50:	ldr	r2, [r2, #36]	; 0x24
   49a54:	add	r3, r3, r2
   49a58:	mov	r2, r3
   49a5c:	str	r3, [sp, #100]	; 0x64
   49a60:	str	r3, [sp, #52]	; 0x34
   49a64:	ldr	r4, [sp, #148]	; 0x94
   49a68:	ldrh	r3, [r4, #16]
   49a6c:	sub	r3, r2, r3
   49a70:	str	r3, [sp, #236]	; 0xec
   49a74:	cmp	r3, #0
   49a78:	blt	48ae8 <fputs@plt+0x37950>
   49a7c:	add	r6, sp, #236	; 0xec
   49a80:	ldr	r8, [sp, #16]
   49a84:	add	r9, sp, #216	; 0xd8
   49a88:	str	fp, [sp, #24]
   49a8c:	str	sl, [sp, #76]	; 0x4c
   49a90:	ldr	sl, [sp, #60]	; 0x3c
   49a94:	mov	fp, r2
   49a98:	b	48b2c <fputs@plt+0x37994>
   49a9c:	ldr	r3, [sp, #176]	; 0xb0
   49aa0:	ldr	r2, [r3, #84]	; 0x54
   49aa4:	str	r2, [sp, #256]	; 0x100
   49aa8:	str	r2, [sp, #276]	; 0x114
   49aac:	ldr	r3, [r3, #72]	; 0x48
   49ab0:	ldrh	r3, [r3, #24]
   49ab4:	strh	r3, [sp, #136]	; 0x88
   49ab8:	add	ip, sp, #138	; 0x8a
   49abc:	ldr	r3, [sp, #16]
   49ac0:	add	r4, sp, #176	; 0xb0
   49ac4:	add	r0, sp, #256	; 0x100
   49ac8:	add	r5, sp, #276	; 0x114
   49acc:	b	49210 <fputs@plt+0x38078>
   49ad0:	ldr	fp, [sp, #36]	; 0x24
   49ad4:	mov	r3, #0
   49ad8:	strb	r3, [fp, #1]
   49adc:	mov	r0, fp
   49ae0:	bl	44c90 <fputs@plt+0x33af8>
   49ae4:	ldr	r2, [sp, #32]
   49ae8:	ldrb	r3, [r2, #68]	; 0x44
   49aec:	sub	r3, r3, #1
   49af0:	strb	r3, [r2, #68]	; 0x44
   49af4:	ldr	r3, [sp, #48]	; 0x30
   49af8:	str	r3, [sp, #44]	; 0x2c
   49afc:	b	48634 <fputs@plt+0x3749c>
   49b00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49b04:	sub	sp, sp, #24
   49b08:	mov	r7, r3
   49b0c:	ldr	r3, [r0, #44]	; 0x2c
   49b10:	cmp	r1, r3
   49b14:	bhi	49b70 <fputs@plt+0x389d8>
   49b18:	mov	r6, r0
   49b1c:	mov	r9, r2
   49b20:	mov	r3, #0
   49b24:	str	r3, [sp]
   49b28:	add	r2, sp, #20
   49b2c:	bl	44e64 <fputs@plt+0x33ccc>
   49b30:	mov	r4, r0
   49b34:	str	r0, [sp, #16]
   49b38:	cmp	r0, #0
   49b3c:	bne	49b7c <fputs@plt+0x389e4>
   49b40:	ldr	r3, [sp, #20]
   49b44:	ldrb	r2, [r3, #8]
   49b48:	cmp	r2, #0
   49b4c:	bne	49b88 <fputs@plt+0x389f0>
   49b50:	mov	r2, #1
   49b54:	strb	r2, [r3, #8]
   49b58:	ldrb	sl, [r3, #5]
   49b5c:	ldrh	r2, [r3, #18]
   49b60:	cmp	r2, #0
   49b64:	ble	49c30 <fputs@plt+0x38a98>
   49b68:	mov	r8, #1
   49b6c:	b	49bdc <fputs@plt+0x38a44>
   49b70:	ldr	r0, [pc, #332]	; 49cc4 <fputs@plt+0x38b2c>
   49b74:	bl	33174 <fputs@plt+0x21fdc>
   49b78:	mov	r4, r0
   49b7c:	mov	r0, r4
   49b80:	add	sp, sp, #24
   49b84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49b88:	ldr	r0, [pc, #312]	; 49cc8 <fputs@plt+0x38b30>
   49b8c:	bl	33174 <fputs@plt+0x21fdc>
   49b90:	str	r0, [sp, #16]
   49b94:	ldr	r0, [sp, #20]
   49b98:	mov	r3, #0
   49b9c:	strb	r3, [r0, #8]
   49ba0:	bl	44c90 <fputs@plt+0x33af8>
   49ba4:	ldr	r4, [sp, #16]
   49ba8:	b	49b7c <fputs@plt+0x389e4>
   49bac:	add	r2, sp, #14
   49bb0:	mov	r1, r5
   49bb4:	ldr	r0, [sp, #20]
   49bb8:	bl	47b6c <fputs@plt+0x369d4>
   49bbc:	str	r0, [sp, #16]
   49bc0:	cmp	r0, #0
   49bc4:	bne	49b94 <fputs@plt+0x389fc>
   49bc8:	add	r4, r4, #1
   49bcc:	ldr	r3, [sp, #20]
   49bd0:	ldrh	r2, [r3, #18]
   49bd4:	cmp	r2, r4
   49bd8:	ble	49c30 <fputs@plt+0x38a98>
   49bdc:	ldr	r1, [r3, #64]	; 0x40
   49be0:	lsl	r2, r4, #1
   49be4:	ldrh	r2, [r1, r2]
   49be8:	rev16	r2, r2
   49bec:	ldrh	r5, [r3, #20]
   49bf0:	and	r2, r2, r5
   49bf4:	ldr	r5, [r3, #56]	; 0x38
   49bf8:	add	r5, r5, r2
   49bfc:	ldrb	r3, [r3, #4]
   49c00:	cmp	r3, #0
   49c04:	bne	49bac <fputs@plt+0x38a14>
   49c08:	ldr	r1, [r5]
   49c0c:	mov	r3, r7
   49c10:	mov	r2, r8
   49c14:	rev	r1, r1
   49c18:	mov	r0, r6
   49c1c:	bl	49b00 <fputs@plt+0x38968>
   49c20:	str	r0, [sp, #16]
   49c24:	cmp	r0, #0
   49c28:	beq	49bac <fputs@plt+0x38a14>
   49c2c:	b	49b94 <fputs@plt+0x389fc>
   49c30:	ldrb	r1, [r3, #4]
   49c34:	cmp	r1, #0
   49c38:	beq	49c64 <fputs@plt+0x38acc>
   49c3c:	cmp	r7, #0
   49c40:	ldrne	r3, [r7]
   49c44:	addne	r2, r3, r2
   49c48:	strne	r2, [r7]
   49c4c:	cmp	r9, #0
   49c50:	beq	49c94 <fputs@plt+0x38afc>
   49c54:	add	r1, sp, #16
   49c58:	ldr	r0, [sp, #20]
   49c5c:	bl	47d28 <fputs@plt+0x36b90>
   49c60:	b	49b94 <fputs@plt+0x389fc>
   49c64:	ldr	r3, [r3, #56]	; 0x38
   49c68:	add	r3, r3, sl
   49c6c:	ldr	r1, [r3, #8]
   49c70:	mov	r3, r7
   49c74:	mov	r2, #1
   49c78:	rev	r1, r1
   49c7c:	mov	r0, r6
   49c80:	bl	49b00 <fputs@plt+0x38968>
   49c84:	str	r0, [sp, #16]
   49c88:	cmp	r0, #0
   49c8c:	bne	49b94 <fputs@plt+0x389fc>
   49c90:	b	49c4c <fputs@plt+0x38ab4>
   49c94:	ldr	r3, [sp, #20]
   49c98:	ldr	r0, [r3, #72]	; 0x48
   49c9c:	bl	41ba0 <fputs@plt+0x30a08>
   49ca0:	str	r0, [sp, #16]
   49ca4:	cmp	r0, #0
   49ca8:	bne	49b94 <fputs@plt+0x389fc>
   49cac:	ldr	r0, [sp, #20]
   49cb0:	ldr	r3, [r0, #56]	; 0x38
   49cb4:	ldrb	r1, [r3, sl]
   49cb8:	orr	r1, r1, #8
   49cbc:	bl	33288 <fputs@plt+0x220f0>
   49cc0:	b	49b94 <fputs@plt+0x389fc>
   49cc4:	strdeq	pc, [r0], -r9
   49cc8:	strdeq	pc, [r0], -lr
   49ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49cd0:	sub	sp, sp, #28
   49cd4:	mov	r5, r0
   49cd8:	mov	r4, r1
   49cdc:	mov	r6, r2
   49ce0:	str	r3, [sp, #12]
   49ce4:	ldrsb	r3, [r0, #68]	; 0x44
   49ce8:	add	r3, r3, #30
   49cec:	ldr	r9, [r0, r3, lsl #2]
   49cf0:	ldr	fp, [r0, #4]
   49cf4:	bl	1e44c <fputs@plt+0xd2b4>
   49cf8:	ldr	r7, [r5, #24]
   49cfc:	ldrh	r8, [r5, #32]
   49d00:	ldr	r2, [r9, #56]	; 0x38
   49d04:	sub	r2, r7, r2
   49d08:	ldr	r3, [fp, #36]	; 0x24
   49d0c:	sub	r3, r3, r8
   49d10:	cmp	r2, r3
   49d14:	bhi	49d64 <fputs@plt+0x38bcc>
   49d18:	cmp	r8, r4
   49d1c:	bls	49e48 <fputs@plt+0x38cb0>
   49d20:	add	r3, r4, r6
   49d24:	cmp	r8, r3
   49d28:	subcc	r8, r8, r4
   49d2c:	movcs	r8, r6
   49d30:	add	r4, r7, r4
   49d34:	ldr	r3, [sp, #64]	; 0x40
   49d38:	ands	sl, r3, #1
   49d3c:	beq	49d74 <fputs@plt+0x38bdc>
   49d40:	ldr	r0, [r9, #72]	; 0x48
   49d44:	bl	41ba0 <fputs@plt+0x30a08>
   49d48:	subs	sl, r0, #0
   49d4c:	bne	49d84 <fputs@plt+0x38bec>
   49d50:	mov	r2, r8
   49d54:	ldr	r1, [sp, #12]
   49d58:	mov	r0, r4
   49d5c:	bl	11000 <memcpy@plt>
   49d60:	b	49d84 <fputs@plt+0x38bec>
   49d64:	ldr	r0, [pc, #876]	; 4a0d8 <fputs@plt+0x38f40>
   49d68:	bl	33174 <fputs@plt+0x21fdc>
   49d6c:	mov	sl, r0
   49d70:	b	49e3c <fputs@plt+0x38ca4>
   49d74:	mov	r2, r8
   49d78:	mov	r1, r4
   49d7c:	ldr	r0, [sp, #12]
   49d80:	bl	11000 <memcpy@plt>
   49d84:	ldr	r3, [sp, #12]
   49d88:	add	r3, r3, r8
   49d8c:	str	r3, [sp, #12]
   49d90:	sub	r6, r6, r8
   49d94:	mov	r4, #0
   49d98:	adds	r3, r6, #0
   49d9c:	movne	r3, #1
   49da0:	str	r3, [sp, #4]
   49da4:	cmp	sl, #0
   49da8:	movne	r3, #0
   49dac:	andeq	r3, r3, #1
   49db0:	cmp	r3, #0
   49db4:	beq	49e3c <fputs@plt+0x38ca4>
   49db8:	ldr	r8, [fp, #36]	; 0x24
   49dbc:	sub	r8, r8, #4
   49dc0:	ldrh	r2, [r5, #32]
   49dc4:	ldr	r3, [r7, r2]
   49dc8:	rev	r3, r3
   49dcc:	str	r3, [sp, #16]
   49dd0:	ldr	r3, [sp, #64]	; 0x40
   49dd4:	cmp	r3, #2
   49dd8:	beq	4a000 <fputs@plt+0x38e68>
   49ddc:	ldrb	r3, [r5, #64]	; 0x40
   49de0:	tst	r3, #4
   49de4:	bne	4a078 <fputs@plt+0x38ee0>
   49de8:	ldr	r0, [r5, #28]
   49dec:	sub	r0, r0, #1
   49df0:	add	r0, r0, r8
   49df4:	mov	r1, r8
   49df8:	sub	r0, r0, r2
   49dfc:	bl	7db00 <fputs@plt+0x6c968>
   49e00:	mov	r7, r0
   49e04:	ldr	r3, [r5, #56]	; 0x38
   49e08:	cmp	r0, r3
   49e0c:	bgt	49e54 <fputs@plt+0x38cbc>
   49e10:	cmp	sl, #0
   49e14:	beq	49e84 <fputs@plt+0x38cec>
   49e18:	clz	r3, sl
   49e1c:	lsr	r3, r3, #5
   49e20:	cmp	r6, #0
   49e24:	moveq	r3, #0
   49e28:	cmp	r3, #0
   49e2c:	beq	49e3c <fputs@plt+0x38ca4>
   49e30:	ldr	r0, [pc, #676]	; 4a0dc <fputs@plt+0x38f44>
   49e34:	bl	33174 <fputs@plt+0x21fdc>
   49e38:	mov	sl, r0
   49e3c:	mov	r0, sl
   49e40:	add	sp, sp, #28
   49e44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49e48:	sub	r4, r4, r8
   49e4c:	mov	sl, #0
   49e50:	b	49d98 <fputs@plt+0x38c00>
   49e54:	lsl	r2, r0, #3
   49e58:	mov	r3, #0
   49e5c:	ldr	r0, [r5, #12]
   49e60:	bl	259d0 <fputs@plt+0x14838>
   49e64:	cmp	r0, #0
   49e68:	moveq	sl, #7
   49e6c:	beq	49ea4 <fputs@plt+0x38d0c>
   49e70:	lsl	r3, r7, #1
   49e74:	str	r3, [r5, #56]	; 0x38
   49e78:	str	r0, [r5, #12]
   49e7c:	cmp	sl, #0
   49e80:	bne	49ea4 <fputs@plt+0x38d0c>
   49e84:	lsl	r2, r7, #2
   49e88:	mov	r1, #0
   49e8c:	ldr	r0, [r5, #12]
   49e90:	bl	10f64 <memset@plt>
   49e94:	ldrb	r3, [r5, #64]	; 0x40
   49e98:	orr	r3, r3, #4
   49e9c:	strb	r3, [r5, #64]	; 0x40
   49ea0:	mov	sl, #0
   49ea4:	ldrb	r3, [r5, #64]	; 0x40
   49ea8:	tst	r3, #4
   49eac:	beq	4a094 <fputs@plt+0x38efc>
   49eb0:	b	4a00c <fputs@plt+0x38e74>
   49eb4:	sub	r4, r4, r8
   49eb8:	clz	r3, sl
   49ebc:	lsr	r3, r3, #5
   49ec0:	cmp	r6, #0
   49ec4:	moveq	r3, #0
   49ec8:	cmp	r3, #0
   49ecc:	beq	49e3c <fputs@plt+0x38ca4>
   49ed0:	ldr	r9, [sp, #16]
   49ed4:	add	r7, r7, #4
   49ed8:	cmp	r9, #0
   49edc:	beq	49e30 <fputs@plt+0x38c98>
   49ee0:	ldrb	r3, [r5, #64]	; 0x40
   49ee4:	tst	r3, #4
   49ee8:	ldrne	r3, [r5, #12]
   49eec:	strne	r9, [r3, r7]
   49ef0:	cmp	r8, r4
   49ef4:	bhi	49f2c <fputs@plt+0x38d94>
   49ef8:	ldr	r3, [r5, #12]
   49efc:	add	r3, r3, r7
   49f00:	ldr	r3, [r3, #4]
   49f04:	cmp	r3, #0
   49f08:	strne	r3, [sp, #16]
   49f0c:	bne	49eb4 <fputs@plt+0x38d1c>
   49f10:	add	r3, sp, #16
   49f14:	mov	r2, #0
   49f18:	ldr	r1, [sp, #16]
   49f1c:	ldr	r0, [sp, #4]
   49f20:	bl	44ca8 <fputs@plt+0x33b10>
   49f24:	mov	sl, r0
   49f28:	b	49eb4 <fputs@plt+0x38d1c>
   49f2c:	add	r3, r6, r4
   49f30:	cmp	r8, r3
   49f34:	subcc	r9, r8, r4
   49f38:	movcs	r9, r6
   49f3c:	ldr	r3, [sp, #4]
   49f40:	ldr	r0, [r3]
   49f44:	ldr	r1, [sp, #16]
   49f48:	ldr	r3, [sp, #8]
   49f4c:	cmp	r3, #0
   49f50:	beq	49fb4 <fputs@plt+0x38e1c>
   49f54:	mov	r3, #0
   49f58:	add	r2, sp, #20
   49f5c:	bl	44090 <fputs@plt+0x32ef8>
   49f60:	subs	sl, r0, #0
   49f64:	beq	49f74 <fputs@plt+0x38ddc>
   49f68:	sub	r6, r6, r9
   49f6c:	add	fp, fp, r9
   49f70:	b	49eb8 <fputs@plt+0x38d20>
   49f74:	ldr	r0, [sp, #20]
   49f78:	ldr	r3, [r0, #4]
   49f7c:	str	r3, [sp, #12]
   49f80:	ldr	r3, [r3]
   49f84:	rev	r3, r3
   49f88:	str	r3, [sp, #16]
   49f8c:	bl	41ba0 <fputs@plt+0x30a08>
   49f90:	subs	sl, r0, #0
   49f94:	bne	49ff0 <fputs@plt+0x38e58>
   49f98:	add	r0, r4, #4
   49f9c:	mov	r2, r9
   49fa0:	mov	r1, fp
   49fa4:	ldr	r3, [sp, #12]
   49fa8:	add	r0, r3, r0
   49fac:	bl	11000 <memcpy@plt>
   49fb0:	b	49ff0 <fputs@plt+0x38e58>
   49fb4:	mov	r3, #2
   49fb8:	add	r2, sp, #20
   49fbc:	bl	44090 <fputs@plt+0x32ef8>
   49fc0:	subs	sl, r0, #0
   49fc4:	bne	49f68 <fputs@plt+0x38dd0>
   49fc8:	ldr	r3, [sp, #20]
   49fcc:	ldr	ip, [r3, #4]
   49fd0:	ldr	r3, [ip]
   49fd4:	rev	r3, r3
   49fd8:	str	r3, [sp, #16]
   49fdc:	add	r1, r4, #4
   49fe0:	mov	r2, r9
   49fe4:	add	r1, ip, r1
   49fe8:	mov	r0, fp
   49fec:	bl	11000 <memcpy@plt>
   49ff0:	ldr	r0, [sp, #20]
   49ff4:	bl	448e0 <fputs@plt+0x33748>
   49ff8:	mov	r4, #0
   49ffc:	b	49f68 <fputs@plt+0x38dd0>
   4a000:	ldrb	r3, [r5, #64]	; 0x40
   4a004:	tst	r3, #4
   4a008:	beq	4a0ac <fputs@plt+0x38f14>
   4a00c:	mov	r1, r8
   4a010:	mov	r0, r4
   4a014:	bl	7db00 <fputs@plt+0x6c968>
   4a018:	ldr	r3, [r5, #12]
   4a01c:	ldr	r9, [r3, r0, lsl #2]
   4a020:	cmp	r9, #0
   4a024:	beq	4a094 <fputs@plt+0x38efc>
   4a028:	mov	r7, r0
   4a02c:	str	r9, [sp, #16]
   4a030:	mov	r1, r8
   4a034:	mov	r0, r4
   4a038:	bl	7dcec <fputs@plt+0x6cb54>
   4a03c:	mov	r4, r1
   4a040:	ldr	r3, [sp, #4]
   4a044:	cmp	sl, #0
   4a048:	movne	r3, #0
   4a04c:	andeq	r3, r3, #1
   4a050:	cmp	r3, #0
   4a054:	bne	4a0bc <fputs@plt+0x38f24>
   4a058:	b	49e3c <fputs@plt+0x38ca4>
   4a05c:	mov	r7, r0
   4a060:	str	r9, [sp, #16]
   4a064:	mov	r1, r8
   4a068:	mov	r0, r4
   4a06c:	bl	7dcec <fputs@plt+0x6cb54>
   4a070:	mov	r4, r1
   4a074:	b	4a0bc <fputs@plt+0x38f24>
   4a078:	mov	r1, r8
   4a07c:	mov	r0, r4
   4a080:	bl	7db00 <fputs@plt+0x6c968>
   4a084:	ldr	r3, [r5, #12]
   4a088:	ldr	r9, [r3, r0, lsl #2]
   4a08c:	cmp	r9, #0
   4a090:	bne	4a05c <fputs@plt+0x38ec4>
   4a094:	ldr	r3, [sp, #4]
   4a098:	cmp	sl, #0
   4a09c:	movne	r3, #0
   4a0a0:	andeq	r3, r3, #1
   4a0a4:	cmp	r3, #0
   4a0a8:	beq	49e3c <fputs@plt+0x38ca4>
   4a0ac:	ldr	r9, [sp, #16]
   4a0b0:	cmp	r9, #0
   4a0b4:	beq	49e30 <fputs@plt+0x38c98>
   4a0b8:	mov	r7, #0
   4a0bc:	lsl	r7, r7, #2
   4a0c0:	ldr	r3, [sp, #64]	; 0x40
   4a0c4:	and	r3, r3, #1
   4a0c8:	str	r3, [sp, #8]
   4a0cc:	str	fp, [sp, #4]
   4a0d0:	ldr	fp, [sp, #12]
   4a0d4:	b	49ee0 <fputs@plt+0x38d48>
   4a0d8:	andeq	lr, r0, sl, ror fp
   4a0dc:	andeq	lr, r0, r7, lsl ip
   4a0e0:	push	{r4, r5, r6, lr}
   4a0e4:	sub	sp, sp, #8
   4a0e8:	mov	r4, r0
   4a0ec:	bl	1e44c <fputs@plt+0xd2b4>
   4a0f0:	ldrd	r0, [r4, #16]
   4a0f4:	strd	r0, [r4, #40]	; 0x28
   4a0f8:	ldrb	r3, [r4, #69]	; 0x45
   4a0fc:	cmp	r3, #0
   4a100:	movne	r5, #0
   4a104:	beq	4a114 <fputs@plt+0x38f7c>
   4a108:	mov	r0, r5
   4a10c:	add	sp, sp, #8
   4a110:	pop	{r4, r5, r6, pc}
   4a114:	bl	13990 <fputs@plt+0x27f8>
   4a118:	subs	r6, r0, #0
   4a11c:	moveq	r5, #7
   4a120:	beq	4a108 <fputs@plt+0x38f70>
   4a124:	mov	r1, #0
   4a128:	str	r1, [sp]
   4a12c:	mov	r3, r6
   4a130:	ldr	r2, [r4, #40]	; 0x28
   4a134:	mov	r0, r4
   4a138:	bl	49ccc <fputs@plt+0x38b34>
   4a13c:	subs	r5, r0, #0
   4a140:	streq	r6, [r4, #48]	; 0x30
   4a144:	beq	4a108 <fputs@plt+0x38f70>
   4a148:	mov	r0, r6
   4a14c:	bl	1fb70 <fputs@plt+0xe9d8>
   4a150:	b	4a108 <fputs@plt+0x38f70>
   4a154:	push	{r4, r5, r6, r7, r8, lr}
   4a158:	mov	r6, r0
   4a15c:	ldrb	r3, [r0, #66]	; 0x42
   4a160:	cmp	r3, #2
   4a164:	moveq	r3, #1
   4a168:	strbeq	r3, [r0, #66]	; 0x42
   4a16c:	movne	r3, #0
   4a170:	strne	r3, [r0, #60]	; 0x3c
   4a174:	bl	4a0e0 <fputs@plt+0x38f48>
   4a178:	subs	r8, r0, #0
   4a17c:	beq	4a194 <fputs@plt+0x38ffc>
   4a180:	ldrb	r3, [r6, #64]	; 0x40
   4a184:	bic	r3, r3, #14
   4a188:	strb	r3, [r6, #64]	; 0x40
   4a18c:	mov	r0, r8
   4a190:	pop	{r4, r5, r6, r7, r8, pc}
   4a194:	ldrsb	r3, [r6, #68]	; 0x44
   4a198:	cmp	r3, #0
   4a19c:	blt	4a1c8 <fputs@plt+0x39030>
   4a1a0:	add	r5, r6, #116	; 0x74
   4a1a4:	mov	r4, r8
   4a1a8:	mov	r7, #0
   4a1ac:	ldr	r0, [r5, #4]
   4a1b0:	bl	44c90 <fputs@plt+0x33af8>
   4a1b4:	str	r7, [r5, #4]!
   4a1b8:	add	r4, r4, #1
   4a1bc:	ldrsb	r3, [r6, #68]	; 0x44
   4a1c0:	cmp	r4, r3
   4a1c4:	ble	4a1ac <fputs@plt+0x39014>
   4a1c8:	mvn	r3, #0
   4a1cc:	strb	r3, [r6, #68]	; 0x44
   4a1d0:	mov	r3, #3
   4a1d4:	strb	r3, [r6, #66]	; 0x42
   4a1d8:	b	4a180 <fputs@plt+0x38fe8>
   4a1dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4a1e0:	mov	r6, r0
   4a1e4:	mov	r8, r1
   4a1e8:	mov	r9, r2
   4a1ec:	mvn	sl, #0
   4a1f0:	mov	r7, #0
   4a1f4:	b	4a24c <fputs@plt+0x390b4>
   4a1f8:	ldrb	r3, [r6, #66]	; 0x42
   4a1fc:	sub	r3, r3, #1
   4a200:	uxtb	r3, r3
   4a204:	cmp	r3, #1
   4a208:	bls	4a26c <fputs@plt+0x390d4>
   4a20c:	ldrsb	r3, [r6, #68]	; 0x44
   4a210:	cmp	r3, #0
   4a214:	addge	r5, r6, #116	; 0x74
   4a218:	movge	r4, #0
   4a21c:	blt	4a23c <fputs@plt+0x390a4>
   4a220:	ldr	r0, [r5, #4]
   4a224:	bl	44c90 <fputs@plt+0x33af8>
   4a228:	str	r7, [r5, #4]!
   4a22c:	add	r4, r4, #1
   4a230:	ldrsb	r3, [r6, #68]	; 0x44
   4a234:	cmp	r4, r3
   4a238:	ble	4a220 <fputs@plt+0x39088>
   4a23c:	strb	sl, [r6, #68]	; 0x44
   4a240:	ldr	r6, [r6, #8]
   4a244:	cmp	r6, #0
   4a248:	beq	4a280 <fputs@plt+0x390e8>
   4a24c:	cmp	r6, r9
   4a250:	beq	4a240 <fputs@plt+0x390a8>
   4a254:	cmp	r8, #0
   4a258:	beq	4a1f8 <fputs@plt+0x39060>
   4a25c:	ldr	r3, [r6, #52]	; 0x34
   4a260:	cmp	r8, r3
   4a264:	bne	4a240 <fputs@plt+0x390a8>
   4a268:	b	4a1f8 <fputs@plt+0x39060>
   4a26c:	mov	r0, r6
   4a270:	bl	4a154 <fputs@plt+0x38fbc>
   4a274:	cmp	r0, #0
   4a278:	beq	4a240 <fputs@plt+0x390a8>
   4a27c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a280:	mov	r0, #0
   4a284:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a288:	ldr	r0, [r0, #8]
   4a28c:	cmp	r0, #0
   4a290:	bne	4a2b8 <fputs@plt+0x39120>
   4a294:	cmp	r2, #0
   4a298:	ldrbne	r3, [r2, #64]	; 0x40
   4a29c:	bicne	r3, r3, #32
   4a2a0:	strbne	r3, [r2, #64]	; 0x40
   4a2a4:	mov	r0, #0
   4a2a8:	bx	lr
   4a2ac:	ldr	r0, [r0, #8]
   4a2b0:	cmp	r0, #0
   4a2b4:	beq	4a294 <fputs@plt+0x390fc>
   4a2b8:	cmp	r2, r0
   4a2bc:	beq	4a2ac <fputs@plt+0x39114>
   4a2c0:	cmp	r1, #0
   4a2c4:	beq	4a2d4 <fputs@plt+0x3913c>
   4a2c8:	ldr	r3, [r0, #52]	; 0x34
   4a2cc:	cmp	r1, r3
   4a2d0:	bne	4a2ac <fputs@plt+0x39114>
   4a2d4:	cmp	r0, #0
   4a2d8:	beq	4a294 <fputs@plt+0x390fc>
   4a2dc:	push	{r4, lr}
   4a2e0:	bl	4a1dc <fputs@plt+0x39044>
   4a2e4:	pop	{r4, pc}
   4a2e8:	push	{r4, r5, r6, r7, lr}
   4a2ec:	sub	sp, sp, #12
   4a2f0:	mov	r5, r0
   4a2f4:	mov	r6, r1
   4a2f8:	mov	r7, r2
   4a2fc:	ldr	r4, [r0, #4]
   4a300:	ldr	r3, [r0]
   4a304:	str	r3, [r4, #4]
   4a308:	mov	r2, #0
   4a30c:	mov	r0, r4
   4a310:	bl	4a288 <fputs@plt+0x390f0>
   4a314:	cmp	r0, #0
   4a318:	beq	4a324 <fputs@plt+0x3918c>
   4a31c:	add	sp, sp, #12
   4a320:	pop	{r4, r5, r6, r7, pc}
   4a324:	mov	r3, #1
   4a328:	str	r3, [sp]
   4a32c:	mov	r2, #0
   4a330:	mov	r3, #0
   4a334:	mov	r0, r5
   4a338:	bl	169d4 <fputs@plt+0x583c>
   4a33c:	mov	r3, r7
   4a340:	mov	r2, #0
   4a344:	mov	r1, r6
   4a348:	mov	r0, r4
   4a34c:	bl	49b00 <fputs@plt+0x38968>
   4a350:	b	4a31c <fputs@plt+0x39184>
   4a354:	push	{r4, r5, r6, r7, r8, r9, lr}
   4a358:	sub	sp, sp, #44	; 0x2c
   4a35c:	mov	r9, r1
   4a360:	mov	r8, r2
   4a364:	ldr	r5, [r0, #4]
   4a368:	ldrb	r3, [r5, #17]
   4a36c:	cmp	r3, #0
   4a370:	beq	4a5b0 <fputs@plt+0x39418>
   4a374:	mov	r7, r0
   4a378:	mov	r0, r5
   4a37c:	bl	169ac <fputs@plt+0x5814>
   4a380:	add	r2, sp, #32
   4a384:	mov	r1, #4
   4a388:	mov	r0, r7
   4a38c:	bl	1f59c <fputs@plt+0xe404>
   4a390:	ldr	r3, [sp, #32]
   4a394:	add	r3, r3, #1
   4a398:	str	r3, [sp, #32]
   4a39c:	ldr	r3, [pc, #620]	; 4a610 <fputs@plt+0x39478>
   4a3a0:	ldr	r6, [r3, #608]	; 0x260
   4a3a4:	b	4a3b0 <fputs@plt+0x39218>
   4a3a8:	add	r4, r4, #1
   4a3ac:	str	r4, [sp, #32]
   4a3b0:	ldr	r4, [sp, #32]
   4a3b4:	mov	r1, r4
   4a3b8:	mov	r0, r5
   4a3bc:	bl	16a54 <fputs@plt+0x58bc>
   4a3c0:	cmp	r4, r0
   4a3c4:	beq	4a3a8 <fputs@plt+0x39210>
   4a3c8:	ldr	r1, [r5, #32]
   4a3cc:	mov	r0, r6
   4a3d0:	bl	7db00 <fputs@plt+0x6c968>
   4a3d4:	add	r0, r0, #1
   4a3d8:	cmp	r4, r0
   4a3dc:	beq	4a3a8 <fputs@plt+0x39210>
   4a3e0:	mov	r3, #1
   4a3e4:	str	r3, [sp]
   4a3e8:	mov	r3, r4
   4a3ec:	add	r2, sp, #16
   4a3f0:	add	r1, sp, #20
   4a3f4:	mov	r0, r5
   4a3f8:	bl	46768 <fputs@plt+0x355d0>
   4a3fc:	str	r0, [sp, #28]
   4a400:	cmp	r0, #0
   4a404:	bne	4a608 <fputs@plt+0x39470>
   4a408:	ldr	r3, [sp, #32]
   4a40c:	ldr	r2, [sp, #16]
   4a410:	cmp	r2, r3
   4a414:	beq	4a544 <fputs@plt+0x393ac>
   4a418:	mov	r1, #0
   4a41c:	strb	r1, [sp, #15]
   4a420:	str	r1, [sp, #24]
   4a424:	mov	r2, r1
   4a428:	mov	r0, r5
   4a42c:	bl	4a288 <fputs@plt+0x390f0>
   4a430:	str	r0, [sp, #28]
   4a434:	ldr	r0, [sp, #20]
   4a438:	bl	44c90 <fputs@plt+0x33af8>
   4a43c:	ldr	r0, [sp, #28]
   4a440:	cmp	r0, #0
   4a444:	bne	4a608 <fputs@plt+0x39470>
   4a448:	mov	r3, #0
   4a44c:	add	r2, sp, #36	; 0x24
   4a450:	ldr	r1, [sp, #32]
   4a454:	mov	r0, r5
   4a458:	bl	4456c <fputs@plt+0x333d4>
   4a45c:	str	r0, [sp, #28]
   4a460:	cmp	r0, #0
   4a464:	bne	4a608 <fputs@plt+0x39470>
   4a468:	add	r3, sp, #24
   4a46c:	add	r2, sp, #15
   4a470:	ldr	r1, [sp, #32]
   4a474:	mov	r0, r5
   4a478:	bl	448f4 <fputs@plt+0x3375c>
   4a47c:	str	r0, [sp, #28]
   4a480:	ldrb	r3, [sp, #15]
   4a484:	sub	r3, r3, #1
   4a488:	uxtb	r3, r3
   4a48c:	cmp	r3, #1
   4a490:	bls	4a4b0 <fputs@plt+0x39318>
   4a494:	ldr	r3, [sp, #28]
   4a498:	cmp	r3, #0
   4a49c:	beq	4a4c0 <fputs@plt+0x39328>
   4a4a0:	ldr	r0, [sp, #36]	; 0x24
   4a4a4:	bl	44c90 <fputs@plt+0x33af8>
   4a4a8:	ldr	r0, [sp, #28]
   4a4ac:	b	4a608 <fputs@plt+0x39470>
   4a4b0:	ldr	r0, [pc, #348]	; 4a614 <fputs@plt+0x3947c>
   4a4b4:	bl	33174 <fputs@plt+0x21fdc>
   4a4b8:	str	r0, [sp, #28]
   4a4bc:	b	4a494 <fputs@plt+0x392fc>
   4a4c0:	ldrb	r2, [sp, #15]
   4a4c4:	mov	r3, #0
   4a4c8:	str	r3, [sp, #4]
   4a4cc:	ldr	r3, [sp, #16]
   4a4d0:	str	r3, [sp]
   4a4d4:	ldr	r3, [sp, #24]
   4a4d8:	ldr	r1, [sp, #36]	; 0x24
   4a4dc:	mov	r0, r5
   4a4e0:	bl	4722c <fputs@plt+0x36094>
   4a4e4:	str	r0, [sp, #28]
   4a4e8:	ldr	r0, [sp, #36]	; 0x24
   4a4ec:	bl	44c90 <fputs@plt+0x33af8>
   4a4f0:	ldr	r0, [sp, #28]
   4a4f4:	cmp	r0, #0
   4a4f8:	bne	4a608 <fputs@plt+0x39470>
   4a4fc:	mov	r3, #0
   4a500:	add	r2, sp, #36	; 0x24
   4a504:	ldr	r1, [sp, #32]
   4a508:	mov	r0, r5
   4a50c:	bl	4456c <fputs@plt+0x333d4>
   4a510:	str	r0, [sp, #28]
   4a514:	cmp	r0, #0
   4a518:	bne	4a608 <fputs@plt+0x39470>
   4a51c:	ldr	r3, [sp, #36]	; 0x24
   4a520:	ldr	r0, [r3, #72]	; 0x48
   4a524:	bl	41ba0 <fputs@plt+0x30a08>
   4a528:	str	r0, [sp, #28]
   4a52c:	cmp	r0, #0
   4a530:	beq	4a54c <fputs@plt+0x393b4>
   4a534:	ldr	r0, [sp, #36]	; 0x24
   4a538:	bl	44c90 <fputs@plt+0x33af8>
   4a53c:	ldr	r0, [sp, #28]
   4a540:	b	4a608 <fputs@plt+0x39470>
   4a544:	ldr	r3, [sp, #20]
   4a548:	str	r3, [sp, #36]	; 0x24
   4a54c:	add	r3, sp, #28
   4a550:	str	r3, [sp]
   4a554:	mov	r3, #0
   4a558:	mov	r2, #1
   4a55c:	ldr	r1, [sp, #32]
   4a560:	mov	r0, r5
   4a564:	bl	46f34 <fputs@plt+0x35d9c>
   4a568:	ldr	r3, [sp, #28]
   4a56c:	cmp	r3, #0
   4a570:	beq	4a584 <fputs@plt+0x393ec>
   4a574:	ldr	r0, [sp, #36]	; 0x24
   4a578:	bl	44c90 <fputs@plt+0x33af8>
   4a57c:	ldr	r0, [sp, #28]
   4a580:	b	4a608 <fputs@plt+0x39470>
   4a584:	ldr	r2, [sp, #32]
   4a588:	mov	r1, #4
   4a58c:	mov	r0, r7
   4a590:	bl	46680 <fputs@plt+0x354e8>
   4a594:	str	r0, [sp, #28]
   4a598:	cmp	r0, #0
   4a59c:	beq	4a5d8 <fputs@plt+0x39440>
   4a5a0:	ldr	r0, [sp, #36]	; 0x24
   4a5a4:	bl	44c90 <fputs@plt+0x33af8>
   4a5a8:	ldr	r0, [sp, #28]
   4a5ac:	b	4a608 <fputs@plt+0x39470>
   4a5b0:	mov	r3, #0
   4a5b4:	str	r3, [sp]
   4a5b8:	mov	r3, #1
   4a5bc:	add	r2, sp, #32
   4a5c0:	add	r1, sp, #36	; 0x24
   4a5c4:	mov	r0, r5
   4a5c8:	bl	46768 <fputs@plt+0x355d0>
   4a5cc:	str	r0, [sp, #28]
   4a5d0:	cmp	r0, #0
   4a5d4:	bne	4a608 <fputs@plt+0x39470>
   4a5d8:	and	r1, r8, #1
   4a5dc:	cmp	r1, #0
   4a5e0:	movne	r1, #13
   4a5e4:	moveq	r1, #10
   4a5e8:	ldr	r0, [sp, #36]	; 0x24
   4a5ec:	bl	33288 <fputs@plt+0x220f0>
   4a5f0:	ldr	r3, [sp, #36]	; 0x24
   4a5f4:	ldr	r0, [r3, #72]	; 0x48
   4a5f8:	bl	448e0 <fputs@plt+0x33748>
   4a5fc:	ldr	r3, [sp, #32]
   4a600:	str	r3, [r9]
   4a604:	mov	r0, #0
   4a608:	add	sp, sp, #44	; 0x2c
   4a60c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a610:	andeq	sl, r9, r8, lsr r1
   4a614:	muleq	r0, pc, sl	; <UNPREDICTABLE>
   4a618:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a61c:	subs	fp, r0, #0
   4a620:	moveq	r4, #0
   4a624:	beq	4a6f8 <fputs@plt+0x39560>
   4a628:	ldr	r3, [fp, #4]
   4a62c:	ldr	r0, [fp]
   4a630:	str	r0, [r3, #4]
   4a634:	ldr	r3, [fp, #4]
   4a638:	ldr	r6, [r3, #8]
   4a63c:	cmp	r6, #0
   4a640:	beq	4a700 <fputs@plt+0x39568>
   4a644:	mov	r8, r2
   4a648:	mov	r9, r1
   4a64c:	mov	r7, #0
   4a650:	mov	sl, #4
   4a654:	b	4a6a8 <fputs@plt+0x39510>
   4a658:	ldr	r0, [r6, #48]	; 0x30
   4a65c:	bl	1fb70 <fputs@plt+0xe9d8>
   4a660:	str	r7, [r6, #48]	; 0x30
   4a664:	strb	sl, [r6, #66]	; 0x42
   4a668:	str	r9, [r6, #60]	; 0x3c
   4a66c:	ldrsb	r3, [r6, #68]	; 0x44
   4a670:	cmp	r3, #0
   4a674:	blt	4a69c <fputs@plt+0x39504>
   4a678:	add	r5, r6, #116	; 0x74
   4a67c:	mov	r4, #0
   4a680:	ldr	r0, [r5, #4]
   4a684:	bl	44c90 <fputs@plt+0x33af8>
   4a688:	str	r7, [r5, #4]!
   4a68c:	add	r4, r4, #1
   4a690:	ldrsb	r3, [r6, #68]	; 0x44
   4a694:	cmp	r3, r4
   4a698:	bge	4a680 <fputs@plt+0x394e8>
   4a69c:	ldr	r6, [r6, #8]
   4a6a0:	cmp	r6, #0
   4a6a4:	beq	4a6f4 <fputs@plt+0x3955c>
   4a6a8:	cmp	r8, #0
   4a6ac:	beq	4a658 <fputs@plt+0x394c0>
   4a6b0:	ldrb	r3, [r6, #64]	; 0x40
   4a6b4:	tst	r3, #1
   4a6b8:	bne	4a658 <fputs@plt+0x394c0>
   4a6bc:	ldrb	r3, [r6, #66]	; 0x42
   4a6c0:	sub	r3, r3, #1
   4a6c4:	uxtb	r3, r3
   4a6c8:	cmp	r3, #1
   4a6cc:	bhi	4a66c <fputs@plt+0x394d4>
   4a6d0:	mov	r0, r6
   4a6d4:	bl	4a154 <fputs@plt+0x38fbc>
   4a6d8:	subs	r4, r0, #0
   4a6dc:	beq	4a66c <fputs@plt+0x394d4>
   4a6e0:	mov	r2, #0
   4a6e4:	mov	r1, r4
   4a6e8:	mov	r0, fp
   4a6ec:	bl	4a618 <fputs@plt+0x39480>
   4a6f0:	b	4a6f8 <fputs@plt+0x39560>
   4a6f4:	mov	r4, #0
   4a6f8:	mov	r0, r4
   4a6fc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a700:	mov	r4, #0
   4a704:	b	4a6f8 <fputs@plt+0x39560>
   4a708:	push	{r4, r5, r6, r7, lr}
   4a70c:	sub	sp, sp, #12
   4a710:	mov	r4, r0
   4a714:	ldr	r6, [r0, #4]
   4a718:	ldr	r3, [r0]
   4a71c:	str	r3, [r6, #4]
   4a720:	subs	r7, r1, #0
   4a724:	movne	r5, #0
   4a728:	beq	4a760 <fputs@plt+0x395c8>
   4a72c:	mov	r1, r7
   4a730:	mov	r0, r4
   4a734:	bl	4a618 <fputs@plt+0x39480>
   4a738:	cmp	r0, #0
   4a73c:	movne	r5, r0
   4a740:	ldrb	r3, [r4, #8]
   4a744:	cmp	r3, #2
   4a748:	beq	4a784 <fputs@plt+0x395ec>
   4a74c:	mov	r0, r4
   4a750:	bl	45a10 <fputs@plt+0x34878>
   4a754:	mov	r0, r5
   4a758:	add	sp, sp, #12
   4a75c:	pop	{r4, r5, r6, r7, pc}
   4a760:	mov	r2, #0
   4a764:	mov	r1, r2
   4a768:	mov	r0, r6
   4a76c:	bl	4a288 <fputs@plt+0x390f0>
   4a770:	subs	r5, r0, #0
   4a774:	beq	4a740 <fputs@plt+0x395a8>
   4a778:	mov	r2, r7
   4a77c:	mov	r7, r5
   4a780:	b	4a72c <fputs@plt+0x39594>
   4a784:	ldr	r0, [r6]
   4a788:	bl	43f64 <fputs@plt+0x32dcc>
   4a78c:	cmp	r0, #0
   4a790:	movne	r5, r0
   4a794:	mov	r3, #0
   4a798:	add	r2, sp, #4
   4a79c:	mov	r1, #1
   4a7a0:	mov	r0, r6
   4a7a4:	bl	4456c <fputs@plt+0x333d4>
   4a7a8:	cmp	r0, #0
   4a7ac:	bne	4a7d4 <fputs@plt+0x3963c>
   4a7b0:	ldr	r0, [sp, #4]
   4a7b4:	ldr	r3, [r0, #56]	; 0x38
   4a7b8:	ldr	r3, [r3, #28]
   4a7bc:	rev	r3, r3
   4a7c0:	cmp	r3, #0
   4a7c4:	ldreq	r3, [r6]
   4a7c8:	ldreq	r3, [r3, #28]
   4a7cc:	str	r3, [r6, #44]	; 0x2c
   4a7d0:	bl	44c90 <fputs@plt+0x33af8>
   4a7d4:	mov	r3, #1
   4a7d8:	strb	r3, [r6, #20]
   4a7dc:	ldr	r0, [r6, #60]	; 0x3c
   4a7e0:	bl	21cf8 <fputs@plt+0x10b60>
   4a7e4:	mov	r3, #0
   4a7e8:	str	r3, [r6, #60]	; 0x3c
   4a7ec:	b	4a74c <fputs@plt+0x395b4>
   4a7f0:	push	{r4, r5, r6, r7, r8, lr}
   4a7f4:	mov	r5, r0
   4a7f8:	mov	r8, r1
   4a7fc:	bl	13918 <fputs@plt+0x2780>
   4a800:	mov	r0, r5
   4a804:	bl	168bc <fputs@plt+0x5724>
   4a808:	ldr	r3, [r5, #24]
   4a80c:	tst	r3, #2
   4a810:	ldrbne	r7, [r5, #149]	; 0x95
   4a814:	clzne	r7, r7
   4a818:	lsrne	r7, r7, #5
   4a81c:	moveq	r7, #0
   4a820:	ldr	r3, [r5, #20]
   4a824:	cmp	r3, #0
   4a828:	ble	4a878 <fputs@plt+0x396e0>
   4a82c:	mov	r6, #0
   4a830:	mov	r4, r6
   4a834:	b	4a848 <fputs@plt+0x396b0>
   4a838:	add	r4, r4, #1
   4a83c:	ldr	r3, [r5, #20]
   4a840:	cmp	r3, r4
   4a844:	ble	4a87c <fputs@plt+0x396e4>
   4a848:	ldr	r3, [r5, #16]
   4a84c:	add	r3, r3, r4, lsl #4
   4a850:	ldr	r0, [r3, #4]
   4a854:	cmp	r0, #0
   4a858:	beq	4a838 <fputs@plt+0x396a0>
   4a85c:	ldrb	r3, [r0, #8]
   4a860:	cmp	r3, #2
   4a864:	moveq	r6, #1
   4a868:	eor	r2, r7, #1
   4a86c:	mov	r1, r8
   4a870:	bl	4a708 <fputs@plt+0x39570>
   4a874:	b	4a838 <fputs@plt+0x396a0>
   4a878:	mov	r6, #0
   4a87c:	mov	r1, #68	; 0x44
   4a880:	mov	r0, r5
   4a884:	bl	20388 <fputs@plt+0xf1f0>
   4a888:	bl	13938 <fputs@plt+0x27a0>
   4a88c:	ldr	r3, [r5, #24]
   4a890:	tst	r3, #2
   4a894:	beq	4a8a4 <fputs@plt+0x3970c>
   4a898:	ldrb	r3, [r5, #149]	; 0x95
   4a89c:	cmp	r3, #0
   4a8a0:	beq	4a8f0 <fputs@plt+0x39758>
   4a8a4:	add	r3, r5, #448	; 0x1c0
   4a8a8:	mov	r0, #0
   4a8ac:	mov	r1, #0
   4a8b0:	strd	r0, [r3, #-8]
   4a8b4:	strd	r0, [r3]
   4a8b8:	ldr	r3, [r5, #24]
   4a8bc:	bic	r3, r3, #16777216	; 0x1000000
   4a8c0:	str	r3, [r5, #24]
   4a8c4:	ldr	r3, [r5, #208]	; 0xd0
   4a8c8:	cmp	r3, #0
   4a8cc:	popeq	{r4, r5, r6, r7, r8, pc}
   4a8d0:	cmp	r6, #0
   4a8d4:	bne	4a8e4 <fputs@plt+0x3974c>
   4a8d8:	ldrb	r2, [r5, #67]	; 0x43
   4a8dc:	cmp	r2, #0
   4a8e0:	popne	{r4, r5, r6, r7, r8, pc}
   4a8e4:	ldr	r0, [r5, #204]	; 0xcc
   4a8e8:	blx	r3
   4a8ec:	pop	{r4, r5, r6, r7, r8, pc}
   4a8f0:	mov	r0, r5
   4a8f4:	bl	173d0 <fputs@plt+0x6238>
   4a8f8:	mov	r0, r5
   4a8fc:	bl	24bdc <fputs@plt+0x13a44>
   4a900:	b	4a8a4 <fputs@plt+0x3970c>
   4a904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a908:	sub	sp, sp, #44	; 0x2c
   4a90c:	mov	r4, r2
   4a910:	mov	r5, r3
   4a914:	ldrb	r3, [r0, #66]	; 0x42
   4a918:	cmp	r3, #1
   4a91c:	beq	4a9a4 <fputs@plt+0x3980c>
   4a920:	cmp	r1, #0
   4a924:	moveq	fp, #0
   4a928:	beq	4aa1c <fputs@plt+0x39884>
   4a92c:	ldr	r2, [r1]
   4a930:	ldrh	r3, [r2, #6]
   4a934:	ldrh	ip, [r2, #8]
   4a938:	add	r3, r3, ip
   4a93c:	cmp	r3, #13
   4a940:	bgt	4aa10 <fputs@plt+0x39878>
   4a944:	ldr	r3, [r1, #4]
   4a948:	ldrh	r3, [r3, #8]
   4a94c:	ldr	r2, [r2, #16]
   4a950:	ldrb	r2, [r2]
   4a954:	cmp	r2, #0
   4a958:	movne	r2, #1
   4a95c:	strbne	r2, [r1, #12]
   4a960:	mvnne	r2, #0
   4a964:	mvneq	r2, #0
   4a968:	strbeq	r2, [r1, #12]
   4a96c:	moveq	r2, #1
   4a970:	strb	r2, [r1, #13]
   4a974:	tst	r3, #4
   4a978:	bne	4aa98 <fputs@plt+0x39900>
   4a97c:	tst	r3, #25
   4a980:	bne	4aaa0 <fputs@plt+0x39908>
   4a984:	ldr	r3, [r1]
   4a988:	ldr	ip, [r3, #20]
   4a98c:	ldr	r3, [pc, #1084]	; 4add0 <fputs@plt+0x39c38>
   4a990:	ldr	r2, [pc, #1084]	; 4add4 <fputs@plt+0x39c3c>
   4a994:	cmp	ip, #0
   4a998:	moveq	fp, r2
   4a99c:	movne	fp, r3
   4a9a0:	b	4aa14 <fputs@plt+0x3987c>
   4a9a4:	ldrb	r3, [r0, #64]	; 0x40
   4a9a8:	tst	r3, #2
   4a9ac:	beq	4a920 <fputs@plt+0x39788>
   4a9b0:	ldrb	r2, [r0, #69]	; 0x45
   4a9b4:	cmp	r2, #0
   4a9b8:	beq	4a920 <fputs@plt+0x39788>
   4a9bc:	ldrd	r6, [r0, #16]
   4a9c0:	cmp	r7, r5
   4a9c4:	cmpeq	r6, r4
   4a9c8:	beq	4a9fc <fputs@plt+0x39864>
   4a9cc:	cmp	r6, r4
   4a9d0:	sbcs	r2, r7, r5
   4a9d4:	movlt	r2, #1
   4a9d8:	movge	r2, #0
   4a9dc:	ands	r3, r2, r3, lsr #3
   4a9e0:	beq	4a920 <fputs@plt+0x39788>
   4a9e4:	mvn	r3, #0
   4a9e8:	ldr	r2, [sp, #84]	; 0x54
   4a9ec:	str	r3, [r2]
   4a9f0:	mov	r3, #0
   4a9f4:	str	r3, [sp, #24]
   4a9f8:	b	4ad78 <fputs@plt+0x39be0>
   4a9fc:	mov	r3, #0
   4aa00:	ldr	r2, [sp, #84]	; 0x54
   4aa04:	str	r3, [r2]
   4aa08:	str	r3, [sp, #24]
   4aa0c:	b	4ad78 <fputs@plt+0x39be0>
   4aa10:	ldr	fp, [pc, #952]	; 4add0 <fputs@plt+0x39c38>
   4aa14:	mov	r3, #0
   4aa18:	strb	r3, [r1, #11]
   4aa1c:	strd	r4, [sp, #16]
   4aa20:	str	r1, [sp, #8]
   4aa24:	mov	sl, r0
   4aa28:	bl	457d8 <fputs@plt+0x34640>
   4aa2c:	subs	r3, r0, #0
   4aa30:	str	r3, [sp, #24]
   4aa34:	bne	4ad78 <fputs@plt+0x39be0>
   4aa38:	ldrb	r3, [sl, #66]	; 0x42
   4aa3c:	cmp	r3, #0
   4aa40:	beq	4aaa8 <fputs@plt+0x39910>
   4aa44:	ldr	r3, [sp, #80]	; 0x50
   4aa48:	rsb	r3, r3, #1
   4aa4c:	str	r3, [sp, #28]
   4aa50:	add	r3, sl, #16
   4aa54:	str	r3, [sp, #12]
   4aa58:	ldrsb	r3, [sl, #68]	; 0x44
   4aa5c:	add	r2, r3, #30
   4aa60:	ldr	r4, [sl, r2, lsl #2]
   4aa64:	ldrh	r6, [r4, #18]
   4aa68:	sub	r6, r6, #1
   4aa6c:	ldr	r2, [sp, #28]
   4aa70:	asr	r5, r6, r2
   4aa74:	add	r3, sl, r3, lsl #1
   4aa78:	strh	r5, [r3, #80]	; 0x50
   4aa7c:	cmp	fp, #0
   4aa80:	ldrne	r8, [sp, #24]
   4aa84:	bne	4aca8 <fputs@plt+0x39b10>
   4aa88:	ldr	r8, [sp, #24]
   4aa8c:	mov	r9, r6
   4aa90:	ldrd	r6, [sp, #16]
   4aa94:	b	4aae4 <fputs@plt+0x3994c>
   4aa98:	ldr	fp, [pc, #824]	; 4add8 <fputs@plt+0x39c40>
   4aa9c:	b	4aa14 <fputs@plt+0x3987c>
   4aaa0:	ldr	fp, [pc, #808]	; 4add0 <fputs@plt+0x39c38>
   4aaa4:	b	4aa14 <fputs@plt+0x3987c>
   4aaa8:	mvn	r3, #0
   4aaac:	ldr	r2, [sp, #84]	; 0x54
   4aab0:	str	r3, [r2]
   4aab4:	b	4ad78 <fputs@plt+0x39be0>
   4aab8:	add	r1, sp, #32
   4aabc:	bl	14c40 <fputs@plt+0x3aa8>
   4aac0:	ldrd	r2, [sp, #32]
   4aac4:	cmp	r2, r6
   4aac8:	sbcs	r1, r3, r7
   4aacc:	bge	4ab38 <fputs@plt+0x399a0>
   4aad0:	add	r8, r5, #1
   4aad4:	cmp	r9, r8
   4aad8:	blt	4ab94 <fputs@plt+0x399fc>
   4aadc:	add	r5, r8, r9
   4aae0:	asr	r5, r5, #1
   4aae4:	ldr	r2, [r4, #64]	; 0x40
   4aae8:	lsl	r3, r5, #1
   4aaec:	ldrh	r3, [r2, r3]
   4aaf0:	rev16	r3, r3
   4aaf4:	ldrh	r0, [r4, #20]
   4aaf8:	and	r3, r3, r0
   4aafc:	ldr	r0, [r4, #68]	; 0x44
   4ab00:	add	r0, r0, r3
   4ab04:	ldrb	r3, [r4, #3]
   4ab08:	cmp	r3, #0
   4ab0c:	beq	4aab8 <fputs@plt+0x39920>
   4ab10:	ldrsb	r3, [r0], #1
   4ab14:	cmp	r3, #0
   4ab18:	bge	4aab8 <fputs@plt+0x39920>
   4ab1c:	ldr	r3, [r4, #60]	; 0x3c
   4ab20:	cmp	r0, r3
   4ab24:	bcc	4ab10 <fputs@plt+0x39978>
   4ab28:	ldr	r0, [pc, #684]	; 4addc <fputs@plt+0x39c44>
   4ab2c:	bl	33174 <fputs@plt+0x21fdc>
   4ab30:	str	r0, [sp, #24]
   4ab34:	b	4ad78 <fputs@plt+0x39be0>
   4ab38:	cmp	r6, r2
   4ab3c:	sbcs	r1, r7, r3
   4ab40:	bge	4ab58 <fputs@plt+0x399c0>
   4ab44:	sub	r9, r5, #1
   4ab48:	cmp	r8, r9
   4ab4c:	ble	4aadc <fputs@plt+0x39944>
   4ab50:	mov	r7, #1
   4ab54:	b	4ab98 <fputs@plt+0x39a00>
   4ab58:	ldrb	r1, [sl, #64]	; 0x40
   4ab5c:	orr	r1, r1, #2
   4ab60:	strb	r1, [sl, #64]	; 0x40
   4ab64:	strd	r2, [sl, #16]
   4ab68:	ldrsb	r3, [sl, #68]	; 0x44
   4ab6c:	add	r3, sl, r3, lsl #1
   4ab70:	strh	r5, [r3, #80]	; 0x50
   4ab74:	ldrb	r3, [r4, #4]
   4ab78:	cmp	r3, #0
   4ab7c:	moveq	r8, r5
   4ab80:	beq	4aba4 <fputs@plt+0x39a0c>
   4ab84:	mov	r3, #0
   4ab88:	ldr	r2, [sp, #84]	; 0x54
   4ab8c:	str	r3, [r2]
   4ab90:	b	4ad64 <fputs@plt+0x39bcc>
   4ab94:	mvn	r7, #0
   4ab98:	ldrb	r3, [r4, #4]
   4ab9c:	cmp	r3, #0
   4aba0:	bne	4ad84 <fputs@plt+0x39bec>
   4aba4:	ldrh	r3, [r4, #18]
   4aba8:	cmp	r8, r3
   4abac:	blt	4ad9c <fputs@plt+0x39c04>
   4abb0:	ldrb	r2, [r4, #5]
   4abb4:	ldr	r3, [r4, #56]	; 0x38
   4abb8:	add	r3, r3, r2
   4abbc:	ldr	r1, [r3, #8]
   4abc0:	rev	r1, r1
   4abc4:	ldrsb	r3, [sl, #68]	; 0x44
   4abc8:	add	r3, sl, r3, lsl #1
   4abcc:	strh	r8, [r3, #80]	; 0x50
   4abd0:	mov	r0, sl
   4abd4:	bl	44f58 <fputs@plt+0x33dc0>
   4abd8:	cmp	r0, #0
   4abdc:	beq	4aa58 <fputs@plt+0x398c0>
   4abe0:	str	r0, [sp, #24]
   4abe4:	b	4ad64 <fputs@plt+0x39bcc>
   4abe8:	ldr	r2, [sp, #8]
   4abec:	add	r1, r1, #1
   4abf0:	blx	fp
   4abf4:	mov	r7, r0
   4abf8:	b	4ac80 <fputs@plt+0x39ae8>
   4abfc:	ldrb	r0, [r4, #6]
   4ac00:	ldr	r3, [r4, #80]	; 0x50
   4ac04:	ldr	r2, [sp, #12]
   4ac08:	sub	r1, r1, r0
   4ac0c:	mov	r0, r4
   4ac10:	blx	r3
   4ac14:	ldr	r7, [sl, #16]
   4ac18:	cmp	r7, #1
   4ac1c:	ble	4ad10 <fputs@plt+0x39b78>
   4ac20:	add	r0, r7, #18
   4ac24:	asr	r1, r0, #31
   4ac28:	bl	13990 <fputs@plt+0x27f8>
   4ac2c:	subs	r9, r0, #0
   4ac30:	beq	4adc4 <fputs@plt+0x39c2c>
   4ac34:	ldrsb	r3, [sl, #68]	; 0x44
   4ac38:	add	r3, sl, r3, lsl #1
   4ac3c:	strh	r5, [r3, #80]	; 0x50
   4ac40:	mov	r3, #2
   4ac44:	str	r3, [sp]
   4ac48:	mov	r3, r9
   4ac4c:	mov	r2, r7
   4ac50:	mov	r1, #0
   4ac54:	mov	r0, sl
   4ac58:	bl	49ccc <fputs@plt+0x38b34>
   4ac5c:	cmp	r0, #0
   4ac60:	bne	4ad20 <fputs@plt+0x39b88>
   4ac64:	ldr	r2, [sp, #8]
   4ac68:	mov	r1, r9
   4ac6c:	mov	r0, r7
   4ac70:	blx	fp
   4ac74:	mov	r7, r0
   4ac78:	mov	r0, r9
   4ac7c:	bl	1fb70 <fputs@plt+0xe9d8>
   4ac80:	cmp	r7, #0
   4ac84:	addlt	r8, r5, #1
   4ac88:	blt	4ac98 <fputs@plt+0x39b00>
   4ac8c:	cmp	r7, #0
   4ac90:	ble	4ad34 <fputs@plt+0x39b9c>
   4ac94:	sub	r6, r5, #1
   4ac98:	cmp	r8, r6
   4ac9c:	bgt	4ab98 <fputs@plt+0x39a00>
   4aca0:	add	r5, r8, r6
   4aca4:	asr	r5, r5, #1
   4aca8:	ldr	r2, [r4, #64]	; 0x40
   4acac:	lsl	r3, r5, #1
   4acb0:	ldrh	r3, [r2, r3]
   4acb4:	rev16	r2, r3
   4acb8:	ldrh	r3, [r4, #20]
   4acbc:	and	r3, r3, r2
   4acc0:	ldr	r2, [r4, #68]	; 0x44
   4acc4:	add	r1, r2, r3
   4acc8:	ldrb	r0, [r2, r3]
   4accc:	ldrb	r3, [r4, #7]
   4acd0:	cmp	r0, r3
   4acd4:	ble	4abe8 <fputs@plt+0x39a50>
   4acd8:	ldrb	r3, [r1, #1]
   4acdc:	tst	r3, #128	; 0x80
   4ace0:	bne	4abfc <fputs@plt+0x39a64>
   4ace4:	lsl	r0, r0, #7
   4ace8:	and	r0, r0, #16256	; 0x3f80
   4acec:	add	r0, r3, r0
   4acf0:	ldrh	r3, [r4, #10]
   4acf4:	cmp	r0, r3
   4acf8:	bgt	4abfc <fputs@plt+0x39a64>
   4acfc:	ldr	r2, [sp, #8]
   4ad00:	add	r1, r1, #2
   4ad04:	blx	fp
   4ad08:	mov	r7, r0
   4ad0c:	b	4ac80 <fputs@plt+0x39ae8>
   4ad10:	ldr	r0, [pc, #200]	; 4ade0 <fputs@plt+0x39c48>
   4ad14:	bl	33174 <fputs@plt+0x21fdc>
   4ad18:	str	r0, [sp, #24]
   4ad1c:	b	4ad64 <fputs@plt+0x39bcc>
   4ad20:	mov	r4, r0
   4ad24:	mov	r0, r9
   4ad28:	bl	1fb70 <fputs@plt+0xe9d8>
   4ad2c:	str	r4, [sp, #24]
   4ad30:	b	4ad64 <fputs@plt+0x39bcc>
   4ad34:	mov	r3, #0
   4ad38:	ldr	r2, [sp, #84]	; 0x54
   4ad3c:	str	r3, [r2]
   4ad40:	ldrsb	r3, [sl, #68]	; 0x44
   4ad44:	add	r3, sl, r3, lsl #1
   4ad48:	strh	r5, [r3, #80]	; 0x50
   4ad4c:	ldr	r3, [sp, #8]
   4ad50:	ldrb	r3, [r3, #11]
   4ad54:	ldr	r2, [sp, #24]
   4ad58:	cmp	r3, #0
   4ad5c:	movne	r2, #11
   4ad60:	str	r2, [sp, #24]
   4ad64:	mov	r3, #0
   4ad68:	strh	r3, [sl, #34]	; 0x22
   4ad6c:	ldrb	r3, [sl, #64]	; 0x40
   4ad70:	bic	r3, r3, #6
   4ad74:	strb	r3, [sl, #64]	; 0x40
   4ad78:	ldr	r0, [sp, #24]
   4ad7c:	add	sp, sp, #44	; 0x2c
   4ad80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ad84:	ldrsb	r3, [sl, #68]	; 0x44
   4ad88:	add	r3, sl, r3, lsl #1
   4ad8c:	strh	r5, [r3, #80]	; 0x50
   4ad90:	ldr	r3, [sp, #84]	; 0x54
   4ad94:	str	r7, [r3]
   4ad98:	b	4ad64 <fputs@plt+0x39bcc>
   4ad9c:	ldr	r2, [r4, #64]	; 0x40
   4ada0:	lsl	r3, r8, #1
   4ada4:	ldrh	r3, [r2, r3]
   4ada8:	rev16	r2, r3
   4adac:	ldrh	r3, [r4, #20]
   4adb0:	and	r3, r3, r2
   4adb4:	ldr	r2, [r4, #56]	; 0x38
   4adb8:	ldr	r1, [r2, r3]
   4adbc:	rev	r1, r1
   4adc0:	b	4abc4 <fputs@plt+0x39a2c>
   4adc4:	mov	r3, #7
   4adc8:	str	r3, [sp, #24]
   4adcc:	b	4ad64 <fputs@plt+0x39bcc>
   4add0:	andeq	r4, r3, r4, lsl r7
   4add4:	andeq	r4, r3, r4, ror #23
   4add8:	andeq	r4, r3, ip, ror r7
   4addc:	andeq	lr, r0, r4, lsl lr
   4ade0:	andeq	lr, r0, sp, asr lr
   4ade4:	push	{r4, r5, r6, r7, r8, lr}
   4ade8:	sub	sp, sp, #216	; 0xd8
   4adec:	mov	r4, r0
   4adf0:	mov	r6, r2
   4adf4:	mov	r7, r3
   4adf8:	mov	r3, #0
   4adfc:	str	r3, [sp, #12]
   4ae00:	subs	r8, r1, #0
   4ae04:	beq	4aeb4 <fputs@plt+0x39d1c>
   4ae08:	add	r3, sp, #12
   4ae0c:	mov	r2, #200	; 0xc8
   4ae10:	add	r1, sp, #16
   4ae14:	ldr	r0, [r0, #72]	; 0x48
   4ae18:	bl	17270 <fputs@plt+0x60d8>
   4ae1c:	subs	r5, r0, #0
   4ae20:	moveq	r5, #7
   4ae24:	beq	4ae88 <fputs@plt+0x39cf0>
   4ae28:	mov	r3, r5
   4ae2c:	mov	r2, r8
   4ae30:	mov	r1, r6
   4ae34:	ldr	r0, [r4, #72]	; 0x48
   4ae38:	bl	1cc94 <fputs@plt+0xbafc>
   4ae3c:	ldrh	r3, [r5, #8]
   4ae40:	cmp	r3, #0
   4ae44:	beq	4ae94 <fputs@plt+0x39cfc>
   4ae48:	ldr	r3, [sp, #244]	; 0xf4
   4ae4c:	str	r3, [sp, #4]
   4ae50:	ldr	r3, [sp, #240]	; 0xf0
   4ae54:	str	r3, [sp]
   4ae58:	mov	r2, r6
   4ae5c:	mov	r3, r7
   4ae60:	mov	r1, r5
   4ae64:	mov	r0, r4
   4ae68:	bl	4a904 <fputs@plt+0x3976c>
   4ae6c:	mov	r5, r0
   4ae70:	ldr	r1, [sp, #12]
   4ae74:	cmp	r1, #0
   4ae78:	beq	4ae88 <fputs@plt+0x39cf0>
   4ae7c:	ldr	r3, [r4, #72]	; 0x48
   4ae80:	ldr	r0, [r3, #12]
   4ae84:	bl	1fc00 <fputs@plt+0xea68>
   4ae88:	mov	r0, r5
   4ae8c:	add	sp, sp, #216	; 0xd8
   4ae90:	pop	{r4, r5, r6, r7, r8, pc}
   4ae94:	ldr	r3, [r4, #72]	; 0x48
   4ae98:	ldr	r1, [sp, #12]
   4ae9c:	ldr	r0, [r3, #12]
   4aea0:	bl	1fc00 <fputs@plt+0xea68>
   4aea4:	ldr	r0, [pc, #16]	; 4aebc <fputs@plt+0x39d24>
   4aea8:	bl	33174 <fputs@plt+0x21fdc>
   4aeac:	mov	r5, r0
   4aeb0:	b	4ae88 <fputs@plt+0x39cf0>
   4aeb4:	mov	r5, #0
   4aeb8:	b	4ae48 <fputs@plt+0x39cb0>
   4aebc:	strdeq	sp, [r0], -fp
   4aec0:	push	{r4, r5, lr}
   4aec4:	sub	sp, sp, #20
   4aec8:	ldrb	r3, [r0, #66]	; 0x42
   4aecc:	cmp	r3, #4
   4aed0:	beq	4af0c <fputs@plt+0x39d74>
   4aed4:	mov	r4, r0
   4aed8:	mov	r3, #0
   4aedc:	strb	r3, [r0, #66]	; 0x42
   4aee0:	add	r2, sp, #12
   4aee4:	str	r2, [sp, #4]
   4aee8:	str	r3, [sp]
   4aeec:	ldrd	r2, [r0, #40]	; 0x28
   4aef0:	ldr	r1, [r0, #48]	; 0x30
   4aef4:	bl	4ade4 <fputs@plt+0x39c4c>
   4aef8:	subs	r5, r0, #0
   4aefc:	beq	4af14 <fputs@plt+0x39d7c>
   4af00:	mov	r0, r5
   4af04:	add	sp, sp, #20
   4af08:	pop	{r4, r5, pc}
   4af0c:	ldr	r5, [r0, #60]	; 0x3c
   4af10:	b	4af00 <fputs@plt+0x39d68>
   4af14:	ldr	r0, [r4, #48]	; 0x30
   4af18:	bl	1fb70 <fputs@plt+0xe9d8>
   4af1c:	mov	r3, #0
   4af20:	str	r3, [r4, #48]	; 0x30
   4af24:	ldr	r3, [r4, #60]	; 0x3c
   4af28:	ldr	r2, [sp, #12]
   4af2c:	orr	r3, r3, r2
   4af30:	str	r3, [r4, #60]	; 0x3c
   4af34:	cmp	r3, #0
   4af38:	moveq	r5, r3
   4af3c:	beq	4af00 <fputs@plt+0x39d68>
   4af40:	ldrb	r3, [r4, #66]	; 0x42
   4af44:	cmp	r3, #1
   4af48:	moveq	r3, #2
   4af4c:	strbeq	r3, [r4, #66]	; 0x42
   4af50:	b	4af00 <fputs@plt+0x39d68>
   4af54:	push	{r4, r5, r6, lr}
   4af58:	mov	r4, r0
   4af5c:	mov	r5, r1
   4af60:	ldrb	r3, [r0, #66]	; 0x42
   4af64:	cmp	r3, #1
   4af68:	beq	4afa0 <fputs@plt+0x39e08>
   4af6c:	cmp	r3, #2
   4af70:	bhi	4b010 <fputs@plt+0x39e78>
   4af74:	ldrb	r3, [r4, #66]	; 0x42
   4af78:	cmp	r3, #0
   4af7c:	beq	4b020 <fputs@plt+0x39e88>
   4af80:	ldr	r3, [r4, #60]	; 0x3c
   4af84:	cmp	r3, #0
   4af88:	beq	4afa0 <fputs@plt+0x39e08>
   4af8c:	mov	r2, #1
   4af90:	strb	r2, [r4, #66]	; 0x42
   4af94:	movge	r3, #0
   4af98:	strge	r3, [r4, #60]	; 0x3c
   4af9c:	blt	4b030 <fputs@plt+0x39e98>
   4afa0:	ldrsb	r3, [r4, #68]	; 0x44
   4afa4:	mov	r1, r3
   4afa8:	add	r2, r3, #30
   4afac:	ldr	r2, [r4, r2, lsl #2]
   4afb0:	ldrb	r0, [r2, #4]
   4afb4:	cmp	r0, #0
   4afb8:	beq	4b03c <fputs@plt+0x39ea4>
   4afbc:	add	r2, r4, r3, lsl #1
   4afc0:	ldrh	r2, [r2, #80]	; 0x50
   4afc4:	cmp	r2, #0
   4afc8:	bne	4b084 <fputs@plt+0x39eec>
   4afcc:	cmp	r3, #0
   4afd0:	beq	4affc <fputs@plt+0x39e64>
   4afd4:	mov	r0, r4
   4afd8:	bl	457a0 <fputs@plt+0x34608>
   4afdc:	ldrsb	r3, [r4, #68]	; 0x44
   4afe0:	mov	r1, r3
   4afe4:	add	r2, r4, r3, lsl #1
   4afe8:	ldrh	r2, [r2, #80]	; 0x50
   4afec:	cmp	r2, #0
   4aff0:	bne	4b084 <fputs@plt+0x39eec>
   4aff4:	cmp	r3, #0
   4aff8:	bne	4afd4 <fputs@plt+0x39e3c>
   4affc:	mov	r0, #0
   4b000:	strb	r0, [r4, #66]	; 0x42
   4b004:	mov	r3, #1
   4b008:	str	r3, [r5]
   4b00c:	pop	{r4, r5, r6, pc}
   4b010:	bl	4aec0 <fputs@plt+0x39d28>
   4b014:	cmp	r0, #0
   4b018:	popne	{r4, r5, r6, pc}
   4b01c:	b	4af74 <fputs@plt+0x39ddc>
   4b020:	mov	r3, #1
   4b024:	str	r3, [r5]
   4b028:	mov	r0, #0
   4b02c:	pop	{r4, r5, r6, pc}
   4b030:	mov	r0, #0
   4b034:	str	r0, [r4, #60]	; 0x3c
   4b038:	pop	{r4, r5, r6, pc}
   4b03c:	add	r3, r4, r3, lsl #1
   4b040:	ldrh	r3, [r3, #80]	; 0x50
   4b044:	ldr	r1, [r2, #64]	; 0x40
   4b048:	lsl	r3, r3, #1
   4b04c:	ldrh	r3, [r1, r3]
   4b050:	rev16	r1, r3
   4b054:	ldrh	r3, [r2, #20]
   4b058:	and	r3, r3, r1
   4b05c:	ldr	r2, [r2, #56]	; 0x38
   4b060:	ldr	r1, [r2, r3]
   4b064:	rev	r1, r1
   4b068:	mov	r0, r4
   4b06c:	bl	44f58 <fputs@plt+0x33dc0>
   4b070:	cmp	r0, #0
   4b074:	popne	{r4, r5, r6, pc}
   4b078:	mov	r0, r4
   4b07c:	bl	44fd0 <fputs@plt+0x33e38>
   4b080:	pop	{r4, r5, r6, pc}
   4b084:	add	r3, r4, r1, lsl #1
   4b088:	sub	r2, r2, #1
   4b08c:	strh	r2, [r3, #80]	; 0x50
   4b090:	add	r1, r1, #30
   4b094:	ldr	r3, [r4, r1, lsl #2]
   4b098:	ldrb	r2, [r3, #2]
   4b09c:	cmp	r2, #0
   4b0a0:	beq	4b0c8 <fputs@plt+0x39f30>
   4b0a4:	ldrb	r3, [r3, #4]
   4b0a8:	cmp	r3, #0
   4b0ac:	beq	4b0b8 <fputs@plt+0x39f20>
   4b0b0:	mov	r0, #0
   4b0b4:	pop	{r4, r5, r6, pc}
   4b0b8:	mov	r1, r5
   4b0bc:	mov	r0, r4
   4b0c0:	bl	4b0d0 <fputs@plt+0x39f38>
   4b0c4:	pop	{r4, r5, r6, pc}
   4b0c8:	mov	r0, #0
   4b0cc:	pop	{r4, r5, r6, pc}
   4b0d0:	mov	r2, #0
   4b0d4:	str	r2, [r1]
   4b0d8:	ldrb	r3, [r0, #64]	; 0x40
   4b0dc:	bic	r3, r3, #14
   4b0e0:	strb	r3, [r0, #64]	; 0x40
   4b0e4:	strh	r2, [r0, #34]	; 0x22
   4b0e8:	ldrb	r3, [r0, #66]	; 0x42
   4b0ec:	cmp	r3, #1
   4b0f0:	bne	4b12c <fputs@plt+0x39f94>
   4b0f4:	ldrsb	r3, [r0, #68]	; 0x44
   4b0f8:	add	ip, r0, r3, lsl #1
   4b0fc:	ldrh	r2, [ip, #80]	; 0x50
   4b100:	cmp	r2, #0
   4b104:	beq	4b12c <fputs@plt+0x39f94>
   4b108:	add	r3, r3, #30
   4b10c:	ldr	r3, [r0, r3, lsl #2]
   4b110:	ldrb	r3, [r3, #4]
   4b114:	cmp	r3, #0
   4b118:	beq	4b12c <fputs@plt+0x39f94>
   4b11c:	sub	r2, r2, #1
   4b120:	strh	r2, [ip, #80]	; 0x50
   4b124:	mov	r0, #0
   4b128:	bx	lr
   4b12c:	push	{r4, lr}
   4b130:	bl	4af54 <fputs@plt+0x39dbc>
   4b134:	pop	{r4, pc}
   4b138:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b13c:	sub	sp, sp, #60	; 0x3c
   4b140:	mov	r4, r0
   4b144:	ldr	sl, [r0]
   4b148:	ldr	fp, [sl, #4]
   4b14c:	and	r3, r1, #2
   4b150:	str	r3, [sp, #20]
   4b154:	ldrsb	r7, [r0, #68]	; 0x44
   4b158:	add	r3, r0, r7, lsl #1
   4b15c:	str	r3, [sp, #24]
   4b160:	ldrh	r8, [r3, #80]	; 0x50
   4b164:	add	r9, r0, r7, lsl #2
   4b168:	ldr	r5, [r9, #120]	; 0x78
   4b16c:	ldr	r2, [r5, #64]	; 0x40
   4b170:	lsl	r3, r8, #1
   4b174:	ldrh	r3, [r2, r3]
   4b178:	rev16	r3, r3
   4b17c:	ldrh	r6, [r5, #20]
   4b180:	and	r3, r3, r6
   4b184:	ldr	r6, [r5, #56]	; 0x38
   4b188:	add	r6, r6, r3
   4b18c:	ldrb	r3, [r5, #4]
   4b190:	cmp	r3, #0
   4b194:	beq	4b214 <fputs@plt+0x3a07c>
   4b198:	ldrb	r3, [r4, #64]	; 0x40
   4b19c:	tst	r3, #32
   4b1a0:	bne	4b230 <fputs@plt+0x3a098>
   4b1a4:	ldr	r3, [r4, #72]	; 0x48
   4b1a8:	cmp	r3, #0
   4b1ac:	beq	4b250 <fputs@plt+0x3a0b8>
   4b1b0:	ldr	r3, [sp, #20]
   4b1b4:	cmp	r3, #0
   4b1b8:	beq	4b264 <fputs@plt+0x3a0cc>
   4b1bc:	ldrb	r3, [r5, #4]
   4b1c0:	cmp	r3, #0
   4b1c4:	beq	4b1f8 <fputs@plt+0x3a060>
   4b1c8:	mov	r1, r6
   4b1cc:	mov	r0, r5
   4b1d0:	bl	16d00 <fputs@plt+0x5b68>
   4b1d4:	ldrh	r3, [r5, #16]
   4b1d8:	add	r0, r3, r0
   4b1dc:	add	r0, r0, #2
   4b1e0:	ldr	r3, [fp, #36]	; 0x24
   4b1e4:	lsl	r3, r3, #1
   4b1e8:	ldr	r2, [pc, #616]	; 4b458 <fputs@plt+0x3a2c0>
   4b1ec:	umull	r2, r3, r2, r3
   4b1f0:	cmp	r0, r3, lsr #1
   4b1f4:	ble	4b284 <fputs@plt+0x3a0ec>
   4b1f8:	mov	r0, r4
   4b1fc:	bl	4a0e0 <fputs@plt+0x38f48>
   4b200:	mov	sl, r0
   4b204:	str	r0, [sp, #52]	; 0x34
   4b208:	cmp	r0, #0
   4b20c:	beq	4b268 <fputs@plt+0x3a0d0>
   4b210:	b	4b27c <fputs@plt+0x3a0e4>
   4b214:	add	r1, sp, #56	; 0x38
   4b218:	str	r3, [r1, #-12]!
   4b21c:	bl	4b0d0 <fputs@plt+0x39f38>
   4b220:	str	r0, [sp, #52]	; 0x34
   4b224:	cmp	r0, #0
   4b228:	beq	4b198 <fputs@plt+0x3a000>
   4b22c:	b	4b27c <fputs@plt+0x3a0e4>
   4b230:	mov	r2, r4
   4b234:	ldr	r1, [r4, #52]	; 0x34
   4b238:	mov	r0, fp
   4b23c:	bl	4a288 <fputs@plt+0x390f0>
   4b240:	str	r0, [sp, #52]	; 0x34
   4b244:	cmp	r0, #0
   4b248:	beq	4b1a4 <fputs@plt+0x3a00c>
   4b24c:	b	4b27c <fputs@plt+0x3a0e4>
   4b250:	str	r3, [sp]
   4b254:	ldrd	r2, [r4, #16]
   4b258:	mov	r0, sl
   4b25c:	bl	169d4 <fputs@plt+0x583c>
   4b260:	b	4b1b0 <fputs@plt+0x3a018>
   4b264:	mov	sl, #0
   4b268:	ldr	r0, [r5, #72]	; 0x48
   4b26c:	bl	41ba0 <fputs@plt+0x30a08>
   4b270:	str	r0, [sp, #52]	; 0x34
   4b274:	cmp	r0, #0
   4b278:	beq	4b28c <fputs@plt+0x3a0f4>
   4b27c:	add	sp, sp, #60	; 0x3c
   4b280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b284:	mov	sl, #1
   4b288:	b	4b268 <fputs@plt+0x3a0d0>
   4b28c:	add	r2, sp, #50	; 0x32
   4b290:	mov	r1, r6
   4b294:	mov	r0, r5
   4b298:	bl	47b6c <fputs@plt+0x369d4>
   4b29c:	add	r3, sp, #56	; 0x38
   4b2a0:	str	r0, [r3, #-4]!
   4b2a4:	ldrh	r2, [sp, #50]	; 0x32
   4b2a8:	mov	r1, r8
   4b2ac:	mov	r0, r5
   4b2b0:	bl	33a14 <fputs@plt+0x2287c>
   4b2b4:	ldr	r0, [sp, #52]	; 0x34
   4b2b8:	cmp	r0, #0
   4b2bc:	bne	4b27c <fputs@plt+0x3a0e4>
   4b2c0:	ldrb	r3, [r5, #4]
   4b2c4:	cmp	r3, #0
   4b2c8:	bne	4b390 <fputs@plt+0x3a1f8>
   4b2cc:	ldrsb	r3, [r4, #68]	; 0x44
   4b2d0:	add	r3, r3, #30
   4b2d4:	ldr	r6, [r4, r3, lsl #2]
   4b2d8:	ldr	r3, [r6, #56]	; 0x38
   4b2dc:	ldrh	r1, [r6, #18]
   4b2e0:	ldr	r2, [r6, #64]	; 0x40
   4b2e4:	add	r2, r2, r1, lsl #1
   4b2e8:	ldrh	r2, [r2, #-2]
   4b2ec:	rev16	r1, r2
   4b2f0:	ldrh	r2, [r6, #20]
   4b2f4:	and	r2, r2, r1
   4b2f8:	add	r2, r3, r2
   4b2fc:	str	r2, [sp, #28]
   4b300:	add	r3, r3, #4
   4b304:	cmp	r2, r3
   4b308:	bcc	4b42c <fputs@plt+0x3a294>
   4b30c:	ldr	r3, [r9, #124]	; 0x7c
   4b310:	ldr	r3, [r3, #84]	; 0x54
   4b314:	str	r3, [sp, #32]
   4b318:	ldr	r3, [r6, #76]	; 0x4c
   4b31c:	ldr	r1, [sp, #28]
   4b320:	mov	r0, r6
   4b324:	blx	r3
   4b328:	str	r0, [sp, #36]	; 0x24
   4b32c:	ldr	fp, [fp, #80]	; 0x50
   4b330:	ldr	r0, [r6, #72]	; 0x48
   4b334:	bl	41ba0 <fputs@plt+0x30a08>
   4b338:	add	r9, sp, #56	; 0x38
   4b33c:	str	r0, [r9, #-4]!
   4b340:	str	r9, [sp, #8]
   4b344:	ldr	r3, [sp, #32]
   4b348:	str	r3, [sp, #4]
   4b34c:	str	fp, [sp]
   4b350:	ldr	fp, [sp, #36]	; 0x24
   4b354:	add	r3, fp, #4
   4b358:	ldr	r2, [sp, #28]
   4b35c:	sub	r2, r2, #4
   4b360:	mov	r1, r8
   4b364:	mov	r0, r5
   4b368:	bl	47d54 <fputs@plt+0x36bbc>
   4b36c:	ldrh	r1, [r6, #18]
   4b370:	mov	r3, r9
   4b374:	mov	r2, fp
   4b378:	sub	r1, r1, #1
   4b37c:	mov	r0, r6
   4b380:	bl	33a14 <fputs@plt+0x2287c>
   4b384:	ldr	r0, [sp, #52]	; 0x34
   4b388:	cmp	r0, #0
   4b38c:	bne	4b27c <fputs@plt+0x3a0e4>
   4b390:	mov	r0, r4
   4b394:	bl	48000 <fputs@plt+0x36e68>
   4b398:	str	r0, [sp, #52]	; 0x34
   4b39c:	cmp	r0, #0
   4b3a0:	bne	4b424 <fputs@plt+0x3a28c>
   4b3a4:	ldrsb	r3, [r4, #68]	; 0x44
   4b3a8:	mov	r2, r3
   4b3ac:	cmp	r7, r3
   4b3b0:	bge	4b3ec <fputs@plt+0x3a254>
   4b3b4:	sub	r3, r3, #1
   4b3b8:	strb	r3, [r4, #68]	; 0x44
   4b3bc:	add	r2, r2, #30
   4b3c0:	ldr	r0, [r4, r2, lsl #2]
   4b3c4:	bl	44c90 <fputs@plt+0x33af8>
   4b3c8:	ldrsb	r3, [r4, #68]	; 0x44
   4b3cc:	mov	r2, r3
   4b3d0:	cmp	r7, r3
   4b3d4:	blt	4b3b4 <fputs@plt+0x3a21c>
   4b3d8:	mov	r0, r4
   4b3dc:	bl	48000 <fputs@plt+0x36e68>
   4b3e0:	str	r0, [sp, #52]	; 0x34
   4b3e4:	cmp	r0, #0
   4b3e8:	bne	4b424 <fputs@plt+0x3a28c>
   4b3ec:	cmp	sl, #0
   4b3f0:	beq	4b438 <fputs@plt+0x3a2a0>
   4b3f4:	mov	r3, #2
   4b3f8:	strb	r3, [r4, #66]	; 0x42
   4b3fc:	ldrh	r3, [r5, #18]
   4b400:	cmp	r8, r3
   4b404:	mvnge	r3, #0
   4b408:	strge	r3, [r4, #60]	; 0x3c
   4b40c:	ldrhge	r3, [r5, #18]
   4b410:	subge	r3, r3, #1
   4b414:	ldrge	r2, [sp, #24]
   4b418:	strhge	r3, [r2, #80]	; 0x50
   4b41c:	movlt	r3, #1
   4b420:	strlt	r3, [r4, #60]	; 0x3c
   4b424:	ldr	r0, [sp, #52]	; 0x34
   4b428:	b	4b27c <fputs@plt+0x3a0e4>
   4b42c:	ldr	r0, [pc, #40]	; 4b45c <fputs@plt+0x3a2c4>
   4b430:	bl	33174 <fputs@plt+0x21fdc>
   4b434:	b	4b27c <fputs@plt+0x3a0e4>
   4b438:	mov	r0, r4
   4b43c:	bl	457d8 <fputs@plt+0x34640>
   4b440:	str	r0, [sp, #52]	; 0x34
   4b444:	ldr	r3, [sp, #20]
   4b448:	cmp	r3, #0
   4b44c:	movne	r3, #3
   4b450:	strbne	r3, [r4, #66]	; 0x42
   4b454:	b	4b424 <fputs@plt+0x3a28c>
   4b458:	bge	feaf5f0c <stderr@@GLIBC_2.4+0xfea5b19c>
   4b45c:	andeq	pc, r0, ip, lsl #20
   4b460:	push	{r4, r5, r6, lr}
   4b464:	mov	r4, r0
   4b468:	mov	r5, r1
   4b46c:	ldrb	r3, [r0, #66]	; 0x42
   4b470:	cmp	r3, #1
   4b474:	beq	4b4d8 <fputs@plt+0x3a340>
   4b478:	cmp	r3, #2
   4b47c:	bhi	4b4b0 <fputs@plt+0x3a318>
   4b480:	ldrb	r3, [r4, #66]	; 0x42
   4b484:	cmp	r3, #0
   4b488:	beq	4b4c0 <fputs@plt+0x3a328>
   4b48c:	ldr	r3, [r4, #60]	; 0x3c
   4b490:	cmp	r3, #0
   4b494:	beq	4b4d8 <fputs@plt+0x3a340>
   4b498:	mov	r2, #1
   4b49c:	strb	r2, [r4, #66]	; 0x42
   4b4a0:	ble	4b4d0 <fputs@plt+0x3a338>
   4b4a4:	mov	r0, #0
   4b4a8:	str	r0, [r4, #60]	; 0x3c
   4b4ac:	pop	{r4, r5, r6, pc}
   4b4b0:	bl	4aec0 <fputs@plt+0x39d28>
   4b4b4:	cmp	r0, #0
   4b4b8:	popne	{r4, r5, r6, pc}
   4b4bc:	b	4b480 <fputs@plt+0x3a2e8>
   4b4c0:	mov	r3, #1
   4b4c4:	str	r3, [r5]
   4b4c8:	mov	r0, #0
   4b4cc:	pop	{r4, r5, r6, pc}
   4b4d0:	mov	r3, #0
   4b4d4:	str	r3, [r4, #60]	; 0x3c
   4b4d8:	ldrsb	r2, [r4, #68]	; 0x44
   4b4dc:	add	r3, r2, #30
   4b4e0:	ldr	r1, [r4, r3, lsl #2]
   4b4e4:	add	r2, r4, r2, lsl #1
   4b4e8:	ldrh	r3, [r2, #80]	; 0x50
   4b4ec:	add	r3, r3, #1
   4b4f0:	uxth	r3, r3
   4b4f4:	strh	r3, [r2, #80]	; 0x50
   4b4f8:	ldrh	r2, [r1, #18]
   4b4fc:	cmp	r3, r2
   4b500:	blt	4b5ac <fputs@plt+0x3a414>
   4b504:	ldrb	r3, [r1, #4]
   4b508:	cmp	r3, #0
   4b50c:	beq	4b558 <fputs@plt+0x3a3c0>
   4b510:	ldrsb	r3, [r4, #68]	; 0x44
   4b514:	cmp	r3, #0
   4b518:	beq	4b588 <fputs@plt+0x3a3f0>
   4b51c:	mov	r0, r4
   4b520:	bl	457a0 <fputs@plt+0x34608>
   4b524:	ldrsb	r3, [r4, #68]	; 0x44
   4b528:	add	r2, r3, #30
   4b52c:	ldr	r2, [r4, r2, lsl #2]
   4b530:	add	r3, r4, r3, lsl #1
   4b534:	ldrh	r1, [r3, #80]	; 0x50
   4b538:	ldrh	r3, [r2, #18]
   4b53c:	cmp	r1, r3
   4b540:	bcs	4b510 <fputs@plt+0x3a378>
   4b544:	ldrb	r3, [r2, #2]
   4b548:	cmp	r3, #0
   4b54c:	bne	4b59c <fputs@plt+0x3a404>
   4b550:	mov	r0, #0
   4b554:	pop	{r4, r5, r6, pc}
   4b558:	ldrb	r2, [r1, #5]
   4b55c:	ldr	r3, [r1, #56]	; 0x38
   4b560:	add	r3, r3, r2
   4b564:	ldr	r1, [r3, #8]
   4b568:	rev	r1, r1
   4b56c:	mov	r0, r4
   4b570:	bl	44f58 <fputs@plt+0x33dc0>
   4b574:	cmp	r0, #0
   4b578:	popne	{r4, r5, r6, pc}
   4b57c:	mov	r0, r4
   4b580:	bl	4503c <fputs@plt+0x33ea4>
   4b584:	pop	{r4, r5, r6, pc}
   4b588:	mov	r3, #1
   4b58c:	str	r3, [r5]
   4b590:	mov	r0, #0
   4b594:	strb	r0, [r4, #66]	; 0x42
   4b598:	pop	{r4, r5, r6, pc}
   4b59c:	mov	r1, r5
   4b5a0:	mov	r0, r4
   4b5a4:	bl	4b5cc <fputs@plt+0x3a434>
   4b5a8:	pop	{r4, r5, r6, pc}
   4b5ac:	ldrb	r3, [r1, #4]
   4b5b0:	cmp	r3, #0
   4b5b4:	beq	4b5c0 <fputs@plt+0x3a428>
   4b5b8:	mov	r0, #0
   4b5bc:	pop	{r4, r5, r6, pc}
   4b5c0:	mov	r0, r4
   4b5c4:	bl	4503c <fputs@plt+0x33ea4>
   4b5c8:	pop	{r4, r5, r6, pc}
   4b5cc:	push	{r4, lr}
   4b5d0:	mov	r2, #0
   4b5d4:	strh	r2, [r0, #34]	; 0x22
   4b5d8:	ldrb	r3, [r0, #64]	; 0x40
   4b5dc:	bic	r3, r3, #6
   4b5e0:	strb	r3, [r0, #64]	; 0x40
   4b5e4:	str	r2, [r1]
   4b5e8:	ldrb	r3, [r0, #66]	; 0x42
   4b5ec:	cmp	r3, #1
   4b5f0:	bne	4b634 <fputs@plt+0x3a49c>
   4b5f4:	ldrsb	r3, [r0, #68]	; 0x44
   4b5f8:	add	r2, r3, #30
   4b5fc:	ldr	ip, [r0, r2, lsl #2]
   4b600:	add	r3, r0, r3, lsl #1
   4b604:	ldrh	lr, [r3, #80]	; 0x50
   4b608:	add	r2, lr, #1
   4b60c:	uxth	r2, r2
   4b610:	strh	r2, [r3, #80]	; 0x50
   4b614:	ldrh	r4, [ip, #18]
   4b618:	cmp	r4, r2
   4b61c:	bls	4b63c <fputs@plt+0x3a4a4>
   4b620:	ldrb	r3, [ip, #4]
   4b624:	cmp	r3, #0
   4b628:	beq	4b648 <fputs@plt+0x3a4b0>
   4b62c:	mov	r0, #0
   4b630:	pop	{r4, pc}
   4b634:	bl	4b460 <fputs@plt+0x3a2c8>
   4b638:	pop	{r4, pc}
   4b63c:	strh	lr, [r3, #80]	; 0x50
   4b640:	bl	4b460 <fputs@plt+0x3a2c8>
   4b644:	pop	{r4, pc}
   4b648:	bl	4503c <fputs@plt+0x33ea4>
   4b64c:	pop	{r4, pc}
   4b650:	push	{r4, r5, r6, lr}
   4b654:	mov	r4, r0
   4b658:	ldr	r5, [r0, #16]
   4b65c:	ldrb	r3, [r5, #66]	; 0x42
   4b660:	cmp	r3, #2
   4b664:	bhi	4b684 <fputs@plt+0x3a4ec>
   4b668:	ldrb	r3, [r5, #66]	; 0x42
   4b66c:	mov	r2, #0
   4b670:	str	r2, [r4, #56]	; 0x38
   4b674:	cmp	r3, #1
   4b678:	bne	4b6a0 <fputs@plt+0x3a508>
   4b67c:	mov	r0, #0
   4b680:	pop	{r4, r5, r6, pc}
   4b684:	mov	r0, r5
   4b688:	bl	4aec0 <fputs@plt+0x39d28>
   4b68c:	cmp	r0, #0
   4b690:	movne	r3, #0
   4b694:	strne	r3, [r4, #56]	; 0x38
   4b698:	bne	4b6a4 <fputs@plt+0x3a50c>
   4b69c:	b	4b668 <fputs@plt+0x3a4d0>
   4b6a0:	mov	r0, r2
   4b6a4:	mov	r3, #1
   4b6a8:	strb	r3, [r4, #2]
   4b6ac:	pop	{r4, r5, r6, pc}
   4b6b0:	push	{r4, lr}
   4b6b4:	sub	sp, sp, #16
   4b6b8:	mov	r4, r0
   4b6bc:	add	r3, sp, #12
   4b6c0:	str	r3, [sp, #4]
   4b6c4:	mov	r1, #0
   4b6c8:	str	r1, [sp]
   4b6cc:	ldrd	r2, [r0, #40]	; 0x28
   4b6d0:	ldr	r0, [r0, #16]
   4b6d4:	bl	4a904 <fputs@plt+0x3976c>
   4b6d8:	cmp	r0, #0
   4b6dc:	bne	4b6f8 <fputs@plt+0x3a560>
   4b6e0:	ldr	r0, [sp, #12]
   4b6e4:	cmp	r0, #0
   4b6e8:	moveq	r3, #0
   4b6ec:	strbeq	r3, [r4, #3]
   4b6f0:	streq	r3, [r4, #56]	; 0x38
   4b6f4:	bne	4b700 <fputs@plt+0x3a568>
   4b6f8:	add	sp, sp, #16
   4b6fc:	pop	{r4, pc}
   4b700:	ldr	r0, [pc, #4]	; 4b70c <fputs@plt+0x3a574>
   4b704:	bl	33174 <fputs@plt+0x21fdc>
   4b708:	b	4b6f8 <fputs@plt+0x3a560>
   4b70c:	andeq	r1, r1, r7, ror #10
   4b710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b714:	sub	sp, sp, #76	; 0x4c
   4b718:	mov	r5, r3
   4b71c:	ldr	r7, [sp, #116]	; 0x74
   4b720:	ldr	r3, [sp, #128]	; 0x80
   4b724:	str	r3, [sp, #64]	; 0x40
   4b728:	ldrb	r3, [r0, #66]	; 0x42
   4b72c:	cmp	r3, #4
   4b730:	ldreq	r0, [r0, #60]	; 0x3c
   4b734:	beq	4bb20 <fputs@plt+0x3a988>
   4b738:	mov	r4, r2
   4b73c:	strd	r4, [sp, #16]
   4b740:	mov	r9, r1
   4b744:	str	r0, [sp, #32]
   4b748:	ldr	r5, [r0]
   4b74c:	ldr	r4, [r5, #4]
   4b750:	ldrb	r3, [r0, #64]	; 0x40
   4b754:	tst	r3, #32
   4b758:	bne	4b84c <fputs@plt+0x3a6b4>
   4b75c:	ldr	r3, [sp, #32]
   4b760:	ldr	r3, [r3, #72]	; 0x48
   4b764:	cmp	r3, #0
   4b768:	beq	4b86c <fputs@plt+0x3a6d4>
   4b76c:	ldr	r3, [sp, #64]	; 0x40
   4b770:	cmp	r3, #0
   4b774:	beq	4b900 <fputs@plt+0x3a768>
   4b778:	ldr	r2, [sp, #32]
   4b77c:	ldrsb	r3, [r2, #68]	; 0x44
   4b780:	add	r3, r3, #30
   4b784:	ldr	r2, [r2, r3, lsl #2]
   4b788:	str	r2, [sp, #40]	; 0x28
   4b78c:	ldr	r1, [r4, #80]	; 0x50
   4b790:	str	r1, [sp, #36]	; 0x24
   4b794:	mov	r3, #0
   4b798:	str	r3, [sp, #56]	; 0x38
   4b79c:	ldr	r5, [r2, #52]	; 0x34
   4b7a0:	str	r3, [sp, #60]	; 0x3c
   4b7a4:	ldrb	r4, [r2, #6]
   4b7a8:	mov	fp, r4
   4b7ac:	ldr	r8, [sp, #120]	; 0x78
   4b7b0:	add	r8, r7, r8
   4b7b4:	ldrb	r3, [r2, #3]
   4b7b8:	cmp	r3, #0
   4b7bc:	beq	4b7d4 <fputs@plt+0x3a63c>
   4b7c0:	cmp	r8, #127	; 0x7f
   4b7c4:	bhi	4b930 <fputs@plt+0x3a798>
   4b7c8:	strb	r8, [r1, r4]
   4b7cc:	mov	fp, #1
   4b7d0:	add	fp, r4, fp
   4b7d4:	ldrd	r2, [sp, #16]
   4b7d8:	ldr	r1, [sp, #36]	; 0x24
   4b7dc:	add	r0, r1, fp
   4b7e0:	bl	14be0 <fputs@plt+0x3a48>
   4b7e4:	add	fp, fp, r0
   4b7e8:	ldr	r3, [sp, #40]	; 0x28
   4b7ec:	ldrb	r3, [r3, #2]
   4b7f0:	cmp	r3, #0
   4b7f4:	bne	4b94c <fputs@plt+0x3a7b4>
   4b7f8:	ldrd	r2, [sp, #16]
   4b7fc:	mov	r8, r2
   4b800:	str	r7, [sp, #28]
   4b804:	mov	r7, r2
   4b808:	ldr	r3, [sp, #40]	; 0x28
   4b80c:	ldrh	r4, [r3, #10]
   4b810:	cmp	r4, r8
   4b814:	blt	4b95c <fputs@plt+0x3a7c4>
   4b818:	add	r3, fp, r8
   4b81c:	cmp	r3, #4
   4b820:	movlt	r3, #4
   4b824:	str	r3, [sp, #44]	; 0x2c
   4b828:	ldr	sl, [sp, #36]	; 0x24
   4b82c:	mov	r6, r8
   4b830:	ldr	r3, [sp, #36]	; 0x24
   4b834:	add	fp, r3, fp
   4b838:	cmp	r8, #0
   4b83c:	ble	4bb3c <fputs@plt+0x3a9a4>
   4b840:	mov	r3, #0
   4b844:	str	r3, [sp, #16]
   4b848:	b	4ba34 <fputs@plt+0x3a89c>
   4b84c:	mov	r2, r0
   4b850:	ldr	r1, [r0, #52]	; 0x34
   4b854:	mov	r0, r4
   4b858:	bl	4a288 <fputs@plt+0x390f0>
   4b85c:	str	r0, [sp, #68]	; 0x44
   4b860:	cmp	r0, #0
   4b864:	beq	4b75c <fputs@plt+0x3a5c4>
   4b868:	b	4bb20 <fputs@plt+0x3a988>
   4b86c:	str	r3, [sp]
   4b870:	ldrd	sl, [sp, #16]
   4b874:	mov	r2, sl
   4b878:	mov	r3, fp
   4b87c:	mov	r0, r5
   4b880:	bl	169d4 <fputs@plt+0x583c>
   4b884:	ldr	ip, [sp, #32]
   4b888:	ldrb	r2, [ip, #64]	; 0x40
   4b88c:	cmp	sl, #1
   4b890:	sbcs	r3, fp, #0
   4b894:	movge	r3, #1
   4b898:	movlt	r3, #0
   4b89c:	ands	r3, r3, r2, lsr #1
   4b8a0:	beq	4b8c4 <fputs@plt+0x3a72c>
   4b8a4:	subs	r0, sl, #1
   4b8a8:	sbc	r1, fp, #0
   4b8ac:	ldrd	r2, [ip, #16]
   4b8b0:	cmp	r3, r1
   4b8b4:	cmpeq	r2, r0
   4b8b8:	mvneq	r3, #0
   4b8bc:	streq	r3, [sp, #64]	; 0x40
   4b8c0:	beq	4b778 <fputs@plt+0x3a5e0>
   4b8c4:	ldr	r3, [sp, #64]	; 0x40
   4b8c8:	cmp	r3, #0
   4b8cc:	bne	4b778 <fputs@plt+0x3a5e0>
   4b8d0:	add	r3, sp, #64	; 0x40
   4b8d4:	str	r3, [sp, #4]
   4b8d8:	ldr	r3, [sp, #124]	; 0x7c
   4b8dc:	str	r3, [sp]
   4b8e0:	ldrd	r2, [sp, #16]
   4b8e4:	mov	r1, #0
   4b8e8:	ldr	r0, [sp, #32]
   4b8ec:	bl	4a904 <fputs@plt+0x3976c>
   4b8f0:	str	r0, [sp, #68]	; 0x44
   4b8f4:	cmp	r0, #0
   4b8f8:	beq	4b778 <fputs@plt+0x3a5e0>
   4b8fc:	b	4bb20 <fputs@plt+0x3a988>
   4b900:	add	r3, sp, #64	; 0x40
   4b904:	str	r3, [sp, #4]
   4b908:	ldr	r3, [sp, #124]	; 0x7c
   4b90c:	str	r3, [sp]
   4b910:	ldrd	r2, [sp, #16]
   4b914:	mov	r1, r9
   4b918:	ldr	r0, [sp, #32]
   4b91c:	bl	4ade4 <fputs@plt+0x39c4c>
   4b920:	str	r0, [sp, #68]	; 0x44
   4b924:	cmp	r0, #0
   4b928:	beq	4b778 <fputs@plt+0x3a5e0>
   4b92c:	b	4bb20 <fputs@plt+0x3a988>
   4b930:	mov	r2, r8
   4b934:	asr	r3, r8, #31
   4b938:	ldr	r1, [sp, #36]	; 0x24
   4b93c:	add	r0, r1, r4
   4b940:	bl	14be0 <fputs@plt+0x3a48>
   4b944:	uxtb	fp, r0
   4b948:	b	4b7d0 <fputs@plt+0x3a638>
   4b94c:	ldr	r9, [sp, #112]	; 0x70
   4b950:	mov	r3, #0
   4b954:	str	r3, [sp, #28]
   4b958:	b	4b808 <fputs@plt+0x3a670>
   4b95c:	ldr	r3, [sp, #40]	; 0x28
   4b960:	ldrh	sl, [r3, #12]
   4b964:	ldr	r3, [r3, #52]	; 0x34
   4b968:	ldr	r1, [r3, #36]	; 0x24
   4b96c:	sub	r1, r1, #4
   4b970:	sub	r0, r8, sl
   4b974:	bl	7dcec <fputs@plt+0x6cb54>
   4b978:	add	r6, r1, sl
   4b97c:	cmp	r4, r6
   4b980:	movlt	r6, sl
   4b984:	add	sl, fp, r6
   4b988:	add	r3, sl, #4
   4b98c:	str	r3, [sp, #44]	; 0x2c
   4b990:	ldr	r3, [sp, #36]	; 0x24
   4b994:	add	sl, r3, sl
   4b998:	b	4b830 <fputs@plt+0x3a698>
   4b99c:	ldr	r3, [sp, #52]	; 0x34
   4b9a0:	cmp	r3, #0
   4b9a4:	bne	4bb04 <fputs@plt+0x3a96c>
   4b9a8:	ldr	r3, [sp, #60]	; 0x3c
   4b9ac:	rev	r3, r3
   4b9b0:	str	r3, [sl]
   4b9b4:	ldr	r0, [sp, #16]
   4b9b8:	bl	44c90 <fputs@plt+0x33af8>
   4b9bc:	ldr	r3, [sp, #56]	; 0x38
   4b9c0:	str	r3, [sp, #16]
   4b9c4:	ldr	sl, [r3, #56]	; 0x38
   4b9c8:	mov	r3, #0
   4b9cc:	str	r3, [sl]
   4b9d0:	ldr	r3, [sp, #56]	; 0x38
   4b9d4:	ldr	fp, [r3, #56]	; 0x38
   4b9d8:	add	fp, fp, #4
   4b9dc:	ldr	r6, [r5, #36]	; 0x24
   4b9e0:	sub	r6, r6, #4
   4b9e4:	cmp	r6, r8
   4b9e8:	movlt	r4, r6
   4b9ec:	movge	r4, r8
   4b9f0:	cmp	r7, #0
   4b9f4:	ble	4bb28 <fputs@plt+0x3a990>
   4b9f8:	cmp	r4, r7
   4b9fc:	movge	r4, r7
   4ba00:	mov	r2, r4
   4ba04:	mov	r1, r9
   4ba08:	mov	r0, fp
   4ba0c:	bl	11000 <memcpy@plt>
   4ba10:	sub	r8, r8, r4
   4ba14:	add	fp, fp, r4
   4ba18:	sub	r6, r6, r4
   4ba1c:	subs	r7, r7, r4
   4ba20:	addne	r9, r9, r4
   4ba24:	ldreq	r7, [sp, #28]
   4ba28:	ldreq	r9, [sp, #112]	; 0x70
   4ba2c:	cmp	r8, #0
   4ba30:	ble	4bb44 <fputs@plt+0x3a9ac>
   4ba34:	cmp	r6, #0
   4ba38:	bne	4b9e4 <fputs@plt+0x3a84c>
   4ba3c:	ldr	fp, [sp, #60]	; 0x3c
   4ba40:	ldrb	r3, [r5, #17]
   4ba44:	cmp	r3, #0
   4ba48:	beq	4ba8c <fputs@plt+0x3a8f4>
   4ba4c:	ldr	r3, [pc, #596]	; 4bca8 <fputs@plt+0x3ab10>
   4ba50:	ldr	r6, [r3, #608]	; 0x260
   4ba54:	ldr	r4, [sp, #60]	; 0x3c
   4ba58:	add	r4, r4, #1
   4ba5c:	str	r4, [sp, #60]	; 0x3c
   4ba60:	mov	r1, r4
   4ba64:	mov	r0, r5
   4ba68:	bl	16a54 <fputs@plt+0x58bc>
   4ba6c:	cmp	r4, r0
   4ba70:	beq	4ba54 <fputs@plt+0x3a8bc>
   4ba74:	ldr	r1, [r5, #32]
   4ba78:	mov	r0, r6
   4ba7c:	bl	7db00 <fputs@plt+0x6c968>
   4ba80:	add	r0, r0, #1
   4ba84:	cmp	r4, r0
   4ba88:	beq	4ba54 <fputs@plt+0x3a8bc>
   4ba8c:	mov	r3, #0
   4ba90:	str	r3, [sp]
   4ba94:	ldr	r3, [sp, #60]	; 0x3c
   4ba98:	add	r2, sp, #60	; 0x3c
   4ba9c:	add	r1, sp, #56	; 0x38
   4baa0:	mov	r0, r5
   4baa4:	bl	46768 <fputs@plt+0x355d0>
   4baa8:	str	r0, [sp, #52]	; 0x34
   4baac:	ldrb	r3, [r5, #17]
   4bab0:	adds	r3, r3, #0
   4bab4:	movne	r3, #1
   4bab8:	cmp	r0, #0
   4babc:	movne	r3, #0
   4bac0:	cmp	r3, #0
   4bac4:	beq	4b99c <fputs@plt+0x3a804>
   4bac8:	add	r3, sp, #52	; 0x34
   4bacc:	str	r3, [sp]
   4bad0:	mov	r3, fp
   4bad4:	cmp	fp, #0
   4bad8:	movne	r2, #4
   4badc:	moveq	r2, #3
   4bae0:	ldr	r1, [sp, #60]	; 0x3c
   4bae4:	mov	r0, r5
   4bae8:	bl	46f34 <fputs@plt+0x35d9c>
   4baec:	ldr	r3, [sp, #52]	; 0x34
   4baf0:	cmp	r3, #0
   4baf4:	beq	4b9a8 <fputs@plt+0x3a810>
   4baf8:	ldr	r0, [sp, #56]	; 0x38
   4bafc:	bl	44c90 <fputs@plt+0x33af8>
   4bb00:	b	4b99c <fputs@plt+0x3a804>
   4bb04:	ldr	r0, [sp, #16]
   4bb08:	bl	44c90 <fputs@plt+0x33af8>
   4bb0c:	ldr	r3, [sp, #52]	; 0x34
   4bb10:	str	r3, [sp, #68]	; 0x44
   4bb14:	cmp	r3, #0
   4bb18:	beq	4bb54 <fputs@plt+0x3a9bc>
   4bb1c:	ldr	r0, [sp, #68]	; 0x44
   4bb20:	add	sp, sp, #76	; 0x4c
   4bb24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bb28:	mov	r2, r4
   4bb2c:	mov	r1, #0
   4bb30:	mov	r0, fp
   4bb34:	bl	10f64 <memset@plt>
   4bb38:	b	4ba10 <fputs@plt+0x3a878>
   4bb3c:	mov	r3, #0
   4bb40:	str	r3, [sp, #16]
   4bb44:	ldr	r0, [sp, #16]
   4bb48:	bl	44c90 <fputs@plt+0x33af8>
   4bb4c:	mov	r3, #0
   4bb50:	str	r3, [sp, #68]	; 0x44
   4bb54:	ldr	r2, [sp, #32]
   4bb58:	ldrsb	r3, [r2, #68]	; 0x44
   4bb5c:	add	r3, r2, r3, lsl #1
   4bb60:	ldrh	r4, [r3, #80]	; 0x50
   4bb64:	mov	r5, r4
   4bb68:	ldr	r2, [sp, #64]	; 0x40
   4bb6c:	cmp	r2, #0
   4bb70:	beq	4bc00 <fputs@plt+0x3aa68>
   4bb74:	cmp	r2, #0
   4bb78:	blt	4bc88 <fputs@plt+0x3aaf0>
   4bb7c:	add	r3, sp, #68	; 0x44
   4bb80:	str	r3, [sp, #8]
   4bb84:	mov	r4, #0
   4bb88:	str	r4, [sp, #4]
   4bb8c:	str	r4, [sp]
   4bb90:	ldr	r3, [sp, #44]	; 0x2c
   4bb94:	ldr	r2, [sp, #36]	; 0x24
   4bb98:	mov	r1, r5
   4bb9c:	ldr	r5, [sp, #40]	; 0x28
   4bba0:	mov	r0, r5
   4bba4:	bl	47d54 <fputs@plt+0x36bbc>
   4bba8:	ldr	r3, [sp, #32]
   4bbac:	strh	r4, [r3, #34]	; 0x22
   4bbb0:	ldr	r3, [sp, #68]	; 0x44
   4bbb4:	cmp	r3, r4
   4bbb8:	bne	4bb1c <fputs@plt+0x3a984>
   4bbbc:	ldrb	r3, [r5, #1]
   4bbc0:	cmp	r3, r4
   4bbc4:	beq	4bb1c <fputs@plt+0x3a984>
   4bbc8:	ldr	r4, [sp, #32]
   4bbcc:	ldrb	r3, [r4, #64]	; 0x40
   4bbd0:	bic	r3, r3, #2
   4bbd4:	strb	r3, [r4, #64]	; 0x40
   4bbd8:	mov	r0, r4
   4bbdc:	bl	48000 <fputs@plt+0x36e68>
   4bbe0:	str	r0, [sp, #68]	; 0x44
   4bbe4:	ldrsb	r3, [r4, #68]	; 0x44
   4bbe8:	add	r3, r3, #30
   4bbec:	ldr	r2, [r4, r3, lsl #2]
   4bbf0:	mov	r3, #0
   4bbf4:	strb	r3, [r2, #1]
   4bbf8:	strb	r3, [r4, #66]	; 0x42
   4bbfc:	b	4bb1c <fputs@plt+0x3a984>
   4bc00:	ldr	r6, [sp, #40]	; 0x28
   4bc04:	ldr	r0, [r6, #72]	; 0x48
   4bc08:	bl	41ba0 <fputs@plt+0x30a08>
   4bc0c:	str	r0, [sp, #68]	; 0x44
   4bc10:	cmp	r0, #0
   4bc14:	bne	4bb1c <fputs@plt+0x3a984>
   4bc18:	ldr	r2, [r6, #64]	; 0x40
   4bc1c:	lsl	r3, r4, #1
   4bc20:	ldrh	r3, [r2, r3]
   4bc24:	rev16	r1, r3
   4bc28:	ldrh	r3, [r6, #20]
   4bc2c:	and	r3, r3, r1
   4bc30:	mov	r2, r6
   4bc34:	ldr	r1, [r6, #56]	; 0x38
   4bc38:	add	r1, r1, r3
   4bc3c:	ldrb	r3, [r6, #4]
   4bc40:	cmp	r3, #0
   4bc44:	ldreq	r3, [r1]
   4bc48:	ldreq	r2, [sp, #36]	; 0x24
   4bc4c:	streq	r3, [r2]
   4bc50:	add	r2, sp, #60	; 0x3c
   4bc54:	ldr	r6, [sp, #40]	; 0x28
   4bc58:	mov	r0, r6
   4bc5c:	bl	47b6c <fputs@plt+0x369d4>
   4bc60:	add	r3, sp, #72	; 0x48
   4bc64:	str	r0, [r3, #-4]!
   4bc68:	ldrh	r2, [sp, #60]	; 0x3c
   4bc6c:	mov	r1, r4
   4bc70:	mov	r0, r6
   4bc74:	bl	33a14 <fputs@plt+0x2287c>
   4bc78:	ldr	r3, [sp, #68]	; 0x44
   4bc7c:	cmp	r3, #0
   4bc80:	bne	4bb1c <fputs@plt+0x3a984>
   4bc84:	b	4bb7c <fputs@plt+0x3a9e4>
   4bc88:	ldr	r2, [sp, #40]	; 0x28
   4bc8c:	ldrh	r2, [r2, #18]
   4bc90:	cmp	r2, #0
   4bc94:	addne	r2, r4, #1
   4bc98:	uxthne	r2, r2
   4bc9c:	strhne	r2, [r3, #80]	; 0x50
   4bca0:	movne	r5, r2
   4bca4:	b	4bb7c <fputs@plt+0x3a9e4>
   4bca8:	andeq	sl, r9, r8, lsr r1
   4bcac:	ldrb	ip, [r0, #66]	; 0x42
   4bcb0:	cmp	ip, #0
   4bcb4:	bne	4bcc0 <fputs@plt+0x3ab28>
   4bcb8:	mov	r0, #4
   4bcbc:	bx	lr
   4bcc0:	push	{r4, r5, r6, r7, lr}
   4bcc4:	sub	sp, sp, #12
   4bcc8:	mov	r6, r3
   4bccc:	mov	r7, r2
   4bcd0:	mov	r5, r1
   4bcd4:	mov	r4, r0
   4bcd8:	cmp	ip, #2
   4bcdc:	bhi	4bd04 <fputs@plt+0x3ab6c>
   4bce0:	mov	r3, #0
   4bce4:	str	r3, [sp]
   4bce8:	mov	r3, r6
   4bcec:	mov	r2, r7
   4bcf0:	mov	r1, r5
   4bcf4:	mov	r0, r4
   4bcf8:	bl	49ccc <fputs@plt+0x38b34>
   4bcfc:	add	sp, sp, #12
   4bd00:	pop	{r4, r5, r6, r7, pc}
   4bd04:	bl	4aec0 <fputs@plt+0x39d28>
   4bd08:	cmp	r0, #0
   4bd0c:	bne	4bcfc <fputs@plt+0x3ab64>
   4bd10:	b	4bce0 <fputs@plt+0x3ab48>
   4bd14:	push	{r4, r5, r6, r7, lr}
   4bd18:	sub	sp, sp, #12
   4bd1c:	mov	r4, r0
   4bd20:	mov	r5, r1
   4bd24:	mov	r6, r2
   4bd28:	mov	r7, r3
   4bd2c:	ldrb	r3, [r0, #66]	; 0x42
   4bd30:	cmp	r3, #2
   4bd34:	bhi	4bd50 <fputs@plt+0x3abb8>
   4bd38:	ldrb	r3, [r4, #66]	; 0x42
   4bd3c:	cmp	r3, #1
   4bd40:	movne	r0, #4
   4bd44:	beq	4bd60 <fputs@plt+0x3abc8>
   4bd48:	add	sp, sp, #12
   4bd4c:	pop	{r4, r5, r6, r7, pc}
   4bd50:	bl	4aec0 <fputs@plt+0x39d28>
   4bd54:	cmp	r0, #0
   4bd58:	bne	4bd48 <fputs@plt+0x3abb0>
   4bd5c:	b	4bd38 <fputs@plt+0x3aba0>
   4bd60:	mov	r2, r4
   4bd64:	ldr	r1, [r4, #52]	; 0x34
   4bd68:	ldr	r0, [r4, #4]
   4bd6c:	bl	4a288 <fputs@plt+0x390f0>
   4bd70:	ldrb	r3, [r4, #64]	; 0x40
   4bd74:	tst	r3, #1
   4bd78:	moveq	r0, #8
   4bd7c:	beq	4bd48 <fputs@plt+0x3abb0>
   4bd80:	mov	r3, #1
   4bd84:	str	r3, [sp]
   4bd88:	mov	r3, r7
   4bd8c:	mov	r2, r6
   4bd90:	mov	r1, r5
   4bd94:	mov	r0, r4
   4bd98:	bl	49ccc <fputs@plt+0x38b34>
   4bd9c:	b	4bd48 <fputs@plt+0x3abb0>
   4bda0:	push	{r4, r5, r6, r7, r8, r9, lr}
   4bda4:	sub	sp, sp, #12
   4bda8:	mov	r7, r0
   4bdac:	mov	r8, r1
   4bdb0:	mov	r5, r2
   4bdb4:	mov	r9, r3
   4bdb8:	ldr	r4, [sp, #40]	; 0x28
   4bdbc:	mov	r3, #1
   4bdc0:	strh	r3, [r4, #8]
   4bdc4:	add	r1, r2, #2
   4bdc8:	mov	r0, r4
   4bdcc:	bl	292e4 <fputs@plt+0x1814c>
   4bdd0:	subs	r6, r0, #0
   4bdd4:	bne	4be2c <fputs@plt+0x3ac94>
   4bdd8:	cmp	r9, #0
   4bddc:	beq	4be38 <fputs@plt+0x3aca0>
   4bde0:	mov	r3, #0
   4bde4:	str	r3, [sp]
   4bde8:	ldr	r3, [r4, #16]
   4bdec:	mov	r2, r5
   4bdf0:	mov	r1, r8
   4bdf4:	mov	r0, r7
   4bdf8:	bl	49ccc <fputs@plt+0x38b34>
   4bdfc:	mov	r6, r0
   4be00:	cmp	r6, #0
   4be04:	bne	4be54 <fputs@plt+0x3acbc>
   4be08:	ldr	r3, [r4, #16]
   4be0c:	mov	r2, #0
   4be10:	strb	r2, [r3, r5]
   4be14:	ldr	r3, [r4, #16]
   4be18:	add	r3, r3, r5
   4be1c:	strb	r2, [r3, #1]
   4be20:	mov	r3, #528	; 0x210
   4be24:	strh	r3, [r4, #8]
   4be28:	str	r5, [r4, #12]
   4be2c:	mov	r0, r6
   4be30:	add	sp, sp, #12
   4be34:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4be38:	ldr	r3, [r4, #16]
   4be3c:	mov	r2, r5
   4be40:	mov	r1, r8
   4be44:	mov	r0, r7
   4be48:	bl	4bcac <fputs@plt+0x3ab14>
   4be4c:	mov	r6, r0
   4be50:	b	4be00 <fputs@plt+0x3ac68>
   4be54:	mov	r0, r4
   4be58:	bl	21754 <fputs@plt+0x105bc>
   4be5c:	b	4be2c <fputs@plt+0x3ac94>
   4be60:	push	{r4, r5, lr}
   4be64:	sub	sp, sp, #12
   4be68:	ldr	r4, [sp, #24]
   4be6c:	cmp	r3, #0
   4be70:	ldr	lr, [r0, #24]
   4be74:	ldrsb	ip, [r0, #68]	; 0x44
   4be78:	add	ip, ip, #30
   4be7c:	ldr	ip, [r0, ip, lsl #2]
   4be80:	ldr	ip, [ip, #60]	; 0x3c
   4be84:	sub	ip, ip, lr
   4be88:	ldrh	r5, [r0, #32]
   4be8c:	cmp	ip, r5
   4be90:	movcs	ip, r5
   4be94:	add	r5, r1, r2
   4be98:	cmp	r5, ip
   4be9c:	bhi	4bec0 <fputs@plt+0x3ad28>
   4bea0:	add	lr, lr, r1
   4bea4:	str	lr, [r4, #16]
   4bea8:	ldr	r3, [pc, #28]	; 4becc <fputs@plt+0x3ad34>
   4beac:	strh	r3, [r4, #8]
   4beb0:	str	r2, [r4, #12]
   4beb4:	mov	r0, #0
   4beb8:	add	sp, sp, #12
   4bebc:	pop	{r4, r5, pc}
   4bec0:	str	r4, [sp]
   4bec4:	bl	4bda0 <fputs@plt+0x3ac08>
   4bec8:	b	4beb8 <fputs@plt+0x3ad20>
   4becc:	andeq	r1, r0, r0, lsl r0
   4bed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bed4:	sub	sp, sp, #36	; 0x24
   4bed8:	ldr	r5, [r0, #44]	; 0x2c
   4bedc:	cmp	r5, #0
   4bee0:	bne	4c12c <fputs@plt+0x3af94>
   4bee4:	mov	r6, r1
   4bee8:	mov	r4, r0
   4beec:	ldr	r3, [r0, #216]	; 0xd8
   4bef0:	cmp	r3, #0
   4bef4:	beq	4bf48 <fputs@plt+0x3adb0>
   4bef8:	ldrb	r3, [r4, #7]
   4befc:	cmp	r3, #0
   4bf00:	bne	4c0f4 <fputs@plt+0x3af5c>
   4bf04:	ldr	r3, [r4, #68]	; 0x44
   4bf08:	ldr	r3, [r3]
   4bf0c:	cmp	r3, #0
   4bf10:	beq	4c0ec <fputs@plt+0x3af54>
   4bf14:	ldrb	r3, [r4, #5]
   4bf18:	cmp	r3, #4
   4bf1c:	beq	4c0ec <fputs@plt+0x3af54>
   4bf20:	ldr	r0, [r4, #64]	; 0x40
   4bf24:	bl	137a4 <fputs@plt+0x260c>
   4bf28:	mov	r7, r0
   4bf2c:	ands	fp, r0, #512	; 0x200
   4bf30:	beq	4bf60 <fputs@plt+0x3adc8>
   4bf34:	tst	r0, #1024	; 0x400
   4bf38:	beq	4c084 <fputs@plt+0x3aeec>
   4bf3c:	ldrd	r2, [r4, #80]	; 0x50
   4bf40:	strd	r2, [r4, #88]	; 0x58
   4bf44:	b	4c0f4 <fputs@plt+0x3af5c>
   4bf48:	mov	r1, #4
   4bf4c:	bl	163b8 <fputs@plt+0x5220>
   4bf50:	cmp	r0, #0
   4bf54:	movne	r5, r0
   4bf58:	beq	4bef8 <fputs@plt+0x3ad60>
   4bf5c:	b	4c12c <fputs@plt+0x3af94>
   4bf60:	add	r3, sp, #20
   4bf64:	ldr	r2, [pc, #460]	; 4c138 <fputs@plt+0x3afa0>
   4bf68:	ldm	r2, {r0, r1}
   4bf6c:	stm	r3, {r0, r1}
   4bf70:	ldr	r3, [r4, #48]	; 0x30
   4bf74:	rev	r3, r3
   4bf78:	str	r3, [sp, #28]
   4bf7c:	mov	r0, r4
   4bf80:	bl	161c8 <fputs@plt+0x5030>
   4bf84:	mov	r8, r0
   4bf88:	mov	r9, r1
   4bf8c:	strd	r8, [sp]
   4bf90:	mov	r2, #8
   4bf94:	add	r1, sp, #12
   4bf98:	ldr	r0, [r4, #68]	; 0x44
   4bf9c:	bl	136f8 <fputs@plt+0x2560>
   4bfa0:	cmp	r0, #0
   4bfa4:	bne	4c00c <fputs@plt+0x3ae74>
   4bfa8:	mov	r2, #8
   4bfac:	ldr	r1, [pc, #388]	; 4c138 <fputs@plt+0x3afa0>
   4bfb0:	add	r0, sp, #12
   4bfb4:	bl	10ec8 <memcmp@plt>
   4bfb8:	cmp	r0, #0
   4bfbc:	beq	4bff8 <fputs@plt+0x3ae60>
   4bfc0:	ldrb	r3, [r4, #8]
   4bfc4:	cmp	r3, #0
   4bfc8:	beq	4c05c <fputs@plt+0x3aec4>
   4bfcc:	tst	r7, #1024	; 0x400
   4bfd0:	beq	4c024 <fputs@plt+0x3ae8c>
   4bfd4:	ldrd	r2, [r4, #88]	; 0x58
   4bfd8:	strd	r2, [sp]
   4bfdc:	mov	r2, #12
   4bfe0:	add	r1, sp, #20
   4bfe4:	ldr	r0, [r4, #68]	; 0x44
   4bfe8:	bl	1371c <fputs@plt+0x2584>
   4bfec:	cmp	r0, #0
   4bff0:	beq	4c0ac <fputs@plt+0x3af14>
   4bff4:	b	4c01c <fputs@plt+0x3ae84>
   4bff8:	strd	r8, [sp]
   4bffc:	mov	r2, #1
   4c000:	ldr	r1, [pc, #308]	; 4c13c <fputs@plt+0x3afa4>
   4c004:	ldr	r0, [r4, #68]	; 0x44
   4c008:	bl	1371c <fputs@plt+0x2584>
   4c00c:	ldr	r3, [pc, #300]	; 4c140 <fputs@plt+0x3afa8>
   4c010:	cmp	r0, #0
   4c014:	cmpne	r0, r3
   4c018:	beq	4bfc0 <fputs@plt+0x3ae28>
   4c01c:	mov	r5, r0
   4c020:	b	4c12c <fputs@plt+0x3af94>
   4c024:	ldrb	r1, [r4, #12]
   4c028:	ldr	r0, [r4, #68]	; 0x44
   4c02c:	bl	13754 <fputs@plt+0x25bc>
   4c030:	cmp	r0, #0
   4c034:	bne	4c01c <fputs@plt+0x3ae84>
   4c038:	ldrd	r2, [r4, #88]	; 0x58
   4c03c:	strd	r2, [sp]
   4c040:	mov	r2, #12
   4c044:	add	r1, sp, #20
   4c048:	ldr	r0, [r4, #68]	; 0x44
   4c04c:	bl	1371c <fputs@plt+0x2584>
   4c050:	cmp	r0, #0
   4c054:	beq	4c084 <fputs@plt+0x3aeec>
   4c058:	b	4c01c <fputs@plt+0x3ae84>
   4c05c:	ldrd	r2, [r4, #88]	; 0x58
   4c060:	strd	r2, [sp]
   4c064:	mov	r2, #12
   4c068:	add	r1, sp, #20
   4c06c:	ldr	r0, [r4, #68]	; 0x44
   4c070:	bl	1371c <fputs@plt+0x2584>
   4c074:	cmp	r0, #0
   4c078:	bne	4c01c <fputs@plt+0x3ae84>
   4c07c:	tst	r7, #1024	; 0x400
   4c080:	bne	4c0ac <fputs@plt+0x3af14>
   4c084:	ldrb	r3, [r4, #12]
   4c088:	cmp	r3, #3
   4c08c:	movne	r1, r5
   4c090:	moveq	r1, #16
   4c094:	orr	r1, r1, r3
   4c098:	ldr	r0, [r4, #68]	; 0x44
   4c09c:	bl	13754 <fputs@plt+0x25bc>
   4c0a0:	cmp	r0, #0
   4c0a4:	movne	r5, r0
   4c0a8:	bne	4c12c <fputs@plt+0x3af94>
   4c0ac:	ldrd	r2, [r4, #80]	; 0x50
   4c0b0:	strd	r2, [r4, #88]	; 0x58
   4c0b4:	clz	sl, fp
   4c0b8:	lsr	sl, sl, #5
   4c0bc:	cmp	r6, #0
   4c0c0:	moveq	sl, #0
   4c0c4:	cmp	sl, #0
   4c0c8:	beq	4c0f4 <fputs@plt+0x3af5c>
   4c0cc:	mov	r3, #0
   4c0d0:	str	r3, [r4, #48]	; 0x30
   4c0d4:	mov	r0, r4
   4c0d8:	bl	417f0 <fputs@plt+0x30658>
   4c0dc:	cmp	r0, #0
   4c0e0:	beq	4c0f4 <fputs@plt+0x3af5c>
   4c0e4:	mov	r5, r0
   4c0e8:	b	4c12c <fputs@plt+0x3af94>
   4c0ec:	ldrd	r2, [r4, #80]	; 0x50
   4c0f0:	strd	r2, [r4, #88]	; 0x58
   4c0f4:	ldr	r1, [r4, #212]	; 0xd4
   4c0f8:	ldr	r3, [r1]
   4c0fc:	cmp	r3, #0
   4c100:	beq	4c11c <fputs@plt+0x3af84>
   4c104:	ldrh	r2, [r3, #24]
   4c108:	bic	r2, r2, #8
   4c10c:	strh	r2, [r3, #24]
   4c110:	ldr	r3, [r3, #32]
   4c114:	cmp	r3, #0
   4c118:	bne	4c104 <fputs@plt+0x3af6c>
   4c11c:	ldr	r3, [r1, #4]
   4c120:	str	r3, [r1, #8]
   4c124:	mov	r3, #4
   4c128:	strb	r3, [r4, #17]
   4c12c:	mov	r0, r5
   4c130:	add	sp, sp, #36	; 0x24
   4c134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c138:	andeq	r1, r8, r4, lsr #28
   4c13c:	andeq	r2, r8, r0, lsr r2
   4c140:	andeq	r0, r0, sl, lsl #4
   4c144:	push	{r4, r5, r6, lr}
   4c148:	mov	r4, r0
   4c14c:	ldr	r0, [r0, #44]	; 0x2c
   4c150:	cmp	r0, #0
   4c154:	bne	4c234 <fputs@plt+0x3b09c>
   4c158:	mov	r5, r1
   4c15c:	ldrb	r3, [r4, #21]
   4c160:	cmp	r3, #0
   4c164:	beq	4c1c0 <fputs@plt+0x3b028>
   4c168:	tst	r3, #3
   4c16c:	popne	{r4, r5, r6, pc}
   4c170:	ldrh	r3, [r1, #24]
   4c174:	tst	r3, #8
   4c178:	bne	4c1bc <fputs@plt+0x3b024>
   4c17c:	mov	r3, #0
   4c180:	str	r3, [r1, #12]
   4c184:	ldr	r3, [r4, #216]	; 0xd8
   4c188:	cmp	r3, #0
   4c18c:	beq	4c1e0 <fputs@plt+0x3b048>
   4c190:	mov	r0, r5
   4c194:	bl	2137c <fputs@plt+0x101e4>
   4c198:	subs	r6, r0, #0
   4c19c:	bne	4c224 <fputs@plt+0x3b08c>
   4c1a0:	mov	r3, #0
   4c1a4:	mov	r2, r3
   4c1a8:	mov	r1, r5
   4c1ac:	mov	r0, r4
   4c1b0:	bl	41e64 <fputs@plt+0x30ccc>
   4c1b4:	mov	r6, r0
   4c1b8:	b	4c1fc <fputs@plt+0x3b064>
   4c1bc:	pop	{r4, r5, r6, pc}
   4c1c0:	mov	r3, #0
   4c1c4:	str	r3, [r1, #12]
   4c1c8:	ldr	r3, [r4, #216]	; 0xd8
   4c1cc:	cmp	r3, #0
   4c1d0:	bne	4c190 <fputs@plt+0x3aff8>
   4c1d4:	ldrh	r3, [r1, #24]
   4c1d8:	tst	r3, #8
   4c1dc:	bne	4c210 <fputs@plt+0x3b078>
   4c1e0:	ldrb	r3, [r4, #17]
   4c1e4:	cmp	r3, #3
   4c1e8:	beq	4c210 <fputs@plt+0x3b078>
   4c1ec:	mov	r1, r5
   4c1f0:	mov	r0, r4
   4c1f4:	bl	42754 <fputs@plt+0x315bc>
   4c1f8:	mov	r6, r0
   4c1fc:	cmp	r6, #0
   4c200:	bne	4c224 <fputs@plt+0x3b08c>
   4c204:	mov	r0, r5
   4c208:	bl	15c6c <fputs@plt+0x4ad4>
   4c20c:	b	4c224 <fputs@plt+0x3b08c>
   4c210:	mov	r1, #1
   4c214:	mov	r0, r4
   4c218:	bl	4bed0 <fputs@plt+0x3ad38>
   4c21c:	subs	r6, r0, #0
   4c220:	beq	4c1ec <fputs@plt+0x3b054>
   4c224:	mov	r1, r6
   4c228:	mov	r0, r4
   4c22c:	bl	1620c <fputs@plt+0x5074>
   4c230:	pop	{r4, r5, r6, pc}
   4c234:	mov	r0, #0
   4c238:	pop	{r4, r5, r6, pc}
   4c23c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c240:	sub	sp, sp, #28
   4c244:	ldr	r5, [r0, #44]	; 0x2c
   4c248:	cmp	r5, #0
   4c24c:	bne	4c2d8 <fputs@plt+0x3b140>
   4c250:	ldrb	r3, [r0, #17]
   4c254:	cmp	r3, #2
   4c258:	bls	4c2d8 <fputs@plt+0x3b140>
   4c25c:	mov	r7, r2
   4c260:	mov	r6, r1
   4c264:	mov	r4, r0
   4c268:	ldrb	r3, [r0, #16]
   4c26c:	cmp	r3, #0
   4c270:	bne	4c2e4 <fputs@plt+0x3b14c>
   4c274:	ldr	r3, [r0, #216]	; 0xd8
   4c278:	cmp	r3, #0
   4c27c:	beq	4c340 <fputs@plt+0x3b1a8>
   4c280:	ldr	r0, [r0, #212]	; 0xd4
   4c284:	bl	1bb20 <fputs@plt+0xa988>
   4c288:	mov	r3, #0
   4c28c:	str	r3, [sp, #16]
   4c290:	subs	r1, r0, #0
   4c294:	beq	4c308 <fputs@plt+0x3b170>
   4c298:	mov	r3, #1
   4c29c:	ldr	r2, [r4, #28]
   4c2a0:	mov	r0, r4
   4c2a4:	bl	41e64 <fputs@plt+0x30ccc>
   4c2a8:	mov	r9, r0
   4c2ac:	ldr	r0, [sp, #16]
   4c2b0:	bl	448e0 <fputs@plt+0x33748>
   4c2b4:	cmp	r9, #0
   4c2b8:	beq	4c334 <fputs@plt+0x3b19c>
   4c2bc:	cmp	r9, #0
   4c2c0:	movne	r5, r9
   4c2c4:	bne	4c2d8 <fputs@plt+0x3b140>
   4c2c8:	ldr	r3, [r4, #216]	; 0xd8
   4c2cc:	cmp	r3, #0
   4c2d0:	moveq	r3, #5
   4c2d4:	strbeq	r3, [r4, #17]
   4c2d8:	mov	r0, r5
   4c2dc:	add	sp, sp, #28
   4c2e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c2e4:	ldr	r3, [r0, #96]	; 0x60
   4c2e8:	cmp	r3, #0
   4c2ec:	beq	4c2c8 <fputs@plt+0x3b130>
   4c2f0:	mov	r2, #1
   4c2f4:	str	r2, [r3, #16]
   4c2f8:	ldr	r3, [r3, #44]	; 0x2c
   4c2fc:	cmp	r3, #0
   4c300:	bne	4c2f4 <fputs@plt+0x3b15c>
   4c304:	b	4c2c8 <fputs@plt+0x3b130>
   4c308:	add	r2, sp, #16
   4c30c:	mov	r1, #1
   4c310:	mov	r0, r4
   4c314:	bl	44090 <fputs@plt+0x32ef8>
   4c318:	mov	r9, r0
   4c31c:	ldr	r1, [sp, #16]
   4c320:	mov	r3, #0
   4c324:	str	r3, [r1, #12]
   4c328:	cmp	r1, r3
   4c32c:	beq	4c2ac <fputs@plt+0x3b114>
   4c330:	b	4c298 <fputs@plt+0x3b100>
   4c334:	ldr	r0, [r4, #212]	; 0xd4
   4c338:	bl	15cb0 <fputs@plt+0x4b18>
   4c33c:	b	4c2bc <fputs@plt+0x3b124>
   4c340:	ldrb	r3, [r0, #19]
   4c344:	cmp	r3, #0
   4c348:	bne	4c358 <fputs@plt+0x3b1c0>
   4c34c:	ldr	r3, [r0, #28]
   4c350:	cmp	r3, #0
   4c354:	bne	4c540 <fputs@plt+0x3b3a8>
   4c358:	cmp	r6, #0
   4c35c:	beq	4c4d4 <fputs@plt+0x3b33c>
   4c360:	ldrb	r3, [r4, #5]
   4c364:	cmp	r3, #4
   4c368:	beq	4c4d4 <fputs@plt+0x3b33c>
   4c36c:	ldr	r9, [r4, #68]	; 0x44
   4c370:	ldr	r3, [r9]
   4c374:	cmp	r3, #0
   4c378:	beq	4c4d4 <fputs@plt+0x3b33c>
   4c37c:	mov	r3, #1
   4c380:	strb	r3, [r4, #20]
   4c384:	ldrb	r3, [r6]
   4c388:	cmp	r3, #0
   4c38c:	beq	4c594 <fputs@plt+0x3b3fc>
   4c390:	mov	r2, r6
   4c394:	mov	r8, r5
   4c398:	mov	sl, #0
   4c39c:	add	sl, sl, r3
   4c3a0:	add	r8, r8, #1
   4c3a4:	mov	fp, r8
   4c3a8:	ldrb	r3, [r2, #1]!
   4c3ac:	cmp	r3, #0
   4c3b0:	bne	4c39c <fputs@plt+0x3b204>
   4c3b4:	ldrb	r3, [r4, #8]
   4c3b8:	cmp	r3, #0
   4c3bc:	beq	4c3cc <fputs@plt+0x3b234>
   4c3c0:	mov	r0, r4
   4c3c4:	bl	161c8 <fputs@plt+0x5030>
   4c3c8:	strd	r0, [r4, #80]	; 0x50
   4c3cc:	ldrd	r2, [r4, #80]	; 0x50
   4c3d0:	strd	r2, [sp, #8]
   4c3d4:	ldr	r1, [r4, #160]	; 0xa0
   4c3d8:	ldr	r3, [pc, #532]	; 4c5f4 <fputs@plt+0x3b45c>
   4c3dc:	ldr	r0, [r3, #608]	; 0x260
   4c3e0:	bl	7dd0c <fputs@plt+0x6cb74>
   4c3e4:	add	r0, r0, #1
   4c3e8:	str	r0, [sp]
   4c3ec:	ldrd	r2, [sp, #8]
   4c3f0:	mov	r0, r9
   4c3f4:	bl	1e4b0 <fputs@plt+0xd318>
   4c3f8:	subs	r9, r0, #0
   4c3fc:	bne	4c2bc <fputs@plt+0x3b124>
   4c400:	ldrd	r2, [sp, #8]
   4c404:	adds	r2, r2, #4
   4c408:	adc	r3, r3, #0
   4c40c:	strd	r2, [sp, #8]
   4c410:	strd	r2, [sp]
   4c414:	mov	r2, r8
   4c418:	mov	r1, r6
   4c41c:	ldr	r0, [r4, #68]	; 0x44
   4c420:	bl	1371c <fputs@plt+0x2584>
   4c424:	subs	r9, r0, #0
   4c428:	bne	4c2bc <fputs@plt+0x3b124>
   4c42c:	ldrd	r2, [sp, #8]
   4c430:	adds	r2, r2, r8
   4c434:	adc	r3, r3, r8, asr #31
   4c438:	strd	r2, [sp, #8]
   4c43c:	str	fp, [sp]
   4c440:	ldr	r0, [r4, #68]	; 0x44
   4c444:	bl	1e4b0 <fputs@plt+0xd318>
   4c448:	subs	r9, r0, #0
   4c44c:	bne	4c2bc <fputs@plt+0x3b124>
   4c450:	str	sl, [sp]
   4c454:	ldrd	r2, [sp, #8]
   4c458:	adds	r2, r2, #4
   4c45c:	adc	r3, r3, #0
   4c460:	ldr	r0, [r4, #68]	; 0x44
   4c464:	bl	1e4b0 <fputs@plt+0xd318>
   4c468:	subs	r9, r0, #0
   4c46c:	bne	4c2bc <fputs@plt+0x3b124>
   4c470:	ldrd	r2, [sp, #8]
   4c474:	adds	r2, r2, #8
   4c478:	adc	r3, r3, #0
   4c47c:	strd	r2, [sp]
   4c480:	mov	r2, #8
   4c484:	ldr	r1, [pc, #364]	; 4c5f8 <fputs@plt+0x3b460>
   4c488:	ldr	r0, [r4, #68]	; 0x44
   4c48c:	bl	1371c <fputs@plt+0x2584>
   4c490:	subs	r9, r0, #0
   4c494:	bne	4c2bc <fputs@plt+0x3b124>
   4c498:	add	r8, r8, #20
   4c49c:	ldrd	r2, [r4, #80]	; 0x50
   4c4a0:	adds	r0, r2, r8
   4c4a4:	adc	r1, r3, r8, asr #31
   4c4a8:	strd	r0, [r4, #80]	; 0x50
   4c4ac:	add	r1, sp, #16
   4c4b0:	ldr	r0, [r4, #68]	; 0x44
   4c4b4:	bl	13768 <fputs@plt+0x25d0>
   4c4b8:	subs	r9, r0, #0
   4c4bc:	bne	4c2bc <fputs@plt+0x3b124>
   4c4c0:	ldrd	r2, [r4, #80]	; 0x50
   4c4c4:	ldrd	r0, [sp, #16]
   4c4c8:	cmp	r2, r0
   4c4cc:	sbcs	r1, r3, r1
   4c4d0:	blt	4c5a4 <fputs@plt+0x3b40c>
   4c4d4:	mov	r1, #0
   4c4d8:	mov	r0, r4
   4c4dc:	bl	4bed0 <fputs@plt+0x3ad38>
   4c4e0:	cmp	r0, #0
   4c4e4:	movne	r5, r0
   4c4e8:	bne	4c2d8 <fputs@plt+0x3b140>
   4c4ec:	ldr	r0, [r4, #212]	; 0xd4
   4c4f0:	bl	1bb20 <fputs@plt+0xa988>
   4c4f4:	mov	r1, r0
   4c4f8:	mov	r0, r4
   4c4fc:	bl	42754 <fputs@plt+0x315bc>
   4c500:	cmp	r0, #0
   4c504:	movne	r5, r0
   4c508:	bne	4c2d8 <fputs@plt+0x3b140>
   4c50c:	ldr	r0, [r4, #212]	; 0xd4
   4c510:	bl	15cb0 <fputs@plt+0x4b18>
   4c514:	ldr	r8, [r4, #28]
   4c518:	ldr	r3, [r4, #36]	; 0x24
   4c51c:	cmp	r8, r3
   4c520:	bhi	4c5bc <fputs@plt+0x3b424>
   4c524:	cmp	r7, #0
   4c528:	bne	4c2c8 <fputs@plt+0x3b130>
   4c52c:	mov	r1, r6
   4c530:	mov	r0, r4
   4c534:	bl	16434 <fputs@plt+0x529c>
   4c538:	mov	r9, r0
   4c53c:	b	4c2bc <fputs@plt+0x3b124>
   4c540:	mov	r3, #0
   4c544:	add	r2, sp, #16
   4c548:	mov	r1, #1
   4c54c:	bl	44090 <fputs@plt+0x32ef8>
   4c550:	subs	r8, r0, #0
   4c554:	beq	4c568 <fputs@plt+0x3b3d0>
   4c558:	ldr	r0, [sp, #16]
   4c55c:	bl	448e0 <fputs@plt+0x33748>
   4c560:	mov	r5, r8
   4c564:	b	4c2d8 <fputs@plt+0x3b140>
   4c568:	ldr	r0, [sp, #16]
   4c56c:	bl	41ba0 <fputs@plt+0x30a08>
   4c570:	subs	r8, r0, #0
   4c574:	bne	4c558 <fputs@plt+0x3b3c0>
   4c578:	ldr	r0, [sp, #16]
   4c57c:	bl	1f438 <fputs@plt+0xe2a0>
   4c580:	mov	r3, #1
   4c584:	strb	r3, [r4, #19]
   4c588:	ldr	r0, [sp, #16]
   4c58c:	bl	448e0 <fputs@plt+0x33748>
   4c590:	b	4c358 <fputs@plt+0x3b1c0>
   4c594:	mov	r8, r5
   4c598:	mov	fp, #0
   4c59c:	mov	sl, fp
   4c5a0:	b	4c3b4 <fputs@plt+0x3b21c>
   4c5a4:	ldr	r0, [r4, #68]	; 0x44
   4c5a8:	bl	13740 <fputs@plt+0x25a8>
   4c5ac:	cmp	r0, #0
   4c5b0:	movne	r5, r0
   4c5b4:	bne	4c2d8 <fputs@plt+0x3b140>
   4c5b8:	b	4c4d4 <fputs@plt+0x3b33c>
   4c5bc:	ldr	r1, [r4, #160]	; 0xa0
   4c5c0:	ldr	r3, [pc, #44]	; 4c5f4 <fputs@plt+0x3b45c>
   4c5c4:	ldr	r0, [r3, #608]	; 0x260
   4c5c8:	bl	7dd0c <fputs@plt+0x6cb74>
   4c5cc:	add	r1, r0, #1
   4c5d0:	cmp	r1, r8
   4c5d4:	movne	r1, r8
   4c5d8:	subeq	r1, r8, #1
   4c5dc:	mov	r0, r4
   4c5e0:	bl	1bc2c <fputs@plt+0xaa94>
   4c5e4:	cmp	r0, #0
   4c5e8:	movne	r5, r0
   4c5ec:	bne	4c2d8 <fputs@plt+0x3b140>
   4c5f0:	b	4c524 <fputs@plt+0x3b38c>
   4c5f4:	andeq	sl, r9, r8, lsr r1
   4c5f8:	andeq	r1, r8, r4, lsr #28
   4c5fc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c600:	ldrb	r3, [r0, #8]
   4c604:	cmp	r3, #2
   4c608:	movne	r4, #0
   4c60c:	beq	4c618 <fputs@plt+0x3b480>
   4c610:	mov	r0, r4
   4c614:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c618:	mov	r6, r1
   4c61c:	ldr	r5, [r0, #4]
   4c620:	ldr	r3, [r0]
   4c624:	str	r3, [r5, #4]
   4c628:	ldrb	r3, [r5, #17]
   4c62c:	cmp	r3, #0
   4c630:	bne	4c660 <fputs@plt+0x3b4c8>
   4c634:	ldrb	r3, [r5, #19]
   4c638:	cmp	r3, #0
   4c63c:	ldrne	r3, [r5]
   4c640:	ldrne	r2, [r5, #44]	; 0x2c
   4c644:	strne	r2, [r3, #28]
   4c648:	mov	r2, #0
   4c64c:	mov	r1, r6
   4c650:	ldr	r0, [r5]
   4c654:	bl	4c23c <fputs@plt+0x3b0a4>
   4c658:	mov	r4, r0
   4c65c:	b	4c610 <fputs@plt+0x3b478>
   4c660:	ldr	fp, [r5]
   4c664:	mov	r0, r5
   4c668:	bl	169ac <fputs@plt+0x5814>
   4c66c:	ldrb	r3, [r5, #18]
   4c670:	cmp	r3, #0
   4c674:	bne	4c634 <fputs@plt+0x3b49c>
   4c678:	ldr	r7, [r5, #44]	; 0x2c
   4c67c:	mov	r1, r7
   4c680:	mov	r0, r5
   4c684:	bl	16a54 <fputs@plt+0x58bc>
   4c688:	cmp	r0, r7
   4c68c:	beq	4c770 <fputs@plt+0x3b5d8>
   4c690:	ldr	r1, [r5, #32]
   4c694:	ldr	r3, [pc, #328]	; 4c7e4 <fputs@plt+0x3b64c>
   4c698:	ldr	r0, [r3, #608]	; 0x260
   4c69c:	bl	7db00 <fputs@plt+0x6c968>
   4c6a0:	add	r0, r0, #1
   4c6a4:	cmp	r0, r7
   4c6a8:	beq	4c770 <fputs@plt+0x3b5d8>
   4c6ac:	ldr	r3, [r5, #12]
   4c6b0:	ldr	r3, [r3, #56]	; 0x38
   4c6b4:	ldr	sl, [r3, #36]	; 0x24
   4c6b8:	rev	sl, sl
   4c6bc:	mov	r2, sl
   4c6c0:	mov	r1, r7
   4c6c4:	mov	r0, r5
   4c6c8:	bl	16e3c <fputs@plt+0x5ca4>
   4c6cc:	mov	r8, r0
   4c6d0:	cmp	r0, r7
   4c6d4:	bhi	4c788 <fputs@plt+0x3b5f0>
   4c6d8:	cmp	r0, r7
   4c6dc:	movcs	r0, #1
   4c6e0:	movcs	r4, #0
   4c6e4:	bcs	4c740 <fputs@plt+0x3b5a8>
   4c6e8:	mov	r2, #0
   4c6ec:	mov	r1, r2
   4c6f0:	mov	r0, r5
   4c6f4:	bl	4a288 <fputs@plt+0x390f0>
   4c6f8:	subs	r4, r0, #0
   4c6fc:	movne	r0, #0
   4c700:	bne	4c740 <fputs@plt+0x3b5a8>
   4c704:	mov	r9, #1
   4c708:	mov	r3, r9
   4c70c:	mov	r2, r7
   4c710:	mov	r1, r8
   4c714:	mov	r0, r5
   4c718:	bl	47650 <fputs@plt+0x364b8>
   4c71c:	sub	r7, r7, #1
   4c720:	mov	r4, r0
   4c724:	clz	r0, r0
   4c728:	lsr	r0, r0, #5
   4c72c:	cmp	r8, r7
   4c730:	movcs	r3, #0
   4c734:	andcc	r3, r0, #1
   4c738:	cmp	r3, #0
   4c73c:	bne	4c708 <fputs@plt+0x3b570>
   4c740:	cmp	r4, #101	; 0x65
   4c744:	orreq	r0, r0, #1
   4c748:	cmp	sl, #0
   4c74c:	moveq	sl, #0
   4c750:	andne	sl, r0, #1
   4c754:	cmp	sl, #0
   4c758:	bne	4c798 <fputs@plt+0x3b600>
   4c75c:	cmp	r4, #0
   4c760:	beq	4c634 <fputs@plt+0x3b49c>
   4c764:	mov	r0, fp
   4c768:	bl	43f64 <fputs@plt+0x32dcc>
   4c76c:	b	4c610 <fputs@plt+0x3b478>
   4c770:	ldr	r0, [pc, #112]	; 4c7e8 <fputs@plt+0x3b650>
   4c774:	bl	33174 <fputs@plt+0x21fdc>
   4c778:	mov	r4, r0
   4c77c:	cmp	r4, #0
   4c780:	bne	4c610 <fputs@plt+0x3b478>
   4c784:	b	4c634 <fputs@plt+0x3b49c>
   4c788:	ldr	r0, [pc, #92]	; 4c7ec <fputs@plt+0x3b654>
   4c78c:	bl	33174 <fputs@plt+0x21fdc>
   4c790:	mov	r4, r0
   4c794:	b	4c77c <fputs@plt+0x3b5e4>
   4c798:	ldr	r3, [r5, #12]
   4c79c:	ldr	r0, [r3, #72]	; 0x48
   4c7a0:	bl	41ba0 <fputs@plt+0x30a08>
   4c7a4:	mov	r4, r0
   4c7a8:	ldr	r3, [r5, #12]
   4c7ac:	ldr	r2, [r3, #56]	; 0x38
   4c7b0:	mov	r3, #0
   4c7b4:	str	r3, [r2, #32]
   4c7b8:	ldr	r2, [r5, #12]
   4c7bc:	ldr	r2, [r2, #56]	; 0x38
   4c7c0:	str	r3, [r2, #36]	; 0x24
   4c7c4:	ldr	r3, [r5, #12]
   4c7c8:	ldr	r3, [r3, #56]	; 0x38
   4c7cc:	rev	r2, r8
   4c7d0:	str	r2, [r3, #28]
   4c7d4:	mov	r3, #1
   4c7d8:	strb	r3, [r5, #19]
   4c7dc:	str	r8, [r5, #44]	; 0x2c
   4c7e0:	b	4c75c <fputs@plt+0x3b5c4>
   4c7e4:	andeq	sl, r9, r8, lsr r1
   4c7e8:	andeq	lr, r0, r4, asr #16
   4c7ec:	andeq	lr, r0, r9, asr #16
   4c7f0:	push	{r4, lr}
   4c7f4:	mov	r4, r0
   4c7f8:	ldr	r3, [r0, #4]
   4c7fc:	ldr	r2, [r0]
   4c800:	str	r2, [r3, #4]
   4c804:	mov	r1, #0
   4c808:	bl	4c5fc <fputs@plt+0x3b464>
   4c80c:	cmp	r0, #0
   4c810:	popne	{r4, pc}
   4c814:	mov	r1, #0
   4c818:	mov	r0, r4
   4c81c:	bl	45b34 <fputs@plt+0x3499c>
   4c820:	pop	{r4, pc}
   4c824:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c828:	sub	sp, sp, #60	; 0x3c
   4c82c:	ldr	r3, [r0, #24]
   4c830:	ldr	r2, [r3, #4]
   4c834:	ldr	r3, [r3]
   4c838:	str	r3, [r2, #4]
   4c83c:	ldr	r6, [r0, #28]
   4c840:	sub	r3, r6, #5
   4c844:	cmp	r6, #0
   4c848:	cmpne	r3, #1
   4c84c:	bhi	4c928 <fputs@plt+0x3b790>
   4c850:	mov	r8, r1
   4c854:	mov	r5, r0
   4c858:	ldr	r3, [r0, #24]
   4c85c:	ldr	r3, [r3, #4]
   4c860:	ldr	r2, [r3]
   4c864:	str	r2, [sp, #12]
   4c868:	ldr	r0, [r0, #4]
   4c86c:	ldr	r2, [r0, #4]
   4c870:	ldr	r2, [r2]
   4c874:	str	r2, [sp, #20]
   4c878:	ldr	r2, [r5]
   4c87c:	cmp	r2, #0
   4c880:	beq	4c890 <fputs@plt+0x3b6f8>
   4c884:	ldrb	r3, [r3, #20]
   4c888:	cmp	r3, #2
   4c88c:	beq	4c974 <fputs@plt+0x3b7dc>
   4c890:	ldr	r3, [r5, #12]
   4c894:	str	r3, [sp, #16]
   4c898:	cmp	r3, #0
   4c89c:	beq	4c934 <fputs@plt+0x3b79c>
   4c8a0:	ldr	r0, [r5, #24]
   4c8a4:	ldrb	r3, [r0, #8]
   4c8a8:	cmp	r3, #0
   4c8ac:	beq	4c95c <fputs@plt+0x3b7c4>
   4c8b0:	mov	r6, #0
   4c8b4:	str	r6, [sp, #16]
   4c8b8:	ldr	r3, [r5, #24]
   4c8bc:	ldr	r2, [r3, #4]
   4c8c0:	ldr	r0, [r2, #32]
   4c8c4:	str	r0, [sp, #32]
   4c8c8:	ldr	r3, [r5, #4]
   4c8cc:	ldr	r3, [r3, #4]
   4c8d0:	ldr	ip, [r3, #32]
   4c8d4:	str	ip, [sp, #24]
   4c8d8:	ldr	r3, [r3]
   4c8dc:	ldrb	r1, [r3, #5]
   4c8e0:	str	r1, [sp, #36]	; 0x24
   4c8e4:	clz	r3, r6
   4c8e8:	lsr	r3, r3, #5
   4c8ec:	cmp	r1, #5
   4c8f0:	movne	r1, #0
   4c8f4:	moveq	r1, #1
   4c8f8:	cmp	ip, r0
   4c8fc:	moveq	r1, #0
   4c900:	tst	r3, r1
   4c904:	movne	r6, #8
   4c908:	beq	4c984 <fputs@plt+0x3b7ec>
   4c90c:	ldr	r3, [sp, #16]
   4c910:	cmp	r3, #0
   4c914:	bne	4ca90 <fputs@plt+0x3b8f8>
   4c918:	ldr	r3, [pc, #1384]	; 4ce88 <fputs@plt+0x3bcf0>
   4c91c:	cmp	r6, r3
   4c920:	moveq	r6, #7
   4c924:	str	r6, [r5, #28]
   4c928:	mov	r0, r6
   4c92c:	add	sp, sp, #60	; 0x3c
   4c930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c934:	mov	r1, #2
   4c938:	bl	45f84 <fputs@plt+0x34dec>
   4c93c:	subs	r6, r0, #0
   4c940:	bne	4c8b8 <fputs@plt+0x3b720>
   4c944:	mov	r1, #1
   4c948:	str	r1, [r5, #12]
   4c94c:	add	r2, r5, #8
   4c950:	ldr	r0, [r5, #4]
   4c954:	bl	1f59c <fputs@plt+0xe404>
   4c958:	b	4c8a0 <fputs@plt+0x3b708>
   4c95c:	mov	r1, #0
   4c960:	bl	45f84 <fputs@plt+0x34dec>
   4c964:	mov	r6, r0
   4c968:	mov	r3, #1
   4c96c:	str	r3, [sp, #16]
   4c970:	b	4c8b8 <fputs@plt+0x3b720>
   4c974:	mov	r3, #0
   4c978:	str	r3, [sp, #16]
   4c97c:	mov	r6, #5
   4c980:	b	4c8b8 <fputs@plt+0x3b720>
   4c984:	ldr	r9, [r2, #44]	; 0x2c
   4c988:	str	r9, [sp, #40]	; 0x28
   4c98c:	lsr	fp, r8, #31
   4c990:	cmp	r8, #0
   4c994:	beq	4ca50 <fputs@plt+0x3b8b8>
   4c998:	ldr	r4, [r5, #16]
   4c99c:	cmp	r4, r9
   4c9a0:	movhi	r3, #0
   4c9a4:	andls	r3, r3, #1
   4c9a8:	cmp	r3, #0
   4c9ac:	beq	4ca50 <fputs@plt+0x3b8b8>
   4c9b0:	mov	r7, #0
   4c9b4:	ldr	sl, [pc, #1232]	; 4ce8c <fputs@plt+0x3bcf4>
   4c9b8:	b	4c9ec <fputs@plt+0x3b854>
   4c9bc:	ldr	r4, [r5, #16]
   4c9c0:	add	r4, r4, #1
   4c9c4:	str	r4, [r5, #16]
   4c9c8:	add	r7, r7, #1
   4c9cc:	cmp	r8, r7
   4c9d0:	movle	r3, fp
   4c9d4:	orrgt	r3, fp, #1
   4c9d8:	cmp	r3, #0
   4c9dc:	beq	4ca50 <fputs@plt+0x3b8b8>
   4c9e0:	cmp	r4, r9
   4c9e4:	cmpls	r6, #0
   4c9e8:	bne	4ca50 <fputs@plt+0x3b8b8>
   4c9ec:	ldr	r3, [r5, #24]
   4c9f0:	ldr	r3, [r3, #4]
   4c9f4:	ldr	r1, [r3, #32]
   4c9f8:	ldr	r0, [sl, #608]	; 0x260
   4c9fc:	bl	7db00 <fputs@plt+0x6c968>
   4ca00:	add	r0, r0, #1
   4ca04:	cmp	r0, r4
   4ca08:	beq	4c9bc <fputs@plt+0x3b824>
   4ca0c:	mov	r3, #2
   4ca10:	add	r2, sp, #48	; 0x30
   4ca14:	mov	r1, r4
   4ca18:	ldr	r0, [sp, #12]
   4ca1c:	bl	44090 <fputs@plt+0x32ef8>
   4ca20:	subs	r6, r0, #0
   4ca24:	bne	4c9bc <fputs@plt+0x3b824>
   4ca28:	mov	r3, #0
   4ca2c:	ldr	r2, [sp, #48]	; 0x30
   4ca30:	ldr	r2, [r2, #4]
   4ca34:	mov	r1, r4
   4ca38:	mov	r0, r5
   4ca3c:	bl	41c14 <fputs@plt+0x30a7c>
   4ca40:	mov	r6, r0
   4ca44:	ldr	r0, [sp, #48]	; 0x30
   4ca48:	bl	448e0 <fputs@plt+0x33748>
   4ca4c:	b	4c9bc <fputs@plt+0x3b824>
   4ca50:	cmp	r6, #0
   4ca54:	bne	4cad0 <fputs@plt+0x3b938>
   4ca58:	str	r9, [r5, #36]	; 0x24
   4ca5c:	ldr	r2, [r5, #16]
   4ca60:	rsb	r3, r2, #1
   4ca64:	add	r3, r3, r9
   4ca68:	str	r3, [r5, #32]
   4ca6c:	cmp	r2, r9
   4ca70:	bhi	4cad8 <fputs@plt+0x3b940>
   4ca74:	ldr	r3, [r5, #40]	; 0x28
   4ca78:	cmp	r3, #0
   4ca7c:	beq	4caac <fputs@plt+0x3b914>
   4ca80:	ldr	r3, [sp, #16]
   4ca84:	cmp	r3, #0
   4ca88:	moveq	r6, r3
   4ca8c:	beq	4c924 <fputs@plt+0x3b78c>
   4ca90:	mov	r1, #0
   4ca94:	ldr	r0, [r5, #24]
   4ca98:	bl	4c5fc <fputs@plt+0x3b464>
   4ca9c:	mov	r1, #0
   4caa0:	ldr	r0, [r5, #24]
   4caa4:	bl	45b34 <fputs@plt+0x3499c>
   4caa8:	b	4c918 <fputs@plt+0x3b780>
   4caac:	ldr	r3, [r5, #24]
   4cab0:	ldr	r3, [r3, #4]
   4cab4:	ldr	r3, [r3]
   4cab8:	ldr	r2, [r3, #96]	; 0x60
   4cabc:	str	r2, [r5, #44]	; 0x2c
   4cac0:	str	r5, [r3, #96]	; 0x60
   4cac4:	mov	r3, #1
   4cac8:	str	r3, [r5, #40]	; 0x28
   4cacc:	b	4ca80 <fputs@plt+0x3b8e8>
   4cad0:	cmp	r6, #101	; 0x65
   4cad4:	bne	4c90c <fputs@plt+0x3b774>
   4cad8:	cmp	r9, #0
   4cadc:	beq	4cafc <fputs@plt+0x3b964>
   4cae0:	ldr	r2, [r5, #8]
   4cae4:	add	r2, r2, #1
   4cae8:	mov	r1, #1
   4caec:	ldr	r0, [r5, #4]
   4caf0:	bl	46680 <fputs@plt+0x354e8>
   4caf4:	mov	r6, r0
   4caf8:	b	4cb38 <fputs@plt+0x3b9a0>
   4cafc:	ldr	r3, [r5, #4]
   4cb00:	ldr	r2, [r3, #4]
   4cb04:	ldr	r1, [r3]
   4cb08:	str	r1, [r2, #4]
   4cb0c:	ldr	r2, [r3, #4]
   4cb10:	mov	r1, #0
   4cb14:	str	r1, [r2, #44]	; 0x2c
   4cb18:	ldr	r0, [r3, #4]
   4cb1c:	bl	45ce4 <fputs@plt+0x34b4c>
   4cb20:	mov	r6, r0
   4cb24:	cmp	r0, #101	; 0x65
   4cb28:	cmpne	r0, #0
   4cb2c:	movne	r3, #1
   4cb30:	strne	r3, [sp, #40]	; 0x28
   4cb34:	beq	4cc00 <fputs@plt+0x3ba68>
   4cb38:	cmp	r6, #0
   4cb3c:	bne	4c90c <fputs@plt+0x3b774>
   4cb40:	ldr	r0, [r5]
   4cb44:	cmp	r0, #0
   4cb48:	beq	4cb50 <fputs@plt+0x3b9b8>
   4cb4c:	bl	24bdc <fputs@plt+0x13a44>
   4cb50:	ldr	r3, [sp, #36]	; 0x24
   4cb54:	cmp	r3, #5
   4cb58:	beq	4cc0c <fputs@plt+0x3ba74>
   4cb5c:	ldr	r0, [sp, #24]
   4cb60:	ldr	r1, [sp, #32]
   4cb64:	cmp	r0, r1
   4cb68:	ble	4cc28 <fputs@plt+0x3ba90>
   4cb6c:	bl	7dd0c <fputs@plt+0x6cb74>
   4cb70:	mov	r1, r0
   4cb74:	ldr	r3, [sp, #40]	; 0x28
   4cb78:	add	r0, r0, r3
   4cb7c:	sub	r0, r0, #1
   4cb80:	bl	7dd0c <fputs@plt+0x6cb74>
   4cb84:	mov	r8, r0
   4cb88:	ldr	r3, [r5, #4]
   4cb8c:	ldr	r3, [r3, #4]
   4cb90:	ldr	r1, [r3, #32]
   4cb94:	ldr	r3, [pc, #752]	; 4ce8c <fputs@plt+0x3bcf4>
   4cb98:	ldr	r0, [r3, #608]	; 0x260
   4cb9c:	bl	7db00 <fputs@plt+0x6c968>
   4cba0:	add	r0, r0, #1
   4cba4:	cmp	r8, r0
   4cba8:	subeq	r8, r8, #1
   4cbac:	ldr	ip, [sp, #32]
   4cbb0:	mov	sl, ip
   4cbb4:	asr	fp, ip, #31
   4cbb8:	ldr	r2, [sp, #40]	; 0x28
   4cbbc:	asr	r1, r2, #31
   4cbc0:	mul	r3, r2, fp
   4cbc4:	mla	r3, ip, r1, r3
   4cbc8:	umull	r0, r1, r2, ip
   4cbcc:	strd	r0, [sp, #40]	; 0x28
   4cbd0:	add	r3, r3, r1
   4cbd4:	str	r3, [sp, #44]	; 0x2c
   4cbd8:	ldr	r3, [sp, #20]
   4cbdc:	ldr	r2, [r3, #64]	; 0x40
   4cbe0:	str	r2, [sp, #36]	; 0x24
   4cbe4:	ldr	r7, [r3, #28]
   4cbe8:	mov	r4, r8
   4cbec:	cmp	r8, r7
   4cbf0:	ldrls	r8, [pc, #660]	; 4ce8c <fputs@plt+0x3bcf4>
   4cbf4:	movls	r9, #0
   4cbf8:	bls	4cc6c <fputs@plt+0x3bad4>
   4cbfc:	b	4ccc8 <fputs@plt+0x3bb30>
   4cc00:	mov	r3, #1
   4cc04:	str	r3, [sp, #40]	; 0x28
   4cc08:	b	4cae0 <fputs@plt+0x3b948>
   4cc0c:	mov	r1, #2
   4cc10:	ldr	r0, [r5, #4]
   4cc14:	bl	466c8 <fputs@plt+0x35530>
   4cc18:	cmp	r0, #0
   4cc1c:	beq	4cb5c <fputs@plt+0x3b9c4>
   4cc20:	mov	r6, r0
   4cc24:	b	4c90c <fputs@plt+0x3b774>
   4cc28:	ldr	r1, [sp, #24]
   4cc2c:	ldr	r0, [sp, #32]
   4cc30:	bl	7dd0c <fputs@plt+0x6cb74>
   4cc34:	ldr	r3, [sp, #40]	; 0x28
   4cc38:	mul	r0, r3, r0
   4cc3c:	ldr	r3, [sp, #20]
   4cc40:	str	r0, [r3, #28]
   4cc44:	mov	r2, #0
   4cc48:	mov	r1, r2
   4cc4c:	mov	r0, r3
   4cc50:	bl	4c23c <fputs@plt+0x3b0a4>
   4cc54:	mov	r6, r0
   4cc58:	b	4cde8 <fputs@plt+0x3bc50>
   4cc5c:	add	r4, r4, #1
   4cc60:	cmp	r4, r7
   4cc64:	cmpls	r6, #0
   4cc68:	bne	4ccc0 <fputs@plt+0x3bb28>
   4cc6c:	ldr	r3, [r5, #4]
   4cc70:	ldr	r3, [r3, #4]
   4cc74:	ldr	r1, [r3, #32]
   4cc78:	ldr	r0, [r8, #608]	; 0x260
   4cc7c:	bl	7db00 <fputs@plt+0x6c968>
   4cc80:	add	r0, r0, #1
   4cc84:	cmp	r4, r0
   4cc88:	beq	4cc5c <fputs@plt+0x3bac4>
   4cc8c:	mov	r3, r9
   4cc90:	add	r2, sp, #48	; 0x30
   4cc94:	mov	r1, r4
   4cc98:	ldr	r0, [sp, #20]
   4cc9c:	bl	44090 <fputs@plt+0x32ef8>
   4cca0:	subs	r6, r0, #0
   4cca4:	bne	4cc5c <fputs@plt+0x3bac4>
   4cca8:	ldr	r0, [sp, #48]	; 0x30
   4ccac:	bl	41ba0 <fputs@plt+0x30a08>
   4ccb0:	mov	r6, r0
   4ccb4:	ldr	r0, [sp, #48]	; 0x30
   4ccb8:	bl	448e0 <fputs@plt+0x33748>
   4ccbc:	b	4cc5c <fputs@plt+0x3bac4>
   4ccc0:	cmp	r6, #0
   4ccc4:	bne	4cde8 <fputs@plt+0x3bc50>
   4ccc8:	mov	r2, #1
   4cccc:	mov	r1, #0
   4ccd0:	ldr	r0, [sp, #20]
   4ccd4:	bl	4c23c <fputs@plt+0x3b0a4>
   4ccd8:	mov	r6, r0
   4ccdc:	ldr	r3, [pc, #424]	; 4ce8c <fputs@plt+0x3bcf4>
   4cce0:	ldr	r3, [r3, #608]	; 0x260
   4cce4:	ldr	r2, [sp, #24]
   4cce8:	add	r2, r3, r2
   4ccec:	mov	r0, r2
   4ccf0:	asr	r1, r2, #31
   4ccf4:	strd	r0, [sp, #24]
   4ccf8:	ldrd	r8, [sp, #40]	; 0x28
   4ccfc:	cmp	r8, r2
   4cd00:	sbcs	r2, r9, r1
   4cd04:	strdlt	r8, [sp, #24]
   4cd08:	ldr	r2, [sp, #32]
   4cd0c:	add	r3, r3, r2
   4cd10:	mov	r8, r3
   4cd14:	asr	r9, r3, #31
   4cd18:	ldrd	r2, [sp, #24]
   4cd1c:	cmp	r8, r2
   4cd20:	sbcs	r3, r9, r3
   4cd24:	movlt	r3, #1
   4cd28:	movge	r3, #0
   4cd2c:	cmp	r6, #0
   4cd30:	movne	r3, #0
   4cd34:	andeq	r3, r3, #1
   4cd38:	cmp	r3, #0
   4cd3c:	beq	4ce28 <fputs@plt+0x3bc90>
   4cd40:	mov	r4, #0
   4cd44:	mov	r6, r5
   4cd48:	b	4cda0 <fputs@plt+0x3bc08>
   4cd4c:	ldr	r3, [sp, #48]	; 0x30
   4cd50:	ldr	r1, [r3, #4]
   4cd54:	strd	r8, [sp]
   4cd58:	ldr	r2, [sp, #32]
   4cd5c:	ldr	r0, [sp, #36]	; 0x24
   4cd60:	bl	1371c <fputs@plt+0x2584>
   4cd64:	mov	r5, r0
   4cd68:	ldr	r0, [sp, #48]	; 0x30
   4cd6c:	bl	448e0 <fputs@plt+0x33748>
   4cd70:	adds	r8, r8, sl
   4cd74:	adc	r9, r9, fp
   4cd78:	ldrd	r2, [sp, #24]
   4cd7c:	cmp	r8, r2
   4cd80:	sbcs	r3, r9, r3
   4cd84:	movlt	r3, #1
   4cd88:	movge	r3, #0
   4cd8c:	cmp	r5, #0
   4cd90:	movne	r3, #0
   4cd94:	andeq	r3, r3, #1
   4cd98:	cmp	r3, #0
   4cd9c:	beq	4ce1c <fputs@plt+0x3bc84>
   4cda0:	str	r4, [sp, #48]	; 0x30
   4cda4:	mov	r2, sl
   4cda8:	mov	r3, fp
   4cdac:	mov	r0, r8
   4cdb0:	mov	r1, r9
   4cdb4:	bl	7e304 <fputs@plt+0x6d16c>
   4cdb8:	mov	r3, r4
   4cdbc:	add	r2, sp, #48	; 0x30
   4cdc0:	add	r1, r0, #1
   4cdc4:	ldr	r0, [sp, #12]
   4cdc8:	bl	44090 <fputs@plt+0x32ef8>
   4cdcc:	subs	r5, r0, #0
   4cdd0:	beq	4cd4c <fputs@plt+0x3bbb4>
   4cdd4:	mov	r3, r6
   4cdd8:	mov	r6, r5
   4cddc:	mov	r5, r3
   4cde0:	ldr	r0, [sp, #48]	; 0x30
   4cde4:	bl	448e0 <fputs@plt+0x33748>
   4cde8:	cmp	r6, #0
   4cdec:	bne	4c90c <fputs@plt+0x3b774>
   4cdf0:	mov	r1, #0
   4cdf4:	ldr	r0, [r5, #4]
   4cdf8:	bl	45b34 <fputs@plt+0x3499c>
   4cdfc:	subs	r6, r0, #0
   4ce00:	bne	4c90c <fputs@plt+0x3b774>
   4ce04:	ldr	r3, [sp, #16]
   4ce08:	cmp	r3, #0
   4ce0c:	moveq	r6, #101	; 0x65
   4ce10:	beq	4c924 <fputs@plt+0x3b78c>
   4ce14:	mov	r6, #101	; 0x65
   4ce18:	b	4ca90 <fputs@plt+0x3b8f8>
   4ce1c:	mov	r3, r6
   4ce20:	mov	r6, r5
   4ce24:	mov	r5, r3
   4ce28:	cmp	r6, #0
   4ce2c:	bne	4c90c <fputs@plt+0x3b774>
   4ce30:	add	r1, sp, #48	; 0x30
   4ce34:	ldr	r0, [sp, #36]	; 0x24
   4ce38:	bl	13768 <fputs@plt+0x25d0>
   4ce3c:	subs	r6, r0, #0
   4ce40:	bne	4c90c <fputs@plt+0x3b774>
   4ce44:	ldrd	r2, [sp, #48]	; 0x30
   4ce48:	ldrd	r0, [sp, #40]	; 0x28
   4ce4c:	cmp	r0, r2
   4ce50:	sbcs	r3, r1, r3
   4ce54:	blt	4ce6c <fputs@plt+0x3bcd4>
   4ce58:	mov	r1, #0
   4ce5c:	ldr	r0, [sp, #20]
   4ce60:	bl	16434 <fputs@plt+0x529c>
   4ce64:	mov	r6, r0
   4ce68:	b	4cde8 <fputs@plt+0x3bc50>
   4ce6c:	mov	r2, r0
   4ce70:	mov	r3, r1
   4ce74:	ldr	r0, [sp, #36]	; 0x24
   4ce78:	bl	13740 <fputs@plt+0x25a8>
   4ce7c:	subs	r6, r0, #0
   4ce80:	beq	4ce58 <fputs@plt+0x3bcc0>
   4ce84:	b	4c90c <fputs@plt+0x3b774>
   4ce88:	andeq	r0, r0, sl, lsl #24
   4ce8c:	andeq	sl, r9, r8, lsr r1
   4ce90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ce94:	sub	sp, sp, #228	; 0xe4
   4ce98:	str	r1, [sp, #20]
   4ce9c:	str	r2, [sp, #24]
   4cea0:	str	r3, [sp, #28]
   4cea4:	mov	r3, #0
   4cea8:	str	r3, [sp, #220]	; 0xdc
   4ceac:	ldrb	r3, [r0, #46]	; 0x2e
   4ceb0:	cmp	r3, #0
   4ceb4:	movne	r3, #8
   4ceb8:	strne	r3, [sp, #16]
   4cebc:	beq	4cecc <fputs@plt+0x3bd34>
   4cec0:	ldr	r0, [sp, #16]
   4cec4:	add	sp, sp, #228	; 0xe4
   4cec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cecc:	mov	fp, r0
   4ced0:	mov	r2, #1
   4ced4:	mov	r1, r2
   4ced8:	bl	16610 <fputs@plt+0x5478>
   4cedc:	subs	r3, r0, #0
   4cee0:	str	r3, [sp, #16]
   4cee4:	bne	4cec0 <fputs@plt+0x3bd28>
   4cee8:	mov	r3, #1
   4ceec:	strb	r3, [fp, #45]	; 0x2d
   4cef0:	ldr	r3, [sp, #20]
   4cef4:	cmp	r3, #0
   4cef8:	bne	4cf50 <fputs@plt+0x3bdb8>
   4cefc:	ldr	r3, [sp, #20]
   4cf00:	str	r3, [sp, #36]	; 0x24
   4cf04:	add	r1, sp, #220	; 0xdc
   4cf08:	mov	r0, fp
   4cf0c:	bl	3fb38 <fputs@plt+0x2e9a0>
   4cf10:	mov	r7, r0
   4cf14:	ldr	r3, [sp, #220]	; 0xdc
   4cf18:	cmp	r3, #0
   4cf1c:	bne	4cfa8 <fputs@plt+0x3be10>
   4cf20:	cmp	r0, #0
   4cf24:	beq	4cff4 <fputs@plt+0x3be5c>
   4cf28:	mov	r0, fp
   4cf2c:	bl	16754 <fputs@plt+0x55bc>
   4cf30:	mov	r2, #1
   4cf34:	mov	r1, r2
   4cf38:	mov	r0, fp
   4cf3c:	bl	16638 <fputs@plt+0x54a0>
   4cf40:	mov	r3, #0
   4cf44:	strb	r3, [fp, #45]	; 0x2d
   4cf48:	str	r7, [sp, #16]
   4cf4c:	b	4cec0 <fputs@plt+0x3bd28>
   4cf50:	mov	r3, #1
   4cf54:	str	r3, [sp]
   4cf58:	mov	r3, #0
   4cf5c:	ldr	r2, [sp, #28]
   4cf60:	ldr	r1, [sp, #24]
   4cf64:	mov	r0, fp
   4cf68:	bl	16658 <fputs@plt+0x54c0>
   4cf6c:	subs	r7, r0, #0
   4cf70:	bne	4cf88 <fputs@plt+0x3bdf0>
   4cf74:	mov	r3, #1
   4cf78:	strb	r3, [fp, #44]	; 0x2c
   4cf7c:	ldr	r3, [sp, #20]
   4cf80:	str	r3, [sp, #36]	; 0x24
   4cf84:	b	4cf04 <fputs@plt+0x3bd6c>
   4cf88:	cmp	r7, #5
   4cf8c:	beq	4d72c <fputs@plt+0x3c594>
   4cf90:	ldr	r3, [sp, #20]
   4cf94:	str	r3, [sp, #36]	; 0x24
   4cf98:	ldr	r3, [sp, #220]	; 0xdc
   4cf9c:	cmp	r3, #0
   4cfa0:	bne	4cfc4 <fputs@plt+0x3be2c>
   4cfa4:	b	4cf28 <fputs@plt+0x3bd90>
   4cfa8:	ldr	r0, [fp, #4]
   4cfac:	ldr	r3, [r0]
   4cfb0:	ldr	r3, [r3]
   4cfb4:	cmp	r3, #2
   4cfb8:	bgt	4cfd8 <fputs@plt+0x3be40>
   4cfbc:	cmp	r7, #0
   4cfc0:	beq	4cff4 <fputs@plt+0x3be5c>
   4cfc4:	mov	r2, #48	; 0x30
   4cfc8:	mov	r1, #0
   4cfcc:	add	r0, fp, #52	; 0x34
   4cfd0:	bl	10f64 <memset@plt>
   4cfd4:	b	4d7b0 <fputs@plt+0x3c618>
   4cfd8:	mov	r3, #0
   4cfdc:	str	r3, [sp]
   4cfe0:	mov	r2, #0
   4cfe4:	mov	r3, #0
   4cfe8:	bl	137cc <fputs@plt+0x2634>
   4cfec:	cmp	r7, #0
   4cff0:	bne	4cf98 <fputs@plt+0x3be00>
   4cff4:	ldr	r3, [fp, #68]	; 0x44
   4cff8:	str	r3, [sp, #52]	; 0x34
   4cffc:	cmp	r3, #0
   4d000:	beq	4d740 <fputs@plt+0x3c5a8>
   4d004:	ldrh	r3, [fp, #66]	; 0x42
   4d008:	lsl	r2, r3, #16
   4d00c:	and	r2, r2, #65536	; 0x10000
   4d010:	and	r3, r3, #65024	; 0xfe00
   4d014:	orr	r3, r2, r3
   4d018:	mov	r2, r3
   4d01c:	str	r3, [sp, #80]	; 0x50
   4d020:	ldr	r3, [sp, #268]	; 0x10c
   4d024:	cmp	r3, r2
   4d028:	beq	4d03c <fputs@plt+0x3bea4>
   4d02c:	ldr	r0, [pc, #2220]	; 4d8e0 <fputs@plt+0x3c748>
   4d030:	bl	33174 <fputs@plt+0x21fdc>
   4d034:	mov	r7, r0
   4d038:	b	4d768 <fputs@plt+0x3c5d0>
   4d03c:	ldr	r3, [fp, #32]
   4d040:	ldr	r3, [r3]
   4d044:	str	r3, [sp, #84]	; 0x54
   4d048:	ldr	r3, [r3, #96]	; 0x60
   4d04c:	ldr	r2, [sp, #52]	; 0x34
   4d050:	cmp	r2, r3
   4d054:	bls	4d6ac <fputs@plt+0x3c514>
   4d058:	mov	r6, r2
   4d05c:	add	r5, r2, #33	; 0x21
   4d060:	lsr	r5, r5, #12
   4d064:	add	r3, r5, r5, lsl #2
   4d068:	add	r4, r2, #14
   4d06c:	add	r4, r4, r3, lsl #1
   4d070:	lsl	r4, r4, #1
   4d074:	mov	r0, r4
   4d078:	asr	r1, r4, #31
   4d07c:	bl	29014 <fputs@plt+0x17e7c>
   4d080:	subs	r3, r0, #0
   4d084:	str	r3, [sp, #40]	; 0x28
   4d088:	moveq	r7, #7
   4d08c:	beq	4d7a4 <fputs@plt+0x3c60c>
   4d090:	add	r2, r5, #1
   4d094:	mov	r5, r2
   4d098:	str	r2, [sp, #68]	; 0x44
   4d09c:	mov	r2, r4
   4d0a0:	mov	r1, #0
   4d0a4:	mov	r4, r3
   4d0a8:	mov	r0, r3
   4d0ac:	bl	10f64 <memset@plt>
   4d0b0:	mov	r3, r4
   4d0b4:	str	r5, [r3, #4]
   4d0b8:	cmp	r6, #4096	; 0x1000
   4d0bc:	movcc	r0, r6
   4d0c0:	movcs	r0, #4096	; 0x1000
   4d0c4:	lsl	r0, r0, #1
   4d0c8:	mov	r1, #0
   4d0cc:	bl	29014 <fputs@plt+0x17e7c>
   4d0d0:	subs	r6, r0, #0
   4d0d4:	beq	4d860 <fputs@plt+0x3c6c8>
   4d0d8:	cmp	r5, #0
   4d0dc:	ble	4d310 <fputs@plt+0x3c178>
   4d0e0:	str	r4, [sp, #72]	; 0x48
   4d0e4:	ldr	r3, [sp, #16]
   4d0e8:	str	r3, [sp, #44]	; 0x2c
   4d0ec:	add	sl, sp, #112	; 0x70
   4d0f0:	str	fp, [sp, #48]	; 0x30
   4d0f4:	b	4d214 <fputs@plt+0x3c07c>
   4d0f8:	str	r6, [sp, #4]
   4d0fc:	str	r8, [sp]
   4d100:	mov	r3, r9
   4d104:	ldr	r2, [sl, r4, lsl #3]
   4d108:	ldr	r1, [r5, #4]
   4d10c:	ldr	r0, [sp, #12]
   4d110:	bl	1c708 <fputs@plt+0xb570>
   4d114:	add	r4, r4, #1
   4d118:	add	r5, r5, #8
   4d11c:	asr	r3, r7, r4
   4d120:	tst	r3, #1
   4d124:	bne	4d0f8 <fputs@plt+0x3bf60>
   4d128:	add	fp, fp, #2
   4d12c:	ldr	r2, [sp, #104]	; 0x68
   4d130:	add	r3, sp, #224	; 0xe0
   4d134:	add	r3, r3, r4, lsl #3
   4d138:	str	r2, [r3, #-108]	; 0xffffff94
   4d13c:	ldr	r2, [sp, #100]	; 0x64
   4d140:	str	r2, [r3, #-112]	; 0xffffff90
   4d144:	add	r7, r7, #1
   4d148:	ldr	r3, [sp, #32]
   4d14c:	cmp	r3, r7
   4d150:	beq	4d178 <fputs@plt+0x3bfe0>
   4d154:	mov	r3, #1
   4d158:	str	r3, [sp, #100]	; 0x64
   4d15c:	str	fp, [sp, #104]	; 0x68
   4d160:	tst	r7, #1
   4d164:	moveq	r4, #0
   4d168:	beq	4d128 <fputs@plt+0x3bf90>
   4d16c:	add	r5, sp, #112	; 0x70
   4d170:	mov	r4, #0
   4d174:	b	4d0f8 <fputs@plt+0x3bf60>
   4d178:	add	r5, r4, #1
   4d17c:	cmp	r5, #12
   4d180:	bhi	4d1d0 <fputs@plt+0x3c038>
   4d184:	add	r4, sl, r4, lsl #3
   4d188:	add	r7, sp, #100	; 0x64
   4d18c:	ldr	r8, [sp, #56]	; 0x38
   4d190:	b	4d1a4 <fputs@plt+0x3c00c>
   4d194:	add	r5, r5, #1
   4d198:	add	r4, r4, #8
   4d19c:	cmp	r5, #13
   4d1a0:	beq	4d1d0 <fputs@plt+0x3c038>
   4d1a4:	asr	r3, r8, r5
   4d1a8:	tst	r3, #1
   4d1ac:	beq	4d194 <fputs@plt+0x3bffc>
   4d1b0:	str	r6, [sp, #4]
   4d1b4:	str	r7, [sp]
   4d1b8:	add	r3, sp, #104	; 0x68
   4d1bc:	ldr	r2, [r4, #8]
   4d1c0:	ldr	r1, [r4, #12]
   4d1c4:	ldr	r0, [sp, #12]
   4d1c8:	bl	1c708 <fputs@plt+0xb570>
   4d1cc:	b	4d194 <fputs@plt+0x3bffc>
   4d1d0:	ldr	r3, [sp, #100]	; 0x64
   4d1d4:	ldr	r2, [sp, #92]	; 0x5c
   4d1d8:	ldr	r1, [sp, #72]	; 0x48
   4d1dc:	str	r2, [r1, #24]
   4d1e0:	str	r3, [r1, #20]
   4d1e4:	ldr	r3, [sp, #64]	; 0x40
   4d1e8:	str	r3, [r1, #12]
   4d1ec:	ldr	r3, [sp, #96]	; 0x60
   4d1f0:	str	r3, [r1, #16]
   4d1f4:	ldr	r3, [sp, #44]	; 0x2c
   4d1f8:	add	r3, r3, #1
   4d1fc:	str	r3, [sp, #44]	; 0x2c
   4d200:	add	r2, r1, #20
   4d204:	str	r2, [sp, #72]	; 0x48
   4d208:	ldr	r2, [sp, #68]	; 0x44
   4d20c:	cmp	r2, r3
   4d210:	ble	4d30c <fputs@plt+0x3c174>
   4d214:	add	r3, sp, #92	; 0x5c
   4d218:	str	r3, [sp]
   4d21c:	add	r3, sp, #96	; 0x60
   4d220:	add	r2, sp, #88	; 0x58
   4d224:	ldr	r4, [sp, #44]	; 0x2c
   4d228:	mov	r1, r4
   4d22c:	ldr	r0, [sp, #48]	; 0x30
   4d230:	bl	3f7a8 <fputs@plt+0x2e610>
   4d234:	subs	r7, r0, #0
   4d238:	bne	4d868 <fputs@plt+0x3c6d0>
   4d23c:	ldr	r3, [sp, #96]	; 0x60
   4d240:	add	r3, r3, #4
   4d244:	str	r3, [sp, #12]
   4d248:	str	r3, [sp, #96]	; 0x60
   4d24c:	add	r3, r4, #1
   4d250:	ldr	r2, [sp, #68]	; 0x44
   4d254:	cmp	r2, r3
   4d258:	ldreq	r3, [sp, #92]	; 0x5c
   4d25c:	ldreq	r2, [sp, #52]	; 0x34
   4d260:	subeq	r3, r2, r3
   4d264:	ldrne	r3, [sp, #88]	; 0x58
   4d268:	ldrne	r2, [sp, #12]
   4d26c:	subne	r3, r3, r2
   4d270:	asrne	r3, r3, #2
   4d274:	str	r3, [sp, #56]	; 0x38
   4d278:	ldr	r2, [sp, #92]	; 0x5c
   4d27c:	ldr	r1, [sp, #40]	; 0x28
   4d280:	ldr	r3, [r1, #4]
   4d284:	add	r3, r3, r3, lsl #2
   4d288:	lsl	r3, r3, #2
   4d28c:	add	r3, r3, #8
   4d290:	add	r3, r3, r2, lsl #1
   4d294:	add	r3, r1, r3
   4d298:	str	r3, [sp, #64]	; 0x40
   4d29c:	add	r2, r2, #1
   4d2a0:	str	r2, [sp, #92]	; 0x5c
   4d2a4:	ldr	r2, [sp, #56]	; 0x38
   4d2a8:	cmp	r2, #0
   4d2ac:	ble	4d7fc <fputs@plt+0x3c664>
   4d2b0:	sub	r3, r3, #2
   4d2b4:	mov	r9, r7
   4d2b8:	strh	r9, [r3, #2]!
   4d2bc:	add	r9, r9, #1
   4d2c0:	cmp	r9, r2
   4d2c4:	bne	4d2b8 <fputs@plt+0x3c120>
   4d2c8:	ldr	r3, [sp, #96]	; 0x60
   4d2cc:	str	r3, [sp, #12]
   4d2d0:	mov	r2, #104	; 0x68
   4d2d4:	mov	r1, #0
   4d2d8:	mov	r0, sl
   4d2dc:	bl	10f64 <memset@plt>
   4d2e0:	mov	r3, #1
   4d2e4:	str	r3, [sp, #100]	; 0x64
   4d2e8:	add	r3, sp, #224	; 0xe0
   4d2ec:	ldr	r2, [sp, #64]	; 0x40
   4d2f0:	str	r2, [r3, #-120]!	; 0xffffff88
   4d2f4:	add	fp, r2, #2
   4d2f8:	mov	r4, #0
   4d2fc:	add	r8, sp, #100	; 0x64
   4d300:	str	r9, [sp, #32]
   4d304:	mov	r9, r3
   4d308:	b	4d12c <fputs@plt+0x3bf94>
   4d30c:	ldr	fp, [sp, #48]	; 0x30
   4d310:	mov	r0, r6
   4d314:	bl	1fb70 <fputs@plt+0xe9d8>
   4d318:	ldr	r3, [fp, #68]	; 0x44
   4d31c:	ldr	r2, [fp, #72]	; 0x48
   4d320:	str	r2, [sp, #44]	; 0x2c
   4d324:	ldr	r7, [sp, #16]
   4d328:	mov	r4, #1
   4d32c:	mov	r8, r4
   4d330:	mov	r9, #0
   4d334:	mov	sl, r3
   4d338:	str	fp, [sp, #32]
   4d33c:	ldr	fp, [sp, #84]	; 0x54
   4d340:	b	4d360 <fputs@plt+0x3c1c8>
   4d344:	cmp	r7, #5
   4d348:	bne	4d724 <fputs@plt+0x3c58c>
   4d34c:	mov	sl, r5
   4d350:	str	r9, [sp, #24]
   4d354:	add	r4, r4, #1
   4d358:	cmp	r4, #5
   4d35c:	beq	4d3b8 <fputs@plt+0x3c220>
   4d360:	add	r6, fp, r4, lsl #2
   4d364:	ldr	r5, [r6, #100]	; 0x64
   4d368:	cmp	r5, sl
   4d36c:	bcs	4d354 <fputs@plt+0x3c1bc>
   4d370:	add	r3, r4, #3
   4d374:	str	r8, [sp]
   4d378:	str	r3, [sp, #12]
   4d37c:	ldr	r2, [sp, #28]
   4d380:	ldr	r1, [sp, #24]
   4d384:	ldr	r0, [sp, #32]
   4d388:	bl	16658 <fputs@plt+0x54c0>
   4d38c:	subs	r7, r0, #0
   4d390:	bne	4d344 <fputs@plt+0x3c1ac>
   4d394:	cmp	r4, #1
   4d398:	moveq	r3, sl
   4d39c:	mvnne	r3, #0
   4d3a0:	str	r3, [r6, #100]	; 0x64
   4d3a4:	mov	r2, r8
   4d3a8:	ldr	r1, [sp, #12]
   4d3ac:	ldr	r0, [sp, #32]
   4d3b0:	bl	16638 <fputs@plt+0x54a0>
   4d3b4:	b	4d354 <fputs@plt+0x3c1bc>
   4d3b8:	str	sl, [sp, #12]
   4d3bc:	ldr	fp, [sp, #32]
   4d3c0:	ldr	r3, [sp, #84]	; 0x54
   4d3c4:	ldr	r3, [r3, #96]	; 0x60
   4d3c8:	cmp	r3, sl
   4d3cc:	bcc	4d3e4 <fputs@plt+0x3c24c>
   4d3d0:	ldr	r3, [sp, #16]
   4d3d4:	cmp	r7, #5
   4d3d8:	movne	r3, r7
   4d3dc:	str	r3, [sp, #16]
   4d3e0:	b	4d6b4 <fputs@plt+0x3c51c>
   4d3e4:	mov	r3, #1
   4d3e8:	str	r3, [sp]
   4d3ec:	mov	r3, #3
   4d3f0:	ldr	r2, [sp, #28]
   4d3f4:	ldr	r1, [sp, #24]
   4d3f8:	mov	r0, fp
   4d3fc:	bl	16658 <fputs@plt+0x54c0>
   4d400:	subs	r7, r0, #0
   4d404:	bne	4d3d0 <fputs@plt+0x3c238>
   4d408:	ldr	r3, [sp, #84]	; 0x54
   4d40c:	ldr	r2, [r3, #96]	; 0x60
   4d410:	str	r2, [sp, #48]	; 0x30
   4d414:	ldr	r2, [sp, #12]
   4d418:	str	r2, [r3, #128]	; 0x80
   4d41c:	ldr	r3, [sp, #264]	; 0x108
   4d420:	cmp	r3, #0
   4d424:	beq	4d450 <fputs@plt+0x3c2b8>
   4d428:	mov	r1, r3
   4d42c:	ldr	r0, [fp, #8]
   4d430:	bl	13754 <fputs@plt+0x25bc>
   4d434:	subs	r7, r0, #0
   4d438:	beq	4d450 <fputs@plt+0x3c2b8>
   4d43c:	mov	r2, #1
   4d440:	mov	r1, #3
   4d444:	mov	r0, fp
   4d448:	bl	16638 <fputs@plt+0x54a0>
   4d44c:	b	4d3d0 <fputs@plt+0x3c238>
   4d450:	ldr	lr, [sp, #80]	; 0x50
   4d454:	asr	r3, lr, #31
   4d458:	mov	r0, lr
   4d45c:	mov	r1, r3
   4d460:	strd	r0, [sp, #56]	; 0x38
   4d464:	ldr	ip, [sp, #44]	; 0x2c
   4d468:	umull	r2, r3, ip, lr
   4d46c:	mov	r0, r1
   4d470:	mla	r3, ip, r0, r3
   4d474:	strd	r2, [sp, #112]	; 0x70
   4d478:	add	r1, sp, #104	; 0x68
   4d47c:	ldr	r0, [fp, #4]
   4d480:	bl	13768 <fputs@plt+0x25d0>
   4d484:	subs	r3, r0, #0
   4d488:	str	r3, [sp, #52]	; 0x34
   4d48c:	ldrne	r7, [sp, #52]	; 0x34
   4d490:	bne	4d43c <fputs@plt+0x3c2a4>
   4d494:	ldrd	r2, [sp, #112]	; 0x70
   4d498:	ldrd	r0, [sp, #104]	; 0x68
   4d49c:	cmp	r0, r2
   4d4a0:	sbcs	r3, r1, r3
   4d4a4:	bge	4d4b8 <fputs@plt+0x3c320>
   4d4a8:	add	r2, sp, #112	; 0x70
   4d4ac:	mov	r1, #5
   4d4b0:	ldr	r0, [fp, #4]
   4d4b4:	bl	13790 <fputs@plt+0x25f8>
   4d4b8:	mov	sl, #0
   4d4bc:	ldr	r3, [sp, #80]	; 0x50
   4d4c0:	add	r3, r3, #24
   4d4c4:	str	r3, [sp, #68]	; 0x44
   4d4c8:	mov	r2, r3
   4d4cc:	asr	r3, r3, #31
   4d4d0:	strd	r2, [sp, #72]	; 0x48
   4d4d4:	str	fp, [sp, #32]
   4d4d8:	ldr	fp, [sp, #40]	; 0x28
   4d4dc:	b	4d620 <fputs@plt+0x3c488>
   4d4e0:	ldr	r5, [sp, #32]
   4d4e4:	ldr	r3, [r5, #8]
   4d4e8:	str	r3, [sp, #64]	; 0x40
   4d4ec:	sub	r1, sl, #1
   4d4f0:	ldr	r3, [sp, #68]	; 0x44
   4d4f4:	umull	r6, r7, r1, r3
   4d4f8:	ldr	r3, [sp, #76]	; 0x4c
   4d4fc:	mla	r7, r1, r3, r7
   4d500:	adds	r2, r6, #56	; 0x38
   4d504:	adc	r3, r7, #0
   4d508:	strd	r2, [sp]
   4d50c:	ldr	r6, [sp, #80]	; 0x50
   4d510:	mov	r2, r6
   4d514:	ldr	r1, [sp, #272]	; 0x110
   4d518:	ldr	r0, [sp, #64]	; 0x40
   4d51c:	bl	136f8 <fputs@plt+0x2560>
   4d520:	cmp	r0, #0
   4d524:	bne	4d6a0 <fputs@plt+0x3c508>
   4d528:	ldr	r3, [r5, #4]
   4d52c:	str	r3, [sp, #64]	; 0x40
   4d530:	sub	r4, r4, #1
   4d534:	ldrd	r0, [sp, #56]	; 0x38
   4d538:	umull	r2, r3, r4, r0
   4d53c:	mla	r3, r4, r1, r3
   4d540:	strd	r2, [sp]
   4d544:	mov	r2, r6
   4d548:	ldr	r1, [sp, #272]	; 0x110
   4d54c:	ldr	r0, [sp, #64]	; 0x40
   4d550:	bl	1371c <fputs@plt+0x2584>
   4d554:	cmp	r0, #0
   4d558:	beq	4d620 <fputs@plt+0x3c488>
   4d55c:	mov	r7, r0
   4d560:	ldr	fp, [sp, #32]
   4d564:	b	4d43c <fputs@plt+0x3c2a4>
   4d568:	sub	r9, r9, #1
   4d56c:	sub	r8, r8, #20
   4d570:	cmn	r9, #1
   4d574:	beq	4d5e4 <fputs@plt+0x3c44c>
   4d578:	mov	r6, r8
   4d57c:	ldr	r3, [r8, #-12]
   4d580:	ldr	ip, [r8]
   4d584:	cmp	r3, ip
   4d588:	bge	4d568 <fputs@plt+0x3c3d0>
   4d58c:	ldr	r5, [r8, #-4]
   4d590:	ldr	lr, [r8, #-8]
   4d594:	lsl	r2, r3, #1
   4d598:	ldrh	r0, [lr, r2]
   4d59c:	ldr	r1, [r5, r0, lsl #2]
   4d5a0:	cmp	r1, r7
   4d5a4:	bhi	4d5d0 <fputs@plt+0x3c438>
   4d5a8:	add	r2, r2, #2
   4d5ac:	add	r3, r3, #1
   4d5b0:	str	r3, [r6, #-12]
   4d5b4:	cmp	r3, ip
   4d5b8:	bge	4d568 <fputs@plt+0x3c3d0>
   4d5bc:	ldrh	r0, [lr, r2]
   4d5c0:	ldr	r1, [r5, r0, lsl #2]
   4d5c4:	add	r2, r2, #2
   4d5c8:	cmp	r7, r1
   4d5cc:	bcs	4d5ac <fputs@plt+0x3c414>
   4d5d0:	cmp	r1, r4
   4d5d4:	ldrcc	sl, [r6, #4]
   4d5d8:	addcc	sl, r0, sl
   4d5dc:	movcc	r4, r1
   4d5e0:	b	4d568 <fputs@plt+0x3c3d0>
   4d5e4:	str	r4, [fp]
   4d5e8:	cmn	r4, #1
   4d5ec:	beq	4d640 <fputs@plt+0x3c4a8>
   4d5f0:	ldr	r3, [sp, #12]
   4d5f4:	cmp	r3, sl
   4d5f8:	movcs	r3, #0
   4d5fc:	movcc	r3, #1
   4d600:	ldr	r2, [sp, #48]	; 0x30
   4d604:	cmp	r2, sl
   4d608:	orrcs	r3, r3, #1
   4d60c:	ldr	r2, [sp, #44]	; 0x2c
   4d610:	cmp	r2, r4
   4d614:	orrcc	r3, r3, #1
   4d618:	cmp	r3, #0
   4d61c:	beq	4d4e0 <fputs@plt+0x3c348>
   4d620:	ldr	r7, [fp]
   4d624:	ldr	r8, [fp, #4]
   4d628:	subs	r9, r8, #1
   4d62c:	bmi	4d824 <fputs@plt+0x3c68c>
   4d630:	add	r8, r8, r8, lsl #2
   4d634:	add	r8, fp, r8, lsl #2
   4d638:	mvn	r4, #0
   4d63c:	b	4d578 <fputs@plt+0x3c3e0>
   4d640:	ldr	fp, [sp, #32]
   4d644:	b	4d834 <fputs@plt+0x3c69c>
   4d648:	ldr	ip, [fp, #72]	; 0x48
   4d64c:	ldr	r3, [sp, #80]	; 0x50
   4d650:	asr	r1, r3, #31
   4d654:	umull	r2, r3, ip, r3
   4d658:	mla	r3, ip, r1, r3
   4d65c:	ldr	r0, [fp, #4]
   4d660:	bl	13740 <fputs@plt+0x25a8>
   4d664:	mov	r7, r0
   4d668:	ldr	r3, [sp, #264]	; 0x108
   4d66c:	clz	r2, r0
   4d670:	lsr	r2, r2, #5
   4d674:	cmp	r3, #0
   4d678:	moveq	r2, #0
   4d67c:	cmp	r2, #0
   4d680:	beq	4d694 <fputs@plt+0x3c4fc>
   4d684:	mov	r1, r3
   4d688:	ldr	r0, [fp, #4]
   4d68c:	bl	13754 <fputs@plt+0x25bc>
   4d690:	mov	r7, r0
   4d694:	cmp	r7, #0
   4d698:	bne	4d43c <fputs@plt+0x3c2a4>
   4d69c:	b	4d84c <fputs@plt+0x3c6b4>
   4d6a0:	mov	r7, r0
   4d6a4:	ldr	fp, [sp, #32]
   4d6a8:	b	4d43c <fputs@plt+0x3c2a4>
   4d6ac:	mov	r3, #0
   4d6b0:	str	r3, [sp, #40]	; 0x28
   4d6b4:	ldr	r3, [sp, #16]
   4d6b8:	ldr	r2, [sp, #36]	; 0x24
   4d6bc:	clz	r3, r3
   4d6c0:	lsr	r3, r3, #5
   4d6c4:	cmp	r2, #0
   4d6c8:	moveq	r3, #0
   4d6cc:	cmp	r3, #0
   4d6d0:	beq	4d714 <fputs@plt+0x3c57c>
   4d6d4:	ldr	r3, [sp, #84]	; 0x54
   4d6d8:	ldr	r2, [r3, #96]	; 0x60
   4d6dc:	ldr	r3, [fp, #68]	; 0x44
   4d6e0:	cmp	r2, r3
   4d6e4:	movcc	r7, #5
   4d6e8:	bcc	4d760 <fputs@plt+0x3c5c8>
   4d6ec:	b	4d88c <fputs@plt+0x3c6f4>
   4d6f0:	ldr	r1, [sp, #112]	; 0x70
   4d6f4:	mov	r0, fp
   4d6f8:	bl	1f768 <fputs@plt+0xe5d0>
   4d6fc:	mov	r2, #0
   4d700:	mov	r3, #0
   4d704:	ldr	r0, [fp, #8]
   4d708:	bl	13740 <fputs@plt+0x25a8>
   4d70c:	mov	r7, r0
   4d710:	b	4d8cc <fputs@plt+0x3c734>
   4d714:	ldr	r7, [sp, #16]
   4d718:	b	4d760 <fputs@plt+0x3c5c8>
   4d71c:	ldr	r7, [sp, #16]
   4d720:	b	4d760 <fputs@plt+0x3c5c8>
   4d724:	ldr	fp, [sp, #32]
   4d728:	b	4d760 <fputs@plt+0x3c5c8>
   4d72c:	ldr	r3, [sp, #16]
   4d730:	str	r3, [sp, #36]	; 0x24
   4d734:	mov	r3, #0
   4d738:	str	r3, [sp, #24]
   4d73c:	b	4cf04 <fputs@plt+0x3bd6c>
   4d740:	ldr	r3, [fp, #32]
   4d744:	ldr	r3, [r3]
   4d748:	ldr	r2, [r3, #96]	; 0x60
   4d74c:	ldr	r7, [sp, #36]	; 0x24
   4d750:	cmp	r7, #0
   4d754:	moveq	r3, #0
   4d758:	streq	r3, [sp, #40]	; 0x28
   4d75c:	bne	4d880 <fputs@plt+0x3c6e8>
   4d760:	ldr	r0, [sp, #40]	; 0x28
   4d764:	bl	1fb70 <fputs@plt+0xe9d8>
   4d768:	cmp	r7, #5
   4d76c:	cmpne	r7, #0
   4d770:	bne	4d7a4 <fputs@plt+0x3c60c>
   4d774:	ldr	r3, [sp, #276]	; 0x114
   4d778:	cmp	r3, #0
   4d77c:	ldrne	r3, [fp, #68]	; 0x44
   4d780:	ldrne	r2, [sp, #276]	; 0x114
   4d784:	strne	r3, [r2]
   4d788:	ldr	r3, [sp, #280]	; 0x118
   4d78c:	cmp	r3, #0
   4d790:	ldrne	r3, [fp, #32]
   4d794:	ldrne	r3, [r3]
   4d798:	ldrne	r3, [r3, #96]	; 0x60
   4d79c:	ldrne	r2, [sp, #280]	; 0x118
   4d7a0:	strne	r3, [r2]
   4d7a4:	ldr	r3, [sp, #220]	; 0xdc
   4d7a8:	cmp	r3, #0
   4d7ac:	bne	4cfc4 <fputs@plt+0x3be2c>
   4d7b0:	mov	r0, fp
   4d7b4:	bl	16754 <fputs@plt+0x55bc>
   4d7b8:	mov	r2, #1
   4d7bc:	mov	r1, r2
   4d7c0:	mov	r0, fp
   4d7c4:	bl	16638 <fputs@plt+0x54a0>
   4d7c8:	mov	r3, #0
   4d7cc:	strb	r3, [fp, #45]	; 0x2d
   4d7d0:	ldr	r3, [sp, #20]
   4d7d4:	ldr	r2, [sp, #36]	; 0x24
   4d7d8:	cmp	r3, r2
   4d7dc:	movne	r3, #0
   4d7e0:	moveq	r3, #1
   4d7e4:	cmp	r7, #0
   4d7e8:	orrne	r3, r3, #1
   4d7ec:	cmp	r3, #0
   4d7f0:	moveq	r7, #5
   4d7f4:	str	r7, [sp, #16]
   4d7f8:	b	4cec0 <fputs@plt+0x3bd28>
   4d7fc:	mov	r3, #0
   4d800:	str	r3, [sp, #100]	; 0x64
   4d804:	str	r3, [sp, #104]	; 0x68
   4d808:	mov	r2, #104	; 0x68
   4d80c:	mov	r1, r3
   4d810:	mov	r0, sl
   4d814:	bl	10f64 <memset@plt>
   4d818:	mov	r4, #0
   4d81c:	mov	r5, #1
   4d820:	b	4d184 <fputs@plt+0x3bfec>
   4d824:	ldr	fp, [sp, #32]
   4d828:	mvn	r3, #0
   4d82c:	ldr	r2, [sp, #40]	; 0x28
   4d830:	str	r3, [r2]
   4d834:	ldr	r3, [fp, #32]
   4d838:	ldr	r3, [r3]
   4d83c:	ldr	r3, [r3, #16]
   4d840:	ldr	r2, [sp, #12]
   4d844:	cmp	r3, r2
   4d848:	beq	4d648 <fputs@plt+0x3c4b0>
   4d84c:	ldr	r3, [sp, #84]	; 0x54
   4d850:	ldr	r2, [sp, #12]
   4d854:	str	r2, [r3, #96]	; 0x60
   4d858:	ldr	r7, [sp, #52]	; 0x34
   4d85c:	b	4d43c <fputs@plt+0x3c2a4>
   4d860:	mov	r7, #7
   4d864:	b	4d86c <fputs@plt+0x3c6d4>
   4d868:	ldr	fp, [sp, #48]	; 0x30
   4d86c:	mov	r0, r6
   4d870:	bl	1fb70 <fputs@plt+0xe9d8>
   4d874:	ldr	r0, [sp, #40]	; 0x28
   4d878:	bl	1fb70 <fputs@plt+0xe9d8>
   4d87c:	b	4d768 <fputs@plt+0x3c5d0>
   4d880:	ldr	r3, [r3, #96]	; 0x60
   4d884:	mov	r3, #0
   4d888:	str	r3, [sp, #40]	; 0x28
   4d88c:	ldr	r4, [sp, #36]	; 0x24
   4d890:	cmp	r4, #1
   4d894:	ble	4d71c <fputs@plt+0x3c584>
   4d898:	add	r1, sp, #112	; 0x70
   4d89c:	mov	r0, #4
   4d8a0:	bl	4110c <fputs@plt+0x2ff74>
   4d8a4:	mov	r3, #4
   4d8a8:	str	r3, [sp]
   4d8ac:	ldr	r2, [sp, #28]
   4d8b0:	ldr	r1, [sp, #24]
   4d8b4:	mov	r0, fp
   4d8b8:	bl	16658 <fputs@plt+0x54c0>
   4d8bc:	subs	r7, r0, #0
   4d8c0:	bne	4d760 <fputs@plt+0x3c5c8>
   4d8c4:	cmp	r4, #3
   4d8c8:	beq	4d6f0 <fputs@plt+0x3c558>
   4d8cc:	mov	r2, #4
   4d8d0:	mov	r1, r2
   4d8d4:	mov	r0, fp
   4d8d8:	bl	16638 <fputs@plt+0x54a0>
   4d8dc:	b	4d760 <fputs@plt+0x3c5c8>
   4d8e0:	andeq	sp, r0, pc, asr r5
   4d8e4:	push	{r4, r5, r6, r7, r8, lr}
   4d8e8:	sub	sp, sp, #32
   4d8ec:	subs	r4, r0, #0
   4d8f0:	moveq	r5, #0
   4d8f4:	beq	4d984 <fputs@plt+0x3c7ec>
   4d8f8:	mov	r7, r3
   4d8fc:	mov	r8, r2
   4d900:	mov	r6, r1
   4d904:	ldr	r0, [r4, #4]
   4d908:	ldr	r3, [r0]
   4d90c:	ldr	r3, [r3, #28]
   4d910:	mov	r1, #4
   4d914:	blx	r3
   4d918:	subs	r5, r0, #0
   4d91c:	bne	4d960 <fputs@plt+0x3c7c8>
   4d920:	ldrb	r3, [r4, #43]	; 0x2b
   4d924:	cmp	r3, #0
   4d928:	moveq	r3, #1
   4d92c:	strbeq	r3, [r4, #43]	; 0x2b
   4d930:	mov	r1, #0
   4d934:	str	r1, [sp, #16]
   4d938:	str	r1, [sp, #12]
   4d93c:	str	r7, [sp, #8]
   4d940:	str	r8, [sp, #4]
   4d944:	str	r6, [sp]
   4d948:	mov	r3, r1
   4d94c:	mov	r2, r1
   4d950:	mov	r0, r4
   4d954:	bl	4ce90 <fputs@plt+0x3bcf8>
   4d958:	subs	r5, r0, #0
   4d95c:	beq	4d990 <fputs@plt+0x3c7f8>
   4d960:	mov	r1, #0
   4d964:	mov	r0, r4
   4d968:	bl	22504 <fputs@plt+0x1136c>
   4d96c:	ldr	r0, [r4, #8]
   4d970:	bl	136c8 <fputs@plt+0x2530>
   4d974:	ldr	r0, [r4, #32]
   4d978:	bl	1fb70 <fputs@plt+0xe9d8>
   4d97c:	mov	r0, r4
   4d980:	bl	1fb70 <fputs@plt+0xe9d8>
   4d984:	mov	r0, r5
   4d988:	add	sp, sp, #32
   4d98c:	pop	{r4, r5, r6, r7, r8, pc}
   4d990:	add	r2, sp, #32
   4d994:	mvn	r3, #0
   4d998:	str	r3, [r2, #-4]!
   4d99c:	mov	r1, #10
   4d9a0:	ldr	r0, [r4, #4]
   4d9a4:	bl	13790 <fputs@plt+0x25f8>
   4d9a8:	ldr	r3, [sp, #28]
   4d9ac:	cmp	r3, #1
   4d9b0:	beq	4d9e4 <fputs@plt+0x3c84c>
   4d9b4:	mov	r1, #1
   4d9b8:	mov	r0, r4
   4d9bc:	bl	22504 <fputs@plt+0x1136c>
   4d9c0:	ldr	r0, [r4, #8]
   4d9c4:	bl	136c8 <fputs@plt+0x2530>
   4d9c8:	bl	13918 <fputs@plt+0x2780>
   4d9cc:	mov	r2, #0
   4d9d0:	ldr	r1, [r4, #108]	; 0x6c
   4d9d4:	ldr	r0, [r4]
   4d9d8:	bl	13820 <fputs@plt+0x2688>
   4d9dc:	bl	13938 <fputs@plt+0x27a0>
   4d9e0:	b	4d974 <fputs@plt+0x3c7dc>
   4d9e4:	ldrd	r2, [r4, #16]
   4d9e8:	cmp	r2, #0
   4d9ec:	sbcs	r3, r3, #0
   4d9f0:	blt	4da04 <fputs@plt+0x3c86c>
   4d9f4:	mov	r2, #0
   4d9f8:	mov	r3, #0
   4d9fc:	mov	r0, r4
   4da00:	bl	32a48 <fputs@plt+0x218b0>
   4da04:	mov	r1, #0
   4da08:	mov	r0, r4
   4da0c:	bl	22504 <fputs@plt+0x1136c>
   4da10:	ldr	r0, [r4, #8]
   4da14:	bl	136c8 <fputs@plt+0x2530>
   4da18:	b	4d974 <fputs@plt+0x3c7dc>
   4da1c:	push	{r4, r5, r6, lr}
   4da20:	mov	r5, r0
   4da24:	ldr	r6, [r0, #208]	; 0xd0
   4da28:	bl	13918 <fputs@plt+0x2780>
   4da2c:	ldr	r0, [r5, #144]	; 0x90
   4da30:	cmp	r0, #0
   4da34:	beq	4da4c <fputs@plt+0x3c8b4>
   4da38:	ldr	r4, [r0, #12]
   4da3c:	bl	1fb70 <fputs@plt+0xe9d8>
   4da40:	mov	r0, r4
   4da44:	cmp	r4, #0
   4da48:	bne	4da38 <fputs@plt+0x3c8a0>
   4da4c:	mov	r4, #0
   4da50:	strb	r4, [r5, #4]
   4da54:	mov	r3, r6
   4da58:	ldr	r2, [r5, #160]	; 0xa0
   4da5c:	ldrb	r1, [r5, #10]
   4da60:	ldr	r0, [r5, #216]	; 0xd8
   4da64:	bl	4d8e4 <fputs@plt+0x3c74c>
   4da68:	str	r4, [r5, #216]	; 0xd8
   4da6c:	mov	r0, r5
   4da70:	bl	1bde4 <fputs@plt+0xac4c>
   4da74:	ldrb	r3, [r5, #16]
   4da78:	cmp	r3, r4
   4da7c:	bne	4daec <fputs@plt+0x3c954>
   4da80:	ldr	r3, [r5, #68]	; 0x44
   4da84:	ldr	r3, [r3]
   4da88:	cmp	r3, #0
   4da8c:	beq	4daa4 <fputs@plt+0x3c90c>
   4da90:	mov	r0, r5
   4da94:	bl	163f8 <fputs@plt+0x5260>
   4da98:	mov	r1, r0
   4da9c:	mov	r0, r5
   4daa0:	bl	1620c <fputs@plt+0x5074>
   4daa4:	mov	r0, r5
   4daa8:	bl	44038 <fputs@plt+0x32ea0>
   4daac:	bl	13938 <fputs@plt+0x27a0>
   4dab0:	ldr	r0, [r5, #68]	; 0x44
   4dab4:	bl	136c8 <fputs@plt+0x2530>
   4dab8:	ldr	r0, [r5, #64]	; 0x40
   4dabc:	bl	136c8 <fputs@plt+0x2530>
   4dac0:	mov	r0, r6
   4dac4:	bl	21d34 <fputs@plt+0x10b9c>
   4dac8:	ldr	r2, [r5, #212]	; 0xd4
   4dacc:	ldr	r3, [pc, #36]	; 4daf8 <fputs@plt+0x3c960>
   4dad0:	ldr	r3, [r3, #152]	; 0x98
   4dad4:	ldr	r0, [r2, #44]	; 0x2c
   4dad8:	blx	r3
   4dadc:	mov	r0, r5
   4dae0:	bl	1fb70 <fputs@plt+0xe9d8>
   4dae4:	mov	r0, #0
   4dae8:	pop	{r4, r5, r6, pc}
   4daec:	mov	r0, r5
   4daf0:	bl	22678 <fputs@plt+0x114e0>
   4daf4:	b	4daac <fputs@plt+0x3c914>
   4daf8:	andeq	sl, r9, r8, lsr r1
   4dafc:	push	{r4, r5, r6, lr}
   4db00:	mov	r5, r0
   4db04:	ldr	r6, [r0, #4]
   4db08:	ldr	r3, [r0]
   4db0c:	str	r3, [r6, #4]
   4db10:	ldr	r0, [r6, #8]
   4db14:	cmp	r0, #0
   4db18:	beq	4db38 <fputs@plt+0x3c9a0>
   4db1c:	ldr	r4, [r0, #8]
   4db20:	ldr	r3, [r0]
   4db24:	cmp	r5, r3
   4db28:	beq	4dbb4 <fputs@plt+0x3ca1c>
   4db2c:	mov	r0, r4
   4db30:	cmp	r4, #0
   4db34:	bne	4db1c <fputs@plt+0x3c984>
   4db38:	mov	r2, #0
   4db3c:	mov	r1, r2
   4db40:	mov	r0, r5
   4db44:	bl	4a708 <fputs@plt+0x39570>
   4db48:	ldrb	r3, [r5, #9]
   4db4c:	cmp	r3, #0
   4db50:	beq	4dbc4 <fputs@plt+0x3ca2c>
   4db54:	ldr	r3, [r6, #64]	; 0x40
   4db58:	sub	r3, r3, #1
   4db5c:	str	r3, [r6, #64]	; 0x40
   4db60:	cmp	r3, #0
   4db64:	bgt	4dc04 <fputs@plt+0x3ca6c>
   4db68:	ldr	r3, [pc, #196]	; 4dc34 <fputs@plt+0x3ca9c>
   4db6c:	ldr	r2, [r3, #620]	; 0x26c
   4db70:	cmp	r6, r2
   4db74:	ldreq	r2, [r6, #68]	; 0x44
   4db78:	streq	r2, [r3, #620]	; 0x26c
   4db7c:	beq	4dbc4 <fputs@plt+0x3ca2c>
   4db80:	cmp	r2, #0
   4db84:	beq	4dbc4 <fputs@plt+0x3ca2c>
   4db88:	ldr	r3, [r2, #68]	; 0x44
   4db8c:	cmp	r6, r3
   4db90:	moveq	r3, r2
   4db94:	beq	4dbbc <fputs@plt+0x3ca24>
   4db98:	cmp	r3, #0
   4db9c:	beq	4dbc4 <fputs@plt+0x3ca2c>
   4dba0:	ldr	r2, [r3, #68]	; 0x44
   4dba4:	cmp	r6, r2
   4dba8:	beq	4dbbc <fputs@plt+0x3ca24>
   4dbac:	mov	r3, r2
   4dbb0:	b	4db98 <fputs@plt+0x3ca00>
   4dbb4:	bl	45c24 <fputs@plt+0x34a8c>
   4dbb8:	b	4db2c <fputs@plt+0x3c994>
   4dbbc:	ldr	r2, [r6, #68]	; 0x44
   4dbc0:	str	r2, [r3, #68]	; 0x44
   4dbc4:	ldr	r0, [r6]
   4dbc8:	bl	4da1c <fputs@plt+0x3c884>
   4dbcc:	ldr	r3, [r6, #52]	; 0x34
   4dbd0:	cmp	r3, #0
   4dbd4:	beq	4dbe8 <fputs@plt+0x3ca50>
   4dbd8:	ldr	r0, [r6, #48]	; 0x30
   4dbdc:	cmp	r0, #0
   4dbe0:	beq	4dbe8 <fputs@plt+0x3ca50>
   4dbe4:	blx	r3
   4dbe8:	ldr	r1, [r6, #48]	; 0x30
   4dbec:	mov	r0, #0
   4dbf0:	bl	1fc00 <fputs@plt+0xea68>
   4dbf4:	mov	r0, r6
   4dbf8:	bl	21f9c <fputs@plt+0x10e04>
   4dbfc:	mov	r0, r6
   4dc00:	bl	1fb70 <fputs@plt+0xe9d8>
   4dc04:	ldr	r3, [r5, #28]
   4dc08:	cmp	r3, #0
   4dc0c:	ldrne	r2, [r5, #24]
   4dc10:	strne	r2, [r3, #24]
   4dc14:	ldr	r3, [r5, #24]
   4dc18:	cmp	r3, #0
   4dc1c:	ldrne	r2, [r5, #28]
   4dc20:	strne	r2, [r3, #28]
   4dc24:	mov	r0, r5
   4dc28:	bl	1fb70 <fputs@plt+0xe9d8>
   4dc2c:	mov	r0, #0
   4dc30:	pop	{r4, r5, r6, pc}
   4dc34:	ldrdeq	lr, [r9], -r8
   4dc38:	ldr	r2, [r0, #80]	; 0x50
   4dc3c:	ldr	r3, [pc, #500]	; 4de38 <fputs@plt+0x3cca0>
   4dc40:	cmp	r2, r3
   4dc44:	bxne	lr
   4dc48:	push	{r4, r5, r6, r7, r8, lr}
   4dc4c:	mov	r6, r0
   4dc50:	bl	1b21c <fputs@plt+0xa084>
   4dc54:	subs	r5, r0, #0
   4dc58:	popne	{r4, r5, r6, r7, r8, pc}
   4dc5c:	mov	r1, #0
   4dc60:	mov	r0, r6
   4dc64:	bl	4a7f0 <fputs@plt+0x39658>
   4dc68:	mov	r0, r6
   4dc6c:	bl	20420 <fputs@plt+0xf288>
   4dc70:	ldr	r3, [r6, #20]
   4dc74:	cmp	r3, #0
   4dc78:	ble	4dcbc <fputs@plt+0x3cb24>
   4dc7c:	mov	r7, #0
   4dc80:	b	4dc94 <fputs@plt+0x3cafc>
   4dc84:	add	r5, r5, #1
   4dc88:	ldr	r3, [r6, #20]
   4dc8c:	cmp	r3, r5
   4dc90:	ble	4dcbc <fputs@plt+0x3cb24>
   4dc94:	ldr	r4, [r6, #16]
   4dc98:	add	r4, r4, r5, lsl #4
   4dc9c:	ldr	r0, [r4, #4]
   4dca0:	cmp	r0, #0
   4dca4:	beq	4dc84 <fputs@plt+0x3caec>
   4dca8:	bl	4dafc <fputs@plt+0x3c964>
   4dcac:	str	r7, [r4, #4]
   4dcb0:	cmp	r5, #1
   4dcb4:	strne	r7, [r4, #12]
   4dcb8:	b	4dc84 <fputs@plt+0x3caec>
   4dcbc:	ldr	r3, [r6, #16]
   4dcc0:	ldr	r0, [r3, #28]
   4dcc4:	cmp	r0, #0
   4dcc8:	beq	4dcd0 <fputs@plt+0x3cb38>
   4dccc:	bl	24af0 <fputs@plt+0x13958>
   4dcd0:	mov	r0, r6
   4dcd4:	bl	202c8 <fputs@plt+0xf130>
   4dcd8:	mov	r0, r6
   4dcdc:	bl	20580 <fputs@plt+0xf3e8>
   4dce0:	ldr	r7, [r6, #356]	; 0x164
   4dce4:	cmp	r7, #0
   4dce8:	beq	4dd24 <fputs@plt+0x3cb8c>
   4dcec:	ldr	r4, [r7, #8]
   4dcf0:	mov	r1, r4
   4dcf4:	mov	r0, r6
   4dcf8:	bl	20464 <fputs@plt+0xf2cc>
   4dcfc:	ldr	r5, [r4, #8]
   4dd00:	mov	r1, r4
   4dd04:	mov	r0, r6
   4dd08:	bl	1fc00 <fputs@plt+0xea68>
   4dd0c:	mov	r4, r5
   4dd10:	cmp	r5, #0
   4dd14:	bne	4dcf0 <fputs@plt+0x3cb58>
   4dd18:	ldr	r7, [r7]
   4dd1c:	cmp	r7, #0
   4dd20:	bne	4dcec <fputs@plt+0x3cb54>
   4dd24:	add	r0, r6, #348	; 0x15c
   4dd28:	bl	21ca8 <fputs@plt+0x10b10>
   4dd2c:	ldr	r5, [r6, #372]	; 0x174
   4dd30:	cmp	r5, #0
   4dd34:	bne	4dddc <fputs@plt+0x3cc44>
   4dd38:	add	r0, r6, #364	; 0x16c
   4dd3c:	bl	21ca8 <fputs@plt+0x10b10>
   4dd40:	ldr	r5, [r6, #328]	; 0x148
   4dd44:	cmp	r5, #0
   4dd48:	bne	4de10 <fputs@plt+0x3cc78>
   4dd4c:	add	r0, r6, #320	; 0x140
   4dd50:	bl	21ca8 <fputs@plt+0x10b10>
   4dd54:	mov	r1, #0
   4dd58:	mov	r0, r6
   4dd5c:	bl	21a4c <fputs@plt+0x108b4>
   4dd60:	ldr	r0, [r6, #240]	; 0xf0
   4dd64:	bl	218bc <fputs@plt+0x10724>
   4dd68:	ldr	r3, [pc, #204]	; 4de3c <fputs@plt+0x3cca4>
   4dd6c:	str	r3, [r6, #80]	; 0x50
   4dd70:	ldr	r3, [r6, #16]
   4dd74:	ldr	r1, [r3, #28]
   4dd78:	mov	r0, r6
   4dd7c:	bl	1fc00 <fputs@plt+0xea68>
   4dd80:	ldr	r3, [pc, #184]	; 4de40 <fputs@plt+0x3cca8>
   4dd84:	str	r3, [r6, #80]	; 0x50
   4dd88:	ldrb	r3, [r6, #262]	; 0x106
   4dd8c:	cmp	r3, #0
   4dd90:	bne	4de2c <fputs@plt+0x3cc94>
   4dd94:	mov	r0, r6
   4dd98:	bl	1fb70 <fputs@plt+0xe9d8>
   4dd9c:	pop	{r4, r5, r6, r7, r8, pc}
   4dda0:	add	r4, r4, #20
   4dda4:	cmp	r8, r4
   4dda8:	beq	4ddc4 <fputs@plt+0x3cc2c>
   4ddac:	ldr	r3, [r4, #16]
   4ddb0:	cmp	r3, #0
   4ddb4:	beq	4dda0 <fputs@plt+0x3cc08>
   4ddb8:	ldr	r0, [r4, #8]
   4ddbc:	blx	r3
   4ddc0:	b	4dda0 <fputs@plt+0x3cc08>
   4ddc4:	mov	r1, r7
   4ddc8:	mov	r0, r6
   4ddcc:	bl	1fc00 <fputs@plt+0xea68>
   4ddd0:	ldr	r5, [r5]
   4ddd4:	cmp	r5, #0
   4ddd8:	beq	4dd38 <fputs@plt+0x3cba0>
   4dddc:	ldr	r7, [r5, #8]
   4dde0:	mov	r4, r7
   4dde4:	add	r8, r7, #60	; 0x3c
   4dde8:	b	4ddac <fputs@plt+0x3cc14>
   4ddec:	mov	r1, r4
   4ddf0:	mov	r0, r6
   4ddf4:	bl	23dc8 <fputs@plt+0x12c30>
   4ddf8:	mov	r1, r4
   4ddfc:	mov	r0, r6
   4de00:	bl	1fc00 <fputs@plt+0xea68>
   4de04:	ldr	r5, [r5]
   4de08:	cmp	r5, #0
   4de0c:	beq	4dd4c <fputs@plt+0x3cbb4>
   4de10:	ldr	r4, [r5, #8]
   4de14:	ldr	r3, [r4, #12]
   4de18:	cmp	r3, #0
   4de1c:	beq	4ddec <fputs@plt+0x3cc54>
   4de20:	ldr	r0, [r4, #8]
   4de24:	blx	r3
   4de28:	b	4ddec <fputs@plt+0x3cc54>
   4de2c:	ldr	r0, [r6, #288]	; 0x120
   4de30:	bl	1fb70 <fputs@plt+0xe9d8>
   4de34:	b	4dd94 <fputs@plt+0x3cbfc>
   4de38:	strbvs	pc, [pc], #3199	; 4de40 <fputs@plt+0x3cca8>	; <UNPREDICTABLE>
   4de3c:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   4de40:	svcls	0x003c2d33
   4de44:	push	{r4, r5, r6, lr}
   4de48:	subs	r4, r0, #0
   4de4c:	moveq	r5, #0
   4de50:	beq	4df1c <fputs@plt+0x3cd84>
   4de54:	ldr	r6, [r4, #20]
   4de58:	ldr	r3, [r4, #24]
   4de5c:	ldr	r2, [r3, #4]
   4de60:	ldr	r3, [r3]
   4de64:	str	r3, [r2, #4]
   4de68:	ldr	r3, [r4]
   4de6c:	cmp	r3, #0
   4de70:	ldrne	r2, [r4, #24]
   4de74:	ldrne	r3, [r2, #16]
   4de78:	subne	r3, r3, #1
   4de7c:	strne	r3, [r2, #16]
   4de80:	ldr	r3, [r4, #40]	; 0x28
   4de84:	cmp	r3, #0
   4de88:	beq	4dec8 <fputs@plt+0x3cd30>
   4de8c:	ldr	r3, [r4, #24]
   4de90:	ldr	r3, [r3, #4]
   4de94:	ldr	r3, [r3]
   4de98:	ldr	r2, [r3, #96]	; 0x60
   4de9c:	cmp	r4, r2
   4dea0:	addeq	r2, r3, #96	; 0x60
   4dea4:	bne	4deb0 <fputs@plt+0x3cd18>
   4dea8:	b	4dec0 <fputs@plt+0x3cd28>
   4deac:	mov	r2, r3
   4deb0:	ldr	r3, [r2, #44]	; 0x2c
   4deb4:	cmp	r4, r3
   4deb8:	bne	4deac <fputs@plt+0x3cd14>
   4debc:	add	r2, r2, #44	; 0x2c
   4dec0:	ldr	r3, [r4, #44]	; 0x2c
   4dec4:	str	r3, [r2]
   4dec8:	mov	r2, #0
   4decc:	mov	r1, r2
   4ded0:	ldr	r0, [r4, #4]
   4ded4:	bl	4a708 <fputs@plt+0x39570>
   4ded8:	ldr	r5, [r4, #28]
   4dedc:	cmp	r5, #101	; 0x65
   4dee0:	moveq	r5, #0
   4dee4:	ldr	r0, [r4]
   4dee8:	cmp	r0, #0
   4deec:	beq	4df14 <fputs@plt+0x3cd7c>
   4def0:	mov	r1, r5
   4def4:	bl	21a4c <fputs@plt+0x108b4>
   4def8:	ldr	r0, [r4]
   4defc:	bl	4dc38 <fputs@plt+0x3caa0>
   4df00:	ldr	r3, [r4]
   4df04:	cmp	r3, #0
   4df08:	beq	4df14 <fputs@plt+0x3cd7c>
   4df0c:	mov	r0, r4
   4df10:	bl	1fb70 <fputs@plt+0xe9d8>
   4df14:	mov	r0, r6
   4df18:	bl	4dc38 <fputs@plt+0x3caa0>
   4df1c:	mov	r0, r5
   4df20:	pop	{r4, r5, r6, pc}
   4df24:	push	{r4, r5, r6, r7, r8, lr}
   4df28:	subs	r5, r0, #0
   4df2c:	beq	4e058 <fputs@plt+0x3cec0>
   4df30:	mov	r7, r1
   4df34:	mov	r0, r5
   4df38:	bl	32ad0 <fputs@plt+0x21938>
   4df3c:	cmp	r0, #0
   4df40:	beq	4df60 <fputs@plt+0x3cdc8>
   4df44:	mov	r0, r5
   4df48:	bl	168bc <fputs@plt+0x5724>
   4df4c:	ldr	r3, [r5, #20]
   4df50:	cmp	r3, #0
   4df54:	ble	4dfc8 <fputs@plt+0x3ce30>
   4df58:	mov	r6, #0
   4df5c:	b	4dfa4 <fputs@plt+0x3ce0c>
   4df60:	ldr	r0, [pc, #248]	; 4e060 <fputs@plt+0x3cec8>
   4df64:	bl	31a8c <fputs@plt+0x208f4>
   4df68:	pop	{r4, r5, r6, r7, r8, pc}
   4df6c:	ldr	r4, [r4]
   4df70:	cmp	r4, #0
   4df74:	beq	4df94 <fputs@plt+0x3cdfc>
   4df78:	ldr	r1, [r4, #8]
   4df7c:	ldrb	r3, [r1, #42]	; 0x2a
   4df80:	tst	r3, #16
   4df84:	beq	4df6c <fputs@plt+0x3cdd4>
   4df88:	mov	r0, r5
   4df8c:	bl	2026c <fputs@plt+0xf0d4>
   4df90:	b	4df6c <fputs@plt+0x3cdd4>
   4df94:	add	r6, r6, #1
   4df98:	ldr	r3, [r5, #20]
   4df9c:	cmp	r6, r3
   4dfa0:	bge	4dfc8 <fputs@plt+0x3ce30>
   4dfa4:	ldr	r3, [r5, #16]
   4dfa8:	add	r3, r3, r6, lsl #4
   4dfac:	ldr	r3, [r3, #12]
   4dfb0:	cmp	r3, #0
   4dfb4:	beq	4df94 <fputs@plt+0x3cdfc>
   4dfb8:	ldr	r4, [r3, #16]
   4dfbc:	cmp	r4, #0
   4dfc0:	bne	4df78 <fputs@plt+0x3cde0>
   4dfc4:	b	4df94 <fputs@plt+0x3cdfc>
   4dfc8:	ldr	r4, [r5, #328]	; 0x148
   4dfcc:	cmp	r4, #0
   4dfd0:	bne	4e024 <fputs@plt+0x3ce8c>
   4dfd4:	mov	r0, r5
   4dfd8:	bl	202c8 <fputs@plt+0xf130>
   4dfdc:	mov	r1, #68	; 0x44
   4dfe0:	mov	r0, r5
   4dfe4:	bl	20388 <fputs@plt+0xf1f0>
   4dfe8:	cmp	r7, #0
   4dfec:	bne	4e000 <fputs@plt+0x3ce68>
   4dff0:	mov	r0, r5
   4dff4:	bl	1b21c <fputs@plt+0xa084>
   4dff8:	cmp	r0, #0
   4dffc:	bne	4e040 <fputs@plt+0x3cea8>
   4e000:	ldr	r3, [pc, #92]	; 4e064 <fputs@plt+0x3cecc>
   4e004:	str	r3, [r5, #80]	; 0x50
   4e008:	mov	r0, r5
   4e00c:	bl	4dc38 <fputs@plt+0x3caa0>
   4e010:	mov	r0, #0
   4e014:	pop	{r4, r5, r6, r7, r8, pc}
   4e018:	ldr	r4, [r4]
   4e01c:	cmp	r4, #0
   4e020:	beq	4dfd4 <fputs@plt+0x3ce3c>
   4e024:	ldr	r3, [r4, #8]
   4e028:	ldr	r1, [r3, #16]
   4e02c:	cmp	r1, #0
   4e030:	beq	4e018 <fputs@plt+0x3ce80>
   4e034:	mov	r0, r5
   4e038:	bl	2026c <fputs@plt+0xf0d4>
   4e03c:	b	4e018 <fputs@plt+0x3ce80>
   4e040:	ldr	r2, [pc, #32]	; 4e068 <fputs@plt+0x3ced0>
   4e044:	mov	r1, #5
   4e048:	mov	r0, r5
   4e04c:	bl	35210 <fputs@plt+0x24078>
   4e050:	mov	r0, #5
   4e054:	pop	{r4, r5, r6, r7, r8, pc}
   4e058:	mov	r0, #0
   4e05c:	pop	{r4, r5, r6, r7, r8, pc}
   4e060:	andeq	r0, r2, r2, asr ip
   4e064:	strbvs	pc, [pc], #3199	; 4e06c <fputs@plt+0x3ced4>	; <UNPREDICTABLE>
   4e068:	andeq	r6, r8, r8, lsr #2
   4e06c:	push	{r4, r5, r6, lr}
   4e070:	subs	r4, r1, #0
   4e074:	popeq	{r4, r5, r6, pc}
   4e078:	ldrb	r3, [r4]
   4e07c:	cmp	r3, #1
   4e080:	beq	4e094 <fputs@plt+0x3cefc>
   4e084:	bcc	4e0d0 <fputs@plt+0x3cf38>
   4e088:	cmp	r3, #2
   4e08c:	beq	4e0f0 <fputs@plt+0x3cf58>
   4e090:	pop	{r4, r5, r6, pc}
   4e094:	ldr	r5, [r4, #16]
   4e098:	cmp	r5, #0
   4e09c:	popeq	{r4, r5, r6, pc}
   4e0a0:	ldr	r6, [r0]
   4e0a4:	mov	r1, r5
   4e0a8:	mov	r0, r6
   4e0ac:	bl	22f64 <fputs@plt+0x11dcc>
   4e0b0:	ldr	r0, [r5, #40]	; 0x28
   4e0b4:	bl	1fb70 <fputs@plt+0xe9d8>
   4e0b8:	mov	r1, r5
   4e0bc:	mov	r0, r6
   4e0c0:	bl	1fc00 <fputs@plt+0xea68>
   4e0c4:	mov	r3, #0
   4e0c8:	str	r3, [r4, #16]
   4e0cc:	pop	{r4, r5, r6, pc}
   4e0d0:	ldr	r0, [r4, #20]
   4e0d4:	cmp	r0, #0
   4e0d8:	beq	4e0e4 <fputs@plt+0x3cf4c>
   4e0dc:	bl	4dafc <fputs@plt+0x3c964>
   4e0e0:	pop	{r4, r5, r6, pc}
   4e0e4:	ldr	r0, [r4, #16]
   4e0e8:	bl	45c24 <fputs@plt+0x34a8c>
   4e0ec:	pop	{r4, r5, r6, pc}
   4e0f0:	ldr	r0, [r4, #16]
   4e0f4:	ldr	r3, [r0]
   4e0f8:	ldr	r1, [r3]
   4e0fc:	ldr	r2, [r3, #4]
   4e100:	sub	r2, r2, #1
   4e104:	str	r2, [r3, #4]
   4e108:	ldr	r3, [r1, #28]
   4e10c:	blx	r3
   4e110:	pop	{r4, r5, r6, pc}
   4e114:	ldr	r3, [r0, #56]	; 0x38
   4e118:	cmp	r3, #0
   4e11c:	bxeq	lr
   4e120:	ldr	r3, [r0, #36]	; 0x24
   4e124:	cmp	r3, #0
   4e128:	bxle	lr
   4e12c:	push	{r4, r5, r6, lr}
   4e130:	mov	r5, r0
   4e134:	mov	r4, #0
   4e138:	mov	r6, r4
   4e13c:	b	4e150 <fputs@plt+0x3cfb8>
   4e140:	add	r4, r4, #1
   4e144:	ldr	r3, [r5, #36]	; 0x24
   4e148:	cmp	r3, r4
   4e14c:	ble	4e174 <fputs@plt+0x3cfdc>
   4e150:	ldr	r3, [r5, #56]	; 0x38
   4e154:	ldr	r1, [r3, r4, lsl #2]
   4e158:	cmp	r1, #0
   4e15c:	beq	4e140 <fputs@plt+0x3cfa8>
   4e160:	mov	r0, r5
   4e164:	bl	4e06c <fputs@plt+0x3ced4>
   4e168:	ldr	r3, [r5, #56]	; 0x38
   4e16c:	str	r6, [r3, r4, lsl #2]
   4e170:	b	4e140 <fputs@plt+0x3cfa8>
   4e174:	pop	{r4, r5, r6, pc}
   4e178:	push	{r4, r5, r6, lr}
   4e17c:	mov	r4, r0
   4e180:	ldr	r5, [r0]
   4e184:	mov	r0, r5
   4e188:	bl	4e114 <fputs@plt+0x3cf7c>
   4e18c:	ldr	r3, [r4, #20]
   4e190:	str	r3, [r5, #200]	; 0xc8
   4e194:	ldr	r3, [r4, #60]	; 0x3c
   4e198:	str	r3, [r5, #196]	; 0xc4
   4e19c:	ldr	r3, [r4, #8]
   4e1a0:	str	r3, [r5, #4]
   4e1a4:	ldr	r3, [r4, #52]	; 0x34
   4e1a8:	str	r3, [r5, #32]
   4e1ac:	ldr	r3, [r4, #16]
   4e1b0:	str	r3, [r5, #8]
   4e1b4:	ldr	r3, [r4, #56]	; 0x38
   4e1b8:	str	r3, [r5, #28]
   4e1bc:	ldr	r3, [r4, #24]
   4e1c0:	str	r3, [r5, #56]	; 0x38
   4e1c4:	ldr	r3, [r4, #44]	; 0x2c
   4e1c8:	str	r3, [r5, #36]	; 0x24
   4e1cc:	ldr	r1, [r5]
   4e1d0:	ldrd	r2, [r4, #32]
   4e1d4:	strd	r2, [r1, #32]
   4e1d8:	ldr	r3, [r4, #72]	; 0x48
   4e1dc:	str	r3, [r5, #92]	; 0x5c
   4e1e0:	mov	r1, r5
   4e1e4:	ldr	r3, [r1], #204	; 0xcc
   4e1e8:	ldr	r2, [r4, #76]	; 0x4c
   4e1ec:	str	r2, [r3, #84]	; 0x54
   4e1f0:	mov	r3, #0
   4e1f4:	mvn	r2, #0
   4e1f8:	ldr	r0, [r5]
   4e1fc:	bl	20104 <fputs@plt+0xef6c>
   4e200:	ldr	r3, [r4, #40]	; 0x28
   4e204:	str	r3, [r5, #204]	; 0xcc
   4e208:	mov	r3, #0
   4e20c:	str	r3, [r4, #40]	; 0x28
   4e210:	ldr	r0, [r4, #48]	; 0x30
   4e214:	pop	{r4, r5, r6, pc}
   4e218:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e21c:	mov	r6, r0
   4e220:	mov	r5, r2
   4e224:	mov	fp, r3
   4e228:	ldrb	r9, [sp, #40]	; 0x28
   4e22c:	subs	sl, r1, #0
   4e230:	ldrgt	r7, [r0, #28]
   4e234:	subgt	r7, r7, sl
   4e238:	addgt	r7, r7, r7, lsl #2
   4e23c:	ldrgt	r3, [r0, #8]
   4e240:	addgt	r7, r3, r7, lsl #3
   4e244:	ldrle	r7, [r0, #8]
   4e248:	add	r8, r2, #11
   4e24c:	lsl	r8, r8, #3
   4e250:	cmp	r9, #0
   4e254:	moveq	r4, #200	; 0xc8
   4e258:	movne	r4, #0
   4e25c:	add	r4, r4, r8
   4e260:	ldr	r3, [r0, #56]	; 0x38
   4e264:	ldr	r1, [r3, sl, lsl #2]
   4e268:	cmp	r1, #0
   4e26c:	beq	4e280 <fputs@plt+0x3d0e8>
   4e270:	bl	4e06c <fputs@plt+0x3ced4>
   4e274:	ldr	r3, [r6, #56]	; 0x38
   4e278:	mov	r2, #0
   4e27c:	str	r2, [r3, sl, lsl #2]
   4e280:	mov	r1, r4
   4e284:	mov	r0, r7
   4e288:	bl	292e4 <fputs@plt+0x1814c>
   4e28c:	cmp	r0, #0
   4e290:	movne	r4, #0
   4e294:	bne	4e2d4 <fputs@plt+0x3d13c>
   4e298:	ldr	r4, [r7, #16]
   4e29c:	ldr	r3, [r6, #56]	; 0x38
   4e2a0:	str	r4, [r3, sl, lsl #2]
   4e2a4:	mov	r2, #88	; 0x58
   4e2a8:	mov	r1, #0
   4e2ac:	mov	r0, r4
   4e2b0:	bl	10f64 <memset@plt>
   4e2b4:	strb	r9, [r4]
   4e2b8:	strb	fp, [r4, #1]
   4e2bc:	strh	r5, [r4, #12]
   4e2c0:	add	r5, r5, #20
   4e2c4:	add	r5, r4, r5, lsl #2
   4e2c8:	str	r5, [r4, #76]	; 0x4c
   4e2cc:	cmp	r9, #0
   4e2d0:	beq	4e2dc <fputs@plt+0x3d144>
   4e2d4:	mov	r0, r4
   4e2d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e2dc:	ldr	r0, [r7, #16]
   4e2e0:	add	r0, r0, r8
   4e2e4:	str	r0, [r4, #16]
   4e2e8:	mov	r2, #68	; 0x44
   4e2ec:	mov	r1, #0
   4e2f0:	bl	10f64 <memset@plt>
   4e2f4:	b	4e2d4 <fputs@plt+0x3d13c>
   4e2f8:	push	{r4, r5, r6, lr}
   4e2fc:	ldr	r5, [r0]
   4e300:	ldr	r3, [r5, #16]
   4e304:	ldr	r3, [r3, #20]
   4e308:	cmp	r3, #0
   4e30c:	beq	4e35c <fputs@plt+0x3d1c4>
   4e310:	ldrb	r2, [r5, #67]	; 0x43
   4e314:	cmp	r2, #0
   4e318:	beq	4e328 <fputs@plt+0x3d190>
   4e31c:	ldrb	r2, [r3, #8]
   4e320:	cmp	r2, #0
   4e324:	beq	4e338 <fputs@plt+0x3d1a0>
   4e328:	ldr	r1, [pc, #52]	; 4e364 <fputs@plt+0x3d1cc>
   4e32c:	bl	35674 <fputs@plt+0x244dc>
   4e330:	mov	r0, #1
   4e334:	pop	{r4, r5, r6, pc}
   4e338:	mov	r0, r3
   4e33c:	bl	4dafc <fputs@plt+0x3c964>
   4e340:	ldr	r3, [r5, #16]
   4e344:	mov	r4, #0
   4e348:	str	r4, [r3, #20]
   4e34c:	mov	r0, r5
   4e350:	bl	24bdc <fputs@plt+0x13a44>
   4e354:	mov	r0, r4
   4e358:	pop	{r4, r5, r6, pc}
   4e35c:	mov	r0, #0
   4e360:	pop	{r4, r5, r6, pc}
   4e364:	andeq	r6, r8, ip, ror #2
   4e368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e36c:	sub	sp, sp, #132	; 0x84
   4e370:	mov	fp, r0
   4e374:	ldr	r0, [r2]
   4e378:	bl	2ec10 <fputs@plt+0x1da78>
   4e37c:	ldr	r3, [fp]
   4e380:	ldr	sl, [r3, #32]
   4e384:	subs	r7, r0, #0
   4e388:	ldr	r3, [pc, #276]	; 4e4a4 <fputs@plt+0x3d30c>
   4e38c:	cmp	r0, #0
   4e390:	moveq	r7, r3
   4e394:	ldr	r6, [sl, #20]
   4e398:	cmp	r6, #0
   4e39c:	ble	4e444 <fputs@plt+0x3d2ac>
   4e3a0:	ldr	r9, [sl, #16]
   4e3a4:	mov	r4, r9
   4e3a8:	mov	r5, #0
   4e3ac:	b	4e3c0 <fputs@plt+0x3d228>
   4e3b0:	add	r5, r5, #1
   4e3b4:	add	r4, r4, #16
   4e3b8:	cmp	r5, r6
   4e3bc:	beq	4e444 <fputs@plt+0x3d2ac>
   4e3c0:	ldr	r3, [r4, #4]
   4e3c4:	cmp	r3, #0
   4e3c8:	beq	4e3b0 <fputs@plt+0x3d218>
   4e3cc:	mov	r1, r7
   4e3d0:	ldr	r0, [r9, r5, lsl #4]
   4e3d4:	bl	13ec8 <fputs@plt+0x2d30>
   4e3d8:	cmp	r0, #0
   4e3dc:	bne	4e3b0 <fputs@plt+0x3d218>
   4e3e0:	cmp	r6, r5
   4e3e4:	ble	4e444 <fputs@plt+0x3d2ac>
   4e3e8:	cmp	r5, #1
   4e3ec:	ble	4e45c <fputs@plt+0x3d2c4>
   4e3f0:	ldrb	r3, [sl, #67]	; 0x43
   4e3f4:	cmp	r3, #0
   4e3f8:	beq	4e474 <fputs@plt+0x3d2dc>
   4e3fc:	ldr	r0, [r4, #4]
   4e400:	ldrb	r3, [r0, #8]
   4e404:	cmp	r3, #0
   4e408:	bne	4e418 <fputs@plt+0x3d280>
   4e40c:	ldr	r3, [r0, #16]
   4e410:	cmp	r3, #0
   4e414:	beq	4e488 <fputs@plt+0x3d2f0>
   4e418:	mov	r3, r7
   4e41c:	ldr	r2, [pc, #132]	; 4e4a8 <fputs@plt+0x3d310>
   4e420:	mov	r1, sp
   4e424:	mov	r0, #128	; 0x80
   4e428:	bl	2e934 <fputs@plt+0x1d79c>
   4e42c:	mvn	r2, #0
   4e430:	mov	r1, sp
   4e434:	mov	r0, fp
   4e438:	bl	299dc <fputs@plt+0x18844>
   4e43c:	add	sp, sp, #132	; 0x84
   4e440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e444:	mov	r3, r7
   4e448:	ldr	r2, [pc, #92]	; 4e4ac <fputs@plt+0x3d314>
   4e44c:	mov	r1, sp
   4e450:	mov	r0, #128	; 0x80
   4e454:	bl	2e934 <fputs@plt+0x1d79c>
   4e458:	b	4e42c <fputs@plt+0x3d294>
   4e45c:	mov	r3, r7
   4e460:	ldr	r2, [pc, #72]	; 4e4b0 <fputs@plt+0x3d318>
   4e464:	mov	r1, sp
   4e468:	mov	r0, #128	; 0x80
   4e46c:	bl	2e934 <fputs@plt+0x1d79c>
   4e470:	b	4e42c <fputs@plt+0x3d294>
   4e474:	ldr	r2, [pc, #56]	; 4e4b4 <fputs@plt+0x3d31c>
   4e478:	mov	r1, sp
   4e47c:	mov	r0, #128	; 0x80
   4e480:	bl	2e934 <fputs@plt+0x1d79c>
   4e484:	b	4e42c <fputs@plt+0x3d294>
   4e488:	bl	4dafc <fputs@plt+0x3c964>
   4e48c:	mov	r3, #0
   4e490:	str	r3, [r4, #4]
   4e494:	str	r3, [r4, #12]
   4e498:	mov	r0, sl
   4e49c:	bl	20580 <fputs@plt+0xf3e8>
   4e4a0:	b	4e43c <fputs@plt+0x3d2a4>
   4e4a4:	andeq	lr, r7, r0, lsr #29
   4e4a8:	andeq	r6, r8, ip, lsl #4
   4e4ac:	andeq	r6, r8, ip, lsr #3
   4e4b0:	andeq	r6, r8, r4, asr #3
   4e4b4:	andeq	r6, r8, r0, ror #3
   4e4b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4e4bc:	sub	sp, sp, #24
   4e4c0:	mov	r8, r2
   4e4c4:	ldr	r2, [r0, #20]
   4e4c8:	cmp	r2, #0
   4e4cc:	ble	4e560 <fputs@plt+0x3d3c8>
   4e4d0:	mov	r6, r0
   4e4d4:	mov	r5, r1
   4e4d8:	mov	r7, #0
   4e4dc:	mov	r4, r7
   4e4e0:	mov	r0, r7
   4e4e4:	mov	sl, r7
   4e4e8:	mov	r9, #1
   4e4ec:	b	4e598 <fputs@plt+0x3d400>
   4e4f0:	ldr	r1, [r1]
   4e4f4:	ldr	r0, [r1, #216]	; 0xd8
   4e4f8:	cmp	r0, #0
   4e4fc:	beq	4e568 <fputs@plt+0x3d3d0>
   4e500:	cmp	r8, #0
   4e504:	ldrne	r2, [r1, #184]	; 0xb8
   4e508:	moveq	r2, sl
   4e50c:	ldr	ip, [r1, #188]	; 0xbc
   4e510:	ldr	lr, [sp, #56]	; 0x38
   4e514:	str	lr, [sp, #16]
   4e518:	str	r3, [sp, #12]
   4e51c:	ldr	r3, [r1, #208]	; 0xd0
   4e520:	str	r3, [sp, #8]
   4e524:	ldr	r3, [r1, #160]	; 0xa0
   4e528:	str	r3, [sp, #4]
   4e52c:	ldrb	r3, [r1, #10]
   4e530:	str	r3, [sp]
   4e534:	mov	r3, ip
   4e538:	mov	r1, r8
   4e53c:	bl	4ce90 <fputs@plt+0x3bcf8>
   4e540:	cmp	r0, #5
   4e544:	moveq	r7, r9
   4e548:	moveq	r0, #0
   4e54c:	streq	r0, [sp, #56]	; 0x38
   4e550:	moveq	r3, r0
   4e554:	strne	sl, [sp, #56]	; 0x38
   4e558:	movne	r3, sl
   4e55c:	b	4e574 <fputs@plt+0x3d3dc>
   4e560:	mov	r0, #0
   4e564:	b	4e5e8 <fputs@plt+0x3d450>
   4e568:	mov	r0, #0
   4e56c:	str	r0, [sp, #56]	; 0x38
   4e570:	mov	r3, r0
   4e574:	add	r4, r4, #1
   4e578:	ldr	r2, [r6, #20]
   4e57c:	cmp	r2, r4
   4e580:	movle	r2, #0
   4e584:	movgt	r2, #1
   4e588:	cmp	r0, #0
   4e58c:	movne	r2, #0
   4e590:	cmp	r2, #0
   4e594:	beq	4e5d4 <fputs@plt+0x3d43c>
   4e598:	cmp	r5, #10
   4e59c:	cmpne	r5, r4
   4e5a0:	bne	4e574 <fputs@plt+0x3d3dc>
   4e5a4:	ldr	r2, [r6, #16]
   4e5a8:	add	r2, r2, r4, lsl #4
   4e5ac:	ldr	r2, [r2, #4]
   4e5b0:	cmp	r2, #0
   4e5b4:	beq	4e568 <fputs@plt+0x3d3d0>
   4e5b8:	ldr	r1, [r2, #4]
   4e5bc:	ldr	r2, [r2]
   4e5c0:	str	r2, [r1, #4]
   4e5c4:	ldrb	r2, [r1, #20]
   4e5c8:	cmp	r2, #0
   4e5cc:	beq	4e4f0 <fputs@plt+0x3d358>
   4e5d0:	mov	r0, #6
   4e5d4:	eor	r7, r7, #1
   4e5d8:	cmp	r0, #0
   4e5dc:	orrne	r7, r7, #1
   4e5e0:	cmp	r7, #0
   4e5e4:	moveq	r0, #5
   4e5e8:	add	sp, sp, #24
   4e5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4e5f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e5f4:	sub	sp, sp, #44	; 0x2c
   4e5f8:	mov	r4, r0
   4e5fc:	ldr	r5, [r0]
   4e600:	ldrb	r3, [r5, #69]	; 0x45
   4e604:	cmp	r3, #0
   4e608:	movne	r3, #7
   4e60c:	strne	r3, [r0, #80]	; 0x50
   4e610:	ldr	r0, [r0, #200]	; 0xc8
   4e614:	cmp	r0, #0
   4e618:	beq	4e628 <fputs@plt+0x3d490>
   4e61c:	ldr	r2, [r4, #196]	; 0xc4
   4e620:	mov	r1, #0
   4e624:	bl	10f64 <memset@plt>
   4e628:	ldr	r0, [r4, #176]	; 0xb0
   4e62c:	cmp	r0, #0
   4e630:	bne	4e63c <fputs@plt+0x3d4a4>
   4e634:	b	4e658 <fputs@plt+0x3d4c0>
   4e638:	mov	r0, r3
   4e63c:	ldr	r3, [r0, #4]
   4e640:	cmp	r3, #0
   4e644:	bne	4e638 <fputs@plt+0x3d4a0>
   4e648:	bl	4e178 <fputs@plt+0x3cfe0>
   4e64c:	mov	r3, #0
   4e650:	str	r3, [r4, #176]	; 0xb0
   4e654:	str	r3, [r4, #184]	; 0xb8
   4e658:	mov	r0, r4
   4e65c:	bl	4e114 <fputs@plt+0x3cf7c>
   4e660:	ldr	r0, [r4, #8]
   4e664:	cmp	r0, #0
   4e668:	beq	4e674 <fputs@plt+0x3d4dc>
   4e66c:	ldr	r1, [r4, #28]
   4e670:	bl	21784 <fputs@plt+0x105ec>
   4e674:	ldr	r6, [r4, #180]	; 0xb4
   4e678:	cmp	r6, #0
   4e67c:	beq	4e710 <fputs@plt+0x3d578>
   4e680:	mov	fp, #0
   4e684:	mvn	sl, #0
   4e688:	ldr	r3, [r6, #4]
   4e68c:	str	r3, [r4, #180]	; 0xb4
   4e690:	add	r9, r6, #80	; 0x50
   4e694:	ldr	r8, [r6, #64]	; 0x40
   4e698:	add	r8, r8, r8, lsl #2
   4e69c:	lsl	r8, r8, #3
   4e6a0:	ldr	r3, [r6, #68]	; 0x44
   4e6a4:	cmp	r3, #0
   4e6a8:	ble	4e6d0 <fputs@plt+0x3d538>
   4e6ac:	add	r8, r9, r8
   4e6b0:	mov	r7, #0
   4e6b4:	ldr	r1, [r8], #4
   4e6b8:	ldr	r0, [r6]
   4e6bc:	bl	4e06c <fputs@plt+0x3ced4>
   4e6c0:	add	r7, r7, #1
   4e6c4:	ldr	r3, [r6, #68]	; 0x44
   4e6c8:	cmp	r7, r3
   4e6cc:	blt	4e6b4 <fputs@plt+0x3d51c>
   4e6d0:	ldr	r1, [r6, #64]	; 0x40
   4e6d4:	mov	r0, r9
   4e6d8:	bl	21784 <fputs@plt+0x105ec>
   4e6dc:	ldr	r0, [r6]
   4e6e0:	mov	r3, fp
   4e6e4:	mov	r2, sl
   4e6e8:	add	r1, r6, #40	; 0x28
   4e6ec:	ldr	r0, [r0]
   4e6f0:	bl	20104 <fputs@plt+0xef6c>
   4e6f4:	ldr	r3, [r6]
   4e6f8:	mov	r1, r6
   4e6fc:	ldr	r0, [r3]
   4e700:	bl	1fc00 <fputs@plt+0xea68>
   4e704:	ldr	r6, [r4, #180]	; 0xb4
   4e708:	cmp	r6, #0
   4e70c:	bne	4e688 <fputs@plt+0x3d4f0>
   4e710:	ldr	r3, [r4, #204]	; 0xcc
   4e714:	cmp	r3, #0
   4e718:	beq	4e730 <fputs@plt+0x3d598>
   4e71c:	mov	r3, #0
   4e720:	mvn	r2, #0
   4e724:	add	r1, r4, #204	; 0xcc
   4e728:	ldr	r0, [r4]
   4e72c:	bl	20104 <fputs@plt+0xef6c>
   4e730:	ldr	r2, [r4, #40]	; 0x28
   4e734:	ldr	r3, [pc, #2532]	; 4f120 <fputs@plt+0x3df88>
   4e738:	cmp	r2, r3
   4e73c:	movne	r0, #0
   4e740:	beq	4e74c <fputs@plt+0x3d5b4>
   4e744:	add	sp, sp, #44	; 0x2c
   4e748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e74c:	ldr	r3, [r4, #76]	; 0x4c
   4e750:	cmp	r3, #0
   4e754:	blt	4e798 <fputs@plt+0x3d600>
   4e758:	ldrb	r3, [r4, #89]	; 0x59
   4e75c:	tst	r3, #64	; 0x40
   4e760:	bne	4e7bc <fputs@plt+0x3d624>
   4e764:	ldr	r3, [r5, #152]	; 0x98
   4e768:	sub	r3, r3, #1
   4e76c:	str	r3, [r5, #152]	; 0x98
   4e770:	ldrb	r3, [r4, #89]	; 0x59
   4e774:	tst	r3, #32
   4e778:	ldreq	r3, [r5, #160]	; 0xa0
   4e77c:	subeq	r3, r3, #1
   4e780:	streq	r3, [r5, #160]	; 0xa0
   4e784:	ldrb	r3, [r4, #89]	; 0x59
   4e788:	tst	r3, #64	; 0x40
   4e78c:	ldrne	r3, [r5, #156]	; 0x9c
   4e790:	subne	r3, r3, #1
   4e794:	strne	r3, [r5, #156]	; 0x9c
   4e798:	ldr	r3, [pc, #2436]	; 4f124 <fputs@plt+0x3df8c>
   4e79c:	str	r3, [r4, #40]	; 0x28
   4e7a0:	ldrb	r3, [r5, #69]	; 0x45
   4e7a4:	cmp	r3, #0
   4e7a8:	beq	4ef60 <fputs@plt+0x3ddc8>
   4e7ac:	mov	r3, #7
   4e7b0:	str	r3, [r4, #80]	; 0x50
   4e7b4:	mov	r0, #0
   4e7b8:	b	4e744 <fputs@plt+0x3d5ac>
   4e7bc:	mov	r0, r4
   4e7c0:	bl	1e8ac <fputs@plt+0xd714>
   4e7c4:	ldr	r2, [r4, #80]	; 0x50
   4e7c8:	uxtb	r3, r2
   4e7cc:	cmp	r3, #7
   4e7d0:	movne	r1, #0
   4e7d4:	moveq	r1, #1
   4e7d8:	cmp	r3, #7
   4e7dc:	cmpne	r3, #10
   4e7e0:	beq	4e8d4 <fputs@plt+0x3d73c>
   4e7e4:	and	r2, r2, #251	; 0xfb
   4e7e8:	cmp	r2, #9
   4e7ec:	moveq	r6, #1
   4e7f0:	movne	r6, #0
   4e7f4:	movne	r3, #0
   4e7f8:	strne	r3, [sp, #8]
   4e7fc:	beq	4e8d8 <fputs@plt+0x3d740>
   4e800:	ldr	r3, [r4, #80]	; 0x50
   4e804:	cmp	r3, #0
   4e808:	beq	4e950 <fputs@plt+0x3d7b8>
   4e80c:	ldr	r3, [r5, #316]	; 0x13c
   4e810:	cmp	r3, #0
   4e814:	ble	4e824 <fputs@plt+0x3d68c>
   4e818:	ldr	r3, [r5, #340]	; 0x154
   4e81c:	cmp	r3, #0
   4e820:	beq	4e84c <fputs@plt+0x3d6b4>
   4e824:	ldrb	r3, [r5, #67]	; 0x43
   4e828:	cmp	r3, #0
   4e82c:	beq	4e84c <fputs@plt+0x3d6b4>
   4e830:	ldrb	r3, [r4, #89]	; 0x59
   4e834:	lsr	r3, r3, #5
   4e838:	eor	r3, r3, #1
   4e83c:	and	r3, r3, #1
   4e840:	ldr	r2, [r5, #160]	; 0xa0
   4e844:	cmp	r2, r3
   4e848:	beq	4e960 <fputs@plt+0x3d7c8>
   4e84c:	ldr	r3, [sp, #8]
   4e850:	cmp	r3, #0
   4e854:	bne	4f064 <fputs@plt+0x3decc>
   4e858:	ldr	r3, [r4, #80]	; 0x50
   4e85c:	cmp	r3, #0
   4e860:	beq	4f05c <fputs@plt+0x3dec4>
   4e864:	ldrb	r3, [r4, #86]	; 0x56
   4e868:	cmp	r3, #3
   4e86c:	beq	4f0d8 <fputs@plt+0x3df40>
   4e870:	cmp	r3, #2
   4e874:	beq	4f0e4 <fputs@plt+0x3df4c>
   4e878:	mov	r1, #516	; 0x204
   4e87c:	mov	r0, r5
   4e880:	bl	4a7f0 <fputs@plt+0x39658>
   4e884:	mov	r0, r5
   4e888:	bl	20420 <fputs@plt+0xf288>
   4e88c:	mov	r3, #1
   4e890:	strb	r3, [r5, #67]	; 0x43
   4e894:	mov	r3, #0
   4e898:	str	r3, [r4, #92]	; 0x5c
   4e89c:	ldrb	r3, [r4, #89]	; 0x59
   4e8a0:	tst	r3, #4
   4e8a4:	beq	4e8c4 <fputs@plt+0x3d72c>
   4e8a8:	ldr	r2, [r4, #92]	; 0x5c
   4e8ac:	str	r2, [r5, #84]	; 0x54
   4e8b0:	ldr	r3, [r5, #88]	; 0x58
   4e8b4:	add	r3, r3, r2
   4e8b8:	str	r3, [r5, #88]	; 0x58
   4e8bc:	mov	r3, #0
   4e8c0:	str	r3, [r4, #92]	; 0x5c
   4e8c4:	ldr	r3, [r4, #76]	; 0x4c
   4e8c8:	cmp	r3, #0
   4e8cc:	bge	4e764 <fputs@plt+0x3d5cc>
   4e8d0:	b	4e798 <fputs@plt+0x3d600>
   4e8d4:	mov	r6, #1
   4e8d8:	ldrb	r0, [r4, #89]	; 0x59
   4e8dc:	lsr	r2, r0, #5
   4e8e0:	eor	r2, r2, #1
   4e8e4:	cmp	r3, #9
   4e8e8:	orrne	r2, r2, #1
   4e8ec:	tst	r2, #1
   4e8f0:	beq	4e944 <fputs@plt+0x3d7ac>
   4e8f4:	cmp	r3, #13
   4e8f8:	movne	r3, r1
   4e8fc:	orreq	r3, r1, #1
   4e900:	cmp	r3, #0
   4e904:	beq	4e918 <fputs@plt+0x3d780>
   4e908:	tst	r0, #16
   4e90c:	movne	r3, #2
   4e910:	strne	r3, [sp, #8]
   4e914:	bne	4e800 <fputs@plt+0x3d668>
   4e918:	mov	r1, #516	; 0x204
   4e91c:	mov	r0, r5
   4e920:	bl	4a7f0 <fputs@plt+0x39658>
   4e924:	mov	r0, r5
   4e928:	bl	20420 <fputs@plt+0xf288>
   4e92c:	mov	r3, #1
   4e930:	strb	r3, [r5, #67]	; 0x43
   4e934:	mov	r3, #0
   4e938:	str	r3, [r4, #92]	; 0x5c
   4e93c:	str	r3, [sp, #8]
   4e940:	b	4e800 <fputs@plt+0x3d668>
   4e944:	mov	r3, #0
   4e948:	str	r3, [sp, #8]
   4e94c:	b	4e800 <fputs@plt+0x3d668>
   4e950:	mov	r1, #0
   4e954:	mov	r0, r4
   4e958:	bl	3daa4 <fputs@plt+0x2c90c>
   4e95c:	b	4e80c <fputs@plt+0x3d674>
   4e960:	ldr	r3, [r4, #80]	; 0x50
   4e964:	cmp	r3, #0
   4e968:	beq	4e988 <fputs@plt+0x3d7f0>
   4e96c:	ldrb	r2, [r4, #86]	; 0x56
   4e970:	eor	r3, r6, #1
   4e974:	cmp	r2, #3
   4e978:	movne	r3, #0
   4e97c:	andeq	r3, r3, #1
   4e980:	cmp	r3, #0
   4e984:	beq	4ef2c <fputs@plt+0x3dd94>
   4e988:	mov	r1, #1
   4e98c:	mov	r0, r4
   4e990:	bl	3daa4 <fputs@plt+0x2c90c>
   4e994:	subs	r7, r0, #0
   4e998:	beq	4e9b4 <fputs@plt+0x3d81c>
   4e99c:	ldrb	r3, [r4, #89]	; 0x59
   4e9a0:	tst	r3, #32
   4e9a4:	ldreq	r6, [pc, #1916]	; 4f128 <fputs@plt+0x3df90>
   4e9a8:	beq	4eef0 <fputs@plt+0x3dd58>
   4e9ac:	mov	r0, #1
   4e9b0:	b	4e744 <fputs@plt+0x3d5ac>
   4e9b4:	ldr	sl, [r5, #340]	; 0x154
   4e9b8:	mov	r3, #0
   4e9bc:	str	r3, [r5, #340]	; 0x154
   4e9c0:	ldr	r3, [r5, #316]	; 0x13c
   4e9c4:	cmp	r3, #0
   4e9c8:	ble	4ea24 <fputs@plt+0x3d88c>
   4e9cc:	sub	fp, sl, #4
   4e9d0:	mov	r8, r7
   4e9d4:	ldr	r3, [fp, #4]!
   4e9d8:	ldr	r9, [r3, #8]
   4e9dc:	cmp	r9, #0
   4e9e0:	beq	4f0f0 <fputs@plt+0x3df58>
   4e9e4:	ldr	r3, [r9]
   4e9e8:	ldr	r3, [r3, #60]	; 0x3c
   4e9ec:	cmp	r3, #0
   4e9f0:	beq	4f0f0 <fputs@plt+0x3df58>
   4e9f4:	mov	r0, r9
   4e9f8:	blx	r3
   4e9fc:	mov	r6, r0
   4ea00:	mov	r1, r9
   4ea04:	mov	r0, r4
   4ea08:	bl	24fd8 <fputs@plt+0x13e40>
   4ea0c:	add	r8, r8, #1
   4ea10:	cmp	r6, #0
   4ea14:	bne	4ef70 <fputs@plt+0x3ddd8>
   4ea18:	ldr	r3, [r5, #316]	; 0x13c
   4ea1c:	cmp	r3, r8
   4ea20:	bgt	4e9d4 <fputs@plt+0x3d83c>
   4ea24:	str	sl, [r5, #340]	; 0x154
   4ea28:	ldr	r3, [r5, #20]
   4ea2c:	cmp	r3, #0
   4ea30:	bgt	4eb0c <fputs@plt+0x3d974>
   4ea34:	ldr	r3, [r5, #16]
   4ea38:	ldr	r3, [r3, #4]
   4ea3c:	ldr	r3, [r3, #4]
   4ea40:	ldr	r3, [r3]
   4ea44:	ldrb	r2, [r3, #16]
   4ea48:	cmp	r2, #0
   4ea4c:	moveq	r9, r7
   4ea50:	bne	4ea70 <fputs@plt+0x3d8d8>
   4ea54:	ldr	r8, [r3, #176]	; 0xb0
   4ea58:	mov	r0, r8
   4ea5c:	bl	1b3e0 <fputs@plt+0xa248>
   4ea60:	mov	r6, r0
   4ea64:	cmp	r0, #0
   4ea68:	cmpne	r9, #1
   4ea6c:	bgt	4eb70 <fputs@plt+0x3d9d8>
   4ea70:	ldr	r3, [r5, #20]
   4ea74:	cmp	r3, #0
   4ea78:	ble	4eafc <fputs@plt+0x3d964>
   4ea7c:	mov	r8, r7
   4ea80:	mov	r9, #0
   4ea84:	ldr	r3, [r5, #16]
   4ea88:	add	r3, r3, r8, lsl #4
   4ea8c:	ldr	r0, [r3, #4]
   4ea90:	cmp	r0, #0
   4ea94:	beq	4f0f8 <fputs@plt+0x3df60>
   4ea98:	mov	r1, r9
   4ea9c:	bl	4c5fc <fputs@plt+0x3b464>
   4eaa0:	add	r8, r8, #1
   4eaa4:	cmp	r0, #0
   4eaa8:	bne	4f054 <fputs@plt+0x3debc>
   4eaac:	ldr	r3, [r5, #20]
   4eab0:	cmp	r3, r8
   4eab4:	bgt	4ea84 <fputs@plt+0x3d8ec>
   4eab8:	ldr	r3, [r5, #20]
   4eabc:	cmp	r3, #0
   4eac0:	movgt	r8, #0
   4eac4:	ble	4eafc <fputs@plt+0x3d964>
   4eac8:	ldr	r3, [r5, #16]
   4eacc:	add	r3, r3, r7, lsl #4
   4ead0:	ldr	r0, [r3, #4]
   4ead4:	cmp	r0, #0
   4ead8:	beq	4f100 <fputs@plt+0x3df68>
   4eadc:	mov	r1, r8
   4eae0:	bl	45b34 <fputs@plt+0x3499c>
   4eae4:	add	r7, r7, #1
   4eae8:	cmp	r0, #0
   4eaec:	bne	4f110 <fputs@plt+0x3df78>
   4eaf0:	ldr	r3, [r5, #20]
   4eaf4:	cmp	r3, r7
   4eaf8:	bgt	4eac8 <fputs@plt+0x3d930>
   4eafc:	mov	r1, #64	; 0x40
   4eb00:	mov	r0, r5
   4eb04:	bl	20388 <fputs@plt+0xf1f0>
   4eb08:	b	4ee08 <fputs@plt+0x3dc70>
   4eb0c:	mov	r2, r7
   4eb10:	mov	r9, r7
   4eb14:	mov	r8, #1
   4eb18:	mov	sl, #0
   4eb1c:	ldr	fp, [pc, #1544]	; 4f12c <fputs@plt+0x3df94>
   4eb20:	b	4f008 <fputs@plt+0x3de70>
   4eb24:	cmp	r2, #0
   4eb28:	beq	4eb4c <fputs@plt+0x3d9b4>
   4eb2c:	ldr	r3, [r5, #200]	; 0xc8
   4eb30:	cmp	r3, #0
   4eb34:	beq	4eb4c <fputs@plt+0x3d9b4>
   4eb38:	ldr	r0, [r5, #196]	; 0xc4
   4eb3c:	blx	r3
   4eb40:	cmp	r0, #0
   4eb44:	ldrne	r6, [pc, #1508]	; 4f130 <fputs@plt+0x3df98>
   4eb48:	bne	4eef0 <fputs@plt+0x3dd58>
   4eb4c:	ldr	r3, [r5, #16]
   4eb50:	ldr	r3, [r3, #4]
   4eb54:	ldr	r3, [r3, #4]
   4eb58:	ldr	r3, [r3]
   4eb5c:	ldrb	r2, [r3, #16]
   4eb60:	cmp	r2, #0
   4eb64:	beq	4ea54 <fputs@plt+0x3d8bc>
   4eb68:	ldr	r8, [pc, #1476]	; 4f134 <fputs@plt+0x3df9c>
   4eb6c:	b	4ea58 <fputs@plt+0x3d8c0>
   4eb70:	ldr	fp, [r5]
   4eb74:	mov	r2, r8
   4eb78:	ldr	r1, [pc, #1464]	; 4f138 <fputs@plt+0x3dfa0>
   4eb7c:	mov	r0, r5
   4eb80:	bl	3db1c <fputs@plt+0x2c984>
   4eb84:	subs	r8, r0, #0
   4eb88:	beq	4eee0 <fputs@plt+0x3dd48>
   4eb8c:	add	r9, r8, r6
   4eb90:	mov	sl, #13
   4eb94:	add	r7, r7, #1
   4eb98:	add	r1, sp, #36	; 0x24
   4eb9c:	mov	r0, #4
   4eba0:	bl	4110c <fputs@plt+0x2ff74>
   4eba4:	ldr	r3, [sp, #36]	; 0x24
   4eba8:	uxtb	r2, r3
   4ebac:	str	r2, [sp]
   4ebb0:	lsr	r3, r3, #8
   4ebb4:	ldr	r2, [pc, #1408]	; 4f13c <fputs@plt+0x3dfa4>
   4ebb8:	mov	r1, r9
   4ebbc:	mov	r0, sl
   4ebc0:	bl	2e934 <fputs@plt+0x1d79c>
   4ebc4:	add	r3, sp, #32
   4ebc8:	mov	r2, #0
   4ebcc:	mov	r1, r8
   4ebd0:	mov	r0, fp
   4ebd4:	bl	13830 <fputs@plt+0x2698>
   4ebd8:	cmp	r0, #0
   4ebdc:	bne	4ecd8 <fputs@plt+0x3db40>
   4ebe0:	ldr	r3, [sp, #32]
   4ebe4:	cmp	r3, #0
   4ebe8:	beq	4ec1c <fputs@plt+0x3da84>
   4ebec:	cmp	r7, #0
   4ebf0:	beq	4eb94 <fputs@plt+0x3d9fc>
   4ebf4:	cmp	r7, #100	; 0x64
   4ebf8:	ble	4ec64 <fputs@plt+0x3dacc>
   4ebfc:	mov	r2, r8
   4ec00:	ldr	r1, [pc, #1336]	; 4f140 <fputs@plt+0x3dfa8>
   4ec04:	mov	r0, #13
   4ec08:	bl	319f4 <fputs@plt+0x2085c>
   4ec0c:	mov	r2, #0
   4ec10:	mov	r1, r8
   4ec14:	mov	r0, fp
   4ec18:	bl	13820 <fputs@plt+0x2688>
   4ec1c:	ldr	r0, [fp, #4]
   4ec20:	asr	r1, r0, #31
   4ec24:	bl	1c2dc <fputs@plt+0xb144>
   4ec28:	subs	r2, r0, #0
   4ec2c:	str	r2, [sp, #12]
   4ec30:	beq	4f030 <fputs@plt+0x3de98>
   4ec34:	mov	r3, #0
   4ec38:	str	r3, [sp]
   4ec3c:	ldr	r3, [pc, #1280]	; 4f144 <fputs@plt+0x3dfac>
   4ec40:	mov	r1, r8
   4ec44:	mov	r0, fp
   4ec48:	bl	137f0 <fputs@plt+0x2658>
   4ec4c:	subs	r9, r0, #0
   4ec50:	beq	4ec80 <fputs@plt+0x3dae8>
   4ec54:	ldr	r0, [sp, #12]
   4ec58:	bl	1fb70 <fputs@plt+0xe9d8>
   4ec5c:	mov	r6, r9
   4ec60:	b	4ecdc <fputs@plt+0x3db44>
   4ec64:	cmp	r7, #1
   4ec68:	bne	4eb94 <fputs@plt+0x3d9fc>
   4ec6c:	mov	r2, r8
   4ec70:	ldr	r1, [pc, #1232]	; 4f148 <fputs@plt+0x3dfb0>
   4ec74:	mov	r0, sl
   4ec78:	bl	319f4 <fputs@plt+0x2085c>
   4ec7c:	b	4eb94 <fputs@plt+0x3d9fc>
   4ec80:	ldr	r3, [r5, #20]
   4ec84:	cmp	r3, #0
   4ec88:	bgt	4ed08 <fputs@plt+0x3db70>
   4ec8c:	ldr	r0, [sp, #12]
   4ec90:	bl	137a4 <fputs@plt+0x260c>
   4ec94:	tst	r0, #1024	; 0x400
   4ec98:	bne	4ed7c <fputs@plt+0x3dbe4>
   4ec9c:	mov	r1, #2
   4eca0:	ldr	r0, [sp, #12]
   4eca4:	bl	13754 <fputs@plt+0x25bc>
   4eca8:	subs	r6, r0, #0
   4ecac:	beq	4ed7c <fputs@plt+0x3dbe4>
   4ecb0:	ldr	r0, [sp, #12]
   4ecb4:	bl	1fbe0 <fputs@plt+0xea48>
   4ecb8:	mov	r2, #0
   4ecbc:	mov	r1, r8
   4ecc0:	mov	r0, fp
   4ecc4:	bl	13820 <fputs@plt+0x2688>
   4ecc8:	mov	r1, r8
   4eccc:	mov	r0, r5
   4ecd0:	bl	1fc00 <fputs@plt+0xea68>
   4ecd4:	b	4ece8 <fputs@plt+0x3db50>
   4ecd8:	mov	r6, r0
   4ecdc:	mov	r1, r8
   4ece0:	mov	r0, r5
   4ece4:	bl	1fc00 <fputs@plt+0xea68>
   4ece8:	cmp	r6, #5
   4ecec:	bne	4eee8 <fputs@plt+0x3dd50>
   4ecf0:	ldrb	r3, [r4, #89]	; 0x59
   4ecf4:	tst	r3, #32
   4ecf8:	moveq	r6, #5
   4ecfc:	beq	4eef0 <fputs@plt+0x3dd58>
   4ed00:	mov	r0, #5
   4ed04:	b	4e744 <fputs@plt+0x3d5ac>
   4ed08:	mov	sl, r9
   4ed0c:	mov	r2, #0
   4ed10:	mov	r3, #0
   4ed14:	strd	r2, [sp, #16]
   4ed18:	str	r8, [sp, #24]
   4ed1c:	str	r9, [sp, #28]
   4ed20:	ldr	r3, [r5, #16]
   4ed24:	add	r3, r3, sl, lsl #4
   4ed28:	ldr	r3, [r3, #4]
   4ed2c:	cmp	r3, #0
   4ed30:	beq	4ed54 <fputs@plt+0x3dbbc>
   4ed34:	ldrb	r2, [r3, #8]
   4ed38:	cmp	r2, #2
   4ed3c:	bne	4ed54 <fputs@plt+0x3dbbc>
   4ed40:	ldr	r3, [r3, #4]
   4ed44:	ldr	r3, [r3]
   4ed48:	ldr	r7, [r3, #180]	; 0xb4
   4ed4c:	cmp	r7, #0
   4ed50:	bne	4ee30 <fputs@plt+0x3dc98>
   4ed54:	add	sl, sl, #1
   4ed58:	ldr	r3, [r5, #20]
   4ed5c:	cmp	sl, r3
   4ed60:	blt	4ed20 <fputs@plt+0x3db88>
   4ed64:	ldr	r8, [sp, #24]
   4ed68:	ldr	r9, [sp, #28]
   4ed6c:	ldr	r0, [sp, #12]
   4ed70:	bl	137a4 <fputs@plt+0x260c>
   4ed74:	tst	r0, #1024	; 0x400
   4ed78:	beq	4ec9c <fputs@plt+0x3db04>
   4ed7c:	ldr	r3, [r5, #20]
   4ed80:	cmp	r3, #0
   4ed84:	bgt	4eea8 <fputs@plt+0x3dd10>
   4ed88:	ldr	r0, [sp, #12]
   4ed8c:	bl	1fbe0 <fputs@plt+0xea48>
   4ed90:	mov	r2, #1
   4ed94:	mov	r1, r8
   4ed98:	mov	r0, fp
   4ed9c:	bl	13820 <fputs@plt+0x2688>
   4eda0:	mov	r6, r0
   4eda4:	mov	r1, r8
   4eda8:	mov	r0, r5
   4edac:	bl	1fc00 <fputs@plt+0xea68>
   4edb0:	cmp	r6, #0
   4edb4:	bne	4ece8 <fputs@plt+0x3db50>
   4edb8:	bl	13918 <fputs@plt+0x2780>
   4edbc:	ldr	r3, [r5, #20]
   4edc0:	cmp	r3, #0
   4edc4:	ble	4edf8 <fputs@plt+0x3dc60>
   4edc8:	mov	r7, #1
   4edcc:	ldr	r3, [r5, #16]
   4edd0:	add	r3, r3, r6, lsl #4
   4edd4:	ldr	r0, [r3, #4]
   4edd8:	cmp	r0, #0
   4eddc:	beq	4ede8 <fputs@plt+0x3dc50>
   4ede0:	mov	r1, r7
   4ede4:	bl	45b34 <fputs@plt+0x3499c>
   4ede8:	add	r6, r6, #1
   4edec:	ldr	r3, [r5, #20]
   4edf0:	cmp	r6, r3
   4edf4:	blt	4edcc <fputs@plt+0x3dc34>
   4edf8:	bl	13938 <fputs@plt+0x27a0>
   4edfc:	mov	r1, #64	; 0x40
   4ee00:	mov	r0, r5
   4ee04:	bl	20388 <fputs@plt+0xf1f0>
   4ee08:	add	r3, r5, #448	; 0x1c0
   4ee0c:	mov	r0, #0
   4ee10:	mov	r1, #0
   4ee14:	strd	r0, [r3, #-8]
   4ee18:	strd	r0, [r3]
   4ee1c:	ldr	r3, [r5, #24]
   4ee20:	bic	r3, r3, #16777216	; 0x1000000
   4ee24:	bic	r3, r3, #2
   4ee28:	str	r3, [r5, #24]
   4ee2c:	b	4ef08 <fputs@plt+0x3dd70>
   4ee30:	mov	r0, r7
   4ee34:	bl	1b3e0 <fputs@plt+0xa248>
   4ee38:	ldrd	r8, [sp, #16]
   4ee3c:	mov	r2, r8
   4ee40:	mov	r3, r9
   4ee44:	strd	r2, [sp]
   4ee48:	add	r2, r0, #1
   4ee4c:	mov	r1, r7
   4ee50:	ldr	r0, [sp, #12]
   4ee54:	bl	1371c <fputs@plt+0x2584>
   4ee58:	mov	r6, r0
   4ee5c:	mov	r0, r7
   4ee60:	bl	1b3e0 <fputs@plt+0xa248>
   4ee64:	add	r0, r0, #1
   4ee68:	adds	r8, r8, r0
   4ee6c:	adc	r9, r9, r0, asr #31
   4ee70:	strd	r8, [sp, #16]
   4ee74:	cmp	r6, #0
   4ee78:	beq	4ed54 <fputs@plt+0x3dbbc>
   4ee7c:	ldr	r8, [sp, #24]
   4ee80:	ldr	r0, [sp, #12]
   4ee84:	bl	1fbe0 <fputs@plt+0xea48>
   4ee88:	mov	r2, #0
   4ee8c:	mov	r1, r8
   4ee90:	mov	r0, fp
   4ee94:	bl	13820 <fputs@plt+0x2688>
   4ee98:	mov	r1, r8
   4ee9c:	mov	r0, r5
   4eea0:	bl	1fc00 <fputs@plt+0xea68>
   4eea4:	b	4ece8 <fputs@plt+0x3db50>
   4eea8:	ldr	r3, [r5, #16]
   4eeac:	add	r3, r3, r9, lsl #4
   4eeb0:	ldr	r0, [r3, #4]
   4eeb4:	cmp	r0, #0
   4eeb8:	beq	4f108 <fputs@plt+0x3df70>
   4eebc:	mov	r1, r8
   4eec0:	bl	4c5fc <fputs@plt+0x3b464>
   4eec4:	add	r9, r9, #1
   4eec8:	cmp	r0, #0
   4eecc:	bne	4f038 <fputs@plt+0x3dea0>
   4eed0:	ldr	r3, [r5, #20]
   4eed4:	cmp	r9, r3
   4eed8:	blt	4eea8 <fputs@plt+0x3dd10>
   4eedc:	b	4ed88 <fputs@plt+0x3dbf0>
   4eee0:	mov	r6, #7
   4eee4:	b	4ece8 <fputs@plt+0x3db50>
   4eee8:	cmp	r6, #0
   4eeec:	beq	4ee08 <fputs@plt+0x3dc70>
   4eef0:	str	r6, [r4, #80]	; 0x50
   4eef4:	mov	r1, #0
   4eef8:	mov	r0, r5
   4eefc:	bl	4a7f0 <fputs@plt+0x39658>
   4ef00:	mov	r3, #0
   4ef04:	str	r3, [r4, #92]	; 0x5c
   4ef08:	mov	r3, #0
   4ef0c:	str	r3, [r5, #436]	; 0x1b4
   4ef10:	ldr	r3, [sp, #8]
   4ef14:	cmp	r3, #0
   4ef18:	bne	4f064 <fputs@plt+0x3decc>
   4ef1c:	ldrb	r3, [r4, #89]	; 0x59
   4ef20:	tst	r3, #4
   4ef24:	bne	4e8a8 <fputs@plt+0x3d710>
   4ef28:	b	4e8c4 <fputs@plt+0x3d72c>
   4ef2c:	mov	r1, #0
   4ef30:	mov	r0, r5
   4ef34:	bl	4a7f0 <fputs@plt+0x39658>
   4ef38:	mov	r3, #0
   4ef3c:	str	r3, [r4, #92]	; 0x5c
   4ef40:	b	4ef08 <fputs@plt+0x3dd70>
   4ef44:	str	r0, [r4, #80]	; 0x50
   4ef48:	ldr	r1, [r4, #44]	; 0x2c
   4ef4c:	mov	r0, r5
   4ef50:	bl	1fc00 <fputs@plt+0xea68>
   4ef54:	mov	r3, #0
   4ef58:	str	r3, [r4, #44]	; 0x2c
   4ef5c:	b	4f090 <fputs@plt+0x3def8>
   4ef60:	ldr	r0, [r4, #80]	; 0x50
   4ef64:	cmp	r0, #5
   4ef68:	movne	r0, #0
   4ef6c:	b	4e744 <fputs@plt+0x3d5ac>
   4ef70:	str	sl, [r5, #340]	; 0x154
   4ef74:	cmp	r6, #5
   4ef78:	bne	4eef0 <fputs@plt+0x3dd58>
   4ef7c:	b	4ecf0 <fputs@plt+0x3db58>
   4ef80:	ldr	r2, [r3, #4]
   4ef84:	ldr	r1, [r3]
   4ef88:	str	r1, [r2, #4]
   4ef8c:	ldr	r3, [r3, #4]
   4ef90:	ldr	r0, [r3]
   4ef94:	ldr	r3, [r5, #16]
   4ef98:	add	r3, r3, sl
   4ef9c:	ldrb	r3, [r3, #8]
   4efa0:	cmp	r3, #1
   4efa4:	beq	4efbc <fputs@plt+0x3de24>
   4efa8:	ldrb	r3, [r0, #5]
   4efac:	add	r3, fp, r3
   4efb0:	ldrb	r3, [r3, #3716]	; 0xe84
   4efb4:	cmp	r3, #0
   4efb8:	addne	r9, r9, #1
   4efbc:	ldr	r6, [r0, #44]	; 0x2c
   4efc0:	cmp	r6, #0
   4efc4:	bne	4ef74 <fputs@plt+0x3dddc>
   4efc8:	ldr	r3, [r0, #216]	; 0xd8
   4efcc:	cmp	r3, #0
   4efd0:	movne	r3, r8
   4efd4:	movne	r2, #1
   4efd8:	bne	4eff4 <fputs@plt+0x3de5c>
   4efdc:	mov	r1, #4
   4efe0:	bl	163b8 <fputs@plt+0x5220>
   4efe4:	mov	r3, r8
   4efe8:	subs	r6, r0, #0
   4efec:	bne	4f114 <fputs@plt+0x3df7c>
   4eff0:	mov	r2, #1
   4eff4:	add	sl, sl, #16
   4eff8:	add	r8, r8, #1
   4effc:	ldr	r1, [r5, #20]
   4f000:	cmp	r1, r3
   4f004:	ble	4eb24 <fputs@plt+0x3d98c>
   4f008:	ldr	r3, [r5, #16]
   4f00c:	add	r3, r3, sl
   4f010:	ldr	r3, [r3, #4]
   4f014:	cmp	r3, #0
   4f018:	beq	4f028 <fputs@plt+0x3de90>
   4f01c:	ldrb	r1, [r3, #8]
   4f020:	cmp	r1, #2
   4f024:	beq	4ef80 <fputs@plt+0x3dde8>
   4f028:	mov	r3, r8
   4f02c:	b	4eff4 <fputs@plt+0x3de5c>
   4f030:	mov	r9, #7
   4f034:	b	4ec5c <fputs@plt+0x3dac4>
   4f038:	mov	r6, r0
   4f03c:	ldr	r0, [sp, #12]
   4f040:	bl	1fbe0 <fputs@plt+0xea48>
   4f044:	mov	r1, r8
   4f048:	mov	r0, r5
   4f04c:	bl	1fc00 <fputs@plt+0xea68>
   4f050:	b	4ece8 <fputs@plt+0x3db50>
   4f054:	mov	r6, r0
   4f058:	b	4ef74 <fputs@plt+0x3dddc>
   4f05c:	mov	r3, #1
   4f060:	str	r3, [sp, #8]
   4f064:	ldr	r1, [sp, #8]
   4f068:	mov	r0, r4
   4f06c:	bl	45e4c <fputs@plt+0x34cb4>
   4f070:	cmp	r0, #0
   4f074:	beq	4f0b4 <fputs@plt+0x3df1c>
   4f078:	ldr	r3, [r4, #80]	; 0x50
   4f07c:	cmp	r3, #0
   4f080:	beq	4ef44 <fputs@plt+0x3ddac>
   4f084:	uxtb	r3, r3
   4f088:	cmp	r3, #19
   4f08c:	beq	4ef44 <fputs@plt+0x3ddac>
   4f090:	mov	r1, #516	; 0x204
   4f094:	mov	r0, r5
   4f098:	bl	4a7f0 <fputs@plt+0x39658>
   4f09c:	mov	r0, r5
   4f0a0:	bl	20420 <fputs@plt+0xf288>
   4f0a4:	mov	r3, #1
   4f0a8:	strb	r3, [r5, #67]	; 0x43
   4f0ac:	mov	r3, #0
   4f0b0:	str	r3, [r4, #92]	; 0x5c
   4f0b4:	ldrb	r3, [r4, #89]	; 0x59
   4f0b8:	tst	r3, #4
   4f0bc:	beq	4e8c4 <fputs@plt+0x3d72c>
   4f0c0:	ldr	r3, [sp, #8]
   4f0c4:	cmp	r3, #2
   4f0c8:	bne	4e8a8 <fputs@plt+0x3d710>
   4f0cc:	mov	r3, #0
   4f0d0:	str	r3, [r5, #84]	; 0x54
   4f0d4:	b	4e8bc <fputs@plt+0x3d724>
   4f0d8:	mov	r3, #1
   4f0dc:	str	r3, [sp, #8]
   4f0e0:	b	4f064 <fputs@plt+0x3decc>
   4f0e4:	mov	r3, #2
   4f0e8:	str	r3, [sp, #8]
   4f0ec:	b	4f064 <fputs@plt+0x3decc>
   4f0f0:	add	r8, r8, #1
   4f0f4:	b	4ea18 <fputs@plt+0x3d880>
   4f0f8:	add	r8, r8, #1
   4f0fc:	b	4eaac <fputs@plt+0x3d914>
   4f100:	add	r7, r7, #1
   4f104:	b	4eaf0 <fputs@plt+0x3d958>
   4f108:	add	r9, r9, #1
   4f10c:	b	4eed0 <fputs@plt+0x3dd38>
   4f110:	mov	r6, r0
   4f114:	cmp	r6, #5
   4f118:	bne	4eef0 <fputs@plt+0x3dd58>
   4f11c:	b	4ecf0 <fputs@plt+0x3db58>
   4f120:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   4f124:	orrspl	r2, ip, r3, ror r9
   4f128:	andeq	r0, r0, r3, lsl r3
   4f12c:			; <UNDEFINED> instruction: 0x000813b0
   4f130:	andeq	r0, r0, r3, lsl r2
   4f134:	andeq	lr, r7, r0, lsr #29
   4f138:	andeq	r6, r8, r4, lsr #4
   4f13c:	andeq	r6, r8, r4, asr r2
   4f140:	andeq	r6, r8, r4, lsr r2
   4f144:	andeq	r4, r0, r6, lsl r0
   4f148:	andeq	r6, r8, r4, asr #4
   4f14c:	push	{r4, r5, r6, lr}
   4f150:	mov	r4, r0
   4f154:	ldr	r5, [r0]
   4f158:	bl	4e5f0 <fputs@plt+0x3d458>
   4f15c:	ldr	r3, [r4, #76]	; 0x4c
   4f160:	cmp	r3, #0
   4f164:	blt	4f1d4 <fputs@plt+0x3e03c>
   4f168:	mov	r0, r4
   4f16c:	bl	29948 <fputs@plt+0x187b0>
   4f170:	ldr	r1, [r4, #44]	; 0x2c
   4f174:	mov	r0, r5
   4f178:	bl	1fc00 <fputs@plt+0xea68>
   4f17c:	mov	r3, #0
   4f180:	str	r3, [r4, #44]	; 0x2c
   4f184:	ldrb	r3, [r4, #89]	; 0x59
   4f188:	tst	r3, #8
   4f18c:	ldrbne	r3, [r4, #87]	; 0x57
   4f190:	orrne	r3, r3, #1
   4f194:	strbne	r3, [r4, #87]	; 0x57
   4f198:	ldr	r1, [r4, #44]	; 0x2c
   4f19c:	ldr	r0, [r4]
   4f1a0:	bl	1fc00 <fputs@plt+0xea68>
   4f1a4:	mov	r3, #0
   4f1a8:	str	r3, [r4, #44]	; 0x2c
   4f1ac:	str	r3, [r4, #20]
   4f1b0:	mov	r2, #0
   4f1b4:	mov	r3, #0
   4f1b8:	strd	r2, [r4, #136]	; 0x88
   4f1bc:	ldr	r3, [pc, #96]	; 4f224 <fputs@plt+0x3e08c>
   4f1c0:	str	r3, [r4, #40]	; 0x28
   4f1c4:	ldr	r0, [r4, #80]	; 0x50
   4f1c8:	ldr	r3, [r5, #56]	; 0x38
   4f1cc:	and	r0, r0, r3
   4f1d0:	pop	{r4, r5, r6, pc}
   4f1d4:	ldr	r1, [r4, #80]	; 0x50
   4f1d8:	cmp	r1, #0
   4f1dc:	beq	4f198 <fputs@plt+0x3e000>
   4f1e0:	ldrb	r3, [r4, #87]	; 0x57
   4f1e4:	tst	r3, #1
   4f1e8:	beq	4f198 <fputs@plt+0x3e000>
   4f1ec:	ldr	r2, [r4, #44]	; 0x2c
   4f1f0:	mov	r3, r2
   4f1f4:	ldr	r0, [pc, #44]	; 4f228 <fputs@plt+0x3e090>
   4f1f8:	cmp	r2, #0
   4f1fc:	movne	r2, r0
   4f200:	moveq	r2, #0
   4f204:	mov	r0, r5
   4f208:	bl	35210 <fputs@plt+0x24078>
   4f20c:	ldr	r1, [r4, #44]	; 0x2c
   4f210:	mov	r0, r5
   4f214:	bl	1fc00 <fputs@plt+0xea68>
   4f218:	mov	r3, #0
   4f21c:	str	r3, [r4, #44]	; 0x2c
   4f220:	b	4f198 <fputs@plt+0x3e000>
   4f224:	ldrtcs	lr, [ip], r5, lsr #21
   4f228:	andeq	r4, r8, ip, asr pc
   4f22c:	push	{r4, r5, r6, lr}
   4f230:	mov	r4, r0
   4f234:	ldr	r3, [r0, #40]	; 0x28
   4f238:	ldr	r2, [pc, #44]	; 4f26c <fputs@plt+0x3e0d4>
   4f23c:	ldr	r1, [pc, #44]	; 4f270 <fputs@plt+0x3e0d8>
   4f240:	cmp	r3, r2
   4f244:	cmpne	r3, r1
   4f248:	movne	r5, #0
   4f24c:	beq	4f260 <fputs@plt+0x3e0c8>
   4f250:	mov	r0, r4
   4f254:	bl	23428 <fputs@plt+0x12290>
   4f258:	mov	r0, r5
   4f25c:	pop	{r4, r5, r6, pc}
   4f260:	bl	4f14c <fputs@plt+0x3dfb4>
   4f264:	mov	r5, r0
   4f268:	b	4f250 <fputs@plt+0x3e0b8>
   4f26c:	orrspl	r2, ip, r3, ror r9
   4f270:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   4f274:	push	{r4, r5, r6, lr}
   4f278:	subs	r4, r0, #0
   4f27c:	moveq	r4, #0
   4f280:	beq	4f2cc <fputs@plt+0x3e134>
   4f284:	ldr	r5, [r4]
   4f288:	cmp	r5, #0
   4f28c:	beq	4f2d4 <fputs@plt+0x3e13c>
   4f290:	ldrd	r2, [r4, #128]	; 0x80
   4f294:	cmp	r2, #1
   4f298:	sbcs	r3, r3, #0
   4f29c:	blt	4f2ac <fputs@plt+0x3e114>
   4f2a0:	mov	r1, r4
   4f2a4:	mov	r0, r5
   4f2a8:	bl	173f8 <fputs@plt+0x6260>
   4f2ac:	mov	r0, r4
   4f2b0:	bl	4f22c <fputs@plt+0x3e094>
   4f2b4:	mov	r1, r0
   4f2b8:	mov	r0, r5
   4f2bc:	bl	21a90 <fputs@plt+0x108f8>
   4f2c0:	mov	r4, r0
   4f2c4:	mov	r0, r5
   4f2c8:	bl	4dc38 <fputs@plt+0x3caa0>
   4f2cc:	mov	r0, r4
   4f2d0:	pop	{r4, r5, r6, pc}
   4f2d4:	ldr	r1, [pc, #20]	; 4f2f0 <fputs@plt+0x3e158>
   4f2d8:	mov	r0, #21
   4f2dc:	bl	319f4 <fputs@plt+0x2085c>
   4f2e0:	ldr	r0, [pc, #12]	; 4f2f4 <fputs@plt+0x3e15c>
   4f2e4:	bl	31a8c <fputs@plt+0x208f4>
   4f2e8:	mov	r4, r0
   4f2ec:	b	4f2cc <fputs@plt+0x3e134>
   4f2f0:	muleq	r8, r4, r0
   4f2f4:	andeq	r1, r1, r7, lsr #23
   4f2f8:	push	{r4, r5, r6, lr}
   4f2fc:	subs	r4, r0, #0
   4f300:	moveq	r5, #0
   4f304:	beq	4f324 <fputs@plt+0x3e18c>
   4f308:	ldr	r6, [r4, #24]
   4f30c:	ldr	r0, [r4, #20]
   4f310:	bl	4f274 <fputs@plt+0x3e0dc>
   4f314:	mov	r5, r0
   4f318:	mov	r1, r4
   4f31c:	mov	r0, r6
   4f320:	bl	1fc00 <fputs@plt+0xea68>
   4f324:	mov	r0, r5
   4f328:	pop	{r4, r5, r6, pc}
   4f32c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f330:	subs	r4, r0, #0
   4f334:	beq	4f3dc <fputs@plt+0x3e244>
   4f338:	mov	lr, r1
   4f33c:	mov	ip, r3
   4f340:	ldr	r6, [r4, #24]
   4f344:	orrs	r3, r2, ip
   4f348:	movmi	r5, #1
   4f34c:	bmi	4f3c0 <fputs@plt+0x3e228>
   4f350:	asr	r1, r2, #31
   4f354:	adds	r0, r2, ip
   4f358:	adc	r1, r1, ip, asr #31
   4f35c:	ldr	r8, [r4, #4]
   4f360:	asr	r9, r8, #31
   4f364:	cmp	r8, r0
   4f368:	sbcs	r3, r9, r1
   4f36c:	movlt	r5, #1
   4f370:	blt	4f3c0 <fputs@plt+0x3e228>
   4f374:	ldr	r7, [r4, #20]
   4f378:	cmp	r7, #0
   4f37c:	moveq	r5, #4
   4f380:	beq	4f3c0 <fputs@plt+0x3e228>
   4f384:	ldr	r3, [r4, #16]
   4f388:	ldr	r3, [r3]
   4f38c:	ldr	r1, [r3, #4]
   4f390:	ldr	r3, [r3]
   4f394:	str	r3, [r1, #4]
   4f398:	ldr	r1, [r4, #8]
   4f39c:	mov	r3, lr
   4f3a0:	add	r1, ip, r1
   4f3a4:	ldr	r0, [r4, #16]
   4f3a8:	ldr	r5, [sp, #32]
   4f3ac:	blx	r5
   4f3b0:	mov	r5, r0
   4f3b4:	cmp	r0, #4
   4f3b8:	strne	r0, [r7, #80]	; 0x50
   4f3bc:	beq	4f3e8 <fputs@plt+0x3e250>
   4f3c0:	mov	r1, r5
   4f3c4:	mov	r0, r6
   4f3c8:	bl	21a4c <fputs@plt+0x108b4>
   4f3cc:	mov	r1, r5
   4f3d0:	mov	r0, r6
   4f3d4:	bl	21a90 <fputs@plt+0x108f8>
   4f3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f3dc:	ldr	r0, [pc, #24]	; 4f3fc <fputs@plt+0x3e264>
   4f3e0:	bl	31a8c <fputs@plt+0x208f4>
   4f3e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f3e8:	mov	r0, r7
   4f3ec:	bl	4f22c <fputs@plt+0x3e094>
   4f3f0:	mov	r3, #0
   4f3f4:	str	r3, [r4, #20]
   4f3f8:	b	4f3c0 <fputs@plt+0x3e228>
   4f3fc:	andeq	r3, r1, r7, asr #30
   4f400:	push	{lr}		; (str lr, [sp, #-4]!)
   4f404:	sub	sp, sp, #12
   4f408:	ldr	ip, [pc, #12]	; 4f41c <fputs@plt+0x3e284>
   4f40c:	str	ip, [sp]
   4f410:	bl	4f32c <fputs@plt+0x3e194>
   4f414:	add	sp, sp, #12
   4f418:	pop	{pc}		; (ldr pc, [sp], #4)
   4f41c:	andeq	fp, r4, ip, lsr #25
   4f420:	push	{lr}		; (str lr, [sp, #-4]!)
   4f424:	sub	sp, sp, #12
   4f428:	ldr	ip, [pc, #12]	; 4f43c <fputs@plt+0x3e2a4>
   4f42c:	str	ip, [sp]
   4f430:	bl	4f32c <fputs@plt+0x3e194>
   4f434:	add	sp, sp, #12
   4f438:	pop	{pc}		; (ldr pc, [sp], #4)
   4f43c:	andeq	fp, r4, r4, lsl sp
   4f440:	push	{r4, r5, r6, lr}
   4f444:	subs	r4, r0, #0
   4f448:	beq	4f4c4 <fputs@plt+0x3e32c>
   4f44c:	ldr	r5, [r4]
   4f450:	ldrd	r2, [r4, #128]	; 0x80
   4f454:	cmp	r2, #1
   4f458:	sbcs	r3, r3, #0
   4f45c:	blt	4f46c <fputs@plt+0x3e2d4>
   4f460:	mov	r1, r4
   4f464:	mov	r0, r5
   4f468:	bl	173f8 <fputs@plt+0x6260>
   4f46c:	mov	r0, r4
   4f470:	bl	4f14c <fputs@plt+0x3dfb4>
   4f474:	ldr	r3, [pc, #80]	; 4f4cc <fputs@plt+0x3e334>
   4f478:	str	r3, [r4, #40]	; 0x28
   4f47c:	mvn	r2, #0
   4f480:	str	r2, [r4, #76]	; 0x4c
   4f484:	mov	r3, #0
   4f488:	str	r3, [r4, #80]	; 0x50
   4f48c:	mov	r1, #2
   4f490:	strb	r1, [r4, #86]	; 0x56
   4f494:	str	r3, [r4, #92]	; 0x5c
   4f498:	mov	r1, #1
   4f49c:	str	r1, [r4, #72]	; 0x48
   4f4a0:	strb	r2, [r4, #88]	; 0x58
   4f4a4:	str	r3, [r4, #104]	; 0x68
   4f4a8:	mov	r2, #0
   4f4ac:	mov	r3, #0
   4f4b0:	strd	r2, [r4, #144]	; 0x90
   4f4b4:	mov	r1, r0
   4f4b8:	mov	r0, r5
   4f4bc:	bl	21a90 <fputs@plt+0x108f8>
   4f4c0:	pop	{r4, r5, r6, pc}
   4f4c4:	mov	r0, #0
   4f4c8:	pop	{r4, r5, r6, pc}
   4f4cc:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   4f4d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f4d4:	sub	sp, sp, #52	; 0x34
   4f4d8:	str	r2, [sp, #16]
   4f4dc:	mov	r7, r3
   4f4e0:	str	r3, [sp, #20]
   4f4e4:	ldr	r6, [r0]
   4f4e8:	mov	r3, #0
   4f4ec:	str	r3, [sp, #36]	; 0x24
   4f4f0:	str	r3, [sp, #32]
   4f4f4:	str	r3, [sp, #28]
   4f4f8:	str	r3, [sp, #40]	; 0x28
   4f4fc:	subs	fp, r1, #0
   4f500:	beq	4f794 <fputs@plt+0x3e5fc>
   4f504:	mov	r5, r2
   4f508:	ldr	r1, [fp]
   4f50c:	mov	r4, r1
   4f510:	str	r1, [sp, #12]
   4f514:	lsl	r2, r1, #4
   4f518:	mov	r0, r6
   4f51c:	bl	1c1a4 <fputs@plt+0xb00c>
   4f520:	mov	r9, r0
   4f524:	mov	r2, r5
   4f528:	strh	r4, [r2]
   4f52c:	mov	r3, r7
   4f530:	str	r0, [r3]
   4f534:	cmp	r4, #0
   4f538:	ble	4f7c4 <fputs@plt+0x3e62c>
   4f53c:	ldrb	r3, [r6, #69]	; 0x45
   4f540:	cmp	r3, #0
   4f544:	bne	4f7c4 <fputs@plt+0x3e62c>
   4f548:	mov	sl, r0
   4f54c:	mov	r8, #0
   4f550:	mov	r7, r8
   4f554:	ldr	r4, [pc, #644]	; 4f7e0 <fputs@plt+0x3e648>
   4f558:	b	4f6d0 <fputs@plt+0x3e538>
   4f55c:	ldrb	r3, [r0]
   4f560:	cmp	r3, #122	; 0x7a
   4f564:	bne	4f578 <fputs@plt+0x3e3e0>
   4f568:	ldr	r0, [r0, #16]
   4f56c:	ldrb	r3, [r0]
   4f570:	cmp	r3, #122	; 0x7a
   4f574:	beq	4f568 <fputs@plt+0x3e3d0>
   4f578:	cmp	r3, #152	; 0x98
   4f57c:	beq	4f594 <fputs@plt+0x3e3fc>
   4f580:	cmp	r3, #27
   4f584:	ldreq	r2, [r0, #8]
   4f588:	beq	4f6ec <fputs@plt+0x3e554>
   4f58c:	ldr	r2, [r5, #8]
   4f590:	b	4f6ec <fputs@plt+0x3e554>
   4f594:	ldr	r2, [r0, #44]	; 0x2c
   4f598:	cmp	r2, #0
   4f59c:	beq	4f58c <fputs@plt+0x3e3f4>
   4f5a0:	ldrsh	r3, [r0, #32]
   4f5a4:	cmp	r3, #0
   4f5a8:	blt	4f5b8 <fputs@plt+0x3e420>
   4f5ac:	ldr	r2, [r2, #4]
   4f5b0:	ldr	r2, [r2, r3, lsl #4]
   4f5b4:	b	4f6ec <fputs@plt+0x3e554>
   4f5b8:	ldrsh	r3, [r2, #32]
   4f5bc:	cmp	r3, #0
   4f5c0:	ldrlt	r2, [pc, #540]	; 4f7e4 <fputs@plt+0x3e64c>
   4f5c4:	blt	4f6ec <fputs@plt+0x3e554>
   4f5c8:	b	4f5ac <fputs@plt+0x3e414>
   4f5cc:	ldrb	r3, [r5, r1]
   4f5d0:	cmp	r3, #58	; 0x3a
   4f5d4:	moveq	r2, r1
   4f5d8:	ldr	r3, [sp, #44]	; 0x2c
   4f5dc:	add	r3, r3, #1
   4f5e0:	str	r3, [sp, #44]	; 0x2c
   4f5e4:	str	r3, [sp]
   4f5e8:	mov	r3, r5
   4f5ec:	ldr	r1, [pc, #500]	; 4f7e8 <fputs@plt+0x3e650>
   4f5f0:	mov	r0, r6
   4f5f4:	bl	3db1c <fputs@plt+0x2c984>
   4f5f8:	mov	r5, r0
   4f5fc:	ldr	r3, [sp, #44]	; 0x2c
   4f600:	cmp	r3, #3
   4f604:	bhi	4f678 <fputs@plt+0x3e4e0>
   4f608:	cmp	r5, #0
   4f60c:	beq	4f708 <fputs@plt+0x3e570>
   4f610:	mov	r1, r5
   4f614:	add	r0, sp, #28
   4f618:	bl	1549c <fputs@plt+0x4304>
   4f61c:	cmp	r0, #0
   4f620:	beq	4f688 <fputs@plt+0x3e4f0>
   4f624:	mov	r0, r5
   4f628:	bl	1b3e0 <fputs@plt+0xa248>
   4f62c:	subs	r2, r0, #0
   4f630:	ble	4f5d8 <fputs@plt+0x3e440>
   4f634:	sub	r1, r2, #1
   4f638:	cmp	r1, #0
   4f63c:	ble	4f5cc <fputs@plt+0x3e434>
   4f640:	ldrb	r3, [r5, r1]
   4f644:	add	r3, r4, r3
   4f648:	ldrb	r3, [r3, #320]	; 0x140
   4f64c:	tst	r3, #4
   4f650:	beq	4f5cc <fputs@plt+0x3e434>
   4f654:	add	ip, r5, r1
   4f658:	subs	r1, r1, #1
   4f65c:	beq	4f5cc <fputs@plt+0x3e434>
   4f660:	ldrb	r3, [ip, #-1]!
   4f664:	add	r3, r4, r3
   4f668:	ldrb	r3, [r3, #320]	; 0x140
   4f66c:	tst	r3, #4
   4f670:	bne	4f658 <fputs@plt+0x3e4c0>
   4f674:	b	4f5cc <fputs@plt+0x3e434>
   4f678:	add	r1, sp, #44	; 0x2c
   4f67c:	mov	r0, #4
   4f680:	bl	4110c <fputs@plt+0x2ff74>
   4f684:	b	4f608 <fputs@plt+0x3e470>
   4f688:	str	r5, [r9, r7, lsl #4]
   4f68c:	cmp	r5, #0
   4f690:	beq	4f6ac <fputs@plt+0x3e514>
   4f694:	mov	r2, sl
   4f698:	mov	r1, r5
   4f69c:	add	r0, sp, #28
   4f6a0:	bl	23680 <fputs@plt+0x124e8>
   4f6a4:	cmp	sl, r0
   4f6a8:	beq	4f714 <fputs@plt+0x3e57c>
   4f6ac:	add	r7, r7, #1
   4f6b0:	add	sl, sl, #16
   4f6b4:	ldr	r3, [sp, #12]
   4f6b8:	cmp	r3, r7
   4f6bc:	beq	4f720 <fputs@plt+0x3e588>
   4f6c0:	add	r8, r8, #20
   4f6c4:	ldrb	r3, [r6, #69]	; 0x45
   4f6c8:	cmp	r3, #0
   4f6cc:	bne	4f720 <fputs@plt+0x3e588>
   4f6d0:	ldr	r3, [fp, #4]
   4f6d4:	add	r5, r3, r8
   4f6d8:	ldr	r0, [r3, r8]
   4f6dc:	bl	17ae0 <fputs@plt+0x6948>
   4f6e0:	ldr	r2, [r5, #4]
   4f6e4:	cmp	r2, #0
   4f6e8:	beq	4f55c <fputs@plt+0x3e3c4>
   4f6ec:	ldr	r1, [pc, #248]	; 4f7ec <fputs@plt+0x3e654>
   4f6f0:	mov	r0, r6
   4f6f4:	bl	3db1c <fputs@plt+0x2c984>
   4f6f8:	mov	r3, #0
   4f6fc:	str	r3, [sp, #44]	; 0x2c
   4f700:	subs	r5, r0, #0
   4f704:	bne	4f610 <fputs@plt+0x3e478>
   4f708:	mov	r3, #0
   4f70c:	str	r3, [r9, r7, lsl #4]
   4f710:	b	4f6ac <fputs@plt+0x3e514>
   4f714:	mov	r0, r6
   4f718:	bl	13af4 <fputs@plt+0x295c>
   4f71c:	b	4f6ac <fputs@plt+0x3e514>
   4f720:	add	r0, sp, #28
   4f724:	bl	21ca8 <fputs@plt+0x10b10>
   4f728:	ldrb	r3, [r6, #69]	; 0x45
   4f72c:	cmp	r3, #0
   4f730:	beq	4f78c <fputs@plt+0x3e5f4>
   4f734:	cmp	r7, #0
   4f738:	ble	4f758 <fputs@plt+0x3e5c0>
   4f73c:	mov	r4, #0
   4f740:	ldr	r1, [r9, r4, lsl #4]
   4f744:	mov	r0, r6
   4f748:	bl	1fc00 <fputs@plt+0xea68>
   4f74c:	add	r4, r4, #1
   4f750:	cmp	r7, r4
   4f754:	bne	4f740 <fputs@plt+0x3e5a8>
   4f758:	mov	r1, r9
   4f75c:	mov	r0, r6
   4f760:	bl	1fc00 <fputs@plt+0xea68>
   4f764:	mov	r3, #0
   4f768:	ldr	r2, [sp, #20]
   4f76c:	str	r3, [r2]
   4f770:	ldr	r2, [sp, #16]
   4f774:	strh	r3, [r2]
   4f778:	mov	r0, #7
   4f77c:	add	sp, sp, #52	; 0x34
   4f780:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f784:	mov	r9, #0
   4f788:	b	4f758 <fputs@plt+0x3e5c0>
   4f78c:	mov	r0, #0
   4f790:	b	4f77c <fputs@plt+0x3e5e4>
   4f794:	mov	r3, #0
   4f798:	ldr	r2, [sp, #16]
   4f79c:	strh	r3, [r2]
   4f7a0:	ldr	r2, [sp, #20]
   4f7a4:	str	r3, [r2]
   4f7a8:	add	r0, sp, #28
   4f7ac:	bl	21ca8 <fputs@plt+0x10b10>
   4f7b0:	ldrb	r3, [r6, #69]	; 0x45
   4f7b4:	cmp	r3, #0
   4f7b8:	bne	4f784 <fputs@plt+0x3e5ec>
   4f7bc:	mov	r0, #0
   4f7c0:	b	4f77c <fputs@plt+0x3e5e4>
   4f7c4:	add	r0, sp, #28
   4f7c8:	bl	21ca8 <fputs@plt+0x10b10>
   4f7cc:	ldrb	r3, [r6, #69]	; 0x45
   4f7d0:	cmp	r3, #0
   4f7d4:	bne	4f758 <fputs@plt+0x3e5c0>
   4f7d8:	mov	r0, #0
   4f7dc:	b	4f77c <fputs@plt+0x3e5e4>
   4f7e0:			; <UNDEFINED> instruction: 0x000813b0
   4f7e4:	strdeq	r8, [r8], -r4
   4f7e8:	andeq	r6, r8, r4, ror #4
   4f7ec:	andeq	r4, r8, ip, asr pc
   4f7f0:	push	{r4, r5, r6, r7, r8, lr}
   4f7f4:	mov	r7, r0
   4f7f8:	mov	r4, r1
   4f7fc:	ldr	r6, [r0]
   4f800:	ldr	r5, [r6, #24]
   4f804:	bic	r3, r5, #4
   4f808:	orr	r3, r3, #64	; 0x40
   4f80c:	str	r3, [r6, #24]
   4f810:	mov	r2, #0
   4f814:	bl	1be8c <fputs@plt+0xacf4>
   4f818:	ldr	r3, [r7, #68]	; 0x44
   4f81c:	cmp	r3, #0
   4f820:	beq	4f830 <fputs@plt+0x3e698>
   4f824:	mov	r5, #0
   4f828:	b	4f8a8 <fputs@plt+0x3e710>
   4f82c:	mov	r4, r3
   4f830:	ldr	r3, [r4, #48]	; 0x30
   4f834:	cmp	r3, #0
   4f838:	bne	4f82c <fputs@plt+0x3e694>
   4f83c:	str	r5, [r6, #24]
   4f840:	mov	r2, #72	; 0x48
   4f844:	mov	r3, #0
   4f848:	mov	r0, r6
   4f84c:	bl	1c1a4 <fputs@plt+0xb00c>
   4f850:	subs	r5, r0, #0
   4f854:	beq	4f8a8 <fputs@plt+0x3e710>
   4f858:	mov	r3, #1
   4f85c:	strh	r3, [r5, #36]	; 0x24
   4f860:	mov	r3, #0
   4f864:	str	r3, [r5]
   4f868:	mov	r3, #200	; 0xc8
   4f86c:	strh	r3, [r5, #38]	; 0x26
   4f870:	add	r3, r5, #4
   4f874:	add	r2, r5, #34	; 0x22
   4f878:	ldr	r1, [r4]
   4f87c:	mov	r0, r7
   4f880:	bl	4f4d0 <fputs@plt+0x3e338>
   4f884:	mov	r2, r4
   4f888:	mov	r1, r5
   4f88c:	mov	r0, r7
   4f890:	bl	3a464 <fputs@plt+0x292cc>
   4f894:	mvn	r3, #0
   4f898:	strh	r3, [r5, #32]
   4f89c:	ldrb	r3, [r6, #69]	; 0x45
   4f8a0:	cmp	r3, #0
   4f8a4:	bne	4f8b0 <fputs@plt+0x3e718>
   4f8a8:	mov	r0, r5
   4f8ac:	pop	{r4, r5, r6, r7, r8, pc}
   4f8b0:	mov	r1, r5
   4f8b4:	mov	r0, r6
   4f8b8:	bl	23874 <fputs@plt+0x126dc>
   4f8bc:	mov	r5, #0
   4f8c0:	b	4f8a8 <fputs@plt+0x3e710>
   4f8c4:	push	{r4, r5, r6, r7, r8, r9, lr}
   4f8c8:	sub	sp, sp, #20
   4f8cc:	mov	r5, r0
   4f8d0:	mov	r4, r1
   4f8d4:	ldr	r6, [r0]
   4f8d8:	ldrb	r3, [r1, #42]	; 0x2a
   4f8dc:	tst	r3, #16
   4f8e0:	bne	4f948 <fputs@plt+0x3e7b0>
   4f8e4:	ldrsh	r3, [r4, #34]	; 0x22
   4f8e8:	cmp	r3, #0
   4f8ec:	movgt	r7, #0
   4f8f0:	bgt	4f95c <fputs@plt+0x3e7c4>
   4f8f4:	blt	4fa08 <fputs@plt+0x3e870>
   4f8f8:	ldr	r3, [r4, #24]
   4f8fc:	cmp	r3, #0
   4f900:	beq	4fa20 <fputs@plt+0x3e888>
   4f904:	ldr	r3, [r6, #256]	; 0x100
   4f908:	add	r3, r3, #1
   4f90c:	str	r3, [r6, #256]	; 0x100
   4f910:	add	r3, r4, #4
   4f914:	add	r2, r4, #34	; 0x22
   4f918:	ldr	r1, [r4, #24]
   4f91c:	mov	r0, r5
   4f920:	bl	4f4d0 <fputs@plt+0x3e338>
   4f924:	ldr	r3, [r6, #256]	; 0x100
   4f928:	sub	r3, r3, #1
   4f92c:	str	r3, [r6, #256]	; 0x100
   4f930:	mov	r7, #0
   4f934:	ldr	r2, [r4, #64]	; 0x40
   4f938:	ldrh	r3, [r2, #78]	; 0x4e
   4f93c:	orr	r3, r3, #2
   4f940:	strh	r3, [r2, #78]	; 0x4e
   4f944:	b	4f95c <fputs@plt+0x3e7c4>
   4f948:	mov	r0, r6
   4f94c:	bl	19990 <fputs@plt+0x87f8>
   4f950:	cmp	r0, #0
   4f954:	movne	r7, #0
   4f958:	beq	4f968 <fputs@plt+0x3e7d0>
   4f95c:	mov	r0, r7
   4f960:	add	sp, sp, #20
   4f964:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4f968:	ldr	r3, [r4, #52]	; 0x34
   4f96c:	ldr	r1, [r3]
   4f970:	add	r0, r6, #320	; 0x140
   4f974:	bl	1549c <fputs@plt+0x4304>
   4f978:	subs	r2, r0, #0
   4f97c:	beq	4f9c8 <fputs@plt+0x3e830>
   4f980:	add	r1, sp, #16
   4f984:	mov	r3, #0
   4f988:	str	r3, [r1, #-4]!
   4f98c:	ldr	r3, [r2]
   4f990:	ldr	r3, [r3, #8]
   4f994:	str	r1, [sp]
   4f998:	mov	r1, r4
   4f99c:	mov	r0, r6
   4f9a0:	bl	3e1ec <fputs@plt+0x2d054>
   4f9a4:	subs	r7, r0, #0
   4f9a8:	bne	4f9e4 <fputs@plt+0x3e84c>
   4f9ac:	ldr	r1, [sp, #12]
   4f9b0:	mov	r0, r6
   4f9b4:	bl	1fc00 <fputs@plt+0xea68>
   4f9b8:	ldrb	r3, [r4, #42]	; 0x2a
   4f9bc:	tst	r3, #16
   4f9c0:	bne	4f95c <fputs@plt+0x3e7c4>
   4f9c4:	b	4f8e4 <fputs@plt+0x3e74c>
   4f9c8:	ldr	r3, [r4, #52]	; 0x34
   4f9cc:	ldr	r2, [r3]
   4f9d0:	ldr	r1, [pc, #256]	; 4fad8 <fputs@plt+0x3e940>
   4f9d4:	mov	r0, r5
   4f9d8:	bl	35674 <fputs@plt+0x244dc>
   4f9dc:	mov	r7, #1
   4f9e0:	b	4f95c <fputs@plt+0x3e7c4>
   4f9e4:	ldr	r2, [sp, #12]
   4f9e8:	ldr	r1, [pc, #236]	; 4fadc <fputs@plt+0x3e944>
   4f9ec:	mov	r0, r5
   4f9f0:	bl	35674 <fputs@plt+0x244dc>
   4f9f4:	ldr	r1, [sp, #12]
   4f9f8:	mov	r0, r6
   4f9fc:	bl	1fc00 <fputs@plt+0xea68>
   4fa00:	mov	r7, #1
   4fa04:	b	4f95c <fputs@plt+0x3e7c4>
   4fa08:	ldr	r2, [r4]
   4fa0c:	ldr	r1, [pc, #204]	; 4fae0 <fputs@plt+0x3e948>
   4fa10:	mov	r0, r5
   4fa14:	bl	35674 <fputs@plt+0x244dc>
   4fa18:	mov	r7, #1
   4fa1c:	b	4f95c <fputs@plt+0x3e7c4>
   4fa20:	mov	r2, #0
   4fa24:	ldr	r1, [r4, #12]
   4fa28:	mov	r0, r6
   4fa2c:	bl	20a84 <fputs@plt+0xf8ec>
   4fa30:	subs	r8, r0, #0
   4fa34:	moveq	r7, #1
   4fa38:	beq	4f934 <fputs@plt+0x3e79c>
   4fa3c:	ldr	r7, [r5, #72]	; 0x48
   4fa40:	ldr	r1, [r8, #28]
   4fa44:	mov	r0, r5
   4fa48:	bl	18bb4 <fputs@plt+0x7a1c>
   4fa4c:	mvn	r3, #0
   4fa50:	strh	r3, [r4, #34]	; 0x22
   4fa54:	ldr	r3, [r6, #256]	; 0x100
   4fa58:	add	r3, r3, #1
   4fa5c:	str	r3, [r6, #256]	; 0x100
   4fa60:	ldr	r9, [r6, #296]	; 0x128
   4fa64:	mov	r3, #0
   4fa68:	str	r3, [r6, #296]	; 0x128
   4fa6c:	mov	r1, r8
   4fa70:	mov	r0, r5
   4fa74:	bl	4f7f0 <fputs@plt+0x3e658>
   4fa78:	str	r9, [r6, #296]	; 0x128
   4fa7c:	ldr	r3, [r6, #256]	; 0x100
   4fa80:	sub	r3, r3, #1
   4fa84:	str	r3, [r6, #256]	; 0x100
   4fa88:	str	r7, [r5, #72]	; 0x48
   4fa8c:	subs	r1, r0, #0
   4fa90:	beq	4fac8 <fputs@plt+0x3e930>
   4fa94:	ldrsh	r3, [r1, #34]	; 0x22
   4fa98:	strh	r3, [r4, #34]	; 0x22
   4fa9c:	ldr	r3, [r1, #4]
   4faa0:	str	r3, [r4, #4]
   4faa4:	mov	r7, #0
   4faa8:	strh	r7, [r1, #34]	; 0x22
   4faac:	str	r7, [r1, #4]
   4fab0:	mov	r0, r6
   4fab4:	bl	23874 <fputs@plt+0x126dc>
   4fab8:	mov	r1, r8
   4fabc:	mov	r0, r6
   4fac0:	bl	23b94 <fputs@plt+0x129fc>
   4fac4:	b	4f934 <fputs@plt+0x3e79c>
   4fac8:	mov	r3, #0
   4facc:	strh	r3, [r4, #34]	; 0x22
   4fad0:	mov	r7, #1
   4fad4:	b	4fab8 <fputs@plt+0x3e920>
   4fad8:	andeq	r6, r8, ip, ror #4
   4fadc:	andeq	r4, r8, ip, asr pc
   4fae0:	andeq	r6, r8, r0, lsl #5
   4fae4:	push	{r4, r5, r6, lr}
   4fae8:	mov	r5, r0
   4faec:	ldr	r0, [r2]
   4faf0:	bl	27498 <fputs@plt+0x16300>
   4faf4:	cmp	r0, #1
   4faf8:	movge	r4, r0
   4fafc:	movlt	r4, #1
   4fb00:	mov	r2, r4
   4fb04:	asr	r3, r4, #31
   4fb08:	mov	r0, r5
   4fb0c:	bl	29e2c <fputs@plt+0x18c94>
   4fb10:	subs	r6, r0, #0
   4fb14:	popeq	{r4, r5, r6, pc}
   4fb18:	mov	r1, r6
   4fb1c:	mov	r0, r4
   4fb20:	bl	4110c <fputs@plt+0x2ff74>
   4fb24:	ldr	r3, [pc, #16]	; 4fb3c <fputs@plt+0x3e9a4>
   4fb28:	mov	r2, r4
   4fb2c:	mov	r1, r6
   4fb30:	mov	r0, r5
   4fb34:	bl	29ebc <fputs@plt+0x18d24>
   4fb38:	pop	{r4, r5, r6, pc}
   4fb3c:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   4fb40:	push	{r4, lr}
   4fb44:	sub	sp, sp, #8
   4fb48:	mov	r4, r0
   4fb4c:	mov	r1, sp
   4fb50:	mov	r0, #8
   4fb54:	bl	4110c <fputs@plt+0x2ff74>
   4fb58:	ldrd	r2, [sp]
   4fb5c:	cmp	r2, #0
   4fb60:	sbcs	r1, r3, #0
   4fb64:	blt	4fb7c <fputs@plt+0x3e9e4>
   4fb68:	ldrd	r2, [sp]
   4fb6c:	mov	r0, r4
   4fb70:	bl	2756c <fputs@plt+0x163d4>
   4fb74:	add	sp, sp, #8
   4fb78:	pop	{r4, pc}
   4fb7c:	bic	r3, r3, #-2147483648	; 0x80000000
   4fb80:	rsbs	r2, r2, #0
   4fb84:	rsc	r3, r3, #0
   4fb88:	strd	r2, [sp]
   4fb8c:	b	4fb68 <fputs@plt+0x3e9d0>
   4fb90:	push	{r4, r5, r6, lr}
   4fb94:	mov	r4, r0
   4fb98:	bl	28900 <fputs@plt+0x17768>
   4fb9c:	subs	r5, r0, #0
   4fba0:	bne	4fbe0 <fputs@plt+0x3ea48>
   4fba4:	ldr	r3, [pc, #124]	; 4fc28 <fputs@plt+0x3ea90>
   4fba8:	ldr	r0, [r3, #340]	; 0x154
   4fbac:	cmp	r0, #0
   4fbb0:	beq	4fbe8 <fputs@plt+0x3ea50>
   4fbb4:	ldr	r3, [r3, #344]	; 0x158
   4fbb8:	ldr	r2, [r3]
   4fbbc:	cmp	r4, r2
   4fbc0:	beq	4fbe0 <fputs@plt+0x3ea48>
   4fbc4:	mov	r2, #0
   4fbc8:	add	r2, r2, #1
   4fbcc:	cmp	r2, r0
   4fbd0:	beq	4fbec <fputs@plt+0x3ea54>
   4fbd4:	ldr	r1, [r3, #4]!
   4fbd8:	cmp	r1, r4
   4fbdc:	bne	4fbc8 <fputs@plt+0x3ea30>
   4fbe0:	mov	r0, r5
   4fbe4:	pop	{r4, r5, r6, pc}
   4fbe8:	mov	r2, r0
   4fbec:	add	r2, r2, #1
   4fbf0:	lsl	r2, r2, #2
   4fbf4:	mov	r3, #0
   4fbf8:	ldr	r1, [pc, #40]	; 4fc28 <fputs@plt+0x3ea90>
   4fbfc:	ldr	r0, [r1, #344]	; 0x158
   4fc00:	bl	29078 <fputs@plt+0x17ee0>
   4fc04:	cmp	r0, #0
   4fc08:	ldrne	r2, [pc, #24]	; 4fc28 <fputs@plt+0x3ea90>
   4fc0c:	strne	r0, [r2, #344]	; 0x158
   4fc10:	ldrne	r3, [r2, #340]	; 0x154
   4fc14:	strne	r4, [r0, r3, lsl #2]
   4fc18:	addne	r3, r3, #1
   4fc1c:	strne	r3, [r2, #340]	; 0x154
   4fc20:	moveq	r5, #7
   4fc24:	b	4fbe0 <fputs@plt+0x3ea48>
   4fc28:	ldrdeq	lr, [r9], -r8
   4fc2c:	push	{r4, lr}
   4fc30:	bl	28900 <fputs@plt+0x17768>
   4fc34:	cmp	r0, #0
   4fc38:	popne	{r4, pc}
   4fc3c:	ldr	r4, [pc, #20]	; 4fc58 <fputs@plt+0x3eac0>
   4fc40:	ldr	r0, [r4, #344]	; 0x158
   4fc44:	bl	1fb70 <fputs@plt+0xe9d8>
   4fc48:	mov	r3, #0
   4fc4c:	str	r3, [r4, #344]	; 0x158
   4fc50:	str	r3, [r4, #340]	; 0x154
   4fc54:	pop	{r4, pc}
   4fc58:	ldrdeq	lr, [r9], -r8
   4fc5c:	push	{r4, lr}
   4fc60:	ldr	r3, [pc, #208]	; 4fd38 <fputs@plt+0x3eba0>
   4fc64:	ldr	r3, [r3, #228]	; 0xe4
   4fc68:	cmp	r3, #0
   4fc6c:	bne	4fcb0 <fputs@plt+0x3eb18>
   4fc70:	ldr	r3, [pc, #192]	; 4fd38 <fputs@plt+0x3eba0>
   4fc74:	ldr	r3, [r3, #244]	; 0xf4
   4fc78:	cmp	r3, #0
   4fc7c:	bne	4fcc4 <fputs@plt+0x3eb2c>
   4fc80:	ldr	r3, [pc, #176]	; 4fd38 <fputs@plt+0x3eba0>
   4fc84:	ldr	r3, [r3, #240]	; 0xf0
   4fc88:	cmp	r3, #0
   4fc8c:	bne	4fcf0 <fputs@plt+0x3eb58>
   4fc90:	ldr	r3, [pc, #160]	; 4fd38 <fputs@plt+0x3eba0>
   4fc94:	ldr	r3, [r3, #236]	; 0xec
   4fc98:	cmp	r3, #0
   4fc9c:	movne	r2, #0
   4fca0:	ldrne	r3, [pc, #144]	; 4fd38 <fputs@plt+0x3eba0>
   4fca4:	strne	r2, [r3, #236]	; 0xec
   4fca8:	mov	r0, #0
   4fcac:	pop	{r4, pc}
   4fcb0:	bl	4fc2c <fputs@plt+0x3ea94>
   4fcb4:	mov	r2, #0
   4fcb8:	ldr	r3, [pc, #120]	; 4fd38 <fputs@plt+0x3eba0>
   4fcbc:	str	r2, [r3, #228]	; 0xe4
   4fcc0:	b	4fc70 <fputs@plt+0x3ead8>
   4fcc4:	ldr	r3, [pc, #108]	; 4fd38 <fputs@plt+0x3eba0>
   4fcc8:	ldr	r3, [r3, #120]	; 0x78
   4fccc:	cmp	r3, #0
   4fcd0:	beq	4fce0 <fputs@plt+0x3eb48>
   4fcd4:	ldr	r2, [pc, #92]	; 4fd38 <fputs@plt+0x3eba0>
   4fcd8:	ldr	r0, [r2, #112]	; 0x70
   4fcdc:	blx	r3
   4fce0:	mov	r2, #0
   4fce4:	ldr	r3, [pc, #76]	; 4fd38 <fputs@plt+0x3eba0>
   4fce8:	str	r2, [r3, #244]	; 0xf4
   4fcec:	b	4fc80 <fputs@plt+0x3eae8>
   4fcf0:	ldr	r3, [pc, #64]	; 4fd38 <fputs@plt+0x3eba0>
   4fcf4:	ldr	r3, [r3, #64]	; 0x40
   4fcf8:	cmp	r3, #0
   4fcfc:	beq	4fd0c <fputs@plt+0x3eb74>
   4fd00:	ldr	r2, [pc, #48]	; 4fd38 <fputs@plt+0x3eba0>
   4fd04:	ldr	r0, [r2, #68]	; 0x44
   4fd08:	blx	r3
   4fd0c:	ldr	r4, [pc, #40]	; 4fd3c <fputs@plt+0x3eba4>
   4fd10:	mov	r2, #32
   4fd14:	mov	r1, #0
   4fd18:	add	r0, r4, #96	; 0x60
   4fd1c:	bl	10f64 <memset@plt>
   4fd20:	mov	r3, #0
   4fd24:	ldr	r2, [pc, #12]	; 4fd38 <fputs@plt+0x3eba0>
   4fd28:	str	r3, [r2, #240]	; 0xf0
   4fd2c:	str	r3, [r4, #624]	; 0x270
   4fd30:	str	r3, [r4, #616]	; 0x268
   4fd34:	b	4fc90 <fputs@plt+0x3eaf8>
   4fd38:	andeq	sl, r9, r8, lsr r1
   4fd3c:	ldrdeq	lr, [r9], -r8
   4fd40:	push	{r4, r5, lr}
   4fd44:	sub	sp, sp, #12
   4fd48:	mov	r4, r0
   4fd4c:	bl	28900 <fputs@plt+0x17768>
   4fd50:	cmp	r0, #0
   4fd54:	beq	4fd60 <fputs@plt+0x3ebc8>
   4fd58:	add	sp, sp, #12
   4fd5c:	pop	{r4, r5, pc}
   4fd60:	mov	r0, #0
   4fd64:	bl	1c1d0 <fputs@plt+0xb038>
   4fd68:	mov	r5, r0
   4fd6c:	mov	r3, #0
   4fd70:	str	r3, [sp]
   4fd74:	mov	r3, #2
   4fd78:	mov	r2, r4
   4fd7c:	mvn	r1, #0
   4fd80:	bl	29918 <fputs@plt+0x18780>
   4fd84:	mov	r1, #1
   4fd88:	mov	r0, r5
   4fd8c:	bl	2ebbc <fputs@plt+0x1da24>
   4fd90:	cmp	r0, #0
   4fd94:	moveq	r4, #7
   4fd98:	beq	4fda4 <fputs@plt+0x3ec0c>
   4fd9c:	bl	27f6c <fputs@plt+0x16dd4>
   4fda0:	mov	r4, r0
   4fda4:	mov	r0, r5
   4fda8:	bl	218bc <fputs@plt+0x10724>
   4fdac:	uxtb	r0, r4
   4fdb0:	b	4fd58 <fputs@plt+0x3ebc0>
   4fdb4:	ldr	r0, [r0, #12]
   4fdb8:	bx	lr
   4fdbc:	push	{r4, r5, r6, lr}
   4fdc0:	mov	r5, r0
   4fdc4:	bl	168bc <fputs@plt+0x5724>
   4fdc8:	ldr	r3, [r5, #20]
   4fdcc:	cmp	r3, #0
   4fdd0:	ble	4fe20 <fputs@plt+0x3ec88>
   4fdd4:	mov	r4, #0
   4fdd8:	ldr	r6, [pc, #72]	; 4fe28 <fputs@plt+0x3ec90>
   4fddc:	b	4fdf0 <fputs@plt+0x3ec58>
   4fde0:	add	r4, r4, #1
   4fde4:	ldr	r3, [r5, #20]
   4fde8:	cmp	r3, r4
   4fdec:	ble	4fe20 <fputs@plt+0x3ec88>
   4fdf0:	ldr	r3, [r5, #16]
   4fdf4:	add	r3, r3, r4, lsl #4
   4fdf8:	ldr	r3, [r3, #4]
   4fdfc:	cmp	r3, #0
   4fe00:	beq	4fde0 <fputs@plt+0x3ec48>
   4fe04:	ldr	r3, [r3, #4]
   4fe08:	ldr	r3, [r3]
   4fe0c:	ldr	r3, [r3, #212]	; 0xd4
   4fe10:	ldr	r0, [r3, #44]	; 0x2c
   4fe14:	ldr	r3, [r6, #156]	; 0x9c
   4fe18:	blx	r3
   4fe1c:	b	4fde0 <fputs@plt+0x3ec48>
   4fe20:	mov	r0, #0
   4fe24:	pop	{r4, r5, r6, pc}
   4fe28:	andeq	sl, r9, r8, lsr r1
   4fe2c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fe30:	mov	r7, r0
   4fe34:	bl	168bc <fputs@plt+0x5724>
   4fe38:	ldr	r3, [r7, #20]
   4fe3c:	cmp	r3, #0
   4fe40:	ble	4fec4 <fputs@plt+0x3ed2c>
   4fe44:	mov	r5, #1
   4fe48:	mov	r4, #0
   4fe4c:	mov	sl, r4
   4fe50:	mov	fp, r5
   4fe54:	b	4fee4 <fputs@plt+0x3ed4c>
   4fe58:	ldr	r0, [r9, #212]	; 0xd4
   4fe5c:	bl	1bb20 <fputs@plt+0xa988>
   4fe60:	mov	r1, r0
   4fe64:	b	4fe6c <fputs@plt+0x3ecd4>
   4fe68:	mov	r1, r8
   4fe6c:	clz	r3, r6
   4fe70:	lsr	r3, r3, #5
   4fe74:	cmp	r1, #0
   4fe78:	moveq	r3, #0
   4fe7c:	cmp	r3, #0
   4fe80:	beq	4ff1c <fputs@plt+0x3ed84>
   4fe84:	ldr	r8, [r1, #12]
   4fe88:	ldrsh	r3, [r1, #26]
   4fe8c:	cmp	r3, #0
   4fe90:	bne	4fe68 <fputs@plt+0x3ecd0>
   4fe94:	mov	r0, r9
   4fe98:	bl	4c144 <fputs@plt+0x3afac>
   4fe9c:	mov	r6, r0
   4fea0:	b	4fe68 <fputs@plt+0x3ecd0>
   4fea4:	cmp	sl, #0
   4fea8:	moveq	r6, sl
   4feac:	movne	r6, #5
   4feb0:	mov	r0, r6
   4feb4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4feb8:	mov	r3, r5
   4febc:	mov	sl, fp
   4fec0:	b	4fed0 <fputs@plt+0x3ed38>
   4fec4:	mov	r6, #0
   4fec8:	b	4feb0 <fputs@plt+0x3ed18>
   4fecc:	mov	r3, r5
   4fed0:	add	r4, r4, #16
   4fed4:	add	r5, r5, #1
   4fed8:	ldr	r2, [r7, #20]
   4fedc:	cmp	r2, r3
   4fee0:	ble	4fea4 <fputs@plt+0x3ed0c>
   4fee4:	ldr	r3, [r7, #16]
   4fee8:	add	r3, r3, r4
   4feec:	ldr	r3, [r3, #4]
   4fef0:	cmp	r3, #0
   4fef4:	beq	4fecc <fputs@plt+0x3ed34>
   4fef8:	ldrb	r2, [r3, #8]
   4fefc:	cmp	r2, #2
   4ff00:	bne	4fecc <fputs@plt+0x3ed34>
   4ff04:	ldr	r3, [r3, #4]
   4ff08:	ldr	r9, [r3]
   4ff0c:	ldr	r6, [r9, #44]	; 0x2c
   4ff10:	ldrb	r3, [r9, #16]
   4ff14:	cmp	r3, #0
   4ff18:	beq	4fe58 <fputs@plt+0x3ecc0>
   4ff1c:	cmp	r6, #5
   4ff20:	beq	4feb8 <fputs@plt+0x3ed20>
   4ff24:	mov	r3, r5
   4ff28:	cmp	r6, #0
   4ff2c:	beq	4fed0 <fputs@plt+0x3ed38>
   4ff30:	b	4feb0 <fputs@plt+0x3ed18>
   4ff34:	push	{r1, r2, r3}
   4ff38:	push	{r4, r5, r6, lr}
   4ff3c:	sub	sp, sp, #12
   4ff40:	mov	r4, r0
   4ff44:	ldr	r3, [sp, #28]
   4ff48:	add	r2, sp, #32
   4ff4c:	str	r2, [sp, #4]
   4ff50:	ldr	r2, [pc, #280]	; 50070 <fputs@plt+0x3eed8>
   4ff54:	cmp	r3, r2
   4ff58:	beq	4ff94 <fputs@plt+0x3edfc>
   4ff5c:	add	r2, r2, #1
   4ff60:	cmp	r3, r2
   4ff64:	beq	4ffc8 <fputs@plt+0x3ee30>
   4ff68:	ldr	r2, [pc, #260]	; 50074 <fputs@plt+0x3eedc>
   4ff6c:	cmp	r3, r2
   4ff70:	beq	4ffc0 <fputs@plt+0x3ee28>
   4ff74:	cmp	r3, #1004	; 0x3ec
   4ff78:	moveq	r5, #2
   4ff7c:	beq	4ffcc <fputs@plt+0x3ee34>
   4ff80:	mov	r0, #1
   4ff84:	add	sp, sp, #12
   4ff88:	pop	{r4, r5, r6, lr}
   4ff8c:	add	sp, sp, #12
   4ff90:	bx	lr
   4ff94:	ldr	r3, [sp, #4]
   4ff98:	add	r2, r3, #4
   4ff9c:	str	r2, [sp, #4]
   4ffa0:	ldr	r1, [r3]
   4ffa4:	ldr	r2, [r3, #4]
   4ffa8:	add	r0, r3, #12
   4ffac:	str	r0, [sp, #4]
   4ffb0:	ldr	r3, [r3, #8]
   4ffb4:	mov	r0, r4
   4ffb8:	bl	257b8 <fputs@plt+0x14620>
   4ffbc:	b	4ff84 <fputs@plt+0x3edec>
   4ffc0:	mov	r5, #1
   4ffc4:	b	4ffcc <fputs@plt+0x3ee34>
   4ffc8:	mov	r5, #0
   4ffcc:	ldr	r3, [sp, #4]
   4ffd0:	add	r2, r3, #4
   4ffd4:	str	r2, [sp, #4]
   4ffd8:	mov	r2, r3
   4ffdc:	ldr	r1, [r2], #8
   4ffe0:	str	r2, [sp, #4]
   4ffe4:	ldr	r6, [r3, #4]
   4ffe8:	ldr	r2, [r4, #24]
   4ffec:	cmp	r1, #0
   4fff0:	ble	50050 <fputs@plt+0x3eeb8>
   4fff4:	ldr	r3, [pc, #124]	; 50078 <fputs@plt+0x3eee0>
   4fff8:	add	r3, r3, r5, lsl #3
   4fffc:	ldr	r3, [r3, #3728]	; 0xe90
   50000:	orr	r3, r3, r2
   50004:	str	r3, [r4, #24]
   50008:	ldr	r3, [r4, #24]
   5000c:	cmp	r2, r3
   50010:	beq	5001c <fputs@plt+0x3ee84>
   50014:	mov	r0, r4
   50018:	bl	173d0 <fputs@plt+0x6238>
   5001c:	cmp	r6, #0
   50020:	moveq	r0, #0
   50024:	beq	4ff84 <fputs@plt+0x3edec>
   50028:	ldr	r3, [pc, #72]	; 50078 <fputs@plt+0x3eee0>
   5002c:	add	r3, r3, r5, lsl #3
   50030:	ldr	r2, [r4, #24]
   50034:	ldr	r3, [r3, #3728]	; 0xe90
   50038:	tst	r2, r3
   5003c:	movne	r3, #1
   50040:	moveq	r3, #0
   50044:	str	r3, [r6]
   50048:	mov	r0, #0
   5004c:	b	4ff84 <fputs@plt+0x3edec>
   50050:	cmp	r1, #0
   50054:	bne	5001c <fputs@plt+0x3ee84>
   50058:	ldr	r3, [pc, #24]	; 50078 <fputs@plt+0x3eee0>
   5005c:	add	r3, r3, r5, lsl #3
   50060:	ldr	r3, [r3, #3728]	; 0xe90
   50064:	bic	r3, r2, r3
   50068:	str	r3, [r4, #24]
   5006c:	b	50008 <fputs@plt+0x3ee70>
   50070:	andeq	r0, r0, r9, ror #7
   50074:	andeq	r0, r0, fp, ror #7
   50078:			; <UNDEFINED> instruction: 0x000813b0
   5007c:	ldrd	r0, [r0, #32]
   50080:	bx	lr
   50084:	ldr	r0, [r0, #84]	; 0x54
   50088:	bx	lr
   5008c:	ldr	r0, [r0, #88]	; 0x58
   50090:	bx	lr
   50094:	push	{r4, lr}
   50098:	mov	r1, #0
   5009c:	bl	4df24 <fputs@plt+0x3cd8c>
   500a0:	pop	{r4, pc}
   500a4:	push	{r4, lr}
   500a8:	mov	r1, #1
   500ac:	bl	4df24 <fputs@plt+0x3cd8c>
   500b0:	pop	{r4, pc}
   500b4:	mov	r3, r0
   500b8:	str	r1, [r0, #380]	; 0x17c
   500bc:	str	r2, [r0, #384]	; 0x180
   500c0:	mov	r0, #0
   500c4:	str	r0, [r3, #388]	; 0x184
   500c8:	str	r0, [r3, #428]	; 0x1ac
   500cc:	bx	lr
   500d0:	cmp	r1, #0
   500d4:	strgt	r2, [r0, #304]	; 0x130
   500d8:	strgt	r1, [r0, #312]	; 0x138
   500dc:	movle	r3, #0
   500e0:	strle	r3, [r0, #304]	; 0x130
   500e4:	strle	r3, [r0, #312]	; 0x138
   500e8:	str	r3, [r0, #308]	; 0x134
   500ec:	bx	lr
   500f0:	cmp	r1, #0
   500f4:	ble	50118 <fputs@plt+0x3ef80>
   500f8:	ldr	r3, [pc, #48]	; 50130 <fputs@plt+0x3ef98>
   500fc:	str	r3, [r0, #380]	; 0x17c
   50100:	str	r0, [r0, #384]	; 0x180
   50104:	mov	r3, #0
   50108:	str	r3, [r0, #388]	; 0x184
   5010c:	str	r1, [r0, #428]	; 0x1ac
   50110:	mov	r0, #0
   50114:	bx	lr
   50118:	mov	r3, #0
   5011c:	str	r3, [r0, #380]	; 0x17c
   50120:	str	r3, [r0, #384]	; 0x180
   50124:	str	r3, [r0, #388]	; 0x184
   50128:	str	r3, [r0, #428]	; 0x1ac
   5012c:	b	50110 <fputs@plt+0x3ef78>
   50130:	ldrdeq	fp, [r1], -r4
   50134:	mov	r3, #1
   50138:	str	r3, [r0, #248]	; 0xf8
   5013c:	bx	lr
   50140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50144:	sub	sp, sp, #28
   50148:	mov	r5, r0
   5014c:	mov	r8, r1
   50150:	mov	r9, r2
   50154:	mov	sl, r3
   50158:	ldr	r6, [sp, #64]	; 0x40
   5015c:	ldr	fp, [sp, #76]	; 0x4c
   50160:	ldr	r7, [sp, #80]	; 0x50
   50164:	cmp	r7, #0
   50168:	beq	50204 <fputs@plt+0x3f06c>
   5016c:	mov	r2, #12
   50170:	mov	r3, #0
   50174:	bl	1c1a4 <fputs@plt+0xb00c>
   50178:	subs	r4, r0, #0
   5017c:	beq	501dc <fputs@plt+0x3f044>
   50180:	str	r7, [r4, #4]
   50184:	str	r6, [r4, #8]
   50188:	str	r4, [sp, #16]
   5018c:	str	fp, [sp, #12]
   50190:	ldr	r3, [sp, #72]	; 0x48
   50194:	str	r3, [sp, #8]
   50198:	ldr	r3, [sp, #68]	; 0x44
   5019c:	str	r3, [sp, #4]
   501a0:	str	r6, [sp]
   501a4:	mov	r3, sl
   501a8:	mov	r2, r9
   501ac:	mov	r1, r8
   501b0:	mov	r0, r5
   501b4:	bl	352b4 <fputs@plt+0x2411c>
   501b8:	mov	r8, r0
   501bc:	ldr	r3, [r4]
   501c0:	cmp	r3, #0
   501c4:	beq	501ec <fputs@plt+0x3f054>
   501c8:	mov	r1, r8
   501cc:	mov	r0, r5
   501d0:	bl	21a90 <fputs@plt+0x108f8>
   501d4:	add	sp, sp, #28
   501d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   501dc:	mov	r0, r6
   501e0:	blx	r7
   501e4:	mov	r8, #1
   501e8:	b	501c8 <fputs@plt+0x3f030>
   501ec:	mov	r0, r6
   501f0:	blx	r7
   501f4:	mov	r1, r4
   501f8:	mov	r0, r5
   501fc:	bl	1fc00 <fputs@plt+0xea68>
   50200:	b	501c8 <fputs@plt+0x3f030>
   50204:	mov	r3, #0
   50208:	str	r3, [sp, #16]
   5020c:	str	fp, [sp, #12]
   50210:	ldr	r3, [sp, #72]	; 0x48
   50214:	str	r3, [sp, #8]
   50218:	ldr	r3, [sp, #68]	; 0x44
   5021c:	str	r3, [sp, #4]
   50220:	str	r6, [sp]
   50224:	mov	r3, sl
   50228:	bl	352b4 <fputs@plt+0x2411c>
   5022c:	mov	r8, r0
   50230:	b	501c8 <fputs@plt+0x3f030>
   50234:	push	{lr}		; (str lr, [sp, #-4]!)
   50238:	sub	sp, sp, #28
   5023c:	mov	ip, #0
   50240:	str	ip, [sp, #16]
   50244:	ldr	ip, [sp, #44]	; 0x2c
   50248:	str	ip, [sp, #12]
   5024c:	ldr	ip, [sp, #40]	; 0x28
   50250:	str	ip, [sp, #8]
   50254:	ldr	ip, [sp, #36]	; 0x24
   50258:	str	ip, [sp, #4]
   5025c:	ldr	ip, [sp, #32]
   50260:	str	ip, [sp]
   50264:	bl	50140 <fputs@plt+0x3efa8>
   50268:	add	sp, sp, #28
   5026c:	pop	{pc}		; (ldr pc, [sp], #4)
   50270:	push	{r4, r5, r6, r7, lr}
   50274:	sub	sp, sp, #28
   50278:	mov	r4, r0
   5027c:	mov	r6, r2
   50280:	mov	r7, r3
   50284:	mov	r3, #2
   50288:	mvn	r2, #0
   5028c:	bl	2aabc <fputs@plt+0x19924>
   50290:	mov	r5, r0
   50294:	mov	r3, #0
   50298:	str	r3, [sp, #16]
   5029c:	ldr	r3, [sp, #60]	; 0x3c
   502a0:	str	r3, [sp, #12]
   502a4:	ldr	r3, [sp, #56]	; 0x38
   502a8:	str	r3, [sp, #8]
   502ac:	ldr	r3, [sp, #52]	; 0x34
   502b0:	str	r3, [sp, #4]
   502b4:	ldr	r3, [sp, #48]	; 0x30
   502b8:	str	r3, [sp]
   502bc:	mov	r3, r7
   502c0:	mov	r2, r6
   502c4:	mov	r1, r0
   502c8:	mov	r0, r4
   502cc:	bl	352b4 <fputs@plt+0x2411c>
   502d0:	mov	r6, r0
   502d4:	mov	r1, r5
   502d8:	mov	r0, r4
   502dc:	bl	1fc00 <fputs@plt+0xea68>
   502e0:	mov	r1, r6
   502e4:	mov	r0, r4
   502e8:	bl	21a90 <fputs@plt+0x108f8>
   502ec:	add	sp, sp, #28
   502f0:	pop	{r4, r5, r6, r7, pc}
   502f4:	push	{r4, r5, r6, lr}
   502f8:	sub	sp, sp, #24
   502fc:	mov	r4, r0
   50300:	mov	r5, r1
   50304:	mov	r6, r2
   50308:	mov	r3, #0
   5030c:	str	r3, [sp]
   50310:	mov	r3, #1
   50314:	bl	24d7c <fputs@plt+0x13be4>
   50318:	cmp	r0, #0
   5031c:	movne	r1, #0
   50320:	beq	50334 <fputs@plt+0x3f19c>
   50324:	mov	r0, r4
   50328:	bl	21a90 <fputs@plt+0x108f8>
   5032c:	add	sp, sp, #24
   50330:	pop	{r4, r5, r6, pc}
   50334:	mov	r3, #0
   50338:	str	r3, [sp, #16]
   5033c:	str	r3, [sp, #12]
   50340:	str	r3, [sp, #8]
   50344:	ldr	r2, [pc, #32]	; 5036c <fputs@plt+0x3f1d4>
   50348:	str	r2, [sp, #4]
   5034c:	str	r3, [sp]
   50350:	mov	r3, #1
   50354:	mov	r2, r6
   50358:	mov	r1, r5
   5035c:	mov	r0, r4
   50360:	bl	352b4 <fputs@plt+0x2411c>
   50364:	mov	r1, r0
   50368:	b	50324 <fputs@plt+0x3f18c>
   5036c:	ldrdeq	r1, [r4], -r0
   50370:	mov	r3, r0
   50374:	ldr	r0, [r0, #184]	; 0xb8
   50378:	str	r1, [r3, #180]	; 0xb4
   5037c:	str	r2, [r3, #184]	; 0xb8
   50380:	bx	lr
   50384:	mov	r3, r0
   50388:	ldr	r0, [r0, #192]	; 0xc0
   5038c:	str	r1, [r3, #188]	; 0xbc
   50390:	str	r2, [r3, #192]	; 0xc0
   50394:	bx	lr
   50398:	mov	r3, r0
   5039c:	ldr	r0, [r0, #196]	; 0xc4
   503a0:	str	r1, [r3, #200]	; 0xc8
   503a4:	str	r2, [r3, #196]	; 0xc4
   503a8:	bx	lr
   503ac:	mov	r3, r0
   503b0:	ldr	r0, [r0, #212]	; 0xd4
   503b4:	str	r1, [r3, #216]	; 0xd8
   503b8:	str	r2, [r3, #212]	; 0xd4
   503bc:	bx	lr
   503c0:	mov	r3, r0
   503c4:	ldr	r0, [r0, #204]	; 0xcc
   503c8:	str	r1, [r3, #208]	; 0xd0
   503cc:	str	r2, [r3, #204]	; 0xcc
   503d0:	bx	lr
   503d4:	cmp	r1, #0
   503d8:	ldrgt	r3, [pc, #24]	; 503f8 <fputs@plt+0x3f260>
   503dc:	strgt	r3, [r0, #220]	; 0xdc
   503e0:	strgt	r1, [r0, #224]	; 0xe0
   503e4:	movle	r3, #0
   503e8:	strle	r3, [r0, #220]	; 0xdc
   503ec:	strle	r3, [r0, #224]	; 0xe0
   503f0:	mov	r0, #0
   503f4:	bx	lr
   503f8:	andeq	r0, r5, r0, lsl #10
   503fc:	mov	r3, r0
   50400:	ldr	r0, [r0, #224]	; 0xe0
   50404:	str	r1, [r3, #220]	; 0xdc
   50408:	str	r2, [r3, #224]	; 0xe0
   5040c:	bx	lr
   50410:	push	{r4, r5, r6, r7, r8, lr}
   50414:	sub	sp, sp, #8
   50418:	ldr	r4, [sp, #32]
   5041c:	subs	r8, r3, #0
   50420:	mvnne	ip, #0
   50424:	strne	ip, [r8]
   50428:	cmp	r4, #0
   5042c:	mvnne	ip, #0
   50430:	strne	ip, [r4]
   50434:	cmp	r2, #3
   50438:	movhi	r0, #21
   5043c:	bls	50448 <fputs@plt+0x3f2b0>
   50440:	add	sp, sp, #8
   50444:	pop	{r4, r5, r6, r7, r8, pc}
   50448:	mov	r7, r2
   5044c:	mov	r6, r1
   50450:	mov	r5, r0
   50454:	cmp	r1, #0
   50458:	beq	504d4 <fputs@plt+0x3f33c>
   5045c:	ldrb	r3, [r1]
   50460:	cmp	r3, #0
   50464:	moveq	r1, #10
   50468:	bne	504a8 <fputs@plt+0x3f310>
   5046c:	mov	r3, #0
   50470:	str	r3, [r5, #388]	; 0x184
   50474:	str	r4, [sp]
   50478:	mov	r3, r8
   5047c:	mov	r2, r7
   50480:	mov	r0, r5
   50484:	bl	4e4b8 <fputs@plt+0x3d320>
   50488:	mov	r4, r0
   5048c:	mov	r1, r0
   50490:	mov	r0, r5
   50494:	bl	21a4c <fputs@plt+0x108b4>
   50498:	mov	r1, r4
   5049c:	mov	r0, r5
   504a0:	bl	21a90 <fputs@plt+0x108f8>
   504a4:	b	50440 <fputs@plt+0x3f2a8>
   504a8:	mov	r1, r6
   504ac:	bl	18658 <fputs@plt+0x74c0>
   504b0:	subs	r1, r0, #0
   504b4:	bge	5046c <fputs@plt+0x3f2d4>
   504b8:	mov	r3, r6
   504bc:	ldr	r2, [pc, #24]	; 504dc <fputs@plt+0x3f344>
   504c0:	mov	r1, #1
   504c4:	mov	r0, r5
   504c8:	bl	35210 <fputs@plt+0x24078>
   504cc:	mov	r4, #1
   504d0:	b	50498 <fputs@plt+0x3f300>
   504d4:	mov	r1, #10
   504d8:	b	5046c <fputs@plt+0x3f2d4>
   504dc:	andeq	r6, r8, r0, lsr #5
   504e0:	push	{lr}		; (str lr, [sp, #-4]!)
   504e4:	sub	sp, sp, #12
   504e8:	mov	r2, #0
   504ec:	str	r2, [sp]
   504f0:	mov	r3, r2
   504f4:	bl	50410 <fputs@plt+0x3f278>
   504f8:	add	sp, sp, #12
   504fc:	pop	{pc}		; (ldr pc, [sp], #4)
   50500:	cmp	r0, r3
   50504:	ble	50510 <fputs@plt+0x3f378>
   50508:	mov	r0, #0
   5050c:	bx	lr
   50510:	push	{r4, r5, r6, lr}
   50514:	mov	r5, r2
   50518:	mov	r4, r1
   5051c:	bl	13918 <fputs@plt+0x2780>
   50520:	mov	r1, r5
   50524:	mov	r0, r4
   50528:	bl	504e0 <fputs@plt+0x3f348>
   5052c:	bl	13938 <fputs@plt+0x27a0>
   50530:	mov	r0, #0
   50534:	pop	{r4, r5, r6, pc}
   50538:	push	{r4, lr}
   5053c:	subs	r4, r0, #0
   50540:	beq	5056c <fputs@plt+0x3f3d4>
   50544:	mov	r0, r4
   50548:	bl	32ad0 <fputs@plt+0x21938>
   5054c:	cmp	r0, #0
   50550:	beq	50578 <fputs@plt+0x3f3e0>
   50554:	ldrb	r3, [r4, #69]	; 0x45
   50558:	cmp	r3, #0
   5055c:	beq	50588 <fputs@plt+0x3f3f0>
   50560:	mov	r0, #7
   50564:	bl	1b288 <fputs@plt+0xa0f0>
   50568:	pop	{r4, pc}
   5056c:	mov	r0, #7
   50570:	bl	1b288 <fputs@plt+0xa0f0>
   50574:	pop	{r4, pc}
   50578:	ldr	r0, [pc, #36]	; 505a4 <fputs@plt+0x3f40c>
   5057c:	bl	31a8c <fputs@plt+0x208f4>
   50580:	bl	1b288 <fputs@plt+0xa0f0>
   50584:	pop	{r4, pc}
   50588:	ldr	r0, [r4, #240]	; 0xf0
   5058c:	bl	2ec10 <fputs@plt+0x1da78>
   50590:	cmp	r0, #0
   50594:	popne	{r4, pc}
   50598:	ldr	r0, [r4, #52]	; 0x34
   5059c:	bl	1b288 <fputs@plt+0xa0f0>
   505a0:	pop	{r4, pc}
   505a4:	strheq	r1, [r2], -r8
   505a8:	push	{r4, r5, r6, lr}
   505ac:	mov	r5, r0
   505b0:	mov	r6, r2
   505b4:	mov	r0, r1
   505b8:	bl	4f22c <fputs@plt+0x3e094>
   505bc:	subs	r4, r0, #0
   505c0:	bne	505cc <fputs@plt+0x3f434>
   505c4:	mov	r0, r4
   505c8:	pop	{r4, r5, r6, pc}
   505cc:	mov	r0, r5
   505d0:	bl	50538 <fputs@plt+0x3f3a0>
   505d4:	mov	r2, r0
   505d8:	mov	r1, r5
   505dc:	mov	r0, r6
   505e0:	bl	210d8 <fputs@plt+0xff40>
   505e4:	b	505c4 <fputs@plt+0x3f42c>
   505e8:	push	{r4, r5, r6, lr}
   505ec:	subs	r4, r0, #0
   505f0:	beq	5065c <fputs@plt+0x3f4c4>
   505f4:	mov	r0, r4
   505f8:	bl	32ad0 <fputs@plt+0x21938>
   505fc:	cmp	r0, #0
   50600:	beq	50664 <fputs@plt+0x3f4cc>
   50604:	ldrb	r3, [r4, #69]	; 0x45
   50608:	cmp	r3, #0
   5060c:	ldrne	r5, [pc, #92]	; 50670 <fputs@plt+0x3f4d8>
   50610:	bne	50668 <fputs@plt+0x3f4d0>
   50614:	ldr	r0, [r4, #240]	; 0xf0
   50618:	bl	306f0 <fputs@plt+0x1f558>
   5061c:	subs	r5, r0, #0
   50620:	beq	50630 <fputs@plt+0x3f498>
   50624:	mov	r0, r4
   50628:	bl	13c2c <fputs@plt+0x2a94>
   5062c:	b	50668 <fputs@plt+0x3f4d0>
   50630:	ldr	r5, [r4, #52]	; 0x34
   50634:	mov	r0, r5
   50638:	bl	1b288 <fputs@plt+0xa0f0>
   5063c:	mov	r2, r0
   50640:	mov	r1, r5
   50644:	mov	r0, r4
   50648:	bl	35210 <fputs@plt+0x24078>
   5064c:	ldr	r0, [r4, #240]	; 0xf0
   50650:	bl	306f0 <fputs@plt+0x1f558>
   50654:	mov	r5, r0
   50658:	b	50624 <fputs@plt+0x3f48c>
   5065c:	ldr	r5, [pc, #12]	; 50670 <fputs@plt+0x3f4d8>
   50660:	b	50668 <fputs@plt+0x3f4d0>
   50664:	ldr	r5, [pc, #8]	; 50674 <fputs@plt+0x3f4dc>
   50668:	mov	r0, r5
   5066c:	pop	{r4, r5, r6, pc}
   50670:	andeq	r2, r8, r4, asr r2
   50674:	andeq	r2, r8, r0, ror r2
   50678:	push	{r4, lr}
   5067c:	subs	r4, r0, #0
   50680:	beq	506c4 <fputs@plt+0x3f52c>
   50684:	mov	r0, r4
   50688:	bl	32ad0 <fputs@plt+0x21938>
   5068c:	cmp	r0, #0
   50690:	beq	506a8 <fputs@plt+0x3f510>
   50694:	ldrb	r3, [r4, #69]	; 0x45
   50698:	cmp	r3, #0
   5069c:	beq	506b4 <fputs@plt+0x3f51c>
   506a0:	mov	r0, #7
   506a4:	pop	{r4, pc}
   506a8:	ldr	r0, [pc, #28]	; 506cc <fputs@plt+0x3f534>
   506ac:	bl	31a8c <fputs@plt+0x208f4>
   506b0:	pop	{r4, pc}
   506b4:	ldr	r0, [r4, #52]	; 0x34
   506b8:	ldr	r3, [r4, #56]	; 0x38
   506bc:	and	r0, r0, r3
   506c0:	pop	{r4, pc}
   506c4:	mov	r0, #7
   506c8:	pop	{r4, pc}
   506cc:	strdeq	r1, [r2], -sp
   506d0:	push	{r4, lr}
   506d4:	subs	r4, r0, #0
   506d8:	beq	50714 <fputs@plt+0x3f57c>
   506dc:	mov	r0, r4
   506e0:	bl	32ad0 <fputs@plt+0x21938>
   506e4:	cmp	r0, #0
   506e8:	beq	50700 <fputs@plt+0x3f568>
   506ec:	ldrb	r3, [r4, #69]	; 0x45
   506f0:	cmp	r3, #0
   506f4:	beq	5070c <fputs@plt+0x3f574>
   506f8:	mov	r0, #7
   506fc:	pop	{r4, pc}
   50700:	ldr	r0, [pc, #20]	; 5071c <fputs@plt+0x3f584>
   50704:	bl	31a8c <fputs@plt+0x208f4>
   50708:	pop	{r4, pc}
   5070c:	ldr	r0, [r4, #52]	; 0x34
   50710:	pop	{r4, pc}
   50714:	mov	r0, #7
   50718:	pop	{r4, pc}
   5071c:	andeq	r1, r2, r6, lsl #2
   50720:	cmp	r0, #0
   50724:	ldrne	r0, [r0, #60]	; 0x3c
   50728:	moveq	r0, #0
   5072c:	bx	lr
   50730:	push	{r4, lr}
   50734:	bl	1b288 <fputs@plt+0xa0f0>
   50738:	pop	{r4, pc}
   5073c:	cmp	r1, #11
   50740:	bhi	50770 <fputs@plt+0x3f5d8>
   50744:	add	r3, r0, r1, lsl #2
   50748:	ldr	r0, [r3, #92]	; 0x5c
   5074c:	cmp	r2, #0
   50750:	bxlt	lr
   50754:	ldr	ip, [pc, #28]	; 50778 <fputs@plt+0x3f5e0>
   50758:	add	r1, ip, r1, lsl #2
   5075c:	ldr	r1, [r1, #3856]	; 0xf10
   50760:	cmp	r1, r2
   50764:	movge	r1, r2
   50768:	str	r1, [r3, #92]	; 0x5c
   5076c:	bx	lr
   50770:	mvn	r0, #0
   50774:	bx	lr
   50778:			; <UNDEFINED> instruction: 0x000813b0
   5077c:	push	{r4, lr}
   50780:	sub	sp, sp, #8
   50784:	mov	r4, r0
   50788:	ldr	ip, [sp, #20]
   5078c:	str	ip, [sp, #4]
   50790:	ldr	ip, [sp, #16]
   50794:	str	ip, [sp]
   50798:	uxtb	r2, r2
   5079c:	bl	354fc <fputs@plt+0x24364>
   507a0:	mov	r1, r0
   507a4:	mov	r0, r4
   507a8:	bl	21a90 <fputs@plt+0x108f8>
   507ac:	add	sp, sp, #8
   507b0:	pop	{r4, pc}
   507b4:	push	{lr}		; (str lr, [sp, #-4]!)
   507b8:	sub	sp, sp, #12
   507bc:	mov	ip, #0
   507c0:	str	ip, [sp, #4]
   507c4:	ldr	ip, [sp, #16]
   507c8:	str	ip, [sp]
   507cc:	bl	5077c <fputs@plt+0x3f5e4>
   507d0:	add	sp, sp, #12
   507d4:	pop	{pc}		; (ldr pc, [sp], #4)
   507d8:	push	{r4, r5, r6, r7, lr}
   507dc:	sub	sp, sp, #12
   507e0:	mov	r4, r0
   507e4:	mov	r6, r2
   507e8:	mov	r7, r3
   507ec:	mov	r3, #2
   507f0:	mvn	r2, #0
   507f4:	bl	2aabc <fputs@plt+0x19924>
   507f8:	subs	r5, r0, #0
   507fc:	moveq	r6, #0
   50800:	beq	50838 <fputs@plt+0x3f6a0>
   50804:	mov	r3, #0
   50808:	str	r3, [sp, #4]
   5080c:	ldr	r3, [sp, #32]
   50810:	str	r3, [sp]
   50814:	mov	r3, r7
   50818:	uxtb	r2, r6
   5081c:	mov	r1, r5
   50820:	mov	r0, r4
   50824:	bl	354fc <fputs@plt+0x24364>
   50828:	mov	r6, r0
   5082c:	mov	r1, r5
   50830:	mov	r0, r4
   50834:	bl	1fc00 <fputs@plt+0xea68>
   50838:	mov	r1, r6
   5083c:	mov	r0, r4
   50840:	bl	21a90 <fputs@plt+0x108f8>
   50844:	add	sp, sp, #12
   50848:	pop	{r4, r5, r6, r7, pc}
   5084c:	mov	r3, r0
   50850:	str	r2, [r0, #228]	; 0xe4
   50854:	mov	r0, #0
   50858:	str	r0, [r3, #232]	; 0xe8
   5085c:	str	r1, [r3, #236]	; 0xec
   50860:	bx	lr
   50864:	mov	r3, r0
   50868:	mov	r0, #0
   5086c:	str	r0, [r3, #228]	; 0xe4
   50870:	str	r2, [r3, #232]	; 0xe8
   50874:	str	r1, [r3, #236]	; 0xec
   50878:	bx	lr
   5087c:	mov	r0, #0
   50880:	bx	lr
   50884:	ldrb	r0, [r0, #67]	; 0x43
   50888:	bx	lr
   5088c:	bx	lr
   50890:	push	{r4, lr}
   50894:	mov	r4, r0
   50898:	mov	r0, #0
   5089c:	bl	28cb8 <fputs@plt+0x17b20>
   508a0:	cmp	r0, #0
   508a4:	beq	508c8 <fputs@plt+0x3f730>
   508a8:	mov	r1, #1000	; 0x3e8
   508ac:	mul	r1, r1, r4
   508b0:	bl	13840 <fputs@plt+0x26a8>
   508b4:	ldr	r3, [pc, #20]	; 508d0 <fputs@plt+0x3f738>
   508b8:	smull	r2, r3, r3, r0
   508bc:	asr	r0, r0, #31
   508c0:	rsb	r0, r0, r3, asr #6
   508c4:	pop	{r4, pc}
   508c8:	mov	r0, #0
   508cc:	pop	{r4, pc}
   508d0:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   508d4:	cmp	r1, #0
   508d8:	mvnne	r3, #0
   508dc:	moveq	r3, #255	; 0xff
   508e0:	str	r3, [r0, #56]	; 0x38
   508e4:	mov	r0, #0
   508e8:	bx	lr
   508ec:	push	{r4, r5, r6, lr}
   508f0:	mov	r4, r2
   508f4:	mov	r5, r3
   508f8:	bl	1b36c <fputs@plt+0xa1d4>
   508fc:	cmp	r0, #0
   50900:	beq	50988 <fputs@plt+0x3f7f0>
   50904:	ldr	r3, [r0, #4]
   50908:	ldr	r2, [r0]
   5090c:	str	r2, [r3, #4]
   50910:	ldr	r3, [r0, #4]
   50914:	ldr	r3, [r3]
   50918:	ldr	r0, [r3, #64]	; 0x40
   5091c:	cmp	r4, #7
   50920:	beq	50950 <fputs@plt+0x3f7b8>
   50924:	cmp	r4, #27
   50928:	beq	5095c <fputs@plt+0x3f7c4>
   5092c:	cmp	r4, #28
   50930:	beq	5096c <fputs@plt+0x3f7d4>
   50934:	ldr	r3, [r0]
   50938:	cmp	r3, #0
   5093c:	beq	50990 <fputs@plt+0x3f7f8>
   50940:	mov	r2, r5
   50944:	mov	r1, r4
   50948:	bl	1377c <fputs@plt+0x25e4>
   5094c:	pop	{r4, r5, r6, pc}
   50950:	str	r0, [r5]
   50954:	mov	r0, #0
   50958:	pop	{r4, r5, r6, pc}
   5095c:	ldr	r3, [r3]
   50960:	str	r3, [r5]
   50964:	mov	r0, #0
   50968:	pop	{r4, r5, r6, pc}
   5096c:	ldr	r2, [r3, #216]	; 0xd8
   50970:	cmp	r2, #0
   50974:	ldrne	r3, [r2, #8]
   50978:	ldreq	r3, [r3, #68]	; 0x44
   5097c:	str	r3, [r5]
   50980:	mov	r0, #0
   50984:	pop	{r4, r5, r6, pc}
   50988:	mov	r0, #1
   5098c:	pop	{r4, r5, r6, pc}
   50990:	mov	r0, #12
   50994:	pop	{r4, r5, r6, pc}
   50998:	push	{r0, r1, r2, r3}
   5099c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   509a0:	sub	sp, sp, #20
   509a4:	add	r3, sp, #60	; 0x3c
   509a8:	str	r3, [sp, #12]
   509ac:	ldr	r3, [sp, #56]	; 0x38
   509b0:	sub	r3, r3, #5
   509b4:	cmp	r3, #20
   509b8:	ldrls	pc, [pc, r3, lsl #2]
   509bc:	b	50f24 <fputs@plt+0x3fd8c>
   509c0:	andeq	r0, r5, ip, lsr #20
   509c4:	andeq	r0, r5, r8, asr #20
   509c8:	andeq	r0, r5, r4, ror #20
   509cc:	andeq	r0, r5, r8, ror sl
   509d0:	andeq	r0, r5, r4, asr #25
   509d4:	andeq	r0, r5, ip, ror #25
   509d8:	andeq	r0, r5, r4, lsl sp
   509dc:	andeq	r0, r5, ip, lsr sp
   509e0:	andeq	r0, r5, ip, asr #26
   509e4:	andeq	r0, r5, r0, ror #26
   509e8:	muleq	r5, r8, sp
   509ec:			; <UNDEFINED> instruction: 0x00050db8
   509f0:	strdeq	r0, [r5], -ip
   509f4:	andeq	r0, r5, r0, asr #28
   509f8:	andeq	r0, r5, r4, lsr #30
   509fc:	andeq	r0, r5, r0, ror #28
   50a00:	andeq	r0, r5, r4, lsr #30
   50a04:	andeq	r0, r5, r4, lsl sl
   50a08:	andeq	r0, r5, r0, lsr #29
   50a0c:	andeq	r0, r5, r0, lsl #29
   50a10:			; <UNDEFINED> instruction: 0x00050eb4
   50a14:	ldr	r5, [pc, #1296]	; 50f2c <fputs@plt+0x3fd94>
   50a18:	mov	r0, r5
   50a1c:	add	sp, sp, #20
   50a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50a24:	add	sp, sp, #16
   50a28:	bx	lr
   50a2c:	ldr	r0, [pc, #1276]	; 50f30 <fputs@plt+0x3fd98>
   50a30:	ldr	r2, [pc, #1276]	; 50f34 <fputs@plt+0x3fd9c>
   50a34:	add	r1, r0, #356	; 0x164
   50a38:	add	r0, r0, #628	; 0x274
   50a3c:	bl	11000 <memcpy@plt>
   50a40:	mov	r5, #0
   50a44:	b	50a18 <fputs@plt+0x3f880>
   50a48:	ldr	r0, [pc, #1248]	; 50f30 <fputs@plt+0x3fd98>
   50a4c:	ldr	r2, [pc, #1248]	; 50f34 <fputs@plt+0x3fd9c>
   50a50:	add	r1, r0, #628	; 0x274
   50a54:	add	r0, r0, #356	; 0x164
   50a58:	bl	11000 <memcpy@plt>
   50a5c:	mov	r5, #0
   50a60:	b	50a18 <fputs@plt+0x3f880>
   50a64:	mov	r1, #0
   50a68:	mov	r0, r1
   50a6c:	bl	4110c <fputs@plt+0x2ff74>
   50a70:	mov	r5, #0
   50a74:	b	50a18 <fputs@plt+0x3f880>
   50a78:	ldr	r3, [sp, #12]
   50a7c:	add	r2, r3, #4
   50a80:	str	r2, [sp, #12]
   50a84:	mov	r2, r3
   50a88:	ldr	r9, [r2], #8
   50a8c:	str	r2, [sp, #12]
   50a90:	ldr	r6, [r3, #4]
   50a94:	mov	r0, r9
   50a98:	bl	1c308 <fputs@plt+0xb170>
   50a9c:	mov	sl, r0
   50aa0:	adds	r0, r9, #7
   50aa4:	addmi	r0, r9, #14
   50aa8:	asr	r0, r0, #3
   50aac:	add	r0, r0, #1
   50ab0:	asr	r1, r0, #31
   50ab4:	bl	1c2dc <fputs@plt+0xb144>
   50ab8:	mov	r8, r0
   50abc:	mov	r0, #512	; 0x200
   50ac0:	mov	r1, #0
   50ac4:	bl	29014 <fputs@plt+0x17e7c>
   50ac8:	cmp	r8, #0
   50acc:	cmpne	sl, #0
   50ad0:	moveq	r3, #1
   50ad4:	movne	r3, #0
   50ad8:	mov	r4, r0
   50adc:	str	r0, [sp, #4]
   50ae0:	cmp	r0, #0
   50ae4:	movne	r0, r3
   50ae8:	orreq	r0, r3, #1
   50aec:	cmp	r0, #0
   50af0:	bne	50c9c <fputs@plt+0x3fb04>
   50af4:	mov	r1, #1
   50af8:	bl	21108 <fputs@plt+0xff70>
   50afc:	mov	r2, r4
   50b00:	mov	r1, #1
   50b04:	mov	r0, #0
   50b08:	bl	1c7cc <fputs@plt+0xb634>
   50b0c:	mov	r7, #0
   50b10:	mov	fp, #1
   50b14:	b	50b54 <fputs@plt+0x3f9bc>
   50b18:	add	r1, sp, #8
   50b1c:	mov	r0, #4
   50b20:	bl	4110c <fputs@plt+0x2ff74>
   50b24:	mov	r2, #2
   50b28:	b	50ba0 <fputs@plt+0x3fa08>
   50b2c:	add	r1, r1, #1
   50b30:	and	r2, r1, #7
   50b34:	ldrb	r3, [r8, r1, asr #3]
   50b38:	bic	r3, r3, fp, lsl r2
   50b3c:	strb	r3, [r8, r1, asr #3]
   50b40:	ldr	r2, [sp, #4]
   50b44:	ldr	r1, [sp, #8]
   50b48:	add	r1, r1, #1
   50b4c:	mov	r0, sl
   50b50:	bl	1c7cc <fputs@plt+0xb634>
   50b54:	lsl	r4, r7, #2
   50b58:	ldr	r5, [r6, r7, lsl #2]
   50b5c:	cmp	r5, #0
   50b60:	beq	50c14 <fputs@plt+0x3fa7c>
   50b64:	cmp	r5, #1
   50b68:	blt	50b18 <fputs@plt+0x3f980>
   50b6c:	cmp	r5, #2
   50b70:	ble	50b7c <fputs@plt+0x3f9e4>
   50b74:	cmp	r5, #5
   50b78:	bne	50b18 <fputs@plt+0x3f980>
   50b7c:	add	r2, r4, #8
   50b80:	ldr	r1, [r6, r2]
   50b84:	sub	r3, r1, #1
   50b88:	str	r3, [sp, #8]
   50b8c:	add	r3, r6, r4
   50b90:	ldr	r3, [r3, #12]
   50b94:	add	r3, r3, r1
   50b98:	str	r3, [r6, r2]
   50b9c:	mov	r2, #4
   50ba0:	add	r4, r4, #4
   50ba4:	ldr	r3, [r6, r4]
   50ba8:	sub	r3, r3, #1
   50bac:	str	r3, [r6, r4]
   50bb0:	cmp	r3, #0
   50bb4:	movgt	r2, #0
   50bb8:	add	r7, r7, r2
   50bbc:	mov	r1, r9
   50bc0:	ldr	r0, [sp, #8]
   50bc4:	bic	r0, r0, #-2147483648	; 0x80000000
   50bc8:	bl	7df2c <fputs@plt+0x6cd94>
   50bcc:	str	r1, [sp, #8]
   50bd0:	tst	r5, #1
   50bd4:	beq	50b2c <fputs@plt+0x3f994>
   50bd8:	add	r1, r1, #1
   50bdc:	and	r2, r1, #7
   50be0:	ldrb	r3, [r8, r1, asr #3]
   50be4:	orr	r3, r3, fp, lsl r2
   50be8:	strb	r3, [r8, r1, asr #3]
   50bec:	cmp	r5, #5
   50bf0:	beq	50b54 <fputs@plt+0x3f9bc>
   50bf4:	ldr	r1, [sp, #8]
   50bf8:	add	r1, r1, #1
   50bfc:	mov	r0, sl
   50c00:	bl	21108 <fputs@plt+0xff70>
   50c04:	cmp	r0, #0
   50c08:	beq	50b54 <fputs@plt+0x3f9bc>
   50c0c:	mvn	r5, #0
   50c10:	b	50ca8 <fputs@plt+0x3fb10>
   50c14:	mov	r1, #0
   50c18:	mov	r0, r1
   50c1c:	bl	1594c <fputs@plt+0x47b4>
   50c20:	mov	r4, r0
   50c24:	add	r1, r9, #1
   50c28:	mov	r0, sl
   50c2c:	bl	1594c <fputs@plt+0x47b4>
   50c30:	add	r4, r4, r0
   50c34:	mov	r1, #0
   50c38:	mov	r0, sl
   50c3c:	bl	1594c <fputs@plt+0x47b4>
   50c40:	ldr	r5, [sl]
   50c44:	sub	r5, r5, r9
   50c48:	add	r0, r4, r0
   50c4c:	add	r5, r5, r0
   50c50:	mov	r3, #1
   50c54:	str	r3, [sp, #8]
   50c58:	cmp	r9, #0
   50c5c:	ble	50ca8 <fputs@plt+0x3fb10>
   50c60:	mov	r4, r3
   50c64:	mov	r1, r4
   50c68:	mov	r0, sl
   50c6c:	bl	1594c <fputs@plt+0x47b4>
   50c70:	ldrb	r3, [r8, r4, asr #3]
   50c74:	and	r2, r4, #7
   50c78:	asr	r3, r3, r2
   50c7c:	and	r3, r3, #1
   50c80:	cmp	r3, r0
   50c84:	bne	50ca4 <fputs@plt+0x3fb0c>
   50c88:	add	r4, r4, #1
   50c8c:	str	r4, [sp, #8]
   50c90:	cmp	r9, r4
   50c94:	bge	50c64 <fputs@plt+0x3facc>
   50c98:	b	50ca8 <fputs@plt+0x3fb10>
   50c9c:	mvn	r5, #0
   50ca0:	b	50ca8 <fputs@plt+0x3fb10>
   50ca4:	mov	r5, r4
   50ca8:	ldr	r0, [sp, #4]
   50cac:	bl	1fb70 <fputs@plt+0xe9d8>
   50cb0:	mov	r0, r8
   50cb4:	bl	1fb70 <fputs@plt+0xe9d8>
   50cb8:	mov	r0, sl
   50cbc:	bl	21cf8 <fputs@plt+0x10b60>
   50cc0:	b	50a18 <fputs@plt+0x3f880>
   50cc4:	ldr	r3, [sp, #12]
   50cc8:	add	r2, r3, #4
   50ccc:	str	r2, [sp, #12]
   50cd0:	ldr	r2, [r3]
   50cd4:	ldr	r3, [pc, #604]	; 50f38 <fputs@plt+0x3fda0>
   50cd8:	str	r2, [r3, #264]	; 0x108
   50cdc:	mov	r0, #0
   50ce0:	bl	13d80 <fputs@plt+0x2be8>
   50ce4:	mov	r5, r0
   50ce8:	b	50a18 <fputs@plt+0x3f880>
   50cec:	ldr	r3, [sp, #12]
   50cf0:	add	r2, r3, #4
   50cf4:	str	r2, [sp, #12]
   50cf8:	ldr	r1, [r3, #4]
   50cfc:	ldr	r2, [pc, #556]	; 50f30 <fputs@plt+0x3fd98>
   50d00:	ldr	r3, [r3]
   50d04:	str	r3, [r2, #84]	; 0x54
   50d08:	str	r1, [r2, #88]	; 0x58
   50d0c:	mov	r5, #0
   50d10:	b	50a18 <fputs@plt+0x3f880>
   50d14:	ldr	r3, [pc, #540]	; 50f38 <fputs@plt+0x3fda0>
   50d18:	ldr	r5, [r3, #608]	; 0x260
   50d1c:	ldr	r3, [sp, #12]
   50d20:	add	r2, r3, #4
   50d24:	str	r2, [sp, #12]
   50d28:	ldr	r3, [r3]
   50d2c:	cmp	r3, #0
   50d30:	ldrne	r2, [pc, #512]	; 50f38 <fputs@plt+0x3fda0>
   50d34:	strne	r3, [r2, #608]	; 0x260
   50d38:	b	50a18 <fputs@plt+0x3f880>
   50d3c:	mov	r3, #0
   50d40:	str	r3, [sp, #8]
   50d44:	ldr	r5, [sp, #8]
   50d48:	b	50a18 <fputs@plt+0x3f880>
   50d4c:	ldr	r3, [sp, #12]
   50d50:	add	r2, r3, #4
   50d54:	str	r2, [sp, #12]
   50d58:	ldr	r5, [r3]
   50d5c:	b	50a18 <fputs@plt+0x3f880>
   50d60:	ldr	r2, [sp, #12]
   50d64:	add	r3, r2, #4
   50d68:	str	r3, [sp, #12]
   50d6c:	mov	r3, r2
   50d70:	ldr	r1, [r3], #8
   50d74:	str	r3, [sp, #12]
   50d78:	ldr	r0, [r1, #16]
   50d7c:	mov	r3, #0
   50d80:	ldr	r2, [r2, #4]
   50d84:	mov	r1, r3
   50d88:	ldr	r0, [r0, #4]
   50d8c:	bl	222f0 <fputs@plt+0x11158>
   50d90:	mov	r5, #0
   50d94:	b	50a18 <fputs@plt+0x3f880>
   50d98:	ldr	r3, [sp, #12]
   50d9c:	add	r2, r3, #4
   50da0:	str	r2, [sp, #12]
   50da4:	ldr	r2, [r3]
   50da8:	ldr	r3, [r3, #4]
   50dac:	strh	r3, [r2, #64]	; 0x40
   50db0:	mov	r5, #0
   50db4:	b	50a18 <fputs@plt+0x3f880>
   50db8:	ldr	r3, [sp, #12]
   50dbc:	add	r2, r3, #4
   50dc0:	str	r2, [sp, #12]
   50dc4:	ldr	r4, [r3]
   50dc8:	mov	r0, r4
   50dcc:	bl	1b3e0 <fputs@plt+0xa248>
   50dd0:	add	r2, sp, #16
   50dd4:	mov	r3, #27
   50dd8:	str	r3, [r2, #-8]!
   50ddc:	mov	r1, r0
   50de0:	mov	r0, r4
   50de4:	bl	1a66c <fputs@plt+0x94d4>
   50de8:	ldr	r5, [sp, #8]
   50dec:	cmp	r5, #27
   50df0:	movne	r5, #124	; 0x7c
   50df4:	moveq	r5, #0
   50df8:	b	50a18 <fputs@plt+0x3f880>
   50dfc:	ldr	r3, [sp, #12]
   50e00:	add	r2, r3, #4
   50e04:	str	r2, [sp, #12]
   50e08:	ldr	r0, [r3]
   50e0c:	ldr	r5, [r3, #4]
   50e10:	add	r2, r3, #12
   50e14:	str	r2, [sp, #12]
   50e18:	ldr	r4, [r3, #8]
   50e1c:	cmp	r0, #0
   50e20:	bne	50e34 <fputs@plt+0x3fc9c>
   50e24:	mov	r0, r4
   50e28:	bl	25908 <fputs@plt+0x14770>
   50e2c:	mov	r5, #0
   50e30:	b	50a18 <fputs@plt+0x3f880>
   50e34:	bl	1f874 <fputs@plt+0xe6dc>
   50e38:	str	r0, [r5]
   50e3c:	b	50e24 <fputs@plt+0x3fc8c>
   50e40:	ldr	r3, [sp, #12]
   50e44:	add	r2, r3, #4
   50e48:	str	r2, [sp, #12]
   50e4c:	ldr	r2, [r3]
   50e50:	ldr	r3, [pc, #224]	; 50f38 <fputs@plt+0x3fda0>
   50e54:	str	r2, [r3, #268]	; 0x10c
   50e58:	mov	r5, #0
   50e5c:	b	50a18 <fputs@plt+0x3f880>
   50e60:	ldr	r3, [sp, #12]
   50e64:	add	r2, r3, #4
   50e68:	str	r2, [sp, #12]
   50e6c:	ldr	r2, [r3]
   50e70:	ldr	r3, [pc, #192]	; 50f38 <fputs@plt+0x3fda0>
   50e74:	str	r2, [r3, #24]
   50e78:	mov	r5, #0
   50e7c:	b	50a18 <fputs@plt+0x3f880>
   50e80:	ldr	r3, [sp, #12]
   50e84:	add	r2, r3, #4
   50e88:	str	r2, [sp, #12]
   50e8c:	ldr	r2, [r3]
   50e90:	ldr	r3, [r3, #4]
   50e94:	str	r3, [r2, #140]	; 0x8c
   50e98:	mov	r5, #0
   50e9c:	b	50a18 <fputs@plt+0x3f880>
   50ea0:	ldr	r3, [pc, #144]	; 50f38 <fputs@plt+0x3fda0>
   50ea4:	ldr	r5, [r3, #228]	; 0xe4
   50ea8:	clz	r5, r5
   50eac:	lsr	r5, r5, #5
   50eb0:	b	50a18 <fputs@plt+0x3f880>
   50eb4:	ldr	r4, [sp, #12]
   50eb8:	add	r3, r4, #4
   50ebc:	str	r3, [sp, #12]
   50ec0:	mov	r3, r4
   50ec4:	ldr	r5, [r3], #8
   50ec8:	str	r3, [sp, #12]
   50ecc:	ldr	r1, [r4, #4]
   50ed0:	mov	r0, r5
   50ed4:	bl	18658 <fputs@plt+0x74c0>
   50ed8:	strb	r0, [r5, #148]	; 0x94
   50edc:	ldrb	r3, [r4, #8]
   50ee0:	strb	r3, [r5, #151]	; 0x97
   50ee4:	strb	r3, [r5, #149]	; 0x95
   50ee8:	add	r2, r4, #16
   50eec:	str	r2, [sp, #12]
   50ef0:	ldr	r2, [r4, #12]
   50ef4:	str	r2, [r5, #144]	; 0x90
   50ef8:	clz	r3, r3
   50efc:	lsr	r3, r3, #5
   50f00:	cmp	r2, #0
   50f04:	movle	r3, #0
   50f08:	cmp	r3, #0
   50f0c:	moveq	r5, #0
   50f10:	beq	50a18 <fputs@plt+0x3f880>
   50f14:	mov	r0, r5
   50f18:	bl	24bdc <fputs@plt+0x13a44>
   50f1c:	mov	r5, #0
   50f20:	b	50a18 <fputs@plt+0x3f880>
   50f24:	mov	r5, #0
   50f28:	b	50a18 <fputs@plt+0x3f880>
   50f2c:	andeq	lr, r1, r2, lsl r2
   50f30:	ldrdeq	lr, [r9], -r8
   50f34:	andeq	r0, r0, r3, lsl #2
   50f38:	andeq	sl, r9, r8, lsr r1
   50f3c:	push	{r4, r5, r6, r7, r8, lr}
   50f40:	cmp	r1, #0
   50f44:	cmpne	r0, #0
   50f48:	beq	50fbc <fputs@plt+0x3fe24>
   50f4c:	mov	r4, r0
   50f50:	mov	r7, r1
   50f54:	bl	1b3e0 <fputs@plt+0xa248>
   50f58:	add	r0, r0, #1
   50f5c:	add	r5, r4, r0
   50f60:	ldrb	r3, [r4, r0]
   50f64:	cmp	r3, #0
   50f68:	beq	50fc4 <fputs@plt+0x3fe2c>
   50f6c:	mov	r1, r7
   50f70:	mov	r0, r5
   50f74:	bl	11174 <strcmp@plt>
   50f78:	mov	r6, r0
   50f7c:	mov	r0, r5
   50f80:	bl	1b3e0 <fputs@plt+0xa248>
   50f84:	add	r0, r0, #1
   50f88:	add	r4, r5, r0
   50f8c:	cmp	r6, #0
   50f90:	beq	50fb4 <fputs@plt+0x3fe1c>
   50f94:	mov	r0, r4
   50f98:	bl	1b3e0 <fputs@plt+0xa248>
   50f9c:	add	r0, r0, #1
   50fa0:	add	r5, r4, r0
   50fa4:	ldrb	r3, [r4, r0]
   50fa8:	cmp	r3, #0
   50fac:	bne	50f6c <fputs@plt+0x3fdd4>
   50fb0:	mov	r4, #0
   50fb4:	mov	r0, r4
   50fb8:	pop	{r4, r5, r6, r7, r8, pc}
   50fbc:	mov	r4, #0
   50fc0:	b	50fb4 <fputs@plt+0x3fe1c>
   50fc4:	mov	r4, #0
   50fc8:	b	50fb4 <fputs@plt+0x3fe1c>
   50fcc:	push	{r4, lr}
   50fd0:	mov	r4, r2
   50fd4:	bl	50f3c <fputs@plt+0x3fda4>
   50fd8:	adds	r1, r4, #0
   50fdc:	movne	r1, #1
   50fe0:	cmp	r0, #0
   50fe4:	beq	50ff0 <fputs@plt+0x3fe58>
   50fe8:	bl	27378 <fputs@plt+0x161e0>
   50fec:	pop	{r4, pc}
   50ff0:	mov	r0, r1
   50ff4:	pop	{r4, pc}
   50ff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50ffc:	sub	sp, sp, #1168	; 0x490
   51000:	sub	sp, sp, #12
   51004:	mov	fp, r0
   51008:	mov	sl, r1
   5100c:	mov	r4, r2
   51010:	mov	r5, r3
   51014:	bic	r8, r3, #255	; 0xff
   51018:	and	r3, r3, #16
   5101c:	str	r3, [sp, #8]
   51020:	and	r6, r5, #8
   51024:	and	r3, r5, #1
   51028:	str	r3, [sp, #16]
   5102c:	and	r3, r5, #2
   51030:	str	r3, [sp, #4]
   51034:	ands	r3, r5, #4
   51038:	str	r3, [sp, #12]
   5103c:	moveq	r3, #0
   51040:	beq	5105c <fputs@plt+0x3fec4>
   51044:	cmp	r8, #2048	; 0x800
   51048:	cmpne	r8, #16384	; 0x4000
   5104c:	moveq	r3, #1
   51050:	movne	r3, #0
   51054:	cmp	r8, #524288	; 0x80000
   51058:	orreq	r3, r3, #1
   5105c:	str	r3, [sp, #20]
   51060:	bl	110e4 <getpid@plt>
   51064:	ldr	r3, [pc, #1532]	; 51668 <fputs@plt+0x404d0>
   51068:	ldr	r3, [r3, #348]	; 0x15c
   5106c:	cmp	r0, r3
   51070:	beq	5108c <fputs@plt+0x3fef4>
   51074:	bl	110e4 <getpid@plt>
   51078:	ldr	r3, [pc, #1512]	; 51668 <fputs@plt+0x404d0>
   5107c:	str	r0, [r3, #348]	; 0x15c
   51080:	mov	r1, #0
   51084:	mov	r0, r1
   51088:	bl	4110c <fputs@plt+0x2ff74>
   5108c:	mov	r2, #80	; 0x50
   51090:	mov	r1, #0
   51094:	mov	r0, r4
   51098:	bl	10f64 <memset@plt>
   5109c:	cmp	r8, #256	; 0x100
   510a0:	beq	511b4 <fputs@plt+0x4001c>
   510a4:	cmp	sl, #0
   510a8:	strne	sl, [sp, #24]
   510ac:	mvnne	r7, #0
   510b0:	beq	512d0 <fputs@plt+0x40138>
   510b4:	ldr	r9, [sp, #4]
   510b8:	ldr	r3, [sp, #12]
   510bc:	cmp	r3, #0
   510c0:	orrne	r9, r9, #64	; 0x40
   510c4:	ldr	r3, [sp, #8]
   510c8:	cmp	r3, #0
   510cc:	orrne	r9, r9, #32768	; 0x8000
   510d0:	orrne	r9, r9, #128	; 0x80
   510d4:	cmp	r7, #0
   510d8:	blt	512f4 <fputs@plt+0x4015c>
   510dc:	ldr	r3, [sp, #1216]	; 0x4c0
   510e0:	cmp	r3, #0
   510e4:	strne	r5, [r3]
   510e8:	ldr	r3, [r4, #28]
   510ec:	cmp	r3, #0
   510f0:	strne	r7, [r3]
   510f4:	ldrne	r3, [r4, #28]
   510f8:	strne	r5, [r3, #4]
   510fc:	cmp	r6, #0
   51100:	bne	5146c <fputs@plt+0x402d4>
   51104:	ldr	r3, [sp, #16]
   51108:	cmp	r3, #0
   5110c:	orrne	r6, r6, #2
   51110:	cmp	r8, #256	; 0x100
   51114:	orrne	r6, r6, #128	; 0x80
   51118:	ldr	r3, [sp, #20]
   5111c:	cmp	r3, #0
   51120:	orrne	r6, r6, #8
   51124:	tst	r5, #64	; 0x40
   51128:	orrne	r6, r6, #64	; 0x40
   5112c:	str	r7, [r4, #12]
   51130:	str	fp, [r4, #4]
   51134:	str	sl, [r4, #32]
   51138:	uxtb	r3, r6
   5113c:	strh	r3, [r4, #18]
   51140:	ldr	r3, [pc, #1316]	; 5166c <fputs@plt+0x404d4>
   51144:	ldrd	r2, [r3, #176]	; 0xb0
   51148:	strd	r2, [r4, #64]	; 0x40
   5114c:	mov	r2, #1
   51150:	ldr	r1, [pc, #1304]	; 51670 <fputs@plt+0x404d8>
   51154:	ands	r0, r6, #64	; 0x40
   51158:	movne	r0, sl
   5115c:	bl	50fcc <fputs@plt+0x3fe34>
   51160:	cmp	r0, #0
   51164:	ldrhne	r3, [r4, #18]
   51168:	orrne	r3, r3, #16
   5116c:	strhne	r3, [r4, #18]
   51170:	ldr	r1, [pc, #1276]	; 51674 <fputs@plt+0x404dc>
   51174:	ldr	r0, [fp, #16]
   51178:	bl	11174 <strcmp@plt>
   5117c:	cmp	r0, #0
   51180:	ldrheq	r3, [r4, #18]
   51184:	orreq	r3, r3, #1
   51188:	strheq	r3, [r4, #18]
   5118c:	ands	r9, r6, #128	; 0x80
   51190:	ldrne	r0, [pc, #1248]	; 51678 <fputs@plt+0x404e0>
   51194:	beq	51484 <fputs@plt+0x402ec>
   51198:	mov	r3, #0
   5119c:	str	r3, [r4, #20]
   511a0:	str	r0, [r4]
   511a4:	mov	r0, r4
   511a8:	bl	328c8 <fputs@plt+0x21730>
   511ac:	mov	r9, #0
   511b0:	b	51524 <fputs@plt+0x4038c>
   511b4:	ldr	r3, [pc, #1200]	; 5166c <fputs@plt+0x404d4>
   511b8:	ldr	r3, [r3, #324]	; 0x144
   511bc:	add	r1, sp, #144	; 0x90
   511c0:	mov	r0, sl
   511c4:	blx	r3
   511c8:	cmp	r0, #0
   511cc:	bne	512b0 <fputs@plt+0x40118>
   511d0:	ldr	r3, [pc, #1168]	; 51668 <fputs@plt+0x404d0>
   511d4:	ldr	r1, [r3, #352]	; 0x160
   511d8:	cmp	r1, #0
   511dc:	beq	512b0 <fputs@plt+0x40118>
   511e0:	ldrd	r2, [sp, #144]	; 0x90
   511e4:	strd	r2, [sp, #24]
   511e8:	ldrd	r2, [sp, #240]	; 0xf0
   511ec:	strd	r2, [sp, #32]
   511f0:	mov	lr, r6
   511f4:	ldrd	r2, [sp, #24]
   511f8:	mov	r0, r4
   511fc:	mov	ip, r5
   51200:	ldrd	r4, [sp, #32]
   51204:	b	51214 <fputs@plt+0x4007c>
   51208:	ldr	r1, [r1, #40]	; 0x28
   5120c:	cmp	r1, #0
   51210:	beq	512a4 <fputs@plt+0x4010c>
   51214:	ldrd	r6, [r1]
   51218:	cmp	r7, r3
   5121c:	cmpeq	r6, r2
   51220:	bne	51208 <fputs@plt+0x40070>
   51224:	ldrd	r6, [r1, #8]
   51228:	cmp	r7, r5
   5122c:	cmpeq	r6, r4
   51230:	bne	51208 <fputs@plt+0x40070>
   51234:	mov	r6, lr
   51238:	mov	r4, r0
   5123c:	mov	r5, ip
   51240:	cmp	r1, #0
   51244:	beq	512b0 <fputs@plt+0x40118>
   51248:	ldr	r3, [r1, #36]	; 0x24
   5124c:	cmp	r3, #0
   51250:	beq	512b0 <fputs@plt+0x40118>
   51254:	ldr	r2, [r3, #4]
   51258:	cmp	ip, r2
   5125c:	bne	51270 <fputs@plt+0x400d8>
   51260:	add	r1, r1, #36	; 0x24
   51264:	mov	r0, r3
   51268:	b	5128c <fputs@plt+0x400f4>
   5126c:	mov	r3, r0
   51270:	ldr	r0, [r3, #8]
   51274:	cmp	r0, #0
   51278:	beq	512b0 <fputs@plt+0x40118>
   5127c:	ldr	r2, [r0, #4]
   51280:	cmp	r5, r2
   51284:	bne	5126c <fputs@plt+0x400d4>
   51288:	add	r1, r3, #8
   5128c:	ldr	r3, [r0, #8]
   51290:	str	r3, [r1]
   51294:	ldr	r7, [r0]
   51298:	str	r0, [r4, #28]
   5129c:	str	sl, [sp, #24]
   512a0:	b	510b4 <fputs@plt+0x3ff1c>
   512a4:	mov	r6, lr
   512a8:	mov	r4, r0
   512ac:	mov	r5, ip
   512b0:	mov	r0, #12
   512b4:	mov	r1, #0
   512b8:	bl	29014 <fputs@plt+0x17e7c>
   512bc:	cmp	r0, #0
   512c0:	moveq	r9, #7
   512c4:	beq	51524 <fputs@plt+0x4038c>
   512c8:	mvn	r7, #0
   512cc:	b	51298 <fputs@plt+0x40100>
   512d0:	add	r1, sp, #660	; 0x294
   512d4:	ldr	r0, [fp, #8]
   512d8:	bl	4126c <fputs@plt+0x300d4>
   512dc:	subs	r9, r0, #0
   512e0:	bne	51524 <fputs@plt+0x4038c>
   512e4:	add	r3, sp, #660	; 0x294
   512e8:	str	r3, [sp, #24]
   512ec:	mvn	r7, #0
   512f0:	b	510b4 <fputs@plt+0x3ff1c>
   512f4:	ldr	r3, [pc, #896]	; 5167c <fputs@plt+0x404e4>
   512f8:	and	r3, r3, r5
   512fc:	cmp	r3, #0
   51300:	beq	513a8 <fputs@plt+0x40210>
   51304:	ldr	r0, [sp, #24]
   51308:	bl	1b3e0 <fputs@plt+0xa248>
   5130c:	sub	r7, r0, #1
   51310:	mov	r2, r7
   51314:	ldr	r1, [sp, #24]
   51318:	ldrb	r3, [r1, r7]
   5131c:	cmp	r3, #45	; 0x2d
   51320:	beq	5133c <fputs@plt+0x401a4>
   51324:	add	r3, r1, r7
   51328:	sub	r7, r7, #1
   5132c:	mov	r2, r7
   51330:	ldrb	r1, [r3, #-1]!
   51334:	cmp	r1, #45	; 0x2d
   51338:	bne	51328 <fputs@plt+0x40190>
   5133c:	add	r3, sp, #144	; 0x90
   51340:	str	r3, [sp, #8]
   51344:	ldr	r1, [sp, #24]
   51348:	mov	r0, r3
   5134c:	bl	11000 <memcpy@plt>
   51350:	add	r3, sp, #1168	; 0x490
   51354:	add	r3, r3, #8
   51358:	add	r7, r3, r7
   5135c:	mov	r3, #0
   51360:	strb	r3, [r7, #-1032]	; 0xfffffbf8
   51364:	ldr	r3, [pc, #768]	; 5166c <fputs@plt+0x404d4>
   51368:	ldr	r3, [r3, #324]	; 0x144
   5136c:	add	r1, sp, #40	; 0x28
   51370:	ldr	r0, [sp, #8]
   51374:	blx	r3
   51378:	cmp	r0, #0
   5137c:	ldrne	r9, [pc, #764]	; 51680 <fputs@plt+0x404e8>
   51380:	bne	51524 <fputs@plt+0x4038c>
   51384:	ldr	r3, [sp, #56]	; 0x38
   51388:	lsl	r3, r3, #23
   5138c:	lsr	r3, r3, #23
   51390:	str	r3, [sp, #8]
   51394:	ldr	r3, [sp, #64]	; 0x40
   51398:	str	r3, [sp, #12]
   5139c:	ldr	r3, [sp, #68]	; 0x44
   513a0:	str	r3, [sp, #32]
   513a4:	b	513c4 <fputs@plt+0x4022c>
   513a8:	cmp	r6, #0
   513ac:	movne	r3, #384	; 0x180
   513b0:	moveq	r3, #0
   513b4:	str	r3, [sp, #8]
   513b8:	mov	r3, #0
   513bc:	str	r3, [sp, #32]
   513c0:	str	r3, [sp, #12]
   513c4:	ldr	r2, [sp, #8]
   513c8:	orr	r1, r9, #131072	; 0x20000
   513cc:	ldr	r0, [sp, #24]
   513d0:	bl	31d88 <fputs@plt+0x20bf0>
   513d4:	subs	r7, r0, #0
   513d8:	blt	51400 <fputs@plt+0x40268>
   513dc:	ldr	r3, [pc, #664]	; 5167c <fputs@plt+0x404e4>
   513e0:	and	r3, r3, r5
   513e4:	cmp	r3, #0
   513e8:	beq	510dc <fputs@plt+0x3ff44>
   513ec:	ldr	r2, [sp, #32]
   513f0:	ldr	r1, [sp, #12]
   513f4:	mov	r0, r7
   513f8:	bl	154c0 <fputs@plt+0x4328>
   513fc:	b	510dc <fputs@plt+0x3ff44>
   51400:	bl	1118c <__errno_location@plt>
   51404:	ldr	r3, [r0]
   51408:	ldr	r2, [sp, #4]
   5140c:	cmp	r3, #21
   51410:	cmpne	r2, #0
   51414:	bne	5143c <fputs@plt+0x402a4>
   51418:	ldr	r5, [pc, #612]	; 51684 <fputs@plt+0x404ec>
   5141c:	mov	r0, r5
   51420:	bl	34cf8 <fputs@plt+0x23b60>
   51424:	mov	r3, r5
   51428:	ldr	r2, [sp, #24]
   5142c:	ldr	r1, [pc, #596]	; 51688 <fputs@plt+0x404f0>
   51430:	bl	31e9c <fputs@plt+0x20d04>
   51434:	mov	r9, r0
   51438:	b	51578 <fputs@plt+0x403e0>
   5143c:	bic	r5, r5, #6
   51440:	bic	r1, r9, #66	; 0x42
   51444:	orr	r5, r5, #1
   51448:	ldr	r2, [sp, #8]
   5144c:	orr	r1, r1, #131072	; 0x20000
   51450:	ldr	r0, [sp, #24]
   51454:	bl	31d88 <fputs@plt+0x20bf0>
   51458:	subs	r7, r0, #0
   5145c:	movge	r3, #1
   51460:	strge	r3, [sp, #16]
   51464:	bge	513dc <fputs@plt+0x40244>
   51468:	b	51418 <fputs@plt+0x40280>
   5146c:	ldr	r3, [pc, #504]	; 5166c <fputs@plt+0x404d4>
   51470:	ldr	r3, [r3, #468]	; 0x1d4
   51474:	ldr	r0, [sp, #24]
   51478:	blx	r3
   5147c:	mov	r6, #32
   51480:	b	51104 <fputs@plt+0x3ff6c>
   51484:	ldr	r3, [fp, #20]
   51488:	ldr	r3, [r3]
   5148c:	mov	r1, r4
   51490:	mov	r0, sl
   51494:	blx	r3
   51498:	ldr	r3, [pc, #492]	; 5168c <fputs@plt+0x404f4>
   5149c:	cmp	r0, r3
   514a0:	beq	51534 <fputs@plt+0x4039c>
   514a4:	ldr	r3, [pc, #484]	; 51690 <fputs@plt+0x404f8>
   514a8:	cmp	r0, r3
   514ac:	movne	r3, #0
   514b0:	strne	r3, [r4, #20]
   514b4:	bne	511a0 <fputs@plt+0x40008>
   514b8:	mov	r0, sl
   514bc:	bl	10fdc <strlen@plt>
   514c0:	add	r6, r0, #6
   514c4:	mov	r0, r6
   514c8:	asr	r1, r6, #31
   514cc:	bl	29014 <fputs@plt+0x17e7c>
   514d0:	subs	r5, r0, #0
   514d4:	moveq	r9, #7
   514d8:	beq	514f0 <fputs@plt+0x40358>
   514dc:	mov	r3, sl
   514e0:	ldr	r2, [pc, #428]	; 51694 <fputs@plt+0x404fc>
   514e4:	mov	r1, r5
   514e8:	mov	r0, r6
   514ec:	bl	2e934 <fputs@plt+0x1d79c>
   514f0:	str	r5, [r4, #24]
   514f4:	mov	r3, #0
   514f8:	str	r3, [r4, #20]
   514fc:	cmp	r9, r3
   51500:	beq	51658 <fputs@plt+0x404c0>
   51504:	cmp	r7, r3
   51508:	blt	5151c <fputs@plt+0x40384>
   5150c:	ldr	r2, [pc, #388]	; 51698 <fputs@plt+0x40500>
   51510:	mov	r1, r7
   51514:	mov	r0, r4
   51518:	bl	32140 <fputs@plt+0x20fa8>
   5151c:	ldr	r0, [r4, #28]
   51520:	bl	1fb70 <fputs@plt+0xe9d8>
   51524:	mov	r0, r9
   51528:	add	sp, sp, #1168	; 0x490
   5152c:	add	sp, sp, #12
   51530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51534:	ldr	r3, [pc, #304]	; 5166c <fputs@plt+0x404d4>
   51538:	ldr	r3, [r3, #336]	; 0x150
   5153c:	add	r1, sp, #144	; 0x90
   51540:	ldr	r0, [r4, #12]
   51544:	blx	r3
   51548:	cmp	r0, #0
   5154c:	beq	51584 <fputs@plt+0x403ec>
   51550:	bl	1118c <__errno_location@plt>
   51554:	ldr	r3, [r0]
   51558:	str	r3, [r4, #20]
   5155c:	mov	r9, #10
   51560:	ldr	r2, [pc, #308]	; 5169c <fputs@plt+0x40504>
   51564:	mov	r1, r7
   51568:	mov	r0, r4
   5156c:	bl	32140 <fputs@plt+0x20fa8>
   51570:	mov	r3, #0
   51574:	str	r3, [r4, #20]
   51578:	cmp	r9, #0
   5157c:	beq	51524 <fputs@plt+0x4038c>
   51580:	b	5151c <fputs@plt+0x40384>
   51584:	ldrd	r2, [sp, #144]	; 0x90
   51588:	strd	r2, [sp, #40]	; 0x28
   5158c:	ldrd	r2, [sp, #240]	; 0xf0
   51590:	strd	r2, [sp, #48]	; 0x30
   51594:	ldr	r3, [pc, #204]	; 51668 <fputs@plt+0x404d0>
   51598:	ldr	r5, [r3, #352]	; 0x160
   5159c:	cmp	r5, #0
   515a0:	movne	r6, #16
   515a4:	beq	515cc <fputs@plt+0x40434>
   515a8:	mov	r2, r6
   515ac:	mov	r1, r5
   515b0:	add	r0, sp, #40	; 0x28
   515b4:	bl	10ec8 <memcmp@plt>
   515b8:	cmp	r0, #0
   515bc:	beq	51638 <fputs@plt+0x404a0>
   515c0:	ldr	r5, [r5, #40]	; 0x28
   515c4:	cmp	r5, #0
   515c8:	bne	515a8 <fputs@plt+0x40410>
   515cc:	mov	r0, #48	; 0x30
   515d0:	mov	r1, #0
   515d4:	bl	29014 <fputs@plt+0x17e7c>
   515d8:	subs	r5, r0, #0
   515dc:	beq	51660 <fputs@plt+0x404c8>
   515e0:	mov	r2, #48	; 0x30
   515e4:	mov	r1, #0
   515e8:	mov	r0, r5
   515ec:	bl	10f64 <memset@plt>
   515f0:	add	ip, sp, #40	; 0x28
   515f4:	ldm	ip!, {r0, r1, r2, r3}
   515f8:	str	r0, [r5]
   515fc:	str	r1, [r5, #4]
   51600:	str	r2, [r5, #8]
   51604:	str	r3, [r5, #12]
   51608:	mov	r3, #1
   5160c:	str	r3, [r5, #24]
   51610:	ldr	r3, [pc, #80]	; 51668 <fputs@plt+0x404d0>
   51614:	ldr	r3, [r3, #352]	; 0x160
   51618:	str	r3, [r5, #40]	; 0x28
   5161c:	mov	r2, #0
   51620:	str	r2, [r5, #44]	; 0x2c
   51624:	cmp	r3, r2
   51628:	strne	r5, [r3, #44]	; 0x2c
   5162c:	ldr	r3, [pc, #52]	; 51668 <fputs@plt+0x404d0>
   51630:	str	r5, [r3, #352]	; 0x160
   51634:	b	5164c <fputs@plt+0x404b4>
   51638:	cmp	r5, #0
   5163c:	beq	515cc <fputs@plt+0x40434>
   51640:	ldr	r3, [r5, #24]
   51644:	add	r3, r3, #1
   51648:	str	r3, [r5, #24]
   5164c:	str	r5, [r4, #8]
   51650:	ldr	r0, [pc, #52]	; 5168c <fputs@plt+0x404f4>
   51654:	b	51198 <fputs@plt+0x40000>
   51658:	ldr	r0, [pc, #48]	; 51690 <fputs@plt+0x404f8>
   5165c:	b	511a0 <fputs@plt+0x40008>
   51660:	mov	r9, #7
   51664:	b	51560 <fputs@plt+0x403c8>
   51668:	ldrdeq	lr, [r9], -r8
   5166c:	andeq	sl, r9, r8, lsr r1
   51670:	andeq	r6, r8, r0, asr #5
   51674:	andeq	r6, r8, r8, asr #5
   51678:	andeq	r1, r8, ip, ror #12
   5167c:	andeq	r0, r8, r0, lsl #16
   51680:	andeq	r0, r0, sl, lsl #14
   51684:	strdeq	r8, [r0], -lr
   51688:			; <UNDEFINED> instruction: 0x000862b8
   5168c:	andeq	r1, r8, r0, lsr #12
   51690:			; <UNDEFINED> instruction: 0x000816b8
   51694:	ldrdeq	r6, [r8], -r4
   51698:	andeq	r8, r0, r2, lsl #1
   5169c:	andeq	r8, r0, sp, lsr #32
   516a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   516a4:	sub	sp, sp, #148	; 0x94
   516a8:	mov	r4, r0
   516ac:	mov	sl, r1
   516b0:	mov	r9, r2
   516b4:	mov	r6, r3
   516b8:	bl	156ec <fputs@plt+0x4554>
   516bc:	mov	r5, r0
   516c0:	ldr	r3, [r4, #36]	; 0x24
   516c4:	cmp	r3, #0
   516c8:	beq	5181c <fputs@plt+0x40684>
   516cc:	ldr	r3, [r4, #36]	; 0x24
   516d0:	ldr	r4, [r3]
   516d4:	mov	r1, r5
   516d8:	add	r0, r5, sl
   516dc:	bl	7dd0c <fputs@plt+0x6cb74>
   516e0:	mul	r8, r5, r0
   516e4:	ldrh	r3, [r4, #20]
   516e8:	cmp	r8, r3
   516ec:	movle	r7, #0
   516f0:	ble	51b40 <fputs@plt+0x409a8>
   516f4:	str	r9, [r4, #16]
   516f8:	ldr	r0, [r4, #12]
   516fc:	cmp	r0, #0
   51700:	blt	517d8 <fputs@plt+0x40640>
   51704:	ldr	r3, [pc, #1180]	; 51ba8 <fputs@plt+0x40a10>
   51708:	ldr	r3, [r3, #336]	; 0x150
   5170c:	add	r1, sp, #40	; 0x28
   51710:	blx	r3
   51714:	cmp	r0, #0
   51718:	ldrne	r7, [pc, #1164]	; 51bac <fputs@plt+0x40a14>
   5171c:	bne	51b40 <fputs@plt+0x409a8>
   51720:	mul	fp, r9, r8
   51724:	ldrd	r2, [sp, #88]	; 0x58
   51728:	asr	r1, fp, #31
   5172c:	cmp	r2, fp
   51730:	sbcs	r1, r3, r1
   51734:	bge	517d8 <fputs@plt+0x40640>
   51738:	cmp	r6, #0
   5173c:	moveq	r7, r6
   51740:	beq	51b40 <fputs@plt+0x409a8>
   51744:	asr	r6, r3, #31
   51748:	asr	r7, r6, #31
   5174c:	ldr	r0, [pc, #1116]	; 51bb0 <fputs@plt+0x40a18>
   51750:	mov	r1, #0
   51754:	and	r0, r0, r6
   51758:	and	r1, r1, r7
   5175c:	adds	r0, r0, r2
   51760:	adc	r1, r1, r3
   51764:	lsr	r6, r0, #12
   51768:	orr	r6, r6, r1, lsl #20
   5176c:	add	r3, fp, #4080	; 0xff0
   51770:	cmp	fp, #0
   51774:	addlt	fp, r3, #15
   51778:	asr	fp, fp, #12
   5177c:	cmp	r6, fp
   51780:	bge	517d8 <fputs@plt+0x40640>
   51784:	add	r7, r6, #1
   51788:	lsl	r7, r7, #12
   5178c:	sub	r7, r7, #1
   51790:	mov	r3, #0
   51794:	str	r3, [sp, #36]	; 0x24
   51798:	add	r6, r6, #1
   5179c:	ldr	r0, [r4, #12]
   517a0:	add	r3, sp, #36	; 0x24
   517a4:	str	r3, [sp, #8]
   517a8:	mov	r3, #1
   517ac:	str	r3, [sp, #4]
   517b0:	ldr	r3, [pc, #1020]	; 51bb4 <fputs@plt+0x40a1c>
   517b4:	str	r3, [sp]
   517b8:	mov	r2, r7
   517bc:	asr	r3, r7, #31
   517c0:	bl	1e274 <fputs@plt+0xd0dc>
   517c4:	cmp	r0, #1
   517c8:	bne	51a40 <fputs@plt+0x408a8>
   517cc:	add	r7, r7, #4096	; 0x1000
   517d0:	cmp	r6, fp
   517d4:	blt	51790 <fputs@plt+0x405f8>
   517d8:	lsl	r1, r8, #2
   517dc:	ldr	r0, [r4, #24]
   517e0:	bl	29044 <fputs@plt+0x17eac>
   517e4:	cmp	r0, #0
   517e8:	beq	51b84 <fputs@plt+0x409ec>
   517ec:	str	r0, [r4, #24]
   517f0:	ldrh	r0, [r4, #20]
   517f4:	cmp	r8, r0
   517f8:	ble	51b3c <fputs@plt+0x409a4>
   517fc:	mul	fp, r9, r5
   51800:	asr	r3, r9, #31
   51804:	ldr	r7, [pc, #924]	; 51ba8 <fputs@plt+0x40a10>
   51808:	str	fp, [sp, #16]
   5180c:	str	sl, [sp, #20]
   51810:	mov	sl, r9
   51814:	mov	fp, r3
   51818:	b	51ac8 <fputs@plt+0x40930>
   5181c:	mov	r0, #16
   51820:	mov	r1, #0
   51824:	bl	29014 <fputs@plt+0x17e7c>
   51828:	subs	fp, r0, #0
   5182c:	moveq	r7, #7
   51830:	beq	51b78 <fputs@plt+0x409e0>
   51834:	mov	r3, #0
   51838:	str	r3, [fp]
   5183c:	str	r3, [fp, #4]
   51840:	str	r3, [fp, #8]
   51844:	str	r3, [fp, #12]
   51848:	ldr	r3, [r4, #8]
   5184c:	str	r3, [sp, #20]
   51850:	ldr	r8, [r3, #28]
   51854:	cmp	r8, #0
   51858:	beq	51880 <fputs@plt+0x406e8>
   5185c:	str	r8, [fp]
   51860:	ldr	r3, [r8, #28]
   51864:	add	r3, r3, #1
   51868:	str	r3, [r8, #28]
   5186c:	str	fp, [r4, #36]	; 0x24
   51870:	ldr	r3, [r8, #32]
   51874:	str	r3, [fp, #4]
   51878:	str	fp, [r8, #32]
   5187c:	b	516cc <fputs@plt+0x40534>
   51880:	ldr	r3, [r4, #32]
   51884:	mov	r7, r3
   51888:	ldr	r3, [pc, #792]	; 51ba8 <fputs@plt+0x40a10>
   5188c:	ldr	r3, [r3, #336]	; 0x150
   51890:	add	r1, sp, #40	; 0x28
   51894:	ldr	r0, [r4, #12]
   51898:	blx	r3
   5189c:	subs	r3, r0, #0
   518a0:	str	r3, [sp, #16]
   518a4:	bne	51b98 <fputs@plt+0x40a00>
   518a8:	str	r7, [sp, #24]
   518ac:	mov	r0, r7
   518b0:	bl	10fdc <strlen@plt>
   518b4:	add	r2, r0, #6
   518b8:	str	r2, [sp, #28]
   518bc:	add	r7, r0, #42	; 0x2a
   518c0:	mov	r0, r7
   518c4:	mov	r1, #0
   518c8:	bl	29014 <fputs@plt+0x17e7c>
   518cc:	subs	r8, r0, #0
   518d0:	beq	51ba0 <fputs@plt+0x40a08>
   518d4:	mov	r2, r7
   518d8:	mov	r1, #0
   518dc:	mov	r0, r8
   518e0:	bl	10f64 <memset@plt>
   518e4:	add	r7, r8, #36	; 0x24
   518e8:	str	r7, [r8, #8]
   518ec:	ldr	r3, [sp, #24]
   518f0:	ldr	r2, [pc, #704]	; 51bb8 <fputs@plt+0x40a20>
   518f4:	mov	r1, r7
   518f8:	ldr	r0, [sp, #28]
   518fc:	bl	2e934 <fputs@plt+0x1d79c>
   51900:	mvn	r3, #0
   51904:	str	r3, [r8, #12]
   51908:	ldr	r3, [r4, #8]
   5190c:	str	r8, [r3, #28]
   51910:	ldr	r3, [r4, #8]
   51914:	str	r3, [r8]
   51918:	mov	r3, #8
   5191c:	str	r3, [r8, #4]
   51920:	ldr	r3, [sp, #20]
   51924:	ldrb	r3, [r3, #21]
   51928:	cmp	r3, #0
   5192c:	bne	5185c <fputs@plt+0x406c4>
   51930:	mov	r2, #0
   51934:	ldr	r1, [pc, #640]	; 51bbc <fputs@plt+0x40a24>
   51938:	ldr	r0, [r4, #32]
   5193c:	bl	50fcc <fputs@plt+0x3fe34>
   51940:	cmp	r0, #0
   51944:	movne	r3, #1
   51948:	strbne	r3, [r8, #22]
   5194c:	moveq	r3, #66	; 0x42
   51950:	streq	r3, [sp, #16]
   51954:	ldr	r2, [sp, #56]	; 0x38
   51958:	lsl	r2, r2, #23
   5195c:	lsr	r2, r2, #23
   51960:	ldr	r1, [sp, #16]
   51964:	mov	r0, r7
   51968:	bl	31d88 <fputs@plt+0x20bf0>
   5196c:	str	r0, [r8, #12]
   51970:	cmp	r0, #0
   51974:	bge	519b4 <fputs@plt+0x4081c>
   51978:	ldr	r8, [pc, #576]	; 51bc0 <fputs@plt+0x40a28>
   5197c:	mov	r0, r8
   51980:	bl	34cf8 <fputs@plt+0x23b60>
   51984:	mov	r3, r8
   51988:	mov	r2, r7
   5198c:	ldr	r1, [pc, #560]	; 51bc4 <fputs@plt+0x40a2c>
   51990:	bl	31e9c <fputs@plt+0x20d04>
   51994:	mov	r7, r0
   51998:	mov	r0, r4
   5199c:	bl	32190 <fputs@plt+0x20ff8>
   519a0:	mov	r0, fp
   519a4:	bl	1fb70 <fputs@plt+0xe9d8>
   519a8:	cmp	r7, #0
   519ac:	beq	516cc <fputs@plt+0x40534>
   519b0:	b	51b78 <fputs@plt+0x409e0>
   519b4:	ldr	r2, [sp, #68]	; 0x44
   519b8:	ldr	r1, [sp, #64]	; 0x40
   519bc:	bl	154c0 <fputs@plt+0x4328>
   519c0:	mov	r3, #1
   519c4:	mov	r2, #128	; 0x80
   519c8:	mov	r1, r3
   519cc:	mov	r0, r4
   519d0:	bl	1b7c0 <fputs@plt+0xa628>
   519d4:	cmp	r0, #0
   519d8:	bne	51a10 <fputs@plt+0x40878>
   519dc:	mov	r2, #0
   519e0:	mov	r3, #0
   519e4:	ldr	r0, [r8, #12]
   519e8:	bl	1e188 <fputs@plt+0xcff0>
   519ec:	cmp	r0, #0
   519f0:	beq	51a10 <fputs@plt+0x40878>
   519f4:	ldr	r3, [pc, #460]	; 51bc8 <fputs@plt+0x40a30>
   519f8:	mov	r2, r7
   519fc:	ldr	r1, [pc, #456]	; 51bcc <fputs@plt+0x40a34>
   51a00:	ldr	r0, [pc, #456]	; 51bd0 <fputs@plt+0x40a38>
   51a04:	bl	31e9c <fputs@plt+0x20d04>
   51a08:	subs	r7, r0, #0
   51a0c:	bne	51a2c <fputs@plt+0x40894>
   51a10:	mov	r3, #1
   51a14:	mov	r2, #128	; 0x80
   51a18:	mov	r1, #0
   51a1c:	mov	r0, r4
   51a20:	bl	1b7c0 <fputs@plt+0xa628>
   51a24:	subs	r7, r0, #0
   51a28:	beq	5185c <fputs@plt+0x406c4>
   51a2c:	mov	r0, r4
   51a30:	bl	32190 <fputs@plt+0x20ff8>
   51a34:	mov	r0, fp
   51a38:	bl	1fb70 <fputs@plt+0xe9d8>
   51a3c:	b	51b78 <fputs@plt+0x409e0>
   51a40:	ldr	r3, [pc, #396]	; 51bd4 <fputs@plt+0x40a3c>
   51a44:	ldr	r2, [r4, #8]
   51a48:	ldr	r1, [pc, #392]	; 51bd8 <fputs@plt+0x40a40>
   51a4c:	ldr	r0, [pc, #344]	; 51bac <fputs@plt+0x40a14>
   51a50:	bl	31e9c <fputs@plt+0x20d04>
   51a54:	mov	r7, r0
   51a58:	b	51b40 <fputs@plt+0x409a8>
   51a5c:	mov	r0, sl
   51a60:	mov	r1, fp
   51a64:	bl	29014 <fputs@plt+0x17e7c>
   51a68:	subs	r6, r0, #0
   51a6c:	beq	51b8c <fputs@plt+0x409f4>
   51a70:	mov	r2, r9
   51a74:	mov	r1, #0
   51a78:	mov	r0, r6
   51a7c:	bl	10f64 <memset@plt>
   51a80:	cmp	r5, #0
   51a84:	ble	51ab0 <fputs@plt+0x40918>
   51a88:	mov	r0, r9
   51a8c:	mov	r3, #0
   51a90:	ldrh	r2, [r4, #20]
   51a94:	add	r2, r2, r3
   51a98:	ldr	r1, [r4, #24]
   51a9c:	str	r6, [r1, r2, lsl #2]
   51aa0:	add	r3, r3, #1
   51aa4:	add	r6, r6, r0
   51aa8:	cmp	r5, r3
   51aac:	bne	51a90 <fputs@plt+0x408f8>
   51ab0:	ldrh	r0, [r4, #20]
   51ab4:	add	r0, r0, r5
   51ab8:	uxth	r0, r0
   51abc:	strh	r0, [r4, #20]
   51ac0:	cmp	r8, r0
   51ac4:	ble	51b38 <fputs@plt+0x409a0>
   51ac8:	ldr	lr, [r4, #12]
   51acc:	cmp	lr, #0
   51ad0:	blt	51a5c <fputs@plt+0x408c4>
   51ad4:	ldrb	ip, [r4, #22]
   51ad8:	uxth	r0, r0
   51adc:	umull	r2, r3, r9, r0
   51ae0:	mla	r3, r0, fp, r3
   51ae4:	strd	r2, [sp, #8]
   51ae8:	str	lr, [sp]
   51aec:	mov	r3, #1
   51af0:	cmp	ip, #0
   51af4:	movne	r2, r3
   51af8:	moveq	r2, #3
   51afc:	ldr	r1, [sp, #16]
   51b00:	mov	r0, #0
   51b04:	ldr	r6, [r7, #540]	; 0x21c
   51b08:	blx	r6
   51b0c:	mov	r6, r0
   51b10:	cmn	r0, #1
   51b14:	bne	51a80 <fputs@plt+0x408e8>
   51b18:	ldr	sl, [sp, #20]
   51b1c:	ldr	r3, [pc, #184]	; 51bdc <fputs@plt+0x40a44>
   51b20:	ldr	r2, [r4, #8]
   51b24:	ldr	r1, [pc, #180]	; 51be0 <fputs@plt+0x40a48>
   51b28:	ldr	r0, [pc, #180]	; 51be4 <fputs@plt+0x40a4c>
   51b2c:	bl	31e9c <fputs@plt+0x20d04>
   51b30:	mov	r7, r0
   51b34:	b	51b40 <fputs@plt+0x409a8>
   51b38:	ldr	sl, [sp, #20]
   51b3c:	mov	r7, #0
   51b40:	ldrh	r3, [r4, #20]
   51b44:	cmp	sl, r3
   51b48:	ldrlt	r3, [r4, #24]
   51b4c:	ldrlt	r3, [r3, sl, lsl #2]
   51b50:	movge	r3, #0
   51b54:	ldr	r2, [sp, #184]	; 0xb8
   51b58:	str	r3, [r2]
   51b5c:	ldrb	r3, [r4, #22]
   51b60:	adds	r3, r3, #0
   51b64:	movne	r3, #1
   51b68:	cmp	r7, #0
   51b6c:	movne	r3, #0
   51b70:	cmp	r3, #0
   51b74:	movne	r7, #8
   51b78:	mov	r0, r7
   51b7c:	add	sp, sp, #148	; 0x94
   51b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51b84:	ldr	r7, [pc, #92]	; 51be8 <fputs@plt+0x40a50>
   51b88:	b	51b40 <fputs@plt+0x409a8>
   51b8c:	ldr	sl, [sp, #20]
   51b90:	mov	r7, #7
   51b94:	b	51b40 <fputs@plt+0x409a8>
   51b98:	ldr	r7, [pc, #76]	; 51bec <fputs@plt+0x40a54>
   51b9c:	b	51a2c <fputs@plt+0x40894>
   51ba0:	mov	r7, #7
   51ba4:	b	51a2c <fputs@plt+0x40894>
   51ba8:	andeq	sl, r9, r8, lsr r1
   51bac:	andeq	r1, r0, sl, lsl #6
   51bb0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   51bb4:	andeq	lr, r7, r0, lsr #29
   51bb8:	ldrdeq	r6, [r8], -ip
   51bbc:	andeq	r6, r8, r4, ror #5
   51bc0:	andeq	r7, r0, r4, asr #24
   51bc4:			; <UNDEFINED> instruction: 0x000862b8
   51bc8:	andeq	r7, r0, r4, asr ip
   51bcc:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   51bd0:	andeq	r1, r0, sl, lsl #4
   51bd4:	ldrdeq	r7, [r0], -r8
   51bd8:	strdeq	r6, [r8], -r4
   51bdc:	strdeq	r7, [r0], -r3
   51be0:	andeq	r4, r8, r8, ror #30
   51be4:	andeq	r1, r0, sl, lsl #10
   51be8:	andeq	r0, r0, sl, lsl #24
   51bec:	andeq	r0, r0, sl, lsl #14
   51bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51bf4:	sub	sp, sp, #164	; 0xa4
   51bf8:	str	r0, [sp, #8]
   51bfc:	mov	r7, r2
   51c00:	mov	r9, r3
   51c04:	ldr	fp, [sp, #204]	; 0xcc
   51c08:	subs	r6, r1, #0
   51c0c:	beq	51c50 <fputs@plt+0x40ab8>
   51c10:	ldrb	r4, [r6]
   51c14:	clz	r5, r4
   51c18:	lsr	r5, r5, #5
   51c1c:	ldr	r1, [pc, #2928]	; 52794 <fputs@plt+0x415fc>
   51c20:	mov	r0, r6
   51c24:	bl	11174 <strcmp@plt>
   51c28:	cmp	r0, #0
   51c2c:	beq	51c60 <fputs@plt+0x40ac8>
   51c30:	cmp	r4, #0
   51c34:	beq	51c54 <fputs@plt+0x40abc>
   51c38:	and	r3, fp, #128	; 0x80
   51c3c:	cmp	r3, #0
   51c40:	movne	sl, #1
   51c44:	moveq	sl, #0
   51c48:	beq	51c70 <fputs@plt+0x40ad8>
   51c4c:	b	51c64 <fputs@plt+0x40acc>
   51c50:	mov	r5, #1
   51c54:	ldrb	r3, [r7, #68]	; 0x44
   51c58:	cmp	r3, #2
   51c5c:	bne	51c38 <fputs@plt+0x40aa0>
   51c60:	mov	sl, #1
   51c64:	ldr	r3, [sp, #200]	; 0xc8
   51c68:	orr	r3, r3, #2
   51c6c:	str	r3, [sp, #200]	; 0xc8
   51c70:	tst	fp, #256	; 0x100
   51c74:	beq	51c84 <fputs@plt+0x40aec>
   51c78:	orrs	r3, r5, sl
   51c7c:	bicne	r3, fp, #768	; 0x300
   51c80:	orrne	fp, r3, #512	; 0x200
   51c84:	mov	r0, #48	; 0x30
   51c88:	mov	r1, #0
   51c8c:	bl	1c2dc <fputs@plt+0xb144>
   51c90:	subs	r4, r0, #0
   51c94:	moveq	r5, #7
   51c98:	beq	526bc <fputs@plt+0x41524>
   51c9c:	mov	r3, #0
   51ca0:	strb	r3, [r4, #8]
   51ca4:	str	r7, [r4]
   51ca8:	str	r4, [r4, #32]
   51cac:	mov	r3, #1
   51cb0:	str	r3, [r4, #36]	; 0x24
   51cb4:	cmp	r5, #0
   51cb8:	bne	51cd4 <fputs@plt+0x40b3c>
   51cbc:	cmp	sl, #0
   51cc0:	beq	51ccc <fputs@plt+0x40b34>
   51cc4:	tst	fp, #64	; 0x40
   51cc8:	beq	51cd4 <fputs@plt+0x40b3c>
   51ccc:	tst	fp, #131072	; 0x20000
   51cd0:	bne	51d60 <fputs@plt+0x40bc8>
   51cd4:	mov	r0, #84	; 0x54
   51cd8:	mov	r1, #0
   51cdc:	bl	1c2dc <fputs@plt+0xb144>
   51ce0:	subs	r3, r0, #0
   51ce4:	mov	r2, r3
   51ce8:	str	r3, [sp, #12]
   51cec:	beq	52724 <fputs@plt+0x4158c>
   51cf0:	mov	r3, #4096	; 0x1000
   51cf4:	str	r3, [sp, #52]	; 0x34
   51cf8:	ldr	r3, [sp, #8]
   51cfc:	ldr	r3, [r3, #4]
   51d00:	cmp	r3, #72	; 0x48
   51d04:	movlt	r3, #72	; 0x48
   51d08:	add	r3, r3, #7
   51d0c:	bic	r3, r3, #7
   51d10:	str	r3, [sp, #28]
   51d14:	mov	r3, #0
   51d18:	str	r3, [r2]
   51d1c:	ldr	r3, [sp, #200]	; 0xc8
   51d20:	ands	r3, r3, #2
   51d24:	str	r3, [sp, #20]
   51d28:	beq	51f44 <fputs@plt+0x40dac>
   51d2c:	cmp	r6, #0
   51d30:	beq	52764 <fputs@plt+0x415cc>
   51d34:	ldrb	r3, [r6]
   51d38:	cmp	r3, #0
   51d3c:	bne	51f04 <fputs@plt+0x40d6c>
   51d40:	str	r6, [sp, #36]	; 0x24
   51d44:	mov	r3, #1
   51d48:	str	r3, [sp, #32]
   51d4c:	mov	r5, #0
   51d50:	str	r5, [sp, #40]	; 0x28
   51d54:	str	r5, [sp, #20]
   51d58:	str	r5, [sp, #16]
   51d5c:	b	51f74 <fputs@plt+0x40ddc>
   51d60:	mov	r0, r6
   51d64:	bl	1b3e0 <fputs@plt+0xa248>
   51d68:	add	r8, r0, #1
   51d6c:	ldr	r3, [sp, #8]
   51d70:	ldr	r5, [r3, #8]
   51d74:	add	r5, r5, #1
   51d78:	cmp	r8, r5
   51d7c:	movge	r0, r8
   51d80:	movlt	r0, r5
   51d84:	asr	r1, r0, #31
   51d88:	bl	13990 <fputs@plt+0x27f8>
   51d8c:	mov	r3, #1
   51d90:	strb	r3, [r4, #9]
   51d94:	subs	r3, r0, #0
   51d98:	str	r3, [sp, #12]
   51d9c:	beq	51dd4 <fputs@plt+0x40c3c>
   51da0:	cmp	sl, #0
   51da4:	beq	51de4 <fputs@plt+0x40c4c>
   51da8:	mov	r2, r8
   51dac:	mov	r1, r6
   51db0:	ldr	r0, [sp, #12]
   51db4:	bl	11000 <memcpy@plt>
   51db8:	ldr	r3, [pc, #2520]	; 52798 <fputs@plt+0x41600>
   51dbc:	ldr	r5, [r3, #620]	; 0x26c
   51dc0:	cmp	r5, #0
   51dc4:	beq	51ef8 <fputs@plt+0x40d60>
   51dc8:	str	r4, [sp, #16]
   51dcc:	ldr	r4, [sp, #8]
   51dd0:	b	51eb4 <fputs@plt+0x40d1c>
   51dd4:	mov	r0, r4
   51dd8:	bl	1fb70 <fputs@plt+0xe9d8>
   51ddc:	mov	r5, #7
   51de0:	b	526bc <fputs@plt+0x41524>
   51de4:	mov	r3, #0
   51de8:	ldr	r2, [sp, #12]
   51dec:	strb	r3, [r2]
   51df0:	ldr	r0, [sp, #8]
   51df4:	ldr	r8, [r0, #36]	; 0x24
   51df8:	mov	r3, r2
   51dfc:	mov	r2, r5
   51e00:	mov	r1, r6
   51e04:	blx	r8
   51e08:	subs	r5, r0, #0
   51e0c:	beq	51db8 <fputs@plt+0x40c20>
   51e10:	ldr	r0, [sp, #12]
   51e14:	bl	1fb70 <fputs@plt+0xe9d8>
   51e18:	mov	r0, r4
   51e1c:	bl	1fb70 <fputs@plt+0xe9d8>
   51e20:	b	526bc <fputs@plt+0x41524>
   51e24:	sub	r2, r2, #1
   51e28:	sub	r3, r3, #16
   51e2c:	cmn	r2, #1
   51e30:	beq	51e64 <fputs@plt+0x40ccc>
   51e34:	ldr	r1, [r3, #-12]
   51e38:	cmp	r1, #0
   51e3c:	beq	51e24 <fputs@plt+0x40c8c>
   51e40:	ldr	r1, [r1, #4]
   51e44:	cmp	r5, r1
   51e48:	bne	51e24 <fputs@plt+0x40c8c>
   51e4c:	ldr	r0, [sp, #12]
   51e50:	bl	1fb70 <fputs@plt+0xe9d8>
   51e54:	mov	r0, r4
   51e58:	bl	1fb70 <fputs@plt+0xe9d8>
   51e5c:	mov	r5, #19
   51e60:	b	526bc <fputs@plt+0x41524>
   51e64:	str	r5, [r4, #4]
   51e68:	ldr	r3, [r5, #64]	; 0x40
   51e6c:	add	r3, r3, #1
   51e70:	str	r3, [r5, #64]	; 0x40
   51e74:	ldr	r0, [sp, #12]
   51e78:	bl	1fb70 <fputs@plt+0xe9d8>
   51e7c:	cmp	r5, #0
   51e80:	beq	51cd4 <fputs@plt+0x40b3c>
   51e84:	ldrb	r3, [r4, #9]
   51e88:	cmp	r3, #0
   51e8c:	beq	5269c <fputs@plt+0x41504>
   51e90:	ldr	ip, [r7, #20]
   51e94:	cmp	ip, #0
   51e98:	ble	5269c <fputs@plt+0x41504>
   51e9c:	ldr	r2, [r7, #16]
   51ea0:	mov	r1, #0
   51ea4:	b	52708 <fputs@plt+0x41570>
   51ea8:	ldr	r5, [r5, #68]	; 0x44
   51eac:	cmp	r5, #0
   51eb0:	beq	51ef4 <fputs@plt+0x40d5c>
   51eb4:	ldr	r8, [r5]
   51eb8:	ldr	r1, [r8, #176]	; 0xb0
   51ebc:	ldr	r0, [sp, #12]
   51ec0:	bl	11174 <strcmp@plt>
   51ec4:	cmp	r0, #0
   51ec8:	bne	51ea8 <fputs@plt+0x40d10>
   51ecc:	ldr	r3, [r8]
   51ed0:	cmp	r4, r3
   51ed4:	bne	51ea8 <fputs@plt+0x40d10>
   51ed8:	ldr	r4, [sp, #16]
   51edc:	ldr	r1, [r7, #20]
   51ee0:	subs	r2, r1, #1
   51ee4:	bmi	51e64 <fputs@plt+0x40ccc>
   51ee8:	ldr	r3, [r7, #16]
   51eec:	add	r3, r3, r1, lsl #4
   51ef0:	b	51e34 <fputs@plt+0x40c9c>
   51ef4:	ldr	r4, [sp, #16]
   51ef8:	ldr	r0, [sp, #12]
   51efc:	bl	1fb70 <fputs@plt+0xe9d8>
   51f00:	b	51cd4 <fputs@plt+0x40b3c>
   51f04:	mov	r1, r6
   51f08:	mov	r0, #0
   51f0c:	bl	1d600 <fputs@plt+0xc468>
   51f10:	subs	r3, r0, #0
   51f14:	str	r3, [sp, #16]
   51f18:	beq	52774 <fputs@plt+0x415dc>
   51f1c:	mov	r0, r3
   51f20:	bl	1b3e0 <fputs@plt+0xa248>
   51f24:	str	r0, [sp, #20]
   51f28:	mov	r3, #1
   51f2c:	str	r3, [sp, #32]
   51f30:	mov	r3, #0
   51f34:	str	r3, [sp, #36]	; 0x24
   51f38:	mov	r5, r3
   51f3c:	str	r3, [sp, #40]	; 0x28
   51f40:	b	51f74 <fputs@plt+0x40ddc>
   51f44:	cmp	r6, #0
   51f48:	beq	524d0 <fputs@plt+0x41338>
   51f4c:	ldrb	r3, [r6]
   51f50:	cmp	r3, #0
   51f54:	bne	523bc <fputs@plt+0x41224>
   51f58:	ldr	r3, [sp, #20]
   51f5c:	str	r3, [sp, #32]
   51f60:	str	r6, [sp, #36]	; 0x24
   51f64:	mov	r5, r3
   51f68:	mov	r3, #0
   51f6c:	str	r3, [sp, #40]	; 0x28
   51f70:	str	r3, [sp, #16]
   51f74:	ldr	r3, [sp, #20]
   51f78:	str	r3, [sp, #24]
   51f7c:	str	r5, [sp, #44]	; 0x2c
   51f80:	ldr	r2, [sp, #8]
   51f84:	ldr	r0, [r2, #4]
   51f88:	add	r0, r0, #7
   51f8c:	bic	r0, r0, #7
   51f90:	add	r0, r0, #288	; 0x120
   51f94:	add	r0, r0, #1
   51f98:	ldr	r2, [sp, #28]
   51f9c:	add	r0, r0, r2, lsl #1
   51fa0:	add	r0, r0, r3, lsl #1
   51fa4:	add	r0, r0, r3
   51fa8:	add	r0, r0, r5
   51fac:	mov	r1, #0
   51fb0:	bl	1c2dc <fputs@plt+0xb144>
   51fb4:	subs	r8, r0, #0
   51fb8:	beq	524f0 <fputs@plt+0x41358>
   51fbc:	add	r3, r8, #224	; 0xe0
   51fc0:	str	r3, [r8, #212]	; 0xd4
   51fc4:	add	r0, r8, #272	; 0x110
   51fc8:	str	r0, [r8, #64]	; 0x40
   51fcc:	ldr	r3, [sp, #8]
   51fd0:	ldr	r3, [r3, #4]
   51fd4:	add	r3, r3, #7
   51fd8:	bic	r3, r3, #7
   51fdc:	add	r0, r0, r3
   51fe0:	str	r0, [r8, #72]	; 0x48
   51fe4:	ldr	r3, [sp, #28]
   51fe8:	add	r0, r0, r3
   51fec:	str	r0, [r8, #68]	; 0x44
   51ff0:	add	r0, r0, r3
   51ff4:	str	r0, [r8, #176]	; 0xb0
   51ff8:	ldr	r1, [sp, #16]
   51ffc:	cmp	r1, #0
   52000:	beq	520b0 <fputs@plt+0x40f18>
   52004:	ldr	r3, [sp, #20]
   52008:	add	r3, r3, #1
   5200c:	add	r3, r3, r5
   52010:	add	r3, r0, r3
   52014:	str	r3, [r8, #180]	; 0xb4
   52018:	ldr	r2, [sp, #24]
   5201c:	bl	11000 <memcpy@plt>
   52020:	cmp	r5, #0
   52024:	bne	52500 <fputs@plt+0x41368>
   52028:	ldr	r5, [sp, #24]
   5202c:	mov	r2, r5
   52030:	ldr	r1, [sp, #16]
   52034:	ldr	r0, [r8, #180]	; 0xb4
   52038:	bl	11000 <memcpy@plt>
   5203c:	ldr	ip, [r8, #180]	; 0xb4
   52040:	mov	lr, r5
   52044:	add	r2, ip, r5
   52048:	ldr	r5, [pc, #1868]	; 5279c <fputs@plt+0x41604>
   5204c:	add	r3, r5, #3904	; 0xf40
   52050:	ldm	r3!, {r0, r1}
   52054:	str	r0, [ip, lr]
   52058:	str	r1, [r2, #4]
   5205c:	ldrh	r3, [r3]
   52060:	strh	r3, [r2, #8]
   52064:	add	r3, lr, #9
   52068:	ldr	r0, [r8, #180]	; 0xb4
   5206c:	add	r0, r0, r3
   52070:	str	r0, [r8, #220]	; 0xdc
   52074:	str	lr, [sp, #24]
   52078:	mov	r2, lr
   5207c:	ldr	r1, [sp, #16]
   52080:	bl	11000 <memcpy@plt>
   52084:	ldr	r3, [r8, #220]	; 0xdc
   52088:	ldr	lr, [sp, #24]
   5208c:	add	r2, r3, lr
   52090:	ldr	r0, [r5, #3916]	; 0xf4c
   52094:	str	r0, [r3, lr]
   52098:	add	r3, r5, #3904	; 0xf40
   5209c:	ldrb	r3, [r3, #16]
   520a0:	strb	r3, [r2, #4]
   520a4:	ldr	r1, [sp, #16]
   520a8:	mov	r0, #0
   520ac:	bl	1fc00 <fputs@plt+0xea68>
   520b0:	ldr	r3, [sp, #8]
   520b4:	str	r3, [r8]
   520b8:	str	fp, [r8, #152]	; 0x98
   520bc:	ldr	r3, [sp, #36]	; 0x24
   520c0:	cmp	r3, #0
   520c4:	beq	520d4 <fputs@plt+0x40f3c>
   520c8:	ldrb	r3, [r3]
   520cc:	cmp	r3, #0
   520d0:	bne	52520 <fputs@plt+0x41388>
   520d4:	mov	r3, #1
   520d8:	strb	r3, [r8, #17]
   520dc:	mov	r2, #4
   520e0:	strb	r2, [r8, #18]
   520e4:	strb	r3, [r8, #14]
   520e8:	and	r2, fp, r3
   520ec:	str	r2, [sp, #8]
   520f0:	str	r3, [sp, #16]
   520f4:	mvn	r2, #0
   520f8:	add	r1, sp, #52	; 0x34
   520fc:	mov	r0, r8
   52100:	bl	21fc8 <fputs@plt+0x10e30>
   52104:	subs	r5, r0, #0
   52108:	bne	525e4 <fputs@plt+0x4144c>
   5210c:	ldr	r3, [sp, #52]	; 0x34
   52110:	str	r3, [sp, #20]
   52114:	ldr	r2, [sp, #32]
   52118:	clz	fp, r2
   5211c:	lsr	fp, fp, #5
   52120:	ldr	r3, [pc, #1656]	; 527a0 <fputs@plt+0x41608>
   52124:	cmp	r2, #0
   52128:	movne	r3, #0
   5212c:	str	r3, [sp, #24]
   52130:	ldr	r5, [r8, #212]	; 0xd4
   52134:	mov	r2, #48	; 0x30
   52138:	mov	r1, #0
   5213c:	mov	r0, r5
   52140:	bl	10f64 <memset@plt>
   52144:	mov	r3, #1
   52148:	str	r3, [r5, #24]
   5214c:	mov	r2, #88	; 0x58
   52150:	str	r2, [r5, #28]
   52154:	strb	fp, [r5, #32]
   52158:	mov	r2, #2
   5215c:	strb	r2, [r5, #33]	; 0x21
   52160:	ldr	r2, [sp, #24]
   52164:	str	r2, [r5, #36]	; 0x24
   52168:	str	r8, [r5, #40]	; 0x28
   5216c:	mov	r2, #100	; 0x64
   52170:	str	r2, [r5, #16]
   52174:	str	r3, [r5, #20]
   52178:	ldr	r1, [sp, #20]
   5217c:	mov	r0, r5
   52180:	bl	15af0 <fputs@plt+0x4958>
   52184:	mov	r5, r0
   52188:	cmp	r5, #0
   5218c:	bne	525e4 <fputs@plt+0x4144c>
   52190:	ldr	r3, [sp, #200]	; 0xc8
   52194:	ands	r5, r3, #1
   52198:	moveq	r3, #1
   5219c:	movne	r3, #0
   521a0:	strb	r3, [r8, #6]
   521a4:	mvn	r3, #-1073741824	; 0xc0000000
   521a8:	str	r3, [r8, #164]	; 0xa4
   521ac:	ldrb	r3, [sp, #16]
   521b0:	strb	r3, [r8, #13]
   521b4:	strb	r3, [r8, #4]
   521b8:	strb	r3, [r8, #19]
   521bc:	ldrb	r2, [sp, #32]
   521c0:	strb	r2, [r8, #16]
   521c4:	ldrb	r2, [sp, #8]
   521c8:	strb	r2, [r8, #15]
   521cc:	strb	r3, [r8, #7]
   521d0:	cmp	r3, #0
   521d4:	bne	521fc <fputs@plt+0x41064>
   521d8:	mov	r3, #1
   521dc:	strb	r3, [r8, #8]
   521e0:	mov	r3, #0
   521e4:	strb	r3, [r8, #9]
   521e8:	mov	r3, #2
   521ec:	strb	r3, [r8, #12]
   521f0:	mov	r2, #34	; 0x22
   521f4:	strb	r2, [r8, #11]
   521f8:	strb	r3, [r8, #10]
   521fc:	mov	r3, #88	; 0x58
   52200:	strh	r3, [r8, #148]	; 0x94
   52204:	mvn	r2, #0
   52208:	mvn	r3, #0
   5220c:	strd	r2, [r8, #168]	; 0xa8
   52210:	mov	r0, r8
   52214:	bl	1622c <fputs@plt+0x5094>
   52218:	cmp	r5, #0
   5221c:	movne	r3, #2
   52220:	strbne	r3, [r8, #5]
   52224:	bne	52238 <fputs@plt+0x410a0>
   52228:	ldr	r3, [sp, #32]
   5222c:	cmp	r3, #0
   52230:	movne	r3, #4
   52234:	strbne	r3, [r8, #5]
   52238:	ldr	r3, [pc, #1380]	; 527a4 <fputs@plt+0x4160c>
   5223c:	str	r3, [r8, #204]	; 0xcc
   52240:	ldr	r5, [sp, #12]
   52244:	str	r8, [r5]
   52248:	ldrd	r2, [r7, #40]	; 0x28
   5224c:	strd	r2, [r8, #136]	; 0x88
   52250:	mov	r0, r8
   52254:	bl	16298 <fputs@plt+0x5100>
   52258:	ldr	r5, [r5]
   5225c:	mov	r2, #100	; 0x64
   52260:	mov	r1, #0
   52264:	add	r0, sp, #60	; 0x3c
   52268:	bl	10f64 <memset@plt>
   5226c:	ldr	r0, [r5, #64]	; 0x40
   52270:	ldr	r3, [r0]
   52274:	cmp	r3, #0
   52278:	beq	522a4 <fputs@plt+0x4110c>
   5227c:	mov	r2, #0
   52280:	mov	r3, #0
   52284:	strd	r2, [sp]
   52288:	mov	r2, #100	; 0x64
   5228c:	add	r1, sp, #60	; 0x3c
   52290:	bl	136f8 <fputs@plt+0x2560>
   52294:	mov	r5, r0
   52298:	ldr	r3, [pc, #1288]	; 527a8 <fputs@plt+0x41610>
   5229c:	cmp	r0, r3
   522a0:	bne	525fc <fputs@plt+0x41464>
   522a4:	ldr	r1, [sp, #12]
   522a8:	ldrb	r2, [sp, #200]	; 0xc8
   522ac:	strb	r2, [r1, #16]
   522b0:	str	r7, [r1, #4]
   522b4:	ldr	r2, [r1]
   522b8:	ldr	r3, [pc, #1260]	; 527ac <fputs@plt+0x41614>
   522bc:	str	r3, [r2, #184]	; 0xb8
   522c0:	str	r1, [r2, #188]	; 0xbc
   522c4:	ldr	r0, [r2, #64]	; 0x40
   522c8:	ldr	r3, [r0]
   522cc:	cmp	r3, #0
   522d0:	beq	522e0 <fputs@plt+0x41148>
   522d4:	add	r2, r2, #184	; 0xb8
   522d8:	mov	r1, #15
   522dc:	bl	13790 <fputs@plt+0x25f8>
   522e0:	ldr	r2, [sp, #12]
   522e4:	str	r2, [r4, #4]
   522e8:	mov	r3, #0
   522ec:	str	r3, [r2, #8]
   522f0:	str	r3, [r2, #12]
   522f4:	ldr	r3, [r2]
   522f8:	ldrb	r3, [r3, #15]
   522fc:	cmp	r3, #0
   52300:	ldrhne	r3, [r2, #22]
   52304:	orrne	r3, r3, #1
   52308:	strhne	r3, [r2, #22]
   5230c:	ldrb	r2, [sp, #76]	; 0x4c
   52310:	ldrb	r3, [sp, #77]	; 0x4d
   52314:	lsl	r3, r3, #16
   52318:	orr	r3, r3, r2, lsl #8
   5231c:	ldr	r2, [sp, #12]
   52320:	str	r3, [r2, #32]
   52324:	sub	r2, r3, #512	; 0x200
   52328:	cmp	r2, #65024	; 0xfe00
   5232c:	bhi	5233c <fputs@plt+0x411a4>
   52330:	sub	r2, r3, #1
   52334:	tst	r2, r3
   52338:	beq	52634 <fputs@plt+0x4149c>
   5233c:	mov	r3, #0
   52340:	ldr	r2, [sp, #12]
   52344:	str	r3, [r2, #32]
   52348:	eor	sl, sl, #1
   5234c:	cmp	r6, r3
   52350:	moveq	r6, #0
   52354:	andne	r6, sl, #1
   52358:	cmp	r6, r3
   5235c:	moveq	r6, #0
   52360:	movne	r6, r3
   52364:	strbne	r3, [r2, #17]
   52368:	strbne	r3, [r2, #18]
   5236c:	mov	r2, r6
   52370:	ldr	r8, [sp, #12]
   52374:	add	r1, r8, #32
   52378:	ldr	r0, [r8]
   5237c:	bl	21fc8 <fputs@plt+0x10e30>
   52380:	subs	r5, r0, #0
   52384:	bne	52604 <fputs@plt+0x4146c>
   52388:	ldr	r3, [r8, #32]
   5238c:	sub	r6, r3, r6
   52390:	str	r6, [r8, #36]	; 0x24
   52394:	ldrb	r3, [r4, #9]
   52398:	cmp	r3, #0
   5239c:	beq	5269c <fputs@plt+0x41504>
   523a0:	mov	r3, #1
   523a4:	str	r3, [r8, #64]	; 0x40
   523a8:	ldr	r3, [pc, #1000]	; 52798 <fputs@plt+0x41600>
   523ac:	ldr	r2, [r3, #620]	; 0x26c
   523b0:	str	r2, [r8, #68]	; 0x44
   523b4:	str	r8, [r3, #620]	; 0x26c
   523b8:	b	51e84 <fputs@plt+0x40cec>
   523bc:	ldr	r8, [sp, #8]
   523c0:	ldr	r5, [r8, #8]
   523c4:	add	r5, r5, #1
   523c8:	lsl	r2, r5, #1
   523cc:	asr	r3, r2, #31
   523d0:	mov	r0, #0
   523d4:	bl	13c08 <fputs@plt+0x2a70>
   523d8:	subs	r3, r0, #0
   523dc:	mov	r2, r3
   523e0:	str	r3, [sp, #16]
   523e4:	beq	5277c <fputs@plt+0x415e4>
   523e8:	mov	r3, #0
   523ec:	strb	r3, [r2]
   523f0:	mov	r0, r8
   523f4:	ldr	r8, [r8, #36]	; 0x24
   523f8:	mov	r3, r2
   523fc:	mov	r2, r5
   52400:	mov	r1, r6
   52404:	blx	r8
   52408:	str	r0, [sp, #32]
   5240c:	ldr	r0, [sp, #16]
   52410:	bl	1b3e0 <fputs@plt+0xa248>
   52414:	str	r0, [sp, #20]
   52418:	mov	r0, r6
   5241c:	bl	1b3e0 <fputs@plt+0xa248>
   52420:	add	r0, r0, #1
   52424:	add	r3, r6, r0
   52428:	mov	r8, r3
   5242c:	str	r3, [sp, #40]	; 0x28
   52430:	ldrb	r3, [r6, r0]
   52434:	cmp	r3, #0
   52438:	beq	524c8 <fputs@plt+0x41330>
   5243c:	mov	r0, r8
   52440:	bl	1b3e0 <fputs@plt+0xa248>
   52444:	add	r0, r0, #1
   52448:	add	r5, r8, r0
   5244c:	mov	r0, r5
   52450:	bl	1b3e0 <fputs@plt+0xa248>
   52454:	add	r0, r0, #1
   52458:	add	r8, r5, r0
   5245c:	ldrb	r3, [r5, r0]
   52460:	cmp	r3, #0
   52464:	bne	5243c <fputs@plt+0x412a4>
   52468:	add	r5, r8, #1
   5246c:	ldr	r3, [sp, #40]	; 0x28
   52470:	sub	r5, r5, r3
   52474:	ldr	r3, [sp, #32]
   52478:	cmp	r3, #0
   5247c:	bne	524b4 <fputs@plt+0x4131c>
   52480:	ldr	r3, [sp, #20]
   52484:	add	r3, r3, #8
   52488:	ldr	r2, [sp, #8]
   5248c:	ldr	r2, [r2, #8]
   52490:	cmp	r3, r2
   52494:	strle	r6, [sp, #36]	; 0x24
   52498:	ble	51f74 <fputs@plt+0x40ddc>
   5249c:	ldr	r0, [pc, #780]	; 527b0 <fputs@plt+0x41618>
   524a0:	bl	34cf8 <fputs@plt+0x23b60>
   524a4:	subs	r3, r0, #0
   524a8:	str	r3, [sp, #32]
   524ac:	streq	r6, [sp, #36]	; 0x24
   524b0:	beq	51f74 <fputs@plt+0x40ddc>
   524b4:	ldr	r1, [sp, #16]
   524b8:	mov	r0, #0
   524bc:	bl	1fc00 <fputs@plt+0xea68>
   524c0:	ldr	r5, [sp, #32]
   524c4:	b	525fc <fputs@plt+0x41464>
   524c8:	ldr	r8, [sp, #40]	; 0x28
   524cc:	b	52468 <fputs@plt+0x412d0>
   524d0:	ldr	r3, [sp, #20]
   524d4:	str	r3, [sp, #32]
   524d8:	str	r6, [sp, #36]	; 0x24
   524dc:	mov	r5, r3
   524e0:	str	r6, [sp, #40]	; 0x28
   524e4:	mov	r3, #0
   524e8:	str	r3, [sp, #16]
   524ec:	b	51f74 <fputs@plt+0x40ddc>
   524f0:	ldr	r1, [sp, #16]
   524f4:	bl	1fc00 <fputs@plt+0xea68>
   524f8:	mov	r5, #7
   524fc:	b	525fc <fputs@plt+0x41464>
   52500:	ldr	r3, [sp, #24]
   52504:	add	r3, r3, #1
   52508:	ldr	r0, [r8, #176]	; 0xb0
   5250c:	ldr	r2, [sp, #44]	; 0x2c
   52510:	ldr	r1, [sp, #40]	; 0x28
   52514:	add	r0, r0, r3
   52518:	bl	11000 <memcpy@plt>
   5251c:	b	52028 <fputs@plt+0x40e90>
   52520:	add	r3, sp, #160	; 0xa0
   52524:	mov	r2, #0
   52528:	str	r2, [r3, #-104]!	; 0xffffff98
   5252c:	ldr	r2, [r8, #64]	; 0x40
   52530:	ldr	r1, [r8, #176]	; 0xb0
   52534:	str	r3, [sp]
   52538:	mov	r3, fp
   5253c:	ldr	r0, [sp, #8]
   52540:	bl	137f0 <fputs@plt+0x2658>
   52544:	ldr	r3, [sp, #56]	; 0x38
   52548:	and	r3, r3, #1
   5254c:	str	r3, [sp, #8]
   52550:	subs	r5, r0, #0
   52554:	movne	r3, #0
   52558:	strne	r3, [sp, #16]
   5255c:	bne	52188 <fputs@plt+0x40ff0>
   52560:	ldr	r0, [r8, #64]	; 0x40
   52564:	bl	137a4 <fputs@plt+0x260c>
   52568:	mov	r5, r0
   5256c:	ldr	r3, [sp, #8]
   52570:	cmp	r3, #0
   52574:	beq	5259c <fputs@plt+0x41404>
   52578:	mov	r2, #0
   5257c:	ldr	r1, [pc, #560]	; 527b4 <fputs@plt+0x4161c>
   52580:	ldr	r0, [sp, #36]	; 0x24
   52584:	bl	50fcc <fputs@plt+0x3fe34>
   52588:	strb	r0, [r8, #14]
   5258c:	tst	r5, #8192	; 0x2000
   52590:	beq	525c4 <fputs@plt+0x4142c>
   52594:	orr	fp, fp, #1
   52598:	b	520d4 <fputs@plt+0x40f3c>
   5259c:	mov	r0, r8
   525a0:	bl	1622c <fputs@plt+0x5094>
   525a4:	ldr	r3, [r8, #156]	; 0x9c
   525a8:	ldr	r2, [sp, #52]	; 0x34
   525ac:	cmp	r3, r2
   525b0:	bls	52578 <fputs@plt+0x413e0>
   525b4:	cmp	r3, #8192	; 0x2000
   525b8:	movhi	r3, #8192	; 0x2000
   525bc:	str	r3, [sp, #52]	; 0x34
   525c0:	b	52578 <fputs@plt+0x413e0>
   525c4:	mov	r2, #0
   525c8:	ldr	r1, [pc, #488]	; 527b8 <fputs@plt+0x41620>
   525cc:	ldr	r0, [sp, #36]	; 0x24
   525d0:	bl	50fcc <fputs@plt+0x3fe34>
   525d4:	subs	r3, r0, #0
   525d8:	str	r3, [sp, #16]
   525dc:	beq	520f4 <fputs@plt+0x40f5c>
   525e0:	b	52594 <fputs@plt+0x413fc>
   525e4:	ldr	r0, [r8, #64]	; 0x40
   525e8:	bl	136c8 <fputs@plt+0x2530>
   525ec:	ldr	r0, [r8, #208]	; 0xd0
   525f0:	bl	21d34 <fputs@plt+0x10b9c>
   525f4:	mov	r0, r8
   525f8:	bl	1fb70 <fputs@plt+0xe9d8>
   525fc:	cmp	r5, #0
   52600:	beq	522a4 <fputs@plt+0x4110c>
   52604:	ldr	r3, [sp, #12]
   52608:	ldr	r0, [r3]
   5260c:	cmp	r0, #0
   52610:	beq	52618 <fputs@plt+0x41480>
   52614:	bl	4da1c <fputs@plt+0x3c884>
   52618:	ldr	r0, [sp, #12]
   5261c:	bl	1fb70 <fputs@plt+0xe9d8>
   52620:	mov	r0, r4
   52624:	bl	1fb70 <fputs@plt+0xe9d8>
   52628:	mov	r3, #0
   5262c:	str	r3, [r9]
   52630:	b	526bc <fputs@plt+0x41524>
   52634:	ldrb	r6, [sp, #80]	; 0x50
   52638:	ldr	r2, [sp, #12]
   5263c:	ldrh	r3, [r2, #22]
   52640:	orr	r3, r3, #2
   52644:	strh	r3, [r2, #22]
   52648:	ldr	r3, [sp, #112]	; 0x70
   5264c:	adds	r3, r3, #0
   52650:	movne	r3, #1
   52654:	strb	r3, [r2, #17]
   52658:	ldr	r3, [sp, #124]	; 0x7c
   5265c:	adds	r3, r3, #0
   52660:	movne	r3, #1
   52664:	strb	r3, [r2, #18]
   52668:	b	5236c <fputs@plt+0x411d4>
   5266c:	mov	r3, r2
   52670:	ldr	r2, [r3, #28]
   52674:	cmp	r2, #0
   52678:	bne	5266c <fputs@plt+0x414d4>
   5267c:	ldr	r0, [r4, #4]
   52680:	ldr	r2, [r3, #4]
   52684:	cmp	r2, r0
   52688:	bls	526cc <fputs@plt+0x41534>
   5268c:	str	r3, [r4, #24]
   52690:	mov	r2, #0
   52694:	str	r2, [r4, #28]
   52698:	str	r4, [r3, #28]
   5269c:	str	r4, [r9]
   526a0:	ldr	r3, [r4, #4]
   526a4:	ldr	r2, [r4]
   526a8:	str	r2, [r3, #4]
   526ac:	ldr	r3, [r3, #48]	; 0x30
   526b0:	cmp	r3, #0
   526b4:	beq	5272c <fputs@plt+0x41594>
   526b8:	mov	r5, #0
   526bc:	mov	r0, r5
   526c0:	add	sp, sp, #164	; 0xa4
   526c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   526c8:	mov	r3, r2
   526cc:	ldr	r2, [r3, #24]
   526d0:	cmp	r2, #0
   526d4:	beq	52784 <fputs@plt+0x415ec>
   526d8:	ldr	r1, [r2, #4]
   526dc:	cmp	r0, r1
   526e0:	bhi	526c8 <fputs@plt+0x41530>
   526e4:	str	r2, [r4, #24]
   526e8:	str	r3, [r4, #28]
   526ec:	str	r4, [r2, #28]
   526f0:	str	r4, [r3, #24]
   526f4:	b	5269c <fputs@plt+0x41504>
   526f8:	add	r1, r1, #1
   526fc:	add	r2, r2, #16
   52700:	cmp	r1, ip
   52704:	beq	5269c <fputs@plt+0x41504>
   52708:	ldr	r3, [r2, #4]
   5270c:	cmp	r3, #0
   52710:	beq	526f8 <fputs@plt+0x41560>
   52714:	ldrb	r0, [r3, #9]
   52718:	cmp	r0, #0
   5271c:	beq	526f8 <fputs@plt+0x41560>
   52720:	b	52670 <fputs@plt+0x414d8>
   52724:	mov	r5, #7
   52728:	b	52618 <fputs@plt+0x41480>
   5272c:	ldr	r3, [r4, #4]
   52730:	ldr	r3, [r3]
   52734:	ldr	r4, [r3, #212]	; 0xd4
   52738:	ldr	r3, [pc, #124]	; 527bc <fputs@plt+0x41624>
   5273c:	str	r3, [r4, #16]
   52740:	ldr	r3, [pc, #120]	; 527c0 <fputs@plt+0x41628>
   52744:	ldr	r5, [r3, #128]	; 0x80
   52748:	mov	r0, r4
   5274c:	bl	15aa4 <fputs@plt+0x490c>
   52750:	mov	r1, r0
   52754:	ldr	r0, [r4, #44]	; 0x2c
   52758:	blx	r5
   5275c:	mov	r5, #0
   52760:	b	526bc <fputs@plt+0x41524>
   52764:	mov	r3, #0
   52768:	str	r3, [sp, #20]
   5276c:	str	r3, [sp, #16]
   52770:	b	51f28 <fputs@plt+0x40d90>
   52774:	mov	r5, #7
   52778:	b	525fc <fputs@plt+0x41464>
   5277c:	mov	r5, #7
   52780:	b	525fc <fputs@plt+0x41464>
   52784:	mov	r2, #0
   52788:	str	r2, [r4, #24]
   5278c:	str	r3, [r4, #28]
   52790:	b	526f0 <fputs@plt+0x41558>
   52794:	strdeq	r6, [r8], -ip
   52798:	ldrdeq	lr, [r9], -r8
   5279c:			; <UNDEFINED> instruction: 0x000813b0
   527a0:	andeq	ip, r4, r4, asr #2
   527a4:	andeq	r3, r3, ip, lsr r6
   527a8:	andeq	r0, r0, sl, lsl #4
   527ac:	andeq	fp, r1, ip, lsl #6
   527b0:	andeq	fp, r0, fp, ror #27
   527b4:	andeq	r6, r8, r8, lsl #6
   527b8:	andeq	r6, r8, r0, lsl r3
   527bc:			; <UNDEFINED> instruction: 0xfffff830
   527c0:	andeq	sl, r9, r8, lsr r1
   527c4:	push	{r4, r5, r6, lr}
   527c8:	sub	sp, sp, #16
   527cc:	ldr	r5, [r0]
   527d0:	ldr	r3, [r5, #16]
   527d4:	ldr	r3, [r3, #20]
   527d8:	cmp	r3, #0
   527dc:	movne	r6, #0
   527e0:	beq	527f0 <fputs@plt+0x41658>
   527e4:	mov	r0, r6
   527e8:	add	sp, sp, #16
   527ec:	pop	{r4, r5, r6, pc}
   527f0:	ldrb	r3, [r0, #453]	; 0x1c5
   527f4:	cmp	r3, #0
   527f8:	movne	r6, #0
   527fc:	bne	527e4 <fputs@plt+0x4164c>
   52800:	mov	r4, r0
   52804:	ldr	r0, [r5]
   52808:	ldr	r3, [pc, #100]	; 52874 <fputs@plt+0x416dc>
   5280c:	str	r3, [sp, #4]
   52810:	mov	r1, #0
   52814:	str	r1, [sp]
   52818:	add	r3, sp, #12
   5281c:	mov	r2, r5
   52820:	bl	51bf0 <fputs@plt+0x40a58>
   52824:	subs	r6, r0, #0
   52828:	beq	52844 <fputs@plt+0x416ac>
   5282c:	ldr	r1, [pc, #68]	; 52878 <fputs@plt+0x416e0>
   52830:	mov	r0, r4
   52834:	bl	35674 <fputs@plt+0x244dc>
   52838:	str	r6, [r4, #12]
   5283c:	mov	r6, #1
   52840:	b	527e4 <fputs@plt+0x4164c>
   52844:	ldr	r3, [r5, #16]
   52848:	ldr	r0, [sp, #12]
   5284c:	str	r0, [r3, #20]
   52850:	mov	r3, #0
   52854:	mvn	r2, #0
   52858:	ldr	r1, [r5, #76]	; 0x4c
   5285c:	bl	222f0 <fputs@plt+0x11158>
   52860:	cmp	r0, #7
   52864:	bne	527e4 <fputs@plt+0x4164c>
   52868:	mov	r0, r5
   5286c:	bl	13af4 <fputs@plt+0x295c>
   52870:	b	5283c <fputs@plt+0x416a4>
   52874:	andeq	r0, r0, lr, lsl r2
   52878:	andeq	r6, r8, ip, lsl r3
   5287c:	push	{r4, r5, r6, r7, r8, lr}
   52880:	mov	r7, r0
   52884:	mov	r5, r1
   52888:	mov	r6, r2
   5288c:	mov	r1, r2
   52890:	mov	r0, r5
   52894:	bl	18658 <fputs@plt+0x74c0>
   52898:	mov	r4, r0
   5289c:	cmp	r0, #1
   528a0:	beq	528bc <fputs@plt+0x41724>
   528a4:	cmp	r0, #0
   528a8:	blt	52960 <fputs@plt+0x417c8>
   528ac:	ldr	r0, [r5, #16]
   528b0:	add	r0, r0, r4, lsl #4
   528b4:	ldr	r0, [r0, #4]
   528b8:	pop	{r4, r5, r6, r7, r8, pc}
   528bc:	mov	r2, #544	; 0x220
   528c0:	mov	r3, #0
   528c4:	mov	r0, r7
   528c8:	bl	1c1a4 <fputs@plt+0xb00c>
   528cc:	subs	r6, r0, #0
   528d0:	beq	5290c <fputs@plt+0x41774>
   528d4:	str	r5, [r6]
   528d8:	mov	r0, r6
   528dc:	bl	527c4 <fputs@plt+0x4162c>
   528e0:	cmp	r0, #0
   528e4:	bne	52924 <fputs@plt+0x4178c>
   528e8:	ldr	r1, [r6, #4]
   528ec:	mov	r0, r7
   528f0:	bl	1fc00 <fputs@plt+0xea68>
   528f4:	mov	r0, r6
   528f8:	bl	23cb4 <fputs@plt+0x12b1c>
   528fc:	mov	r1, r6
   52900:	mov	r0, r7
   52904:	bl	1fc00 <fputs@plt+0xea68>
   52908:	b	528ac <fputs@plt+0x41714>
   5290c:	ldr	r2, [pc, #104]	; 5297c <fputs@plt+0x417e4>
   52910:	mov	r1, #7
   52914:	mov	r0, r7
   52918:	bl	35210 <fputs@plt+0x24078>
   5291c:	mov	r0, #0
   52920:	pop	{r4, r5, r6, r7, r8, pc}
   52924:	ldr	r3, [r6, #4]
   52928:	ldr	r2, [pc, #80]	; 52980 <fputs@plt+0x417e8>
   5292c:	ldr	r1, [r6, #12]
   52930:	mov	r0, r7
   52934:	bl	35210 <fputs@plt+0x24078>
   52938:	ldr	r1, [r6, #4]
   5293c:	mov	r0, r7
   52940:	bl	1fc00 <fputs@plt+0xea68>
   52944:	mov	r0, r6
   52948:	bl	23cb4 <fputs@plt+0x12b1c>
   5294c:	mov	r1, r6
   52950:	mov	r0, r7
   52954:	bl	1fc00 <fputs@plt+0xea68>
   52958:	mov	r0, #0
   5295c:	pop	{r4, r5, r6, r7, r8, pc}
   52960:	mov	r3, r6
   52964:	ldr	r2, [pc, #24]	; 52984 <fputs@plt+0x417ec>
   52968:	mov	r1, #1
   5296c:	mov	r0, r7
   52970:	bl	35210 <fputs@plt+0x24078>
   52974:	mov	r0, #0
   52978:	pop	{r4, r5, r6, r7, r8, pc}
   5297c:	andeq	r5, r8, r0, lsl r5
   52980:	andeq	r4, r8, ip, asr pc
   52984:	andeq	r6, r8, r4, ror #6
   52988:	push	{r4, r5, r6, r7, r8, lr}
   5298c:	mov	r5, r0
   52990:	cmp	r2, r0
   52994:	beq	52a4c <fputs@plt+0x418b4>
   52998:	mov	r7, r1
   5299c:	mov	r6, r2
   529a0:	mov	r8, r3
   529a4:	mov	r0, #48	; 0x30
   529a8:	mov	r1, #0
   529ac:	bl	1c2dc <fputs@plt+0xb144>
   529b0:	subs	r4, r0, #0
   529b4:	beq	52a60 <fputs@plt+0x418c8>
   529b8:	mov	r2, r8
   529bc:	mov	r1, r6
   529c0:	mov	r0, r5
   529c4:	bl	5287c <fputs@plt+0x416e4>
   529c8:	str	r0, [r4, #24]
   529cc:	mov	r2, r7
   529d0:	mov	r1, r5
   529d4:	mov	r0, r5
   529d8:	bl	5287c <fputs@plt+0x416e4>
   529dc:	str	r0, [r4, #4]
   529e0:	str	r5, [r4]
   529e4:	str	r6, [r4, #20]
   529e8:	mov	r3, #1
   529ec:	str	r3, [r4, #16]
   529f0:	mov	r3, #0
   529f4:	str	r3, [r4, #40]	; 0x28
   529f8:	ldr	r3, [r4, #24]
   529fc:	cmp	r3, #0
   52a00:	cmpne	r0, #0
   52a04:	beq	52a80 <fputs@plt+0x418e8>
   52a08:	ldr	r1, [r3, #4]
   52a0c:	mov	r3, #0
   52a10:	mvn	r2, #0
   52a14:	ldr	r1, [r1, #32]
   52a18:	bl	222f0 <fputs@plt+0x11158>
   52a1c:	cmp	r0, #7
   52a20:	beq	52a80 <fputs@plt+0x418e8>
   52a24:	ldr	r3, [r4, #4]
   52a28:	ldrb	r3, [r3, #8]
   52a2c:	cmp	r3, #0
   52a30:	bne	52a70 <fputs@plt+0x418d8>
   52a34:	ldr	r2, [r4, #24]
   52a38:	ldr	r3, [r2, #16]
   52a3c:	add	r3, r3, #1
   52a40:	str	r3, [r2, #16]
   52a44:	mov	r0, r4
   52a48:	pop	{r4, r5, r6, r7, r8, pc}
   52a4c:	ldr	r2, [pc, #60]	; 52a90 <fputs@plt+0x418f8>
   52a50:	mov	r1, #1
   52a54:	bl	35210 <fputs@plt+0x24078>
   52a58:	mov	r4, #0
   52a5c:	b	52a44 <fputs@plt+0x418ac>
   52a60:	mov	r1, #7
   52a64:	mov	r0, r5
   52a68:	bl	21a4c <fputs@plt+0x108b4>
   52a6c:	b	52a58 <fputs@plt+0x418c0>
   52a70:	ldr	r2, [pc, #28]	; 52a94 <fputs@plt+0x418fc>
   52a74:	mov	r1, #1
   52a78:	mov	r0, r5
   52a7c:	bl	35210 <fputs@plt+0x24078>
   52a80:	mov	r0, r4
   52a84:	bl	1fb70 <fputs@plt+0xe9d8>
   52a88:	mov	r4, #0
   52a8c:	b	52a44 <fputs@plt+0x418ac>
   52a90:	andeq	r6, r8, r8, ror r3
   52a94:	andeq	r6, r8, r0, lsr #7
   52a98:	ldr	r3, [r0, #416]	; 0x1a0
   52a9c:	cmp	r3, #0
   52aa0:	moveq	r3, r0
   52aa4:	ldr	r0, [r3, #340]	; 0x154
   52aa8:	mov	r2, #1
   52aac:	lsl	r2, r2, r1
   52ab0:	tst	r0, r2
   52ab4:	bxne	lr
   52ab8:	ldr	ip, [r3]
   52abc:	orr	r2, r0, r2
   52ac0:	str	r2, [r3, #340]	; 0x154
   52ac4:	ldr	r2, [ip, #16]
   52ac8:	add	r2, r2, r1, lsl #4
   52acc:	ldr	r2, [r2, #12]
   52ad0:	ldr	r0, [r2]
   52ad4:	add	r2, r1, #86	; 0x56
   52ad8:	str	r0, [r3, r2, lsl #2]
   52adc:	cmp	r1, #1
   52ae0:	bxne	lr
   52ae4:	push	{r4, lr}
   52ae8:	mov	r0, r3
   52aec:	bl	527c4 <fputs@plt+0x4162c>
   52af0:	pop	{r4, pc}
   52af4:	push	{r4, r5, r6, lr}
   52af8:	mov	r6, r1
   52afc:	mov	r5, r2
   52b00:	ldr	r4, [r0, #416]	; 0x1a0
   52b04:	cmp	r4, #0
   52b08:	moveq	r4, r0
   52b0c:	mov	r1, r2
   52b10:	bl	52a98 <fputs@plt+0x41900>
   52b14:	ldr	r2, [r4, #336]	; 0x150
   52b18:	mov	r3, #1
   52b1c:	orr	r2, r2, r3, lsl r5
   52b20:	str	r2, [r4, #336]	; 0x150
   52b24:	ldrb	r1, [r4, #20]
   52b28:	orr	r1, r1, r6
   52b2c:	strb	r1, [r4, #20]
   52b30:	pop	{r4, r5, r6, pc}
   52b34:	push	{r4, r5, r6, r7, r8, lr}
   52b38:	ldr	r5, [r0]
   52b3c:	ldr	r3, [r5, #20]
   52b40:	cmp	r3, #0
   52b44:	pople	{r4, r5, r6, r7, r8, pc}
   52b48:	mov	r6, r1
   52b4c:	mov	r7, r0
   52b50:	mov	r4, #0
   52b54:	b	52b74 <fputs@plt+0x419dc>
   52b58:	mov	r1, r4
   52b5c:	mov	r0, r7
   52b60:	bl	52a98 <fputs@plt+0x41900>
   52b64:	add	r4, r4, #1
   52b68:	ldr	r3, [r5, #20]
   52b6c:	cmp	r3, r4
   52b70:	ble	52bac <fputs@plt+0x41a14>
   52b74:	lsl	r3, r4, #4
   52b78:	ldr	r2, [r5, #16]
   52b7c:	add	r1, r2, r3
   52b80:	ldr	ip, [r1, #4]
   52b84:	cmp	ip, #0
   52b88:	beq	52b64 <fputs@plt+0x419cc>
   52b8c:	cmp	r6, #0
   52b90:	beq	52b58 <fputs@plt+0x419c0>
   52b94:	ldr	r1, [r2, r3]
   52b98:	mov	r0, r6
   52b9c:	bl	13ec8 <fputs@plt+0x2d30>
   52ba0:	cmp	r0, #0
   52ba4:	bne	52b64 <fputs@plt+0x419cc>
   52ba8:	b	52b58 <fputs@plt+0x419c0>
   52bac:	pop	{r4, r5, r6, r7, r8, pc}
   52bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52bb4:	sub	sp, sp, #52	; 0x34
   52bb8:	mov	r5, r0
   52bbc:	mov	r7, r1
   52bc0:	mov	r4, r2
   52bc4:	str	r2, [sp, #16]
   52bc8:	str	r3, [sp, #20]
   52bcc:	ldr	sl, [r0, #72]	; 0x48
   52bd0:	add	r3, sl, #1
   52bd4:	str	r3, [r0, #72]	; 0x48
   52bd8:	bl	2afc0 <fputs@plt+0x19e28>
   52bdc:	str	r0, [sp, #24]
   52be0:	and	r3, r4, #4
   52be4:	str	r3, [sp, #12]
   52be8:	ldr	r6, [r5, #68]	; 0x44
   52bec:	cmp	r6, #0
   52bf0:	bne	52d30 <fputs@plt+0x41b98>
   52bf4:	ldr	r3, [r7, #4]
   52bf8:	tst	r3, #2048	; 0x800
   52bfc:	beq	52d30 <fputs@plt+0x41b98>
   52c00:	tst	r3, #32
   52c04:	bne	52d30 <fputs@plt+0x41b98>
   52c08:	ldr	r3, [r7, #20]
   52c0c:	ldr	r2, [r3, #48]	; 0x30
   52c10:	cmp	r2, #0
   52c14:	bne	52d30 <fputs@plt+0x41b98>
   52c18:	ldr	r2, [r3, #8]
   52c1c:	tst	r2, #9
   52c20:	bne	52d30 <fputs@plt+0x41b98>
   52c24:	ldr	r2, [r3, #56]	; 0x38
   52c28:	cmp	r2, #0
   52c2c:	bne	52d30 <fputs@plt+0x41b98>
   52c30:	ldr	r2, [r3, #32]
   52c34:	cmp	r2, #0
   52c38:	bne	52d30 <fputs@plt+0x41b98>
   52c3c:	ldr	r2, [r3, #28]
   52c40:	ldr	r1, [r2]
   52c44:	cmp	r1, #1
   52c48:	bne	52d30 <fputs@plt+0x41b98>
   52c4c:	ldr	r1, [r2, #28]
   52c50:	cmp	r1, #0
   52c54:	bne	52d30 <fputs@plt+0x41b98>
   52c58:	ldr	fp, [r2, #24]
   52c5c:	ldrb	r2, [fp, #42]	; 0x2a
   52c60:	tst	r2, #16
   52c64:	bne	52d30 <fputs@plt+0x41b98>
   52c68:	ldr	r2, [r3]
   52c6c:	ldr	r4, [r2]
   52c70:	cmp	r4, #1
   52c74:	bne	52d30 <fputs@plt+0x41b98>
   52c78:	ldr	r2, [r2, #4]
   52c7c:	ldr	r9, [r2]
   52c80:	ldrb	r2, [r9]
   52c84:	cmp	r2, #152	; 0x98
   52c88:	bne	52d30 <fputs@plt+0x41b98>
   52c8c:	cmp	r3, #0
   52c90:	beq	52d30 <fputs@plt+0x41b98>
   52c94:	ldr	r3, [r5]
   52c98:	str	r3, [sp, #32]
   52c9c:	ldrsh	r8, [r9, #32]
   52ca0:	ldr	r1, [fp, #64]	; 0x40
   52ca4:	mov	r0, r3
   52ca8:	bl	19604 <fputs@plt+0x846c>
   52cac:	sxth	r3, r0
   52cb0:	str	r3, [sp, #28]
   52cb4:	mov	r1, r3
   52cb8:	mov	r0, r5
   52cbc:	bl	52a98 <fputs@plt+0x41900>
   52cc0:	ldr	r2, [fp, #28]
   52cc4:	ldr	r3, [fp]
   52cc8:	str	r3, [sp]
   52ccc:	mov	r3, #0
   52cd0:	ldr	r1, [sp, #28]
   52cd4:	mov	r0, r5
   52cd8:	bl	2ad2c <fputs@plt+0x19b94>
   52cdc:	cmp	r8, #0
   52ce0:	blt	52da0 <fputs@plt+0x41c08>
   52ce4:	mov	r2, r9
   52ce8:	ldr	r1, [r7, #12]
   52cec:	mov	r0, r5
   52cf0:	bl	38c98 <fputs@plt+0x27b00>
   52cf4:	str	r0, [sp, #36]	; 0x24
   52cf8:	lsl	r3, r8, #4
   52cfc:	mov	r2, r3
   52d00:	str	r3, [sp, #40]	; 0x28
   52d04:	ldr	r3, [fp, #4]
   52d08:	add	r3, r3, r2
   52d0c:	ldrb	r1, [r3, #13]
   52d10:	mov	r0, r7
   52d14:	bl	18a70 <fputs@plt+0x78d8>
   52d18:	ldr	r4, [fp, #8]
   52d1c:	adds	r9, r0, #0
   52d20:	movne	r9, #1
   52d24:	cmp	r4, #0
   52d28:	cmpne	r0, #0
   52d2c:	bne	52e70 <fputs@plt+0x41cd8>
   52d30:	ldr	r3, [sp, #16]
   52d34:	tst	r3, #1
   52d38:	beq	52d48 <fputs@plt+0x41bb0>
   52d3c:	ldr	r3, [r7, #4]
   52d40:	tst	r3, #2048	; 0x800
   52d44:	beq	52f00 <fputs@plt+0x41d68>
   52d48:	ldr	r6, [r5, #428]	; 0x1ac
   52d4c:	ldr	r3, [sp, #12]
   52d50:	cmp	r3, #0
   52d54:	bne	52f38 <fputs@plt+0x41da0>
   52d58:	ldr	r3, [sp, #20]
   52d5c:	cmp	r3, #0
   52d60:	ldrne	r2, [r5, #76]	; 0x4c
   52d64:	addne	r2, r2, #1
   52d68:	strne	r2, [r5, #76]	; 0x4c
   52d6c:	strne	r2, [r3]
   52d70:	moveq	r2, #0
   52d74:	mov	r4, #2
   52d78:	cmp	r4, #1
   52d7c:	movne	r3, #0
   52d80:	moveq	r3, #1
   52d84:	mov	r1, r7
   52d88:	mov	r0, r5
   52d8c:	bl	59a40 <fputs@plt+0x488a8>
   52d90:	str	r6, [r5, #428]	; 0x1ac
   52d94:	mov	r0, r4
   52d98:	add	sp, sp, #52	; 0x34
   52d9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52da0:	mov	r0, r5
   52da4:	bl	2b50c <fputs@plt+0x1a374>
   52da8:	mov	r6, r0
   52dac:	mov	r3, #54	; 0x36
   52db0:	str	r3, [sp]
   52db4:	mov	r3, fp
   52db8:	ldr	r2, [sp, #28]
   52dbc:	mov	r1, sl
   52dc0:	mov	r0, r5
   52dc4:	bl	37c7c <fputs@plt+0x26ae4>
   52dc8:	mov	r1, r6
   52dcc:	ldr	r0, [sp, #24]
   52dd0:	bl	171a8 <fputs@plt+0x6010>
   52dd4:	str	sl, [r7, #28]
   52dd8:	b	52d94 <fputs@plt+0x41bfc>
   52ddc:	mov	r0, r5
   52de0:	bl	2b50c <fputs@plt+0x1a374>
   52de4:	str	r0, [sp, #44]	; 0x2c
   52de8:	ldr	r3, [r4, #44]	; 0x2c
   52dec:	ldr	r2, [sp, #28]
   52df0:	str	r2, [sp]
   52df4:	mov	r2, sl
   52df8:	mov	r1, #54	; 0x36
   52dfc:	ldr	r0, [sp, #24]
   52e00:	bl	2af28 <fputs@plt+0x19d90>
   52e04:	mov	r1, r4
   52e08:	mov	r0, r5
   52e0c:	bl	37c58 <fputs@plt+0x26ac0>
   52e10:	ldr	r3, [r4, #28]
   52e14:	ldrb	r6, [r3]
   52e18:	add	r6, r6, #3
   52e1c:	ldr	r3, [sp, #20]
   52e20:	cmp	r3, #0
   52e24:	beq	52e40 <fputs@plt+0x41ca8>
   52e28:	ldr	r3, [fp, #4]
   52e2c:	ldr	r2, [sp, #40]	; 0x28
   52e30:	add	r3, r3, r2
   52e34:	ldrb	r3, [r3, #12]
   52e38:	cmp	r3, #0
   52e3c:	beq	52ecc <fputs@plt+0x41d34>
   52e40:	ldr	r1, [sp, #44]	; 0x2c
   52e44:	ldr	r0, [sp, #24]
   52e48:	bl	171a8 <fputs@plt+0x6010>
   52e4c:	ldr	r4, [r4, #20]
   52e50:	cmp	r4, #0
   52e54:	moveq	r3, #0
   52e58:	andne	r3, r9, #1
   52e5c:	cmp	r6, #0
   52e60:	movne	r3, #0
   52e64:	andeq	r3, r3, #1
   52e68:	cmp	r3, #0
   52e6c:	beq	52ef0 <fputs@plt+0x41d58>
   52e70:	ldr	r3, [r4, #4]
   52e74:	ldrsh	r3, [r3]
   52e78:	cmp	r3, r8
   52e7c:	bne	52e4c <fputs@plt+0x41cb4>
   52e80:	ldr	r2, [r4, #32]
   52e84:	mov	r3, #0
   52e88:	ldr	r2, [r2]
   52e8c:	ldr	r0, [sp, #32]
   52e90:	ldrb	r1, [r0, #66]	; 0x42
   52e94:	bl	24c7c <fputs@plt+0x13ae4>
   52e98:	ldr	r3, [sp, #36]	; 0x24
   52e9c:	cmp	r3, r0
   52ea0:	bne	52e4c <fputs@plt+0x41cb4>
   52ea4:	ldr	r3, [sp, #12]
   52ea8:	cmp	r3, #0
   52eac:	beq	52ddc <fputs@plt+0x41c44>
   52eb0:	ldrh	r3, [r4, #50]	; 0x32
   52eb4:	cmp	r3, #1
   52eb8:	bne	52e4c <fputs@plt+0x41cb4>
   52ebc:	ldrb	r3, [r4, #54]	; 0x36
   52ec0:	cmp	r3, #0
   52ec4:	beq	52e4c <fputs@plt+0x41cb4>
   52ec8:	b	52ddc <fputs@plt+0x41c44>
   52ecc:	ldr	r2, [r5, #76]	; 0x4c
   52ed0:	add	r2, r2, #1
   52ed4:	str	r2, [r5, #76]	; 0x4c
   52ed8:	ldr	r3, [sp, #20]
   52edc:	str	r2, [r3]
   52ee0:	mov	r1, sl
   52ee4:	ldr	r0, [sp, #24]
   52ee8:	bl	2b6e8 <fputs@plt+0x1a550>
   52eec:	b	52e40 <fputs@plt+0x41ca8>
   52ef0:	cmp	r6, #0
   52ef4:	movne	r4, r6
   52ef8:	bne	52dd4 <fputs@plt+0x41c3c>
   52efc:	b	52d30 <fputs@plt+0x41b98>
   52f00:	ldr	r4, [r7, #12]
   52f04:	mov	r3, #0
   52f08:	str	r3, [r7, #12]
   52f0c:	mov	r0, r7
   52f10:	bl	1be78 <fputs@plt+0xace0>
   52f14:	str	r4, [r7, #12]
   52f18:	cmp	r0, #0
   52f1c:	beq	52f74 <fputs@plt+0x41ddc>
   52f20:	ldr	r3, [r7, #20]
   52f24:	ldr	r3, [r3]
   52f28:	cmp	r3, #2
   52f2c:	bgt	52d48 <fputs@plt+0x41bb0>
   52f30:	mov	r4, #5
   52f34:	b	52dd4 <fputs@plt+0x41c3c>
   52f38:	mov	r3, #0
   52f3c:	str	r3, [r5, #428]	; 0x1ac
   52f40:	ldr	r3, [r7, #12]
   52f44:	ldrsh	r3, [r3, #32]
   52f48:	cmp	r3, #0
   52f4c:	movge	r2, #0
   52f50:	movge	r4, #2
   52f54:	bge	52d78 <fputs@plt+0x41be0>
   52f58:	ldr	r4, [r7, #4]
   52f5c:	and	r4, r4, #2048	; 0x800
   52f60:	mov	r2, #0
   52f64:	cmp	r4, r2
   52f68:	movne	r4, #2
   52f6c:	moveq	r4, #1
   52f70:	b	52d78 <fputs@plt+0x41be0>
   52f74:	mov	r4, #5
   52f78:	b	52dd4 <fputs@plt+0x41c3c>
   52f7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52f80:	sub	sp, sp, #12
   52f84:	mov	sl, r0
   52f88:	mov	r7, r1
   52f8c:	mov	r4, r2
   52f90:	ldr	r5, [sp, #48]	; 0x30
   52f94:	ldr	r8, [r1]
   52f98:	ldrb	r2, [r8]
   52f9c:	cmp	r2, #73	; 0x49
   52fa0:	cmpne	r2, #79	; 0x4f
   52fa4:	beq	530ec <fputs@plt+0x41f54>
   52fa8:	ldr	r6, [r0, #8]
   52fac:	cmp	r2, #76	; 0x4c
   52fb0:	beq	53100 <fputs@plt+0x41f68>
   52fb4:	ldr	fp, [r4, #64]	; 0x40
   52fb8:	ldr	r2, [fp, #36]	; 0x24
   52fbc:	tst	r2, #1024	; 0x400
   52fc0:	bne	52fe4 <fputs@plt+0x41e4c>
   52fc4:	ldr	r2, [fp, #28]
   52fc8:	cmp	r2, #0
   52fcc:	beq	52fe4 <fputs@plt+0x41e4c>
   52fd0:	ldr	r2, [r2, #28]
   52fd4:	ldrb	r3, [r2, r3]
   52fd8:	cmp	r3, #0
   52fdc:	clzne	r5, r5
   52fe0:	lsrne	r5, r5, #5
   52fe4:	mov	r3, #0
   52fe8:	mov	r2, #4
   52fec:	mov	r1, r8
   52ff0:	mov	r0, sl
   52ff4:	bl	52bb0 <fputs@plt+0x41a18>
   52ff8:	mov	r9, r0
   52ffc:	cmp	r0, #4
   53000:	clzeq	r5, r5
   53004:	lsreq	r5, r5, #5
   53008:	ldr	r8, [r8, #28]
   5300c:	mov	r3, #0
   53010:	mov	r2, r8
   53014:	cmp	r5, r3
   53018:	movne	r1, #105	; 0x69
   5301c:	moveq	r1, #108	; 0x6c
   53020:	mov	r0, r6
   53024:	bl	2b55c <fputs@plt+0x1a3c4>
   53028:	ldr	r3, [fp, #36]	; 0x24
   5302c:	orr	r3, r3, #2048	; 0x800
   53030:	str	r3, [fp, #36]	; 0x24
   53034:	ldr	r3, [r4, #56]	; 0x38
   53038:	cmp	r3, #0
   5303c:	beq	5311c <fputs@plt+0x41f84>
   53040:	ldr	r2, [r4, #56]	; 0x38
   53044:	add	r2, r2, #1
   53048:	str	r2, [r4, #56]	; 0x38
   5304c:	add	r2, r2, r2, lsl #1
   53050:	lsl	r2, r2, #2
   53054:	mov	r3, #0
   53058:	ldr	r1, [r4, #60]	; 0x3c
   5305c:	ldr	r0, [sl]
   53060:	bl	29198 <fputs@plt+0x18000>
   53064:	str	r0, [r4, #60]	; 0x3c
   53068:	cmp	r0, #0
   5306c:	beq	53148 <fputs@plt+0x41fb0>
   53070:	ldr	r3, [r4, #56]	; 0x38
   53074:	add	r3, r3, r3, lsl #1
   53078:	lsl	r3, r3, #2
   5307c:	sub	r3, r3, #12
   53080:	add	sl, r0, r3
   53084:	str	r8, [r0, r3]
   53088:	cmp	r9, #1
   5308c:	beq	5312c <fputs@plt+0x41f94>
   53090:	ldr	r3, [sp, #52]	; 0x34
   53094:	str	r3, [sp]
   53098:	mov	r3, #0
   5309c:	mov	r2, r8
   530a0:	mov	r1, #47	; 0x2f
   530a4:	mov	r0, r6
   530a8:	bl	2af28 <fputs@plt+0x19d90>
   530ac:	str	r0, [sl, #4]
   530b0:	cmp	r5, #0
   530b4:	movne	r5, #4
   530b8:	moveq	r5, #5
   530bc:	strb	r5, [sl, #8]
   530c0:	ldr	r2, [sp, #52]	; 0x34
   530c4:	mov	r1, #76	; 0x4c
   530c8:	mov	r0, r6
   530cc:	bl	2b4f0 <fputs@plt+0x1a358>
   530d0:	ldr	r5, [sp, #52]	; 0x34
   530d4:	mov	r1, r7
   530d8:	mov	r0, r4
   530dc:	bl	19b40 <fputs@plt+0x89a8>
   530e0:	mov	r0, r5
   530e4:	add	sp, sp, #12
   530e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   530ec:	ldr	r2, [sp, #52]	; 0x34
   530f0:	ldr	r1, [r8, #16]
   530f4:	bl	59f0c <fputs@plt+0x48d74>
   530f8:	mov	r5, r0
   530fc:	b	530d4 <fputs@plt+0x41f3c>
   53100:	ldr	r3, [sp, #52]	; 0x34
   53104:	mov	r2, #0
   53108:	mov	r1, #25
   5310c:	mov	r0, r6
   53110:	bl	2b55c <fputs@plt+0x1a3c4>
   53114:	ldr	r5, [sp, #52]	; 0x34
   53118:	b	530d4 <fputs@plt+0x41f3c>
   5311c:	mov	r0, r6
   53120:	bl	2ae08 <fputs@plt+0x19c70>
   53124:	str	r0, [r4, #16]
   53128:	b	53040 <fputs@plt+0x41ea8>
   5312c:	ldr	r3, [sp, #52]	; 0x34
   53130:	mov	r2, r8
   53134:	mov	r1, #103	; 0x67
   53138:	mov	r0, r6
   5313c:	bl	2b55c <fputs@plt+0x1a3c4>
   53140:	str	r0, [sl, #4]
   53144:	b	530b0 <fputs@plt+0x41f18>
   53148:	mov	r3, #0
   5314c:	str	r3, [r4, #56]	; 0x38
   53150:	ldr	r5, [sp, #52]	; 0x34
   53154:	b	530d4 <fputs@plt+0x41f3c>
   53158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5315c:	sub	sp, sp, #260	; 0x104
   53160:	str	r0, [sp, #20]
   53164:	str	r1, [sp, #36]	; 0x24
   53168:	mov	r5, r2
   5316c:	add	r2, sp, #300	; 0x12c
   53170:	ldrh	r2, [r2]
   53174:	str	r2, [sp, #60]	; 0x3c
   53178:	ldr	r1, [r0, #8]
   5317c:	str	r1, [sp, #76]	; 0x4c
   53180:	ldr	r2, [r0]
   53184:	str	r2, [sp, #44]	; 0x2c
   53188:	mov	r2, #0
   5318c:	str	r2, [sp, #236]	; 0xec
   53190:	str	r2, [sp, #240]	; 0xf0
   53194:	str	r2, [sp, #244]	; 0xf4
   53198:	str	r2, [sp, #248]	; 0xf8
   5319c:	str	r2, [sp, #252]	; 0xfc
   531a0:	subs	r2, r3, #0
   531a4:	str	r2, [sp, #52]	; 0x34
   531a8:	beq	531bc <fputs@plt+0x42024>
   531ac:	ldr	r3, [r2]
   531b0:	cmp	r3, #63	; 0x3f
   531b4:	movgt	r2, #0
   531b8:	str	r2, [sp, #52]	; 0x34
   531bc:	ldr	r3, [sp, #52]	; 0x34
   531c0:	str	r3, [sp, #244]	; 0xf4
   531c4:	ldr	r3, [sp, #44]	; 0x2c
   531c8:	ldrh	r3, [r3, #64]	; 0x40
   531cc:	tst	r3, #32
   531d0:	ldrne	r3, [sp, #60]	; 0x3c
   531d4:	bicne	r3, r3, #1024	; 0x400
   531d8:	uxthne	r3, r3
   531dc:	strne	r3, [sp, #60]	; 0x3c
   531e0:	ldr	r3, [sp, #36]	; 0x24
   531e4:	ldr	r3, [r3]
   531e8:	str	r3, [sp, #48]	; 0x30
   531ec:	cmp	r3, #64	; 0x40
   531f0:	bgt	5325c <fputs@plt+0x420c4>
   531f4:	ldr	r3, [sp, #60]	; 0x3c
   531f8:	and	r2, r3, #64	; 0x40
   531fc:	str	r2, [sp, #72]	; 0x48
   53200:	ldr	r3, [sp, #48]	; 0x30
   53204:	cmp	r2, #0
   53208:	movne	r3, #1
   5320c:	str	r3, [sp, #48]	; 0x30
   53210:	sub	r3, r3, #1
   53214:	add	r3, r3, r3, lsl #2
   53218:	lsl	r4, r3, #4
   5321c:	add	r4, r4, #816	; 0x330
   53220:	add	r2, r4, #72	; 0x48
   53224:	mov	r3, #0
   53228:	ldr	r6, [sp, #44]	; 0x2c
   5322c:	mov	r0, r6
   53230:	bl	1c1a4 <fputs@plt+0xb00c>
   53234:	str	r0, [sp, #28]
   53238:	ldrb	r3, [r6, #69]	; 0x45
   5323c:	cmp	r3, #0
   53240:	beq	53278 <fputs@plt+0x420e0>
   53244:	mov	r1, r0
   53248:	mov	r0, r6
   5324c:	bl	1fc00 <fputs@plt+0xea68>
   53250:	mov	r3, #0
   53254:	str	r3, [sp, #28]
   53258:	b	53970 <fputs@plt+0x427d8>
   5325c:	mov	r2, #64	; 0x40
   53260:	ldr	r1, [pc, #3880]	; 54190 <fputs@plt+0x42ff8>
   53264:	ldr	r0, [sp, #20]
   53268:	bl	35674 <fputs@plt+0x244dc>
   5326c:	mov	r3, #0
   53270:	str	r3, [sp, #28]
   53274:	b	53970 <fputs@plt+0x427d8>
   53278:	mvn	r3, #0
   5327c:	ldr	sl, [sp, #28]
   53280:	str	r3, [sl, #64]	; 0x40
   53284:	str	r3, [sl, #60]	; 0x3c
   53288:	ldr	r9, [sp, #48]	; 0x30
   5328c:	strb	r9, [sl, #43]	; 0x2b
   53290:	ldr	r6, [sp, #20]
   53294:	str	r6, [sl]
   53298:	ldr	r3, [sp, #36]	; 0x24
   5329c:	str	r3, [sl, #4]
   532a0:	ldr	r3, [sp, #52]	; 0x34
   532a4:	str	r3, [sl, #8]
   532a8:	ldr	r3, [sp, #296]	; 0x128
   532ac:	str	r3, [sl, #12]
   532b0:	ldr	r0, [sp, #76]	; 0x4c
   532b4:	bl	2ae08 <fputs@plt+0x19c70>
   532b8:	str	r0, [sl, #48]	; 0x30
   532bc:	str	r0, [sl, #52]	; 0x34
   532c0:	ldrh	r3, [sp, #60]	; 0x3c
   532c4:	strh	r3, [sl, #36]	; 0x24
   532c8:	add	r3, sp, #304	; 0x130
   532cc:	ldrh	r3, [r3]
   532d0:	strh	r3, [sl, #34]	; 0x22
   532d4:	ldr	r3, [r6, #428]	; 0x1ac
   532d8:	str	r3, [sl, #56]	; 0x38
   532dc:	str	sl, [sp, #236]	; 0xec
   532e0:	add	r3, sl, #328	; 0x148
   532e4:	mov	r0, r3
   532e8:	str	r3, [sp, #24]
   532ec:	str	r3, [sp, #240]	; 0xf0
   532f0:	add	r4, sl, r4
   532f4:	str	r4, [sp, #248]	; 0xf8
   532f8:	add	r3, r4, #56	; 0x38
   532fc:	str	r3, [r4, #48]	; 0x30
   53300:	mov	r3, #0
   53304:	strh	r3, [r4, #40]	; 0x28
   53308:	mov	r2, #3
   5330c:	strh	r2, [r4, #44]	; 0x2c
   53310:	str	r3, [r4, #36]	; 0x24
   53314:	str	r3, [sl, #68]	; 0x44
   53318:	str	sl, [sl, #328]	; 0x148
   5331c:	str	r3, [sl, #332]	; 0x14c
   53320:	str	r3, [sl, #340]	; 0x154
   53324:	mov	r3, #8
   53328:	str	r3, [sl, #344]	; 0x158
   5332c:	add	r3, sl, #352	; 0x160
   53330:	str	r3, [sl, #348]	; 0x15c
   53334:	mov	r2, #72	; 0x48
   53338:	mov	r1, r5
   5333c:	bl	24218 <fputs@plt+0x13080>
   53340:	ldr	r3, [sp, #240]	; 0xf0
   53344:	ldr	r2, [r3, #12]
   53348:	cmp	r2, #0
   5334c:	ble	533dc <fputs@plt+0x42244>
   53350:	mov	r4, #0
   53354:	mov	r5, r4
   53358:	mov	r6, #16
   5335c:	mov	r7, r4
   53360:	mov	r8, #2
   53364:	b	533b4 <fputs@plt+0x4221c>
   53368:	ldr	r3, [sp, #240]	; 0xf0
   5336c:	ldr	r1, [r3, #20]
   53370:	mov	r3, r6
   53374:	ldr	r2, [sl, #52]	; 0x34
   53378:	ldr	r1, [r1, r4]
   5337c:	ldr	r0, [sp, #20]
   53380:	bl	5c78c <fputs@plt+0x4b5f4>
   53384:	ldr	r3, [sp, #240]	; 0xf0
   53388:	ldr	r3, [r3, #20]
   5338c:	add	r3, r3, r4
   53390:	ldrh	r2, [r3, #20]
   53394:	orr	r2, r2, #4
   53398:	strh	r2, [r3, #20]
   5339c:	add	r5, r5, #1
   533a0:	ldr	r3, [sp, #240]	; 0xf0
   533a4:	add	r4, r4, #48	; 0x30
   533a8:	ldr	r2, [r3, #12]
   533ac:	cmp	r2, r5
   533b0:	ble	533dc <fputs@plt+0x42244>
   533b4:	cmp	r9, #0
   533b8:	beq	53368 <fputs@plt+0x421d0>
   533bc:	ldr	r3, [r3, #20]
   533c0:	mov	r2, r7
   533c4:	mov	r1, r8
   533c8:	ldr	r0, [r3, r4]
   533cc:	bl	1be24 <fputs@plt+0xac8c>
   533d0:	cmp	r0, #0
   533d4:	beq	5339c <fputs@plt+0x42204>
   533d8:	b	53368 <fputs@plt+0x421d0>
   533dc:	ldr	r3, [sp, #48]	; 0x30
   533e0:	cmp	r3, #0
   533e4:	bne	53410 <fputs@plt+0x42278>
   533e8:	ldr	r3, [sp, #52]	; 0x34
   533ec:	cmp	r3, #0
   533f0:	ldrne	r3, [r3]
   533f4:	ldrne	r2, [sp, #28]
   533f8:	strbne	r3, [r2, #38]	; 0x26
   533fc:	ldr	r3, [sp, #60]	; 0x3c
   53400:	tst	r3, #1024	; 0x400
   53404:	movne	r3, #1
   53408:	ldrne	r2, [sp, #28]
   5340c:	strbne	r3, [r2, #42]	; 0x2a
   53410:	ldr	r2, [sp, #36]	; 0x24
   53414:	ldr	r3, [r2]
   53418:	cmp	r3, #0
   5341c:	ble	53434 <fputs@plt+0x4229c>
   53420:	str	r2, [sp, #40]	; 0x28
   53424:	mov	r3, #0
   53428:	str	r3, [sp, #32]
   5342c:	mov	r6, r3
   53430:	b	55f68 <fputs@plt+0x44dd0>
   53434:	ldr	r1, [sp, #24]
   53438:	ldr	r0, [sp, #36]	; 0x24
   5343c:	bl	5eb38 <fputs@plt+0x4d9a0>
   53440:	ldr	r3, [sp, #44]	; 0x2c
   53444:	ldrb	r3, [r3, #69]	; 0x45
   53448:	str	r3, [sp, #88]	; 0x58
   5344c:	cmp	r3, #0
   53450:	bne	53948 <fputs@plt+0x427b0>
   53454:	ldr	r3, [sp, #60]	; 0x3c
   53458:	ands	r3, r3, #1024	; 0x400
   5345c:	str	r3, [sp, #80]	; 0x50
   53460:	bne	534ec <fputs@plt+0x42354>
   53464:	ldr	r3, [sp, #48]	; 0x30
   53468:	cmp	r3, #1
   5346c:	beq	536e8 <fputs@plt+0x42550>
   53470:	ldr	r2, [sp, #236]	; 0xec
   53474:	ldr	r8, [r2, #4]
   53478:	ldrb	r3, [r2, #43]	; 0x2b
   5347c:	add	r3, r3, r3, lsl #3
   53480:	add	r5, r8, r3, lsl #3
   53484:	add	r5, r5, #8
   53488:	ldr	r3, [r2]
   5348c:	ldr	r3, [r3]
   53490:	str	r3, [sp, #40]	; 0x28
   53494:	ldr	r9, [sp, #248]	; 0xf8
   53498:	add	r3, r9, #56	; 0x38
   5349c:	str	r3, [r9, #48]	; 0x30
   534a0:	mov	r3, #0
   534a4:	strh	r3, [r9, #40]	; 0x28
   534a8:	mov	r1, #3
   534ac:	strh	r1, [r9, #44]	; 0x2c
   534b0:	str	r3, [r9, #36]	; 0x24
   534b4:	add	r3, r8, #8
   534b8:	cmp	r5, r3
   534bc:	bls	560dc <fputs@plt+0x44f44>
   534c0:	add	r8, r8, #80	; 0x50
   534c4:	mov	r3, #0
   534c8:	str	r3, [sp, #52]	; 0x34
   534cc:	str	r3, [sp, #56]	; 0x38
   534d0:	str	r3, [sp, #64]	; 0x40
   534d4:	str	r3, [sp, #68]	; 0x44
   534d8:	mov	sl, r3
   534dc:	add	r3, r2, #68	; 0x44
   534e0:	str	r3, [sp, #32]
   534e4:	ldr	r6, [sp, #88]	; 0x58
   534e8:	b	539f0 <fputs@plt+0x42858>
   534ec:	ldr	r3, [sp, #36]	; 0x24
   534f0:	ldr	r3, [r3]
   534f4:	cmp	r3, #1
   534f8:	bne	560a0 <fputs@plt+0x44f08>
   534fc:	ldr	r3, [sp, #36]	; 0x24
   53500:	ldr	fp, [r3, #52]	; 0x34
   53504:	ldr	r8, [r3, #24]
   53508:	ldr	r3, [sp, #296]	; 0x128
   5350c:	ldr	r6, [r3]
   53510:	cmp	r6, #0
   53514:	ble	53574 <fputs@plt+0x423dc>
   53518:	ldr	r7, [r3, #4]
   5351c:	mov	r4, #0
   53520:	mov	r5, r4
   53524:	b	53538 <fputs@plt+0x423a0>
   53528:	add	r5, r5, #1
   5352c:	add	r4, r4, #20
   53530:	cmp	r5, r6
   53534:	beq	53574 <fputs@plt+0x423dc>
   53538:	ldr	r0, [r7, r4]
   5353c:	bl	17ae0 <fputs@plt+0x6948>
   53540:	ldrb	r3, [r0]
   53544:	cmp	r3, #152	; 0x98
   53548:	bne	53528 <fputs@plt+0x42390>
   5354c:	ldr	r3, [r0, #28]
   53550:	cmp	fp, r3
   53554:	bne	53528 <fputs@plt+0x42390>
   53558:	ldrsh	r3, [r0, #32]
   5355c:	cmp	r3, #0
   53560:	bge	53528 <fputs@plt+0x42390>
   53564:	mov	r3, #1
   53568:	ldr	r2, [sp, #28]
   5356c:	strb	r3, [r2, #42]	; 0x2a
   53570:	b	53464 <fputs@plt+0x422cc>
   53574:	ldr	r6, [r8, #8]
   53578:	cmp	r6, #0
   5357c:	beq	560a0 <fputs@plt+0x44f08>
   53580:	mov	sl, #2
   53584:	ldr	r7, [sp, #296]	; 0x128
   53588:	b	536c4 <fputs@plt+0x4252c>
   5358c:	ldr	r1, [sp, #32]
   53590:	ldr	r0, [r0]
   53594:	bl	13ec8 <fputs@plt+0x2d30>
   53598:	cmp	r0, #0
   5359c:	beq	53608 <fputs@plt+0x42470>
   535a0:	add	r4, r4, #1
   535a4:	ldr	r3, [r7]
   535a8:	cmp	r4, r3
   535ac:	bge	536ac <fputs@plt+0x42514>
   535b0:	ldr	r3, [r7, #4]
   535b4:	add	r2, r4, r4, lsl #2
   535b8:	ldr	r8, [r3, r2, lsl #2]
   535bc:	mov	r0, r8
   535c0:	bl	17ae0 <fputs@plt+0x6948>
   535c4:	ldrb	r3, [r0]
   535c8:	cmp	r3, #152	; 0x98
   535cc:	bne	535a0 <fputs@plt+0x42408>
   535d0:	ldr	r3, [r6, #4]
   535d4:	ldrsh	r2, [r0, #32]
   535d8:	ldrsh	r3, [r3, r9]
   535dc:	cmp	r2, r3
   535e0:	bne	535a0 <fputs@plt+0x42408>
   535e4:	ldr	r3, [r0, #28]
   535e8:	cmp	fp, r3
   535ec:	bne	535a0 <fputs@plt+0x42408>
   535f0:	mov	r1, r8
   535f4:	ldr	r0, [sp, #20]
   535f8:	bl	38acc <fputs@plt+0x27934>
   535fc:	cmp	r0, #0
   53600:	bne	5358c <fputs@plt+0x423f4>
   53604:	b	535a0 <fputs@plt+0x42408>
   53608:	cmp	r4, #0
   5360c:	blt	536ac <fputs@plt+0x42514>
   53610:	ldr	r3, [r6, #4]
   53614:	ldrsh	r3, [r3, r9]
   53618:	cmp	r3, #0
   5361c:	blt	53698 <fputs@plt+0x42500>
   53620:	ldr	r2, [r6, #12]
   53624:	ldr	r2, [r2, #4]
   53628:	add	r3, r2, r3, lsl #4
   5362c:	ldrb	r3, [r3, #12]
   53630:	cmp	r3, #0
   53634:	beq	536ac <fputs@plt+0x42514>
   53638:	add	r5, r5, #1
   5363c:	add	r9, r9, #2
   53640:	ldrh	r3, [r6, #50]	; 0x32
   53644:	cmp	r5, r3
   53648:	bge	536ac <fputs@plt+0x42514>
   5364c:	str	r6, [sp, #12]
   53650:	str	sl, [sp, #8]
   53654:	mvn	r2, #0
   53658:	mvn	r3, #0
   5365c:	strd	r2, [sp]
   53660:	mov	r2, r5
   53664:	mov	r1, fp
   53668:	ldr	r0, [sp, #24]
   5366c:	bl	390ec <fputs@plt+0x27f54>
   53670:	cmp	r0, #0
   53674:	bne	53638 <fputs@plt+0x424a0>
   53678:	ldr	r3, [r6, #32]
   5367c:	ldr	r3, [r3, r5, lsl #2]
   53680:	str	r3, [sp, #32]
   53684:	ldr	r3, [r7]
   53688:	cmp	r3, #0
   5368c:	ble	536ac <fputs@plt+0x42514>
   53690:	mov	r4, #0
   53694:	b	535b0 <fputs@plt+0x42418>
   53698:	cmn	r3, #1
   5369c:	movne	r3, #0
   536a0:	moveq	r3, #1
   536a4:	b	53630 <fputs@plt+0x42498>
   536a8:	mov	r5, #0
   536ac:	ldrh	r3, [r6, #50]	; 0x32
   536b0:	cmp	r3, r5
   536b4:	beq	53564 <fputs@plt+0x423cc>
   536b8:	ldr	r6, [r6, #20]
   536bc:	cmp	r6, #0
   536c0:	beq	560a0 <fputs@plt+0x44f08>
   536c4:	ldrb	r3, [r6, #54]	; 0x36
   536c8:	cmp	r3, #0
   536cc:	beq	536b8 <fputs@plt+0x42520>
   536d0:	ldrh	r3, [r6, #50]	; 0x32
   536d4:	cmp	r3, #0
   536d8:	ble	536a8 <fputs@plt+0x42510>
   536dc:	mov	r9, #0
   536e0:	mov	r5, r9
   536e4:	b	5364c <fputs@plt+0x424b4>
   536e8:	ldr	r8, [sp, #236]	; 0xec
   536ec:	ldrh	r3, [r8, #36]	; 0x24
   536f0:	tst	r3, #32
   536f4:	bne	53470 <fputs@plt+0x422d8>
   536f8:	ldr	r9, [r8, #4]
   536fc:	ldr	r5, [r9, #24]
   53700:	ldrb	r3, [r5, #42]	; 0x2a
   53704:	tst	r3, #16
   53708:	bne	53470 <fputs@plt+0x422d8>
   5370c:	ldrb	r3, [r9, #45]	; 0x2d
   53710:	tst	r3, #2
   53714:	bne	53470 <fputs@plt+0x422d8>
   53718:	ldr	sl, [r9, #52]	; 0x34
   5371c:	add	fp, r8, #328	; 0x148
   53720:	ldr	r4, [sp, #248]	; 0xf8
   53724:	mov	r3, #0
   53728:	str	r3, [r4, #36]	; 0x24
   5372c:	strh	r3, [r4, #42]	; 0x2a
   53730:	str	r3, [sp, #12]
   53734:	mov	r3, #130	; 0x82
   53738:	str	r3, [sp, #8]
   5373c:	mov	r2, #0
   53740:	mov	r3, #0
   53744:	strd	r2, [sp]
   53748:	mvn	r2, #0
   5374c:	mov	r1, sl
   53750:	mov	r0, fp
   53754:	bl	390ec <fputs@plt+0x27f54>
   53758:	cmp	r0, #0
   5375c:	beq	537d8 <fputs@plt+0x42640>
   53760:	ldr	r3, [pc, #2604]	; 54194 <fputs@plt+0x42ffc>
   53764:	str	r3, [r4, #36]	; 0x24
   53768:	ldr	r3, [r4, #48]	; 0x30
   5376c:	str	r0, [r3]
   53770:	mov	r3, #1
   53774:	strh	r3, [r4, #40]	; 0x28
   53778:	strh	r3, [r4, #24]
   5377c:	mov	r3, #33	; 0x21
   53780:	strh	r3, [r4, #20]
   53784:	ldr	r3, [r4, #36]	; 0x24
   53788:	cmp	r3, #0
   5378c:	beq	53470 <fputs@plt+0x422d8>
   53790:	mov	r5, #1
   53794:	strh	r5, [r4, #22]
   53798:	str	r4, [r8, #800]	; 0x320
   5379c:	mov	r1, sl
   537a0:	add	r0, r8, #68	; 0x44
   537a4:	bl	19e0c <fputs@plt+0x8c74>
   537a8:	strd	r0, [r4, #8]
   537ac:	str	sl, [r8, #740]	; 0x2e4
   537b0:	strh	r5, [r8, #32]
   537b4:	ldr	r3, [r8, #8]
   537b8:	cmp	r3, #0
   537bc:	ldrne	r3, [r3]
   537c0:	strbne	r3, [r8, #38]	; 0x26
   537c4:	ldrh	r3, [r8, #36]	; 0x24
   537c8:	tst	r3, #1024	; 0x400
   537cc:	movne	r3, #1
   537d0:	strbne	r3, [r8, #42]	; 0x2a
   537d4:	b	56138 <fputs@plt+0x44fa0>
   537d8:	ldr	r5, [r5, #8]
   537dc:	cmp	r5, #0
   537e0:	bne	537fc <fputs@plt+0x42664>
   537e4:	b	53784 <fputs@plt+0x425ec>
   537e8:	mov	r6, #0
   537ec:	b	53884 <fputs@plt+0x426ec>
   537f0:	ldr	r5, [r5, #20]
   537f4:	cmp	r5, #0
   537f8:	beq	53784 <fputs@plt+0x425ec>
   537fc:	ldrb	r3, [r5, #54]	; 0x36
   53800:	cmp	r3, #0
   53804:	beq	537f0 <fputs@plt+0x42658>
   53808:	ldr	r3, [r5, #36]	; 0x24
   5380c:	cmp	r3, #0
   53810:	bne	537f0 <fputs@plt+0x42658>
   53814:	ldrh	r3, [r5, #50]	; 0x32
   53818:	cmp	r3, #3
   5381c:	bhi	537f0 <fputs@plt+0x42658>
   53820:	ldrb	r7, [r5, #55]	; 0x37
   53824:	and	r7, r7, #8
   53828:	cmp	r7, #0
   5382c:	movne	r7, #130	; 0x82
   53830:	moveq	r7, #2
   53834:	cmp	r3, #0
   53838:	ble	537e8 <fputs@plt+0x42650>
   5383c:	mov	r6, #0
   53840:	str	r5, [sp, #12]
   53844:	str	r7, [sp, #8]
   53848:	mov	r2, #0
   5384c:	mov	r3, #0
   53850:	strd	r2, [sp]
   53854:	mov	r2, r6
   53858:	mov	r1, sl
   5385c:	mov	r0, fp
   53860:	bl	390ec <fputs@plt+0x27f54>
   53864:	cmp	r0, #0
   53868:	beq	53884 <fputs@plt+0x426ec>
   5386c:	ldr	r3, [r4, #48]	; 0x30
   53870:	str	r0, [r3, r6, lsl #2]
   53874:	add	r6, r6, #1
   53878:	ldrh	r3, [r5, #50]	; 0x32
   5387c:	cmp	r6, r3
   53880:	blt	53840 <fputs@plt+0x426a8>
   53884:	ldrh	r7, [r5, #50]	; 0x32
   53888:	cmp	r7, r6
   5388c:	bne	537f0 <fputs@plt+0x42658>
   53890:	ldr	r3, [pc, #2304]	; 54198 <fputs@plt+0x43000>
   53894:	str	r3, [r4, #36]	; 0x24
   53898:	ldrb	r3, [r5, #55]	; 0x37
   5389c:	tst	r3, #32
   538a0:	bne	538c0 <fputs@plt+0x42728>
   538a4:	mov	r0, r5
   538a8:	bl	1a5e4 <fputs@plt+0x944c>
   538ac:	ldrd	r2, [r9, #64]	; 0x40
   538b0:	bic	r2, r2, r0
   538b4:	bic	r3, r3, r1
   538b8:	orrs	r3, r2, r3
   538bc:	bne	538c8 <fputs@plt+0x42730>
   538c0:	ldr	r3, [pc, #2260]	; 5419c <fputs@plt+0x43004>
   538c4:	str	r3, [r4, #36]	; 0x24
   538c8:	strh	r7, [r4, #40]	; 0x28
   538cc:	strh	r7, [r4, #24]
   538d0:	str	r5, [r4, #28]
   538d4:	mov	r3, #39	; 0x27
   538d8:	strh	r3, [r4, #20]
   538dc:	b	53784 <fputs@plt+0x425ec>
   538e0:	ldr	r1, [r4, #44]	; 0x2c
   538e4:	ldr	r0, [sp, #32]
   538e8:	bl	19e0c <fputs@plt+0x8c74>
   538ec:	orr	r6, r6, r0
   538f0:	orr	r7, r7, r1
   538f4:	add	r4, r4, #72	; 0x48
   538f8:	cmp	r5, r4
   538fc:	bls	53920 <fputs@plt+0x42788>
   53900:	orrs	r3, r6, r7
   53904:	bne	538e0 <fputs@plt+0x42748>
   53908:	ldrb	r3, [r4, #36]	; 0x24
   5390c:	tst	r3, #10
   53910:	beq	538f4 <fputs@plt+0x4275c>
   53914:	b	538e0 <fputs@plt+0x42748>
   53918:	mov	r6, #0
   5391c:	mov	r7, #0
   53920:	strd	r6, [sp]
   53924:	ldr	r2, [sp, #52]	; 0x34
   53928:	ldr	r3, [sp, #56]	; 0x38
   5392c:	add	r0, sp, #236	; 0xec
   53930:	bl	36cc0 <fputs@plt+0x25b28>
   53934:	cmp	r0, #0
   53938:	beq	53998 <fputs@plt+0x42800>
   5393c:	mov	r1, r9
   53940:	ldr	r0, [sp, #40]	; 0x28
   53944:	bl	22bb0 <fputs@plt+0x11a18>
   53948:	ldr	r1, [sp, #28]
   5394c:	cmp	r1, #0
   53950:	beq	53970 <fputs@plt+0x427d8>
   53954:	ldr	r3, [r1, #56]	; 0x38
   53958:	ldr	r2, [sp, #20]
   5395c:	str	r3, [r2, #428]	; 0x1ac
   53960:	ldr	r0, [sp, #44]	; 0x2c
   53964:	bl	23f50 <fputs@plt+0x12db8>
   53968:	mov	r3, #0
   5396c:	str	r3, [sp, #28]
   53970:	ldr	r0, [sp, #28]
   53974:	add	sp, sp, #260	; 0x104
   53978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5397c:	ldr	r2, [sp, #52]	; 0x34
   53980:	ldr	r3, [sp, #56]	; 0x38
   53984:	add	r0, sp, #236	; 0xec
   53988:	bl	398cc <fputs@plt+0x28734>
   5398c:	mov	r6, #0
   53990:	mov	r7, #0
   53994:	b	53934 <fputs@plt+0x4279c>
   53998:	strd	r6, [sp]
   5399c:	ldr	r2, [sp, #52]	; 0x34
   539a0:	ldr	r3, [sp, #56]	; 0x38
   539a4:	add	r0, sp, #236	; 0xec
   539a8:	bl	39fa4 <fputs@plt+0x28e0c>
   539ac:	ldrd	r2, [r9, #8]
   539b0:	ldrd	r6, [sp, #64]	; 0x40
   539b4:	orr	r6, r6, r2
   539b8:	orr	r7, r7, r3
   539bc:	strd	r6, [sp, #64]	; 0x40
   539c0:	cmp	r0, #0
   539c4:	bne	560cc <fputs@plt+0x44f34>
   539c8:	ldr	r3, [sp, #40]	; 0x28
   539cc:	ldrb	r3, [r3, #69]	; 0x45
   539d0:	cmp	r3, #0
   539d4:	bne	560dc <fputs@plt+0x44f44>
   539d8:	add	sl, sl, #1
   539dc:	add	r3, r8, #72	; 0x48
   539e0:	mov	r6, fp
   539e4:	cmp	r5, r8
   539e8:	bls	560dc <fputs@plt+0x44f44>
   539ec:	mov	r8, r3
   539f0:	strb	sl, [r9, #16]
   539f4:	mov	r4, r8
   539f8:	ldr	r1, [r8, #-28]	; 0xffffffe4
   539fc:	ldr	r0, [sp, #32]
   53a00:	bl	19e0c <fputs@plt+0x8c74>
   53a04:	strd	r0, [r9, #8]
   53a08:	ldrb	fp, [r8, #-36]	; 0xffffffdc
   53a0c:	orr	r6, fp, r6
   53a10:	tst	r6, #10
   53a14:	ldrdne	r2, [sp, #64]	; 0x40
   53a18:	strne	r2, [sp, #52]	; 0x34
   53a1c:	strne	r3, [sp, #56]	; 0x38
   53a20:	ldr	r3, [r4, #-56]	; 0xffffffc8
   53a24:	ldrb	r3, [r3, #42]	; 0x2a
   53a28:	tst	r3, #16
   53a2c:	beq	5397c <fputs@plt+0x427e4>
   53a30:	cmp	r5, r4
   53a34:	bls	53918 <fputs@plt+0x42780>
   53a38:	mov	r6, #0
   53a3c:	mov	r7, #0
   53a40:	b	53900 <fputs@plt+0x42768>
   53a44:	ldr	r3, [sp, #44]	; 0x2c
   53a48:	ldr	r3, [r3, #24]
   53a4c:	tst	r3, #131072	; 0x20000
   53a50:	mvnne	r2, #0
   53a54:	mvnne	r3, #0
   53a58:	ldrne	r1, [sp, #28]
   53a5c:	strdne	r2, [r1, #24]
   53a60:	b	56148 <fputs@plt+0x44fb0>
   53a64:	add	ip, ip, #48	; 0x30
   53a68:	cmp	lr, ip
   53a6c:	bls	53a9c <fputs@plt+0x42904>
   53a70:	ldrd	r2, [ip, #40]	; 0x28
   53a74:	and	r2, r2, r0
   53a78:	and	r3, r3, r1
   53a7c:	orrs	r3, r2, r3
   53a80:	beq	53a64 <fputs@plt+0x428cc>
   53a84:	ldr	r3, [ip]
   53a88:	ldr	r3, [r3, #4]
   53a8c:	tst	r3, #1
   53a90:	bne	53a64 <fputs@plt+0x428cc>
   53a94:	cmp	lr, ip
   53a98:	bhi	53bc0 <fputs@plt+0x42a28>
   53a9c:	sub	r4, r4, #1
   53aa0:	uxtb	r4, r4
   53aa4:	ldr	r3, [sp, #28]
   53aa8:	strb	r4, [r3, #43]	; 0x2b
   53aac:	sub	fp, fp, #1
   53ab0:	cmp	r4, #1
   53ab4:	beq	53b20 <fputs@plt+0x42988>
   53ab8:	ldr	r3, [r6, #720]	; 0x2d0
   53abc:	sub	r6, r6, #80	; 0x50
   53ac0:	ldrb	r2, [r3, #16]
   53ac4:	add	r2, r2, r2, lsl #3
   53ac8:	add	r2, r7, r2, lsl #3
   53acc:	ldrb	r2, [r2, #44]	; 0x2c
   53ad0:	tst	r2, #8
   53ad4:	beq	53ba8 <fputs@plt+0x42a10>
   53ad8:	ldr	r2, [sp, #80]	; 0x50
   53adc:	cmp	r2, #0
   53ae0:	bne	53af0 <fputs@plt+0x42958>
   53ae4:	ldr	r2, [r3, #36]	; 0x24
   53ae8:	tst	r2, #4096	; 0x1000
   53aec:	beq	53bb0 <fputs@plt+0x42a18>
   53af0:	ldrd	r0, [r3, #8]
   53af4:	and	r2, r8, r0
   53af8:	and	r3, r9, r1
   53afc:	orrs	r3, r2, r3
   53b00:	bne	53bb8 <fputs@plt+0x42a20>
   53b04:	ldr	ip, [r5, #20]
   53b08:	ldr	lr, [r5, #12]
   53b0c:	add	lr, lr, lr, lsl #1
   53b10:	add	lr, ip, lr, lsl #4
   53b14:	cmp	ip, lr
   53b18:	bcc	53a70 <fputs@plt+0x428d8>
   53b1c:	b	53a9c <fputs@plt+0x42904>
   53b20:	str	fp, [sp, #48]	; 0x30
   53b24:	ldr	r0, [sp, #28]
   53b28:	ldr	r2, [r0]
   53b2c:	ldrsh	r1, [r0, #32]
   53b30:	ldr	r3, [r2, #428]	; 0x1ac
   53b34:	add	r3, r3, r1
   53b38:	str	r3, [r2, #428]	; 0x1ac
   53b3c:	ldr	r1, [sp, #60]	; 0x3c
   53b40:	tst	r1, #4
   53b44:	beq	53b6c <fputs@plt+0x429d4>
   53b48:	ldr	r2, [r0, #800]	; 0x320
   53b4c:	ldr	r3, [r2, #36]	; 0x24
   53b50:	tst	r3, #4096	; 0x1000
   53b54:	bne	53bc8 <fputs@plt+0x42a30>
   53b58:	tst	r1, #8192	; 0x2000
   53b5c:	beq	53b6c <fputs@plt+0x429d4>
   53b60:	tst	r3, #1024	; 0x400
   53b64:	moveq	r1, #2
   53b68:	beq	53bcc <fputs@plt+0x42a34>
   53b6c:	ldr	r3, [sp, #28]
   53b70:	add	r9, r3, #736	; 0x2e0
   53b74:	ldr	r2, [sp, #48]	; 0x30
   53b78:	cmp	r2, #0
   53b7c:	ble	5627c <fputs@plt+0x450e4>
   53b80:	ldr	r2, [sp, #40]	; 0x28
   53b84:	str	r2, [sp, #164]	; 0xa4
   53b88:	ldr	r2, [sp, #60]	; 0x3c
   53b8c:	and	fp, r2, #16
   53b90:	and	r2, r2, #4096	; 0x1000
   53b94:	str	r2, [sp, #52]	; 0x34
   53b98:	str	sl, [sp, #56]	; 0x38
   53b9c:	mov	sl, r3
   53ba0:	ldr	r6, [sp, #36]	; 0x24
   53ba4:	b	53df0 <fputs@plt+0x42c58>
   53ba8:	str	fp, [sp, #48]	; 0x30
   53bac:	b	53b24 <fputs@plt+0x4298c>
   53bb0:	str	fp, [sp, #48]	; 0x30
   53bb4:	b	53b24 <fputs@plt+0x4298c>
   53bb8:	str	fp, [sp, #48]	; 0x30
   53bbc:	b	53b24 <fputs@plt+0x4298c>
   53bc0:	str	fp, [sp, #48]	; 0x30
   53bc4:	b	53b24 <fputs@plt+0x4298c>
   53bc8:	mov	r1, #1
   53bcc:	ldr	r0, [sp, #28]
   53bd0:	strb	r1, [r0, #40]	; 0x28
   53bd4:	ldr	r1, [sp, #36]	; 0x24
   53bd8:	ldr	r1, [r1, #24]
   53bdc:	ldrb	r1, [r1, #42]	; 0x2a
   53be0:	tst	r1, #32
   53be4:	bne	53b6c <fputs@plt+0x429d4>
   53be8:	tst	r3, #64	; 0x40
   53bec:	beq	53b6c <fputs@plt+0x429d4>
   53bf0:	ldr	r1, [sp, #60]	; 0x3c
   53bf4:	and	r1, r1, #8192	; 0x2000
   53bf8:	cmp	r1, #0
   53bfc:	movne	sl, #8
   53c00:	bic	r3, r3, #64	; 0x40
   53c04:	str	r3, [r2, #36]	; 0x24
   53c08:	b	53b6c <fputs@plt+0x429d4>
   53c0c:	ldr	r3, [r8, #36]	; 0x24
   53c10:	tst	r3, #1024	; 0x400
   53c14:	beq	53c54 <fputs@plt+0x42abc>
   53c18:	mov	r1, r5
   53c1c:	ldr	r0, [sp, #44]	; 0x2c
   53c20:	bl	19990 <fputs@plt+0x87f8>
   53c24:	add	r3, r4, r4, lsl #3
   53c28:	add	r3, r6, r3, lsl #3
   53c2c:	ldr	r2, [r3, #52]	; 0x34
   53c30:	mvn	r3, #9
   53c34:	str	r3, [sp, #8]
   53c38:	str	r0, [sp, #4]
   53c3c:	mov	r3, #0
   53c40:	str	r3, [sp]
   53c44:	mov	r1, #152	; 0x98
   53c48:	ldr	r0, [sp, #76]	; 0x4c
   53c4c:	bl	2b058 <fputs@plt+0x19ec0>
   53c50:	b	53e2c <fputs@plt+0x42c94>
   53c54:	tst	r2, #16
   53c58:	bne	53e2c <fputs@plt+0x42c94>
   53c5c:	tst	r3, #64	; 0x40
   53c60:	bne	53d24 <fputs@plt+0x42b8c>
   53c64:	cmp	fp, #0
   53c68:	bne	53d24 <fputs@plt+0x42b8c>
   53c6c:	ldrb	r3, [sl, #40]	; 0x28
   53c70:	cmp	r3, #0
   53c74:	addne	r3, r4, r4, lsl #3
   53c78:	addne	r3, r6, r3, lsl #3
   53c7c:	ldrne	r3, [r3, #52]	; 0x34
   53c80:	strne	r3, [sl, #60]	; 0x3c
   53c84:	movne	r2, #55	; 0x37
   53c88:	moveq	r2, #54	; 0x36
   53c8c:	add	r3, r4, r4, lsl #3
   53c90:	add	r3, r6, r3, lsl #3
   53c94:	ldr	r1, [r3, #52]	; 0x34
   53c98:	str	r2, [sp]
   53c9c:	mov	r3, r5
   53ca0:	ldr	r2, [sp, #32]
   53ca4:	ldr	r0, [sp, #20]
   53ca8:	bl	37c7c <fputs@plt+0x26ae4>
   53cac:	ldrb	r3, [sl, #40]	; 0x28
   53cb0:	cmp	r3, #0
   53cb4:	bne	53d0c <fputs@plt+0x42b74>
   53cb8:	ldrsh	r3, [r5, #34]	; 0x22
   53cbc:	cmp	r3, #63	; 0x3f
   53cc0:	bgt	53d0c <fputs@plt+0x42b74>
   53cc4:	ldrb	r3, [r5, #42]	; 0x2a
   53cc8:	tst	r3, #32
   53ccc:	bne	53d0c <fputs@plt+0x42b74>
   53cd0:	add	r3, r4, r4, lsl #3
   53cd4:	add	r3, r6, r3, lsl #3
   53cd8:	ldrd	r0, [r3, #64]	; 0x40
   53cdc:	orrs	r3, r0, r1
   53ce0:	beq	53d1c <fputs@plt+0x42b84>
   53ce4:	ldr	r2, [sp, #40]	; 0x28
   53ce8:	lsrs	r1, r1, #1
   53cec:	rrx	r0, r0
   53cf0:	add	r2, r2, #1
   53cf4:	orrs	r3, r0, r1
   53cf8:	bne	53ce8 <fputs@plt+0x42b50>
   53cfc:	mvn	r3, #13
   53d00:	mvn	r1, #0
   53d04:	ldr	r0, [sp, #76]	; 0x4c
   53d08:	bl	23538 <fputs@plt+0x123a0>
   53d0c:	ldr	r1, [sp, #56]	; 0x38
   53d10:	ldr	r0, [sp, #76]	; 0x4c
   53d14:	bl	17154 <fputs@plt+0x5fbc>
   53d18:	b	53e2c <fputs@plt+0x42c94>
   53d1c:	ldr	r2, [sp, #40]	; 0x28
   53d20:	b	53cfc <fputs@plt+0x42b64>
   53d24:	ldr	r2, [r5, #28]
   53d28:	ldr	r3, [r5]
   53d2c:	str	r3, [sp]
   53d30:	mov	r3, #0
   53d34:	ldr	r1, [sp, #32]
   53d38:	ldr	r0, [sp, #20]
   53d3c:	bl	2ad2c <fputs@plt+0x19b94>
   53d40:	b	53e2c <fputs@plt+0x42c94>
   53d44:	ldrb	r3, [sl, #40]	; 0x28
   53d48:	cmp	r3, #0
   53d4c:	beq	53e84 <fputs@plt+0x42cec>
   53d50:	add	r4, r4, r4, lsl #3
   53d54:	add	r3, r6, r4, lsl #3
   53d58:	ldr	r3, [r3, #24]
   53d5c:	ldr	r3, [r3, #8]
   53d60:	cmp	r3, #0
   53d64:	cmpne	r7, r3
   53d68:	beq	53e7c <fputs@plt+0x42ce4>
   53d6c:	ldr	r2, [sp, #304]	; 0x130
   53d70:	add	r2, r2, #1
   53d74:	ldr	r3, [r3, #20]
   53d78:	cmp	r3, #0
   53d7c:	cmpne	r7, r3
   53d80:	bne	53d70 <fputs@plt+0x42bd8>
   53d84:	str	r2, [sl, #64]	; 0x40
   53d88:	mov	r1, #55	; 0x37
   53d8c:	str	r2, [r9, #8]
   53d90:	ldr	r3, [r7, #44]	; 0x2c
   53d94:	ldr	r0, [sp, #32]
   53d98:	str	r0, [sp]
   53d9c:	ldr	r0, [sp, #76]	; 0x4c
   53da0:	bl	2af28 <fputs@plt+0x19d90>
   53da4:	mov	r1, r7
   53da8:	ldr	r0, [sp, #20]
   53dac:	bl	37c58 <fputs@plt+0x26ac0>
   53db0:	ldr	r3, [r8, #36]	; 0x24
   53db4:	tst	r3, #15
   53db8:	bne	53ec4 <fputs@plt+0x42d2c>
   53dbc:	ldr	r3, [sp, #32]
   53dc0:	cmp	r3, #0
   53dc4:	blt	53dd4 <fputs@plt+0x42c3c>
   53dc8:	mov	r1, r3
   53dcc:	ldr	r0, [sp, #20]
   53dd0:	bl	52a98 <fputs@plt+0x41900>
   53dd4:	ldr	r3, [sp, #164]	; 0xa4
   53dd8:	add	r3, r3, #1
   53ddc:	str	r3, [sp, #164]	; 0xa4
   53de0:	add	r9, r9, #80	; 0x50
   53de4:	ldr	r2, [sp, #48]	; 0x30
   53de8:	cmp	r2, r3
   53dec:	beq	56220 <fputs@plt+0x45088>
   53df0:	ldrb	r4, [r9, #44]	; 0x2c
   53df4:	add	r3, r4, r4, lsl #3
   53df8:	add	r3, r6, r3, lsl #3
   53dfc:	ldr	r5, [r3, #24]
   53e00:	ldr	r1, [r5, #64]	; 0x40
   53e04:	ldr	r0, [sp, #44]	; 0x2c
   53e08:	bl	19604 <fputs@plt+0x846c>
   53e0c:	str	r0, [sp, #32]
   53e10:	ldr	r8, [r9, #64]	; 0x40
   53e14:	ldrb	r2, [r5, #42]	; 0x2a
   53e18:	tst	r2, #2
   53e1c:	bne	53e2c <fputs@plt+0x42c94>
   53e20:	ldr	r3, [r5, #12]
   53e24:	cmp	r3, #0
   53e28:	beq	53c0c <fputs@plt+0x42a74>
   53e2c:	ldr	r3, [r8, #36]	; 0x24
   53e30:	tst	r3, #512	; 0x200
   53e34:	beq	53dbc <fputs@plt+0x42c24>
   53e38:	ldr	r7, [r8, #28]
   53e3c:	ldrb	r3, [r5, #42]	; 0x2a
   53e40:	tst	r3, #32
   53e44:	beq	53d44 <fputs@plt+0x42bac>
   53e48:	ldrb	r3, [r7, #55]	; 0x37
   53e4c:	and	r3, r3, #3
   53e50:	ldr	r2, [sp, #72]	; 0x48
   53e54:	cmp	r3, #2
   53e58:	movne	r3, #0
   53e5c:	moveq	r3, #1
   53e60:	cmp	r2, #0
   53e64:	moveq	r3, #0
   53e68:	cmp	r3, #0
   53e6c:	beq	53d44 <fputs@plt+0x42bac>
   53e70:	ldr	r3, [r9, #4]
   53e74:	str	r3, [r9, #8]
   53e78:	b	53dbc <fputs@plt+0x42c24>
   53e7c:	ldr	r2, [sp, #304]	; 0x130
   53e80:	b	53d84 <fputs@plt+0x42bec>
   53e84:	ldr	r3, [sp, #72]	; 0x48
   53e88:	ldr	r2, [sp, #304]	; 0x130
   53e8c:	cmp	r3, #0
   53e90:	cmpne	r2, #0
   53e94:	beq	53eac <fputs@plt+0x42d14>
   53e98:	ldr	r3, [sp, #52]	; 0x34
   53e9c:	cmp	r3, #0
   53ea0:	moveq	r1, #54	; 0x36
   53ea4:	movne	r1, #53	; 0x35
   53ea8:	b	53d8c <fputs@plt+0x42bf4>
   53eac:	ldr	r1, [sp, #20]
   53eb0:	ldr	r2, [r1, #72]	; 0x48
   53eb4:	add	r3, r2, #1
   53eb8:	str	r3, [r1, #72]	; 0x48
   53ebc:	mov	r1, #54	; 0x36
   53ec0:	b	53d8c <fputs@plt+0x42bf4>
   53ec4:	ldr	r2, [pc, #724]	; 541a0 <fputs@plt+0x43008>
   53ec8:	tst	r3, r2
   53ecc:	bne	53dbc <fputs@plt+0x42c24>
   53ed0:	ldrh	r3, [sl, #36]	; 0x24
   53ed4:	tst	r3, #1
   53ed8:	bne	53dbc <fputs@plt+0x42c24>
   53edc:	mov	r1, #2
   53ee0:	ldr	r0, [sp, #76]	; 0x4c
   53ee4:	bl	17154 <fputs@plt+0x5fbc>
   53ee8:	b	53dbc <fputs@plt+0x42c24>
   53eec:	ldrd	r2, [sp, #120]	; 0x78
   53ef0:	ldr	r1, [sp, #64]	; 0x40
   53ef4:	mov	r0, r4
   53ef8:	bl	1a184 <fputs@plt+0x8fec>
   53efc:	cmp	r0, #0
   53f00:	beq	53f58 <fputs@plt+0x42dc0>
   53f04:	ldr	r3, [r4, #12]
   53f08:	cmp	r3, #63	; 0x3f
   53f0c:	bgt	53fe0 <fputs@plt+0x42e48>
   53f10:	mov	r2, #1
   53f14:	sub	r0, r3, #32
   53f18:	rsb	r1, r3, #32
   53f1c:	lsl	r0, r2, r0
   53f20:	orr	r1, r0, r2, lsr r1
   53f24:	str	r1, [sp, #108]	; 0x6c
   53f28:	lsl	r2, r2, r3
   53f2c:	str	r2, [sp, #104]	; 0x68
   53f30:	ldr	r2, [sp, #72]	; 0x48
   53f34:	cmp	r2, #0
   53f38:	beq	53ff0 <fputs@plt+0x42e58>
   53f3c:	ldrd	r2, [sp, #104]	; 0x68
   53f40:	and	r2, r2, r6
   53f44:	and	r3, r3, r7
   53f48:	orrs	r3, r2, r3
   53f4c:	movne	r3, #1
   53f50:	strne	r3, [sp, #72]	; 0x48
   53f54:	beq	54010 <fputs@plt+0x42e78>
   53f58:	add	r4, r4, #48	; 0x30
   53f5c:	ldr	r3, [sp, #56]	; 0x38
   53f60:	cmp	r3, r4
   53f64:	bls	54070 <fputs@plt+0x42ed8>
   53f68:	ldrd	r2, [r9]
   53f6c:	orrs	r3, r2, r3
   53f70:	bne	53eec <fputs@plt+0x42d54>
   53f74:	ldrh	r3, [r4, #20]
   53f78:	tst	r3, #2
   53f7c:	bne	53eec <fputs@plt+0x42d54>
   53f80:	ldr	r5, [r4]
   53f84:	ldr	r3, [r5, #4]
   53f88:	tst	r3, #1
   53f8c:	bne	53eec <fputs@plt+0x42d54>
   53f90:	ldr	r3, [sp, #80]	; 0x50
   53f94:	ldr	r2, [r3, #52]	; 0x34
   53f98:	mov	r1, #3
   53f9c:	mov	r0, r5
   53fa0:	bl	1be24 <fputs@plt+0xac8c>
   53fa4:	cmp	r0, #0
   53fa8:	beq	53eec <fputs@plt+0x42d54>
   53fac:	ldr	r3, [sp, #20]
   53fb0:	ldr	r3, [r3]
   53fb4:	mov	r2, #0
   53fb8:	mov	r1, r5
   53fbc:	mov	r5, r3
   53fc0:	mov	r0, r3
   53fc4:	bl	20f5c <fputs@plt+0xfdc4>
   53fc8:	mov	r2, r0
   53fcc:	ldr	r1, [sp, #48]	; 0x30
   53fd0:	mov	r0, r5
   53fd4:	bl	24004 <fputs@plt+0x12e6c>
   53fd8:	str	r0, [sp, #48]	; 0x30
   53fdc:	b	53eec <fputs@plt+0x42d54>
   53fe0:	mov	r0, #0
   53fe4:	mov	r1, #-2147483648	; 0x80000000
   53fe8:	strd	r0, [sp, #104]	; 0x68
   53fec:	b	53f30 <fputs@plt+0x42d98>
   53ff0:	ldr	r1, [sp, #52]	; 0x34
   53ff4:	ldr	r2, [r1, #4]
   53ff8:	ldr	r3, [r2, r3, lsl #4]
   53ffc:	ldr	r2, [r1]
   54000:	ldr	r1, [pc, #412]	; 541a4 <fputs@plt+0x4300c>
   54004:	mov	r0, #284	; 0x11c
   54008:	bl	319f4 <fputs@plt+0x2085c>
   5400c:	b	53f3c <fputs@plt+0x42da4>
   54010:	add	r5, sl, #1
   54014:	mov	r2, r5
   54018:	mov	r1, r9
   5401c:	ldr	r3, [sp, #20]
   54020:	ldr	r0, [r3]
   54024:	bl	20664 <fputs@plt+0xf4cc>
   54028:	cmp	r0, #0
   5402c:	bne	54550 <fputs@plt+0x433b8>
   54030:	ldr	r3, [r9, #48]	; 0x30
   54034:	str	r4, [r3, sl, lsl #2]
   54038:	ldrd	r2, [sp, #104]	; 0x68
   5403c:	orr	r2, r2, r6
   54040:	orr	r3, r3, r7
   54044:	mov	r6, r2
   54048:	mov	r7, r3
   5404c:	mov	sl, r5
   54050:	mov	r3, #1
   54054:	str	r3, [sp, #72]	; 0x48
   54058:	b	53f58 <fputs@plt+0x42dc0>
   5405c:	ldr	sl, [sp, #40]	; 0x28
   54060:	mov	r6, #0
   54064:	mov	r7, #0
   54068:	mov	r3, #0
   5406c:	str	r3, [sp, #48]	; 0x30
   54070:	uxth	r3, sl
   54074:	strh	r3, [r9, #40]	; 0x28
   54078:	strh	r3, [r9, #24]
   5407c:	ldr	r3, [pc, #292]	; 541a8 <fputs@plt+0x43010>
   54080:	str	r3, [r9, #36]	; 0x24
   54084:	add	r3, r8, r8, lsl #3
   54088:	ldr	r2, [sp, #36]	; 0x24
   5408c:	add	r3, r2, r3, lsl #3
   54090:	ldrd	r2, [r3, #64]	; 0x40
   54094:	mvn	r6, r6
   54098:	mvn	r7, r7
   5409c:	orr	r7, r7, #-2147483648	; 0x80000000
   540a0:	and	r6, r6, r2
   540a4:	and	r7, r7, r3
   540a8:	ldr	r1, [sp, #52]	; 0x34
   540ac:	ldrsh	lr, [r1, #34]	; 0x22
   540b0:	cmp	lr, #63	; 0x3f
   540b4:	movlt	r1, lr
   540b8:	movge	r1, #63	; 0x3f
   540bc:	str	r1, [sp, #72]	; 0x48
   540c0:	cmp	r1, #0
   540c4:	ble	54108 <fputs@plt+0x42f70>
   540c8:	ldr	ip, [sp, #40]	; 0x28
   540cc:	rsb	r5, ip, #32
   540d0:	sub	r4, ip, #32
   540d4:	lsr	r0, r6, ip
   540d8:	orr	r0, r0, r7, lsl r5
   540dc:	orr	r0, r0, r7, lsr r4
   540e0:	lsr	r1, r7, ip
   540e4:	and	r4, r0, #1
   540e8:	mov	r5, #0
   540ec:	orrs	r4, r4, r5
   540f0:	addne	sl, sl, #1
   540f4:	add	ip, ip, #1
   540f8:	ldr	r4, [sp, #72]	; 0x48
   540fc:	cmp	r4, ip
   54100:	bne	540cc <fputs@plt+0x42f34>
   54104:	strd	r0, [sp, #208]	; 0xd0
   54108:	cmp	r2, #0
   5410c:	sbcs	r3, r3, #0
   54110:	sublt	lr, lr, #63	; 0x3f
   54114:	addlt	sl, sl, lr
   54118:	add	r1, sl, #1
   5411c:	add	r3, sp, #232	; 0xe8
   54120:	mov	r2, #0
   54124:	sxth	r1, r1
   54128:	ldr	r0, [sp, #20]
   5412c:	ldr	r0, [r0]
   54130:	bl	1c254 <fputs@plt+0xb0bc>
   54134:	subs	r5, r0, #0
   54138:	beq	54550 <fputs@plt+0x433b8>
   5413c:	str	r5, [r9, #28]
   54140:	ldr	r3, [pc, #100]	; 541ac <fputs@plt+0x43014>
   54144:	str	r3, [r5]
   54148:	ldr	r3, [sp, #52]	; 0x34
   5414c:	str	r3, [r5, #12]
   54150:	ldr	r3, [sp, #28]
   54154:	ldr	r3, [r3, #348]	; 0x15c
   54158:	mov	r1, r3
   5415c:	ldr	r2, [sp, #56]	; 0x38
   54160:	cmp	r2, r3
   54164:	bls	542a4 <fputs@plt+0x4310c>
   54168:	ldr	r4, [sp, #40]	; 0x28
   5416c:	mov	r2, #0
   54170:	mov	r3, #0
   54174:	strd	r2, [sp, #80]	; 0x50
   54178:	str	r8, [sp, #112]	; 0x70
   5417c:	str	r9, [sp, #116]	; 0x74
   54180:	strd	r6, [sp, #128]	; 0x80
   54184:	ldrd	r8, [sp, #184]	; 0xb8
   54188:	mov	r7, r1
   5418c:	b	541cc <fputs@plt+0x43034>
   54190:	andeq	r6, r8, r0, asr #7
   54194:	andeq	r1, r0, r1, lsl #2
   54198:	andeq	r1, r0, r1, lsl #4
   5419c:	andeq	r1, r0, r1, asr #4
   541a0:	andeq	r8, r0, r2
   541a4:	ldrdeq	r6, [r8], -ip
   541a8:	andeq	r4, r0, r1, asr #4
   541ac:	strdeq	r6, [r8], -r8
   541b0:	andeq	r0, r0, r2, lsl #2
   541b4:	andeq	r0, r0, r1, lsl #2
   541b8:			; <UNDEFINED> instruction: 0x000813b0
   541bc:	add	r7, r7, #48	; 0x30
   541c0:	ldr	r3, [sp, #56]	; 0x38
   541c4:	cmp	r3, r7
   541c8:	bls	54278 <fputs@plt+0x430e0>
   541cc:	ldrd	r2, [sp, #120]	; 0x78
   541d0:	ldr	r1, [sp, #64]	; 0x40
   541d4:	mov	r0, r7
   541d8:	bl	1a184 <fputs@plt+0x8fec>
   541dc:	cmp	r0, #0
   541e0:	beq	541bc <fputs@plt+0x43024>
   541e4:	ldr	r3, [r7, #12]
   541e8:	cmp	r3, #63	; 0x3f
   541ec:	suble	r1, r3, #32
   541f0:	rsble	r2, r3, #32
   541f4:	movle	r0, #1
   541f8:	lslle	r9, r0, r1
   541fc:	movle	r1, r0
   54200:	orrle	r9, r9, r1, lsr r2
   54204:	movle	r2, r1
   54208:	lslle	r8, r2, r3
   5420c:	movgt	r8, #0
   54210:	movgt	r9, #-2147483648	; 0x80000000
   54214:	ldrd	r0, [sp, #80]	; 0x50
   54218:	and	r0, r0, r8
   5421c:	and	r1, r1, r9
   54220:	orrs	r2, r0, r1
   54224:	bne	541bc <fputs@plt+0x43024>
   54228:	ldr	ip, [r7]
   5422c:	ldrd	r0, [sp, #80]	; 0x50
   54230:	orr	r0, r0, r8
   54234:	orr	r1, r1, r9
   54238:	strd	r0, [sp, #80]	; 0x50
   5423c:	ldr	r0, [r5, #4]
   54240:	lsl	r2, r4, #1
   54244:	strh	r3, [r0, r2]
   54248:	ldr	r2, [ip, #16]
   5424c:	ldr	r1, [ip, #12]
   54250:	ldr	r0, [sp, #20]
   54254:	bl	38c98 <fputs@plt+0x27b00>
   54258:	lsl	r2, r4, #2
   5425c:	ldr	r1, [r5, #32]
   54260:	cmp	r0, #0
   54264:	ldrne	r3, [r0]
   54268:	ldreq	r3, [sp, #152]	; 0x98
   5426c:	str	r3, [r1, r2]
   54270:	add	r4, r4, #1
   54274:	b	541bc <fputs@plt+0x43024>
   54278:	ldrd	r6, [sp, #128]	; 0x80
   5427c:	strd	r8, [sp, #184]	; 0xb8
   54280:	ldr	r8, [sp, #112]	; 0x70
   54284:	ldr	r9, [sp, #116]	; 0x74
   54288:	ldr	r3, [sp, #72]	; 0x48
   5428c:	cmp	r3, #0
   54290:	ble	54310 <fputs@plt+0x43178>
   54294:	ldr	r3, [sp, #40]	; 0x28
   54298:	mov	ip, r8
   5429c:	mov	lr, r9
   542a0:	b	542bc <fputs@plt+0x43124>
   542a4:	ldr	r4, [sp, #40]	; 0x28
   542a8:	b	54288 <fputs@plt+0x430f0>
   542ac:	add	r3, r3, #1
   542b0:	ldr	r2, [sp, #72]	; 0x48
   542b4:	cmp	r2, r3
   542b8:	beq	54304 <fputs@plt+0x4316c>
   542bc:	rsb	r8, r3, #32
   542c0:	sub	r2, r3, #32
   542c4:	lsr	r0, r6, r3
   542c8:	orr	r0, r0, r7, lsl r8
   542cc:	orr	r0, r0, r7, lsr r2
   542d0:	lsr	r1, r7, r3
   542d4:	and	r8, r0, #1
   542d8:	mov	r9, #0
   542dc:	orrs	r2, r8, r9
   542e0:	beq	542ac <fputs@plt+0x43114>
   542e4:	ldr	r8, [r5, #4]
   542e8:	lsl	r2, r4, #1
   542ec:	strh	r3, [r8, r2]
   542f0:	ldr	r2, [r5, #32]
   542f4:	ldr	r8, [sp, #152]	; 0x98
   542f8:	str	r8, [r2, r4, lsl #2]
   542fc:	add	r4, r4, #1
   54300:	b	542ac <fputs@plt+0x43114>
   54304:	mov	r8, ip
   54308:	mov	r9, lr
   5430c:	strd	r0, [sp, #216]	; 0xd8
   54310:	add	r8, r8, r8, lsl #3
   54314:	ldr	r3, [sp, #36]	; 0x24
   54318:	add	r3, r3, r8, lsl #3
   5431c:	ldrd	r2, [r3, #64]	; 0x40
   54320:	cmp	r2, #0
   54324:	sbcs	r3, r3, #0
   54328:	blt	546f0 <fputs@plt+0x43558>
   5432c:	ldr	r2, [r5, #4]
   54330:	lsl	r3, r4, #1
   54334:	mvn	r1, #0
   54338:	strh	r1, [r2, r3]
   5433c:	ldr	r3, [r5, #32]
   54340:	ldr	r2, [sp, #152]	; 0x98
   54344:	str	r2, [r3, r4, lsl #2]
   54348:	ldr	r6, [sp, #20]
   5434c:	ldr	r2, [r6, #72]	; 0x48
   54350:	add	r3, r2, #1
   54354:	str	r3, [r6, #72]	; 0x48
   54358:	str	r2, [fp, #744]	; 0x2e8
   5435c:	add	r3, sl, #1
   54360:	mov	r1, #56	; 0x38
   54364:	ldr	r0, [sp, #32]
   54368:	bl	2b55c <fputs@plt+0x1a3c4>
   5436c:	mov	r1, r5
   54370:	mov	r0, r6
   54374:	bl	37c58 <fputs@plt+0x26ac0>
   54378:	ldr	r3, [r6, #108]	; 0x6c
   5437c:	add	r3, r3, #1
   54380:	str	r3, [r6, #108]	; 0x6c
   54384:	ldr	r3, [sp, #28]
   54388:	ldr	r3, [r3, #328]	; 0x148
   5438c:	ldr	r8, [r3, #4]
   54390:	ldrb	r6, [fp, #780]	; 0x30c
   54394:	add	r3, r6, r6, lsl #3
   54398:	add	r3, r8, r3, lsl #3
   5439c:	ldrb	r3, [r3, #45]	; 0x2d
   543a0:	tst	r3, #16
   543a4:	beq	54744 <fputs@plt+0x435ac>
   543a8:	add	r7, r6, r6, lsl #3
   543ac:	add	r7, r8, r7, lsl #3
   543b0:	ldr	sl, [r7, #36]	; 0x24
   543b4:	mov	r3, #0
   543b8:	mov	r2, r3
   543bc:	mov	r1, #22
   543c0:	ldr	r0, [sp, #32]
   543c4:	bl	2b55c <fputs@plt+0x1a3c4>
   543c8:	str	r0, [sp, #52]	; 0x34
   543cc:	ldr	r3, [r7, #32]
   543d0:	str	r3, [sp]
   543d4:	mov	r3, #0
   543d8:	mov	r2, sl
   543dc:	mov	r1, #16
   543e0:	ldr	r7, [sp, #32]
   543e4:	mov	r0, r7
   543e8:	bl	2af28 <fputs@plt+0x19d90>
   543ec:	mov	r2, sl
   543f0:	mov	r1, #18
   543f4:	mov	r0, r7
   543f8:	bl	2b4f0 <fputs@plt+0x1a358>
   543fc:	mov	r7, r0
   54400:	ldr	r3, [sp, #48]	; 0x30
   54404:	cmp	r3, #0
   54408:	beq	562a0 <fputs@plt+0x45108>
   5440c:	ldr	r0, [sp, #32]
   54410:	bl	2ae08 <fputs@plt+0x19c70>
   54414:	mov	sl, r0
   54418:	mov	r3, #16
   5441c:	mov	r2, r0
   54420:	ldr	r1, [sp, #48]	; 0x30
   54424:	ldr	r0, [sp, #20]
   54428:	bl	5c78c <fputs@plt+0x4b5f4>
   5442c:	ldr	r3, [r9, #36]	; 0x24
   54430:	orr	r3, r3, #131072	; 0x20000
   54434:	str	r3, [r9, #36]	; 0x24
   54438:	ldr	r0, [sp, #20]
   5443c:	bl	183fc <fputs@plt+0x7264>
   54440:	mov	r9, r0
   54444:	ldr	r2, [fp, #740]	; 0x2e4
   54448:	mov	r3, #0
   5444c:	str	r3, [sp, #12]
   54450:	str	r3, [sp, #8]
   54454:	str	r3, [sp, #4]
   54458:	str	r3, [sp]
   5445c:	mov	r3, r0
   54460:	mov	r1, r5
   54464:	ldr	r0, [sp, #20]
   54468:	bl	5cde8 <fputs@plt+0x4bc50>
   5446c:	mov	r5, r0
   54470:	mov	r3, r9
   54474:	ldr	r2, [fp, #744]	; 0x2e8
   54478:	mov	r1, #110	; 0x6e
   5447c:	ldr	r0, [sp, #32]
   54480:	bl	2b55c <fputs@plt+0x1a3c4>
   54484:	mov	r1, #16
   54488:	ldr	r0, [sp, #32]
   5448c:	bl	17154 <fputs@plt+0x5fbc>
   54490:	mov	r1, sl
   54494:	ldr	r0, [sp, #32]
   54498:	bl	1712c <fputs@plt+0x5f94>
   5449c:	add	r3, r6, r6, lsl #3
   544a0:	add	r3, r8, r3, lsl #3
   544a4:	ldrb	r3, [r3, #45]	; 0x2d
   544a8:	tst	r3, #16
   544ac:	beq	54764 <fputs@plt+0x435cc>
   544b0:	add	r4, r4, r5
   544b4:	ldr	r1, [sp, #52]	; 0x34
   544b8:	ldr	r5, [sp, #32]
   544bc:	mov	r0, r5
   544c0:	bl	17178 <fputs@plt+0x5fe0>
   544c4:	str	r4, [r0, #8]
   544c8:	lsl	r4, r6, #3
   544cc:	add	r3, r4, r6
   544d0:	add	r3, r8, r3, lsl #3
   544d4:	ldr	r3, [r3, #40]	; 0x28
   544d8:	ldr	r2, [fp, #740]	; 0x2e4
   544dc:	mov	r1, #1
   544e0:	str	r1, [sp]
   544e4:	mov	r1, r7
   544e8:	mov	r0, r5
   544ec:	bl	1a0cc <fputs@plt+0x8f34>
   544f0:	mov	r1, r7
   544f4:	mov	r0, r5
   544f8:	bl	2b758 <fputs@plt+0x1a5c0>
   544fc:	add	r3, r4, r6
   54500:	add	r3, r8, r3, lsl #3
   54504:	ldrb	r2, [r3, #45]	; 0x2d
   54508:	bic	r2, r2, #16
   5450c:	strb	r2, [r3, #45]	; 0x2d
   54510:	mov	r1, #3
   54514:	ldr	r4, [sp, #32]
   54518:	mov	r0, r4
   5451c:	bl	17154 <fputs@plt+0x5fbc>
   54520:	mov	r1, r7
   54524:	mov	r0, r4
   54528:	bl	171a8 <fputs@plt+0x6010>
   5452c:	mov	r1, r9
   54530:	ldr	r5, [sp, #20]
   54534:	mov	r0, r5
   54538:	bl	1842c <fputs@plt+0x7294>
   5453c:	mov	r0, r5
   54540:	bl	182bc <fputs@plt+0x7124>
   54544:	ldr	r1, [sp, #96]	; 0x60
   54548:	mov	r0, r4
   5454c:	bl	171a8 <fputs@plt+0x6010>
   54550:	ldr	r1, [sp, #48]	; 0x30
   54554:	ldr	r3, [sp, #20]
   54558:	ldr	r0, [r3]
   5455c:	bl	23ba4 <fputs@plt+0x12a0c>
   54560:	ldr	r3, [sp, #44]	; 0x2c
   54564:	ldrb	r3, [r3, #69]	; 0x45
   54568:	cmp	r3, #0
   5456c:	bne	53948 <fputs@plt+0x427b0>
   54570:	ldr	r3, [sp, #60]	; 0x3c
   54574:	str	r3, [sp, #4]
   54578:	ldrb	r3, [fp, #780]	; 0x30c
   5457c:	str	r3, [sp]
   54580:	ldr	r3, [sp, #136]	; 0x88
   54584:	ldr	r2, [sp, #88]	; 0x58
   54588:	ldr	r1, [sp, #36]	; 0x24
   5458c:	ldr	r0, [sp, #20]
   54590:	bl	3f144 <fputs@plt+0x2dfac>
   54594:	ldr	r3, [sp, #76]	; 0x4c
   54598:	ldr	r3, [r3, #32]
   5459c:	str	r3, [fp, #768]	; 0x300
   545a0:	ldr	r7, [sp, #28]
   545a4:	ldr	sl, [r7]
   545a8:	ldr	r3, [sl, #8]
   545ac:	str	r3, [sp, #32]
   545b0:	ldr	r3, [sl]
   545b4:	str	r3, [sp, #80]	; 0x50
   545b8:	ldr	r4, [fp, #800]	; 0x320
   545bc:	ldr	r6, [r7, #4]
   545c0:	ldrb	r5, [fp, #780]	; 0x30c
   545c4:	add	r3, r5, r5, lsl #3
   545c8:	add	r3, r6, r3, lsl #3
   545cc:	ldr	r3, [r3, #52]	; 0x34
   545d0:	str	r3, [sp, #48]	; 0x30
   545d4:	mov	r1, r3
   545d8:	ldr	r0, [sp, #168]	; 0xa8
   545dc:	bl	19e0c <fputs@plt+0x8c74>
   545e0:	add	r3, fp, #808	; 0x328
   545e4:	mov	ip, r3
   545e8:	str	r3, [sp, #156]	; 0x9c
   545ec:	ldrd	r2, [sp, #120]	; 0x78
   545f0:	bic	r2, r2, r0
   545f4:	bic	r3, r3, r1
   545f8:	mov	r0, r2
   545fc:	mov	r1, r3
   54600:	strd	r0, [ip]
   54604:	ldr	r9, [r7, #24]
   54608:	ldr	r8, [r7, #28]
   5460c:	ldr	r3, [r4, #36]	; 0x24
   54610:	tst	r3, #64	; 0x40
   54614:	ldrhne	r3, [r7, #36]	; 0x24
   54618:	lsrne	r3, r3, #5
   5461c:	eorne	r3, r3, #1
   54620:	andne	r3, r3, #1
   54624:	moveq	r3, #0
   54628:	str	r3, [sp, #172]	; 0xac
   5462c:	ldr	r0, [sp, #32]
   54630:	bl	2ae08 <fputs@plt+0x19c70>
   54634:	mov	r7, r0
   54638:	str	r0, [fp, #752]	; 0x2f0
   5463c:	str	r0, [fp, #748]	; 0x2ec
   54640:	ldr	r0, [sp, #32]
   54644:	bl	2ae08 <fputs@plt+0x19c70>
   54648:	str	r0, [sp, #128]	; 0x80
   5464c:	str	r0, [fp, #760]	; 0x2f8
   54650:	ldrb	r3, [fp, #780]	; 0x30c
   54654:	cmp	r3, #0
   54658:	beq	54670 <fputs@plt+0x434d8>
   5465c:	add	r3, r5, r5, lsl #3
   54660:	add	r3, r6, r3, lsl #3
   54664:	ldrb	r3, [r3, #44]	; 0x2c
   54668:	tst	r3, #8
   5466c:	bne	5477c <fputs@plt+0x435e4>
   54670:	add	r3, r5, r5, lsl #3
   54674:	add	r3, r6, r3, lsl #3
   54678:	ldrb	r1, [r3, #45]	; 0x2d
   5467c:	tst	r1, #16
   54680:	bne	547a0 <fputs@plt+0x43608>
   54684:	ldr	r0, [sp, #136]	; 0x88
   54688:	rsb	r2, r0, #32
   5468c:	sub	r3, r0, #32
   54690:	lsr	r9, r9, r0
   54694:	orr	r9, r9, r8, lsl r2
   54698:	orr	r9, r9, r8, lsr r3
   5469c:	and	r3, r9, #1
   546a0:	str	r3, [sp, #52]	; 0x34
   546a4:	ldr	r3, [r4, #36]	; 0x24
   546a8:	tst	r3, #1024	; 0x400
   546ac:	beq	54a5c <fputs@plt+0x438c4>
   546b0:	ldrh	r7, [r4, #40]	; 0x28
   546b4:	ldr	r3, [sl, #108]	; 0x6c
   546b8:	add	r3, r3, #1
   546bc:	str	r3, [sl, #108]	; 0x6c
   546c0:	add	r3, r7, #2
   546c4:	str	r3, [sp, #56]	; 0x38
   546c8:	mov	r1, r3
   546cc:	mov	r0, sl
   546d0:	bl	18494 <fputs@plt+0x72fc>
   546d4:	mov	r9, r0
   546d8:	ldr	r6, [fp, #748]	; 0x2ec
   546dc:	cmp	r7, #0
   546e0:	ble	54870 <fputs@plt+0x436d8>
   546e4:	ldr	r5, [sp, #40]	; 0x28
   546e8:	add	r8, r0, #2
   546ec:	b	5482c <fputs@plt+0x43694>
   546f0:	ldr	r3, [sp, #52]	; 0x34
   546f4:	ldrsh	r3, [r3, #34]	; 0x22
   546f8:	cmp	r3, #63	; 0x3f
   546fc:	ble	5432c <fputs@plt+0x43194>
   54700:	lsl	r1, r4, #1
   54704:	lsl	r2, r4, #2
   54708:	mov	r3, #63	; 0x3f
   5470c:	ldr	r0, [r5, #4]
   54710:	strh	r3, [r0, r1]
   54714:	ldr	r0, [r5, #32]
   54718:	ldr	ip, [sp, #152]	; 0x98
   5471c:	str	ip, [r0, r2]
   54720:	add	r4, r4, #1
   54724:	add	r3, r3, #1
   54728:	add	r1, r1, #2
   5472c:	add	r2, r2, #4
   54730:	ldr	r0, [sp, #52]	; 0x34
   54734:	ldrsh	r0, [r0, #34]	; 0x22
   54738:	cmp	r3, r0
   5473c:	blt	5470c <fputs@plt+0x43574>
   54740:	b	5432c <fputs@plt+0x43194>
   54744:	ldr	r2, [fp, #740]	; 0x2e4
   54748:	mov	r1, #108	; 0x6c
   5474c:	ldr	r0, [sp, #32]
   54750:	bl	2b4f0 <fputs@plt+0x1a358>
   54754:	mov	r7, r0
   54758:	ldr	r3, [sp, #40]	; 0x28
   5475c:	str	r3, [sp, #52]	; 0x34
   54760:	b	54400 <fputs@plt+0x43268>
   54764:	add	r3, r7, #1
   54768:	ldr	r2, [fp, #740]	; 0x2e4
   5476c:	mov	r1, #7
   54770:	ldr	r0, [sp, #32]
   54774:	bl	2b55c <fputs@plt+0x1a3c4>
   54778:	b	54510 <fputs@plt+0x43378>
   5477c:	ldr	r3, [sl, #76]	; 0x4c
   54780:	add	r3, r3, #1
   54784:	str	r3, [sl, #76]	; 0x4c
   54788:	str	r3, [fp, #736]	; 0x2e0
   5478c:	mov	r2, #0
   54790:	mov	r1, #22
   54794:	ldr	r0, [sp, #32]
   54798:	bl	2b55c <fputs@plt+0x1a3c4>
   5479c:	b	54670 <fputs@plt+0x434d8>
   547a0:	lsl	r3, r5, #3
   547a4:	add	r2, r3, r5
   547a8:	add	r2, r6, r2, lsl #3
   547ac:	ldr	r4, [r2, #36]	; 0x24
   547b0:	ldr	r3, [r2, #32]
   547b4:	str	r3, [sp]
   547b8:	mov	r3, #0
   547bc:	mov	r2, r4
   547c0:	mov	r1, #16
   547c4:	ldr	r5, [sp, #32]
   547c8:	mov	r0, r5
   547cc:	bl	2af28 <fputs@plt+0x19d90>
   547d0:	mov	r3, r7
   547d4:	mov	r2, r4
   547d8:	mov	r1, #18
   547dc:	mov	r0, r5
   547e0:	bl	2b55c <fputs@plt+0x1a3c4>
   547e4:	str	r0, [fp, #788]	; 0x314
   547e8:	mov	r3, #13
   547ec:	strb	r3, [fp, #781]	; 0x30d
   547f0:	ldr	r3, [sp, #28]
   547f4:	ldr	r7, [r3, #348]	; 0x15c
   547f8:	ldr	r8, [r3, #340]	; 0x154
   547fc:	cmp	r8, #0
   54800:	ble	55d84 <fputs@plt+0x44bec>
   54804:	add	r7, r7, #48	; 0x30
   54808:	mov	r9, #1
   5480c:	b	55c04 <fputs@plt+0x44a6c>
   54810:	ldr	r3, [r1]
   54814:	ldr	r1, [r3, #16]
   54818:	mov	r0, sl
   5481c:	bl	5ae58 <fputs@plt+0x49cc0>
   54820:	add	r5, r5, #1
   54824:	cmp	r7, r5
   54828:	beq	54870 <fputs@plt+0x436d8>
   5482c:	add	r2, r8, r5
   54830:	ldr	r3, [r4, #48]	; 0x30
   54834:	ldr	r1, [r3, r5, lsl #2]
   54838:	cmp	r1, #0
   5483c:	beq	54820 <fputs@plt+0x43688>
   54840:	ldrh	r3, [r1, #18]
   54844:	tst	r3, #1
   54848:	beq	54810 <fputs@plt+0x43678>
   5484c:	str	r2, [sp, #4]
   54850:	ldr	r3, [sp, #52]	; 0x34
   54854:	str	r3, [sp]
   54858:	mov	r3, r5
   5485c:	ldr	r2, [sp, #88]	; 0x58
   54860:	mov	r0, sl
   54864:	bl	52f7c <fputs@plt+0x41de4>
   54868:	ldr	r6, [fp, #752]	; 0x2f0
   5486c:	b	54820 <fputs@plt+0x43688>
   54870:	mov	r3, r9
   54874:	ldr	r2, [r4, #24]
   54878:	mov	r1, #22
   5487c:	ldr	r5, [sp, #32]
   54880:	mov	r0, r5
   54884:	bl	2b55c <fputs@plt+0x1a3c4>
   54888:	add	r3, r9, #1
   5488c:	mov	r2, r7
   54890:	mov	r1, #22
   54894:	mov	r0, r5
   54898:	bl	2b55c <fputs@plt+0x1a3c4>
   5489c:	ldr	r3, [r4, #32]
   548a0:	ldrb	r2, [r4, #28]
   548a4:	cmp	r2, #0
   548a8:	mvnne	r2, #10
   548ac:	mvneq	r2, #1
   548b0:	str	r2, [sp, #8]
   548b4:	str	r3, [sp, #4]
   548b8:	str	r9, [sp]
   548bc:	mov	r3, r6
   548c0:	ldr	r6, [sp, #48]	; 0x30
   548c4:	mov	r2, r6
   548c8:	mov	r1, #11
   548cc:	mov	r0, r5
   548d0:	bl	2b058 <fputs@plt+0x19ec0>
   548d4:	mov	r3, #0
   548d8:	strb	r3, [r4, #28]
   548dc:	str	r6, [fp, #784]	; 0x310
   548e0:	ldr	r3, [sp, #28]
   548e4:	ldrb	r3, [r3, #40]	; 0x28
   548e8:	cmp	r3, #0
   548ec:	movne	r3, #160	; 0xa0
   548f0:	moveq	r3, #154	; 0x9a
   548f4:	strb	r3, [fp, #781]	; 0x30d
   548f8:	ldr	r3, [r5, #32]
   548fc:	str	r3, [fp, #788]	; 0x314
   54900:	ldr	r8, [fp, #792]	; 0x318
   54904:	subs	r7, r7, #1
   54908:	bmi	54a40 <fputs@plt+0x438a8>
   5490c:	lsl	r6, r7, #2
   54910:	add	r3, r9, #2
   54914:	str	r3, [sp, #52]	; 0x34
   54918:	str	r9, [sp, #64]	; 0x40
   5491c:	b	549a4 <fputs@plt+0x4380c>
   54920:	ldrh	r3, [r4, #30]
   54924:	asr	r3, r3, r7
   54928:	tst	r3, #1
   5492c:	beq	549b4 <fputs@plt+0x4381c>
   54930:	mov	r1, r9
   54934:	ldr	r0, [sp, #88]	; 0x58
   54938:	bl	19b40 <fputs@plt+0x89a8>
   5493c:	b	54994 <fputs@plt+0x437fc>
   54940:	sub	r8, r8, #1
   54944:	ldr	r3, [fp, #796]	; 0x31c
   54948:	add	r2, r8, r8, lsl #1
   5494c:	add	r3, r3, r2, lsl #2
   54950:	ldr	r1, [r3, #4]
   54954:	ldr	r5, [sp, #32]
   54958:	mov	r0, r5
   5495c:	bl	17178 <fputs@plt+0x5fe0>
   54960:	ldr	r3, [r0, #8]
   54964:	ldr	r2, [r0, #4]
   54968:	ldrb	r1, [r0]
   5496c:	ldr	r0, [r0, #12]
   54970:	str	r0, [sp]
   54974:	mov	r0, r5
   54978:	bl	2af28 <fputs@plt+0x19d90>
   5497c:	b	549d0 <fputs@plt+0x43838>
   54980:	mov	r3, #0
   54984:	str	r3, [r5, #12]
   54988:	mov	r1, r5
   5498c:	ldr	r0, [sp, #80]	; 0x50
   54990:	bl	23ba4 <fputs@plt+0x12a0c>
   54994:	sub	r7, r7, #1
   54998:	sub	r6, r6, #4
   5499c:	cmn	r7, #1
   549a0:	beq	54a3c <fputs@plt+0x438a4>
   549a4:	ldr	r3, [r4, #48]	; 0x30
   549a8:	ldr	r9, [r3, r6]
   549ac:	cmp	r7, #15
   549b0:	ble	54920 <fputs@plt+0x43788>
   549b4:	ldrh	r3, [r9, #18]
   549b8:	tst	r3, #1
   549bc:	beq	54994 <fputs@plt+0x437fc>
   549c0:	ldr	r3, [sp, #80]	; 0x50
   549c4:	ldrb	r3, [r3, #69]	; 0x45
   549c8:	cmp	r3, #0
   549cc:	beq	54940 <fputs@plt+0x437a8>
   549d0:	mov	r3, #0
   549d4:	str	r3, [sp]
   549d8:	mov	r2, r3
   549dc:	mov	r1, #79	; 0x4f
   549e0:	mov	r0, sl
   549e4:	bl	35ea4 <fputs@plt+0x24d0c>
   549e8:	subs	r5, r0, #0
   549ec:	beq	54994 <fputs@plt+0x437fc>
   549f0:	ldr	r3, [r9]
   549f4:	ldr	r3, [r3, #12]
   549f8:	str	r3, [r5, #12]
   549fc:	mov	r2, #0
   54a00:	mov	r1, #157	; 0x9d
   54a04:	ldr	r0, [sp, #80]	; 0x50
   54a08:	bl	1d33c <fputs@plt+0xc1a4>
   54a0c:	str	r0, [r5, #16]
   54a10:	cmp	r0, #0
   54a14:	beq	54980 <fputs@plt+0x437e8>
   54a18:	ldr	r3, [sp, #52]	; 0x34
   54a1c:	add	r3, r3, r7
   54a20:	str	r3, [r0, #28]
   54a24:	mov	r3, #0
   54a28:	ldr	r2, [fp, #760]	; 0x2f8
   54a2c:	mov	r1, r5
   54a30:	mov	r0, sl
   54a34:	bl	5c78c <fputs@plt+0x4b5f4>
   54a38:	b	54980 <fputs@plt+0x437e8>
   54a3c:	ldr	r9, [sp, #64]	; 0x40
   54a40:	ldr	r2, [sp, #56]	; 0x38
   54a44:	mov	r1, r9
   54a48:	mov	r0, sl
   54a4c:	bl	184c8 <fputs@plt+0x7330>
   54a50:	mov	r0, sl
   54a54:	bl	182bc <fputs@plt+0x7124>
   54a58:	b	547f0 <fputs@plt+0x43658>
   54a5c:	tst	r3, #256	; 0x100
   54a60:	beq	54a6c <fputs@plt+0x438d4>
   54a64:	tst	r3, #5
   54a68:	bne	54ad4 <fputs@plt+0x4393c>
   54a6c:	ldr	r2, [pc, #-2244]	; 541b0 <fputs@plt+0x43018>
   54a70:	bics	r2, r2, r3
   54a74:	beq	54b84 <fputs@plt+0x439ec>
   54a78:	tst	r3, #512	; 0x200
   54a7c:	beq	5555c <fputs@plt+0x443c4>
   54a80:	ldrh	r8, [r4, #24]
   54a84:	mov	r2, #0
   54a88:	strb	r2, [sp, #232]	; 0xe8
   54a8c:	ldr	r9, [r4, #28]
   54a90:	ldr	r2, [fp, #744]	; 0x2e8
   54a94:	str	r2, [sp, #112]	; 0x70
   54a98:	ldr	r1, [sp, #28]
   54a9c:	ldrh	r2, [r1, #36]	; 0x24
   54aa0:	tst	r2, #1
   54aa4:	beq	54cd8 <fputs@plt+0x43b40>
   54aa8:	ldrsb	r2, [r1, #38]	; 0x26
   54aac:	cmp	r2, #0
   54ab0:	ble	54ea8 <fputs@plt+0x43d10>
   54ab4:	ldrh	r2, [r9, #50]	; 0x32
   54ab8:	cmp	r2, r8
   54abc:	movhi	r2, #1
   54ac0:	strhi	r2, [sp, #92]	; 0x5c
   54ac4:	ldrls	r2, [sp, #100]	; 0x64
   54ac8:	strls	r2, [sp, #92]	; 0x5c
   54acc:	ldrls	r2, [sp, #40]	; 0x28
   54ad0:	b	54ce4 <fputs@plt+0x43b4c>
   54ad4:	ldr	r3, [r4, #48]	; 0x30
   54ad8:	ldr	r1, [r3]
   54adc:	ldr	r4, [sl, #76]	; 0x4c
   54ae0:	add	r4, r4, #1
   54ae4:	str	r4, [sl, #76]	; 0x4c
   54ae8:	str	r4, [sp, #4]
   54aec:	ldr	r3, [sp, #52]	; 0x34
   54af0:	str	r3, [sp]
   54af4:	mov	r3, #0
   54af8:	ldr	r2, [sp, #88]	; 0x58
   54afc:	mov	r0, sl
   54b00:	bl	52f7c <fputs@plt+0x41de4>
   54b04:	mov	r5, r0
   54b08:	cmp	r4, r0
   54b0c:	beq	54b1c <fputs@plt+0x43984>
   54b10:	mov	r1, r4
   54b14:	mov	r0, sl
   54b18:	bl	1842c <fputs@plt+0x7294>
   54b1c:	ldr	r4, [fp, #752]	; 0x2f0
   54b20:	mov	r3, r4
   54b24:	mov	r2, r5
   54b28:	mov	r1, #38	; 0x26
   54b2c:	ldr	r6, [sp, #32]
   54b30:	mov	r0, r6
   54b34:	bl	2b55c <fputs@plt+0x1a3c4>
   54b38:	str	r5, [sp]
   54b3c:	mov	r3, r4
   54b40:	ldr	r4, [sp, #48]	; 0x30
   54b44:	mov	r2, r4
   54b48:	mov	r1, #70	; 0x46
   54b4c:	mov	r0, r6
   54b50:	bl	2af28 <fputs@plt+0x19d90>
   54b54:	mov	r2, #1
   54b58:	mov	r1, r5
   54b5c:	mov	r0, sl
   54b60:	bl	18254 <fputs@plt+0x70bc>
   54b64:	mov	r3, r5
   54b68:	mvn	r2, #0
   54b6c:	mov	r1, r4
   54b70:	mov	r0, sl
   54b74:	bl	18164 <fputs@plt+0x6fcc>
   54b78:	mvn	r3, #95	; 0x5f
   54b7c:	strb	r3, [fp, #781]	; 0x30d
   54b80:	b	547f0 <fputs@plt+0x43658>
   54b84:	tst	r3, #32
   54b88:	ldrne	r2, [r4, #48]	; 0x30
   54b8c:	ldrne	r5, [r2]
   54b90:	movne	r2, #1
   54b94:	ldreq	r2, [sp, #40]	; 0x28
   54b98:	moveq	r5, #0
   54b9c:	tst	r3, #16
   54ba0:	beq	56524 <fputs@plt+0x4538c>
   54ba4:	ldr	r3, [r4, #48]	; 0x30
   54ba8:	ldr	r6, [r3, r2, lsl #2]
   54bac:	ldr	r3, [sp, #52]	; 0x34
   54bb0:	cmp	r3, #0
   54bb4:	bne	56304 <fputs@plt+0x4516c>
   54bb8:	cmp	r5, #0
   54bbc:	moveq	r5, r6
   54bc0:	moveq	r1, #108	; 0x6c
   54bc4:	beq	56538 <fputs@plt+0x453a0>
   54bc8:	mov	r3, r6
   54bcc:	mov	r6, r5
   54bd0:	mov	r5, r3
   54bd4:	mov	r3, #66	; 0x42
   54bd8:	strb	r3, [sp, #232]	; 0xe8
   54bdc:	mov	r3, #64	; 0x40
   54be0:	strb	r3, [sp, #233]	; 0xe9
   54be4:	mov	r3, #63	; 0x3f
   54be8:	strb	r3, [sp, #234]	; 0xea
   54bec:	mov	r3, #65	; 0x41
   54bf0:	strb	r3, [sp, #235]	; 0xeb
   54bf4:	ldr	r4, [r6]
   54bf8:	add	r2, sp, #228	; 0xe4
   54bfc:	ldr	r1, [r4, #16]
   54c00:	mov	r0, sl
   54c04:	bl	5c2b0 <fputs@plt+0x4b118>
   54c08:	mov	r8, r0
   54c0c:	ldrb	r3, [r4]
   54c10:	add	r2, sp, #256	; 0x100
   54c14:	add	r3, r2, r3
   54c18:	ldrb	r1, [r3, #-104]	; 0xffffff98
   54c1c:	str	r0, [sp]
   54c20:	mov	r3, r7
   54c24:	ldr	r2, [sp, #48]	; 0x30
   54c28:	ldr	r0, [sp, #32]
   54c2c:	bl	2af28 <fputs@plt+0x19d90>
   54c30:	mov	r2, #1
   54c34:	mov	r1, r8
   54c38:	mov	r0, sl
   54c3c:	bl	18254 <fputs@plt+0x70bc>
   54c40:	ldr	r1, [sp, #228]	; 0xe4
   54c44:	mov	r0, sl
   54c48:	bl	1842c <fputs@plt+0x7294>
   54c4c:	mov	r1, r6
   54c50:	ldr	r0, [sp, #88]	; 0x58
   54c54:	bl	19b40 <fputs@plt+0x89a8>
   54c58:	cmp	r5, #0
   54c5c:	beq	5632c <fputs@plt+0x45194>
   54c60:	ldr	r4, [r5]
   54c64:	ldr	r6, [sl, #76]	; 0x4c
   54c68:	add	r6, r6, #1
   54c6c:	str	r6, [sl, #76]	; 0x4c
   54c70:	mov	r2, r6
   54c74:	ldr	r1, [r4, #16]
   54c78:	mov	r0, sl
   54c7c:	bl	5ae58 <fputs@plt+0x49cc0>
   54c80:	ldrb	r3, [r4]
   54c84:	and	r3, r3, #253	; 0xfd
   54c88:	cmp	r3, #80	; 0x50
   54c8c:	bne	54cc0 <fputs@plt+0x43b28>
   54c90:	ldr	r3, [sp, #52]	; 0x34
   54c94:	cmp	r3, #0
   54c98:	moveq	r8, #83	; 0x53
   54c9c:	beq	5654c <fputs@plt+0x453b4>
   54ca0:	mov	r8, #81	; 0x51
   54ca4:	mov	r1, r5
   54ca8:	ldr	r0, [sp, #88]	; 0x58
   54cac:	bl	19b40 <fputs@plt+0x89a8>
   54cb0:	ldr	r3, [sp, #32]
   54cb4:	ldr	r2, [r3, #32]
   54cb8:	mov	r3, #6
   54cbc:	b	56564 <fputs@plt+0x453cc>
   54cc0:	ldr	r3, [sp, #52]	; 0x34
   54cc4:	cmp	r3, #0
   54cc8:	moveq	r8, #80	; 0x50
   54ccc:	beq	5654c <fputs@plt+0x453b4>
   54cd0:	mov	r8, #82	; 0x52
   54cd4:	b	54ca4 <fputs@plt+0x43b0c>
   54cd8:	ldr	r2, [sp, #100]	; 0x64
   54cdc:	str	r2, [sp, #92]	; 0x5c
   54ce0:	ldr	r2, [sp, #40]	; 0x28
   54ce4:	str	r8, [sp, #140]	; 0x8c
   54ce8:	tst	r3, #32
   54cec:	addne	r1, r8, #1
   54cf0:	ldrne	r2, [r4, #48]	; 0x30
   54cf4:	ldrne	r2, [r2, r8, lsl #2]
   54cf8:	strne	r2, [sp, #64]	; 0x40
   54cfc:	movne	r2, #1
   54d00:	moveq	r1, r8
   54d04:	moveq	r0, #0
   54d08:	streq	r0, [sp, #64]	; 0x40
   54d0c:	tst	r3, #16
   54d10:	moveq	r3, #0
   54d14:	streq	r3, [sp, #56]	; 0x38
   54d18:	beq	54dc0 <fputs@plt+0x43c28>
   54d1c:	ldr	r3, [r4, #48]	; 0x30
   54d20:	ldr	r3, [r3, r1, lsl #2]
   54d24:	str	r3, [sp, #56]	; 0x38
   54d28:	ldrh	r3, [r3, #20]
   54d2c:	tst	r3, #256	; 0x100
   54d30:	beq	54d74 <fputs@plt+0x43bdc>
   54d34:	ldr	r3, [sl, #76]	; 0x4c
   54d38:	add	r3, r3, #1
   54d3c:	str	r3, [sl, #76]	; 0x4c
   54d40:	str	r3, [fp, #772]	; 0x304
   54d44:	ldr	r2, [r9, #28]
   54d48:	ldrb	r2, [r2, r8]
   54d4c:	ldr	r1, [sp, #52]	; 0x34
   54d50:	cmp	r2, #1
   54d54:	eoreq	r1, r1, #1
   54d58:	mov	r2, r1
   54d5c:	mov	r1, #22
   54d60:	ldr	r5, [sp, #32]
   54d64:	mov	r0, r5
   54d68:	bl	2b55c <fputs@plt+0x1a3c4>
   54d6c:	ldr	r3, [r5, #32]
   54d70:	str	r3, [fp, #776]	; 0x308
   54d74:	ldr	r3, [sp, #64]	; 0x40
   54d78:	cmp	r3, #0
   54d7c:	movne	r2, #1
   54d80:	bne	54dc0 <fputs@plt+0x43c28>
   54d84:	ldr	r2, [r9, #4]
   54d88:	lsl	r3, r8, #1
   54d8c:	ldrsh	r2, [r2, r3]
   54d90:	cmp	r2, #0
   54d94:	movlt	r2, #1
   54d98:	blt	54dc0 <fputs@plt+0x43c28>
   54d9c:	ldr	r3, [r9, #12]
   54da0:	ldr	r3, [r3, #4]
   54da4:	add	r3, r3, r2, lsl #4
   54da8:	ldrb	r3, [r3, #12]
   54dac:	cmp	r3, #0
   54db0:	movne	r2, #1
   54db4:	moveq	r3, #1
   54db8:	streq	r3, [sp, #92]	; 0x5c
   54dbc:	moveq	r2, r3
   54dc0:	ldrh	r3, [r9, #50]	; 0x32
   54dc4:	cmp	r8, r3
   54dc8:	bcs	54eb8 <fputs@plt+0x43d20>
   54dcc:	ldr	r3, [r9, #28]
   54dd0:	ldrb	r3, [r3, r8]
   54dd4:	clz	r3, r3
   54dd8:	lsr	r3, r3, #5
   54ddc:	ldr	r1, [sp, #52]	; 0x34
   54de0:	cmp	r1, r3
   54de4:	bne	54ef4 <fputs@plt+0x43d5c>
   54de8:	ldr	r3, [sp, #92]	; 0x5c
   54dec:	str	r3, [sp, #144]	; 0x90
   54df0:	ldr	r3, [sp, #100]	; 0x64
   54df4:	str	r3, [sp, #92]	; 0x5c
   54df8:	ldr	r3, [sp, #64]	; 0x40
   54dfc:	ldr	r1, [sp, #56]	; 0x38
   54e00:	str	r1, [sp, #64]	; 0x40
   54e04:	str	r3, [sp, #56]	; 0x38
   54e08:	ldr	r3, [sl, #8]
   54e0c:	str	r3, [sp, #116]	; 0x74
   54e10:	ldr	r3, [fp, #800]	; 0x320
   54e14:	str	r3, [sp, #180]	; 0xb4
   54e18:	ldrh	r7, [r3, #42]	; 0x2a
   54e1c:	ldr	r1, [r3, #28]
   54e20:	ldr	r6, [sl, #76]	; 0x4c
   54e24:	add	r0, r6, #1
   54e28:	str	r0, [sp, #72]	; 0x48
   54e2c:	ldrh	r3, [r3, #24]
   54e30:	str	r3, [sp, #176]	; 0xb0
   54e34:	add	r3, r2, r3
   54e38:	str	r3, [sp, #192]	; 0xc0
   54e3c:	add	r3, r6, r3
   54e40:	str	r3, [sl, #76]	; 0x4c
   54e44:	ldr	r5, [sl]
   54e48:	mov	r0, r5
   54e4c:	bl	193a8 <fputs@plt+0x8210>
   54e50:	mov	r1, r0
   54e54:	mov	r0, r5
   54e58:	bl	1d600 <fputs@plt+0xc468>
   54e5c:	str	r0, [sp, #96]	; 0x60
   54e60:	cmp	r7, #0
   54e64:	beq	563ec <fputs@plt+0x45254>
   54e68:	ldr	r3, [fp, #744]	; 0x2e8
   54e6c:	str	r3, [sp, #148]	; 0x94
   54e70:	ldr	r3, [sp, #52]	; 0x34
   54e74:	cmp	r3, #0
   54e78:	bne	56358 <fputs@plt+0x451c0>
   54e7c:	ldr	r2, [sp, #148]	; 0x94
   54e80:	mov	r1, #108	; 0x6c
   54e84:	ldr	r5, [sp, #116]	; 0x74
   54e88:	mov	r0, r5
   54e8c:	bl	2b4f0 <fputs@plt+0x1a358>
   54e90:	mov	r1, #13
   54e94:	mov	r0, r5
   54e98:	bl	2afa0 <fputs@plt+0x19e08>
   54e9c:	mov	r5, r0
   54ea0:	mov	r1, #66	; 0x42
   54ea4:	b	56380 <fputs@plt+0x451e8>
   54ea8:	ldr	r2, [sp, #100]	; 0x64
   54eac:	str	r2, [sp, #92]	; 0x5c
   54eb0:	ldr	r2, [sp, #40]	; 0x28
   54eb4:	b	54ce4 <fputs@plt+0x43b4c>
   54eb8:	ldr	r1, [sp, #52]	; 0x34
   54ebc:	cmp	r8, r3
   54ec0:	movne	r1, #0
   54ec4:	andeq	r1, r1, #1
   54ec8:	cmp	r1, #0
   54ecc:	beq	54f00 <fputs@plt+0x43d68>
   54ed0:	ldr	r3, [sp, #92]	; 0x5c
   54ed4:	str	r3, [sp, #144]	; 0x90
   54ed8:	ldr	r3, [sp, #100]	; 0x64
   54edc:	str	r3, [sp, #92]	; 0x5c
   54ee0:	ldr	r3, [sp, #64]	; 0x40
   54ee4:	ldr	r1, [sp, #56]	; 0x38
   54ee8:	str	r1, [sp, #64]	; 0x40
   54eec:	str	r3, [sp, #56]	; 0x38
   54ef0:	b	54e08 <fputs@plt+0x43c70>
   54ef4:	ldr	r3, [sp, #100]	; 0x64
   54ef8:	str	r3, [sp, #144]	; 0x90
   54efc:	b	54e08 <fputs@plt+0x43c70>
   54f00:	ldr	r3, [sp, #100]	; 0x64
   54f04:	str	r3, [sp, #144]	; 0x90
   54f08:	b	54e08 <fputs@plt+0x43c70>
   54f0c:	ldr	r1, [sp, #72]	; 0x48
   54f10:	mov	r0, sl
   54f14:	bl	1842c <fputs@plt+0x7294>
   54f18:	str	r5, [sp, #72]	; 0x48
   54f1c:	b	54ff0 <fputs@plt+0x43e58>
   54f20:	ldr	r3, [fp, #748]	; 0x2ec
   54f24:	ldr	r2, [sp, #72]	; 0x48
   54f28:	add	r2, r2, r6
   54f2c:	mov	r1, #76	; 0x4c
   54f30:	ldr	r0, [sp, #116]	; 0x74
   54f34:	bl	2b55c <fputs@plt+0x1a3c4>
   54f38:	b	55024 <fputs@plt+0x43e8c>
   54f3c:	ldrb	r1, [r8]
   54f40:	mov	r0, r5
   54f44:	bl	189bc <fputs@plt+0x7824>
   54f48:	cmp	r0, #65	; 0x41
   54f4c:	moveq	r3, #65	; 0x41
   54f50:	strbeq	r3, [r8]
   54f54:	ldrb	r1, [r8]
   54f58:	mov	r0, r5
   54f5c:	bl	17fe8 <fputs@plt+0x6e50>
   54f60:	cmp	r0, #0
   54f64:	movne	r3, #65	; 0x41
   54f68:	strbne	r3, [r8]
   54f6c:	add	r6, r6, #1
   54f70:	ldr	r3, [sp, #148]	; 0x94
   54f74:	add	r3, r3, #4
   54f78:	str	r3, [sp, #148]	; 0x94
   54f7c:	add	r8, r8, #1
   54f80:	ldr	r3, [sp, #176]	; 0xb0
   54f84:	cmp	r3, r6
   54f88:	ble	55034 <fputs@plt+0x43e9c>
   54f8c:	ldr	r3, [sp, #180]	; 0xb4
   54f90:	ldr	r3, [r3, #48]	; 0x30
   54f94:	ldr	r2, [sp, #148]	; 0x94
   54f98:	ldr	r4, [r3, r2]
   54f9c:	ldr	r3, [sp, #72]	; 0x48
   54fa0:	add	r7, r6, r3
   54fa4:	str	r7, [sp, #4]
   54fa8:	ldr	r3, [sp, #52]	; 0x34
   54fac:	str	r3, [sp]
   54fb0:	mov	r3, r6
   54fb4:	ldr	r2, [sp, #88]	; 0x58
   54fb8:	mov	r1, r4
   54fbc:	mov	r0, sl
   54fc0:	bl	52f7c <fputs@plt+0x41de4>
   54fc4:	mov	r5, r0
   54fc8:	cmp	r7, r0
   54fcc:	beq	54ff0 <fputs@plt+0x43e58>
   54fd0:	ldr	r3, [sp, #192]	; 0xc0
   54fd4:	cmp	r3, #1
   54fd8:	beq	54f0c <fputs@plt+0x43d74>
   54fdc:	mov	r3, r7
   54fe0:	mov	r2, r0
   54fe4:	mov	r1, #31
   54fe8:	ldr	r0, [sp, #116]	; 0x74
   54fec:	bl	2b55c <fputs@plt+0x1a3c4>
   54ff0:	ldrh	r3, [r4, #18]
   54ff4:	ldr	r2, [pc, #-3656]	; 541b4 <fputs@plt+0x4301c>
   54ff8:	tst	r3, r2
   54ffc:	bne	54f6c <fputs@plt+0x43dd4>
   55000:	ldr	r3, [r4]
   55004:	ldr	r5, [r3, #16]
   55008:	ldrh	r3, [r4, #20]
   5500c:	tst	r3, #2048	; 0x800
   55010:	bne	55024 <fputs@plt+0x43e8c>
   55014:	mov	r0, r5
   55018:	bl	17f40 <fputs@plt+0x6da8>
   5501c:	cmp	r0, #0
   55020:	bne	54f20 <fputs@plt+0x43d88>
   55024:	ldr	r3, [sp, #96]	; 0x60
   55028:	cmp	r3, #0
   5502c:	bne	54f3c <fputs@plt+0x43da4>
   55030:	b	54f6c <fputs@plt+0x43dd4>
   55034:	ldr	r4, [sp, #196]	; 0xc4
   55038:	ldr	r8, [sp, #200]	; 0xc8
   5503c:	ldr	r3, [sp, #96]	; 0x60
   55040:	cmp	r3, #0
   55044:	ldrbne	r3, [r3, r8]
   55048:	strbne	r3, [sp, #232]	; 0xe8
   5504c:	ldr	r3, [fp, #752]	; 0x2f0
   55050:	str	r3, [sp, #116]	; 0x74
   55054:	ldr	r3, [sp, #64]	; 0x40
   55058:	cmp	r3, #0
   5505c:	beq	5641c <fputs@plt+0x45284>
   55060:	ldrh	r3, [r3, #18]
   55064:	tst	r3, #40	; 0x28
   55068:	movne	r3, #1
   5506c:	moveq	r3, #0
   55070:	str	r3, [sp, #148]	; 0x94
   55074:	ldr	r3, [sp, #56]	; 0x38
   55078:	cmp	r3, #0
   5507c:	bne	56600 <fputs@plt+0x45468>
   55080:	mov	r7, #1
   55084:	mov	r6, r7
   55088:	ldr	r3, [sp, #64]	; 0x40
   5508c:	ldr	r3, [r3]
   55090:	ldr	r5, [r3, #16]
   55094:	ldr	r2, [sp, #72]	; 0x48
   55098:	add	r2, r8, r2
   5509c:	str	r2, [sp, #176]	; 0xb0
   550a0:	mov	r1, r5
   550a4:	mov	r0, sl
   550a8:	bl	5ae58 <fputs@plt+0x49cc0>
   550ac:	ldr	r3, [sp, #64]	; 0x40
   550b0:	ldrh	r3, [r3, #20]
   550b4:	tst	r3, #256	; 0x100
   550b8:	beq	550d8 <fputs@plt+0x43f40>
   550bc:	mvn	r1, #0
   550c0:	ldr	r0, [sp, #32]
   550c4:	bl	17178 <fputs@plt+0x5fe0>
   550c8:	ldr	r3, [fp, #772]	; 0x304
   550cc:	str	r3, [r0, #12]
   550d0:	mov	r3, #1
   550d4:	strb	r3, [r0, #3]
   550d8:	mov	r0, r5
   550dc:	bl	17f40 <fputs@plt+0x6da8>
   550e0:	cmp	r0, #0
   550e4:	beq	550fc <fputs@plt+0x43f64>
   550e8:	ldr	r3, [sp, #116]	; 0x74
   550ec:	ldr	r2, [sp, #176]	; 0xb0
   550f0:	mov	r1, #76	; 0x4c
   550f4:	ldr	r0, [sp, #32]
   550f8:	bl	2b55c <fputs@plt+0x1a3c4>
   550fc:	ldr	r3, [sp, #96]	; 0x60
   55100:	cmp	r3, #0
   55104:	beq	55144 <fputs@plt+0x43fac>
   55108:	ldrb	r1, [r3, r8]
   5510c:	mov	r0, r5
   55110:	bl	189bc <fputs@plt+0x7824>
   55114:	cmp	r0, #65	; 0x41
   55118:	moveq	r3, #65	; 0x41
   5511c:	ldreq	r2, [sp, #96]	; 0x60
   55120:	strbeq	r3, [r2, r8]
   55124:	ldr	r3, [sp, #96]	; 0x60
   55128:	ldrb	r1, [r3, r8]
   5512c:	mov	r0, r5
   55130:	bl	17fe8 <fputs@plt+0x6e50>
   55134:	cmp	r0, #0
   55138:	movne	r3, #65	; 0x41
   5513c:	ldrne	r2, [sp, #96]	; 0x60
   55140:	strbne	r3, [r2, r8]
   55144:	add	r5, r8, #1
   55148:	ldr	r3, [sp, #96]	; 0x60
   5514c:	ldr	r2, [sp, #92]	; 0x5c
   55150:	sub	r2, r5, r2
   55154:	ldr	r1, [sp, #72]	; 0x48
   55158:	mov	r0, sl
   5515c:	bl	2b390 <fputs@plt+0x1a1f8>
   55160:	ldrh	r3, [r4, #42]	; 0x2a
   55164:	cmp	r3, #0
   55168:	beq	55174 <fputs@plt+0x43fdc>
   5516c:	cmp	r5, r3
   55170:	beq	551ac <fputs@plt+0x44014>
   55174:	ldr	r3, [pc, #-4036]	; 541b8 <fputs@plt+0x43020>
   55178:	ldr	r2, [sp, #52]	; 0x34
   5517c:	add	r3, r3, r2
   55180:	add	r3, r3, r6, lsl #2
   55184:	ldr	r2, [sp, #148]	; 0x94
   55188:	add	r3, r3, r2, lsl #1
   5518c:	ldrb	r1, [r3, #3924]	; 0xf54
   55190:	str	r5, [sp, #4]
   55194:	ldr	r3, [sp, #72]	; 0x48
   55198:	str	r3, [sp]
   5519c:	ldr	r3, [sp, #116]	; 0x74
   551a0:	ldr	r2, [sp, #112]	; 0x70
   551a4:	ldr	r0, [sp, #32]
   551a8:	bl	2b01c <fputs@plt+0x19e84>
   551ac:	ldr	r3, [sp, #56]	; 0x38
   551b0:	cmp	r3, #0
   551b4:	beq	553c0 <fputs@plt+0x44228>
   551b8:	ldr	r3, [r3]
   551bc:	ldr	r5, [r3, #16]
   551c0:	ldr	r2, [sp, #72]	; 0x48
   551c4:	add	r6, r8, r2
   551c8:	mov	r2, #1
   551cc:	mov	r1, r6
   551d0:	mov	r0, sl
   551d4:	bl	18254 <fputs@plt+0x70bc>
   551d8:	mov	r2, r6
   551dc:	mov	r1, r5
   551e0:	mov	r0, sl
   551e4:	bl	5ae58 <fputs@plt+0x49cc0>
   551e8:	ldr	r3, [sp, #56]	; 0x38
   551ec:	ldrh	r3, [r3, #20]
   551f0:	tst	r3, #256	; 0x100
   551f4:	beq	55214 <fputs@plt+0x4407c>
   551f8:	mvn	r1, #0
   551fc:	ldr	r0, [sp, #32]
   55200:	bl	17178 <fputs@plt+0x5fe0>
   55204:	ldr	r3, [fp, #772]	; 0x304
   55208:	str	r3, [r0, #12]
   5520c:	mov	r3, #1
   55210:	strb	r3, [r0, #3]
   55214:	mov	r0, r5
   55218:	bl	17f40 <fputs@plt+0x6da8>
   5521c:	cmp	r0, #0
   55220:	beq	55238 <fputs@plt+0x440a0>
   55224:	ldr	r3, [sp, #116]	; 0x74
   55228:	mov	r2, r6
   5522c:	mov	r1, #76	; 0x4c
   55230:	ldr	r0, [sp, #32]
   55234:	bl	2b55c <fputs@plt+0x1a3c4>
   55238:	ldrb	r1, [sp, #232]	; 0xe8
   5523c:	mov	r0, r5
   55240:	bl	189bc <fputs@plt+0x7824>
   55244:	cmp	r0, #65	; 0x41
   55248:	beq	55274 <fputs@plt+0x440dc>
   5524c:	ldrb	r1, [sp, #232]	; 0xe8
   55250:	mov	r0, r5
   55254:	bl	17fe8 <fputs@plt+0x6e50>
   55258:	cmp	r0, #0
   5525c:	bne	55274 <fputs@plt+0x440dc>
   55260:	add	r3, sp, #232	; 0xe8
   55264:	mov	r2, #1
   55268:	mov	r1, r6
   5526c:	mov	r0, sl
   55270:	bl	2b390 <fputs@plt+0x1a1f8>
   55274:	add	r3, r8, #1
   55278:	str	r3, [sp, #140]	; 0x8c
   5527c:	ldr	r1, [sp, #96]	; 0x60
   55280:	ldr	r0, [sp, #80]	; 0x50
   55284:	bl	1fc00 <fputs@plt+0xea68>
   55288:	ldr	r3, [sp, #32]
   5528c:	ldr	r3, [r3, #32]
   55290:	str	r3, [fp, #788]	; 0x314
   55294:	ldr	r3, [sp, #140]	; 0x8c
   55298:	cmp	r3, #0
   5529c:	beq	552d4 <fputs@plt+0x4413c>
   552a0:	ldr	r3, [pc, #4040]	; 56270 <fputs@plt+0x450d8>
   552a4:	ldr	r2, [sp, #52]	; 0x34
   552a8:	add	r3, r3, r2, lsl #1
   552ac:	add	r7, r3, r7
   552b0:	ldrb	r1, [r7, #3932]	; 0xf5c
   552b4:	ldr	r3, [sp, #140]	; 0x8c
   552b8:	str	r3, [sp, #4]
   552bc:	ldr	r3, [sp, #72]	; 0x48
   552c0:	str	r3, [sp]
   552c4:	ldr	r3, [sp, #116]	; 0x74
   552c8:	ldr	r2, [sp, #112]	; 0x70
   552cc:	ldr	r0, [sp, #32]
   552d0:	bl	2b01c <fputs@plt+0x19e84>
   552d4:	ldr	r1, [sp, #64]	; 0x40
   552d8:	ldr	r5, [sp, #88]	; 0x58
   552dc:	mov	r0, r5
   552e0:	bl	19b40 <fputs@plt+0x89a8>
   552e4:	ldr	r1, [sp, #56]	; 0x38
   552e8:	mov	r0, r5
   552ec:	bl	19b40 <fputs@plt+0x89a8>
   552f0:	ldr	r3, [sp, #172]	; 0xac
   552f4:	cmp	r3, #0
   552f8:	bne	55370 <fputs@plt+0x441d8>
   552fc:	ldr	r0, [r9, #12]
   55300:	ldrb	r3, [r0, #42]	; 0x2a
   55304:	tst	r3, #32
   55308:	bne	554c0 <fputs@plt+0x44328>
   5530c:	ldr	r3, [sp, #28]
   55310:	ldrb	r3, [r3, #40]	; 0x28
   55314:	cmp	r3, #0
   55318:	beq	553f4 <fputs@plt+0x4425c>
   5531c:	ldr	r5, [sl, #76]	; 0x4c
   55320:	add	r5, r5, #1
   55324:	str	r5, [sl, #76]	; 0x4c
   55328:	mov	r3, r5
   5532c:	ldr	r2, [sp, #112]	; 0x70
   55330:	mov	r1, #113	; 0x71
   55334:	ldr	r7, [sp, #32]
   55338:	mov	r0, r7
   5533c:	bl	2b55c <fputs@plt+0x1a3c4>
   55340:	mov	r3, r5
   55344:	mvn	r2, #0
   55348:	ldr	r6, [sp, #48]	; 0x30
   5534c:	mov	r1, r6
   55350:	mov	r0, sl
   55354:	bl	18164 <fputs@plt+0x6fcc>
   55358:	str	r5, [sp]
   5535c:	mov	r3, #0
   55360:	mov	r2, r6
   55364:	mov	r1, #70	; 0x46
   55368:	mov	r0, r7
   5536c:	bl	2af28 <fputs@plt+0x19d90>
   55370:	ldr	r3, [r4, #36]	; 0x24
   55374:	tst	r3, #4096	; 0x1000
   55378:	mvnne	r3, #95	; 0x5f
   5537c:	strbne	r3, [fp, #781]	; 0x30d
   55380:	bne	55398 <fputs@plt+0x44200>
   55384:	ldr	r3, [sp, #52]	; 0x34
   55388:	cmp	r3, #0
   5538c:	movne	r3, #6
   55390:	moveq	r3, #7
   55394:	strb	r3, [fp, #781]	; 0x30d
   55398:	ldr	r3, [sp, #112]	; 0x70
   5539c:	str	r3, [fp, #784]	; 0x310
   553a0:	ldrh	r3, [r4, #38]	; 0x26
   553a4:	and	r3, r3, #1
   553a8:	strb	r3, [fp, #782]	; 0x30e
   553ac:	ldr	r3, [r4, #36]	; 0x24
   553b0:	tst	r3, #15
   553b4:	moveq	r3, #1
   553b8:	strbeq	r3, [fp, #783]	; 0x30f
   553bc:	b	547f0 <fputs@plt+0x43658>
   553c0:	ldr	r3, [sp, #144]	; 0x90
   553c4:	cmp	r3, #0
   553c8:	beq	5527c <fputs@plt+0x440e4>
   553cc:	ldr	r3, [sp, #72]	; 0x48
   553d0:	add	r3, r8, r3
   553d4:	mov	r2, #0
   553d8:	mov	r1, #25
   553dc:	ldr	r0, [sp, #32]
   553e0:	bl	2b55c <fputs@plt+0x1a3c4>
   553e4:	add	r3, r8, #1
   553e8:	str	r3, [sp, #140]	; 0x8c
   553ec:	ldr	r7, [sp, #40]	; 0x28
   553f0:	b	5527c <fputs@plt+0x440e4>
   553f4:	ldr	r6, [sp, #28]
   553f8:	ldr	r5, [r6]
   553fc:	ldr	r7, [r5, #8]
   55400:	ldr	r3, [sp, #48]	; 0x30
   55404:	str	r3, [sp]
   55408:	mov	r3, #0
   5540c:	ldr	r2, [sp, #112]	; 0x70
   55410:	mov	r1, #112	; 0x70
   55414:	mov	r0, r7
   55418:	bl	2af28 <fputs@plt+0x19d90>
   5541c:	ldrh	r3, [r6, #36]	; 0x24
   55420:	tst	r3, #32
   55424:	beq	55370 <fputs@plt+0x441d8>
   55428:	ldr	r3, [r5, #416]	; 0x1a0
   5542c:	cmp	r3, #0
   55430:	moveq	r3, r5
   55434:	ldr	r3, [r3, #336]	; 0x150
   55438:	cmp	r3, #0
   5543c:	bne	55370 <fputs@plt+0x441d8>
   55440:	ldr	r6, [r9, #12]
   55444:	ldrsh	r2, [r6, #34]	; 0x22
   55448:	add	r2, r2, #1
   5544c:	lsl	r2, r2, #2
   55450:	ldr	r0, [r5]
   55454:	bl	1c1a4 <fputs@plt+0xb00c>
   55458:	subs	r2, r0, #0
   5545c:	beq	55370 <fputs@plt+0x441d8>
   55460:	ldrsh	r3, [r6, #34]	; 0x22
   55464:	str	r3, [r2]
   55468:	ldrh	r3, [r9, #52]	; 0x34
   5546c:	sub	r3, r3, #1
   55470:	cmp	r3, #0
   55474:	ble	554ac <fputs@plt+0x44314>
   55478:	mov	r0, #0
   5547c:	mov	r3, #1
   55480:	ldr	r1, [r9, #4]
   55484:	ldrsh	r1, [r1, r0]
   55488:	cmp	r1, #0
   5548c:	addge	r1, r1, #1
   55490:	strge	r3, [r2, r1, lsl #2]
   55494:	add	r0, r0, #2
   55498:	ldrh	r1, [r9, #52]	; 0x34
   5549c:	sub	r1, r1, #1
   554a0:	cmp	r3, r1
   554a4:	add	r3, r3, #1
   554a8:	blt	55480 <fputs@plt+0x442e8>
   554ac:	mvn	r3, #14
   554b0:	mvn	r1, #0
   554b4:	mov	r0, r7
   554b8:	bl	23538 <fputs@plt+0x123a0>
   554bc:	b	55370 <fputs@plt+0x441d8>
   554c0:	ldr	r3, [sp, #48]	; 0x30
   554c4:	ldr	r2, [sp, #112]	; 0x70
   554c8:	cmp	r3, r2
   554cc:	beq	55370 <fputs@plt+0x441d8>
   554d0:	bl	186b8 <fputs@plt+0x7520>
   554d4:	mov	r5, r0
   554d8:	ldrh	r1, [r0, #50]	; 0x32
   554dc:	mov	r0, sl
   554e0:	bl	18494 <fputs@plt+0x72fc>
   554e4:	mov	r6, r0
   554e8:	ldrh	r3, [r5, #50]	; 0x32
   554ec:	cmp	r3, #0
   554f0:	ble	5553c <fputs@plt+0x443a4>
   554f4:	mov	r7, #47	; 0x2f
   554f8:	ldr	r8, [sp, #172]	; 0xac
   554fc:	ldr	r2, [r5, #4]
   55500:	lsl	r3, r8, #1
   55504:	ldrsh	r1, [r2, r3]
   55508:	mov	r0, r9
   5550c:	bl	186f4 <fputs@plt+0x755c>
   55510:	add	r3, r6, r8
   55514:	str	r3, [sp]
   55518:	mov	r3, r0
   5551c:	ldr	r2, [sp, #112]	; 0x70
   55520:	mov	r1, r7
   55524:	ldr	r0, [sp, #32]
   55528:	bl	2af28 <fputs@plt+0x19d90>
   5552c:	add	r8, r8, #1
   55530:	ldrh	r3, [r5, #50]	; 0x32
   55534:	cmp	r8, r3
   55538:	blt	554fc <fputs@plt+0x44364>
   5553c:	str	r3, [sp, #4]
   55540:	str	r6, [sp]
   55544:	ldr	r3, [sp, #128]	; 0x80
   55548:	ldr	r2, [sp, #48]	; 0x30
   5554c:	mov	r1, #68	; 0x44
   55550:	ldr	r0, [sp, #32]
   55554:	bl	2b01c <fputs@plt+0x19e84>
   55558:	b	55370 <fputs@plt+0x441d8>
   5555c:	tst	r3, #8192	; 0x2000
   55560:	beq	55b64 <fputs@plt+0x449cc>
   55564:	ldr	r3, [sl, #72]	; 0x48
   55568:	str	r3, [sp, #172]	; 0xac
   5556c:	add	r3, r3, #1
   55570:	str	r3, [sl, #72]	; 0x48
   55574:	ldr	r3, [sl, #76]	; 0x4c
   55578:	add	r7, r3, #1
   5557c:	str	r7, [sp, #112]	; 0x70
   55580:	str	r7, [sl, #76]	; 0x4c
   55584:	ldr	r0, [sp, #32]
   55588:	bl	2ae08 <fputs@plt+0x19c70>
   5558c:	str	r0, [sp, #116]	; 0x74
   55590:	add	r3, r5, r5, lsl #3
   55594:	add	r3, r6, r3, lsl #3
   55598:	ldr	r3, [r3, #24]
   5559c:	str	r3, [sp, #52]	; 0x34
   555a0:	ldr	r3, [r4, #48]	; 0x30
   555a4:	ldr	r3, [r3]
   555a8:	str	r3, [sp, #176]	; 0xb0
   555ac:	ldr	r9, [r3, #12]
   555b0:	mov	r3, #15
   555b4:	strb	r3, [fp, #781]	; 0x30d
   555b8:	str	r7, [fp, #784]	; 0x310
   555bc:	ldr	r3, [sp, #28]
   555c0:	ldrb	r7, [r3, #43]	; 0x2b
   555c4:	cmp	r7, #1
   555c8:	bls	5570c <fputs@plt+0x44574>
   555cc:	ldr	r2, [sp, #136]	; 0x88
   555d0:	sub	r7, r7, r2
   555d4:	sub	r4, r7, #1
   555d8:	add	r2, r4, r4, lsl #3
   555dc:	lsl	r2, r2, #3
   555e0:	add	r2, r2, #80	; 0x50
   555e4:	mov	r3, #0
   555e8:	ldr	r0, [sp, #80]	; 0x50
   555ec:	bl	13c08 <fputs@plt+0x2a70>
   555f0:	subs	r3, r0, #0
   555f4:	mov	r8, r3
   555f8:	str	r3, [sp, #140]	; 0x8c
   555fc:	beq	55d9c <fputs@plt+0x44c04>
   55600:	add	r3, r4, #1
   55604:	uxtb	r3, r3
   55608:	str	r3, [r8, #4]
   5560c:	mov	r0, r8
   55610:	str	r3, [r0], #8
   55614:	add	r5, r5, r5, lsl #3
   55618:	add	r5, r6, r5, lsl #3
   5561c:	mov	r2, #72	; 0x48
   55620:	add	r1, r5, #8
   55624:	bl	11000 <memcpy@plt>
   55628:	ldr	r3, [sp, #28]
   5562c:	ldr	r6, [r3, #4]
   55630:	add	r6, r6, #8
   55634:	cmp	r4, #0
   55638:	ble	55680 <fputs@plt+0x444e8>
   5563c:	add	r5, r8, #80	; 0x50
   55640:	mov	r4, #1
   55644:	mov	r8, #72	; 0x48
   55648:	ldr	r3, [sp, #92]	; 0x5c
   5564c:	ldrb	r1, [r3, #124]	; 0x7c
   55650:	add	r1, r1, r1, lsl #3
   55654:	mov	r2, r8
   55658:	add	r1, r6, r1, lsl #3
   5565c:	mov	r0, r5
   55660:	bl	11000 <memcpy@plt>
   55664:	add	r4, r4, #1
   55668:	ldr	r3, [sp, #92]	; 0x5c
   5566c:	add	r3, r3, #80	; 0x50
   55670:	str	r3, [sp, #92]	; 0x5c
   55674:	add	r5, r5, #72	; 0x48
   55678:	cmp	r7, r4
   5567c:	bne	55648 <fputs@plt+0x444b0>
   55680:	ldr	r3, [sp, #28]
   55684:	ldrh	r3, [r3, #36]	; 0x24
   55688:	tst	r3, #8
   5568c:	bne	55758 <fputs@plt+0x445c0>
   55690:	ldr	r3, [sp, #52]	; 0x34
   55694:	ldrb	r3, [r3, #42]	; 0x2a
   55698:	tst	r3, #32
   5569c:	bne	5571c <fputs@plt+0x44584>
   556a0:	ldr	r3, [sl, #76]	; 0x4c
   556a4:	add	r3, r3, #1
   556a8:	str	r3, [sp, #56]	; 0x38
   556ac:	str	r3, [sl, #76]	; 0x4c
   556b0:	mov	r2, #0
   556b4:	mov	r1, #25
   556b8:	ldr	r0, [sp, #32]
   556bc:	bl	2b55c <fputs@plt+0x1a3c4>
   556c0:	ldr	r3, [sl, #76]	; 0x4c
   556c4:	add	r3, r3, #1
   556c8:	str	r3, [sp, #64]	; 0x40
   556cc:	str	r3, [sl, #76]	; 0x4c
   556d0:	ldr	r3, [sp, #112]	; 0x70
   556d4:	mov	r2, #0
   556d8:	mov	r1, #22
   556dc:	ldr	r0, [sp, #32]
   556e0:	bl	2b55c <fputs@plt+0x1a3c4>
   556e4:	str	r0, [sp, #196]	; 0xc4
   556e8:	ldr	r8, [sp, #28]
   556ec:	ldr	r3, [r8, #340]	; 0x154
   556f0:	cmp	r3, #1
   556f4:	ble	55830 <fputs@plt+0x44698>
   556f8:	ldr	r5, [sp, #40]	; 0x28
   556fc:	mov	r4, #0
   55700:	mov	r7, r4
   55704:	mov	r6, r4
   55708:	b	5577c <fputs@plt+0x445e4>
   5570c:	ldr	r3, [sp, #28]
   55710:	ldr	r3, [r3, #4]
   55714:	str	r3, [sp, #140]	; 0x8c
   55718:	b	55680 <fputs@plt+0x444e8>
   5571c:	ldr	r0, [sp, #52]	; 0x34
   55720:	bl	186b8 <fputs@plt+0x7520>
   55724:	mov	r4, r0
   55728:	ldr	r2, [sl, #72]	; 0x48
   5572c:	str	r2, [sp, #56]	; 0x38
   55730:	add	r3, r2, #1
   55734:	str	r3, [sl, #72]	; 0x48
   55738:	ldrh	r3, [r0, #50]	; 0x32
   5573c:	mov	r1, #57	; 0x39
   55740:	ldr	r0, [sp, #32]
   55744:	bl	2b55c <fputs@plt+0x1a3c4>
   55748:	mov	r1, r4
   5574c:	mov	r0, sl
   55750:	bl	37c58 <fputs@plt+0x26ac0>
   55754:	b	556c0 <fputs@plt+0x44528>
   55758:	ldr	r3, [sp, #40]	; 0x28
   5575c:	str	r3, [sp, #64]	; 0x40
   55760:	str	r3, [sp, #56]	; 0x38
   55764:	b	556d0 <fputs@plt+0x44538>
   55768:	add	r5, r5, #1
   5576c:	add	r4, r4, #48	; 0x30
   55770:	ldr	r3, [r8, #340]	; 0x154
   55774:	cmp	r5, r3
   55778:	bge	557dc <fputs@plt+0x44644>
   5577c:	ldr	r2, [r8, #348]	; 0x15c
   55780:	add	r3, r2, r4
   55784:	ldr	r1, [r2, r4]
   55788:	ldr	r2, [sp, #176]	; 0xb0
   5578c:	cmp	r2, r3
   55790:	beq	55768 <fputs@plt+0x445d0>
   55794:	ldr	r2, [r1, #4]
   55798:	tst	r2, #1
   5579c:	bne	55768 <fputs@plt+0x445d0>
   557a0:	ldrh	r2, [r3, #20]
   557a4:	tst	r2, #6
   557a8:	bne	55768 <fputs@plt+0x445d0>
   557ac:	ldrh	r3, [r3, #18]
   557b0:	lsls	r3, r3, #19
   557b4:	beq	55768 <fputs@plt+0x445d0>
   557b8:	mov	r2, r6
   557bc:	ldr	r0, [sp, #80]	; 0x50
   557c0:	bl	20f5c <fputs@plt+0xfdc4>
   557c4:	mov	r2, r0
   557c8:	mov	r1, r7
   557cc:	ldr	r0, [sp, #80]	; 0x50
   557d0:	bl	24004 <fputs@plt+0x12e6c>
   557d4:	mov	r7, r0
   557d8:	b	55768 <fputs@plt+0x445d0>
   557dc:	cmp	r7, #0
   557e0:	beq	55800 <fputs@plt+0x44668>
   557e4:	mov	r2, #0
   557e8:	str	r2, [sp]
   557ec:	mov	r3, r7
   557f0:	mov	r1, #328	; 0x148
   557f4:	mov	r0, sl
   557f8:	bl	35ea4 <fputs@plt+0x24d0c>
   557fc:	mov	r7, r0
   55800:	ldr	r3, [r9, #12]
   55804:	cmp	r3, #0
   55808:	ble	56510 <fputs@plt+0x45378>
   5580c:	ldr	r4, [sp, #40]	; 0x28
   55810:	str	r4, [sp, #96]	; 0x60
   55814:	mov	r5, #0
   55818:	mov	r3, #240	; 0xf0
   5581c:	str	r3, [sp, #180]	; 0xb4
   55820:	mov	r6, r5
   55824:	str	fp, [sp, #192]	; 0xc0
   55828:	str	sl, [sp, #72]	; 0x48
   5582c:	b	55910 <fputs@plt+0x44778>
   55830:	mov	r7, #0
   55834:	b	55800 <fputs@plt+0x44668>
   55838:	ldr	r0, [sp, #52]	; 0x34
   5583c:	bl	186b8 <fputs@plt+0x7520>
   55840:	str	r0, [sp, #200]	; 0xc8
   55844:	ldrh	r8, [r0, #50]	; 0x32
   55848:	mov	r1, r8
   5584c:	ldr	r0, [sp, #72]	; 0x48
   55850:	bl	18494 <fputs@plt+0x72fc>
   55854:	str	r0, [sp, #92]	; 0x5c
   55858:	cmp	r8, #0
   5585c:	ble	558b0 <fputs@plt+0x44718>
   55860:	str	r0, [sp, #144]	; 0x90
   55864:	lsl	r3, r8, #1
   55868:	str	r3, [sp, #204]	; 0xcc
   5586c:	mov	sl, #0
   55870:	ldr	r3, [sp, #200]	; 0xc8
   55874:	ldr	r3, [r3, #4]
   55878:	ldrsh	r2, [r3, sl]
   5587c:	ldr	r3, [sp, #144]	; 0x90
   55880:	str	r3, [sp]
   55884:	ldr	r3, [sp, #48]	; 0x30
   55888:	ldr	r1, [sp, #52]	; 0x34
   5588c:	ldr	r0, [sp, #72]	; 0x48
   55890:	bl	3e0f8 <fputs@plt+0x2cf60>
   55894:	add	sl, sl, #2
   55898:	ldr	r3, [sp, #144]	; 0x90
   5589c:	add	r3, r3, #1
   558a0:	str	r3, [sp, #144]	; 0x90
   558a4:	ldr	r3, [sp, #204]	; 0xcc
   558a8:	cmp	r3, sl
   558ac:	bne	55870 <fputs@plt+0x446d8>
   558b0:	ldr	r3, [sp, #148]	; 0x94
   558b4:	cmp	r3, #0
   558b8:	beq	56478 <fputs@plt+0x452e0>
   558bc:	str	r8, [sp, #4]
   558c0:	ldr	r3, [sp, #92]	; 0x5c
   558c4:	str	r3, [sp]
   558c8:	mov	r3, r6
   558cc:	ldr	r2, [sp, #56]	; 0x38
   558d0:	mov	r1, #69	; 0x45
   558d4:	ldr	r0, [sp, #32]
   558d8:	bl	2b01c <fputs@plt+0x19e84>
   558dc:	mov	sl, r0
   558e0:	ldr	r3, [sp, #148]	; 0x94
   558e4:	cmp	r3, #0
   558e8:	bge	564b4 <fputs@plt+0x4531c>
   558ec:	mov	r2, r8
   558f0:	ldr	r1, [sp, #92]	; 0x5c
   558f4:	ldr	r0, [sp, #72]	; 0x48
   558f8:	bl	184c8 <fputs@plt+0x7330>
   558fc:	b	55a20 <fputs@plt+0x44888>
   55900:	add	r4, r4, #1
   55904:	ldr	r3, [r9, #12]
   55908:	cmp	r4, r3
   5590c:	bge	55ac8 <fputs@plt+0x44930>
   55910:	add	r2, r4, r4, lsl #1
   55914:	ldr	r3, [r9, #20]
   55918:	add	r1, r3, r2, lsl #4
   5591c:	ldr	r0, [r1, #8]
   55920:	ldr	ip, [sp, #48]	; 0x30
   55924:	cmp	ip, r0
   55928:	beq	55938 <fputs@plt+0x447a0>
   5592c:	ldrh	r1, [r1, #18]
   55930:	tst	r1, #1024	; 0x400
   55934:	beq	55900 <fputs@plt+0x44768>
   55938:	ldr	r2, [r3, r2, lsl #4]
   5593c:	cmp	r7, #0
   55940:	beq	55954 <fputs@plt+0x447bc>
   55944:	ldr	r3, [r2, #4]
   55948:	tst	r3, #1
   5594c:	streq	r2, [r7, #12]
   55950:	moveq	r2, r7
   55954:	ldr	r3, [sp, #172]	; 0xac
   55958:	str	r3, [sp, #8]
   5595c:	ldr	r3, [sp, #180]	; 0xb4
   55960:	str	r3, [sp, #4]
   55964:	str	r6, [sp]
   55968:	mov	r3, r6
   5596c:	ldr	sl, [sp, #140]	; 0x8c
   55970:	mov	r1, sl
   55974:	ldr	r8, [sp, #72]	; 0x48
   55978:	mov	r0, r8
   5597c:	bl	53158 <fputs@plt+0x41fc0>
   55980:	subs	fp, r0, #0
   55984:	beq	55900 <fputs@plt+0x44768>
   55988:	str	r6, [sp, #4]
   5598c:	ldr	r3, [sp, #192]	; 0xc0
   55990:	ldrb	r3, [r3, #780]	; 0x30c
   55994:	str	r3, [sp]
   55998:	ldr	r3, [sp, #136]	; 0x88
   5599c:	add	r2, fp, #736	; 0x2e0
   559a0:	mov	r1, sl
   559a4:	mov	r0, r8
   559a8:	bl	3f144 <fputs@plt+0x2dfac>
   559ac:	ldr	r3, [sp, #28]
   559b0:	ldrh	r3, [r3, #36]	; 0x24
   559b4:	tst	r3, #8
   559b8:	bne	564f8 <fputs@plt+0x45360>
   559bc:	ldr	r3, [r9, #12]
   559c0:	sub	r3, r3, #1
   559c4:	cmp	r3, r4
   559c8:	movne	sl, r4
   559cc:	mvneq	sl, #0
   559d0:	str	sl, [sp, #148]	; 0x94
   559d4:	ldr	r1, [sp, #52]	; 0x34
   559d8:	ldrb	r3, [r1, #42]	; 0x2a
   559dc:	tst	r3, #32
   559e0:	bne	55838 <fputs@plt+0x446a0>
   559e4:	str	r6, [sp, #4]
   559e8:	ldr	r3, [sp, #64]	; 0x40
   559ec:	str	r3, [sp]
   559f0:	ldr	r3, [sp, #48]	; 0x30
   559f4:	mvn	r2, #0
   559f8:	mov	r0, r8
   559fc:	bl	3e010 <fputs@plt+0x2ce78>
   55a00:	str	sl, [sp, #4]
   55a04:	str	r0, [sp]
   55a08:	mov	r3, r6
   55a0c:	ldr	r2, [sp, #56]	; 0x38
   55a10:	mov	r1, #131	; 0x83
   55a14:	ldr	r0, [sp, #32]
   55a18:	bl	2b01c <fputs@plt+0x19e84>
   55a1c:	mov	sl, r0
   55a20:	ldr	r3, [sp, #116]	; 0x74
   55a24:	ldr	r2, [sp, #112]	; 0x70
   55a28:	mov	r1, #14
   55a2c:	ldr	r0, [sp, #32]
   55a30:	bl	2b55c <fputs@plt+0x1a3c4>
   55a34:	cmp	sl, #0
   55a38:	beq	55a48 <fputs@plt+0x448b0>
   55a3c:	mov	r1, sl
   55a40:	ldr	r0, [sp, #32]
   55a44:	bl	171a8 <fputs@plt+0x6010>
   55a48:	ldrb	r3, [fp, #41]	; 0x29
   55a4c:	ldr	r2, [sp, #96]	; 0x60
   55a50:	cmp	r3, #0
   55a54:	movne	r2, #1
   55a58:	str	r2, [sp, #96]	; 0x60
   55a5c:	ldr	r3, [fp, #800]	; 0x320
   55a60:	ldr	r2, [r3, #36]	; 0x24
   55a64:	tst	r2, #512	; 0x200
   55a68:	moveq	r5, r6
   55a6c:	beq	55abc <fputs@plt+0x44924>
   55a70:	cmp	r4, #0
   55a74:	beq	55a88 <fputs@plt+0x448f0>
   55a78:	ldr	r2, [r3, #28]
   55a7c:	cmp	r2, r5
   55a80:	movne	r5, r6
   55a84:	bne	55abc <fputs@plt+0x44924>
   55a88:	ldr	r2, [sp, #52]	; 0x34
   55a8c:	ldrb	r2, [r2, #42]	; 0x2a
   55a90:	tst	r2, #32
   55a94:	beq	55ab0 <fputs@plt+0x44918>
   55a98:	ldr	r2, [r3, #28]
   55a9c:	ldrb	r2, [r2, #55]	; 0x37
   55aa0:	and	r2, r2, #3
   55aa4:	cmp	r2, #2
   55aa8:	moveq	r5, r6
   55aac:	beq	55abc <fputs@plt+0x44924>
   55ab0:	ldr	r5, [r3, #28]
   55ab4:	ldr	r3, [pc, #1976]	; 56274 <fputs@plt+0x450dc>
   55ab8:	str	r3, [sp, #180]	; 0xb4
   55abc:	mov	r0, fp
   55ac0:	bl	2bbc8 <fputs@plt+0x1aa30>
   55ac4:	b	55900 <fputs@plt+0x44768>
   55ac8:	ldr	fp, [sp, #192]	; 0xc0
   55acc:	ldr	sl, [sp, #72]	; 0x48
   55ad0:	str	r5, [fp, #792]	; 0x318
   55ad4:	cmp	r5, #0
   55ad8:	ldrne	r3, [sp, #172]	; 0xac
   55adc:	strne	r3, [fp, #744]	; 0x2e8
   55ae0:	cmp	r7, #0
   55ae4:	beq	55afc <fputs@plt+0x44964>
   55ae8:	mov	r3, #0
   55aec:	str	r3, [r7, #12]
   55af0:	mov	r1, r7
   55af4:	ldr	r0, [sp, #80]	; 0x50
   55af8:	bl	23ba4 <fputs@plt+0x12a0c>
   55afc:	ldr	r5, [sp, #32]
   55b00:	ldr	r4, [r5, #32]
   55b04:	ldr	r1, [sp, #196]	; 0xc4
   55b08:	mov	r0, r5
   55b0c:	bl	17178 <fputs@plt+0x5fe0>
   55b10:	str	r4, [r0, #4]
   55b14:	ldr	r1, [fp, #748]	; 0x2ec
   55b18:	mov	r0, r5
   55b1c:	bl	2b758 <fputs@plt+0x1a5c0>
   55b20:	ldr	r1, [sp, #116]	; 0x74
   55b24:	mov	r0, r5
   55b28:	bl	1712c <fputs@plt+0x5f94>
   55b2c:	ldr	r3, [sp, #28]
   55b30:	ldrb	r3, [r3, #43]	; 0x2b
   55b34:	cmp	r3, #1
   55b38:	bls	55b48 <fputs@plt+0x449b0>
   55b3c:	ldr	r1, [sp, #140]	; 0x8c
   55b40:	ldr	r0, [sp, #80]	; 0x50
   55b44:	bl	1fc00 <fputs@plt+0xea68>
   55b48:	ldr	r3, [sp, #96]	; 0x60
   55b4c:	cmp	r3, #0
   55b50:	bne	547f0 <fputs@plt+0x43658>
   55b54:	ldr	r1, [sp, #176]	; 0xb0
   55b58:	ldr	r0, [sp, #88]	; 0x58
   55b5c:	bl	19b40 <fputs@plt+0x89a8>
   55b60:	b	547f0 <fputs@plt+0x43658>
   55b64:	tst	r1, #32
   55b68:	mvnne	r3, #95	; 0x5f
   55b6c:	strbne	r3, [fp, #781]	; 0x30d
   55b70:	bne	547f0 <fputs@plt+0x43658>
   55b74:	ldr	r3, [pc, #1780]	; 56270 <fputs@plt+0x450d8>
   55b78:	ldr	r2, [sp, #52]	; 0x34
   55b7c:	add	r1, r3, r2
   55b80:	ldrb	r3, [r1, #3936]	; 0xf60
   55b84:	strb	r3, [fp, #781]	; 0x30d
   55b88:	ldr	r2, [sp, #48]	; 0x30
   55b8c:	str	r2, [fp, #784]	; 0x310
   55b90:	mov	r3, r7
   55b94:	ldrb	r1, [r1, #3940]	; 0xf64
   55b98:	ldr	r0, [sp, #32]
   55b9c:	bl	2b55c <fputs@plt+0x1a3c4>
   55ba0:	add	r0, r0, #1
   55ba4:	str	r0, [fp, #788]	; 0x314
   55ba8:	mov	r3, #1
   55bac:	strb	r3, [fp, #783]	; 0x30f
   55bb0:	b	547f0 <fputs@plt+0x43658>
   55bb4:	ldr	r5, [r7, #-48]	; 0xffffffd0
   55bb8:	ldr	r3, [fp, #736]	; 0x2e0
   55bbc:	cmp	r3, #0
   55bc0:	beq	55bd0 <fputs@plt+0x44a38>
   55bc4:	ldr	r3, [r5, #4]
   55bc8:	tst	r3, #1
   55bcc:	beq	55bf8 <fputs@plt+0x44a60>
   55bd0:	tst	ip, #512	; 0x200
   55bd4:	bne	55c3c <fputs@plt+0x44aa4>
   55bd8:	mov	r3, #16
   55bdc:	ldr	r2, [sp, #128]	; 0x80
   55be0:	mov	r1, r5
   55be4:	mov	r0, sl
   55be8:	bl	5c78c <fputs@plt+0x4b5f4>
   55bec:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   55bf0:	orr	r3, r3, #4
   55bf4:	strh	r3, [r4, #-28]	; 0xffffffe4
   55bf8:	add	r7, r7, #48	; 0x30
   55bfc:	subs	r8, r8, #1
   55c00:	beq	55c7c <fputs@plt+0x44ae4>
   55c04:	mov	r4, r7
   55c08:	ldrh	ip, [r7, #-28]	; 0xffffffe4
   55c0c:	tst	ip, #6
   55c10:	bne	55bf8 <fputs@plt+0x44a60>
   55c14:	ldrd	r2, [r7, #-8]
   55c18:	ldr	r1, [sp, #156]	; 0x9c
   55c1c:	ldrd	r0, [r1]
   55c20:	and	r2, r2, r0
   55c24:	and	r3, r3, r1
   55c28:	orrs	r3, r2, r3
   55c2c:	beq	55bb4 <fputs@plt+0x44a1c>
   55c30:	ldr	r3, [sp, #28]
   55c34:	strb	r9, [r3, #41]	; 0x29
   55c38:	b	55bf8 <fputs@plt+0x44a60>
   55c3c:	ldr	r2, [fp, #772]	; 0x304
   55c40:	mov	r1, #46	; 0x2e
   55c44:	ldr	r0, [sp, #32]
   55c48:	bl	2b4f0 <fputs@plt+0x1a358>
   55c4c:	mov	r6, r0
   55c50:	mov	r3, #16
   55c54:	ldr	r2, [sp, #128]	; 0x80
   55c58:	mov	r1, r5
   55c5c:	mov	r0, sl
   55c60:	bl	5c78c <fputs@plt+0x4b5f4>
   55c64:	cmp	r6, #0
   55c68:	beq	55bec <fputs@plt+0x44a54>
   55c6c:	mov	r1, r6
   55c70:	ldr	r0, [sp, #32]
   55c74:	bl	171a8 <fputs@plt+0x6010>
   55c78:	b	55bec <fputs@plt+0x44a54>
   55c7c:	ldr	r3, [sp, #28]
   55c80:	ldr	r7, [r3, #348]	; 0x15c
   55c84:	ldr	r8, [r3, #340]	; 0x154
   55c88:	cmp	r8, #0
   55c8c:	ble	55d84 <fputs@plt+0x44bec>
   55c90:	add	r7, r7, #48	; 0x30
   55c94:	mov	r9, #0
   55c98:	b	55ca8 <fputs@plt+0x44b10>
   55c9c:	add	r7, r7, #48	; 0x30
   55ca0:	subs	r8, r8, #1
   55ca4:	beq	55d84 <fputs@plt+0x44bec>
   55ca8:	ldrh	r2, [r7, #-28]	; 0xffffffe4
   55cac:	tst	r2, #6
   55cb0:	bne	55c9c <fputs@plt+0x44b04>
   55cb4:	ldrh	r2, [r7, #-30]	; 0xffffffe2
   55cb8:	tst	r2, #130	; 0x82
   55cbc:	beq	55c9c <fputs@plt+0x44b04>
   55cc0:	tst	r2, #2048	; 0x800
   55cc4:	beq	55c9c <fputs@plt+0x44b04>
   55cc8:	ldr	r2, [r7, #-40]	; 0xffffffd8
   55ccc:	ldr	r1, [sp, #48]	; 0x30
   55cd0:	cmp	r1, r2
   55cd4:	bne	55c9c <fputs@plt+0x44b04>
   55cd8:	ldr	r2, [fp, #736]	; 0x2e0
   55cdc:	cmp	r2, #0
   55ce0:	bne	55c9c <fputs@plt+0x44b04>
   55ce4:	ldr	r6, [r7, #-48]	; 0xffffffd0
   55ce8:	ldr	r2, [r7, #-36]	; 0xffffffdc
   55cec:	str	r9, [sp, #12]
   55cf0:	mov	r3, #131	; 0x83
   55cf4:	str	r3, [sp, #8]
   55cf8:	ldrd	r0, [sp, #120]	; 0x78
   55cfc:	strd	r0, [sp]
   55d00:	ldr	r1, [sp, #48]	; 0x30
   55d04:	ldr	r0, [sp, #24]
   55d08:	bl	390ec <fputs@plt+0x27f54>
   55d0c:	subs	r5, r0, #0
   55d10:	beq	55c9c <fputs@plt+0x44b04>
   55d14:	ldrh	r3, [r5, #20]
   55d18:	tst	r3, #4
   55d1c:	bne	55c9c <fputs@plt+0x44b04>
   55d20:	mov	r2, #48	; 0x30
   55d24:	mov	r3, #0
   55d28:	ldr	r0, [sp, #80]	; 0x50
   55d2c:	bl	13c08 <fputs@plt+0x2a70>
   55d30:	subs	r4, r0, #0
   55d34:	beq	55c9c <fputs@plt+0x44b04>
   55d38:	mov	ip, r4
   55d3c:	ldr	lr, [r5]
   55d40:	ldm	lr!, {r0, r1, r2, r3}
   55d44:	stmia	ip!, {r0, r1, r2, r3}
   55d48:	ldm	lr!, {r0, r1, r2, r3}
   55d4c:	stmia	ip!, {r0, r1, r2, r3}
   55d50:	ldm	lr, {r0, r1, r2, r3}
   55d54:	stm	ip, {r0, r1, r2, r3}
   55d58:	ldr	r3, [r6, #12]
   55d5c:	str	r3, [r4, #12]
   55d60:	mov	r3, #16
   55d64:	ldr	r2, [sp, #128]	; 0x80
   55d68:	mov	r1, r4
   55d6c:	mov	r0, sl
   55d70:	bl	5c78c <fputs@plt+0x4b5f4>
   55d74:	mov	r1, r4
   55d78:	ldr	r0, [sp, #80]	; 0x50
   55d7c:	bl	1fc00 <fputs@plt+0xea68>
   55d80:	b	55c9c <fputs@plt+0x44b04>
   55d84:	ldr	r3, [fp, #736]	; 0x2e0
   55d88:	cmp	r3, #0
   55d8c:	bne	55e88 <fputs@plt+0x44cf0>
   55d90:	ldr	r3, [sp, #156]	; 0x9c
   55d94:	ldrd	r2, [r3]
   55d98:	strd	r2, [sp, #120]	; 0x78
   55d9c:	ldr	r3, [fp, #760]	; 0x2f8
   55da0:	ldr	r2, [sp, #28]
   55da4:	str	r3, [r2, #48]	; 0x30
   55da8:	ldr	r3, [sp, #136]	; 0x88
   55dac:	add	r3, r3, #1
   55db0:	str	r3, [sp, #136]	; 0x88
   55db4:	ldr	r2, [sp, #160]	; 0xa0
   55db8:	add	r2, r2, #80	; 0x50
   55dbc:	str	r2, [sp, #160]	; 0xa0
   55dc0:	ldr	r2, [sp, #164]	; 0xa4
   55dc4:	cmp	r2, r3
   55dc8:	beq	53970 <fputs@plt+0x427d8>
   55dcc:	ldr	r5, [sp, #160]	; 0xa0
   55dd0:	add	r3, r5, #736	; 0x2e0
   55dd4:	str	r3, [sp, #92]	; 0x5c
   55dd8:	str	r3, [sp, #88]	; 0x58
   55ddc:	mov	fp, r5
   55de0:	ldr	r3, [r5, #800]	; 0x320
   55de4:	ldr	r3, [r3, #36]	; 0x24
   55de8:	tst	r3, #16384	; 0x4000
   55dec:	beq	54570 <fputs@plt+0x433d8>
   55df0:	ldrb	r8, [r5, #780]	; 0x30c
   55df4:	lsl	r4, r8, #3
   55df8:	add	r3, r4, r8
   55dfc:	ldr	r6, [sp, #36]	; 0x24
   55e00:	add	r3, r6, r3, lsl #3
   55e04:	add	r3, r3, #8
   55e08:	str	r3, [sp, #64]	; 0x40
   55e0c:	ldr	r3, [sp, #20]
   55e10:	ldr	r2, [r3, #8]
   55e14:	str	r2, [sp, #32]
   55e18:	mov	r0, r3
   55e1c:	bl	2b50c <fputs@plt+0x1a374>
   55e20:	str	r0, [sp, #96]	; 0x60
   55e24:	add	r3, r4, r8
   55e28:	mov	r2, r6
   55e2c:	add	r3, r6, r3, lsl #3
   55e30:	ldr	r3, [r3, #24]
   55e34:	str	r3, [sp, #52]	; 0x34
   55e38:	ldr	r3, [sp, #28]
   55e3c:	ldr	r4, [r3, #348]	; 0x15c
   55e40:	ldr	r3, [r3, #340]	; 0x154
   55e44:	add	r3, r3, r3, lsl #1
   55e48:	add	r3, r4, r3, lsl #4
   55e4c:	str	r3, [sp, #56]	; 0x38
   55e50:	ldr	r9, [r5, #800]	; 0x320
   55e54:	cmp	r4, r3
   55e58:	bcs	5405c <fputs@plt+0x42ec4>
   55e5c:	ldr	sl, [sp, #40]	; 0x28
   55e60:	ldr	r3, [sp, #100]	; 0x64
   55e64:	str	r3, [sp, #72]	; 0x48
   55e68:	mov	r6, #0
   55e6c:	mov	r7, #0
   55e70:	mov	r3, #0
   55e74:	str	r3, [sp, #48]	; 0x30
   55e78:	add	r3, r8, r8, lsl #3
   55e7c:	add	r3, r2, r3, lsl #3
   55e80:	str	r3, [sp, #80]	; 0x50
   55e84:	b	53f68 <fputs@plt+0x42dd0>
   55e88:	ldr	r0, [sp, #32]
   55e8c:	ldr	r2, [r0, #32]
   55e90:	str	r2, [fp, #764]	; 0x2fc
   55e94:	mov	r2, #1
   55e98:	mov	r1, #22
   55e9c:	bl	2b55c <fputs@plt+0x1a3c4>
   55ea0:	mov	r0, sl
   55ea4:	bl	18320 <fputs@plt+0x7188>
   55ea8:	ldr	r8, [sp, #28]
   55eac:	ldr	r5, [r8, #348]	; 0x15c
   55eb0:	ldr	r3, [r8, #340]	; 0x154
   55eb4:	cmp	r3, #0
   55eb8:	ble	55d90 <fputs@plt+0x44bf8>
   55ebc:	add	r5, r5, #48	; 0x30
   55ec0:	ldr	r6, [sp, #40]	; 0x28
   55ec4:	mov	r7, #16
   55ec8:	ldr	r9, [sp, #156]	; 0x9c
   55ecc:	b	55ee4 <fputs@plt+0x44d4c>
   55ed0:	add	r6, r6, #1
   55ed4:	add	r5, r5, #48	; 0x30
   55ed8:	ldr	r3, [r8, #340]	; 0x154
   55edc:	cmp	r6, r3
   55ee0:	bge	55d90 <fputs@plt+0x44bf8>
   55ee4:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   55ee8:	tst	r3, #6
   55eec:	bne	55ed0 <fputs@plt+0x44d38>
   55ef0:	ldrd	r2, [r5, #-8]
   55ef4:	ldrd	r0, [r9]
   55ef8:	and	r2, r2, r0
   55efc:	and	r3, r3, r1
   55f00:	orrs	r3, r2, r3
   55f04:	bne	55ed0 <fputs@plt+0x44d38>
   55f08:	mov	r3, r7
   55f0c:	ldr	r2, [sp, #128]	; 0x80
   55f10:	ldr	r1, [r5, #-48]	; 0xffffffd0
   55f14:	mov	r0, sl
   55f18:	bl	5c78c <fputs@plt+0x4b5f4>
   55f1c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   55f20:	orr	r3, r3, #4
   55f24:	strh	r3, [r5, #-28]	; 0xffffffe4
   55f28:	b	55ed0 <fputs@plt+0x44d38>
   55f2c:	mov	r3, r5
   55f30:	ldr	r2, [r8]
   55f34:	ldr	r1, [pc, #828]	; 56278 <fputs@plt+0x450e0>
   55f38:	ldr	r0, [sp, #20]
   55f3c:	bl	35674 <fputs@plt+0x244dc>
   55f40:	ldr	r3, [sp, #32]
   55f44:	add	r2, r3, #1
   55f48:	str	r2, [sp, #32]
   55f4c:	ldr	r3, [sp, #40]	; 0x28
   55f50:	add	r3, r3, #72	; 0x48
   55f54:	str	r3, [sp, #40]	; 0x28
   55f58:	ldr	r3, [sp, #36]	; 0x24
   55f5c:	ldr	r3, [r3]
   55f60:	cmp	r3, r2
   55f64:	ble	53434 <fputs@plt+0x4229c>
   55f68:	ldr	r0, [sp, #40]	; 0x28
   55f6c:	mov	fp, r0
   55f70:	ldr	r2, [r0, #52]	; 0x34
   55f74:	ldr	ip, [sp, #28]
   55f78:	ldr	r3, [ip, #68]	; 0x44
   55f7c:	add	r1, r3, #1
   55f80:	str	r1, [ip, #68]	; 0x44
   55f84:	add	r3, ip, r3, lsl #2
   55f88:	str	r2, [r3, #72]	; 0x48
   55f8c:	ldr	r3, [sp, #32]
   55f90:	add	r3, r3, r3, lsl #3
   55f94:	ldr	r2, [sp, #36]	; 0x24
   55f98:	add	r3, r2, r3, lsl #3
   55f9c:	ldrb	r3, [r3, #45]	; 0x2d
   55fa0:	tst	r3, #4
   55fa4:	beq	55f40 <fputs@plt+0x44da8>
   55fa8:	ldr	r8, [r0, #24]
   55fac:	ldr	sl, [r0, #72]	; 0x48
   55fb0:	cmp	sl, #0
   55fb4:	beq	55f40 <fputs@plt+0x44da8>
   55fb8:	ldr	r3, [sl]
   55fbc:	cmp	r3, #0
   55fc0:	movgt	r5, #0
   55fc4:	movgt	r4, r5
   55fc8:	bgt	5605c <fputs@plt+0x44ec4>
   55fcc:	b	55f40 <fputs@plt+0x44da8>
   55fd0:	mov	r9, r4
   55fd4:	str	r6, [sp]
   55fd8:	mov	r3, r6
   55fdc:	mov	r2, r6
   55fe0:	mov	r1, #152	; 0x98
   55fe4:	ldr	r0, [sp, #20]
   55fe8:	bl	35ea4 <fputs@plt+0x24d0c>
   55fec:	subs	r7, r0, #0
   55ff0:	beq	55f40 <fputs@plt+0x44da8>
   55ff4:	ldr	r3, [fp, #52]	; 0x34
   55ff8:	str	r3, [r7, #28]
   55ffc:	add	r4, r9, #1
   56000:	strh	r9, [r7, #32]
   56004:	str	r8, [r7, #44]	; 0x2c
   56008:	ldr	r3, [sl, #4]
   5600c:	add	r1, r5, r5, lsl #2
   56010:	mov	r2, r6
   56014:	ldr	r1, [r3, r1, lsl #2]
   56018:	ldr	r9, [sp, #20]
   5601c:	ldr	r0, [r9]
   56020:	bl	20f5c <fputs@plt+0xfdc4>
   56024:	str	r6, [sp]
   56028:	mov	r3, r0
   5602c:	mov	r2, r7
   56030:	mov	r1, #79	; 0x4f
   56034:	mov	r0, r9
   56038:	bl	35ea4 <fputs@plt+0x24d0c>
   5603c:	mov	r2, #1
   56040:	mov	r1, r0
   56044:	ldr	r0, [sp, #24]
   56048:	bl	240b8 <fputs@plt+0x12f20>
   5604c:	add	r5, r5, #1
   56050:	ldr	r3, [sl]
   56054:	cmp	r5, r3
   56058:	bge	55f40 <fputs@plt+0x44da8>
   5605c:	ldrsh	r1, [r8, #34]	; 0x22
   56060:	cmp	r4, r1
   56064:	bge	55f2c <fputs@plt+0x44d94>
   56068:	ldr	r3, [r8, #4]
   5606c:	add	r3, r3, r4, lsl #4
   56070:	ldrb	r2, [r3, #15]
   56074:	tst	r2, #2
   56078:	bne	55fd0 <fputs@plt+0x44e38>
   5607c:	add	r4, r4, #1
   56080:	cmp	r4, r1
   56084:	beq	55f2c <fputs@plt+0x44d94>
   56088:	ldrb	r2, [r3, #31]
   5608c:	add	r3, r3, #16
   56090:	tst	r2, #2
   56094:	beq	5607c <fputs@plt+0x44ee4>
   56098:	mov	r9, r4
   5609c:	b	55fd4 <fputs@plt+0x44e3c>
   560a0:	ldr	r3, [sp, #52]	; 0x34
   560a4:	cmp	r3, #0
   560a8:	bne	53464 <fputs@plt+0x422cc>
   560ac:	ldr	r2, [sp, #28]
   560b0:	ldrh	r3, [r2, #36]	; 0x24
   560b4:	orr	r3, r3, #512	; 0x200
   560b8:	strh	r3, [r2, #36]	; 0x24
   560bc:	mov	r3, r2
   560c0:	ldr	r2, [sp, #296]	; 0x128
   560c4:	str	r2, [r3, #8]
   560c8:	b	53464 <fputs@plt+0x422cc>
   560cc:	mov	r1, r9
   560d0:	ldr	r0, [sp, #40]	; 0x28
   560d4:	bl	22bb0 <fputs@plt+0x11a18>
   560d8:	b	53948 <fputs@plt+0x427b0>
   560dc:	mov	r1, r9
   560e0:	ldr	r0, [sp, #40]	; 0x28
   560e4:	bl	22bb0 <fputs@plt+0x11a18>
   560e8:	mov	r1, #0
   560ec:	ldr	r0, [sp, #28]
   560f0:	bl	3b148 <fputs@plt+0x29fb0>
   560f4:	ldr	r3, [sp, #44]	; 0x2c
   560f8:	ldrb	r3, [r3, #69]	; 0x45
   560fc:	cmp	r3, #0
   56100:	bne	53948 <fputs@plt+0x427b0>
   56104:	ldr	r2, [sp, #28]
   56108:	ldr	r3, [r2, #8]
   5610c:	cmp	r3, #0
   56110:	beq	53a44 <fputs@plt+0x428ac>
   56114:	ldrh	r1, [r2, #32]
   56118:	add	r1, r1, #1
   5611c:	sxth	r1, r1
   56120:	mov	r0, r2
   56124:	bl	3b148 <fputs@plt+0x29fb0>
   56128:	ldr	r3, [sp, #44]	; 0x2c
   5612c:	ldrb	r3, [r3, #69]	; 0x45
   56130:	cmp	r3, #0
   56134:	bne	53948 <fputs@plt+0x427b0>
   56138:	ldr	r3, [sp, #28]
   5613c:	ldr	r3, [r3, #8]
   56140:	cmp	r3, #0
   56144:	beq	53a44 <fputs@plt+0x428ac>
   56148:	ldr	r3, [sp, #20]
   5614c:	ldr	r3, [r3, #68]	; 0x44
   56150:	str	r3, [sp, #40]	; 0x28
   56154:	cmp	r3, #0
   56158:	bne	53948 <fputs@plt+0x427b0>
   5615c:	ldr	r3, [sp, #44]	; 0x2c
   56160:	ldrb	sl, [r3, #69]	; 0x45
   56164:	cmp	sl, #0
   56168:	bne	53948 <fputs@plt+0x427b0>
   5616c:	ldr	r2, [sp, #28]
   56170:	add	r1, r2, #68	; 0x44
   56174:	str	r1, [sp, #168]	; 0xa8
   56178:	ldrb	r4, [r2, #43]	; 0x2b
   5617c:	ldr	r2, [sp, #296]	; 0x128
   56180:	cmp	r2, #0
   56184:	cmpne	r4, #1
   56188:	bls	53b24 <fputs@plt+0x4298c>
   5618c:	ldrh	r3, [r3, #64]	; 0x40
   56190:	tst	r3, #1024	; 0x400
   56194:	bne	53b24 <fputs@plt+0x4298c>
   56198:	mov	r1, r2
   5619c:	ldr	r5, [sp, #168]	; 0xa8
   561a0:	mov	r0, r5
   561a4:	bl	19f14 <fputs@plt+0x8d7c>
   561a8:	mov	r8, r0
   561ac:	mov	r9, r1
   561b0:	ldr	r1, [sp, #244]	; 0xf4
   561b4:	cmp	r1, #0
   561b8:	beq	561cc <fputs@plt+0x45034>
   561bc:	mov	r0, r5
   561c0:	bl	19f14 <fputs@plt+0x8d7c>
   561c4:	orr	r8, r8, r0
   561c8:	orr	r9, r9, r1
   561cc:	cmp	r4, #1
   561d0:	bls	53b24 <fputs@plt+0x4298c>
   561d4:	sub	r3, r4, #1
   561d8:	add	r3, r3, r3, lsl #2
   561dc:	ldr	r1, [sp, #28]
   561e0:	add	r3, r1, r3, lsl #4
   561e4:	ldr	r3, [r3, #800]	; 0x320
   561e8:	ldr	r7, [r1, #4]
   561ec:	ldrb	r2, [r3, #16]
   561f0:	add	r2, r2, r2, lsl #3
   561f4:	add	r2, r7, r2, lsl #3
   561f8:	ldrb	r2, [r2, #44]	; 0x2c
   561fc:	tst	r2, #8
   56200:	beq	53b24 <fputs@plt+0x4298c>
   56204:	ldr	r5, [sp, #240]	; 0xf0
   56208:	sub	r6, r4, #1
   5620c:	uxtb	r6, r6
   56210:	add	r6, r6, r6, lsl #2
   56214:	add	r6, r1, r6, lsl #4
   56218:	ldr	fp, [sp, #48]	; 0x30
   5621c:	b	53ad8 <fputs@plt+0x42940>
   56220:	ldr	r3, [sp, #76]	; 0x4c
   56224:	ldr	r3, [r3, #32]
   56228:	ldr	r2, [sp, #28]
   5622c:	str	r3, [r2, #44]	; 0x2c
   56230:	ldr	r3, [sp, #44]	; 0x2c
   56234:	ldrb	r3, [r3, #69]	; 0x45
   56238:	str	r3, [sp, #100]	; 0x64
   5623c:	cmp	r3, #0
   56240:	bne	53948 <fputs@plt+0x427b0>
   56244:	str	r2, [sp, #160]	; 0xa0
   56248:	ldr	r3, [sp, #40]	; 0x28
   5624c:	str	r3, [sp, #136]	; 0x88
   56250:	mvn	r2, #0
   56254:	mvn	r3, #0
   56258:	strd	r2, [sp, #120]	; 0x78
   5625c:	ldr	r3, [pc, #12]	; 56270 <fputs@plt+0x450d8>
   56260:	add	r3, r3, #3568	; 0xdf0
   56264:	add	r3, r3, #12
   56268:	str	r3, [sp, #152]	; 0x98
   5626c:	b	55dcc <fputs@plt+0x44c34>
   56270:			; <UNDEFINED> instruction: 0x000813b0
   56274:	strdeq	r1, [r0], -r0
   56278:	andeq	r6, r8, r4, lsl #8
   5627c:	ldr	r3, [sp, #76]	; 0x4c
   56280:	ldr	r3, [r3, #32]
   56284:	ldr	r2, [sp, #28]
   56288:	str	r3, [r2, #44]	; 0x2c
   5628c:	ldr	r3, [sp, #44]	; 0x2c
   56290:	ldrb	r3, [r3, #69]	; 0x45
   56294:	cmp	r3, #0
   56298:	bne	53948 <fputs@plt+0x427b0>
   5629c:	b	53970 <fputs@plt+0x427d8>
   562a0:	ldr	sl, [sp, #20]
   562a4:	mov	r0, sl
   562a8:	bl	183fc <fputs@plt+0x7264>
   562ac:	mov	r9, r0
   562b0:	ldr	r2, [fp, #740]	; 0x2e4
   562b4:	mov	r3, #0
   562b8:	str	r3, [sp, #12]
   562bc:	str	r3, [sp, #8]
   562c0:	str	r3, [sp, #4]
   562c4:	str	r3, [sp]
   562c8:	mov	r3, r0
   562cc:	mov	r1, r5
   562d0:	mov	r0, sl
   562d4:	bl	5cde8 <fputs@plt+0x4bc50>
   562d8:	mov	r5, r0
   562dc:	mov	r3, r9
   562e0:	ldr	r2, [fp, #744]	; 0x2e8
   562e4:	mov	r1, #110	; 0x6e
   562e8:	ldr	sl, [sp, #32]
   562ec:	mov	r0, sl
   562f0:	bl	2b55c <fputs@plt+0x1a3c4>
   562f4:	mov	r1, #16
   562f8:	mov	r0, sl
   562fc:	bl	17154 <fputs@plt+0x5fbc>
   56300:	b	5449c <fputs@plt+0x43304>
   56304:	cmp	r6, #0
   56308:	moveq	r1, #105	; 0x69
   5630c:	bne	54bd4 <fputs@plt+0x43a3c>
   56310:	b	56538 <fputs@plt+0x453a0>
   56314:	mov	r2, #6
   56318:	strb	r2, [fp, #781]	; 0x30d
   5631c:	ldr	r2, [sp, #48]	; 0x30
   56320:	str	r2, [fp, #784]	; 0x310
   56324:	str	r3, [fp, #788]	; 0x314
   56328:	b	547f0 <fputs@plt+0x43658>
   5632c:	ldr	r3, [sp, #32]
   56330:	ldr	r3, [r3, #32]
   56334:	ldr	r2, [sp, #52]	; 0x34
   56338:	cmp	r2, #0
   5633c:	bne	56314 <fputs@plt+0x4517c>
   56340:	mov	r2, #7
   56344:	strb	r2, [fp, #781]	; 0x30d
   56348:	ldr	r2, [sp, #48]	; 0x30
   5634c:	str	r2, [fp, #784]	; 0x310
   56350:	str	r3, [fp, #788]	; 0x314
   56354:	b	547f0 <fputs@plt+0x43658>
   56358:	ldr	r2, [sp, #148]	; 0x94
   5635c:	mov	r1, #105	; 0x69
   56360:	ldr	r5, [sp, #116]	; 0x74
   56364:	mov	r0, r5
   56368:	bl	2b4f0 <fputs@plt+0x1a358>
   5636c:	mov	r1, #13
   56370:	mov	r0, r5
   56374:	bl	2afa0 <fputs@plt+0x19e08>
   56378:	mov	r5, r0
   5637c:	mov	r1, #63	; 0x3f
   56380:	str	r7, [sp, #196]	; 0xc4
   56384:	str	r7, [sp, #4]
   56388:	ldr	r3, [sp, #72]	; 0x48
   5638c:	str	r3, [sp]
   56390:	mov	r3, #0
   56394:	ldr	r2, [sp, #148]	; 0x94
   56398:	ldr	r0, [sp, #116]	; 0x74
   5639c:	bl	2b01c <fputs@plt+0x19e84>
   563a0:	str	r0, [fp, #756]	; 0x2f4
   563a4:	mov	r1, r5
   563a8:	ldr	r0, [sp, #116]	; 0x74
   563ac:	bl	171a8 <fputs@plt+0x6010>
   563b0:	cmp	r7, #0
   563b4:	ble	563ec <fputs@plt+0x45254>
   563b8:	ldr	r5, [sp, #40]	; 0x28
   563bc:	add	r6, r6, #1
   563c0:	add	r3, r6, r5
   563c4:	str	r3, [sp]
   563c8:	mov	r3, r5
   563cc:	ldr	r2, [sp, #148]	; 0x94
   563d0:	mov	r1, #47	; 0x2f
   563d4:	ldr	r0, [sp, #116]	; 0x74
   563d8:	bl	2af28 <fputs@plt+0x19d90>
   563dc:	add	r5, r5, #1
   563e0:	ldr	r3, [sp, #196]	; 0xc4
   563e4:	cmp	r3, r5
   563e8:	bne	563c0 <fputs@plt+0x45228>
   563ec:	mov	r6, r7
   563f0:	ldr	r3, [sp, #176]	; 0xb0
   563f4:	cmp	r3, r7
   563f8:	ble	5503c <fputs@plt+0x43ea4>
   563fc:	lsl	r3, r7, #2
   56400:	str	r3, [sp, #148]	; 0x94
   56404:	ldr	r3, [sp, #96]	; 0x60
   56408:	add	r3, r3, r7
   5640c:	str	r4, [sp, #196]	; 0xc4
   56410:	str	r8, [sp, #200]	; 0xc8
   56414:	mov	r8, r3
   56418:	b	54f8c <fputs@plt+0x43df4>
   5641c:	ldr	r3, [sp, #56]	; 0x38
   56420:	cmp	r3, #0
   56424:	bne	565d4 <fputs@plt+0x4543c>
   56428:	adds	r6, r8, #0
   5642c:	movne	r6, #1
   56430:	mov	r7, #1
   56434:	ldr	r3, [sp, #92]	; 0x5c
   56438:	cmp	r3, #0
   5643c:	moveq	r5, r8
   56440:	moveq	r3, #1
   56444:	streq	r3, [sp, #148]	; 0x94
   56448:	beq	55148 <fputs@plt+0x43fb0>
   5644c:	ldr	r3, [sp, #72]	; 0x48
   56450:	add	r3, r8, r3
   56454:	mov	r2, #0
   56458:	mov	r1, #25
   5645c:	ldr	r0, [sp, #32]
   56460:	bl	2b55c <fputs@plt+0x1a3c4>
   56464:	add	r5, r8, #1
   56468:	ldr	r3, [sp, #40]	; 0x28
   5646c:	str	r3, [sp, #148]	; 0x94
   56470:	mov	r6, #1
   56474:	b	55148 <fputs@plt+0x43fb0>
   56478:	ldr	sl, [sp, #64]	; 0x40
   5647c:	str	sl, [sp]
   56480:	mov	r3, r8
   56484:	ldr	r2, [sp, #92]	; 0x5c
   56488:	mov	r1, #49	; 0x31
   5648c:	ldr	r0, [sp, #32]
   56490:	bl	2af28 <fputs@plt+0x19d90>
   56494:	str	r6, [sp]
   56498:	mov	r3, sl
   5649c:	ldr	r2, [sp, #56]	; 0x38
   564a0:	mov	r1, #110	; 0x6e
   564a4:	ldr	r0, [sp, #32]
   564a8:	bl	2af28 <fputs@plt+0x19d90>
   564ac:	ldr	sl, [sp, #148]	; 0x94
   564b0:	b	558ec <fputs@plt+0x44754>
   564b4:	ldr	r3, [sp, #64]	; 0x40
   564b8:	str	r3, [sp]
   564bc:	mov	r3, r8
   564c0:	ldr	r2, [sp, #92]	; 0x5c
   564c4:	mov	r1, #49	; 0x31
   564c8:	ldr	r0, [sp, #32]
   564cc:	bl	2af28 <fputs@plt+0x19d90>
   564d0:	str	r6, [sp]
   564d4:	ldr	r3, [sp, #64]	; 0x40
   564d8:	ldr	r2, [sp, #56]	; 0x38
   564dc:	mov	r1, #110	; 0x6e
   564e0:	ldr	r0, [sp, #32]
   564e4:	bl	2af28 <fputs@plt+0x19d90>
   564e8:	mov	r1, #16
   564ec:	ldr	r0, [sp, #32]
   564f0:	bl	17154 <fputs@plt+0x5fbc>
   564f4:	b	558ec <fputs@plt+0x44754>
   564f8:	ldr	r3, [sp, #116]	; 0x74
   564fc:	ldr	r2, [sp, #112]	; 0x70
   56500:	mov	r1, #14
   56504:	ldr	r0, [sp, #32]
   56508:	bl	2b55c <fputs@plt+0x1a3c4>
   5650c:	b	55a48 <fputs@plt+0x448b0>
   56510:	mov	r3, #0
   56514:	str	r3, [fp, #792]	; 0x318
   56518:	ldr	r3, [sp, #40]	; 0x28
   5651c:	str	r3, [sp, #96]	; 0x60
   56520:	b	55ae0 <fputs@plt+0x44948>
   56524:	ldr	r3, [sp, #52]	; 0x34
   56528:	cmp	r3, #0
   5652c:	moveq	r6, #0
   56530:	beq	54bb8 <fputs@plt+0x43a20>
   56534:	mov	r1, #105	; 0x69
   56538:	mov	r3, r7
   5653c:	ldr	r2, [sp, #48]	; 0x30
   56540:	ldr	r0, [sp, #32]
   56544:	bl	2b55c <fputs@plt+0x1a3c4>
   56548:	b	54c58 <fputs@plt+0x43ac0>
   5654c:	mov	r1, r5
   56550:	ldr	r0, [sp, #88]	; 0x58
   56554:	bl	19b40 <fputs@plt+0x89a8>
   56558:	ldr	r3, [sp, #32]
   5655c:	ldr	r2, [r3, #32]
   56560:	mov	r3, #7
   56564:	strb	r3, [fp, #781]	; 0x30d
   56568:	ldr	r5, [sp, #48]	; 0x30
   5656c:	str	r5, [fp, #784]	; 0x310
   56570:	str	r2, [fp, #788]	; 0x314
   56574:	ldr	r4, [sl, #76]	; 0x4c
   56578:	add	r4, r4, #1
   5657c:	str	r4, [sl, #76]	; 0x4c
   56580:	mov	r3, r4
   56584:	mov	r2, r5
   56588:	mov	r1, #103	; 0x67
   5658c:	ldr	r9, [sp, #32]
   56590:	mov	r0, r9
   56594:	bl	2b55c <fputs@plt+0x1a3c4>
   56598:	mov	r3, r4
   5659c:	mvn	r2, #0
   565a0:	mov	r1, r5
   565a4:	mov	r0, sl
   565a8:	bl	18164 <fputs@plt+0x6fcc>
   565ac:	str	r4, [sp]
   565b0:	mov	r3, r7
   565b4:	mov	r2, r6
   565b8:	mov	r1, r8
   565bc:	mov	r0, r9
   565c0:	bl	2af28 <fputs@plt+0x19d90>
   565c4:	mov	r1, #83	; 0x53
   565c8:	mov	r0, r9
   565cc:	bl	17154 <fputs@plt+0x5fbc>
   565d0:	b	547f0 <fputs@plt+0x43658>
   565d4:	ldr	r3, [sp, #56]	; 0x38
   565d8:	ldrh	r3, [r3, #18]
   565dc:	tst	r3, #40	; 0x28
   565e0:	movne	r7, #1
   565e4:	moveq	r7, #0
   565e8:	ldr	r3, [sp, #64]	; 0x40
   565ec:	cmp	r8, #0
   565f0:	cmpeq	r3, #0
   565f4:	movne	r6, #1
   565f8:	moveq	r6, #0
   565fc:	b	56434 <fputs@plt+0x4529c>
   56600:	ldr	r3, [sp, #56]	; 0x38
   56604:	ldrh	r3, [r3, #18]
   56608:	tst	r3, #40	; 0x28
   5660c:	movne	r7, #1
   56610:	moveq	r7, #0
   56614:	ldr	r3, [sp, #64]	; 0x40
   56618:	cmp	r8, #0
   5661c:	cmpeq	r3, #0
   56620:	movne	r6, #1
   56624:	moveq	r6, #0
   56628:	b	55088 <fputs@plt+0x43ef0>
   5662c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56630:	sub	sp, sp, #284	; 0x11c
   56634:	mov	r5, r2
   56638:	ldr	r7, [r0, #468]	; 0x1d4
   5663c:	ldr	r3, [r0, #472]	; 0x1d8
   56640:	add	r2, r3, #1
   56644:	str	r2, [r0, #472]	; 0x1d8
   56648:	str	r3, [r0, #468]	; 0x1d4
   5664c:	ldr	r9, [r0]
   56650:	subs	r8, r1, #0
   56654:	beq	59440 <fputs@plt+0x482a8>
   56658:	mov	r6, r0
   5665c:	ldrb	r3, [r9, #69]	; 0x45
   56660:	cmp	r3, #0
   56664:	movne	fp, #1
   56668:	bne	5667c <fputs@plt+0x454e4>
   5666c:	ldr	r3, [r0, #68]	; 0x44
   56670:	cmp	r3, #0
   56674:	movne	fp, #1
   56678:	beq	56688 <fputs@plt+0x454f0>
   5667c:	mov	r0, fp
   56680:	add	sp, sp, #284	; 0x11c
   56684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56688:	mov	r2, #0
   5668c:	str	r2, [sp]
   56690:	mov	r3, r2
   56694:	mov	r1, #21
   56698:	bl	3573c <fputs@plt+0x245a4>
   5669c:	cmp	r0, #0
   566a0:	movne	fp, #1
   566a4:	bne	5667c <fputs@plt+0x454e4>
   566a8:	mov	r2, #48	; 0x30
   566ac:	mov	r1, #0
   566b0:	add	r0, sp, #188	; 0xbc
   566b4:	bl	10f64 <memset@plt>
   566b8:	ldrb	r3, [r5]
   566bc:	cmp	r3, #8
   566c0:	bls	5672c <fputs@plt+0x45594>
   566c4:	mov	r2, #0
   566c8:	mov	r1, r8
   566cc:	mov	r0, r6
   566d0:	bl	1be8c <fputs@plt+0xacf4>
   566d4:	mov	r2, #32
   566d8:	mov	r1, #0
   566dc:	add	r0, sp, #236	; 0xec
   566e0:	bl	10f64 <memset@plt>
   566e4:	ldr	r3, [r8, #44]	; 0x2c
   566e8:	str	r3, [sp, #236]	; 0xec
   566ec:	ldr	fp, [r6, #68]	; 0x44
   566f0:	cmp	fp, #0
   566f4:	bne	56708 <fputs@plt+0x45570>
   566f8:	ldrb	r3, [r9, #69]	; 0x45
   566fc:	str	r3, [sp, #32]
   56700:	cmp	r3, #0
   56704:	beq	56750 <fputs@plt+0x455b8>
   56708:	str	r7, [r6, #468]	; 0x1d4
   5670c:	mov	fp, #1
   56710:	ldr	r1, [sp, #216]	; 0xd8
   56714:	mov	r0, r9
   56718:	bl	1fc00 <fputs@plt+0xea68>
   5671c:	ldr	r1, [sp, #228]	; 0xe4
   56720:	mov	r0, r9
   56724:	bl	1fc00 <fputs@plt+0xea68>
   56728:	b	5667c <fputs@plt+0x454e4>
   5672c:	ldr	r1, [r8, #44]	; 0x2c
   56730:	mov	r0, r9
   56734:	bl	23c38 <fputs@plt+0x12aa0>
   56738:	mov	r3, #0
   5673c:	str	r3, [r8, #44]	; 0x2c
   56740:	ldr	r3, [r8, #8]
   56744:	bic	r3, r3, #1
   56748:	str	r3, [r8, #8]
   5674c:	b	566c4 <fputs@plt+0x4552c>
   56750:	ldr	sl, [r8, #28]
   56754:	ldr	r3, [r8, #8]
   56758:	lsr	r3, r3, #3
   5675c:	and	r3, r3, #1
   56760:	str	r3, [sp, #28]
   56764:	ldr	r3, [r8]
   56768:	ldr	r3, [r3]
   5676c:	cmp	r3, #1
   56770:	ble	56784 <fputs@plt+0x455ec>
   56774:	ldrb	r3, [r5]
   56778:	sub	r3, r3, #10
   5677c:	cmp	r3, #1
   56780:	bls	567bc <fputs@plt+0x45624>
   56784:	ldr	r3, [r8, #48]	; 0x30
   56788:	cmp	r3, #0
   5678c:	bne	56e7c <fputs@plt+0x45ce4>
   56790:	ldr	r3, [sl]
   56794:	cmp	r3, #0
   56798:	ble	56e7c <fputs@plt+0x45ce4>
   5679c:	mov	r4, fp
   567a0:	mov	r3, #72	; 0x48
   567a4:	str	r3, [sp, #44]	; 0x2c
   567a8:	str	r7, [sp, #40]	; 0x28
   567ac:	str	fp, [sp, #36]	; 0x24
   567b0:	mov	fp, r6
   567b4:	str	r5, [sp, #24]
   567b8:	b	56b80 <fputs@plt+0x459e8>
   567bc:	ldr	r1, [pc, #2984]	; 5736c <fputs@plt+0x461d4>
   567c0:	mov	r0, r6
   567c4:	bl	35674 <fputs@plt+0x244dc>
   567c8:	str	r7, [r6, #468]	; 0x1d4
   567cc:	mov	fp, #1
   567d0:	b	56710 <fputs@plt+0x45578>
   567d4:	ldr	r7, [sp, #40]	; 0x28
   567d8:	mov	r6, fp
   567dc:	ldr	r3, [r3]
   567e0:	str	r0, [sp]
   567e4:	ldr	r1, [pc, #2948]	; 57370 <fputs@plt+0x461d8>
   567e8:	mov	r0, fp
   567ec:	bl	35674 <fputs@plt+0x244dc>
   567f0:	b	56708 <fputs@plt+0x45570>
   567f4:	ldr	lr, [sp, #28]
   567f8:	cmp	lr, #0
   567fc:	beq	5999c <fputs@plt+0x48804>
   56800:	ldr	lr, [r7, #44]	; 0x2c
   56804:	cmp	lr, #0
   56808:	bne	56b40 <fputs@plt+0x459a8>
   5680c:	b	5999c <fputs@plt+0x48804>
   56810:	mov	r3, #72	; 0x48
   56814:	mla	r3, r3, r4, r6
   56818:	ldrb	r3, [r3, #44]	; 0x2c
   5681c:	tst	r3, #32
   56820:	bne	56b40 <fputs@plt+0x459a8>
   56824:	ldr	r3, [r7, #48]	; 0x30
   56828:	cmp	r3, #0
   5682c:	beq	5687c <fputs@plt+0x456e4>
   56830:	ldr	r1, [r7, #44]	; 0x2c
   56834:	ldr	r3, [sp, #28]
   56838:	orr	r3, r2, r3
   5683c:	cmp	r1, #0
   56840:	orrne	r3, r3, #1
   56844:	cmp	r3, #0
   56848:	bne	56b40 <fputs@plt+0x459a8>
   5684c:	ldr	r3, [r6]
   56850:	cmp	r3, #1
   56854:	moveq	r3, r7
   56858:	bne	56b40 <fputs@plt+0x459a8>
   5685c:	cmp	r3, #0
   56860:	bne	56c64 <fputs@plt+0x45acc>
   56864:	cmp	r0, #0
   56868:	beq	5687c <fputs@plt+0x456e4>
   5686c:	ldr	r1, [r0]
   56870:	ldr	r3, [sp, #36]	; 0x24
   56874:	cmp	r3, r1
   56878:	blt	56ca0 <fputs@plt+0x45b08>
   5687c:	ldr	r3, [fp, #496]	; 0x1f0
   56880:	str	r3, [sp, #48]	; 0x30
   56884:	mov	r2, #72	; 0x48
   56888:	mla	r3, r2, r4, r6
   5688c:	ldr	r2, [r3, #52]	; 0x34
   56890:	str	r2, [sp, #64]	; 0x40
   56894:	ldr	r3, [r3, #16]
   56898:	str	r3, [fp, #496]	; 0x1f0
   5689c:	mov	r2, #0
   568a0:	str	r2, [sp]
   568a4:	mov	r3, r2
   568a8:	mov	r1, #21
   568ac:	mov	r0, fp
   568b0:	bl	3573c <fputs@plt+0x245a4>
   568b4:	ldr	r3, [sp, #48]	; 0x30
   568b8:	str	r3, [fp, #496]	; 0x1f0
   568bc:	ldr	r3, [r7, #48]	; 0x30
   568c0:	str	r3, [sp, #48]	; 0x30
   568c4:	ldr	r3, [sp, #48]	; 0x30
   568c8:	cmp	r3, #0
   568cc:	bne	56cc0 <fputs@plt+0x45b28>
   568d0:	mov	r3, #72	; 0x48
   568d4:	mla	r7, r3, r4, r6
   568d8:	ldr	r3, [r7, #28]
   568dc:	str	r3, [sp, #48]	; 0x30
   568e0:	ldr	r1, [r7, #12]
   568e4:	mov	r0, r5
   568e8:	bl	1fc00 <fputs@plt+0xea68>
   568ec:	ldr	r1, [r7, #16]
   568f0:	mov	r0, r5
   568f4:	bl	1fc00 <fputs@plt+0xea68>
   568f8:	ldr	r1, [r7, #20]
   568fc:	mov	r0, r5
   56900:	bl	1fc00 <fputs@plt+0xea68>
   56904:	mov	r3, #0
   56908:	str	r3, [r7, #12]
   5690c:	str	r3, [r7, #16]
   56910:	str	r3, [r7, #20]
   56914:	str	r3, [r7, #28]
   56918:	ldr	r3, [r7, #24]
   5691c:	cmp	r3, #0
   56920:	beq	56960 <fputs@plt+0x457c8>
   56924:	ldrh	r2, [r3, #36]	; 0x24
   56928:	cmp	r2, #1
   5692c:	subne	r2, r2, #1
   56930:	strhne	r2, [r3, #36]	; 0x24
   56934:	bne	56950 <fputs@plt+0x457b8>
   56938:	ldr	r2, [fp, #416]	; 0x1a0
   5693c:	cmp	r2, #0
   56940:	moveq	r2, fp
   56944:	ldr	r1, [r2, #528]	; 0x210
   56948:	str	r1, [r3, #68]	; 0x44
   5694c:	str	r3, [r2, #528]	; 0x210
   56950:	mov	r3, #72	; 0x48
   56954:	mla	r3, r3, r4, r6
   56958:	mov	r2, #0
   5695c:	str	r2, [r3, #24]
   56960:	mov	r3, #72	; 0x48
   56964:	mul	r3, r3, r4
   56968:	str	r3, [sp, #60]	; 0x3c
   5696c:	mov	r7, r8
   56970:	ldr	r3, [sp, #48]	; 0x30
   56974:	mov	r2, r3
   56978:	mov	r3, #72	; 0x48
   5697c:	mul	r3, r3, r4
   56980:	str	r3, [sp, #68]	; 0x44
   56984:	add	r3, r6, r3
   56988:	str	r3, [sp, #72]	; 0x48
   5698c:	add	r3, r4, #1
   56990:	str	r3, [sp, #76]	; 0x4c
   56994:	str	r9, [sp, #80]	; 0x50
   56998:	str	sl, [sp, #56]	; 0x38
   5699c:	mov	r4, r2
   569a0:	str	fp, [sp, #84]	; 0x54
   569a4:	str	r8, [sp, #88]	; 0x58
   569a8:	ldr	r8, [r4, #28]
   569ac:	ldr	fp, [r8]
   569b0:	ldr	r6, [r7, #28]
   569b4:	cmp	r6, #0
   569b8:	beq	56d64 <fputs@plt+0x45bcc>
   569bc:	ldr	r3, [sp, #72]	; 0x48
   569c0:	ldrb	r3, [r3, #44]	; 0x2c
   569c4:	str	r3, [sp, #52]	; 0x34
   569c8:	cmp	fp, #1
   569cc:	ble	569f8 <fputs@plt+0x45860>
   569d0:	ldr	r3, [sp, #76]	; 0x4c
   569d4:	sub	r2, fp, #1
   569d8:	mov	r1, r6
   569dc:	mov	r0, r5
   569e0:	bl	2c760 <fputs@plt+0x1b5c8>
   569e4:	mov	r6, r0
   569e8:	str	r0, [r7, #28]
   569ec:	ldrb	r3, [r5, #69]	; 0x45
   569f0:	cmp	r3, #0
   569f4:	bne	56b00 <fputs@plt+0x45968>
   569f8:	ldr	r3, [sp, #60]	; 0x3c
   569fc:	add	r9, r6, r3
   56a00:	add	r8, r8, #8
   56a04:	ldr	sl, [sp, #36]	; 0x24
   56a08:	add	r9, r9, #72	; 0x48
   56a0c:	cmp	fp, sl
   56a10:	bgt	56d94 <fputs@plt+0x45bfc>
   56a14:	ldr	r3, [sp, #68]	; 0x44
   56a18:	add	r6, r6, r3
   56a1c:	ldrb	r3, [sp, #52]	; 0x34
   56a20:	strb	r3, [r6, #44]	; 0x2c
   56a24:	ldr	r9, [r7]
   56a28:	ldr	r8, [sp, #36]	; 0x24
   56a2c:	ldr	r3, [r9]
   56a30:	cmp	r8, r3
   56a34:	blt	56dcc <fputs@plt+0x45c34>
   56a38:	ldr	r3, [r4, #44]	; 0x2c
   56a3c:	cmp	r3, #0
   56a40:	ldrne	r2, [sp, #36]	; 0x24
   56a44:	bne	56e28 <fputs@plt+0x45c90>
   56a48:	mov	r2, #0
   56a4c:	ldr	r1, [r4, #32]
   56a50:	mov	r0, r5
   56a54:	bl	20f5c <fputs@plt+0xfdc4>
   56a58:	mov	r2, r0
   56a5c:	ldr	r3, [sp, #56]	; 0x38
   56a60:	cmp	r3, #0
   56a64:	beq	56e44 <fputs@plt+0x45cac>
   56a68:	ldr	r6, [r7, #32]
   56a6c:	str	r6, [r7, #40]	; 0x28
   56a70:	str	r0, [r7, #32]
   56a74:	mov	r2, #0
   56a78:	ldr	r1, [r4, #40]	; 0x28
   56a7c:	mov	r0, r5
   56a80:	bl	20f5c <fputs@plt+0xfdc4>
   56a84:	mov	r2, r0
   56a88:	mov	r1, r6
   56a8c:	mov	r0, r5
   56a90:	bl	24004 <fputs@plt+0x12e6c>
   56a94:	str	r0, [r7, #40]	; 0x28
   56a98:	mov	r2, #0
   56a9c:	ldr	r1, [r4, #36]	; 0x24
   56aa0:	mov	r0, r5
   56aa4:	bl	207a0 <fputs@plt+0xf608>
   56aa8:	str	r0, [r7, #36]	; 0x24
   56aac:	mov	r3, #0
   56ab0:	str	r3, [sp]
   56ab4:	ldr	r3, [r4]
   56ab8:	ldr	r2, [sp, #64]	; 0x40
   56abc:	mov	r1, r7
   56ac0:	mov	r0, r5
   56ac4:	bl	243e4 <fputs@plt+0x1324c>
   56ac8:	ldr	r3, [r4, #8]
   56acc:	and	r2, r3, #1
   56ad0:	ldr	r3, [r7, #8]
   56ad4:	orr	r3, r3, r2
   56ad8:	str	r3, [r7, #8]
   56adc:	ldr	r3, [r4, #56]	; 0x38
   56ae0:	cmp	r3, #0
   56ae4:	strne	r3, [r7, #56]	; 0x38
   56ae8:	movne	r3, #0
   56aec:	strne	r3, [r4, #56]	; 0x38
   56af0:	ldr	r7, [r7, #48]	; 0x30
   56af4:	ldr	r4, [r4, #48]	; 0x30
   56af8:	cmp	r7, #0
   56afc:	bne	569a8 <fputs@plt+0x45810>
   56b00:	ldr	r9, [sp, #80]	; 0x50
   56b04:	ldr	sl, [sp, #56]	; 0x38
   56b08:	ldr	fp, [sp, #84]	; 0x54
   56b0c:	ldr	r8, [sp, #88]	; 0x58
   56b10:	ldr	r1, [sp, #48]	; 0x30
   56b14:	mov	r0, r5
   56b18:	bl	23b94 <fputs@plt+0x129fc>
   56b1c:	cmp	sl, #0
   56b20:	mvneq	r4, #0
   56b24:	beq	56b40 <fputs@plt+0x459a8>
   56b28:	ldr	r3, [r8, #8]
   56b2c:	orr	r3, r3, #8
   56b30:	str	r3, [r8, #8]
   56b34:	mov	r3, #1
   56b38:	str	r3, [sp, #28]
   56b3c:	mvn	r4, #0
   56b40:	ldr	sl, [r8, #28]
   56b44:	ldrb	r3, [r9, #69]	; 0x45
   56b48:	cmp	r3, #0
   56b4c:	bne	59900 <fputs@plt+0x48768>
   56b50:	ldr	r3, [sp, #24]
   56b54:	ldrb	r3, [r3]
   56b58:	cmp	r3, #8
   56b5c:	ldrhi	r3, [r8, #44]	; 0x2c
   56b60:	strhi	r3, [sp, #236]	; 0xec
   56b64:	add	r4, r4, #1
   56b68:	ldr	r3, [r8, #48]	; 0x30
   56b6c:	cmp	r3, #0
   56b70:	bne	56e6c <fputs@plt+0x45cd4>
   56b74:	ldr	r3, [sl]
   56b78:	cmp	r3, r4
   56b7c:	ble	56e58 <fputs@plt+0x45cc0>
   56b80:	add	r3, r4, r4, lsl #3
   56b84:	add	r3, sl, r3, lsl #3
   56b88:	ldr	r1, [r3, #28]
   56b8c:	ldr	r3, [r3, #24]
   56b90:	cmp	r1, #0
   56b94:	beq	56b64 <fputs@plt+0x459cc>
   56b98:	ldrsh	r2, [r3, #34]	; 0x22
   56b9c:	ldr	r0, [r1]
   56ba0:	ldr	r0, [r0]
   56ba4:	cmp	r2, r0
   56ba8:	bne	567d4 <fputs@plt+0x4563c>
   56bac:	ldr	r5, [fp]
   56bb0:	ldrh	r3, [r5, #64]	; 0x40
   56bb4:	tst	r3, #1
   56bb8:	bne	56b40 <fputs@plt+0x459a8>
   56bbc:	ldr	r3, [r1, #8]
   56bc0:	ldr	r6, [r8, #28]
   56bc4:	ands	sl, r3, #8
   56bc8:	beq	56c1c <fputs@plt+0x45a84>
   56bcc:	ldr	r3, [sp, #28]
   56bd0:	cmp	r3, #0
   56bd4:	bne	56b40 <fputs@plt+0x459a8>
   56bd8:	ldr	r3, [r6]
   56bdc:	cmp	r3, #1
   56be0:	bgt	56b40 <fputs@plt+0x459a8>
   56be4:	ldr	r3, [r8, #32]
   56be8:	cmp	r3, #0
   56bec:	beq	56bfc <fputs@plt+0x45a64>
   56bf0:	ldr	r3, [r3, #4]
   56bf4:	tst	r3, #2097152	; 0x200000
   56bf8:	bne	56b40 <fputs@plt+0x459a8>
   56bfc:	ldr	r0, [r8]
   56c00:	bl	17c20 <fputs@plt+0x6a88>
   56c04:	tst	r0, #2097152	; 0x200000
   56c08:	bne	56b40 <fputs@plt+0x459a8>
   56c0c:	ldr	r0, [r8, #44]	; 0x2c
   56c10:	bl	17c20 <fputs@plt+0x6a88>
   56c14:	tst	r0, #2097152	; 0x200000
   56c18:	bne	56b40 <fputs@plt+0x459a8>
   56c1c:	add	r3, r4, r4, lsl #3
   56c20:	add	r3, r6, r3, lsl #3
   56c24:	ldr	r7, [r3, #28]
   56c28:	ldr	r3, [r7, #56]	; 0x38
   56c2c:	cmp	r3, #0
   56c30:	beq	59914 <fputs@plt+0x4877c>
   56c34:	ldr	r2, [r8, #56]	; 0x38
   56c38:	cmp	r2, #0
   56c3c:	bne	56b40 <fputs@plt+0x459a8>
   56c40:	ldr	r2, [r7, #60]	; 0x3c
   56c44:	cmp	r2, #0
   56c48:	bne	56b40 <fputs@plt+0x459a8>
   56c4c:	ldr	r1, [r8, #8]
   56c50:	adds	r3, r3, #0
   56c54:	movne	r3, #1
   56c58:	ands	r2, r3, r1, lsr #7
   56c5c:	bne	56b40 <fputs@plt+0x459a8>
   56c60:	b	5992c <fputs@plt+0x48794>
   56c64:	ldr	r2, [r3, #8]
   56c68:	tst	r2, #9
   56c6c:	bne	56b40 <fputs@plt+0x459a8>
   56c70:	ldr	r2, [r3, #48]	; 0x30
   56c74:	cmp	r2, #0
   56c78:	beq	56c88 <fputs@plt+0x45af0>
   56c7c:	ldrb	r1, [r3, #4]
   56c80:	cmp	r1, #116	; 0x74
   56c84:	bne	56b40 <fputs@plt+0x459a8>
   56c88:	ldr	r3, [r3, #28]
   56c8c:	ldr	r1, [r3]
   56c90:	mov	r3, r2
   56c94:	cmp	r1, #0
   56c98:	bgt	5685c <fputs@plt+0x456c4>
   56c9c:	b	56b40 <fputs@plt+0x459a8>
   56ca0:	ldr	r2, [r0, #4]
   56ca4:	mov	ip, #20
   56ca8:	mla	r2, ip, r3, r2
   56cac:	ldrh	r2, [r2, #16]
   56cb0:	cmp	r2, #0
   56cb4:	beq	56b40 <fputs@plt+0x459a8>
   56cb8:	add	r3, r3, #1
   56cbc:	b	56874 <fputs@plt+0x456dc>
   56cc0:	ldr	r3, [r8, #44]	; 0x2c
   56cc4:	str	r3, [sp, #52]	; 0x34
   56cc8:	ldr	r2, [r8, #56]	; 0x38
   56ccc:	str	r2, [sp, #56]	; 0x38
   56cd0:	ldr	r1, [r8, #60]	; 0x3c
   56cd4:	str	r1, [sp, #60]	; 0x3c
   56cd8:	ldr	r7, [r8, #48]	; 0x30
   56cdc:	mov	r0, #0
   56ce0:	str	r0, [r8, #44]	; 0x2c
   56ce4:	str	r0, [r8, #28]
   56ce8:	str	r0, [r8, #48]	; 0x30
   56cec:	str	r0, [r8, #56]	; 0x38
   56cf0:	str	r0, [r8, #60]	; 0x3c
   56cf4:	mov	r2, r0
   56cf8:	mov	r1, r8
   56cfc:	mov	r0, r5
   56d00:	bl	20a84 <fputs@plt+0xf8ec>
   56d04:	ldr	r1, [sp, #60]	; 0x3c
   56d08:	str	r1, [r8, #60]	; 0x3c
   56d0c:	ldr	r2, [sp, #56]	; 0x38
   56d10:	str	r2, [r8, #56]	; 0x38
   56d14:	ldr	r3, [sp, #52]	; 0x34
   56d18:	str	r3, [r8, #44]	; 0x2c
   56d1c:	str	r6, [r8, #28]
   56d20:	mov	r3, #116	; 0x74
   56d24:	strb	r3, [r8, #4]
   56d28:	cmp	r0, #0
   56d2c:	streq	r7, [r8, #48]	; 0x30
   56d30:	beq	56d48 <fputs@plt+0x45bb0>
   56d34:	str	r7, [r0, #48]	; 0x30
   56d38:	cmp	r7, #0
   56d3c:	strne	r0, [r7, #52]	; 0x34
   56d40:	str	r8, [r0, #52]	; 0x34
   56d44:	str	r0, [r8, #48]	; 0x30
   56d48:	ldrb	r3, [r5, #69]	; 0x45
   56d4c:	cmp	r3, #0
   56d50:	bne	56b1c <fputs@plt+0x45984>
   56d54:	ldr	r3, [sp, #48]	; 0x30
   56d58:	ldr	r3, [r3, #48]	; 0x30
   56d5c:	str	r3, [sp, #48]	; 0x30
   56d60:	b	568c4 <fputs@plt+0x4572c>
   56d64:	mov	r3, #0
   56d68:	mov	r2, r3
   56d6c:	mov	r1, r3
   56d70:	mov	r0, r5
   56d74:	bl	2c884 <fputs@plt+0x1b6ec>
   56d78:	mov	r6, r0
   56d7c:	str	r0, [r7, #28]
   56d80:	cmp	r0, #0
   56d84:	beq	56b00 <fputs@plt+0x45968>
   56d88:	ldr	r3, [sp, #32]
   56d8c:	str	r3, [sp, #52]	; 0x34
   56d90:	b	569c8 <fputs@plt+0x45830>
   56d94:	ldr	r1, [r9, #-12]
   56d98:	mov	r0, r5
   56d9c:	bl	2019c <fputs@plt+0xf004>
   56da0:	ldr	r2, [sp, #44]	; 0x2c
   56da4:	mov	r1, r8
   56da8:	sub	r0, r9, #64	; 0x40
   56dac:	bl	11000 <memcpy@plt>
   56db0:	ldr	r2, [sp, #44]	; 0x2c
   56db4:	mov	r1, #0
   56db8:	mov	r0, r8
   56dbc:	bl	10f64 <memset@plt>
   56dc0:	add	sl, sl, #1
   56dc4:	add	r8, r8, #72	; 0x48
   56dc8:	b	56a08 <fputs@plt+0x45870>
   56dcc:	mov	r3, #20
   56dd0:	mul	r6, r3, r8
   56dd4:	ldr	r3, [r9, #4]
   56dd8:	add	r3, r3, r6
   56ddc:	ldr	r2, [r3, #4]
   56de0:	cmp	r2, #0
   56de4:	bne	56e08 <fputs@plt+0x45c70>
   56de8:	ldr	r1, [r3, #8]
   56dec:	mov	r0, r5
   56df0:	bl	1d600 <fputs@plt+0xc468>
   56df4:	mov	sl, r0
   56df8:	bl	13e24 <fputs@plt+0x2c8c>
   56dfc:	ldr	r3, [r9, #4]
   56e00:	add	r3, r3, r6
   56e04:	str	sl, [r3, #4]
   56e08:	add	r8, r8, #1
   56e0c:	b	56a2c <fputs@plt+0x45894>
   56e10:	ldr	r1, [r3, #4]
   56e14:	mov	r0, #20
   56e18:	mla	r1, r0, r2, r1
   56e1c:	mov	r0, #0
   56e20:	strh	r0, [r1, #16]
   56e24:	add	r2, r2, #1
   56e28:	ldr	r1, [r3]
   56e2c:	cmp	r2, r1
   56e30:	blt	56e10 <fputs@plt+0x45c78>
   56e34:	str	r3, [r7, #44]	; 0x2c
   56e38:	mov	r3, #0
   56e3c:	str	r3, [r4, #44]	; 0x2c
   56e40:	b	56a48 <fputs@plt+0x458b0>
   56e44:	ldr	r1, [r7, #32]
   56e48:	mov	r0, r5
   56e4c:	bl	24004 <fputs@plt+0x12e6c>
   56e50:	str	r0, [r7, #32]
   56e54:	b	56aac <fputs@plt+0x45914>
   56e58:	ldr	r7, [sp, #40]	; 0x28
   56e5c:	mov	r6, fp
   56e60:	ldr	fp, [sp, #36]	; 0x24
   56e64:	ldr	r5, [sp, #24]
   56e68:	b	56e7c <fputs@plt+0x45ce4>
   56e6c:	ldr	r7, [sp, #40]	; 0x28
   56e70:	mov	r6, fp
   56e74:	ldr	fp, [sp, #36]	; 0x24
   56e78:	ldr	r5, [sp, #24]
   56e7c:	mov	r0, r6
   56e80:	bl	2afc0 <fputs@plt+0x19e28>
   56e84:	subs	r3, r0, #0
   56e88:	str	r3, [sp, #24]
   56e8c:	beq	56708 <fputs@plt+0x45570>
   56e90:	ldr	r4, [r8, #48]	; 0x30
   56e94:	cmp	r4, #0
   56e98:	beq	56f0c <fputs@plt+0x45d74>
   56e9c:	ldr	r3, [r6]
   56ea0:	str	r3, [sp, #36]	; 0x24
   56ea4:	add	ip, sp, #116	; 0x74
   56ea8:	mov	lr, r5
   56eac:	ldm	lr!, {r0, r1, r2, r3}
   56eb0:	stmia	ip!, {r0, r1, r2, r3}
   56eb4:	ldr	r3, [lr]
   56eb8:	str	r3, [ip]
   56ebc:	ldr	r3, [r4, #44]	; 0x2c
   56ec0:	cmp	r3, #0
   56ec4:	beq	56f30 <fputs@plt+0x45d98>
   56ec8:	ldrb	r0, [r8, #4]
   56ecc:	bl	19754 <fputs@plt+0x85bc>
   56ed0:	mov	r2, r0
   56ed4:	ldr	r1, [pc, #1176]	; 57374 <fputs@plt+0x461dc>
   56ed8:	mov	r0, r6
   56edc:	bl	35674 <fputs@plt+0x244dc>
   56ee0:	mov	sl, #0
   56ee4:	mov	fp, #1
   56ee8:	ldr	r3, [sp, #124]	; 0x7c
   56eec:	str	r3, [r5, #8]
   56ef0:	ldr	r3, [sp, #128]	; 0x80
   56ef4:	str	r3, [r5, #12]
   56ef8:	mov	r1, sl
   56efc:	ldr	r0, [sp, #36]	; 0x24
   56f00:	bl	23b94 <fputs@plt+0x129fc>
   56f04:	str	r7, [r6, #468]	; 0x1d4
   56f08:	b	5667c <fputs@plt+0x454e4>
   56f0c:	ldr	r3, [sl]
   56f10:	cmp	r3, #0
   56f14:	ble	58428 <fputs@plt+0x47290>
   56f18:	mov	r4, fp
   56f1c:	str	r7, [sp, #36]	; 0x24
   56f20:	str	fp, [sp, #44]	; 0x2c
   56f24:	str	r5, [sp, #48]	; 0x30
   56f28:	mov	r5, sl
   56f2c:	b	58290 <fputs@plt+0x470f8>
   56f30:	ldr	r3, [r4, #56]	; 0x38
   56f34:	cmp	r3, #0
   56f38:	beq	56f60 <fputs@plt+0x45dc8>
   56f3c:	ldrb	r0, [r8, #4]
   56f40:	bl	19754 <fputs@plt+0x85bc>
   56f44:	mov	r2, r0
   56f48:	ldr	r1, [pc, #1064]	; 57378 <fputs@plt+0x461e0>
   56f4c:	mov	r0, r6
   56f50:	bl	35674 <fputs@plt+0x244dc>
   56f54:	mov	sl, #0
   56f58:	mov	fp, #1
   56f5c:	b	56ee8 <fputs@plt+0x45d50>
   56f60:	mov	r0, r6
   56f64:	bl	2afc0 <fputs@plt+0x19e28>
   56f68:	str	r0, [sp, #24]
   56f6c:	ldrb	r3, [sp, #116]	; 0x74
   56f70:	cmp	r3, #12
   56f74:	beq	57024 <fputs@plt+0x45e8c>
   56f78:	ldr	r3, [r8, #8]
   56f7c:	tst	r3, #512	; 0x200
   56f80:	bne	57044 <fputs@plt+0x45eac>
   56f84:	tst	r3, #8192	; 0x2000
   56f88:	bne	570a0 <fputs@plt+0x45f08>
   56f8c:	ldr	r3, [r8, #44]	; 0x2c
   56f90:	cmp	r3, #0
   56f94:	beq	57a44 <fputs@plt+0x468ac>
   56f98:	ldr	r3, [r6]
   56f9c:	str	r3, [sp, #28]
   56fa0:	ldr	r3, [r6, #8]
   56fa4:	mov	r4, r3
   56fa8:	str	r3, [sp, #24]
   56fac:	mov	r0, r3
   56fb0:	bl	2ae08 <fputs@plt+0x19c70>
   56fb4:	str	r0, [sp, #32]
   56fb8:	mov	r0, r4
   56fbc:	bl	2ae08 <fputs@plt+0x19c70>
   56fc0:	str	r0, [sp, #52]	; 0x34
   56fc4:	ldrb	r3, [r8, #4]
   56fc8:	str	r3, [sp, #36]	; 0x24
   56fcc:	ldr	sl, [r8, #48]	; 0x30
   56fd0:	ldr	r2, [r8, #44]	; 0x2c
   56fd4:	str	r2, [sp, #40]	; 0x28
   56fd8:	ldr	r4, [r2]
   56fdc:	cmp	r3, #116	; 0x74
   56fe0:	movne	r9, #1
   56fe4:	strne	r5, [sp, #44]	; 0x2c
   56fe8:	ldrne	r5, [sp, #40]	; 0x28
   56fec:	bne	572a8 <fputs@plt+0x46110>
   56ff0:	add	r2, r4, #1
   56ff4:	lsl	r2, r2, #2
   56ff8:	mov	r3, #0
   56ffc:	ldr	r0, [sp, #28]
   57000:	bl	13b5c <fputs@plt+0x29c4>
   57004:	subs	r3, r0, #0
   57008:	str	r3, [sp, #76]	; 0x4c
   5700c:	beq	57900 <fputs@plt+0x46768>
   57010:	str	r4, [r3]
   57014:	ldr	r3, [sp, #40]	; 0x28
   57018:	ldr	r2, [r3, #4]
   5701c:	mov	r3, #1
   57020:	b	57398 <fputs@plt+0x46200>
   57024:	ldr	r3, [r8]
   57028:	ldr	r3, [r3]
   5702c:	ldr	r2, [sp, #120]	; 0x78
   57030:	mov	r1, #57	; 0x39
   57034:	bl	2b55c <fputs@plt+0x1a3c4>
   57038:	mov	r3, #14
   5703c:	strb	r3, [sp, #116]	; 0x74
   57040:	b	56f78 <fputs@plt+0x45de0>
   57044:	mov	r4, #1
   57048:	ldr	sl, [r8, #48]	; 0x30
   5704c:	cmp	sl, #0
   57050:	addne	r4, r4, #1
   57054:	movne	r8, sl
   57058:	bne	57048 <fputs@plt+0x45eb0>
   5705c:	cmp	r8, #0
   57060:	beq	57098 <fputs@plt+0x45f00>
   57064:	ldr	r9, [r8, #48]	; 0x30
   57068:	mov	r3, #0
   5706c:	str	r3, [r8, #48]	; 0x30
   57070:	add	r2, sp, #116	; 0x74
   57074:	mov	r1, r8
   57078:	mov	r0, r6
   5707c:	bl	5662c <fputs@plt+0x45494>
   57080:	str	r9, [r8, #48]	; 0x30
   57084:	cmp	r0, #0
   57088:	bne	58120 <fputs@plt+0x46f88>
   5708c:	strh	r4, [r8, #6]
   57090:	ldr	r8, [r8, #52]	; 0x34
   57094:	b	5705c <fputs@plt+0x45ec4>
   57098:	mov	sl, r8
   5709c:	b	56ee8 <fputs@plt+0x45d50>
   570a0:	ldr	r4, [r8, #28]
   570a4:	ldr	r3, [r8]
   570a8:	ldr	r3, [r3]
   570ac:	str	r3, [sp, #40]	; 0x28
   570b0:	ldr	r3, [r6, #8]
   570b4:	str	r3, [sp, #28]
   570b8:	ldr	r3, [r8, #48]	; 0x30
   570bc:	str	r3, [sp, #44]	; 0x2c
   570c0:	mov	r2, #0
   570c4:	str	r2, [sp]
   570c8:	mov	r3, r2
   570cc:	mov	r1, #33	; 0x21
   570d0:	mov	r0, r6
   570d4:	bl	3573c <fputs@plt+0x245a4>
   570d8:	subs	r3, r0, #0
   570dc:	str	r3, [sp, #48]	; 0x30
   570e0:	bne	59688 <fputs@plt+0x484f0>
   570e4:	ldr	r0, [sp, #28]
   570e8:	bl	2ae08 <fputs@plt+0x19c70>
   570ec:	mov	r2, r0
   570f0:	str	r0, [sp, #52]	; 0x34
   570f4:	mov	r1, r8
   570f8:	mov	r0, r6
   570fc:	bl	5aec4 <fputs@plt+0x49d2c>
   57100:	ldr	r3, [r8, #56]	; 0x38
   57104:	str	r3, [sp, #64]	; 0x40
   57108:	ldr	r3, [r8, #60]	; 0x3c
   5710c:	str	r3, [sp, #68]	; 0x44
   57110:	ldr	r3, [r8, #12]
   57114:	str	r3, [sp, #60]	; 0x3c
   57118:	ldr	r3, [r8, #16]
   5711c:	str	r3, [sp, #72]	; 0x48
   57120:	mov	r3, #0
   57124:	str	r3, [r8, #60]	; 0x3c
   57128:	str	r3, [r8, #56]	; 0x38
   5712c:	str	r3, [r8, #16]
   57130:	str	r3, [r8, #12]
   57134:	ldr	sl, [r8, #44]	; 0x2c
   57138:	ldr	r1, [r4]
   5713c:	ldr	r3, [sp, #48]	; 0x30
   57140:	mov	r2, #72	; 0x48
   57144:	b	5715c <fputs@plt+0x45fc4>
   57148:	mla	r0, r2, r3, r4
   5714c:	ldrb	r0, [r0, #45]	; 0x2d
   57150:	tst	r0, #32
   57154:	bne	57170 <fputs@plt+0x45fd8>
   57158:	add	r3, r3, #1
   5715c:	cmp	r3, r1
   57160:	blt	57148 <fputs@plt+0x45fb0>
   57164:	ldr	r3, [sp, #48]	; 0x30
   57168:	str	r3, [sp, #32]
   5716c:	b	57180 <fputs@plt+0x45fe8>
   57170:	mov	r2, #72	; 0x48
   57174:	mla	r3, r2, r3, r4
   57178:	ldr	r3, [r3, #52]	; 0x34
   5717c:	str	r3, [sp, #32]
   57180:	ldr	r9, [r6, #72]	; 0x48
   57184:	add	r3, r9, #1
   57188:	str	r3, [sp, #56]	; 0x38
   5718c:	str	r3, [r6, #72]	; 0x48
   57190:	ldrb	r3, [r8, #4]
   57194:	cmp	r3, #115	; 0x73
   57198:	bne	571f4 <fputs@plt+0x4605c>
   5719c:	cmp	sl, #0
   571a0:	bne	599f0 <fputs@plt+0x48858>
   571a4:	add	r3, r9, #2
   571a8:	str	r3, [r6, #72]	; 0x48
   571ac:	mov	r3, #6
   571b0:	strb	r3, [sp, #156]	; 0x9c
   571b4:	str	r9, [sp, #160]	; 0xa0
   571b8:	mov	r3, #0
   571bc:	strb	r3, [sp, #157]	; 0x9d
   571c0:	str	r3, [sp, #164]	; 0xa4
   571c4:	str	r3, [sp, #168]	; 0xa8
   571c8:	ldr	r4, [r6, #76]	; 0x4c
   571cc:	add	r4, r4, #1
   571d0:	str	r4, [r6, #76]	; 0x4c
   571d4:	ldr	r3, [sp, #40]	; 0x28
   571d8:	str	r3, [sp]
   571dc:	mov	r3, r4
   571e0:	ldr	r2, [sp, #32]
   571e4:	mov	r1, #60	; 0x3c
   571e8:	ldr	r0, [sp, #28]
   571ec:	bl	2af28 <fputs@plt+0x19d90>
   571f0:	b	57248 <fputs@plt+0x460b0>
   571f4:	cmp	sl, #0
   571f8:	bne	59470 <fputs@plt+0x482d8>
   571fc:	mov	r3, #5
   57200:	strb	r3, [sp, #156]	; 0x9c
   57204:	str	r9, [sp, #160]	; 0xa0
   57208:	mov	r3, #0
   5720c:	strb	r3, [sp, #157]	; 0x9d
   57210:	str	r3, [sp, #164]	; 0xa4
   57214:	str	r3, [sp, #168]	; 0xa8
   57218:	ldr	r4, [r6, #76]	; 0x4c
   5721c:	add	r4, r4, #1
   57220:	str	r4, [r6, #76]	; 0x4c
   57224:	ldr	r3, [sp, #40]	; 0x28
   57228:	str	r3, [sp]
   5722c:	mov	r3, r4
   57230:	ldr	r2, [sp, #32]
   57234:	mov	r1, #60	; 0x3c
   57238:	ldr	r0, [sp, #28]
   5723c:	bl	2af28 <fputs@plt+0x19d90>
   57240:	ldr	r3, [sp, #48]	; 0x30
   57244:	str	r3, [sp, #56]	; 0x38
   57248:	ldr	r3, [sp, #40]	; 0x28
   5724c:	mov	r2, r9
   57250:	mov	r1, #57	; 0x39
   57254:	ldr	r0, [sp, #28]
   57258:	bl	2b55c <fputs@plt+0x1a3c4>
   5725c:	b	594fc <fputs@plt+0x48364>
   57260:	mov	r3, r4
   57264:	mov	r2, r9
   57268:	mov	r1, #102	; 0x66
   5726c:	ldr	r0, [sp, #28]
   57270:	bl	2b55c <fputs@plt+0x1a3c4>
   57274:	b	595a4 <fputs@plt+0x4840c>
   57278:	mov	r3, #0
   5727c:	str	r3, [r8, #48]	; 0x30
   57280:	add	r2, sp, #156	; 0x9c
   57284:	mov	r1, r8
   57288:	mov	r0, r6
   5728c:	bl	5662c <fputs@plt+0x45494>
   57290:	ldr	r3, [sp, #44]	; 0x2c
   57294:	str	r3, [r8, #48]	; 0x30
   57298:	b	5964c <fputs@plt+0x484b4>
   5729c:	cmp	r4, #0
   572a0:	beq	57304 <fputs@plt+0x4616c>
   572a4:	add	r9, r9, #1
   572a8:	ldr	r3, [sp, #28]
   572ac:	ldrb	r3, [r3, #69]	; 0x45
   572b0:	cmp	r3, #0
   572b4:	bne	57360 <fputs@plt+0x461c8>
   572b8:	ldr	r3, [r8]
   572bc:	ldr	r3, [r3]
   572c0:	cmp	r9, r3
   572c4:	bgt	57354 <fputs@plt+0x461bc>
   572c8:	ldr	r2, [r5, #4]
   572cc:	cmp	r4, #0
   572d0:	ble	5729c <fputs@plt+0x46104>
   572d4:	ldrh	r3, [r2, #16]
   572d8:	cmp	r9, r3
   572dc:	beq	572a4 <fputs@plt+0x4610c>
   572e0:	mov	r3, fp
   572e4:	add	r3, r3, #1
   572e8:	add	r2, r2, #20
   572ec:	cmp	r3, r4
   572f0:	beq	57304 <fputs@plt+0x4616c>
   572f4:	ldrh	r1, [r2, #16]
   572f8:	cmp	r1, r9
   572fc:	bne	572e4 <fputs@plt+0x4614c>
   57300:	b	572a4 <fputs@plt+0x4610c>
   57304:	mov	r2, #0
   57308:	mov	r1, #132	; 0x84
   5730c:	ldr	r0, [sp, #28]
   57310:	bl	1d33c <fputs@plt+0xc1a4>
   57314:	subs	r2, r0, #0
   57318:	beq	57a3c <fputs@plt+0x468a4>
   5731c:	ldr	r3, [r2, #4]
   57320:	orr	r3, r3, #1024	; 0x400
   57324:	str	r3, [r2, #4]
   57328:	str	r9, [r2, #8]
   5732c:	mov	r1, r5
   57330:	mov	r0, r6
   57334:	bl	2ce34 <fputs@plt+0x1bc9c>
   57338:	subs	r5, r0, #0
   5733c:	ldrne	r3, [r5, #4]
   57340:	movne	r2, #20
   57344:	mlane	r3, r2, r4, r3
   57348:	strhne	r9, [r3, #16]
   5734c:	addne	r4, r4, #1
   57350:	b	572a4 <fputs@plt+0x4610c>
   57354:	str	r5, [sp, #40]	; 0x28
   57358:	ldr	r5, [sp, #44]	; 0x2c
   5735c:	b	56ff0 <fputs@plt+0x45e58>
   57360:	str	r5, [sp, #40]	; 0x28
   57364:	ldr	r5, [sp, #44]	; 0x2c
   57368:	b	56ff0 <fputs@plt+0x45e58>
   5736c:	andeq	r6, r8, ip, ror r4
   57370:	andeq	r6, r8, r4, asr #9
   57374:	andeq	r6, r8, ip, ror #9
   57378:	andeq	r6, r8, ip, lsl r5
   5737c:	andeq	r5, r8, r4, asr r9
   57380:	ldrh	r1, [r2, #16]
   57384:	sub	r1, r1, #1
   57388:	ldr	r0, [sp, #76]	; 0x4c
   5738c:	str	r1, [r0, r3, lsl #2]
   57390:	add	r3, r3, #1
   57394:	add	r2, r2, #20
   57398:	cmp	r4, r3
   5739c:	bge	57380 <fputs@plt+0x461e8>
   573a0:	mov	r2, #1
   573a4:	mov	r1, r8
   573a8:	mov	r0, r6
   573ac:	bl	3a664 <fputs@plt+0x294cc>
   573b0:	str	r0, [sp, #80]	; 0x50
   573b4:	ldr	r3, [sp, #40]	; 0x28
   573b8:	str	r3, [r8, #44]	; 0x2c
   573bc:	mov	r2, #0
   573c0:	mov	r1, r3
   573c4:	ldr	r0, [r6]
   573c8:	bl	207a0 <fputs@plt+0xf608>
   573cc:	str	r0, [sl, #44]	; 0x2c
   573d0:	ldr	r3, [sp, #36]	; 0x24
   573d4:	cmp	r3, #116	; 0x74
   573d8:	beq	57948 <fputs@plt+0x467b0>
   573dc:	ldr	r3, [r8]
   573e0:	ldr	r3, [r3]
   573e4:	mov	r9, r3
   573e8:	str	r3, [sp, #40]	; 0x28
   573ec:	ldr	r2, [r6, #76]	; 0x4c
   573f0:	add	r1, r2, #1
   573f4:	str	r1, [sp, #64]	; 0x40
   573f8:	add	r3, r3, #1
   573fc:	add	r3, r3, r2
   57400:	str	r3, [r6, #76]	; 0x4c
   57404:	mov	r3, r1
   57408:	mov	r2, #0
   5740c:	mov	r1, #22
   57410:	ldr	r0, [sp, #24]
   57414:	bl	2b55c <fputs@plt+0x1a3c4>
   57418:	mov	r2, #1
   5741c:	mov	r1, r9
   57420:	ldr	r0, [sp, #28]
   57424:	bl	1c3ac <fputs@plt+0xb214>
   57428:	subs	r3, r0, #0
   5742c:	str	r3, [sp, #44]	; 0x2c
   57430:	movne	r9, fp
   57434:	bne	57938 <fputs@plt+0x467a0>
   57438:	mov	r3, #0
   5743c:	str	r3, [r8, #48]	; 0x30
   57440:	str	r3, [sl, #52]	; 0x34
   57444:	ldr	r3, [pc, #-208]	; 5737c <fputs@plt+0x461e4>
   57448:	ldr	r2, [r8, #44]	; 0x2c
   5744c:	mov	r1, r8
   57450:	mov	r0, r6
   57454:	bl	35a48 <fputs@plt+0x248b0>
   57458:	ldr	r3, [sl, #48]	; 0x30
   5745c:	cmp	r3, #0
   57460:	bne	57478 <fputs@plt+0x462e0>
   57464:	ldr	r3, [pc, #-240]	; 5737c <fputs@plt+0x461e4>
   57468:	ldr	r2, [sl, #44]	; 0x2c
   5746c:	mov	r1, sl
   57470:	mov	r0, r6
   57474:	bl	35a48 <fputs@plt+0x248b0>
   57478:	ldr	r2, [sp, #32]
   5747c:	mov	r1, r8
   57480:	mov	r0, r6
   57484:	bl	5aec4 <fputs@plt+0x49d2c>
   57488:	ldr	r1, [r8, #12]
   5748c:	ldr	r2, [sp, #36]	; 0x24
   57490:	adds	r3, r1, #0
   57494:	movne	r3, #1
   57498:	cmp	r2, #116	; 0x74
   5749c:	movne	r3, #0
   574a0:	cmp	r3, #0
   574a4:	streq	fp, [sp, #68]	; 0x44
   574a8:	streq	fp, [sp, #56]	; 0x38
   574ac:	beq	57500 <fputs@plt+0x46368>
   574b0:	ldr	r3, [r6, #76]	; 0x4c
   574b4:	add	r2, r3, #1
   574b8:	str	r2, [sp, #56]	; 0x38
   574bc:	add	r3, r3, #2
   574c0:	str	r3, [sp, #68]	; 0x44
   574c4:	str	r3, [r6, #76]	; 0x4c
   574c8:	ldr	r2, [r8, #16]
   574cc:	cmp	r2, #0
   574d0:	addne	r2, r2, #1
   574d4:	ldreq	r2, [r8, #12]
   574d8:	ldr	r3, [sp, #56]	; 0x38
   574dc:	mov	r1, #30
   574e0:	ldr	r9, [sp, #24]
   574e4:	mov	r0, r9
   574e8:	bl	2b55c <fputs@plt+0x1a3c4>
   574ec:	ldr	r3, [sp, #68]	; 0x44
   574f0:	ldr	r2, [sp, #56]	; 0x38
   574f4:	mov	r1, #30
   574f8:	mov	r0, r9
   574fc:	bl	2b55c <fputs@plt+0x1a3c4>
   57500:	ldr	r1, [r8, #56]	; 0x38
   57504:	ldr	r0, [sp, #28]
   57508:	bl	23ba4 <fputs@plt+0x12a0c>
   5750c:	mov	r9, #0
   57510:	str	r9, [r8, #56]	; 0x38
   57514:	ldr	r1, [r8, #60]	; 0x3c
   57518:	ldr	r0, [sp, #28]
   5751c:	bl	23ba4 <fputs@plt+0x12a0c>
   57520:	str	r9, [r8, #60]	; 0x3c
   57524:	ldr	r3, [r6, #76]	; 0x4c
   57528:	add	r2, r3, #1
   5752c:	add	r1, r3, #2
   57530:	add	r0, r3, #3
   57534:	str	r0, [sp, #60]	; 0x3c
   57538:	add	r3, r3, #4
   5753c:	str	r3, [sp, #72]	; 0x48
   57540:	str	r3, [r6, #76]	; 0x4c
   57544:	mov	r3, #13
   57548:	strb	r3, [sp, #136]	; 0x88
   5754c:	str	r2, [sp, #140]	; 0x8c
   57550:	strb	r9, [sp, #137]	; 0x89
   57554:	str	r9, [sp, #144]	; 0x90
   57558:	str	r9, [sp, #148]	; 0x94
   5755c:	strb	r3, [sp, #156]	; 0x9c
   57560:	str	r1, [sp, #48]	; 0x30
   57564:	str	r1, [sp, #160]	; 0xa0
   57568:	strb	r9, [sp, #157]	; 0x9d
   5756c:	str	r9, [sp, #164]	; 0xa4
   57570:	str	r9, [sp, #168]	; 0xa8
   57574:	ldr	r0, [sp, #24]
   57578:	ldr	r3, [r0, #32]
   5757c:	add	r3, r3, #1
   57580:	str	r3, [sp]
   57584:	mov	r3, r9
   57588:	str	r2, [sp, #40]	; 0x28
   5758c:	mov	r1, #16
   57590:	bl	2af28 <fputs@plt+0x19d90>
   57594:	str	r0, [sp, #84]	; 0x54
   57598:	ldr	ip, [sp, #56]	; 0x38
   5759c:	str	ip, [sl, #12]
   575a0:	ldr	ip, [r6, #472]	; 0x1d8
   575a4:	str	ip, [sp, #88]	; 0x58
   575a8:	add	ip, sp, #136	; 0x88
   575ac:	mov	r2, ip
   575b0:	mov	r1, sl
   575b4:	mov	r0, r6
   575b8:	bl	5662c <fputs@plt+0x45494>
   575bc:	ldr	r1, [sp, #40]	; 0x28
   575c0:	ldr	r0, [sp, #24]
   575c4:	bl	2b530 <fputs@plt+0x1a398>
   575c8:	ldr	r1, [sp, #84]	; 0x54
   575cc:	ldr	r0, [sp, #24]
   575d0:	bl	171a8 <fputs@plt+0x6010>
   575d4:	ldr	r0, [sp, #24]
   575d8:	ldr	r3, [r0, #32]
   575dc:	add	r3, r3, #1
   575e0:	str	r3, [sp]
   575e4:	mov	r3, r9
   575e8:	ldr	r2, [sp, #48]	; 0x30
   575ec:	mov	r1, #16
   575f0:	bl	2af28 <fputs@plt+0x19d90>
   575f4:	str	r0, [sp, #84]	; 0x54
   575f8:	ldr	r2, [r8, #12]
   575fc:	str	r2, [sp, #56]	; 0x38
   57600:	ldr	ip, [r8, #16]
   57604:	str	ip, [sp, #92]	; 0x5c
   57608:	ldr	lr, [sp, #68]	; 0x44
   5760c:	str	lr, [r8, #12]
   57610:	str	r9, [r8, #16]
   57614:	ldr	lr, [r6, #472]	; 0x1d8
   57618:	str	lr, [sp, #96]	; 0x60
   5761c:	add	r2, sp, #156	; 0x9c
   57620:	mov	r1, r8
   57624:	mov	r0, r6
   57628:	bl	5662c <fputs@plt+0x45494>
   5762c:	ldr	r2, [sp, #56]	; 0x38
   57630:	str	r2, [r8, #12]
   57634:	ldr	ip, [sp, #92]	; 0x5c
   57638:	str	ip, [r8, #16]
   5763c:	ldr	r1, [sp, #48]	; 0x30
   57640:	ldr	r0, [sp, #24]
   57644:	bl	2b530 <fputs@plt+0x1a398>
   57648:	ldr	r3, [sp, #32]
   5764c:	str	r3, [sp, #12]
   57650:	ldr	r3, [sp, #44]	; 0x2c
   57654:	str	r3, [sp, #8]
   57658:	ldr	r3, [sp, #64]	; 0x40
   5765c:	str	r3, [sp, #4]
   57660:	ldr	r0, [sp, #60]	; 0x3c
   57664:	str	r0, [sp]
   57668:	mov	r3, r5
   5766c:	add	r2, sp, #136	; 0x88
   57670:	mov	r1, r8
   57674:	mov	r0, r6
   57678:	bl	2b834 <fputs@plt+0x1a69c>
   5767c:	str	r0, [sp, #68]	; 0x44
   57680:	ldr	r3, [sp, #36]	; 0x24
   57684:	sub	r9, r3, #115	; 0x73
   57688:	cmp	r9, #1
   5768c:	bhi	576c8 <fputs@plt+0x46530>
   57690:	ldr	r3, [sp, #32]
   57694:	str	r3, [sp, #12]
   57698:	ldr	r3, [sp, #44]	; 0x2c
   5769c:	str	r3, [sp, #8]
   576a0:	ldr	r3, [sp, #64]	; 0x40
   576a4:	str	r3, [sp, #4]
   576a8:	ldr	r3, [sp, #72]	; 0x48
   576ac:	str	r3, [sp]
   576b0:	mov	r3, r5
   576b4:	add	r2, sp, #156	; 0x9c
   576b8:	mov	r1, r8
   576bc:	mov	r0, r6
   576c0:	bl	2b834 <fputs@plt+0x1a69c>
   576c4:	mov	fp, r0
   576c8:	ldr	r0, [sp, #44]	; 0x2c
   576cc:	bl	201f8 <fputs@plt+0xf060>
   576d0:	ldr	r3, [sp, #36]	; 0x24
   576d4:	sub	r3, r3, #117	; 0x75
   576d8:	cmp	r3, #1
   576dc:	bls	57958 <fputs@plt+0x467c0>
   576e0:	mov	r3, fp
   576e4:	ldr	r2, [sp, #72]	; 0x48
   576e8:	mov	r1, #14
   576ec:	ldr	r0, [sp, #24]
   576f0:	bl	2b55c <fputs@plt+0x1a3c4>
   576f4:	str	r0, [sp, #44]	; 0x2c
   576f8:	ldr	r3, [sp, #32]
   576fc:	ldr	r2, [sp, #48]	; 0x30
   57700:	mov	r1, #18
   57704:	ldr	r0, [sp, #24]
   57708:	bl	2b55c <fputs@plt+0x1a3c4>
   5770c:	str	r0, [sp, #64]	; 0x40
   57710:	ldr	r1, [sp, #44]	; 0x2c
   57714:	ldr	r0, [sp, #24]
   57718:	bl	2b758 <fputs@plt+0x1a5c0>
   5771c:	ldrsh	r1, [sl, #6]
   57720:	ldrsh	r0, [r8, #6]
   57724:	bl	151fc <fputs@plt+0x4064>
   57728:	strh	r0, [r8, #6]
   5772c:	ldr	r3, [sp, #36]	; 0x24
   57730:	cmp	r3, #118	; 0x76
   57734:	bne	57968 <fputs@plt+0x467d0>
   57738:	ldrsh	r3, [sl, #6]
   5773c:	ldrsh	r2, [r8, #6]
   57740:	cmp	r2, r3
   57744:	strhgt	r3, [r8, #6]
   57748:	ldr	r3, [sp, #68]	; 0x44
   5774c:	ldr	r2, [sp, #60]	; 0x3c
   57750:	mov	r1, #14
   57754:	ldr	r0, [sp, #24]
   57758:	bl	2b55c <fputs@plt+0x1a3c4>
   5775c:	str	r0, [sp, #36]	; 0x24
   57760:	ldr	r3, [sp, #44]	; 0x2c
   57764:	ldr	r2, [sp, #40]	; 0x28
   57768:	mov	r1, #18
   5776c:	ldr	r0, [sp, #24]
   57770:	bl	2b55c <fputs@plt+0x1a3c4>
   57774:	ldr	r1, [sp, #52]	; 0x34
   57778:	ldr	r0, [sp, #24]
   5777c:	bl	2b758 <fputs@plt+0x1a5c0>
   57780:	ldr	r3, [sp, #36]	; 0x24
   57784:	add	r2, r3, #1
   57788:	str	r2, [sp, #60]	; 0x3c
   5778c:	ldr	r3, [sp, #44]	; 0x2c
   57790:	str	r3, [sp, #56]	; 0x38
   57794:	ldr	r3, [sp, #24]
   57798:	ldr	r3, [r3, #32]
   5779c:	str	r3, [sp, #44]	; 0x2c
   577a0:	cmp	r9, #1
   577a4:	bhi	577bc <fputs@plt+0x46624>
   577a8:	mov	r3, fp
   577ac:	ldr	r2, [sp, #72]	; 0x48
   577b0:	mov	r1, #14
   577b4:	ldr	r0, [sp, #24]
   577b8:	bl	2b55c <fputs@plt+0x1a3c4>
   577bc:	ldr	r3, [sp, #56]	; 0x38
   577c0:	ldr	r2, [sp, #48]	; 0x30
   577c4:	mov	r1, #18
   577c8:	ldr	r9, [sp, #24]
   577cc:	mov	r0, r9
   577d0:	bl	2b55c <fputs@plt+0x1a3c4>
   577d4:	ldr	fp, [sp, #52]	; 0x34
   577d8:	mov	r1, fp
   577dc:	mov	r0, r9
   577e0:	bl	2b758 <fputs@plt+0x1a5c0>
   577e4:	ldr	r1, [sp, #84]	; 0x54
   577e8:	mov	r0, r9
   577ec:	bl	171a8 <fputs@plt+0x6010>
   577f0:	ldr	r3, [sp, #64]	; 0x40
   577f4:	ldr	r2, [sp, #40]	; 0x28
   577f8:	mov	r1, #18
   577fc:	mov	r0, r9
   57800:	bl	2b55c <fputs@plt+0x1a3c4>
   57804:	ldr	r3, [sp, #56]	; 0x38
   57808:	ldr	r2, [sp, #48]	; 0x30
   5780c:	mov	r1, #18
   57810:	mov	r0, r9
   57814:	bl	2b55c <fputs@plt+0x1a3c4>
   57818:	mov	r1, fp
   5781c:	mov	r0, r9
   57820:	bl	1712c <fputs@plt+0x5f94>
   57824:	mvn	r3, #14
   57828:	str	r3, [sp, #8]
   5782c:	ldr	r3, [sp, #76]	; 0x4c
   57830:	str	r3, [sp, #4]
   57834:	mov	r2, #0
   57838:	str	r2, [sp]
   5783c:	mov	r3, r2
   57840:	mov	r1, #41	; 0x29
   57844:	mov	r0, r9
   57848:	bl	2b058 <fputs@plt+0x19ec0>
   5784c:	mvn	r3, #5
   57850:	str	r3, [sp, #8]
   57854:	ldr	r3, [sp, #80]	; 0x50
   57858:	str	r3, [sp, #4]
   5785c:	str	r4, [sp]
   57860:	ldr	r3, [sp, #164]	; 0xa4
   57864:	ldr	r2, [sp, #144]	; 0x90
   57868:	mov	r1, #42	; 0x2a
   5786c:	mov	r0, r9
   57870:	bl	2b058 <fputs@plt+0x19ec0>
   57874:	mov	r1, #1
   57878:	mov	r0, r9
   5787c:	bl	17154 <fputs@plt+0x5fbc>
   57880:	ldr	r3, [sp, #44]	; 0x2c
   57884:	str	r3, [sp]
   57888:	ldr	r3, [sp, #36]	; 0x24
   5788c:	ldr	r2, [sp, #60]	; 0x3c
   57890:	mov	r1, #43	; 0x2b
   57894:	mov	r0, r9
   57898:	bl	2af28 <fputs@plt+0x19d90>
   5789c:	ldr	r1, [sp, #32]
   578a0:	mov	r0, r9
   578a4:	bl	1712c <fputs@plt+0x5f94>
   578a8:	ldrb	r3, [r5]
   578ac:	cmp	r3, #9
   578b0:	moveq	r3, sl
   578b4:	beq	57a1c <fputs@plt+0x46884>
   578b8:	ldr	r1, [r8, #48]	; 0x30
   578bc:	cmp	r1, #0
   578c0:	beq	578cc <fputs@plt+0x46734>
   578c4:	ldr	r0, [sp, #28]
   578c8:	bl	23b94 <fputs@plt+0x129fc>
   578cc:	str	sl, [r8, #48]	; 0x30
   578d0:	str	r8, [sl, #52]	; 0x34
   578d4:	ldrb	r1, [r8, #4]
   578d8:	mov	r3, #0
   578dc:	str	r3, [sp]
   578e0:	ldr	r3, [sp, #96]	; 0x60
   578e4:	ldr	r2, [sp, #88]	; 0x58
   578e8:	mov	r0, r6
   578ec:	bl	3ed44 <fputs@plt+0x2dbac>
   578f0:	ldr	r3, [r6, #68]	; 0x44
   578f4:	adds	fp, r3, #0
   578f8:	movne	fp, #1
   578fc:	b	56f04 <fputs@plt+0x45d6c>
   57900:	mov	r3, #0
   57904:	str	r3, [sp, #80]	; 0x50
   57908:	b	573b4 <fputs@plt+0x4621c>
   5790c:	mov	r2, r9
   57910:	mov	r1, r8
   57914:	mov	r0, r6
   57918:	bl	3a60c <fputs@plt+0x29474>
   5791c:	ldr	r2, [sp, #44]	; 0x2c
   57920:	add	r3, r2, r9, lsl #2
   57924:	str	r0, [r3, #20]
   57928:	ldr	r3, [r2, #16]
   5792c:	mov	r2, #0
   57930:	strb	r2, [r3, r9]
   57934:	add	r9, r9, #1
   57938:	ldr	r3, [sp, #40]	; 0x28
   5793c:	cmp	r3, r9
   57940:	bgt	5790c <fputs@plt+0x46774>
   57944:	b	57438 <fputs@plt+0x462a0>
   57948:	str	fp, [sp, #64]	; 0x40
   5794c:	mov	r3, #0
   57950:	str	r3, [sp, #44]	; 0x2c
   57954:	b	57438 <fputs@plt+0x462a0>
   57958:	ldr	r3, [sp, #32]
   5795c:	str	r3, [sp, #64]	; 0x40
   57960:	str	r3, [sp, #44]	; 0x2c
   57964:	b	5772c <fputs@plt+0x46594>
   57968:	ldr	r3, [sp, #68]	; 0x44
   5796c:	ldr	r2, [sp, #60]	; 0x3c
   57970:	mov	r1, #14
   57974:	ldr	r0, [sp, #24]
   57978:	bl	2b55c <fputs@plt+0x1a3c4>
   5797c:	str	r0, [sp, #56]	; 0x38
   57980:	ldr	r3, [sp, #32]
   57984:	ldr	r2, [sp, #40]	; 0x28
   57988:	mov	r1, #18
   5798c:	ldr	r0, [sp, #24]
   57990:	bl	2b55c <fputs@plt+0x1a3c4>
   57994:	ldr	r1, [sp, #56]	; 0x38
   57998:	ldr	r0, [sp, #24]
   5799c:	bl	2b758 <fputs@plt+0x1a5c0>
   579a0:	ldr	r3, [sp, #68]	; 0x44
   579a4:	ldr	r2, [sp, #60]	; 0x3c
   579a8:	mov	r1, #14
   579ac:	ldr	r0, [sp, #24]
   579b0:	bl	2b55c <fputs@plt+0x1a3c4>
   579b4:	str	r0, [sp, #60]	; 0x3c
   579b8:	ldr	r3, [sp, #44]	; 0x2c
   579bc:	ldr	r2, [sp, #40]	; 0x28
   579c0:	mov	r1, #18
   579c4:	ldr	r0, [sp, #24]
   579c8:	bl	2b55c <fputs@plt+0x1a3c4>
   579cc:	ldr	r1, [sp, #52]	; 0x34
   579d0:	ldr	r0, [sp, #24]
   579d4:	bl	2b758 <fputs@plt+0x1a5c0>
   579d8:	ldr	r0, [sp, #36]	; 0x24
   579dc:	cmp	r0, #116	; 0x74
   579e0:	beq	57a0c <fputs@plt+0x46874>
   579e4:	ldr	r3, [sp, #44]	; 0x2c
   579e8:	ldr	r2, [sp, #40]	; 0x28
   579ec:	mov	r1, #18
   579f0:	ldr	r0, [sp, #24]
   579f4:	bl	2b55c <fputs@plt+0x1a3c4>
   579f8:	str	r0, [sp, #36]	; 0x24
   579fc:	ldr	r1, [sp, #52]	; 0x34
   57a00:	ldr	r0, [sp, #24]
   57a04:	bl	2b758 <fputs@plt+0x1a5c0>
   57a08:	b	57794 <fputs@plt+0x465fc>
   57a0c:	ldr	r3, [sp, #60]	; 0x3c
   57a10:	str	r3, [sp, #36]	; 0x24
   57a14:	b	57794 <fputs@plt+0x465fc>
   57a18:	mov	r3, r2
   57a1c:	ldr	r2, [r3, #48]	; 0x30
   57a20:	cmp	r2, #0
   57a24:	bne	57a18 <fputs@plt+0x46880>
   57a28:	ldr	r2, [r3]
   57a2c:	ldr	r1, [r3, #28]
   57a30:	mov	r0, r6
   57a34:	bl	3e598 <fputs@plt+0x2d400>
   57a38:	b	578b8 <fputs@plt+0x46720>
   57a3c:	mov	fp, #7
   57a40:	b	56f04 <fputs@plt+0x45d6c>
   57a44:	ldrb	r3, [r8, #4]
   57a48:	cmp	r3, #116	; 0x74
   57a4c:	beq	57c8c <fputs@plt+0x46af4>
   57a50:	cmp	r3, #117	; 0x75
   57a54:	beq	57a60 <fputs@plt+0x468c8>
   57a58:	cmp	r3, #115	; 0x73
   57a5c:	bne	57de8 <fputs@plt+0x46c50>
   57a60:	ldrb	r3, [sp, #116]	; 0x74
   57a64:	cmp	r3, #1
   57a68:	ldreq	r9, [sp, #120]	; 0x78
   57a6c:	beq	57ab0 <fputs@plt+0x46918>
   57a70:	ldr	r9, [r6, #72]	; 0x48
   57a74:	add	r3, r9, #1
   57a78:	str	r3, [r6, #72]	; 0x48
   57a7c:	mov	r3, #0
   57a80:	mov	r2, r9
   57a84:	mov	r1, #57	; 0x39
   57a88:	ldr	r0, [sp, #24]
   57a8c:	bl	2b55c <fputs@plt+0x1a3c4>
   57a90:	str	r0, [r8, #20]
   57a94:	mov	r3, r8
   57a98:	ldr	r2, [r3, #52]	; 0x34
   57a9c:	cmp	r2, #0
   57aa0:	bne	57dbc <fputs@plt+0x46c24>
   57aa4:	ldr	r2, [r3, #8]
   57aa8:	orr	r2, r2, #16
   57aac:	str	r2, [r3, #8]
   57ab0:	mov	r3, #1
   57ab4:	strb	r3, [sp, #156]	; 0x9c
   57ab8:	str	r9, [sp, #160]	; 0xa0
   57abc:	mov	r3, #0
   57ac0:	strb	r3, [sp, #157]	; 0x9d
   57ac4:	str	r3, [sp, #164]	; 0xa4
   57ac8:	str	r3, [sp, #168]	; 0xa8
   57acc:	ldr	r3, [r6, #472]	; 0x1d8
   57ad0:	str	r3, [sp, #44]	; 0x2c
   57ad4:	add	r2, sp, #156	; 0x9c
   57ad8:	mov	r1, r4
   57adc:	mov	r0, r6
   57ae0:	bl	5662c <fputs@plt+0x45494>
   57ae4:	cmp	r0, #0
   57ae8:	movne	fp, r0
   57aec:	movne	sl, #0
   57af0:	bne	56ee8 <fputs@plt+0x45d50>
   57af4:	ldrb	r3, [r8, #4]
   57af8:	cmp	r3, #117	; 0x75
   57afc:	moveq	r3, #2
   57b00:	movne	r3, #1
   57b04:	mov	r2, #0
   57b08:	str	r2, [r8, #48]	; 0x30
   57b0c:	ldr	r2, [r8, #56]	; 0x38
   57b10:	str	r2, [sp, #40]	; 0x28
   57b14:	mov	r2, #0
   57b18:	str	r2, [r8, #56]	; 0x38
   57b1c:	ldr	r2, [r8, #60]	; 0x3c
   57b20:	str	r2, [sp, #48]	; 0x30
   57b24:	mov	r2, #0
   57b28:	str	r2, [r8, #60]	; 0x3c
   57b2c:	add	r2, sp, #280	; 0x118
   57b30:	strb	r3, [r2, #-124]!	; 0xffffff84
   57b34:	ldr	r3, [r6, #472]	; 0x1d8
   57b38:	str	r3, [sp, #32]
   57b3c:	mov	r1, r8
   57b40:	mov	r0, r6
   57b44:	bl	5662c <fputs@plt+0x45494>
   57b48:	str	r0, [sp, #28]
   57b4c:	ldr	r1, [r8, #44]	; 0x2c
   57b50:	ldr	r0, [sp, #36]	; 0x24
   57b54:	bl	23c38 <fputs@plt+0x12aa0>
   57b58:	ldr	sl, [r8, #48]	; 0x30
   57b5c:	str	r4, [r8, #48]	; 0x30
   57b60:	mov	r3, #0
   57b64:	str	r3, [r8, #44]	; 0x2c
   57b68:	ldrb	r3, [r8, #4]
   57b6c:	cmp	r3, #115	; 0x73
   57b70:	bne	57b84 <fputs@plt+0x469ec>
   57b74:	ldrsh	r1, [r4, #6]
   57b78:	ldrsh	r0, [r8, #6]
   57b7c:	bl	151fc <fputs@plt+0x4064>
   57b80:	strh	r0, [r8, #6]
   57b84:	ldr	r1, [r8, #56]	; 0x38
   57b88:	ldr	r0, [sp, #36]	; 0x24
   57b8c:	bl	23ba4 <fputs@plt+0x12a0c>
   57b90:	ldr	r3, [sp, #40]	; 0x28
   57b94:	str	r3, [r8, #56]	; 0x38
   57b98:	ldr	r3, [sp, #48]	; 0x30
   57b9c:	str	r3, [r8, #60]	; 0x3c
   57ba0:	mov	r3, #0
   57ba4:	str	r3, [r8, #12]
   57ba8:	str	r3, [r8, #16]
   57bac:	ldrb	r3, [sp, #116]	; 0x74
   57bb0:	cmp	r3, #1
   57bb4:	beq	59698 <fputs@plt+0x48500>
   57bb8:	cmp	r3, #9
   57bbc:	moveq	r3, r8
   57bc0:	beq	57dc8 <fputs@plt+0x46c30>
   57bc4:	ldr	r4, [sp, #24]
   57bc8:	mov	r0, r4
   57bcc:	bl	2ae08 <fputs@plt+0x19c70>
   57bd0:	str	r0, [sp, #40]	; 0x28
   57bd4:	mov	r0, r4
   57bd8:	bl	2ae08 <fputs@plt+0x19c70>
   57bdc:	str	r0, [sp, #48]	; 0x30
   57be0:	ldr	r2, [sp, #40]	; 0x28
   57be4:	mov	r1, r8
   57be8:	mov	r0, r6
   57bec:	bl	5aec4 <fputs@plt+0x49d2c>
   57bf0:	ldr	r3, [sp, #40]	; 0x28
   57bf4:	mov	r2, r9
   57bf8:	mov	r1, #108	; 0x6c
   57bfc:	mov	r0, r4
   57c00:	bl	2b55c <fputs@plt+0x1a3c4>
   57c04:	str	r4, [sp, #24]
   57c08:	ldr	r1, [r4, #32]
   57c0c:	str	r1, [sp, #52]	; 0x34
   57c10:	ldr	r2, [sp, #40]	; 0x28
   57c14:	str	r2, [sp, #16]
   57c18:	ldr	r0, [sp, #48]	; 0x30
   57c1c:	str	r0, [sp, #12]
   57c20:	add	r3, sp, #116	; 0x74
   57c24:	str	r3, [sp, #8]
   57c28:	mov	r4, #0
   57c2c:	str	r4, [sp, #4]
   57c30:	str	r4, [sp]
   57c34:	mov	r3, r9
   57c38:	ldr	r2, [r8]
   57c3c:	mov	r1, r8
   57c40:	mov	r0, r6
   57c44:	bl	5b918 <fputs@plt+0x4a780>
   57c48:	ldr	r1, [sp, #48]	; 0x30
   57c4c:	ldr	r0, [sp, #24]
   57c50:	bl	1712c <fputs@plt+0x5f94>
   57c54:	ldr	r3, [sp, #52]	; 0x34
   57c58:	mov	r2, r9
   57c5c:	mov	r1, #7
   57c60:	ldr	r0, [sp, #24]
   57c64:	bl	2b55c <fputs@plt+0x1a3c4>
   57c68:	ldr	r1, [sp, #40]	; 0x28
   57c6c:	ldr	r0, [sp, #24]
   57c70:	bl	1712c <fputs@plt+0x5f94>
   57c74:	mov	r3, r4
   57c78:	mov	r2, r9
   57c7c:	mov	r1, #61	; 0x3d
   57c80:	ldr	r0, [sp, #24]
   57c84:	bl	2b55c <fputs@plt+0x1a3c4>
   57c88:	b	59698 <fputs@plt+0x48500>
   57c8c:	ldr	r3, [r8, #12]
   57c90:	str	r3, [r4, #12]
   57c94:	ldr	r3, [r8, #16]
   57c98:	str	r3, [r4, #16]
   57c9c:	ldr	r3, [r8, #56]	; 0x38
   57ca0:	str	r3, [r4, #56]	; 0x38
   57ca4:	ldr	r3, [r8, #60]	; 0x3c
   57ca8:	str	r3, [r4, #60]	; 0x3c
   57cac:	ldr	r3, [r6, #472]	; 0x1d8
   57cb0:	str	r3, [sp, #44]	; 0x2c
   57cb4:	add	r2, sp, #116	; 0x74
   57cb8:	mov	r1, r4
   57cbc:	mov	r0, r6
   57cc0:	bl	5662c <fputs@plt+0x45494>
   57cc4:	mov	r3, #0
   57cc8:	str	r3, [r8, #56]	; 0x38
   57ccc:	str	r3, [r8, #60]	; 0x3c
   57cd0:	cmp	r0, #0
   57cd4:	movne	fp, r0
   57cd8:	movne	sl, #0
   57cdc:	bne	56ee8 <fputs@plt+0x45d50>
   57ce0:	str	r3, [r8, #48]	; 0x30
   57ce4:	ldr	r9, [r4, #12]
   57ce8:	str	r9, [r8, #12]
   57cec:	ldr	r3, [r4, #16]
   57cf0:	str	r3, [r8, #16]
   57cf4:	cmp	r9, #0
   57cf8:	beq	596f8 <fputs@plt+0x48560>
   57cfc:	mov	r2, r9
   57d00:	mov	r1, #46	; 0x2e
   57d04:	ldr	r0, [sp, #24]
   57d08:	bl	2b4f0 <fputs@plt+0x1a358>
   57d0c:	mov	r9, r0
   57d10:	ldr	r3, [r8, #16]
   57d14:	cmp	r3, #0
   57d18:	beq	57d34 <fputs@plt+0x46b9c>
   57d1c:	str	r3, [sp]
   57d20:	add	r3, r3, #1
   57d24:	ldr	r2, [r8, #12]
   57d28:	mov	r1, #139	; 0x8b
   57d2c:	ldr	r0, [sp, #24]
   57d30:	bl	2af28 <fputs@plt+0x19d90>
   57d34:	ldr	r3, [r6, #472]	; 0x1d8
   57d38:	str	r3, [sp, #32]
   57d3c:	add	r2, sp, #116	; 0x74
   57d40:	mov	r1, r8
   57d44:	mov	r0, r6
   57d48:	bl	5662c <fputs@plt+0x45494>
   57d4c:	str	r0, [sp, #28]
   57d50:	ldr	sl, [r8, #48]	; 0x30
   57d54:	str	r4, [r8, #48]	; 0x30
   57d58:	ldrsh	r1, [r4, #6]
   57d5c:	ldrsh	r0, [r8, #6]
   57d60:	bl	151fc <fputs@plt+0x4064>
   57d64:	strh	r0, [r8, #6]
   57d68:	ldr	r0, [r4, #56]	; 0x38
   57d6c:	cmp	r0, #0
   57d70:	beq	57da4 <fputs@plt+0x46c0c>
   57d74:	add	r1, sp, #156	; 0x9c
   57d78:	bl	17e40 <fputs@plt+0x6ca8>
   57d7c:	cmp	r0, #0
   57d80:	beq	57da4 <fputs@plt+0x46c0c>
   57d84:	ldr	r0, [sp, #156]	; 0x9c
   57d88:	cmp	r0, #0
   57d8c:	ble	57da4 <fputs@plt+0x46c0c>
   57d90:	asr	r1, r0, #31
   57d94:	bl	15278 <fputs@plt+0x40e0>
   57d98:	ldrsh	r3, [r8, #6]
   57d9c:	cmp	r3, r0
   57da0:	strhgt	r0, [r8, #6]
   57da4:	cmp	r9, #0
   57da8:	beq	59698 <fputs@plt+0x48500>
   57dac:	mov	r1, r9
   57db0:	ldr	r0, [sp, #24]
   57db4:	bl	171a8 <fputs@plt+0x6010>
   57db8:	b	59698 <fputs@plt+0x48500>
   57dbc:	mov	r3, r2
   57dc0:	b	57a98 <fputs@plt+0x46900>
   57dc4:	mov	r3, r2
   57dc8:	ldr	r2, [r3, #48]	; 0x30
   57dcc:	cmp	r2, #0
   57dd0:	bne	57dc4 <fputs@plt+0x46c2c>
   57dd4:	ldr	r2, [r3]
   57dd8:	ldr	r1, [r3, #28]
   57ddc:	mov	r0, r6
   57de0:	bl	3e598 <fputs@plt+0x2d400>
   57de4:	b	57bc4 <fputs@plt+0x46a2c>
   57de8:	ldr	r9, [r6, #72]	; 0x48
   57dec:	add	r3, r9, #1
   57df0:	str	r3, [sp, #48]	; 0x30
   57df4:	add	r3, r9, #2
   57df8:	str	r3, [r6, #72]	; 0x48
   57dfc:	mov	r3, #0
   57e00:	mov	r2, r9
   57e04:	mov	r1, #57	; 0x39
   57e08:	ldr	r0, [sp, #24]
   57e0c:	bl	2b55c <fputs@plt+0x1a3c4>
   57e10:	str	r0, [r8, #20]
   57e14:	mov	r3, r8
   57e18:	b	57e20 <fputs@plt+0x46c88>
   57e1c:	mov	r3, sl
   57e20:	ldr	sl, [r3, #52]	; 0x34
   57e24:	cmp	sl, #0
   57e28:	bne	57e1c <fputs@plt+0x46c84>
   57e2c:	ldr	r2, [r3, #8]
   57e30:	orr	r2, r2, #16
   57e34:	str	r2, [r3, #8]
   57e38:	mov	r3, #1
   57e3c:	strb	r3, [sp, #156]	; 0x9c
   57e40:	str	r9, [sp, #160]	; 0xa0
   57e44:	mov	r3, #0
   57e48:	strb	r3, [sp, #157]	; 0x9d
   57e4c:	str	r3, [sp, #164]	; 0xa4
   57e50:	str	r3, [sp, #168]	; 0xa8
   57e54:	ldr	r3, [r6, #472]	; 0x1d8
   57e58:	str	r3, [sp, #44]	; 0x2c
   57e5c:	add	r2, sp, #156	; 0x9c
   57e60:	mov	r1, r4
   57e64:	mov	r0, r6
   57e68:	bl	5662c <fputs@plt+0x45494>
   57e6c:	cmp	r0, #0
   57e70:	movne	fp, r0
   57e74:	bne	56ee8 <fputs@plt+0x45d50>
   57e78:	mov	r3, #0
   57e7c:	ldr	sl, [sp, #48]	; 0x30
   57e80:	mov	r2, sl
   57e84:	mov	r1, #57	; 0x39
   57e88:	ldr	r0, [sp, #24]
   57e8c:	bl	2b55c <fputs@plt+0x1a3c4>
   57e90:	str	r0, [r8, #24]
   57e94:	mov	r3, #0
   57e98:	str	r3, [r8, #48]	; 0x30
   57e9c:	ldr	r2, [r8, #56]	; 0x38
   57ea0:	str	r2, [sp, #40]	; 0x28
   57ea4:	str	r3, [r8, #56]	; 0x38
   57ea8:	ldr	r2, [r8, #60]	; 0x3c
   57eac:	str	r2, [sp, #52]	; 0x34
   57eb0:	str	r3, [r8, #60]	; 0x3c
   57eb4:	str	sl, [sp, #160]	; 0xa0
   57eb8:	ldr	r3, [r6, #472]	; 0x1d8
   57ebc:	str	r3, [sp, #32]
   57ec0:	add	r2, sp, #156	; 0x9c
   57ec4:	mov	r1, r8
   57ec8:	mov	r0, r6
   57ecc:	bl	5662c <fputs@plt+0x45494>
   57ed0:	str	r0, [sp, #28]
   57ed4:	ldr	sl, [r8, #48]	; 0x30
   57ed8:	str	r4, [r8, #48]	; 0x30
   57edc:	ldrsh	r3, [r4, #6]
   57ee0:	ldrsh	r2, [r8, #6]
   57ee4:	cmp	r2, r3
   57ee8:	strhgt	r3, [r8, #6]
   57eec:	ldr	r1, [r8, #56]	; 0x38
   57ef0:	ldr	r0, [sp, #36]	; 0x24
   57ef4:	bl	23ba4 <fputs@plt+0x12a0c>
   57ef8:	ldr	r3, [sp, #40]	; 0x28
   57efc:	str	r3, [r8, #56]	; 0x38
   57f00:	ldr	r3, [sp, #52]	; 0x34
   57f04:	str	r3, [r8, #60]	; 0x3c
   57f08:	ldrb	r3, [sp, #116]	; 0x74
   57f0c:	cmp	r3, #9
   57f10:	moveq	r3, r8
   57f14:	beq	58040 <fputs@plt+0x46ea8>
   57f18:	ldr	r4, [sp, #24]
   57f1c:	mov	r0, r4
   57f20:	bl	2ae08 <fputs@plt+0x19c70>
   57f24:	str	r0, [sp, #40]	; 0x28
   57f28:	mov	r0, r4
   57f2c:	bl	2ae08 <fputs@plt+0x19c70>
   57f30:	str	r0, [sp, #52]	; 0x34
   57f34:	ldr	r2, [sp, #40]	; 0x28
   57f38:	mov	r1, r8
   57f3c:	mov	r0, r6
   57f40:	bl	5aec4 <fputs@plt+0x49d2c>
   57f44:	ldr	r3, [sp, #40]	; 0x28
   57f48:	mov	r2, r9
   57f4c:	mov	r1, #108	; 0x6c
   57f50:	mov	r0, r4
   57f54:	bl	2b55c <fputs@plt+0x1a3c4>
   57f58:	mov	r0, r6
   57f5c:	bl	183fc <fputs@plt+0x7264>
   57f60:	str	r0, [sp, #56]	; 0x38
   57f64:	mov	r3, r0
   57f68:	mov	r2, r9
   57f6c:	mov	r1, #101	; 0x65
   57f70:	str	r4, [sp, #24]
   57f74:	mov	r0, r4
   57f78:	bl	2b55c <fputs@plt+0x1a3c4>
   57f7c:	str	r0, [sp, #60]	; 0x3c
   57f80:	mov	r4, #0
   57f84:	str	r4, [sp, #4]
   57f88:	ldr	r2, [sp, #56]	; 0x38
   57f8c:	str	r2, [sp]
   57f90:	ldr	r3, [sp, #52]	; 0x34
   57f94:	ldr	r2, [sp, #48]	; 0x30
   57f98:	mov	r1, #68	; 0x44
   57f9c:	ldr	r0, [sp, #24]
   57fa0:	bl	2b01c <fputs@plt+0x19e84>
   57fa4:	ldr	r1, [sp, #56]	; 0x38
   57fa8:	mov	r0, r6
   57fac:	bl	1842c <fputs@plt+0x7294>
   57fb0:	ldr	r1, [sp, #40]	; 0x28
   57fb4:	str	r1, [sp, #16]
   57fb8:	ldr	ip, [sp, #52]	; 0x34
   57fbc:	str	ip, [sp, #12]
   57fc0:	add	r3, sp, #116	; 0x74
   57fc4:	str	r3, [sp, #8]
   57fc8:	str	r4, [sp, #4]
   57fcc:	str	r4, [sp]
   57fd0:	mov	r3, r9
   57fd4:	ldr	r2, [r8]
   57fd8:	mov	r1, r8
   57fdc:	mov	r0, r6
   57fe0:	bl	5b918 <fputs@plt+0x4a780>
   57fe4:	ldr	r1, [sp, #52]	; 0x34
   57fe8:	ldr	r0, [sp, #24]
   57fec:	bl	1712c <fputs@plt+0x5f94>
   57ff0:	ldr	r3, [sp, #60]	; 0x3c
   57ff4:	mov	r2, r9
   57ff8:	mov	r1, #7
   57ffc:	ldr	r0, [sp, #24]
   58000:	bl	2b55c <fputs@plt+0x1a3c4>
   58004:	ldr	r1, [sp, #40]	; 0x28
   58008:	ldr	r0, [sp, #24]
   5800c:	bl	1712c <fputs@plt+0x5f94>
   58010:	mov	r3, r4
   58014:	ldr	r2, [sp, #48]	; 0x30
   58018:	mov	r1, #61	; 0x3d
   5801c:	ldr	r0, [sp, #24]
   58020:	bl	2b55c <fputs@plt+0x1a3c4>
   58024:	mov	r3, r4
   58028:	mov	r2, r9
   5802c:	mov	r1, #61	; 0x3d
   58030:	ldr	r0, [sp, #24]
   58034:	bl	2b55c <fputs@plt+0x1a3c4>
   58038:	b	59698 <fputs@plt+0x48500>
   5803c:	mov	r3, r2
   58040:	ldr	r2, [r3, #48]	; 0x30
   58044:	cmp	r2, #0
   58048:	bne	5803c <fputs@plt+0x46ea4>
   5804c:	ldr	r2, [r3]
   58050:	ldr	r1, [r3, #28]
   58054:	mov	r0, r6
   58058:	bl	3e598 <fputs@plt+0x2d400>
   5805c:	b	57f18 <fputs@plt+0x46d80>
   58060:	mov	r2, fp
   58064:	mov	r1, r8
   58068:	mov	r0, r6
   5806c:	bl	3a60c <fputs@plt+0x29474>
   58070:	ldr	r3, [sp, #32]
   58074:	str	r0, [r3, fp, lsl #2]
   58078:	cmp	r0, #0
   5807c:	ldreq	r3, [sp, #36]	; 0x24
   58080:	ldreq	r3, [r3, #8]
   58084:	ldreq	r2, [sp, #32]
   58088:	streq	r3, [r2, fp, lsl #2]
   5808c:	add	fp, fp, #1
   58090:	cmp	r9, fp
   58094:	bgt	58060 <fputs@plt+0x46ec8>
   58098:	str	r7, [sp, #40]	; 0x28
   5809c:	b	580fc <fputs@plt+0x46f64>
   580a0:	ldr	fp, [r7]
   580a4:	cmp	fp, #0
   580a8:	blt	580f0 <fputs@plt+0x46f58>
   580ac:	mov	r1, fp
   580b0:	ldr	r0, [sp, #24]
   580b4:	bl	17178 <fputs@plt+0x5fe0>
   580b8:	str	r9, [r0, #8]
   580bc:	ldr	r3, [r4]
   580c0:	add	r3, r3, #1
   580c4:	str	r3, [r4]
   580c8:	mvn	r3, #5
   580cc:	mov	r2, r4
   580d0:	mov	r1, fp
   580d4:	ldr	r0, [sp, #24]
   580d8:	bl	23538 <fputs@plt+0x123a0>
   580dc:	mvn	r3, #0
   580e0:	str	r3, [r7], #4
   580e4:	ldr	r3, [sp, #32]
   580e8:	cmp	r7, r3
   580ec:	bne	580a0 <fputs@plt+0x46f08>
   580f0:	ldr	r8, [r8, #48]	; 0x30
   580f4:	cmp	r8, #0
   580f8:	beq	5810c <fputs@plt+0x46f74>
   580fc:	add	r7, r8, #20
   58100:	add	r3, r8, #28
   58104:	str	r3, [sp, #32]
   58108:	b	580a0 <fputs@plt+0x46f08>
   5810c:	ldr	r7, [sp, #40]	; 0x28
   58110:	mov	r0, r4
   58114:	bl	201f8 <fputs@plt+0xf060>
   58118:	ldr	fp, [sp, #28]
   5811c:	b	56ee8 <fputs@plt+0x45d50>
   58120:	mov	fp, r0
   58124:	b	56ee8 <fputs@plt+0x45d50>
   58128:	mov	r3, #0
   5812c:	str	r3, [sp, #156]	; 0x9c
   58130:	add	r1, sp, #156	; 0x9c
   58134:	mov	r0, r8
   58138:	bl	17b88 <fputs@plt+0x69f0>
   5813c:	ldr	r3, [r6, #464]	; 0x1d0
   58140:	ldr	r2, [sp, #156]	; 0x9c
   58144:	add	r3, r3, r2
   58148:	str	r3, [r6, #464]	; 0x1d0
   5814c:	ldrb	r3, [r5, #44]	; 0x2c
   58150:	tst	r3, #32
   58154:	beq	582d4 <fputs@plt+0x4713c>
   58158:	cmp	r4, #0
   5815c:	bne	58190 <fputs@plt+0x46ff8>
   58160:	ldr	r3, [sl]
   58164:	cmp	r3, #1
   58168:	beq	58178 <fputs@plt+0x46fe0>
   5816c:	ldrb	r3, [sl, #116]	; 0x74
   58170:	tst	r3, #10
   58174:	beq	58190 <fputs@plt+0x46ff8>
   58178:	ldr	r3, [r8, #8]
   5817c:	tst	r3, #2
   58180:	bne	58190 <fputs@plt+0x46ff8>
   58184:	ldrh	r3, [r9, #64]	; 0x40
   58188:	tst	r3, #256	; 0x100
   5818c:	beq	582ec <fputs@plt+0x47154>
   58190:	ldr	r3, [r6, #76]	; 0x4c
   58194:	add	r3, r3, #1
   58198:	str	r3, [r6, #76]	; 0x4c
   5819c:	str	r3, [r7, #36]	; 0x24
   581a0:	mov	r2, #0
   581a4:	mov	r1, #22
   581a8:	ldr	r0, [sp, #24]
   581ac:	bl	2b55c <fputs@plt+0x1a3c4>
   581b0:	str	r0, [sp, #32]
   581b4:	add	r3, r0, #1
   581b8:	str	r3, [r7, #32]
   581bc:	add	r3, r4, r4, lsl #3
   581c0:	add	r3, sl, r3, lsl #3
   581c4:	ldrb	r3, [r3, #45]	; 0x2d
   581c8:	tst	r3, #8
   581cc:	beq	583ac <fputs@plt+0x47214>
   581d0:	ldr	r3, [r7, #52]	; 0x34
   581d4:	mov	r2, #12
   581d8:	strb	r2, [sp, #156]	; 0x9c
   581dc:	str	r3, [sp, #160]	; 0xa0
   581e0:	mov	r3, #0
   581e4:	strb	r3, [sp, #157]	; 0x9d
   581e8:	mov	r3, #0
   581ec:	str	r3, [sp, #164]	; 0xa4
   581f0:	str	r3, [sp, #168]	; 0xa8
   581f4:	ldr	r3, [r6, #472]	; 0x1d8
   581f8:	strb	r3, [r7, #48]	; 0x30
   581fc:	add	r2, sp, #156	; 0x9c
   58200:	mov	r1, fp
   58204:	mov	r0, r6
   58208:	bl	5662c <fputs@plt+0x45494>
   5820c:	ldr	r3, [r7, #24]
   58210:	ldrsh	r2, [fp, #6]
   58214:	strh	r2, [r3, #38]	; 0x26
   58218:	ldr	r2, [r7, #36]	; 0x24
   5821c:	mov	r1, #15
   58220:	ldr	fp, [sp, #24]
   58224:	mov	r0, fp
   58228:	bl	2b4f0 <fputs@plt+0x1a358>
   5822c:	mov	r7, r0
   58230:	ldr	r1, [sp, #32]
   58234:	mov	r0, fp
   58238:	bl	17178 <fputs@plt+0x5fe0>
   5823c:	str	r7, [r0, #4]
   58240:	mov	r3, #0
   58244:	strb	r3, [r6, #19]
   58248:	mov	r3, #0
   5824c:	str	r3, [r6, #60]	; 0x3c
   58250:	ldrb	r3, [r9, #69]	; 0x45
   58254:	cmp	r3, #0
   58258:	bne	5990c <fputs@plt+0x48774>
   5825c:	str	r3, [sp, #136]	; 0x88
   58260:	add	r1, sp, #136	; 0x88
   58264:	mov	r0, r8
   58268:	bl	17b88 <fputs@plt+0x69f0>
   5826c:	ldr	r3, [r6, #464]	; 0x1d0
   58270:	ldr	r2, [sp, #136]	; 0x88
   58274:	sub	r3, r3, r2
   58278:	str	r3, [r6, #464]	; 0x1d0
   5827c:	add	r4, r4, #1
   58280:	add	r5, r5, #72	; 0x48
   58284:	ldr	r3, [sl]
   58288:	cmp	r3, r4
   5828c:	ble	5841c <fputs@plt+0x47284>
   58290:	mov	r7, r5
   58294:	ldr	fp, [r5, #28]
   58298:	cmp	fp, #0
   5829c:	beq	5827c <fputs@plt+0x470e4>
   582a0:	ldr	r3, [r5, #32]
   582a4:	cmp	r3, #0
   582a8:	beq	58128 <fputs@plt+0x46f90>
   582ac:	add	r2, r4, r4, lsl #3
   582b0:	add	r2, sl, r2, lsl #3
   582b4:	ldrb	r2, [r2, #45]	; 0x2d
   582b8:	tst	r2, #16
   582bc:	bne	5827c <fputs@plt+0x470e4>
   582c0:	ldr	r2, [r5, #36]	; 0x24
   582c4:	mov	r1, #14
   582c8:	ldr	r0, [sp, #24]
   582cc:	bl	2b55c <fputs@plt+0x1a3c4>
   582d0:	b	5827c <fputs@plt+0x470e4>
   582d4:	ldr	r3, [r5, #52]	; 0x34
   582d8:	ldr	r2, [r8, #32]
   582dc:	mov	r1, fp
   582e0:	mov	r0, r9
   582e4:	bl	244f0 <fputs@plt+0x13358>
   582e8:	b	58158 <fputs@plt+0x46fc0>
   582ec:	ldr	r0, [sp, #24]
   582f0:	ldr	r3, [r0, #32]
   582f4:	str	r3, [sp, #32]
   582f8:	add	r7, r3, #1
   582fc:	ldr	r2, [r6, #76]	; 0x4c
   58300:	add	r2, r2, #1
   58304:	str	r2, [r6, #76]	; 0x4c
   58308:	str	r2, [sl, #36]	; 0x24
   5830c:	str	r7, [sp]
   58310:	mov	r3, #0
   58314:	mov	r1, #16
   58318:	bl	2af28 <fputs@plt+0x19d90>
   5831c:	str	r7, [sl, #32]
   58320:	ldr	r3, [sl, #36]	; 0x24
   58324:	mov	r2, #13
   58328:	strb	r2, [sp, #156]	; 0x9c
   5832c:	str	r3, [sp, #160]	; 0xa0
   58330:	mov	r2, #0
   58334:	strb	r2, [sp, #157]	; 0x9d
   58338:	mov	r2, #0
   5833c:	str	r2, [sp, #164]	; 0xa4
   58340:	str	r2, [sp, #168]	; 0xa8
   58344:	ldr	r3, [r6, #472]	; 0x1d8
   58348:	strb	r3, [sl, #48]	; 0x30
   5834c:	add	r2, sp, #156	; 0x9c
   58350:	mov	r1, fp
   58354:	mov	r0, r6
   58358:	bl	5662c <fputs@plt+0x45494>
   5835c:	ldr	r3, [sl, #24]
   58360:	ldrsh	r2, [fp, #6]
   58364:	strh	r2, [r3, #38]	; 0x26
   58368:	ldrb	r3, [sl, #45]	; 0x2d
   5836c:	orr	r3, r3, #16
   58370:	strb	r3, [sl, #45]	; 0x2d
   58374:	ldr	r3, [sp, #164]	; 0xa4
   58378:	str	r3, [sl, #40]	; 0x28
   5837c:	ldr	r1, [sl, #36]	; 0x24
   58380:	ldr	r7, [sp, #24]
   58384:	mov	r0, r7
   58388:	bl	2b530 <fputs@plt+0x1a398>
   5838c:	ldr	r1, [sp, #32]
   58390:	mov	r0, r7
   58394:	bl	171a8 <fputs@plt+0x6010>
   58398:	mov	r3, #0
   5839c:	strb	r3, [r6, #19]
   583a0:	mov	r3, #0
   583a4:	str	r3, [r6, #60]	; 0x3c
   583a8:	b	58250 <fputs@plt+0x470b8>
   583ac:	mov	r0, r6
   583b0:	bl	2b50c <fputs@plt+0x1a374>
   583b4:	str	r0, [sp, #40]	; 0x28
   583b8:	ldr	r3, [r7, #52]	; 0x34
   583bc:	mov	r2, #12
   583c0:	strb	r2, [sp, #156]	; 0x9c
   583c4:	str	r3, [sp, #160]	; 0xa0
   583c8:	mov	r2, #0
   583cc:	strb	r2, [sp, #157]	; 0x9d
   583d0:	mov	r2, #0
   583d4:	str	r2, [sp, #164]	; 0xa4
   583d8:	str	r2, [sp, #168]	; 0xa8
   583dc:	ldr	r3, [r6, #472]	; 0x1d8
   583e0:	strb	r3, [r7, #48]	; 0x30
   583e4:	add	r2, sp, #156	; 0x9c
   583e8:	mov	r1, fp
   583ec:	mov	r0, r6
   583f0:	bl	5662c <fputs@plt+0x45494>
   583f4:	ldr	r3, [r7, #24]
   583f8:	ldrsh	r2, [fp, #6]
   583fc:	strh	r2, [r3, #38]	; 0x26
   58400:	ldr	r3, [sp, #40]	; 0x28
   58404:	cmp	r3, #0
   58408:	beq	58218 <fputs@plt+0x47080>
   5840c:	mov	r1, r3
   58410:	ldr	r0, [sp, #24]
   58414:	bl	171a8 <fputs@plt+0x6010>
   58418:	b	58218 <fputs@plt+0x47080>
   5841c:	ldr	r7, [sp, #36]	; 0x24
   58420:	ldr	fp, [sp, #44]	; 0x2c
   58424:	ldr	r5, [sp, #48]	; 0x30
   58428:	ldr	r3, [r8]
   5842c:	str	r3, [sp, #36]	; 0x24
   58430:	ldr	r3, [r8, #32]
   58434:	str	r3, [sp, #40]	; 0x28
   58438:	ldr	r3, [r8, #36]	; 0x24
   5843c:	str	r3, [sp, #32]
   58440:	ldr	r3, [r8, #40]	; 0x28
   58444:	str	r3, [sp, #68]	; 0x44
   58448:	ldr	r4, [r8, #8]
   5844c:	and	r3, r4, #1
   58450:	strb	r3, [sp, #268]	; 0x10c
   58454:	and	r3, r4, #9
   58458:	cmp	r3, #1
   5845c:	beq	586d4 <fputs@plt+0x4753c>
   58460:	ldr	r1, [sp, #236]	; 0xec
   58464:	cmp	r1, #0
   58468:	beq	58710 <fputs@plt+0x47578>
   5846c:	ldr	r4, [sp, #36]	; 0x24
   58470:	ldr	r3, [r4]
   58474:	mov	r2, #0
   58478:	mov	r0, r6
   5847c:	bl	3a768 <fputs@plt+0x295d0>
   58480:	ldr	r2, [r6, #72]	; 0x48
   58484:	add	r3, r2, #1
   58488:	str	r3, [r6, #72]	; 0x48
   5848c:	str	r2, [sp, #244]	; 0xf4
   58490:	ldr	r3, [sp, #236]	; 0xec
   58494:	ldr	r3, [r3]
   58498:	add	r3, r3, #1
   5849c:	ldr	r1, [r4]
   584a0:	mvn	ip, #5
   584a4:	str	ip, [sp, #8]
   584a8:	str	r0, [sp, #4]
   584ac:	mov	r0, #0
   584b0:	str	r0, [sp]
   584b4:	add	r3, r3, r1
   584b8:	mov	r1, #57	; 0x39
   584bc:	ldr	r0, [sp, #24]
   584c0:	bl	2b058 <fputs@plt+0x19ec0>
   584c4:	str	r0, [sp, #256]	; 0x100
   584c8:	ldrb	r3, [r5]
   584cc:	cmp	r3, #12
   584d0:	beq	5871c <fputs@plt+0x47584>
   584d4:	ldr	r4, [sp, #24]
   584d8:	mov	r0, r4
   584dc:	bl	2ae08 <fputs@plt+0x19c70>
   584e0:	mov	r2, r0
   584e4:	str	r0, [sp, #60]	; 0x3c
   584e8:	mov	r3, #320	; 0x140
   584ec:	strh	r3, [r8, #6]
   584f0:	mov	r1, r8
   584f4:	mov	r0, r6
   584f8:	bl	5aec4 <fputs@plt+0x49d2c>
   584fc:	ldr	r3, [r8, #12]
   58500:	cmp	r3, #0
   58504:	bne	58530 <fputs@plt+0x47398>
   58508:	ldr	r1, [sp, #256]	; 0x100
   5850c:	cmp	r1, #0
   58510:	blt	58530 <fputs@plt+0x47398>
   58514:	mov	r0, r4
   58518:	bl	17178 <fputs@plt+0x5fe0>
   5851c:	mov	r3, #58	; 0x3a
   58520:	strb	r3, [r0]
   58524:	ldrb	r3, [sp, #264]	; 0x108
   58528:	orr	r3, r3, #1
   5852c:	strb	r3, [sp, #264]	; 0x108
   58530:	ldr	r3, [r8, #8]
   58534:	tst	r3, #1
   58538:	moveq	r3, #0
   5853c:	strbeq	r3, [sp, #269]	; 0x10d
   58540:	bne	58738 <fputs@plt+0x475a0>
   58544:	ldr	r3, [sp, #28]
   58548:	eor	r3, r3, #1
   5854c:	ldr	r2, [sp, #32]
   58550:	cmp	r2, #0
   58554:	movne	r3, #0
   58558:	andeq	r3, r3, #1
   5855c:	cmp	r3, #0
   58560:	beq	587a0 <fputs@plt+0x47608>
   58564:	ldrb	r3, [sp, #268]	; 0x10c
   58568:	cmp	r3, #0
   5856c:	movne	r3, #1024	; 0x400
   58570:	moveq	r3, #0
   58574:	ldrsh	r2, [r8, #6]
   58578:	str	r2, [sp, #8]
   5857c:	ldr	r2, [r8, #8]
   58580:	and	r2, r2, #16384	; 0x4000
   58584:	orr	r3, r3, r2
   58588:	str	r3, [sp, #4]
   5858c:	ldr	r3, [r8]
   58590:	str	r3, [sp]
   58594:	ldr	r3, [sp, #236]	; 0xec
   58598:	ldr	r2, [sp, #40]	; 0x28
   5859c:	mov	r1, sl
   585a0:	mov	r0, r6
   585a4:	bl	53158 <fputs@plt+0x41fc0>
   585a8:	subs	r4, r0, #0
   585ac:	beq	56708 <fputs@plt+0x45570>
   585b0:	ldrsh	r3, [r4, #32]
   585b4:	ldrsh	r2, [r8, #6]
   585b8:	cmp	r2, r3
   585bc:	strhgt	r3, [r8, #6]
   585c0:	ldrb	r3, [sp, #268]	; 0x10c
   585c4:	cmp	r3, #0
   585c8:	beq	585d8 <fputs@plt+0x47440>
   585cc:	ldrb	r3, [r4, #42]	; 0x2a
   585d0:	cmp	r3, #0
   585d4:	strbne	r3, [sp, #269]	; 0x10d
   585d8:	ldr	r2, [sp, #236]	; 0xec
   585dc:	cmp	r2, #0
   585e0:	beq	5974c <fputs@plt+0x485b4>
   585e4:	ldrsb	r3, [r4, #38]	; 0x26
   585e8:	str	r3, [sp, #240]	; 0xf0
   585ec:	ldr	r2, [r2]
   585f0:	cmp	r2, r3
   585f4:	moveq	r3, #0
   585f8:	streq	r3, [sp, #236]	; 0xec
   585fc:	beq	5974c <fputs@plt+0x485b4>
   58600:	ldr	r3, [r4, #52]	; 0x34
   58604:	str	r3, [sp, #16]
   58608:	ldr	r3, [r4, #48]	; 0x30
   5860c:	str	r3, [sp, #12]
   58610:	str	r5, [sp, #8]
   58614:	add	r3, sp, #268	; 0x10c
   58618:	str	r3, [sp, #4]
   5861c:	add	r3, sp, #236	; 0xec
   58620:	str	r3, [sp]
   58624:	mvn	r3, #0
   58628:	ldr	r2, [sp, #36]	; 0x24
   5862c:	mov	r1, r8
   58630:	mov	r0, r6
   58634:	bl	5b918 <fputs@plt+0x4a780>
   58638:	mov	r0, r4
   5863c:	bl	2bbc8 <fputs@plt+0x1aa30>
   58640:	ldrb	r3, [sp, #269]	; 0x10d
   58644:	cmp	r3, #3
   58648:	beq	59430 <fputs@plt+0x48298>
   5864c:	ldr	r3, [sp, #236]	; 0xec
   58650:	cmp	r3, #0
   58654:	beq	58694 <fputs@plt+0x474fc>
   58658:	ldr	r3, [pc, #3560]	; 59448 <fputs@plt+0x482b0>
   5865c:	ldr	r2, [pc, #3560]	; 5944c <fputs@plt+0x482b4>
   58660:	ldr	r1, [sp, #240]	; 0xf0
   58664:	cmp	r1, #0
   58668:	movgt	r1, r2
   5866c:	movle	r1, r3
   58670:	mov	r0, r6
   58674:	bl	3eddc <fputs@plt+0x2dc44>
   58678:	str	r5, [sp]
   5867c:	ldr	r3, [sp, #36]	; 0x24
   58680:	ldr	r3, [r3]
   58684:	add	r2, sp, #236	; 0xec
   58688:	mov	r1, r8
   5868c:	mov	r0, r6
   58690:	bl	2c06c <fputs@plt+0x1aed4>
   58694:	ldr	r1, [sp, #60]	; 0x3c
   58698:	ldr	r0, [sp, #24]
   5869c:	bl	1712c <fputs@plt+0x5f94>
   586a0:	ldr	r3, [r6, #68]	; 0x44
   586a4:	str	r7, [r6, #468]	; 0x1d4
   586a8:	cmp	r3, #0
   586ac:	movgt	fp, #1
   586b0:	bgt	56710 <fputs@plt+0x45578>
   586b4:	ldrb	r3, [r5]
   586b8:	cmp	r3, #9
   586bc:	bne	56710 <fputs@plt+0x45578>
   586c0:	ldr	r2, [sp, #36]	; 0x24
   586c4:	mov	r1, sl
   586c8:	mov	r0, r6
   586cc:	bl	3e598 <fputs@plt+0x2d400>
   586d0:	b	56710 <fputs@plt+0x45578>
   586d4:	mvn	r2, #0
   586d8:	ldr	r1, [sp, #36]	; 0x24
   586dc:	ldr	r0, [sp, #236]	; 0xec
   586e0:	bl	1da58 <fputs@plt+0xc8c0>
   586e4:	cmp	r0, #0
   586e8:	bne	58460 <fputs@plt+0x472c8>
   586ec:	bic	r4, r4, #1
   586f0:	str	r4, [r8, #8]
   586f4:	mov	r2, #0
   586f8:	ldr	r1, [sp, #36]	; 0x24
   586fc:	mov	r0, r9
   58700:	bl	207a0 <fputs@plt+0xf608>
   58704:	str	r0, [sp, #32]
   58708:	str	r0, [r8, #36]	; 0x24
   5870c:	b	58460 <fputs@plt+0x472c8>
   58710:	mvn	r3, #0
   58714:	str	r3, [sp, #256]	; 0x100
   58718:	b	584c8 <fputs@plt+0x47330>
   5871c:	ldr	r3, [sp, #36]	; 0x24
   58720:	ldr	r3, [r3]
   58724:	ldr	r2, [r5, #4]
   58728:	mov	r1, #57	; 0x39
   5872c:	ldr	r0, [sp, #24]
   58730:	bl	2b55c <fputs@plt+0x1a3c4>
   58734:	b	584d4 <fputs@plt+0x4733c>
   58738:	ldr	r4, [r6, #72]	; 0x48
   5873c:	add	r3, r4, #1
   58740:	str	r3, [r6, #72]	; 0x48
   58744:	str	r4, [sp, #272]	; 0x110
   58748:	mov	r3, #0
   5874c:	mov	r2, r3
   58750:	ldr	r1, [r8]
   58754:	mov	r0, r6
   58758:	bl	3a768 <fputs@plt+0x295d0>
   5875c:	mvn	r3, #5
   58760:	str	r3, [sp, #8]
   58764:	str	r0, [sp, #4]
   58768:	mov	r3, #0
   5876c:	str	r3, [sp]
   58770:	mov	r2, r4
   58774:	mov	r1, #57	; 0x39
   58778:	ldr	r4, [sp, #24]
   5877c:	mov	r0, r4
   58780:	bl	2b058 <fputs@plt+0x19ec0>
   58784:	str	r0, [sp, #276]	; 0x114
   58788:	mov	r1, #8
   5878c:	mov	r0, r4
   58790:	bl	17154 <fputs@plt+0x5fbc>
   58794:	mov	r3, #3
   58798:	strb	r3, [sp, #269]	; 0x10d
   5879c:	b	58544 <fputs@plt+0x473ac>
   587a0:	ldr	r3, [sp, #32]
   587a4:	cmp	r3, #0
   587a8:	beq	58b60 <fputs@plt+0x479c8>
   587ac:	ldr	r2, [r8]
   587b0:	ldr	r3, [r2]
   587b4:	ldr	r2, [r2, #4]
   587b8:	cmp	r3, #0
   587bc:	ble	587d4 <fputs@plt+0x4763c>
   587c0:	mov	r1, #0
   587c4:	strh	r1, [r2, #18]
   587c8:	add	r2, r2, #20
   587cc:	subs	r3, r3, #1
   587d0:	bne	587c4 <fputs@plt+0x4762c>
   587d4:	ldr	r2, [sp, #32]
   587d8:	ldr	r3, [r2]
   587dc:	ldr	r2, [r2, #4]
   587e0:	cmp	r3, #0
   587e4:	ble	587fc <fputs@plt+0x47664>
   587e8:	mov	r1, #0
   587ec:	strh	r1, [r2, #18]
   587f0:	add	r2, r2, #20
   587f4:	subs	r3, r3, #1
   587f8:	bne	587ec <fputs@plt+0x47654>
   587fc:	ldrsh	r3, [r8, #6]
   58800:	cmp	r3, #66	; 0x42
   58804:	movgt	r3, #66	; 0x42
   58808:	strhgt	r3, [r8, #6]
   5880c:	mvn	r2, #0
   58810:	ldr	r1, [sp, #236]	; 0xec
   58814:	ldr	r4, [sp, #32]
   58818:	mov	r0, r4
   5881c:	bl	1da58 <fputs@plt+0xc8c0>
   58820:	clz	r3, r0
   58824:	lsr	r3, r3, #5
   58828:	str	r3, [sp, #28]
   5882c:	ldr	r0, [sp, #24]
   58830:	bl	2ae08 <fputs@plt+0x19c70>
   58834:	str	r0, [sp, #44]	; 0x2c
   58838:	mov	r2, #32
   5883c:	mov	r1, #0
   58840:	add	r0, sp, #156	; 0x9c
   58844:	bl	10f64 <memset@plt>
   58848:	str	r6, [sp, #156]	; 0x9c
   5884c:	str	sl, [sp, #160]	; 0xa0
   58850:	add	r3, sp, #188	; 0xbc
   58854:	str	r3, [sp, #168]	; 0xa8
   58858:	ldr	r3, [r6, #76]	; 0x4c
   5885c:	add	r3, r3, #1
   58860:	str	r3, [sp, #204]	; 0xcc
   58864:	ldr	r3, [r4]
   58868:	str	r3, [sp, #200]	; 0xc8
   5886c:	ldr	r3, [sp, #32]
   58870:	str	r3, [sp, #212]	; 0xd4
   58874:	ldr	r1, [sp, #36]	; 0x24
   58878:	add	r0, sp, #156	; 0x9c
   5887c:	bl	1c028 <fputs@plt+0xae90>
   58880:	ldr	r1, [sp, #236]	; 0xec
   58884:	add	r0, sp, #156	; 0x9c
   58888:	bl	1c028 <fputs@plt+0xae90>
   5888c:	ldr	r3, [sp, #68]	; 0x44
   58890:	cmp	r3, #0
   58894:	beq	588a4 <fputs@plt+0x4770c>
   58898:	mov	r1, r3
   5889c:	add	r0, sp, #156	; 0x9c
   588a0:	bl	1bfe0 <fputs@plt+0xae48>
   588a4:	ldr	r3, [sp, #220]	; 0xdc
   588a8:	str	r3, [sp, #224]	; 0xe0
   588ac:	ldr	r3, [sp, #232]	; 0xe8
   588b0:	cmp	r3, #0
   588b4:	ble	588f8 <fputs@plt+0x47760>
   588b8:	mov	r4, fp
   588bc:	ldrh	r3, [sp, #184]	; 0xb8
   588c0:	orr	r3, r3, #8
   588c4:	strh	r3, [sp, #184]	; 0xb8
   588c8:	ldr	r3, [sp, #228]	; 0xe4
   588cc:	ldr	r3, [r3, r4, lsl #4]
   588d0:	ldr	r1, [r3, #20]
   588d4:	add	r0, sp, #156	; 0x9c
   588d8:	bl	1c028 <fputs@plt+0xae90>
   588dc:	ldrh	r3, [sp, #184]	; 0xb8
   588e0:	bic	r3, r3, #8
   588e4:	strh	r3, [sp, #184]	; 0xb8
   588e8:	add	r4, r4, #1
   588ec:	ldr	r3, [sp, #232]	; 0xe8
   588f0:	cmp	r3, r4
   588f4:	bgt	588bc <fputs@plt+0x47724>
   588f8:	ldr	r2, [r6, #76]	; 0x4c
   588fc:	str	r2, [sp, #208]	; 0xd0
   58900:	ldrb	r2, [r9, #69]	; 0x45
   58904:	str	r2, [sp, #48]	; 0x30
   58908:	cmp	r2, #0
   5890c:	bne	56708 <fputs@plt+0x45570>
   58910:	ldr	r1, [sp, #32]
   58914:	cmp	r1, #0
   58918:	beq	59060 <fputs@plt+0x47ec8>
   5891c:	ldr	r3, [r6, #72]	; 0x48
   58920:	add	r2, r3, #1
   58924:	str	r2, [r6, #72]	; 0x48
   58928:	str	r3, [sp, #192]	; 0xc0
   5892c:	ldr	r3, [sp, #220]	; 0xdc
   58930:	mov	r2, #0
   58934:	mov	r0, r6
   58938:	bl	3a768 <fputs@plt+0x295d0>
   5893c:	mov	r4, r0
   58940:	mvn	r3, #5
   58944:	str	r3, [sp, #8]
   58948:	str	r0, [sp, #4]
   5894c:	mov	r3, #0
   58950:	str	r3, [sp]
   58954:	ldr	r3, [sp, #200]	; 0xc8
   58958:	ldr	r2, [sp, #192]	; 0xc0
   5895c:	mov	r1, #58	; 0x3a
   58960:	ldr	r0, [sp, #24]
   58964:	bl	2b058 <fputs@plt+0x19ec0>
   58968:	str	r0, [sp, #104]	; 0x68
   5896c:	ldr	r3, [r6, #76]	; 0x4c
   58970:	add	r0, r3, #1
   58974:	str	r0, [sp, #72]	; 0x48
   58978:	add	ip, r3, #2
   5897c:	str	ip, [sp, #76]	; 0x4c
   58980:	add	lr, r3, #3
   58984:	str	lr, [sp, #52]	; 0x34
   58988:	str	lr, [r6, #76]	; 0x4c
   5898c:	ldr	r0, [sp, #24]
   58990:	bl	2ae08 <fputs@plt+0x19c70>
   58994:	str	r0, [sp, #80]	; 0x50
   58998:	ldr	r3, [r6, #76]	; 0x4c
   5899c:	add	r0, r3, #1
   589a0:	str	r0, [sp, #84]	; 0x54
   589a4:	str	r0, [r6, #76]	; 0x4c
   589a8:	ldr	r0, [sp, #24]
   589ac:	bl	2ae08 <fputs@plt+0x19c70>
   589b0:	str	r0, [sp, #88]	; 0x58
   589b4:	ldr	r3, [r6, #76]	; 0x4c
   589b8:	add	ip, r3, #1
   589bc:	str	ip, [sp, #92]	; 0x5c
   589c0:	ldr	r1, [sp, #32]
   589c4:	ldr	r2, [r1]
   589c8:	add	lr, r3, r2
   589cc:	str	lr, [sp, #108]	; 0x6c
   589d0:	str	lr, [r6, #76]	; 0x4c
   589d4:	ldr	r3, [r1]
   589d8:	add	r3, r3, lr
   589dc:	str	r3, [r6, #76]	; 0x4c
   589e0:	ldr	r3, [sp, #76]	; 0x4c
   589e4:	mov	r2, #0
   589e8:	mov	r1, #22
   589ec:	ldr	r0, [sp, #24]
   589f0:	bl	2b55c <fputs@plt+0x1a3c4>
   589f4:	ldr	r3, [sp, #72]	; 0x48
   589f8:	mov	r2, #0
   589fc:	mov	r1, #22
   58a00:	ldr	r0, [sp, #24]
   58a04:	bl	2b55c <fputs@plt+0x1a3c4>
   58a08:	ldr	r2, [sp, #32]
   58a0c:	ldr	r3, [r2]
   58a10:	ldr	ip, [sp, #92]	; 0x5c
   58a14:	add	r3, ip, r3
   58a18:	sub	r3, r3, #1
   58a1c:	str	r3, [sp]
   58a20:	mov	r3, ip
   58a24:	mov	r2, #0
   58a28:	mov	r1, #25
   58a2c:	ldr	r0, [sp, #24]
   58a30:	bl	2af28 <fputs@plt+0x19d90>
   58a34:	ldr	r3, [sp, #88]	; 0x58
   58a38:	ldr	r2, [sp, #84]	; 0x54
   58a3c:	mov	r1, #14
   58a40:	ldr	r0, [sp, #24]
   58a44:	bl	2b55c <fputs@plt+0x1a3c4>
   58a48:	ldr	r3, [sp, #28]
   58a4c:	cmp	r3, #0
   58a50:	movne	r2, #2304	; 0x900
   58a54:	moveq	r2, #256	; 0x100
   58a58:	mov	r3, #0
   58a5c:	str	r3, [sp, #8]
   58a60:	str	r2, [sp, #4]
   58a64:	str	r3, [sp]
   58a68:	ldr	r3, [sp, #32]
   58a6c:	ldr	r2, [sp, #40]	; 0x28
   58a70:	mov	r1, sl
   58a74:	mov	r0, r6
   58a78:	bl	53158 <fputs@plt+0x41fc0>
   58a7c:	subs	r3, r0, #0
   58a80:	str	r3, [sp, #96]	; 0x60
   58a84:	beq	56708 <fputs@plt+0x45570>
   58a88:	ldrsb	r3, [r3, #38]	; 0x26
   58a8c:	ldr	r2, [sp, #32]
   58a90:	ldr	r2, [r2]
   58a94:	cmp	r2, r3
   58a98:	beq	597c0 <fputs@plt+0x48628>
   58a9c:	ldrb	r3, [sp, #268]	; 0x10c
   58aa0:	cmp	r3, #0
   58aa4:	ldreq	r1, [pc, #2468]	; 59450 <fputs@plt+0x482b8>
   58aa8:	beq	58ac4 <fputs@plt+0x4792c>
   58aac:	ldr	r3, [r8, #8]
   58ab0:	and	r3, r3, #1
   58ab4:	ldr	r2, [pc, #2456]	; 59454 <fputs@plt+0x482bc>
   58ab8:	ldr	r1, [pc, #2448]	; 59450 <fputs@plt+0x482b8>
   58abc:	cmp	r3, #0
   58ac0:	moveq	r1, r2
   58ac4:	mov	r0, r6
   58ac8:	bl	3eddc <fputs@plt+0x2dc44>
   58acc:	ldr	r3, [sp, #32]
   58ad0:	ldr	r3, [r3]
   58ad4:	mov	r0, r3
   58ad8:	str	r3, [sp, #40]	; 0x28
   58adc:	ldr	r2, [sp, #220]	; 0xdc
   58ae0:	cmp	r2, #0
   58ae4:	ble	58bc4 <fputs@plt+0x47a2c>
   58ae8:	ldr	r3, [sp, #216]	; 0xd8
   58aec:	mov	r1, #24
   58af0:	mla	r2, r1, r2, r3
   58af4:	mov	r1, r0
   58af8:	ldr	r0, [r3, #12]
   58afc:	cmp	r0, r1
   58b00:	addge	r1, r1, #1
   58b04:	add	r3, r3, #24
   58b08:	cmp	r3, r2
   58b0c:	bne	58af8 <fputs@plt+0x47960>
   58b10:	str	r1, [sp, #48]	; 0x30
   58b14:	ldr	r1, [sp, #48]	; 0x30
   58b18:	mov	r0, r6
   58b1c:	bl	18494 <fputs@plt+0x72fc>
   58b20:	str	r0, [sp, #64]	; 0x40
   58b24:	mov	r0, r6
   58b28:	bl	18320 <fputs@plt+0x7188>
   58b2c:	mov	r3, #0
   58b30:	str	r3, [sp]
   58b34:	ldr	r2, [sp, #64]	; 0x40
   58b38:	ldr	r1, [sp, #32]
   58b3c:	mov	r0, r6
   58b40:	bl	5b1e0 <fputs@plt+0x4a048>
   58b44:	ldr	r3, [sp, #220]	; 0xdc
   58b48:	cmp	r3, #0
   58b4c:	ble	58c4c <fputs@plt+0x47ab4>
   58b50:	str	fp, [sp, #100]	; 0x64
   58b54:	mov	r3, #0
   58b58:	str	r3, [sp, #56]	; 0x38
   58b5c:	b	58bf8 <fputs@plt+0x47a60>
   58b60:	mov	r4, #0
   58b64:	strh	r4, [r8, #6]
   58b68:	mvn	r2, #0
   58b6c:	ldr	r1, [sp, #236]	; 0xec
   58b70:	mov	r0, r4
   58b74:	bl	1da58 <fputs@plt+0xc8c0>
   58b78:	clz	r3, r0
   58b7c:	lsr	r3, r3, #5
   58b80:	str	r3, [sp, #28]
   58b84:	ldr	r0, [sp, #24]
   58b88:	bl	2ae08 <fputs@plt+0x19c70>
   58b8c:	str	r0, [sp, #44]	; 0x2c
   58b90:	mov	r2, #32
   58b94:	mov	r1, r4
   58b98:	add	r0, sp, #156	; 0x9c
   58b9c:	bl	10f64 <memset@plt>
   58ba0:	str	r6, [sp, #156]	; 0x9c
   58ba4:	str	sl, [sp, #160]	; 0xa0
   58ba8:	add	r3, sp, #188	; 0xbc
   58bac:	str	r3, [sp, #168]	; 0xa8
   58bb0:	ldr	r3, [r6, #76]	; 0x4c
   58bb4:	add	r3, r3, #1
   58bb8:	str	r3, [sp, #204]	; 0xcc
   58bbc:	mov	r3, fp
   58bc0:	b	58868 <fputs@plt+0x476d0>
   58bc4:	ldr	r3, [sp, #40]	; 0x28
   58bc8:	str	r3, [sp, #48]	; 0x30
   58bcc:	b	58b14 <fputs@plt+0x4797c>
   58bd0:	ldr	r3, [sp, #100]	; 0x64
   58bd4:	add	r3, r3, #1
   58bd8:	mov	r2, r3
   58bdc:	str	r3, [sp, #100]	; 0x64
   58be0:	ldr	r3, [sp, #56]	; 0x38
   58be4:	add	r3, r3, #24
   58be8:	str	r3, [sp, #56]	; 0x38
   58bec:	ldr	r3, [sp, #220]	; 0xdc
   58bf0:	cmp	r3, r2
   58bf4:	ble	58c4c <fputs@plt+0x47ab4>
   58bf8:	ldr	r1, [sp, #216]	; 0xd8
   58bfc:	ldr	r3, [sp, #56]	; 0x38
   58c00:	add	r2, r1, r3
   58c04:	ldr	r3, [r2, #12]
   58c08:	ldr	r0, [sp, #40]	; 0x28
   58c0c:	cmp	r3, r0
   58c10:	blt	58bd0 <fputs@plt+0x47a38>
   58c14:	ldr	r0, [sp, #64]	; 0x40
   58c18:	ldr	r3, [sp, #40]	; 0x28
   58c1c:	add	r3, r0, r3
   58c20:	str	r3, [sp]
   58c24:	ldr	r3, [r2, #4]
   58c28:	ldr	r2, [r2, #8]
   58c2c:	ldr	r0, [sp, #56]	; 0x38
   58c30:	ldr	r1, [r1, r0]
   58c34:	mov	r0, r6
   58c38:	bl	3e0f8 <fputs@plt+0x2cf60>
   58c3c:	ldr	r3, [sp, #40]	; 0x28
   58c40:	add	r3, r3, #1
   58c44:	str	r3, [sp, #40]	; 0x28
   58c48:	b	58bd0 <fputs@plt+0x47a38>
   58c4c:	mov	r0, r6
   58c50:	bl	183fc <fputs@plt+0x7264>
   58c54:	str	r0, [sp, #40]	; 0x28
   58c58:	str	r0, [sp]
   58c5c:	ldr	r3, [sp, #48]	; 0x30
   58c60:	ldr	r2, [sp, #64]	; 0x40
   58c64:	mov	r1, #49	; 0x31
   58c68:	ldr	r0, [sp, #24]
   58c6c:	bl	2af28 <fputs@plt+0x19d90>
   58c70:	ldr	r3, [sp, #40]	; 0x28
   58c74:	ldr	r2, [sp, #192]	; 0xc0
   58c78:	mov	r1, #109	; 0x6d
   58c7c:	ldr	r0, [sp, #24]
   58c80:	bl	2b55c <fputs@plt+0x1a3c4>
   58c84:	ldr	r1, [sp, #40]	; 0x28
   58c88:	mov	r0, r6
   58c8c:	bl	1842c <fputs@plt+0x7294>
   58c90:	ldr	r2, [sp, #48]	; 0x30
   58c94:	ldr	r1, [sp, #64]	; 0x40
   58c98:	mov	r0, r6
   58c9c:	bl	184c8 <fputs@plt+0x7330>
   58ca0:	ldr	r0, [sp, #96]	; 0x60
   58ca4:	bl	2bbc8 <fputs@plt+0x1aa30>
   58ca8:	ldr	r3, [r6, #72]	; 0x48
   58cac:	mov	r2, r3
   58cb0:	add	r3, r3, #1
   58cb4:	str	r3, [r6, #72]	; 0x48
   58cb8:	str	r2, [sp, #40]	; 0x28
   58cbc:	str	r2, [sp, #196]	; 0xc4
   58cc0:	mov	r0, r6
   58cc4:	bl	183fc <fputs@plt+0x7264>
   58cc8:	str	r0, [sp, #56]	; 0x38
   58ccc:	ldr	r1, [sp, #48]	; 0x30
   58cd0:	str	r1, [sp]
   58cd4:	mov	r3, r0
   58cd8:	ldr	r2, [sp, #40]	; 0x28
   58cdc:	mov	r1, #60	; 0x3c
   58ce0:	ldr	r0, [sp, #24]
   58ce4:	bl	2af28 <fputs@plt+0x19d90>
   58ce8:	ldr	r3, [sp, #44]	; 0x2c
   58cec:	ldr	r2, [sp, #192]	; 0xc0
   58cf0:	mov	r1, #106	; 0x6a
   58cf4:	ldr	r0, [sp, #24]
   58cf8:	bl	2b55c <fputs@plt+0x1a3c4>
   58cfc:	mov	r3, #1
   58d00:	strb	r3, [sp, #189]	; 0xbd
   58d04:	mov	r0, r6
   58d08:	bl	18320 <fputs@plt+0x7188>
   58d0c:	ldr	r3, [sp, #28]
   58d10:	cmp	r3, #0
   58d14:	beq	59764 <fputs@plt+0x485cc>
   58d18:	ldrh	r3, [r9, #64]	; 0x40
   58d1c:	tst	r3, #4
   58d20:	beq	58d90 <fputs@plt+0x47bf8>
   58d24:	ldr	r3, [sp, #24]
   58d28:	ldr	r3, [r3, #32]
   58d2c:	str	r3, [sp, #48]	; 0x30
   58d30:	mov	r0, r6
   58d34:	bl	18320 <fputs@plt+0x7188>
   58d38:	ldr	r3, [sp, #28]
   58d3c:	cmp	r3, #0
   58d40:	bne	59778 <fputs@plt+0x485e0>
   58d44:	ldr	r3, [sp, #108]	; 0x6c
   58d48:	add	r3, r3, #1
   58d4c:	mov	r2, r3
   58d50:	str	r3, [sp, #64]	; 0x40
   58d54:	ldr	r3, [sp, #32]
   58d58:	ldr	r3, [r3]
   58d5c:	cmp	r3, #0
   58d60:	ble	58e20 <fputs@plt+0x47c88>
   58d64:	str	r2, [sp, #56]	; 0x38
   58d68:	str	r4, [sp, #100]	; 0x64
   58d6c:	mov	r4, fp
   58d70:	b	58df0 <fputs@plt+0x47c58>
   58d74:	ldr	r3, [sp, #96]	; 0x60
   58d78:	ldrb	r3, [r3, #39]	; 0x27
   58d7c:	cmp	r3, #0
   58d80:	beq	597e8 <fputs@plt+0x48650>
   58d84:	str	fp, [sp, #56]	; 0x38
   58d88:	str	fp, [sp, #40]	; 0x28
   58d8c:	str	fp, [sp, #28]
   58d90:	mov	r3, #0
   58d94:	str	r3, [sp, #236]	; 0xec
   58d98:	ldr	r1, [sp, #256]	; 0x100
   58d9c:	ldr	r0, [sp, #24]
   58da0:	bl	23490 <fputs@plt+0x122f8>
   58da4:	b	58d24 <fputs@plt+0x47b8c>
   58da8:	mov	r3, #1
   58dac:	strb	r3, [sp, #188]	; 0xbc
   58db0:	ldr	r3, [sp, #32]
   58db4:	ldr	r1, [r3, #4]
   58db8:	mov	r3, #20
   58dbc:	mul	r3, r3, r4
   58dc0:	ldr	r2, [sp, #56]	; 0x38
   58dc4:	ldr	r1, [r1, r3]
   58dc8:	mov	r0, r6
   58dcc:	bl	5ae58 <fputs@plt+0x49cc0>
   58dd0:	add	r4, r4, #1
   58dd4:	ldr	r3, [sp, #32]
   58dd8:	ldr	r3, [r3]
   58ddc:	ldr	r2, [sp, #56]	; 0x38
   58de0:	add	r2, r2, #1
   58de4:	str	r2, [sp, #56]	; 0x38
   58de8:	cmp	r3, r4
   58dec:	ble	58e1c <fputs@plt+0x47c84>
   58df0:	ldr	r3, [sp, #28]
   58df4:	cmp	r3, #0
   58df8:	beq	58da8 <fputs@plt+0x47c10>
   58dfc:	ldr	r3, [sp, #56]	; 0x38
   58e00:	str	r3, [sp]
   58e04:	mov	r3, r4
   58e08:	ldr	r2, [sp, #40]	; 0x28
   58e0c:	mov	r1, #47	; 0x2f
   58e10:	ldr	r0, [sp, #24]
   58e14:	bl	2af28 <fputs@plt+0x19d90>
   58e18:	b	58dd0 <fputs@plt+0x47c38>
   58e1c:	ldr	r4, [sp, #100]	; 0x64
   58e20:	cmp	r4, #0
   58e24:	ldrne	r2, [r4]
   58e28:	addne	r2, r2, #1
   58e2c:	strne	r2, [r4]
   58e30:	mvn	r2, #5
   58e34:	str	r2, [sp, #8]
   58e38:	str	r4, [sp, #4]
   58e3c:	str	r3, [sp]
   58e40:	ldr	r3, [sp, #64]	; 0x40
   58e44:	ldr	r2, [sp, #92]	; 0x5c
   58e48:	mov	r1, #42	; 0x2a
   58e4c:	ldr	r4, [sp, #24]
   58e50:	mov	r0, r4
   58e54:	bl	2b058 <fputs@plt+0x19ec0>
   58e58:	mov	r0, r4
   58e5c:	ldr	r4, [r4, #32]
   58e60:	add	r2, r4, #1
   58e64:	str	r2, [sp]
   58e68:	mov	r3, #0
   58e6c:	mov	r1, #43	; 0x2b
   58e70:	str	r0, [sp, #24]
   58e74:	bl	2af28 <fputs@plt+0x19d90>
   58e78:	ldr	r0, [sp, #32]
   58e7c:	ldr	r3, [r0]
   58e80:	ldr	r2, [sp, #92]	; 0x5c
   58e84:	ldr	r1, [sp, #64]	; 0x40
   58e88:	mov	r0, r6
   58e8c:	bl	2b7f0 <fputs@plt+0x1a658>
   58e90:	ldr	r3, [sp, #80]	; 0x50
   58e94:	ldr	r2, [sp, #52]	; 0x34
   58e98:	mov	r1, #14
   58e9c:	ldr	r0, [sp, #24]
   58ea0:	bl	2b55c <fputs@plt+0x1a3c4>
   58ea4:	ldr	r3, [sp, #44]	; 0x2c
   58ea8:	ldr	r2, [sp, #76]	; 0x4c
   58eac:	mov	r1, #138	; 0x8a
   58eb0:	ldr	r0, [sp, #24]
   58eb4:	bl	2b55c <fputs@plt+0x1a3c4>
   58eb8:	ldr	r3, [sp, #88]	; 0x58
   58ebc:	ldr	r2, [sp, #84]	; 0x54
   58ec0:	mov	r1, #14
   58ec4:	ldr	r0, [sp, #24]
   58ec8:	bl	2b55c <fputs@plt+0x1a3c4>
   58ecc:	mov	r1, r4
   58ed0:	ldr	r4, [sp, #24]
   58ed4:	mov	r0, r4
   58ed8:	bl	171a8 <fputs@plt+0x6010>
   58edc:	add	r1, sp, #188	; 0xbc
   58ee0:	mov	r0, r6
   58ee4:	bl	5b370 <fputs@plt+0x4a1d8>
   58ee8:	ldr	r3, [sp, #72]	; 0x48
   58eec:	mov	r2, #1
   58ef0:	mov	r1, #22
   58ef4:	mov	r0, r4
   58ef8:	bl	2b55c <fputs@plt+0x1a3c4>
   58efc:	ldr	r3, [sp, #28]
   58f00:	cmp	r3, #0
   58f04:	beq	59048 <fputs@plt+0x47eb0>
   58f08:	ldr	r3, [sp, #48]	; 0x30
   58f0c:	ldr	r2, [sp, #192]	; 0xc0
   58f10:	mov	r1, #3
   58f14:	mov	r0, r4
   58f18:	bl	2b55c <fputs@plt+0x1a3c4>
   58f1c:	ldr	r3, [sp, #80]	; 0x50
   58f20:	ldr	r2, [sp, #52]	; 0x34
   58f24:	mov	r1, #14
   58f28:	ldr	r4, [sp, #24]
   58f2c:	mov	r0, r4
   58f30:	bl	2b55c <fputs@plt+0x1a3c4>
   58f34:	ldr	r1, [sp, #44]	; 0x2c
   58f38:	mov	r0, r4
   58f3c:	bl	2b758 <fputs@plt+0x1a5c0>
   58f40:	ldr	r3, [r4, #32]
   58f44:	str	r3, [sp, #28]
   58f48:	ldr	r3, [sp, #76]	; 0x4c
   58f4c:	mov	r2, #1
   58f50:	mov	r1, #22
   58f54:	mov	r0, r4
   58f58:	bl	2b55c <fputs@plt+0x1a3c4>
   58f5c:	ldr	r2, [sp, #52]	; 0x34
   58f60:	mov	r1, #15
   58f64:	mov	r0, r4
   58f68:	bl	2b4f0 <fputs@plt+0x1a358>
   58f6c:	ldr	r1, [sp, #80]	; 0x50
   58f70:	mov	r0, r4
   58f74:	bl	1712c <fputs@plt+0x5f94>
   58f78:	mov	r0, r4
   58f7c:	ldr	r4, [r4, #32]
   58f80:	add	r3, r4, #2
   58f84:	ldr	r2, [sp, #72]	; 0x48
   58f88:	mov	r1, #138	; 0x8a
   58f8c:	str	r0, [sp, #24]
   58f90:	bl	2b55c <fputs@plt+0x1a3c4>
   58f94:	ldr	r2, [sp, #52]	; 0x34
   58f98:	mov	r1, #15
   58f9c:	ldr	r0, [sp, #24]
   58fa0:	bl	2b4f0 <fputs@plt+0x1a358>
   58fa4:	add	r1, sp, #188	; 0xbc
   58fa8:	mov	r0, r6
   58fac:	bl	2b474 <fputs@plt+0x1a2dc>
   58fb0:	add	r4, r4, #1
   58fb4:	mov	r3, #16
   58fb8:	mov	r2, r4
   58fbc:	ldr	r1, [sp, #68]	; 0x44
   58fc0:	mov	r0, r6
   58fc4:	bl	5c78c <fputs@plt+0x4b5f4>
   58fc8:	ldr	r3, [sp, #28]
   58fcc:	str	r3, [sp, #16]
   58fd0:	str	r4, [sp, #12]
   58fd4:	str	r5, [sp, #8]
   58fd8:	add	r3, sp, #268	; 0x10c
   58fdc:	str	r3, [sp, #4]
   58fe0:	add	r3, sp, #236	; 0xec
   58fe4:	str	r3, [sp]
   58fe8:	mvn	r3, #0
   58fec:	ldr	r2, [r8]
   58ff0:	mov	r1, r8
   58ff4:	mov	r0, r6
   58ff8:	bl	5b918 <fputs@plt+0x4a780>
   58ffc:	ldr	r2, [sp, #52]	; 0x34
   59000:	mov	r1, #15
   59004:	ldr	r4, [sp, #24]
   59008:	mov	r0, r4
   5900c:	bl	2b4f0 <fputs@plt+0x1a358>
   59010:	ldr	r1, [sp, #88]	; 0x58
   59014:	mov	r0, r4
   59018:	bl	1712c <fputs@plt+0x5f94>
   5901c:	add	r1, sp, #188	; 0xbc
   59020:	mov	r0, r6
   59024:	bl	3ba98 <fputs@plt+0x2a900>
   59028:	ldr	r2, [sp, #84]	; 0x54
   5902c:	mov	r1, #15
   59030:	mov	r0, r4
   59034:	bl	2b4f0 <fputs@plt+0x1a358>
   59038:	ldr	r1, [sp, #44]	; 0x2c
   5903c:	ldr	r0, [sp, #24]
   59040:	bl	1712c <fputs@plt+0x5f94>
   59044:	b	58640 <fputs@plt+0x474a8>
   59048:	ldr	r0, [sp, #96]	; 0x60
   5904c:	bl	2bbc8 <fputs@plt+0x1aa30>
   59050:	ldr	r1, [sp, #104]	; 0x68
   59054:	ldr	r0, [sp, #24]
   59058:	bl	23490 <fputs@plt+0x122f8>
   5905c:	b	58f1c <fputs@plt+0x47d84>
   59060:	ldr	r2, [r8, #32]
   59064:	cmp	r2, #0
   59068:	bne	59290 <fputs@plt+0x480f8>
   5906c:	ldr	r1, [r8]
   59070:	ldr	r2, [r1]
   59074:	cmp	r2, #1
   59078:	bne	59290 <fputs@plt+0x480f8>
   5907c:	ldr	r2, [r8, #28]
   59080:	ldr	r0, [r2]
   59084:	cmp	r0, #1
   59088:	bne	59290 <fputs@plt+0x480f8>
   5908c:	ldr	r0, [r2, #28]
   59090:	cmp	r0, #0
   59094:	bne	59290 <fputs@plt+0x480f8>
   59098:	ldr	r4, [r2, #24]
   5909c:	ldr	r2, [r1, #4]
   590a0:	ldr	r1, [r2]
   590a4:	ldrb	r2, [r4, #42]	; 0x2a
   590a8:	tst	r2, #16
   590ac:	bne	59290 <fputs@plt+0x480f8>
   590b0:	ldrb	r0, [r1]
   590b4:	clz	r2, r3
   590b8:	lsr	r2, r2, #5
   590bc:	cmp	r0, #153	; 0x99
   590c0:	orrne	r2, r2, #1
   590c4:	cmp	r2, #0
   590c8:	bne	59290 <fputs@plt+0x480f8>
   590cc:	ldr	r2, [sp, #228]	; 0xe4
   590d0:	ldr	r2, [r2, #4]
   590d4:	ldrh	r2, [r2, #2]
   590d8:	tst	r2, #256	; 0x100
   590dc:	beq	59290 <fputs@plt+0x480f8>
   590e0:	ldr	r2, [r1, #4]
   590e4:	tst	r2, #16
   590e8:	bne	59290 <fputs@plt+0x480f8>
   590ec:	cmp	r4, #0
   590f0:	beq	59290 <fputs@plt+0x480f8>
   590f4:	ldr	r1, [r4, #64]	; 0x40
   590f8:	ldr	r0, [r6]
   590fc:	bl	19604 <fputs@plt+0x846c>
   59100:	ldr	r3, [r6, #72]	; 0x48
   59104:	str	r3, [sp, #28]
   59108:	add	r3, r3, #1
   5910c:	str	r3, [r6, #72]	; 0x48
   59110:	ldr	r3, [r4, #28]
   59114:	str	r3, [sp, #52]	; 0x34
   59118:	str	r0, [sp, #48]	; 0x30
   5911c:	mov	r1, r0
   59120:	mov	r0, r6
   59124:	bl	52a98 <fputs@plt+0x41900>
   59128:	ldr	r3, [r4]
   5912c:	str	r3, [sp]
   59130:	mov	r3, #0
   59134:	ldr	r2, [r4, #28]
   59138:	ldr	r1, [sp, #48]	; 0x30
   5913c:	mov	r0, r6
   59140:	bl	2ad2c <fputs@plt+0x19b94>
   59144:	ldrb	r3, [r4, #42]	; 0x2a
   59148:	tst	r3, #32
   5914c:	moveq	r3, #0
   59150:	streq	r3, [sp, #40]	; 0x28
   59154:	beq	59164 <fputs@plt+0x47fcc>
   59158:	mov	r0, r4
   5915c:	bl	186b8 <fputs@plt+0x7520>
   59160:	str	r0, [sp, #40]	; 0x28
   59164:	ldr	r3, [r4, #8]
   59168:	ldr	r2, [sp, #40]	; 0x28
   5916c:	b	59174 <fputs@plt+0x47fdc>
   59170:	ldr	r3, [r3, #20]
   59174:	cmp	r3, #0
   59178:	beq	591c0 <fputs@plt+0x48028>
   5917c:	ldrb	r1, [r3, #55]	; 0x37
   59180:	tst	r1, #4
   59184:	bne	59170 <fputs@plt+0x47fd8>
   59188:	ldrsh	r1, [r3, #48]	; 0x30
   5918c:	ldrsh	r0, [r4, #40]	; 0x28
   59190:	cmp	r0, r1
   59194:	ble	59170 <fputs@plt+0x47fd8>
   59198:	ldr	r0, [r3, #36]	; 0x24
   5919c:	cmp	r0, #0
   591a0:	bne	59170 <fputs@plt+0x47fd8>
   591a4:	cmp	r2, #0
   591a8:	moveq	r2, r3
   591ac:	beq	59170 <fputs@plt+0x47fd8>
   591b0:	ldrsh	r0, [r2, #48]	; 0x30
   591b4:	cmp	r0, r1
   591b8:	movgt	r2, r3
   591bc:	b	59170 <fputs@plt+0x47fd8>
   591c0:	mov	r3, r2
   591c4:	str	r2, [sp, #40]	; 0x28
   591c8:	cmp	r2, #0
   591cc:	beq	59808 <fputs@plt+0x48670>
   591d0:	ldr	r2, [r2, #44]	; 0x2c
   591d4:	str	r2, [sp, #52]	; 0x34
   591d8:	mov	r1, r3
   591dc:	mov	r0, r6
   591e0:	bl	37b88 <fputs@plt+0x269f0>
   591e4:	str	r0, [sp, #56]	; 0x38
   591e8:	mov	r3, #1
   591ec:	str	r3, [sp, #4]
   591f0:	ldr	r1, [sp, #48]	; 0x30
   591f4:	str	r1, [sp]
   591f8:	ldr	r3, [sp, #52]	; 0x34
   591fc:	ldr	r2, [sp, #28]
   59200:	mov	r1, #54	; 0x36
   59204:	ldr	r0, [sp, #24]
   59208:	bl	2b01c <fputs@plt+0x19e84>
   5920c:	ldr	r2, [sp, #56]	; 0x38
   59210:	cmp	r2, #0
   59214:	beq	59228 <fputs@plt+0x48090>
   59218:	mvn	r3, #5
   5921c:	mvn	r1, #0
   59220:	ldr	r0, [sp, #24]
   59224:	bl	23538 <fputs@plt+0x123a0>
   59228:	ldr	r3, [sp, #228]	; 0xe4
   5922c:	ldr	r3, [r3, #8]
   59230:	ldr	r2, [sp, #28]
   59234:	mov	r1, #50	; 0x32
   59238:	ldr	r0, [sp, #24]
   5923c:	bl	2b55c <fputs@plt+0x1a3c4>
   59240:	ldr	r2, [sp, #28]
   59244:	mov	r1, #61	; 0x3d
   59248:	ldr	r0, [sp, #24]
   5924c:	bl	2b4f0 <fputs@plt+0x1a358>
   59250:	ldrb	r3, [r6, #453]	; 0x1c5
   59254:	cmp	r3, #2
   59258:	bne	598a8 <fputs@plt+0x48710>
   5925c:	ldrb	r3, [r4, #42]	; 0x2a
   59260:	tst	r3, #32
   59264:	beq	59864 <fputs@plt+0x486cc>
   59268:	ldr	r3, [sp, #40]	; 0x28
   5926c:	ldrb	r3, [r3, #55]	; 0x37
   59270:	and	r3, r3, #3
   59274:	cmp	r3, #2
   59278:	bne	59864 <fputs@plt+0x486cc>
   5927c:	ldr	r0, [r6]
   59280:	ldr	r2, [r4]
   59284:	ldr	r3, [pc, #460]	; 59458 <fputs@plt+0x482c0>
   59288:	mov	r1, r3
   5928c:	b	59878 <fputs@plt+0x486e0>
   59290:	ldr	r2, [r8, #40]	; 0x28
   59294:	cmp	r2, #0
   59298:	ldrne	r3, [sp, #32]
   5929c:	strne	r3, [sp, #28]
   592a0:	bne	5939c <fputs@plt+0x48204>
   592a4:	cmp	r3, #1
   592a8:	ldrne	r3, [sp, #32]
   592ac:	strne	r3, [sp, #28]
   592b0:	bne	5939c <fputs@plt+0x48204>
   592b4:	ldr	r3, [sp, #228]	; 0xe4
   592b8:	ldr	r3, [r3]
   592bc:	ldr	r2, [r3, #20]
   592c0:	str	r2, [sp, #28]
   592c4:	cmp	r2, #0
   592c8:	beq	593e8 <fputs@plt+0x48250>
   592cc:	ldr	r2, [r2]
   592d0:	str	r2, [sp, #52]	; 0x34
   592d4:	cmp	r2, #1
   592d8:	ldrne	r3, [sp, #32]
   592dc:	strne	r3, [sp, #28]
   592e0:	bne	5939c <fputs@plt+0x48204>
   592e4:	ldr	r2, [sp, #28]
   592e8:	ldr	r2, [r2, #4]
   592ec:	ldr	r2, [r2]
   592f0:	ldrb	r2, [r2]
   592f4:	cmp	r2, #154	; 0x9a
   592f8:	ldrne	r3, [sp, #32]
   592fc:	strne	r3, [sp, #28]
   59300:	bne	5939c <fputs@plt+0x48204>
   59304:	ldr	r4, [r3, #8]
   59308:	ldr	r1, [pc, #332]	; 5945c <fputs@plt+0x482c4>
   5930c:	mov	r0, r4
   59310:	bl	13ec8 <fputs@plt+0x2d30>
   59314:	cmp	r0, #0
   59318:	beq	59340 <fputs@plt+0x481a8>
   5931c:	ldr	r1, [pc, #316]	; 59460 <fputs@plt+0x482c8>
   59320:	mov	r0, r4
   59324:	bl	13ec8 <fputs@plt+0x2d30>
   59328:	cmp	r0, #0
   5932c:	ldrne	r3, [sp, #32]
   59330:	strne	r3, [sp, #28]
   59334:	bne	5939c <fputs@plt+0x48204>
   59338:	mov	r3, #2
   5933c:	str	r3, [sp, #52]	; 0x34
   59340:	ldrb	r3, [sp, #52]	; 0x34
   59344:	str	r3, [sp, #48]	; 0x30
   59348:	mov	r2, #0
   5934c:	ldr	r1, [sp, #28]
   59350:	mov	r0, r9
   59354:	bl	207a0 <fputs@plt+0xf608>
   59358:	str	r0, [sp, #32]
   5935c:	ldrb	r3, [r9, #69]	; 0x45
   59360:	cmp	r3, #0
   59364:	movne	r3, r0
   59368:	strne	r3, [sp, #28]
   5936c:	bne	5939c <fputs@plt+0x48204>
   59370:	ldr	r1, [sp, #32]
   59374:	ldr	r3, [r1, #4]
   59378:	ldr	r2, [sp, #48]	; 0x30
   5937c:	subs	r2, r2, #1
   59380:	movne	r2, #1
   59384:	strb	r2, [r3, #12]
   59388:	ldr	r3, [r1, #4]
   5938c:	ldr	r3, [r3]
   59390:	mvn	r2, #103	; 0x67
   59394:	strb	r2, [r3]
   59398:	str	r1, [sp, #28]
   5939c:	add	r1, sp, #188	; 0xbc
   593a0:	mov	r0, r6
   593a4:	bl	3ba98 <fputs@plt+0x2a900>
   593a8:	mov	r3, #0
   593ac:	str	r3, [sp, #8]
   593b0:	ldr	r2, [sp, #48]	; 0x30
   593b4:	str	r2, [sp, #4]
   593b8:	str	r3, [sp]
   593bc:	ldr	r3, [sp, #28]
   593c0:	ldr	r2, [sp, #40]	; 0x28
   593c4:	mov	r1, sl
   593c8:	mov	r0, r6
   593cc:	bl	53158 <fputs@plt+0x41fc0>
   593d0:	subs	r4, r0, #0
   593d4:	bne	593f4 <fputs@plt+0x4825c>
   593d8:	ldr	r1, [sp, #32]
   593dc:	mov	r0, r9
   593e0:	bl	23c38 <fputs@plt+0x12aa0>
   593e4:	b	56708 <fputs@plt+0x45570>
   593e8:	ldr	r3, [sp, #28]
   593ec:	str	r3, [sp, #32]
   593f0:	b	5939c <fputs@plt+0x48204>
   593f4:	add	r1, sp, #188	; 0xbc
   593f8:	mov	r0, r6
   593fc:	bl	5b370 <fputs@plt+0x4a1d8>
   59400:	ldrsb	r3, [r4, #38]	; 0x26
   59404:	cmp	r3, #0
   59408:	ble	59418 <fputs@plt+0x48280>
   5940c:	ldr	r1, [r4, #52]	; 0x34
   59410:	ldr	r0, [sp, #24]
   59414:	bl	2b758 <fputs@plt+0x1a5c0>
   59418:	mov	r0, r4
   5941c:	bl	2bbc8 <fputs@plt+0x1aa30>
   59420:	add	r1, sp, #188	; 0xbc
   59424:	mov	r0, r6
   59428:	bl	2b474 <fputs@plt+0x1a2dc>
   5942c:	b	598a8 <fputs@plt+0x48710>
   59430:	ldr	r1, [pc, #28]	; 59454 <fputs@plt+0x482bc>
   59434:	mov	r0, r6
   59438:	bl	3eddc <fputs@plt+0x2dc44>
   5943c:	b	5864c <fputs@plt+0x474b4>
   59440:	mov	fp, #1
   59444:	b	5667c <fputs@plt+0x454e4>
   59448:	andeq	r6, r8, r0, ror r4
   5944c:	andeq	r6, r8, r8, asr r4
   59450:	andeq	r6, r8, r4, lsr r4
   59454:	andeq	r6, r8, r8, lsr #8
   59458:	andeq	lr, r7, r0, lsr #29
   5945c:	andeq	r6, r8, ip, lsl #11
   59460:	muleq	r8, r0, r5
   59464:	andeq	r6, r8, ip, asr #10
   59468:	andeq	r6, r8, r0, asr #8
   5946c:	andeq	r6, r8, r8, ror r5
   59470:	mov	r3, #7
   59474:	strb	r3, [sp, #156]	; 0x9c
   59478:	str	r9, [sp, #160]	; 0xa0
   5947c:	mov	r3, #0
   59480:	strb	r3, [sp, #157]	; 0x9d
   59484:	str	r3, [sp, #164]	; 0xa4
   59488:	str	r3, [sp, #168]	; 0xa8
   5948c:	ldr	r4, [r6, #76]	; 0x4c
   59490:	add	r4, r4, #1
   59494:	str	r4, [r6, #76]	; 0x4c
   59498:	ldr	r3, [sp, #40]	; 0x28
   5949c:	str	r3, [sp]
   594a0:	mov	r3, r4
   594a4:	ldr	r2, [sp, #32]
   594a8:	mov	r1, #60	; 0x3c
   594ac:	ldr	r0, [sp, #28]
   594b0:	bl	2af28 <fputs@plt+0x19d90>
   594b4:	ldr	r3, [sp, #48]	; 0x30
   594b8:	str	r3, [sp, #56]	; 0x38
   594bc:	mov	r2, #1
   594c0:	mov	r1, r8
   594c4:	mov	r0, r6
   594c8:	bl	3a664 <fputs@plt+0x294cc>
   594cc:	ldr	r3, [sl]
   594d0:	mvn	r2, #5
   594d4:	str	r2, [sp, #8]
   594d8:	str	r0, [sp, #4]
   594dc:	mov	r2, #0
   594e0:	str	r2, [sp]
   594e4:	add	r3, r3, #2
   594e8:	mov	r2, r9
   594ec:	mov	r1, #57	; 0x39
   594f0:	ldr	r0, [sp, #28]
   594f4:	bl	2b058 <fputs@plt+0x19ec0>
   594f8:	str	sl, [sp, #172]	; 0xac
   594fc:	ldr	r3, [sp, #56]	; 0x38
   59500:	cmp	r3, #0
   59504:	beq	5952c <fputs@plt+0x48394>
   59508:	mov	r3, #0
   5950c:	ldr	r2, [sp, #56]	; 0x38
   59510:	mov	r1, #57	; 0x39
   59514:	ldr	r0, [sp, #28]
   59518:	bl	2b55c <fputs@plt+0x1a3c4>
   5951c:	str	r0, [r8, #20]
   59520:	ldr	r3, [r8, #8]
   59524:	orr	r3, r3, #16
   59528:	str	r3, [r8, #8]
   5952c:	mov	r3, #0
   59530:	str	r3, [r8, #44]	; 0x2c
   59534:	ldr	r1, [sp, #44]	; 0x2c
   59538:	str	r3, [r1, #52]	; 0x34
   5953c:	add	r2, sp, #156	; 0x9c
   59540:	mov	r0, r6
   59544:	bl	5662c <fputs@plt+0x45494>
   59548:	ldr	r2, [sp, #44]	; 0x2c
   5954c:	str	r8, [r2, #52]	; 0x34
   59550:	cmp	r0, #0
   59554:	bne	59668 <fputs@plt+0x484d0>
   59558:	ldr	r3, [sp, #52]	; 0x34
   5955c:	mov	r2, r9
   59560:	mov	r1, #108	; 0x6c
   59564:	ldr	r0, [sp, #28]
   59568:	bl	2b55c <fputs@plt+0x1a3c4>
   5956c:	str	r0, [sp, #40]	; 0x28
   59570:	ldr	r2, [sp, #32]
   59574:	mov	r1, #104	; 0x68
   59578:	ldr	r0, [sp, #28]
   5957c:	bl	2b4f0 <fputs@plt+0x1a358>
   59580:	cmp	sl, #0
   59584:	beq	57260 <fputs@plt+0x460c8>
   59588:	ldr	r3, [sl]
   5958c:	str	r4, [sp]
   59590:	add	r3, r3, #1
   59594:	mov	r2, r9
   59598:	mov	r1, #47	; 0x2f
   5959c:	ldr	r0, [sp, #28]
   595a0:	bl	2af28 <fputs@plt+0x19d90>
   595a4:	mov	r2, r9
   595a8:	mov	r1, #95	; 0x5f
   595ac:	ldr	r9, [sp, #28]
   595b0:	mov	r0, r9
   595b4:	bl	2b4f0 <fputs@plt+0x1a358>
   595b8:	mov	r0, r9
   595bc:	bl	2ae08 <fputs@plt+0x19c70>
   595c0:	mov	r4, r0
   595c4:	mov	r2, r0
   595c8:	ldr	r1, [sp, #72]	; 0x48
   595cc:	mov	r0, r9
   595d0:	bl	2b7c0 <fputs@plt+0x1a628>
   595d4:	ldr	r3, [sp, #52]	; 0x34
   595d8:	str	r3, [sp, #16]
   595dc:	str	r4, [sp, #12]
   595e0:	add	r3, sp, #116	; 0x74
   595e4:	str	r3, [sp, #8]
   595e8:	mov	r3, #0
   595ec:	str	r3, [sp, #4]
   595f0:	str	r3, [sp]
   595f4:	ldr	r3, [sp, #32]
   595f8:	ldr	r2, [r8]
   595fc:	mov	r1, r8
   59600:	mov	r0, r6
   59604:	bl	5b918 <fputs@plt+0x4a780>
   59608:	ldr	r3, [sp, #60]	; 0x3c
   5960c:	cmp	r3, #0
   59610:	beq	59628 <fputs@plt+0x48490>
   59614:	ldr	r3, [sp, #52]	; 0x34
   59618:	ldr	r2, [sp, #60]	; 0x3c
   5961c:	mov	r1, #141	; 0x8d
   59620:	ldr	r0, [sp, #28]
   59624:	bl	2b55c <fputs@plt+0x1a3c4>
   59628:	mov	r1, r4
   5962c:	ldr	r0, [sp, #28]
   59630:	bl	1712c <fputs@plt+0x5f94>
   59634:	ldr	r3, [r8, #8]
   59638:	tst	r3, #8
   5963c:	beq	57278 <fputs@plt+0x460e0>
   59640:	ldr	r1, [pc, #-484]	; 59464 <fputs@plt+0x482cc>
   59644:	mov	r0, r6
   59648:	bl	35674 <fputs@plt+0x244dc>
   5964c:	ldr	r1, [sp, #40]	; 0x28
   59650:	ldr	r4, [sp, #28]
   59654:	mov	r0, r4
   59658:	bl	2b758 <fputs@plt+0x1a5c0>
   5965c:	ldr	r1, [sp, #52]	; 0x34
   59660:	mov	r0, r4
   59664:	bl	1712c <fputs@plt+0x5f94>
   59668:	ldr	r1, [r8, #44]	; 0x2c
   5966c:	ldr	r0, [r6]
   59670:	bl	23c38 <fputs@plt+0x12aa0>
   59674:	str	sl, [r8, #44]	; 0x2c
   59678:	ldr	r3, [sp, #64]	; 0x40
   5967c:	str	r3, [r8, #56]	; 0x38
   59680:	ldr	r3, [sp, #68]	; 0x44
   59684:	str	r3, [r8, #60]	; 0x3c
   59688:	str	fp, [sp, #32]
   5968c:	str	fp, [sp, #44]	; 0x2c
   59690:	str	fp, [sp, #28]
   59694:	mov	sl, #0
   59698:	ldrb	r1, [r8, #4]
   5969c:	subs	r3, r1, #116	; 0x74
   596a0:	movne	r3, #1
   596a4:	str	r3, [sp]
   596a8:	ldr	r3, [sp, #32]
   596ac:	ldr	r2, [sp, #44]	; 0x2c
   596b0:	mov	r0, r6
   596b4:	bl	3ed44 <fputs@plt+0x2dbac>
   596b8:	ldr	r3, [r8, #8]
   596bc:	tst	r3, #16
   596c0:	ldreq	fp, [sp, #28]
   596c4:	beq	56ee8 <fputs@plt+0x45d50>
   596c8:	ldr	r3, [r8]
   596cc:	ldr	r9, [r3]
   596d0:	mov	r2, #1
   596d4:	mov	r1, r9
   596d8:	ldr	r0, [sp, #36]	; 0x24
   596dc:	bl	1c3ac <fputs@plt+0xb214>
   596e0:	subs	r4, r0, #0
   596e4:	moveq	fp, #7
   596e8:	beq	56ee8 <fputs@plt+0x45d50>
   596ec:	add	r3, r4, #20
   596f0:	str	r3, [sp, #32]
   596f4:	b	58090 <fputs@plt+0x46ef8>
   596f8:	ldr	r3, [r6, #472]	; 0x1d8
   596fc:	str	r3, [sp, #32]
   59700:	add	r2, sp, #116	; 0x74
   59704:	mov	r1, r8
   59708:	mov	r0, r6
   5970c:	bl	5662c <fputs@plt+0x45494>
   59710:	str	r0, [sp, #28]
   59714:	ldr	sl, [r8, #48]	; 0x30
   59718:	str	r4, [r8, #48]	; 0x30
   5971c:	ldrsh	r1, [r4, #6]
   59720:	ldrsh	r0, [r8, #6]
   59724:	bl	151fc <fputs@plt+0x4064>
   59728:	strh	r0, [r8, #6]
   5972c:	ldr	r0, [r4, #56]	; 0x38
   59730:	cmp	r0, #0
   59734:	beq	59698 <fputs@plt+0x48500>
   59738:	add	r1, sp, #156	; 0x9c
   5973c:	bl	17e40 <fputs@plt+0x6ca8>
   59740:	cmp	r0, #0
   59744:	bne	57d84 <fputs@plt+0x46bec>
   59748:	b	59698 <fputs@plt+0x48500>
   5974c:	ldr	r1, [sp, #256]	; 0x100
   59750:	cmp	r1, #0
   59754:	blt	58600 <fputs@plt+0x47468>
   59758:	ldr	r0, [sp, #24]
   5975c:	bl	23490 <fputs@plt+0x122f8>
   59760:	b	58600 <fputs@plt+0x47468>
   59764:	ldr	r3, [sp, #24]
   59768:	ldr	r3, [r3, #32]
   5976c:	str	r3, [sp, #48]	; 0x30
   59770:	mov	r0, r6
   59774:	bl	18320 <fputs@plt+0x7188>
   59778:	ldr	r3, [sp, #40]	; 0x28
   5977c:	str	r3, [sp]
   59780:	ldr	r3, [sp, #56]	; 0x38
   59784:	ldr	r2, [sp, #192]	; 0xc0
   59788:	mov	r1, #100	; 0x64
   5978c:	ldr	r0, [sp, #24]
   59790:	bl	2af28 <fputs@plt+0x19d90>
   59794:	mov	r3, #1
   59798:	str	r3, [sp, #28]
   5979c:	b	58d44 <fputs@plt+0x47bac>
   597a0:	ldr	r3, [sp, #24]
   597a4:	ldr	r3, [r3, #32]
   597a8:	str	r3, [sp, #48]	; 0x30
   597ac:	mov	r0, r6
   597b0:	bl	18320 <fputs@plt+0x7188>
   597b4:	ldr	r3, [sp, #28]
   597b8:	str	r3, [sp, #40]	; 0x28
   597bc:	b	58d44 <fputs@plt+0x47bac>
   597c0:	ldr	r3, [sp, #28]
   597c4:	cmp	r3, #0
   597c8:	beq	597a0 <fputs@plt+0x48608>
   597cc:	ldrh	r3, [r9, #64]	; 0x40
   597d0:	tst	r3, #4
   597d4:	beq	58d74 <fputs@plt+0x47bdc>
   597d8:	str	fp, [sp, #56]	; 0x38
   597dc:	str	fp, [sp, #40]	; 0x28
   597e0:	str	fp, [sp, #28]
   597e4:	b	58d24 <fputs@plt+0x47b8c>
   597e8:	ldr	r3, [sp, #24]
   597ec:	ldr	r3, [r3, #32]
   597f0:	str	r3, [sp, #48]	; 0x30
   597f4:	mov	r0, r6
   597f8:	bl	18320 <fputs@plt+0x7188>
   597fc:	str	fp, [sp, #40]	; 0x28
   59800:	str	fp, [sp, #28]
   59804:	b	58d44 <fputs@plt+0x47bac>
   59808:	mov	r3, #1
   5980c:	str	r3, [sp, #4]
   59810:	ldr	r3, [sp, #48]	; 0x30
   59814:	str	r3, [sp]
   59818:	ldr	r3, [sp, #52]	; 0x34
   5981c:	ldr	r2, [sp, #28]
   59820:	mov	r1, #54	; 0x36
   59824:	ldr	r0, [sp, #24]
   59828:	bl	2b01c <fputs@plt+0x19e84>
   5982c:	ldr	r3, [sp, #228]	; 0xe4
   59830:	ldr	r3, [r3, #8]
   59834:	ldr	r2, [sp, #28]
   59838:	mov	r1, #50	; 0x32
   5983c:	ldr	r0, [sp, #24]
   59840:	bl	2b55c <fputs@plt+0x1a3c4>
   59844:	ldr	r2, [sp, #28]
   59848:	mov	r1, #61	; 0x3d
   5984c:	ldr	r0, [sp, #24]
   59850:	bl	2b4f0 <fputs@plt+0x1a358>
   59854:	ldrb	r3, [r6, #453]	; 0x1c5
   59858:	cmp	r3, #2
   5985c:	bne	598a8 <fputs@plt+0x48710>
   59860:	b	5927c <fputs@plt+0x480e4>
   59864:	ldr	r0, [r6]
   59868:	ldr	r2, [r4]
   5986c:	ldr	r3, [sp, #40]	; 0x28
   59870:	ldr	r1, [r3]
   59874:	ldr	r3, [pc, #-1044]	; 59468 <fputs@plt+0x482d0>
   59878:	str	r1, [sp]
   5987c:	ldr	r1, [pc, #-1048]	; 5946c <fputs@plt+0x482d4>
   59880:	bl	3db1c <fputs@plt+0x2c984>
   59884:	mvn	r3, #0
   59888:	str	r3, [sp, #8]
   5988c:	str	r0, [sp, #4]
   59890:	mov	r3, #0
   59894:	str	r3, [sp]
   59898:	ldr	r2, [r6, #468]	; 0x1d4
   5989c:	mov	r1, #161	; 0xa1
   598a0:	ldr	r0, [r6, #8]
   598a4:	bl	2b058 <fputs@plt+0x19ec0>
   598a8:	mov	r4, #0
   598ac:	str	r4, [sp, #236]	; 0xec
   598b0:	mov	r3, #16
   598b4:	ldr	r2, [sp, #44]	; 0x2c
   598b8:	ldr	r1, [sp, #68]	; 0x44
   598bc:	mov	r0, r6
   598c0:	bl	5c78c <fputs@plt+0x4b5f4>
   598c4:	ldr	r3, [sp, #44]	; 0x2c
   598c8:	str	r3, [sp, #16]
   598cc:	str	r3, [sp, #12]
   598d0:	str	r5, [sp, #8]
   598d4:	str	r4, [sp, #4]
   598d8:	str	r4, [sp]
   598dc:	mvn	r3, #0
   598e0:	ldr	r2, [r8]
   598e4:	mov	r1, r8
   598e8:	mov	r0, r6
   598ec:	bl	5b918 <fputs@plt+0x4a780>
   598f0:	ldr	r1, [sp, #32]
   598f4:	mov	r0, r9
   598f8:	bl	23c38 <fputs@plt+0x12aa0>
   598fc:	b	59038 <fputs@plt+0x47ea0>
   59900:	ldr	r7, [sp, #40]	; 0x28
   59904:	mov	r6, fp
   59908:	b	56708 <fputs@plt+0x45570>
   5990c:	ldr	r7, [sp, #36]	; 0x24
   59910:	b	56708 <fputs@plt+0x45570>
   59914:	ldr	r2, [r7, #60]	; 0x3c
   59918:	cmp	r2, #0
   5991c:	bne	56b40 <fputs@plt+0x459a8>
   59920:	ldr	r1, [r8, #8]
   59924:	adds	r3, r3, #0
   59928:	movne	r3, #1
   5992c:	ldr	r2, [r7, #28]
   59930:	ldr	r2, [r2]
   59934:	cmp	r2, #0
   59938:	beq	56b40 <fputs@plt+0x459a8>
   5993c:	ldr	ip, [r7, #8]
   59940:	tst	ip, #1
   59944:	bne	56b40 <fputs@plt+0x459a8>
   59948:	cmp	r3, #0
   5994c:	beq	59968 <fputs@plt+0x487d0>
   59950:	ldr	r2, [r6]
   59954:	ldr	r0, [sp, #28]
   59958:	cmp	r2, #1
   5995c:	orrgt	r0, r0, #1
   59960:	cmp	r0, #0
   59964:	bne	56b40 <fputs@plt+0x459a8>
   59968:	and	r2, r1, #1
   5996c:	str	r2, [sp, #48]	; 0x30
   59970:	cmp	sl, #0
   59974:	moveq	r0, #0
   59978:	andne	r0, r2, #1
   5997c:	cmp	r0, #0
   59980:	bne	56b40 <fputs@plt+0x459a8>
   59984:	ldr	r0, [r8, #44]	; 0x2c
   59988:	cmp	r0, #0
   5998c:	beq	567f4 <fputs@plt+0x4565c>
   59990:	ldr	lr, [r7, #44]	; 0x2c
   59994:	cmp	lr, #0
   59998:	bne	56b40 <fputs@plt+0x459a8>
   5999c:	cmp	r3, #0
   599a0:	beq	599bc <fputs@plt+0x48824>
   599a4:	ldr	r3, [r8, #32]
   599a8:	cmp	r3, #0
   599ac:	bne	56b40 <fputs@plt+0x459a8>
   599b0:	ldr	r3, [sp, #48]	; 0x30
   599b4:	cmp	r3, #0
   599b8:	bne	56b40 <fputs@plt+0x459a8>
   599bc:	tst	ip, #12288	; 0x3000
   599c0:	bne	56b40 <fputs@plt+0x459a8>
   599c4:	tst	r1, #8192	; 0x2000
   599c8:	beq	56810 <fputs@plt+0x45678>
   599cc:	ldr	r3, [r7, #48]	; 0x30
   599d0:	cmp	r3, #0
   599d4:	bne	56b40 <fputs@plt+0x459a8>
   599d8:	mov	r3, #72	; 0x48
   599dc:	mla	r3, r3, r4, r6
   599e0:	ldrb	r3, [r3, #44]	; 0x2c
   599e4:	tst	r3, #32
   599e8:	beq	5687c <fputs@plt+0x456e4>
   599ec:	b	56b40 <fputs@plt+0x459a8>
   599f0:	add	r3, r9, #2
   599f4:	str	r3, [r6, #72]	; 0x48
   599f8:	mov	r3, #8
   599fc:	strb	r3, [sp, #156]	; 0x9c
   59a00:	str	r9, [sp, #160]	; 0xa0
   59a04:	mov	r3, #0
   59a08:	strb	r3, [sp, #157]	; 0x9d
   59a0c:	str	r3, [sp, #164]	; 0xa4
   59a10:	str	r3, [sp, #168]	; 0xa8
   59a14:	ldr	r4, [r6, #76]	; 0x4c
   59a18:	add	r4, r4, #1
   59a1c:	str	r4, [r6, #76]	; 0x4c
   59a20:	ldr	r3, [sp, #40]	; 0x28
   59a24:	str	r3, [sp]
   59a28:	mov	r3, r4
   59a2c:	ldr	r2, [sp, #32]
   59a30:	mov	r1, #60	; 0x3c
   59a34:	ldr	r0, [sp, #28]
   59a38:	bl	2af28 <fputs@plt+0x19d90>
   59a3c:	b	594bc <fputs@plt+0x48324>
   59a40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59a44:	sub	sp, sp, #68	; 0x44
   59a48:	mov	r4, r0
   59a4c:	mov	r6, r1
   59a50:	str	r2, [sp, #24]
   59a54:	mov	fp, r3
   59a58:	bl	2afc0 <fputs@plt+0x19e28>
   59a5c:	subs	r5, r0, #0
   59a60:	moveq	r7, #0
   59a64:	beq	59d1c <fputs@plt+0x48b84>
   59a68:	ldr	r3, [r4, #108]	; 0x6c
   59a6c:	add	r3, r3, #1
   59a70:	str	r3, [r4, #108]	; 0x6c
   59a74:	ldr	r3, [r6, #4]
   59a78:	tst	r3, #32
   59a7c:	beq	59b64 <fputs@plt+0x489cc>
   59a80:	ldrb	r3, [r4, #453]	; 0x1c5
   59a84:	cmp	r3, #2
   59a88:	beq	59df8 <fputs@plt+0x48c60>
   59a8c:	mvn	sl, #0
   59a90:	ldrb	r3, [r6]
   59a94:	cmp	r3, #75	; 0x4b
   59a98:	bne	59d28 <fputs@plt+0x48b90>
   59a9c:	ldr	r0, [r6, #12]
   59aa0:	bl	1891c <fputs@plt+0x7784>
   59aa4:	strb	r0, [sp, #43]	; 0x2b
   59aa8:	ldr	r2, [r4, #72]	; 0x48
   59aac:	add	r3, r2, #1
   59ab0:	str	r3, [r4, #72]	; 0x48
   59ab4:	str	r2, [r6, #28]
   59ab8:	clz	r3, fp
   59abc:	lsr	r3, r3, #5
   59ac0:	mov	r1, #57	; 0x39
   59ac4:	mov	r0, r5
   59ac8:	bl	2b55c <fputs@plt+0x1a3c4>
   59acc:	str	r0, [sp, #36]	; 0x24
   59ad0:	cmp	fp, #0
   59ad4:	movne	r3, #0
   59ad8:	strne	r3, [sp, #28]
   59adc:	beq	59bdc <fputs@plt+0x48a44>
   59ae0:	ldr	r3, [r6, #4]
   59ae4:	tst	r3, #2048	; 0x800
   59ae8:	bne	59bf4 <fputs@plt+0x48a5c>
   59aec:	ldr	r7, [r6, #20]
   59af0:	cmp	r7, #0
   59af4:	beq	59cd4 <fputs@plt+0x48b3c>
   59af8:	ldrb	r3, [sp, #43]	; 0x2b
   59afc:	cmp	r3, #0
   59b00:	moveq	r3, #65	; 0x41
   59b04:	strbeq	r3, [sp, #43]	; 0x2b
   59b08:	ldr	r8, [sp, #28]
   59b0c:	cmp	r8, #0
   59b10:	beq	59b24 <fputs@plt+0x4898c>
   59b14:	ldr	r1, [r6, #12]
   59b18:	mov	r0, r4
   59b1c:	bl	38acc <fputs@plt+0x27934>
   59b20:	str	r0, [r8, #20]
   59b24:	mov	r0, r4
   59b28:	bl	183fc <fputs@plt+0x7264>
   59b2c:	str	r0, [sp, #20]
   59b30:	mov	r0, r4
   59b34:	bl	183fc <fputs@plt+0x7264>
   59b38:	str	r0, [sp, #32]
   59b3c:	cmp	fp, #0
   59b40:	bne	59c6c <fputs@plt+0x48ad4>
   59b44:	ldr	r8, [r7]
   59b48:	ldr	r7, [r7, #4]
   59b4c:	cmp	r8, #0
   59b50:	ble	59cbc <fputs@plt+0x48b24>
   59b54:	add	r7, r7, #20
   59b58:	str	r4, [sp, #16]
   59b5c:	ldr	r4, [sp, #32]
   59b60:	b	59e74 <fputs@plt+0x48cdc>
   59b64:	mov	r0, r4
   59b68:	bl	2b50c <fputs@plt+0x1a374>
   59b6c:	mov	sl, r0
   59b70:	ldrb	r3, [r4, #453]	; 0x1c5
   59b74:	cmp	r3, #2
   59b78:	bne	59a90 <fputs@plt+0x488f8>
   59b7c:	ldr	r0, [r4]
   59b80:	ldr	r3, [pc, #876]	; 59ef4 <fputs@plt+0x48d5c>
   59b84:	ldr	r2, [pc, #876]	; 59ef8 <fputs@plt+0x48d60>
   59b88:	cmp	sl, #0
   59b8c:	movlt	r2, r3
   59b90:	ldrb	ip, [r6]
   59b94:	ldr	r3, [r4, #472]	; 0x1d8
   59b98:	str	r3, [sp]
   59b9c:	ldr	r1, [pc, #856]	; 59efc <fputs@plt+0x48d64>
   59ba0:	ldr	r3, [pc, #856]	; 59f00 <fputs@plt+0x48d68>
   59ba4:	cmp	ip, #75	; 0x4b
   59ba8:	movne	r3, r1
   59bac:	ldr	r1, [pc, #848]	; 59f04 <fputs@plt+0x48d6c>
   59bb0:	bl	3db1c <fputs@plt+0x2c984>
   59bb4:	mvn	r3, #0
   59bb8:	str	r3, [sp, #8]
   59bbc:	str	r0, [sp, #4]
   59bc0:	mov	r3, #0
   59bc4:	str	r3, [sp]
   59bc8:	ldr	r2, [r4, #468]	; 0x1d4
   59bcc:	mov	r1, #161	; 0xa1
   59bd0:	mov	r0, r5
   59bd4:	bl	2b058 <fputs@plt+0x19ec0>
   59bd8:	b	59a90 <fputs@plt+0x488f8>
   59bdc:	mov	r2, #1
   59be0:	mov	r1, r2
   59be4:	ldr	r0, [r4]
   59be8:	bl	1c3ac <fputs@plt+0xb214>
   59bec:	str	r0, [sp, #28]
   59bf0:	b	59ae0 <fputs@plt+0x48948>
   59bf4:	ldr	r7, [r6, #20]
   59bf8:	ldr	r3, [r6, #28]
   59bfc:	mov	r2, #11
   59c00:	strb	r2, [sp, #44]	; 0x2c
   59c04:	str	r3, [sp, #48]	; 0x30
   59c08:	mov	r3, #0
   59c0c:	str	r3, [sp, #52]	; 0x34
   59c10:	str	r3, [sp, #56]	; 0x38
   59c14:	ldrb	r2, [sp, #43]	; 0x2b
   59c18:	strb	r2, [sp, #45]	; 0x2d
   59c1c:	str	r3, [r7, #12]
   59c20:	add	r2, sp, #44	; 0x2c
   59c24:	mov	r1, r7
   59c28:	mov	r0, r4
   59c2c:	bl	5662c <fputs@plt+0x45494>
   59c30:	cmp	r0, #0
   59c34:	bne	59c5c <fputs@plt+0x48ac4>
   59c38:	ldr	r3, [r7]
   59c3c:	ldr	r3, [r3, #4]
   59c40:	ldr	r2, [r3]
   59c44:	ldr	r1, [r6, #12]
   59c48:	mov	r0, r4
   59c4c:	bl	38c98 <fputs@plt+0x27b00>
   59c50:	ldr	r3, [sp, #28]
   59c54:	str	r0, [r3, #20]
   59c58:	b	59cd4 <fputs@plt+0x48b3c>
   59c5c:	ldr	r0, [sp, #28]
   59c60:	bl	201f8 <fputs@plt+0xf060>
   59c64:	mov	r7, #0
   59c68:	b	59d1c <fputs@plt+0x48b84>
   59c6c:	mov	r3, r0
   59c70:	mov	r2, #0
   59c74:	mov	r1, #25
   59c78:	mov	r0, r5
   59c7c:	bl	2b55c <fputs@plt+0x1a3c4>
   59c80:	b	59b44 <fputs@plt+0x489ac>
   59c84:	mov	r1, sl
   59c88:	mov	r0, r5
   59c8c:	bl	23490 <fputs@plt+0x122f8>
   59c90:	mvn	sl, #0
   59c94:	b	59e90 <fputs@plt+0x48cf8>
   59c98:	ldr	r3, [sp, #44]	; 0x2c
   59c9c:	str	r3, [sp]
   59ca0:	mov	r3, r4
   59ca4:	ldr	r2, [r6, #28]
   59ca8:	mov	r1, #84	; 0x54
   59cac:	mov	r0, r5
   59cb0:	bl	2af28 <fputs@plt+0x19d90>
   59cb4:	b	59e68 <fputs@plt+0x48cd0>
   59cb8:	ldr	r4, [sp, #16]
   59cbc:	ldr	r1, [sp, #20]
   59cc0:	mov	r0, r4
   59cc4:	bl	1842c <fputs@plt+0x7294>
   59cc8:	ldr	r1, [sp, #32]
   59ccc:	mov	r0, r4
   59cd0:	bl	1842c <fputs@plt+0x7294>
   59cd4:	ldr	r2, [sp, #28]
   59cd8:	cmp	r2, #0
   59cdc:	beq	59cf0 <fputs@plt+0x48b58>
   59ce0:	mvn	r3, #5
   59ce4:	ldr	r1, [sp, #36]	; 0x24
   59ce8:	mov	r0, r5
   59cec:	bl	23538 <fputs@plt+0x123a0>
   59cf0:	mov	r7, #0
   59cf4:	ldr	r3, [sp, #24]
   59cf8:	cmp	r3, #0
   59cfc:	bne	59de4 <fputs@plt+0x48c4c>
   59d00:	cmp	sl, #0
   59d04:	blt	59d14 <fputs@plt+0x48b7c>
   59d08:	mov	r1, sl
   59d0c:	mov	r0, r5
   59d10:	bl	171a8 <fputs@plt+0x6010>
   59d14:	mov	r0, r4
   59d18:	bl	182bc <fputs@plt+0x7124>
   59d1c:	mov	r0, r7
   59d20:	add	sp, sp, #68	; 0x44
   59d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59d28:	ldr	r7, [r6, #20]
   59d2c:	ldr	r3, [r4, #76]	; 0x4c
   59d30:	add	r3, r3, #1
   59d34:	str	r3, [r4, #76]	; 0x4c
   59d38:	mov	r2, #0
   59d3c:	str	r3, [sp, #48]	; 0x30
   59d40:	strb	r2, [sp, #45]	; 0x2d
   59d44:	str	r2, [sp, #52]	; 0x34
   59d48:	str	r2, [sp, #56]	; 0x38
   59d4c:	ldrb	r2, [r6]
   59d50:	cmp	r2, #119	; 0x77
   59d54:	moveq	r2, #10
   59d58:	strbeq	r2, [sp, #44]	; 0x2c
   59d5c:	streq	r3, [sp, #52]	; 0x34
   59d60:	moveq	r2, #0
   59d64:	moveq	r1, #25
   59d68:	movne	r2, #3
   59d6c:	strbne	r2, [sp, #44]	; 0x2c
   59d70:	movne	r2, #0
   59d74:	movne	r1, #22
   59d78:	mov	r0, r5
   59d7c:	bl	2b55c <fputs@plt+0x1a3c4>
   59d80:	ldr	r1, [r7, #56]	; 0x38
   59d84:	ldr	r0, [r4]
   59d88:	bl	23ba4 <fputs@plt+0x12a0c>
   59d8c:	ldr	r3, [pc, #372]	; 59f08 <fputs@plt+0x48d70>
   59d90:	str	r3, [sp]
   59d94:	mov	r3, #0
   59d98:	mov	r2, r3
   59d9c:	mov	r1, #132	; 0x84
   59da0:	mov	r0, r4
   59da4:	bl	35ea4 <fputs@plt+0x24d0c>
   59da8:	str	r0, [r7, #56]	; 0x38
   59dac:	mov	r3, #0
   59db0:	str	r3, [r7, #12]
   59db4:	ldr	r3, [r7, #8]
   59db8:	bic	r3, r3, #512	; 0x200
   59dbc:	str	r3, [r7, #8]
   59dc0:	add	r2, sp, #44	; 0x2c
   59dc4:	mov	r1, r7
   59dc8:	mov	r0, r4
   59dcc:	bl	5662c <fputs@plt+0x45494>
   59dd0:	cmp	r0, #0
   59dd4:	movne	r7, #0
   59dd8:	bne	59d1c <fputs@plt+0x48b84>
   59ddc:	ldr	r7, [sp, #48]	; 0x30
   59de0:	b	59cf4 <fputs@plt+0x48b5c>
   59de4:	mov	r2, r3
   59de8:	ldr	r1, [r6, #28]
   59dec:	mov	r0, r5
   59df0:	bl	2b6e8 <fputs@plt+0x1a550>
   59df4:	b	59d00 <fputs@plt+0x48b68>
   59df8:	ldr	r0, [r4]
   59dfc:	mvn	sl, #0
   59e00:	ldr	r2, [pc, #236]	; 59ef4 <fputs@plt+0x48d5c>
   59e04:	b	59b90 <fputs@plt+0x489f8>
   59e08:	ldr	r2, [sp, #20]
   59e0c:	mov	r1, r9
   59e10:	ldr	r0, [sp, #16]
   59e14:	bl	59f0c <fputs@plt+0x48d74>
   59e18:	mov	r9, r0
   59e1c:	mov	r3, #1
   59e20:	str	r3, [sp, #8]
   59e24:	add	r3, sp, #43	; 0x2b
   59e28:	str	r3, [sp, #4]
   59e2c:	str	r4, [sp]
   59e30:	mov	r3, #1
   59e34:	mov	r2, r0
   59e38:	mov	r1, #49	; 0x31
   59e3c:	mov	r0, r5
   59e40:	bl	2b058 <fputs@plt+0x19ec0>
   59e44:	mov	r2, #1
   59e48:	mov	r1, r9
   59e4c:	ldr	r0, [sp, #16]
   59e50:	bl	18254 <fputs@plt+0x70bc>
   59e54:	mov	r3, r4
   59e58:	ldr	r2, [r6, #28]
   59e5c:	mov	r1, #110	; 0x6e
   59e60:	mov	r0, r5
   59e64:	bl	2b55c <fputs@plt+0x1a3c4>
   59e68:	add	r7, r7, #20
   59e6c:	subs	r8, r8, #1
   59e70:	beq	59cb8 <fputs@plt+0x48b20>
   59e74:	ldr	r9, [r7, #-20]	; 0xffffffec
   59e78:	cmp	sl, #0
   59e7c:	blt	59e90 <fputs@plt+0x48cf8>
   59e80:	mov	r0, r9
   59e84:	bl	1be78 <fputs@plt+0xace0>
   59e88:	cmp	r0, #0
   59e8c:	beq	59c84 <fputs@plt+0x48aec>
   59e90:	cmp	fp, #0
   59e94:	beq	59e08 <fputs@plt+0x48c70>
   59e98:	add	r1, sp, #44	; 0x2c
   59e9c:	mov	r0, r9
   59ea0:	bl	17e40 <fputs@plt+0x6ca8>
   59ea4:	cmp	r0, #0
   59ea8:	bne	59c98 <fputs@plt+0x48b00>
   59eac:	ldr	r2, [sp, #20]
   59eb0:	mov	r1, r9
   59eb4:	ldr	r0, [sp, #16]
   59eb8:	bl	59f0c <fputs@plt+0x48d74>
   59ebc:	mov	r9, r0
   59ec0:	ldr	r3, [r5, #32]
   59ec4:	add	r3, r3, #2
   59ec8:	mov	r2, r0
   59ecc:	mov	r1, #38	; 0x26
   59ed0:	mov	r0, r5
   59ed4:	bl	2b55c <fputs@plt+0x1a3c4>
   59ed8:	str	r9, [sp]
   59edc:	mov	r3, r4
   59ee0:	ldr	r2, [r6, #28]
   59ee4:	mov	r1, #75	; 0x4b
   59ee8:	mov	r0, r5
   59eec:	bl	2af28 <fputs@plt+0x19d90>
   59ef0:	b	59e68 <fputs@plt+0x48cd0>
   59ef4:	muleq	r8, r4, r5
   59ef8:	andeq	lr, r7, r0, lsr #29
   59efc:	andeq	r6, r8, r8, lsr #11
   59f00:	andeq	r6, r8, r0, lsr #11
   59f04:			; <UNDEFINED> instruction: 0x000865b0
   59f08:	andeq	r1, r8, ip, ror #30
   59f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59f10:	sub	sp, sp, #148	; 0x94
   59f14:	ldr	r5, [r0, #8]
   59f18:	mov	r3, #0
   59f1c:	str	r3, [sp, #140]	; 0x8c
   59f20:	str	r3, [sp, #136]	; 0x88
   59f24:	cmp	r5, r3
   59f28:	beq	5adf8 <fputs@plt+0x49c60>
   59f2c:	mov	fp, r2
   59f30:	mov	r7, r1
   59f34:	mov	r4, r0
   59f38:	cmp	r1, r3
   59f3c:	beq	5a28c <fputs@plt+0x490f4>
   59f40:	ldrb	r6, [r1]
   59f44:	sub	r3, r6, #19
   59f48:	cmp	r3, #140	; 0x8c
   59f4c:	ldrls	pc, [pc, r3, lsl #2]
   59f50:	b	5abc8 <fputs@plt+0x49a30>
   59f54:	andeq	sl, r5, ip, lsr r5
   59f58:	andeq	sl, r5, ip, lsr #19
   59f5c:	andeq	sl, r5, r8, asr #23
   59f60:	andeq	sl, r5, r8, asr #23
   59f64:	andeq	sl, r5, r8, asr #23
   59f68:	andeq	sl, r5, r8, asr #23
   59f6c:	andeq	sl, r5, r8, asr #23
   59f70:	andeq	sl, r5, r8, asr #23
   59f74:	andeq	sl, r5, r8, asr #23
   59f78:	andeq	sl, r5, r8, asr #23
   59f7c:	andeq	sl, r5, r8, asr #23
   59f80:	andeq	sl, r5, r8, asr #23
   59f84:	andeq	sl, r5, r8, asr #23
   59f88:	andeq	sl, r5, r8, asr #23
   59f8c:	andeq	sl, r5, r8, asr #23
   59f90:	andeq	sl, r5, r8, asr #23
   59f94:	andeq	sl, r5, r8, asr #23
   59f98:	andeq	sl, r5, r8, asr #23
   59f9c:	andeq	sl, r5, r8, asr #23
   59fa0:	andeq	sl, r5, r8, asr r3
   59fa4:	andeq	sl, r5, r8, asr #23
   59fa8:	andeq	sl, r5, r8, asr #23
   59fac:	andeq	sl, r5, r8, asr #23
   59fb0:	andeq	sl, r5, r8, asr #23
   59fb4:	andeq	sl, r5, r8, asr #23
   59fb8:	andeq	sl, r5, r8, asr #23
   59fbc:	andeq	sl, r5, r8, asr #23
   59fc0:	andeq	sl, r5, r8, asr #23
   59fc4:	andeq	sl, r5, r8, asr #23
   59fc8:	andeq	sl, r5, r8, asr #23
   59fcc:	andeq	sl, r5, r8, asr #23
   59fd0:	andeq	sl, r5, r8, asr #23
   59fd4:	andeq	sl, r5, r8, asr #23
   59fd8:	andeq	sl, r5, r8, asr #23
   59fdc:	andeq	sl, r5, r8, asr #23
   59fe0:	andeq	sl, r5, r8, asr #23
   59fe4:	andeq	sl, r5, r8, asr #23
   59fe8:	andeq	sl, r5, r8, asr #23
   59fec:	andeq	sl, r5, ip, ror #26
   59ff0:	andeq	sl, r5, r8, asr #23
   59ff4:	andeq	sl, r5, r8, asr #23
   59ff8:	andeq	sl, r5, r8, asr #23
   59ffc:	andeq	sl, r5, r8, asr #23
   5a000:	andeq	sl, r5, ip, asr fp
   5a004:	andeq	sl, r5, r8, asr #23
   5a008:	andeq	sl, r5, r8, asr #23
   5a00c:	andeq	sl, r5, r8, asr #23
   5a010:	andeq	sl, r5, r8, asr #23
   5a014:	andeq	sl, r5, r8, asr #23
   5a018:	andeq	sl, r5, r8, asr #23
   5a01c:	andeq	sl, r5, r8, asr #23
   5a020:	andeq	sl, r5, r8, asr #23
   5a024:	andeq	sl, r5, ip, asr r4
   5a028:	andeq	sl, r5, ip, asr r4
   5a02c:	andeq	sl, r5, r4, lsl #8
   5a030:	andeq	sl, r5, r8, asr #20
   5a034:	andeq	sl, r5, r0, asr #19
   5a038:	andeq	sl, r5, r4, ror #10
   5a03c:	andeq	sl, r5, r4, ror #10
   5a040:			; <UNDEFINED> instruction: 0x0005a3b4
   5a044:			; <UNDEFINED> instruction: 0x0005a3b4
   5a048:			; <UNDEFINED> instruction: 0x0005a3b4
   5a04c:			; <UNDEFINED> instruction: 0x0005a3b4
   5a050:			; <UNDEFINED> instruction: 0x0005a3b4
   5a054:			; <UNDEFINED> instruction: 0x0005a3b4
   5a058:	andeq	sl, r5, r8, asr #23
   5a05c:	andeq	sl, r5, ip, asr r4
   5a060:	andeq	sl, r5, ip, asr r4
   5a064:	andeq	sl, r5, ip, asr r4
   5a068:	andeq	sl, r5, ip, asr r4
   5a06c:	andeq	sl, r5, ip, asr r4
   5a070:	andeq	sl, r5, ip, asr r4
   5a074:	andeq	sl, r5, ip, asr r4
   5a078:	andeq	sl, r5, ip, asr r4
   5a07c:	andeq	sl, r5, ip, asr r4
   5a080:	andeq	sl, r5, ip, asr r4
   5a084:	andeq	sl, r5, ip, asr #22
   5a088:	andeq	sl, r5, ip, lsr r5
   5a08c:	andeq	sl, r5, r4, ror r2
   5a090:	andeq	sl, r5, r8, asr #23
   5a094:	andeq	sl, r5, r8, asr #23
   5a098:	andeq	sl, r5, r8, asr #23
   5a09c:	andeq	sl, r5, ip, lsl #5
   5a0a0:	andeq	sl, r5, r8, asr #23
   5a0a4:	andeq	sl, r5, r8, asr #23
   5a0a8:	andeq	sl, r5, r8, asr #23
   5a0ac:	andeq	sl, r5, r8, asr #23
   5a0b0:	andeq	sl, r5, r8, asr #23
   5a0b4:	andeq	sl, r5, r8, asr #23
   5a0b8:	andeq	sl, r5, r8, asr #23
   5a0bc:	andeq	sl, r5, r8, asr #23
   5a0c0:	andeq	sl, r5, r8, asr #23
   5a0c4:	andeq	sl, r5, r8, asr #23
   5a0c8:	andeq	sl, r5, r8, asr #23
   5a0cc:	andeq	sl, r5, r8, asr #23
   5a0d0:	andeq	sl, r5, r8, asr #23
   5a0d4:	andeq	sl, r5, r8, asr #23
   5a0d8:	andeq	sl, r5, r8, asr #23
   5a0dc:	andeq	sl, r5, r8, asr #23
   5a0e0:	andeq	sl, r5, r8, asr #23
   5a0e4:	andeq	sl, r5, ip, lsr #19
   5a0e8:	andeq	sl, r5, r8, asr #23
   5a0ec:	andeq	sl, r5, r8, asr #23
   5a0f0:	andeq	sl, r5, r8, asr #23
   5a0f4:	andeq	sl, r5, r8, asr #23
   5a0f8:	andeq	sl, r5, r8, asr #23
   5a0fc:	andeq	sl, r5, r8, asr #23
   5a100:	andeq	sl, r5, r8, asr #23
   5a104:	andeq	sl, r5, r8, asr #23
   5a108:	andeq	sl, r5, r8, asr #23
   5a10c:	andeq	sl, r5, r8, asr #23
   5a110:	andeq	sl, r5, r8, asr #23
   5a114:	andeq	sl, r5, r8, asr #23
   5a118:	andeq	sl, r5, r4, lsr #4
   5a11c:	andeq	sl, r5, r8, asr r2
   5a120:	andeq	sl, r5, r8, lsr #5
   5a124:	andeq	sl, r5, r0, lsl #6
   5a128:	andeq	sl, r5, r8, asr #23
   5a12c:	andeq	sl, r5, r8, asr #23
   5a130:	andeq	sl, r5, r8, asr #23
   5a134:	andeq	sl, r5, r8, asr #23
   5a138:	andeq	sl, r5, r8, asr #23
   5a13c:	andeq	sl, r5, r8, asr #23
   5a140:	andeq	sl, r5, r8, asr #23
   5a144:	andeq	sl, r5, r8, asr #23
   5a148:	andeq	sl, r5, r8, asr #23
   5a14c:	andeq	sl, r5, r8, asr #23
   5a150:	andeq	sl, r5, r8, asr #23
   5a154:	andeq	sl, r5, r8, asr #23
   5a158:	andeq	sl, r5, r4, lsl #8
   5a15c:	andeq	sl, r5, r8, asr #23
   5a160:	andeq	sl, r5, r8, asr #23
   5a164:	strdeq	sl, [r5], -r8
   5a168:			; <UNDEFINED> instruction: 0x0005a1b8
   5a16c:	andeq	sl, r5, r4, asr #11
   5a170:	andeq	sl, r5, r8, lsl #3
   5a174:	muleq	r5, ip, r4
   5a178:	andeq	sl, r5, ip, asr #22
   5a17c:	andeq	sl, r5, r0, asr r3
   5a180:	andeq	sl, r5, r8, asr #23
   5a184:	andeq	sl, r5, ip, asr #22
   5a188:	ldr	r2, [r1, #40]	; 0x28
   5a18c:	ldrsh	r3, [r1, #34]	; 0x22
   5a190:	add	r3, r3, r3, lsl #1
   5a194:	ldr	r1, [r2, #28]
   5a198:	add	r3, r1, r3, lsl #3
   5a19c:	ldrb	r1, [r2]
   5a1a0:	cmp	r1, #0
   5a1a4:	ldreq	r5, [r3, #16]
   5a1a8:	beq	5a234 <fputs@plt+0x4909c>
   5a1ac:	ldrb	r1, [r2, #1]
   5a1b0:	cmp	r1, #0
   5a1b4:	bne	5a1e8 <fputs@plt+0x49050>
   5a1b8:	ldr	r3, [r7, #28]
   5a1bc:	cmp	r3, #0
   5a1c0:	blt	5a208 <fputs@plt+0x49070>
   5a1c4:	ldrsh	r2, [r7, #32]
   5a1c8:	ldr	r1, [r7, #44]	; 0x2c
   5a1cc:	ldrb	r0, [r7, #38]	; 0x26
   5a1d0:	str	r0, [sp, #4]
   5a1d4:	str	fp, [sp]
   5a1d8:	mov	r0, r4
   5a1dc:	bl	3e010 <fputs@plt+0x2ce78>
   5a1e0:	mov	r5, r0
   5a1e4:	b	5a234 <fputs@plt+0x4909c>
   5a1e8:	ldr	r3, [r3, #12]
   5a1ec:	ldr	r2, [r2, #8]
   5a1f0:	str	fp, [sp]
   5a1f4:	mov	r1, #47	; 0x2f
   5a1f8:	mov	r0, r5
   5a1fc:	bl	2af28 <fputs@plt+0x19d90>
   5a200:	mov	r5, fp
   5a204:	b	5a234 <fputs@plt+0x4909c>
   5a208:	ldr	r3, [r4, #100]	; 0x64
   5a20c:	cmp	r3, #0
   5a210:	ldrshgt	r5, [r7, #32]
   5a214:	addgt	r5, r5, r3
   5a218:	bgt	5a234 <fputs@plt+0x4909c>
   5a21c:	ldr	r3, [r4, #104]	; 0x68
   5a220:	b	5a1c4 <fputs@plt+0x4902c>
   5a224:	mov	r3, r2
   5a228:	mov	r2, #0
   5a22c:	bl	3b970 <fputs@plt+0x2a7d8>
   5a230:	mov	r5, fp
   5a234:	ldr	r1, [sp, #140]	; 0x8c
   5a238:	mov	r0, r4
   5a23c:	bl	1842c <fputs@plt+0x7294>
   5a240:	ldr	r1, [sp, #136]	; 0x88
   5a244:	mov	r0, r4
   5a248:	bl	1842c <fputs@plt+0x7294>
   5a24c:	mov	r0, r5
   5a250:	add	sp, sp, #148	; 0x94
   5a254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a258:	mov	r3, r2
   5a25c:	mov	r2, #0
   5a260:	ldr	r1, [r1, #8]
   5a264:	mov	r0, r5
   5a268:	bl	2b134 <fputs@plt+0x19f9c>
   5a26c:	mov	r5, fp
   5a270:	b	5a234 <fputs@plt+0x4909c>
   5a274:	ldr	r2, [r1, #8]
   5a278:	mov	r1, fp
   5a27c:	mov	r0, r5
   5a280:	bl	2b094 <fputs@plt+0x19efc>
   5a284:	mov	r5, fp
   5a288:	b	5a234 <fputs@plt+0x4909c>
   5a28c:	mov	r3, fp
   5a290:	mov	r2, #0
   5a294:	mov	r1, #25
   5a298:	mov	r0, r5
   5a29c:	bl	2b55c <fputs@plt+0x1a3c4>
   5a2a0:	mov	r5, fp
   5a2a4:	b	5a234 <fputs@plt+0x4909c>
   5a2a8:	ldr	r7, [r1, #8]
   5a2ac:	add	r7, r7, #2
   5a2b0:	mov	r0, r7
   5a2b4:	bl	1b3e0 <fputs@plt+0xa248>
   5a2b8:	sub	r6, r0, #1
   5a2bc:	mov	r2, r6
   5a2c0:	mov	r1, r7
   5a2c4:	ldr	r0, [r5]
   5a2c8:	bl	150c0 <fputs@plt+0x3f28>
   5a2cc:	add	r6, r6, r6, lsr #31
   5a2d0:	mvn	r3, #0
   5a2d4:	str	r3, [sp, #8]
   5a2d8:	str	r0, [sp, #4]
   5a2dc:	mov	r3, #0
   5a2e0:	str	r3, [sp]
   5a2e4:	mov	r3, fp
   5a2e8:	asr	r2, r6, #1
   5a2ec:	mov	r1, #27
   5a2f0:	mov	r0, r5
   5a2f4:	bl	2b058 <fputs@plt+0x19ec0>
   5a2f8:	mov	r5, fp
   5a2fc:	b	5a234 <fputs@plt+0x4909c>
   5a300:	mov	r3, r2
   5a304:	ldrsh	r2, [r1, #32]
   5a308:	mov	r1, #28
   5a30c:	mov	r0, r5
   5a310:	bl	2b55c <fputs@plt+0x1a3c4>
   5a314:	ldr	r3, [r7, #8]
   5a318:	ldrb	r3, [r3, #1]
   5a31c:	cmp	r3, #0
   5a320:	moveq	r5, fp
   5a324:	beq	5a234 <fputs@plt+0x4909c>
   5a328:	ldrsh	r2, [r7, #32]
   5a32c:	sub	r2, r2, #-1073741823	; 0xc0000001
   5a330:	ldr	r1, [r4, #476]	; 0x1dc
   5a334:	mvn	r3, #1
   5a338:	ldr	r2, [r1, r2, lsl #2]
   5a33c:	mvn	r1, #0
   5a340:	mov	r0, r5
   5a344:	bl	23538 <fputs@plt+0x123a0>
   5a348:	mov	r5, fp
   5a34c:	b	5a234 <fputs@plt+0x4909c>
   5a350:	ldr	r5, [r1, #28]
   5a354:	b	5a234 <fputs@plt+0x4909c>
   5a358:	ldr	r1, [r1, #12]
   5a35c:	bl	59f0c <fputs@plt+0x48d74>
   5a360:	cmp	fp, r0
   5a364:	beq	5a37c <fputs@plt+0x491e4>
   5a368:	mov	r3, fp
   5a36c:	mov	r2, r0
   5a370:	mov	r1, #31
   5a374:	mov	r0, r5
   5a378:	bl	2b55c <fputs@plt+0x1a3c4>
   5a37c:	mov	r1, #0
   5a380:	ldr	r0, [r7, #8]
   5a384:	bl	1874c <fputs@plt+0x75b4>
   5a388:	mov	r3, r0
   5a38c:	mov	r2, fp
   5a390:	mov	r1, #40	; 0x28
   5a394:	mov	r0, r5
   5a398:	bl	2b55c <fputs@plt+0x1a3c4>
   5a39c:	mov	r2, #1
   5a3a0:	mov	r1, fp
   5a3a4:	mov	r0, r4
   5a3a8:	bl	18254 <fputs@plt+0x70bc>
   5a3ac:	mov	r5, fp
   5a3b0:	b	5a234 <fputs@plt+0x4909c>
   5a3b4:	add	r2, sp, #140	; 0x8c
   5a3b8:	ldr	r1, [r1, #12]
   5a3bc:	bl	5c2b0 <fputs@plt+0x4b118>
   5a3c0:	mov	r5, r0
   5a3c4:	add	r2, sp, #136	; 0x88
   5a3c8:	ldr	r1, [r7, #16]
   5a3cc:	mov	r0, r4
   5a3d0:	bl	5c2b0 <fputs@plt+0x4b118>
   5a3d4:	ldr	r2, [r7, #16]
   5a3d8:	ldr	r1, [r7, #12]
   5a3dc:	mov	r3, #32
   5a3e0:	str	r3, [sp, #12]
   5a3e4:	str	fp, [sp, #8]
   5a3e8:	str	r0, [sp, #4]
   5a3ec:	str	r5, [sp]
   5a3f0:	mov	r3, r6
   5a3f4:	mov	r0, r4
   5a3f8:	bl	3a3e0 <fputs@plt+0x29248>
   5a3fc:	mov	r5, fp
   5a400:	b	5a234 <fputs@plt+0x4909c>
   5a404:	add	r2, sp, #140	; 0x8c
   5a408:	ldr	r1, [r1, #12]
   5a40c:	bl	5c2b0 <fputs@plt+0x4b118>
   5a410:	mov	r5, r0
   5a414:	add	r2, sp, #136	; 0x88
   5a418:	ldr	r1, [r7, #16]
   5a41c:	mov	r0, r4
   5a420:	bl	5c2b0 <fputs@plt+0x4b118>
   5a424:	ldr	r2, [r7, #16]
   5a428:	ldr	r1, [r7, #12]
   5a42c:	mov	r3, #160	; 0xa0
   5a430:	str	r3, [sp, #12]
   5a434:	str	fp, [sp, #8]
   5a438:	str	r0, [sp, #4]
   5a43c:	str	r5, [sp]
   5a440:	cmp	r6, #73	; 0x49
   5a444:	moveq	r3, #79	; 0x4f
   5a448:	movne	r3, #78	; 0x4e
   5a44c:	mov	r0, r4
   5a450:	bl	3a3e0 <fputs@plt+0x29248>
   5a454:	mov	r5, fp
   5a458:	b	5a234 <fputs@plt+0x4909c>
   5a45c:	add	r2, sp, #140	; 0x8c
   5a460:	ldr	r1, [r1, #12]
   5a464:	bl	5c2b0 <fputs@plt+0x4b118>
   5a468:	mov	r8, r0
   5a46c:	add	r2, sp, #136	; 0x88
   5a470:	ldr	r1, [r7, #16]
   5a474:	mov	r0, r4
   5a478:	bl	5c2b0 <fputs@plt+0x4b118>
   5a47c:	str	fp, [sp]
   5a480:	mov	r3, r8
   5a484:	mov	r2, r0
   5a488:	mov	r1, r6
   5a48c:	mov	r0, r5
   5a490:	bl	2af28 <fputs@plt+0x19d90>
   5a494:	mov	r5, fp
   5a498:	b	5a234 <fputs@plt+0x4909c>
   5a49c:	ldr	r1, [r1, #12]
   5a4a0:	ldrb	r3, [r1]
   5a4a4:	cmp	r3, #132	; 0x84
   5a4a8:	beq	5a50c <fputs@plt+0x49374>
   5a4ac:	cmp	r3, #133	; 0x85
   5a4b0:	beq	5a520 <fputs@plt+0x49388>
   5a4b4:	mvn	r3, #123	; 0x7b
   5a4b8:	strb	r3, [sp, #88]	; 0x58
   5a4bc:	mov	r3, #17408	; 0x4400
   5a4c0:	str	r3, [sp, #92]	; 0x5c
   5a4c4:	mov	r3, #0
   5a4c8:	str	r3, [sp, #96]	; 0x60
   5a4cc:	add	r2, sp, #140	; 0x8c
   5a4d0:	add	r1, sp, #88	; 0x58
   5a4d4:	bl	5c2b0 <fputs@plt+0x4b118>
   5a4d8:	mov	r6, r0
   5a4dc:	add	r2, sp, #136	; 0x88
   5a4e0:	ldr	r1, [r7, #12]
   5a4e4:	mov	r0, r4
   5a4e8:	bl	5c2b0 <fputs@plt+0x4b118>
   5a4ec:	str	fp, [sp]
   5a4f0:	mov	r3, r6
   5a4f4:	mov	r2, r0
   5a4f8:	mov	r1, #90	; 0x5a
   5a4fc:	mov	r0, r5
   5a500:	bl	2af28 <fputs@plt+0x19d90>
   5a504:	mov	r5, fp
   5a508:	b	5a234 <fputs@plt+0x4909c>
   5a50c:	mov	r3, r2
   5a510:	mov	r2, #1
   5a514:	bl	3b970 <fputs@plt+0x2a7d8>
   5a518:	mov	r5, fp
   5a51c:	b	5a234 <fputs@plt+0x4909c>
   5a520:	mov	r3, r2
   5a524:	mov	r2, #1
   5a528:	ldr	r1, [r1, #8]
   5a52c:	mov	r0, r5
   5a530:	bl	2b134 <fputs@plt+0x19f9c>
   5a534:	mov	r5, fp
   5a538:	b	5a234 <fputs@plt+0x4909c>
   5a53c:	add	r2, sp, #140	; 0x8c
   5a540:	ldr	r1, [r1, #12]
   5a544:	bl	5c2b0 <fputs@plt+0x4b118>
   5a548:	mov	r3, fp
   5a54c:	mov	r2, r0
   5a550:	mov	r1, r6
   5a554:	mov	r0, r5
   5a558:	bl	2b55c <fputs@plt+0x1a3c4>
   5a55c:	mov	r5, fp
   5a560:	b	5a234 <fputs@plt+0x4909c>
   5a564:	mov	r3, r2
   5a568:	mov	r2, #1
   5a56c:	mov	r1, #22
   5a570:	mov	r0, r5
   5a574:	bl	2b55c <fputs@plt+0x1a3c4>
   5a578:	add	r2, sp, #140	; 0x8c
   5a57c:	ldr	r1, [r7, #12]
   5a580:	mov	r0, r4
   5a584:	bl	5c2b0 <fputs@plt+0x4b118>
   5a588:	mov	r2, r0
   5a58c:	mov	r1, r6
   5a590:	mov	r0, r5
   5a594:	bl	2b4f0 <fputs@plt+0x1a358>
   5a598:	mov	r6, r0
   5a59c:	mov	r3, fp
   5a5a0:	mov	r2, #0
   5a5a4:	mov	r1, #22
   5a5a8:	mov	r0, r5
   5a5ac:	bl	2b55c <fputs@plt+0x1a3c4>
   5a5b0:	mov	r1, r6
   5a5b4:	mov	r0, r5
   5a5b8:	bl	171a8 <fputs@plt+0x6010>
   5a5bc:	mov	r5, fp
   5a5c0:	b	5a234 <fputs@plt+0x4909c>
   5a5c4:	ldr	r2, [r1, #40]	; 0x28
   5a5c8:	cmp	r2, #0
   5a5cc:	beq	5a5e4 <fputs@plt+0x4944c>
   5a5d0:	ldrsh	r1, [r1, #34]	; 0x22
   5a5d4:	ldr	r3, [r2, #40]	; 0x28
   5a5d8:	add	r3, r3, r1, lsl #4
   5a5dc:	ldr	r5, [r3, #8]
   5a5e0:	b	5a234 <fputs@plt+0x4909c>
   5a5e4:	ldr	r2, [r1, #8]
   5a5e8:	ldr	r1, [pc, #2136]	; 5ae48 <fputs@plt+0x49cb0>
   5a5ec:	bl	35674 <fputs@plt+0x244dc>
   5a5f0:	mov	r5, fp
   5a5f4:	b	5a234 <fputs@plt+0x4909c>
   5a5f8:	ldr	r9, [r0]
   5a5fc:	ldrb	r3, [r9, #66]	; 0x42
   5a600:	ldr	r2, [r1, #4]
   5a604:	tst	r2, #16384	; 0x4000
   5a608:	movne	r6, #0
   5a60c:	strne	r6, [sp, #20]
   5a610:	bne	5a628 <fputs@plt+0x49490>
   5a614:	ldr	r6, [r1, #20]
   5a618:	cmp	r6, #0
   5a61c:	ldrne	r2, [r6]
   5a620:	moveq	r2, #0
   5a624:	str	r2, [sp, #20]
   5a628:	ldr	sl, [r7, #8]
   5a62c:	mov	r2, #0
   5a630:	str	r2, [sp]
   5a634:	ldr	r2, [sp, #20]
   5a638:	mov	r1, sl
   5a63c:	mov	r0, r9
   5a640:	bl	24d7c <fputs@plt+0x13be4>
   5a644:	subs	r8, r0, #0
   5a648:	beq	5a658 <fputs@plt+0x494c0>
   5a64c:	ldr	r3, [r8, #16]
   5a650:	cmp	r3, #0
   5a654:	beq	5a670 <fputs@plt+0x494d8>
   5a658:	mov	r2, sl
   5a65c:	ldr	r1, [pc, #2024]	; 5ae4c <fputs@plt+0x49cb4>
   5a660:	mov	r0, r4
   5a664:	bl	35674 <fputs@plt+0x244dc>
   5a668:	mov	r5, fp
   5a66c:	b	5a234 <fputs@plt+0x4909c>
   5a670:	ldrh	r3, [r8, #2]
   5a674:	tst	r3, #512	; 0x200
   5a678:	bne	5a85c <fputs@plt+0x496c4>
   5a67c:	tst	r3, #1024	; 0x400
   5a680:	bne	5a914 <fputs@plt+0x4977c>
   5a684:	ldr	r3, [sp, #20]
   5a688:	cmp	r3, #0
   5a68c:	ble	5ae00 <fputs@plt+0x49c68>
   5a690:	mov	r3, #0
   5a694:	mov	sl, r3
   5a698:	str	r3, [sp, #24]
   5a69c:	str	r5, [sp, #28]
   5a6a0:	str	r9, [sp, #32]
   5a6a4:	ldr	r9, [sp, #20]
   5a6a8:	mov	r5, r3
   5a6ac:	str	r7, [sp, #36]	; 0x24
   5a6b0:	mov	r7, r3
   5a6b4:	cmp	sl, #31
   5a6b8:	ble	5a930 <fputs@plt+0x49798>
   5a6bc:	ldrh	r2, [r8, #2]
   5a6c0:	clz	r3, r7
   5a6c4:	lsr	r3, r3, #5
   5a6c8:	ands	r3, r3, r2, lsr #5
   5a6cc:	bne	5a954 <fputs@plt+0x497bc>
   5a6d0:	add	sl, sl, #1
   5a6d4:	add	r5, r5, #20
   5a6d8:	cmp	r9, sl
   5a6dc:	bne	5a6b4 <fputs@plt+0x4951c>
   5a6e0:	ldr	r5, [sp, #28]
   5a6e4:	ldr	r9, [sp, #32]
   5a6e8:	str	r7, [sp, #32]
   5a6ec:	ldr	r7, [sp, #36]	; 0x24
   5a6f0:	cmp	r6, #0
   5a6f4:	beq	5a96c <fputs@plt+0x497d4>
   5a6f8:	ldr	r3, [sp, #24]
   5a6fc:	cmp	r3, #0
   5a700:	beq	5ae14 <fputs@plt+0x49c7c>
   5a704:	ldr	r3, [r4, #76]	; 0x4c
   5a708:	add	r2, r3, #1
   5a70c:	str	r2, [sp, #28]
   5a710:	add	sl, sl, r3
   5a714:	str	sl, [r4, #76]	; 0x4c
   5a718:	ldrh	r3, [r8, #2]
   5a71c:	tst	r3, #192	; 0xc0
   5a720:	beq	5a740 <fputs@plt+0x495a8>
   5a724:	ldr	r2, [r6, #4]
   5a728:	ldr	r1, [r2]
   5a72c:	ldrb	r2, [r1]
   5a730:	and	r2, r2, #253	; 0xfd
   5a734:	cmp	r2, #152	; 0x98
   5a738:	biceq	r3, r3, #63	; 0x3f
   5a73c:	strbeq	r3, [r1, #38]	; 0x26
   5a740:	ldr	r3, [r4, #108]	; 0x6c
   5a744:	add	r3, r3, #1
   5a748:	str	r3, [r4, #108]	; 0x6c
   5a74c:	mov	r3, #3
   5a750:	str	r3, [sp]
   5a754:	mov	r3, #0
   5a758:	ldr	r2, [sp, #28]
   5a75c:	mov	r1, r6
   5a760:	mov	r0, r4
   5a764:	bl	5b1e0 <fputs@plt+0x4a048>
   5a768:	mov	r0, r4
   5a76c:	bl	182bc <fputs@plt+0x7124>
   5a770:	ldr	r3, [sp, #20]
   5a774:	cmp	r3, #1
   5a778:	ble	5a788 <fputs@plt+0x495f0>
   5a77c:	ldr	r3, [r7, #4]
   5a780:	tst	r3, #128	; 0x80
   5a784:	bne	5a98c <fputs@plt+0x497f4>
   5a788:	ldr	r2, [sp, #20]
   5a78c:	cmp	r2, #0
   5a790:	ble	5a7ac <fputs@plt+0x49614>
   5a794:	ldr	r3, [r6, #4]
   5a798:	ldr	r3, [r3]
   5a79c:	mov	r1, r8
   5a7a0:	mov	r0, r9
   5a7a4:	bl	20f6c <fputs@plt+0xfdd4>
   5a7a8:	mov	r8, r0
   5a7ac:	ldrh	r3, [r8, #2]
   5a7b0:	tst	r3, #32
   5a7b4:	beq	5a7f0 <fputs@plt+0x49658>
   5a7b8:	ldr	r3, [sp, #32]
   5a7bc:	cmp	r3, #0
   5a7c0:	ldreq	r3, [r9, #8]
   5a7c4:	streq	r3, [sp, #32]
   5a7c8:	mvn	r3, #3
   5a7cc:	str	r3, [sp, #8]
   5a7d0:	ldr	r3, [sp, #32]
   5a7d4:	str	r3, [sp, #4]
   5a7d8:	mov	r2, #0
   5a7dc:	str	r2, [sp]
   5a7e0:	mov	r3, r2
   5a7e4:	mov	r1, #34	; 0x22
   5a7e8:	mov	r0, r5
   5a7ec:	bl	2b058 <fputs@plt+0x19ec0>
   5a7f0:	mvn	r3, #4
   5a7f4:	str	r3, [sp, #8]
   5a7f8:	str	r8, [sp, #4]
   5a7fc:	str	fp, [sp]
   5a800:	ldr	r3, [sp, #28]
   5a804:	ldr	r7, [sp, #24]
   5a808:	mov	r2, r7
   5a80c:	mov	r1, #35	; 0x23
   5a810:	mov	r0, r5
   5a814:	bl	2b058 <fputs@plt+0x19ec0>
   5a818:	ldr	r6, [sp, #20]
   5a81c:	uxtb	r1, r6
   5a820:	mov	r0, r5
   5a824:	bl	17154 <fputs@plt+0x5fbc>
   5a828:	adds	r3, r6, #0
   5a82c:	movne	r3, #1
   5a830:	cmp	r7, #0
   5a834:	movne	r3, #0
   5a838:	cmp	r3, #0
   5a83c:	moveq	r5, fp
   5a840:	beq	5a234 <fputs@plt+0x4909c>
   5a844:	ldr	r2, [sp, #20]
   5a848:	ldr	r1, [sp, #28]
   5a84c:	mov	r0, r4
   5a850:	bl	184c8 <fputs@plt+0x7330>
   5a854:	mov	r5, fp
   5a858:	b	5a234 <fputs@plt+0x4909c>
   5a85c:	mov	r0, r5
   5a860:	bl	2ae08 <fputs@plt+0x19c70>
   5a864:	str	r0, [sp, #24]
   5a868:	ldr	r3, [r6, #4]
   5a86c:	mov	r2, fp
   5a870:	ldr	r1, [r3]
   5a874:	mov	r0, r4
   5a878:	bl	5ae58 <fputs@plt+0x49cc0>
   5a87c:	ldr	r3, [sp, #20]
   5a880:	cmp	r3, #1
   5a884:	ble	5a900 <fputs@plt+0x49768>
   5a888:	mov	r8, #20
   5a88c:	mov	r7, #1
   5a890:	mov	sl, #77	; 0x4d
   5a894:	mov	r9, r7
   5a898:	str	r5, [sp, #20]
   5a89c:	mov	r5, r3
   5a8a0:	ldr	r3, [sp, #24]
   5a8a4:	mov	r2, fp
   5a8a8:	mov	r1, sl
   5a8ac:	ldr	r0, [sp, #20]
   5a8b0:	bl	2b55c <fputs@plt+0x1a3c4>
   5a8b4:	mov	r2, r9
   5a8b8:	mov	r1, fp
   5a8bc:	mov	r0, r4
   5a8c0:	bl	18254 <fputs@plt+0x70bc>
   5a8c4:	ldr	r3, [r4, #108]	; 0x6c
   5a8c8:	add	r3, r3, #1
   5a8cc:	str	r3, [r4, #108]	; 0x6c
   5a8d0:	ldr	r3, [r6, #4]
   5a8d4:	mov	r2, fp
   5a8d8:	ldr	r1, [r3, r8]
   5a8dc:	mov	r0, r4
   5a8e0:	bl	5ae58 <fputs@plt+0x49cc0>
   5a8e4:	mov	r0, r4
   5a8e8:	bl	182bc <fputs@plt+0x7124>
   5a8ec:	add	r7, r7, #1
   5a8f0:	add	r8, r8, #20
   5a8f4:	cmp	r5, r7
   5a8f8:	bne	5a8a0 <fputs@plt+0x49708>
   5a8fc:	ldr	r5, [sp, #20]
   5a900:	ldr	r1, [sp, #24]
   5a904:	mov	r0, r5
   5a908:	bl	1712c <fputs@plt+0x5f94>
   5a90c:	mov	r5, fp
   5a910:	b	5a234 <fputs@plt+0x4909c>
   5a914:	ldr	r3, [r6, #4]
   5a918:	mov	r2, fp
   5a91c:	ldr	r1, [r3]
   5a920:	mov	r0, r4
   5a924:	bl	59f0c <fputs@plt+0x48d74>
   5a928:	mov	r5, r0
   5a92c:	b	5a234 <fputs@plt+0x4909c>
   5a930:	ldr	r3, [r6, #4]
   5a934:	ldr	r0, [r3, r5]
   5a938:	bl	1be78 <fputs@plt+0xace0>
   5a93c:	cmp	r0, #0
   5a940:	ldrne	r3, [sp, #24]
   5a944:	movne	r2, #1
   5a948:	orrne	r3, r3, r2, lsl sl
   5a94c:	strne	r3, [sp, #24]
   5a950:	b	5a6bc <fputs@plt+0x49524>
   5a954:	ldr	r3, [r6, #4]
   5a958:	ldr	r1, [r3, r5]
   5a95c:	mov	r0, r4
   5a960:	bl	38acc <fputs@plt+0x27934>
   5a964:	mov	r7, r0
   5a968:	b	5a6d0 <fputs@plt+0x49538>
   5a96c:	mov	r3, #0
   5a970:	str	r3, [sp, #28]
   5a974:	b	5a770 <fputs@plt+0x495d8>
   5a978:	mov	r3, #0
   5a97c:	str	r3, [sp, #32]
   5a980:	str	r3, [sp, #24]
   5a984:	str	r3, [sp, #28]
   5a988:	b	5a77c <fputs@plt+0x495e4>
   5a98c:	ldr	r3, [r6, #4]
   5a990:	ldr	r3, [r3, #20]
   5a994:	ldr	r2, [sp, #20]
   5a998:	mov	r1, r8
   5a99c:	mov	r0, r9
   5a9a0:	bl	20f6c <fputs@plt+0xfdd4>
   5a9a4:	mov	r8, r0
   5a9a8:	b	5a7ac <fputs@plt+0x49614>
   5a9ac:	mov	r3, #0
   5a9b0:	mov	r2, r3
   5a9b4:	bl	59a40 <fputs@plt+0x488a8>
   5a9b8:	mov	r5, r0
   5a9bc:	b	5a234 <fputs@plt+0x4909c>
   5a9c0:	mov	r0, r5
   5a9c4:	bl	2ae08 <fputs@plt+0x19c70>
   5a9c8:	mov	r8, r0
   5a9cc:	mov	r0, r5
   5a9d0:	bl	2ae08 <fputs@plt+0x19c70>
   5a9d4:	mov	r6, r0
   5a9d8:	mov	r3, fp
   5a9dc:	mov	r2, #0
   5a9e0:	mov	r1, #25
   5a9e4:	mov	r0, r5
   5a9e8:	bl	2b55c <fputs@plt+0x1a3c4>
   5a9ec:	mov	r3, r6
   5a9f0:	mov	r2, r8
   5a9f4:	mov	r1, r7
   5a9f8:	mov	r0, r4
   5a9fc:	bl	5c3c4 <fputs@plt+0x4b22c>
   5aa00:	mov	r3, fp
   5aa04:	mov	r2, #1
   5aa08:	mov	r1, #22
   5aa0c:	mov	r0, r5
   5aa10:	bl	2b55c <fputs@plt+0x1a3c4>
   5aa14:	mov	r1, r8
   5aa18:	mov	r0, r5
   5aa1c:	bl	1712c <fputs@plt+0x5f94>
   5aa20:	mov	r3, #0
   5aa24:	mov	r2, fp
   5aa28:	mov	r1, #37	; 0x25
   5aa2c:	mov	r0, r5
   5aa30:	bl	2b55c <fputs@plt+0x1a3c4>
   5aa34:	mov	r1, r6
   5aa38:	mov	r0, r5
   5aa3c:	bl	1712c <fputs@plt+0x5f94>
   5aa40:	mov	r5, fp
   5aa44:	b	5a234 <fputs@plt+0x4909c>
   5aa48:	ldr	r6, [r1, #12]
   5aa4c:	ldr	r3, [r1, #20]
   5aa50:	ldr	r9, [r3, #4]
   5aa54:	ldr	r3, [r9]
   5aa58:	mov	r8, r3
   5aa5c:	add	r2, sp, #140	; 0x8c
   5aa60:	mov	r1, r6
   5aa64:	bl	5c2b0 <fputs@plt+0x4b118>
   5aa68:	mov	r7, r0
   5aa6c:	add	r2, sp, #136	; 0x88
   5aa70:	str	r8, [sp, #24]
   5aa74:	mov	r1, r8
   5aa78:	mov	r0, r4
   5aa7c:	bl	5c2b0 <fputs@plt+0x4b118>
   5aa80:	str	r0, [sp, #28]
   5aa84:	mov	r0, r4
   5aa88:	bl	183fc <fputs@plt+0x7264>
   5aa8c:	str	r0, [sp, #20]
   5aa90:	mov	r0, r4
   5aa94:	bl	183fc <fputs@plt+0x7264>
   5aa98:	mov	sl, r0
   5aa9c:	mov	r8, #32
   5aaa0:	str	r8, [sp, #12]
   5aaa4:	ldr	r3, [sp, #20]
   5aaa8:	str	r3, [sp, #8]
   5aaac:	ldr	r1, [sp, #28]
   5aab0:	str	r1, [sp, #4]
   5aab4:	str	r7, [sp]
   5aab8:	mov	r3, #83	; 0x53
   5aabc:	ldr	r2, [sp, #24]
   5aac0:	mov	r1, r6
   5aac4:	mov	r0, r4
   5aac8:	bl	3a3e0 <fputs@plt+0x29248>
   5aacc:	ldr	r9, [r9, #20]
   5aad0:	ldr	r1, [sp, #136]	; 0x88
   5aad4:	mov	r0, r4
   5aad8:	bl	1842c <fputs@plt+0x7294>
   5aadc:	add	r2, sp, #136	; 0x88
   5aae0:	mov	r1, r9
   5aae4:	mov	r0, r4
   5aae8:	bl	5c2b0 <fputs@plt+0x4b118>
   5aaec:	str	r8, [sp, #12]
   5aaf0:	str	sl, [sp, #8]
   5aaf4:	str	r0, [sp, #4]
   5aaf8:	str	r7, [sp]
   5aafc:	mov	r3, #81	; 0x51
   5ab00:	mov	r2, r9
   5ab04:	mov	r1, r6
   5ab08:	mov	r0, r4
   5ab0c:	bl	3a3e0 <fputs@plt+0x29248>
   5ab10:	str	fp, [sp]
   5ab14:	mov	r3, sl
   5ab18:	ldr	r6, [sp, #20]
   5ab1c:	mov	r2, r6
   5ab20:	mov	r1, #72	; 0x48
   5ab24:	mov	r0, r5
   5ab28:	bl	2af28 <fputs@plt+0x19d90>
   5ab2c:	mov	r1, r6
   5ab30:	mov	r0, r4
   5ab34:	bl	1842c <fputs@plt+0x7294>
   5ab38:	mov	r1, sl
   5ab3c:	mov	r0, r4
   5ab40:	bl	1842c <fputs@plt+0x7294>
   5ab44:	mov	r5, fp
   5ab48:	b	5a234 <fputs@plt+0x4909c>
   5ab4c:	ldr	r1, [r1, #12]
   5ab50:	bl	59f0c <fputs@plt+0x48d74>
   5ab54:	mov	r5, r0
   5ab58:	b	5a234 <fputs@plt+0x4909c>
   5ab5c:	ldr	r6, [r1, #44]	; 0x2c
   5ab60:	ldrsh	r3, [r6, #34]	; 0x22
   5ab64:	ldr	r2, [r1, #28]
   5ab68:	mla	r2, r3, r2, r2
   5ab6c:	add	r2, r2, #1
   5ab70:	ldrsh	r1, [r1, #32]
   5ab74:	mov	r3, fp
   5ab78:	add	r2, r2, r1
   5ab7c:	mov	r1, #134	; 0x86
   5ab80:	mov	r0, r5
   5ab84:	bl	2b55c <fputs@plt+0x1a3c4>
   5ab88:	ldrsh	r2, [r7, #32]
   5ab8c:	cmp	r2, #0
   5ab90:	movlt	r5, fp
   5ab94:	blt	5a234 <fputs@plt+0x4909c>
   5ab98:	ldr	r3, [r6, #4]
   5ab9c:	add	r3, r3, r2, lsl #4
   5aba0:	ldrb	r3, [r3, #13]
   5aba4:	cmp	r3, #69	; 0x45
   5aba8:	movne	r5, fp
   5abac:	bne	5a234 <fputs@plt+0x4909c>
   5abb0:	mov	r2, fp
   5abb4:	mov	r1, #39	; 0x27
   5abb8:	mov	r0, r5
   5abbc:	bl	2b4f0 <fputs@plt+0x1a358>
   5abc0:	mov	r5, fp
   5abc4:	b	5a234 <fputs@plt+0x4909c>
   5abc8:	ldr	r3, [r1, #20]
   5abcc:	str	r3, [sp, #32]
   5abd0:	ldr	r6, [r3, #4]
   5abd4:	ldr	r8, [r3]
   5abd8:	mov	r0, r5
   5abdc:	bl	2ae08 <fputs@plt+0x19c70>
   5abe0:	str	r0, [sp, #24]
   5abe4:	ldr	sl, [r7, #12]
   5abe8:	cmp	sl, #0
   5abec:	streq	sl, [sp, #20]
   5abf0:	beq	5ac64 <fputs@plt+0x49acc>
   5abf4:	add	ip, sp, #88	; 0x58
   5abf8:	mov	lr, sl
   5abfc:	ldm	lr!, {r0, r1, r2, r3}
   5ac00:	stmia	ip!, {r0, r1, r2, r3}
   5ac04:	ldm	lr!, {r0, r1, r2, r3}
   5ac08:	stmia	ip!, {r0, r1, r2, r3}
   5ac0c:	ldm	lr, {r0, r1, r2, r3}
   5ac10:	stm	ip, {r0, r1, r2, r3}
   5ac14:	add	r2, sp, #140	; 0x8c
   5ac18:	mov	r1, sl
   5ac1c:	mov	r0, r4
   5ac20:	bl	5c2b0 <fputs@plt+0x4b118>
   5ac24:	ldrb	r3, [sp, #88]	; 0x58
   5ac28:	strb	r3, [sp, #126]	; 0x7e
   5ac2c:	mvn	r3, #98	; 0x62
   5ac30:	strb	r3, [sp, #88]	; 0x58
   5ac34:	str	r0, [sp, #116]	; 0x74
   5ac38:	ldr	r3, [sp, #92]	; 0x5c
   5ac3c:	bic	r3, r3, #4096	; 0x1000
   5ac40:	str	r3, [sp, #92]	; 0x5c
   5ac44:	mov	r3, #79	; 0x4f
   5ac48:	strb	r3, [sp, #40]	; 0x28
   5ac4c:	add	r3, sp, #88	; 0x58
   5ac50:	str	r3, [sp, #52]	; 0x34
   5ac54:	mov	r3, #0
   5ac58:	str	r3, [sp, #140]	; 0x8c
   5ac5c:	add	r3, sp, #40	; 0x28
   5ac60:	str	r3, [sp, #20]
   5ac64:	sub	r3, r8, #1
   5ac68:	cmp	r3, #0
   5ac6c:	ble	5ad04 <fputs@plt+0x49b6c>
   5ac70:	add	r6, r6, #20
   5ac74:	sub	r9, r8, #2
   5ac78:	lsr	r9, r9, #1
   5ac7c:	add	r9, r9, #1
   5ac80:	mov	r7, #0
   5ac84:	str	r8, [sp, #28]
   5ac88:	ldr	r3, [r4, #108]	; 0x6c
   5ac8c:	add	r3, r3, #1
   5ac90:	str	r3, [r4, #108]	; 0x6c
   5ac94:	cmp	sl, #0
   5ac98:	ldr	r3, [r6, #-20]	; 0xffffffec
   5ac9c:	strne	r3, [sp, #56]	; 0x38
   5aca0:	streq	r3, [sp, #20]
   5aca4:	mov	r0, r5
   5aca8:	bl	2ae08 <fputs@plt+0x19c70>
   5acac:	mov	r8, r0
   5acb0:	mov	r3, #16
   5acb4:	mov	r2, r0
   5acb8:	ldr	r1, [sp, #20]
   5acbc:	mov	r0, r4
   5acc0:	bl	5c78c <fputs@plt+0x4b5f4>
   5acc4:	mov	r2, fp
   5acc8:	ldr	r1, [r6], #40	; 0x28
   5accc:	mov	r0, r4
   5acd0:	bl	5ae58 <fputs@plt+0x49cc0>
   5acd4:	ldr	r1, [sp, #24]
   5acd8:	mov	r0, r5
   5acdc:	bl	2b758 <fputs@plt+0x1a5c0>
   5ace0:	mov	r0, r4
   5ace4:	bl	182bc <fputs@plt+0x7124>
   5ace8:	mov	r1, r8
   5acec:	mov	r0, r5
   5acf0:	bl	1712c <fputs@plt+0x5f94>
   5acf4:	add	r7, r7, #1
   5acf8:	cmp	r9, r7
   5acfc:	bne	5ac88 <fputs@plt+0x49af0>
   5ad00:	ldr	r8, [sp, #28]
   5ad04:	tst	r8, #1
   5ad08:	beq	5ad54 <fputs@plt+0x49bbc>
   5ad0c:	ldr	r3, [r4, #108]	; 0x6c
   5ad10:	add	r3, r3, #1
   5ad14:	str	r3, [r4, #108]	; 0x6c
   5ad18:	ldr	r3, [sp, #32]
   5ad1c:	ldr	r3, [r3, #4]
   5ad20:	add	r2, r8, r8, lsl #2
   5ad24:	add	r3, r3, r2, lsl #2
   5ad28:	mov	r2, fp
   5ad2c:	ldr	r1, [r3, #-20]	; 0xffffffec
   5ad30:	mov	r0, r4
   5ad34:	bl	5ae58 <fputs@plt+0x49cc0>
   5ad38:	mov	r0, r4
   5ad3c:	bl	182bc <fputs@plt+0x7124>
   5ad40:	ldr	r1, [sp, #24]
   5ad44:	mov	r0, r5
   5ad48:	bl	1712c <fputs@plt+0x5f94>
   5ad4c:	mov	r5, fp
   5ad50:	b	5a234 <fputs@plt+0x4909c>
   5ad54:	mov	r3, fp
   5ad58:	mov	r2, #0
   5ad5c:	mov	r1, #25
   5ad60:	mov	r0, r5
   5ad64:	bl	2b55c <fputs@plt+0x1a3c4>
   5ad68:	b	5ad40 <fputs@plt+0x49ba8>
   5ad6c:	ldr	r3, [r0, #420]	; 0x1a4
   5ad70:	cmp	r3, #0
   5ad74:	beq	5adb4 <fputs@plt+0x49c1c>
   5ad78:	ldrb	r3, [r1, #1]
   5ad7c:	cmp	r3, #2
   5ad80:	beq	5adc4 <fputs@plt+0x49c2c>
   5ad84:	ldrb	r2, [r7, #1]
   5ad88:	cmp	r2, #4
   5ad8c:	beq	5adcc <fputs@plt+0x49c34>
   5ad90:	ldr	r3, [r7, #8]
   5ad94:	mov	r1, #0
   5ad98:	str	r1, [sp, #4]
   5ad9c:	str	r1, [sp]
   5ada0:	ldr	r1, [pc, #168]	; 5ae50 <fputs@plt+0x49cb8>
   5ada4:	mov	r0, r4
   5ada8:	bl	2b1ac <fputs@plt+0x1a014>
   5adac:	mov	r5, fp
   5adb0:	b	5a234 <fputs@plt+0x4909c>
   5adb4:	ldr	r1, [pc, #152]	; 5ae54 <fputs@plt+0x49cbc>
   5adb8:	bl	35674 <fputs@plt+0x244dc>
   5adbc:	mov	r5, #0
   5adc0:	b	5a24c <fputs@plt+0x490b4>
   5adc4:	bl	18c38 <fputs@plt+0x7aa0>
   5adc8:	b	5ad84 <fputs@plt+0x49bec>
   5adcc:	mov	r2, #0
   5add0:	str	r2, [sp, #8]
   5add4:	ldr	r3, [r7, #8]
   5add8:	str	r3, [sp, #4]
   5addc:	str	r2, [sp]
   5ade0:	mov	r3, #4
   5ade4:	mov	r1, #21
   5ade8:	mov	r0, r5
   5adec:	bl	2b058 <fputs@plt+0x19ec0>
   5adf0:	mov	r5, fp
   5adf4:	b	5a234 <fputs@plt+0x4909c>
   5adf8:	mov	r5, #0
   5adfc:	b	5a24c <fputs@plt+0x490b4>
   5ae00:	cmp	r6, #0
   5ae04:	movne	r3, #0
   5ae08:	strne	r3, [sp, #32]
   5ae0c:	strne	r3, [sp, #24]
   5ae10:	beq	5ae28 <fputs@plt+0x49c90>
   5ae14:	ldr	r1, [sp, #20]
   5ae18:	mov	r0, r4
   5ae1c:	bl	18494 <fputs@plt+0x72fc>
   5ae20:	str	r0, [sp, #28]
   5ae24:	b	5a718 <fputs@plt+0x49580>
   5ae28:	ldr	r3, [sp, #20]
   5ae2c:	cmp	r3, #1
   5ae30:	bgt	5a978 <fputs@plt+0x497e0>
   5ae34:	mov	r3, #0
   5ae38:	str	r3, [sp, #32]
   5ae3c:	str	r3, [sp, #24]
   5ae40:	str	r3, [sp, #28]
   5ae44:	b	5a7ac <fputs@plt+0x49614>
   5ae48:	andeq	r6, r8, ip, asr #11
   5ae4c:	andeq	r6, r8, r8, ror #11
   5ae50:	andeq	r0, r0, r3, lsl r7
   5ae54:	andeq	r6, r8, r0, lsl #12
   5ae58:	push	{r4, r5, r6, lr}
   5ae5c:	mov	r5, r0
   5ae60:	mov	r4, r2
   5ae64:	cmp	r1, #0
   5ae68:	beq	5ae78 <fputs@plt+0x49ce0>
   5ae6c:	ldrb	r3, [r1]
   5ae70:	cmp	r3, #157	; 0x9d
   5ae74:	beq	5aeac <fputs@plt+0x49d14>
   5ae78:	mov	r2, r4
   5ae7c:	mov	r0, r5
   5ae80:	bl	59f0c <fputs@plt+0x48d74>
   5ae84:	mov	r2, r0
   5ae88:	cmp	r4, r0
   5ae8c:	popeq	{r4, r5, r6, pc}
   5ae90:	ldr	r0, [r5, #8]
   5ae94:	cmp	r0, #0
   5ae98:	popeq	{r4, r5, r6, pc}
   5ae9c:	mov	r3, r4
   5aea0:	mov	r1, #31
   5aea4:	bl	2b55c <fputs@plt+0x1a3c4>
   5aea8:	pop	{r4, r5, r6, pc}
   5aeac:	mov	r3, r2
   5aeb0:	ldr	r2, [r1, #28]
   5aeb4:	mov	r1, #30
   5aeb8:	ldr	r0, [r0, #8]
   5aebc:	bl	2b55c <fputs@plt+0x1a3c4>
   5aec0:	pop	{r4, r5, r6, pc}
   5aec4:	ldr	ip, [r1, #12]
   5aec8:	cmp	ip, #0
   5aecc:	bxne	lr
   5aed0:	push	{r4, r5, r6, r7, r8, r9, lr}
   5aed4:	sub	sp, sp, #20
   5aed8:	mov	r7, r2
   5aedc:	mov	r5, r1
   5aee0:	mov	r4, r0
   5aee4:	bl	18320 <fputs@plt+0x7188>
   5aee8:	ldr	r3, [r5, #56]	; 0x38
   5aeec:	cmp	r3, #0
   5aef0:	beq	5b014 <fputs@plt+0x49e7c>
   5aef4:	ldr	r6, [r4, #76]	; 0x4c
   5aef8:	add	r6, r6, #1
   5aefc:	str	r6, [r4, #76]	; 0x4c
   5af00:	str	r6, [r5, #12]
   5af04:	mov	r0, r4
   5af08:	bl	2afc0 <fputs@plt+0x19e28>
   5af0c:	mov	r8, r0
   5af10:	add	r1, sp, #12
   5af14:	ldr	r0, [r5, #56]	; 0x38
   5af18:	bl	17e40 <fputs@plt+0x6ca8>
   5af1c:	cmp	r0, #0
   5af20:	beq	5af80 <fputs@plt+0x49de8>
   5af24:	mov	r3, r6
   5af28:	ldr	r2, [sp, #12]
   5af2c:	mov	r1, #22
   5af30:	mov	r0, r8
   5af34:	bl	2b55c <fputs@plt+0x1a3c4>
   5af38:	ldr	r0, [sp, #12]
   5af3c:	cmp	r0, #0
   5af40:	beq	5af70 <fputs@plt+0x49dd8>
   5af44:	cmp	r0, #0
   5af48:	blt	5afb4 <fputs@plt+0x49e1c>
   5af4c:	asr	r1, r0, #31
   5af50:	bl	15278 <fputs@plt+0x40e0>
   5af54:	ldrsh	r3, [r5, #6]
   5af58:	cmp	r3, r0
   5af5c:	strhgt	r0, [r5, #6]
   5af60:	ldrgt	r3, [r5, #8]
   5af64:	orrgt	r3, r3, #16384	; 0x4000
   5af68:	strgt	r3, [r5, #8]
   5af6c:	b	5afb4 <fputs@plt+0x49e1c>
   5af70:	mov	r1, r7
   5af74:	mov	r0, r8
   5af78:	bl	2b758 <fputs@plt+0x1a5c0>
   5af7c:	b	5afb4 <fputs@plt+0x49e1c>
   5af80:	mov	r2, r6
   5af84:	ldr	r1, [r5, #56]	; 0x38
   5af88:	mov	r0, r4
   5af8c:	bl	5ae58 <fputs@plt+0x49cc0>
   5af90:	mov	r2, r6
   5af94:	mov	r1, #38	; 0x26
   5af98:	mov	r0, r8
   5af9c:	bl	2b4f0 <fputs@plt+0x1a358>
   5afa0:	mov	r3, r7
   5afa4:	mov	r2, r6
   5afa8:	mov	r1, #46	; 0x2e
   5afac:	mov	r0, r8
   5afb0:	bl	2b55c <fputs@plt+0x1a3c4>
   5afb4:	ldr	r3, [r5, #60]	; 0x3c
   5afb8:	cmp	r3, #0
   5afbc:	beq	5b014 <fputs@plt+0x49e7c>
   5afc0:	ldr	r9, [r4, #76]	; 0x4c
   5afc4:	add	r7, r9, #1
   5afc8:	str	r7, [r4, #76]	; 0x4c
   5afcc:	str	r7, [r5, #16]
   5afd0:	ldr	r3, [r4, #76]	; 0x4c
   5afd4:	add	r3, r3, #1
   5afd8:	str	r3, [r4, #76]	; 0x4c
   5afdc:	mov	r2, r7
   5afe0:	ldr	r1, [r5, #60]	; 0x3c
   5afe4:	mov	r0, r4
   5afe8:	bl	5ae58 <fputs@plt+0x49cc0>
   5afec:	mov	r2, r7
   5aff0:	mov	r1, #38	; 0x26
   5aff4:	mov	r0, r8
   5aff8:	bl	2b4f0 <fputs@plt+0x1a358>
   5affc:	str	r7, [sp]
   5b000:	add	r3, r9, #2
   5b004:	mov	r2, r6
   5b008:	mov	r1, #139	; 0x8b
   5b00c:	mov	r0, r8
   5b010:	bl	2af28 <fputs@plt+0x19d90>
   5b014:	add	sp, sp, #20
   5b018:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5b01c:	push	{r4, r5, r6, r7, r8, lr}
   5b020:	mov	r6, r0
   5b024:	mov	r7, r2
   5b028:	ldr	r4, [r0]
   5b02c:	mov	r2, #0
   5b030:	mov	r0, r4
   5b034:	bl	20f5c <fputs@plt+0xfdc4>
   5b038:	mov	r5, r0
   5b03c:	ldrb	r3, [r4, #69]	; 0x45
   5b040:	cmp	r3, #0
   5b044:	beq	5b058 <fputs@plt+0x49ec0>
   5b048:	mov	r1, r5
   5b04c:	mov	r0, r4
   5b050:	bl	23ba4 <fputs@plt+0x12a0c>
   5b054:	pop	{r4, r5, r6, r7, r8, pc}
   5b058:	mov	r2, r7
   5b05c:	mov	r1, r0
   5b060:	mov	r0, r6
   5b064:	bl	5ae58 <fputs@plt+0x49cc0>
   5b068:	b	5b048 <fputs@plt+0x49eb0>
   5b06c:	push	{r4, r5, r6, r7, r8, r9, lr}
   5b070:	sub	sp, sp, #52	; 0x34
   5b074:	mov	r5, r0
   5b078:	mov	r8, r1
   5b07c:	mov	r7, r2
   5b080:	mov	r6, r3
   5b084:	ldr	r4, [r0]
   5b088:	mov	r2, #32
   5b08c:	mov	r1, #0
   5b090:	add	r0, sp, #16
   5b094:	bl	10f64 <memset@plt>
   5b098:	str	r5, [sp, #16]
   5b09c:	ldr	r1, [sp, #80]	; 0x50
   5b0a0:	add	r0, sp, #16
   5b0a4:	bl	35dec <fputs@plt+0x24c54>
   5b0a8:	cmp	r0, #0
   5b0ac:	beq	5b0dc <fputs@plt+0x49f44>
   5b0b0:	ldr	r1, [sp, #80]	; 0x50
   5b0b4:	mov	r0, r4
   5b0b8:	bl	23ba4 <fputs@plt+0x12a0c>
   5b0bc:	ldr	r1, [sp, #84]	; 0x54
   5b0c0:	mov	r0, r4
   5b0c4:	bl	23ba4 <fputs@plt+0x12a0c>
   5b0c8:	ldr	r1, [sp, #88]	; 0x58
   5b0cc:	mov	r0, r4
   5b0d0:	bl	23ba4 <fputs@plt+0x12a0c>
   5b0d4:	add	sp, sp, #52	; 0x34
   5b0d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5b0dc:	ldr	r1, [sp, #84]	; 0x54
   5b0e0:	add	r0, sp, #16
   5b0e4:	bl	35dec <fputs@plt+0x24c54>
   5b0e8:	cmp	r0, #0
   5b0ec:	bne	5b0b0 <fputs@plt+0x49f18>
   5b0f0:	ldr	r1, [sp, #88]	; 0x58
   5b0f4:	add	r0, sp, #16
   5b0f8:	bl	35dec <fputs@plt+0x24c54>
   5b0fc:	cmp	r0, #0
   5b100:	bne	5b0b0 <fputs@plt+0x49f18>
   5b104:	cmp	r6, #0
   5b108:	beq	5b138 <fputs@plt+0x49fa0>
   5b10c:	ldrb	r3, [r6]
   5b110:	cmp	r3, #97	; 0x61
   5b114:	ldreq	r2, [r6, #8]
   5b118:	movne	r2, #0
   5b11c:	mov	r3, #0
   5b120:	str	r3, [sp]
   5b124:	mov	r1, r8
   5b128:	mov	r0, r5
   5b12c:	bl	3573c <fputs@plt+0x245a4>
   5b130:	cmp	r0, #0
   5b134:	bne	5b0b0 <fputs@plt+0x49f18>
   5b138:	mov	r0, r5
   5b13c:	bl	2afc0 <fputs@plt+0x19e28>
   5b140:	mov	r9, r0
   5b144:	mov	r1, #4
   5b148:	mov	r0, r5
   5b14c:	bl	18494 <fputs@plt+0x72fc>
   5b150:	mov	r6, r0
   5b154:	mov	r2, r0
   5b158:	ldr	r1, [sp, #80]	; 0x50
   5b15c:	mov	r0, r5
   5b160:	bl	5ae58 <fputs@plt+0x49cc0>
   5b164:	add	r2, r6, #1
   5b168:	ldr	r1, [sp, #84]	; 0x54
   5b16c:	mov	r0, r5
   5b170:	bl	5ae58 <fputs@plt+0x49cc0>
   5b174:	add	r2, r6, #2
   5b178:	ldr	r1, [sp, #88]	; 0x58
   5b17c:	mov	r0, r5
   5b180:	bl	5ae58 <fputs@plt+0x49cc0>
   5b184:	cmp	r9, #0
   5b188:	beq	5b0b0 <fputs@plt+0x49f18>
   5b18c:	add	r6, r6, #3
   5b190:	ldrsb	r3, [r7]
   5b194:	mvn	r2, #4
   5b198:	str	r2, [sp, #8]
   5b19c:	str	r7, [sp, #4]
   5b1a0:	str	r6, [sp]
   5b1a4:	sub	r3, r6, r3
   5b1a8:	mov	r2, #0
   5b1ac:	mov	r1, #35	; 0x23
   5b1b0:	mov	r0, r9
   5b1b4:	bl	2b058 <fputs@plt+0x19ec0>
   5b1b8:	ldrb	r1, [r7]
   5b1bc:	mov	r0, r9
   5b1c0:	bl	17154 <fputs@plt+0x5fbc>
   5b1c4:	cmp	r8, #24
   5b1c8:	movne	r2, #0
   5b1cc:	moveq	r2, #1
   5b1d0:	mov	r1, #147	; 0x93
   5b1d4:	mov	r0, r9
   5b1d8:	bl	2b4f0 <fputs@plt+0x1a358>
   5b1dc:	b	5b0b0 <fputs@plt+0x49f18>
   5b1e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b1e4:	sub	sp, sp, #28
   5b1e8:	ldrb	ip, [sp, #64]	; 0x40
   5b1ec:	and	lr, ip, #1
   5b1f0:	cmp	lr, #0
   5b1f4:	movne	lr, #30
   5b1f8:	moveq	lr, #31
   5b1fc:	str	lr, [sp]
   5b200:	ldr	lr, [r0, #8]
   5b204:	str	lr, [sp, #8]
   5b208:	ldr	lr, [r1]
   5b20c:	str	lr, [sp, #20]
   5b210:	ldrb	lr, [r0, #23]
   5b214:	cmp	lr, #0
   5b218:	andeq	ip, ip, #253	; 0xfd
   5b21c:	ldr	fp, [r1, #4]
   5b220:	ldr	lr, [sp, #20]
   5b224:	cmp	lr, #0
   5b228:	ble	5b364 <fputs@plt+0x4a1cc>
   5b22c:	str	r3, [sp, #16]
   5b230:	mov	sl, r1
   5b234:	str	r0, [sp, #12]
   5b238:	mov	r4, r2
   5b23c:	add	r7, lr, r2
   5b240:	mov	r5, #0
   5b244:	and	r9, ip, #4
   5b248:	and	r8, ip, #2
   5b24c:	b	5b2bc <fputs@plt+0x4a124>
   5b250:	ldr	r6, [fp, r5]
   5b254:	cmp	r8, #0
   5b258:	beq	5b26c <fputs@plt+0x4a0d4>
   5b25c:	mov	r0, r6
   5b260:	bl	1be78 <fputs@plt+0xace0>
   5b264:	cmp	r0, #0
   5b268:	bne	5b2f8 <fputs@plt+0x4a160>
   5b26c:	str	r4, [sp, #4]
   5b270:	mov	r2, r4
   5b274:	mov	r1, r6
   5b278:	ldr	r0, [sp, #12]
   5b27c:	bl	59f0c <fputs@plt+0x48d74>
   5b280:	mov	r6, r0
   5b284:	cmp	r4, r0
   5b288:	beq	5b2ac <fputs@plt+0x4a114>
   5b28c:	ldr	r3, [sp]
   5b290:	cmp	r3, #30
   5b294:	beq	5b310 <fputs@plt+0x4a178>
   5b298:	ldr	r3, [sp, #4]
   5b29c:	mov	r2, r6
   5b2a0:	ldr	r1, [sp]
   5b2a4:	ldr	r0, [sp, #8]
   5b2a8:	bl	2b55c <fputs@plt+0x1a3c4>
   5b2ac:	add	r5, r5, #20
   5b2b0:	add	r4, r4, #1
   5b2b4:	cmp	r4, r7
   5b2b8:	beq	5b364 <fputs@plt+0x4a1cc>
   5b2bc:	cmp	r9, #0
   5b2c0:	beq	5b250 <fputs@plt+0x4a0b8>
   5b2c4:	ldr	r3, [sl, #4]
   5b2c8:	add	r3, r3, r5
   5b2cc:	ldrh	r2, [r3, #16]
   5b2d0:	cmp	r2, #0
   5b2d4:	ble	5b250 <fputs@plt+0x4a0b8>
   5b2d8:	ldr	r3, [sp, #16]
   5b2dc:	add	r2, r2, r3
   5b2e0:	mov	r3, r4
   5b2e4:	sub	r2, r2, #1
   5b2e8:	ldr	r1, [sp]
   5b2ec:	ldr	r0, [sp, #8]
   5b2f0:	bl	2b55c <fputs@plt+0x1a3c4>
   5b2f4:	b	5b2ac <fputs@plt+0x4a114>
   5b2f8:	mov	r3, #0
   5b2fc:	mov	r2, r4
   5b300:	mov	r1, r6
   5b304:	ldr	r0, [sp, #12]
   5b308:	bl	2cf18 <fputs@plt+0x1bd80>
   5b30c:	b	5b2ac <fputs@plt+0x4a114>
   5b310:	mvn	r1, #0
   5b314:	ldr	r0, [sp, #8]
   5b318:	bl	17178 <fputs@plt+0x5fe0>
   5b31c:	ldrb	r3, [r0]
   5b320:	cmp	r3, #30
   5b324:	bne	5b298 <fputs@plt+0x4a100>
   5b328:	ldr	r2, [r0, #12]
   5b32c:	ldr	r3, [r0, #4]
   5b330:	add	r3, r2, r3
   5b334:	add	r3, r3, #1
   5b338:	cmp	r6, r3
   5b33c:	bne	5b298 <fputs@plt+0x4a100>
   5b340:	ldr	r3, [r0, #8]
   5b344:	add	r3, r2, r3
   5b348:	add	r3, r3, #1
   5b34c:	ldr	r1, [sp, #4]
   5b350:	cmp	r1, r3
   5b354:	addeq	r2, r2, #1
   5b358:	streq	r2, [r0, #12]
   5b35c:	bne	5b298 <fputs@plt+0x4a100>
   5b360:	b	5b2ac <fputs@plt+0x4a114>
   5b364:	ldr	r0, [sp, #20]
   5b368:	add	sp, sp, #28
   5b36c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b374:	sub	sp, sp, #44	; 0x2c
   5b378:	mov	r4, r0
   5b37c:	mov	r5, r1
   5b380:	ldr	r3, [r0, #8]
   5b384:	str	r3, [sp, #20]
   5b388:	mov	r3, #1
   5b38c:	strb	r3, [r1]
   5b390:	ldr	r3, [r1, #40]	; 0x28
   5b394:	add	fp, r3, #16
   5b398:	mov	sl, #0
   5b39c:	mov	r6, sl
   5b3a0:	str	sl, [sp, #32]
   5b3a4:	ldr	r3, [r5, #44]	; 0x2c
   5b3a8:	cmp	r6, r3
   5b3ac:	blt	5b414 <fputs@plt+0x4a27c>
   5b3b0:	cmp	sl, #0
   5b3b4:	beq	5b3cc <fputs@plt+0x4a234>
   5b3b8:	mov	r2, sl
   5b3bc:	mov	r1, #45	; 0x2d
   5b3c0:	ldr	r0, [sp, #20]
   5b3c4:	bl	2b4f0 <fputs@plt+0x1a358>
   5b3c8:	mov	sl, r0
   5b3cc:	mov	r0, r4
   5b3d0:	bl	18320 <fputs@plt+0x7188>
   5b3d4:	ldr	r6, [r5, #28]
   5b3d8:	mov	r7, #0
   5b3dc:	ldr	r3, [r5, #36]	; 0x24
   5b3e0:	cmp	r7, r3
   5b3e4:	blt	5b5c8 <fputs@plt+0x4a430>
   5b3e8:	mov	r3, #0
   5b3ec:	strb	r3, [r5]
   5b3f0:	mov	r0, r4
   5b3f4:	bl	18320 <fputs@plt+0x7188>
   5b3f8:	cmp	sl, #0
   5b3fc:	beq	5b40c <fputs@plt+0x4a274>
   5b400:	mov	r1, sl
   5b404:	ldr	r0, [sp, #20]
   5b408:	bl	171a8 <fputs@plt+0x6010>
   5b40c:	add	sp, sp, #44	; 0x2c
   5b410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b414:	mov	r7, fp
   5b418:	ldr	r3, [fp, #-16]
   5b41c:	ldr	r8, [r3, #20]
   5b420:	cmp	r8, #0
   5b424:	moveq	r3, #0
   5b428:	streq	r3, [sp, #24]
   5b42c:	ldreq	r9, [sp, #32]
   5b430:	beq	5b464 <fputs@plt+0x4a2cc>
   5b434:	ldr	r9, [r8]
   5b438:	mov	r1, r9
   5b43c:	mov	r0, r4
   5b440:	bl	18494 <fputs@plt+0x72fc>
   5b444:	str	r0, [sp, #24]
   5b448:	mov	r3, #1
   5b44c:	str	r3, [sp]
   5b450:	mov	r3, #0
   5b454:	mov	r2, r0
   5b458:	mov	r1, r8
   5b45c:	mov	r0, r4
   5b460:	bl	5b1e0 <fputs@plt+0x4a048>
   5b464:	ldr	r3, [r7, #-4]
   5b468:	cmp	r3, #0
   5b46c:	movlt	r3, #0
   5b470:	strlt	r3, [sp, #28]
   5b474:	blt	5b4a0 <fputs@plt+0x4a308>
   5b478:	ldr	r0, [sp, #20]
   5b47c:	bl	2ae08 <fputs@plt+0x19c70>
   5b480:	str	r0, [sp, #28]
   5b484:	ldr	r3, [sp, #24]
   5b488:	str	r3, [sp]
   5b48c:	mov	r3, #1
   5b490:	mov	r2, r0
   5b494:	ldr	r1, [r7, #-4]
   5b498:	mov	r0, r4
   5b49c:	bl	2bb44 <fputs@plt+0x1a9ac>
   5b4a0:	ldr	r3, [r7, #-12]
   5b4a4:	ldrh	r3, [r3, #2]
   5b4a8:	tst	r3, #32
   5b4ac:	beq	5b524 <fputs@plt+0x4a38c>
   5b4b0:	ldr	r3, [r8, #4]
   5b4b4:	str	r3, [sp, #36]	; 0x24
   5b4b8:	mov	r8, #0
   5b4bc:	mov	r0, r8
   5b4c0:	clz	r3, r0
   5b4c4:	lsr	r3, r3, #5
   5b4c8:	cmp	r9, r8
   5b4cc:	movle	r3, #0
   5b4d0:	cmp	r3, #0
   5b4d4:	bne	5b5a8 <fputs@plt+0x4a410>
   5b4d8:	cmp	r0, #0
   5b4dc:	ldreq	r3, [r4]
   5b4e0:	ldreq	r0, [r3, #8]
   5b4e4:	cmp	sl, #0
   5b4e8:	bne	5b500 <fputs@plt+0x4a368>
   5b4ec:	ldr	sl, [r5, #36]	; 0x24
   5b4f0:	cmp	sl, #0
   5b4f4:	ldrne	sl, [r4, #76]	; 0x4c
   5b4f8:	addne	sl, sl, #1
   5b4fc:	strne	sl, [r4, #76]	; 0x4c
   5b500:	mvn	r3, #3
   5b504:	str	r3, [sp, #8]
   5b508:	str	r0, [sp, #4]
   5b50c:	ldr	r3, [sp, #32]
   5b510:	str	r3, [sp]
   5b514:	mov	r2, sl
   5b518:	mov	r1, #34	; 0x22
   5b51c:	ldr	r0, [sp, #20]
   5b520:	bl	2b058 <fputs@plt+0x19ec0>
   5b524:	mvn	r3, #4
   5b528:	str	r3, [sp, #8]
   5b52c:	ldr	r3, [r7, #-12]
   5b530:	str	r3, [sp, #4]
   5b534:	ldr	r3, [r7, #-8]
   5b538:	str	r3, [sp]
   5b53c:	ldr	r3, [sp, #24]
   5b540:	mov	r2, #0
   5b544:	mov	r1, #143	; 0x8f
   5b548:	ldr	r0, [sp, #20]
   5b54c:	bl	2b058 <fputs@plt+0x19ec0>
   5b550:	uxtb	r1, r9
   5b554:	ldr	r0, [sp, #20]
   5b558:	bl	17154 <fputs@plt+0x5fbc>
   5b55c:	mov	r2, r9
   5b560:	ldr	r1, [sp, #24]
   5b564:	mov	r0, r4
   5b568:	bl	18254 <fputs@plt+0x70bc>
   5b56c:	mov	r2, r9
   5b570:	ldr	r1, [sp, #24]
   5b574:	mov	r0, r4
   5b578:	bl	184c8 <fputs@plt+0x7330>
   5b57c:	ldr	r3, [sp, #28]
   5b580:	cmp	r3, #0
   5b584:	beq	5b59c <fputs@plt+0x4a404>
   5b588:	mov	r1, r3
   5b58c:	ldr	r0, [sp, #20]
   5b590:	bl	1712c <fputs@plt+0x5f94>
   5b594:	mov	r0, r4
   5b598:	bl	18320 <fputs@plt+0x7188>
   5b59c:	add	r6, r6, #1
   5b5a0:	add	fp, fp, #16
   5b5a4:	b	5b3a4 <fputs@plt+0x4a20c>
   5b5a8:	mov	r3, #20
   5b5ac:	mul	r3, r3, r8
   5b5b0:	ldr	r2, [sp, #36]	; 0x24
   5b5b4:	ldr	r1, [r2, r3]
   5b5b8:	mov	r0, r4
   5b5bc:	bl	38acc <fputs@plt+0x27934>
   5b5c0:	add	r8, r8, #1
   5b5c4:	b	5b4c0 <fputs@plt+0x4a328>
   5b5c8:	ldr	r2, [r6, #16]
   5b5cc:	ldr	r1, [r6, #20]
   5b5d0:	mov	r0, r4
   5b5d4:	bl	5ae58 <fputs@plt+0x49cc0>
   5b5d8:	add	r7, r7, #1
   5b5dc:	add	r6, r6, #24
   5b5e0:	b	5b3dc <fputs@plt+0x4a244>
   5b5e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b5e8:	sub	sp, sp, #36	; 0x24
   5b5ec:	mov	r6, r0
   5b5f0:	mov	r4, r1
   5b5f4:	mov	r0, r3
   5b5f8:	str	r3, [sp, #20]
   5b5fc:	ldr	r3, [r6, #8]
   5b600:	str	r3, [sp, #12]
   5b604:	ldrb	r7, [r1, #28]
   5b608:	ands	r7, r7, #1
   5b60c:	moveq	r1, #1
   5b610:	movne	r1, #0
   5b614:	str	r1, [sp, #24]
   5b618:	ldr	r3, [r4]
   5b61c:	ldr	r8, [r3]
   5b620:	add	r9, r1, r8
   5b624:	ldr	r3, [sp, #76]	; 0x4c
   5b628:	add	r9, r9, r3
   5b62c:	ldr	r3, [r6, #76]	; 0x4c
   5b630:	add	fp, r3, #1
   5b634:	str	fp, [r6, #76]	; 0x4c
   5b638:	ldr	sl, [r4, #4]
   5b63c:	ldr	ip, [sp, #80]	; 0x50
   5b640:	cmp	ip, #0
   5b644:	movne	r3, r0
   5b648:	subne	r3, r3, r8
   5b64c:	subne	r5, r3, r1
   5b650:	addeq	r5, r3, #2
   5b654:	addeq	r3, r9, fp
   5b658:	streq	r3, [r6, #76]	; 0x4c
   5b65c:	ldr	r3, [r2, #16]
   5b660:	cmp	r3, #0
   5b664:	addne	r3, r3, #1
   5b668:	ldreq	r3, [r2, #12]
   5b66c:	str	r3, [sp, #16]
   5b670:	ldr	r0, [sp, #12]
   5b674:	bl	2ae08 <fputs@plt+0x19c70>
   5b678:	str	r0, [r4, #24]
   5b67c:	mov	r3, #5
   5b680:	str	r3, [sp]
   5b684:	ldr	r3, [sp, #72]	; 0x48
   5b688:	mov	r2, r5
   5b68c:	ldr	r1, [r4]
   5b690:	mov	r0, r6
   5b694:	bl	5b1e0 <fputs@plt+0x4a048>
   5b698:	cmp	r7, #0
   5b69c:	beq	5b750 <fputs@plt+0x4a5b8>
   5b6a0:	ldr	r3, [sp, #80]	; 0x50
   5b6a4:	cmp	r3, #0
   5b6a8:	beq	5b768 <fputs@plt+0x4a5d0>
   5b6ac:	str	fp, [sp]
   5b6b0:	sub	r3, r9, sl
   5b6b4:	add	r2, r5, sl
   5b6b8:	mov	r1, #49	; 0x31
   5b6bc:	ldr	r0, [sp, #12]
   5b6c0:	bl	2af28 <fputs@plt+0x19d90>
   5b6c4:	cmp	sl, #0
   5b6c8:	ble	5b87c <fputs@plt+0x4a6e4>
   5b6cc:	ldr	r2, [r6, #76]	; 0x4c
   5b6d0:	add	r3, r2, #1
   5b6d4:	str	r3, [sp, #20]
   5b6d8:	ldr	r3, [r4, #4]
   5b6dc:	add	r3, r3, r2
   5b6e0:	str	r3, [r6, #76]	; 0x4c
   5b6e4:	ldr	r9, [r4, #4]
   5b6e8:	cmp	r7, #0
   5b6ec:	addeq	r2, r5, r8
   5b6f0:	moveq	r1, #46	; 0x2e
   5b6f4:	ldrne	r2, [r4, #8]
   5b6f8:	movne	r1, #59	; 0x3b
   5b6fc:	ldr	r0, [sp, #12]
   5b700:	bl	2b4f0 <fputs@plt+0x1a358>
   5b704:	str	r0, [sp, #28]
   5b708:	ldr	r3, [r4, #4]
   5b70c:	str	r3, [sp]
   5b710:	mov	r3, r5
   5b714:	ldr	r2, [sp, #20]
   5b718:	mov	r1, #42	; 0x2a
   5b71c:	ldr	r7, [sp, #12]
   5b720:	mov	r0, r7
   5b724:	bl	2af28 <fputs@plt+0x19d90>
   5b728:	ldr	r1, [r4, #20]
   5b72c:	mov	r0, r7
   5b730:	bl	17178 <fputs@plt+0x5fe0>
   5b734:	mov	r7, r0
   5b738:	ldr	r3, [r6]
   5b73c:	ldrb	r3, [r3, #69]	; 0x45
   5b740:	cmp	r3, #0
   5b744:	beq	5b788 <fputs@plt+0x4a5f0>
   5b748:	add	sp, sp, #36	; 0x24
   5b74c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b750:	add	r3, r5, r8
   5b754:	ldr	r2, [r4, #8]
   5b758:	mov	r1, #73	; 0x49
   5b75c:	ldr	r0, [sp, #12]
   5b760:	bl	2b55c <fputs@plt+0x1a3c4>
   5b764:	b	5b6a0 <fputs@plt+0x4a508>
   5b768:	add	r2, r5, r8
   5b76c:	ldr	r3, [sp, #76]	; 0x4c
   5b770:	ldr	r1, [sp, #24]
   5b774:	add	r2, r2, r1
   5b778:	ldr	r1, [sp, #20]
   5b77c:	mov	r0, r6
   5b780:	bl	2b7f0 <fputs@plt+0x1a658>
   5b784:	b	5b6ac <fputs@plt+0x4a514>
   5b788:	sub	r8, r8, r9
   5b78c:	ldr	r3, [sp, #24]
   5b790:	add	r8, r8, r3
   5b794:	ldr	r3, [sp, #76]	; 0x4c
   5b798:	add	r8, r8, r3
   5b79c:	str	r8, [r0, #8]
   5b7a0:	ldr	r8, [r0, #16]
   5b7a4:	ldrh	r2, [r8, #6]
   5b7a8:	mov	r1, #0
   5b7ac:	ldr	r0, [r8, #16]
   5b7b0:	bl	10f64 <memset@plt>
   5b7b4:	mvn	r3, #5
   5b7b8:	mov	r2, r8
   5b7bc:	mvn	r1, #0
   5b7c0:	ldr	r9, [sp, #12]
   5b7c4:	mov	r0, r9
   5b7c8:	bl	23538 <fputs@plt+0x123a0>
   5b7cc:	ldrh	r3, [r8, #8]
   5b7d0:	sub	r3, r3, #1
   5b7d4:	mov	r2, sl
   5b7d8:	ldr	r1, [r4]
   5b7dc:	mov	r0, r6
   5b7e0:	bl	3a768 <fputs@plt+0x295d0>
   5b7e4:	str	r0, [r7, #16]
   5b7e8:	ldr	r7, [r9, #32]
   5b7ec:	add	r2, r7, #1
   5b7f0:	str	r2, [sp]
   5b7f4:	mov	r3, #0
   5b7f8:	mov	r1, #43	; 0x2b
   5b7fc:	mov	r0, r9
   5b800:	bl	2af28 <fputs@plt+0x19d90>
   5b804:	mov	r0, r9
   5b808:	bl	2ae08 <fputs@plt+0x19c70>
   5b80c:	str	r0, [r4, #16]
   5b810:	ldr	r2, [r6, #76]	; 0x4c
   5b814:	add	r2, r2, #1
   5b818:	str	r2, [r6, #76]	; 0x4c
   5b81c:	str	r2, [r4, #12]
   5b820:	ldr	r3, [r4, #16]
   5b824:	mov	r1, #14
   5b828:	mov	r0, r9
   5b82c:	bl	2b55c <fputs@plt+0x1a3c4>
   5b830:	ldr	r2, [r4, #8]
   5b834:	mov	r1, #120	; 0x78
   5b838:	mov	r0, r9
   5b83c:	bl	2b4f0 <fputs@plt+0x1a358>
   5b840:	ldr	r3, [sp, #16]
   5b844:	cmp	r3, #0
   5b848:	bne	5b900 <fputs@plt+0x4a768>
   5b84c:	ldr	r1, [sp, #28]
   5b850:	ldr	r8, [sp, #12]
   5b854:	mov	r0, r8
   5b858:	bl	171a8 <fputs@plt+0x6010>
   5b85c:	ldr	r3, [r4, #4]
   5b860:	ldr	r2, [sp, #20]
   5b864:	mov	r1, r5
   5b868:	mov	r0, r6
   5b86c:	bl	2b7f0 <fputs@plt+0x1a658>
   5b870:	mov	r1, r7
   5b874:	mov	r0, r8
   5b878:	bl	171a8 <fputs@plt+0x6010>
   5b87c:	ldrb	r1, [r4, #28]
   5b880:	and	r1, r1, #1
   5b884:	mov	r3, fp
   5b888:	ldr	r2, [r4, #8]
   5b88c:	cmp	r1, #0
   5b890:	movne	r1, #109	; 0x6d
   5b894:	moveq	r1, #110	; 0x6e
   5b898:	ldr	r0, [sp, #12]
   5b89c:	bl	2b55c <fputs@plt+0x1a3c4>
   5b8a0:	ldr	r3, [sp, #16]
   5b8a4:	cmp	r3, #0
   5b8a8:	beq	5b748 <fputs@plt+0x4a5b0>
   5b8ac:	mov	r3, #1
   5b8b0:	str	r3, [sp]
   5b8b4:	mov	r3, #0
   5b8b8:	ldr	r2, [sp, #16]
   5b8bc:	mov	r1, #140	; 0x8c
   5b8c0:	ldr	r5, [sp, #12]
   5b8c4:	mov	r0, r5
   5b8c8:	bl	2af28 <fputs@plt+0x19d90>
   5b8cc:	mov	r6, r0
   5b8d0:	ldr	r2, [r4, #8]
   5b8d4:	mov	r1, #105	; 0x69
   5b8d8:	mov	r0, r5
   5b8dc:	bl	2b4f0 <fputs@plt+0x1a358>
   5b8e0:	ldr	r2, [r4, #8]
   5b8e4:	mov	r1, #95	; 0x5f
   5b8e8:	mov	r0, r5
   5b8ec:	bl	2b4f0 <fputs@plt+0x1a358>
   5b8f0:	mov	r1, r6
   5b8f4:	mov	r0, r5
   5b8f8:	bl	171a8 <fputs@plt+0x6010>
   5b8fc:	b	5b748 <fputs@plt+0x4a5b0>
   5b900:	ldr	r3, [r4, #24]
   5b904:	ldr	r2, [sp, #16]
   5b908:	mov	r1, #46	; 0x2e
   5b90c:	ldr	r0, [sp, #12]
   5b910:	bl	2b55c <fputs@plt+0x1a3c4>
   5b914:	b	5b84c <fputs@plt+0x4a6b4>
   5b918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b91c:	sub	sp, sp, #60	; 0x3c
   5b920:	mov	r8, r0
   5b924:	str	r1, [sp, #40]	; 0x28
   5b928:	str	r2, [sp, #32]
   5b92c:	str	r3, [sp, #20]
   5b930:	ldr	fp, [sp, #96]	; 0x60
   5b934:	ldr	r7, [sp, #100]	; 0x64
   5b938:	ldr	sl, [sp, #104]	; 0x68
   5b93c:	ldr	r3, [r0, #8]
   5b940:	str	r3, [sp, #16]
   5b944:	ldrb	r3, [sl]
   5b948:	str	r3, [sp, #28]
   5b94c:	ldr	r3, [sl, #4]
   5b950:	str	r3, [sp, #44]	; 0x2c
   5b954:	cmp	r7, #0
   5b958:	beq	5c224 <fputs@plt+0x4b08c>
   5b95c:	ldrb	r9, [r7, #1]
   5b960:	cmp	fp, #0
   5b964:	beq	5bbcc <fputs@plt+0x4aa34>
   5b968:	ldr	r3, [fp]
   5b96c:	cmp	r3, #0
   5b970:	beq	5bbcc <fputs@plt+0x4aa34>
   5b974:	clz	r3, fp
   5b978:	lsr	r3, r3, #5
   5b97c:	str	r3, [sp, #36]	; 0x24
   5b980:	ldr	r3, [sp, #32]
   5b984:	ldr	r5, [r3]
   5b988:	ldr	r3, [sl, #8]
   5b98c:	str	r3, [sp, #24]
   5b990:	cmp	r3, #0
   5b994:	bne	5bc10 <fputs@plt+0x4aa78>
   5b998:	cmp	fp, #0
   5b99c:	beq	5b9d4 <fputs@plt+0x4a83c>
   5b9a0:	ldr	r3, [fp]
   5b9a4:	ldr	r3, [r3]
   5b9a8:	mov	r2, r3
   5b9ac:	str	r3, [sp, #24]
   5b9b0:	ldrb	r3, [fp, #28]
   5b9b4:	tst	r3, #1
   5b9b8:	moveq	r3, r2
   5b9bc:	addeq	r3, r3, #1
   5b9c0:	streq	r3, [sp, #24]
   5b9c4:	ldr	r3, [r8, #76]	; 0x4c
   5b9c8:	ldr	r2, [sp, #24]
   5b9cc:	add	r3, r3, r2
   5b9d0:	str	r3, [r8, #76]	; 0x4c
   5b9d4:	ldr	r3, [r8, #76]	; 0x4c
   5b9d8:	add	r3, r3, #1
   5b9dc:	str	r3, [sl, #8]
   5b9e0:	ldr	r3, [r8, #76]	; 0x4c
   5b9e4:	add	r3, r3, r5
   5b9e8:	str	r3, [r8, #76]	; 0x4c
   5b9ec:	str	r5, [sl, #12]
   5b9f0:	ldr	r6, [sl, #8]
   5b9f4:	ldr	r3, [sp, #20]
   5b9f8:	cmp	r3, #0
   5b9fc:	blt	5bc44 <fputs@plt+0x4aaac>
   5ba00:	cmp	r5, #0
   5ba04:	ble	5ba34 <fputs@plt+0x4a89c>
   5ba08:	mov	r4, #0
   5ba0c:	add	r3, r6, r4
   5ba10:	str	r3, [sp]
   5ba14:	mov	r3, r4
   5ba18:	ldr	r2, [sp, #20]
   5ba1c:	mov	r1, #47	; 0x2f
   5ba20:	ldr	r0, [sp, #16]
   5ba24:	bl	2af28 <fputs@plt+0x19d90>
   5ba28:	add	r4, r4, #1
   5ba2c:	cmp	r5, r4
   5ba30:	bne	5ba0c <fputs@plt+0x4a874>
   5ba34:	cmp	r9, #0
   5ba38:	beq	5bd0c <fputs@plt+0x4ab74>
   5ba3c:	ldrb	r3, [r7, #1]
   5ba40:	cmp	r3, #1
   5ba44:	beq	5bc80 <fputs@plt+0x4aae8>
   5ba48:	cmp	r3, #2
   5ba4c:	bne	5bc90 <fputs@plt+0x4aaf8>
   5ba50:	ldr	r3, [r8, #76]	; 0x4c
   5ba54:	add	r2, r3, #1
   5ba58:	mov	r9, r2
   5ba5c:	str	r2, [sp, #48]	; 0x30
   5ba60:	add	r3, r5, r3
   5ba64:	str	r3, [r8, #76]	; 0x4c
   5ba68:	ldr	r1, [r7, #8]
   5ba6c:	ldr	r4, [sp, #16]
   5ba70:	mov	r0, r4
   5ba74:	bl	23490 <fputs@plt+0x122f8>
   5ba78:	ldr	r1, [r7, #8]
   5ba7c:	mov	r0, r4
   5ba80:	bl	17178 <fputs@plt+0x5fe0>
   5ba84:	mov	r3, #25
   5ba88:	strb	r3, [r0]
   5ba8c:	mov	r3, #1
   5ba90:	str	r3, [r0, #4]
   5ba94:	mov	r2, r9
   5ba98:	str	r9, [r0, #8]
   5ba9c:	ldr	r3, [r4, #32]
   5baa0:	add	r3, r5, r3
   5baa4:	str	r3, [sp, #20]
   5baa8:	cmp	r5, #0
   5baac:	ble	5bb58 <fputs@plt+0x4a9c0>
   5bab0:	mov	r9, r6
   5bab4:	mov	r7, r2
   5bab8:	mov	r4, #0
   5babc:	sub	r3, r5, #1
   5bac0:	str	r6, [sp, #52]	; 0x34
   5bac4:	str	fp, [sp, #96]	; 0x60
   5bac8:	str	sl, [sp, #104]	; 0x68
   5bacc:	ldr	sl, [sp, #32]
   5bad0:	mov	fp, r3
   5bad4:	ldr	r3, [sl, #4]
   5bad8:	add	r2, r4, r4, lsl #2
   5badc:	ldr	r1, [r3, r2, lsl #2]
   5bae0:	mov	r0, r8
   5bae4:	bl	38acc <fputs@plt+0x27934>
   5bae8:	mov	r6, r0
   5baec:	cmp	fp, r4
   5baf0:	str	r7, [sp]
   5baf4:	ldrgt	r3, [sp, #20]
   5baf8:	movgt	r2, r9
   5bafc:	movgt	r1, #78	; 0x4e
   5bb00:	ldrle	r3, [sp, #108]	; 0x6c
   5bb04:	movle	r2, r9
   5bb08:	movle	r1, #79	; 0x4f
   5bb0c:	ldr	r0, [sp, #16]
   5bb10:	bl	2af28 <fputs@plt+0x19d90>
   5bb14:	mvn	r3, #3
   5bb18:	mov	r2, r6
   5bb1c:	mvn	r1, #0
   5bb20:	ldr	r6, [sp, #16]
   5bb24:	mov	r0, r6
   5bb28:	bl	23538 <fputs@plt+0x123a0>
   5bb2c:	mov	r1, #128	; 0x80
   5bb30:	mov	r0, r6
   5bb34:	bl	17154 <fputs@plt+0x5fbc>
   5bb38:	add	r4, r4, #1
   5bb3c:	add	r9, r9, #1
   5bb40:	add	r7, r7, #1
   5bb44:	cmp	r5, r4
   5bb48:	bne	5bad4 <fputs@plt+0x4a93c>
   5bb4c:	ldr	r6, [sp, #52]	; 0x34
   5bb50:	ldr	fp, [sp, #96]	; 0x60
   5bb54:	ldr	sl, [sp, #104]	; 0x68
   5bb58:	sub	r3, r5, #1
   5bb5c:	str	r3, [sp]
   5bb60:	ldr	r3, [sp, #48]	; 0x30
   5bb64:	mov	r2, r6
   5bb68:	mov	r1, #30
   5bb6c:	ldr	r0, [sp, #16]
   5bb70:	bl	2af28 <fputs@plt+0x19d90>
   5bb74:	ldr	r3, [sp, #36]	; 0x24
   5bb78:	cmp	r3, #0
   5bb7c:	bne	5bcac <fputs@plt+0x4ab14>
   5bb80:	ldr	r3, [sp, #28]
   5bb84:	sub	r3, r3, #1
   5bb88:	cmp	r3, #13
   5bb8c:	ldrls	pc, [pc, r3, lsl #2]
   5bb90:	b	5bdac <fputs@plt+0x4ac14>
   5bb94:	andeq	fp, r5, r8, asr sp
   5bb98:			; <UNDEFINED> instruction: 0x0005bdb4
   5bb9c:	andeq	ip, r5, r8, asr #4
   5bba0:	andeq	fp, r5, ip, lsr #27
   5bba4:	ldrdeq	fp, [r5], -r0
   5bba8:	ldrdeq	fp, [r5], -r0
   5bbac:	andeq	ip, r5, ip, ror r0
   5bbb0:	andeq	ip, r5, ip, ror r0
   5bbb4:	andeq	fp, r5, r4, ror #31
   5bbb8:			; <UNDEFINED> instruction: 0x0005bfb0
   5bbbc:	strdeq	fp, [r5], -r8
   5bbc0:	ldrdeq	fp, [r5], -r0
   5bbc4:	andeq	fp, r5, r4, ror #31
   5bbc8:	ldrdeq	fp, [r5], -r0
   5bbcc:	cmp	r9, #0
   5bbd0:	bne	5bbec <fputs@plt+0x4aa54>
   5bbd4:	ldr	r2, [sp, #108]	; 0x6c
   5bbd8:	ldr	r3, [sp, #40]	; 0x28
   5bbdc:	ldr	r1, [r3, #16]
   5bbe0:	ldr	r0, [sp, #16]
   5bbe4:	bl	2b7c0 <fputs@plt+0x1a628>
   5bbe8:	mov	r9, #0
   5bbec:	ldr	r3, [sp, #32]
   5bbf0:	ldr	r5, [r3]
   5bbf4:	ldr	r3, [sl, #8]
   5bbf8:	str	r3, [sp, #24]
   5bbfc:	cmp	r3, #0
   5bc00:	beq	5bc34 <fputs@plt+0x4aa9c>
   5bc04:	mov	r3, #1
   5bc08:	str	r3, [sp, #36]	; 0x24
   5bc0c:	mov	fp, #0
   5bc10:	ldr	r3, [r8, #76]	; 0x4c
   5bc14:	ldr	r2, [sp, #24]
   5bc18:	add	r2, r5, r2
   5bc1c:	cmp	r2, r3
   5bc20:	addgt	r3, r5, r3
   5bc24:	strgt	r3, [r8, #76]	; 0x4c
   5bc28:	mov	r3, #0
   5bc2c:	str	r3, [sp, #24]
   5bc30:	b	5b9ec <fputs@plt+0x4a854>
   5bc34:	mov	r3, #1
   5bc38:	str	r3, [sp, #36]	; 0x24
   5bc3c:	mov	fp, #0
   5bc40:	b	5b9d4 <fputs@plt+0x4a83c>
   5bc44:	ldr	r2, [sp, #28]
   5bc48:	cmp	r2, #3
   5bc4c:	beq	5c240 <fputs@plt+0x4b0a8>
   5bc50:	sub	r3, r2, #9
   5bc54:	cmp	r2, #13
   5bc58:	cmpne	r3, #1
   5bc5c:	movls	r3, #1
   5bc60:	movhi	r3, #0
   5bc64:	str	r3, [sp]
   5bc68:	mov	r3, #0
   5bc6c:	mov	r2, r6
   5bc70:	ldr	r1, [sp, #32]
   5bc74:	mov	r0, r8
   5bc78:	bl	5b1e0 <fputs@plt+0x4a048>
   5bc7c:	b	5ba34 <fputs@plt+0x4a89c>
   5bc80:	ldr	r1, [r7, #8]
   5bc84:	ldr	r0, [sp, #16]
   5bc88:	bl	23490 <fputs@plt+0x122f8>
   5bc8c:	b	5bb74 <fputs@plt+0x4a9dc>
   5bc90:	ldr	r1, [r7, #4]
   5bc94:	str	r6, [sp]
   5bc98:	mov	r3, r5
   5bc9c:	ldr	r2, [sp, #108]	; 0x6c
   5bca0:	mov	r0, r8
   5bca4:	bl	2bb44 <fputs@plt+0x1a9ac>
   5bca8:	b	5bb74 <fputs@plt+0x4a9dc>
   5bcac:	ldr	r2, [sp, #108]	; 0x6c
   5bcb0:	ldr	r3, [sp, #40]	; 0x28
   5bcb4:	ldr	r1, [r3, #16]
   5bcb8:	ldr	r0, [sp, #16]
   5bcbc:	bl	2b7c0 <fputs@plt+0x1a628>
   5bcc0:	ldr	r3, [sp, #28]
   5bcc4:	sub	r3, r3, #1
   5bcc8:	cmp	r3, #13
   5bccc:	ldrls	pc, [pc, r3, lsl #2]
   5bcd0:	b	5c044 <fputs@plt+0x4aeac>
   5bcd4:	andeq	fp, r5, r8, asr sp
   5bcd8:			; <UNDEFINED> instruction: 0x0005bdb4
   5bcdc:	andeq	ip, r5, r8, asr #4
   5bce0:	andeq	ip, r5, r4, asr #32
   5bce4:	ldrdeq	fp, [r5], -r0
   5bce8:	ldrdeq	fp, [r5], -r0
   5bcec:	andeq	ip, r5, ip, ror r0
   5bcf0:	andeq	ip, r5, ip, ror r0
   5bcf4:	andeq	fp, r5, r4, ror #31
   5bcf8:			; <UNDEFINED> instruction: 0x0005bfb0
   5bcfc:	strdeq	fp, [r5], -r8
   5bd00:	ldrdeq	fp, [r5], -r0
   5bd04:	andeq	fp, r5, r4, ror #31
   5bd08:	ldrdeq	fp, [r5], -r0
   5bd0c:	ldr	r3, [sp, #28]
   5bd10:	sub	r3, r3, #1
   5bd14:	cmp	r3, #13
   5bd18:	ldrls	pc, [pc, r3, lsl #2]
   5bd1c:	b	5bda0 <fputs@plt+0x4ac08>
   5bd20:	andeq	fp, r5, r8, asr sp
   5bd24:			; <UNDEFINED> instruction: 0x0005bdb4
   5bd28:	andeq	ip, r5, r8, asr #4
   5bd2c:	andeq	fp, r5, r0, lsr #27
   5bd30:	ldrdeq	fp, [r5], -r0
   5bd34:	ldrdeq	fp, [r5], -r0
   5bd38:	andeq	ip, r5, ip, ror r0
   5bd3c:	andeq	ip, r5, ip, ror r0
   5bd40:	andeq	fp, r5, r4, ror #31
   5bd44:			; <UNDEFINED> instruction: 0x0005bfb0
   5bd48:	strdeq	fp, [r5], -r8
   5bd4c:	ldrdeq	fp, [r5], -r0
   5bd50:	andeq	fp, r5, r4, ror #31
   5bd54:	ldrdeq	fp, [r5], -r0
   5bd58:	mov	r0, r8
   5bd5c:	bl	183fc <fputs@plt+0x7264>
   5bd60:	mov	r4, r0
   5bd64:	str	r0, [sp]
   5bd68:	mov	r3, r5
   5bd6c:	mov	r2, r6
   5bd70:	mov	r1, #49	; 0x31
   5bd74:	ldr	r5, [sp, #16]
   5bd78:	mov	r0, r5
   5bd7c:	bl	2af28 <fputs@plt+0x19d90>
   5bd80:	mov	r3, r4
   5bd84:	ldr	r2, [sp, #44]	; 0x2c
   5bd88:	mov	r1, #110	; 0x6e
   5bd8c:	mov	r0, r5
   5bd90:	bl	2b55c <fputs@plt+0x1a3c4>
   5bd94:	mov	r1, r4
   5bd98:	mov	r0, r8
   5bd9c:	bl	1842c <fputs@plt+0x7294>
   5bda0:	ldr	r3, [sp, #36]	; 0x24
   5bda4:	cmp	r3, #0
   5bda8:	bne	5c044 <fputs@plt+0x4aeac>
   5bdac:	add	sp, sp, #60	; 0x3c
   5bdb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5bdb4:	str	r5, [sp]
   5bdb8:	mov	r3, r6
   5bdbc:	ldr	r2, [sp, #44]	; 0x2c
   5bdc0:	mov	r1, #111	; 0x6f
   5bdc4:	ldr	r0, [sp, #16]
   5bdc8:	bl	2af28 <fputs@plt+0x19d90>
   5bdcc:	b	5bda0 <fputs@plt+0x4ac08>
   5bdd0:	ldr	r4, [sp, #24]
   5bdd4:	add	r9, r4, #1
   5bdd8:	mov	r1, r9
   5bddc:	mov	r0, r8
   5bde0:	bl	18494 <fputs@plt+0x72fc>
   5bde4:	mov	r7, r0
   5bde8:	add	r4, r4, r0
   5bdec:	str	r4, [sp]
   5bdf0:	mov	r3, r5
   5bdf4:	mov	r2, r6
   5bdf8:	mov	r1, #49	; 0x31
   5bdfc:	ldr	r0, [sp, #16]
   5be00:	bl	2af28 <fputs@plt+0x19d90>
   5be04:	ldr	r3, [sp, #28]
   5be08:	cmp	r3, #6
   5be0c:	beq	5be54 <fputs@plt+0x4acbc>
   5be10:	cmp	fp, #0
   5be14:	beq	5be9c <fputs@plt+0x4ad04>
   5be18:	ldr	r3, [sp, #24]
   5be1c:	str	r3, [sp, #8]
   5be20:	mov	r3, #1
   5be24:	str	r3, [sp, #4]
   5be28:	str	r6, [sp]
   5be2c:	mov	r3, r4
   5be30:	ldr	r2, [sp, #40]	; 0x28
   5be34:	mov	r1, fp
   5be38:	mov	r0, r8
   5be3c:	bl	5b5e4 <fputs@plt+0x4a44c>
   5be40:	mov	r2, r9
   5be44:	mov	r1, r7
   5be48:	mov	r0, r8
   5be4c:	bl	184c8 <fputs@plt+0x7330>
   5be50:	b	5bda0 <fputs@plt+0x4ac08>
   5be54:	ldr	r3, [sp, #44]	; 0x2c
   5be58:	add	r5, r3, #1
   5be5c:	ldr	sl, [sp, #16]
   5be60:	ldr	r3, [sl, #32]
   5be64:	mov	r2, #0
   5be68:	str	r2, [sp, #4]
   5be6c:	str	r7, [sp]
   5be70:	add	r3, r3, #4
   5be74:	mov	r2, r5
   5be78:	mov	r1, #69	; 0x45
   5be7c:	mov	r0, sl
   5be80:	bl	2b01c <fputs@plt+0x19e84>
   5be84:	mov	r3, r7
   5be88:	mov	r2, r5
   5be8c:	mov	r1, #110	; 0x6e
   5be90:	mov	r0, sl
   5be94:	bl	2b55c <fputs@plt+0x1a3c4>
   5be98:	b	5be10 <fputs@plt+0x4ac78>
   5be9c:	mov	r0, r8
   5bea0:	bl	183fc <fputs@plt+0x7264>
   5bea4:	mov	r4, r0
   5bea8:	mov	r3, r0
   5beac:	ldr	r6, [sp, #44]	; 0x2c
   5beb0:	mov	r2, r6
   5beb4:	mov	r1, #74	; 0x4a
   5beb8:	ldr	r5, [sp, #16]
   5bebc:	mov	r0, r5
   5bec0:	bl	2b55c <fputs@plt+0x1a3c4>
   5bec4:	str	r4, [sp]
   5bec8:	mov	r3, r7
   5becc:	mov	r2, r6
   5bed0:	mov	r1, #75	; 0x4b
   5bed4:	mov	r0, r5
   5bed8:	bl	2af28 <fputs@plt+0x19d90>
   5bedc:	mov	r1, #8
   5bee0:	mov	r0, r5
   5bee4:	bl	17154 <fputs@plt+0x5fbc>
   5bee8:	mov	r1, r4
   5beec:	mov	r0, r8
   5bef0:	bl	1842c <fputs@plt+0x7294>
   5bef4:	b	5be40 <fputs@plt+0x4aca8>
   5bef8:	ldr	r3, [sp, #32]
   5befc:	ldr	r3, [r3, #4]
   5bf00:	ldrb	r1, [sl, #1]
   5bf04:	ldr	r0, [r3]
   5bf08:	bl	189bc <fputs@plt+0x7824>
   5bf0c:	strb	r0, [sl, #1]
   5bf10:	cmp	fp, #0
   5bf14:	beq	5bf44 <fputs@plt+0x4adac>
   5bf18:	ldr	r3, [sp, #24]
   5bf1c:	str	r3, [sp, #8]
   5bf20:	mov	r3, #1
   5bf24:	str	r3, [sp, #4]
   5bf28:	str	r6, [sp]
   5bf2c:	mov	r3, r6
   5bf30:	ldr	r2, [sp, #40]	; 0x28
   5bf34:	mov	r1, fp
   5bf38:	mov	r0, r8
   5bf3c:	bl	5b5e4 <fputs@plt+0x4a44c>
   5bf40:	b	5bda0 <fputs@plt+0x4ac08>
   5bf44:	mov	r0, r8
   5bf48:	bl	183fc <fputs@plt+0x7264>
   5bf4c:	mov	r4, r0
   5bf50:	mov	r5, #1
   5bf54:	str	r5, [sp, #8]
   5bf58:	add	r3, sl, r5
   5bf5c:	str	r3, [sp, #4]
   5bf60:	str	r0, [sp]
   5bf64:	mov	r3, r5
   5bf68:	mov	r2, r6
   5bf6c:	mov	r1, #49	; 0x31
   5bf70:	ldr	r7, [sp, #16]
   5bf74:	mov	r0, r7
   5bf78:	bl	2b058 <fputs@plt+0x19ec0>
   5bf7c:	mov	r2, r5
   5bf80:	mov	r1, r6
   5bf84:	mov	r0, r8
   5bf88:	bl	18254 <fputs@plt+0x70bc>
   5bf8c:	mov	r3, r4
   5bf90:	ldr	r2, [sp, #44]	; 0x2c
   5bf94:	mov	r1, #110	; 0x6e
   5bf98:	mov	r0, r7
   5bf9c:	bl	2b55c <fputs@plt+0x1a3c4>
   5bfa0:	mov	r1, r4
   5bfa4:	mov	r0, r8
   5bfa8:	bl	1842c <fputs@plt+0x7294>
   5bfac:	b	5c044 <fputs@plt+0x4aeac>
   5bfb0:	cmp	fp, #0
   5bfb4:	beq	5c044 <fputs@plt+0x4aeac>
   5bfb8:	ldr	r3, [sp, #24]
   5bfbc:	str	r3, [sp, #8]
   5bfc0:	mov	r3, #1
   5bfc4:	str	r3, [sp, #4]
   5bfc8:	str	r6, [sp]
   5bfcc:	mov	r3, r6
   5bfd0:	ldr	r2, [sp, #40]	; 0x28
   5bfd4:	mov	r1, fp
   5bfd8:	mov	r0, r8
   5bfdc:	bl	5b5e4 <fputs@plt+0x4a44c>
   5bfe0:	b	5bda0 <fputs@plt+0x4ac08>
   5bfe4:	cmp	fp, #0
   5bfe8:	beq	5c014 <fputs@plt+0x4ae7c>
   5bfec:	ldr	r3, [sp, #24]
   5bff0:	str	r3, [sp, #8]
   5bff4:	str	r5, [sp, #4]
   5bff8:	str	r6, [sp]
   5bffc:	mov	r3, r6
   5c000:	ldr	r2, [sp, #40]	; 0x28
   5c004:	mov	r1, fp
   5c008:	mov	r0, r8
   5c00c:	bl	5b5e4 <fputs@plt+0x4a44c>
   5c010:	b	5bda0 <fputs@plt+0x4ac08>
   5c014:	ldr	r3, [sp, #28]
   5c018:	cmp	r3, #13
   5c01c:	beq	5c068 <fputs@plt+0x4aed0>
   5c020:	mov	r3, r5
   5c024:	mov	r2, r6
   5c028:	mov	r1, #33	; 0x21
   5c02c:	ldr	r0, [sp, #16]
   5c030:	bl	2b55c <fputs@plt+0x1a3c4>
   5c034:	mov	r2, r5
   5c038:	mov	r1, r6
   5c03c:	mov	r0, r8
   5c040:	bl	18254 <fputs@plt+0x70bc>
   5c044:	ldr	r3, [sp, #40]	; 0x28
   5c048:	ldr	r2, [r3, #12]
   5c04c:	cmp	r2, #0
   5c050:	beq	5bdac <fputs@plt+0x4ac14>
   5c054:	ldr	r3, [sp, #112]	; 0x70
   5c058:	mov	r1, #141	; 0x8d
   5c05c:	ldr	r0, [sp, #16]
   5c060:	bl	2b55c <fputs@plt+0x1a3c4>
   5c064:	b	5bdac <fputs@plt+0x4ac14>
   5c068:	ldr	r2, [sl, #4]
   5c06c:	mov	r1, #18
   5c070:	ldr	r0, [sp, #16]
   5c074:	bl	2b4f0 <fputs@plt+0x1a358>
   5c078:	b	5c044 <fputs@plt+0x4aeac>
   5c07c:	ldr	r7, [sl, #16]
   5c080:	ldr	r4, [r7]
   5c084:	mov	r0, r8
   5c088:	bl	183fc <fputs@plt+0x7264>
   5c08c:	str	r0, [sp, #20]
   5c090:	add	r3, r4, #2
   5c094:	str	r3, [sp, #24]
   5c098:	mov	r1, r3
   5c09c:	mov	r0, r8
   5c0a0:	bl	18494 <fputs@plt+0x72fc>
   5c0a4:	mov	sl, r0
   5c0a8:	add	r3, r4, r0
   5c0ac:	str	r3, [sp, #32]
   5c0b0:	add	r9, r3, #1
   5c0b4:	ldr	r3, [sp, #28]
   5c0b8:	cmp	r3, #8
   5c0bc:	beq	5c1a4 <fputs@plt+0x4b00c>
   5c0c0:	str	r9, [sp]
   5c0c4:	mov	r3, r5
   5c0c8:	mov	r2, r6
   5c0cc:	mov	r1, #49	; 0x31
   5c0d0:	ldr	r0, [sp, #16]
   5c0d4:	bl	2af28 <fputs@plt+0x19d90>
   5c0d8:	cmp	r4, #0
   5c0dc:	movgt	r3, #0
   5c0e0:	strgt	r3, [sp, #28]
   5c0e4:	ble	5c260 <fputs@plt+0x4b0c8>
   5c0e8:	mov	r5, sl
   5c0ec:	add	r4, r4, sl
   5c0f0:	mov	r9, #0
   5c0f4:	mov	fp, #31
   5c0f8:	ldr	r3, [r7, #4]
   5c0fc:	add	r3, r3, r9
   5c100:	ldrh	r2, [r3, #16]
   5c104:	add	r2, r2, r6
   5c108:	mov	r3, r5
   5c10c:	sub	r2, r2, #1
   5c110:	mov	r1, fp
   5c114:	ldr	r0, [sp, #16]
   5c118:	bl	2b55c <fputs@plt+0x1a3c4>
   5c11c:	add	r9, r9, #20
   5c120:	add	r5, r5, #1
   5c124:	cmp	r4, r5
   5c128:	bne	5c0f8 <fputs@plt+0x4af60>
   5c12c:	ldr	r3, [sp, #32]
   5c130:	ldr	r6, [sp, #44]	; 0x2c
   5c134:	mov	r2, r6
   5c138:	mov	r1, #73	; 0x49
   5c13c:	ldr	r4, [sp, #16]
   5c140:	mov	r0, r4
   5c144:	bl	2b55c <fputs@plt+0x1a3c4>
   5c148:	ldr	r5, [sp, #20]
   5c14c:	str	r5, [sp]
   5c150:	ldr	r3, [sp, #24]
   5c154:	mov	r2, sl
   5c158:	mov	r1, #49	; 0x31
   5c15c:	mov	r0, r4
   5c160:	bl	2af28 <fputs@plt+0x19d90>
   5c164:	mov	r3, r5
   5c168:	mov	r2, r6
   5c16c:	mov	r1, #110	; 0x6e
   5c170:	mov	r0, r4
   5c174:	bl	2b55c <fputs@plt+0x1a3c4>
   5c178:	ldr	r3, [sp, #28]
   5c17c:	cmp	r3, #0
   5c180:	bne	5c214 <fputs@plt+0x4b07c>
   5c184:	ldr	r1, [sp, #20]
   5c188:	mov	r0, r8
   5c18c:	bl	1842c <fputs@plt+0x7294>
   5c190:	ldr	r2, [sp, #24]
   5c194:	mov	r1, sl
   5c198:	mov	r0, r8
   5c19c:	bl	184c8 <fputs@plt+0x7330>
   5c1a0:	b	5bda0 <fputs@plt+0x4ac08>
   5c1a4:	ldr	r3, [sp, #44]	; 0x2c
   5c1a8:	add	r2, r3, #1
   5c1ac:	str	r5, [sp, #4]
   5c1b0:	str	r6, [sp]
   5c1b4:	mov	r3, #0
   5c1b8:	mov	fp, r2
   5c1bc:	mov	r1, #69	; 0x45
   5c1c0:	ldr	r0, [sp, #16]
   5c1c4:	bl	2b01c <fputs@plt+0x19e84>
   5c1c8:	str	r0, [sp, #28]
   5c1cc:	str	r9, [sp]
   5c1d0:	mov	r3, r5
   5c1d4:	mov	r2, r6
   5c1d8:	mov	r1, #49	; 0x31
   5c1dc:	ldr	r5, [sp, #16]
   5c1e0:	mov	r0, r5
   5c1e4:	bl	2af28 <fputs@plt+0x19d90>
   5c1e8:	mov	r3, r9
   5c1ec:	mov	r2, fp
   5c1f0:	mov	r1, #110	; 0x6e
   5c1f4:	mov	r0, r5
   5c1f8:	bl	2b55c <fputs@plt+0x1a3c4>
   5c1fc:	mov	r1, #16
   5c200:	mov	r0, r5
   5c204:	bl	17154 <fputs@plt+0x5fbc>
   5c208:	cmp	r4, #0
   5c20c:	bgt	5c0e8 <fputs@plt+0x4af50>
   5c210:	b	5c12c <fputs@plt+0x4af94>
   5c214:	mov	r1, r3
   5c218:	ldr	r0, [sp, #16]
   5c21c:	bl	171a8 <fputs@plt+0x6010>
   5c220:	b	5c184 <fputs@plt+0x4afec>
   5c224:	cmp	fp, #0
   5c228:	beq	5bbd4 <fputs@plt+0x4aa3c>
   5c22c:	ldr	r3, [fp]
   5c230:	cmp	r3, #0
   5c234:	movne	r9, #0
   5c238:	bne	5b974 <fputs@plt+0x4a7dc>
   5c23c:	b	5bbd4 <fputs@plt+0x4aa3c>
   5c240:	cmp	r9, #0
   5c244:	bne	5ba3c <fputs@plt+0x4a8a4>
   5c248:	ldr	r3, [sp, #44]	; 0x2c
   5c24c:	mov	r2, #1
   5c250:	mov	r1, #22
   5c254:	ldr	r0, [sp, #16]
   5c258:	bl	2b55c <fputs@plt+0x1a3c4>
   5c25c:	b	5bda0 <fputs@plt+0x4ac08>
   5c260:	ldr	r3, [sp, #32]
   5c264:	ldr	r6, [sp, #44]	; 0x2c
   5c268:	mov	r2, r6
   5c26c:	mov	r1, #73	; 0x49
   5c270:	ldr	r4, [sp, #16]
   5c274:	mov	r0, r4
   5c278:	bl	2b55c <fputs@plt+0x1a3c4>
   5c27c:	ldr	r5, [sp, #20]
   5c280:	str	r5, [sp]
   5c284:	ldr	r3, [sp, #24]
   5c288:	mov	r2, sl
   5c28c:	mov	r1, #49	; 0x31
   5c290:	mov	r0, r4
   5c294:	bl	2af28 <fputs@plt+0x19d90>
   5c298:	mov	r3, r5
   5c29c:	mov	r2, r6
   5c2a0:	mov	r1, #110	; 0x6e
   5c2a4:	mov	r0, r4
   5c2a8:	bl	2b55c <fputs@plt+0x1a3c4>
   5c2ac:	b	5c184 <fputs@plt+0x4afec>
   5c2b0:	push	{r4, r5, r6, r7, r8, lr}
   5c2b4:	mov	r6, r0
   5c2b8:	mov	r8, r2
   5c2bc:	mov	r0, r1
   5c2c0:	bl	17ae0 <fputs@plt+0x6948>
   5c2c4:	mov	r7, r0
   5c2c8:	ldrb	r3, [r6, #23]
   5c2cc:	cmp	r3, #0
   5c2d0:	beq	5c37c <fputs@plt+0x4b1e4>
   5c2d4:	ldrb	r3, [r0]
   5c2d8:	cmp	r3, #157	; 0x9d
   5c2dc:	beq	5c37c <fputs@plt+0x4b1e4>
   5c2e0:	mov	r2, #0
   5c2e4:	mov	r1, #2
   5c2e8:	bl	1be24 <fputs@plt+0xac8c>
   5c2ec:	cmp	r0, #0
   5c2f0:	beq	5c37c <fputs@plt+0x4b1e4>
   5c2f4:	ldr	r3, [r6, #324]	; 0x144
   5c2f8:	mov	r2, #0
   5c2fc:	str	r2, [r8]
   5c300:	cmp	r3, r2
   5c304:	beq	5c358 <fputs@plt+0x4b1c0>
   5c308:	ldr	r4, [r3, #4]
   5c30c:	ldr	r5, [r3]
   5c310:	cmp	r5, r2
   5c314:	ble	5c358 <fputs@plt+0x4b1c0>
   5c318:	mvn	r8, #0
   5c31c:	b	5c32c <fputs@plt+0x4b194>
   5c320:	add	r4, r4, #20
   5c324:	subs	r5, r5, #1
   5c328:	beq	5c358 <fputs@plt+0x4b1c0>
   5c32c:	ldrb	r3, [r4, #13]
   5c330:	tst	r3, #4
   5c334:	beq	5c320 <fputs@plt+0x4b188>
   5c338:	mov	r2, r8
   5c33c:	mov	r1, r7
   5c340:	ldr	r0, [r4]
   5c344:	bl	1d83c <fputs@plt+0xc6a4>
   5c348:	cmp	r0, #0
   5c34c:	bne	5c320 <fputs@plt+0x4b188>
   5c350:	ldr	r4, [r4, #16]
   5c354:	b	5c3bc <fputs@plt+0x4b224>
   5c358:	ldr	r4, [r6, #76]	; 0x4c
   5c35c:	add	r4, r4, #1
   5c360:	str	r4, [r6, #76]	; 0x4c
   5c364:	mov	r3, #1
   5c368:	mov	r2, r4
   5c36c:	mov	r1, r7
   5c370:	mov	r0, r6
   5c374:	bl	2cf18 <fputs@plt+0x1bd80>
   5c378:	b	5c3bc <fputs@plt+0x4b224>
   5c37c:	mov	r0, r6
   5c380:	bl	183fc <fputs@plt+0x7264>
   5c384:	mov	r5, r0
   5c388:	mov	r2, r0
   5c38c:	mov	r1, r7
   5c390:	mov	r0, r6
   5c394:	bl	59f0c <fputs@plt+0x48d74>
   5c398:	mov	r4, r0
   5c39c:	cmp	r5, r0
   5c3a0:	streq	r5, [r8]
   5c3a4:	beq	5c3bc <fputs@plt+0x4b224>
   5c3a8:	mov	r1, r5
   5c3ac:	mov	r0, r6
   5c3b0:	bl	1842c <fputs@plt+0x7294>
   5c3b4:	mov	r3, #0
   5c3b8:	str	r3, [r8]
   5c3bc:	mov	r0, r4
   5c3c0:	pop	{r4, r5, r6, r7, r8, pc}
   5c3c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c3c8:	sub	sp, sp, #52	; 0x34
   5c3cc:	mov	r5, r0
   5c3d0:	mov	r4, r1
   5c3d4:	mov	r8, r2
   5c3d8:	mov	sl, r3
   5c3dc:	mov	r3, #0
   5c3e0:	str	r3, [sp, #44]	; 0x2c
   5c3e4:	ldr	r3, [r0, #8]
   5c3e8:	str	r3, [sp, #20]
   5c3ec:	cmp	r2, sl
   5c3f0:	moveq	r3, #0
   5c3f4:	addne	r3, sp, #44	; 0x2c
   5c3f8:	mov	r2, #3
   5c3fc:	bl	52bb0 <fputs@plt+0x41a18>
   5c400:	mov	r7, r0
   5c404:	mov	r0, r4
   5c408:	bl	18a10 <fputs@plt+0x7878>
   5c40c:	strb	r0, [sp, #43]	; 0x2b
   5c410:	ldr	r3, [r5, #108]	; 0x6c
   5c414:	add	r3, r3, #1
   5c418:	str	r3, [r5, #108]	; 0x6c
   5c41c:	mov	r0, r5
   5c420:	bl	183fc <fputs@plt+0x7264>
   5c424:	mov	r2, r0
   5c428:	str	r0, [sp, #16]
   5c42c:	ldr	r1, [r4, #12]
   5c430:	mov	r0, r5
   5c434:	bl	5ae58 <fputs@plt+0x49cc0>
   5c438:	cmp	r7, #5
   5c43c:	beq	5c54c <fputs@plt+0x4b3b4>
   5c440:	ldr	r0, [r4, #12]
   5c444:	bl	17f40 <fputs@plt+0x6da8>
   5c448:	cmp	r0, #0
   5c44c:	beq	5c49c <fputs@plt+0x4b304>
   5c450:	cmp	r8, sl
   5c454:	beq	5c6fc <fputs@plt+0x4b564>
   5c458:	ldr	r2, [sp, #16]
   5c45c:	mov	r1, #77	; 0x4d
   5c460:	ldr	r6, [sp, #20]
   5c464:	mov	r0, r6
   5c468:	bl	2b4f0 <fputs@plt+0x1a358>
   5c46c:	mov	r9, r0
   5c470:	mov	r3, r8
   5c474:	ldr	r2, [r4, #28]
   5c478:	mov	r1, #108	; 0x6c
   5c47c:	mov	r0, r6
   5c480:	bl	2b55c <fputs@plt+0x1a3c4>
   5c484:	mov	r1, sl
   5c488:	mov	r0, r6
   5c48c:	bl	2b758 <fputs@plt+0x1a5c0>
   5c490:	mov	r1, r9
   5c494:	mov	r0, r6
   5c498:	bl	171a8 <fputs@plt+0x6010>
   5c49c:	cmp	r7, #1
   5c4a0:	beq	5c714 <fputs@plt+0x4b57c>
   5c4a4:	mov	r3, #1
   5c4a8:	str	r3, [sp, #8]
   5c4ac:	add	r2, sp, #43	; 0x2b
   5c4b0:	str	r2, [sp, #4]
   5c4b4:	mov	r2, #0
   5c4b8:	str	r2, [sp]
   5c4bc:	ldr	r2, [sp, #16]
   5c4c0:	mov	r1, #48	; 0x30
   5c4c4:	ldr	r0, [sp, #20]
   5c4c8:	bl	2b058 <fputs@plt+0x19ec0>
   5c4cc:	ldr	r3, [sp, #44]	; 0x2c
   5c4d0:	cmp	r3, #0
   5c4d4:	beq	5c74c <fputs@plt+0x4b5b4>
   5c4d8:	ldr	r2, [r4, #28]
   5c4dc:	mov	r3, #1
   5c4e0:	str	r3, [sp, #4]
   5c4e4:	ldr	r3, [sp, #16]
   5c4e8:	str	r3, [sp]
   5c4ec:	mov	r3, #0
   5c4f0:	mov	r1, #69	; 0x45
   5c4f4:	ldr	r6, [sp, #20]
   5c4f8:	mov	r0, r6
   5c4fc:	bl	2b01c <fputs@plt+0x19e84>
   5c500:	mov	r4, r0
   5c504:	mov	r3, sl
   5c508:	ldr	r2, [sp, #44]	; 0x2c
   5c50c:	mov	r1, #76	; 0x4c
   5c510:	mov	r0, r6
   5c514:	bl	2b55c <fputs@plt+0x1a3c4>
   5c518:	mov	r1, r8
   5c51c:	mov	r0, r6
   5c520:	bl	2b758 <fputs@plt+0x1a5c0>
   5c524:	mov	r1, r4
   5c528:	mov	r0, r6
   5c52c:	bl	171a8 <fputs@plt+0x6010>
   5c530:	ldr	r1, [sp, #16]
   5c534:	mov	r0, r5
   5c538:	bl	1842c <fputs@plt+0x7294>
   5c53c:	mov	r0, r5
   5c540:	bl	182bc <fputs@plt+0x7124>
   5c544:	add	sp, sp, #52	; 0x34
   5c548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c54c:	ldr	r7, [r4, #20]
   5c550:	ldr	r1, [r4, #12]
   5c554:	mov	r0, r5
   5c558:	bl	38acc <fputs@plt+0x27934>
   5c55c:	mov	r9, r0
   5c560:	ldr	r4, [sp, #20]
   5c564:	mov	r0, r4
   5c568:	bl	2ae08 <fputs@plt+0x19c70>
   5c56c:	str	r0, [sp, #28]
   5c570:	cmp	r8, sl
   5c574:	beq	5c774 <fputs@plt+0x4b5dc>
   5c578:	mov	r0, r5
   5c57c:	bl	183fc <fputs@plt+0x7264>
   5c580:	mov	r6, r0
   5c584:	str	r0, [sp]
   5c588:	ldr	r2, [sp, #16]
   5c58c:	mov	r3, r2
   5c590:	mov	r1, #85	; 0x55
   5c594:	mov	r0, r4
   5c598:	bl	2af28 <fputs@plt+0x19d90>
   5c59c:	ldr	r3, [r7]
   5c5a0:	cmp	r3, #0
   5c5a4:	ble	5c6b0 <fputs@plt+0x4b518>
   5c5a8:	mov	r4, #0
   5c5ac:	mov	fp, r9
   5c5b0:	str	r5, [sp, #24]
   5c5b4:	b	5c61c <fputs@plt+0x4b484>
   5c5b8:	ldr	r3, [r7]
   5c5bc:	sub	r3, r3, #1
   5c5c0:	cmp	r3, r4
   5c5c4:	cmple	r8, sl
   5c5c8:	beq	5c670 <fputs@plt+0x4b4d8>
   5c5cc:	mvn	r3, #3
   5c5d0:	str	r3, [sp, #8]
   5c5d4:	str	fp, [sp, #4]
   5c5d8:	str	r9, [sp]
   5c5dc:	ldr	r3, [sp, #28]
   5c5e0:	ldr	r2, [sp, #16]
   5c5e4:	mov	r1, #79	; 0x4f
   5c5e8:	ldr	r5, [sp, #20]
   5c5ec:	mov	r0, r5
   5c5f0:	bl	2b058 <fputs@plt+0x19ec0>
   5c5f4:	ldrb	r1, [sp, #43]	; 0x2b
   5c5f8:	mov	r0, r5
   5c5fc:	bl	17154 <fputs@plt+0x5fbc>
   5c600:	ldr	r1, [sp, #36]	; 0x24
   5c604:	ldr	r0, [sp, #24]
   5c608:	bl	1842c <fputs@plt+0x7294>
   5c60c:	add	r4, r4, #1
   5c610:	ldr	r3, [r7]
   5c614:	cmp	r3, r4
   5c618:	ble	5c6ac <fputs@plt+0x4b514>
   5c61c:	add	r5, r4, r4, lsl #2
   5c620:	ldr	r3, [r7, #4]
   5c624:	add	r2, sp, #36	; 0x24
   5c628:	ldr	r1, [r3, r5, lsl #2]
   5c62c:	ldr	r0, [sp, #24]
   5c630:	bl	5c2b0 <fputs@plt+0x4b118>
   5c634:	mov	r9, r0
   5c638:	cmp	r6, #0
   5c63c:	beq	5c5b8 <fputs@plt+0x4b420>
   5c640:	ldr	r3, [r7, #4]
   5c644:	ldr	r0, [r3, r5, lsl #2]
   5c648:	bl	17f40 <fputs@plt+0x6da8>
   5c64c:	cmp	r0, #0
   5c650:	beq	5c5b8 <fputs@plt+0x4b420>
   5c654:	str	r6, [sp]
   5c658:	mov	r3, r9
   5c65c:	mov	r2, r6
   5c660:	mov	r1, #85	; 0x55
   5c664:	ldr	r0, [sp, #20]
   5c668:	bl	2af28 <fputs@plt+0x19d90>
   5c66c:	b	5c5b8 <fputs@plt+0x4b420>
   5c670:	mvn	r3, #3
   5c674:	str	r3, [sp, #8]
   5c678:	str	fp, [sp, #4]
   5c67c:	str	r9, [sp]
   5c680:	mov	r3, r8
   5c684:	ldr	r2, [sp, #16]
   5c688:	mov	r1, #78	; 0x4e
   5c68c:	ldr	r5, [sp, #20]
   5c690:	mov	r0, r5
   5c694:	bl	2b058 <fputs@plt+0x19ec0>
   5c698:	ldrb	r1, [sp, #43]	; 0x2b
   5c69c:	orr	r1, r1, #16
   5c6a0:	mov	r0, r5
   5c6a4:	bl	17154 <fputs@plt+0x5fbc>
   5c6a8:	b	5c600 <fputs@plt+0x4b468>
   5c6ac:	ldr	r5, [sp, #24]
   5c6b0:	cmp	r6, #0
   5c6b4:	bne	5c6d4 <fputs@plt+0x4b53c>
   5c6b8:	ldr	r1, [sp, #28]
   5c6bc:	ldr	r0, [sp, #20]
   5c6c0:	bl	1712c <fputs@plt+0x5f94>
   5c6c4:	mov	r1, r6
   5c6c8:	mov	r0, r5
   5c6cc:	bl	1842c <fputs@plt+0x7294>
   5c6d0:	b	5c530 <fputs@plt+0x4b398>
   5c6d4:	mov	r3, sl
   5c6d8:	mov	r2, r6
   5c6dc:	mov	r1, #76	; 0x4c
   5c6e0:	ldr	r4, [sp, #20]
   5c6e4:	mov	r0, r4
   5c6e8:	bl	2b55c <fputs@plt+0x1a3c4>
   5c6ec:	mov	r1, r8
   5c6f0:	mov	r0, r4
   5c6f4:	bl	2b758 <fputs@plt+0x1a5c0>
   5c6f8:	b	5c6b8 <fputs@plt+0x4b520>
   5c6fc:	mov	r3, sl
   5c700:	ldr	r2, [sp, #16]
   5c704:	mov	r1, #76	; 0x4c
   5c708:	ldr	r0, [sp, #20]
   5c70c:	bl	2b55c <fputs@plt+0x1a3c4>
   5c710:	b	5c49c <fputs@plt+0x4b304>
   5c714:	mov	r3, r8
   5c718:	ldr	r6, [sp, #16]
   5c71c:	mov	r2, r6
   5c720:	mov	r1, #38	; 0x26
   5c724:	ldr	r7, [sp, #20]
   5c728:	mov	r0, r7
   5c72c:	bl	2b55c <fputs@plt+0x1a3c4>
   5c730:	ldr	r2, [r4, #28]
   5c734:	str	r6, [sp]
   5c738:	mov	r3, r8
   5c73c:	mov	r1, #70	; 0x46
   5c740:	mov	r0, r7
   5c744:	bl	2af28 <fputs@plt+0x19d90>
   5c748:	b	5c530 <fputs@plt+0x4b398>
   5c74c:	ldr	r2, [r4, #28]
   5c750:	mov	r3, #1
   5c754:	str	r3, [sp, #4]
   5c758:	ldr	r3, [sp, #16]
   5c75c:	str	r3, [sp]
   5c760:	mov	r3, r8
   5c764:	mov	r1, #68	; 0x44
   5c768:	ldr	r0, [sp, #20]
   5c76c:	bl	2b01c <fputs@plt+0x19e84>
   5c770:	b	5c530 <fputs@plt+0x4b398>
   5c774:	ldr	r3, [r7]
   5c778:	cmp	r3, #0
   5c77c:	movle	r6, #0
   5c780:	ble	5c6b8 <fputs@plt+0x4b520>
   5c784:	mov	r6, #0
   5c788:	b	5c5a8 <fputs@plt+0x4b410>
   5c78c:	push	{r4, r5, r6, r7, r8, r9, lr}
   5c790:	sub	sp, sp, #28
   5c794:	mov	r7, r3
   5c798:	ldr	r6, [r0, #8]
   5c79c:	mov	r3, #0
   5c7a0:	str	r3, [sp, #20]
   5c7a4:	str	r3, [sp, #16]
   5c7a8:	cmp	r1, r3
   5c7ac:	cmpne	r6, r3
   5c7b0:	beq	5c914 <fputs@plt+0x4b77c>
   5c7b4:	mov	r4, r0
   5c7b8:	mov	r8, r2
   5c7bc:	mov	r5, r1
   5c7c0:	ldrb	r3, [r1]
   5c7c4:	eor	r9, r3, #1
   5c7c8:	cmp	r3, #75	; 0x4b
   5c7cc:	beq	5c964 <fputs@plt+0x4b7cc>
   5c7d0:	bhi	5c868 <fputs@plt+0x4b6d0>
   5c7d4:	cmp	r3, #72	; 0x48
   5c7d8:	beq	5c91c <fputs@plt+0x4b784>
   5c7dc:	bhi	5c848 <fputs@plt+0x4b6b0>
   5c7e0:	cmp	r3, #19
   5c7e4:	beq	5c954 <fputs@plt+0x4b7bc>
   5c7e8:	cmp	r3, #71	; 0x47
   5c7ec:	bne	5c9a8 <fputs@plt+0x4b810>
   5c7f0:	mov	r0, r6
   5c7f4:	bl	2ae08 <fputs@plt+0x19c70>
   5c7f8:	mov	r9, r0
   5c7fc:	eor	r3, r7, #16
   5c800:	mov	r2, r0
   5c804:	ldr	r1, [r5, #12]
   5c808:	mov	r0, r4
   5c80c:	bl	5cb10 <fputs@plt+0x4b978>
   5c810:	ldr	r3, [r4, #108]	; 0x6c
   5c814:	add	r3, r3, #1
   5c818:	str	r3, [r4, #108]	; 0x6c
   5c81c:	mov	r3, r7
   5c820:	mov	r2, r8
   5c824:	ldr	r1, [r5, #16]
   5c828:	mov	r0, r4
   5c82c:	bl	5c78c <fputs@plt+0x4b5f4>
   5c830:	mov	r1, r9
   5c834:	mov	r0, r6
   5c838:	bl	1712c <fputs@plt+0x5f94>
   5c83c:	mov	r0, r4
   5c840:	bl	182bc <fputs@plt+0x7124>
   5c844:	b	5c8fc <fputs@plt+0x4b764>
   5c848:	cmp	r3, #73	; 0x49
   5c84c:	beq	5c8a4 <fputs@plt+0x4b70c>
   5c850:	cmp	r3, #74	; 0x4a
   5c854:	bne	5c9a8 <fputs@plt+0x4b810>
   5c858:	str	r7, [sp]
   5c85c:	mov	r3, #0
   5c860:	bl	5ca0c <fputs@plt+0x4b874>
   5c864:	b	5c8fc <fputs@plt+0x4b764>
   5c868:	cmp	r3, #83	; 0x53
   5c86c:	bhi	5c89c <fputs@plt+0x4b704>
   5c870:	cmp	r3, #78	; 0x4e
   5c874:	bcs	5c8b4 <fputs@plt+0x4b71c>
   5c878:	add	r2, sp, #20
   5c87c:	ldr	r1, [r1, #12]
   5c880:	bl	5c2b0 <fputs@plt+0x4b118>
   5c884:	mov	r3, r8
   5c888:	mov	r2, r0
   5c88c:	mov	r1, r9
   5c890:	mov	r0, r6
   5c894:	bl	2b55c <fputs@plt+0x1a3c4>
   5c898:	b	5c8fc <fputs@plt+0x4b764>
   5c89c:	cmp	r3, #148	; 0x94
   5c8a0:	bne	5c9a8 <fputs@plt+0x4b810>
   5c8a4:	cmp	r3, #73	; 0x49
   5c8a8:	moveq	r9, #78	; 0x4e
   5c8ac:	movne	r9, #79	; 0x4f
   5c8b0:	mov	r7, #128	; 0x80
   5c8b4:	add	r2, sp, #20
   5c8b8:	ldr	r1, [r5, #12]
   5c8bc:	mov	r0, r4
   5c8c0:	bl	5c2b0 <fputs@plt+0x4b118>
   5c8c4:	mov	r6, r0
   5c8c8:	add	r2, sp, #16
   5c8cc:	ldr	r1, [r5, #16]
   5c8d0:	mov	r0, r4
   5c8d4:	bl	5c2b0 <fputs@plt+0x4b118>
   5c8d8:	ldr	r2, [r5, #16]
   5c8dc:	ldr	r1, [r5, #12]
   5c8e0:	str	r7, [sp, #12]
   5c8e4:	str	r8, [sp, #8]
   5c8e8:	str	r0, [sp, #4]
   5c8ec:	str	r6, [sp]
   5c8f0:	mov	r3, r9
   5c8f4:	mov	r0, r4
   5c8f8:	bl	3a3e0 <fputs@plt+0x29248>
   5c8fc:	ldr	r1, [sp, #20]
   5c900:	mov	r0, r4
   5c904:	bl	1842c <fputs@plt+0x7294>
   5c908:	ldr	r1, [sp, #16]
   5c90c:	mov	r0, r4
   5c910:	bl	1842c <fputs@plt+0x7294>
   5c914:	add	sp, sp, #28
   5c918:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5c91c:	mov	r3, r7
   5c920:	ldr	r1, [r1, #12]
   5c924:	bl	5c78c <fputs@plt+0x4b5f4>
   5c928:	ldr	r3, [r4, #108]	; 0x6c
   5c92c:	add	r3, r3, #1
   5c930:	str	r3, [r4, #108]	; 0x6c
   5c934:	mov	r3, r7
   5c938:	mov	r2, r8
   5c93c:	ldr	r1, [r5, #16]
   5c940:	mov	r0, r4
   5c944:	bl	5c78c <fputs@plt+0x4b5f4>
   5c948:	mov	r0, r4
   5c94c:	bl	182bc <fputs@plt+0x7124>
   5c950:	b	5c8fc <fputs@plt+0x4b764>
   5c954:	mov	r3, r7
   5c958:	ldr	r1, [r1, #12]
   5c95c:	bl	5cb10 <fputs@plt+0x4b978>
   5c960:	b	5c8fc <fputs@plt+0x4b764>
   5c964:	cmp	r7, #0
   5c968:	beq	5c978 <fputs@plt+0x4b7e0>
   5c96c:	mov	r3, r2
   5c970:	bl	5c3c4 <fputs@plt+0x4b22c>
   5c974:	b	5c8fc <fputs@plt+0x4b764>
   5c978:	mov	r0, r6
   5c97c:	bl	2ae08 <fputs@plt+0x19c70>
   5c980:	mov	r7, r0
   5c984:	mov	r3, r0
   5c988:	mov	r2, r8
   5c98c:	mov	r1, r5
   5c990:	mov	r0, r4
   5c994:	bl	5c3c4 <fputs@plt+0x4b22c>
   5c998:	mov	r1, r7
   5c99c:	mov	r0, r6
   5c9a0:	bl	1712c <fputs@plt+0x5f94>
   5c9a4:	b	5c8fc <fputs@plt+0x4b764>
   5c9a8:	mov	r0, r5
   5c9ac:	bl	17eb4 <fputs@plt+0x6d1c>
   5c9b0:	cmp	r0, #0
   5c9b4:	beq	5c9c8 <fputs@plt+0x4b830>
   5c9b8:	mov	r1, r8
   5c9bc:	mov	r0, r6
   5c9c0:	bl	2b758 <fputs@plt+0x1a5c0>
   5c9c4:	b	5c8fc <fputs@plt+0x4b764>
   5c9c8:	mov	r0, r5
   5c9cc:	bl	17ef8 <fputs@plt+0x6d60>
   5c9d0:	cmp	r0, #0
   5c9d4:	bne	5c8fc <fputs@plt+0x4b764>
   5c9d8:	add	r2, sp, #20
   5c9dc:	mov	r1, r5
   5c9e0:	mov	r0, r4
   5c9e4:	bl	5c2b0 <fputs@plt+0x4b118>
   5c9e8:	adds	r7, r7, #0
   5c9ec:	movne	r7, #1
   5c9f0:	str	r7, [sp]
   5c9f4:	mov	r3, r8
   5c9f8:	mov	r2, r0
   5c9fc:	mov	r1, #46	; 0x2e
   5ca00:	mov	r0, r6
   5ca04:	bl	2af28 <fputs@plt+0x19d90>
   5ca08:	b	5c8fc <fputs@plt+0x4b764>
   5ca0c:	push	{r4, r5, r6, r7, lr}
   5ca10:	sub	sp, sp, #204	; 0xcc
   5ca14:	mov	r4, r0
   5ca18:	mov	r7, r1
   5ca1c:	mov	r5, r2
   5ca20:	mov	r6, r3
   5ca24:	mov	r3, #0
   5ca28:	str	r3, [sp, #4]
   5ca2c:	add	ip, sp, #8
   5ca30:	ldr	lr, [r1, #12]
   5ca34:	ldm	lr!, {r0, r1, r2, r3}
   5ca38:	stmia	ip!, {r0, r1, r2, r3}
   5ca3c:	ldm	lr!, {r0, r1, r2, r3}
   5ca40:	stmia	ip!, {r0, r1, r2, r3}
   5ca44:	ldm	lr, {r0, r1, r2, r3}
   5ca48:	stm	ip, {r0, r1, r2, r3}
   5ca4c:	mov	r3, #72	; 0x48
   5ca50:	strb	r3, [sp, #152]	; 0x98
   5ca54:	add	r3, sp, #104	; 0x68
   5ca58:	str	r3, [sp, #164]	; 0xa4
   5ca5c:	add	r3, sp, #56	; 0x38
   5ca60:	str	r3, [sp, #168]	; 0xa8
   5ca64:	mov	r3, #83	; 0x53
   5ca68:	strb	r3, [sp, #104]	; 0x68
   5ca6c:	add	r1, sp, #8
   5ca70:	str	r1, [sp, #116]	; 0x74
   5ca74:	ldr	r3, [r7, #20]
   5ca78:	ldr	r2, [r3, #4]
   5ca7c:	ldr	r2, [r2]
   5ca80:	str	r2, [sp, #120]	; 0x78
   5ca84:	mov	r2, #81	; 0x51
   5ca88:	strb	r2, [sp, #56]	; 0x38
   5ca8c:	str	r1, [sp, #68]	; 0x44
   5ca90:	ldr	r3, [r3, #4]
   5ca94:	ldr	r3, [r3, #20]
   5ca98:	str	r3, [sp, #72]	; 0x48
   5ca9c:	add	r2, sp, #4
   5caa0:	mov	r0, r4
   5caa4:	bl	5c2b0 <fputs@plt+0x4b118>
   5caa8:	ldrb	r3, [sp, #8]
   5caac:	strb	r3, [sp, #46]	; 0x2e
   5cab0:	mvn	r3, #98	; 0x62
   5cab4:	strb	r3, [sp, #8]
   5cab8:	str	r0, [sp, #36]	; 0x24
   5cabc:	ldr	r3, [sp, #12]
   5cac0:	bic	r3, r3, #4096	; 0x1000
   5cac4:	str	r3, [sp, #12]
   5cac8:	cmp	r6, #0
   5cacc:	bne	5caf8 <fputs@plt+0x4b960>
   5cad0:	ldr	r3, [sp, #224]	; 0xe0
   5cad4:	mov	r2, r5
   5cad8:	add	r1, sp, #152	; 0x98
   5cadc:	mov	r0, r4
   5cae0:	bl	5c78c <fputs@plt+0x4b5f4>
   5cae4:	ldr	r1, [sp, #4]
   5cae8:	mov	r0, r4
   5caec:	bl	1842c <fputs@plt+0x7294>
   5caf0:	add	sp, sp, #204	; 0xcc
   5caf4:	pop	{r4, r5, r6, r7, pc}
   5caf8:	ldr	r3, [sp, #224]	; 0xe0
   5cafc:	mov	r2, r5
   5cb00:	add	r1, sp, #152	; 0x98
   5cb04:	mov	r0, r4
   5cb08:	bl	5cb10 <fputs@plt+0x4b978>
   5cb0c:	b	5cae4 <fputs@plt+0x4b94c>
   5cb10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5cb14:	sub	sp, sp, #24
   5cb18:	mov	r9, r3
   5cb1c:	ldr	r7, [r0, #8]
   5cb20:	mov	r3, #0
   5cb24:	str	r3, [sp, #20]
   5cb28:	str	r3, [sp, #16]
   5cb2c:	cmp	r1, r3
   5cb30:	cmpne	r7, r3
   5cb34:	beq	5cc78 <fputs@plt+0x4bae0>
   5cb38:	mov	r4, r0
   5cb3c:	mov	r8, r2
   5cb40:	mov	r6, r1
   5cb44:	ldrb	r5, [r1]
   5cb48:	mov	sl, r5
   5cb4c:	cmp	r5, #75	; 0x4b
   5cb50:	beq	5cce8 <fputs@plt+0x4bb50>
   5cb54:	bhi	5cbcc <fputs@plt+0x4ba34>
   5cb58:	cmp	r5, #72	; 0x48
   5cb5c:	beq	5cc80 <fputs@plt+0x4bae8>
   5cb60:	bhi	5cbac <fputs@plt+0x4ba14>
   5cb64:	cmp	r5, #19
   5cb68:	beq	5ccd8 <fputs@plt+0x4bb40>
   5cb6c:	cmp	r5, #71	; 0x47
   5cb70:	bne	5cd2c <fputs@plt+0x4bb94>
   5cb74:	mov	r3, r9
   5cb78:	ldr	r1, [r1, #12]
   5cb7c:	bl	5cb10 <fputs@plt+0x4b978>
   5cb80:	ldr	r3, [r4, #108]	; 0x6c
   5cb84:	add	r3, r3, #1
   5cb88:	str	r3, [r4, #108]	; 0x6c
   5cb8c:	mov	r3, r9
   5cb90:	mov	r2, r8
   5cb94:	ldr	r1, [r6, #16]
   5cb98:	mov	r0, r4
   5cb9c:	bl	5cb10 <fputs@plt+0x4b978>
   5cba0:	mov	r0, r4
   5cba4:	bl	182bc <fputs@plt+0x7124>
   5cba8:	b	5cc60 <fputs@plt+0x4bac8>
   5cbac:	cmp	r5, #73	; 0x49
   5cbb0:	beq	5cc08 <fputs@plt+0x4ba70>
   5cbb4:	cmp	r5, #74	; 0x4a
   5cbb8:	bne	5cd2c <fputs@plt+0x4bb94>
   5cbbc:	str	r9, [sp]
   5cbc0:	mov	r3, #1
   5cbc4:	bl	5ca0c <fputs@plt+0x4b874>
   5cbc8:	b	5cc60 <fputs@plt+0x4bac8>
   5cbcc:	cmp	r5, #83	; 0x53
   5cbd0:	bhi	5cc00 <fputs@plt+0x4ba68>
   5cbd4:	cmp	r5, #78	; 0x4e
   5cbd8:	bcs	5cc18 <fputs@plt+0x4ba80>
   5cbdc:	add	r2, sp, #20
   5cbe0:	ldr	r1, [r1, #12]
   5cbe4:	bl	5c2b0 <fputs@plt+0x4b118>
   5cbe8:	mov	r3, r8
   5cbec:	mov	r2, r0
   5cbf0:	mov	r1, r5
   5cbf4:	mov	r0, r7
   5cbf8:	bl	2b55c <fputs@plt+0x1a3c4>
   5cbfc:	b	5cc60 <fputs@plt+0x4bac8>
   5cc00:	cmp	r5, #148	; 0x94
   5cc04:	bne	5cd2c <fputs@plt+0x4bb94>
   5cc08:	cmp	r5, #73	; 0x49
   5cc0c:	moveq	sl, #79	; 0x4f
   5cc10:	movne	sl, #78	; 0x4e
   5cc14:	mov	r9, #128	; 0x80
   5cc18:	add	r2, sp, #20
   5cc1c:	ldr	r1, [r6, #12]
   5cc20:	mov	r0, r4
   5cc24:	bl	5c2b0 <fputs@plt+0x4b118>
   5cc28:	mov	r5, r0
   5cc2c:	add	r2, sp, #16
   5cc30:	ldr	r1, [r6, #16]
   5cc34:	mov	r0, r4
   5cc38:	bl	5c2b0 <fputs@plt+0x4b118>
   5cc3c:	ldr	r2, [r6, #16]
   5cc40:	ldr	r1, [r6, #12]
   5cc44:	str	r9, [sp, #12]
   5cc48:	str	r8, [sp, #8]
   5cc4c:	str	r0, [sp, #4]
   5cc50:	str	r5, [sp]
   5cc54:	mov	r3, sl
   5cc58:	mov	r0, r4
   5cc5c:	bl	3a3e0 <fputs@plt+0x29248>
   5cc60:	ldr	r1, [sp, #20]
   5cc64:	mov	r0, r4
   5cc68:	bl	1842c <fputs@plt+0x7294>
   5cc6c:	ldr	r1, [sp, #16]
   5cc70:	mov	r0, r4
   5cc74:	bl	1842c <fputs@plt+0x7294>
   5cc78:	add	sp, sp, #24
   5cc7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5cc80:	mov	r0, r7
   5cc84:	bl	2ae08 <fputs@plt+0x19c70>
   5cc88:	mov	r5, r0
   5cc8c:	eor	r3, r9, #16
   5cc90:	mov	r2, r0
   5cc94:	ldr	r1, [r6, #12]
   5cc98:	mov	r0, r4
   5cc9c:	bl	5c78c <fputs@plt+0x4b5f4>
   5cca0:	ldr	r3, [r4, #108]	; 0x6c
   5cca4:	add	r3, r3, #1
   5cca8:	str	r3, [r4, #108]	; 0x6c
   5ccac:	mov	r3, r9
   5ccb0:	mov	r2, r8
   5ccb4:	ldr	r1, [r6, #16]
   5ccb8:	mov	r0, r4
   5ccbc:	bl	5cb10 <fputs@plt+0x4b978>
   5ccc0:	mov	r1, r5
   5ccc4:	mov	r0, r7
   5ccc8:	bl	1712c <fputs@plt+0x5f94>
   5cccc:	mov	r0, r4
   5ccd0:	bl	182bc <fputs@plt+0x7124>
   5ccd4:	b	5cc60 <fputs@plt+0x4bac8>
   5ccd8:	mov	r3, r9
   5ccdc:	ldr	r1, [r1, #12]
   5cce0:	bl	5c78c <fputs@plt+0x4b5f4>
   5cce4:	b	5cc60 <fputs@plt+0x4bac8>
   5cce8:	mov	r0, r7
   5ccec:	bl	2ae08 <fputs@plt+0x19c70>
   5ccf0:	mov	r5, r0
   5ccf4:	cmp	r9, #0
   5ccf8:	movne	r3, r8
   5ccfc:	moveq	r3, r0
   5cd00:	mov	r2, r0
   5cd04:	mov	r1, r6
   5cd08:	mov	r0, r4
   5cd0c:	bl	5c3c4 <fputs@plt+0x4b22c>
   5cd10:	mov	r1, r8
   5cd14:	mov	r0, r7
   5cd18:	bl	2b758 <fputs@plt+0x1a5c0>
   5cd1c:	mov	r1, r5
   5cd20:	mov	r0, r7
   5cd24:	bl	1712c <fputs@plt+0x5f94>
   5cd28:	b	5cc60 <fputs@plt+0x4bac8>
   5cd2c:	mov	r0, r6
   5cd30:	bl	17ef8 <fputs@plt+0x6d60>
   5cd34:	cmp	r0, #0
   5cd38:	beq	5cd4c <fputs@plt+0x4bbb4>
   5cd3c:	mov	r1, r8
   5cd40:	mov	r0, r7
   5cd44:	bl	2b758 <fputs@plt+0x1a5c0>
   5cd48:	b	5cc60 <fputs@plt+0x4bac8>
   5cd4c:	mov	r0, r6
   5cd50:	bl	17eb4 <fputs@plt+0x6d1c>
   5cd54:	cmp	r0, #0
   5cd58:	bne	5cc60 <fputs@plt+0x4bac8>
   5cd5c:	add	r2, sp, #20
   5cd60:	mov	r1, r6
   5cd64:	mov	r0, r4
   5cd68:	bl	5c2b0 <fputs@plt+0x4b118>
   5cd6c:	adds	r9, r9, #0
   5cd70:	movne	r9, #1
   5cd74:	str	r9, [sp]
   5cd78:	mov	r3, r8
   5cd7c:	mov	r2, r0
   5cd80:	mov	r1, #45	; 0x2d
   5cd84:	mov	r0, r7
   5cd88:	bl	2af28 <fputs@plt+0x19d90>
   5cd8c:	b	5cc60 <fputs@plt+0x4bac8>
   5cd90:	push	{r4, r5, r6, r7, r8, lr}
   5cd94:	mov	r6, r0
   5cd98:	mov	r7, r2
   5cd9c:	mov	r8, r3
   5cda0:	ldr	r4, [r0]
   5cda4:	mov	r2, #0
   5cda8:	mov	r0, r4
   5cdac:	bl	20f5c <fputs@plt+0xfdc4>
   5cdb0:	mov	r5, r0
   5cdb4:	ldrb	r3, [r4, #69]	; 0x45
   5cdb8:	cmp	r3, #0
   5cdbc:	beq	5cdd0 <fputs@plt+0x4bc38>
   5cdc0:	mov	r1, r5
   5cdc4:	mov	r0, r4
   5cdc8:	bl	23ba4 <fputs@plt+0x12a0c>
   5cdcc:	pop	{r4, r5, r6, r7, r8, pc}
   5cdd0:	mov	r3, r8
   5cdd4:	mov	r2, r7
   5cdd8:	mov	r1, r0
   5cddc:	mov	r0, r6
   5cde0:	bl	5c78c <fputs@plt+0x4b5f4>
   5cde4:	b	5cdc0 <fputs@plt+0x4bc28>
   5cde8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cdec:	sub	sp, sp, #28
   5cdf0:	mov	r8, r0
   5cdf4:	mov	r5, r1
   5cdf8:	mov	fp, r2
   5cdfc:	str	r3, [sp, #20]
   5ce00:	ldr	r4, [sp, #68]	; 0x44
   5ce04:	ldr	r7, [sp, #72]	; 0x48
   5ce08:	ldr	r3, [r0, #8]
   5ce0c:	str	r3, [sp, #12]
   5ce10:	cmp	r4, #0
   5ce14:	beq	5ce54 <fputs@plt+0x4bcbc>
   5ce18:	mov	r0, r3
   5ce1c:	ldr	r3, [r1, #36]	; 0x24
   5ce20:	cmp	r3, #0
   5ce24:	beq	5ce74 <fputs@plt+0x4bcdc>
   5ce28:	bl	2ae08 <fputs@plt+0x19c70>
   5ce2c:	str	r0, [r4]
   5ce30:	str	fp, [r8, #104]	; 0x68
   5ce34:	ldr	r3, [r8, #108]	; 0x6c
   5ce38:	add	r3, r3, #1
   5ce3c:	str	r3, [r8, #108]	; 0x6c
   5ce40:	mov	r3, #16
   5ce44:	ldr	r2, [r4]
   5ce48:	ldr	r1, [r5, #36]	; 0x24
   5ce4c:	mov	r0, r8
   5ce50:	bl	5cd90 <fputs@plt+0x4bbf8>
   5ce54:	ldr	r3, [sp, #64]	; 0x40
   5ce58:	cmp	r3, #0
   5ce5c:	beq	5ce80 <fputs@plt+0x4bce8>
   5ce60:	ldrb	r3, [r5, #55]	; 0x37
   5ce64:	tst	r3, #8
   5ce68:	beq	5ce80 <fputs@plt+0x4bce8>
   5ce6c:	ldrh	sl, [r5, #50]	; 0x32
   5ce70:	b	5ce84 <fputs@plt+0x4bcec>
   5ce74:	mov	r3, #0
   5ce78:	str	r3, [r4]
   5ce7c:	b	5ce54 <fputs@plt+0x4bcbc>
   5ce80:	ldrh	sl, [r5, #52]	; 0x34
   5ce84:	mov	r1, sl
   5ce88:	mov	r0, r8
   5ce8c:	bl	18494 <fputs@plt+0x72fc>
   5ce90:	str	r0, [sp, #16]
   5ce94:	cmp	r7, #0
   5ce98:	beq	5ceac <fputs@plt+0x4bd14>
   5ce9c:	ldr	r3, [sp, #76]	; 0x4c
   5cea0:	cmp	r0, r3
   5cea4:	movne	r7, #0
   5cea8:	beq	5cec4 <fputs@plt+0x4bd2c>
   5ceac:	cmp	sl, #0
   5ceb0:	ble	5cf70 <fputs@plt+0x4bdd8>
   5ceb4:	ldr	r6, [sp, #16]
   5ceb8:	lsl	r9, sl, #1
   5cebc:	mov	r4, #0
   5cec0:	b	5cf14 <fputs@plt+0x4bd7c>
   5cec4:	ldr	r3, [r7, #36]	; 0x24
   5cec8:	cmp	r3, #0
   5cecc:	movne	r7, #0
   5ced0:	b	5ceac <fputs@plt+0x4bd14>
   5ced4:	ldr	r3, [r5, #4]
   5ced8:	ldrsh	r3, [r3, r4]
   5cedc:	cmn	r3, #2
   5cee0:	beq	5cf4c <fputs@plt+0x4bdb4>
   5cee4:	str	r6, [sp]
   5cee8:	mov	r2, fp
   5ceec:	ldr	r1, [r5, #12]
   5cef0:	ldr	r0, [r8, #8]
   5cef4:	bl	3df5c <fputs@plt+0x2cdc4>
   5cef8:	mov	r1, #39	; 0x27
   5cefc:	ldr	r0, [sp, #12]
   5cf00:	bl	234e8 <fputs@plt+0x12350>
   5cf04:	add	r4, r4, #2
   5cf08:	add	r6, r6, #1
   5cf0c:	cmp	r4, r9
   5cf10:	beq	5cf70 <fputs@plt+0x4bdd8>
   5cf14:	cmp	r7, #0
   5cf18:	beq	5ced4 <fputs@plt+0x4bd3c>
   5cf1c:	ldr	r3, [r7, #4]
   5cf20:	ldrsh	r2, [r3, r4]
   5cf24:	ldr	r3, [r5, #4]
   5cf28:	ldrsh	r1, [r3, r4]
   5cf2c:	cmp	r1, r2
   5cf30:	movne	r3, #0
   5cf34:	moveq	r3, #1
   5cf38:	cmn	r2, #2
   5cf3c:	moveq	r3, #0
   5cf40:	cmp	r3, #0
   5cf44:	bne	5cf04 <fputs@plt+0x4bd6c>
   5cf48:	b	5ced4 <fputs@plt+0x4bd3c>
   5cf4c:	str	fp, [r8, #104]	; 0x68
   5cf50:	ldr	r3, [r5, #40]	; 0x28
   5cf54:	ldr	r1, [r3, #4]
   5cf58:	add	r3, r4, r4, lsl #2
   5cf5c:	mov	r2, r6
   5cf60:	ldr	r1, [r1, r3, lsl #1]
   5cf64:	mov	r0, r8
   5cf68:	bl	5b01c <fputs@plt+0x49e84>
   5cf6c:	b	5cef8 <fputs@plt+0x4bd60>
   5cf70:	ldr	r3, [sp, #20]
   5cf74:	cmp	r3, #0
   5cf78:	bne	5cf9c <fputs@plt+0x4be04>
   5cf7c:	mov	r2, sl
   5cf80:	ldr	r4, [sp, #16]
   5cf84:	mov	r1, r4
   5cf88:	mov	r0, r8
   5cf8c:	bl	184c8 <fputs@plt+0x7330>
   5cf90:	mov	r0, r4
   5cf94:	add	sp, sp, #28
   5cf98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5cf9c:	str	r3, [sp]
   5cfa0:	mov	r3, sl
   5cfa4:	ldr	r2, [sp, #16]
   5cfa8:	mov	r1, #49	; 0x31
   5cfac:	ldr	r0, [sp, #12]
   5cfb0:	bl	2af28 <fputs@plt+0x19d90>
   5cfb4:	b	5cf7c <fputs@plt+0x4bde4>
   5cfb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5cfbc:	sub	sp, sp, #44	; 0x2c
   5cfc0:	str	r0, [sp, #20]
   5cfc4:	mov	r4, r1
   5cfc8:	str	r2, [sp, #28]
   5cfcc:	mov	r5, r3
   5cfd0:	ldr	r7, [sp, #80]	; 0x50
   5cfd4:	ldr	fp, [sp, #84]	; 0x54
   5cfd8:	ldr	r3, [r0, #8]
   5cfdc:	str	r3, [sp, #24]
   5cfe0:	ldrb	r3, [r1, #42]	; 0x2a
   5cfe4:	tst	r3, #32
   5cfe8:	moveq	sl, #0
   5cfec:	bne	5d010 <fputs@plt+0x4be78>
   5cff0:	ldr	r4, [r4, #8]
   5cff4:	cmp	r4, #0
   5cff8:	beq	5d0c4 <fputs@plt+0x4bf2c>
   5cffc:	mov	r6, r7
   5d000:	mov	r2, #0
   5d004:	mvn	r8, #0
   5d008:	add	r9, sp, #36	; 0x24
   5d00c:	b	5d034 <fputs@plt+0x4be9c>
   5d010:	mov	r0, r1
   5d014:	bl	186b8 <fputs@plt+0x7520>
   5d018:	mov	sl, r0
   5d01c:	b	5cff0 <fputs@plt+0x4be58>
   5d020:	ldr	r4, [r4, #20]
   5d024:	add	r6, r6, #4
   5d028:	add	r5, r5, #1
   5d02c:	cmp	r4, #0
   5d030:	beq	5d0c4 <fputs@plt+0x4bf2c>
   5d034:	cmp	r7, #0
   5d038:	beq	5d048 <fputs@plt+0x4beb0>
   5d03c:	ldr	r3, [r6]
   5d040:	cmp	r3, #0
   5d044:	beq	5d020 <fputs@plt+0x4be88>
   5d048:	cmp	sl, r4
   5d04c:	beq	5d020 <fputs@plt+0x4be88>
   5d050:	str	r5, [sp, #16]
   5d054:	cmp	r5, fp
   5d058:	beq	5d020 <fputs@plt+0x4be88>
   5d05c:	str	r8, [sp, #12]
   5d060:	str	r2, [sp, #8]
   5d064:	str	r9, [sp, #4]
   5d068:	mov	r3, #1
   5d06c:	str	r3, [sp]
   5d070:	mov	r3, #0
   5d074:	ldr	r2, [sp, #28]
   5d078:	mov	r1, r4
   5d07c:	ldr	r0, [sp, #20]
   5d080:	bl	5cde8 <fputs@plt+0x4bc50>
   5d084:	mov	r8, r0
   5d088:	ldrb	r3, [r4, #55]	; 0x37
   5d08c:	tst	r3, #8
   5d090:	ldrhne	r3, [r4, #50]	; 0x32
   5d094:	ldrheq	r3, [r4, #52]	; 0x34
   5d098:	str	r3, [sp]
   5d09c:	mov	r3, r0
   5d0a0:	ldr	r2, [sp, #16]
   5d0a4:	mov	r1, #111	; 0x6f
   5d0a8:	ldr	r0, [sp, #24]
   5d0ac:	bl	2af28 <fputs@plt+0x19d90>
   5d0b0:	ldr	r1, [sp, #36]	; 0x24
   5d0b4:	ldr	r0, [sp, #20]
   5d0b8:	bl	18cc4 <fputs@plt+0x7b2c>
   5d0bc:	mov	r2, r4
   5d0c0:	b	5d020 <fputs@plt+0x4be88>
   5d0c4:	add	sp, sp, #44	; 0x2c
   5d0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d0cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d0d0:	sub	sp, sp, #44	; 0x2c
   5d0d4:	mov	r4, r0
   5d0d8:	mov	r5, r1
   5d0dc:	mov	sl, r2
   5d0e0:	ldr	r9, [r1, #12]
   5d0e4:	ldr	r7, [r0, #72]	; 0x48
   5d0e8:	add	r3, r7, #2
   5d0ec:	str	r3, [r0, #72]	; 0x48
   5d0f0:	ldr	r6, [r0]
   5d0f4:	ldr	r1, [r1, #24]
   5d0f8:	mov	r0, r6
   5d0fc:	bl	19604 <fputs@plt+0x846c>
   5d100:	mov	r8, r0
   5d104:	ldr	r3, [r6, #16]
   5d108:	ldr	r3, [r3, r0, lsl #4]
   5d10c:	str	r3, [sp]
   5d110:	mov	r3, #0
   5d114:	ldr	r2, [r5]
   5d118:	mov	r1, #27
   5d11c:	mov	r0, r4
   5d120:	bl	3573c <fputs@plt+0x245a4>
   5d124:	cmp	r0, #0
   5d128:	beq	5d134 <fputs@plt+0x4bf9c>
   5d12c:	add	sp, sp, #44	; 0x2c
   5d130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d134:	ldr	r2, [r9, #28]
   5d138:	ldr	r3, [r9]
   5d13c:	str	r3, [sp]
   5d140:	mov	r3, #1
   5d144:	mov	r1, r8
   5d148:	mov	r0, r4
   5d14c:	bl	2ad2c <fputs@plt+0x19b94>
   5d150:	mov	r0, r4
   5d154:	bl	2afc0 <fputs@plt+0x19e28>
   5d158:	subs	r6, r0, #0
   5d15c:	beq	5d12c <fputs@plt+0x4bf94>
   5d160:	cmp	sl, #0
   5d164:	ldrlt	r3, [r5, #44]	; 0x2c
   5d168:	strlt	r3, [sp, #28]
   5d16c:	strge	sl, [sp, #28]
   5d170:	mov	r1, r5
   5d174:	mov	r0, r4
   5d178:	bl	37b88 <fputs@plt+0x269f0>
   5d17c:	ldr	r3, [r4, #72]	; 0x48
   5d180:	str	r3, [sp, #16]
   5d184:	add	r3, r3, #1
   5d188:	str	r3, [r4, #72]	; 0x48
   5d18c:	ldrh	r2, [r5, #50]	; 0x32
   5d190:	subs	fp, r0, #0
   5d194:	ldrne	r3, [fp]
   5d198:	addne	r3, r3, #1
   5d19c:	strne	r3, [fp]
   5d1a0:	add	r3, r7, #1
   5d1a4:	str	r3, [sp, #24]
   5d1a8:	mvn	r3, #5
   5d1ac:	str	r3, [sp, #8]
   5d1b0:	str	fp, [sp, #4]
   5d1b4:	str	r2, [sp]
   5d1b8:	mov	r3, #0
   5d1bc:	ldr	r2, [sp, #16]
   5d1c0:	mov	r1, #58	; 0x3a
   5d1c4:	mov	r0, r6
   5d1c8:	bl	2b058 <fputs@plt+0x19ec0>
   5d1cc:	mov	r3, #54	; 0x36
   5d1d0:	str	r3, [sp]
   5d1d4:	mov	r3, r9
   5d1d8:	mov	r2, r8
   5d1dc:	mov	r1, r7
   5d1e0:	mov	r0, r4
   5d1e4:	bl	37c7c <fputs@plt+0x26ae4>
   5d1e8:	mov	r3, #0
   5d1ec:	mov	r2, r7
   5d1f0:	mov	r1, #108	; 0x6c
   5d1f4:	mov	r0, r6
   5d1f8:	bl	2b55c <fputs@plt+0x1a3c4>
   5d1fc:	mov	r9, r0
   5d200:	mov	r0, r4
   5d204:	bl	183fc <fputs@plt+0x7264>
   5d208:	mov	r3, #0
   5d20c:	str	r3, [sp, #12]
   5d210:	str	r3, [sp, #8]
   5d214:	add	r2, sp, #36	; 0x24
   5d218:	str	r2, [sp, #4]
   5d21c:	str	r3, [sp]
   5d220:	str	r0, [sp, #20]
   5d224:	mov	r3, r0
   5d228:	mov	r2, r7
   5d22c:	mov	r1, r5
   5d230:	mov	r0, r4
   5d234:	bl	5cde8 <fputs@plt+0x4bc50>
   5d238:	ldr	r3, [sp, #20]
   5d23c:	ldr	r2, [sp, #16]
   5d240:	mov	r1, #109	; 0x6d
   5d244:	mov	r0, r6
   5d248:	bl	2b55c <fputs@plt+0x1a3c4>
   5d24c:	ldr	r1, [sp, #36]	; 0x24
   5d250:	mov	r0, r4
   5d254:	bl	18cc4 <fputs@plt+0x7b2c>
   5d258:	add	r3, r9, #1
   5d25c:	mov	r2, r7
   5d260:	mov	r1, #7
   5d264:	mov	r0, r6
   5d268:	bl	2b55c <fputs@plt+0x1a3c4>
   5d26c:	mov	r1, r9
   5d270:	mov	r0, r6
   5d274:	bl	171a8 <fputs@plt+0x6010>
   5d278:	cmp	sl, #0
   5d27c:	blt	5d328 <fputs@plt+0x4c190>
   5d280:	mvn	r3, #5
   5d284:	str	r3, [sp, #8]
   5d288:	str	fp, [sp, #4]
   5d28c:	str	r8, [sp]
   5d290:	ldr	r3, [sp, #28]
   5d294:	ldr	r2, [sp, #24]
   5d298:	mov	r1, #55	; 0x37
   5d29c:	mov	r0, r6
   5d2a0:	bl	2b058 <fputs@plt+0x19ec0>
   5d2a4:	mov	r1, #17
   5d2a8:	mov	r0, r6
   5d2ac:	bl	17154 <fputs@plt+0x5fbc>
   5d2b0:	mov	r3, #0
   5d2b4:	ldr	r2, [sp, #16]
   5d2b8:	mov	r1, #106	; 0x6a
   5d2bc:	mov	r0, r6
   5d2c0:	bl	2b55c <fputs@plt+0x1a3c4>
   5d2c4:	mov	r8, r0
   5d2c8:	ldrb	r3, [r5, #54]	; 0x36
   5d2cc:	cmp	r3, #0
   5d2d0:	cmpne	fp, #0
   5d2d4:	beq	5d36c <fputs@plt+0x4c1d4>
   5d2d8:	ldr	sl, [r6, #32]
   5d2dc:	add	sl, sl, #3
   5d2e0:	mov	r1, sl
   5d2e4:	mov	r0, r6
   5d2e8:	bl	2b758 <fputs@plt+0x1a5c0>
   5d2ec:	ldr	r9, [r6, #32]
   5d2f0:	ldrh	r3, [r5, #50]	; 0x32
   5d2f4:	str	r3, [sp, #4]
   5d2f8:	ldr	r3, [sp, #20]
   5d2fc:	str	r3, [sp]
   5d300:	mov	r3, sl
   5d304:	ldr	r2, [sp, #16]
   5d308:	mov	r1, #99	; 0x63
   5d30c:	mov	r0, r6
   5d310:	bl	2b01c <fputs@plt+0x19e84>
   5d314:	mov	r2, r5
   5d318:	mov	r1, #2
   5d31c:	mov	r0, r4
   5d320:	bl	3f008 <fputs@plt+0x2de70>
   5d324:	b	5d370 <fputs@plt+0x4c1d8>
   5d328:	mov	r3, r8
   5d32c:	ldr	r9, [sp, #28]
   5d330:	mov	r2, r9
   5d334:	mov	r1, #119	; 0x77
   5d338:	mov	r0, r6
   5d33c:	bl	2b55c <fputs@plt+0x1a3c4>
   5d340:	mvn	r3, #5
   5d344:	str	r3, [sp, #8]
   5d348:	str	fp, [sp, #4]
   5d34c:	str	r8, [sp]
   5d350:	mov	r3, r9
   5d354:	ldr	r2, [sp, #24]
   5d358:	mov	r1, #55	; 0x37
   5d35c:	mov	r0, r6
   5d360:	bl	2b058 <fputs@plt+0x19ec0>
   5d364:	mov	r1, #1
   5d368:	b	5d2a8 <fputs@plt+0x4c110>
   5d36c:	ldr	r9, [r6, #32]
   5d370:	ldr	r5, [sp, #24]
   5d374:	str	r5, [sp]
   5d378:	ldr	fp, [sp, #20]
   5d37c:	mov	r3, fp
   5d380:	ldr	sl, [sp, #16]
   5d384:	mov	r2, sl
   5d388:	mov	r1, #100	; 0x64
   5d38c:	mov	r0, r6
   5d390:	bl	2af28 <fputs@plt+0x19d90>
   5d394:	mvn	r3, #0
   5d398:	str	r3, [sp]
   5d39c:	mov	r3, #0
   5d3a0:	mov	r2, r5
   5d3a4:	mov	r1, #105	; 0x69
   5d3a8:	mov	r0, r6
   5d3ac:	bl	2af28 <fputs@plt+0x19d90>
   5d3b0:	mov	r3, #0
   5d3b4:	str	r3, [sp]
   5d3b8:	mov	r3, fp
   5d3bc:	mov	r2, r5
   5d3c0:	mov	r1, #110	; 0x6e
   5d3c4:	mov	r0, r6
   5d3c8:	bl	2af28 <fputs@plt+0x19d90>
   5d3cc:	mov	r1, #16
   5d3d0:	mov	r0, r6
   5d3d4:	bl	17154 <fputs@plt+0x5fbc>
   5d3d8:	mov	r1, fp
   5d3dc:	mov	r0, r4
   5d3e0:	bl	1842c <fputs@plt+0x7294>
   5d3e4:	mov	r3, r9
   5d3e8:	mov	r2, sl
   5d3ec:	mov	r1, #3
   5d3f0:	mov	r0, r6
   5d3f4:	bl	2b55c <fputs@plt+0x1a3c4>
   5d3f8:	mov	r1, r8
   5d3fc:	mov	r0, r6
   5d400:	bl	171a8 <fputs@plt+0x6010>
   5d404:	mov	r2, r7
   5d408:	mov	r1, #61	; 0x3d
   5d40c:	mov	r0, r6
   5d410:	bl	2b4f0 <fputs@plt+0x1a358>
   5d414:	mov	r2, r5
   5d418:	mov	r1, #61	; 0x3d
   5d41c:	mov	r0, r6
   5d420:	bl	2b4f0 <fputs@plt+0x1a358>
   5d424:	mov	r2, sl
   5d428:	mov	r1, #61	; 0x3d
   5d42c:	mov	r0, r6
   5d430:	bl	2b4f0 <fputs@plt+0x1a358>
   5d434:	b	5d12c <fputs@plt+0x4bf94>
   5d438:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d43c:	ldr	r7, [r1, #8]
   5d440:	cmp	r7, #0
   5d444:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d448:	mov	r8, r2
   5d44c:	mov	sl, r1
   5d450:	mov	r9, r0
   5d454:	mov	fp, #0
   5d458:	b	5d4c4 <fputs@plt+0x4c32c>
   5d45c:	add	r5, r5, #4
   5d460:	cmp	r6, r4
   5d464:	beq	5d4b8 <fputs@plt+0x4c320>
   5d468:	ldrsh	r3, [r4], #2
   5d46c:	cmp	r3, #0
   5d470:	blt	5d45c <fputs@plt+0x4c2c4>
   5d474:	ldr	r3, [r7, #32]
   5d478:	mov	r1, r8
   5d47c:	ldr	r0, [r3, r5]
   5d480:	bl	13ec8 <fputs@plt+0x2d30>
   5d484:	cmp	r0, #0
   5d488:	bne	5d45c <fputs@plt+0x4c2c4>
   5d48c:	ldr	r1, [sl, #64]	; 0x40
   5d490:	ldr	r0, [r9]
   5d494:	bl	19604 <fputs@plt+0x846c>
   5d498:	mov	r2, r0
   5d49c:	mov	r1, fp
   5d4a0:	mov	r0, r9
   5d4a4:	bl	52af4 <fputs@plt+0x4195c>
   5d4a8:	mvn	r2, #0
   5d4ac:	mov	r1, r7
   5d4b0:	mov	r0, r9
   5d4b4:	bl	5d0cc <fputs@plt+0x4bf34>
   5d4b8:	ldr	r7, [r7, #20]
   5d4bc:	cmp	r7, #0
   5d4c0:	beq	5d4e8 <fputs@plt+0x4c350>
   5d4c4:	cmp	r8, #0
   5d4c8:	beq	5d48c <fputs@plt+0x4c2f4>
   5d4cc:	ldrh	r6, [r7, #52]	; 0x34
   5d4d0:	cmp	r6, #0
   5d4d4:	ble	5d4b8 <fputs@plt+0x4c320>
   5d4d8:	ldr	r4, [r7, #4]
   5d4dc:	add	r6, r4, r6, lsl #1
   5d4e0:	mov	r5, #0
   5d4e4:	b	5d468 <fputs@plt+0x4c2d0>
   5d4e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d4ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d4f0:	ldr	r9, [r0]
   5d4f4:	ldr	r8, [r9, #16]
   5d4f8:	ldr	r3, [r9, #20]
   5d4fc:	cmp	r3, #0
   5d500:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d504:	mov	r6, r1
   5d508:	mov	r5, r0
   5d50c:	mov	r7, #0
   5d510:	ldr	r3, [r8, #12]
   5d514:	ldr	r4, [r3, #16]
   5d518:	cmp	r4, #0
   5d51c:	beq	5d53c <fputs@plt+0x4c3a4>
   5d520:	mov	r2, r6
   5d524:	ldr	r1, [r4, #8]
   5d528:	mov	r0, r5
   5d52c:	bl	5d438 <fputs@plt+0x4c2a0>
   5d530:	ldr	r4, [r4]
   5d534:	cmp	r4, #0
   5d538:	bne	5d520 <fputs@plt+0x4c388>
   5d53c:	add	r7, r7, #1
   5d540:	add	r8, r8, #16
   5d544:	ldr	r3, [r9, #20]
   5d548:	cmp	r3, r7
   5d54c:	bgt	5d510 <fputs@plt+0x4c378>
   5d550:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d558:	sub	sp, sp, #148	; 0x94
   5d55c:	ldr	r3, [r1]
   5d560:	ldr	fp, [r3]
   5d564:	ldr	sl, [fp]
   5d568:	ldrb	ip, [sl, #69]	; 0x45
   5d56c:	cmp	ip, #0
   5d570:	beq	5d57c <fputs@plt+0x4c3e4>
   5d574:	add	sp, sp, #148	; 0x94
   5d578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d57c:	str	r2, [sp, #48]	; 0x30
   5d580:	mov	ip, r1
   5d584:	str	r1, [sp, #20]
   5d588:	str	r0, [sp, #40]	; 0x28
   5d58c:	add	r2, r2, r2, lsl #1
   5d590:	lsl	r1, r2, #4
   5d594:	str	r1, [sp, #44]	; 0x2c
   5d598:	ldr	r2, [ip, #20]
   5d59c:	add	r4, r2, r1
   5d5a0:	add	r0, r3, #68	; 0x44
   5d5a4:	str	r0, [sp, #16]
   5d5a8:	ldr	r5, [r2, r1]
   5d5ac:	ldr	r1, [r5, #12]
   5d5b0:	bl	19e80 <fputs@plt+0x8ce8>
   5d5b4:	strd	r0, [sp, #32]
   5d5b8:	ldrb	r6, [r5]
   5d5bc:	cmp	r6, #75	; 0x4b
   5d5c0:	beq	5d69c <fputs@plt+0x4c504>
   5d5c4:	cmp	r6, #76	; 0x4c
   5d5c8:	beq	5d6d0 <fputs@plt+0x4c538>
   5d5cc:	ldr	r1, [r5, #16]
   5d5d0:	ldr	r0, [sp, #16]
   5d5d4:	bl	19e80 <fputs@plt+0x8ce8>
   5d5d8:	strd	r0, [r4, #32]
   5d5dc:	mov	r1, r5
   5d5e0:	ldr	r0, [sp, #16]
   5d5e4:	bl	19e80 <fputs@plt+0x8ce8>
   5d5e8:	mov	r8, r0
   5d5ec:	mov	r9, r1
   5d5f0:	ldr	r3, [r5, #4]
   5d5f4:	tst	r3, #1
   5d5f8:	bne	5d6e0 <fputs@plt+0x4c548>
   5d5fc:	mov	r2, #0
   5d600:	mov	r3, #0
   5d604:	strd	r2, [sp, #24]
   5d608:	strd	r8, [r4, #40]	; 0x28
   5d60c:	mvn	r3, #0
   5d610:	str	r3, [r4, #8]
   5d614:	str	r3, [r4, #4]
   5d618:	mov	r3, #0
   5d61c:	strh	r3, [r4, #18]
   5d620:	mov	r0, r6
   5d624:	bl	19c0c <fputs@plt+0x8a74>
   5d628:	subs	r3, r0, #0
   5d62c:	str	r3, [sp, #52]	; 0x34
   5d630:	bne	5d704 <fputs@plt+0x4c56c>
   5d634:	ldrb	r3, [r5]
   5d638:	cmp	r3, #74	; 0x4a
   5d63c:	beq	5da80 <fputs@plt+0x4c8e8>
   5d640:	cmp	r3, #71	; 0x47
   5d644:	beq	5db48 <fputs@plt+0x4c9b0>
   5d648:	ldr	r3, [sp, #20]
   5d64c:	ldrb	r3, [r3, #8]
   5d650:	cmp	r3, #72	; 0x48
   5d654:	beq	5e32c <fputs@plt+0x4d194>
   5d658:	add	ip, sp, #112	; 0x70
   5d65c:	ldr	lr, [pc, #3900]	; 5e5a0 <fputs@plt+0x4d408>
   5d660:	ldm	lr!, {r0, r1, r2, r3}
   5d664:	stmia	ip!, {r0, r1, r2, r3}
   5d668:	ldm	lr, {r0, r1, r2, r3}
   5d66c:	stm	ip, {r0, r1, r2, r3}
   5d670:	ldrb	r3, [r5]
   5d674:	cmp	r3, #151	; 0x97
   5d678:	beq	5e790 <fputs@plt+0x4d5f8>
   5d67c:	ldrd	r0, [r4, #32]
   5d680:	ldrd	r2, [sp, #24]
   5d684:	orr	r2, r2, r0
   5d688:	orr	r3, r3, r1
   5d68c:	mov	r0, r2
   5d690:	mov	r1, r3
   5d694:	strd	r0, [r4, #32]
   5d698:	b	5d574 <fputs@plt+0x4c3dc>
   5d69c:	ldr	r3, [r5, #4]
   5d6a0:	tst	r3, #2048	; 0x800
   5d6a4:	beq	5d6bc <fputs@plt+0x4c524>
   5d6a8:	ldr	r1, [r5, #20]
   5d6ac:	ldr	r0, [sp, #16]
   5d6b0:	bl	19f8c <fputs@plt+0x8df4>
   5d6b4:	strd	r0, [r4, #32]
   5d6b8:	b	5d5dc <fputs@plt+0x4c444>
   5d6bc:	ldr	r1, [r5, #20]
   5d6c0:	ldr	r0, [sp, #16]
   5d6c4:	bl	19f14 <fputs@plt+0x8d7c>
   5d6c8:	strd	r0, [r4, #32]
   5d6cc:	b	5d5dc <fputs@plt+0x4c444>
   5d6d0:	mov	r2, #0
   5d6d4:	mov	r3, #0
   5d6d8:	strd	r2, [r4, #32]
   5d6dc:	b	5d5dc <fputs@plt+0x4c444>
   5d6e0:	ldrsh	r1, [r5, #36]	; 0x24
   5d6e4:	ldr	r0, [sp, #16]
   5d6e8:	bl	19e0c <fputs@plt+0x8c74>
   5d6ec:	orr	r8, r8, r0
   5d6f0:	orr	r9, r9, r1
   5d6f4:	subs	r2, r0, #1
   5d6f8:	sbc	r3, r1, #0
   5d6fc:	strd	r2, [sp, #24]
   5d700:	b	5d608 <fputs@plt+0x4c470>
   5d704:	ldr	r0, [r5, #12]
   5d708:	bl	17ae0 <fputs@plt+0x6948>
   5d70c:	str	r0, [sp, #52]	; 0x34
   5d710:	ldr	r0, [r5, #16]
   5d714:	bl	17ae0 <fputs@plt+0x6948>
   5d718:	mov	r7, r0
   5d71c:	ldrd	r2, [r4, #32]
   5d720:	ldrd	r0, [sp, #32]
   5d724:	and	r0, r0, r2
   5d728:	and	r1, r1, r3
   5d72c:	mov	r2, r0
   5d730:	mov	r3, r1
   5d734:	orrs	r1, r2, r3
   5d738:	ldr	r3, [pc, #3684]	; 5e5a4 <fputs@plt+0x4d40c>
   5d73c:	movne	r3, #2048	; 0x800
   5d740:	str	r3, [sp, #56]	; 0x38
   5d744:	add	r3, sp, #112	; 0x70
   5d748:	str	r3, [sp, #8]
   5d74c:	add	r3, sp, #108	; 0x6c
   5d750:	str	r3, [sp, #4]
   5d754:	ldr	r3, [sp, #52]	; 0x34
   5d758:	str	r3, [sp]
   5d75c:	ldrd	r2, [sp, #32]
   5d760:	ldr	r0, [sp, #40]	; 0x28
   5d764:	bl	1db18 <fputs@plt+0xc980>
   5d768:	cmp	r0, #0
   5d76c:	beq	5d7bc <fputs@plt+0x4c624>
   5d770:	ldr	r3, [sp, #108]	; 0x6c
   5d774:	str	r3, [r4, #8]
   5d778:	ldr	r3, [sp, #112]	; 0x70
   5d77c:	str	r3, [r4, #12]
   5d780:	cmp	r6, #75	; 0x4b
   5d784:	moveq	r3, #1
   5d788:	beq	5d7b0 <fputs@plt+0x4c618>
   5d78c:	cmp	r6, #76	; 0x4c
   5d790:	moveq	r3, #256	; 0x100
   5d794:	beq	5d7b0 <fputs@plt+0x4c618>
   5d798:	cmp	r6, #73	; 0x49
   5d79c:	moveq	r3, #128	; 0x80
   5d7a0:	subne	r2, r6, #79	; 0x4f
   5d7a4:	movne	r3, #2
   5d7a8:	lslne	r3, r3, r2
   5d7ac:	uxthne	r3, r3
   5d7b0:	ldr	r2, [sp, #56]	; 0x38
   5d7b4:	and	r3, r3, r2
   5d7b8:	strh	r3, [r4, #18]
   5d7bc:	cmp	r6, #73	; 0x49
   5d7c0:	ldrheq	r3, [r4, #20]
   5d7c4:	orreq	r3, r3, #2048	; 0x800
   5d7c8:	strheq	r3, [r4, #20]
   5d7cc:	cmp	r7, #0
   5d7d0:	beq	5d648 <fputs@plt+0x4c4b0>
   5d7d4:	ldrd	r2, [r4, #32]
   5d7d8:	add	r1, sp, #112	; 0x70
   5d7dc:	str	r1, [sp, #8]
   5d7e0:	add	r1, sp, #108	; 0x6c
   5d7e4:	str	r1, [sp, #4]
   5d7e8:	str	r7, [sp]
   5d7ec:	ldr	r0, [sp, #40]	; 0x28
   5d7f0:	bl	1db18 <fputs@plt+0xc980>
   5d7f4:	cmp	r0, #0
   5d7f8:	beq	5d648 <fputs@plt+0x4c4b0>
   5d7fc:	ldr	r3, [r4, #8]
   5d800:	cmp	r3, #0
   5d804:	blt	5d980 <fputs@plt+0x4c7e8>
   5d808:	mov	r2, #0
   5d80c:	mov	r1, r5
   5d810:	mov	r0, sl
   5d814:	bl	20f5c <fputs@plt+0xfdc4>
   5d818:	mov	r7, r0
   5d81c:	ldrb	r3, [sl, #69]	; 0x45
   5d820:	cmp	r3, #0
   5d824:	beq	5d838 <fputs@plt+0x4c6a0>
   5d828:	mov	r1, r0
   5d82c:	mov	r0, sl
   5d830:	bl	23ba4 <fputs@plt+0x12a0c>
   5d834:	b	5d574 <fputs@plt+0x4c3dc>
   5d838:	mov	r2, #3
   5d83c:	mov	r1, r0
   5d840:	ldr	r0, [sp, #20]
   5d844:	bl	240b8 <fputs@plt+0x12f20>
   5d848:	subs	r1, r0, #0
   5d84c:	beq	5d574 <fputs@plt+0x4c3dc>
   5d850:	add	r3, r1, r1, lsl #1
   5d854:	ldr	r0, [sp, #20]
   5d858:	ldr	r2, [r0, #20]
   5d85c:	add	r3, r2, r3, lsl #4
   5d860:	str	r3, [sp, #52]	; 0x34
   5d864:	ldr	r2, [sp, #48]	; 0x30
   5d868:	bl	19c64 <fputs@plt+0x8acc>
   5d86c:	cmp	r6, #73	; 0x49
   5d870:	ldreq	r2, [sp, #52]	; 0x34
   5d874:	moveq	r3, r2
   5d878:	ldrheq	r3, [r3, #20]
   5d87c:	orreq	r3, r3, #2048	; 0x800
   5d880:	strheq	r3, [r2, #20]
   5d884:	ldr	r3, [sp, #20]
   5d888:	ldr	r4, [r3, #20]
   5d88c:	ldr	r3, [sp, #44]	; 0x2c
   5d890:	add	r4, r4, r3
   5d894:	ldrh	r3, [r4, #20]
   5d898:	orr	r3, r3, #8
   5d89c:	strh	r3, [r4, #20]
   5d8a0:	ldr	r3, [fp]
   5d8a4:	ldrh	r3, [r3, #64]	; 0x40
   5d8a8:	tst	r3, #512	; 0x200
   5d8ac:	bne	5d8cc <fputs@plt+0x4c734>
   5d8b0:	ldrb	r3, [r7]
   5d8b4:	cmp	r3, #79	; 0x4f
   5d8b8:	cmpne	r3, #73	; 0x49
   5d8bc:	bne	5d8cc <fputs@plt+0x4c734>
   5d8c0:	ldr	r3, [r7, #4]
   5d8c4:	tst	r3, #1
   5d8c8:	beq	5d8d4 <fputs@plt+0x4c73c>
   5d8cc:	mov	r6, #0
   5d8d0:	b	5d98c <fputs@plt+0x4c7f4>
   5d8d4:	ldr	r0, [r7, #12]
   5d8d8:	bl	1891c <fputs@plt+0x7784>
   5d8dc:	mov	r6, r0
   5d8e0:	ldr	r0, [r7, #16]
   5d8e4:	bl	1891c <fputs@plt+0x7784>
   5d8e8:	cmp	r6, r0
   5d8ec:	beq	5d8fc <fputs@plt+0x4c764>
   5d8f0:	cmp	r0, #66	; 0x42
   5d8f4:	cmphi	r6, #66	; 0x42
   5d8f8:	bls	5d8cc <fputs@plt+0x4c734>
   5d8fc:	ldr	r2, [r7, #16]
   5d900:	ldr	r1, [r7, #12]
   5d904:	mov	r0, fp
   5d908:	bl	38c98 <fputs@plt+0x27b00>
   5d90c:	cmp	r0, #0
   5d910:	beq	5d96c <fputs@plt+0x4c7d4>
   5d914:	ldr	r1, [pc, #3224]	; 5e5b4 <fputs@plt+0x4d41c>
   5d918:	ldr	r0, [r0]
   5d91c:	bl	13ec8 <fputs@plt+0x2d30>
   5d920:	cmp	r0, #0
   5d924:	beq	5d96c <fputs@plt+0x4c7d4>
   5d928:	ldr	r1, [r7, #12]
   5d92c:	mov	r0, fp
   5d930:	bl	38acc <fputs@plt+0x27934>
   5d934:	cmp	r0, #0
   5d938:	ldrne	r6, [r0]
   5d93c:	moveq	r6, #0
   5d940:	ldr	r1, [r7, #16]
   5d944:	mov	r0, fp
   5d948:	bl	38acc <fputs@plt+0x27934>
   5d94c:	cmp	r0, #0
   5d950:	ldrne	r1, [r0]
   5d954:	moveq	r1, #0
   5d958:	mov	r0, r6
   5d95c:	bl	13ec8 <fputs@plt+0x2d30>
   5d960:	cmp	r0, #0
   5d964:	movne	r6, #0
   5d968:	bne	5d98c <fputs@plt+0x4c7f4>
   5d96c:	ldrh	r3, [r4, #18]
   5d970:	orr	r3, r3, #2048	; 0x800
   5d974:	strh	r3, [r4, #18]
   5d978:	mov	r6, #2048	; 0x800
   5d97c:	b	5d98c <fputs@plt+0x4c7f4>
   5d980:	mov	r7, r5
   5d984:	str	r4, [sp, #52]	; 0x34
   5d988:	mov	r6, #0
   5d98c:	ldr	ip, [r7, #16]
   5d990:	ldr	r2, [ip, #4]
   5d994:	and	r0, r2, #256	; 0x100
   5d998:	ldr	r1, [r7, #12]
   5d99c:	ldr	r3, [r1, #4]
   5d9a0:	and	r3, r3, #256	; 0x100
   5d9a4:	cmp	r0, r3
   5d9a8:	beq	5da50 <fputs@plt+0x4c8b8>
   5d9ac:	ldr	r3, [r7, #16]
   5d9b0:	ldr	r2, [r7, #12]
   5d9b4:	str	r2, [r7, #16]
   5d9b8:	str	r3, [r7, #12]
   5d9bc:	ldrb	r3, [r7]
   5d9c0:	cmp	r3, #79	; 0x4f
   5d9c4:	subhi	r3, r3, #80	; 0x50
   5d9c8:	eorhi	r3, r3, #2
   5d9cc:	addhi	r3, r3, #80	; 0x50
   5d9d0:	strbhi	r3, [r7]
   5d9d4:	ldr	r3, [sp, #108]	; 0x6c
   5d9d8:	ldr	r1, [sp, #52]	; 0x34
   5d9dc:	str	r3, [r1, #8]
   5d9e0:	ldr	r3, [sp, #112]	; 0x70
   5d9e4:	mov	ip, r1
   5d9e8:	str	r3, [r1, #12]
   5d9ec:	ldrd	r2, [sp, #24]
   5d9f0:	ldrd	r0, [sp, #32]
   5d9f4:	orr	r2, r2, r0
   5d9f8:	orr	r3, r3, r1
   5d9fc:	strd	r2, [ip, #32]
   5da00:	strd	r8, [ip, #40]	; 0x28
   5da04:	ldrb	r3, [r7]
   5da08:	cmp	r3, #75	; 0x4b
   5da0c:	moveq	r3, #1
   5da10:	beq	5da38 <fputs@plt+0x4c8a0>
   5da14:	cmp	r3, #76	; 0x4c
   5da18:	moveq	r3, #256	; 0x100
   5da1c:	beq	5da38 <fputs@plt+0x4c8a0>
   5da20:	cmp	r3, #73	; 0x49
   5da24:	subne	r2, r3, #79	; 0x4f
   5da28:	movne	r3, #2
   5da2c:	lslne	r3, r3, r2
   5da30:	uxthne	r3, r3
   5da34:	moveq	r3, #128	; 0x80
   5da38:	add	r6, r6, r3
   5da3c:	ldr	r9, [sp, #56]	; 0x38
   5da40:	and	r9, r9, r6
   5da44:	ldr	r3, [sp, #52]	; 0x34
   5da48:	strh	r9, [r3, #18]
   5da4c:	b	5d648 <fputs@plt+0x4c4b0>
   5da50:	cmp	r0, #0
   5da54:	bicne	r2, r2, #256	; 0x100
   5da58:	strne	r2, [ip, #4]
   5da5c:	bne	5d9ac <fputs@plt+0x4c814>
   5da60:	mov	r0, fp
   5da64:	bl	38acc <fputs@plt+0x27934>
   5da68:	cmp	r0, #0
   5da6c:	ldrne	r2, [r7, #12]
   5da70:	ldrne	r3, [r2, #4]
   5da74:	orrne	r3, r3, #256	; 0x100
   5da78:	strne	r3, [r2, #4]
   5da7c:	b	5d9ac <fputs@plt+0x4c814>
   5da80:	ldr	r3, [sp, #20]
   5da84:	ldrb	r3, [r3, #8]
   5da88:	cmp	r3, #72	; 0x48
   5da8c:	bne	5d658 <fputs@plt+0x4c4c0>
   5da90:	ldr	r7, [r5, #20]
   5da94:	ldr	r9, [pc, #2828]	; 5e5a8 <fputs@plt+0x4d410>
   5da98:	mov	r8, #0
   5da9c:	ldr	r6, [sp, #52]	; 0x34
   5daa0:	ldrb	r4, [r6, r9]
   5daa4:	mov	r2, r8
   5daa8:	ldr	r1, [r5, #12]
   5daac:	mov	r0, sl
   5dab0:	bl	20f5c <fputs@plt+0xfdc4>
   5dab4:	str	r0, [sp, #32]
   5dab8:	ldr	r3, [r7, #4]
   5dabc:	add	r1, r6, r6, lsl #2
   5dac0:	mov	r2, r8
   5dac4:	ldr	r1, [r3, r1, lsl #2]
   5dac8:	mov	r0, sl
   5dacc:	bl	20f5c <fputs@plt+0xfdc4>
   5dad0:	str	r8, [sp]
   5dad4:	mov	r3, r0
   5dad8:	ldr	r2, [sp, #32]
   5dadc:	mov	r1, r4
   5dae0:	mov	r0, fp
   5dae4:	bl	35ea4 <fputs@plt+0x24d0c>
   5dae8:	mov	r4, r0
   5daec:	mov	r1, r5
   5daf0:	bl	19c3c <fputs@plt+0x8aa4>
   5daf4:	mov	r2, #3
   5daf8:	mov	r1, r4
   5dafc:	ldr	r4, [sp, #20]
   5db00:	mov	r0, r4
   5db04:	bl	240b8 <fputs@plt+0x12f20>
   5db08:	str	r0, [sp, #32]
   5db0c:	mov	r2, r0
   5db10:	mov	r1, r4
   5db14:	ldr	r0, [sp, #40]	; 0x28
   5db18:	bl	5d554 <fputs@plt+0x4c3bc>
   5db1c:	mov	r0, r4
   5db20:	ldr	r4, [r4, #20]
   5db24:	ldr	r2, [sp, #48]	; 0x30
   5db28:	ldr	r1, [sp, #32]
   5db2c:	bl	19c64 <fputs@plt+0x8acc>
   5db30:	add	r6, r6, #1
   5db34:	cmp	r6, #2
   5db38:	bne	5daa0 <fputs@plt+0x4c908>
   5db3c:	ldr	r3, [sp, #44]	; 0x2c
   5db40:	add	r4, r4, r3
   5db44:	b	5d648 <fputs@plt+0x4c4b0>
   5db48:	ldr	r3, [sp, #20]
   5db4c:	ldr	r7, [r3]
   5db50:	str	r7, [sp, #80]	; 0x50
   5db54:	ldr	r2, [r7]
   5db58:	str	r2, [sp, #84]	; 0x54
   5db5c:	ldr	r8, [r2]
   5db60:	str	r8, [sp, #60]	; 0x3c
   5db64:	ldr	r3, [r3, #20]
   5db68:	ldr	r1, [sp, #44]	; 0x2c
   5db6c:	add	r4, r3, r1
   5db70:	str	r4, [sp, #76]	; 0x4c
   5db74:	ldr	r9, [r3, r1]
   5db78:	str	r9, [sp, #96]	; 0x60
   5db7c:	mov	r2, #416	; 0x1a0
   5db80:	mov	r3, #0
   5db84:	mov	r0, r8
   5db88:	bl	1c1a4 <fputs@plt+0xb00c>
   5db8c:	mov	r6, r0
   5db90:	str	r0, [sp, #72]	; 0x48
   5db94:	mov	r2, r4
   5db98:	str	r0, [r2, #12]
   5db9c:	cmp	r0, #0
   5dba0:	beq	5e308 <fputs@plt+0x4d170>
   5dba4:	ldrh	r3, [r4, #20]
   5dba8:	orr	r3, r3, #16
   5dbac:	strh	r3, [r4, #20]
   5dbb0:	add	r4, r0, #24
   5dbb4:	mov	r2, #384	; 0x180
   5dbb8:	mov	r1, #0
   5dbbc:	mov	r0, r4
   5dbc0:	bl	10f64 <memset@plt>
   5dbc4:	mov	r2, r6
   5dbc8:	str	r7, [r2]
   5dbcc:	mov	r3, #0
   5dbd0:	str	r3, [r2, #4]
   5dbd4:	str	r3, [r2, #12]
   5dbd8:	mov	r3, #8
   5dbdc:	str	r3, [r2, #16]
   5dbe0:	mov	r3, r2
   5dbe4:	str	r4, [r2, #20]
   5dbe8:	mov	r2, #71	; 0x47
   5dbec:	mov	r1, r9
   5dbf0:	mov	r4, r3
   5dbf4:	mov	r0, r3
   5dbf8:	bl	24218 <fputs@plt+0x13080>
   5dbfc:	mov	r1, r4
   5dc00:	ldr	r0, [sp, #40]	; 0x28
   5dc04:	bl	5eb38 <fputs@plt+0x4d9a0>
   5dc08:	ldrb	r3, [r8, #69]	; 0x45
   5dc0c:	cmp	r3, #0
   5dc10:	bne	5e308 <fputs@plt+0x4d170>
   5dc14:	ldr	r9, [r4, #12]
   5dc18:	ldr	r4, [r4, #20]
   5dc1c:	subs	r9, r9, #1
   5dc20:	bmi	5e8d8 <fputs@plt+0x4d740>
   5dc24:	add	r4, r4, #48	; 0x30
   5dc28:	mvn	r2, #0
   5dc2c:	mvn	r3, #0
   5dc30:	strd	r2, [sp, #32]
   5dc34:	add	r1, r7, #68	; 0x44
   5dc38:	str	r1, [sp, #56]	; 0x38
   5dc3c:	str	fp, [sp, #88]	; 0x58
   5dc40:	str	sl, [sp, #92]	; 0x5c
   5dc44:	str	r5, [sp, #100]	; 0x64
   5dc48:	mov	sl, r2
   5dc4c:	mov	fp, r3
   5dc50:	b	5ddbc <fputs@plt+0x4cc24>
   5dc54:	mov	r2, #408	; 0x198
   5dc58:	mov	r3, #0
   5dc5c:	ldr	r8, [sp, #60]	; 0x3c
   5dc60:	mov	r0, r8
   5dc64:	bl	13b5c <fputs@plt+0x29c4>
   5dc68:	subs	r6, r0, #0
   5dc6c:	beq	5de6c <fputs@plt+0x4ccd4>
   5dc70:	str	r6, [r4, #-36]	; 0xffffffdc
   5dc74:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5dc78:	orr	r3, r3, #32
   5dc7c:	strh	r3, [r4, #-28]	; 0xffffffe4
   5dc80:	mov	r3, #1024	; 0x400
   5dc84:	strh	r3, [r4, #-30]	; 0xffffffe2
   5dc88:	add	r7, r6, #24
   5dc8c:	mov	r2, #384	; 0x180
   5dc90:	mov	r1, #0
   5dc94:	mov	r0, r7
   5dc98:	bl	10f64 <memset@plt>
   5dc9c:	ldr	r3, [sp, #20]
   5dca0:	ldr	r3, [r3]
   5dca4:	str	r3, [r6]
   5dca8:	mov	r2, #0
   5dcac:	str	r2, [r6, #4]
   5dcb0:	str	r2, [r6, #12]
   5dcb4:	mov	r2, #8
   5dcb8:	str	r2, [r6, #16]
   5dcbc:	str	r7, [r6, #20]
   5dcc0:	mov	r2, #72	; 0x48
   5dcc4:	ldr	r1, [r4, #-48]	; 0xffffffd0
   5dcc8:	mov	r0, r6
   5dccc:	bl	24218 <fputs@plt+0x13080>
   5dcd0:	mov	r1, r6
   5dcd4:	ldr	r0, [sp, #40]	; 0x28
   5dcd8:	bl	5eb38 <fputs@plt+0x4d9a0>
   5dcdc:	ldr	r3, [sp, #20]
   5dce0:	str	r3, [r6, #4]
   5dce4:	ldrb	r3, [r8, #69]	; 0x45
   5dce8:	cmp	r3, #0
   5dcec:	movne	r2, #0
   5dcf0:	movne	r3, #0
   5dcf4:	bne	5dd7c <fputs@plt+0x4cbe4>
   5dcf8:	ldr	r5, [r6, #20]
   5dcfc:	ldr	r6, [r6, #12]
   5dd00:	cmp	r6, #0
   5dd04:	ble	5de2c <fputs@plt+0x4cc94>
   5dd08:	add	r5, r5, #48	; 0x30
   5dd0c:	ldr	r8, [sp, #52]	; 0x34
   5dd10:	mov	r2, #0
   5dd14:	mov	r3, #0
   5dd18:	strd	sl, [sp, #32]
   5dd1c:	mov	fp, r4
   5dd20:	mov	r4, r6
   5dd24:	mov	r6, r2
   5dd28:	mov	r7, r3
   5dd2c:	b	5dd40 <fputs@plt+0x4cba8>
   5dd30:	add	r8, r8, #1
   5dd34:	add	r5, r5, #48	; 0x30
   5dd38:	cmp	r8, r4
   5dd3c:	beq	5dd6c <fputs@plt+0x4cbd4>
   5dd40:	ldr	r3, [r5, #-48]	; 0xffffffd0
   5dd44:	ldrb	r0, [r3]
   5dd48:	bl	19c0c <fputs@plt+0x8a74>
   5dd4c:	cmp	r0, #0
   5dd50:	beq	5dd30 <fputs@plt+0x4cb98>
   5dd54:	ldr	r1, [r5, #-40]	; 0xffffffd8
   5dd58:	ldr	r0, [sp, #56]	; 0x38
   5dd5c:	bl	19e0c <fputs@plt+0x8c74>
   5dd60:	orr	r6, r6, r0
   5dd64:	orr	r7, r7, r1
   5dd68:	b	5dd30 <fputs@plt+0x4cb98>
   5dd6c:	mov	r2, r6
   5dd70:	mov	r3, r7
   5dd74:	mov	r4, fp
   5dd78:	ldrd	sl, [sp, #32]
   5dd7c:	and	r2, r2, sl
   5dd80:	and	r3, r3, fp
   5dd84:	mov	sl, r2
   5dd88:	mov	fp, r3
   5dd8c:	mov	r2, #0
   5dd90:	mov	r3, #0
   5dd94:	strd	r2, [sp, #32]
   5dd98:	sub	r9, r9, #1
   5dd9c:	add	r4, r4, #48	; 0x30
   5dda0:	orr	r2, sl, fp
   5dda4:	mvn	r3, r9
   5dda8:	lsr	r3, r3, #31
   5ddac:	cmp	r2, #0
   5ddb0:	moveq	r3, #0
   5ddb4:	cmp	r3, #0
   5ddb8:	beq	5de8c <fputs@plt+0x4ccf4>
   5ddbc:	ldrh	r6, [r4, #-30]	; 0xffffffe2
   5ddc0:	lsls	r3, r6, #23
   5ddc4:	beq	5dc54 <fputs@plt+0x4cabc>
   5ddc8:	ldrh	r7, [r4, #-28]	; 0xffffffe4
   5ddcc:	tst	r7, #8
   5ddd0:	bne	5dd98 <fputs@plt+0x4cc00>
   5ddd4:	ldr	r1, [r4, #-40]	; 0xffffffd8
   5ddd8:	ldr	r0, [sp, #56]	; 0x38
   5dddc:	bl	19e0c <fputs@plt+0x8c74>
   5dde0:	strd	r0, [sp, #64]	; 0x40
   5dde4:	tst	r7, #2
   5dde8:	bne	5de38 <fputs@plt+0x4cca0>
   5ddec:	ldrd	r0, [sp, #64]	; 0x40
   5ddf0:	mov	r2, r0
   5ddf4:	mov	r3, r1
   5ddf8:	and	r2, r2, sl
   5ddfc:	and	r3, r3, fp
   5de00:	mov	sl, r2
   5de04:	mov	fp, r3
   5de08:	tst	r6, #2
   5de0c:	beq	5de7c <fputs@plt+0x4cce4>
   5de10:	mov	r2, r0
   5de14:	mov	r3, r1
   5de18:	ldrd	r0, [sp, #32]
   5de1c:	and	r2, r2, r0
   5de20:	and	r3, r3, r1
   5de24:	strd	r2, [sp, #32]
   5de28:	b	5dd98 <fputs@plt+0x4cc00>
   5de2c:	mov	r2, #0
   5de30:	mov	r3, #0
   5de34:	b	5dd7c <fputs@plt+0x4cbe4>
   5de38:	ldr	r3, [r4, #-44]	; 0xffffffd4
   5de3c:	ldr	r2, [sp, #72]	; 0x48
   5de40:	ldr	r2, [r2, #20]
   5de44:	add	r3, r3, r3, lsl #1
   5de48:	add	r3, r2, r3, lsl #4
   5de4c:	ldr	r1, [r3, #8]
   5de50:	ldr	r0, [sp, #56]	; 0x38
   5de54:	bl	19e0c <fputs@plt+0x8c74>
   5de58:	ldrd	r2, [sp, #64]	; 0x40
   5de5c:	orr	r2, r2, r0
   5de60:	orr	r3, r3, r1
   5de64:	strd	r2, [sp, #64]	; 0x40
   5de68:	b	5ddec <fputs@plt+0x4cc54>
   5de6c:	mov	r2, #0
   5de70:	mov	r3, #0
   5de74:	strd	r2, [sp, #32]
   5de78:	b	5dd98 <fputs@plt+0x4cc00>
   5de7c:	mov	r2, #0
   5de80:	mov	r3, #0
   5de84:	strd	r2, [sp, #32]
   5de88:	b	5dd98 <fputs@plt+0x4cc00>
   5de8c:	ldr	r5, [sp, #100]	; 0x64
   5de90:	mov	r0, sl
   5de94:	mov	r1, fp
   5de98:	ldr	sl, [sp, #92]	; 0x5c
   5de9c:	ldr	fp, [sp, #88]	; 0x58
   5dea0:	ldr	r3, [sp, #72]	; 0x48
   5dea4:	add	r3, r3, #416	; 0x1a0
   5dea8:	strd	r0, [r3, #-8]
   5deac:	orrs	r3, r0, r1
   5deb0:	bne	5e914 <fputs@plt+0x4d77c>
   5deb4:	mov	r3, #0
   5deb8:	ldr	r2, [sp, #76]	; 0x4c
   5debc:	strh	r3, [r2, #18]
   5dec0:	ldrd	r2, [sp, #32]
   5dec4:	orrs	r3, r2, r3
   5dec8:	beq	5e308 <fputs@plt+0x4d170>
   5decc:	ldr	r9, [sp, #52]	; 0x34
   5ded0:	mvn	r8, #0
   5ded4:	ldr	r3, [sp, #80]	; 0x50
   5ded8:	add	r3, r3, #68	; 0x44
   5dedc:	str	r3, [sp, #56]	; 0x38
   5dee0:	str	fp, [sp, #64]	; 0x40
   5dee4:	str	sl, [sp, #88]	; 0x58
   5dee8:	str	r5, [sp, #92]	; 0x5c
   5deec:	ldr	sl, [sp, #72]	; 0x48
   5def0:	b	5e18c <fputs@plt+0x4cff4>
   5def4:	mvn	r2, #0
   5def8:	mvn	r3, #0
   5defc:	strd	r2, [sp, #32]
   5df00:	b	5e930 <fputs@plt+0x4d798>
   5df04:	ldr	r3, [sp, #20]
   5df08:	ldr	r3, [r3]
   5df0c:	ldr	r3, [r3]
   5df10:	mov	r2, #0
   5df14:	mov	r1, r9
   5df18:	ldr	r0, [r3]
   5df1c:	bl	20f5c <fputs@plt+0xfdc4>
   5df20:	subs	r1, r0, #0
   5df24:	beq	5df70 <fputs@plt+0x4cdd8>
   5df28:	cmp	r4, #2
   5df2c:	moveq	r3, #79	; 0x4f
   5df30:	beq	5df4c <fputs@plt+0x4cdb4>
   5df34:	mov	r3, #79	; 0x4f
   5df38:	add	r3, r3, #1
   5df3c:	sub	r2, r3, #79	; 0x4f
   5df40:	mov	r0, #2
   5df44:	cmp	sl, r0, lsl r2
   5df48:	bne	5df38 <fputs@plt+0x4cda0>
   5df4c:	strb	r3, [r1]
   5df50:	mov	r2, #3
   5df54:	ldr	r4, [sp, #20]
   5df58:	mov	r0, r4
   5df5c:	bl	240b8 <fputs@plt+0x12f20>
   5df60:	mov	r2, r0
   5df64:	mov	r1, r4
   5df68:	ldr	r0, [sp, #40]	; 0x28
   5df6c:	bl	5d554 <fputs@plt+0x4c3bc>
   5df70:	add	r5, r5, #1
   5df74:	add	r6, r6, #48	; 0x30
   5df78:	ldr	r3, [r8, #20]
   5df7c:	ldrh	r2, [r3, #66]	; 0x42
   5df80:	cmp	r2, #1024	; 0x400
   5df84:	beq	5e048 <fputs@plt+0x4ceb0>
   5df88:	cmp	r5, #0
   5df8c:	bne	5e060 <fputs@plt+0x4cec8>
   5df90:	add	r3, r3, #48	; 0x30
   5df94:	cmp	r3, #0
   5df98:	beq	5e060 <fputs@plt+0x4cec8>
   5df9c:	ldrh	r2, [r7, #18]
   5dfa0:	tst	r2, #62	; 0x3e
   5dfa4:	beq	5df70 <fputs@plt+0x4cdd8>
   5dfa8:	ldrh	r4, [r3, #18]
   5dfac:	tst	r4, #62	; 0x3e
   5dfb0:	beq	5df70 <fputs@plt+0x4cdd8>
   5dfb4:	orr	r4, r2, r4
   5dfb8:	bics	r2, r4, #26
   5dfbc:	beq	5dfc8 <fputs@plt+0x4ce30>
   5dfc0:	bics	r2, r4, #38	; 0x26
   5dfc4:	bne	5df70 <fputs@plt+0x4cdd8>
   5dfc8:	ldr	r9, [r7]
   5dfcc:	ldr	sl, [r3]
   5dfd0:	mvn	r2, #0
   5dfd4:	ldr	r1, [sl, #12]
   5dfd8:	ldr	r0, [r9, #12]
   5dfdc:	bl	1d83c <fputs@plt+0xc6a4>
   5dfe0:	cmp	r0, #0
   5dfe4:	bne	5df70 <fputs@plt+0x4cdd8>
   5dfe8:	mvn	r2, #0
   5dfec:	ldr	r1, [sl, #16]
   5dff0:	ldr	r0, [r9, #16]
   5dff4:	bl	1d83c <fputs@plt+0xc6a4>
   5dff8:	cmp	r0, #0
   5dffc:	bne	5df70 <fputs@plt+0x4cdd8>
   5e000:	mov	sl, r4
   5e004:	sub	r3, r4, #1
   5e008:	tst	r3, r4
   5e00c:	beq	5df04 <fputs@plt+0x4cd6c>
   5e010:	and	sl, r4, #24
   5e014:	cmp	sl, #0
   5e018:	movne	sl, #8
   5e01c:	moveq	sl, #32
   5e020:	ldr	r3, [sp, #20]
   5e024:	ldr	r3, [r3]
   5e028:	ldr	r3, [r3]
   5e02c:	mov	r2, #0
   5e030:	mov	r1, r9
   5e034:	ldr	r0, [r3]
   5e038:	bl	20f5c <fputs@plt+0xfdc4>
   5e03c:	subs	r1, r0, #0
   5e040:	bne	5df34 <fputs@plt+0x4cd9c>
   5e044:	b	5df70 <fputs@plt+0x4cdd8>
   5e048:	ldr	r3, [r3, #60]	; 0x3c
   5e04c:	ldr	r2, [r3, #12]
   5e050:	cmp	r5, r2
   5e054:	ldrlt	r3, [r3, #20]
   5e058:	addlt	r3, r3, r6
   5e05c:	blt	5df94 <fputs@plt+0x4cdfc>
   5e060:	add	fp, fp, #1
   5e064:	ldr	r3, [sp, #56]	; 0x38
   5e068:	add	r3, r3, #48	; 0x30
   5e06c:	str	r3, [sp, #56]	; 0x38
   5e070:	ldr	r7, [r8, #20]
   5e074:	ldrh	r3, [r7, #18]
   5e078:	cmp	r3, #1024	; 0x400
   5e07c:	beq	5e0ac <fputs@plt+0x4cf14>
   5e080:	cmp	fp, #0
   5e084:	bne	5e09c <fputs@plt+0x4cf04>
   5e088:	cmp	r7, #0
   5e08c:	beq	5e0cc <fputs@plt+0x4cf34>
   5e090:	mov	r6, #0
   5e094:	mov	r5, r6
   5e098:	b	5df78 <fputs@plt+0x4cde0>
   5e09c:	ldr	fp, [sp, #64]	; 0x40
   5e0a0:	ldr	sl, [sp, #88]	; 0x58
   5e0a4:	ldr	r5, [sp, #92]	; 0x5c
   5e0a8:	b	5dec0 <fputs@plt+0x4cd28>
   5e0ac:	ldr	r3, [r7, #12]
   5e0b0:	ldr	r2, [r3, #12]
   5e0b4:	cmp	fp, r2
   5e0b8:	bge	5e0dc <fputs@plt+0x4cf44>
   5e0bc:	ldr	r7, [r3, #20]
   5e0c0:	ldr	r3, [sp, #56]	; 0x38
   5e0c4:	add	r7, r7, r3
   5e0c8:	b	5e088 <fputs@plt+0x4cef0>
   5e0cc:	ldr	fp, [sp, #64]	; 0x40
   5e0d0:	ldr	sl, [sp, #88]	; 0x58
   5e0d4:	ldr	r5, [sp, #92]	; 0x5c
   5e0d8:	b	5dec0 <fputs@plt+0x4cd28>
   5e0dc:	ldr	fp, [sp, #64]	; 0x40
   5e0e0:	ldr	sl, [sp, #88]	; 0x58
   5e0e4:	ldr	r5, [sp, #92]	; 0x5c
   5e0e8:	b	5dec0 <fputs@plt+0x4cd28>
   5e0ec:	ldr	fp, [sp, #64]	; 0x40
   5e0f0:	ldr	sl, [sp, #88]	; 0x58
   5e0f4:	ldr	r5, [sp, #92]	; 0x5c
   5e0f8:	b	5e95c <fputs@plt+0x4d7c4>
   5e0fc:	sub	r5, r5, #1
   5e100:	add	r4, r4, #48	; 0x30
   5e104:	cmn	r5, #1
   5e108:	beq	5e160 <fputs@plt+0x4cfc8>
   5e10c:	ldrh	r3, [r4, #20]
   5e110:	bic	r3, r3, #64	; 0x40
   5e114:	strh	r3, [r4, #20]
   5e118:	ldr	r6, [r4, #8]
   5e11c:	cmp	r6, r8
   5e120:	beq	5e0fc <fputs@plt+0x4cf64>
   5e124:	mov	r1, r6
   5e128:	ldr	r0, [sp, #56]	; 0x38
   5e12c:	bl	19e0c <fputs@plt+0x8c74>
   5e130:	ldrd	r2, [sp, #32]
   5e134:	and	r2, r2, r0
   5e138:	and	r3, r3, r1
   5e13c:	mov	r0, r2
   5e140:	mov	r1, r3
   5e144:	orrs	r3, r0, r1
   5e148:	beq	5e0fc <fputs@plt+0x4cf64>
   5e14c:	ldr	r8, [r4, #12]
   5e150:	cmp	r5, #0
   5e154:	blt	5e0ec <fputs@plt+0x4cf54>
   5e158:	add	r4, r4, #48	; 0x30
   5e15c:	b	5e1ec <fputs@plt+0x4d054>
   5e160:	ldr	fp, [sp, #64]	; 0x40
   5e164:	ldr	sl, [sp, #88]	; 0x58
   5e168:	ldr	r5, [sp, #92]	; 0x5c
   5e16c:	b	5e95c <fputs@plt+0x4d7c4>
   5e170:	ldr	r3, [r4, #-36]	; 0xffffffdc
   5e174:	cmp	r8, r3
   5e178:	beq	5e1ac <fputs@plt+0x4d014>
   5e17c:	add	r9, r9, #1
   5e180:	mov	r8, r6
   5e184:	cmp	r9, #1
   5e188:	bgt	5e950 <fputs@plt+0x4d7b8>
   5e18c:	ldr	r4, [sl, #20]
   5e190:	ldr	r5, [sl, #12]
   5e194:	subs	r5, r5, #1
   5e198:	bpl	5e10c <fputs@plt+0x4cf74>
   5e19c:	ldr	fp, [sp, #64]	; 0x40
   5e1a0:	ldr	sl, [sp, #88]	; 0x58
   5e1a4:	ldr	r5, [sp, #92]	; 0x5c
   5e1a8:	b	5e95c <fputs@plt+0x4d7c4>
   5e1ac:	ldr	r3, [r4, #-48]	; 0xffffffd0
   5e1b0:	ldr	r0, [r3, #16]
   5e1b4:	bl	1891c <fputs@plt+0x7784>
   5e1b8:	mov	fp, r0
   5e1bc:	ldr	r3, [r4, #-48]	; 0xffffffd0
   5e1c0:	ldr	r0, [r3, #12]
   5e1c4:	bl	1891c <fputs@plt+0x7784>
   5e1c8:	cmp	fp, #0
   5e1cc:	cmpne	r0, fp
   5e1d0:	bne	5e17c <fputs@plt+0x4cfe4>
   5e1d4:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5e1d8:	orr	r3, r3, #64	; 0x40
   5e1dc:	strh	r3, [r4, #-28]	; 0xffffffe4
   5e1e0:	add	r4, r4, #48	; 0x30
   5e1e4:	subs	r5, r5, #1
   5e1e8:	bmi	5e208 <fputs@plt+0x4d070>
   5e1ec:	ldr	r3, [r4, #-40]	; 0xffffffd8
   5e1f0:	cmp	r6, r3
   5e1f4:	beq	5e170 <fputs@plt+0x4cfd8>
   5e1f8:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5e1fc:	bic	r3, r3, #64	; 0x40
   5e200:	strh	r3, [r4, #-28]	; 0xffffffe4
   5e204:	b	5e1e0 <fputs@plt+0x4d048>
   5e208:	ldr	fp, [sp, #64]	; 0x40
   5e20c:	ldr	sl, [sp, #88]	; 0x58
   5e210:	ldr	r5, [sp, #92]	; 0x5c
   5e214:	mov	r3, #1
   5e218:	str	r3, [sp, #52]	; 0x34
   5e21c:	b	5e95c <fputs@plt+0x4d7c4>
   5e220:	sub	r6, r6, #1
   5e224:	add	r4, r4, #48	; 0x30
   5e228:	cmn	r6, #1
   5e22c:	beq	5e278 <fputs@plt+0x4d0e0>
   5e230:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   5e234:	tst	r3, #64	; 0x40
   5e238:	beq	5e220 <fputs@plt+0x4d088>
   5e23c:	ldr	r3, [r4, #-48]	; 0xffffffd0
   5e240:	mov	r2, r8
   5e244:	ldr	r1, [r3, #16]
   5e248:	ldr	r0, [sp, #60]	; 0x3c
   5e24c:	bl	20f5c <fputs@plt+0xfdc4>
   5e250:	mov	r2, r0
   5e254:	mov	r1, r7
   5e258:	ldr	r0, [r9]
   5e25c:	bl	2ce34 <fputs@plt+0x1bc9c>
   5e260:	mov	r7, r0
   5e264:	ldr	r3, [r4, #-48]	; 0xffffffd0
   5e268:	ldr	r1, [r3, #12]
   5e26c:	b	5e220 <fputs@plt+0x4d088>
   5e270:	mov	r1, #0
   5e274:	mov	r7, r1
   5e278:	mov	r2, #0
   5e27c:	ldr	r0, [sp, #60]	; 0x3c
   5e280:	bl	20f5c <fputs@plt+0xfdc4>
   5e284:	mov	r3, #0
   5e288:	str	r3, [sp]
   5e28c:	mov	r2, r0
   5e290:	mov	r1, #75	; 0x4b
   5e294:	ldr	r0, [sp, #84]	; 0x54
   5e298:	bl	35ea4 <fputs@plt+0x24d0c>
   5e29c:	subs	r4, r0, #0
   5e2a0:	beq	5e31c <fputs@plt+0x4d184>
   5e2a4:	ldr	r1, [sp, #96]	; 0x60
   5e2a8:	mov	r0, r4
   5e2ac:	bl	19c3c <fputs@plt+0x8aa4>
   5e2b0:	str	r7, [r4, #20]
   5e2b4:	mov	r2, #3
   5e2b8:	mov	r1, r4
   5e2bc:	ldr	r6, [sp, #20]
   5e2c0:	mov	r0, r6
   5e2c4:	bl	240b8 <fputs@plt+0x12f20>
   5e2c8:	mov	r4, r0
   5e2cc:	mov	r2, r0
   5e2d0:	mov	r1, r6
   5e2d4:	ldr	r0, [sp, #40]	; 0x28
   5e2d8:	bl	5d554 <fputs@plt+0x4c3bc>
   5e2dc:	mov	r0, r6
   5e2e0:	ldr	r3, [r6, #20]
   5e2e4:	ldr	r2, [sp, #44]	; 0x2c
   5e2e8:	add	r3, r3, r2
   5e2ec:	str	r3, [sp, #76]	; 0x4c
   5e2f0:	ldr	r2, [sp, #48]	; 0x30
   5e2f4:	mov	r1, r4
   5e2f8:	bl	19c64 <fputs@plt+0x8acc>
   5e2fc:	mov	r3, #4096	; 0x1000
   5e300:	ldr	r2, [sp, #76]	; 0x4c
   5e304:	strh	r3, [r2, #18]
   5e308:	ldr	r3, [sp, #20]
   5e30c:	ldr	r4, [r3, #20]
   5e310:	ldr	r3, [sp, #44]	; 0x2c
   5e314:	add	r4, r4, r3
   5e318:	b	5d648 <fputs@plt+0x4c4b0>
   5e31c:	mov	r1, r7
   5e320:	ldr	r0, [sp, #60]	; 0x3c
   5e324:	bl	23c38 <fputs@plt+0x12aa0>
   5e328:	b	5e2fc <fputs@plt+0x4d164>
   5e32c:	ldrb	r3, [r5]
   5e330:	cmp	r3, #151	; 0x97
   5e334:	bne	5d658 <fputs@plt+0x4c4c0>
   5e338:	ldr	r3, [r5, #20]
   5e33c:	cmp	r3, #0
   5e340:	beq	5d658 <fputs@plt+0x4c4c0>
   5e344:	ldr	r3, [r3]
   5e348:	cmp	r3, #2
   5e34c:	bne	5d658 <fputs@plt+0x4c4c0>
   5e350:	ldr	r0, [fp]
   5e354:	str	r0, [sp, #72]	; 0x48
   5e358:	ldr	r1, [r5, #8]
   5e35c:	mov	r3, #0
   5e360:	str	r3, [sp]
   5e364:	mov	r3, #1
   5e368:	mov	r2, #2
   5e36c:	bl	24d7c <fputs@plt+0x13be4>
   5e370:	cmp	r0, #0
   5e374:	beq	5d658 <fputs@plt+0x4c4c0>
   5e378:	ldrh	r3, [r0, #2]
   5e37c:	str	r3, [sp, #80]	; 0x50
   5e380:	tst	r3, #4
   5e384:	beq	5d658 <fputs@plt+0x4c4c0>
   5e388:	ldr	r7, [r5, #20]
   5e38c:	ldr	r3, [r7, #4]
   5e390:	ldr	r6, [r3, #20]
   5e394:	ldrb	r3, [r6]
   5e398:	cmp	r3, #152	; 0x98
   5e39c:	bne	5d658 <fputs@plt+0x4c4c0>
   5e3a0:	ldr	r3, [r0, #4]
   5e3a4:	ldrb	r2, [r3]
   5e3a8:	str	r2, [sp, #52]	; 0x34
   5e3ac:	ldrb	r2, [r3, #1]
   5e3b0:	str	r2, [sp, #64]	; 0x40
   5e3b4:	ldrb	r3, [r3, #2]
   5e3b8:	str	r3, [sp, #60]	; 0x3c
   5e3bc:	mov	r0, r6
   5e3c0:	bl	1891c <fputs@plt+0x7784>
   5e3c4:	cmp	r0, #66	; 0x42
   5e3c8:	bne	5d658 <fputs@plt+0x4c4c0>
   5e3cc:	ldr	r3, [r6, #44]	; 0x2c
   5e3d0:	ldrb	r3, [r3, #42]	; 0x2a
   5e3d4:	tst	r3, #16
   5e3d8:	bne	5d658 <fputs@plt+0x4c4c0>
   5e3dc:	ldr	r3, [r7, #4]
   5e3e0:	ldr	r0, [r3]
   5e3e4:	bl	17ae0 <fputs@plt+0x6948>
   5e3e8:	mov	r8, r0
   5e3ec:	ldrb	r3, [r0]
   5e3f0:	str	r3, [sp, #76]	; 0x4c
   5e3f4:	cmp	r3, #135	; 0x87
   5e3f8:	beq	5e4e4 <fputs@plt+0x4d34c>
   5e3fc:	ldr	r3, [sp, #76]	; 0x4c
   5e400:	cmp	r3, #97	; 0x61
   5e404:	beq	5e5bc <fputs@plt+0x4d424>
   5e408:	mov	r3, #0
   5e40c:	str	r3, [sp, #56]	; 0x38
   5e410:	mov	r9, r3
   5e414:	mov	r7, r3
   5e418:	str	r3, [sp, #32]
   5e41c:	ldr	r3, [sp, #80]	; 0x50
   5e420:	and	r8, r3, #8
   5e424:	ldr	r0, [sp, #56]	; 0x38
   5e428:	bl	218bc <fputs@plt+0x10724>
   5e42c:	ldr	r3, [sp, #32]
   5e430:	cmp	r3, #0
   5e434:	beq	5d658 <fputs@plt+0x4c4c0>
   5e438:	ldr	r3, [r5, #20]
   5e43c:	ldr	r3, [r3, #4]
   5e440:	ldr	r3, [r3, #20]
   5e444:	str	r3, [sp, #32]
   5e448:	mov	r2, #0
   5e44c:	mov	r1, r7
   5e450:	mov	r0, sl
   5e454:	bl	20f5c <fputs@plt+0xfdc4>
   5e458:	mov	r6, r0
   5e45c:	cmp	r8, #0
   5e460:	bne	5eaf4 <fputs@plt+0x4d95c>
   5e464:	ldr	r3, [fp]
   5e468:	ldrb	r3, [r3, #69]	; 0x45
   5e46c:	cmp	r3, #0
   5e470:	bne	5e4d0 <fputs@plt+0x4d338>
   5e474:	ldrh	r3, [r4, #20]
   5e478:	orr	r3, r3, #1024	; 0x400
   5e47c:	strh	r3, [r4, #20]
   5e480:	ldr	r0, [r7, #8]
   5e484:	ldrb	r3, [r0]
   5e488:	cmp	r3, #0
   5e48c:	beq	5e4d0 <fputs@plt+0x4d338>
   5e490:	mov	r2, #0
   5e494:	ldr	ip, [pc, #284]	; 5e5b8 <fputs@plt+0x4d420>
   5e498:	add	lr, ip, r3
   5e49c:	ldrb	r1, [lr, #320]	; 0x140
   5e4a0:	and	r1, r1, #32
   5e4a4:	bic	r3, r3, r1
   5e4a8:	strb	r3, [r0]
   5e4ac:	ldr	r3, [r6, #8]
   5e4b0:	ldrb	r1, [lr, #64]	; 0x40
   5e4b4:	strb	r1, [r3, r2]
   5e4b8:	add	r2, r2, #1
   5e4bc:	ldr	r3, [r7, #8]
   5e4c0:	add	r0, r3, r2
   5e4c4:	ldrb	r3, [r3, r2]
   5e4c8:	cmp	r3, #0
   5e4cc:	bne	5e498 <fputs@plt+0x4d300>
   5e4d0:	ldrb	r3, [sl, #69]	; 0x45
   5e4d4:	cmp	r3, #0
   5e4d8:	beq	5eb08 <fputs@plt+0x4d970>
   5e4dc:	ldr	r8, [pc, #200]	; 5e5ac <fputs@plt+0x4d414>
   5e4e0:	b	5e9d8 <fputs@plt+0x4d840>
   5e4e4:	ldr	r3, [fp, #480]	; 0x1e0
   5e4e8:	ldrsh	r7, [r0, #32]
   5e4ec:	cmp	r3, #0
   5e4f0:	beq	5e994 <fputs@plt+0x4d7fc>
   5e4f4:	mov	r6, #40	; 0x28
   5e4f8:	mul	r6, r6, r7
   5e4fc:	sub	r6, r6, #40	; 0x28
   5e500:	ldr	r2, [r3, #60]	; 0x3c
   5e504:	add	r6, r2, r6
   5e508:	ldrh	r2, [r6, #8]
   5e50c:	tst	r2, #1
   5e510:	bne	5e994 <fputs@plt+0x4d7fc>
   5e514:	ldr	r0, [r3]
   5e518:	bl	1c1d0 <fputs@plt+0xb038>
   5e51c:	subs	r3, r0, #0
   5e520:	str	r3, [sp, #56]	; 0x38
   5e524:	beq	5e994 <fputs@plt+0x4d7fc>
   5e528:	mov	r1, r6
   5e52c:	mov	r6, r3
   5e530:	mov	r0, r3
   5e534:	bl	2abe8 <fputs@plt+0x19a50>
   5e538:	mov	r2, #1
   5e53c:	mov	r1, #65	; 0x41
   5e540:	mov	r0, r6
   5e544:	bl	30bc8 <fputs@plt+0x1fa30>
   5e548:	ldrh	r3, [r6, #8]
   5e54c:	and	r2, r3, #31
   5e550:	ldr	r3, [pc, #96]	; 5e5b8 <fputs@plt+0x4d420>
   5e554:	add	r3, r3, r2
   5e558:	ldrb	r3, [r3, #3076]	; 0xc04
   5e55c:	cmp	r3, #3
   5e560:	movne	r3, #0
   5e564:	strne	r3, [sp, #32]
   5e568:	beq	5e590 <fputs@plt+0x4d3f8>
   5e56c:	ldr	r3, [fp, #8]
   5e570:	cmp	r7, #32
   5e574:	mvngt	r2, #0
   5e578:	suble	r7, r7, #1
   5e57c:	ldrle	r2, [r3, #188]	; 0xbc
   5e580:	movle	r1, #1
   5e584:	orrle	r2, r2, r1, lsl r7
   5e588:	str	r2, [r3, #188]	; 0xbc
   5e58c:	b	5e5cc <fputs@plt+0x4d434>
   5e590:	ldr	r0, [sp, #56]	; 0x38
   5e594:	bl	2ec10 <fputs@plt+0x1da78>
   5e598:	str	r0, [sp, #32]
   5e59c:	b	5e56c <fputs@plt+0x4d3d4>
   5e5a0:	andeq	r2, r8, ip, lsl r3
   5e5a4:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   5e5a8:	andeq	r2, r8, r8, lsl r3
   5e5ac:	andeq	r6, r8, r4, lsr r6
   5e5b0:	andeq	r0, r0, r3, lsl #2
   5e5b4:	andeq	r6, r8, ip, lsr r6
   5e5b8:			; <UNDEFINED> instruction: 0x000813b0
   5e5bc:	ldr	r3, [r0, #8]
   5e5c0:	str	r3, [sp, #32]
   5e5c4:	mov	r3, #0
   5e5c8:	str	r3, [sp, #56]	; 0x38
   5e5cc:	ldr	r2, [sp, #32]
   5e5d0:	cmp	r2, #0
   5e5d4:	moveq	r9, #0
   5e5d8:	moveq	r7, r9
   5e5dc:	beq	5e41c <fputs@plt+0x4d284>
   5e5e0:	ldrb	r9, [r2]
   5e5e4:	cmp	r9, #0
   5e5e8:	beq	5e744 <fputs@plt+0x4d5ac>
   5e5ec:	ldr	r3, [sp, #52]	; 0x34
   5e5f0:	mov	r0, r3
   5e5f4:	cmp	r9, r3
   5e5f8:	beq	5e750 <fputs@plt+0x4d5b8>
   5e5fc:	ldr	r3, [sp, #64]	; 0x40
   5e600:	mov	ip, r3
   5e604:	cmp	r9, r3
   5e608:	beq	5e760 <fputs@plt+0x4d5c8>
   5e60c:	ldr	r3, [sp, #60]	; 0x3c
   5e610:	mov	r1, r3
   5e614:	cmp	r3, r9
   5e618:	beq	5e770 <fputs@plt+0x4d5d8>
   5e61c:	mov	r9, #0
   5e620:	add	r9, r9, #1
   5e624:	mov	r6, r9
   5e628:	ldrb	r3, [r2, #1]!
   5e62c:	cmp	r3, #0
   5e630:	beq	5e650 <fputs@plt+0x4d4b8>
   5e634:	cmp	r3, r0
   5e638:	beq	5e650 <fputs@plt+0x4d4b8>
   5e63c:	cmp	r3, ip
   5e640:	beq	5e650 <fputs@plt+0x4d4b8>
   5e644:	cmp	r1, r3
   5e648:	bne	5e620 <fputs@plt+0x4d488>
   5e64c:	ldr	r3, [sp, #60]	; 0x3c
   5e650:	cmp	r9, #0
   5e654:	moveq	r7, #0
   5e658:	streq	r7, [sp, #32]
   5e65c:	beq	5e41c <fputs@plt+0x4d284>
   5e660:	ldr	r2, [sp, #32]
   5e664:	add	r2, r2, r6
   5e668:	ldrb	r2, [r2, #-1]
   5e66c:	cmp	r2, #255	; 0xff
   5e670:	beq	5e780 <fputs@plt+0x4d5e8>
   5e674:	ldr	r2, [sp, #52]	; 0x34
   5e678:	cmp	r2, r3
   5e67c:	ldreq	r3, [sp, #32]
   5e680:	addeq	r3, r3, r6
   5e684:	ldrbeq	r3, [r3, #1]
   5e688:	clzeq	r3, r3
   5e68c:	lsreq	r3, r3, #5
   5e690:	movne	r3, #0
   5e694:	mov	r9, r3
   5e698:	ldr	r2, [sp, #32]
   5e69c:	mov	r1, #97	; 0x61
   5e6a0:	ldr	r0, [sp, #72]	; 0x48
   5e6a4:	bl	1d33c <fputs@plt+0xc1a4>
   5e6a8:	subs	r7, r0, #0
   5e6ac:	ldrne	r3, [r7, #8]
   5e6b0:	movne	r2, #0
   5e6b4:	strbne	r2, [r3, r6]
   5e6b8:	ldr	r3, [sp, #76]	; 0x4c
   5e6bc:	cmp	r3, #135	; 0x87
   5e6c0:	bne	5e41c <fputs@plt+0x4d284>
   5e6c4:	ldr	r6, [fp, #8]
   5e6c8:	ldrsh	r3, [r8, #32]
   5e6cc:	cmp	r3, #32
   5e6d0:	mvngt	r3, #0
   5e6d4:	suble	r3, r3, #1
   5e6d8:	ldrle	r2, [r6, #188]	; 0xbc
   5e6dc:	movle	r1, #1
   5e6e0:	orrle	r3, r2, r1, lsl r3
   5e6e4:	str	r3, [r6, #188]	; 0xbc
   5e6e8:	cmp	r9, #0
   5e6ec:	beq	5e41c <fputs@plt+0x4d284>
   5e6f0:	ldr	r3, [r8, #8]
   5e6f4:	ldrb	r3, [r3, #1]
   5e6f8:	cmp	r3, #0
   5e6fc:	beq	5e41c <fputs@plt+0x4d284>
   5e700:	mov	r0, fp
   5e704:	bl	183fc <fputs@plt+0x7264>
   5e708:	str	r0, [sp, #52]	; 0x34
   5e70c:	mov	r2, r0
   5e710:	mov	r1, r8
   5e714:	mov	r0, fp
   5e718:	bl	59f0c <fputs@plt+0x48d74>
   5e71c:	ldr	r1, [r6, #32]
   5e720:	sub	r1, r1, #1
   5e724:	mov	r0, r6
   5e728:	bl	17178 <fputs@plt+0x5fe0>
   5e72c:	mov	r3, #0
   5e730:	str	r3, [r0, #12]
   5e734:	ldr	r1, [sp, #52]	; 0x34
   5e738:	mov	r0, fp
   5e73c:	bl	1842c <fputs@plt+0x7294>
   5e740:	b	5e41c <fputs@plt+0x4d284>
   5e744:	mov	r7, #0
   5e748:	str	r7, [sp, #32]
   5e74c:	b	5e41c <fputs@plt+0x4d284>
   5e750:	mov	r9, #0
   5e754:	mov	r7, r9
   5e758:	str	r9, [sp, #32]
   5e75c:	b	5e41c <fputs@plt+0x4d284>
   5e760:	mov	r9, #0
   5e764:	mov	r7, r9
   5e768:	str	r9, [sp, #32]
   5e76c:	b	5e41c <fputs@plt+0x4d284>
   5e770:	mov	r9, #0
   5e774:	mov	r7, r9
   5e778:	str	r9, [sp, #32]
   5e77c:	b	5e41c <fputs@plt+0x4d284>
   5e780:	mov	r9, #0
   5e784:	mov	r7, r9
   5e788:	str	r9, [sp, #32]
   5e78c:	b	5e41c <fputs@plt+0x4d284>
   5e790:	ldr	r3, [r5, #20]
   5e794:	cmp	r3, #0
   5e798:	beq	5d67c <fputs@plt+0x4c4e4>
   5e79c:	ldr	r2, [r3]
   5e7a0:	cmp	r2, #2
   5e7a4:	bne	5d67c <fputs@plt+0x4c4e4>
   5e7a8:	ldr	r6, [r3, #4]
   5e7ac:	ldr	r8, [r6, #20]
   5e7b0:	ldrb	r3, [r8]
   5e7b4:	cmp	r3, #152	; 0x98
   5e7b8:	bne	5d67c <fputs@plt+0x4c4e4>
   5e7bc:	ldr	r3, [r8, #44]	; 0x2c
   5e7c0:	ldrb	r3, [r3, #42]	; 0x2a
   5e7c4:	tst	r3, #16
   5e7c8:	beq	5d67c <fputs@plt+0x4c4e4>
   5e7cc:	ldr	r9, [r5, #8]
   5e7d0:	mov	r5, #0
   5e7d4:	add	r7, sp, #112	; 0x70
   5e7d8:	ldr	r1, [r7, r5, lsl #3]
   5e7dc:	mov	r0, r9
   5e7e0:	bl	13ec8 <fputs@plt+0x2d30>
   5e7e4:	cmp	r0, #0
   5e7e8:	beq	5e7fc <fputs@plt+0x4d664>
   5e7ec:	add	r5, r5, #1
   5e7f0:	cmp	r5, #4
   5e7f4:	bne	5e7d8 <fputs@plt+0x4d640>
   5e7f8:	b	5d67c <fputs@plt+0x4c4e4>
   5e7fc:	add	r3, sp, #144	; 0x90
   5e800:	add	r5, r3, r5, lsl #3
   5e804:	ldrb	r9, [r5, #-28]	; 0xffffffe4
   5e808:	ldr	r5, [r6]
   5e80c:	mov	r1, r5
   5e810:	ldr	r0, [sp, #16]
   5e814:	bl	19e80 <fputs@plt+0x8ce8>
   5e818:	mov	r6, r0
   5e81c:	mov	r7, r1
   5e820:	mov	r1, r8
   5e824:	ldr	r0, [sp, #16]
   5e828:	bl	19e80 <fputs@plt+0x8ce8>
   5e82c:	and	r0, r0, r6
   5e830:	and	r1, r1, r7
   5e834:	orrs	r3, r0, r1
   5e838:	bne	5d67c <fputs@plt+0x4c4e4>
   5e83c:	mov	r2, #0
   5e840:	mov	r1, r5
   5e844:	mov	r0, sl
   5e848:	bl	20f5c <fputs@plt+0xfdc4>
   5e84c:	mov	r2, #0
   5e850:	str	r2, [sp]
   5e854:	mov	r3, r0
   5e858:	mov	r1, #51	; 0x33
   5e85c:	mov	r0, fp
   5e860:	bl	35ea4 <fputs@plt+0x24d0c>
   5e864:	mov	r2, #3
   5e868:	mov	r1, r0
   5e86c:	ldr	r4, [sp, #20]
   5e870:	mov	r0, r4
   5e874:	bl	240b8 <fputs@plt+0x12f20>
   5e878:	mov	r1, r0
   5e87c:	add	r3, r0, r0, lsl #1
   5e880:	ldr	r5, [r4, #20]
   5e884:	add	r5, r5, r3, lsl #4
   5e888:	strd	r6, [r5, #32]
   5e88c:	ldr	r3, [r8, #28]
   5e890:	str	r3, [r5, #8]
   5e894:	ldrsh	r3, [r8, #32]
   5e898:	str	r3, [r5, #12]
   5e89c:	mov	r3, #64	; 0x40
   5e8a0:	strh	r3, [r5, #18]
   5e8a4:	strb	r9, [r5, #23]
   5e8a8:	ldr	r2, [sp, #48]	; 0x30
   5e8ac:	mov	r0, r4
   5e8b0:	bl	19c64 <fputs@plt+0x8acc>
   5e8b4:	ldr	r4, [r4, #20]
   5e8b8:	ldr	r3, [sp, #44]	; 0x2c
   5e8bc:	add	r4, r4, r3
   5e8c0:	ldrh	r3, [r4, #20]
   5e8c4:	orr	r3, r3, #8
   5e8c8:	strh	r3, [r4, #20]
   5e8cc:	ldrd	r2, [r4, #40]	; 0x28
   5e8d0:	strd	r2, [r5, #40]	; 0x28
   5e8d4:	b	5d67c <fputs@plt+0x4c4e4>
   5e8d8:	ldr	r2, [sp, #72]	; 0x48
   5e8dc:	add	r3, r2, #416	; 0x1a0
   5e8e0:	mvn	r0, #0
   5e8e4:	mvn	r1, #0
   5e8e8:	strd	r0, [r3, #-8]
   5e8ec:	mov	r3, #512	; 0x200
   5e8f0:	ldr	r1, [sp, #76]	; 0x4c
   5e8f4:	strh	r3, [r1, #18]
   5e8f8:	ldr	r3, [r2, #12]
   5e8fc:	cmp	r3, #2
   5e900:	beq	5def4 <fputs@plt+0x4cd5c>
   5e904:	mvn	r2, #0
   5e908:	mvn	r3, #0
   5e90c:	strd	r2, [sp, #32]
   5e910:	b	5decc <fputs@plt+0x4cd34>
   5e914:	mov	r3, #512	; 0x200
   5e918:	ldr	r2, [sp, #76]	; 0x4c
   5e91c:	strh	r3, [r2, #18]
   5e920:	ldr	r3, [sp, #72]	; 0x48
   5e924:	ldr	r3, [r3, #12]
   5e928:	cmp	r3, #2
   5e92c:	bne	5dec0 <fputs@plt+0x4cd28>
   5e930:	mov	r3, #0
   5e934:	str	r3, [sp, #56]	; 0x38
   5e938:	str	fp, [sp, #64]	; 0x40
   5e93c:	str	sl, [sp, #88]	; 0x58
   5e940:	str	r5, [sp, #92]	; 0x5c
   5e944:	ldr	r8, [sp, #72]	; 0x48
   5e948:	mov	fp, r3
   5e94c:	b	5e070 <fputs@plt+0x4ced8>
   5e950:	ldr	fp, [sp, #64]	; 0x40
   5e954:	ldr	sl, [sp, #88]	; 0x58
   5e958:	ldr	r5, [sp, #92]	; 0x5c
   5e95c:	ldr	r3, [sp, #52]	; 0x34
   5e960:	cmp	r3, #0
   5e964:	beq	5e308 <fputs@plt+0x4d170>
   5e968:	ldr	r3, [sp, #72]	; 0x48
   5e96c:	ldr	r6, [r3, #12]
   5e970:	ldr	r4, [r3, #20]
   5e974:	subs	r6, r6, #1
   5e978:	bmi	5e270 <fputs@plt+0x4d0d8>
   5e97c:	add	r4, r4, #48	; 0x30
   5e980:	mov	r1, #0
   5e984:	mov	r7, r1
   5e988:	mov	r8, r1
   5e98c:	ldr	r9, [sp, #80]	; 0x50
   5e990:	b	5e230 <fputs@plt+0x4d098>
   5e994:	mov	r3, #0
   5e998:	str	r3, [sp, #56]	; 0x38
   5e99c:	str	r3, [sp, #32]
   5e9a0:	b	5e56c <fputs@plt+0x4d3d4>
   5e9a4:	ldr	r4, [r6, #8]
   5e9a8:	mov	r0, r4
   5e9ac:	bl	1b3e0 <fputs@plt+0xa248>
   5e9b0:	sub	r0, r0, #1
   5e9b4:	add	r2, r4, r0
   5e9b8:	ldrb	r3, [r4, r0]
   5e9bc:	add	r3, r3, #1
   5e9c0:	strb	r3, [r2]
   5e9c4:	ldr	r3, [pc, #-1048]	; 5e5b4 <fputs@plt+0x4d41c>
   5e9c8:	ldr	r2, [pc, #-1060]	; 5e5ac <fputs@plt+0x4d414>
   5e9cc:	cmp	r8, #0
   5e9d0:	moveq	r8, r2
   5e9d4:	movne	r8, r3
   5e9d8:	mov	r2, #0
   5e9dc:	ldr	r1, [sp, #32]
   5e9e0:	mov	r0, sl
   5e9e4:	bl	20f5c <fputs@plt+0xfdc4>
   5e9e8:	mov	r2, r8
   5e9ec:	mov	r1, r0
   5e9f0:	mov	r0, fp
   5e9f4:	bl	1d388 <fputs@plt+0xc1f0>
   5e9f8:	mov	r4, #0
   5e9fc:	str	r4, [sp]
   5ea00:	mov	r3, r7
   5ea04:	mov	r2, r0
   5ea08:	mov	r1, #83	; 0x53
   5ea0c:	mov	r0, fp
   5ea10:	bl	35ea4 <fputs@plt+0x24d0c>
   5ea14:	str	r0, [sp, #52]	; 0x34
   5ea18:	mov	r1, r5
   5ea1c:	bl	19c3c <fputs@plt+0x8aa4>
   5ea20:	ldr	r7, [pc, #-1144]	; 5e5b0 <fputs@plt+0x4d418>
   5ea24:	mov	r2, r7
   5ea28:	ldr	r1, [sp, #52]	; 0x34
   5ea2c:	ldr	r0, [sp, #20]
   5ea30:	bl	240b8 <fputs@plt+0x12f20>
   5ea34:	mov	r2, r0
   5ea38:	str	r0, [sp, #52]	; 0x34
   5ea3c:	ldr	r1, [sp, #20]
   5ea40:	ldr	r0, [sp, #40]	; 0x28
   5ea44:	bl	5d554 <fputs@plt+0x4c3bc>
   5ea48:	mov	r2, r4
   5ea4c:	ldr	r1, [sp, #32]
   5ea50:	mov	r0, sl
   5ea54:	bl	20f5c <fputs@plt+0xfdc4>
   5ea58:	mov	r2, r8
   5ea5c:	mov	r1, r0
   5ea60:	mov	r0, fp
   5ea64:	bl	1d388 <fputs@plt+0xc1f0>
   5ea68:	str	r4, [sp]
   5ea6c:	mov	r3, r6
   5ea70:	mov	r2, r0
   5ea74:	mov	r1, #82	; 0x52
   5ea78:	mov	r0, fp
   5ea7c:	bl	35ea4 <fputs@plt+0x24d0c>
   5ea80:	mov	r4, r0
   5ea84:	mov	r1, r5
   5ea88:	bl	19c3c <fputs@plt+0x8aa4>
   5ea8c:	mov	r2, r7
   5ea90:	mov	r1, r4
   5ea94:	ldr	r4, [sp, #20]
   5ea98:	mov	r0, r4
   5ea9c:	bl	240b8 <fputs@plt+0x12f20>
   5eaa0:	mov	r6, r0
   5eaa4:	mov	r2, r0
   5eaa8:	mov	r1, r4
   5eaac:	ldr	r0, [sp, #40]	; 0x28
   5eab0:	bl	5d554 <fputs@plt+0x4c3bc>
   5eab4:	ldr	r4, [r4, #20]
   5eab8:	ldr	r3, [sp, #44]	; 0x2c
   5eabc:	add	r4, r4, r3
   5eac0:	cmp	r9, #0
   5eac4:	beq	5d658 <fputs@plt+0x4c4c0>
   5eac8:	ldr	r8, [sp, #48]	; 0x30
   5eacc:	mov	r2, r8
   5ead0:	ldr	r1, [sp, #52]	; 0x34
   5ead4:	ldr	r7, [sp, #20]
   5ead8:	mov	r0, r7
   5eadc:	bl	19c64 <fputs@plt+0x8acc>
   5eae0:	mov	r2, r8
   5eae4:	mov	r1, r6
   5eae8:	mov	r0, r7
   5eaec:	bl	19c64 <fputs@plt+0x8acc>
   5eaf0:	b	5d658 <fputs@plt+0x4c4c0>
   5eaf4:	ldrb	r3, [sl, #69]	; 0x45
   5eaf8:	cmp	r3, #0
   5eafc:	beq	5e9a4 <fputs@plt+0x4d80c>
   5eb00:	ldr	r8, [pc, #-1364]	; 5e5b4 <fputs@plt+0x4d41c>
   5eb04:	b	5e9d8 <fputs@plt+0x4d840>
   5eb08:	ldr	r4, [r6, #8]
   5eb0c:	mov	r0, r4
   5eb10:	bl	1b3e0 <fputs@plt+0xa248>
   5eb14:	sub	r0, r0, #1
   5eb18:	add	r2, r4, r0
   5eb1c:	ldrb	r1, [r4, r0]
   5eb20:	cmp	r1, #64	; 0x40
   5eb24:	moveq	r9, #0
   5eb28:	ldr	r3, [pc, #-1400]	; 5e5b8 <fputs@plt+0x4d420>
   5eb2c:	add	r3, r3, r1
   5eb30:	ldrb	r3, [r3, #64]	; 0x40
   5eb34:	b	5e9bc <fputs@plt+0x4d824>
   5eb38:	push	{r4, r5, r6, lr}
   5eb3c:	mov	r6, r0
   5eb40:	mov	r5, r1
   5eb44:	ldr	r4, [r1, #12]
   5eb48:	subs	r4, r4, #1
   5eb4c:	popmi	{r4, r5, r6, pc}
   5eb50:	mov	r2, r4
   5eb54:	mov	r1, r5
   5eb58:	mov	r0, r6
   5eb5c:	bl	5d554 <fputs@plt+0x4c3bc>
   5eb60:	sub	r4, r4, #1
   5eb64:	cmn	r4, #1
   5eb68:	bne	5eb50 <fputs@plt+0x4d9b8>
   5eb6c:	pop	{r4, r5, r6, pc}
   5eb70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5eb74:	sub	sp, sp, #48	; 0x30
   5eb78:	mov	r6, r0
   5eb7c:	mov	r4, r1
   5eb80:	mov	r7, r2
   5eb84:	mov	r8, r3
   5eb88:	ldr	r5, [r0]
   5eb8c:	ldr	r1, [r1, #64]	; 0x40
   5eb90:	mov	r0, r5
   5eb94:	bl	19604 <fputs@plt+0x846c>
   5eb98:	mov	sl, r0
   5eb9c:	mov	r2, #0
   5eba0:	mov	r1, r7
   5eba4:	mov	r0, r5
   5eba8:	bl	20f5c <fputs@plt+0xfdc4>
   5ebac:	mov	r9, r0
   5ebb0:	mov	r3, #0
   5ebb4:	mov	r2, r3
   5ebb8:	mov	r1, r3
   5ebbc:	mov	r0, r5
   5ebc0:	bl	2c884 <fputs@plt+0x1b6ec>
   5ebc4:	subs	r7, r0, #0
   5ebc8:	beq	5ebf0 <fputs@plt+0x4da58>
   5ebcc:	ldr	r1, [r4]
   5ebd0:	mov	r0, r5
   5ebd4:	bl	1d600 <fputs@plt+0xc468>
   5ebd8:	str	r0, [r7, #16]
   5ebdc:	ldr	r3, [r5, #16]
   5ebe0:	ldr	r1, [r3, sl, lsl #4]
   5ebe4:	mov	r0, r5
   5ebe8:	bl	1d600 <fputs@plt+0xc468>
   5ebec:	str	r0, [r7, #12]
   5ebf0:	mov	r4, #0
   5ebf4:	str	r4, [sp, #20]
   5ebf8:	str	r4, [sp, #16]
   5ebfc:	mov	r3, #65536	; 0x10000
   5ec00:	str	r3, [sp, #12]
   5ec04:	str	r4, [sp, #8]
   5ec08:	str	r4, [sp, #4]
   5ec0c:	str	r4, [sp]
   5ec10:	mov	r3, r9
   5ec14:	mov	r2, r7
   5ec18:	mov	r1, r4
   5ec1c:	mov	r0, r6
   5ec20:	bl	2d00c <fputs@plt+0x1be74>
   5ec24:	mov	r7, r0
   5ec28:	mov	r3, #12
   5ec2c:	strb	r3, [sp, #28]
   5ec30:	str	r8, [sp, #32]
   5ec34:	strb	r4, [sp, #29]
   5ec38:	str	r4, [sp, #36]	; 0x24
   5ec3c:	str	r4, [sp, #40]	; 0x28
   5ec40:	add	r2, sp, #28
   5ec44:	mov	r1, r0
   5ec48:	mov	r0, r6
   5ec4c:	bl	5662c <fputs@plt+0x45494>
   5ec50:	mov	r1, r7
   5ec54:	mov	r0, r5
   5ec58:	bl	23b94 <fputs@plt+0x129fc>
   5ec5c:	add	sp, sp, #48	; 0x30
   5ec60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5ec64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ec68:	sub	sp, sp, #84	; 0x54
   5ec6c:	mov	r6, r0
   5ec70:	str	r1, [sp, #36]	; 0x24
   5ec74:	str	r2, [sp, #24]
   5ec78:	mov	r8, r3
   5ec7c:	ldr	r5, [sp, #120]	; 0x78
   5ec80:	ldr	sl, [sp, #124]	; 0x7c
   5ec84:	ldr	r7, [r0]
   5ec88:	bl	2afc0 <fputs@plt+0x19e28>
   5ec8c:	str	r0, [sp, #28]
   5ec90:	ldr	r3, [sp, #132]	; 0x84
   5ec94:	cmp	r3, #0
   5ec98:	movge	r3, #0
   5ec9c:	strge	r3, [sp, #32]
   5eca0:	blt	5ee84 <fputs@plt+0x4dcec>
   5eca4:	ldr	r3, [r5, #20]
   5eca8:	cmp	r3, #0
   5ecac:	ble	5ee9c <fputs@plt+0x4dd04>
   5ecb0:	mov	r9, #0
   5ecb4:	mov	r4, r9
   5ecb8:	mov	fp, r9
   5ecbc:	cmp	r8, #0
   5ecc0:	ldrne	r2, [r8, #4]
   5ecc4:	lslne	r3, r4, #1
   5ecc8:	ldrshne	r3, [r2, r3]
   5eccc:	mvneq	r3, #0
   5ecd0:	ldr	r2, [sp, #128]	; 0x80
   5ecd4:	ldr	r1, [sp, #24]
   5ecd8:	mov	r0, r6
   5ecdc:	bl	1d3ec <fputs@plt+0xc254>
   5ece0:	str	r0, [sp, #20]
   5ece4:	cmp	sl, #0
   5ece8:	lslne	r3, r4, #2
   5ecec:	ldrshne	r3, [sl, r3]
   5ecf0:	ldrsheq	r3, [r5, #36]	; 0x24
   5ecf4:	ldr	r2, [r5]
   5ecf8:	ldr	r2, [r2, #4]
   5ecfc:	ldr	r2, [r2, r3, lsl #4]
   5ed00:	mov	r1, #27
   5ed04:	mov	r0, r7
   5ed08:	bl	1d33c <fputs@plt+0xc1a4>
   5ed0c:	str	fp, [sp]
   5ed10:	mov	r3, r0
   5ed14:	ldr	r2, [sp, #20]
   5ed18:	mov	r1, #79	; 0x4f
   5ed1c:	mov	r0, r6
   5ed20:	bl	35ea4 <fputs@plt+0x24d0c>
   5ed24:	mov	r2, r0
   5ed28:	mov	r1, r9
   5ed2c:	mov	r0, r7
   5ed30:	bl	24004 <fputs@plt+0x12e6c>
   5ed34:	mov	r9, r0
   5ed38:	add	r4, r4, #1
   5ed3c:	ldr	r3, [r5, #20]
   5ed40:	cmp	r3, r4
   5ed44:	bgt	5ecbc <fputs@plt+0x4db24>
   5ed48:	ldr	r3, [r5]
   5ed4c:	ldr	sl, [sp, #24]
   5ed50:	mov	r2, sl
   5ed54:	ldr	r1, [sp, #132]	; 0x84
   5ed58:	cmp	r3, sl
   5ed5c:	movne	r2, #0
   5ed60:	moveq	r2, #1
   5ed64:	cmp	r1, #0
   5ed68:	movle	r2, #0
   5ed6c:	cmp	r2, #0
   5ed70:	beq	5edf4 <fputs@plt+0x4dc5c>
   5ed74:	ldrb	r3, [sl, #42]	; 0x2a
   5ed78:	tst	r3, #32
   5ed7c:	bne	5eea4 <fputs@plt+0x4dd0c>
   5ed80:	mvn	r3, #0
   5ed84:	ldr	r2, [sp, #128]	; 0x80
   5ed88:	mov	r1, sl
   5ed8c:	mov	r0, r6
   5ed90:	bl	1d3ec <fputs@plt+0xc254>
   5ed94:	mov	r4, r0
   5ed98:	ldr	r3, [sp, #36]	; 0x24
   5ed9c:	ldr	r8, [r3, #52]	; 0x34
   5eda0:	mov	r2, #0
   5eda4:	mov	r1, #152	; 0x98
   5eda8:	mov	r0, r7
   5edac:	bl	1d33c <fputs@plt+0xc1a4>
   5edb0:	subs	r3, r0, #0
   5edb4:	movne	r2, sl
   5edb8:	strne	r2, [r3, #44]	; 0x2c
   5edbc:	strne	r8, [r3, #28]
   5edc0:	mvnne	r2, #0
   5edc4:	strhne	r2, [r3, #32]
   5edc8:	mov	r2, #0
   5edcc:	str	r2, [sp]
   5edd0:	mov	r2, r4
   5edd4:	mov	r1, #78	; 0x4e
   5edd8:	mov	r0, r6
   5eddc:	bl	35ea4 <fputs@plt+0x24d0c>
   5ede0:	mov	r2, r0
   5ede4:	mov	r1, r9
   5ede8:	mov	r0, r7
   5edec:	bl	24004 <fputs@plt+0x12e6c>
   5edf0:	mov	r9, r0
   5edf4:	mov	r2, #32
   5edf8:	mov	r1, #0
   5edfc:	add	r0, sp, #48	; 0x30
   5ee00:	bl	10f64 <memset@plt>
   5ee04:	ldr	r4, [sp, #36]	; 0x24
   5ee08:	str	r4, [sp, #52]	; 0x34
   5ee0c:	str	r6, [sp, #48]	; 0x30
   5ee10:	mov	r1, r9
   5ee14:	add	r0, sp, #48	; 0x30
   5ee18:	bl	35bc8 <fputs@plt+0x24a30>
   5ee1c:	mov	r3, #0
   5ee20:	str	r3, [sp, #8]
   5ee24:	str	r3, [sp, #4]
   5ee28:	str	r3, [sp]
   5ee2c:	mov	r2, r9
   5ee30:	mov	r1, r4
   5ee34:	mov	r0, r6
   5ee38:	bl	53158 <fputs@plt+0x41fc0>
   5ee3c:	mov	r4, r0
   5ee40:	ldr	r3, [sp, #132]	; 0x84
   5ee44:	ldrb	r2, [r5, #24]
   5ee48:	mov	r1, #135	; 0x87
   5ee4c:	ldr	r0, [sp, #28]
   5ee50:	bl	2b55c <fputs@plt+0x1a3c4>
   5ee54:	cmp	r4, #0
   5ee58:	beq	5ee64 <fputs@plt+0x4dccc>
   5ee5c:	mov	r0, r4
   5ee60:	bl	2bbc8 <fputs@plt+0x1aa30>
   5ee64:	mov	r1, r9
   5ee68:	mov	r0, r7
   5ee6c:	bl	23ba4 <fputs@plt+0x12a0c>
   5ee70:	ldr	r3, [sp, #32]
   5ee74:	cmp	r3, #0
   5ee78:	bne	5efa4 <fputs@plt+0x4de0c>
   5ee7c:	add	sp, sp, #84	; 0x54
   5ee80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ee84:	mov	r3, #0
   5ee88:	ldrb	r2, [r5, #24]
   5ee8c:	mov	r1, #136	; 0x88
   5ee90:	bl	2b55c <fputs@plt+0x1a3c4>
   5ee94:	str	r0, [sp, #32]
   5ee98:	b	5eca4 <fputs@plt+0x4db0c>
   5ee9c:	mov	r9, #0
   5eea0:	b	5ed48 <fputs@plt+0x4dbb0>
   5eea4:	ldr	r4, [sp, #24]
   5eea8:	mov	r0, r4
   5eeac:	bl	186b8 <fputs@plt+0x7520>
   5eeb0:	ldrh	r3, [r0, #50]	; 0x32
   5eeb4:	cmp	r3, #0
   5eeb8:	ble	5ef98 <fputs@plt+0x4de00>
   5eebc:	mov	r3, #0
   5eec0:	str	r3, [sp, #20]
   5eec4:	mov	fp, r3
   5eec8:	str	r9, [sp, #44]	; 0x2c
   5eecc:	mov	r9, r0
   5eed0:	str	r6, [sp, #24]
   5eed4:	ldr	sl, [sp, #36]	; 0x24
   5eed8:	mov	r6, r4
   5eedc:	str	r5, [sp, #120]	; 0x78
   5eee0:	mov	r5, r7
   5eee4:	ldr	r2, [r8, #4]
   5eee8:	lsl	r3, fp, #1
   5eeec:	ldrsh	r4, [r2, r3]
   5eef0:	mov	r3, r4
   5eef4:	ldr	r2, [sp, #128]	; 0x80
   5eef8:	mov	r1, r6
   5eefc:	ldr	r0, [sp, #24]
   5ef00:	bl	1d3ec <fputs@plt+0xc254>
   5ef04:	str	r0, [sp, #40]	; 0x28
   5ef08:	ldr	r7, [sl, #52]	; 0x34
   5ef0c:	mov	r2, #0
   5ef10:	mov	r1, #152	; 0x98
   5ef14:	mov	r0, r5
   5ef18:	bl	1d33c <fputs@plt+0xc1a4>
   5ef1c:	subs	r3, r0, #0
   5ef20:	strne	r6, [r3, #44]	; 0x2c
   5ef24:	strne	r7, [r3, #28]
   5ef28:	strhne	r4, [r3, #32]
   5ef2c:	mov	r2, #0
   5ef30:	str	r2, [sp]
   5ef34:	ldr	r2, [sp, #40]	; 0x28
   5ef38:	mov	r1, #79	; 0x4f
   5ef3c:	ldr	r0, [sp, #24]
   5ef40:	bl	35ea4 <fputs@plt+0x24d0c>
   5ef44:	mov	r2, r0
   5ef48:	ldr	r1, [sp, #20]
   5ef4c:	mov	r0, r5
   5ef50:	bl	24004 <fputs@plt+0x12e6c>
   5ef54:	str	r0, [sp, #20]
   5ef58:	add	fp, fp, #1
   5ef5c:	ldrh	r3, [r9, #50]	; 0x32
   5ef60:	cmp	r3, fp
   5ef64:	bgt	5eee4 <fputs@plt+0x4dd4c>
   5ef68:	mov	r7, r5
   5ef6c:	ldr	r9, [sp, #44]	; 0x2c
   5ef70:	ldr	r6, [sp, #24]
   5ef74:	ldr	r5, [sp, #120]	; 0x78
   5ef78:	mov	r3, #0
   5ef7c:	str	r3, [sp]
   5ef80:	ldr	r2, [sp, #20]
   5ef84:	mov	r1, #19
   5ef88:	mov	r0, r6
   5ef8c:	bl	35ea4 <fputs@plt+0x24d0c>
   5ef90:	mov	r2, r0
   5ef94:	b	5ede4 <fputs@plt+0x4dc4c>
   5ef98:	mov	r3, #0
   5ef9c:	str	r3, [sp, #20]
   5efa0:	b	5ef78 <fputs@plt+0x4dde0>
   5efa4:	mov	r1, r3
   5efa8:	ldr	r0, [sp, #28]
   5efac:	bl	171a8 <fputs@plt+0x6010>
   5efb0:	b	5ee7c <fputs@plt+0x4dce4>
   5efb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5efb8:	vpush	{d8-d10}
   5efbc:	sub	sp, sp, #508	; 0x1fc
   5efc0:	mov	sl, r0
   5efc4:	ldr	r3, [r0, #4]
   5efc8:	str	r3, [sp, #36]	; 0x24
   5efcc:	ldr	r8, [r0]
   5efd0:	ldrb	r3, [r8, #66]	; 0x42
   5efd4:	str	r3, [sp, #40]	; 0x28
   5efd8:	ldr	r3, [r0, #8]
   5efdc:	str	r3, [sp, #32]
   5efe0:	ldr	r3, [r8, #32]
   5efe4:	str	r3, [sp, #44]	; 0x2c
   5efe8:	ldr	r3, [r8, #36]	; 0x24
   5efec:	str	r3, [sp, #48]	; 0x30
   5eff0:	bl	1e8ac <fputs@plt+0xd714>
   5eff4:	ldr	r3, [sl, #80]	; 0x50
   5eff8:	cmp	r3, #7
   5effc:	beq	672e0 <fputs@plt+0x56148>
   5f000:	mov	r3, #0
   5f004:	str	r3, [sl, #80]	; 0x50
   5f008:	mov	r0, #0
   5f00c:	mov	r1, #0
   5f010:	strd	r0, [sl, #136]	; 0x88
   5f014:	str	r3, [sl, #20]
   5f018:	str	r3, [r8, #388]	; 0x184
   5f01c:	ldr	r3, [r8, #248]	; 0xf8
   5f020:	cmp	r3, #0
   5f024:	bne	67410 <fputs@plt+0x56278>
   5f028:	ldr	r3, [r8, #304]	; 0x130
   5f02c:	cmp	r3, #0
   5f030:	beq	5f088 <fputs@plt+0x4def0>
   5f034:	ldr	r5, [r8, #312]	; 0x138
   5f038:	mov	r1, r5
   5f03c:	ldr	r0, [sl, #124]	; 0x7c
   5f040:	bl	7dcec <fputs@plt+0x6cb54>
   5f044:	sub	r3, r5, r1
   5f048:	str	r3, [sp, #88]	; 0x58
   5f04c:	ldr	r3, [sl, #76]	; 0x4c
   5f050:	add	r3, r3, r3, lsl #2
   5f054:	ldr	r2, [sp, #36]	; 0x24
   5f058:	add	fp, r2, r3, lsl #2
   5f05c:	mov	r3, #0
   5f060:	str	r3, [sp, #92]	; 0x5c
   5f064:	mov	r9, r3
   5f068:	str	r3, [sp, #112]	; 0x70
   5f06c:	str	r3, [sp, #52]	; 0x34
   5f070:	str	r3, [sp, #24]
   5f074:	mov	r3, sl
   5f078:	mov	sl, r8
   5f07c:	mov	r8, r9
   5f080:	mov	r9, r3
   5f084:	b	63488 <fputs@plt+0x522f0>
   5f088:	mov	r3, #0
   5f08c:	str	r3, [sp, #88]	; 0x58
   5f090:	b	5f04c <fputs@plt+0x4deb4>
   5f094:	ldr	r2, [fp, #4]
   5f098:	add	r2, r2, r2, lsl #2
   5f09c:	lsl	r2, r2, #3
   5f0a0:	ldr	ip, [sp, #32]
   5f0a4:	add	r3, ip, r2
   5f0a8:	mov	r1, #4
   5f0ac:	strh	r1, [r3, #8]
   5f0b0:	ldr	r3, [sp, #36]	; 0x24
   5f0b4:	sub	r1, fp, r3
   5f0b8:	asr	r1, r1, #2
   5f0bc:	add	r3, r1, r1, lsl #1
   5f0c0:	add	r3, r3, r3, lsl #4
   5f0c4:	add	r3, r3, r3, lsl #8
   5f0c8:	add	r3, r3, r3, lsl #16
   5f0cc:	add	r3, r1, r3, lsl #2
   5f0d0:	mov	r0, r3
   5f0d4:	asr	r1, r3, #31
   5f0d8:	strd	r0, [ip, r2]
   5f0dc:	b	63470 <fputs@plt+0x522d8>
   5f0e0:	mov	r3, #0
   5f0e4:	str	r3, [sp, #24]
   5f0e8:	b	63470 <fputs@plt+0x522d8>
   5f0ec:	ldr	r3, [fp, #4]
   5f0f0:	add	r3, r3, r3, lsl #2
   5f0f4:	ldr	r1, [sp, #32]
   5f0f8:	add	r2, r1, r3, lsl #3
   5f0fc:	ldr	r3, [r1, r3, lsl #3]
   5f100:	add	r3, r3, r3, lsl #2
   5f104:	ldr	r1, [sp, #36]	; 0x24
   5f108:	add	fp, r1, r3, lsl #2
   5f10c:	mov	r3, #128	; 0x80
   5f110:	strh	r3, [r2, #8]
   5f114:	b	63484 <fputs@plt+0x522ec>
   5f118:	ldr	r3, [fp, #4]
   5f11c:	add	r3, r3, r3, lsl #2
   5f120:	lsl	r3, r3, #3
   5f124:	ldr	ip, [sp, #32]
   5f128:	add	r2, ip, r3
   5f12c:	ldr	r0, [fp, #12]
   5f130:	sub	r0, r0, #1
   5f134:	asr	r1, r0, #31
   5f138:	strd	r0, [ip, r3]
   5f13c:	mov	r3, #4
   5f140:	strh	r3, [r2, #8]
   5f144:	ldr	r3, [fp, #8]
   5f148:	cmp	r3, #0
   5f14c:	bne	63470 <fputs@plt+0x522d8>
   5f150:	b	63484 <fputs@plt+0x522ec>
   5f154:	ldr	r3, [fp, #4]
   5f158:	add	r3, r3, r3, lsl #2
   5f15c:	ldr	r1, [sp, #32]
   5f160:	add	r2, r1, r3, lsl #3
   5f164:	ldr	r3, [r1, r3, lsl #3]
   5f168:	add	r3, r3, r3, lsl #2
   5f16c:	ldr	r1, [sp, #36]	; 0x24
   5f170:	add	r3, r1, r3, lsl #2
   5f174:	ldr	r3, [r3, #8]
   5f178:	add	r3, r3, r3, lsl #2
   5f17c:	add	r3, r1, r3, lsl #2
   5f180:	sub	fp, r3, #20
   5f184:	mov	r3, #128	; 0x80
   5f188:	strh	r3, [r2, #8]
   5f18c:	b	63484 <fputs@plt+0x522ec>
   5f190:	ldr	r3, [fp, #4]
   5f194:	add	r3, r3, r3, lsl #2
   5f198:	lsl	r0, r3, #3
   5f19c:	ldr	ip, [sp, #32]
   5f1a0:	add	r2, ip, r0
   5f1a4:	mov	r1, #4
   5f1a8:	strh	r1, [r2, #8]
   5f1ac:	ldr	r1, [ip, r3, lsl #3]
   5f1b0:	ldr	lr, [sp, #36]	; 0x24
   5f1b4:	sub	r2, fp, lr
   5f1b8:	asr	r2, r2, #2
   5f1bc:	add	r3, r2, r2, lsl #1
   5f1c0:	add	r3, r3, r3, lsl #4
   5f1c4:	add	r3, r3, r3, lsl #8
   5f1c8:	add	r3, r3, r3, lsl #16
   5f1cc:	add	r3, r2, r3, lsl #2
   5f1d0:	mov	r2, r3
   5f1d4:	asr	r3, r3, #31
   5f1d8:	strd	r2, [ip, r0]
   5f1dc:	add	r1, r1, r1, lsl #2
   5f1e0:	add	fp, lr, r1, lsl #2
   5f1e4:	b	63484 <fputs@plt+0x522ec>
   5f1e8:	ldr	r3, [fp, #12]
   5f1ec:	add	r3, r3, r3, lsl #2
   5f1f0:	ldr	r2, [sp, #32]
   5f1f4:	add	r3, r2, r3, lsl #3
   5f1f8:	ldrh	r3, [r3, #8]
   5f1fc:	tst	r3, #1
   5f200:	beq	63484 <fputs@plt+0x522ec>
   5f204:	ldr	r3, [sp, #36]	; 0x24
   5f208:	sub	r2, fp, r3
   5f20c:	asr	r2, r2, #2
   5f210:	add	r3, r2, r2, lsl #1
   5f214:	add	r3, r3, r3, lsl #4
   5f218:	add	r3, r3, r3, lsl #8
   5f21c:	add	r3, r3, r3, lsl #16
   5f220:	add	r4, r2, r3, lsl #2
   5f224:	ldr	r3, [fp, #4]
   5f228:	cmp	r3, #0
   5f22c:	bne	6753c <fputs@plt+0x563a4>
   5f230:	ldr	r0, [r9, #176]	; 0xb0
   5f234:	cmp	r0, #0
   5f238:	beq	67584 <fputs@plt+0x563ec>
   5f23c:	ldr	r3, [r0, #4]
   5f240:	str	r3, [r9, #176]	; 0xb0
   5f244:	ldr	r3, [r9, #184]	; 0xb8
   5f248:	sub	r3, r3, #1
   5f24c:	str	r3, [r9, #184]	; 0xb8
   5f250:	ldr	r2, [r9, #92]	; 0x5c
   5f254:	str	r2, [sl, #84]	; 0x54
   5f258:	ldr	r3, [sl, #88]	; 0x58
   5f25c:	add	r3, r3, r2
   5f260:	str	r3, [sl, #88]	; 0x58
   5f264:	bl	4e178 <fputs@plt+0x3cfe0>
   5f268:	ldr	r3, [sl, #32]
   5f26c:	str	r3, [sp, #44]	; 0x2c
   5f270:	ldr	r3, [sl, #36]	; 0x24
   5f274:	str	r3, [sp, #48]	; 0x30
   5f278:	ldr	r3, [fp, #8]
   5f27c:	cmp	r3, #4
   5f280:	ldreq	r3, [r9, #4]
   5f284:	addeq	r0, r0, r0, lsl #2
   5f288:	addeq	r0, r3, r0, lsl #2
   5f28c:	ldreq	r0, [r0, #8]
   5f290:	subeq	r0, r0, #1
   5f294:	ldr	r3, [r9, #4]
   5f298:	str	r3, [sp, #36]	; 0x24
   5f29c:	ldr	r2, [r9, #8]
   5f2a0:	str	r2, [sp, #32]
   5f2a4:	add	r0, r0, r0, lsl #2
   5f2a8:	add	fp, r3, r0, lsl #2
   5f2ac:	b	63484 <fputs@plt+0x522ec>
   5f2b0:	ldr	r3, [pc, #3864]	; 601d0 <fputs@plt+0x4f038>
   5f2b4:	add	r3, r3, r2, lsl #2
   5f2b8:	ldr	r2, [r3, #3976]	; 0xf88
   5f2bc:	cmp	r2, #0
   5f2c0:	beq	67568 <fputs@plt+0x563d0>
   5f2c4:	ldr	r3, [fp, #16]
   5f2c8:	cmp	r3, #0
   5f2cc:	beq	5f328 <fputs@plt+0x4e190>
   5f2d0:	ldr	r1, [pc, #3836]	; 601d4 <fputs@plt+0x4f03c>
   5f2d4:	mov	r0, sl
   5f2d8:	bl	3da60 <fputs@plt+0x2c8c8>
   5f2dc:	ldr	r0, [fp, #4]
   5f2e0:	ldr	r3, [sl, #44]	; 0x2c
   5f2e4:	str	r3, [sp]
   5f2e8:	ldr	r3, [sl, #168]	; 0xa8
   5f2ec:	mov	r2, r4
   5f2f0:	ldr	r1, [pc, #3808]	; 601d8 <fputs@plt+0x4f040>
   5f2f4:	bl	319f4 <fputs@plt+0x2085c>
   5f2f8:	mov	r0, sl
   5f2fc:	bl	4e5f0 <fputs@plt+0x3d458>
   5f300:	cmp	r0, #5
   5f304:	moveq	r3, #5
   5f308:	streq	r3, [sl, #80]	; 0x50
   5f30c:	beq	67500 <fputs@plt+0x56368>
   5f310:	ldr	r0, [sl, #80]	; 0x50
   5f314:	cmp	r0, #0
   5f318:	movne	r0, #1
   5f31c:	moveq	r0, #101	; 0x65
   5f320:	b	67500 <fputs@plt+0x56368>
   5f324:	mov	r2, #0
   5f328:	ldr	r1, [pc, #3756]	; 601dc <fputs@plt+0x4f044>
   5f32c:	mov	r0, sl
   5f330:	bl	3da60 <fputs@plt+0x2c8c8>
   5f334:	b	5f2dc <fputs@plt+0x4e144>
   5f338:	mov	r1, fp
   5f33c:	mov	r0, r9
   5f340:	bl	21bd8 <fputs@plt+0x10a40>
   5f344:	ldr	r2, [fp, #4]
   5f348:	asr	r3, r2, #31
   5f34c:	strd	r2, [r0]
   5f350:	b	63484 <fputs@plt+0x522ec>
   5f354:	mov	r1, fp
   5f358:	mov	r0, r9
   5f35c:	bl	21bd8 <fputs@plt+0x10a40>
   5f360:	ldr	r3, [fp, #16]
   5f364:	ldrd	r2, [r3]
   5f368:	strd	r2, [r0]
   5f36c:	b	63484 <fputs@plt+0x522ec>
   5f370:	mov	r1, fp
   5f374:	mov	r0, r9
   5f378:	bl	21bd8 <fputs@plt+0x10a40>
   5f37c:	mov	r3, #8
   5f380:	strh	r3, [r0, #8]
   5f384:	ldr	r3, [fp, #16]
   5f388:	ldrd	r2, [r3]
   5f38c:	strd	r2, [r0]
   5f390:	b	63484 <fputs@plt+0x522ec>
   5f394:	mov	r1, fp
   5f398:	mov	r0, r9
   5f39c:	bl	21bd8 <fputs@plt+0x10a40>
   5f3a0:	mov	r4, r0
   5f3a4:	mov	r3, #24
   5f3a8:	strb	r3, [fp]
   5f3ac:	ldr	r5, [fp, #16]
   5f3b0:	mov	r0, r5
   5f3b4:	bl	1b3e0 <fputs@plt+0xa248>
   5f3b8:	str	r0, [fp, #4]
   5f3bc:	ldr	r6, [sp, #40]	; 0x28
   5f3c0:	cmp	r6, #1
   5f3c4:	beq	5f43c <fputs@plt+0x4e2a4>
   5f3c8:	mov	r3, #0
   5f3cc:	str	r3, [sp]
   5f3d0:	mov	r3, #1
   5f3d4:	mvn	r2, #0
   5f3d8:	mov	r1, r5
   5f3dc:	mov	r0, r4
   5f3e0:	bl	29684 <fputs@plt+0x184ec>
   5f3e4:	cmp	r0, #0
   5f3e8:	bne	67240 <fputs@plt+0x560a8>
   5f3ec:	mov	r1, r6
   5f3f0:	mov	r0, r4
   5f3f4:	bl	2aa84 <fputs@plt+0x198ec>
   5f3f8:	subs	r3, r0, #0
   5f3fc:	str	r3, [sp, #24]
   5f400:	bne	6730c <fputs@plt+0x56174>
   5f404:	mov	r3, #0
   5f408:	str	r3, [r4, #24]
   5f40c:	ldrh	r3, [r4, #8]
   5f410:	orr	r3, r3, #2048	; 0x800
   5f414:	strh	r3, [r4, #8]
   5f418:	ldrsb	r3, [fp, #1]
   5f41c:	cmn	r3, #1
   5f420:	beq	5f4ac <fputs@plt+0x4e314>
   5f424:	mvn	r3, #0
   5f428:	strb	r3, [fp, #1]
   5f42c:	ldr	r3, [r4, #16]
   5f430:	str	r3, [fp, #16]
   5f434:	ldr	r3, [r4, #12]
   5f438:	str	r3, [fp, #4]
   5f43c:	ldr	r2, [fp, #4]
   5f440:	ldr	r3, [sl, #92]	; 0x5c
   5f444:	cmp	r2, r3
   5f448:	bgt	67254 <fputs@plt+0x560bc>
   5f44c:	mov	r1, fp
   5f450:	mov	r0, r9
   5f454:	bl	21bd8 <fputs@plt+0x10a40>
   5f458:	ldr	r3, [pc, #3456]	; 601e0 <fputs@plt+0x4f048>
   5f45c:	strh	r3, [r0, #8]
   5f460:	ldr	r3, [fp, #16]
   5f464:	str	r3, [r0, #16]
   5f468:	ldr	r3, [fp, #4]
   5f46c:	str	r3, [r0, #12]
   5f470:	ldrb	r3, [sp, #40]	; 0x28
   5f474:	strb	r3, [r0, #10]
   5f478:	ldrb	r3, [fp, #3]
   5f47c:	cmp	r3, #0
   5f480:	beq	63484 <fputs@plt+0x522ec>
   5f484:	ldr	r3, [fp, #12]
   5f488:	add	r3, r3, r3, lsl #2
   5f48c:	lsl	r3, r3, #3
   5f490:	ldr	r2, [sp, #32]
   5f494:	add	r2, r2, r3
   5f498:	ldrd	r2, [r2]
   5f49c:	orrs	r3, r2, r3
   5f4a0:	movne	r3, #2576	; 0xa10
   5f4a4:	strhne	r3, [r0, #8]
   5f4a8:	b	63484 <fputs@plt+0x522ec>
   5f4ac:	ldr	r1, [fp, #16]
   5f4b0:	mov	r0, sl
   5f4b4:	bl	1fc00 <fputs@plt+0xea68>
   5f4b8:	b	5f424 <fputs@plt+0x4e28c>
   5f4bc:	mov	r1, fp
   5f4c0:	mov	r0, r9
   5f4c4:	bl	21bd8 <fputs@plt+0x10a40>
   5f4c8:	mov	r4, r0
   5f4cc:	ldr	r5, [fp, #12]
   5f4d0:	ldr	r3, [fp, #8]
   5f4d4:	sub	r5, r5, r3
   5f4d8:	ldr	r3, [fp, #4]
   5f4dc:	ldr	r6, [pc, #3336]	; 601ec <fputs@plt+0x4f054>
   5f4e0:	cmp	r3, #0
   5f4e4:	moveq	r6, #1
   5f4e8:	strh	r6, [r0, #8]
   5f4ec:	cmp	r5, #0
   5f4f0:	ble	63484 <fputs@plt+0x522ec>
   5f4f4:	add	r4, r4, #40	; 0x28
   5f4f8:	mov	r0, r4
   5f4fc:	bl	219f0 <fputs@plt+0x10858>
   5f500:	strh	r6, [r4, #8]
   5f504:	subs	r5, r5, #1
   5f508:	bne	5f4f4 <fputs@plt+0x4e35c>
   5f50c:	b	63484 <fputs@plt+0x522ec>
   5f510:	ldr	r3, [fp, #4]
   5f514:	add	r3, r3, r3, lsl #2
   5f518:	ldr	r2, [sp, #32]
   5f51c:	add	r3, r2, r3, lsl #3
   5f520:	ldrh	r2, [r3, #8]
   5f524:	bic	r2, r2, #128	; 0x80
   5f528:	orr	r2, r2, #1
   5f52c:	strh	r2, [r3, #8]
   5f530:	b	63484 <fputs@plt+0x522ec>
   5f534:	mov	r1, fp
   5f538:	mov	r0, r9
   5f53c:	bl	21bd8 <fputs@plt+0x10a40>
   5f540:	mov	r4, r0
   5f544:	ldr	r2, [fp, #4]
   5f548:	ldr	r1, [fp, #16]
   5f54c:	mov	r3, #0
   5f550:	str	r3, [sp]
   5f554:	bl	29684 <fputs@plt+0x184ec>
   5f558:	ldrb	r3, [sp, #40]	; 0x28
   5f55c:	strb	r3, [r4, #10]
   5f560:	b	63484 <fputs@plt+0x522ec>
   5f564:	ldr	r3, [fp, #4]
   5f568:	add	r3, r3, r3, lsl #2
   5f56c:	lsl	r3, r3, #3
   5f570:	sub	r3, r3, #40	; 0x28
   5f574:	ldr	r4, [r9, #60]	; 0x3c
   5f578:	add	r4, r4, r3
   5f57c:	mov	r0, r4
   5f580:	bl	170f0 <fputs@plt+0x5f58>
   5f584:	cmp	r0, #0
   5f588:	bne	67268 <fputs@plt+0x560d0>
   5f58c:	mov	r1, fp
   5f590:	mov	r0, r9
   5f594:	bl	21bd8 <fputs@plt+0x10a40>
   5f598:	mov	r2, #2048	; 0x800
   5f59c:	mov	r1, r4
   5f5a0:	bl	21c40 <fputs@plt+0x10aa8>
   5f5a4:	b	63484 <fputs@plt+0x522ec>
   5f5a8:	ldr	r6, [fp, #12]
   5f5ac:	ldr	r5, [fp, #4]
   5f5b0:	add	r5, r5, r5, lsl #2
   5f5b4:	ldr	r3, [sp, #32]
   5f5b8:	add	r5, r3, r5, lsl #3
   5f5bc:	ldr	r4, [fp, #8]
   5f5c0:	add	r4, r4, r4, lsl #2
   5f5c4:	add	r4, r3, r4, lsl #3
   5f5c8:	b	5f5dc <fputs@plt+0x4e444>
   5f5cc:	add	r5, r5, #40	; 0x28
   5f5d0:	add	r4, r4, #40	; 0x28
   5f5d4:	subs	r6, r6, #1
   5f5d8:	beq	63484 <fputs@plt+0x522ec>
   5f5dc:	mov	r1, r5
   5f5e0:	mov	r0, r4
   5f5e4:	bl	218e0 <fputs@plt+0x10748>
   5f5e8:	ldrh	r3, [r4, #8]
   5f5ec:	tst	r3, #4096	; 0x1000
   5f5f0:	beq	5f5cc <fputs@plt+0x4e434>
   5f5f4:	mov	r0, r4
   5f5f8:	bl	295dc <fputs@plt+0x18444>
   5f5fc:	cmp	r0, #0
   5f600:	beq	5f5cc <fputs@plt+0x4e434>
   5f604:	mov	r3, r9
   5f608:	mov	r9, r8
   5f60c:	mov	r8, sl
   5f610:	mov	sl, r3
   5f614:	b	672ec <fputs@plt+0x56154>
   5f618:	ldr	r5, [fp, #4]
   5f61c:	add	r5, r5, r5, lsl #2
   5f620:	ldr	r3, [sp, #32]
   5f624:	add	r5, r3, r5, lsl #3
   5f628:	ldr	r4, [fp, #8]
   5f62c:	add	r4, r4, r4, lsl #2
   5f630:	add	r4, r3, r4, lsl #3
   5f634:	ldr	r7, [fp, #12]
   5f638:	mov	r6, #0
   5f63c:	b	5f654 <fputs@plt+0x4e4bc>
   5f640:	cmp	r6, r7
   5f644:	beq	63484 <fputs@plt+0x522ec>
   5f648:	add	r4, r4, #40	; 0x28
   5f64c:	add	r5, r5, #40	; 0x28
   5f650:	add	r6, r6, #1
   5f654:	mov	r2, #4096	; 0x1000
   5f658:	mov	r1, r5
   5f65c:	mov	r0, r4
   5f660:	bl	21c40 <fputs@plt+0x10aa8>
   5f664:	ldrh	r3, [r4, #8]
   5f668:	tst	r3, #4096	; 0x1000
   5f66c:	beq	5f640 <fputs@plt+0x4e4a8>
   5f670:	mov	r0, r4
   5f674:	bl	295dc <fputs@plt+0x18444>
   5f678:	cmp	r0, #0
   5f67c:	beq	5f640 <fputs@plt+0x4e4a8>
   5f680:	mov	r3, r9
   5f684:	mov	r9, r8
   5f688:	mov	r8, sl
   5f68c:	mov	sl, r3
   5f690:	b	672ec <fputs@plt+0x56154>
   5f694:	ldr	r1, [fp, #4]
   5f698:	add	r1, r1, r1, lsl #2
   5f69c:	ldr	r0, [fp, #8]
   5f6a0:	add	r0, r0, r0, lsl #2
   5f6a4:	mov	r2, #4096	; 0x1000
   5f6a8:	ldr	r3, [sp, #32]
   5f6ac:	add	r1, r3, r1, lsl #3
   5f6b0:	add	r0, r3, r0, lsl #3
   5f6b4:	bl	21c40 <fputs@plt+0x10aa8>
   5f6b8:	b	63484 <fputs@plt+0x522ec>
   5f6bc:	ldr	r3, [fp, #4]
   5f6c0:	add	r3, r3, r3, lsl #2
   5f6c4:	lsl	r3, r3, #3
   5f6c8:	ldr	r0, [fp, #8]
   5f6cc:	add	r0, r0, r0, lsl #2
   5f6d0:	ldr	r1, [sp, #32]
   5f6d4:	add	r2, r1, r3
   5f6d8:	ldrd	r2, [r2]
   5f6dc:	add	r0, r1, r0, lsl #3
   5f6e0:	bl	21b78 <fputs@plt+0x109e0>
   5f6e4:	b	63484 <fputs@plt+0x522ec>
   5f6e8:	mov	r3, r9
   5f6ec:	mov	r9, r8
   5f6f0:	mov	r8, sl
   5f6f4:	mov	sl, r3
   5f6f8:	ldr	r3, [r8, #304]	; 0x130
   5f6fc:	ldr	r5, [sp, #88]	; 0x58
   5f700:	cmp	r5, r9
   5f704:	movhi	r5, #0
   5f708:	movls	r5, #1
   5f70c:	cmp	r3, #0
   5f710:	moveq	r5, #0
   5f714:	cmp	r5, #0
   5f718:	bne	5f77c <fputs@plt+0x4e5e4>
   5f71c:	mov	r1, #0
   5f720:	mov	r0, sl
   5f724:	bl	3daa4 <fputs@plt+0x2c90c>
   5f728:	subs	r3, r0, #0
   5f72c:	str	r3, [sp, #24]
   5f730:	bne	67448 <fputs@plt+0x562b0>
   5f734:	mov	r1, #1
   5f738:	mov	r0, sl
   5f73c:	bl	45e4c <fputs@plt+0x34cb4>
   5f740:	ldr	r3, [sl, #72]	; 0x48
   5f744:	add	r3, r3, #2
   5f748:	orr	r3, r3, #1
   5f74c:	str	r3, [sl, #72]	; 0x48
   5f750:	ldr	r4, [fp, #4]
   5f754:	add	r4, r4, r4, lsl #2
   5f758:	ldr	r3, [sp, #32]
   5f75c:	add	r4, r3, r4, lsl #3
   5f760:	str	r4, [sl, #20]
   5f764:	ldr	r3, [fp, #8]
   5f768:	cmp	r3, #0
   5f76c:	ble	5f7ec <fputs@plt+0x4e654>
   5f770:	ldr	r6, [pc, #2668]	; 601e4 <fputs@plt+0x4f04c>
   5f774:	ldr	r5, [sp, #24]
   5f778:	b	5f7bc <fputs@plt+0x4e624>
   5f77c:	ldr	r0, [r8, #308]	; 0x134
   5f780:	blx	r3
   5f784:	cmp	r0, #0
   5f788:	beq	5f71c <fputs@plt+0x4e584>
   5f78c:	mov	r3, #9
   5f790:	str	r3, [sp, #24]
   5f794:	b	67448 <fputs@plt+0x562b0>
   5f798:	ldrh	r3, [r7, #8]
   5f79c:	and	r3, r3, r6
   5f7a0:	cmp	r3, #2
   5f7a4:	beq	5f7e0 <fputs@plt+0x4e648>
   5f7a8:	add	r5, r5, #1
   5f7ac:	add	r4, r4, #40	; 0x28
   5f7b0:	ldr	r3, [fp, #8]
   5f7b4:	cmp	r3, r5
   5f7b8:	ble	5f7ec <fputs@plt+0x4e654>
   5f7bc:	mov	r7, r4
   5f7c0:	ldrh	r3, [r4, #8]
   5f7c4:	tst	r3, #4096	; 0x1000
   5f7c8:	beq	5f798 <fputs@plt+0x4e600>
   5f7cc:	mov	r0, r4
   5f7d0:	bl	295dc <fputs@plt+0x18444>
   5f7d4:	cmp	r0, #0
   5f7d8:	beq	5f798 <fputs@plt+0x4e600>
   5f7dc:	b	672ec <fputs@plt+0x56154>
   5f7e0:	mov	r0, r7
   5f7e4:	bl	2acd4 <fputs@plt+0x19b3c>
   5f7e8:	b	5f7a8 <fputs@plt+0x4e610>
   5f7ec:	ldrb	r3, [r8, #69]	; 0x45
   5f7f0:	cmp	r3, #0
   5f7f4:	bne	672ec <fputs@plt+0x56154>
   5f7f8:	ldr	r3, [sp, #36]	; 0x24
   5f7fc:	sub	r2, fp, r3
   5f800:	asr	r2, r2, #2
   5f804:	add	r3, r2, r2, lsl #1
   5f808:	add	r3, r3, r3, lsl #4
   5f80c:	add	r3, r3, r3, lsl #8
   5f810:	add	r3, r3, r3, lsl #16
   5f814:	add	r3, r2, r3, lsl #2
   5f818:	add	r3, r3, #1
   5f81c:	str	r3, [sl, #76]	; 0x4c
   5f820:	mov	r0, #100	; 0x64
   5f824:	b	67500 <fputs@plt+0x56368>
   5f828:	ldr	r6, [fp, #4]
   5f82c:	add	r6, r6, r6, lsl #2
   5f830:	ldr	r3, [sp, #32]
   5f834:	add	r6, r3, r6, lsl #3
   5f838:	ldr	r5, [fp, #8]
   5f83c:	add	r5, r5, r5, lsl #2
   5f840:	add	r5, r3, r5, lsl #3
   5f844:	ldr	r4, [fp, #12]
   5f848:	add	r4, r4, r4, lsl #2
   5f84c:	add	r4, r3, r4, lsl #3
   5f850:	ldrh	r2, [r6, #8]
   5f854:	ldrh	r3, [r5, #8]
   5f858:	orr	r3, r2, r3
   5f85c:	tst	r3, #1
   5f860:	bne	5f93c <fputs@plt+0x4e7a4>
   5f864:	tst	r2, #16384	; 0x4000
   5f868:	bne	5f948 <fputs@plt+0x4e7b0>
   5f86c:	ldrh	r3, [r5, #8]
   5f870:	tst	r3, #16384	; 0x4000
   5f874:	bne	5f96c <fputs@plt+0x4e7d4>
   5f878:	ldrh	r3, [r6, #8]
   5f87c:	tst	r3, #18
   5f880:	beq	5f990 <fputs@plt+0x4e7f8>
   5f884:	ldrh	r3, [r5, #8]
   5f888:	tst	r3, #18
   5f88c:	beq	5f9bc <fputs@plt+0x4e824>
   5f890:	ldr	r7, [r6, #12]
   5f894:	ldr	r3, [r5, #12]
   5f898:	add	r7, r7, r3
   5f89c:	ldr	r3, [sl, #92]	; 0x5c
   5f8a0:	cmp	r7, r3
   5f8a4:	bgt	6727c <fputs@plt+0x560e4>
   5f8a8:	cmp	r5, r4
   5f8ac:	movne	r2, #0
   5f8b0:	moveq	r2, #1
   5f8b4:	add	r1, r7, #2
   5f8b8:	mov	r0, r4
   5f8bc:	bl	291c8 <fputs@plt+0x18030>
   5f8c0:	cmp	r0, #0
   5f8c4:	bne	67320 <fputs@plt+0x56188>
   5f8c8:	ldrh	r3, [r4, #8]
   5f8cc:	and	r3, r3, #15872	; 0x3e00
   5f8d0:	orr	r3, r3, #2
   5f8d4:	strh	r3, [r4, #8]
   5f8d8:	cmp	r5, r4
   5f8dc:	beq	5f8f0 <fputs@plt+0x4e758>
   5f8e0:	ldr	r2, [r5, #12]
   5f8e4:	ldr	r1, [r5, #16]
   5f8e8:	ldr	r0, [r4, #16]
   5f8ec:	bl	11000 <memcpy@plt>
   5f8f0:	ldr	r0, [r4, #16]
   5f8f4:	ldr	r3, [r5, #12]
   5f8f8:	ldr	r2, [r6, #12]
   5f8fc:	ldr	r1, [r6, #16]
   5f900:	add	r0, r0, r3
   5f904:	bl	11000 <memcpy@plt>
   5f908:	ldr	r3, [r4, #16]
   5f90c:	mov	r2, #0
   5f910:	strb	r2, [r3, r7]
   5f914:	ldr	r3, [r4, #16]
   5f918:	add	r3, r3, r7
   5f91c:	strb	r2, [r3, #1]
   5f920:	ldrh	r3, [r4, #8]
   5f924:	orr	r3, r3, #512	; 0x200
   5f928:	strh	r3, [r4, #8]
   5f92c:	str	r7, [r4, #12]
   5f930:	ldrb	r3, [sp, #40]	; 0x28
   5f934:	strb	r3, [r4, #10]
   5f938:	b	63484 <fputs@plt+0x522ec>
   5f93c:	mov	r0, r4
   5f940:	bl	219f0 <fputs@plt+0x10858>
   5f944:	b	63484 <fputs@plt+0x522ec>
   5f948:	mov	r0, r6
   5f94c:	bl	2955c <fputs@plt+0x183c4>
   5f950:	cmp	r0, #0
   5f954:	beq	5f86c <fputs@plt+0x4e6d4>
   5f958:	mov	r3, r9
   5f95c:	mov	r9, r8
   5f960:	mov	r8, sl
   5f964:	mov	sl, r3
   5f968:	b	672ec <fputs@plt+0x56154>
   5f96c:	mov	r0, r5
   5f970:	bl	2955c <fputs@plt+0x183c4>
   5f974:	cmp	r0, #0
   5f978:	beq	5f878 <fputs@plt+0x4e6e0>
   5f97c:	mov	r3, r9
   5f980:	mov	r9, r8
   5f984:	mov	r8, sl
   5f988:	mov	sl, r3
   5f98c:	b	672ec <fputs@plt+0x56154>
   5f990:	mov	r2, #0
   5f994:	ldr	r1, [sp, #40]	; 0x28
   5f998:	mov	r0, r6
   5f99c:	bl	2e960 <fputs@plt+0x1d7c8>
   5f9a0:	cmp	r0, #0
   5f9a4:	beq	5f884 <fputs@plt+0x4e6ec>
   5f9a8:	mov	r3, r9
   5f9ac:	mov	r9, r8
   5f9b0:	mov	r8, sl
   5f9b4:	mov	sl, r3
   5f9b8:	b	672ec <fputs@plt+0x56154>
   5f9bc:	mov	r2, #0
   5f9c0:	ldr	r1, [sp, #40]	; 0x28
   5f9c4:	mov	r0, r5
   5f9c8:	bl	2e960 <fputs@plt+0x1d7c8>
   5f9cc:	cmp	r0, #0
   5f9d0:	beq	5f890 <fputs@plt+0x4e6f8>
   5f9d4:	mov	r3, r9
   5f9d8:	mov	r9, r8
   5f9dc:	mov	r8, sl
   5f9e0:	mov	sl, r3
   5f9e4:	b	672ec <fputs@plt+0x56154>
   5f9e8:	ldr	r5, [fp, #4]
   5f9ec:	add	r5, r5, r5, lsl #2
   5f9f0:	ldr	r7, [sp, #32]
   5f9f4:	add	r5, r7, r5, lsl #3
   5f9f8:	mov	r0, r5
   5f9fc:	bl	17518 <fputs@plt+0x6380>
   5fa00:	str	r0, [sp, #96]	; 0x60
   5fa04:	ldr	r4, [fp, #8]
   5fa08:	add	r4, r4, r4, lsl #2
   5fa0c:	add	r4, r7, r4, lsl #3
   5fa10:	mov	r0, r4
   5fa14:	bl	17518 <fputs@plt+0x6380>
   5fa18:	str	r0, [sp, #116]	; 0x74
   5fa1c:	ldr	r6, [fp, #12]
   5fa20:	add	r6, r6, r6, lsl #2
   5fa24:	add	r3, r7, r6, lsl #3
   5fa28:	str	r3, [sp, #80]	; 0x50
   5fa2c:	ldrh	r3, [r5, #8]
   5fa30:	ldrh	r2, [r4, #8]
   5fa34:	orr	r3, r3, r2
   5fa38:	tst	r3, #1
   5fa3c:	bne	5fec0 <fputs@plt+0x4ed28>
   5fa40:	ldr	r3, [sp, #96]	; 0x60
   5fa44:	and	r3, r3, r0
   5fa48:	tst	r3, #4
   5fa4c:	beq	5fd8c <fputs@plt+0x4ebf4>
   5fa50:	ldrd	r2, [r5]
   5fa54:	strd	r2, [sp, #64]	; 0x40
   5fa58:	ldrd	r2, [r4]
   5fa5c:	strd	r2, [sp, #104]	; 0x68
   5fa60:	strd	r2, [sp, #248]	; 0xf8
   5fa64:	ldrb	r1, [fp]
   5fa68:	sub	r1, r1, #89	; 0x59
   5fa6c:	cmp	r1, #3
   5fa70:	ldrls	pc, [pc, r1, lsl #2]
   5fa74:	b	5fd40 <fputs@plt+0x4eba8>
   5fa78:	andeq	pc, r5, r8, lsl #21
   5fa7c:	andeq	pc, r5, r0, asr #21
   5fa80:	andeq	pc, r5, r4, lsr #22
   5fa84:	andeq	pc, r5, r0, ror #25
   5fa88:	ldrd	r2, [sp, #64]	; 0x40
   5fa8c:	add	r0, sp, #248	; 0xf8
   5fa90:	bl	15150 <fputs@plt+0x3fb8>
   5fa94:	cmp	r0, #0
   5fa98:	bne	5fdd0 <fputs@plt+0x4ec38>
   5fa9c:	ldrd	r2, [sp, #248]	; 0xf8
   5faa0:	ldr	r1, [sp, #80]	; 0x50
   5faa4:	strd	r2, [r1]
   5faa8:	mov	r2, r1
   5faac:	ldrh	r3, [r1, #8]
   5fab0:	and	r3, r3, #15872	; 0x3e00
   5fab4:	orr	r3, r3, #4
   5fab8:	strh	r3, [r1, #8]
   5fabc:	b	63484 <fputs@plt+0x522ec>
   5fac0:	ldrd	r2, [sp, #64]	; 0x40
   5fac4:	cmp	r3, #-2147483648	; 0x80000000
   5fac8:	cmpeq	r2, #0
   5facc:	bne	5fafc <fputs@plt+0x4e964>
   5fad0:	ldrd	r2, [sp, #104]	; 0x68
   5fad4:	cmp	r2, #0
   5fad8:	sbcs	r3, r3, #0
   5fadc:	movge	r3, #1
   5fae0:	movge	r6, r3
   5fae4:	bge	5fd94 <fputs@plt+0x4ebfc>
   5fae8:	ldrd	r2, [sp, #104]	; 0x68
   5faec:	adds	r2, r2, #0
   5faf0:	adc	r3, r3, #-2147483648	; 0x80000000
   5faf4:	strd	r2, [sp, #248]	; 0xf8
   5faf8:	b	5fa9c <fputs@plt+0x4e904>
   5fafc:	ldrd	r2, [sp, #64]	; 0x40
   5fb00:	rsbs	r2, r2, #0
   5fb04:	rsc	r3, r3, #0
   5fb08:	add	r0, sp, #248	; 0xf8
   5fb0c:	bl	15150 <fputs@plt+0x3fb8>
   5fb10:	cmp	r0, #0
   5fb14:	beq	5fa9c <fputs@plt+0x4e904>
   5fb18:	mov	r3, #1
   5fb1c:	mov	r6, r3
   5fb20:	b	5fd94 <fputs@plt+0x4ebfc>
   5fb24:	ldrd	r6, [sp, #104]	; 0x68
   5fb28:	asr	r1, r7, #31
   5fb2c:	mov	r2, r1
   5fb30:	asr	r3, r1, #31
   5fb34:	mov	r0, r6
   5fb38:	mov	ip, r2
   5fb3c:	adds	r0, r0, r2
   5fb40:	adc	r1, r7, #0
   5fb44:	str	r1, [sp, #128]	; 0x80
   5fb48:	asr	r1, r1, #31
   5fb4c:	str	r1, [sp, #132]	; 0x84
   5fb50:	mov	r0, r6
   5fb54:	eor	r0, r0, r2
   5fb58:	mov	r7, r3
   5fb5c:	subs	r2, r0, r2
   5fb60:	mov	r0, r2
   5fb64:	mov	r2, ip
   5fb68:	eor	r2, r2, r0
   5fb6c:	subs	r0, r2, ip
   5fb70:	sbc	r1, r3, r7
   5fb74:	strd	r0, [sp, #144]	; 0x90
   5fb78:	ldr	r3, [sp, #68]	; 0x44
   5fb7c:	asr	r1, r3, #31
   5fb80:	asr	r3, r1, #31
   5fb84:	mov	r6, r1
   5fb88:	mov	r7, r3
   5fb8c:	ldrd	r2, [sp, #64]	; 0x40
   5fb90:	mov	r0, r2
   5fb94:	adds	r0, r0, r6
   5fb98:	adc	r1, r3, #0
   5fb9c:	str	r1, [sp, #120]	; 0x78
   5fba0:	asr	r1, r1, #31
   5fba4:	str	r1, [sp, #124]	; 0x7c
   5fba8:	eor	r2, r2, r6
   5fbac:	mov	r0, r2
   5fbb0:	subs	r2, r0, r6
   5fbb4:	mov	r0, r2
   5fbb8:	mov	r2, r6
   5fbbc:	mov	r3, r7
   5fbc0:	eor	r2, r2, r0
   5fbc4:	mov	r0, r2
   5fbc8:	mov	r1, r3
   5fbcc:	subs	r2, r0, r6
   5fbd0:	sbc	r3, r1, r7
   5fbd4:	strd	r2, [sp, #152]	; 0x98
   5fbd8:	ldrd	r2, [sp, #128]	; 0x80
   5fbdc:	orrs	r3, r2, r3
   5fbe0:	bne	5fc6c <fputs@plt+0x4ead4>
   5fbe4:	ldrd	r2, [sp, #120]	; 0x78
   5fbe8:	orrs	r3, r2, r3
   5fbec:	bne	5fc1c <fputs@plt+0x4ea84>
   5fbf0:	ldrd	r2, [sp, #104]	; 0x68
   5fbf4:	ldrd	r4, [sp, #64]	; 0x40
   5fbf8:	mul	r1, r4, r3
   5fbfc:	mov	r0, r2
   5fc00:	mov	ip, r5
   5fc04:	mla	r1, r2, r5, r1
   5fc08:	mov	r3, r2
   5fc0c:	umull	r2, r3, r4, r3
   5fc10:	add	r3, r1, r3
   5fc14:	strd	r2, [sp, #248]	; 0xf8
   5fc18:	b	5fa9c <fputs@plt+0x4e904>
   5fc1c:	ldrd	r6, [sp, #144]	; 0x90
   5fc20:	ldrd	r2, [sp, #120]	; 0x78
   5fc24:	mul	r1, r6, r3
   5fc28:	mla	r1, r2, r7, r1
   5fc2c:	umull	r2, r3, r6, r2
   5fc30:	add	r3, r1, r3
   5fc34:	add	r1, sp, #320	; 0x140
   5fc38:	strd	r2, [r1]
   5fc3c:	add	r3, sp, #320	; 0x140
   5fc40:	ldrd	r0, [r3]
   5fc44:	adds	r2, r0, #-2147483648	; 0x80000000
   5fc48:	adc	r3, r1, #0
   5fc4c:	mvn	r6, #0
   5fc50:	mov	r7, #0
   5fc54:	cmp	r3, r7
   5fc58:	cmpeq	r2, r6
   5fc5c:	bls	5fc9c <fputs@plt+0x4eb04>
   5fc60:	mov	r3, #1
   5fc64:	mov	r6, r3
   5fc68:	b	5fd94 <fputs@plt+0x4ebfc>
   5fc6c:	ldrd	r2, [sp, #120]	; 0x78
   5fc70:	orrs	r3, r2, r3
   5fc74:	bne	5fc60 <fputs@plt+0x4eac8>
   5fc78:	ldrd	r6, [sp, #128]	; 0x80
   5fc7c:	ldrd	r2, [sp, #152]	; 0x98
   5fc80:	mul	r1, r6, r3
   5fc84:	mla	r1, r2, r7, r1
   5fc88:	umull	r2, r3, r6, r2
   5fc8c:	add	r3, r1, r3
   5fc90:	add	r1, sp, #320	; 0x140
   5fc94:	strd	r2, [r1]
   5fc98:	b	5fc3c <fputs@plt+0x4eaa4>
   5fc9c:	mov	r3, #0
   5fca0:	str	r3, [sp, #320]	; 0x140
   5fca4:	str	r0, [sp, #324]	; 0x144
   5fca8:	ldrd	r2, [sp, #152]	; 0x98
   5fcac:	ldrd	r6, [sp, #144]	; 0x90
   5fcb0:	mul	r1, r3, r6
   5fcb4:	mla	r1, r2, r7, r1
   5fcb8:	umull	r2, r3, r6, r2
   5fcbc:	add	r3, r1, r3
   5fcc0:	add	r0, sp, #320	; 0x140
   5fcc4:	bl	15150 <fputs@plt+0x3fb8>
   5fcc8:	cmp	r0, #0
   5fccc:	bne	5fc60 <fputs@plt+0x4eac8>
   5fcd0:	add	r3, sp, #320	; 0x140
   5fcd4:	ldrd	r2, [r3]
   5fcd8:	strd	r2, [sp, #248]	; 0xf8
   5fcdc:	b	5fa9c <fputs@plt+0x4e904>
   5fce0:	ldrd	r0, [sp, #64]	; 0x40
   5fce4:	mov	r2, r0
   5fce8:	mov	r3, r1
   5fcec:	orrs	r3, r2, r3
   5fcf0:	beq	5fec0 <fputs@plt+0x4ed28>
   5fcf4:	mov	r3, r1
   5fcf8:	mov	r1, r0
   5fcfc:	and	r1, r1, r3
   5fd00:	cmn	r1, #1
   5fd04:	movne	r1, #0
   5fd08:	moveq	r1, #1
   5fd0c:	ldrd	r6, [sp, #104]	; 0x68
   5fd10:	cmp	r7, #-2147483648	; 0x80000000
   5fd14:	cmpeq	r6, #0
   5fd18:	movne	r1, #0
   5fd1c:	andeq	r1, r1, #1
   5fd20:	cmp	r1, #0
   5fd24:	bne	5fddc <fputs@plt+0x4ec44>
   5fd28:	ldrd	r2, [sp, #64]	; 0x40
   5fd2c:	mov	r0, r6
   5fd30:	mov	r1, r7
   5fd34:	bl	7e304 <fputs@plt+0x6d16c>
   5fd38:	strd	r0, [sp, #248]	; 0xf8
   5fd3c:	b	5fa9c <fputs@plt+0x4e904>
   5fd40:	ldrd	r4, [sp, #64]	; 0x40
   5fd44:	mov	r2, r4
   5fd48:	mov	r3, r5
   5fd4c:	orrs	r3, r2, r3
   5fd50:	beq	5fec0 <fputs@plt+0x4ed28>
   5fd54:	mvn	r0, #0
   5fd58:	mvn	r1, #0
   5fd5c:	cmp	r5, r1
   5fd60:	cmpeq	r4, r0
   5fd64:	beq	5fd7c <fputs@plt+0x4ebe4>
   5fd68:	ldrd	r2, [sp, #64]	; 0x40
   5fd6c:	ldrd	r0, [sp, #104]	; 0x68
   5fd70:	bl	7e304 <fputs@plt+0x6d16c>
   5fd74:	strd	r2, [sp, #248]	; 0xf8
   5fd78:	b	5fa9c <fputs@plt+0x4e904>
   5fd7c:	mov	r2, #1
   5fd80:	mov	r3, #0
   5fd84:	strd	r2, [sp, #64]	; 0x40
   5fd88:	b	5fd68 <fputs@plt+0x4ebd0>
   5fd8c:	mov	r3, #0
   5fd90:	mov	r6, r3
   5fd94:	mov	r0, r5
   5fd98:	bl	17050 <fputs@plt+0x5eb8>
   5fd9c:	vmov.f64	d9, d0
   5fda0:	mov	r0, r4
   5fda4:	bl	17050 <fputs@plt+0x5eb8>
   5fda8:	vmov.f64	d10, d0
   5fdac:	ldrb	r3, [fp]
   5fdb0:	sub	r3, r3, #89	; 0x59
   5fdb4:	cmp	r3, #3
   5fdb8:	ldrls	pc, [pc, r3, lsl #2]
   5fdbc:	b	5fe64 <fputs@plt+0x4eccc>
   5fdc0:	andeq	pc, r5, r8, ror #27
   5fdc4:	andeq	pc, r5, r0, asr #28
   5fdc8:	andeq	pc, r5, r8, asr #28
   5fdcc:	andeq	pc, r5, r0, asr lr	; <UNPREDICTABLE>
   5fdd0:	mov	r3, #1
   5fdd4:	mov	r6, r3
   5fdd8:	b	5fd94 <fputs@plt+0x4ebfc>
   5fddc:	mov	r3, #1
   5fde0:	mov	r6, r3
   5fde4:	b	5fd94 <fputs@plt+0x4ebfc>
   5fde8:	vadd.f64	d8, d9, d0
   5fdec:	vmov.f64	d0, d8
   5fdf0:	bl	13da8 <fputs@plt+0x2c10>
   5fdf4:	cmp	r0, #0
   5fdf8:	bne	5fec0 <fputs@plt+0x4ed28>
   5fdfc:	ldr	r2, [sp, #80]	; 0x50
   5fe00:	vstr	d8, [r2]
   5fe04:	ldrh	r3, [r2, #8]
   5fe08:	and	r3, r3, #15872	; 0x3e00
   5fe0c:	orr	r3, r3, #8
   5fe10:	strh	r3, [r2, #8]
   5fe14:	ldr	r3, [sp, #96]	; 0x60
   5fe18:	ldr	r2, [sp, #116]	; 0x74
   5fe1c:	orr	r3, r3, r2
   5fe20:	uxth	r3, r3
   5fe24:	eor	r3, r3, #8
   5fe28:	eor	r2, r6, #1
   5fe2c:	ands	r3, r2, r3, lsr #3
   5fe30:	beq	63484 <fputs@plt+0x522ec>
   5fe34:	ldr	r0, [sp, #80]	; 0x50
   5fe38:	bl	1e6f4 <fputs@plt+0xd55c>
   5fe3c:	b	63484 <fputs@plt+0x522ec>
   5fe40:	vsub.f64	d8, d0, d9
   5fe44:	b	5fdec <fputs@plt+0x4ec54>
   5fe48:	vmul.f64	d8, d9, d0
   5fe4c:	b	5fdec <fputs@plt+0x4ec54>
   5fe50:	vcmp.f64	d9, #0.0
   5fe54:	vmrs	APSR_nzcv, fpscr
   5fe58:	beq	5fec0 <fputs@plt+0x4ed28>
   5fe5c:	vdiv.f64	d8, d0, d9
   5fe60:	b	5fdec <fputs@plt+0x4ec54>
   5fe64:	vmov	r0, r1, d9
   5fe68:	bl	7e424 <fputs@plt+0x6d28c>
   5fe6c:	mov	r4, r0
   5fe70:	mov	r5, r1
   5fe74:	vmov	r0, r1, d10
   5fe78:	bl	7e424 <fputs@plt+0x6d28c>
   5fe7c:	strd	r0, [sp, #248]	; 0xf8
   5fe80:	orrs	r3, r4, r5
   5fe84:	beq	5fec0 <fputs@plt+0x4ed28>
   5fe88:	mvn	r2, #0
   5fe8c:	mvn	r3, #0
   5fe90:	cmp	r5, r3
   5fe94:	cmpeq	r4, r2
   5fe98:	moveq	r4, #1
   5fe9c:	moveq	r5, #0
   5fea0:	mov	r2, r4
   5fea4:	mov	r3, r5
   5fea8:	bl	7e304 <fputs@plt+0x6d16c>
   5feac:	mov	r0, r2
   5feb0:	mov	r1, r3
   5feb4:	bl	7e2a4 <fputs@plt+0x6d10c>
   5feb8:	vmov	d8, r0, r1
   5febc:	b	5fdec <fputs@plt+0x4ec54>
   5fec0:	ldr	r0, [sp, #80]	; 0x50
   5fec4:	bl	219f0 <fputs@plt+0x10858>
   5fec8:	b	63484 <fputs@plt+0x522ec>
   5fecc:	ldr	r0, [fp, #4]
   5fed0:	cmp	r0, #0
   5fed4:	beq	63484 <fputs@plt+0x522ec>
   5fed8:	add	r0, r0, r0, lsl #2
   5fedc:	mov	r2, #0
   5fee0:	mov	r3, #0
   5fee4:	ldr	r1, [sp, #32]
   5fee8:	add	r0, r1, r0, lsl #3
   5feec:	bl	21b78 <fputs@plt+0x109e0>
   5fef0:	b	63484 <fputs@plt+0x522ec>
   5fef4:	ldrb	r4, [fp, #3]
   5fef8:	add	r2, r4, #7
   5fefc:	lsl	r2, r2, #2
   5ff00:	mov	r3, #0
   5ff04:	mov	r0, sl
   5ff08:	bl	13b5c <fputs@plt+0x29c4>
   5ff0c:	cmp	r0, #0
   5ff10:	beq	67334 <fputs@plt+0x5619c>
   5ff14:	mov	r3, #0
   5ff18:	str	r3, [r0]
   5ff1c:	ldr	r3, [fp, #16]
   5ff20:	str	r3, [r0, #4]
   5ff24:	ldr	r3, [sp, #36]	; 0x24
   5ff28:	sub	r2, fp, r3
   5ff2c:	asr	r2, r2, #2
   5ff30:	add	r3, r2, r2, lsl #1
   5ff34:	add	r3, r3, r3, lsl #4
   5ff38:	add	r3, r3, r3, lsl #8
   5ff3c:	add	r3, r3, r3, lsl #16
   5ff40:	add	r3, r2, r3, lsl #2
   5ff44:	str	r3, [r0, #16]
   5ff48:	str	r9, [r0, #12]
   5ff4c:	strb	r4, [r0, #26]
   5ff50:	mvn	r3, #19
   5ff54:	strb	r3, [fp, #1]
   5ff58:	str	r0, [fp, #16]
   5ff5c:	mov	r3, #36	; 0x24
   5ff60:	strb	r3, [fp]
   5ff64:	ldr	r4, [fp, #16]
   5ff68:	ldr	r5, [fp, #12]
   5ff6c:	add	r5, r5, r5, lsl #2
   5ff70:	ldr	r0, [sp, #32]
   5ff74:	add	r5, r0, r5, lsl #3
   5ff78:	ldr	r3, [r4]
   5ff7c:	cmp	r5, r3
   5ff80:	beq	5ffbc <fputs@plt+0x4ee24>
   5ff84:	str	r5, [r4]
   5ff88:	ldrb	r3, [r4, #26]
   5ff8c:	subs	r2, r3, #1
   5ff90:	bmi	5ffbc <fputs@plt+0x4ee24>
   5ff94:	add	r3, r3, #6
   5ff98:	add	r1, r4, r3, lsl #2
   5ff9c:	ldr	r3, [fp, #8]
   5ffa0:	add	r3, r2, r3
   5ffa4:	add	r3, r3, r3, lsl #2
   5ffa8:	add	r3, r0, r3, lsl #3
   5ffac:	str	r3, [r1], #-4
   5ffb0:	sub	r2, r2, #1
   5ffb4:	cmn	r2, #1
   5ffb8:	bne	5ff9c <fputs@plt+0x4ee04>
   5ffbc:	ldr	r2, [r4]
   5ffc0:	ldrh	r3, [r2, #8]
   5ffc4:	and	r3, r3, #15872	; 0x3e00
   5ffc8:	orr	r3, r3, #1
   5ffcc:	strh	r3, [r2, #8]
   5ffd0:	mov	r3, #0
   5ffd4:	strb	r3, [r4, #25]
   5ffd8:	ldr	r3, [sp, #44]	; 0x2c
   5ffdc:	str	r3, [sl, #32]
   5ffe0:	ldr	r3, [sp, #48]	; 0x30
   5ffe4:	str	r3, [sl, #36]	; 0x24
   5ffe8:	ldr	r3, [r4, #4]
   5ffec:	ldr	r3, [r3, #12]
   5fff0:	add	r2, r4, #28
   5fff4:	ldrb	r1, [r4, #26]
   5fff8:	mov	r0, r4
   5fffc:	blx	r3
   60000:	ldr	r3, [sl, #32]
   60004:	str	r3, [sp, #44]	; 0x2c
   60008:	ldr	r3, [sl, #36]	; 0x24
   6000c:	str	r3, [sp, #48]	; 0x30
   60010:	ldrb	r3, [r4, #25]
   60014:	cmp	r3, #0
   60018:	beq	60048 <fputs@plt+0x4eeb0>
   6001c:	ldr	r3, [r4, #20]
   60020:	cmp	r3, #0
   60024:	bne	60084 <fputs@plt+0x4eeec>
   60028:	ldr	r3, [fp, #4]
   6002c:	ldr	r2, [r4, #16]
   60030:	add	r1, r9, #204	; 0xcc
   60034:	mov	r0, sl
   60038:	bl	20104 <fputs@plt+0xef6c>
   6003c:	ldr	r3, [sp, #24]
   60040:	cmp	r3, #0
   60044:	bne	66fbc <fputs@plt+0x55e24>
   60048:	ldrh	r3, [r5, #8]
   6004c:	tst	r3, #18
   60050:	beq	63484 <fputs@plt+0x522ec>
   60054:	ldr	r1, [sp, #40]	; 0x28
   60058:	ldr	r0, [r4]
   6005c:	bl	2aa84 <fputs@plt+0x198ec>
   60060:	ldr	r0, [r4]
   60064:	bl	170f0 <fputs@plt+0x5f58>
   60068:	cmp	r0, #0
   6006c:	beq	63484 <fputs@plt+0x522ec>
   60070:	mov	r3, r9
   60074:	mov	r9, r8
   60078:	mov	r8, sl
   6007c:	mov	sl, r3
   60080:	b	67bb4 <fputs@plt+0x56a1c>
   60084:	ldr	r0, [r4]
   60088:	bl	2ec10 <fputs@plt+0x1da78>
   6008c:	mov	r2, r0
   60090:	ldr	r1, [pc, #336]	; 601e8 <fputs@plt+0x4f050>
   60094:	mov	r0, r9
   60098:	bl	3da60 <fputs@plt+0x2c8c8>
   6009c:	ldr	r3, [r4, #20]
   600a0:	str	r3, [sp, #24]
   600a4:	b	60028 <fputs@plt+0x4ee90>
   600a8:	ldr	r5, [fp, #4]
   600ac:	add	r5, r5, r5, lsl #2
   600b0:	ldr	r2, [sp, #32]
   600b4:	add	r5, r2, r5, lsl #3
   600b8:	ldr	r3, [fp, #8]
   600bc:	add	r3, r3, r3, lsl #2
   600c0:	add	r0, r2, r3, lsl #3
   600c4:	ldr	r4, [fp, #12]
   600c8:	add	r4, r4, r4, lsl #2
   600cc:	add	r4, r2, r4, lsl #3
   600d0:	ldrh	r3, [r5, #8]
   600d4:	ldrh	r2, [r0, #8]
   600d8:	orr	r3, r3, r2
   600dc:	tst	r3, #1
   600e0:	beq	600f0 <fputs@plt+0x4ef58>
   600e4:	mov	r0, r4
   600e8:	bl	219f0 <fputs@plt+0x10858>
   600ec:	b	63484 <fputs@plt+0x522ec>
   600f0:	bl	16f98 <fputs@plt+0x5e00>
   600f4:	mov	r6, r0
   600f8:	mov	r7, r1
   600fc:	mov	r0, r5
   60100:	bl	16f98 <fputs@plt+0x5e00>
   60104:	ldrb	ip, [fp]
   60108:	cmp	ip, #85	; 0x55
   6010c:	beq	60184 <fputs@plt+0x4efec>
   60110:	cmp	ip, #86	; 0x56
   60114:	beq	601bc <fputs@plt+0x4f024>
   60118:	orrs	r3, r0, r1
   6011c:	beq	6019c <fputs@plt+0x4f004>
   60120:	cmp	r0, #0
   60124:	sbcs	r3, r1, #0
   60128:	blt	6020c <fputs@plt+0x4f074>
   6012c:	cmp	r0, #64	; 0x40
   60130:	sbcs	r3, r1, #0
   60134:	bge	60238 <fputs@plt+0x4f0a0>
   60138:	cmp	ip, #87	; 0x57
   6013c:	beq	60260 <fputs@plt+0x4f0c8>
   60140:	rsb	r2, r0, #32
   60144:	sub	r3, r0, #32
   60148:	lsr	ip, r6, r0
   6014c:	orr	r2, ip, r7, lsl r2
   60150:	mov	ip, r7
   60154:	orr	r3, r2, r7, lsr r3
   60158:	str	r3, [sp, #136]	; 0x88
   6015c:	lsr	r3, r7, r0
   60160:	str	r3, [sp, #140]	; 0x8c
   60164:	mov	r3, r7
   60168:	cmp	r6, #0
   6016c:	sbcs	r3, r3, #0
   60170:	blt	60288 <fputs@plt+0x4f0f0>
   60174:	ldrd	r2, [sp, #136]	; 0x88
   60178:	mov	r6, r2
   6017c:	mov	r7, r3
   60180:	b	6019c <fputs@plt+0x4f004>
   60184:	mov	r2, r6
   60188:	mov	r3, r7
   6018c:	and	r2, r2, r0
   60190:	and	r3, r3, r1
   60194:	mov	r6, r2
   60198:	mov	r7, r3
   6019c:	mov	r2, r6
   601a0:	mov	r3, r7
   601a4:	strd	r2, [r4]
   601a8:	ldrh	r3, [r4, #8]
   601ac:	and	r3, r3, #15872	; 0x3e00
   601b0:	orr	r3, r3, #4
   601b4:	strh	r3, [r4, #8]
   601b8:	b	63484 <fputs@plt+0x522ec>
   601bc:	orr	r2, r6, r0
   601c0:	orr	r3, r7, r1
   601c4:	mov	r6, r2
   601c8:	mov	r7, r3
   601cc:	b	6019c <fputs@plt+0x4f004>
   601d0:			; <UNDEFINED> instruction: 0x000813b0
   601d4:	andeq	r6, r8, r8, lsr r7
   601d8:	andeq	r6, r8, ip, ror #14
   601dc:	andeq	r6, r8, r4, asr r7
   601e0:	andeq	r0, r0, r2, lsl #20
   601e4:	andeq	r0, r0, r2, lsl #4
   601e8:	andeq	r4, r8, ip, asr pc
   601ec:	andeq	r0, r0, r1, lsl #2
   601f0:	andeq	r8, r1, r3
   601f4:	muleq	r1, r5, ip
   601f8:			; <UNDEFINED> instruction: 0x000813b0
   601fc:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   60200:	andeq	r2, r0, r0, ror #8
   60204:	andeq	r2, r8, r4, ror #6
   60208:	andeq	lr, r9, r0, asr fp
   6020c:	mvn	r3, #80	; 0x50
   60210:	sub	r3, r3, ip
   60214:	uxtb	ip, r3
   60218:	mvn	r2, #62	; 0x3e
   6021c:	mvn	r3, #0
   60220:	cmp	r0, r2
   60224:	sbcs	r3, r1, r3
   60228:	blt	60238 <fputs@plt+0x4f0a0>
   6022c:	rsbs	r0, r0, #0
   60230:	rsc	r1, r1, #0
   60234:	b	6012c <fputs@plt+0x4ef94>
   60238:	cmp	ip, #87	; 0x57
   6023c:	cmpne	r7, #0
   60240:	movge	r6, #1
   60244:	movlt	r6, #0
   60248:	eor	r6, r6, #1
   6024c:	rsbs	r2, r6, #0
   60250:	sbc	r3, r7, r7
   60254:	mov	r6, r2
   60258:	mov	r7, r3
   6025c:	b	6019c <fputs@plt+0x4f004>
   60260:	sub	r2, r0, #32
   60264:	rsb	r3, r0, #32
   60268:	lsl	ip, r7, r0
   6026c:	orr	r2, ip, r6, lsl r2
   60270:	mov	ip, r6
   60274:	orr	r3, r2, r6, lsr r3
   60278:	str	r3, [sp, #140]	; 0x8c
   6027c:	lsl	r3, r6, r0
   60280:	str	r3, [sp, #136]	; 0x88
   60284:	b	60174 <fputs@plt+0x4efdc>
   60288:	rsb	r3, r0, #64	; 0x40
   6028c:	mvn	r2, #0
   60290:	sub	r0, r3, #32
   60294:	rsb	r1, r3, #32
   60298:	lsl	ip, r2, r3
   6029c:	orr	r0, ip, r2, lsl r0
   602a0:	orr	r1, r0, r2, lsr r1
   602a4:	str	r1, [sp, #188]	; 0xbc
   602a8:	str	ip, [sp, #184]	; 0xb8
   602ac:	ldrd	r2, [sp, #184]	; 0xb8
   602b0:	ldrd	r0, [sp, #136]	; 0x88
   602b4:	orr	r2, r2, r0
   602b8:	orr	r3, r3, r1
   602bc:	strd	r2, [sp, #136]	; 0x88
   602c0:	b	60174 <fputs@plt+0x4efdc>
   602c4:	ldr	r4, [fp, #4]
   602c8:	add	r4, r4, r4, lsl #2
   602cc:	lsl	r4, r4, #3
   602d0:	ldr	r5, [sp, #32]
   602d4:	add	r0, r5, r4
   602d8:	bl	170c8 <fputs@plt+0x5f30>
   602dc:	ldr	r1, [fp, #8]
   602e0:	ldrd	r2, [r5, r4]
   602e4:	adds	r6, r2, r1
   602e8:	adc	r7, r3, r1, asr #31
   602ec:	strd	r6, [r5, r4]
   602f0:	b	63484 <fputs@plt+0x522ec>
   602f4:	ldr	r4, [fp, #4]
   602f8:	add	r4, r4, r4, lsl #2
   602fc:	ldr	r3, [sp, #32]
   60300:	add	r4, r3, r4, lsl #3
   60304:	ldrh	r3, [r4, #8]
   60308:	tst	r3, #4
   6030c:	beq	60324 <fputs@plt+0x4f18c>
   60310:	ldrh	r3, [r4, #8]
   60314:	and	r3, r3, #15872	; 0x3e00
   60318:	orr	r3, r3, #4
   6031c:	strh	r3, [r4, #8]
   60320:	b	63484 <fputs@plt+0x522ec>
   60324:	ldr	r2, [sp, #40]	; 0x28
   60328:	mov	r1, #67	; 0x43
   6032c:	mov	r0, r4
   60330:	bl	30bc8 <fputs@plt+0x1fa30>
   60334:	ldrh	r3, [r4, #8]
   60338:	tst	r3, #4
   6033c:	bne	60310 <fputs@plt+0x4f178>
   60340:	ldr	r3, [fp, #8]
   60344:	cmp	r3, #0
   60348:	bne	63470 <fputs@plt+0x522d8>
   6034c:	mov	r3, r9
   60350:	mov	r9, r8
   60354:	mov	r8, sl
   60358:	mov	sl, r3
   6035c:	mov	r3, #20
   60360:	str	r3, [sp, #24]
   60364:	b	67448 <fputs@plt+0x562b0>
   60368:	ldr	r4, [fp, #4]
   6036c:	add	r4, r4, r4, lsl #2
   60370:	ldr	r3, [sp, #32]
   60374:	add	r4, r3, r4, lsl #3
   60378:	ldrh	r3, [r4, #8]
   6037c:	tst	r3, #4
   60380:	beq	63484 <fputs@plt+0x522ec>
   60384:	mov	r0, r4
   60388:	bl	17050 <fputs@plt+0x5eb8>
   6038c:	vstr	d0, [r4]
   60390:	ldrh	r3, [r4, #8]
   60394:	and	r3, r3, #15872	; 0x3e00
   60398:	orr	r3, r3, #8
   6039c:	strh	r3, [r4, #8]
   603a0:	b	63484 <fputs@plt+0x522ec>
   603a4:	ldr	r4, [fp, #4]
   603a8:	add	r4, r4, r4, lsl #2
   603ac:	ldr	r3, [sp, #32]
   603b0:	add	r4, r3, r4, lsl #3
   603b4:	ldrh	r3, [r4, #8]
   603b8:	tst	r3, #16384	; 0x4000
   603bc:	bne	603dc <fputs@plt+0x4f244>
   603c0:	ldr	r2, [sp, #40]	; 0x28
   603c4:	ldrb	r1, [fp, #8]
   603c8:	mov	r0, r4
   603cc:	bl	30c48 <fputs@plt+0x1fab0>
   603d0:	mov	r3, #0
   603d4:	str	r3, [sp, #24]
   603d8:	b	63484 <fputs@plt+0x522ec>
   603dc:	mov	r0, r4
   603e0:	bl	2955c <fputs@plt+0x183c4>
   603e4:	mov	r5, r0
   603e8:	str	r0, [sp, #24]
   603ec:	ldr	r2, [sp, #40]	; 0x28
   603f0:	ldrb	r1, [fp, #8]
   603f4:	mov	r0, r4
   603f8:	bl	30c48 <fputs@plt+0x1fab0>
   603fc:	cmp	r5, #0
   60400:	beq	63484 <fputs@plt+0x522ec>
   60404:	mov	r3, r9
   60408:	mov	r9, r8
   6040c:	mov	r8, sl
   60410:	mov	sl, r3
   60414:	b	67448 <fputs@plt+0x562b0>
   60418:	ldr	r6, [fp, #4]
   6041c:	add	r6, r6, r6, lsl #2
   60420:	ldr	r3, [sp, #32]
   60424:	add	r6, r3, r6, lsl #3
   60428:	ldr	r7, [fp, #12]
   6042c:	add	r7, r7, r7, lsl #2
   60430:	add	r7, r3, r7, lsl #3
   60434:	ldrh	r4, [r6, #8]
   60438:	ldrh	r5, [r7, #8]
   6043c:	orr	r3, r4, r5
   60440:	tst	r3, #1
   60444:	beq	604ac <fputs@plt+0x4f314>
   60448:	ldrb	r3, [fp, #3]
   6044c:	tst	r3, #128	; 0x80
   60450:	bne	60480 <fputs@plt+0x4f2e8>
   60454:	tst	r3, #32
   60458:	beq	604a0 <fputs@plt+0x4f308>
   6045c:	ldr	r3, [fp, #8]
   60460:	add	r3, r3, r3, lsl #2
   60464:	ldr	r2, [sp, #32]
   60468:	add	r3, r2, r3, lsl #3
   6046c:	ldrh	r2, [r3, #8]
   60470:	and	r2, r2, #15872	; 0x3e00
   60474:	orr	r2, r2, #1
   60478:	strh	r2, [r3, #8]
   6047c:	b	63484 <fputs@plt+0x522ec>
   60480:	tst	r4, #1
   60484:	moveq	r0, #1
   60488:	beq	604f4 <fputs@plt+0x4f35c>
   6048c:	ldr	r0, [pc, #-680]	; 601ec <fputs@plt+0x4f054>
   60490:	and	r0, r0, r5
   60494:	subs	r0, r0, #1
   60498:	movne	r0, #1
   6049c:	b	604f4 <fputs@plt+0x4f35c>
   604a0:	tst	r3, #16
   604a4:	bne	63470 <fputs@plt+0x522d8>
   604a8:	b	63484 <fputs@plt+0x522ec>
   604ac:	ldrb	r3, [fp, #3]
   604b0:	and	r3, r3, #71	; 0x47
   604b4:	cmp	r3, #66	; 0x42
   604b8:	bls	6053c <fputs@plt+0x4f3a4>
   604bc:	and	r3, r4, #14
   604c0:	cmp	r3, #2
   604c4:	beq	6051c <fputs@plt+0x4f384>
   604c8:	and	r3, r5, #14
   604cc:	cmp	r3, #2
   604d0:	beq	6052c <fputs@plt+0x4f394>
   604d4:	tst	r4, #16384	; 0x4000
   604d8:	bne	605ac <fputs@plt+0x4f414>
   604dc:	tst	r5, #16384	; 0x4000
   604e0:	bne	605c0 <fputs@plt+0x4f428>
   604e4:	ldr	r2, [fp, #16]
   604e8:	mov	r1, r6
   604ec:	mov	r0, r7
   604f0:	bl	30864 <fputs@plt+0x1f6cc>
   604f4:	ldrb	r3, [fp]
   604f8:	sub	r3, r3, #78	; 0x4e
   604fc:	cmp	r3, #4
   60500:	ldrls	pc, [pc, r3, lsl #2]
   60504:	b	60658 <fputs@plt+0x4f4c0>
   60508:	andeq	r0, r6, r4, lsr #12
   6050c:	ldrdeq	r0, [r6], -r4
   60510:	andeq	r0, r6, r8, asr #12
   60514:	andeq	r0, r6, r8, lsr r6
   60518:	andeq	r0, r6, r0, lsr r6
   6051c:	mov	r1, #0
   60520:	mov	r0, r6
   60524:	bl	1e818 <fputs@plt+0xd680>
   60528:	b	604c8 <fputs@plt+0x4f330>
   6052c:	mov	r1, #0
   60530:	mov	r0, r7
   60534:	bl	1e818 <fputs@plt+0xd680>
   60538:	b	604d4 <fputs@plt+0x4f33c>
   6053c:	cmp	r3, #66	; 0x42
   60540:	bne	604d4 <fputs@plt+0x4f33c>
   60544:	tst	r4, #2
   60548:	bne	60554 <fputs@plt+0x4f3bc>
   6054c:	tst	r4, #12
   60550:	bne	60588 <fputs@plt+0x4f3f0>
   60554:	tst	r5, #2
   60558:	bne	604d4 <fputs@plt+0x4f33c>
   6055c:	tst	r5, #12
   60560:	beq	604d4 <fputs@plt+0x4f33c>
   60564:	mov	r2, #1
   60568:	ldr	r1, [sp, #40]	; 0x28
   6056c:	mov	r0, r7
   60570:	bl	2e960 <fputs@plt+0x1d7c8>
   60574:	ldrh	r3, [r7, #8]
   60578:	and	r3, r3, #32256	; 0x7e00
   6057c:	bic	r5, r5, #32256	; 0x7e00
   60580:	orr	r5, r3, r5
   60584:	b	604d4 <fputs@plt+0x4f33c>
   60588:	mov	r2, #1
   6058c:	ldr	r1, [sp, #40]	; 0x28
   60590:	mov	r0, r6
   60594:	bl	2e960 <fputs@plt+0x1d7c8>
   60598:	ldrh	r3, [r6, #8]
   6059c:	and	r3, r3, #32256	; 0x7e00
   605a0:	bic	r4, r4, #32256	; 0x7e00
   605a4:	orr	r4, r3, r4
   605a8:	b	60554 <fputs@plt+0x4f3bc>
   605ac:	mov	r0, r6
   605b0:	bl	2955c <fputs@plt+0x183c4>
   605b4:	bic	r4, r4, #16384	; 0x4000
   605b8:	uxth	r4, r4
   605bc:	b	604dc <fputs@plt+0x4f344>
   605c0:	mov	r0, r7
   605c4:	bl	2955c <fputs@plt+0x183c4>
   605c8:	bic	r5, r5, #16384	; 0x4000
   605cc:	uxth	r5, r5
   605d0:	b	604e4 <fputs@plt+0x4f34c>
   605d4:	clz	r0, r0
   605d8:	lsr	r0, r0, #5
   605dc:	strh	r4, [r6, #8]
   605e0:	strh	r5, [r7, #8]
   605e4:	ldrb	r3, [fp, #3]
   605e8:	tst	r3, #32
   605ec:	beq	60664 <fputs@plt+0x4f4cc>
   605f0:	ldr	r3, [fp, #8]
   605f4:	add	r3, r3, r3, lsl #2
   605f8:	lsl	r3, r3, #3
   605fc:	ldr	ip, [sp, #32]
   60600:	add	r1, ip, r3
   60604:	ldrh	r2, [r1, #8]
   60608:	and	r2, r2, #15872	; 0x3e00
   6060c:	orr	r2, r2, #4
   60610:	strh	r2, [r1, #8]
   60614:	asr	r1, r0, #31
   60618:	mov	r2, ip
   6061c:	strd	r0, [ip, r3]
   60620:	b	63484 <fputs@plt+0x522ec>
   60624:	adds	r0, r0, #0
   60628:	movne	r0, #1
   6062c:	b	605dc <fputs@plt+0x4f444>
   60630:	lsr	r0, r0, #31
   60634:	b	605dc <fputs@plt+0x4f444>
   60638:	cmp	r0, #0
   6063c:	movgt	r0, #0
   60640:	movle	r0, #1
   60644:	b	605dc <fputs@plt+0x4f444>
   60648:	cmp	r0, #0
   6064c:	movle	r0, #0
   60650:	movgt	r0, #1
   60654:	b	605dc <fputs@plt+0x4f444>
   60658:	mvn	r0, r0
   6065c:	lsr	r0, r0, #31
   60660:	b	605dc <fputs@plt+0x4f444>
   60664:	cmp	r0, #0
   60668:	bne	63470 <fputs@plt+0x522d8>
   6066c:	b	63484 <fputs@plt+0x522ec>
   60670:	ldr	r3, [fp, #16]
   60674:	add	r3, r3, #4
   60678:	str	r3, [sp, #92]	; 0x5c
   6067c:	b	63484 <fputs@plt+0x522ec>
   60680:	ldrb	r3, [fp, #3]
   60684:	tst	r3, #1
   60688:	ldr	r3, [sp, #92]	; 0x5c
   6068c:	moveq	r3, #0
   60690:	ldr	r6, [fp, #12]
   60694:	ldr	r5, [fp, #16]
   60698:	ldr	r7, [fp, #4]
   6069c:	ldr	r2, [fp, #8]
   606a0:	cmp	r6, #0
   606a4:	ble	66f20 <fputs@plt+0x55d88>
   606a8:	mov	r4, #0
   606ac:	str	fp, [sp, #64]	; 0x40
   606b0:	str	r8, [sp, #80]	; 0x50
   606b4:	ldr	r8, [sp, #32]
   606b8:	str	sl, [sp, #92]	; 0x5c
   606bc:	mov	sl, r2
   606c0:	str	r9, [sp, #96]	; 0x60
   606c4:	mov	r9, r3
   606c8:	cmp	r9, #0
   606cc:	ldrne	r0, [r9, r4, lsl #2]
   606d0:	moveq	r0, r4
   606d4:	ldr	r3, [r5, #16]
   606d8:	ldrb	fp, [r3, r4]
   606dc:	add	r3, r5, r4, lsl #2
   606e0:	add	r1, r0, sl
   606e4:	add	r1, r1, r1, lsl #2
   606e8:	add	r0, r0, r7
   606ec:	add	r0, r0, r0, lsl #2
   606f0:	ldr	r2, [r3, #20]
   606f4:	add	r1, r8, r1, lsl #3
   606f8:	add	r0, r8, r0, lsl #3
   606fc:	bl	30864 <fputs@plt+0x1f6cc>
   60700:	cmp	r0, #0
   60704:	bne	60734 <fputs@plt+0x4f59c>
   60708:	add	r4, r4, #1
   6070c:	cmp	r6, r4
   60710:	bne	606c8 <fputs@plt+0x4f530>
   60714:	ldr	fp, [sp, #64]	; 0x40
   60718:	str	r0, [sp, #112]	; 0x70
   6071c:	ldr	r8, [sp, #80]	; 0x50
   60720:	ldr	sl, [sp, #92]	; 0x5c
   60724:	ldr	r9, [sp, #96]	; 0x60
   60728:	mov	r3, #0
   6072c:	str	r3, [sp, #92]	; 0x5c
   60730:	b	63484 <fputs@plt+0x522ec>
   60734:	str	r0, [sp, #112]	; 0x70
   60738:	ldr	r8, [sp, #80]	; 0x50
   6073c:	ldr	sl, [sp, #92]	; 0x5c
   60740:	mov	r3, fp
   60744:	ldr	fp, [sp, #64]	; 0x40
   60748:	ldr	r9, [sp, #96]	; 0x60
   6074c:	cmp	r3, #0
   60750:	moveq	r3, #0
   60754:	streq	r3, [sp, #92]	; 0x5c
   60758:	rsbne	r3, r0, #0
   6075c:	strne	r3, [sp, #112]	; 0x70
   60760:	movne	r3, #0
   60764:	strne	r3, [sp, #92]	; 0x5c
   60768:	b	63484 <fputs@plt+0x522ec>
   6076c:	ldr	r3, [sp, #112]	; 0x70
   60770:	cmp	r3, #0
   60774:	blt	6079c <fputs@plt+0x4f604>
   60778:	ldr	r3, [sp, #112]	; 0x70
   6077c:	cmp	r3, #0
   60780:	ldreq	r3, [fp, #8]
   60784:	ldrne	r3, [fp, #12]
   60788:	add	r3, r3, r3, lsl #2
   6078c:	ldr	r2, [sp, #36]	; 0x24
   60790:	add	r3, r2, r3, lsl #2
   60794:	sub	fp, r3, #20
   60798:	b	63484 <fputs@plt+0x522ec>
   6079c:	ldr	r3, [fp, #4]
   607a0:	add	r3, r3, r3, lsl #2
   607a4:	ldr	r2, [sp, #36]	; 0x24
   607a8:	add	r3, r2, r3, lsl #2
   607ac:	sub	fp, r3, #20
   607b0:	b	63484 <fputs@plt+0x522ec>
   607b4:	ldr	r3, [fp, #4]
   607b8:	add	r3, r3, r3, lsl #2
   607bc:	ldr	r2, [sp, #32]
   607c0:	add	r0, r2, r3, lsl #3
   607c4:	ldrh	r3, [r0, #8]
   607c8:	tst	r3, #1
   607cc:	movne	r4, #2
   607d0:	beq	60858 <fputs@plt+0x4f6c0>
   607d4:	ldr	r3, [fp, #8]
   607d8:	add	r3, r3, r3, lsl #2
   607dc:	ldr	r2, [sp, #32]
   607e0:	add	r0, r2, r3, lsl #3
   607e4:	ldrh	r3, [r0, #8]
   607e8:	tst	r3, #1
   607ec:	movne	r2, #2
   607f0:	beq	6086c <fputs@plt+0x4f6d4>
   607f4:	ldrb	r3, [fp]
   607f8:	cmp	r3, #72	; 0x48
   607fc:	add	r4, r4, r4, lsl #1
   60800:	ldr	r3, [pc, #-1552]	; 601f8 <fputs@plt+0x4f060>
   60804:	addeq	r3, r3, r4
   60808:	addeq	r3, r3, r2
   6080c:	ldrbeq	r0, [r3, #3996]	; 0xf9c
   60810:	addne	r4, r3, r4
   60814:	addne	r3, r4, r2
   60818:	ldrbne	r0, [r3, #4008]	; 0xfa8
   6081c:	ldr	r3, [fp, #12]
   60820:	add	r3, r3, r3, lsl #2
   60824:	lsl	r3, r3, #3
   60828:	ldr	r2, [sp, #32]
   6082c:	add	r2, r2, r3
   60830:	cmp	r0, #2
   60834:	beq	60880 <fputs@plt+0x4f6e8>
   60838:	asr	r1, r0, #31
   6083c:	ldr	ip, [sp, #32]
   60840:	strd	r0, [ip, r3]
   60844:	ldrh	r3, [r2, #8]
   60848:	and	r3, r3, #15872	; 0x3e00
   6084c:	orr	r3, r3, #4
   60850:	strh	r3, [r2, #8]
   60854:	b	63484 <fputs@plt+0x522ec>
   60858:	bl	16f98 <fputs@plt+0x5e00>
   6085c:	orrs	r3, r0, r1
   60860:	movne	r4, #1
   60864:	moveq	r4, #0
   60868:	b	607d4 <fputs@plt+0x4f63c>
   6086c:	bl	16f98 <fputs@plt+0x5e00>
   60870:	orrs	r3, r0, r1
   60874:	movne	r2, #1
   60878:	moveq	r2, #0
   6087c:	b	607f4 <fputs@plt+0x4f65c>
   60880:	ldrh	r3, [r2, #8]
   60884:	and	r3, r3, #15872	; 0x3e00
   60888:	orr	r3, r3, #1
   6088c:	strh	r3, [r2, #8]
   60890:	b	63484 <fputs@plt+0x522ec>
   60894:	ldr	r4, [fp, #4]
   60898:	add	r4, r4, r4, lsl #2
   6089c:	ldr	r3, [sp, #32]
   608a0:	add	r4, r3, r4, lsl #3
   608a4:	ldr	r5, [fp, #8]
   608a8:	add	r5, r5, r5, lsl #2
   608ac:	add	r6, r3, r5, lsl #3
   608b0:	mov	r0, r6
   608b4:	bl	219f0 <fputs@plt+0x10858>
   608b8:	ldrh	r3, [r4, #8]
   608bc:	tst	r3, #1
   608c0:	bne	63484 <fputs@plt+0x522ec>
   608c4:	mov	r3, #4
   608c8:	strh	r3, [r6, #8]
   608cc:	mov	r0, r4
   608d0:	bl	16f98 <fputs@plt+0x5e00>
   608d4:	orrs	r3, r0, r1
   608d8:	moveq	r3, #1
   608dc:	movne	r3, #0
   608e0:	ldr	r2, [sp, #32]
   608e4:	str	r3, [r2, r5, lsl #3]
   608e8:	mov	r3, #0
   608ec:	str	r3, [r6, #4]
   608f0:	b	63484 <fputs@plt+0x522ec>
   608f4:	ldr	r5, [fp, #4]
   608f8:	add	r5, r5, r5, lsl #2
   608fc:	ldr	r3, [sp, #32]
   60900:	add	r5, r3, r5, lsl #3
   60904:	ldr	r4, [fp, #8]
   60908:	add	r4, r4, r4, lsl #2
   6090c:	lsl	r4, r4, #3
   60910:	add	r6, r3, r4
   60914:	mov	r0, r6
   60918:	bl	219f0 <fputs@plt+0x10858>
   6091c:	ldrh	r3, [r5, #8]
   60920:	tst	r3, #1
   60924:	bne	63484 <fputs@plt+0x522ec>
   60928:	mov	r3, #4
   6092c:	strh	r3, [r6, #8]
   60930:	mov	r0, r5
   60934:	bl	16f98 <fputs@plt+0x5e00>
   60938:	mvn	r6, r0
   6093c:	mvn	r7, r1
   60940:	ldr	r3, [sp, #32]
   60944:	strd	r6, [r3, r4]
   60948:	b	63484 <fputs@plt+0x522ec>
   6094c:	ldr	r2, [r9, #200]	; 0xc8
   60950:	ldr	r3, [fp, #4]
   60954:	ldrb	r1, [r2, r3]
   60958:	cmp	r1, #0
   6095c:	moveq	r1, #1
   60960:	strbeq	r1, [r2, r3]
   60964:	beq	63484 <fputs@plt+0x522ec>
   60968:	b	63470 <fputs@plt+0x522d8>
   6096c:	ldr	r3, [fp, #4]
   60970:	add	r3, r3, r3, lsl #2
   60974:	ldr	r2, [sp, #32]
   60978:	add	r0, r2, r3, lsl #3
   6097c:	ldrh	r3, [r0, #8]
   60980:	tst	r3, #1
   60984:	beq	60998 <fputs@plt+0x4f800>
   60988:	ldr	r3, [fp, #12]
   6098c:	cmp	r3, #0
   60990:	bne	63470 <fputs@plt+0x522d8>
   60994:	b	63484 <fputs@plt+0x522ec>
   60998:	bl	17050 <fputs@plt+0x5eb8>
   6099c:	ldrb	r3, [fp]
   609a0:	cmp	r3, #46	; 0x2e
   609a4:	beq	609bc <fputs@plt+0x4f824>
   609a8:	vcmp.f64	d0, #0.0
   609ac:	vmrs	APSR_nzcv, fpscr
   609b0:	movne	r3, #1
   609b4:	moveq	r3, #0
   609b8:	b	6098c <fputs@plt+0x4f7f4>
   609bc:	vcmp.f64	d0, #0.0
   609c0:	vmrs	APSR_nzcv, fpscr
   609c4:	moveq	r3, #1
   609c8:	movne	r3, #0
   609cc:	b	6098c <fputs@plt+0x4f7f4>
   609d0:	ldr	r3, [fp, #4]
   609d4:	add	r3, r3, r3, lsl #2
   609d8:	ldr	r2, [sp, #32]
   609dc:	add	r3, r2, r3, lsl #3
   609e0:	ldrh	r3, [r3, #8]
   609e4:	tst	r3, #1
   609e8:	bne	63470 <fputs@plt+0x522d8>
   609ec:	b	63484 <fputs@plt+0x522ec>
   609f0:	ldr	r3, [fp, #4]
   609f4:	add	r3, r3, r3, lsl #2
   609f8:	ldr	r2, [sp, #32]
   609fc:	add	r3, r2, r3, lsl #3
   60a00:	ldrh	r3, [r3, #8]
   60a04:	tst	r3, #1
   60a08:	beq	63470 <fputs@plt+0x522d8>
   60a0c:	b	63484 <fputs@plt+0x522ec>
   60a10:	ldr	r2, [fp, #4]
   60a14:	ldr	r3, [r9, #56]	; 0x38
   60a18:	ldr	r7, [r3, r2, lsl #2]
   60a1c:	ldr	r3, [fp, #8]
   60a20:	mov	r2, r3
   60a24:	str	r3, [sp, #96]	; 0x60
   60a28:	ldrb	r3, [r7]
   60a2c:	cmp	r3, #0
   60a30:	bne	60a68 <fputs@plt+0x4f8d0>
   60a34:	ldrb	r3, [r7, #3]
   60a38:	cmp	r3, #0
   60a3c:	beq	60b9c <fputs@plt+0x4fa04>
   60a40:	ldr	r3, [r7, #52]	; 0x34
   60a44:	cmp	r3, #0
   60a48:	beq	60b8c <fputs@plt+0x4f9f4>
   60a4c:	add	r2, r2, #1
   60a50:	ldr	r3, [r3, r2, lsl #2]
   60a54:	cmp	r3, #0
   60a58:	ble	60b8c <fputs@plt+0x4f9f4>
   60a5c:	ldr	r7, [r7, #48]	; 0x30
   60a60:	sub	r3, r3, #1
   60a64:	str	r3, [sp, #96]	; 0x60
   60a68:	ldr	r3, [fp, #12]
   60a6c:	add	r3, r3, r3, lsl #2
   60a70:	ldr	r2, [sp, #32]
   60a74:	add	r3, r2, r3, lsl #3
   60a78:	str	r3, [sp, #64]	; 0x40
   60a7c:	ldr	r3, [r7, #76]	; 0x4c
   60a80:	str	r3, [sp, #80]	; 0x50
   60a84:	ldr	r3, [r7, #16]
   60a88:	str	r3, [sp, #104]	; 0x68
   60a8c:	ldr	r2, [r7, #56]	; 0x38
   60a90:	ldr	r3, [r9, #72]	; 0x48
   60a94:	cmp	r2, r3
   60a98:	beq	60ce0 <fputs@plt+0x4fb48>
   60a9c:	ldrb	r3, [r7, #2]
   60aa0:	cmp	r3, #0
   60aa4:	beq	60c08 <fputs@plt+0x4fa70>
   60aa8:	ldrb	r3, [r7]
   60aac:	cmp	r3, #3
   60ab0:	bne	60bfc <fputs@plt+0x4fa64>
   60ab4:	ldr	r3, [sp, #104]	; 0x68
   60ab8:	add	r3, r3, r3, lsl #2
   60abc:	ldr	r2, [sp, #32]
   60ac0:	add	r3, r2, r3, lsl #3
   60ac4:	ldr	r4, [r3, #12]
   60ac8:	str	r4, [r7, #64]	; 0x40
   60acc:	str	r4, [r7, #60]	; 0x3c
   60ad0:	ldr	r3, [r3, #16]
   60ad4:	str	r3, [r7, #72]	; 0x48
   60ad8:	ldr	r3, [r9, #72]	; 0x48
   60adc:	str	r3, [r7, #56]	; 0x38
   60ae0:	ldr	r0, [r7, #72]	; 0x48
   60ae4:	ldrb	r3, [r0]
   60ae8:	tst	r3, #128	; 0x80
   60aec:	bne	60cb4 <fputs@plt+0x4fb1c>
   60af0:	str	r3, [sp, #216]	; 0xd8
   60af4:	mov	r0, #1
   60af8:	str	r0, [r7, #68]	; 0x44
   60afc:	mov	r3, #0
   60b00:	strh	r3, [r7, #14]
   60b04:	ldr	r3, [sp, #216]	; 0xd8
   60b08:	ldr	r2, [sp, #80]	; 0x50
   60b0c:	str	r3, [r2]
   60b10:	ldr	r3, [sp, #216]	; 0xd8
   60b14:	cmp	r3, r4
   60b18:	bls	60cf0 <fputs@plt+0x4fb58>
   60b1c:	mov	r2, #0
   60b20:	str	r2, [r7, #72]	; 0x48
   60b24:	str	r2, [r7, #64]	; 0x40
   60b28:	ldr	r2, [pc, #-2368]	; 601f0 <fputs@plt+0x4f058>
   60b2c:	cmp	r3, r2
   60b30:	bhi	60cc0 <fputs@plt+0x4fb28>
   60b34:	ldr	r2, [r7, #60]	; 0x3c
   60b38:	cmp	r3, r2
   60b3c:	bhi	60cc0 <fputs@plt+0x4fb28>
   60b40:	ldr	r2, [r7, #68]	; 0x44
   60b44:	ldr	r3, [sp, #80]	; 0x50
   60b48:	ldr	r3, [r3]
   60b4c:	cmp	r2, r3
   60b50:	bcc	60d84 <fputs@plt+0x4fbec>
   60b54:	mov	r3, #0
   60b58:	str	r3, [sp, #248]	; 0xf8
   60b5c:	ldrh	r3, [r7, #14]
   60b60:	ldr	r2, [sp, #96]	; 0x60
   60b64:	cmp	r3, r2
   60b68:	bgt	60f50 <fputs@plt+0x4fdb8>
   60b6c:	ldrsb	r3, [fp, #1]
   60b70:	cmn	r3, #8
   60b74:	beq	60f2c <fputs@plt+0x4fd94>
   60b78:	ldr	r0, [sp, #64]	; 0x40
   60b7c:	bl	219f0 <fputs@plt+0x10858>
   60b80:	mov	r3, #0
   60b84:	str	r3, [sp, #24]
   60b88:	b	63484 <fputs@plt+0x522ec>
   60b8c:	mov	r0, r7
   60b90:	bl	4b6b0 <fputs@plt+0x3a518>
   60b94:	str	r0, [sp, #24]
   60b98:	b	60bb8 <fputs@plt+0x4fa20>
   60b9c:	ldr	r3, [r7, #16]
   60ba0:	ldrb	r3, [r3, #66]	; 0x42
   60ba4:	cmp	r3, #1
   60ba8:	beq	60a68 <fputs@plt+0x4f8d0>
   60bac:	mov	r0, r7
   60bb0:	bl	4b650 <fputs@plt+0x3a4b8>
   60bb4:	str	r0, [sp, #24]
   60bb8:	ldr	r3, [fp, #12]
   60bbc:	add	r3, r3, r3, lsl #2
   60bc0:	ldr	r2, [sp, #32]
   60bc4:	add	r3, r2, r3, lsl #3
   60bc8:	str	r3, [sp, #64]	; 0x40
   60bcc:	ldr	r3, [r7, #76]	; 0x4c
   60bd0:	str	r3, [sp, #80]	; 0x50
   60bd4:	ldr	r3, [r7, #16]
   60bd8:	str	r3, [sp, #104]	; 0x68
   60bdc:	ldr	r3, [sp, #24]
   60be0:	cmp	r3, #0
   60be4:	beq	60a8c <fputs@plt+0x4f8f4>
   60be8:	mov	r3, r9
   60bec:	mov	r9, r8
   60bf0:	mov	r8, sl
   60bf4:	mov	sl, r3
   60bf8:	b	67448 <fputs@plt+0x562b0>
   60bfc:	ldr	r0, [sp, #64]	; 0x40
   60c00:	bl	219f0 <fputs@plt+0x10858>
   60c04:	b	60b80 <fputs@plt+0x4f9e8>
   60c08:	ldrb	r3, [r7, #4]
   60c0c:	cmp	r3, #0
   60c10:	bne	60c74 <fputs@plt+0x4fadc>
   60c14:	ldr	r4, [sp, #104]	; 0x68
   60c18:	mov	r0, r4
   60c1c:	bl	1e44c <fputs@plt+0xd2b4>
   60c20:	ldr	r1, [r4, #16]
   60c24:	ldr	r2, [r4, #24]
   60c28:	ldrsb	r3, [r4, #68]	; 0x44
   60c2c:	add	r3, r3, #30
   60c30:	ldr	r3, [r4, r3, lsl #2]
   60c34:	ldr	r3, [r3, #60]	; 0x3c
   60c38:	sub	r3, r3, r2
   60c3c:	ldrh	r4, [r4, #32]
   60c40:	cmp	r4, r3
   60c44:	movcs	r4, r3
   60c48:	str	r2, [r7, #72]	; 0x48
   60c4c:	str	r1, [r7, #60]	; 0x3c
   60c50:	ldr	r3, [r7, #60]	; 0x3c
   60c54:	cmp	r3, r4
   60c58:	strls	r3, [r7, #64]	; 0x40
   60c5c:	bls	60ad8 <fputs@plt+0x4f940>
   60c60:	ldr	r2, [sl, #92]	; 0x5c
   60c64:	cmp	r3, r2
   60c68:	bhi	67290 <fputs@plt+0x560f8>
   60c6c:	str	r4, [r7, #64]	; 0x40
   60c70:	b	60ad8 <fputs@plt+0x4f940>
   60c74:	ldr	r4, [sp, #104]	; 0x68
   60c78:	mov	r0, r4
   60c7c:	bl	1e44c <fputs@plt+0xd2b4>
   60c80:	ldr	r3, [r4, #28]
   60c84:	str	r3, [r7, #60]	; 0x3c
   60c88:	ldr	r2, [r4, #24]
   60c8c:	ldrsb	r3, [r4, #68]	; 0x44
   60c90:	add	r3, r3, #30
   60c94:	ldr	r3, [r4, r3, lsl #2]
   60c98:	ldr	r3, [r3, #60]	; 0x3c
   60c9c:	sub	r3, r3, r2
   60ca0:	ldrh	r4, [r4, #32]
   60ca4:	cmp	r4, r3
   60ca8:	movcs	r4, r3
   60cac:	str	r2, [r7, #72]	; 0x48
   60cb0:	b	60c50 <fputs@plt+0x4fab8>
   60cb4:	add	r1, sp, #216	; 0xd8
   60cb8:	bl	14e1c <fputs@plt+0x3c84>
   60cbc:	b	60af8 <fputs@plt+0x4f960>
   60cc0:	mov	r3, r9
   60cc4:	mov	r9, r8
   60cc8:	mov	r8, sl
   60ccc:	mov	sl, r3
   60cd0:	ldr	r0, [pc, #-2788]	; 601f4 <fputs@plt+0x4f05c>
   60cd4:	bl	33174 <fputs@plt+0x21fdc>
   60cd8:	str	r0, [sp, #24]
   60cdc:	b	67448 <fputs@plt+0x562b0>
   60ce0:	ldrh	r3, [r7, #14]
   60ce4:	ldr	r2, [sp, #96]	; 0x60
   60ce8:	cmp	r3, r2
   60cec:	bgt	60f40 <fputs@plt+0x4fda8>
   60cf0:	ldr	r2, [r7, #68]	; 0x44
   60cf4:	ldr	r3, [sp, #80]	; 0x50
   60cf8:	ldr	r3, [r3]
   60cfc:	cmp	r2, r3
   60d00:	bcs	60b54 <fputs@plt+0x4f9bc>
   60d04:	ldr	r3, [r7, #72]	; 0x48
   60d08:	str	r3, [sp, #24]
   60d0c:	cmp	r3, #0
   60d10:	beq	60d84 <fputs@plt+0x4fbec>
   60d14:	ldrh	r5, [r7, #14]
   60d18:	ldr	r2, [sp, #80]	; 0x50
   60d1c:	ldr	r3, [r2, r5, lsl #2]
   60d20:	mov	r0, r3
   60d24:	mov	r1, #0
   60d28:	ldr	r4, [r7, #68]	; 0x44
   60d2c:	ldr	ip, [sp, #24]
   60d30:	add	r4, ip, r4
   60d34:	ldr	r3, [r2]
   60d38:	add	r3, ip, r3
   60d3c:	mov	ip, r3
   60d40:	str	r3, [sp, #116]	; 0x74
   60d44:	add	r3, r5, #20
   60d48:	add	r3, r7, r3, lsl #2
   60d4c:	mov	lr, r3
   60d50:	add	r6, r5, #1
   60d54:	add	r6, r2, r6, lsl #2
   60d58:	str	fp, [sp, #120]	; 0x78
   60d5c:	str	r8, [sp, #128]	; 0x80
   60d60:	str	sl, [sp, #144]	; 0x90
   60d64:	str	r7, [sp, #152]	; 0x98
   60d68:	ldr	sl, [sp, #96]	; 0x60
   60d6c:	mov	fp, ip
   60d70:	mov	r7, lr
   60d74:	str	r9, [sp, #176]	; 0xb0
   60d78:	mov	r8, r0
   60d7c:	mov	r9, r1
   60d80:	b	60e20 <fputs@plt+0x4fc88>
   60d84:	add	r4, sp, #320	; 0x140
   60d88:	mov	r2, #40	; 0x28
   60d8c:	mov	r1, #0
   60d90:	mov	r0, r4
   60d94:	bl	10f64 <memset@plt>
   60d98:	ldrb	r3, [r7, #4]
   60d9c:	ldr	r2, [sp, #80]	; 0x50
   60da0:	ldr	r2, [r2]
   60da4:	str	r4, [sp]
   60da8:	clz	r3, r3
   60dac:	lsr	r3, r3, #5
   60db0:	mov	r1, #0
   60db4:	ldr	r0, [sp, #104]	; 0x68
   60db8:	bl	4be60 <fputs@plt+0x3acc8>
   60dbc:	subs	r3, r0, #0
   60dc0:	str	r3, [sp, #24]
   60dc4:	bne	66fd0 <fputs@plt+0x55e38>
   60dc8:	ldr	r3, [sp, #336]	; 0x150
   60dcc:	str	r3, [sp, #24]
   60dd0:	b	60d14 <fputs@plt+0x4fb7c>
   60dd4:	add	r1, sp, #248	; 0xf8
   60dd8:	mov	r0, r4
   60ddc:	bl	14e1c <fputs@plt+0x3c84>
   60de0:	add	r4, r4, r0
   60de4:	ldr	r0, [sp, #248]	; 0xf8
   60de8:	bl	17250 <fputs@plt+0x60b8>
   60dec:	adds	r8, r8, r0
   60df0:	adc	r9, r9, #0
   60df4:	add	r5, r5, #1
   60df8:	ldr	r3, [sp, #248]	; 0xf8
   60dfc:	str	r3, [r7], #4
   60e00:	str	r8, [r6], #4
   60e04:	cmp	r5, sl
   60e08:	movgt	r3, #0
   60e0c:	movle	r3, #1
   60e10:	cmp	r4, fp
   60e14:	movcs	r3, #0
   60e18:	cmp	r3, #0
   60e1c:	beq	60e50 <fputs@plt+0x4fcb8>
   60e20:	ldrb	r3, [r4]
   60e24:	str	r3, [sp, #248]	; 0xf8
   60e28:	cmp	r3, #127	; 0x7f
   60e2c:	bhi	60dd4 <fputs@plt+0x4fc3c>
   60e30:	add	r4, r4, #1
   60e34:	ldr	r2, [pc, #-3140]	; 601f8 <fputs@plt+0x4f060>
   60e38:	add	r3, r2, r3
   60e3c:	ldrb	r2, [r3, #852]	; 0x354
   60e40:	mov	r3, #0
   60e44:	adds	r8, r8, r2
   60e48:	adc	r9, r9, r3
   60e4c:	b	60df4 <fputs@plt+0x4fc5c>
   60e50:	ldr	fp, [sp, #120]	; 0x78
   60e54:	mov	r0, r8
   60e58:	mov	r1, r9
   60e5c:	ldr	r8, [sp, #128]	; 0x80
   60e60:	ldr	sl, [sp, #144]	; 0x90
   60e64:	ldr	r7, [sp, #152]	; 0x98
   60e68:	ldr	r9, [sp, #176]	; 0xb0
   60e6c:	strh	r5, [r7, #14]
   60e70:	ldr	r3, [sp, #24]
   60e74:	sub	r3, r4, r3
   60e78:	str	r3, [r7, #68]	; 0x44
   60e7c:	ldr	r3, [sp, #116]	; 0x74
   60e80:	cmp	r4, r3
   60e84:	bcc	60ee4 <fputs@plt+0x4fd4c>
   60e88:	bhi	60f0c <fputs@plt+0x4fd74>
   60e8c:	ldr	r2, [r7, #60]	; 0x3c
   60e90:	mov	r3, #0
   60e94:	cmp	r1, r3
   60e98:	cmpeq	r0, r2
   60e9c:	bne	60eb8 <fputs@plt+0x4fd20>
   60ea0:	ldr	r3, [r7, #72]	; 0x48
   60ea4:	cmp	r3, #0
   60ea8:	bne	60b5c <fputs@plt+0x4f9c4>
   60eac:	add	r0, sp, #320	; 0x140
   60eb0:	bl	21754 <fputs@plt+0x105bc>
   60eb4:	b	60b5c <fputs@plt+0x4f9c4>
   60eb8:	mov	r3, r9
   60ebc:	mov	r9, r8
   60ec0:	mov	r8, sl
   60ec4:	mov	sl, r3
   60ec8:	ldr	r3, [r7, #72]	; 0x48
   60ecc:	cmp	r3, #0
   60ed0:	beq	60f20 <fputs@plt+0x4fd88>
   60ed4:	ldr	r0, [pc, #-3296]	; 601fc <fputs@plt+0x4f064>
   60ed8:	bl	33174 <fputs@plt+0x21fdc>
   60edc:	str	r0, [sp, #24]
   60ee0:	b	67448 <fputs@plt+0x562b0>
   60ee4:	ldr	r2, [r7, #60]	; 0x3c
   60ee8:	mov	r3, #0
   60eec:	cmp	r1, r3
   60ef0:	cmpeq	r0, r2
   60ef4:	bls	60ea0 <fputs@plt+0x4fd08>
   60ef8:	mov	r3, r9
   60efc:	mov	r9, r8
   60f00:	mov	r8, sl
   60f04:	mov	sl, r3
   60f08:	b	60ec8 <fputs@plt+0x4fd30>
   60f0c:	mov	r3, r9
   60f10:	mov	r9, r8
   60f14:	mov	r8, sl
   60f18:	mov	sl, r3
   60f1c:	b	60ec8 <fputs@plt+0x4fd30>
   60f20:	add	r0, sp, #320	; 0x140
   60f24:	bl	21754 <fputs@plt+0x105bc>
   60f28:	b	60ed4 <fputs@plt+0x4fd3c>
   60f2c:	mov	r2, #2048	; 0x800
   60f30:	ldr	r1, [fp, #16]
   60f34:	ldr	r0, [sp, #64]	; 0x40
   60f38:	bl	21c40 <fputs@plt+0x10aa8>
   60f3c:	b	60b80 <fputs@plt+0x4f9e8>
   60f40:	ldr	r3, [sp, #96]	; 0x60
   60f44:	add	r3, r3, #20
   60f48:	ldr	r3, [r7, r3, lsl #2]
   60f4c:	str	r3, [sp, #248]	; 0xf8
   60f50:	ldr	r3, [sp, #64]	; 0x40
   60f54:	ldrh	r2, [r3, #8]
   60f58:	ldr	r3, [pc, #-3424]	; 60200 <fputs@plt+0x4f068>
   60f5c:	and	r3, r3, r2
   60f60:	cmp	r3, #0
   60f64:	bne	6102c <fputs@plt+0x4fe94>
   60f68:	ldr	r3, [sp, #64]	; 0x40
   60f6c:	ldrb	r2, [sp, #40]	; 0x28
   60f70:	strb	r2, [r3, #10]
   60f74:	ldr	r3, [sp, #96]	; 0x60
   60f78:	add	r3, r3, #1
   60f7c:	lsl	r4, r3, #2
   60f80:	ldr	r2, [r7, #64]	; 0x40
   60f84:	ldr	r1, [sp, #80]	; 0x50
   60f88:	ldr	r3, [r1, r3, lsl #2]
   60f8c:	cmp	r2, r3
   60f90:	bcc	61078 <fputs@plt+0x4fee0>
   60f94:	add	r4, r1, r4
   60f98:	ldr	r3, [r7, #72]	; 0x48
   60f9c:	ldr	r6, [r4, #-4]
   60fa0:	add	r6, r3, r6
   60fa4:	ldr	r1, [sp, #248]	; 0xf8
   60fa8:	cmp	r1, #11
   60fac:	bls	61038 <fputs@plt+0x4fea0>
   60fb0:	sub	r5, r1, #12
   60fb4:	lsr	r4, r5, #1
   60fb8:	ldr	r3, [sp, #64]	; 0x40
   60fbc:	str	r4, [r3, #12]
   60fc0:	add	r1, r4, #2
   60fc4:	ldr	r3, [r3, #24]
   60fc8:	cmp	r3, r1
   60fcc:	blt	61048 <fputs@plt+0x4feb0>
   60fd0:	ldr	r2, [sp, #64]	; 0x40
   60fd4:	ldr	r3, [r2, #20]
   60fd8:	str	r3, [r2, #16]
   60fdc:	mov	r2, r4
   60fe0:	mov	r1, r6
   60fe4:	ldr	r6, [sp, #64]	; 0x40
   60fe8:	ldr	r0, [r6, #16]
   60fec:	bl	11000 <memcpy@plt>
   60ff0:	ldr	r3, [r6, #16]
   60ff4:	mov	r2, #0
   60ff8:	strb	r2, [r3, r5, lsr #1]
   60ffc:	mov	r1, r6
   61000:	ldr	r3, [r6, #16]
   61004:	add	r4, r3, r4
   61008:	strb	r2, [r4, #1]
   6100c:	ldr	r3, [sp, #248]	; 0xf8
   61010:	and	r3, r3, #1
   61014:	lsl	r3, r3, #1
   61018:	ldr	r2, [pc, #-3612]	; 60204 <fputs@plt+0x4f06c>
   6101c:	ldrh	r3, [r2, r3]
   61020:	mov	r2, r6
   61024:	strh	r3, [r6, #8]
   61028:	b	60b80 <fputs@plt+0x4f9e8>
   6102c:	ldr	r0, [sp, #64]	; 0x40
   61030:	bl	219f0 <fputs@plt+0x10858>
   61034:	b	60f68 <fputs@plt+0x4fdd0>
   61038:	ldr	r2, [sp, #64]	; 0x40
   6103c:	mov	r0, r6
   61040:	bl	1cb08 <fputs@plt+0xb970>
   61044:	b	60b80 <fputs@plt+0x4f9e8>
   61048:	mov	r3, #1
   6104c:	ldr	r0, [sp, #64]	; 0x40
   61050:	strh	r3, [r0, #8]
   61054:	mov	r2, #0
   61058:	bl	291c8 <fputs@plt+0x18030>
   6105c:	cmp	r0, #0
   61060:	beq	60fdc <fputs@plt+0x4fe44>
   61064:	mov	r3, r9
   61068:	mov	r9, r8
   6106c:	mov	r8, sl
   61070:	mov	sl, r3
   61074:	b	672ec <fputs@plt+0x56154>
   61078:	ldrb	r3, [fp, #3]
   6107c:	tst	r3, #192	; 0xc0
   61080:	beq	610a0 <fputs@plt+0x4ff08>
   61084:	ldr	r2, [sp, #248]	; 0xf8
   61088:	cmp	r2, #11
   6108c:	bls	61098 <fputs@plt+0x4ff00>
   61090:	tst	r2, #1
   61094:	beq	610b0 <fputs@plt+0x4ff18>
   61098:	tst	r3, #128	; 0x80
   6109c:	bne	610b0 <fputs@plt+0x4ff18>
   610a0:	ldr	r0, [sp, #248]	; 0xf8
   610a4:	bl	17250 <fputs@plt+0x60b8>
   610a8:	subs	r2, r0, #0
   610ac:	bne	610c4 <fputs@plt+0x4ff2c>
   610b0:	ldr	r2, [sp, #64]	; 0x40
   610b4:	ldr	r1, [sp, #248]	; 0xf8
   610b8:	ldr	r0, [pc, #-3768]	; 60208 <fputs@plt+0x4f070>
   610bc:	bl	1cb08 <fputs@plt+0xb970>
   610c0:	b	60b80 <fputs@plt+0x4f9e8>
   610c4:	ldrb	r3, [r7, #4]
   610c8:	ldr	r1, [sp, #80]	; 0x50
   610cc:	add	r4, r1, r4
   610d0:	ldr	r1, [r4, #-4]
   610d4:	ldr	r4, [sp, #64]	; 0x40
   610d8:	str	r4, [sp]
   610dc:	clz	r3, r3
   610e0:	lsr	r3, r3, #5
   610e4:	ldr	r0, [sp, #104]	; 0x68
   610e8:	bl	4be60 <fputs@plt+0x3acc8>
   610ec:	subs	r3, r0, #0
   610f0:	str	r3, [sp, #24]
   610f4:	bne	66fe4 <fputs@plt+0x55e4c>
   610f8:	mov	r2, r4
   610fc:	ldr	r1, [sp, #248]	; 0xf8
   61100:	ldr	r0, [r4, #16]
   61104:	bl	1cb08 <fputs@plt+0xb970>
   61108:	mov	r0, r4
   6110c:	ldrh	r3, [r4, #8]
   61110:	bic	r3, r3, #4096	; 0x1000
   61114:	strh	r3, [r4, #8]
   61118:	b	60b80 <fputs@plt+0x4f9e8>
   6111c:	ldr	r3, [fp, #16]
   61120:	ldr	r4, [fp, #4]
   61124:	add	r4, r4, r4, lsl #2
   61128:	ldr	r2, [sp, #32]
   6112c:	add	r4, r2, r4, lsl #3
   61130:	add	r5, r3, #1
   61134:	ldrb	r1, [r3]
   61138:	cmp	r1, #0
   6113c:	beq	63484 <fputs@plt+0x522ec>
   61140:	ldr	r2, [sp, #40]	; 0x28
   61144:	mov	r0, r4
   61148:	bl	30bc8 <fputs@plt+0x1fa30>
   6114c:	add	r4, r4, #40	; 0x28
   61150:	ldrb	r1, [r5], #1
   61154:	cmp	r1, #0
   61158:	bne	61140 <fputs@plt+0x4ffa8>
   6115c:	b	63484 <fputs@plt+0x522ec>
   61160:	ldr	r4, [fp, #16]
   61164:	ldr	r3, [fp, #4]
   61168:	add	r3, r3, r3, lsl #2
   6116c:	ldr	r1, [sp, #32]
   61170:	add	r3, r1, r3, lsl #3
   61174:	mov	r2, r3
   61178:	str	r3, [sp, #64]	; 0x40
   6117c:	ldr	r3, [fp, #8]
   61180:	add	r3, r3, r3, lsl #2
   61184:	add	r3, r2, r3, lsl #3
   61188:	sub	r3, r3, #40	; 0x28
   6118c:	str	r3, [sp, #116]	; 0x74
   61190:	ldrb	r3, [r9, #88]	; 0x58
   61194:	str	r3, [sp, #96]	; 0x60
   61198:	ldr	r3, [fp, #12]
   6119c:	add	r3, r3, r3, lsl #2
   611a0:	add	r3, r1, r3, lsl #3
   611a4:	str	r3, [sp, #104]	; 0x68
   611a8:	cmp	r4, #0
   611ac:	beq	611d4 <fputs@plt+0x5003c>
   611b0:	mov	r0, r2
   611b4:	add	r5, r0, #40	; 0x28
   611b8:	ldr	r2, [sp, #40]	; 0x28
   611bc:	ldrb	r1, [r4], #1
   611c0:	bl	30bc8 <fputs@plt+0x1fa30>
   611c4:	mov	r0, r5
   611c8:	ldrb	r3, [r4]
   611cc:	cmp	r3, #0
   611d0:	bne	611b4 <fputs@plt+0x5001c>
   611d4:	ldr	r3, [sp, #116]	; 0x74
   611d8:	sub	r5, r3, #40	; 0x28
   611dc:	mov	r2, #0
   611e0:	mov	r3, #0
   611e4:	strd	r2, [sp, #80]	; 0x50
   611e8:	mov	r4, #0
   611ec:	str	fp, [sp, #120]	; 0x78
   611f0:	str	r8, [sp, #128]	; 0x80
   611f4:	str	sl, [sp, #144]	; 0x90
   611f8:	mov	sl, r2
   611fc:	mov	fp, r3
   61200:	str	r9, [sp, #152]	; 0x98
   61204:	b	675e4 <fputs@plt+0x5644c>
   61208:	mov	r2, r8
   6120c:	ldr	r8, [pc, #3936]	; 62174 <fputs@plt+0x50fdc>
   61210:	mov	r9, #0
   61214:	cmp	r7, r9
   61218:	cmpeq	r6, r8
   6121c:	movls	r8, #2
   61220:	movls	r9, r8
   61224:	bls	675b4 <fputs@plt+0x5641c>
   61228:	ldr	r8, [pc, #3912]	; 62178 <fputs@plt+0x50fe0>
   6122c:	mov	r9, #0
   61230:	cmp	r7, r9
   61234:	cmpeq	r6, r8
   61238:	movls	r8, #3
   6123c:	movls	r9, r8
   61240:	bls	675b4 <fputs@plt+0x5641c>
   61244:	mvn	r8, #-2147483648	; 0x80000000
   61248:	mov	r9, #0
   6124c:	cmp	r7, r9
   61250:	cmpeq	r6, r8
   61254:	movls	r8, #4
   61258:	movls	r9, r8
   6125c:	bls	675b4 <fputs@plt+0x5641c>
   61260:	mvn	r8, #0
   61264:	ldr	r9, [pc, #3848]	; 62174 <fputs@plt+0x50fdc>
   61268:	cmp	r7, r9
   6126c:	cmpeq	r6, r8
   61270:	movls	r8, #6
   61274:	movhi	r8, #8
   61278:	movls	r9, #5
   6127c:	movhi	r9, #6
   61280:	b	675b4 <fputs@plt+0x5641c>
   61284:	tst	r1, #8
   61288:	movne	r8, #8
   6128c:	movne	r9, #7
   61290:	bne	675b4 <fputs@plt+0x5641c>
   61294:	ldr	r8, [r5, #52]	; 0x34
   61298:	tst	r1, #16384	; 0x4000
   6129c:	ldrne	r3, [r5, #40]	; 0x28
   612a0:	addne	r8, r8, r3
   612a4:	add	r9, r8, #6
   612a8:	lsr	r3, r1, #1
   612ac:	and	r3, r3, #1
   612b0:	add	r9, r3, r9, lsl #1
   612b4:	str	r9, [ip, #68]	; 0x44
   612b8:	tst	r1, #16384	; 0x4000
   612bc:	beq	612e0 <fputs@plt+0x50148>
   612c0:	orrs	r3, sl, fp
   612c4:	bne	61344 <fputs@plt+0x501ac>
   612c8:	ldr	r3, [ip, #40]	; 0x28
   612cc:	ldrd	r0, [sp, #80]	; 0x50
   612d0:	adds	r0, r0, r3
   612d4:	adc	r1, r1, r3, asr #31
   612d8:	strd	r0, [sp, #80]	; 0x50
   612dc:	sub	r8, r8, r3
   612e0:	adds	sl, sl, r8
   612e4:	adc	fp, fp, #0
   612e8:	cmp	r9, #127	; 0x7f
   612ec:	movls	r2, #1
   612f0:	bls	675cc <fputs@plt+0x56434>
   612f4:	lsr	r3, r9, #7
   612f8:	str	r3, [sp, #56]	; 0x38
   612fc:	mov	r3, #0
   61300:	str	r3, [sp, #60]	; 0x3c
   61304:	ldrd	r6, [sp, #56]	; 0x38
   61308:	mov	r2, r6
   6130c:	mov	r3, r7
   61310:	orrs	r3, r2, r3
   61314:	beq	61364 <fputs@plt+0x501cc>
   61318:	mov	r2, #1
   6131c:	add	r2, r2, #1
   61320:	lsr	r3, r6, #7
   61324:	orr	r3, r3, r7, lsl #25
   61328:	lsr	r1, r7, #7
   6132c:	mov	r6, r3
   61330:	mov	r7, r1
   61334:	orrs	r3, r6, r7
   61338:	bne	6131c <fputs@plt+0x50184>
   6133c:	strd	r6, [sp, #56]	; 0x38
   61340:	b	675cc <fputs@plt+0x56434>
   61344:	bl	2955c <fputs@plt+0x183c4>
   61348:	cmp	r0, #0
   6134c:	beq	612e0 <fputs@plt+0x50148>
   61350:	ldr	fp, [sp, #120]	; 0x78
   61354:	ldr	r9, [sp, #128]	; 0x80
   61358:	ldr	r8, [sp, #144]	; 0x90
   6135c:	ldr	sl, [sp, #152]	; 0x98
   61360:	b	672ec <fputs@plt+0x56154>
   61364:	mov	r2, #1
   61368:	b	675cc <fputs@plt+0x56434>
   6136c:	ldr	r8, [sp, #128]	; 0x80
   61370:	mov	r6, sl
   61374:	mov	r7, fp
   61378:	ldr	fp, [sp, #120]	; 0x78
   6137c:	ldr	sl, [sp, #144]	; 0x90
   61380:	ldr	r9, [sp, #152]	; 0x98
   61384:	cmp	r4, #126	; 0x7e
   61388:	addle	r4, r4, #1
   6138c:	bgt	61418 <fputs@plt+0x50280>
   61390:	asr	r3, r4, #31
   61394:	mov	r0, r4
   61398:	mov	r1, r3
   6139c:	strd	r0, [sp, #120]	; 0x78
   613a0:	adds	r2, r6, r4
   613a4:	adc	r3, r7, r1
   613a8:	mov	r6, r2
   613ac:	mov	r7, r3
   613b0:	strd	r6, [sp, #96]	; 0x60
   613b4:	ldrd	r0, [sp, #80]	; 0x50
   613b8:	adds	r0, r0, r2
   613bc:	adc	r1, r1, r3
   613c0:	ldr	r2, [sl, #92]	; 0x5c
   613c4:	asr	r3, r2, #31
   613c8:	cmp	r2, r0
   613cc:	sbcs	r3, r3, r1
   613d0:	blt	672a4 <fputs@plt+0x5610c>
   613d4:	mov	r1, r6
   613d8:	ldr	r5, [sp, #104]	; 0x68
   613dc:	mov	r0, r5
   613e0:	bl	292e4 <fputs@plt+0x1814c>
   613e4:	cmp	r0, #0
   613e8:	bne	67348 <fputs@plt+0x561b0>
   613ec:	ldr	r7, [r5, #16]
   613f0:	cmp	r4, #127	; 0x7f
   613f4:	bhi	614e4 <fputs@plt+0x5034c>
   613f8:	strb	r4, [r7]
   613fc:	mov	r6, #1
   61400:	str	fp, [sp, #120]	; 0x78
   61404:	str	r8, [sp, #128]	; 0x80
   61408:	ldr	r8, [sp, #64]	; 0x40
   6140c:	str	sl, [sp, #64]	; 0x40
   61410:	ldr	fp, [sp, #116]	; 0x74
   61414:	b	61560 <fputs@plt+0x503c8>
   61418:	lsr	r3, r4, #7
   6141c:	str	r3, [sp, #168]	; 0xa8
   61420:	asr	r3, r4, #31
   61424:	ldr	r1, [sp, #168]	; 0xa8
   61428:	orr	r1, r1, r3, lsl #25
   6142c:	str	r1, [sp, #168]	; 0xa8
   61430:	lsr	r3, r3, #7
   61434:	str	r3, [sp, #172]	; 0xac
   61438:	ldrd	r0, [sp, #168]	; 0xa8
   6143c:	mov	r2, r0
   61440:	mov	r3, r1
   61444:	orrs	r3, r2, r3
   61448:	beq	67674 <fputs@plt+0x564dc>
   6144c:	mov	r2, #1
   61450:	add	r2, r2, #1
   61454:	lsr	r3, r0, #7
   61458:	orr	r3, r3, r1, lsl #25
   6145c:	lsr	ip, r1, #7
   61460:	mov	r0, r3
   61464:	mov	r1, ip
   61468:	orrs	r3, r0, r1
   6146c:	bne	61450 <fputs@plt+0x502b8>
   61470:	strd	r0, [sp, #168]	; 0xa8
   61474:	add	r4, r4, r2
   61478:	asr	r1, r4, #31
   6147c:	lsr	r3, r4, #7
   61480:	orr	r3, r3, r1, lsl #25
   61484:	str	r3, [sp, #160]	; 0xa0
   61488:	lsr	r3, r1, #7
   6148c:	str	r3, [sp, #164]	; 0xa4
   61490:	ldrd	r0, [sp, #160]	; 0xa0
   61494:	orrs	r3, r0, r1
   61498:	beq	614dc <fputs@plt+0x50344>
   6149c:	mov	r1, #1
   614a0:	mov	ip, r1
   614a4:	ldrd	r0, [sp, #160]	; 0xa0
   614a8:	add	ip, ip, #1
   614ac:	lsr	r3, r0, #7
   614b0:	orr	r3, r3, r1, lsl #25
   614b4:	lsr	lr, r1, #7
   614b8:	mov	r0, r3
   614bc:	mov	r1, lr
   614c0:	orrs	r3, r0, r1
   614c4:	bne	614a8 <fputs@plt+0x50310>
   614c8:	strd	r0, [sp, #160]	; 0xa0
   614cc:	mov	r1, ip
   614d0:	cmp	r1, r2
   614d4:	addgt	r4, r4, #1
   614d8:	b	61390 <fputs@plt+0x501f8>
   614dc:	mov	r1, #1
   614e0:	b	614d0 <fputs@plt+0x50338>
   614e4:	ldrd	r2, [sp, #120]	; 0x78
   614e8:	mov	r0, r7
   614ec:	bl	14be0 <fputs@plt+0x3a48>
   614f0:	uxtb	r6, r0
   614f4:	b	61400 <fputs@plt+0x50268>
   614f8:	mov	r2, r5
   614fc:	mov	r3, #0
   61500:	add	r0, r7, r6
   61504:	bl	14be0 <fputs@plt+0x3a48>
   61508:	uxtb	r0, r0
   6150c:	b	61574 <fputs@plt+0x503dc>
   61510:	add	r3, sp, #320	; 0x140
   61514:	ldr	r0, [r8]
   61518:	ldr	r1, [r8, #4]
   6151c:	stmia	r3!, {r0, r1}
   61520:	ldr	r3, [pc, #3156]	; 6217c <fputs@plt+0x50fe4>
   61524:	add	r5, r3, r5
   61528:	ldrb	r5, [r5, #852]	; 0x354
   6152c:	ldr	r3, [sp, #320]	; 0x140
   61530:	ldr	r1, [sp, #324]	; 0x144
   61534:	add	r2, r4, r5
   61538:	strb	r3, [r2, #-1]!
   6153c:	lsr	r3, r3, #8
   61540:	orr	r3, r3, r1, lsl #24
   61544:	lsr	r1, r1, #8
   61548:	cmp	r2, r4
   6154c:	bne	61538 <fputs@plt+0x503a0>
   61550:	add	r4, sl, r5
   61554:	add	r8, r8, #40	; 0x28
   61558:	cmp	fp, r8
   6155c:	bcc	615d0 <fputs@plt+0x50438>
   61560:	ldr	r5, [r8, #28]
   61564:	cmp	r5, #127	; 0x7f
   61568:	bhi	614f8 <fputs@plt+0x50360>
   6156c:	strb	r5, [r7, r6]
   61570:	mov	r0, #1
   61574:	add	r6, r6, r0
   61578:	mov	sl, r4
   6157c:	add	r4, r7, r4
   61580:	sub	r3, r5, #1
   61584:	cmp	r3, #6
   61588:	bhi	615a4 <fputs@plt+0x5040c>
   6158c:	cmp	r5, #7
   61590:	beq	61510 <fputs@plt+0x50378>
   61594:	ldrd	r2, [r8]
   61598:	add	r1, sp, #320	; 0x140
   6159c:	strd	r2, [r1]
   615a0:	b	61520 <fputs@plt+0x50388>
   615a4:	cmp	r5, #11
   615a8:	movls	r5, #0
   615ac:	bls	61550 <fputs@plt+0x503b8>
   615b0:	ldr	r5, [r8, #12]
   615b4:	cmp	r5, #0
   615b8:	beq	61550 <fputs@plt+0x503b8>
   615bc:	mov	r2, r5
   615c0:	ldr	r1, [r8, #16]
   615c4:	mov	r0, r4
   615c8:	bl	11000 <memcpy@plt>
   615cc:	b	61550 <fputs@plt+0x503b8>
   615d0:	ldr	fp, [sp, #120]	; 0x78
   615d4:	ldr	r8, [sp, #128]	; 0x80
   615d8:	ldr	sl, [sp, #64]	; 0x40
   615dc:	ldr	r1, [sp, #104]	; 0x68
   615e0:	ldr	r2, [sp, #96]	; 0x60
   615e4:	str	r2, [r1, #12]
   615e8:	mov	r3, #16
   615ec:	strh	r3, [r1, #8]
   615f0:	ldrd	r4, [sp, #80]	; 0x50
   615f4:	mov	r2, r4
   615f8:	mov	r3, r5
   615fc:	orrs	r3, r2, r3
   61600:	movne	r3, r1
   61604:	strne	r4, [r3]
   61608:	ldrne	r3, [pc, #2928]	; 62180 <fputs@plt+0x50fe8>
   6160c:	strhne	r3, [r1, #8]
   61610:	mov	r3, #1
   61614:	ldr	r2, [sp, #104]	; 0x68
   61618:	strb	r3, [r2, #10]
   6161c:	b	63484 <fputs@plt+0x522ec>
   61620:	ldr	r2, [fp, #4]
   61624:	ldr	r3, [r9, #56]	; 0x38
   61628:	ldr	r3, [r3, r2, lsl #2]
   6162c:	ldr	r4, [r3, #16]
   61630:	ldr	r3, [r4, #52]	; 0x34
   61634:	cmp	r3, #0
   61638:	moveq	r6, #0
   6163c:	moveq	r7, #0
   61640:	bne	61660 <fputs@plt+0x504c8>
   61644:	mov	r1, fp
   61648:	mov	r0, r9
   6164c:	bl	21bd8 <fputs@plt+0x10a40>
   61650:	strd	r6, [r0]
   61654:	mov	r3, #0
   61658:	str	r3, [sp, #24]
   6165c:	b	63484 <fputs@plt+0x522ec>
   61660:	mov	r0, r4
   61664:	bl	457d8 <fputs@plt+0x34640>
   61668:	subs	r3, r0, #0
   6166c:	str	r3, [sp, #24]
   61670:	bne	66ff8 <fputs@plt+0x55e60>
   61674:	mov	r6, #0
   61678:	mov	r7, #0
   6167c:	b	67c98 <fputs@plt+0x56b00>
   61680:	mov	r0, r4
   61684:	bl	457d8 <fputs@plt+0x34640>
   61688:	subs	r3, r0, #0
   6168c:	str	r3, [sp, #24]
   61690:	beq	61644 <fputs@plt+0x504ac>
   61694:	mov	r3, r9
   61698:	mov	r9, r8
   6169c:	mov	r8, sl
   616a0:	mov	sl, r3
   616a4:	b	67448 <fputs@plt+0x562b0>
   616a8:	ldrb	r1, [r2, #5]
   616ac:	ldr	r3, [r2, #56]	; 0x38
   616b0:	add	r3, r3, r1
   616b4:	ldr	r1, [r3, #8]
   616b8:	rev	r1, r1
   616bc:	mov	r0, r4
   616c0:	bl	44f58 <fputs@plt+0x33dc0>
   616c4:	b	67c90 <fputs@plt+0x56af8>
   616c8:	str	r0, [sp, #24]
   616cc:	mov	r3, r9
   616d0:	mov	r9, r8
   616d4:	mov	r8, sl
   616d8:	mov	sl, r3
   616dc:	b	67448 <fputs@plt+0x562b0>
   616e0:	ldr	r3, [fp, #4]
   616e4:	str	r3, [sp, #64]	; 0x40
   616e8:	ldr	r7, [fp, #16]
   616ec:	cmp	r3, #0
   616f0:	bne	617d4 <fputs@plt+0x5063c>
   616f4:	ldr	r3, [sl, #160]	; 0xa0
   616f8:	cmp	r3, #0
   616fc:	ble	61728 <fputs@plt+0x50590>
   61700:	mov	r3, r9
   61704:	mov	r9, r8
   61708:	mov	r8, sl
   6170c:	mov	sl, r3
   61710:	ldr	r1, [pc, #2668]	; 62184 <fputs@plt+0x50fec>
   61714:	mov	r0, r3
   61718:	bl	3da60 <fputs@plt+0x2c8c8>
   6171c:	mov	r3, #5
   61720:	str	r3, [sp, #24]
   61724:	b	67448 <fputs@plt+0x562b0>
   61728:	mov	r0, r7
   6172c:	bl	1b3e0 <fputs@plt+0xa248>
   61730:	mov	r5, r0
   61734:	ldr	r2, [sl, #436]	; 0x1b4
   61738:	ldr	r3, [sl, #432]	; 0x1b0
   6173c:	add	r2, r2, r3
   61740:	mov	r1, #0
   61744:	mov	r0, sl
   61748:	bl	19a28 <fputs@plt+0x8890>
   6174c:	subs	r3, r0, #0
   61750:	str	r3, [sp, #24]
   61754:	bne	6700c <fputs@plt+0x55e74>
   61758:	add	r2, r5, #33	; 0x21
   6175c:	mov	r3, #0
   61760:	mov	r0, sl
   61764:	bl	13b5c <fputs@plt+0x29c4>
   61768:	subs	r4, r0, #0
   6176c:	beq	617c8 <fputs@plt+0x50630>
   61770:	add	r0, r4, #32
   61774:	str	r0, [r4]
   61778:	add	r2, r5, #1
   6177c:	mov	r1, r7
   61780:	bl	11000 <memcpy@plt>
   61784:	ldrb	r3, [sl, #67]	; 0x43
   61788:	cmp	r3, #0
   6178c:	movne	r3, #0
   61790:	strbne	r3, [sl, #67]	; 0x43
   61794:	movne	r3, #1
   61798:	strbne	r3, [sl, #75]	; 0x4b
   6179c:	ldreq	r3, [sl, #432]	; 0x1b0
   617a0:	addeq	r3, r3, #1
   617a4:	streq	r3, [sl, #432]	; 0x1b0
   617a8:	ldr	r3, [sl, #424]	; 0x1a8
   617ac:	str	r3, [r4, #24]
   617b0:	str	r4, [sl, #424]	; 0x1a8
   617b4:	add	r1, sl, #448	; 0x1c0
   617b8:	ldrd	r2, [r1, #-8]
   617bc:	strd	r2, [r4, #8]
   617c0:	ldrd	r2, [r1]
   617c4:	strd	r2, [r4, #16]
   617c8:	mov	r3, #0
   617cc:	str	r3, [sp, #24]
   617d0:	b	63484 <fputs@plt+0x522ec>
   617d4:	ldr	r4, [sl, #424]	; 0x1a8
   617d8:	cmp	r4, #0
   617dc:	beq	61834 <fputs@plt+0x5069c>
   617e0:	mov	r6, #0
   617e4:	mov	r1, r7
   617e8:	ldr	r0, [r4]
   617ec:	bl	13ec8 <fputs@plt+0x2d30>
   617f0:	cmp	r0, #0
   617f4:	beq	61848 <fputs@plt+0x506b0>
   617f8:	add	r6, r6, #1
   617fc:	ldr	r4, [r4, #24]
   61800:	cmp	r4, #0
   61804:	bne	617e4 <fputs@plt+0x5064c>
   61808:	mov	r3, r9
   6180c:	mov	r9, r8
   61810:	mov	r8, sl
   61814:	mov	sl, r3
   61818:	mov	r2, r7
   6181c:	ldr	r1, [pc, #2404]	; 62188 <fputs@plt+0x50ff0>
   61820:	mov	r0, sl
   61824:	bl	3da60 <fputs@plt+0x2c8c8>
   61828:	mov	r3, #1
   6182c:	str	r3, [sp, #24]
   61830:	b	67448 <fputs@plt+0x562b0>
   61834:	mov	r3, r9
   61838:	mov	r9, r8
   6183c:	mov	r8, sl
   61840:	mov	sl, r3
   61844:	b	61818 <fputs@plt+0x50680>
   61848:	mov	r5, r0
   6184c:	cmp	r4, #0
   61850:	beq	6197c <fputs@plt+0x507e4>
   61854:	ldr	r1, [sl, #160]	; 0xa0
   61858:	ldr	r2, [sp, #64]	; 0x40
   6185c:	cmp	r1, #0
   61860:	movle	r3, #0
   61864:	movgt	r3, #1
   61868:	cmp	r2, #1
   6186c:	movne	r3, #0
   61870:	cmp	r3, #0
   61874:	bne	61990 <fputs@plt+0x507f8>
   61878:	ldr	r3, [r4, #24]
   6187c:	cmp	r3, #0
   61880:	strne	r0, [sp, #80]	; 0x50
   61884:	beq	619b8 <fputs@plt+0x50820>
   61888:	ldr	r3, [sl, #432]	; 0x1b0
   6188c:	sub	r6, r3, r6
   61890:	sub	r6, r6, #1
   61894:	ldr	r3, [sp, #64]	; 0x40
   61898:	cmp	r3, #2
   6189c:	beq	61a88 <fputs@plt+0x508f0>
   618a0:	ldr	r3, [sl, #20]
   618a4:	cmp	r3, #0
   618a8:	strgt	r5, [sp, #96]	; 0x60
   618ac:	ldrgt	r7, [sp, #64]	; 0x40
   618b0:	ble	618f4 <fputs@plt+0x5075c>
   618b4:	ldr	r3, [sl, #16]
   618b8:	add	r3, r3, r5, lsl #4
   618bc:	mov	r2, r6
   618c0:	mov	r1, r7
   618c4:	ldr	r0, [r3, #4]
   618c8:	bl	45dc8 <fputs@plt+0x34c30>
   618cc:	cmp	r0, #0
   618d0:	bne	67038 <fputs@plt+0x55ea0>
   618d4:	add	r5, r5, #1
   618d8:	ldr	r3, [sl, #20]
   618dc:	cmp	r3, r5
   618e0:	bgt	618b4 <fputs@plt+0x5071c>
   618e4:	str	r0, [sp, #24]
   618e8:	ldr	r3, [sp, #96]	; 0x60
   618ec:	cmp	r3, #0
   618f0:	bne	61b04 <fputs@plt+0x5096c>
   618f4:	ldr	r1, [sl, #424]	; 0x1a8
   618f8:	cmp	r4, r1
   618fc:	beq	61928 <fputs@plt+0x50790>
   61900:	ldr	r3, [r1, #24]
   61904:	str	r3, [sl, #424]	; 0x1a8
   61908:	mov	r0, sl
   6190c:	bl	1fc00 <fputs@plt+0xea68>
   61910:	ldr	r3, [sl, #432]	; 0x1b0
   61914:	sub	r3, r3, #1
   61918:	str	r3, [sl, #432]	; 0x1b0
   6191c:	ldr	r1, [sl, #424]	; 0x1a8
   61920:	cmp	r4, r1
   61924:	bne	61900 <fputs@plt+0x50768>
   61928:	ldr	r3, [sp, #64]	; 0x40
   6192c:	cmp	r3, #1
   61930:	beq	61b24 <fputs@plt+0x5098c>
   61934:	ldrd	r2, [r4, #8]
   61938:	add	r1, sl, #448	; 0x1c0
   6193c:	strd	r2, [r1, #-8]
   61940:	ldrd	r2, [r4, #16]
   61944:	strd	r2, [r1]
   61948:	ldr	r3, [sp, #80]	; 0x50
   6194c:	ldr	r2, [sp, #64]	; 0x40
   61950:	cmp	r2, #2
   61954:	cmpne	r3, #0
   61958:	beq	61b50 <fputs@plt+0x509b8>
   6195c:	ldr	r3, [sp, #24]
   61960:	cmp	r3, #0
   61964:	beq	63484 <fputs@plt+0x522ec>
   61968:	mov	r3, r9
   6196c:	mov	r9, r8
   61970:	mov	r8, sl
   61974:	mov	sl, r3
   61978:	b	67448 <fputs@plt+0x562b0>
   6197c:	mov	r3, r9
   61980:	mov	r9, r8
   61984:	mov	r8, sl
   61988:	mov	sl, r3
   6198c:	b	61818 <fputs@plt+0x50680>
   61990:	mov	r3, r9
   61994:	mov	r9, r8
   61998:	mov	r8, sl
   6199c:	mov	sl, r3
   619a0:	ldr	r1, [pc, #2020]	; 6218c <fputs@plt+0x50ff4>
   619a4:	mov	r0, r3
   619a8:	bl	3da60 <fputs@plt+0x2c8c8>
   619ac:	mov	r3, #5
   619b0:	str	r3, [sp, #24]
   619b4:	b	67448 <fputs@plt+0x562b0>
   619b8:	ldrb	r3, [sl, #75]	; 0x4b
   619bc:	cmp	r3, #0
   619c0:	beq	61a74 <fputs@plt+0x508dc>
   619c4:	ldr	r3, [sp, #64]	; 0x40
   619c8:	cmp	r3, #1
   619cc:	bne	61a7c <fputs@plt+0x508e4>
   619d0:	mov	r1, #1
   619d4:	mov	r0, r9
   619d8:	bl	3daa4 <fputs@plt+0x2c90c>
   619dc:	cmp	r0, #0
   619e0:	bne	6722c <fputs@plt+0x56094>
   619e4:	mov	r3, #1
   619e8:	strb	r3, [sl, #67]	; 0x43
   619ec:	mov	r0, r9
   619f0:	bl	4e5f0 <fputs@plt+0x3d458>
   619f4:	cmp	r0, #5
   619f8:	beq	61a2c <fputs@plt+0x50894>
   619fc:	mov	r3, #0
   61a00:	strb	r3, [sl, #75]	; 0x4b
   61a04:	ldr	r3, [r9, #80]	; 0x50
   61a08:	str	r3, [sp, #24]
   61a0c:	ldr	r1, [sl, #424]	; 0x1a8
   61a10:	cmp	r4, r1
   61a14:	ldreq	r3, [sp, #64]	; 0x40
   61a18:	streq	r3, [sp, #80]	; 0x50
   61a1c:	beq	61b24 <fputs@plt+0x5098c>
   61a20:	ldr	r3, [sp, #64]	; 0x40
   61a24:	str	r3, [sp, #80]	; 0x50
   61a28:	b	61900 <fputs@plt+0x50768>
   61a2c:	mov	r3, r9
   61a30:	mov	r9, r8
   61a34:	mov	r8, sl
   61a38:	mov	sl, r3
   61a3c:	ldr	r3, [sp, #36]	; 0x24
   61a40:	sub	r2, fp, r3
   61a44:	asr	r2, r2, #2
   61a48:	add	r3, r2, r2, lsl #1
   61a4c:	add	r3, r3, r3, lsl #4
   61a50:	add	r3, r3, r3, lsl #8
   61a54:	add	r3, r3, r3, lsl #16
   61a58:	add	r3, r2, r3, lsl #2
   61a5c:	str	r3, [sl, #76]	; 0x4c
   61a60:	mov	r3, #0
   61a64:	strb	r3, [r8, #67]	; 0x43
   61a68:	mov	r3, #5
   61a6c:	str	r3, [sl, #80]	; 0x50
   61a70:	b	67500 <fputs@plt+0x56368>
   61a74:	str	r0, [sp, #80]	; 0x50
   61a78:	b	61888 <fputs@plt+0x506f0>
   61a7c:	mov	r3, #1
   61a80:	str	r3, [sp, #80]	; 0x50
   61a84:	b	61888 <fputs@plt+0x506f0>
   61a88:	ldr	r3, [sl, #24]
   61a8c:	ands	r3, r3, #2
   61a90:	mov	r2, r3
   61a94:	movne	r3, #1
   61a98:	moveq	r3, #0
   61a9c:	str	r3, [sp, #96]	; 0x60
   61aa0:	ldr	r3, [sl, #20]
   61aa4:	cmp	r3, #0
   61aa8:	ble	618e8 <fputs@plt+0x50750>
   61aac:	mov	r7, r5
   61ab0:	str	r4, [sp, #104]	; 0x68
   61ab4:	mov	r4, r2
   61ab8:	ldr	r3, [sl, #16]
   61abc:	add	r3, r3, r7, lsl #4
   61ac0:	clz	r2, r4
   61ac4:	lsr	r2, r2, #5
   61ac8:	mov	r1, #516	; 0x204
   61acc:	ldr	r0, [r3, #4]
   61ad0:	bl	4a618 <fputs@plt+0x39480>
   61ad4:	cmp	r0, #0
   61ad8:	bne	67020 <fputs@plt+0x55e88>
   61adc:	add	r7, r7, #1
   61ae0:	ldr	r3, [sl, #20]
   61ae4:	cmp	r3, r7
   61ae8:	bgt	61ab8 <fputs@plt+0x50920>
   61aec:	str	r0, [sp, #24]
   61af0:	ldr	r4, [sp, #104]	; 0x68
   61af4:	cmp	r3, #0
   61af8:	ldrgt	r7, [sp, #64]	; 0x40
   61afc:	bgt	618b4 <fputs@plt+0x5071c>
   61b00:	b	618e8 <fputs@plt+0x50750>
   61b04:	mov	r0, sl
   61b08:	bl	173d0 <fputs@plt+0x6238>
   61b0c:	mov	r0, sl
   61b10:	bl	24bdc <fputs@plt+0x13a44>
   61b14:	ldr	r3, [sl, #24]
   61b18:	orr	r3, r3, #2
   61b1c:	str	r3, [sl, #24]
   61b20:	b	618f4 <fputs@plt+0x5075c>
   61b24:	ldr	r3, [r4, #24]
   61b28:	str	r3, [sl, #424]	; 0x1a8
   61b2c:	mov	r1, r4
   61b30:	mov	r0, sl
   61b34:	bl	1fc00 <fputs@plt+0xea68>
   61b38:	ldr	r3, [sp, #80]	; 0x50
   61b3c:	cmp	r3, #0
   61b40:	bne	61948 <fputs@plt+0x507b0>
   61b44:	ldr	r3, [sl, #432]	; 0x1b0
   61b48:	sub	r3, r3, #1
   61b4c:	str	r3, [sl, #432]	; 0x1b0
   61b50:	mov	r2, r6
   61b54:	ldr	r1, [sp, #64]	; 0x40
   61b58:	mov	r0, sl
   61b5c:	bl	19a28 <fputs@plt+0x8890>
   61b60:	subs	r3, r0, #0
   61b64:	str	r3, [sp, #24]
   61b68:	beq	617c8 <fputs@plt+0x50630>
   61b6c:	mov	r3, r9
   61b70:	mov	r9, r8
   61b74:	mov	r8, sl
   61b78:	mov	sl, r3
   61b7c:	b	67448 <fputs@plt+0x562b0>
   61b80:	mov	r3, r9
   61b84:	mov	r9, r8
   61b88:	mov	r8, sl
   61b8c:	mov	sl, r3
   61b90:	ldr	r4, [fp, #4]
   61b94:	ldr	r2, [fp, #8]
   61b98:	ldrb	r3, [r8, #67]	; 0x43
   61b9c:	cmp	r4, r3
   61ba0:	beq	61c6c <fputs@plt+0x50ad4>
   61ba4:	cmp	r2, #0
   61ba8:	bne	61bd8 <fputs@plt+0x50a40>
   61bac:	cmp	r4, #0
   61bb0:	beq	61c34 <fputs@plt+0x50a9c>
   61bb4:	ldr	r3, [r8, #160]	; 0xa0
   61bb8:	cmp	r3, #0
   61bbc:	ble	61c34 <fputs@plt+0x50a9c>
   61bc0:	ldr	r1, [pc, #1480]	; 62190 <fputs@plt+0x50ff8>
   61bc4:	mov	r0, sl
   61bc8:	bl	3da60 <fputs@plt+0x2c8c8>
   61bcc:	mov	r3, #5
   61bd0:	str	r3, [sp, #24]
   61bd4:	b	67448 <fputs@plt+0x562b0>
   61bd8:	mov	r1, #516	; 0x204
   61bdc:	mov	r0, r8
   61be0:	bl	4a7f0 <fputs@plt+0x39658>
   61be4:	mov	r3, #1
   61be8:	strb	r3, [r8, #67]	; 0x43
   61bec:	mov	r0, sl
   61bf0:	bl	4e5f0 <fputs@plt+0x3d458>
   61bf4:	cmp	r0, #5
   61bf8:	bne	61c50 <fputs@plt+0x50ab8>
   61bfc:	ldr	r3, [sp, #36]	; 0x24
   61c00:	sub	r2, fp, r3
   61c04:	asr	r2, r2, #2
   61c08:	add	r3, r2, r2, lsl #1
   61c0c:	add	r3, r3, r3, lsl #4
   61c10:	add	r3, r3, r3, lsl #8
   61c14:	add	r3, r3, r3, lsl #16
   61c18:	add	r3, r2, r3, lsl #2
   61c1c:	str	r3, [sl, #76]	; 0x4c
   61c20:	rsb	r4, r4, #1
   61c24:	strb	r4, [r8, #67]	; 0x43
   61c28:	mov	r3, #5
   61c2c:	str	r3, [sl, #80]	; 0x50
   61c30:	b	67500 <fputs@plt+0x56368>
   61c34:	mov	r1, #1
   61c38:	mov	r0, sl
   61c3c:	bl	3daa4 <fputs@plt+0x2c90c>
   61c40:	cmp	r0, #0
   61c44:	bne	67500 <fputs@plt+0x56368>
   61c48:	strb	r4, [r8, #67]	; 0x43
   61c4c:	b	61bec <fputs@plt+0x50a54>
   61c50:	mov	r0, r8
   61c54:	bl	20420 <fputs@plt+0xf288>
   61c58:	ldr	r0, [sl, #80]	; 0x50
   61c5c:	cmp	r0, #0
   61c60:	moveq	r0, #101	; 0x65
   61c64:	movne	r0, #1
   61c68:	b	67500 <fputs@plt+0x56368>
   61c6c:	cmp	r4, #0
   61c70:	beq	61c98 <fputs@plt+0x50b00>
   61c74:	ldr	r3, [pc, #1304]	; 62194 <fputs@plt+0x50ffc>
   61c78:	ldr	r1, [pc, #1304]	; 62198 <fputs@plt+0x51000>
   61c7c:	cmp	r2, #0
   61c80:	moveq	r1, r3
   61c84:	mov	r0, sl
   61c88:	bl	3da60 <fputs@plt+0x2c8c8>
   61c8c:	mov	r3, #1
   61c90:	str	r3, [sp, #24]
   61c94:	b	67448 <fputs@plt+0x562b0>
   61c98:	ldr	r1, [pc, #1276]	; 6219c <fputs@plt+0x51004>
   61c9c:	b	61c84 <fputs@plt+0x50aec>
   61ca0:	ldr	r1, [fp, #8]
   61ca4:	cmp	r1, #0
   61ca8:	beq	61cb8 <fputs@plt+0x50b20>
   61cac:	ldr	r3, [sl, #24]
   61cb0:	tst	r3, #33554432	; 0x2000000
   61cb4:	bne	61ed8 <fputs@plt+0x50d40>
   61cb8:	ldr	r2, [fp, #4]
   61cbc:	ldr	r3, [sl, #16]
   61cc0:	add	r3, r3, r2, lsl #4
   61cc4:	ldr	r4, [r3, #4]
   61cc8:	cmp	r4, #0
   61ccc:	beq	61eac <fputs@plt+0x50d14>
   61cd0:	mov	r0, r4
   61cd4:	bl	45f84 <fputs@plt+0x34dec>
   61cd8:	uxtb	r3, r0
   61cdc:	cmp	r3, #5
   61ce0:	beq	61e38 <fputs@plt+0x50ca0>
   61ce4:	cmp	r0, #0
   61ce8:	bne	61ef4 <fputs@plt+0x50d5c>
   61cec:	ldr	r3, [fp, #8]
   61cf0:	str	r3, [sp, #24]
   61cf4:	cmp	r3, #0
   61cf8:	beq	61d80 <fputs@plt+0x50be8>
   61cfc:	ldrb	r3, [r9, #89]	; 0x59
   61d00:	tst	r3, #16
   61d04:	streq	r0, [sp, #24]
   61d08:	beq	61d80 <fputs@plt+0x50be8>
   61d0c:	ldrb	r3, [sl, #67]	; 0x43
   61d10:	cmp	r3, #0
   61d14:	beq	61d28 <fputs@plt+0x50b90>
   61d18:	ldr	r3, [sl, #156]	; 0x9c
   61d1c:	cmp	r3, #1
   61d20:	strle	r0, [sp, #24]
   61d24:	ble	61d80 <fputs@plt+0x50be8>
   61d28:	ldr	r3, [r9, #104]	; 0x68
   61d2c:	cmp	r3, #0
   61d30:	bne	61d4c <fputs@plt+0x50bb4>
   61d34:	ldr	r3, [sl, #436]	; 0x1b4
   61d38:	add	r3, r3, #1
   61d3c:	str	r3, [sl, #436]	; 0x1b4
   61d40:	ldr	r2, [sl, #432]	; 0x1b0
   61d44:	add	r3, r2, r3
   61d48:	str	r3, [r9, #104]	; 0x68
   61d4c:	ldr	r2, [r9, #104]	; 0x68
   61d50:	sub	r2, r2, #1
   61d54:	mov	r1, #0
   61d58:	mov	r0, sl
   61d5c:	bl	19a28 <fputs@plt+0x8890>
   61d60:	subs	r3, r0, #0
   61d64:	str	r3, [sp, #24]
   61d68:	beq	61e74 <fputs@plt+0x50cdc>
   61d6c:	add	r1, sl, #448	; 0x1c0
   61d70:	ldrd	r2, [r1, #-8]
   61d74:	strd	r2, [r9, #152]	; 0x98
   61d78:	ldrd	r2, [r1]
   61d7c:	strd	r2, [r9, #160]	; 0xa0
   61d80:	add	r2, sp, #320	; 0x140
   61d84:	mov	r1, #1
   61d88:	mov	r0, r4
   61d8c:	bl	1f59c <fputs@plt+0xe404>
   61d90:	ldr	r2, [fp, #4]
   61d94:	ldr	r3, [sl, #16]
   61d98:	add	r3, r3, r2, lsl #4
   61d9c:	ldr	r3, [r3, #12]
   61da0:	ldr	r3, [r3, #4]
   61da4:	ldrb	r2, [fp, #3]
   61da8:	cmp	r2, #0
   61dac:	beq	61eb8 <fputs@plt+0x50d20>
   61db0:	ldr	r1, [fp, #12]
   61db4:	ldr	r2, [sp, #320]	; 0x140
   61db8:	cmp	r1, r2
   61dbc:	bne	61dcc <fputs@plt+0x50c34>
   61dc0:	ldr	r2, [fp, #16]
   61dc4:	cmp	r3, r2
   61dc8:	beq	61eb8 <fputs@plt+0x50d20>
   61dcc:	mov	r3, r9
   61dd0:	mov	r9, r8
   61dd4:	mov	r8, sl
   61dd8:	mov	sl, r3
   61ddc:	ldr	r1, [r3, #44]	; 0x2c
   61de0:	mov	r0, r8
   61de4:	bl	1fc00 <fputs@plt+0xea68>
   61de8:	ldr	r1, [pc, #944]	; 621a0 <fputs@plt+0x51008>
   61dec:	mov	r0, r8
   61df0:	bl	1d600 <fputs@plt+0xc468>
   61df4:	str	r0, [sl, #44]	; 0x2c
   61df8:	ldr	r1, [fp, #4]
   61dfc:	ldr	r3, [r8, #16]
   61e00:	add	r3, r3, r1, lsl #4
   61e04:	ldr	r3, [r3, #12]
   61e08:	ldr	r2, [r3]
   61e0c:	ldr	r3, [sp, #320]	; 0x140
   61e10:	cmp	r2, r3
   61e14:	beq	61e20 <fputs@plt+0x50c88>
   61e18:	mov	r0, r8
   61e1c:	bl	24c48 <fputs@plt+0x13ab0>
   61e20:	ldrb	r3, [sl, #87]	; 0x57
   61e24:	orr	r3, r3, #1
   61e28:	strb	r3, [sl, #87]	; 0x57
   61e2c:	mov	r3, #17
   61e30:	str	r3, [sp, #24]
   61e34:	b	67448 <fputs@plt+0x562b0>
   61e38:	mov	r3, r9
   61e3c:	mov	r9, r8
   61e40:	mov	r8, sl
   61e44:	mov	sl, r3
   61e48:	ldr	r3, [sp, #36]	; 0x24
   61e4c:	sub	r2, fp, r3
   61e50:	asr	r2, r2, #2
   61e54:	add	r3, r2, r2, lsl #1
   61e58:	add	r3, r3, r3, lsl #4
   61e5c:	add	r3, r3, r3, lsl #8
   61e60:	add	r3, r3, r3, lsl #16
   61e64:	add	r3, r2, r3, lsl #2
   61e68:	str	r3, [sl, #76]	; 0x4c
   61e6c:	str	r0, [sl, #80]	; 0x50
   61e70:	b	67500 <fputs@plt+0x56368>
   61e74:	ldr	r1, [r9, #104]	; 0x68
   61e78:	ldr	r3, [r4, #4]
   61e7c:	ldr	r2, [r4]
   61e80:	str	r2, [r3, #4]
   61e84:	ldr	r0, [r3]
   61e88:	ldr	r3, [r0, #104]	; 0x68
   61e8c:	cmp	r1, r3
   61e90:	ble	61d6c <fputs@plt+0x50bd4>
   61e94:	ldrb	r3, [r0, #6]
   61e98:	cmp	r3, #0
   61e9c:	beq	61d6c <fputs@plt+0x50bd4>
   61ea0:	bl	25b0c <fputs@plt+0x14974>
   61ea4:	str	r0, [sp, #24]
   61ea8:	b	61d6c <fputs@plt+0x50bd4>
   61eac:	mov	r3, #0
   61eb0:	str	r3, [sp, #320]	; 0x140
   61eb4:	b	61da4 <fputs@plt+0x50c0c>
   61eb8:	ldr	r3, [sp, #24]
   61ebc:	cmp	r3, #0
   61ec0:	beq	63484 <fputs@plt+0x522ec>
   61ec4:	mov	r3, r9
   61ec8:	mov	r9, r8
   61ecc:	mov	r8, sl
   61ed0:	mov	sl, r3
   61ed4:	b	67448 <fputs@plt+0x562b0>
   61ed8:	mov	r3, r9
   61edc:	mov	r9, r8
   61ee0:	mov	r8, sl
   61ee4:	mov	sl, r3
   61ee8:	mov	r3, #8
   61eec:	str	r3, [sp, #24]
   61ef0:	b	67448 <fputs@plt+0x562b0>
   61ef4:	mov	r3, r9
   61ef8:	mov	r9, r8
   61efc:	mov	r8, sl
   61f00:	mov	sl, r3
   61f04:	str	r0, [sp, #24]
   61f08:	b	67448 <fputs@plt+0x562b0>
   61f0c:	ldr	r2, [fp, #4]
   61f10:	ldr	r3, [sl, #16]
   61f14:	add	r3, r3, r2, lsl #4
   61f18:	add	r2, sp, #320	; 0x140
   61f1c:	ldr	r1, [fp, #12]
   61f20:	ldr	r0, [r3, #4]
   61f24:	bl	1f59c <fputs@plt+0xe404>
   61f28:	mov	r1, fp
   61f2c:	mov	r0, r9
   61f30:	bl	21bd8 <fputs@plt+0x10a40>
   61f34:	ldr	r2, [sp, #320]	; 0x140
   61f38:	asr	r3, r2, #31
   61f3c:	strd	r2, [r0]
   61f40:	b	63484 <fputs@plt+0x522ec>
   61f44:	ldr	r3, [fp, #4]
   61f48:	ldr	r4, [sl, #16]
   61f4c:	add	r4, r4, r3, lsl #4
   61f50:	ldr	r2, [fp, #12]
   61f54:	ldr	r1, [fp, #8]
   61f58:	ldr	r0, [r4, #4]
   61f5c:	bl	46680 <fputs@plt+0x354e8>
   61f60:	str	r0, [sp, #24]
   61f64:	ldr	r3, [fp, #8]
   61f68:	cmp	r3, #1
   61f6c:	beq	61fac <fputs@plt+0x50e14>
   61f70:	cmp	r3, #2
   61f74:	ldreq	r3, [r4, #12]
   61f78:	ldreq	r2, [fp, #12]
   61f7c:	strbeq	r2, [r3, #76]	; 0x4c
   61f80:	ldr	r3, [fp, #4]
   61f84:	cmp	r3, #1
   61f88:	beq	61fc8 <fputs@plt+0x50e30>
   61f8c:	ldr	r3, [sp, #24]
   61f90:	cmp	r3, #0
   61f94:	beq	63484 <fputs@plt+0x522ec>
   61f98:	mov	r3, r9
   61f9c:	mov	r9, r8
   61fa0:	mov	r8, sl
   61fa4:	mov	sl, r3
   61fa8:	b	67448 <fputs@plt+0x562b0>
   61fac:	ldr	r3, [r4, #12]
   61fb0:	ldr	r2, [fp, #12]
   61fb4:	str	r2, [r3]
   61fb8:	ldr	r3, [sl, #24]
   61fbc:	orr	r3, r3, #2
   61fc0:	str	r3, [sl, #24]
   61fc4:	b	61f80 <fputs@plt+0x50de8>
   61fc8:	mov	r0, sl
   61fcc:	bl	173d0 <fputs@plt+0x6238>
   61fd0:	ldrb	r3, [r9, #87]	; 0x57
   61fd4:	bic	r3, r3, #1
   61fd8:	strb	r3, [r9, #87]	; 0x57
   61fdc:	b	61f8c <fputs@plt+0x50df4>
   61fe0:	ldr	r2, [fp, #4]
   61fe4:	ldr	r3, [r9, #56]	; 0x38
   61fe8:	ldr	r4, [r3, r2, lsl #2]
   61fec:	cmp	r4, #0
   61ff0:	beq	62004 <fputs@plt+0x50e6c>
   61ff4:	ldr	r2, [r4, #8]
   61ff8:	ldr	r3, [fp, #8]
   61ffc:	cmp	r2, r3
   62000:	beq	620e0 <fputs@plt+0x50f48>
   62004:	ldrb	r3, [r9, #87]	; 0x57
   62008:	tst	r3, #1
   6200c:	bne	66f38 <fputs@plt+0x55da0>
   62010:	ldr	r5, [fp, #8]
   62014:	ldr	r4, [fp, #12]
   62018:	ldr	r3, [sl, #16]
   6201c:	add	r3, r3, r4, lsl #4
   62020:	ldr	r7, [r3, #4]
   62024:	cmp	r6, #55	; 0x37
   62028:	movne	r3, #0
   6202c:	strne	r3, [sp, #24]
   62030:	beq	62110 <fputs@plt+0x50f78>
   62034:	ldrb	r3, [fp, #3]
   62038:	tst	r3, #16
   6203c:	bne	62138 <fputs@plt+0x50fa0>
   62040:	ldrsb	r3, [fp, #1]
   62044:	cmn	r3, #6
   62048:	beq	62150 <fputs@plt+0x50fb8>
   6204c:	cmn	r3, #14
   62050:	ldreq	r2, [fp, #16]
   62054:	moveq	r6, #0
   62058:	movne	r6, #0
   6205c:	movne	r2, r6
   62060:	ldr	r1, [fp, #4]
   62064:	mov	r3, #0
   62068:	str	r3, [sp]
   6206c:	mov	r3, r4
   62070:	mov	r0, r9
   62074:	bl	4e218 <fputs@plt+0x3d080>
   62078:	subs	r4, r0, #0
   6207c:	beq	6735c <fputs@plt+0x561c4>
   62080:	mov	r3, #1
   62084:	strb	r3, [r4, #2]
   62088:	ldrb	r3, [r4, #5]
   6208c:	orr	r3, r3, #4
   62090:	strb	r3, [r4, #5]
   62094:	str	r5, [r4, #8]
   62098:	cmp	r5, #0
   6209c:	ble	62164 <fputs@plt+0x50fcc>
   620a0:	ldr	r3, [r4, #16]
   620a4:	ldr	r2, [r7, #4]
   620a8:	ldr	r1, [r7]
   620ac:	str	r1, [r2, #4]
   620b0:	str	r3, [sp]
   620b4:	mov	r3, r6
   620b8:	ldr	r2, [sp, #24]
   620bc:	mov	r1, r5
   620c0:	mov	r0, r7
   620c4:	bl	1f9cc <fputs@plt+0xe834>
   620c8:	str	r0, [sp, #24]
   620cc:	str	r6, [r4, #24]
   620d0:	ldrsb	r3, [fp, #1]
   620d4:	adds	r3, r3, #6
   620d8:	movne	r3, #1
   620dc:	strb	r3, [r4, #4]
   620e0:	ldr	r2, [r4, #16]
   620e4:	ldrb	r3, [fp, #3]
   620e8:	and	r3, r3, #3
   620ec:	strb	r3, [r2, #67]	; 0x43
   620f0:	ldr	r3, [sp, #24]
   620f4:	cmp	r3, #0
   620f8:	beq	63484 <fputs@plt+0x522ec>
   620fc:	mov	r3, r9
   62100:	mov	r9, r8
   62104:	mov	r8, sl
   62108:	mov	sl, r3
   6210c:	b	67448 <fputs@plt+0x562b0>
   62110:	ldrb	r2, [fp, #3]
   62114:	and	r2, r2, #8
   62118:	orr	r2, r2, #4
   6211c:	str	r2, [sp, #24]
   62120:	ldr	r3, [r3, #12]
   62124:	ldrb	r3, [r3, #76]	; 0x4c
   62128:	ldrb	r2, [r9, #88]	; 0x58
   6212c:	cmp	r2, r3
   62130:	strbhi	r3, [r9, #88]	; 0x58
   62134:	b	62034 <fputs@plt+0x50e9c>
   62138:	add	r5, r5, r5, lsl #2
   6213c:	ldr	r6, [sp, #32]
   62140:	add	r0, r6, r5, lsl #3
   62144:	bl	170c8 <fputs@plt+0x5f30>
   62148:	ldr	r5, [r6, r5, lsl #3]
   6214c:	b	62040 <fputs@plt+0x50ea8>
   62150:	ldr	r6, [fp, #16]
   62154:	ldrh	r2, [r6, #6]
   62158:	ldrh	r3, [r6, #8]
   6215c:	add	r2, r2, r3
   62160:	b	62060 <fputs@plt+0x50ec8>
   62164:	ldr	r0, [pc, #60]	; 621a8 <fputs@plt+0x51010>
   62168:	bl	33174 <fputs@plt+0x21fdc>
   6216c:	str	r0, [sp, #24]
   62170:	b	620cc <fputs@plt+0x50f34>
   62174:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   62178:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   6217c:			; <UNDEFINED> instruction: 0x000813b0
   62180:	andeq	r4, r0, r0, lsl r0
   62184:	andeq	r6, r8, r4, lsl #15
   62188:			; <UNDEFINED> instruction: 0x000867b8
   6218c:	ldrdeq	r6, [r8], -r0
   62190:	andeq	r6, r8, r8, lsl #16
   62194:	andeq	r6, r8, r4, asr #12
   62198:	andeq	r6, r8, r0, lsr #13
   6219c:	andeq	r6, r8, r0, ror r6
   621a0:	andeq	r6, r8, r0, asr #16
   621a4:	andeq	r0, r0, lr, lsl r4
   621a8:	andeq	lr, r0, r4, lsr sl
   621ac:	andeq	sl, r9, r8, lsr r1
   621b0:	andeq	r3, r1, r7, asr #5
   621b4:	ldr	r2, [fp, #8]
   621b8:	ldr	r1, [fp, #4]
   621bc:	mov	r3, #0
   621c0:	str	r3, [sp]
   621c4:	mvn	r3, #0
   621c8:	mov	r0, r9
   621cc:	bl	4e218 <fputs@plt+0x3d080>
   621d0:	subs	r4, r0, #0
   621d4:	beq	67370 <fputs@plt+0x561d8>
   621d8:	mov	r3, #1
   621dc:	strb	r3, [r4, #2]
   621e0:	ldrb	r3, [r4, #5]
   621e4:	orr	r3, r3, #1
   621e8:	strb	r3, [r4, #5]
   621ec:	ldr	r0, [sl]
   621f0:	ldr	r3, [pc, #-84]	; 621a4 <fputs@plt+0x5100c>
   621f4:	str	r3, [sp, #4]
   621f8:	ldrb	r3, [fp, #3]
   621fc:	orr	r3, r3, #5
   62200:	str	r3, [sp]
   62204:	add	r3, r4, #20
   62208:	mov	r2, sl
   6220c:	mov	r1, #0
   62210:	bl	51bf0 <fputs@plt+0x40a58>
   62214:	subs	r3, r0, #0
   62218:	str	r3, [sp, #24]
   6221c:	beq	62234 <fputs@plt+0x5109c>
   62220:	mov	r3, r9
   62224:	mov	r9, r8
   62228:	mov	r8, sl
   6222c:	mov	sl, r3
   62230:	b	67448 <fputs@plt+0x562b0>
   62234:	mov	r1, #1
   62238:	ldr	r0, [r4, #20]
   6223c:	bl	45f84 <fputs@plt+0x34dec>
   62240:	subs	r3, r0, #0
   62244:	str	r3, [sp, #24]
   62248:	bne	67050 <fputs@plt+0x55eb8>
   6224c:	ldr	r5, [fp, #16]
   62250:	cmp	r5, #0
   62254:	beq	62304 <fputs@plt+0x5116c>
   62258:	ldr	r0, [r4, #20]
   6225c:	ldrb	r2, [fp, #3]
   62260:	ldr	r3, [r0, #4]
   62264:	ldr	r1, [r0]
   62268:	str	r1, [r3, #4]
   6226c:	orr	r2, r2, #2
   62270:	add	r1, sp, #320	; 0x140
   62274:	bl	4a354 <fputs@plt+0x391bc>
   62278:	subs	r3, r0, #0
   6227c:	str	r3, [sp, #24]
   62280:	beq	622b8 <fputs@plt+0x51120>
   62284:	mov	r3, #0
   62288:	strb	r3, [r4, #4]
   6228c:	ldr	r3, [sp, #24]
   62290:	cmp	r3, #0
   62294:	bne	67064 <fputs@plt+0x55ecc>
   62298:	ldrb	r2, [fp, #3]
   6229c:	ldrb	r3, [r4, #5]
   622a0:	subs	r2, r2, #8
   622a4:	movne	r2, #1
   622a8:	bic	r3, r3, #4
   622ac:	orr	r3, r3, r2, lsl #2
   622b0:	strb	r3, [r4, #5]
   622b4:	b	63484 <fputs@plt+0x522ec>
   622b8:	str	r5, [r4, #24]
   622bc:	ldr	r1, [sp, #320]	; 0x140
   622c0:	cmp	r1, #0
   622c4:	ble	622f4 <fputs@plt+0x5115c>
   622c8:	ldr	r0, [r4, #20]
   622cc:	ldr	r3, [r4, #16]
   622d0:	ldr	r2, [r0, #4]
   622d4:	ldr	ip, [r0]
   622d8:	str	ip, [r2, #4]
   622dc:	str	r3, [sp]
   622e0:	mov	r3, r5
   622e4:	mov	r2, #4
   622e8:	bl	1f9cc <fputs@plt+0xe834>
   622ec:	str	r0, [sp, #24]
   622f0:	b	62284 <fputs@plt+0x510ec>
   622f4:	ldr	r0, [pc, #-340]	; 621a8 <fputs@plt+0x51010>
   622f8:	bl	33174 <fputs@plt+0x21fdc>
   622fc:	str	r0, [sp, #24]
   62300:	b	62284 <fputs@plt+0x510ec>
   62304:	ldr	r0, [r4, #20]
   62308:	ldr	r3, [r4, #16]
   6230c:	ldr	r2, [r0, #4]
   62310:	ldr	r1, [r0]
   62314:	str	r1, [r2, #4]
   62318:	str	r3, [sp]
   6231c:	mov	r3, #0
   62320:	mov	r2, #4
   62324:	mov	r1, #1
   62328:	bl	1f9cc <fputs@plt+0xe834>
   6232c:	str	r0, [sp, #24]
   62330:	mov	r3, #1
   62334:	strb	r3, [r4, #4]
   62338:	b	6228c <fputs@plt+0x510f4>
   6233c:	ldr	r2, [fp, #8]
   62340:	ldr	r1, [fp, #4]
   62344:	mov	r3, #1
   62348:	str	r3, [sp]
   6234c:	mvn	r3, #0
   62350:	mov	r0, r9
   62354:	bl	4e218 <fputs@plt+0x3d080>
   62358:	subs	r6, r0, #0
   6235c:	beq	67384 <fputs@plt+0x561ec>
   62360:	ldr	r3, [fp, #16]
   62364:	str	r3, [r6, #24]
   62368:	ldr	r7, [fp, #12]
   6236c:	ldrh	r5, [r3, #6]
   62370:	add	r5, r5, #5
   62374:	lsl	r5, r5, #2
   62378:	add	r2, r5, #136	; 0x88
   6237c:	asr	r3, r2, #31
   62380:	mov	r0, sl
   62384:	bl	1c1a4 <fputs@plt+0xb00c>
   62388:	mov	r4, r0
   6238c:	str	r0, [r6, #16]
   62390:	cmp	r0, #0
   62394:	beq	66f54 <fputs@plt+0x55dbc>
   62398:	add	r0, r0, #136	; 0x88
   6239c:	str	r0, [r4, #28]
   623a0:	mov	r2, r5
   623a4:	ldr	r1, [r6, #24]
   623a8:	bl	11000 <memcpy@plt>
   623ac:	mov	r3, #0
   623b0:	str	r3, [r4, #148]	; 0x94
   623b4:	cmp	r7, r3
   623b8:	beq	623d8 <fputs@plt+0x51240>
   623bc:	uxth	r7, r7
   623c0:	ldrh	r3, [r4, #144]	; 0x90
   623c4:	ldrh	r2, [r4, #142]	; 0x8e
   623c8:	add	r3, r3, r2
   623cc:	sub	r3, r3, r7
   623d0:	strh	r3, [r4, #144]	; 0x90
   623d4:	strh	r7, [r4, #142]	; 0x8e
   623d8:	ldr	r3, [sl, #16]
   623dc:	ldr	r3, [r3, #4]
   623e0:	ldr	r3, [r3, #4]
   623e4:	ldr	r0, [r3, #32]
   623e8:	str	r0, [r4, #12]
   623ec:	mov	r3, #1
   623f0:	strb	r3, [r4, #59]	; 0x3b
   623f4:	mvn	r3, #0
   623f8:	strb	r3, [r4, #58]	; 0x3a
   623fc:	mov	r3, #0
   62400:	strb	r3, [r4, #57]	; 0x39
   62404:	str	sl, [r4, #24]
   62408:	str	r4, [r4, #72]	; 0x48
   6240c:	ldrb	r3, [sl, #68]	; 0x44
   62410:	cmp	r3, #2
   62414:	beq	62480 <fputs@plt+0x512e8>
   62418:	ldr	r3, [pc, #-628]	; 621ac <fputs@plt+0x51014>
   6241c:	ldr	r2, [r3, #224]	; 0xe0
   62420:	mul	r3, r0, r2
   62424:	str	r3, [r4]
   62428:	ldr	r3, [sl, #16]
   6242c:	ldr	r3, [r3, #12]
   62430:	ldr	r3, [r3, #80]	; 0x50
   62434:	cmp	r2, r3
   62438:	movlt	r2, r3
   6243c:	mov	r6, r2
   62440:	asr	r7, r2, #31
   62444:	strd	r6, [sp, #24]
   62448:	asr	r7, r0, #31
   6244c:	mul	r1, r2, r7
   62450:	ldr	r3, [sp, #28]
   62454:	mla	r1, r0, r3, r1
   62458:	umull	r2, r3, r2, r0
   6245c:	add	r3, r1, r3
   62460:	cmp	r2, #536870913	; 0x20000001
   62464:	sbcs	r1, r3, #0
   62468:	movge	r2, #536870912	; 0x20000000
   6246c:	str	r2, [r4, #4]
   62470:	ldr	r3, [pc, #-716]	; 621ac <fputs@plt+0x51014>
   62474:	ldr	r3, [r3, #192]	; 0xc0
   62478:	cmp	r3, #0
   6247c:	beq	624dc <fputs@plt+0x51344>
   62480:	ldrh	r3, [r4, #142]	; 0x8e
   62484:	ldrh	r2, [r4, #144]	; 0x90
   62488:	add	r3, r3, r2
   6248c:	cmp	r3, #12
   62490:	movgt	r3, #0
   62494:	strgt	r3, [sp, #24]
   62498:	bgt	63484 <fputs@plt+0x522ec>
   6249c:	mov	r3, #0
   624a0:	str	r3, [sp, #24]
   624a4:	ldr	r3, [r4, #156]	; 0x9c
   624a8:	cmp	r3, #0
   624ac:	beq	62530 <fputs@plt+0x51398>
   624b0:	ldr	r2, [sl, #8]
   624b4:	cmp	r3, r2
   624b8:	beq	62530 <fputs@plt+0x51398>
   624bc:	ldr	r3, [sp, #24]
   624c0:	cmp	r3, #0
   624c4:	beq	63484 <fputs@plt+0x522ec>
   624c8:	mov	r3, r9
   624cc:	mov	r9, r8
   624d0:	mov	r8, sl
   624d4:	mov	sl, r3
   624d8:	b	67448 <fputs@plt+0x562b0>
   624dc:	str	r0, [r4, #52]	; 0x34
   624e0:	asr	r1, r0, #31
   624e4:	bl	13990 <fputs@plt+0x27f8>
   624e8:	str	r0, [r4, #40]	; 0x28
   624ec:	cmp	r0, #0
   624f0:	bne	62480 <fputs@plt+0x512e8>
   624f4:	ldrh	r3, [r4, #142]	; 0x8e
   624f8:	ldrh	r2, [r4, #144]	; 0x90
   624fc:	add	r3, r3, r2
   62500:	cmp	r3, #12
   62504:	ble	62524 <fputs@plt+0x5138c>
   62508:	mov	r3, r9
   6250c:	mov	r9, r8
   62510:	mov	r8, sl
   62514:	mov	sl, r3
   62518:	mov	r3, #7
   6251c:	str	r3, [sp, #24]
   62520:	b	67448 <fputs@plt+0x562b0>
   62524:	mov	r3, #7
   62528:	str	r3, [sp, #24]
   6252c:	b	624a4 <fputs@plt+0x5130c>
   62530:	mov	r3, #3
   62534:	strb	r3, [r4, #60]	; 0x3c
   62538:	b	624bc <fputs@plt+0x51324>
   6253c:	ldr	r2, [fp, #4]
   62540:	ldr	r3, [r9, #56]	; 0x38
   62544:	ldr	ip, [r3, r2, lsl #2]
   62548:	ldrd	r2, [ip, #32]
   6254c:	adds	r0, r2, #1
   62550:	adc	r1, r3, #0
   62554:	strd	r0, [ip, #32]
   62558:	orrs	r3, r2, r3
   6255c:	beq	63470 <fputs@plt+0x522d8>
   62560:	b	63484 <fputs@plt+0x522ec>
   62564:	ldr	r2, [fp, #12]
   62568:	ldr	r1, [fp, #4]
   6256c:	mov	r3, #3
   62570:	str	r3, [sp]
   62574:	mvn	r3, #0
   62578:	mov	r0, r9
   6257c:	bl	4e218 <fputs@plt+0x3d080>
   62580:	cmp	r0, #0
   62584:	beq	67398 <fputs@plt+0x56200>
   62588:	mov	r3, #1
   6258c:	strb	r3, [r0, #2]
   62590:	ldr	r2, [fp, #8]
   62594:	str	r2, [r0, #16]
   62598:	strb	r3, [r0, #4]
   6259c:	b	63484 <fputs@plt+0x522ec>
   625a0:	ldr	r2, [fp, #4]
   625a4:	ldr	r3, [r9, #56]	; 0x38
   625a8:	ldr	r1, [r3, r2, lsl #2]
   625ac:	mov	r0, r9
   625b0:	bl	4e06c <fputs@plt+0x3ced4>
   625b4:	ldr	r2, [fp, #4]
   625b8:	ldr	r3, [r9, #56]	; 0x38
   625bc:	mov	r1, #0
   625c0:	str	r1, [r3, r2, lsl #2]
   625c4:	b	63484 <fputs@plt+0x522ec>
   625c8:	mov	r7, r6
   625cc:	ldr	r2, [fp, #4]
   625d0:	ldr	r3, [r9, #56]	; 0x38
   625d4:	ldr	r4, [r3, r2, lsl #2]
   625d8:	mov	r3, #0
   625dc:	strb	r3, [r4, #2]
   625e0:	ldrb	r3, [r4, #4]
   625e4:	cmp	r3, #0
   625e8:	beq	62704 <fputs@plt+0x5156c>
   625ec:	ldr	r5, [fp, #12]
   625f0:	add	r5, r5, r5, lsl #2
   625f4:	ldr	r3, [sp, #32]
   625f8:	add	r5, r3, r5, lsl #3
   625fc:	ldrh	r3, [r5, #8]
   62600:	and	r3, r3, #14
   62604:	cmp	r3, #2
   62608:	beq	626c8 <fputs@plt+0x51530>
   6260c:	mov	r0, r5
   62610:	bl	16f98 <fputs@plt+0x5e00>
   62614:	strd	r0, [sp, #64]	; 0x40
   62618:	ldrh	r3, [r5, #8]
   6261c:	tst	r3, #4
   62620:	bne	6264c <fputs@plt+0x514b4>
   62624:	tst	r3, #8
   62628:	beq	63470 <fputs@plt+0x522d8>
   6262c:	vldr	d8, [r5]
   62630:	bl	7e2a4 <fputs@plt+0x6d10c>
   62634:	vmov	d7, r0, r1
   62638:	vcmpe.f64	d8, d7
   6263c:	vmrs	APSR_nzcv, fpscr
   62640:	bpl	626d8 <fputs@plt+0x51540>
   62644:	tst	r6, #1
   62648:	subeq	r7, r6, #1
   6264c:	ldr	r0, [r4, #16]
   62650:	add	r3, sp, #248	; 0xf8
   62654:	str	r3, [sp, #4]
   62658:	mov	r1, #0
   6265c:	str	r1, [sp]
   62660:	ldrd	r2, [sp, #64]	; 0x40
   62664:	bl	4a904 <fputs@plt+0x3976c>
   62668:	ldrd	r2, [sp, #64]	; 0x40
   6266c:	strd	r2, [r4, #40]	; 0x28
   62670:	subs	r3, r0, #0
   62674:	str	r3, [sp, #24]
   62678:	bne	626f0 <fputs@plt+0x51558>
   6267c:	mov	r3, #0
   62680:	strb	r3, [r4, #3]
   62684:	str	r3, [r4, #56]	; 0x38
   62688:	cmp	r7, #64	; 0x40
   6268c:	ble	627e4 <fputs@plt+0x5164c>
   62690:	ldr	r3, [sp, #248]	; 0xf8
   62694:	cmp	r3, #0
   62698:	blt	627b0 <fputs@plt+0x51618>
   6269c:	cmp	r7, #66	; 0x42
   626a0:	cmpeq	r3, #0
   626a4:	movne	r3, #0
   626a8:	strne	r3, [sp, #248]	; 0xf8
   626ac:	beq	627b0 <fputs@plt+0x51618>
   626b0:	ldr	r3, [sp, #24]
   626b4:	cmp	r3, #0
   626b8:	bne	676b0 <fputs@plt+0x56518>
   626bc:	mov	r3, #0
   626c0:	str	r3, [sp, #24]
   626c4:	b	63484 <fputs@plt+0x522ec>
   626c8:	mov	r1, #0
   626cc:	mov	r0, r5
   626d0:	bl	1e818 <fputs@plt+0xd680>
   626d4:	b	6260c <fputs@plt+0x51474>
   626d8:	vcmpe.f64	d8, d7
   626dc:	vmrs	APSR_nzcv, fpscr
   626e0:	ble	6264c <fputs@plt+0x514b4>
   626e4:	tst	r6, #1
   626e8:	addne	r7, r6, #1
   626ec:	b	6264c <fputs@plt+0x514b4>
   626f0:	mov	r3, r9
   626f4:	mov	r9, r8
   626f8:	mov	r8, sl
   626fc:	mov	sl, r3
   62700:	b	67448 <fputs@plt+0x562b0>
   62704:	ldr	r3, [r4, #16]
   62708:	ldrb	r5, [r3, #67]	; 0x43
   6270c:	and	r5, r5, #2
   62710:	ldr	r3, [fp, #16]
   62714:	ldr	r2, [r4, #24]
   62718:	str	r2, [sp, #320]	; 0x140
   6271c:	add	r2, sp, #328	; 0x148
   62720:	strh	r3, [r2]
   62724:	tst	r6, #1
   62728:	mvneq	r3, #0
   6272c:	movne	r3, #1
   62730:	strb	r3, [sp, #330]	; 0x14a
   62734:	ldr	r0, [fp, #12]
   62738:	add	r0, r0, r0, lsl #2
   6273c:	ldr	r3, [sp, #32]
   62740:	add	r0, r3, r0, lsl #3
   62744:	str	r0, [sp, #324]	; 0x144
   62748:	ldrh	r3, [r0, #8]
   6274c:	tst	r3, #16384	; 0x4000
   62750:	bne	627a8 <fputs@plt+0x51610>
   62754:	mov	r3, #0
   62758:	strb	r3, [sp, #334]	; 0x14e
   6275c:	ldr	r0, [r4, #16]
   62760:	add	r2, sp, #248	; 0xf8
   62764:	str	r2, [sp, #4]
   62768:	str	r3, [sp]
   6276c:	mov	r2, #0
   62770:	mov	r3, #0
   62774:	add	r1, sp, #320	; 0x140
   62778:	bl	4a904 <fputs@plt+0x3976c>
   6277c:	subs	r3, r0, #0
   62780:	str	r3, [sp, #24]
   62784:	bne	67078 <fputs@plt+0x55ee0>
   62788:	cmp	r5, #0
   6278c:	beq	6267c <fputs@plt+0x514e4>
   62790:	ldrb	r3, [sp, #334]	; 0x14e
   62794:	cmp	r3, #0
   62798:	beq	676a4 <fputs@plt+0x5650c>
   6279c:	mov	r3, #1
   627a0:	str	r3, [sp, #24]
   627a4:	b	6267c <fputs@plt+0x514e4>
   627a8:	bl	2955c <fputs@plt+0x183c4>
   627ac:	b	62754 <fputs@plt+0x515bc>
   627b0:	add	r1, sp, #504	; 0x1f8
   627b4:	mov	r3, #0
   627b8:	str	r3, [r1, #-256]!	; 0xffffff00
   627bc:	ldr	r0, [r4, #16]
   627c0:	bl	4b5cc <fputs@plt+0x3a434>
   627c4:	cmp	r0, #0
   627c8:	beq	6280c <fputs@plt+0x51674>
   627cc:	mov	r3, r9
   627d0:	mov	r9, r8
   627d4:	mov	r8, sl
   627d8:	mov	sl, r3
   627dc:	str	r0, [sp, #24]
   627e0:	b	67448 <fputs@plt+0x562b0>
   627e4:	ldr	r3, [sp, #248]	; 0xf8
   627e8:	cmp	r3, #0
   627ec:	ble	62824 <fputs@plt+0x5168c>
   627f0:	add	r1, sp, #504	; 0x1f8
   627f4:	mov	r3, #0
   627f8:	str	r3, [r1, #-256]!	; 0xffffff00
   627fc:	ldr	r0, [r4, #16]
   62800:	bl	4b0d0 <fputs@plt+0x39f38>
   62804:	cmp	r0, #0
   62808:	bne	62848 <fputs@plt+0x516b0>
   6280c:	ldr	r3, [sp, #248]	; 0xf8
   62810:	cmp	r3, #0
   62814:	movne	r3, #0
   62818:	strne	r3, [sp, #24]
   6281c:	bne	63470 <fputs@plt+0x522d8>
   62820:	b	626b0 <fputs@plt+0x51518>
   62824:	cmp	r3, #0
   62828:	cmpeq	r7, #63	; 0x3f
   6282c:	beq	627f0 <fputs@plt+0x51658>
   62830:	ldr	r3, [r4, #16]
   62834:	ldrb	r3, [r3, #66]	; 0x42
   62838:	subs	r3, r3, #1
   6283c:	movne	r3, #1
   62840:	str	r3, [sp, #248]	; 0xf8
   62844:	b	6280c <fputs@plt+0x51674>
   62848:	mov	r3, r9
   6284c:	mov	r9, r8
   62850:	mov	r8, sl
   62854:	mov	sl, r3
   62858:	str	r0, [sp, #24]
   6285c:	b	67448 <fputs@plt+0x562b0>
   62860:	ldr	r2, [fp, #4]
   62864:	ldr	r3, [r9, #56]	; 0x38
   62868:	ldr	r6, [r3, r2, lsl #2]
   6286c:	ldr	r4, [fp, #12]
   62870:	add	r4, r4, r4, lsl #2
   62874:	ldr	r3, [sp, #32]
   62878:	add	r4, r3, r4, lsl #3
   6287c:	mov	r3, #0
   62880:	str	r3, [sp, #216]	; 0xd8
   62884:	ldr	r3, [fp, #16]
   62888:	cmp	r3, #0
   6288c:	ble	62990 <fputs@plt+0x517f8>
   62890:	ldr	r1, [r6, #24]
   62894:	add	r2, sp, #504	; 0x1f8
   62898:	str	r1, [r2, #-256]!	; 0xffffff00
   6289c:	strh	r3, [r2, #8]
   628a0:	str	r4, [sp, #252]	; 0xfc
   628a4:	uxth	r3, r3
   628a8:	cmp	r3, #0
   628ac:	ble	629dc <fputs@plt+0x51844>
   628b0:	mov	r4, #0
   628b4:	mov	r5, r4
   628b8:	b	628d4 <fputs@plt+0x5173c>
   628bc:	add	r5, r5, #1
   628c0:	add	r4, r4, #40	; 0x28
   628c4:	add	r3, sp, #256	; 0x100
   628c8:	ldrh	r3, [r3]
   628cc:	cmp	r3, r5
   628d0:	ble	628f0 <fputs@plt+0x51758>
   628d4:	ldr	r0, [sp, #252]	; 0xfc
   628d8:	add	r0, r0, r4
   628dc:	ldrh	r3, [r0, #8]
   628e0:	tst	r3, #16384	; 0x4000
   628e4:	beq	628bc <fputs@plt+0x51724>
   628e8:	bl	2955c <fputs@plt+0x183c4>
   628ec:	b	628bc <fputs@plt+0x51724>
   628f0:	add	r5, sp, #248	; 0xf8
   628f4:	mov	r3, #0
   628f8:	strb	r3, [r5, #10]
   628fc:	ldrb	r3, [fp]
   62900:	cmp	r3, #67	; 0x43
   62904:	movne	r4, #0
   62908:	beq	629e4 <fputs@plt+0x5184c>
   6290c:	ldr	r0, [r6, #16]
   62910:	add	r3, sp, #212	; 0xd4
   62914:	str	r3, [sp, #4]
   62918:	mov	r3, #0
   6291c:	str	r3, [sp]
   62920:	mov	r2, #0
   62924:	mov	r3, #0
   62928:	mov	r1, r5
   6292c:	bl	4a904 <fputs@plt+0x3976c>
   62930:	mov	r5, r0
   62934:	str	r0, [sp, #24]
   62938:	ldr	r1, [sp, #216]	; 0xd8
   6293c:	mov	r0, sl
   62940:	bl	1fc00 <fputs@plt+0xea68>
   62944:	cmp	r5, #0
   62948:	bne	6708c <fputs@plt+0x55ef4>
   6294c:	ldr	r3, [sp, #212]	; 0xd4
   62950:	str	r3, [r6, #28]
   62954:	adds	r2, r3, #0
   62958:	movne	r2, #1
   6295c:	strb	r2, [r6, #2]
   62960:	mov	r2, #0
   62964:	strb	r2, [r6, #3]
   62968:	str	r2, [r6, #56]	; 0x38
   6296c:	ldrb	r2, [fp]
   62970:	cmp	r2, #69	; 0x45
   62974:	beq	62a40 <fputs@plt+0x518a8>
   62978:	cmp	r3, #0
   6297c:	moveq	r3, r4
   62980:	orrne	r3, r4, #1
   62984:	cmp	r3, #0
   62988:	bne	63470 <fputs@plt+0x522d8>
   6298c:	b	63484 <fputs@plt+0x522ec>
   62990:	add	r3, sp, #216	; 0xd8
   62994:	mov	r2, #183	; 0xb7
   62998:	add	r1, sp, #320	; 0x140
   6299c:	ldr	r0, [r6, #24]
   629a0:	bl	17270 <fputs@plt+0x60d8>
   629a4:	subs	r5, r0, #0
   629a8:	beq	673ac <fputs@plt+0x56214>
   629ac:	ldrh	r3, [r4, #8]
   629b0:	tst	r3, #16384	; 0x4000
   629b4:	bne	629d0 <fputs@plt+0x51838>
   629b8:	mov	r3, r5
   629bc:	ldr	r2, [r4, #16]
   629c0:	ldr	r1, [r4, #12]
   629c4:	ldr	r0, [r6, #24]
   629c8:	bl	1cc94 <fputs@plt+0xbafc>
   629cc:	b	628f4 <fputs@plt+0x5175c>
   629d0:	mov	r0, r4
   629d4:	bl	2955c <fputs@plt+0x183c4>
   629d8:	b	629b8 <fputs@plt+0x51820>
   629dc:	add	r5, sp, #248	; 0xf8
   629e0:	b	628f4 <fputs@plt+0x5175c>
   629e4:	ldrh	r0, [r5, #8]
   629e8:	cmp	r0, #0
   629ec:	ble	62a30 <fputs@plt+0x51898>
   629f0:	ldr	r3, [r5, #4]
   629f4:	ldrh	r2, [r3, #8]
   629f8:	tst	r2, #1
   629fc:	bne	62a38 <fputs@plt+0x518a0>
   62a00:	mov	r2, #0
   62a04:	add	r2, r2, #1
   62a08:	cmp	r2, r0
   62a0c:	beq	62a28 <fputs@plt+0x51890>
   62a10:	ldrh	r1, [r3, #48]	; 0x30
   62a14:	add	r3, r3, #40	; 0x28
   62a18:	tst	r1, #1
   62a1c:	beq	62a04 <fputs@plt+0x5186c>
   62a20:	mov	r4, #1
   62a24:	b	6290c <fputs@plt+0x51774>
   62a28:	mov	r4, #0
   62a2c:	b	6290c <fputs@plt+0x51774>
   62a30:	mov	r4, #0
   62a34:	b	6290c <fputs@plt+0x51774>
   62a38:	mov	r4, #1
   62a3c:	b	6290c <fputs@plt+0x51774>
   62a40:	cmp	r3, #0
   62a44:	beq	63470 <fputs@plt+0x522d8>
   62a48:	b	63484 <fputs@plt+0x522ec>
   62a4c:	ldr	r3, [fp, #12]
   62a50:	add	r3, r3, r3, lsl #2
   62a54:	lsl	r3, r3, #3
   62a58:	ldr	r1, [fp, #4]
   62a5c:	ldr	r2, [r9, #56]	; 0x38
   62a60:	ldr	r6, [r2, r1, lsl #2]
   62a64:	ldr	r0, [r6, #16]
   62a68:	mov	r7, #0
   62a6c:	add	r2, sp, #504	; 0x1f8
   62a70:	str	r7, [r2, #-184]!	; 0xffffff48
   62a74:	ldr	r1, [sp, #32]
   62a78:	ldrd	r4, [r1, r3]
   62a7c:	str	r2, [sp, #4]
   62a80:	str	r7, [sp]
   62a84:	mov	r2, r4
   62a88:	mov	r3, r5
   62a8c:	mov	r1, r7
   62a90:	bl	4a904 <fputs@plt+0x3976c>
   62a94:	str	r0, [sp, #24]
   62a98:	strd	r4, [r6, #40]	; 0x28
   62a9c:	strb	r7, [r6, #2]
   62aa0:	str	r7, [r6, #56]	; 0x38
   62aa4:	strb	r7, [r6, #3]
   62aa8:	ldr	r3, [sp, #320]	; 0x140
   62aac:	str	r3, [r6, #28]
   62ab0:	cmp	r3, r7
   62ab4:	beq	62ad0 <fputs@plt+0x51938>
   62ab8:	ldr	r3, [fp, #8]
   62abc:	cmp	r3, r7
   62ac0:	bne	63470 <fputs@plt+0x522d8>
   62ac4:	ldr	r0, [pc, #-2332]	; 621b0 <fputs@plt+0x51018>
   62ac8:	bl	33174 <fputs@plt+0x21fdc>
   62acc:	str	r0, [sp, #24]
   62ad0:	ldr	r3, [sp, #24]
   62ad4:	cmp	r3, #0
   62ad8:	beq	63484 <fputs@plt+0x522ec>
   62adc:	mov	r3, r9
   62ae0:	mov	r9, r8
   62ae4:	mov	r8, sl
   62ae8:	mov	sl, r3
   62aec:	b	67448 <fputs@plt+0x562b0>
   62af0:	mov	r1, fp
   62af4:	mov	r0, r9
   62af8:	bl	21bd8 <fputs@plt+0x10a40>
   62afc:	ldr	r2, [fp, #4]
   62b00:	ldr	r3, [r9, #56]	; 0x38
   62b04:	ldr	r1, [r3, r2, lsl #2]
   62b08:	ldrd	r2, [r1, #32]
   62b0c:	adds	r4, r2, #1
   62b10:	adc	r5, r3, #0
   62b14:	strd	r4, [r1, #32]
   62b18:	strd	r2, [r0]
   62b1c:	b	63484 <fputs@plt+0x522ec>
   62b20:	mov	r2, #0
   62b24:	mov	r3, #0
   62b28:	add	r1, sp, #320	; 0x140
   62b2c:	strd	r2, [r1]
   62b30:	mov	r3, #0
   62b34:	str	r3, [sp, #248]	; 0xf8
   62b38:	mov	r1, fp
   62b3c:	mov	r0, r9
   62b40:	bl	21bd8 <fputs@plt+0x10a40>
   62b44:	str	r0, [sp, #64]	; 0x40
   62b48:	ldr	r2, [fp, #4]
   62b4c:	ldr	r3, [r9, #56]	; 0x38
   62b50:	ldr	r6, [r3, r2, lsl #2]
   62b54:	ldrb	r3, [r6, #5]
   62b58:	tst	r3, #2
   62b5c:	beq	62bec <fputs@plt+0x51a54>
   62b60:	ldr	r4, [fp, #12]
   62b64:	cmp	r4, #0
   62b68:	bne	62c2c <fputs@plt+0x51a94>
   62b6c:	mov	r4, #100	; 0x64
   62b70:	add	r7, sp, #248	; 0xf8
   62b74:	mov	r5, #0
   62b78:	add	r1, sp, #320	; 0x140
   62b7c:	mov	r0, #8
   62b80:	bl	4110c <fputs@plt+0x2ff74>
   62b84:	add	r3, sp, #320	; 0x140
   62b88:	ldrd	r2, [r3]
   62b8c:	bic	r1, r3, #-1073741824	; 0xc0000000
   62b90:	adds	r2, r2, #1
   62b94:	adc	r3, r1, #0
   62b98:	add	r1, sp, #320	; 0x140
   62b9c:	strd	r2, [r1]
   62ba0:	ldr	r0, [r6, #16]
   62ba4:	str	r7, [sp, #4]
   62ba8:	str	r5, [sp]
   62bac:	mov	r1, r5
   62bb0:	bl	4a904 <fputs@plt+0x3976c>
   62bb4:	cmp	r0, #0
   62bb8:	bne	670b4 <fputs@plt+0x55f1c>
   62bbc:	ldr	r3, [sp, #248]	; 0xf8
   62bc0:	cmp	r3, #0
   62bc4:	bne	62d40 <fputs@plt+0x51ba8>
   62bc8:	subs	r4, r4, #1
   62bcc:	bne	62b78 <fputs@plt+0x519e0>
   62bd0:	mov	r3, r9
   62bd4:	mov	r9, r8
   62bd8:	mov	r8, sl
   62bdc:	mov	sl, r3
   62be0:	mov	r3, #13
   62be4:	str	r3, [sp, #24]
   62be8:	b	67448 <fputs@plt+0x562b0>
   62bec:	add	r1, sp, #248	; 0xf8
   62bf0:	ldr	r0, [r6, #16]
   62bf4:	bl	45968 <fputs@plt+0x347d0>
   62bf8:	subs	r3, r0, #0
   62bfc:	str	r3, [sp, #24]
   62c00:	bne	670a0 <fputs@plt+0x55f08>
   62c04:	ldr	r3, [sp, #248]	; 0xf8
   62c08:	cmp	r3, #0
   62c0c:	beq	62c48 <fputs@plt+0x51ab0>
   62c10:	mov	r2, #1
   62c14:	mov	r3, #0
   62c18:	add	r1, sp, #320	; 0x140
   62c1c:	strd	r2, [r1]
   62c20:	ldr	r4, [fp, #12]
   62c24:	cmp	r4, #0
   62c28:	beq	62d38 <fputs@plt+0x51ba0>
   62c2c:	ldr	r2, [r9, #176]	; 0xb0
   62c30:	cmp	r2, #0
   62c34:	bne	62c9c <fputs@plt+0x51b04>
   62c38:	add	r4, r4, r4, lsl #2
   62c3c:	ldr	r3, [sp, #32]
   62c40:	add	r4, r3, r4, lsl #3
   62c44:	b	62cb4 <fputs@plt+0x51b1c>
   62c48:	ldr	r4, [r6, #16]
   62c4c:	mov	r0, r4
   62c50:	bl	1e44c <fputs@plt+0xd2b4>
   62c54:	ldrd	r4, [r4, #16]
   62c58:	add	r3, sp, #320	; 0x140
   62c5c:	strd	r4, [r3]
   62c60:	mvn	r0, #0
   62c64:	mvn	r1, #-2147483648	; 0x80000000
   62c68:	cmp	r5, r1
   62c6c:	cmpeq	r4, r0
   62c70:	beq	62c88 <fputs@plt+0x51af0>
   62c74:	adds	r2, r4, #1
   62c78:	adc	r3, r5, #0
   62c7c:	add	r1, sp, #320	; 0x140
   62c80:	strd	r2, [r1]
   62c84:	b	62c20 <fputs@plt+0x51a88>
   62c88:	ldrb	r3, [r6, #5]
   62c8c:	orr	r3, r3, #2
   62c90:	strb	r3, [r6, #5]
   62c94:	b	62c20 <fputs@plt+0x51a88>
   62c98:	mov	r2, r3
   62c9c:	ldr	r3, [r2, #4]
   62ca0:	cmp	r3, #0
   62ca4:	bne	62c98 <fputs@plt+0x51b00>
   62ca8:	add	r4, r4, r4, lsl #2
   62cac:	ldr	r3, [r2, #16]
   62cb0:	add	r4, r3, r4, lsl #3
   62cb4:	mov	r0, r4
   62cb8:	bl	170c8 <fputs@plt+0x5f30>
   62cbc:	ldrd	r2, [r4]
   62cc0:	mvn	r0, #0
   62cc4:	mvn	r1, #-2147483648	; 0x80000000
   62cc8:	cmp	r3, r1
   62ccc:	cmpeq	r2, r0
   62cd0:	beq	62d48 <fputs@plt+0x51bb0>
   62cd4:	ldrb	r1, [r6, #5]
   62cd8:	tst	r1, #2
   62cdc:	bne	62d64 <fputs@plt+0x51bcc>
   62ce0:	adds	r2, r2, #1
   62ce4:	adc	r3, r3, #0
   62ce8:	add	r1, sp, #320	; 0x140
   62cec:	ldrd	r0, [r1]
   62cf0:	cmp	r0, r2
   62cf4:	sbcs	r1, r1, r3
   62cf8:	addlt	r1, sp, #320	; 0x140
   62cfc:	strdlt	r2, [r1]
   62d00:	add	r3, sp, #320	; 0x140
   62d04:	ldrd	r2, [r3]
   62d08:	strd	r2, [r4]
   62d0c:	ldrb	r3, [r6, #5]
   62d10:	tst	r3, #2
   62d14:	bne	62b6c <fputs@plt+0x519d4>
   62d18:	mov	r3, #0
   62d1c:	strb	r3, [r6, #3]
   62d20:	str	r3, [r6, #56]	; 0x38
   62d24:	add	r3, sp, #320	; 0x140
   62d28:	ldrd	r2, [r3]
   62d2c:	ldr	r1, [sp, #64]	; 0x40
   62d30:	strd	r2, [r1]
   62d34:	b	63484 <fputs@plt+0x522ec>
   62d38:	str	r4, [sp, #24]
   62d3c:	b	62d0c <fputs@plt+0x51b74>
   62d40:	str	r0, [sp, #24]
   62d44:	b	62d18 <fputs@plt+0x51b80>
   62d48:	mov	r3, r9
   62d4c:	mov	r9, r8
   62d50:	mov	r8, sl
   62d54:	mov	sl, r3
   62d58:	mov	r3, #13
   62d5c:	str	r3, [sp, #24]
   62d60:	b	67448 <fputs@plt+0x562b0>
   62d64:	mov	r3, r9
   62d68:	mov	r9, r8
   62d6c:	mov	r8, sl
   62d70:	mov	sl, r3
   62d74:	mov	r3, #13
   62d78:	str	r3, [sp, #24]
   62d7c:	b	67448 <fputs@plt+0x562b0>
   62d80:	ldr	r3, [fp, #8]
   62d84:	add	r3, r3, r3, lsl #2
   62d88:	ldr	r2, [sp, #32]
   62d8c:	add	r3, r2, r3, lsl #3
   62d90:	ldr	r1, [fp, #4]
   62d94:	ldr	r2, [r9, #56]	; 0x38
   62d98:	ldr	r4, [r2, r1, lsl #2]
   62d9c:	cmp	r6, #75	; 0x4b
   62da0:	beq	62e98 <fputs@plt+0x51d00>
   62da4:	ldr	r6, [fp, #12]
   62da8:	asr	r7, r6, #31
   62dac:	ldrb	r2, [fp, #3]
   62db0:	tst	r2, #1
   62db4:	ldrne	r2, [r9, #92]	; 0x5c
   62db8:	addne	r2, r2, #1
   62dbc:	strne	r2, [r9, #92]	; 0x5c
   62dc0:	ldrb	r2, [fp, #3]
   62dc4:	tst	r2, #2
   62dc8:	strdne	r6, [sl, #32]
   62dcc:	strne	r6, [sp, #44]	; 0x2c
   62dd0:	strne	r7, [sp, #48]	; 0x30
   62dd4:	ldrh	r1, [r3, #8]
   62dd8:	tst	r1, #1
   62ddc:	movne	r2, #0
   62de0:	strne	r2, [r3, #16]
   62de4:	strne	r2, [r3, #12]
   62de8:	ldrb	r2, [fp, #3]
   62dec:	tst	r2, #16
   62df0:	ldrne	ip, [r4, #28]
   62df4:	moveq	ip, #0
   62df8:	tst	r1, #16384	; 0x4000
   62dfc:	ldrne	r1, [r3]
   62e00:	moveq	r1, #0
   62e04:	ldr	r0, [r4, #16]
   62e08:	str	ip, [sp, #16]
   62e0c:	lsr	r2, r2, #3
   62e10:	and	r2, r2, #1
   62e14:	str	r2, [sp, #12]
   62e18:	str	r1, [sp, #8]
   62e1c:	ldr	r2, [r3, #12]
   62e20:	str	r2, [sp, #4]
   62e24:	ldr	r3, [r3, #16]
   62e28:	str	r3, [sp]
   62e2c:	mov	r2, r6
   62e30:	mov	r3, r7
   62e34:	mov	r1, #0
   62e38:	bl	4b710 <fputs@plt+0x3a578>
   62e3c:	mov	r3, #0
   62e40:	strb	r3, [r4, #3]
   62e44:	str	r3, [r4, #56]	; 0x38
   62e48:	subs	r3, r0, #0
   62e4c:	str	r3, [sp, #24]
   62e50:	bne	670cc <fputs@plt+0x55f34>
   62e54:	ldr	r5, [sl, #216]	; 0xd8
   62e58:	cmp	r5, #0
   62e5c:	beq	63484 <fputs@plt+0x522ec>
   62e60:	ldr	r3, [fp, #16]
   62e64:	cmp	r3, #0
   62e68:	beq	63484 <fputs@plt+0x522ec>
   62e6c:	ldrsb	r1, [r4, #1]
   62e70:	ldr	r2, [sl, #16]
   62e74:	ldr	r2, [r2, r1, lsl #4]
   62e78:	ldrb	r1, [fp, #3]
   62e7c:	tst	r1, #4
   62e80:	ldr	r0, [sl, #212]	; 0xd4
   62e84:	strd	r6, [sp]
   62e88:	movne	r1, #23
   62e8c:	moveq	r1, #18
   62e90:	blx	r5
   62e94:	b	63484 <fputs@plt+0x522ec>
   62e98:	ldr	r2, [fp, #12]
   62e9c:	add	r2, r2, r2, lsl #2
   62ea0:	lsl	r2, r2, #3
   62ea4:	ldr	r1, [sp, #32]
   62ea8:	ldrd	r6, [r1, r2]
   62eac:	b	62dac <fputs@plt+0x51c14>
   62eb0:	ldr	r2, [fp, #4]
   62eb4:	ldr	r3, [r9, #56]	; 0x38
   62eb8:	ldr	r4, [r3, r2, lsl #2]
   62ebc:	ldr	r3, [sl, #216]	; 0xd8
   62ec0:	cmp	r3, #0
   62ec4:	beq	67ce4 <fputs@plt+0x56b4c>
   62ec8:	ldr	r3, [fp, #16]
   62ecc:	cmp	r3, #0
   62ed0:	beq	67ce4 <fputs@plt+0x56b4c>
   62ed4:	ldrb	r3, [r4, #4]
   62ed8:	cmp	r3, #0
   62edc:	beq	67ce4 <fputs@plt+0x56b4c>
   62ee0:	ldrb	r3, [fp, #3]
   62ee4:	cmp	r3, #0
   62ee8:	beq	62f00 <fputs@plt+0x51d68>
   62eec:	ldr	r5, [r4, #16]
   62ef0:	mov	r0, r5
   62ef4:	bl	1e44c <fputs@plt+0xd2b4>
   62ef8:	ldrd	r2, [r5, #16]
   62efc:	strd	r2, [r4, #40]	; 0x28
   62f00:	ldrb	r1, [fp, #3]
   62f04:	ldr	r0, [r4, #16]
   62f08:	bl	4b138 <fputs@plt+0x39fa0>
   62f0c:	mov	r3, #0
   62f10:	str	r3, [r4, #56]	; 0x38
   62f14:	subs	r3, r0, #0
   62f18:	str	r3, [sp, #24]
   62f1c:	bne	67cd0 <fputs@plt+0x56b38>
   62f20:	ldr	r3, [fp, #16]
   62f24:	ldrsb	r1, [r4, #1]
   62f28:	ldr	r2, [sl, #16]
   62f2c:	ldr	r2, [r2, r1, lsl #4]
   62f30:	ldr	r0, [sl, #212]	; 0xd4
   62f34:	ldrd	r4, [r4, #40]	; 0x28
   62f38:	strd	r4, [sp]
   62f3c:	ldr	r4, [sl, #216]	; 0xd8
   62f40:	mov	r1, #9
   62f44:	blx	r4
   62f48:	b	67d04 <fputs@plt+0x56b6c>
   62f4c:	ldr	r2, [r9, #92]	; 0x5c
   62f50:	str	r2, [sl, #84]	; 0x54
   62f54:	ldr	r3, [sl, #88]	; 0x58
   62f58:	add	r3, r3, r2
   62f5c:	str	r3, [sl, #88]	; 0x58
   62f60:	mov	r3, #0
   62f64:	str	r3, [r9, #92]	; 0x5c
   62f68:	b	63484 <fputs@plt+0x522ec>
   62f6c:	ldr	r2, [fp, #4]
   62f70:	ldr	r3, [r9, #56]	; 0x38
   62f74:	ldr	r3, [r3, r2, lsl #2]
   62f78:	ldr	r6, [fp, #12]
   62f7c:	ldr	r4, [fp, #16]
   62f80:	ldr	r7, [r3, #16]
   62f84:	ldr	r5, [r7, #32]
   62f88:	ldr	r3, [r3, #24]
   62f8c:	str	r3, [sp, #24]
   62f90:	cmp	r5, #0
   62f94:	beq	63018 <fputs@plt+0x51e80>
   62f98:	ldrb	r3, [r7, #56]	; 0x38
   62f9c:	cmp	r3, #0
   62fa0:	ldrne	r1, [r7, #20]
   62fa4:	ldrne	r3, [r1, #8]
   62fa8:	ldrne	r3, [r3, #4]
   62fac:	rsbne	r2, r3, r3, lsl #3
   62fb0:	ldrne	r3, [r1, #12]
   62fb4:	addne	r3, r3, r2, lsl #3
   62fb8:	ldrne	r1, [r3, #20]
   62fbc:	ldrne	r2, [r3, #32]
   62fc0:	ldreq	r2, [r7, #36]	; 0x24
   62fc4:	ldreq	r1, [r2], #8
   62fc8:	mov	r3, r5
   62fcc:	ldr	r0, [sp, #24]
   62fd0:	bl	1cc94 <fputs@plt+0xbafc>
   62fd4:	cmp	r4, #0
   62fd8:	ble	6305c <fputs@plt+0x51ec4>
   62fdc:	ldr	r3, [r5, #4]
   62fe0:	ldrh	r2, [r3, #8]
   62fe4:	tst	r2, #1
   62fe8:	bne	5f0e0 <fputs@plt+0x4df48>
   62fec:	mov	r2, #0
   62ff0:	add	r2, r2, #1
   62ff4:	cmp	r4, r2
   62ff8:	beq	6305c <fputs@plt+0x51ec4>
   62ffc:	ldrh	r1, [r3, #48]	; 0x30
   63000:	add	r3, r3, #40	; 0x28
   63004:	tst	r1, #1
   63008:	beq	62ff0 <fputs@plt+0x51e58>
   6300c:	mov	r3, #0
   63010:	str	r3, [sp, #24]
   63014:	b	63470 <fputs@plt+0x522d8>
   63018:	add	r3, sp, #320	; 0x140
   6301c:	mov	r2, #0
   63020:	mov	r1, r2
   63024:	ldr	r0, [sp, #24]
   63028:	bl	17270 <fputs@plt+0x60d8>
   6302c:	mov	r5, r0
   63030:	str	r0, [r7, #32]
   63034:	cmp	r0, #0
   63038:	strhne	r4, [r0, #8]
   6303c:	bne	62f98 <fputs@plt+0x51e00>
   63040:	mov	r3, r9
   63044:	mov	r9, r8
   63048:	mov	r8, sl
   6304c:	mov	sl, r3
   63050:	mov	r3, #7
   63054:	str	r3, [sp, #24]
   63058:	b	67448 <fputs@plt+0x562b0>
   6305c:	add	r6, r6, r6, lsl #2
   63060:	ldr	r3, [sp, #32]
   63064:	add	r3, r3, r6, lsl #3
   63068:	mov	r2, r5
   6306c:	ldr	r1, [r3, #16]
   63070:	ldr	r0, [r3, #12]
   63074:	bl	34714 <fputs@plt+0x2357c>
   63078:	subs	r3, r0, #0
   6307c:	str	r3, [sp, #24]
   63080:	beq	63484 <fputs@plt+0x522ec>
   63084:	mov	r3, #0
   63088:	str	r3, [sp, #24]
   6308c:	b	63470 <fputs@plt+0x522d8>
   63090:	ldr	r4, [fp, #8]
   63094:	add	r4, r4, r4, lsl #2
   63098:	ldr	r3, [sp, #32]
   6309c:	add	r4, r3, r4, lsl #3
   630a0:	ldr	r2, [fp, #4]
   630a4:	ldr	r3, [r9, #56]	; 0x38
   630a8:	ldr	r3, [r3, r2, lsl #2]
   630ac:	ldr	r3, [r3, #16]
   630b0:	ldrb	r2, [r3, #56]	; 0x38
   630b4:	cmp	r2, #0
   630b8:	ldrne	r1, [r3, #20]
   630bc:	ldrne	r3, [r1, #8]
   630c0:	ldrne	r3, [r3, #4]
   630c4:	rsbne	r2, r3, r3, lsl #3
   630c8:	ldrne	r3, [r1, #12]
   630cc:	addne	r3, r3, r2, lsl #3
   630d0:	ldrne	r5, [r3, #20]
   630d4:	ldrne	r6, [r3, #32]
   630d8:	ldreq	r6, [r3, #36]	; 0x24
   630dc:	ldreq	r5, [r6], #8
   630e0:	mov	r1, r5
   630e4:	mov	r0, r4
   630e8:	bl	292e4 <fputs@plt+0x1814c>
   630ec:	subs	r3, r0, #0
   630f0:	str	r3, [sp, #24]
   630f4:	beq	63114 <fputs@plt+0x51f7c>
   630f8:	mov	r3, r9
   630fc:	mov	r9, r8
   63100:	mov	r8, sl
   63104:	mov	sl, r3
   63108:	mov	r3, #7
   6310c:	str	r3, [sp, #24]
   63110:	b	67448 <fputs@plt+0x562b0>
   63114:	str	r5, [r4, #12]
   63118:	ldrh	r3, [r4, #8]
   6311c:	and	r3, r3, #15872	; 0x3e00
   63120:	orr	r3, r3, #16
   63124:	strh	r3, [r4, #8]
   63128:	mov	r2, r5
   6312c:	mov	r1, r6
   63130:	ldr	r0, [r4, #16]
   63134:	bl	11000 <memcpy@plt>
   63138:	ldr	r2, [fp, #12]
   6313c:	ldr	r3, [r9, #56]	; 0x38
   63140:	ldr	r3, [r3, r2, lsl #2]
   63144:	mov	r2, #0
   63148:	str	r2, [r3, #56]	; 0x38
   6314c:	b	63484 <fputs@plt+0x522ec>
   63150:	ldr	r4, [fp, #8]
   63154:	add	r4, r4, r4, lsl #2
   63158:	ldr	r3, [sp, #32]
   6315c:	add	r4, r3, r4, lsl #3
   63160:	ldr	r2, [fp, #4]
   63164:	ldr	r3, [r9, #56]	; 0x38
   63168:	ldr	r7, [r3, r2, lsl #2]
   6316c:	ldr	r6, [r7, #16]
   63170:	ldrb	r3, [r7, #4]
   63174:	cmp	r3, #0
   63178:	bne	63210 <fputs@plt+0x52078>
   6317c:	mov	r0, r6
   63180:	bl	1e44c <fputs@plt+0xd2b4>
   63184:	ldrd	r0, [r6, #16]
   63188:	ldr	r2, [sl, #92]	; 0x5c
   6318c:	asr	r3, r2, #31
   63190:	cmp	r2, r0
   63194:	sbcs	r3, r3, r1
   63198:	blt	672b8 <fputs@plt+0x56120>
   6319c:	mov	r5, r0
   631a0:	cmp	r5, #32
   631a4:	movcs	r1, r5
   631a8:	movcc	r1, #32
   631ac:	mov	r0, r4
   631b0:	bl	292e4 <fputs@plt+0x1814c>
   631b4:	cmp	r0, #0
   631b8:	bne	673c0 <fputs@plt+0x56228>
   631bc:	str	r5, [r4, #12]
   631c0:	ldrh	r3, [r4, #8]
   631c4:	and	r3, r3, #15872	; 0x3e00
   631c8:	orr	r3, r3, #16
   631cc:	strh	r3, [r4, #8]
   631d0:	ldrb	r3, [r7, #4]
   631d4:	cmp	r3, #0
   631d8:	bne	6323c <fputs@plt+0x520a4>
   631dc:	ldr	r3, [r4, #16]
   631e0:	mov	r1, #0
   631e4:	str	r1, [sp]
   631e8:	mov	r2, r5
   631ec:	mov	r0, r6
   631f0:	bl	49ccc <fputs@plt+0x38b34>
   631f4:	str	r0, [sp, #24]
   631f8:	ldr	r3, [sp, #24]
   631fc:	cmp	r3, #0
   63200:	bne	670e0 <fputs@plt+0x55f48>
   63204:	mov	r3, #1
   63208:	strb	r3, [r4, #10]
   6320c:	b	63484 <fputs@plt+0x522ec>
   63210:	mov	r0, r6
   63214:	bl	1e44c <fputs@plt+0xd2b4>
   63218:	ldr	r5, [r6, #28]
   6321c:	ldr	r3, [sl, #92]	; 0x5c
   63220:	cmp	r3, r5
   63224:	bcs	631a0 <fputs@plt+0x52008>
   63228:	mov	r3, r9
   6322c:	mov	r9, r8
   63230:	mov	r8, sl
   63234:	mov	sl, r3
   63238:	b	67bb4 <fputs@plt+0x56a1c>
   6323c:	ldr	r3, [r4, #16]
   63240:	mov	r2, r5
   63244:	mov	r1, #0
   63248:	mov	r0, r6
   6324c:	bl	4bcac <fputs@plt+0x3ab14>
   63250:	str	r0, [sp, #24]
   63254:	b	631f8 <fputs@plt+0x52060>
   63258:	mov	r1, fp
   6325c:	mov	r0, r9
   63260:	bl	21bd8 <fputs@plt+0x10a40>
   63264:	mov	r5, r0
   63268:	ldr	r2, [fp, #4]
   6326c:	ldr	r3, [r9, #56]	; 0x38
   63270:	ldr	r4, [r3, r2, lsl #2]
   63274:	ldrb	r3, [r4, #2]
   63278:	cmp	r3, #0
   6327c:	movne	r3, #1
   63280:	strhne	r3, [r0, #8]
   63284:	bne	63484 <fputs@plt+0x522ec>
   63288:	ldrb	r3, [r4, #3]
   6328c:	cmp	r3, #0
   63290:	beq	632b0 <fputs@plt+0x52118>
   63294:	ldrd	r2, [r4, #40]	; 0x28
   63298:	add	r1, sp, #320	; 0x140
   6329c:	strd	r2, [r1]
   632a0:	add	r3, sp, #320	; 0x140
   632a4:	ldrd	r2, [r3]
   632a8:	strd	r2, [r5]
   632ac:	b	63484 <fputs@plt+0x522ec>
   632b0:	ldrb	r3, [r4]
   632b4:	cmp	r3, #2
   632b8:	beq	632f0 <fputs@plt+0x52158>
   632bc:	ldr	r3, [r4, #16]
   632c0:	ldrb	r3, [r3, #66]	; 0x42
   632c4:	cmp	r3, #1
   632c8:	bne	63338 <fputs@plt+0x521a0>
   632cc:	ldr	r4, [r4, #16]
   632d0:	mov	r0, r4
   632d4:	bl	1e44c <fputs@plt+0xd2b4>
   632d8:	ldrd	r2, [r4, #16]
   632dc:	add	r1, sp, #320	; 0x140
   632e0:	strd	r2, [r1]
   632e4:	mov	r3, #0
   632e8:	str	r3, [sp, #24]
   632ec:	b	632a0 <fputs@plt+0x52108>
   632f0:	ldr	r0, [r4, #16]
   632f4:	ldr	r4, [r0]
   632f8:	ldr	r3, [r4]
   632fc:	ldr	r3, [r3, #48]	; 0x30
   63300:	add	r1, sp, #320	; 0x140
   63304:	blx	r3
   63308:	mov	r6, r0
   6330c:	str	r0, [sp, #24]
   63310:	mov	r1, r4
   63314:	mov	r0, r9
   63318:	bl	24fd8 <fputs@plt+0x13e40>
   6331c:	cmp	r6, #0
   63320:	beq	632a0 <fputs@plt+0x52108>
   63324:	mov	r3, r9
   63328:	mov	r9, r8
   6332c:	mov	r8, sl
   63330:	mov	sl, r3
   63334:	b	67448 <fputs@plt+0x562b0>
   63338:	mov	r0, r4
   6333c:	bl	4b650 <fputs@plt+0x3a4b8>
   63340:	subs	r3, r0, #0
   63344:	str	r3, [sp, #24]
   63348:	bne	670f4 <fputs@plt+0x55f5c>
   6334c:	ldrb	r3, [r4, #2]
   63350:	cmp	r3, #0
   63354:	beq	632cc <fputs@plt+0x52134>
   63358:	mov	r3, #1
   6335c:	strh	r3, [r5, #8]
   63360:	b	63484 <fputs@plt+0x522ec>
   63364:	ldr	r2, [fp, #4]
   63368:	ldr	r3, [r9, #56]	; 0x38
   6336c:	ldr	r3, [r3, r2, lsl #2]
   63370:	mov	r2, #1
   63374:	strb	r2, [r3, #2]
   63378:	mov	r2, #0
   6337c:	str	r2, [r3, #56]	; 0x38
   63380:	ldrb	r2, [r3]
   63384:	cmp	r2, #0
   63388:	bne	63484 <fputs@plt+0x522ec>
   6338c:	ldr	r4, [r3, #16]
   63390:	ldr	r0, [r4, #48]	; 0x30
   63394:	bl	1fb70 <fputs@plt+0xe9d8>
   63398:	mov	r3, #0
   6339c:	str	r3, [r4, #48]	; 0x30
   633a0:	strb	r3, [r4, #66]	; 0x42
   633a4:	b	63484 <fputs@plt+0x522ec>
   633a8:	ldr	r2, [fp, #4]
   633ac:	ldr	r3, [r9, #56]	; 0x38
   633b0:	ldr	r4, [r3, r2, lsl #2]
   633b4:	ldr	r0, [r4, #16]
   633b8:	mov	r5, #0
   633bc:	add	r1, sp, #504	; 0x1f8
   633c0:	str	r5, [r1, #-184]!	; 0xffffff48
   633c4:	bl	45968 <fputs@plt+0x347d0>
   633c8:	ldr	r3, [sp, #320]	; 0x140
   633cc:	strb	r3, [r4, #2]
   633d0:	strb	r5, [r4, #3]
   633d4:	str	r5, [r4, #56]	; 0x38
   633d8:	ldr	r3, [fp, #12]
   633dc:	str	r3, [r4, #28]
   633e0:	subs	r3, r0, #0
   633e4:	str	r3, [sp, #24]
   633e8:	bne	67108 <fputs@plt+0x55f70>
   633ec:	ldr	r3, [fp, #8]
   633f0:	cmp	r3, r5
   633f4:	ble	63484 <fputs@plt+0x522ec>
   633f8:	ldr	r3, [sp, #320]	; 0x140
   633fc:	cmp	r3, r5
   63400:	bne	63470 <fputs@plt+0x522d8>
   63404:	b	63484 <fputs@plt+0x522ec>
   63408:	ldr	r3, [r9, #116]	; 0x74
   6340c:	add	r3, r3, #1
   63410:	str	r3, [r9, #116]	; 0x74
   63414:	ldr	r2, [fp, #4]
   63418:	ldr	r3, [r9, #56]	; 0x38
   6341c:	ldr	r3, [r3, r2, lsl #2]
   63420:	str	r3, [sp, #80]	; 0x50
   63424:	ldrb	r3, [r3]
   63428:	cmp	r3, #1
   6342c:	beq	63718 <fputs@plt+0x52580>
   63430:	ldr	r3, [sp, #80]	; 0x50
   63434:	ldr	r4, [r3, #16]
   63438:	mov	r0, r4
   6343c:	bl	457d8 <fputs@plt+0x34640>
   63440:	subs	r3, r0, #0
   63444:	str	r3, [sp, #24]
   63448:	bne	67d5c <fputs@plt+0x56bc4>
   6344c:	ldrb	r3, [r4, #66]	; 0x42
   63450:	cmp	r3, #0
   63454:	bne	63b24 <fputs@plt+0x5298c>
   63458:	mov	r3, #0
   6345c:	ldr	r2, [sp, #80]	; 0x50
   63460:	strb	r3, [r2, #3]
   63464:	str	r3, [r2, #56]	; 0x38
   63468:	mov	r3, #1
   6346c:	strb	r3, [r2, #2]
   63470:	ldr	r3, [fp, #8]
   63474:	add	r3, r3, r3, lsl #2
   63478:	ldr	r2, [sp, #36]	; 0x24
   6347c:	add	r3, r2, r3, lsl #2
   63480:	sub	fp, r3, #20
   63484:	add	fp, fp, #20
   63488:	add	r8, r8, #1
   6348c:	ldrb	r6, [fp]
   63490:	cmp	r6, #158	; 0x9e
   63494:	ldrls	pc, [pc, r6, lsl #2]
   63498:	b	63484 <fputs@plt+0x522ec>
   6349c:	andeq	r1, r6, r0, ror #13
   634a0:	andeq	r1, r6, r0, lsl #23
   634a4:	andeq	r1, r6, r0, lsr #25
   634a8:	andeq	r3, r6, r8, ror #22
   634ac:	strdeq	r3, [r6], -r0
   634b0:	strdeq	r3, [r6], -r0
   634b4:	andeq	r3, r6, r4, lsl #24
   634b8:	andeq	r3, r6, r4, lsl #24
   634bc:	andeq	r5, r6, r8, asr #20
   634c0:	ldrdeq	r5, [r6], -r4
   634c4:	andeq	r5, r6, ip, lsl #28
   634c8:	andeq	r6, r6, r8, asr #13
   634cc:	andeq	r6, r6, r8, lsr #18
   634d0:	andeq	r3, r6, r8, ror #24
   634d4:	muleq	r5, r4, r0
   634d8:	andeq	pc, r5, ip, ror #1
   634dc:	andeq	pc, r5, r8, lsl r1	; <UNPREDICTABLE>
   634e0:	andeq	pc, r5, r4, asr r1	; <UNPREDICTABLE>
   634e4:	muleq	r5, r0, r1
   634e8:	muleq	r6, r4, r8
   634ec:	andeq	pc, r5, r8, ror #3
   634f0:	andeq	pc, r5, r4, lsl #4
   634f4:	andeq	pc, r5, r8, lsr r3	; <UNPREDICTABLE>
   634f8:	andeq	pc, r5, r4, asr r3	; <UNPREDICTABLE>
   634fc:	andeq	pc, r5, ip, asr #8
   63500:			; <UNDEFINED> instruction: 0x0005f4bc
   63504:	andeq	pc, r5, r0, lsl r5	; <UNPREDICTABLE>
   63508:	andeq	pc, r5, r4, lsr r5	; <UNPREDICTABLE>
   6350c:	andeq	pc, r5, r4, ror #10
   63510:	andeq	pc, r5, r8, lsr #11
   63514:	andeq	pc, r5, r8, lsl r6	; <UNPREDICTABLE>
   63518:	muleq	r5, r4, r6
   6351c:			; <UNDEFINED> instruction: 0x0005f6bc
   63520:	andeq	pc, r5, r8, ror #13
   63524:	andeq	pc, r5, ip, asr #29
   63528:	strdeq	pc, [r5], -r4
   6352c:	andeq	pc, r5, r4, ror #30
   63530:	andeq	r0, r6, r4, asr #5
   63534:	strdeq	r0, [r6], -r4
   63538:	andeq	r0, r6, r8, ror #6
   6353c:	andeq	r0, r6, r4, lsr #7
   63540:	andeq	r0, r6, r0, ror r6
   63544:	andeq	r0, r6, r0, lsl #13
   63548:	andeq	r0, r6, ip, ror #14
   6354c:	andeq	r0, r6, ip, asr #18
   63550:	andeq	r0, r6, ip, ror #18
   63554:	andeq	r0, r6, ip, ror #18
   63558:	andeq	r0, r6, r0, lsl sl
   6355c:	andeq	r1, r6, ip, lsl r1
   63560:	andeq	r1, r6, r0, ror #2
   63564:	andeq	r1, r6, r0, lsr #12
   63568:	andeq	r1, r6, ip, lsl #30
   6356c:	andeq	r1, r6, r4, asr #30
   63570:	andeq	r1, r6, r0, ror #31
   63574:	andeq	r2, r6, r4
   63578:	andeq	r2, r6, r4
   6357c:			; <UNDEFINED> instruction: 0x000621b4
   63580:			; <UNDEFINED> instruction: 0x000621b4
   63584:	andeq	r2, r6, ip, lsr r3
   63588:	andeq	r2, r6, ip, lsr r5
   6358c:	andeq	r2, r6, r4, ror #10
   63590:	andeq	r2, r6, r0, lsr #11
   63594:	andeq	r3, r6, r4, lsl #9
   63598:	andeq	r2, r6, r8, asr #11
   6359c:	andeq	r2, r6, r8, asr #11
   635a0:	andeq	r2, r6, r8, asr #11
   635a4:	andeq	r2, r6, r8, asr #11
   635a8:	andeq	r2, r6, r0, ror #16
   635ac:	andeq	r2, r6, r0, ror #16
   635b0:	andeq	r2, r6, r0, ror #16
   635b4:	andeq	r2, r6, ip, asr #20
   635b8:			; <UNDEFINED> instruction: 0x000607b4
   635bc:			; <UNDEFINED> instruction: 0x000607b4
   635c0:	strdeq	r2, [r6], -r0
   635c4:	andeq	r2, r6, r0, lsr #22
   635c8:	andeq	r2, r6, r0, lsl #27
   635cc:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   635d0:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   635d4:	andeq	r0, r6, r8, lsl r4
   635d8:	andeq	r0, r6, r8, lsl r4
   635dc:	andeq	r0, r6, r8, lsl r4
   635e0:	andeq	r0, r6, r8, lsl r4
   635e4:	andeq	r0, r6, r8, lsl r4
   635e8:	andeq	r0, r6, r8, lsl r4
   635ec:	andeq	r2, r6, r0, lsl #27
   635f0:	andeq	r0, r6, r8, lsr #1
   635f4:	andeq	r0, r6, r8, lsr #1
   635f8:	andeq	r0, r6, r8, lsr #1
   635fc:	andeq	r0, r6, r8, lsr #1
   63600:	andeq	pc, r5, r8, ror #19
   63604:	andeq	pc, r5, r8, ror #19
   63608:	andeq	pc, r5, r8, ror #19
   6360c:	andeq	pc, r5, r8, ror #19
   63610:	andeq	pc, r5, r8, ror #19
   63614:	andeq	pc, r5, r8, lsr #16
   63618:			; <UNDEFINED> instruction: 0x00062eb0
   6361c:	strdeq	r0, [r6], -r4
   63620:	muleq	r5, r4, r3
   63624:	andeq	r2, r6, ip, asr #30
   63628:	andeq	r2, r6, ip, ror #30
   6362c:	muleq	r6, r0, r0
   63630:	andeq	r3, r6, r0, asr r1
   63634:	andeq	r3, r6, r0, asr r1
   63638:	andeq	r3, r6, r8, asr r2
   6363c:	andeq	r3, r6, r4, ror #6
   63640:	andeq	r3, r6, r8, lsr #7
   63644:	andeq	r3, r6, r8, lsl #8
   63648:	andeq	r3, r6, r8, lsl #8
   6364c:	andeq	r3, r6, r4, lsl r4
   63650:	andeq	r3, r6, r4, lsl #26
   63654:	andeq	r3, r6, r4, lsl #26
   63658:	andeq	r4, r6, r0, lsl #1
   6365c:	andeq	r4, r6, r0, lsr r1
   63660:	andeq	r4, r6, r0, lsr r1
   63664:	andeq	r4, r6, r4, lsr #6
   63668:	andeq	r4, r6, r4, lsr #6
   6366c:	andeq	r4, r6, r4, lsr #6
   63670:	andeq	r4, r6, r4, lsr #6
   63674:	andeq	r4, r6, ip, lsr #8
   63678:	andeq	r4, r6, r8, lsr #16
   6367c:	andeq	r4, r6, r0, asr #17
   63680:	andeq	r4, r6, ip, lsl r9
   63684:	andeq	r4, r6, ip, lsl r9
   63688:	andeq	r4, r6, r4, lsl #19
   6368c:	andeq	r4, r6, ip, lsr sl
   63690:	andeq	r4, r6, r8, ror #20
   63694:	andeq	r4, r6, r4, lsr #21
   63698:	andeq	r4, r6, ip, lsl fp
   6369c:			; <UNDEFINED> instruction: 0x00064bb4
   636a0:	andeq	r4, r6, r0, asr #31
   636a4:	andeq	r5, r6, ip
   636a8:	strdeq	r5, [r6], -r4
   636ac:	andeq	r5, r6, ip, lsr r3
   636b0:	andeq	pc, r5, r0, ror r3	; <UNPREDICTABLE>
   636b4:	muleq	r6, r0, r5
   636b8:	ldrdeq	r5, [r6], -r4
   636bc:	andeq	r5, r6, ip, lsr r6
   636c0:	andeq	r5, r6, ip, lsl #13
   636c4:	andeq	r5, r6, r4, lsl #14
   636c8:	andeq	r5, r6, r8, lsr r7
   636cc:	andeq	r5, r6, r0, lsr #15
   636d0:	ldrdeq	r5, [r6], -r0
   636d4:	strdeq	r5, [r6], -ip
   636d8:	andeq	r5, r6, r8, lsr #16
   636dc:	muleq	r6, r8, r8
   636e0:	andeq	r5, r6, r0, asr #19
   636e4:	ldrdeq	r5, [r6], -r0
   636e8:	ldrdeq	r6, [r6], -ip
   636ec:	andeq	r6, r6, r0, lsl #2
   636f0:	andeq	r6, r6, r8, lsr #4
   636f4:	andeq	r6, r6, r0, asr #6
   636f8:	andeq	r6, r6, r4, asr #9
   636fc:	ldrdeq	r6, [r6], -ip
   63700:	andeq	r6, r6, r4, ror r7
   63704:	andeq	r6, r6, r4, asr #16
   63708:	andeq	r6, r6, r8, lsr #17
   6370c:	andeq	r6, r6, r0, lsr #21
   63710:	ldrdeq	r6, [r6], -r4
   63714:	andeq	r6, r6, r4, lsr fp
   63718:	ldr	r3, [sp, #80]	; 0x50
   6371c:	ldr	r3, [r3, #16]
   63720:	mov	r2, r3
   63724:	str	r3, [sp, #152]	; 0x98
   63728:	ldrb	r3, [r3, #56]	; 0x38
   6372c:	cmp	r3, #0
   63730:	bne	63778 <fputs@plt+0x525e0>
   63734:	ldr	r3, [r2, #36]	; 0x24
   63738:	cmp	r3, #0
   6373c:	beq	67dd8 <fputs@plt+0x56c40>
   63740:	add	r1, r2, #36	; 0x24
   63744:	add	r0, r2, #64	; 0x40
   63748:	bl	252b4 <fputs@plt+0x1411c>
   6374c:	subs	r3, r0, #0
   63750:	str	r3, [sp, #24]
   63754:	moveq	r3, #0
   63758:	ldreq	r2, [sp, #80]	; 0x50
   6375c:	strbeq	r3, [r2, #2]
   63760:	beq	63484 <fputs@plt+0x522ec>
   63764:	mov	r3, r9
   63768:	mov	r9, r8
   6376c:	mov	r8, sl
   63770:	mov	sl, r3
   63774:	b	67448 <fputs@plt+0x562b0>
   63778:	mov	r3, #1
   6377c:	ldr	r2, [sp, #152]	; 0x98
   63780:	strb	r3, [r2, #56]	; 0x38
   63784:	add	r3, r2, #64	; 0x40
   63788:	str	r3, [sp, #204]	; 0xcc
   6378c:	add	r1, r2, #36	; 0x24
   63790:	mov	r0, r3
   63794:	bl	2562c <fputs@plt+0x14494>
   63798:	subs	r3, r0, #0
   6379c:	str	r3, [sp, #24]
   637a0:	beq	637b8 <fputs@plt+0x52620>
   637a4:	mov	r3, r9
   637a8:	mov	r9, r8
   637ac:	mov	r8, sl
   637b0:	mov	sl, r3
   637b4:	b	67448 <fputs@plt+0x562b0>
   637b8:	ldr	r2, [sp, #152]	; 0x98
   637bc:	ldrb	r3, [r2, #59]	; 0x3b
   637c0:	cmp	r3, #0
   637c4:	ble	676b8 <fputs@plt+0x56520>
   637c8:	add	r3, r2, #64	; 0x40
   637cc:	str	r3, [sp, #144]	; 0x90
   637d0:	str	r0, [sp, #180]	; 0xb4
   637d4:	str	r0, [sp, #200]	; 0xc8
   637d8:	str	fp, [sp, #104]	; 0x68
   637dc:	str	r8, [sp, #116]	; 0x74
   637e0:	str	sl, [sp, #120]	; 0x78
   637e4:	str	r9, [sp, #128]	; 0x80
   637e8:	b	63a30 <fputs@plt+0x52898>
   637ec:	ldr	r7, [sp, #24]
   637f0:	b	63a88 <fputs@plt+0x528f0>
   637f4:	mov	r0, #16
   637f8:	bl	1c328 <fputs@plt+0xb190>
   637fc:	str	r0, [sp, #212]	; 0xd4
   63800:	cmp	r0, #0
   63804:	beq	67d40 <fputs@plt+0x56ba8>
   63808:	ldr	r3, [sp, #96]	; 0x60
   6380c:	ldr	r1, [r3, #28]
   63810:	cmp	r1, #0
   63814:	ble	639fc <fputs@plt+0x52864>
   63818:	ldr	r3, [sp, #24]
   6381c:	str	r3, [sp, #64]	; 0x40
   63820:	mov	fp, r3
   63824:	b	6397c <fputs@plt+0x527e4>
   63828:	ldr	r3, [sp, #64]	; 0x40
   6382c:	add	r3, r3, #1
   63830:	str	r3, [sp, #176]	; 0xb0
   63834:	ldr	r9, [sp, #212]	; 0xd4
   63838:	add	r2, sp, #248	; 0xf8
   6383c:	ldr	r1, [sp, #216]	; 0xd8
   63840:	ldr	r0, [sp, #96]	; 0x60
   63844:	bl	23084 <fputs@plt+0x11eec>
   63848:	mov	r8, r0
   6384c:	cmp	r7, #1
   63850:	ble	63918 <fputs@plt+0x52780>
   63854:	mov	r6, #1
   63858:	mov	r5, r6
   6385c:	lsl	r5, r5, #4
   63860:	add	r6, r6, #1
   63864:	cmp	r6, r7
   63868:	bne	6385c <fputs@plt+0x526c4>
   6386c:	clz	r3, r8
   63870:	lsr	r3, r3, #5
   63874:	cmp	r6, #1
   63878:	movle	r3, #0
   6387c:	cmp	r3, #0
   63880:	beq	63918 <fputs@plt+0x52780>
   63884:	mov	sl, #1
   63888:	mov	r1, r5
   6388c:	ldr	r0, [sp, #64]	; 0x40
   63890:	bl	7dd0c <fputs@plt+0x6cb74>
   63894:	asr	r3, r0, #31
   63898:	lsr	r2, r3, #28
   6389c:	add	r3, r0, r2
   638a0:	and	r3, r3, #15
   638a4:	sub	r3, r3, r2
   638a8:	rsb	r3, r3, r3, lsl #3
   638ac:	ldr	r4, [r9, #12]
   638b0:	add	r4, r4, r3, lsl #3
   638b4:	ldr	r3, [r4, #48]	; 0x30
   638b8:	cmp	r3, #0
   638bc:	beq	638f0 <fputs@plt+0x52758>
   638c0:	cmp	r8, #0
   638c4:	bne	639dc <fputs@plt+0x52844>
   638c8:	ldr	r3, [r4, #48]	; 0x30
   638cc:	ldr	r9, [r3, #4]
   638d0:	add	r3, r5, #15
   638d4:	cmp	r5, #0
   638d8:	movlt	r5, r3
   638dc:	asr	r5, r5, #4
   638e0:	add	sl, sl, #1
   638e4:	cmp	r6, sl
   638e8:	bgt	63888 <fputs@plt+0x526f0>
   638ec:	b	63918 <fputs@plt+0x52780>
   638f0:	mov	r0, #16
   638f4:	bl	1c328 <fputs@plt+0xb190>
   638f8:	subs	r1, r0, #0
   638fc:	beq	63914 <fputs@plt+0x5277c>
   63900:	add	r2, r4, #48	; 0x30
   63904:	ldr	r0, [sp, #96]	; 0x60
   63908:	bl	23084 <fputs@plt+0x11eec>
   6390c:	mov	r8, r0
   63910:	b	638c0 <fputs@plt+0x52728>
   63914:	mov	r8, #7
   63918:	cmp	r8, #0
   6391c:	bne	639dc <fputs@plt+0x52844>
   63920:	ldr	r1, [sp, #64]	; 0x40
   63924:	asr	r3, r1, #31
   63928:	lsr	r2, r3, #28
   6392c:	add	r3, r1, r2
   63930:	and	r3, r3, #15
   63934:	sub	r3, r3, r2
   63938:	ldr	r2, [r9, #12]
   6393c:	rsb	r3, r3, r3, lsl #3
   63940:	add	r3, r2, r3, lsl #3
   63944:	ldr	r2, [sp, #248]	; 0xf8
   63948:	str	r2, [r3, #48]	; 0x30
   6394c:	add	fp, fp, #16
   63950:	ldr	r3, [sp, #96]	; 0x60
   63954:	ldr	r1, [r3, #28]
   63958:	cmp	r1, fp
   6395c:	movle	r3, #0
   63960:	movgt	r3, #1
   63964:	cmp	r8, #0
   63968:	movne	r3, #0
   6396c:	cmp	r3, #0
   63970:	beq	63ab8 <fputs@plt+0x52920>
   63974:	ldr	r3, [sp, #176]	; 0xb0
   63978:	str	r3, [sp, #64]	; 0x40
   6397c:	mov	r3, #0
   63980:	str	r3, [sp, #216]	; 0xd8
   63984:	sub	r1, r1, fp
   63988:	add	r3, sp, #216	; 0xd8
   6398c:	add	r2, sp, #320	; 0x140
   63990:	cmp	r1, #16
   63994:	movge	r1, #16
   63998:	ldr	r0, [sp, #96]	; 0x60
   6399c:	bl	261a4 <fputs@plt+0x1500c>
   639a0:	subs	r8, r0, #0
   639a4:	beq	63828 <fputs@plt+0x52690>
   639a8:	ldr	fp, [sp, #104]	; 0x68
   639ac:	ldr	r9, [sp, #116]	; 0x74
   639b0:	mov	r4, r8
   639b4:	ldr	r8, [sp, #120]	; 0x78
   639b8:	ldr	sl, [sp, #128]	; 0x80
   639bc:	ldr	r0, [sp, #212]	; 0xd4
   639c0:	bl	22f18 <fputs@plt+0x11d80>
   639c4:	ldr	r0, [sp, #200]	; 0xc8
   639c8:	bl	22f18 <fputs@plt+0x11d80>
   639cc:	mov	r0, #0
   639d0:	bl	22f18 <fputs@plt+0x11d80>
   639d4:	str	r4, [sp, #24]
   639d8:	b	67448 <fputs@plt+0x562b0>
   639dc:	ldr	r4, [sp, #248]	; 0xf8
   639e0:	cmp	r4, #0
   639e4:	beq	63ab8 <fputs@plt+0x52920>
   639e8:	ldr	r0, [r4, #4]
   639ec:	bl	22f18 <fputs@plt+0x11d80>
   639f0:	mov	r0, r4
   639f4:	bl	1fb70 <fputs@plt+0xe9d8>
   639f8:	b	63ab8 <fputs@plt+0x52920>
   639fc:	ldr	r3, [sp, #212]	; 0xd4
   63a00:	str	r3, [sp, #200]	; 0xc8
   63a04:	ldr	r3, [sp, #180]	; 0xb4
   63a08:	add	r3, r3, #1
   63a0c:	mov	r2, r3
   63a10:	str	r3, [sp, #180]	; 0xb4
   63a14:	ldr	r3, [sp, #144]	; 0x90
   63a18:	add	r3, r3, #72	; 0x48
   63a1c:	str	r3, [sp, #144]	; 0x90
   63a20:	ldr	r3, [sp, #152]	; 0x98
   63a24:	ldrb	r3, [r3, #59]	; 0x3b
   63a28:	cmp	r2, r3
   63a2c:	bge	63ad8 <fputs@plt+0x52940>
   63a30:	ldr	r3, [sp, #144]	; 0x90
   63a34:	str	r3, [sp, #96]	; 0x60
   63a38:	mov	r2, #0
   63a3c:	str	r2, [sp, #212]	; 0xd4
   63a40:	ldr	ip, [r3, #28]
   63a44:	mov	r0, ip
   63a48:	asr	r1, ip, #31
   63a4c:	cmp	ip, #17
   63a50:	sbcs	r3, r1, #0
   63a54:	blt	637ec <fputs@plt+0x52654>
   63a58:	ldr	r7, [sp, #24]
   63a5c:	mov	r2, #16
   63a60:	mov	r3, #0
   63a64:	lsl	lr, r3, #4
   63a68:	orr	lr, lr, r2, lsr #28
   63a6c:	lsl	r4, r2, #4
   63a70:	mov	r2, r4
   63a74:	mov	r3, lr
   63a78:	add	r7, r7, #1
   63a7c:	cmp	r4, r0
   63a80:	sbcs	lr, r3, r1
   63a84:	blt	63a64 <fputs@plt+0x528cc>
   63a88:	mov	r2, #0
   63a8c:	mov	r3, #0
   63a90:	add	r1, sp, #320	; 0x140
   63a94:	strd	r2, [r1]
   63a98:	cmp	ip, #16
   63a9c:	bgt	637f4 <fputs@plt+0x5265c>
   63aa0:	add	r3, sp, #212	; 0xd4
   63aa4:	mov	r2, r1
   63aa8:	mov	r1, ip
   63aac:	ldr	r0, [sp, #96]	; 0x60
   63ab0:	bl	261a4 <fputs@plt+0x1500c>
   63ab4:	mov	r8, r0
   63ab8:	cmp	r8, #0
   63abc:	beq	639fc <fputs@plt+0x52864>
   63ac0:	ldr	fp, [sp, #104]	; 0x68
   63ac4:	ldr	r9, [sp, #116]	; 0x74
   63ac8:	mov	r4, r8
   63acc:	ldr	r8, [sp, #120]	; 0x78
   63ad0:	ldr	sl, [sp, #128]	; 0x80
   63ad4:	b	639bc <fputs@plt+0x52824>
   63ad8:	ldr	fp, [sp, #104]	; 0x68
   63adc:	ldr	r8, [sp, #116]	; 0x74
   63ae0:	ldr	sl, [sp, #120]	; 0x78
   63ae4:	ldr	r9, [sp, #128]	; 0x80
   63ae8:	mov	r2, #0
   63aec:	ldr	r4, [sp, #200]	; 0xc8
   63af0:	mov	r1, r4
   63af4:	ldr	r0, [sp, #204]	; 0xcc
   63af8:	bl	26480 <fputs@plt+0x152e8>
   63afc:	ldr	r3, [sp, #152]	; 0x98
   63b00:	str	r4, [r3, #20]
   63b04:	subs	r3, r0, #0
   63b08:	mov	r4, r3
   63b0c:	bne	676c4 <fputs@plt+0x5652c>
   63b10:	mov	r3, #0
   63b14:	ldr	r2, [sp, #80]	; 0x50
   63b18:	strb	r3, [r2, #2]
   63b1c:	str	r4, [sp, #24]
   63b20:	b	63484 <fputs@plt+0x522ec>
   63b24:	mov	r0, r4
   63b28:	bl	4503c <fputs@plt+0x33ea4>
   63b2c:	mov	r3, #0
   63b30:	ldr	r2, [sp, #80]	; 0x50
   63b34:	strb	r3, [r2, #3]
   63b38:	str	r3, [r2, #56]	; 0x38
   63b3c:	subs	r3, r0, #0
   63b40:	str	r3, [sp, #24]
   63b44:	moveq	r3, #0
   63b48:	ldreq	r2, [sp, #80]	; 0x50
   63b4c:	strbeq	r3, [r2, #2]
   63b50:	beq	63484 <fputs@plt+0x522ec>
   63b54:	mov	r3, r9
   63b58:	mov	r9, r8
   63b5c:	mov	r8, sl
   63b60:	mov	sl, r3
   63b64:	b	67448 <fputs@plt+0x562b0>
   63b68:	ldr	r2, [fp, #4]
   63b6c:	ldr	r3, [r9, #56]	; 0x38
   63b70:	ldr	r4, [r3, r2, lsl #2]
   63b74:	mov	r3, #0
   63b78:	str	r3, [sp, #320]	; 0x140
   63b7c:	ldr	r5, [r4, #16]
   63b80:	ldrb	r3, [r5, #56]	; 0x38
   63b84:	cmp	r3, #0
   63b88:	bne	63bc8 <fputs@plt+0x52a30>
   63b8c:	ldr	r1, [r5, #36]	; 0x24
   63b90:	ldr	r3, [r1, #4]
   63b94:	str	r3, [r5, #36]	; 0x24
   63b98:	mov	r3, #0
   63b9c:	str	r3, [r1, #4]
   63ba0:	ldr	r3, [r5, #40]	; 0x28
   63ba4:	cmp	r3, #0
   63ba8:	beq	63bdc <fputs@plt+0x52a44>
   63bac:	ldr	r3, [r5, #36]	; 0x24
   63bb0:	clz	r3, r3
   63bb4:	lsr	r3, r3, #5
   63bb8:	str	r3, [sp, #320]	; 0x140
   63bbc:	mov	r3, #0
   63bc0:	str	r3, [r4, #56]	; 0x38
   63bc4:	b	63c40 <fputs@plt+0x52aa8>
   63bc8:	add	r1, sp, #320	; 0x140
   63bcc:	ldr	r0, [r5, #20]
   63bd0:	bl	262e0 <fputs@plt+0x15148>
   63bd4:	str	r0, [sp, #24]
   63bd8:	b	63c2c <fputs@plt+0x52a94>
   63bdc:	cmp	r1, #0
   63be0:	beq	63bac <fputs@plt+0x52a14>
   63be4:	mov	r0, sl
   63be8:	bl	1fc00 <fputs@plt+0xea68>
   63bec:	b	63bac <fputs@plt+0x52a14>
   63bf0:	ldr	r2, [fp, #4]
   63bf4:	ldr	r3, [r9, #56]	; 0x38
   63bf8:	ldr	r3, [r3, r2, lsl #2]
   63bfc:	cmp	r3, #0
   63c00:	beq	63484 <fputs@plt+0x522ec>
   63c04:	ldr	r2, [fp, #4]
   63c08:	ldr	r3, [r9, #56]	; 0x38
   63c0c:	ldr	r4, [r3, r2, lsl #2]
   63c10:	ldr	r3, [fp, #12]
   63c14:	add	r1, sp, #504	; 0x1f8
   63c18:	str	r3, [r1, #-184]!	; 0xffffff48
   63c1c:	ldr	r3, [fp, #16]
   63c20:	ldr	r0, [r4, #16]
   63c24:	blx	r3
   63c28:	str	r0, [sp, #24]
   63c2c:	mov	r3, #0
   63c30:	str	r3, [r4, #56]	; 0x38
   63c34:	ldr	r3, [sp, #24]
   63c38:	cmp	r3, #0
   63c3c:	bne	6711c <fputs@plt+0x55f84>
   63c40:	ldr	r3, [sp, #320]	; 0x140
   63c44:	str	r3, [sp, #24]
   63c48:	cmp	r3, #0
   63c4c:	bne	63cf0 <fputs@plt+0x52b58>
   63c50:	strb	r3, [r4, #2]
   63c54:	ldrb	r3, [fp, #3]
   63c58:	add	r3, r9, r3, lsl #2
   63c5c:	ldr	r2, [r3, #108]	; 0x6c
   63c60:	add	r2, r2, #1
   63c64:	str	r2, [r3, #108]	; 0x6c
   63c68:	ldr	r3, [fp, #8]
   63c6c:	add	r3, r3, r3, lsl #2
   63c70:	ldr	r2, [sp, #36]	; 0x24
   63c74:	add	r3, r2, r3, lsl #2
   63c78:	sub	fp, r3, #20
   63c7c:	ldr	r3, [sl, #248]	; 0xf8
   63c80:	cmp	r3, #0
   63c84:	bne	67528 <fputs@plt+0x56390>
   63c88:	ldr	r4, [sl, #304]	; 0x130
   63c8c:	ldr	r3, [sp, #88]	; 0x58
   63c90:	cmp	r3, r8
   63c94:	movhi	r3, #0
   63c98:	movls	r3, #1
   63c9c:	cmp	r4, #0
   63ca0:	moveq	r3, #0
   63ca4:	cmp	r3, #0
   63ca8:	beq	63484 <fputs@plt+0x522ec>
   63cac:	ldr	r1, [sl, #312]	; 0x138
   63cb0:	add	r5, r8, r1
   63cb4:	mov	r0, r8
   63cb8:	bl	7dcec <fputs@plt+0x6cb54>
   63cbc:	sub	r3, r5, r1
   63cc0:	str	r3, [sp, #88]	; 0x58
   63cc4:	ldr	r0, [sl, #308]	; 0x134
   63cc8:	blx	r4
   63ccc:	cmp	r0, #0
   63cd0:	beq	63484 <fputs@plt+0x522ec>
   63cd4:	mov	r3, r9
   63cd8:	mov	r9, r8
   63cdc:	mov	r8, sl
   63ce0:	mov	sl, r3
   63ce4:	mov	r3, #9
   63ce8:	str	r3, [sp, #24]
   63cec:	b	67448 <fputs@plt+0x562b0>
   63cf0:	mov	r3, #1
   63cf4:	strb	r3, [r4, #2]
   63cf8:	mov	r3, #0
   63cfc:	str	r3, [sp, #24]
   63d00:	b	63c7c <fputs@plt+0x52ae4>
   63d04:	ldr	r2, [fp, #4]
   63d08:	ldr	r3, [r9, #56]	; 0x38
   63d0c:	ldr	r5, [r3, r2, lsl #2]
   63d10:	ldr	r6, [fp, #8]
   63d14:	add	r6, r6, r6, lsl #2
   63d18:	ldr	r3, [sp, #32]
   63d1c:	add	r6, r3, r6, lsl #3
   63d20:	ldrb	r3, [fp, #3]
   63d24:	tst	r3, #1
   63d28:	ldrne	r3, [r9, #92]	; 0x5c
   63d2c:	addne	r3, r3, #1
   63d30:	strne	r3, [r9, #92]	; 0x5c
   63d34:	ldrh	r3, [r6, #8]
   63d38:	tst	r3, #16384	; 0x4000
   63d3c:	bne	63db8 <fputs@plt+0x52c20>
   63d40:	ldrb	r3, [fp]
   63d44:	cmp	r3, #109	; 0x6d
   63d48:	beq	63de0 <fputs@plt+0x52c48>
   63d4c:	ldr	r1, [r6, #16]
   63d50:	ldr	r0, [r5, #16]
   63d54:	ldr	r2, [r6, #12]
   63d58:	asr	r3, r2, #31
   63d5c:	ldr	ip, [fp, #12]
   63d60:	ldrb	lr, [fp, #3]
   63d64:	tst	lr, #16
   63d68:	ldrne	lr, [r5, #28]
   63d6c:	moveq	lr, #0
   63d70:	str	lr, [sp, #16]
   63d74:	str	ip, [sp, #12]
   63d78:	mov	r4, #0
   63d7c:	str	r4, [sp, #8]
   63d80:	str	r4, [sp, #4]
   63d84:	ldr	ip, [pc, #3956]	; 64d00 <fputs@plt+0x53b68>
   63d88:	str	ip, [sp]
   63d8c:	bl	4b710 <fputs@plt+0x3a578>
   63d90:	str	r0, [sp, #24]
   63d94:	str	r4, [r5, #56]	; 0x38
   63d98:	ldr	r3, [sp, #24]
   63d9c:	cmp	r3, #0
   63da0:	beq	63484 <fputs@plt+0x522ec>
   63da4:	mov	r3, r9
   63da8:	mov	r9, r8
   63dac:	mov	r8, sl
   63db0:	mov	sl, r3
   63db4:	b	67448 <fputs@plt+0x562b0>
   63db8:	mov	r0, r6
   63dbc:	bl	2955c <fputs@plt+0x183c4>
   63dc0:	subs	r3, r0, #0
   63dc4:	str	r3, [sp, #24]
   63dc8:	beq	63d40 <fputs@plt+0x52ba8>
   63dcc:	mov	r3, r9
   63dd0:	mov	r9, r8
   63dd4:	mov	r8, sl
   63dd8:	mov	sl, r3
   63ddc:	b	67448 <fputs@plt+0x562b0>
   63de0:	ldr	r4, [r5, #16]
   63de4:	ldr	r0, [r6, #16]
   63de8:	ldrb	r3, [r0, #1]
   63dec:	tst	r3, #128	; 0x80
   63df0:	streq	r3, [sp, #320]	; 0x140
   63df4:	bne	63fcc <fputs@plt+0x52e34>
   63df8:	ldr	r3, [sp, #320]	; 0x140
   63dfc:	sub	r1, r3, #1
   63e00:	cmp	r1, #8
   63e04:	movhi	r2, #0
   63e08:	movls	r2, #1
   63e0c:	cmp	r3, #7
   63e10:	moveq	r2, #0
   63e14:	cmp	r2, #0
   63e18:	beq	63fdc <fputs@plt+0x52e44>
   63e1c:	ldrb	r3, [r4, #60]	; 0x3c
   63e20:	and	r3, r3, #1
   63e24:	strb	r3, [r4, #60]	; 0x3c
   63e28:	ldr	r1, [r6, #12]
   63e2c:	add	r7, r1, #8
   63e30:	asr	r3, r1, #31
   63e34:	lsr	r0, r1, #7
   63e38:	orr	r0, r0, r3, lsl #25
   63e3c:	str	r0, [sp, #192]	; 0xc0
   63e40:	lsr	r3, r3, #7
   63e44:	str	r3, [sp, #196]	; 0xc4
   63e48:	ldrd	r2, [sp, #192]	; 0xc0
   63e4c:	orrs	r0, r2, r3
   63e50:	beq	64004 <fputs@plt+0x52e6c>
   63e54:	mov	r5, #1
   63e58:	add	r5, r5, #1
   63e5c:	lsr	r0, r2, #7
   63e60:	orr	r0, r0, r3, lsl #25
   63e64:	lsr	ip, r3, #7
   63e68:	mov	r2, r0
   63e6c:	mov	r3, ip
   63e70:	orrs	r0, r2, r3
   63e74:	bne	63e58 <fputs@plt+0x52cc0>
   63e78:	strd	r2, [sp, #192]	; 0xc0
   63e7c:	add	r5, r1, r5
   63e80:	ldr	r3, [r4, #4]
   63e84:	mov	r2, r3
   63e88:	str	r3, [sp, #24]
   63e8c:	cmp	r3, #0
   63e90:	beq	63ee8 <fputs@plt+0x52d50>
   63e94:	ldr	r3, [r4, #40]	; 0x28
   63e98:	cmp	r3, #0
   63e9c:	beq	6400c <fputs@plt+0x52e74>
   63ea0:	ldr	r3, [r4, #48]	; 0x30
   63ea4:	cmp	r3, #0
   63ea8:	streq	r3, [sp, #24]
   63eac:	beq	63ee8 <fputs@plt+0x52d50>
   63eb0:	add	r3, r7, r3
   63eb4:	cmp	r2, r3
   63eb8:	movge	r3, #0
   63ebc:	strge	r3, [sp, #24]
   63ec0:	bge	63ee8 <fputs@plt+0x52d50>
   63ec4:	mov	r3, #1
   63ec8:	strb	r3, [r4, #56]	; 0x38
   63ecc:	add	r1, r4, #36	; 0x24
   63ed0:	add	r0, r4, #64	; 0x40
   63ed4:	bl	2562c <fputs@plt+0x14494>
   63ed8:	str	r0, [sp, #24]
   63edc:	mov	r3, #0
   63ee0:	str	r3, [r4, #44]	; 0x2c
   63ee4:	str	r3, [r4, #48]	; 0x30
   63ee8:	ldr	r3, [r4, #44]	; 0x2c
   63eec:	add	r3, r3, r5
   63ef0:	str	r3, [r4, #44]	; 0x2c
   63ef4:	ldr	r3, [r4, #8]
   63ef8:	cmp	r5, r3
   63efc:	strgt	r5, [r4, #8]
   63f00:	ldr	r0, [r4, #40]	; 0x28
   63f04:	cmp	r0, #0
   63f08:	beq	64048 <fputs@plt+0x52eb0>
   63f0c:	ldr	r5, [r4, #48]	; 0x30
   63f10:	add	r5, r7, r5
   63f14:	ldr	r3, [r4, #52]	; 0x34
   63f18:	cmp	r5, r3
   63f1c:	ble	63f80 <fputs@plt+0x52de8>
   63f20:	ldr	r2, [r4, #36]	; 0x24
   63f24:	sub	r2, r2, r0
   63f28:	str	r2, [sp, #64]	; 0x40
   63f2c:	lsl	r3, r3, #1
   63f30:	cmp	r5, r3
   63f34:	ble	63f44 <fputs@plt+0x52dac>
   63f38:	lsl	r3, r3, #1
   63f3c:	cmp	r5, r3
   63f40:	bgt	63f38 <fputs@plt+0x52da0>
   63f44:	ldr	r2, [r4, #4]
   63f48:	cmp	r3, r2
   63f4c:	movge	r3, r2
   63f50:	cmp	r5, r3
   63f54:	movlt	r5, r3
   63f58:	mov	r2, r5
   63f5c:	asr	r3, r5, #31
   63f60:	bl	259d0 <fputs@plt+0x14838>
   63f64:	cmp	r0, #0
   63f68:	beq	64068 <fputs@plt+0x52ed0>
   63f6c:	ldr	r3, [sp, #64]	; 0x40
   63f70:	add	r3, r0, r3
   63f74:	str	r3, [r4, #36]	; 0x24
   63f78:	str	r0, [r4, #40]	; 0x28
   63f7c:	str	r5, [r4, #52]	; 0x34
   63f80:	ldr	r2, [r4, #40]	; 0x28
   63f84:	ldr	r1, [r4, #48]	; 0x30
   63f88:	add	r5, r2, r1
   63f8c:	add	r3, r7, #7
   63f90:	bic	r3, r3, #7
   63f94:	add	r3, r3, r1
   63f98:	str	r3, [r4, #48]	; 0x30
   63f9c:	ldr	r3, [r4, #36]	; 0x24
   63fa0:	cmp	r3, #0
   63fa4:	subne	r3, r3, r2
   63fa8:	strne	r3, [r5, #4]
   63fac:	ldr	r2, [r6, #12]
   63fb0:	ldr	r1, [r6, #16]
   63fb4:	add	r0, r5, #8
   63fb8:	bl	11000 <memcpy@plt>
   63fbc:	ldr	r3, [r6, #12]
   63fc0:	str	r3, [r5]
   63fc4:	str	r5, [r4, #36]	; 0x24
   63fc8:	b	63d98 <fputs@plt+0x52c00>
   63fcc:	add	r1, sp, #320	; 0x140
   63fd0:	add	r0, r0, #1
   63fd4:	bl	14e1c <fputs@plt+0x3c84>
   63fd8:	b	63df8 <fputs@plt+0x52c60>
   63fdc:	cmp	r3, #10
   63fe0:	ble	63ff8 <fputs@plt+0x52e60>
   63fe4:	tst	r3, #1
   63fe8:	ldrbne	r3, [r4, #60]	; 0x3c
   63fec:	andne	r3, r3, #2
   63ff0:	strbne	r3, [r4, #60]	; 0x3c
   63ff4:	bne	63e28 <fputs@plt+0x52c90>
   63ff8:	mov	r3, #0
   63ffc:	strb	r3, [r4, #60]	; 0x3c
   64000:	b	63e28 <fputs@plt+0x52c90>
   64004:	mov	r5, #1
   64008:	b	63e7c <fputs@plt+0x52ce4>
   6400c:	ldr	r3, [r4, #44]	; 0x2c
   64010:	ldr	r2, [sp, #24]
   64014:	cmp	r2, r3
   64018:	blt	63ec4 <fputs@plt+0x52d2c>
   6401c:	ldr	r2, [r4]
   64020:	cmp	r3, r2
   64024:	movle	r3, #0
   64028:	strle	r3, [sp, #24]
   6402c:	ble	63ee8 <fputs@plt+0x52d50>
   64030:	ldr	r3, [pc, #3276]	; 64d04 <fputs@plt+0x53b6c>
   64034:	ldr	r3, [r3, #124]	; 0x7c
   64038:	str	r3, [sp, #24]
   6403c:	cmp	r3, #0
   64040:	beq	63ee8 <fputs@plt+0x52d50>
   64044:	b	63ec4 <fputs@plt+0x52d2c>
   64048:	mov	r0, r7
   6404c:	asr	r1, r7, #31
   64050:	bl	13990 <fputs@plt+0x27f8>
   64054:	subs	r5, r0, #0
   64058:	beq	64074 <fputs@plt+0x52edc>
   6405c:	ldr	r3, [r4, #36]	; 0x24
   64060:	str	r3, [r5, #4]
   64064:	b	63fac <fputs@plt+0x52e14>
   64068:	mov	r3, #7
   6406c:	str	r3, [sp, #24]
   64070:	b	63d98 <fputs@plt+0x52c00>
   64074:	mov	r3, #7
   64078:	str	r3, [sp, #24]
   6407c:	b	63d98 <fputs@plt+0x52c00>
   64080:	ldr	r2, [fp, #4]
   64084:	ldr	r3, [r9, #56]	; 0x38
   64088:	ldr	r4, [r3, r2, lsl #2]
   6408c:	ldr	r5, [r4, #16]
   64090:	ldr	r3, [r4, #24]
   64094:	str	r3, [sp, #320]	; 0x140
   64098:	ldr	r3, [fp, #12]
   6409c:	add	r2, sp, #328	; 0x148
   640a0:	strh	r3, [r2]
   640a4:	mov	r2, #0
   640a8:	strb	r2, [sp, #330]	; 0x14a
   640ac:	ldr	r3, [fp, #8]
   640b0:	add	r3, r3, r3, lsl #2
   640b4:	ldr	r1, [sp, #32]
   640b8:	add	r3, r1, r3, lsl #3
   640bc:	str	r3, [sp, #324]	; 0x144
   640c0:	add	r3, sp, #248	; 0xf8
   640c4:	str	r3, [sp, #4]
   640c8:	str	r2, [sp]
   640cc:	mov	r2, #0
   640d0:	mov	r3, #0
   640d4:	add	r1, sp, #320	; 0x140
   640d8:	mov	r0, r5
   640dc:	bl	4a904 <fputs@plt+0x3976c>
   640e0:	subs	r3, r0, #0
   640e4:	str	r3, [sp, #24]
   640e8:	bne	67130 <fputs@plt+0x55f98>
   640ec:	ldr	r3, [sp, #248]	; 0xf8
   640f0:	cmp	r3, #0
   640f4:	beq	64104 <fputs@plt+0x52f6c>
   640f8:	mov	r3, #0
   640fc:	str	r3, [r4, #56]	; 0x38
   64100:	b	63484 <fputs@plt+0x522ec>
   64104:	mov	r1, #4
   64108:	mov	r0, r5
   6410c:	bl	4b138 <fputs@plt+0x39fa0>
   64110:	cmp	r0, #0
   64114:	beq	640f8 <fputs@plt+0x52f60>
   64118:	mov	r3, r9
   6411c:	mov	r9, r8
   64120:	mov	r8, sl
   64124:	mov	sl, r3
   64128:	str	r0, [sp, #24]
   6412c:	b	67448 <fputs@plt+0x562b0>
   64130:	ldr	r2, [fp, #4]
   64134:	ldr	r3, [r9, #56]	; 0x38
   64138:	ldr	r4, [r3, r2, lsl #2]
   6413c:	ldr	r3, [r4, #16]
   64140:	ldrb	r3, [r3, #66]	; 0x42
   64144:	cmp	r3, #1
   64148:	bne	64280 <fputs@plt+0x530e8>
   6414c:	ldrb	r3, [r4, #2]
   64150:	cmp	r3, #0
   64154:	bne	64304 <fputs@plt+0x5316c>
   64158:	ldr	r5, [r4, #16]
   6415c:	mov	r0, r5
   64160:	bl	1e44c <fputs@plt+0xd2b4>
   64164:	ldr	r2, [r5, #16]
   64168:	add	r3, sp, #248	; 0xf8
   6416c:	mov	r1, #0
   64170:	strh	r1, [r3, #8]
   64174:	str	sl, [sp, #280]	; 0x118
   64178:	str	r1, [sp, #272]	; 0x110
   6417c:	str	r3, [sp]
   64180:	mov	r3, #1
   64184:	mov	r0, r5
   64188:	bl	4be60 <fputs@plt+0x3acc8>
   6418c:	subs	r3, r0, #0
   64190:	str	r3, [sp, #24]
   64194:	bne	67144 <fputs@plt+0x55fac>
   64198:	ldr	r0, [sp, #264]	; 0x108
   6419c:	ldrb	r3, [r0]
   641a0:	tst	r3, #128	; 0x80
   641a4:	streq	r3, [sp, #212]	; 0xd4
   641a8:	bne	642a8 <fputs@plt+0x53110>
   641ac:	ldr	r3, [sp, #212]	; 0xd4
   641b0:	cmp	r3, #2
   641b4:	bls	64224 <fputs@plt+0x5308c>
   641b8:	ldr	r2, [sp, #260]	; 0x104
   641bc:	cmp	r2, r3
   641c0:	blt	64224 <fputs@plt+0x5308c>
   641c4:	sub	r3, r3, #1
   641c8:	ldr	r2, [sp, #264]	; 0x108
   641cc:	add	r0, r2, r3
   641d0:	ldrb	r3, [r2, r3]
   641d4:	tst	r3, #128	; 0x80
   641d8:	streq	r3, [sp, #216]	; 0xd8
   641dc:	bne	642b4 <fputs@plt+0x5311c>
   641e0:	ldr	r1, [sp, #216]	; 0xd8
   641e4:	sub	r2, r1, #1
   641e8:	cmp	r1, #7
   641ec:	movne	r3, #0
   641f0:	moveq	r3, #1
   641f4:	cmp	r2, #8
   641f8:	orrhi	r3, r3, #1
   641fc:	cmp	r3, #0
   64200:	bne	64224 <fputs@plt+0x5308c>
   64204:	ldr	r3, [pc, #2880]	; 64d4c <fputs@plt+0x53bb4>
   64208:	add	r3, r3, r1
   6420c:	ldrb	r0, [r3, #852]	; 0x354
   64210:	ldr	r3, [sp, #260]	; 0x104
   64214:	ldr	r2, [sp, #212]	; 0xd4
   64218:	add	r2, r0, r2
   6421c:	cmp	r3, r2
   64220:	bcs	642c0 <fputs@plt+0x53128>
   64224:	add	r0, sp, #248	; 0xf8
   64228:	bl	21754 <fputs@plt+0x105bc>
   6422c:	ldr	r0, [pc, #2772]	; 64d08 <fputs@plt+0x53b70>
   64230:	bl	33174 <fputs@plt+0x21fdc>
   64234:	cmp	r0, #0
   64238:	bne	66f70 <fputs@plt+0x55dd8>
   6423c:	mov	r6, #0
   64240:	mov	r7, #0
   64244:	ldrb	r3, [fp]
   64248:	cmp	r3, #112	; 0x70
   6424c:	bne	642e8 <fputs@plt+0x53150>
   64250:	ldr	r2, [fp, #12]
   64254:	ldr	r3, [r9, #56]	; 0x38
   64258:	ldr	r3, [r3, r2, lsl #2]
   6425c:	mov	r2, #0
   64260:	strb	r2, [r3, #2]
   64264:	strd	r6, [r3, #40]	; 0x28
   64268:	mov	r2, #1
   6426c:	strb	r2, [r3, #3]
   64270:	ldr	r2, [fp, #16]
   64274:	str	r2, [r3, #52]	; 0x34
   64278:	str	r4, [r3, #48]	; 0x30
   6427c:	b	63484 <fputs@plt+0x522ec>
   64280:	mov	r0, r4
   64284:	bl	4b650 <fputs@plt+0x3a4b8>
   64288:	subs	r3, r0, #0
   6428c:	str	r3, [sp, #24]
   64290:	beq	6414c <fputs@plt+0x52fb4>
   64294:	mov	r3, r9
   64298:	mov	r9, r8
   6429c:	mov	r8, sl
   642a0:	mov	sl, r3
   642a4:	b	67448 <fputs@plt+0x562b0>
   642a8:	add	r1, sp, #212	; 0xd4
   642ac:	bl	14e1c <fputs@plt+0x3c84>
   642b0:	b	641ac <fputs@plt+0x53014>
   642b4:	add	r1, sp, #216	; 0xd8
   642b8:	bl	14e1c <fputs@plt+0x3c84>
   642bc:	b	641e0 <fputs@plt+0x53048>
   642c0:	sub	r3, r3, r0
   642c4:	add	r2, sp, #320	; 0x140
   642c8:	ldr	r0, [sp, #264]	; 0x108
   642cc:	add	r0, r0, r3
   642d0:	bl	1cb08 <fputs@plt+0xb970>
   642d4:	add	r3, sp, #320	; 0x140
   642d8:	ldrd	r6, [r3]
   642dc:	add	r0, sp, #248	; 0xf8
   642e0:	bl	21754 <fputs@plt+0x105bc>
   642e4:	b	64244 <fputs@plt+0x530ac>
   642e8:	mov	r1, fp
   642ec:	mov	r0, r9
   642f0:	bl	21bd8 <fputs@plt+0x10a40>
   642f4:	strd	r6, [r0]
   642f8:	mov	r3, #4
   642fc:	strh	r3, [r0, #8]
   64300:	b	63484 <fputs@plt+0x522ec>
   64304:	ldr	r0, [fp, #8]
   64308:	add	r0, r0, r0, lsl #2
   6430c:	ldr	r3, [sp, #32]
   64310:	add	r0, r3, r0, lsl #3
   64314:	bl	219f0 <fputs@plt+0x10858>
   64318:	mov	r3, #0
   6431c:	str	r3, [sp, #24]
   64320:	b	63484 <fputs@plt+0x522ec>
   64324:	ldr	r2, [fp, #4]
   64328:	ldr	r3, [r9, #56]	; 0x38
   6432c:	ldr	r2, [r3, r2, lsl #2]
   64330:	ldr	r1, [r2, #24]
   64334:	add	r3, sp, #504	; 0x1f8
   64338:	str	r1, [r3, #-256]!	; 0xffffff00
   6433c:	ldr	r1, [fp, #16]
   64340:	strh	r1, [r3, #8]
   64344:	ldrb	r3, [fp]
   64348:	cmp	r3, #115	; 0x73
   6434c:	mvnls	r3, #0
   64350:	movhi	r3, #0
   64354:	strb	r3, [sp, #258]	; 0x102
   64358:	ldr	r3, [fp, #12]
   6435c:	add	r3, r3, r3, lsl #2
   64360:	ldr	r1, [sp, #32]
   64364:	add	r3, r1, r3, lsl #3
   64368:	str	r3, [sp, #252]	; 0xfc
   6436c:	ldr	r4, [r2, #16]
   64370:	mov	r0, r4
   64374:	bl	1e44c <fputs@plt+0xd2b4>
   64378:	ldrd	r6, [r4, #16]
   6437c:	subs	r0, r6, #1
   64380:	sbc	r1, r7, #0
   64384:	mvn	r2, #-2147483647	; 0x80000001
   64388:	mov	r3, #0
   6438c:	cmp	r1, r3
   64390:	cmpeq	r0, r2
   64394:	bhi	643f4 <fputs@plt+0x5325c>
   64398:	mov	r1, #0
   6439c:	add	r3, sp, #328	; 0x148
   643a0:	strh	r1, [r3]
   643a4:	str	sl, [sp, #352]	; 0x160
   643a8:	str	r1, [sp, #344]	; 0x158
   643ac:	add	r3, sp, #320	; 0x140
   643b0:	str	r3, [sp]
   643b4:	mov	r3, #1
   643b8:	mov	r2, r6
   643bc:	mov	r0, r4
   643c0:	bl	4be60 <fputs@plt+0x3acc8>
   643c4:	subs	r3, r0, #0
   643c8:	str	r3, [sp, #24]
   643cc:	movne	r4, #0
   643d0:	bne	64404 <fputs@plt+0x5326c>
   643d4:	add	r2, sp, #248	; 0xf8
   643d8:	ldr	r1, [sp, #336]	; 0x150
   643dc:	ldr	r0, [sp, #332]	; 0x14c
   643e0:	bl	34714 <fputs@plt+0x2357c>
   643e4:	mov	r4, r0
   643e8:	add	r0, sp, #320	; 0x140
   643ec:	bl	21754 <fputs@plt+0x105bc>
   643f0:	b	64404 <fputs@plt+0x5326c>
   643f4:	ldr	r0, [pc, #2320]	; 64d0c <fputs@plt+0x53b74>
   643f8:	bl	33174 <fputs@plt+0x21fdc>
   643fc:	str	r0, [sp, #24]
   64400:	mov	r4, #0
   64404:	ldrb	r3, [fp]
   64408:	tst	r3, #1
   6440c:	rsbeq	r4, r4, #0
   64410:	addne	r4, r4, #1
   64414:	ldr	r3, [sp, #24]
   64418:	cmp	r3, #0
   6441c:	bne	67158 <fputs@plt+0x55fc0>
   64420:	cmp	r4, #0
   64424:	bgt	63470 <fputs@plt+0x522d8>
   64428:	b	63484 <fputs@plt+0x522ec>
   6442c:	mov	r1, fp
   64430:	mov	r0, r9
   64434:	bl	21bd8 <fputs@plt+0x10a40>
   64438:	mov	r7, r0
   6443c:	mov	r3, #1
   64440:	strh	r3, [r0, #8]
   64444:	ldr	r3, [sl, #168]	; 0xa8
   64448:	add	r3, r3, #1
   6444c:	ldr	r2, [sl, #156]	; 0x9c
   64450:	cmp	r2, r3
   64454:	bgt	644d4 <fputs@plt+0x5333c>
   64458:	ldr	r3, [fp, #12]
   6445c:	str	r3, [sp, #64]	; 0x40
   64460:	lsl	r3, r3, #4
   64464:	mov	r2, r3
   64468:	str	r3, [sp, #80]	; 0x50
   6446c:	ldr	r3, [sl, #16]
   64470:	add	r3, r3, r2
   64474:	ldr	r4, [r3, #4]
   64478:	ldr	r6, [fp, #4]
   6447c:	ldr	r3, [r4, #4]
   64480:	ldr	r2, [r4]
   64484:	str	r2, [r3, #4]
   64488:	mov	r3, #0
   6448c:	str	r3, [sp, #216]	; 0xd8
   64490:	ldr	r5, [r4, #4]
   64494:	ldr	r3, [r5, #8]
   64498:	cmp	r3, #0
   6449c:	beq	644f8 <fputs@plt+0x53360>
   644a0:	mov	r5, r0
   644a4:	mov	r3, r9
   644a8:	mov	r9, r8
   644ac:	mov	r8, sl
   644b0:	mov	sl, r3
   644b4:	ldr	r3, [pc, #2132]	; 64d10 <fputs@plt+0x53b78>
   644b8:	str	r3, [sp, #24]
   644bc:	mov	r3, #4
   644c0:	strh	r3, [r5, #8]
   644c4:	mov	r2, #0
   644c8:	mov	r3, #0
   644cc:	strd	r2, [r5]
   644d0:	b	67448 <fputs@plt+0x562b0>
   644d4:	mov	r3, r9
   644d8:	mov	r9, r8
   644dc:	mov	r8, sl
   644e0:	mov	sl, r3
   644e4:	mov	r3, #2
   644e8:	strb	r3, [sl, #86]	; 0x56
   644ec:	mov	r3, #6
   644f0:	str	r3, [sp, #24]
   644f4:	b	67448 <fputs@plt+0x562b0>
   644f8:	cmp	r6, #1
   644fc:	bls	6453c <fputs@plt+0x533a4>
   64500:	mov	r3, #0
   64504:	add	r2, sp, #216	; 0xd8
   64508:	mov	r1, r6
   6450c:	mov	r0, r5
   64510:	bl	4456c <fputs@plt+0x333d4>
   64514:	str	r0, [sp, #24]
   64518:	str	r0, [sp, #212]	; 0xd4
   6451c:	cmp	r0, #0
   64520:	beq	6457c <fputs@plt+0x533e4>
   64524:	mov	r5, r7
   64528:	mov	r3, r9
   6452c:	mov	r9, r8
   64530:	mov	r8, sl
   64534:	mov	sl, r3
   64538:	b	644bc <fputs@plt+0x53324>
   6453c:	ldr	r0, [pc, #2000]	; 64d14 <fputs@plt+0x53b7c>
   64540:	bl	33174 <fputs@plt+0x21fdc>
   64544:	str	r0, [sp, #24]
   64548:	mov	r3, #4
   6454c:	strh	r3, [r7, #8]
   64550:	mov	r2, #0
   64554:	mov	r3, #0
   64558:	strd	r2, [r7]
   6455c:	ldr	r3, [sp, #24]
   64560:	cmp	r3, #0
   64564:	beq	63484 <fputs@plt+0x522ec>
   64568:	mov	r3, r9
   6456c:	mov	r9, r8
   64570:	mov	r8, sl
   64574:	mov	sl, r3
   64578:	b	67448 <fputs@plt+0x562b0>
   6457c:	mov	r2, #0
   64580:	mov	r1, r6
   64584:	mov	r0, r4
   64588:	bl	4a2e8 <fputs@plt+0x39150>
   6458c:	str	r0, [sp, #212]	; 0xd4
   64590:	cmp	r0, #0
   64594:	bne	6466c <fputs@plt+0x534d4>
   64598:	ldrb	r3, [r5, #17]
   6459c:	cmp	r3, #0
   645a0:	beq	64748 <fputs@plt+0x535b0>
   645a4:	add	r2, sp, #248	; 0xf8
   645a8:	mov	r1, #4
   645ac:	mov	r0, r4
   645b0:	bl	1f59c <fputs@plt+0xe404>
   645b4:	ldr	r3, [sp, #248]	; 0xf8
   645b8:	cmp	r6, r3
   645bc:	beq	64680 <fputs@plt+0x534e8>
   645c0:	ldr	r0, [sp, #216]	; 0xd8
   645c4:	bl	44c90 <fputs@plt+0x33af8>
   645c8:	mov	r3, #0
   645cc:	add	r2, sp, #320	; 0x140
   645d0:	ldr	r1, [sp, #248]	; 0xf8
   645d4:	mov	r0, r5
   645d8:	bl	4456c <fputs@plt+0x333d4>
   645dc:	mov	r3, r0
   645e0:	str	r0, [sp, #24]
   645e4:	str	r0, [sp, #212]	; 0xd4
   645e8:	cmp	r0, #0
   645ec:	bne	64548 <fputs@plt+0x533b0>
   645f0:	str	r0, [sp, #4]
   645f4:	str	r6, [sp]
   645f8:	mov	r2, #1
   645fc:	ldr	r1, [sp, #320]	; 0x140
   64600:	mov	r0, r5
   64604:	bl	4722c <fputs@plt+0x36094>
   64608:	str	r0, [sp, #212]	; 0xd4
   6460c:	ldr	r0, [sp, #320]	; 0x140
   64610:	bl	44c90 <fputs@plt+0x33af8>
   64614:	ldr	r3, [sp, #212]	; 0xd4
   64618:	str	r3, [sp, #24]
   6461c:	cmp	r3, #0
   64620:	bne	64548 <fputs@plt+0x533b0>
   64624:	add	r2, sp, #504	; 0x1f8
   64628:	str	r3, [r2, #-184]!	; 0xffffff48
   6462c:	ldr	r1, [sp, #248]	; 0xf8
   64630:	mov	r0, r5
   64634:	bl	4456c <fputs@plt+0x333d4>
   64638:	add	r1, sp, #504	; 0x1f8
   6463c:	str	r0, [r1, #-292]!	; 0xfffffedc
   64640:	ldr	r0, [sp, #320]	; 0x140
   64644:	bl	47d28 <fputs@plt+0x36b90>
   64648:	ldr	r0, [sp, #320]	; 0x140
   6464c:	bl	44c90 <fputs@plt+0x33af8>
   64650:	ldr	r3, [sp, #212]	; 0xd4
   64654:	str	r3, [sp, #24]
   64658:	cmp	r3, #0
   6465c:	bne	64548 <fputs@plt+0x533b0>
   64660:	ldr	r3, [sp, #248]	; 0xf8
   64664:	str	r3, [sp, #24]
   64668:	b	646a4 <fputs@plt+0x5350c>
   6466c:	ldr	r0, [sp, #216]	; 0xd8
   64670:	bl	44c90 <fputs@plt+0x33af8>
   64674:	ldr	r3, [sp, #212]	; 0xd4
   64678:	str	r3, [sp, #24]
   6467c:	b	64548 <fputs@plt+0x533b0>
   64680:	add	r1, sp, #212	; 0xd4
   64684:	ldr	r0, [sp, #216]	; 0xd8
   64688:	bl	47d28 <fputs@plt+0x36b90>
   6468c:	ldr	r0, [sp, #216]	; 0xd8
   64690:	bl	44c90 <fputs@plt+0x33af8>
   64694:	ldr	r3, [sp, #212]	; 0xd4
   64698:	str	r3, [sp, #24]
   6469c:	cmp	r3, #0
   646a0:	bne	64548 <fputs@plt+0x533b0>
   646a4:	ldr	r3, [sp, #248]	; 0xf8
   646a8:	sub	r3, r3, #1
   646ac:	str	r3, [sp, #248]	; 0xf8
   646b0:	ldr	r1, [r5, #32]
   646b4:	ldr	r3, [pc, #1652]	; 64d30 <fputs@plt+0x53b98>
   646b8:	ldr	r0, [r3, #608]	; 0x260
   646bc:	bl	7db00 <fputs@plt+0x6c968>
   646c0:	add	r3, r0, #1
   646c4:	str	r3, [sp, #96]	; 0x60
   646c8:	b	646e8 <fputs@plt+0x53550>
   646cc:	mov	r1, r6
   646d0:	mov	r0, r5
   646d4:	bl	16a54 <fputs@plt+0x58bc>
   646d8:	cmp	r6, r0
   646dc:	bne	646fc <fputs@plt+0x53564>
   646e0:	sub	r6, r6, #1
   646e4:	str	r6, [sp, #248]	; 0xf8
   646e8:	ldr	r6, [sp, #248]	; 0xf8
   646ec:	ldr	r3, [sp, #96]	; 0x60
   646f0:	cmp	r6, r3
   646f4:	bne	646cc <fputs@plt+0x53534>
   646f8:	b	646e0 <fputs@plt+0x53548>
   646fc:	mov	r2, r6
   64700:	mov	r1, #4
   64704:	mov	r0, r4
   64708:	bl	46680 <fputs@plt+0x354e8>
   6470c:	str	r0, [sp, #212]	; 0xd4
   64710:	mov	r1, r0
   64714:	mov	r3, #4
   64718:	strh	r3, [r7, #8]
   6471c:	ldr	r2, [sp, #24]
   64720:	asr	r3, r2, #31
   64724:	strd	r2, [r7]
   64728:	cmp	r0, #0
   6472c:	beq	64794 <fputs@plt+0x535fc>
   64730:	mov	r3, r9
   64734:	mov	r9, r8
   64738:	mov	r8, sl
   6473c:	mov	sl, r3
   64740:	str	r1, [sp, #24]
   64744:	b	67448 <fputs@plt+0x562b0>
   64748:	add	r1, sp, #212	; 0xd4
   6474c:	ldr	r0, [sp, #216]	; 0xd8
   64750:	bl	47d28 <fputs@plt+0x36b90>
   64754:	ldr	r0, [sp, #216]	; 0xd8
   64758:	bl	44c90 <fputs@plt+0x33af8>
   6475c:	ldr	r1, [sp, #212]	; 0xd4
   64760:	mov	r3, #4
   64764:	strh	r3, [r7, #8]
   64768:	mov	r2, #0
   6476c:	mov	r3, #0
   64770:	strd	r2, [r7]
   64774:	cmp	r1, #0
   64778:	streq	r1, [sp, #24]
   6477c:	beq	63484 <fputs@plt+0x522ec>
   64780:	mov	r3, r9
   64784:	mov	r9, r8
   64788:	mov	r8, sl
   6478c:	mov	sl, r3
   64790:	b	64740 <fputs@plt+0x535a8>
   64794:	ldr	r3, [sp, #24]
   64798:	cmp	r3, #0
   6479c:	beq	63484 <fputs@plt+0x522ec>
   647a0:	ldr	r1, [fp, #4]
   647a4:	ldr	r3, [sl, #16]
   647a8:	ldr	r2, [sp, #80]	; 0x50
   647ac:	add	ip, r3, r2
   647b0:	ldr	r3, [ip, #12]
   647b4:	ldr	r3, [r3, #16]
   647b8:	cmp	r3, #0
   647bc:	beq	647e0 <fputs@plt+0x53648>
   647c0:	ldr	r4, [sp, #24]
   647c4:	ldr	r2, [r3, #8]
   647c8:	ldr	lr, [r2, #28]
   647cc:	cmp	lr, r4
   647d0:	streq	r1, [r2, #28]
   647d4:	ldr	r3, [r3]
   647d8:	cmp	r3, #0
   647dc:	bne	647c4 <fputs@plt+0x5362c>
   647e0:	ldr	r3, [ip, #12]
   647e4:	ldr	r3, [r3, #32]
   647e8:	cmp	r3, #0
   647ec:	beq	64810 <fputs@plt+0x53678>
   647f0:	ldr	lr, [sp, #24]
   647f4:	ldr	r2, [r3, #8]
   647f8:	ldr	ip, [r2, #44]	; 0x2c
   647fc:	cmp	ip, lr
   64800:	streq	r1, [r2, #44]	; 0x2c
   64804:	ldr	r3, [r3]
   64808:	cmp	r3, #0
   6480c:	bne	647f4 <fputs@plt+0x5365c>
   64810:	ldr	r3, [sp, #64]	; 0x40
   64814:	add	r3, r3, #1
   64818:	uxtb	r3, r3
   6481c:	str	r3, [sp, #52]	; 0x34
   64820:	str	r0, [sp, #24]
   64824:	b	63484 <fputs@plt+0x522ec>
   64828:	mov	r3, #0
   6482c:	str	r3, [sp, #320]	; 0x140
   64830:	ldr	r2, [fp, #8]
   64834:	ldr	r3, [sl, #16]
   64838:	add	r3, r3, r2, lsl #4
   6483c:	ldr	r0, [r3, #4]
   64840:	ldr	r1, [fp, #4]
   64844:	ldr	r3, [fp, #12]
   64848:	cmp	r3, #0
   6484c:	moveq	r2, #0
   64850:	addne	r2, sp, #320	; 0x140
   64854:	bl	4a2e8 <fputs@plt+0x39150>
   64858:	str	r0, [sp, #24]
   6485c:	ldr	r3, [fp, #12]
   64860:	cmp	r3, #0
   64864:	beq	648a0 <fputs@plt+0x53708>
   64868:	ldr	r1, [sp, #320]	; 0x140
   6486c:	ldr	r3, [r9, #92]	; 0x5c
   64870:	add	r3, r3, r1
   64874:	str	r3, [r9, #92]	; 0x5c
   64878:	ldr	r3, [fp, #12]
   6487c:	cmp	r3, #0
   64880:	ble	648a0 <fputs@plt+0x53708>
   64884:	add	r3, r3, r3, lsl #2
   64888:	lsl	r0, r3, #3
   6488c:	ldr	ip, [sp, #32]
   64890:	ldrd	r2, [ip, r0]
   64894:	adds	r4, r2, r1
   64898:	adc	r5, r3, r1, asr #31
   6489c:	strd	r4, [ip, r0]
   648a0:	ldr	r3, [sp, #24]
   648a4:	cmp	r3, #0
   648a8:	beq	63484 <fputs@plt+0x522ec>
   648ac:	mov	r3, r9
   648b0:	mov	r9, r8
   648b4:	mov	r8, sl
   648b8:	mov	sl, r3
   648bc:	b	67448 <fputs@plt+0x562b0>
   648c0:	ldr	r2, [fp, #4]
   648c4:	ldr	r3, [r9, #56]	; 0x38
   648c8:	ldr	r3, [r3, r2, lsl #2]
   648cc:	ldrb	r2, [r3]
   648d0:	cmp	r2, #1
   648d4:	beq	6490c <fputs@plt+0x53774>
   648d8:	ldr	r3, [r3, #16]
   648dc:	mov	r2, #0
   648e0:	ldr	r1, [r3, #52]	; 0x34
   648e4:	ldr	r0, [r3]
   648e8:	bl	4a2e8 <fputs@plt+0x39150>
   648ec:	subs	r3, r0, #0
   648f0:	str	r3, [sp, #24]
   648f4:	beq	63484 <fputs@plt+0x522ec>
   648f8:	mov	r3, r9
   648fc:	mov	r9, r8
   64900:	mov	r8, sl
   64904:	mov	sl, r3
   64908:	b	67448 <fputs@plt+0x562b0>
   6490c:	ldr	r1, [r3, #16]
   64910:	mov	r0, sl
   64914:	bl	22f64 <fputs@plt+0x11dcc>
   64918:	b	63484 <fputs@plt+0x522ec>
   6491c:	mov	r1, fp
   64920:	mov	r0, r9
   64924:	bl	21bd8 <fputs@plt+0x10a40>
   64928:	mov	r4, r0
   6492c:	add	r1, sp, #504	; 0x1f8
   64930:	mov	r3, #0
   64934:	str	r3, [r1, #-184]!	; 0xffffff48
   64938:	ldr	r2, [fp, #4]
   6493c:	ldr	r3, [sl, #16]
   64940:	add	r3, r3, r2, lsl #4
   64944:	ldrb	r2, [fp]
   64948:	ldr	r0, [r3, #4]
   6494c:	ldr	r3, [r0, #4]
   64950:	ldr	ip, [r0]
   64954:	str	ip, [r3, #4]
   64958:	cmp	r2, #122	; 0x7a
   6495c:	moveq	r2, #1
   64960:	movne	r2, #2
   64964:	bl	4a354 <fputs@plt+0x391bc>
   64968:	subs	r3, r0, #0
   6496c:	str	r3, [sp, #24]
   64970:	bne	6716c <fputs@plt+0x55fd4>
   64974:	ldr	r2, [sp, #320]	; 0x140
   64978:	asr	r3, r2, #31
   6497c:	strd	r2, [r4]
   64980:	b	63484 <fputs@plt+0x522ec>
   64984:	ldr	r1, [fp, #4]
   64988:	str	sl, [sp, #320]	; 0x140
   6498c:	str	r1, [sp, #328]	; 0x148
   64990:	add	r3, r9, #44	; 0x2c
   64994:	str	r3, [sp, #324]	; 0x144
   64998:	ldr	r3, [sl, #16]
   6499c:	ldr	r2, [r3, r1, lsl #4]
   649a0:	ldr	r3, [fp, #16]
   649a4:	str	r3, [sp]
   649a8:	ldr	r3, [pc, #872]	; 64d18 <fputs@plt+0x53b80>
   649ac:	ldr	r0, [pc, #872]	; 64d1c <fputs@plt+0x53b84>
   649b0:	cmp	r1, #1
   649b4:	moveq	r3, r0
   649b8:	ldr	r1, [pc, #864]	; 64d20 <fputs@plt+0x53b88>
   649bc:	mov	r0, sl
   649c0:	bl	3db1c <fputs@plt+0x2c984>
   649c4:	subs	r4, r0, #0
   649c8:	beq	67dbc <fputs@plt+0x56c24>
   649cc:	mov	r3, #1
   649d0:	strb	r3, [sl, #149]	; 0x95
   649d4:	mov	r3, #0
   649d8:	str	r3, [sp, #332]	; 0x14c
   649dc:	str	r3, [sp]
   649e0:	add	r3, sp, #320	; 0x140
   649e4:	ldr	r2, [pc, #824]	; 64d24 <fputs@plt+0x53b8c>
   649e8:	mov	r1, r4
   649ec:	mov	r0, sl
   649f0:	bl	68ba4 <fputs@plt+0x57a0c>
   649f4:	subs	r3, r0, #0
   649f8:	str	r3, [sp, #24]
   649fc:	bne	67d80 <fputs@plt+0x56be8>
   64a00:	ldr	r3, [sp, #332]	; 0x14c
   64a04:	mov	r5, r3
   64a08:	str	r3, [sp, #24]
   64a0c:	mov	r1, r4
   64a10:	mov	r0, sl
   64a14:	bl	1fc00 <fputs@plt+0xea68>
   64a18:	mov	r3, #0
   64a1c:	strb	r3, [sl, #149]	; 0x95
   64a20:	cmp	r5, #0
   64a24:	beq	63484 <fputs@plt+0x522ec>
   64a28:	mov	r3, r9
   64a2c:	mov	r9, r8
   64a30:	mov	r8, sl
   64a34:	mov	sl, r3
   64a38:	b	67da4 <fputs@plt+0x56c0c>
   64a3c:	ldr	r1, [fp, #4]
   64a40:	mov	r0, sl
   64a44:	bl	68f78 <fputs@plt+0x57de0>
   64a48:	subs	r3, r0, #0
   64a4c:	str	r3, [sp, #24]
   64a50:	beq	63484 <fputs@plt+0x522ec>
   64a54:	mov	r3, r9
   64a58:	mov	r9, r8
   64a5c:	mov	r8, sl
   64a60:	mov	sl, r3
   64a64:	b	67448 <fputs@plt+0x562b0>
   64a68:	ldr	r2, [fp, #4]
   64a6c:	ldr	r3, [sl, #16]
   64a70:	add	r3, r3, r2, lsl #4
   64a74:	ldr	r0, [r3, #12]
   64a78:	mov	r2, #0
   64a7c:	ldr	r1, [fp, #16]
   64a80:	add	r0, r0, #8
   64a84:	bl	23680 <fputs@plt+0x124e8>
   64a88:	mov	r1, r0
   64a8c:	mov	r0, sl
   64a90:	bl	23874 <fputs@plt+0x126dc>
   64a94:	ldr	r3, [sl, #24]
   64a98:	orr	r3, r3, #2
   64a9c:	str	r3, [sl, #24]
   64aa0:	b	63484 <fputs@plt+0x522ec>
   64aa4:	ldr	r2, [fp, #4]
   64aa8:	ldr	r3, [sl, #16]
   64aac:	add	r3, r3, r2, lsl #4
   64ab0:	ldr	r0, [r3, #12]
   64ab4:	mov	r2, #0
   64ab8:	ldr	r1, [fp, #16]
   64abc:	add	r0, r0, #24
   64ac0:	bl	23680 <fputs@plt+0x124e8>
   64ac4:	subs	r1, r0, #0
   64ac8:	beq	67e00 <fputs@plt+0x56c68>
   64acc:	ldr	r3, [r1, #12]
   64ad0:	ldr	r2, [r3, #8]
   64ad4:	cmp	r1, r2
   64ad8:	beq	64b10 <fputs@plt+0x53978>
   64adc:	cmp	r2, #0
   64ae0:	beq	67df8 <fputs@plt+0x56c60>
   64ae4:	ldr	r3, [r2, #20]
   64ae8:	cmp	r1, r3
   64aec:	moveq	r3, r2
   64af0:	beq	67df0 <fputs@plt+0x56c58>
   64af4:	cmp	r3, #0
   64af8:	beq	67df8 <fputs@plt+0x56c60>
   64afc:	ldr	r2, [r3, #20]
   64b00:	cmp	r1, r2
   64b04:	beq	67df0 <fputs@plt+0x56c58>
   64b08:	mov	r3, r2
   64b0c:	b	64af4 <fputs@plt+0x5395c>
   64b10:	ldr	r2, [r1, #20]
   64b14:	str	r2, [r3, #8]
   64b18:	b	67df8 <fputs@plt+0x56c60>
   64b1c:	ldr	r2, [fp, #4]
   64b20:	ldr	r3, [sl, #16]
   64b24:	add	r3, r3, r2, lsl #4
   64b28:	ldr	r0, [r3, #12]
   64b2c:	mov	r2, #0
   64b30:	ldr	r1, [fp, #16]
   64b34:	add	r0, r0, #40	; 0x28
   64b38:	bl	23680 <fputs@plt+0x124e8>
   64b3c:	subs	r4, r0, #0
   64b40:	beq	63484 <fputs@plt+0x522ec>
   64b44:	ldr	r0, [r4, #20]
   64b48:	ldr	r3, [r4, #24]
   64b4c:	cmp	r0, r3
   64b50:	beq	64b70 <fputs@plt+0x539d8>
   64b54:	mov	r1, r4
   64b58:	mov	r0, sl
   64b5c:	bl	247ac <fputs@plt+0x13614>
   64b60:	ldr	r3, [sl, #24]
   64b64:	orr	r3, r3, #2
   64b68:	str	r3, [sl, #24]
   64b6c:	b	63484 <fputs@plt+0x522ec>
   64b70:	ldr	r1, [r4, #4]
   64b74:	add	r0, r0, #8
   64b78:	bl	1549c <fputs@plt+0x4304>
   64b7c:	ldr	r3, [r0, #60]	; 0x3c
   64b80:	cmp	r4, r3
   64b84:	addeq	r3, r0, #60	; 0x3c
   64b88:	moveq	r2, r4
   64b8c:	bne	64b98 <fputs@plt+0x53a00>
   64b90:	b	64ba8 <fputs@plt+0x53a10>
   64b94:	mov	r3, r2
   64b98:	ldr	r2, [r3, #32]
   64b9c:	cmp	r2, r4
   64ba0:	bne	64b94 <fputs@plt+0x539fc>
   64ba4:	add	r3, r3, #32
   64ba8:	ldr	r2, [r2, #32]
   64bac:	str	r2, [r3]
   64bb0:	b	64b54 <fputs@plt+0x539bc>
   64bb4:	ldr	r7, [fp, #8]
   64bb8:	ldr	r4, [fp, #16]
   64bbc:	ldr	r3, [fp, #12]
   64bc0:	add	r3, r3, r3, lsl #2
   64bc4:	ldr	r0, [sp, #32]
   64bc8:	add	r2, r0, r3, lsl #3
   64bcc:	str	r2, [sp, #80]	; 0x50
   64bd0:	ldr	r2, [fp, #4]
   64bd4:	add	r2, r2, r2, lsl #2
   64bd8:	add	r2, r0, r2, lsl #3
   64bdc:	str	r2, [sp, #64]	; 0x40
   64be0:	ldrb	r1, [fp, #3]
   64be4:	ldr	r2, [sl, #16]
   64be8:	add	r2, r2, r1, lsl #4
   64bec:	ldr	r2, [r2, #4]
   64bf0:	ldr	r3, [r0, r3, lsl #3]
   64bf4:	ldr	r5, [r2, #4]
   64bf8:	ldr	r1, [r5, #4]
   64bfc:	ldr	r1, [r1, #24]
   64c00:	str	r1, [sp, #96]	; 0x60
   64c04:	ldr	r2, [r2]
   64c08:	str	r2, [r5, #4]
   64c0c:	str	r5, [sp, #248]	; 0xf8
   64c10:	ldr	r2, [r5]
   64c14:	str	r2, [sp, #252]	; 0xfc
   64c18:	ldr	r0, [r5, #44]	; 0x2c
   64c1c:	str	r0, [sp, #260]	; 0x104
   64c20:	str	r3, [sp, #264]	; 0x108
   64c24:	mov	r3, #0
   64c28:	str	r3, [sp, #268]	; 0x10c
   64c2c:	str	r3, [sp, #272]	; 0x110
   64c30:	str	r3, [sp, #276]	; 0x114
   64c34:	str	r3, [sp, #280]	; 0x118
   64c38:	str	r3, [sp, #284]	; 0x11c
   64c3c:	str	r3, [sp, #256]	; 0x100
   64c40:	str	r3, [sp, #316]	; 0x13c
   64c44:	add	r2, sp, #320	; 0x140
   64c48:	str	r2, [sp, #292]	; 0x124
   64c4c:	str	r2, [sp, #296]	; 0x128
   64c50:	str	r3, [sp, #288]	; 0x120
   64c54:	str	r3, [sp, #300]	; 0x12c
   64c58:	mov	r2, #100	; 0x64
   64c5c:	str	r2, [sp, #304]	; 0x130
   64c60:	ldr	r2, [pc, #192]	; 64d28 <fputs@plt+0x53b90>
   64c64:	str	r2, [sp, #308]	; 0x134
   64c68:	strb	r3, [sp, #312]	; 0x138
   64c6c:	mov	r3, #1
   64c70:	strb	r3, [sp, #313]	; 0x139
   64c74:	cmp	r0, #0
   64c78:	bne	64d54 <fputs@plt+0x53bbc>
   64c7c:	ldr	r0, [sp, #316]	; 0x13c
   64c80:	bl	21d34 <fputs@plt+0x10b9c>
   64c84:	ldr	r0, [sp, #256]	; 0x100
   64c88:	bl	1fb70 <fputs@plt+0xe9d8>
   64c8c:	ldr	r3, [sp, #272]	; 0x110
   64c90:	cmp	r3, #0
   64c94:	bne	64f8c <fputs@plt+0x53df4>
   64c98:	ldr	r4, [sp, #268]	; 0x10c
   64c9c:	cmp	r4, #0
   64ca0:	beq	64fa4 <fputs@plt+0x53e0c>
   64ca4:	add	r0, sp, #288	; 0x120
   64ca8:	bl	1d47c <fputs@plt+0xc2e4>
   64cac:	mov	r5, r0
   64cb0:	ldr	r1, [sp, #80]	; 0x50
   64cb4:	ldrd	r2, [r1]
   64cb8:	subs	r6, r2, r4
   64cbc:	sbc	r7, r3, r4, asr #31
   64cc0:	strd	r6, [r1]
   64cc4:	ldr	r0, [sp, #64]	; 0x40
   64cc8:	bl	219f0 <fputs@plt+0x10858>
   64ccc:	cmp	r5, #0
   64cd0:	beq	676d8 <fputs@plt+0x56540>
   64cd4:	ldr	r3, [pc, #80]	; 64d2c <fputs@plt+0x53b94>
   64cd8:	str	r3, [sp]
   64cdc:	mov	r3, #1
   64ce0:	mvn	r2, #0
   64ce4:	mov	r1, r5
   64ce8:	ldr	r0, [sp, #64]	; 0x40
   64cec:	bl	29684 <fputs@plt+0x184ec>
   64cf0:	ldr	r1, [sp, #40]	; 0x28
   64cf4:	ldr	r0, [sp, #64]	; 0x40
   64cf8:	bl	2aa84 <fputs@plt+0x198ec>
   64cfc:	b	63484 <fputs@plt+0x522ec>
   64d00:	andeq	lr, r7, r0, lsr #29
   64d04:	ldrdeq	lr, [r9], -r8
   64d08:			; <UNDEFINED> instruction: 0x00011ab4
   64d0c:	ldrdeq	r1, [r1], -r6
   64d10:	andeq	r0, r0, r6, lsl #2
   64d14:	andeq	pc, r0, r7, ror fp	; <UNPREDICTABLE>
   64d18:	andeq	r6, r8, r0, ror #13
   64d1c:	andeq	r6, r8, ip, asr #13
   64d20:	andeq	r6, r8, ip, asr r8
   64d24:	andeq	r9, r7, ip, lsr r7
   64d28:	blcc	fe717530 <stderr@@GLIBC_2.4+0xfe67c7c0>
   64d2c:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   64d30:	andeq	sl, r9, r8, lsr r1
   64d34:	muleq	r8, ip, r8
   64d38:	andeq	r6, r8, ip, lsr #17
   64d3c:	andeq	r6, r8, r4, asr #17
   64d40:	andeq	r6, r8, r8, ror #17
   64d44:	andeq	r4, r8, ip, asr pc
   64d48:	andeq	lr, r7, r0, lsr #29
   64d4c:			; <UNDEFINED> instruction: 0x000813b0
   64d50:	andeq	r0, r0, r2, lsl #20
   64d54:	lsr	r0, r0, #3
   64d58:	add	r0, r0, r3
   64d5c:	mov	r1, #0
   64d60:	bl	1c2dc <fputs@plt+0xb144>
   64d64:	str	r0, [sp, #256]	; 0x100
   64d68:	cmp	r0, #0
   64d6c:	moveq	r3, #1
   64d70:	streq	r3, [sp, #272]	; 0x110
   64d74:	beq	64c7c <fputs@plt+0x53ae4>
   64d78:	ldr	r0, [r5, #32]
   64d7c:	bl	1f914 <fputs@plt+0xe77c>
   64d80:	str	r0, [sp, #316]	; 0x13c
   64d84:	cmp	r0, #0
   64d88:	moveq	r3, #1
   64d8c:	streq	r3, [sp, #272]	; 0x110
   64d90:	beq	64c7c <fputs@plt+0x53ae4>
   64d94:	ldr	r1, [r5, #32]
   64d98:	ldr	r3, [pc, #-112]	; 64d30 <fputs@plt+0x53b98>
   64d9c:	ldr	r0, [r3, #608]	; 0x260
   64da0:	bl	7db00 <fputs@plt+0x6c968>
   64da4:	add	r0, r0, #1
   64da8:	ldr	r3, [sp, #260]	; 0x104
   64dac:	cmp	r0, r3
   64db0:	bls	64e18 <fputs@plt+0x53c80>
   64db4:	ldr	r3, [pc, #-136]	; 64d34 <fputs@plt+0x53b9c>
   64db8:	str	r3, [sp, #276]	; 0x114
   64dbc:	ldr	r3, [r5, #12]
   64dc0:	ldr	r3, [r3, #56]	; 0x38
   64dc4:	ldr	r2, [r3, #32]
   64dc8:	ldr	r3, [r3, #36]	; 0x24
   64dcc:	rev	r3, r3
   64dd0:	rev	r2, r2
   64dd4:	mov	r1, #1
   64dd8:	add	r0, sp, #248	; 0xf8
   64ddc:	bl	44a60 <fputs@plt+0x338c8>
   64de0:	mov	r3, #0
   64de4:	str	r3, [sp, #276]	; 0x114
   64de8:	ldr	r2, [r5, #4]
   64dec:	ldr	r3, [r2, #24]
   64df0:	bic	r3, r3, #268435456	; 0x10000000
   64df4:	str	r3, [r2, #24]
   64df8:	cmp	r7, #0
   64dfc:	ble	64ea4 <fputs@plt+0x53d0c>
   64e00:	ldr	r3, [sp, #264]	; 0x108
   64e04:	cmp	r3, #0
   64e08:	beq	64ea4 <fputs@plt+0x53d0c>
   64e0c:	mov	r6, #0
   64e10:	str	fp, [sp, #104]	; 0x68
   64e14:	b	64e6c <fputs@plt+0x53cd4>
   64e18:	ldr	r2, [sp, #256]	; 0x100
   64e1c:	and	r1, r0, #7
   64e20:	ldrb	r3, [r2, r0, lsr #3]
   64e24:	mov	ip, #1
   64e28:	orr	r3, r3, ip, lsl r1
   64e2c:	strb	r3, [r2, r0, lsr #3]
   64e30:	b	64db4 <fputs@plt+0x53c1c>
   64e34:	ldr	r1, [fp]
   64e38:	mvn	r2, #0
   64e3c:	mvn	r3, #-2147483648	; 0x80000000
   64e40:	strd	r2, [sp]
   64e44:	add	r2, sp, #216	; 0xd8
   64e48:	add	r0, sp, #248	; 0xf8
   64e4c:	bl	450bc <fputs@plt+0x33f24>
   64e50:	add	r6, r6, #1
   64e54:	cmp	r6, r7
   64e58:	beq	64ed0 <fputs@plt+0x53d38>
   64e5c:	add	r4, r4, #4
   64e60:	ldr	r3, [sp, #264]	; 0x108
   64e64:	cmp	r3, #0
   64e68:	beq	64ea0 <fputs@plt+0x53d08>
   64e6c:	mov	fp, r4
   64e70:	ldr	r1, [r4]
   64e74:	cmp	r1, #0
   64e78:	beq	64e50 <fputs@plt+0x53cb8>
   64e7c:	ldrb	r3, [r5, #17]
   64e80:	cmp	r3, #0
   64e84:	cmpne	r1, #1
   64e88:	ble	64e34 <fputs@plt+0x53c9c>
   64e8c:	mov	r3, #0
   64e90:	mov	r2, #1
   64e94:	add	r0, sp, #248	; 0xf8
   64e98:	bl	449b4 <fputs@plt+0x3381c>
   64e9c:	b	64e34 <fputs@plt+0x53c9c>
   64ea0:	ldr	fp, [sp, #104]	; 0x68
   64ea4:	ldr	r3, [r5, #4]
   64ea8:	ldr	r2, [sp, #96]	; 0x60
   64eac:	str	r2, [r3, #24]
   64eb0:	ldr	r3, [sp, #260]	; 0x104
   64eb4:	cmp	r3, #0
   64eb8:	beq	64c7c <fputs@plt+0x53ae4>
   64ebc:	ldr	r3, [sp, #264]	; 0x108
   64ec0:	cmp	r3, #0
   64ec4:	beq	64c7c <fputs@plt+0x53ae4>
   64ec8:	mov	r4, #1
   64ecc:	b	64f14 <fputs@plt+0x53d7c>
   64ed0:	ldr	fp, [sp, #104]	; 0x68
   64ed4:	b	64ea4 <fputs@plt+0x53d0c>
   64ed8:	mov	r2, r4
   64edc:	ldr	r1, [pc, #-428]	; 64d38 <fputs@plt+0x53ba0>
   64ee0:	add	r0, sp, #248	; 0xf8
   64ee4:	bl	3f580 <fputs@plt+0x2e3e8>
   64ee8:	ldr	r3, [sp, #256]	; 0x100
   64eec:	ldrb	r3, [r3, r7]
   64ef0:	tst	r3, r6
   64ef4:	bne	64f58 <fputs@plt+0x53dc0>
   64ef8:	add	r4, r4, #1
   64efc:	ldr	r3, [sp, #260]	; 0x104
   64f00:	cmp	r4, r3
   64f04:	bhi	64c7c <fputs@plt+0x53ae4>
   64f08:	ldr	r3, [sp, #264]	; 0x108
   64f0c:	cmp	r3, #0
   64f10:	beq	64c7c <fputs@plt+0x53ae4>
   64f14:	lsr	r7, r4, #3
   64f18:	and	r6, r4, #7
   64f1c:	mov	r3, #1
   64f20:	lsl	r6, r3, r6
   64f24:	ldr	r3, [sp, #256]	; 0x100
   64f28:	ldrb	r3, [r3, r4, lsr #3]
   64f2c:	tst	r3, r6
   64f30:	bne	64f58 <fputs@plt+0x53dc0>
   64f34:	mov	r1, r4
   64f38:	mov	r0, r5
   64f3c:	bl	16a54 <fputs@plt+0x58bc>
   64f40:	cmp	r0, r4
   64f44:	bne	64ed8 <fputs@plt+0x53d40>
   64f48:	ldrb	r3, [r5, #17]
   64f4c:	cmp	r3, #0
   64f50:	bne	64ef8 <fputs@plt+0x53d60>
   64f54:	b	64ed8 <fputs@plt+0x53d40>
   64f58:	mov	r1, r4
   64f5c:	mov	r0, r5
   64f60:	bl	16a54 <fputs@plt+0x58bc>
   64f64:	cmp	r0, r4
   64f68:	bne	64ef8 <fputs@plt+0x53d60>
   64f6c:	ldrb	r3, [r5, #17]
   64f70:	cmp	r3, #0
   64f74:	beq	64ef8 <fputs@plt+0x53d60>
   64f78:	mov	r2, r4
   64f7c:	ldr	r1, [pc, #-584]	; 64d3c <fputs@plt+0x53ba4>
   64f80:	add	r0, sp, #248	; 0xf8
   64f84:	bl	3f580 <fputs@plt+0x2e3e8>
   64f88:	b	64ef8 <fputs@plt+0x53d60>
   64f8c:	add	r0, sp, #288	; 0x120
   64f90:	bl	1fc68 <fputs@plt+0xead0>
   64f94:	ldr	r3, [sp, #268]	; 0x10c
   64f98:	add	r3, r3, #1
   64f9c:	str	r3, [sp, #268]	; 0x10c
   64fa0:	b	64c98 <fputs@plt+0x53b00>
   64fa4:	add	r0, sp, #288	; 0x120
   64fa8:	bl	1fc68 <fputs@plt+0xead0>
   64fac:	add	r0, sp, #288	; 0x120
   64fb0:	bl	1d47c <fputs@plt+0xc2e4>
   64fb4:	ldr	r0, [sp, #64]	; 0x40
   64fb8:	bl	219f0 <fputs@plt+0x10858>
   64fbc:	b	64cf0 <fputs@plt+0x53b58>
   64fc0:	ldr	r4, [fp, #4]
   64fc4:	add	r4, r4, r4, lsl #2
   64fc8:	ldr	r3, [sp, #32]
   64fcc:	add	r4, r3, r4, lsl #3
   64fd0:	ldr	r5, [fp, #8]
   64fd4:	add	r5, r5, r5, lsl #2
   64fd8:	add	r5, r3, r5, lsl #3
   64fdc:	ldrh	r3, [r4, #8]
   64fe0:	tst	r3, #32
   64fe4:	bne	64ffc <fputs@plt+0x53e64>
   64fe8:	mov	r0, r4
   64fec:	bl	21950 <fputs@plt+0x107b8>
   64ff0:	ldrh	r3, [r4, #8]
   64ff4:	tst	r3, #32
   64ff8:	beq	673d4 <fputs@plt+0x5623c>
   64ffc:	ldrd	r2, [r5]
   65000:	ldr	r0, [r4]
   65004:	bl	15ed0 <fputs@plt+0x4d38>
   65008:	b	63484 <fputs@plt+0x522ec>
   6500c:	ldr	r3, [fp, #4]
   65010:	add	r3, r3, r3, lsl #2
   65014:	ldr	r1, [sp, #32]
   65018:	add	r5, r1, r3, lsl #3
   6501c:	ldrh	r2, [r5, #8]
   65020:	tst	r2, #32
   65024:	beq	650e8 <fputs@plt+0x53f50>
   65028:	ldr	r4, [r1, r3, lsl #3]
   6502c:	ldrh	r3, [r4, #26]
   65030:	tst	r3, #2
   65034:	beq	65078 <fputs@plt+0x53ee0>
   65038:	ldr	r3, [r4, #8]
   6503c:	cmp	r3, #0
   65040:	beq	650e8 <fputs@plt+0x53f50>
   65044:	ldrd	r6, [r3]
   65048:	ldr	r3, [r3, #8]
   6504c:	str	r3, [r4, #8]
   65050:	cmp	r3, #0
   65054:	beq	650a0 <fputs@plt+0x53f08>
   65058:	ldr	r0, [fp, #12]
   6505c:	add	r0, r0, r0, lsl #2
   65060:	mov	r2, r6
   65064:	mov	r3, r7
   65068:	ldr	r1, [sp, #32]
   6506c:	add	r0, r1, r0, lsl #3
   65070:	bl	21b78 <fputs@plt+0x109e0>
   65074:	b	63c7c <fputs@plt+0x52ae4>
   65078:	tst	r3, #1
   6507c:	beq	65090 <fputs@plt+0x53ef8>
   65080:	ldrh	r3, [r4, #26]
   65084:	orr	r3, r3, #2
   65088:	strh	r3, [r4, #26]
   6508c:	b	65038 <fputs@plt+0x53ea0>
   65090:	ldr	r0, [r4, #8]
   65094:	bl	1c074 <fputs@plt+0xaedc>
   65098:	str	r0, [r4, #8]
   6509c:	b	65080 <fputs@plt+0x53ee8>
   650a0:	ldr	r1, [r4]
   650a4:	cmp	r1, #0
   650a8:	beq	650c4 <fputs@plt+0x53f2c>
   650ac:	ldr	r5, [r1]
   650b0:	ldr	r0, [r4, #4]
   650b4:	bl	1fc00 <fputs@plt+0xea68>
   650b8:	mov	r1, r5
   650bc:	cmp	r5, #0
   650c0:	bne	650ac <fputs@plt+0x53f14>
   650c4:	mov	r3, #0
   650c8:	str	r3, [r4]
   650cc:	strh	r3, [r4, #24]
   650d0:	str	r3, [r4, #8]
   650d4:	str	r3, [r4, #12]
   650d8:	str	r3, [r4, #20]
   650dc:	mov	r3, #1
   650e0:	strh	r3, [r4, #26]
   650e4:	b	65058 <fputs@plt+0x53ec0>
   650e8:	mov	r0, r5
   650ec:	bl	219f0 <fputs@plt+0x10858>
   650f0:	b	63c68 <fputs@plt+0x52ad0>
   650f4:	ldr	r3, [fp, #4]
   650f8:	add	r3, r3, r3, lsl #2
   650fc:	ldr	r2, [sp, #32]
   65100:	add	r7, r2, r3, lsl #3
   65104:	ldr	r3, [fp, #12]
   65108:	add	r3, r3, r3, lsl #2
   6510c:	add	r3, r2, r3, lsl #3
   65110:	str	r3, [sp, #96]	; 0x60
   65114:	ldr	r3, [fp, #16]
   65118:	str	r3, [sp, #80]	; 0x50
   6511c:	ldrh	r3, [r7, #8]
   65120:	tst	r3, #32
   65124:	beq	65148 <fputs@plt+0x53fb0>
   65128:	ldr	r3, [sp, #80]	; 0x50
   6512c:	cmp	r3, #0
   65130:	bne	65170 <fputs@plt+0x53fd8>
   65134:	ldr	r3, [sp, #96]	; 0x60
   65138:	ldrd	r2, [r3]
   6513c:	ldr	r0, [r7]
   65140:	bl	15ed0 <fputs@plt+0x4d38>
   65144:	b	63484 <fputs@plt+0x522ec>
   65148:	mov	r0, r7
   6514c:	bl	21950 <fputs@plt+0x107b8>
   65150:	ldrh	r3, [r7, #8]
   65154:	tst	r3, #32
   65158:	bne	65128 <fputs@plt+0x53f90>
   6515c:	mov	r3, r9
   65160:	mov	r9, r8
   65164:	mov	r8, sl
   65168:	mov	sl, r3
   6516c:	b	672ec <fputs@plt+0x56154>
   65170:	ldr	r3, [r7]
   65174:	str	r3, [sp, #104]	; 0x68
   65178:	ldr	r2, [sp, #96]	; 0x60
   6517c:	ldrd	r4, [r2]
   65180:	mov	r2, r3
   65184:	ldr	r3, [r3, #28]
   65188:	ldr	r1, [sp, #80]	; 0x50
   6518c:	cmp	r1, r3
   65190:	beq	6526c <fputs@plt+0x540d4>
   65194:	mov	r3, r2
   65198:	ldr	r2, [r2, #8]
   6519c:	str	r2, [sp, #64]	; 0x40
   651a0:	cmp	r2, #0
   651a4:	beq	65260 <fputs@plt+0x540c8>
   651a8:	ldrh	r3, [r3, #26]
   651ac:	tst	r3, #1
   651b0:	beq	6528c <fputs@plt+0x540f4>
   651b4:	ldr	r3, [sp, #104]	; 0x68
   651b8:	ldr	r6, [r3, #20]
   651bc:	cmp	r6, #0
   651c0:	beq	676ec <fputs@plt+0x56554>
   651c4:	add	r3, r6, #8
   651c8:	ldr	r0, [r6, #12]
   651cc:	cmp	r0, #0
   651d0:	beq	65238 <fputs@plt+0x540a0>
   651d4:	strd	r4, [sp, #120]	; 0x78
   651d8:	mov	r5, fp
   651dc:	mov	fp, r9
   651e0:	mov	r9, r7
   651e4:	mov	r7, r3
   651e8:	add	r2, sp, #320	; 0x140
   651ec:	add	r1, sp, #248	; 0xf8
   651f0:	bl	15fa4 <fputs@plt+0x4e0c>
   651f4:	mov	r3, #0
   651f8:	str	r3, [r6, #12]
   651fc:	ldr	r1, [sp, #64]	; 0x40
   65200:	ldr	r0, [sp, #248]	; 0xf8
   65204:	bl	15f34 <fputs@plt+0x4d9c>
   65208:	str	r0, [sp, #64]	; 0x40
   6520c:	ldr	r6, [r6, #8]
   65210:	cmp	r6, #0
   65214:	beq	6529c <fputs@plt+0x54104>
   65218:	add	r7, r6, #8
   6521c:	ldr	r0, [r6, #12]
   65220:	cmp	r0, #0
   65224:	bne	651e8 <fputs@plt+0x54050>
   65228:	mov	r7, r9
   6522c:	mov	r9, fp
   65230:	mov	fp, r5
   65234:	ldrd	r4, [sp, #120]	; 0x78
   65238:	ldr	r0, [sp, #64]	; 0x40
   6523c:	bl	1606c <fputs@plt+0x4ed4>
   65240:	str	r0, [r6, #12]
   65244:	mov	r3, #0
   65248:	ldr	r2, [sp, #104]	; 0x68
   6524c:	str	r3, [r2, #8]
   65250:	str	r3, [r2, #12]
   65254:	ldrh	r3, [r2, #26]
   65258:	orr	r3, r3, #1
   6525c:	strh	r3, [r2, #26]
   65260:	ldr	r3, [sp, #104]	; 0x68
   65264:	ldr	r2, [sp, #80]	; 0x50
   65268:	str	r2, [r3, #28]
   6526c:	ldr	r3, [sp, #104]	; 0x68
   65270:	ldr	r2, [r3, #20]
   65274:	cmp	r2, #0
   65278:	bne	6532c <fputs@plt+0x54194>
   6527c:	ldr	r3, [sp, #80]	; 0x50
   65280:	cmp	r3, #0
   65284:	blt	63484 <fputs@plt+0x522ec>
   65288:	b	65134 <fputs@plt+0x53f9c>
   6528c:	mov	r0, r2
   65290:	bl	1c074 <fputs@plt+0xaedc>
   65294:	str	r0, [sp, #64]	; 0x40
   65298:	b	651b4 <fputs@plt+0x5401c>
   6529c:	str	r7, [sp, #116]	; 0x74
   652a0:	mov	r7, r9
   652a4:	mov	r9, fp
   652a8:	mov	fp, r5
   652ac:	ldrd	r4, [sp, #120]	; 0x78
   652b0:	ldr	r0, [sp, #104]	; 0x68
   652b4:	bl	15e60 <fputs@plt+0x4cc8>
   652b8:	mov	r6, r0
   652bc:	ldr	r3, [sp, #116]	; 0x74
   652c0:	str	r0, [r3]
   652c4:	cmp	r0, #0
   652c8:	beq	65244 <fputs@plt+0x540ac>
   652cc:	mov	r2, #0
   652d0:	mov	r3, #0
   652d4:	strd	r2, [r6]
   652d8:	mov	r3, #0
   652dc:	str	r3, [r6, #8]
   652e0:	ldr	r0, [sp, #64]	; 0x40
   652e4:	bl	1606c <fputs@plt+0x4ed4>
   652e8:	str	r0, [r6, #12]
   652ec:	b	65244 <fputs@plt+0x540ac>
   652f0:	cmp	r4, r0
   652f4:	sbcs	r1, r5, r1
   652f8:	bge	63470 <fputs@plt+0x522d8>
   652fc:	ldr	r3, [r3, #12]
   65300:	cmp	r3, #0
   65304:	beq	65320 <fputs@plt+0x54188>
   65308:	ldrd	r0, [r3]
   6530c:	cmp	r0, r4
   65310:	sbcs	ip, r1, r5
   65314:	bge	652f0 <fputs@plt+0x54158>
   65318:	ldr	r3, [r3, #8]
   6531c:	b	65300 <fputs@plt+0x54168>
   65320:	ldr	r2, [r2, #8]
   65324:	cmp	r2, #0
   65328:	beq	6527c <fputs@plt+0x540e4>
   6532c:	ldr	r3, [r2, #12]
   65330:	cmp	r3, #0
   65334:	bne	65308 <fputs@plt+0x54170>
   65338:	b	65320 <fputs@plt+0x54188>
   6533c:	ldr	r6, [fp, #16]
   65340:	ldrb	r3, [fp, #3]
   65344:	cmp	r3, #0
   65348:	beq	65384 <fputs@plt+0x541ec>
   6534c:	ldr	r1, [r6, #20]
   65350:	ldr	r3, [r9, #176]	; 0xb0
   65354:	cmp	r3, #0
   65358:	beq	65384 <fputs@plt+0x541ec>
   6535c:	ldr	r2, [r3, #28]
   65360:	cmp	r2, r1
   65364:	beq	63484 <fputs@plt+0x522ec>
   65368:	ldr	r3, [r3, #4]
   6536c:	cmp	r3, #0
   65370:	beq	65384 <fputs@plt+0x541ec>
   65374:	ldr	r2, [r3, #28]
   65378:	cmp	r1, r2
   6537c:	bne	65368 <fputs@plt+0x541d0>
   65380:	b	63484 <fputs@plt+0x522ec>
   65384:	ldr	r2, [r9, #184]	; 0xb8
   65388:	ldr	r3, [sl, #132]	; 0x84
   6538c:	cmp	r2, r3
   65390:	bge	654b0 <fputs@plt+0x54318>
   65394:	ldr	r3, [fp, #12]
   65398:	add	r3, r3, r3, lsl #2
   6539c:	ldr	r2, [sp, #32]
   653a0:	add	r7, r2, r3, lsl #3
   653a4:	ldrh	r2, [r7, #8]
   653a8:	tst	r2, #64	; 0x40
   653ac:	bne	654d8 <fputs@plt+0x54340>
   653b0:	ldr	r3, [r6, #12]
   653b4:	ldr	r5, [r6, #8]
   653b8:	add	r5, r3, r5
   653bc:	cmp	r3, #0
   653c0:	addeq	r5, r5, #1
   653c4:	add	r2, r5, r5, lsl #2
   653c8:	add	r3, r3, #20
   653cc:	add	r3, r3, r2, lsl #1
   653d0:	ldr	r2, [r6, #16]
   653d4:	add	r2, r2, r3, lsl #2
   653d8:	asr	r3, r2, #31
   653dc:	mov	r0, sl
   653e0:	bl	1c1a4 <fputs@plt+0xb00c>
   653e4:	subs	r4, r0, #0
   653e8:	beq	673e8 <fputs@plt+0x56250>
   653ec:	mov	r0, r7
   653f0:	bl	21754 <fputs@plt+0x105bc>
   653f4:	mov	r3, #64	; 0x40
   653f8:	strh	r3, [r7, #8]
   653fc:	str	r4, [r7]
   65400:	str	r9, [r4]
   65404:	str	r5, [r4, #64]	; 0x40
   65408:	ldr	r3, [r6, #12]
   6540c:	str	r3, [r4, #68]	; 0x44
   65410:	ldr	r3, [sp, #36]	; 0x24
   65414:	sub	r2, fp, r3
   65418:	asr	r2, r2, #2
   6541c:	add	r3, r2, r2, lsl #1
   65420:	add	r3, r3, r3, lsl #4
   65424:	add	r3, r3, r3, lsl #8
   65428:	add	r3, r3, r3, lsl #16
   6542c:	add	r3, r2, r3, lsl #2
   65430:	str	r3, [r4, #48]	; 0x30
   65434:	ldr	r3, [r9, #8]
   65438:	str	r3, [r4, #16]
   6543c:	ldr	r3, [r9, #28]
   65440:	str	r3, [r4, #56]	; 0x38
   65444:	ldr	r3, [r9, #56]	; 0x38
   65448:	str	r3, [r4, #24]
   6544c:	ldr	r3, [r9, #36]	; 0x24
   65450:	str	r3, [r4, #44]	; 0x2c
   65454:	ldr	r3, [r9, #4]
   65458:	str	r3, [r4, #8]
   6545c:	ldr	r3, [r9, #32]
   65460:	str	r3, [r4, #52]	; 0x34
   65464:	ldr	r3, [r6, #20]
   65468:	str	r3, [r4, #28]
   6546c:	ldr	r3, [r9, #200]	; 0xc8
   65470:	str	r3, [r4, #20]
   65474:	ldr	r3, [r9, #196]	; 0xc4
   65478:	str	r3, [r4, #60]	; 0x3c
   6547c:	add	r2, r5, r5, lsl #2
   65480:	add	r2, r4, r2, lsl #3
   65484:	add	r2, r2, #80	; 0x50
   65488:	add	r3, r4, #80	; 0x50
   6548c:	cmp	r2, r3
   65490:	beq	654e0 <fputs@plt+0x54348>
   65494:	mov	r1, #128	; 0x80
   65498:	strh	r1, [r3, #8]
   6549c:	str	sl, [r3, #32]
   654a0:	add	r3, r3, #40	; 0x28
   654a4:	cmp	r2, r3
   654a8:	bne	65498 <fputs@plt+0x54300>
   654ac:	b	654e0 <fputs@plt+0x54348>
   654b0:	mov	r3, r9
   654b4:	mov	r9, r8
   654b8:	mov	r8, sl
   654bc:	mov	sl, r3
   654c0:	ldr	r1, [pc, #-1928]	; 64d40 <fputs@plt+0x53ba8>
   654c4:	mov	r0, r3
   654c8:	bl	3da60 <fputs@plt+0x2c8c8>
   654cc:	mov	r3, #1
   654d0:	str	r3, [sp, #24]
   654d4:	b	67448 <fputs@plt+0x562b0>
   654d8:	ldr	r2, [sp, #32]
   654dc:	ldr	r4, [r2, r3, lsl #3]
   654e0:	ldr	r3, [r9, #184]	; 0xb8
   654e4:	add	r3, r3, #1
   654e8:	str	r3, [r9, #184]	; 0xb8
   654ec:	ldr	r3, [r9, #176]	; 0xb0
   654f0:	str	r3, [r4, #4]
   654f4:	ldr	r3, [sp, #44]	; 0x2c
   654f8:	str	r3, [r4, #32]
   654fc:	ldr	r3, [sp, #48]	; 0x30
   65500:	str	r3, [r4, #36]	; 0x24
   65504:	ldr	r3, [r9, #92]	; 0x5c
   65508:	str	r3, [r4, #72]	; 0x48
   6550c:	ldr	r3, [r9]
   65510:	ldr	r3, [r3, #84]	; 0x54
   65514:	str	r3, [r4, #76]	; 0x4c
   65518:	ldr	r3, [r9, #204]	; 0xcc
   6551c:	str	r3, [r4, #40]	; 0x28
   65520:	mov	r1, #0
   65524:	str	r1, [r9, #204]	; 0xcc
   65528:	str	r1, [r9, #92]	; 0x5c
   6552c:	str	r4, [r9, #176]	; 0xb0
   65530:	add	r3, r4, #80	; 0x50
   65534:	mov	r0, r3
   65538:	str	r3, [sp, #32]
   6553c:	str	r3, [r9, #8]
   65540:	ldr	r3, [r4, #64]	; 0x40
   65544:	str	r3, [r9, #28]
   65548:	ldrh	r2, [r4, #68]	; 0x44
   6554c:	str	r2, [r9, #36]	; 0x24
   65550:	add	r3, r3, r3, lsl #2
   65554:	add	r0, r0, r3, lsl #3
   65558:	str	r0, [r9, #56]	; 0x38
   6555c:	ldr	r3, [r6]
   65560:	mov	ip, r3
   65564:	str	r3, [sp, #36]	; 0x24
   65568:	str	r3, [r9, #4]
   6556c:	ldr	r3, [r6, #4]
   65570:	str	r3, [r9, #32]
   65574:	add	r0, r0, r2, lsl #2
   65578:	str	r0, [r9, #200]	; 0xc8
   6557c:	ldr	r2, [r6, #16]
   65580:	str	r2, [r9, #196]	; 0xc4
   65584:	sub	fp, ip, #20
   65588:	bl	10f64 <memset@plt>
   6558c:	b	63484 <fputs@plt+0x522ec>
   65590:	mov	r1, fp
   65594:	mov	r0, r9
   65598:	bl	21bd8 <fputs@plt+0x10a40>
   6559c:	ldr	r2, [r9, #176]	; 0xb0
   655a0:	ldr	r3, [r2, #48]	; 0x30
   655a4:	ldr	r1, [r2, #8]
   655a8:	add	r3, r3, r3, lsl #2
   655ac:	add	r3, r1, r3, lsl #2
   655b0:	ldr	r1, [r3, #4]
   655b4:	ldr	r3, [fp, #4]
   655b8:	add	r1, r1, r3
   655bc:	add	r1, r1, r1, lsl #2
   655c0:	ldr	r3, [r2, #16]
   655c4:	mov	r2, #4096	; 0x1000
   655c8:	add	r1, r3, r1, lsl #3
   655cc:	bl	21c40 <fputs@plt+0x10aa8>
   655d0:	b	63484 <fputs@plt+0x522ec>
   655d4:	ldr	r3, [sl, #24]
   655d8:	tst	r3, #16777216	; 0x1000000
   655dc:	beq	655fc <fputs@plt+0x54464>
   655e0:	add	r1, sl, #448	; 0x1c0
   655e4:	ldr	r0, [fp, #8]
   655e8:	ldrd	r2, [r1]
   655ec:	adds	r4, r2, r0
   655f0:	adc	r5, r3, r0, asr #31
   655f4:	strd	r4, [r1]
   655f8:	b	63484 <fputs@plt+0x522ec>
   655fc:	ldr	r3, [fp, #4]
   65600:	cmp	r3, #0
   65604:	beq	65624 <fputs@plt+0x5448c>
   65608:	add	r1, sl, #448	; 0x1c0
   6560c:	ldr	r0, [fp, #8]
   65610:	ldrd	r2, [r1, #-8]
   65614:	adds	r4, r2, r0
   65618:	adc	r5, r3, r0, asr #31
   6561c:	strd	r4, [r1, #-8]
   65620:	b	63484 <fputs@plt+0x522ec>
   65624:	ldr	r1, [fp, #8]
   65628:	ldrd	r2, [r9, #144]	; 0x90
   6562c:	adds	r4, r2, r1
   65630:	adc	r5, r3, r1, asr #31
   65634:	strd	r4, [r9, #144]	; 0x90
   65638:	b	63484 <fputs@plt+0x522ec>
   6563c:	ldr	r3, [fp, #4]
   65640:	cmp	r3, #0
   65644:	beq	6566c <fputs@plt+0x544d4>
   65648:	add	r3, sl, #448	; 0x1c0
   6564c:	ldrd	r2, [r3, #-8]
   65650:	orrs	r3, r2, r3
   65654:	bne	63484 <fputs@plt+0x522ec>
   65658:	add	r3, sl, #448	; 0x1c0
   6565c:	ldrd	r2, [r3]
   65660:	orrs	r3, r2, r3
   65664:	beq	63470 <fputs@plt+0x522d8>
   65668:	b	63484 <fputs@plt+0x522ec>
   6566c:	ldrd	r2, [r9, #144]	; 0x90
   65670:	orrs	r3, r2, r3
   65674:	bne	63484 <fputs@plt+0x522ec>
   65678:	add	r3, sl, #448	; 0x1c0
   6567c:	ldrd	r2, [r3]
   65680:	orrs	r3, r2, r3
   65684:	beq	63470 <fputs@plt+0x522d8>
   65688:	b	63484 <fputs@plt+0x522ec>
   6568c:	ldr	r2, [r9, #176]	; 0xb0
   65690:	cmp	r2, #0
   65694:	bne	656b0 <fputs@plt+0x54518>
   65698:	ldr	r5, [fp, #4]
   6569c:	add	r5, r5, r5, lsl #2
   656a0:	ldr	r3, [sp, #32]
   656a4:	add	r5, r3, r5, lsl #3
   656a8:	b	656cc <fputs@plt+0x54534>
   656ac:	mov	r2, r3
   656b0:	ldr	r3, [r2, #4]
   656b4:	cmp	r3, #0
   656b8:	bne	656ac <fputs@plt+0x54514>
   656bc:	ldr	r5, [fp, #4]
   656c0:	add	r5, r5, r5, lsl #2
   656c4:	ldr	r3, [r2, #16]
   656c8:	add	r5, r3, r5, lsl #3
   656cc:	mov	r0, r5
   656d0:	bl	170c8 <fputs@plt+0x5f30>
   656d4:	ldr	r4, [fp, #8]
   656d8:	add	r4, r4, r4, lsl #2
   656dc:	lsl	r4, r4, #3
   656e0:	ldr	r6, [sp, #32]
   656e4:	add	r0, r6, r4
   656e8:	bl	170c8 <fputs@plt+0x5f30>
   656ec:	ldrd	r0, [r6, r4]
   656f0:	ldrd	r2, [r5]
   656f4:	cmp	r2, r0
   656f8:	sbcs	r3, r3, r1
   656fc:	strdlt	r0, [r5]
   65700:	b	63484 <fputs@plt+0x522ec>
   65704:	ldr	r3, [fp, #4]
   65708:	add	r3, r3, r3, lsl #2
   6570c:	lsl	r3, r3, #3
   65710:	ldr	ip, [sp, #32]
   65714:	ldrd	r4, [ip, r3]
   65718:	cmp	r4, #1
   6571c:	sbcs	r2, r5, #0
   65720:	blt	63484 <fputs@plt+0x522ec>
   65724:	ldr	r2, [fp, #12]
   65728:	subs	r0, r4, r2
   6572c:	sbc	r1, r5, r2, asr #31
   65730:	strd	r0, [ip, r3]
   65734:	b	63470 <fputs@plt+0x522d8>
   65738:	ldr	r4, [fp, #4]
   6573c:	add	r4, r4, r4, lsl #2
   65740:	lsl	r4, r4, #3
   65744:	ldr	r5, [fp, #12]
   65748:	mov	r1, fp
   6574c:	mov	r0, r9
   65750:	bl	21bd8 <fputs@plt+0x10a40>
   65754:	ldr	r2, [sp, #32]
   65758:	ldrd	r6, [r2, r4]
   6575c:	cmp	r6, #1
   65760:	sbcs	r3, r7, #0
   65764:	blt	65794 <fputs@plt+0x545fc>
   65768:	add	r5, r5, r5, lsl #2
   6576c:	lsl	r3, r5, #3
   65770:	ldrd	r4, [r2, r3]
   65774:	cmp	r4, #0
   65778:	sbcs	r3, r5, #0
   6577c:	movlt	r4, #0
   65780:	movlt	r5, #0
   65784:	adds	r2, r4, r6
   65788:	adc	r3, r5, r7
   6578c:	strd	r2, [r0]
   65790:	b	63484 <fputs@plt+0x522ec>
   65794:	mvn	r2, #0
   65798:	mvn	r3, #0
   6579c:	b	6578c <fputs@plt+0x545f4>
   657a0:	ldr	r3, [fp, #4]
   657a4:	add	r3, r3, r3, lsl #2
   657a8:	lsl	r3, r3, #3
   657ac:	ldr	ip, [sp, #32]
   657b0:	ldrd	r4, [ip, r3]
   657b4:	orrs	r2, r4, r5
   657b8:	beq	63484 <fputs@plt+0x522ec>
   657bc:	ldr	r2, [fp, #12]
   657c0:	subs	r0, r4, r2
   657c4:	sbc	r1, r5, r2, asr #31
   657c8:	strd	r0, [ip, r3]
   657cc:	b	63470 <fputs@plt+0x522d8>
   657d0:	ldr	r1, [fp, #4]
   657d4:	add	r1, r1, r1, lsl #2
   657d8:	lsl	r1, r1, #3
   657dc:	ldr	r0, [sp, #32]
   657e0:	ldrd	r2, [r0, r1]
   657e4:	subs	r4, r2, #1
   657e8:	sbc	r5, r3, #0
   657ec:	strd	r4, [r0, r1]
   657f0:	orrs	r3, r4, r5
   657f4:	beq	63470 <fputs@plt+0x522d8>
   657f8:	b	63484 <fputs@plt+0x522ec>
   657fc:	ldr	ip, [fp, #4]
   65800:	add	ip, ip, ip, lsl #2
   65804:	lsl	ip, ip, #3
   65808:	ldr	lr, [sp, #32]
   6580c:	ldrd	r2, [lr, ip]
   65810:	adds	r0, r2, #1
   65814:	adc	r1, r3, #0
   65818:	strd	r0, [lr, ip]
   6581c:	orrs	r3, r2, r3
   65820:	beq	63470 <fputs@plt+0x522d8>
   65824:	b	63484 <fputs@plt+0x522ec>
   65828:	ldrb	r4, [fp, #3]
   6582c:	add	r2, r4, #7
   65830:	lsl	r2, r2, #2
   65834:	mov	r3, #0
   65838:	mov	r0, sl
   6583c:	bl	13b5c <fputs@plt+0x29c4>
   65840:	cmp	r0, #0
   65844:	beq	673fc <fputs@plt+0x56264>
   65848:	mov	r3, #0
   6584c:	str	r3, [r0, #8]
   65850:	ldr	r3, [fp, #16]
   65854:	str	r3, [r0, #4]
   65858:	ldr	r3, [sp, #36]	; 0x24
   6585c:	sub	r2, fp, r3
   65860:	asr	r2, r2, #2
   65864:	add	r3, r2, r2, lsl #1
   65868:	add	r3, r3, r3, lsl #4
   6586c:	add	r3, r3, r3, lsl #8
   65870:	add	r3, r3, r3, lsl #16
   65874:	add	r3, r2, r3, lsl #2
   65878:	str	r3, [r0, #16]
   6587c:	str	r9, [r0, #12]
   65880:	strb	r4, [r0, #26]
   65884:	mvn	r3, #19
   65888:	strb	r3, [fp, #1]
   6588c:	str	r0, [fp, #16]
   65890:	mvn	r3, #111	; 0x6f
   65894:	strb	r3, [fp]
   65898:	ldr	r4, [fp, #16]
   6589c:	ldr	r0, [fp, #12]
   658a0:	add	r0, r0, r0, lsl #2
   658a4:	ldr	ip, [sp, #32]
   658a8:	add	r0, ip, r0, lsl #3
   658ac:	ldr	r3, [r4, #8]
   658b0:	cmp	r0, r3
   658b4:	beq	658f0 <fputs@plt+0x54758>
   658b8:	str	r0, [r4, #8]
   658bc:	ldrb	r3, [r4, #26]
   658c0:	subs	r2, r3, #1
   658c4:	bmi	658f0 <fputs@plt+0x54758>
   658c8:	add	r3, r3, #6
   658cc:	add	r1, r4, r3, lsl #2
   658d0:	ldr	r3, [fp, #8]
   658d4:	add	r3, r2, r3
   658d8:	add	r3, r3, r3, lsl #2
   658dc:	add	r3, ip, r3, lsl #3
   658e0:	str	r3, [r1], #-4
   658e4:	sub	r2, r2, #1
   658e8:	cmn	r2, #1
   658ec:	bne	658d0 <fputs@plt+0x54738>
   658f0:	ldr	r3, [r0, #12]
   658f4:	add	r3, r3, #1
   658f8:	str	r3, [r0, #12]
   658fc:	mov	r3, #1
   65900:	add	r2, sp, #328	; 0x148
   65904:	strh	r3, [r2]
   65908:	str	sl, [sp, #352]	; 0x160
   6590c:	mov	r3, #0
   65910:	str	r3, [sp, #344]	; 0x158
   65914:	add	r2, sp, #320	; 0x140
   65918:	str	r2, [r4]
   6591c:	strb	r3, [r4, #25]
   65920:	strb	r3, [r4, #24]
   65924:	ldr	r3, [r4, #4]
   65928:	ldr	r3, [r3, #12]
   6592c:	add	r2, r4, #28
   65930:	ldrb	r1, [r4, #26]
   65934:	mov	r0, r4
   65938:	blx	r3
   6593c:	ldrb	r3, [r4, #25]
   65940:	cmp	r3, #0
   65944:	beq	65968 <fputs@plt+0x547d0>
   65948:	ldr	r3, [r4, #20]
   6594c:	cmp	r3, #0
   65950:	bne	6599c <fputs@plt+0x54804>
   65954:	add	r0, sp, #320	; 0x140
   65958:	bl	21754 <fputs@plt+0x105bc>
   6595c:	ldr	r3, [sp, #24]
   65960:	cmp	r3, #0
   65964:	bne	67180 <fputs@plt+0x55fe8>
   65968:	ldrb	r3, [r4, #24]
   6596c:	cmp	r3, #0
   65970:	beq	63484 <fputs@plt+0x522ec>
   65974:	ldr	r0, [fp, #-16]
   65978:	cmp	r0, #0
   6597c:	beq	63484 <fputs@plt+0x522ec>
   65980:	add	r0, r0, r0, lsl #2
   65984:	mov	r2, #1
   65988:	mov	r3, #0
   6598c:	ldr	r1, [sp, #32]
   65990:	add	r0, r1, r0, lsl #3
   65994:	bl	21b78 <fputs@plt+0x109e0>
   65998:	b	63484 <fputs@plt+0x522ec>
   6599c:	add	r0, sp, #320	; 0x140
   659a0:	bl	2ec10 <fputs@plt+0x1da78>
   659a4:	mov	r2, r0
   659a8:	ldr	r1, [pc, #-3180]	; 64d44 <fputs@plt+0x53bac>
   659ac:	mov	r0, r9
   659b0:	bl	3da60 <fputs@plt+0x2c8c8>
   659b4:	ldr	r3, [r4, #20]
   659b8:	str	r3, [sp, #24]
   659bc:	b	65954 <fputs@plt+0x547bc>
   659c0:	ldr	r4, [fp, #4]
   659c4:	add	r4, r4, r4, lsl #2
   659c8:	ldr	r3, [sp, #32]
   659cc:	add	r4, r3, r4, lsl #3
   659d0:	ldr	r1, [fp, #16]
   659d4:	mov	r0, r4
   659d8:	bl	204a8 <fputs@plt+0xf310>
   659dc:	subs	r3, r0, #0
   659e0:	str	r3, [sp, #24]
   659e4:	bne	65a1c <fputs@plt+0x54884>
   659e8:	ldr	r1, [sp, #40]	; 0x28
   659ec:	mov	r0, r4
   659f0:	bl	2aa84 <fputs@plt+0x198ec>
   659f4:	mov	r0, r4
   659f8:	bl	170f0 <fputs@plt+0x5f58>
   659fc:	subs	r3, r0, #0
   65a00:	str	r3, [sp, #24]
   65a04:	beq	63484 <fputs@plt+0x522ec>
   65a08:	mov	r3, r9
   65a0c:	mov	r9, r8
   65a10:	mov	r8, sl
   65a14:	mov	sl, r3
   65a18:	b	67bb4 <fputs@plt+0x56a1c>
   65a1c:	mov	r3, r9
   65a20:	mov	r9, r8
   65a24:	mov	r8, sl
   65a28:	mov	sl, r3
   65a2c:	mov	r0, r4
   65a30:	bl	2ec10 <fputs@plt+0x1da78>
   65a34:	mov	r2, r0
   65a38:	ldr	r1, [pc, #-3324]	; 64d44 <fputs@plt+0x53bac>
   65a3c:	mov	r0, sl
   65a40:	bl	3da60 <fputs@plt+0x2c8c8>
   65a44:	b	67448 <fputs@plt+0x562b0>
   65a48:	mov	r3, #0
   65a4c:	str	r3, [sp, #320]	; 0x140
   65a50:	mvn	r2, #0
   65a54:	str	r2, [sp, #328]	; 0x148
   65a58:	add	r3, sp, #504	; 0x1f8
   65a5c:	str	r2, [r3, #-180]!	; 0xffffff4c
   65a60:	ldr	r2, [fp, #8]
   65a64:	ldr	r1, [fp, #4]
   65a68:	add	r0, sp, #328	; 0x148
   65a6c:	str	r0, [sp]
   65a70:	mov	r0, sl
   65a74:	bl	4e4b8 <fputs@plt+0x3d320>
   65a78:	subs	r3, r0, #0
   65a7c:	str	r3, [sp, #24]
   65a80:	beq	65a94 <fputs@plt+0x548fc>
   65a84:	cmp	r3, #5
   65a88:	bne	67194 <fputs@plt+0x55ffc>
   65a8c:	mov	r3, #1
   65a90:	str	r3, [sp, #320]	; 0x140
   65a94:	ldr	r4, [fp, #12]
   65a98:	add	r4, r4, r4, lsl #2
   65a9c:	ldr	r3, [sp, #32]
   65aa0:	add	r4, r3, r4, lsl #3
   65aa4:	add	r5, sp, #320	; 0x140
   65aa8:	add	r6, r4, #120	; 0x78
   65aac:	ldr	r2, [r5], #4
   65ab0:	asr	r3, r2, #31
   65ab4:	mov	r0, r4
   65ab8:	bl	21b78 <fputs@plt+0x109e0>
   65abc:	add	r4, r4, #40	; 0x28
   65ac0:	cmp	r4, r6
   65ac4:	bne	65aac <fputs@plt+0x54914>
   65ac8:	mov	r3, #0
   65acc:	str	r3, [sp, #24]
   65ad0:	b	63484 <fputs@plt+0x522ec>
   65ad4:	mov	r1, fp
   65ad8:	mov	r0, r9
   65adc:	bl	21bd8 <fputs@plt+0x10a40>
   65ae0:	mov	r7, r0
   65ae4:	ldr	r5, [fp, #12]
   65ae8:	ldr	r2, [fp, #4]
   65aec:	ldr	r3, [sl, #16]
   65af0:	add	r3, r3, r2, lsl #4
   65af4:	ldr	r3, [r3, #4]
   65af8:	str	r3, [sp, #64]	; 0x40
   65afc:	ldr	r3, [r3, #4]
   65b00:	ldr	r4, [r3]
   65b04:	ldrb	r6, [r4, #5]
   65b08:	cmn	r5, #1
   65b0c:	moveq	r5, r6
   65b10:	ldrb	r3, [r4, #17]
   65b14:	cmp	r3, #2
   65b18:	movhi	r5, r6
   65b1c:	bhi	65b40 <fputs@plt+0x549a8>
   65b20:	ldr	r3, [r4, #68]	; 0x44
   65b24:	ldr	r3, [r3]
   65b28:	cmp	r3, #0
   65b2c:	beq	65b40 <fputs@plt+0x549a8>
   65b30:	ldrd	r2, [r4, #80]	; 0x50
   65b34:	cmp	r2, #1
   65b38:	sbcs	r3, r3, #0
   65b3c:	movge	r5, r6
   65b40:	ldrb	r3, [r4, #16]
   65b44:	cmp	r3, #0
   65b48:	ldreq	r0, [r4, #176]	; 0xb0
   65b4c:	ldrne	r0, [pc, #-3596]	; 64d48 <fputs@plt+0x53bb0>
   65b50:	cmp	r5, #5
   65b54:	beq	65bdc <fputs@plt+0x54a44>
   65b58:	cmp	r5, r6
   65b5c:	beq	65db0 <fputs@plt+0x54c18>
   65b60:	cmp	r6, #5
   65b64:	beq	65c14 <fputs@plt+0x54a7c>
   65b68:	ldr	r3, [sp, #24]
   65b6c:	cmp	r3, #0
   65b70:	bne	65c54 <fputs@plt+0x54abc>
   65b74:	mov	r1, r5
   65b78:	mov	r0, r4
   65b7c:	bl	43860 <fputs@plt+0x326c8>
   65b80:	ldr	r3, [pc, #-3640]	; 64d50 <fputs@plt+0x53bb8>
   65b84:	strh	r3, [r7, #8]
   65b88:	cmp	r0, #6
   65b8c:	beq	6775c <fputs@plt+0x565c4>
   65b90:	ldr	r3, [pc, #-3660]	; 64d4c <fputs@plt+0x53bb4>
   65b94:	add	r3, r3, r0, lsl #2
   65b98:	ldr	r0, [r3, #4024]	; 0xfb8
   65b9c:	str	r0, [r7, #16]
   65ba0:	bl	1b3e0 <fputs@plt+0xa248>
   65ba4:	str	r0, [r7, #12]
   65ba8:	mov	r3, #1
   65bac:	strb	r3, [r7, #10]
   65bb0:	ldr	r1, [sp, #40]	; 0x28
   65bb4:	mov	r0, r7
   65bb8:	bl	2aa84 <fputs@plt+0x198ec>
   65bbc:	ldr	r3, [sp, #24]
   65bc0:	cmp	r3, #0
   65bc4:	beq	63484 <fputs@plt+0x522ec>
   65bc8:	mov	r3, r9
   65bcc:	mov	r9, r8
   65bd0:	mov	r8, sl
   65bd4:	mov	sl, r3
   65bd8:	b	67448 <fputs@plt+0x562b0>
   65bdc:	bl	1b3e0 <fputs@plt+0xa248>
   65be0:	cmp	r0, #0
   65be4:	beq	65da0 <fputs@plt+0x54c08>
   65be8:	mov	r0, r4
   65bec:	bl	1648c <fputs@plt+0x52f4>
   65bf0:	cmp	r0, #0
   65bf4:	beq	65da8 <fputs@plt+0x54c10>
   65bf8:	cmp	r6, #5
   65bfc:	moveq	r5, r6
   65c00:	beq	65b68 <fputs@plt+0x549d0>
   65c04:	mov	r3, #1
   65c08:	str	r3, [sp, #80]	; 0x50
   65c0c:	mov	r3, #0
   65c10:	b	65c20 <fputs@plt+0x54a88>
   65c14:	mov	r3, #0
   65c18:	str	r3, [sp, #80]	; 0x50
   65c1c:	mov	r3, #1
   65c20:	ldrb	r2, [sl, #67]	; 0x43
   65c24:	cmp	r2, #0
   65c28:	beq	65ca8 <fputs@plt+0x54b10>
   65c2c:	ldr	r2, [sl, #156]	; 0x9c
   65c30:	cmp	r2, #1
   65c34:	bgt	65ca8 <fputs@plt+0x54b10>
   65c38:	cmp	r3, #0
   65c3c:	bne	65ce4 <fputs@plt+0x54b4c>
   65c40:	cmp	r6, #4
   65c44:	beq	65d88 <fputs@plt+0x54bf0>
   65c48:	ldr	r3, [sp, #24]
   65c4c:	cmp	r3, #0
   65c50:	beq	65d98 <fputs@plt+0x54c00>
   65c54:	mov	r1, r6
   65c58:	mov	r0, r4
   65c5c:	bl	43860 <fputs@plt+0x326c8>
   65c60:	ldr	r3, [pc, #-3864]	; 64d50 <fputs@plt+0x53bb8>
   65c64:	strh	r3, [r7, #8]
   65c68:	cmp	r0, #6
   65c6c:	bne	65b90 <fputs@plt+0x549f8>
   65c70:	mov	r3, r9
   65c74:	mov	r9, r8
   65c78:	mov	r8, sl
   65c7c:	mov	sl, r3
   65c80:	mov	r0, #0
   65c84:	str	r0, [r7, #16]
   65c88:	bl	1b3e0 <fputs@plt+0xa248>
   65c8c:	str	r0, [r7, #12]
   65c90:	mov	r3, #1
   65c94:	mov	r0, r7
   65c98:	strb	r3, [r7, #10]
   65c9c:	ldr	r1, [sp, #40]	; 0x28
   65ca0:	bl	2aa84 <fputs@plt+0x198ec>
   65ca4:	b	67448 <fputs@plt+0x562b0>
   65ca8:	mov	r3, r9
   65cac:	mov	r9, r8
   65cb0:	mov	r8, sl
   65cb4:	mov	sl, r3
   65cb8:	ldr	r3, [pc, #3984]	; 66c50 <fputs@plt+0x55ab8>
   65cbc:	ldr	r2, [pc, #3984]	; 66c54 <fputs@plt+0x55abc>
   65cc0:	ldr	r1, [sp, #80]	; 0x50
   65cc4:	cmp	r1, #0
   65cc8:	moveq	r2, r3
   65ccc:	ldr	r1, [pc, #3972]	; 66c58 <fputs@plt+0x55ac0>
   65cd0:	mov	r0, sl
   65cd4:	bl	3da60 <fputs@plt+0x2c8c8>
   65cd8:	mov	r3, #1
   65cdc:	str	r3, [sp, #24]
   65ce0:	b	67448 <fputs@plt+0x562b0>
   65ce4:	ldr	r3, [r4, #216]	; 0xd8
   65ce8:	cmp	r3, #0
   65cec:	beq	65d18 <fputs@plt+0x54b80>
   65cf0:	mov	r1, #4
   65cf4:	mov	r0, r4
   65cf8:	bl	16138 <fputs@plt+0x4fa0>
   65cfc:	subs	r3, r0, #0
   65d00:	str	r3, [sp, #24]
   65d04:	beq	676fc <fputs@plt+0x56564>
   65d08:	mov	r1, #1
   65d0c:	mov	r0, r4
   65d10:	bl	160e0 <fputs@plt+0x4f48>
   65d14:	b	65b68 <fputs@plt+0x549d0>
   65d18:	str	r3, [sp, #320]	; 0x140
   65d1c:	mov	r1, #1
   65d20:	mov	r0, r4
   65d24:	bl	16138 <fputs@plt+0x4fa0>
   65d28:	subs	r3, r0, #0
   65d2c:	str	r3, [sp, #24]
   65d30:	bne	65d6c <fputs@plt+0x54bd4>
   65d34:	add	r3, sp, #320	; 0x140
   65d38:	mov	r2, #0
   65d3c:	ldr	r1, [r4, #220]	; 0xdc
   65d40:	ldr	r0, [r4]
   65d44:	bl	13830 <fputs@plt+0x2698>
   65d48:	subs	r3, r0, #0
   65d4c:	str	r3, [sp, #24]
   65d50:	bne	65d6c <fputs@plt+0x54bd4>
   65d54:	ldr	r3, [sp, #320]	; 0x140
   65d58:	cmp	r3, #0
   65d5c:	beq	65d78 <fputs@plt+0x54be0>
   65d60:	mov	r0, r4
   65d64:	bl	25024 <fputs@plt+0x13e8c>
   65d68:	str	r0, [sp, #24]
   65d6c:	ldr	r3, [sp, #24]
   65d70:	cmp	r3, #0
   65d74:	bne	65db8 <fputs@plt+0x54c20>
   65d78:	ldr	r3, [r4, #216]	; 0xd8
   65d7c:	cmp	r3, #0
   65d80:	beq	67730 <fputs@plt+0x56598>
   65d84:	b	65cf0 <fputs@plt+0x54b58>
   65d88:	mov	r1, #2
   65d8c:	mov	r0, r4
   65d90:	bl	43860 <fputs@plt+0x326c8>
   65d94:	b	65c48 <fputs@plt+0x54ab0>
   65d98:	mov	r1, #2
   65d9c:	b	6774c <fputs@plt+0x565b4>
   65da0:	mov	r5, r6
   65da4:	b	65b68 <fputs@plt+0x549d0>
   65da8:	mov	r5, r6
   65dac:	b	65b68 <fputs@plt+0x549d0>
   65db0:	mov	r5, r6
   65db4:	b	65b68 <fputs@plt+0x549d0>
   65db8:	mov	r1, r6
   65dbc:	mov	r0, r4
   65dc0:	bl	43860 <fputs@plt+0x326c8>
   65dc4:	ldr	r3, [pc, #3728]	; 66c5c <fputs@plt+0x55ac4>
   65dc8:	strh	r3, [r7, #8]
   65dcc:	cmp	r0, #6
   65dd0:	bne	65b90 <fputs@plt+0x549f8>
   65dd4:	mov	r3, r9
   65dd8:	mov	r9, r8
   65ddc:	mov	r8, sl
   65de0:	mov	sl, r3
   65de4:	mov	r0, #0
   65de8:	str	r0, [r7, #16]
   65dec:	bl	1b3e0 <fputs@plt+0xa248>
   65df0:	str	r0, [r7, #12]
   65df4:	mov	r3, #1
   65df8:	mov	r0, r7
   65dfc:	strb	r3, [r7, #10]
   65e00:	ldr	r1, [sp, #40]	; 0x28
   65e04:	bl	2aa84 <fputs@plt+0x198ec>
   65e08:	b	67448 <fputs@plt+0x562b0>
   65e0c:	add	r7, r9, #44	; 0x2c
   65e10:	ldrb	r3, [sl, #67]	; 0x43
   65e14:	cmp	r3, #0
   65e18:	beq	65f48 <fputs@plt+0x54db0>
   65e1c:	ldr	r3, [sl, #152]	; 0x98
   65e20:	cmp	r3, #1
   65e24:	bgt	65f6c <fputs@plt+0x54dd4>
   65e28:	ldr	r3, [sl, #24]
   65e2c:	str	r3, [sp, #64]	; 0x40
   65e30:	ldr	r2, [sl, #84]	; 0x54
   65e34:	str	r2, [sp, #80]	; 0x50
   65e38:	ldr	r2, [sl, #88]	; 0x58
   65e3c:	str	r2, [sp, #96]	; 0x60
   65e40:	ldr	r2, [sl, #180]	; 0xb4
   65e44:	str	r2, [sp, #104]	; 0x68
   65e48:	bic	r3, r3, #655360	; 0xa0000
   65e4c:	orr	r3, r3, #2097152	; 0x200000
   65e50:	orr	r3, r3, #10240	; 0x2800
   65e54:	str	r3, [sl, #24]
   65e58:	mov	r3, #0
   65e5c:	str	r3, [sl, #180]	; 0xb4
   65e60:	ldr	r3, [sl, #16]
   65e64:	ldr	r6, [r3, #4]
   65e68:	ldr	r3, [r6, #4]
   65e6c:	ldr	r3, [r3]
   65e70:	ldrb	r3, [r3, #16]
   65e74:	str	r3, [sp, #116]	; 0x74
   65e78:	ldr	r4, [sl, #20]
   65e7c:	ldrb	r1, [sl, #68]	; 0x44
   65e80:	ldr	r3, [pc, #3544]	; 66c60 <fputs@plt+0x55ac8>
   65e84:	ldr	r2, [pc, #3544]	; 66c64 <fputs@plt+0x55acc>
   65e88:	cmp	r1, #2
   65e8c:	movne	r2, r3
   65e90:	mov	r1, r7
   65e94:	mov	r0, sl
   65e98:	bl	7ce5c <fputs@plt+0x6bcc4>
   65e9c:	str	r0, [sp, #24]
   65ea0:	ldr	r3, [sl, #20]
   65ea4:	cmp	r4, r3
   65ea8:	bge	67784 <fputs@plt+0x565ec>
   65eac:	sub	r2, r3, #-268435455	; 0xf0000001
   65eb0:	ldr	r1, [sl, #16]
   65eb4:	add	r2, r1, r2, lsl #4
   65eb8:	str	r2, [sp, #120]	; 0x78
   65ebc:	cmp	r0, #0
   65ec0:	beq	677ec <fputs@plt+0x56654>
   65ec4:	ldr	r3, [sp, #64]	; 0x40
   65ec8:	str	r3, [sl, #24]
   65ecc:	ldr	r3, [sp, #80]	; 0x50
   65ed0:	str	r3, [sl, #84]	; 0x54
   65ed4:	ldr	r3, [sp, #96]	; 0x60
   65ed8:	str	r3, [sl, #88]	; 0x58
   65edc:	ldr	r3, [sp, #104]	; 0x68
   65ee0:	str	r3, [sl, #180]	; 0xb4
   65ee4:	mov	r3, #1
   65ee8:	mvn	r2, #0
   65eec:	mov	r1, r2
   65ef0:	mov	r0, r6
   65ef4:	bl	222f0 <fputs@plt+0x11158>
   65ef8:	mov	r3, #1
   65efc:	strb	r3, [sl, #67]	; 0x43
   65f00:	ldr	r4, [sp, #120]	; 0x78
   65f04:	cmp	r4, #0
   65f08:	beq	65f20 <fputs@plt+0x54d88>
   65f0c:	ldr	r0, [r4, #4]
   65f10:	bl	4dafc <fputs@plt+0x3c964>
   65f14:	mov	r3, #0
   65f18:	str	r3, [r4, #4]
   65f1c:	str	r3, [r4, #12]
   65f20:	mov	r0, sl
   65f24:	bl	24bdc <fputs@plt+0x13a44>
   65f28:	ldr	r3, [sp, #24]
   65f2c:	cmp	r3, #0
   65f30:	beq	63484 <fputs@plt+0x522ec>
   65f34:	mov	r3, r9
   65f38:	mov	r9, r8
   65f3c:	mov	r8, sl
   65f40:	mov	sl, r3
   65f44:	b	67448 <fputs@plt+0x562b0>
   65f48:	mov	r3, r9
   65f4c:	mov	r9, r8
   65f50:	mov	r8, sl
   65f54:	mov	sl, r3
   65f58:	ldr	r2, [pc, #3336]	; 66c68 <fputs@plt+0x55ad0>
   65f5c:	mov	r1, r8
   65f60:	mov	r0, r7
   65f64:	bl	210d8 <fputs@plt+0xff40>
   65f68:	b	65f8c <fputs@plt+0x54df4>
   65f6c:	mov	r3, r9
   65f70:	mov	r9, r8
   65f74:	mov	r8, sl
   65f78:	mov	sl, r3
   65f7c:	ldr	r2, [pc, #3304]	; 66c6c <fputs@plt+0x55ad4>
   65f80:	mov	r1, r8
   65f84:	mov	r0, r7
   65f88:	bl	210d8 <fputs@plt+0xff40>
   65f8c:	mov	r3, #1
   65f90:	str	r3, [sp, #24]
   65f94:	b	67448 <fputs@plt+0x562b0>
   65f98:	ldr	r3, [sp, #324]	; 0x144
   65f9c:	ldr	r3, [r3, #4]
   65fa0:	ldr	r0, [r3]
   65fa4:	ldrb	r3, [r0, #16]
   65fa8:	cmp	r3, #0
   65fac:	bne	65fc0 <fputs@plt+0x54e28>
   65fb0:	ldrb	r3, [r0, #13]
   65fb4:	cmp	r3, #0
   65fb8:	bne	65fc0 <fputs@plt+0x54e28>
   65fbc:	bl	1bde4 <fputs@plt+0xac4c>
   65fc0:	str	r4, [sp, #24]
   65fc4:	b	65ec4 <fputs@plt+0x54d2c>
   65fc8:	mov	r4, r0
   65fcc:	b	65fc0 <fputs@plt+0x54e28>
   65fd0:	ldr	r2, [fp, #4]
   65fd4:	ldr	r3, [sl, #16]
   65fd8:	add	r3, r3, r2, lsl #4
   65fdc:	ldr	r3, [r3, #4]
   65fe0:	ldr	r4, [r3, #4]
   65fe4:	ldr	r3, [r3]
   65fe8:	str	r3, [r4, #4]
   65fec:	ldrb	r3, [r4, #17]
   65ff0:	cmp	r3, #0
   65ff4:	moveq	r3, #0
   65ff8:	streq	r3, [sp, #24]
   65ffc:	beq	63470 <fputs@plt+0x522d8>
   66000:	ldr	r6, [r4, #44]	; 0x2c
   66004:	ldr	r3, [r4, #12]
   66008:	ldr	r3, [r3, #56]	; 0x38
   6600c:	ldr	r5, [r3, #36]	; 0x24
   66010:	rev	r5, r5
   66014:	mov	r2, r5
   66018:	mov	r1, r6
   6601c:	mov	r0, r4
   66020:	bl	16e3c <fputs@plt+0x5ca4>
   66024:	mov	r7, r0
   66028:	cmp	r0, r6
   6602c:	bhi	660ac <fputs@plt+0x54f14>
   66030:	cmp	r5, #0
   66034:	moveq	r3, #0
   66038:	streq	r3, [sp, #24]
   6603c:	beq	63470 <fputs@plt+0x522d8>
   66040:	mov	r2, #0
   66044:	mov	r1, r2
   66048:	mov	r0, r4
   6604c:	bl	4a288 <fputs@plt+0x390f0>
   66050:	subs	r3, r0, #0
   66054:	str	r3, [sp, #24]
   66058:	bne	660c4 <fputs@plt+0x54f2c>
   6605c:	mov	r0, r4
   66060:	bl	169ac <fputs@plt+0x5814>
   66064:	mov	r3, #0
   66068:	mov	r2, r6
   6606c:	mov	r1, r7
   66070:	mov	r0, r4
   66074:	bl	47650 <fputs@plt+0x364b8>
   66078:	subs	r3, r0, #0
   6607c:	str	r3, [sp, #24]
   66080:	bne	660c4 <fputs@plt+0x54f2c>
   66084:	ldr	r3, [r4, #12]
   66088:	ldr	r0, [r3, #72]	; 0x48
   6608c:	bl	41ba0 <fputs@plt+0x30a08>
   66090:	str	r0, [sp, #24]
   66094:	ldr	r3, [r4, #12]
   66098:	ldr	r2, [r3, #56]	; 0x38
   6609c:	ldr	r3, [r4, #44]	; 0x2c
   660a0:	rev	r3, r3
   660a4:	str	r3, [r2, #28]
   660a8:	b	660b8 <fputs@plt+0x54f20>
   660ac:	ldr	r0, [pc, #3004]	; 66c70 <fputs@plt+0x55ad8>
   660b0:	bl	33174 <fputs@plt+0x21fdc>
   660b4:	str	r0, [sp, #24]
   660b8:	ldr	r3, [sp, #24]
   660bc:	cmp	r3, #0
   660c0:	beq	63484 <fputs@plt+0x522ec>
   660c4:	ldr	r3, [sp, #24]
   660c8:	cmp	r3, #101	; 0x65
   660cc:	bne	671a8 <fputs@plt+0x56010>
   660d0:	mov	r3, #0
   660d4:	str	r3, [sp, #24]
   660d8:	b	63470 <fputs@plt+0x522d8>
   660dc:	ldr	r3, [fp, #4]
   660e0:	cmp	r3, #0
   660e4:	ldrbne	r3, [r9, #87]	; 0x57
   660e8:	orrne	r3, r3, #1
   660ec:	strbne	r3, [r9, #87]	; 0x57
   660f0:	bne	63484 <fputs@plt+0x522ec>
   660f4:	mov	r0, sl
   660f8:	bl	173d0 <fputs@plt+0x6238>
   660fc:	b	63484 <fputs@plt+0x522ec>
   66100:	ldrb	r3, [fp, #12]
   66104:	cmp	r3, #0
   66108:	bne	66118 <fputs@plt+0x54f80>
   6610c:	ldr	r2, [sl, #24]
   66110:	tst	r2, #16384	; 0x4000
   66114:	bne	63484 <fputs@plt+0x522ec>
   66118:	ldr	r1, [fp, #4]
   6611c:	ldr	r2, [sl, #16]
   66120:	add	r2, r2, r1, lsl #4
   66124:	ldr	r4, [r2, #4]
   66128:	ldrb	r2, [r4, #9]
   6612c:	cmp	r2, #0
   66130:	bne	66140 <fputs@plt+0x54fa8>
   66134:	mov	r3, #0
   66138:	str	r3, [sp, #24]
   6613c:	b	63484 <fputs@plt+0x522ec>
   66140:	ldr	r2, [fp, #8]
   66144:	mov	r1, r2
   66148:	str	r2, [sp, #64]	; 0x40
   6614c:	add	r3, r3, #1
   66150:	uxtb	r7, r3
   66154:	ldr	r3, [r4, #4]
   66158:	ldr	r2, [r4]
   6615c:	str	r2, [r3, #4]
   66160:	mov	r5, r1
   66164:	mov	r2, r7
   66168:	mov	r0, r4
   6616c:	bl	168fc <fputs@plt+0x5764>
   66170:	subs	r3, r0, #0
   66174:	str	r3, [sp, #24]
   66178:	beq	661ac <fputs@plt+0x55014>
   6617c:	mov	r3, r9
   66180:	mov	r9, r8
   66184:	mov	r8, sl
   66188:	mov	sl, r3
   6618c:	ldrb	r3, [sp, #24]
   66190:	cmp	r3, #6
   66194:	bne	67448 <fputs@plt+0x562b0>
   66198:	ldr	r2, [fp, #16]
   6619c:	ldr	r1, [pc, #2768]	; 66c74 <fputs@plt+0x55adc>
   661a0:	mov	r0, sl
   661a4:	bl	3da60 <fputs@plt+0x2c8c8>
   661a8:	b	67448 <fputs@plt+0x562b0>
   661ac:	ldr	r6, [r4, #4]
   661b0:	ldr	r0, [r6, #72]	; 0x48
   661b4:	cmp	r0, #0
   661b8:	bne	661f8 <fputs@plt+0x55060>
   661bc:	mov	r0, #16
   661c0:	mov	r1, #0
   661c4:	bl	1c2dc <fputs@plt+0xb144>
   661c8:	cmp	r0, #0
   661cc:	beq	66f88 <fputs@plt+0x55df0>
   661d0:	ldr	r3, [sp, #64]	; 0x40
   661d4:	str	r3, [r0, #4]
   661d8:	str	r4, [r0]
   661dc:	ldr	r3, [r6, #72]	; 0x48
   661e0:	str	r3, [r0, #12]
   661e4:	str	r0, [r6, #72]	; 0x48
   661e8:	b	66218 <fputs@plt+0x55080>
   661ec:	ldr	r0, [r0, #12]
   661f0:	cmp	r0, #0
   661f4:	beq	661bc <fputs@plt+0x55024>
   661f8:	ldr	r3, [r0, #4]
   661fc:	cmp	r5, r3
   66200:	bne	661ec <fputs@plt+0x55054>
   66204:	ldr	r3, [r0]
   66208:	cmp	r4, r3
   6620c:	bne	661ec <fputs@plt+0x55054>
   66210:	cmp	r0, #0
   66214:	beq	661bc <fputs@plt+0x55024>
   66218:	ldrb	r3, [r0, #8]
   6621c:	cmp	r3, r7
   66220:	strbcc	r7, [r0, #8]
   66224:	b	66134 <fputs@plt+0x54f9c>
   66228:	ldr	r4, [fp, #16]
   6622c:	ldr	r0, [sl, #316]	; 0x13c
   66230:	cmp	r0, #0
   66234:	ble	66244 <fputs@plt+0x550ac>
   66238:	ldr	r3, [sl, #340]	; 0x154
   6623c:	cmp	r3, #0
   66240:	beq	67b58 <fputs@plt+0x569c0>
   66244:	cmp	r4, #0
   66248:	beq	66f2c <fputs@plt+0x55d94>
   6624c:	ldr	r3, [r4, #8]
   66250:	ldr	r5, [r3]
   66254:	ldr	r3, [r5, #56]	; 0x38
   66258:	cmp	r3, #0
   6625c:	beq	67b40 <fputs@plt+0x569a8>
   66260:	cmp	r0, #0
   66264:	ble	662c8 <fputs@plt+0x55130>
   66268:	ldr	r2, [sl, #340]	; 0x154
   6626c:	ldr	r3, [r2]
   66270:	cmp	r3, r4
   66274:	beq	67b4c <fputs@plt+0x569b4>
   66278:	mov	r3, #0
   6627c:	add	r3, r3, #1
   66280:	cmp	r0, r3
   66284:	beq	662c8 <fputs@plt+0x55130>
   66288:	ldr	r1, [r2, #4]!
   6628c:	cmp	r4, r1
   66290:	bne	6627c <fputs@plt+0x550e4>
   66294:	mov	r3, #0
   66298:	str	r3, [sp, #24]
   6629c:	ldr	r1, [r4, #8]
   662a0:	mov	r0, r9
   662a4:	bl	24fd8 <fputs@plt+0x13e40>
   662a8:	ldr	r3, [sp, #24]
   662ac:	cmp	r3, #0
   662b0:	beq	63484 <fputs@plt+0x522ec>
   662b4:	mov	r3, r9
   662b8:	mov	r9, r8
   662bc:	mov	r8, sl
   662c0:	mov	sl, r3
   662c4:	b	67448 <fputs@plt+0x562b0>
   662c8:	mov	r0, sl
   662cc:	bl	2d138 <fputs@plt+0x1bfa0>
   662d0:	subs	r3, r0, #0
   662d4:	str	r3, [sp, #24]
   662d8:	bne	6629c <fputs@plt+0x55104>
   662dc:	ldr	r3, [r5, #56]	; 0x38
   662e0:	ldr	r0, [r4, #8]
   662e4:	blx	r3
   662e8:	subs	r3, r0, #0
   662ec:	str	r3, [sp, #24]
   662f0:	bne	6629c <fputs@plt+0x55104>
   662f4:	ldr	r1, [sl, #436]	; 0x1b4
   662f8:	ldr	r2, [sl, #432]	; 0x1b0
   662fc:	ldr	r0, [sl, #340]	; 0x154
   66300:	ldr	r3, [sl, #316]	; 0x13c
   66304:	add	ip, r3, #1
   66308:	str	ip, [sl, #316]	; 0x13c
   6630c:	str	r4, [r0, r3, lsl #2]
   66310:	ldr	r3, [r4, #12]
   66314:	add	r3, r3, #1
   66318:	str	r3, [r4, #12]
   6631c:	adds	r3, r1, r2
   66320:	str	r3, [sp, #24]
   66324:	beq	6629c <fputs@plt+0x55104>
   66328:	sub	r2, r3, #1
   6632c:	mov	r1, #0
   66330:	mov	r0, sl
   66334:	bl	19a28 <fputs@plt+0x8890>
   66338:	str	r0, [sp, #24]
   6633c:	b	6629c <fputs@plt+0x55104>
   66340:	mov	r2, #40	; 0x28
   66344:	mov	r1, #0
   66348:	add	r0, sp, #320	; 0x140
   6634c:	bl	10f64 <memset@plt>
   66350:	str	sl, [sp, #352]	; 0x160
   66354:	ldr	r1, [fp, #8]
   66358:	add	r1, r1, r1, lsl #2
   6635c:	ldr	r3, [sp, #32]
   66360:	add	r1, r3, r1, lsl #3
   66364:	add	r0, sp, #320	; 0x140
   66368:	bl	2abe8 <fputs@plt+0x19a50>
   6636c:	str	r0, [sp, #24]
   66370:	add	r0, sp, #320	; 0x140
   66374:	bl	2ec10 <fputs@plt+0x1da78>
   66378:	subs	r1, r0, #0
   6637c:	beq	664a4 <fputs@plt+0x5530c>
   66380:	ldr	r2, [fp, #4]
   66384:	ldr	r3, [sl, #16]
   66388:	ldr	r2, [r3, r2, lsl #4]
   6638c:	mov	r0, sl
   66390:	bl	18534 <fputs@plt+0x739c>
   66394:	mov	r4, r0
   66398:	ldr	r3, [r0, #52]	; 0x34
   6639c:	ldr	r5, [r3]
   663a0:	mov	r1, r5
   663a4:	add	r0, sl, #320	; 0x140
   663a8:	bl	1549c <fputs@plt+0x4304>
   663ac:	subs	r2, r0, #0
   663b0:	beq	66434 <fputs@plt+0x5529c>
   663b4:	ldr	r1, [r2]
   663b8:	ldr	r3, [r1, #4]
   663bc:	cmp	r3, #0
   663c0:	beq	66434 <fputs@plt+0x5529c>
   663c4:	ldr	r1, [r1, #20]
   663c8:	cmp	r1, #0
   663cc:	beq	66434 <fputs@plt+0x5529c>
   663d0:	add	r1, r9, #44	; 0x2c
   663d4:	str	r1, [sp]
   663d8:	mov	r1, r4
   663dc:	mov	r0, sl
   663e0:	bl	3e1ec <fputs@plt+0x2d054>
   663e4:	subs	r3, r0, #0
   663e8:	str	r3, [sp, #24]
   663ec:	bne	66418 <fputs@plt+0x55280>
   663f0:	mov	r1, r4
   663f4:	mov	r0, sl
   663f8:	bl	19990 <fputs@plt+0x87f8>
   663fc:	cmp	r0, #0
   66400:	beq	66498 <fputs@plt+0x55300>
   66404:	mov	r0, sl
   66408:	bl	2d138 <fputs@plt+0x1bfa0>
   6640c:	subs	r3, r0, #0
   66410:	str	r3, [sp, #24]
   66414:	beq	6646c <fputs@plt+0x552d4>
   66418:	mov	r3, r9
   6641c:	mov	r9, r8
   66420:	mov	r8, sl
   66424:	mov	sl, r3
   66428:	add	r0, sp, #320	; 0x140
   6642c:	bl	21754 <fputs@plt+0x105bc>
   66430:	b	67448 <fputs@plt+0x562b0>
   66434:	mov	r3, r9
   66438:	mov	r9, r8
   6643c:	mov	r8, sl
   66440:	mov	sl, r3
   66444:	mov	r2, r5
   66448:	ldr	r1, [pc, #2088]	; 66c78 <fputs@plt+0x55ae0>
   6644c:	mov	r0, r8
   66450:	bl	3db1c <fputs@plt+0x2c984>
   66454:	str	r0, [sl, #44]	; 0x2c
   66458:	add	r0, sp, #320	; 0x140
   6645c:	bl	21754 <fputs@plt+0x105bc>
   66460:	mov	r3, #1
   66464:	str	r3, [sp, #24]
   66468:	b	67448 <fputs@plt+0x562b0>
   6646c:	mov	r1, r4
   66470:	mov	r0, sl
   66474:	bl	19990 <fputs@plt+0x87f8>
   66478:	ldr	r2, [sl, #340]	; 0x154
   6647c:	ldr	r3, [sl, #316]	; 0x13c
   66480:	add	r1, r3, #1
   66484:	str	r1, [sl, #316]	; 0x13c
   66488:	str	r0, [r2, r3, lsl #2]
   6648c:	ldr	r3, [r0, #12]
   66490:	add	r3, r3, #1
   66494:	str	r3, [r0, #12]
   66498:	add	r0, sp, #320	; 0x140
   6649c:	bl	21754 <fputs@plt+0x105bc>
   664a0:	b	664b8 <fputs@plt+0x55320>
   664a4:	add	r0, sp, #320	; 0x140
   664a8:	bl	21754 <fputs@plt+0x105bc>
   664ac:	ldr	r3, [sp, #24]
   664b0:	cmp	r3, #0
   664b4:	bne	671bc <fputs@plt+0x56024>
   664b8:	mov	r3, #0
   664bc:	str	r3, [sp, #24]
   664c0:	b	63484 <fputs@plt+0x522ec>
   664c4:	ldr	r3, [sl, #168]	; 0xa8
   664c8:	add	r3, r3, #1
   664cc:	str	r3, [sl, #168]	; 0xa8
   664d0:	ldr	r2, [fp, #4]
   664d4:	ldr	r3, [sl, #16]
   664d8:	ldr	r2, [r3, r2, lsl #4]
   664dc:	ldr	r1, [fp, #16]
   664e0:	mov	r0, sl
   664e4:	bl	18534 <fputs@plt+0x739c>
   664e8:	subs	r4, r0, #0
   664ec:	beq	665c4 <fputs@plt+0x5542c>
   664f0:	ldr	r3, [r4, #56]	; 0x38
   664f4:	cmp	r3, #0
   664f8:	beq	665c4 <fputs@plt+0x5542c>
   664fc:	ldr	r2, [r3, #8]
   66500:	ldr	r2, [r2, #4]
   66504:	cmp	r2, #0
   66508:	bgt	66550 <fputs@plt+0x553b8>
   6650c:	ldr	r3, [r3, #24]
   66510:	cmp	r3, #0
   66514:	beq	6656c <fputs@plt+0x553d4>
   66518:	ldr	r2, [r3, #8]
   6651c:	ldr	r2, [r2, #4]
   66520:	cmp	r2, #0
   66524:	ble	6650c <fputs@plt+0x55374>
   66528:	mov	r3, r9
   6652c:	mov	r9, r8
   66530:	mov	r8, sl
   66534:	mov	sl, r3
   66538:	mov	r3, #6
   6653c:	str	r3, [sp, #24]
   66540:	ldr	r3, [r8, #168]	; 0xa8
   66544:	sub	r3, r3, #1
   66548:	str	r3, [r8, #168]	; 0xa8
   6654c:	b	67448 <fputs@plt+0x562b0>
   66550:	mov	r3, r9
   66554:	mov	r9, r8
   66558:	mov	r8, sl
   6655c:	mov	sl, r3
   66560:	mov	r3, #6
   66564:	str	r3, [sp, #24]
   66568:	b	66540 <fputs@plt+0x553a8>
   6656c:	mov	r1, r4
   66570:	mov	r0, sl
   66574:	bl	199c8 <fputs@plt+0x8830>
   66578:	mov	r5, r0
   6657c:	ldr	r3, [r0, #4]
   66580:	ldr	r3, [r3]
   66584:	ldr	r3, [r3, #20]
   66588:	ldr	r0, [r0, #8]
   6658c:	blx	r3
   66590:	subs	r3, r0, #0
   66594:	str	r3, [sp, #24]
   66598:	beq	665b0 <fputs@plt+0x55418>
   6659c:	mov	r3, r9
   665a0:	mov	r9, r8
   665a4:	mov	r8, sl
   665a8:	mov	sl, r3
   665ac:	b	66540 <fputs@plt+0x553a8>
   665b0:	mov	r3, #0
   665b4:	str	r3, [r5, #8]
   665b8:	str	r3, [r4, #56]	; 0x38
   665bc:	mov	r0, r5
   665c0:	bl	20224 <fputs@plt+0xf08c>
   665c4:	ldr	r3, [sl, #168]	; 0xa8
   665c8:	sub	r3, r3, #1
   665cc:	str	r3, [sl, #168]	; 0xa8
   665d0:	mov	r3, #0
   665d4:	str	r3, [sp, #24]
   665d8:	b	63484 <fputs@plt+0x522ec>
   665dc:	mov	r3, #0
   665e0:	str	r3, [sp, #320]	; 0x140
   665e4:	ldr	r3, [fp, #16]
   665e8:	ldr	r4, [r3, #8]
   665ec:	cmp	r4, #0
   665f0:	beq	66690 <fputs@plt+0x554f8>
   665f4:	ldr	r5, [r4]
   665f8:	cmp	r5, #0
   665fc:	beq	666ac <fputs@plt+0x55514>
   66600:	ldr	r3, [r5, #24]
   66604:	add	r1, sp, #320	; 0x140
   66608:	mov	r0, r4
   6660c:	blx	r3
   66610:	mov	r6, r0
   66614:	str	r0, [sp, #24]
   66618:	mov	r1, r4
   6661c:	mov	r0, r9
   66620:	bl	24fd8 <fputs@plt+0x13e40>
   66624:	cmp	r6, #0
   66628:	bne	671d0 <fputs@plt+0x56038>
   6662c:	ldr	r3, [sp, #320]	; 0x140
   66630:	str	r4, [r3]
   66634:	ldr	r1, [fp, #4]
   66638:	mov	r3, #2
   6663c:	str	r3, [sp]
   66640:	mvn	r3, #0
   66644:	mov	r2, #0
   66648:	mov	r0, r9
   6664c:	bl	4e218 <fputs@plt+0x3d080>
   66650:	cmp	r0, #0
   66654:	beq	66670 <fputs@plt+0x554d8>
   66658:	ldr	r3, [sp, #320]	; 0x140
   6665c:	str	r3, [r0, #16]
   66660:	ldr	r3, [r4, #4]
   66664:	add	r3, r3, #1
   66668:	str	r3, [r4, #4]
   6666c:	b	63484 <fputs@plt+0x522ec>
   66670:	mov	r3, r9
   66674:	mov	r9, r8
   66678:	mov	r8, sl
   6667c:	mov	sl, r3
   66680:	ldr	r3, [r5, #28]
   66684:	ldr	r0, [sp, #320]	; 0x140
   66688:	blx	r3
   6668c:	b	672ec <fputs@plt+0x56154>
   66690:	mov	r3, r9
   66694:	mov	r9, r8
   66698:	mov	r8, sl
   6669c:	mov	sl, r3
   666a0:	mov	r3, #6
   666a4:	str	r3, [sp, #24]
   666a8:	b	67448 <fputs@plt+0x562b0>
   666ac:	mov	r3, r9
   666b0:	mov	r9, r8
   666b4:	mov	r8, sl
   666b8:	mov	sl, r3
   666bc:	mov	r3, #6
   666c0:	str	r3, [sp, #24]
   666c4:	b	67448 <fputs@plt+0x562b0>
   666c8:	ldr	r1, [fp, #12]
   666cc:	add	r1, r1, r1, lsl #2
   666d0:	ldr	ip, [sp, #32]
   666d4:	add	r2, ip, r1, lsl #3
   666d8:	ldr	r0, [fp, #4]
   666dc:	ldr	r3, [r9, #56]	; 0x38
   666e0:	ldr	r5, [r3, r0, lsl #2]
   666e4:	ldr	r4, [r5, #16]
   666e8:	ldr	r7, [r4]
   666ec:	ldr	r6, [r7]
   666f0:	ldr	r3, [r2, #40]	; 0x28
   666f4:	ldr	r1, [ip, r1, lsl #3]
   666f8:	ldr	ip, [r9, #12]
   666fc:	cmp	r3, #0
   66700:	ble	66720 <fputs@plt+0x55588>
   66704:	add	r2, r2, #80	; 0x50
   66708:	mov	r0, ip
   6670c:	add	lr, ip, r3, lsl #2
   66710:	str	r2, [r0], #4
   66714:	add	r2, r2, #40	; 0x28
   66718:	cmp	r0, lr
   6671c:	bne	66710 <fputs@plt+0x55578>
   66720:	ldr	r2, [fp, #16]
   66724:	str	ip, [sp]
   66728:	mov	r0, r4
   6672c:	ldr	ip, [r6, #32]
   66730:	blx	ip
   66734:	str	r0, [sp, #24]
   66738:	mov	r1, r7
   6673c:	mov	r0, r9
   66740:	bl	24fd8 <fputs@plt+0x13e40>
   66744:	ldr	r3, [sp, #24]
   66748:	cmp	r3, #0
   6674c:	bne	671e4 <fputs@plt+0x5604c>
   66750:	ldr	r3, [r6, #40]	; 0x28
   66754:	mov	r0, r4
   66758:	blx	r3
   6675c:	mov	r3, #0
   66760:	strb	r3, [r5, #2]
   66764:	cmp	r0, #0
   66768:	streq	r0, [sp, #24]
   6676c:	beq	63484 <fputs@plt+0x522ec>
   66770:	b	63470 <fputs@plt+0x522d8>
   66774:	ldr	r2, [fp, #4]
   66778:	ldr	r3, [r9, #56]	; 0x38
   6677c:	ldr	r5, [r3, r2, lsl #2]
   66780:	ldr	r4, [fp, #12]
   66784:	add	r4, r4, r4, lsl #2
   66788:	ldr	r3, [sp, #32]
   6678c:	add	r4, r3, r4, lsl #3
   66790:	ldrb	r3, [r5, #2]
   66794:	cmp	r3, #0
   66798:	beq	667a8 <fputs@plt+0x55610>
   6679c:	mov	r0, r4
   667a0:	bl	219f0 <fputs@plt+0x10858>
   667a4:	b	63484 <fputs@plt+0x522ec>
   667a8:	ldr	r3, [r5, #16]
   667ac:	ldr	r6, [r3]
   667b0:	ldr	r7, [r6]
   667b4:	mov	r2, #32
   667b8:	mov	r1, #0
   667bc:	add	r0, sp, #320	; 0x140
   667c0:	bl	10f64 <memset@plt>
   667c4:	str	r4, [sp, #320]	; 0x140
   667c8:	ldrh	r3, [r4, #8]
   667cc:	and	r3, r3, #15872	; 0x3e00
   667d0:	orr	r3, r3, #1
   667d4:	strh	r3, [r4, #8]
   667d8:	ldr	r3, [r7, #44]	; 0x2c
   667dc:	ldr	r2, [fp, #8]
   667e0:	add	r1, sp, #320	; 0x140
   667e4:	ldr	r0, [r5, #16]
   667e8:	blx	r3
   667ec:	mov	r7, r0
   667f0:	str	r0, [sp, #24]
   667f4:	mov	r1, r6
   667f8:	mov	r0, r9
   667fc:	bl	24fd8 <fputs@plt+0x13e40>
   66800:	ldr	r5, [sp, #340]	; 0x154
   66804:	cmp	r5, #0
   66808:	bne	67b84 <fputs@plt+0x569ec>
   6680c:	ldr	r1, [sp, #40]	; 0x28
   66810:	mov	r0, r4
   66814:	bl	2aa84 <fputs@plt+0x198ec>
   66818:	mov	r0, r4
   6681c:	bl	170f0 <fputs@plt+0x5f58>
   66820:	cmp	r0, #0
   66824:	bne	672cc <fputs@plt+0x56134>
   66828:	cmp	r7, #0
   6682c:	beq	63484 <fputs@plt+0x522ec>
   66830:	mov	r3, r9
   66834:	mov	r9, r8
   66838:	mov	r8, sl
   6683c:	mov	sl, r3
   66840:	b	67448 <fputs@plt+0x562b0>
   66844:	ldr	r2, [fp, #4]
   66848:	ldr	r3, [r9, #56]	; 0x38
   6684c:	ldr	r4, [r3, r2, lsl #2]
   66850:	ldrb	r3, [r4, #2]
   66854:	cmp	r3, #0
   66858:	bne	63484 <fputs@plt+0x522ec>
   6685c:	ldr	r0, [r4, #16]
   66860:	ldr	r6, [r0]
   66864:	ldr	r5, [r6]
   66868:	ldr	r3, [r5, #36]	; 0x24
   6686c:	blx	r3
   66870:	mov	r7, r0
   66874:	mov	r1, r6
   66878:	mov	r0, r9
   6687c:	bl	24fd8 <fputs@plt+0x13e40>
   66880:	cmp	r7, #0
   66884:	bne	66fa4 <fputs@plt+0x55e0c>
   66888:	ldr	r3, [r5, #40]	; 0x28
   6688c:	ldr	r0, [r4, #16]
   66890:	blx	r3
   66894:	subs	r3, r0, #0
   66898:	str	r3, [sp, #24]
   6689c:	strne	r7, [sp, #24]
   668a0:	bne	63c7c <fputs@plt+0x52ae4>
   668a4:	b	63c68 <fputs@plt+0x52ad0>
   668a8:	ldr	r3, [fp, #16]
   668ac:	ldr	r5, [r3, #8]
   668b0:	ldr	r4, [fp, #4]
   668b4:	add	r4, r4, r4, lsl #2
   668b8:	ldr	r3, [sp, #32]
   668bc:	add	r4, r3, r4, lsl #3
   668c0:	mov	r1, #1
   668c4:	mov	r0, r4
   668c8:	bl	2aa84 <fputs@plt+0x198ec>
   668cc:	subs	r3, r0, #0
   668d0:	str	r3, [sp, #24]
   668d4:	bne	671f8 <fputs@plt+0x56060>
   668d8:	ldr	r3, [r5]
   668dc:	ldr	r3, [r3, #76]	; 0x4c
   668e0:	ldr	r1, [r4, #16]
   668e4:	mov	r0, r5
   668e8:	blx	r3
   668ec:	mov	r4, r0
   668f0:	str	r0, [sp, #24]
   668f4:	mov	r1, r5
   668f8:	mov	r0, r9
   668fc:	bl	24fd8 <fputs@plt+0x13e40>
   66900:	ldrb	r3, [r9, #87]	; 0x57
   66904:	bic	r3, r3, #1
   66908:	strb	r3, [r9, #87]	; 0x57
   6690c:	cmp	r4, #0
   66910:	beq	63484 <fputs@plt+0x522ec>
   66914:	mov	r3, r9
   66918:	mov	r9, r8
   6691c:	mov	r8, sl
   66920:	mov	sl, r3
   66924:	b	67448 <fputs@plt+0x562b0>
   66928:	ldr	r3, [fp, #16]
   6692c:	ldr	r4, [r3, #8]
   66930:	cmp	r4, #0
   66934:	beq	66a5c <fputs@plt+0x558c4>
   66938:	ldr	r0, [r4]
   6693c:	cmp	r0, #0
   66940:	beq	66a78 <fputs@plt+0x558e0>
   66944:	ldr	r1, [fp, #8]
   66948:	ldr	r3, [r0, #52]	; 0x34
   6694c:	cmp	r3, #0
   66950:	beq	63484 <fputs@plt+0x522ec>
   66954:	ldrb	r5, [sl, #74]	; 0x4a
   66958:	ldr	r2, [r9, #12]
   6695c:	ldr	r3, [fp, #12]
   66960:	add	r3, r3, r3, lsl #2
   66964:	ldr	ip, [sp, #32]
   66968:	add	r3, ip, r3, lsl #3
   6696c:	cmp	r1, #0
   66970:	ble	6698c <fputs@plt+0x557f4>
   66974:	mov	ip, r2
   66978:	add	lr, r2, r1, lsl #2
   6697c:	str	r3, [ip], #4
   66980:	add	r3, r3, #40	; 0x28
   66984:	cmp	ip, lr
   66988:	bne	6697c <fputs@plt+0x557e4>
   6698c:	ldrb	r3, [fp, #3]
   66990:	strb	r3, [sl, #74]	; 0x4a
   66994:	ldr	r6, [r0, #52]	; 0x34
   66998:	add	r3, sp, #320	; 0x140
   6699c:	mov	r0, r4
   669a0:	blx	r6
   669a4:	mov	r6, r0
   669a8:	str	r0, [sp, #24]
   669ac:	strb	r5, [sl, #74]	; 0x4a
   669b0:	mov	r1, r4
   669b4:	mov	r0, r9
   669b8:	bl	24fd8 <fputs@plt+0x13e40>
   669bc:	cmp	r6, #0
   669c0:	bne	66a14 <fputs@plt+0x5587c>
   669c4:	ldr	r3, [fp, #4]
   669c8:	cmp	r3, #0
   669cc:	beq	669e8 <fputs@plt+0x55850>
   669d0:	ldr	r3, [sp, #320]	; 0x140
   669d4:	str	r3, [sp, #44]	; 0x2c
   669d8:	ldr	r2, [sp, #324]	; 0x144
   669dc:	str	r2, [sp, #48]	; 0x30
   669e0:	str	r3, [sl, #32]
   669e4:	str	r2, [sl, #36]	; 0x24
   669e8:	ldr	r3, [r9, #92]	; 0x5c
   669ec:	add	r3, r3, #1
   669f0:	str	r3, [r9, #92]	; 0x5c
   669f4:	ldr	r3, [sp, #24]
   669f8:	cmp	r3, #0
   669fc:	beq	63484 <fputs@plt+0x522ec>
   66a00:	mov	r3, r9
   66a04:	mov	r9, r8
   66a08:	mov	r8, sl
   66a0c:	mov	sl, r3
   66a10:	b	67448 <fputs@plt+0x562b0>
   66a14:	ldrb	r3, [sp, #24]
   66a18:	cmp	r3, #19
   66a1c:	bne	669e8 <fputs@plt+0x55850>
   66a20:	ldr	r3, [fp, #16]
   66a24:	ldrb	r3, [r3, #16]
   66a28:	cmp	r3, #0
   66a2c:	beq	669e8 <fputs@plt+0x55850>
   66a30:	ldrb	r3, [fp, #3]
   66a34:	cmp	r3, #4
   66a38:	beq	66a94 <fputs@plt+0x558fc>
   66a3c:	mov	r2, r9
   66a40:	mov	r9, r8
   66a44:	mov	r8, sl
   66a48:	mov	sl, r2
   66a4c:	cmp	r3, #5
   66a50:	moveq	r3, #2
   66a54:	strb	r3, [r2, #86]	; 0x56
   66a58:	b	67448 <fputs@plt+0x562b0>
   66a5c:	mov	r3, r9
   66a60:	mov	r9, r8
   66a64:	mov	r8, sl
   66a68:	mov	sl, r3
   66a6c:	mov	r3, #6
   66a70:	str	r3, [sp, #24]
   66a74:	b	67448 <fputs@plt+0x562b0>
   66a78:	mov	r3, r9
   66a7c:	mov	r9, r8
   66a80:	mov	r8, sl
   66a84:	mov	sl, r3
   66a88:	mov	r3, #6
   66a8c:	str	r3, [sp, #24]
   66a90:	b	67448 <fputs@plt+0x562b0>
   66a94:	mov	r3, #0
   66a98:	str	r3, [sp, #24]
   66a9c:	b	63484 <fputs@plt+0x522ec>
   66aa0:	mov	r1, fp
   66aa4:	mov	r0, r9
   66aa8:	bl	21bd8 <fputs@plt+0x10a40>
   66aac:	ldr	r2, [fp, #4]
   66ab0:	ldr	r3, [sl, #16]
   66ab4:	add	r3, r3, r2, lsl #4
   66ab8:	ldr	r3, [r3, #4]
   66abc:	ldr	r3, [r3, #4]
   66ac0:	ldr	r3, [r3, #44]	; 0x2c
   66ac4:	str	r3, [r0]
   66ac8:	mov	r3, #0
   66acc:	str	r3, [r0, #4]
   66ad0:	b	63484 <fputs@plt+0x522ec>
   66ad4:	mov	r1, fp
   66ad8:	mov	r0, r9
   66adc:	bl	21bd8 <fputs@plt+0x10a40>
   66ae0:	ldr	r2, [fp, #4]
   66ae4:	ldr	r3, [sl, #16]
   66ae8:	add	r3, r3, r2, lsl #4
   66aec:	ldr	r2, [r3, #4]
   66af0:	ldr	r3, [fp, #12]
   66af4:	cmp	r3, #0
   66af8:	beq	67bcc <fputs@plt+0x56a34>
   66afc:	ldr	ip, [r2, #4]
   66b00:	ldr	r1, [ip, #44]	; 0x2c
   66b04:	cmp	r3, r1
   66b08:	movcc	r3, r1
   66b0c:	ldr	r1, [r2]
   66b10:	str	r1, [ip, #4]
   66b14:	ldr	r2, [r2, #4]
   66b18:	ldr	r2, [r2]
   66b1c:	cmp	r3, #0
   66b20:	strgt	r3, [r2, #164]	; 0xa4
   66b24:	ldr	r2, [r2, #164]	; 0xa4
   66b28:	asr	r3, r2, #31
   66b2c:	strd	r2, [r0]
   66b30:	b	63484 <fputs@plt+0x522ec>
   66b34:	ldr	r3, [sl, #180]	; 0xb4
   66b38:	cmp	r3, #0
   66b3c:	beq	66e78 <fputs@plt+0x55ce0>
   66b40:	ldrb	r3, [r9, #87]	; 0x57
   66b44:	tst	r3, #2
   66b48:	bne	66e78 <fputs@plt+0x55ce0>
   66b4c:	ldr	r4, [fp, #16]
   66b50:	cmp	r4, #0
   66b54:	beq	66bc0 <fputs@plt+0x55a28>
   66b58:	mov	r3, #0
   66b5c:	str	r3, [sp, #212]	; 0xd4
   66b60:	ldr	r2, [r9]
   66b64:	mov	r0, r2
   66b68:	str	r2, [sp, #80]	; 0x50
   66b6c:	ldr	r1, [r2, #92]	; 0x5c
   66b70:	add	r2, sp, #320	; 0x140
   66b74:	str	r2, [sp, #220]	; 0xdc
   66b78:	str	r2, [sp, #224]	; 0xe0
   66b7c:	str	r0, [sp, #216]	; 0xd8
   66b80:	str	r3, [sp, #228]	; 0xe4
   66b84:	mov	r2, #100	; 0x64
   66b88:	str	r2, [sp, #232]	; 0xe8
   66b8c:	str	r1, [sp, #236]	; 0xec
   66b90:	strb	r3, [sp, #240]	; 0xf0
   66b94:	strb	r3, [sp, #241]	; 0xf1
   66b98:	ldr	r3, [r0, #164]	; 0xa4
   66b9c:	cmp	r3, #1
   66ba0:	ble	66c1c <fputs@plt+0x55a84>
   66ba4:	ldrb	r3, [r4]
   66ba8:	cmp	r3, #0
   66bac:	beq	66e50 <fputs@plt+0x55cb8>
   66bb0:	mov	r5, r4
   66bb4:	ldr	r6, [pc, #192]	; 66c7c <fputs@plt+0x55ae4>
   66bb8:	mov	r7, #3
   66bbc:	b	66c00 <fputs@plt+0x55a68>
   66bc0:	ldr	r4, [r9, #168]	; 0xa8
   66bc4:	cmp	r4, #0
   66bc8:	beq	66e78 <fputs@plt+0x55ce0>
   66bcc:	b	66b58 <fputs@plt+0x559c0>
   66bd0:	mov	r2, r7
   66bd4:	mov	r1, r6
   66bd8:	add	r0, sp, #216	; 0xd8
   66bdc:	bl	2d354 <fputs@plt+0x1c1bc>
   66be0:	sub	r2, r4, r5
   66be4:	mov	r1, r5
   66be8:	add	r0, sp, #216	; 0xd8
   66bec:	bl	2d354 <fputs@plt+0x1c1bc>
   66bf0:	ldrb	r3, [r4]
   66bf4:	cmp	r3, #0
   66bf8:	beq	66e50 <fputs@plt+0x55cb8>
   66bfc:	mov	r5, r4
   66c00:	ldrb	r3, [r4], #1
   66c04:	cmp	r3, #10
   66c08:	beq	66bd0 <fputs@plt+0x55a38>
   66c0c:	ldrb	r3, [r4]
   66c10:	cmp	r3, #0
   66c14:	bne	66c00 <fputs@plt+0x55a68>
   66c18:	b	66bd0 <fputs@plt+0x55a38>
   66c1c:	ldrsh	r3, [r9, #68]	; 0x44
   66c20:	cmp	r3, #0
   66c24:	movne	r7, r4
   66c28:	movne	r3, #1
   66c2c:	strne	r3, [sp, #64]	; 0x40
   66c30:	bne	66e04 <fputs@plt+0x55c6c>
   66c34:	mov	r0, r4
   66c38:	bl	1b3e0 <fputs@plt+0xa248>
   66c3c:	mov	r2, r0
   66c40:	mov	r1, r4
   66c44:	add	r0, sp, #216	; 0xd8
   66c48:	bl	2d354 <fputs@plt+0x1c1bc>
   66c4c:	b	66e50 <fputs@plt+0x55cb8>
   66c50:	strdeq	r6, [r8], -r8
   66c54:	strdeq	r6, [r8], -r0
   66c58:	andeq	r6, r8, r0, lsl r9
   66c5c:	andeq	r0, r0, r2, lsl #20
   66c60:	andeq	r6, r8, r0, lsr #14
   66c64:	andeq	r6, r8, r0, lsl #14
   66c68:	andeq	r6, r8, r4, asr #18
   66c6c:	andeq	r6, r8, ip, ror #18
   66c70:	andeq	lr, r0, r4, lsl r8
   66c74:	andeq	r6, r8, r4, asr #27
   66c78:	andeq	r6, r8, ip, ror #4
   66c7c:	andeq	r6, r8, r4, ror #27
   66c80:	ldrdeq	r4, [r8], -r0
   66c84:	andeq	r4, r8, ip, lsl #27
   66c88:	muleq	r8, r4, sp
   66c8c:	strdeq	r6, [r8], -r0
   66c90:	ldrdeq	r8, [r8], -ip
   66c94:	andeq	r6, r8, r0, lsl #28
   66c98:	andeq	r6, r8, r4, lsr fp
   66c9c:	andeq	r5, r8, r0, lsl r5
   66ca0:	andeq	r6, r8, r8, lsl #28
   66ca4:	andeq	r0, r0, sl, lsl #24
   66ca8:	andeq	r4, r8, ip, asr pc
   66cac:	muleq	r8, r8, r9
   66cb0:			; <UNDEFINED> instruction: 0x000869bc
   66cb4:	andeq	r6, r8, r4, asr #19
   66cb8:	andeq	r6, r8, r8, asr sl
   66cbc:	andeq	r6, r8, r0, asr #21
   66cc0:	andeq	r6, r8, r8, lsr fp
   66cc4:	strdeq	r6, [r8], -ip
   66cc8:	andeq	r6, r8, r0, ror ip
   66ccc:	andeq	r6, r8, ip, lsl #26
   66cd0:	andeq	r2, r8, r0, lsl #7
   66cd4:	andeq	r4, r8, r4, lsr sp
   66cd8:	andeq	r6, r8, r8, ror #27
   66cdc:	mov	r6, r0
   66ce0:	mov	r2, r5
   66ce4:	mov	r1, r7
   66ce8:	add	r0, sp, #216	; 0xd8
   66cec:	bl	2d354 <fputs@plt+0x1c1bc>
   66cf0:	add	r4, r7, r5
   66cf4:	cmp	r6, #0
   66cf8:	beq	66e50 <fputs@plt+0x55cb8>
   66cfc:	ldrb	r3, [r7, r5]
   66d00:	cmp	r3, #63	; 0x3f
   66d04:	beq	66dd0 <fputs@plt+0x55c38>
   66d08:	mov	r2, r6
   66d0c:	mov	r1, r4
   66d10:	mov	r0, r9
   66d14:	bl	1e4dc <fputs@plt+0xd344>
   66d18:	str	r0, [sp, #212]	; 0xd4
   66d1c:	add	r7, r4, r6
   66d20:	ldr	r3, [sp, #212]	; 0xd4
   66d24:	add	r2, r3, #1
   66d28:	str	r2, [sp, #64]	; 0x40
   66d2c:	add	r3, r3, r3, lsl #2
   66d30:	lsl	r3, r3, #3
   66d34:	sub	r3, r3, #40	; 0x28
   66d38:	ldr	r1, [r9, #60]	; 0x3c
   66d3c:	add	r4, r1, r3
   66d40:	ldrh	r2, [r4, #8]
   66d44:	tst	r2, #1
   66d48:	bne	66df4 <fputs@plt+0x55c5c>
   66d4c:	tst	r2, #4
   66d50:	bne	66e88 <fputs@plt+0x55cf0>
   66d54:	tst	r2, #8
   66d58:	bne	66e9c <fputs@plt+0x55d04>
   66d5c:	tst	r2, #2
   66d60:	beq	66eb0 <fputs@plt+0x55d18>
   66d64:	ldr	r6, [sp, #80]	; 0x50
   66d68:	ldrb	r5, [r6, #66]	; 0x42
   66d6c:	cmp	r5, #1
   66d70:	beq	67be4 <fputs@plt+0x56a4c>
   66d74:	mov	r2, #40	; 0x28
   66d78:	mov	r1, #0
   66d7c:	add	r0, sp, #248	; 0xf8
   66d80:	bl	10f64 <memset@plt>
   66d84:	str	r6, [sp, #280]	; 0x118
   66d88:	ldr	r2, [r4, #12]
   66d8c:	ldr	r1, [r4, #16]
   66d90:	mov	r3, #0
   66d94:	str	r3, [sp]
   66d98:	mov	r3, r5
   66d9c:	add	r0, sp, #248	; 0xf8
   66da0:	bl	29684 <fputs@plt+0x184ec>
   66da4:	mov	r1, #1
   66da8:	add	r0, sp, #248	; 0xf8
   66dac:	bl	2aa84 <fputs@plt+0x198ec>
   66db0:	ldr	r3, [sp, #264]	; 0x108
   66db4:	ldr	r2, [sp, #260]	; 0x104
   66db8:	ldr	r1, [pc, #-232]	; 66cd8 <fputs@plt+0x55b40>
   66dbc:	add	r0, sp, #216	; 0xd8
   66dc0:	bl	3ef34 <fputs@plt+0x2dd9c>
   66dc4:	add	r0, sp, #248	; 0xf8
   66dc8:	bl	21754 <fputs@plt+0x105bc>
   66dcc:	b	66e04 <fputs@plt+0x55c6c>
   66dd0:	cmp	r6, #1
   66dd4:	ble	66de8 <fputs@plt+0x55c50>
   66dd8:	add	r1, sp, #212	; 0xd4
   66ddc:	add	r0, r4, #1
   66de0:	bl	14ec0 <fputs@plt+0x3d28>
   66de4:	b	66d1c <fputs@plt+0x55b84>
   66de8:	ldr	r3, [sp, #64]	; 0x40
   66dec:	str	r3, [sp, #212]	; 0xd4
   66df0:	b	66d1c <fputs@plt+0x55b84>
   66df4:	mov	r2, #4
   66df8:	ldr	r1, [pc, #-384]	; 66c80 <fputs@plt+0x55ae8>
   66dfc:	add	r0, sp, #216	; 0xd8
   66e00:	bl	2d354 <fputs@plt+0x1c1bc>
   66e04:	ldrb	r3, [r7]
   66e08:	cmp	r3, #0
   66e0c:	beq	66e50 <fputs@plt+0x55cb8>
   66e10:	mov	r4, r7
   66e14:	mov	r5, #0
   66e18:	add	r1, sp, #248	; 0xf8
   66e1c:	mov	r0, r4
   66e20:	bl	1a91c <fputs@plt+0x9784>
   66e24:	ldr	r3, [sp, #248]	; 0xf8
   66e28:	cmp	r3, #135	; 0x87
   66e2c:	beq	66cdc <fputs@plt+0x55b44>
   66e30:	add	r5, r5, r0
   66e34:	ldrb	r3, [r4, r0]!
   66e38:	cmp	r3, #0
   66e3c:	bne	66e18 <fputs@plt+0x55c80>
   66e40:	mov	r2, r5
   66e44:	mov	r1, r7
   66e48:	add	r0, sp, #216	; 0xd8
   66e4c:	bl	2d354 <fputs@plt+0x1c1bc>
   66e50:	add	r0, sp, #216	; 0xd8
   66e54:	bl	1d47c <fputs@plt+0xc2e4>
   66e58:	mov	r4, r0
   66e5c:	ldr	r3, [sl, #180]	; 0xb4
   66e60:	mov	r1, r0
   66e64:	ldr	r0, [sl, #184]	; 0xb8
   66e68:	blx	r3
   66e6c:	mov	r1, r4
   66e70:	mov	r0, sl
   66e74:	bl	1fc00 <fputs@plt+0xea68>
   66e78:	ldr	r3, [fp, #8]
   66e7c:	cmp	r3, #0
   66e80:	bne	63470 <fputs@plt+0x522d8>
   66e84:	b	63484 <fputs@plt+0x522ec>
   66e88:	ldrd	r2, [r3, r1]
   66e8c:	ldr	r1, [pc, #-528]	; 66c84 <fputs@plt+0x55aec>
   66e90:	add	r0, sp, #216	; 0xd8
   66e94:	bl	3ef34 <fputs@plt+0x2dd9c>
   66e98:	b	66e04 <fputs@plt+0x55c6c>
   66e9c:	ldrd	r2, [r4]
   66ea0:	ldr	r1, [pc, #-544]	; 66c88 <fputs@plt+0x55af0>
   66ea4:	add	r0, sp, #216	; 0xd8
   66ea8:	bl	3ef34 <fputs@plt+0x2dd9c>
   66eac:	b	66e04 <fputs@plt+0x55c6c>
   66eb0:	tst	r2, #16384	; 0x4000
   66eb4:	beq	66ecc <fputs@plt+0x55d34>
   66eb8:	ldr	r2, [r1, r3]
   66ebc:	ldr	r1, [pc, #-568]	; 66c8c <fputs@plt+0x55af4>
   66ec0:	add	r0, sp, #216	; 0xd8
   66ec4:	bl	3ef34 <fputs@plt+0x2dd9c>
   66ec8:	b	66e04 <fputs@plt+0x55c6c>
   66ecc:	mov	r2, #2
   66ed0:	ldr	r1, [pc, #-584]	; 66c90 <fputs@plt+0x55af8>
   66ed4:	add	r0, sp, #216	; 0xd8
   66ed8:	bl	2d354 <fputs@plt+0x1c1bc>
   66edc:	ldr	r6, [r4, #12]
   66ee0:	cmp	r6, #0
   66ee4:	ble	66f0c <fputs@plt+0x55d74>
   66ee8:	mov	r5, #0
   66eec:	ldr	r3, [r4, #16]
   66ef0:	ldrb	r2, [r3, r5]
   66ef4:	ldr	r1, [pc, #-616]	; 66c94 <fputs@plt+0x55afc>
   66ef8:	add	r0, sp, #216	; 0xd8
   66efc:	bl	3ef34 <fputs@plt+0x2dd9c>
   66f00:	add	r5, r5, #1
   66f04:	cmp	r6, r5
   66f08:	bne	66eec <fputs@plt+0x55d54>
   66f0c:	mov	r2, #1
   66f10:	ldr	r1, [pc, #-640]	; 66c98 <fputs@plt+0x55b00>
   66f14:	add	r0, sp, #216	; 0xd8
   66f18:	bl	2d354 <fputs@plt+0x1c1bc>
   66f1c:	b	66e04 <fputs@plt+0x55c6c>
   66f20:	mov	r3, #0
   66f24:	str	r3, [sp, #92]	; 0x5c
   66f28:	b	63484 <fputs@plt+0x522ec>
   66f2c:	mov	r3, #0
   66f30:	str	r3, [sp, #24]
   66f34:	b	63484 <fputs@plt+0x522ec>
   66f38:	mov	r3, r9
   66f3c:	mov	r9, r8
   66f40:	mov	r8, sl
   66f44:	mov	sl, r3
   66f48:	mov	r3, #516	; 0x204
   66f4c:	str	r3, [sp, #24]
   66f50:	b	67448 <fputs@plt+0x562b0>
   66f54:	mov	r3, r9
   66f58:	mov	r9, r8
   66f5c:	mov	r8, sl
   66f60:	mov	sl, r3
   66f64:	mov	r3, #7
   66f68:	str	r3, [sp, #24]
   66f6c:	b	67448 <fputs@plt+0x562b0>
   66f70:	mov	r3, r9
   66f74:	mov	r9, r8
   66f78:	mov	r8, sl
   66f7c:	mov	sl, r3
   66f80:	str	r0, [sp, #24]
   66f84:	b	67448 <fputs@plt+0x562b0>
   66f88:	mov	r3, r9
   66f8c:	mov	r9, r8
   66f90:	mov	r8, sl
   66f94:	mov	sl, r3
   66f98:	mov	r3, #7
   66f9c:	str	r3, [sp, #24]
   66fa0:	b	67448 <fputs@plt+0x562b0>
   66fa4:	mov	r3, r9
   66fa8:	mov	r9, r8
   66fac:	mov	r8, sl
   66fb0:	mov	sl, r3
   66fb4:	str	r7, [sp, #24]
   66fb8:	b	67448 <fputs@plt+0x562b0>
   66fbc:	mov	r3, r9
   66fc0:	mov	r9, r8
   66fc4:	mov	r8, sl
   66fc8:	mov	sl, r3
   66fcc:	b	67448 <fputs@plt+0x562b0>
   66fd0:	mov	r3, r9
   66fd4:	mov	r9, r8
   66fd8:	mov	r8, sl
   66fdc:	mov	sl, r3
   66fe0:	b	67448 <fputs@plt+0x562b0>
   66fe4:	mov	r3, r9
   66fe8:	mov	r9, r8
   66fec:	mov	r8, sl
   66ff0:	mov	sl, r3
   66ff4:	b	67448 <fputs@plt+0x562b0>
   66ff8:	mov	r3, r9
   66ffc:	mov	r9, r8
   67000:	mov	r8, sl
   67004:	mov	sl, r3
   67008:	b	67448 <fputs@plt+0x562b0>
   6700c:	mov	r3, r9
   67010:	mov	r9, r8
   67014:	mov	r8, sl
   67018:	mov	sl, r3
   6701c:	b	67448 <fputs@plt+0x562b0>
   67020:	str	r0, [sp, #24]
   67024:	mov	r3, r9
   67028:	mov	r9, r8
   6702c:	mov	r8, sl
   67030:	mov	sl, r3
   67034:	b	67448 <fputs@plt+0x562b0>
   67038:	str	r0, [sp, #24]
   6703c:	mov	r3, r9
   67040:	mov	r9, r8
   67044:	mov	r8, sl
   67048:	mov	sl, r3
   6704c:	b	67448 <fputs@plt+0x562b0>
   67050:	mov	r3, r9
   67054:	mov	r9, r8
   67058:	mov	r8, sl
   6705c:	mov	sl, r3
   67060:	b	67448 <fputs@plt+0x562b0>
   67064:	mov	r3, r9
   67068:	mov	r9, r8
   6706c:	mov	r8, sl
   67070:	mov	sl, r3
   67074:	b	67448 <fputs@plt+0x562b0>
   67078:	mov	r3, r9
   6707c:	mov	r9, r8
   67080:	mov	r8, sl
   67084:	mov	sl, r3
   67088:	b	67448 <fputs@plt+0x562b0>
   6708c:	mov	r3, r9
   67090:	mov	r9, r8
   67094:	mov	r8, sl
   67098:	mov	sl, r3
   6709c:	b	67448 <fputs@plt+0x562b0>
   670a0:	mov	r3, r9
   670a4:	mov	r9, r8
   670a8:	mov	r8, sl
   670ac:	mov	sl, r3
   670b0:	b	67448 <fputs@plt+0x562b0>
   670b4:	str	r0, [sp, #24]
   670b8:	mov	r3, r9
   670bc:	mov	r9, r8
   670c0:	mov	r8, sl
   670c4:	mov	sl, r3
   670c8:	b	67448 <fputs@plt+0x562b0>
   670cc:	mov	r3, r9
   670d0:	mov	r9, r8
   670d4:	mov	r8, sl
   670d8:	mov	sl, r3
   670dc:	b	67448 <fputs@plt+0x562b0>
   670e0:	mov	r3, r9
   670e4:	mov	r9, r8
   670e8:	mov	r8, sl
   670ec:	mov	sl, r3
   670f0:	b	67448 <fputs@plt+0x562b0>
   670f4:	mov	r3, r9
   670f8:	mov	r9, r8
   670fc:	mov	r8, sl
   67100:	mov	sl, r3
   67104:	b	67448 <fputs@plt+0x562b0>
   67108:	mov	r3, r9
   6710c:	mov	r9, r8
   67110:	mov	r8, sl
   67114:	mov	sl, r3
   67118:	b	67448 <fputs@plt+0x562b0>
   6711c:	mov	r3, r9
   67120:	mov	r9, r8
   67124:	mov	r8, sl
   67128:	mov	sl, r3
   6712c:	b	67448 <fputs@plt+0x562b0>
   67130:	mov	r3, r9
   67134:	mov	r9, r8
   67138:	mov	r8, sl
   6713c:	mov	sl, r3
   67140:	b	67448 <fputs@plt+0x562b0>
   67144:	mov	r3, r9
   67148:	mov	r9, r8
   6714c:	mov	r8, sl
   67150:	mov	sl, r3
   67154:	b	67448 <fputs@plt+0x562b0>
   67158:	mov	r3, r9
   6715c:	mov	r9, r8
   67160:	mov	r8, sl
   67164:	mov	sl, r3
   67168:	b	67448 <fputs@plt+0x562b0>
   6716c:	mov	r3, r9
   67170:	mov	r9, r8
   67174:	mov	r8, sl
   67178:	mov	sl, r3
   6717c:	b	67448 <fputs@plt+0x562b0>
   67180:	mov	r3, r9
   67184:	mov	r9, r8
   67188:	mov	r8, sl
   6718c:	mov	sl, r3
   67190:	b	67448 <fputs@plt+0x562b0>
   67194:	mov	r3, r9
   67198:	mov	r9, r8
   6719c:	mov	r8, sl
   671a0:	mov	sl, r3
   671a4:	b	67448 <fputs@plt+0x562b0>
   671a8:	mov	r3, r9
   671ac:	mov	r9, r8
   671b0:	mov	r8, sl
   671b4:	mov	sl, r3
   671b8:	b	67448 <fputs@plt+0x562b0>
   671bc:	mov	r3, r9
   671c0:	mov	r9, r8
   671c4:	mov	r8, sl
   671c8:	mov	sl, r3
   671cc:	b	67448 <fputs@plt+0x562b0>
   671d0:	mov	r3, r9
   671d4:	mov	r9, r8
   671d8:	mov	r8, sl
   671dc:	mov	sl, r3
   671e0:	b	67448 <fputs@plt+0x562b0>
   671e4:	mov	r3, r9
   671e8:	mov	r9, r8
   671ec:	mov	r8, sl
   671f0:	mov	sl, r3
   671f4:	b	67448 <fputs@plt+0x562b0>
   671f8:	mov	r3, r9
   671fc:	mov	r9, r8
   67200:	mov	r8, sl
   67204:	mov	sl, r3
   67208:	b	67448 <fputs@plt+0x562b0>
   6720c:	mov	r0, r8
   67210:	bl	13af4 <fputs@plt+0x295c>
   67214:	b	674f0 <fputs@plt+0x56358>
   67218:	sub	r1, r3, #1
   6721c:	mov	r0, r8
   67220:	bl	24c48 <fputs@plt+0x13ab0>
   67224:	mov	r0, #1
   67228:	b	67500 <fputs@plt+0x56368>
   6722c:	mov	r3, r9
   67230:	mov	r9, r8
   67234:	mov	r8, sl
   67238:	mov	sl, r3
   6723c:	b	67500 <fputs@plt+0x56368>
   67240:	mov	r3, r9
   67244:	mov	r9, r8
   67248:	mov	r8, sl
   6724c:	mov	sl, r3
   67250:	b	67bb4 <fputs@plt+0x56a1c>
   67254:	mov	r3, r9
   67258:	mov	r9, r8
   6725c:	mov	r8, sl
   67260:	mov	sl, r3
   67264:	b	67bb4 <fputs@plt+0x56a1c>
   67268:	mov	r3, r9
   6726c:	mov	r9, r8
   67270:	mov	r8, sl
   67274:	mov	sl, r3
   67278:	b	67bb4 <fputs@plt+0x56a1c>
   6727c:	mov	r3, r9
   67280:	mov	r9, r8
   67284:	mov	r8, sl
   67288:	mov	sl, r3
   6728c:	b	67bb4 <fputs@plt+0x56a1c>
   67290:	mov	r3, r9
   67294:	mov	r9, r8
   67298:	mov	r8, sl
   6729c:	mov	sl, r3
   672a0:	b	67bb4 <fputs@plt+0x56a1c>
   672a4:	mov	r3, r9
   672a8:	mov	r9, r8
   672ac:	mov	r8, sl
   672b0:	mov	sl, r3
   672b4:	b	67bb4 <fputs@plt+0x56a1c>
   672b8:	mov	r3, r9
   672bc:	mov	r9, r8
   672c0:	mov	r8, sl
   672c4:	mov	sl, r3
   672c8:	b	67bb4 <fputs@plt+0x56a1c>
   672cc:	mov	r3, r9
   672d0:	mov	r9, r8
   672d4:	mov	r8, sl
   672d8:	mov	sl, r3
   672dc:	b	67bb4 <fputs@plt+0x56a1c>
   672e0:	ldr	fp, [sp, #36]	; 0x24
   672e4:	mov	r9, #0
   672e8:	str	r9, [sp, #52]	; 0x34
   672ec:	mov	r0, r8
   672f0:	bl	13af4 <fputs@plt+0x295c>
   672f4:	ldr	r1, [pc, #-1632]	; 66c9c <fputs@plt+0x55b04>
   672f8:	mov	r0, sl
   672fc:	bl	3da60 <fputs@plt+0x2c8c8>
   67300:	mov	r3, #7
   67304:	str	r3, [sp, #24]
   67308:	b	67448 <fputs@plt+0x562b0>
   6730c:	mov	r3, r9
   67310:	mov	r9, r8
   67314:	mov	r8, sl
   67318:	mov	sl, r3
   6731c:	b	672ec <fputs@plt+0x56154>
   67320:	mov	r3, r9
   67324:	mov	r9, r8
   67328:	mov	r8, sl
   6732c:	mov	sl, r3
   67330:	b	672ec <fputs@plt+0x56154>
   67334:	mov	r3, r9
   67338:	mov	r9, r8
   6733c:	mov	r8, sl
   67340:	mov	sl, r3
   67344:	b	672ec <fputs@plt+0x56154>
   67348:	mov	r3, r9
   6734c:	mov	r9, r8
   67350:	mov	r8, sl
   67354:	mov	sl, r3
   67358:	b	672ec <fputs@plt+0x56154>
   6735c:	mov	r3, r9
   67360:	mov	r9, r8
   67364:	mov	r8, sl
   67368:	mov	sl, r3
   6736c:	b	672ec <fputs@plt+0x56154>
   67370:	mov	r3, r9
   67374:	mov	r9, r8
   67378:	mov	r8, sl
   6737c:	mov	sl, r3
   67380:	b	672ec <fputs@plt+0x56154>
   67384:	mov	r3, r9
   67388:	mov	r9, r8
   6738c:	mov	r8, sl
   67390:	mov	sl, r3
   67394:	b	672ec <fputs@plt+0x56154>
   67398:	mov	r3, r9
   6739c:	mov	r9, r8
   673a0:	mov	r8, sl
   673a4:	mov	sl, r3
   673a8:	b	672ec <fputs@plt+0x56154>
   673ac:	mov	r3, r9
   673b0:	mov	r9, r8
   673b4:	mov	r8, sl
   673b8:	mov	sl, r3
   673bc:	b	672ec <fputs@plt+0x56154>
   673c0:	mov	r3, r9
   673c4:	mov	r9, r8
   673c8:	mov	r8, sl
   673cc:	mov	sl, r3
   673d0:	b	672ec <fputs@plt+0x56154>
   673d4:	mov	r3, r9
   673d8:	mov	r9, r8
   673dc:	mov	r8, sl
   673e0:	mov	sl, r3
   673e4:	b	672ec <fputs@plt+0x56154>
   673e8:	mov	r3, r9
   673ec:	mov	r9, r8
   673f0:	mov	r8, sl
   673f4:	mov	sl, r3
   673f8:	b	672ec <fputs@plt+0x56154>
   673fc:	mov	r3, r9
   67400:	mov	r9, r8
   67404:	mov	r8, sl
   67408:	mov	sl, r3
   6740c:	b	672ec <fputs@plt+0x56154>
   67410:	ldr	fp, [sp, #36]	; 0x24
   67414:	mov	r9, #0
   67418:	str	r9, [sp, #52]	; 0x34
   6741c:	ldrb	r3, [r8, #69]	; 0x45
   67420:	cmp	r3, #0
   67424:	movne	r0, #7
   67428:	moveq	r0, #9
   6742c:	str	r0, [sp, #24]
   67430:	str	r0, [sl, #80]	; 0x50
   67434:	bl	1b288 <fputs@plt+0xa0f0>
   67438:	mov	r2, r0
   6743c:	ldr	r1, [pc, #-1948]	; 66ca8 <fputs@plt+0x55b10>
   67440:	mov	r0, sl
   67444:	bl	3da60 <fputs@plt+0x2c8c8>
   67448:	ldrb	r3, [r8, #69]	; 0x45
   6744c:	ldr	r0, [sp, #24]
   67450:	cmp	r3, #0
   67454:	movne	r0, #7
   67458:	str	r0, [sp, #24]
   6745c:	ldr	r1, [sl, #44]	; 0x2c
   67460:	ldr	r2, [pc, #-1988]	; 66ca4 <fputs@plt+0x55b0c>
   67464:	clz	r3, r1
   67468:	lsr	r3, r3, #5
   6746c:	cmp	r0, r2
   67470:	moveq	r3, #0
   67474:	cmp	r3, #0
   67478:	beq	67490 <fputs@plt+0x562f8>
   6747c:	bl	1b288 <fputs@plt+0xa0f0>
   67480:	mov	r2, r0
   67484:	ldr	r1, [pc, #-2020]	; 66ca8 <fputs@plt+0x55b10>
   67488:	mov	r0, sl
   6748c:	bl	3da60 <fputs@plt+0x2c8c8>
   67490:	ldr	r4, [sp, #24]
   67494:	str	r4, [sl, #80]	; 0x50
   67498:	mov	r1, r4
   6749c:	mov	r0, r8
   674a0:	bl	13dd8 <fputs@plt+0x2c40>
   674a4:	ldr	r3, [sp, #36]	; 0x24
   674a8:	sub	r1, fp, r3
   674ac:	asr	r1, r1, #2
   674b0:	add	r3, r1, r1, lsl #1
   674b4:	add	r3, r3, r3, lsl #4
   674b8:	add	r3, r3, r3, lsl #8
   674bc:	add	r2, r3, r3, lsl #16
   674c0:	ldr	r3, [sl, #44]	; 0x2c
   674c4:	str	r3, [sp]
   674c8:	ldr	r3, [sl, #168]	; 0xa8
   674cc:	add	r2, r1, r2, lsl #2
   674d0:	ldr	r1, [pc, #-2104]	; 66ca0 <fputs@plt+0x55b08>
   674d4:	mov	r0, r4
   674d8:	bl	319f4 <fputs@plt+0x2085c>
   674dc:	mov	r0, sl
   674e0:	bl	4e5f0 <fputs@plt+0x3d458>
   674e4:	ldr	r3, [pc, #-2120]	; 66ca4 <fputs@plt+0x55b0c>
   674e8:	cmp	r4, r3
   674ec:	beq	6720c <fputs@plt+0x56074>
   674f0:	ldr	r3, [sp, #52]	; 0x34
   674f4:	cmp	r3, #0
   674f8:	moveq	r0, #1
   674fc:	bne	67218 <fputs@plt+0x56080>
   67500:	ldr	r3, [sp, #44]	; 0x2c
   67504:	str	r3, [r8, #32]
   67508:	ldr	r3, [sp, #48]	; 0x30
   6750c:	str	r3, [r8, #36]	; 0x24
   67510:	ldr	r3, [sl, #124]	; 0x7c
   67514:	add	r3, r3, r9
   67518:	str	r3, [sl, #124]	; 0x7c
   6751c:	add	sp, sp, #508	; 0x1fc
   67520:	vpop	{d8-d10}
   67524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67528:	mov	r3, r9
   6752c:	mov	r9, r8
   67530:	mov	r8, sl
   67534:	mov	sl, r3
   67538:	b	6741c <fputs@plt+0x56284>
   6753c:	mov	r2, r9
   67540:	mov	r9, r8
   67544:	mov	r8, sl
   67548:	mov	sl, r2
   6754c:	str	r3, [r2, #80]	; 0x50
   67550:	ldr	r3, [fp, #8]
   67554:	strb	r3, [r2, #86]	; 0x56
   67558:	str	r4, [r2, #76]	; 0x4c
   6755c:	ldrb	r2, [fp, #3]
   67560:	cmp	r2, #0
   67564:	bne	5f2b0 <fputs@plt+0x4e118>
   67568:	ldr	r2, [fp, #16]
   6756c:	cmp	r2, #0
   67570:	beq	5f324 <fputs@plt+0x4e18c>
   67574:	ldr	r1, [pc, #-2260]	; 66ca8 <fputs@plt+0x55b10>
   67578:	mov	r0, sl
   6757c:	bl	3da60 <fputs@plt+0x2c8c8>
   67580:	b	5f2dc <fputs@plt+0x4e144>
   67584:	mov	r3, r9
   67588:	mov	r9, r8
   6758c:	mov	r8, sl
   67590:	mov	sl, r3
   67594:	mov	r3, #0
   67598:	str	r3, [sl, #80]	; 0x50
   6759c:	ldr	r3, [fp, #8]
   675a0:	strb	r3, [sl, #86]	; 0x56
   675a4:	str	r4, [sl, #76]	; 0x4c
   675a8:	b	5f2f8 <fputs@plt+0x4e160>
   675ac:	mov	r8, #0
   675b0:	mov	r9, r8
   675b4:	str	r9, [ip, #68]	; 0x44
   675b8:	tst	r1, #16384	; 0x4000
   675bc:	bne	612c0 <fputs@plt+0x50128>
   675c0:	adds	sl, sl, r8
   675c4:	adc	fp, fp, #0
   675c8:	mov	r2, #1
   675cc:	add	r4, r4, r2
   675d0:	sub	r3, r5, #40	; 0x28
   675d4:	ldr	r2, [sp, #64]	; 0x40
   675d8:	cmp	r2, r5
   675dc:	bhi	6136c <fputs@plt+0x501d4>
   675e0:	mov	r5, r3
   675e4:	add	r0, r5, #40	; 0x28
   675e8:	mov	ip, r5
   675ec:	ldrh	r1, [r5, #48]	; 0x30
   675f0:	tst	r1, #1
   675f4:	bne	675ac <fputs@plt+0x56414>
   675f8:	tst	r1, #4
   675fc:	beq	61284 <fputs@plt+0x500ec>
   67600:	ldrd	r2, [r5, #40]	; 0x28
   67604:	asr	lr, r3, #31
   67608:	str	lr, [sp, #72]	; 0x48
   6760c:	str	lr, [sp, #76]	; 0x4c
   67610:	ldrd	r8, [sp, #72]	; 0x48
   67614:	eor	r8, r8, r2
   67618:	eor	r9, r9, r3
   6761c:	mov	r6, r8
   67620:	mov	r7, r9
   67624:	cmp	r9, #0
   67628:	cmpeq	r8, #127	; 0x7f
   6762c:	bhi	61208 <fputs@plt+0x50070>
   67630:	and	r8, r2, #1
   67634:	mov	r9, #0
   67638:	cmp	r9, r3
   6763c:	cmpeq	r8, r2
   67640:	moveq	r3, #1
   67644:	movne	r3, #0
   67648:	ldr	r2, [sp, #96]	; 0x60
   6764c:	cmp	r2, #3
   67650:	movle	r3, #0
   67654:	andgt	r3, r3, #1
   67658:	cmp	r3, #0
   6765c:	addne	r9, r6, #8
   67660:	movne	r8, #0
   67664:	bne	612b4 <fputs@plt+0x5011c>
   67668:	mov	r8, #1
   6766c:	mov	r9, r8
   67670:	b	675b4 <fputs@plt+0x5641c>
   67674:	add	r4, r4, #1
   67678:	asr	r3, r4, #31
   6767c:	lsr	r1, r4, #7
   67680:	orr	r1, r1, r3, lsl #25
   67684:	str	r1, [sp, #160]	; 0xa0
   67688:	lsr	r3, r3, #7
   6768c:	str	r3, [sp, #164]	; 0xa4
   67690:	ldrd	r2, [sp, #160]	; 0xa0
   67694:	orrs	r3, r2, r3
   67698:	movne	r2, #1
   6769c:	bne	6149c <fputs@plt+0x50304>
   676a0:	b	61390 <fputs@plt+0x501f8>
   676a4:	ldr	r3, [sp, #248]	; 0xf8
   676a8:	cmp	r3, #0
   676ac:	bne	63470 <fputs@plt+0x522d8>
   676b0:	add	fp, fp, #20
   676b4:	b	626bc <fputs@plt+0x51524>
   676b8:	mov	r3, #0
   676bc:	str	r3, [sp, #200]	; 0xc8
   676c0:	b	63ae8 <fputs@plt+0x52950>
   676c4:	mov	r3, r9
   676c8:	mov	r9, r8
   676cc:	mov	r8, sl
   676d0:	mov	sl, r3
   676d4:	b	639cc <fputs@plt+0x52834>
   676d8:	mov	r3, r9
   676dc:	mov	r9, r8
   676e0:	mov	r8, sl
   676e4:	mov	sl, r3
   676e8:	b	672ec <fputs@plt+0x56154>
   676ec:	ldr	r3, [sp, #104]	; 0x68
   676f0:	add	r3, r3, #20
   676f4:	str	r3, [sp, #116]	; 0x74
   676f8:	b	652b0 <fputs@plt+0x54118>
   676fc:	ldr	r3, [r4, #208]	; 0xd0
   67700:	ldr	r2, [r4, #160]	; 0xa0
   67704:	ldrb	r1, [r4, #10]
   67708:	ldr	r0, [r4, #216]	; 0xd8
   6770c:	bl	4d8e4 <fputs@plt+0x3c74c>
   67710:	str	r0, [sp, #24]
   67714:	mov	r3, #0
   67718:	str	r3, [r4, #216]	; 0xd8
   6771c:	mov	r0, r4
   67720:	bl	16298 <fputs@plt+0x5100>
   67724:	ldr	r3, [sp, #24]
   67728:	cmp	r3, #0
   6772c:	bne	65c54 <fputs@plt+0x54abc>
   67730:	mov	r1, r5
   67734:	mov	r0, r4
   67738:	bl	43860 <fputs@plt+0x326c8>
   6773c:	ldr	r3, [sp, #80]	; 0x50
   67740:	cmp	r3, #0
   67744:	movne	r1, #2
   67748:	moveq	r1, #1
   6774c:	ldr	r0, [sp, #64]	; 0x40
   67750:	bl	466c8 <fputs@plt+0x35530>
   67754:	str	r0, [sp, #24]
   67758:	b	65b68 <fputs@plt+0x549d0>
   6775c:	mov	r0, #0
   67760:	str	r0, [r7, #16]
   67764:	bl	1b3e0 <fputs@plt+0xa248>
   67768:	str	r0, [r7, #12]
   6776c:	mov	r3, #1
   67770:	strb	r3, [r7, #10]
   67774:	ldr	r1, [sp, #40]	; 0x28
   67778:	mov	r0, r7
   6777c:	bl	2aa84 <fputs@plt+0x198ec>
   67780:	b	63484 <fputs@plt+0x522ec>
   67784:	ldr	r2, [sp, #24]
   67788:	cmp	r2, #0
   6778c:	beq	677e8 <fputs@plt+0x56650>
   67790:	mov	r3, r9
   67794:	mov	r9, r8
   67798:	mov	r8, sl
   6779c:	mov	sl, r3
   677a0:	ldr	r3, [sp, #64]	; 0x40
   677a4:	str	r3, [r8, #24]
   677a8:	ldr	r3, [sp, #80]	; 0x50
   677ac:	str	r3, [r8, #84]	; 0x54
   677b0:	ldr	r3, [sp, #96]	; 0x60
   677b4:	str	r3, [r8, #88]	; 0x58
   677b8:	ldr	r3, [sp, #104]	; 0x68
   677bc:	str	r3, [r8, #180]	; 0xb4
   677c0:	mov	r3, #1
   677c4:	mvn	r2, #0
   677c8:	mov	r1, r2
   677cc:	mov	r0, r6
   677d0:	bl	222f0 <fputs@plt+0x11158>
   677d4:	mov	r3, #1
   677d8:	strb	r3, [r8, #67]	; 0x43
   677dc:	mov	r0, r8
   677e0:	bl	24bdc <fputs@plt+0x13a44>
   677e4:	b	67448 <fputs@plt+0x562b0>
   677e8:	str	r2, [sp, #120]	; 0x78
   677ec:	ldr	r2, [sl, #16]
   677f0:	add	r3, r2, r3, lsl #4
   677f4:	ldr	r5, [r3, #-12]
   677f8:	mov	r0, r5
   677fc:	bl	4c7f0 <fputs@plt+0x3b658>
   67800:	ldr	r3, [r6, #4]
   67804:	ldr	r2, [r6]
   67808:	str	r2, [r3, #4]
   6780c:	ldr	r3, [r6, #4]
   67810:	ldr	r2, [r3, #32]
   67814:	str	r2, [sp, #128]	; 0x80
   67818:	ldr	r4, [r3, #36]	; 0x24
   6781c:	ldr	r2, [pc, #-2936]	; 66cac <fputs@plt+0x55b14>
   67820:	mov	r1, r7
   67824:	mov	r0, sl
   67828:	bl	7ce5c <fputs@plt+0x6bcc4>
   6782c:	subs	r3, r0, #0
   67830:	str	r3, [sp, #24]
   67834:	bne	65ec4 <fputs@plt+0x54d2c>
   67838:	ldr	r2, [pc, #-2960]	; 66cb0 <fputs@plt+0x55b18>
   6783c:	mov	r1, r7
   67840:	mov	r0, sl
   67844:	bl	7ce5c <fputs@plt+0x6bcc4>
   67848:	subs	r3, r0, #0
   6784c:	str	r3, [sp, #24]
   67850:	bne	65ec4 <fputs@plt+0x54d2c>
   67854:	mov	r1, #2
   67858:	mov	r0, r6
   6785c:	bl	45f84 <fputs@plt+0x34dec>
   67860:	subs	r3, r0, #0
   67864:	str	r3, [sp, #24]
   67868:	bne	65ec4 <fputs@plt+0x54d2c>
   6786c:	ldr	r3, [r6, #4]
   67870:	ldr	r3, [r3]
   67874:	ldrb	r3, [r3, #5]
   67878:	cmp	r3, #5
   6787c:	moveq	r3, #0
   67880:	streq	r3, [sl, #76]	; 0x4c
   67884:	ldr	r3, [sp, #128]	; 0x80
   67888:	sub	r2, r3, r4
   6788c:	str	r2, [sp, #128]	; 0x80
   67890:	ldr	r1, [r6, #4]
   67894:	mov	r3, #0
   67898:	ldr	r1, [r1, #32]
   6789c:	mov	r0, r5
   678a0:	bl	222f0 <fputs@plt+0x11158>
   678a4:	cmp	r0, #0
   678a8:	movne	r3, #7
   678ac:	strne	r3, [sp, #24]
   678b0:	bne	65ec4 <fputs@plt+0x54d2c>
   678b4:	ldr	r3, [sp, #116]	; 0x74
   678b8:	cmp	r3, #0
   678bc:	bne	678e0 <fputs@plt+0x56748>
   678c0:	ldr	r2, [sp, #128]	; 0x80
   678c4:	ldr	r1, [sl, #76]	; 0x4c
   678c8:	mov	r0, r5
   678cc:	bl	222f0 <fputs@plt+0x11158>
   678d0:	cmp	r0, #0
   678d4:	movne	r3, #7
   678d8:	strne	r3, [sp, #24]
   678dc:	bne	65ec4 <fputs@plt+0x54d2c>
   678e0:	ldrb	r3, [sl, #69]	; 0x45
   678e4:	cmp	r3, #0
   678e8:	movne	r3, #7
   678ec:	strne	r3, [sp, #24]
   678f0:	bne	65ec4 <fputs@plt+0x54d2c>
   678f4:	ldrsb	r1, [sl, #72]	; 0x48
   678f8:	cmp	r1, #0
   678fc:	bge	6790c <fputs@plt+0x56774>
   67900:	mov	r0, r6
   67904:	bl	1e91c <fputs@plt+0xd784>
   67908:	mov	r1, r0
   6790c:	mov	r0, r5
   67910:	bl	1e954 <fputs@plt+0xd7bc>
   67914:	ldr	r2, [pc, #-3176]	; 66cb4 <fputs@plt+0x55b1c>
   67918:	mov	r1, r7
   6791c:	mov	r0, sl
   67920:	bl	7cee0 <fputs@plt+0x6bd48>
   67924:	subs	r3, r0, #0
   67928:	str	r3, [sp, #24]
   6792c:	bne	65ec4 <fputs@plt+0x54d2c>
   67930:	ldr	r2, [pc, #-3200]	; 66cb8 <fputs@plt+0x55b20>
   67934:	mov	r1, r7
   67938:	mov	r0, sl
   6793c:	bl	7cee0 <fputs@plt+0x6bd48>
   67940:	subs	r3, r0, #0
   67944:	str	r3, [sp, #24]
   67948:	bne	65ec4 <fputs@plt+0x54d2c>
   6794c:	ldr	r2, [pc, #-3224]	; 66cbc <fputs@plt+0x55b24>
   67950:	mov	r1, r7
   67954:	mov	r0, sl
   67958:	bl	7cee0 <fputs@plt+0x6bd48>
   6795c:	subs	r3, r0, #0
   67960:	str	r3, [sp, #24]
   67964:	bne	65ec4 <fputs@plt+0x54d2c>
   67968:	ldr	r3, [sl, #24]
   6796c:	orr	r3, r3, #134217728	; 0x8000000
   67970:	str	r3, [sl, #24]
   67974:	ldr	r2, [pc, #-3260]	; 66cc0 <fputs@plt+0x55b28>
   67978:	mov	r1, r7
   6797c:	mov	r0, sl
   67980:	bl	7cee0 <fputs@plt+0x6bd48>
   67984:	ldr	r3, [sl, #24]
   67988:	bic	r3, r3, #134217728	; 0x8000000
   6798c:	str	r3, [sl, #24]
   67990:	subs	r3, r0, #0
   67994:	str	r3, [sp, #24]
   67998:	bne	65ec4 <fputs@plt+0x54d2c>
   6799c:	ldr	r2, [pc, #-3296]	; 66cc4 <fputs@plt+0x55b2c>
   679a0:	mov	r1, r7
   679a4:	mov	r0, sl
   679a8:	bl	7cee0 <fputs@plt+0x6bd48>
   679ac:	subs	r3, r0, #0
   679b0:	str	r3, [sp, #24]
   679b4:	bne	65ec4 <fputs@plt+0x54d2c>
   679b8:	ldr	r2, [pc, #-3320]	; 66cc8 <fputs@plt+0x55b30>
   679bc:	mov	r1, r7
   679c0:	mov	r0, sl
   679c4:	bl	7cee0 <fputs@plt+0x6bd48>
   679c8:	subs	r3, r0, #0
   679cc:	str	r3, [sp, #24]
   679d0:	bne	65ec4 <fputs@plt+0x54d2c>
   679d4:	ldr	r2, [pc, #-3344]	; 66ccc <fputs@plt+0x55b34>
   679d8:	mov	r1, r7
   679dc:	mov	r0, sl
   679e0:	bl	7ce5c <fputs@plt+0x6bcc4>
   679e4:	subs	r7, r0, #0
   679e8:	str	r7, [sp, #24]
   679ec:	bne	65ec4 <fputs@plt+0x54d2c>
   679f0:	ldr	r4, [pc, #-3368]	; 66cd0 <fputs@plt+0x55b38>
   679f4:	ldrb	r3, [r4, r7]!
   679f8:	add	r2, sp, #248	; 0xf8
   679fc:	str	r3, [sp, #24]
   67a00:	mov	r1, r3
   67a04:	mov	r0, r6
   67a08:	bl	1f59c <fputs@plt+0xe404>
   67a0c:	ldrb	r2, [r4, #1]
   67a10:	ldr	r3, [sp, #248]	; 0xf8
   67a14:	add	r2, r2, r3
   67a18:	ldr	r1, [sp, #24]
   67a1c:	mov	r0, r5
   67a20:	bl	46680 <fputs@plt+0x354e8>
   67a24:	cmp	r0, #0
   67a28:	bne	65fc8 <fputs@plt+0x54e30>
   67a2c:	add	r7, r7, #2
   67a30:	cmp	r7, #10
   67a34:	bne	679f0 <fputs@plt+0x56858>
   67a38:	ldr	r3, [r6, #4]
   67a3c:	ldr	r2, [r6]
   67a40:	str	r2, [r3, #4]
   67a44:	ldr	r3, [r5, #4]
   67a48:	ldr	r2, [r5]
   67a4c:	str	r2, [r3, #4]
   67a50:	ldr	r3, [r6, #4]
   67a54:	ldr	r3, [r3]
   67a58:	ldr	ip, [r3, #64]	; 0x40
   67a5c:	ldr	r3, [ip]
   67a60:	cmp	r3, #0
   67a64:	beq	67aa8 <fputs@plt+0x56910>
   67a68:	ldr	r1, [r5, #4]
   67a6c:	ldr	r4, [r1, #32]
   67a70:	asr	r3, r4, #31
   67a74:	ldr	lr, [r1, #44]	; 0x2c
   67a78:	umull	r0, r1, r4, lr
   67a7c:	mla	r1, lr, r3, r1
   67a80:	add	r2, sp, #504	; 0x1f8
   67a84:	strd	r0, [r2, #-184]!	; 0xffffff48
   67a88:	mov	r1, #11
   67a8c:	mov	r0, ip
   67a90:	bl	1377c <fputs@plt+0x25e4>
   67a94:	mov	r4, r0
   67a98:	cmp	r0, #12
   67a9c:	beq	67aa8 <fputs@plt+0x56910>
   67aa0:	cmp	r0, #0
   67aa4:	bne	65fc0 <fputs@plt+0x54e28>
   67aa8:	mov	r2, #48	; 0x30
   67aac:	mov	r1, #0
   67ab0:	add	r0, sp, #320	; 0x140
   67ab4:	bl	10f64 <memset@plt>
   67ab8:	ldr	r3, [r5]
   67abc:	str	r3, [sp, #340]	; 0x154
   67ac0:	str	r5, [sp, #344]	; 0x158
   67ac4:	str	r6, [sp, #324]	; 0x144
   67ac8:	mov	r3, #1
   67acc:	str	r3, [sp, #336]	; 0x150
   67ad0:	mvn	r1, #-2147483648	; 0x80000000
   67ad4:	add	r0, sp, #320	; 0x140
   67ad8:	bl	4c824 <fputs@plt+0x3b68c>
   67adc:	add	r0, sp, #320	; 0x140
   67ae0:	bl	4de44 <fputs@plt+0x3ccac>
   67ae4:	subs	r4, r0, #0
   67ae8:	bne	65f98 <fputs@plt+0x54e00>
   67aec:	ldr	r2, [r6, #4]
   67af0:	ldrh	r3, [r2, #22]
   67af4:	bic	r3, r3, #2
   67af8:	strh	r3, [r2, #22]
   67afc:	mov	r0, r5
   67b00:	bl	4c7f0 <fputs@plt+0x3b658>
   67b04:	subs	r4, r0, #0
   67b08:	bne	65fc0 <fputs@plt+0x54e28>
   67b0c:	mov	r0, r5
   67b10:	bl	1e91c <fputs@plt+0xd784>
   67b14:	mov	r1, r0
   67b18:	mov	r0, r6
   67b1c:	bl	1e954 <fputs@plt+0xd7bc>
   67b20:	ldr	r1, [r5, #4]
   67b24:	mov	r3, #1
   67b28:	ldr	r2, [sp, #128]	; 0x80
   67b2c:	ldr	r1, [r1, #32]
   67b30:	mov	r0, r6
   67b34:	bl	222f0 <fputs@plt+0x11158>
   67b38:	str	r0, [sp, #24]
   67b3c:	b	65ec4 <fputs@plt+0x54d2c>
   67b40:	mov	r3, #0
   67b44:	str	r3, [sp, #24]
   67b48:	b	6629c <fputs@plt+0x55104>
   67b4c:	mov	r3, #0
   67b50:	str	r3, [sp, #24]
   67b54:	b	6629c <fputs@plt+0x55104>
   67b58:	cmp	r4, #0
   67b5c:	movne	r3, #6
   67b60:	strne	r3, [sp, #24]
   67b64:	bne	6629c <fputs@plt+0x55104>
   67b68:	mov	r3, r9
   67b6c:	mov	r9, r8
   67b70:	mov	r8, sl
   67b74:	mov	sl, r3
   67b78:	mov	r3, #6
   67b7c:	str	r3, [sp, #24]
   67b80:	b	67448 <fputs@plt+0x562b0>
   67b84:	mov	r3, r9
   67b88:	mov	r9, r8
   67b8c:	mov	r8, sl
   67b90:	mov	sl, r3
   67b94:	ldr	r1, [sp, #40]	; 0x28
   67b98:	mov	r0, r4
   67b9c:	bl	2aa84 <fputs@plt+0x198ec>
   67ba0:	mov	r0, r4
   67ba4:	bl	170f0 <fputs@plt+0x5f58>
   67ba8:	cmp	r0, #0
   67bac:	streq	r5, [sp, #24]
   67bb0:	beq	67448 <fputs@plt+0x562b0>
   67bb4:	ldr	r1, [pc, #-3816]	; 66cd4 <fputs@plt+0x55b3c>
   67bb8:	mov	r0, sl
   67bbc:	bl	3da60 <fputs@plt+0x2c8c8>
   67bc0:	mov	r3, #18
   67bc4:	str	r3, [sp, #24]
   67bc8:	b	67448 <fputs@plt+0x562b0>
   67bcc:	ldr	r3, [r2, #4]
   67bd0:	ldr	r1, [r2]
   67bd4:	str	r1, [r3, #4]
   67bd8:	ldr	r3, [r2, #4]
   67bdc:	ldr	r2, [r3]
   67be0:	b	66b24 <fputs@plt+0x5598c>
   67be4:	ldr	r3, [r4, #16]
   67be8:	ldr	r2, [r4, #12]
   67bec:	ldr	r1, [pc, #-3868]	; 66cd8 <fputs@plt+0x55b40>
   67bf0:	add	r0, sp, #216	; 0xd8
   67bf4:	bl	3ef34 <fputs@plt+0x2dd9c>
   67bf8:	b	66e04 <fputs@plt+0x55c6c>
   67bfc:	ldrh	r2, [r2, #18]
   67c00:	mov	r3, #0
   67c04:	adds	r6, r6, r2
   67c08:	adc	r7, r7, r3
   67c0c:	ldrsb	r3, [r4, #68]	; 0x44
   67c10:	cmp	r3, #0
   67c14:	beq	61680 <fputs@plt+0x504e8>
   67c18:	mov	r0, r4
   67c1c:	bl	457a0 <fputs@plt+0x34608>
   67c20:	ldrsb	r3, [r4, #68]	; 0x44
   67c24:	add	r2, r4, r3, lsl #1
   67c28:	ldrh	r1, [r2, #80]	; 0x50
   67c2c:	add	r2, r3, #30
   67c30:	ldr	r2, [r4, r2, lsl #2]
   67c34:	ldrh	r0, [r2, #18]
   67c38:	cmp	r0, r1
   67c3c:	bls	67c0c <fputs@plt+0x56a74>
   67c40:	add	r3, r4, r3, lsl #1
   67c44:	add	r1, r1, #1
   67c48:	strh	r1, [r3, #80]	; 0x50
   67c4c:	ldrsb	r3, [r4, #68]	; 0x44
   67c50:	add	r3, r4, r3, lsl #1
   67c54:	ldrh	r3, [r3, #80]	; 0x50
   67c58:	ldrh	r1, [r2, #18]
   67c5c:	cmp	r3, r1
   67c60:	beq	616a8 <fputs@plt+0x50510>
   67c64:	ldr	r1, [r2, #64]	; 0x40
   67c68:	lsl	r3, r3, #1
   67c6c:	ldrh	r3, [r1, r3]
   67c70:	rev16	r1, r3
   67c74:	ldrh	r3, [r2, #20]
   67c78:	and	r3, r3, r1
   67c7c:	ldr	r2, [r2, #56]	; 0x38
   67c80:	ldr	r1, [r2, r3]
   67c84:	rev	r1, r1
   67c88:	mov	r0, r4
   67c8c:	bl	44f58 <fputs@plt+0x33dc0>
   67c90:	cmp	r0, #0
   67c94:	bne	616c8 <fputs@plt+0x50530>
   67c98:	ldrsb	r3, [r4, #68]	; 0x44
   67c9c:	add	r3, r3, #30
   67ca0:	ldr	r2, [r4, r3, lsl #2]
   67ca4:	ldrb	r3, [r2, #4]
   67ca8:	cmp	r3, #0
   67cac:	bne	67bfc <fputs@plt+0x56a64>
   67cb0:	ldrb	r3, [r2, #2]
   67cb4:	cmp	r3, #0
   67cb8:	bne	67c4c <fputs@plt+0x56ab4>
   67cbc:	ldrh	r0, [r2, #18]
   67cc0:	mov	r1, #0
   67cc4:	adds	r6, r6, r0
   67cc8:	adc	r7, r7, r1
   67ccc:	b	67c4c <fputs@plt+0x56ab4>
   67cd0:	mov	r3, r9
   67cd4:	mov	r9, r8
   67cd8:	mov	r8, sl
   67cdc:	mov	sl, r3
   67ce0:	b	67448 <fputs@plt+0x562b0>
   67ce4:	ldrb	r1, [fp, #3]
   67ce8:	ldr	r0, [r4, #16]
   67cec:	bl	4b138 <fputs@plt+0x39fa0>
   67cf0:	mov	r3, #0
   67cf4:	str	r3, [r4, #56]	; 0x38
   67cf8:	subs	r3, r0, #0
   67cfc:	str	r3, [sp, #24]
   67d00:	bne	67d2c <fputs@plt+0x56b94>
   67d04:	ldr	r3, [fp, #8]
   67d08:	ands	r3, r3, #1
   67d0c:	str	r3, [sp, #24]
   67d10:	beq	63484 <fputs@plt+0x522ec>
   67d14:	ldr	r3, [r9, #92]	; 0x5c
   67d18:	add	r3, r3, #1
   67d1c:	str	r3, [r9, #92]	; 0x5c
   67d20:	mov	r3, #0
   67d24:	str	r3, [sp, #24]
   67d28:	b	63484 <fputs@plt+0x522ec>
   67d2c:	mov	r3, r9
   67d30:	mov	r9, r8
   67d34:	mov	r8, sl
   67d38:	mov	sl, r3
   67d3c:	b	67448 <fputs@plt+0x562b0>
   67d40:	ldr	fp, [sp, #104]	; 0x68
   67d44:	ldr	r9, [sp, #116]	; 0x74
   67d48:	ldr	r8, [sp, #120]	; 0x78
   67d4c:	ldr	sl, [sp, #128]	; 0x80
   67d50:	mov	r3, #7
   67d54:	mov	r4, r3
   67d58:	b	639bc <fputs@plt+0x52824>
   67d5c:	mov	r3, r9
   67d60:	mov	r9, r8
   67d64:	mov	r8, sl
   67d68:	mov	sl, r3
   67d6c:	mov	r3, #0
   67d70:	ldr	r2, [sp, #80]	; 0x50
   67d74:	strb	r3, [r2, #3]
   67d78:	str	r3, [r2, #56]	; 0x38
   67d7c:	b	67448 <fputs@plt+0x562b0>
   67d80:	mov	r3, r9
   67d84:	mov	r9, r8
   67d88:	mov	r8, sl
   67d8c:	mov	sl, r3
   67d90:	mov	r1, r4
   67d94:	mov	r0, r8
   67d98:	bl	1fc00 <fputs@plt+0xea68>
   67d9c:	mov	r3, #0
   67da0:	strb	r3, [r8, #149]	; 0x95
   67da4:	mov	r0, r8
   67da8:	bl	24bdc <fputs@plt+0x13a44>
   67dac:	ldr	r3, [sp, #24]
   67db0:	cmp	r3, #7
   67db4:	bne	67448 <fputs@plt+0x562b0>
   67db8:	b	672ec <fputs@plt+0x56154>
   67dbc:	mov	r3, r9
   67dc0:	mov	r9, r8
   67dc4:	mov	r8, sl
   67dc8:	mov	sl, r3
   67dcc:	mov	r0, r8
   67dd0:	bl	24bdc <fputs@plt+0x13a44>
   67dd4:	b	672ec <fputs@plt+0x56154>
   67dd8:	mov	r3, #1
   67ddc:	ldr	r2, [sp, #80]	; 0x50
   67de0:	strb	r3, [r2, #2]
   67de4:	mov	r3, #0
   67de8:	str	r3, [sp, #24]
   67dec:	b	63470 <fputs@plt+0x522d8>
   67df0:	ldr	r2, [r1, #20]
   67df4:	str	r2, [r3, #20]
   67df8:	mov	r0, sl
   67dfc:	bl	23cfc <fputs@plt+0x12b64>
   67e00:	ldr	r3, [sl, #24]
   67e04:	orr	r3, r3, #2
   67e08:	str	r3, [sl, #24]
   67e0c:	b	63484 <fputs@plt+0x522ec>
   67e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67e14:	sub	sp, sp, #260	; 0x104
   67e18:	subs	r4, r0, #0
   67e1c:	beq	67e44 <fputs@plt+0x56cac>
   67e20:	ldr	fp, [r4]
   67e24:	cmp	fp, #0
   67e28:	beq	67e5c <fputs@plt+0x56cc4>
   67e2c:	ldrb	r3, [r4, #87]	; 0x57
   67e30:	bic	r3, r3, #2
   67e34:	strb	r3, [r4, #87]	; 0x57
   67e38:	mov	r9, #51	; 0x33
   67e3c:	ldr	sl, [pc, #2800]	; 68934 <fputs@plt+0x5779c>
   67e40:	b	67f5c <fputs@plt+0x56dc4>
   67e44:	ldr	r1, [pc, #2796]	; 68938 <fputs@plt+0x577a0>
   67e48:	mov	r0, #21
   67e4c:	bl	319f4 <fputs@plt+0x2085c>
   67e50:	ldr	r0, [pc, #2788]	; 6893c <fputs@plt+0x577a4>
   67e54:	bl	31a8c <fputs@plt+0x208f4>
   67e58:	b	67f94 <fputs@plt+0x56dfc>
   67e5c:	ldr	r1, [pc, #2780]	; 68940 <fputs@plt+0x577a8>
   67e60:	mov	r0, #21
   67e64:	bl	319f4 <fputs@plt+0x2085c>
   67e68:	b	67e50 <fputs@plt+0x56cb8>
   67e6c:	mov	r0, r5
   67e70:	bl	13af4 <fputs@plt+0x295c>
   67e74:	b	68100 <fputs@plt+0x56f68>
   67e78:	ldr	r5, [sp, #44]	; 0x2c
   67e7c:	mov	r7, #208	; 0xd0
   67e80:	mov	r2, r7
   67e84:	mov	r1, r5
   67e88:	add	r0, sp, #48	; 0x30
   67e8c:	bl	11000 <memcpy@plt>
   67e90:	mov	r2, r7
   67e94:	mov	r1, r4
   67e98:	mov	r0, r5
   67e9c:	bl	11000 <memcpy@plt>
   67ea0:	mov	r2, r7
   67ea4:	add	r1, sp, #48	; 0x30
   67ea8:	mov	r0, r4
   67eac:	bl	11000 <memcpy@plt>
   67eb0:	ldr	r3, [r5, #52]	; 0x34
   67eb4:	ldr	r2, [r4, #52]	; 0x34
   67eb8:	str	r2, [r5, #52]	; 0x34
   67ebc:	str	r3, [r4, #52]	; 0x34
   67ec0:	ldr	r3, [r5, #48]	; 0x30
   67ec4:	ldr	r2, [r4, #48]	; 0x30
   67ec8:	str	r2, [r5, #48]	; 0x30
   67ecc:	str	r3, [r4, #48]	; 0x30
   67ed0:	ldr	r3, [r5, #168]	; 0xa8
   67ed4:	ldr	r2, [r4, #168]	; 0xa8
   67ed8:	str	r2, [r5, #168]	; 0xa8
   67edc:	str	r3, [r4, #168]	; 0xa8
   67ee0:	ldrb	r3, [r5, #89]	; 0x59
   67ee4:	ldrb	r2, [r4, #89]	; 0x59
   67ee8:	bic	r2, r2, #128	; 0x80
   67eec:	and	r3, r3, #128	; 0x80
   67ef0:	orr	r3, r3, r2
   67ef4:	strb	r3, [r4, #89]	; 0x59
   67ef8:	ldr	r7, [sp, #44]	; 0x2c
   67efc:	ldrsh	r3, [r7, #68]	; 0x44
   67f00:	cmp	r3, #0
   67f04:	ble	67f34 <fputs@plt+0x56d9c>
   67f08:	mov	r5, #0
   67f0c:	ldr	r1, [r7, #60]	; 0x3c
   67f10:	ldr	r0, [r4, #60]	; 0x3c
   67f14:	add	r1, r1, r5
   67f18:	add	r0, r0, r5
   67f1c:	bl	218e0 <fputs@plt+0x10748>
   67f20:	add	r6, r6, #1
   67f24:	add	r5, r5, #40	; 0x28
   67f28:	ldrsh	r3, [r7, #68]	; 0x44
   67f2c:	cmp	r6, r3
   67f30:	blt	67f0c <fputs@plt+0x56d74>
   67f34:	ldr	r0, [sp, #44]	; 0x2c
   67f38:	mov	r3, #0
   67f3c:	str	r3, [r0, #80]	; 0x50
   67f40:	bl	4f22c <fputs@plt+0x3e094>
   67f44:	mov	r0, r4
   67f48:	bl	4f440 <fputs@plt+0x3e2a8>
   67f4c:	cmp	r8, #0
   67f50:	ldrbge	r3, [r4, #87]	; 0x57
   67f54:	orrge	r3, r3, #2
   67f58:	strbge	r3, [r4, #87]	; 0x57
   67f5c:	ldr	r3, [r4, #40]	; 0x28
   67f60:	cmp	r3, sl
   67f64:	beq	67f70 <fputs@plt+0x56dd8>
   67f68:	mov	r0, r4
   67f6c:	bl	4f440 <fputs@plt+0x3e2a8>
   67f70:	ldr	r5, [r4]
   67f74:	ldrb	r3, [r5, #69]	; 0x45
   67f78:	cmp	r3, #0
   67f7c:	beq	67f9c <fputs@plt+0x56e04>
   67f80:	mov	r6, #7
   67f84:	str	r6, [r4, #80]	; 0x50
   67f88:	mov	r1, r6
   67f8c:	mov	r0, fp
   67f90:	bl	21a90 <fputs@plt+0x108f8>
   67f94:	add	sp, sp, #260	; 0x104
   67f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67f9c:	ldr	r3, [r4, #76]	; 0x4c
   67fa0:	cmp	r3, #0
   67fa4:	ble	68138 <fputs@plt+0x56fa0>
   67fa8:	cmp	r3, #0
   67fac:	blt	68160 <fputs@plt+0x56fc8>
   67fb0:	ldrb	r3, [r4, #89]	; 0x59
   67fb4:	tst	r3, #3
   67fb8:	beq	687e8 <fputs@plt+0x57650>
   67fbc:	ldr	r8, [r4]
   67fc0:	ldr	r7, [r4, #8]
   67fc4:	add	r6, r7, #40	; 0x28
   67fc8:	mov	r1, #8
   67fcc:	mov	r0, r6
   67fd0:	bl	21784 <fputs@plt+0x105ec>
   67fd4:	mov	r3, #0
   67fd8:	str	r3, [r4, #20]
   67fdc:	ldr	r3, [r4, #80]	; 0x50
   67fe0:	cmp	r3, #7
   67fe4:	beq	681dc <fputs@plt+0x57044>
   67fe8:	ldr	r0, [r4, #32]
   67fec:	ldrb	r1, [r4, #89]	; 0x59
   67ff0:	and	r1, r1, #3
   67ff4:	cmp	r1, #1
   67ff8:	beq	681ec <fputs@plt+0x57054>
   67ffc:	ldr	r3, [r4, #76]	; 0x4c
   68000:	add	r2, r3, #1
   68004:	str	r2, [r4, #76]	; 0x4c
   68008:	cmp	r0, r3
   6800c:	movle	r2, #0
   68010:	movgt	r2, #1
   68014:	cmp	r1, #2
   68018:	movne	r2, #0
   6801c:	cmp	r2, #0
   68020:	beq	68258 <fputs@plt+0x570c0>
   68024:	ldr	r2, [r4, #4]
   68028:	add	ip, r3, r3, lsl #2
   6802c:	ldrb	r2, [r2, ip, lsl #2]
   68030:	cmp	r2, #161	; 0xa1
   68034:	bne	67ffc <fputs@plt+0x56e64>
   68038:	mov	r2, r0
   6803c:	mov	ip, #0
   68040:	str	ip, [sp, #20]
   68044:	str	ip, [sp, #24]
   68048:	str	ip, [sp, #28]
   6804c:	cmp	r3, r2
   68050:	blt	68260 <fputs@plt+0x570c8>
   68054:	mov	r3, #0
   68058:	str	r3, [r4, #80]	; 0x50
   6805c:	mov	r7, #101	; 0x65
   68060:	ldrd	r2, [r4, #128]	; 0x80
   68064:	cmp	r2, #1
   68068:	sbcs	r3, r3, #0
   6806c:	blt	6807c <fputs@plt+0x56ee4>
   68070:	mov	r1, r4
   68074:	mov	r0, r5
   68078:	bl	173f8 <fputs@plt+0x6260>
   6807c:	cmp	r7, #101	; 0x65
   68080:	beq	68818 <fputs@plt+0x57680>
   68084:	str	r7, [r5, #52]	; 0x34
   68088:	ldr	r1, [r4, #80]	; 0x50
   6808c:	ldr	r0, [r4]
   68090:	bl	21a90 <fputs@plt+0x108f8>
   68094:	cmp	r0, #7
   68098:	moveq	r3, #7
   6809c:	streq	r3, [r4, #80]	; 0x50
   680a0:	ldrsb	r3, [r4, #89]	; 0x59
   680a4:	cmp	r3, #0
   680a8:	blt	688d4 <fputs@plt+0x5773c>
   680ac:	ldr	r6, [r5, #56]	; 0x38
   680b0:	and	r6, r6, r7
   680b4:	cmp	r6, #17
   680b8:	bne	67f88 <fputs@plt+0x56df0>
   680bc:	subs	r9, r9, #1
   680c0:	beq	67f88 <fputs@plt+0x56df0>
   680c4:	ldr	r8, [r4, #76]	; 0x4c
   680c8:	ldr	r5, [r4]
   680cc:	ldr	r1, [r4, #168]	; 0xa8
   680d0:	mov	r3, #0
   680d4:	str	r3, [sp, #8]
   680d8:	add	r2, sp, #44	; 0x2c
   680dc:	str	r2, [sp, #4]
   680e0:	str	r4, [sp]
   680e4:	mvn	r2, #0
   680e8:	mov	r0, r5
   680ec:	bl	7965c <fputs@plt+0x684c4>
   680f0:	subs	r6, r0, #0
   680f4:	beq	67e78 <fputs@plt+0x56ce0>
   680f8:	cmp	r6, #7
   680fc:	beq	67e6c <fputs@plt+0x56cd4>
   68100:	ldr	r0, [fp, #240]	; 0xf0
   68104:	bl	2ec10 <fputs@plt+0x1da78>
   68108:	mov	r5, r0
   6810c:	ldr	r1, [r4, #44]	; 0x2c
   68110:	mov	r0, fp
   68114:	bl	1fc00 <fputs@plt+0xea68>
   68118:	ldrb	r3, [fp, #69]	; 0x45
   6811c:	cmp	r3, #0
   68120:	beq	688f0 <fputs@plt+0x57758>
   68124:	mov	r3, #0
   68128:	str	r3, [r4, #44]	; 0x2c
   6812c:	mov	r6, #7
   68130:	str	r6, [r4, #80]	; 0x50
   68134:	b	67f88 <fputs@plt+0x56df0>
   68138:	ldrb	r2, [r4, #87]	; 0x57
   6813c:	tst	r2, #1
   68140:	beq	67fa8 <fputs@plt+0x56e10>
   68144:	mov	r3, #17
   68148:	str	r3, [r4, #80]	; 0x50
   6814c:	ldrsb	r3, [r4, #89]	; 0x59
   68150:	cmp	r3, #0
   68154:	movge	r7, #1
   68158:	bge	680ac <fputs@plt+0x56f14>
   6815c:	b	688e0 <fputs@plt+0x57748>
   68160:	ldr	r3, [r5, #152]	; 0x98
   68164:	cmp	r3, #0
   68168:	streq	r3, [r5, #248]	; 0xf8
   6816c:	ldr	r3, [r5, #188]	; 0xbc
   68170:	cmp	r3, #0
   68174:	beq	6819c <fputs@plt+0x57004>
   68178:	ldrb	r3, [r5, #149]	; 0x95
   6817c:	cmp	r3, #0
   68180:	bne	6819c <fputs@plt+0x57004>
   68184:	ldr	r3, [r4, #168]	; 0xa8
   68188:	cmp	r3, #0
   6818c:	beq	6819c <fputs@plt+0x57004>
   68190:	add	r1, r4, #128	; 0x80
   68194:	ldr	r0, [r5]
   68198:	bl	13850 <fputs@plt+0x26b8>
   6819c:	ldr	r3, [r5, #152]	; 0x98
   681a0:	add	r3, r3, #1
   681a4:	str	r3, [r5, #152]	; 0x98
   681a8:	ldrb	r3, [r4, #89]	; 0x59
   681ac:	tst	r3, #32
   681b0:	ldreq	r3, [r5, #160]	; 0xa0
   681b4:	addeq	r3, r3, #1
   681b8:	streq	r3, [r5, #160]	; 0xa0
   681bc:	ldrb	r3, [r4, #89]	; 0x59
   681c0:	tst	r3, #64	; 0x40
   681c4:	ldrne	r3, [r5, #156]	; 0x9c
   681c8:	addne	r3, r3, #1
   681cc:	strne	r3, [r5, #156]	; 0x9c
   681d0:	mov	r3, #0
   681d4:	str	r3, [r4, #76]	; 0x4c
   681d8:	b	67fb0 <fputs@plt+0x56e18>
   681dc:	mov	r0, r8
   681e0:	bl	13af4 <fputs@plt+0x295c>
   681e4:	mov	r7, #1
   681e8:	b	68060 <fputs@plt+0x56ec8>
   681ec:	ldr	r3, [r4, #8]
   681f0:	add	r2, r3, #360	; 0x168
   681f4:	str	r2, [sp, #20]
   681f8:	ldrh	r2, [r2, #8]
   681fc:	tst	r2, #16
   68200:	beq	68914 <fputs@plt+0x5777c>
   68204:	ldr	r2, [r3, #372]	; 0x174
   68208:	ldr	r3, [r3, #376]	; 0x178
   6820c:	mov	ip, r3
   68210:	str	r3, [sp, #24]
   68214:	lsrs	r3, r2, #2
   68218:	str	r3, [sp, #28]
   6821c:	moveq	r2, r0
   68220:	beq	68248 <fputs@plt+0x570b0>
   68224:	mov	r3, ip
   68228:	bic	r2, r2, #3
   6822c:	add	lr, ip, r2
   68230:	mov	r2, r0
   68234:	ldr	ip, [r3], #4
   68238:	ldr	ip, [ip, #4]
   6823c:	add	r2, r2, ip
   68240:	cmp	lr, r3
   68244:	bne	68234 <fputs@plt+0x5709c>
   68248:	ldr	r3, [r4, #76]	; 0x4c
   6824c:	add	ip, r3, #1
   68250:	str	ip, [r4, #76]	; 0x4c
   68254:	b	6804c <fputs@plt+0x56eb4>
   68258:	str	r2, [sp, #20]
   6825c:	b	68920 <fputs@plt+0x57788>
   68260:	ldr	r2, [r8, #248]	; 0xf8
   68264:	cmp	r2, #0
   68268:	bne	68368 <fputs@plt+0x571d0>
   6826c:	cmp	r0, r3
   68270:	ble	68388 <fputs@plt+0x571f0>
   68274:	add	r2, r3, r3, lsl #2
   68278:	ldr	r8, [r4, #4]
   6827c:	add	r8, r8, r2, lsl #2
   68280:	cmp	r1, #1
   68284:	beq	683c4 <fputs@plt+0x5722c>
   68288:	mov	r3, #4
   6828c:	strh	r3, [r6, #8]
   68290:	ldr	r0, [r8, #4]
   68294:	asr	r1, r0, #31
   68298:	strd	r0, [r6]
   6829c:	strh	r3, [r6, #48]	; 0x30
   682a0:	ldr	r0, [r8, #8]
   682a4:	asr	r1, r0, #31
   682a8:	strd	r0, [r6, #40]	; 0x28
   682ac:	strh	r3, [r6, #88]	; 0x58
   682b0:	ldr	r2, [r8, #12]
   682b4:	asr	r3, r2, #31
   682b8:	strd	r2, [r6, #80]	; 0x50
   682bc:	add	r3, r6, #120	; 0x78
   682c0:	str	r3, [sp, #20]
   682c4:	mov	r1, #100	; 0x64
   682c8:	mov	r0, r3
   682cc:	bl	292e4 <fputs@plt+0x1814c>
   682d0:	subs	r7, r0, #0
   682d4:	movne	r7, #1
   682d8:	bne	68060 <fputs@plt+0x56ec8>
   682dc:	ldr	r3, [pc, #1632]	; 68944 <fputs@plt+0x577ac>
   682e0:	strh	r3, [r6, #128]	; 0x80
   682e4:	ldr	r3, [r6, #136]	; 0x88
   682e8:	str	r3, [sp, #24]
   682ec:	ldr	r2, [r6, #144]	; 0x90
   682f0:	str	r3, [sp, #52]	; 0x34
   682f4:	str	r3, [sp, #56]	; 0x38
   682f8:	mov	r3, #0
   682fc:	str	r3, [sp, #48]	; 0x30
   68300:	str	r3, [sp, #60]	; 0x3c
   68304:	str	r2, [sp, #64]	; 0x40
   68308:	str	r3, [sp, #68]	; 0x44
   6830c:	strb	r3, [sp, #72]	; 0x48
   68310:	strb	r3, [sp, #73]	; 0x49
   68314:	ldrsb	r3, [r8, #1]
   68318:	add	r3, r3, #19
   6831c:	cmp	r3, #15
   68320:	ldrls	pc, [pc, r3, lsl #2]
   68324:	b	68770 <fputs@plt+0x575d8>
   68328:	andeq	r8, r6, r0, ror #14
   6832c:	andeq	r8, r6, r0, asr r7
   68330:	andeq	r8, r6, r0, ror r7
   68334:	andeq	r8, r6, r0, ror r7
   68338:	andeq	r8, r6, ip, ror #13
   6833c:	andeq	r8, r6, ip, lsr r6
   68340:	andeq	r8, r6, r4, lsr #12
   68344:	andeq	r8, r6, r0, asr r6
   68348:	andeq	r8, r6, r0, ror r7
   6834c:	ldrdeq	r8, [r6], -r4
   68350:	andeq	r8, r6, r0, ror r7
   68354:	andeq	r8, r6, r8, ror #12
   68358:	andeq	r8, r6, r0, ror r7
   6835c:			; <UNDEFINED> instruction: 0x000684b0
   68360:	andeq	r8, r6, r8, lsl #12
   68364:	strdeq	r8, [r6], -r0
   68368:	mov	r0, #9
   6836c:	str	r0, [r4, #80]	; 0x50
   68370:	bl	1b288 <fputs@plt+0xa0f0>
   68374:	mov	r1, r0
   68378:	mov	r0, r4
   6837c:	bl	3da60 <fputs@plt+0x2c8c8>
   68380:	mov	r7, #1
   68384:	b	68060 <fputs@plt+0x56ec8>
   68388:	sub	r3, r3, r0
   6838c:	ldr	ip, [sp, #24]
   68390:	ldr	r0, [ip]
   68394:	ldr	r2, [r0, #4]
   68398:	cmp	r3, r2
   6839c:	blt	683b4 <fputs@plt+0x5721c>
   683a0:	sub	r3, r3, r2
   683a4:	ldr	r0, [ip, #4]!
   683a8:	ldr	r2, [r0, #4]
   683ac:	cmp	r2, r3
   683b0:	ble	683a0 <fputs@plt+0x57208>
   683b4:	add	r2, r3, r3, lsl #2
   683b8:	ldr	r8, [r0]
   683bc:	add	r8, r8, r2, lsl #2
   683c0:	b	68280 <fputs@plt+0x570e8>
   683c4:	mov	r2, #4
   683c8:	strh	r2, [r7, #48]	; 0x30
   683cc:	mov	r2, r3
   683d0:	asr	r3, r3, #31
   683d4:	strd	r2, [r7, #40]	; 0x28
   683d8:	ldr	r3, [pc, #1384]	; 68948 <fputs@plt+0x577b0>
   683dc:	strh	r3, [r7, #88]	; 0x58
   683e0:	ldrb	r2, [r8]
   683e4:	ldr	r3, [pc, #1376]	; 6894c <fputs@plt+0x577b4>
   683e8:	add	r3, r3, r2, lsl #2
   683ec:	ldr	r0, [r3, #4060]	; 0xfdc
   683f0:	str	r0, [r7, #96]	; 0x60
   683f4:	bl	1b3e0 <fputs@plt+0xa248>
   683f8:	str	r0, [r7, #92]	; 0x5c
   683fc:	mov	r3, #1
   68400:	strb	r3, [r7, #90]	; 0x5a
   68404:	add	r6, r7, #120	; 0x78
   68408:	ldrsb	r3, [r8, #1]
   6840c:	cmn	r3, #18
   68410:	bne	68288 <fputs@plt+0x570f0>
   68414:	ldr	ip, [sp, #28]
   68418:	cmp	ip, #0
   6841c:	ble	68454 <fputs@plt+0x572bc>
   68420:	ldr	r0, [r8, #16]
   68424:	ldr	r2, [sp, #24]
   68428:	ldr	r3, [r2]
   6842c:	cmp	r0, r3
   68430:	beq	68288 <fputs@plt+0x570f0>
   68434:	mov	r3, #0
   68438:	add	r3, r3, #1
   6843c:	cmp	r3, ip
   68440:	beq	68460 <fputs@plt+0x572c8>
   68444:	ldr	r1, [r2, #4]!
   68448:	cmp	r0, r1
   6844c:	bne	68438 <fputs@plt+0x572a0>
   68450:	b	68288 <fputs@plt+0x570f0>
   68454:	ldr	r3, [sp, #28]
   68458:	cmp	r3, #0
   6845c:	bne	68288 <fputs@plt+0x570f0>
   68460:	add	r3, r3, #1
   68464:	lsl	r7, r3, #2
   68468:	ldr	r3, [sp, #28]
   6846c:	adds	r2, r3, #0
   68470:	movne	r2, #1
   68474:	mov	r1, r7
   68478:	ldr	r0, [sp, #20]
   6847c:	bl	291c8 <fputs@plt+0x18030>
   68480:	cmp	r0, #0
   68484:	bne	68288 <fputs@plt+0x570f0>
   68488:	ldr	r2, [r8, #16]
   6848c:	ldr	r1, [sp, #20]
   68490:	ldr	r3, [r1, #16]
   68494:	ldr	r0, [sp, #28]
   68498:	str	r2, [r3, r0, lsl #2]
   6849c:	ldrh	r3, [r1, #8]
   684a0:	orr	r3, r3, #16
   684a4:	strh	r3, [r1, #8]
   684a8:	str	r7, [r1, #12]
   684ac:	b	68288 <fputs@plt+0x570f0>
   684b0:	ldr	r3, [r8, #16]
   684b4:	str	r3, [sp, #28]
   684b8:	ldrh	r2, [r3, #6]
   684bc:	ldr	r1, [pc, #1164]	; 68950 <fputs@plt+0x577b8>
   684c0:	add	r0, sp, #48	; 0x30
   684c4:	bl	3ef34 <fputs@plt+0x2dd9c>
   684c8:	ldr	r2, [sp, #28]
   684cc:	ldrh	r3, [r2, #6]
   684d0:	cmp	r3, #0
   684d4:	ble	68570 <fputs@plt+0x573d8>
   684d8:	mov	r3, r2
   684dc:	add	r2, r2, #20
   684e0:	str	fp, [sp, #28]
   684e4:	str	r5, [sp, #32]
   684e8:	mov	fp, r3
   684ec:	str	r4, [sp, #36]	; 0x24
   684f0:	mov	r4, r2
   684f4:	b	68538 <fputs@plt+0x573a0>
   684f8:	ldr	r5, [pc, #1108]	; 68954 <fputs@plt+0x577bc>
   684fc:	ldr	r3, [fp, #16]
   68500:	ldrb	r2, [r3, r7]
   68504:	mov	r3, r5
   68508:	ldr	r1, [pc, #1096]	; 68958 <fputs@plt+0x577c0>
   6850c:	ldr	r0, [pc, #1088]	; 68954 <fputs@plt+0x577bc>
   68510:	cmp	r2, #0
   68514:	moveq	r1, r0
   68518:	mov	r2, r1
   6851c:	ldr	r1, [pc, #1080]	; 6895c <fputs@plt+0x577c4>
   68520:	add	r0, sp, #48	; 0x30
   68524:	bl	3ef34 <fputs@plt+0x2dd9c>
   68528:	add	r7, r7, #1
   6852c:	ldrh	r3, [fp, #6]
   68530:	cmp	r7, r3
   68534:	bge	68564 <fputs@plt+0x573cc>
   68538:	ldr	r3, [r4], #4
   6853c:	cmp	r3, #0
   68540:	beq	684f8 <fputs@plt+0x57360>
   68544:	ldr	r5, [r3]
   68548:	ldr	r1, [pc, #1040]	; 68960 <fputs@plt+0x577c8>
   6854c:	mov	r0, r5
   68550:	bl	11174 <strcmp@plt>
   68554:	ldr	r3, [pc, #1032]	; 68964 <fputs@plt+0x577cc>
   68558:	cmp	r0, #0
   6855c:	moveq	r5, r3
   68560:	b	684fc <fputs@plt+0x57364>
   68564:	ldr	fp, [sp, #28]
   68568:	ldr	r5, [sp, #32]
   6856c:	ldr	r4, [sp, #36]	; 0x24
   68570:	mov	r2, #1
   68574:	ldr	r1, [pc, #1004]	; 68968 <fputs@plt+0x577d0>
   68578:	add	r0, sp, #48	; 0x30
   6857c:	bl	2d354 <fputs@plt+0x1c1bc>
   68580:	add	r0, sp, #48	; 0x30
   68584:	bl	1d47c <fputs@plt+0xc2e4>
   68588:	ldr	r0, [r6, #136]	; 0x88
   6858c:	ldr	r1, [sp, #24]
   68590:	cmp	r0, r1
   68594:	beq	68788 <fputs@plt+0x575f0>
   68598:	mov	r3, #0
   6859c:	str	r3, [sp]
   685a0:	mov	r3, #1
   685a4:	mvn	r2, #0
   685a8:	ldr	r0, [sp, #20]
   685ac:	bl	29684 <fputs@plt+0x184ec>
   685b0:	ldrb	r3, [r4, #89]	; 0x59
   685b4:	and	r3, r3, #3
   685b8:	cmp	r3, #1
   685bc:	beq	6879c <fputs@plt+0x57604>
   685c0:	ldrb	r3, [r4, #89]	; 0x59
   685c4:	and	r3, r3, #3
   685c8:	rsb	r3, r3, #3
   685cc:	lsl	r3, r3, #2
   685d0:	strh	r3, [r4, #84]	; 0x54
   685d4:	ldr	r3, [r4, #8]
   685d8:	add	r3, r3, #40	; 0x28
   685dc:	str	r3, [r4, #20]
   685e0:	mov	r3, #0
   685e4:	str	r3, [r4, #80]	; 0x50
   685e8:	mov	r7, #100	; 0x64
   685ec:	b	68084 <fputs@plt+0x56eec>
   685f0:	ldr	r3, [r8, #16]
   685f4:	ldr	r2, [r3]
   685f8:	ldr	r1, [pc, #876]	; 6896c <fputs@plt+0x577d4>
   685fc:	add	r0, sp, #48	; 0x30
   68600:	bl	3ef34 <fputs@plt+0x2dd9c>
   68604:	b	68580 <fputs@plt+0x573e8>
   68608:	ldr	r2, [r8, #16]
   6860c:	ldrsb	r3, [r2]
   68610:	ldr	r2, [r2, #20]
   68614:	ldr	r1, [pc, #852]	; 68970 <fputs@plt+0x577d8>
   68618:	add	r0, sp, #48	; 0x30
   6861c:	bl	3ef34 <fputs@plt+0x2dd9c>
   68620:	b	68580 <fputs@plt+0x573e8>
   68624:	ldr	r3, [r8, #16]
   68628:	ldrd	r2, [r3]
   6862c:	ldr	r1, [pc, #832]	; 68974 <fputs@plt+0x577dc>
   68630:	add	r0, sp, #48	; 0x30
   68634:	bl	3ef34 <fputs@plt+0x2dd9c>
   68638:	b	68580 <fputs@plt+0x573e8>
   6863c:	ldr	r2, [r8, #16]
   68640:	ldr	r1, [pc, #816]	; 68978 <fputs@plt+0x577e0>
   68644:	add	r0, sp, #48	; 0x30
   68648:	bl	3ef34 <fputs@plt+0x2dd9c>
   6864c:	b	68580 <fputs@plt+0x573e8>
   68650:	ldr	r3, [r8, #16]
   68654:	ldrd	r2, [r3]
   68658:	ldr	r1, [pc, #796]	; 6897c <fputs@plt+0x577e4>
   6865c:	add	r0, sp, #48	; 0x30
   68660:	bl	3ef34 <fputs@plt+0x2dd9c>
   68664:	b	68580 <fputs@plt+0x573e8>
   68668:	ldr	r2, [r8, #16]
   6866c:	ldrh	r3, [r2, #8]
   68670:	tst	r3, #2
   68674:	ldrne	r3, [r2, #16]
   68678:	strne	r3, [sp, #24]
   6867c:	bne	68580 <fputs@plt+0x573e8>
   68680:	tst	r3, #4
   68684:	bne	686ac <fputs@plt+0x57514>
   68688:	tst	r3, #8
   6868c:	bne	686c0 <fputs@plt+0x57528>
   68690:	and	r3, r3, #1
   68694:	ldr	r2, [pc, #740]	; 68980 <fputs@plt+0x577e8>
   68698:	ldr	r1, [pc, #740]	; 68984 <fputs@plt+0x577ec>
   6869c:	cmp	r3, #0
   686a0:	moveq	r1, r2
   686a4:	str	r1, [sp, #24]
   686a8:	b	68580 <fputs@plt+0x573e8>
   686ac:	ldrd	r2, [r2]
   686b0:	ldr	r1, [pc, #700]	; 68974 <fputs@plt+0x577dc>
   686b4:	add	r0, sp, #48	; 0x30
   686b8:	bl	3ef34 <fputs@plt+0x2dd9c>
   686bc:	b	68580 <fputs@plt+0x573e8>
   686c0:	ldrd	r2, [r2]
   686c4:	ldr	r1, [pc, #688]	; 6897c <fputs@plt+0x577e4>
   686c8:	add	r0, sp, #48	; 0x30
   686cc:	bl	3ef34 <fputs@plt+0x2dd9c>
   686d0:	b	68580 <fputs@plt+0x573e8>
   686d4:	ldr	r3, [r8, #16]
   686d8:	ldr	r2, [r3, #8]
   686dc:	ldr	r1, [pc, #676]	; 68988 <fputs@plt+0x577f0>
   686e0:	add	r0, sp, #48	; 0x30
   686e4:	bl	3ef34 <fputs@plt+0x2dd9c>
   686e8:	b	68580 <fputs@plt+0x573e8>
   686ec:	ldr	r3, [r8, #16]
   686f0:	ldr	r2, [r3]
   686f4:	str	r2, [sp, #28]
   686f8:	cmp	r2, #1
   686fc:	ble	68730 <fputs@plt+0x57598>
   68700:	mov	r7, #1
   68704:	str	r5, [sp, #32]
   68708:	mov	r5, r3
   6870c:	ldr	r2, [r5, #4]!
   68710:	ldr	r1, [pc, #628]	; 6898c <fputs@plt+0x577f4>
   68714:	add	r0, sp, #48	; 0x30
   68718:	bl	3ef34 <fputs@plt+0x2dd9c>
   6871c:	add	r7, r7, #1
   68720:	ldr	r3, [sp, #28]
   68724:	cmp	r3, r7
   68728:	bne	6870c <fputs@plt+0x57574>
   6872c:	ldr	r5, [sp, #32]
   68730:	mov	r3, #91	; 0x5b
   68734:	ldr	r2, [sp, #24]
   68738:	strb	r3, [r2]
   6873c:	mov	r2, #1
   68740:	ldr	r1, [pc, #584]	; 68990 <fputs@plt+0x577f8>
   68744:	add	r0, sp, #48	; 0x30
   68748:	bl	2d354 <fputs@plt+0x1c1bc>
   6874c:	b	68580 <fputs@plt+0x573e8>
   68750:	ldr	r1, [pc, #572]	; 68994 <fputs@plt+0x577fc>
   68754:	add	r0, sp, #48	; 0x30
   68758:	bl	3ef34 <fputs@plt+0x2dd9c>
   6875c:	b	68580 <fputs@plt+0x573e8>
   68760:	mov	r3, #0
   68764:	ldr	r2, [sp, #24]
   68768:	strb	r3, [r2]
   6876c:	b	68580 <fputs@plt+0x573e8>
   68770:	ldr	r3, [r8, #16]
   68774:	cmp	r3, #0
   68778:	ldreq	r2, [sp, #24]
   6877c:	strbeq	r3, [r2]
   68780:	strne	r3, [sp, #24]
   68784:	b	68580 <fputs@plt+0x573e8>
   68788:	bl	1b3e0 <fputs@plt+0xa248>
   6878c:	str	r0, [r6, #132]	; 0x84
   68790:	mov	r3, #1
   68794:	strb	r3, [r6, #130]	; 0x82
   68798:	b	685b0 <fputs@plt+0x57418>
   6879c:	mov	r1, #4
   687a0:	add	r0, r6, #160	; 0xa0
   687a4:	bl	292e4 <fputs@plt+0x1814c>
   687a8:	cmp	r0, #0
   687ac:	movne	r7, #1
   687b0:	bne	68060 <fputs@plt+0x56ec8>
   687b4:	ldr	r3, [pc, #392]	; 68944 <fputs@plt+0x577ac>
   687b8:	strh	r3, [r6, #168]	; 0xa8
   687bc:	mov	r3, #2
   687c0:	str	r3, [r6, #172]	; 0xac
   687c4:	ldrb	r3, [r8, #3]
   687c8:	ldr	r2, [pc, #456]	; 68998 <fputs@plt+0x57800>
   687cc:	ldr	r1, [r6, #176]	; 0xb0
   687d0:	mov	r0, #3
   687d4:	bl	2e934 <fputs@plt+0x1d79c>
   687d8:	mov	r3, #1
   687dc:	strb	r3, [r6, #170]	; 0xaa
   687e0:	strh	r3, [r6, #208]	; 0xd0
   687e4:	b	685c0 <fputs@plt+0x57428>
   687e8:	ldr	r3, [r5, #164]	; 0xa4
   687ec:	add	r3, r3, #1
   687f0:	str	r3, [r5, #164]	; 0xa4
   687f4:	mov	r0, r4
   687f8:	bl	5efb4 <fputs@plt+0x4de1c>
   687fc:	mov	r7, r0
   68800:	ldr	r3, [r5, #164]	; 0xa4
   68804:	sub	r3, r3, #1
   68808:	str	r3, [r5, #164]	; 0xa4
   6880c:	cmp	r0, #100	; 0x64
   68810:	bne	68060 <fputs@plt+0x56ec8>
   68814:	b	68084 <fputs@plt+0x56eec>
   68818:	ldr	r3, [r5, #20]
   6881c:	cmp	r3, #0
   68820:	ble	68908 <fputs@plt+0x57770>
   68824:	mov	r0, #0
   68828:	mov	r6, r0
   6882c:	b	68840 <fputs@plt+0x576a8>
   68830:	add	r6, r6, #1
   68834:	ldr	r3, [r5, #20]
   68838:	cmp	r6, r3
   6883c:	bge	688c4 <fputs@plt+0x5772c>
   68840:	lsl	r1, r6, #4
   68844:	ldr	r3, [r5, #16]
   68848:	add	r3, r3, r1
   6884c:	ldr	r3, [r3, #4]
   68850:	cmp	r3, #0
   68854:	beq	68830 <fputs@plt+0x57698>
   68858:	ldr	r2, [r3, #4]
   6885c:	ldr	ip, [r3]
   68860:	str	ip, [r2, #4]
   68864:	ldr	r3, [r3, #4]
   68868:	ldr	r3, [r3]
   6886c:	ldr	r2, [r3, #216]	; 0xd8
   68870:	cmp	r2, #0
   68874:	beq	68830 <fputs@plt+0x57698>
   68878:	ldr	r3, [r2, #12]
   6887c:	mov	ip, #0
   68880:	str	ip, [r2, #12]
   68884:	ldr	r8, [r5, #220]	; 0xdc
   68888:	cmp	r8, ip
   6888c:	beq	68830 <fputs@plt+0x57698>
   68890:	cmp	r3, ip
   68894:	movle	r2, #0
   68898:	movgt	r2, #1
   6889c:	cmp	r0, ip
   688a0:	movne	r2, #0
   688a4:	cmp	r2, ip
   688a8:	beq	68830 <fputs@plt+0x57698>
   688ac:	ldr	r2, [r5, #16]
   688b0:	ldr	r2, [r2, r1]
   688b4:	mov	r1, r5
   688b8:	ldr	r0, [r5, #224]	; 0xe0
   688bc:	blx	r8
   688c0:	b	68830 <fputs@plt+0x57698>
   688c4:	str	r0, [r4, #80]	; 0x50
   688c8:	cmp	r0, #0
   688cc:	movne	r7, #1
   688d0:	b	68084 <fputs@plt+0x56eec>
   688d4:	sub	r3, r7, #100	; 0x64
   688d8:	cmp	r3, #1
   688dc:	bls	680ac <fputs@plt+0x56f14>
   688e0:	mov	r0, r4
   688e4:	bl	29948 <fputs@plt+0x187b0>
   688e8:	mov	r7, r0
   688ec:	b	680ac <fputs@plt+0x56f14>
   688f0:	mov	r1, r5
   688f4:	mov	r0, fp
   688f8:	bl	1d600 <fputs@plt+0xc468>
   688fc:	str	r0, [r4, #44]	; 0x2c
   68900:	str	r6, [r4, #80]	; 0x50
   68904:	b	67f88 <fputs@plt+0x56df0>
   68908:	mov	r3, #0
   6890c:	str	r3, [r4, #80]	; 0x50
   68910:	b	68084 <fputs@plt+0x56eec>
   68914:	ldr	r3, [r4, #76]	; 0x4c
   68918:	add	r2, r3, #1
   6891c:	str	r2, [r4, #76]	; 0x4c
   68920:	mov	r2, r0
   68924:	mov	ip, #0
   68928:	str	ip, [sp, #24]
   6892c:	str	ip, [sp, #28]
   68930:	b	6804c <fputs@plt+0x56eb4>
   68934:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   68938:	andeq	r5, r8, ip, rrx
   6893c:	andeq	r1, r1, lr, asr #27
   68940:	muleq	r8, r4, r0
   68944:	andeq	r0, r0, r2, lsl #4
   68948:	andeq	r0, r0, r2, lsl #20
   6894c:			; <UNDEFINED> instruction: 0x000813b0
   68950:	andeq	r6, r8, r4, lsr lr
   68954:	andeq	lr, r7, r0, lsr #29
   68958:	andeq	r5, r8, r8, lsr #21
   6895c:	andeq	r6, r8, ip, lsr lr
   68960:	andeq	r6, r8, ip, lsr r6
   68964:	andeq	r6, r8, r8, lsr #28
   68968:	andeq	pc, r7, ip, asr #32
   6896c:	andeq	r6, r8, r4, asr #28
   68970:	andeq	r6, r8, ip, asr #28
   68974:	andeq	r4, r8, ip, lsl #27
   68978:	andeq	r5, r8, ip, lsl #31
   6897c:	andeq	r4, r8, ip, lsl #29
   68980:	andeq	r6, r8, ip, lsr #28
   68984:	ldrdeq	r4, [r8], -r0
   68988:	andeq	r6, r8, r4, asr lr
   6898c:	andeq	r6, r8, ip, asr lr
   68990:	andeq	r6, r8, r0, ror #28
   68994:	andeq	r6, r8, r4, ror #28
   68998:	andeq	r6, r8, ip, ror #28
   6899c:	push	{r4, r5, r6, r8, r9, lr}
   689a0:	mov	r4, r0
   689a4:	mov	r8, r2
   689a8:	mov	r9, r3
   689ac:	ldr	r6, [r0, #20]
   689b0:	ldr	r3, [r6, #60]	; 0x3c
   689b4:	strd	r8, [r3]
   689b8:	ldr	r0, [r0, #20]
   689bc:	bl	67e10 <fputs@plt+0x56c78>
   689c0:	cmp	r0, #100	; 0x64
   689c4:	beq	68a1c <fputs@plt+0x57884>
   689c8:	mov	r5, r0
   689cc:	ldr	r0, [r4, #20]
   689d0:	cmp	r0, #0
   689d4:	beq	68aec <fputs@plt+0x57954>
   689d8:	bl	4f274 <fputs@plt+0x3e0dc>
   689dc:	mov	r3, #0
   689e0:	str	r3, [r4, #20]
   689e4:	subs	r5, r0, #0
   689e8:	beq	68acc <fputs@plt+0x57934>
   689ec:	ldr	r4, [r4, #24]
   689f0:	mov	r0, r4
   689f4:	bl	50538 <fputs@plt+0x3f3a0>
   689f8:	mov	r2, r0
   689fc:	ldr	r1, [pc, #240]	; 68af4 <fputs@plt+0x5795c>
   68a00:	mov	r0, r4
   68a04:	bl	3db1c <fputs@plt+0x2c984>
   68a08:	mov	r6, r0
   68a0c:	ldr	r3, [sp, #24]
   68a10:	str	r6, [r3]
   68a14:	mov	r0, r5
   68a18:	pop	{r4, r5, r6, r8, r9, pc}
   68a1c:	ldr	r3, [r6, #56]	; 0x38
   68a20:	ldr	r5, [r3]
   68a24:	ldr	r3, [r4, #12]
   68a28:	add	r2, r3, #20
   68a2c:	ldr	r1, [r5, r2, lsl #2]
   68a30:	cmp	r1, #11
   68a34:	bhi	68a80 <fputs@plt+0x578e8>
   68a38:	ldr	r0, [r4, #24]
   68a3c:	cmp	r1, #0
   68a40:	beq	68a78 <fputs@plt+0x578e0>
   68a44:	ldr	r3, [pc, #172]	; 68af8 <fputs@plt+0x57960>
   68a48:	ldr	r2, [pc, #172]	; 68afc <fputs@plt+0x57964>
   68a4c:	cmp	r1, #7
   68a50:	movne	r2, r3
   68a54:	ldr	r1, [pc, #164]	; 68b00 <fputs@plt+0x57968>
   68a58:	bl	3db1c <fputs@plt+0x2c984>
   68a5c:	mov	r6, r0
   68a60:	ldr	r0, [r4, #20]
   68a64:	bl	4f274 <fputs@plt+0x3e0dc>
   68a68:	mov	r3, #0
   68a6c:	str	r3, [r4, #20]
   68a70:	mov	r5, #1
   68a74:	b	68a0c <fputs@plt+0x57874>
   68a78:	ldr	r2, [pc, #132]	; 68b04 <fputs@plt+0x5796c>
   68a7c:	b	68a54 <fputs@plt+0x578bc>
   68a80:	ldrsh	r2, [r5, #12]
   68a84:	add	r3, r3, r2
   68a88:	add	r3, r3, #20
   68a8c:	ldr	r3, [r5, r3, lsl #2]
   68a90:	str	r3, [r4, #8]
   68a94:	mov	r0, r1
   68a98:	bl	17250 <fputs@plt+0x60b8>
   68a9c:	str	r0, [r4, #4]
   68aa0:	ldr	r3, [r5, #16]
   68aa4:	str	r3, [r4, #16]
   68aa8:	ldrb	r2, [r3, #64]	; 0x40
   68aac:	orr	r2, r2, #16
   68ab0:	strb	r2, [r3, #64]	; 0x40
   68ab4:	ldr	r3, [r3]
   68ab8:	mov	r2, #1
   68abc:	strb	r2, [r3, #11]
   68ac0:	mov	r6, #0
   68ac4:	mov	r5, r6
   68ac8:	b	68a0c <fputs@plt+0x57874>
   68acc:	mov	r2, r8
   68ad0:	mov	r3, r9
   68ad4:	ldr	r1, [pc, #44]	; 68b08 <fputs@plt+0x57970>
   68ad8:	ldr	r0, [r4, #24]
   68adc:	bl	3db1c <fputs@plt+0x2c984>
   68ae0:	mov	r6, r0
   68ae4:	mov	r5, #1
   68ae8:	b	68a0c <fputs@plt+0x57874>
   68aec:	mov	r6, #0
   68af0:	b	68a0c <fputs@plt+0x57874>
   68af4:	andeq	r4, r8, ip, asr pc
   68af8:	andeq	r4, r8, ip, asr #26
   68afc:	andeq	r4, r8, ip, asr sp
   68b00:	andeq	r6, r8, r4, ror lr
   68b04:	andeq	r4, r8, r4, ror #26
   68b08:	muleq	r8, r4, lr
   68b0c:	push	{r4, r5, r6, r7, lr}
   68b10:	sub	sp, sp, #20
   68b14:	cmp	r0, #0
   68b18:	beq	68b90 <fputs@plt+0x579f8>
   68b1c:	mov	r7, r3
   68b20:	ldr	r4, [r0, #24]
   68b24:	ldr	r3, [r0, #20]
   68b28:	cmp	r3, #0
   68b2c:	moveq	r5, #4
   68b30:	beq	68b7c <fputs@plt+0x579e4>
   68b34:	add	r3, sp, #12
   68b38:	str	r3, [sp]
   68b3c:	mov	r3, r7
   68b40:	bl	6899c <fputs@plt+0x57804>
   68b44:	subs	r5, r0, #0
   68b48:	beq	68b7c <fputs@plt+0x579e4>
   68b4c:	ldr	r2, [sp, #12]
   68b50:	mov	r3, r2
   68b54:	ldr	r1, [pc, #64]	; 68b9c <fputs@plt+0x57a04>
   68b58:	cmp	r2, #0
   68b5c:	movne	r2, r1
   68b60:	moveq	r2, #0
   68b64:	mov	r1, r5
   68b68:	mov	r0, r4
   68b6c:	bl	35210 <fputs@plt+0x24078>
   68b70:	ldr	r1, [sp, #12]
   68b74:	mov	r0, r4
   68b78:	bl	1fc00 <fputs@plt+0xea68>
   68b7c:	mov	r1, r5
   68b80:	mov	r0, r4
   68b84:	bl	21a90 <fputs@plt+0x108f8>
   68b88:	add	sp, sp, #20
   68b8c:	pop	{r4, r5, r6, r7, pc}
   68b90:	ldr	r0, [pc, #8]	; 68ba0 <fputs@plt+0x57a08>
   68b94:	bl	31a8c <fputs@plt+0x208f4>
   68b98:	b	68b88 <fputs@plt+0x579f0>
   68b9c:	andeq	r4, r8, ip, asr pc
   68ba0:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   68ba4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68ba8:	sub	sp, sp, #36	; 0x24
   68bac:	mov	fp, r0
   68bb0:	mov	r4, r1
   68bb4:	mov	r8, r2
   68bb8:	str	r3, [sp, #12]
   68bbc:	mov	r3, #0
   68bc0:	str	r3, [sp, #24]
   68bc4:	bl	35128 <fputs@plt+0x23f90>
   68bc8:	cmp	r0, #0
   68bcc:	beq	68bfc <fputs@plt+0x57a64>
   68bd0:	cmp	r4, #0
   68bd4:	beq	68ef4 <fputs@plt+0x57d5c>
   68bd8:	mov	r1, #0
   68bdc:	mov	r0, fp
   68be0:	bl	21a4c <fputs@plt+0x108b4>
   68be4:	ldrb	r3, [r4]
   68be8:	cmp	r3, #0
   68bec:	moveq	sl, #0
   68bf0:	streq	sl, [sp, #8]
   68bf4:	bne	68cdc <fputs@plt+0x57b44>
   68bf8:	b	68e24 <fputs@plt+0x57c8c>
   68bfc:	ldr	r0, [pc, #876]	; 68f70 <fputs@plt+0x57dd8>
   68c00:	bl	31a8c <fputs@plt+0x208f4>
   68c04:	mov	r4, r0
   68c08:	b	68e74 <fputs@plt+0x57cdc>
   68c0c:	ldr	r2, [sp, #20]
   68c10:	mov	r3, #0
   68c14:	mov	r0, fp
   68c18:	bl	1c1a4 <fputs@plt+0xb00c>
   68c1c:	subs	sl, r0, #0
   68c20:	beq	68e80 <fputs@plt+0x57ce8>
   68c24:	cmp	r4, #0
   68c28:	ble	68f3c <fputs@plt+0x57da4>
   68c2c:	sub	r7, sl, #4
   68c30:	ldr	r5, [sp, #8]
   68c34:	mov	r1, r5
   68c38:	ldr	r0, [sp, #24]
   68c3c:	bl	27914 <fputs@plt+0x1677c>
   68c40:	str	r0, [r7, #4]!
   68c44:	add	r5, r5, #1
   68c48:	cmp	r5, r4
   68c4c:	bne	68c34 <fputs@plt+0x57a9c>
   68c50:	cmp	r6, #100	; 0x64
   68c54:	beq	68f30 <fputs@plt+0x57d98>
   68c58:	mov	r3, sl
   68c5c:	mov	r2, r9
   68c60:	mov	r1, r5
   68c64:	ldr	r0, [sp, #12]
   68c68:	blx	r8
   68c6c:	cmp	r0, #0
   68c70:	bne	68df0 <fputs@plt+0x57c58>
   68c74:	ldr	r0, [sp, #24]
   68c78:	bl	4f22c <fputs@plt+0x3e094>
   68c7c:	mov	r5, r0
   68c80:	mov	r3, #0
   68c84:	str	r3, [sp, #24]
   68c88:	ldr	r4, [sp, #28]
   68c8c:	ldrb	r3, [r4]
   68c90:	ldr	r2, [pc, #732]	; 68f74 <fputs@plt+0x57ddc>
   68c94:	add	r3, r2, r3
   68c98:	ldrb	r3, [r3, #320]	; 0x140
   68c9c:	tst	r3, #1
   68ca0:	beq	68cbc <fputs@plt+0x57b24>
   68ca4:	ldrb	r3, [r4, #1]!
   68ca8:	ldr	r2, [pc, #708]	; 68f74 <fputs@plt+0x57ddc>
   68cac:	add	r3, r2, r3
   68cb0:	ldrb	r3, [r3, #320]	; 0x140
   68cb4:	tst	r3, #1
   68cb8:	bne	68ca4 <fputs@plt+0x57b0c>
   68cbc:	mov	r1, sl
   68cc0:	mov	r0, fp
   68cc4:	bl	1fc00 <fputs@plt+0xea68>
   68cc8:	cmp	r5, #0
   68ccc:	bne	68e88 <fputs@plt+0x57cf0>
   68cd0:	ldrb	r3, [r4]
   68cd4:	cmp	r3, #0
   68cd8:	beq	68e18 <fputs@plt+0x57c80>
   68cdc:	mov	r3, #0
   68ce0:	str	r3, [sp, #24]
   68ce4:	add	r3, sp, #28
   68ce8:	str	r3, [sp]
   68cec:	add	r3, sp, #24
   68cf0:	mvn	r2, #0
   68cf4:	mov	r1, r4
   68cf8:	mov	r0, fp
   68cfc:	bl	79904 <fputs@plt+0x6876c>
   68d00:	subs	r3, r0, #0
   68d04:	str	r3, [sp, #8]
   68d08:	bne	68e20 <fputs@plt+0x57c88>
   68d0c:	ldr	r3, [sp, #24]
   68d10:	cmp	r3, #0
   68d14:	ldreq	r4, [sp, #28]
   68d18:	beq	68cd0 <fputs@plt+0x57b38>
   68d1c:	ldrh	r4, [r3, #84]	; 0x54
   68d20:	lsl	r3, r4, #3
   68d24:	add	r3, r3, #1
   68d28:	str	r3, [sp, #20]
   68d2c:	lsl	r3, r4, #2
   68d30:	str	r3, [sp, #16]
   68d34:	ldr	r5, [sp, #8]
   68d38:	mov	r9, #0
   68d3c:	mov	sl, r9
   68d40:	b	68d98 <fputs@plt+0x57c00>
   68d44:	add	r5, r5, #1
   68d48:	cmp	r5, r4
   68d4c:	bge	68f4c <fputs@plt+0x57db4>
   68d50:	mov	r1, r5
   68d54:	ldr	r0, [sp, #24]
   68d58:	bl	2ef50 <fputs@plt+0x1ddb8>
   68d5c:	str	r0, [r6, #4]!
   68d60:	cmp	r0, #0
   68d64:	bne	68d44 <fputs@plt+0x57bac>
   68d68:	mov	r1, r5
   68d6c:	ldr	r0, [sp, #24]
   68d70:	bl	278e0 <fputs@plt+0x16748>
   68d74:	cmp	r0, #5
   68d78:	beq	68d44 <fputs@plt+0x57bac>
   68d7c:	mov	r0, fp
   68d80:	bl	13af4 <fputs@plt+0x295c>
   68d84:	mov	r3, #100	; 0x64
   68d88:	str	r3, [sp, #8]
   68d8c:	b	68e24 <fputs@plt+0x57c8c>
   68d90:	cmp	r0, #100	; 0x64
   68d94:	bne	68c74 <fputs@plt+0x57adc>
   68d98:	ldr	r0, [sp, #24]
   68d9c:	bl	67e10 <fputs@plt+0x56c78>
   68da0:	mov	r6, r0
   68da4:	cmp	r8, #0
   68da8:	beq	68d90 <fputs@plt+0x57bf8>
   68dac:	cmp	r0, #100	; 0x64
   68db0:	beq	68f0c <fputs@plt+0x57d74>
   68db4:	cmp	r0, #101	; 0x65
   68db8:	cmpeq	r5, #0
   68dbc:	bne	68c74 <fputs@plt+0x57adc>
   68dc0:	ldr	r3, [fp, #24]
   68dc4:	tst	r3, #256	; 0x100
   68dc8:	beq	68c74 <fputs@plt+0x57adc>
   68dcc:	cmp	r5, #0
   68dd0:	beq	68c0c <fputs@plt+0x57a74>
   68dd4:	mov	r3, sl
   68dd8:	mov	r2, r9
   68ddc:	mov	r1, r4
   68de0:	ldr	r0, [sp, #12]
   68de4:	blx	r8
   68de8:	cmp	r0, #0
   68dec:	beq	68c74 <fputs@plt+0x57adc>
   68df0:	ldr	r0, [sp, #24]
   68df4:	bl	4f22c <fputs@plt+0x3e094>
   68df8:	mov	r3, #0
   68dfc:	str	r3, [sp, #24]
   68e00:	mov	r1, #4
   68e04:	mov	r0, fp
   68e08:	bl	21a4c <fputs@plt+0x108b4>
   68e0c:	mov	r3, #4
   68e10:	str	r3, [sp, #8]
   68e14:	b	68e24 <fputs@plt+0x57c8c>
   68e18:	mov	sl, #0
   68e1c:	b	68e24 <fputs@plt+0x57c8c>
   68e20:	mov	sl, #0
   68e24:	ldr	r0, [sp, #24]
   68e28:	cmp	r0, #0
   68e2c:	beq	68e34 <fputs@plt+0x57c9c>
   68e30:	bl	4f22c <fputs@plt+0x3e094>
   68e34:	mov	r1, sl
   68e38:	mov	r0, fp
   68e3c:	bl	1fc00 <fputs@plt+0xea68>
   68e40:	ldr	r1, [sp, #8]
   68e44:	mov	r0, fp
   68e48:	bl	21a90 <fputs@plt+0x108f8>
   68e4c:	mov	r4, r0
   68e50:	ldr	r3, [sp, #72]	; 0x48
   68e54:	cmp	r0, #0
   68e58:	cmpne	r3, #0
   68e5c:	bne	68e94 <fputs@plt+0x57cfc>
   68e60:	ldr	r3, [sp, #72]	; 0x48
   68e64:	cmp	r3, #0
   68e68:	movne	r3, #0
   68e6c:	ldrne	r2, [sp, #72]	; 0x48
   68e70:	strne	r3, [r2]
   68e74:	mov	r0, r4
   68e78:	add	sp, sp, #36	; 0x24
   68e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68e80:	str	r6, [sp, #8]
   68e84:	b	68e24 <fputs@plt+0x57c8c>
   68e88:	str	r5, [sp, #8]
   68e8c:	mov	sl, #0
   68e90:	b	68e24 <fputs@plt+0x57c8c>
   68e94:	mov	r0, fp
   68e98:	bl	50538 <fputs@plt+0x3f3a0>
   68e9c:	bl	1b3e0 <fputs@plt+0xa248>
   68ea0:	add	r6, r0, #1
   68ea4:	mov	r0, r6
   68ea8:	asr	r1, r6, #31
   68eac:	bl	13990 <fputs@plt+0x27f8>
   68eb0:	mov	r5, r0
   68eb4:	ldr	r3, [sp, #72]	; 0x48
   68eb8:	str	r0, [r3]
   68ebc:	cmp	r0, #0
   68ec0:	beq	68ee0 <fputs@plt+0x57d48>
   68ec4:	mov	r0, fp
   68ec8:	bl	50538 <fputs@plt+0x3f3a0>
   68ecc:	mov	r2, r6
   68ed0:	mov	r1, r0
   68ed4:	mov	r0, r5
   68ed8:	bl	11000 <memcpy@plt>
   68edc:	b	68e74 <fputs@plt+0x57cdc>
   68ee0:	mov	r1, #7
   68ee4:	mov	r0, fp
   68ee8:	bl	21a4c <fputs@plt+0x108b4>
   68eec:	mov	r4, #7
   68ef0:	b	68e74 <fputs@plt+0x57cdc>
   68ef4:	mov	r1, #0
   68ef8:	mov	r0, fp
   68efc:	bl	21a4c <fputs@plt+0x108b4>
   68f00:	mov	sl, #0
   68f04:	str	sl, [sp, #8]
   68f08:	b	68e24 <fputs@plt+0x57c8c>
   68f0c:	cmp	r5, #0
   68f10:	beq	68c0c <fputs@plt+0x57a74>
   68f14:	ldr	r3, [sp, #16]
   68f18:	add	r9, sl, r3
   68f1c:	cmp	r4, #0
   68f20:	ble	68f4c <fputs@plt+0x57db4>
   68f24:	sub	r6, r9, #4
   68f28:	ldr	r5, [sp, #8]
   68f2c:	b	68d50 <fputs@plt+0x57bb8>
   68f30:	ldr	r3, [sp, #16]
   68f34:	add	r9, sl, r3
   68f38:	b	68f24 <fputs@plt+0x57d8c>
   68f3c:	cmp	r6, #100	; 0x64
   68f40:	bne	68dd4 <fputs@plt+0x57c3c>
   68f44:	ldr	r3, [sp, #16]
   68f48:	add	r9, sl, r3
   68f4c:	mov	r3, sl
   68f50:	mov	r2, r9
   68f54:	mov	r1, r4
   68f58:	ldr	r0, [sp, #12]
   68f5c:	blx	r8
   68f60:	cmp	r0, #0
   68f64:	bne	68df0 <fputs@plt+0x57c58>
   68f68:	mov	r5, #1
   68f6c:	b	68d98 <fputs@plt+0x57c00>
   68f70:	strdeq	r9, [r1], -lr
   68f74:			; <UNDEFINED> instruction: 0x000813b0
   68f78:	push	{r4, r5, r6, lr}
   68f7c:	sub	sp, sp, #16
   68f80:	mov	r5, r0
   68f84:	mov	r6, r1
   68f88:	ldr	r3, [r0, #16]
   68f8c:	add	r3, r3, r1, lsl #4
   68f90:	ldr	r3, [r3, #12]
   68f94:	ldr	r4, [r3, #32]
   68f98:	cmp	r4, #0
   68f9c:	beq	68fb4 <fputs@plt+0x57e1c>
   68fa0:	ldr	r0, [r4, #8]
   68fa4:	bl	1cda4 <fputs@plt+0xbc0c>
   68fa8:	ldr	r4, [r4]
   68fac:	cmp	r4, #0
   68fb0:	bne	68fa0 <fputs@plt+0x57e08>
   68fb4:	str	r5, [sp, #8]
   68fb8:	ldr	r3, [r5, #16]
   68fbc:	ldr	r2, [r3, r6, lsl #4]
   68fc0:	str	r2, [sp, #12]
   68fc4:	ldr	r1, [pc, #120]	; 69044 <fputs@plt+0x57eac>
   68fc8:	mov	r0, r5
   68fcc:	bl	18534 <fputs@plt+0x739c>
   68fd0:	cmp	r0, #0
   68fd4:	moveq	r4, #1
   68fd8:	beq	69028 <fputs@plt+0x57e90>
   68fdc:	ldr	r2, [sp, #12]
   68fe0:	ldr	r1, [pc, #96]	; 69048 <fputs@plt+0x57eb0>
   68fe4:	mov	r0, r5
   68fe8:	bl	3db1c <fputs@plt+0x2c984>
   68fec:	subs	r6, r0, #0
   68ff0:	beq	69034 <fputs@plt+0x57e9c>
   68ff4:	mov	r3, #0
   68ff8:	str	r3, [sp]
   68ffc:	add	r3, sp, #8
   69000:	ldr	r2, [pc, #68]	; 6904c <fputs@plt+0x57eb4>
   69004:	mov	r1, r6
   69008:	mov	r0, r5
   6900c:	bl	68ba4 <fputs@plt+0x57a0c>
   69010:	mov	r4, r0
   69014:	mov	r1, r6
   69018:	mov	r0, r5
   6901c:	bl	1fc00 <fputs@plt+0xea68>
   69020:	cmp	r4, #7
   69024:	beq	69034 <fputs@plt+0x57e9c>
   69028:	mov	r0, r4
   6902c:	add	sp, sp, #16
   69030:	pop	{r4, r5, r6, pc}
   69034:	mov	r0, r5
   69038:	bl	13af4 <fputs@plt+0x295c>
   6903c:	mov	r4, #7
   69040:	b	69028 <fputs@plt+0x57e90>
   69044:	andeq	r6, r8, r4, asr #29
   69048:	andeq	r6, r8, r8, lsr #29
   6904c:	andeq	r7, r2, r0, asr sp
   69050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69054:	sub	sp, sp, #76	; 0x4c
   69058:	mov	r5, r0
   6905c:	mov	sl, r1
   69060:	str	r2, [sp, #8]
   69064:	ldr	r3, [pc, #844]	; 693b8 <fputs@plt+0x58220>
   69068:	ldr	r9, [pc, #844]	; 693bc <fputs@plt+0x58224>
   6906c:	cmp	r1, #1
   69070:	movne	r9, r3
   69074:	str	r9, [sp, #56]	; 0x38
   69078:	ldr	r3, [pc, #832]	; 693c0 <fputs@plt+0x58228>
   6907c:	str	r3, [sp, #60]	; 0x3c
   69080:	ldr	r3, [pc, #828]	; 693c4 <fputs@plt+0x5822c>
   69084:	str	r3, [sp, #64]	; 0x40
   69088:	mov	r3, #0
   6908c:	str	r3, [sp, #68]	; 0x44
   69090:	str	r0, [sp, #20]
   69094:	str	r1, [sp, #28]
   69098:	str	r3, [sp, #32]
   6909c:	str	r2, [sp, #24]
   690a0:	add	r2, sp, #56	; 0x38
   690a4:	mov	r1, #3
   690a8:	add	r0, sp, #20
   690ac:	bl	7973c <fputs@plt+0x685a4>
   690b0:	ldr	r7, [sp, #32]
   690b4:	cmp	r7, #0
   690b8:	bne	6938c <fputs@plt+0x581f4>
   690bc:	ldr	r2, [r5, #16]
   690c0:	lsl	fp, sl, #4
   690c4:	add	r8, r2, fp
   690c8:	ldr	r3, [r8, #4]
   690cc:	cmp	r3, #0
   690d0:	beq	69150 <fputs@plt+0x57fb8>
   690d4:	ldr	r2, [r3, #4]
   690d8:	ldr	r3, [r3]
   690dc:	str	r3, [r2, #4]
   690e0:	ldr	r0, [r8, #4]
   690e4:	ldrb	r3, [r0, #8]
   690e8:	cmp	r3, #0
   690ec:	strne	r7, [sp, #12]
   690f0:	beq	69168 <fputs@plt+0x57fd0>
   690f4:	add	r6, sp, #36	; 0x24
   690f8:	mov	r4, r7
   690fc:	add	r4, r4, #1
   69100:	mov	r2, r6
   69104:	mov	r1, r4
   69108:	ldr	r0, [r8, #4]
   6910c:	bl	1f59c <fputs@plt+0xe404>
   69110:	add	r6, r6, #4
   69114:	cmp	r4, #5
   69118:	bne	690fc <fputs@plt+0x57f64>
   6911c:	ldr	r3, [r8, #12]
   69120:	ldr	r2, [sp, #36]	; 0x24
   69124:	str	r2, [r3]
   69128:	ldr	r3, [sp, #52]	; 0x34
   6912c:	cmp	r3, #0
   69130:	beq	691c4 <fputs@plt+0x5802c>
   69134:	cmp	sl, #0
   69138:	bne	691a0 <fputs@plt+0x58008>
   6913c:	and	r3, r3, #3
   69140:	cmp	r3, #0
   69144:	moveq	r3, #1
   69148:	strb	r3, [r5, #66]	; 0x42
   6914c:	b	691dc <fputs@plt+0x58044>
   69150:	cmp	sl, #1
   69154:	ldreq	r2, [r2, #28]
   69158:	ldrheq	r3, [r2, #78]	; 0x4e
   6915c:	orreq	r3, r3, #1
   69160:	strheq	r3, [r2, #78]	; 0x4e
   69164:	b	6939c <fputs@plt+0x58204>
   69168:	mov	r1, #0
   6916c:	bl	45f84 <fputs@plt+0x34dec>
   69170:	subs	r4, r0, #0
   69174:	moveq	r3, #1
   69178:	streq	r3, [sp, #12]
   6917c:	beq	690f4 <fputs@plt+0x57f5c>
   69180:	mov	r0, r4
   69184:	bl	1b288 <fputs@plt+0xa0f0>
   69188:	mov	r2, r0
   6918c:	mov	r1, r5
   69190:	ldr	r0, [sp, #8]
   69194:	bl	210d8 <fputs@plt+0xff40>
   69198:	mov	r7, r4
   6919c:	b	6938c <fputs@plt+0x581f4>
   691a0:	ldrb	r2, [r5, #66]	; 0x42
   691a4:	cmp	r3, r2
   691a8:	beq	691dc <fputs@plt+0x58044>
   691ac:	ldr	r2, [pc, #532]	; 693c8 <fputs@plt+0x58230>
   691b0:	mov	r1, r5
   691b4:	ldr	r0, [sp, #8]
   691b8:	bl	210d8 <fputs@plt+0xff40>
   691bc:	mov	r7, #1
   691c0:	b	69378 <fputs@plt+0x581e0>
   691c4:	ldr	r3, [r5, #16]
   691c8:	add	r3, r3, fp
   691cc:	ldr	r2, [r3, #12]
   691d0:	ldrh	r3, [r2, #78]	; 0x4e
   691d4:	orr	r3, r3, #4
   691d8:	strh	r3, [r2, #78]	; 0x4e
   691dc:	ldr	r3, [r8, #12]
   691e0:	ldrb	r2, [r5, #66]	; 0x42
   691e4:	strb	r2, [r3, #77]	; 0x4d
   691e8:	ldr	r4, [r8, #12]
   691ec:	ldr	r3, [r4, #80]	; 0x50
   691f0:	cmp	r3, #0
   691f4:	bne	69220 <fputs@plt+0x58088>
   691f8:	ldr	r0, [sp, #44]	; 0x2c
   691fc:	bl	151e4 <fputs@plt+0x404c>
   69200:	ldr	r3, [pc, #452]	; 693cc <fputs@plt+0x58234>
   69204:	cmp	r0, #0
   69208:	moveq	r0, r3
   6920c:	str	r0, [r4, #80]	; 0x50
   69210:	ldr	r3, [r8, #12]
   69214:	ldr	r1, [r3, #80]	; 0x50
   69218:	ldr	r0, [r8, #4]
   6921c:	bl	1ea6c <fputs@plt+0xd8d4>
   69220:	ldr	r2, [r8, #12]
   69224:	ldr	r3, [sp, #40]	; 0x28
   69228:	strb	r3, [r2, #76]	; 0x4c
   6922c:	ldr	r2, [r8, #12]
   69230:	ldrb	r1, [r2, #76]	; 0x4c
   69234:	cmp	r1, #0
   69238:	moveq	r1, #1
   6923c:	strbeq	r1, [r2, #76]	; 0x4c
   69240:	ldr	r2, [r8, #12]
   69244:	ldrb	r2, [r2, #76]	; 0x4c
   69248:	cmp	r2, #4
   6924c:	bhi	69300 <fputs@plt+0x58168>
   69250:	cmp	r3, #3
   69254:	movle	r3, #0
   69258:	movgt	r3, #1
   6925c:	cmp	sl, #0
   69260:	movne	r3, #0
   69264:	cmp	r3, #0
   69268:	ldrne	r3, [r5, #24]
   6926c:	bicne	r3, r3, #32768	; 0x8000
   69270:	strne	r3, [r5, #24]
   69274:	ldr	r2, [r5, #16]
   69278:	mov	r3, r9
   6927c:	ldr	r2, [r2, sl, lsl #4]
   69280:	ldr	r1, [pc, #328]	; 693d0 <fputs@plt+0x58238>
   69284:	mov	r0, r5
   69288:	bl	3db1c <fputs@plt+0x2c984>
   6928c:	mov	r4, r0
   69290:	ldr	r6, [r5, #296]	; 0x128
   69294:	mov	r3, #0
   69298:	str	r3, [r5, #296]	; 0x128
   6929c:	str	r3, [sp]
   692a0:	add	r3, sp, #20
   692a4:	ldr	r2, [pc, #296]	; 693d4 <fputs@plt+0x5823c>
   692a8:	mov	r1, r0
   692ac:	mov	r0, r5
   692b0:	bl	68ba4 <fputs@plt+0x57a0c>
   692b4:	str	r6, [r5, #296]	; 0x128
   692b8:	subs	r6, r0, #0
   692bc:	bne	6933c <fputs@plt+0x581a4>
   692c0:	ldr	r6, [sp, #32]
   692c4:	mov	r1, r4
   692c8:	mov	r0, r5
   692cc:	bl	1fc00 <fputs@plt+0xea68>
   692d0:	cmp	r6, #0
   692d4:	bne	693a8 <fputs@plt+0x58210>
   692d8:	mov	r1, sl
   692dc:	mov	r0, r5
   692e0:	bl	68f78 <fputs@plt+0x57de0>
   692e4:	ldrb	r3, [r5, #69]	; 0x45
   692e8:	cmp	r3, #0
   692ec:	beq	69360 <fputs@plt+0x581c8>
   692f0:	mov	r0, r5
   692f4:	bl	24bdc <fputs@plt+0x13a44>
   692f8:	mov	r6, #7
   692fc:	b	69354 <fputs@plt+0x581bc>
   69300:	ldr	r2, [pc, #208]	; 693d8 <fputs@plt+0x58240>
   69304:	mov	r1, r5
   69308:	ldr	r0, [sp, #8]
   6930c:	bl	210d8 <fputs@plt+0xff40>
   69310:	mov	r7, #1
   69314:	b	69378 <fputs@plt+0x581e0>
   69318:	ldr	r3, [sp, #12]
   6931c:	cmp	r3, #0
   69320:	moveq	r7, r6
   69324:	beq	6938c <fputs@plt+0x581f4>
   69328:	mov	r7, r6
   6932c:	b	69384 <fputs@plt+0x581ec>
   69330:	mov	r0, r5
   69334:	bl	13af4 <fputs@plt+0x295c>
   69338:	b	6939c <fputs@plt+0x58204>
   6933c:	mov	r1, r4
   69340:	mov	r0, r5
   69344:	bl	1fc00 <fputs@plt+0xea68>
   69348:	ldrb	r3, [r5, #69]	; 0x45
   6934c:	cmp	r3, #0
   69350:	bne	692f0 <fputs@plt+0x58158>
   69354:	ldr	r3, [r5, #24]
   69358:	tst	r3, #65536	; 0x10000
   6935c:	beq	69318 <fputs@plt+0x58180>
   69360:	ldr	r3, [r5, #16]
   69364:	add	r3, r3, fp
   69368:	ldr	r2, [r3, #12]
   6936c:	ldrh	r3, [r2, #78]	; 0x4e
   69370:	orr	r3, r3, #1
   69374:	strh	r3, [r2, #78]	; 0x4e
   69378:	ldr	r3, [sp, #12]
   6937c:	cmp	r3, #0
   69380:	beq	6939c <fputs@plt+0x58204>
   69384:	ldr	r0, [r8, #4]
   69388:	bl	4c7f0 <fputs@plt+0x3b658>
   6938c:	ldr	r3, [pc, #72]	; 693dc <fputs@plt+0x58244>
   69390:	cmp	r7, r3
   69394:	cmpne	r7, #7
   69398:	beq	69330 <fputs@plt+0x58198>
   6939c:	mov	r0, r7
   693a0:	add	sp, sp, #76	; 0x4c
   693a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   693a8:	ldrb	r3, [r5, #69]	; 0x45
   693ac:	cmp	r3, #0
   693b0:	beq	69354 <fputs@plt+0x581bc>
   693b4:	b	692f0 <fputs@plt+0x58158>
   693b8:	andeq	r6, r8, r0, ror #13
   693bc:	andeq	r6, r8, ip, asr #13
   693c0:	andeq	lr, r7, ip, asr #13
   693c4:	ldrdeq	r6, [r8], -r4
   693c8:	andeq	r6, r8, r0, lsr #30
   693cc:			; <UNDEFINED> instruction: 0xfffff830
   693d0:	andeq	r6, r8, ip, ror pc
   693d4:	andeq	r9, r7, ip, lsr r7
   693d8:	andeq	r6, r8, r4, ror #30
   693dc:	andeq	r0, r0, sl, lsl #24
   693e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   693e4:	mov	r5, r0
   693e8:	mov	r8, r1
   693ec:	ldr	r9, [r0, #24]
   693f0:	mov	r3, #1
   693f4:	strb	r3, [r0, #149]	; 0x95
   693f8:	ldr	r3, [r0, #16]
   693fc:	ldr	r3, [r3, #12]
   69400:	ldrb	r3, [r3, #77]	; 0x4d
   69404:	strb	r3, [r0, #66]	; 0x42
   69408:	ldr	r3, [r0, #20]
   6940c:	cmp	r3, #0
   69410:	ble	694c0 <fputs@plt+0x58328>
   69414:	mov	r6, #1
   69418:	mov	r4, #0
   6941c:	b	69454 <fputs@plt+0x582bc>
   69420:	mov	r1, r4
   69424:	mov	r0, r5
   69428:	bl	24c48 <fputs@plt+0x13ab0>
   6942c:	mov	r3, #0
   69430:	strb	r3, [r5, #149]	; 0x95
   69434:	mov	r0, sl
   69438:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6943c:	mov	r2, r6
   69440:	add	r4, r4, #1
   69444:	add	r6, r6, #1
   69448:	ldr	r3, [r5, #20]
   6944c:	cmp	r3, r2
   69450:	ble	694c0 <fputs@plt+0x58328>
   69454:	mov	r7, r4
   69458:	ldr	r3, [r5, #16]
   6945c:	add	r3, r3, r4, lsl #4
   69460:	ldr	r3, [r3, #12]
   69464:	ldrh	r3, [r3, #78]	; 0x4e
   69468:	cmp	r4, #1
   6946c:	orreq	r3, r3, #1
   69470:	tst	r3, #1
   69474:	bne	6943c <fputs@plt+0x582a4>
   69478:	mov	r2, r8
   6947c:	mov	r1, r4
   69480:	mov	r0, r5
   69484:	bl	69050 <fputs@plt+0x57eb8>
   69488:	subs	sl, r0, #0
   6948c:	bne	69420 <fputs@plt+0x58288>
   69490:	mov	r2, r6
   69494:	b	69440 <fputs@plt+0x582a8>
   69498:	mov	r2, r8
   6949c:	mov	r1, #1
   694a0:	mov	r0, r5
   694a4:	bl	69050 <fputs@plt+0x57eb8>
   694a8:	subs	sl, r0, #0
   694ac:	beq	694d4 <fputs@plt+0x5833c>
   694b0:	mov	r1, #1
   694b4:	mov	r0, r5
   694b8:	bl	24c48 <fputs@plt+0x13ab0>
   694bc:	b	6942c <fputs@plt+0x58294>
   694c0:	ldr	r3, [r5, #16]
   694c4:	ldr	r3, [r3, #28]
   694c8:	ldrh	r3, [r3, #78]	; 0x4e
   694cc:	tst	r3, #1
   694d0:	beq	69498 <fputs@plt+0x58300>
   694d4:	mov	r3, #0
   694d8:	strb	r3, [r5, #149]	; 0x95
   694dc:	ands	sl, r9, #2
   694e0:	ldreq	r3, [r5, #24]
   694e4:	biceq	r3, r3, #2
   694e8:	streq	r3, [r5, #24]
   694ec:	movne	sl, #0
   694f0:	b	69434 <fputs@plt+0x5829c>
   694f4:	ldr	r3, [r0]
   694f8:	ldrb	r2, [r3, #149]	; 0x95
   694fc:	cmp	r2, #0
   69500:	beq	6950c <fputs@plt+0x58374>
   69504:	mov	r0, #0
   69508:	bx	lr
   6950c:	push	{r4, lr}
   69510:	mov	r4, r0
   69514:	add	r1, r0, #4
   69518:	mov	r0, r3
   6951c:	bl	693e0 <fputs@plt+0x58248>
   69520:	cmp	r0, #0
   69524:	strne	r0, [r4, #12]
   69528:	ldrne	r3, [r4, #68]	; 0x44
   6952c:	addne	r3, r3, #1
   69530:	strne	r3, [r4, #68]	; 0x44
   69534:	pop	{r4, pc}
   69538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6953c:	sub	sp, sp, #28
   69540:	mov	r5, r0
   69544:	mov	r9, r1
   69548:	mov	r6, r2
   6954c:	mov	r8, r3
   69550:	ldr	r4, [r0]
   69554:	ldrb	r3, [r4, #149]	; 0x95
   69558:	cmp	r3, #0
   6955c:	beq	6956c <fputs@plt+0x583d4>
   69560:	ldr	r3, [r4, #144]	; 0x90
   69564:	cmp	r3, #1
   69568:	beq	69668 <fputs@plt+0x584d0>
   6956c:	add	r3, sp, #20
   69570:	mov	r2, r6
   69574:	mov	r1, r9
   69578:	mov	r0, r5
   6957c:	bl	3588c <fputs@plt+0x246f4>
   69580:	subs	r7, r0, #0
   69584:	blt	69660 <fputs@plt+0x584c8>
   69588:	cmp	r8, #0
   6958c:	beq	695a4 <fputs@plt+0x5840c>
   69590:	ldr	r3, [r6, #4]
   69594:	cmp	r3, #0
   69598:	cmpne	r7, #1
   6959c:	moveq	r7, #1
   695a0:	bne	69690 <fputs@plt+0x584f8>
   695a4:	ldr	r1, [sp, #20]
   695a8:	mov	r0, r4
   695ac:	bl	1cfc0 <fputs@plt+0xbe28>
   695b0:	mov	r6, r0
   695b4:	ldr	r2, [sp, #20]
   695b8:	add	r3, r5, #500	; 0x1f4
   695bc:	ldm	r2, {r0, r1}
   695c0:	stm	r3, {r0, r1}
   695c4:	cmp	r6, #0
   695c8:	beq	69660 <fputs@plt+0x584c8>
   695cc:	mov	r1, r6
   695d0:	mov	r0, r5
   695d4:	bl	3592c <fputs@plt+0x24794>
   695d8:	cmp	r0, #0
   695dc:	bne	69654 <fputs@plt+0x584bc>
   695e0:	ldrb	r3, [r4, #148]	; 0x94
   695e4:	cmp	r3, #1
   695e8:	beq	699d8 <fputs@plt+0x58840>
   695ec:	lsl	sl, r7, #4
   695f0:	ldr	r3, [r4, #16]
   695f4:	ldr	r9, [r3, r7, lsl #4]
   695f8:	ldr	r3, [pc, #1008]	; 699f0 <fputs@plt+0x58858>
   695fc:	ldr	r2, [pc, #1008]	; 699f4 <fputs@plt+0x5885c>
   69600:	cmp	r8, #1
   69604:	movne	r2, r3
   69608:	str	r9, [sp]
   6960c:	mov	r3, #0
   69610:	mov	r1, #18
   69614:	mov	r0, r5
   69618:	bl	3573c <fputs@plt+0x245a4>
   6961c:	cmp	r0, #0
   69620:	bne	69654 <fputs@plt+0x584bc>
   69624:	ldr	r3, [sp, #68]	; 0x44
   69628:	cmp	r3, #0
   6962c:	beq	696a0 <fputs@plt+0x58508>
   69630:	ldrb	r3, [r5, #454]	; 0x1c6
   69634:	cmp	r3, #0
   69638:	bne	69748 <fputs@plt+0x585b0>
   6963c:	ldr	r3, [r4, #16]
   69640:	ldr	r8, [r3, sl]
   69644:	mov	r0, r5
   69648:	bl	694f4 <fputs@plt+0x5835c>
   6964c:	cmp	r0, #0
   69650:	beq	696d4 <fputs@plt+0x5853c>
   69654:	mov	r1, r6
   69658:	mov	r0, r4
   6965c:	bl	1fc00 <fputs@plt+0xea68>
   69660:	add	sp, sp, #28
   69664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69668:	ldrb	r7, [r4, #148]	; 0x94
   6966c:	ldr	r3, [pc, #892]	; 699f0 <fputs@plt+0x58858>
   69670:	ldr	r1, [pc, #892]	; 699f4 <fputs@plt+0x5885c>
   69674:	cmp	r7, #1
   69678:	movne	r1, r3
   6967c:	mov	r0, r4
   69680:	bl	1d600 <fputs@plt+0xc468>
   69684:	mov	r6, r0
   69688:	str	r9, [sp, #20]
   6968c:	b	695b4 <fputs@plt+0x5841c>
   69690:	ldr	r1, [pc, #864]	; 699f8 <fputs@plt+0x58860>
   69694:	mov	r0, r5
   69698:	bl	35674 <fputs@plt+0x244dc>
   6969c:	b	69660 <fputs@plt+0x584c8>
   696a0:	ldr	r3, [pc, #852]	; 699fc <fputs@plt+0x58864>
   696a4:	ldr	r2, [sp, #64]	; 0x40
   696a8:	add	r3, r3, r2, lsl #1
   696ac:	add	r8, r3, r8
   696b0:	ldrb	r1, [r8, #-3476]	; 0xfffff26c
   696b4:	str	r9, [sp]
   696b8:	mov	r3, #0
   696bc:	mov	r2, r6
   696c0:	mov	r0, r5
   696c4:	bl	3573c <fputs@plt+0x245a4>
   696c8:	cmp	r0, #0
   696cc:	bne	69654 <fputs@plt+0x584bc>
   696d0:	b	69630 <fputs@plt+0x58498>
   696d4:	mov	r2, r8
   696d8:	mov	r1, r6
   696dc:	mov	r0, r4
   696e0:	bl	18534 <fputs@plt+0x739c>
   696e4:	cmp	r0, #0
   696e8:	beq	6971c <fputs@plt+0x58584>
   696ec:	ldr	r3, [sp, #72]	; 0x48
   696f0:	cmp	r3, #0
   696f4:	bne	6970c <fputs@plt+0x58574>
   696f8:	ldr	r2, [sp, #20]
   696fc:	ldr	r1, [pc, #764]	; 69a00 <fputs@plt+0x58868>
   69700:	mov	r0, r5
   69704:	bl	35674 <fputs@plt+0x244dc>
   69708:	b	69654 <fputs@plt+0x584bc>
   6970c:	mov	r1, r7
   69710:	mov	r0, r5
   69714:	bl	52a98 <fputs@plt+0x41900>
   69718:	b	69654 <fputs@plt+0x584bc>
   6971c:	mov	r2, r8
   69720:	mov	r1, r6
   69724:	mov	r0, r4
   69728:	bl	185c8 <fputs@plt+0x7430>
   6972c:	cmp	r0, #0
   69730:	beq	69748 <fputs@plt+0x585b0>
   69734:	mov	r2, r6
   69738:	ldr	r1, [pc, #708]	; 69a04 <fputs@plt+0x5886c>
   6973c:	mov	r0, r5
   69740:	bl	35674 <fputs@plt+0x244dc>
   69744:	b	69654 <fputs@plt+0x584bc>
   69748:	mov	r2, #72	; 0x48
   6974c:	mov	r3, #0
   69750:	mov	r0, r4
   69754:	bl	1c1a4 <fputs@plt+0xb00c>
   69758:	subs	r8, r0, #0
   6975c:	beq	69994 <fputs@plt+0x587fc>
   69760:	str	r6, [r8]
   69764:	mvn	r3, #0
   69768:	strh	r3, [r8, #32]
   6976c:	ldr	r3, [r4, #16]
   69770:	add	sl, r3, sl
   69774:	ldr	r3, [sl, #12]
   69778:	str	r3, [r8, #64]	; 0x40
   6977c:	mov	r3, #1
   69780:	strh	r3, [r8, #36]	; 0x24
   69784:	mov	r3, #200	; 0xc8
   69788:	strh	r3, [r8, #38]	; 0x26
   6978c:	str	r8, [r5, #488]	; 0x1e8
   69790:	ldrb	r3, [r5, #18]
   69794:	cmp	r3, #0
   69798:	bne	697b4 <fputs@plt+0x5861c>
   6979c:	ldr	r1, [pc, #612]	; 69a08 <fputs@plt+0x58870>
   697a0:	mov	r0, r6
   697a4:	bl	11174 <strcmp@plt>
   697a8:	cmp	r0, #0
   697ac:	ldreq	r3, [r8, #64]	; 0x40
   697b0:	streq	r8, [r3, #72]	; 0x48
   697b4:	ldrb	r3, [r4, #149]	; 0x95
   697b8:	cmp	r3, #0
   697bc:	bne	69660 <fputs@plt+0x584c8>
   697c0:	mov	r0, r5
   697c4:	bl	2afc0 <fputs@plt+0x19e28>
   697c8:	subs	r6, r0, #0
   697cc:	beq	69660 <fputs@plt+0x584c8>
   697d0:	mov	r2, r7
   697d4:	mov	r1, #1
   697d8:	mov	r0, r5
   697dc:	bl	52af4 <fputs@plt+0x4195c>
   697e0:	ldr	r3, [sp, #68]	; 0x44
   697e4:	cmp	r3, #0
   697e8:	bne	699ac <fputs@plt+0x58814>
   697ec:	ldr	r8, [r5, #76]	; 0x4c
   697f0:	add	r9, r8, #1
   697f4:	str	r9, [r5, #392]	; 0x188
   697f8:	add	sl, r8, #2
   697fc:	str	sl, [r5, #396]	; 0x18c
   69800:	add	r8, r8, #3
   69804:	str	r8, [r5, #76]	; 0x4c
   69808:	mov	r3, #2
   6980c:	str	r3, [sp]
   69810:	mov	r3, r8
   69814:	mov	r2, r7
   69818:	mov	r1, #51	; 0x33
   6981c:	mov	r0, r6
   69820:	bl	2af28 <fputs@plt+0x19d90>
   69824:	mov	r1, r7
   69828:	mov	r0, r6
   6982c:	bl	171cc <fputs@plt+0x6034>
   69830:	mov	r2, r8
   69834:	mov	r1, #45	; 0x2d
   69838:	mov	r0, r6
   6983c:	bl	2b4f0 <fputs@plt+0x1a358>
   69840:	mov	fp, r0
   69844:	ldr	r3, [r4, #24]
   69848:	and	r3, r3, #32768	; 0x8000
   6984c:	cmp	r3, #0
   69850:	movne	r3, #1
   69854:	moveq	r3, #4
   69858:	str	r3, [sp]
   6985c:	mov	r3, #2
   69860:	mov	r2, r7
   69864:	mov	r1, #52	; 0x34
   69868:	mov	r0, r6
   6986c:	bl	2af28 <fputs@plt+0x19d90>
   69870:	ldrb	r3, [r4, #66]	; 0x42
   69874:	str	r3, [sp]
   69878:	mov	r3, #5
   6987c:	mov	r2, r7
   69880:	mov	r1, #52	; 0x34
   69884:	mov	r0, r6
   69888:	bl	2af28 <fputs@plt+0x19d90>
   6988c:	mov	r1, fp
   69890:	mov	r0, r6
   69894:	bl	171a8 <fputs@plt+0x6010>
   69898:	ldr	r3, [sp, #68]	; 0x44
   6989c:	ldr	r2, [sp, #64]	; 0x40
   698a0:	orrs	r3, r3, r2
   698a4:	beq	699bc <fputs@plt+0x58824>
   698a8:	mov	r3, sl
   698ac:	mov	r2, #0
   698b0:	mov	r1, #22
   698b4:	mov	r0, r6
   698b8:	bl	2b55c <fputs@plt+0x1a3c4>
   698bc:	mov	r0, r5
   698c0:	bl	2afc0 <fputs@plt+0x19e28>
   698c4:	mov	r4, r0
   698c8:	ldr	r2, [pc, #288]	; 699f0 <fputs@plt+0x58858>
   698cc:	ldr	r3, [pc, #288]	; 699f4 <fputs@plt+0x5885c>
   698d0:	cmp	r7, #1
   698d4:	movne	r3, r2
   698d8:	str	r3, [sp]
   698dc:	mov	r3, #1
   698e0:	mov	r2, r3
   698e4:	mov	r1, r7
   698e8:	mov	r0, r5
   698ec:	bl	2ad2c <fputs@plt+0x19b94>
   698f0:	mov	r3, #5
   698f4:	str	r3, [sp, #4]
   698f8:	str	r7, [sp]
   698fc:	mov	r3, #1
   69900:	mov	r2, #0
   69904:	mov	r1, #55	; 0x37
   69908:	mov	r0, r4
   6990c:	bl	2b01c <fputs@plt+0x19e84>
   69910:	ldr	r3, [r5, #72]	; 0x48
   69914:	cmp	r3, #0
   69918:	moveq	r3, #1
   6991c:	streq	r3, [r5, #72]	; 0x48
   69920:	mov	r3, r9
   69924:	mov	r2, #0
   69928:	mov	r1, #74	; 0x4a
   6992c:	mov	r0, r6
   69930:	bl	2b55c <fputs@plt+0x1a3c4>
   69934:	mvn	r3, #1
   69938:	str	r3, [sp, #8]
   6993c:	ldr	r3, [pc, #200]	; 69a0c <fputs@plt+0x58874>
   69940:	str	r3, [sp, #4]
   69944:	mov	r4, #0
   69948:	str	r4, [sp]
   6994c:	mov	r3, r8
   69950:	mov	r2, #6
   69954:	mov	r1, #27
   69958:	mov	r0, r6
   6995c:	bl	2b058 <fputs@plt+0x19ec0>
   69960:	str	r9, [sp]
   69964:	mov	r3, r8
   69968:	mov	r2, r4
   6996c:	mov	r1, #75	; 0x4b
   69970:	mov	r0, r6
   69974:	bl	2af28 <fputs@plt+0x19d90>
   69978:	mov	r1, #8
   6997c:	mov	r0, r6
   69980:	bl	17154 <fputs@plt+0x5fbc>
   69984:	mov	r1, #61	; 0x3d
   69988:	mov	r0, r6
   6998c:	bl	2afa0 <fputs@plt+0x19e08>
   69990:	b	69660 <fputs@plt+0x584c8>
   69994:	mov	r3, #7
   69998:	str	r3, [r5, #12]
   6999c:	ldr	r3, [r5, #68]	; 0x44
   699a0:	add	r3, r3, #1
   699a4:	str	r3, [r5, #68]	; 0x44
   699a8:	b	69654 <fputs@plt+0x584bc>
   699ac:	mov	r1, #149	; 0x95
   699b0:	mov	r0, r6
   699b4:	bl	2afa0 <fputs@plt+0x19e08>
   699b8:	b	697ec <fputs@plt+0x58654>
   699bc:	mov	r3, sl
   699c0:	mov	r2, r7
   699c4:	mov	r1, #122	; 0x7a
   699c8:	mov	r0, r6
   699cc:	bl	2b55c <fputs@plt+0x1a3c4>
   699d0:	str	r0, [r5, #424]	; 0x1a8
   699d4:	b	698bc <fputs@plt+0x58724>
   699d8:	lsl	sl, r7, #4
   699dc:	ldr	r3, [r4, #16]
   699e0:	ldr	r9, [r3, r7, lsl #4]
   699e4:	mov	r8, #1
   699e8:	ldr	r2, [pc, #4]	; 699f4 <fputs@plt+0x5885c>
   699ec:	b	69608 <fputs@plt+0x58470>
   699f0:	andeq	r6, r8, r0, ror #13
   699f4:	andeq	r6, r8, ip, asr #13
   699f8:			; <UNDEFINED> instruction: 0x00086fb4
   699fc:	andeq	r3, r8, r8, lsr #7
   69a00:	andeq	r6, r8, r0, ror #31
   69a04:	strdeq	r6, [r8], -r8
   69a08:	andeq	r7, r8, ip, lsl r0
   69a0c:	andeq	r2, r8, r8, lsl r6
   69a10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69a14:	sub	sp, sp, #28
   69a18:	mov	r4, r0
   69a1c:	mov	r9, r1
   69a20:	mov	r7, r2
   69a24:	mov	r5, r3
   69a28:	bl	694f4 <fputs@plt+0x5835c>
   69a2c:	cmp	r0, #0
   69a30:	movne	r6, #0
   69a34:	bne	69a50 <fputs@plt+0x588b8>
   69a38:	mov	r2, r5
   69a3c:	mov	r1, r7
   69a40:	ldr	r0, [r4]
   69a44:	bl	18534 <fputs@plt+0x739c>
   69a48:	subs	r6, r0, #0
   69a4c:	beq	69a5c <fputs@plt+0x588c4>
   69a50:	mov	r0, r6
   69a54:	add	sp, sp, #28
   69a58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69a5c:	ldr	r3, [pc, #468]	; 69c38 <fputs@plt+0x58aa0>
   69a60:	ldr	r8, [pc, #468]	; 69c3c <fputs@plt+0x58aa4>
   69a64:	cmp	r9, #0
   69a68:	moveq	r8, r3
   69a6c:	ldr	r9, [r4]
   69a70:	mov	r1, r5
   69a74:	mov	r0, r9
   69a78:	bl	18658 <fputs@plt+0x74c0>
   69a7c:	cmp	r0, #0
   69a80:	ble	69ab0 <fputs@plt+0x58918>
   69a84:	cmp	r5, #0
   69a88:	beq	69c20 <fputs@plt+0x58a88>
   69a8c:	str	r7, [sp]
   69a90:	mov	r3, r5
   69a94:	mov	r2, r8
   69a98:	ldr	r1, [pc, #416]	; 69c40 <fputs@plt+0x58aa8>
   69a9c:	mov	r0, r4
   69aa0:	bl	35674 <fputs@plt+0x244dc>
   69aa4:	mov	r3, #1
   69aa8:	strb	r3, [r4, #17]
   69aac:	b	69a50 <fputs@plt+0x588b8>
   69ab0:	mov	r1, r7
   69ab4:	add	r0, r9, #320	; 0x140
   69ab8:	bl	1549c <fputs@plt+0x4304>
   69abc:	subs	r9, r0, #0
   69ac0:	beq	69a84 <fputs@plt+0x588ec>
   69ac4:	ldr	sl, [r9]
   69ac8:	mov	r3, #0
   69acc:	str	r3, [sp, #20]
   69ad0:	ldr	r3, [r9, #16]
   69ad4:	cmp	r3, #0
   69ad8:	beq	69ae4 <fputs@plt+0x5894c>
   69adc:	ldr	r6, [r9, #16]
   69ae0:	b	69a50 <fputs@plt+0x588b8>
   69ae4:	ldr	r3, [sl, #4]
   69ae8:	cmp	r3, #0
   69aec:	beq	69afc <fputs@plt+0x58964>
   69af0:	ldr	r2, [sl, #8]
   69af4:	cmp	r3, r2
   69af8:	bne	69a84 <fputs@plt+0x588ec>
   69afc:	ldr	r3, [r4]
   69b00:	mov	fp, r3
   69b04:	ldr	r0, [r9, #4]
   69b08:	bl	1b3e0 <fputs@plt+0xa248>
   69b0c:	add	r3, r0, #1
   69b10:	str	r3, [sp, #12]
   69b14:	add	r2, r0, #73	; 0x49
   69b18:	mov	r3, #0
   69b1c:	str	fp, [sp, #8]
   69b20:	mov	r0, fp
   69b24:	bl	1c1a4 <fputs@plt+0xb00c>
   69b28:	subs	fp, r0, #0
   69b2c:	beq	69a84 <fputs@plt+0x588ec>
   69b30:	str	fp, [r9, #16]
   69b34:	add	r1, fp, #72	; 0x48
   69b38:	mov	r0, r1
   69b3c:	str	r1, [fp]
   69b40:	ldr	r2, [sp, #12]
   69b44:	ldr	r1, [r9, #4]
   69b48:	str	r0, [sp, #12]
   69b4c:	bl	11000 <memcpy@plt>
   69b50:	mov	r3, #1
   69b54:	strh	r3, [fp, #36]	; 0x24
   69b58:	ldr	r2, [sp, #8]
   69b5c:	ldr	r3, [r2, #16]
   69b60:	ldr	r3, [r3, #12]
   69b64:	str	r3, [fp, #64]	; 0x40
   69b68:	ldrb	r3, [fp, #42]	; 0x2a
   69b6c:	orr	r3, r3, #16
   69b70:	strb	r3, [fp, #42]	; 0x2a
   69b74:	mov	r3, #0
   69b78:	str	r3, [fp, #48]	; 0x30
   69b7c:	mvn	r3, #0
   69b80:	strh	r3, [fp, #32]
   69b84:	ldr	r1, [sp, #12]
   69b88:	mov	r0, r2
   69b8c:	bl	1d600 <fputs@plt+0xc468>
   69b90:	mov	r2, r0
   69b94:	mov	r1, fp
   69b98:	ldr	r0, [sp, #8]
   69b9c:	bl	2c6b8 <fputs@plt+0x1b520>
   69ba0:	mov	r2, #0
   69ba4:	mov	r1, fp
   69ba8:	ldr	r0, [sp, #8]
   69bac:	bl	2c6b8 <fputs@plt+0x1b520>
   69bb0:	ldr	r1, [fp]
   69bb4:	ldr	r0, [sp, #8]
   69bb8:	bl	1d600 <fputs@plt+0xc468>
   69bbc:	mov	r2, r0
   69bc0:	mov	r1, fp
   69bc4:	ldr	r0, [sp, #8]
   69bc8:	bl	2c6b8 <fputs@plt+0x1b520>
   69bcc:	add	r3, sp, #20
   69bd0:	str	r3, [sp]
   69bd4:	ldr	r3, [sl, #8]
   69bd8:	mov	r2, r9
   69bdc:	mov	r1, fp
   69be0:	ldr	r0, [sp, #8]
   69be4:	bl	3e1ec <fputs@plt+0x2d054>
   69be8:	cmp	r0, #0
   69bec:	beq	69adc <fputs@plt+0x58944>
   69bf0:	ldr	r2, [sp, #20]
   69bf4:	ldr	r1, [pc, #72]	; 69c44 <fputs@plt+0x58aac>
   69bf8:	mov	r0, r4
   69bfc:	bl	35674 <fputs@plt+0x244dc>
   69c00:	ldr	r1, [sp, #20]
   69c04:	ldr	sl, [sp, #8]
   69c08:	mov	r0, sl
   69c0c:	bl	1fc00 <fputs@plt+0xea68>
   69c10:	mov	r1, r9
   69c14:	mov	r0, sl
   69c18:	bl	23dc8 <fputs@plt+0x12c30>
   69c1c:	b	69a84 <fputs@plt+0x588ec>
   69c20:	mov	r3, r7
   69c24:	mov	r2, r8
   69c28:	ldr	r1, [pc, #24]	; 69c48 <fputs@plt+0x58ab0>
   69c2c:	mov	r0, r4
   69c30:	bl	35674 <fputs@plt+0x244dc>
   69c34:	b	69aa4 <fputs@plt+0x5890c>
   69c38:	andeq	r7, r8, ip, lsr r0
   69c3c:	andeq	r7, r8, ip, lsr #32
   69c40:	andeq	r5, r8, r8, ror #15
   69c44:	andeq	r4, r8, ip, asr pc
   69c48:	strdeq	r5, [r8], -r4
   69c4c:	push	{r4, r5, r6, r7, r8, lr}
   69c50:	mov	r5, r0
   69c54:	mov	r6, r1
   69c58:	mov	r4, r2
   69c5c:	ldr	r1, [r2]
   69c60:	cmp	r1, #0
   69c64:	beq	69c90 <fputs@plt+0x58af8>
   69c68:	ldr	r7, [r0]
   69c6c:	mov	r0, r7
   69c70:	bl	19604 <fputs@plt+0x846c>
   69c74:	ldr	r3, [r7, #16]
   69c78:	ldr	r3, [r3, r0, lsl #4]
   69c7c:	ldr	r2, [r4, #8]
   69c80:	mov	r1, r6
   69c84:	mov	r0, r5
   69c88:	bl	69a10 <fputs@plt+0x58878>
   69c8c:	pop	{r4, r5, r6, r7, r8, pc}
   69c90:	ldr	r3, [r2, #4]
   69c94:	b	69c7c <fputs@plt+0x58ae4>
   69c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69c9c:	sub	sp, sp, #100	; 0x64
   69ca0:	ldr	r3, [r0]
   69ca4:	str	r3, [sp, #28]
   69ca8:	ldr	r3, [r3]
   69cac:	mov	ip, r3
   69cb0:	str	r3, [sp, #36]	; 0x24
   69cb4:	ldr	r3, [r1, #8]
   69cb8:	orr	r2, r3, #32
   69cbc:	str	r2, [r1, #8]
   69cc0:	ldrb	r2, [ip, #69]	; 0x45
   69cc4:	cmp	r2, #0
   69cc8:	movne	r3, #2
   69ccc:	strne	r3, [sp, #24]
   69cd0:	bne	69dbc <fputs@plt+0x58c24>
   69cd4:	ldr	fp, [r1, #28]
   69cd8:	cmp	fp, #0
   69cdc:	beq	6a9fc <fputs@plt+0x59864>
   69ce0:	ands	r3, r3, #32
   69ce4:	str	r3, [sp, #24]
   69ce8:	movne	r3, #1
   69cec:	strne	r3, [sp, #24]
   69cf0:	bne	69dbc <fputs@plt+0x58c24>
   69cf4:	ldr	r3, [r1]
   69cf8:	str	r3, [sp, #72]	; 0x48
   69cfc:	ldr	r2, [r0, #12]
   69d00:	ldr	r3, [pc, #3928]	; 6ac60 <fputs@plt+0x59ac8>
   69d04:	cmp	r2, r3
   69d08:	moveq	r2, r1
   69d0c:	beq	69d4c <fputs@plt+0x58bb4>
   69d10:	str	r1, [sp, #68]	; 0x44
   69d14:	str	r0, [sp, #44]	; 0x2c
   69d18:	mov	r1, fp
   69d1c:	ldr	r0, [sp, #28]
   69d20:	bl	18bb4 <fputs@plt+0x7a1c>
   69d24:	add	r3, fp, #8
   69d28:	mov	r7, r3
   69d2c:	str	r3, [sp, #76]	; 0x4c
   69d30:	ldr	r3, [fp]
   69d34:	cmp	r3, #0
   69d38:	ble	6a2f4 <fputs@plt+0x5915c>
   69d3c:	ldr	sl, [sp, #24]
   69d40:	mov	r8, fp
   69d44:	b	6a074 <fputs@plt+0x58edc>
   69d48:	mov	r2, r3
   69d4c:	ldr	r3, [r2, #52]	; 0x34
   69d50:	cmp	r3, #0
   69d54:	bne	69d48 <fputs@plt+0x58bb0>
   69d58:	ldr	r3, [r2, #64]	; 0x40
   69d5c:	cmp	r3, #0
   69d60:	ldrne	ip, [sp, #28]
   69d64:	ldrne	r2, [ip, #536]	; 0x218
   69d68:	strne	r2, [r3, #4]
   69d6c:	strne	r3, [ip, #536]	; 0x218
   69d70:	b	69d10 <fputs@plt+0x58b78>
   69d74:	mov	r2, r9
   69d78:	str	r9, [sp, #32]
   69d7c:	mov	r9, r0
   69d80:	lsl	r5, r4, #4
   69d84:	add	r3, r5, #8
   69d88:	cmn	r2, r3
   69d8c:	beq	6a040 <fputs@plt+0x58ea8>
   69d90:	ldr	r3, [sp, #32]
   69d94:	add	r5, r3, r5
   69d98:	ldr	r1, [r5, #20]
   69d9c:	cmp	r1, #0
   69da0:	beq	69dc8 <fputs@plt+0x58c30>
   69da4:	add	r4, r3, r4, lsl #4
   69da8:	ldr	r2, [r4, #8]
   69dac:	ldr	r0, [sp, #40]	; 0x28
   69db0:	bl	35674 <fputs@plt+0x244dc>
   69db4:	mov	r3, #2
   69db8:	str	r3, [sp, #24]
   69dbc:	ldr	r0, [sp, #24]
   69dc0:	add	sp, sp, #100	; 0x64
   69dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69dc8:	tst	fp, #4
   69dcc:	bne	69eb4 <fputs@plt+0x58d1c>
   69dd0:	ldr	r3, [sp, #40]	; 0x28
   69dd4:	ldr	r6, [r3]
   69dd8:	mov	r2, #72	; 0x48
   69ddc:	mov	r3, #0
   69de0:	mov	r0, r6
   69de4:	bl	1c1a4 <fputs@plt+0xb00c>
   69de8:	mov	fp, r0
   69dec:	str	r0, [r7, #16]
   69df0:	cmp	r0, #0
   69df4:	beq	69db4 <fputs@plt+0x58c1c>
   69df8:	mov	r3, #1
   69dfc:	strh	r3, [fp, #36]	; 0x24
   69e00:	ldr	r3, [sp, #32]
   69e04:	add	r3, r3, r4, lsl #4
   69e08:	ldr	r1, [r3, #8]
   69e0c:	mov	r0, r6
   69e10:	bl	1d600 <fputs@plt+0xc468>
   69e14:	str	r0, [fp]
   69e18:	mvn	r3, #0
   69e1c:	strh	r3, [fp, #32]
   69e20:	mov	r3, #200	; 0xc8
   69e24:	strh	r3, [fp, #38]	; 0x26
   69e28:	ldrb	r3, [fp, #42]	; 0x2a
   69e2c:	orr	r3, r3, #66	; 0x42
   69e30:	strb	r3, [fp, #42]	; 0x2a
   69e34:	mov	r2, #0
   69e38:	ldr	r1, [r5, #16]
   69e3c:	mov	r0, r6
   69e40:	bl	20a84 <fputs@plt+0xf8ec>
   69e44:	str	r0, [sp, #20]
   69e48:	str	r0, [r7, #20]
   69e4c:	ldrb	r3, [r6, #69]	; 0x45
   69e50:	cmp	r3, #0
   69e54:	bne	69db4 <fputs@plt+0x58c1c>
   69e58:	ldrb	r3, [r0, #4]
   69e5c:	sub	r3, r3, #115	; 0x73
   69e60:	uxtb	r3, r3
   69e64:	str	r3, [sp, #52]	; 0x34
   69e68:	cmp	r3, #1
   69e6c:	bls	69ed0 <fputs@plt+0x58d38>
   69e70:	ldrh	r3, [fp, #36]	; 0x24
   69e74:	cmp	r3, #2
   69e78:	bhi	69fb8 <fputs@plt+0x58e20>
   69e7c:	ldr	r3, [pc, #3552]	; 6ac64 <fputs@plt+0x59acc>
   69e80:	str	r3, [r5, #20]
   69e84:	ldr	r3, [sp, #40]	; 0x28
   69e88:	ldr	r6, [r3, #536]	; 0x218
   69e8c:	ldr	r2, [sp, #32]
   69e90:	str	r2, [r3, #536]	; 0x218
   69e94:	ldr	r1, [sp, #20]
   69e98:	ldr	r0, [sp, #44]	; 0x2c
   69e9c:	bl	17780 <fputs@plt+0x65e8>
   69ea0:	ldr	r3, [sp, #40]	; 0x28
   69ea4:	ldr	r2, [sp, #32]
   69ea8:	str	r2, [r3, #536]	; 0x218
   69eac:	ldr	r2, [sp, #20]
   69eb0:	b	69fd8 <fputs@plt+0x58e40>
   69eb4:	ldr	r2, [sp, #20]
   69eb8:	ldr	r1, [pc, #3496]	; 6ac68 <fputs@plt+0x59ad0>
   69ebc:	ldr	r0, [sp, #40]	; 0x28
   69ec0:	bl	35674 <fputs@plt+0x244dc>
   69ec4:	mov	r3, #2
   69ec8:	str	r3, [sp, #24]
   69ecc:	b	69dbc <fputs@plt+0x58c24>
   69ed0:	ldr	r3, [r0, #28]
   69ed4:	mov	r2, r3
   69ed8:	ldr	r3, [r3]
   69edc:	cmp	r3, #0
   69ee0:	ble	69f88 <fputs@plt+0x58df0>
   69ee4:	mov	r3, r2
   69ee8:	mov	r6, r2
   69eec:	ldr	r2, [sp, #32]
   69ef0:	add	r2, r2, r4, lsl #4
   69ef4:	str	r2, [sp, #56]	; 0x38
   69ef8:	str	r4, [sp, #60]	; 0x3c
   69efc:	mov	r4, r3
   69f00:	b	69f18 <fputs@plt+0x58d80>
   69f04:	add	r9, r9, #1
   69f08:	add	r6, r6, #72	; 0x48
   69f0c:	ldr	r3, [r4]
   69f10:	cmp	r9, r3
   69f14:	bge	69f84 <fputs@plt+0x58dec>
   69f18:	str	r6, [sp, #48]	; 0x30
   69f1c:	ldr	r3, [r6, #12]
   69f20:	cmp	r3, #0
   69f24:	bne	69f04 <fputs@plt+0x58d6c>
   69f28:	ldr	r0, [r6, #16]
   69f2c:	cmp	r0, #0
   69f30:	beq	69f04 <fputs@plt+0x58d6c>
   69f34:	ldr	r3, [sp, #56]	; 0x38
   69f38:	ldr	r1, [r3, #8]
   69f3c:	bl	13ec8 <fputs@plt+0x2d30>
   69f40:	cmp	r0, #0
   69f44:	bne	69f04 <fputs@plt+0x58d6c>
   69f48:	ldr	r3, [sp, #48]	; 0x30
   69f4c:	str	fp, [r3, #24]
   69f50:	add	r3, r9, r9, lsl #3
   69f54:	add	r3, r4, r3, lsl #3
   69f58:	ldrb	r2, [r3, #45]	; 0x2d
   69f5c:	orr	r2, r2, #32
   69f60:	strb	r2, [r3, #45]	; 0x2d
   69f64:	ldrh	r3, [fp, #36]	; 0x24
   69f68:	add	r3, r3, #1
   69f6c:	strh	r3, [fp, #36]	; 0x24
   69f70:	ldr	r2, [sp, #20]
   69f74:	ldr	r3, [r2, #8]
   69f78:	orr	r3, r3, #8192	; 0x2000
   69f7c:	str	r3, [r2, #8]
   69f80:	b	69f04 <fputs@plt+0x58d6c>
   69f84:	ldr	r4, [sp, #60]	; 0x3c
   69f88:	ldrh	r3, [fp, #36]	; 0x24
   69f8c:	cmp	r3, #2
   69f90:	bhi	69fb8 <fputs@plt+0x58e20>
   69f94:	ldr	r3, [pc, #3272]	; 6ac64 <fputs@plt+0x59acc>
   69f98:	str	r3, [r5, #20]
   69f9c:	ldr	r3, [sp, #40]	; 0x28
   69fa0:	ldr	r6, [r3, #536]	; 0x218
   69fa4:	ldr	r2, [sp, #32]
   69fa8:	str	r2, [r3, #536]	; 0x218
   69fac:	ldr	r3, [sp, #20]
   69fb0:	ldr	r1, [r3, #48]	; 0x30
   69fb4:	b	69e98 <fputs@plt+0x58d00>
   69fb8:	ldr	r3, [sp, #32]
   69fbc:	add	r4, r3, r4, lsl #4
   69fc0:	ldr	r2, [r4, #8]
   69fc4:	ldr	r1, [pc, #3232]	; 6ac6c <fputs@plt+0x59ad4>
   69fc8:	ldr	r0, [sp, #40]	; 0x28
   69fcc:	bl	35674 <fputs@plt+0x244dc>
   69fd0:	b	69db4 <fputs@plt+0x58c1c>
   69fd4:	mov	r2, r3
   69fd8:	ldr	r3, [r2, #48]	; 0x30
   69fdc:	cmp	r3, #0
   69fe0:	bne	69fd4 <fputs@plt+0x58e3c>
   69fe4:	ldr	r3, [r2]
   69fe8:	ldr	ip, [sp, #32]
   69fec:	add	r2, ip, r4, lsl #4
   69ff0:	ldr	r1, [r2, #12]
   69ff4:	cmp	r1, #0
   69ff8:	beq	6a12c <fputs@plt+0x58f94>
   69ffc:	cmp	r3, #0
   6a000:	beq	6a014 <fputs@plt+0x58e7c>
   6a004:	ldr	r3, [r3]
   6a008:	ldr	r0, [r1]
   6a00c:	cmp	r3, r0
   6a010:	bne	6a104 <fputs@plt+0x58f6c>
   6a014:	add	r3, fp, #4
   6a018:	add	r2, fp, #34	; 0x22
   6a01c:	ldr	r0, [sp, #40]	; 0x28
   6a020:	bl	4f4d0 <fputs@plt+0x3e338>
   6a024:	ldr	r3, [sp, #52]	; 0x34
   6a028:	cmp	r3, #1
   6a02c:	bls	6a134 <fputs@plt+0x58f9c>
   6a030:	mov	r3, #0
   6a034:	str	r3, [r5, #20]
   6a038:	ldr	r3, [sp, #40]	; 0x28
   6a03c:	str	r6, [r3, #536]	; 0x218
   6a040:	ldr	r3, [r7, #16]
   6a044:	cmp	r3, #0
   6a048:	beq	6a15c <fputs@plt+0x58fc4>
   6a04c:	mov	r1, r7
   6a050:	ldr	r0, [sp, #28]
   6a054:	bl	359ac <fputs@plt+0x24814>
   6a058:	cmp	r0, #0
   6a05c:	bne	6aa38 <fputs@plt+0x598a0>
   6a060:	add	sl, sl, #1
   6a064:	add	r7, r7, #72	; 0x48
   6a068:	ldr	r3, [r8]
   6a06c:	cmp	r3, sl
   6a070:	ble	6a2f0 <fputs@plt+0x59158>
   6a074:	ldrb	fp, [r7, #37]	; 0x25
   6a078:	tst	fp, #32
   6a07c:	bne	6a060 <fputs@plt+0x58ec8>
   6a080:	ldr	r3, [r7, #4]
   6a084:	cmp	r3, #0
   6a088:	bne	6a040 <fputs@plt+0x58ea8>
   6a08c:	ldr	r3, [r7, #8]
   6a090:	str	r3, [sp, #20]
   6a094:	cmp	r3, #0
   6a098:	beq	6a040 <fputs@plt+0x58ea8>
   6a09c:	ldr	r3, [sp, #44]	; 0x2c
   6a0a0:	ldr	r3, [r3]
   6a0a4:	str	r3, [sp, #40]	; 0x28
   6a0a8:	ldr	r3, [r3, #536]	; 0x218
   6a0ac:	str	r3, [sp, #32]
   6a0b0:	cmp	r3, #0
   6a0b4:	ldrne	r9, [sp, #32]
   6a0b8:	beq	6a040 <fputs@plt+0x58ea8>
   6a0bc:	ldr	r6, [r9]
   6a0c0:	cmp	r6, #0
   6a0c4:	ble	6a0f4 <fputs@plt+0x58f5c>
   6a0c8:	mov	r5, r9
   6a0cc:	ldr	r4, [sp, #24]
   6a0d0:	ldr	r1, [r5, #8]
   6a0d4:	ldr	r0, [sp, #20]
   6a0d8:	bl	13ec8 <fputs@plt+0x2d30>
   6a0dc:	cmp	r0, #0
   6a0e0:	beq	69d74 <fputs@plt+0x58bdc>
   6a0e4:	add	r4, r4, #1
   6a0e8:	add	r5, r5, #16
   6a0ec:	cmp	r4, r6
   6a0f0:	bne	6a0d0 <fputs@plt+0x58f38>
   6a0f4:	ldr	r9, [r9, #4]
   6a0f8:	cmp	r9, #0
   6a0fc:	bne	6a0bc <fputs@plt+0x58f24>
   6a100:	b	6a040 <fputs@plt+0x58ea8>
   6a104:	add	r4, ip, r4, lsl #4
   6a108:	ldr	r2, [r4, #8]
   6a10c:	str	r0, [sp]
   6a110:	ldr	r1, [pc, #2904]	; 6ac70 <fputs@plt+0x59ad8>
   6a114:	ldr	r4, [sp, #40]	; 0x28
   6a118:	mov	r0, r4
   6a11c:	bl	35674 <fputs@plt+0x244dc>
   6a120:	mov	r3, r4
   6a124:	str	r6, [r3, #536]	; 0x218
   6a128:	b	69db4 <fputs@plt+0x58c1c>
   6a12c:	mov	r1, r3
   6a130:	b	6a014 <fputs@plt+0x58e7c>
   6a134:	ldr	r3, [sp, #20]
   6a138:	ldr	r3, [r3, #8]
   6a13c:	tst	r3, #8192	; 0x2000
   6a140:	ldrne	r3, [pc, #2860]	; 6ac74 <fputs@plt+0x59adc>
   6a144:	ldreq	r3, [pc, #2860]	; 6ac78 <fputs@plt+0x59ae0>
   6a148:	str	r3, [r5, #20]
   6a14c:	ldr	r1, [sp, #20]
   6a150:	ldr	r0, [sp, #44]	; 0x2c
   6a154:	bl	17780 <fputs@plt+0x65e8>
   6a158:	b	6a030 <fputs@plt+0x58e98>
   6a15c:	ldr	r3, [r7, #8]
   6a160:	cmp	r3, #0
   6a164:	beq	6a1f4 <fputs@plt+0x5905c>
   6a168:	mov	r2, r7
   6a16c:	mov	r1, #0
   6a170:	ldr	r0, [sp, #28]
   6a174:	bl	69c4c <fputs@plt+0x58ab4>
   6a178:	mov	r4, r0
   6a17c:	str	r0, [r7, #16]
   6a180:	cmp	r0, #0
   6a184:	beq	6aa20 <fputs@plt+0x59888>
   6a188:	ldrh	r3, [r0, #36]	; 0x24
   6a18c:	ldr	r2, [pc, #2792]	; 6ac7c <fputs@plt+0x59ae4>
   6a190:	cmp	r3, r2
   6a194:	beq	6a294 <fputs@plt+0x590fc>
   6a198:	add	r3, r3, #1
   6a19c:	strh	r3, [r0, #36]	; 0x24
   6a1a0:	ldrb	r3, [r0, #42]	; 0x2a
   6a1a4:	tst	r3, #16
   6a1a8:	beq	6a2b8 <fputs@plt+0x59120>
   6a1ac:	mov	r1, r4
   6a1b0:	ldr	r0, [sp, #28]
   6a1b4:	bl	4f8c4 <fputs@plt+0x3e72c>
   6a1b8:	cmp	r0, #0
   6a1bc:	bne	6aa2c <fputs@plt+0x59894>
   6a1c0:	mov	r2, #0
   6a1c4:	ldr	r1, [r4, #12]
   6a1c8:	ldr	r0, [sp, #36]	; 0x24
   6a1cc:	bl	20a84 <fputs@plt+0xf8ec>
   6a1d0:	str	r0, [r7, #20]
   6a1d4:	ldrsh	r5, [r4, #34]	; 0x22
   6a1d8:	mvn	r3, #0
   6a1dc:	strh	r3, [r4, #34]	; 0x22
   6a1e0:	ldr	r1, [r7, #20]
   6a1e4:	ldr	r0, [sp, #44]	; 0x2c
   6a1e8:	bl	17780 <fputs@plt+0x65e8>
   6a1ec:	strh	r5, [r4, #34]	; 0x22
   6a1f0:	b	6a04c <fputs@plt+0x58eb4>
   6a1f4:	ldr	r4, [r7, #20]
   6a1f8:	mov	r1, r4
   6a1fc:	ldr	r0, [sp, #44]	; 0x2c
   6a200:	bl	17780 <fputs@plt+0x65e8>
   6a204:	cmp	r0, #0
   6a208:	bne	6aa08 <fputs@plt+0x59870>
   6a20c:	mov	r2, #72	; 0x48
   6a210:	mov	r3, #0
   6a214:	ldr	r6, [sp, #36]	; 0x24
   6a218:	mov	r0, r6
   6a21c:	bl	1c1a4 <fputs@plt+0xb00c>
   6a220:	mov	r5, r0
   6a224:	str	r0, [r7, #16]
   6a228:	cmp	r0, #0
   6a22c:	beq	6aa14 <fputs@plt+0x5987c>
   6a230:	mov	r3, #1
   6a234:	strh	r3, [r0, #36]	; 0x24
   6a238:	mov	r2, r0
   6a23c:	ldr	r1, [pc, #2620]	; 6ac80 <fputs@plt+0x59ae8>
   6a240:	mov	r0, r6
   6a244:	bl	3db1c <fputs@plt+0x2c984>
   6a248:	str	r0, [r5]
   6a24c:	b	6a254 <fputs@plt+0x590bc>
   6a250:	mov	r4, r3
   6a254:	ldr	r3, [r4, #48]	; 0x30
   6a258:	cmp	r3, #0
   6a25c:	bne	6a250 <fputs@plt+0x590b8>
   6a260:	add	r3, r5, #4
   6a264:	add	r2, r5, #34	; 0x22
   6a268:	ldr	r1, [r4]
   6a26c:	ldr	r0, [sp, #28]
   6a270:	bl	4f4d0 <fputs@plt+0x3e338>
   6a274:	mvn	r3, #0
   6a278:	strh	r3, [r5, #32]
   6a27c:	mov	r3, #200	; 0xc8
   6a280:	strh	r3, [r5, #38]	; 0x26
   6a284:	ldrb	r3, [r5, #42]	; 0x2a
   6a288:	orr	r3, r3, #2
   6a28c:	strb	r3, [r5, #42]	; 0x2a
   6a290:	b	6a04c <fputs@plt+0x58eb4>
   6a294:	ldr	r2, [r0]
   6a298:	ldr	r1, [pc, #2532]	; 6ac84 <fputs@plt+0x59aec>
   6a29c:	ldr	r0, [sp, #28]
   6a2a0:	bl	35674 <fputs@plt+0x244dc>
   6a2a4:	mov	r3, #0
   6a2a8:	str	r3, [r7, #16]
   6a2ac:	mov	r3, #2
   6a2b0:	str	r3, [sp, #24]
   6a2b4:	b	69dbc <fputs@plt+0x58c24>
   6a2b8:	ldrb	r3, [r7, #37]	; 0x25
   6a2bc:	tst	r3, #4
   6a2c0:	bne	6a2d4 <fputs@plt+0x5913c>
   6a2c4:	ldr	r3, [r0, #12]
   6a2c8:	cmp	r3, #0
   6a2cc:	bne	6a1ac <fputs@plt+0x59014>
   6a2d0:	b	6a04c <fputs@plt+0x58eb4>
   6a2d4:	ldr	r2, [r7, #8]
   6a2d8:	ldr	r1, [pc, #2440]	; 6ac68 <fputs@plt+0x59ad0>
   6a2dc:	ldr	r0, [sp, #28]
   6a2e0:	bl	35674 <fputs@plt+0x244dc>
   6a2e4:	mov	r3, #2
   6a2e8:	str	r3, [sp, #24]
   6a2ec:	b	69dbc <fputs@plt+0x58c24>
   6a2f0:	mov	fp, r8
   6a2f4:	ldr	r3, [sp, #36]	; 0x24
   6a2f8:	ldrb	r3, [r3, #69]	; 0x45
   6a2fc:	cmp	r3, #0
   6a300:	movne	r3, #2
   6a304:	strne	r3, [sp, #24]
   6a308:	bne	69dbc <fputs@plt+0x58c24>
   6a30c:	ldr	r2, [sp, #68]	; 0x44
   6a310:	ldr	r3, [r2, #28]
   6a314:	str	r3, [sp, #20]
   6a318:	add	r1, r3, #8
   6a31c:	str	r1, [sp, #52]	; 0x34
   6a320:	add	r1, r3, #80	; 0x50
   6a324:	str	r1, [sp, #48]	; 0x30
   6a328:	ldr	r3, [r3]
   6a32c:	sub	r3, r3, #1
   6a330:	cmp	r3, #0
   6a334:	ble	6a4a0 <fputs@plt+0x59308>
   6a338:	mov	r3, #1
   6a33c:	str	r3, [sp, #56]	; 0x38
   6a340:	add	r3, r2, #32
   6a344:	str	r3, [sp, #40]	; 0x28
   6a348:	str	fp, [sp, #60]	; 0x3c
   6a34c:	b	6a434 <fputs@plt+0x5929c>
   6a350:	mov	r2, #0
   6a354:	ldr	r1, [pc, #2348]	; 6ac88 <fputs@plt+0x59af0>
   6a358:	ldr	r0, [sp, #28]
   6a35c:	bl	35674 <fputs@plt+0x244dc>
   6a360:	b	6ab64 <fputs@plt+0x599cc>
   6a364:	ldr	r3, [sp, #48]	; 0x30
   6a368:	ldr	r0, [r3, #48]	; 0x30
   6a36c:	cmp	r0, #0
   6a370:	beq	6a3b0 <fputs@plt+0x59218>
   6a374:	ldr	r3, [r3, #52]	; 0x34
   6a378:	cmp	r3, #0
   6a37c:	bne	6a3dc <fputs@plt+0x59244>
   6a380:	cmp	sl, #0
   6a384:	bne	6a3ec <fputs@plt+0x59254>
   6a388:	ldr	r4, [sp, #48]	; 0x30
   6a38c:	ldr	r2, [r4, #48]	; 0x30
   6a390:	ldr	r5, [sp, #68]	; 0x44
   6a394:	ldr	r1, [r5, #32]
   6a398:	ldr	r3, [sp, #28]
   6a39c:	ldr	r0, [r3]
   6a3a0:	bl	24004 <fputs@plt+0x12e6c>
   6a3a4:	str	r0, [r5, #32]
   6a3a8:	mov	r2, #0
   6a3ac:	str	r2, [r4, #48]	; 0x30
   6a3b0:	ldr	r3, [sp, #48]	; 0x30
   6a3b4:	ldr	r9, [r3, #52]	; 0x34
   6a3b8:	cmp	r9, #0
   6a3bc:	beq	6a3fc <fputs@plt+0x59264>
   6a3c0:	ldr	r3, [r9, #4]
   6a3c4:	cmp	r3, #0
   6a3c8:	ble	6a3fc <fputs@plt+0x59264>
   6a3cc:	ldr	r7, [sp, #24]
   6a3d0:	str	r8, [sp, #44]	; 0x2c
   6a3d4:	ldr	r8, [sp, #56]	; 0x38
   6a3d8:	b	6ab00 <fputs@plt+0x59968>
   6a3dc:	ldr	r1, [pc, #2216]	; 6ac8c <fputs@plt+0x59af4>
   6a3e0:	ldr	r0, [sp, #28]
   6a3e4:	bl	35674 <fputs@plt+0x244dc>
   6a3e8:	b	6ab64 <fputs@plt+0x599cc>
   6a3ec:	ldr	r3, [sp, #48]	; 0x30
   6a3f0:	ldr	r1, [r3, #44]	; 0x2c
   6a3f4:	bl	196bc <fputs@plt+0x8524>
   6a3f8:	b	6a388 <fputs@plt+0x591f0>
   6a3fc:	ldr	r1, [sp, #56]	; 0x38
   6a400:	ldr	r3, [sp, #48]	; 0x30
   6a404:	add	r3, r3, #72	; 0x48
   6a408:	str	r3, [sp, #48]	; 0x30
   6a40c:	ldr	r3, [sp, #52]	; 0x34
   6a410:	add	r3, r3, #72	; 0x48
   6a414:	str	r3, [sp, #52]	; 0x34
   6a418:	ldr	r3, [sp, #20]
   6a41c:	ldr	r3, [r3]
   6a420:	sub	r3, r3, #1
   6a424:	cmp	r1, r3
   6a428:	add	r3, r1, #1
   6a42c:	str	r3, [sp, #56]	; 0x38
   6a430:	bge	6a49c <fputs@plt+0x59304>
   6a434:	ldr	r2, [sp, #48]	; 0x30
   6a438:	ldr	r8, [r2, #16]
   6a43c:	ldr	r3, [sp, #52]	; 0x34
   6a440:	ldr	r3, [r3, #16]
   6a444:	cmp	r8, #0
   6a448:	cmpne	r3, #0
   6a44c:	beq	6a3fc <fputs@plt+0x59264>
   6a450:	ldrb	r3, [r2, #36]	; 0x24
   6a454:	ands	sl, r3, #32
   6a458:	movne	r1, #1
   6a45c:	moveq	r1, #0
   6a460:	str	r1, [sp, #32]
   6a464:	tst	r3, #4
   6a468:	beq	6a364 <fputs@plt+0x591cc>
   6a46c:	ldr	r3, [r2, #48]	; 0x30
   6a470:	cmp	r3, #0
   6a474:	bne	6a350 <fputs@plt+0x591b8>
   6a478:	ldr	r3, [r2, #52]	; 0x34
   6a47c:	cmp	r3, #0
   6a480:	bne	6a350 <fputs@plt+0x591b8>
   6a484:	ldrsh	r3, [r8, #34]	; 0x22
   6a488:	cmp	r3, #0
   6a48c:	ble	6a3fc <fputs@plt+0x59264>
   6a490:	ldr	r9, [sp, #24]
   6a494:	ldr	fp, [sp, #56]	; 0x38
   6a498:	b	6aa80 <fputs@plt+0x598e8>
   6a49c:	ldr	fp, [sp, #60]	; 0x3c
   6a4a0:	ldr	r3, [sp, #72]	; 0x48
   6a4a4:	ldr	ip, [r3]
   6a4a8:	cmp	ip, #0
   6a4ac:	ble	6a9c0 <fputs@plt+0x59828>
   6a4b0:	ldr	r3, [sp, #72]	; 0x48
   6a4b4:	ldr	lr, [r3, #4]
   6a4b8:	ldr	r1, [lr]
   6a4bc:	ldrb	r2, [r1]
   6a4c0:	cmp	r2, #158	; 0x9e
   6a4c4:	beq	6ab70 <fputs@plt+0x599d8>
   6a4c8:	mov	r0, lr
   6a4cc:	ldr	r3, [sp, #24]
   6a4d0:	b	6a4f0 <fputs@plt+0x59358>
   6a4d4:	add	r3, r3, #1
   6a4d8:	cmp	r3, ip
   6a4dc:	beq	6a9c0 <fputs@plt+0x59828>
   6a4e0:	ldr	r1, [r0, #20]!
   6a4e4:	ldrb	r2, [r1]
   6a4e8:	cmp	r2, #158	; 0x9e
   6a4ec:	beq	6ab70 <fputs@plt+0x599d8>
   6a4f0:	cmp	r2, #122	; 0x7a
   6a4f4:	bne	6a4d4 <fputs@plt+0x5933c>
   6a4f8:	ldr	r2, [r1, #16]
   6a4fc:	ldrb	r2, [r2]
   6a500:	cmp	r2, #158	; 0x9e
   6a504:	bne	6a4d4 <fputs@plt+0x5933c>
   6a508:	cmp	r3, ip
   6a50c:	bge	6a9c0 <fputs@plt+0x59828>
   6a510:	ldr	r3, [sp, #28]
   6a514:	ldr	r3, [r3]
   6a518:	ldr	r3, [r3, #24]
   6a51c:	and	r3, r3, #68	; 0x44
   6a520:	str	r3, [sp, #64]	; 0x40
   6a524:	b	6ab84 <fputs@plt+0x599ec>
   6a528:	ldr	r1, [sp, #52]	; 0x34
   6a52c:	ldr	r0, [sp, #28]
   6a530:	bl	2ce34 <fputs@plt+0x1bc9c>
   6a534:	subs	r3, r0, #0
   6a538:	mov	r0, r3
   6a53c:	str	r3, [sp, #52]	; 0x34
   6a540:	beq	6a580 <fputs@plt+0x593e8>
   6a544:	ldr	r1, [r4, #4]
   6a548:	ldr	r3, [r3]
   6a54c:	ldr	r2, [r0, #4]
   6a550:	add	r3, r3, r3, lsl #2
   6a554:	add	r3, r2, r3, lsl #2
   6a558:	str	r1, [r3, #-16]
   6a55c:	ldr	r1, [r4, #8]
   6a560:	ldr	r3, [r0]
   6a564:	ldr	r2, [r0, #4]
   6a568:	add	r3, r3, r3, lsl #2
   6a56c:	add	r3, r2, r3, lsl #2
   6a570:	str	r1, [r3, #-12]
   6a574:	mov	r3, #0
   6a578:	str	r3, [r4, #4]
   6a57c:	str	r3, [r4, #8]
   6a580:	mov	r3, #0
   6a584:	str	r3, [r4]
   6a588:	ldr	r3, [sp, #84]	; 0x54
   6a58c:	add	r3, r3, #1
   6a590:	mov	r2, r3
   6a594:	str	r3, [sp, #84]	; 0x54
   6a598:	ldr	r3, [sp, #80]	; 0x50
   6a59c:	add	r3, r3, #20
   6a5a0:	str	r3, [sp, #80]	; 0x50
   6a5a4:	ldr	r3, [sp, #72]	; 0x48
   6a5a8:	ldr	r3, [r3]
   6a5ac:	cmp	r3, r2
   6a5b0:	ble	6a9a8 <fputs@plt+0x59810>
   6a5b4:	ldr	r3, [sp, #80]	; 0x50
   6a5b8:	mov	r4, r3
   6a5bc:	ldr	r2, [r3]
   6a5c0:	ldrb	r3, [r2]
   6a5c4:	cmp	r3, #158	; 0x9e
   6a5c8:	beq	6ac30 <fputs@plt+0x59a98>
   6a5cc:	cmp	r3, #122	; 0x7a
   6a5d0:	bne	6a528 <fputs@plt+0x59390>
   6a5d4:	ldr	r3, [r2, #16]
   6a5d8:	ldrb	r3, [r3]
   6a5dc:	cmp	r3, #158	; 0x9e
   6a5e0:	bne	6a528 <fputs@plt+0x59390>
   6a5e4:	ldr	r3, [r2, #12]
   6a5e8:	ldr	r3, [r3, #8]
   6a5ec:	str	r3, [sp, #20]
   6a5f0:	ldr	r3, [sp, #48]	; 0x30
   6a5f4:	ldr	r3, [r3]
   6a5f8:	cmp	r3, #0
   6a5fc:	bgt	6ac48 <fputs@plt+0x59ab0>
   6a600:	b	6a978 <fputs@plt+0x597e0>
   6a604:	mov	r3, #0
   6a608:	str	r3, [sp, #60]	; 0x3c
   6a60c:	ldrsh	r3, [r8, #34]	; 0x22
   6a610:	cmp	r3, #0
   6a614:	ble	6a8bc <fputs@plt+0x59724>
   6a618:	ldr	r6, [sp, #24]
   6a61c:	b	6a7cc <fputs@plt+0x59634>
   6a620:	ldr	r3, [pc, #1640]	; 6ac90 <fputs@plt+0x59af8>
   6a624:	str	r3, [sp, #60]	; 0x3c
   6a628:	mov	r9, #0
   6a62c:	b	6a60c <fputs@plt+0x59474>
   6a630:	ldr	r3, [r9]
   6a634:	ldr	r0, [r3, #4]
   6a638:	add	r3, r6, r6, lsl #2
   6a63c:	add	r0, r0, r3, lsl #2
   6a640:	mov	r3, #0
   6a644:	ldr	r2, [sp, #20]
   6a648:	mov	r1, r3
   6a64c:	ldr	r0, [r0, #8]
   6a650:	bl	27180 <fputs@plt+0x15fe8>
   6a654:	cmp	r0, #0
   6a658:	beq	6a7bc <fputs@plt+0x59624>
   6a65c:	b	6a7ec <fputs@plt+0x59654>
   6a660:	mov	r2, r7
   6a664:	mov	r1, #27
   6a668:	ldr	r0, [sp, #36]	; 0x24
   6a66c:	bl	1d33c <fputs@plt+0xc1a4>
   6a670:	mov	r4, r0
   6a674:	ldr	r3, [sp, #64]	; 0x40
   6a678:	cmp	r3, #4
   6a67c:	beq	6aba4 <fputs@plt+0x59a0c>
   6a680:	ldr	r3, [sp, #48]	; 0x30
   6a684:	ldr	r3, [r3]
   6a688:	cmp	r3, #1
   6a68c:	movle	r5, #0
   6a690:	ble	6a708 <fputs@plt+0x59570>
   6a694:	ldr	r2, [sp, #56]	; 0x38
   6a698:	mov	r1, #27
   6a69c:	ldr	r0, [sp, #36]	; 0x24
   6a6a0:	bl	1d33c <fputs@plt+0xc1a4>
   6a6a4:	mov	r3, #0
   6a6a8:	str	r3, [sp]
   6a6ac:	mov	r3, r4
   6a6b0:	mov	r2, r0
   6a6b4:	mov	r1, #122	; 0x7a
   6a6b8:	ldr	r0, [sp, #28]
   6a6bc:	bl	35ea4 <fputs@plt+0x24d0c>
   6a6c0:	mov	r4, r0
   6a6c4:	ldr	r3, [sp, #60]	; 0x3c
   6a6c8:	cmp	r3, #0
   6a6cc:	moveq	r5, #0
   6a6d0:	beq	6a708 <fputs@plt+0x59570>
   6a6d4:	ldr	r2, [sp, #60]	; 0x3c
   6a6d8:	mov	r1, #27
   6a6dc:	ldr	r0, [sp, #36]	; 0x24
   6a6e0:	bl	1d33c <fputs@plt+0xc1a4>
   6a6e4:	mov	r3, #0
   6a6e8:	str	r3, [sp]
   6a6ec:	mov	r3, r4
   6a6f0:	mov	r2, r0
   6a6f4:	mov	r1, #122	; 0x7a
   6a6f8:	ldr	r0, [sp, #28]
   6a6fc:	bl	35ea4 <fputs@plt+0x24d0c>
   6a700:	mov	r4, r0
   6a704:	mov	r5, #0
   6a708:	mov	r2, r4
   6a70c:	ldr	r1, [sp, #52]	; 0x34
   6a710:	ldr	r0, [sp, #28]
   6a714:	bl	2ce34 <fputs@plt+0x1bc9c>
   6a718:	mov	r4, r0
   6a71c:	str	r0, [sp, #52]	; 0x34
   6a720:	str	r7, [sp, #88]	; 0x58
   6a724:	mov	r0, r7
   6a728:	bl	1b3e0 <fputs@plt+0xa248>
   6a72c:	str	r0, [sp, #92]	; 0x5c
   6a730:	mov	r3, #0
   6a734:	add	r2, sp, #88	; 0x58
   6a738:	mov	r1, r4
   6a73c:	ldr	r0, [sp, #28]
   6a740:	bl	1d088 <fputs@plt+0xbef0>
   6a744:	cmp	r4, #0
   6a748:	beq	6a7a8 <fputs@plt+0x59610>
   6a74c:	ldr	r3, [sl, #8]
   6a750:	tst	r3, #1024	; 0x400
   6a754:	beq	6a7a8 <fputs@plt+0x59610>
   6a758:	ldr	r3, [r4]
   6a75c:	add	r3, r3, r3, lsl #2
   6a760:	lsl	r3, r3, #2
   6a764:	sub	r3, r3, #20
   6a768:	ldr	r4, [r4, #4]
   6a76c:	add	r4, r4, r3
   6a770:	cmp	r9, #0
   6a774:	beq	6a890 <fputs@plt+0x596f8>
   6a778:	ldr	r3, [r9]
   6a77c:	ldr	r3, [r3, #4]
   6a780:	ldr	r2, [sp, #40]	; 0x28
   6a784:	add	r2, r2, r2, lsl #2
   6a788:	add	r3, r3, r2, lsl #2
   6a78c:	ldr	r1, [r3, #8]
   6a790:	ldr	r0, [sp, #36]	; 0x24
   6a794:	bl	1d600 <fputs@plt+0xc468>
   6a798:	str	r0, [r4, #8]
   6a79c:	ldrb	r3, [r4, #13]
   6a7a0:	orr	r3, r3, #2
   6a7a4:	strb	r3, [r4, #13]
   6a7a8:	mov	r1, r5
   6a7ac:	ldr	r0, [sp, #36]	; 0x24
   6a7b0:	bl	1fc00 <fputs@plt+0xea68>
   6a7b4:	mov	r3, #1
   6a7b8:	str	r3, [sp, #44]	; 0x2c
   6a7bc:	add	r6, r6, #1
   6a7c0:	ldrsh	r3, [r8, #34]	; 0x22
   6a7c4:	cmp	r3, r6
   6a7c8:	ble	6a8bc <fputs@plt+0x59724>
   6a7cc:	str	r6, [sp, #40]	; 0x28
   6a7d0:	lsl	r4, r6, #4
   6a7d4:	ldr	r5, [r8, #4]
   6a7d8:	add	r7, r5, r4
   6a7dc:	ldr	r3, [sp, #20]
   6a7e0:	cmp	r3, #0
   6a7e4:	cmpne	r9, #0
   6a7e8:	bne	6a630 <fputs@plt+0x59498>
   6a7ec:	ldr	r3, [sl, #8]
   6a7f0:	tst	r3, #65536	; 0x10000
   6a7f4:	bne	6a804 <fputs@plt+0x5966c>
   6a7f8:	ldrb	r3, [r7, #15]
   6a7fc:	tst	r3, #2
   6a800:	bne	6a7bc <fputs@plt+0x59624>
   6a804:	ldr	r7, [r5, r4]
   6a808:	ldr	r2, [sp, #20]
   6a80c:	cmp	fp, #0
   6a810:	movle	r3, #0
   6a814:	movgt	r3, #1
   6a818:	cmp	r2, #0
   6a81c:	movne	r3, #0
   6a820:	cmp	r3, #0
   6a824:	beq	6a660 <fputs@plt+0x594c8>
   6a828:	ldr	r3, [sp, #32]
   6a82c:	ldrb	r3, [r3, #36]	; 0x24
   6a830:	tst	r3, #4
   6a834:	beq	6a86c <fputs@plt+0x596d4>
   6a838:	cmp	fp, #0
   6a83c:	ble	6a86c <fputs@plt+0x596d4>
   6a840:	ldr	r4, [sp, #48]	; 0x30
   6a844:	ldr	r5, [sp, #24]
   6a848:	mov	r1, r7
   6a84c:	ldr	r0, [r4, #24]
   6a850:	bl	1966c <fputs@plt+0x84d4>
   6a854:	cmp	r0, #0
   6a858:	bge	6a8b0 <fputs@plt+0x59718>
   6a85c:	add	r5, r5, #1
   6a860:	add	r4, r4, #72	; 0x48
   6a864:	cmp	r5, fp
   6a868:	bne	6a848 <fputs@plt+0x596b0>
   6a86c:	mov	r1, r7
   6a870:	ldr	r3, [sp, #32]
   6a874:	ldr	r0, [r3, #52]	; 0x34
   6a878:	bl	18b54 <fputs@plt+0x79bc>
   6a87c:	cmp	r0, #0
   6a880:	movge	r3, #1
   6a884:	strge	r3, [sp, #44]	; 0x2c
   6a888:	bge	6a7bc <fputs@plt+0x59624>
   6a88c:	b	6a660 <fputs@plt+0x594c8>
   6a890:	str	r7, [sp]
   6a894:	ldr	r3, [sp, #56]	; 0x38
   6a898:	ldr	r2, [sp, #60]	; 0x3c
   6a89c:	ldr	r1, [pc, #1008]	; 6ac94 <fputs@plt+0x59afc>
   6a8a0:	ldr	r0, [sp, #36]	; 0x24
   6a8a4:	bl	3db1c <fputs@plt+0x2c984>
   6a8a8:	str	r0, [r4, #8]
   6a8ac:	b	6a79c <fputs@plt+0x59604>
   6a8b0:	mov	r3, #1
   6a8b4:	str	r3, [sp, #44]	; 0x2c
   6a8b8:	b	6a7bc <fputs@plt+0x59624>
   6a8bc:	add	fp, fp, #1
   6a8c0:	ldr	r3, [sp, #32]
   6a8c4:	add	r3, r3, #72	; 0x48
   6a8c8:	str	r3, [sp, #32]
   6a8cc:	ldr	r3, [sp, #48]	; 0x30
   6a8d0:	ldr	r3, [r3]
   6a8d4:	cmp	r3, fp
   6a8d8:	ble	6a96c <fputs@plt+0x597d4>
   6a8dc:	ldr	r3, [sp, #32]
   6a8e0:	ldr	r8, [r3, #16]
   6a8e4:	ldr	r9, [r3, #20]
   6a8e8:	ldr	r3, [r3, #12]
   6a8ec:	str	r3, [sp, #56]	; 0x38
   6a8f0:	cmp	r3, #0
   6a8f4:	ldreq	r3, [r8]
   6a8f8:	streq	r3, [sp, #56]	; 0x38
   6a8fc:	ldr	r3, [sp, #36]	; 0x24
   6a900:	ldrb	r3, [r3, #69]	; 0x45
   6a904:	cmp	r3, #0
   6a908:	bne	6a96c <fputs@plt+0x597d4>
   6a90c:	cmp	r9, #0
   6a910:	beq	6a920 <fputs@plt+0x59788>
   6a914:	ldr	r3, [r9, #8]
   6a918:	tst	r3, #1024	; 0x400
   6a91c:	bne	6a604 <fputs@plt+0x5946c>
   6a920:	ldr	r3, [sp, #20]
   6a924:	cmp	r3, #0
   6a928:	beq	6a940 <fputs@plt+0x597a8>
   6a92c:	ldr	r1, [sp, #56]	; 0x38
   6a930:	mov	r0, r3
   6a934:	bl	13ec8 <fputs@plt+0x2d30>
   6a938:	cmp	r0, #0
   6a93c:	bne	6a8bc <fputs@plt+0x59724>
   6a940:	ldr	r1, [r8, #64]	; 0x40
   6a944:	ldr	r4, [sp, #36]	; 0x24
   6a948:	mov	r0, r4
   6a94c:	bl	19604 <fputs@plt+0x846c>
   6a950:	cmp	r0, #0
   6a954:	blt	6a620 <fputs@plt+0x59488>
   6a958:	ldr	r3, [r4, #16]
   6a95c:	ldr	r3, [r3, r0, lsl #4]
   6a960:	str	r3, [sp, #60]	; 0x3c
   6a964:	mov	r9, #0
   6a968:	b	6a60c <fputs@plt+0x59474>
   6a96c:	ldr	r3, [sp, #44]	; 0x2c
   6a970:	cmp	r3, #0
   6a974:	bne	6a588 <fputs@plt+0x593f0>
   6a978:	ldr	r3, [sp, #20]
   6a97c:	cmp	r3, #0
   6a980:	beq	6a998 <fputs@plt+0x59800>
   6a984:	mov	r2, r3
   6a988:	ldr	r1, [pc, #776]	; 6ac98 <fputs@plt+0x59b00>
   6a98c:	ldr	r0, [sp, #28]
   6a990:	bl	35674 <fputs@plt+0x244dc>
   6a994:	b	6a588 <fputs@plt+0x593f0>
   6a998:	ldr	r1, [pc, #764]	; 6ac9c <fputs@plt+0x59b04>
   6a99c:	ldr	r0, [sp, #28]
   6a9a0:	bl	35674 <fputs@plt+0x244dc>
   6a9a4:	b	6a588 <fputs@plt+0x593f0>
   6a9a8:	ldr	r1, [sp, #72]	; 0x48
   6a9ac:	ldr	r0, [sp, #36]	; 0x24
   6a9b0:	bl	23c38 <fputs@plt+0x12aa0>
   6a9b4:	ldr	r3, [sp, #68]	; 0x44
   6a9b8:	ldr	r2, [sp, #52]	; 0x34
   6a9bc:	str	r2, [r3]
   6a9c0:	ldr	r3, [sp, #68]	; 0x44
   6a9c4:	ldr	r3, [r3]
   6a9c8:	cmp	r3, #0
   6a9cc:	beq	69dbc <fputs@plt+0x58c24>
   6a9d0:	ldr	r2, [r3]
   6a9d4:	ldr	r3, [sp, #36]	; 0x24
   6a9d8:	ldr	r3, [r3, #100]	; 0x64
   6a9dc:	cmp	r2, r3
   6a9e0:	ble	69dbc <fputs@plt+0x58c24>
   6a9e4:	ldr	r1, [pc, #692]	; 6aca0 <fputs@plt+0x59b08>
   6a9e8:	ldr	r0, [sp, #28]
   6a9ec:	bl	35674 <fputs@plt+0x244dc>
   6a9f0:	mov	r3, #2
   6a9f4:	str	r3, [sp, #24]
   6a9f8:	b	69dbc <fputs@plt+0x58c24>
   6a9fc:	mov	r3, #1
   6aa00:	str	r3, [sp, #24]
   6aa04:	b	69dbc <fputs@plt+0x58c24>
   6aa08:	mov	r3, #2
   6aa0c:	str	r3, [sp, #24]
   6aa10:	b	69dbc <fputs@plt+0x58c24>
   6aa14:	mov	r3, #2
   6aa18:	str	r3, [sp, #24]
   6aa1c:	b	69dbc <fputs@plt+0x58c24>
   6aa20:	mov	r3, #2
   6aa24:	str	r3, [sp, #24]
   6aa28:	b	69dbc <fputs@plt+0x58c24>
   6aa2c:	mov	r3, #2
   6aa30:	str	r3, [sp, #24]
   6aa34:	b	69dbc <fputs@plt+0x58c24>
   6aa38:	mov	r3, #2
   6aa3c:	str	r3, [sp, #24]
   6aa40:	b	69dbc <fputs@plt+0x58c24>
   6aa44:	ldr	r3, [sp, #40]	; 0x28
   6aa48:	str	r3, [sp, #12]
   6aa4c:	ldr	r3, [sp, #32]
   6aa50:	str	r3, [sp, #8]
   6aa54:	str	r9, [sp, #4]
   6aa58:	str	r7, [sp]
   6aa5c:	mov	r3, r0
   6aa60:	mov	r2, r5
   6aa64:	ldr	r1, [sp, #20]
   6aa68:	ldr	r0, [sp, #28]
   6aa6c:	bl	35f28 <fputs@plt+0x24d90>
   6aa70:	add	r9, r9, #1
   6aa74:	ldrsh	r3, [r8, #34]	; 0x22
   6aa78:	cmp	r9, r3
   6aa7c:	bge	6a364 <fputs@plt+0x591cc>
   6aa80:	ldr	r3, [r8, #4]
   6aa84:	ldr	r6, [r3, r9, lsl #4]
   6aa88:	mov	r7, fp
   6aa8c:	cmp	fp, #0
   6aa90:	ble	6aa70 <fputs@plt+0x598d8>
   6aa94:	ldr	r4, [sp, #20]
   6aa98:	ldr	r5, [sp, #24]
   6aa9c:	mov	r1, r6
   6aaa0:	ldr	r0, [r4, #24]
   6aaa4:	bl	1966c <fputs@plt+0x84d4>
   6aaa8:	cmp	r0, #0
   6aaac:	bge	6aa44 <fputs@plt+0x598ac>
   6aab0:	add	r5, r5, #1
   6aab4:	add	r4, r4, #72	; 0x48
   6aab8:	cmp	r7, r5
   6aabc:	bne	6aa9c <fputs@plt+0x59904>
   6aac0:	b	6aa70 <fputs@plt+0x598d8>
   6aac4:	mov	r3, r0
   6aac8:	ldr	r2, [sp, #40]	; 0x28
   6aacc:	str	r2, [sp, #12]
   6aad0:	ldr	r2, [sp, #32]
   6aad4:	str	r2, [sp, #8]
   6aad8:	str	fp, [sp, #4]
   6aadc:	str	r6, [sp]
   6aae0:	mov	r2, r4
   6aae4:	ldr	r1, [sp, #20]
   6aae8:	ldr	r0, [sp, #28]
   6aaec:	bl	35f28 <fputs@plt+0x24d90>
   6aaf0:	add	r7, r7, #1
   6aaf4:	ldr	r3, [r9, #4]
   6aaf8:	cmp	r7, r3
   6aafc:	bge	6a3fc <fputs@plt+0x59264>
   6ab00:	ldr	r3, [r9]
   6ab04:	ldr	sl, [r3, r7, lsl #3]
   6ab08:	mov	r1, sl
   6ab0c:	ldr	r0, [sp, #44]	; 0x2c
   6ab10:	bl	1966c <fputs@plt+0x84d4>
   6ab14:	subs	fp, r0, #0
   6ab18:	blt	6ab54 <fputs@plt+0x599bc>
   6ab1c:	mov	r6, r8
   6ab20:	cmp	r8, #0
   6ab24:	ble	6ab54 <fputs@plt+0x599bc>
   6ab28:	ldr	r5, [sp, #20]
   6ab2c:	ldr	r4, [sp, #24]
   6ab30:	mov	r1, sl
   6ab34:	ldr	r0, [r5, #24]
   6ab38:	bl	1966c <fputs@plt+0x84d4>
   6ab3c:	cmp	r0, #0
   6ab40:	bge	6aac4 <fputs@plt+0x5992c>
   6ab44:	add	r4, r4, #1
   6ab48:	add	r5, r5, #72	; 0x48
   6ab4c:	cmp	r6, r4
   6ab50:	bne	6ab30 <fputs@plt+0x59998>
   6ab54:	mov	r2, sl
   6ab58:	ldr	r1, [pc, #324]	; 6aca4 <fputs@plt+0x59b0c>
   6ab5c:	ldr	r0, [sp, #28]
   6ab60:	bl	35674 <fputs@plt+0x244dc>
   6ab64:	mov	r3, #2
   6ab68:	str	r3, [sp, #24]
   6ab6c:	b	69dbc <fputs@plt+0x58c24>
   6ab70:	ldr	r3, [sp, #28]
   6ab74:	ldr	r3, [r3]
   6ab78:	ldr	r3, [r3, #24]
   6ab7c:	and	r3, r3, #68	; 0x44
   6ab80:	str	r3, [sp, #64]	; 0x40
   6ab84:	str	lr, [sp, #80]	; 0x50
   6ab88:	ldr	r3, [sp, #24]
   6ab8c:	str	r3, [sp, #84]	; 0x54
   6ab90:	mov	r3, #0
   6ab94:	str	r3, [sp, #52]	; 0x34
   6ab98:	str	fp, [sp, #48]	; 0x30
   6ab9c:	ldr	sl, [sp, #68]	; 0x44
   6aba0:	b	6a5b4 <fputs@plt+0x5941c>
   6aba4:	ldr	r2, [sp, #56]	; 0x38
   6aba8:	mov	r1, #27
   6abac:	ldr	r0, [sp, #36]	; 0x24
   6abb0:	bl	1d33c <fputs@plt+0xc1a4>
   6abb4:	mov	r3, #0
   6abb8:	str	r3, [sp]
   6abbc:	mov	r3, r4
   6abc0:	mov	r2, r0
   6abc4:	mov	r1, #122	; 0x7a
   6abc8:	ldr	r0, [sp, #28]
   6abcc:	bl	35ea4 <fputs@plt+0x24d0c>
   6abd0:	mov	r4, r0
   6abd4:	ldr	r3, [sp, #60]	; 0x3c
   6abd8:	cmp	r3, #0
   6abdc:	beq	6ac10 <fputs@plt+0x59a78>
   6abe0:	ldr	r2, [sp, #60]	; 0x3c
   6abe4:	mov	r1, #27
   6abe8:	ldr	r0, [sp, #36]	; 0x24
   6abec:	bl	1d33c <fputs@plt+0xc1a4>
   6abf0:	mov	r3, #0
   6abf4:	str	r3, [sp]
   6abf8:	mov	r3, r4
   6abfc:	mov	r2, r0
   6ac00:	mov	r1, #122	; 0x7a
   6ac04:	ldr	r0, [sp, #28]
   6ac08:	bl	35ea4 <fputs@plt+0x24d0c>
   6ac0c:	mov	r4, r0
   6ac10:	mov	r3, r7
   6ac14:	ldr	r2, [sp, #56]	; 0x38
   6ac18:	ldr	r1, [pc, #136]	; 6aca8 <fputs@plt+0x59b10>
   6ac1c:	ldr	r0, [sp, #36]	; 0x24
   6ac20:	bl	3db1c <fputs@plt+0x2c984>
   6ac24:	mov	r7, r0
   6ac28:	mov	r5, r0
   6ac2c:	b	6a708 <fputs@plt+0x59570>
   6ac30:	ldr	r3, [sp, #48]	; 0x30
   6ac34:	ldr	r3, [r3]
   6ac38:	cmp	r3, #0
   6ac3c:	movgt	r3, #0
   6ac40:	strgt	r3, [sp, #20]
   6ac44:	ble	6a998 <fputs@plt+0x59800>
   6ac48:	ldr	r3, [sp, #24]
   6ac4c:	str	r3, [sp, #44]	; 0x2c
   6ac50:	ldr	r2, [sp, #76]	; 0x4c
   6ac54:	str	r2, [sp, #32]
   6ac58:	mov	fp, r3
   6ac5c:	b	6a8dc <fputs@plt+0x59744>
   6ac60:	muleq	r1, ip, r7
   6ac64:	andeq	r7, r8, r0, lsr r2
   6ac68:	andeq	r7, r8, ip, asr #32
   6ac6c:	andeq	r7, r8, r4, rrx
   6ac70:	muleq	r8, r0, r0
   6ac74:	strheq	r7, [r8], -r8
   6ac78:	ldrdeq	r7, [r8], -ip
   6ac7c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   6ac80:	andeq	r7, r8, r4, lsl #2
   6ac84:	andeq	r7, r8, r4, lsl r1
   6ac88:	andeq	r7, r8, ip, lsr r1
   6ac8c:	andeq	r7, r8, r0, ror r1
   6ac90:	andeq	r4, r8, r8, lsl #25
   6ac94:	ldrdeq	r5, [r8], -ip
   6ac98:	andeq	r7, r8, r8, ror #3
   6ac9c:	strdeq	r7, [r8], -ip
   6aca0:	andeq	r7, r8, r0, lsl r2
   6aca4:	andeq	r7, r8, r8, lsr #3
   6aca8:	andeq	r5, r8, ip, ror #15
   6acac:	push	{r4, r5, r6, r7, r8, lr}
   6acb0:	mov	r6, r0
   6acb4:	mov	r5, r1
   6acb8:	add	r7, r1, #8
   6acbc:	mov	r2, r7
   6acc0:	mov	r1, #0
   6acc4:	bl	69c4c <fputs@plt+0x58ab4>
   6acc8:	mov	r4, r0
   6accc:	ldr	r1, [r5, #24]
   6acd0:	ldr	r0, [r6]
   6acd4:	bl	23874 <fputs@plt+0x126dc>
   6acd8:	str	r4, [r5, #24]
   6acdc:	cmp	r4, #0
   6ace0:	ldrhne	r3, [r4, #36]	; 0x24
   6ace4:	addne	r3, r3, #1
   6ace8:	strhne	r3, [r4, #36]	; 0x24
   6acec:	mov	r1, r7
   6acf0:	mov	r0, r6
   6acf4:	bl	359ac <fputs@plt+0x24814>
   6acf8:	cmp	r0, #0
   6acfc:	moveq	r0, r4
   6ad00:	movne	r0, #0
   6ad04:	pop	{r4, r5, r6, r7, r8, pc}
   6ad08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ad0c:	sub	sp, sp, #76	; 0x4c
   6ad10:	ldr	r9, [sp, #112]	; 0x70
   6ad14:	ldr	r8, [r0]
   6ad18:	ldr	ip, [r8, #24]
   6ad1c:	tst	ip, #524288	; 0x80000
   6ad20:	bne	6ad2c <fputs@plt+0x59b94>
   6ad24:	add	sp, sp, #76	; 0x4c
   6ad28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ad2c:	str	r3, [sp, #48]	; 0x30
   6ad30:	str	r2, [sp, #52]	; 0x34
   6ad34:	mov	fp, r1
   6ad38:	str	r0, [sp, #28]
   6ad3c:	ldrb	r3, [r0, #442]	; 0x1ba
   6ad40:	str	r3, [sp, #40]	; 0x28
   6ad44:	ldr	r1, [r1, #64]	; 0x40
   6ad48:	mov	r0, r8
   6ad4c:	bl	19604 <fputs@plt+0x846c>
   6ad50:	str	r0, [sp, #32]
   6ad54:	ldr	r3, [r8, #16]
   6ad58:	ldr	r3, [r3, r0, lsl #4]
   6ad5c:	str	r3, [sp, #36]	; 0x24
   6ad60:	ldr	r6, [fp, #16]
   6ad64:	cmp	r6, #0
   6ad68:	bne	6ae5c <fputs@plt+0x59cc4>
   6ad6c:	mov	r0, fp
   6ad70:	bl	19150 <fputs@plt+0x7fb8>
   6ad74:	subs	r4, r0, #0
   6ad78:	beq	6ad24 <fputs@plt+0x59b8c>
   6ad7c:	mov	r5, #0
   6ad80:	add	sl, sp, #68	; 0x44
   6ad84:	mvn	r7, #0
   6ad88:	str	fp, [sp, #32]
   6ad8c:	ldr	fp, [sp, #28]
   6ad90:	b	6b16c <fputs@plt+0x59fd4>
   6ad94:	ldr	ip, [r6, #20]
   6ad98:	cmp	ip, #0
   6ad9c:	ble	6ae50 <fputs@plt+0x59cb8>
   6ada0:	ldr	r3, [r6, #36]	; 0x24
   6ada4:	ldr	r2, [r9, r3, lsl #2]
   6ada8:	cmp	r2, #0
   6adac:	bge	6ae84 <fputs@plt+0x59cec>
   6adb0:	ldrsh	lr, [fp, #32]
   6adb4:	ldr	r2, [sp, #116]	; 0x74
   6adb8:	adds	r4, r2, #0
   6adbc:	movne	r4, #1
   6adc0:	cmp	r3, lr
   6adc4:	movne	r3, #0
   6adc8:	andeq	r3, r4, #1
   6adcc:	cmp	r3, #0
   6add0:	bne	6ae84 <fputs@plt+0x59cec>
   6add4:	mov	r1, r6
   6add8:	mov	r2, #0
   6addc:	add	r2, r2, #1
   6ade0:	cmp	r2, ip
   6ade4:	beq	6ae50 <fputs@plt+0x59cb8>
   6ade8:	ldr	r3, [r1, #44]	; 0x2c
   6adec:	ldr	r0, [r9, r3, lsl #2]
   6adf0:	cmp	r0, #0
   6adf4:	bge	6ae84 <fputs@plt+0x59cec>
   6adf8:	add	r1, r1, #8
   6adfc:	cmp	r3, lr
   6ae00:	movne	r3, #0
   6ae04:	andeq	r3, r4, #1
   6ae08:	cmp	r3, #0
   6ae0c:	beq	6addc <fputs@plt+0x59c44>
   6ae10:	b	6ae84 <fputs@plt+0x59cec>
   6ae14:	ldr	r3, [sp, #36]	; 0x24
   6ae18:	ldr	r2, [r6, #8]
   6ae1c:	mov	r1, #0
   6ae20:	ldr	r0, [sp, #28]
   6ae24:	bl	69a10 <fputs@plt+0x58878>
   6ae28:	mov	r7, r0
   6ae2c:	b	6aea8 <fputs@plt+0x59d10>
   6ae30:	ldr	r3, [sp, #40]	; 0x28
   6ae34:	cmp	r3, #0
   6ae38:	beq	6ad24 <fputs@plt+0x59b8c>
   6ae3c:	ldrb	r3, [r8, #69]	; 0x45
   6ae40:	cmp	r3, #0
   6ae44:	bne	6ad24 <fputs@plt+0x59b8c>
   6ae48:	cmp	r7, #0
   6ae4c:	beq	6af08 <fputs@plt+0x59d70>
   6ae50:	ldr	r6, [r6, #4]
   6ae54:	cmp	r6, #0
   6ae58:	beq	6ad6c <fputs@plt+0x59bd4>
   6ae5c:	mov	r3, #0
   6ae60:	str	r3, [sp, #60]	; 0x3c
   6ae64:	str	r3, [sp, #64]	; 0x40
   6ae68:	cmp	r9, r3
   6ae6c:	beq	6ae84 <fputs@plt+0x59cec>
   6ae70:	ldr	r1, [r6, #8]
   6ae74:	ldr	r0, [fp]
   6ae78:	bl	26e94 <fputs@plt+0x15cfc>
   6ae7c:	cmp	r0, #0
   6ae80:	bne	6ad94 <fputs@plt+0x59bfc>
   6ae84:	ldr	r3, [sp, #28]
   6ae88:	ldrb	r3, [r3, #442]	; 0x1ba
   6ae8c:	cmp	r3, #0
   6ae90:	beq	6ae14 <fputs@plt+0x59c7c>
   6ae94:	ldr	r2, [sp, #36]	; 0x24
   6ae98:	ldr	r1, [r6, #8]
   6ae9c:	mov	r0, r8
   6aea0:	bl	18534 <fputs@plt+0x739c>
   6aea4:	mov	r7, r0
   6aea8:	cmp	r7, #0
   6aeac:	beq	6ae30 <fputs@plt+0x59c98>
   6aeb0:	add	r3, sp, #64	; 0x40
   6aeb4:	str	r3, [sp]
   6aeb8:	add	r3, sp, #60	; 0x3c
   6aebc:	mov	r2, r6
   6aec0:	mov	r1, r7
   6aec4:	ldr	r0, [sp, #28]
   6aec8:	bl	3757c <fputs@plt+0x263e4>
   6aecc:	subs	r4, r0, #0
   6aed0:	bne	6ae30 <fputs@plt+0x59c98>
   6aed4:	ldr	r3, [sp, #64]	; 0x40
   6aed8:	str	r3, [sp, #44]	; 0x2c
   6aedc:	cmp	r3, #0
   6aee0:	ldreq	r3, [r6, #36]	; 0x24
   6aee4:	addeq	r2, sp, #72	; 0x48
   6aee8:	streq	r3, [r2, #-4]!
   6aeec:	streq	r2, [sp, #44]	; 0x2c
   6aef0:	ldr	r3, [r6, #20]
   6aef4:	cmp	r3, #0
   6aef8:	ble	6b0c8 <fputs@plt+0x59f30>
   6aefc:	ldr	r5, [sp, #44]	; 0x2c
   6af00:	mov	r0, r4
   6af04:	b	6afa0 <fputs@plt+0x59e08>
   6af08:	ldr	r0, [sp, #28]
   6af0c:	bl	2afc0 <fputs@plt+0x19e28>
   6af10:	mov	r7, r0
   6af14:	ldr	r3, [r6, #20]
   6af18:	ldr	sl, [r0, #32]
   6af1c:	add	sl, r3, sl
   6af20:	add	sl, sl, #1
   6af24:	cmp	r3, #0
   6af28:	ble	6af74 <fputs@plt+0x59ddc>
   6af2c:	mov	r5, r6
   6af30:	mov	r4, #0
   6af34:	str	r8, [sp, #44]	; 0x2c
   6af38:	mov	r8, sl
   6af3c:	ldr	sl, [sp, #52]	; 0x34
   6af40:	ldr	r2, [r5, #36]	; 0x24
   6af44:	add	r2, sl, r2
   6af48:	mov	r3, r8
   6af4c:	add	r2, r2, #1
   6af50:	mov	r1, #76	; 0x4c
   6af54:	mov	r0, r7
   6af58:	bl	2b55c <fputs@plt+0x1a3c4>
   6af5c:	add	r4, r4, #1
   6af60:	add	r5, r5, #8
   6af64:	ldr	r3, [r6, #20]
   6af68:	cmp	r3, r4
   6af6c:	bgt	6af40 <fputs@plt+0x59da8>
   6af70:	ldr	r8, [sp, #44]	; 0x2c
   6af74:	mvn	r3, #0
   6af78:	ldrb	r2, [r6, #24]
   6af7c:	mov	r1, #135	; 0x87
   6af80:	mov	r0, r7
   6af84:	bl	2b55c <fputs@plt+0x1a3c4>
   6af88:	b	6ae50 <fputs@plt+0x59cb8>
   6af8c:	add	r4, r4, #1
   6af90:	add	r5, r5, #4
   6af94:	ldr	r3, [r6, #20]
   6af98:	cmp	r3, r4
   6af9c:	ble	6b004 <fputs@plt+0x59e6c>
   6afa0:	ldrsh	r3, [fp, #32]
   6afa4:	ldr	r2, [r5]
   6afa8:	cmp	r2, r3
   6afac:	mvneq	r3, #0
   6afb0:	streq	r3, [r5]
   6afb4:	ldr	r3, [r8, #296]	; 0x128
   6afb8:	cmp	r3, #0
   6afbc:	beq	6af8c <fputs@plt+0x59df4>
   6afc0:	ldr	r1, [r7, #4]
   6afc4:	ldr	r3, [sp, #60]	; 0x3c
   6afc8:	cmp	r3, #0
   6afcc:	ldrne	r2, [r3, #4]
   6afd0:	lslne	r3, r4, #1
   6afd4:	ldrshne	r2, [r2, r3]
   6afd8:	ldrsheq	r2, [r7, #32]
   6afdc:	lsl	r2, r2, #4
   6afe0:	ldr	r3, [sp, #32]
   6afe4:	ldr	r2, [r1, r2]
   6afe8:	ldr	r1, [r7]
   6afec:	ldr	r0, [sp, #28]
   6aff0:	bl	3bfc8 <fputs@plt+0x2ae30>
   6aff4:	cmp	r0, #2
   6aff8:	movne	r0, #0
   6affc:	moveq	r0, #1
   6b000:	b	6af8c <fputs@plt+0x59df4>
   6b004:	mov	sl, r0
   6b008:	ldr	r2, [r7, #28]
   6b00c:	ldr	r3, [r7]
   6b010:	str	r3, [sp]
   6b014:	mov	r3, #0
   6b018:	ldr	r1, [sp, #32]
   6b01c:	ldr	r4, [sp, #28]
   6b020:	mov	r0, r4
   6b024:	bl	2ad2c <fputs@plt+0x19b94>
   6b028:	ldr	r3, [r4, #72]	; 0x48
   6b02c:	add	r3, r3, #1
   6b030:	str	r3, [r4, #72]	; 0x48
   6b034:	ldr	r3, [sp, #52]	; 0x34
   6b038:	cmp	r3, #0
   6b03c:	bne	6b0d0 <fputs@plt+0x59f38>
   6b040:	ldr	r3, [sp, #48]	; 0x30
   6b044:	cmp	r3, #0
   6b048:	beq	6b0b8 <fputs@plt+0x59f20>
   6b04c:	ldr	r2, [sp, #28]
   6b050:	ldr	r3, [r2, #416]	; 0x1a0
   6b054:	cmp	r3, #0
   6b058:	moveq	r3, r2
   6b05c:	ldr	r3, [r3, #532]	; 0x214
   6b060:	cmp	r3, #0
   6b064:	beq	6b084 <fputs@plt+0x59eec>
   6b068:	ldr	r3, [r3]
   6b06c:	ldr	r2, [r6, #28]
   6b070:	cmp	r3, r2
   6b074:	beq	6b108 <fputs@plt+0x59f70>
   6b078:	ldr	r2, [r6, #32]
   6b07c:	cmp	r3, r2
   6b080:	beq	6b118 <fputs@plt+0x59f80>
   6b084:	str	sl, [sp, #16]
   6b088:	mov	r3, #1
   6b08c:	str	r3, [sp, #12]
   6b090:	ldr	r3, [sp, #48]	; 0x30
   6b094:	str	r3, [sp, #8]
   6b098:	ldr	r3, [sp, #44]	; 0x2c
   6b09c:	str	r3, [sp, #4]
   6b0a0:	str	r6, [sp]
   6b0a4:	ldr	r3, [sp, #60]	; 0x3c
   6b0a8:	mov	r2, r7
   6b0ac:	ldr	r1, [sp, #32]
   6b0b0:	ldr	r0, [sp, #28]
   6b0b4:	bl	37fb0 <fputs@plt+0x26e18>
   6b0b8:	ldr	r1, [sp, #64]	; 0x40
   6b0bc:	mov	r0, r8
   6b0c0:	bl	1fc00 <fputs@plt+0xea68>
   6b0c4:	b	6ae50 <fputs@plt+0x59cb8>
   6b0c8:	mov	sl, r4
   6b0cc:	b	6b008 <fputs@plt+0x59e70>
   6b0d0:	str	sl, [sp, #16]
   6b0d4:	mvn	r3, #0
   6b0d8:	str	r3, [sp, #12]
   6b0dc:	ldr	r3, [sp, #52]	; 0x34
   6b0e0:	str	r3, [sp, #8]
   6b0e4:	ldr	r3, [sp, #44]	; 0x2c
   6b0e8:	str	r3, [sp, #4]
   6b0ec:	str	r6, [sp]
   6b0f0:	ldr	r3, [sp, #60]	; 0x3c
   6b0f4:	mov	r2, r7
   6b0f8:	ldr	r1, [sp, #32]
   6b0fc:	ldr	r0, [sp, #28]
   6b100:	bl	37fb0 <fputs@plt+0x26e18>
   6b104:	b	6b040 <fputs@plt+0x59ea8>
   6b108:	ldrb	r2, [r6, #25]
   6b10c:	cmp	r2, #7
   6b110:	bne	6b078 <fputs@plt+0x59ee0>
   6b114:	b	6b0b8 <fputs@plt+0x59f20>
   6b118:	ldrb	r3, [r6, #26]
   6b11c:	cmp	r3, #7
   6b120:	bne	6b084 <fputs@plt+0x59eec>
   6b124:	b	6b0b8 <fputs@plt+0x59f20>
   6b128:	str	sl, [sp]
   6b12c:	add	r3, sp, #64	; 0x40
   6b130:	mov	r2, r4
   6b134:	ldr	r1, [sp, #32]
   6b138:	mov	r0, fp
   6b13c:	bl	3757c <fputs@plt+0x263e4>
   6b140:	cmp	r0, #0
   6b144:	beq	6b1cc <fputs@plt+0x5a034>
   6b148:	ldr	r3, [sp, #40]	; 0x28
   6b14c:	cmp	r3, #0
   6b150:	beq	6ad24 <fputs@plt+0x59b8c>
   6b154:	ldrb	r3, [r8, #69]	; 0x45
   6b158:	cmp	r3, #0
   6b15c:	bne	6ad24 <fputs@plt+0x59b8c>
   6b160:	ldr	r4, [r4, #12]
   6b164:	cmp	r4, #0
   6b168:	beq	6ad24 <fputs@plt+0x59b8c>
   6b16c:	str	r5, [sp, #64]	; 0x40
   6b170:	str	r5, [sp, #68]	; 0x44
   6b174:	cmp	r9, #0
   6b178:	beq	6b198 <fputs@plt+0x5a000>
   6b17c:	ldr	r3, [sp, #116]	; 0x74
   6b180:	mov	r2, r9
   6b184:	mov	r1, r4
   6b188:	ldr	r0, [sp, #32]
   6b18c:	bl	19168 <fputs@plt+0x7fd0>
   6b190:	cmp	r0, #0
   6b194:	beq	6b160 <fputs@plt+0x59fc8>
   6b198:	ldrb	r3, [r4, #24]
   6b19c:	cmp	r3, #0
   6b1a0:	bne	6b128 <fputs@plt+0x59f90>
   6b1a4:	ldr	r3, [r8, #24]
   6b1a8:	tst	r3, #16777216	; 0x1000000
   6b1ac:	bne	6b128 <fputs@plt+0x59f90>
   6b1b0:	ldr	r3, [fp, #416]	; 0x1a0
   6b1b4:	cmp	r3, #0
   6b1b8:	bne	6b128 <fputs@plt+0x59f90>
   6b1bc:	ldrb	r3, [fp, #20]
   6b1c0:	cmp	r3, #0
   6b1c4:	beq	6b160 <fputs@plt+0x59fc8>
   6b1c8:	b	6b128 <fputs@plt+0x59f90>
   6b1cc:	mov	r3, r5
   6b1d0:	mov	r2, r5
   6b1d4:	mov	r1, r5
   6b1d8:	mov	r0, r8
   6b1dc:	bl	2c884 <fputs@plt+0x1b6ec>
   6b1e0:	subs	r6, r0, #0
   6b1e4:	beq	6b240 <fputs@plt+0x5a0a8>
   6b1e8:	ldr	r3, [r4]
   6b1ec:	str	r3, [r6, #24]
   6b1f0:	ldr	r2, [r4]
   6b1f4:	ldr	r2, [r2]
   6b1f8:	str	r2, [r6, #16]
   6b1fc:	ldrh	r2, [r3, #36]	; 0x24
   6b200:	add	r2, r2, #1
   6b204:	strh	r2, [r3, #36]	; 0x24
   6b208:	ldr	r3, [fp, #72]	; 0x48
   6b20c:	add	r2, r3, #1
   6b210:	str	r2, [fp, #72]	; 0x48
   6b214:	str	r3, [r6, #52]	; 0x34
   6b218:	ldr	r3, [sp, #48]	; 0x30
   6b21c:	cmp	r3, #0
   6b220:	bne	6b250 <fputs@plt+0x5a0b8>
   6b224:	ldr	r3, [sp, #52]	; 0x34
   6b228:	cmp	r3, #0
   6b22c:	bne	6b27c <fputs@plt+0x5a0e4>
   6b230:	str	r5, [r6, #16]
   6b234:	mov	r1, r6
   6b238:	mov	r0, r8
   6b23c:	bl	23a04 <fputs@plt+0x1286c>
   6b240:	ldr	r1, [sp, #68]	; 0x44
   6b244:	mov	r0, r8
   6b248:	bl	1fc00 <fputs@plt+0xea68>
   6b24c:	b	6b160 <fputs@plt+0x59fc8>
   6b250:	str	r7, [sp, #12]
   6b254:	str	r3, [sp, #8]
   6b258:	ldr	r3, [sp, #68]	; 0x44
   6b25c:	str	r3, [sp, #4]
   6b260:	str	r4, [sp]
   6b264:	ldr	r3, [sp, #64]	; 0x40
   6b268:	ldr	r2, [sp, #32]
   6b26c:	mov	r1, r6
   6b270:	mov	r0, fp
   6b274:	bl	5ec64 <fputs@plt+0x4dacc>
   6b278:	b	6b224 <fputs@plt+0x5a08c>
   6b27c:	cmp	r9, #0
   6b280:	moveq	r3, r4
   6b284:	addne	r3, r4, #1
   6b288:	ldrb	r3, [r3, #25]
   6b28c:	str	r3, [sp, #28]
   6b290:	mov	r2, #1
   6b294:	str	r2, [sp, #12]
   6b298:	ldr	r2, [sp, #52]	; 0x34
   6b29c:	str	r2, [sp, #8]
   6b2a0:	ldr	r3, [sp, #68]	; 0x44
   6b2a4:	str	r3, [sp, #4]
   6b2a8:	str	r4, [sp]
   6b2ac:	ldr	r3, [sp, #64]	; 0x40
   6b2b0:	ldr	r2, [sp, #32]
   6b2b4:	mov	r1, r6
   6b2b8:	mov	r0, fp
   6b2bc:	bl	5ec64 <fputs@plt+0x4dacc>
   6b2c0:	ldrb	r3, [r4, #24]
   6b2c4:	cmp	r3, #0
   6b2c8:	bne	6b230 <fputs@plt+0x5a098>
   6b2cc:	ldr	r3, [sp, #28]
   6b2d0:	sub	r3, r3, #7
   6b2d4:	tst	r3, #253	; 0xfd
   6b2d8:	beq	6b230 <fputs@plt+0x5a098>
   6b2dc:	mov	r0, fp
   6b2e0:	bl	18c38 <fputs@plt+0x7aa0>
   6b2e4:	b	6b230 <fputs@plt+0x5a098>
   6b2e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b2ec:	sub	sp, sp, #228	; 0xe4
   6b2f0:	str	r1, [sp, #44]	; 0x2c
   6b2f4:	mov	sl, r2
   6b2f8:	str	r3, [sp, #52]	; 0x34
   6b2fc:	mov	r3, #0
   6b300:	str	r3, [sp, #216]	; 0xd8
   6b304:	str	r3, [sp, #220]	; 0xdc
   6b308:	ldr	r8, [r0]
   6b30c:	ldr	r3, [r0, #68]	; 0x44
   6b310:	cmp	r3, #0
   6b314:	movne	r3, #0
   6b318:	strne	r3, [sp, #48]	; 0x30
   6b31c:	bne	6b33c <fputs@plt+0x5a1a4>
   6b320:	mov	r9, r0
   6b324:	ldrb	r3, [r8, #69]	; 0x45
   6b328:	str	r3, [sp, #56]	; 0x38
   6b32c:	cmp	r3, #0
   6b330:	movne	r3, #0
   6b334:	strne	r3, [sp, #48]	; 0x30
   6b338:	beq	6b38c <fputs@plt+0x5a1f4>
   6b33c:	ldr	r3, [sp, #220]	; 0xdc
   6b340:	cmp	r3, #0
   6b344:	ldrne	r2, [sp, #216]	; 0xd8
   6b348:	strne	r2, [r3, #496]	; 0x1f0
   6b34c:	movne	r3, #0
   6b350:	strne	r3, [sp, #220]	; 0xdc
   6b354:	ldr	r1, [sp, #48]	; 0x30
   6b358:	mov	r0, r8
   6b35c:	bl	1fc00 <fputs@plt+0xea68>
   6b360:	ldr	r1, [sp, #44]	; 0x2c
   6b364:	mov	r0, r8
   6b368:	bl	23a04 <fputs@plt+0x1286c>
   6b36c:	mov	r1, sl
   6b370:	mov	r0, r8
   6b374:	bl	23c38 <fputs@plt+0x12aa0>
   6b378:	ldr	r1, [sp, #52]	; 0x34
   6b37c:	mov	r0, r8
   6b380:	bl	23ba4 <fputs@plt+0x12a0c>
   6b384:	add	sp, sp, #228	; 0xe4
   6b388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b38c:	bl	6acac <fputs@plt+0x59b14>
   6b390:	subs	fp, r0, #0
   6b394:	beq	6ca10 <fputs@plt+0x5b878>
   6b398:	ldr	r1, [fp, #64]	; 0x40
   6b39c:	ldr	r0, [r9]
   6b3a0:	bl	19604 <fputs@plt+0x846c>
   6b3a4:	str	r0, [sp, #100]	; 0x64
   6b3a8:	add	r3, sp, #180	; 0xb4
   6b3ac:	str	r3, [sp]
   6b3b0:	mov	r3, sl
   6b3b4:	mov	r2, #110	; 0x6e
   6b3b8:	mov	r1, fp
   6b3bc:	mov	r0, r9
   6b3c0:	bl	198e0 <fputs@plt+0x8748>
   6b3c4:	str	r0, [sp, #104]	; 0x68
   6b3c8:	ldr	r3, [fp, #12]
   6b3cc:	str	r3, [sp, #108]	; 0x6c
   6b3d0:	mov	r1, fp
   6b3d4:	mov	r0, r9
   6b3d8:	bl	4f8c4 <fputs@plt+0x3e72c>
   6b3dc:	cmp	r0, #0
   6b3e0:	movne	r3, #0
   6b3e4:	strne	r3, [sp, #48]	; 0x30
   6b3e8:	bne	6b33c <fputs@plt+0x5a1a4>
   6b3ec:	ldr	r2, [sp, #180]	; 0xb4
   6b3f0:	mov	r1, fp
   6b3f4:	mov	r0, r9
   6b3f8:	bl	374c4 <fputs@plt+0x2632c>
   6b3fc:	subs	r3, r0, #0
   6b400:	str	r3, [sp, #96]	; 0x60
   6b404:	movne	r3, #0
   6b408:	strne	r3, [sp, #48]	; 0x30
   6b40c:	bne	6b33c <fputs@plt+0x5a1a4>
   6b410:	ldr	r3, [r9, #72]	; 0x48
   6b414:	str	r3, [sp, #116]	; 0x74
   6b418:	add	r2, r3, #1
   6b41c:	str	r2, [sp, #120]	; 0x78
   6b420:	str	r2, [r9, #72]	; 0x48
   6b424:	ldr	r2, [sp, #44]	; 0x2c
   6b428:	str	r3, [r2, #52]	; 0x34
   6b42c:	ldrb	r3, [fp, #42]	; 0x2a
   6b430:	tst	r3, #32
   6b434:	moveq	r3, #0
   6b438:	streq	r3, [sp, #64]	; 0x40
   6b43c:	bne	6b598 <fputs@plt+0x5a400>
   6b440:	ldr	r2, [fp, #8]
   6b444:	cmp	r2, #0
   6b448:	beq	6b5a8 <fputs@plt+0x5a410>
   6b44c:	ldr	r3, [sp, #116]	; 0x74
   6b450:	ldr	r4, [sp, #96]	; 0x60
   6b454:	mov	r0, r3
   6b458:	ldr	r1, [sp, #64]	; 0x40
   6b45c:	ldr	ip, [sp, #44]	; 0x2c
   6b460:	ldrb	r3, [r2, #55]	; 0x37
   6b464:	and	r3, r3, #3
   6b468:	cmp	r3, #2
   6b46c:	movne	r3, #0
   6b470:	moveq	r3, #1
   6b474:	cmp	r1, #0
   6b478:	moveq	r3, #0
   6b47c:	cmp	r3, #0
   6b480:	ldrne	r0, [r9, #72]	; 0x48
   6b484:	strne	r0, [ip, #52]	; 0x34
   6b488:	ldr	r3, [r9, #72]	; 0x48
   6b48c:	add	r3, r3, #1
   6b490:	str	r3, [r9, #72]	; 0x48
   6b494:	ldr	r2, [r2, #20]
   6b498:	add	r4, r4, #1
   6b49c:	cmp	r2, #0
   6b4a0:	bne	6b460 <fputs@plt+0x5a2c8>
   6b4a4:	str	r0, [sp, #112]	; 0x70
   6b4a8:	ldrsh	r3, [fp, #34]	; 0x22
   6b4ac:	add	r3, r3, r4
   6b4b0:	add	r2, r4, #2
   6b4b4:	add	r2, r2, r3, lsl #2
   6b4b8:	mov	r3, #0
   6b4bc:	mov	r0, r8
   6b4c0:	bl	13b5c <fputs@plt+0x29c4>
   6b4c4:	subs	r3, r0, #0
   6b4c8:	mov	r5, r3
   6b4cc:	str	r3, [sp, #48]	; 0x30
   6b4d0:	beq	6b33c <fputs@plt+0x5a1a4>
   6b4d4:	ldrsh	r3, [fp, #34]	; 0x22
   6b4d8:	add	r3, r5, r3, lsl #2
   6b4dc:	str	r3, [sp, #128]	; 0x80
   6b4e0:	add	r3, r3, r4, lsl #2
   6b4e4:	mov	r6, r3
   6b4e8:	str	r3, [sp, #124]	; 0x7c
   6b4ec:	add	r2, r4, #1
   6b4f0:	str	r2, [sp, #132]	; 0x84
   6b4f4:	mov	r1, #1
   6b4f8:	mov	r0, r3
   6b4fc:	bl	10f64 <memset@plt>
   6b500:	add	r4, r6, r4
   6b504:	mov	r3, #0
   6b508:	strb	r3, [r4, #1]
   6b50c:	ldrsh	r3, [fp, #34]	; 0x22
   6b510:	cmp	r3, #0
   6b514:	ble	6b538 <fputs@plt+0x5a3a0>
   6b518:	sub	r2, r5, #4
   6b51c:	ldr	r3, [sp, #96]	; 0x60
   6b520:	mvn	r0, #0
   6b524:	str	r0, [r2, #4]!
   6b528:	add	r3, r3, #1
   6b52c:	ldrsh	r1, [fp, #34]	; 0x22
   6b530:	cmp	r1, r3
   6b534:	bgt	6b524 <fputs@plt+0x5a38c>
   6b538:	mov	r2, #32
   6b53c:	mov	r1, #0
   6b540:	add	r0, sp, #184	; 0xb8
   6b544:	bl	10f64 <memset@plt>
   6b548:	str	r9, [sp, #184]	; 0xb8
   6b54c:	ldr	r3, [sp, #44]	; 0x2c
   6b550:	str	r3, [sp, #188]	; 0xbc
   6b554:	ldr	r3, [sl]
   6b558:	cmp	r3, #0
   6b55c:	ble	6b844 <fputs@plt+0x5a6ac>
   6b560:	ldr	r3, [sp, #100]	; 0x64
   6b564:	lsl	r3, r3, #4
   6b568:	str	r3, [sp, #80]	; 0x50
   6b56c:	ldr	r3, [sp, #56]	; 0x38
   6b570:	str	r3, [sp, #88]	; 0x58
   6b574:	ldr	r3, [sp, #96]	; 0x60
   6b578:	mov	r2, #0
   6b57c:	str	r2, [sp, #92]	; 0x5c
   6b580:	str	r8, [sp, #68]	; 0x44
   6b584:	mov	r8, fp
   6b588:	mov	fp, r3
   6b58c:	str	r9, [sp, #72]	; 0x48
   6b590:	mov	r9, sl
   6b594:	b	6b664 <fputs@plt+0x5a4cc>
   6b598:	mov	r0, fp
   6b59c:	bl	186b8 <fputs@plt+0x7520>
   6b5a0:	str	r0, [sp, #64]	; 0x40
   6b5a4:	b	6b440 <fputs@plt+0x5a2a8>
   6b5a8:	ldr	r3, [sp, #116]	; 0x74
   6b5ac:	str	r3, [sp, #112]	; 0x70
   6b5b0:	ldr	r4, [sp, #96]	; 0x60
   6b5b4:	b	6b4a8 <fputs@plt+0x5a310>
   6b5b8:	ldrsh	r3, [r8, #32]
   6b5bc:	cmp	r3, r4
   6b5c0:	beq	6b730 <fputs@plt+0x5a598>
   6b5c4:	ldr	r3, [sp, #64]	; 0x40
   6b5c8:	cmp	r3, #0
   6b5cc:	beq	6cac8 <fputs@plt+0x5b930>
   6b5d0:	ldr	r3, [sp, #40]	; 0x28
   6b5d4:	ldrb	r3, [r3, #15]
   6b5d8:	and	r3, r3, #1
   6b5dc:	ldr	r2, [sp, #56]	; 0x38
   6b5e0:	cmp	r3, #0
   6b5e4:	movne	r2, #1
   6b5e8:	str	r2, [sp, #56]	; 0x38
   6b5ec:	ldr	r3, [sp, #48]	; 0x30
   6b5f0:	ldr	r2, [sp, #32]
   6b5f4:	str	fp, [r3, r2, lsl #2]
   6b5f8:	ldrsh	r3, [r8, #34]	; 0x22
   6b5fc:	cmp	r3, r4
   6b600:	ble	6b760 <fputs@plt+0x5a5c8>
   6b604:	ldr	r2, [r8]
   6b608:	cmp	r4, #0
   6b60c:	ldrge	r3, [r8, #4]
   6b610:	ldrge	r1, [sp, #32]
   6b614:	ldrge	r3, [r3, r1, lsl #4]
   6b618:	ldrlt	r3, [pc, #3964]	; 6c59c <fputs@plt+0x5b404>
   6b61c:	ldr	r1, [sp, #68]	; 0x44
   6b620:	ldr	r1, [r1, #16]
   6b624:	ldr	r0, [sp, #80]	; 0x50
   6b628:	ldr	r1, [r1, r0]
   6b62c:	str	r1, [sp]
   6b630:	mov	r1, #23
   6b634:	ldr	r0, [sp, #72]	; 0x48
   6b638:	bl	3573c <fputs@plt+0x245a4>
   6b63c:	cmp	r0, #1
   6b640:	beq	6ca28 <fputs@plt+0x5b890>
   6b644:	cmp	r0, #2
   6b648:	ldreq	r3, [sp, #48]	; 0x30
   6b64c:	mvneq	r2, #0
   6b650:	streq	r2, [r3, r4, lsl #2]
   6b654:	add	fp, fp, #1
   6b658:	ldr	r3, [r9]
   6b65c:	cmp	r3, fp
   6b660:	ble	6b7b4 <fputs@plt+0x5a61c>
   6b664:	add	sl, fp, fp, lsl #2
   6b668:	lsl	r3, sl, #2
   6b66c:	mov	r5, r3
   6b670:	str	r3, [sp, #60]	; 0x3c
   6b674:	str	r3, [sp, #84]	; 0x54
   6b678:	ldr	r3, [r9, #4]
   6b67c:	ldr	r1, [r3, sl, lsl #2]
   6b680:	add	r0, sp, #184	; 0xb8
   6b684:	bl	35bc8 <fputs@plt+0x24a30>
   6b688:	subs	r4, r0, #0
   6b68c:	bne	6ca1c <fputs@plt+0x5b884>
   6b690:	ldrsh	r7, [r8, #34]	; 0x22
   6b694:	cmp	r7, #0
   6b698:	ble	6b6e8 <fputs@plt+0x5a550>
   6b69c:	ldr	r6, [r8, #4]
   6b6a0:	ldr	r3, [r9, #4]
   6b6a4:	str	r3, [sp, #76]	; 0x4c
   6b6a8:	mov	r2, r3
   6b6ac:	add	r3, r2, r5
   6b6b0:	ldr	r3, [r3, #4]
   6b6b4:	str	r3, [sp, #36]	; 0x24
   6b6b8:	mov	r5, r6
   6b6bc:	str	r4, [sp, #32]
   6b6c0:	str	r5, [sp, #40]	; 0x28
   6b6c4:	ldr	r1, [sp, #36]	; 0x24
   6b6c8:	ldr	r0, [r6, r4, lsl #4]
   6b6cc:	bl	13ec8 <fputs@plt+0x2d30>
   6b6d0:	cmp	r0, #0
   6b6d4:	beq	6b5b8 <fputs@plt+0x5a420>
   6b6d8:	add	r4, r4, #1
   6b6dc:	add	r5, r5, #16
   6b6e0:	cmp	r4, r7
   6b6e4:	bne	6b6bc <fputs@plt+0x5a524>
   6b6e8:	ldr	r3, [sp, #64]	; 0x40
   6b6ec:	cmp	r3, #0
   6b6f0:	bne	6b770 <fputs@plt+0x5a5d8>
   6b6f4:	ldr	r4, [r9, #4]
   6b6f8:	ldr	r3, [sp, #60]	; 0x3c
   6b6fc:	add	r3, r4, r3
   6b700:	ldr	r0, [r3, #4]
   6b704:	bl	180d0 <fputs@plt+0x6f38>
   6b708:	cmp	r0, #0
   6b70c:	beq	6b7a4 <fputs@plt+0x5a60c>
   6b710:	ldr	r3, [r4, sl, lsl #2]
   6b714:	str	r3, [sp, #92]	; 0x5c
   6b718:	ldr	r2, [r8]
   6b71c:	mov	r3, #1
   6b720:	str	r3, [sp, #88]	; 0x58
   6b724:	mvn	r4, #0
   6b728:	ldr	r3, [pc, #3692]	; 6c59c <fputs@plt+0x5b404>
   6b72c:	b	6b61c <fputs@plt+0x5a484>
   6b730:	ldr	r3, [sp, #76]	; 0x4c
   6b734:	ldr	r3, [r3, sl, lsl #2]
   6b738:	str	r3, [sp, #92]	; 0x5c
   6b73c:	ldr	r3, [sp, #48]	; 0x30
   6b740:	ldr	r2, [sp, #32]
   6b744:	str	fp, [r3, r2, lsl #2]
   6b748:	ldrsh	r3, [r8, #34]	; 0x22
   6b74c:	cmp	r3, r4
   6b750:	ble	6b6e8 <fputs@plt+0x5a550>
   6b754:	mov	r3, #1
   6b758:	str	r3, [sp, #88]	; 0x58
   6b75c:	b	6b604 <fputs@plt+0x5a46c>
   6b760:	ldr	r8, [sp, #68]	; 0x44
   6b764:	mov	sl, r9
   6b768:	ldr	r9, [sp, #72]	; 0x48
   6b76c:	b	6b77c <fputs@plt+0x5a5e4>
   6b770:	ldr	r8, [sp, #68]	; 0x44
   6b774:	mov	sl, r9
   6b778:	ldr	r9, [sp, #72]	; 0x48
   6b77c:	ldr	r3, [sl, #4]
   6b780:	ldr	r2, [sp, #84]	; 0x54
   6b784:	add	r3, r3, r2
   6b788:	ldr	r2, [r3, #4]
   6b78c:	ldr	r1, [pc, #3596]	; 6c5a0 <fputs@plt+0x5b408>
   6b790:	mov	r0, r9
   6b794:	bl	35674 <fputs@plt+0x244dc>
   6b798:	mov	r3, #1
   6b79c:	strb	r3, [r9, #17]
   6b7a0:	b	6b33c <fputs@plt+0x5a1a4>
   6b7a4:	ldr	r8, [sp, #68]	; 0x44
   6b7a8:	mov	sl, r9
   6b7ac:	ldr	r9, [sp, #72]	; 0x48
   6b7b0:	b	6b77c <fputs@plt+0x5a5e4>
   6b7b4:	mov	fp, r8
   6b7b8:	ldr	r8, [sp, #68]	; 0x44
   6b7bc:	mov	sl, r9
   6b7c0:	ldr	r9, [sp, #72]	; 0x48
   6b7c4:	ldr	r3, [sp, #56]	; 0x38
   6b7c8:	ldr	r2, [sp, #88]	; 0x58
   6b7cc:	add	r7, r3, r2
   6b7d0:	uxtb	r7, r7
   6b7d4:	ldrb	r2, [fp, #42]	; 0x2a
   6b7d8:	lsr	r2, r2, #4
   6b7dc:	uxtb	r2, r2
   6b7e0:	and	r2, r2, #1
   6b7e4:	mov	r3, #0
   6b7e8:	rsbs	r2, r2, #0
   6b7ec:	rsc	r3, r3, #0
   6b7f0:	ldr	r1, [sp, #44]	; 0x2c
   6b7f4:	strd	r2, [r1, #64]	; 0x40
   6b7f8:	mov	r3, r7
   6b7fc:	ldr	r6, [sp, #48]	; 0x30
   6b800:	mov	r2, r6
   6b804:	mov	r1, fp
   6b808:	mov	r0, r9
   6b80c:	bl	1925c <fputs@plt+0x80c4>
   6b810:	mov	r5, r0
   6b814:	str	r0, [sp, #84]	; 0x54
   6b818:	ldr	r3, [fp, #8]
   6b81c:	cmp	r3, #0
   6b820:	beq	6b91c <fputs@plt+0x5a784>
   6b824:	ldr	r2, [sp, #128]	; 0x80
   6b828:	sub	ip, r2, #4
   6b82c:	ldr	r2, [sp, #124]	; 0x7c
   6b830:	add	r0, r2, #1
   6b834:	mov	r4, #0
   6b838:	str	r8, [sp, #32]
   6b83c:	ldr	r8, [sp, #64]	; 0x40
   6b840:	b	6b880 <fputs@plt+0x5a6e8>
   6b844:	ldr	r3, [sp, #56]	; 0x38
   6b848:	str	r3, [sp, #88]	; 0x58
   6b84c:	mov	r3, #0
   6b850:	str	r3, [sp, #92]	; 0x5c
   6b854:	b	6b7c4 <fputs@plt+0x5a62c>
   6b858:	ldr	r2, [r9, #76]	; 0x4c
   6b85c:	add	r2, r2, #1
   6b860:	str	r2, [r9, #76]	; 0x4c
   6b864:	cmp	r2, #0
   6b868:	beq	6b90c <fputs@plt+0x5a774>
   6b86c:	str	r2, [ip, #4]!
   6b870:	ldr	r3, [r3, #20]
   6b874:	add	r0, r0, #1
   6b878:	cmp	r3, #0
   6b87c:	beq	6b918 <fputs@plt+0x5a780>
   6b880:	cmp	r5, #0
   6b884:	cmpeq	r7, #0
   6b888:	bne	6b858 <fputs@plt+0x5a6c0>
   6b88c:	ldr	r1, [r3, #36]	; 0x24
   6b890:	cmp	r8, r3
   6b894:	movne	r2, #0
   6b898:	moveq	r2, #1
   6b89c:	cmp	r1, #0
   6b8a0:	orrne	r2, r2, #1
   6b8a4:	cmp	r2, #0
   6b8a8:	bne	6b858 <fputs@plt+0x5a6c0>
   6b8ac:	ldrh	lr, [r3, #50]	; 0x32
   6b8b0:	cmp	lr, #0
   6b8b4:	ble	6b90c <fputs@plt+0x5a774>
   6b8b8:	ldr	r2, [r3, #4]
   6b8bc:	ldrsh	r1, [r2]
   6b8c0:	cmp	r1, #0
   6b8c4:	blt	6b8fc <fputs@plt+0x5a764>
   6b8c8:	ldr	r1, [r6, r1, lsl #2]
   6b8cc:	cmp	r1, #0
   6b8d0:	addlt	r1, r2, #2
   6b8d4:	addlt	r2, r2, lr, lsl #1
   6b8d8:	bge	6b8fc <fputs@plt+0x5a764>
   6b8dc:	cmp	r2, r1
   6b8e0:	beq	6b90c <fputs@plt+0x5a774>
   6b8e4:	ldrsh	lr, [r1], #2
   6b8e8:	cmp	lr, #0
   6b8ec:	blt	6b8fc <fputs@plt+0x5a764>
   6b8f0:	ldr	lr, [r6, lr, lsl #2]
   6b8f4:	cmp	lr, #0
   6b8f8:	blt	6b8dc <fputs@plt+0x5a744>
   6b8fc:	ldr	r2, [r9, #76]	; 0x4c
   6b900:	add	r2, r2, #1
   6b904:	str	r2, [r9, #76]	; 0x4c
   6b908:	b	6b864 <fputs@plt+0x5a6cc>
   6b90c:	strb	r4, [r0]
   6b910:	ldr	r2, [sp, #96]	; 0x60
   6b914:	b	6b86c <fputs@plt+0x5a6d4>
   6b918:	ldr	r8, [sp, #32]
   6b91c:	mov	r0, r9
   6b920:	bl	2afc0 <fputs@plt+0x19e28>
   6b924:	subs	r3, r0, #0
   6b928:	str	r3, [sp, #32]
   6b92c:	beq	6b33c <fputs@plt+0x5a1a4>
   6b930:	ldrb	r3, [r9, #18]
   6b934:	cmp	r3, #0
   6b938:	moveq	r2, r0
   6b93c:	moveq	r3, r2
   6b940:	ldrbeq	r3, [r3, #89]	; 0x59
   6b944:	orreq	r3, r3, #4
   6b948:	strbeq	r3, [r2, #89]	; 0x59
   6b94c:	ldr	r2, [sp, #100]	; 0x64
   6b950:	mov	r1, #1
   6b954:	mov	r0, r9
   6b958:	bl	52af4 <fputs@plt+0x4195c>
   6b95c:	ldrb	r3, [fp, #42]	; 0x2a
   6b960:	tst	r3, #16
   6b964:	bne	6bbc0 <fputs@plt+0x5aa28>
   6b968:	ldr	r1, [r9, #76]	; 0x4c
   6b96c:	add	r3, r1, #1
   6b970:	str	r3, [sp, #40]	; 0x28
   6b974:	add	r2, r1, #2
   6b978:	str	r2, [r9, #76]	; 0x4c
   6b97c:	ldr	r3, [sp, #104]	; 0x68
   6b980:	adds	r0, r3, #0
   6b984:	movne	r0, #1
   6b988:	ldr	r3, [sp, #84]	; 0x54
   6b98c:	adds	r3, r3, #0
   6b990:	movne	r3, #1
   6b994:	ldr	ip, [sp, #56]	; 0x38
   6b998:	cmp	ip, #0
   6b99c:	moveq	ip, r3
   6b9a0:	orrne	ip, r3, #1
   6b9a4:	orrs	ip, r0, ip
   6b9a8:	addne	r1, r1, #3
   6b9ac:	strne	r1, [sp, #96]	; 0x60
   6b9b0:	ldrshne	r1, [fp, #34]	; 0x22
   6b9b4:	addne	r1, r1, r2
   6b9b8:	strne	r1, [r9, #76]	; 0x4c
   6b9bc:	orr	r3, r3, r0
   6b9c0:	cmp	r7, #0
   6b9c4:	orrne	r3, r3, #1
   6b9c8:	cmp	r3, #0
   6b9cc:	ldrne	r3, [r9, #76]	; 0x4c
   6b9d0:	addne	r3, r3, #1
   6b9d4:	strne	r3, [sp, #68]	; 0x44
   6b9d8:	strne	r3, [r9, #76]	; 0x4c
   6b9dc:	streq	r2, [sp, #68]	; 0x44
   6b9e0:	ldr	r1, [r9, #76]	; 0x4c
   6b9e4:	add	r3, r1, #1
   6b9e8:	str	r3, [sp, #140]	; 0x8c
   6b9ec:	ldrsh	r3, [fp, #34]	; 0x22
   6b9f0:	add	r3, r3, r1
   6b9f4:	str	r3, [r9, #76]	; 0x4c
   6b9f8:	ldr	r3, [sp, #96]	; 0x60
   6b9fc:	str	r3, [sp, #144]	; 0x90
   6ba00:	str	r2, [sp, #96]	; 0x60
   6ba04:	ldr	r3, [sp, #108]	; 0x6c
   6ba08:	cmp	r3, #0
   6ba0c:	beq	6ba38 <fputs@plt+0x5a8a0>
   6ba10:	ldr	r3, [fp]
   6ba14:	str	r9, [sp, #220]	; 0xdc
   6ba18:	ldr	r2, [r9, #496]	; 0x1f0
   6ba1c:	str	r2, [sp, #216]	; 0xd8
   6ba20:	str	r3, [r9, #496]	; 0x1f0
   6ba24:	ldr	r3, [sp, #112]	; 0x70
   6ba28:	ldr	r2, [sp, #52]	; 0x34
   6ba2c:	mov	r1, fp
   6ba30:	mov	r0, r9
   6ba34:	bl	5eb70 <fputs@plt+0x4d9d8>
   6ba38:	ldr	r1, [sp, #52]	; 0x34
   6ba3c:	add	r0, sp, #184	; 0xb8
   6ba40:	bl	35bc8 <fputs@plt+0x24a30>
   6ba44:	subs	r3, r0, #0
   6ba48:	str	r3, [sp, #36]	; 0x24
   6ba4c:	bne	6b33c <fputs@plt+0x5a1a4>
   6ba50:	ldrb	r3, [fp, #42]	; 0x2a
   6ba54:	tst	r3, #16
   6ba58:	bne	6bbd8 <fputs@plt+0x5aa40>
   6ba5c:	tst	r3, #32
   6ba60:	bne	6bf1c <fputs@plt+0x5ad84>
   6ba64:	ldr	r5, [sp, #96]	; 0x60
   6ba68:	str	r5, [sp]
   6ba6c:	ldr	r3, [sp, #40]	; 0x28
   6ba70:	mov	r2, #0
   6ba74:	mov	r1, #25
   6ba78:	ldr	r0, [sp, #32]
   6ba7c:	bl	2af28 <fputs@plt+0x19d90>
   6ba80:	ldr	r3, [sp, #120]	; 0x78
   6ba84:	str	r3, [sp, #8]
   6ba88:	mov	r3, #4
   6ba8c:	str	r3, [sp, #4]
   6ba90:	mov	r3, #0
   6ba94:	str	r3, [sp]
   6ba98:	ldr	r2, [sp, #52]	; 0x34
   6ba9c:	ldr	r1, [sp, #44]	; 0x2c
   6baa0:	mov	r0, r9
   6baa4:	bl	53158 <fputs@plt+0x41fc0>
   6baa8:	subs	r4, r0, #0
   6baac:	beq	6b33c <fputs@plt+0x5a1a4>
   6bab0:	mov	r2, r4
   6bab4:	add	r3, sp, #172	; 0xac
   6bab8:	ldr	r0, [r2, #60]!	; 0x3c
   6babc:	ldr	r1, [r2, #4]
   6bac0:	stmia	r3!, {r0, r1}
   6bac4:	ldrb	r3, [r4, #40]	; 0x28
   6bac8:	mov	r6, r3
   6bacc:	str	r3, [sp, #72]	; 0x48
   6bad0:	mov	r3, r5
   6bad4:	ldr	r2, [sp, #112]	; 0x70
   6bad8:	mov	r1, #103	; 0x67
   6badc:	ldr	r0, [sp, #32]
   6bae0:	bl	2b55c <fputs@plt+0x1a3c4>
   6bae4:	cmp	r6, #0
   6bae8:	beq	6bf04 <fputs@plt+0x5ad6c>
   6baec:	mov	r0, r4
   6baf0:	bl	2bbc8 <fputs@plt+0x1aa30>
   6baf4:	ldr	r3, [sp, #36]	; 0x24
   6baf8:	str	r3, [sp, #60]	; 0x3c
   6bafc:	str	r3, [sp, #80]	; 0x50
   6bb00:	str	r3, [sp, #76]	; 0x4c
   6bb04:	ldr	r3, [r8, #24]
   6bb08:	ands	r3, r3, #128	; 0x80
   6bb0c:	str	r3, [sp, #136]	; 0x88
   6bb10:	beq	6bb28 <fputs@plt+0x5a990>
   6bb14:	ldr	r3, [r9, #420]	; 0x1a4
   6bb18:	cmp	r3, #0
   6bb1c:	ldrne	r3, [sp, #36]	; 0x24
   6bb20:	strne	r3, [sp, #136]	; 0x88
   6bb24:	beq	6c0b0 <fputs@plt+0x5af18>
   6bb28:	ldr	r0, [sp, #32]
   6bb2c:	bl	2ae08 <fputs@plt+0x19c70>
   6bb30:	str	r0, [sp, #100]	; 0x64
   6bb34:	ldr	r3, [sp, #108]	; 0x6c
   6bb38:	cmp	r3, #0
   6bb3c:	beq	6c0d4 <fputs@plt+0x5af3c>
   6bb40:	ldr	r3, [sp, #72]	; 0x48
   6bb44:	cmp	r3, #0
   6bb48:	bne	6c1c8 <fputs@plt+0x5b030>
   6bb4c:	ldr	r3, [sp, #64]	; 0x40
   6bb50:	cmp	r3, #0
   6bb54:	beq	6c2a4 <fputs@plt+0x5b10c>
   6bb58:	ldr	r4, [sp, #32]
   6bb5c:	mov	r0, r4
   6bb60:	bl	2ae08 <fputs@plt+0x19c70>
   6bb64:	str	r0, [sp, #40]	; 0x28
   6bb68:	ldr	r3, [sp, #100]	; 0x64
   6bb6c:	ldr	r6, [sp, #76]	; 0x4c
   6bb70:	mov	r2, r6
   6bb74:	mov	r1, #108	; 0x6c
   6bb78:	mov	r0, r4
   6bb7c:	bl	2b55c <fputs@plt+0x1a3c4>
   6bb80:	ldr	r5, [sp, #60]	; 0x3c
   6bb84:	mov	r3, r5
   6bb88:	mov	r2, r6
   6bb8c:	mov	r1, #101	; 0x65
   6bb90:	mov	r0, r4
   6bb94:	bl	2b55c <fputs@plt+0x1a3c4>
   6bb98:	str	r0, [sp, #132]	; 0x84
   6bb9c:	mov	r3, #0
   6bba0:	str	r3, [sp, #4]
   6bba4:	str	r5, [sp]
   6bba8:	ldr	r3, [sp, #40]	; 0x28
   6bbac:	ldr	r2, [sp, #112]	; 0x70
   6bbb0:	mov	r1, #68	; 0x44
   6bbb4:	mov	r0, r4
   6bbb8:	bl	2b01c <fputs@plt+0x19e84>
   6bbbc:	b	6c1fc <fputs@plt+0x5b064>
   6bbc0:	ldr	r3, [sp, #96]	; 0x60
   6bbc4:	str	r3, [sp, #40]	; 0x28
   6bbc8:	str	r3, [sp, #144]	; 0x90
   6bbcc:	str	r3, [sp, #140]	; 0x8c
   6bbd0:	str	r3, [sp, #68]	; 0x44
   6bbd4:	b	6ba04 <fputs@plt+0x5a86c>
   6bbd8:	ldr	r3, [r9, #8]
   6bbdc:	mov	r4, r3
   6bbe0:	str	r3, [sp, #32]
   6bbe4:	mov	r1, fp
   6bbe8:	ldr	r0, [r9]
   6bbec:	bl	19990 <fputs@plt+0x87f8>
   6bbf0:	str	r0, [sp, #68]	; 0x44
   6bbf4:	ldrsh	r7, [fp, #34]	; 0x22
   6bbf8:	add	r7, r7, #2
   6bbfc:	ldr	r6, [sp, #44]	; 0x2c
   6bc00:	ldr	r3, [r6, #52]	; 0x34
   6bc04:	str	r3, [sp, #56]	; 0x38
   6bc08:	ldr	r3, [r9, #72]	; 0x48
   6bc0c:	mov	r2, r3
   6bc10:	str	r3, [sp, #40]	; 0x28
   6bc14:	add	r3, r3, #1
   6bc18:	str	r3, [r9, #72]	; 0x48
   6bc1c:	mov	r3, r7
   6bc20:	mov	r1, #57	; 0x39
   6bc24:	mov	r0, r4
   6bc28:	bl	2b55c <fputs@plt+0x1a3c4>
   6bc2c:	str	r0, [sp, #80]	; 0x50
   6bc30:	ldr	r5, [r9, #76]	; 0x4c
   6bc34:	add	r1, r7, r5
   6bc38:	str	r1, [sp, #84]	; 0x54
   6bc3c:	add	r1, r1, #2
   6bc40:	str	r1, [sp, #72]	; 0x48
   6bc44:	str	r1, [r9, #76]	; 0x4c
   6bc48:	mov	r3, #0
   6bc4c:	str	r3, [sp, #8]
   6bc50:	mov	r2, #4
   6bc54:	str	r2, [sp, #4]
   6bc58:	str	r3, [sp]
   6bc5c:	ldr	r2, [sp, #52]	; 0x34
   6bc60:	mov	r1, r6
   6bc64:	mov	r0, r9
   6bc68:	bl	53158 <fputs@plt+0x41fc0>
   6bc6c:	subs	r1, r0, #0
   6bc70:	str	r1, [sp, #60]	; 0x3c
   6bc74:	beq	6b33c <fputs@plt+0x5a1a4>
   6bc78:	add	r6, r5, #1
   6bc7c:	mov	r3, r6
   6bc80:	ldr	r2, [sp, #56]	; 0x38
   6bc84:	mov	r1, #103	; 0x67
   6bc88:	mov	r0, r4
   6bc8c:	bl	2b55c <fputs@plt+0x1a3c4>
   6bc90:	ldr	r3, [sp, #92]	; 0x5c
   6bc94:	cmp	r3, #0
   6bc98:	beq	6bcd4 <fputs@plt+0x5ab3c>
   6bc9c:	add	r2, r5, #2
   6bca0:	mov	r1, r3
   6bca4:	mov	r0, r9
   6bca8:	bl	5ae58 <fputs@plt+0x49cc0>
   6bcac:	ldrsh	r3, [fp, #34]	; 0x22
   6bcb0:	cmp	r3, #0
   6bcb4:	ble	6bd54 <fputs@plt+0x5abbc>
   6bcb8:	ldr	r3, [sp, #48]	; 0x30
   6bcbc:	sub	r3, r3, #4
   6bcc0:	str	r3, [sp, #76]	; 0x4c
   6bcc4:	add	r4, r5, #3
   6bcc8:	ldr	r3, [sp, #36]	; 0x24
   6bccc:	str	r3, [sp, #64]	; 0x40
   6bcd0:	b	6bd24 <fputs@plt+0x5ab8c>
   6bcd4:	add	r3, r5, #2
   6bcd8:	ldr	r2, [sp, #56]	; 0x38
   6bcdc:	mov	r1, #103	; 0x67
   6bce0:	ldr	r0, [sp, #32]
   6bce4:	bl	2b55c <fputs@plt+0x1a3c4>
   6bce8:	b	6bcac <fputs@plt+0x5ab14>
   6bcec:	str	r4, [sp]
   6bcf0:	ldr	r3, [sp, #64]	; 0x40
   6bcf4:	ldr	r2, [sp, #56]	; 0x38
   6bcf8:	mov	r1, #153	; 0x99
   6bcfc:	ldr	r0, [sp, #32]
   6bd00:	bl	2af28 <fputs@plt+0x19d90>
   6bd04:	ldr	r3, [sp, #64]	; 0x40
   6bd08:	add	r3, r3, #1
   6bd0c:	mov	r2, r3
   6bd10:	str	r3, [sp, #64]	; 0x40
   6bd14:	add	r4, r4, #1
   6bd18:	ldrsh	r3, [fp, #34]	; 0x22
   6bd1c:	cmp	r2, r3
   6bd20:	bge	6bd54 <fputs@plt+0x5abbc>
   6bd24:	ldr	r2, [sp, #76]	; 0x4c
   6bd28:	ldr	r3, [r2, #4]!
   6bd2c:	str	r2, [sp, #76]	; 0x4c
   6bd30:	cmp	r3, #0
   6bd34:	blt	6bcec <fputs@plt+0x5ab54>
   6bd38:	ldr	r1, [sl, #4]
   6bd3c:	add	r3, r3, r3, lsl #2
   6bd40:	mov	r2, r4
   6bd44:	ldr	r1, [r1, r3, lsl #2]
   6bd48:	mov	r0, r9
   6bd4c:	bl	5ae58 <fputs@plt+0x49cc0>
   6bd50:	b	6bd04 <fputs@plt+0x5ab6c>
   6bd54:	ldr	ip, [sp, #60]	; 0x3c
   6bd58:	mov	r2, ip
   6bd5c:	add	r3, sp, #164	; 0xa4
   6bd60:	ldr	r0, [r2, #60]!	; 0x3c
   6bd64:	ldr	r1, [r2, #4]
   6bd68:	stmia	r3!, {r0, r1}
   6bd6c:	ldrb	r3, [ip, #40]	; 0x28
   6bd70:	cmp	r3, #0
   6bd74:	beq	6bdf8 <fputs@plt+0x5ac60>
   6bd78:	ldr	r1, [sp, #80]	; 0x50
   6bd7c:	ldr	r0, [sp, #32]
   6bd80:	bl	23490 <fputs@plt+0x122f8>
   6bd84:	ldr	r3, [r9, #416]	; 0x1a0
   6bd88:	cmp	r3, #0
   6bd8c:	strbeq	r3, [r9, #20]
   6bd90:	mov	r1, fp
   6bd94:	mov	r0, r9
   6bd98:	bl	40340 <fputs@plt+0x2f1a8>
   6bd9c:	mvn	r3, #9
   6bda0:	str	r3, [sp, #8]
   6bda4:	ldr	r3, [sp, #68]	; 0x44
   6bda8:	str	r3, [sp, #4]
   6bdac:	str	r6, [sp]
   6bdb0:	mov	r3, r7
   6bdb4:	mov	r2, #0
   6bdb8:	mov	r1, #12
   6bdbc:	ldr	r4, [sp, #32]
   6bdc0:	mov	r0, r4
   6bdc4:	bl	2b058 <fputs@plt+0x19ec0>
   6bdc8:	ldr	r3, [sp, #264]	; 0x108
   6bdcc:	cmp	r3, #10
   6bdd0:	moveq	r3, #2
   6bdd4:	str	r3, [sp, #264]	; 0x108
   6bdd8:	ldrb	r1, [sp, #264]	; 0x108
   6bddc:	mov	r0, r4
   6bde0:	bl	17154 <fputs@plt+0x5fbc>
   6bde4:	mov	r0, r9
   6bde8:	bl	18c38 <fputs@plt+0x7aa0>
   6bdec:	ldr	r0, [sp, #60]	; 0x3c
   6bdf0:	bl	2bbc8 <fputs@plt+0x1aa30>
   6bdf4:	b	6b33c <fputs@plt+0x5a1a4>
   6bdf8:	ldr	r3, [sp, #84]	; 0x54
   6bdfc:	add	r4, r3, #1
   6be00:	str	r4, [sp]
   6be04:	mov	r3, r7
   6be08:	mov	r2, r6
   6be0c:	mov	r1, #49	; 0x31
   6be10:	ldr	r0, [sp, #32]
   6be14:	bl	2af28 <fputs@plt+0x19d90>
   6be18:	ldr	r3, [sp, #72]	; 0x48
   6be1c:	ldr	r2, [sp, #40]	; 0x28
   6be20:	mov	r1, #74	; 0x4a
   6be24:	ldr	r0, [sp, #32]
   6be28:	bl	2b55c <fputs@plt+0x1a3c4>
   6be2c:	ldr	r3, [sp, #72]	; 0x48
   6be30:	str	r3, [sp]
   6be34:	mov	r3, r4
   6be38:	ldr	r2, [sp, #40]	; 0x28
   6be3c:	mov	r1, #75	; 0x4b
   6be40:	ldr	r4, [sp, #32]
   6be44:	mov	r0, r4
   6be48:	bl	2af28 <fputs@plt+0x19d90>
   6be4c:	ldr	r0, [sp, #60]	; 0x3c
   6be50:	bl	2bbc8 <fputs@plt+0x1aa30>
   6be54:	ldr	r2, [sp, #40]	; 0x28
   6be58:	mov	r1, #108	; 0x6c
   6be5c:	mov	r0, r4
   6be60:	bl	2b4f0 <fputs@plt+0x1a358>
   6be64:	str	r0, [sp, #56]	; 0x38
   6be68:	cmp	r7, #0
   6be6c:	ble	6beac <fputs@plt+0x5ad14>
   6be70:	add	r4, r5, #1
   6be74:	mov	r5, #47	; 0x2f
   6be78:	str	r8, [sp, #60]	; 0x3c
   6be7c:	ldr	r8, [sp, #36]	; 0x24
   6be80:	add	r3, r4, r8
   6be84:	str	r3, [sp]
   6be88:	mov	r3, r8
   6be8c:	ldr	r2, [sp, #40]	; 0x28
   6be90:	mov	r1, r5
   6be94:	ldr	r0, [sp, #32]
   6be98:	bl	2af28 <fputs@plt+0x19d90>
   6be9c:	add	r8, r8, #1
   6bea0:	cmp	r7, r8
   6bea4:	bgt	6be80 <fputs@plt+0x5ace8>
   6bea8:	ldr	r8, [sp, #60]	; 0x3c
   6beac:	mov	r1, fp
   6beb0:	mov	r0, r9
   6beb4:	bl	40340 <fputs@plt+0x2f1a8>
   6beb8:	mvn	r3, #9
   6bebc:	str	r3, [sp, #8]
   6bec0:	ldr	r3, [sp, #68]	; 0x44
   6bec4:	str	r3, [sp, #4]
   6bec8:	str	r6, [sp]
   6becc:	mov	r3, r7
   6bed0:	mov	r2, #0
   6bed4:	mov	r1, #12
   6bed8:	ldr	r0, [sp, #32]
   6bedc:	bl	2b058 <fputs@plt+0x19ec0>
   6bee0:	ldr	r3, [sp, #264]	; 0x108
   6bee4:	cmp	r3, #10
   6bee8:	bne	6ca34 <fputs@plt+0x5b89c>
   6beec:	mov	r1, #2
   6bef0:	ldr	r0, [sp, #32]
   6bef4:	bl	17154 <fputs@plt+0x5fbc>
   6bef8:	mov	r0, r9
   6befc:	bl	18c38 <fputs@plt+0x7aa0>
   6bf00:	b	6ca48 <fputs@plt+0x5b8b0>
   6bf04:	ldr	r3, [sp, #96]	; 0x60
   6bf08:	ldr	r2, [sp, #40]	; 0x28
   6bf0c:	mov	r1, #129	; 0x81
   6bf10:	ldr	r0, [sp, #32]
   6bf14:	bl	2b55c <fputs@plt+0x1a3c4>
   6bf18:	b	6baec <fputs@plt+0x5a954>
   6bf1c:	ldr	r4, [sp, #64]	; 0x40
   6bf20:	ldrsh	r6, [r4, #50]	; 0x32
   6bf24:	ldr	r3, [r9, #76]	; 0x4c
   6bf28:	add	r2, r3, #1
   6bf2c:	mov	r5, r2
   6bf30:	str	r2, [sp, #60]	; 0x3c
   6bf34:	str	r6, [sp, #80]	; 0x50
   6bf38:	add	r3, r3, r6
   6bf3c:	add	r3, r3, #1
   6bf40:	str	r3, [sp, #136]	; 0x88
   6bf44:	str	r3, [r9, #76]	; 0x4c
   6bf48:	ldr	r3, [r9, #72]	; 0x48
   6bf4c:	str	r3, [sp, #76]	; 0x4c
   6bf50:	add	r3, r3, #1
   6bf54:	str	r3, [r9, #72]	; 0x48
   6bf58:	mov	r3, r2
   6bf5c:	mov	r2, #0
   6bf60:	mov	r1, #25
   6bf64:	ldr	r0, [sp, #32]
   6bf68:	bl	2b55c <fputs@plt+0x1a3c4>
   6bf6c:	mov	r3, r6
   6bf70:	ldr	r2, [sp, #76]	; 0x4c
   6bf74:	mov	r1, #57	; 0x39
   6bf78:	ldr	r0, [sp, #32]
   6bf7c:	bl	2b55c <fputs@plt+0x1a3c4>
   6bf80:	str	r0, [sp, #148]	; 0x94
   6bf84:	str	r4, [sp, #64]	; 0x40
   6bf88:	mov	r1, r4
   6bf8c:	mov	r0, r9
   6bf90:	bl	37c58 <fputs@plt+0x26ac0>
   6bf94:	ldr	r2, [sp, #120]	; 0x78
   6bf98:	str	r2, [sp, #8]
   6bf9c:	mov	r3, #4
   6bfa0:	str	r3, [sp, #4]
   6bfa4:	mov	r3, #0
   6bfa8:	str	r3, [sp]
   6bfac:	ldr	r2, [sp, #52]	; 0x34
   6bfb0:	ldr	r1, [sp, #44]	; 0x2c
   6bfb4:	mov	r0, r9
   6bfb8:	bl	53158 <fputs@plt+0x41fc0>
   6bfbc:	subs	r2, r0, #0
   6bfc0:	mov	ip, r2
   6bfc4:	str	r2, [sp, #152]	; 0x98
   6bfc8:	beq	6b33c <fputs@plt+0x5a1a4>
   6bfcc:	add	r3, sp, #172	; 0xac
   6bfd0:	ldr	r0, [r2, #60]!	; 0x3c
   6bfd4:	ldr	r1, [r2, #4]
   6bfd8:	stmia	r3!, {r0, r1}
   6bfdc:	ldrb	r2, [ip, #40]	; 0x28
   6bfe0:	str	r2, [sp, #72]	; 0x48
   6bfe4:	cmp	r6, #0
   6bfe8:	ble	6c034 <fputs@plt+0x5ae9c>
   6bfec:	lsl	r2, r6, #1
   6bff0:	str	r2, [sp, #100]	; 0x64
   6bff4:	mov	r4, #0
   6bff8:	str	r6, [sp, #156]	; 0x9c
   6bffc:	ldr	r6, [sp, #64]	; 0x40
   6c000:	ldr	r3, [r6, #4]
   6c004:	ldrsh	r3, [r3, r4]
   6c008:	str	r5, [sp]
   6c00c:	ldr	r2, [sp, #112]	; 0x70
   6c010:	mov	r1, fp
   6c014:	ldr	r0, [sp, #32]
   6c018:	bl	3df5c <fputs@plt+0x2cdc4>
   6c01c:	add	r4, r4, #2
   6c020:	add	r5, r5, #1
   6c024:	ldr	r3, [sp, #100]	; 0x64
   6c028:	cmp	r4, r3
   6c02c:	bne	6c000 <fputs@plt+0x5ae68>
   6c030:	ldr	r6, [sp, #156]	; 0x9c
   6c034:	ldr	r3, [sp, #72]	; 0x48
   6c038:	cmp	r3, #0
   6c03c:	beq	6c058 <fputs@plt+0x5aec0>
   6c040:	ldr	r1, [sp, #148]	; 0x94
   6c044:	ldr	r0, [sp, #32]
   6c048:	bl	23490 <fputs@plt+0x122f8>
   6c04c:	ldr	r0, [sp, #152]	; 0x98
   6c050:	bl	2bbc8 <fputs@plt+0x1aa30>
   6c054:	b	6bb04 <fputs@plt+0x5a96c>
   6c058:	ldr	r1, [sp, #64]	; 0x40
   6c05c:	mov	r0, r8
   6c060:	bl	193a8 <fputs@plt+0x8210>
   6c064:	str	r6, [sp, #8]
   6c068:	str	r0, [sp, #4]
   6c06c:	ldr	r4, [sp, #136]	; 0x88
   6c070:	str	r4, [sp]
   6c074:	mov	r3, r6
   6c078:	ldr	r2, [sp, #60]	; 0x3c
   6c07c:	mov	r1, #49	; 0x31
   6c080:	ldr	r5, [sp, #32]
   6c084:	mov	r0, r5
   6c088:	bl	2b058 <fputs@plt+0x19ec0>
   6c08c:	mov	r3, r4
   6c090:	ldr	r2, [sp, #76]	; 0x4c
   6c094:	mov	r1, #110	; 0x6e
   6c098:	mov	r0, r5
   6c09c:	bl	2b55c <fputs@plt+0x1a3c4>
   6c0a0:	str	r4, [sp, #60]	; 0x3c
   6c0a4:	ldr	r3, [sp, #72]	; 0x48
   6c0a8:	str	r3, [sp, #80]	; 0x50
   6c0ac:	b	6c04c <fputs@plt+0x5aeb4>
   6c0b0:	ldr	r3, [r9, #76]	; 0x4c
   6c0b4:	add	r3, r3, #1
   6c0b8:	str	r3, [sp, #136]	; 0x88
   6c0bc:	str	r3, [r9, #76]	; 0x4c
   6c0c0:	mov	r2, #0
   6c0c4:	mov	r1, #22
   6c0c8:	ldr	r0, [sp, #32]
   6c0cc:	bl	2b55c <fputs@plt+0x1a3c4>
   6c0d0:	b	6bb28 <fputs@plt+0x5a990>
   6c0d4:	ldr	r3, [sp, #264]	; 0x108
   6c0d8:	cmp	r3, #5
   6c0dc:	beq	6c10c <fputs@plt+0x5af74>
   6c0e0:	ldr	r3, [fp, #8]
   6c0e4:	cmp	r3, #0
   6c0e8:	beq	6c11c <fputs@plt+0x5af84>
   6c0ec:	ldrb	r2, [r3, #54]	; 0x36
   6c0f0:	cmp	r2, #5
   6c0f4:	bne	6c294 <fputs@plt+0x5b0fc>
   6c0f8:	ldr	r2, [sp, #132]	; 0x84
   6c0fc:	mov	r1, #1
   6c100:	ldr	r0, [sp, #124]	; 0x7c
   6c104:	bl	10f64 <memset@plt>
   6c108:	b	6c11c <fputs@plt+0x5af84>
   6c10c:	ldr	r2, [sp, #132]	; 0x84
   6c110:	mov	r1, #1
   6c114:	ldr	r0, [sp, #124]	; 0x7c
   6c118:	bl	10f64 <memset@plt>
   6c11c:	ldr	r3, [sp, #72]	; 0x48
   6c120:	cmp	r3, #0
   6c124:	beq	6cae4 <fputs@plt+0x5b94c>
   6c128:	ldr	r3, [sp, #172]	; 0xac
   6c12c:	cmp	r3, #0
   6c130:	ldrge	r2, [sp, #116]	; 0x74
   6c134:	subge	r3, r3, r2
   6c138:	movge	r2, #0
   6c13c:	ldrge	r1, [sp, #124]	; 0x7c
   6c140:	strbge	r2, [r1, r3]
   6c144:	ldr	r3, [sp, #176]	; 0xb0
   6c148:	cmp	r3, #0
   6c14c:	blt	6c164 <fputs@plt+0x5afcc>
   6c150:	ldr	r2, [sp, #116]	; 0x74
   6c154:	sub	r3, r3, r2
   6c158:	mov	r2, #0
   6c15c:	ldr	r1, [sp, #124]	; 0x7c
   6c160:	strb	r2, [r1, r3]
   6c164:	mov	r3, #0
   6c168:	str	r3, [sp, #12]
   6c16c:	str	r3, [sp, #8]
   6c170:	ldr	r4, [sp, #124]	; 0x7c
   6c174:	str	r4, [sp, #4]
   6c178:	ldr	r5, [sp, #116]	; 0x74
   6c17c:	str	r5, [sp]
   6c180:	mov	r2, #55	; 0x37
   6c184:	mov	r1, fp
   6c188:	mov	r0, r9
   6c18c:	bl	37e08 <fputs@plt+0x26c70>
   6c190:	ldr	r3, [sp, #112]	; 0x70
   6c194:	sub	r3, r3, r5
   6c198:	ldrb	r3, [r4, r3]
   6c19c:	cmp	r3, #0
   6c1a0:	beq	6c1c8 <fputs@plt+0x5b030>
   6c1a4:	ldr	r3, [sp, #80]	; 0x50
   6c1a8:	str	r3, [sp, #4]
   6c1ac:	ldr	r3, [sp, #60]	; 0x3c
   6c1b0:	str	r3, [sp]
   6c1b4:	ldr	r3, [sp, #100]	; 0x64
   6c1b8:	ldr	r2, [sp, #112]	; 0x70
   6c1bc:	mov	r1, #68	; 0x44
   6c1c0:	ldr	r0, [sp, #32]
   6c1c4:	bl	2b01c <fputs@plt+0x19e84>
   6c1c8:	ldr	r4, [sp, #100]	; 0x64
   6c1cc:	mov	r3, r4
   6c1d0:	ldr	r2, [sp, #60]	; 0x3c
   6c1d4:	ldr	r1, [sp, #96]	; 0x60
   6c1d8:	ldr	r0, [sp, #64]	; 0x40
   6c1dc:	cmp	r0, #0
   6c1e0:	moveq	r2, r1
   6c1e4:	mov	r1, #76	; 0x4c
   6c1e8:	ldr	r0, [sp, #32]
   6c1ec:	bl	2b55c <fputs@plt+0x1a3c4>
   6c1f0:	str	r4, [sp, #40]	; 0x28
   6c1f4:	ldr	r3, [sp, #36]	; 0x24
   6c1f8:	str	r3, [sp, #132]	; 0x84
   6c1fc:	ldr	r3, [sp, #88]	; 0x58
   6c200:	cmp	r3, #0
   6c204:	bne	6c2ec <fputs@plt+0x5b154>
   6c208:	ldr	r2, [sp, #84]	; 0x54
   6c20c:	adds	r3, r2, #0
   6c210:	movne	r3, #1
   6c214:	str	r3, [sp, #92]	; 0x5c
   6c218:	ldr	r1, [sp, #56]	; 0x38
   6c21c:	cmp	r1, #0
   6c220:	orrne	r3, r3, #1
   6c224:	ldr	r1, [sp, #104]	; 0x68
   6c228:	cmp	r1, #0
   6c22c:	orrne	r3, r3, #1
   6c230:	cmp	r3, #0
   6c234:	beq	6c3b4 <fputs@plt+0x5b21c>
   6c238:	cmp	r2, #0
   6c23c:	moveq	r6, #0
   6c240:	bne	6c314 <fputs@plt+0x5b17c>
   6c244:	ldr	r3, [sp, #264]	; 0x108
   6c248:	str	r3, [sp, #8]
   6c24c:	str	fp, [sp, #4]
   6c250:	mov	r3, #3
   6c254:	str	r3, [sp]
   6c258:	mov	r3, #0
   6c25c:	mov	r2, sl
   6c260:	ldr	r1, [sp, #104]	; 0x68
   6c264:	mov	r0, r9
   6c268:	bl	6d00c <fputs@plt+0x5be74>
   6c26c:	orr	r6, r6, r0
   6c270:	ldrsh	r3, [fp, #34]	; 0x22
   6c274:	cmp	r3, #0
   6c278:	ble	6c3a0 <fputs@plt+0x5b208>
   6c27c:	ldr	r5, [sp, #144]	; 0x90
   6c280:	ldr	r4, [sp, #36]	; 0x24
   6c284:	b	6c368 <fputs@plt+0x5b1d0>
   6c288:	ldrb	r2, [r3, #54]	; 0x36
   6c28c:	cmp	r2, #5
   6c290:	beq	6c0f8 <fputs@plt+0x5af60>
   6c294:	ldr	r3, [r3, #20]
   6c298:	cmp	r3, #0
   6c29c:	bne	6c288 <fputs@plt+0x5b0f0>
   6c2a0:	b	6c11c <fputs@plt+0x5af84>
   6c2a4:	ldr	r4, [sp, #96]	; 0x60
   6c2a8:	str	r4, [sp]
   6c2ac:	ldr	r3, [sp, #100]	; 0x64
   6c2b0:	ldr	r2, [sp, #40]	; 0x28
   6c2b4:	mov	r1, #130	; 0x82
   6c2b8:	ldr	r5, [sp, #32]
   6c2bc:	mov	r0, r5
   6c2c0:	bl	2af28 <fputs@plt+0x19d90>
   6c2c4:	str	r0, [sp, #40]	; 0x28
   6c2c8:	str	r4, [sp]
   6c2cc:	mov	r3, r0
   6c2d0:	ldr	r2, [sp, #112]	; 0x70
   6c2d4:	mov	r1, #70	; 0x46
   6c2d8:	mov	r0, r5
   6c2dc:	bl	2af28 <fputs@plt+0x19d90>
   6c2e0:	ldr	r3, [sp, #36]	; 0x24
   6c2e4:	str	r3, [sp, #132]	; 0x84
   6c2e8:	b	6c1fc <fputs@plt+0x5b064>
   6c2ec:	ldr	r4, [sp, #68]	; 0x44
   6c2f0:	mov	r2, r4
   6c2f4:	ldr	r1, [sp, #92]	; 0x5c
   6c2f8:	mov	r0, r9
   6c2fc:	bl	5ae58 <fputs@plt+0x49cc0>
   6c300:	mov	r2, r4
   6c304:	mov	r1, #38	; 0x26
   6c308:	ldr	r0, [sp, #32]
   6c30c:	bl	2b4f0 <fputs@plt+0x1a358>
   6c310:	b	6c208 <fputs@plt+0x5b070>
   6c314:	mov	r1, fp
   6c318:	mov	r0, r9
   6c31c:	bl	377f8 <fputs@plt+0x26660>
   6c320:	mov	r6, r0
   6c324:	b	6c244 <fputs@plt+0x5b0ac>
   6c328:	ldr	r3, [fp, #4]
   6c32c:	add	r3, r3, r4, lsl #4
   6c330:	ldrb	r3, [r3, #15]
   6c334:	tst	r3, #1
   6c338:	beq	6c388 <fputs@plt+0x5b1f0>
   6c33c:	str	r5, [sp]
   6c340:	mov	r3, r4
   6c344:	ldr	r2, [sp, #112]	; 0x70
   6c348:	mov	r1, fp
   6c34c:	ldr	r0, [sp, #32]
   6c350:	bl	3df5c <fputs@plt+0x2cdc4>
   6c354:	add	r4, r4, #1
   6c358:	add	r5, r5, #1
   6c35c:	ldrsh	r3, [fp, #34]	; 0x22
   6c360:	cmp	r3, r4
   6c364:	ble	6c3a0 <fputs@plt+0x5b208>
   6c368:	cmn	r6, #1
   6c36c:	beq	6c33c <fputs@plt+0x5b1a4>
   6c370:	cmp	r4, #31
   6c374:	bgt	6c328 <fputs@plt+0x5b190>
   6c378:	mov	r3, #1
   6c37c:	ands	r3, r6, r3, lsl r4
   6c380:	bne	6c33c <fputs@plt+0x5b1a4>
   6c384:	b	6c328 <fputs@plt+0x5b190>
   6c388:	mov	r3, r5
   6c38c:	mov	r2, #0
   6c390:	mov	r1, #25
   6c394:	ldr	r0, [sp, #32]
   6c398:	bl	2b55c <fputs@plt+0x1a3c4>
   6c39c:	b	6c354 <fputs@plt+0x5b1bc>
   6c3a0:	ldr	r3, [sp, #88]	; 0x58
   6c3a4:	ldr	r2, [sp, #64]	; 0x40
   6c3a8:	cmp	r3, #0
   6c3ac:	cmpeq	r2, #0
   6c3b0:	beq	6c3fc <fputs@plt+0x5b264>
   6c3b4:	ldr	r3, [sp, #264]	; 0x108
   6c3b8:	str	r3, [sp, #8]
   6c3bc:	str	fp, [sp, #4]
   6c3c0:	mov	r3, #1
   6c3c4:	str	r3, [sp]
   6c3c8:	mov	r2, sl
   6c3cc:	ldr	r1, [sp, #104]	; 0x68
   6c3d0:	mov	r0, r9
   6c3d4:	bl	6d00c <fputs@plt+0x5be74>
   6c3d8:	mov	r6, r0
   6c3dc:	ldrsh	r3, [fp, #34]	; 0x22
   6c3e0:	cmp	r3, #0
   6c3e4:	ble	6c4cc <fputs@plt+0x5b334>
   6c3e8:	ldr	r5, [sp, #140]	; 0x8c
   6c3ec:	ldr	r4, [sp, #36]	; 0x24
   6c3f0:	str	r7, [sp, #56]	; 0x38
   6c3f4:	ldr	r7, [sp, #48]	; 0x30
   6c3f8:	b	6c458 <fputs@plt+0x5b2c0>
   6c3fc:	ldr	r3, [sp, #68]	; 0x44
   6c400:	ldr	r2, [sp, #96]	; 0x60
   6c404:	mov	r1, #30
   6c408:	ldr	r0, [sp, #32]
   6c40c:	bl	2b55c <fputs@plt+0x1a3c4>
   6c410:	b	6c3b4 <fputs@plt+0x5b21c>
   6c414:	mov	r3, r5
   6c418:	mov	r2, #0
   6c41c:	mov	r1, #25
   6c420:	ldr	r0, [sp, #32]
   6c424:	bl	2b55c <fputs@plt+0x1a3c4>
   6c428:	b	6c444 <fputs@plt+0x5b2ac>
   6c42c:	ldr	r1, [sl, #4]
   6c430:	add	r3, r3, r3, lsl #2
   6c434:	mov	r2, r5
   6c438:	ldr	r1, [r1, r3, lsl #2]
   6c43c:	mov	r0, r9
   6c440:	bl	5ae58 <fputs@plt+0x49cc0>
   6c444:	add	r4, r4, #1
   6c448:	add	r5, r5, #1
   6c44c:	ldrsh	r3, [fp, #34]	; 0x22
   6c450:	cmp	r3, r4
   6c454:	ble	6c4c8 <fputs@plt+0x5b330>
   6c458:	ldrsh	r3, [fp, #32]
   6c45c:	cmp	r3, r4
   6c460:	beq	6c414 <fputs@plt+0x5b27c>
   6c464:	ldr	r3, [r7, r4, lsl #2]
   6c468:	cmp	r3, #0
   6c46c:	bge	6c42c <fputs@plt+0x5b294>
   6c470:	ldr	r3, [sp, #180]	; 0xb4
   6c474:	eor	r3, r3, #1
   6c478:	cmp	r4, #31
   6c47c:	orrgt	r3, r3, #1
   6c480:	tst	r3, #1
   6c484:	bne	6c494 <fputs@plt+0x5b2fc>
   6c488:	lsr	r3, r6, r4
   6c48c:	tst	r3, #1
   6c490:	beq	6c4b0 <fputs@plt+0x5b318>
   6c494:	str	r5, [sp]
   6c498:	ldr	r3, [sp, #112]	; 0x70
   6c49c:	mov	r2, r4
   6c4a0:	mov	r1, fp
   6c4a4:	mov	r0, r9
   6c4a8:	bl	3e0f8 <fputs@plt+0x2cf60>
   6c4ac:	b	6c444 <fputs@plt+0x5b2ac>
   6c4b0:	mov	r3, r5
   6c4b4:	mov	r2, #0
   6c4b8:	mov	r1, #25
   6c4bc:	ldr	r0, [sp, #32]
   6c4c0:	bl	2b55c <fputs@plt+0x1a3c4>
   6c4c4:	b	6c444 <fputs@plt+0x5b2ac>
   6c4c8:	ldr	r7, [sp, #56]	; 0x38
   6c4cc:	ldr	r3, [sp, #180]	; 0xb4
   6c4d0:	tst	r3, #1
   6c4d4:	bne	6c5a8 <fputs@plt+0x5b410>
   6c4d8:	ldr	r3, [sp, #108]	; 0x6c
   6c4dc:	cmp	r3, #0
   6c4e0:	beq	6c6ac <fputs@plt+0x5b514>
   6c4e4:	ldr	r3, [r8, #24]
   6c4e8:	tst	r3, #128	; 0x80
   6c4ec:	beq	6c4fc <fputs@plt+0x5b364>
   6c4f0:	ldr	r3, [r9, #420]	; 0x1a4
   6c4f4:	cmp	r3, #0
   6c4f8:	beq	6c908 <fputs@plt+0x5b770>
   6c4fc:	ldr	r4, [sp, #40]	; 0x28
   6c500:	str	r4, [sp, #16]
   6c504:	ldr	r3, [sp, #264]	; 0x108
   6c508:	str	r3, [sp, #12]
   6c50c:	ldr	r3, [sp, #96]	; 0x60
   6c510:	str	r3, [sp, #8]
   6c514:	str	fp, [sp, #4]
   6c518:	mov	r3, #2
   6c51c:	str	r3, [sp]
   6c520:	mov	r3, sl
   6c524:	mov	r2, #110	; 0x6e
   6c528:	ldr	r1, [sp, #104]	; 0x68
   6c52c:	mov	r0, r9
   6c530:	bl	6d7f4 <fputs@plt+0x5c65c>
   6c534:	ldr	r3, [sp, #72]	; 0x48
   6c538:	cmp	r3, #0
   6c53c:	bne	6c570 <fputs@plt+0x5b3d8>
   6c540:	ldr	r3, [sp, #64]	; 0x40
   6c544:	cmp	r3, #0
   6c548:	beq	6c920 <fputs@plt+0x5b788>
   6c54c:	mov	r1, r4
   6c550:	ldr	r4, [sp, #32]
   6c554:	mov	r0, r4
   6c558:	bl	1712c <fputs@plt+0x5f94>
   6c55c:	ldr	r3, [sp, #132]	; 0x84
   6c560:	ldr	r2, [sp, #76]	; 0x4c
   6c564:	mov	r1, #7
   6c568:	mov	r0, r4
   6c56c:	bl	2b55c <fputs@plt+0x1a3c4>
   6c570:	ldr	r1, [sp, #100]	; 0x64
   6c574:	ldr	r0, [sp, #32]
   6c578:	bl	1712c <fputs@plt+0x5f94>
   6c57c:	ldr	r4, [fp, #8]
   6c580:	cmp	r4, #0
   6c584:	beq	6c968 <fputs@plt+0x5b7d0>
   6c588:	ldr	r5, [sp, #124]	; 0x7c
   6c58c:	mov	r6, r5
   6c590:	mov	r7, #0
   6c594:	mov	fp, #61	; 0x3d
   6c598:	b	6c93c <fputs@plt+0x5b7a4>
   6c59c:	andeq	r4, r8, r0, asr #23
   6c5a0:	andeq	r7, r8, r8, asr #4
   6c5a4:	andeq	r7, r8, ip, asr r2
   6c5a8:	ldr	r2, [sp, #140]	; 0x8c
   6c5ac:	mov	r1, fp
   6c5b0:	ldr	r5, [sp, #32]
   6c5b4:	mov	r0, r5
   6c5b8:	bl	2b21c <fputs@plt+0x1a084>
   6c5bc:	ldr	r4, [sp, #40]	; 0x28
   6c5c0:	str	r4, [sp, #16]
   6c5c4:	ldr	r3, [sp, #264]	; 0x108
   6c5c8:	str	r3, [sp, #12]
   6c5cc:	ldr	r3, [sp, #96]	; 0x60
   6c5d0:	str	r3, [sp, #8]
   6c5d4:	str	fp, [sp, #4]
   6c5d8:	mov	r3, #1
   6c5dc:	str	r3, [sp]
   6c5e0:	mov	r3, sl
   6c5e4:	mov	r2, #110	; 0x6e
   6c5e8:	ldr	r1, [sp, #104]	; 0x68
   6c5ec:	mov	r0, r9
   6c5f0:	bl	6d7f4 <fputs@plt+0x5c65c>
   6c5f4:	ldr	r3, [sp, #64]	; 0x40
   6c5f8:	cmp	r3, #0
   6c5fc:	beq	6c640 <fputs@plt+0x5b4a8>
   6c600:	ldr	r3, [sp, #80]	; 0x50
   6c604:	str	r3, [sp, #4]
   6c608:	ldr	r3, [sp, #60]	; 0x3c
   6c60c:	str	r3, [sp]
   6c610:	mov	r3, r4
   6c614:	ldr	r2, [sp, #112]	; 0x70
   6c618:	mov	r1, #68	; 0x44
   6c61c:	mov	r0, r5
   6c620:	bl	2b01c <fputs@plt+0x19e84>
   6c624:	ldrsh	r3, [fp, #34]	; 0x22
   6c628:	cmp	r3, #0
   6c62c:	ble	6c4d8 <fputs@plt+0x5b340>
   6c630:	ldr	r3, [sp, #48]	; 0x30
   6c634:	sub	r5, r3, #4
   6c638:	ldr	r4, [sp, #36]	; 0x24
   6c63c:	b	6c670 <fputs@plt+0x5b4d8>
   6c640:	ldr	r3, [sp, #96]	; 0x60
   6c644:	str	r3, [sp]
   6c648:	ldr	r3, [sp, #40]	; 0x28
   6c64c:	ldr	r2, [sp, #112]	; 0x70
   6c650:	mov	r1, #70	; 0x46
   6c654:	ldr	r0, [sp, #32]
   6c658:	bl	2af28 <fputs@plt+0x19d90>
   6c65c:	b	6c624 <fputs@plt+0x5b48c>
   6c660:	add	r4, r4, #1
   6c664:	ldrsh	r3, [fp, #34]	; 0x22
   6c668:	cmp	r3, r4
   6c66c:	ble	6c4d8 <fputs@plt+0x5b340>
   6c670:	ldr	r3, [r5, #4]!
   6c674:	cmp	r3, #0
   6c678:	bge	6c660 <fputs@plt+0x5b4c8>
   6c67c:	ldrsh	r3, [fp, #32]
   6c680:	cmp	r3, r4
   6c684:	beq	6c660 <fputs@plt+0x5b4c8>
   6c688:	ldr	r3, [sp, #140]	; 0x8c
   6c68c:	add	r3, r4, r3
   6c690:	str	r3, [sp]
   6c694:	mov	r3, r4
   6c698:	ldr	r2, [sp, #112]	; 0x70
   6c69c:	mov	r1, fp
   6c6a0:	ldr	r0, [sp, #32]
   6c6a4:	bl	3df5c <fputs@plt+0x2cdc4>
   6c6a8:	b	6c660 <fputs@plt+0x5b4c8>
   6c6ac:	add	r3, sp, #224	; 0xe0
   6c6b0:	mov	r2, #0
   6c6b4:	str	r2, [r3, #-60]!	; 0xffffffc4
   6c6b8:	ldr	r2, [sp, #48]	; 0x30
   6c6bc:	str	r2, [sp, #28]
   6c6c0:	str	r3, [sp, #24]
   6c6c4:	ldr	r3, [sp, #40]	; 0x28
   6c6c8:	str	r3, [sp, #20]
   6c6cc:	ldrb	r3, [sp, #264]	; 0x108
   6c6d0:	str	r3, [sp, #16]
   6c6d4:	str	r7, [sp, #12]
   6c6d8:	ldr	r3, [sp, #96]	; 0x60
   6c6dc:	str	r3, [sp, #8]
   6c6e0:	ldr	r3, [sp, #68]	; 0x44
   6c6e4:	str	r3, [sp, #4]
   6c6e8:	ldr	r3, [sp, #120]	; 0x78
   6c6ec:	str	r3, [sp]
   6c6f0:	ldr	r3, [sp, #112]	; 0x70
   6c6f4:	ldr	r2, [sp, #128]	; 0x80
   6c6f8:	mov	r1, fp
   6c6fc:	mov	r0, r9
   6c700:	bl	6e6b4 <fputs@plt+0x5d51c>
   6c704:	ldr	r3, [sp, #84]	; 0x54
   6c708:	cmp	r3, #0
   6c70c:	beq	6c770 <fputs@plt+0x5b5d8>
   6c710:	str	r7, [sp, #4]
   6c714:	ldr	r3, [sp, #48]	; 0x30
   6c718:	str	r3, [sp]
   6c71c:	mov	r3, #0
   6c720:	ldr	r2, [sp, #96]	; 0x60
   6c724:	mov	r1, fp
   6c728:	mov	r0, r9
   6c72c:	bl	6ad08 <fputs@plt+0x59b70>
   6c730:	adds	r4, r7, #0
   6c734:	movne	r4, #1
   6c738:	ldr	r3, [sp, #164]	; 0xa4
   6c73c:	cmp	r7, #0
   6c740:	cmpeq	r3, #0
   6c744:	bne	6c788 <fputs@plt+0x5b5f0>
   6c748:	mvn	r3, #0
   6c74c:	str	r3, [sp, #4]
   6c750:	ldr	r3, [sp, #128]	; 0x80
   6c754:	str	r3, [sp]
   6c758:	ldr	r3, [sp, #120]	; 0x78
   6c75c:	ldr	r2, [sp, #112]	; 0x70
   6c760:	mov	r1, fp
   6c764:	mov	r0, r9
   6c768:	bl	5cfb8 <fputs@plt+0x4be20>
   6c76c:	b	6c7e4 <fputs@plt+0x5b64c>
   6c770:	adds	r4, r7, #0
   6c774:	movne	r4, #1
   6c778:	ldr	r3, [sp, #164]	; 0xa4
   6c77c:	cmp	r7, #0
   6c780:	cmpeq	r3, #0
   6c784:	beq	6c8fc <fputs@plt+0x5b764>
   6c788:	ldr	r3, [sp, #64]	; 0x40
   6c78c:	cmp	r3, #0
   6c790:	beq	6c7fc <fputs@plt+0x5b664>
   6c794:	ldr	r3, [sp, #80]	; 0x50
   6c798:	str	r3, [sp, #4]
   6c79c:	ldr	r3, [sp, #60]	; 0x3c
   6c7a0:	str	r3, [sp]
   6c7a4:	mov	r3, #0
   6c7a8:	ldr	r5, [sp, #112]	; 0x70
   6c7ac:	mov	r2, r5
   6c7b0:	mov	r1, #68	; 0x44
   6c7b4:	ldr	r0, [sp, #32]
   6c7b8:	bl	2b01c <fputs@plt+0x19e84>
   6c7bc:	str	r0, [sp, #36]	; 0x24
   6c7c0:	mvn	r3, #0
   6c7c4:	str	r3, [sp, #4]
   6c7c8:	ldr	r3, [sp, #128]	; 0x80
   6c7cc:	str	r3, [sp]
   6c7d0:	ldr	r3, [sp, #120]	; 0x78
   6c7d4:	mov	r2, r5
   6c7d8:	mov	r1, fp
   6c7dc:	mov	r0, r9
   6c7e0:	bl	5cfb8 <fputs@plt+0x4be20>
   6c7e4:	mov	r3, #0
   6c7e8:	ldr	r2, [sp, #112]	; 0x70
   6c7ec:	mov	r1, #95	; 0x5f
   6c7f0:	ldr	r0, [sp, #32]
   6c7f4:	bl	2b55c <fputs@plt+0x1a3c4>
   6c7f8:	b	6c858 <fputs@plt+0x5b6c0>
   6c7fc:	ldr	r3, [sp, #96]	; 0x60
   6c800:	str	r3, [sp]
   6c804:	mov	r3, #0
   6c808:	ldr	r2, [sp, #112]	; 0x70
   6c80c:	mov	r1, #70	; 0x46
   6c810:	ldr	r0, [sp, #32]
   6c814:	bl	2af28 <fputs@plt+0x19d90>
   6c818:	str	r0, [sp, #36]	; 0x24
   6c81c:	mvn	r3, #0
   6c820:	str	r3, [sp, #4]
   6c824:	ldr	r3, [sp, #128]	; 0x80
   6c828:	str	r3, [sp]
   6c82c:	ldr	r3, [sp, #120]	; 0x78
   6c830:	ldr	r2, [sp, #112]	; 0x70
   6c834:	mov	r1, fp
   6c838:	mov	r0, r9
   6c83c:	bl	5cfb8 <fputs@plt+0x4be20>
   6c840:	ldr	r3, [sp, #92]	; 0x5c
   6c844:	ldr	r2, [sp, #64]	; 0x40
   6c848:	cmp	r2, #0
   6c84c:	orrne	r3, r3, #1
   6c850:	orrs	r3, r4, r3
   6c854:	bne	6c7e4 <fputs@plt+0x5b64c>
   6c858:	ldr	r3, [sp, #164]	; 0xa4
   6c85c:	cmp	r3, #0
   6c860:	orrne	r4, r4, #1
   6c864:	cmp	r4, #0
   6c868:	beq	6c878 <fputs@plt+0x5b6e0>
   6c86c:	ldr	r1, [sp, #36]	; 0x24
   6c870:	ldr	r0, [sp, #32]
   6c874:	bl	171a8 <fputs@plt+0x6010>
   6c878:	ldr	r3, [sp, #84]	; 0x54
   6c87c:	cmp	r3, #0
   6c880:	beq	6ca8c <fputs@plt+0x5b8f4>
   6c884:	str	r7, [sp, #4]
   6c888:	ldr	r4, [sp, #48]	; 0x30
   6c88c:	str	r4, [sp]
   6c890:	ldr	r5, [sp, #68]	; 0x44
   6c894:	mov	r3, r5
   6c898:	mov	r2, #0
   6c89c:	mov	r1, fp
   6c8a0:	mov	r0, r9
   6c8a4:	bl	6ad08 <fputs@plt+0x59b70>
   6c8a8:	mov	r3, #0
   6c8ac:	str	r3, [sp, #16]
   6c8b0:	str	r3, [sp, #12]
   6c8b4:	mov	r3, #1
   6c8b8:	str	r3, [sp, #8]
   6c8bc:	ldr	r3, [sp, #128]	; 0x80
   6c8c0:	str	r3, [sp, #4]
   6c8c4:	str	r5, [sp]
   6c8c8:	ldr	r3, [sp, #120]	; 0x78
   6c8cc:	ldr	r2, [sp, #112]	; 0x70
   6c8d0:	mov	r1, fp
   6c8d4:	mov	r0, r9
   6c8d8:	bl	2c400 <fputs@plt+0x1b268>
   6c8dc:	str	r7, [sp, #4]
   6c8e0:	str	r4, [sp]
   6c8e4:	ldr	r3, [sp, #96]	; 0x60
   6c8e8:	mov	r2, sl
   6c8ec:	mov	r1, fp
   6c8f0:	mov	r0, r9
   6c8f4:	bl	6d148 <fputs@plt+0x5bfb0>
   6c8f8:	b	6c4e4 <fputs@plt+0x5b34c>
   6c8fc:	ldr	r3, [sp, #84]	; 0x54
   6c900:	str	r3, [sp, #36]	; 0x24
   6c904:	b	6c81c <fputs@plt+0x5b684>
   6c908:	mov	r3, #1
   6c90c:	ldr	r2, [sp, #136]	; 0x88
   6c910:	mov	r1, #37	; 0x25
   6c914:	ldr	r0, [sp, #32]
   6c918:	bl	2b55c <fputs@plt+0x1a3c4>
   6c91c:	b	6c4fc <fputs@plt+0x5b364>
   6c920:	ldr	r1, [sp, #40]	; 0x28
   6c924:	ldr	r0, [sp, #32]
   6c928:	bl	2b758 <fputs@plt+0x1a5c0>
   6c92c:	b	6c570 <fputs@plt+0x5b3d8>
   6c930:	ldr	r4, [r4, #20]
   6c934:	cmp	r4, #0
   6c938:	beq	6c968 <fputs@plt+0x5b7d0>
   6c93c:	ldrb	r3, [r5, #1]!
   6c940:	cmp	r3, #0
   6c944:	beq	6c930 <fputs@plt+0x5b798>
   6c948:	ldr	r3, [sp, #116]	; 0x74
   6c94c:	add	r2, r3, r5
   6c950:	mov	r3, r7
   6c954:	sub	r2, r2, r6
   6c958:	mov	r1, fp
   6c95c:	ldr	r0, [sp, #32]
   6c960:	bl	2b55c <fputs@plt+0x1a3c4>
   6c964:	b	6c930 <fputs@plt+0x5b798>
   6c968:	ldr	r3, [sp, #120]	; 0x78
   6c96c:	ldr	r2, [sp, #112]	; 0x70
   6c970:	cmp	r3, r2
   6c974:	bgt	6c9fc <fputs@plt+0x5b864>
   6c978:	ldrb	r3, [r9, #18]
   6c97c:	cmp	r3, #0
   6c980:	bne	6c998 <fputs@plt+0x5b800>
   6c984:	ldr	r3, [r9, #420]	; 0x1a4
   6c988:	cmp	r3, #0
   6c98c:	bne	6b33c <fputs@plt+0x5a1a4>
   6c990:	mov	r0, r9
   6c994:	bl	37df0 <fputs@plt+0x26c58>
   6c998:	ldr	r3, [r8, #24]
   6c99c:	tst	r3, #128	; 0x80
   6c9a0:	beq	6b33c <fputs@plt+0x5a1a4>
   6c9a4:	ldr	r3, [r9, #420]	; 0x1a4
   6c9a8:	cmp	r3, #0
   6c9ac:	bne	6b33c <fputs@plt+0x5a1a4>
   6c9b0:	ldrb	r3, [r9, #18]
   6c9b4:	cmp	r3, #0
   6c9b8:	bne	6b33c <fputs@plt+0x5a1a4>
   6c9bc:	mov	r3, #1
   6c9c0:	ldr	r2, [sp, #136]	; 0x88
   6c9c4:	mov	r1, #33	; 0x21
   6c9c8:	ldr	r4, [sp, #32]
   6c9cc:	mov	r0, r4
   6c9d0:	bl	2b55c <fputs@plt+0x1a3c4>
   6c9d4:	mov	r1, #1
   6c9d8:	mov	r0, r4
   6c9dc:	bl	21838 <fputs@plt+0x106a0>
   6c9e0:	mov	r1, #0
   6c9e4:	str	r1, [sp]
   6c9e8:	ldr	r3, [pc, #-1100]	; 6c5a4 <fputs@plt+0x5b40c>
   6c9ec:	mov	r2, r1
   6c9f0:	mov	r0, r4
   6c9f4:	bl	2a37c <fputs@plt+0x191e4>
   6c9f8:	b	6b33c <fputs@plt+0x5a1a4>
   6c9fc:	mov	r3, #0
   6ca00:	mov	r1, #61	; 0x3d
   6ca04:	ldr	r0, [sp, #32]
   6ca08:	bl	2b55c <fputs@plt+0x1a3c4>
   6ca0c:	b	6c978 <fputs@plt+0x5b7e0>
   6ca10:	mov	r3, #0
   6ca14:	str	r3, [sp, #48]	; 0x30
   6ca18:	b	6b33c <fputs@plt+0x5a1a4>
   6ca1c:	ldr	r8, [sp, #68]	; 0x44
   6ca20:	mov	sl, r9
   6ca24:	b	6b33c <fputs@plt+0x5a1a4>
   6ca28:	ldr	r8, [sp, #68]	; 0x44
   6ca2c:	mov	sl, r9
   6ca30:	b	6b33c <fputs@plt+0x5a1a4>
   6ca34:	ldrb	r1, [sp, #264]	; 0x108
   6ca38:	ldr	r0, [sp, #32]
   6ca3c:	bl	17154 <fputs@plt+0x5fbc>
   6ca40:	mov	r0, r9
   6ca44:	bl	18c38 <fputs@plt+0x7aa0>
   6ca48:	ldr	r5, [sp, #56]	; 0x38
   6ca4c:	add	r3, r5, #1
   6ca50:	ldr	r6, [sp, #40]	; 0x28
   6ca54:	mov	r2, r6
   6ca58:	mov	r1, #7
   6ca5c:	ldr	r4, [sp, #32]
   6ca60:	mov	r0, r4
   6ca64:	bl	2b55c <fputs@plt+0x1a3c4>
   6ca68:	mov	r1, r5
   6ca6c:	mov	r0, r4
   6ca70:	bl	171a8 <fputs@plt+0x6010>
   6ca74:	mov	r3, #0
   6ca78:	mov	r2, r6
   6ca7c:	mov	r1, #61	; 0x3d
   6ca80:	mov	r0, r4
   6ca84:	bl	2b55c <fputs@plt+0x1a3c4>
   6ca88:	b	6b33c <fputs@plt+0x5a1a4>
   6ca8c:	mov	r3, #0
   6ca90:	str	r3, [sp, #16]
   6ca94:	str	r3, [sp, #12]
   6ca98:	mov	r3, #1
   6ca9c:	str	r3, [sp, #8]
   6caa0:	ldr	r3, [sp, #128]	; 0x80
   6caa4:	str	r3, [sp, #4]
   6caa8:	ldr	r3, [sp, #68]	; 0x44
   6caac:	str	r3, [sp]
   6cab0:	ldr	r3, [sp, #120]	; 0x78
   6cab4:	ldr	r2, [sp, #112]	; 0x70
   6cab8:	mov	r1, fp
   6cabc:	mov	r0, r9
   6cac0:	bl	2c400 <fputs@plt+0x1b268>
   6cac4:	b	6c4e4 <fputs@plt+0x5b34c>
   6cac8:	ldr	r3, [sp, #48]	; 0x30
   6cacc:	ldr	r2, [sp, #32]
   6cad0:	str	fp, [r3, r2, lsl #2]
   6cad4:	ldrsh	r3, [r8, #34]	; 0x22
   6cad8:	cmp	r3, r4
   6cadc:	bgt	6b604 <fputs@plt+0x5a46c>
   6cae0:	b	6b6f4 <fputs@plt+0x5a55c>
   6cae4:	mov	r3, #0
   6cae8:	str	r3, [sp, #12]
   6caec:	str	r3, [sp, #8]
   6caf0:	ldr	r2, [sp, #124]	; 0x7c
   6caf4:	str	r2, [sp, #4]
   6caf8:	ldr	r2, [sp, #116]	; 0x74
   6cafc:	str	r2, [sp]
   6cb00:	mov	r2, #55	; 0x37
   6cb04:	mov	r1, fp
   6cb08:	mov	r0, r9
   6cb0c:	bl	37e08 <fputs@plt+0x26c70>
   6cb10:	b	6bb4c <fputs@plt+0x5a9b4>
   6cb14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6cb18:	sub	sp, sp, #108	; 0x6c
   6cb1c:	ldr	r8, [r0, #416]	; 0x1a0
   6cb20:	cmp	r8, #0
   6cb24:	beq	6cff4 <fputs@plt+0x5be5c>
   6cb28:	ldr	r4, [r8, #532]	; 0x214
   6cb2c:	cmp	r4, #0
   6cb30:	bne	6cb44 <fputs@plt+0x5b9ac>
   6cb34:	b	6cb78 <fputs@plt+0x5b9e0>
   6cb38:	ldr	r4, [r4, #4]
   6cb3c:	cmp	r4, #0
   6cb40:	beq	6cb70 <fputs@plt+0x5b9d8>
   6cb44:	ldr	ip, [r4]
   6cb48:	cmp	ip, r1
   6cb4c:	bne	6cb38 <fputs@plt+0x5b9a0>
   6cb50:	ldr	ip, [r4, #12]
   6cb54:	cmp	ip, r3
   6cb58:	bne	6cb38 <fputs@plt+0x5b9a0>
   6cb5c:	cmp	r4, #0
   6cb60:	beq	6cb70 <fputs@plt+0x5b9d8>
   6cb64:	mov	r0, r4
   6cb68:	add	sp, sp, #108	; 0x6c
   6cb6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6cb70:	cmp	r8, #0
   6cb74:	moveq	r8, r0
   6cb78:	mov	r6, r3
   6cb7c:	mov	r5, r2
   6cb80:	mov	fp, r1
   6cb84:	str	r0, [sp, #36]	; 0x24
   6cb88:	ldr	r3, [r0]
   6cb8c:	mov	r9, r3
   6cb90:	str	r3, [sp, #28]
   6cb94:	mov	r2, #24
   6cb98:	mov	r3, #0
   6cb9c:	mov	r0, r9
   6cba0:	bl	1c1a4 <fputs@plt+0xb00c>
   6cba4:	subs	r4, r0, #0
   6cba8:	beq	6cb64 <fputs@plt+0x5b9cc>
   6cbac:	ldr	r3, [r8, #532]	; 0x214
   6cbb0:	str	r3, [r4, #4]
   6cbb4:	str	r4, [r8, #532]	; 0x214
   6cbb8:	mov	r2, #28
   6cbbc:	mov	r3, #0
   6cbc0:	mov	r0, r9
   6cbc4:	bl	1c1a4 <fputs@plt+0xb00c>
   6cbc8:	mov	sl, r0
   6cbcc:	str	r0, [r4, #8]
   6cbd0:	cmp	r0, #0
   6cbd4:	beq	6cfbc <fputs@plt+0x5be24>
   6cbd8:	ldr	r3, [r8, #8]
   6cbdc:	ldr	r2, [r3, #192]	; 0xc0
   6cbe0:	str	r2, [r0, #24]
   6cbe4:	str	r0, [r3, #192]	; 0xc0
   6cbe8:	str	fp, [r4]
   6cbec:	str	r6, [r4, #12]
   6cbf0:	mvn	r3, #0
   6cbf4:	str	r3, [r4, #16]
   6cbf8:	str	r3, [r4, #20]
   6cbfc:	mov	r2, #544	; 0x220
   6cc00:	mov	r3, #0
   6cc04:	mov	r0, r9
   6cc08:	bl	1c1a4 <fputs@plt+0xb00c>
   6cc0c:	subs	r7, r0, #0
   6cc10:	beq	6cfc4 <fputs@plt+0x5be2c>
   6cc14:	mov	r2, #32
   6cc18:	mov	r1, #0
   6cc1c:	add	r0, sp, #72	; 0x48
   6cc20:	bl	10f64 <memset@plt>
   6cc24:	str	r7, [sp, #72]	; 0x48
   6cc28:	str	r9, [r7]
   6cc2c:	str	r5, [r7, #420]	; 0x1a4
   6cc30:	str	r8, [r7, #416]	; 0x1a0
   6cc34:	ldr	r3, [fp]
   6cc38:	str	r3, [r7, #496]	; 0x1f0
   6cc3c:	ldrb	r3, [fp, #8]
   6cc40:	strb	r3, [r7, #440]	; 0x1b8
   6cc44:	ldr	r3, [sp, #36]	; 0x24
   6cc48:	ldr	r3, [r3, #428]	; 0x1ac
   6cc4c:	str	r3, [r7, #428]	; 0x1ac
   6cc50:	mov	r0, r7
   6cc54:	bl	2afc0 <fputs@plt+0x19e28>
   6cc58:	subs	r3, r0, #0
   6cc5c:	mov	r5, r3
   6cc60:	str	r3, [sp, #32]
   6cc64:	beq	6cf58 <fputs@plt+0x5bdc0>
   6cc68:	ldr	r2, [fp]
   6cc6c:	ldr	r1, [pc, #916]	; 6d008 <fputs@plt+0x5be70>
   6cc70:	mov	r0, r9
   6cc74:	bl	3db1c <fputs@plt+0x2c984>
   6cc78:	mvn	r3, #0
   6cc7c:	mov	r2, r0
   6cc80:	mov	r1, r3
   6cc84:	mov	r0, r5
   6cc88:	bl	23538 <fputs@plt+0x123a0>
   6cc8c:	ldr	r1, [fp, #12]
   6cc90:	cmp	r1, #0
   6cc94:	beq	6cfcc <fputs@plt+0x5be34>
   6cc98:	mov	r2, #0
   6cc9c:	mov	r0, r9
   6cca0:	bl	20f5c <fputs@plt+0xfdc4>
   6cca4:	mov	r5, r0
   6cca8:	mov	r1, r0
   6ccac:	add	r0, sp, #72	; 0x48
   6ccb0:	bl	35bc8 <fputs@plt+0x24a30>
   6ccb4:	cmp	r0, #0
   6ccb8:	bne	6ccc8 <fputs@plt+0x5bb30>
   6ccbc:	ldrb	r3, [r9, #69]	; 0x45
   6ccc0:	cmp	r3, #0
   6ccc4:	beq	6cd10 <fputs@plt+0x5bb78>
   6ccc8:	mov	r1, r5
   6cccc:	ldr	r0, [sp, #28]
   6ccd0:	bl	23ba4 <fputs@plt+0x12a0c>
   6ccd4:	ldr	r5, [fp, #28]
   6ccd8:	ldr	r3, [r7, #8]
   6ccdc:	str	r3, [sp, #20]
   6cce0:	ldr	r3, [r7]
   6cce4:	str	r3, [sp, #12]
   6cce8:	cmp	r5, #0
   6ccec:	movne	r3, #0
   6ccf0:	strne	r3, [sp, #40]	; 0x28
   6ccf4:	beq	6cee0 <fputs@plt+0x5bd48>
   6ccf8:	uxtb	r3, r6
   6ccfc:	str	r3, [sp, #16]
   6cd00:	mov	r9, #0
   6cd04:	str	sl, [sp, #44]	; 0x2c
   6cd08:	mov	sl, r8
   6cd0c:	b	6cdd0 <fputs@plt+0x5bc38>
   6cd10:	ldr	r0, [sp, #32]
   6cd14:	bl	2ae08 <fputs@plt+0x19c70>
   6cd18:	mov	r2, r0
   6cd1c:	str	r0, [sp, #40]	; 0x28
   6cd20:	mov	r3, #16
   6cd24:	mov	r1, r5
   6cd28:	mov	r0, r7
   6cd2c:	bl	5c78c <fputs@plt+0x4b5f4>
   6cd30:	mov	r1, r5
   6cd34:	ldr	r0, [sp, #28]
   6cd38:	bl	23ba4 <fputs@plt+0x12a0c>
   6cd3c:	ldr	r5, [fp, #28]
   6cd40:	ldr	r3, [r7, #8]
   6cd44:	str	r3, [sp, #20]
   6cd48:	ldr	r3, [r7]
   6cd4c:	str	r3, [sp, #12]
   6cd50:	cmp	r5, #0
   6cd54:	bne	6ccf8 <fputs@plt+0x5bb60>
   6cd58:	b	6ced4 <fputs@plt+0x5bd3c>
   6cd5c:	mov	r1, r5
   6cd60:	mov	r0, r7
   6cd64:	bl	2c96c <fputs@plt+0x1b7d4>
   6cd68:	mov	r8, r0
   6cd6c:	mov	r2, r9
   6cd70:	ldr	r1, [r5, #20]
   6cd74:	ldr	r0, [sp, #12]
   6cd78:	bl	207a0 <fputs@plt+0xf608>
   6cd7c:	str	r0, [sp, #24]
   6cd80:	mov	r2, r9
   6cd84:	ldr	r1, [r5, #16]
   6cd88:	ldr	r0, [sp, #12]
   6cd8c:	bl	20f5c <fputs@plt+0xfdc4>
   6cd90:	ldrb	r3, [r7, #441]	; 0x1b9
   6cd94:	str	r3, [sp]
   6cd98:	mov	r3, r0
   6cd9c:	ldr	r2, [sp, #24]
   6cda0:	mov	r1, r8
   6cda4:	mov	r0, r7
   6cda8:	bl	6b2e8 <fputs@plt+0x5a150>
   6cdac:	ldrb	r3, [r5]
   6cdb0:	cmp	r3, #119	; 0x77
   6cdb4:	beq	6cdc4 <fputs@plt+0x5bc2c>
   6cdb8:	mov	r1, #98	; 0x62
   6cdbc:	ldr	r0, [sp, #20]
   6cdc0:	bl	2afa0 <fputs@plt+0x19e08>
   6cdc4:	ldr	r5, [r5, #28]
   6cdc8:	cmp	r5, #0
   6cdcc:	beq	6cecc <fputs@plt+0x5bd34>
   6cdd0:	cmp	r6, #10
   6cdd4:	ldrbeq	r3, [r5, #1]
   6cdd8:	ldrne	r3, [sp, #16]
   6cddc:	strb	r3, [r7, #441]	; 0x1b9
   6cde0:	ldrb	r3, [r5]
   6cde4:	cmp	r3, #109	; 0x6d
   6cde8:	beq	6ce98 <fputs@plt+0x5bd00>
   6cdec:	cmp	r3, #110	; 0x6e
   6cdf0:	beq	6cd5c <fputs@plt+0x5bbc4>
   6cdf4:	cmp	r3, #108	; 0x6c
   6cdf8:	beq	6ce48 <fputs@plt+0x5bcb0>
   6cdfc:	mov	r2, r9
   6ce00:	ldr	r1, [r5, #8]
   6ce04:	ldr	r0, [sp, #12]
   6ce08:	bl	20a84 <fputs@plt+0xf8ec>
   6ce0c:	mov	r8, r0
   6ce10:	mov	r3, #4
   6ce14:	strb	r3, [sp, #52]	; 0x34
   6ce18:	str	r9, [sp, #56]	; 0x38
   6ce1c:	strb	r9, [sp, #53]	; 0x35
   6ce20:	str	r9, [sp, #60]	; 0x3c
   6ce24:	str	r9, [sp, #64]	; 0x40
   6ce28:	add	r2, sp, #52	; 0x34
   6ce2c:	mov	r1, r0
   6ce30:	mov	r0, r7
   6ce34:	bl	5662c <fputs@plt+0x45494>
   6ce38:	mov	r1, r8
   6ce3c:	ldr	r0, [sp, #12]
   6ce40:	bl	23b94 <fputs@plt+0x129fc>
   6ce44:	b	6cdac <fputs@plt+0x5bc14>
   6ce48:	mov	r1, r5
   6ce4c:	mov	r0, r7
   6ce50:	bl	2c96c <fputs@plt+0x1b7d4>
   6ce54:	mov	r8, r0
   6ce58:	mov	r2, r9
   6ce5c:	ldr	r1, [r5, #8]
   6ce60:	ldr	r0, [sp, #12]
   6ce64:	bl	20a84 <fputs@plt+0xf8ec>
   6ce68:	str	r0, [sp, #24]
   6ce6c:	ldr	r1, [r5, #24]
   6ce70:	ldr	r0, [sp, #12]
   6ce74:	bl	206e4 <fputs@plt+0xf54c>
   6ce78:	ldrb	r3, [r7, #441]	; 0x1b9
   6ce7c:	str	r3, [sp]
   6ce80:	mov	r3, r0
   6ce84:	ldr	r2, [sp, #24]
   6ce88:	mov	r1, r8
   6ce8c:	mov	r0, r7
   6ce90:	bl	6f210 <fputs@plt+0x5e078>
   6ce94:	b	6cdac <fputs@plt+0x5bc14>
   6ce98:	mov	r1, r5
   6ce9c:	mov	r0, r7
   6cea0:	bl	2c96c <fputs@plt+0x1b7d4>
   6cea4:	mov	r8, r0
   6cea8:	mov	r2, r9
   6ceac:	ldr	r1, [r5, #16]
   6ceb0:	ldr	r0, [sp, #12]
   6ceb4:	bl	20f5c <fputs@plt+0xfdc4>
   6ceb8:	mov	r2, r0
   6cebc:	mov	r1, r8
   6cec0:	mov	r0, r7
   6cec4:	bl	6dbcc <fputs@plt+0x5ca34>
   6cec8:	b	6cdac <fputs@plt+0x5bc14>
   6cecc:	mov	r8, sl
   6ced0:	ldr	sl, [sp, #44]	; 0x2c
   6ced4:	ldr	r3, [sp, #40]	; 0x28
   6ced8:	cmp	r3, #0
   6cedc:	bne	6cf70 <fputs@plt+0x5bdd8>
   6cee0:	mov	r1, #21
   6cee4:	ldr	r0, [sp, #32]
   6cee8:	bl	2afa0 <fputs@plt+0x19e08>
   6ceec:	ldr	r2, [sp, #36]	; 0x24
   6cef0:	ldr	r3, [r2, #68]	; 0x44
   6cef4:	cmp	r3, #0
   6cef8:	bne	6cf80 <fputs@plt+0x5bde8>
   6cefc:	ldr	r3, [r7, #4]
   6cf00:	str	r3, [r2, #4]
   6cf04:	ldr	r3, [r7, #68]	; 0x44
   6cf08:	str	r3, [r2, #68]	; 0x44
   6cf0c:	ldr	r3, [r7, #12]
   6cf10:	str	r3, [r2, #12]
   6cf14:	ldr	r3, [sp, #28]
   6cf18:	ldrb	r3, [r3, #69]	; 0x45
   6cf1c:	cmp	r3, #0
   6cf20:	beq	6cf90 <fputs@plt+0x5bdf8>
   6cf24:	ldr	r3, [r7, #76]	; 0x4c
   6cf28:	str	r3, [sl, #8]
   6cf2c:	ldr	r3, [r7, #72]	; 0x48
   6cf30:	str	r3, [sl, #12]
   6cf34:	ldr	r3, [r7, #84]	; 0x54
   6cf38:	str	r3, [sl, #16]
   6cf3c:	str	fp, [sl, #20]
   6cf40:	ldr	r3, [r7, #432]	; 0x1b0
   6cf44:	str	r3, [r4, #16]
   6cf48:	ldr	r3, [r7, #436]	; 0x1b4
   6cf4c:	str	r3, [r4, #20]
   6cf50:	ldr	r0, [sp, #32]
   6cf54:	bl	23428 <fputs@plt+0x12290>
   6cf58:	mov	r0, r7
   6cf5c:	bl	23cb4 <fputs@plt+0x12b1c>
   6cf60:	mov	r1, r7
   6cf64:	ldr	r0, [sp, #28]
   6cf68:	bl	1fc00 <fputs@plt+0xea68>
   6cf6c:	b	6cb64 <fputs@plt+0x5b9cc>
   6cf70:	mov	r1, r3
   6cf74:	ldr	r0, [sp, #32]
   6cf78:	bl	1712c <fputs@plt+0x5f94>
   6cf7c:	b	6cee0 <fputs@plt+0x5bd48>
   6cf80:	ldr	r1, [r7, #4]
   6cf84:	ldr	r0, [r7]
   6cf88:	bl	1fc00 <fputs@plt+0xea68>
   6cf8c:	b	6cf14 <fputs@plt+0x5bd7c>
   6cf90:	ldr	r6, [sp, #32]
   6cf94:	ldr	r5, [r6, #4]
   6cf98:	add	r1, r8, #400	; 0x190
   6cf9c:	mov	r0, r6
   6cfa0:	bl	1fca4 <fputs@plt+0xeb0c>
   6cfa4:	ldr	r3, [r6, #32]
   6cfa8:	str	r3, [sl, #4]
   6cfac:	mov	r3, #0
   6cfb0:	str	r3, [r6, #4]
   6cfb4:	str	r5, [sl]
   6cfb8:	b	6cf24 <fputs@plt+0x5bd8c>
   6cfbc:	mov	r4, #0
   6cfc0:	b	6cb64 <fputs@plt+0x5b9cc>
   6cfc4:	mov	r4, #0
   6cfc8:	b	6cb64 <fputs@plt+0x5b9cc>
   6cfcc:	ldr	r5, [fp, #28]
   6cfd0:	ldr	r3, [r7, #8]
   6cfd4:	str	r3, [sp, #20]
   6cfd8:	ldr	r3, [r7]
   6cfdc:	str	r3, [sp, #12]
   6cfe0:	cmp	r5, #0
   6cfe4:	movne	r3, #0
   6cfe8:	strne	r3, [sp, #40]	; 0x28
   6cfec:	bne	6ccf8 <fputs@plt+0x5bb60>
   6cff0:	b	6cee0 <fputs@plt+0x5bd48>
   6cff4:	ldr	r4, [r0, #532]	; 0x214
   6cff8:	cmp	r4, #0
   6cffc:	moveq	r8, r0
   6d000:	bne	6cb44 <fputs@plt+0x5b9ac>
   6d004:	b	6cb78 <fputs@plt+0x5b9e0>
   6d008:	andeq	r7, r8, ip, ror #4
   6d00c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6d010:	ldr	r6, [sp, #32]
   6d014:	subs	r8, r2, #0
   6d018:	cmp	r2, #0
   6d01c:	movne	r5, #110	; 0x6e
   6d020:	moveq	r5, #109	; 0x6d
   6d024:	subs	r4, r1, #0
   6d028:	beq	6d098 <fputs@plt+0x5bf00>
   6d02c:	mov	sl, r0
   6d030:	mov	r9, #0
   6d034:	add	r7, r3, #4
   6d038:	b	6d048 <fputs@plt+0x5beb0>
   6d03c:	ldr	r4, [r4, #32]
   6d040:	cmp	r4, #0
   6d044:	beq	6d09c <fputs@plt+0x5bf04>
   6d048:	ldrb	r2, [r4, #8]
   6d04c:	cmp	r5, r2
   6d050:	bne	6d03c <fputs@plt+0x5bea4>
   6d054:	ldrb	r3, [r4, #9]
   6d058:	tst	r3, r6
   6d05c:	beq	6d03c <fputs@plt+0x5bea4>
   6d060:	mov	r1, r8
   6d064:	ldr	r0, [r4, #16]
   6d068:	bl	19874 <fputs@plt+0x86dc>
   6d06c:	cmp	r0, #0
   6d070:	beq	6d03c <fputs@plt+0x5bea4>
   6d074:	ldr	r3, [sp, #40]	; 0x28
   6d078:	ldr	r2, [sp, #36]	; 0x24
   6d07c:	mov	r1, r4
   6d080:	mov	r0, sl
   6d084:	bl	6cb14 <fputs@plt+0x5b97c>
   6d088:	cmp	r0, #0
   6d08c:	ldrne	r3, [r0, r7, lsl #2]
   6d090:	orrne	r9, r9, r3
   6d094:	b	6d03c <fputs@plt+0x5bea4>
   6d098:	mov	r9, #0
   6d09c:	mov	r0, r9
   6d0a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6d0a4:	push	{r4, r5, r6, r7, r8, lr}
   6d0a8:	sub	sp, sp, #16
   6d0ac:	mov	r5, r0
   6d0b0:	mov	r4, r1
   6d0b4:	mov	r8, r2
   6d0b8:	mov	r7, r3
   6d0bc:	bl	2afc0 <fputs@plt+0x19e28>
   6d0c0:	mov	r6, r0
   6d0c4:	ldr	r3, [sp, #40]	; 0x28
   6d0c8:	mov	r2, r8
   6d0cc:	mov	r1, r4
   6d0d0:	mov	r0, r5
   6d0d4:	bl	6cb14 <fputs@plt+0x5b97c>
   6d0d8:	cmp	r0, #0
   6d0dc:	beq	6d140 <fputs@plt+0x5bfa8>
   6d0e0:	ldr	r3, [r4]
   6d0e4:	cmp	r3, #0
   6d0e8:	ldrne	r3, [r5]
   6d0ec:	ldrne	r4, [r3, #24]
   6d0f0:	lsrne	r4, r4, #18
   6d0f4:	eorne	r4, r4, #1
   6d0f8:	andne	r4, r4, #1
   6d0fc:	moveq	r4, #0
   6d100:	ldr	r3, [r5, #76]	; 0x4c
   6d104:	add	r3, r3, #1
   6d108:	str	r3, [r5, #76]	; 0x4c
   6d10c:	mvn	r2, #17
   6d110:	str	r2, [sp, #8]
   6d114:	ldr	r2, [r0, #8]
   6d118:	str	r2, [sp, #4]
   6d11c:	str	r3, [sp]
   6d120:	ldr	r3, [sp, #44]	; 0x2c
   6d124:	mov	r2, r7
   6d128:	mov	r1, #132	; 0x84
   6d12c:	mov	r0, r6
   6d130:	bl	2b058 <fputs@plt+0x19ec0>
   6d134:	mov	r1, r4
   6d138:	mov	r0, r6
   6d13c:	bl	17154 <fputs@plt+0x5fbc>
   6d140:	add	sp, sp, #16
   6d144:	pop	{r4, r5, r6, r7, r8, pc}
   6d148:	ldr	ip, [r0]
   6d14c:	ldr	ip, [ip, #24]
   6d150:	tst	ip, #524288	; 0x80000
   6d154:	bxeq	lr
   6d158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d15c:	sub	sp, sp, #108	; 0x6c
   6d160:	str	r3, [sp, #60]	; 0x3c
   6d164:	str	r2, [sp, #36]	; 0x24
   6d168:	mov	sl, r1
   6d16c:	str	r0, [sp, #24]
   6d170:	mov	r0, r1
   6d174:	bl	19150 <fputs@plt+0x7fb8>
   6d178:	subs	r8, r0, #0
   6d17c:	beq	6d7e4 <fputs@plt+0x5c64c>
   6d180:	mov	fp, #0
   6d184:	ldr	r3, [pc, #1632]	; 6d7ec <fputs@plt+0x5c654>
   6d188:	sub	r3, r3, #8
   6d18c:	str	r3, [sp, #44]	; 0x2c
   6d190:	b	6d638 <fputs@plt+0x5c4a0>
   6d194:	ldr	r2, [r4, #24]
   6d198:	tst	r2, #16777216	; 0x1000000
   6d19c:	beq	6d68c <fputs@plt+0x5c4f4>
   6d1a0:	b	6d62c <fputs@plt+0x5c494>
   6d1a4:	cmp	r6, #6
   6d1a8:	beq	6d1b4 <fputs@plt+0x5c01c>
   6d1ac:	cmp	r6, #9
   6d1b0:	bne	6d394 <fputs@plt+0x5c1fc>
   6d1b4:	add	r5, r5, #1
   6d1b8:	ldr	r3, [r8, #20]
   6d1bc:	cmp	r5, r3
   6d1c0:	bge	6d484 <fputs@plt+0x5c2ec>
   6d1c4:	ldr	r3, [sp, #44]	; 0x2c
   6d1c8:	ldm	r3, {r0, r1}
   6d1cc:	add	r3, sp, #72	; 0x48
   6d1d0:	stm	r3, {r0, r1}
   6d1d4:	ldr	r3, [pc, #1552]	; 6d7ec <fputs@plt+0x5c654>
   6d1d8:	ldm	r3, {r0, r1}
   6d1dc:	add	r3, sp, #80	; 0x50
   6d1e0:	stm	r3, {r0, r1}
   6d1e4:	ldr	r3, [sp, #68]	; 0x44
   6d1e8:	cmp	r3, #0
   6d1ec:	ldrne	r4, [r3, r5, lsl #2]
   6d1f0:	ldreq	r4, [r8, #36]	; 0x24
   6d1f4:	ldr	r2, [sl, #4]
   6d1f8:	ldr	r3, [sp, #64]	; 0x40
   6d1fc:	cmp	r3, #0
   6d200:	ldrne	r1, [r3, #4]
   6d204:	lslne	r3, r5, #1
   6d208:	ldrshne	r3, [r1, r3]
   6d20c:	ldrsheq	r3, [sl, #32]
   6d210:	lsl	r3, r3, #4
   6d214:	ldr	r0, [r2, r3]
   6d218:	str	r0, [sp, #96]	; 0x60
   6d21c:	bl	1b3e0 <fputs@plt+0xa248>
   6d220:	str	r0, [sp, #100]	; 0x64
   6d224:	lsl	r9, r4, #4
   6d228:	ldr	r3, [r8]
   6d22c:	ldr	r3, [r3, #4]
   6d230:	ldr	r0, [r3, r4, lsl #4]
   6d234:	str	r0, [sp, #88]	; 0x58
   6d238:	bl	1b3e0 <fputs@plt+0xa248>
   6d23c:	str	r0, [sp, #92]	; 0x5c
   6d240:	mov	r3, fp
   6d244:	add	r2, sp, #72	; 0x48
   6d248:	mov	r1, #27
   6d24c:	mov	r0, r7
   6d250:	bl	1d0e0 <fputs@plt+0xbf48>
   6d254:	mov	r4, r0
   6d258:	mov	r3, fp
   6d25c:	add	r2, sp, #96	; 0x60
   6d260:	mov	r1, #27
   6d264:	mov	r0, r7
   6d268:	bl	1d0e0 <fputs@plt+0xbf48>
   6d26c:	str	fp, [sp]
   6d270:	mov	r3, r0
   6d274:	mov	r2, r4
   6d278:	mov	r1, #122	; 0x7a
   6d27c:	ldr	r0, [sp, #24]
   6d280:	bl	35ea4 <fputs@plt+0x24d0c>
   6d284:	mov	r4, r0
   6d288:	mov	r3, fp
   6d28c:	add	r2, sp, #88	; 0x58
   6d290:	mov	r1, #27
   6d294:	mov	r0, r7
   6d298:	bl	1d0e0 <fputs@plt+0xbf48>
   6d29c:	str	fp, [sp]
   6d2a0:	mov	r3, r0
   6d2a4:	mov	r2, r4
   6d2a8:	mov	r1, #79	; 0x4f
   6d2ac:	ldr	r0, [sp, #24]
   6d2b0:	bl	35ea4 <fputs@plt+0x24d0c>
   6d2b4:	mov	r2, r0
   6d2b8:	ldr	r1, [sp, #28]
   6d2bc:	mov	r0, r7
   6d2c0:	bl	24004 <fputs@plt+0x12e6c>
   6d2c4:	str	r0, [sp, #28]
   6d2c8:	ldr	r3, [sp, #36]	; 0x24
   6d2cc:	cmp	r3, #0
   6d2d0:	beq	6d1a4 <fputs@plt+0x5c00c>
   6d2d4:	mov	r3, fp
   6d2d8:	add	r2, sp, #72	; 0x48
   6d2dc:	mov	r1, #27
   6d2e0:	mov	r0, r7
   6d2e4:	bl	1d0e0 <fputs@plt+0xbf48>
   6d2e8:	mov	r4, r0
   6d2ec:	mov	r3, fp
   6d2f0:	add	r2, sp, #96	; 0x60
   6d2f4:	mov	r1, #27
   6d2f8:	mov	r0, r7
   6d2fc:	bl	1d0e0 <fputs@plt+0xbf48>
   6d300:	str	fp, [sp]
   6d304:	mov	r3, r0
   6d308:	mov	r2, r4
   6d30c:	mov	r1, #122	; 0x7a
   6d310:	ldr	r0, [sp, #24]
   6d314:	bl	35ea4 <fputs@plt+0x24d0c>
   6d318:	mov	r4, r0
   6d31c:	mov	r3, fp
   6d320:	add	r2, sp, #80	; 0x50
   6d324:	mov	r1, #27
   6d328:	mov	r0, r7
   6d32c:	bl	1d0e0 <fputs@plt+0xbf48>
   6d330:	str	r0, [sp, #40]	; 0x28
   6d334:	mov	r3, fp
   6d338:	add	r2, sp, #96	; 0x60
   6d33c:	mov	r1, #27
   6d340:	mov	r0, r7
   6d344:	bl	1d0e0 <fputs@plt+0xbf48>
   6d348:	str	fp, [sp]
   6d34c:	mov	r3, r0
   6d350:	ldr	r2, [sp, #40]	; 0x28
   6d354:	mov	r1, #122	; 0x7a
   6d358:	ldr	r0, [sp, #24]
   6d35c:	bl	35ea4 <fputs@plt+0x24d0c>
   6d360:	str	fp, [sp]
   6d364:	mov	r3, r0
   6d368:	mov	r2, r4
   6d36c:	mov	r1, #73	; 0x49
   6d370:	ldr	r0, [sp, #24]
   6d374:	bl	35ea4 <fputs@plt+0x24d0c>
   6d378:	mov	r2, r0
   6d37c:	ldr	r1, [sp, #32]
   6d380:	mov	r0, r7
   6d384:	bl	24004 <fputs@plt+0x12e6c>
   6d388:	str	r0, [sp, #32]
   6d38c:	cmp	r6, #6
   6d390:	beq	6d1b4 <fputs@plt+0x5c01c>
   6d394:	cmp	r6, #9
   6d398:	beq	6d3ec <fputs@plt+0x5c254>
   6d39c:	cmp	r6, #8
   6d3a0:	beq	6d438 <fputs@plt+0x5c2a0>
   6d3a4:	str	fp, [sp]
   6d3a8:	mov	r3, fp
   6d3ac:	mov	r2, fp
   6d3b0:	mov	r1, #101	; 0x65
   6d3b4:	ldr	r0, [sp, #24]
   6d3b8:	bl	35ea4 <fputs@plt+0x24d0c>
   6d3bc:	mov	r2, r0
   6d3c0:	ldr	r1, [sp, #48]	; 0x30
   6d3c4:	ldr	r4, [sp, #24]
   6d3c8:	mov	r0, r4
   6d3cc:	bl	2ce34 <fputs@plt+0x1bc9c>
   6d3d0:	mov	r1, r0
   6d3d4:	str	r0, [sp, #48]	; 0x30
   6d3d8:	mov	r3, fp
   6d3dc:	add	r2, sp, #88	; 0x58
   6d3e0:	mov	r0, r4
   6d3e4:	bl	1d088 <fputs@plt+0xbef0>
   6d3e8:	b	6d1b4 <fputs@plt+0x5c01c>
   6d3ec:	mov	r3, fp
   6d3f0:	add	r2, sp, #80	; 0x50
   6d3f4:	mov	r1, #27
   6d3f8:	mov	r0, r7
   6d3fc:	bl	1d0e0 <fputs@plt+0xbf48>
   6d400:	mov	r4, r0
   6d404:	mov	r3, fp
   6d408:	add	r2, sp, #96	; 0x60
   6d40c:	mov	r1, #27
   6d410:	mov	r0, r7
   6d414:	bl	1d0e0 <fputs@plt+0xbf48>
   6d418:	str	fp, [sp]
   6d41c:	mov	r3, r0
   6d420:	mov	r2, r4
   6d424:	mov	r1, #122	; 0x7a
   6d428:	ldr	r0, [sp, #24]
   6d42c:	bl	35ea4 <fputs@plt+0x24d0c>
   6d430:	mov	r2, r0
   6d434:	b	6d3c0 <fputs@plt+0x5c228>
   6d438:	ldr	r3, [r8]
   6d43c:	ldr	r3, [r3, #4]
   6d440:	add	r9, r3, r9
   6d444:	ldr	r1, [r9, #4]
   6d448:	cmp	r1, #0
   6d44c:	beq	6d464 <fputs@plt+0x5c2cc>
   6d450:	mov	r2, fp
   6d454:	mov	r0, r7
   6d458:	bl	20f5c <fputs@plt+0xfdc4>
   6d45c:	mov	r2, r0
   6d460:	b	6d3c0 <fputs@plt+0x5c228>
   6d464:	str	fp, [sp]
   6d468:	mov	r3, fp
   6d46c:	mov	r2, fp
   6d470:	mov	r1, #101	; 0x65
   6d474:	ldr	r0, [sp, #24]
   6d478:	bl	35ea4 <fputs@plt+0x24d0c>
   6d47c:	mov	r2, r0
   6d480:	b	6d3c0 <fputs@plt+0x5c228>
   6d484:	mov	r4, r7
   6d488:	ldr	r1, [sp, #68]	; 0x44
   6d48c:	mov	r0, r4
   6d490:	bl	1fc00 <fputs@plt+0xea68>
   6d494:	ldr	r3, [r8]
   6d498:	ldr	r9, [r3]
   6d49c:	mov	r0, r9
   6d4a0:	bl	1b3e0 <fputs@plt+0xa248>
   6d4a4:	mov	r7, r0
   6d4a8:	ldr	r3, [sp, #52]	; 0x34
   6d4ac:	cmp	r3, #6
   6d4b0:	strne	fp, [sp, #40]	; 0x28
   6d4b4:	beq	6d710 <fputs@plt+0x5c578>
   6d4b8:	ldr	r3, [r4, #256]	; 0x100
   6d4bc:	add	r3, r3, #1
   6d4c0:	str	r3, [r4, #256]	; 0x100
   6d4c4:	add	r2, r7, #73	; 0x49
   6d4c8:	mov	r3, fp
   6d4cc:	mov	r0, r4
   6d4d0:	bl	1c1a4 <fputs@plt+0xb00c>
   6d4d4:	subs	r5, r0, #0
   6d4d8:	moveq	r6, fp
   6d4dc:	beq	6d570 <fputs@plt+0x5c3d8>
   6d4e0:	add	r6, r5, #36	; 0x24
   6d4e4:	str	r6, [r5, #28]
   6d4e8:	add	r0, r5, #72	; 0x48
   6d4ec:	str	r0, [r5, #48]	; 0x30
   6d4f0:	mov	r2, r7
   6d4f4:	mov	r1, r9
   6d4f8:	bl	11000 <memcpy@plt>
   6d4fc:	mov	r2, #1
   6d500:	ldr	r1, [sp, #28]
   6d504:	mov	r0, r4
   6d508:	bl	20f5c <fputs@plt+0xfdc4>
   6d50c:	str	r0, [r5, #52]	; 0x34
   6d510:	mov	r2, #1
   6d514:	ldr	r1, [sp, #48]	; 0x30
   6d518:	mov	r0, r4
   6d51c:	bl	207a0 <fputs@plt+0xf608>
   6d520:	str	r0, [r5, #56]	; 0x38
   6d524:	mov	r2, #1
   6d528:	ldr	r1, [sp, #40]	; 0x28
   6d52c:	mov	r0, r4
   6d530:	bl	20a84 <fputs@plt+0xf8ec>
   6d534:	str	r0, [r5, #44]	; 0x2c
   6d538:	ldr	r2, [sp, #32]
   6d53c:	cmp	r2, #0
   6d540:	beq	6d570 <fputs@plt+0x5c3d8>
   6d544:	str	fp, [sp]
   6d548:	mov	r3, fp
   6d54c:	mov	r1, #19
   6d550:	ldr	r0, [sp, #24]
   6d554:	bl	35ea4 <fputs@plt+0x24d0c>
   6d558:	mov	r1, r0
   6d55c:	str	r0, [sp, #32]
   6d560:	mov	r2, #1
   6d564:	mov	r0, r4
   6d568:	bl	20f5c <fputs@plt+0xfdc4>
   6d56c:	str	r0, [r5, #12]
   6d570:	ldr	r3, [r4, #256]	; 0x100
   6d574:	sub	r3, r3, #1
   6d578:	str	r3, [r4, #256]	; 0x100
   6d57c:	ldr	r1, [sp, #28]
   6d580:	mov	r0, r4
   6d584:	bl	23ba4 <fputs@plt+0x12a0c>
   6d588:	ldr	r1, [sp, #32]
   6d58c:	mov	r0, r4
   6d590:	bl	23ba4 <fputs@plt+0x12a0c>
   6d594:	ldr	r1, [sp, #48]	; 0x30
   6d598:	mov	r0, r4
   6d59c:	bl	23c38 <fputs@plt+0x12aa0>
   6d5a0:	ldr	r1, [sp, #40]	; 0x28
   6d5a4:	mov	r0, r4
   6d5a8:	bl	23b94 <fputs@plt+0x129fc>
   6d5ac:	ldrb	r3, [r4, #69]	; 0x45
   6d5b0:	cmp	r3, #1
   6d5b4:	beq	6d794 <fputs@plt+0x5c5fc>
   6d5b8:	ldr	r3, [sp, #52]	; 0x34
   6d5bc:	cmp	r3, #6
   6d5c0:	beq	6d7a4 <fputs@plt+0x5c60c>
   6d5c4:	cmp	r3, #9
   6d5c8:	beq	6d7b0 <fputs@plt+0x5c618>
   6d5cc:	mov	r3, #110	; 0x6e
   6d5d0:	strb	r3, [r6]
   6d5d4:	str	r5, [r6, #4]
   6d5d8:	ldr	r3, [sl, #64]	; 0x40
   6d5dc:	str	r3, [r5, #20]
   6d5e0:	ldr	r3, [sl, #64]	; 0x40
   6d5e4:	str	r3, [r5, #24]
   6d5e8:	ldr	r3, [sp, #56]	; 0x38
   6d5ec:	str	r5, [r3, #28]
   6d5f0:	ldr	r3, [sp, #36]	; 0x24
   6d5f4:	cmp	r3, #0
   6d5f8:	movne	r3, #110	; 0x6e
   6d5fc:	moveq	r3, #109	; 0x6d
   6d600:	strb	r3, [r5, #8]
   6d604:	cmp	r5, #0
   6d608:	beq	6d62c <fputs@plt+0x5c494>
   6d60c:	str	fp, [sp, #4]
   6d610:	mov	r3, #2
   6d614:	str	r3, [sp]
   6d618:	ldr	r3, [sp, #60]	; 0x3c
   6d61c:	mov	r2, sl
   6d620:	mov	r1, r5
   6d624:	ldr	r0, [sp, #24]
   6d628:	bl	6d0a4 <fputs@plt+0x5bf0c>
   6d62c:	ldr	r8, [r8, #12]
   6d630:	cmp	r8, #0
   6d634:	beq	6d7e4 <fputs@plt+0x5c64c>
   6d638:	ldr	r3, [sp, #144]	; 0x90
   6d63c:	cmp	r3, #0
   6d640:	beq	6d660 <fputs@plt+0x5c4c8>
   6d644:	ldr	r3, [sp, #148]	; 0x94
   6d648:	ldr	r2, [sp, #144]	; 0x90
   6d64c:	mov	r1, r8
   6d650:	mov	r0, sl
   6d654:	bl	19168 <fputs@plt+0x7fd0>
   6d658:	cmp	r0, #0
   6d65c:	beq	6d62c <fputs@plt+0x5c494>
   6d660:	ldr	r3, [sp, #24]
   6d664:	ldr	r4, [r3]
   6d668:	ldr	r3, [sp, #36]	; 0x24
   6d66c:	adds	r3, r3, #0
   6d670:	movne	r3, #1
   6d674:	add	r2, r8, r3
   6d678:	ldrb	r2, [r2, #25]
   6d67c:	str	r2, [sp, #52]	; 0x34
   6d680:	mov	r6, r2
   6d684:	cmp	r2, #6
   6d688:	beq	6d194 <fputs@plt+0x5bffc>
   6d68c:	add	r3, r8, r3, lsl #2
   6d690:	str	r3, [sp, #56]	; 0x38
   6d694:	ldr	r5, [r3, #28]
   6d698:	ldr	r3, [sp, #52]	; 0x34
   6d69c:	adds	r3, r3, #0
   6d6a0:	movne	r3, #1
   6d6a4:	cmp	r5, #0
   6d6a8:	movne	r3, #0
   6d6ac:	cmp	r3, #0
   6d6b0:	beq	6d604 <fputs@plt+0x5c46c>
   6d6b4:	str	fp, [sp, #64]	; 0x40
   6d6b8:	str	fp, [sp, #68]	; 0x44
   6d6bc:	add	r3, sp, #68	; 0x44
   6d6c0:	str	r3, [sp]
   6d6c4:	add	r3, sp, #64	; 0x40
   6d6c8:	mov	r2, r8
   6d6cc:	mov	r1, sl
   6d6d0:	ldr	r0, [sp, #24]
   6d6d4:	bl	3757c <fputs@plt+0x263e4>
   6d6d8:	subs	r5, r0, #0
   6d6dc:	bne	6d62c <fputs@plt+0x5c494>
   6d6e0:	ldr	r3, [r8, #20]
   6d6e4:	cmp	r3, #0
   6d6e8:	ble	6d700 <fputs@plt+0x5c568>
   6d6ec:	str	fp, [sp, #48]	; 0x30
   6d6f0:	str	fp, [sp, #32]
   6d6f4:	str	fp, [sp, #28]
   6d6f8:	mov	r7, r4
   6d6fc:	b	6d1c4 <fputs@plt+0x5c02c>
   6d700:	str	fp, [sp, #48]	; 0x30
   6d704:	str	fp, [sp, #32]
   6d708:	str	fp, [sp, #28]
   6d70c:	b	6d488 <fputs@plt+0x5c2f0>
   6d710:	str	r9, [sp, #96]	; 0x60
   6d714:	str	r0, [sp, #100]	; 0x64
   6d718:	ldr	r2, [pc, #208]	; 6d7f0 <fputs@plt+0x5c658>
   6d71c:	mov	r1, #57	; 0x39
   6d720:	mov	r0, r4
   6d724:	bl	1d33c <fputs@plt+0xc1a4>
   6d728:	subs	r2, r0, #0
   6d72c:	movne	r3, #2
   6d730:	strbne	r3, [r2, #1]
   6d734:	mov	r1, fp
   6d738:	ldr	r6, [sp, #24]
   6d73c:	mov	r0, r6
   6d740:	bl	2ce34 <fputs@plt+0x1bc9c>
   6d744:	mov	r5, r0
   6d748:	mov	r3, fp
   6d74c:	add	r2, sp, #96	; 0x60
   6d750:	mov	r1, fp
   6d754:	mov	r0, r4
   6d758:	bl	2c884 <fputs@plt+0x1b6ec>
   6d75c:	str	fp, [sp, #20]
   6d760:	str	fp, [sp, #16]
   6d764:	str	fp, [sp, #12]
   6d768:	str	fp, [sp, #8]
   6d76c:	str	fp, [sp, #4]
   6d770:	str	fp, [sp]
   6d774:	ldr	r3, [sp, #28]
   6d778:	mov	r2, r0
   6d77c:	mov	r1, r5
   6d780:	mov	r0, r6
   6d784:	bl	2d00c <fputs@plt+0x1be74>
   6d788:	str	r0, [sp, #40]	; 0x28
   6d78c:	str	fp, [sp, #28]
   6d790:	b	6d4b8 <fputs@plt+0x5c320>
   6d794:	mov	r1, r5
   6d798:	mov	r0, r4
   6d79c:	bl	24870 <fputs@plt+0x136d8>
   6d7a0:	b	6d62c <fputs@plt+0x5c494>
   6d7a4:	mov	r3, #119	; 0x77
   6d7a8:	strb	r3, [r6]
   6d7ac:	b	6d5d4 <fputs@plt+0x5c43c>
   6d7b0:	ldr	r3, [sp, #36]	; 0x24
   6d7b4:	cmp	r3, #0
   6d7b8:	bne	6d5cc <fputs@plt+0x5c434>
   6d7bc:	mov	r3, #109	; 0x6d
   6d7c0:	strb	r3, [r6]
   6d7c4:	str	r5, [r6, #4]
   6d7c8:	ldr	r2, [sl, #64]	; 0x40
   6d7cc:	str	r2, [r5, #20]
   6d7d0:	ldr	r2, [sl, #64]	; 0x40
   6d7d4:	str	r2, [r5, #24]
   6d7d8:	ldr	r2, [sp, #56]	; 0x38
   6d7dc:	str	r5, [r2, #28]
   6d7e0:	b	6d600 <fputs@plt+0x5c468>
   6d7e4:	add	sp, sp, #108	; 0x6c
   6d7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6d7ec:	andeq	r2, r8, r8, lsr #12
   6d7f0:	andeq	r5, r8, r8, lsl #21
   6d7f4:	push	{r4, r5, r6, r7, r8, lr}
   6d7f8:	sub	sp, sp, #8
   6d7fc:	mov	r8, r0
   6d800:	mov	r5, r2
   6d804:	mov	r7, r3
   6d808:	ldr	r6, [sp, #32]
   6d80c:	subs	r4, r1, #0
   6d810:	bne	6d828 <fputs@plt+0x5c690>
   6d814:	add	sp, sp, #8
   6d818:	pop	{r4, r5, r6, r7, r8, pc}
   6d81c:	ldr	r4, [r4, #32]
   6d820:	cmp	r4, #0
   6d824:	beq	6d814 <fputs@plt+0x5c67c>
   6d828:	ldrb	r3, [r4, #8]
   6d82c:	cmp	r3, r5
   6d830:	bne	6d81c <fputs@plt+0x5c684>
   6d834:	ldrb	r3, [r4, #9]
   6d838:	cmp	r3, r6
   6d83c:	bne	6d81c <fputs@plt+0x5c684>
   6d840:	mov	r1, r7
   6d844:	ldr	r0, [r4, #16]
   6d848:	bl	19874 <fputs@plt+0x86dc>
   6d84c:	cmp	r0, #0
   6d850:	beq	6d81c <fputs@plt+0x5c684>
   6d854:	ldr	r3, [sp, #48]	; 0x30
   6d858:	str	r3, [sp, #4]
   6d85c:	ldr	r3, [sp, #44]	; 0x2c
   6d860:	str	r3, [sp]
   6d864:	ldr	r3, [sp, #40]	; 0x28
   6d868:	ldr	r2, [sp, #36]	; 0x24
   6d86c:	mov	r1, r4
   6d870:	mov	r0, r8
   6d874:	bl	6d0a4 <fputs@plt+0x5bf0c>
   6d878:	b	6d81c <fputs@plt+0x5c684>
   6d87c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d880:	sub	sp, sp, #60	; 0x3c
   6d884:	mov	r7, r0
   6d888:	mov	r5, r1
   6d88c:	str	r2, [sp, #28]
   6d890:	str	r3, [sp, #24]
   6d894:	ldrsh	r3, [sp, #104]	; 0x68
   6d898:	str	r3, [sp, #44]	; 0x2c
   6d89c:	ldrb	r3, [sp, #108]	; 0x6c
   6d8a0:	str	r3, [sp, #52]	; 0x34
   6d8a4:	ldrb	fp, [sp, #112]	; 0x70
   6d8a8:	ldrb	r3, [sp, #116]	; 0x74
   6d8ac:	mov	r4, r3
   6d8b0:	str	r3, [sp, #48]	; 0x30
   6d8b4:	ldr	r8, [r0, #8]
   6d8b8:	mov	r0, r8
   6d8bc:	bl	2ae08 <fputs@plt+0x19c70>
   6d8c0:	str	r0, [sp, #36]	; 0x24
   6d8c4:	ldrb	r3, [r5, #42]	; 0x2a
   6d8c8:	and	r3, r3, #32
   6d8cc:	cmp	r3, #0
   6d8d0:	moveq	r3, #70	; 0x46
   6d8d4:	movne	r3, #68	; 0x44
   6d8d8:	str	r3, [sp, #40]	; 0x28
   6d8dc:	cmp	r4, #0
   6d8e0:	beq	6d98c <fputs@plt+0x5c7f4>
   6d8e4:	mov	r3, #0
   6d8e8:	mov	r2, r3
   6d8ec:	mov	r1, r5
   6d8f0:	mov	r0, r7
   6d8f4:	bl	1925c <fputs@plt+0x80c4>
   6d8f8:	ldr	r1, [sp, #28]
   6d8fc:	cmp	r1, #0
   6d900:	cmpeq	r0, #0
   6d904:	beq	6daf8 <fputs@plt+0x5c960>
   6d908:	str	fp, [sp, #8]
   6d90c:	str	r5, [sp, #4]
   6d910:	mov	r3, #3
   6d914:	str	r3, [sp]
   6d918:	mov	r3, #0
   6d91c:	mov	r2, r3
   6d920:	mov	r0, r7
   6d924:	bl	6d00c <fputs@plt+0x5be74>
   6d928:	mov	r6, r0
   6d92c:	mov	r1, r5
   6d930:	mov	r0, r7
   6d934:	bl	377f8 <fputs@plt+0x26660>
   6d938:	orr	r6, r6, r0
   6d93c:	ldr	r9, [r7, #76]	; 0x4c
   6d940:	add	r3, r9, #1
   6d944:	mov	r2, r3
   6d948:	str	r3, [sp, #32]
   6d94c:	ldrsh	r3, [r5, #34]	; 0x22
   6d950:	add	r3, r3, #1
   6d954:	add	r3, r3, r9
   6d958:	str	r3, [r7, #76]	; 0x4c
   6d95c:	mov	r3, r2
   6d960:	ldr	r2, [sp, #100]	; 0x64
   6d964:	mov	r1, #30
   6d968:	mov	r0, r8
   6d96c:	bl	2b55c <fputs@plt+0x1a3c4>
   6d970:	ldrsh	r3, [r5, #34]	; 0x22
   6d974:	cmp	r3, #0
   6d978:	ble	6d9fc <fputs@plt+0x5c864>
   6d97c:	mov	r4, #0
   6d980:	add	r9, r9, #2
   6d984:	mov	sl, #1
   6d988:	b	6d9e0 <fputs@plt+0x5c848>
   6d98c:	ldr	r3, [sp, #44]	; 0x2c
   6d990:	str	r3, [sp, #4]
   6d994:	ldr	r3, [sp, #100]	; 0x64
   6d998:	str	r3, [sp]
   6d99c:	mov	r3, r0
   6d9a0:	ldr	r2, [sp, #24]
   6d9a4:	ldr	r1, [sp, #40]	; 0x28
   6d9a8:	mov	r0, r8
   6d9ac:	bl	2b01c <fputs@plt+0x19e84>
   6d9b0:	b	6d8e4 <fputs@plt+0x5c74c>
   6d9b4:	add	r3, r9, r4
   6d9b8:	str	r3, [sp]
   6d9bc:	mov	r3, r4
   6d9c0:	ldr	r2, [sp, #24]
   6d9c4:	mov	r1, r5
   6d9c8:	mov	r0, r8
   6d9cc:	bl	3df5c <fputs@plt+0x2cdc4>
   6d9d0:	add	r4, r4, #1
   6d9d4:	ldrsh	r3, [r5, #34]	; 0x22
   6d9d8:	cmp	r3, r4
   6d9dc:	ble	6d9fc <fputs@plt+0x5c864>
   6d9e0:	cmn	r6, #1
   6d9e4:	beq	6d9b4 <fputs@plt+0x5c81c>
   6d9e8:	cmp	r4, #31
   6d9ec:	bgt	6d9d0 <fputs@plt+0x5c838>
   6d9f0:	ands	r3, r6, sl, lsl r4
   6d9f4:	beq	6d9d0 <fputs@plt+0x5c838>
   6d9f8:	b	6d9b4 <fputs@plt+0x5c81c>
   6d9fc:	ldr	r4, [r8, #32]
   6da00:	ldr	r3, [sp, #36]	; 0x24
   6da04:	str	r3, [sp, #16]
   6da08:	str	fp, [sp, #12]
   6da0c:	ldr	r3, [sp, #32]
   6da10:	str	r3, [sp, #8]
   6da14:	str	r5, [sp, #4]
   6da18:	mov	r3, #1
   6da1c:	str	r3, [sp]
   6da20:	mov	r3, #0
   6da24:	mov	r2, #109	; 0x6d
   6da28:	ldr	r1, [sp, #28]
   6da2c:	mov	r0, r7
   6da30:	bl	6d7f4 <fputs@plt+0x5c65c>
   6da34:	ldr	r3, [r8, #32]
   6da38:	cmp	r3, r4
   6da3c:	bgt	6dad0 <fputs@plt+0x5c938>
   6da40:	mov	r3, #0
   6da44:	str	r3, [sp, #4]
   6da48:	str	r3, [sp]
   6da4c:	ldr	r2, [sp, #32]
   6da50:	mov	r1, r5
   6da54:	mov	r0, r7
   6da58:	bl	6ad08 <fputs@plt+0x59b70>
   6da5c:	ldr	r3, [r5, #12]
   6da60:	cmp	r3, #0
   6da64:	beq	6db04 <fputs@plt+0x5c96c>
   6da68:	mov	r4, #0
   6da6c:	str	r4, [sp, #4]
   6da70:	str	r4, [sp]
   6da74:	ldr	r9, [sp, #32]
   6da78:	mov	r3, r9
   6da7c:	mov	r2, r4
   6da80:	mov	r1, r5
   6da84:	mov	r0, r7
   6da88:	bl	6d148 <fputs@plt+0x5bfb0>
   6da8c:	ldr	r6, [sp, #36]	; 0x24
   6da90:	str	r6, [sp, #16]
   6da94:	str	fp, [sp, #12]
   6da98:	str	r9, [sp, #8]
   6da9c:	str	r5, [sp, #4]
   6daa0:	mov	r3, #2
   6daa4:	str	r3, [sp]
   6daa8:	mov	r3, r4
   6daac:	mov	r2, #109	; 0x6d
   6dab0:	ldr	r1, [sp, #28]
   6dab4:	mov	r0, r7
   6dab8:	bl	6d7f4 <fputs@plt+0x5c65c>
   6dabc:	mov	r1, r6
   6dac0:	mov	r0, r8
   6dac4:	bl	1712c <fputs@plt+0x5f94>
   6dac8:	add	sp, sp, #60	; 0x3c
   6dacc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dad0:	ldr	r3, [sp, #44]	; 0x2c
   6dad4:	str	r3, [sp, #4]
   6dad8:	ldr	r3, [sp, #100]	; 0x64
   6dadc:	str	r3, [sp]
   6dae0:	ldr	r3, [sp, #36]	; 0x24
   6dae4:	ldr	r2, [sp, #24]
   6dae8:	ldr	r1, [sp, #40]	; 0x28
   6daec:	mov	r0, r8
   6daf0:	bl	2b01c <fputs@plt+0x19e84>
   6daf4:	b	6da40 <fputs@plt+0x5c8a8>
   6daf8:	mov	r3, #0
   6dafc:	str	r3, [sp, #32]
   6db00:	b	6da5c <fputs@plt+0x5c8c4>
   6db04:	ldr	r3, [sp, #120]	; 0x78
   6db08:	str	r3, [sp, #4]
   6db0c:	mov	r3, #0
   6db10:	str	r3, [sp]
   6db14:	ldr	r3, [sp, #96]	; 0x60
   6db18:	ldr	r6, [sp, #24]
   6db1c:	mov	r2, r6
   6db20:	mov	r1, r5
   6db24:	mov	r0, r7
   6db28:	bl	5cfb8 <fputs@plt+0x4be20>
   6db2c:	ldr	r4, [sp, #52]	; 0x34
   6db30:	adds	r3, r4, #0
   6db34:	movne	r3, #1
   6db38:	mov	r2, r6
   6db3c:	mov	r1, #95	; 0x5f
   6db40:	mov	r0, r8
   6db44:	bl	2b55c <fputs@plt+0x1a3c4>
   6db48:	cmp	r4, #0
   6db4c:	bne	6db98 <fputs@plt+0x5ca00>
   6db50:	ldr	r3, [sp, #48]	; 0x30
   6db54:	cmp	r3, #0
   6db58:	bne	6dbb0 <fputs@plt+0x5ca18>
   6db5c:	ldr	r3, [sp, #120]	; 0x78
   6db60:	cmp	r3, #0
   6db64:	blt	6db88 <fputs@plt+0x5c9f0>
   6db68:	ldr	r2, [sp, #120]	; 0x78
   6db6c:	mov	r1, #95	; 0x5f
   6db70:	mov	r0, r8
   6db74:	bl	2b4f0 <fputs@plt+0x1a358>
   6db78:	ldr	r3, [sp, #48]	; 0x30
   6db7c:	cmp	r3, #2
   6db80:	movne	r3, #0
   6db84:	str	r3, [sp, #48]	; 0x30
   6db88:	ldr	r1, [sp, #48]	; 0x30
   6db8c:	mov	r0, r8
   6db90:	bl	17154 <fputs@plt+0x5fbc>
   6db94:	b	6da68 <fputs@plt+0x5c8d0>
   6db98:	mov	r3, #0
   6db9c:	ldr	r2, [r5]
   6dba0:	mvn	r1, #0
   6dba4:	mov	r0, r8
   6dba8:	bl	23538 <fputs@plt+0x123a0>
   6dbac:	b	6db50 <fputs@plt+0x5c9b8>
   6dbb0:	mov	r1, #4
   6dbb4:	mov	r0, r8
   6dbb8:	bl	17154 <fputs@plt+0x5fbc>
   6dbbc:	ldr	r3, [sp, #120]	; 0x78
   6dbc0:	cmp	r3, #0
   6dbc4:	bge	6db68 <fputs@plt+0x5c9d0>
   6dbc8:	b	6db78 <fputs@plt+0x5c9e0>
   6dbcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dbd0:	sub	sp, sp, #164	; 0xa4
   6dbd4:	mov	r6, r1
   6dbd8:	str	r2, [sp, #32]
   6dbdc:	mov	r3, #0
   6dbe0:	str	r3, [sp, #156]	; 0x9c
   6dbe4:	str	r3, [sp, #152]	; 0x98
   6dbe8:	str	r3, [sp, #144]	; 0x90
   6dbec:	str	r3, [sp, #148]	; 0x94
   6dbf0:	ldr	r4, [r0]
   6dbf4:	ldr	r3, [r0, #68]	; 0x44
   6dbf8:	cmp	r3, #0
   6dbfc:	movne	r9, #0
   6dc00:	bne	6dc18 <fputs@plt+0x5ca80>
   6dc04:	mov	r5, r0
   6dc08:	ldrb	r3, [r4, #69]	; 0x45
   6dc0c:	cmp	r3, #0
   6dc10:	movne	r9, #0
   6dc14:	beq	6dc5c <fputs@plt+0x5cac4>
   6dc18:	ldr	r3, [sp, #148]	; 0x94
   6dc1c:	cmp	r3, #0
   6dc20:	ldrne	r2, [sp, #144]	; 0x90
   6dc24:	strne	r2, [r3, #496]	; 0x1f0
   6dc28:	movne	r3, #0
   6dc2c:	strne	r3, [sp, #148]	; 0x94
   6dc30:	mov	r1, r6
   6dc34:	mov	r0, r4
   6dc38:	bl	23a04 <fputs@plt+0x1286c>
   6dc3c:	ldr	r1, [sp, #32]
   6dc40:	mov	r0, r4
   6dc44:	bl	23ba4 <fputs@plt+0x12a0c>
   6dc48:	mov	r1, r9
   6dc4c:	mov	r0, r4
   6dc50:	bl	1fc00 <fputs@plt+0xea68>
   6dc54:	add	sp, sp, #164	; 0xa4
   6dc58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dc5c:	bl	6acac <fputs@plt+0x59b14>
   6dc60:	subs	fp, r0, #0
   6dc64:	moveq	r9, #0
   6dc68:	beq	6dc18 <fputs@plt+0x5ca80>
   6dc6c:	mov	r3, #0
   6dc70:	str	r3, [sp]
   6dc74:	mov	r2, #109	; 0x6d
   6dc78:	mov	r1, fp
   6dc7c:	mov	r0, r5
   6dc80:	bl	198e0 <fputs@plt+0x8748>
   6dc84:	ldr	r3, [fp, #12]
   6dc88:	str	r3, [sp, #36]	; 0x24
   6dc8c:	subs	r7, r0, #0
   6dc90:	movne	r3, #1
   6dc94:	strne	r3, [sp, #40]	; 0x28
   6dc98:	beq	6e190 <fputs@plt+0x5cff8>
   6dc9c:	mov	r1, fp
   6dca0:	mov	r0, r5
   6dca4:	bl	4f8c4 <fputs@plt+0x3e72c>
   6dca8:	cmp	r0, #0
   6dcac:	movne	r9, #0
   6dcb0:	bne	6dc18 <fputs@plt+0x5ca80>
   6dcb4:	adds	r2, r7, #0
   6dcb8:	movne	r2, #1
   6dcbc:	mov	r1, fp
   6dcc0:	mov	r0, r5
   6dcc4:	bl	374c4 <fputs@plt+0x2632c>
   6dcc8:	subs	r8, r0, #0
   6dccc:	movne	r9, #0
   6dcd0:	bne	6dc18 <fputs@plt+0x5ca80>
   6dcd4:	ldr	r1, [fp, #64]	; 0x40
   6dcd8:	mov	r0, r4
   6dcdc:	bl	19604 <fputs@plt+0x846c>
   6dce0:	mov	r9, r0
   6dce4:	ldr	r2, [fp]
   6dce8:	ldr	r3, [r4, #16]
   6dcec:	ldr	r3, [r3, r0, lsl #4]
   6dcf0:	str	r3, [sp]
   6dcf4:	mov	r3, #0
   6dcf8:	mov	r1, #9
   6dcfc:	mov	r0, r5
   6dd00:	bl	3573c <fputs@plt+0x245a4>
   6dd04:	mov	sl, r0
   6dd08:	cmp	r0, #1
   6dd0c:	moveq	r9, #0
   6dd10:	beq	6dc18 <fputs@plt+0x5ca80>
   6dd14:	ldr	r3, [r5, #72]	; 0x48
   6dd18:	str	r3, [sp, #48]	; 0x30
   6dd1c:	add	r2, r3, #1
   6dd20:	str	r2, [sp, #56]	; 0x38
   6dd24:	str	r2, [r5, #72]	; 0x48
   6dd28:	str	r3, [r6, #52]	; 0x34
   6dd2c:	ldr	r2, [fp, #8]
   6dd30:	cmp	r2, #0
   6dd34:	beq	6dd54 <fputs@plt+0x5cbbc>
   6dd38:	ldr	r3, [r5, #72]	; 0x48
   6dd3c:	add	r3, r3, #1
   6dd40:	str	r3, [r5, #72]	; 0x48
   6dd44:	ldr	r2, [r2, #20]
   6dd48:	add	r8, r8, #1
   6dd4c:	cmp	r2, #0
   6dd50:	bne	6dd38 <fputs@plt+0x5cba0>
   6dd54:	ldr	r3, [sp, #36]	; 0x24
   6dd58:	cmp	r3, #0
   6dd5c:	ldrne	r3, [fp]
   6dd60:	strne	r5, [sp, #148]	; 0x94
   6dd64:	ldrne	r2, [r5, #496]	; 0x1f0
   6dd68:	strne	r2, [sp, #144]	; 0x90
   6dd6c:	strne	r3, [r5, #496]	; 0x1f0
   6dd70:	mov	r0, r5
   6dd74:	bl	2afc0 <fputs@plt+0x19e28>
   6dd78:	subs	r3, r0, #0
   6dd7c:	str	r3, [sp, #44]	; 0x2c
   6dd80:	beq	6e604 <fputs@plt+0x5d46c>
   6dd84:	ldrb	r3, [r5, #18]
   6dd88:	cmp	r3, #0
   6dd8c:	moveq	r2, r0
   6dd90:	moveq	r3, r2
   6dd94:	ldrbeq	r3, [r3, #89]	; 0x59
   6dd98:	orreq	r3, r3, #4
   6dd9c:	strbeq	r3, [r2, #89]	; 0x59
   6dda0:	mov	r2, r9
   6dda4:	mov	r1, #1
   6dda8:	mov	r0, r5
   6ddac:	bl	52af4 <fputs@plt+0x4195c>
   6ddb0:	ldr	r3, [sp, #36]	; 0x24
   6ddb4:	cmp	r3, #0
   6ddb8:	beq	6dddc <fputs@plt+0x5cc44>
   6ddbc:	ldr	r3, [sp, #48]	; 0x30
   6ddc0:	ldr	r2, [sp, #32]
   6ddc4:	mov	r1, fp
   6ddc8:	mov	r0, r5
   6ddcc:	bl	5eb70 <fputs@plt+0x4d9d8>
   6ddd0:	ldr	r3, [sp, #48]	; 0x30
   6ddd4:	str	r3, [sp, #152]	; 0x98
   6ddd8:	str	r3, [sp, #156]	; 0x9c
   6dddc:	mov	r2, #32
   6dde0:	mov	r1, #0
   6dde4:	add	r0, sp, #112	; 0x70
   6dde8:	bl	10f64 <memset@plt>
   6ddec:	str	r5, [sp, #112]	; 0x70
   6ddf0:	str	r6, [sp, #116]	; 0x74
   6ddf4:	ldr	r1, [sp, #32]
   6ddf8:	add	r0, sp, #112	; 0x70
   6ddfc:	bl	35bc8 <fputs@plt+0x24a30>
   6de00:	subs	r3, r0, #0
   6de04:	str	r3, [sp, #52]	; 0x34
   6de08:	movne	r9, #0
   6de0c:	bne	6dc18 <fputs@plt+0x5ca80>
   6de10:	ldr	r3, [r4, #24]
   6de14:	tst	r3, #128	; 0x80
   6de18:	mvneq	r3, #0
   6de1c:	streq	r3, [sp, #80]	; 0x50
   6de20:	bne	6e1b4 <fputs@plt+0x5d01c>
   6de24:	ldr	r3, [sp, #40]	; 0x28
   6de28:	eor	r3, r3, #1
   6de2c:	ldr	r2, [sp, #32]
   6de30:	cmp	r2, #0
   6de34:	movne	r3, #0
   6de38:	andeq	r3, r3, #1
   6de3c:	cmp	sl, #0
   6de40:	movne	sl, #0
   6de44:	andeq	sl, r3, #1
   6de48:	cmp	sl, #0
   6de4c:	beq	6de5c <fputs@plt+0x5ccc4>
   6de50:	ldrb	r3, [fp, #42]	; 0x2a
   6de54:	tst	r3, #16
   6de58:	beq	6e1d8 <fputs@plt+0x5d040>
   6de5c:	ldr	r3, [sp, #40]	; 0x28
   6de60:	cmp	r3, #0
   6de64:	moveq	r9, #8192	; 0x2000
   6de68:	movne	r9, #0
   6de6c:	orr	r9, r9, #12
   6de70:	ldrb	r3, [fp, #42]	; 0x2a
   6de74:	tst	r3, #32
   6de78:	bne	6e268 <fputs@plt+0x5d0d0>
   6de7c:	ldr	r3, [r5, #76]	; 0x4c
   6de80:	add	r3, r3, #1
   6de84:	str	r3, [sp, #100]	; 0x64
   6de88:	str	r3, [r5, #76]	; 0x4c
   6de8c:	mov	r2, #0
   6de90:	mov	r1, #25
   6de94:	ldr	r0, [sp, #44]	; 0x2c
   6de98:	bl	2b55c <fputs@plt+0x1a3c4>
   6de9c:	ldr	r3, [sp, #52]	; 0x34
   6dea0:	str	r3, [sp, #92]	; 0x5c
   6dea4:	str	r3, [sp, #72]	; 0x48
   6dea8:	str	r3, [sp, #68]	; 0x44
   6deac:	mov	r3, #1
   6deb0:	str	r3, [sp, #64]	; 0x40
   6deb4:	mov	r3, #0
   6deb8:	str	r3, [sp, #60]	; 0x3c
   6debc:	ldr	r3, [sp, #56]	; 0x38
   6dec0:	str	r3, [sp, #8]
   6dec4:	str	r9, [sp, #4]
   6dec8:	mov	r3, #0
   6decc:	str	r3, [sp]
   6ded0:	ldr	r2, [sp, #32]
   6ded4:	mov	r1, r6
   6ded8:	mov	r0, r5
   6dedc:	bl	53158 <fputs@plt+0x41fc0>
   6dee0:	subs	r3, r0, #0
   6dee4:	mov	ip, r3
   6dee8:	str	r3, [sp, #76]	; 0x4c
   6deec:	moveq	r9, #0
   6def0:	beq	6dc18 <fputs@plt+0x5ca80>
   6def4:	mov	r2, r3
   6def8:	add	r3, sp, #104	; 0x68
   6defc:	ldr	r0, [r2, #60]!	; 0x3c
   6df00:	ldr	r1, [r2, #4]
   6df04:	stmia	r3!, {r0, r1}
   6df08:	ldrb	r3, [ip, #40]	; 0x28
   6df0c:	str	r3, [sp, #56]	; 0x38
   6df10:	ldr	r3, [r4, #24]
   6df14:	tst	r3, #128	; 0x80
   6df18:	bne	6e2dc <fputs@plt+0x5d144>
   6df1c:	ldr	r2, [sp, #60]	; 0x3c
   6df20:	cmp	r2, #0
   6df24:	beq	6e2f4 <fputs@plt+0x5d15c>
   6df28:	ldr	r3, [sp, #64]	; 0x40
   6df2c:	str	r3, [sp, #96]	; 0x60
   6df30:	cmp	r3, #0
   6df34:	ble	6df88 <fputs@plt+0x5cdf0>
   6df38:	ldr	sl, [sp, #68]	; 0x44
   6df3c:	lsl	r3, r3, #1
   6df40:	mov	r9, #0
   6df44:	str	r4, [sp, #84]	; 0x54
   6df48:	mov	r4, r2
   6df4c:	str	r7, [sp, #88]	; 0x58
   6df50:	mov	r7, r3
   6df54:	ldr	r3, [r4, #4]
   6df58:	ldrsh	r3, [r3, r9]
   6df5c:	str	sl, [sp]
   6df60:	ldr	r2, [sp, #48]	; 0x30
   6df64:	mov	r1, fp
   6df68:	ldr	r0, [sp, #44]	; 0x2c
   6df6c:	bl	3df5c <fputs@plt+0x2cdc4>
   6df70:	add	r9, r9, #2
   6df74:	add	sl, sl, #1
   6df78:	cmp	r7, r9
   6df7c:	bne	6df54 <fputs@plt+0x5cdbc>
   6df80:	ldr	r4, [sp, #84]	; 0x54
   6df84:	ldr	r7, [sp, #88]	; 0x58
   6df88:	ldr	r3, [sp, #56]	; 0x38
   6df8c:	cmp	r3, #0
   6df90:	bne	6e35c <fputs@plt+0x5d1c4>
   6df94:	ldr	sl, [r5, #76]	; 0x4c
   6df98:	add	sl, sl, #1
   6df9c:	str	sl, [r5, #76]	; 0x4c
   6dfa0:	ldr	r1, [sp, #60]	; 0x3c
   6dfa4:	ldr	r0, [r5]
   6dfa8:	bl	193a8 <fputs@plt+0x8210>
   6dfac:	ldr	r3, [sp, #96]	; 0x60
   6dfb0:	str	r3, [sp, #8]
   6dfb4:	str	r0, [sp, #4]
   6dfb8:	str	sl, [sp]
   6dfbc:	ldr	r2, [sp, #68]	; 0x44
   6dfc0:	mov	r1, #49	; 0x31
   6dfc4:	ldr	r8, [sp, #44]	; 0x2c
   6dfc8:	mov	r0, r8
   6dfcc:	bl	2b058 <fputs@plt+0x19ec0>
   6dfd0:	mov	r3, sl
   6dfd4:	ldr	r2, [sp, #72]	; 0x48
   6dfd8:	mov	r1, #110	; 0x6e
   6dfdc:	mov	r0, r8
   6dfe0:	bl	2b55c <fputs@plt+0x1a3c4>
   6dfe4:	mov	r3, #0
   6dfe8:	str	r3, [sp, #64]	; 0x40
   6dfec:	ldr	r0, [sp, #76]	; 0x4c
   6dff0:	bl	2bbc8 <fputs@plt+0x1aa30>
   6dff4:	ldr	r3, [sp, #36]	; 0x24
   6dff8:	cmp	r3, #0
   6dffc:	beq	6e614 <fputs@plt+0x5d47c>
   6e000:	ldr	r3, [sp, #52]	; 0x34
   6e004:	str	r3, [sp, #84]	; 0x54
   6e008:	mov	r9, #0
   6e00c:	ldr	r3, [sp, #56]	; 0x38
   6e010:	cmp	r3, #0
   6e014:	bne	6e488 <fputs@plt+0x5d2f0>
   6e018:	ldr	r3, [sp, #60]	; 0x3c
   6e01c:	cmp	r3, #0
   6e020:	beq	6e4c4 <fputs@plt+0x5d32c>
   6e024:	ldr	r2, [sp, #72]	; 0x48
   6e028:	mov	r1, #108	; 0x6c
   6e02c:	ldr	r0, [sp, #44]	; 0x2c
   6e030:	bl	2b4f0 <fputs@plt+0x1a358>
   6e034:	mov	r8, r0
   6e038:	mov	r3, sl
   6e03c:	ldr	r2, [sp, #72]	; 0x48
   6e040:	mov	r1, #101	; 0x65
   6e044:	ldr	r0, [sp, #44]	; 0x2c
   6e048:	bl	2b55c <fputs@plt+0x1a3c4>
   6e04c:	ldrb	r3, [fp, #42]	; 0x2a
   6e050:	tst	r3, #16
   6e054:	bne	6e654 <fputs@plt+0x5d4bc>
   6e058:	ldrb	r3, [r5, #18]
   6e05c:	clz	r3, r3
   6e060:	lsr	r3, r3, #5
   6e064:	ldr	r2, [sp, #40]	; 0x28
   6e068:	cmp	r2, #0
   6e06c:	mvnne	r2, #0
   6e070:	bne	6e084 <fputs@plt+0x5ceec>
   6e074:	ldr	r2, [sp, #108]	; 0x6c
   6e078:	ldr	r1, [sp, #156]	; 0x9c
   6e07c:	cmp	r2, r1
   6e080:	mvneq	r2, #0
   6e084:	str	r2, [sp, #24]
   6e088:	ldr	r2, [sp, #56]	; 0x38
   6e08c:	str	r2, [sp, #20]
   6e090:	mov	r2, #10
   6e094:	str	r2, [sp, #16]
   6e098:	str	r3, [sp, #12]
   6e09c:	ldr	r3, [sp, #64]	; 0x40
   6e0a0:	str	r3, [sp, #8]
   6e0a4:	str	sl, [sp, #4]
   6e0a8:	ldr	r3, [sp, #152]	; 0x98
   6e0ac:	str	r3, [sp]
   6e0b0:	ldr	r3, [sp, #156]	; 0x9c
   6e0b4:	mov	r2, r7
   6e0b8:	mov	r1, fp
   6e0bc:	mov	r0, r5
   6e0c0:	bl	6d87c <fputs@plt+0x5c6e4>
   6e0c4:	ldr	r3, [sp, #56]	; 0x38
   6e0c8:	cmp	r3, #0
   6e0cc:	bne	6e55c <fputs@plt+0x5d3c4>
   6e0d0:	ldr	r3, [sp, #60]	; 0x3c
   6e0d4:	cmp	r3, #0
   6e0d8:	beq	6e574 <fputs@plt+0x5d3dc>
   6e0dc:	add	r3, r8, #1
   6e0e0:	ldr	r2, [sp, #72]	; 0x48
   6e0e4:	mov	r1, #7
   6e0e8:	ldr	r7, [sp, #44]	; 0x2c
   6e0ec:	mov	r0, r7
   6e0f0:	bl	2b55c <fputs@plt+0x1a3c4>
   6e0f4:	mov	r1, r8
   6e0f8:	mov	r0, r7
   6e0fc:	bl	171a8 <fputs@plt+0x6010>
   6e100:	ldr	r3, [sp, #36]	; 0x24
   6e104:	cmp	r3, #0
   6e108:	beq	6e594 <fputs@plt+0x5d3fc>
   6e10c:	ldrb	r3, [r5, #18]
   6e110:	cmp	r3, #0
   6e114:	bne	6dc18 <fputs@plt+0x5ca80>
   6e118:	ldr	r3, [r5, #420]	; 0x1a4
   6e11c:	cmp	r3, #0
   6e120:	bne	6dc18 <fputs@plt+0x5ca80>
   6e124:	mov	r0, r5
   6e128:	bl	37df0 <fputs@plt+0x26c58>
   6e12c:	ldr	r3, [r4, #24]
   6e130:	tst	r3, #128	; 0x80
   6e134:	beq	6dc18 <fputs@plt+0x5ca80>
   6e138:	ldrb	r3, [r5, #18]
   6e13c:	cmp	r3, #0
   6e140:	bne	6dc18 <fputs@plt+0x5ca80>
   6e144:	ldr	r3, [r5, #420]	; 0x1a4
   6e148:	cmp	r3, #0
   6e14c:	bne	6dc18 <fputs@plt+0x5ca80>
   6e150:	mov	r3, #1
   6e154:	ldr	r2, [sp, #80]	; 0x50
   6e158:	mov	r1, #33	; 0x21
   6e15c:	ldr	r5, [sp, #44]	; 0x2c
   6e160:	mov	r0, r5
   6e164:	bl	2b55c <fputs@plt+0x1a3c4>
   6e168:	mov	r1, #1
   6e16c:	mov	r0, r5
   6e170:	bl	21838 <fputs@plt+0x106a0>
   6e174:	mov	r1, #0
   6e178:	str	r1, [sp]
   6e17c:	ldr	r3, [pc, #1324]	; 6e6b0 <fputs@plt+0x5d518>
   6e180:	mov	r2, r1
   6e184:	mov	r0, r5
   6e188:	bl	2a37c <fputs@plt+0x191e4>
   6e18c:	b	6dc18 <fputs@plt+0x5ca80>
   6e190:	mov	r3, #0
   6e194:	mov	r2, r3
   6e198:	mov	r1, fp
   6e19c:	mov	r0, r5
   6e1a0:	bl	1925c <fputs@plt+0x80c4>
   6e1a4:	adds	r3, r0, #0
   6e1a8:	movne	r3, #1
   6e1ac:	str	r3, [sp, #40]	; 0x28
   6e1b0:	b	6dc9c <fputs@plt+0x5cb04>
   6e1b4:	ldr	r3, [r5, #76]	; 0x4c
   6e1b8:	add	r3, r3, #1
   6e1bc:	str	r3, [sp, #80]	; 0x50
   6e1c0:	str	r3, [r5, #76]	; 0x4c
   6e1c4:	mov	r2, #0
   6e1c8:	mov	r1, #22
   6e1cc:	ldr	r0, [sp, #44]	; 0x2c
   6e1d0:	bl	2b55c <fputs@plt+0x1a3c4>
   6e1d4:	b	6de24 <fputs@plt+0x5cc8c>
   6e1d8:	ldr	r3, [fp]
   6e1dc:	str	r3, [sp]
   6e1e0:	mov	r3, #1
   6e1e4:	ldr	r2, [fp, #28]
   6e1e8:	mov	r1, r9
   6e1ec:	mov	r0, r5
   6e1f0:	bl	2ad2c <fputs@plt+0x19b94>
   6e1f4:	ldrb	r3, [fp, #42]	; 0x2a
   6e1f8:	tst	r3, #32
   6e1fc:	beq	6e238 <fputs@plt+0x5d0a0>
   6e200:	ldr	r8, [fp, #8]
   6e204:	cmp	r8, #0
   6e208:	beq	6e5fc <fputs@plt+0x5d464>
   6e20c:	mov	sl, #119	; 0x77
   6e210:	mov	r3, r9
   6e214:	ldr	r2, [r8, #44]	; 0x2c
   6e218:	mov	r1, sl
   6e21c:	ldr	r0, [sp, #44]	; 0x2c
   6e220:	bl	2b55c <fputs@plt+0x1a3c4>
   6e224:	ldr	r8, [r8, #20]
   6e228:	cmp	r8, #0
   6e22c:	bne	6e210 <fputs@plt+0x5d078>
   6e230:	mov	r9, #0
   6e234:	b	6e10c <fputs@plt+0x5cf74>
   6e238:	mvn	r3, #1
   6e23c:	str	r3, [sp, #8]
   6e240:	ldr	r3, [fp]
   6e244:	str	r3, [sp, #4]
   6e248:	ldr	r3, [sp, #80]	; 0x50
   6e24c:	str	r3, [sp]
   6e250:	mov	r3, r9
   6e254:	ldr	r2, [fp, #28]
   6e258:	mov	r1, #119	; 0x77
   6e25c:	ldr	r0, [sp, #44]	; 0x2c
   6e260:	bl	2b058 <fputs@plt+0x19ec0>
   6e264:	b	6e200 <fputs@plt+0x5d068>
   6e268:	mov	r0, fp
   6e26c:	bl	186b8 <fputs@plt+0x7520>
   6e270:	mov	sl, r0
   6e274:	str	r0, [sp, #60]	; 0x3c
   6e278:	ldrsh	r3, [r0, #50]	; 0x32
   6e27c:	mov	r2, r3
   6e280:	str	r3, [sp, #64]	; 0x40
   6e284:	ldr	r3, [r5, #76]	; 0x4c
   6e288:	add	r1, r3, #1
   6e28c:	str	r1, [sp, #68]	; 0x44
   6e290:	add	r3, r3, r2
   6e294:	str	r3, [r5, #76]	; 0x4c
   6e298:	ldr	r3, [r5, #72]	; 0x48
   6e29c:	mov	r1, r3
   6e2a0:	str	r3, [sp, #72]	; 0x48
   6e2a4:	add	r3, r3, #1
   6e2a8:	str	r3, [r5, #72]	; 0x48
   6e2ac:	mov	r3, r2
   6e2b0:	mov	r2, r1
   6e2b4:	mov	r1, #57	; 0x39
   6e2b8:	ldr	r0, [sp, #44]	; 0x2c
   6e2bc:	bl	2b55c <fputs@plt+0x1a3c4>
   6e2c0:	str	r0, [sp, #92]	; 0x5c
   6e2c4:	mov	r1, sl
   6e2c8:	mov	r0, r5
   6e2cc:	bl	37c58 <fputs@plt+0x26ac0>
   6e2d0:	ldr	r3, [sp, #52]	; 0x34
   6e2d4:	str	r3, [sp, #100]	; 0x64
   6e2d8:	b	6debc <fputs@plt+0x5cd24>
   6e2dc:	mov	r3, #1
   6e2e0:	ldr	r2, [sp, #80]	; 0x50
   6e2e4:	mov	r1, #37	; 0x25
   6e2e8:	ldr	r0, [sp, #44]	; 0x2c
   6e2ec:	bl	2b55c <fputs@plt+0x1a3c4>
   6e2f0:	b	6df1c <fputs@plt+0x5cd84>
   6e2f4:	ldr	r3, [r5, #76]	; 0x4c
   6e2f8:	add	r3, r3, #1
   6e2fc:	mov	r2, #0
   6e300:	str	r2, [sp, #4]
   6e304:	str	r3, [sp]
   6e308:	ldr	r3, [sp, #48]	; 0x30
   6e30c:	mvn	r2, #0
   6e310:	mov	r1, fp
   6e314:	mov	r0, r5
   6e318:	bl	3e010 <fputs@plt+0x2ce78>
   6e31c:	mov	sl, r0
   6e320:	ldr	r3, [r5, #76]	; 0x4c
   6e324:	cmp	r0, r3
   6e328:	strgt	r0, [r5, #76]	; 0x4c
   6e32c:	ldr	r3, [sp, #56]	; 0x38
   6e330:	cmp	r3, #0
   6e334:	bne	6e358 <fputs@plt+0x5d1c0>
   6e338:	mov	r3, sl
   6e33c:	ldr	r2, [sp, #100]	; 0x64
   6e340:	mov	r1, #129	; 0x81
   6e344:	ldr	r0, [sp, #44]	; 0x2c
   6e348:	bl	2b55c <fputs@plt+0x1a3c4>
   6e34c:	mov	r3, #1
   6e350:	str	r3, [sp, #64]	; 0x40
   6e354:	b	6dfec <fputs@plt+0x5ce54>
   6e358:	str	sl, [sp, #68]	; 0x44
   6e35c:	add	r2, r8, #2
   6e360:	asr	r3, r2, #31
   6e364:	mov	r0, r4
   6e368:	bl	13b5c <fputs@plt+0x29c4>
   6e36c:	subs	r9, r0, #0
   6e370:	beq	6e414 <fputs@plt+0x5d27c>
   6e374:	add	r2, r8, #1
   6e378:	mov	r1, #1
   6e37c:	mov	r0, r9
   6e380:	bl	10f64 <memset@plt>
   6e384:	add	r8, r9, r8
   6e388:	mov	r3, #0
   6e38c:	strb	r3, [r8, #1]
   6e390:	ldr	r3, [sp, #104]	; 0x68
   6e394:	cmp	r3, #0
   6e398:	ldrge	r2, [sp, #48]	; 0x30
   6e39c:	subge	r3, r3, r2
   6e3a0:	movge	r2, #0
   6e3a4:	strbge	r2, [r9, r3]
   6e3a8:	ldr	r3, [sp, #108]	; 0x6c
   6e3ac:	cmp	r3, #0
   6e3b0:	ldrge	r2, [sp, #48]	; 0x30
   6e3b4:	subge	r3, r3, r2
   6e3b8:	movge	r2, #0
   6e3bc:	strbge	r2, [r9, r3]
   6e3c0:	ldr	r3, [sp, #92]	; 0x5c
   6e3c4:	cmp	r3, #0
   6e3c8:	bne	6e420 <fputs@plt+0x5d288>
   6e3cc:	ldr	r0, [sp, #44]	; 0x2c
   6e3d0:	bl	2ae08 <fputs@plt+0x19c70>
   6e3d4:	str	r0, [sp, #84]	; 0x54
   6e3d8:	ldr	r3, [sp, #36]	; 0x24
   6e3dc:	cmp	r3, #0
   6e3e0:	beq	6e430 <fputs@plt+0x5d298>
   6e3e4:	ldrb	r3, [fp, #42]	; 0x2a
   6e3e8:	tst	r3, #16
   6e3ec:	bne	6e4e4 <fputs@plt+0x5d34c>
   6e3f0:	ldr	r2, [sp, #156]	; 0x9c
   6e3f4:	ldr	r3, [sp, #48]	; 0x30
   6e3f8:	sub	r3, r2, r3
   6e3fc:	ldrb	r3, [r9, r3]
   6e400:	cmp	r3, #0
   6e404:	bne	6e490 <fputs@plt+0x5d2f8>
   6e408:	ldr	r8, [sp, #52]	; 0x34
   6e40c:	ldr	sl, [sp, #68]	; 0x44
   6e410:	b	6e058 <fputs@plt+0x5cec0>
   6e414:	ldr	r0, [sp, #76]	; 0x4c
   6e418:	bl	2bbc8 <fputs@plt+0x1aa30>
   6e41c:	b	6dc18 <fputs@plt+0x5ca80>
   6e420:	mov	r1, r3
   6e424:	ldr	r0, [sp, #44]	; 0x2c
   6e428:	bl	23490 <fputs@plt+0x122f8>
   6e42c:	b	6e3cc <fputs@plt+0x5d234>
   6e430:	ldr	r3, [sp, #56]	; 0x38
   6e434:	cmp	r3, #2
   6e438:	bne	6e60c <fputs@plt+0x5d474>
   6e43c:	mov	r0, r5
   6e440:	bl	2b50c <fputs@plt+0x1a374>
   6e444:	mov	r8, r0
   6e448:	add	r3, sp, #152	; 0x98
   6e44c:	str	r3, [sp, #12]
   6e450:	add	r3, sp, #156	; 0x9c
   6e454:	str	r3, [sp, #8]
   6e458:	str	r9, [sp, #4]
   6e45c:	ldr	r3, [sp, #48]	; 0x30
   6e460:	str	r3, [sp]
   6e464:	mov	r3, #8
   6e468:	mov	r2, #55	; 0x37
   6e46c:	mov	r1, fp
   6e470:	mov	r0, r5
   6e474:	bl	37e08 <fputs@plt+0x26c70>
   6e478:	mov	r1, r8
   6e47c:	ldr	r0, [sp, #44]	; 0x2c
   6e480:	bl	171a8 <fputs@plt+0x6010>
   6e484:	b	6e3e4 <fputs@plt+0x5d24c>
   6e488:	str	sl, [sp, #68]	; 0x44
   6e48c:	b	6e3e4 <fputs@plt+0x5d24c>
   6e490:	ldr	r3, [sp, #64]	; 0x40
   6e494:	str	r3, [sp, #4]
   6e498:	ldr	sl, [sp, #68]	; 0x44
   6e49c:	str	sl, [sp]
   6e4a0:	ldr	r3, [sp, #84]	; 0x54
   6e4a4:	mov	r1, #68	; 0x44
   6e4a8:	ldr	r0, [sp, #44]	; 0x2c
   6e4ac:	bl	2b01c <fputs@plt+0x19e84>
   6e4b0:	ldrb	r3, [fp, #42]	; 0x2a
   6e4b4:	tst	r3, #16
   6e4b8:	bne	6e4e4 <fputs@plt+0x5d34c>
   6e4bc:	ldr	r8, [sp, #52]	; 0x34
   6e4c0:	b	6e058 <fputs@plt+0x5cec0>
   6e4c4:	str	sl, [sp]
   6e4c8:	mov	r3, #0
   6e4cc:	ldr	r2, [sp, #100]	; 0x64
   6e4d0:	mov	r1, #130	; 0x82
   6e4d4:	ldr	r0, [sp, #44]	; 0x2c
   6e4d8:	bl	2af28 <fputs@plt+0x19d90>
   6e4dc:	mov	r8, r0
   6e4e0:	b	6e04c <fputs@plt+0x5ceb4>
   6e4e4:	mov	r1, fp
   6e4e8:	mov	r0, r4
   6e4ec:	bl	19990 <fputs@plt+0x87f8>
   6e4f0:	mov	r8, r0
   6e4f4:	mov	r1, fp
   6e4f8:	mov	r0, r5
   6e4fc:	bl	40340 <fputs@plt+0x2f1a8>
   6e500:	mvn	r3, #9
   6e504:	str	r3, [sp, #8]
   6e508:	str	r8, [sp, #4]
   6e50c:	ldr	r3, [sp, #68]	; 0x44
   6e510:	str	r3, [sp]
   6e514:	mov	r3, #1
   6e518:	mov	r2, #0
   6e51c:	mov	r1, #12
   6e520:	ldr	r7, [sp, #44]	; 0x2c
   6e524:	mov	r0, r7
   6e528:	bl	2b058 <fputs@plt+0x19ec0>
   6e52c:	mov	r1, #2
   6e530:	mov	r0, r7
   6e534:	bl	17154 <fputs@plt+0x5fbc>
   6e538:	mov	r0, r5
   6e53c:	bl	18c38 <fputs@plt+0x7aa0>
   6e540:	ldr	r3, [sp, #56]	; 0x38
   6e544:	cmp	r3, #1
   6e548:	ldrne	r8, [sp, #52]	; 0x34
   6e54c:	bne	6e0c4 <fputs@plt+0x5cf2c>
   6e550:	ldr	r3, [r5, #416]	; 0x1a0
   6e554:	cmp	r3, #0
   6e558:	strbeq	r3, [r5, #20]
   6e55c:	ldr	r1, [sp, #84]	; 0x54
   6e560:	ldr	r0, [sp, #44]	; 0x2c
   6e564:	bl	1712c <fputs@plt+0x5f94>
   6e568:	ldr	r0, [sp, #76]	; 0x4c
   6e56c:	bl	2bbc8 <fputs@plt+0x1aa30>
   6e570:	b	6e100 <fputs@plt+0x5cf68>
   6e574:	mov	r1, r8
   6e578:	ldr	r7, [sp, #44]	; 0x2c
   6e57c:	mov	r0, r7
   6e580:	bl	2b758 <fputs@plt+0x1a5c0>
   6e584:	mov	r1, r8
   6e588:	mov	r0, r7
   6e58c:	bl	171a8 <fputs@plt+0x6010>
   6e590:	b	6e100 <fputs@plt+0x5cf68>
   6e594:	ldrb	r3, [fp, #42]	; 0x2a
   6e598:	tst	r3, #16
   6e59c:	bne	6e10c <fputs@plt+0x5cf74>
   6e5a0:	ldr	r3, [sp, #60]	; 0x3c
   6e5a4:	cmp	r3, #0
   6e5a8:	beq	6e5e8 <fputs@plt+0x5d450>
   6e5ac:	ldr	r8, [fp, #8]
   6e5b0:	cmp	r8, #0
   6e5b4:	beq	6e10c <fputs@plt+0x5cf74>
   6e5b8:	mov	sl, #61	; 0x3d
   6e5bc:	ldr	r7, [sp, #52]	; 0x34
   6e5c0:	ldr	r2, [sp, #152]	; 0x98
   6e5c4:	add	r2, r7, r2
   6e5c8:	mov	r1, sl
   6e5cc:	ldr	r0, [sp, #44]	; 0x2c
   6e5d0:	bl	2b4f0 <fputs@plt+0x1a358>
   6e5d4:	add	r7, r7, #1
   6e5d8:	ldr	r8, [r8, #20]
   6e5dc:	cmp	r8, #0
   6e5e0:	bne	6e5c0 <fputs@plt+0x5d428>
   6e5e4:	b	6e10c <fputs@plt+0x5cf74>
   6e5e8:	ldr	r2, [sp, #156]	; 0x9c
   6e5ec:	mov	r1, #61	; 0x3d
   6e5f0:	ldr	r0, [sp, #44]	; 0x2c
   6e5f4:	bl	2b4f0 <fputs@plt+0x1a358>
   6e5f8:	b	6e5ac <fputs@plt+0x5d414>
   6e5fc:	mov	r9, #0
   6e600:	b	6e10c <fputs@plt+0x5cf74>
   6e604:	mov	r9, #0
   6e608:	b	6dc18 <fputs@plt+0x5ca80>
   6e60c:	ldr	sl, [sp, #68]	; 0x44
   6e610:	b	6e620 <fputs@plt+0x5d488>
   6e614:	ldr	r3, [sp, #52]	; 0x34
   6e618:	str	r3, [sp, #84]	; 0x54
   6e61c:	mov	r9, #0
   6e620:	add	r3, sp, #152	; 0x98
   6e624:	str	r3, [sp, #12]
   6e628:	add	r3, sp, #156	; 0x9c
   6e62c:	str	r3, [sp, #8]
   6e630:	str	r9, [sp, #4]
   6e634:	ldr	r3, [sp, #48]	; 0x30
   6e638:	str	r3, [sp]
   6e63c:	mov	r3, #8
   6e640:	mov	r2, #55	; 0x37
   6e644:	mov	r1, fp
   6e648:	mov	r0, r5
   6e64c:	bl	37e08 <fputs@plt+0x26c70>
   6e650:	b	6e00c <fputs@plt+0x5ce74>
   6e654:	mov	r1, fp
   6e658:	mov	r0, r4
   6e65c:	bl	19990 <fputs@plt+0x87f8>
   6e660:	mov	r7, r0
   6e664:	mov	r1, fp
   6e668:	mov	r0, r5
   6e66c:	bl	40340 <fputs@plt+0x2f1a8>
   6e670:	mvn	r3, #9
   6e674:	str	r3, [sp, #8]
   6e678:	str	r7, [sp, #4]
   6e67c:	str	sl, [sp]
   6e680:	mov	r3, #1
   6e684:	mov	r2, #0
   6e688:	mov	r1, #12
   6e68c:	ldr	r7, [sp, #44]	; 0x2c
   6e690:	mov	r0, r7
   6e694:	bl	2b058 <fputs@plt+0x19ec0>
   6e698:	mov	r1, #2
   6e69c:	mov	r0, r7
   6e6a0:	bl	17154 <fputs@plt+0x5fbc>
   6e6a4:	mov	r0, r5
   6e6a8:	bl	18c38 <fputs@plt+0x7aa0>
   6e6ac:	b	6e0d0 <fputs@plt+0x5cf38>
   6e6b0:	andeq	r7, r8, ip, ror r2
   6e6b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e6b8:	sub	sp, sp, #156	; 0x9c
   6e6bc:	mov	fp, r0
   6e6c0:	mov	sl, r1
   6e6c4:	str	r2, [sp, #56]	; 0x38
   6e6c8:	str	r3, [sp, #84]	; 0x54
   6e6cc:	ldrb	r3, [sp, #204]	; 0xcc
   6e6d0:	str	r3, [sp, #88]	; 0x58
   6e6d4:	ldrb	r3, [sp, #208]	; 0xd0
   6e6d8:	str	r3, [sp, #48]	; 0x30
   6e6dc:	ldr	r9, [sp, #220]	; 0xdc
   6e6e0:	ldr	r3, [sp, #200]	; 0xc8
   6e6e4:	adds	r3, r3, #0
   6e6e8:	movne	r3, #1
   6e6ec:	str	r3, [sp, #100]	; 0x64
   6e6f0:	ldr	r3, [r0]
   6e6f4:	str	r3, [sp, #72]	; 0x48
   6e6f8:	bl	2afc0 <fputs@plt+0x19e28>
   6e6fc:	str	r0, [sp, #36]	; 0x24
   6e700:	ldrsh	r3, [sl, #34]	; 0x22
   6e704:	str	r3, [sp, #40]	; 0x28
   6e708:	ldrb	r3, [sl, #42]	; 0x2a
   6e70c:	tst	r3, #32
   6e710:	moveq	r3, #1
   6e714:	streq	r3, [sp, #68]	; 0x44
   6e718:	moveq	r8, #0
   6e71c:	beq	6e734 <fputs@plt+0x5d59c>
   6e720:	mov	r0, sl
   6e724:	bl	186b8 <fputs@plt+0x7520>
   6e728:	mov	r8, r0
   6e72c:	ldrh	r3, [r0, #50]	; 0x32
   6e730:	str	r3, [sp, #68]	; 0x44
   6e734:	ldr	r3, [sp, #196]	; 0xc4
   6e738:	add	r7, r3, #1
   6e73c:	mov	r6, #0
   6e740:	ldr	r3, [sp, #40]	; 0x28
   6e744:	cmp	r6, r3
   6e748:	blt	6e834 <fputs@plt+0x5d69c>
   6e74c:	ldr	r7, [sl, #24]
   6e750:	cmp	r7, #0
   6e754:	beq	6e78c <fputs@plt+0x5d5f4>
   6e758:	ldr	r3, [sp, #72]	; 0x48
   6e75c:	ldr	r5, [r3, #24]
   6e760:	ands	r5, r5, #8192	; 0x2000
   6e764:	bne	6e78c <fputs@plt+0x5d5f4>
   6e768:	ldr	r3, [sp, #196]	; 0xc4
   6e76c:	add	r3, r3, #1
   6e770:	str	r3, [fp, #100]	; 0x64
   6e774:	ldr	r6, [sp, #48]	; 0x30
   6e778:	cmp	r6, #10
   6e77c:	moveq	r6, #2
   6e780:	ldr	r3, [r7]
   6e784:	cmp	r5, r3
   6e788:	blt	6e96c <fputs@plt+0x5d7d4>
   6e78c:	ldr	r3, [sp, #88]	; 0x58
   6e790:	adds	r3, r3, #0
   6e794:	movne	r3, #1
   6e798:	cmp	r8, #0
   6e79c:	movne	r3, #0
   6e7a0:	cmp	r3, #0
   6e7a4:	beq	6ecc4 <fputs@plt+0x5db2c>
   6e7a8:	ldr	r0, [sp, #36]	; 0x24
   6e7ac:	bl	2ae08 <fputs@plt+0x19c70>
   6e7b0:	mov	r5, r0
   6e7b4:	ldr	r3, [sp, #48]	; 0x30
   6e7b8:	cmp	r3, #10
   6e7bc:	movne	r4, r3
   6e7c0:	bne	6e7d0 <fputs@plt+0x5d638>
   6e7c4:	ldrb	r4, [sl, #43]	; 0x2b
   6e7c8:	cmp	r4, #10
   6e7cc:	beq	6f1e4 <fputs@plt+0x5e04c>
   6e7d0:	ldr	r3, [sp, #200]	; 0xc8
   6e7d4:	cmp	r3, #0
   6e7d8:	beq	6e804 <fputs@plt+0x5d66c>
   6e7dc:	ldr	r3, [sp, #200]	; 0xc8
   6e7e0:	str	r3, [sp]
   6e7e4:	mov	r3, r5
   6e7e8:	ldr	r2, [sp, #196]	; 0xc4
   6e7ec:	mov	r1, #79	; 0x4f
   6e7f0:	ldr	r0, [sp, #36]	; 0x24
   6e7f4:	bl	2af28 <fputs@plt+0x19d90>
   6e7f8:	mov	r1, #144	; 0x90
   6e7fc:	ldr	r0, [sp, #36]	; 0x24
   6e800:	bl	17154 <fputs@plt+0x5fbc>
   6e804:	ldr	r2, [sp, #48]	; 0x30
   6e808:	cmp	r4, #5
   6e80c:	movne	r3, #0
   6e810:	moveq	r3, #1
   6e814:	cmp	r2, #5
   6e818:	moveq	r3, #0
   6e81c:	cmp	r3, #0
   6e820:	ldrne	r2, [sl, #8]
   6e824:	bne	6eac0 <fputs@plt+0x5d928>
   6e828:	mov	r3, #0
   6e82c:	str	r3, [sp, #40]	; 0x28
   6e830:	b	6ea7c <fputs@plt+0x5d8e4>
   6e834:	ldrsh	r3, [sl, #32]
   6e838:	cmp	r6, r3
   6e83c:	beq	6e8ec <fputs@plt+0x5d754>
   6e840:	cmp	r9, #0
   6e844:	beq	6e854 <fputs@plt+0x5d6bc>
   6e848:	ldr	r3, [r9, r6, lsl #2]
   6e84c:	cmp	r3, #0
   6e850:	blt	6e8ec <fputs@plt+0x5d754>
   6e854:	lsl	r5, r6, #4
   6e858:	ldr	r3, [sl, #4]
   6e85c:	add	r3, r3, r5
   6e860:	ldrb	r4, [r3, #12]
   6e864:	cmp	r4, #0
   6e868:	beq	6e8ec <fputs@plt+0x5d754>
   6e86c:	ldr	r2, [sp, #48]	; 0x30
   6e870:	cmp	r2, #10
   6e874:	movne	r4, r2
   6e878:	bne	6e884 <fputs@plt+0x5d6ec>
   6e87c:	cmp	r4, #10
   6e880:	beq	6e898 <fputs@plt+0x5d700>
   6e884:	cmp	r4, #5
   6e888:	bne	6e8f8 <fputs@plt+0x5d760>
   6e88c:	ldr	r3, [r3, #4]
   6e890:	cmp	r3, #0
   6e894:	bne	6e930 <fputs@plt+0x5d798>
   6e898:	mov	r0, fp
   6e89c:	bl	18c38 <fputs@plt+0x7aa0>
   6e8a0:	mov	r4, #2
   6e8a4:	ldr	r3, [sl, #4]
   6e8a8:	ldr	r3, [r3, r5]
   6e8ac:	ldr	r2, [sl]
   6e8b0:	ldr	r1, [pc, #2376]	; 6f200 <fputs@plt+0x5e068>
   6e8b4:	ldr	r0, [sp, #72]	; 0x48
   6e8b8:	bl	3db1c <fputs@plt+0x2c984>
   6e8bc:	mvn	r3, #0
   6e8c0:	str	r3, [sp, #8]
   6e8c4:	str	r0, [sp, #4]
   6e8c8:	str	r7, [sp]
   6e8cc:	mov	r3, r4
   6e8d0:	ldr	r2, [pc, #2348]	; 6f204 <fputs@plt+0x5e06c>
   6e8d4:	mov	r1, #20
   6e8d8:	ldr	r0, [sp, #36]	; 0x24
   6e8dc:	bl	2b058 <fputs@plt+0x19ec0>
   6e8e0:	mov	r1, #1
   6e8e4:	ldr	r0, [sp, #36]	; 0x24
   6e8e8:	bl	17154 <fputs@plt+0x5fbc>
   6e8ec:	add	r6, r6, #1
   6e8f0:	add	r7, r7, #1
   6e8f4:	b	6e740 <fputs@plt+0x5d5a8>
   6e8f8:	sub	r3, r4, #1
   6e8fc:	cmp	r3, #3
   6e900:	ldrls	pc, [pc, r3, lsl #2]
   6e904:	b	6e930 <fputs@plt+0x5d798>
   6e908:	andeq	lr, r6, r4, lsr #17
   6e90c:	muleq	r6, r8, r8
   6e910:	andeq	lr, r6, r4, lsr #17
   6e914:	andeq	lr, r6, r8, lsl r9
   6e918:	ldr	r3, [sp, #212]	; 0xd4
   6e91c:	mov	r2, r7
   6e920:	mov	r1, #76	; 0x4c
   6e924:	ldr	r0, [sp, #36]	; 0x24
   6e928:	bl	2b55c <fputs@plt+0x1a3c4>
   6e92c:	b	6e8ec <fputs@plt+0x5d754>
   6e930:	mov	r2, r7
   6e934:	mov	r1, #77	; 0x4d
   6e938:	ldr	r0, [sp, #36]	; 0x24
   6e93c:	bl	2b4f0 <fputs@plt+0x1a358>
   6e940:	mov	r4, r0
   6e944:	ldr	r3, [sl, #4]
   6e948:	add	r5, r3, r5
   6e94c:	mov	r2, r7
   6e950:	ldr	r1, [r5, #4]
   6e954:	mov	r0, fp
   6e958:	bl	5ae58 <fputs@plt+0x49cc0>
   6e95c:	mov	r1, r4
   6e960:	ldr	r0, [sp, #36]	; 0x24
   6e964:	bl	171a8 <fputs@plt+0x6010>
   6e968:	b	6e8ec <fputs@plt+0x5d754>
   6e96c:	mov	r4, #20
   6e970:	mul	r4, r4, r5
   6e974:	ldr	r3, [r7, #4]
   6e978:	ldr	r3, [r3, r4]
   6e97c:	str	r3, [sp, #40]	; 0x28
   6e980:	cmp	r9, #0
   6e984:	beq	6e9d0 <fputs@plt+0x5d838>
   6e988:	mov	r2, #28
   6e98c:	mov	r1, #0
   6e990:	add	r0, sp, #124	; 0x7c
   6e994:	bl	10f64 <memset@plt>
   6e998:	ldr	r3, [pc, #2152]	; 6f208 <fputs@plt+0x5e070>
   6e99c:	str	r3, [sp, #128]	; 0x80
   6e9a0:	str	r9, [sp, #148]	; 0x94
   6e9a4:	ldr	r1, [sp, #40]	; 0x28
   6e9a8:	add	r0, sp, #124	; 0x7c
   6e9ac:	bl	179c8 <fputs@plt+0x6830>
   6e9b0:	ldr	r3, [sp, #88]	; 0x58
   6e9b4:	cmp	r3, #0
   6e9b8:	ldrbeq	r3, [sp, #144]	; 0x90
   6e9bc:	biceq	r3, r3, #2
   6e9c0:	strbeq	r3, [sp, #144]	; 0x90
   6e9c4:	ldrb	r3, [sp, #144]	; 0x90
   6e9c8:	cmp	r3, #0
   6e9cc:	beq	6ea10 <fputs@plt+0x5d878>
   6e9d0:	ldr	r0, [sp, #36]	; 0x24
   6e9d4:	bl	2ae08 <fputs@plt+0x19c70>
   6e9d8:	str	r0, [sp, #44]	; 0x2c
   6e9dc:	mov	r3, #16
   6e9e0:	mov	r2, r0
   6e9e4:	ldr	r1, [sp, #40]	; 0x28
   6e9e8:	mov	r0, fp
   6e9ec:	bl	5cb10 <fputs@plt+0x4b978>
   6e9f0:	cmp	r6, #4
   6e9f4:	bne	6ea18 <fputs@plt+0x5d880>
   6e9f8:	ldr	r1, [sp, #212]	; 0xd4
   6e9fc:	ldr	r0, [sp, #36]	; 0x24
   6ea00:	bl	2b758 <fputs@plt+0x1a5c0>
   6ea04:	ldr	r1, [sp, #44]	; 0x2c
   6ea08:	ldr	r0, [sp, #36]	; 0x24
   6ea0c:	bl	1712c <fputs@plt+0x5f94>
   6ea10:	add	r5, r5, #1
   6ea14:	b	6e780 <fputs@plt+0x5d5e8>
   6ea18:	ldr	r3, [r7, #4]
   6ea1c:	add	r4, r3, r4
   6ea20:	ldr	r3, [r4, #4]
   6ea24:	cmp	r3, #0
   6ea28:	ldreq	r3, [sl]
   6ea2c:	cmp	r6, #5
   6ea30:	moveq	r6, #2
   6ea34:	mov	r2, #3
   6ea38:	str	r2, [sp, #4]
   6ea3c:	mov	r2, #0
   6ea40:	str	r2, [sp]
   6ea44:	mov	r2, r6
   6ea48:	ldr	r1, [pc, #1980]	; 6f20c <fputs@plt+0x5e074>
   6ea4c:	mov	r0, fp
   6ea50:	bl	2b1ac <fputs@plt+0x1a014>
   6ea54:	b	6ea04 <fputs@plt+0x5d86c>
   6ea58:	ldrb	r3, [r2, #54]	; 0x36
   6ea5c:	sub	r3, r3, #3
   6ea60:	uxtb	r3, r3
   6ea64:	cmp	r3, #1
   6ea68:	bhi	6eabc <fputs@plt+0x5d924>
   6ea6c:	mov	r1, #13
   6ea70:	ldr	r0, [sp, #36]	; 0x24
   6ea74:	bl	2afa0 <fputs@plt+0x19e08>
   6ea78:	str	r0, [sp, #40]	; 0x28
   6ea7c:	ldr	r3, [sp, #196]	; 0xc4
   6ea80:	str	r3, [sp]
   6ea84:	mov	r3, r5
   6ea88:	ldr	r2, [sp, #84]	; 0x54
   6ea8c:	mov	r1, #70	; 0x46
   6ea90:	ldr	r0, [sp, #36]	; 0x24
   6ea94:	bl	2af28 <fputs@plt+0x19d90>
   6ea98:	sub	r3, r4, #1
   6ea9c:	cmp	r3, #4
   6eaa0:	ldrls	pc, [pc, r3, lsl #2]
   6eaa4:	b	6ead4 <fputs@plt+0x5d93c>
   6eaa8:	ldrdeq	lr, [r6], -r8
   6eaac:	ldrdeq	lr, [r6], -r8
   6eab0:	ldrdeq	lr, [r6], -r8
   6eab4:	andeq	lr, r6, ip, lsr #25
   6eab8:	andeq	lr, r6, ip, lsr #23
   6eabc:	ldr	r2, [r2, #20]
   6eac0:	cmp	r2, #0
   6eac4:	bne	6ea58 <fputs@plt+0x5d8c0>
   6eac8:	mov	r3, #0
   6eacc:	str	r3, [sp, #40]	; 0x28
   6ead0:	b	6ea7c <fputs@plt+0x5d8e4>
   6ead4:	mov	r4, #2
   6ead8:	mov	r2, sl
   6eadc:	mov	r1, r4
   6eae0:	mov	r0, fp
   6eae4:	bl	3ecbc <fputs@plt+0x2db24>
   6eae8:	mov	r3, #0
   6eaec:	str	r3, [sp, #52]	; 0x34
   6eaf0:	mov	r1, r5
   6eaf4:	ldr	r0, [sp, #36]	; 0x24
   6eaf8:	bl	1712c <fputs@plt+0x5f94>
   6eafc:	ldr	r3, [sp, #40]	; 0x28
   6eb00:	cmp	r3, #0
   6eb04:	ldreq	r3, [sp, #40]	; 0x28
   6eb08:	streq	r3, [sp, #60]	; 0x3c
   6eb0c:	beq	6eb2c <fputs@plt+0x5d994>
   6eb10:	mov	r1, #13
   6eb14:	ldr	r0, [sp, #36]	; 0x24
   6eb18:	bl	2afa0 <fputs@plt+0x19e08>
   6eb1c:	str	r0, [sp, #60]	; 0x3c
   6eb20:	ldr	r1, [sp, #40]	; 0x28
   6eb24:	ldr	r0, [sp, #36]	; 0x24
   6eb28:	bl	171a8 <fputs@plt+0x6010>
   6eb2c:	ldr	r5, [sl, #8]
   6eb30:	ldr	r3, [sp, #56]	; 0x38
   6eb34:	str	r3, [sp, #76]	; 0x4c
   6eb38:	ldr	r3, [sp, #192]	; 0xc0
   6eb3c:	str	r3, [sp, #80]	; 0x50
   6eb40:	mvn	r3, #0
   6eb44:	str	r3, [sp, #96]	; 0x60
   6eb48:	mov	r3, #0
   6eb4c:	ldr	r2, [sp, #196]	; 0xc4
   6eb50:	add	r2, r2, #1
   6eb54:	str	r2, [sp, #92]	; 0x5c
   6eb58:	ldr	r2, [sp, #200]	; 0xc8
   6eb5c:	add	r2, r2, #1
   6eb60:	str	r2, [sp, #116]	; 0x74
   6eb64:	str	sl, [sp, #64]	; 0x40
   6eb68:	mov	sl, fp
   6eb6c:	cmp	r5, #0
   6eb70:	bne	6ecd8 <fputs@plt+0x5db40>
   6eb74:	ldr	r3, [sp, #40]	; 0x28
   6eb78:	cmp	r3, #0
   6eb7c:	beq	6eb98 <fputs@plt+0x5da00>
   6eb80:	add	r1, r3, #1
   6eb84:	ldr	r0, [sp, #36]	; 0x24
   6eb88:	bl	2b758 <fputs@plt+0x1a5c0>
   6eb8c:	ldr	r1, [sp, #60]	; 0x3c
   6eb90:	ldr	r0, [sp, #36]	; 0x24
   6eb94:	bl	171a8 <fputs@plt+0x6010>
   6eb98:	ldr	r3, [sp, #216]	; 0xd8
   6eb9c:	ldr	r2, [sp, #52]	; 0x34
   6eba0:	str	r2, [r3]
   6eba4:	add	sp, sp, #156	; 0x9c
   6eba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ebac:	ldr	r3, [sp, #72]	; 0x48
   6ebb0:	ldr	r3, [r3, #24]
   6ebb4:	tst	r3, #262144	; 0x40000
   6ebb8:	beq	6ebdc <fputs@plt+0x5da44>
   6ebbc:	mov	r3, #0
   6ebc0:	str	r3, [sp]
   6ebc4:	mov	r2, #109	; 0x6d
   6ebc8:	mov	r1, sl
   6ebcc:	mov	r0, fp
   6ebd0:	bl	198e0 <fputs@plt+0x8748>
   6ebd4:	subs	r2, r0, #0
   6ebd8:	bne	6ebfc <fputs@plt+0x5da64>
   6ebdc:	mov	r3, #0
   6ebe0:	mov	r2, r3
   6ebe4:	mov	r1, sl
   6ebe8:	mov	r0, fp
   6ebec:	bl	1925c <fputs@plt+0x80c4>
   6ebf0:	cmp	r0, #0
   6ebf4:	beq	6ec58 <fputs@plt+0x5dac0>
   6ebf8:	mov	r2, #0
   6ebfc:	ldr	r3, [fp, #416]	; 0x1a0
   6ec00:	cmp	r3, #0
   6ec04:	moveq	r3, fp
   6ec08:	mov	r4, #1
   6ec0c:	strb	r4, [r3, #20]
   6ec10:	mvn	r3, #0
   6ec14:	str	r3, [sp, #24]
   6ec18:	str	r4, [sp, #20]
   6ec1c:	mov	r3, #5
   6ec20:	str	r3, [sp, #16]
   6ec24:	mov	r3, #0
   6ec28:	str	r3, [sp, #12]
   6ec2c:	str	r4, [sp, #8]
   6ec30:	ldr	r3, [sp, #196]	; 0xc4
   6ec34:	str	r3, [sp, #4]
   6ec38:	ldr	r3, [sp, #192]	; 0xc0
   6ec3c:	str	r3, [sp]
   6ec40:	ldr	r3, [sp, #84]	; 0x54
   6ec44:	mov	r1, sl
   6ec48:	mov	r0, fp
   6ec4c:	bl	6d87c <fputs@plt+0x5c6e4>
   6ec50:	str	r4, [sp, #52]	; 0x34
   6ec54:	b	6eaf0 <fputs@plt+0x5d958>
   6ec58:	ldr	r3, [sl, #8]
   6ec5c:	cmp	r3, #0
   6ec60:	moveq	r3, #1
   6ec64:	streq	r3, [sp, #52]	; 0x34
   6ec68:	beq	6eaf0 <fputs@plt+0x5d958>
   6ec6c:	ldr	r3, [fp, #416]	; 0x1a0
   6ec70:	cmp	r3, #0
   6ec74:	moveq	r3, fp
   6ec78:	mov	r4, #1
   6ec7c:	strb	r4, [r3, #20]
   6ec80:	mvn	r3, #0
   6ec84:	str	r3, [sp, #4]
   6ec88:	mov	r3, #0
   6ec8c:	str	r3, [sp]
   6ec90:	ldr	r3, [sp, #192]	; 0xc0
   6ec94:	ldr	r2, [sp, #84]	; 0x54
   6ec98:	mov	r1, sl
   6ec9c:	mov	r0, fp
   6eca0:	bl	5cfb8 <fputs@plt+0x4be20>
   6eca4:	str	r4, [sp, #52]	; 0x34
   6eca8:	b	6eaf0 <fputs@plt+0x5d958>
   6ecac:	ldr	r1, [sp, #212]	; 0xd4
   6ecb0:	ldr	r0, [sp, #36]	; 0x24
   6ecb4:	bl	2b758 <fputs@plt+0x1a5c0>
   6ecb8:	mov	r3, #0
   6ecbc:	str	r3, [sp, #52]	; 0x34
   6ecc0:	b	6eaf0 <fputs@plt+0x5d958>
   6ecc4:	mov	r3, #0
   6ecc8:	str	r3, [sp, #60]	; 0x3c
   6eccc:	str	r3, [sp, #40]	; 0x28
   6ecd0:	str	r3, [sp, #52]	; 0x34
   6ecd4:	b	6eb2c <fputs@plt+0x5d994>
   6ecd8:	ldr	r7, [sp, #76]	; 0x4c
   6ecdc:	ldr	r2, [r7]
   6ece0:	cmp	r2, #0
   6ece4:	beq	6ede8 <fputs@plt+0x5dc50>
   6ece8:	cmp	r3, #0
   6ecec:	bne	6ed00 <fputs@plt+0x5db68>
   6ecf0:	ldr	r2, [sp, #92]	; 0x5c
   6ecf4:	ldr	r1, [sp, #64]	; 0x40
   6ecf8:	ldr	r0, [sp, #36]	; 0x24
   6ecfc:	bl	2b21c <fputs@plt+0x1a084>
   6ed00:	ldr	r0, [sp, #36]	; 0x24
   6ed04:	bl	2ae08 <fputs@plt+0x19c70>
   6ed08:	str	r0, [sp, #56]	; 0x38
   6ed0c:	ldr	r3, [r5, #36]	; 0x24
   6ed10:	cmp	r3, #0
   6ed14:	beq	6ed50 <fputs@plt+0x5dbb8>
   6ed18:	ldr	r3, [r7]
   6ed1c:	mov	r2, #0
   6ed20:	mov	r1, #25
   6ed24:	ldr	r0, [sp, #36]	; 0x24
   6ed28:	bl	2b55c <fputs@plt+0x1a3c4>
   6ed2c:	ldr	r3, [sp, #92]	; 0x5c
   6ed30:	str	r3, [sl, #100]	; 0x64
   6ed34:	mov	r3, #16
   6ed38:	ldr	r2, [sp, #56]	; 0x38
   6ed3c:	ldr	r1, [r5, #36]	; 0x24
   6ed40:	mov	r0, sl
   6ed44:	bl	5cd90 <fputs@plt+0x4bbf8>
   6ed48:	mov	r3, #0
   6ed4c:	str	r3, [sl, #100]	; 0x64
   6ed50:	ldrh	r1, [r5, #52]	; 0x34
   6ed54:	mov	r0, sl
   6ed58:	bl	18494 <fputs@plt+0x72fc>
   6ed5c:	str	r0, [sp, #44]	; 0x2c
   6ed60:	mov	r4, r0
   6ed64:	mov	r6, #0
   6ed68:	mov	r9, r6
   6ed6c:	ldr	fp, [sp, #96]	; 0x60
   6ed70:	ldrh	r3, [r5, #52]	; 0x34
   6ed74:	cmp	r6, r3
   6ed78:	blt	6ee08 <fputs@plt+0x5dc70>
   6ed7c:	str	fp, [sp, #96]	; 0x60
   6ed80:	ldr	r2, [r7]
   6ed84:	str	r2, [sp]
   6ed88:	ldr	r2, [sp, #44]	; 0x2c
   6ed8c:	mov	r1, #49	; 0x31
   6ed90:	ldr	r0, [sp, #36]	; 0x24
   6ed94:	bl	2af28 <fputs@plt+0x19d90>
   6ed98:	ldrh	r2, [r5, #52]	; 0x34
   6ed9c:	ldr	r1, [sp, #44]	; 0x2c
   6eda0:	mov	r0, sl
   6eda4:	bl	18254 <fputs@plt+0x70bc>
   6eda8:	cmp	r5, r8
   6edac:	movne	r3, #0
   6edb0:	moveq	r3, #1
   6edb4:	str	r3, [sp, #104]	; 0x68
   6edb8:	ldr	r3, [sp, #100]	; 0x64
   6edbc:	ldr	r2, [sp, #88]	; 0x58
   6edc0:	cmp	r2, #0
   6edc4:	movne	r3, #0
   6edc8:	andeq	r3, r3, #1
   6edcc:	ldr	r2, [sp, #104]	; 0x68
   6edd0:	tst	r2, r3
   6edd4:	beq	6eec0 <fputs@plt+0x5dd28>
   6edd8:	ldr	r1, [sp, #56]	; 0x38
   6eddc:	ldr	r0, [sp, #36]	; 0x24
   6ede0:	bl	1712c <fputs@plt+0x5f94>
   6ede4:	mov	r3, #1
   6ede8:	ldr	r5, [r5, #20]
   6edec:	ldr	r2, [sp, #76]	; 0x4c
   6edf0:	add	r2, r2, #4
   6edf4:	str	r2, [sp, #76]	; 0x4c
   6edf8:	ldr	r2, [sp, #80]	; 0x50
   6edfc:	add	r2, r2, #1
   6ee00:	str	r2, [sp, #80]	; 0x50
   6ee04:	b	6eb6c <fputs@plt+0x5d9d4>
   6ee08:	ldr	r2, [r5, #4]
   6ee0c:	lsl	r3, r6, #1
   6ee10:	ldrsh	r1, [r2, r3]
   6ee14:	cmn	r1, #2
   6ee18:	bne	6ee5c <fputs@plt+0x5dcc4>
   6ee1c:	ldr	r3, [sp, #92]	; 0x5c
   6ee20:	str	r3, [sl, #100]	; 0x64
   6ee24:	ldr	r3, [r5, #40]	; 0x28
   6ee28:	ldr	r1, [r3, #4]
   6ee2c:	mov	r3, #20
   6ee30:	mul	r3, r3, r6
   6ee34:	mov	r2, r4
   6ee38:	ldr	r1, [r1, r3]
   6ee3c:	mov	r0, sl
   6ee40:	bl	5b01c <fputs@plt+0x49e84>
   6ee44:	str	r9, [sl, #100]	; 0x64
   6ee48:	mov	r3, fp
   6ee4c:	add	r6, r6, #1
   6ee50:	add	r4, r4, #1
   6ee54:	mov	fp, r3
   6ee58:	b	6ed70 <fputs@plt+0x5dbd8>
   6ee5c:	cmn	r1, #1
   6ee60:	beq	6ee80 <fputs@plt+0x5dce8>
   6ee64:	ldr	r3, [sp, #64]	; 0x40
   6ee68:	ldrsh	r3, [r3, #32]
   6ee6c:	cmp	r1, r3
   6ee70:	ldrne	r3, [sp, #196]	; 0xc4
   6ee74:	addne	r2, r3, r1
   6ee78:	addne	r2, r2, #1
   6ee7c:	bne	6eea0 <fputs@plt+0x5dd08>
   6ee80:	mov	r3, r4
   6ee84:	cmp	fp, r4
   6ee88:	beq	6ee4c <fputs@plt+0x5dcb4>
   6ee8c:	ldr	r0, [r5, #36]	; 0x24
   6ee90:	ldr	r2, [sp, #196]	; 0xc4
   6ee94:	cmp	r0, #0
   6ee98:	moveq	fp, r4
   6ee9c:	mvnne	fp, #0
   6eea0:	mov	r3, r4
   6eea4:	cmp	r1, #0
   6eea8:	movlt	r1, #32
   6eeac:	movge	r1, #31
   6eeb0:	ldr	r0, [sp, #36]	; 0x24
   6eeb4:	bl	2b55c <fputs@plt+0x1a3c4>
   6eeb8:	mov	r3, fp
   6eebc:	b	6ee4c <fputs@plt+0x5dcb4>
   6eec0:	ldrb	r4, [r5, #54]	; 0x36
   6eec4:	cmp	r4, #0
   6eec8:	bne	6eef0 <fputs@plt+0x5dd58>
   6eecc:	ldrh	r2, [r5, #52]	; 0x34
   6eed0:	ldr	r1, [sp, #44]	; 0x2c
   6eed4:	mov	r0, sl
   6eed8:	bl	184c8 <fputs@plt+0x7330>
   6eedc:	ldr	r1, [sp, #56]	; 0x38
   6eee0:	ldr	r0, [sp, #36]	; 0x24
   6eee4:	bl	1712c <fputs@plt+0x5f94>
   6eee8:	mov	r3, #1
   6eeec:	b	6ede8 <fputs@plt+0x5dc50>
   6eef0:	ldr	r3, [sp, #48]	; 0x30
   6eef4:	cmp	r3, #10
   6eef8:	movne	r4, r3
   6eefc:	bne	6ef08 <fputs@plt+0x5dd70>
   6ef00:	cmp	r4, #10
   6ef04:	moveq	r4, #2
   6ef08:	ldr	r9, [sp, #80]	; 0x50
   6ef0c:	ldrh	r3, [r5, #50]	; 0x32
   6ef10:	str	r3, [sp, #4]
   6ef14:	ldr	r3, [sp, #44]	; 0x2c
   6ef18:	str	r3, [sp]
   6ef1c:	ldr	r3, [sp, #56]	; 0x38
   6ef20:	mov	r2, r9
   6ef24:	mov	r1, #67	; 0x43
   6ef28:	ldr	r0, [sp, #36]	; 0x24
   6ef2c:	bl	2b01c <fputs@plt+0x19e84>
   6ef30:	cmp	r5, r8
   6ef34:	ldreq	fp, [sp, #44]	; 0x2c
   6ef38:	beq	6ef4c <fputs@plt+0x5ddb4>
   6ef3c:	ldr	r1, [sp, #68]	; 0x44
   6ef40:	mov	r0, sl
   6ef44:	bl	18494 <fputs@plt+0x72fc>
   6ef48:	mov	fp, r0
   6ef4c:	ldr	r3, [sp, #100]	; 0x64
   6ef50:	cmp	r4, #5
   6ef54:	orreq	r3, r3, #1
   6ef58:	cmp	r3, #0
   6ef5c:	beq	6efb4 <fputs@plt+0x5de1c>
   6ef60:	ldr	r3, [sp, #64]	; 0x40
   6ef64:	ldrb	r3, [r3, #42]	; 0x2a
   6ef68:	tst	r3, #32
   6ef6c:	bne	6f060 <fputs@plt+0x5dec8>
   6ef70:	mov	r3, fp
   6ef74:	mov	r2, r9
   6ef78:	mov	r1, #113	; 0x71
   6ef7c:	ldr	r0, [sp, #36]	; 0x24
   6ef80:	bl	2b55c <fputs@plt+0x1a3c4>
   6ef84:	ldr	r3, [sp, #200]	; 0xc8
   6ef88:	cmp	r3, #0
   6ef8c:	beq	6efb4 <fputs@plt+0x5de1c>
   6ef90:	str	r3, [sp]
   6ef94:	ldr	r3, [sp, #56]	; 0x38
   6ef98:	mov	r2, fp
   6ef9c:	mov	r1, #79	; 0x4f
   6efa0:	ldr	r0, [sp, #36]	; 0x24
   6efa4:	bl	2af28 <fputs@plt+0x19d90>
   6efa8:	mov	r1, #144	; 0x90
   6efac:	ldr	r0, [sp, #36]	; 0x24
   6efb0:	bl	17154 <fputs@plt+0x5fbc>
   6efb4:	cmp	r4, #1
   6efb8:	blt	6efcc <fputs@plt+0x5de34>
   6efbc:	cmp	r4, #3
   6efc0:	ble	6f180 <fputs@plt+0x5dfe8>
   6efc4:	cmp	r4, #4
   6efc8:	beq	6f1d4 <fputs@plt+0x5e03c>
   6efcc:	ldr	r3, [sl, #416]	; 0x1a0
   6efd0:	cmp	r3, #0
   6efd4:	moveq	r3, sl
   6efd8:	mov	r2, #1
   6efdc:	strb	r2, [r3, #20]
   6efe0:	ldr	r3, [sp, #72]	; 0x48
   6efe4:	ldr	r3, [r3, #24]
   6efe8:	tst	r3, #262144	; 0x40000
   6efec:	moveq	r2, #0
   6eff0:	beq	6f010 <fputs@plt+0x5de78>
   6eff4:	mov	r3, #0
   6eff8:	str	r3, [sp]
   6effc:	mov	r2, #109	; 0x6d
   6f000:	ldr	r1, [sp, #64]	; 0x40
   6f004:	mov	r0, sl
   6f008:	bl	198e0 <fputs@plt+0x8748>
   6f00c:	mov	r2, r0
   6f010:	mvn	r3, #0
   6f014:	str	r3, [sp, #24]
   6f018:	ldr	r3, [sp, #104]	; 0x68
   6f01c:	str	r3, [sp, #20]
   6f020:	mov	r3, #5
   6f024:	str	r3, [sp, #16]
   6f028:	mov	r3, #0
   6f02c:	str	r3, [sp, #12]
   6f030:	ldrsh	r3, [sp, #68]	; 0x44
   6f034:	str	r3, [sp, #8]
   6f038:	str	fp, [sp, #4]
   6f03c:	ldr	r3, [sp, #192]	; 0xc0
   6f040:	str	r3, [sp]
   6f044:	ldr	r3, [sp, #84]	; 0x54
   6f048:	ldr	r1, [sp, #64]	; 0x40
   6f04c:	mov	r0, sl
   6f050:	bl	6d87c <fputs@plt+0x5c6e4>
   6f054:	mov	r3, #1
   6f058:	str	r3, [sp, #52]	; 0x34
   6f05c:	b	6f190 <fputs@plt+0x5dff8>
   6f060:	cmp	r5, r8
   6f064:	movne	r6, #0
   6f068:	movne	r7, #47	; 0x2f
   6f06c:	bne	6f170 <fputs@plt+0x5dfd8>
   6f070:	ldr	r3, [sp, #200]	; 0xc8
   6f074:	cmp	r3, #0
   6f078:	beq	6efb4 <fputs@plt+0x5de1c>
   6f07c:	ldrh	r9, [r8, #50]	; 0x32
   6f080:	ldr	r3, [sp, #36]	; 0x24
   6f084:	ldr	r3, [r3, #32]
   6f088:	add	r9, r9, r3
   6f08c:	ldrb	r7, [r5, #55]	; 0x37
   6f090:	and	r7, r7, #3
   6f094:	ldr	r3, [sp, #44]	; 0x2c
   6f098:	cmp	r7, #2
   6f09c:	movne	r3, fp
   6f0a0:	str	r3, [sp, #108]	; 0x6c
   6f0a4:	mov	r7, #78	; 0x4e
   6f0a8:	mov	r6, #0
   6f0ac:	ldrh	r3, [r8, #50]	; 0x32
   6f0b0:	cmp	r6, r3
   6f0b4:	bge	6efb4 <fputs@plt+0x5de1c>
   6f0b8:	str	r6, [sp, #112]	; 0x70
   6f0bc:	ldr	r3, [r8, #32]
   6f0c0:	ldr	r1, [r3, r6, lsl #2]
   6f0c4:	mov	r0, sl
   6f0c8:	bl	37b2c <fputs@plt+0x26994>
   6f0cc:	ldr	r2, [r8, #4]
   6f0d0:	lsl	r3, r6, #1
   6f0d4:	ldrsh	r2, [r2, r3]
   6f0d8:	ldrh	r3, [r8, #50]	; 0x32
   6f0dc:	sub	r3, r3, #1
   6f0e0:	ldr	r1, [sp, #56]	; 0x38
   6f0e4:	cmp	r6, r3
   6f0e8:	moveq	r9, r1
   6f0ec:	cmp	r6, r3
   6f0f0:	moveq	r7, #79	; 0x4f
   6f0f4:	mvn	r3, #3
   6f0f8:	str	r3, [sp, #8]
   6f0fc:	str	r0, [sp, #4]
   6f100:	ldr	r3, [sp, #108]	; 0x6c
   6f104:	ldr	r1, [sp, #112]	; 0x70
   6f108:	add	r3, r3, r1
   6f10c:	str	r3, [sp]
   6f110:	mov	r3, r9
   6f114:	ldr	r1, [sp, #116]	; 0x74
   6f118:	add	r2, r1, r2
   6f11c:	mov	r1, r7
   6f120:	ldr	r0, [sp, #36]	; 0x24
   6f124:	bl	2b058 <fputs@plt+0x19ec0>
   6f128:	mov	r1, #144	; 0x90
   6f12c:	ldr	r0, [sp, #36]	; 0x24
   6f130:	bl	17154 <fputs@plt+0x5fbc>
   6f134:	add	r6, r6, #1
   6f138:	b	6f0ac <fputs@plt+0x5df14>
   6f13c:	ldr	r2, [r8, #4]
   6f140:	lsl	r3, r6, #1
   6f144:	ldrsh	r1, [r2, r3]
   6f148:	mov	r0, r5
   6f14c:	bl	186f4 <fputs@plt+0x755c>
   6f150:	add	r3, fp, r6
   6f154:	str	r3, [sp]
   6f158:	mov	r3, r0
   6f15c:	mov	r2, r9
   6f160:	mov	r1, r7
   6f164:	ldr	r0, [sp, #36]	; 0x24
   6f168:	bl	2af28 <fputs@plt+0x19d90>
   6f16c:	add	r6, r6, #1
   6f170:	ldrh	r3, [r8, #50]	; 0x32
   6f174:	cmp	r6, r3
   6f178:	blt	6f13c <fputs@plt+0x5dfa4>
   6f17c:	b	6f070 <fputs@plt+0x5ded8>
   6f180:	mov	r2, r5
   6f184:	mov	r1, r4
   6f188:	mov	r0, sl
   6f18c:	bl	3f008 <fputs@plt+0x2de70>
   6f190:	ldr	r1, [sp, #56]	; 0x38
   6f194:	ldr	r0, [sp, #36]	; 0x24
   6f198:	bl	1712c <fputs@plt+0x5f94>
   6f19c:	ldrh	r2, [r5, #52]	; 0x34
   6f1a0:	ldr	r1, [sp, #44]	; 0x2c
   6f1a4:	mov	r0, sl
   6f1a8:	bl	184c8 <fputs@plt+0x7330>
   6f1ac:	ldr	r3, [sp, #44]	; 0x2c
   6f1b0:	cmp	fp, r3
   6f1b4:	moveq	r3, #1
   6f1b8:	beq	6ede8 <fputs@plt+0x5dc50>
   6f1bc:	ldr	r2, [sp, #68]	; 0x44
   6f1c0:	mov	r1, fp
   6f1c4:	mov	r0, sl
   6f1c8:	bl	184c8 <fputs@plt+0x7330>
   6f1cc:	mov	r3, #1
   6f1d0:	b	6ede8 <fputs@plt+0x5dc50>
   6f1d4:	ldr	r1, [sp, #212]	; 0xd4
   6f1d8:	ldr	r0, [sp, #36]	; 0x24
   6f1dc:	bl	2b758 <fputs@plt+0x1a5c0>
   6f1e0:	b	6f190 <fputs@plt+0x5dff8>
   6f1e4:	ldr	r3, [sp, #200]	; 0xc8
   6f1e8:	cmp	r3, #0
   6f1ec:	streq	r3, [sp, #40]	; 0x28
   6f1f0:	moveq	r4, #2
   6f1f4:	beq	6ea7c <fputs@plt+0x5d8e4>
   6f1f8:	mov	r4, #2
   6f1fc:	b	6e7dc <fputs@plt+0x5d644>
   6f200:	andeq	r5, r8, ip, ror #15
   6f204:	andeq	r0, r0, r3, lsl r5
   6f208:	andeq	r9, r1, ip, asr r5
   6f20c:	andeq	r0, r0, r3, lsl r1
   6f210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f214:	sub	sp, sp, #204	; 0xcc
   6f218:	str	r1, [sp, #32]
   6f21c:	mov	r9, r2
   6f220:	mov	fp, r3
   6f224:	mov	r3, #0
   6f228:	str	r3, [sp, #196]	; 0xc4
   6f22c:	str	r3, [sp, #192]	; 0xc0
   6f230:	ldr	r8, [r0]
   6f234:	str	r3, [sp, #172]	; 0xac
   6f238:	str	r3, [sp, #176]	; 0xb0
   6f23c:	str	r3, [sp, #180]	; 0xb4
   6f240:	str	r3, [sp, #184]	; 0xb8
   6f244:	str	r3, [sp, #188]	; 0xbc
   6f248:	ldr	r3, [r0, #68]	; 0x44
   6f24c:	cmp	r3, #0
   6f250:	movne	r4, #0
   6f254:	strne	r4, [sp, #36]	; 0x24
   6f258:	bne	6f30c <fputs@plt+0x5e174>
   6f25c:	mov	r5, r0
   6f260:	ldrb	r3, [r8, #69]	; 0x45
   6f264:	str	r3, [sp, #40]	; 0x28
   6f268:	cmp	r3, #0
   6f26c:	movne	r4, #0
   6f270:	strne	r4, [sp, #36]	; 0x24
   6f274:	bne	6f30c <fputs@plt+0x5e174>
   6f278:	cmp	r2, #0
   6f27c:	beq	6f374 <fputs@plt+0x5e1dc>
   6f280:	ldr	r3, [r2, #8]
   6f284:	tst	r3, #256	; 0x100
   6f288:	moveq	r3, #0
   6f28c:	streq	r3, [sp, #36]	; 0x24
   6f290:	beq	6f2a8 <fputs@plt+0x5e110>
   6f294:	ldr	r4, [r2, #48]	; 0x30
   6f298:	cmp	r4, #0
   6f29c:	movne	r3, #0
   6f2a0:	strne	r3, [sp, #36]	; 0x24
   6f2a4:	beq	6f350 <fputs@plt+0x5e1b8>
   6f2a8:	ldr	r1, [sp, #32]
   6f2ac:	ldr	r3, [r1, #16]
   6f2b0:	cmp	r3, #0
   6f2b4:	moveq	r4, #0
   6f2b8:	beq	6f30c <fputs@plt+0x5e174>
   6f2bc:	mov	r0, r5
   6f2c0:	bl	6acac <fputs@plt+0x59b14>
   6f2c4:	subs	sl, r0, #0
   6f2c8:	moveq	r4, #0
   6f2cc:	beq	6f30c <fputs@plt+0x5e174>
   6f2d0:	ldr	r1, [sl, #64]	; 0x40
   6f2d4:	mov	r0, r8
   6f2d8:	bl	19604 <fputs@plt+0x846c>
   6f2dc:	str	r0, [sp, #60]	; 0x3c
   6f2e0:	ldr	r2, [sl]
   6f2e4:	ldr	r3, [r8, #16]
   6f2e8:	ldr	r3, [r3, r0, lsl #4]
   6f2ec:	str	r3, [sp]
   6f2f0:	mov	r3, #0
   6f2f4:	mov	r1, #18
   6f2f8:	mov	r0, r5
   6f2fc:	bl	3573c <fputs@plt+0x245a4>
   6f300:	cmp	r0, #0
   6f304:	movne	r4, #0
   6f308:	beq	6f380 <fputs@plt+0x5e1e8>
   6f30c:	ldr	r1, [sp, #32]
   6f310:	mov	r0, r8
   6f314:	bl	23a04 <fputs@plt+0x1286c>
   6f318:	ldr	r1, [sp, #36]	; 0x24
   6f31c:	mov	r0, r8
   6f320:	bl	23c38 <fputs@plt+0x12aa0>
   6f324:	mov	r1, r9
   6f328:	mov	r0, r8
   6f32c:	bl	23b94 <fputs@plt+0x129fc>
   6f330:	mov	r1, fp
   6f334:	mov	r0, r8
   6f338:	bl	2019c <fputs@plt+0xf004>
   6f33c:	mov	r1, r4
   6f340:	mov	r0, r8
   6f344:	bl	1fc00 <fputs@plt+0xea68>
   6f348:	add	sp, sp, #204	; 0xcc
   6f34c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f350:	ldr	r3, [r2]
   6f354:	str	r3, [sp, #36]	; 0x24
   6f358:	mov	r3, #0
   6f35c:	str	r3, [r2]
   6f360:	mov	r1, r2
   6f364:	mov	r0, r8
   6f368:	bl	23b94 <fputs@plt+0x129fc>
   6f36c:	mov	r9, r4
   6f370:	b	6f2a8 <fputs@plt+0x5e110>
   6f374:	mov	r3, #0
   6f378:	str	r3, [sp, #36]	; 0x24
   6f37c:	b	6f2a8 <fputs@plt+0x5e110>
   6f380:	ldrb	r7, [sl, #42]	; 0x2a
   6f384:	add	r3, sp, #168	; 0xa8
   6f388:	str	r3, [sp]
   6f38c:	mov	r3, #0
   6f390:	mov	r2, #108	; 0x6c
   6f394:	mov	r1, sl
   6f398:	mov	r0, r5
   6f39c:	bl	198e0 <fputs@plt+0x8748>
   6f3a0:	str	r0, [sp, #64]	; 0x40
   6f3a4:	ldr	r3, [sl, #12]
   6f3a8:	str	r3, [sp, #72]	; 0x48
   6f3ac:	mov	r1, sl
   6f3b0:	mov	r0, r5
   6f3b4:	bl	4f8c4 <fputs@plt+0x3e72c>
   6f3b8:	cmp	r0, #0
   6f3bc:	movne	r4, #0
   6f3c0:	bne	6f30c <fputs@plt+0x5e174>
   6f3c4:	ldr	r2, [sp, #168]	; 0xa8
   6f3c8:	mov	r1, sl
   6f3cc:	mov	r0, r5
   6f3d0:	bl	374c4 <fputs@plt+0x2632c>
   6f3d4:	subs	r3, r0, #0
   6f3d8:	str	r3, [sp, #52]	; 0x34
   6f3dc:	movne	r4, #0
   6f3e0:	bne	6f30c <fputs@plt+0x5e174>
   6f3e4:	mov	r0, r5
   6f3e8:	bl	2afc0 <fputs@plt+0x19e28>
   6f3ec:	subs	r3, r0, #0
   6f3f0:	str	r3, [sp, #68]	; 0x44
   6f3f4:	beq	70cb0 <fputs@plt+0x5fb18>
   6f3f8:	ldrb	r3, [r5, #18]
   6f3fc:	cmp	r3, #0
   6f400:	moveq	r2, r0
   6f404:	moveq	r3, r2
   6f408:	ldrbeq	r3, [r3, #89]	; 0x59
   6f40c:	orreq	r3, r3, #4
   6f410:	strbeq	r3, [r2, #89]	; 0x59
   6f414:	ldr	r2, [sp, #60]	; 0x3c
   6f418:	ldr	r3, [sp, #64]	; 0x40
   6f41c:	cmp	r3, #0
   6f420:	cmpeq	r9, #0
   6f424:	movne	r1, #1
   6f428:	moveq	r1, #0
   6f42c:	mov	r0, r5
   6f430:	bl	52af4 <fputs@plt+0x4195c>
   6f434:	cmp	fp, #0
   6f438:	beq	6f514 <fputs@plt+0x5e37c>
   6f43c:	mov	r2, sl
   6f440:	ldr	r1, [sp, #60]	; 0x3c
   6f444:	mov	r0, r5
   6f448:	bl	194a4 <fputs@plt+0x830c>
   6f44c:	str	r0, [sp, #96]	; 0x60
   6f450:	ldr	r2, [r5, #76]	; 0x4c
   6f454:	add	r3, r2, #1
   6f458:	str	r3, [sp, #88]	; 0x58
   6f45c:	ldrsh	r3, [sl, #34]	; 0x22
   6f460:	add	r3, r3, #1
   6f464:	add	r3, r3, r2
   6f468:	str	r3, [r5, #76]	; 0x4c
   6f46c:	ldrb	r1, [sl, #42]	; 0x2a
   6f470:	tst	r1, #16
   6f474:	addne	r2, r2, #2
   6f478:	strne	r2, [sp, #80]	; 0x50
   6f47c:	addne	r3, r3, #1
   6f480:	strne	r3, [r5, #76]	; 0x4c
   6f484:	ldreq	r3, [sp, #88]	; 0x58
   6f488:	streq	r3, [sp, #80]	; 0x50
   6f48c:	and	r3, r7, #32
   6f490:	str	r3, [sp, #76]	; 0x4c
   6f494:	ldrb	r3, [sl, #42]	; 0x2a
   6f498:	eor	r3, r3, #128	; 0x80
   6f49c:	lsr	r3, r3, #7
   6f4a0:	str	r3, [sp, #56]	; 0x38
   6f4a4:	cmp	fp, #0
   6f4a8:	beq	70070 <fputs@plt+0x5eed8>
   6f4ac:	ldr	r3, [fp, #4]
   6f4b0:	cmp	r3, #0
   6f4b4:	ble	7007c <fputs@plt+0x5eee4>
   6f4b8:	ldr	r3, [sp, #52]	; 0x34
   6f4bc:	mvn	r1, #0
   6f4c0:	ldr	r2, [fp]
   6f4c4:	add	r2, r2, r3, lsl #3
   6f4c8:	str	r1, [r2, #4]
   6f4cc:	add	r3, r3, #1
   6f4d0:	ldr	r2, [fp, #4]
   6f4d4:	cmp	r2, r3
   6f4d8:	bgt	6f4c0 <fputs@plt+0x5e328>
   6f4dc:	cmp	r2, #0
   6f4e0:	mvnle	r3, #0
   6f4e4:	strle	r3, [sp, #48]	; 0x30
   6f4e8:	ble	6fe9c <fputs@plt+0x5ed04>
   6f4ec:	ldr	r3, [sp, #52]	; 0x34
   6f4f0:	mov	r2, #0
   6f4f4:	mvn	r1, #0
   6f4f8:	str	r1, [sp, #48]	; 0x30
   6f4fc:	str	r8, [sp, #84]	; 0x54
   6f500:	mov	r8, r3
   6f504:	str	r5, [sp, #92]	; 0x5c
   6f508:	str	r9, [sp, #100]	; 0x64
   6f50c:	mov	r9, r2
   6f510:	b	6fde0 <fputs@plt+0x5ec48>
   6f514:	cmp	r9, #0
   6f518:	beq	6f43c <fputs@plt+0x5e2a4>
   6f51c:	ldr	r3, [r5, #536]	; 0x218
   6f520:	cmp	r3, #0
   6f524:	bne	6f43c <fputs@plt+0x5e2a4>
   6f528:	ldr	r3, [r9, #64]	; 0x40
   6f52c:	cmp	r3, #0
   6f530:	bne	6f43c <fputs@plt+0x5e2a4>
   6f534:	ldr	r3, [r5]
   6f538:	str	r3, [sp, #92]	; 0x5c
   6f53c:	mov	r1, sl
   6f540:	mov	r0, r5
   6f544:	bl	197d0 <fputs@plt+0x8638>
   6f548:	cmp	r0, #0
   6f54c:	bne	6f43c <fputs@plt+0x5e2a4>
   6f550:	ldrb	r3, [sl, #42]	; 0x2a
   6f554:	tst	r3, #16
   6f558:	bne	6f43c <fputs@plt+0x5e2a4>
   6f55c:	ldr	r3, [sp, #240]	; 0xf0
   6f560:	cmp	r3, #10
   6f564:	ldrne	r3, [sp, #240]	; 0xf0
   6f568:	strne	r3, [sp, #96]	; 0x60
   6f56c:	bne	6f590 <fputs@plt+0x5e3f8>
   6f570:	ldrsh	r3, [sl, #32]
   6f574:	cmp	r3, #0
   6f578:	blt	6fa24 <fputs@plt+0x5e88c>
   6f57c:	ldrb	r3, [sl, #43]	; 0x2b
   6f580:	mov	r2, r3
   6f584:	cmp	r3, #10
   6f588:	moveq	r2, #2
   6f58c:	str	r2, [sp, #96]	; 0x60
   6f590:	ldr	r2, [r9, #28]
   6f594:	ldr	r3, [r2]
   6f598:	cmp	r3, #1
   6f59c:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5a0:	ldr	r3, [r2, #28]
   6f5a4:	cmp	r3, #0
   6f5a8:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5ac:	ldr	r3, [r9, #32]
   6f5b0:	cmp	r3, #0
   6f5b4:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5b8:	ldr	r3, [r9, #44]	; 0x2c
   6f5bc:	cmp	r3, #0
   6f5c0:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5c4:	ldr	r3, [r9, #36]	; 0x24
   6f5c8:	cmp	r3, #0
   6f5cc:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5d0:	ldr	r3, [r9, #56]	; 0x38
   6f5d4:	cmp	r3, #0
   6f5d8:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5dc:	ldr	r3, [r9, #48]	; 0x30
   6f5e0:	cmp	r3, #0
   6f5e4:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5e8:	ldr	r3, [r9, #8]
   6f5ec:	tst	r3, #1
   6f5f0:	bne	6f43c <fputs@plt+0x5e2a4>
   6f5f4:	ldr	r3, [r9]
   6f5f8:	ldr	r1, [r3]
   6f5fc:	str	r1, [sp, #76]	; 0x4c
   6f600:	cmp	r1, #1
   6f604:	bne	6f43c <fputs@plt+0x5e2a4>
   6f608:	ldr	r3, [r3, #4]
   6f60c:	ldr	r3, [r3]
   6f610:	ldrb	r3, [r3]
   6f614:	cmp	r3, #158	; 0x9e
   6f618:	bne	6f43c <fputs@plt+0x5e2a4>
   6f61c:	add	r2, r2, #8
   6f620:	mov	r1, #0
   6f624:	mov	r0, r5
   6f628:	bl	69c4c <fputs@plt+0x58ab4>
   6f62c:	str	r0, [sp, #48]	; 0x30
   6f630:	cmp	sl, r0
   6f634:	cmpne	r0, #0
   6f638:	beq	6f43c <fputs@plt+0x5e2a4>
   6f63c:	ldrb	r1, [r0, #42]	; 0x2a
   6f640:	ldrb	r3, [sl, #42]	; 0x2a
   6f644:	lsr	r3, r3, #5
   6f648:	eor	r3, r3, #1
   6f64c:	lsr	r2, r1, #5
   6f650:	eor	r2, r2, #1
   6f654:	and	r3, r3, #1
   6f658:	and	r2, r2, #1
   6f65c:	cmp	r3, r2
   6f660:	bne	6f43c <fputs@plt+0x5e2a4>
   6f664:	tst	r1, #16
   6f668:	bne	6f43c <fputs@plt+0x5e2a4>
   6f66c:	ldr	r3, [r0, #12]
   6f670:	cmp	r3, #0
   6f674:	bne	6f43c <fputs@plt+0x5e2a4>
   6f678:	ldrsh	r3, [sl, #34]	; 0x22
   6f67c:	mov	r2, r3
   6f680:	str	r3, [sp, #56]	; 0x38
   6f684:	ldrsh	r3, [r0, #34]	; 0x22
   6f688:	cmp	r3, r2
   6f68c:	bne	6f43c <fputs@plt+0x5e2a4>
   6f690:	ldrsh	r2, [sl, #32]
   6f694:	ldrsh	r3, [r0, #32]
   6f698:	cmp	r2, r3
   6f69c:	bne	6f43c <fputs@plt+0x5e2a4>
   6f6a0:	ldr	r3, [sp, #52]	; 0x34
   6f6a4:	str	r5, [sp, #44]	; 0x2c
   6f6a8:	mov	r5, r3
   6f6ac:	ldr	r3, [sp, #56]	; 0x38
   6f6b0:	cmp	r5, r3
   6f6b4:	blt	6fa30 <fputs@plt+0x5e898>
   6f6b8:	ldr	r5, [sp, #44]	; 0x2c
   6f6bc:	ldr	r6, [sl, #8]
   6f6c0:	ldr	r3, [sp, #52]	; 0x34
   6f6c4:	str	r3, [sp, #56]	; 0x38
   6f6c8:	cmp	r6, #0
   6f6cc:	bne	6fad0 <fputs@plt+0x5e938>
   6f6d0:	ldr	r1, [sl, #24]
   6f6d4:	cmp	r1, #0
   6f6d8:	beq	6f6f4 <fputs@plt+0x5e55c>
   6f6dc:	mvn	r2, #0
   6f6e0:	ldr	r3, [sp, #48]	; 0x30
   6f6e4:	ldr	r0, [r3, #24]
   6f6e8:	bl	1da58 <fputs@plt+0xc8c0>
   6f6ec:	cmp	r0, #0
   6f6f0:	bne	6f43c <fputs@plt+0x5e2a4>
   6f6f4:	ldr	r3, [sp, #92]	; 0x5c
   6f6f8:	ldr	r3, [r3, #24]
   6f6fc:	tst	r3, #524288	; 0x80000
   6f700:	beq	6f710 <fputs@plt+0x5e578>
   6f704:	ldr	r2, [sl, #16]
   6f708:	cmp	r2, #0
   6f70c:	bne	6f43c <fputs@plt+0x5e2a4>
   6f710:	ands	r3, r3, #128	; 0x80
   6f714:	str	r3, [sp, #100]	; 0x64
   6f718:	bne	6f43c <fputs@plt+0x5e2a4>
   6f71c:	ldr	r3, [sp, #48]	; 0x30
   6f720:	ldr	r1, [r3, #64]	; 0x40
   6f724:	ldr	r0, [sp, #92]	; 0x5c
   6f728:	bl	19604 <fputs@plt+0x846c>
   6f72c:	mov	r4, r0
   6f730:	str	r0, [sp, #104]	; 0x68
   6f734:	mov	r0, r5
   6f738:	bl	2afc0 <fputs@plt+0x19e28>
   6f73c:	str	r0, [sp, #44]	; 0x2c
   6f740:	mov	r1, r4
   6f744:	mov	r0, r5
   6f748:	bl	52a98 <fputs@plt+0x41900>
   6f74c:	ldr	r3, [r5, #72]	; 0x48
   6f750:	str	r3, [sp, #80]	; 0x50
   6f754:	add	r2, r3, #1
   6f758:	mov	r6, r2
   6f75c:	str	r2, [sp, #76]	; 0x4c
   6f760:	add	r3, r3, #2
   6f764:	str	r3, [r5, #72]	; 0x48
   6f768:	mov	r2, sl
   6f76c:	ldr	r1, [sp, #60]	; 0x3c
   6f770:	mov	r0, r5
   6f774:	bl	194a4 <fputs@plt+0x830c>
   6f778:	mov	r4, r0
   6f77c:	mov	r0, r5
   6f780:	bl	183fc <fputs@plt+0x7264>
   6f784:	str	r0, [sp, #88]	; 0x58
   6f788:	mov	r0, r5
   6f78c:	bl	183fc <fputs@plt+0x7264>
   6f790:	str	r0, [sp, #84]	; 0x54
   6f794:	mov	r3, #55	; 0x37
   6f798:	str	r3, [sp]
   6f79c:	mov	r3, sl
   6f7a0:	ldr	r2, [sp, #60]	; 0x3c
   6f7a4:	mov	r1, r6
   6f7a8:	mov	r0, r5
   6f7ac:	bl	37c7c <fputs@plt+0x26ae4>
   6f7b0:	ldr	r3, [sp, #92]	; 0x5c
   6f7b4:	ldr	r3, [r3, #24]
   6f7b8:	tst	r3, #134217728	; 0x8000000
   6f7bc:	ldrne	r3, [sp, #100]	; 0x64
   6f7c0:	strne	r3, [sp, #56]	; 0x38
   6f7c4:	bne	6f830 <fputs@plt+0x5e698>
   6f7c8:	ldrsh	r3, [sl, #32]
   6f7cc:	cmp	r3, #0
   6f7d0:	bge	6f7e0 <fputs@plt+0x5e648>
   6f7d4:	ldr	r3, [sl, #8]
   6f7d8:	cmp	r3, #0
   6f7dc:	bne	6f7fc <fputs@plt+0x5e664>
   6f7e0:	ldr	r3, [sp, #56]	; 0x38
   6f7e4:	cmp	r3, #0
   6f7e8:	bne	6f7fc <fputs@plt+0x5e664>
   6f7ec:	ldr	r3, [sp, #96]	; 0x60
   6f7f0:	sub	r3, r3, #1
   6f7f4:	cmp	r3, #1
   6f7f8:	bls	6f830 <fputs@plt+0x5e698>
   6f7fc:	mov	r3, #0
   6f800:	ldr	r2, [sp, #76]	; 0x4c
   6f804:	mov	r1, #108	; 0x6c
   6f808:	ldr	r0, [sp, #44]	; 0x2c
   6f80c:	bl	2b55c <fputs@plt+0x1a3c4>
   6f810:	mov	r6, r0
   6f814:	mov	r1, #13
   6f818:	ldr	r0, [sp, #44]	; 0x2c
   6f81c:	bl	2afa0 <fputs@plt+0x19e08>
   6f820:	str	r0, [sp, #56]	; 0x38
   6f824:	mov	r1, r6
   6f828:	ldr	r0, [sp, #44]	; 0x2c
   6f82c:	bl	171a8 <fputs@plt+0x6010>
   6f830:	ldr	r2, [sp, #48]	; 0x30
   6f834:	ldrb	r3, [r2, #42]	; 0x2a
   6f838:	tst	r3, #32
   6f83c:	bne	6fb44 <fputs@plt+0x5e9ac>
   6f840:	mov	r3, #54	; 0x36
   6f844:	str	r3, [sp]
   6f848:	mov	r3, r2
   6f84c:	ldr	r2, [sp, #104]	; 0x68
   6f850:	ldr	r6, [sp, #80]	; 0x50
   6f854:	mov	r1, r6
   6f858:	mov	r0, r5
   6f85c:	bl	37c7c <fputs@plt+0x26ae4>
   6f860:	mov	r3, #0
   6f864:	str	r6, [sp, #80]	; 0x50
   6f868:	mov	r2, r6
   6f86c:	mov	r1, #108	; 0x6c
   6f870:	ldr	r6, [sp, #44]	; 0x2c
   6f874:	mov	r0, r6
   6f878:	bl	2b55c <fputs@plt+0x1a3c4>
   6f87c:	str	r0, [sp, #108]	; 0x6c
   6f880:	ldrsh	r3, [sl, #32]
   6f884:	cmp	r3, #0
   6f888:	blt	6fb18 <fputs@plt+0x5e980>
   6f88c:	ldr	r3, [sp, #84]	; 0x54
   6f890:	ldr	r2, [sp, #80]	; 0x50
   6f894:	mov	r1, #103	; 0x67
   6f898:	str	r6, [sp, #44]	; 0x2c
   6f89c:	mov	r0, r6
   6f8a0:	bl	2b55c <fputs@plt+0x1a3c4>
   6f8a4:	mov	r6, r0
   6f8a8:	ldr	r3, [sp, #84]	; 0x54
   6f8ac:	str	r3, [sp]
   6f8b0:	mov	r3, #0
   6f8b4:	ldr	r2, [sp, #76]	; 0x4c
   6f8b8:	mov	r1, #70	; 0x46
   6f8bc:	ldr	r0, [sp, #44]	; 0x2c
   6f8c0:	bl	2af28 <fputs@plt+0x19d90>
   6f8c4:	str	r0, [sp, #112]	; 0x70
   6f8c8:	mov	r2, sl
   6f8cc:	ldr	r1, [sp, #96]	; 0x60
   6f8d0:	mov	r0, r5
   6f8d4:	bl	3ecbc <fputs@plt+0x2db24>
   6f8d8:	ldr	r1, [sp, #112]	; 0x70
   6f8dc:	ldr	r0, [sp, #44]	; 0x2c
   6f8e0:	bl	171a8 <fputs@plt+0x6010>
   6f8e4:	cmp	r4, #0
   6f8e8:	ble	6f900 <fputs@plt+0x5e768>
   6f8ec:	ldr	r3, [sp, #84]	; 0x54
   6f8f0:	mov	r2, r4
   6f8f4:	mov	r1, #137	; 0x89
   6f8f8:	ldr	r0, [r5, #8]
   6f8fc:	bl	2b55c <fputs@plt+0x1a3c4>
   6f900:	ldr	r3, [sp, #88]	; 0x58
   6f904:	ldr	r2, [sp, #80]	; 0x50
   6f908:	mov	r1, #102	; 0x66
   6f90c:	ldr	r0, [sp, #44]	; 0x2c
   6f910:	bl	2b55c <fputs@plt+0x1a3c4>
   6f914:	mov	r4, #0
   6f918:	str	r4, [sp, #8]
   6f91c:	ldr	r3, [sl]
   6f920:	str	r3, [sp, #4]
   6f924:	ldr	r2, [sp, #84]	; 0x54
   6f928:	str	r2, [sp]
   6f92c:	ldr	r3, [sp, #88]	; 0x58
   6f930:	ldr	r2, [sp, #76]	; 0x4c
   6f934:	mov	r1, #75	; 0x4b
   6f938:	ldr	r0, [sp, #44]	; 0x2c
   6f93c:	bl	2b058 <fputs@plt+0x19ec0>
   6f940:	mov	r1, #11
   6f944:	ldr	r0, [sp, #44]	; 0x2c
   6f948:	bl	17154 <fputs@plt+0x5fbc>
   6f94c:	mov	r3, r6
   6f950:	ldr	r2, [sp, #80]	; 0x50
   6f954:	mov	r1, #7
   6f958:	ldr	r6, [sp, #44]	; 0x2c
   6f95c:	mov	r0, r6
   6f960:	bl	2b55c <fputs@plt+0x1a3c4>
   6f964:	mov	r3, r4
   6f968:	ldr	r2, [sp, #80]	; 0x50
   6f96c:	mov	r1, #61	; 0x3d
   6f970:	mov	r0, r6
   6f974:	bl	2b55c <fputs@plt+0x1a3c4>
   6f978:	mov	r3, r4
   6f97c:	ldr	r2, [sp, #76]	; 0x4c
   6f980:	mov	r1, #61	; 0x3d
   6f984:	mov	r0, r6
   6f988:	bl	2b55c <fputs@plt+0x1a3c4>
   6f98c:	ldr	r6, [sl, #8]
   6f990:	str	r8, [sp, #112]	; 0x70
   6f994:	str	sl, [sp, #116]	; 0x74
   6f998:	cmp	r6, #0
   6f99c:	bne	6fb8c <fputs@plt+0x5e9f4>
   6f9a0:	ldr	r8, [sp, #112]	; 0x70
   6f9a4:	ldr	sl, [sp, #116]	; 0x74
   6f9a8:	ldr	r3, [sp, #108]	; 0x6c
   6f9ac:	cmp	r3, #0
   6f9b0:	beq	6f9c0 <fputs@plt+0x5e828>
   6f9b4:	mov	r1, r3
   6f9b8:	ldr	r0, [sp, #44]	; 0x2c
   6f9bc:	bl	171a8 <fputs@plt+0x6010>
   6f9c0:	ldr	r1, [sp, #84]	; 0x54
   6f9c4:	mov	r0, r5
   6f9c8:	bl	1842c <fputs@plt+0x7294>
   6f9cc:	ldr	r1, [sp, #88]	; 0x58
   6f9d0:	mov	r0, r5
   6f9d4:	bl	1842c <fputs@plt+0x7294>
   6f9d8:	ldr	r3, [sp, #56]	; 0x38
   6f9dc:	cmp	r3, #0
   6f9e0:	moveq	r4, #0
   6f9e4:	beq	703ec <fputs@plt+0x5f254>
   6f9e8:	mov	r3, #0
   6f9ec:	mov	r2, r3
   6f9f0:	mov	r1, #21
   6f9f4:	ldr	r4, [sp, #44]	; 0x2c
   6f9f8:	mov	r0, r4
   6f9fc:	bl	2b55c <fputs@plt+0x1a3c4>
   6fa00:	ldr	r1, [sp, #56]	; 0x38
   6fa04:	mov	r0, r4
   6fa08:	bl	171a8 <fputs@plt+0x6010>
   6fa0c:	mov	r3, #0
   6fa10:	ldr	r2, [sp, #76]	; 0x4c
   6fa14:	mov	r1, #61	; 0x3d
   6fa18:	mov	r0, r4
   6fa1c:	bl	2b55c <fputs@plt+0x1a3c4>
   6fa20:	b	6f43c <fputs@plt+0x5e2a4>
   6fa24:	mov	r3, #2
   6fa28:	str	r3, [sp, #96]	; 0x60
   6fa2c:	b	6f590 <fputs@plt+0x5e3f8>
   6fa30:	lsl	r3, r5, #4
   6fa34:	ldr	r6, [sl, #4]
   6fa38:	add	r6, r6, r3
   6fa3c:	ldr	r2, [sp, #48]	; 0x30
   6fa40:	ldr	r4, [r2, #4]
   6fa44:	add	r4, r4, r3
   6fa48:	ldrb	r2, [r6, #13]
   6fa4c:	ldrb	r3, [r4, #13]
   6fa50:	cmp	r2, r3
   6fa54:	bne	6fd68 <fputs@plt+0x5ebd0>
   6fa58:	ldr	r1, [r4, #8]
   6fa5c:	ldr	r0, [r6, #8]
   6fa60:	bl	26e94 <fputs@plt+0x15cfc>
   6fa64:	cmp	r0, #0
   6fa68:	bne	6fd70 <fputs@plt+0x5ebd8>
   6fa6c:	ldrb	r3, [r6, #12]
   6fa70:	cmp	r3, #0
   6fa74:	beq	6fa84 <fputs@plt+0x5e8ec>
   6fa78:	ldrb	r3, [r4, #12]
   6fa7c:	cmp	r3, #0
   6fa80:	beq	6fd78 <fputs@plt+0x5ebe0>
   6fa84:	cmp	r5, #0
   6fa88:	ble	6fac8 <fputs@plt+0x5e930>
   6fa8c:	ldr	r3, [r6, #4]
   6fa90:	ldr	r0, [r4, #4]
   6fa94:	clz	r1, r3
   6fa98:	lsr	r1, r1, #5
   6fa9c:	clz	r2, r0
   6faa0:	lsr	r2, r2, #5
   6faa4:	cmp	r1, r2
   6faa8:	bne	6fd80 <fputs@plt+0x5ebe8>
   6faac:	cmp	r3, #0
   6fab0:	beq	6fac8 <fputs@plt+0x5e930>
   6fab4:	ldr	r1, [r0, #8]
   6fab8:	ldr	r0, [r3, #8]
   6fabc:	bl	11174 <strcmp@plt>
   6fac0:	cmp	r0, #0
   6fac4:	bne	6fd88 <fputs@plt+0x5ebf0>
   6fac8:	add	r5, r5, #1
   6facc:	b	6f6ac <fputs@plt+0x5e514>
   6fad0:	ldrb	r3, [r6, #54]	; 0x36
   6fad4:	ldr	r2, [sp, #56]	; 0x38
   6fad8:	ldr	r1, [sp, #76]	; 0x4c
   6fadc:	cmp	r3, #0
   6fae0:	movne	r2, r1
   6fae4:	str	r2, [sp, #56]	; 0x38
   6fae8:	ldr	r3, [sp, #48]	; 0x30
   6faec:	ldr	r4, [r3, #8]
   6faf0:	cmp	r4, #0
   6faf4:	beq	6f43c <fputs@plt+0x5e2a4>
   6faf8:	mov	r1, r4
   6fafc:	mov	r0, r6
   6fb00:	bl	26ec4 <fputs@plt+0x15d2c>
   6fb04:	cmp	r0, #0
   6fb08:	ldreq	r4, [r4, #20]
   6fb0c:	beq	6faf0 <fputs@plt+0x5e958>
   6fb10:	ldr	r6, [r6, #20]
   6fb14:	b	6f6c8 <fputs@plt+0x5e530>
   6fb18:	ldr	r3, [sl, #8]
   6fb1c:	cmp	r3, #0
   6fb20:	ldr	r3, [sp, #84]	; 0x54
   6fb24:	ldreq	r2, [sp, #76]	; 0x4c
   6fb28:	moveq	r1, #74	; 0x4a
   6fb2c:	ldrne	r2, [sp, #80]	; 0x50
   6fb30:	movne	r1, #103	; 0x67
   6fb34:	ldr	r0, [sp, #44]	; 0x2c
   6fb38:	bl	2b55c <fputs@plt+0x1a3c4>
   6fb3c:	mov	r6, r0
   6fb40:	b	6f900 <fputs@plt+0x5e768>
   6fb44:	ldr	r3, [sl]
   6fb48:	str	r3, [sp]
   6fb4c:	mov	r3, #1
   6fb50:	ldr	r2, [sl, #28]
   6fb54:	ldr	r1, [sp, #60]	; 0x3c
   6fb58:	mov	r0, r5
   6fb5c:	bl	2ad2c <fputs@plt+0x19b94>
   6fb60:	ldr	r2, [sp, #48]	; 0x30
   6fb64:	ldr	r3, [r2]
   6fb68:	str	r3, [sp]
   6fb6c:	mov	r3, #0
   6fb70:	ldr	r2, [r2, #28]
   6fb74:	ldr	r1, [sp, #104]	; 0x68
   6fb78:	mov	r0, r5
   6fb7c:	bl	2ad2c <fputs@plt+0x19b94>
   6fb80:	ldr	r3, [sp, #100]	; 0x64
   6fb84:	str	r3, [sp, #108]	; 0x6c
   6fb88:	b	6f98c <fputs@plt+0x5e7f4>
   6fb8c:	ldr	r3, [sp, #48]	; 0x30
   6fb90:	ldr	r4, [r3, #8]
   6fb94:	cmp	r4, #0
   6fb98:	bne	6fc4c <fputs@plt+0x5eab4>
   6fb9c:	ldr	r3, [sp, #104]	; 0x68
   6fba0:	str	r3, [sp]
   6fba4:	ldr	r3, [r4, #44]	; 0x2c
   6fba8:	ldr	sl, [sp, #80]	; 0x50
   6fbac:	mov	r2, sl
   6fbb0:	mov	r1, #54	; 0x36
   6fbb4:	ldr	r8, [sp, #44]	; 0x2c
   6fbb8:	mov	r0, r8
   6fbbc:	bl	2af28 <fputs@plt+0x19d90>
   6fbc0:	mov	r1, r4
   6fbc4:	mov	r0, r5
   6fbc8:	bl	37c58 <fputs@plt+0x26ac0>
   6fbcc:	ldr	r3, [sp, #60]	; 0x3c
   6fbd0:	str	r3, [sp]
   6fbd4:	ldr	r3, [r6, #44]	; 0x2c
   6fbd8:	ldr	r2, [sp, #76]	; 0x4c
   6fbdc:	mov	r1, #55	; 0x37
   6fbe0:	mov	r0, r8
   6fbe4:	bl	2af28 <fputs@plt+0x19d90>
   6fbe8:	mov	r1, r6
   6fbec:	mov	r0, r5
   6fbf0:	bl	37c58 <fputs@plt+0x26ac0>
   6fbf4:	mov	r1, #1
   6fbf8:	mov	r0, r8
   6fbfc:	bl	17154 <fputs@plt+0x5fbc>
   6fc00:	mov	r3, #0
   6fc04:	mov	r2, sl
   6fc08:	mov	r1, #108	; 0x6c
   6fc0c:	mov	r0, r8
   6fc10:	bl	2b55c <fputs@plt+0x1a3c4>
   6fc14:	str	r0, [sp, #96]	; 0x60
   6fc18:	ldr	r3, [sp, #88]	; 0x58
   6fc1c:	mov	r2, sl
   6fc20:	mov	r1, #101	; 0x65
   6fc24:	mov	r0, r8
   6fc28:	bl	2b55c <fputs@plt+0x1a3c4>
   6fc2c:	ldr	r3, [sp, #92]	; 0x5c
   6fc30:	ldr	r3, [r3, #24]
   6fc34:	tst	r3, #134217728	; 0x8000000
   6fc38:	ldrhne	sl, [r4, #52]	; 0x34
   6fc3c:	ldrne	r8, [sp, #100]	; 0x64
   6fc40:	bne	6fc84 <fputs@plt+0x5eaec>
   6fc44:	ldr	r4, [sp, #40]	; 0x28
   6fc48:	b	6fcb4 <fputs@plt+0x5eb1c>
   6fc4c:	mov	r1, r4
   6fc50:	mov	r0, r6
   6fc54:	bl	26ec4 <fputs@plt+0x15d2c>
   6fc58:	cmp	r0, #0
   6fc5c:	bne	6fb9c <fputs@plt+0x5ea04>
   6fc60:	ldr	r4, [r4, #20]
   6fc64:	b	6fb94 <fputs@plt+0x5e9fc>
   6fc68:	ldr	r3, [r4, #32]
   6fc6c:	ldr	r1, [r3, r8, lsl #2]
   6fc70:	ldr	r0, [pc, #4072]	; 70c60 <fputs@plt+0x5fac8>
   6fc74:	bl	26e94 <fputs@plt+0x15cfc>
   6fc78:	cmp	r0, #0
   6fc7c:	bne	6fd60 <fputs@plt+0x5ebc8>
   6fc80:	add	r8, r8, #1
   6fc84:	cmp	r8, sl
   6fc88:	blt	6fc68 <fputs@plt+0x5ead0>
   6fc8c:	ldrne	r4, [sp, #40]	; 0x28
   6fc90:	bne	6fcb4 <fputs@plt+0x5eb1c>
   6fc94:	mvn	r3, #0
   6fc98:	str	r3, [sp]
   6fc9c:	mov	r3, #0
   6fca0:	ldr	r2, [sp, #76]	; 0x4c
   6fca4:	mov	r1, #105	; 0x69
   6fca8:	ldr	r0, [sp, #44]	; 0x2c
   6fcac:	bl	2af28 <fputs@plt+0x19d90>
   6fcb0:	mov	r4, #16
   6fcb4:	ldr	r3, [sp, #48]	; 0x30
   6fcb8:	ldrb	r3, [r3, #42]	; 0x2a
   6fcbc:	tst	r3, #32
   6fcc0:	beq	6fcd8 <fputs@plt+0x5eb40>
   6fcc4:	ldrb	r3, [r6, #55]	; 0x37
   6fcc8:	and	r3, r3, #3
   6fccc:	cmp	r3, #2
   6fcd0:	orreq	r4, r4, #1
   6fcd4:	uxtbeq	r4, r4
   6fcd8:	mov	r3, #1
   6fcdc:	str	r3, [sp]
   6fce0:	ldr	r3, [sp, #88]	; 0x58
   6fce4:	ldr	r2, [sp, #76]	; 0x4c
   6fce8:	mov	r1, #110	; 0x6e
   6fcec:	ldr	r8, [sp, #44]	; 0x2c
   6fcf0:	mov	r0, r8
   6fcf4:	bl	2af28 <fputs@plt+0x19d90>
   6fcf8:	mov	r1, r4
   6fcfc:	mov	r4, r8
   6fd00:	mov	r0, r8
   6fd04:	bl	17154 <fputs@plt+0x5fbc>
   6fd08:	ldr	r8, [sp, #96]	; 0x60
   6fd0c:	add	r3, r8, #1
   6fd10:	ldr	sl, [sp, #80]	; 0x50
   6fd14:	mov	r2, sl
   6fd18:	mov	r1, #7
   6fd1c:	mov	r0, r4
   6fd20:	bl	2b55c <fputs@plt+0x1a3c4>
   6fd24:	mov	r1, r8
   6fd28:	mov	r0, r4
   6fd2c:	bl	171a8 <fputs@plt+0x6010>
   6fd30:	mov	r3, #0
   6fd34:	mov	r2, sl
   6fd38:	mov	r1, #61	; 0x3d
   6fd3c:	mov	r0, r4
   6fd40:	bl	2b55c <fputs@plt+0x1a3c4>
   6fd44:	mov	r3, #0
   6fd48:	ldr	r2, [sp, #76]	; 0x4c
   6fd4c:	mov	r1, #61	; 0x3d
   6fd50:	mov	r0, r4
   6fd54:	bl	2b55c <fputs@plt+0x1a3c4>
   6fd58:	ldr	r6, [r6, #20]
   6fd5c:	b	6f998 <fputs@plt+0x5e800>
   6fd60:	ldr	r4, [sp, #40]	; 0x28
   6fd64:	b	6fcb4 <fputs@plt+0x5eb1c>
   6fd68:	ldr	r5, [sp, #44]	; 0x2c
   6fd6c:	b	6f43c <fputs@plt+0x5e2a4>
   6fd70:	ldr	r5, [sp, #44]	; 0x2c
   6fd74:	b	6f43c <fputs@plt+0x5e2a4>
   6fd78:	ldr	r5, [sp, #44]	; 0x2c
   6fd7c:	b	6f43c <fputs@plt+0x5e2a4>
   6fd80:	ldr	r5, [sp, #44]	; 0x2c
   6fd84:	b	6f43c <fputs@plt+0x5e2a4>
   6fd88:	ldr	r5, [sp, #44]	; 0x2c
   6fd8c:	b	6f43c <fputs@plt+0x5e2a4>
   6fd90:	ldr	r3, [sp, #44]	; 0x2c
   6fd94:	str	r4, [r3, #4]
   6fd98:	ldr	r3, [sp, #56]	; 0x38
   6fd9c:	ldr	r2, [sp, #40]	; 0x28
   6fda0:	cmp	r8, r4
   6fda4:	movne	r3, r2
   6fda8:	str	r3, [sp, #56]	; 0x38
   6fdac:	ldrsh	r3, [sl, #32]
   6fdb0:	ldr	r2, [sp, #48]	; 0x30
   6fdb4:	cmp	r3, r4
   6fdb8:	moveq	r2, r8
   6fdbc:	str	r2, [sp, #48]	; 0x30
   6fdc0:	ldrsh	r3, [sl, #34]	; 0x22
   6fdc4:	cmp	r3, r4
   6fdc8:	ble	6fe24 <fputs@plt+0x5ec8c>
   6fdcc:	add	r8, r8, #1
   6fdd0:	add	r9, r9, #8
   6fdd4:	ldr	r3, [fp, #4]
   6fdd8:	cmp	r3, r8
   6fddc:	ble	6fe90 <fputs@plt+0x5ecf8>
   6fde0:	ldrsh	r5, [sl, #34]	; 0x22
   6fde4:	cmp	r5, #0
   6fde8:	ble	6fe24 <fputs@plt+0x5ec8c>
   6fdec:	ldr	r3, [fp]
   6fdf0:	add	r2, r3, r9
   6fdf4:	str	r2, [sp, #44]	; 0x2c
   6fdf8:	ldr	r7, [r3, r9]
   6fdfc:	ldr	r6, [sl, #4]
   6fe00:	ldr	r4, [sp, #52]	; 0x34
   6fe04:	ldr	r1, [r6, r4, lsl #4]
   6fe08:	mov	r0, r7
   6fe0c:	bl	13ec8 <fputs@plt+0x2d30>
   6fe10:	cmp	r0, #0
   6fe14:	beq	6fd90 <fputs@plt+0x5ebf8>
   6fe18:	add	r4, r4, #1
   6fe1c:	cmp	r4, r5
   6fe20:	bne	6fe04 <fputs@plt+0x5ec6c>
   6fe24:	ldr	r3, [fp]
   6fe28:	ldr	r4, [r3, r9]
   6fe2c:	mov	r0, r4
   6fe30:	bl	180d0 <fputs@plt+0x6f38>
   6fe34:	ldr	r3, [sp, #76]	; 0x4c
   6fe38:	clz	r3, r3
   6fe3c:	lsr	r3, r3, #5
   6fe40:	cmp	r0, #0
   6fe44:	moveq	r3, #0
   6fe48:	cmp	r3, #0
   6fe4c:	ldrne	r3, [sp, #40]	; 0x28
   6fe50:	strne	r3, [sp, #56]	; 0x38
   6fe54:	strne	r8, [sp, #48]	; 0x30
   6fe58:	bne	6fdcc <fputs@plt+0x5ec34>
   6fe5c:	ldr	r8, [sp, #84]	; 0x54
   6fe60:	ldr	r5, [sp, #92]	; 0x5c
   6fe64:	ldr	r9, [sp, #100]	; 0x64
   6fe68:	str	r4, [sp]
   6fe6c:	mov	r3, #0
   6fe70:	ldr	r2, [sp, #32]
   6fe74:	ldr	r1, [pc, #3560]	; 70c64 <fputs@plt+0x5facc>
   6fe78:	mov	r0, r5
   6fe7c:	bl	35674 <fputs@plt+0x244dc>
   6fe80:	mov	r3, #1
   6fe84:	strb	r3, [r5, #17]
   6fe88:	mov	r4, #0
   6fe8c:	b	6f30c <fputs@plt+0x5e174>
   6fe90:	ldr	r8, [sp, #84]	; 0x54
   6fe94:	ldr	r5, [sp, #92]	; 0x5c
   6fe98:	ldr	r9, [sp, #100]	; 0x64
   6fe9c:	ldr	r3, [sp, #80]	; 0x50
   6fea0:	add	r3, r3, #1
   6fea4:	mov	r7, r3
   6fea8:	str	r3, [sp, #120]	; 0x78
   6feac:	cmp	r9, #0
   6feb0:	beq	7015c <fputs@plt+0x5efc4>
   6feb4:	ldr	r4, [r5, #76]	; 0x4c
   6feb8:	add	r4, r4, #1
   6febc:	str	r4, [r5, #76]	; 0x4c
   6fec0:	ldr	r0, [sp, #68]	; 0x44
   6fec4:	ldr	r6, [r0, #32]
   6fec8:	add	r3, r6, #1
   6fecc:	str	r3, [sp]
   6fed0:	mov	r3, #0
   6fed4:	mov	r2, r4
   6fed8:	mov	r1, #16
   6fedc:	bl	2af28 <fputs@plt+0x19d90>
   6fee0:	mov	r3, #13
   6fee4:	strb	r3, [sp, #172]	; 0xac
   6fee8:	str	r4, [sp, #176]	; 0xb0
   6feec:	mov	r3, #0
   6fef0:	strb	r3, [sp, #173]	; 0xad
   6fef4:	mov	r3, r7
   6fef8:	ldr	r2, [sp, #52]	; 0x34
   6fefc:	ldr	r1, [sp, #56]	; 0x38
   6ff00:	cmp	r1, #0
   6ff04:	moveq	r3, r2
   6ff08:	str	r3, [sp, #180]	; 0xb4
   6ff0c:	ldrsh	r3, [sl, #34]	; 0x22
   6ff10:	str	r3, [sp, #184]	; 0xb8
   6ff14:	add	r2, sp, #172	; 0xac
   6ff18:	mov	r1, r9
   6ff1c:	mov	r0, r5
   6ff20:	bl	5662c <fputs@plt+0x45494>
   6ff24:	cmp	r0, #0
   6ff28:	movne	r4, #0
   6ff2c:	bne	6f30c <fputs@plt+0x5e174>
   6ff30:	ldrb	r3, [r8, #69]	; 0x45
   6ff34:	str	r3, [sp, #84]	; 0x54
   6ff38:	cmp	r3, #0
   6ff3c:	movne	r4, #0
   6ff40:	bne	6f30c <fputs@plt+0x5e174>
   6ff44:	ldr	r3, [r5, #68]	; 0x44
   6ff48:	str	r3, [sp, #44]	; 0x2c
   6ff4c:	cmp	r3, #0
   6ff50:	movne	r4, #0
   6ff54:	bne	6f30c <fputs@plt+0x5e174>
   6ff58:	ldr	r3, [sp, #180]	; 0xb4
   6ff5c:	str	r3, [sp, #112]	; 0x70
   6ff60:	mov	r1, r4
   6ff64:	ldr	r4, [sp, #68]	; 0x44
   6ff68:	mov	r0, r4
   6ff6c:	bl	2b530 <fputs@plt+0x1a398>
   6ff70:	mov	r1, r6
   6ff74:	mov	r0, r4
   6ff78:	bl	171a8 <fputs@plt+0x6010>
   6ff7c:	ldr	r3, [r9]
   6ff80:	ldr	r3, [r3]
   6ff84:	str	r3, [sp, #92]	; 0x5c
   6ff88:	ldr	r3, [sp, #64]	; 0x40
   6ff8c:	cmp	r3, #0
   6ff90:	beq	70088 <fputs@plt+0x5eef0>
   6ff94:	ldr	r3, [r5, #72]	; 0x48
   6ff98:	mov	r7, r3
   6ff9c:	add	r3, r3, #1
   6ffa0:	str	r3, [r5, #72]	; 0x48
   6ffa4:	mov	r0, r5
   6ffa8:	bl	183fc <fputs@plt+0x7264>
   6ffac:	mov	r4, r0
   6ffb0:	mov	r0, r5
   6ffb4:	bl	183fc <fputs@plt+0x7264>
   6ffb8:	mov	r6, r0
   6ffbc:	ldr	r3, [sp, #92]	; 0x5c
   6ffc0:	str	r7, [sp, #44]	; 0x2c
   6ffc4:	mov	r2, r7
   6ffc8:	mov	r1, #57	; 0x39
   6ffcc:	ldr	r7, [sp, #68]	; 0x44
   6ffd0:	mov	r0, r7
   6ffd4:	bl	2b55c <fputs@plt+0x1a3c4>
   6ffd8:	ldr	r2, [sp, #176]	; 0xb0
   6ffdc:	mov	r1, #18
   6ffe0:	str	r7, [sp, #68]	; 0x44
   6ffe4:	mov	r0, r7
   6ffe8:	bl	2b4f0 <fputs@plt+0x1a358>
   6ffec:	mov	r7, r0
   6fff0:	str	r4, [sp]
   6fff4:	ldr	r3, [sp, #92]	; 0x5c
   6fff8:	ldr	r2, [sp, #112]	; 0x70
   6fffc:	mov	r1, #49	; 0x31
   70000:	ldr	r0, [sp, #68]	; 0x44
   70004:	bl	2af28 <fputs@plt+0x19d90>
   70008:	mov	r3, r6
   7000c:	ldr	r2, [sp, #44]	; 0x2c
   70010:	mov	r1, #74	; 0x4a
   70014:	ldr	r0, [sp, #68]	; 0x44
   70018:	bl	2b55c <fputs@plt+0x1a3c4>
   7001c:	str	r6, [sp]
   70020:	mov	r3, r4
   70024:	ldr	r2, [sp, #44]	; 0x2c
   70028:	mov	r1, #75	; 0x4b
   7002c:	ldr	r0, [sp, #68]	; 0x44
   70030:	bl	2af28 <fputs@plt+0x19d90>
   70034:	mov	r1, r7
   70038:	ldr	r0, [sp, #68]	; 0x44
   7003c:	bl	2b758 <fputs@plt+0x1a5c0>
   70040:	mov	r1, r7
   70044:	ldr	r0, [sp, #68]	; 0x44
   70048:	bl	171a8 <fputs@plt+0x6010>
   7004c:	mov	r1, r4
   70050:	mov	r0, r5
   70054:	bl	1842c <fputs@plt+0x7294>
   70058:	mov	r1, r6
   7005c:	mov	r0, r5
   70060:	bl	1842c <fputs@plt+0x7294>
   70064:	mov	r3, #1
   70068:	str	r3, [sp, #84]	; 0x54
   7006c:	b	701c0 <fputs@plt+0x5f028>
   70070:	mvn	r3, #0
   70074:	str	r3, [sp, #48]	; 0x30
   70078:	b	6fe9c <fputs@plt+0x5ed04>
   7007c:	mvn	r3, #0
   70080:	str	r3, [sp, #48]	; 0x30
   70084:	b	6fe9c <fputs@plt+0x5ed04>
   70088:	mov	r0, r5
   7008c:	bl	2afc0 <fputs@plt+0x19e28>
   70090:	str	r0, [sp, #56]	; 0x38
   70094:	ldr	r6, [r0, #32]
   70098:	ldrb	r3, [sl, #42]	; 0x2a
   7009c:	tst	r3, #16
   700a0:	moveq	r7, #0
   700a4:	beq	700b8 <fputs@plt+0x5ef20>
   700a8:	mov	r1, sl
   700ac:	ldr	r0, [r5]
   700b0:	bl	19990 <fputs@plt+0x87f8>
   700b4:	mov	r7, r0
   700b8:	cmp	r6, #1
   700bc:	ble	701c0 <fputs@plt+0x5f028>
   700c0:	mov	r4, #1
   700c4:	b	700e4 <fputs@plt+0x5ef4c>
   700c8:	ldr	r3, [r0, #12]
   700cc:	ldr	r2, [sp, #60]	; 0x3c
   700d0:	cmp	r2, r3
   700d4:	beq	70114 <fputs@plt+0x5ef7c>
   700d8:	add	r4, r4, #1
   700dc:	cmp	r4, r6
   700e0:	beq	701c0 <fputs@plt+0x5f028>
   700e4:	mov	r1, r4
   700e8:	ldr	r0, [sp, #56]	; 0x38
   700ec:	bl	17178 <fputs@plt+0x5fe0>
   700f0:	ldrb	r3, [r0]
   700f4:	cmp	r3, #54	; 0x36
   700f8:	beq	700c8 <fputs@plt+0x5ef30>
   700fc:	cmp	r3, #152	; 0x98
   70100:	bne	700d8 <fputs@plt+0x5ef40>
   70104:	ldr	r3, [r0, #16]
   70108:	cmp	r3, r7
   7010c:	bne	700d8 <fputs@plt+0x5ef40>
   70110:	b	6ff94 <fputs@plt+0x5edfc>
   70114:	ldr	r2, [r0, #8]
   70118:	ldr	r3, [sl, #28]
   7011c:	cmp	r2, r3
   70120:	beq	6ff94 <fputs@plt+0x5edfc>
   70124:	ldr	r3, [sl, #8]
   70128:	cmp	r3, #0
   7012c:	beq	700d8 <fputs@plt+0x5ef40>
   70130:	ldr	r1, [r3, #44]	; 0x2c
   70134:	cmp	r2, r1
   70138:	bne	7014c <fputs@plt+0x5efb4>
   7013c:	b	6ff94 <fputs@plt+0x5edfc>
   70140:	ldr	r1, [r3, #44]	; 0x2c
   70144:	cmp	r2, r1
   70148:	beq	6ff94 <fputs@plt+0x5edfc>
   7014c:	ldr	r3, [r3, #20]
   70150:	cmp	r3, #0
   70154:	bne	70140 <fputs@plt+0x5efa8>
   70158:	b	700d8 <fputs@plt+0x5ef40>
   7015c:	mov	r2, #32
   70160:	mov	r1, #0
   70164:	add	r0, sp, #136	; 0x88
   70168:	bl	10f64 <memset@plt>
   7016c:	str	r5, [sp, #136]	; 0x88
   70170:	ldr	r3, [sp, #36]	; 0x24
   70174:	cmp	r3, #0
   70178:	beq	701a0 <fputs@plt+0x5f008>
   7017c:	ldr	r2, [r3]
   70180:	str	r2, [sp, #92]	; 0x5c
   70184:	mov	r1, r3
   70188:	add	r0, sp, #136	; 0x88
   7018c:	bl	35ce8 <fputs@plt+0x24b50>
   70190:	cmp	r0, #0
   70194:	beq	701a8 <fputs@plt+0x5f010>
   70198:	mov	r4, #0
   7019c:	b	6f30c <fputs@plt+0x5e174>
   701a0:	ldr	r3, [sp, #52]	; 0x34
   701a4:	str	r3, [sp, #92]	; 0x5c
   701a8:	ldr	r3, [sp, #52]	; 0x34
   701ac:	str	r3, [sp, #112]	; 0x70
   701b0:	ldr	r3, [sp, #40]	; 0x28
   701b4:	str	r3, [sp, #84]	; 0x54
   701b8:	mvn	r3, #0
   701bc:	str	r3, [sp, #44]	; 0x2c
   701c0:	clz	lr, fp
   701c4:	lsr	lr, lr, #5
   701c8:	ldr	r3, [sp, #92]	; 0x5c
   701cc:	cmp	r3, #0
   701d0:	movle	r3, #0
   701d4:	andgt	r3, lr, #1
   701d8:	cmp	r3, #0
   701dc:	ldrshne	r3, [sl, #32]
   701e0:	strne	r3, [sp, #48]	; 0x30
   701e4:	ldrsh	ip, [sl, #34]	; 0x22
   701e8:	cmp	ip, #0
   701ec:	ble	7025c <fputs@plt+0x5f0c4>
   701f0:	ldr	r3, [sl, #4]
   701f4:	add	r0, r3, ip, lsl #4
   701f8:	ldr	r1, [sp, #52]	; 0x34
   701fc:	ldrb	r2, [r3, #15]
   70200:	lsl	r2, r2, #30
   70204:	add	r1, r1, r2, lsr #31
   70208:	add	r3, r3, #16
   7020c:	cmp	r0, r3
   70210:	bne	701fc <fputs@plt+0x5f064>
   70214:	ldr	r3, [sp, #92]	; 0x5c
   70218:	cmp	r3, #0
   7021c:	moveq	lr, #0
   70220:	andne	lr, lr, #1
   70224:	cmp	lr, #0
   70228:	beq	70264 <fputs@plt+0x5f0cc>
   7022c:	sub	r1, ip, r1
   70230:	cmp	r3, r1
   70234:	beq	70264 <fputs@plt+0x5f0cc>
   70238:	str	r3, [sp, #4]
   7023c:	str	r1, [sp]
   70240:	mov	r3, #0
   70244:	ldr	r2, [sp, #32]
   70248:	ldr	r1, [pc, #2584]	; 70c68 <fputs@plt+0x5fad0>
   7024c:	mov	r0, r5
   70250:	bl	35674 <fputs@plt+0x244dc>
   70254:	mov	r4, #0
   70258:	b	6f30c <fputs@plt+0x5e174>
   7025c:	ldr	r1, [sp, #52]	; 0x34
   70260:	b	70214 <fputs@plt+0x5f07c>
   70264:	cmp	fp, #0
   70268:	beq	7027c <fputs@plt+0x5f0e4>
   7026c:	ldr	r3, [fp, #4]
   70270:	ldr	r2, [sp, #92]	; 0x5c
   70274:	cmp	r2, r3
   70278:	bne	70470 <fputs@plt+0x5f2d8>
   7027c:	ldr	r3, [r8, #24]
   70280:	ands	r3, r3, #128	; 0x80
   70284:	str	r3, [sp, #56]	; 0x38
   70288:	bne	70484 <fputs@plt+0x5f2ec>
   7028c:	ldr	r3, [sp, #72]	; 0x48
   70290:	cmp	r3, #0
   70294:	movne	r4, #0
   70298:	beq	704a8 <fputs@plt+0x5f310>
   7029c:	ldr	r3, [sp, #84]	; 0x54
   702a0:	cmp	r3, #0
   702a4:	bne	70524 <fputs@plt+0x5f38c>
   702a8:	cmp	r9, #0
   702ac:	beq	70548 <fputs@plt+0x5f3b0>
   702b0:	ldr	r2, [sp, #176]	; 0xb0
   702b4:	mov	r1, #18
   702b8:	ldr	r0, [sp, #68]	; 0x44
   702bc:	bl	2b4f0 <fputs@plt+0x1a358>
   702c0:	str	r0, [sp, #104]	; 0x68
   702c4:	str	r0, [sp, #108]	; 0x6c
   702c8:	ldr	r0, [sp, #68]	; 0x44
   702cc:	bl	2ae08 <fputs@plt+0x19c70>
   702d0:	str	r0, [sp, #116]	; 0x74
   702d4:	ldr	r3, [sp, #168]	; 0xa8
   702d8:	tst	r3, #1
   702dc:	bne	70558 <fputs@plt+0x5f3c0>
   702e0:	ldr	r3, [sp, #72]	; 0x48
   702e4:	cmp	r3, #0
   702e8:	beq	7074c <fputs@plt+0x5f5b4>
   702ec:	ldr	r3, [r8, #24]
   702f0:	tst	r3, #128	; 0x80
   702f4:	bne	70c48 <fputs@plt+0x5fab0>
   702f8:	ldr	r1, [sp, #64]	; 0x40
   702fc:	cmp	r1, #0
   70300:	beq	70344 <fputs@plt+0x5f1ac>
   70304:	ldr	r3, [sp, #116]	; 0x74
   70308:	str	r3, [sp, #16]
   7030c:	ldr	r3, [sp, #240]	; 0xf0
   70310:	str	r3, [sp, #12]
   70314:	ldr	r3, [sp, #80]	; 0x50
   70318:	sub	r3, r3, #1
   7031c:	ldrsh	r2, [sl, #34]	; 0x22
   70320:	sub	r3, r3, r2
   70324:	str	r3, [sp, #8]
   70328:	str	sl, [sp, #4]
   7032c:	mov	r3, #2
   70330:	str	r3, [sp]
   70334:	mov	r3, #0
   70338:	mov	r2, #108	; 0x6c
   7033c:	mov	r0, r5
   70340:	bl	6d7f4 <fputs@plt+0x5c65c>
   70344:	ldr	r1, [sp, #116]	; 0x74
   70348:	ldr	r0, [sp, #68]	; 0x44
   7034c:	bl	1712c <fputs@plt+0x5f94>
   70350:	ldr	r3, [sp, #84]	; 0x54
   70354:	cmp	r3, #0
   70358:	bne	70c74 <fputs@plt+0x5fadc>
   7035c:	cmp	r9, #0
   70360:	beq	70380 <fputs@plt+0x5f1e8>
   70364:	ldr	r1, [sp, #108]	; 0x6c
   70368:	ldr	r6, [sp, #68]	; 0x44
   7036c:	mov	r0, r6
   70370:	bl	2b758 <fputs@plt+0x1a5c0>
   70374:	ldr	r1, [sp, #104]	; 0x68
   70378:	mov	r0, r6
   7037c:	bl	171a8 <fputs@plt+0x6010>
   70380:	ldrb	r6, [sl, #42]	; 0x2a
   70384:	and	r6, r6, #16
   70388:	ldr	r3, [sp, #72]	; 0x48
   7038c:	cmp	r3, #0
   70390:	orrne	r6, r6, #1
   70394:	cmp	r6, #0
   70398:	bne	703ec <fputs@plt+0x5f254>
   7039c:	ldr	r2, [sp, #196]	; 0xc4
   703a0:	ldr	r3, [sp, #192]	; 0xc0
   703a4:	cmp	r2, r3
   703a8:	bge	703b8 <fputs@plt+0x5f220>
   703ac:	mov	r1, #61	; 0x3d
   703b0:	ldr	r0, [sp, #68]	; 0x44
   703b4:	bl	2b4f0 <fputs@plt+0x1a358>
   703b8:	ldr	r7, [sl, #8]
   703bc:	cmp	r7, #0
   703c0:	beq	703ec <fputs@plt+0x5f254>
   703c4:	mov	sl, #61	; 0x3d
   703c8:	ldr	r2, [sp, #192]	; 0xc0
   703cc:	add	r2, r6, r2
   703d0:	mov	r1, sl
   703d4:	ldr	r0, [sp, #68]	; 0x44
   703d8:	bl	2b4f0 <fputs@plt+0x1a358>
   703dc:	ldr	r7, [r7, #20]
   703e0:	add	r6, r6, #1
   703e4:	cmp	r7, #0
   703e8:	bne	703c8 <fputs@plt+0x5f230>
   703ec:	ldrb	r3, [r5, #18]
   703f0:	cmp	r3, #0
   703f4:	bne	6f30c <fputs@plt+0x5e174>
   703f8:	ldr	r3, [r5, #420]	; 0x1a4
   703fc:	cmp	r3, #0
   70400:	bne	6f30c <fputs@plt+0x5e174>
   70404:	mov	r0, r5
   70408:	bl	37df0 <fputs@plt+0x26c58>
   7040c:	ldr	r3, [r8, #24]
   70410:	tst	r3, #128	; 0x80
   70414:	beq	6f30c <fputs@plt+0x5e174>
   70418:	ldrb	r3, [r5, #18]
   7041c:	cmp	r3, #0
   70420:	bne	6f30c <fputs@plt+0x5e174>
   70424:	ldr	r3, [r5, #420]	; 0x1a4
   70428:	cmp	r3, #0
   7042c:	bne	6f30c <fputs@plt+0x5e174>
   70430:	mov	r3, #1
   70434:	ldr	r2, [sp, #56]	; 0x38
   70438:	mov	r1, #33	; 0x21
   7043c:	ldr	r5, [sp, #68]	; 0x44
   70440:	mov	r0, r5
   70444:	bl	2b55c <fputs@plt+0x1a3c4>
   70448:	mov	r1, #1
   7044c:	mov	r0, r5
   70450:	bl	21838 <fputs@plt+0x106a0>
   70454:	mov	r1, #0
   70458:	str	r1, [sp]
   7045c:	ldr	r3, [pc, #2056]	; 70c6c <fputs@plt+0x5fad4>
   70460:	mov	r2, r1
   70464:	mov	r0, r5
   70468:	bl	2a37c <fputs@plt+0x191e4>
   7046c:	b	6f30c <fputs@plt+0x5e174>
   70470:	ldr	r1, [pc, #2040]	; 70c70 <fputs@plt+0x5fad8>
   70474:	mov	r0, r5
   70478:	bl	35674 <fputs@plt+0x244dc>
   7047c:	mov	r4, #0
   70480:	b	6f30c <fputs@plt+0x5e174>
   70484:	ldr	r3, [r5, #76]	; 0x4c
   70488:	add	r3, r3, #1
   7048c:	str	r3, [sp, #56]	; 0x38
   70490:	str	r3, [r5, #76]	; 0x4c
   70494:	mov	r2, #0
   70498:	mov	r1, #22
   7049c:	ldr	r0, [sp, #68]	; 0x44
   704a0:	bl	2b55c <fputs@plt+0x1a3c4>
   704a4:	b	7028c <fputs@plt+0x5f0f4>
   704a8:	add	r3, sp, #192	; 0xc0
   704ac:	str	r3, [sp, #12]
   704b0:	add	r3, sp, #196	; 0xc4
   704b4:	str	r3, [sp, #8]
   704b8:	mov	r4, #0
   704bc:	str	r4, [sp, #4]
   704c0:	mvn	r3, #0
   704c4:	str	r3, [sp]
   704c8:	mov	r3, r4
   704cc:	mov	r2, #55	; 0x37
   704d0:	mov	r1, sl
   704d4:	mov	r0, r5
   704d8:	bl	37e08 <fputs@plt+0x26c70>
   704dc:	mov	r6, r0
   704e0:	add	r2, r0, #1
   704e4:	lsl	r2, r2, #2
   704e8:	mov	r3, r4
   704ec:	mov	r0, r8
   704f0:	bl	13b5c <fputs@plt+0x29c4>
   704f4:	subs	r4, r0, #0
   704f8:	beq	6f30c <fputs@plt+0x5e174>
   704fc:	ldr	r3, [sp, #52]	; 0x34
   70500:	b	70518 <fputs@plt+0x5f380>
   70504:	ldr	r2, [r5, #76]	; 0x4c
   70508:	add	r2, r2, #1
   7050c:	str	r2, [r5, #76]	; 0x4c
   70510:	str	r2, [r4, r3, lsl #2]
   70514:	add	r3, r3, #1
   70518:	cmp	r3, r6
   7051c:	blt	70504 <fputs@plt+0x5f36c>
   70520:	b	7029c <fputs@plt+0x5f104>
   70524:	ldr	r2, [sp, #44]	; 0x2c
   70528:	mov	r1, #108	; 0x6c
   7052c:	ldr	r6, [sp, #68]	; 0x44
   70530:	mov	r0, r6
   70534:	bl	2b4f0 <fputs@plt+0x1a358>
   70538:	str	r0, [sp, #104]	; 0x68
   7053c:	ldr	r3, [r6, #32]
   70540:	str	r3, [sp, #108]	; 0x6c
   70544:	b	702c8 <fputs@plt+0x5f130>
   70548:	ldr	r3, [sp, #52]	; 0x34
   7054c:	str	r3, [sp, #108]	; 0x6c
   70550:	str	r3, [sp, #104]	; 0x68
   70554:	b	702c8 <fputs@plt+0x5f130>
   70558:	ldrsh	r1, [sl, #34]	; 0x22
   7055c:	add	r1, r1, #1
   70560:	mov	r0, r5
   70564:	bl	18494 <fputs@plt+0x72fc>
   70568:	str	r0, [sp, #60]	; 0x3c
   7056c:	ldr	r3, [sp, #48]	; 0x30
   70570:	cmp	r3, #0
   70574:	blt	70614 <fputs@plt+0x5f47c>
   70578:	ldr	r3, [sp, #84]	; 0x54
   7057c:	cmp	r3, #0
   70580:	beq	7062c <fputs@plt+0x5f494>
   70584:	ldr	r3, [sp, #60]	; 0x3c
   70588:	str	r3, [sp]
   7058c:	ldr	r3, [sp, #48]	; 0x30
   70590:	ldr	r2, [sp, #44]	; 0x2c
   70594:	mov	r1, #47	; 0x2f
   70598:	ldr	r0, [sp, #68]	; 0x44
   7059c:	bl	2af28 <fputs@plt+0x19d90>
   705a0:	ldr	r2, [sp, #60]	; 0x3c
   705a4:	mov	r1, #77	; 0x4d
   705a8:	ldr	r7, [sp, #68]	; 0x44
   705ac:	mov	r0, r7
   705b0:	bl	2b4f0 <fputs@plt+0x1a358>
   705b4:	mov	r6, r0
   705b8:	ldr	r3, [sp, #60]	; 0x3c
   705bc:	mvn	r2, #0
   705c0:	mov	r1, #22
   705c4:	mov	r0, r7
   705c8:	bl	2b55c <fputs@plt+0x1a3c4>
   705cc:	mov	r1, r6
   705d0:	mov	r0, r7
   705d4:	bl	171a8 <fputs@plt+0x6010>
   705d8:	ldr	r2, [sp, #60]	; 0x3c
   705dc:	mov	r1, #38	; 0x26
   705e0:	mov	r0, r7
   705e4:	bl	2b4f0 <fputs@plt+0x1a358>
   705e8:	ldrsh	r3, [sl, #34]	; 0x22
   705ec:	cmp	r3, #0
   705f0:	ble	706cc <fputs@plt+0x5f534>
   705f4:	ldr	r3, [sp, #60]	; 0x3c
   705f8:	add	r3, r3, #1
   705fc:	str	r3, [sp, #100]	; 0x64
   70600:	ldr	r6, [sp, #52]	; 0x34
   70604:	mov	r7, r6
   70608:	str	r4, [sp, #128]	; 0x80
   7060c:	str	r8, [sp, #132]	; 0x84
   70610:	b	70d18 <fputs@plt+0x5fb80>
   70614:	mov	r3, r0
   70618:	mvn	r2, #0
   7061c:	mov	r1, #22
   70620:	ldr	r0, [sp, #68]	; 0x44
   70624:	bl	2b55c <fputs@plt+0x1a3c4>
   70628:	b	705e8 <fputs@plt+0x5f450>
   7062c:	ldr	r3, [sp, #36]	; 0x24
   70630:	ldr	r1, [r3, #4]
   70634:	mov	r3, #20
   70638:	ldr	r2, [sp, #48]	; 0x30
   7063c:	mul	r3, r3, r2
   70640:	ldr	r2, [sp, #60]	; 0x3c
   70644:	ldr	r1, [r1, r3]
   70648:	mov	r0, r5
   7064c:	bl	5ae58 <fputs@plt+0x49cc0>
   70650:	b	705a0 <fputs@plt+0x5f408>
   70654:	ldr	r3, [sp, #36]	; 0x24
   70658:	ldr	r2, [r3, #4]
   7065c:	mov	r3, #20
   70660:	mul	r3, r3, r7
   70664:	ldr	r4, [r2, r3]
   70668:	ldr	r3, [r5, #8]
   7066c:	str	r3, [sp, #124]	; 0x7c
   70670:	ldr	r2, [sp, #100]	; 0x64
   70674:	mov	r1, r4
   70678:	mov	r0, r5
   7067c:	bl	5ae58 <fputs@plt+0x49cc0>
   70680:	ldr	r8, [r5, #76]	; 0x4c
   70684:	add	r8, r8, #1
   70688:	str	r8, [r5, #76]	; 0x4c
   7068c:	mov	r3, r8
   70690:	ldr	r2, [sp, #100]	; 0x64
   70694:	mov	r1, #30
   70698:	ldr	r0, [sp, #124]	; 0x7c
   7069c:	bl	2b55c <fputs@plt+0x1a3c4>
   706a0:	ldrb	r3, [r4]
   706a4:	strb	r3, [r4, #38]	; 0x26
   706a8:	mvn	r3, #98	; 0x62
   706ac:	strb	r3, [r4]
   706b0:	str	r8, [r4, #28]
   706b4:	ldr	r3, [r4, #4]
   706b8:	bic	r3, r3, #4096	; 0x1000
   706bc:	str	r3, [r4, #4]
   706c0:	b	70cf4 <fputs@plt+0x5fb5c>
   706c4:	ldr	r4, [sp, #128]	; 0x80
   706c8:	ldr	r8, [sp, #132]	; 0x84
   706cc:	ldr	r3, [sp, #72]	; 0x48
   706d0:	cmp	r3, #0
   706d4:	beq	70734 <fputs@plt+0x5f59c>
   706d8:	ldr	r3, [sp, #116]	; 0x74
   706dc:	str	r3, [sp, #16]
   706e0:	ldr	r3, [sp, #240]	; 0xf0
   706e4:	str	r3, [sp, #12]
   706e8:	ldrsh	r3, [sl, #34]	; 0x22
   706ec:	ldr	r6, [sp, #60]	; 0x3c
   706f0:	sub	r3, r6, r3
   706f4:	sub	r3, r3, #1
   706f8:	str	r3, [sp, #8]
   706fc:	str	sl, [sp, #4]
   70700:	mov	r3, #1
   70704:	str	r3, [sp]
   70708:	mov	r3, #0
   7070c:	mov	r2, #108	; 0x6c
   70710:	ldr	r1, [sp, #64]	; 0x40
   70714:	mov	r0, r5
   70718:	bl	6d7f4 <fputs@plt+0x5c65c>
   7071c:	ldrsh	r2, [sl, #34]	; 0x22
   70720:	add	r2, r2, #1
   70724:	mov	r1, r6
   70728:	mov	r0, r5
   7072c:	bl	184c8 <fputs@plt+0x7330>
   70730:	b	702e0 <fputs@plt+0x5f148>
   70734:	ldr	r3, [sp, #60]	; 0x3c
   70738:	add	r2, r3, #1
   7073c:	mov	r1, sl
   70740:	ldr	r0, [sp, #68]	; 0x44
   70744:	bl	2b21c <fputs@plt+0x1a084>
   70748:	b	706d8 <fputs@plt+0x5f540>
   7074c:	ldrb	r3, [sl, #42]	; 0x2a
   70750:	tst	r3, #16
   70754:	bne	707b4 <fputs@plt+0x5f61c>
   70758:	ldr	r3, [sp, #48]	; 0x30
   7075c:	cmp	r3, #0
   70760:	blt	707e0 <fputs@plt+0x5f648>
   70764:	ldr	r3, [sp, #84]	; 0x54
   70768:	cmp	r3, #0
   7076c:	beq	70804 <fputs@plt+0x5f66c>
   70770:	ldr	r3, [sp, #80]	; 0x50
   70774:	str	r3, [sp]
   70778:	ldr	r3, [sp, #48]	; 0x30
   7077c:	ldr	r2, [sp, #44]	; 0x2c
   70780:	mov	r1, #47	; 0x2f
   70784:	ldr	r0, [sp, #68]	; 0x44
   70788:	bl	2af28 <fputs@plt+0x19d90>
   7078c:	ldrb	r3, [sl, #42]	; 0x2a
   70790:	tst	r3, #16
   70794:	beq	708e8 <fputs@plt+0x5f750>
   70798:	ldr	r0, [sp, #68]	; 0x44
   7079c:	ldr	r3, [r0, #32]
   707a0:	add	r3, r3, #2
   707a4:	ldr	r2, [sp, #80]	; 0x50
   707a8:	mov	r1, #76	; 0x4c
   707ac:	bl	2b55c <fputs@plt+0x1a3c4>
   707b0:	b	70928 <fputs@plt+0x5f790>
   707b4:	ldr	r3, [sp, #88]	; 0x58
   707b8:	mov	r2, #0
   707bc:	mov	r1, #25
   707c0:	ldr	r0, [sp, #68]	; 0x44
   707c4:	bl	2b55c <fputs@plt+0x1a3c4>
   707c8:	ldr	r3, [sp, #48]	; 0x30
   707cc:	cmp	r3, #0
   707d0:	bge	70764 <fputs@plt+0x5f5cc>
   707d4:	ldrb	r3, [sl, #42]	; 0x2a
   707d8:	tst	r3, #16
   707dc:	bne	707ec <fputs@plt+0x5f654>
   707e0:	ldr	r3, [sp, #76]	; 0x4c
   707e4:	cmp	r3, #0
   707e8:	beq	7093c <fputs@plt+0x5f7a4>
   707ec:	ldr	r3, [sp, #80]	; 0x50
   707f0:	mov	r2, #0
   707f4:	mov	r1, #25
   707f8:	ldr	r0, [sp, #68]	; 0x44
   707fc:	bl	2b55c <fputs@plt+0x1a3c4>
   70800:	b	708a4 <fputs@plt+0x5f70c>
   70804:	cmp	r9, #0
   70808:	beq	7082c <fputs@plt+0x5f694>
   7080c:	ldr	r3, [sp, #80]	; 0x50
   70810:	ldr	r2, [sp, #48]	; 0x30
   70814:	ldr	r1, [sp, #112]	; 0x70
   70818:	add	r2, r2, r1
   7081c:	mov	r1, #30
   70820:	ldr	r0, [sp, #68]	; 0x44
   70824:	bl	2b55c <fputs@plt+0x1a3c4>
   70828:	b	7078c <fputs@plt+0x5f5f4>
   7082c:	ldr	r3, [sp, #36]	; 0x24
   70830:	ldr	r1, [r3, #4]
   70834:	mov	r3, #20
   70838:	ldr	r2, [sp, #48]	; 0x30
   7083c:	mul	r3, r3, r2
   70840:	ldr	r2, [sp, #80]	; 0x50
   70844:	ldr	r1, [r1, r3]
   70848:	mov	r0, r5
   7084c:	bl	5ae58 <fputs@plt+0x49cc0>
   70850:	mvn	r1, #0
   70854:	ldr	r0, [sp, #68]	; 0x44
   70858:	bl	17178 <fputs@plt+0x5fe0>
   7085c:	cmp	r0, #0
   70860:	beq	7078c <fputs@plt+0x5f5f4>
   70864:	ldrb	r3, [r0]
   70868:	cmp	r3, #25
   7086c:	bne	7078c <fputs@plt+0x5f5f4>
   70870:	ldrb	r3, [sl, #42]	; 0x2a
   70874:	tst	r3, #16
   70878:	bne	70798 <fputs@plt+0x5f600>
   7087c:	mov	r3, #74	; 0x4a
   70880:	strb	r3, [r0]
   70884:	ldr	r3, [sp, #196]	; 0xc4
   70888:	str	r3, [r0, #4]
   7088c:	ldr	r3, [sp, #80]	; 0x50
   70890:	str	r3, [r0, #8]
   70894:	ldr	r3, [sp, #96]	; 0x60
   70898:	str	r3, [r0, #12]
   7089c:	mov	r3, #1
   708a0:	str	r3, [sp, #40]	; 0x28
   708a4:	ldr	r2, [sp, #96]	; 0x60
   708a8:	cmp	r2, #0
   708ac:	ble	708c0 <fputs@plt+0x5f728>
   708b0:	ldr	r3, [sp, #80]	; 0x50
   708b4:	mov	r1, #137	; 0x89
   708b8:	ldr	r0, [r5, #8]
   708bc:	bl	2b55c <fputs@plt+0x1a3c4>
   708c0:	ldrsh	r3, [sl, #34]	; 0x22
   708c4:	cmp	r3, #0
   708c8:	ble	70b18 <fputs@plt+0x5f980>
   708cc:	ldr	r3, [sp, #52]	; 0x34
   708d0:	str	r3, [sp, #60]	; 0x3c
   708d4:	mov	r6, r3
   708d8:	ldr	r3, [sp, #80]	; 0x50
   708dc:	add	r3, r3, #1
   708e0:	str	r3, [sp, #96]	; 0x60
   708e4:	b	709d4 <fputs@plt+0x5f83c>
   708e8:	ldr	r2, [sp, #80]	; 0x50
   708ec:	mov	r1, #77	; 0x4d
   708f0:	ldr	r7, [sp, #68]	; 0x44
   708f4:	mov	r0, r7
   708f8:	bl	2b4f0 <fputs@plt+0x1a358>
   708fc:	mov	r6, r0
   70900:	ldr	r2, [sp, #96]	; 0x60
   70904:	str	r2, [sp]
   70908:	ldr	r3, [sp, #80]	; 0x50
   7090c:	ldr	r2, [sp, #196]	; 0xc4
   70910:	mov	r1, #74	; 0x4a
   70914:	mov	r0, r7
   70918:	bl	2af28 <fputs@plt+0x19d90>
   7091c:	mov	r1, r6
   70920:	mov	r0, r7
   70924:	bl	171a8 <fputs@plt+0x6010>
   70928:	ldr	r2, [sp, #80]	; 0x50
   7092c:	mov	r1, #38	; 0x26
   70930:	ldr	r0, [sp, #68]	; 0x44
   70934:	bl	2b4f0 <fputs@plt+0x1a358>
   70938:	b	708a4 <fputs@plt+0x5f70c>
   7093c:	ldr	r3, [sp, #96]	; 0x60
   70940:	str	r3, [sp]
   70944:	ldr	r3, [sp, #80]	; 0x50
   70948:	ldr	r2, [sp, #196]	; 0xc4
   7094c:	mov	r1, #74	; 0x4a
   70950:	ldr	r0, [sp, #68]	; 0x44
   70954:	bl	2af28 <fputs@plt+0x19d90>
   70958:	mov	r3, #1
   7095c:	str	r3, [sp, #40]	; 0x28
   70960:	b	708a4 <fputs@plt+0x5f70c>
   70964:	mov	r2, r7
   70968:	mov	r1, #26
   7096c:	ldr	r0, [sp, #68]	; 0x44
   70970:	bl	2b4f0 <fputs@plt+0x1a358>
   70974:	b	709c4 <fputs@plt+0x5f82c>
   70978:	ldr	r3, [sl, #4]
   7097c:	add	r3, r3, r6, lsl #4
   70980:	ldrb	r3, [r3, #15]
   70984:	tst	r3, #2
   70988:	ldrne	r3, [sp, #60]	; 0x3c
   7098c:	addne	r3, r3, #1
   70990:	strne	r3, [sp, #60]	; 0x3c
   70994:	bne	70a58 <fputs@plt+0x5f8c0>
   70998:	ldr	r3, [sp, #60]	; 0x3c
   7099c:	sub	r2, r6, r3
   709a0:	b	70a30 <fputs@plt+0x5f898>
   709a4:	ldr	r2, [sp, #52]	; 0x34
   709a8:	b	70a30 <fputs@plt+0x5f898>
   709ac:	ldr	r2, [sp, #52]	; 0x34
   709b0:	b	70a30 <fputs@plt+0x5f898>
   709b4:	mov	r2, r7
   709b8:	ldr	r1, [sp, #76]	; 0x4c
   709bc:	mov	r0, r5
   709c0:	bl	5ae58 <fputs@plt+0x49cc0>
   709c4:	add	r6, r6, #1
   709c8:	ldrsh	r3, [sl, #34]	; 0x22
   709cc:	cmp	r3, r6
   709d0:	ble	70b18 <fputs@plt+0x5f980>
   709d4:	mov	ip, r6
   709d8:	ldr	r3, [sp, #96]	; 0x60
   709dc:	add	r7, r3, r6
   709e0:	ldrsh	r3, [sl, #32]
   709e4:	cmp	r3, r6
   709e8:	beq	70964 <fputs@plt+0x5f7cc>
   709ec:	cmp	fp, #0
   709f0:	beq	70978 <fputs@plt+0x5f7e0>
   709f4:	ldr	r0, [fp, #4]
   709f8:	cmp	r0, #0
   709fc:	ble	709a4 <fputs@plt+0x5f80c>
   70a00:	ldr	r3, [fp]
   70a04:	ldr	r2, [r3, #4]
   70a08:	cmp	r2, r6
   70a0c:	beq	709ac <fputs@plt+0x5f814>
   70a10:	ldr	r2, [sp, #52]	; 0x34
   70a14:	add	r2, r2, #1
   70a18:	cmp	r2, r0
   70a1c:	beq	70a30 <fputs@plt+0x5f898>
   70a20:	add	r3, r3, #8
   70a24:	ldr	r1, [r3, #4]
   70a28:	cmp	r1, r6
   70a2c:	bne	70a14 <fputs@plt+0x5f87c>
   70a30:	ldr	r3, [sp, #92]	; 0x5c
   70a34:	clz	r3, r3
   70a38:	lsr	r3, r3, #5
   70a3c:	orrs	r3, r3, r2, lsr #31
   70a40:	bne	70a58 <fputs@plt+0x5f8c0>
   70a44:	cmp	fp, #0
   70a48:	beq	70a9c <fputs@plt+0x5f904>
   70a4c:	ldr	r3, [fp, #4]
   70a50:	cmp	r2, r3
   70a54:	blt	70a9c <fputs@plt+0x5f904>
   70a58:	ldr	r3, [sl, #4]
   70a5c:	add	r3, r3, ip, lsl #4
   70a60:	ldr	r3, [r3, #4]
   70a64:	mov	r0, r3
   70a68:	str	r3, [sp, #76]	; 0x4c
   70a6c:	ldrb	r3, [r5, #23]
   70a70:	cmp	r3, #0
   70a74:	beq	709b4 <fputs@plt+0x5f81c>
   70a78:	bl	1be78 <fputs@plt+0xace0>
   70a7c:	cmp	r0, #0
   70a80:	beq	709b4 <fputs@plt+0x5f81c>
   70a84:	mov	r3, #0
   70a88:	mov	r2, r7
   70a8c:	ldr	r1, [sp, #76]	; 0x4c
   70a90:	mov	r0, r5
   70a94:	bl	2cf18 <fputs@plt+0x1bd80>
   70a98:	b	709c4 <fputs@plt+0x5f82c>
   70a9c:	ldr	r3, [sp, #84]	; 0x54
   70aa0:	cmp	r3, #0
   70aa4:	beq	70ac4 <fputs@plt+0x5f92c>
   70aa8:	str	r7, [sp]
   70aac:	mov	r3, r2
   70ab0:	ldr	r2, [sp, #44]	; 0x2c
   70ab4:	mov	r1, #47	; 0x2f
   70ab8:	ldr	r0, [sp, #68]	; 0x44
   70abc:	bl	2af28 <fputs@plt+0x19d90>
   70ac0:	b	709c4 <fputs@plt+0x5f82c>
   70ac4:	cmp	r9, #0
   70ac8:	beq	70af4 <fputs@plt+0x5f95c>
   70acc:	ldr	r1, [sp, #112]	; 0x70
   70ad0:	ldr	r0, [sp, #120]	; 0x78
   70ad4:	cmp	r1, r0
   70ad8:	beq	709c4 <fputs@plt+0x5f82c>
   70adc:	mov	r3, r7
   70ae0:	add	r2, r2, r1
   70ae4:	mov	r1, #31
   70ae8:	ldr	r0, [sp, #68]	; 0x44
   70aec:	bl	2b55c <fputs@plt+0x1a3c4>
   70af0:	b	709c4 <fputs@plt+0x5f82c>
   70af4:	ldr	r3, [sp, #36]	; 0x24
   70af8:	ldr	r1, [r3, #4]
   70afc:	mov	r3, #20
   70b00:	mul	r3, r3, r2
   70b04:	mov	r2, r7
   70b08:	ldr	r1, [r1, r3]
   70b0c:	mov	r0, r5
   70b10:	bl	5ae58 <fputs@plt+0x49cc0>
   70b14:	b	709c4 <fputs@plt+0x5f82c>
   70b18:	ldrb	r3, [sl, #42]	; 0x2a
   70b1c:	tst	r3, #16
   70b20:	beq	70b94 <fputs@plt+0x5f9fc>
   70b24:	mov	r1, sl
   70b28:	mov	r0, r8
   70b2c:	bl	19990 <fputs@plt+0x87f8>
   70b30:	mov	r6, r0
   70b34:	mov	r1, sl
   70b38:	mov	r0, r5
   70b3c:	bl	40340 <fputs@plt+0x2f1a8>
   70b40:	ldrsh	r3, [sl, #34]	; 0x22
   70b44:	mvn	r2, #9
   70b48:	str	r2, [sp, #8]
   70b4c:	str	r6, [sp, #4]
   70b50:	ldr	r2, [sp, #88]	; 0x58
   70b54:	str	r2, [sp]
   70b58:	add	r3, r3, #2
   70b5c:	mov	r2, #1
   70b60:	mov	r1, #12
   70b64:	ldr	r6, [sp, #68]	; 0x44
   70b68:	mov	r0, r6
   70b6c:	bl	2b058 <fputs@plt+0x19ec0>
   70b70:	ldr	r1, [sp, #240]	; 0xf0
   70b74:	cmp	r1, #10
   70b78:	moveq	r1, #2
   70b7c:	uxtb	r1, r1
   70b80:	mov	r0, r6
   70b84:	bl	17154 <fputs@plt+0x5fbc>
   70b88:	mov	r0, r5
   70b8c:	bl	18c38 <fputs@plt+0x7aa0>
   70b90:	b	702ec <fputs@plt+0x5f154>
   70b94:	mov	r6, #0
   70b98:	str	r6, [sp, #28]
   70b9c:	add	r3, sp, #136	; 0x88
   70ba0:	str	r3, [sp, #24]
   70ba4:	ldr	r3, [sp, #116]	; 0x74
   70ba8:	str	r3, [sp, #20]
   70bac:	ldrb	r3, [sp, #240]	; 0xf0
   70bb0:	str	r3, [sp, #16]
   70bb4:	ldr	r3, [sp, #48]	; 0x30
   70bb8:	cmp	r3, r6
   70bbc:	movlt	r3, #0
   70bc0:	movge	r3, #1
   70bc4:	str	r3, [sp, #12]
   70bc8:	str	r6, [sp, #8]
   70bcc:	ldr	r7, [sp, #88]	; 0x58
   70bd0:	str	r7, [sp, #4]
   70bd4:	ldr	r3, [sp, #192]	; 0xc0
   70bd8:	str	r3, [sp]
   70bdc:	ldr	r3, [sp, #196]	; 0xc4
   70be0:	mov	r2, r4
   70be4:	mov	r1, sl
   70be8:	mov	r0, r5
   70bec:	bl	6e6b4 <fputs@plt+0x5d51c>
   70bf0:	str	r6, [sp, #4]
   70bf4:	str	r6, [sp]
   70bf8:	mov	r3, r7
   70bfc:	mov	r2, r6
   70c00:	mov	r1, sl
   70c04:	mov	r0, r5
   70c08:	bl	6ad08 <fputs@plt+0x59b70>
   70c0c:	ldr	r3, [sp, #136]	; 0x88
   70c10:	clz	r3, r3
   70c14:	lsr	r3, r3, #5
   70c18:	str	r3, [sp, #16]
   70c1c:	ldr	r3, [sp, #40]	; 0x28
   70c20:	str	r3, [sp, #12]
   70c24:	str	r6, [sp, #8]
   70c28:	str	r4, [sp, #4]
   70c2c:	str	r7, [sp]
   70c30:	ldr	r3, [sp, #192]	; 0xc0
   70c34:	ldr	r2, [sp, #196]	; 0xc4
   70c38:	mov	r1, sl
   70c3c:	mov	r0, r5
   70c40:	bl	2c400 <fputs@plt+0x1b268>
   70c44:	b	702ec <fputs@plt+0x5f154>
   70c48:	mov	r3, #1
   70c4c:	ldr	r2, [sp, #56]	; 0x38
   70c50:	mov	r1, #37	; 0x25
   70c54:	ldr	r0, [sp, #68]	; 0x44
   70c58:	bl	2b55c <fputs@plt+0x1a3c4>
   70c5c:	b	702f8 <fputs@plt+0x5f160>
   70c60:	andeq	r2, r8, ip, lsr #3
   70c64:	andeq	r7, r8, ip, lsl #5
   70c68:	andeq	r7, r8, ip, lsr #5
   70c6c:	strdeq	r7, [r8], -ip
   70c70:	andeq	r7, r8, r0, ror #5
   70c74:	ldr	r3, [sp, #108]	; 0x6c
   70c78:	ldr	r7, [sp, #44]	; 0x2c
   70c7c:	mov	r2, r7
   70c80:	mov	r1, #7
   70c84:	ldr	r6, [sp, #68]	; 0x44
   70c88:	mov	r0, r6
   70c8c:	bl	2b55c <fputs@plt+0x1a3c4>
   70c90:	ldr	r1, [sp, #104]	; 0x68
   70c94:	mov	r0, r6
   70c98:	bl	171a8 <fputs@plt+0x6010>
   70c9c:	mov	r2, r7
   70ca0:	mov	r1, #61	; 0x3d
   70ca4:	mov	r0, r6
   70ca8:	bl	2b4f0 <fputs@plt+0x1a358>
   70cac:	b	70380 <fputs@plt+0x5f1e8>
   70cb0:	mov	r4, #0
   70cb4:	b	6f30c <fputs@plt+0x5e174>
   70cb8:	ldr	r7, [sp, #52]	; 0x34
   70cbc:	b	70d5c <fputs@plt+0x5fbc4>
   70cc0:	ldr	r7, [sp, #52]	; 0x34
   70cc4:	b	70d5c <fputs@plt+0x5fbc4>
   70cc8:	ldr	r3, [sp, #84]	; 0x54
   70ccc:	ldr	r2, [sp, #36]	; 0x24
   70cd0:	cmp	r3, #0
   70cd4:	cmpeq	r2, #0
   70cd8:	bne	70d78 <fputs@plt+0x5fbe0>
   70cdc:	ldr	r3, [sl, #4]
   70ce0:	add	r3, r3, r6, lsl #4
   70ce4:	ldr	r2, [sp, #100]	; 0x64
   70ce8:	ldr	r1, [r3, #4]
   70cec:	mov	r0, r5
   70cf0:	bl	5ae58 <fputs@plt+0x49cc0>
   70cf4:	cmp	fp, #0
   70cf8:	addeq	r7, r7, #1
   70cfc:	add	r6, r6, #1
   70d00:	ldr	r3, [sp, #100]	; 0x64
   70d04:	add	r3, r3, #1
   70d08:	str	r3, [sp, #100]	; 0x64
   70d0c:	ldrsh	r3, [sl, #34]	; 0x22
   70d10:	cmp	r3, r6
   70d14:	ble	706c4 <fputs@plt+0x5f52c>
   70d18:	cmp	fp, #0
   70d1c:	beq	70cc8 <fputs@plt+0x5fb30>
   70d20:	ldr	r1, [fp, #4]
   70d24:	cmp	r1, #0
   70d28:	ble	70cb8 <fputs@plt+0x5fb20>
   70d2c:	ldr	r3, [fp]
   70d30:	ldr	r2, [r3, #4]
   70d34:	cmp	r2, r6
   70d38:	beq	70cc0 <fputs@plt+0x5fb28>
   70d3c:	ldr	r7, [sp, #52]	; 0x34
   70d40:	add	r7, r7, #1
   70d44:	cmp	r7, r1
   70d48:	beq	70d5c <fputs@plt+0x5fbc4>
   70d4c:	add	r3, r3, #8
   70d50:	ldr	r2, [r3, #4]
   70d54:	cmp	r2, r6
   70d58:	bne	70d40 <fputs@plt+0x5fba8>
   70d5c:	ldr	r3, [sp, #36]	; 0x24
   70d60:	ldr	r2, [sp, #84]	; 0x54
   70d64:	cmp	r3, #0
   70d68:	cmpeq	r2, #0
   70d6c:	beq	70cdc <fputs@plt+0x5fb44>
   70d70:	cmp	r1, r7
   70d74:	ble	70cdc <fputs@plt+0x5fb44>
   70d78:	ldr	r3, [sp, #84]	; 0x54
   70d7c:	cmp	r3, #0
   70d80:	beq	70654 <fputs@plt+0x5f4bc>
   70d84:	ldr	r3, [sp, #100]	; 0x64
   70d88:	str	r3, [sp]
   70d8c:	mov	r3, r7
   70d90:	ldr	r2, [sp, #44]	; 0x2c
   70d94:	mov	r1, #47	; 0x2f
   70d98:	ldr	r0, [sp, #68]	; 0x44
   70d9c:	bl	2af28 <fputs@plt+0x19d90>
   70da0:	b	70cf4 <fputs@plt+0x5fb5c>
   70da4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70da8:	sub	sp, sp, #52	; 0x34
   70dac:	mov	r7, r0
   70db0:	str	r1, [sp, #36]	; 0x24
   70db4:	str	r2, [sp, #28]
   70db8:	str	r3, [sp, #8]
   70dbc:	mov	r3, #0
   70dc0:	str	r3, [sp, #44]	; 0x2c
   70dc4:	ldr	r2, [sp, #100]	; 0x64
   70dc8:	str	r3, [r2]
   70dcc:	mov	r2, #28
   70dd0:	mov	r3, #0
   70dd4:	bl	1c1a4 <fputs@plt+0xb00c>
   70dd8:	subs	fp, r0, #0
   70ddc:	beq	71284 <fputs@plt+0x600ec>
   70de0:	mov	r2, #544	; 0x220
   70de4:	mov	r3, #0
   70de8:	mov	r0, r7
   70dec:	bl	13c08 <fputs@plt+0x2a70>
   70df0:	subs	r3, r0, #0
   70df4:	str	r3, [sp, #12]
   70df8:	beq	71284 <fputs@plt+0x600ec>
   70dfc:	ldr	r3, [sp, #96]	; 0x60
   70e00:	adds	r3, r3, #0
   70e04:	movne	r3, #1
   70e08:	str	r3, [sp, #20]
   70e0c:	mov	r3, #0
   70e10:	str	r3, [sp, #32]
   70e14:	str	r3, [sp, #16]
   70e18:	ldr	r5, [pc, #1188]	; 712c4 <fputs@plt+0x6012c>
   70e1c:	ldr	r6, [pc, #1188]	; 712c8 <fputs@plt+0x60130>
   70e20:	b	710d4 <fputs@plt+0x5ff3c>
   70e24:	ldr	r2, [sp, #28]
   70e28:	ldr	r1, [pc, #1180]	; 712cc <fputs@plt+0x60134>
   70e2c:	ldr	r0, [sp, #12]
   70e30:	bl	35674 <fputs@plt+0x244dc>
   70e34:	ldr	r4, [sp, #12]
   70e38:	ldr	r3, [r4, #4]
   70e3c:	cmp	r3, #0
   70e40:	beq	70ed0 <fputs@plt+0x5fd38>
   70e44:	ldr	r1, [sp, #44]	; 0x2c
   70e48:	mov	r0, r7
   70e4c:	bl	1fc00 <fputs@plt+0xea68>
   70e50:	ldr	r3, [r4, #4]
   70e54:	str	r3, [sp, #44]	; 0x2c
   70e58:	mov	r3, #0
   70e5c:	str	r3, [r4, #4]
   70e60:	b	70ed0 <fputs@plt+0x5fd38>
   70e64:	ldr	r2, [sp, #28]
   70e68:	ldr	r1, [pc, #1120]	; 712d0 <fputs@plt+0x60138>
   70e6c:	ldr	r0, [sp, #12]
   70e70:	bl	35674 <fputs@plt+0x244dc>
   70e74:	b	70e34 <fputs@plt+0x5fc9c>
   70e78:	ldrsh	r9, [r8, #34]	; 0x22
   70e7c:	cmp	r9, #0
   70e80:	movle	r4, #0
   70e84:	ble	70f54 <fputs@plt+0x5fdbc>
   70e88:	ldr	sl, [r8, #4]
   70e8c:	mov	r4, #0
   70e90:	ldr	r1, [sp, #8]
   70e94:	ldr	r0, [sl, r4, lsl #4]
   70e98:	bl	13ec8 <fputs@plt+0x2d30>
   70e9c:	cmp	r0, #0
   70ea0:	beq	70f54 <fputs@plt+0x5fdbc>
   70ea4:	add	r4, r4, #1
   70ea8:	cmp	r4, r9
   70eac:	bne	70e90 <fputs@plt+0x5fcf8>
   70eb0:	ldr	r1, [sp, #44]	; 0x2c
   70eb4:	mov	r0, r7
   70eb8:	bl	1fc00 <fputs@plt+0xea68>
   70ebc:	ldr	r2, [sp, #8]
   70ec0:	ldr	r1, [pc, #1036]	; 712d4 <fputs@plt+0x6013c>
   70ec4:	mov	r0, r7
   70ec8:	bl	3db1c <fputs@plt+0x2c984>
   70ecc:	str	r0, [sp, #44]	; 0x2c
   70ed0:	mov	r3, #1
   70ed4:	str	r3, [sp, #32]
   70ed8:	ldr	r0, [fp, #20]
   70edc:	cmp	r0, #0
   70ee0:	beq	70ee8 <fputs@plt+0x5fd50>
   70ee4:	bl	4f22c <fputs@plt+0x3e094>
   70ee8:	mov	r1, fp
   70eec:	mov	r0, r7
   70ef0:	bl	1fc00 <fputs@plt+0xea68>
   70ef4:	ldr	r2, [sp, #44]	; 0x2c
   70ef8:	mov	r3, r2
   70efc:	ldr	r1, [pc, #980]	; 712d8 <fputs@plt+0x60140>
   70f00:	cmp	r2, #0
   70f04:	movne	r2, r1
   70f08:	moveq	r2, #0
   70f0c:	ldr	r5, [sp, #32]
   70f10:	mov	r1, r5
   70f14:	mov	r0, r7
   70f18:	bl	35210 <fputs@plt+0x24078>
   70f1c:	ldr	r1, [sp, #44]	; 0x2c
   70f20:	mov	r0, r7
   70f24:	bl	1fc00 <fputs@plt+0xea68>
   70f28:	ldr	r4, [sp, #12]
   70f2c:	mov	r0, r4
   70f30:	bl	23cb4 <fputs@plt+0x12b1c>
   70f34:	mov	r1, r4
   70f38:	mov	r0, r7
   70f3c:	bl	1fc00 <fputs@plt+0xea68>
   70f40:	mov	r1, r5
   70f44:	mov	r0, r7
   70f48:	bl	21a90 <fputs@plt+0x108f8>
   70f4c:	add	sp, sp, #52	; 0x34
   70f50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   70f54:	cmp	r9, r4
   70f58:	beq	70eb0 <fputs@plt+0x5fd18>
   70f5c:	ldr	r3, [sp, #96]	; 0x60
   70f60:	cmp	r3, #0
   70f64:	beq	70fec <fputs@plt+0x5fe54>
   70f68:	ldr	r3, [r7, #24]
   70f6c:	tst	r3, #524288	; 0x80000
   70f70:	beq	70f84 <fputs@plt+0x5fdec>
   70f74:	ldr	ip, [r8, #16]
   70f78:	cmp	ip, #0
   70f7c:	movne	r9, #0
   70f80:	bne	70fc0 <fputs@plt+0x5fe28>
   70f84:	ldr	r0, [r8, #8]
   70f88:	cmp	r0, #0
   70f8c:	movne	r9, #0
   70f90:	bne	71188 <fputs@plt+0x5fff0>
   70f94:	b	70fec <fputs@plt+0x5fe54>
   70f98:	ldr	r1, [r2, #36]	; 0x24
   70f9c:	cmp	r1, r4
   70fa0:	moveq	r9, r6
   70fa4:	add	r3, r3, #1
   70fa8:	add	r2, r2, #8
   70fac:	cmp	r3, r0
   70fb0:	bne	70f98 <fputs@plt+0x5fe00>
   70fb4:	ldr	ip, [ip, #4]
   70fb8:	cmp	ip, #0
   70fbc:	beq	70fd8 <fputs@plt+0x5fe40>
   70fc0:	ldr	r0, [ip, #20]
   70fc4:	cmp	r0, #0
   70fc8:	ble	70fb4 <fputs@plt+0x5fe1c>
   70fcc:	mov	r2, ip
   70fd0:	mov	r3, #0
   70fd4:	b	70f98 <fputs@plt+0x5fe00>
   70fd8:	ldr	r0, [r8, #8]
   70fdc:	cmp	r0, #0
   70fe0:	bne	71188 <fputs@plt+0x5fff0>
   70fe4:	cmp	r9, #0
   70fe8:	bne	711a0 <fputs@plt+0x60008>
   70fec:	ldr	r0, [sp, #12]
   70ff0:	bl	1c1f8 <fputs@plt+0xb060>
   70ff4:	mov	r9, r0
   70ff8:	str	r0, [fp, #20]
   70ffc:	cmp	r0, #0
   71000:	beq	71078 <fputs@plt+0x5fee0>
   71004:	ldr	sl, [r8, #64]	; 0x40
   71008:	mov	r1, sl
   7100c:	mov	r0, r7
   71010:	bl	19604 <fputs@plt+0x846c>
   71014:	ldr	r3, [sl, #4]
   71018:	str	r3, [sp, #4]
   7101c:	ldr	r3, [sl]
   71020:	str	r3, [sp]
   71024:	ldr	r3, [sp, #20]
   71028:	str	r0, [sp, #24]
   7102c:	mov	r2, r0
   71030:	mov	r1, #2
   71034:	mov	r0, r9
   71038:	bl	2b01c <fputs@plt+0x19e84>
   7103c:	mov	r1, #1
   71040:	mov	r0, r9
   71044:	bl	17154 <fputs@plt+0x5fbc>
   71048:	mov	r3, #0
   7104c:	ldr	r2, [pc, #648]	; 712dc <fputs@plt+0x60144>
   71050:	mov	r1, #9
   71054:	mov	r0, r9
   71058:	bl	2c5c4 <fputs@plt+0x1b42c>
   7105c:	mov	sl, r0
   71060:	ldr	r1, [sp, #24]
   71064:	mov	r0, r9
   71068:	bl	171cc <fputs@plt+0x6034>
   7106c:	ldrb	r3, [r7, #69]	; 0x45
   71070:	cmp	r3, #0
   71074:	beq	711c4 <fputs@plt+0x6002c>
   71078:	ldr	r3, [sp, #20]
   7107c:	str	r3, [fp]
   71080:	str	r4, [fp, #12]
   71084:	str	r7, [fp, #24]
   71088:	ldrb	r3, [r7, #69]	; 0x45
   7108c:	cmp	r3, #0
   71090:	bne	70ed8 <fputs@plt+0x5fd40>
   71094:	ldrd	r2, [sp, #88]	; 0x58
   71098:	mov	r1, #1
   7109c:	ldr	r0, [fp, #20]
   710a0:	bl	32ed8 <fputs@plt+0x21d40>
   710a4:	add	r3, sp, #44	; 0x2c
   710a8:	str	r3, [sp]
   710ac:	ldrd	r2, [sp, #88]	; 0x58
   710b0:	mov	r0, fp
   710b4:	bl	6899c <fputs@plt+0x57804>
   710b8:	str	r0, [sp, #32]
   710bc:	ldr	r3, [sp, #16]
   710c0:	add	r3, r3, #1
   710c4:	str	r3, [sp, #16]
   710c8:	cmp	r3, #49	; 0x31
   710cc:	cmple	r0, #17
   710d0:	bne	712a8 <fputs@plt+0x60110>
   710d4:	mov	r2, #544	; 0x220
   710d8:	mov	r1, #0
   710dc:	ldr	r4, [sp, #12]
   710e0:	mov	r0, r4
   710e4:	bl	10f64 <memset@plt>
   710e8:	str	r7, [r4]
   710ec:	ldr	r1, [sp, #44]	; 0x2c
   710f0:	mov	r0, r7
   710f4:	bl	1fc00 <fputs@plt+0xea68>
   710f8:	mov	r3, #0
   710fc:	str	r3, [sp, #44]	; 0x2c
   71100:	mov	r0, r7
   71104:	bl	168bc <fputs@plt+0x5724>
   71108:	ldr	r3, [sp, #36]	; 0x24
   7110c:	ldr	r2, [sp, #28]
   71110:	mov	r1, #0
   71114:	mov	r0, r4
   71118:	bl	69a10 <fputs@plt+0x58878>
   7111c:	subs	r8, r0, #0
   71120:	beq	70e34 <fputs@plt+0x5fc9c>
   71124:	ldrb	r3, [r8, #42]	; 0x2a
   71128:	tst	r3, #16
   7112c:	bne	70e24 <fputs@plt+0x5fc8c>
   71130:	tst	r3, #32
   71134:	bne	70e64 <fputs@plt+0x5fccc>
   71138:	ldr	r3, [r8, #12]
   7113c:	cmp	r3, #0
   71140:	beq	70e78 <fputs@plt+0x5fce0>
   71144:	ldr	r2, [sp, #28]
   71148:	ldr	r1, [pc, #400]	; 712e0 <fputs@plt+0x60148>
   7114c:	ldr	r0, [sp, #12]
   71150:	bl	35674 <fputs@plt+0x244dc>
   71154:	b	70e34 <fputs@plt+0x5fc9c>
   71158:	ldrsh	r3, [r2], #2
   7115c:	cmn	r3, #2
   71160:	cmpne	r3, r4
   71164:	moveq	r3, #1
   71168:	movne	r3, #0
   7116c:	cmp	r3, #0
   71170:	movne	r9, r5
   71174:	cmp	r2, r1
   71178:	bne	71158 <fputs@plt+0x5ffc0>
   7117c:	ldr	r0, [r0, #20]
   71180:	cmp	r0, #0
   71184:	beq	70fe4 <fputs@plt+0x5fe4c>
   71188:	ldrh	r1, [r0, #50]	; 0x32
   7118c:	cmp	r1, #0
   71190:	ble	7117c <fputs@plt+0x5ffe4>
   71194:	ldr	r2, [r0, #4]
   71198:	add	r1, r2, r1, lsl #1
   7119c:	b	71158 <fputs@plt+0x5ffc0>
   711a0:	ldr	r1, [sp, #44]	; 0x2c
   711a4:	mov	r0, r7
   711a8:	bl	1fc00 <fputs@plt+0xea68>
   711ac:	mov	r2, r9
   711b0:	ldr	r1, [pc, #300]	; 712e4 <fputs@plt+0x6014c>
   711b4:	mov	r0, r7
   711b8:	bl	3db1c <fputs@plt+0x2c984>
   711bc:	str	r0, [sp, #44]	; 0x2c
   711c0:	b	70ed0 <fputs@plt+0x5fd38>
   711c4:	ldr	r3, [sp, #24]
   711c8:	str	r3, [sl, #4]
   711cc:	ldr	r3, [r8, #28]
   711d0:	str	r3, [sl, #8]
   711d4:	ldr	r3, [sp, #20]
   711d8:	str	r3, [sl, #12]
   711dc:	mov	r3, #0
   711e0:	ldr	r2, [r8]
   711e4:	mov	r1, #1
   711e8:	mov	r0, r9
   711ec:	bl	23538 <fputs@plt+0x123a0>
   711f0:	ldrb	r3, [r7, #69]	; 0x45
   711f4:	cmp	r3, #0
   711f8:	bne	71078 <fputs@plt+0x5fee0>
   711fc:	ldr	r3, [sp, #96]	; 0x60
   71200:	cmp	r3, #0
   71204:	movne	r3, #55	; 0x37
   71208:	strbne	r3, [sl, #20]
   7120c:	ldr	r3, [r8, #28]
   71210:	str	r3, [sl, #28]
   71214:	ldr	r3, [sp, #24]
   71218:	str	r3, [sl, #32]
   7121c:	mvn	r3, #13
   71220:	strb	r3, [sl, #21]
   71224:	ldrsh	r3, [r8, #34]	; 0x22
   71228:	add	r3, r3, #1
   7122c:	str	r3, [sl, #36]	; 0x24
   71230:	ldrsh	r3, [r8, #34]	; 0x22
   71234:	str	r3, [sl, #88]	; 0x58
   71238:	ldr	r1, [sp, #12]
   7123c:	add	r2, r1, #444	; 0x1bc
   71240:	mov	r3, #1
   71244:	strh	r3, [r2]
   71248:	str	r3, [r1, #76]	; 0x4c
   7124c:	str	r3, [r1, #72]	; 0x48
   71250:	mov	r0, r9
   71254:	bl	1fe18 <fputs@plt+0xec80>
   71258:	b	71078 <fputs@plt+0x5fee0>
   7125c:	mov	r3, #0
   71260:	str	r3, [sp, #12]
   71264:	str	r3, [sp, #32]
   71268:	ldr	r3, [sp, #100]	; 0x64
   7126c:	str	fp, [r3]
   71270:	b	70ef4 <fputs@plt+0x5fd5c>
   71274:	mov	r3, #0
   71278:	str	r3, [sp, #12]
   7127c:	str	r3, [sp, #32]
   71280:	b	70ee8 <fputs@plt+0x5fd50>
   71284:	ldrb	r3, [r7, #69]	; 0x45
   71288:	cmp	r3, #0
   7128c:	beq	7125c <fputs@plt+0x600c4>
   71290:	cmp	fp, #0
   71294:	beq	71274 <fputs@plt+0x600dc>
   71298:	mov	r3, #0
   7129c:	str	r3, [sp, #12]
   712a0:	str	r3, [sp, #32]
   712a4:	b	70ed8 <fputs@plt+0x5fd40>
   712a8:	ldr	r3, [sp, #32]
   712ac:	cmp	r3, #0
   712b0:	bne	70ed8 <fputs@plt+0x5fd40>
   712b4:	ldrb	r3, [r7, #69]	; 0x45
   712b8:	cmp	r3, #0
   712bc:	beq	71268 <fputs@plt+0x600d0>
   712c0:	b	70ed8 <fputs@plt+0x5fd40>
   712c4:	andeq	r8, r8, r8, ror r1
   712c8:	andeq	r7, r8, ip, lsl #6
   712cc:	andeq	r7, r8, r8, lsl r3
   712d0:	andeq	r7, r8, r8, lsr r3
   712d4:	andeq	r7, r8, r4, ror r3
   712d8:	andeq	r4, r8, ip, asr pc
   712dc:	andeq	r2, r8, r0, lsr r6
   712e0:	andeq	r7, r8, ip, asr r3
   712e4:	andeq	r7, r8, ip, lsl #7
   712e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   712ec:	sub	sp, sp, #148	; 0x94
   712f0:	mov	r8, r0
   712f4:	mov	r4, r1
   712f8:	mov	r5, r2
   712fc:	mov	r6, r3
   71300:	ldr	fp, [r0]
   71304:	bl	2afc0 <fputs@plt+0x19e28>
   71308:	subs	r9, r0, #0
   7130c:	beq	713e0 <fputs@plt+0x60248>
   71310:	ldrb	r3, [r9, #89]	; 0x59
   71314:	orr	r3, r3, #8
   71318:	strb	r3, [r9, #89]	; 0x59
   7131c:	mov	r3, #2
   71320:	str	r3, [r8, #76]	; 0x4c
   71324:	add	r3, sp, #140	; 0x8c
   71328:	mov	r2, r5
   7132c:	mov	r1, r4
   71330:	mov	r0, r8
   71334:	bl	3588c <fputs@plt+0x246f4>
   71338:	subs	sl, r0, #0
   7133c:	blt	713e0 <fputs@plt+0x60248>
   71340:	ldr	r4, [fp, #16]
   71344:	cmp	sl, #1
   71348:	beq	713e8 <fputs@plt+0x60250>
   7134c:	ldr	r1, [sp, #140]	; 0x8c
   71350:	mov	r0, fp
   71354:	bl	1cfc0 <fputs@plt+0xbe28>
   71358:	subs	r3, r0, #0
   7135c:	str	r3, [sp, #36]	; 0x24
   71360:	beq	713e0 <fputs@plt+0x60248>
   71364:	ldr	r3, [sp, #184]	; 0xb8
   71368:	cmp	r3, #0
   7136c:	beq	713fc <fputs@plt+0x60264>
   71370:	mov	r2, r6
   71374:	ldr	r1, [pc, #3976]	; 72304 <fputs@plt+0x6116c>
   71378:	mov	r0, fp
   7137c:	bl	3db1c <fputs@plt+0x2c984>
   71380:	str	r0, [sp, #40]	; 0x28
   71384:	lsl	r7, sl, #4
   71388:	add	r3, r4, r7
   7138c:	str	r3, [sp, #48]	; 0x30
   71390:	ldr	r3, [r5, #4]
   71394:	cmp	r3, #0
   71398:	ldrne	r3, [r4, sl, lsl #4]
   7139c:	moveq	r3, #0
   713a0:	str	r3, [sp, #44]	; 0x2c
   713a4:	ldr	r3, [sp, #44]	; 0x2c
   713a8:	str	r3, [sp]
   713ac:	ldr	r3, [sp, #40]	; 0x28
   713b0:	ldr	r2, [sp, #36]	; 0x24
   713b4:	mov	r1, #19
   713b8:	mov	r0, r8
   713bc:	bl	3573c <fputs@plt+0x245a4>
   713c0:	subs	r6, r0, #0
   713c4:	beq	71410 <fputs@plt+0x60278>
   713c8:	ldr	r1, [sp, #36]	; 0x24
   713cc:	mov	r0, fp
   713d0:	bl	1fc00 <fputs@plt+0xea68>
   713d4:	ldr	r1, [sp, #40]	; 0x28
   713d8:	mov	r0, fp
   713dc:	bl	1fc00 <fputs@plt+0xea68>
   713e0:	add	sp, sp, #148	; 0x94
   713e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   713e8:	mov	r0, r8
   713ec:	bl	527c4 <fputs@plt+0x4162c>
   713f0:	cmp	r0, #0
   713f4:	bne	713e0 <fputs@plt+0x60248>
   713f8:	b	7134c <fputs@plt+0x601b4>
   713fc:	mov	r1, r6
   71400:	mov	r0, fp
   71404:	bl	1cfc0 <fputs@plt+0xbe28>
   71408:	str	r0, [sp, #40]	; 0x28
   7140c:	b	71384 <fputs@plt+0x601ec>
   71410:	mov	r3, #0
   71414:	str	r3, [sp, #124]	; 0x7c
   71418:	ldr	r2, [sp, #36]	; 0x24
   7141c:	str	r2, [sp, #128]	; 0x80
   71420:	ldr	r2, [sp, #40]	; 0x28
   71424:	str	r2, [sp, #132]	; 0x84
   71428:	str	r3, [sp, #136]	; 0x88
   7142c:	str	r3, [fp, #388]	; 0x184
   71430:	add	r3, sp, #124	; 0x7c
   71434:	mov	r2, #14
   71438:	ldr	r1, [sp, #44]	; 0x2c
   7143c:	mov	r0, fp
   71440:	bl	508ec <fputs@plt+0x3f754>
   71444:	subs	r4, r0, #0
   71448:	beq	71488 <fputs@plt+0x602f0>
   7144c:	cmp	r4, #12
   71450:	beq	714a4 <fputs@plt+0x6030c>
   71454:	ldr	r2, [sp, #124]	; 0x7c
   71458:	cmp	r2, #0
   7145c:	beq	71474 <fputs@plt+0x602dc>
   71460:	ldr	r1, [pc, #3744]	; 72308 <fputs@plt+0x61170>
   71464:	mov	r0, r8
   71468:	bl	35674 <fputs@plt+0x244dc>
   7146c:	ldr	r0, [sp, #124]	; 0x7c
   71470:	bl	1fb70 <fputs@plt+0xe9d8>
   71474:	ldr	r3, [r8, #68]	; 0x44
   71478:	add	r3, r3, #1
   7147c:	str	r3, [r8, #68]	; 0x44
   71480:	str	r4, [r8, #12]
   71484:	b	713c8 <fputs@plt+0x60230>
   71488:	ldr	r2, [sp, #124]	; 0x7c
   7148c:	ldr	r1, [pc, #3704]	; 7230c <fputs@plt+0x61174>
   71490:	mov	r0, r9
   71494:	bl	2b630 <fputs@plt+0x1a498>
   71498:	ldr	r0, [sp, #124]	; 0x7c
   7149c:	bl	1fb70 <fputs@plt+0xe9d8>
   714a0:	b	713c8 <fputs@plt+0x60230>
   714a4:	mov	r3, #57	; 0x39
   714a8:	str	sl, [sp, #52]	; 0x34
   714ac:	mov	sl, r3
   714b0:	add	r4, r6, sl
   714b4:	add	r4, r4, r4, lsr #31
   714b8:	asr	r4, r4, #1
   714bc:	add	r3, r4, r4, lsl #1
   714c0:	ldr	r2, [pc, #3784]	; 72390 <fputs@plt+0x611f8>
   714c4:	add	r3, r2, r3, lsl #2
   714c8:	ldr	r1, [r3, #-3412]	; 0xfffff2ac
   714cc:	ldr	r0, [sp, #36]	; 0x24
   714d0:	bl	26e94 <fputs@plt+0x15cfc>
   714d4:	cmp	r0, #0
   714d8:	beq	714f0 <fputs@plt+0x60358>
   714dc:	sublt	sl, r4, #1
   714e0:	addge	r6, r4, #1
   714e4:	cmp	sl, r6
   714e8:	bge	714b0 <fputs@plt+0x60318>
   714ec:	b	713c8 <fputs@plt+0x60230>
   714f0:	str	r0, [sp, #60]	; 0x3c
   714f4:	mov	r3, sl
   714f8:	ldr	sl, [sp, #52]	; 0x34
   714fc:	cmp	r6, r3
   71500:	bgt	713c8 <fputs@plt+0x60230>
   71504:	add	r3, r4, r4, lsl #1
   71508:	ldr	r2, [pc, #3712]	; 72390 <fputs@plt+0x611f8>
   7150c:	add	r3, r2, r3, lsl #2
   71510:	ldrb	r6, [r3, #-3407]	; 0xfffff2b1
   71514:	tst	r6, #1
   71518:	bne	715cc <fputs@plt+0x60434>
   7151c:	add	r3, r4, r4, lsl #1
   71520:	ldr	r2, [pc, #3688]	; 72390 <fputs@plt+0x611f8>
   71524:	add	r3, r2, r3, lsl #2
   71528:	ldrb	r3, [r3, #-3408]	; 0xfffff2b0
   7152c:	cmp	r3, #36	; 0x24
   71530:	ldrls	pc, [pc, r3, lsl #2]
   71534:	b	73be0 <fputs@plt+0x62a48>
   71538:	muleq	r7, ip, r9
   7153c:	andeq	r1, r7, r4, asr #20
   71540:	andeq	r2, r7, ip, ror r0
   71544:	andeq	r3, r7, r0, ror #23
   71548:	andeq	r1, r7, r8, lsl #24
   7154c:	andeq	r1, r7, ip, asr ip
   71550:	andeq	r2, r7, r0, lsr #28
   71554:	andeq	r2, r7, ip, lsl #15
   71558:	andeq	r3, r7, r8, asr sl
   7155c:	andeq	r3, r7, r0, ror #23
   71560:	ldrdeq	r2, [r7], -ip
   71564:	andeq	r1, r7, r0, ror #11
   71568:	andeq	r3, r7, r8, ror #17
   7156c:	andeq	r2, r7, r4, lsr #18
   71570:	andeq	r2, r7, r8, lsl #16
   71574:	andeq	r1, r7, r4, asr fp
   71578:	andeq	r2, r7, ip, lsr #9
   7157c:	ldrdeq	r2, [r7], -r0
   71580:	strdeq	r2, [r7], -r8
   71584:	andeq	r1, r7, r0, lsr #17
   71588:			; <UNDEFINED> instruction: 0x000719bc
   7158c:	andeq	r3, r7, r0, ror #23
   71590:	andeq	r1, r7, r4, asr #16
   71594:	muleq	r7, r4, r7
   71598:	andeq	r1, r7, r8, ror sp
   7159c:	muleq	r7, ip, r6
   715a0:	andeq	r1, r7, r8, lsl #14
   715a4:	ldrdeq	r3, [r7], -r4
   715a8:	andeq	r3, r7, r8, lsl ip
   715ac:			; <UNDEFINED> instruction: 0x000722b0
   715b0:	strdeq	r1, [r7], -r8
   715b4:	andeq	r2, r7, ip, lsr r1
   715b8:	andeq	r1, r7, r4, lsl #29
   715bc:	andeq	r1, r7, r0, lsr pc
   715c0:	andeq	r3, r7, r8, ror #24
   715c4:	andeq	r3, r7, r8, lsl #23
   715c8:	andeq	r3, r7, ip, asr #21
   715cc:	mov	r0, r8
   715d0:	bl	694f4 <fputs@plt+0x5835c>
   715d4:	cmp	r0, #0
   715d8:	beq	7151c <fputs@plt+0x60384>
   715dc:	b	713c8 <fputs@plt+0x60230>
   715e0:	mov	r1, sl
   715e4:	mov	r0, r9
   715e8:	bl	171cc <fputs@plt+0x6034>
   715ec:	ldr	r3, [sp, #40]	; 0x28
   715f0:	cmp	r3, #0
   715f4:	beq	71650 <fputs@plt+0x604b8>
   715f8:	ldr	r0, [sp, #40]	; 0x28
   715fc:	bl	15094 <fputs@plt+0x3efc>
   71600:	bl	151e4 <fputs@plt+0x404c>
   71604:	mov	r4, r0
   71608:	mov	r2, sl
   7160c:	mov	r1, #0
   71610:	mov	r0, r8
   71614:	bl	52af4 <fputs@plt+0x4195c>
   71618:	str	r4, [sp]
   7161c:	mov	r3, #3
   71620:	mov	r2, sl
   71624:	mov	r1, #52	; 0x34
   71628:	mov	r0, r9
   7162c:	bl	2af28 <fputs@plt+0x19d90>
   71630:	ldr	r2, [sp, #48]	; 0x30
   71634:	ldr	r3, [r2, #12]
   71638:	str	r4, [r3, #80]	; 0x50
   7163c:	ldr	r3, [r2, #12]
   71640:	ldr	r1, [r3, #80]	; 0x50
   71644:	ldr	r0, [r2, #4]
   71648:	bl	1ea6c <fputs@plt+0xd8d4>
   7164c:	b	713c8 <fputs@plt+0x60230>
   71650:	add	r2, sp, #144	; 0x90
   71654:	ldr	r3, [pc, #3252]	; 72310 <fputs@plt+0x61178>
   71658:	str	r3, [r2, #-44]!	; 0xffffffd4
   7165c:	mov	r1, #1
   71660:	mov	r0, r9
   71664:	bl	2a3d4 <fputs@plt+0x1923c>
   71668:	ldr	r3, [r8, #76]	; 0x4c
   7166c:	add	r3, r3, #2
   71670:	str	r3, [r8, #76]	; 0x4c
   71674:	mov	r3, #0
   71678:	ldr	r2, [pc, #3220]	; 72314 <fputs@plt+0x6117c>
   7167c:	mov	r1, #9
   71680:	mov	r0, r9
   71684:	bl	2c5c4 <fputs@plt+0x1b42c>
   71688:	str	sl, [r0, #4]
   7168c:	str	sl, [r0, #24]
   71690:	ldr	r3, [pc, #3200]	; 72318 <fputs@plt+0x61180>
   71694:	str	r3, [r0, #124]	; 0x7c
   71698:	b	713c8 <fputs@plt+0x60230>
   7169c:	ldr	r3, [sp, #48]	; 0x30
   716a0:	ldr	r4, [r3, #4]
   716a4:	ldr	r3, [sp, #40]	; 0x28
   716a8:	cmp	r3, #0
   716ac:	beq	716e4 <fputs@plt+0x6054c>
   716b0:	ldr	r0, [sp, #40]	; 0x28
   716b4:	bl	15094 <fputs@plt+0x3efc>
   716b8:	mov	r1, r0
   716bc:	str	r0, [fp, #76]	; 0x4c
   716c0:	mov	r3, #0
   716c4:	mvn	r2, #0
   716c8:	mov	r0, r4
   716cc:	bl	222f0 <fputs@plt+0x11158>
   716d0:	cmp	r0, #7
   716d4:	bne	713c8 <fputs@plt+0x60230>
   716d8:	mov	r0, fp
   716dc:	bl	13af4 <fputs@plt+0x295c>
   716e0:	b	713c8 <fputs@plt+0x60230>
   716e4:	cmp	r4, #0
   716e8:	ldrne	r3, [r4, #4]
   716ec:	ldrne	r2, [r3, #32]
   716f0:	moveq	r2, #0
   716f4:	asr	r3, r2, #31
   716f8:	ldr	r1, [pc, #3100]	; 7231c <fputs@plt+0x61184>
   716fc:	mov	r0, r9
   71700:	bl	2b680 <fputs@plt+0x1a4e8>
   71704:	b	713c8 <fputs@plt+0x60230>
   71708:	ldr	r3, [sp, #48]	; 0x30
   7170c:	ldr	r6, [r3, #4]
   71710:	ldr	r3, [sp, #40]	; 0x28
   71714:	cmp	r3, #0
   71718:	mvneq	r4, #0
   7171c:	beq	71770 <fputs@plt+0x605d8>
   71720:	mov	r1, #0
   71724:	mov	r0, r3
   71728:	bl	27378 <fputs@plt+0x161e0>
   7172c:	mov	r4, r0
   71730:	ldr	r3, [r5, #4]
   71734:	cmp	r3, #0
   71738:	bne	71770 <fputs@plt+0x605d8>
   7173c:	ldr	r3, [fp, #20]
   71740:	cmp	r3, #0
   71744:	ble	71770 <fputs@plt+0x605d8>
   71748:	ldr	r5, [sp, #60]	; 0x3c
   7174c:	ldr	r3, [fp, #16]
   71750:	add	r3, r3, r5, lsl #4
   71754:	mov	r1, r4
   71758:	ldr	r0, [r3, #4]
   7175c:	bl	1e9b0 <fputs@plt+0xd818>
   71760:	add	r5, r5, #1
   71764:	ldr	r3, [fp, #20]
   71768:	cmp	r3, r5
   7176c:	bgt	7174c <fputs@plt+0x605b4>
   71770:	mov	r1, r4
   71774:	mov	r0, r6
   71778:	bl	1e9b0 <fputs@plt+0xd818>
   7177c:	mov	r2, r0
   71780:	asr	r3, r0, #31
   71784:	ldr	r1, [pc, #2964]	; 72320 <fputs@plt+0x61188>
   71788:	mov	r0, r9
   7178c:	bl	2b680 <fputs@plt+0x1a4e8>
   71790:	b	713c8 <fputs@plt+0x60230>
   71794:	mov	r1, sl
   71798:	mov	r0, r8
   7179c:	bl	52a98 <fputs@plt+0x41900>
   717a0:	ldr	r4, [r8, #76]	; 0x4c
   717a4:	add	r4, r4, #1
   717a8:	str	r4, [r8, #76]	; 0x4c
   717ac:	ldr	r3, [sp, #36]	; 0x24
   717b0:	ldrb	r2, [r3]
   717b4:	ldr	r3, [pc, #3112]	; 723e4 <fputs@plt+0x6124c>
   717b8:	add	r3, r3, r2
   717bc:	ldrb	r3, [r3, #64]	; 0x40
   717c0:	cmp	r3, #112	; 0x70
   717c4:	beq	7182c <fputs@plt+0x60694>
   717c8:	ldr	r0, [sp, #40]	; 0x28
   717cc:	bl	15094 <fputs@plt+0x3efc>
   717d0:	bl	151e4 <fputs@plt+0x404c>
   717d4:	str	r0, [sp]
   717d8:	mov	r3, r4
   717dc:	mov	r2, sl
   717e0:	mov	r1, #157	; 0x9d
   717e4:	mov	r0, r9
   717e8:	bl	2af28 <fputs@plt+0x19d90>
   717ec:	mov	r3, #1
   717f0:	mov	r2, r4
   717f4:	mov	r1, #33	; 0x21
   717f8:	mov	r0, r9
   717fc:	bl	2b55c <fputs@plt+0x1a3c4>
   71800:	mov	r1, #1
   71804:	mov	r0, r9
   71808:	bl	21838 <fputs@plt+0x106a0>
   7180c:	mvn	r3, #0
   71810:	str	r3, [sp]
   71814:	ldr	r3, [sp, #36]	; 0x24
   71818:	mov	r2, #0
   7181c:	mov	r1, r2
   71820:	mov	r0, r9
   71824:	bl	2a37c <fputs@plt+0x191e4>
   71828:	b	713c8 <fputs@plt+0x60230>
   7182c:	mov	r3, r4
   71830:	mov	r2, sl
   71834:	mov	r1, #156	; 0x9c
   71838:	mov	r0, r9
   7183c:	bl	2b55c <fputs@plt+0x1a3c4>
   71840:	b	717ec <fputs@plt+0x60654>
   71844:	ldr	r3, [sp, #40]	; 0x28
   71848:	cmp	r3, #0
   7184c:	beq	71898 <fputs@plt+0x60700>
   71850:	ldr	r1, [pc, #2764]	; 72324 <fputs@plt+0x6118c>
   71854:	mov	r0, r3
   71858:	bl	13ec8 <fputs@plt+0x2d30>
   7185c:	cmp	r0, #0
   71860:	beq	73cd0 <fputs@plt+0x62b38>
   71864:	ldr	r1, [pc, #2748]	; 72328 <fputs@plt+0x61190>
   71868:	ldr	r0, [sp, #40]	; 0x28
   7186c:	bl	13ec8 <fputs@plt+0x2d30>
   71870:	adds	r4, r0, #0
   71874:	mvnne	r4, #0
   71878:	ldr	r2, [r5, #4]
   7187c:	clz	r3, r2
   71880:	lsr	r3, r3, #5
   71884:	cmn	r4, #1
   71888:	cmpeq	r2, #0
   7188c:	ldrbeq	r0, [fp, #71]	; 0x47
   71890:	beq	73d40 <fputs@plt+0x62ba8>
   71894:	b	73ce0 <fputs@plt+0x62b48>
   71898:	mvn	r4, #0
   7189c:	b	71878 <fputs@plt+0x606e0>
   718a0:	add	r2, sp, #144	; 0x90
   718a4:	ldr	r3, [pc, #2688]	; 7232c <fputs@plt+0x61194>
   718a8:	str	r3, [r2, #-40]!	; 0xffffffd8
   718ac:	mov	r1, #1
   718b0:	mov	r0, r9
   718b4:	bl	2a3d4 <fputs@plt+0x1923c>
   718b8:	ldr	r3, [sp, #40]	; 0x28
   718bc:	cmp	r3, #0
   718c0:	beq	71928 <fputs@plt+0x60790>
   718c4:	mov	r0, r3
   718c8:	bl	1b3e0 <fputs@plt+0xa248>
   718cc:	mov	r7, r0
   718d0:	ldr	r6, [sp, #60]	; 0x3c
   718d4:	ldr	r4, [pc, #2644]	; 72330 <fputs@plt+0x61198>
   718d8:	ldr	r1, [r4, r6, lsl #2]
   718dc:	cmp	r1, #0
   718e0:	beq	71928 <fputs@plt+0x60790>
   718e4:	mov	r2, r7
   718e8:	ldr	r0, [sp, #40]	; 0x28
   718ec:	bl	26fe0 <fputs@plt+0x15e48>
   718f0:	cmp	r0, #0
   718f4:	beq	71908 <fputs@plt+0x60770>
   718f8:	add	r6, r6, #1
   718fc:	cmp	r6, #6
   71900:	bne	718d8 <fputs@plt+0x60740>
   71904:	mvn	r6, #0
   71908:	cmn	r6, #1
   7190c:	beq	71928 <fputs@plt+0x60790>
   71910:	ldr	r4, [fp, #20]
   71914:	subs	r4, r4, #1
   71918:	bmi	719a4 <fputs@plt+0x6080c>
   7191c:	lsl	r7, r4, #4
   71920:	mov	r8, #1
   71924:	b	71954 <fputs@plt+0x607bc>
   71928:	ldr	r3, [r5, #4]
   7192c:	cmp	r3, #0
   71930:	moveq	r3, #1
   71934:	streq	r3, [r5, #4]
   71938:	ldreq	sl, [sp, #60]	; 0x3c
   7193c:	mvn	r6, #0
   71940:	b	71910 <fputs@plt+0x60778>
   71944:	sub	r4, r4, #1
   71948:	sub	r7, r7, #16
   7194c:	cmn	r4, #1
   71950:	beq	719a4 <fputs@plt+0x6080c>
   71954:	ldr	r3, [fp, #16]
   71958:	add	r3, r3, r7
   7195c:	ldr	r3, [r3, #4]
   71960:	cmp	r3, #0
   71964:	beq	71944 <fputs@plt+0x607ac>
   71968:	cmp	sl, r4
   7196c:	beq	7197c <fputs@plt+0x607e4>
   71970:	ldr	r3, [r5, #4]
   71974:	cmp	r3, #0
   71978:	bne	71944 <fputs@plt+0x607ac>
   7197c:	mov	r1, r4
   71980:	mov	r0, r9
   71984:	bl	171cc <fputs@plt+0x6034>
   71988:	str	r6, [sp]
   7198c:	mov	r3, r8
   71990:	mov	r2, r4
   71994:	mov	r1, #9
   71998:	mov	r0, r9
   7199c:	bl	2af28 <fputs@plt+0x19d90>
   719a0:	b	71944 <fputs@plt+0x607ac>
   719a4:	mov	r3, #1
   719a8:	mov	r2, r3
   719ac:	mov	r1, #33	; 0x21
   719b0:	mov	r0, r9
   719b4:	bl	2b55c <fputs@plt+0x1a3c4>
   719b8:	b	713c8 <fputs@plt+0x60230>
   719bc:	ldr	r3, [sp, #48]	; 0x30
   719c0:	ldr	r3, [r3, #4]
   719c4:	ldr	r3, [r3, #4]
   719c8:	ldr	r4, [r3]
   719cc:	mvn	r2, #1
   719d0:	mvn	r3, #0
   719d4:	strd	r2, [sp, #112]	; 0x70
   719d8:	ldr	r3, [sp, #40]	; 0x28
   719dc:	cmp	r3, #0
   719e0:	beq	71a1c <fputs@plt+0x60884>
   719e4:	add	r1, sp, #112	; 0x70
   719e8:	mov	r0, r3
   719ec:	bl	1c910 <fputs@plt+0xb778>
   719f0:	mvn	r0, #0
   719f4:	mvn	r1, #0
   719f8:	ldrd	r2, [sp, #112]	; 0x70
   719fc:	cmp	r2, r0
   71a00:	sbcs	r3, r3, r1
   71a04:	blt	71a34 <fputs@plt+0x6089c>
   71a08:	ldrd	r0, [sp, #112]	; 0x70
   71a0c:	strd	r0, [r4, #168]	; 0xa8
   71a10:	ldr	r3, [r4, #216]	; 0xd8
   71a14:	cmp	r3, #0
   71a18:	strdne	r0, [r3, #16]
   71a1c:	ldrd	r2, [r4, #168]	; 0xa8
   71a20:	strd	r2, [sp, #112]	; 0x70
   71a24:	ldr	r1, [pc, #2312]	; 72334 <fputs@plt+0x6119c>
   71a28:	mov	r0, r9
   71a2c:	bl	2b680 <fputs@plt+0x1a4e8>
   71a30:	b	713c8 <fputs@plt+0x60230>
   71a34:	mov	r2, r0
   71a38:	mov	r3, r1
   71a3c:	strd	r2, [sp, #112]	; 0x70
   71a40:	b	71a08 <fputs@plt+0x60870>
   71a44:	ldr	r3, [sp, #48]	; 0x30
   71a48:	ldr	r5, [r3, #4]
   71a4c:	ldr	r3, [sp, #40]	; 0x28
   71a50:	cmp	r3, #0
   71a54:	beq	71ae0 <fputs@plt+0x60948>
   71a58:	ldr	r1, [pc, #2264]	; 72338 <fputs@plt+0x611a0>
   71a5c:	ldr	r0, [sp, #40]	; 0x28
   71a60:	bl	13ec8 <fputs@plt+0x2d30>
   71a64:	cmp	r0, #0
   71a68:	beq	73d60 <fputs@plt+0x62bc8>
   71a6c:	ldr	r1, [pc, #2248]	; 7233c <fputs@plt+0x611a4>
   71a70:	ldr	r0, [sp, #40]	; 0x28
   71a74:	bl	13ec8 <fputs@plt+0x2d30>
   71a78:	cmp	r0, #0
   71a7c:	moveq	r4, #1
   71a80:	bne	71b00 <fputs@plt+0x60968>
   71a84:	strb	r4, [fp, #72]	; 0x48
   71a88:	mov	r1, r4
   71a8c:	mov	r0, r5
   71a90:	bl	1e954 <fputs@plt+0xd7bc>
   71a94:	cmp	r0, #0
   71a98:	bne	713c8 <fputs@plt+0x60230>
   71a9c:	ldr	r5, [r9, #32]
   71aa0:	mov	r3, #0
   71aa4:	ldr	r2, [pc, #2196]	; 72340 <fputs@plt+0x611a8>
   71aa8:	mov	r1, #5
   71aac:	mov	r0, r9
   71ab0:	bl	2c5c4 <fputs@plt+0x1b42c>
   71ab4:	str	sl, [r0, #4]
   71ab8:	str	sl, [r0, #24]
   71abc:	add	r5, r5, #4
   71ac0:	str	r5, [r0, #48]	; 0x30
   71ac4:	str	sl, [r0, #84]	; 0x54
   71ac8:	sub	r4, r4, #1
   71acc:	str	r4, [r0, #92]	; 0x5c
   71ad0:	mov	r1, sl
   71ad4:	mov	r0, r9
   71ad8:	bl	171cc <fputs@plt+0x6034>
   71adc:	b	713c8 <fputs@plt+0x60230>
   71ae0:	mov	r0, r5
   71ae4:	bl	1e91c <fputs@plt+0xd784>
   71ae8:	mov	r2, r0
   71aec:	asr	r3, r0, #31
   71af0:	ldr	r1, [pc, #2124]	; 72344 <fputs@plt+0x611ac>
   71af4:	mov	r0, r9
   71af8:	bl	2b680 <fputs@plt+0x1a4e8>
   71afc:	b	713c8 <fputs@plt+0x60230>
   71b00:	ldr	r1, [pc, #2112]	; 72348 <fputs@plt+0x611b0>
   71b04:	ldr	r0, [sp, #40]	; 0x28
   71b08:	bl	13ec8 <fputs@plt+0x2d30>
   71b0c:	cmp	r0, #0
   71b10:	moveq	r4, #2
   71b14:	beq	71a84 <fputs@plt+0x608ec>
   71b18:	ldr	r0, [sp, #40]	; 0x28
   71b1c:	bl	15094 <fputs@plt+0x3efc>
   71b20:	cmp	r0, #2
   71b24:	bhi	73d60 <fputs@plt+0x62bc8>
   71b28:	uxtb	r4, r0
   71b2c:	strb	r0, [fp, #72]	; 0x48
   71b30:	mov	r1, r4
   71b34:	mov	r0, r5
   71b38:	bl	1e954 <fputs@plt+0xd7bc>
   71b3c:	cmp	r0, #0
   71b40:	bne	713c8 <fputs@plt+0x60230>
   71b44:	sub	r3, r4, #1
   71b48:	cmp	r3, #1
   71b4c:	bhi	713c8 <fputs@plt+0x60230>
   71b50:	b	71a9c <fputs@plt+0x60904>
   71b54:	ldr	r3, [sp, #40]	; 0x28
   71b58:	cmp	r3, #0
   71b5c:	beq	71b80 <fputs@plt+0x609e8>
   71b60:	add	r1, sp, #112	; 0x70
   71b64:	mov	r0, r3
   71b68:	bl	14ec0 <fputs@plt+0x3d28>
   71b6c:	cmp	r0, #0
   71b70:	beq	71b80 <fputs@plt+0x609e8>
   71b74:	ldr	r3, [sp, #112]	; 0x70
   71b78:	cmp	r3, #0
   71b7c:	bgt	71b88 <fputs@plt+0x609f0>
   71b80:	mvn	r3, #-2147483648	; 0x80000000
   71b84:	str	r3, [sp, #112]	; 0x70
   71b88:	mov	r2, sl
   71b8c:	mov	r1, #0
   71b90:	mov	r0, r8
   71b94:	bl	52af4 <fputs@plt+0x4195c>
   71b98:	mov	r3, #1
   71b9c:	ldr	r2, [sp, #112]	; 0x70
   71ba0:	mov	r1, #22
   71ba4:	mov	r0, r9
   71ba8:	bl	2b55c <fputs@plt+0x1a3c4>
   71bac:	mov	r2, sl
   71bb0:	mov	r1, #146	; 0x92
   71bb4:	mov	r0, r9
   71bb8:	bl	2b4f0 <fputs@plt+0x1a358>
   71bbc:	mov	r4, r0
   71bc0:	mov	r2, #1
   71bc4:	mov	r1, #33	; 0x21
   71bc8:	mov	r0, r9
   71bcc:	bl	2b4f0 <fputs@plt+0x1a358>
   71bd0:	mvn	r3, #0
   71bd4:	mov	r2, #1
   71bd8:	mov	r1, #37	; 0x25
   71bdc:	mov	r0, r9
   71be0:	bl	2b55c <fputs@plt+0x1a3c4>
   71be4:	mov	r3, r4
   71be8:	mov	r2, #1
   71bec:	mov	r1, #138	; 0x8a
   71bf0:	mov	r0, r9
   71bf4:	bl	2b55c <fputs@plt+0x1a3c4>
   71bf8:	mov	r1, r4
   71bfc:	mov	r0, r9
   71c00:	bl	171a8 <fputs@plt+0x6010>
   71c04:	b	713c8 <fputs@plt+0x60230>
   71c08:	ldr	r3, [sp, #40]	; 0x28
   71c0c:	cmp	r3, #0
   71c10:	beq	71c3c <fputs@plt+0x60aa4>
   71c14:	ldr	r0, [sp, #40]	; 0x28
   71c18:	bl	15094 <fputs@plt+0x3efc>
   71c1c:	ldr	r2, [sp, #48]	; 0x30
   71c20:	ldr	r3, [r2, #12]
   71c24:	str	r0, [r3, #80]	; 0x50
   71c28:	ldr	r3, [r2, #12]
   71c2c:	ldr	r1, [r3, #80]	; 0x50
   71c30:	ldr	r0, [r2, #4]
   71c34:	bl	1ea6c <fputs@plt+0xd8d4>
   71c38:	b	713c8 <fputs@plt+0x60230>
   71c3c:	ldr	r3, [sp, #48]	; 0x30
   71c40:	ldr	r3, [r3, #12]
   71c44:	ldr	r2, [r3, #80]	; 0x50
   71c48:	asr	r3, r2, #31
   71c4c:	ldr	r1, [pc, #1724]	; 72310 <fputs@plt+0x61178>
   71c50:	mov	r0, r9
   71c54:	bl	2b680 <fputs@plt+0x1a4e8>
   71c58:	b	713c8 <fputs@plt+0x60230>
   71c5c:	ldr	r3, [sp, #40]	; 0x28
   71c60:	cmp	r3, #0
   71c64:	beq	71cb8 <fputs@plt+0x60b20>
   71c68:	add	r1, sp, #144	; 0x90
   71c6c:	mov	r3, #1
   71c70:	str	r3, [r1, #-32]!	; 0xffffffe0
   71c74:	ldr	r0, [sp, #40]	; 0x28
   71c78:	bl	14ec0 <fputs@plt+0x3d28>
   71c7c:	cmp	r0, #0
   71c80:	bne	71d18 <fputs@plt+0x60b80>
   71c84:	ldr	r1, [sp, #112]	; 0x70
   71c88:	adds	r1, r1, #0
   71c8c:	movne	r1, #1
   71c90:	ldr	r0, [sp, #40]	; 0x28
   71c94:	bl	27378 <fputs@plt+0x161e0>
   71c98:	cmp	r0, #0
   71c9c:	ldr	r3, [fp, #24]
   71ca0:	orrne	r3, r3, #32
   71ca4:	biceq	r3, r3, #32
   71ca8:	str	r3, [fp, #24]
   71cac:	mov	r0, fp
   71cb0:	bl	1ea08 <fputs@plt+0xd870>
   71cb4:	b	713c8 <fputs@plt+0x60230>
   71cb8:	ldr	r3, [fp, #24]
   71cbc:	tst	r3, #32
   71cc0:	moveq	r2, #0
   71cc4:	moveq	r3, #0
   71cc8:	bne	71cdc <fputs@plt+0x60b44>
   71ccc:	ldr	r1, [pc, #1656]	; 7234c <fputs@plt+0x611b4>
   71cd0:	mov	r0, r9
   71cd4:	bl	2b680 <fputs@plt+0x1a4e8>
   71cd8:	b	713c8 <fputs@plt+0x60230>
   71cdc:	ldr	r3, [sp, #48]	; 0x30
   71ce0:	ldr	r2, [r3, #4]
   71ce4:	ldr	r3, [r2, #4]
   71ce8:	ldr	r2, [r2]
   71cec:	str	r2, [r3, #4]
   71cf0:	ldr	r3, [r3]
   71cf4:	ldr	r4, [r3, #212]	; 0xd4
   71cf8:	mov	r0, r4
   71cfc:	bl	15aa4 <fputs@plt+0x490c>
   71d00:	ldr	r3, [r4, #20]
   71d04:	cmp	r0, r3
   71d08:	movge	r3, r0
   71d0c:	mov	r2, r3
   71d10:	asr	r3, r3, #31
   71d14:	b	71ccc <fputs@plt+0x60b34>
   71d18:	ldr	r3, [sp, #48]	; 0x30
   71d1c:	ldr	r2, [r3, #4]
   71d20:	ldr	r0, [sp, #112]	; 0x70
   71d24:	ldr	r3, [r2, #4]
   71d28:	ldr	r2, [r2]
   71d2c:	str	r2, [r3, #4]
   71d30:	cmp	r0, #0
   71d34:	beq	71c84 <fputs@plt+0x60aec>
   71d38:	ldr	r3, [r3]
   71d3c:	ldr	r4, [r3, #212]	; 0xd4
   71d40:	bge	71d70 <fputs@plt+0x60bd8>
   71d44:	asr	r7, r0, #31
   71d48:	ldr	r2, [pc, #1536]	; 72350 <fputs@plt+0x611b8>
   71d4c:	rsb	r3, r0, #0
   71d50:	mla	r3, r2, r7, r3
   71d54:	umull	r0, r1, r0, r2
   71d58:	add	r1, r3, r1
   71d5c:	ldr	r2, [r4, #24]
   71d60:	ldr	r3, [r4, #28]
   71d64:	add	r2, r2, r3
   71d68:	asr	r3, r2, #31
   71d6c:	bl	7e304 <fputs@plt+0x6d16c>
   71d70:	str	r0, [r4, #20]
   71d74:	b	71c84 <fputs@plt+0x60aec>
   71d78:	ldr	r3, [sp, #40]	; 0x28
   71d7c:	cmp	r3, #0
   71d80:	beq	71e30 <fputs@plt+0x60c98>
   71d84:	add	r1, sp, #112	; 0x70
   71d88:	mov	r0, r3
   71d8c:	bl	1c910 <fputs@plt+0xb778>
   71d90:	ldrd	r2, [sp, #112]	; 0x70
   71d94:	cmp	r2, #0
   71d98:	sbcs	r3, r3, #0
   71d9c:	blt	71dc4 <fputs@plt+0x60c2c>
   71da0:	ldr	r3, [r5, #4]
   71da4:	cmp	r3, #0
   71da8:	ldrdeq	r2, [sp, #112]	; 0x70
   71dac:	strdeq	r2, [fp, #40]	; 0x28
   71db0:	ldr	r4, [fp, #20]
   71db4:	subs	r4, r4, #1
   71db8:	bmi	71e30 <fputs@plt+0x60c98>
   71dbc:	lsl	r6, r4, #4
   71dc0:	b	71de4 <fputs@plt+0x60c4c>
   71dc4:	ldr	r3, [pc, #1416]	; 72354 <fputs@plt+0x611bc>
   71dc8:	ldrd	r2, [r3, #176]	; 0xb0
   71dcc:	strd	r2, [sp, #112]	; 0x70
   71dd0:	b	71da0 <fputs@plt+0x60c08>
   71dd4:	sub	r4, r4, #1
   71dd8:	sub	r6, r6, #16
   71ddc:	cmn	r4, #1
   71de0:	beq	71e30 <fputs@plt+0x60c98>
   71de4:	ldr	r3, [fp, #16]
   71de8:	add	r3, r3, r6
   71dec:	ldr	r3, [r3, #4]
   71df0:	cmp	r3, #0
   71df4:	beq	71dd4 <fputs@plt+0x60c3c>
   71df8:	cmp	sl, r4
   71dfc:	beq	71e0c <fputs@plt+0x60c74>
   71e00:	ldr	r2, [r5, #4]
   71e04:	cmp	r2, #0
   71e08:	bne	71dd4 <fputs@plt+0x60c3c>
   71e0c:	ldrd	r0, [sp, #112]	; 0x70
   71e10:	ldr	r2, [r3, #4]
   71e14:	ldr	r3, [r3]
   71e18:	str	r3, [r2, #4]
   71e1c:	ldr	r3, [r2]
   71e20:	strd	r0, [r3, #136]	; 0x88
   71e24:	mov	r0, r3
   71e28:	bl	16298 <fputs@plt+0x5100>
   71e2c:	b	71dd4 <fputs@plt+0x60c3c>
   71e30:	add	r3, sp, #144	; 0x90
   71e34:	mvn	r0, #0
   71e38:	mvn	r1, #0
   71e3c:	strd	r0, [r3, #-32]!	; 0xffffffe0
   71e40:	mov	r2, #18
   71e44:	ldr	r1, [sp, #44]	; 0x2c
   71e48:	mov	r0, fp
   71e4c:	bl	508ec <fputs@plt+0x3f754>
   71e50:	cmp	r0, #0
   71e54:	beq	71e70 <fputs@plt+0x60cd8>
   71e58:	cmp	r0, #12
   71e5c:	ldrne	r3, [r8, #68]	; 0x44
   71e60:	addne	r3, r3, #1
   71e64:	strne	r3, [r8, #68]	; 0x44
   71e68:	strne	r0, [r8, #12]
   71e6c:	b	713c8 <fputs@plt+0x60230>
   71e70:	ldrd	r2, [sp, #112]	; 0x70
   71e74:	ldr	r1, [pc, #1244]	; 72358 <fputs@plt+0x611c0>
   71e78:	mov	r0, r9
   71e7c:	bl	2b680 <fputs@plt+0x1a4e8>
   71e80:	b	713c8 <fputs@plt+0x60230>
   71e84:	ldr	r3, [sp, #40]	; 0x28
   71e88:	cmp	r3, #0
   71e8c:	beq	71edc <fputs@plt+0x60d44>
   71e90:	ldr	r3, [sp, #40]	; 0x28
   71e94:	ldrb	r2, [r3]
   71e98:	sub	r3, r2, #48	; 0x30
   71e9c:	uxtb	r3, r3
   71ea0:	cmp	r3, #2
   71ea4:	bhi	71ef4 <fputs@plt+0x60d5c>
   71ea8:	sub	r3, r2, #48	; 0x30
   71eac:	str	r3, [sp, #60]	; 0x3c
   71eb0:	ldr	r4, [r8]
   71eb4:	ldrb	r3, [r4, #68]	; 0x44
   71eb8:	ldr	r5, [sp, #60]	; 0x3c
   71ebc:	cmp	r3, r5
   71ec0:	beq	713c8 <fputs@plt+0x60230>
   71ec4:	mov	r0, r8
   71ec8:	bl	4e2f8 <fputs@plt+0x3d160>
   71ecc:	cmp	r0, #0
   71ed0:	moveq	r3, r5
   71ed4:	strbeq	r3, [r4, #68]	; 0x44
   71ed8:	b	713c8 <fputs@plt+0x60230>
   71edc:	ldrb	r2, [fp, #68]	; 0x44
   71ee0:	mov	r3, #0
   71ee4:	ldr	r1, [pc, #1136]	; 7235c <fputs@plt+0x611c4>
   71ee8:	mov	r0, r9
   71eec:	bl	2b680 <fputs@plt+0x1a4e8>
   71ef0:	b	713c8 <fputs@plt+0x60230>
   71ef4:	ldr	r1, [pc, #1124]	; 72360 <fputs@plt+0x611c8>
   71ef8:	ldr	r0, [sp, #40]	; 0x28
   71efc:	bl	13ec8 <fputs@plt+0x2d30>
   71f00:	cmp	r0, #0
   71f04:	moveq	r3, #1
   71f08:	streq	r3, [sp, #60]	; 0x3c
   71f0c:	beq	71eb0 <fputs@plt+0x60d18>
   71f10:	ldr	r1, [pc, #1100]	; 72364 <fputs@plt+0x611cc>
   71f14:	ldr	r0, [sp, #40]	; 0x28
   71f18:	bl	13ec8 <fputs@plt+0x2d30>
   71f1c:	ldr	r3, [sp, #60]	; 0x3c
   71f20:	cmp	r0, #0
   71f24:	moveq	r3, #2
   71f28:	str	r3, [sp, #60]	; 0x3c
   71f2c:	b	71eb0 <fputs@plt+0x60d18>
   71f30:	ldr	r3, [sp, #40]	; 0x28
   71f34:	cmp	r3, #0
   71f38:	beq	71f84 <fputs@plt+0x60dec>
   71f3c:	ldr	r3, [sp, #40]	; 0x28
   71f40:	ldrb	r3, [r3]
   71f44:	cmp	r3, #0
   71f48:	bne	71f9c <fputs@plt+0x60e04>
   71f4c:	ldrb	r3, [fp, #68]	; 0x44
   71f50:	cmp	r3, #1
   71f54:	bls	71fd4 <fputs@plt+0x60e3c>
   71f58:	ldr	r3, [pc, #1032]	; 72368 <fputs@plt+0x611d0>
   71f5c:	ldr	r0, [r3, #616]	; 0x268
   71f60:	bl	1fb70 <fputs@plt+0xe9d8>
   71f64:	ldr	r3, [sp, #40]	; 0x28
   71f68:	ldrb	r3, [r3]
   71f6c:	cmp	r3, #0
   71f70:	bne	71fe0 <fputs@plt+0x60e48>
   71f74:	mov	r2, #0
   71f78:	ldr	r3, [pc, #1000]	; 72368 <fputs@plt+0x611d0>
   71f7c:	str	r2, [r3, #616]	; 0x268
   71f80:	b	713c8 <fputs@plt+0x60230>
   71f84:	ldr	r3, [pc, #988]	; 72368 <fputs@plt+0x611d0>
   71f88:	ldr	r2, [r3, #616]	; 0x268
   71f8c:	ldr	r1, [pc, #984]	; 7236c <fputs@plt+0x611d4>
   71f90:	mov	r0, r9
   71f94:	bl	2b630 <fputs@plt+0x1a498>
   71f98:	b	713c8 <fputs@plt+0x60230>
   71f9c:	add	r3, sp, #112	; 0x70
   71fa0:	mov	r2, #1
   71fa4:	ldr	r1, [sp, #40]	; 0x28
   71fa8:	ldr	r0, [fp]
   71fac:	bl	13830 <fputs@plt+0x2698>
   71fb0:	cmp	r0, #0
   71fb4:	bne	71fc4 <fputs@plt+0x60e2c>
   71fb8:	ldr	r3, [sp, #112]	; 0x70
   71fbc:	cmp	r3, #0
   71fc0:	bne	71f4c <fputs@plt+0x60db4>
   71fc4:	ldr	r1, [pc, #932]	; 72370 <fputs@plt+0x611d8>
   71fc8:	mov	r0, r8
   71fcc:	bl	35674 <fputs@plt+0x244dc>
   71fd0:	b	713c8 <fputs@plt+0x60230>
   71fd4:	mov	r0, r8
   71fd8:	bl	4e2f8 <fputs@plt+0x3d160>
   71fdc:	b	71f58 <fputs@plt+0x60dc0>
   71fe0:	ldr	r1, [sp, #40]	; 0x28
   71fe4:	ldr	r0, [pc, #796]	; 72308 <fputs@plt+0x61170>
   71fe8:	bl	406dc <fputs@plt+0x2f544>
   71fec:	ldr	r3, [pc, #884]	; 72368 <fputs@plt+0x611d0>
   71ff0:	str	r0, [r3, #616]	; 0x268
   71ff4:	b	713c8 <fputs@plt+0x60230>
   71ff8:	ldr	r3, [sp, #40]	; 0x28
   71ffc:	cmp	r3, #0
   72000:	beq	72020 <fputs@plt+0x60e88>
   72004:	ldrb	r3, [fp, #67]	; 0x43
   72008:	cmp	r3, #0
   7200c:	bne	72040 <fputs@plt+0x60ea8>
   72010:	ldr	r1, [pc, #860]	; 72374 <fputs@plt+0x611dc>
   72014:	mov	r0, r8
   72018:	bl	35674 <fputs@plt+0x244dc>
   7201c:	b	713c8 <fputs@plt+0x60230>
   72020:	ldr	r3, [sp, #48]	; 0x30
   72024:	ldrb	r2, [r3, #8]
   72028:	sub	r2, r2, #1
   7202c:	asr	r3, r2, #31
   72030:	ldr	r1, [pc, #832]	; 72378 <fputs@plt+0x611e0>
   72034:	mov	r0, r9
   72038:	bl	2b680 <fputs@plt+0x1a4e8>
   7203c:	b	713c8 <fputs@plt+0x60230>
   72040:	mov	r2, #1
   72044:	mov	r1, #0
   72048:	ldr	r0, [sp, #40]	; 0x28
   7204c:	bl	272a0 <fputs@plt+0x16108>
   72050:	add	r3, r0, #1
   72054:	and	r3, r3, #7
   72058:	cmp	r3, #0
   7205c:	moveq	r3, #1
   72060:	ldr	r2, [sp, #48]	; 0x30
   72064:	strb	r3, [r2, #8]
   72068:	mov	r3, #1
   7206c:	strb	r3, [r2, #9]
   72070:	mov	r0, fp
   72074:	bl	1ea08 <fputs@plt+0xd870>
   72078:	b	713c8 <fputs@plt+0x60230>
   7207c:	ldr	r3, [sp, #40]	; 0x28
   72080:	cmp	r3, #0
   72084:	beq	720e4 <fputs@plt+0x60f4c>
   72088:	mov	r3, #12
   7208c:	ldr	r2, [pc, #764]	; 72390 <fputs@plt+0x611f8>
   72090:	mla	r4, r3, r4, r2
   72094:	ldr	r4, [r4, #-3404]	; 0xfffff2b4
   72098:	ldrb	r3, [fp, #67]	; 0x43
   7209c:	cmp	r3, #0
   720a0:	biceq	r4, r4, #524288	; 0x80000
   720a4:	mov	r1, #0
   720a8:	ldr	r0, [sp, #40]	; 0x28
   720ac:	bl	27378 <fputs@plt+0x161e0>
   720b0:	cmp	r0, #0
   720b4:	beq	72118 <fputs@plt+0x60f80>
   720b8:	ldr	r3, [fp, #24]
   720bc:	orr	r4, r3, r4
   720c0:	str	r4, [fp, #24]
   720c4:	mov	r3, #0
   720c8:	mov	r2, r3
   720cc:	mov	r1, #147	; 0x93
   720d0:	mov	r0, r9
   720d4:	bl	2b55c <fputs@plt+0x1a3c4>
   720d8:	mov	r0, fp
   720dc:	bl	1ea08 <fputs@plt+0xd870>
   720e0:	b	713c8 <fputs@plt+0x60230>
   720e4:	mov	r3, #12
   720e8:	ldr	r2, [pc, #672]	; 72390 <fputs@plt+0x611f8>
   720ec:	mla	r4, r3, r4, r2
   720f0:	ldr	r2, [fp, #24]
   720f4:	ldr	r3, [r4, #-3404]	; 0xfffff2b4
   720f8:	tst	r2, r3
   720fc:	movne	r2, #1
   72100:	moveq	r2, #0
   72104:	mov	r3, #0
   72108:	ldr	r1, [r4, #-3412]	; 0xfffff2ac
   7210c:	mov	r0, r9
   72110:	bl	2b680 <fputs@plt+0x1a4e8>
   72114:	b	713c8 <fputs@plt+0x60230>
   72118:	ldr	r3, [fp, #24]
   7211c:	bic	r3, r3, r4
   72120:	str	r3, [fp, #24]
   72124:	cmp	r4, #16777216	; 0x1000000
   72128:	addeq	r3, fp, #448	; 0x1c0
   7212c:	moveq	r0, #0
   72130:	moveq	r1, #0
   72134:	strdeq	r0, [r3]
   72138:	b	720c4 <fputs@plt+0x60f2c>
   7213c:	ldr	r3, [sp, #40]	; 0x28
   72140:	cmp	r3, #0
   72144:	beq	713c8 <fputs@plt+0x60230>
   72148:	ldr	r2, [sp, #44]	; 0x2c
   7214c:	mov	r1, r3
   72150:	mov	r0, fp
   72154:	bl	18534 <fputs@plt+0x739c>
   72158:	subs	r5, r0, #0
   7215c:	beq	713c8 <fputs@plt+0x60230>
   72160:	mov	r0, r5
   72164:	bl	186b8 <fputs@plt+0x7520>
   72168:	mov	r6, r0
   7216c:	mov	r4, #6
   72170:	str	r4, [r8, #76]	; 0x4c
   72174:	mov	r1, sl
   72178:	mov	r0, r8
   7217c:	bl	52a98 <fputs@plt+0x41900>
   72180:	ldr	r2, [pc, #500]	; 7237c <fputs@plt+0x611e4>
   72184:	mov	r1, r4
   72188:	mov	r0, r9
   7218c:	bl	2a3d4 <fputs@plt+0x1923c>
   72190:	mov	r1, r5
   72194:	mov	r0, r8
   72198:	bl	4f8c4 <fputs@plt+0x3e72c>
   7219c:	ldr	r8, [r5, #4]
   721a0:	ldrsh	r2, [r5, #34]	; 0x22
   721a4:	cmp	r2, #0
   721a8:	ble	713c8 <fputs@plt+0x60230>
   721ac:	ldr	r7, [sp, #60]	; 0x3c
   721b0:	mov	sl, r7
   721b4:	b	72248 <fputs@plt+0x610b0>
   721b8:	mov	r4, #1
   721bc:	sub	r3, r7, sl
   721c0:	str	r3, [sp, #44]	; 0x2c
   721c4:	ldr	r3, [r8]
   721c8:	str	r3, [sp, #48]	; 0x30
   721cc:	ldr	r1, [pc, #480]	; 723b4 <fputs@plt+0x6121c>
   721d0:	mov	r0, r8
   721d4:	bl	1b5c0 <fputs@plt+0xa428>
   721d8:	ldrb	r3, [r8, #12]
   721dc:	adds	r3, r3, #0
   721e0:	movne	r3, #1
   721e4:	ldr	r2, [r8, #4]
   721e8:	cmp	r2, #0
   721ec:	ldrne	r2, [r2, #8]
   721f0:	moveq	r2, #0
   721f4:	str	r4, [sp, #16]
   721f8:	str	r2, [sp, #12]
   721fc:	str	r3, [sp, #8]
   72200:	str	r0, [sp, #4]
   72204:	ldr	r3, [sp, #48]	; 0x30
   72208:	str	r3, [sp]
   7220c:	ldr	r3, [sp, #44]	; 0x2c
   72210:	ldr	r2, [pc, #360]	; 72380 <fputs@plt+0x611e8>
   72214:	mov	r1, #1
   72218:	mov	r0, r9
   7221c:	bl	2b578 <fputs@plt+0x1a3e0>
   72220:	mov	r3, #6
   72224:	mov	r2, #1
   72228:	mov	r1, #33	; 0x21
   7222c:	mov	r0, r9
   72230:	bl	2b55c <fputs@plt+0x1a3c4>
   72234:	add	r7, r7, #1
   72238:	add	r8, r8, #16
   7223c:	ldrsh	r2, [r5, #34]	; 0x22
   72240:	cmp	r2, r7
   72244:	ble	713c8 <fputs@plt+0x60230>
   72248:	ldrb	r3, [r8, #15]
   7224c:	tst	r3, #2
   72250:	addne	sl, sl, #1
   72254:	bne	72234 <fputs@plt+0x6109c>
   72258:	tst	r3, #1
   7225c:	ldreq	r4, [sp, #60]	; 0x3c
   72260:	beq	721bc <fputs@plt+0x61024>
   72264:	cmp	r6, #0
   72268:	moveq	r4, #1
   7226c:	beq	721bc <fputs@plt+0x61024>
   72270:	cmp	r2, #0
   72274:	ble	721b8 <fputs@plt+0x61020>
   72278:	ldr	r3, [r6, #4]
   7227c:	ldrsh	r1, [r3]
   72280:	cmp	r1, r7
   72284:	beq	722a8 <fputs@plt+0x61110>
   72288:	mov	r4, #1
   7228c:	add	r4, r4, #1
   72290:	cmp	r4, r2
   72294:	bgt	721bc <fputs@plt+0x61024>
   72298:	ldrsh	r1, [r3, #2]!
   7229c:	cmp	r1, r7
   722a0:	bne	7228c <fputs@plt+0x610f4>
   722a4:	b	721bc <fputs@plt+0x61024>
   722a8:	mov	r4, #1
   722ac:	b	721bc <fputs@plt+0x61024>
   722b0:	mov	r0, r8
   722b4:	bl	2afc0 <fputs@plt+0x19e28>
   722b8:	mov	r5, r0
   722bc:	mov	r4, #4
   722c0:	str	r4, [r8, #76]	; 0x4c
   722c4:	mov	r1, sl
   722c8:	mov	r0, r8
   722cc:	bl	52a98 <fputs@plt+0x41900>
   722d0:	ldr	r2, [pc, #172]	; 72384 <fputs@plt+0x611ec>
   722d4:	mov	r1, r4
   722d8:	mov	r0, r5
   722dc:	bl	2a3d4 <fputs@plt+0x1923c>
   722e0:	ldr	r3, [sp, #48]	; 0x30
   722e4:	ldr	r3, [r3, #12]
   722e8:	ldr	r8, [r3, #16]
   722ec:	cmp	r8, #0
   722f0:	beq	713c8 <fputs@plt+0x60230>
   722f4:	mov	r6, #1
   722f8:	mov	r9, r4
   722fc:	mov	sl, #33	; 0x21
   72300:	b	7240c <fputs@plt+0x61274>
   72304:	andeq	r7, r8, ip, asr #7
   72308:	andeq	r4, r8, ip, asr pc
   7230c:	ldrdeq	r7, [r8], -r0
   72310:	andeq	r9, r8, ip, lsl #8
   72314:	andeq	r2, r8, ip, lsl #18
   72318:			; <UNDEFINED> instruction: 0xfffff830
   7231c:	ldrdeq	r7, [r8], -r8
   72320:	andeq	r7, r8, r4, ror #7
   72324:			; <UNDEFINED> instruction: 0x000873b8
   72328:			; <UNDEFINED> instruction: 0x000873b0
   7232c:	andeq	r7, r8, r4, lsl #8
   72330:	andeq	r2, r8, r8, ror #6
   72334:	andeq	r7, r8, r4, lsl r4
   72338:	andeq	r7, r8, r4, lsr r4
   7233c:	ldrdeq	r9, [r8], -r8
   72340:	andeq	r2, r8, r0, lsr r9
   72344:	andeq	r7, r8, r8, lsr #8
   72348:	andeq	r7, r8, ip, lsr r4
   7234c:	andeq	r7, r8, r8, asr #8
   72350:			; <UNDEFINED> instruction: 0xfffffc00
   72354:	andeq	sl, r9, r8, lsr r1
   72358:	andeq	r7, r8, r4, asr r4
   7235c:	andeq	r7, r8, r0, ror #8
   72360:	strdeq	r9, [r8], -r8
   72364:	andeq	r7, r8, ip, ror #8
   72368:	ldrdeq	lr, [r9], -r8
   7236c:	andeq	r7, r8, r4, ror r4
   72370:	andeq	r7, r8, ip, lsl #9
   72374:			; <UNDEFINED> instruction: 0x000874b4
   72378:	andeq	r7, r8, r8, lsr #9
   7237c:	andeq	sl, r9, r4, asr #25
   72380:	andeq	r7, r8, ip, ror #9
   72384:	ldrdeq	sl, [r9], -ip
   72388:	strdeq	r7, [r8], -r4
   7238c:	strdeq	r7, [r8], -ip
   72390:	andeq	r3, r8, r8, lsr #7
   72394:	andeq	sl, r9, ip, ror #25
   72398:	andeq	r7, r8, r0, lsl #10
   7239c:	andeq	r7, r8, r4, lsl #10
   723a0:	andeq	sl, r9, r4, lsl #26
   723a4:	andeq	r2, r8, r4, asr #18
   723a8:	andeq	r7, r8, r8, lsl #10
   723ac:	andeq	sl, r9, r8, lsl sp
   723b0:	andeq	r7, r8, r0, lsl r5
   723b4:	andeq	lr, r7, r0, lsr #29
   723b8:	andeq	sl, r9, r4, lsr #26
   723bc:	andeq	r7, r8, r4, lsl r5
   723c0:	andeq	sl, r9, ip, lsr #26
   723c4:	andeq	r7, r8, r4, lsr #10
   723c8:	andeq	r7, r8, r8, lsl r5
   723cc:	andeq	sl, r9, ip, asr #26
   723d0:	strdeq	r7, [r8], -r0
   723d4:	andeq	lr, r2, ip, asr lr
   723d8:	ldrdeq	r1, [r8], -r0
   723dc:	andeq	r7, r8, r0, asr r6
   723e0:	andeq	r7, r8, ip, lsr #10
   723e4:			; <UNDEFINED> instruction: 0x000813b0
   723e8:	andeq	r7, r8, r4, lsr r5
   723ec:	andeq	r7, r8, ip, asr r5
   723f0:	muleq	r8, r0, r5
   723f4:	andeq	r7, r8, r0, ror r5
   723f8:	andeq	r7, r8, r8, ror r5
   723fc:	andeq	r7, r8, ip, lsr #11
   72400:	ldr	r8, [r8]
   72404:	cmp	r8, #0
   72408:	beq	713c8 <fputs@plt+0x60230>
   7240c:	ldr	r4, [r8, #8]
   72410:	ldr	r3, [r4]
   72414:	ldrsh	r2, [r4, #38]	; 0x26
   72418:	str	r2, [sp, #8]
   7241c:	ldrsh	r2, [r4, #40]	; 0x28
   72420:	str	r2, [sp, #4]
   72424:	mov	r2, #0
   72428:	str	r2, [sp]
   7242c:	ldr	r2, [pc, #-172]	; 72388 <fputs@plt+0x611f0>
   72430:	mov	r1, r6
   72434:	mov	r0, r5
   72438:	bl	2b578 <fputs@plt+0x1a3e0>
   7243c:	mov	r3, r9
   72440:	mov	r2, r6
   72444:	mov	r1, sl
   72448:	mov	r0, r5
   7244c:	bl	2b55c <fputs@plt+0x1a3c4>
   72450:	ldr	r4, [r4, #8]
   72454:	cmp	r4, #0
   72458:	beq	72400 <fputs@plt+0x61268>
   7245c:	mov	r7, #2
   72460:	ldr	r3, [r4]
   72464:	ldr	r2, [r4, #8]
   72468:	ldrsh	r2, [r2]
   7246c:	str	r2, [sp, #4]
   72470:	ldrsh	r2, [r4, #48]	; 0x30
   72474:	str	r2, [sp]
   72478:	ldr	r2, [pc, #-244]	; 7238c <fputs@plt+0x611f4>
   7247c:	mov	r1, r7
   72480:	mov	r0, r5
   72484:	bl	2b578 <fputs@plt+0x1a3e0>
   72488:	mov	r3, r9
   7248c:	mov	r2, r6
   72490:	mov	r1, sl
   72494:	mov	r0, r5
   72498:	bl	2b55c <fputs@plt+0x1a3c4>
   7249c:	ldr	r4, [r4, #20]
   724a0:	cmp	r4, #0
   724a4:	bne	72460 <fputs@plt+0x612c8>
   724a8:	b	72400 <fputs@plt+0x61268>
   724ac:	ldr	r3, [sp, #40]	; 0x28
   724b0:	cmp	r3, #0
   724b4:	beq	713c8 <fputs@plt+0x60230>
   724b8:	ldr	r2, [sp, #44]	; 0x2c
   724bc:	mov	r1, r3
   724c0:	mov	r0, fp
   724c4:	bl	185c8 <fputs@plt+0x7430>
   724c8:	subs	r5, r0, #0
   724cc:	beq	713c8 <fputs@plt+0x60230>
   724d0:	mov	r3, #12
   724d4:	ldr	r2, [pc, #-332]	; 72390 <fputs@plt+0x611f8>
   724d8:	mla	r4, r3, r4, r2
   724dc:	ldr	r4, [r4, #-3404]	; 0xfffff2b4
   724e0:	cmp	r4, #0
   724e4:	ldrhne	r6, [r5, #52]	; 0x34
   724e8:	movne	r3, #6
   724ec:	ldrheq	r6, [r5, #50]	; 0x32
   724f0:	moveq	r3, #3
   724f4:	str	r3, [r8, #76]	; 0x4c
   724f8:	ldr	r7, [r5, #12]
   724fc:	mov	r1, sl
   72500:	mov	r0, r8
   72504:	bl	52a98 <fputs@plt+0x41900>
   72508:	ldr	r2, [pc, #-380]	; 72394 <fputs@plt+0x611fc>
   7250c:	ldr	r1, [r8, #76]	; 0x4c
   72510:	mov	r0, r9
   72514:	bl	2a3d4 <fputs@plt+0x1923c>
   72518:	cmp	r6, #0
   7251c:	ble	713c8 <fputs@plt+0x60230>
   72520:	ldr	sl, [sp, #60]	; 0x3c
   72524:	str	fp, [sp, #44]	; 0x2c
   72528:	b	7254c <fputs@plt+0x613b4>
   7252c:	ldr	r3, [r8, #76]	; 0x4c
   72530:	mov	r2, #1
   72534:	mov	r1, #33	; 0x21
   72538:	mov	r0, r9
   7253c:	bl	2b55c <fputs@plt+0x1a3c4>
   72540:	add	sl, sl, #1
   72544:	cmp	r6, sl
   72548:	beq	725c8 <fputs@plt+0x61430>
   7254c:	ldr	r2, [r5, #4]
   72550:	lsl	r3, sl, #1
   72554:	ldrsh	r3, [r2, r3]
   72558:	cmp	r3, #0
   7255c:	ldrge	r2, [r7, #4]
   72560:	ldrge	r2, [r2, r3, lsl #4]
   72564:	movlt	r2, #0
   72568:	str	r2, [sp, #4]
   7256c:	str	r3, [sp]
   72570:	mov	r3, sl
   72574:	ldr	r2, [pc, #-484]	; 72398 <fputs@plt+0x61200>
   72578:	mov	r1, #1
   7257c:	mov	r0, r9
   72580:	bl	2b578 <fputs@plt+0x1a3e0>
   72584:	cmp	r4, #0
   72588:	beq	7252c <fputs@plt+0x61394>
   7258c:	ldr	r3, [r5, #28]
   72590:	ldrb	r3, [r3, sl]
   72594:	ldrh	r2, [r5, #50]	; 0x32
   72598:	cmp	r2, sl
   7259c:	movle	r2, #0
   725a0:	movgt	r2, #1
   725a4:	str	r2, [sp, #4]
   725a8:	ldr	r2, [r5, #32]
   725ac:	ldr	r2, [r2, sl, lsl #2]
   725b0:	str	r2, [sp]
   725b4:	ldr	r2, [pc, #-544]	; 7239c <fputs@plt+0x61204>
   725b8:	mov	r1, #4
   725bc:	mov	r0, r9
   725c0:	bl	2b578 <fputs@plt+0x1a3e0>
   725c4:	b	7252c <fputs@plt+0x61394>
   725c8:	ldr	fp, [sp, #44]	; 0x2c
   725cc:	b	713c8 <fputs@plt+0x60230>
   725d0:	ldr	r3, [sp, #40]	; 0x28
   725d4:	cmp	r3, #0
   725d8:	beq	713c8 <fputs@plt+0x60230>
   725dc:	ldr	r2, [sp, #44]	; 0x2c
   725e0:	mov	r1, r3
   725e4:	mov	r0, fp
   725e8:	bl	18534 <fputs@plt+0x739c>
   725ec:	subs	r5, r0, #0
   725f0:	beq	713c8 <fputs@plt+0x60230>
   725f4:	mov	r0, r8
   725f8:	bl	2afc0 <fputs@plt+0x19e28>
   725fc:	mov	r6, r0
   72600:	str	r0, [sp, #44]	; 0x2c
   72604:	mov	r4, #5
   72608:	str	r4, [r8, #76]	; 0x4c
   7260c:	mov	r1, sl
   72610:	mov	r0, r8
   72614:	bl	52a98 <fputs@plt+0x41900>
   72618:	ldr	r2, [pc, #-640]	; 723a0 <fputs@plt+0x61208>
   7261c:	mov	r1, r4
   72620:	mov	r0, r6
   72624:	bl	2a3d4 <fputs@plt+0x1923c>
   72628:	ldr	r4, [r5, #8]
   7262c:	cmp	r4, #0
   72630:	beq	713c8 <fputs@plt+0x60230>
   72634:	add	r7, sp, #112	; 0x70
   72638:	ldr	r5, [pc, #-668]	; 723a4 <fputs@plt+0x6120c>
   7263c:	ldr	r9, [pc, #-668]	; 723a8 <fputs@plt+0x61210>
   72640:	mov	r8, #1
   72644:	mov	r6, #5
   72648:	mov	sl, #33	; 0x21
   7264c:	str	fp, [sp, #48]	; 0x30
   72650:	ldr	fp, [sp, #60]	; 0x3c
   72654:	ldm	r5, {r0, r1, r2}
   72658:	stm	r7, {r0, r1, r2}
   7265c:	ldr	r3, [r4, #36]	; 0x24
   72660:	adds	r3, r3, #0
   72664:	movne	r3, #1
   72668:	str	r3, [sp, #12]
   7266c:	ldrb	r3, [r4, #55]	; 0x37
   72670:	and	r3, r3, #3
   72674:	add	r2, sp, #144	; 0x90
   72678:	add	r3, r2, r3, lsl #2
   7267c:	ldr	r3, [r3, #-32]	; 0xffffffe0
   72680:	str	r3, [sp, #8]
   72684:	ldrb	r3, [r4, #54]	; 0x36
   72688:	adds	r3, r3, #0
   7268c:	movne	r3, #1
   72690:	str	r3, [sp, #4]
   72694:	ldr	r3, [r4]
   72698:	str	r3, [sp]
   7269c:	mov	r3, fp
   726a0:	mov	r2, r9
   726a4:	mov	r1, r8
   726a8:	ldr	r0, [sp, #44]	; 0x2c
   726ac:	bl	2b578 <fputs@plt+0x1a3e0>
   726b0:	mov	r3, r6
   726b4:	mov	r2, r8
   726b8:	mov	r1, sl
   726bc:	ldr	r0, [sp, #44]	; 0x2c
   726c0:	bl	2b55c <fputs@plt+0x1a3c4>
   726c4:	ldr	r4, [r4, #20]
   726c8:	add	fp, fp, #1
   726cc:	cmp	r4, #0
   726d0:	bne	72654 <fputs@plt+0x614bc>
   726d4:	ldr	fp, [sp, #48]	; 0x30
   726d8:	b	713c8 <fputs@plt+0x60230>
   726dc:	mov	r1, #3
   726e0:	str	r1, [r8, #76]	; 0x4c
   726e4:	ldr	r2, [pc, #-832]	; 723ac <fputs@plt+0x61214>
   726e8:	mov	r0, r9
   726ec:	bl	2a3d4 <fputs@plt+0x1923c>
   726f0:	ldr	r3, [fp, #20]
   726f4:	cmp	r3, #0
   726f8:	ble	713c8 <fputs@plt+0x60230>
   726fc:	ldr	r6, [pc, #-852]	; 723b0 <fputs@plt+0x61218>
   72700:	mov	r4, #1
   72704:	mov	r5, #3
   72708:	mov	r7, #33	; 0x21
   7270c:	ldr	r8, [pc, #-864]	; 723b4 <fputs@plt+0x6121c>
   72710:	ldr	sl, [sp, #60]	; 0x3c
   72714:	b	72774 <fputs@plt+0x615dc>
   72718:	ldr	r2, [r2, sl, lsl #4]
   7271c:	ldr	r3, [r3, #4]
   72720:	ldr	r3, [r3]
   72724:	ldrb	r1, [r3, #16]
   72728:	cmp	r1, #0
   7272c:	ldreq	r3, [r3, #176]	; 0xb0
   72730:	movne	r3, r8
   72734:	str	r3, [sp, #4]
   72738:	str	r2, [sp]
   7273c:	mov	r3, sl
   72740:	mov	r2, r6
   72744:	mov	r1, r4
   72748:	mov	r0, r9
   7274c:	bl	2b578 <fputs@plt+0x1a3e0>
   72750:	mov	r3, r5
   72754:	mov	r2, r4
   72758:	mov	r1, r7
   7275c:	mov	r0, r9
   72760:	bl	2b55c <fputs@plt+0x1a3c4>
   72764:	add	sl, sl, #1
   72768:	ldr	r3, [fp, #20]
   7276c:	cmp	r3, sl
   72770:	ble	713c8 <fputs@plt+0x60230>
   72774:	ldr	r2, [fp, #16]
   72778:	add	r3, r2, sl, lsl #4
   7277c:	ldr	r3, [r3, #4]
   72780:	cmp	r3, #0
   72784:	bne	72718 <fputs@plt+0x61580>
   72788:	b	72764 <fputs@plt+0x615cc>
   7278c:	mov	r1, #2
   72790:	str	r1, [r8, #76]	; 0x4c
   72794:	ldr	r2, [pc, #-996]	; 723b8 <fputs@plt+0x61220>
   72798:	mov	r0, r9
   7279c:	bl	2a3d4 <fputs@plt+0x1923c>
   727a0:	ldr	r4, [fp, #372]	; 0x174
   727a4:	cmp	r4, #0
   727a8:	beq	713c8 <fputs@plt+0x60230>
   727ac:	ldr	r7, [pc, #-1016]	; 723bc <fputs@plt+0x61224>
   727b0:	mov	r5, #1
   727b4:	mov	r8, #2
   727b8:	mov	sl, #33	; 0x21
   727bc:	ldr	r3, [sp, #60]	; 0x3c
   727c0:	add	r6, r3, #1
   727c4:	ldr	r2, [r4, #8]
   727c8:	ldr	r2, [r2]
   727cc:	str	r2, [sp]
   727d0:	mov	r2, r7
   727d4:	mov	r1, r5
   727d8:	mov	r0, r9
   727dc:	bl	2b578 <fputs@plt+0x1a3e0>
   727e0:	mov	r3, r8
   727e4:	mov	r2, r5
   727e8:	mov	r1, sl
   727ec:	mov	r0, r9
   727f0:	bl	2b55c <fputs@plt+0x1a3c4>
   727f4:	ldr	r4, [r4]
   727f8:	mov	r3, r6
   727fc:	cmp	r4, #0
   72800:	bne	727c0 <fputs@plt+0x61628>
   72804:	b	713c8 <fputs@plt+0x60230>
   72808:	ldr	r3, [sp, #40]	; 0x28
   7280c:	cmp	r3, #0
   72810:	beq	713c8 <fputs@plt+0x60230>
   72814:	ldr	r2, [sp, #44]	; 0x2c
   72818:	mov	r1, r3
   7281c:	mov	r0, fp
   72820:	bl	18534 <fputs@plt+0x739c>
   72824:	subs	r6, r0, #0
   72828:	beq	713c8 <fputs@plt+0x60230>
   7282c:	mov	r0, r8
   72830:	bl	2afc0 <fputs@plt+0x19e28>
   72834:	mov	r7, r0
   72838:	ldr	r4, [r6, #16]
   7283c:	cmp	r4, #0
   72840:	beq	713c8 <fputs@plt+0x60230>
   72844:	mov	r5, #8
   72848:	str	r5, [r8, #76]	; 0x4c
   7284c:	mov	r1, sl
   72850:	mov	r0, r8
   72854:	bl	52a98 <fputs@plt+0x41900>
   72858:	ldr	r2, [pc, #-1184]	; 723c0 <fputs@plt+0x61228>
   7285c:	mov	r1, r5
   72860:	mov	r0, r7
   72864:	bl	2a3d4 <fputs@plt+0x1923c>
   72868:	ldr	sl, [sp, #60]	; 0x3c
   7286c:	ldr	r9, [pc, #-1200]	; 723c4 <fputs@plt+0x6122c>
   72870:	str	fp, [sp, #44]	; 0x2c
   72874:	mov	fp, r7
   72878:	b	7290c <fputs@plt+0x61774>
   7287c:	ldrb	r0, [r4, #26]
   72880:	bl	195a8 <fputs@plt+0x8410>
   72884:	mov	r8, r0
   72888:	ldrb	r0, [r4, #25]
   7288c:	bl	195a8 <fputs@plt+0x8410>
   72890:	str	r9, [sp, #24]
   72894:	str	r0, [sp, #20]
   72898:	str	r8, [sp, #16]
   7289c:	ldr	r3, [r7, #40]	; 0x28
   728a0:	str	r3, [sp, #12]
   728a4:	ldr	r2, [r7, #36]	; 0x24
   728a8:	ldr	r3, [r6, #4]
   728ac:	ldr	r3, [r3, r2, lsl #4]
   728b0:	str	r3, [sp, #8]
   728b4:	ldr	r3, [r4, #8]
   728b8:	str	r3, [sp, #4]
   728bc:	str	r5, [sp]
   728c0:	mov	r3, sl
   728c4:	ldr	r2, [pc, #-1284]	; 723c8 <fputs@plt+0x61230>
   728c8:	mov	r1, #1
   728cc:	mov	r0, fp
   728d0:	bl	2b578 <fputs@plt+0x1a3e0>
   728d4:	mov	r3, #8
   728d8:	mov	r2, #1
   728dc:	mov	r1, #33	; 0x21
   728e0:	mov	r0, fp
   728e4:	bl	2b55c <fputs@plt+0x1a3c4>
   728e8:	add	r5, r5, #1
   728ec:	add	r7, r7, #8
   728f0:	ldr	r3, [r4, #20]
   728f4:	cmp	r3, r5
   728f8:	bgt	7287c <fputs@plt+0x616e4>
   728fc:	add	sl, sl, #1
   72900:	ldr	r4, [r4, #4]
   72904:	cmp	r4, #0
   72908:	beq	73cb8 <fputs@plt+0x62b20>
   7290c:	ldr	r3, [r4, #20]
   72910:	cmp	r3, #0
   72914:	ble	728fc <fputs@plt+0x61764>
   72918:	mov	r7, r4
   7291c:	ldr	r5, [sp, #60]	; 0x3c
   72920:	b	7287c <fputs@plt+0x616e4>
   72924:	ldr	r3, [r8, #76]	; 0x4c
   72928:	str	r3, [sp, #68]	; 0x44
   7292c:	add	r2, r3, #1
   72930:	str	r2, [sp, #72]	; 0x48
   72934:	add	r2, r3, #5
   72938:	str	r2, [sp, #80]	; 0x50
   7293c:	add	r3, r3, #6
   72940:	str	r3, [sp, #76]	; 0x4c
   72944:	str	r3, [r8, #76]	; 0x4c
   72948:	mov	r0, r8
   7294c:	bl	2afc0 <fputs@plt+0x19e28>
   72950:	mov	r9, r0
   72954:	ldr	r2, [pc, #-1424]	; 723cc <fputs@plt+0x61234>
   72958:	mov	r1, #4
   7295c:	bl	2a3d4 <fputs@plt+0x1923c>
   72960:	mov	r1, sl
   72964:	mov	r0, r8
   72968:	bl	52a98 <fputs@plt+0x41900>
   7296c:	ldr	r3, [fp, #16]
   72970:	add	r7, r3, r7
   72974:	ldr	r3, [r7, #12]
   72978:	ldr	r3, [r3, #16]
   7297c:	str	r3, [sp, #84]	; 0x54
   72980:	cmp	r3, #0
   72984:	beq	713c8 <fputs@plt+0x60230>
   72988:	str	sl, [sp, #88]	; 0x58
   7298c:	str	fp, [sp, #56]	; 0x38
   72990:	str	r8, [sp, #64]	; 0x40
   72994:	b	72d5c <fputs@plt+0x61bc4>
   72998:	ldr	fp, [sp, #56]	; 0x38
   7299c:	b	713c8 <fputs@plt+0x60230>
   729a0:	ldr	r3, [sp, #84]	; 0x54
   729a4:	ldr	fp, [r3, #8]
   729a8:	ldr	r3, [r3]
   729ac:	str	r3, [sp, #84]	; 0x54
   729b0:	cmp	fp, #0
   729b4:	beq	72d50 <fputs@plt+0x61bb8>
   729b8:	ldr	r3, [fp, #16]
   729bc:	cmp	r3, #0
   729c0:	beq	72d50 <fputs@plt+0x61bb8>
   729c4:	b	72d94 <fputs@plt+0x61bfc>
   729c8:	mov	r3, #54	; 0x36
   729cc:	str	r3, [sp]
   729d0:	mov	r3, r5
   729d4:	mov	r2, r8
   729d8:	mov	r1, r6
   729dc:	mov	r0, r7
   729e0:	bl	37c7c <fputs@plt+0x26ae4>
   729e4:	add	r6, r6, #1
   729e8:	ldr	r4, [r4, #4]
   729ec:	cmp	r4, #0
   729f0:	beq	72a98 <fputs@plt+0x61900>
   729f4:	ldr	r2, [sp, #44]	; 0x2c
   729f8:	ldr	r1, [r4, #8]
   729fc:	ldr	r0, [sp, #56]	; 0x38
   72a00:	bl	18534 <fputs@plt+0x739c>
   72a04:	subs	r5, r0, #0
   72a08:	beq	729e4 <fputs@plt+0x6184c>
   72a0c:	mov	r3, #0
   72a10:	str	r3, [sp, #108]	; 0x6c
   72a14:	ldr	r2, [r5, #28]
   72a18:	ldr	r3, [r5]
   72a1c:	str	r3, [sp]
   72a20:	mov	r3, #0
   72a24:	mov	r1, r8
   72a28:	mov	r0, r7
   72a2c:	bl	2ad2c <fputs@plt+0x19b94>
   72a30:	mov	r3, #0
   72a34:	str	r3, [sp]
   72a38:	add	r3, sp, #108	; 0x6c
   72a3c:	mov	r2, r4
   72a40:	mov	r1, r5
   72a44:	mov	r0, r7
   72a48:	bl	3757c <fputs@plt+0x263e4>
   72a4c:	cmp	r0, #0
   72a50:	bne	72a88 <fputs@plt+0x618f0>
   72a54:	ldr	r3, [sp, #108]	; 0x6c
   72a58:	cmp	r3, #0
   72a5c:	beq	729c8 <fputs@plt+0x61830>
   72a60:	ldr	r3, [r3, #44]	; 0x2c
   72a64:	str	r8, [sp]
   72a68:	mov	r2, r6
   72a6c:	mov	r1, #54	; 0x36
   72a70:	mov	r0, r9
   72a74:	bl	2af28 <fputs@plt+0x19d90>
   72a78:	ldr	r1, [sp, #108]	; 0x6c
   72a7c:	mov	r0, r7
   72a80:	bl	37c58 <fputs@plt+0x26ac0>
   72a84:	b	729e4 <fputs@plt+0x6184c>
   72a88:	cmp	r4, #0
   72a8c:	bne	73cc0 <fputs@plt+0x62b28>
   72a90:	mov	r3, #0
   72a94:	str	r3, [sp, #84]	; 0x54
   72a98:	ldr	r2, [sp, #64]	; 0x40
   72a9c:	ldr	r3, [r2, #72]	; 0x48
   72aa0:	cmp	r3, r6
   72aa4:	movlt	r3, r2
   72aa8:	strlt	r6, [r3, #72]	; 0x48
   72aac:	mov	r2, #0
   72ab0:	mov	r1, #108	; 0x6c
   72ab4:	mov	r0, r9
   72ab8:	bl	2b4f0 <fputs@plt+0x1a358>
   72abc:	str	r0, [sp, #92]	; 0x5c
   72ac0:	ldr	r7, [fp, #16]
   72ac4:	cmp	r7, #0
   72ac8:	beq	72d2c <fputs@plt+0x61b94>
   72acc:	mov	r8, #1
   72ad0:	ldr	r3, [sp, #68]	; 0x44
   72ad4:	add	sl, r3, #6
   72ad8:	str	fp, [sp, #52]	; 0x34
   72adc:	b	72c64 <fputs@plt+0x61acc>
   72ae0:	ldr	r4, [r7, #36]	; 0x24
   72ae4:	ldr	r6, [sp, #52]	; 0x34
   72ae8:	ldrsh	r3, [r6, #32]
   72aec:	cmp	r4, r3
   72af0:	beq	72b8c <fputs@plt+0x619f4>
   72af4:	ldr	r5, [sp, #76]	; 0x4c
   72af8:	str	r5, [sp]
   72afc:	mov	r3, r4
   72b00:	mov	r2, #0
   72b04:	mov	r1, #47	; 0x2f
   72b08:	mov	r0, r9
   72b0c:	bl	2af28 <fputs@plt+0x19d90>
   72b10:	mov	r3, r5
   72b14:	mov	r2, r4
   72b18:	mov	r1, r6
   72b1c:	mov	r0, r9
   72b20:	bl	3debc <fputs@plt+0x2cd24>
   72b24:	ldr	r3, [sp, #48]	; 0x30
   72b28:	mov	r2, r5
   72b2c:	mov	r1, #76	; 0x4c
   72b30:	mov	r0, r9
   72b34:	bl	2b55c <fputs@plt+0x1a3c4>
   72b38:	ldr	r3, [r9, #32]
   72b3c:	add	r3, r3, #3
   72b40:	mov	r2, r5
   72b44:	mov	r1, #38	; 0x26
   72b48:	mov	r0, r9
   72b4c:	bl	2b55c <fputs@plt+0x1a3c4>
   72b50:	ldr	r3, [sp, #76]	; 0x4c
   72b54:	str	r3, [sp]
   72b58:	mov	r3, #0
   72b5c:	mov	r2, r8
   72b60:	mov	r1, #70	; 0x46
   72b64:	mov	r0, r9
   72b68:	bl	2af28 <fputs@plt+0x19d90>
   72b6c:	ldr	r1, [sp, #48]	; 0x30
   72b70:	mov	r0, r9
   72b74:	bl	2b758 <fputs@plt+0x1a5c0>
   72b78:	ldr	r1, [r9, #32]
   72b7c:	sub	r1, r1, #2
   72b80:	mov	r0, r9
   72b84:	bl	171a8 <fputs@plt+0x6010>
   72b88:	b	72bf4 <fputs@plt+0x61a5c>
   72b8c:	ldr	r3, [sp, #76]	; 0x4c
   72b90:	mov	r2, #0
   72b94:	mov	r1, #103	; 0x67
   72b98:	mov	r0, r9
   72b9c:	bl	2b55c <fputs@plt+0x1a3c4>
   72ba0:	b	72b50 <fputs@plt+0x619b8>
   72ba4:	ldr	r1, [sp, #108]	; 0x6c
   72ba8:	ldr	r0, [sp, #56]	; 0x38
   72bac:	bl	193a8 <fputs@plt+0x8210>
   72bb0:	ldr	r3, [r7, #20]
   72bb4:	str	r3, [sp, #8]
   72bb8:	str	r0, [sp, #4]
   72bbc:	ldr	r4, [sp, #80]	; 0x50
   72bc0:	str	r4, [sp]
   72bc4:	ldr	r2, [sp, #76]	; 0x4c
   72bc8:	mov	r1, #49	; 0x31
   72bcc:	mov	r0, r9
   72bd0:	bl	2b058 <fputs@plt+0x19ec0>
   72bd4:	mov	r3, #0
   72bd8:	str	r3, [sp, #4]
   72bdc:	str	r4, [sp]
   72be0:	ldr	r3, [sp, #48]	; 0x30
   72be4:	mov	r2, r8
   72be8:	mov	r1, #69	; 0x45
   72bec:	mov	r0, r9
   72bf0:	bl	2b01c <fputs@plt+0x19e84>
   72bf4:	ldr	r4, [sp, #68]	; 0x44
   72bf8:	add	r3, r4, #2
   72bfc:	mov	r2, #0
   72c00:	mov	r1, #103	; 0x67
   72c04:	mov	r0, r9
   72c08:	bl	2b55c <fputs@plt+0x1a3c4>
   72c0c:	ldr	r3, [r7, #8]
   72c10:	sub	r2, r8, #1
   72c14:	str	r2, [sp]
   72c18:	ldr	r2, [pc, #-2128]	; 723d0 <fputs@plt+0x61238>
   72c1c:	add	r1, r4, #3
   72c20:	mov	r0, r9
   72c24:	bl	2b578 <fputs@plt+0x1a3e0>
   72c28:	mov	r3, #4
   72c2c:	ldr	r2, [sp, #72]	; 0x48
   72c30:	mov	r1, #33	; 0x21
   72c34:	mov	r0, r9
   72c38:	bl	2b55c <fputs@plt+0x1a3c4>
   72c3c:	ldr	r1, [sp, #48]	; 0x30
   72c40:	mov	r0, r9
   72c44:	bl	1712c <fputs@plt+0x5f94>
   72c48:	ldr	r1, [sp, #112]	; 0x70
   72c4c:	ldr	r0, [sp, #56]	; 0x38
   72c50:	bl	1fc00 <fputs@plt+0xea68>
   72c54:	add	r8, r8, #1
   72c58:	ldr	r7, [r7, #4]
   72c5c:	cmp	r7, #0
   72c60:	beq	72d2c <fputs@plt+0x61b94>
   72c64:	ldr	r2, [sp, #44]	; 0x2c
   72c68:	ldr	r1, [r7, #8]
   72c6c:	ldr	r0, [sp, #56]	; 0x38
   72c70:	bl	18534 <fputs@plt+0x739c>
   72c74:	mov	r3, #0
   72c78:	str	r3, [sp, #108]	; 0x6c
   72c7c:	str	r3, [sp, #112]	; 0x70
   72c80:	subs	fp, r0, #0
   72c84:	beq	73d7c <fputs@plt+0x62be4>
   72c88:	add	r3, sp, #112	; 0x70
   72c8c:	str	r3, [sp]
   72c90:	add	r3, sp, #108	; 0x6c
   72c94:	mov	r2, r7
   72c98:	mov	r1, fp
   72c9c:	ldr	r0, [sp, #64]	; 0x40
   72ca0:	bl	3757c <fputs@plt+0x263e4>
   72ca4:	mov	r0, r9
   72ca8:	bl	2ae08 <fputs@plt+0x19c70>
   72cac:	str	r0, [sp, #48]	; 0x30
   72cb0:	ldr	r3, [sp, #108]	; 0x6c
   72cb4:	cmp	r3, #0
   72cb8:	beq	72ae0 <fputs@plt+0x61948>
   72cbc:	ldr	r3, [r7, #20]
   72cc0:	cmp	r3, #0
   72cc4:	ble	72ba4 <fputs@plt+0x61a0c>
   72cc8:	mov	r6, r7
   72ccc:	ldr	r4, [sp, #60]	; 0x3c
   72cd0:	ldr	r3, [sp, #112]	; 0x70
   72cd4:	cmp	r3, #0
   72cd8:	ldrne	r3, [r3, r4, lsl #2]
   72cdc:	ldreq	r3, [r6, #36]	; 0x24
   72ce0:	add	r5, sl, r4
   72ce4:	str	r5, [sp]
   72ce8:	mov	r2, #0
   72cec:	ldr	r1, [sp, #52]	; 0x34
   72cf0:	mov	r0, r9
   72cf4:	bl	3df5c <fputs@plt+0x2cdc4>
   72cf8:	ldr	r3, [sp, #48]	; 0x30
   72cfc:	mov	r2, r5
   72d00:	mov	r1, #76	; 0x4c
   72d04:	mov	r0, r9
   72d08:	bl	2b55c <fputs@plt+0x1a3c4>
   72d0c:	add	r4, r4, #1
   72d10:	add	r6, r6, #8
   72d14:	ldr	r3, [r7, #20]
   72d18:	cmp	r3, r4
   72d1c:	bgt	72cd0 <fputs@plt+0x61b38>
   72d20:	cmp	fp, #0
   72d24:	bne	72ba4 <fputs@plt+0x61a0c>
   72d28:	b	72bf4 <fputs@plt+0x61a5c>
   72d2c:	ldr	r4, [sp, #92]	; 0x5c
   72d30:	add	r3, r4, #1
   72d34:	mov	r2, #0
   72d38:	mov	r1, #7
   72d3c:	mov	r0, r9
   72d40:	bl	2b55c <fputs@plt+0x1a3c4>
   72d44:	mov	r1, r4
   72d48:	mov	r0, r9
   72d4c:	bl	171a8 <fputs@plt+0x6010>
   72d50:	ldr	r3, [sp, #84]	; 0x54
   72d54:	cmp	r3, #0
   72d58:	beq	72e18 <fputs@plt+0x61c80>
   72d5c:	ldr	r2, [sp, #40]	; 0x28
   72d60:	cmp	r2, #0
   72d64:	beq	729a0 <fputs@plt+0x61808>
   72d68:	ldr	r3, [sp, #44]	; 0x2c
   72d6c:	mov	r1, #0
   72d70:	ldr	r0, [sp, #64]	; 0x40
   72d74:	bl	69a10 <fputs@plt+0x58878>
   72d78:	subs	fp, r0, #0
   72d7c:	beq	72998 <fputs@plt+0x61800>
   72d80:	ldr	r3, [fp, #16]
   72d84:	cmp	r3, #0
   72d88:	beq	73cc8 <fputs@plt+0x62b30>
   72d8c:	mov	r3, #0
   72d90:	str	r3, [sp, #84]	; 0x54
   72d94:	ldr	r2, [fp, #28]
   72d98:	ldr	r3, [fp]
   72d9c:	str	r3, [sp]
   72da0:	mov	r3, #0
   72da4:	ldr	r1, [sp, #88]	; 0x58
   72da8:	ldr	r4, [sp, #64]	; 0x40
   72dac:	mov	r0, r4
   72db0:	bl	2ad2c <fputs@plt+0x19b94>
   72db4:	ldrsh	r3, [fp, #34]	; 0x22
   72db8:	ldr	r2, [sp, #76]	; 0x4c
   72dbc:	add	r3, r3, r2
   72dc0:	ldr	r2, [r4, #76]	; 0x4c
   72dc4:	cmp	r3, r2
   72dc8:	movgt	r2, r4
   72dcc:	strgt	r3, [r2, #76]	; 0x4c
   72dd0:	mov	r3, #54	; 0x36
   72dd4:	str	r3, [sp]
   72dd8:	mov	r3, fp
   72ddc:	ldr	r8, [sp, #88]	; 0x58
   72de0:	mov	r2, r8
   72de4:	mov	r1, #0
   72de8:	ldr	r7, [sp, #64]	; 0x40
   72dec:	mov	r0, r7
   72df0:	bl	37c7c <fputs@plt+0x26ae4>
   72df4:	ldr	r2, [fp]
   72df8:	ldr	r1, [sp, #72]	; 0x48
   72dfc:	mov	r0, r9
   72e00:	bl	2b094 <fputs@plt+0x19efc>
   72e04:	ldr	r4, [fp, #16]
   72e08:	cmp	r4, #0
   72e0c:	beq	73d74 <fputs@plt+0x62bdc>
   72e10:	mov	r6, #1
   72e14:	b	729f4 <fputs@plt+0x6185c>
   72e18:	ldr	fp, [sp, #56]	; 0x38
   72e1c:	b	713c8 <fputs@plt+0x60230>
   72e20:	ldr	r3, [sp, #40]	; 0x28
   72e24:	cmp	r3, #0
   72e28:	beq	713c8 <fputs@plt+0x60230>
   72e2c:	mov	r1, #0
   72e30:	mov	r0, r3
   72e34:	bl	27378 <fputs@plt+0x161e0>
   72e38:	cmp	r0, #0
   72e3c:	bne	73d98 <fputs@plt+0x62c00>
   72e40:	ldr	r7, [pc, #-2664]	; 723e0 <fputs@plt+0x61248>
   72e44:	mov	r4, #0
   72e48:	str	r4, [sp, #16]
   72e4c:	str	r4, [sp, #12]
   72e50:	str	r4, [sp, #8]
   72e54:	ldr	r6, [pc, #-2696]	; 723d4 <fputs@plt+0x6123c>
   72e58:	str	r6, [sp, #4]
   72e5c:	ldr	r5, [pc, #-2700]	; 723d8 <fputs@plt+0x61240>
   72e60:	add	r8, r5, #8
   72e64:	str	r8, [sp]
   72e68:	mov	r3, #1
   72e6c:	mov	r2, #2
   72e70:	mov	r1, r7
   72e74:	mov	r0, fp
   72e78:	bl	352b4 <fputs@plt+0x2411c>
   72e7c:	str	r4, [sp, #16]
   72e80:	str	r4, [sp, #12]
   72e84:	str	r4, [sp, #8]
   72e88:	str	r6, [sp, #4]
   72e8c:	str	r8, [sp]
   72e90:	mov	r3, #1
   72e94:	mov	r2, #3
   72e98:	mov	r1, r7
   72e9c:	mov	r0, fp
   72ea0:	bl	352b4 <fputs@plt+0x2411c>
   72ea4:	ldr	r7, [pc, #-2768]	; 723dc <fputs@plt+0x61244>
   72ea8:	str	r4, [sp, #16]
   72eac:	str	r4, [sp, #12]
   72eb0:	str	r4, [sp, #8]
   72eb4:	str	r6, [sp, #4]
   72eb8:	add	r5, r5, #4
   72ebc:	str	r5, [sp]
   72ec0:	mov	r3, #1
   72ec4:	mov	r2, #2
   72ec8:	mov	r1, r7
   72ecc:	mov	r0, fp
   72ed0:	bl	352b4 <fputs@plt+0x2411c>
   72ed4:	mov	r2, #12
   72ed8:	mov	r1, r7
   72edc:	mov	r0, fp
   72ee0:	bl	24fa0 <fputs@plt+0x13e08>
   72ee4:	mov	r2, #4
   72ee8:	ldr	r1, [pc, #-2832]	; 723e0 <fputs@plt+0x61248>
   72eec:	mov	r0, fp
   72ef0:	bl	24fa0 <fputs@plt+0x13e08>
   72ef4:	b	713c8 <fputs@plt+0x60230>
   72ef8:	ldr	r3, [sp, #36]	; 0x24
   72efc:	ldrb	r2, [r3]
   72f00:	ldr	r3, [pc, #-2852]	; 723e4 <fputs@plt+0x6124c>
   72f04:	add	r3, r3, r2
   72f08:	ldrb	r3, [r3, #64]	; 0x40
   72f0c:	str	r3, [sp, #88]	; 0x58
   72f10:	ldr	r3, [r5]
   72f14:	cmp	r3, #0
   72f18:	mvneq	sl, #0
   72f1c:	mov	r3, #6
   72f20:	str	r3, [r8, #76]	; 0x4c
   72f24:	add	r2, sp, #144	; 0x90
   72f28:	ldr	r3, [pc, #-2888]	; 723e8 <fputs@plt+0x61250>
   72f2c:	str	r3, [r2, #-36]!	; 0xffffffdc
   72f30:	mov	r1, #1
   72f34:	mov	r0, r9
   72f38:	bl	2a3d4 <fputs@plt+0x1923c>
   72f3c:	mov	r3, #100	; 0x64
   72f40:	str	r3, [sp, #96]	; 0x60
   72f44:	ldr	r3, [sp, #40]	; 0x28
   72f48:	cmp	r3, #0
   72f4c:	beq	72f6c <fputs@plt+0x61dd4>
   72f50:	add	r1, sp, #96	; 0x60
   72f54:	mov	r0, r3
   72f58:	bl	14ec0 <fputs@plt+0x3d28>
   72f5c:	ldr	r3, [sp, #96]	; 0x60
   72f60:	cmp	r3, #0
   72f64:	movle	r3, #100	; 0x64
   72f68:	strle	r3, [sp, #96]	; 0x60
   72f6c:	mov	r3, #1
   72f70:	ldr	r2, [sp, #96]	; 0x60
   72f74:	mov	r1, #22
   72f78:	mov	r0, r9
   72f7c:	bl	2b55c <fputs@plt+0x1a3c4>
   72f80:	ldr	r3, [fp, #20]
   72f84:	cmp	r3, #0
   72f88:	ble	738a0 <fputs@plt+0x62708>
   72f8c:	ldr	r3, [sp, #60]	; 0x3c
   72f90:	str	r3, [sp, #76]	; 0x4c
   72f94:	str	sl, [sp, #84]	; 0x54
   72f98:	str	fp, [sp, #68]	; 0x44
   72f9c:	mov	fp, r9
   72fa0:	str	r8, [sp, #48]	; 0x30
   72fa4:	b	73634 <fputs@plt+0x6249c>
   72fa8:	ldr	r1, [sp, #60]	; 0x3c
   72fac:	mov	r3, r0
   72fb0:	b	736f4 <fputs@plt+0x6255c>
   72fb4:	ldr	r3, [sp, #60]	; 0x3c
   72fb8:	mov	r4, r3
   72fbc:	b	73708 <fputs@plt+0x62570>
   72fc0:	ldr	r3, [sp, #60]	; 0x3c
   72fc4:	b	73780 <fputs@plt+0x625e8>
   72fc8:	mov	r0, r6
   72fcc:	bl	186b8 <fputs@plt+0x7520>
   72fd0:	mov	sl, r0
   72fd4:	b	73504 <fputs@plt+0x6236c>
   72fd8:	add	r4, r4, #1
   72fdc:	ldrsh	r3, [r6, #34]	; 0x22
   72fe0:	cmp	r3, r4
   72fe4:	ble	730dc <fputs@plt+0x61f44>
   72fe8:	ldrsh	r3, [r6, #32]
   72fec:	cmp	r3, r4
   72ff0:	beq	72fd8 <fputs@plt+0x61e40>
   72ff4:	ldr	r3, [r6, #4]
   72ff8:	add	r3, r3, r4, lsl #4
   72ffc:	ldrb	r3, [r3, #12]
   73000:	cmp	r3, #0
   73004:	beq	72fd8 <fputs@plt+0x61e40>
   73008:	str	r5, [sp]
   7300c:	mov	r3, r4
   73010:	ldr	r2, [sp, #100]	; 0x64
   73014:	mov	r1, r6
   73018:	mov	r0, fp
   7301c:	bl	3df5c <fputs@plt+0x2cdc4>
   73020:	mov	r1, r8
   73024:	mov	r0, fp
   73028:	bl	17154 <fputs@plt+0x5fbc>
   7302c:	mov	r2, r5
   73030:	mov	r1, r9
   73034:	mov	r0, fp
   73038:	bl	2b4f0 <fputs@plt+0x1a358>
   7303c:	str	r0, [sp, #44]	; 0x2c
   73040:	mov	r3, r7
   73044:	mov	r2, #1
   73048:	mov	r1, #37	; 0x25
   7304c:	mov	r0, fp
   73050:	bl	2b55c <fputs@plt+0x1a3c4>
   73054:	ldr	r3, [r6, #4]
   73058:	ldr	r3, [r3, r4, lsl #4]
   7305c:	ldr	r2, [r6]
   73060:	ldr	r1, [pc, #-3196]	; 723ec <fputs@plt+0x61254>
   73064:	ldr	r0, [sp, #68]	; 0x44
   73068:	bl	3db1c <fputs@plt+0x2c984>
   7306c:	str	r7, [sp, #8]
   73070:	str	r0, [sp, #4]
   73074:	mov	r2, #0
   73078:	str	r2, [sp]
   7307c:	mov	r3, r5
   73080:	mov	r1, #97	; 0x61
   73084:	mov	r0, fp
   73088:	bl	2b058 <fputs@plt+0x19ec0>
   7308c:	mov	r3, #1
   73090:	mov	r2, r5
   73094:	mov	r1, #33	; 0x21
   73098:	mov	r0, fp
   7309c:	bl	2b55c <fputs@plt+0x1a3c4>
   730a0:	mov	r2, #1
   730a4:	mov	r1, #138	; 0x8a
   730a8:	mov	r0, fp
   730ac:	bl	2b4f0 <fputs@plt+0x1a358>
   730b0:	str	r0, [sp, #52]	; 0x34
   730b4:	mov	r1, #21
   730b8:	mov	r0, fp
   730bc:	bl	2afa0 <fputs@plt+0x19e08>
   730c0:	ldr	r1, [sp, #44]	; 0x2c
   730c4:	mov	r0, fp
   730c8:	bl	171a8 <fputs@plt+0x6010>
   730cc:	ldr	r1, [sp, #52]	; 0x34
   730d0:	mov	r0, fp
   730d4:	bl	171a8 <fputs@plt+0x6010>
   730d8:	b	72fd8 <fputs@plt+0x61e40>
   730dc:	ldr	r4, [r6, #8]
   730e0:	cmp	r4, #0
   730e4:	beq	7338c <fputs@plt+0x621f4>
   730e8:	ldr	r7, [sp, #60]	; 0x3c
   730ec:	mvn	r9, #0
   730f0:	mov	r8, #0
   730f4:	b	7320c <fputs@plt+0x62074>
   730f8:	ldr	r3, [sp, #44]	; 0x2c
   730fc:	add	r2, r9, r2
   73100:	mov	r1, r8
   73104:	mov	r0, fp
   73108:	bl	2b55c <fputs@plt+0x1a3c4>
   7310c:	add	r5, r5, #1
   73110:	ldrh	r3, [r4, #50]	; 0x32
   73114:	cmp	r3, r5
   73118:	ble	7314c <fputs@plt+0x61fb4>
   7311c:	mov	r2, r5
   73120:	ldr	r1, [r4, #4]
   73124:	lsl	r3, r5, #1
   73128:	ldrsh	r1, [r1, r3]
   7312c:	cmp	r1, #0
   73130:	blt	730f8 <fputs@plt+0x61f60>
   73134:	ldr	r3, [r6, #4]
   73138:	add	r3, r3, r1, lsl #4
   7313c:	ldrb	r3, [r3, #12]
   73140:	cmp	r3, #0
   73144:	bne	7310c <fputs@plt+0x61f74>
   73148:	b	730f8 <fputs@plt+0x61f60>
   7314c:	ldr	r2, [sp, #104]	; 0x68
   73150:	add	r2, r7, r2
   73154:	mov	r1, #7
   73158:	mov	r0, fp
   7315c:	bl	2b4f0 <fputs@plt+0x1a358>
   73160:	mov	r5, r0
   73164:	ldr	r8, [sp, #44]	; 0x2c
   73168:	mov	r1, r8
   7316c:	mov	r0, fp
   73170:	bl	2b758 <fputs@plt+0x1a5c0>
   73174:	mov	r1, r5
   73178:	mov	r0, fp
   7317c:	bl	171a8 <fputs@plt+0x6010>
   73180:	ldrh	r3, [r4, #50]	; 0x32
   73184:	str	r3, [sp, #4]
   73188:	str	r9, [sp]
   7318c:	mov	r3, r8
   73190:	ldr	r2, [sp, #104]	; 0x68
   73194:	add	r2, r7, r2
   73198:	mov	r1, #115	; 0x73
   7319c:	mov	r0, fp
   731a0:	bl	2b01c <fputs@plt+0x19e84>
   731a4:	mvn	r3, #0
   731a8:	mov	r2, #1
   731ac:	mov	r1, #37	; 0x25
   731b0:	mov	r0, fp
   731b4:	bl	2b55c <fputs@plt+0x1a3c4>
   731b8:	ldr	r2, [pc, #-3536]	; 723f0 <fputs@plt+0x61258>
   731bc:	mov	r1, #3
   731c0:	mov	r0, fp
   731c4:	bl	2b094 <fputs@plt+0x19efc>
   731c8:	ldr	r1, [sp, #56]	; 0x38
   731cc:	mov	r0, fp
   731d0:	bl	2b758 <fputs@plt+0x1a5c0>
   731d4:	mov	r1, r8
   731d8:	mov	r0, fp
   731dc:	bl	1712c <fputs@plt+0x5f94>
   731e0:	ldr	r1, [sp, #52]	; 0x34
   731e4:	mov	r0, fp
   731e8:	bl	171a8 <fputs@plt+0x6010>
   731ec:	ldr	r1, [sp, #112]	; 0x70
   731f0:	ldr	r0, [sp, #48]	; 0x30
   731f4:	bl	18cc4 <fputs@plt+0x7b2c>
   731f8:	mov	r8, r4
   731fc:	ldr	r4, [r4, #20]
   73200:	add	r7, r7, #1
   73204:	cmp	r4, #0
   73208:	beq	7338c <fputs@plt+0x621f4>
   7320c:	mov	r0, fp
   73210:	bl	2ae08 <fputs@plt+0x19c70>
   73214:	mov	r5, r0
   73218:	cmp	sl, r4
   7321c:	beq	731fc <fputs@plt+0x62064>
   73220:	str	r9, [sp, #12]
   73224:	str	r8, [sp, #8]
   73228:	add	r3, sp, #112	; 0x70
   7322c:	str	r3, [sp, #4]
   73230:	mov	r3, #0
   73234:	str	r3, [sp]
   73238:	ldr	r2, [sp, #100]	; 0x64
   7323c:	mov	r1, r4
   73240:	ldr	r0, [sp, #48]	; 0x30
   73244:	bl	5cde8 <fputs@plt+0x4bc50>
   73248:	mov	r9, r0
   7324c:	mov	r3, #1
   73250:	add	r2, r7, #8
   73254:	mov	r1, #37	; 0x25
   73258:	mov	r0, fp
   7325c:	bl	2b55c <fputs@plt+0x1a3c4>
   73260:	ldrh	r3, [r4, #52]	; 0x34
   73264:	str	r3, [sp, #4]
   73268:	str	r9, [sp]
   7326c:	mov	r3, r5
   73270:	ldr	r2, [sp, #104]	; 0x68
   73274:	add	r2, r7, r2
   73278:	mov	r1, #69	; 0x45
   7327c:	mov	r0, fp
   73280:	bl	2b01c <fputs@plt+0x19e84>
   73284:	mov	r5, r0
   73288:	mvn	r3, #0
   7328c:	mov	r2, #1
   73290:	mov	r1, #37	; 0x25
   73294:	mov	r0, fp
   73298:	bl	2b55c <fputs@plt+0x1a3c4>
   7329c:	ldr	r2, [pc, #-3760]	; 723f4 <fputs@plt+0x6125c>
   732a0:	mov	r1, #3
   732a4:	mov	r0, fp
   732a8:	bl	2b094 <fputs@plt+0x19efc>
   732ac:	mov	r8, #3
   732b0:	str	r8, [sp]
   732b4:	mov	r3, r8
   732b8:	mov	r2, #7
   732bc:	mov	r1, #94	; 0x5e
   732c0:	mov	r0, fp
   732c4:	bl	2af28 <fputs@plt+0x19d90>
   732c8:	ldr	r2, [pc, #-3800]	; 723f8 <fputs@plt+0x61260>
   732cc:	mov	r1, #4
   732d0:	mov	r0, fp
   732d4:	bl	2b094 <fputs@plt+0x19efc>
   732d8:	str	r8, [sp]
   732dc:	mov	r3, r8
   732e0:	mov	r2, #4
   732e4:	mov	r1, #94	; 0x5e
   732e8:	mov	r0, fp
   732ec:	bl	2af28 <fputs@plt+0x19d90>
   732f0:	ldr	r2, [r4]
   732f4:	mov	r1, #4
   732f8:	mov	r0, fp
   732fc:	bl	2b094 <fputs@plt+0x19efc>
   73300:	str	r0, [sp, #56]	; 0x38
   73304:	str	r8, [sp]
   73308:	mov	r3, r8
   7330c:	mov	r2, #4
   73310:	mov	r1, #94	; 0x5e
   73314:	mov	r0, fp
   73318:	bl	2af28 <fputs@plt+0x19d90>
   7331c:	mov	r3, #1
   73320:	mov	r2, r8
   73324:	mov	r1, #33	; 0x21
   73328:	mov	r0, fp
   7332c:	bl	2b55c <fputs@plt+0x1a3c4>
   73330:	mov	r2, #1
   73334:	mov	r1, #138	; 0x8a
   73338:	mov	r0, fp
   7333c:	bl	2b4f0 <fputs@plt+0x1a358>
   73340:	str	r0, [sp, #52]	; 0x34
   73344:	mov	r1, #21
   73348:	mov	r0, fp
   7334c:	bl	2afa0 <fputs@plt+0x19e08>
   73350:	mov	r1, r5
   73354:	mov	r0, fp
   73358:	bl	171a8 <fputs@plt+0x6010>
   7335c:	ldrb	r3, [r4, #54]	; 0x36
   73360:	cmp	r3, #0
   73364:	beq	731e0 <fputs@plt+0x62048>
   73368:	mov	r0, fp
   7336c:	bl	2ae08 <fputs@plt+0x19c70>
   73370:	str	r0, [sp, #44]	; 0x2c
   73374:	ldrh	r3, [r4, #50]	; 0x32
   73378:	cmp	r3, #0
   7337c:	ble	7314c <fputs@plt+0x61fb4>
   73380:	ldr	r5, [sp, #60]	; 0x3c
   73384:	mov	r8, #76	; 0x4c
   73388:	b	7311c <fputs@plt+0x61f84>
   7338c:	ldr	r4, [sp, #72]	; 0x48
   73390:	mov	r3, r4
   73394:	ldr	r2, [sp, #100]	; 0x64
   73398:	mov	r1, #7
   7339c:	mov	r0, fp
   733a0:	bl	2b55c <fputs@plt+0x1a3c4>
   733a4:	sub	r1, r4, #1
   733a8:	mov	r0, fp
   733ac:	bl	171a8 <fputs@plt+0x6010>
   733b0:	ldr	r2, [pc, #-4028]	; 723fc <fputs@plt+0x61264>
   733b4:	mov	r1, #2
   733b8:	mov	r0, fp
   733bc:	bl	2b094 <fputs@plt+0x19efc>
   733c0:	ldr	r4, [r6, #8]
   733c4:	cmp	r4, #0
   733c8:	beq	734b8 <fputs@plt+0x62320>
   733cc:	ldr	r5, [sp, #60]	; 0x3c
   733d0:	mov	r8, #0
   733d4:	mov	r6, #3
   733d8:	mov	r9, #50	; 0x32
   733dc:	b	733f0 <fputs@plt+0x62258>
   733e0:	ldr	r4, [r4, #20]
   733e4:	add	r5, r5, #1
   733e8:	cmp	r4, #0
   733ec:	beq	734b8 <fputs@plt+0x62320>
   733f0:	cmp	sl, r4
   733f4:	beq	733e0 <fputs@plt+0x62248>
   733f8:	ldr	r7, [fp, #32]
   733fc:	add	r3, r7, #2
   73400:	mov	r2, #1
   73404:	mov	r1, #138	; 0x8a
   73408:	mov	r0, fp
   7340c:	bl	2b55c <fputs@plt+0x1a3c4>
   73410:	mov	r3, r8
   73414:	mov	r2, r8
   73418:	mov	r1, #21
   7341c:	mov	r0, fp
   73420:	bl	2b55c <fputs@plt+0x1a3c4>
   73424:	mov	r3, r6
   73428:	ldr	r2, [sp, #104]	; 0x68
   7342c:	add	r2, r5, r2
   73430:	mov	r1, r9
   73434:	mov	r0, fp
   73438:	bl	2b55c <fputs@plt+0x1a3c4>
   7343c:	str	r6, [sp]
   73440:	add	r3, r7, #8
   73444:	add	r2, r5, #8
   73448:	mov	r1, #79	; 0x4f
   7344c:	mov	r0, fp
   73450:	bl	2af28 <fputs@plt+0x19d90>
   73454:	mov	r1, #144	; 0x90
   73458:	mov	r0, fp
   7345c:	bl	17154 <fputs@plt+0x5fbc>
   73460:	mvn	r3, #0
   73464:	mov	r2, #1
   73468:	mov	r1, #37	; 0x25
   7346c:	mov	r0, fp
   73470:	bl	2b55c <fputs@plt+0x1a3c4>
   73474:	ldr	r2, [r4]
   73478:	mov	r1, r6
   7347c:	mov	r0, fp
   73480:	bl	2b094 <fputs@plt+0x19efc>
   73484:	mov	r7, #7
   73488:	str	r7, [sp]
   7348c:	mov	r3, #2
   73490:	mov	r2, r6
   73494:	mov	r1, #94	; 0x5e
   73498:	mov	r0, fp
   7349c:	bl	2af28 <fputs@plt+0x19d90>
   734a0:	mov	r3, #1
   734a4:	mov	r2, r7
   734a8:	mov	r1, #33	; 0x21
   734ac:	mov	r0, fp
   734b0:	bl	2b55c <fputs@plt+0x1a3c4>
   734b4:	b	733e0 <fputs@plt+0x62248>
   734b8:	ldr	r3, [sp, #64]	; 0x40
   734bc:	ldr	r3, [r3]
   734c0:	mov	r2, r3
   734c4:	str	r3, [sp, #64]	; 0x40
   734c8:	ldr	r3, [sp, #80]	; 0x50
   734cc:	cmp	r2, #0
   734d0:	moveq	r3, #0
   734d4:	andne	r3, r3, #1
   734d8:	cmp	r3, #0
   734dc:	beq	73618 <fputs@plt+0x62480>
   734e0:	ldr	r3, [sp, #64]	; 0x40
   734e4:	ldr	r6, [r3, #8]
   734e8:	ldr	r3, [r6, #8]
   734ec:	cmp	r3, #0
   734f0:	beq	734b8 <fputs@plt+0x62320>
   734f4:	ldrb	r3, [r6, #42]	; 0x2a
   734f8:	tst	r3, #32
   734fc:	moveq	sl, #0
   73500:	bne	72fc8 <fputs@plt+0x61e30>
   73504:	mov	r2, #1
   73508:	mov	r1, #138	; 0x8a
   7350c:	mov	r0, fp
   73510:	bl	2b4f0 <fputs@plt+0x1a358>
   73514:	mov	r4, r0
   73518:	mov	r3, #0
   7351c:	mov	r2, r3
   73520:	mov	r1, #21
   73524:	mov	r0, fp
   73528:	bl	2b55c <fputs@plt+0x1a3c4>
   7352c:	mov	r1, r4
   73530:	mov	r0, fp
   73534:	bl	171a8 <fputs@plt+0x6010>
   73538:	ldr	r5, [sp, #48]	; 0x30
   7353c:	mov	r0, r5
   73540:	bl	18320 <fputs@plt+0x7188>
   73544:	add	r3, sp, #104	; 0x68
   73548:	str	r3, [sp, #12]
   7354c:	add	r3, sp, #100	; 0x64
   73550:	str	r3, [sp, #8]
   73554:	mov	r4, #0
   73558:	str	r4, [sp, #4]
   7355c:	mov	r3, #1
   73560:	str	r3, [sp]
   73564:	mov	r3, r4
   73568:	mov	r2, #54	; 0x36
   7356c:	mov	r1, r6
   73570:	mov	r0, r5
   73574:	bl	37e08 <fputs@plt+0x26c70>
   73578:	mov	r3, #7
   7357c:	mov	r2, r4
   73580:	mov	r1, #22
   73584:	mov	r0, fp
   73588:	bl	2b55c <fputs@plt+0x1a3c4>
   7358c:	ldr	r4, [r6, #8]
   73590:	cmp	r4, #0
   73594:	beq	735c8 <fputs@plt+0x62430>
   73598:	mov	r5, #8
   7359c:	mov	r8, #0
   735a0:	mov	r7, #22
   735a4:	mov	r3, r5
   735a8:	mov	r2, r8
   735ac:	mov	r1, r7
   735b0:	mov	r0, fp
   735b4:	bl	2b55c <fputs@plt+0x1a3c4>
   735b8:	ldr	r4, [r4, #20]
   735bc:	add	r5, r5, #1
   735c0:	cmp	r4, #0
   735c4:	bne	735a4 <fputs@plt+0x6240c>
   735c8:	mov	r3, #0
   735cc:	ldr	r2, [sp, #100]	; 0x64
   735d0:	mov	r1, #108	; 0x6c
   735d4:	mov	r0, fp
   735d8:	bl	2b55c <fputs@plt+0x1a3c4>
   735dc:	mov	r3, #1
   735e0:	mov	r2, #7
   735e4:	mov	r1, #37	; 0x25
   735e8:	mov	r0, fp
   735ec:	bl	2b55c <fputs@plt+0x1a3c4>
   735f0:	str	r0, [sp, #72]	; 0x48
   735f4:	ldrsh	r3, [r6, #34]	; 0x22
   735f8:	cmp	r3, #0
   735fc:	ble	730dc <fputs@plt+0x61f44>
   73600:	ldr	r4, [sp, #60]	; 0x3c
   73604:	mov	r5, #3
   73608:	mov	r8, #128	; 0x80
   7360c:	mov	r9, #77	; 0x4d
   73610:	mvn	r7, #0
   73614:	b	72fe8 <fputs@plt+0x61e50>
   73618:	ldr	r3, [sp, #76]	; 0x4c
   7361c:	add	r2, r3, #1
   73620:	str	r2, [sp, #76]	; 0x4c
   73624:	ldr	r3, [sp, #68]	; 0x44
   73628:	ldr	r3, [r3, #20]
   7362c:	cmp	r3, r2
   73630:	ble	73898 <fputs@plt+0x62700>
   73634:	ldr	r2, [sp, #84]	; 0x54
   73638:	ldr	r1, [sp, #76]	; 0x4c
   7363c:	mvn	r3, r2
   73640:	lsr	r3, r3, #31
   73644:	cmp	r2, r1
   73648:	moveq	r3, #0
   7364c:	cmp	r3, #0
   73650:	bne	73618 <fputs@plt+0x62480>
   73654:	mov	r5, r1
   73658:	ldr	r0, [sp, #48]	; 0x30
   7365c:	bl	52a98 <fputs@plt+0x41900>
   73660:	mov	r2, #1
   73664:	mov	r1, #138	; 0x8a
   73668:	mov	r0, fp
   7366c:	bl	2b4f0 <fputs@plt+0x1a358>
   73670:	mov	r4, r0
   73674:	mov	r3, #0
   73678:	mov	r2, r3
   7367c:	mov	r1, #21
   73680:	mov	r0, fp
   73684:	bl	2b55c <fputs@plt+0x1a3c4>
   73688:	mov	r1, r4
   7368c:	mov	r0, fp
   73690:	bl	171a8 <fputs@plt+0x6010>
   73694:	lsl	r6, r5, #4
   73698:	ldr	r3, [sp, #68]	; 0x44
   7369c:	ldr	r3, [r3, #16]
   736a0:	add	r3, r3, r6
   736a4:	ldr	r5, [r3, #12]
   736a8:	ldr	ip, [r5, #16]
   736ac:	cmp	ip, #0
   736b0:	beq	72fb4 <fputs@plt+0x61e1c>
   736b4:	ldr	r3, [sp, #60]	; 0x3c
   736b8:	mov	r4, r3
   736bc:	ldr	r2, [ip, #8]
   736c0:	ldrb	r1, [r2, #42]	; 0x2a
   736c4:	tst	r1, #32
   736c8:	addeq	r0, r3, #1
   736cc:	movne	r0, r3
   736d0:	ldr	r2, [r2, #8]
   736d4:	cmp	r2, #0
   736d8:	beq	72fa8 <fputs@plt+0x61e10>
   736dc:	mov	r3, r0
   736e0:	add	r3, r3, #1
   736e4:	ldr	r2, [r2, #20]
   736e8:	sub	r1, r3, r0
   736ec:	cmp	r2, #0
   736f0:	bne	736e0 <fputs@plt+0x62548>
   736f4:	cmp	r4, r1
   736f8:	movlt	r4, r1
   736fc:	ldr	ip, [ip]
   73700:	cmp	ip, #0
   73704:	bne	736bc <fputs@plt+0x62524>
   73708:	add	r3, r3, #1
   7370c:	lsl	r2, r3, #2
   73710:	mov	r3, #0
   73714:	ldr	r0, [sp, #68]	; 0x44
   73718:	bl	13b5c <fputs@plt+0x29c4>
   7371c:	cmp	r0, #0
   73720:	beq	738dc <fputs@plt+0x62744>
   73724:	ldr	lr, [r5, #16]
   73728:	cmp	lr, #0
   7372c:	beq	72fc0 <fputs@plt+0x61e28>
   73730:	ldr	r3, [sp, #60]	; 0x3c
   73734:	ldr	r2, [lr, #8]
   73738:	ldrb	r1, [r2, #42]	; 0x2a
   7373c:	tst	r1, #32
   73740:	ldreq	r1, [r2, #28]
   73744:	streq	r1, [r0, r3, lsl #2]
   73748:	addeq	r3, r3, #1
   7374c:	ldr	r2, [r2, #8]
   73750:	cmp	r2, #0
   73754:	beq	73774 <fputs@plt+0x625dc>
   73758:	add	r1, r0, r3, lsl #2
   7375c:	add	r3, r3, #1
   73760:	ldr	ip, [r2, #44]	; 0x2c
   73764:	str	ip, [r1], #4
   73768:	ldr	r2, [r2, #20]
   7376c:	cmp	r2, #0
   73770:	bne	7375c <fputs@plt+0x625c4>
   73774:	ldr	lr, [lr]
   73778:	cmp	lr, #0
   7377c:	bne	73734 <fputs@plt+0x6259c>
   73780:	mov	r7, #0
   73784:	str	r7, [r0, r3, lsl #2]
   73788:	add	r4, r4, #8
   7378c:	ldr	r1, [sp, #48]	; 0x30
   73790:	ldr	r2, [r1, #76]	; 0x4c
   73794:	cmp	r2, r4
   73798:	movge	r4, r2
   7379c:	str	r4, [r1, #76]	; 0x4c
   737a0:	mvn	r2, #14
   737a4:	str	r2, [sp, #8]
   737a8:	str	r0, [sp, #4]
   737ac:	mov	r4, #1
   737b0:	str	r4, [sp]
   737b4:	mov	r2, #2
   737b8:	mov	r1, #128	; 0x80
   737bc:	mov	r0, fp
   737c0:	bl	2b058 <fputs@plt+0x19ec0>
   737c4:	ldrb	r1, [sp, #76]	; 0x4c
   737c8:	mov	r0, fp
   737cc:	bl	17154 <fputs@plt+0x5fbc>
   737d0:	mov	r2, #2
   737d4:	mov	r1, #76	; 0x4c
   737d8:	mov	r0, fp
   737dc:	bl	2b4f0 <fputs@plt+0x1a358>
   737e0:	mov	r8, r0
   737e4:	ldr	r0, [sp, #68]	; 0x44
   737e8:	ldr	r3, [r0, #16]
   737ec:	ldr	r2, [r3, r6]
   737f0:	ldr	r1, [pc, #1608]	; 73e40 <fputs@plt+0x62ca8>
   737f4:	bl	3db1c <fputs@plt+0x2c984>
   737f8:	mvn	r3, #0
   737fc:	str	r3, [sp, #8]
   73800:	str	r0, [sp, #4]
   73804:	str	r7, [sp]
   73808:	mov	r3, #3
   7380c:	mov	r2, r7
   73810:	mov	r1, #97	; 0x61
   73814:	mov	r0, fp
   73818:	bl	2b058 <fputs@plt+0x19ec0>
   7381c:	str	r4, [sp]
   73820:	mov	r3, #4
   73824:	mov	r2, #2
   73828:	mov	r1, #29
   7382c:	mov	r0, fp
   73830:	bl	2af28 <fputs@plt+0x19d90>
   73834:	mov	r6, #2
   73838:	str	r6, [sp]
   7383c:	mov	r3, #3
   73840:	mov	r2, #4
   73844:	mov	r1, #94	; 0x5e
   73848:	mov	r0, fp
   7384c:	bl	2af28 <fputs@plt+0x19d90>
   73850:	mov	r3, r4
   73854:	mov	r2, r6
   73858:	mov	r1, #33	; 0x21
   7385c:	mov	r0, fp
   73860:	bl	2b55c <fputs@plt+0x1a3c4>
   73864:	mov	r1, r8
   73868:	mov	r0, fp
   7386c:	bl	171a8 <fputs@plt+0x6010>
   73870:	ldr	r3, [r5, #16]
   73874:	str	r3, [sp, #64]	; 0x40
   73878:	ldr	r2, [sp, #88]	; 0x58
   7387c:	subs	r1, r2, #113	; 0x71
   73880:	movne	r1, #1
   73884:	str	r1, [sp, #80]	; 0x50
   73888:	cmp	r3, r7
   7388c:	cmpne	r2, #113	; 0x71
   73890:	bne	734e0 <fputs@plt+0x62348>
   73894:	b	73618 <fputs@plt+0x62480>
   73898:	mov	r9, fp
   7389c:	ldr	fp, [sp, #68]	; 0x44
   738a0:	mov	r3, #0
   738a4:	ldr	r2, [pc, #1432]	; 73e44 <fputs@plt+0x62cac>
   738a8:	mov	r1, #4
   738ac:	mov	r0, r9
   738b0:	bl	2c5c4 <fputs@plt+0x1b42c>
   738b4:	cmp	r0, #0
   738b8:	beq	713c8 <fputs@plt+0x60230>
   738bc:	ldr	r3, [sp, #96]	; 0x60
   738c0:	rsb	r3, r3, #0
   738c4:	str	r3, [r0, #8]
   738c8:	mvn	r3, #1
   738cc:	strb	r3, [r0, #41]	; 0x29
   738d0:	ldr	r3, [pc, #1392]	; 73e48 <fputs@plt+0x62cb0>
   738d4:	str	r3, [r0, #56]	; 0x38
   738d8:	b	713c8 <fputs@plt+0x60230>
   738dc:	mov	r9, fp
   738e0:	ldr	fp, [sp, #68]	; 0x44
   738e4:	b	738a0 <fputs@plt+0x62708>
   738e8:	ldr	r3, [sp, #40]	; 0x28
   738ec:	cmp	r3, #0
   738f0:	beq	73944 <fputs@plt+0x627ac>
   738f4:	ldr	r3, [fp, #16]
   738f8:	ldr	r6, [r3, #12]
   738fc:	ldrh	r3, [r6, #78]	; 0x4e
   73900:	and	r3, r3, #5
   73904:	cmp	r3, #1
   73908:	beq	713c8 <fputs@plt+0x60230>
   7390c:	ldr	r4, [pc, #1336]	; 73e4c <fputs@plt+0x62cb4>
   73910:	ldr	r1, [pc, #1336]	; 73e50 <fputs@plt+0x62cb8>
   73914:	ldr	r0, [sp, #40]	; 0x28
   73918:	bl	13ec8 <fputs@plt+0x2d30>
   7391c:	cmp	r0, #0
   73920:	beq	73978 <fputs@plt+0x627e0>
   73924:	ldr	r1, [r4, #8]!
   73928:	cmp	r1, #0
   7392c:	bne	73914 <fputs@plt+0x6277c>
   73930:	ldr	r2, [sp, #40]	; 0x28
   73934:	ldr	r1, [pc, #1304]	; 73e54 <fputs@plt+0x62cbc>
   73938:	mov	r0, r8
   7393c:	bl	35674 <fputs@plt+0x244dc>
   73940:	b	713c8 <fputs@plt+0x60230>
   73944:	mov	r0, r8
   73948:	bl	694f4 <fputs@plt+0x5835c>
   7394c:	cmp	r0, #0
   73950:	bne	713c8 <fputs@plt+0x60230>
   73954:	ldr	r3, [r8]
   73958:	ldrb	r2, [r3, #66]	; 0x42
   7395c:	ldr	r3, [pc, #1268]	; 73e58 <fputs@plt+0x62cc0>
   73960:	add	r3, r3, r2, lsl #3
   73964:	ldr	r2, [r3, #-2632]	; 0xfffff5b8
   73968:	ldr	r1, [pc, #1260]	; 73e5c <fputs@plt+0x62cc4>
   7396c:	mov	r0, r9
   73970:	bl	2b630 <fputs@plt+0x1a498>
   73974:	b	713c8 <fputs@plt+0x60230>
   73978:	ldrb	r3, [r4, #4]
   7397c:	cmp	r3, #0
   73980:	moveq	r3, #2
   73984:	strb	r3, [fp, #66]	; 0x42
   73988:	strb	r3, [r6, #77]	; 0x4d
   7398c:	ldr	r3, [r4]
   73990:	cmp	r3, #0
   73994:	bne	713c8 <fputs@plt+0x60230>
   73998:	b	73930 <fputs@plt+0x62798>
   7399c:	mov	r2, #12
   739a0:	ldr	r3, [pc, #1200]	; 73e58 <fputs@plt+0x62cc0>
   739a4:	mla	r4, r2, r4, r3
   739a8:	ldr	r5, [r4, #-3404]	; 0xfffff2b4
   739ac:	mov	r1, sl
   739b0:	mov	r0, r9
   739b4:	bl	171cc <fputs@plt+0x6034>
   739b8:	ldr	r3, [sp, #40]	; 0x28
   739bc:	cmp	r3, #0
   739c0:	beq	739cc <fputs@plt+0x62834>
   739c4:	tst	r6, #2
   739c8:	beq	73a24 <fputs@plt+0x6288c>
   739cc:	mov	r3, #0
   739d0:	ldr	r2, [pc, #1160]	; 73e60 <fputs@plt+0x62cc8>
   739d4:	mov	r1, #3
   739d8:	mov	r0, r9
   739dc:	bl	2c5c4 <fputs@plt+0x1b42c>
   739e0:	str	sl, [r0, #4]
   739e4:	str	sl, [r0, #24]
   739e8:	str	r5, [r0, #32]
   739ec:	mov	r1, #1
   739f0:	mov	r0, r9
   739f4:	bl	21838 <fputs@plt+0x106a0>
   739f8:	mvn	r3, #0
   739fc:	str	r3, [sp]
   73a00:	ldr	r3, [sp, #36]	; 0x24
   73a04:	mov	r2, #0
   73a08:	mov	r1, r2
   73a0c:	mov	r0, r9
   73a10:	bl	2a37c <fputs@plt+0x191e4>
   73a14:	ldrb	r3, [r9, #89]	; 0x59
   73a18:	bic	r3, r3, #8
   73a1c:	strb	r3, [r9, #89]	; 0x59
   73a20:	b	713c8 <fputs@plt+0x60230>
   73a24:	mov	r3, #0
   73a28:	ldr	r2, [pc, #1076]	; 73e64 <fputs@plt+0x62ccc>
   73a2c:	mov	r1, #2
   73a30:	mov	r0, r9
   73a34:	bl	2c5c4 <fputs@plt+0x1b42c>
   73a38:	mov	r4, r0
   73a3c:	str	sl, [r0, #4]
   73a40:	str	sl, [r0, #24]
   73a44:	str	r5, [r0, #28]
   73a48:	ldr	r0, [sp, #40]	; 0x28
   73a4c:	bl	15094 <fputs@plt+0x3efc>
   73a50:	str	r0, [r4, #32]
   73a54:	b	713c8 <fputs@plt+0x60230>
   73a58:	mov	r1, #1
   73a5c:	str	r1, [r8, #76]	; 0x4c
   73a60:	add	r2, sp, #144	; 0x90
   73a64:	ldr	r3, [pc, #1020]	; 73e68 <fputs@plt+0x62cd0>
   73a68:	str	r3, [r2, #-32]!	; 0xffffffe0
   73a6c:	mov	r0, r9
   73a70:	bl	2a3d4 <fputs@plt+0x1923c>
   73a74:	ldr	r6, [pc, #1008]	; 73e6c <fputs@plt+0x62cd4>
   73a78:	add	r4, r6, #4
   73a7c:	add	r6, r6, #16
   73a80:	mov	r5, #1
   73a84:	mov	r7, #33	; 0x21
   73a88:	ldr	r2, [r4], #4
   73a8c:	cmp	r2, #0
   73a90:	beq	73abc <fputs@plt+0x62924>
   73a94:	mov	r1, r5
   73a98:	mov	r0, r9
   73a9c:	bl	2b094 <fputs@plt+0x19efc>
   73aa0:	mov	r3, r5
   73aa4:	mov	r2, r5
   73aa8:	mov	r1, r7
   73aac:	mov	r0, r9
   73ab0:	bl	2b55c <fputs@plt+0x1a3c4>
   73ab4:	cmp	r4, r6
   73ab8:	bne	73a88 <fputs@plt+0x628f0>
   73abc:	ldrb	r3, [r9, #89]	; 0x59
   73ac0:	bic	r3, r3, #8
   73ac4:	strb	r3, [r9, #89]	; 0x59
   73ac8:	b	713c8 <fputs@plt+0x60230>
   73acc:	ldr	r3, [r5]
   73ad0:	cmp	r3, #0
   73ad4:	moveq	sl, #10
   73ad8:	ldr	r3, [sp, #40]	; 0x28
   73adc:	cmp	r3, #0
   73ae0:	beq	73b00 <fputs@plt+0x62968>
   73ae4:	ldr	r1, [pc, #900]	; 73e70 <fputs@plt+0x62cd8>
   73ae8:	mov	r0, r3
   73aec:	bl	13ec8 <fputs@plt+0x2d30>
   73af0:	cmp	r0, #0
   73af4:	moveq	r3, #1
   73af8:	streq	r3, [sp, #60]	; 0x3c
   73afc:	bne	73b4c <fputs@plt+0x629b4>
   73b00:	ldr	r2, [pc, #876]	; 73e74 <fputs@plt+0x62cdc>
   73b04:	mov	r1, #3
   73b08:	mov	r0, r9
   73b0c:	bl	2a3d4 <fputs@plt+0x1923c>
   73b10:	mov	r4, #3
   73b14:	str	r4, [r8, #76]	; 0x4c
   73b18:	mov	r5, #1
   73b1c:	str	r5, [sp]
   73b20:	ldr	r3, [sp, #60]	; 0x3c
   73b24:	mov	r2, sl
   73b28:	mov	r1, #8
   73b2c:	mov	r0, r9
   73b30:	bl	2af28 <fputs@plt+0x19d90>
   73b34:	mov	r3, r4
   73b38:	mov	r2, r5
   73b3c:	mov	r1, #33	; 0x21
   73b40:	mov	r0, r9
   73b44:	bl	2b55c <fputs@plt+0x1a3c4>
   73b48:	b	713c8 <fputs@plt+0x60230>
   73b4c:	ldr	r1, [pc, #804]	; 73e78 <fputs@plt+0x62ce0>
   73b50:	ldr	r0, [sp, #40]	; 0x28
   73b54:	bl	13ec8 <fputs@plt+0x2d30>
   73b58:	cmp	r0, #0
   73b5c:	moveq	r3, #2
   73b60:	streq	r3, [sp, #60]	; 0x3c
   73b64:	beq	73b00 <fputs@plt+0x62968>
   73b68:	ldr	r1, [pc, #780]	; 73e7c <fputs@plt+0x62ce4>
   73b6c:	ldr	r0, [sp, #40]	; 0x28
   73b70:	bl	13ec8 <fputs@plt+0x2d30>
   73b74:	ldr	r3, [sp, #60]	; 0x3c
   73b78:	cmp	r0, #0
   73b7c:	moveq	r3, #3
   73b80:	str	r3, [sp, #60]	; 0x3c
   73b84:	b	73b00 <fputs@plt+0x62968>
   73b88:	ldr	r3, [sp, #40]	; 0x28
   73b8c:	cmp	r3, #0
   73b90:	beq	73ba8 <fputs@plt+0x62a10>
   73b94:	mov	r0, r3
   73b98:	bl	15094 <fputs@plt+0x3efc>
   73b9c:	mov	r1, r0
   73ba0:	mov	r0, fp
   73ba4:	bl	503d4 <fputs@plt+0x3f23c>
   73ba8:	ldr	r2, [fp, #220]	; 0xdc
   73bac:	ldr	r3, [pc, #716]	; 73e80 <fputs@plt+0x62ce8>
   73bb0:	cmp	r2, r3
   73bb4:	ldreq	r3, [fp, #224]	; 0xe0
   73bb8:	streq	r3, [sp, #60]	; 0x3c
   73bbc:	ldr	r2, [sp, #60]	; 0x3c
   73bc0:	asr	r3, r2, #31
   73bc4:	ldr	r1, [pc, #696]	; 73e84 <fputs@plt+0x62cec>
   73bc8:	mov	r0, r9
   73bcc:	bl	2b680 <fputs@plt+0x1a4e8>
   73bd0:	b	713c8 <fputs@plt+0x60230>
   73bd4:	mov	r0, fp
   73bd8:	bl	4fdbc <fputs@plt+0x3ec24>
   73bdc:	b	713c8 <fputs@plt+0x60230>
   73be0:	ldr	r3, [sp, #40]	; 0x28
   73be4:	cmp	r3, #0
   73be8:	beq	73c00 <fputs@plt+0x62a68>
   73bec:	mov	r0, r3
   73bf0:	bl	15094 <fputs@plt+0x3efc>
   73bf4:	mov	r1, r0
   73bf8:	mov	r0, fp
   73bfc:	bl	500f0 <fputs@plt+0x3ef58>
   73c00:	ldr	r2, [fp, #428]	; 0x1ac
   73c04:	asr	r3, r2, #31
   73c08:	ldr	r1, [pc, #632]	; 73e88 <fputs@plt+0x62cf0>
   73c0c:	mov	r0, r9
   73c10:	bl	2b680 <fputs@plt+0x1a4e8>
   73c14:	b	713c8 <fputs@plt+0x60230>
   73c18:	ldr	r3, [sp, #40]	; 0x28
   73c1c:	cmp	r3, #0
   73c20:	beq	73c38 <fputs@plt+0x62aa0>
   73c24:	add	r1, sp, #112	; 0x70
   73c28:	mov	r0, r3
   73c2c:	bl	1c910 <fputs@plt+0xb778>
   73c30:	cmp	r0, #0
   73c34:	beq	73c5c <fputs@plt+0x62ac4>
   73c38:	mvn	r0, #0
   73c3c:	mvn	r1, #0
   73c40:	bl	405d4 <fputs@plt+0x2f43c>
   73c44:	mov	r2, r0
   73c48:	mov	r3, r1
   73c4c:	ldr	r1, [pc, #568]	; 73e8c <fputs@plt+0x62cf4>
   73c50:	mov	r0, r9
   73c54:	bl	2b680 <fputs@plt+0x1a4e8>
   73c58:	b	713c8 <fputs@plt+0x60230>
   73c5c:	ldrd	r0, [sp, #112]	; 0x70
   73c60:	bl	405d4 <fputs@plt+0x2f43c>
   73c64:	b	73c38 <fputs@plt+0x62aa0>
   73c68:	ldr	r3, [sp, #40]	; 0x28
   73c6c:	cmp	r3, #0
   73c70:	beq	73ca0 <fputs@plt+0x62b08>
   73c74:	add	r1, sp, #112	; 0x70
   73c78:	mov	r0, r3
   73c7c:	bl	1c910 <fputs@plt+0xb778>
   73c80:	cmp	r0, #0
   73c84:	bne	73ca0 <fputs@plt+0x62b08>
   73c88:	ldrd	r2, [sp, #112]	; 0x70
   73c8c:	cmp	r2, #0
   73c90:	sbcs	r1, r3, #0
   73c94:	bicge	r3, r2, #-2147483648	; 0x80000000
   73c98:	andge	r3, r3, r3, asr #31
   73c9c:	strge	r3, [fp, #136]	; 0x88
   73ca0:	ldr	r2, [fp, #136]	; 0x88
   73ca4:	asr	r3, r2, #31
   73ca8:	ldr	r1, [pc, #480]	; 73e90 <fputs@plt+0x62cf8>
   73cac:	mov	r0, r9
   73cb0:	bl	2b680 <fputs@plt+0x1a4e8>
   73cb4:	b	713c8 <fputs@plt+0x60230>
   73cb8:	ldr	fp, [sp, #44]	; 0x2c
   73cbc:	b	713c8 <fputs@plt+0x60230>
   73cc0:	ldr	fp, [sp, #56]	; 0x38
   73cc4:	b	713c8 <fputs@plt+0x60230>
   73cc8:	ldr	fp, [sp, #56]	; 0x38
   73ccc:	b	713c8 <fputs@plt+0x60230>
   73cd0:	ldr	r3, [r5, #4]
   73cd4:	clz	r3, r3
   73cd8:	lsr	r3, r3, #5
   73cdc:	mov	r4, #1
   73ce0:	cmp	r3, #0
   73ce4:	beq	73d28 <fputs@plt+0x62b90>
   73ce8:	ldr	r3, [fp, #20]
   73cec:	cmp	r3, #2
   73cf0:	ble	73d24 <fputs@plt+0x62b8c>
   73cf4:	mov	r5, #2
   73cf8:	ldr	r3, [fp, #16]
   73cfc:	add	r3, r3, r5, lsl #4
   73d00:	ldr	r3, [r3, #4]
   73d04:	ldr	r3, [r3, #4]
   73d08:	mov	r1, r4
   73d0c:	ldr	r0, [r3]
   73d10:	bl	16884 <fputs@plt+0x56ec>
   73d14:	add	r5, r5, #1
   73d18:	ldr	r3, [fp, #20]
   73d1c:	cmp	r3, r5
   73d20:	bgt	73cf8 <fputs@plt+0x62b60>
   73d24:	strb	r4, [fp, #71]	; 0x47
   73d28:	ldr	r3, [sp, #48]	; 0x30
   73d2c:	ldr	r3, [r3, #4]
   73d30:	ldr	r3, [r3, #4]
   73d34:	mov	r1, r4
   73d38:	ldr	r0, [r3]
   73d3c:	bl	16884 <fputs@plt+0x56ec>
   73d40:	ldr	r3, [pc, #332]	; 73e94 <fputs@plt+0x62cfc>
   73d44:	ldr	r2, [pc, #332]	; 73e98 <fputs@plt+0x62d00>
   73d48:	cmp	r0, #1
   73d4c:	moveq	r2, r3
   73d50:	ldr	r1, [pc, #324]	; 73e9c <fputs@plt+0x62d04>
   73d54:	mov	r0, r9
   73d58:	bl	2b630 <fputs@plt+0x1a498>
   73d5c:	b	713c8 <fputs@plt+0x60230>
   73d60:	mov	r1, #0
   73d64:	strb	r1, [fp, #72]	; 0x48
   73d68:	mov	r0, r5
   73d6c:	bl	1e954 <fputs@plt+0xd7bc>
   73d70:	b	713c8 <fputs@plt+0x60230>
   73d74:	mov	r6, #1
   73d78:	b	72a98 <fputs@plt+0x61900>
   73d7c:	mov	r0, r9
   73d80:	bl	2ae08 <fputs@plt+0x19c70>
   73d84:	str	r0, [sp, #48]	; 0x30
   73d88:	ldr	r3, [r7, #20]
   73d8c:	cmp	r3, #0
   73d90:	bgt	72cc8 <fputs@plt+0x61b30>
   73d94:	b	72bf4 <fputs@plt+0x61a5c>
   73d98:	ldr	r6, [pc, #256]	; 73ea0 <fputs@plt+0x62d08>
   73d9c:	mov	r4, #0
   73da0:	str	r4, [sp, #16]
   73da4:	str	r4, [sp, #12]
   73da8:	str	r4, [sp, #8]
   73dac:	ldr	r5, [pc, #240]	; 73ea4 <fputs@plt+0x62d0c>
   73db0:	str	r5, [sp, #4]
   73db4:	ldr	r7, [pc, #236]	; 73ea8 <fputs@plt+0x62d10>
   73db8:	str	r7, [sp]
   73dbc:	mov	r3, #1
   73dc0:	mov	r2, #2
   73dc4:	mov	r1, r6
   73dc8:	mov	r0, fp
   73dcc:	bl	352b4 <fputs@plt+0x2411c>
   73dd0:	str	r4, [sp, #16]
   73dd4:	str	r4, [sp, #12]
   73dd8:	str	r4, [sp, #8]
   73ddc:	str	r5, [sp, #4]
   73de0:	str	r7, [sp]
   73de4:	mov	r3, #1
   73de8:	mov	r2, #3
   73dec:	mov	r1, r6
   73df0:	mov	r0, fp
   73df4:	bl	352b4 <fputs@plt+0x2411c>
   73df8:	ldr	r6, [pc, #172]	; 73eac <fputs@plt+0x62d14>
   73dfc:	str	r4, [sp, #16]
   73e00:	str	r4, [sp, #12]
   73e04:	str	r4, [sp, #8]
   73e08:	str	r5, [sp, #4]
   73e0c:	ldr	r3, [pc, #156]	; 73eb0 <fputs@plt+0x62d18>
   73e10:	str	r3, [sp]
   73e14:	mov	r3, #1
   73e18:	mov	r2, #2
   73e1c:	mov	r1, r6
   73e20:	mov	r0, fp
   73e24:	bl	352b4 <fputs@plt+0x2411c>
   73e28:	mov	r2, #12
   73e2c:	mov	r1, r6
   73e30:	mov	r0, fp
   73e34:	bl	24fa0 <fputs@plt+0x13e08>
   73e38:	mov	r2, #12
   73e3c:	b	72ee8 <fputs@plt+0x61d50>
   73e40:	andeq	r7, r8, r4, asr #10
   73e44:	andeq	r2, r8, r0, asr r9
   73e48:	andeq	r7, r8, ip, asr #11
   73e4c:	andeq	r2, r8, r0, ror #18
   73e50:	andeq	r7, r8, r4, asr #7
   73e54:	ldrdeq	r7, [r8], -ip
   73e58:	andeq	r3, r8, r8, lsr #7
   73e5c:	ldrdeq	r7, [r8], -r0
   73e60:			; <UNDEFINED> instruction: 0x000829b0
   73e64:	andeq	r2, r8, r8, lsr #19
   73e68:	strdeq	r7, [r8], -r8
   73e6c:	andeq	r1, r8, r0, ror pc
   73e70:	ldrdeq	r9, [r8], -r8
   73e74:	andeq	sl, r9, ip, asr sp
   73e78:	andeq	r7, r8, r8, lsl #12
   73e7c:	andeq	r7, r8, r0, lsl r6
   73e80:	andeq	r0, r5, r0, lsl #10
   73e84:	andeq	r7, r8, ip, lsl r6
   73e88:	andeq	r7, r8, r0, lsr r6
   73e8c:	andeq	r7, r8, r8, lsr r6
   73e90:	andeq	r7, r8, r8, asr #12
   73e94:			; <UNDEFINED> instruction: 0x000873b8
   73e98:			; <UNDEFINED> instruction: 0x000873b0
   73e9c:	strdeq	r7, [r8], -r4
   73ea0:	andeq	r7, r8, ip, lsr #10
   73ea4:	andeq	lr, r2, ip, asr lr
   73ea8:			; <UNDEFINED> instruction: 0x000829bc
   73eac:	andeq	r7, r8, r0, asr r6
   73eb0:	ldrdeq	r1, [r8], -r4
   73eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73eb8:	sub	sp, sp, #156	; 0x9c
   73ebc:	mov	sl, r0
   73ec0:	str	r1, [sp, #32]
   73ec4:	add	r1, sp, #88	; 0x58
   73ec8:	stm	r1, {r2, r3}
   73ecc:	ldr	r3, [r0]
   73ed0:	cmp	r3, #0
   73ed4:	movlt	r3, #0
   73ed8:	strlt	r3, [r0]
   73edc:	strhlt	r3, [r0, #8]
   73ee0:	strblt	r3, [r0, #10]
   73ee4:	ldr	r3, [sp, #192]	; 0xc0
   73ee8:	str	r3, [r0, #4]
   73eec:	ldr	r9, [pc, #4052]	; 74ec8 <fputs@plt+0x63d30>
   73ef0:	sub	r3, r9, #2528	; 0x9e0
   73ef4:	sub	r8, r3, #8
   73ef8:	ldr	r3, [pc, #4044]	; 74ecc <fputs@plt+0x63d34>
   73efc:	sub	r3, r3, #3632	; 0xe30
   73f00:	sub	r3, r3, #8
   73f04:	str	r3, [sp, #36]	; 0x24
   73f08:	mov	r6, r8
   73f0c:	b	74470 <fputs@plt+0x632d8>
   73f10:	sub	r3, r9, #1648	; 0x670
   73f14:	add	r4, r3, r4, lsl #1
   73f18:	ldrh	r4, [r4, #-8]
   73f1c:	b	74510 <fputs@plt+0x63378>
   73f20:	add	r3, r9, #796	; 0x31c
   73f24:	lsl	r2, r2, #1
   73f28:	ldrh	r4, [r3, r2]
   73f2c:	b	74510 <fputs@plt+0x63378>
   73f30:	add	r3, r9, #796	; 0x31c
   73f34:	lsl	r0, r0, #1
   73f38:	ldrh	r4, [r3, r0]
   73f3c:	b	74510 <fputs@plt+0x63378>
   73f40:	mov	r0, sl
   73f44:	bl	356f0 <fputs@plt+0x24558>
   73f48:	b	74560 <fputs@plt+0x633c8>
   73f4c:	ldr	r3, [pc, #3964]	; 74ed0 <fputs@plt+0x63d38>
   73f50:	cmp	r4, r3
   73f54:	bhi	78cb4 <fputs@plt+0x67b1c>
   73f58:	sub	r4, r4, #972	; 0x3cc
   73f5c:	sub	r8, r4, #3
   73f60:	ldr	fp, [sl, #4]
   73f64:	lsl	r5, r7, #4
   73f68:	add	r4, r5, #8
   73f6c:	add	r4, sl, r4
   73f70:	add	r3, r9, r8, lsl #1
   73f74:	ldrb	r2, [r3, #3797]	; 0xed5
   73f78:	clz	r3, r2
   73f7c:	lsr	r3, r3, #5
   73f80:	cmp	r7, #98	; 0x62
   73f84:	movle	r3, #0
   73f88:	cmp	r3, #0
   73f8c:	bne	743d8 <fputs@plt+0x63240>
   73f90:	ldr	r3, [pc, #3900]	; 74ed4 <fputs@plt+0x63d3c>
   73f94:	cmp	r8, r3
   73f98:	ldrls	pc, [pc, r8, lsl #2]
   73f9c:	b	743ec <fputs@plt+0x63254>
   73fa0:	andeq	r4, r7, r4, ror #7
   73fa4:	andeq	r4, r7, r8, ror #10
   73fa8:	andeq	r4, r7, r4, ror r5
   73fac:	andeq	r4, r7, r0, asr #18
   73fb0:	andeq	r4, r7, r8, ror #19
   73fb4:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   73fb8:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   73fbc:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   73fc0:	andeq	r4, r7, r4, lsl #20
   73fc4:	andeq	r4, r7, r4, lsl #20
   73fc8:	andeq	r4, r7, r4, asr #20
   73fcc:	andeq	r4, r7, r8, lsl #21
   73fd0:	andeq	r4, r7, r0, lsr #21
   73fd4:			; <UNDEFINED> instruction: 0x00074ab8
   73fd8:	ldrdeq	r4, [r7], -r0
   73fdc:	andeq	r4, r7, r0, lsl #22
   73fe0:	andeq	r4, r7, r0, lsr #22
   73fe4:	andeq	r4, r7, ip, lsr #22
   73fe8:	andeq	r4, r7, r8, lsr fp
   73fec:	andeq	r4, r7, r0, lsr #22
   73ff0:	andeq	r4, r7, r8, asr #22
   73ff4:	andeq	r4, r7, ip, ror #22
   73ff8:	andeq	r4, r7, r0, lsr #22
   73ffc:	muleq	r7, ip, fp
   74000:	strdeq	r4, [r7], -r8
   74004:	andeq	r4, r7, ip, lsl lr
   74008:	andeq	r4, r7, ip, lsr #28
   7400c:	andeq	r4, r7, ip, asr #28
   74010:	andeq	r4, r7, ip, ror #28
   74014:	andeq	r4, r7, ip, lsl #29
   74018:	andeq	r4, r7, r4, lsr #29
   7401c:			; <UNDEFINED> instruction: 0x00074eb8
   74020:	andeq	r4, r7, r4, lsr #29
   74024:	andeq	r4, r7, r0, lsl pc
   74028:	andeq	r4, r7, r4, asr pc
   7402c:	andeq	r4, r7, r0, lsl #31
   74030:			; <UNDEFINED> instruction: 0x00074fb0
   74034:	ldrdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   74038:	andeq	r5, r7, ip
   7403c:	andeq	r5, r7, ip, lsl r0
   74040:	andeq	r5, r7, r0, asr #32
   74044:	andeq	r5, r7, r4, rrx
   74048:	andeq	r4, r7, r0, lsr #22
   7404c:	andeq	r4, r7, r8, lsr fp
   74050:	andeq	r5, r7, r4, lsr #2
   74054:	andeq	r5, r7, r0, lsr r1
   74058:	andeq	r5, r7, r0, asr r1
   7405c:	andeq	r5, r7, r0, ror #2
   74060:	andeq	r5, r7, r0, ror r1
   74064:	andeq	r5, r7, r8, lsl #3
   74068:	andeq	r5, r7, r4, lsr #3
   7406c:			; <UNDEFINED> instruction: 0x000751b0
   74070:			; <UNDEFINED> instruction: 0x000751bc
   74074:	andeq	r5, r7, ip, asr #3
   74078:	ldrdeq	r5, [r7], -ip
   7407c:	andeq	r5, r7, r8, ror #3
   74080:	strdeq	r5, [r7], -r4
   74084:	andeq	r4, r7, r0, lsr #22
   74088:	andeq	r5, r7, r4, lsl #4
   7408c:	andeq	r5, r7, r0, lsl r2
   74090:	andeq	r4, r7, ip, lsl lr
   74094:	andeq	r5, r7, ip, lsl r2
   74098:	andeq	r4, r7, ip, lsl #29
   7409c:	andeq	r5, r7, r8, lsr #4
   740a0:	andeq	r5, r7, ip, asr #4
   740a4:	andeq	r5, r7, r8, lsl #5
   740a8:	muleq	r7, r8, r2
   740ac:	andeq	r4, r7, r0, lsr #22
   740b0:	ldrdeq	r5, [r7], -r8
   740b4:	andeq	r5, r7, r4, ror #5
   740b8:	ldrdeq	r5, [r7], -r8
   740bc:	strdeq	r5, [r7], -r4
   740c0:	strdeq	r5, [r7], -r4
   740c4:	andeq	r5, r7, r4, lsl #6
   740c8:	andeq	r5, r7, r4, lsl r3
   740cc:	andeq	r5, r7, r4, lsl #4
   740d0:	andeq	r4, r7, r0, lsr #22
   740d4:	andeq	r5, r7, r0, lsr r3
   740d8:	andeq	r5, r7, r4, lsl r5
   740dc:	andeq	r5, r7, r0, lsr r5
   740e0:	andeq	r5, r7, r4, ror r5
   740e4:			; <UNDEFINED> instruction: 0x000755b0
   740e8:	andeq	r5, r7, r0, lsr #13
   740ec:			; <UNDEFINED> instruction: 0x000756b0
   740f0:	andeq	r5, r7, r0, lsr #13
   740f4:			; <UNDEFINED> instruction: 0x000756bc
   740f8:	andeq	r5, r7, ip, lsl #14
   740fc:	andeq	r5, r7, r4, asr #14
   74100:	andeq	r5, r7, r4, lsr #15
   74104:			; <UNDEFINED> instruction: 0x000757b4
   74108:	andeq	r4, r7, r0, lsr #22
   7410c:	andeq	r5, r7, r4, asr #15
   74110:	ldrdeq	r5, [r7], -r0
   74114:	andeq	r5, r7, r4, ror #16
   74118:	andeq	r5, r7, ip, lsl #17
   7411c:	andeq	r5, r7, r0, lsl #18
   74120:	andeq	r4, r7, ip, lsl lr
   74124:	andeq	r5, r7, r8, lsl r9
   74128:	andeq	r5, r7, r0, lsr r9
   7412c:	andeq	r5, r7, ip, ror r9
   74130:			; <UNDEFINED> instruction: 0x000759b0
   74134:			; <UNDEFINED> instruction: 0x000759bc
   74138:	andeq	r5, r7, ip, lsl #20
   7413c:	andeq	r5, r7, r8, lsl #21
   74140:	andeq	r5, r7, r8, asr #21
   74144:	andeq	r5, r7, r4, asr ip
   74148:	andeq	r5, r7, r0, lsl #18
   7414c:	andeq	r5, r7, r4, ror #24
   74150:	andeq	r5, r7, r4, lsl #25
   74154:	muleq	r7, r4, ip
   74158:			; <UNDEFINED> instruction: 0x00075cb0
   7415c:	andeq	r5, r7, ip, asr #25
   74160:	andeq	r5, r7, r8, ror #25
   74164:	strdeq	r5, [r7], -r8
   74168:	andeq	r5, r7, r4, asr ip
   7416c:	andeq	r5, r7, r4, lsl #26
   74170:	andeq	r5, r7, ip, lsl sp
   74174:	andeq	r5, r7, r0, lsr sp
   74178:	andeq	r5, r7, ip, lsr sp
   7417c:	andeq	r5, r7, r4, asr #15
   74180:	andeq	r5, r7, r8, asr #26
   74184:	andeq	r5, r7, r8, asr sp
   74188:	andeq	r5, r7, ip, ror sp
   7418c:	andeq	r5, r7, r0, lsr #27
   74190:			; <UNDEFINED> instruction: 0x00075db0
   74194:	andeq	r5, r7, r0, asr #27
   74198:	andeq	r5, r7, r4, asr #15
   7419c:	andeq	r5, r7, r8, asr #26
   741a0:	strdeq	r5, [r7], -r8
   741a4:	andeq	r5, r7, r8, ror #25
   741a8:	andeq	r5, r7, ip, asr #27
   741ac:	ldrdeq	r5, [r7], -ip
   741b0:	strdeq	r5, [r7], -r4
   741b4:	andeq	r5, r7, ip, lsl #28
   741b8:	andeq	r5, r7, r4, lsr #28
   741bc:	strdeq	r5, [r7], -r8
   741c0:	andeq	r5, r7, r8, ror #25
   741c4:	andeq	r5, r7, r4, ror #28
   741c8:	andeq	r5, r7, r4, ror #29
   741cc:	andeq	r5, r7, r4, lsl pc
   741d0:	andeq	r5, r7, r8, asr #30
   741d4:	andeq	r5, r7, r4, lsl #31
   741d8:	strdeq	r5, [r7], -r4
   741dc:	andeq	r5, r7, r4, lsl #6
   741e0:	andeq	r5, r7, ip, lsr sp
   741e4:			; <UNDEFINED> instruction: 0x00075fbc
   741e8:	andeq	r5, r7, r8, asr #31
   741ec:	andeq	r5, r7, r4, ror #31
   741f0:	andeq	r6, r7, r4
   741f4:	andeq	r6, r7, ip, lsr #32
   741f8:	andeq	r6, r7, r4, asr r0
   741fc:	andeq	r6, r7, r4, asr r0
   74200:	andeq	r6, r7, r8, ror r0
   74204:	strdeq	r6, [r7], -r8
   74208:	andeq	r6, r7, ip, lsr #32
   7420c:	andeq	r6, r7, ip, lsr #32
   74210:			; <UNDEFINED> instruction: 0x000761b0
   74214:	andeq	r6, r7, r0, lsl #10
   74218:	andeq	r6, r7, r4, ror r5
   7421c:			; <UNDEFINED> instruction: 0x000765b4
   74220:	andeq	r6, r7, r4, asr #12
   74224:	andeq	r6, r7, r8, ror r6
   74228:			; <UNDEFINED> instruction: 0x000766b8
   7422c:			; <UNDEFINED> instruction: 0x000766b8
   74230:			; <UNDEFINED> instruction: 0x000766b8
   74234:			; <UNDEFINED> instruction: 0x000766b8
   74238:			; <UNDEFINED> instruction: 0x000766b8
   7423c:			; <UNDEFINED> instruction: 0x000766b8
   74240:			; <UNDEFINED> instruction: 0x000766b8
   74244:			; <UNDEFINED> instruction: 0x000766b8
   74248:	andeq	r6, r7, ip, ror #13
   7424c:	andeq	r6, r7, r0, lsl #14
   74250:	andeq	r6, r7, r0, lsr #14
   74254:	andeq	r6, r7, ip, lsl #15
   74258:	andeq	r6, r7, r8, lsl #16
   7425c:	andeq	r6, r7, ip, lsr r8
   74260:	andeq	r6, r7, r0, ror r8
   74264:	strdeq	r6, [r7], -r0
   74268:	andeq	r6, r7, r0, ror r9
   7426c:	andeq	r6, r7, r0, ror r9
   74270:	andeq	r6, r7, r8, lsr #19
   74274:	andeq	r6, r7, r0, ror #19
   74278:	andeq	r6, r7, r8, lsl sl
   7427c:	andeq	r5, r7, r4, lsl #4
   74280:	andeq	r6, r7, r8, lsr #20
   74284:	andeq	r6, r7, r8, lsl sl
   74288:	andeq	r5, r7, r4, lsl #4
   7428c:	andeq	r6, r7, r8, lsr #21
   74290:	andeq	r6, r7, r8, asr #23
   74294:	andeq	r6, r7, r4, asr #24
   74298:	andeq	r6, r7, r8, asr #25
   7429c:	andeq	r6, r7, r4, lsr #27
   742a0:	andeq	r6, r7, ip, lsl lr
   742a4:			; <UNDEFINED> instruction: 0x00076eb0
   742a8:	andeq	r6, r7, r0, ror #29
   742ac:	andeq	r5, r7, r8, ror #25
   742b0:	strdeq	r5, [r7], -r8
   742b4:	andeq	r4, r7, ip, ror #7
   742b8:	strdeq	r5, [r7], -r8
   742bc:	andeq	r5, r7, r4, asr #15
   742c0:	andeq	r6, r7, r0, lsl pc
   742c4:	andeq	r6, r7, ip, lsr #30
   742c8:	andeq	r6, r7, r8, asr #30
   742cc:	andeq	r6, r7, r8, lsr #31
   742d0:			; <UNDEFINED> instruction: 0x00076fb8
   742d4:	andeq	r5, r7, r4, asr #15
   742d8:	andeq	r6, r7, r4, asr #31
   742dc:	ldrdeq	r6, [r7], -r0
   742e0:	strdeq	r6, [r7], -r8
   742e4:	andeq	r4, r7, r0, lsr #22
   742e8:	andeq	r5, r7, r4, lsl #4
   742ec:	andeq	r7, r7, r0, lsr #32
   742f0:	andeq	r7, r7, r4, lsl #4
   742f4:	andeq	r7, r7, r4, lsl #4
   742f8:			; <UNDEFINED> instruction: 0x000772b4
   742fc:	ldrdeq	r7, [r7], -r4
   74300:	strdeq	r7, [r7], -r8
   74304:	andeq	r7, r7, r8, lsl r3
   74308:	andeq	r7, r7, ip, lsr r3
   7430c:	andeq	r5, r7, r0, lsl #18
   74310:	andeq	r5, r7, r0, lsl #18
   74314:	andeq	r7, r7, ip, asr r3
   74318:	andeq	r7, r7, r0, ror #11
   7431c:	andeq	r7, r7, r8, lsl #22
   74320:	andeq	r7, r7, r8, lsl fp
   74324:	andeq	r7, r7, r8, lsr #22
   74328:	andeq	r7, r7, r4, lsr fp
   7432c:	andeq	r7, r7, r0, asr #22
   74330:	andeq	r7, r7, r0, asr #22
   74334:	andeq	r7, r7, r8, asr fp
   74338:	andeq	r7, r7, r0, ror fp
   7433c:	andeq	r7, r7, ip, ror fp
   74340:	andeq	r7, r7, ip, lsl #23
   74344:	andeq	r7, r7, ip, lsr #23
   74348:			; <UNDEFINED> instruction: 0x00077bb8
   7434c:	ldrdeq	r7, [r7], -ip
   74350:	andeq	r7, r7, ip, ror #23
   74354:	strdeq	r7, [r7], -ip
   74358:	andeq	r7, r7, ip, ror ip
   7435c:	strdeq	r7, [r7], -r0
   74360:	andeq	r7, r7, r4, asr #26
   74364:	muleq	r7, ip, sp
   74368:	andeq	r7, r7, r4, ror #27
   7436c:	andeq	r7, r7, r0, lsr lr
   74370:	andeq	r6, r7, r8, lsr #31
   74374:	andeq	r7, r7, r0, asr #28
   74378:	andeq	r7, r7, r0, asr lr
   7437c:	andeq	r7, r7, ip, ror #30
   74380:	andeq	r7, r7, r0, lsr #31
   74384:	andeq	r7, r7, r0, ror fp
   74388:	andeq	r7, r7, ip, ror fp
   7438c:	ldrdeq	r7, [r7], -r4
   74390:	strdeq	r7, [r7], -r4
   74394:	andeq	r8, r7, ip, ror r1
   74398:	muleq	r7, r0, r1
   7439c:	andeq	r8, r7, r8, lsr #3
   743a0:			; <UNDEFINED> instruction: 0x000785b0
   743a4:	muleq	r7, r0, r8
   743a8:	muleq	r7, ip, sl
   743ac:	andeq	r8, r7, ip, lsr #21
   743b0:	andeq	r8, r7, r0, asr #21
   743b4:	andeq	r8, r7, r8, asr #23
   743b8:	andeq	r8, r7, r0, ror #23
   743bc:	andeq	r8, r7, r0, ror #23
   743c0:	andeq	r8, r7, r0, ror #23
   743c4:	andeq	r8, r7, ip, lsl #24
   743c8:	andeq	r8, r7, r8, lsl ip
   743cc:	andeq	r8, r7, r8, lsr #24
   743d0:	andeq	r8, r7, r8, lsr ip
   743d4:	andeq	r8, r7, ip, asr ip
   743d8:	mov	r0, sl
   743dc:	bl	356f0 <fputs@plt+0x24558>
   743e0:	b	74458 <fputs@plt+0x632c0>
   743e4:	mov	r3, #1
   743e8:	strb	r3, [fp, #453]	; 0x1c5
   743ec:	add	r3, r9, r8, lsl #1
   743f0:	ldrb	r0, [r3, #3796]	; 0xed4
   743f4:	ldrb	r1, [r3, #3797]	; 0xed5
   743f8:	rsb	r3, r1, r1, lsl #28
   743fc:	lsl	r3, r3, #4
   74400:	ldrh	r2, [r4, r3]
   74404:	lsl	r2, r2, #1
   74408:	ldr	ip, [sp, #36]	; 0x24
   7440c:	ldrsh	r2, [ip, r2]
   74410:	add	ip, r9, #796	; 0x31c
   74414:	add	r2, r0, r2
   74418:	lsl	r2, r2, #1
   7441c:	ldrh	r2, [ip, r2]
   74420:	ldr	ip, [pc, #2736]	; 74ed8 <fputs@plt+0x63d40>
   74424:	cmp	r2, ip
   74428:	bgt	78c80 <fputs@plt+0x67ae8>
   7442c:	cmp	r2, #440	; 0x1b8
   74430:	addge	r2, r2, #324	; 0x144
   74434:	addge	r2, r2, #2
   74438:	sub	ip, r1, #1
   7443c:	ldr	r1, [sl]
   74440:	sub	r1, r1, ip
   74444:	str	r1, [sl]
   74448:	add	r3, r3, #16
   7444c:	add	r1, r4, r3
   74450:	strh	r2, [r4, r3]
   74454:	strb	r0, [r1, #2]
   74458:	ldr	r3, [sp, #32]
   7445c:	cmp	r3, #251	; 0xfb
   74460:	beq	74560 <fputs@plt+0x633c8>
   74464:	ldr	r3, [sl]
   74468:	cmp	r3, #0
   7446c:	blt	74560 <fputs@plt+0x633c8>
   74470:	ldrb	r5, [sp, #32]
   74474:	ldr	r7, [sl]
   74478:	add	r3, sl, r7, lsl #4
   7447c:	ldrh	r4, [r3, #8]
   74480:	ldr	r3, [pc, #2640]	; 74ed8 <fputs@plt+0x63d40>
   74484:	cmp	r4, r3
   74488:	bgt	74510 <fputs@plt+0x63378>
   7448c:	lsl	r3, r4, #1
   74490:	ldrsh	r2, [r6, r3]
   74494:	mov	r3, r5
   74498:	ldr	ip, [pc, #2620]	; 74edc <fputs@plt+0x63d44>
   7449c:	cmn	r2, #72	; 0x48
   744a0:	beq	73f10 <fputs@plt+0x62d78>
   744a4:	mov	r1, r3
   744a8:	add	r0, r2, r3
   744ac:	cmp	r0, ip
   744b0:	bhi	744c4 <fputs@plt+0x6332c>
   744b4:	add	lr, r9, r0
   744b8:	ldrb	lr, [lr, #-776]	; 0xfffffcf8
   744bc:	cmp	lr, r3
   744c0:	beq	73f30 <fputs@plt+0x62d98>
   744c4:	cmp	r3, #0
   744c8:	beq	74504 <fputs@plt+0x6336c>
   744cc:	cmp	r3, #69	; 0x45
   744d0:	bhi	744e4 <fputs@plt+0x6334c>
   744d4:	add	r1, r9, r1
   744d8:	ldrb	r3, [r1, #724]	; 0x2d4
   744dc:	cmp	r3, #0
   744e0:	bne	7449c <fputs@plt+0x63304>
   744e4:	add	r2, r2, #70	; 0x46
   744e8:	ldr	r3, [pc, #2540]	; 74edc <fputs@plt+0x63d44>
   744ec:	cmp	r2, r3
   744f0:	bhi	74504 <fputs@plt+0x6336c>
   744f4:	add	r3, r9, r2
   744f8:	ldrb	r3, [r3, #-776]	; 0xfffffcf8
   744fc:	cmp	r3, #70	; 0x46
   74500:	beq	73f20 <fputs@plt+0x62d88>
   74504:	sub	r3, r9, #1648	; 0x670
   74508:	add	r4, r3, r4, lsl #1
   7450c:	ldrh	r4, [r4, #-8]
   74510:	ldr	r3, [pc, #2496]	; 74ed8 <fputs@plt+0x63d40>
   74514:	cmp	r4, r3
   74518:	bhi	73f4c <fputs@plt+0x62db4>
   7451c:	cmp	r4, #440	; 0x1b8
   74520:	addcs	r4, r4, #324	; 0x144
   74524:	addcs	r4, r4, #2
   74528:	ldr	r1, [sp, #88]	; 0x58
   7452c:	ldr	r2, [sp, #92]	; 0x5c
   74530:	add	r7, r7, #1
   74534:	str	r7, [sl]
   74538:	cmp	r7, #99	; 0x63
   7453c:	bgt	73f40 <fputs@plt+0x62da8>
   74540:	lsl	r7, r7, #4
   74544:	add	r3, sl, r7
   74548:	strh	r4, [r3, #8]
   7454c:	strb	r5, [r3, #10]
   74550:	add	r7, r7, #12
   74554:	add	r3, sl, r7
   74558:	str	r1, [sl, r7]
   7455c:	str	r2, [r3, #4]
   74560:	add	sp, sp, #156	; 0x9c
   74564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74568:	mov	r3, #2
   7456c:	strb	r3, [fp, #453]	; 0x1c5
   74570:	b	743ec <fputs@plt+0x63254>
   74574:	ldrb	r3, [fp, #18]
   74578:	cmp	r3, #0
   7457c:	bne	743ec <fputs@plt+0x63254>
   74580:	ldr	r7, [fp]
   74584:	ldrb	r3, [r7, #69]	; 0x45
   74588:	cmp	r3, #0
   7458c:	bne	7459c <fputs@plt+0x63404>
   74590:	ldr	r3, [fp, #68]	; 0x44
   74594:	cmp	r3, #0
   74598:	beq	745b0 <fputs@plt+0x63418>
   7459c:	ldr	r3, [fp, #12]
   745a0:	cmp	r3, #0
   745a4:	moveq	r3, #1
   745a8:	streq	r3, [fp, #12]
   745ac:	b	743ec <fputs@plt+0x63254>
   745b0:	mov	r0, fp
   745b4:	bl	2afc0 <fputs@plt+0x19e28>
   745b8:	subs	r3, r0, #0
   745bc:	str	r3, [sp, #40]	; 0x28
   745c0:	beq	78db8 <fputs@plt+0x67c20>
   745c4:	mov	r5, #61	; 0x3d
   745c8:	mov	r1, r5
   745cc:	ldr	r0, [sp, #40]	; 0x28
   745d0:	bl	234e8 <fputs@plt+0x12350>
   745d4:	subs	r3, r0, #0
   745d8:	str	r3, [sp, #44]	; 0x2c
   745dc:	bne	745c8 <fputs@plt+0x63430>
   745e0:	mov	r1, #21
   745e4:	ldr	r0, [sp, #40]	; 0x28
   745e8:	bl	2afa0 <fputs@plt+0x19e08>
   745ec:	ldrb	r3, [r7, #69]	; 0x45
   745f0:	cmp	r3, #0
   745f4:	bne	78db8 <fputs@plt+0x67c20>
   745f8:	ldr	r3, [fp, #340]	; 0x154
   745fc:	cmp	r3, #0
   74600:	bne	74610 <fputs@plt+0x63478>
   74604:	ldr	r3, [fp, #324]	; 0x144
   74608:	cmp	r3, #0
   7460c:	beq	78dac <fputs@plt+0x67c14>
   74610:	mov	r1, #0
   74614:	ldr	r0, [sp, #40]	; 0x28
   74618:	bl	171a8 <fputs@plt+0x6010>
   7461c:	ldr	r3, [r7, #20]
   74620:	cmp	r3, #0
   74624:	ble	746d8 <fputs@plt+0x63540>
   74628:	add	r3, fp, #344	; 0x158
   7462c:	str	r3, [sp, #48]	; 0x30
   74630:	ldr	r5, [sp, #44]	; 0x2c
   74634:	str	r8, [sp, #56]	; 0x38
   74638:	b	74658 <fputs@plt+0x634c0>
   7463c:	add	r5, r5, #1
   74640:	ldr	r3, [sp, #48]	; 0x30
   74644:	add	r3, r3, #4
   74648:	str	r3, [sp, #48]	; 0x30
   7464c:	ldr	r3, [r7, #20]
   74650:	cmp	r5, r3
   74654:	bge	746d4 <fputs@plt+0x6353c>
   74658:	mov	r3, #1
   7465c:	lsl	r8, r3, r5
   74660:	ldr	r3, [fp, #340]	; 0x154
   74664:	tst	r8, r3
   74668:	beq	7463c <fputs@plt+0x634a4>
   7466c:	mov	r1, r5
   74670:	ldr	r0, [sp, #40]	; 0x28
   74674:	bl	171cc <fputs@plt+0x6034>
   74678:	ldr	r3, [fp, #336]	; 0x150
   7467c:	tst	r8, r3
   74680:	ldr	r3, [r7, #16]
   74684:	add	r3, r3, r5, lsl #4
   74688:	ldr	r3, [r3, #12]
   7468c:	ldr	r3, [r3, #4]
   74690:	str	r3, [sp, #4]
   74694:	ldr	r3, [sp, #48]	; 0x30
   74698:	ldr	r3, [r3]
   7469c:	str	r3, [sp]
   746a0:	movne	r3, #1
   746a4:	moveq	r3, #0
   746a8:	mov	r2, r5
   746ac:	mov	r1, #2
   746b0:	ldr	r0, [sp, #40]	; 0x28
   746b4:	bl	2b01c <fputs@plt+0x19e84>
   746b8:	ldrb	r3, [r7, #149]	; 0x95
   746bc:	cmp	r3, #0
   746c0:	bne	7463c <fputs@plt+0x634a4>
   746c4:	mov	r1, #1
   746c8:	ldr	r0, [sp, #40]	; 0x28
   746cc:	bl	17154 <fputs@plt+0x5fbc>
   746d0:	b	7463c <fputs@plt+0x634a4>
   746d4:	ldr	r8, [sp, #56]	; 0x38
   746d8:	ldr	r3, [fp, #456]	; 0x1c8
   746dc:	cmp	r3, #0
   746e0:	ble	7472c <fputs@plt+0x63594>
   746e4:	ldr	r5, [sp, #44]	; 0x2c
   746e8:	ldr	r3, [fp, #524]	; 0x20c
   746ec:	ldr	r1, [r3, r5, lsl #2]
   746f0:	mov	r0, r7
   746f4:	bl	19990 <fputs@plt+0x87f8>
   746f8:	mvn	r3, #9
   746fc:	str	r3, [sp, #8]
   74700:	str	r0, [sp, #4]
   74704:	mov	r3, #0
   74708:	str	r3, [sp]
   7470c:	mov	r2, r3
   74710:	mov	r1, #149	; 0x95
   74714:	ldr	r0, [sp, #40]	; 0x28
   74718:	bl	2b058 <fputs@plt+0x19ec0>
   7471c:	add	r5, r5, #1
   74720:	ldr	r3, [fp, #456]	; 0x1c8
   74724:	cmp	r5, r3
   74728:	blt	746e8 <fputs@plt+0x63550>
   7472c:	mov	r3, #0
   74730:	str	r3, [fp, #456]	; 0x1c8
   74734:	mov	r0, fp
   74738:	bl	2afc0 <fputs@plt+0x19e28>
   7473c:	str	r0, [sp, #48]	; 0x30
   74740:	ldr	r3, [fp, #404]	; 0x194
   74744:	cmp	r3, #0
   74748:	ble	74794 <fputs@plt+0x635fc>
   7474c:	ldr	r5, [sp, #44]	; 0x2c
   74750:	ldr	r2, [fp, #408]	; 0x198
   74754:	add	r1, r2, r5, lsl #4
   74758:	ldr	r3, [r1, #4]
   7475c:	ldr	r2, [r2, r5, lsl #4]
   74760:	mvn	r0, #1
   74764:	str	r0, [sp, #8]
   74768:	ldr	r0, [r1, #12]
   7476c:	str	r0, [sp, #4]
   74770:	ldrb	r1, [r1, #8]
   74774:	str	r1, [sp]
   74778:	mov	r1, #148	; 0x94
   7477c:	ldr	r0, [sp, #48]	; 0x30
   74780:	bl	2b058 <fputs@plt+0x19ec0>
   74784:	add	r5, r5, #1
   74788:	ldr	r3, [fp, #404]	; 0x194
   7478c:	cmp	r5, r3
   74790:	blt	74750 <fputs@plt+0x635b8>
   74794:	ldr	r3, [fp]
   74798:	str	r3, [sp, #64]	; 0x40
   7479c:	ldr	r3, [fp, #8]
   747a0:	str	r3, [sp, #48]	; 0x30
   747a4:	ldr	r5, [fp, #412]	; 0x19c
   747a8:	cmp	r5, #0
   747ac:	beq	7487c <fputs@plt+0x636e4>
   747b0:	ldr	r3, [pc, #1812]	; 74ecc <fputs@plt+0x63d34>
   747b4:	sub	r3, r3, #3728	; 0xe90
   747b8:	sub	r3, r3, #8
   747bc:	str	r3, [sp, #68]	; 0x44
   747c0:	str	r8, [sp, #56]	; 0x38
   747c4:	str	r4, [sp, #60]	; 0x3c
   747c8:	b	74804 <fputs@plt+0x6366c>
   747cc:	str	r8, [r0, #8]
   747d0:	add	r3, r8, #1
   747d4:	str	r3, [r0, #12]
   747d8:	str	r8, [r0, #52]	; 0x34
   747dc:	str	r4, [r0, #64]	; 0x40
   747e0:	str	r8, [r0, #72]	; 0x48
   747e4:	mov	r2, #16
   747e8:	strb	r2, [r0, #63]	; 0x3f
   747ec:	str	r3, [r0, #88]	; 0x58
   747f0:	str	r8, [r0, #112]	; 0x70
   747f4:	str	r8, [r0, #168]	; 0xa8
   747f8:	ldr	r5, [r5]
   747fc:	cmp	r5, #0
   74800:	beq	74874 <fputs@plt+0x636dc>
   74804:	ldr	r2, [r5, #8]
   74808:	ldr	r8, [r5, #12]
   7480c:	ldr	r3, [sp, #64]	; 0x40
   74810:	ldr	r3, [r3, #16]
   74814:	add	r3, r3, r2, lsl #4
   74818:	ldr	r3, [r3, #12]
   7481c:	ldr	r3, [r3, #72]	; 0x48
   74820:	mov	r1, #54	; 0x36
   74824:	str	r1, [sp]
   74828:	mov	r1, #0
   7482c:	mov	r0, fp
   74830:	bl	37c7c <fputs@plt+0x26ae4>
   74834:	sub	r4, r8, #1
   74838:	ldr	r3, [r5, #4]
   7483c:	ldr	r2, [r3]
   74840:	mov	r1, r4
   74844:	ldr	r0, [sp, #48]	; 0x30
   74848:	bl	2b094 <fputs@plt+0x19efc>
   7484c:	mov	r3, #0
   74850:	ldr	r2, [sp, #68]	; 0x44
   74854:	mov	r1, #10
   74858:	ldr	r0, [sp, #48]	; 0x30
   7485c:	bl	2c5c4 <fputs@plt+0x1b42c>
   74860:	cmp	r0, #0
   74864:	bne	747cc <fputs@plt+0x63634>
   74868:	ldr	r8, [sp, #56]	; 0x38
   7486c:	ldr	r4, [sp, #60]	; 0x3c
   74870:	b	7487c <fputs@plt+0x636e4>
   74874:	ldr	r8, [sp, #56]	; 0x38
   74878:	ldr	r4, [sp, #60]	; 0x3c
   7487c:	ldr	r5, [fp, #324]	; 0x144
   74880:	cmp	r5, #0
   74884:	beq	748e8 <fputs@plt+0x63750>
   74888:	mov	r3, #0
   7488c:	strb	r3, [fp, #23]
   74890:	ldr	r3, [r5]
   74894:	cmp	r3, #0
   74898:	ble	748e8 <fputs@plt+0x63750>
   7489c:	mov	r3, #0
   748a0:	str	r3, [sp, #48]	; 0x30
   748a4:	ldr	r3, [r5, #4]
   748a8:	ldr	r1, [sp, #48]	; 0x30
   748ac:	add	r2, r3, r1
   748b0:	ldr	r2, [r2, #16]
   748b4:	ldr	r1, [r3, r1]
   748b8:	mov	r0, fp
   748bc:	bl	5ae58 <fputs@plt+0x49cc0>
   748c0:	ldr	r3, [sp, #44]	; 0x2c
   748c4:	add	r3, r3, #1
   748c8:	mov	r0, r3
   748cc:	str	r3, [sp, #44]	; 0x2c
   748d0:	ldr	r2, [sp, #48]	; 0x30
   748d4:	add	r3, r2, #20
   748d8:	str	r3, [sp, #48]	; 0x30
   748dc:	ldr	r3, [r5]
   748e0:	cmp	r0, r3
   748e4:	blt	748a4 <fputs@plt+0x6370c>
   748e8:	mov	r1, #1
   748ec:	ldr	r0, [sp, #40]	; 0x28
   748f0:	bl	2b758 <fputs@plt+0x1a5c0>
   748f4:	ldr	r3, [fp, #68]	; 0x44
   748f8:	cmp	r3, #0
   748fc:	bne	78db8 <fputs@plt+0x67c20>
   74900:	ldrb	r3, [r7, #69]	; 0x45
   74904:	cmp	r3, #0
   74908:	bne	78db8 <fputs@plt+0x67c20>
   7490c:	ldr	r3, [fp, #412]	; 0x19c
   74910:	cmp	r3, #0
   74914:	beq	74928 <fputs@plt+0x63790>
   74918:	ldr	r3, [fp, #72]	; 0x48
   7491c:	cmp	r3, #0
   74920:	moveq	r3, #1
   74924:	streq	r3, [fp, #72]	; 0x48
   74928:	mov	r1, fp
   7492c:	ldr	r0, [sp, #40]	; 0x28
   74930:	bl	1fe18 <fputs@plt+0xec80>
   74934:	mov	r3, #101	; 0x65
   74938:	str	r3, [fp, #12]
   7493c:	b	743ec <fputs@plt+0x63254>
   74940:	ldr	r3, [r4, #-12]
   74944:	str	r3, [sp, #40]	; 0x28
   74948:	ldr	r7, [fp]
   7494c:	mov	r3, #0
   74950:	str	r3, [sp]
   74954:	ldr	r2, [pc, #1412]	; 74ee0 <fputs@plt+0x63d48>
   74958:	mov	r1, #22
   7495c:	mov	r0, fp
   74960:	bl	3573c <fputs@plt+0x245a4>
   74964:	subs	r5, r0, #0
   74968:	bne	743ec <fputs@plt+0x63254>
   7496c:	mov	r0, fp
   74970:	bl	2afc0 <fputs@plt+0x19e28>
   74974:	subs	fp, r0, #0
   74978:	beq	743ec <fputs@plt+0x63254>
   7497c:	ldr	r2, [sp, #40]	; 0x28
   74980:	cmp	r2, #7
   74984:	beq	749d8 <fputs@plt+0x63840>
   74988:	ldr	r3, [r7, #20]
   7498c:	cmp	r3, #0
   74990:	ble	749d8 <fputs@plt+0x63840>
   74994:	mov	r3, r2
   74998:	cmp	r2, #9
   7499c:	moveq	r3, #2
   749a0:	movne	r3, #1
   749a4:	str	r3, [sp, #40]	; 0x28
   749a8:	ldr	r3, [sp, #40]	; 0x28
   749ac:	mov	r2, r5
   749b0:	mov	r1, #2
   749b4:	mov	r0, fp
   749b8:	bl	2b55c <fputs@plt+0x1a3c4>
   749bc:	mov	r1, r5
   749c0:	mov	r0, fp
   749c4:	bl	171cc <fputs@plt+0x6034>
   749c8:	add	r5, r5, #1
   749cc:	ldr	r3, [r7, #20]
   749d0:	cmp	r5, r3
   749d4:	blt	749a8 <fputs@plt+0x63810>
   749d8:	mov	r1, #1
   749dc:	mov	r0, fp
   749e0:	bl	2afa0 <fputs@plt+0x19e08>
   749e4:	b	743ec <fputs@plt+0x63254>
   749e8:	mov	r3, #7
   749ec:	str	r3, [r4, #20]
   749f0:	b	743ec <fputs@plt+0x63254>
   749f4:	add	r7, sl, r7, lsl #4
   749f8:	ldrb	r3, [r7, #10]
   749fc:	str	r3, [r7, #12]
   74a00:	b	743ec <fputs@plt+0x63254>
   74a04:	mov	r3, #0
   74a08:	str	r3, [sp]
   74a0c:	ldr	r2, [pc, #1232]	; 74ee4 <fputs@plt+0x63d4c>
   74a10:	mov	r1, #22
   74a14:	mov	r0, fp
   74a18:	bl	3573c <fputs@plt+0x245a4>
   74a1c:	cmp	r0, #0
   74a20:	bne	743ec <fputs@plt+0x63254>
   74a24:	mov	r0, fp
   74a28:	bl	2afc0 <fputs@plt+0x19e28>
   74a2c:	cmp	r0, #0
   74a30:	beq	743ec <fputs@plt+0x63254>
   74a34:	mov	r2, #1
   74a38:	mov	r1, r2
   74a3c:	bl	2b4f0 <fputs@plt+0x1a358>
   74a40:	b	743ec <fputs@plt+0x63254>
   74a44:	mov	r3, #0
   74a48:	str	r3, [sp]
   74a4c:	ldr	r2, [pc, #1172]	; 74ee8 <fputs@plt+0x63d50>
   74a50:	mov	r1, #22
   74a54:	mov	r0, fp
   74a58:	bl	3573c <fputs@plt+0x245a4>
   74a5c:	cmp	r0, #0
   74a60:	bne	743ec <fputs@plt+0x63254>
   74a64:	mov	r0, fp
   74a68:	bl	2afc0 <fputs@plt+0x19e28>
   74a6c:	cmp	r0, #0
   74a70:	beq	743ec <fputs@plt+0x63254>
   74a74:	mov	r3, #1
   74a78:	mov	r2, r3
   74a7c:	mov	r1, r3
   74a80:	bl	2b55c <fputs@plt+0x1a3c4>
   74a84:	b	743ec <fputs@plt+0x63254>
   74a88:	add	r2, r5, #12
   74a8c:	add	r2, sl, r2
   74a90:	mov	r1, #0
   74a94:	mov	r0, fp
   74a98:	bl	357ec <fputs@plt+0x24654>
   74a9c:	b	743ec <fputs@plt+0x63254>
   74aa0:	add	r2, r5, #12
   74aa4:	add	r2, sl, r2
   74aa8:	mov	r1, #1
   74aac:	mov	r0, fp
   74ab0:	bl	357ec <fputs@plt+0x24654>
   74ab4:	b	743ec <fputs@plt+0x63254>
   74ab8:	add	r2, r5, #12
   74abc:	add	r2, sl, r2
   74ac0:	mov	r1, #2
   74ac4:	mov	r0, fp
   74ac8:	bl	357ec <fputs@plt+0x24654>
   74acc:	b	743ec <fputs@plt+0x63254>
   74ad0:	add	r2, r5, #12
   74ad4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   74ad8:	str	r3, [sp, #8]
   74adc:	mov	r3, #0
   74ae0:	str	r3, [sp, #4]
   74ae4:	str	r3, [sp]
   74ae8:	ldr	r3, [r4, #-60]	; 0xffffffc4
   74aec:	add	r2, sl, r2
   74af0:	sub	r1, r4, #12
   74af4:	mov	r0, fp
   74af8:	bl	69538 <fputs@plt+0x583a0>
   74afc:	b	743ec <fputs@plt+0x63254>
   74b00:	ldrb	r3, [fp, #24]
   74b04:	add	r3, r3, #1
   74b08:	strb	r3, [fp, #24]
   74b0c:	ldr	r2, [fp]
   74b10:	ldr	r3, [r2, #256]	; 0x100
   74b14:	add	r3, r3, #1
   74b18:	str	r3, [r2, #256]	; 0x100
   74b1c:	b	743ec <fputs@plt+0x63254>
   74b20:	mov	r3, #0
   74b24:	str	r3, [r4, #20]
   74b28:	b	743ec <fputs@plt+0x63254>
   74b2c:	mov	r3, #1
   74b30:	str	r3, [r4, #-28]	; 0xffffffe4
   74b34:	b	743ec <fputs@plt+0x63254>
   74b38:	add	r7, sl, r7, lsl #4
   74b3c:	mov	r3, #1
   74b40:	str	r3, [r7, #12]
   74b44:	b	743ec <fputs@plt+0x63254>
   74b48:	add	r7, sl, r7, lsl #4
   74b4c:	ldrb	r3, [r7, #12]
   74b50:	mov	r2, #0
   74b54:	str	r2, [sp]
   74b58:	sub	r2, r4, #12
   74b5c:	sub	r1, r4, #28
   74b60:	mov	r0, fp
   74b64:	bl	7b5e4 <fputs@plt+0x6a44c>
   74b68:	b	743ec <fputs@plt+0x63254>
   74b6c:	add	r7, sl, r7, lsl #4
   74b70:	ldr	r3, [r7, #12]
   74b74:	str	r3, [sp]
   74b78:	mov	r3, #0
   74b7c:	mov	r2, r3
   74b80:	mov	r1, r3
   74b84:	mov	r0, fp
   74b88:	bl	7b5e4 <fputs@plt+0x6a44c>
   74b8c:	ldr	r1, [r7, #12]
   74b90:	ldr	r0, [fp]
   74b94:	bl	23b94 <fputs@plt+0x129fc>
   74b98:	b	743ec <fputs@plt+0x63254>
   74b9c:	add	r3, sl, r7, lsl #4
   74ba0:	ldr	r3, [r3, #16]
   74ba4:	cmp	r3, #5
   74ba8:	beq	74bd0 <fputs@plt+0x63a38>
   74bac:	mov	r3, #0
   74bb0:	str	r3, [r4, #-12]
   74bb4:	add	r7, sl, r7, lsl #4
   74bb8:	ldr	r3, [r7, #12]
   74bbc:	ldr	r2, [r7, #16]
   74bc0:	ldr	r1, [pc, #804]	; 74eec <fputs@plt+0x63d54>
   74bc4:	mov	r0, fp
   74bc8:	bl	35674 <fputs@plt+0x244dc>
   74bcc:	b	743ec <fputs@plt+0x63254>
   74bd0:	add	r3, sl, r7, lsl #4
   74bd4:	mov	r2, #5
   74bd8:	ldr	r1, [pc, #784]	; 74ef0 <fputs@plt+0x63d58>
   74bdc:	ldr	r0, [r3, #12]
   74be0:	bl	26fe0 <fputs@plt+0x15e48>
   74be4:	cmp	r0, #0
   74be8:	moveq	r3, #96	; 0x60
   74bec:	streq	r3, [r4, #-12]
   74bf0:	beq	743ec <fputs@plt+0x63254>
   74bf4:	b	74bac <fputs@plt+0x63a14>
   74bf8:	ldr	r3, [fp]
   74bfc:	mov	r2, r3
   74c00:	str	r3, [sp, #48]	; 0x30
   74c04:	ldr	r3, [fp, #488]	; 0x1e8
   74c08:	str	r3, [sp, #44]	; 0x2c
   74c0c:	cmp	r3, #0
   74c10:	beq	743ec <fputs@plt+0x63254>
   74c14:	ldrsh	r3, [r3, #34]	; 0x22
   74c18:	add	r3, r3, #1
   74c1c:	ldr	r2, [r2, #100]	; 0x64
   74c20:	cmp	r3, r2
   74c24:	bgt	74d74 <fputs@plt+0x63bdc>
   74c28:	add	r3, sl, r7, lsl #4
   74c2c:	ldr	r3, [r3, #16]
   74c30:	add	r3, r3, #2
   74c34:	ldr	r2, [r4, #-8]
   74c38:	add	r2, r3, r2
   74c3c:	mov	r3, #0
   74c40:	ldr	r0, [sp, #48]	; 0x30
   74c44:	bl	13c08 <fputs@plt+0x2a70>
   74c48:	subs	r3, r0, #0
   74c4c:	mov	r5, r3
   74c50:	str	r3, [sp, #40]	; 0x28
   74c54:	beq	743ec <fputs@plt+0x63254>
   74c58:	ldr	r2, [r4, #-8]
   74c5c:	ldr	r1, [r4, #-12]
   74c60:	mov	r0, r3
   74c64:	bl	11000 <memcpy@plt>
   74c68:	ldr	r3, [r4, #-8]
   74c6c:	mov	r2, #0
   74c70:	strb	r2, [r5, r3]
   74c74:	mov	r0, r5
   74c78:	bl	13e24 <fputs@plt+0x2c8c>
   74c7c:	ldr	r1, [sp, #44]	; 0x2c
   74c80:	ldrsh	r3, [r1, #34]	; 0x22
   74c84:	str	r3, [sp, #60]	; 0x3c
   74c88:	mov	r2, r3
   74c8c:	cmp	r3, #0
   74c90:	ble	74cd4 <fputs@plt+0x63b3c>
   74c94:	ldr	r3, [r1, #4]
   74c98:	mov	r5, #0
   74c9c:	str	r8, [sp, #56]	; 0x38
   74ca0:	str	r7, [sp, #64]	; 0x40
   74ca4:	mov	r7, r2
   74ca8:	mov	r8, r3
   74cac:	ldr	r1, [r8, r5, lsl #4]
   74cb0:	ldr	r0, [sp, #40]	; 0x28
   74cb4:	bl	26e94 <fputs@plt+0x15cfc>
   74cb8:	cmp	r0, #0
   74cbc:	beq	74d8c <fputs@plt+0x63bf4>
   74cc0:	add	r5, r5, #1
   74cc4:	cmp	r7, r5
   74cc8:	bne	74cac <fputs@plt+0x63b14>
   74ccc:	ldr	r8, [sp, #56]	; 0x38
   74cd0:	ldr	r7, [sp, #64]	; 0x40
   74cd4:	ldr	r3, [sp, #60]	; 0x3c
   74cd8:	tst	r3, #7
   74cdc:	bne	74d0c <fputs@plt+0x63b74>
   74ce0:	add	r2, r3, #8
   74ce4:	lsl	r2, r2, #4
   74ce8:	mov	r3, #0
   74cec:	ldr	r1, [sp, #44]	; 0x2c
   74cf0:	ldr	r1, [r1, #4]
   74cf4:	ldr	r0, [sp, #48]	; 0x30
   74cf8:	bl	29144 <fputs@plt+0x17fac>
   74cfc:	cmp	r0, #0
   74d00:	ldrne	r3, [sp, #44]	; 0x2c
   74d04:	strne	r0, [r3, #4]
   74d08:	beq	74db4 <fputs@plt+0x63c1c>
   74d0c:	ldr	r3, [sp, #44]	; 0x2c
   74d10:	ldrsh	r1, [r3, #34]	; 0x22
   74d14:	ldr	r2, [r3, #4]
   74d18:	add	r5, r2, r1, lsl #4
   74d1c:	mov	r3, #0
   74d20:	str	r3, [r5, #4]
   74d24:	str	r3, [r5, #8]
   74d28:	str	r3, [r5, #12]
   74d2c:	ldr	r3, [sp, #40]	; 0x28
   74d30:	str	r3, [r2, r1, lsl #4]
   74d34:	add	r3, sl, r7, lsl #4
   74d38:	ldr	r3, [r3, #16]
   74d3c:	str	r3, [sp, #48]	; 0x30
   74d40:	cmp	r3, #0
   74d44:	bne	74dc4 <fputs@plt+0x63c2c>
   74d48:	mov	r3, #65	; 0x41
   74d4c:	strb	r3, [r5, #13]
   74d50:	mov	r3, #1
   74d54:	strb	r3, [r5, #14]
   74d58:	ldr	r2, [sp, #44]	; 0x2c
   74d5c:	ldrh	r3, [r2, #34]	; 0x22
   74d60:	add	r3, r3, #1
   74d64:	strh	r3, [r2, #34]	; 0x22
   74d68:	mov	r3, #0
   74d6c:	str	r3, [fp, #332]	; 0x14c
   74d70:	b	743ec <fputs@plt+0x63254>
   74d74:	ldr	r3, [sp, #44]	; 0x2c
   74d78:	ldr	r2, [r3]
   74d7c:	ldr	r1, [pc, #368]	; 74ef4 <fputs@plt+0x63d5c>
   74d80:	mov	r0, fp
   74d84:	bl	35674 <fputs@plt+0x244dc>
   74d88:	b	743ec <fputs@plt+0x63254>
   74d8c:	ldr	r8, [sp, #56]	; 0x38
   74d90:	ldr	r5, [sp, #40]	; 0x28
   74d94:	mov	r2, r5
   74d98:	ldr	r1, [pc, #344]	; 74ef8 <fputs@plt+0x63d60>
   74d9c:	mov	r0, fp
   74da0:	bl	35674 <fputs@plt+0x244dc>
   74da4:	mov	r1, r5
   74da8:	ldr	r0, [sp, #48]	; 0x30
   74dac:	bl	1fc00 <fputs@plt+0xea68>
   74db0:	b	743ec <fputs@plt+0x63254>
   74db4:	ldr	r1, [sp, #40]	; 0x28
   74db8:	ldr	r0, [sp, #48]	; 0x30
   74dbc:	bl	1fc00 <fputs@plt+0xea68>
   74dc0:	b	743ec <fputs@plt+0x63254>
   74dc4:	ldr	r0, [sp, #40]	; 0x28
   74dc8:	bl	1b3e0 <fputs@plt+0xa248>
   74dcc:	add	r0, r0, #1
   74dd0:	ldr	r3, [sp, #40]	; 0x28
   74dd4:	add	r3, r3, r0
   74dd8:	add	r7, sl, r7, lsl #4
   74ddc:	ldr	r2, [sp, #48]	; 0x30
   74de0:	ldr	r1, [r7, #12]
   74de4:	str	r3, [sp, #40]	; 0x28
   74de8:	mov	r0, r3
   74dec:	bl	11000 <memcpy@plt>
   74df0:	ldr	r3, [r7, #16]
   74df4:	mov	r2, #0
   74df8:	ldr	r0, [sp, #40]	; 0x28
   74dfc:	strb	r2, [r0, r3]
   74e00:	add	r1, r5, #14
   74e04:	bl	1874c <fputs@plt+0x75b4>
   74e08:	strb	r0, [r5, #13]
   74e0c:	ldrb	r3, [r5, #15]
   74e10:	orr	r3, r3, #4
   74e14:	strb	r3, [r5, #15]
   74e18:	b	74d58 <fputs@plt+0x63bc0>
   74e1c:	mov	r3, #0
   74e20:	str	r3, [r4, #24]
   74e24:	str	r3, [r4, #20]
   74e28:	b	743ec <fputs@plt+0x63254>
   74e2c:	add	r7, sl, r7, lsl #4
   74e30:	ldr	r3, [r7, #12]
   74e34:	ldr	r2, [r7, #16]
   74e38:	add	r3, r3, r2
   74e3c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   74e40:	sub	r3, r3, r2
   74e44:	str	r3, [r4, #-40]	; 0xffffffd8
   74e48:	b	743ec <fputs@plt+0x63254>
   74e4c:	add	r7, sl, r7, lsl #4
   74e50:	ldr	r3, [r7, #12]
   74e54:	ldr	r2, [r7, #16]
   74e58:	add	r3, r3, r2
   74e5c:	ldr	r2, [r4, #-76]	; 0xffffffb4
   74e60:	sub	r3, r3, r2
   74e64:	str	r3, [r4, #-72]	; 0xffffffb8
   74e68:	b	743ec <fputs@plt+0x63254>
   74e6c:	add	r7, sl, r7, lsl #4
   74e70:	ldr	r3, [r7, #12]
   74e74:	ldr	r2, [r4, #-12]
   74e78:	sub	r3, r3, r2
   74e7c:	ldr	r2, [r7, #16]
   74e80:	add	r3, r3, r2
   74e84:	str	r3, [r4, #-8]
   74e88:	b	743ec <fputs@plt+0x63254>
   74e8c:	add	r3, sl, r7, lsl #4
   74e90:	add	fp, fp, #328	; 0x148
   74e94:	add	r3, r3, #12
   74e98:	ldm	r3, {r0, r1}
   74e9c:	stm	fp, {r0, r1}
   74ea0:	b	743ec <fputs@plt+0x63254>
   74ea4:	add	r1, r5, #12
   74ea8:	add	r1, sl, r1
   74eac:	mov	r0, fp
   74eb0:	bl	36048 <fputs@plt+0x24eb0>
   74eb4:	b	743ec <fputs@plt+0x63254>
   74eb8:	sub	r1, r4, #12
   74ebc:	mov	r0, fp
   74ec0:	bl	36048 <fputs@plt+0x24eb0>
   74ec4:	b	743ec <fputs@plt+0x63254>
   74ec8:	andeq	r3, r8, r8, lsr #7
   74ecc:	andeq	r5, r8, r0, lsr #7
   74ed0:	andeq	r0, r0, r4, lsl r5
   74ed4:	andeq	r0, r0, sp, lsl #2
   74ed8:	andeq	r0, r0, lr, asr #7
   74edc:	ldrdeq	r0, [r0], -sl
   74ee0:	andeq	r7, r8, r8, ror #12
   74ee4:	andeq	r7, r8, r0, ror r6
   74ee8:	andeq	r7, r8, r8, ror r6
   74eec:	andeq	r7, r8, r4, lsl #13
   74ef0:	strdeq	r8, [r8], -r4
   74ef4:	andeq	r7, r8, r0, lsr #13
   74ef8:			; <UNDEFINED> instruction: 0x000876b8
   74efc:	ldrdeq	r7, [r8], -r4
   74f00:	andeq	r7, r8, r4, lsr r0
   74f04:			; <UNDEFINED> instruction: 0x000813b0
   74f08:	strdeq	r7, [r8], -r8
   74f0c:	andeq	r7, r8, r4, lsl #14
   74f10:	add	r3, sl, r7, lsl #4
   74f14:	ldr	r2, [r3, #12]
   74f18:	mov	r3, #0
   74f1c:	str	r3, [sp]
   74f20:	mov	r1, #155	; 0x9b
   74f24:	mov	r0, fp
   74f28:	bl	35ea4 <fputs@plt+0x24d0c>
   74f2c:	str	r0, [sp, #116]	; 0x74
   74f30:	ldr	r3, [r4, #-12]
   74f34:	str	r3, [sp, #120]	; 0x78
   74f38:	add	r7, sl, r7, lsl #4
   74f3c:	ldr	r3, [r7, #20]
   74f40:	str	r3, [sp, #124]	; 0x7c
   74f44:	add	r1, sp, #116	; 0x74
   74f48:	mov	r0, fp
   74f4c:	bl	36048 <fputs@plt+0x24eb0>
   74f50:	b	743ec <fputs@plt+0x63254>
   74f54:	ldr	r3, [r4, #8]
   74f58:	str	r3, [sp]
   74f5c:	ldr	r3, [r4, #4]
   74f60:	mov	r2, #97	; 0x61
   74f64:	mov	r1, fp
   74f68:	add	r0, sp, #116	; 0x74
   74f6c:	bl	35fbc <fputs@plt+0x24e24>
   74f70:	add	r1, sp, #116	; 0x74
   74f74:	mov	r0, fp
   74f78:	bl	36048 <fputs@plt+0x24eb0>
   74f7c:	b	743ec <fputs@plt+0x63254>
   74f80:	ldr	r3, [fp, #488]	; 0x1e8
   74f84:	cmp	r3, #0
   74f88:	beq	743ec <fputs@plt+0x63254>
   74f8c:	ldrsh	r2, [r3, #34]	; 0x22
   74f90:	cmp	r2, #0
   74f94:	ble	743ec <fputs@plt+0x63254>
   74f98:	ldr	r3, [r3, #4]
   74f9c:	add	r3, r3, r2, lsl #4
   74fa0:	add	r7, sl, r7, lsl #4
   74fa4:	ldr	r2, [r7, #12]
   74fa8:	strb	r2, [r3, #-4]
   74fac:	b	743ec <fputs@plt+0x63254>
   74fb0:	add	r7, sl, r7, lsl #4
   74fb4:	ldr	r3, [r7, #12]
   74fb8:	ldr	r2, [r4, #-28]	; 0xffffffe4
   74fbc:	str	r2, [sp]
   74fc0:	ldr	r2, [r4, #-12]
   74fc4:	mov	r1, #0
   74fc8:	mov	r0, fp
   74fcc:	bl	7b380 <fputs@plt+0x6a1e8>
   74fd0:	b	743ec <fputs@plt+0x63254>
   74fd4:	mov	r1, #0
   74fd8:	str	r1, [sp, #20]
   74fdc:	str	r1, [sp, #16]
   74fe0:	str	r1, [sp, #12]
   74fe4:	str	r1, [sp, #8]
   74fe8:	add	r7, sl, r7, lsl #4
   74fec:	ldr	r3, [r7, #12]
   74ff0:	str	r3, [sp, #4]
   74ff4:	str	r1, [sp]
   74ff8:	mov	r3, r1
   74ffc:	mov	r2, r1
   75000:	mov	r0, fp
   75004:	bl	7a474 <fputs@plt+0x692dc>
   75008:	b	743ec <fputs@plt+0x63254>
   7500c:	ldr	r1, [r4, #-12]
   75010:	mov	r0, fp
   75014:	bl	2cf88 <fputs@plt+0x1bdf0>
   75018:	b	743ec <fputs@plt+0x63254>
   7501c:	add	r7, sl, r7, lsl #4
   75020:	ldr	r3, [r7, #12]
   75024:	str	r3, [sp]
   75028:	ldr	r3, [r4, #-12]
   7502c:	sub	r2, r4, #28
   75030:	mov	r1, #0
   75034:	mov	r0, fp
   75038:	bl	36130 <fputs@plt+0x24f98>
   7503c:	b	743ec <fputs@plt+0x63254>
   75040:	add	r7, sl, r7, lsl #4
   75044:	ldr	r2, [r7, #12]
   75048:	ldr	r3, [fp, #488]	; 0x1e8
   7504c:	cmp	r3, #0
   75050:	beq	743ec <fputs@plt+0x63254>
   75054:	ldr	r3, [r3, #16]
   75058:	cmp	r3, #0
   7505c:	strbne	r2, [r3, #24]
   75060:	b	743ec <fputs@plt+0x63254>
   75064:	add	r1, r5, #12
   75068:	add	r1, sl, r1
   7506c:	ldr	r7, [fp, #488]	; 0x1e8
   75070:	cmp	r7, #0
   75074:	beq	743ec <fputs@plt+0x63254>
   75078:	ldrsh	r5, [r7, #34]	; 0x22
   7507c:	ldr	r3, [fp]
   75080:	str	r3, [sp, #40]	; 0x28
   75084:	mov	r0, r3
   75088:	bl	1cfc0 <fputs@plt+0xbe28>
   7508c:	subs	r2, r0, #0
   75090:	beq	743ec <fputs@plt+0x63254>
   75094:	str	r2, [sp, #44]	; 0x2c
   75098:	mov	r1, r2
   7509c:	mov	r0, fp
   750a0:	bl	37b2c <fputs@plt+0x26994>
   750a4:	cmp	r0, #0
   750a8:	beq	75114 <fputs@plt+0x63f7c>
   750ac:	sub	r5, r5, #1
   750b0:	lsl	fp, r5, #4
   750b4:	ldr	r3, [r7, #4]
   750b8:	add	r3, r3, fp
   750bc:	ldr	r1, [r3, #8]
   750c0:	ldr	r0, [sp, #40]	; 0x28
   750c4:	bl	1fc00 <fputs@plt+0xea68>
   750c8:	ldr	r3, [r7, #4]
   750cc:	add	r3, r3, fp
   750d0:	ldr	r2, [sp, #44]	; 0x2c
   750d4:	str	r2, [r3, #8]
   750d8:	ldr	r3, [r7, #8]
   750dc:	cmp	r3, #0
   750e0:	beq	743ec <fputs@plt+0x63254>
   750e4:	ldr	r2, [r3, #4]
   750e8:	ldrsh	r2, [r2]
   750ec:	cmp	r5, r2
   750f0:	ldreq	r1, [r3, #32]
   750f4:	ldreq	r2, [r7, #4]
   750f8:	addeq	r2, r2, fp
   750fc:	ldreq	r2, [r2, #8]
   75100:	streq	r2, [r1]
   75104:	ldr	r3, [r3, #20]
   75108:	cmp	r3, #0
   7510c:	bne	750e4 <fputs@plt+0x63f4c>
   75110:	b	743ec <fputs@plt+0x63254>
   75114:	ldr	r1, [sp, #44]	; 0x2c
   75118:	ldr	r0, [sp, #40]	; 0x28
   7511c:	bl	1fc00 <fputs@plt+0xea68>
   75120:	b	743ec <fputs@plt+0x63254>
   75124:	mov	r3, #0
   75128:	str	r3, [r4, #20]
   7512c:	b	743ec <fputs@plt+0x63254>
   75130:	add	r7, sl, r7, lsl #4
   75134:	ldr	r2, [r7, #16]
   75138:	ldr	r3, [r4, #-12]
   7513c:	bic	r3, r3, r2
   75140:	ldr	r2, [r7, #12]
   75144:	orr	r3, r3, r2
   75148:	str	r3, [r4, #-12]
   7514c:	b	743ec <fputs@plt+0x63254>
   75150:	mov	r3, #0
   75154:	str	r3, [r4, #-12]
   75158:	str	r3, [r4, #-8]
   7515c:	b	743ec <fputs@plt+0x63254>
   75160:	mov	r3, #0
   75164:	str	r3, [r4, #-28]	; 0xffffffe4
   75168:	str	r3, [r4, #-24]	; 0xffffffe8
   7516c:	b	743ec <fputs@plt+0x63254>
   75170:	add	r7, sl, r7, lsl #4
   75174:	ldr	r3, [r7, #12]
   75178:	str	r3, [r4, #-28]	; 0xffffffe4
   7517c:	mov	r3, #255	; 0xff
   75180:	str	r3, [r4, #-24]	; 0xffffffe8
   75184:	b	743ec <fputs@plt+0x63254>
   75188:	add	r7, sl, r7, lsl #4
   7518c:	ldr	r3, [r7, #12]
   75190:	lsl	r3, r3, #8
   75194:	str	r3, [r4, #-28]	; 0xffffffe4
   75198:	mov	r3, #65280	; 0xff00
   7519c:	str	r3, [r4, #-24]	; 0xffffffe8
   751a0:	b	743ec <fputs@plt+0x63254>
   751a4:	mov	r3, #7
   751a8:	str	r3, [r4, #-12]
   751ac:	b	743ec <fputs@plt+0x63254>
   751b0:	mov	r3, #8
   751b4:	str	r3, [r4, #-12]
   751b8:	b	743ec <fputs@plt+0x63254>
   751bc:	add	r7, sl, r7, lsl #4
   751c0:	mov	r3, #9
   751c4:	str	r3, [r7, #12]
   751c8:	b	743ec <fputs@plt+0x63254>
   751cc:	add	r7, sl, r7, lsl #4
   751d0:	mov	r3, #6
   751d4:	str	r3, [r7, #12]
   751d8:	b	743ec <fputs@plt+0x63254>
   751dc:	mov	r3, #0
   751e0:	str	r3, [r4, #-12]
   751e4:	b	743ec <fputs@plt+0x63254>
   751e8:	mov	r3, #0
   751ec:	str	r3, [r4, #-28]	; 0xffffffe4
   751f0:	b	743ec <fputs@plt+0x63254>
   751f4:	add	r7, sl, r7, lsl #4
   751f8:	ldr	r3, [r7, #12]
   751fc:	str	r3, [r4, #-12]
   75200:	b	743ec <fputs@plt+0x63254>
   75204:	mov	r3, #1
   75208:	str	r3, [r4, #-12]
   7520c:	b	743ec <fputs@plt+0x63254>
   75210:	mov	r3, #0
   75214:	str	r3, [r4, #-12]
   75218:	b	743ec <fputs@plt+0x63254>
   7521c:	mov	r3, #0
   75220:	str	r3, [fp, #332]	; 0x14c
   75224:	b	743ec <fputs@plt+0x63254>
   75228:	add	r7, sl, r7, lsl #4
   7522c:	ldr	r2, [r7, #12]
   75230:	mov	r3, #0
   75234:	str	r3, [sp]
   75238:	ldr	r3, [r4, #-28]	; 0xffffffe4
   7523c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   75240:	mov	r0, fp
   75244:	bl	7b380 <fputs@plt+0x6a1e8>
   75248:	b	743ec <fputs@plt+0x63254>
   7524c:	mov	r1, #0
   75250:	str	r1, [sp, #20]
   75254:	str	r1, [sp, #16]
   75258:	str	r1, [sp, #12]
   7525c:	str	r1, [sp, #8]
   75260:	add	r7, sl, r7, lsl #4
   75264:	ldr	r3, [r7, #12]
   75268:	str	r3, [sp, #4]
   7526c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   75270:	str	r3, [sp]
   75274:	mov	r3, r1
   75278:	mov	r2, r1
   7527c:	mov	r0, fp
   75280:	bl	7a474 <fputs@plt+0x692dc>
   75284:	b	743ec <fputs@plt+0x63254>
   75288:	ldr	r1, [r4, #-28]	; 0xffffffe4
   7528c:	mov	r0, fp
   75290:	bl	2cf88 <fputs@plt+0x1bdf0>
   75294:	b	743ec <fputs@plt+0x63254>
   75298:	ldr	r3, [r4, #-12]
   7529c:	str	r3, [sp]
   752a0:	ldr	r3, [r4, #-28]	; 0xffffffe4
   752a4:	sub	r2, r4, #44	; 0x2c
   752a8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   752ac:	mov	r0, fp
   752b0:	bl	36130 <fputs@plt+0x24f98>
   752b4:	add	r7, sl, r7, lsl #4
   752b8:	ldr	r2, [r7, #12]
   752bc:	ldr	r3, [fp, #488]	; 0x1e8
   752c0:	cmp	r3, #0
   752c4:	beq	743ec <fputs@plt+0x63254>
   752c8:	ldr	r3, [r3, #16]
   752cc:	cmp	r3, #0
   752d0:	strbne	r2, [r3, #24]
   752d4:	b	743ec <fputs@plt+0x63254>
   752d8:	mov	r3, #10
   752dc:	str	r3, [r4, #20]
   752e0:	b	743ec <fputs@plt+0x63254>
   752e4:	add	r7, sl, r7, lsl #4
   752e8:	ldr	r3, [r7, #12]
   752ec:	str	r3, [r4, #-28]	; 0xffffffe4
   752f0:	b	743ec <fputs@plt+0x63254>
   752f4:	add	r7, sl, r7, lsl #4
   752f8:	mov	r3, #4
   752fc:	str	r3, [r7, #12]
   75300:	b	743ec <fputs@plt+0x63254>
   75304:	add	r7, sl, r7, lsl #4
   75308:	mov	r3, #5
   7530c:	str	r3, [r7, #12]
   75310:	b	743ec <fputs@plt+0x63254>
   75314:	add	r7, sl, r7, lsl #4
   75318:	ldr	r3, [r4, #-12]
   7531c:	mov	r2, #0
   75320:	ldr	r1, [r7, #12]
   75324:	mov	r0, fp
   75328:	bl	79df0 <fputs@plt+0x68c58>
   7532c:	b	743ec <fputs@plt+0x63254>
   75330:	ldr	r3, [r4, #-28]	; 0xffffffe4
   75334:	str	r3, [sp, #44]	; 0x2c
   75338:	add	r7, sl, r7, lsl #4
   7533c:	ldr	r3, [r7, #12]
   75340:	str	r3, [sp, #40]	; 0x28
   75344:	ldr	r3, [r4, #-108]	; 0xffffff94
   75348:	ldr	r1, [r4, #-76]	; 0xffffffb4
   7534c:	mov	r2, #0
   75350:	str	r2, [sp, #100]	; 0x64
   75354:	mov	r2, fp
   75358:	ldr	r7, [r2], #444	; 0x1bc
   7535c:	ldrsh	r2, [r2]
   75360:	cmp	r2, #0
   75364:	ble	75390 <fputs@plt+0x641f8>
   75368:	ldr	r1, [pc, #-1140]	; 74efc <fputs@plt+0x63d64>
   7536c:	mov	r0, fp
   75370:	bl	35674 <fputs@plt+0x244dc>
   75374:	ldr	r1, [sp, #40]	; 0x28
   75378:	mov	r0, r7
   7537c:	bl	23b94 <fputs@plt+0x129fc>
   75380:	ldr	r1, [sp, #44]	; 0x2c
   75384:	mov	r0, r7
   75388:	bl	23c38 <fputs@plt+0x12aa0>
   7538c:	b	743ec <fputs@plt+0x63254>
   75390:	sub	r2, r4, #60	; 0x3c
   75394:	mov	r0, r2
   75398:	str	r2, [sp, #48]	; 0x30
   7539c:	sub	r2, r4, #44	; 0x2c
   753a0:	mov	ip, r2
   753a4:	str	r2, [sp, #56]	; 0x38
   753a8:	str	r1, [sp, #8]
   753ac:	mov	r2, #0
   753b0:	str	r2, [sp, #4]
   753b4:	mov	r2, #1
   753b8:	str	r2, [sp]
   753bc:	mov	r2, ip
   753c0:	mov	r1, r0
   753c4:	mov	r0, fp
   753c8:	bl	69538 <fputs@plt+0x583a0>
   753cc:	ldr	r5, [fp, #488]	; 0x1e8
   753d0:	cmp	r5, #0
   753d4:	beq	75374 <fputs@plt+0x641dc>
   753d8:	ldr	r3, [fp, #68]	; 0x44
   753dc:	cmp	r3, #0
   753e0:	bne	75374 <fputs@plt+0x641dc>
   753e4:	add	r3, sp, #100	; 0x64
   753e8:	ldr	r2, [sp, #56]	; 0x38
   753ec:	ldr	r1, [sp, #48]	; 0x30
   753f0:	mov	r0, fp
   753f4:	bl	3588c <fputs@plt+0x246f4>
   753f8:	ldr	r1, [r5, #64]	; 0x40
   753fc:	mov	r0, r7
   75400:	bl	19604 <fputs@plt+0x846c>
   75404:	ldr	r3, [sp, #100]	; 0x64
   75408:	str	r3, [sp]
   7540c:	ldr	r3, [pc, #-1300]	; 74f00 <fputs@plt+0x63d68>
   75410:	mov	r2, r0
   75414:	mov	r1, fp
   75418:	add	r0, sp, #116	; 0x74
   7541c:	bl	184f0 <fputs@plt+0x7358>
   75420:	ldr	r1, [sp, #40]	; 0x28
   75424:	add	r0, sp, #116	; 0x74
   75428:	bl	3662c <fputs@plt+0x25494>
   7542c:	cmp	r0, #0
   75430:	bne	75374 <fputs@plt+0x641dc>
   75434:	mov	r2, #1
   75438:	ldr	r1, [sp, #40]	; 0x28
   7543c:	mov	r0, r7
   75440:	bl	20a84 <fputs@plt+0xf8ec>
   75444:	str	r0, [r5, #12]
   75448:	mov	r2, #1
   7544c:	ldr	r1, [sp, #44]	; 0x2c
   75450:	mov	r0, r7
   75454:	bl	207a0 <fputs@plt+0xf608>
   75458:	str	r0, [r5, #24]
   7545c:	ldrb	r3, [r7, #69]	; 0x45
   75460:	cmp	r3, #0
   75464:	bne	75374 <fputs@plt+0x641dc>
   75468:	add	r3, sp, #104	; 0x68
   7546c:	add	r2, fp, #508	; 0x1fc
   75470:	ldm	r2, {r0, r1}
   75474:	stm	r3, {r0, r1}
   75478:	mov	r3, r0
   7547c:	ldrb	r2, [r0]
   75480:	cmp	r2, #59	; 0x3b
   75484:	ldrne	r2, [sp, #108]	; 0x6c
   75488:	addne	r3, r0, r2
   7548c:	strne	r3, [sp, #104]	; 0x68
   75490:	mov	r3, #0
   75494:	str	r3, [sp, #108]	; 0x6c
   75498:	ldr	r3, [r4, #-124]	; 0xffffff84
   7549c:	ldr	r2, [sp, #104]	; 0x68
   754a0:	sub	r2, r2, r3
   754a4:	sub	r0, r2, #1
   754a8:	add	r1, r3, r0
   754ac:	ldrb	ip, [r3, r0]
   754b0:	ldr	r0, [pc, #-1460]	; 74f04 <fputs@plt+0x63d6c>
   754b4:	add	r0, r0, ip
   754b8:	ldrb	r0, [r0, #320]	; 0x140
   754bc:	tst	r0, #1
   754c0:	beq	754ec <fputs@plt+0x64354>
   754c4:	sub	r2, r2, #2
   754c8:	add	r3, r3, r2
   754cc:	ldr	r0, [pc, #-1488]	; 74f04 <fputs@plt+0x63d6c>
   754d0:	mov	r1, r3
   754d4:	sub	r3, r3, #1
   754d8:	ldrb	r2, [r1]
   754dc:	add	r2, r0, r2
   754e0:	ldrb	r2, [r2, #320]	; 0x140
   754e4:	tst	r2, #1
   754e8:	bne	754d0 <fputs@plt+0x64338>
   754ec:	str	r1, [sp, #104]	; 0x68
   754f0:	mov	r3, #1
   754f4:	str	r3, [sp, #108]	; 0x6c
   754f8:	mov	r1, #0
   754fc:	str	r1, [sp]
   75500:	mov	r3, r1
   75504:	add	r2, sp, #104	; 0x68
   75508:	mov	r0, fp
   7550c:	bl	7b5e4 <fputs@plt+0x6a44c>
   75510:	b	75374 <fputs@plt+0x641dc>
   75514:	add	r7, sl, r7, lsl #4
   75518:	ldr	r3, [r4, #-12]
   7551c:	mov	r2, #1
   75520:	ldr	r1, [r7, #12]
   75524:	mov	r0, fp
   75528:	bl	79df0 <fputs@plt+0x68c58>
   7552c:	b	743ec <fputs@plt+0x63254>
   75530:	mov	r3, #9
   75534:	strb	r3, [sp, #116]	; 0x74
   75538:	mov	r3, #0
   7553c:	strb	r3, [sp, #117]	; 0x75
   75540:	str	r3, [sp, #120]	; 0x78
   75544:	str	r3, [sp, #124]	; 0x7c
   75548:	str	r3, [sp, #128]	; 0x80
   7554c:	str	r3, [sp, #132]	; 0x84
   75550:	add	r7, sl, r7, lsl #4
   75554:	add	r2, sp, #116	; 0x74
   75558:	ldr	r1, [r7, #12]
   7555c:	mov	r0, fp
   75560:	bl	5662c <fputs@plt+0x45494>
   75564:	ldr	r1, [r7, #12]
   75568:	ldr	r0, [fp]
   7556c:	bl	23b94 <fputs@plt+0x129fc>
   75570:	b	743ec <fputs@plt+0x63254>
   75574:	add	r7, sl, r7, lsl #4
   75578:	ldr	r5, [r7, #12]
   7557c:	cmp	r5, #0
   75580:	beq	755a0 <fputs@plt+0x64408>
   75584:	ldr	r3, [r4, #-12]
   75588:	str	r3, [r5, #64]	; 0x40
   7558c:	mov	r1, r5
   75590:	mov	r0, fp
   75594:	bl	372d0 <fputs@plt+0x26138>
   75598:	str	r5, [r4, #-12]
   7559c:	b	743ec <fputs@plt+0x63254>
   755a0:	ldr	r1, [r4, #-12]
   755a4:	ldr	r0, [fp]
   755a8:	bl	24804 <fputs@plt+0x1366c>
   755ac:	b	75598 <fputs@plt+0x64400>
   755b0:	add	r7, sl, r7, lsl #4
   755b4:	ldr	r7, [r7, #12]
   755b8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   755bc:	str	r3, [sp, #40]	; 0x28
   755c0:	cmp	r7, #0
   755c4:	beq	7568c <fputs@plt+0x644f4>
   755c8:	ldr	r3, [r7, #48]	; 0x30
   755cc:	cmp	r3, #0
   755d0:	beq	75644 <fputs@plt+0x644ac>
   755d4:	mov	r5, #0
   755d8:	str	r5, [sp, #120]	; 0x78
   755dc:	mov	r1, r7
   755e0:	mov	r0, fp
   755e4:	bl	372d0 <fputs@plt+0x26138>
   755e8:	str	r5, [sp, #12]
   755ec:	str	r5, [sp, #8]
   755f0:	str	r7, [sp, #4]
   755f4:	add	r3, sp, #116	; 0x74
   755f8:	str	r3, [sp]
   755fc:	mov	r3, r5
   75600:	mov	r2, r5
   75604:	mov	r1, r5
   75608:	mov	r0, fp
   7560c:	bl	3bb80 <fputs@plt+0x2a9e8>
   75610:	str	r5, [sp, #20]
   75614:	str	r5, [sp, #16]
   75618:	str	r5, [sp, #12]
   7561c:	str	r5, [sp, #8]
   75620:	str	r5, [sp, #4]
   75624:	str	r5, [sp]
   75628:	mov	r3, r5
   7562c:	mov	r2, r0
   75630:	mov	r1, r5
   75634:	mov	r0, fp
   75638:	bl	2d00c <fputs@plt+0x1be74>
   7563c:	subs	r7, r0, #0
   75640:	beq	7568c <fputs@plt+0x644f4>
   75644:	ldr	r3, [r4, #-12]
   75648:	strb	r3, [r7, #4]
   7564c:	ldr	r2, [sp, #40]	; 0x28
   75650:	mov	r3, r2
   75654:	str	r2, [r7, #48]	; 0x30
   75658:	cmp	r2, #0
   7565c:	ldrne	r3, [r2, #8]
   75660:	bicne	r3, r3, #512	; 0x200
   75664:	strne	r3, [r2, #8]
   75668:	ldr	r3, [r7, #8]
   7566c:	bic	r3, r3, #512	; 0x200
   75670:	str	r3, [r7, #8]
   75674:	ldr	r3, [r4, #-12]
   75678:	cmp	r3, #116	; 0x74
   7567c:	movne	r3, #1
   75680:	strbne	r3, [fp, #22]
   75684:	str	r7, [r4, #-28]	; 0xffffffe4
   75688:	b	743ec <fputs@plt+0x63254>
   7568c:	ldr	r1, [sp, #40]	; 0x28
   75690:	ldr	r0, [fp]
   75694:	bl	23b94 <fputs@plt+0x129fc>
   75698:	mov	r7, #0
   7569c:	b	75684 <fputs@plt+0x644ec>
   756a0:	add	r7, sl, r7, lsl #4
   756a4:	ldrb	r3, [r7, #10]
   756a8:	str	r3, [r7, #12]
   756ac:	b	743ec <fputs@plt+0x63254>
   756b0:	mov	r3, #116	; 0x74
   756b4:	str	r3, [r4, #-12]
   756b8:	b	743ec <fputs@plt+0x63254>
   756bc:	add	r7, sl, r7, lsl #4
   756c0:	ldr	r3, [r7, #16]
   756c4:	str	r3, [sp, #20]
   756c8:	ldr	r3, [r7, #12]
   756cc:	str	r3, [sp, #16]
   756d0:	ldr	r3, [r4, #-108]	; 0xffffff94
   756d4:	str	r3, [sp, #12]
   756d8:	ldr	r3, [r4, #-12]
   756dc:	str	r3, [sp, #8]
   756e0:	ldr	r3, [r4, #-28]	; 0xffffffe4
   756e4:	str	r3, [sp, #4]
   756e8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   756ec:	str	r3, [sp]
   756f0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   756f4:	ldr	r2, [r4, #-76]	; 0xffffffb4
   756f8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   756fc:	mov	r0, fp
   75700:	bl	2d00c <fputs@plt+0x1be74>
   75704:	str	r0, [r4, #-124]	; 0xffffff84
   75708:	b	743ec <fputs@plt+0x63254>
   7570c:	mov	r2, #0
   75710:	str	r2, [sp, #20]
   75714:	str	r2, [sp, #16]
   75718:	mov	r3, #256	; 0x100
   7571c:	str	r3, [sp, #12]
   75720:	str	r2, [sp, #8]
   75724:	str	r2, [sp, #4]
   75728:	str	r2, [sp]
   7572c:	mov	r3, r2
   75730:	ldr	r1, [r4, #-12]
   75734:	mov	r0, fp
   75738:	bl	2d00c <fputs@plt+0x1be74>
   7573c:	str	r0, [r4, #-44]	; 0xffffffd4
   75740:	b	743ec <fputs@plt+0x63254>
   75744:	ldr	r5, [r4, #-60]	; 0xffffffc4
   75748:	mov	r2, #0
   7574c:	str	r2, [sp, #20]
   75750:	str	r2, [sp, #16]
   75754:	mov	r3, #768	; 0x300
   75758:	str	r3, [sp, #12]
   7575c:	str	r2, [sp, #8]
   75760:	str	r2, [sp, #4]
   75764:	str	r2, [sp]
   75768:	mov	r3, r2
   7576c:	ldr	r1, [r4, #-12]
   75770:	mov	r0, fp
   75774:	bl	2d00c <fputs@plt+0x1be74>
   75778:	cmp	r5, #0
   7577c:	ldrne	r3, [r5, #8]
   75780:	bicne	r3, r3, #512	; 0x200
   75784:	strne	r3, [r5, #8]
   75788:	cmp	r0, #0
   7578c:	movne	r3, #116	; 0x74
   75790:	strbne	r3, [r0, #4]
   75794:	strne	r5, [r0, #48]	; 0x30
   75798:	strne	r0, [r4, #-60]	; 0xffffffc4
   7579c:	streq	r5, [r4, #-60]	; 0xffffffc4
   757a0:	b	743ec <fputs@plt+0x63254>
   757a4:	add	r7, sl, r7, lsl #4
   757a8:	mov	r3, #1
   757ac:	str	r3, [r7, #12]
   757b0:	b	743ec <fputs@plt+0x63254>
   757b4:	add	r7, sl, r7, lsl #4
   757b8:	mov	r3, #2
   757bc:	str	r3, [r7, #12]
   757c0:	b	743ec <fputs@plt+0x63254>
   757c4:	mov	r3, #0
   757c8:	str	r3, [r4, #20]
   757cc:	b	743ec <fputs@plt+0x63254>
   757d0:	ldr	r2, [r4, #-12]
   757d4:	ldr	r1, [r4, #-28]	; 0xffffffe4
   757d8:	mov	r0, fp
   757dc:	bl	2ce34 <fputs@plt+0x1bc9c>
   757e0:	mov	r1, r0
   757e4:	str	r0, [r4, #-28]	; 0xffffffe4
   757e8:	add	r7, sl, r7, lsl #4
   757ec:	ldr	r3, [r7, #16]
   757f0:	cmp	r3, #0
   757f4:	bne	7584c <fputs@plt+0x646b4>
   757f8:	ldr	r2, [r4, #-28]	; 0xffffffe4
   757fc:	cmp	r2, #0
   75800:	beq	743ec <fputs@plt+0x63254>
   75804:	ldr	r7, [fp]
   75808:	ldr	r3, [r2]
   7580c:	add	r3, r3, r3, lsl #2
   75810:	lsl	r3, r3, #2
   75814:	sub	r3, r3, #20
   75818:	ldr	r5, [r2, #4]
   7581c:	add	r5, r5, r3
   75820:	ldr	r1, [r5, #8]
   75824:	mov	r0, r7
   75828:	bl	1fc00 <fputs@plt+0xea68>
   7582c:	ldr	r1, [r4, #-8]
   75830:	ldr	r2, [r4, #-4]
   75834:	sub	r2, r2, r1
   75838:	asr	r3, r2, #31
   7583c:	mov	r0, r7
   75840:	bl	1cf6c <fputs@plt+0xbdd4>
   75844:	str	r0, [r5, #8]
   75848:	b	743ec <fputs@plt+0x63254>
   7584c:	add	r2, r5, #12
   75850:	mov	r3, #1
   75854:	add	r2, sl, r2
   75858:	mov	r0, fp
   7585c:	bl	1d088 <fputs@plt+0xbef0>
   75860:	b	757f8 <fputs@plt+0x64660>
   75864:	mov	r2, #0
   75868:	mov	r1, #158	; 0x9e
   7586c:	ldr	r0, [fp]
   75870:	bl	1d33c <fputs@plt+0xc1a4>
   75874:	mov	r2, r0
   75878:	ldr	r1, [r4, #-12]
   7587c:	mov	r0, fp
   75880:	bl	2ce34 <fputs@plt+0x1bc9c>
   75884:	str	r0, [r4, #-12]
   75888:	b	743ec <fputs@plt+0x63254>
   7588c:	add	r3, r5, #12
   75890:	add	r3, sl, r3
   75894:	str	r3, [sp]
   75898:	mov	r3, #0
   7589c:	mov	r2, r3
   758a0:	mov	r1, #158	; 0x9e
   758a4:	mov	r0, fp
   758a8:	bl	35ea4 <fputs@plt+0x24d0c>
   758ac:	mov	r5, r0
   758b0:	sub	r3, r4, #28
   758b4:	str	r3, [sp]
   758b8:	mov	r3, #0
   758bc:	mov	r2, r3
   758c0:	mov	r1, #27
   758c4:	mov	r0, fp
   758c8:	bl	35ea4 <fputs@plt+0x24d0c>
   758cc:	mov	r3, #0
   758d0:	str	r3, [sp]
   758d4:	mov	r3, r5
   758d8:	mov	r2, r0
   758dc:	mov	r1, #122	; 0x7a
   758e0:	mov	r0, fp
   758e4:	bl	35ea4 <fputs@plt+0x24d0c>
   758e8:	mov	r2, r0
   758ec:	ldr	r1, [r4, #-44]	; 0xffffffd4
   758f0:	mov	r0, fp
   758f4:	bl	2ce34 <fputs@plt+0x1bc9c>
   758f8:	str	r0, [r4, #-44]	; 0xffffffd4
   758fc:	b	743ec <fputs@plt+0x63254>
   75900:	add	r2, sl, r7, lsl #4
   75904:	sub	r3, r4, #12
   75908:	add	r2, r2, #12
   7590c:	ldm	r2, {r0, r1}
   75910:	stm	r3, {r0, r1}
   75914:	b	743ec <fputs@plt+0x63254>
   75918:	mov	r2, #80	; 0x50
   7591c:	mov	r3, #0
   75920:	ldr	r0, [fp]
   75924:	bl	1c1a4 <fputs@plt+0xb00c>
   75928:	str	r0, [r4, #20]
   7592c:	b	743ec <fputs@plt+0x63254>
   75930:	add	r7, sl, r7, lsl #4
   75934:	ldr	r0, [r7, #12]
   75938:	str	r0, [r4, #-12]
   7593c:	cmp	r0, #0
   75940:	beq	743ec <fputs@plt+0x63254>
   75944:	ldr	r3, [r0]
   75948:	sub	r2, r3, #1
   7594c:	cmp	r2, #0
   75950:	ble	75970 <fputs@plt+0x647d8>
   75954:	add	r3, r3, r3, lsl #3
   75958:	add	r3, r0, r3, lsl #3
   7595c:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   75960:	strb	r1, [r3, #-28]	; 0xffffffe4
   75964:	sub	r3, r3, #72	; 0x48
   75968:	subs	r2, r2, #1
   7596c:	bne	7595c <fputs@plt+0x647c4>
   75970:	mov	r3, #0
   75974:	strb	r3, [r0, #44]	; 0x2c
   75978:	b	743ec <fputs@plt+0x63254>
   7597c:	ldr	r2, [r4, #-12]
   75980:	cmp	r2, #0
   75984:	beq	743ec <fputs@plt+0x63254>
   75988:	ldr	r3, [r2]
   7598c:	cmp	r3, #0
   75990:	ble	743ec <fputs@plt+0x63254>
   75994:	sub	r3, r3, #1
   75998:	add	r3, r3, r3, lsl #3
   7599c:	add	r3, r2, r3, lsl #3
   759a0:	add	r7, sl, r7, lsl #4
   759a4:	ldr	r2, [r7, #12]
   759a8:	strb	r2, [r3, #44]	; 0x2c
   759ac:	b	743ec <fputs@plt+0x63254>
   759b0:	mov	r3, #0
   759b4:	str	r3, [r4, #20]
   759b8:	b	743ec <fputs@plt+0x63254>
   759bc:	add	r7, sl, r7, lsl #4
   759c0:	ldr	r3, [r7, #12]
   759c4:	str	r3, [sp, #12]
   759c8:	ldr	r3, [r4, #-12]
   759cc:	str	r3, [sp, #8]
   759d0:	mov	r3, #0
   759d4:	str	r3, [sp, #4]
   759d8:	sub	r3, r4, #44	; 0x2c
   759dc:	str	r3, [sp]
   759e0:	sub	r3, r4, #60	; 0x3c
   759e4:	sub	r2, r4, #76	; 0x4c
   759e8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   759ec:	mov	r0, fp
   759f0:	bl	3bb80 <fputs@plt+0x2a9e8>
   759f4:	mov	r1, r0
   759f8:	str	r0, [r4, #-92]	; 0xffffffa4
   759fc:	sub	r2, r4, #28
   75a00:	mov	r0, fp
   75a04:	bl	1cff4 <fputs@plt+0xbe5c>
   75a08:	b	743ec <fputs@plt+0x63254>
   75a0c:	add	r7, sl, r7, lsl #4
   75a10:	ldr	r3, [r7, #12]
   75a14:	str	r3, [sp, #12]
   75a18:	ldr	r3, [r4, #-12]
   75a1c:	str	r3, [sp, #8]
   75a20:	mov	r3, #0
   75a24:	str	r3, [sp, #4]
   75a28:	sub	r3, r4, #28
   75a2c:	str	r3, [sp]
   75a30:	sub	r3, r4, #92	; 0x5c
   75a34:	sub	r2, r4, #108	; 0x6c
   75a38:	ldr	r1, [r4, #-124]	; 0xffffff84
   75a3c:	mov	r0, fp
   75a40:	bl	3bb80 <fputs@plt+0x2a9e8>
   75a44:	str	r0, [r4, #-124]	; 0xffffff84
   75a48:	ldr	r1, [r4, #-60]	; 0xffffffc4
   75a4c:	cmp	r0, #0
   75a50:	beq	75a7c <fputs@plt+0x648e4>
   75a54:	ldr	r2, [r0]
   75a58:	sub	r3, r2, #1
   75a5c:	add	r2, r2, r2, lsl #3
   75a60:	str	r1, [r0, r2, lsl #3]
   75a64:	add	r3, r3, r3, lsl #3
   75a68:	add	r3, r0, r3, lsl #3
   75a6c:	ldrb	r2, [r3, #45]	; 0x2d
   75a70:	orr	r2, r2, #4
   75a74:	strb	r2, [r3, #45]	; 0x2d
   75a78:	b	743ec <fputs@plt+0x63254>
   75a7c:	ldr	r0, [fp]
   75a80:	bl	23c38 <fputs@plt+0x12aa0>
   75a84:	b	743ec <fputs@plt+0x63254>
   75a88:	add	r7, sl, r7, lsl #4
   75a8c:	ldr	r3, [r7, #12]
   75a90:	str	r3, [sp, #12]
   75a94:	ldr	r3, [r4, #-12]
   75a98:	str	r3, [sp, #8]
   75a9c:	ldr	r3, [r4, #-60]	; 0xffffffc4
   75aa0:	str	r3, [sp, #4]
   75aa4:	sub	r3, r4, #28
   75aa8:	str	r3, [sp]
   75aac:	mov	r3, #0
   75ab0:	mov	r2, r3
   75ab4:	ldr	r1, [r4, #-92]	; 0xffffffa4
   75ab8:	mov	r0, fp
   75abc:	bl	3bb80 <fputs@plt+0x2a9e8>
   75ac0:	str	r0, [r4, #-92]	; 0xffffffa4
   75ac4:	b	743ec <fputs@plt+0x63254>
   75ac8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   75acc:	cmp	r1, #0
   75ad0:	beq	75b8c <fputs@plt+0x649f4>
   75ad4:	ldr	r0, [r4, #-60]	; 0xffffffc4
   75ad8:	ldr	r3, [r0]
   75adc:	cmp	r3, #1
   75ae0:	beq	75bc0 <fputs@plt+0x64a28>
   75ae4:	cmp	r0, #0
   75ae8:	beq	75b1c <fputs@plt+0x64984>
   75aec:	sub	r2, r3, #1
   75af0:	cmp	r2, #0
   75af4:	ble	75b14 <fputs@plt+0x6497c>
   75af8:	add	r3, r3, r3, lsl #3
   75afc:	add	r3, r0, r3, lsl #3
   75b00:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   75b04:	strb	r1, [r3, #-28]	; 0xffffffe4
   75b08:	sub	r3, r3, #72	; 0x48
   75b0c:	subs	r2, r2, #1
   75b10:	bne	75b00 <fputs@plt+0x64968>
   75b14:	mov	r3, #0
   75b18:	strb	r3, [r0, #44]	; 0x2c
   75b1c:	mov	r5, #0
   75b20:	str	r5, [sp, #20]
   75b24:	str	r5, [sp, #16]
   75b28:	mov	r3, #1024	; 0x400
   75b2c:	str	r3, [sp, #12]
   75b30:	str	r5, [sp, #8]
   75b34:	str	r5, [sp, #4]
   75b38:	str	r5, [sp]
   75b3c:	mov	r3, r5
   75b40:	ldr	r2, [r4, #-60]	; 0xffffffc4
   75b44:	mov	r1, r5
   75b48:	mov	r0, fp
   75b4c:	bl	2d00c <fputs@plt+0x1be74>
   75b50:	add	r7, sl, r7, lsl #4
   75b54:	ldr	r3, [r7, #12]
   75b58:	str	r3, [sp, #12]
   75b5c:	ldr	r3, [r4, #-12]
   75b60:	str	r3, [sp, #8]
   75b64:	str	r0, [sp, #4]
   75b68:	sub	r3, r4, #28
   75b6c:	str	r3, [sp]
   75b70:	mov	r3, r5
   75b74:	mov	r2, r5
   75b78:	ldr	r1, [r4, #-92]	; 0xffffffa4
   75b7c:	mov	r0, fp
   75b80:	bl	3bb80 <fputs@plt+0x2a9e8>
   75b84:	str	r0, [r4, #-92]	; 0xffffffa4
   75b88:	b	743ec <fputs@plt+0x63254>
   75b8c:	ldr	r3, [r4, #-24]	; 0xffffffe8
   75b90:	cmp	r3, #0
   75b94:	bne	75ad4 <fputs@plt+0x6493c>
   75b98:	ldr	r3, [r4, #-12]
   75b9c:	cmp	r3, #0
   75ba0:	bne	75ad4 <fputs@plt+0x6493c>
   75ba4:	add	r3, sl, r7, lsl #4
   75ba8:	ldr	r3, [r3, #12]
   75bac:	cmp	r3, #0
   75bb0:	bne	75ad4 <fputs@plt+0x6493c>
   75bb4:	ldr	r3, [r4, #-60]	; 0xffffffc4
   75bb8:	str	r3, [r4, #-92]	; 0xffffffa4
   75bbc:	b	743ec <fputs@plt+0x63254>
   75bc0:	add	r7, sl, r7, lsl #4
   75bc4:	ldr	r3, [r7, #12]
   75bc8:	str	r3, [sp, #12]
   75bcc:	ldr	r3, [r4, #-12]
   75bd0:	str	r3, [sp, #8]
   75bd4:	mov	r2, #0
   75bd8:	str	r2, [sp, #4]
   75bdc:	sub	r3, r4, #28
   75be0:	str	r3, [sp]
   75be4:	mov	r3, r2
   75be8:	mov	r0, fp
   75bec:	bl	3bb80 <fputs@plt+0x2a9e8>
   75bf0:	str	r0, [r4, #-92]	; 0xffffffa4
   75bf4:	cmp	r0, #0
   75bf8:	beq	75c44 <fputs@plt+0x64aac>
   75bfc:	ldr	r2, [r0]
   75c00:	sub	r2, r2, #1
   75c04:	ldr	r3, [r4, #-60]	; 0xffffffc4
   75c08:	ldr	lr, [r3, #16]
   75c0c:	lsl	ip, r2, #3
   75c10:	add	r1, ip, r2
   75c14:	add	r1, r0, r1, lsl #3
   75c18:	str	lr, [r1, #16]
   75c1c:	ldr	lr, [r3, #12]
   75c20:	str	lr, [r1, #12]
   75c24:	ldr	r1, [r3, #28]
   75c28:	add	r2, ip, r2
   75c2c:	add	r0, r0, r2, lsl #3
   75c30:	str	r1, [r0, #28]
   75c34:	mov	r2, #0
   75c38:	str	r2, [r3, #12]
   75c3c:	str	r2, [r3, #16]
   75c40:	str	r2, [r3, #28]
   75c44:	ldr	r1, [r4, #-60]	; 0xffffffc4
   75c48:	ldr	r0, [fp]
   75c4c:	bl	23a04 <fputs@plt+0x1286c>
   75c50:	b	743ec <fputs@plt+0x63254>
   75c54:	mov	r3, #0
   75c58:	str	r3, [r4, #20]
   75c5c:	str	r3, [r4, #24]
   75c60:	b	743ec <fputs@plt+0x63254>
   75c64:	add	r3, r5, #12
   75c68:	add	r3, sl, r3
   75c6c:	sub	r2, r4, #12
   75c70:	mov	r1, #0
   75c74:	ldr	r0, [fp]
   75c78:	bl	2c884 <fputs@plt+0x1b6ec>
   75c7c:	str	r0, [r4, #-12]
   75c80:	b	743ec <fputs@plt+0x63254>
   75c84:	add	r7, sl, r7, lsl #4
   75c88:	mov	r3, #1
   75c8c:	str	r3, [r7, #12]
   75c90:	b	743ec <fputs@plt+0x63254>
   75c94:	mov	r3, #0
   75c98:	mov	r2, r3
   75c9c:	sub	r1, r4, #12
   75ca0:	mov	r0, fp
   75ca4:	bl	37364 <fputs@plt+0x261cc>
   75ca8:	str	r0, [r4, #-12]
   75cac:	b	743ec <fputs@plt+0x63254>
   75cb0:	mov	r3, #0
   75cb4:	sub	r2, r4, #12
   75cb8:	sub	r1, r4, #28
   75cbc:	mov	r0, fp
   75cc0:	bl	37364 <fputs@plt+0x261cc>
   75cc4:	str	r0, [r4, #-28]	; 0xffffffe4
   75cc8:	b	743ec <fputs@plt+0x63254>
   75ccc:	sub	r3, r4, #12
   75cd0:	sub	r2, r4, #28
   75cd4:	sub	r1, r4, #44	; 0x2c
   75cd8:	mov	r0, fp
   75cdc:	bl	37364 <fputs@plt+0x261cc>
   75ce0:	str	r0, [r4, #-44]	; 0xffffffd4
   75ce4:	b	743ec <fputs@plt+0x63254>
   75ce8:	add	r7, sl, r7, lsl #4
   75cec:	ldr	r3, [r7, #12]
   75cf0:	str	r3, [r4, #-12]
   75cf4:	b	743ec <fputs@plt+0x63254>
   75cf8:	mov	r3, #0
   75cfc:	str	r3, [r4, #20]
   75d00:	b	743ec <fputs@plt+0x63254>
   75d04:	add	r2, sl, r7, lsl #4
   75d08:	sub	r3, r4, #28
   75d0c:	add	r2, r2, #12
   75d10:	ldm	r2, {r0, r1}
   75d14:	stm	r3, {r0, r1}
   75d18:	b	743ec <fputs@plt+0x63254>
   75d1c:	mov	r3, #0
   75d20:	str	r3, [r4, #-12]
   75d24:	mov	r3, #1
   75d28:	str	r3, [r4, #-8]
   75d2c:	b	743ec <fputs@plt+0x63254>
   75d30:	ldr	r3, [r4, #-12]
   75d34:	str	r3, [r4, #-44]	; 0xffffffd4
   75d38:	b	743ec <fputs@plt+0x63254>
   75d3c:	mov	r3, #0
   75d40:	str	r3, [r4, #20]
   75d44:	b	743ec <fputs@plt+0x63254>
   75d48:	add	r7, sl, r7, lsl #4
   75d4c:	ldr	r3, [r7, #12]
   75d50:	str	r3, [r4, #-28]	; 0xffffffe4
   75d54:	b	743ec <fputs@plt+0x63254>
   75d58:	ldr	r2, [r4, #-12]
   75d5c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   75d60:	mov	r0, fp
   75d64:	bl	2ce34 <fputs@plt+0x1bc9c>
   75d68:	str	r0, [r4, #-44]	; 0xffffffd4
   75d6c:	add	r7, sl, r7, lsl #4
   75d70:	ldr	r1, [r7, #12]
   75d74:	bl	17bf8 <fputs@plt+0x6a60>
   75d78:	b	743ec <fputs@plt+0x63254>
   75d7c:	ldr	r2, [r4, #-12]
   75d80:	mov	r1, #0
   75d84:	mov	r0, fp
   75d88:	bl	2ce34 <fputs@plt+0x1bc9c>
   75d8c:	str	r0, [r4, #-12]
   75d90:	add	r7, sl, r7, lsl #4
   75d94:	ldr	r1, [r7, #12]
   75d98:	bl	17bf8 <fputs@plt+0x6a60>
   75d9c:	b	743ec <fputs@plt+0x63254>
   75da0:	add	r7, sl, r7, lsl #4
   75da4:	mov	r3, #0
   75da8:	str	r3, [r7, #12]
   75dac:	b	743ec <fputs@plt+0x63254>
   75db0:	add	r7, sl, r7, lsl #4
   75db4:	mov	r3, #1
   75db8:	str	r3, [r7, #12]
   75dbc:	b	743ec <fputs@plt+0x63254>
   75dc0:	mvn	r3, #0
   75dc4:	str	r3, [r4, #20]
   75dc8:	b	743ec <fputs@plt+0x63254>
   75dcc:	mov	r3, #0
   75dd0:	str	r3, [r4, #20]
   75dd4:	str	r3, [r4, #24]
   75dd8:	b	743ec <fputs@plt+0x63254>
   75ddc:	add	r7, sl, r7, lsl #4
   75de0:	ldr	r3, [r7, #12]
   75de4:	str	r3, [r4, #-12]
   75de8:	mov	r3, #0
   75dec:	str	r3, [r4, #-8]
   75df0:	b	743ec <fputs@plt+0x63254>
   75df4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   75df8:	str	r3, [r4, #-44]	; 0xffffffd4
   75dfc:	add	r7, sl, r7, lsl #4
   75e00:	ldr	r3, [r7, #12]
   75e04:	str	r3, [r4, #-40]	; 0xffffffd8
   75e08:	b	743ec <fputs@plt+0x63254>
   75e0c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   75e10:	str	r3, [r4, #-40]	; 0xffffffd8
   75e14:	add	r7, sl, r7, lsl #4
   75e18:	ldr	r3, [r7, #12]
   75e1c:	str	r3, [r4, #-44]	; 0xffffffd4
   75e20:	b	743ec <fputs@plt+0x63254>
   75e24:	ldr	r3, [r4, #-76]	; 0xffffffb4
   75e28:	cmp	r3, #0
   75e2c:	ldrne	r2, [fp, #536]	; 0x218
   75e30:	strne	r2, [r3, #4]
   75e34:	strne	r3, [fp, #536]	; 0x218
   75e38:	strne	r3, [fp, #540]	; 0x21c
   75e3c:	sub	r2, r4, #12
   75e40:	ldr	r1, [r4, #-28]	; 0xffffffe4
   75e44:	mov	r0, fp
   75e48:	bl	1cff4 <fputs@plt+0xbe5c>
   75e4c:	add	r7, sl, r7, lsl #4
   75e50:	ldr	r2, [r7, #12]
   75e54:	ldr	r1, [r4, #-28]	; 0xffffffe4
   75e58:	mov	r0, fp
   75e5c:	bl	6dbcc <fputs@plt+0x5ca34>
   75e60:	b	743ec <fputs@plt+0x63254>
   75e64:	ldr	r3, [r4, #-108]	; 0xffffff94
   75e68:	cmp	r3, #0
   75e6c:	ldrne	r2, [fp, #536]	; 0x218
   75e70:	strne	r2, [r3, #4]
   75e74:	strne	r3, [fp, #536]	; 0x218
   75e78:	strne	r3, [fp, #540]	; 0x21c
   75e7c:	sub	r2, r4, #44	; 0x2c
   75e80:	ldr	r1, [r4, #-60]	; 0xffffffc4
   75e84:	mov	r0, fp
   75e88:	bl	1cff4 <fputs@plt+0xbe5c>
   75e8c:	ldr	r3, [r4, #-12]
   75e90:	ldr	r2, [fp]
   75e94:	ldr	r2, [r2, #100]	; 0x64
   75e98:	cmp	r3, #0
   75e9c:	beq	75eac <fputs@plt+0x64d14>
   75ea0:	ldr	r3, [r3]
   75ea4:	cmp	r2, r3
   75ea8:	blt	75ed0 <fputs@plt+0x64d38>
   75eac:	add	r7, sl, r7, lsl #4
   75eb0:	ldr	r3, [r7, #12]
   75eb4:	ldr	r2, [r4, #-76]	; 0xffffffb4
   75eb8:	str	r2, [sp]
   75ebc:	ldr	r2, [r4, #-12]
   75ec0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   75ec4:	mov	r0, fp
   75ec8:	bl	6b2e8 <fputs@plt+0x5a150>
   75ecc:	b	743ec <fputs@plt+0x63254>
   75ed0:	ldr	r2, [pc, #-4048]	; 74f08 <fputs@plt+0x63d70>
   75ed4:	ldr	r1, [pc, #-4048]	; 74f0c <fputs@plt+0x63d74>
   75ed8:	mov	r0, fp
   75edc:	bl	35674 <fputs@plt+0x244dc>
   75ee0:	b	75eac <fputs@plt+0x64d14>
   75ee4:	add	r7, sl, r7, lsl #4
   75ee8:	ldr	r2, [r7, #12]
   75eec:	ldr	r1, [r4, #-60]	; 0xffffffc4
   75ef0:	mov	r0, fp
   75ef4:	bl	2ce34 <fputs@plt+0x1bc9c>
   75ef8:	mov	r1, r0
   75efc:	str	r0, [r4, #-60]	; 0xffffffc4
   75f00:	mov	r3, #1
   75f04:	sub	r2, r4, #28
   75f08:	mov	r0, fp
   75f0c:	bl	1d088 <fputs@plt+0xbef0>
   75f10:	b	743ec <fputs@plt+0x63254>
   75f14:	add	r7, sl, r7, lsl #4
   75f18:	ldr	r2, [r7, #12]
   75f1c:	mov	r1, #0
   75f20:	mov	r0, fp
   75f24:	bl	2ce34 <fputs@plt+0x1bc9c>
   75f28:	mov	r5, r0
   75f2c:	mov	r3, #1
   75f30:	sub	r2, r4, #28
   75f34:	mov	r1, r0
   75f38:	mov	r0, fp
   75f3c:	bl	1d088 <fputs@plt+0xbef0>
   75f40:	str	r5, [r4, #-28]	; 0xffffffe4
   75f44:	b	743ec <fputs@plt+0x63254>
   75f48:	ldr	r3, [r4, #-76]	; 0xffffffb4
   75f4c:	cmp	r3, #0
   75f50:	ldrne	r2, [fp, #536]	; 0x218
   75f54:	strne	r2, [r3, #4]
   75f58:	strne	r3, [fp, #536]	; 0x218
   75f5c:	strne	r3, [fp, #540]	; 0x21c
   75f60:	add	r7, sl, r7, lsl #4
   75f64:	ldr	r2, [r7, #12]
   75f68:	ldr	r3, [r4, #-60]	; 0xffffffc4
   75f6c:	str	r3, [sp]
   75f70:	ldr	r3, [r4, #-12]
   75f74:	ldr	r1, [r4, #-28]	; 0xffffffe4
   75f78:	mov	r0, fp
   75f7c:	bl	6f210 <fputs@plt+0x5e078>
   75f80:	b	743ec <fputs@plt+0x63254>
   75f84:	ldr	r3, [r4, #-92]	; 0xffffffa4
   75f88:	cmp	r3, #0
   75f8c:	ldrne	r2, [fp, #536]	; 0x218
   75f90:	strne	r2, [r3, #4]
   75f94:	strne	r3, [fp, #536]	; 0x218
   75f98:	strne	r3, [fp, #540]	; 0x21c
   75f9c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   75fa0:	str	r3, [sp]
   75fa4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   75fa8:	mov	r2, #0
   75fac:	ldr	r1, [r4, #-44]	; 0xffffffd4
   75fb0:	mov	r0, fp
   75fb4:	bl	6f210 <fputs@plt+0x5e078>
   75fb8:	b	743ec <fputs@plt+0x63254>
   75fbc:	ldr	r3, [r4, #-12]
   75fc0:	str	r3, [r4, #-28]	; 0xffffffe4
   75fc4:	b	743ec <fputs@plt+0x63254>
   75fc8:	add	r2, r5, #12
   75fcc:	add	r2, sl, r2
   75fd0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   75fd4:	ldr	r0, [fp]
   75fd8:	bl	2cda0 <fputs@plt+0x1bc08>
   75fdc:	str	r0, [r4, #-28]	; 0xffffffe4
   75fe0:	b	743ec <fputs@plt+0x63254>
   75fe4:	add	r2, r5, #12
   75fe8:	add	r2, sl, r2
   75fec:	mov	r1, #0
   75ff0:	ldr	r0, [fp]
   75ff4:	bl	2cda0 <fputs@plt+0x1bc08>
   75ff8:	add	r7, sl, r7, lsl #4
   75ffc:	str	r0, [r7, #12]
   76000:	b	743ec <fputs@plt+0x63254>
   76004:	ldr	r3, [r4, #-28]	; 0xffffffe4
   76008:	str	r3, [r4, #-24]	; 0xffffffe8
   7600c:	add	r7, sl, r7, lsl #4
   76010:	ldr	r3, [r7, #12]
   76014:	ldr	r2, [r7, #16]
   76018:	add	r3, r3, r2
   7601c:	str	r3, [r4, #-20]	; 0xffffffec
   76020:	ldr	r3, [r4, #-12]
   76024:	str	r3, [r4, #-28]	; 0xffffffe4
   76028:	b	743ec <fputs@plt+0x63254>
   7602c:	add	r7, sl, r7, lsl #4
   76030:	ldrb	r2, [r7, #10]
   76034:	add	r0, r5, #12
   76038:	ldr	r3, [r4, #8]
   7603c:	str	r3, [sp]
   76040:	ldr	r3, [r4, #4]
   76044:	mov	r1, fp
   76048:	add	r0, sl, r0
   7604c:	bl	35fbc <fputs@plt+0x24e24>
   76050:	b	743ec <fputs@plt+0x63254>
   76054:	add	r0, r5, #12
   76058:	ldr	r3, [r4, #8]
   7605c:	str	r3, [sp]
   76060:	ldr	r3, [r4, #4]
   76064:	mov	r2, #27
   76068:	mov	r1, fp
   7606c:	add	r0, sl, r0
   76070:	bl	35fbc <fputs@plt+0x24e24>
   76074:	b	743ec <fputs@plt+0x63254>
   76078:	sub	r3, r4, #28
   7607c:	str	r3, [sp]
   76080:	mov	r3, #0
   76084:	mov	r2, r3
   76088:	mov	r1, #27
   7608c:	mov	r0, fp
   76090:	bl	35ea4 <fputs@plt+0x24d0c>
   76094:	str	r0, [sp, #40]	; 0x28
   76098:	add	r3, r5, #12
   7609c:	add	r3, sl, r3
   760a0:	str	r3, [sp]
   760a4:	mov	r3, #0
   760a8:	mov	r2, r3
   760ac:	mov	r1, #27
   760b0:	mov	r0, fp
   760b4:	bl	35ea4 <fputs@plt+0x24d0c>
   760b8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   760bc:	str	r3, [r4, #-24]	; 0xffffffe8
   760c0:	add	r7, sl, r7, lsl #4
   760c4:	ldr	r3, [r7, #12]
   760c8:	ldr	r2, [r7, #16]
   760cc:	add	r3, r3, r2
   760d0:	str	r3, [r4, #-20]	; 0xffffffec
   760d4:	mov	r3, #0
   760d8:	str	r3, [sp]
   760dc:	mov	r3, r0
   760e0:	ldr	r2, [sp, #40]	; 0x28
   760e4:	mov	r1, #122	; 0x7a
   760e8:	mov	r0, fp
   760ec:	bl	35ea4 <fputs@plt+0x24d0c>
   760f0:	str	r0, [r4, #-28]	; 0xffffffe4
   760f4:	b	743ec <fputs@plt+0x63254>
   760f8:	sub	r3, r4, #60	; 0x3c
   760fc:	str	r3, [sp]
   76100:	mov	r3, #0
   76104:	mov	r2, r3
   76108:	mov	r1, #27
   7610c:	mov	r0, fp
   76110:	bl	35ea4 <fputs@plt+0x24d0c>
   76114:	str	r0, [sp, #40]	; 0x28
   76118:	sub	r3, r4, #28
   7611c:	str	r3, [sp]
   76120:	mov	r3, #0
   76124:	mov	r2, r3
   76128:	mov	r1, #27
   7612c:	mov	r0, fp
   76130:	bl	35ea4 <fputs@plt+0x24d0c>
   76134:	str	r0, [sp, #44]	; 0x2c
   76138:	add	r3, r5, #12
   7613c:	add	r3, sl, r3
   76140:	str	r3, [sp]
   76144:	mov	r3, #0
   76148:	mov	r2, r3
   7614c:	mov	r1, #27
   76150:	mov	r0, fp
   76154:	bl	35ea4 <fputs@plt+0x24d0c>
   76158:	mov	r5, #0
   7615c:	str	r5, [sp]
   76160:	mov	r3, r0
   76164:	ldr	r2, [sp, #44]	; 0x2c
   76168:	mov	r1, #122	; 0x7a
   7616c:	mov	r0, fp
   76170:	bl	35ea4 <fputs@plt+0x24d0c>
   76174:	ldr	r3, [r4, #-60]	; 0xffffffc4
   76178:	str	r3, [r4, #-56]	; 0xffffffc8
   7617c:	add	r7, sl, r7, lsl #4
   76180:	ldr	r3, [r7, #12]
   76184:	ldr	r2, [r7, #16]
   76188:	add	r3, r3, r2
   7618c:	str	r3, [r4, #-52]	; 0xffffffcc
   76190:	str	r5, [sp]
   76194:	mov	r3, r0
   76198:	ldr	r2, [sp, #40]	; 0x28
   7619c:	mov	r1, #122	; 0x7a
   761a0:	mov	r0, fp
   761a4:	bl	35ea4 <fputs@plt+0x24d0c>
   761a8:	str	r0, [r4, #-60]	; 0xffffffc4
   761ac:	b	743ec <fputs@plt+0x63254>
   761b0:	add	r3, sl, r7, lsl #4
   761b4:	add	r2, sp, #116	; 0x74
   761b8:	add	r3, r3, #12
   761bc:	ldm	r3, {r0, r1}
   761c0:	stm	r2, {r0, r1}
   761c4:	ldr	r1, [sp, #120]	; 0x78
   761c8:	cmp	r1, #1
   761cc:	bls	761e0 <fputs@plt+0x65048>
   761d0:	mov	r3, r0
   761d4:	ldrb	r2, [r0]
   761d8:	cmp	r2, #35	; 0x23
   761dc:	beq	76278 <fputs@plt+0x650e0>
   761e0:	add	r0, r5, #12
   761e4:	ldr	r3, [sp, #120]	; 0x78
   761e8:	str	r3, [sp]
   761ec:	ldr	r3, [sp, #116]	; 0x74
   761f0:	mov	r2, #135	; 0x87
   761f4:	mov	r1, fp
   761f8:	add	r0, sl, r0
   761fc:	bl	35fbc <fputs@plt+0x24e24>
   76200:	add	r7, sl, r7, lsl #4
   76204:	ldr	r7, [r7, #12]
   76208:	ldr	r3, [fp]
   7620c:	str	r3, [sp, #44]	; 0x2c
   76210:	cmp	r7, #0
   76214:	beq	743ec <fputs@plt+0x63254>
   76218:	ldr	r3, [r7, #8]
   7621c:	str	r3, [sp, #40]	; 0x28
   76220:	ldrb	r3, [r3, #1]
   76224:	cmp	r3, #0
   76228:	bne	7630c <fputs@plt+0x65174>
   7622c:	add	r2, fp, #444	; 0x1bc
   76230:	ldrh	r3, [r2]
   76234:	add	r3, r3, #1
   76238:	sxth	r3, r3
   7623c:	strh	r3, [r2]
   76240:	strh	r3, [r7, #32]
   76244:	ldr	r3, [fp, #68]	; 0x44
   76248:	cmp	r3, #0
   7624c:	bne	743ec <fputs@plt+0x63254>
   76250:	add	r3, fp, #444	; 0x1bc
   76254:	ldrsh	r2, [r3]
   76258:	ldr	r3, [sp, #44]	; 0x2c
   7625c:	ldr	r3, [r3, #128]	; 0x80
   76260:	cmp	r2, r3
   76264:	ble	743ec <fputs@plt+0x63254>
   76268:	ldr	r1, [pc, #4040]	; 77238 <fputs@plt+0x660a0>
   7626c:	mov	r0, fp
   76270:	bl	35674 <fputs@plt+0x244dc>
   76274:	b	743ec <fputs@plt+0x63254>
   76278:	ldrb	r0, [r0, #1]
   7627c:	ldr	r2, [pc, #4024]	; 7723c <fputs@plt+0x660a4>
   76280:	add	r2, r2, r0
   76284:	ldrb	r2, [r2, #320]	; 0x140
   76288:	tst	r2, #4
   7628c:	beq	761e0 <fputs@plt+0x65048>
   76290:	add	r2, sl, r7, lsl #4
   76294:	str	r3, [r2, #16]
   76298:	add	r3, r3, r1
   7629c:	str	r3, [r2, #20]
   762a0:	ldrb	r3, [fp, #18]
   762a4:	cmp	r3, #0
   762a8:	bne	762cc <fputs@plt+0x65134>
   762ac:	add	r2, sp, #116	; 0x74
   762b0:	ldr	r1, [pc, #3976]	; 77240 <fputs@plt+0x660a8>
   762b4:	mov	r0, fp
   762b8:	bl	35674 <fputs@plt+0x244dc>
   762bc:	add	r7, sl, r7, lsl #4
   762c0:	mov	r3, #0
   762c4:	str	r3, [r7, #12]
   762c8:	b	743ec <fputs@plt+0x63254>
   762cc:	add	r3, sp, #116	; 0x74
   762d0:	str	r3, [sp]
   762d4:	mov	r3, #0
   762d8:	mov	r2, r3
   762dc:	mov	r1, #157	; 0x9d
   762e0:	mov	r0, fp
   762e4:	bl	35ea4 <fputs@plt+0x24d0c>
   762e8:	add	r7, sl, r7, lsl #4
   762ec:	str	r0, [r7, #12]
   762f0:	cmp	r0, #0
   762f4:	beq	743ec <fputs@plt+0x63254>
   762f8:	add	r1, r0, #28
   762fc:	ldr	r0, [sp, #116]	; 0x74
   76300:	add	r0, r0, #1
   76304:	bl	14ec0 <fputs@plt+0x3d28>
   76308:	b	743ec <fputs@plt+0x63254>
   7630c:	ldr	r5, [sp, #40]	; 0x28
   76310:	mov	r0, r5
   76314:	bl	1b3e0 <fputs@plt+0xa248>
   76318:	str	r0, [sp, #60]	; 0x3c
   7631c:	ldrb	r3, [r5]
   76320:	cmp	r3, #63	; 0x3f
   76324:	beq	76348 <fputs@plt+0x651b0>
   76328:	ldr	r3, [fp, #448]	; 0x1c0
   7632c:	str	r3, [sp, #56]	; 0x38
   76330:	cmp	r3, #0
   76334:	ble	7648c <fputs@plt+0x652f4>
   76338:	ldr	r3, [fp, #476]	; 0x1dc
   7633c:	str	r3, [sp, #48]	; 0x30
   76340:	mov	r5, #0
   76344:	b	76400 <fputs@plt+0x65268>
   76348:	mov	r3, #1
   7634c:	ldr	r2, [sp, #60]	; 0x3c
   76350:	sub	r2, r2, #1
   76354:	add	r1, sp, #104	; 0x68
   76358:	ldr	r0, [sp, #40]	; 0x28
   7635c:	add	r0, r0, r3
   76360:	bl	147fc <fputs@plt+0x3664>
   76364:	ldrd	r2, [sp, #104]	; 0x68
   76368:	sxth	r5, r2
   7636c:	strh	r5, [r7, #32]
   76370:	cmp	r2, #1
   76374:	sbcs	r1, r3, #0
   76378:	movlt	r1, #1
   7637c:	movge	r1, #0
   76380:	cmp	r0, #0
   76384:	orrne	r1, r1, #1
   76388:	cmp	r1, #0
   7638c:	bne	763a8 <fputs@plt+0x65210>
   76390:	ldr	r1, [sp, #44]	; 0x2c
   76394:	ldr	r0, [r1, #128]	; 0x80
   76398:	asr	r1, r0, #31
   7639c:	cmp	r0, r2
   763a0:	sbcs	r3, r1, r3
   763a4:	bge	763c0 <fputs@plt+0x65228>
   763a8:	ldr	r3, [sp, #44]	; 0x2c
   763ac:	ldr	r2, [r3, #128]	; 0x80
   763b0:	ldr	r1, [pc, #3724]	; 77244 <fputs@plt+0x660ac>
   763b4:	mov	r0, fp
   763b8:	bl	35674 <fputs@plt+0x244dc>
   763bc:	mov	r5, #0
   763c0:	ldrd	r2, [sp, #104]	; 0x68
   763c4:	add	r1, fp, #444	; 0x1bc
   763c8:	ldrsh	r0, [r1]
   763cc:	asr	r1, r0, #31
   763d0:	strd	r2, [sp, #48]	; 0x30
   763d4:	cmp	r0, r2
   763d8:	sbcs	r3, r1, r3
   763dc:	addlt	r3, fp, #444	; 0x1bc
   763e0:	ldrhlt	r2, [sp, #48]	; 0x30
   763e4:	strhlt	r2, [r3]
   763e8:	b	76434 <fputs@plt+0x6529c>
   763ec:	add	r5, r5, #1
   763f0:	sxth	r5, r5
   763f4:	ldr	r3, [sp, #56]	; 0x38
   763f8:	cmp	r3, r5
   763fc:	ble	7648c <fputs@plt+0x652f4>
   76400:	ldr	r3, [sp, #48]	; 0x30
   76404:	ldr	r0, [r3, r5, lsl #2]
   76408:	cmp	r0, #0
   7640c:	beq	763ec <fputs@plt+0x65254>
   76410:	ldr	r1, [sp, #40]	; 0x28
   76414:	bl	11174 <strcmp@plt>
   76418:	cmp	r0, #0
   7641c:	bne	763ec <fputs@plt+0x65254>
   76420:	add	r5, r5, #1
   76424:	sxth	r5, r5
   76428:	strh	r5, [r7, #32]
   7642c:	cmp	r5, #0
   76430:	beq	7648c <fputs@plt+0x652f4>
   76434:	cmp	r5, #0
   76438:	ble	76244 <fputs@plt+0x650ac>
   7643c:	ldr	r3, [fp, #448]	; 0x1c0
   76440:	cmp	r5, r3
   76444:	bgt	764a8 <fputs@plt+0x65310>
   76448:	ldr	r3, [sp, #40]	; 0x28
   7644c:	ldrb	r3, [r3]
   76450:	cmp	r3, #63	; 0x3f
   76454:	beq	764e8 <fputs@plt+0x65350>
   76458:	sub	r5, r5, #-1073741823	; 0xc0000001
   7645c:	ldr	r3, [fp, #476]	; 0x1dc
   76460:	ldr	r1, [r3, r5, lsl #2]
   76464:	ldr	r0, [sp, #44]	; 0x2c
   76468:	bl	1fc00 <fputs@plt+0xea68>
   7646c:	ldr	r7, [fp, #476]	; 0x1dc
   76470:	ldr	r2, [sp, #60]	; 0x3c
   76474:	mov	r3, #0
   76478:	ldr	r1, [sp, #40]	; 0x28
   7647c:	ldr	r0, [sp, #44]	; 0x2c
   76480:	bl	1cf6c <fputs@plt+0xbdd4>
   76484:	str	r0, [r7, r5, lsl #2]
   76488:	b	76244 <fputs@plt+0x650ac>
   7648c:	add	r3, fp, #444	; 0x1bc
   76490:	ldrh	r5, [r3]
   76494:	add	r5, r5, #1
   76498:	sxth	r5, r5
   7649c:	strh	r5, [r3]
   764a0:	strh	r5, [r7, #32]
   764a4:	b	76434 <fputs@plt+0x6529c>
   764a8:	lsl	r2, r5, #2
   764ac:	mov	r3, #0
   764b0:	ldr	r1, [fp, #476]	; 0x1dc
   764b4:	ldr	r0, [sp, #44]	; 0x2c
   764b8:	bl	29144 <fputs@plt+0x17fac>
   764bc:	cmp	r0, #0
   764c0:	beq	743ec <fputs@plt+0x63254>
   764c4:	str	r0, [fp, #476]	; 0x1dc
   764c8:	ldr	r3, [fp, #448]	; 0x1c0
   764cc:	sub	r2, r5, r3
   764d0:	lsl	r2, r2, #2
   764d4:	mov	r1, #0
   764d8:	add	r0, r0, r3, lsl #2
   764dc:	bl	10f64 <memset@plt>
   764e0:	str	r5, [fp, #448]	; 0x1c0
   764e4:	b	76448 <fputs@plt+0x652b0>
   764e8:	sub	r3, r5, #-1073741823	; 0xc0000001
   764ec:	ldr	r2, [fp, #476]	; 0x1dc
   764f0:	ldr	r3, [r2, r3, lsl #2]
   764f4:	cmp	r3, #0
   764f8:	bne	76244 <fputs@plt+0x650ac>
   764fc:	b	76458 <fputs@plt+0x652c0>
   76500:	ldr	r3, [r4, #-28]	; 0xffffffe4
   76504:	str	r3, [sp, #40]	; 0x28
   76508:	add	r3, sl, r7, lsl #4
   7650c:	ldr	r3, [r3, #16]
   76510:	cmp	r3, #0
   76514:	bne	76538 <fputs@plt+0x653a0>
   76518:	ldr	r3, [sp, #40]	; 0x28
   7651c:	str	r3, [r4, #-28]	; 0xffffffe4
   76520:	add	r7, sl, r7, lsl #4
   76524:	ldr	r3, [r7, #12]
   76528:	ldr	r2, [r7, #16]
   7652c:	add	r3, r3, r2
   76530:	str	r3, [r4, #-20]	; 0xffffffec
   76534:	b	743ec <fputs@plt+0x63254>
   76538:	add	r2, r5, #12
   7653c:	mov	r3, #1
   76540:	add	r2, sl, r2
   76544:	mov	r1, #95	; 0x5f
   76548:	ldr	r0, [fp]
   7654c:	bl	1d0e0 <fputs@plt+0xbf48>
   76550:	cmp	r0, #0
   76554:	beq	76518 <fputs@plt+0x65380>
   76558:	ldr	r3, [sp, #40]	; 0x28
   7655c:	str	r3, [r0, #12]
   76560:	ldr	r3, [r0, #4]
   76564:	orr	r3, r3, #4352	; 0x1100
   76568:	str	r3, [r0, #4]
   7656c:	str	r0, [sp, #40]	; 0x28
   76570:	b	76518 <fputs@plt+0x65380>
   76574:	ldr	r3, [r4, #-76]	; 0xffffffb4
   76578:	str	r3, [r4, #-72]	; 0xffffffb8
   7657c:	add	r7, sl, r7, lsl #4
   76580:	ldr	r3, [r7, #12]
   76584:	ldr	r2, [r7, #16]
   76588:	add	r3, r3, r2
   7658c:	str	r3, [r4, #-68]	; 0xffffffbc
   76590:	sub	r3, r4, #12
   76594:	str	r3, [sp]
   76598:	mov	r3, #0
   7659c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   765a0:	mov	r1, #38	; 0x26
   765a4:	mov	r0, fp
   765a8:	bl	35ea4 <fputs@plt+0x24d0c>
   765ac:	str	r0, [r4, #-76]	; 0xffffffb4
   765b0:	b	743ec <fputs@plt+0x63254>
   765b4:	ldr	r3, [r4, #-12]
   765b8:	cmp	r3, #0
   765bc:	beq	765d4 <fputs@plt+0x6543c>
   765c0:	ldr	r1, [fp]
   765c4:	ldr	r2, [r3]
   765c8:	ldr	r3, [r1, #116]	; 0x74
   765cc:	cmp	r2, r3
   765d0:	bgt	76630 <fputs@plt+0x65498>
   765d4:	sub	r2, r4, #60	; 0x3c
   765d8:	ldr	r1, [r4, #-12]
   765dc:	mov	r0, fp
   765e0:	bl	35e54 <fputs@plt+0x24cbc>
   765e4:	ldr	ip, [r4, #-60]	; 0xffffffc4
   765e8:	add	r7, sl, r7, lsl #4
   765ec:	ldr	r2, [r7, #12]
   765f0:	ldr	r3, [r7, #16]
   765f4:	add	r3, r2, r3
   765f8:	ldr	lr, [r4, #-28]	; 0xffffffe4
   765fc:	cmp	lr, #1
   76600:	movne	r1, #0
   76604:	moveq	r1, #1
   76608:	cmp	r0, #0
   7660c:	moveq	r1, #0
   76610:	cmp	r1, #0
   76614:	ldrne	r1, [r0, #4]
   76618:	orrne	r1, r1, #16
   7661c:	strne	r1, [r0, #4]
   76620:	str	r0, [r4, #-60]	; 0xffffffc4
   76624:	str	ip, [r4, #-56]	; 0xffffffc8
   76628:	str	r3, [r4, #-52]	; 0xffffffcc
   7662c:	b	743ec <fputs@plt+0x63254>
   76630:	sub	r2, r4, #60	; 0x3c
   76634:	ldr	r1, [pc, #3084]	; 77248 <fputs@plt+0x660b0>
   76638:	mov	r0, fp
   7663c:	bl	35674 <fputs@plt+0x244dc>
   76640:	b	765d4 <fputs@plt+0x6543c>
   76644:	sub	r2, r4, #44	; 0x2c
   76648:	mov	r1, #0
   7664c:	mov	r0, fp
   76650:	bl	35e54 <fputs@plt+0x24cbc>
   76654:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76658:	add	r7, sl, r7, lsl #4
   7665c:	ldr	r3, [r7, #12]
   76660:	ldr	r1, [r7, #16]
   76664:	add	r3, r3, r1
   76668:	str	r0, [r4, #-44]	; 0xffffffd4
   7666c:	str	r2, [r4, #-40]	; 0xffffffd8
   76670:	str	r3, [r4, #-36]	; 0xffffffdc
   76674:	b	743ec <fputs@plt+0x63254>
   76678:	add	r5, r5, #12
   7667c:	add	r3, sl, r5
   76680:	str	r3, [sp, #40]	; 0x28
   76684:	mov	r2, r3
   76688:	mov	r1, #0
   7668c:	mov	r0, fp
   76690:	bl	35e54 <fputs@plt+0x24cbc>
   76694:	add	r7, sl, r7, lsl #4
   76698:	ldr	r2, [r7, #12]
   7669c:	ldr	r3, [r7, #16]
   766a0:	add	r3, r2, r3
   766a4:	str	r0, [sl, r5]
   766a8:	ldr	r1, [sp, #40]	; 0x28
   766ac:	str	r2, [r1, #4]
   766b0:	str	r3, [r1, #8]
   766b4:	b	743ec <fputs@plt+0x63254>
   766b8:	add	r3, sl, r7, lsl #4
   766bc:	ldr	r3, [r3, #12]
   766c0:	ldrb	r1, [r4, #-14]
   766c4:	mov	r2, #0
   766c8:	str	r2, [sp]
   766cc:	ldr	r2, [r4, #-28]	; 0xffffffe4
   766d0:	mov	r0, fp
   766d4:	bl	35ea4 <fputs@plt+0x24d0c>
   766d8:	str	r0, [r4, #-28]	; 0xffffffe4
   766dc:	add	r7, sl, r7, lsl #4
   766e0:	ldr	r3, [r7, #20]
   766e4:	str	r3, [r4, #-20]	; 0xffffffec
   766e8:	b	743ec <fputs@plt+0x63254>
   766ec:	add	r3, r7, #1
   766f0:	add	r3, sl, r3, lsl #4
   766f4:	mov	r2, #0
   766f8:	str	r2, [r3, #4]
   766fc:	b	743ec <fputs@plt+0x63254>
   76700:	add	r2, sl, r7, lsl #4
   76704:	sub	r3, r4, #12
   76708:	add	r2, r2, #12
   7670c:	ldm	r2, {r0, r1}
   76710:	stm	r3, {r0, r1}
   76714:	mov	r3, #1
   76718:	str	r3, [r4, #-4]
   7671c:	b	743ec <fputs@plt+0x63254>
   76720:	add	r3, sl, r7, lsl #4
   76724:	ldr	r2, [r3, #12]
   76728:	mov	r1, #0
   7672c:	mov	r0, fp
   76730:	bl	2ce34 <fputs@plt+0x1bc9c>
   76734:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76738:	mov	r1, r0
   7673c:	mov	r0, fp
   76740:	bl	2ce34 <fputs@plt+0x1bc9c>
   76744:	sub	r2, r4, #12
   76748:	mov	r1, r0
   7674c:	mov	r0, fp
   76750:	bl	35e54 <fputs@plt+0x24cbc>
   76754:	mov	r2, r4
   76758:	str	r0, [r2, #-28]!	; 0xffffffe4
   7675c:	ldr	r1, [r4, #-4]
   76760:	mov	r0, fp
   76764:	bl	36014 <fputs@plt+0x24e7c>
   76768:	add	r7, sl, r7, lsl #4
   7676c:	ldr	r3, [r7, #20]
   76770:	str	r3, [r4, #-20]	; 0xffffffec
   76774:	ldr	r3, [r4, #-28]	; 0xffffffe4
   76778:	cmp	r3, #0
   7677c:	ldrne	r2, [r3, #4]
   76780:	orrne	r2, r2, #128	; 0x80
   76784:	strne	r2, [r3, #4]
   76788:	b	743ec <fputs@plt+0x63254>
   7678c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76790:	mov	r1, #0
   76794:	mov	r0, fp
   76798:	bl	2ce34 <fputs@plt+0x1bc9c>
   7679c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   767a0:	mov	r1, r0
   767a4:	mov	r0, fp
   767a8:	bl	2ce34 <fputs@plt+0x1bc9c>
   767ac:	add	r3, sl, r7, lsl #4
   767b0:	ldr	r2, [r3, #12]
   767b4:	mov	r1, r0
   767b8:	mov	r0, fp
   767bc:	bl	2ce34 <fputs@plt+0x1bc9c>
   767c0:	sub	r2, r4, #44	; 0x2c
   767c4:	mov	r1, r0
   767c8:	mov	r0, fp
   767cc:	bl	35e54 <fputs@plt+0x24cbc>
   767d0:	mov	r2, r4
   767d4:	str	r0, [r2, #-60]!	; 0xffffffc4
   767d8:	ldr	r1, [r4, #-36]	; 0xffffffdc
   767dc:	mov	r0, fp
   767e0:	bl	36014 <fputs@plt+0x24e7c>
   767e4:	add	r7, sl, r7, lsl #4
   767e8:	ldr	r3, [r7, #20]
   767ec:	str	r3, [r4, #-52]	; 0xffffffcc
   767f0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   767f4:	cmp	r3, #0
   767f8:	ldrne	r2, [r3, #4]
   767fc:	orrne	r2, r2, #128	; 0x80
   76800:	strne	r2, [r3, #4]
   76804:	b	743ec <fputs@plt+0x63254>
   76808:	add	r7, sl, r7, lsl #4
   7680c:	ldrb	r1, [r7, #10]
   76810:	mov	r3, #0
   76814:	str	r3, [sp]
   76818:	ldr	r2, [r4, #-12]
   7681c:	mov	r0, fp
   76820:	bl	35ea4 <fputs@plt+0x24d0c>
   76824:	str	r0, [r4, #-12]
   76828:	ldr	r3, [r7, #12]
   7682c:	ldr	r2, [r7, #16]
   76830:	add	r3, r3, r2
   76834:	str	r3, [r4, #-4]
   76838:	b	743ec <fputs@plt+0x63254>
   7683c:	mov	r3, #0
   76840:	str	r3, [sp]
   76844:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76848:	mov	r1, #77	; 0x4d
   7684c:	mov	r0, fp
   76850:	bl	35ea4 <fputs@plt+0x24d0c>
   76854:	str	r0, [r4, #-28]	; 0xffffffe4
   76858:	add	r7, sl, r7, lsl #4
   7685c:	ldr	r3, [r7, #12]
   76860:	ldr	r2, [r7, #16]
   76864:	add	r3, r3, r2
   76868:	str	r3, [r4, #-20]	; 0xffffffec
   7686c:	b	743ec <fputs@plt+0x63254>
   76870:	add	r3, sl, r7, lsl #4
   76874:	str	r3, [sp, #40]	; 0x28
   76878:	ldr	r2, [r3, #12]
   7687c:	str	r2, [sp, #44]	; 0x2c
   76880:	mov	r3, #0
   76884:	str	r3, [sp]
   76888:	mov	r3, r2
   7688c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76890:	mov	r1, #73	; 0x49
   76894:	mov	r0, fp
   76898:	bl	35ea4 <fputs@plt+0x24d0c>
   7689c:	mov	r5, r0
   768a0:	str	r0, [r4, #-28]	; 0xffffffe4
   768a4:	add	r7, sl, r7, lsl #4
   768a8:	ldr	r3, [r7, #20]
   768ac:	str	r3, [r4, #-20]	; 0xffffffec
   768b0:	ldr	r3, [sp, #40]	; 0x28
   768b4:	ldr	r3, [r3, #12]
   768b8:	cmp	r0, #0
   768bc:	cmpne	r3, #0
   768c0:	beq	743ec <fputs@plt+0x63254>
   768c4:	ldrb	r3, [r3]
   768c8:	cmp	r3, #101	; 0x65
   768cc:	bne	743ec <fputs@plt+0x63254>
   768d0:	ldr	r0, [fp]
   768d4:	mov	r3, #76	; 0x4c
   768d8:	strb	r3, [r5]
   768dc:	ldr	r1, [r5, #16]
   768e0:	bl	23ba4 <fputs@plt+0x12a0c>
   768e4:	mov	r3, #0
   768e8:	str	r3, [r5, #16]
   768ec:	b	743ec <fputs@plt+0x63254>
   768f0:	add	r3, sl, r7, lsl #4
   768f4:	str	r3, [sp, #40]	; 0x28
   768f8:	ldr	r2, [r3, #12]
   768fc:	str	r2, [sp, #44]	; 0x2c
   76900:	mov	r3, #0
   76904:	str	r3, [sp]
   76908:	mov	r3, r2
   7690c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76910:	mov	r1, #148	; 0x94
   76914:	mov	r0, fp
   76918:	bl	35ea4 <fputs@plt+0x24d0c>
   7691c:	mov	r5, r0
   76920:	str	r0, [r4, #-44]	; 0xffffffd4
   76924:	add	r7, sl, r7, lsl #4
   76928:	ldr	r3, [r7, #20]
   7692c:	str	r3, [r4, #-36]	; 0xffffffdc
   76930:	ldr	r3, [sp, #40]	; 0x28
   76934:	ldr	r3, [r3, #12]
   76938:	cmp	r0, #0
   7693c:	cmpne	r3, #0
   76940:	beq	743ec <fputs@plt+0x63254>
   76944:	ldrb	r3, [r3]
   76948:	cmp	r3, #101	; 0x65
   7694c:	bne	743ec <fputs@plt+0x63254>
   76950:	ldr	r0, [fp]
   76954:	mov	r3, #77	; 0x4d
   76958:	strb	r3, [r5]
   7695c:	ldr	r1, [r5, #16]
   76960:	bl	23ba4 <fputs@plt+0x12a0c>
   76964:	mov	r3, #0
   76968:	str	r3, [r5, #16]
   7696c:	b	743ec <fputs@plt+0x63254>
   76970:	ldrb	r1, [r4, #-14]
   76974:	ldr	r3, [r4, #-12]
   76978:	str	r3, [r4, #-8]
   7697c:	add	r3, sl, r7, lsl #4
   76980:	ldr	r2, [r3, #12]
   76984:	mov	r3, #0
   76988:	str	r3, [sp]
   7698c:	mov	r0, fp
   76990:	bl	35ea4 <fputs@plt+0x24d0c>
   76994:	str	r0, [r4, #-12]
   76998:	add	r7, sl, r7, lsl #4
   7699c:	ldr	r3, [r7, #20]
   769a0:	str	r3, [r4, #-4]
   769a4:	b	743ec <fputs@plt+0x63254>
   769a8:	ldr	r3, [r4, #-12]
   769ac:	str	r3, [r4, #-8]
   769b0:	add	r3, sl, r7, lsl #4
   769b4:	ldr	r2, [r3, #12]
   769b8:	mov	r3, #0
   769bc:	str	r3, [sp]
   769c0:	mov	r1, #155	; 0x9b
   769c4:	mov	r0, fp
   769c8:	bl	35ea4 <fputs@plt+0x24d0c>
   769cc:	str	r0, [r4, #-12]
   769d0:	add	r7, sl, r7, lsl #4
   769d4:	ldr	r3, [r7, #20]
   769d8:	str	r3, [r4, #-4]
   769dc:	b	743ec <fputs@plt+0x63254>
   769e0:	ldr	r3, [r4, #-12]
   769e4:	str	r3, [r4, #-8]
   769e8:	add	r3, sl, r7, lsl #4
   769ec:	ldr	r2, [r3, #12]
   769f0:	mov	r3, #0
   769f4:	str	r3, [sp]
   769f8:	mov	r1, #156	; 0x9c
   769fc:	mov	r0, fp
   76a00:	bl	35ea4 <fputs@plt+0x24d0c>
   76a04:	str	r0, [r4, #-12]
   76a08:	add	r7, sl, r7, lsl #4
   76a0c:	ldr	r3, [r7, #20]
   76a10:	str	r3, [r4, #-4]
   76a14:	b	743ec <fputs@plt+0x63254>
   76a18:	add	r7, sl, r7, lsl #4
   76a1c:	mov	r3, #0
   76a20:	str	r3, [r7, #12]
   76a24:	b	743ec <fputs@plt+0x63254>
   76a28:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76a2c:	mov	r1, #0
   76a30:	mov	r0, fp
   76a34:	bl	2ce34 <fputs@plt+0x1bc9c>
   76a38:	add	r3, sl, r7, lsl #4
   76a3c:	ldr	r2, [r3, #12]
   76a40:	mov	r1, r0
   76a44:	mov	r0, fp
   76a48:	bl	2ce34 <fputs@plt+0x1bc9c>
   76a4c:	mov	r5, r0
   76a50:	mov	r3, #0
   76a54:	str	r3, [sp]
   76a58:	ldr	r2, [r4, #-60]	; 0xffffffc4
   76a5c:	mov	r1, #74	; 0x4a
   76a60:	mov	r0, fp
   76a64:	bl	35ea4 <fputs@plt+0x24d0c>
   76a68:	str	r0, [r4, #-60]	; 0xffffffc4
   76a6c:	cmp	r0, #0
   76a70:	beq	76a98 <fputs@plt+0x65900>
   76a74:	str	r5, [r0, #20]
   76a78:	sub	r2, r4, #60	; 0x3c
   76a7c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   76a80:	mov	r0, fp
   76a84:	bl	36014 <fputs@plt+0x24e7c>
   76a88:	add	r7, sl, r7, lsl #4
   76a8c:	ldr	r3, [r7, #20]
   76a90:	str	r3, [r4, #-52]	; 0xffffffcc
   76a94:	b	743ec <fputs@plt+0x63254>
   76a98:	mov	r1, r5
   76a9c:	ldr	r0, [fp]
   76aa0:	bl	23c38 <fputs@plt+0x12aa0>
   76aa4:	b	76a78 <fputs@plt+0x658e0>
   76aa8:	ldr	r3, [r4, #-12]
   76aac:	cmp	r3, #0
   76ab0:	beq	76b20 <fputs@plt+0x65988>
   76ab4:	ldr	r2, [r3]
   76ab8:	cmp	r2, #1
   76abc:	beq	76b58 <fputs@plt+0x659c0>
   76ac0:	mov	r3, #0
   76ac4:	str	r3, [sp]
   76ac8:	ldr	r2, [r4, #-60]	; 0xffffffc4
   76acc:	mov	r1, #75	; 0x4b
   76ad0:	mov	r0, fp
   76ad4:	bl	35ea4 <fputs@plt+0x24d0c>
   76ad8:	str	r0, [r4, #-60]	; 0xffffffc4
   76adc:	cmp	r0, #0
   76ae0:	beq	76bb8 <fputs@plt+0x65a20>
   76ae4:	ldr	r3, [r4, #-12]
   76ae8:	str	r3, [r0, #20]
   76aec:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76af0:	mov	r0, fp
   76af4:	bl	35e24 <fputs@plt+0x24c8c>
   76af8:	sub	r2, r4, #60	; 0x3c
   76afc:	ldr	r1, [r4, #-44]	; 0xffffffd4
   76b00:	mov	r0, fp
   76b04:	bl	36014 <fputs@plt+0x24e7c>
   76b08:	add	r7, sl, r7, lsl #4
   76b0c:	ldr	r3, [r7, #12]
   76b10:	ldr	r2, [r7, #16]
   76b14:	add	r3, r3, r2
   76b18:	str	r3, [r4, #-52]	; 0xffffffcc
   76b1c:	b	743ec <fputs@plt+0x63254>
   76b20:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76b24:	ldr	r0, [fp]
   76b28:	bl	23ba4 <fputs@plt+0x12a0c>
   76b2c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76b30:	ldr	r3, [pc, #1812]	; 7724c <fputs@plt+0x660b4>
   76b34:	add	r3, r3, r2, lsl #3
   76b38:	str	r3, [sp]
   76b3c:	mov	r3, #0
   76b40:	mov	r2, r3
   76b44:	mov	r1, #132	; 0x84
   76b48:	mov	r0, fp
   76b4c:	bl	35ea4 <fputs@plt+0x24d0c>
   76b50:	str	r0, [r4, #-60]	; 0xffffffc4
   76b54:	b	76b08 <fputs@plt+0x65970>
   76b58:	ldr	r3, [r3, #4]
   76b5c:	ldr	r5, [r3]
   76b60:	mov	r2, #0
   76b64:	str	r2, [r3]
   76b68:	ldr	r1, [r4, #-12]
   76b6c:	ldr	r0, [fp]
   76b70:	bl	23c38 <fputs@plt+0x12aa0>
   76b74:	cmp	r5, #0
   76b78:	ldrne	r3, [r5, #4]
   76b7c:	bicne	r3, r3, #256	; 0x100
   76b80:	orrne	r3, r3, #512	; 0x200
   76b84:	strne	r3, [r5, #4]
   76b88:	ldr	r1, [r4, #-44]	; 0xffffffd4
   76b8c:	mov	r3, #0
   76b90:	str	r3, [sp]
   76b94:	mov	r3, r5
   76b98:	ldr	r2, [r4, #-60]	; 0xffffffc4
   76b9c:	cmp	r1, #0
   76ba0:	movne	r1, #78	; 0x4e
   76ba4:	moveq	r1, #79	; 0x4f
   76ba8:	mov	r0, fp
   76bac:	bl	35ea4 <fputs@plt+0x24d0c>
   76bb0:	str	r0, [r4, #-60]	; 0xffffffc4
   76bb4:	b	76b08 <fputs@plt+0x65970>
   76bb8:	ldr	r1, [r4, #-12]
   76bbc:	ldr	r0, [fp]
   76bc0:	bl	23c38 <fputs@plt+0x12aa0>
   76bc4:	b	76af8 <fputs@plt+0x65960>
   76bc8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   76bcc:	str	r3, [r4, #-24]	; 0xffffffe8
   76bd0:	add	r7, sl, r7, lsl #4
   76bd4:	ldr	r3, [r7, #12]
   76bd8:	ldr	r2, [r7, #16]
   76bdc:	add	r3, r3, r2
   76be0:	str	r3, [r4, #-20]	; 0xffffffec
   76be4:	mov	r2, #0
   76be8:	str	r2, [sp]
   76bec:	mov	r3, r2
   76bf0:	mov	r1, #119	; 0x77
   76bf4:	mov	r0, fp
   76bf8:	bl	35ea4 <fputs@plt+0x24d0c>
   76bfc:	str	r0, [r4, #-28]	; 0xffffffe4
   76c00:	cmp	r0, #0
   76c04:	beq	76c34 <fputs@plt+0x65a9c>
   76c08:	ldr	r3, [r4, #-12]
   76c0c:	str	r3, [r0, #20]
   76c10:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76c14:	ldr	r3, [r2, #4]
   76c18:	orr	r3, r3, #2097152	; 0x200000
   76c1c:	orr	r3, r3, #2048	; 0x800
   76c20:	str	r3, [r2, #4]
   76c24:	ldr	r1, [r4, #-28]	; 0xffffffe4
   76c28:	mov	r0, fp
   76c2c:	bl	35e24 <fputs@plt+0x24c8c>
   76c30:	b	743ec <fputs@plt+0x63254>
   76c34:	ldr	r1, [r4, #-12]
   76c38:	ldr	r0, [fp]
   76c3c:	bl	23b94 <fputs@plt+0x129fc>
   76c40:	b	743ec <fputs@plt+0x63254>
   76c44:	mov	r3, #0
   76c48:	str	r3, [sp]
   76c4c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   76c50:	mov	r1, #75	; 0x4b
   76c54:	mov	r0, fp
   76c58:	bl	35ea4 <fputs@plt+0x24d0c>
   76c5c:	str	r0, [r4, #-60]	; 0xffffffc4
   76c60:	cmp	r0, #0
   76c64:	beq	76cb8 <fputs@plt+0x65b20>
   76c68:	ldr	r3, [r4, #-12]
   76c6c:	str	r3, [r0, #20]
   76c70:	ldr	r2, [r4, #-60]	; 0xffffffc4
   76c74:	ldr	r3, [r2, #4]
   76c78:	orr	r3, r3, #2097152	; 0x200000
   76c7c:	orr	r3, r3, #2048	; 0x800
   76c80:	str	r3, [r2, #4]
   76c84:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76c88:	mov	r0, fp
   76c8c:	bl	35e24 <fputs@plt+0x24c8c>
   76c90:	sub	r2, r4, #60	; 0x3c
   76c94:	ldr	r1, [r4, #-44]	; 0xffffffd4
   76c98:	mov	r0, fp
   76c9c:	bl	36014 <fputs@plt+0x24e7c>
   76ca0:	add	r7, sl, r7, lsl #4
   76ca4:	ldr	r3, [r7, #12]
   76ca8:	ldr	r2, [r7, #16]
   76cac:	add	r3, r3, r2
   76cb0:	str	r3, [r4, #-52]	; 0xffffffcc
   76cb4:	b	743ec <fputs@plt+0x63254>
   76cb8:	ldr	r1, [r4, #-12]
   76cbc:	ldr	r0, [fp]
   76cc0:	bl	23b94 <fputs@plt+0x129fc>
   76cc4:	b	76c90 <fputs@plt+0x65af8>
   76cc8:	add	r3, r5, #12
   76ccc:	add	r3, sl, r3
   76cd0:	sub	r2, r4, #12
   76cd4:	mov	r1, #0
   76cd8:	ldr	r0, [fp]
   76cdc:	bl	2c884 <fputs@plt+0x1b6ec>
   76ce0:	str	r0, [sp, #40]	; 0x28
   76ce4:	mov	r3, #0
   76ce8:	str	r3, [sp]
   76cec:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76cf0:	mov	r1, #75	; 0x4b
   76cf4:	mov	r0, fp
   76cf8:	bl	35ea4 <fputs@plt+0x24d0c>
   76cfc:	mov	r5, r0
   76d00:	str	r0, [r4, #-44]	; 0xffffffd4
   76d04:	cmp	r0, #0
   76d08:	beq	76d94 <fputs@plt+0x65bfc>
   76d0c:	mov	r1, #0
   76d10:	str	r1, [sp, #20]
   76d14:	str	r1, [sp, #16]
   76d18:	str	r1, [sp, #12]
   76d1c:	str	r1, [sp, #8]
   76d20:	str	r1, [sp, #4]
   76d24:	str	r1, [sp]
   76d28:	mov	r3, r1
   76d2c:	ldr	r2, [sp, #40]	; 0x28
   76d30:	mov	r0, fp
   76d34:	bl	2d00c <fputs@plt+0x1be74>
   76d38:	str	r0, [r5, #20]
   76d3c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76d40:	ldr	r3, [r2, #4]
   76d44:	orr	r3, r3, #2097152	; 0x200000
   76d48:	orr	r3, r3, #2048	; 0x800
   76d4c:	str	r3, [r2, #4]
   76d50:	ldr	r1, [r4, #-44]	; 0xffffffd4
   76d54:	mov	r0, fp
   76d58:	bl	35e24 <fputs@plt+0x24c8c>
   76d5c:	sub	r2, r4, #44	; 0x2c
   76d60:	ldr	r1, [r4, #-28]	; 0xffffffe4
   76d64:	mov	r0, fp
   76d68:	bl	36014 <fputs@plt+0x24e7c>
   76d6c:	add	r3, sl, r7, lsl #4
   76d70:	ldr	r3, [r3, #12]
   76d74:	cmp	r3, #0
   76d78:	addne	r7, sl, r7, lsl #4
   76d7c:	ldrne	r2, [r7, #16]
   76d80:	ldreq	r3, [r4, #-12]
   76d84:	ldreq	r2, [r4, #-8]
   76d88:	add	r3, r3, r2
   76d8c:	str	r3, [r4, #-36]	; 0xffffffdc
   76d90:	b	743ec <fputs@plt+0x63254>
   76d94:	ldr	r1, [sp, #40]	; 0x28
   76d98:	ldr	r0, [fp]
   76d9c:	bl	23a04 <fputs@plt+0x1286c>
   76da0:	b	76d5c <fputs@plt+0x65bc4>
   76da4:	ldr	r3, [r4, #-44]	; 0xffffffd4
   76da8:	str	r3, [r4, #-40]	; 0xffffffd8
   76dac:	add	r7, sl, r7, lsl #4
   76db0:	ldr	r3, [r7, #12]
   76db4:	ldr	r2, [r7, #16]
   76db8:	add	r3, r3, r2
   76dbc:	str	r3, [r4, #-36]	; 0xffffffdc
   76dc0:	mov	r2, #0
   76dc4:	str	r2, [sp]
   76dc8:	mov	r3, r2
   76dcc:	mov	r1, #20
   76dd0:	mov	r0, fp
   76dd4:	bl	35ea4 <fputs@plt+0x24d0c>
   76dd8:	mov	r1, r0
   76ddc:	str	r0, [r4, #-44]	; 0xffffffd4
   76de0:	cmp	r0, #0
   76de4:	beq	76e0c <fputs@plt+0x65c74>
   76de8:	ldr	r3, [r4, #-12]
   76dec:	str	r3, [r0, #20]
   76df0:	ldr	r3, [r0, #4]
   76df4:	orr	r3, r3, #2097152	; 0x200000
   76df8:	orr	r3, r3, #2048	; 0x800
   76dfc:	str	r3, [r0, #4]
   76e00:	mov	r0, fp
   76e04:	bl	35e24 <fputs@plt+0x24c8c>
   76e08:	b	743ec <fputs@plt+0x63254>
   76e0c:	ldr	r1, [r4, #-12]
   76e10:	ldr	r0, [fp]
   76e14:	bl	23b94 <fputs@plt+0x129fc>
   76e18:	b	743ec <fputs@plt+0x63254>
   76e1c:	ldr	r3, [r4, #-60]	; 0xffffffc4
   76e20:	str	r3, [r4, #-56]	; 0xffffffc8
   76e24:	add	r7, sl, r7, lsl #4
   76e28:	ldr	r3, [r7, #12]
   76e2c:	ldr	r2, [r7, #16]
   76e30:	add	r3, r3, r2
   76e34:	str	r3, [r4, #-52]	; 0xffffffcc
   76e38:	mov	r3, #0
   76e3c:	str	r3, [sp]
   76e40:	ldr	r2, [r4, #-44]	; 0xffffffd4
   76e44:	mov	r1, #136	; 0x88
   76e48:	mov	r0, fp
   76e4c:	bl	35ea4 <fputs@plt+0x24d0c>
   76e50:	mov	r5, r0
   76e54:	str	r0, [r4, #-60]	; 0xffffffc4
   76e58:	cmp	r0, #0
   76e5c:	beq	76e94 <fputs@plt+0x65cfc>
   76e60:	ldr	r2, [r4, #-12]
   76e64:	cmp	r2, #0
   76e68:	beq	76e8c <fputs@plt+0x65cf4>
   76e6c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   76e70:	mov	r0, fp
   76e74:	bl	2ce34 <fputs@plt+0x1bc9c>
   76e78:	str	r0, [r5, #20]
   76e7c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76e80:	mov	r0, fp
   76e84:	bl	35e24 <fputs@plt+0x24c8c>
   76e88:	b	743ec <fputs@plt+0x63254>
   76e8c:	ldr	r0, [r4, #-28]	; 0xffffffe4
   76e90:	b	76e78 <fputs@plt+0x65ce0>
   76e94:	ldr	r1, [r4, #-28]	; 0xffffffe4
   76e98:	ldr	r0, [fp]
   76e9c:	bl	23c38 <fputs@plt+0x12aa0>
   76ea0:	ldr	r1, [r4, #-12]
   76ea4:	ldr	r0, [fp]
   76ea8:	bl	23ba4 <fputs@plt+0x12a0c>
   76eac:	b	743ec <fputs@plt+0x63254>
   76eb0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76eb4:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76eb8:	mov	r0, fp
   76ebc:	bl	2ce34 <fputs@plt+0x1bc9c>
   76ec0:	mov	r1, r0
   76ec4:	str	r0, [r4, #-60]	; 0xffffffc4
   76ec8:	add	r7, sl, r7, lsl #4
   76ecc:	ldr	r2, [r7, #12]
   76ed0:	mov	r0, fp
   76ed4:	bl	2ce34 <fputs@plt+0x1bc9c>
   76ed8:	str	r0, [r4, #-60]	; 0xffffffc4
   76edc:	b	743ec <fputs@plt+0x63254>
   76ee0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   76ee4:	mov	r1, #0
   76ee8:	mov	r0, fp
   76eec:	bl	2ce34 <fputs@plt+0x1bc9c>
   76ef0:	mov	r1, r0
   76ef4:	str	r0, [r4, #-44]	; 0xffffffd4
   76ef8:	add	r7, sl, r7, lsl #4
   76efc:	ldr	r2, [r7, #12]
   76f00:	mov	r0, fp
   76f04:	bl	2ce34 <fputs@plt+0x1bc9c>
   76f08:	str	r0, [r4, #-44]	; 0xffffffd4
   76f0c:	b	743ec <fputs@plt+0x63254>
   76f10:	add	r7, sl, r7, lsl #4
   76f14:	ldr	r2, [r7, #12]
   76f18:	ldr	r1, [r4, #-28]	; 0xffffffe4
   76f1c:	mov	r0, fp
   76f20:	bl	2ce34 <fputs@plt+0x1bc9c>
   76f24:	str	r0, [r4, #-28]	; 0xffffffe4
   76f28:	b	743ec <fputs@plt+0x63254>
   76f2c:	add	r7, sl, r7, lsl #4
   76f30:	ldr	r2, [r7, #12]
   76f34:	mov	r1, #0
   76f38:	mov	r0, fp
   76f3c:	bl	2ce34 <fputs@plt+0x1bc9c>
   76f40:	str	r0, [r7, #12]
   76f44:	b	743ec <fputs@plt+0x63254>
   76f48:	mov	r3, #0
   76f4c:	sub	r2, r4, #60	; 0x3c
   76f50:	mov	r1, r3
   76f54:	ldr	r0, [fp]
   76f58:	bl	2c884 <fputs@plt+0x1b6ec>
   76f5c:	ldr	r3, [r4, #-124]	; 0xffffff84
   76f60:	str	r3, [sp, #20]
   76f64:	mov	r3, #0
   76f68:	str	r3, [sp, #16]
   76f6c:	add	r7, sl, r7, lsl #4
   76f70:	ldr	r3, [r7, #12]
   76f74:	str	r3, [sp, #12]
   76f78:	sub	r3, r4, #172	; 0xac
   76f7c:	str	r3, [sp, #8]
   76f80:	ldr	r3, [r4, #-156]	; 0xffffff64
   76f84:	str	r3, [sp, #4]
   76f88:	ldr	r3, [r4, #-28]	; 0xffffffe4
   76f8c:	str	r3, [sp]
   76f90:	mov	r3, r0
   76f94:	sub	r2, r4, #92	; 0x5c
   76f98:	sub	r1, r4, #108	; 0x6c
   76f9c:	mov	r0, fp
   76fa0:	bl	7a474 <fputs@plt+0x692dc>
   76fa4:	b	743ec <fputs@plt+0x63254>
   76fa8:	add	r7, sl, r7, lsl #4
   76fac:	mov	r3, #2
   76fb0:	str	r3, [r7, #12]
   76fb4:	b	743ec <fputs@plt+0x63254>
   76fb8:	mov	r3, #0
   76fbc:	str	r3, [r4, #20]
   76fc0:	b	743ec <fputs@plt+0x63254>
   76fc4:	ldr	r3, [r4, #-12]
   76fc8:	str	r3, [r4, #-28]	; 0xffffffe4
   76fcc:	b	743ec <fputs@plt+0x63254>
   76fd0:	add	r7, sl, r7, lsl #4
   76fd4:	ldr	r3, [r7, #12]
   76fd8:	str	r3, [sp]
   76fdc:	ldr	r3, [r4, #-12]
   76fe0:	sub	r2, r4, #28
   76fe4:	ldr	r1, [r4, #-60]	; 0xffffffc4
   76fe8:	mov	r0, fp
   76fec:	bl	3be2c <fputs@plt+0x2ac94>
   76ff0:	str	r0, [r4, #-60]	; 0xffffffc4
   76ff4:	b	743ec <fputs@plt+0x63254>
   76ff8:	add	r7, sl, r7, lsl #4
   76ffc:	ldr	r3, [r7, #12]
   77000:	str	r3, [sp]
   77004:	ldr	r3, [r4, #-12]
   77008:	sub	r2, r4, #28
   7700c:	mov	r1, #0
   77010:	mov	r0, fp
   77014:	bl	3be2c <fputs@plt+0x2ac94>
   77018:	str	r0, [r4, #-28]	; 0xffffffe4
   7701c:	b	743ec <fputs@plt+0x63254>
   77020:	add	r7, sl, r7, lsl #4
   77024:	ldr	r3, [r7, #12]
   77028:	str	r3, [sp, #44]	; 0x2c
   7702c:	ldr	r3, [fp]
   77030:	str	r3, [sp, #40]	; 0x28
   77034:	ldrb	r3, [r3, #69]	; 0x45
   77038:	cmp	r3, #0
   7703c:	beq	77050 <fputs@plt+0x65eb8>
   77040:	ldr	r1, [sp, #44]	; 0x2c
   77044:	ldr	r0, [sp, #40]	; 0x28
   77048:	bl	23a04 <fputs@plt+0x1286c>
   7704c:	b	743ec <fputs@plt+0x63254>
   77050:	ldr	r5, [r4, #-12]
   77054:	mov	r0, fp
   77058:	bl	694f4 <fputs@plt+0x5835c>
   7705c:	cmp	r0, #0
   77060:	bne	77040 <fputs@plt+0x65ea8>
   77064:	ldr	r3, [sp, #44]	; 0x2c
   77068:	ldr	r2, [r3, #12]
   7706c:	ldr	r1, [r3, #16]
   77070:	ldr	r0, [sp, #40]	; 0x28
   77074:	bl	185c8 <fputs@plt+0x7430>
   77078:	subs	r7, r0, #0
   7707c:	beq	771b4 <fputs@plt+0x6601c>
   77080:	ldrb	r3, [r7, #55]	; 0x37
   77084:	tst	r3, #3
   77088:	bne	771f0 <fputs@plt+0x66058>
   7708c:	ldr	r1, [r7, #24]
   77090:	ldr	r0, [sp, #40]	; 0x28
   77094:	bl	19604 <fputs@plt+0x846c>
   77098:	mov	r5, r0
   7709c:	ldr	r2, [r7, #12]
   770a0:	str	r2, [sp, #60]	; 0x3c
   770a4:	ldr	r3, [sp, #40]	; 0x28
   770a8:	ldr	r3, [r3, #16]
   770ac:	ldr	r3, [r3, r0, lsl #4]
   770b0:	str	r3, [sp, #48]	; 0x30
   770b4:	cmp	r0, #1
   770b8:	beq	78cf4 <fputs@plt+0x67b5c>
   770bc:	str	r3, [sp]
   770c0:	mov	r3, #0
   770c4:	ldr	r2, [pc, #456]	; 77294 <fputs@plt+0x660fc>
   770c8:	mov	r1, #9
   770cc:	mov	r0, fp
   770d0:	bl	3573c <fputs@plt+0x245a4>
   770d4:	cmp	r0, #0
   770d8:	bne	77040 <fputs@plt+0x65ea8>
   770dc:	ldr	r3, [pc, #432]	; 77294 <fputs@plt+0x660fc>
   770e0:	str	r3, [sp, #56]	; 0x38
   770e4:	cmp	r5, #0
   770e8:	moveq	r1, #10
   770ec:	movne	r1, #12
   770f0:	ldr	r3, [sp, #60]	; 0x3c
   770f4:	ldr	r3, [r3]
   770f8:	ldr	r2, [r7]
   770fc:	ldr	r0, [sp, #48]	; 0x30
   77100:	str	r0, [sp]
   77104:	mov	r0, fp
   77108:	bl	3573c <fputs@plt+0x245a4>
   7710c:	cmp	r0, #0
   77110:	bne	77040 <fputs@plt+0x65ea8>
   77114:	mov	r0, fp
   77118:	bl	2afc0 <fputs@plt+0x19e28>
   7711c:	subs	r3, r0, #0
   77120:	str	r3, [sp, #48]	; 0x30
   77124:	beq	77040 <fputs@plt+0x65ea8>
   77128:	mov	r2, r5
   7712c:	mov	r1, #1
   77130:	mov	r0, fp
   77134:	bl	52af4 <fputs@plt+0x4195c>
   77138:	ldr	r2, [sp, #40]	; 0x28
   7713c:	ldr	r3, [r2, #16]
   77140:	ldr	r2, [r3, r5, lsl #4]
   77144:	ldr	r3, [r7]
   77148:	str	r3, [sp]
   7714c:	ldr	r3, [sp, #56]	; 0x38
   77150:	ldr	r1, [pc, #248]	; 77250 <fputs@plt+0x660b8>
   77154:	mov	r0, fp
   77158:	bl	79ad8 <fputs@plt+0x68940>
   7715c:	ldr	r3, [r7]
   77160:	ldr	r2, [pc, #236]	; 77254 <fputs@plt+0x660bc>
   77164:	mov	r1, r5
   77168:	mov	r0, fp
   7716c:	bl	79ba8 <fputs@plt+0x68a10>
   77170:	mov	r1, r5
   77174:	mov	r0, fp
   77178:	bl	2b77c <fputs@plt+0x1a5e4>
   7717c:	mov	r2, r5
   77180:	ldr	r1, [r7, #44]	; 0x2c
   77184:	mov	r0, fp
   77188:	bl	79d54 <fputs@plt+0x68bbc>
   7718c:	mov	r3, #0
   77190:	str	r3, [sp, #8]
   77194:	ldr	r2, [r7]
   77198:	str	r2, [sp, #4]
   7719c:	str	r3, [sp]
   771a0:	mov	r2, r5
   771a4:	mov	r1, #126	; 0x7e
   771a8:	ldr	r0, [sp, #48]	; 0x30
   771ac:	bl	2b058 <fputs@plt+0x19ec0>
   771b0:	b	77040 <fputs@plt+0x65ea8>
   771b4:	cmp	r5, #0
   771b8:	bne	771dc <fputs@plt+0x66044>
   771bc:	mov	r3, #0
   771c0:	ldr	r2, [sp, #44]	; 0x2c
   771c4:	ldr	r1, [pc, #140]	; 77258 <fputs@plt+0x660c0>
   771c8:	mov	r0, fp
   771cc:	bl	35674 <fputs@plt+0x244dc>
   771d0:	mov	r3, #1
   771d4:	strb	r3, [fp, #17]
   771d8:	b	77040 <fputs@plt+0x65ea8>
   771dc:	ldr	r3, [sp, #44]	; 0x2c
   771e0:	ldr	r1, [r3, #12]
   771e4:	mov	r0, fp
   771e8:	bl	52b34 <fputs@plt+0x4199c>
   771ec:	b	771d0 <fputs@plt+0x66038>
   771f0:	mov	r2, #0
   771f4:	ldr	r1, [pc, #96]	; 7725c <fputs@plt+0x660c4>
   771f8:	mov	r0, fp
   771fc:	bl	35674 <fputs@plt+0x244dc>
   77200:	b	77040 <fputs@plt+0x65ea8>
   77204:	mov	r0, fp
   77208:	bl	2afc0 <fputs@plt+0x19e28>
   7720c:	subs	r5, r0, #0
   77210:	beq	743ec <fputs@plt+0x63254>
   77214:	mov	r3, #0
   77218:	mov	r2, r3
   7721c:	mov	r1, #10
   77220:	mov	r0, r5
   77224:	bl	2b55c <fputs@plt+0x1a3c4>
   77228:	mov	r1, #0
   7722c:	mov	r0, r5
   77230:	bl	171cc <fputs@plt+0x6034>
   77234:	b	743ec <fputs@plt+0x63254>
   77238:	andeq	r7, r8, r0, ror #14
   7723c:			; <UNDEFINED> instruction: 0x000813b0
   77240:	andeq	r7, r8, ip, lsl r7
   77244:	andeq	r7, r8, r4, lsr r7
   77248:	andeq	r7, r8, r8, ror r7
   7724c:	andeq	r1, r8, r4, ror #30
   77250:	strdeq	r7, [r8], -ip
   77254:	andeq	r7, r8, r0, lsr r8
   77258:	muleq	r8, ip, r7
   7725c:			; <UNDEFINED> instruction: 0x000877b0
   77260:	andeq	r7, r8, r4, lsr r8
   77264:	andeq	r7, r8, r4, ror r8
   77268:	andeq	r4, r8, r0, lsr #25
   7726c:	muleq	r8, r4, r8
   77270:	andeq	r7, r8, r4, asr #17
   77274:	strdeq	r7, [r8], -r0
   77278:	andeq	r5, r8, r4, lsl #5
   7727c:	andeq	r7, r8, ip, lsl #18
   77280:	andeq	r7, r8, r0, ror #12
   77284:	andeq	r7, r8, r8, asr r6
   77288:	andeq	r7, r8, r4, lsr r9
   7728c:	andeq	r7, r8, ip, asr r9
   77290:	andeq	r6, r8, ip, asr #13
   77294:	andeq	r6, r8, r0, ror #13
   77298:	andeq	r7, r8, ip, lsl #19
   7729c:	andeq	r7, r8, ip, ror #19
   772a0:	andeq	r7, r8, r0, asr #20
   772a4:	muleq	r8, r8, sl
   772a8:	andeq	r5, r8, r0, lsr #7
   772ac:	andeq	r7, r8, ip, lsr #21
   772b0:	ldrdeq	r7, [r8], -ip
   772b4:	add	r2, r5, #12
   772b8:	mov	r3, #0
   772bc:	str	r3, [sp]
   772c0:	add	r2, sl, r2
   772c4:	sub	r1, r4, #12
   772c8:	mov	r0, fp
   772cc:	bl	712e8 <fputs@plt+0x60150>
   772d0:	b	743ec <fputs@plt+0x63254>
   772d4:	add	r3, r5, #12
   772d8:	mov	r2, #0
   772dc:	str	r2, [sp]
   772e0:	add	r3, sl, r3
   772e4:	sub	r2, r4, #28
   772e8:	sub	r1, r4, #44	; 0x2c
   772ec:	mov	r0, fp
   772f0:	bl	712e8 <fputs@plt+0x60150>
   772f4:	b	743ec <fputs@plt+0x63254>
   772f8:	mov	r3, #0
   772fc:	str	r3, [sp]
   77300:	sub	r3, r4, #12
   77304:	sub	r2, r4, #44	; 0x2c
   77308:	sub	r1, r4, #60	; 0x3c
   7730c:	mov	r0, fp
   77310:	bl	712e8 <fputs@plt+0x60150>
   77314:	b	743ec <fputs@plt+0x63254>
   77318:	add	r3, r5, #12
   7731c:	mov	r2, #1
   77320:	str	r2, [sp]
   77324:	add	r3, sl, r3
   77328:	sub	r2, r4, #28
   7732c:	sub	r1, r4, #44	; 0x2c
   77330:	mov	r0, fp
   77334:	bl	712e8 <fputs@plt+0x60150>
   77338:	b	743ec <fputs@plt+0x63254>
   7733c:	mov	r3, #1
   77340:	str	r3, [sp]
   77344:	sub	r3, r4, #12
   77348:	sub	r2, r4, #44	; 0x2c
   7734c:	sub	r1, r4, #60	; 0x3c
   77350:	mov	r0, fp
   77354:	bl	712e8 <fputs@plt+0x60150>
   77358:	b	743ec <fputs@plt+0x63254>
   7735c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   77360:	str	r3, [sp, #56]	; 0x38
   77364:	add	r7, sl, r7, lsl #4
   77368:	ldr	r3, [r7, #12]
   7736c:	str	r3, [sp, #60]	; 0x3c
   77370:	ldr	r3, [r7, #16]
   77374:	str	r3, [sp, #64]	; 0x40
   77378:	ldr	r5, [r4, #-12]
   7737c:	ldr	r7, [fp, #492]	; 0x1ec
   77380:	ldr	r3, [fp]
   77384:	mov	r0, r3
   77388:	str	r3, [sp, #44]	; 0x2c
   7738c:	mov	r3, #0
   77390:	str	r3, [fp, #492]	; 0x1ec
   77394:	ldr	r2, [fp, #68]	; 0x44
   77398:	clz	r3, r7
   7739c:	lsr	r3, r3, #5
   773a0:	cmp	r2, #0
   773a4:	orrne	r3, r3, #1
   773a8:	cmp	r3, #0
   773ac:	bne	78d2c <fputs@plt+0x67b94>
   773b0:	ldr	r3, [r7]
   773b4:	str	r3, [sp, #48]	; 0x30
   773b8:	ldr	r1, [r7, #20]
   773bc:	bl	19604 <fputs@plt+0x846c>
   773c0:	str	r0, [sp, #40]	; 0x28
   773c4:	str	r5, [r7, #28]
   773c8:	cmp	r5, #0
   773cc:	beq	773e0 <fputs@plt+0x66248>
   773d0:	str	r7, [r5, #4]
   773d4:	ldr	r5, [r5, #28]
   773d8:	cmp	r5, #0
   773dc:	bne	773d0 <fputs@plt+0x66238>
   773e0:	ldr	r0, [r7]
   773e4:	str	r0, [sp, #104]	; 0x68
   773e8:	bl	1b3e0 <fputs@plt+0xa248>
   773ec:	str	r0, [sp, #108]	; 0x6c
   773f0:	add	r3, sp, #104	; 0x68
   773f4:	str	r3, [sp]
   773f8:	ldr	r3, [pc, #-408]	; 77268 <fputs@plt+0x660d0>
   773fc:	ldr	r2, [sp, #40]	; 0x28
   77400:	mov	r1, fp
   77404:	add	r0, sp, #116	; 0x74
   77408:	bl	184f0 <fputs@plt+0x7358>
   7740c:	ldr	r5, [r7, #28]
   77410:	cmp	r5, #0
   77414:	beq	77460 <fputs@plt+0x662c8>
   77418:	ldr	r1, [r5, #8]
   7741c:	add	r0, sp, #116	; 0x74
   77420:	bl	3662c <fputs@plt+0x25494>
   77424:	cmp	r0, #0
   77428:	bne	78d28 <fputs@plt+0x67b90>
   7742c:	ldr	r1, [r5, #16]
   77430:	add	r0, sp, #116	; 0x74
   77434:	bl	36734 <fputs@plt+0x2559c>
   77438:	cmp	r0, #0
   7743c:	bne	78d28 <fputs@plt+0x67b90>
   77440:	ldr	r1, [r5, #20]
   77444:	add	r0, sp, #116	; 0x74
   77448:	bl	36810 <fputs@plt+0x25678>
   7744c:	cmp	r0, #0
   77450:	bne	78d28 <fputs@plt+0x67b90>
   77454:	ldr	r5, [r5, #28]
   77458:	cmp	r5, #0
   7745c:	bne	77418 <fputs@plt+0x66280>
   77460:	ldr	r1, [r7, #12]
   77464:	add	r0, sp, #116	; 0x74
   77468:	bl	36734 <fputs@plt+0x2559c>
   7746c:	cmp	r0, #0
   77470:	movne	r5, #0
   77474:	bne	78d2c <fputs@plt+0x67b94>
   77478:	ldr	r3, [sp, #44]	; 0x2c
   7747c:	ldrb	r3, [r3, #149]	; 0x95
   77480:	cmp	r3, #0
   77484:	beq	774c8 <fputs@plt+0x66330>
   77488:	ldr	fp, [sp, #44]	; 0x2c
   7748c:	ldr	r3, [fp, #16]
   77490:	ldr	r2, [sp, #40]	; 0x28
   77494:	add	r3, r3, r2, lsl #4
   77498:	ldr	r0, [r3, #12]
   7749c:	mov	r2, r7
   774a0:	ldr	r1, [sp, #48]	; 0x30
   774a4:	add	r0, r0, #40	; 0x28
   774a8:	bl	23680 <fputs@plt+0x124e8>
   774ac:	subs	r5, r0, #0
   774b0:	beq	775a4 <fputs@plt+0x6640c>
   774b4:	mov	r0, fp
   774b8:	bl	13af4 <fputs@plt+0x295c>
   774bc:	mov	r7, r5
   774c0:	mov	r5, #0
   774c4:	b	78d2c <fputs@plt+0x67b94>
   774c8:	mov	r0, fp
   774cc:	bl	2afc0 <fputs@plt+0x19e28>
   774d0:	subs	r3, r0, #0
   774d4:	str	r3, [sp, #68]	; 0x44
   774d8:	moveq	r5, #0
   774dc:	beq	78d2c <fputs@plt+0x67b94>
   774e0:	ldr	r2, [sp, #40]	; 0x28
   774e4:	mov	r1, #0
   774e8:	mov	r0, fp
   774ec:	bl	52af4 <fputs@plt+0x4195c>
   774f0:	ldr	lr, [sp, #60]	; 0x3c
   774f4:	ldr	r1, [sp, #56]	; 0x38
   774f8:	sub	r2, lr, r1
   774fc:	ldr	lr, [sp, #64]	; 0x40
   77500:	add	r2, r2, lr
   77504:	mov	r3, #0
   77508:	ldr	r0, [sp, #44]	; 0x2c
   7750c:	bl	1cf6c <fputs@plt+0xbdd4>
   77510:	mov	r5, r0
   77514:	ldr	r3, [sp, #44]	; 0x2c
   77518:	ldr	r3, [r3, #16]
   7751c:	ldr	ip, [sp, #40]	; 0x28
   77520:	ldr	r2, [r3, ip, lsl #4]
   77524:	str	r0, [sp, #8]
   77528:	ldr	r3, [r7, #4]
   7752c:	str	r3, [sp, #4]
   77530:	ldr	r1, [sp, #48]	; 0x30
   77534:	str	r1, [sp]
   77538:	ldr	r3, [pc, #-684]	; 77294 <fputs@plt+0x660fc>
   7753c:	ldr	r1, [pc, #-692]	; 77290 <fputs@plt+0x660f8>
   77540:	cmp	ip, #1
   77544:	moveq	r3, r1
   77548:	ldr	r1, [pc, #-752]	; 77260 <fputs@plt+0x660c8>
   7754c:	mov	r0, fp
   77550:	bl	79ad8 <fputs@plt+0x68940>
   77554:	mov	r1, r5
   77558:	ldr	r5, [sp, #44]	; 0x2c
   7755c:	mov	r0, r5
   77560:	bl	1fc00 <fputs@plt+0xea68>
   77564:	ldr	r1, [sp, #40]	; 0x28
   77568:	mov	r0, fp
   7756c:	bl	2b77c <fputs@plt+0x1a5e4>
   77570:	ldr	r2, [sp, #48]	; 0x30
   77574:	ldr	r1, [pc, #-792]	; 77264 <fputs@plt+0x660cc>
   77578:	mov	r0, r5
   7757c:	bl	3db1c <fputs@plt+0x2c984>
   77580:	mov	r2, r0
   77584:	ldr	r1, [sp, #40]	; 0x28
   77588:	ldr	r0, [sp, #68]	; 0x44
   7758c:	bl	2b328 <fputs@plt+0x1a190>
   77590:	ldrb	r3, [r5, #149]	; 0x95
   77594:	cmp	r3, #0
   77598:	moveq	r5, #0
   7759c:	beq	78d2c <fputs@plt+0x67b94>
   775a0:	b	77488 <fputs@plt+0x662f0>
   775a4:	ldr	r0, [r7, #20]
   775a8:	ldr	r3, [r7, #24]
   775ac:	cmp	r0, r3
   775b0:	movne	r7, r5
   775b4:	movne	r5, #0
   775b8:	bne	78d2c <fputs@plt+0x67b94>
   775bc:	ldr	r1, [r7, #4]
   775c0:	add	r0, r0, #8
   775c4:	bl	1549c <fputs@plt+0x4304>
   775c8:	ldr	r3, [r0, #60]	; 0x3c
   775cc:	str	r3, [r7, #32]
   775d0:	str	r7, [r0, #60]	; 0x3c
   775d4:	mov	r7, r5
   775d8:	mov	r5, #0
   775dc:	b	78d2c <fputs@plt+0x67b94>
   775e0:	sub	r1, r4, #108	; 0x6c
   775e4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   775e8:	str	r3, [sp, #48]	; 0x30
   775ec:	ldr	r3, [r4, #-60]	; 0xffffffc4
   775f0:	str	r3, [sp, #76]	; 0x4c
   775f4:	ldr	r3, [r4, #-56]	; 0xffffffc8
   775f8:	str	r3, [sp, #64]	; 0x40
   775fc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   77600:	str	r3, [sp, #44]	; 0x2c
   77604:	add	r7, sl, r7, lsl #4
   77608:	ldr	r3, [r7, #12]
   7760c:	str	r3, [sp, #68]	; 0x44
   77610:	ldr	r3, [r4, #-156]	; 0xffffff64
   77614:	str	r3, [sp, #80]	; 0x50
   77618:	ldr	r2, [r4, #-124]	; 0xffffff84
   7761c:	str	r2, [sp, #60]	; 0x3c
   77620:	ldr	r7, [fp]
   77624:	cmp	r3, #0
   77628:	beq	77778 <fputs@plt+0x665e0>
   7762c:	ldr	r3, [r4, #-88]	; 0xffffffa8
   77630:	cmp	r3, #0
   77634:	streq	r1, [sp, #104]	; 0x68
   77638:	moveq	r5, #1
   7763c:	bne	7775c <fputs@plt+0x665c4>
   77640:	ldr	r2, [sp, #44]	; 0x2c
   77644:	cmp	r2, #0
   77648:	beq	77a80 <fputs@plt+0x668e8>
   7764c:	ldrb	r3, [r7, #69]	; 0x45
   77650:	cmp	r3, #0
   77654:	bne	77a90 <fputs@plt+0x668f8>
   77658:	ldrb	r3, [r7, #149]	; 0x95
   7765c:	cmp	r3, #0
   77660:	cmpne	r5, #1
   77664:	beq	77680 <fputs@plt+0x664e8>
   77668:	ldr	r1, [r2, #12]
   7766c:	mov	r0, r7
   77670:	bl	1fc00 <fputs@plt+0xea68>
   77674:	mov	r3, #0
   77678:	ldr	r2, [sp, #44]	; 0x2c
   7767c:	str	r3, [r2, #12]
   77680:	ldr	r1, [sp, #44]	; 0x2c
   77684:	mov	r0, fp
   77688:	bl	6acac <fputs@plt+0x59b14>
   7768c:	ldrb	r3, [r7, #149]	; 0x95
   77690:	cmp	r3, #0
   77694:	bne	776c8 <fputs@plt+0x66530>
   77698:	ldr	r2, [r4, #-88]	; 0xffffffa8
   7769c:	clz	r3, r2
   776a0:	lsr	r3, r3, #5
   776a4:	cmp	r0, #0
   776a8:	moveq	r3, #0
   776ac:	cmp	r3, #0
   776b0:	beq	776c8 <fputs@plt+0x66530>
   776b4:	ldr	r3, [r7, #16]
   776b8:	ldr	r2, [r0, #64]	; 0x40
   776bc:	ldr	r3, [r3, #28]
   776c0:	cmp	r2, r3
   776c4:	moveq	r5, #1
   776c8:	ldrb	r3, [r7, #69]	; 0x45
   776cc:	cmp	r3, #0
   776d0:	movne	r3, #0
   776d4:	strne	r3, [sp, #40]	; 0x28
   776d8:	movne	r5, r3
   776dc:	bne	77a9c <fputs@plt+0x66904>
   776e0:	ldr	r3, [sp, #104]	; 0x68
   776e4:	str	r3, [sp]
   776e8:	ldr	r3, [pc, #-1160]	; 77268 <fputs@plt+0x660d0>
   776ec:	mov	r2, r5
   776f0:	mov	r1, fp
   776f4:	add	r0, sp, #116	; 0x74
   776f8:	bl	184f0 <fputs@plt+0x7358>
   776fc:	ldr	r1, [sp, #44]	; 0x2c
   77700:	add	r0, sp, #116	; 0x74
   77704:	bl	36528 <fputs@plt+0x25390>
   77708:	cmp	r0, #0
   7770c:	movne	r3, #0
   77710:	strne	r3, [sp, #40]	; 0x28
   77714:	movne	r5, r3
   77718:	bne	77a9c <fputs@plt+0x66904>
   7771c:	ldr	r1, [sp, #44]	; 0x2c
   77720:	mov	r0, fp
   77724:	bl	6acac <fputs@plt+0x59b14>
   77728:	subs	r3, r0, #0
   7772c:	str	r3, [sp, #56]	; 0x38
   77730:	bne	777a0 <fputs@plt+0x66608>
   77734:	ldrb	r3, [r7, #148]	; 0x94
   77738:	cmp	r3, #1
   7773c:	movne	r3, #0
   77740:	strne	r3, [sp, #40]	; 0x28
   77744:	movne	r5, r3
   77748:	strbeq	r3, [r7, #150]	; 0x96
   7774c:	moveq	r3, #0
   77750:	streq	r3, [sp, #40]	; 0x28
   77754:	moveq	r5, r3
   77758:	b	77a9c <fputs@plt+0x66904>
   7775c:	ldr	r1, [pc, #-1272]	; 7726c <fputs@plt+0x660d4>
   77760:	mov	r0, fp
   77764:	bl	35674 <fputs@plt+0x244dc>
   77768:	mov	r3, #0
   7776c:	str	r3, [sp, #40]	; 0x28
   77770:	mov	r5, r3
   77774:	b	77a9c <fputs@plt+0x66904>
   77778:	add	r3, sp, #104	; 0x68
   7777c:	sub	r2, r4, #92	; 0x5c
   77780:	mov	r0, fp
   77784:	bl	3588c <fputs@plt+0x246f4>
   77788:	subs	r5, r0, #0
   7778c:	bge	77640 <fputs@plt+0x664a8>
   77790:	mov	r3, #0
   77794:	str	r3, [sp, #40]	; 0x28
   77798:	mov	r5, r3
   7779c:	b	77a9c <fputs@plt+0x66904>
   777a0:	ldr	r3, [sp, #56]	; 0x38
   777a4:	ldrb	r3, [r3, #42]	; 0x2a
   777a8:	tst	r3, #16
   777ac:	beq	777cc <fputs@plt+0x66634>
   777b0:	ldr	r1, [pc, #-1352]	; 77270 <fputs@plt+0x660d8>
   777b4:	mov	r0, fp
   777b8:	bl	35674 <fputs@plt+0x244dc>
   777bc:	mov	r3, #0
   777c0:	str	r3, [sp, #40]	; 0x28
   777c4:	mov	r5, r3
   777c8:	b	77a9c <fputs@plt+0x66904>
   777cc:	ldr	r1, [sp, #104]	; 0x68
   777d0:	mov	r0, r7
   777d4:	bl	1cfc0 <fputs@plt+0xbe28>
   777d8:	subs	r3, r0, #0
   777dc:	str	r3, [sp, #40]	; 0x28
   777e0:	moveq	r5, #0
   777e4:	beq	77a9c <fputs@plt+0x66904>
   777e8:	mov	r1, r3
   777ec:	mov	r0, fp
   777f0:	bl	3592c <fputs@plt+0x24794>
   777f4:	cmp	r0, #0
   777f8:	movne	r5, #0
   777fc:	bne	77a9c <fputs@plt+0x66904>
   77800:	lsl	r3, r5, #4
   77804:	mov	r2, r3
   77808:	str	r3, [sp, #84]	; 0x54
   7780c:	ldr	r3, [r7, #16]
   77810:	add	r3, r3, r2
   77814:	ldr	r0, [r3, #12]
   77818:	ldr	r1, [sp, #40]	; 0x28
   7781c:	add	r0, r0, #40	; 0x28
   77820:	bl	1549c <fputs@plt+0x4304>
   77824:	cmp	r0, #0
   77828:	beq	77864 <fputs@plt+0x666cc>
   7782c:	ldr	r3, [sp, #60]	; 0x3c
   77830:	cmp	r3, #0
   77834:	bne	77850 <fputs@plt+0x666b8>
   77838:	ldr	r2, [sp, #104]	; 0x68
   7783c:	ldr	r1, [pc, #-1488]	; 77274 <fputs@plt+0x660dc>
   77840:	mov	r0, fp
   77844:	bl	35674 <fputs@plt+0x244dc>
   77848:	mov	r5, #0
   7784c:	b	77a9c <fputs@plt+0x66904>
   77850:	mov	r1, r5
   77854:	mov	r0, fp
   77858:	bl	52a98 <fputs@plt+0x41900>
   7785c:	mov	r5, #0
   77860:	b	77a9c <fputs@plt+0x66904>
   77864:	ldr	r3, [sp, #56]	; 0x38
   77868:	ldr	r3, [r3]
   7786c:	str	r3, [sp, #60]	; 0x3c
   77870:	mov	r2, #7
   77874:	ldr	r1, [pc, #-1540]	; 77278 <fputs@plt+0x660e0>
   77878:	mov	r0, r3
   7787c:	bl	26fe0 <fputs@plt+0x15e48>
   77880:	cmp	r0, #0
   77884:	bne	7789c <fputs@plt+0x66704>
   77888:	ldr	r1, [pc, #-1556]	; 7727c <fputs@plt+0x660e4>
   7788c:	mov	r0, fp
   77890:	bl	35674 <fputs@plt+0x244dc>
   77894:	mov	r5, #0
   77898:	b	77a9c <fputs@plt+0x66904>
   7789c:	ldr	r3, [sp, #56]	; 0x38
   778a0:	ldr	r3, [r3, #12]
   778a4:	ldr	r0, [sp, #48]	; 0x30
   778a8:	cmp	r0, #49	; 0x31
   778ac:	cmpne	r3, #0
   778b0:	beq	778e0 <fputs@plt+0x66748>
   778b4:	mov	r5, #0
   778b8:	str	r5, [sp]
   778bc:	ldr	r3, [sp, #44]	; 0x2c
   778c0:	ldr	r2, [pc, #-1608]	; 77280 <fputs@plt+0x660e8>
   778c4:	ldr	r1, [pc, #-1608]	; 77284 <fputs@plt+0x660ec>
   778c8:	cmp	r0, #35	; 0x23
   778cc:	moveq	r2, r1
   778d0:	ldr	r1, [pc, #-1616]	; 77288 <fputs@plt+0x660f0>
   778d4:	mov	r0, fp
   778d8:	bl	35674 <fputs@plt+0x244dc>
   778dc:	b	77a9c <fputs@plt+0x66904>
   778e0:	ldr	r2, [sp, #48]	; 0x30
   778e4:	cmp	r3, #0
   778e8:	cmpeq	r2, #49	; 0x31
   778ec:	bne	7790c <fputs@plt+0x66774>
   778f0:	mov	r3, #0
   778f4:	ldr	r2, [sp, #44]	; 0x2c
   778f8:	ldr	r1, [pc, #-1652]	; 7728c <fputs@plt+0x660f4>
   778fc:	mov	r0, fp
   77900:	bl	35674 <fputs@plt+0x244dc>
   77904:	mov	r5, #0
   77908:	b	77a9c <fputs@plt+0x66904>
   7790c:	ldr	r3, [sp, #56]	; 0x38
   77910:	ldr	r1, [r3, #64]	; 0x40
   77914:	mov	r0, r7
   77918:	bl	19604 <fputs@plt+0x846c>
   7791c:	str	r0, [sp, #72]	; 0x48
   77920:	ldr	r3, [r7, #16]
   77924:	ldr	r5, [r3, r0, lsl #4]
   77928:	ldr	r2, [sp, #80]	; 0x50
   7792c:	cmp	r2, #0
   77930:	beq	77a48 <fputs@plt+0x668b0>
   77934:	ldr	r3, [r3, #16]
   77938:	str	r3, [sp]
   7793c:	ldr	r3, [sp, #60]	; 0x3c
   77940:	ldr	r2, [sp, #40]	; 0x28
   77944:	mov	r1, #5
   77948:	mov	r0, fp
   7794c:	bl	3573c <fputs@plt+0x245a4>
   77950:	cmp	r0, #0
   77954:	movne	r5, #0
   77958:	bne	77a9c <fputs@plt+0x66904>
   7795c:	ldr	r3, [pc, #-1744]	; 77294 <fputs@plt+0x660fc>
   77960:	ldr	r2, [pc, #-1752]	; 77290 <fputs@plt+0x660f8>
   77964:	ldr	r1, [sp, #72]	; 0x48
   77968:	cmp	r1, #1
   7796c:	movne	r2, r3
   77970:	str	r5, [sp]
   77974:	mov	r3, #0
   77978:	mov	r1, #18
   7797c:	mov	r0, fp
   77980:	bl	3573c <fputs@plt+0x245a4>
   77984:	cmp	r0, #0
   77988:	movne	r5, #0
   7798c:	bne	77a9c <fputs@plt+0x66904>
   77990:	ldr	r2, [sp, #48]	; 0x30
   77994:	mov	r3, r2
   77998:	cmp	r2, #49	; 0x31
   7799c:	moveq	r3, #35	; 0x23
   779a0:	str	r3, [sp, #48]	; 0x30
   779a4:	mov	r2, #36	; 0x24
   779a8:	mov	r3, #0
   779ac:	mov	r0, r7
   779b0:	bl	1c1a4 <fputs@plt+0xb00c>
   779b4:	subs	r5, r0, #0
   779b8:	beq	77a9c <fputs@plt+0x66904>
   779bc:	ldr	r2, [sp, #40]	; 0x28
   779c0:	str	r2, [r5]
   779c4:	ldr	r2, [sp, #44]	; 0x2c
   779c8:	ldr	r1, [r2, #16]
   779cc:	mov	r0, r7
   779d0:	bl	1d600 <fputs@plt+0xc468>
   779d4:	str	r0, [r5, #4]
   779d8:	ldr	r3, [r7, #16]
   779dc:	ldr	r2, [sp, #84]	; 0x54
   779e0:	add	r3, r3, r2
   779e4:	ldr	r3, [r3, #12]
   779e8:	str	r3, [r5, #20]
   779ec:	ldr	r2, [sp, #56]	; 0x38
   779f0:	ldr	r3, [r2, #64]	; 0x40
   779f4:	str	r3, [r5, #24]
   779f8:	ldrb	r2, [sp, #76]	; 0x4c
   779fc:	strb	r2, [r5, #8]
   77a00:	ldr	r3, [sp, #48]	; 0x30
   77a04:	cmp	r3, #35	; 0x23
   77a08:	moveq	r3, #1
   77a0c:	movne	r3, #2
   77a10:	strb	r3, [r5, #9]
   77a14:	mov	r2, #1
   77a18:	ldr	r1, [sp, #68]	; 0x44
   77a1c:	mov	r0, r7
   77a20:	bl	20f5c <fputs@plt+0xfdc4>
   77a24:	str	r0, [r5, #12]
   77a28:	ldr	r1, [sp, #64]	; 0x40
   77a2c:	mov	r0, r7
   77a30:	bl	206e4 <fputs@plt+0xf54c>
   77a34:	str	r0, [r5, #16]
   77a38:	str	r5, [fp, #492]	; 0x1ec
   77a3c:	mov	r3, #0
   77a40:	str	r3, [sp, #40]	; 0x28
   77a44:	b	77a9c <fputs@plt+0x66904>
   77a48:	ldr	r3, [sp, #72]	; 0x48
   77a4c:	cmp	r3, #1
   77a50:	beq	78d80 <fputs@plt+0x67be8>
   77a54:	str	r5, [sp]
   77a58:	ldr	r3, [sp, #60]	; 0x3c
   77a5c:	ldr	r2, [sp, #40]	; 0x28
   77a60:	mov	r1, #7
   77a64:	mov	r0, fp
   77a68:	bl	3573c <fputs@plt+0x245a4>
   77a6c:	cmp	r0, #0
   77a70:	movne	r5, #0
   77a74:	bne	77a9c <fputs@plt+0x66904>
   77a78:	ldr	r2, [pc, #-2028]	; 77294 <fputs@plt+0x660fc>
   77a7c:	b	77970 <fputs@plt+0x667d8>
   77a80:	mov	r3, #0
   77a84:	str	r3, [sp, #40]	; 0x28
   77a88:	mov	r5, r3
   77a8c:	b	77a9c <fputs@plt+0x66904>
   77a90:	mov	r3, #0
   77a94:	str	r3, [sp, #40]	; 0x28
   77a98:	mov	r5, r3
   77a9c:	ldr	r1, [sp, #40]	; 0x28
   77aa0:	mov	r0, r7
   77aa4:	bl	1fc00 <fputs@plt+0xea68>
   77aa8:	ldr	r1, [sp, #44]	; 0x2c
   77aac:	mov	r0, r7
   77ab0:	bl	23a04 <fputs@plt+0x1286c>
   77ab4:	ldr	r1, [sp, #64]	; 0x40
   77ab8:	mov	r0, r7
   77abc:	bl	2019c <fputs@plt+0xf004>
   77ac0:	ldr	r1, [sp, #68]	; 0x44
   77ac4:	mov	r0, r7
   77ac8:	bl	23ba4 <fputs@plt+0x12a0c>
   77acc:	ldr	r3, [fp, #492]	; 0x1ec
   77ad0:	cmp	r3, #0
   77ad4:	beq	77af8 <fputs@plt+0x66960>
   77ad8:	ldr	r3, [r4, #-88]	; 0xffffffa8
   77adc:	cmp	r3, #0
   77ae0:	sub	r3, r4, #156	; 0x9c
   77ae4:	subeq	r2, r4, #108	; 0x6c
   77ae8:	subne	r2, r4, #92	; 0x5c
   77aec:	ldm	r2, {r0, r1}
   77af0:	stm	r3, {r0, r1}
   77af4:	b	743ec <fputs@plt+0x63254>
   77af8:	mov	r1, r5
   77afc:	mov	r0, r7
   77b00:	bl	247ac <fputs@plt+0x13614>
   77b04:	b	77ad8 <fputs@plt+0x66940>
   77b08:	add	r7, sl, r7, lsl #4
   77b0c:	mov	r3, #35	; 0x23
   77b10:	str	r3, [r7, #12]
   77b14:	b	743ec <fputs@plt+0x63254>
   77b18:	add	r7, sl, r7, lsl #4
   77b1c:	mov	r3, #31
   77b20:	str	r3, [r7, #12]
   77b24:	b	743ec <fputs@plt+0x63254>
   77b28:	mov	r3, #49	; 0x31
   77b2c:	str	r3, [r4, #-12]
   77b30:	b	743ec <fputs@plt+0x63254>
   77b34:	mov	r3, #35	; 0x23
   77b38:	str	r3, [r4, #20]
   77b3c:	b	743ec <fputs@plt+0x63254>
   77b40:	add	r7, sl, r7, lsl #4
   77b44:	ldrb	r3, [r7, #10]
   77b48:	str	r3, [r7, #12]
   77b4c:	mov	r3, #0
   77b50:	str	r3, [r7, #16]
   77b54:	b	743ec <fputs@plt+0x63254>
   77b58:	mov	r3, #110	; 0x6e
   77b5c:	str	r3, [r4, #-28]	; 0xffffffe4
   77b60:	add	r7, sl, r7, lsl #4
   77b64:	ldr	r3, [r7, #12]
   77b68:	str	r3, [r4, #-24]	; 0xffffffe8
   77b6c:	b	743ec <fputs@plt+0x63254>
   77b70:	mov	r3, #0
   77b74:	str	r3, [r4, #20]
   77b78:	b	743ec <fputs@plt+0x63254>
   77b7c:	add	r7, sl, r7, lsl #4
   77b80:	ldr	r3, [r7, #12]
   77b84:	str	r3, [r4, #-12]
   77b88:	b	743ec <fputs@plt+0x63254>
   77b8c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   77b90:	ldr	r3, [r3, #32]
   77b94:	ldr	r2, [r4, #-12]
   77b98:	str	r2, [r3, #28]
   77b9c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   77ba0:	ldr	r2, [r4, #-12]
   77ba4:	str	r2, [r3, #32]
   77ba8:	b	743ec <fputs@plt+0x63254>
   77bac:	ldr	r3, [r4, #-12]
   77bb0:	str	r3, [r3, #32]
   77bb4:	b	743ec <fputs@plt+0x63254>
   77bb8:	add	r2, sl, r7, lsl #4
   77bbc:	sub	r3, r4, #28
   77bc0:	add	r2, r2, #12
   77bc4:	ldm	r2, {r0, r1}
   77bc8:	stm	r3, {r0, r1}
   77bcc:	ldr	r1, [pc, #-2364]	; 77298 <fputs@plt+0x66100>
   77bd0:	mov	r0, fp
   77bd4:	bl	35674 <fputs@plt+0x244dc>
   77bd8:	b	743ec <fputs@plt+0x63254>
   77bdc:	ldr	r1, [pc, #-2376]	; 7729c <fputs@plt+0x66104>
   77be0:	mov	r0, fp
   77be4:	bl	35674 <fputs@plt+0x244dc>
   77be8:	b	743ec <fputs@plt+0x63254>
   77bec:	ldr	r1, [pc, #-2388]	; 772a0 <fputs@plt+0x66108>
   77bf0:	mov	r0, fp
   77bf4:	bl	35674 <fputs@plt+0x244dc>
   77bf8:	b	743ec <fputs@plt+0x63254>
   77bfc:	ldr	r5, [fp]
   77c00:	ldr	r3, [r4, #-12]
   77c04:	str	r3, [sp, #40]	; 0x28
   77c08:	add	r7, sl, r7, lsl #4
   77c0c:	ldr	r2, [r7, #12]
   77c10:	str	r2, [sp, #44]	; 0x2c
   77c14:	ldrb	r7, [r4, #-76]	; 0xffffffb4
   77c18:	sub	r2, r4, #60	; 0x3c
   77c1c:	mov	r1, #110	; 0x6e
   77c20:	mov	r0, r5
   77c24:	bl	1d5b0 <fputs@plt+0xc418>
   77c28:	subs	fp, r0, #0
   77c2c:	beq	77c5c <fputs@plt+0x66ac4>
   77c30:	mov	r2, #1
   77c34:	ldr	r1, [sp, #40]	; 0x28
   77c38:	mov	r0, r5
   77c3c:	bl	207a0 <fputs@plt+0xf608>
   77c40:	str	r0, [fp, #20]
   77c44:	mov	r2, #1
   77c48:	ldr	r1, [sp, #44]	; 0x2c
   77c4c:	mov	r0, r5
   77c50:	bl	20f5c <fputs@plt+0xfdc4>
   77c54:	str	r0, [fp, #16]
   77c58:	strb	r7, [fp, #1]
   77c5c:	ldr	r1, [sp, #40]	; 0x28
   77c60:	mov	r0, r5
   77c64:	bl	23c38 <fputs@plt+0x12aa0>
   77c68:	ldr	r1, [sp, #44]	; 0x2c
   77c6c:	mov	r0, r5
   77c70:	bl	23ba4 <fputs@plt+0x12a0c>
   77c74:	str	fp, [r4, #-92]	; 0xffffffa4
   77c78:	b	743ec <fputs@plt+0x63254>
   77c7c:	ldr	r3, [fp]
   77c80:	ldr	fp, [r4, #-12]
   77c84:	add	r7, sl, r7, lsl #4
   77c88:	ldr	r2, [r7, #12]
   77c8c:	str	r2, [sp, #44]	; 0x2c
   77c90:	ldrb	r7, [r4, #-60]	; 0xffffffc4
   77c94:	sub	r2, r4, #28
   77c98:	mov	r1, #108	; 0x6c
   77c9c:	str	r3, [sp, #40]	; 0x28
   77ca0:	mov	r0, r3
   77ca4:	bl	1d5b0 <fputs@plt+0xc418>
   77ca8:	subs	r5, r0, #0
   77cac:	beq	77ce0 <fputs@plt+0x66b48>
   77cb0:	mov	r2, #1
   77cb4:	ldr	r1, [sp, #44]	; 0x2c
   77cb8:	ldr	r0, [sp, #40]	; 0x28
   77cbc:	bl	20a84 <fputs@plt+0xf8ec>
   77cc0:	str	r0, [r5, #8]
   77cc4:	str	fp, [r5, #24]
   77cc8:	strb	r7, [r5, #1]
   77ccc:	ldr	r1, [sp, #44]	; 0x2c
   77cd0:	ldr	r0, [sp, #40]	; 0x28
   77cd4:	bl	23b94 <fputs@plt+0x129fc>
   77cd8:	str	r5, [r4, #-60]	; 0xffffffc4
   77cdc:	b	743ec <fputs@plt+0x63254>
   77ce0:	mov	r1, fp
   77ce4:	ldr	r0, [sp, #40]	; 0x28
   77ce8:	bl	2019c <fputs@plt+0xf004>
   77cec:	b	77ccc <fputs@plt+0x66b34>
   77cf0:	ldr	fp, [fp]
   77cf4:	add	r7, sl, r7, lsl #4
   77cf8:	ldr	r7, [r7, #12]
   77cfc:	sub	r2, r4, #28
   77d00:	mov	r1, #109	; 0x6d
   77d04:	mov	r0, fp
   77d08:	bl	1d5b0 <fputs@plt+0xc418>
   77d0c:	subs	r5, r0, #0
   77d10:	beq	77d30 <fputs@plt+0x66b98>
   77d14:	mov	r2, #1
   77d18:	mov	r1, r7
   77d1c:	mov	r0, fp
   77d20:	bl	20f5c <fputs@plt+0xfdc4>
   77d24:	str	r0, [r5, #16]
   77d28:	mov	r3, #10
   77d2c:	strb	r3, [r5, #1]
   77d30:	mov	r1, r7
   77d34:	mov	r0, fp
   77d38:	bl	23ba4 <fputs@plt+0x12a0c>
   77d3c:	str	r5, [r4, #-60]	; 0xffffffc4
   77d40:	b	743ec <fputs@plt+0x63254>
   77d44:	ldr	r3, [fp]
   77d48:	mov	r0, r3
   77d4c:	str	r3, [sp, #40]	; 0x28
   77d50:	add	r3, sl, r7, lsl #4
   77d54:	ldr	fp, [r3, #12]
   77d58:	mov	r2, #36	; 0x24
   77d5c:	mov	r3, #0
   77d60:	bl	1c1a4 <fputs@plt+0xb00c>
   77d64:	subs	r5, r0, #0
   77d68:	beq	77d8c <fputs@plt+0x66bf4>
   77d6c:	mov	r3, #119	; 0x77
   77d70:	strb	r3, [r5]
   77d74:	str	fp, [r5, #8]
   77d78:	mov	r3, #10
   77d7c:	strb	r3, [r5, #1]
   77d80:	add	r7, sl, r7, lsl #4
   77d84:	str	r5, [r7, #12]
   77d88:	b	743ec <fputs@plt+0x63254>
   77d8c:	mov	r1, fp
   77d90:	ldr	r0, [sp, #40]	; 0x28
   77d94:	bl	23b94 <fputs@plt+0x129fc>
   77d98:	b	77d80 <fputs@plt+0x66be8>
   77d9c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   77da0:	str	r3, [r4, #-40]	; 0xffffffd8
   77da4:	add	r7, sl, r7, lsl #4
   77da8:	ldr	r3, [r7, #12]
   77dac:	ldr	r2, [r7, #16]
   77db0:	add	r3, r3, r2
   77db4:	str	r3, [r4, #-36]	; 0xffffffdc
   77db8:	mov	r2, #0
   77dbc:	str	r2, [sp]
   77dc0:	mov	r3, r2
   77dc4:	mov	r1, #57	; 0x39
   77dc8:	mov	r0, fp
   77dcc:	bl	35ea4 <fputs@plt+0x24d0c>
   77dd0:	str	r0, [r4, #-44]	; 0xffffffd4
   77dd4:	cmp	r0, #0
   77dd8:	movne	r3, #4
   77ddc:	strbne	r3, [r0, #1]
   77de0:	b	743ec <fputs@plt+0x63254>
   77de4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   77de8:	str	r3, [r4, #-72]	; 0xffffffb8
   77dec:	add	r7, sl, r7, lsl #4
   77df0:	ldr	r3, [r7, #12]
   77df4:	ldr	r2, [r7, #16]
   77df8:	add	r3, r3, r2
   77dfc:	str	r3, [r4, #-68]	; 0xffffffbc
   77e00:	sub	r3, r4, #12
   77e04:	str	r3, [sp]
   77e08:	mov	r3, #0
   77e0c:	mov	r2, r3
   77e10:	mov	r1, #57	; 0x39
   77e14:	mov	r0, fp
   77e18:	bl	35ea4 <fputs@plt+0x24d0c>
   77e1c:	str	r0, [r4, #-76]	; 0xffffffb4
   77e20:	cmp	r0, #0
   77e24:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   77e28:	strbne	r3, [r0, #1]
   77e2c:	b	743ec <fputs@plt+0x63254>
   77e30:	add	r7, sl, r7, lsl #4
   77e34:	mov	r3, #1
   77e38:	str	r3, [r7, #12]
   77e3c:	b	743ec <fputs@plt+0x63254>
   77e40:	add	r7, sl, r7, lsl #4
   77e44:	mov	r3, #3
   77e48:	str	r3, [r7, #12]
   77e4c:	b	743ec <fputs@plt+0x63254>
   77e50:	add	r7, sl, r7, lsl #4
   77e54:	ldr	r3, [r7, #12]
   77e58:	str	r3, [sp, #44]	; 0x2c
   77e5c:	ldr	r5, [fp]
   77e60:	ldrb	r3, [r5, #69]	; 0x45
   77e64:	cmp	r3, #0
   77e68:	beq	77e7c <fputs@plt+0x66ce4>
   77e6c:	ldr	r1, [sp, #44]	; 0x2c
   77e70:	mov	r0, r5
   77e74:	bl	23a04 <fputs@plt+0x1286c>
   77e78:	b	743ec <fputs@plt+0x63254>
   77e7c:	ldr	r3, [r4, #-12]
   77e80:	str	r3, [sp, #56]	; 0x38
   77e84:	mov	r0, fp
   77e88:	bl	694f4 <fputs@plt+0x5835c>
   77e8c:	subs	r7, r0, #0
   77e90:	bne	77e6c <fputs@plt+0x66cd4>
   77e94:	ldr	r3, [sp, #44]	; 0x2c
   77e98:	ldr	r2, [r3, #12]
   77e9c:	str	r2, [sp, #40]	; 0x28
   77ea0:	ldr	r3, [r3, #16]
   77ea4:	str	r3, [sp, #60]	; 0x3c
   77ea8:	ldr	r3, [r5, #20]
   77eac:	cmp	r3, #0
   77eb0:	ble	77f20 <fputs@plt+0x66d88>
   77eb4:	str	r8, [sp, #48]	; 0x30
   77eb8:	b	77eec <fputs@plt+0x66d54>
   77ebc:	ldr	r3, [r5, #16]
   77ec0:	add	r8, r3, r8, lsl #4
   77ec4:	ldr	r0, [r8, #12]
   77ec8:	ldr	r1, [sp, #60]	; 0x3c
   77ecc:	add	r0, r0, #40	; 0x28
   77ed0:	bl	1549c <fputs@plt+0x4304>
   77ed4:	cmp	r0, #0
   77ed8:	bne	77f58 <fputs@plt+0x66dc0>
   77edc:	add	r7, r7, #1
   77ee0:	ldr	r3, [r5, #20]
   77ee4:	cmp	r7, r3
   77ee8:	bge	77f1c <fputs@plt+0x66d84>
   77eec:	cmp	r7, #1
   77ef0:	eorle	r8, r7, #1
   77ef4:	movgt	r8, r7
   77ef8:	ldr	r1, [sp, #40]	; 0x28
   77efc:	cmp	r1, #0
   77f00:	beq	77ebc <fputs@plt+0x66d24>
   77f04:	ldr	r3, [r5, #16]
   77f08:	ldr	r0, [r3, r8, lsl #4]
   77f0c:	bl	13ec8 <fputs@plt+0x2d30>
   77f10:	cmp	r0, #0
   77f14:	bne	77edc <fputs@plt+0x66d44>
   77f18:	b	77ebc <fputs@plt+0x66d24>
   77f1c:	ldr	r8, [sp, #48]	; 0x30
   77f20:	ldr	r3, [sp, #56]	; 0x38
   77f24:	cmp	r3, #0
   77f28:	bne	77f48 <fputs@plt+0x66db0>
   77f2c:	ldr	r2, [sp, #44]	; 0x2c
   77f30:	ldr	r1, [pc, #-3220]	; 772a4 <fputs@plt+0x6610c>
   77f34:	mov	r0, fp
   77f38:	bl	35674 <fputs@plt+0x244dc>
   77f3c:	mov	r3, #1
   77f40:	strb	r3, [fp, #17]
   77f44:	b	77e6c <fputs@plt+0x66cd4>
   77f48:	ldr	r1, [sp, #40]	; 0x28
   77f4c:	mov	r0, fp
   77f50:	bl	52b34 <fputs@plt+0x4199c>
   77f54:	b	77f3c <fputs@plt+0x66da4>
   77f58:	ldr	r8, [sp, #48]	; 0x30
   77f5c:	mov	r1, r0
   77f60:	mov	r0, fp
   77f64:	bl	79c44 <fputs@plt+0x68aac>
   77f68:	b	77e6c <fputs@plt+0x66cd4>
   77f6c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   77f70:	add	r7, sl, r7, lsl #4
   77f74:	ldr	r2, [r7, #12]
   77f78:	str	r2, [sp, #8]
   77f7c:	ldr	r2, [r4, #-12]
   77f80:	str	r2, [sp, #4]
   77f84:	str	r3, [sp]
   77f88:	ldr	r2, [pc, #-3304]	; 772a8 <fputs@plt+0x66110>
   77f8c:	sub	r2, r2, #3696	; 0xe70
   77f90:	mov	r1, #24
   77f94:	mov	r0, fp
   77f98:	bl	5b06c <fputs@plt+0x49ed4>
   77f9c:	b	743ec <fputs@plt+0x63254>
   77fa0:	add	r7, sl, r7, lsl #4
   77fa4:	ldr	r3, [r7, #12]
   77fa8:	ldr	r2, [pc, #-3336]	; 772a8 <fputs@plt+0x66110>
   77fac:	sub	r2, r2, #3664	; 0xe50
   77fb0:	str	r3, [sp, #8]
   77fb4:	mov	r1, #0
   77fb8:	str	r1, [sp, #4]
   77fbc:	str	r1, [sp]
   77fc0:	sub	r2, r2, #4
   77fc4:	mov	r1, #25
   77fc8:	mov	r0, fp
   77fcc:	bl	5b06c <fputs@plt+0x49ed4>
   77fd0:	b	743ec <fputs@plt+0x63254>
   77fd4:	mov	r0, fp
   77fd8:	bl	694f4 <fputs@plt+0x5835c>
   77fdc:	cmp	r0, #0
   77fe0:	bne	743ec <fputs@plt+0x63254>
   77fe4:	mov	r1, #0
   77fe8:	mov	r0, fp
   77fec:	bl	5d4ec <fputs@plt+0x4c354>
   77ff0:	b	743ec <fputs@plt+0x63254>
   77ff4:	ldr	r3, [fp]
   77ff8:	str	r3, [sp, #40]	; 0x28
   77ffc:	mov	r0, fp
   78000:	bl	694f4 <fputs@plt+0x5835c>
   78004:	cmp	r0, #0
   78008:	bne	743ec <fputs@plt+0x63254>
   7800c:	subs	r3, r4, #12
   78010:	str	r3, [sp, #44]	; 0x2c
   78014:	beq	780b0 <fputs@plt+0x66f18>
   78018:	add	r5, r5, #12
   7801c:	adds	r3, sl, r5
   78020:	str	r3, [sp, #48]	; 0x30
   78024:	beq	780c0 <fputs@plt+0x66f28>
   78028:	add	r7, sl, r7, lsl #4
   7802c:	ldr	r3, [r7, #12]
   78030:	cmp	r3, #0
   78034:	beq	780c0 <fputs@plt+0x66f28>
   78038:	add	r3, sp, #116	; 0x74
   7803c:	ldr	r2, [sp, #48]	; 0x30
   78040:	ldr	r1, [sp, #44]	; 0x2c
   78044:	mov	r0, fp
   78048:	bl	3588c <fputs@plt+0x246f4>
   7804c:	subs	r7, r0, #0
   78050:	blt	743ec <fputs@plt+0x63254>
   78054:	ldr	r1, [sp, #116]	; 0x74
   78058:	ldr	r5, [sp, #40]	; 0x28
   7805c:	mov	r0, r5
   78060:	bl	1cfc0 <fputs@plt+0xbe28>
   78064:	subs	r3, r0, #0
   78068:	mov	r1, r3
   7806c:	beq	743ec <fputs@plt+0x63254>
   78070:	mov	r0, r5
   78074:	ldr	r3, [r5, #16]
   78078:	ldr	r5, [r3, r7, lsl #4]
   7807c:	mov	r2, r5
   78080:	str	r1, [sp, #44]	; 0x2c
   78084:	str	r0, [sp, #40]	; 0x28
   78088:	bl	18534 <fputs@plt+0x739c>
   7808c:	subs	r1, r0, #0
   78090:	beq	78120 <fputs@plt+0x66f88>
   78094:	mov	r2, #0
   78098:	mov	r0, fp
   7809c:	bl	5d438 <fputs@plt+0x4c2a0>
   780a0:	ldr	r1, [sp, #44]	; 0x2c
   780a4:	ldr	r0, [sp, #40]	; 0x28
   780a8:	bl	1fc00 <fputs@plt+0xea68>
   780ac:	b	743ec <fputs@plt+0x63254>
   780b0:	mov	r1, #0
   780b4:	mov	r0, fp
   780b8:	bl	5d4ec <fputs@plt+0x4c354>
   780bc:	b	743ec <fputs@plt+0x63254>
   780c0:	ldr	r1, [sp, #44]	; 0x2c
   780c4:	ldr	r0, [fp]
   780c8:	bl	1cfc0 <fputs@plt+0xbe28>
   780cc:	subs	r5, r0, #0
   780d0:	beq	743ec <fputs@plt+0x63254>
   780d4:	mov	r3, #0
   780d8:	mov	r2, r5
   780dc:	ldr	r7, [sp, #40]	; 0x28
   780e0:	ldrb	r1, [r7, #66]	; 0x42
   780e4:	mov	r0, r7
   780e8:	bl	24c7c <fputs@plt+0x13ae4>
   780ec:	cmp	r0, #0
   780f0:	beq	78110 <fputs@plt+0x66f78>
   780f4:	mov	r1, r5
   780f8:	mov	r0, fp
   780fc:	bl	5d4ec <fputs@plt+0x4c354>
   78100:	mov	r1, r5
   78104:	mov	r0, r7
   78108:	bl	1fc00 <fputs@plt+0xea68>
   7810c:	b	743ec <fputs@plt+0x63254>
   78110:	mov	r1, r5
   78114:	ldr	r0, [sp, #40]	; 0x28
   78118:	bl	1fc00 <fputs@plt+0xea68>
   7811c:	b	78038 <fputs@plt+0x66ea0>
   78120:	mov	r2, r5
   78124:	ldr	r1, [sp, #44]	; 0x2c
   78128:	ldr	r0, [sp, #40]	; 0x28
   7812c:	bl	185c8 <fputs@plt+0x7430>
   78130:	mov	r5, r0
   78134:	ldr	r1, [sp, #44]	; 0x2c
   78138:	ldr	r0, [sp, #40]	; 0x28
   7813c:	bl	1fc00 <fputs@plt+0xea68>
   78140:	cmp	r5, #0
   78144:	beq	7816c <fputs@plt+0x66fd4>
   78148:	mov	r2, r7
   7814c:	mov	r1, #0
   78150:	mov	r0, fp
   78154:	bl	52af4 <fputs@plt+0x4195c>
   78158:	mvn	r2, #0
   7815c:	mov	r1, r5
   78160:	mov	r0, fp
   78164:	bl	5d0cc <fputs@plt+0x4bf34>
   78168:	b	743ec <fputs@plt+0x63254>
   7816c:	ldr	r1, [pc, #-3784]	; 772ac <fputs@plt+0x66114>
   78170:	mov	r0, fp
   78174:	bl	35674 <fputs@plt+0x244dc>
   78178:	b	743ec <fputs@plt+0x63254>
   7817c:	mov	r2, #0
   78180:	mov	r1, r2
   78184:	mov	r0, fp
   78188:	bl	7c428 <fputs@plt+0x6b290>
   7818c:	b	743ec <fputs@plt+0x63254>
   78190:	add	r2, r5, #12
   78194:	add	r2, sl, r2
   78198:	sub	r1, r4, #12
   7819c:	mov	r0, fp
   781a0:	bl	7c428 <fputs@plt+0x6b290>
   781a4:	b	743ec <fputs@plt+0x63254>
   781a8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   781ac:	str	r3, [sp, #60]	; 0x3c
   781b0:	ldr	r7, [fp]
   781b4:	ldr	r3, [r7, #24]
   781b8:	str	r3, [sp, #68]	; 0x44
   781bc:	ldrb	r3, [r7, #69]	; 0x45
   781c0:	cmp	r3, #0
   781c4:	movne	r3, #0
   781c8:	strne	r3, [sp, #44]	; 0x2c
   781cc:	beq	781f4 <fputs@plt+0x6705c>
   781d0:	ldr	r1, [sp, #60]	; 0x3c
   781d4:	mov	r0, r7
   781d8:	bl	23a04 <fputs@plt+0x1286c>
   781dc:	ldr	r1, [sp, #44]	; 0x2c
   781e0:	mov	r0, r7
   781e4:	bl	1fc00 <fputs@plt+0xea68>
   781e8:	ldr	r3, [sp, #68]	; 0x44
   781ec:	str	r3, [r7, #24]
   781f0:	b	743ec <fputs@plt+0x63254>
   781f4:	ldr	r3, [sp, #60]	; 0x3c
   781f8:	add	r2, r3, #8
   781fc:	mov	r1, #0
   78200:	mov	r0, fp
   78204:	bl	69c4c <fputs@plt+0x58ab4>
   78208:	subs	r3, r0, #0
   7820c:	str	r3, [sp, #40]	; 0x28
   78210:	beq	785a4 <fputs@plt+0x6740c>
   78214:	ldr	r1, [r3, #64]	; 0x40
   78218:	ldr	r0, [fp]
   7821c:	bl	19604 <fputs@plt+0x846c>
   78220:	str	r0, [sp, #56]	; 0x38
   78224:	ldr	r3, [r7, #16]
   78228:	ldr	r3, [r3, r0, lsl #4]
   7822c:	str	r3, [sp, #48]	; 0x30
   78230:	ldr	r3, [r7, #24]
   78234:	orr	r3, r3, #2097152	; 0x200000
   78238:	str	r3, [r7, #24]
   7823c:	add	r1, r5, #12
   78240:	add	r1, sl, r1
   78244:	mov	r0, r7
   78248:	bl	1cfc0 <fputs@plt+0xbe28>
   7824c:	subs	r1, r0, #0
   78250:	str	r1, [sp, #44]	; 0x2c
   78254:	beq	781d0 <fputs@plt+0x67038>
   78258:	ldr	r2, [sp, #48]	; 0x30
   7825c:	mov	r0, r7
   78260:	bl	18534 <fputs@plt+0x739c>
   78264:	cmp	r0, #0
   78268:	beq	78280 <fputs@plt+0x670e8>
   7826c:	ldr	r2, [sp, #44]	; 0x2c
   78270:	ldr	r1, [pc, #-4040]	; 772b0 <fputs@plt+0x66118>
   78274:	mov	r0, fp
   78278:	bl	35674 <fputs@plt+0x244dc>
   7827c:	b	781d0 <fputs@plt+0x67038>
   78280:	ldr	r2, [sp, #48]	; 0x30
   78284:	ldr	r1, [sp, #44]	; 0x2c
   78288:	mov	r0, r7
   7828c:	bl	185c8 <fputs@plt+0x7430>
   78290:	cmp	r0, #0
   78294:	bne	7826c <fputs@plt+0x670d4>
   78298:	ldr	r3, [sp, #40]	; 0x28
   7829c:	ldr	r1, [r3]
   782a0:	mov	r0, fp
   782a4:	bl	37918 <fputs@plt+0x26780>
   782a8:	cmp	r0, #0
   782ac:	bne	781d0 <fputs@plt+0x67038>
   782b0:	ldr	r1, [sp, #44]	; 0x2c
   782b4:	mov	r0, fp
   782b8:	bl	3592c <fputs@plt+0x24794>
   782bc:	cmp	r0, #0
   782c0:	bne	781d0 <fputs@plt+0x67038>
   782c4:	ldr	r2, [sp, #40]	; 0x28
   782c8:	ldr	r3, [r2, #12]
   782cc:	cmp	r3, #0
   782d0:	beq	782e8 <fputs@plt+0x67150>
   782d4:	ldr	r2, [r2]
   782d8:	ldr	r1, [pc, #2788]	; 78dc4 <fputs@plt+0x67c2c>
   782dc:	mov	r0, fp
   782e0:	bl	35674 <fputs@plt+0x244dc>
   782e4:	b	781d0 <fputs@plt+0x67038>
   782e8:	ldr	r3, [sp, #40]	; 0x28
   782ec:	ldr	r3, [r3]
   782f0:	mov	r2, #0
   782f4:	str	r2, [sp]
   782f8:	ldr	r2, [sp, #48]	; 0x30
   782fc:	mov	r1, #26
   78300:	mov	r0, fp
   78304:	bl	3573c <fputs@plt+0x245a4>
   78308:	cmp	r0, #0
   7830c:	bne	781d0 <fputs@plt+0x67038>
   78310:	ldr	r5, [sp, #40]	; 0x28
   78314:	mov	r1, r5
   78318:	mov	r0, fp
   7831c:	bl	4f8c4 <fputs@plt+0x3e72c>
   78320:	cmp	r0, #0
   78324:	bne	781d0 <fputs@plt+0x67038>
   78328:	ldrb	r3, [r5, #42]	; 0x2a
   7832c:	tst	r3, #16
   78330:	beq	78d4c <fputs@plt+0x67bb4>
   78334:	ldr	r1, [sp, #40]	; 0x28
   78338:	mov	r0, r7
   7833c:	bl	19990 <fputs@plt+0x87f8>
   78340:	mov	r5, r0
   78344:	ldr	r3, [r0, #8]
   78348:	ldr	r3, [r3]
   7834c:	ldr	r3, [r3, #76]	; 0x4c
   78350:	cmp	r3, #0
   78354:	beq	78d4c <fputs@plt+0x67bb4>
   78358:	mov	r0, fp
   7835c:	bl	2afc0 <fputs@plt+0x19e28>
   78360:	subs	r3, r0, #0
   78364:	str	r3, [sp, #64]	; 0x40
   78368:	beq	781d0 <fputs@plt+0x67038>
   7836c:	ldr	r2, [sp, #56]	; 0x38
   78370:	adds	r1, r5, #0
   78374:	movne	r1, #1
   78378:	mov	r0, fp
   7837c:	bl	52af4 <fputs@plt+0x4195c>
   78380:	ldr	r1, [sp, #56]	; 0x38
   78384:	mov	r0, fp
   78388:	bl	2b77c <fputs@plt+0x1a5e4>
   7838c:	cmp	r5, #0
   78390:	beq	783e0 <fputs@plt+0x67248>
   78394:	ldr	r3, [fp, #76]	; 0x4c
   78398:	add	r3, r3, #1
   7839c:	str	r3, [fp, #76]	; 0x4c
   783a0:	ldr	r2, [sp, #44]	; 0x2c
   783a4:	str	r3, [sp, #72]	; 0x48
   783a8:	mov	r1, r3
   783ac:	ldr	r0, [sp, #64]	; 0x40
   783b0:	bl	2b094 <fputs@plt+0x19efc>
   783b4:	mvn	r3, #9
   783b8:	str	r3, [sp, #8]
   783bc:	str	r5, [sp, #4]
   783c0:	mov	r3, #0
   783c4:	str	r3, [sp]
   783c8:	ldr	r2, [sp, #72]	; 0x48
   783cc:	mov	r1, #155	; 0x9b
   783d0:	ldr	r0, [sp, #64]	; 0x40
   783d4:	bl	2b058 <fputs@plt+0x19ec0>
   783d8:	mov	r0, fp
   783dc:	bl	18c38 <fputs@plt+0x7aa0>
   783e0:	ldr	r3, [sp, #40]	; 0x28
   783e4:	ldr	r3, [r3]
   783e8:	str	r3, [sp, #64]	; 0x40
   783ec:	mvn	r1, #0
   783f0:	mov	r0, r3
   783f4:	bl	13cfc <fputs@plt+0x2b64>
   783f8:	str	r0, [sp, #72]	; 0x48
   783fc:	ldr	r3, [r7, #24]
   78400:	tst	r3, #524288	; 0x80000
   78404:	beq	78490 <fputs@plt+0x672f8>
   78408:	ldr	r0, [sp, #40]	; 0x28
   7840c:	bl	19150 <fputs@plt+0x7fb8>
   78410:	subs	r5, r0, #0
   78414:	beq	78490 <fputs@plt+0x672f8>
   78418:	mov	r3, #0
   7841c:	mov	r1, r3
   78420:	ldr	r3, [r5]
   78424:	ldr	r2, [r3]
   78428:	ldr	r0, [fp]
   7842c:	bl	3e85c <fputs@plt+0x2d6c4>
   78430:	mov	r1, r0
   78434:	ldr	r5, [r5, #12]
   78438:	cmp	r5, #0
   7843c:	bne	78420 <fputs@plt+0x67288>
   78440:	mov	r5, r0
   78444:	cmp	r0, #0
   78448:	beq	78490 <fputs@plt+0x672f8>
   7844c:	str	r0, [sp, #8]
   78450:	ldr	r3, [sp, #44]	; 0x2c
   78454:	str	r3, [sp, #4]
   78458:	ldr	r3, [sp, #64]	; 0x40
   7845c:	str	r3, [sp]
   78460:	ldr	r3, [pc, #2400]	; 78dc8 <fputs@plt+0x67c30>
   78464:	ldr	r2, [pc, #2400]	; 78dcc <fputs@plt+0x67c34>
   78468:	ldr	r1, [sp, #56]	; 0x38
   7846c:	cmp	r1, #1
   78470:	moveq	r3, r2
   78474:	ldr	r2, [sp, #48]	; 0x30
   78478:	ldr	r1, [pc, #2384]	; 78dd0 <fputs@plt+0x67c38>
   7847c:	mov	r0, fp
   78480:	bl	79ad8 <fputs@plt+0x68940>
   78484:	mov	r1, r5
   78488:	mov	r0, r7
   7848c:	bl	1fc00 <fputs@plt+0xea68>
   78490:	ldr	r3, [sp, #64]	; 0x40
   78494:	str	r3, [sp, #24]
   78498:	ldr	r3, [sp, #72]	; 0x48
   7849c:	str	r3, [sp, #20]
   784a0:	ldr	r5, [sp, #44]	; 0x2c
   784a4:	str	r5, [sp, #16]
   784a8:	str	r5, [sp, #12]
   784ac:	str	r5, [sp, #8]
   784b0:	str	r5, [sp, #4]
   784b4:	str	r5, [sp]
   784b8:	ldr	r3, [pc, #2312]	; 78dc8 <fputs@plt+0x67c30>
   784bc:	ldr	r2, [pc, #2312]	; 78dcc <fputs@plt+0x67c34>
   784c0:	ldr	r1, [sp, #56]	; 0x38
   784c4:	cmp	r1, #1
   784c8:	moveq	r3, r2
   784cc:	ldr	r2, [sp, #48]	; 0x30
   784d0:	ldr	r1, [pc, #2300]	; 78dd4 <fputs@plt+0x67c3c>
   784d4:	mov	r0, fp
   784d8:	bl	79ad8 <fputs@plt+0x68940>
   784dc:	ldr	r2, [sp, #48]	; 0x30
   784e0:	ldr	r1, [pc, #2288]	; 78dd8 <fputs@plt+0x67c40>
   784e4:	mov	r0, r7
   784e8:	bl	18534 <fputs@plt+0x739c>
   784ec:	cmp	r0, #0
   784f0:	beq	78514 <fputs@plt+0x6737c>
   784f4:	ldr	r3, [sp, #40]	; 0x28
   784f8:	ldr	r3, [r3]
   784fc:	str	r3, [sp]
   78500:	mov	r3, r5
   78504:	ldr	r2, [sp, #48]	; 0x30
   78508:	ldr	r1, [pc, #2252]	; 78ddc <fputs@plt+0x67c44>
   7850c:	mov	r0, fp
   78510:	bl	79ad8 <fputs@plt+0x68940>
   78514:	ldr	r1, [sp, #40]	; 0x28
   78518:	mov	r0, fp
   7851c:	bl	3e8ac <fputs@plt+0x2d714>
   78520:	subs	r5, r0, #0
   78524:	beq	7854c <fputs@plt+0x673b4>
   78528:	str	r5, [sp]
   7852c:	ldr	r2, [sp, #44]	; 0x2c
   78530:	mov	r3, r2
   78534:	ldr	r1, [pc, #2212]	; 78de0 <fputs@plt+0x67c48>
   78538:	mov	r0, fp
   7853c:	bl	79ad8 <fputs@plt+0x68940>
   78540:	mov	r1, r5
   78544:	mov	r0, r7
   78548:	bl	1fc00 <fputs@plt+0xea68>
   7854c:	ldr	r3, [r7, #24]
   78550:	tst	r3, #524288	; 0x80000
   78554:	beq	78590 <fputs@plt+0x673f8>
   78558:	ldr	r0, [sp, #40]	; 0x28
   7855c:	bl	19150 <fputs@plt+0x7fb8>
   78560:	subs	r5, r0, #0
   78564:	beq	78590 <fputs@plt+0x673f8>
   78568:	ldr	r1, [r5]
   7856c:	ldr	r3, [sp, #40]	; 0x28
   78570:	cmp	r3, r1
   78574:	beq	78584 <fputs@plt+0x673ec>
   78578:	ldr	r2, [r1]
   7857c:	mov	r0, fp
   78580:	bl	3ee38 <fputs@plt+0x2dca0>
   78584:	ldr	r5, [r5, #12]
   78588:	cmp	r5, #0
   7858c:	bne	78568 <fputs@plt+0x673d0>
   78590:	ldr	r2, [sp, #44]	; 0x2c
   78594:	ldr	r1, [sp, #40]	; 0x28
   78598:	mov	r0, fp
   7859c:	bl	3ee38 <fputs@plt+0x2dca0>
   785a0:	b	781d0 <fputs@plt+0x67038>
   785a4:	mov	r3, #0
   785a8:	str	r3, [sp, #44]	; 0x2c
   785ac:	b	781d0 <fputs@plt+0x67038>
   785b0:	ldr	r3, [fp, #508]	; 0x1fc
   785b4:	ldr	r2, [r4, #-12]
   785b8:	sub	r3, r3, r2
   785bc:	ldr	r2, [fp, #512]	; 0x200
   785c0:	add	r3, r3, r2
   785c4:	str	r3, [r4, #-8]
   785c8:	ldr	r3, [fp, #68]	; 0x44
   785cc:	cmp	r3, #0
   785d0:	bne	743ec <fputs@plt+0x63254>
   785d4:	ldr	r3, [fp]
   785d8:	str	r3, [sp, #40]	; 0x28
   785dc:	ldrb	r3, [r3, #69]	; 0x45
   785e0:	cmp	r3, #0
   785e4:	bne	743ec <fputs@plt+0x63254>
   785e8:	ldr	r3, [fp, #8]
   785ec:	str	r3, [sp, #60]	; 0x3c
   785f0:	ldr	r5, [fp, #488]	; 0x1e8
   785f4:	ldr	r1, [r5, #64]	; 0x40
   785f8:	ldr	r7, [sp, #40]	; 0x28
   785fc:	mov	r0, r7
   78600:	bl	19604 <fputs@plt+0x846c>
   78604:	mov	r2, r0
   78608:	str	r0, [sp, #44]	; 0x2c
   7860c:	mov	r0, r7
   78610:	ldr	r3, [r7, #16]
   78614:	ldr	r3, [r3, r2, lsl #4]
   78618:	mov	ip, r3
   7861c:	ldr	r3, [r5]
   78620:	add	r3, r3, #16
   78624:	mov	r1, r3
   78628:	str	r3, [sp, #64]	; 0x40
   7862c:	ldrsh	r3, [r5, #34]	; 0x22
   78630:	sub	r3, r3, #-268435455	; 0xf0000001
   78634:	ldr	r2, [r5, #4]
   78638:	add	r3, r2, r3, lsl #4
   7863c:	str	r3, [sp, #56]	; 0x38
   78640:	ldr	r7, [r3, #4]
   78644:	str	ip, [sp, #48]	; 0x30
   78648:	mov	r2, ip
   7864c:	bl	18534 <fputs@plt+0x739c>
   78650:	str	r0, [sp, #68]	; 0x44
   78654:	ldr	r3, [r0]
   78658:	mov	r2, #0
   7865c:	str	r2, [sp]
   78660:	ldr	r2, [sp, #48]	; 0x30
   78664:	mov	r1, #26
   78668:	mov	r0, fp
   7866c:	bl	3573c <fputs@plt+0x245a4>
   78670:	cmp	r0, #0
   78674:	bne	743ec <fputs@plt+0x63254>
   78678:	cmp	r7, #0
   7867c:	beq	78690 <fputs@plt+0x674f8>
   78680:	ldr	r3, [r7, #12]
   78684:	ldrb	r3, [r3]
   78688:	cmp	r3, #101	; 0x65
   7868c:	moveq	r7, #0
   78690:	ldr	r3, [sp, #56]	; 0x38
   78694:	ldrb	r3, [r3, #15]
   78698:	tst	r3, #1
   7869c:	bne	786bc <fputs@plt+0x67524>
   786a0:	ldr	r3, [r5, #8]
   786a4:	cmp	r3, #0
   786a8:	beq	786cc <fputs@plt+0x67534>
   786ac:	ldr	r1, [pc, #1840]	; 78de4 <fputs@plt+0x67c4c>
   786b0:	mov	r0, fp
   786b4:	bl	35674 <fputs@plt+0x244dc>
   786b8:	b	743ec <fputs@plt+0x63254>
   786bc:	ldr	r1, [pc, #1828]	; 78de8 <fputs@plt+0x67c50>
   786c0:	mov	r0, fp
   786c4:	bl	35674 <fputs@plt+0x244dc>
   786c8:	b	743ec <fputs@plt+0x63254>
   786cc:	ldr	r3, [sp, #40]	; 0x28
   786d0:	ldr	r3, [r3, #24]
   786d4:	tst	r3, #524288	; 0x80000
   786d8:	beq	786fc <fputs@plt+0x67564>
   786dc:	ldr	r3, [r5, #16]
   786e0:	cmp	r3, #0
   786e4:	cmpne	r7, #0
   786e8:	beq	786fc <fputs@plt+0x67564>
   786ec:	ldr	r1, [pc, #1784]	; 78dec <fputs@plt+0x67c54>
   786f0:	mov	r0, fp
   786f4:	bl	35674 <fputs@plt+0x244dc>
   786f8:	b	743ec <fputs@plt+0x63254>
   786fc:	ldr	r3, [sp, #56]	; 0x38
   78700:	ldrb	r2, [r3, #12]
   78704:	adds	r3, r2, #0
   78708:	movne	r3, #1
   7870c:	cmp	r7, #0
   78710:	movne	r3, #0
   78714:	cmp	r3, #0
   78718:	beq	7872c <fputs@plt+0x67594>
   7871c:	ldr	r1, [pc, #1740]	; 78df0 <fputs@plt+0x67c58>
   78720:	mov	r0, fp
   78724:	bl	35674 <fputs@plt+0x244dc>
   78728:	b	743ec <fputs@plt+0x63254>
   7872c:	cmp	r7, #0
   78730:	beq	78784 <fputs@plt+0x675ec>
   78734:	mov	r2, #0
   78738:	add	r3, sp, #152	; 0x98
   7873c:	str	r2, [r3, #-36]!	; 0xffffffdc
   78740:	str	r2, [sp, #4]
   78744:	str	r3, [sp]
   78748:	mov	r3, #65	; 0x41
   7874c:	mov	r2, #1
   78750:	mov	r1, r7
   78754:	ldr	r0, [sp, #40]	; 0x28
   78758:	bl	3db48 <fputs@plt+0x2c9b0>
   7875c:	cmp	r0, #0
   78760:	bne	743ec <fputs@plt+0x63254>
   78764:	ldr	r0, [sp, #116]	; 0x74
   78768:	cmp	r0, #0
   7876c:	bne	78780 <fputs@plt+0x675e8>
   78770:	ldr	r1, [pc, #1660]	; 78df4 <fputs@plt+0x67c5c>
   78774:	mov	r0, fp
   78778:	bl	35674 <fputs@plt+0x244dc>
   7877c:	b	743ec <fputs@plt+0x63254>
   78780:	bl	218bc <fputs@plt+0x10724>
   78784:	ldr	r2, [r4, #-8]
   78788:	mov	r3, #0
   7878c:	ldr	r1, [r4, #-12]
   78790:	ldr	r0, [sp, #40]	; 0x28
   78794:	bl	1cf6c <fputs@plt+0xbdd4>
   78798:	subs	r7, r0, #0
   7879c:	beq	78830 <fputs@plt+0x67698>
   787a0:	ldr	r3, [r4, #-8]
   787a4:	sub	r3, r3, #1
   787a8:	add	r3, r7, r3
   787ac:	ldr	r2, [sp, #40]	; 0x28
   787b0:	ldr	r2, [r2, #24]
   787b4:	str	r2, [sp, #56]	; 0x38
   787b8:	cmp	r7, r3
   787bc:	ldrcc	r0, [pc, #1588]	; 78df8 <fputs@plt+0x67c60>
   787c0:	movcc	r1, #0
   787c4:	bcc	78870 <fputs@plt+0x676d8>
   787c8:	ldr	r2, [sp, #40]	; 0x28
   787cc:	ldr	r3, [r2, #24]
   787d0:	orr	r3, r3, #2097152	; 0x200000
   787d4:	str	r3, [r2, #24]
   787d8:	ldr	r3, [r5, #44]	; 0x2c
   787dc:	ldr	r1, [sp, #64]	; 0x40
   787e0:	str	r1, [sp, #12]
   787e4:	add	r2, r3, #1
   787e8:	str	r2, [sp, #8]
   787ec:	str	r7, [sp, #4]
   787f0:	str	r3, [sp]
   787f4:	ldr	r3, [pc, #1484]	; 78dc8 <fputs@plt+0x67c30>
   787f8:	ldr	r2, [pc, #1484]	; 78dcc <fputs@plt+0x67c34>
   787fc:	ldr	r1, [sp, #44]	; 0x2c
   78800:	cmp	r1, #1
   78804:	moveq	r3, r2
   78808:	ldr	r2, [sp, #48]	; 0x30
   7880c:	ldr	r1, [pc, #1512]	; 78dfc <fputs@plt+0x67c64>
   78810:	mov	r0, fp
   78814:	bl	79ad8 <fputs@plt+0x68940>
   78818:	mov	r1, r7
   7881c:	ldr	r5, [sp, #40]	; 0x28
   78820:	mov	r0, r5
   78824:	bl	1fc00 <fputs@plt+0xea68>
   78828:	ldr	r2, [sp, #56]	; 0x38
   7882c:	str	r2, [r5, #24]
   78830:	mov	r3, #4
   78834:	str	r3, [sp]
   78838:	mov	r3, #2
   7883c:	ldr	r2, [sp, #44]	; 0x2c
   78840:	mov	r1, #52	; 0x34
   78844:	ldr	r0, [sp, #60]	; 0x3c
   78848:	bl	2af28 <fputs@plt+0x19d90>
   7884c:	ldr	r3, [sp, #68]	; 0x44
   78850:	ldr	r2, [r3]
   78854:	mov	r1, r3
   78858:	mov	r0, fp
   7885c:	bl	3ee38 <fputs@plt+0x2dca0>
   78860:	b	743ec <fputs@plt+0x63254>
   78864:	strb	r1, [r3], #-1
   78868:	cmp	r7, r3
   7886c:	beq	787c8 <fputs@plt+0x67630>
   78870:	ldrb	r2, [r3]
   78874:	cmp	r2, #59	; 0x3b
   78878:	beq	78864 <fputs@plt+0x676cc>
   7887c:	add	r2, r0, r2
   78880:	ldrb	r2, [r2, #320]	; 0x140
   78884:	tst	r2, #1
   78888:	bne	78864 <fputs@plt+0x676cc>
   7888c:	b	787c8 <fputs@plt+0x67630>
   78890:	ldrb	r3, [fp, #24]
   78894:	add	r3, r3, #1
   78898:	strb	r3, [fp, #24]
   7889c:	ldr	r2, [fp]
   788a0:	ldr	r3, [r2, #256]	; 0x100
   788a4:	add	r3, r3, #1
   788a8:	str	r3, [r2, #256]	; 0x100
   788ac:	add	r7, sl, r7, lsl #4
   788b0:	ldr	r3, [r7, #12]
   788b4:	str	r3, [sp, #44]	; 0x2c
   788b8:	ldr	r3, [fp]
   788bc:	str	r3, [sp, #40]	; 0x28
   788c0:	ldrb	r3, [r3, #69]	; 0x45
   788c4:	cmp	r3, #0
   788c8:	beq	788dc <fputs@plt+0x67744>
   788cc:	ldr	r1, [sp, #44]	; 0x2c
   788d0:	ldr	r0, [sp, #40]	; 0x28
   788d4:	bl	23a04 <fputs@plt+0x1286c>
   788d8:	b	743ec <fputs@plt+0x63254>
   788dc:	ldr	r3, [sp, #44]	; 0x2c
   788e0:	add	r2, r3, #8
   788e4:	mov	r1, #0
   788e8:	mov	r0, fp
   788ec:	bl	69c4c <fputs@plt+0x58ab4>
   788f0:	subs	r5, r0, #0
   788f4:	beq	788cc <fputs@plt+0x67734>
   788f8:	ldrb	r3, [r5, #42]	; 0x2a
   788fc:	tst	r3, #16
   78900:	bne	78920 <fputs@plt+0x67788>
   78904:	ldr	r3, [r5, #12]
   78908:	cmp	r3, #0
   7890c:	beq	78930 <fputs@plt+0x67798>
   78910:	ldr	r1, [pc, #1256]	; 78e00 <fputs@plt+0x67c68>
   78914:	mov	r0, fp
   78918:	bl	35674 <fputs@plt+0x244dc>
   7891c:	b	788cc <fputs@plt+0x67734>
   78920:	ldr	r1, [pc, #1244]	; 78e04 <fputs@plt+0x67c6c>
   78924:	mov	r0, fp
   78928:	bl	35674 <fputs@plt+0x244dc>
   7892c:	b	788cc <fputs@plt+0x67734>
   78930:	ldr	r1, [r5]
   78934:	mov	r0, fp
   78938:	bl	37918 <fputs@plt+0x26780>
   7893c:	subs	r3, r0, #0
   78940:	str	r3, [sp, #48]	; 0x30
   78944:	bne	788cc <fputs@plt+0x67734>
   78948:	ldr	r1, [r5, #64]	; 0x40
   7894c:	ldr	r7, [sp, #40]	; 0x28
   78950:	mov	r0, r7
   78954:	bl	19604 <fputs@plt+0x846c>
   78958:	str	r0, [sp, #56]	; 0x38
   7895c:	mov	r2, #72	; 0x48
   78960:	mov	r3, #0
   78964:	str	r7, [sp, #40]	; 0x28
   78968:	mov	r0, r7
   7896c:	bl	1c1a4 <fputs@plt+0xb00c>
   78970:	subs	r7, r0, #0
   78974:	beq	788cc <fputs@plt+0x67734>
   78978:	str	r7, [fp, #488]	; 0x1e8
   7897c:	mov	r3, #1
   78980:	strh	r3, [r7, #36]	; 0x24
   78984:	ldrsh	r3, [r5, #34]	; 0x22
   78988:	strh	r3, [r7, #34]	; 0x22
   7898c:	subs	r2, r3, #1
   78990:	addmi	r2, r3, #6
   78994:	asr	r2, r2, #3
   78998:	add	r2, r2, #1
   7899c:	lsl	r2, r2, #7
   789a0:	mov	r3, #0
   789a4:	ldr	r0, [sp, #40]	; 0x28
   789a8:	bl	1c1a4 <fputs@plt+0xb00c>
   789ac:	str	r0, [r7, #4]
   789b0:	ldr	r2, [r5]
   789b4:	ldr	r1, [pc, #1100]	; 78e08 <fputs@plt+0x67c70>
   789b8:	ldr	r0, [sp, #40]	; 0x28
   789bc:	bl	3db1c <fputs@plt+0x2c984>
   789c0:	str	r0, [r7]
   789c4:	ldr	r3, [r7, #4]
   789c8:	cmp	r3, #0
   789cc:	cmpne	r0, #0
   789d0:	beq	788cc <fputs@plt+0x67734>
   789d4:	ldrsh	r2, [r7, #34]	; 0x22
   789d8:	lsl	r2, r2, #4
   789dc:	ldr	r1, [r5, #4]
   789e0:	mov	r0, r3
   789e4:	bl	11000 <memcpy@plt>
   789e8:	ldrsh	r3, [r7, #34]	; 0x22
   789ec:	cmp	r3, #0
   789f0:	ble	78a44 <fputs@plt+0x678ac>
   789f4:	str	r8, [sp, #60]	; 0x3c
   789f8:	str	fp, [sp, #64]	; 0x40
   789fc:	str	r4, [sp, #68]	; 0x44
   78a00:	ldr	r4, [sp, #48]	; 0x30
   78a04:	ldr	r8, [r7, #4]
   78a08:	add	fp, r8, r4, lsl #4
   78a0c:	ldr	r1, [r8, r4, lsl #4]
   78a10:	ldr	r0, [sp, #40]	; 0x28
   78a14:	bl	1d600 <fputs@plt+0xc468>
   78a18:	str	r0, [r8, r4, lsl #4]
   78a1c:	mov	r3, #0
   78a20:	str	r3, [fp, #8]
   78a24:	str	r3, [fp, #4]
   78a28:	add	r4, r4, #1
   78a2c:	ldrsh	r3, [r7, #34]	; 0x22
   78a30:	cmp	r4, r3
   78a34:	blt	78a04 <fputs@plt+0x6786c>
   78a38:	ldr	r8, [sp, #60]	; 0x3c
   78a3c:	ldr	fp, [sp, #64]	; 0x40
   78a40:	ldr	r4, [sp, #68]	; 0x44
   78a44:	ldr	r3, [sp, #40]	; 0x28
   78a48:	ldr	r3, [r3, #16]
   78a4c:	ldr	r2, [sp, #56]	; 0x38
   78a50:	add	r3, r3, r2, lsl #4
   78a54:	ldr	r3, [r3, #12]
   78a58:	str	r3, [r7, #64]	; 0x40
   78a5c:	ldr	r3, [r5, #44]	; 0x2c
   78a60:	str	r3, [r7, #44]	; 0x2c
   78a64:	mov	r3, #1
   78a68:	strh	r3, [r7, #36]	; 0x24
   78a6c:	mov	r5, r2
   78a70:	mov	r1, #0
   78a74:	mov	r0, fp
   78a78:	bl	52af4 <fputs@plt+0x4195c>
   78a7c:	mov	r0, fp
   78a80:	bl	2afc0 <fputs@plt+0x19e28>
   78a84:	cmp	r0, #0
   78a88:	beq	788cc <fputs@plt+0x67734>
   78a8c:	mov	r1, r5
   78a90:	mov	r0, fp
   78a94:	bl	2b77c <fputs@plt+0x1a5e4>
   78a98:	b	788cc <fputs@plt+0x67734>
   78a9c:	mov	r1, #0
   78aa0:	mov	r0, fp
   78aa4:	bl	7c60c <fputs@plt+0x6b474>
   78aa8:	b	743ec <fputs@plt+0x63254>
   78aac:	add	r1, r5, #12
   78ab0:	add	r1, sl, r1
   78ab4:	mov	r0, fp
   78ab8:	bl	7c60c <fputs@plt+0x6b474>
   78abc:	b	743ec <fputs@plt+0x63254>
   78ac0:	add	r5, r5, #12
   78ac4:	add	r3, sl, r5
   78ac8:	str	r3, [sp, #44]	; 0x2c
   78acc:	ldr	r3, [r4, #-60]	; 0xffffffc4
   78ad0:	str	r3, [sp, #8]
   78ad4:	mov	r3, #1
   78ad8:	str	r3, [sp, #4]
   78adc:	mov	r3, #0
   78ae0:	str	r3, [sp]
   78ae4:	sub	r2, r4, #28
   78ae8:	sub	r1, r4, #44	; 0x2c
   78aec:	mov	r0, fp
   78af0:	bl	69538 <fputs@plt+0x583a0>
   78af4:	ldr	r5, [fp, #488]	; 0x1e8
   78af8:	cmp	r5, #0
   78afc:	beq	743ec <fputs@plt+0x63254>
   78b00:	ldr	r3, [fp]
   78b04:	ldr	r1, [r5, #64]	; 0x40
   78b08:	str	r3, [sp, #40]	; 0x28
   78b0c:	mov	r0, r3
   78b10:	bl	19604 <fputs@plt+0x846c>
   78b14:	str	r0, [sp, #48]	; 0x30
   78b18:	ldrb	r3, [r5, #42]	; 0x2a
   78b1c:	orr	r3, r3, #16
   78b20:	strb	r3, [r5, #42]	; 0x2a
   78b24:	mov	r2, #0
   78b28:	str	r2, [r5, #48]	; 0x30
   78b2c:	ldr	r1, [sp, #44]	; 0x2c
   78b30:	ldr	r0, [sp, #40]	; 0x28
   78b34:	bl	1cfc0 <fputs@plt+0xbe28>
   78b38:	mov	r2, r0
   78b3c:	mov	r1, r5
   78b40:	ldr	r0, [sp, #40]	; 0x28
   78b44:	bl	2c6b8 <fputs@plt+0x1b520>
   78b48:	mov	r2, #0
   78b4c:	mov	r1, r5
   78b50:	ldr	r0, [sp, #40]	; 0x28
   78b54:	bl	2c6b8 <fputs@plt+0x1b520>
   78b58:	ldr	r1, [r5]
   78b5c:	ldr	r0, [sp, #40]	; 0x28
   78b60:	bl	1d600 <fputs@plt+0xc468>
   78b64:	mov	r2, r0
   78b68:	mov	r1, r5
   78b6c:	ldr	r0, [sp, #40]	; 0x28
   78b70:	bl	2c6b8 <fputs@plt+0x1b520>
   78b74:	add	r7, sl, r7, lsl #4
   78b78:	ldr	r3, [r7, #12]
   78b7c:	ldr	r2, [r7, #16]
   78b80:	add	r3, r3, r2
   78b84:	ldr	r2, [fp, #500]	; 0x1f4
   78b88:	sub	r3, r3, r2
   78b8c:	str	r3, [fp, #504]	; 0x1f8
   78b90:	ldr	r3, [r5, #52]	; 0x34
   78b94:	cmp	r3, #0
   78b98:	beq	743ec <fputs@plt+0x63254>
   78b9c:	ldr	r3, [r3]
   78ba0:	ldr	r2, [r5]
   78ba4:	ldr	r1, [fp]
   78ba8:	ldr	r1, [r1, #16]
   78bac:	ldr	r0, [sp, #48]	; 0x30
   78bb0:	ldr	r1, [r1, r0, lsl #4]
   78bb4:	str	r1, [sp]
   78bb8:	mov	r1, #29
   78bbc:	mov	r0, fp
   78bc0:	bl	3573c <fputs@plt+0x245a4>
   78bc4:	b	743ec <fputs@plt+0x63254>
   78bc8:	mov	r0, fp
   78bcc:	bl	2c71c <fputs@plt+0x1b584>
   78bd0:	mov	r3, #0
   78bd4:	str	r3, [fp, #516]	; 0x204
   78bd8:	str	r3, [fp, #520]	; 0x208
   78bdc:	b	743ec <fputs@plt+0x63254>
   78be0:	ldr	r2, [fp, #516]	; 0x204
   78be4:	cmp	r2, #0
   78be8:	add	r7, sl, r7, lsl #4
   78bec:	ldr	r3, [r7, #12]
   78bf0:	streq	r3, [fp, #516]	; 0x204
   78bf4:	ldreq	r3, [r7, #16]
   78bf8:	ldrne	r1, [r7, #16]
   78bfc:	addne	r3, r3, r1
   78c00:	subne	r3, r3, r2
   78c04:	str	r3, [fp, #520]	; 0x208
   78c08:	b	743ec <fputs@plt+0x63254>
   78c0c:	mov	r3, #0
   78c10:	str	r3, [r4, #20]
   78c14:	b	743ec <fputs@plt+0x63254>
   78c18:	add	r7, sl, r7, lsl #4
   78c1c:	ldr	r3, [r7, #12]
   78c20:	str	r3, [r4, #-12]
   78c24:	b	743ec <fputs@plt+0x63254>
   78c28:	add	r7, sl, r7, lsl #4
   78c2c:	ldr	r3, [r7, #12]
   78c30:	str	r3, [r4, #-28]	; 0xffffffe4
   78c34:	b	743ec <fputs@plt+0x63254>
   78c38:	ldr	r3, [r4, #-12]
   78c3c:	str	r3, [sp]
   78c40:	ldr	r3, [r4, #-60]	; 0xffffffc4
   78c44:	sub	r2, r4, #76	; 0x4c
   78c48:	mov	r1, #0
   78c4c:	mov	r0, fp
   78c50:	bl	3bea0 <fputs@plt+0x2ad08>
   78c54:	str	r0, [r4, #-76]	; 0xffffffb4
   78c58:	b	743ec <fputs@plt+0x63254>
   78c5c:	ldr	r3, [r4, #-12]
   78c60:	str	r3, [sp]
   78c64:	ldr	r3, [r4, #-60]	; 0xffffffc4
   78c68:	sub	r2, r4, #76	; 0x4c
   78c6c:	ldr	r1, [r4, #-108]	; 0xffffff94
   78c70:	mov	r0, fp
   78c74:	bl	3bea0 <fputs@plt+0x2ad08>
   78c78:	str	r0, [r4, #-108]	; 0xffffff94
   78c7c:	b	743ec <fputs@plt+0x63254>
   78c80:	ldr	r3, [sl]
   78c84:	sub	r1, r3, r1
   78c88:	str	r1, [sl]
   78c8c:	ldr	r4, [sl, #4]
   78c90:	cmp	r1, #0
   78c94:	blt	78cac <fputs@plt+0x67b14>
   78c98:	mov	r0, sl
   78c9c:	bl	24ac4 <fputs@plt+0x1392c>
   78ca0:	ldr	r3, [sl]
   78ca4:	cmp	r3, #0
   78ca8:	bge	78c98 <fputs@plt+0x67b00>
   78cac:	str	r4, [sl, #4]
   78cb0:	b	74458 <fputs@plt+0x632c0>
   78cb4:	add	r4, sp, #140	; 0x8c
   78cb8:	add	r3, sp, #88	; 0x58
   78cbc:	ldm	r3, {r0, r1}
   78cc0:	stm	r4, {r0, r1}
   78cc4:	add	r2, sp, #116	; 0x74
   78cc8:	stm	r2, {r0, r1}
   78ccc:	ldr	r6, [sl, #4]
   78cd0:	ldr	r1, [pc, #308]	; 78e0c <fputs@plt+0x67c74>
   78cd4:	mov	r0, r6
   78cd8:	bl	35674 <fputs@plt+0x244dc>
   78cdc:	str	r6, [sl, #4]
   78ce0:	mov	r2, r4
   78ce4:	mov	r1, r5
   78ce8:	mov	r0, sl
   78cec:	bl	248c0 <fputs@plt+0x13728>
   78cf0:	b	74560 <fputs@plt+0x633c8>
   78cf4:	ldr	r3, [sp, #48]	; 0x30
   78cf8:	str	r3, [sp]
   78cfc:	mov	r3, #0
   78d00:	ldr	r2, [pc, #196]	; 78dcc <fputs@plt+0x67c34>
   78d04:	mov	r1, #9
   78d08:	mov	r0, fp
   78d0c:	bl	3573c <fputs@plt+0x245a4>
   78d10:	cmp	r0, #0
   78d14:	bne	77040 <fputs@plt+0x65ea8>
   78d18:	ldr	r3, [pc, #172]	; 78dcc <fputs@plt+0x67c34>
   78d1c:	str	r3, [sp, #56]	; 0x38
   78d20:	mov	r1, #12
   78d24:	b	770f0 <fputs@plt+0x65f58>
   78d28:	mov	r5, #0
   78d2c:	mov	r1, r7
   78d30:	ldr	r7, [sp, #44]	; 0x2c
   78d34:	mov	r0, r7
   78d38:	bl	247ac <fputs@plt+0x13614>
   78d3c:	mov	r1, r5
   78d40:	mov	r0, r7
   78d44:	bl	2474c <fputs@plt+0x135b4>
   78d48:	b	743ec <fputs@plt+0x63254>
   78d4c:	mov	r0, fp
   78d50:	bl	2afc0 <fputs@plt+0x19e28>
   78d54:	cmp	r0, #0
   78d58:	beq	781d0 <fputs@plt+0x67038>
   78d5c:	ldr	r5, [sp, #56]	; 0x38
   78d60:	mov	r2, r5
   78d64:	mov	r1, #0
   78d68:	mov	r0, fp
   78d6c:	bl	52af4 <fputs@plt+0x4195c>
   78d70:	mov	r1, r5
   78d74:	mov	r0, fp
   78d78:	bl	2b77c <fputs@plt+0x1a5e4>
   78d7c:	b	783e0 <fputs@plt+0x67248>
   78d80:	str	r5, [sp]
   78d84:	ldr	r3, [sp, #60]	; 0x3c
   78d88:	ldr	r2, [sp, #40]	; 0x28
   78d8c:	mov	r1, #5
   78d90:	mov	r0, fp
   78d94:	bl	3573c <fputs@plt+0x245a4>
   78d98:	cmp	r0, #0
   78d9c:	movne	r5, #0
   78da0:	bne	77a9c <fputs@plt+0x66904>
   78da4:	ldr	r2, [pc, #32]	; 78dcc <fputs@plt+0x67c34>
   78da8:	b	77970 <fputs@plt+0x667d8>
   78dac:	ldr	r3, [fp, #68]	; 0x44
   78db0:	cmp	r3, #0
   78db4:	beq	7490c <fputs@plt+0x63774>
   78db8:	mov	r3, #1
   78dbc:	str	r3, [fp, #12]
   78dc0:	b	743ec <fputs@plt+0x63254>
   78dc4:	andeq	r7, r8, r8, lsl fp
   78dc8:	andeq	r6, r8, r0, ror #13
   78dcc:	andeq	r6, r8, ip, asr #13
   78dd0:	andeq	r7, r8, r4, lsr fp
   78dd4:	andeq	r7, r8, ip, ror fp
   78dd8:	andeq	r7, r8, ip, lsl r0
   78ddc:	strdeq	r7, [r8], -ip
   78de0:	andeq	r7, r8, r8, lsr sp
   78de4:			; <UNDEFINED> instruction: 0x00087db4
   78de8:	muleq	r8, r4, sp
   78dec:	ldrdeq	r7, [r8], -r0
   78df0:	andeq	r7, r8, ip, lsl #28
   78df4:	andeq	r7, r8, r4, asr #28
   78df8:			; <UNDEFINED> instruction: 0x000813b0
   78dfc:	andeq	r7, r8, r4, ror lr
   78e00:	andeq	r7, r8, r8, lsl #30
   78e04:	andeq	r7, r8, r4, ror #29
   78e08:	andeq	r7, r8, r8, lsr #30
   78e0c:	andeq	r7, r8, ip, lsl r7
   78e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78e14:	sub	sp, sp, #28
   78e18:	mov	r4, r0
   78e1c:	mov	r7, r1
   78e20:	str	r2, [sp, #12]
   78e24:	ldr	r6, [r0]
   78e28:	ldr	r9, [r6, #96]	; 0x60
   78e2c:	ldr	r3, [r6, #152]	; 0x98
   78e30:	cmp	r3, #0
   78e34:	streq	r3, [r6, #248]	; 0xf8
   78e38:	mov	r3, #0
   78e3c:	str	r3, [r0, #12]
   78e40:	str	r1, [r4, #484]	; 0x1e4
   78e44:	ldr	r0, [pc, #792]	; 79164 <fputs@plt+0x67fcc>
   78e48:	mov	r1, #0
   78e4c:	bl	13990 <fputs@plt+0x27f8>
   78e50:	subs	r8, r0, #0
   78e54:	beq	79154 <fputs@plt+0x67fbc>
   78e58:	mvn	fp, #0
   78e5c:	str	fp, [r8]
   78e60:	mov	r5, #0
   78e64:	add	sl, r4, #508	; 0x1fc
   78e68:	b	78f58 <fputs@plt+0x67dc0>
   78e6c:	mov	r3, #18
   78e70:	str	r3, [r4, #12]
   78e74:	add	r5, r7, r5
   78e78:	str	r5, [r4, #484]	; 0x1e4
   78e7c:	ldr	r3, [r4, #12]
   78e80:	cmp	r3, #0
   78e84:	bne	78ec0 <fputs@plt+0x67d28>
   78e88:	ldrb	r3, [r6, #69]	; 0x45
   78e8c:	cmp	r3, #0
   78e90:	bne	78ec0 <fputs@plt+0x67d28>
   78e94:	cmp	fp, #1
   78e98:	beq	78fc4 <fputs@plt+0x67e2c>
   78e9c:	str	r4, [sp]
   78ea0:	add	r3, r4, #508	; 0x1fc
   78ea4:	ldm	r3, {r2, r3}
   78ea8:	mov	r1, #1
   78eac:	mov	r0, r8
   78eb0:	bl	73eb4 <fputs@plt+0x62d1c>
   78eb4:	ldr	r3, [r4, #12]
   78eb8:	cmp	r3, #0
   78ebc:	beq	78fb8 <fputs@plt+0x67e20>
   78ec0:	ldr	r3, [r8]
   78ec4:	cmp	r3, #0
   78ec8:	blt	78ee0 <fputs@plt+0x67d48>
   78ecc:	mov	r0, r8
   78ed0:	bl	24ac4 <fputs@plt+0x1392c>
   78ed4:	ldr	r3, [r8]
   78ed8:	cmp	r3, #0
   78edc:	bge	78ecc <fputs@plt+0x67d34>
   78ee0:	mov	r0, r8
   78ee4:	bl	1fb70 <fputs@plt+0xe9d8>
   78ee8:	ldrb	r3, [r6, #69]	; 0x45
   78eec:	cmp	r3, #0
   78ef0:	movne	r0, #7
   78ef4:	strne	r0, [r4, #12]
   78ef8:	bne	78fe0 <fputs@plt+0x67e48>
   78efc:	ldr	r0, [r4, #12]
   78f00:	cmp	r0, #0
   78f04:	cmpne	r0, #101	; 0x65
   78f08:	bne	78fe0 <fputs@plt+0x67e48>
   78f0c:	ldr	r2, [r4, #4]
   78f10:	cmp	r2, #0
   78f14:	moveq	r8, #0
   78f18:	beq	7900c <fputs@plt+0x67e74>
   78f1c:	b	78fec <fputs@plt+0x67e54>
   78f20:	mov	r3, #9
   78f24:	str	r3, [r4, #12]
   78f28:	b	78e74 <fputs@plt+0x67cdc>
   78f2c:	str	r4, [sp]
   78f30:	ldm	sl, {r2, r3}
   78f34:	mov	r0, r8
   78f38:	bl	73eb4 <fputs@plt+0x62d1c>
   78f3c:	ldr	fp, [sp, #20]
   78f40:	ldr	r3, [r4, #12]
   78f44:	cmp	r3, #0
   78f48:	bne	78e74 <fputs@plt+0x67cdc>
   78f4c:	ldrb	r3, [r6, #69]	; 0x45
   78f50:	cmp	r3, #0
   78f54:	bne	78e74 <fputs@plt+0x67cdc>
   78f58:	add	r0, r7, r5
   78f5c:	ldrb	r3, [r7, r5]
   78f60:	cmp	r3, #0
   78f64:	beq	78e74 <fputs@plt+0x67cdc>
   78f68:	str	r0, [r4, #508]	; 0x1fc
   78f6c:	add	r1, sp, #20
   78f70:	bl	1a91c <fputs@plt+0x9784>
   78f74:	str	r0, [r4, #512]	; 0x200
   78f78:	add	r5, r5, r0
   78f7c:	cmp	r9, r5
   78f80:	blt	78e6c <fputs@plt+0x67cd4>
   78f84:	ldr	r1, [sp, #20]
   78f88:	cmp	r1, #159	; 0x9f
   78f8c:	ble	78f2c <fputs@plt+0x67d94>
   78f90:	ldr	r3, [r6, #248]	; 0xf8
   78f94:	cmp	r3, #0
   78f98:	bne	78f20 <fputs@plt+0x67d88>
   78f9c:	cmp	r1, #161	; 0xa1
   78fa0:	bne	78f58 <fputs@plt+0x67dc0>
   78fa4:	add	r2, r4, #508	; 0x1fc
   78fa8:	ldr	r1, [pc, #440]	; 79168 <fputs@plt+0x67fd0>
   78fac:	mov	r0, r4
   78fb0:	bl	35674 <fputs@plt+0x244dc>
   78fb4:	b	78e74 <fputs@plt+0x67cdc>
   78fb8:	ldrb	r3, [r6, #69]	; 0x45
   78fbc:	cmp	r3, #0
   78fc0:	bne	78ec0 <fputs@plt+0x67d28>
   78fc4:	str	r4, [sp]
   78fc8:	add	r3, r4, #508	; 0x1fc
   78fcc:	ldm	r3, {r2, r3}
   78fd0:	mov	r1, #0
   78fd4:	mov	r0, r8
   78fd8:	bl	73eb4 <fputs@plt+0x62d1c>
   78fdc:	b	78ec0 <fputs@plt+0x67d28>
   78fe0:	ldr	r2, [r4, #4]
   78fe4:	cmp	r2, #0
   78fe8:	beq	790f4 <fputs@plt+0x67f5c>
   78fec:	ldr	r3, [sp, #12]
   78ff0:	str	r2, [r3]
   78ff4:	ldr	r1, [pc, #368]	; 7916c <fputs@plt+0x67fd4>
   78ff8:	ldr	r0, [r4, #12]
   78ffc:	bl	319f4 <fputs@plt+0x2085c>
   79000:	mov	r3, #0
   79004:	str	r3, [r4, #4]
   79008:	mov	r8, #1
   7900c:	ldr	r0, [r4, #8]
   79010:	cmp	r0, #0
   79014:	beq	7911c <fputs@plt+0x67f84>
   79018:	ldr	r3, [r4, #68]	; 0x44
   7901c:	cmp	r3, #0
   79020:	ble	7911c <fputs@plt+0x67f84>
   79024:	ldrb	r3, [r4, #18]
   79028:	cmp	r3, #0
   7902c:	beq	79110 <fputs@plt+0x67f78>
   79030:	ldr	r0, [r4, #524]	; 0x20c
   79034:	bl	1fb70 <fputs@plt+0xe9d8>
   79038:	ldrb	r3, [r4, #454]	; 0x1c6
   7903c:	cmp	r3, #0
   79040:	beq	79144 <fputs@plt+0x67fac>
   79044:	ldr	r1, [r4, #540]	; 0x21c
   79048:	mov	r0, r6
   7904c:	bl	24804 <fputs@plt+0x1366c>
   79050:	ldr	r1, [r4, #492]	; 0x1ec
   79054:	mov	r0, r6
   79058:	bl	247ac <fputs@plt+0x13614>
   7905c:	ldr	r5, [r4, #448]	; 0x1c0
   79060:	subs	r5, r5, #1
   79064:	bmi	7908c <fputs@plt+0x67ef4>
   79068:	lsl	r7, r5, #2
   7906c:	ldr	r3, [r4, #476]	; 0x1dc
   79070:	ldr	r1, [r3, r7]
   79074:	mov	r0, r6
   79078:	bl	1fc00 <fputs@plt+0xea68>
   7907c:	sub	r5, r5, #1
   79080:	sub	r7, r7, #4
   79084:	cmn	r5, #1
   79088:	bne	7906c <fputs@plt+0x67ed4>
   7908c:	ldr	r1, [r4, #476]	; 0x1dc
   79090:	mov	r0, r6
   79094:	bl	1fc00 <fputs@plt+0xea68>
   79098:	ldr	r1, [r4, #412]	; 0x19c
   7909c:	cmp	r1, #0
   790a0:	beq	790c0 <fputs@plt+0x67f28>
   790a4:	ldr	r3, [r1]
   790a8:	str	r3, [r4, #412]	; 0x19c
   790ac:	mov	r0, r6
   790b0:	bl	1fc00 <fputs@plt+0xea68>
   790b4:	ldr	r1, [r4, #412]	; 0x19c
   790b8:	cmp	r1, #0
   790bc:	bne	790a4 <fputs@plt+0x67f0c>
   790c0:	ldr	r1, [r4, #528]	; 0x210
   790c4:	cmp	r1, #0
   790c8:	beq	790e8 <fputs@plt+0x67f50>
   790cc:	ldr	r3, [r1, #68]	; 0x44
   790d0:	str	r3, [r4, #528]	; 0x210
   790d4:	mov	r0, r6
   790d8:	bl	23874 <fputs@plt+0x126dc>
   790dc:	ldr	r1, [r4, #528]	; 0x210
   790e0:	cmp	r1, #0
   790e4:	bne	790cc <fputs@plt+0x67f34>
   790e8:	mov	r0, r8
   790ec:	add	sp, sp, #28
   790f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   790f4:	bl	1b288 <fputs@plt+0xa0f0>
   790f8:	mov	r2, r0
   790fc:	ldr	r1, [pc, #104]	; 7916c <fputs@plt+0x67fd4>
   79100:	mov	r0, r6
   79104:	bl	3db1c <fputs@plt+0x2c984>
   79108:	str	r0, [r4, #4]
   7910c:	b	78f0c <fputs@plt+0x67d74>
   79110:	bl	23428 <fputs@plt+0x12290>
   79114:	mov	r3, #0
   79118:	str	r3, [r4, #8]
   7911c:	ldrb	r3, [r4, #18]
   79120:	cmp	r3, #0
   79124:	bne	79030 <fputs@plt+0x67e98>
   79128:	ldr	r1, [r4, #408]	; 0x198
   7912c:	mov	r0, r6
   79130:	bl	1fc00 <fputs@plt+0xea68>
   79134:	mov	r3, #0
   79138:	str	r3, [r4, #408]	; 0x198
   7913c:	str	r3, [r4, #404]	; 0x194
   79140:	b	79030 <fputs@plt+0x67e98>
   79144:	ldr	r1, [r4, #488]	; 0x1e8
   79148:	mov	r0, r6
   7914c:	bl	23874 <fputs@plt+0x126dc>
   79150:	b	79044 <fputs@plt+0x67eac>
   79154:	mov	r0, r6
   79158:	bl	13af4 <fputs@plt+0x295c>
   7915c:	mov	r8, #7
   79160:	b	790e8 <fputs@plt+0x67f50>
   79164:	andeq	r0, r0, r8, asr #12
   79168:	andeq	r7, r8, ip, lsr pc
   7916c:	andeq	r4, r8, ip, asr pc
   79170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79174:	sub	sp, sp, #28
   79178:	mov	r4, r0
   7917c:	str	r1, [sp, #8]
   79180:	mov	sl, r2
   79184:	str	r3, [sp, #12]
   79188:	mov	r3, #0
   7918c:	str	r3, [sp, #20]
   79190:	mov	r2, #544	; 0x220
   79194:	mov	r3, #0
   79198:	bl	1c1a4 <fputs@plt+0xb00c>
   7919c:	subs	r5, r0, #0
   791a0:	beq	79524 <fputs@plt+0x6838c>
   791a4:	ldr	r3, [sp, #64]	; 0x40
   791a8:	str	r3, [r5, #480]	; 0x1e0
   791ac:	ldr	r3, [r4, #20]
   791b0:	cmp	r3, #0
   791b4:	ble	7922c <fputs@plt+0x68094>
   791b8:	mov	r7, #0
   791bc:	mov	r9, #1
   791c0:	b	791d4 <fputs@plt+0x6803c>
   791c4:	add	r7, r7, #1
   791c8:	ldr	r3, [r4, #20]
   791cc:	cmp	r3, r7
   791d0:	ble	7922c <fputs@plt+0x68094>
   791d4:	lsl	r8, r7, #4
   791d8:	ldr	r3, [r4, #16]
   791dc:	add	r3, r3, r8
   791e0:	ldr	r0, [r3, #4]
   791e4:	cmp	r0, #0
   791e8:	beq	791c4 <fputs@plt+0x6802c>
   791ec:	ldr	r3, [r0, #4]
   791f0:	ldr	r2, [r0]
   791f4:	str	r2, [r3, #4]
   791f8:	mov	r2, r9
   791fc:	mov	r1, r9
   79200:	bl	168fc <fputs@plt+0x5764>
   79204:	cmp	r0, #0
   79208:	beq	791c4 <fputs@plt+0x6802c>
   7920c:	mov	r6, r0
   79210:	ldr	r3, [r4, #16]
   79214:	ldr	r3, [r3, r8]
   79218:	ldr	r2, [pc, #1064]	; 79648 <fputs@plt+0x684b0>
   7921c:	mov	r1, r0
   79220:	mov	r0, r4
   79224:	bl	35210 <fputs@plt+0x24078>
   79228:	b	79444 <fputs@plt+0x682ac>
   7922c:	mov	r0, r4
   79230:	bl	202c8 <fputs@plt+0xf130>
   79234:	str	r4, [r5]
   79238:	mov	r3, #0
   7923c:	str	r3, [r5, #428]	; 0x1ac
   79240:	cmp	sl, r3
   79244:	blt	792f0 <fputs@plt+0x68158>
   79248:	beq	79260 <fputs@plt+0x680c8>
   7924c:	ldr	r3, [sp, #8]
   79250:	add	r3, r3, sl
   79254:	ldrb	r3, [r3, #-1]
   79258:	cmp	r3, #0
   7925c:	beq	792f0 <fputs@plt+0x68158>
   79260:	ldr	r3, [r4, #96]	; 0x60
   79264:	cmp	sl, r3
   79268:	bgt	792bc <fputs@plt+0x68124>
   7926c:	mov	r2, sl
   79270:	asr	r3, sl, #31
   79274:	ldr	r7, [sp, #8]
   79278:	mov	r1, r7
   7927c:	mov	r0, r4
   79280:	bl	1cf6c <fputs@plt+0xbdd4>
   79284:	subs	r6, r0, #0
   79288:	beq	792e0 <fputs@plt+0x68148>
   7928c:	add	r2, sp, #20
   79290:	mov	r1, r6
   79294:	mov	r0, r5
   79298:	bl	78e10 <fputs@plt+0x67c78>
   7929c:	ldr	r3, [r5, #484]	; 0x1e4
   792a0:	sub	r3, r3, r6
   792a4:	add	r3, r7, r3
   792a8:	str	r3, [r5, #484]	; 0x1e4
   792ac:	mov	r1, r6
   792b0:	mov	r0, r4
   792b4:	bl	1fc00 <fputs@plt+0xea68>
   792b8:	b	79300 <fputs@plt+0x68168>
   792bc:	ldr	r2, [pc, #904]	; 7964c <fputs@plt+0x684b4>
   792c0:	mov	r1, #18
   792c4:	mov	r0, r4
   792c8:	bl	35210 <fputs@plt+0x24078>
   792cc:	mov	r1, #18
   792d0:	mov	r0, r4
   792d4:	bl	21a90 <fputs@plt+0x108f8>
   792d8:	mov	r6, r0
   792dc:	b	79444 <fputs@plt+0x682ac>
   792e0:	ldr	r3, [sp, #8]
   792e4:	add	sl, r3, sl
   792e8:	str	sl, [r5, #484]	; 0x1e4
   792ec:	b	79300 <fputs@plt+0x68168>
   792f0:	add	r2, sp, #20
   792f4:	ldr	r1, [sp, #8]
   792f8:	mov	r0, r5
   792fc:	bl	78e10 <fputs@plt+0x67c78>
   79300:	ldr	r3, [r5, #12]
   79304:	cmp	r3, #101	; 0x65
   79308:	moveq	r3, #0
   7930c:	streq	r3, [r5, #12]
   79310:	ldrb	r3, [r5, #17]
   79314:	cmp	r3, #0
   79318:	bne	7946c <fputs@plt+0x682d4>
   7931c:	ldrb	r3, [r4, #69]	; 0x45
   79320:	cmp	r3, #0
   79324:	beq	79494 <fputs@plt+0x682fc>
   79328:	mov	r3, #7
   7932c:	str	r3, [r5, #12]
   79330:	ldr	r3, [sp, #72]	; 0x48
   79334:	cmp	r3, #0
   79338:	moveq	r6, #7
   7933c:	beq	793c4 <fputs@plt+0x6822c>
   79340:	ldr	r3, [r5, #484]	; 0x1e4
   79344:	ldr	r2, [sp, #72]	; 0x48
   79348:	str	r3, [r2]
   7934c:	ldr	r6, [r5, #12]
   79350:	cmp	r6, #0
   79354:	bne	793c4 <fputs@plt+0x6822c>
   79358:	ldr	r7, [r5, #8]
   7935c:	cmp	r7, #0
   79360:	beq	79634 <fputs@plt+0x6849c>
   79364:	ldrb	r3, [r5, #453]	; 0x1c5
   79368:	cmp	r3, #0
   7936c:	beq	795fc <fputs@plt+0x68464>
   79370:	cmp	r3, #2
   79374:	beq	794a4 <fputs@plt+0x6830c>
   79378:	mov	r1, #8
   7937c:	mov	r0, r7
   79380:	bl	21838 <fputs@plt+0x106a0>
   79384:	mov	r7, r6
   79388:	mov	fp, #8
   7938c:	mov	sl, r7
   79390:	ldr	r8, [pc, #696]	; 79650 <fputs@plt+0x684b8>
   79394:	add	r8, r8, r7, lsl #2
   79398:	sub	r8, r8, #4
   7939c:	mov	r9, #0
   793a0:	ldr	r3, [r8, #4]!
   793a4:	ldr	r0, [r5, #8]
   793a8:	str	r9, [sp]
   793ac:	mov	r2, r9
   793b0:	sub	r1, r7, sl
   793b4:	bl	2a37c <fputs@plt+0x191e4>
   793b8:	add	r7, r7, #1
   793bc:	cmp	r7, fp
   793c0:	blt	793a0 <fputs@plt+0x68208>
   793c4:	ldrb	r3, [r4, #149]	; 0x95
   793c8:	cmp	r3, #0
   793cc:	beq	794bc <fputs@plt+0x68324>
   793d0:	ldr	r0, [r5, #8]
   793d4:	cmp	r0, #0
   793d8:	beq	79508 <fputs@plt+0x68370>
   793dc:	cmp	r6, #0
   793e0:	bne	793f0 <fputs@plt+0x68258>
   793e4:	ldrb	r3, [r4, #69]	; 0x45
   793e8:	cmp	r3, #0
   793ec:	beq	79504 <fputs@plt+0x6836c>
   793f0:	bl	4f22c <fputs@plt+0x3e094>
   793f4:	ldr	r3, [sp, #20]
   793f8:	cmp	r3, #0
   793fc:	beq	79514 <fputs@plt+0x6837c>
   79400:	ldr	r2, [pc, #588]	; 79654 <fputs@plt+0x684bc>
   79404:	mov	r1, r6
   79408:	mov	r0, r4
   7940c:	bl	35210 <fputs@plt+0x24078>
   79410:	ldr	r1, [sp, #20]
   79414:	mov	r0, r4
   79418:	bl	1fc00 <fputs@plt+0xea68>
   7941c:	ldr	r1, [r5, #532]	; 0x214
   79420:	cmp	r1, #0
   79424:	beq	79444 <fputs@plt+0x682ac>
   79428:	ldr	r3, [r1, #4]
   7942c:	str	r3, [r5, #532]	; 0x214
   79430:	mov	r0, r4
   79434:	bl	1fc00 <fputs@plt+0xea68>
   79438:	ldr	r1, [r5, #532]	; 0x214
   7943c:	cmp	r1, #0
   79440:	bne	79428 <fputs@plt+0x68290>
   79444:	mov	r0, r5
   79448:	bl	23cb4 <fputs@plt+0x12b1c>
   7944c:	mov	r1, r5
   79450:	mov	r0, r4
   79454:	bl	1fc00 <fputs@plt+0xea68>
   79458:	mov	r1, r6
   7945c:	mov	r0, r4
   79460:	bl	21a90 <fputs@plt+0x108f8>
   79464:	add	sp, sp, #28
   79468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7946c:	ldr	r9, [r5]
   79470:	ldr	r3, [r9, #20]
   79474:	cmp	r3, #0
   79478:	ble	7931c <fputs@plt+0x68184>
   7947c:	mov	r7, #0
   79480:	ldr	fp, [pc, #464]	; 79658 <fputs@plt+0x684c0>
   79484:	b	79568 <fputs@plt+0x683d0>
   79488:	mov	r0, r9
   7948c:	bl	13af4 <fputs@plt+0x295c>
   79490:	b	795a8 <fputs@plt+0x68410>
   79494:	ldr	r3, [sp, #72]	; 0x48
   79498:	cmp	r3, #0
   7949c:	bne	79340 <fputs@plt+0x681a8>
   794a0:	b	7934c <fputs@plt+0x681b4>
   794a4:	mov	r1, #4
   794a8:	mov	r0, r7
   794ac:	bl	21838 <fputs@plt+0x106a0>
   794b0:	mov	fp, #12
   794b4:	mov	r7, #8
   794b8:	b	7938c <fputs@plt+0x681f4>
   794bc:	ldr	r7, [r5, #8]
   794c0:	cmp	r7, #0
   794c4:	beq	79640 <fputs@plt+0x684a8>
   794c8:	ldr	r2, [r5, #484]	; 0x1e4
   794cc:	ldr	r3, [sp, #8]
   794d0:	sub	r2, r2, r3
   794d4:	asr	r3, r2, #31
   794d8:	ldr	r1, [sp, #8]
   794dc:	ldr	r0, [r7]
   794e0:	bl	1cf6c <fputs@plt+0xbdd4>
   794e4:	str	r0, [r7, #168]	; 0xa8
   794e8:	ldrb	r3, [r7, #89]	; 0x59
   794ec:	ldr	r2, [sp, #12]
   794f0:	and	r2, r2, #1
   794f4:	bic	r3, r3, #128	; 0x80
   794f8:	orr	r3, r3, r2, lsl #7
   794fc:	strb	r3, [r7, #89]	; 0x59
   79500:	b	793d0 <fputs@plt+0x68238>
   79504:	mov	r6, #0
   79508:	ldr	r3, [sp, #68]	; 0x44
   7950c:	str	r0, [r3]
   79510:	b	793f4 <fputs@plt+0x6825c>
   79514:	mov	r1, r6
   79518:	mov	r0, r4
   7951c:	bl	21a4c <fputs@plt+0x108b4>
   79520:	b	7941c <fputs@plt+0x68284>
   79524:	mov	r6, #7
   79528:	b	79444 <fputs@plt+0x682ac>
   7952c:	add	r2, sp, #16
   79530:	mov	r1, #1
   79534:	mov	r0, r6
   79538:	bl	1f59c <fputs@plt+0xe404>
   7953c:	ldr	r3, [r9, #16]
   79540:	add	r8, r3, r8
   79544:	ldr	r3, [r8, #12]
   79548:	ldr	r2, [r3]
   7954c:	ldr	r3, [sp, #16]
   79550:	cmp	r2, r3
   79554:	bne	7961c <fputs@plt+0x68484>
   79558:	add	r7, r7, #1
   7955c:	ldr	r3, [r9, #20]
   79560:	cmp	r7, r3
   79564:	bge	7931c <fputs@plt+0x68184>
   79568:	lsl	r8, r7, #4
   7956c:	ldr	r3, [r9, #16]
   79570:	add	r3, r3, r8
   79574:	ldr	r6, [r3, #4]
   79578:	cmp	r6, #0
   7957c:	beq	79558 <fputs@plt+0x683c0>
   79580:	ldrb	r3, [r6, #8]
   79584:	cmp	r3, #0
   79588:	bne	7952c <fputs@plt+0x68394>
   7958c:	mov	r1, #0
   79590:	mov	r0, r6
   79594:	bl	45f84 <fputs@plt+0x34dec>
   79598:	mov	sl, r0
   7959c:	cmp	r0, fp
   795a0:	cmpne	r0, #7
   795a4:	beq	79488 <fputs@plt+0x682f0>
   795a8:	cmp	sl, #0
   795ac:	bne	7931c <fputs@plt+0x68184>
   795b0:	add	r2, sp, #16
   795b4:	mov	r1, #1
   795b8:	mov	r0, r6
   795bc:	bl	1f59c <fputs@plt+0xe404>
   795c0:	ldr	r3, [r9, #16]
   795c4:	add	r8, r3, r8
   795c8:	ldr	r3, [r8, #12]
   795cc:	ldr	r2, [r3]
   795d0:	ldr	r3, [sp, #16]
   795d4:	cmp	r2, r3
   795d8:	beq	795f0 <fputs@plt+0x68458>
   795dc:	mov	r1, r7
   795e0:	mov	r0, r9
   795e4:	bl	24c48 <fputs@plt+0x13ab0>
   795e8:	mov	r3, #17
   795ec:	str	r3, [r5, #12]
   795f0:	mov	r0, r6
   795f4:	bl	4c7f0 <fputs@plt+0x3b658>
   795f8:	b	79558 <fputs@plt+0x683c0>
   795fc:	ldrb	r3, [r4, #149]	; 0x95
   79600:	cmp	r3, #0
   79604:	ldrne	r0, [r5, #8]
   79608:	bne	793e4 <fputs@plt+0x6824c>
   7960c:	ldr	r2, [r5, #484]	; 0x1e4
   79610:	ldr	r3, [sp, #8]
   79614:	sub	r2, r2, r3
   79618:	b	794d4 <fputs@plt+0x6833c>
   7961c:	mov	r1, r7
   79620:	mov	r0, r9
   79624:	bl	24c48 <fputs@plt+0x13ab0>
   79628:	mov	r3, #17
   7962c:	str	r3, [r5, #12]
   79630:	b	79558 <fputs@plt+0x683c0>
   79634:	ldrb	r3, [r4, #149]	; 0x95
   79638:	cmp	r3, #0
   7963c:	bne	793d0 <fputs@plt+0x68238>
   79640:	mov	r0, #0
   79644:	b	79508 <fputs@plt+0x68370>
   79648:	andeq	r7, r8, r8, asr pc
   7964c:	andeq	r7, r8, r8, ror pc
   79650:	andeq	r4, r8, r0, ror #15
   79654:	andeq	r4, r8, ip, asr pc
   79658:	andeq	r0, r0, sl, lsl #24
   7965c:	push	{r4, r5, r6, r7, r8, lr}
   79660:	sub	sp, sp, #16
   79664:	mov	r6, r0
   79668:	mov	r5, r1
   7966c:	mov	r7, r2
   79670:	mov	r8, r3
   79674:	ldr	r4, [sp, #44]	; 0x2c
   79678:	mov	r3, #0
   7967c:	str	r3, [r4]
   79680:	bl	35128 <fputs@plt+0x23f90>
   79684:	cmp	r0, #0
   79688:	cmpne	r5, #0
   7968c:	beq	796d0 <fputs@plt+0x68538>
   79690:	mov	r0, r6
   79694:	bl	168bc <fputs@plt+0x5724>
   79698:	ldr	r3, [sp, #48]	; 0x30
   7969c:	str	r3, [sp, #8]
   796a0:	str	r4, [sp, #4]
   796a4:	ldr	r3, [sp, #40]	; 0x28
   796a8:	str	r3, [sp]
   796ac:	mov	r3, r8
   796b0:	mov	r2, r7
   796b4:	mov	r1, r5
   796b8:	mov	r0, r6
   796bc:	bl	79170 <fputs@plt+0x67fd8>
   796c0:	cmp	r0, #17
   796c4:	beq	796dc <fputs@plt+0x68544>
   796c8:	add	sp, sp, #16
   796cc:	pop	{r4, r5, r6, r7, r8, pc}
   796d0:	ldr	r0, [pc, #56]	; 79710 <fputs@plt+0x68578>
   796d4:	bl	31a8c <fputs@plt+0x208f4>
   796d8:	b	796c8 <fputs@plt+0x68530>
   796dc:	ldr	r0, [r4]
   796e0:	bl	4f274 <fputs@plt+0x3e0dc>
   796e4:	ldr	r3, [sp, #48]	; 0x30
   796e8:	str	r3, [sp, #8]
   796ec:	str	r4, [sp, #4]
   796f0:	ldr	r3, [sp, #40]	; 0x28
   796f4:	str	r3, [sp]
   796f8:	mov	r3, r8
   796fc:	mov	r2, r7
   79700:	mov	r1, r5
   79704:	mov	r0, r6
   79708:	bl	79170 <fputs@plt+0x67fd8>
   7970c:	b	796c8 <fputs@plt+0x68530>
   79710:	andeq	sl, r1, r9, ror #29
   79714:	push	{lr}		; (str lr, [sp, #-4]!)
   79718:	sub	sp, sp, #20
   7971c:	ldr	ip, [sp, #24]
   79720:	str	ip, [sp, #8]
   79724:	str	r3, [sp, #4]
   79728:	mov	r3, #0
   7972c:	str	r3, [sp]
   79730:	bl	7965c <fputs@plt+0x684c4>
   79734:	add	sp, sp, #20
   79738:	pop	{pc}		; (ldr pc, [sp], #4)
   7973c:	push	{r4, r5, r6, r7, r8, r9, lr}
   79740:	sub	sp, sp, #20
   79744:	mov	r6, r0
   79748:	mov	r5, r2
   7974c:	ldr	r4, [r0]
   79750:	ldr	r7, [r0, #8]
   79754:	ldr	r3, [r4, #16]
   79758:	add	r3, r3, r7, lsl #4
   7975c:	ldr	r2, [r3, #12]
   79760:	ldrh	r3, [r2, #78]	; 0x4e
   79764:	bic	r3, r3, #4
   79768:	strh	r3, [r2, #78]	; 0x4e
   7976c:	ldrb	r3, [r4, #69]	; 0x45
   79770:	cmp	r3, #0
   79774:	bne	79810 <fputs@plt+0x68678>
   79778:	cmp	r5, #0
   7977c:	beq	798f4 <fputs@plt+0x6875c>
   79780:	ldr	r3, [r5, #4]
   79784:	cmp	r3, #0
   79788:	beq	7982c <fputs@plt+0x68694>
   7978c:	ldr	r9, [r5, #8]
   79790:	mov	r2, #7
   79794:	ldr	r1, [pc, #352]	; 798fc <fputs@plt+0x68764>
   79798:	mov	r0, r9
   7979c:	bl	26fe0 <fputs@plt+0x15e48>
   797a0:	subs	r8, r0, #0
   797a4:	beq	79840 <fputs@plt+0x686a8>
   797a8:	ldr	r1, [r5]
   797ac:	cmp	r1, #0
   797b0:	beq	798e0 <fputs@plt+0x68748>
   797b4:	cmp	r9, #0
   797b8:	beq	797c8 <fputs@plt+0x68630>
   797bc:	ldrb	r3, [r9]
   797c0:	cmp	r3, #0
   797c4:	bne	798e0 <fputs@plt+0x68748>
   797c8:	ldr	r3, [r4, #16]
   797cc:	ldr	r2, [r3, r7, lsl #4]
   797d0:	mov	r0, r4
   797d4:	bl	185c8 <fputs@plt+0x7430>
   797d8:	cmp	r0, #0
   797dc:	moveq	r8, #0
   797e0:	beq	79820 <fputs@plt+0x68688>
   797e4:	add	r1, r0, #44	; 0x2c
   797e8:	ldr	r0, [r5, #4]
   797ec:	bl	14ec0 <fputs@plt+0x3d28>
   797f0:	subs	r8, r0, #0
   797f4:	movne	r8, #0
   797f8:	bne	79820 <fputs@plt+0x68688>
   797fc:	ldr	r2, [pc, #252]	; 79900 <fputs@plt+0x68768>
   79800:	ldr	r1, [r5]
   79804:	mov	r0, r6
   79808:	bl	3e13c <fputs@plt+0x2cfa4>
   7980c:	b	79820 <fputs@plt+0x68688>
   79810:	mov	r2, #0
   79814:	ldr	r1, [r5]
   79818:	bl	3e13c <fputs@plt+0x2cfa4>
   7981c:	mov	r8, #1
   79820:	mov	r0, r8
   79824:	add	sp, sp, #20
   79828:	pop	{r4, r5, r6, r7, r8, r9, pc}
   7982c:	mov	r2, #0
   79830:	ldr	r1, [r5]
   79834:	bl	3e13c <fputs@plt+0x2cfa4>
   79838:	mov	r8, #0
   7983c:	b	79820 <fputs@plt+0x68688>
   79840:	strb	r7, [r4, #148]	; 0x94
   79844:	ldr	r0, [r5, #4]
   79848:	bl	15094 <fputs@plt+0x3efc>
   7984c:	str	r0, [r4, #144]	; 0x90
   79850:	mov	r7, #0
   79854:	strb	r7, [r4, #150]	; 0x96
   79858:	str	r7, [sp]
   7985c:	add	r3, sp, #12
   79860:	mvn	r2, #0
   79864:	ldr	r1, [r5, #8]
   79868:	mov	r0, r4
   7986c:	bl	79714 <fputs@plt+0x6857c>
   79870:	ldr	r3, [r4, #52]	; 0x34
   79874:	strb	r7, [r4, #148]	; 0x94
   79878:	cmp	r3, r7
   7987c:	beq	798c8 <fputs@plt+0x68730>
   79880:	ldrb	r2, [r4, #150]	; 0x96
   79884:	cmp	r2, r7
   79888:	bne	798c8 <fputs@plt+0x68730>
   7988c:	str	r3, [r6, #12]
   79890:	cmp	r3, #7
   79894:	beq	798d4 <fputs@plt+0x6873c>
   79898:	cmp	r3, #9
   7989c:	beq	798c8 <fputs@plt+0x68730>
   798a0:	uxtb	r3, r3
   798a4:	cmp	r3, #6
   798a8:	beq	798c8 <fputs@plt+0x68730>
   798ac:	ldr	r5, [r5]
   798b0:	mov	r0, r4
   798b4:	bl	50538 <fputs@plt+0x3f3a0>
   798b8:	mov	r2, r0
   798bc:	mov	r1, r5
   798c0:	mov	r0, r6
   798c4:	bl	3e13c <fputs@plt+0x2cfa4>
   798c8:	ldr	r0, [sp, #12]
   798cc:	bl	4f274 <fputs@plt+0x3e0dc>
   798d0:	b	79820 <fputs@plt+0x68688>
   798d4:	mov	r0, r4
   798d8:	bl	13af4 <fputs@plt+0x295c>
   798dc:	b	798c8 <fputs@plt+0x68730>
   798e0:	mov	r2, #0
   798e4:	mov	r0, r6
   798e8:	bl	3e13c <fputs@plt+0x2cfa4>
   798ec:	mov	r8, #0
   798f0:	b	79820 <fputs@plt+0x68688>
   798f4:	mov	r8, #0
   798f8:	b	79820 <fputs@plt+0x68688>
   798fc:	andeq	r7, r8, ip, lsl #31
   79900:	muleq	r8, r4, pc	; <UNPREDICTABLE>
   79904:	push	{lr}		; (str lr, [sp, #-4]!)
   79908:	sub	sp, sp, #20
   7990c:	ldr	ip, [sp, #24]
   79910:	str	ip, [sp, #8]
   79914:	str	r3, [sp, #4]
   79918:	mov	r3, #0
   7991c:	str	r3, [sp]
   79920:	mov	r3, #1
   79924:	bl	7965c <fputs@plt+0x684c4>
   79928:	add	sp, sp, #20
   7992c:	pop	{pc}		; (ldr pc, [sp], #4)
   79930:	push	{r4, r5, r6, r7, r8, r9, lr}
   79934:	sub	sp, sp, #28
   79938:	mov	r5, r0
   7993c:	mov	r4, r1
   79940:	mov	r6, r2
   79944:	mov	r9, r3
   79948:	ldr	r8, [sp, #56]	; 0x38
   7994c:	ldr	r7, [sp, #60]	; 0x3c
   79950:	mov	r3, #0
   79954:	str	r3, [sp, #20]
   79958:	str	r3, [r8]
   7995c:	bl	35128 <fputs@plt+0x23f90>
   79960:	cmp	r0, #0
   79964:	cmpne	r4, #0
   79968:	beq	79988 <fputs@plt+0x687f0>
   7996c:	cmp	r6, #0
   79970:	movlt	r2, r6
   79974:	blt	799bc <fputs@plt+0x68824>
   79978:	movle	r2, #0
   7997c:	ble	799bc <fputs@plt+0x68824>
   79980:	mov	r2, #0
   79984:	b	799a0 <fputs@plt+0x68808>
   79988:	ldr	r0, [pc, #248]	; 79a88 <fputs@plt+0x688f0>
   7998c:	bl	31a8c <fputs@plt+0x208f4>
   79990:	b	79a78 <fputs@plt+0x688e0>
   79994:	add	r2, r2, #2
   79998:	cmp	r6, r2
   7999c:	ble	799bc <fputs@plt+0x68824>
   799a0:	ldrb	r3, [r4, r2]
   799a4:	cmp	r3, #0
   799a8:	bne	79994 <fputs@plt+0x687fc>
   799ac:	add	r3, r4, r2
   799b0:	ldrb	r3, [r3, #1]
   799b4:	cmp	r3, #0
   799b8:	bne	79994 <fputs@plt+0x687fc>
   799bc:	mov	r3, #2
   799c0:	mov	r1, r4
   799c4:	mov	r0, r5
   799c8:	bl	2aabc <fputs@plt+0x19924>
   799cc:	subs	r6, r0, #0
   799d0:	moveq	r8, #0
   799d4:	beq	79a04 <fputs@plt+0x6886c>
   799d8:	add	r3, sp, #20
   799dc:	str	r3, [sp, #8]
   799e0:	str	r8, [sp, #4]
   799e4:	mov	r3, #0
   799e8:	str	r3, [sp]
   799ec:	mov	r3, r9
   799f0:	mvn	r2, #0
   799f4:	mov	r1, r6
   799f8:	mov	r0, r5
   799fc:	bl	7965c <fputs@plt+0x684c4>
   79a00:	mov	r8, r0
   79a04:	ldr	r1, [sp, #20]
   79a08:	cmp	r7, #0
   79a0c:	cmpne	r1, #0
   79a10:	beq	79a60 <fputs@plt+0x688c8>
   79a14:	sub	r1, r1, r6
   79a18:	mov	r0, r6
   79a1c:	bl	13cfc <fputs@plt+0x2b64>
   79a20:	cmp	r0, #0
   79a24:	ble	79a80 <fputs@plt+0x688e8>
   79a28:	mov	r1, r4
   79a2c:	mov	r2, #0
   79a30:	ldr	lr, [pc, #84]	; 79a8c <fputs@plt+0x688f4>
   79a34:	ldrb	r3, [r1]
   79a38:	ldrb	ip, [r1, #1]
   79a3c:	add	r3, r3, ip, lsl #8
   79a40:	sub	r3, r3, #55296	; 0xd800
   79a44:	cmp	r3, lr
   79a48:	addhi	r1, r1, #2
   79a4c:	addls	r1, r1, #4
   79a50:	add	r2, r2, #1
   79a54:	cmp	r0, r2
   79a58:	bne	79a34 <fputs@plt+0x6889c>
   79a5c:	str	r1, [r7]
   79a60:	mov	r1, r6
   79a64:	mov	r0, r5
   79a68:	bl	1fc00 <fputs@plt+0xea68>
   79a6c:	mov	r1, r8
   79a70:	mov	r0, r5
   79a74:	bl	21a90 <fputs@plt+0x108f8>
   79a78:	add	sp, sp, #28
   79a7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   79a80:	mov	r1, r4
   79a84:	b	79a5c <fputs@plt+0x688c4>
   79a88:	andeq	sl, r1, r8, asr pc
   79a8c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   79a90:	push	{lr}		; (str lr, [sp, #-4]!)
   79a94:	sub	sp, sp, #12
   79a98:	ldr	ip, [sp, #16]
   79a9c:	str	ip, [sp, #4]
   79aa0:	str	r3, [sp]
   79aa4:	mov	r3, #0
   79aa8:	bl	79930 <fputs@plt+0x68798>
   79aac:	add	sp, sp, #12
   79ab0:	pop	{pc}		; (ldr pc, [sp], #4)
   79ab4:	push	{lr}		; (str lr, [sp, #-4]!)
   79ab8:	sub	sp, sp, #12
   79abc:	ldr	ip, [sp, #16]
   79ac0:	str	ip, [sp, #4]
   79ac4:	str	r3, [sp]
   79ac8:	mov	r3, #1
   79acc:	bl	79930 <fputs@plt+0x68798>
   79ad0:	add	sp, sp, #12
   79ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   79ad8:	push	{r1, r2, r3}
   79adc:	push	{r4, r5, r6, r7, r8, lr}
   79ae0:	sub	sp, sp, #116	; 0x74
   79ae4:	mov	r3, #0
   79ae8:	str	r3, [sp, #104]	; 0x68
   79aec:	ldr	r3, [r0, #68]	; 0x44
   79af0:	cmp	r3, #0
   79af4:	beq	79b08 <fputs@plt+0x68970>
   79af8:	add	sp, sp, #116	; 0x74
   79afc:	pop	{r4, r5, r6, r7, r8, lr}
   79b00:	add	sp, sp, #12
   79b04:	bx	lr
   79b08:	mov	r4, r0
   79b0c:	ldr	r5, [r0]
   79b10:	add	r2, sp, #144	; 0x90
   79b14:	str	r2, [sp, #108]	; 0x6c
   79b18:	ldr	r1, [sp, #140]	; 0x8c
   79b1c:	mov	r0, r5
   79b20:	bl	35198 <fputs@plt+0x24000>
   79b24:	subs	r8, r0, #0
   79b28:	beq	79af8 <fputs@plt+0x68960>
   79b2c:	ldrb	r3, [r4, #18]
   79b30:	add	r3, r3, #1
   79b34:	strb	r3, [r4, #18]
   79b38:	add	r6, r4, #444	; 0x1bc
   79b3c:	mov	r7, #100	; 0x64
   79b40:	mov	r2, r7
   79b44:	mov	r1, r6
   79b48:	add	r0, sp, #4
   79b4c:	bl	11000 <memcpy@plt>
   79b50:	mov	r2, r7
   79b54:	mov	r1, #0
   79b58:	mov	r0, r6
   79b5c:	bl	10f64 <memset@plt>
   79b60:	add	r2, sp, #104	; 0x68
   79b64:	mov	r1, r8
   79b68:	mov	r0, r4
   79b6c:	bl	78e10 <fputs@plt+0x67c78>
   79b70:	ldr	r1, [sp, #104]	; 0x68
   79b74:	mov	r0, r5
   79b78:	bl	1fc00 <fputs@plt+0xea68>
   79b7c:	mov	r1, r8
   79b80:	mov	r0, r5
   79b84:	bl	1fc00 <fputs@plt+0xea68>
   79b88:	mov	r2, r7
   79b8c:	add	r1, sp, #4
   79b90:	mov	r0, r6
   79b94:	bl	11000 <memcpy@plt>
   79b98:	ldrb	r3, [r4, #18]
   79b9c:	sub	r3, r3, #1
   79ba0:	strb	r3, [r4, #18]
   79ba4:	b	79af8 <fputs@plt+0x68960>
   79ba8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79bac:	sub	sp, sp, #36	; 0x24
   79bb0:	mov	r5, r0
   79bb4:	mov	fp, r2
   79bb8:	mov	sl, r3
   79bbc:	ldr	r3, [r0]
   79bc0:	ldr	r3, [r3, #16]
   79bc4:	ldr	r6, [r3, r1, lsl #4]
   79bc8:	mov	r4, #1
   79bcc:	ldr	r8, [pc, #104]	; 79c3c <fputs@plt+0x68aa4>
   79bd0:	mov	r7, #24
   79bd4:	ldr	r9, [pc, #100]	; 79c40 <fputs@plt+0x68aa8>
   79bd8:	b	79be8 <fputs@plt+0x68a50>
   79bdc:	add	r4, r4, #1
   79be0:	cmp	r4, #5
   79be4:	beq	79c34 <fputs@plt+0x68a9c>
   79be8:	mov	r3, r4
   79bec:	mov	r2, r8
   79bf0:	add	r1, sp, #8
   79bf4:	mov	r0, r7
   79bf8:	bl	2e934 <fputs@plt+0x1d79c>
   79bfc:	mov	r2, r6
   79c00:	add	r1, sp, #8
   79c04:	ldr	r0, [r5]
   79c08:	bl	18534 <fputs@plt+0x739c>
   79c0c:	cmp	r0, #0
   79c10:	beq	79bdc <fputs@plt+0x68a44>
   79c14:	str	sl, [sp, #4]
   79c18:	str	fp, [sp]
   79c1c:	add	r3, sp, #8
   79c20:	mov	r2, r6
   79c24:	mov	r1, r9
   79c28:	mov	r0, r5
   79c2c:	bl	79ad8 <fputs@plt+0x68940>
   79c30:	b	79bdc <fputs@plt+0x68a44>
   79c34:	add	sp, sp, #36	; 0x24
   79c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79c3c:	andeq	r7, r8, r8, lsr #31
   79c40:			; <UNDEFINED> instruction: 0x00087fb8
   79c44:	push	{r4, r5, r6, r7, r8, r9, lr}
   79c48:	sub	sp, sp, #20
   79c4c:	mov	r6, r0
   79c50:	mov	r4, r1
   79c54:	ldr	r7, [r0]
   79c58:	ldr	r1, [r1, #20]
   79c5c:	mov	r0, r7
   79c60:	bl	19604 <fputs@plt+0x846c>
   79c64:	mov	r5, r0
   79c68:	ldr	r0, [r4, #24]
   79c6c:	ldr	r1, [r4, #4]
   79c70:	add	r0, r0, #8
   79c74:	bl	1549c <fputs@plt+0x4304>
   79c78:	ldr	r3, [r7, #16]
   79c7c:	ldr	r8, [r3, r5, lsl #4]
   79c80:	ldr	r3, [pc, #192]	; 79d48 <fputs@plt+0x68bb0>
   79c84:	ldr	r2, [pc, #192]	; 79d4c <fputs@plt+0x68bb4>
   79c88:	cmp	r5, #1
   79c8c:	movne	r9, r2
   79c90:	moveq	r9, r3
   79c94:	ldr	r3, [r0]
   79c98:	str	r8, [sp]
   79c9c:	ldr	r2, [r4]
   79ca0:	cmp	r5, #1
   79ca4:	movne	r1, #16
   79ca8:	moveq	r1, #14
   79cac:	mov	r0, r6
   79cb0:	bl	3573c <fputs@plt+0x245a4>
   79cb4:	cmp	r0, #0
   79cb8:	beq	79cc4 <fputs@plt+0x68b2c>
   79cbc:	add	sp, sp, #20
   79cc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   79cc4:	str	r8, [sp]
   79cc8:	mov	r3, #0
   79ccc:	mov	r2, r9
   79cd0:	mov	r1, #9
   79cd4:	mov	r0, r6
   79cd8:	bl	3573c <fputs@plt+0x245a4>
   79cdc:	cmp	r0, #0
   79ce0:	bne	79cbc <fputs@plt+0x68b24>
   79ce4:	mov	r0, r6
   79ce8:	bl	2afc0 <fputs@plt+0x19e28>
   79cec:	subs	r8, r0, #0
   79cf0:	beq	79cbc <fputs@plt+0x68b24>
   79cf4:	ldr	r3, [r7, #16]
   79cf8:	ldr	r2, [r3, r5, lsl #4]
   79cfc:	ldr	r3, [r4]
   79d00:	str	r3, [sp]
   79d04:	mov	r3, r9
   79d08:	ldr	r1, [pc, #64]	; 79d50 <fputs@plt+0x68bb8>
   79d0c:	mov	r0, r6
   79d10:	bl	79ad8 <fputs@plt+0x68940>
   79d14:	mov	r1, r5
   79d18:	mov	r0, r6
   79d1c:	bl	2b77c <fputs@plt+0x1a5e4>
   79d20:	mov	r3, #0
   79d24:	str	r3, [sp, #8]
   79d28:	ldr	r2, [r4]
   79d2c:	str	r2, [sp, #4]
   79d30:	str	r3, [sp]
   79d34:	mov	r2, r5
   79d38:	mov	r1, #127	; 0x7f
   79d3c:	mov	r0, r8
   79d40:	bl	2b058 <fputs@plt+0x19ec0>
   79d44:	b	79cbc <fputs@plt+0x68b24>
   79d48:	andeq	r6, r8, ip, asr #13
   79d4c:	andeq	r6, r8, r0, ror #13
   79d50:	ldrdeq	r7, [r8], -r8
   79d54:	push	{r4, r5, r6, r7, r8, lr}
   79d58:	sub	sp, sp, #16
   79d5c:	mov	r4, r0
   79d60:	mov	r7, r1
   79d64:	mov	r6, r2
   79d68:	bl	2afc0 <fputs@plt+0x19e28>
   79d6c:	mov	r8, r0
   79d70:	mov	r0, r4
   79d74:	bl	183fc <fputs@plt+0x7264>
   79d78:	mov	r5, r0
   79d7c:	str	r6, [sp]
   79d80:	mov	r3, r0
   79d84:	mov	r2, r7
   79d88:	mov	r1, #118	; 0x76
   79d8c:	mov	r0, r8
   79d90:	bl	2af28 <fputs@plt+0x19d90>
   79d94:	mov	r0, r4
   79d98:	bl	18c38 <fputs@plt+0x7aa0>
   79d9c:	ldr	r3, [r4]
   79da0:	ldr	r3, [r3, #16]
   79da4:	ldr	r2, [r3, r6, lsl #4]
   79da8:	str	r5, [sp, #8]
   79dac:	str	r5, [sp, #4]
   79db0:	str	r7, [sp]
   79db4:	ldr	r3, [pc, #40]	; 79de4 <fputs@plt+0x68c4c>
   79db8:	ldr	r1, [pc, #40]	; 79de8 <fputs@plt+0x68c50>
   79dbc:	cmp	r6, #1
   79dc0:	moveq	r3, r1
   79dc4:	ldr	r1, [pc, #32]	; 79dec <fputs@plt+0x68c54>
   79dc8:	mov	r0, r4
   79dcc:	bl	79ad8 <fputs@plt+0x68940>
   79dd0:	mov	r1, r5
   79dd4:	mov	r0, r4
   79dd8:	bl	1842c <fputs@plt+0x7294>
   79ddc:	add	sp, sp, #16
   79de0:	pop	{r4, r5, r6, r7, r8, pc}
   79de4:	andeq	r6, r8, r0, ror #13
   79de8:	andeq	r6, r8, ip, asr #13
   79dec:	andeq	r8, r8, ip
   79df0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79df4:	sub	sp, sp, #36	; 0x24
   79df8:	mov	r6, r1
   79dfc:	mov	r8, r3
   79e00:	ldr	r4, [r0]
   79e04:	ldrb	r3, [r4, #69]	; 0x45
   79e08:	cmp	r3, #0
   79e0c:	beq	79e24 <fputs@plt+0x68c8c>
   79e10:	mov	r1, r6
   79e14:	mov	r0, r4
   79e18:	bl	23a04 <fputs@plt+0x1286c>
   79e1c:	add	sp, sp, #36	; 0x24
   79e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79e24:	mov	r5, r0
   79e28:	mov	r7, r2
   79e2c:	bl	694f4 <fputs@plt+0x5835c>
   79e30:	cmp	r0, #0
   79e34:	bne	79e10 <fputs@plt+0x68c78>
   79e38:	cmp	r8, #0
   79e3c:	beq	7a394 <fputs@plt+0x691fc>
   79e40:	ldrb	r3, [r4, #73]	; 0x49
   79e44:	add	r3, r3, #1
   79e48:	strb	r3, [r4, #73]	; 0x49
   79e4c:	add	r2, r6, #8
   79e50:	mov	r1, r7
   79e54:	mov	r0, r5
   79e58:	bl	69c4c <fputs@plt+0x58ab4>
   79e5c:	ldrb	r3, [r4, #73]	; 0x49
   79e60:	sub	r3, r3, #1
   79e64:	strb	r3, [r4, #73]	; 0x49
   79e68:	subs	r8, r0, #0
   79e6c:	beq	7a08c <fputs@plt+0x68ef4>
   79e70:	ldr	r1, [r8, #64]	; 0x40
   79e74:	mov	r0, r4
   79e78:	bl	19604 <fputs@plt+0x846c>
   79e7c:	mov	r9, r0
   79e80:	ldrb	r3, [r8, #42]	; 0x2a
   79e84:	tst	r3, #16
   79e88:	bne	7a09c <fputs@plt+0x68f04>
   79e8c:	ldr	r3, [pc, #1460]	; 7a448 <fputs@plt+0x692b0>
   79e90:	ldr	sl, [pc, #1460]	; 7a44c <fputs@plt+0x692b4>
   79e94:	cmp	r9, #1
   79e98:	movne	sl, r3
   79e9c:	lsl	r3, r9, #4
   79ea0:	str	r3, [sp, #16]
   79ea4:	ldr	r3, [r4, #16]
   79ea8:	ldr	fp, [r3, r9, lsl #4]
   79eac:	str	fp, [sp]
   79eb0:	mov	r3, #0
   79eb4:	mov	r2, sl
   79eb8:	mov	r1, #9
   79ebc:	mov	r0, r5
   79ec0:	bl	3573c <fputs@plt+0x245a4>
   79ec4:	cmp	r0, #0
   79ec8:	bne	79e10 <fputs@plt+0x68c78>
   79ecc:	cmp	r7, #0
   79ed0:	beq	7a0b4 <fputs@plt+0x68f1c>
   79ed4:	mov	r3, #0
   79ed8:	cmp	r9, #1
   79edc:	moveq	r1, #15
   79ee0:	movne	r1, #17
   79ee4:	ldr	r2, [r8]
   79ee8:	str	fp, [sp]
   79eec:	mov	r0, r5
   79ef0:	bl	3573c <fputs@plt+0x245a4>
   79ef4:	cmp	r0, #0
   79ef8:	bne	79e10 <fputs@plt+0x68c78>
   79efc:	ldr	r2, [r8]
   79f00:	str	fp, [sp]
   79f04:	mov	r3, #0
   79f08:	mov	r1, #9
   79f0c:	mov	r0, r5
   79f10:	bl	3573c <fputs@plt+0x245a4>
   79f14:	cmp	r0, #0
   79f18:	bne	79e10 <fputs@plt+0x68c78>
   79f1c:	ldr	fp, [r8]
   79f20:	mov	r2, #7
   79f24:	ldr	r1, [pc, #1316]	; 7a450 <fputs@plt+0x692b8>
   79f28:	mov	r0, fp
   79f2c:	bl	26fe0 <fputs@plt+0x15e48>
   79f30:	cmp	r0, #0
   79f34:	bne	79f50 <fputs@plt+0x68db8>
   79f38:	mov	r2, #11
   79f3c:	ldr	r1, [pc, #1296]	; 7a454 <fputs@plt+0x692bc>
   79f40:	mov	r0, fp
   79f44:	bl	26fe0 <fputs@plt+0x15e48>
   79f48:	cmp	r0, #0
   79f4c:	bne	7a0f0 <fputs@plt+0x68f58>
   79f50:	cmp	r7, #0
   79f54:	beq	7a118 <fputs@plt+0x68f80>
   79f58:	ldr	r3, [r8, #12]
   79f5c:	cmp	r3, #0
   79f60:	beq	7a104 <fputs@plt+0x68f6c>
   79f64:	mov	r0, r5
   79f68:	bl	2afc0 <fputs@plt+0x19e28>
   79f6c:	cmp	r0, #0
   79f70:	beq	79e10 <fputs@plt+0x68c78>
   79f74:	mov	r2, r9
   79f78:	mov	r1, #1
   79f7c:	mov	r0, r5
   79f80:	bl	52af4 <fputs@plt+0x4195c>
   79f84:	ldr	r3, [r8]
   79f88:	ldr	r2, [pc, #1224]	; 7a458 <fputs@plt+0x692c0>
   79f8c:	mov	r1, r9
   79f90:	mov	r0, r5
   79f94:	bl	79ba8 <fputs@plt+0x68a10>
   79f98:	ldr	fp, [r5]
   79f9c:	ldr	r3, [fp, #24]
   79fa0:	tst	r3, #524288	; 0x80000
   79fa4:	beq	79fc0 <fputs@plt+0x68e28>
   79fa8:	ldrb	r3, [r8, #42]	; 0x2a
   79fac:	tst	r3, #16
   79fb0:	bne	79fc0 <fputs@plt+0x68e28>
   79fb4:	ldr	r3, [r8, #12]
   79fb8:	cmp	r3, #0
   79fbc:	beq	7a138 <fputs@plt+0x68fa0>
   79fc0:	ldr	r3, [r5]
   79fc4:	str	r3, [sp, #20]
   79fc8:	ldr	r3, [r3, #16]
   79fcc:	str	r3, [sp, #28]
   79fd0:	mov	r0, r5
   79fd4:	bl	2afc0 <fputs@plt+0x19e28>
   79fd8:	str	r0, [sp, #24]
   79fdc:	mov	r2, r9
   79fe0:	mov	r1, #1
   79fe4:	mov	r0, r5
   79fe8:	bl	52af4 <fputs@plt+0x4195c>
   79fec:	ldrb	r3, [r8, #42]	; 0x2a
   79ff0:	tst	r3, #16
   79ff4:	bne	7a28c <fputs@plt+0x690f4>
   79ff8:	mov	r1, r8
   79ffc:	mov	r0, r5
   7a000:	bl	197d0 <fputs@plt+0x8638>
   7a004:	subs	fp, r0, #0
   7a008:	beq	7a024 <fputs@plt+0x68e8c>
   7a00c:	mov	r1, fp
   7a010:	mov	r0, r5
   7a014:	bl	79c44 <fputs@plt+0x68aac>
   7a018:	ldr	fp, [fp, #32]
   7a01c:	cmp	fp, #0
   7a020:	bne	7a00c <fputs@plt+0x68e74>
   7a024:	ldrb	r3, [r8, #42]	; 0x2a
   7a028:	tst	r3, #8
   7a02c:	bne	7a29c <fputs@plt+0x69104>
   7a030:	ldr	r3, [sp, #28]
   7a034:	ldr	r2, [r3, r9, lsl #4]
   7a038:	ldr	r3, [r8]
   7a03c:	str	r3, [sp]
   7a040:	mov	r3, sl
   7a044:	ldr	r1, [pc, #1040]	; 7a45c <fputs@plt+0x692c4>
   7a048:	mov	r0, r5
   7a04c:	bl	79ad8 <fputs@plt+0x68940>
   7a050:	cmp	r7, #0
   7a054:	bne	7a2cc <fputs@plt+0x69134>
   7a058:	ldrb	r3, [r8, #42]	; 0x2a
   7a05c:	tst	r3, #16
   7a060:	beq	7a2b8 <fputs@plt+0x69120>
   7a064:	mov	r3, #0
   7a068:	str	r3, [sp, #8]
   7a06c:	ldr	r2, [r8]
   7a070:	str	r2, [sp, #4]
   7a074:	str	r3, [sp]
   7a078:	mov	r2, r9
   7a07c:	mov	r1, #151	; 0x97
   7a080:	ldr	r0, [sp, #24]
   7a084:	bl	2b058 <fputs@plt+0x19ec0>
   7a088:	b	7a2d8 <fputs@plt+0x69140>
   7a08c:	ldr	r1, [r6, #12]
   7a090:	mov	r0, r5
   7a094:	bl	52b34 <fputs@plt+0x4199c>
   7a098:	b	79e10 <fputs@plt+0x68c78>
   7a09c:	mov	r1, r8
   7a0a0:	mov	r0, r5
   7a0a4:	bl	4f8c4 <fputs@plt+0x3e72c>
   7a0a8:	cmp	r0, #0
   7a0ac:	beq	79e8c <fputs@plt+0x68cf4>
   7a0b0:	b	79e10 <fputs@plt+0x68c78>
   7a0b4:	ldrb	r3, [r8, #42]	; 0x2a
   7a0b8:	tst	r3, #16
   7a0bc:	bne	7a0d4 <fputs@plt+0x68f3c>
   7a0c0:	mov	r3, #0
   7a0c4:	cmp	r9, #1
   7a0c8:	moveq	r1, #13
   7a0cc:	movne	r1, #11
   7a0d0:	b	79ee4 <fputs@plt+0x68d4c>
   7a0d4:	mov	r1, r8
   7a0d8:	mov	r0, r4
   7a0dc:	bl	19990 <fputs@plt+0x87f8>
   7a0e0:	ldr	r3, [r0, #4]
   7a0e4:	ldr	r3, [r3, #4]
   7a0e8:	mov	r1, #30
   7a0ec:	b	79ee4 <fputs@plt+0x68d4c>
   7a0f0:	mov	r2, fp
   7a0f4:	ldr	r1, [pc, #868]	; 7a460 <fputs@plt+0x692c8>
   7a0f8:	mov	r0, r5
   7a0fc:	bl	35674 <fputs@plt+0x244dc>
   7a100:	b	79e10 <fputs@plt+0x68c78>
   7a104:	mov	r2, fp
   7a108:	ldr	r1, [pc, #852]	; 7a464 <fputs@plt+0x692cc>
   7a10c:	mov	r0, r5
   7a110:	bl	35674 <fputs@plt+0x244dc>
   7a114:	b	79e10 <fputs@plt+0x68c78>
   7a118:	ldr	r3, [r8, #12]
   7a11c:	cmp	r3, #0
   7a120:	beq	79f64 <fputs@plt+0x68dcc>
   7a124:	mov	r2, fp
   7a128:	ldr	r1, [pc, #824]	; 7a468 <fputs@plt+0x692d0>
   7a12c:	mov	r0, r5
   7a130:	bl	35674 <fputs@plt+0x244dc>
   7a134:	b	79e10 <fputs@plt+0x68c78>
   7a138:	mov	r0, r5
   7a13c:	bl	2afc0 <fputs@plt+0x19e28>
   7a140:	str	r0, [sp, #20]
   7a144:	mov	r0, r8
   7a148:	bl	19150 <fputs@plt+0x7fb8>
   7a14c:	cmp	r0, #0
   7a150:	beq	7a1ec <fputs@plt+0x69054>
   7a154:	mov	r3, #1
   7a158:	strb	r3, [r5, #442]	; 0x1ba
   7a15c:	mov	r2, #0
   7a160:	mov	r1, r6
   7a164:	mov	r0, fp
   7a168:	bl	208d8 <fputs@plt+0xf740>
   7a16c:	mov	r2, #0
   7a170:	mov	r1, r0
   7a174:	mov	r0, r5
   7a178:	bl	6dbcc <fputs@plt+0x5ca34>
   7a17c:	mov	r3, #0
   7a180:	strb	r3, [r5, #442]	; 0x1ba
   7a184:	ldr	r3, [fp, #24]
   7a188:	ands	r3, r3, #16777216	; 0x1000000
   7a18c:	str	r3, [sp, #24]
   7a190:	bne	79fc0 <fputs@plt+0x68e28>
   7a194:	ldr	r0, [sp, #20]
   7a198:	ldr	r3, [r0, #32]
   7a19c:	add	r3, r3, #2
   7a1a0:	mov	r2, #0
   7a1a4:	mov	r1, #136	; 0x88
   7a1a8:	bl	2b55c <fputs@plt+0x1a3c4>
   7a1ac:	mov	r3, #4
   7a1b0:	str	r3, [sp, #4]
   7a1b4:	mvn	r3, #1
   7a1b8:	str	r3, [sp]
   7a1bc:	mov	r3, #0
   7a1c0:	mov	r2, #2
   7a1c4:	ldr	r1, [pc, #672]	; 7a46c <fputs@plt+0x692d4>
   7a1c8:	mov	r0, r5
   7a1cc:	bl	2b1ac <fputs@plt+0x1a014>
   7a1d0:	ldr	r3, [sp, #24]
   7a1d4:	cmp	r3, #0
   7a1d8:	beq	79fc0 <fputs@plt+0x68e28>
   7a1dc:	mov	r1, r3
   7a1e0:	ldr	r0, [sp, #20]
   7a1e4:	bl	1712c <fputs@plt+0x5f94>
   7a1e8:	b	79fc0 <fputs@plt+0x68e28>
   7a1ec:	ldr	r3, [r8, #16]
   7a1f0:	cmp	r3, #0
   7a1f4:	beq	79fc0 <fputs@plt+0x68e28>
   7a1f8:	ldrb	r2, [r3, #24]
   7a1fc:	cmp	r2, #0
   7a200:	bne	7a210 <fputs@plt+0x69078>
   7a204:	ldr	r2, [fp, #24]
   7a208:	tst	r2, #16777216	; 0x1000000
   7a20c:	beq	7a27c <fputs@plt+0x690e4>
   7a210:	ldr	r0, [sp, #20]
   7a214:	bl	2ae08 <fputs@plt+0x19c70>
   7a218:	mov	r3, r0
   7a21c:	str	r0, [sp, #24]
   7a220:	mov	r2, #1
   7a224:	mov	r1, #136	; 0x88
   7a228:	ldr	r0, [sp, #20]
   7a22c:	bl	2b55c <fputs@plt+0x1a3c4>
   7a230:	mov	r3, #1
   7a234:	strb	r3, [r5, #442]	; 0x1ba
   7a238:	mov	r2, #0
   7a23c:	mov	r1, r6
   7a240:	mov	r0, fp
   7a244:	bl	208d8 <fputs@plt+0xf740>
   7a248:	mov	r2, #0
   7a24c:	mov	r1, r0
   7a250:	mov	r0, r5
   7a254:	bl	6dbcc <fputs@plt+0x5ca34>
   7a258:	mov	r3, #0
   7a25c:	strb	r3, [r5, #442]	; 0x1ba
   7a260:	ldr	r3, [fp, #24]
   7a264:	tst	r3, #16777216	; 0x1000000
   7a268:	bne	7a1d0 <fputs@plt+0x69038>
   7a26c:	b	7a194 <fputs@plt+0x68ffc>
   7a270:	ldrb	r2, [r3, #24]
   7a274:	cmp	r2, #0
   7a278:	bne	7a210 <fputs@plt+0x69078>
   7a27c:	ldr	r3, [r3, #4]
   7a280:	cmp	r3, #0
   7a284:	bne	7a270 <fputs@plt+0x690d8>
   7a288:	b	79fc0 <fputs@plt+0x68e28>
   7a28c:	mov	r1, #149	; 0x95
   7a290:	ldr	r0, [sp, #24]
   7a294:	bl	2afa0 <fputs@plt+0x19e08>
   7a298:	b	79ff8 <fputs@plt+0x68e60>
   7a29c:	ldr	r3, [r8]
   7a2a0:	ldr	r2, [sp, #28]
   7a2a4:	ldr	r2, [r2, r9, lsl #4]
   7a2a8:	ldr	r1, [pc, #448]	; 7a470 <fputs@plt+0x692d8>
   7a2ac:	mov	r0, r5
   7a2b0:	bl	79ad8 <fputs@plt+0x68940>
   7a2b4:	b	7a030 <fputs@plt+0x68e98>
   7a2b8:	ldr	fp, [r8, #28]
   7a2bc:	mov	ip, r7
   7a2c0:	b	7a418 <fputs@plt+0x69280>
   7a2c4:	mov	sl, fp
   7a2c8:	b	7a3f0 <fputs@plt+0x69258>
   7a2cc:	ldrb	r3, [r8, #42]	; 0x2a
   7a2d0:	tst	r3, #16
   7a2d4:	bne	7a064 <fputs@plt+0x68ecc>
   7a2d8:	mov	r3, #0
   7a2dc:	str	r3, [sp, #8]
   7a2e0:	ldr	r2, [r8]
   7a2e4:	str	r2, [sp, #4]
   7a2e8:	str	r3, [sp]
   7a2ec:	mov	r2, r9
   7a2f0:	mov	r1, #125	; 0x7d
   7a2f4:	ldr	r0, [sp, #24]
   7a2f8:	bl	2b058 <fputs@plt+0x19ec0>
   7a2fc:	mov	r1, r9
   7a300:	mov	r0, r5
   7a304:	bl	2b77c <fputs@plt+0x1a5e4>
   7a308:	ldr	r3, [sp, #20]
   7a30c:	ldr	r3, [r3, #16]
   7a310:	ldr	r2, [sp, #16]
   7a314:	add	r3, r3, r2
   7a318:	ldr	r3, [r3, #12]
   7a31c:	ldrh	r2, [r3, #78]	; 0x4e
   7a320:	tst	r2, #2
   7a324:	beq	79e10 <fputs@plt+0x68c78>
   7a328:	ldr	r5, [r3, #16]
   7a32c:	cmp	r5, #0
   7a330:	beq	7a370 <fputs@plt+0x691d8>
   7a334:	mov	r8, #0
   7a338:	b	7a348 <fputs@plt+0x691b0>
   7a33c:	ldr	r5, [r5]
   7a340:	cmp	r5, #0
   7a344:	beq	7a370 <fputs@plt+0x691d8>
   7a348:	ldr	r7, [r5, #8]
   7a34c:	ldr	r3, [r7, #12]
   7a350:	cmp	r3, #0
   7a354:	beq	7a33c <fputs@plt+0x691a4>
   7a358:	mov	r1, r7
   7a35c:	ldr	r0, [sp, #20]
   7a360:	bl	23d54 <fputs@plt+0x12bbc>
   7a364:	str	r8, [r7, #4]
   7a368:	strh	r8, [r7, #34]	; 0x22
   7a36c:	b	7a33c <fputs@plt+0x691a4>
   7a370:	ldr	r3, [sp, #20]
   7a374:	ldr	r3, [r3, #16]
   7a378:	ldr	r2, [sp, #16]
   7a37c:	add	r3, r3, r2
   7a380:	ldr	r2, [r3, #12]
   7a384:	ldrh	r3, [r2, #78]	; 0x4e
   7a388:	bic	r3, r3, #2
   7a38c:	strh	r3, [r2, #78]	; 0x4e
   7a390:	b	79e10 <fputs@plt+0x68c78>
   7a394:	add	r2, r6, #8
   7a398:	mov	r1, r7
   7a39c:	mov	r0, r5
   7a3a0:	bl	69c4c <fputs@plt+0x58ab4>
   7a3a4:	subs	r8, r0, #0
   7a3a8:	bne	79e70 <fputs@plt+0x68cd8>
   7a3ac:	b	79e10 <fputs@plt+0x68c78>
   7a3b0:	ldr	r3, [r8, #8]
   7a3b4:	cmp	r3, #0
   7a3b8:	beq	7a2cc <fputs@plt+0x69134>
   7a3bc:	mov	sl, r7
   7a3c0:	ldr	r2, [r3, #44]	; 0x2c
   7a3c4:	cmp	ip, r2
   7a3c8:	movle	r1, r0
   7a3cc:	orrgt	r1, r0, #1
   7a3d0:	cmp	r2, sl
   7a3d4:	movle	r1, #0
   7a3d8:	andgt	r1, r1, #1
   7a3dc:	cmp	r1, #0
   7a3e0:	movne	sl, r2
   7a3e4:	ldr	r3, [r3, #20]
   7a3e8:	cmp	r3, #0
   7a3ec:	bne	7a3c0 <fputs@plt+0x69228>
   7a3f0:	cmp	sl, #0
   7a3f4:	beq	7a2cc <fputs@plt+0x69134>
   7a3f8:	ldr	r1, [r8, #64]	; 0x40
   7a3fc:	ldr	r0, [r5]
   7a400:	bl	19604 <fputs@plt+0x846c>
   7a404:	mov	r2, r0
   7a408:	mov	r1, sl
   7a40c:	mov	r0, r5
   7a410:	bl	79d54 <fputs@plt+0x68bbc>
   7a414:	mov	ip, sl
   7a418:	clz	r0, ip
   7a41c:	lsr	r0, r0, #5
   7a420:	cmp	fp, ip
   7a424:	movge	r3, r0
   7a428:	orrlt	r3, r0, #1
   7a42c:	cmp	r3, #0
   7a430:	beq	7a3b0 <fputs@plt+0x69218>
   7a434:	ldr	r3, [r8, #8]
   7a438:	cmp	r3, #0
   7a43c:	beq	7a2c4 <fputs@plt+0x6912c>
   7a440:	mov	sl, fp
   7a444:	b	7a3c0 <fputs@plt+0x69228>
   7a448:	andeq	r6, r8, r0, ror #13
   7a44c:	andeq	r6, r8, ip, asr #13
   7a450:	andeq	r5, r8, r4, lsl #5
   7a454:	andeq	r8, r8, r4, asr #32
   7a458:	strheq	r8, [r8], -r0
   7a45c:	andeq	r8, r8, r4, ror #1
   7a460:	andeq	r8, r8, r0, asr r0
   7a464:	andeq	r8, r8, ip, rrx
   7a468:	muleq	r8, r0, r0
   7a46c:	andeq	r0, r0, r3, lsl r3
   7a470:	strheq	r8, [r8], -r4
   7a474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a478:	sub	sp, sp, #108	; 0x6c
   7a47c:	mov	r6, r3
   7a480:	str	r3, [sp, #20]
   7a484:	ldr	sl, [r0]
   7a488:	mov	r3, #0
   7a48c:	str	r3, [sp, #76]	; 0x4c
   7a490:	str	r3, [sp, #72]	; 0x48
   7a494:	ldrb	r3, [sl, #69]	; 0x45
   7a498:	cmp	r3, #0
   7a49c:	bne	7b24c <fputs@plt+0x6a0b4>
   7a4a0:	mov	r9, r0
   7a4a4:	mov	r5, r1
   7a4a8:	mov	r4, r2
   7a4ac:	ldrb	r3, [r0, #454]	; 0x1c6
   7a4b0:	cmp	r3, #0
   7a4b4:	bne	7b25c <fputs@plt+0x6a0c4>
   7a4b8:	ldr	r3, [r0, #68]	; 0x44
   7a4bc:	cmp	r3, #0
   7a4c0:	bgt	7b26c <fputs@plt+0x6a0d4>
   7a4c4:	bl	694f4 <fputs@plt+0x5835c>
   7a4c8:	cmp	r0, #0
   7a4cc:	bne	7b27c <fputs@plt+0x6a0e4>
   7a4d0:	cmp	r6, #0
   7a4d4:	beq	7a744 <fputs@plt+0x695ac>
   7a4d8:	add	r3, sp, #76	; 0x4c
   7a4dc:	mov	r2, r4
   7a4e0:	mov	r1, r5
   7a4e4:	mov	r0, r9
   7a4e8:	bl	3588c <fputs@plt+0x246f4>
   7a4ec:	subs	r3, r0, #0
   7a4f0:	str	r3, [sp, #28]
   7a4f4:	blt	7b28c <fputs@plt+0x6a0f4>
   7a4f8:	ldrb	r3, [sl, #149]	; 0x95
   7a4fc:	cmp	r3, #0
   7a500:	beq	7a674 <fputs@plt+0x694dc>
   7a504:	ldr	r3, [sp, #76]	; 0x4c
   7a508:	str	r3, [sp]
   7a50c:	ldr	r3, [pc, #3608]	; 7b32c <fputs@plt+0x6a194>
   7a510:	ldr	r5, [sp, #28]
   7a514:	mov	r2, r5
   7a518:	mov	r1, r9
   7a51c:	add	r0, sp, #80	; 0x50
   7a520:	bl	184f0 <fputs@plt+0x7358>
   7a524:	ldr	r4, [sp, #20]
   7a528:	mov	r1, r4
   7a52c:	add	r0, sp, #80	; 0x50
   7a530:	bl	36528 <fputs@plt+0x25390>
   7a534:	add	r2, r4, #8
   7a538:	mov	r1, #0
   7a53c:	mov	r0, r9
   7a540:	bl	69c4c <fputs@plt+0x58ab4>
   7a544:	subs	r8, r0, #0
   7a548:	beq	7b29c <fputs@plt+0x6a104>
   7a54c:	cmp	r5, #1
   7a550:	beq	7a700 <fputs@plt+0x69568>
   7a554:	ldrb	r3, [r8, #42]	; 0x2a
   7a558:	tst	r3, #32
   7a55c:	moveq	fp, #0
   7a560:	bne	7a734 <fputs@plt+0x6959c>
   7a564:	ldr	r3, [sp, #28]
   7a568:	lsl	r3, r3, #4
   7a56c:	str	r3, [sp, #36]	; 0x24
   7a570:	ldr	r4, [sl, #16]
   7a574:	add	r3, r4, r3
   7a578:	str	r3, [sp, #32]
   7a57c:	ldr	r5, [r8]
   7a580:	mov	r2, #7
   7a584:	ldr	r1, [pc, #3492]	; 7b330 <fputs@plt+0x6a198>
   7a588:	mov	r0, r5
   7a58c:	bl	26fe0 <fputs@plt+0x15e48>
   7a590:	cmp	r0, #0
   7a594:	bne	7a5bc <fputs@plt+0x69424>
   7a598:	ldrb	r3, [sl, #149]	; 0x95
   7a59c:	cmp	r3, #0
   7a5a0:	bne	7a5bc <fputs@plt+0x69424>
   7a5a4:	mov	r2, #9
   7a5a8:	ldr	r1, [pc, #3460]	; 7b334 <fputs@plt+0x6a19c>
   7a5ac:	add	r0, r5, #7
   7a5b0:	bl	26fe0 <fputs@plt+0x15e48>
   7a5b4:	cmp	r0, #0
   7a5b8:	bne	7a768 <fputs@plt+0x695d0>
   7a5bc:	ldr	r3, [r8, #12]
   7a5c0:	cmp	r3, #0
   7a5c4:	bne	7a788 <fputs@plt+0x695f0>
   7a5c8:	ldrb	r3, [r8, #42]	; 0x2a
   7a5cc:	tst	r3, #16
   7a5d0:	bne	7a7a4 <fputs@plt+0x6960c>
   7a5d4:	ldr	r1, [sp, #76]	; 0x4c
   7a5d8:	cmp	r1, #0
   7a5dc:	beq	7a7ec <fputs@plt+0x69654>
   7a5e0:	mov	r0, sl
   7a5e4:	bl	1cfc0 <fputs@plt+0xbe28>
   7a5e8:	subs	r3, r0, #0
   7a5ec:	mov	r5, r3
   7a5f0:	str	r3, [sp, #24]
   7a5f4:	beq	7b2bc <fputs@plt+0x6a124>
   7a5f8:	mov	r1, r3
   7a5fc:	mov	r0, r9
   7a600:	bl	3592c <fputs@plt+0x24794>
   7a604:	cmp	r0, #0
   7a608:	bne	7b2c4 <fputs@plt+0x6a12c>
   7a60c:	ldrb	r3, [sl, #149]	; 0x95
   7a610:	cmp	r3, #0
   7a614:	bne	7a630 <fputs@plt+0x69498>
   7a618:	mov	r2, #0
   7a61c:	mov	r1, r5
   7a620:	mov	r0, sl
   7a624:	bl	18534 <fputs@plt+0x739c>
   7a628:	cmp	r0, #0
   7a62c:	bne	7a7c0 <fputs@plt+0x69628>
   7a630:	ldr	r3, [sp, #36]	; 0x24
   7a634:	ldr	r2, [r4, r3]
   7a638:	ldr	r5, [sp, #24]
   7a63c:	mov	r1, r5
   7a640:	mov	r0, sl
   7a644:	bl	185c8 <fputs@plt+0x7430>
   7a648:	cmp	r0, #0
   7a64c:	beq	7a828 <fputs@plt+0x69690>
   7a650:	ldr	r3, [sp, #164]	; 0xa4
   7a654:	cmp	r3, #0
   7a658:	bne	7a7d8 <fputs@plt+0x69640>
   7a65c:	mov	r2, r5
   7a660:	ldr	r1, [pc, #3280]	; 7b338 <fputs@plt+0x6a1a0>
   7a664:	mov	r0, r9
   7a668:	bl	35674 <fputs@plt+0x244dc>
   7a66c:	mov	fp, #0
   7a670:	b	7b1ec <fputs@plt+0x6a054>
   7a674:	ldr	r1, [sp, #20]
   7a678:	mov	r0, r9
   7a67c:	bl	6acac <fputs@plt+0x59b14>
   7a680:	ldr	r3, [r4, #4]
   7a684:	mov	r2, r0
   7a688:	clz	r1, r3
   7a68c:	lsr	r1, r1, #5
   7a690:	cmp	r0, #0
   7a694:	moveq	r1, #0
   7a698:	cmp	r1, #0
   7a69c:	beq	7a504 <fputs@plt+0x6936c>
   7a6a0:	ldr	r3, [sl, #16]
   7a6a4:	ldr	r2, [r2, #64]	; 0x40
   7a6a8:	ldr	r3, [r3, #28]
   7a6ac:	cmp	r2, r3
   7a6b0:	bne	7a504 <fputs@plt+0x6936c>
   7a6b4:	ldr	r3, [sp, #76]	; 0x4c
   7a6b8:	str	r3, [sp]
   7a6bc:	ldr	r3, [pc, #3176]	; 7b32c <fputs@plt+0x6a194>
   7a6c0:	mov	r2, #1
   7a6c4:	mov	r1, r9
   7a6c8:	add	r0, sp, #80	; 0x50
   7a6cc:	bl	184f0 <fputs@plt+0x7358>
   7a6d0:	ldr	r4, [sp, #20]
   7a6d4:	mov	r1, r4
   7a6d8:	add	r0, sp, #80	; 0x50
   7a6dc:	bl	36528 <fputs@plt+0x25390>
   7a6e0:	add	r2, r4, #8
   7a6e4:	mov	r1, #0
   7a6e8:	mov	r0, r9
   7a6ec:	bl	69c4c <fputs@plt+0x58ab4>
   7a6f0:	subs	r8, r0, #0
   7a6f4:	beq	7b2dc <fputs@plt+0x6a144>
   7a6f8:	mov	r3, #1
   7a6fc:	str	r3, [sp, #28]
   7a700:	ldr	r3, [sl, #16]
   7a704:	ldr	r2, [r3, #28]
   7a708:	ldr	r3, [r8, #64]	; 0x40
   7a70c:	cmp	r2, r3
   7a710:	beq	7a554 <fputs@plt+0x693bc>
   7a714:	ldr	r2, [r8]
   7a718:	ldr	r1, [pc, #3100]	; 7b33c <fputs@plt+0x6a1a4>
   7a71c:	mov	r0, r9
   7a720:	bl	35674 <fputs@plt+0x244dc>
   7a724:	mov	r3, #0
   7a728:	str	r3, [sp, #24]
   7a72c:	mov	fp, r3
   7a730:	b	7b1ec <fputs@plt+0x6a054>
   7a734:	mov	r0, r8
   7a738:	bl	186b8 <fputs@plt+0x7520>
   7a73c:	mov	fp, r0
   7a740:	b	7a564 <fputs@plt+0x693cc>
   7a744:	ldr	r8, [r9, #488]	; 0x1e8
   7a748:	cmp	r8, #0
   7a74c:	beq	7b2ac <fputs@plt+0x6a114>
   7a750:	ldr	r1, [r8, #64]	; 0x40
   7a754:	mov	r0, sl
   7a758:	bl	19604 <fputs@plt+0x846c>
   7a75c:	str	r0, [sp, #28]
   7a760:	mov	fp, #0
   7a764:	b	7a564 <fputs@plt+0x693cc>
   7a768:	mov	r2, r5
   7a76c:	ldr	r1, [pc, #3020]	; 7b340 <fputs@plt+0x6a1a8>
   7a770:	mov	r0, r9
   7a774:	bl	35674 <fputs@plt+0x244dc>
   7a778:	mov	r3, #0
   7a77c:	str	r3, [sp, #24]
   7a780:	mov	fp, r3
   7a784:	b	7b1ec <fputs@plt+0x6a054>
   7a788:	ldr	r1, [pc, #2996]	; 7b344 <fputs@plt+0x6a1ac>
   7a78c:	mov	r0, r9
   7a790:	bl	35674 <fputs@plt+0x244dc>
   7a794:	mov	r3, #0
   7a798:	str	r3, [sp, #24]
   7a79c:	mov	fp, r3
   7a7a0:	b	7b1ec <fputs@plt+0x6a054>
   7a7a4:	ldr	r1, [pc, #2972]	; 7b348 <fputs@plt+0x6a1b0>
   7a7a8:	mov	r0, r9
   7a7ac:	bl	35674 <fputs@plt+0x244dc>
   7a7b0:	mov	r3, #0
   7a7b4:	str	r3, [sp, #24]
   7a7b8:	mov	fp, r3
   7a7bc:	b	7b1ec <fputs@plt+0x6a054>
   7a7c0:	ldr	r2, [sp, #24]
   7a7c4:	ldr	r1, [pc, #2944]	; 7b34c <fputs@plt+0x6a1b4>
   7a7c8:	mov	r0, r9
   7a7cc:	bl	35674 <fputs@plt+0x244dc>
   7a7d0:	mov	fp, #0
   7a7d4:	b	7b1ec <fputs@plt+0x6a054>
   7a7d8:	ldr	r1, [sp, #28]
   7a7dc:	mov	r0, r9
   7a7e0:	bl	52a98 <fputs@plt+0x41900>
   7a7e4:	mov	fp, #0
   7a7e8:	b	7b1ec <fputs@plt+0x6a054>
   7a7ec:	ldr	r2, [r8, #8]
   7a7f0:	cmp	r2, #0
   7a7f4:	beq	7a8dc <fputs@plt+0x69744>
   7a7f8:	mov	r3, #1
   7a7fc:	ldr	r2, [r2, #20]
   7a800:	add	r3, r3, #1
   7a804:	cmp	r2, #0
   7a808:	bne	7a7fc <fputs@plt+0x69664>
   7a80c:	mov	r2, r5
   7a810:	ldr	r1, [pc, #2872]	; 7b350 <fputs@plt+0x6a1b8>
   7a814:	mov	r0, sl
   7a818:	bl	3db1c <fputs@plt+0x2c984>
   7a81c:	subs	r3, r0, #0
   7a820:	str	r3, [sp, #24]
   7a824:	beq	7b2cc <fputs@plt+0x6a134>
   7a828:	ldr	r3, [sp, #36]	; 0x24
   7a82c:	ldr	r4, [r4, r3]
   7a830:	ldr	r3, [sp, #28]
   7a834:	cmp	r3, #1
   7a838:	beq	7b2fc <fputs@plt+0x6a164>
   7a83c:	str	r4, [sp]
   7a840:	mov	r3, #0
   7a844:	ldr	r2, [pc, #2824]	; 7b354 <fputs@plt+0x6a1bc>
   7a848:	mov	r1, #18
   7a84c:	mov	r0, r9
   7a850:	bl	3573c <fputs@plt+0x245a4>
   7a854:	cmp	r0, #0
   7a858:	bne	7b2ec <fputs@plt+0x6a154>
   7a85c:	ldr	r3, [pc, #2800]	; 7b354 <fputs@plt+0x6a1bc>
   7a860:	str	r3, [sp, #48]	; 0x30
   7a864:	mov	r1, #1
   7a868:	ldr	r3, [r8]
   7a86c:	str	r4, [sp]
   7a870:	ldr	r2, [sp, #24]
   7a874:	mov	r0, r9
   7a878:	bl	3573c <fputs@plt+0x245a4>
   7a87c:	subs	r3, r0, #0
   7a880:	str	r3, [sp, #40]	; 0x28
   7a884:	bne	7b2d4 <fputs@plt+0x6a13c>
   7a888:	ldr	r3, [sp, #144]	; 0x90
   7a88c:	cmp	r3, #0
   7a890:	beq	7a8e4 <fputs@plt+0x6974c>
   7a894:	ldr	r3, [r9]
   7a898:	ldr	r2, [r3, #100]	; 0x64
   7a89c:	ldr	r3, [sp, #144]	; 0x90
   7a8a0:	ldr	r3, [r3]
   7a8a4:	cmp	r2, r3
   7a8a8:	blt	7a948 <fputs@plt+0x697b0>
   7a8ac:	ldr	r3, [sp, #144]	; 0x90
   7a8b0:	ldr	r3, [r3]
   7a8b4:	str	r3, [sp, #44]	; 0x2c
   7a8b8:	cmp	r3, #0
   7a8bc:	ble	7a98c <fputs@plt+0x697f4>
   7a8c0:	ldr	r2, [sp, #144]	; 0x90
   7a8c4:	ldr	r6, [r2, #4]
   7a8c8:	add	r5, r3, r3, lsl #2
   7a8cc:	lsl	r5, r5, #2
   7a8d0:	ldr	r7, [sp, #40]	; 0x28
   7a8d4:	mov	r4, #0
   7a8d8:	b	7a968 <fputs@plt+0x697d0>
   7a8dc:	mov	r3, #1
   7a8e0:	b	7a80c <fputs@plt+0x69674>
   7a8e4:	ldrsh	r3, [r8, #34]	; 0x22
   7a8e8:	sub	r3, r3, #-268435455	; 0xf0000001
   7a8ec:	ldr	r2, [r8, #4]
   7a8f0:	ldr	r0, [r2, r3, lsl #4]
   7a8f4:	str	r0, [sp, #64]	; 0x40
   7a8f8:	bl	1b3e0 <fputs@plt+0xa248>
   7a8fc:	str	r0, [sp, #68]	; 0x44
   7a900:	mov	r3, #0
   7a904:	add	r2, sp, #64	; 0x40
   7a908:	mov	r1, #27
   7a90c:	mov	r0, sl
   7a910:	bl	1d0e0 <fputs@plt+0xbf48>
   7a914:	mov	r2, r0
   7a918:	mov	r1, #0
   7a91c:	mov	r0, r9
   7a920:	bl	2ce34 <fputs@plt+0x1bc9c>
   7a924:	subs	r3, r0, #0
   7a928:	str	r3, [sp, #144]	; 0x90
   7a92c:	beq	7a940 <fputs@plt+0x697a8>
   7a930:	ldr	r1, [sp, #160]	; 0xa0
   7a934:	mov	r0, r3
   7a938:	bl	17bf8 <fputs@plt+0x6a60>
   7a93c:	b	7a8ac <fputs@plt+0x69714>
   7a940:	mov	fp, #0
   7a944:	b	7b1ec <fputs@plt+0x6a054>
   7a948:	ldr	r2, [pc, #2524]	; 7b32c <fputs@plt+0x6a194>
   7a94c:	ldr	r1, [pc, #2564]	; 7b358 <fputs@plt+0x6a1c0>
   7a950:	mov	r0, r9
   7a954:	bl	35674 <fputs@plt+0x244dc>
   7a958:	b	7a8ac <fputs@plt+0x69714>
   7a95c:	add	r4, r4, #20
   7a960:	cmp	r4, r5
   7a964:	beq	7a990 <fputs@plt+0x697f8>
   7a968:	ldr	r3, [r6, r4]
   7a96c:	ldrb	r2, [r3]
   7a970:	cmp	r2, #95	; 0x5f
   7a974:	bne	7a95c <fputs@plt+0x697c4>
   7a978:	ldr	r0, [r3, #8]
   7a97c:	bl	1b3e0 <fputs@plt+0xa248>
   7a980:	add	r0, r0, #1
   7a984:	add	r7, r7, r0
   7a988:	b	7a95c <fputs@plt+0x697c4>
   7a98c:	ldr	r7, [sp, #40]	; 0x28
   7a990:	ldr	r0, [sp, #24]
   7a994:	bl	1b3e0 <fputs@plt+0xa248>
   7a998:	mov	r5, r0
   7a99c:	cmp	fp, #0
   7a9a0:	ldrhne	r1, [fp, #50]	; 0x32
   7a9a4:	moveq	r1, #1
   7a9a8:	add	r2, r0, r7
   7a9ac:	ldr	r3, [sp, #44]	; 0x2c
   7a9b0:	add	r1, r1, r3
   7a9b4:	add	r3, sp, #72	; 0x48
   7a9b8:	add	r2, r2, #1
   7a9bc:	sxth	r1, r1
   7a9c0:	mov	r0, sl
   7a9c4:	bl	1c254 <fputs@plt+0xb0bc>
   7a9c8:	mov	r4, r0
   7a9cc:	ldrb	r3, [sl, #69]	; 0x45
   7a9d0:	cmp	r3, #0
   7a9d4:	bne	7b1c4 <fputs@plt+0x6a02c>
   7a9d8:	ldr	r3, [sp, #72]	; 0x48
   7a9dc:	str	r3, [r0]
   7a9e0:	add	r2, r5, #1
   7a9e4:	ldr	r3, [sp, #72]	; 0x48
   7a9e8:	add	r3, r3, r2
   7a9ec:	str	r3, [sp, #72]	; 0x48
   7a9f0:	ldr	r1, [sp, #24]
   7a9f4:	ldr	r0, [r0]
   7a9f8:	bl	11000 <memcpy@plt>
   7a9fc:	str	r8, [r4, #12]
   7aa00:	ldrb	r3, [sp, #148]	; 0x94
   7aa04:	strb	r3, [r4, #54]	; 0x36
   7aa08:	ldrb	r3, [r4, #55]	; 0x37
   7aa0c:	ldr	r2, [sp, #148]	; 0x94
   7aa10:	cmp	r2, #0
   7aa14:	movne	r2, #8
   7aa18:	moveq	r2, #0
   7aa1c:	and	r3, r3, #244	; 0xf4
   7aa20:	orr	r3, r3, r2
   7aa24:	ldr	r2, [sp, #76]	; 0x4c
   7aa28:	cmp	r2, #0
   7aa2c:	orreq	r3, r3, #1
   7aa30:	strb	r3, [r4, #55]	; 0x37
   7aa34:	ldr	r3, [sl, #16]
   7aa38:	ldr	r2, [sp, #36]	; 0x24
   7aa3c:	add	r3, r3, r2
   7aa40:	ldr	r3, [r3, #12]
   7aa44:	str	r3, [r4, #24]
   7aa48:	ldr	r3, [sp, #144]	; 0x90
   7aa4c:	ldr	r3, [r3]
   7aa50:	strh	r3, [r4, #50]	; 0x32
   7aa54:	ldr	r3, [sp, #156]	; 0x9c
   7aa58:	cmp	r3, #0
   7aa5c:	beq	7aa84 <fputs@plt+0x698ec>
   7aa60:	mov	r3, #0
   7aa64:	str	r3, [sp]
   7aa68:	ldr	r3, [sp, #156]	; 0x9c
   7aa6c:	mov	r2, #16
   7aa70:	mov	r1, r8
   7aa74:	mov	r0, r9
   7aa78:	bl	35d54 <fputs@plt+0x24bbc>
   7aa7c:	ldr	r3, [sp, #156]	; 0x9c
   7aa80:	str	r3, [r4, #36]	; 0x24
   7aa84:	ldr	r3, [sp, #32]
   7aa88:	ldr	r3, [r3, #12]
   7aa8c:	ldrb	r3, [r3, #76]	; 0x4c
   7aa90:	cmp	r3, #3
   7aa94:	movls	r3, #0
   7aa98:	mvnhi	r3, #0
   7aa9c:	str	r3, [sp, #32]
   7aaa0:	ldr	r3, [sp, #144]	; 0x90
   7aaa4:	ldr	r5, [r3, #4]
   7aaa8:	ldr	r3, [r3]
   7aaac:	cmp	r3, #0
   7aab0:	ble	7accc <fputs@plt+0x69b34>
   7aab4:	ldr	r6, [sp, #40]	; 0x28
   7aab8:	str	fp, [sp, #52]	; 0x34
   7aabc:	mov	fp, sl
   7aac0:	ldr	sl, [sp, #144]	; 0x90
   7aac4:	b	7abc0 <fputs@plt+0x69a28>
   7aac8:	mov	sl, fp
   7aacc:	ldr	r1, [pc, #2184]	; 7b35c <fputs@plt+0x6a1c4>
   7aad0:	mov	r0, r9
   7aad4:	bl	35674 <fputs@plt+0x244dc>
   7aad8:	mov	fp, #0
   7aadc:	str	fp, [sp, #156]	; 0x9c
   7aae0:	b	7b1d8 <fputs@plt+0x6a040>
   7aae4:	mov	r2, #0
   7aae8:	mov	r1, sl
   7aaec:	mov	r0, fp
   7aaf0:	bl	207a0 <fputs@plt+0xf608>
   7aaf4:	str	r0, [r4, #40]	; 0x28
   7aaf8:	ldrb	r3, [fp, #69]	; 0x45
   7aafc:	cmp	r3, #0
   7ab00:	addeq	r5, r6, r6, lsl #2
   7ab04:	ldreq	r2, [r0, #4]
   7ab08:	moveq	r3, r5
   7ab0c:	addeq	r5, r2, r3, lsl #2
   7ab10:	b	7ac1c <fputs@plt+0x69a84>
   7ab14:	ldrsh	r3, [r0, #32]
   7ab18:	mov	r1, r3
   7ab1c:	cmp	r3, #0
   7ab20:	ldrshlt	r1, [r8, #32]
   7ab24:	blt	7ab44 <fputs@plt+0x699ac>
   7ab28:	ldr	r2, [r8, #4]
   7ab2c:	add	r3, r2, r3, lsl #4
   7ab30:	ldrb	r3, [r3, #12]
   7ab34:	cmp	r3, #0
   7ab38:	ldrbeq	r3, [r4, #55]	; 0x37
   7ab3c:	biceq	r3, r3, #8
   7ab40:	strbeq	r3, [r4, #55]	; 0x37
   7ab44:	ldr	r2, [r4, #4]
   7ab48:	lsl	r3, r6, #1
   7ab4c:	strh	r1, [r2, r3]
   7ab50:	ldr	r2, [r5]
   7ab54:	ldrb	r3, [r2]
   7ab58:	cmp	r3, #95	; 0x5f
   7ab5c:	beq	7ac4c <fputs@plt+0x69ab4>
   7ab60:	cmp	r1, #0
   7ab64:	ldrlt	r7, [pc, #2036]	; 7b360 <fputs@plt+0x6a1c8>
   7ab68:	blt	7ab84 <fputs@plt+0x699ec>
   7ab6c:	ldr	r3, [r8, #4]
   7ab70:	add	r3, r3, r1, lsl #4
   7ab74:	ldr	r7, [r3, #8]
   7ab78:	cmp	r7, #0
   7ab7c:	ldr	r3, [pc, #2012]	; 7b360 <fputs@plt+0x6a1c8>
   7ab80:	moveq	r7, r3
   7ab84:	ldrb	r3, [fp, #149]	; 0x95
   7ab88:	cmp	r3, #0
   7ab8c:	beq	7ac84 <fputs@plt+0x69aec>
   7ab90:	ldr	r3, [r4, #32]
   7ab94:	str	r7, [r3, r6, lsl #2]
   7ab98:	ldr	r2, [r4, #28]
   7ab9c:	ldrb	r3, [r5, #12]
   7aba0:	ldr	r1, [sp, #32]
   7aba4:	and	r3, r3, r1
   7aba8:	strb	r3, [r2, r6]
   7abac:	add	r6, r6, #1
   7abb0:	add	r5, r5, #20
   7abb4:	ldr	r3, [sl]
   7abb8:	cmp	r3, r6
   7abbc:	ble	7aca8 <fputs@plt+0x69b10>
   7abc0:	ldr	r0, [r5]
   7abc4:	bl	18ab4 <fputs@plt+0x791c>
   7abc8:	ldr	r3, [r5]
   7abcc:	mov	r2, #0
   7abd0:	str	r2, [sp]
   7abd4:	mov	r2, #32
   7abd8:	mov	r1, r8
   7abdc:	mov	r0, r9
   7abe0:	bl	35d54 <fputs@plt+0x24bbc>
   7abe4:	ldr	r3, [r9, #68]	; 0x44
   7abe8:	cmp	r3, #0
   7abec:	bne	7b1cc <fputs@plt+0x6a034>
   7abf0:	ldr	r0, [r5]
   7abf4:	bl	17ae0 <fputs@plt+0x6948>
   7abf8:	ldrb	r3, [r0]
   7abfc:	cmp	r3, #152	; 0x98
   7ac00:	beq	7ab14 <fputs@plt+0x6997c>
   7ac04:	ldr	r3, [r9, #488]	; 0x1e8
   7ac08:	cmp	r8, r3
   7ac0c:	beq	7aac8 <fputs@plt+0x69930>
   7ac10:	ldr	r3, [r4, #40]	; 0x28
   7ac14:	cmp	r3, #0
   7ac18:	beq	7aae4 <fputs@plt+0x6994c>
   7ac1c:	ldr	r2, [r4, #4]
   7ac20:	lsl	r3, r6, #1
   7ac24:	mvn	r1, #1
   7ac28:	strh	r1, [r2, r3]
   7ac2c:	ldrb	r3, [r4, #55]	; 0x37
   7ac30:	bic	r3, r3, #8
   7ac34:	strb	r3, [r4, #55]	; 0x37
   7ac38:	ldr	r2, [r5]
   7ac3c:	ldrb	r3, [r2]
   7ac40:	cmp	r3, #95	; 0x5f
   7ac44:	ldrne	r7, [pc, #1812]	; 7b360 <fputs@plt+0x6a1c8>
   7ac48:	bne	7ab84 <fputs@plt+0x699ec>
   7ac4c:	ldr	r7, [r2, #8]
   7ac50:	mov	r0, r7
   7ac54:	bl	1b3e0 <fputs@plt+0xa248>
   7ac58:	add	r3, r0, #1
   7ac5c:	str	r3, [sp, #44]	; 0x2c
   7ac60:	mov	r2, r3
   7ac64:	mov	r1, r7
   7ac68:	ldr	r0, [sp, #72]	; 0x48
   7ac6c:	bl	11000 <memcpy@plt>
   7ac70:	ldr	r7, [sp, #72]	; 0x48
   7ac74:	ldr	r3, [sp, #44]	; 0x2c
   7ac78:	add	r3, r7, r3
   7ac7c:	str	r3, [sp, #72]	; 0x48
   7ac80:	b	7ab78 <fputs@plt+0x699e0>
   7ac84:	mov	r1, r7
   7ac88:	mov	r0, r9
   7ac8c:	bl	37b2c <fputs@plt+0x26994>
   7ac90:	cmp	r0, #0
   7ac94:	bne	7ab90 <fputs@plt+0x699f8>
   7ac98:	mov	sl, fp
   7ac9c:	mov	fp, #0
   7aca0:	str	fp, [sp, #156]	; 0x9c
   7aca4:	b	7b1d8 <fputs@plt+0x6a040>
   7aca8:	mov	sl, fp
   7acac:	ldr	fp, [sp, #52]	; 0x34
   7acb0:	cmp	fp, #0
   7acb4:	beq	7ad54 <fputs@plt+0x69bbc>
   7acb8:	ldrh	r3, [fp, #50]	; 0x32
   7acbc:	cmp	r3, #0
   7acc0:	ble	7ad70 <fputs@plt+0x69bd8>
   7acc4:	ldr	ip, [sp, #40]	; 0x28
   7acc8:	b	7ad10 <fputs@plt+0x69b78>
   7accc:	ldr	r6, [sp, #40]	; 0x28
   7acd0:	b	7acb0 <fputs@plt+0x69b18>
   7acd4:	lsl	r3, r6, #1
   7acd8:	strh	r0, [lr, r3]
   7acdc:	ldr	r3, [fp, #32]
   7ace0:	ldr	r2, [r3, r5, lsl #2]
   7ace4:	ldr	r3, [r4, #32]
   7ace8:	str	r2, [r3, r6, lsl #2]
   7acec:	ldr	r3, [fp, #28]
   7acf0:	ldrb	r2, [r3, r5]
   7acf4:	ldr	r3, [r4, #28]
   7acf8:	strb	r2, [r3, r6]
   7acfc:	add	r6, r6, #1
   7ad00:	add	ip, ip, #1
   7ad04:	ldrh	r3, [fp, #50]	; 0x32
   7ad08:	cmp	r3, ip
   7ad0c:	ble	7ad70 <fputs@plt+0x69bd8>
   7ad10:	mov	r5, ip
   7ad14:	ldr	r2, [fp, #4]
   7ad18:	lsl	r3, ip, #1
   7ad1c:	ldrsh	r0, [r2, r3]
   7ad20:	ldr	lr, [r4, #4]
   7ad24:	ldrh	r1, [r4, #50]	; 0x32
   7ad28:	add	r1, lr, r1, lsl #1
   7ad2c:	mov	r3, lr
   7ad30:	cmp	r3, r1
   7ad34:	beq	7acd4 <fputs@plt+0x69b3c>
   7ad38:	ldrsh	r2, [r3], #2
   7ad3c:	cmp	r2, r0
   7ad40:	bne	7ad30 <fputs@plt+0x69b98>
   7ad44:	ldrh	r3, [r4, #52]	; 0x34
   7ad48:	sub	r3, r3, #1
   7ad4c:	strh	r3, [r4, #52]	; 0x34
   7ad50:	b	7ad00 <fputs@plt+0x69b68>
   7ad54:	ldr	r2, [r4, #4]
   7ad58:	lsl	r3, r6, #1
   7ad5c:	mvn	r1, #0
   7ad60:	strh	r1, [r2, r3]
   7ad64:	ldr	r3, [r4, #32]
   7ad68:	ldr	r2, [pc, #1520]	; 7b360 <fputs@plt+0x6a1c8>
   7ad6c:	str	r2, [r3, r6, lsl #2]
   7ad70:	mov	r0, r4
   7ad74:	bl	1cda4 <fputs@plt+0xbc0c>
   7ad78:	ldr	r3, [r9, #488]	; 0x1e8
   7ad7c:	cmp	r3, #0
   7ad80:	beq	7adc4 <fputs@plt+0x69c2c>
   7ad84:	ldr	r3, [sp, #20]
   7ad88:	cmp	r3, #0
   7ad8c:	beq	7ae04 <fputs@plt+0x69c6c>
   7ad90:	ldrh	r2, [r4, #52]	; 0x34
   7ad94:	ldrsh	r3, [r8, #34]	; 0x22
   7ad98:	cmp	r2, r3
   7ad9c:	blt	7ae04 <fputs@plt+0x69c6c>
   7ada0:	ldrb	r3, [r4, #55]	; 0x37
   7ada4:	orr	r3, r3, #32
   7ada8:	strb	r3, [r4, #55]	; 0x37
   7adac:	ldrsh	r6, [r8, #34]	; 0x22
   7adb0:	cmp	r6, #0
   7adb4:	ble	7ae04 <fputs@plt+0x69c6c>
   7adb8:	ldrsh	r7, [r8, #32]
   7adbc:	ldr	r5, [sp, #40]	; 0x28
   7adc0:	b	7addc <fputs@plt+0x69c44>
   7adc4:	mov	r0, r4
   7adc8:	bl	18aec <fputs@plt+0x7954>
   7adcc:	b	7ad84 <fputs@plt+0x69bec>
   7add0:	add	r5, r5, #1
   7add4:	cmp	r5, r6
   7add8:	beq	7ae04 <fputs@plt+0x69c6c>
   7addc:	cmp	r7, r5
   7ade0:	beq	7add0 <fputs@plt+0x69c38>
   7ade4:	sxth	r1, r5
   7ade8:	mov	r0, r4
   7adec:	bl	186f4 <fputs@plt+0x755c>
   7adf0:	cmp	r0, #0
   7adf4:	bge	7add0 <fputs@plt+0x69c38>
   7adf8:	ldrb	r3, [r4, #55]	; 0x37
   7adfc:	bic	r3, r3, #32
   7ae00:	strb	r3, [r4, #55]	; 0x37
   7ae04:	ldr	r3, [r9, #488]	; 0x1e8
   7ae08:	cmp	r8, r3
   7ae0c:	beq	7afe0 <fputs@plt+0x69e48>
   7ae10:	ldrb	r3, [sl, #149]	; 0x95
   7ae14:	cmp	r3, #0
   7ae18:	bne	7b120 <fputs@plt+0x69f88>
   7ae1c:	ldrb	r3, [r8, #42]	; 0x2a
   7ae20:	lsr	r3, r3, #5
   7ae24:	eor	r3, r3, #1
   7ae28:	ldr	r2, [sp, #20]
   7ae2c:	cmp	r2, #0
   7ae30:	orrne	r3, r3, #1
   7ae34:	tst	r3, #1
   7ae38:	beq	7af98 <fputs@plt+0x69e00>
   7ae3c:	ldr	r6, [r9, #76]	; 0x4c
   7ae40:	add	r6, r6, #1
   7ae44:	str	r6, [r9, #76]	; 0x4c
   7ae48:	mov	r0, r9
   7ae4c:	bl	2afc0 <fputs@plt+0x19e28>
   7ae50:	subs	r7, r0, #0
   7ae54:	beq	7b234 <fputs@plt+0x6a09c>
   7ae58:	ldr	r5, [sp, #28]
   7ae5c:	mov	r2, r5
   7ae60:	mov	r1, #1
   7ae64:	mov	r0, r9
   7ae68:	bl	52af4 <fputs@plt+0x4195c>
   7ae6c:	mov	r1, #160	; 0xa0
   7ae70:	mov	r0, r7
   7ae74:	bl	2afa0 <fputs@plt+0x19e08>
   7ae78:	str	r0, [r4, #44]	; 0x2c
   7ae7c:	mov	r3, r6
   7ae80:	mov	r2, r5
   7ae84:	mov	r1, #121	; 0x79
   7ae88:	mov	r0, r7
   7ae8c:	bl	2b55c <fputs@plt+0x1a3c4>
   7ae90:	ldr	r3, [sp, #152]	; 0x98
   7ae94:	cmp	r3, #0
   7ae98:	moveq	r5, #0
   7ae9c:	beq	7aef0 <fputs@plt+0x69d58>
   7aea0:	ldr	r3, [sp, #76]	; 0x4c
   7aea4:	ldr	r2, [r3]
   7aea8:	ldr	r3, [r9, #508]	; 0x1fc
   7aeac:	sub	r3, r3, r2
   7aeb0:	ldr	r1, [r9, #512]	; 0x200
   7aeb4:	add	r3, r3, r1
   7aeb8:	add	r1, r2, r3
   7aebc:	ldrb	r1, [r1, #-1]
   7aec0:	cmp	r1, #59	; 0x3b
   7aec4:	subeq	r3, r3, #1
   7aec8:	str	r2, [sp]
   7aecc:	ldr	r2, [pc, #1168]	; 7b364 <fputs@plt+0x6a1cc>
   7aed0:	ldr	r1, [pc, #1168]	; 7b368 <fputs@plt+0x6a1d0>
   7aed4:	ldr	r0, [sp, #148]	; 0x94
   7aed8:	cmp	r0, #0
   7aedc:	moveq	r2, r1
   7aee0:	ldr	r1, [pc, #1156]	; 7b36c <fputs@plt+0x6a1d4>
   7aee4:	mov	r0, sl
   7aee8:	bl	3db1c <fputs@plt+0x2c984>
   7aeec:	mov	r5, r0
   7aef0:	ldr	r3, [sl, #16]
   7aef4:	ldr	r2, [sp, #36]	; 0x24
   7aef8:	ldr	r2, [r3, r2]
   7aefc:	str	r5, [sp, #12]
   7af00:	str	r6, [sp, #8]
   7af04:	ldr	r3, [r8]
   7af08:	str	r3, [sp, #4]
   7af0c:	ldr	r3, [r4]
   7af10:	str	r3, [sp]
   7af14:	ldr	r3, [sp, #48]	; 0x30
   7af18:	ldr	r1, [pc, #1104]	; 7b370 <fputs@plt+0x6a1d8>
   7af1c:	mov	r0, r9
   7af20:	bl	79ad8 <fputs@plt+0x68940>
   7af24:	mov	r1, r5
   7af28:	mov	r0, sl
   7af2c:	bl	1fc00 <fputs@plt+0xea68>
   7af30:	ldr	r3, [sp, #20]
   7af34:	cmp	r3, #0
   7af38:	beq	7af8c <fputs@plt+0x69df4>
   7af3c:	mov	r2, r6
   7af40:	mov	r1, r4
   7af44:	mov	r0, r9
   7af48:	bl	5d0cc <fputs@plt+0x4bf34>
   7af4c:	ldr	r5, [sp, #28]
   7af50:	mov	r1, r5
   7af54:	mov	r0, r9
   7af58:	bl	2b77c <fputs@plt+0x1a5e4>
   7af5c:	ldr	r2, [r4]
   7af60:	ldr	r1, [pc, #1036]	; 7b374 <fputs@plt+0x6a1dc>
   7af64:	mov	r0, sl
   7af68:	bl	3db1c <fputs@plt+0x2c984>
   7af6c:	mov	r2, r0
   7af70:	mov	r1, r5
   7af74:	mov	r0, r7
   7af78:	bl	2b328 <fputs@plt+0x1a190>
   7af7c:	mov	r2, #0
   7af80:	mov	r1, #147	; 0x93
   7af84:	mov	r0, r7
   7af88:	bl	2b4f0 <fputs@plt+0x1a358>
   7af8c:	ldr	r1, [r4, #44]	; 0x2c
   7af90:	mov	r0, r7
   7af94:	bl	171a8 <fputs@plt+0x6010>
   7af98:	ldrb	r2, [sl, #149]	; 0x95
   7af9c:	ldr	r3, [sp, #20]
   7afa0:	clz	r3, r3
   7afa4:	lsr	r3, r3, #5
   7afa8:	cmp	r2, #0
   7afac:	orrne	r3, r3, #1
   7afb0:	cmp	r3, #0
   7afb4:	beq	7b240 <fputs@plt+0x6a0a8>
   7afb8:	ldr	r3, [sp, #148]	; 0x94
   7afbc:	cmp	r3, #5
   7afc0:	beq	7b174 <fputs@plt+0x69fdc>
   7afc4:	ldr	r3, [r8, #8]
   7afc8:	str	r3, [r4, #20]
   7afcc:	str	r4, [r8, #8]
   7afd0:	mov	fp, r4
   7afd4:	mov	r3, #0
   7afd8:	str	r3, [sp, #156]	; 0x9c
   7afdc:	b	7b1ec <fputs@plt+0x6a054>
   7afe0:	ldr	fp, [r8, #8]
   7afe4:	cmp	fp, #0
   7afe8:	beq	7ae10 <fputs@plt+0x69c78>
   7afec:	ldrh	r3, [r4, #50]	; 0x32
   7aff0:	str	r3, [sp, #32]
   7aff4:	str	r8, [sp, #60]	; 0x3c
   7aff8:	str	sl, [sp, #52]	; 0x34
   7affc:	str	r4, [sp, #44]	; 0x2c
   7b000:	str	r9, [sp, #56]	; 0x38
   7b004:	b	7b07c <fputs@plt+0x69ee4>
   7b008:	ldr	sl, [sp, #52]	; 0x34
   7b00c:	ldr	r4, [sp, #44]	; 0x2c
   7b010:	ldr	r9, [sp, #56]	; 0x38
   7b014:	ldrb	r2, [fp, #54]	; 0x36
   7b018:	ldrb	r3, [r4, #54]	; 0x36
   7b01c:	cmp	r2, r3
   7b020:	beq	7b228 <fputs@plt+0x6a090>
   7b024:	cmp	r2, #10
   7b028:	cmpne	r3, #10
   7b02c:	beq	7b040 <fputs@plt+0x69ea8>
   7b030:	mov	r2, #0
   7b034:	ldr	r1, [pc, #828]	; 7b378 <fputs@plt+0x6a1e0>
   7b038:	mov	r0, r9
   7b03c:	bl	35674 <fputs@plt+0x244dc>
   7b040:	ldrb	r3, [fp, #54]	; 0x36
   7b044:	cmp	r3, #10
   7b048:	movne	r3, #0
   7b04c:	strne	r3, [sp, #156]	; 0x9c
   7b050:	ldrbeq	r3, [r4, #54]	; 0x36
   7b054:	strbeq	r3, [fp, #54]	; 0x36
   7b058:	moveq	r3, #0
   7b05c:	streq	r3, [sp, #156]	; 0x9c
   7b060:	b	7b1d8 <fputs@plt+0x6a040>
   7b064:	ldr	r4, [sp, #40]	; 0x28
   7b068:	cmp	sl, r4
   7b06c:	beq	7b0fc <fputs@plt+0x69f64>
   7b070:	ldr	fp, [fp, #20]
   7b074:	cmp	fp, #0
   7b078:	beq	7b10c <fputs@plt+0x69f74>
   7b07c:	ldrh	sl, [fp, #50]	; 0x32
   7b080:	ldr	r3, [sp, #32]
   7b084:	cmp	sl, r3
   7b088:	bne	7b070 <fputs@plt+0x69ed8>
   7b08c:	mov	r9, sl
   7b090:	cmp	sl, #0
   7b094:	ble	7b064 <fputs@plt+0x69ecc>
   7b098:	ldr	r6, [fp, #4]
   7b09c:	ldr	r1, [sp, #44]	; 0x2c
   7b0a0:	ldr	r5, [r1, #4]
   7b0a4:	ldrsh	r2, [r6]
   7b0a8:	ldrsh	r3, [r5]
   7b0ac:	cmp	r2, r3
   7b0b0:	bne	7b070 <fputs@plt+0x69ed8>
   7b0b4:	ldr	r8, [fp, #32]
   7b0b8:	sub	r8, r8, #4
   7b0bc:	ldr	r7, [r1, #32]
   7b0c0:	sub	r7, r7, #4
   7b0c4:	ldr	r4, [sp, #40]	; 0x28
   7b0c8:	ldr	r1, [r7, #4]!
   7b0cc:	ldr	r0, [r8, #4]!
   7b0d0:	bl	13ec8 <fputs@plt+0x2d30>
   7b0d4:	cmp	r0, #0
   7b0d8:	bne	7b068 <fputs@plt+0x69ed0>
   7b0dc:	add	r4, r4, #1
   7b0e0:	cmp	r4, r9
   7b0e4:	beq	7b008 <fputs@plt+0x69e70>
   7b0e8:	ldrsh	r2, [r6, #2]!
   7b0ec:	ldrsh	r3, [r5, #2]!
   7b0f0:	cmp	r2, r3
   7b0f4:	beq	7b0c8 <fputs@plt+0x69f30>
   7b0f8:	b	7b070 <fputs@plt+0x69ed8>
   7b0fc:	ldr	sl, [sp, #52]	; 0x34
   7b100:	ldr	r4, [sp, #44]	; 0x2c
   7b104:	ldr	r9, [sp, #56]	; 0x38
   7b108:	b	7b014 <fputs@plt+0x69e7c>
   7b10c:	ldr	r8, [sp, #60]	; 0x3c
   7b110:	ldr	sl, [sp, #52]	; 0x34
   7b114:	ldr	r4, [sp, #44]	; 0x2c
   7b118:	ldr	r9, [sp, #56]	; 0x38
   7b11c:	b	7ae10 <fputs@plt+0x69c78>
   7b120:	ldr	r0, [r4, #24]
   7b124:	mov	r2, r4
   7b128:	ldr	r1, [r4]
   7b12c:	add	r0, r0, #24
   7b130:	bl	23680 <fputs@plt+0x124e8>
   7b134:	cmp	r0, #0
   7b138:	bne	7b160 <fputs@plt+0x69fc8>
   7b13c:	ldr	r3, [sl, #24]
   7b140:	orr	r3, r3, #2
   7b144:	str	r3, [sl, #24]
   7b148:	ldr	r3, [sp, #20]
   7b14c:	cmp	r3, #0
   7b150:	beq	7afb8 <fputs@plt+0x69e20>
   7b154:	ldr	r3, [sl, #144]	; 0x90
   7b158:	str	r3, [r4, #44]	; 0x2c
   7b15c:	b	7af98 <fputs@plt+0x69e00>
   7b160:	mov	r0, sl
   7b164:	bl	13af4 <fputs@plt+0x295c>
   7b168:	mov	fp, #0
   7b16c:	str	fp, [sp, #156]	; 0x9c
   7b170:	b	7b1d8 <fputs@plt+0x6a040>
   7b174:	ldr	r2, [r8, #8]
   7b178:	cmp	r2, #0
   7b17c:	beq	7afc4 <fputs@plt+0x69e2c>
   7b180:	ldrb	r3, [r2, #54]	; 0x36
   7b184:	cmp	r3, #5
   7b188:	bne	7b194 <fputs@plt+0x69ffc>
   7b18c:	b	7afc4 <fputs@plt+0x69e2c>
   7b190:	mov	r2, r3
   7b194:	ldr	r3, [r2, #20]
   7b198:	cmp	r3, #0
   7b19c:	beq	7b1ac <fputs@plt+0x6a014>
   7b1a0:	ldrb	r1, [r3, #54]	; 0x36
   7b1a4:	cmp	r1, #5
   7b1a8:	bne	7b190 <fputs@plt+0x69ff8>
   7b1ac:	str	r3, [r4, #20]
   7b1b0:	str	r4, [r2, #20]
   7b1b4:	mov	fp, r4
   7b1b8:	mov	r3, #0
   7b1bc:	str	r3, [sp, #156]	; 0x9c
   7b1c0:	b	7b1ec <fputs@plt+0x6a054>
   7b1c4:	mov	fp, #0
   7b1c8:	b	7b1d8 <fputs@plt+0x6a040>
   7b1cc:	mov	sl, fp
   7b1d0:	mov	fp, #0
   7b1d4:	str	fp, [sp, #156]	; 0x9c
   7b1d8:	cmp	r4, #0
   7b1dc:	beq	7b1ec <fputs@plt+0x6a054>
   7b1e0:	mov	r1, r4
   7b1e4:	mov	r0, sl
   7b1e8:	bl	23cfc <fputs@plt+0x12b64>
   7b1ec:	ldr	r1, [sp, #156]	; 0x9c
   7b1f0:	mov	r0, sl
   7b1f4:	bl	23ba4 <fputs@plt+0x12a0c>
   7b1f8:	ldr	r1, [sp, #144]	; 0x90
   7b1fc:	mov	r0, sl
   7b200:	bl	23c38 <fputs@plt+0x12aa0>
   7b204:	ldr	r1, [sp, #20]
   7b208:	mov	r0, sl
   7b20c:	bl	23a04 <fputs@plt+0x1286c>
   7b210:	ldr	r1, [sp, #24]
   7b214:	mov	r0, sl
   7b218:	bl	1fc00 <fputs@plt+0xea68>
   7b21c:	mov	r0, fp
   7b220:	add	sp, sp, #108	; 0x6c
   7b224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b228:	mov	r3, #0
   7b22c:	str	r3, [sp, #156]	; 0x9c
   7b230:	b	7b1d8 <fputs@plt+0x6a040>
   7b234:	mov	fp, #0
   7b238:	str	fp, [sp, #156]	; 0x9c
   7b23c:	b	7b1d8 <fputs@plt+0x6a040>
   7b240:	mov	fp, #0
   7b244:	str	fp, [sp, #156]	; 0x9c
   7b248:	b	7b1d8 <fputs@plt+0x6a040>
   7b24c:	mov	r3, #0
   7b250:	str	r3, [sp, #24]
   7b254:	mov	fp, r3
   7b258:	b	7b1ec <fputs@plt+0x6a054>
   7b25c:	mov	r3, #0
   7b260:	str	r3, [sp, #24]
   7b264:	mov	fp, r3
   7b268:	b	7b1ec <fputs@plt+0x6a054>
   7b26c:	mov	r3, #0
   7b270:	str	r3, [sp, #24]
   7b274:	mov	fp, r3
   7b278:	b	7b1ec <fputs@plt+0x6a054>
   7b27c:	mov	r3, #0
   7b280:	str	r3, [sp, #24]
   7b284:	mov	fp, r3
   7b288:	b	7b1ec <fputs@plt+0x6a054>
   7b28c:	mov	r3, #0
   7b290:	str	r3, [sp, #24]
   7b294:	mov	fp, r3
   7b298:	b	7b1ec <fputs@plt+0x6a054>
   7b29c:	mov	r3, #0
   7b2a0:	str	r3, [sp, #24]
   7b2a4:	mov	fp, r3
   7b2a8:	b	7b1ec <fputs@plt+0x6a054>
   7b2ac:	mov	r3, #0
   7b2b0:	str	r3, [sp, #24]
   7b2b4:	mov	fp, r3
   7b2b8:	b	7b1ec <fputs@plt+0x6a054>
   7b2bc:	mov	fp, #0
   7b2c0:	b	7b1ec <fputs@plt+0x6a054>
   7b2c4:	mov	fp, #0
   7b2c8:	b	7b1ec <fputs@plt+0x6a054>
   7b2cc:	mov	fp, #0
   7b2d0:	b	7b1ec <fputs@plt+0x6a054>
   7b2d4:	mov	fp, #0
   7b2d8:	b	7b1ec <fputs@plt+0x6a054>
   7b2dc:	mov	r3, #0
   7b2e0:	str	r3, [sp, #24]
   7b2e4:	mov	fp, r3
   7b2e8:	b	7b1ec <fputs@plt+0x6a054>
   7b2ec:	mov	fp, #0
   7b2f0:	b	7b1ec <fputs@plt+0x6a054>
   7b2f4:	mov	fp, #0
   7b2f8:	b	7b1ec <fputs@plt+0x6a054>
   7b2fc:	str	r4, [sp]
   7b300:	mov	r3, #0
   7b304:	ldr	r2, [pc, #112]	; 7b37c <fputs@plt+0x6a1e4>
   7b308:	mov	r1, #18
   7b30c:	mov	r0, r9
   7b310:	bl	3573c <fputs@plt+0x245a4>
   7b314:	cmp	r0, #0
   7b318:	bne	7b2f4 <fputs@plt+0x6a15c>
   7b31c:	ldr	r3, [pc, #88]	; 7b37c <fputs@plt+0x6a1e4>
   7b320:	str	r3, [sp, #48]	; 0x30
   7b324:	mov	r1, #3
   7b328:	b	7a868 <fputs@plt+0x696d0>
   7b32c:	muleq	r8, ip, sl
   7b330:	andeq	r5, r8, r4, lsl #5
   7b334:	andeq	r8, r8, r8, asr r1
   7b338:	andeq	r8, r8, r4, ror #3
   7b33c:	andeq	r8, r8, r4, lsr #2
   7b340:	andeq	r8, r8, r4, ror #2
   7b344:	andeq	r8, r8, r0, lsl #3
   7b348:	muleq	r8, ip, r1
   7b34c:	andeq	r8, r8, r0, asr #3
   7b350:	strdeq	r8, [r8], -ip
   7b354:	andeq	r6, r8, r0, ror #13
   7b358:	andeq	r7, r8, r4, lsl #14
   7b35c:	andeq	r8, r8, r4, lsl r2
   7b360:	andeq	r2, r8, ip, lsr #3
   7b364:	andeq	r8, r8, ip, lsl r1
   7b368:	andeq	lr, r7, r0, lsr #29
   7b36c:	andeq	r8, r8, r0, lsl #5
   7b370:	muleq	r8, r4, r2
   7b374:	andeq	r8, r8, r4, asr #5
   7b378:	andeq	r8, r8, r4, asr r2
   7b37c:	andeq	r6, r8, ip, asr #13
   7b380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b384:	sub	sp, sp, #60	; 0x3c
   7b388:	str	r0, [sp, #36]	; 0x24
   7b38c:	mov	r8, r1
   7b390:	str	r2, [sp, #52]	; 0x34
   7b394:	str	r3, [sp, #48]	; 0x30
   7b398:	ldr	sl, [r0, #488]	; 0x1e8
   7b39c:	cmp	sl, #0
   7b3a0:	beq	7b548 <fputs@plt+0x6a3b0>
   7b3a4:	ldrb	r3, [r0, #454]	; 0x1c6
   7b3a8:	cmp	r3, #0
   7b3ac:	bne	7b548 <fputs@plt+0x6a3b0>
   7b3b0:	ldrb	r3, [sl, #42]	; 0x2a
   7b3b4:	tst	r3, #4
   7b3b8:	bne	7b3f4 <fputs@plt+0x6a25c>
   7b3bc:	orr	r3, r3, #4
   7b3c0:	strb	r3, [sl, #42]	; 0x2a
   7b3c4:	cmp	r1, #0
   7b3c8:	beq	7b404 <fputs@plt+0x6a26c>
   7b3cc:	ldr	r3, [r1]
   7b3d0:	cmp	r3, #0
   7b3d4:	ble	7b4f0 <fputs@plt+0x6a358>
   7b3d8:	mov	fp, #0
   7b3dc:	mov	r9, fp
   7b3e0:	mvn	r4, #0
   7b3e4:	str	fp, [sp, #44]	; 0x2c
   7b3e8:	str	sl, [sp, #40]	; 0x28
   7b3ec:	mov	sl, r3
   7b3f0:	b	7b454 <fputs@plt+0x6a2bc>
   7b3f4:	ldr	r2, [sl]
   7b3f8:	ldr	r1, [pc, #468]	; 7b5d4 <fputs@plt+0x6a43c>
   7b3fc:	bl	35674 <fputs@plt+0x244dc>
   7b400:	b	7b548 <fputs@plt+0x6a3b0>
   7b404:	ldrsh	r4, [sl, #34]	; 0x22
   7b408:	sub	r4, r4, #1
   7b40c:	ldr	r3, [sl, #4]
   7b410:	add	r3, r3, r4, lsl #4
   7b414:	mov	r2, r3
   7b418:	str	r3, [sp, #44]	; 0x2c
   7b41c:	ldrb	r3, [r3, #15]
   7b420:	orr	r3, r3, #1
   7b424:	strb	r3, [r2, #15]
   7b428:	mov	r9, #1
   7b42c:	b	7b4d0 <fputs@plt+0x6a338>
   7b430:	ldr	r2, [sp, #32]
   7b434:	ldrb	r3, [r2, #15]
   7b438:	orr	r3, r3, #1
   7b43c:	strb	r3, [r2, #15]
   7b440:	str	r2, [sp, #44]	; 0x2c
   7b444:	add	r9, r9, #1
   7b448:	add	fp, fp, #20
   7b44c:	cmp	sl, r9
   7b450:	beq	7b4cc <fputs@plt+0x6a334>
   7b454:	ldr	r3, [r8, #4]
   7b458:	ldr	r0, [r3, fp]
   7b45c:	bl	17ae0 <fputs@plt+0x6948>
   7b460:	mov	r5, r0
   7b464:	bl	18ab4 <fputs@plt+0x791c>
   7b468:	ldrb	r3, [r5]
   7b46c:	cmp	r3, #27
   7b470:	bne	7b444 <fputs@plt+0x6a2ac>
   7b474:	ldr	r3, [r5, #8]
   7b478:	str	r3, [sp, #28]
   7b47c:	ldr	r3, [sp, #40]	; 0x28
   7b480:	ldrsh	r7, [r3, #34]	; 0x22
   7b484:	cmp	r7, #0
   7b488:	ble	7b4c4 <fputs@plt+0x6a32c>
   7b48c:	ldr	r6, [r3, #4]
   7b490:	mov	r5, r6
   7b494:	mov	r4, #0
   7b498:	str	r5, [sp, #32]
   7b49c:	ldr	r1, [r6, r4, lsl #4]
   7b4a0:	ldr	r0, [sp, #28]
   7b4a4:	bl	13ec8 <fputs@plt+0x2d30>
   7b4a8:	cmp	r0, #0
   7b4ac:	beq	7b430 <fputs@plt+0x6a298>
   7b4b0:	add	r4, r4, #1
   7b4b4:	add	r5, r5, #16
   7b4b8:	cmp	r4, r7
   7b4bc:	bne	7b498 <fputs@plt+0x6a300>
   7b4c0:	b	7b444 <fputs@plt+0x6a2ac>
   7b4c4:	mov	r4, #0
   7b4c8:	b	7b444 <fputs@plt+0x6a2ac>
   7b4cc:	ldr	sl, [sp, #40]	; 0x28
   7b4d0:	ldr	r3, [sp, #44]	; 0x2c
   7b4d4:	cmp	r9, #1
   7b4d8:	movne	r9, #0
   7b4dc:	moveq	r9, #1
   7b4e0:	cmp	r3, #0
   7b4e4:	moveq	r9, #0
   7b4e8:	cmp	r9, #0
   7b4ec:	bne	7b560 <fputs@plt+0x6a3c8>
   7b4f0:	ldr	r3, [sp, #48]	; 0x30
   7b4f4:	cmp	r3, #0
   7b4f8:	bne	7b5c4 <fputs@plt+0x6a42c>
   7b4fc:	mov	r1, #0
   7b500:	str	r1, [sp, #20]
   7b504:	ldr	r3, [sp, #96]	; 0x60
   7b508:	str	r3, [sp, #16]
   7b50c:	str	r1, [sp, #12]
   7b510:	str	r1, [sp, #8]
   7b514:	ldr	r3, [sp, #52]	; 0x34
   7b518:	str	r3, [sp, #4]
   7b51c:	str	r8, [sp]
   7b520:	mov	r3, r1
   7b524:	mov	r2, r1
   7b528:	ldr	r0, [sp, #36]	; 0x24
   7b52c:	bl	7a474 <fputs@plt+0x692dc>
   7b530:	cmp	r0, #0
   7b534:	ldrbne	r3, [r0, #55]	; 0x37
   7b538:	bicne	r3, r3, #1
   7b53c:	orrne	r3, r3, #2
   7b540:	strbne	r3, [r0, #55]	; 0x37
   7b544:	mov	r8, #0
   7b548:	mov	r1, r8
   7b54c:	ldr	r3, [sp, #36]	; 0x24
   7b550:	ldr	r0, [r3]
   7b554:	bl	23c38 <fputs@plt+0x12aa0>
   7b558:	add	sp, sp, #60	; 0x3c
   7b55c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b560:	ldr	r1, [pc, #112]	; 7b5d8 <fputs@plt+0x6a440>
   7b564:	mov	r0, r3
   7b568:	bl	1b5c0 <fputs@plt+0xa428>
   7b56c:	ldr	r1, [pc, #104]	; 7b5dc <fputs@plt+0x6a444>
   7b570:	bl	13ec8 <fputs@plt+0x2d30>
   7b574:	ldr	r3, [sp, #96]	; 0x60
   7b578:	subs	r3, r3, #1
   7b57c:	movne	r3, #1
   7b580:	cmp	r0, #0
   7b584:	movne	r3, #0
   7b588:	cmp	r3, #0
   7b58c:	beq	7b4f0 <fputs@plt+0x6a358>
   7b590:	strh	r4, [sl, #32]
   7b594:	ldrb	r3, [sp, #52]	; 0x34
   7b598:	strb	r3, [sl, #43]	; 0x2b
   7b59c:	ldrb	r3, [sl, #42]	; 0x2a
   7b5a0:	ldr	r2, [sp, #48]	; 0x30
   7b5a4:	orr	r3, r3, r2, lsl #3
   7b5a8:	strb	r3, [sl, #42]	; 0x2a
   7b5ac:	cmp	r8, #0
   7b5b0:	ldrne	r3, [r8, #4]
   7b5b4:	ldrbne	r3, [r3, #12]
   7b5b8:	ldrne	r2, [sp, #36]	; 0x24
   7b5bc:	strbne	r3, [r2, #452]	; 0x1c4
   7b5c0:	b	7b548 <fputs@plt+0x6a3b0>
   7b5c4:	ldr	r1, [pc, #20]	; 7b5e0 <fputs@plt+0x6a448>
   7b5c8:	ldr	r0, [sp, #36]	; 0x24
   7b5cc:	bl	35674 <fputs@plt+0x244dc>
   7b5d0:	b	7b548 <fputs@plt+0x6a3b0>
   7b5d4:	andeq	r8, r8, r0, ror #5
   7b5d8:	andeq	lr, r7, r0, lsr #29
   7b5dc:	andeq	lr, r7, ip, lsl sp
   7b5e0:	andeq	r8, r8, ip, lsl #6
   7b5e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b5e8:	sub	sp, sp, #84	; 0x54
   7b5ec:	str	r1, [sp, #40]	; 0x28
   7b5f0:	str	r3, [sp, #28]
   7b5f4:	str	r2, [sp, #32]
   7b5f8:	ldr	r3, [sp, #120]	; 0x78
   7b5fc:	cmp	r2, #0
   7b600:	cmpeq	r3, #0
   7b604:	beq	7b754 <fputs@plt+0x6a5bc>
   7b608:	mov	r7, r0
   7b60c:	ldr	r6, [r0, #488]	; 0x1e8
   7b610:	cmp	r6, #0
   7b614:	beq	7b754 <fputs@plt+0x6a5bc>
   7b618:	ldr	r3, [r0]
   7b61c:	mov	r2, r3
   7b620:	str	r3, [sp, #24]
   7b624:	ldrb	r3, [r3, #149]	; 0x95
   7b628:	cmp	r3, #0
   7b62c:	beq	7b648 <fputs@plt+0x6a4b0>
   7b630:	ldr	r3, [r2, #144]	; 0x90
   7b634:	str	r3, [r6, #28]
   7b638:	cmp	r3, #1
   7b63c:	ldrbeq	r3, [r6, #42]	; 0x2a
   7b640:	orreq	r3, r3, #1
   7b644:	strbeq	r3, [r6, #42]	; 0x2a
   7b648:	ldr	r3, [sp, #28]
   7b64c:	tst	r3, #32
   7b650:	beq	7b678 <fputs@plt+0x6a4e0>
   7b654:	ldrb	r3, [r6, #42]	; 0x2a
   7b658:	tst	r3, #8
   7b65c:	bne	7b748 <fputs@plt+0x6a5b0>
   7b660:	tst	r3, #4
   7b664:	bne	7b75c <fputs@plt+0x6a5c4>
   7b668:	ldr	r2, [r6]
   7b66c:	ldr	r1, [pc, #2628]	; 7c0b8 <fputs@plt+0x6af20>
   7b670:	mov	r0, r7
   7b674:	bl	35674 <fputs@plt+0x244dc>
   7b678:	ldr	r1, [r6, #64]	; 0x40
   7b67c:	ldr	r0, [sp, #24]
   7b680:	bl	19604 <fputs@plt+0x846c>
   7b684:	mov	sl, r0
   7b688:	ldr	r3, [r6, #24]
   7b68c:	cmp	r3, #0
   7b690:	beq	7b6ac <fputs@plt+0x6a514>
   7b694:	str	r3, [sp]
   7b698:	mov	r3, #0
   7b69c:	mov	r2, #4
   7b6a0:	mov	r1, r6
   7b6a4:	mov	r0, r7
   7b6a8:	bl	35d54 <fputs@plt+0x24bbc>
   7b6ac:	ldrsh	r3, [r6, #34]	; 0x22
   7b6b0:	ldr	r2, [r6, #4]
   7b6b4:	cmp	r3, #0
   7b6b8:	ble	7b9d4 <fputs@plt+0x6a83c>
   7b6bc:	mov	r0, #0
   7b6c0:	ldrb	r1, [r2, #14]
   7b6c4:	add	r0, r0, r1
   7b6c8:	add	r2, r2, #16
   7b6cc:	subs	r3, r3, #1
   7b6d0:	bne	7b6c0 <fputs@plt+0x6a528>
   7b6d4:	ldrsh	r3, [r6, #32]
   7b6d8:	cmp	r3, #0
   7b6dc:	addlt	r0, r0, #1
   7b6e0:	lsl	r0, r0, #2
   7b6e4:	mov	r1, #0
   7b6e8:	bl	15278 <fputs@plt+0x40e0>
   7b6ec:	strh	r0, [r6, #40]	; 0x28
   7b6f0:	ldr	r4, [r6, #8]
   7b6f4:	cmp	r4, #0
   7b6f8:	beq	7b710 <fputs@plt+0x6a578>
   7b6fc:	mov	r0, r4
   7b700:	bl	18aec <fputs@plt+0x7954>
   7b704:	ldr	r4, [r4, #20]
   7b708:	cmp	r4, #0
   7b70c:	bne	7b6fc <fputs@plt+0x6a564>
   7b710:	ldr	r3, [sp, #24]
   7b714:	ldrb	r3, [r3, #149]	; 0x95
   7b718:	cmp	r3, #0
   7b71c:	beq	7b9dc <fputs@plt+0x6a844>
   7b720:	ldr	r0, [r6, #64]	; 0x40
   7b724:	mov	r2, r6
   7b728:	ldr	r1, [r6]
   7b72c:	add	r0, r0, #8
   7b730:	bl	23680 <fputs@plt+0x124e8>
   7b734:	cmp	r0, #0
   7b738:	beq	7be9c <fputs@plt+0x6ad04>
   7b73c:	ldr	r0, [sp, #24]
   7b740:	bl	13af4 <fputs@plt+0x295c>
   7b744:	b	7b754 <fputs@plt+0x6a5bc>
   7b748:	ldr	r1, [pc, #2412]	; 7c0bc <fputs@plt+0x6af24>
   7b74c:	mov	r0, r7
   7b750:	bl	35674 <fputs@plt+0x244dc>
   7b754:	add	sp, sp, #84	; 0x54
   7b758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b75c:	orr	r3, r3, #96	; 0x60
   7b760:	strb	r3, [r6, #42]	; 0x2a
   7b764:	ldr	r3, [r7]
   7b768:	str	r3, [sp, #36]	; 0x24
   7b76c:	ldr	r4, [r7, #8]
   7b770:	ldr	r1, [r7, #424]	; 0x1a8
   7b774:	cmp	r1, #0
   7b778:	bne	7b8b8 <fputs@plt+0x6a720>
   7b77c:	ldrsh	r3, [r6, #32]
   7b780:	cmp	r3, #0
   7b784:	blt	7b8cc <fputs@plt+0x6a734>
   7b788:	ldr	r2, [r6, #4]
   7b78c:	ldr	r0, [r2, r3, lsl #4]
   7b790:	str	r0, [sp, #60]	; 0x3c
   7b794:	bl	1b3e0 <fputs@plt+0xa248>
   7b798:	str	r0, [sp, #64]	; 0x40
   7b79c:	mov	r3, #0
   7b7a0:	add	r2, sp, #60	; 0x3c
   7b7a4:	mov	r1, #27
   7b7a8:	ldr	r0, [sp, #36]	; 0x24
   7b7ac:	bl	1d0e0 <fputs@plt+0xbf48>
   7b7b0:	mov	r2, r0
   7b7b4:	mov	r1, #0
   7b7b8:	mov	r0, r7
   7b7bc:	bl	2ce34 <fputs@plt+0x1bc9c>
   7b7c0:	cmp	r0, #0
   7b7c4:	beq	7b678 <fputs@plt+0x6a4e0>
   7b7c8:	ldr	r3, [r0, #4]
   7b7cc:	ldrb	r2, [r7, #452]	; 0x1c4
   7b7d0:	strb	r2, [r3, #12]
   7b7d4:	mov	r1, #0
   7b7d8:	str	r1, [sp, #20]
   7b7dc:	str	r1, [sp, #16]
   7b7e0:	str	r1, [sp, #12]
   7b7e4:	str	r1, [sp, #8]
   7b7e8:	ldrb	r3, [r6, #43]	; 0x2b
   7b7ec:	str	r3, [sp, #4]
   7b7f0:	str	r0, [sp]
   7b7f4:	mov	r3, r1
   7b7f8:	mov	r2, r1
   7b7fc:	mov	r0, r7
   7b800:	bl	7a474 <fputs@plt+0x692dc>
   7b804:	subs	r5, r0, #0
   7b808:	beq	7b678 <fputs@plt+0x6a4e0>
   7b80c:	ldrb	r3, [r5, #55]	; 0x37
   7b810:	bic	r3, r3, #1
   7b814:	orr	r3, r3, #2
   7b818:	strb	r3, [r5, #55]	; 0x37
   7b81c:	mvn	r3, #0
   7b820:	strh	r3, [r6, #32]
   7b824:	ldrb	r3, [r5, #55]	; 0x37
   7b828:	orr	r3, r3, #32
   7b82c:	strb	r3, [r5, #55]	; 0x37
   7b830:	ldrh	r3, [r5, #50]	; 0x32
   7b834:	mov	r2, r3
   7b838:	str	r3, [sp, #44]	; 0x2c
   7b83c:	str	r3, [sp, #48]	; 0x30
   7b840:	ldr	r3, [sp, #36]	; 0x24
   7b844:	ldrb	r3, [r3, #151]	; 0x97
   7b848:	cmp	r3, #0
   7b84c:	bne	7b890 <fputs@plt+0x6a6f8>
   7b850:	cmp	r2, #0
   7b854:	ble	7b884 <fputs@plt+0x6a6ec>
   7b858:	lsl	ip, r2, #1
   7b85c:	mov	r1, #0
   7b860:	mov	r0, #2
   7b864:	ldr	r3, [r5, #4]
   7b868:	ldrsh	r2, [r3, r1]
   7b86c:	ldr	r3, [r6, #4]
   7b870:	add	r3, r3, r2, lsl #4
   7b874:	strb	r0, [r3, #12]
   7b878:	add	r1, r1, #2
   7b87c:	cmp	ip, r1
   7b880:	bne	7b864 <fputs@plt+0x6a6cc>
   7b884:	ldrb	r3, [r5, #55]	; 0x37
   7b888:	orr	r3, r3, #8
   7b88c:	strb	r3, [r5, #55]	; 0x37
   7b890:	ldr	r3, [r6, #28]
   7b894:	str	r3, [r5, #44]	; 0x2c
   7b898:	ldr	r4, [r6, #8]
   7b89c:	cmp	r4, #0
   7b8a0:	beq	7b98c <fputs@plt+0x6a7f4>
   7b8a4:	ldr	r3, [sp, #44]	; 0x2c
   7b8a8:	lsl	r8, r3, #1
   7b8ac:	str	r6, [sp, #52]	; 0x34
   7b8b0:	ldr	r6, [sp, #48]	; 0x30
   7b8b4:	b	7b930 <fputs@plt+0x6a798>
   7b8b8:	mov	r0, r4
   7b8bc:	bl	17178 <fputs@plt+0x5fe0>
   7b8c0:	mov	r3, #121	; 0x79
   7b8c4:	strb	r3, [r0]
   7b8c8:	b	7b77c <fputs@plt+0x6a5e4>
   7b8cc:	mov	r0, r6
   7b8d0:	bl	186b8 <fputs@plt+0x7520>
   7b8d4:	mov	r5, r0
   7b8d8:	cmp	r4, #0
   7b8dc:	beq	7b8f4 <fputs@plt+0x6a75c>
   7b8e0:	ldr	r1, [r0, #44]	; 0x2c
   7b8e4:	mov	r0, r4
   7b8e8:	bl	17178 <fputs@plt+0x5fe0>
   7b8ec:	mov	r3, #13
   7b8f0:	strb	r3, [r0]
   7b8f4:	ldrh	r3, [r5, #50]	; 0x32
   7b8f8:	cmp	r3, #1
   7b8fc:	movgt	ip, #1
   7b900:	movgt	lr, ip
   7b904:	bgt	7bf0c <fputs@plt+0x6ad74>
   7b908:	mov	ip, #1
   7b90c:	strh	ip, [r5, #50]	; 0x32
   7b910:	b	7b824 <fputs@plt+0x6a68c>
   7b914:	cmp	r2, #0
   7b918:	bne	7b964 <fputs@plt+0x6a7cc>
   7b91c:	ldrh	r3, [r4, #50]	; 0x32
   7b920:	strh	r3, [r4, #52]	; 0x34
   7b924:	ldr	r4, [r4, #20]
   7b928:	cmp	r4, #0
   7b92c:	beq	7b988 <fputs@plt+0x6a7f0>
   7b930:	ldrb	r3, [r4, #55]	; 0x37
   7b934:	and	r3, r3, #3
   7b938:	cmp	r3, #2
   7b93c:	beq	7b924 <fputs@plt+0x6a78c>
   7b940:	cmp	r6, #0
   7b944:	ble	7b91c <fputs@plt+0x6a784>
   7b948:	ldr	r9, [r4, #4]
   7b94c:	ldrh	fp, [r4, #50]	; 0x32
   7b950:	ldr	lr, [r5, #4]
   7b954:	add	sl, lr, r8
   7b958:	add	ip, r9, fp, lsl #1
   7b95c:	mov	r2, #0
   7b960:	b	7bf58 <fputs@plt+0x6adc0>
   7b964:	add	r2, fp, r2
   7b968:	mov	r1, r4
   7b96c:	ldr	r0, [sp, #36]	; 0x24
   7b970:	bl	1d510 <fputs@plt+0xc378>
   7b974:	cmp	r0, #0
   7b978:	bne	7b9cc <fputs@plt+0x6a834>
   7b97c:	ldrh	r9, [r4, #50]	; 0x32
   7b980:	mov	ip, #0
   7b984:	b	7bfa0 <fputs@plt+0x6ae08>
   7b988:	ldr	r6, [sp, #52]	; 0x34
   7b98c:	ldrsh	r2, [r6, #34]	; 0x22
   7b990:	ldr	r3, [sp, #44]	; 0x2c
   7b994:	cmp	r3, r2
   7b998:	strhge	r2, [r5, #52]	; 0x34
   7b99c:	bge	7b678 <fputs@plt+0x6a4e0>
   7b9a0:	mov	r1, r5
   7b9a4:	ldr	r0, [sp, #36]	; 0x24
   7b9a8:	bl	1d510 <fputs@plt+0xc378>
   7b9ac:	cmp	r0, #0
   7b9b0:	bne	7b678 <fputs@plt+0x6a4e0>
   7b9b4:	ldrsh	r3, [r6, #34]	; 0x22
   7b9b8:	cmp	r3, #0
   7b9bc:	ble	7c020 <fputs@plt+0x6ae88>
   7b9c0:	ldr	r4, [pc, #1784]	; 7c0c0 <fputs@plt+0x6af28>
   7b9c4:	ldr	ip, [sp, #48]	; 0x30
   7b9c8:	b	7bff4 <fputs@plt+0x6ae5c>
   7b9cc:	ldr	r6, [sp, #52]	; 0x34
   7b9d0:	b	7b678 <fputs@plt+0x6a4e0>
   7b9d4:	mov	r0, #0
   7b9d8:	b	7b6d4 <fputs@plt+0x6a53c>
   7b9dc:	mov	r0, r7
   7b9e0:	bl	2afc0 <fputs@plt+0x19e28>
   7b9e4:	subs	r3, r0, #0
   7b9e8:	mov	fp, r3
   7b9ec:	str	r3, [sp, #36]	; 0x24
   7b9f0:	beq	7b754 <fputs@plt+0x6a5bc>
   7b9f4:	mov	r2, #0
   7b9f8:	mov	r1, #61	; 0x3d
   7b9fc:	mov	r0, r3
   7ba00:	bl	2b4f0 <fputs@plt+0x1a358>
   7ba04:	ldr	r3, [r6, #12]
   7ba08:	ldr	r2, [pc, #1716]	; 7c0c4 <fputs@plt+0x6af2c>
   7ba0c:	ldr	r1, [pc, #1716]	; 7c0c8 <fputs@plt+0x6af30>
   7ba10:	cmp	r3, #0
   7ba14:	moveq	r2, r1
   7ba18:	ldr	r1, [pc, #1708]	; 7c0cc <fputs@plt+0x6af34>
   7ba1c:	ldr	r0, [pc, #1708]	; 7c0d0 <fputs@plt+0x6af38>
   7ba20:	cmp	r3, #0
   7ba24:	movne	r0, r1
   7ba28:	str	r0, [sp, #48]	; 0x30
   7ba2c:	ldr	r3, [sp, #120]	; 0x78
   7ba30:	cmp	r3, #0
   7ba34:	beq	7c044 <fputs@plt+0x6aeac>
   7ba38:	ldr	r4, [r7, #76]	; 0x4c
   7ba3c:	add	r5, r4, #1
   7ba40:	add	r9, r4, #3
   7ba44:	str	r9, [r7, #76]	; 0x4c
   7ba48:	mov	r0, r7
   7ba4c:	bl	18c38 <fputs@plt+0x7aa0>
   7ba50:	str	sl, [sp]
   7ba54:	ldr	r3, [r7, #396]	; 0x18c
   7ba58:	mov	r2, #1
   7ba5c:	mov	r1, #55	; 0x37
   7ba60:	mov	r0, fp
   7ba64:	bl	2af28 <fputs@plt+0x19d90>
   7ba68:	mov	r1, #16
   7ba6c:	mov	r0, fp
   7ba70:	bl	17154 <fputs@plt+0x5fbc>
   7ba74:	mov	r3, #2
   7ba78:	str	r3, [r7, #72]	; 0x48
   7ba7c:	ldr	r8, [fp, #32]
   7ba80:	add	r3, r8, #1
   7ba84:	str	r3, [sp]
   7ba88:	mov	r3, #0
   7ba8c:	mov	r2, r5
   7ba90:	mov	r1, #16
   7ba94:	mov	r0, fp
   7ba98:	bl	2af28 <fputs@plt+0x19d90>
   7ba9c:	mov	r3, #13
   7baa0:	strb	r3, [sp, #60]	; 0x3c
   7baa4:	str	r5, [sp, #64]	; 0x40
   7baa8:	mov	r3, #0
   7baac:	strb	r3, [sp, #61]	; 0x3d
   7bab0:	str	r3, [sp, #68]	; 0x44
   7bab4:	str	r3, [sp, #72]	; 0x48
   7bab8:	add	r2, sp, #60	; 0x3c
   7babc:	ldr	r1, [sp, #120]	; 0x78
   7bac0:	mov	r0, r7
   7bac4:	bl	5662c <fputs@plt+0x45494>
   7bac8:	mov	r1, r5
   7bacc:	mov	r0, fp
   7bad0:	bl	2b530 <fputs@plt+0x1a398>
   7bad4:	mov	r1, r8
   7bad8:	mov	r0, fp
   7badc:	bl	171a8 <fputs@plt+0x6010>
   7bae0:	ldr	r5, [r7, #68]	; 0x44
   7bae4:	cmp	r5, #0
   7bae8:	bne	7b754 <fputs@plt+0x6a5bc>
   7baec:	ldr	r1, [sp, #120]	; 0x78
   7baf0:	mov	r0, r7
   7baf4:	bl	4f7f0 <fputs@plt+0x3e658>
   7baf8:	subs	r1, r0, #0
   7bafc:	beq	7b754 <fputs@plt+0x6a5bc>
   7bb00:	add	r4, r4, #2
   7bb04:	ldrsh	r3, [r1, #34]	; 0x22
   7bb08:	strh	r3, [r6, #34]	; 0x22
   7bb0c:	ldr	r3, [r1, #4]
   7bb10:	str	r3, [r6, #4]
   7bb14:	mov	r8, #0
   7bb18:	strh	r8, [r1, #34]	; 0x22
   7bb1c:	str	r8, [r1, #4]
   7bb20:	ldr	r0, [sp, #24]
   7bb24:	bl	23874 <fputs@plt+0x126dc>
   7bb28:	ldr	r2, [sp, #64]	; 0x40
   7bb2c:	mov	r1, #18
   7bb30:	ldr	r0, [sp, #36]	; 0x24
   7bb34:	bl	2b4f0 <fputs@plt+0x1a358>
   7bb38:	mov	fp, r0
   7bb3c:	str	r4, [sp]
   7bb40:	ldr	r3, [sp, #72]	; 0x48
   7bb44:	ldr	r2, [sp, #68]	; 0x44
   7bb48:	mov	r1, #49	; 0x31
   7bb4c:	ldr	r0, [sp, #36]	; 0x24
   7bb50:	bl	2af28 <fputs@plt+0x19d90>
   7bb54:	mov	r2, r8
   7bb58:	mov	r1, r6
   7bb5c:	ldr	r8, [sp, #36]	; 0x24
   7bb60:	mov	r0, r8
   7bb64:	bl	2b21c <fputs@plt+0x1a084>
   7bb68:	mov	r3, r9
   7bb6c:	mov	r2, #1
   7bb70:	mov	r1, #74	; 0x4a
   7bb74:	mov	r0, r8
   7bb78:	bl	2b55c <fputs@plt+0x1a3c4>
   7bb7c:	str	r9, [sp]
   7bb80:	mov	r3, r4
   7bb84:	mov	r2, #1
   7bb88:	mov	r1, #75	; 0x4b
   7bb8c:	mov	r0, r8
   7bb90:	bl	2af28 <fputs@plt+0x19d90>
   7bb94:	mov	r1, fp
   7bb98:	mov	r0, r8
   7bb9c:	bl	2b758 <fputs@plt+0x1a5c0>
   7bba0:	mov	r1, fp
   7bba4:	mov	r0, r8
   7bba8:	bl	171a8 <fputs@plt+0x6010>
   7bbac:	mov	r2, #1
   7bbb0:	mov	r1, #61	; 0x3d
   7bbb4:	mov	r0, r8
   7bbb8:	bl	2b4f0 <fputs@plt+0x1a358>
   7bbbc:	ldr	r4, [r6, #4]
   7bbc0:	ldrsh	r0, [r6, #34]	; 0x22
   7bbc4:	cmp	r0, #0
   7bbc8:	ble	7c088 <fputs@plt+0x6aef0>
   7bbcc:	mov	ip, r5
   7bbd0:	mov	lr, r5
   7bbd4:	ldr	r1, [r4, ip, lsl #4]
   7bbd8:	ldrb	r3, [r1]
   7bbdc:	cmp	r3, #0
   7bbe0:	beq	7be6c <fputs@plt+0x6acd4>
   7bbe4:	mov	r2, r5
   7bbe8:	cmp	r3, #34	; 0x22
   7bbec:	addeq	r2, r2, #1
   7bbf0:	add	r2, r2, #1
   7bbf4:	ldrb	r3, [r1, #1]!
   7bbf8:	cmp	r3, #0
   7bbfc:	bne	7bbe8 <fputs@plt+0x6aa50>
   7bc00:	add	r2, r2, #7
   7bc04:	add	lr, lr, r2
   7bc08:	add	ip, ip, #1
   7bc0c:	cmp	r0, ip
   7bc10:	bne	7bbd4 <fputs@plt+0x6aa3c>
   7bc14:	ldr	r3, [r6]
   7bc18:	ldrb	r2, [r3]
   7bc1c:	cmp	r2, #0
   7bc20:	beq	7be74 <fputs@plt+0x6acdc>
   7bc24:	mov	r1, r3
   7bc28:	mov	r3, r5
   7bc2c:	cmp	r2, #34	; 0x22
   7bc30:	addeq	r3, r3, #1
   7bc34:	add	r3, r3, #1
   7bc38:	ldrb	r2, [r1, #1]!
   7bc3c:	cmp	r2, #0
   7bc40:	bne	7bc2c <fputs@plt+0x6aa94>
   7bc44:	add	r3, r3, #2
   7bc48:	add	lr, r3, lr
   7bc4c:	ldr	r3, [pc, #1152]	; 7c0d4 <fputs@plt+0x6af3c>
   7bc50:	ldr	r2, [pc, #1152]	; 7c0d8 <fputs@plt+0x6af40>
   7bc54:	cmp	lr, #49	; 0x31
   7bc58:	movgt	r2, r3
   7bc5c:	str	r2, [sp, #44]	; 0x2c
   7bc60:	ldr	r3, [pc, #1140]	; 7c0dc <fputs@plt+0x6af44>
   7bc64:	ldr	r2, [pc, #1140]	; 7c0e0 <fputs@plt+0x6af48>
   7bc68:	cmp	lr, #49	; 0x31
   7bc6c:	movgt	r2, r3
   7bc70:	str	r2, [sp, #28]
   7bc74:	ldr	r8, [pc, #1128]	; 7c0e4 <fputs@plt+0x6af4c>
   7bc78:	ldr	r3, [pc, #1128]	; 7c0e8 <fputs@plt+0x6af50>
   7bc7c:	cmp	lr, #49	; 0x31
   7bc80:	movle	r8, r3
   7bc84:	add	r0, r0, r0, lsl #1
   7bc88:	add	lr, lr, r0, lsl #1
   7bc8c:	add	fp, lr, #35	; 0x23
   7bc90:	mov	r2, fp
   7bc94:	asr	r3, fp, #31
   7bc98:	mov	r0, #0
   7bc9c:	bl	13c08 <fputs@plt+0x2a70>
   7bca0:	subs	r4, r0, #0
   7bca4:	beq	7be7c <fputs@plt+0x6ace4>
   7bca8:	ldr	r2, [pc, #1084]	; 7c0ec <fputs@plt+0x6af54>
   7bcac:	mov	r1, r4
   7bcb0:	mov	r0, fp
   7bcb4:	bl	2e934 <fputs@plt+0x1d79c>
   7bcb8:	mov	r0, r4
   7bcbc:	bl	1b3e0 <fputs@plt+0xa248>
   7bcc0:	add	r1, sp, #80	; 0x50
   7bcc4:	str	r0, [r1, #-20]!	; 0xffffffec
   7bcc8:	ldr	r2, [r6]
   7bccc:	mov	r0, r4
   7bcd0:	bl	1a77c <fputs@plt+0x95e4>
   7bcd4:	ldr	r3, [sp, #60]	; 0x3c
   7bcd8:	add	r2, r3, #1
   7bcdc:	str	r2, [sp, #60]	; 0x3c
   7bce0:	mov	r2, #40	; 0x28
   7bce4:	strb	r2, [r4, r3]
   7bce8:	ldr	r9, [r6, #4]
   7bcec:	ldrsh	r3, [r6, #34]	; 0x22
   7bcf0:	cmp	r3, #0
   7bcf4:	ble	7bd90 <fputs@plt+0x6abf8>
   7bcf8:	add	r9, r9, #16
   7bcfc:	str	sl, [sp, #52]	; 0x34
   7bd00:	mov	r2, r8
   7bd04:	ldr	r0, [sp, #60]	; 0x3c
   7bd08:	add	r1, r4, r0
   7bd0c:	sub	r0, fp, r0
   7bd10:	bl	2e934 <fputs@plt+0x1d79c>
   7bd14:	ldr	r8, [sp, #60]	; 0x3c
   7bd18:	add	r0, r4, r8
   7bd1c:	bl	1b3e0 <fputs@plt+0xa248>
   7bd20:	add	r0, r8, r0
   7bd24:	str	r0, [sp, #60]	; 0x3c
   7bd28:	ldr	r2, [r9, #-16]
   7bd2c:	add	r1, sp, #60	; 0x3c
   7bd30:	mov	r0, r4
   7bd34:	bl	1a77c <fputs@plt+0x95e4>
   7bd38:	ldrb	r3, [r9, #-3]
   7bd3c:	ldr	r2, [pc, #940]	; 7c0f0 <fputs@plt+0x6af58>
   7bd40:	add	r3, r2, r3, lsl #2
   7bd44:	ldr	sl, [r3, #-3220]	; 0xfffff36c
   7bd48:	mov	r0, sl
   7bd4c:	bl	1b3e0 <fputs@plt+0xa248>
   7bd50:	mov	r8, r0
   7bd54:	mov	r2, r0
   7bd58:	mov	r1, sl
   7bd5c:	ldr	r0, [sp, #60]	; 0x3c
   7bd60:	add	r0, r4, r0
   7bd64:	bl	11000 <memcpy@plt>
   7bd68:	ldr	r3, [sp, #60]	; 0x3c
   7bd6c:	add	r8, r3, r8
   7bd70:	str	r8, [sp, #60]	; 0x3c
   7bd74:	add	r5, r5, #1
   7bd78:	add	r9, r9, #16
   7bd7c:	ldr	r2, [sp, #28]
   7bd80:	ldrsh	r3, [r6, #34]	; 0x22
   7bd84:	cmp	r5, r3
   7bd88:	blt	7bd04 <fputs@plt+0x6ab6c>
   7bd8c:	ldr	sl, [sp, #52]	; 0x34
   7bd90:	ldr	r0, [sp, #60]	; 0x3c
   7bd94:	ldr	r3, [sp, #44]	; 0x2c
   7bd98:	ldr	r2, [pc, #852]	; 7c0f4 <fputs@plt+0x6af5c>
   7bd9c:	add	r1, r4, r0
   7bda0:	sub	r0, fp, r0
   7bda4:	bl	2e934 <fputs@plt+0x1d79c>
   7bda8:	lsl	r5, sl, #4
   7bdac:	ldr	r8, [sp, #24]
   7bdb0:	ldr	r3, [r8, #16]
   7bdb4:	ldr	r2, [r3, sl, lsl #4]
   7bdb8:	ldr	r3, [r6]
   7bdbc:	ldr	r1, [r7, #392]	; 0x188
   7bdc0:	str	r1, [sp, #20]
   7bdc4:	str	r4, [sp, #16]
   7bdc8:	ldr	r1, [r7, #396]	; 0x18c
   7bdcc:	str	r1, [sp, #12]
   7bdd0:	str	r3, [sp, #8]
   7bdd4:	str	r3, [sp, #4]
   7bdd8:	ldr	r3, [sp, #48]	; 0x30
   7bddc:	str	r3, [sp]
   7bde0:	ldr	r3, [pc, #784]	; 7c0f8 <fputs@plt+0x6af60>
   7bde4:	ldr	r1, [pc, #784]	; 7c0fc <fputs@plt+0x6af64>
   7bde8:	cmp	sl, #1
   7bdec:	moveq	r3, r1
   7bdf0:	ldr	r1, [pc, #776]	; 7c100 <fputs@plt+0x6af68>
   7bdf4:	mov	r0, r7
   7bdf8:	bl	79ad8 <fputs@plt+0x68940>
   7bdfc:	mov	r1, r4
   7be00:	mov	r0, r8
   7be04:	bl	1fc00 <fputs@plt+0xea68>
   7be08:	mov	r1, sl
   7be0c:	mov	r0, r7
   7be10:	bl	2b77c <fputs@plt+0x1a5e4>
   7be14:	ldrb	r3, [r6, #42]	; 0x2a
   7be18:	tst	r3, #8
   7be1c:	beq	7be38 <fputs@plt+0x6aca0>
   7be20:	ldr	r3, [r8, #16]
   7be24:	add	r2, r3, r5
   7be28:	ldr	r2, [r2, #12]
   7be2c:	ldr	r2, [r2, #72]	; 0x48
   7be30:	cmp	r2, #0
   7be34:	beq	7be88 <fputs@plt+0x6acf0>
   7be38:	ldr	r2, [r6]
   7be3c:	ldr	r1, [pc, #704]	; 7c104 <fputs@plt+0x6af6c>
   7be40:	ldr	r4, [sp, #24]
   7be44:	mov	r0, r4
   7be48:	bl	3db1c <fputs@plt+0x2c984>
   7be4c:	mov	r2, r0
   7be50:	mov	r1, sl
   7be54:	ldr	r0, [sp, #36]	; 0x24
   7be58:	bl	2b328 <fputs@plt+0x1a190>
   7be5c:	ldrb	r3, [r4, #149]	; 0x95
   7be60:	cmp	r3, #0
   7be64:	beq	7b754 <fputs@plt+0x6a5bc>
   7be68:	b	7b720 <fputs@plt+0x6a588>
   7be6c:	mov	r2, r5
   7be70:	b	7bc00 <fputs@plt+0x6aa68>
   7be74:	mov	r3, r5
   7be78:	b	7bc44 <fputs@plt+0x6aaac>
   7be7c:	ldr	r0, [sp, #24]
   7be80:	bl	13af4 <fputs@plt+0x295c>
   7be84:	b	7bda8 <fputs@plt+0x6ac10>
   7be88:	ldr	r2, [r3, r5]
   7be8c:	ldr	r1, [pc, #628]	; 7c108 <fputs@plt+0x6af70>
   7be90:	mov	r0, r7
   7be94:	bl	79ad8 <fputs@plt+0x68940>
   7be98:	b	7be38 <fputs@plt+0x6aca0>
   7be9c:	mov	r3, #0
   7bea0:	str	r3, [r7, #488]	; 0x1e8
   7bea4:	ldr	r2, [sp, #24]
   7bea8:	ldr	r3, [r2, #24]
   7beac:	orr	r3, r3, #2
   7beb0:	str	r3, [r2, #24]
   7beb4:	ldr	r3, [r6, #12]
   7beb8:	cmp	r3, #0
   7bebc:	bne	7b754 <fputs@plt+0x6a5bc>
   7bec0:	ldr	r0, [r7, #500]	; 0x1f4
   7bec4:	ldr	r2, [sp, #40]	; 0x28
   7bec8:	ldr	r3, [r2]
   7becc:	ldr	r1, [sp, #32]
   7bed0:	cmp	r3, #0
   7bed4:	movne	r1, r2
   7bed8:	ldr	r1, [r1]
   7bedc:	sub	r1, r1, r0
   7bee0:	bl	13cfc <fputs@plt+0x2b64>
   7bee4:	add	r0, r0, #13
   7bee8:	str	r0, [r6, #44]	; 0x2c
   7beec:	b	7b754 <fputs@plt+0x6a5bc>
   7bef0:	add	ip, ip, #1
   7bef4:	lsl	r8, r8, #1
   7bef8:	strh	r0, [r4, r8]
   7befc:	add	lr, lr, #1
   7bf00:	ldrh	r3, [r5, #50]	; 0x32
   7bf04:	cmp	lr, r3
   7bf08:	bge	7b90c <fputs@plt+0x6a774>
   7bf0c:	ldr	r4, [r5, #4]
   7bf10:	lsl	r3, lr, #1
   7bf14:	ldrsh	r0, [r4, r3]
   7bf18:	mov	r8, ip
   7bf1c:	mov	r3, ip
   7bf20:	mov	r2, r4
   7bf24:	cmp	r3, #0
   7bf28:	ble	7bef0 <fputs@plt+0x6ad58>
   7bf2c:	sub	r3, r3, #1
   7bf30:	ldrsh	r1, [r2], #2
   7bf34:	cmp	r1, r0
   7bf38:	bne	7bf24 <fputs@plt+0x6ad8c>
   7bf3c:	ldrh	r3, [r5, #52]	; 0x34
   7bf40:	sub	r3, r3, #1
   7bf44:	strh	r3, [r5, #52]	; 0x34
   7bf48:	b	7befc <fputs@plt+0x6ad64>
   7bf4c:	add	r2, r2, #1
   7bf50:	cmp	lr, sl
   7bf54:	beq	7b914 <fputs@plt+0x6a77c>
   7bf58:	ldrsh	r0, [lr], #2
   7bf5c:	mov	r3, r9
   7bf60:	cmp	r3, ip
   7bf64:	beq	7bf4c <fputs@plt+0x6adb4>
   7bf68:	ldrsh	r1, [r3], #2
   7bf6c:	cmp	r1, r0
   7bf70:	bne	7bf60 <fputs@plt+0x6adc8>
   7bf74:	b	7bf50 <fputs@plt+0x6adb8>
   7bf78:	lsl	r3, r9, #1
   7bf7c:	strh	r0, [lr, r3]
   7bf80:	ldr	r3, [r5, #32]
   7bf84:	ldr	r2, [r3, ip, lsl #1]
   7bf88:	ldr	r3, [r4, #32]
   7bf8c:	str	r2, [r3, r9, lsl #2]
   7bf90:	add	r9, r9, #1
   7bf94:	add	ip, ip, #2
   7bf98:	cmp	r8, ip
   7bf9c:	beq	7b924 <fputs@plt+0x6a78c>
   7bfa0:	ldr	lr, [r4, #4]
   7bfa4:	ldr	r3, [r5, #4]
   7bfa8:	ldrsh	r0, [r3, ip]
   7bfac:	ldrh	r1, [r4, #50]	; 0x32
   7bfb0:	add	r1, lr, r1, lsl #1
   7bfb4:	mov	r3, lr
   7bfb8:	cmp	r1, r3
   7bfbc:	beq	7bf78 <fputs@plt+0x6ade0>
   7bfc0:	ldrsh	r2, [r3], #2
   7bfc4:	cmp	r2, r0
   7bfc8:	bne	7bfb8 <fputs@plt+0x6ae20>
   7bfcc:	b	7bf94 <fputs@plt+0x6adfc>
   7bfd0:	lsl	r3, lr, #1
   7bfd4:	strh	r0, [r8, r3]
   7bfd8:	ldr	r3, [r5, #32]
   7bfdc:	str	r4, [r3, lr, lsl #2]
   7bfe0:	add	ip, ip, #1
   7bfe4:	add	r0, r0, #1
   7bfe8:	ldrsh	r3, [r6, #34]	; 0x22
   7bfec:	cmp	r0, r3
   7bff0:	bge	7b678 <fputs@plt+0x6a4e0>
   7bff4:	ldr	r8, [r5, #4]
   7bff8:	mov	lr, ip
   7bffc:	mov	r3, ip
   7c000:	mov	r2, r8
   7c004:	cmp	r3, #0
   7c008:	ble	7bfd0 <fputs@plt+0x6ae38>
   7c00c:	sub	r3, r3, #1
   7c010:	ldrsh	r1, [r2], #2
   7c014:	cmp	r1, r0
   7c018:	bne	7c004 <fputs@plt+0x6ae6c>
   7c01c:	b	7bfe4 <fputs@plt+0x6ae4c>
   7c020:	ldr	r1, [r6, #64]	; 0x40
   7c024:	ldr	r0, [sp, #24]
   7c028:	bl	19604 <fputs@plt+0x846c>
   7c02c:	mov	sl, r0
   7c030:	ldr	r3, [r6, #24]
   7c034:	cmp	r3, #0
   7c038:	moveq	r0, #0
   7c03c:	bne	7b694 <fputs@plt+0x6a4fc>
   7c040:	b	7b6d4 <fputs@plt+0x6a53c>
   7c044:	ldr	r3, [sp, #28]
   7c048:	cmp	r3, #0
   7c04c:	addne	r1, r7, #508	; 0x1fc
   7c050:	ldreq	r1, [sp, #32]
   7c054:	ldr	ip, [r1]
   7c058:	ldr	r0, [r7, #500]	; 0x1f4
   7c05c:	sub	r3, ip, r0
   7c060:	ldrb	ip, [ip]
   7c064:	cmp	ip, #59	; 0x3b
   7c068:	ldrne	r1, [r1, #4]
   7c06c:	addne	r3, r3, r1
   7c070:	str	r0, [sp]
   7c074:	ldr	r1, [pc, #144]	; 7c10c <fputs@plt+0x6af74>
   7c078:	ldr	r0, [sp, #24]
   7c07c:	bl	3db1c <fputs@plt+0x2c984>
   7c080:	mov	r4, r0
   7c084:	b	7bda8 <fputs@plt+0x6ac10>
   7c088:	ldr	r3, [r6]
   7c08c:	ldrb	r2, [r3]
   7c090:	cmp	r2, #0
   7c094:	movne	lr, r5
   7c098:	bne	7bc24 <fputs@plt+0x6aa8c>
   7c09c:	mov	lr, #2
   7c0a0:	ldr	r3, [pc, #48]	; 7c0d8 <fputs@plt+0x6af40>
   7c0a4:	str	r3, [sp, #44]	; 0x2c
   7c0a8:	ldr	r3, [pc, #48]	; 7c0e0 <fputs@plt+0x6af48>
   7c0ac:	str	r3, [sp, #28]
   7c0b0:	ldr	r8, [pc, #48]	; 7c0e8 <fputs@plt+0x6af50>
   7c0b4:	b	7bc84 <fputs@plt+0x6aaec>
   7c0b8:	muleq	r8, r8, r3
   7c0bc:	andeq	r8, r8, r4, ror #6
   7c0c0:	andeq	r2, r8, ip, lsr #3
   7c0c4:	andeq	r8, r8, ip, asr #6
   7c0c8:	andeq	r8, r8, r4, asr #6
   7c0cc:	andeq	r7, r8, r4, lsr r0
   7c0d0:	andeq	r5, r8, r4, ror r4
   7c0d4:	andeq	r8, r8, r4, asr r3
   7c0d8:	andeq	pc, r7, ip, asr #32
   7c0dc:	andeq	r8, r8, r8, asr r3
   7c0e0:	andeq	r4, r8, r0, ror #28
   7c0e4:	andeq	r8, r8, r0, ror #6
   7c0e8:	andeq	lr, r7, r0, lsr #29
   7c0ec:			; <UNDEFINED> instruction: 0x000883b8
   7c0f0:	andeq	r5, r8, r0, lsr #7
   7c0f4:	andeq	r4, r8, ip, asr pc
   7c0f8:	andeq	r6, r8, r0, ror #13
   7c0fc:	andeq	r6, r8, ip, asr #13
   7c100:	ldrdeq	r8, [r8], -r8	; <UNPREDICTABLE>
   7c104:	andeq	r8, r8, ip, asr r4
   7c108:	andeq	r8, r8, r0, lsr r4
   7c10c:	andeq	r8, r8, r8, asr #7
   7c110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c114:	sub	sp, sp, #52	; 0x34
   7c118:	str	r0, [sp, #8]
   7c11c:	mov	r5, r1
   7c120:	str	r1, [sp, #16]
   7c124:	str	r2, [sp, #28]
   7c128:	mov	r8, r3
   7c12c:	ldr	r3, [r0]
   7c130:	mov	r4, r3
   7c134:	str	r3, [sp, #20]
   7c138:	bl	2afc0 <fputs@plt+0x19e28>
   7c13c:	subs	r3, r0, #0
   7c140:	str	r3, [sp, #12]
   7c144:	beq	7c29c <fputs@plt+0x6b104>
   7c148:	ldr	r6, [r4, #16]
   7c14c:	add	r6, r6, r5, lsl #4
   7c150:	mov	r4, #0
   7c154:	ldr	r9, [pc, #328]	; 7c2a4 <fputs@plt+0x6b10c>
   7c158:	add	fp, sp, #36	; 0x24
   7c15c:	add	sl, sp, #32
   7c160:	b	7c1b0 <fputs@plt+0x6b018>
   7c164:	add	r7, r9, r7
   7c168:	ldr	r3, [r7, #4]
   7c16c:	cmp	r3, #0
   7c170:	beq	7c1a4 <fputs@plt+0x6b00c>
   7c174:	ldr	r2, [r6]
   7c178:	str	r3, [sp]
   7c17c:	mov	r3, r5
   7c180:	ldr	r1, [pc, #288]	; 7c2a8 <fputs@plt+0x6b110>
   7c184:	ldr	r5, [sp, #8]
   7c188:	mov	r0, r5
   7c18c:	bl	79ad8 <fputs@plt+0x68940>
   7c190:	ldr	r3, [r5, #396]	; 0x18c
   7c194:	ldr	r2, [sp, #24]
   7c198:	str	r3, [fp, r2, lsl #2]
   7c19c:	mov	r3, #16
   7c1a0:	strb	r3, [r2, sl]
   7c1a4:	add	r4, r4, #1
   7c1a8:	cmp	r4, #3
   7c1ac:	beq	7c240 <fputs@plt+0x6b0a8>
   7c1b0:	str	r4, [sp, #24]
   7c1b4:	lsl	r7, r4, #3
   7c1b8:	ldr	r5, [r9, r4, lsl #3]
   7c1bc:	ldr	r2, [r6]
   7c1c0:	mov	r1, r5
   7c1c4:	ldr	r0, [sp, #20]
   7c1c8:	bl	18534 <fputs@plt+0x739c>
   7c1cc:	cmp	r0, #0
   7c1d0:	beq	7c164 <fputs@plt+0x6afcc>
   7c1d4:	ldr	r7, [r0, #28]
   7c1d8:	str	r7, [fp, r4, lsl #2]
   7c1dc:	mov	r3, #0
   7c1e0:	strb	r3, [sl, r4]
   7c1e4:	str	r5, [sp]
   7c1e8:	mov	r3, #1
   7c1ec:	mov	r2, r7
   7c1f0:	ldr	r1, [sp, #16]
   7c1f4:	ldr	r0, [sp, #8]
   7c1f8:	bl	2ad2c <fputs@plt+0x19b94>
   7c1fc:	cmp	r8, #0
   7c200:	beq	7c228 <fputs@plt+0x6b090>
   7c204:	ldr	r2, [r6]
   7c208:	str	r8, [sp, #4]
   7c20c:	ldr	r3, [sp, #88]	; 0x58
   7c210:	str	r3, [sp]
   7c214:	mov	r3, r5
   7c218:	ldr	r1, [pc, #140]	; 7c2ac <fputs@plt+0x6b114>
   7c21c:	ldr	r0, [sp, #8]
   7c220:	bl	79ad8 <fputs@plt+0x68940>
   7c224:	b	7c1a4 <fputs@plt+0x6b00c>
   7c228:	ldr	r3, [sp, #16]
   7c22c:	mov	r2, r7
   7c230:	mov	r1, #119	; 0x77
   7c234:	ldr	r0, [sp, #12]
   7c238:	bl	2b55c <fputs@plt+0x1a3c4>
   7c23c:	b	7c1a4 <fputs@plt+0x6b00c>
   7c240:	mov	r4, #0
   7c244:	add	r9, sp, #36	; 0x24
   7c248:	mov	r8, #3
   7c24c:	mov	r7, #55	; 0x37
   7c250:	add	r6, sp, #32
   7c254:	ldr	r5, [pc, #72]	; 7c2a4 <fputs@plt+0x6b10c>
   7c258:	ldr	sl, [sp, #16]
   7c25c:	ldr	fp, [sp, #28]
   7c260:	str	r8, [sp, #4]
   7c264:	str	sl, [sp]
   7c268:	ldr	r3, [r9, r4, lsl #2]
   7c26c:	add	r2, fp, r4
   7c270:	mov	r1, r7
   7c274:	ldr	r0, [sp, #12]
   7c278:	bl	2b01c <fputs@plt+0x19e84>
   7c27c:	ldrb	r1, [r6, r4]
   7c280:	ldr	r0, [sp, #12]
   7c284:	bl	17154 <fputs@plt+0x5fbc>
   7c288:	add	r4, r4, #1
   7c28c:	add	r3, r5, r4, lsl #3
   7c290:	ldr	r3, [r3, #4]
   7c294:	cmp	r3, #0
   7c298:	bne	7c260 <fputs@plt+0x6b0c8>
   7c29c:	add	sp, sp, #52	; 0x34
   7c2a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c2a4:	andeq	r4, r8, r4, lsr #16
   7c2a8:	andeq	r8, r8, r0, lsl #9
   7c2ac:			; <UNDEFINED> instruction: 0x00087fb8
   7c2b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7c2b4:	sub	sp, sp, #8
   7c2b8:	mov	r5, r0
   7c2bc:	mov	sl, r1
   7c2c0:	ldr	r3, [r0]
   7c2c4:	ldr	r3, [r3, #16]
   7c2c8:	add	r3, r3, r1, lsl #4
   7c2cc:	ldr	r4, [r3, #12]
   7c2d0:	mov	r2, r1
   7c2d4:	mov	r1, #0
   7c2d8:	bl	52af4 <fputs@plt+0x4195c>
   7c2dc:	ldr	r6, [r5, #72]	; 0x48
   7c2e0:	add	r3, r6, #3
   7c2e4:	str	r3, [r5, #72]	; 0x48
   7c2e8:	mov	r3, #0
   7c2ec:	str	r3, [sp]
   7c2f0:	mov	r2, r6
   7c2f4:	mov	r1, sl
   7c2f8:	mov	r0, r5
   7c2fc:	bl	7c110 <fputs@plt+0x6af78>
   7c300:	ldr	r7, [r5, #76]	; 0x4c
   7c304:	ldr	r8, [r5, #72]	; 0x48
   7c308:	ldr	r4, [r4, #16]
   7c30c:	cmp	r4, #0
   7c310:	beq	7c344 <fputs@plt+0x6b1ac>
   7c314:	add	r7, r7, #1
   7c318:	mov	r9, #0
   7c31c:	ldr	r1, [r4, #8]
   7c320:	str	r8, [sp, #4]
   7c324:	str	r7, [sp]
   7c328:	mov	r3, r6
   7c32c:	mov	r2, r9
   7c330:	mov	r0, r5
   7c334:	bl	383f0 <fputs@plt+0x27258>
   7c338:	ldr	r4, [r4]
   7c33c:	cmp	r4, #0
   7c340:	bne	7c31c <fputs@plt+0x6b184>
   7c344:	mov	r0, r5
   7c348:	bl	2afc0 <fputs@plt+0x19e28>
   7c34c:	cmp	r0, #0
   7c350:	beq	7c360 <fputs@plt+0x6b1c8>
   7c354:	mov	r2, sl
   7c358:	mov	r1, #124	; 0x7c
   7c35c:	bl	2b4f0 <fputs@plt+0x1a358>
   7c360:	add	sp, sp, #8
   7c364:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7c368:	push	{r4, r5, r6, r7, r8, lr}
   7c36c:	sub	sp, sp, #8
   7c370:	mov	r4, r0
   7c374:	mov	r8, r1
   7c378:	mov	r6, r2
   7c37c:	ldr	r1, [r1, #64]	; 0x40
   7c380:	ldr	r0, [r0]
   7c384:	bl	19604 <fputs@plt+0x846c>
   7c388:	mov	r7, r0
   7c38c:	mov	r2, r0
   7c390:	mov	r1, #0
   7c394:	mov	r0, r4
   7c398:	bl	52af4 <fputs@plt+0x4195c>
   7c39c:	ldr	r5, [r4, #72]	; 0x48
   7c3a0:	add	r3, r5, #3
   7c3a4:	str	r3, [r4, #72]	; 0x48
   7c3a8:	cmp	r6, #0
   7c3ac:	ldrne	r3, [pc, #108]	; 7c420 <fputs@plt+0x6b288>
   7c3b0:	strne	r3, [sp]
   7c3b4:	ldrne	r3, [r6]
   7c3b8:	ldreq	r3, [pc, #100]	; 7c424 <fputs@plt+0x6b28c>
   7c3bc:	streq	r3, [sp]
   7c3c0:	ldreq	r3, [r8]
   7c3c4:	mov	r2, r5
   7c3c8:	mov	r1, r7
   7c3cc:	mov	r0, r4
   7c3d0:	bl	7c110 <fputs@plt+0x6af78>
   7c3d4:	ldr	r3, [r4, #72]	; 0x48
   7c3d8:	str	r3, [sp, #4]
   7c3dc:	ldr	r3, [r4, #76]	; 0x4c
   7c3e0:	add	r3, r3, #1
   7c3e4:	str	r3, [sp]
   7c3e8:	mov	r3, r5
   7c3ec:	mov	r2, r6
   7c3f0:	mov	r1, r8
   7c3f4:	mov	r0, r4
   7c3f8:	bl	383f0 <fputs@plt+0x27258>
   7c3fc:	mov	r0, r4
   7c400:	bl	2afc0 <fputs@plt+0x19e28>
   7c404:	cmp	r0, #0
   7c408:	beq	7c418 <fputs@plt+0x6b280>
   7c40c:	mov	r2, r7
   7c410:	mov	r1, #124	; 0x7c
   7c414:	bl	2b4f0 <fputs@plt+0x1a358>
   7c418:	add	sp, sp, #8
   7c41c:	pop	{r4, r5, r6, r7, r8, pc}
   7c420:	andeq	r7, r8, r0, lsr r8
   7c424:	strheq	r8, [r8], -r0
   7c428:	push	{r4, r5, r6, r7, r8, lr}
   7c42c:	sub	sp, sp, #8
   7c430:	mov	r5, r0
   7c434:	mov	r7, r1
   7c438:	mov	r8, r2
   7c43c:	ldr	r6, [r0]
   7c440:	bl	694f4 <fputs@plt+0x5835c>
   7c444:	subs	r4, r0, #0
   7c448:	bne	7c4b8 <fputs@plt+0x6b320>
   7c44c:	cmp	r7, #0
   7c450:	beq	7c4c0 <fputs@plt+0x6b328>
   7c454:	ldr	r3, [r8, #4]
   7c458:	cmp	r3, #0
   7c45c:	bne	7c570 <fputs@plt+0x6b3d8>
   7c460:	mov	r1, r7
   7c464:	mov	r0, r6
   7c468:	bl	1cfc0 <fputs@plt+0xbe28>
   7c46c:	mov	r4, r0
   7c470:	mov	r1, r0
   7c474:	mov	r0, r6
   7c478:	bl	18658 <fputs@plt+0x74c0>
   7c47c:	mov	r8, r0
   7c480:	mov	r1, r4
   7c484:	mov	r0, r6
   7c488:	bl	1fc00 <fputs@plt+0xea68>
   7c48c:	cmp	r8, #0
   7c490:	blt	7c4f8 <fputs@plt+0x6b360>
   7c494:	mov	r1, r8
   7c498:	mov	r0, r5
   7c49c:	bl	7c2b0 <fputs@plt+0x6b118>
   7c4a0:	mov	r0, r5
   7c4a4:	bl	2afc0 <fputs@plt+0x19e28>
   7c4a8:	cmp	r0, #0
   7c4ac:	beq	7c4b8 <fputs@plt+0x6b320>
   7c4b0:	mov	r1, #147	; 0x93
   7c4b4:	bl	2afa0 <fputs@plt+0x19e08>
   7c4b8:	add	sp, sp, #8
   7c4bc:	pop	{r4, r5, r6, r7, r8, pc}
   7c4c0:	ldr	r3, [r6, #20]
   7c4c4:	cmp	r3, #0
   7c4c8:	bgt	7c4e0 <fputs@plt+0x6b348>
   7c4cc:	b	7c4a0 <fputs@plt+0x6b308>
   7c4d0:	add	r4, r4, #1
   7c4d4:	ldr	r3, [r6, #20]
   7c4d8:	cmp	r3, r4
   7c4dc:	ble	7c4a0 <fputs@plt+0x6b308>
   7c4e0:	cmp	r4, #1
   7c4e4:	beq	7c4d0 <fputs@plt+0x6b338>
   7c4e8:	mov	r1, r4
   7c4ec:	mov	r0, r5
   7c4f0:	bl	7c2b0 <fputs@plt+0x6b118>
   7c4f4:	b	7c4d0 <fputs@plt+0x6b338>
   7c4f8:	mov	r1, r7
   7c4fc:	mov	r0, r6
   7c500:	bl	1cfc0 <fputs@plt+0xbe28>
   7c504:	subs	r4, r0, #0
   7c508:	beq	7c4a0 <fputs@plt+0x6b308>
   7c50c:	mov	r2, #0
   7c510:	mov	r1, r4
   7c514:	mov	r0, r6
   7c518:	bl	185c8 <fputs@plt+0x7430>
   7c51c:	cmp	r0, #0
   7c520:	beq	7c544 <fputs@plt+0x6b3ac>
   7c524:	mov	r2, r0
   7c528:	ldr	r1, [r0, #12]
   7c52c:	mov	r0, r5
   7c530:	bl	7c368 <fputs@plt+0x6b1d0>
   7c534:	mov	r1, r4
   7c538:	mov	r0, r6
   7c53c:	bl	1fc00 <fputs@plt+0xea68>
   7c540:	b	7c4a0 <fputs@plt+0x6b308>
   7c544:	mov	r3, #0
   7c548:	mov	r2, r4
   7c54c:	mov	r1, r3
   7c550:	mov	r0, r5
   7c554:	bl	69a10 <fputs@plt+0x58878>
   7c558:	subs	r1, r0, #0
   7c55c:	beq	7c534 <fputs@plt+0x6b39c>
   7c560:	mov	r2, #0
   7c564:	mov	r0, r5
   7c568:	bl	7c368 <fputs@plt+0x6b1d0>
   7c56c:	b	7c534 <fputs@plt+0x6b39c>
   7c570:	add	r3, sp, #4
   7c574:	mov	r2, r8
   7c578:	mov	r1, r7
   7c57c:	mov	r0, r5
   7c580:	bl	3588c <fputs@plt+0x246f4>
   7c584:	cmp	r0, #0
   7c588:	blt	7c4a0 <fputs@plt+0x6b308>
   7c58c:	ldr	r3, [r6, #16]
   7c590:	ldr	r7, [r3, r0, lsl #4]
   7c594:	ldr	r1, [sp, #4]
   7c598:	mov	r0, r6
   7c59c:	bl	1cfc0 <fputs@plt+0xbe28>
   7c5a0:	subs	r4, r0, #0
   7c5a4:	beq	7c4a0 <fputs@plt+0x6b308>
   7c5a8:	mov	r2, r7
   7c5ac:	mov	r1, r4
   7c5b0:	mov	r0, r6
   7c5b4:	bl	185c8 <fputs@plt+0x7430>
   7c5b8:	cmp	r0, #0
   7c5bc:	beq	7c5e0 <fputs@plt+0x6b448>
   7c5c0:	mov	r2, r0
   7c5c4:	ldr	r1, [r0, #12]
   7c5c8:	mov	r0, r5
   7c5cc:	bl	7c368 <fputs@plt+0x6b1d0>
   7c5d0:	mov	r1, r4
   7c5d4:	mov	r0, r6
   7c5d8:	bl	1fc00 <fputs@plt+0xea68>
   7c5dc:	b	7c4a0 <fputs@plt+0x6b308>
   7c5e0:	mov	r3, r7
   7c5e4:	mov	r2, r4
   7c5e8:	mov	r1, #0
   7c5ec:	mov	r0, r5
   7c5f0:	bl	69a10 <fputs@plt+0x58878>
   7c5f4:	subs	r1, r0, #0
   7c5f8:	beq	7c5d0 <fputs@plt+0x6b438>
   7c5fc:	mov	r2, #0
   7c600:	mov	r0, r5
   7c604:	bl	7c368 <fputs@plt+0x6b1d0>
   7c608:	b	7c5d0 <fputs@plt+0x6b438>
   7c60c:	push	{r4, r5, r6, r7, r8, lr}
   7c610:	sub	sp, sp, #16
   7c614:	ldr	r7, [r0, #488]	; 0x1e8
   7c618:	cmp	r7, #0
   7c61c:	beq	7c758 <fputs@plt+0x6b5c0>
   7c620:	mov	r5, r1
   7c624:	mov	r4, r0
   7c628:	ldr	r6, [r0]
   7c62c:	bl	2c71c <fputs@plt+0x1b584>
   7c630:	mov	r3, #0
   7c634:	str	r3, [r4, #516]	; 0x204
   7c638:	ldr	r3, [r7, #48]	; 0x30
   7c63c:	cmp	r3, #0
   7c640:	ble	7c758 <fputs@plt+0x6b5c0>
   7c644:	ldrb	r3, [r6, #149]	; 0x95
   7c648:	cmp	r3, #0
   7c64c:	bne	7c760 <fputs@plt+0x6b5c8>
   7c650:	cmp	r5, #0
   7c654:	beq	7c670 <fputs@plt+0x6b4d8>
   7c658:	ldr	r3, [r5]
   7c65c:	ldr	r2, [r4, #500]	; 0x1f4
   7c660:	sub	r3, r3, r2
   7c664:	ldr	r2, [r5, #4]
   7c668:	add	r3, r3, r2
   7c66c:	str	r3, [r4, #504]	; 0x1f8
   7c670:	add	r2, r4, #500	; 0x1f4
   7c674:	ldr	r1, [pc, #276]	; 7c790 <fputs@plt+0x6b5f8>
   7c678:	mov	r0, r6
   7c67c:	bl	3db1c <fputs@plt+0x2c984>
   7c680:	mov	r8, r0
   7c684:	ldr	r1, [r7, #64]	; 0x40
   7c688:	mov	r0, r6
   7c68c:	bl	19604 <fputs@plt+0x846c>
   7c690:	mov	r5, r0
   7c694:	ldr	r3, [r6, #16]
   7c698:	ldr	r2, [r3, r0, lsl #4]
   7c69c:	ldr	r3, [r7]
   7c6a0:	ldr	r1, [r4, #392]	; 0x188
   7c6a4:	str	r1, [sp, #12]
   7c6a8:	str	r8, [sp, #8]
   7c6ac:	str	r3, [sp, #4]
   7c6b0:	str	r3, [sp]
   7c6b4:	ldr	r3, [pc, #216]	; 7c794 <fputs@plt+0x6b5fc>
   7c6b8:	ldr	r1, [pc, #216]	; 7c798 <fputs@plt+0x6b600>
   7c6bc:	cmp	r0, #1
   7c6c0:	moveq	r3, r1
   7c6c4:	ldr	r1, [pc, #208]	; 7c79c <fputs@plt+0x6b604>
   7c6c8:	mov	r0, r4
   7c6cc:	bl	79ad8 <fputs@plt+0x68940>
   7c6d0:	mov	r1, r8
   7c6d4:	mov	r0, r6
   7c6d8:	bl	1fc00 <fputs@plt+0xea68>
   7c6dc:	mov	r0, r4
   7c6e0:	bl	2afc0 <fputs@plt+0x19e28>
   7c6e4:	mov	r8, r0
   7c6e8:	mov	r1, r5
   7c6ec:	mov	r0, r4
   7c6f0:	bl	2b77c <fputs@plt+0x1a5e4>
   7c6f4:	mov	r3, #0
   7c6f8:	mov	r2, r3
   7c6fc:	mov	r1, #147	; 0x93
   7c700:	mov	r0, r8
   7c704:	bl	2b55c <fputs@plt+0x1a3c4>
   7c708:	ldr	r2, [r7]
   7c70c:	ldr	r1, [pc, #140]	; 7c7a0 <fputs@plt+0x6b608>
   7c710:	mov	r0, r6
   7c714:	bl	3db1c <fputs@plt+0x2c984>
   7c718:	mov	r2, r0
   7c71c:	mov	r1, r5
   7c720:	mov	r0, r8
   7c724:	bl	2b328 <fputs@plt+0x1a190>
   7c728:	ldr	r6, [r4, #76]	; 0x4c
   7c72c:	add	r6, r6, #1
   7c730:	str	r6, [r4, #76]	; 0x4c
   7c734:	ldr	r2, [r7]
   7c738:	mov	r1, r6
   7c73c:	mov	r0, r8
   7c740:	bl	2b094 <fputs@plt+0x19efc>
   7c744:	mov	r3, r6
   7c748:	mov	r2, r5
   7c74c:	mov	r1, #150	; 0x96
   7c750:	mov	r0, r8
   7c754:	bl	2b55c <fputs@plt+0x1a3c4>
   7c758:	add	sp, sp, #16
   7c75c:	pop	{r4, r5, r6, r7, r8, pc}
   7c760:	ldr	r0, [r7, #64]	; 0x40
   7c764:	mov	r2, r7
   7c768:	ldr	r1, [r7]
   7c76c:	add	r0, r0, #8
   7c770:	bl	23680 <fputs@plt+0x124e8>
   7c774:	cmp	r0, #0
   7c778:	moveq	r3, #0
   7c77c:	streq	r3, [r4, #488]	; 0x1e8
   7c780:	beq	7c758 <fputs@plt+0x6b5c0>
   7c784:	mov	r0, r6
   7c788:	bl	13af4 <fputs@plt+0x295c>
   7c78c:	b	7c758 <fputs@plt+0x6b5c0>
   7c790:	muleq	r8, r8, r4
   7c794:	andeq	r6, r8, r0, ror #13
   7c798:	andeq	r6, r8, ip, asr #13
   7c79c:			; <UNDEFINED> instruction: 0x000884b0
   7c7a0:	andeq	r8, r8, r8, lsl #10
   7c7a4:	push	{r4, r5, r6, r7, r8, lr}
   7c7a8:	sub	sp, sp, #8
   7c7ac:	mov	r4, r0
   7c7b0:	mov	r3, #0
   7c7b4:	str	r3, [sp, #4]
   7c7b8:	ldr	r5, [r0, #336]	; 0x150
   7c7bc:	cmp	r5, r3
   7c7c0:	beq	7c7d4 <fputs@plt+0x6b63c>
   7c7c4:	mov	r7, r1
   7c7c8:	ldr	r3, [r5, #12]
   7c7cc:	cmp	r3, #0
   7c7d0:	beq	7c7f0 <fputs@plt+0x6b658>
   7c7d4:	mov	r1, #21
   7c7d8:	mov	r0, r4
   7c7dc:	bl	21a4c <fputs@plt+0x108b4>
   7c7e0:	ldr	r0, [pc, #316]	; 7c924 <fputs@plt+0x6b78c>
   7c7e4:	bl	31a8c <fputs@plt+0x208f4>
   7c7e8:	add	sp, sp, #8
   7c7ec:	pop	{r4, r5, r6, r7, r8, pc}
   7c7f0:	ldr	r8, [r5, #4]
   7c7f4:	mov	r2, #544	; 0x220
   7c7f8:	mov	r3, #0
   7c7fc:	bl	1c1a4 <fputs@plt+0xb00c>
   7c800:	subs	r6, r0, #0
   7c804:	moveq	r7, #7
   7c808:	beq	7c8c4 <fputs@plt+0x6b72c>
   7c80c:	mov	r3, #1
   7c810:	strb	r3, [r6, #454]	; 0x1c6
   7c814:	str	r4, [r6]
   7c818:	str	r3, [r6, #428]	; 0x1ac
   7c81c:	add	r2, sp, #4
   7c820:	mov	r1, r7
   7c824:	mov	r0, r6
   7c828:	bl	78e10 <fputs@plt+0x67c78>
   7c82c:	subs	r7, r0, #0
   7c830:	bne	7c858 <fputs@plt+0x6b6c0>
   7c834:	ldr	r3, [r6, #488]	; 0x1e8
   7c838:	cmp	r3, #0
   7c83c:	beq	7c858 <fputs@plt+0x6b6c0>
   7c840:	ldrb	r2, [r4, #69]	; 0x45
   7c844:	cmp	r2, #0
   7c848:	bne	7c858 <fputs@plt+0x6b6c0>
   7c84c:	ldr	r2, [r3, #12]
   7c850:	cmp	r2, #0
   7c854:	beq	7c8d4 <fputs@plt+0x6b73c>
   7c858:	ldr	r2, [sp, #4]
   7c85c:	mov	r3, r2
   7c860:	ldr	r1, [pc, #192]	; 7c928 <fputs@plt+0x6b790>
   7c864:	cmp	r2, #0
   7c868:	movne	r2, r1
   7c86c:	moveq	r2, #0
   7c870:	mov	r1, #1
   7c874:	mov	r0, r4
   7c878:	bl	35210 <fputs@plt+0x24078>
   7c87c:	ldr	r1, [sp, #4]
   7c880:	mov	r0, r4
   7c884:	bl	1fc00 <fputs@plt+0xea68>
   7c888:	mov	r7, #1
   7c88c:	mov	r3, #0
   7c890:	strb	r3, [r6, #454]	; 0x1c6
   7c894:	ldr	r0, [r6, #8]
   7c898:	cmp	r0, r3
   7c89c:	beq	7c8a4 <fputs@plt+0x6b70c>
   7c8a0:	bl	4f22c <fputs@plt+0x3e094>
   7c8a4:	ldr	r1, [r6, #488]	; 0x1e8
   7c8a8:	mov	r0, r4
   7c8ac:	bl	23874 <fputs@plt+0x126dc>
   7c8b0:	mov	r0, r6
   7c8b4:	bl	23cb4 <fputs@plt+0x12b1c>
   7c8b8:	mov	r1, r6
   7c8bc:	mov	r0, r4
   7c8c0:	bl	1fc00 <fputs@plt+0xea68>
   7c8c4:	mov	r1, r7
   7c8c8:	mov	r0, r4
   7c8cc:	bl	21a90 <fputs@plt+0x108f8>
   7c8d0:	b	7c7e8 <fputs@plt+0x6b650>
   7c8d4:	ldrb	r2, [r3, #42]	; 0x2a
   7c8d8:	tst	r2, #16
   7c8dc:	bne	7c858 <fputs@plt+0x6b6c0>
   7c8e0:	ldr	r2, [r8, #4]
   7c8e4:	cmp	r2, #0
   7c8e8:	beq	7c8f8 <fputs@plt+0x6b760>
   7c8ec:	mov	r3, #1
   7c8f0:	str	r3, [r5, #12]
   7c8f4:	b	7c88c <fputs@plt+0x6b6f4>
   7c8f8:	ldr	r3, [r3, #4]
   7c8fc:	str	r3, [r8, #4]
   7c900:	ldr	r3, [r6, #488]	; 0x1e8
   7c904:	ldrsh	r3, [r3, #34]	; 0x22
   7c908:	strh	r3, [r8, #34]	; 0x22
   7c90c:	ldr	r2, [r6, #488]	; 0x1e8
   7c910:	mov	r3, #0
   7c914:	strh	r3, [r2, #34]	; 0x22
   7c918:	ldr	r2, [r6, #488]	; 0x1e8
   7c91c:	str	r3, [r2, #4]
   7c920:	b	7c8ec <fputs@plt+0x6b754>
   7c924:	andeq	sp, r1, r7, asr r2
   7c928:	andeq	r4, r8, ip, asr pc
   7c92c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c930:	sub	sp, sp, #44	; 0x2c
   7c934:	mov	r8, r0
   7c938:	str	r0, [sp, #4]
   7c93c:	mov	r7, r1
   7c940:	str	r2, [sp, #12]
   7c944:	str	r3, [sp, #8]
   7c948:	ldr	fp, [sp, #80]	; 0x50
   7c94c:	ldr	sl, [sp, #84]	; 0x54
   7c950:	ldr	r4, [sp, #88]	; 0x58
   7c954:	ldr	r9, [sp, #92]	; 0x5c
   7c958:	ldr	r6, [sp, #96]	; 0x60
   7c95c:	add	r5, sp, #40	; 0x28
   7c960:	mov	r3, #0
   7c964:	str	r3, [r5, #-4]!
   7c968:	bl	168bc <fputs@plt+0x5724>
   7c96c:	mov	r1, r5
   7c970:	mov	r0, r8
   7c974:	bl	693e0 <fputs@plt+0x58248>
   7c978:	subs	r5, r0, #0
   7c97c:	beq	7ca14 <fputs@plt+0x6b87c>
   7c980:	mov	r3, #0
   7c984:	mov	ip, r3
   7c988:	mov	r1, r3
   7c98c:	mov	r2, r3
   7c990:	mov	r0, r3
   7c994:	mov	r7, r3
   7c998:	cmp	fp, #0
   7c99c:	strne	r0, [fp]
   7c9a0:	cmp	sl, #0
   7c9a4:	strne	r2, [sl]
   7c9a8:	cmp	r4, #0
   7c9ac:	strne	r1, [r4]
   7c9b0:	cmp	r9, #0
   7c9b4:	strne	ip, [r9]
   7c9b8:	cmp	r6, #0
   7c9bc:	strne	r3, [r6]
   7c9c0:	cmp	r5, #0
   7c9c4:	cmpeq	r7, #0
   7c9c8:	beq	7cc48 <fputs@plt+0x6bab0>
   7c9cc:	ldr	r2, [sp, #36]	; 0x24
   7c9d0:	mov	r3, r2
   7c9d4:	ldr	r1, [pc, #704]	; 7cc9c <fputs@plt+0x6bb04>
   7c9d8:	cmp	r2, #0
   7c9dc:	movne	r2, r1
   7c9e0:	moveq	r2, #0
   7c9e4:	mov	r1, r5
   7c9e8:	ldr	r4, [sp, #4]
   7c9ec:	mov	r0, r4
   7c9f0:	bl	35210 <fputs@plt+0x24078>
   7c9f4:	ldr	r1, [sp, #36]	; 0x24
   7c9f8:	mov	r0, r4
   7c9fc:	bl	1fc00 <fputs@plt+0xea68>
   7ca00:	mov	r1, r5
   7ca04:	mov	r0, r4
   7ca08:	bl	21a90 <fputs@plt+0x108f8>
   7ca0c:	add	sp, sp, #44	; 0x2c
   7ca10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ca14:	mov	r2, r7
   7ca18:	ldr	r1, [sp, #12]
   7ca1c:	ldr	r0, [sp, #4]
   7ca20:	bl	18534 <fputs@plt+0x739c>
   7ca24:	subs	r7, r0, #0
   7ca28:	beq	7cbd4 <fputs@plt+0x6ba3c>
   7ca2c:	ldr	r3, [r7, #12]
   7ca30:	cmp	r3, #0
   7ca34:	beq	7ca54 <fputs@plt+0x6b8bc>
   7ca38:	mov	r3, r5
   7ca3c:	mov	ip, r5
   7ca40:	mov	r1, r5
   7ca44:	mov	r2, #0
   7ca48:	mov	r0, r2
   7ca4c:	mov	r7, r2
   7ca50:	b	7c998 <fputs@plt+0x6b800>
   7ca54:	ldr	r3, [sp, #8]
   7ca58:	cmp	r3, #0
   7ca5c:	beq	7cbec <fputs@plt+0x6ba54>
   7ca60:	ldrsh	r3, [r7, #34]	; 0x22
   7ca64:	str	r3, [sp, #28]
   7ca68:	cmp	r3, #0
   7ca6c:	ble	7cc78 <fputs@plt+0x6bae0>
   7ca70:	ldr	r2, [r7, #4]
   7ca74:	mov	r8, r5
   7ca78:	str	r5, [sp, #20]
   7ca7c:	str	r7, [sp, #24]
   7ca80:	mov	r7, r2
   7ca84:	mov	r5, r2
   7ca88:	str	fp, [sp, #80]	; 0x50
   7ca8c:	mov	fp, r3
   7ca90:	str	r5, [sp, #16]
   7ca94:	ldr	r1, [sp, #8]
   7ca98:	ldr	r0, [r7, r8, lsl #4]
   7ca9c:	bl	13ec8 <fputs@plt+0x2d30>
   7caa0:	cmp	r0, #0
   7caa4:	beq	7caec <fputs@plt+0x6b954>
   7caa8:	add	r8, r8, #1
   7caac:	add	r5, r5, #16
   7cab0:	cmp	r8, fp
   7cab4:	bne	7ca90 <fputs@plt+0x6b8f8>
   7cab8:	ldr	r5, [sp, #20]
   7cabc:	ldr	r7, [sp, #24]
   7cac0:	ldr	fp, [sp, #80]	; 0x50
   7cac4:	ldrb	r3, [r7, #42]	; 0x2a
   7cac8:	tst	r3, #32
   7cacc:	beq	7cb5c <fputs@plt+0x6b9c4>
   7cad0:	mov	r3, r5
   7cad4:	mov	ip, r5
   7cad8:	mov	r1, r5
   7cadc:	mov	r2, #0
   7cae0:	mov	r0, r2
   7cae4:	mov	r7, r2
   7cae8:	b	7c998 <fputs@plt+0x6b800>
   7caec:	ldr	r5, [sp, #20]
   7caf0:	ldr	r7, [sp, #24]
   7caf4:	mov	r1, r0
   7caf8:	ldr	fp, [sp, #80]	; 0x50
   7cafc:	ldr	r3, [sp, #28]
   7cb00:	cmp	r3, r8
   7cb04:	beq	7cac4 <fputs@plt+0x6b92c>
   7cb08:	ldr	r3, [sp, #16]
   7cb0c:	cmp	r3, #0
   7cb10:	beq	7cc34 <fputs@plt+0x6ba9c>
   7cb14:	mov	r1, #0
   7cb18:	mov	r0, r3
   7cb1c:	bl	1b5c0 <fputs@plt+0xa428>
   7cb20:	ldr	r3, [sp, #16]
   7cb24:	ldr	r2, [r3, #8]
   7cb28:	ldrb	r1, [r3, #12]
   7cb2c:	adds	r1, r1, #0
   7cb30:	movne	r1, #1
   7cb34:	ldrb	ip, [r3, #15]
   7cb38:	and	ip, ip, #1
   7cb3c:	ldrsh	r3, [r7, #32]
   7cb40:	cmp	r3, r8
   7cb44:	beq	7cba8 <fputs@plt+0x6ba10>
   7cb48:	mov	r3, r5
   7cb4c:	cmp	r2, #0
   7cb50:	ldr	lr, [pc, #328]	; 7cca0 <fputs@plt+0x6bb08>
   7cb54:	moveq	r2, lr
   7cb58:	b	7c998 <fputs@plt+0x6b800>
   7cb5c:	ldr	r0, [sp, #8]
   7cb60:	bl	180d0 <fputs@plt+0x6f38>
   7cb64:	subs	r1, r0, #0
   7cb68:	beq	7cc04 <fputs@plt+0x6ba6c>
   7cb6c:	ldrsh	r8, [r7, #32]
   7cb70:	cmp	r8, #0
   7cb74:	blt	7cc1c <fputs@plt+0x6ba84>
   7cb78:	ldr	r3, [r7, #4]
   7cb7c:	adds	r8, r3, r8, lsl #4
   7cb80:	beq	7cbbc <fputs@plt+0x6ba24>
   7cb84:	mov	r1, #0
   7cb88:	mov	r0, r8
   7cb8c:	bl	1b5c0 <fputs@plt+0xa428>
   7cb90:	ldr	r2, [r8, #8]
   7cb94:	ldrb	r1, [r8, #12]
   7cb98:	adds	r1, r1, #0
   7cb9c:	movne	r1, #1
   7cba0:	ldrb	ip, [r8, #15]
   7cba4:	and	ip, ip, #1
   7cba8:	ldrb	r3, [r7, #42]	; 0x2a
   7cbac:	tst	r3, #8
   7cbb0:	movne	r3, #1
   7cbb4:	bne	7cb4c <fputs@plt+0x6b9b4>
   7cbb8:	b	7cb48 <fputs@plt+0x6b9b0>
   7cbbc:	mov	r3, r5
   7cbc0:	mov	r1, r5
   7cbc4:	mov	ip, #1
   7cbc8:	ldr	r2, [pc, #208]	; 7cca0 <fputs@plt+0x6bb08>
   7cbcc:	ldr	r0, [pc, #208]	; 7cca4 <fputs@plt+0x6bb0c>
   7cbd0:	b	7c998 <fputs@plt+0x6b800>
   7cbd4:	mov	r3, r5
   7cbd8:	mov	ip, r5
   7cbdc:	mov	r1, r5
   7cbe0:	mov	r2, #0
   7cbe4:	mov	r0, r2
   7cbe8:	b	7c998 <fputs@plt+0x6b800>
   7cbec:	mov	r3, r5
   7cbf0:	mov	r1, r5
   7cbf4:	mov	ip, #1
   7cbf8:	ldr	r2, [pc, #160]	; 7cca0 <fputs@plt+0x6bb08>
   7cbfc:	ldr	r0, [pc, #160]	; 7cca4 <fputs@plt+0x6bb0c>
   7cc00:	b	7c998 <fputs@plt+0x6b800>
   7cc04:	mov	r3, r1
   7cc08:	mov	ip, r1
   7cc0c:	mov	r2, #0
   7cc10:	mov	r0, r2
   7cc14:	mov	r7, r2
   7cc18:	b	7c998 <fputs@plt+0x6b800>
   7cc1c:	mov	r3, r5
   7cc20:	mov	r1, r5
   7cc24:	mov	ip, #1
   7cc28:	ldr	r2, [pc, #112]	; 7cca0 <fputs@plt+0x6bb08>
   7cc2c:	ldr	r0, [pc, #112]	; 7cca4 <fputs@plt+0x6bb0c>
   7cc30:	b	7c998 <fputs@plt+0x6b800>
   7cc34:	mov	r3, r0
   7cc38:	mov	ip, #1
   7cc3c:	ldr	r2, [pc, #92]	; 7cca0 <fputs@plt+0x6bb08>
   7cc40:	ldr	r0, [pc, #92]	; 7cca4 <fputs@plt+0x6bb0c>
   7cc44:	b	7c998 <fputs@plt+0x6b800>
   7cc48:	ldr	r1, [sp, #36]	; 0x24
   7cc4c:	ldr	r4, [sp, #4]
   7cc50:	mov	r0, r4
   7cc54:	bl	1fc00 <fputs@plt+0xea68>
   7cc58:	ldr	r3, [sp, #8]
   7cc5c:	ldr	r2, [sp, #12]
   7cc60:	ldr	r1, [pc, #64]	; 7cca8 <fputs@plt+0x6bb10>
   7cc64:	mov	r0, r4
   7cc68:	bl	3db1c <fputs@plt+0x2c984>
   7cc6c:	str	r0, [sp, #36]	; 0x24
   7cc70:	mov	r5, #1
   7cc74:	b	7c9cc <fputs@plt+0x6b834>
   7cc78:	ldr	r3, [sp, #28]
   7cc7c:	cmp	r3, #0
   7cc80:	beq	7cac4 <fputs@plt+0x6b92c>
   7cc84:	mov	r3, r5
   7cc88:	mov	r1, r5
   7cc8c:	mov	ip, #1
   7cc90:	ldr	r2, [pc, #8]	; 7cca0 <fputs@plt+0x6bb08>
   7cc94:	ldr	r0, [pc, #8]	; 7cca4 <fputs@plt+0x6bb0c>
   7cc98:	b	7c998 <fputs@plt+0x6b800>
   7cc9c:	andeq	r4, r8, ip, asr pc
   7cca0:	andeq	r2, r8, ip, lsr #3
   7cca4:	andeq	lr, r7, ip, lsl sp
   7cca8:	andeq	r8, r8, r4, lsr #10
   7ccac:	push	{r4, r5, r6, r7, r8, r9, lr}
   7ccb0:	sub	sp, sp, #44	; 0x2c
   7ccb4:	mov	r9, r0
   7ccb8:	mov	r4, r1
   7ccbc:	mov	r8, r2
   7ccc0:	mov	r6, r3
   7ccc4:	ldr	r7, [sp, #72]	; 0x48
   7ccc8:	ldr	r5, [sp, #76]	; 0x4c
   7cccc:	mov	r3, #0
   7ccd0:	str	r3, [r2]
   7ccd4:	cmp	r7, r3
   7ccd8:	strne	r3, [r7]
   7ccdc:	cmp	r6, #0
   7cce0:	movne	r3, #0
   7cce4:	strne	r3, [r6]
   7cce8:	cmp	r5, #0
   7ccec:	movne	r3, #0
   7ccf0:	strne	r3, [r5]
   7ccf4:	mov	r3, #0
   7ccf8:	str	r3, [sp, #16]
   7ccfc:	str	r3, [sp, #24]
   7cd00:	str	r3, [sp, #28]
   7cd04:	mov	r2, #1
   7cd08:	str	r2, [sp, #32]
   7cd0c:	mov	r2, #20
   7cd10:	str	r2, [sp, #20]
   7cd14:	str	r3, [sp, #36]	; 0x24
   7cd18:	mov	r0, #80	; 0x50
   7cd1c:	mov	r1, #0
   7cd20:	bl	29014 <fputs@plt+0x17e7c>
   7cd24:	str	r0, [sp, #12]
   7cd28:	cmp	r0, #0
   7cd2c:	moveq	r4, #7
   7cd30:	streq	r4, [r9, #52]	; 0x34
   7cd34:	beq	7cdb8 <fputs@plt+0x6bc20>
   7cd38:	mov	r3, #0
   7cd3c:	str	r3, [r0]
   7cd40:	str	r5, [sp]
   7cd44:	add	r3, sp, #12
   7cd48:	ldr	r2, [pc, #260]	; 7ce54 <fputs@plt+0x6bcbc>
   7cd4c:	mov	r1, r4
   7cd50:	mov	r0, r9
   7cd54:	bl	68ba4 <fputs@plt+0x57a0c>
   7cd58:	mov	r4, r0
   7cd5c:	ldr	r2, [sp, #32]
   7cd60:	ldr	r3, [sp, #12]
   7cd64:	str	r2, [r3]
   7cd68:	uxtb	r3, r0
   7cd6c:	cmp	r3, #4
   7cd70:	beq	7cdc4 <fputs@plt+0x6bc2c>
   7cd74:	ldr	r0, [sp, #16]
   7cd78:	bl	1fb70 <fputs@plt+0xe9d8>
   7cd7c:	cmp	r4, #0
   7cd80:	bne	7ce10 <fputs@plt+0x6bc78>
   7cd84:	ldr	r2, [sp, #32]
   7cd88:	ldr	r3, [sp, #20]
   7cd8c:	cmp	r3, r2
   7cd90:	bhi	7ce20 <fputs@plt+0x6bc88>
   7cd94:	ldr	r3, [sp, #12]
   7cd98:	add	r3, r3, #4
   7cd9c:	str	r3, [r8]
   7cda0:	cmp	r7, #0
   7cda4:	ldrne	r3, [sp, #28]
   7cda8:	strne	r3, [r7]
   7cdac:	cmp	r6, #0
   7cdb0:	ldrne	r3, [sp, #24]
   7cdb4:	strne	r3, [r6]
   7cdb8:	mov	r0, r4
   7cdbc:	add	sp, sp, #44	; 0x2c
   7cdc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   7cdc4:	ldr	r0, [sp, #12]
   7cdc8:	add	r0, r0, #4
   7cdcc:	bl	27f00 <fputs@plt+0x16d68>
   7cdd0:	ldr	r3, [sp, #16]
   7cdd4:	cmp	r3, #0
   7cdd8:	beq	7ce04 <fputs@plt+0x6bc6c>
   7cddc:	cmp	r5, #0
   7cde0:	beq	7cdfc <fputs@plt+0x6bc64>
   7cde4:	ldr	r0, [r5]
   7cde8:	bl	1fb70 <fputs@plt+0xe9d8>
   7cdec:	ldr	r1, [sp, #16]
   7cdf0:	ldr	r0, [pc, #96]	; 7ce58 <fputs@plt+0x6bcc0>
   7cdf4:	bl	406dc <fputs@plt+0x2f544>
   7cdf8:	str	r0, [r5]
   7cdfc:	ldr	r0, [sp, #16]
   7ce00:	bl	1fb70 <fputs@plt+0xe9d8>
   7ce04:	ldr	r4, [sp, #36]	; 0x24
   7ce08:	str	r4, [r9, #52]	; 0x34
   7ce0c:	b	7cdb8 <fputs@plt+0x6bc20>
   7ce10:	ldr	r0, [sp, #12]
   7ce14:	add	r0, r0, #4
   7ce18:	bl	27f00 <fputs@plt+0x16d68>
   7ce1c:	b	7cdb8 <fputs@plt+0x6bc20>
   7ce20:	lsl	r2, r2, #2
   7ce24:	mov	r3, #0
   7ce28:	ldr	r0, [sp, #12]
   7ce2c:	bl	29078 <fputs@plt+0x17ee0>
   7ce30:	cmp	r0, #0
   7ce34:	strne	r0, [sp, #12]
   7ce38:	bne	7cd94 <fputs@plt+0x6bbfc>
   7ce3c:	ldr	r0, [sp, #12]
   7ce40:	add	r0, r0, #4
   7ce44:	bl	27f00 <fputs@plt+0x16d68>
   7ce48:	mov	r4, #7
   7ce4c:	str	r4, [r9, #52]	; 0x34
   7ce50:	b	7cdb8 <fputs@plt+0x6bc20>
   7ce54:	andeq	r0, r4, r0, ror #26
   7ce58:	andeq	r4, r8, ip, asr pc
   7ce5c:	subs	ip, r2, #0
   7ce60:	beq	7ced8 <fputs@plt+0x6bd40>
   7ce64:	push	{r4, r5, lr}
   7ce68:	sub	sp, sp, #20
   7ce6c:	mov	r5, r1
   7ce70:	mov	r4, r0
   7ce74:	mov	r3, #0
   7ce78:	str	r3, [sp]
   7ce7c:	add	r3, sp, #12
   7ce80:	mvn	r2, #0
   7ce84:	mov	r1, ip
   7ce88:	bl	79714 <fputs@plt+0x6857c>
   7ce8c:	cmp	r0, #0
   7ce90:	bne	7ceb4 <fputs@plt+0x6bd1c>
   7ce94:	ldr	r0, [sp, #12]
   7ce98:	bl	67e10 <fputs@plt+0x56c78>
   7ce9c:	mov	r2, r5
   7cea0:	ldr	r1, [sp, #12]
   7cea4:	mov	r0, r4
   7cea8:	bl	505a8 <fputs@plt+0x3f410>
   7ceac:	add	sp, sp, #20
   7ceb0:	pop	{r4, r5, pc}
   7ceb4:	mov	r0, r4
   7ceb8:	bl	50538 <fputs@plt+0x3f3a0>
   7cebc:	mov	r2, r0
   7cec0:	mov	r1, r4
   7cec4:	mov	r0, r5
   7cec8:	bl	210d8 <fputs@plt+0xff40>
   7cecc:	mov	r0, r4
   7ced0:	bl	50678 <fputs@plt+0x3f4e0>
   7ced4:	b	7ceac <fputs@plt+0x6bd14>
   7ced8:	mov	r0, #7
   7cedc:	bx	lr
   7cee0:	push	{r4, r5, r6, r7, lr}
   7cee4:	sub	sp, sp, #20
   7cee8:	mov	r5, r0
   7ceec:	mov	r6, r1
   7cef0:	mov	r1, r2
   7cef4:	mov	r3, #0
   7cef8:	str	r3, [sp]
   7cefc:	add	r3, sp, #12
   7cf00:	mvn	r2, #0
   7cf04:	bl	79714 <fputs@plt+0x6857c>
   7cf08:	subs	r4, r0, #0
   7cf0c:	moveq	r7, #0
   7cf10:	bne	7cf70 <fputs@plt+0x6bdd8>
   7cf14:	ldr	r0, [sp, #12]
   7cf18:	bl	67e10 <fputs@plt+0x56c78>
   7cf1c:	cmp	r0, #100	; 0x64
   7cf20:	bne	7cf5c <fputs@plt+0x6bdc4>
   7cf24:	mov	r1, r7
   7cf28:	ldr	r0, [sp, #12]
   7cf2c:	bl	2ef50 <fputs@plt+0x1ddb8>
   7cf30:	mov	r2, r0
   7cf34:	mov	r1, r6
   7cf38:	mov	r0, r5
   7cf3c:	bl	7ce5c <fputs@plt+0x6bcc4>
   7cf40:	subs	r4, r0, #0
   7cf44:	beq	7cf14 <fputs@plt+0x6bd7c>
   7cf48:	mov	r2, r6
   7cf4c:	ldr	r1, [sp, #12]
   7cf50:	mov	r0, r5
   7cf54:	bl	505a8 <fputs@plt+0x3f410>
   7cf58:	b	7cf70 <fputs@plt+0x6bdd8>
   7cf5c:	mov	r2, r6
   7cf60:	ldr	r1, [sp, #12]
   7cf64:	mov	r0, r5
   7cf68:	bl	505a8 <fputs@plt+0x3f410>
   7cf6c:	mov	r4, r0
   7cf70:	mov	r0, r4
   7cf74:	add	sp, sp, #20
   7cf78:	pop	{r4, r5, r6, r7, pc}
   7cf7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7cf80:	sub	sp, sp, #32
   7cf84:	mov	sl, r0
   7cf88:	mov	r4, r2
   7cf8c:	ldr	r3, [r0]
   7cf90:	ldr	r7, [r3, #32]
   7cf94:	mov	r3, #0
   7cf98:	str	r3, [sp, #28]
   7cf9c:	str	r3, [sp, #24]
   7cfa0:	str	r3, [sp, #16]
   7cfa4:	ldr	r0, [r2]
   7cfa8:	bl	2ec10 <fputs@plt+0x1da78>
   7cfac:	mov	r9, r0
   7cfb0:	ldr	r0, [r4, #4]
   7cfb4:	bl	2ec10 <fputs@plt+0x1da78>
   7cfb8:	ldr	r3, [pc, #1100]	; 7d40c <fputs@plt+0x6c274>
   7cfbc:	cmp	r9, #0
   7cfc0:	moveq	r9, r3
   7cfc4:	subs	r5, r0, #0
   7cfc8:	cmp	r0, #0
   7cfcc:	moveq	r5, r3
   7cfd0:	ldr	r6, [r7, #20]
   7cfd4:	ldr	r2, [r7, #120]	; 0x78
   7cfd8:	add	r3, r2, #2
   7cfdc:	cmp	r6, r3
   7cfe0:	bge	7d0c8 <fputs@plt+0x6bf30>
   7cfe4:	ldrb	r3, [r7, #67]	; 0x43
   7cfe8:	cmp	r3, #0
   7cfec:	beq	7d104 <fputs@plt+0x6bf6c>
   7cff0:	cmp	r6, #0
   7cff4:	ldrgt	r8, [r7, #16]
   7cff8:	movgt	r4, #0
   7cffc:	ble	7d020 <fputs@plt+0x6be88>
   7d000:	mov	r1, r5
   7d004:	ldr	r0, [r8, r4, lsl #4]
   7d008:	bl	13ec8 <fputs@plt+0x2d30>
   7d00c:	cmp	r0, #0
   7d010:	beq	7d118 <fputs@plt+0x6bf80>
   7d014:	add	r4, r4, #1
   7d018:	cmp	r6, r4
   7d01c:	bne	7d000 <fputs@plt+0x6be68>
   7d020:	ldr	r1, [r7, #16]
   7d024:	add	r3, r7, #392	; 0x188
   7d028:	cmp	r1, r3
   7d02c:	beq	7d130 <fputs@plt+0x6bf98>
   7d030:	add	r2, r6, #1
   7d034:	lsl	r2, r2, #4
   7d038:	mov	r3, #0
   7d03c:	mov	r0, r7
   7d040:	bl	29144 <fputs@plt+0x17fac>
   7d044:	cmp	r0, #0
   7d048:	beq	7d0fc <fputs@plt+0x6bf64>
   7d04c:	str	r0, [r7, #16]
   7d050:	ldr	r2, [r7, #20]
   7d054:	add	r4, r0, r2, lsl #4
   7d058:	mov	r3, #0
   7d05c:	str	r3, [r0, r2, lsl #4]
   7d060:	str	r3, [r4, #4]
   7d064:	str	r3, [r4, #8]
   7d068:	str	r3, [r4, #12]
   7d06c:	ldr	r3, [r7, #48]	; 0x30
   7d070:	str	r3, [sp, #20]
   7d074:	ldr	r3, [r7]
   7d078:	ldr	r0, [r3, #16]
   7d07c:	add	r3, sp, #24
   7d080:	str	r3, [sp, #4]
   7d084:	add	r3, sp, #28
   7d088:	str	r3, [sp]
   7d08c:	add	r3, sp, #12
   7d090:	add	r2, sp, #20
   7d094:	mov	r1, r9
   7d098:	bl	40718 <fputs@plt+0x2f580>
   7d09c:	cmp	r0, #0
   7d0a0:	beq	7d19c <fputs@plt+0x6c004>
   7d0a4:	cmp	r0, #7
   7d0a8:	beq	7d190 <fputs@plt+0x6bff8>
   7d0ac:	mvn	r2, #0
   7d0b0:	ldr	r1, [sp, #24]
   7d0b4:	mov	r0, sl
   7d0b8:	bl	299dc <fputs@plt+0x18844>
   7d0bc:	ldr	r0, [sp, #24]
   7d0c0:	bl	1fb70 <fputs@plt+0xe9d8>
   7d0c4:	b	7d0fc <fputs@plt+0x6bf64>
   7d0c8:	ldr	r1, [pc, #832]	; 7d410 <fputs@plt+0x6c278>
   7d0cc:	mov	r0, r7
   7d0d0:	bl	3db1c <fputs@plt+0x2c984>
   7d0d4:	str	r0, [sp, #16]
   7d0d8:	ldr	r1, [sp, #16]
   7d0dc:	cmp	r1, #0
   7d0e0:	beq	7d0fc <fputs@plt+0x6bf64>
   7d0e4:	mvn	r2, #0
   7d0e8:	mov	r0, sl
   7d0ec:	bl	299dc <fputs@plt+0x18844>
   7d0f0:	ldr	r1, [sp, #16]
   7d0f4:	mov	r0, r7
   7d0f8:	bl	1fc00 <fputs@plt+0xea68>
   7d0fc:	add	sp, sp, #32
   7d100:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7d104:	ldr	r1, [pc, #776]	; 7d414 <fputs@plt+0x6c27c>
   7d108:	mov	r0, r7
   7d10c:	bl	3db1c <fputs@plt+0x2c984>
   7d110:	str	r0, [sp, #16]
   7d114:	b	7d0d8 <fputs@plt+0x6bf40>
   7d118:	mov	r2, r5
   7d11c:	ldr	r1, [pc, #756]	; 7d418 <fputs@plt+0x6c280>
   7d120:	mov	r0, r7
   7d124:	bl	3db1c <fputs@plt+0x2c984>
   7d128:	str	r0, [sp, #16]
   7d12c:	b	7d0d8 <fputs@plt+0x6bf40>
   7d130:	mov	r2, #48	; 0x30
   7d134:	mov	r3, #0
   7d138:	mov	r0, r7
   7d13c:	bl	13b5c <fputs@plt+0x29c4>
   7d140:	cmp	r0, #0
   7d144:	beq	7d0fc <fputs@plt+0x6bf64>
   7d148:	ldr	r3, [r7, #16]
   7d14c:	ldr	lr, [r3]
   7d150:	ldr	ip, [r3, #4]
   7d154:	ldr	r1, [r3, #8]
   7d158:	ldr	r2, [r3, #12]
   7d15c:	str	lr, [r0]
   7d160:	str	ip, [r0, #4]
   7d164:	str	r1, [r0, #8]
   7d168:	str	r2, [r0, #12]
   7d16c:	ldr	lr, [r3, #16]
   7d170:	ldr	ip, [r3, #20]
   7d174:	ldr	r1, [r3, #24]
   7d178:	ldr	r2, [r3, #28]
   7d17c:	str	lr, [r0, #16]
   7d180:	str	ip, [r0, #20]
   7d184:	str	r1, [r0, #24]
   7d188:	str	r2, [r0, #28]
   7d18c:	b	7d04c <fputs@plt+0x6beb4>
   7d190:	mov	r0, r7
   7d194:	bl	13af4 <fputs@plt+0x295c>
   7d198:	b	7d0ac <fputs@plt+0x6bf14>
   7d19c:	ldr	r3, [sp, #20]
   7d1a0:	orr	r3, r3, #256	; 0x100
   7d1a4:	str	r3, [sp, #20]
   7d1a8:	str	r3, [sp, #4]
   7d1ac:	mov	r3, #0
   7d1b0:	str	r3, [sp]
   7d1b4:	add	r3, r4, #4
   7d1b8:	mov	r2, r7
   7d1bc:	ldr	r1, [sp, #28]
   7d1c0:	ldr	r0, [sp, #12]
   7d1c4:	bl	51bf0 <fputs@plt+0x40a58>
   7d1c8:	mov	r6, r0
   7d1cc:	ldr	r0, [sp, #28]
   7d1d0:	bl	1fb70 <fputs@plt+0xe9d8>
   7d1d4:	ldr	r3, [r7, #20]
   7d1d8:	add	r3, r3, #1
   7d1dc:	str	r3, [r7, #20]
   7d1e0:	cmp	r6, #19
   7d1e4:	beq	7d2a8 <fputs@plt+0x6c110>
   7d1e8:	cmp	r6, #0
   7d1ec:	beq	7d2c0 <fputs@plt+0x6c128>
   7d1f0:	mov	r3, #3
   7d1f4:	strb	r3, [r4, #8]
   7d1f8:	mov	r1, r5
   7d1fc:	mov	r0, r7
   7d200:	bl	1d600 <fputs@plt+0xc468>
   7d204:	str	r0, [r4]
   7d208:	cmp	r6, #0
   7d20c:	beq	7d3a0 <fputs@plt+0x6c208>
   7d210:	ldr	r4, [r7, #20]
   7d214:	sub	r4, r4, #1
   7d218:	lsl	r5, r4, #4
   7d21c:	ldr	r3, [r7, #16]
   7d220:	add	r3, r3, r5
   7d224:	ldr	r0, [r3, #4]
   7d228:	cmp	r0, #0
   7d22c:	beq	7d250 <fputs@plt+0x6c0b8>
   7d230:	bl	4dafc <fputs@plt+0x3c964>
   7d234:	ldr	r3, [r7, #16]
   7d238:	add	r3, r3, r5
   7d23c:	mov	r2, #0
   7d240:	str	r2, [r3, #4]
   7d244:	ldr	r3, [r7, #16]
   7d248:	add	r5, r3, r5
   7d24c:	str	r2, [r5, #12]
   7d250:	mov	r0, r7
   7d254:	bl	24bdc <fputs@plt+0x13a44>
   7d258:	str	r4, [r7, #20]
   7d25c:	ldr	r3, [pc, #440]	; 7d41c <fputs@plt+0x6c284>
   7d260:	cmp	r6, r3
   7d264:	cmpne	r6, #7
   7d268:	beq	7d3c0 <fputs@plt+0x6c228>
   7d26c:	ldr	r1, [sp, #16]
   7d270:	cmp	r1, #0
   7d274:	beq	7d3f4 <fputs@plt+0x6c25c>
   7d278:	mvn	r2, #0
   7d27c:	mov	r0, sl
   7d280:	bl	299dc <fputs@plt+0x18844>
   7d284:	ldr	r1, [sp, #16]
   7d288:	mov	r0, r7
   7d28c:	bl	1fc00 <fputs@plt+0xea68>
   7d290:	cmp	r6, #0
   7d294:	beq	7d0fc <fputs@plt+0x6bf64>
   7d298:	mov	r1, r6
   7d29c:	mov	r0, sl
   7d2a0:	bl	29d28 <fputs@plt+0x18b90>
   7d2a4:	b	7d0fc <fputs@plt+0x6bf64>
   7d2a8:	ldr	r1, [pc, #368]	; 7d420 <fputs@plt+0x6c288>
   7d2ac:	mov	r0, r7
   7d2b0:	bl	3db1c <fputs@plt+0x2c984>
   7d2b4:	str	r0, [sp, #16]
   7d2b8:	mov	r6, #1
   7d2bc:	b	7d1f0 <fputs@plt+0x6c058>
   7d2c0:	ldr	r1, [r4, #4]
   7d2c4:	mov	r0, r7
   7d2c8:	bl	1f35c <fputs@plt+0xe1c4>
   7d2cc:	str	r0, [r4, #12]
   7d2d0:	cmp	r0, #0
   7d2d4:	moveq	r6, #7
   7d2d8:	beq	7d30c <fputs@plt+0x6c174>
   7d2dc:	ldrb	r3, [r0, #76]	; 0x4c
   7d2e0:	cmp	r3, #0
   7d2e4:	beq	7d30c <fputs@plt+0x6c174>
   7d2e8:	ldrb	r2, [r0, #77]	; 0x4d
   7d2ec:	ldrb	r3, [r7, #66]	; 0x42
   7d2f0:	cmp	r2, r3
   7d2f4:	beq	7d30c <fputs@plt+0x6c174>
   7d2f8:	ldr	r1, [pc, #292]	; 7d424 <fputs@plt+0x6c28c>
   7d2fc:	mov	r0, r7
   7d300:	bl	3db1c <fputs@plt+0x2c984>
   7d304:	str	r0, [sp, #16]
   7d308:	mov	r6, #1
   7d30c:	ldr	r3, [r4, #4]
   7d310:	ldr	r2, [r3, #4]
   7d314:	ldr	r3, [r3]
   7d318:	str	r3, [r2, #4]
   7d31c:	ldr	r3, [r4, #4]
   7d320:	ldr	r3, [r3, #4]
   7d324:	ldrb	r1, [r7, #71]	; 0x47
   7d328:	ldr	r0, [r3]
   7d32c:	bl	16884 <fputs@plt+0x56ec>
   7d330:	ldr	r8, [r4, #4]
   7d334:	ldr	r3, [r7, #16]
   7d338:	mvn	r1, #0
   7d33c:	ldr	r0, [r3, #4]
   7d340:	bl	1e9b0 <fputs@plt+0xd818>
   7d344:	mov	r1, r0
   7d348:	mov	r0, r8
   7d34c:	bl	1e9b0 <fputs@plt+0xd818>
   7d350:	ldr	r2, [r4, #4]
   7d354:	ldr	r1, [r7, #24]
   7d358:	and	r1, r1, #56	; 0x38
   7d35c:	ldr	r3, [r2, #4]
   7d360:	ldr	r2, [r2]
   7d364:	str	r2, [r3, #4]
   7d368:	orr	r1, r1, #3
   7d36c:	ldr	r0, [r3]
   7d370:	bl	162f4 <fputs@plt+0x515c>
   7d374:	mov	r3, #3
   7d378:	strb	r3, [r4, #8]
   7d37c:	mov	r1, r5
   7d380:	mov	r0, r7
   7d384:	bl	1d600 <fputs@plt+0xc468>
   7d388:	str	r0, [r4]
   7d38c:	cmp	r0, #0
   7d390:	cmpeq	r6, #0
   7d394:	moveq	r6, #7
   7d398:	beq	7d210 <fputs@plt+0x6c078>
   7d39c:	b	7d208 <fputs@plt+0x6c070>
   7d3a0:	mov	r0, r7
   7d3a4:	bl	168bc <fputs@plt+0x5724>
   7d3a8:	add	r1, sp, #16
   7d3ac:	mov	r0, r7
   7d3b0:	bl	693e0 <fputs@plt+0x58248>
   7d3b4:	subs	r6, r0, #0
   7d3b8:	beq	7d0fc <fputs@plt+0x6bf64>
   7d3bc:	b	7d210 <fputs@plt+0x6c078>
   7d3c0:	mov	r0, r7
   7d3c4:	bl	13af4 <fputs@plt+0x295c>
   7d3c8:	ldr	r1, [sp, #16]
   7d3cc:	mov	r0, r7
   7d3d0:	bl	1fc00 <fputs@plt+0xea68>
   7d3d4:	ldr	r1, [pc, #76]	; 7d428 <fputs@plt+0x6c290>
   7d3d8:	mov	r0, r7
   7d3dc:	bl	3db1c <fputs@plt+0x2c984>
   7d3e0:	str	r0, [sp, #16]
   7d3e4:	ldr	r1, [sp, #16]
   7d3e8:	cmp	r1, #0
   7d3ec:	bne	7d278 <fputs@plt+0x6c0e0>
   7d3f0:	b	7d298 <fputs@plt+0x6c100>
   7d3f4:	mov	r2, r9
   7d3f8:	ldr	r1, [pc, #44]	; 7d42c <fputs@plt+0x6c294>
   7d3fc:	mov	r0, r7
   7d400:	bl	3db1c <fputs@plt+0x2c984>
   7d404:	str	r0, [sp, #16]
   7d408:	b	7d3e4 <fputs@plt+0x6c24c>
   7d40c:	andeq	lr, r7, r0, lsr #29
   7d410:	andeq	r8, r8, r0, asr #10
   7d414:	andeq	r8, r8, r8, ror #10
   7d418:	muleq	r8, r4, r5
   7d41c:	andeq	r0, r0, sl, lsl #24
   7d420:			; <UNDEFINED> instruction: 0x000885b4
   7d424:	andeq	r6, r8, r0, lsr #30
   7d428:	andeq	r5, r8, r0, lsl r5
   7d42c:	ldrdeq	r8, [r8], -r4
   7d430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d434:	sub	sp, sp, #36	; 0x24
   7d438:	mov	r7, r0
   7d43c:	mov	r6, r1
   7d440:	str	r2, [sp, #12]
   7d444:	mov	r5, r3
   7d448:	mov	r3, #0
   7d44c:	str	r3, [sp, #28]
   7d450:	str	r3, [sp, #24]
   7d454:	str	r3, [r1]
   7d458:	bl	28900 <fputs@plt+0x17768>
   7d45c:	cmp	r0, #0
   7d460:	bne	7d688 <fputs@plt+0x6c4f0>
   7d464:	ldr	r2, [sp, #12]
   7d468:	and	r1, r2, #7
   7d46c:	mov	r3, #70	; 0x46
   7d470:	asr	r3, r3, r1
   7d474:	ands	r3, r3, #1
   7d478:	beq	7d690 <fputs@plt+0x6c4f8>
   7d47c:	ldr	r1, [pc, #1204]	; 7d938 <fputs@plt+0x6c7a0>
   7d480:	ldr	r8, [r1, #4]
   7d484:	cmp	r8, #0
   7d488:	beq	7d4a8 <fputs@plt+0x6c310>
   7d48c:	tst	r2, #32768	; 0x8000
   7d490:	movne	r8, r0
   7d494:	bne	7d4a8 <fputs@plt+0x6c310>
   7d498:	tst	r2, #65536	; 0x10000
   7d49c:	moveq	r3, r1
   7d4a0:	ldreq	r8, [r3, #8]
   7d4a4:	movne	r8, r3
   7d4a8:	tst	r2, #262144	; 0x40000
   7d4ac:	bicne	r2, r2, #131072	; 0x20000
   7d4b0:	strne	r2, [sp, #12]
   7d4b4:	bne	7d4cc <fputs@plt+0x6c334>
   7d4b8:	ldr	r3, [pc, #1144]	; 7d938 <fputs@plt+0x6c7a0>
   7d4bc:	ldr	r3, [r3, #220]	; 0xdc
   7d4c0:	cmp	r3, #0
   7d4c4:	orrne	r2, r2, #131072	; 0x20000
   7d4c8:	strne	r2, [sp, #12]
   7d4cc:	ldr	r3, [pc, #1128]	; 7d93c <fputs@plt+0x6c7a4>
   7d4d0:	ldr	r2, [sp, #12]
   7d4d4:	and	r3, r3, r2
   7d4d8:	str	r3, [sp, #12]
   7d4dc:	mov	r0, #464	; 0x1d0
   7d4e0:	mov	r1, #0
   7d4e4:	bl	1c2dc <fputs@plt+0xb144>
   7d4e8:	subs	r4, r0, #0
   7d4ec:	beq	7d658 <fputs@plt+0x6c4c0>
   7d4f0:	cmp	r8, #0
   7d4f4:	movne	r3, #8
   7d4f8:	strne	r3, [r4, #12]
   7d4fc:	mov	r3, #255	; 0xff
   7d500:	str	r3, [r4, #56]	; 0x38
   7d504:	mov	r3, #2
   7d508:	str	r3, [r4, #20]
   7d50c:	ldr	r3, [pc, #1068]	; 7d940 <fputs@plt+0x6c7a8>
   7d510:	str	r3, [r4, #80]	; 0x50
   7d514:	add	r3, r4, #392	; 0x188
   7d518:	str	r3, [r4, #16]
   7d51c:	ldr	r3, [pc, #1056]	; 7d944 <fputs@plt+0x6c7ac>
   7d520:	add	r9, r3, #3856	; 0xf10
   7d524:	add	ip, r4, #92	; 0x5c
   7d528:	add	r8, r3, #3904	; 0xf40
   7d52c:	mov	lr, r9
   7d530:	ldm	lr!, {r0, r1, r2, r3}
   7d534:	str	r0, [ip]
   7d538:	str	r1, [ip, #4]
   7d53c:	str	r2, [ip, #8]
   7d540:	str	r3, [ip, #12]
   7d544:	mov	r9, lr
   7d548:	add	ip, ip, #16
   7d54c:	cmp	lr, r8
   7d550:	bne	7d52c <fputs@plt+0x6c394>
   7d554:	mov	r8, #0
   7d558:	str	r8, [r4, #136]	; 0x88
   7d55c:	mov	r9, #1
   7d560:	strb	r9, [r4, #67]	; 0x43
   7d564:	mvn	r3, #0
   7d568:	strb	r3, [r4, #72]	; 0x48
   7d56c:	ldr	r3, [pc, #964]	; 7d938 <fputs@plt+0x6c7a0>
   7d570:	ldrd	r2, [r3, #176]	; 0xb0
   7d574:	strd	r2, [r4, #40]	; 0x28
   7d578:	str	r8, [r4, #76]	; 0x4c
   7d57c:	mvn	r3, #-2147483648	; 0x80000000
   7d580:	str	r3, [r4, #140]	; 0x8c
   7d584:	ldr	r3, [r4, #24]
   7d588:	orr	r3, r3, #9437184	; 0x900000
   7d58c:	orr	r3, r3, #96	; 0x60
   7d590:	str	r3, [r4, #24]
   7d594:	str	r8, [r4, #372]	; 0x174
   7d598:	str	r8, [r4, #368]	; 0x170
   7d59c:	str	r8, [r4, #364]	; 0x16c
   7d5a0:	str	r8, [r4, #376]	; 0x178
   7d5a4:	str	r8, [r4, #328]	; 0x148
   7d5a8:	str	r8, [r4, #324]	; 0x144
   7d5ac:	str	r8, [r4, #320]	; 0x140
   7d5b0:	str	r8, [r4, #332]	; 0x14c
   7d5b4:	ldr	fp, [pc, #908]	; 7d948 <fputs@plt+0x6c7b0>
   7d5b8:	str	r8, [sp, #4]
   7d5bc:	ldr	sl, [pc, #904]	; 7d94c <fputs@plt+0x6c7b4>
   7d5c0:	str	sl, [sp]
   7d5c4:	mov	r3, r8
   7d5c8:	mov	r2, r9
   7d5cc:	mov	r1, fp
   7d5d0:	mov	r0, r4
   7d5d4:	bl	354fc <fputs@plt+0x24364>
   7d5d8:	str	r8, [sp, #4]
   7d5dc:	str	sl, [sp]
   7d5e0:	mov	r3, r8
   7d5e4:	mov	r2, #3
   7d5e8:	mov	r1, fp
   7d5ec:	mov	r0, r4
   7d5f0:	bl	354fc <fputs@plt+0x24364>
   7d5f4:	str	r8, [sp, #4]
   7d5f8:	str	sl, [sp]
   7d5fc:	mov	r3, r8
   7d600:	mov	r2, #2
   7d604:	mov	r1, fp
   7d608:	mov	r0, r4
   7d60c:	bl	354fc <fputs@plt+0x24364>
   7d610:	str	r8, [sp, #4]
   7d614:	ldr	r3, [pc, #820]	; 7d950 <fputs@plt+0x6c7b8>
   7d618:	str	r3, [sp]
   7d61c:	mov	r3, r8
   7d620:	mov	r2, r9
   7d624:	ldr	r1, [pc, #808]	; 7d954 <fputs@plt+0x6c7bc>
   7d628:	mov	r0, r4
   7d62c:	bl	354fc <fputs@plt+0x24364>
   7d630:	str	r8, [sp, #4]
   7d634:	str	sl, [sp]
   7d638:	mov	r3, r9
   7d63c:	mov	r2, r9
   7d640:	ldr	r1, [pc, #784]	; 7d958 <fputs@plt+0x6c7c0>
   7d644:	mov	r0, r4
   7d648:	bl	354fc <fputs@plt+0x24364>
   7d64c:	ldrb	r3, [r4, #69]	; 0x45
   7d650:	cmp	r3, r8
   7d654:	beq	7d69c <fputs@plt+0x6c504>
   7d658:	mov	r0, r4
   7d65c:	bl	50678 <fputs@plt+0x3f4e0>
   7d660:	mov	r5, r0
   7d664:	cmp	r0, #7
   7d668:	beq	7d908 <fputs@plt+0x6c770>
   7d66c:	cmp	r0, #0
   7d670:	ldrne	r3, [pc, #740]	; 7d95c <fputs@plt+0x6c7c4>
   7d674:	strne	r3, [r4, #80]	; 0x50
   7d678:	str	r4, [r6]
   7d67c:	ldr	r0, [sp, #28]
   7d680:	bl	1fb70 <fputs@plt+0xe9d8>
   7d684:	uxtb	r0, r5
   7d688:	add	sp, sp, #36	; 0x24
   7d68c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d690:	ldr	r0, [pc, #712]	; 7d960 <fputs@plt+0x6c7c8>
   7d694:	bl	31a8c <fputs@plt+0x208f4>
   7d698:	b	7d688 <fputs@plt+0x6c4f0>
   7d69c:	mov	r3, r8
   7d6a0:	mov	r2, fp
   7d6a4:	mov	r1, r9
   7d6a8:	mov	r0, r4
   7d6ac:	bl	24c7c <fputs@plt+0x13ae4>
   7d6b0:	str	r0, [r4, #8]
   7d6b4:	add	r2, sp, #32
   7d6b8:	ldr	r3, [r2, #-20]!	; 0xffffffec
   7d6bc:	str	r3, [r4, #48]	; 0x30
   7d6c0:	add	r3, sp, #24
   7d6c4:	str	r3, [sp, #4]
   7d6c8:	add	r3, sp, #28
   7d6cc:	str	r3, [sp]
   7d6d0:	mov	r3, r4
   7d6d4:	mov	r1, r7
   7d6d8:	mov	r0, r5
   7d6dc:	bl	40718 <fputs@plt+0x2f580>
   7d6e0:	subs	r5, r0, #0
   7d6e4:	beq	7d72c <fputs@plt+0x6c594>
   7d6e8:	cmp	r5, #7
   7d6ec:	beq	7d720 <fputs@plt+0x6c588>
   7d6f0:	ldr	r2, [sp, #24]
   7d6f4:	mov	r3, r2
   7d6f8:	ldr	r1, [pc, #612]	; 7d964 <fputs@plt+0x6c7cc>
   7d6fc:	cmp	r2, #0
   7d700:	movne	r2, r1
   7d704:	moveq	r2, #0
   7d708:	mov	r1, r5
   7d70c:	mov	r0, r4
   7d710:	bl	35210 <fputs@plt+0x24078>
   7d714:	ldr	r0, [sp, #24]
   7d718:	bl	1fb70 <fputs@plt+0xe9d8>
   7d71c:	b	7d658 <fputs@plt+0x6c4c0>
   7d720:	mov	r0, r4
   7d724:	bl	13af4 <fputs@plt+0x295c>
   7d728:	b	7d6f0 <fputs@plt+0x6c558>
   7d72c:	ldr	r3, [r4, #16]
   7d730:	ldr	r0, [r4]
   7d734:	ldr	r2, [sp, #12]
   7d738:	orr	r2, r2, #256	; 0x100
   7d73c:	str	r2, [sp, #4]
   7d740:	mov	r2, #0
   7d744:	str	r2, [sp]
   7d748:	add	r3, r3, #4
   7d74c:	mov	r2, r4
   7d750:	ldr	r1, [sp, #28]
   7d754:	bl	51bf0 <fputs@plt+0x40a58>
   7d758:	cmp	r0, #0
   7d75c:	beq	7d77c <fputs@plt+0x6c5e4>
   7d760:	ldr	r1, [pc, #512]	; 7d968 <fputs@plt+0x6c7d0>
   7d764:	cmp	r0, r1
   7d768:	movne	r1, r0
   7d76c:	moveq	r1, #7
   7d770:	mov	r0, r4
   7d774:	bl	21a4c <fputs@plt+0x108b4>
   7d778:	b	7d658 <fputs@plt+0x6c4c0>
   7d77c:	ldr	r3, [r4, #16]
   7d780:	ldr	r3, [r3, #4]
   7d784:	ldr	r2, [r3, #4]
   7d788:	ldr	r3, [r3]
   7d78c:	str	r3, [r2, #4]
   7d790:	ldr	r5, [r4, #16]
   7d794:	ldr	r1, [r5, #4]
   7d798:	mov	r0, r4
   7d79c:	bl	1f35c <fputs@plt+0xe1c4>
   7d7a0:	str	r0, [r5, #12]
   7d7a4:	ldrb	r3, [r4, #69]	; 0x45
   7d7a8:	cmp	r3, #0
   7d7ac:	ldreq	r3, [r4, #16]
   7d7b0:	ldreq	r3, [r3, #12]
   7d7b4:	ldrbeq	r3, [r3, #77]	; 0x4d
   7d7b8:	strbeq	r3, [r4, #66]	; 0x42
   7d7bc:	ldr	r5, [r4, #16]
   7d7c0:	mov	r1, #0
   7d7c4:	mov	r0, r4
   7d7c8:	bl	1f35c <fputs@plt+0xe1c4>
   7d7cc:	str	r0, [r5, #28]
   7d7d0:	ldr	r3, [r4, #16]
   7d7d4:	ldr	r2, [pc, #400]	; 7d96c <fputs@plt+0x6c7d4>
   7d7d8:	str	r2, [r3]
   7d7dc:	ldr	r3, [r4, #16]
   7d7e0:	mov	r2, #3
   7d7e4:	strb	r2, [r3, #8]
   7d7e8:	ldr	r3, [r4, #16]
   7d7ec:	ldr	r2, [pc, #380]	; 7d970 <fputs@plt+0x6c7d8>
   7d7f0:	str	r2, [r3, #16]
   7d7f4:	ldr	r3, [r4, #16]
   7d7f8:	mov	r2, #1
   7d7fc:	strb	r2, [r3, #24]
   7d800:	ldr	r3, [pc, #364]	; 7d974 <fputs@plt+0x6c7dc>
   7d804:	str	r3, [r4, #80]	; 0x50
   7d808:	ldrb	r3, [r4, #69]	; 0x45
   7d80c:	cmp	r3, #0
   7d810:	bne	7d658 <fputs@plt+0x6c4c0>
   7d814:	mov	r1, #0
   7d818:	mov	r0, r4
   7d81c:	bl	21a4c <fputs@plt+0x108b4>
   7d820:	mov	r2, #2
   7d824:	ldr	r1, [pc, #332]	; 7d978 <fputs@plt+0x6c7e0>
   7d828:	mov	r0, r4
   7d82c:	bl	502f4 <fputs@plt+0x3f15c>
   7d830:	cmp	r0, #7
   7d834:	beq	7d878 <fputs@plt+0x6c6e0>
   7d838:	mov	r0, r4
   7d83c:	bl	50678 <fputs@plt+0x3f4e0>
   7d840:	subs	r1, r0, #0
   7d844:	beq	7d884 <fputs@plt+0x6c6ec>
   7d848:	mov	r0, r4
   7d84c:	bl	21a4c <fputs@plt+0x108b4>
   7d850:	ldr	r2, [pc, #224]	; 7d938 <fputs@plt+0x6c7a0>
   7d854:	ldr	r3, [r2, #32]
   7d858:	ldr	r2, [r2, #28]
   7d85c:	mov	r1, #0
   7d860:	mov	r0, r4
   7d864:	bl	257b8 <fputs@plt+0x14620>
   7d868:	mov	r1, #1000	; 0x3e8
   7d86c:	mov	r0, r4
   7d870:	bl	503d4 <fputs@plt+0x3f23c>
   7d874:	b	7d658 <fputs@plt+0x6c4c0>
   7d878:	mov	r0, r4
   7d87c:	bl	13af4 <fputs@plt+0x295c>
   7d880:	b	7d838 <fputs@plt+0x6c6a0>
   7d884:	ldr	r3, [pc, #240]	; 7d97c <fputs@plt+0x6c7e4>
   7d888:	ldr	r3, [r3, #340]	; 0x154
   7d88c:	cmp	r3, #0
   7d890:	beq	7d924 <fputs@plt+0x6c78c>
   7d894:	mov	r5, #0
   7d898:	ldr	r7, [pc, #220]	; 7d97c <fputs@plt+0x6c7e4>
   7d89c:	mov	r9, r5
   7d8a0:	ldr	r8, [pc, #216]	; 7d980 <fputs@plt+0x6c7e8>
   7d8a4:	ldr	r3, [r7, #340]	; 0x154
   7d8a8:	cmp	r5, r3
   7d8ac:	bcs	7d918 <fputs@plt+0x6c780>
   7d8b0:	ldr	r3, [r7, #344]	; 0x158
   7d8b4:	ldr	r3, [r3, r5, lsl #2]
   7d8b8:	str	r9, [sp, #20]
   7d8bc:	cmp	r3, #0
   7d8c0:	beq	7d8dc <fputs@plt+0x6c744>
   7d8c4:	mov	r2, r8
   7d8c8:	add	r1, sp, #20
   7d8cc:	mov	r0, r4
   7d8d0:	blx	r3
   7d8d4:	subs	r1, r0, #0
   7d8d8:	bne	7d8ec <fputs@plt+0x6c754>
   7d8dc:	ldr	r0, [sp, #20]
   7d8e0:	bl	1fb70 <fputs@plt+0xe9d8>
   7d8e4:	add	r5, r5, #1
   7d8e8:	b	7d8a4 <fputs@plt+0x6c70c>
   7d8ec:	ldr	r3, [sp, #20]
   7d8f0:	ldr	r2, [pc, #140]	; 7d984 <fputs@plt+0x6c7ec>
   7d8f4:	mov	r0, r4
   7d8f8:	bl	35210 <fputs@plt+0x24078>
   7d8fc:	ldr	r0, [sp, #20]
   7d900:	bl	1fb70 <fputs@plt+0xe9d8>
   7d904:	b	7d924 <fputs@plt+0x6c78c>
   7d908:	mov	r0, r4
   7d90c:	bl	50094 <fputs@plt+0x3eefc>
   7d910:	mov	r4, #0
   7d914:	b	7d678 <fputs@plt+0x6c4e0>
   7d918:	mov	r0, #0
   7d91c:	str	r0, [sp, #20]
   7d920:	bl	1fb70 <fputs@plt+0xe9d8>
   7d924:	mov	r0, r4
   7d928:	bl	50678 <fputs@plt+0x3f4e0>
   7d92c:	cmp	r0, #0
   7d930:	bne	7d658 <fputs@plt+0x6c4c0>
   7d934:	b	7d850 <fputs@plt+0x6c6b8>
   7d938:	andeq	sl, r9, r8, lsr r1
   7d93c:			; <UNDEFINED> instruction: 0xfff600e7
   7d940:			; <UNDEFINED> instruction: 0xf03b7906
   7d944:			; <UNDEFINED> instruction: 0x000813b0
   7d948:	andeq	r2, r8, ip, lsr #3
   7d94c:	andeq	lr, r1, ip, ror r5
   7d950:	muleq	r2, r4, r3
   7d954:	andeq	r6, r8, r4, lsr r6
   7d958:	strdeq	r8, [r8], -r0
   7d95c:	blmi	1e423a4 <stderr@@GLIBC_2.4+0x1da7634>
   7d960:	strdeq	r1, [r2], -r7
   7d964:	andeq	r4, r8, ip, asr pc
   7d968:	andeq	r0, r0, sl, lsl #24
   7d96c:	strdeq	r8, [r8], -r8	; <UNPREDICTABLE>
   7d970:	andeq	r4, r8, r8, lsr #25
   7d974:	mlage	r9, r7, r6, sl
   7d978:	andeq	r8, r8, r0, lsl #12
   7d97c:	ldrdeq	lr, [r9], -r8
   7d980:	andeq	r4, r8, ip, lsr r8
   7d984:	andeq	r8, r8, r8, lsl #12
   7d988:	push	{r4, lr}
   7d98c:	mov	r3, #0
   7d990:	mov	r2, #6
   7d994:	bl	7d430 <fputs@plt+0x6c298>
   7d998:	pop	{r4, pc}
   7d99c:	push	{r4, lr}
   7d9a0:	bl	7d430 <fputs@plt+0x6c298>
   7d9a4:	pop	{r4, pc}
   7d9a8:	push	{r4, r5, r6, lr}
   7d9ac:	sub	sp, sp, #8
   7d9b0:	mov	r4, r0
   7d9b4:	mov	r5, r1
   7d9b8:	mov	r3, #0
   7d9bc:	str	r3, [r1]
   7d9c0:	bl	28900 <fputs@plt+0x17768>
   7d9c4:	cmp	r0, #0
   7d9c8:	bne	7da58 <fputs@plt+0x6c8c0>
   7d9cc:	cmp	r4, #0
   7d9d0:	ldr	r3, [pc, #136]	; 7da60 <fputs@plt+0x6c8c8>
   7d9d4:	moveq	r4, r3
   7d9d8:	mov	r0, #0
   7d9dc:	bl	1c1d0 <fputs@plt+0xb038>
   7d9e0:	mov	r6, r0
   7d9e4:	mov	r3, #0
   7d9e8:	str	r3, [sp]
   7d9ec:	mov	r3, #2
   7d9f0:	mov	r2, r4
   7d9f4:	mvn	r1, #0
   7d9f8:	bl	29918 <fputs@plt+0x18780>
   7d9fc:	mov	r1, #1
   7da00:	mov	r0, r6
   7da04:	bl	2ebbc <fputs@plt+0x1da24>
   7da08:	cmp	r0, #0
   7da0c:	moveq	r4, #7
   7da10:	beq	7da4c <fputs@plt+0x6c8b4>
   7da14:	mov	r3, #0
   7da18:	mov	r2, #6
   7da1c:	mov	r1, r5
   7da20:	bl	7d430 <fputs@plt+0x6c298>
   7da24:	subs	r4, r0, #0
   7da28:	bne	7da4c <fputs@plt+0x6c8b4>
   7da2c:	ldr	r2, [r5]
   7da30:	ldr	r3, [r2, #16]
   7da34:	ldr	r3, [r3, #12]
   7da38:	ldrh	r1, [r3, #78]	; 0x4e
   7da3c:	tst	r1, #1
   7da40:	moveq	r1, #2
   7da44:	strbeq	r1, [r2, #66]	; 0x42
   7da48:	strbeq	r1, [r3, #77]	; 0x4d
   7da4c:	mov	r0, r6
   7da50:	bl	218bc <fputs@plt+0x10724>
   7da54:	uxtb	r0, r4
   7da58:	add	sp, sp, #8
   7da5c:	pop	{r4, r5, r6, pc}
   7da60:	muleq	r8, r4, fp
   7da64:	push	{r4, r5, lr}
   7da68:	sub	sp, sp, #12
   7da6c:	mov	r4, r2
   7da70:	mov	r5, r3
   7da74:	bl	50f3c <fputs@plt+0x3fda4>
   7da78:	cmp	r0, #0
   7da7c:	beq	7da90 <fputs@plt+0x6c8f8>
   7da80:	mov	r1, sp
   7da84:	bl	1c910 <fputs@plt+0xb778>
   7da88:	cmp	r0, #0
   7da8c:	ldrdeq	r4, [sp]
   7da90:	mov	r0, r4
   7da94:	mov	r1, r5
   7da98:	add	sp, sp, #12
   7da9c:	pop	{r4, r5, pc}
   7daa0:	push	{r4, lr}
   7daa4:	bl	1b36c <fputs@plt+0xa1d4>
   7daa8:	cmp	r0, #0
   7daac:	beq	7dacc <fputs@plt+0x6c934>
   7dab0:	ldr	r3, [r0, #4]
   7dab4:	ldr	r3, [r3]
   7dab8:	ldrb	r2, [r3, #16]
   7dabc:	cmp	r2, #0
   7dac0:	bne	7dad4 <fputs@plt+0x6c93c>
   7dac4:	ldr	r0, [r3, #176]	; 0xb0
   7dac8:	pop	{r4, pc}
   7dacc:	mov	r0, #0
   7dad0:	pop	{r4, pc}
   7dad4:	ldr	r0, [pc]	; 7dadc <fputs@plt+0x6c944>
   7dad8:	pop	{r4, pc}
   7dadc:	andeq	lr, r7, r0, lsr #29
   7dae0:	push	{r4, lr}
   7dae4:	bl	1b36c <fputs@plt+0xa1d4>
   7dae8:	cmp	r0, #0
   7daec:	ldrne	r3, [r0, #4]
   7daf0:	ldrhne	r0, [r3, #22]
   7daf4:	andne	r0, r0, #1
   7daf8:	mvneq	r0, #0
   7dafc:	pop	{r4, pc}
   7db00:	subs	r2, r1, #1
   7db04:	bxeq	lr
   7db08:	bcc	7dce0 <fputs@plt+0x6cb48>
   7db0c:	cmp	r0, r1
   7db10:	bls	7dcc4 <fputs@plt+0x6cb2c>
   7db14:	tst	r1, r2
   7db18:	beq	7dcd0 <fputs@plt+0x6cb38>
   7db1c:	clz	r3, r0
   7db20:	clz	r2, r1
   7db24:	sub	r3, r2, r3
   7db28:	rsbs	r3, r3, #31
   7db2c:	addne	r3, r3, r3, lsl #1
   7db30:	mov	r2, #0
   7db34:	addne	pc, pc, r3, lsl #2
   7db38:	nop			; (mov r0, r0)
   7db3c:	cmp	r0, r1, lsl #31
   7db40:	adc	r2, r2, r2
   7db44:	subcs	r0, r0, r1, lsl #31
   7db48:	cmp	r0, r1, lsl #30
   7db4c:	adc	r2, r2, r2
   7db50:	subcs	r0, r0, r1, lsl #30
   7db54:	cmp	r0, r1, lsl #29
   7db58:	adc	r2, r2, r2
   7db5c:	subcs	r0, r0, r1, lsl #29
   7db60:	cmp	r0, r1, lsl #28
   7db64:	adc	r2, r2, r2
   7db68:	subcs	r0, r0, r1, lsl #28
   7db6c:	cmp	r0, r1, lsl #27
   7db70:	adc	r2, r2, r2
   7db74:	subcs	r0, r0, r1, lsl #27
   7db78:	cmp	r0, r1, lsl #26
   7db7c:	adc	r2, r2, r2
   7db80:	subcs	r0, r0, r1, lsl #26
   7db84:	cmp	r0, r1, lsl #25
   7db88:	adc	r2, r2, r2
   7db8c:	subcs	r0, r0, r1, lsl #25
   7db90:	cmp	r0, r1, lsl #24
   7db94:	adc	r2, r2, r2
   7db98:	subcs	r0, r0, r1, lsl #24
   7db9c:	cmp	r0, r1, lsl #23
   7dba0:	adc	r2, r2, r2
   7dba4:	subcs	r0, r0, r1, lsl #23
   7dba8:	cmp	r0, r1, lsl #22
   7dbac:	adc	r2, r2, r2
   7dbb0:	subcs	r0, r0, r1, lsl #22
   7dbb4:	cmp	r0, r1, lsl #21
   7dbb8:	adc	r2, r2, r2
   7dbbc:	subcs	r0, r0, r1, lsl #21
   7dbc0:	cmp	r0, r1, lsl #20
   7dbc4:	adc	r2, r2, r2
   7dbc8:	subcs	r0, r0, r1, lsl #20
   7dbcc:	cmp	r0, r1, lsl #19
   7dbd0:	adc	r2, r2, r2
   7dbd4:	subcs	r0, r0, r1, lsl #19
   7dbd8:	cmp	r0, r1, lsl #18
   7dbdc:	adc	r2, r2, r2
   7dbe0:	subcs	r0, r0, r1, lsl #18
   7dbe4:	cmp	r0, r1, lsl #17
   7dbe8:	adc	r2, r2, r2
   7dbec:	subcs	r0, r0, r1, lsl #17
   7dbf0:	cmp	r0, r1, lsl #16
   7dbf4:	adc	r2, r2, r2
   7dbf8:	subcs	r0, r0, r1, lsl #16
   7dbfc:	cmp	r0, r1, lsl #15
   7dc00:	adc	r2, r2, r2
   7dc04:	subcs	r0, r0, r1, lsl #15
   7dc08:	cmp	r0, r1, lsl #14
   7dc0c:	adc	r2, r2, r2
   7dc10:	subcs	r0, r0, r1, lsl #14
   7dc14:	cmp	r0, r1, lsl #13
   7dc18:	adc	r2, r2, r2
   7dc1c:	subcs	r0, r0, r1, lsl #13
   7dc20:	cmp	r0, r1, lsl #12
   7dc24:	adc	r2, r2, r2
   7dc28:	subcs	r0, r0, r1, lsl #12
   7dc2c:	cmp	r0, r1, lsl #11
   7dc30:	adc	r2, r2, r2
   7dc34:	subcs	r0, r0, r1, lsl #11
   7dc38:	cmp	r0, r1, lsl #10
   7dc3c:	adc	r2, r2, r2
   7dc40:	subcs	r0, r0, r1, lsl #10
   7dc44:	cmp	r0, r1, lsl #9
   7dc48:	adc	r2, r2, r2
   7dc4c:	subcs	r0, r0, r1, lsl #9
   7dc50:	cmp	r0, r1, lsl #8
   7dc54:	adc	r2, r2, r2
   7dc58:	subcs	r0, r0, r1, lsl #8
   7dc5c:	cmp	r0, r1, lsl #7
   7dc60:	adc	r2, r2, r2
   7dc64:	subcs	r0, r0, r1, lsl #7
   7dc68:	cmp	r0, r1, lsl #6
   7dc6c:	adc	r2, r2, r2
   7dc70:	subcs	r0, r0, r1, lsl #6
   7dc74:	cmp	r0, r1, lsl #5
   7dc78:	adc	r2, r2, r2
   7dc7c:	subcs	r0, r0, r1, lsl #5
   7dc80:	cmp	r0, r1, lsl #4
   7dc84:	adc	r2, r2, r2
   7dc88:	subcs	r0, r0, r1, lsl #4
   7dc8c:	cmp	r0, r1, lsl #3
   7dc90:	adc	r2, r2, r2
   7dc94:	subcs	r0, r0, r1, lsl #3
   7dc98:	cmp	r0, r1, lsl #2
   7dc9c:	adc	r2, r2, r2
   7dca0:	subcs	r0, r0, r1, lsl #2
   7dca4:	cmp	r0, r1, lsl #1
   7dca8:	adc	r2, r2, r2
   7dcac:	subcs	r0, r0, r1, lsl #1
   7dcb0:	cmp	r0, r1
   7dcb4:	adc	r2, r2, r2
   7dcb8:	subcs	r0, r0, r1
   7dcbc:	mov	r0, r2
   7dcc0:	bx	lr
   7dcc4:	moveq	r0, #1
   7dcc8:	movne	r0, #0
   7dccc:	bx	lr
   7dcd0:	clz	r2, r1
   7dcd4:	rsb	r2, r2, #31
   7dcd8:	lsr	r0, r0, r2
   7dcdc:	bx	lr
   7dce0:	cmp	r0, #0
   7dce4:	mvnne	r0, #0
   7dce8:	b	7e414 <fputs@plt+0x6d27c>
   7dcec:	cmp	r1, #0
   7dcf0:	beq	7dce0 <fputs@plt+0x6cb48>
   7dcf4:	push	{r0, r1, lr}
   7dcf8:	bl	7db00 <fputs@plt+0x6c968>
   7dcfc:	pop	{r1, r2, lr}
   7dd00:	mul	r3, r2, r0
   7dd04:	sub	r1, r1, r3
   7dd08:	bx	lr
   7dd0c:	cmp	r1, #0
   7dd10:	beq	7df1c <fputs@plt+0x6cd84>
   7dd14:	eor	ip, r0, r1
   7dd18:	rsbmi	r1, r1, #0
   7dd1c:	subs	r2, r1, #1
   7dd20:	beq	7dee8 <fputs@plt+0x6cd50>
   7dd24:	movs	r3, r0
   7dd28:	rsbmi	r3, r0, #0
   7dd2c:	cmp	r3, r1
   7dd30:	bls	7def4 <fputs@plt+0x6cd5c>
   7dd34:	tst	r1, r2
   7dd38:	beq	7df04 <fputs@plt+0x6cd6c>
   7dd3c:	clz	r2, r3
   7dd40:	clz	r0, r1
   7dd44:	sub	r2, r0, r2
   7dd48:	rsbs	r2, r2, #31
   7dd4c:	addne	r2, r2, r2, lsl #1
   7dd50:	mov	r0, #0
   7dd54:	addne	pc, pc, r2, lsl #2
   7dd58:	nop			; (mov r0, r0)
   7dd5c:	cmp	r3, r1, lsl #31
   7dd60:	adc	r0, r0, r0
   7dd64:	subcs	r3, r3, r1, lsl #31
   7dd68:	cmp	r3, r1, lsl #30
   7dd6c:	adc	r0, r0, r0
   7dd70:	subcs	r3, r3, r1, lsl #30
   7dd74:	cmp	r3, r1, lsl #29
   7dd78:	adc	r0, r0, r0
   7dd7c:	subcs	r3, r3, r1, lsl #29
   7dd80:	cmp	r3, r1, lsl #28
   7dd84:	adc	r0, r0, r0
   7dd88:	subcs	r3, r3, r1, lsl #28
   7dd8c:	cmp	r3, r1, lsl #27
   7dd90:	adc	r0, r0, r0
   7dd94:	subcs	r3, r3, r1, lsl #27
   7dd98:	cmp	r3, r1, lsl #26
   7dd9c:	adc	r0, r0, r0
   7dda0:	subcs	r3, r3, r1, lsl #26
   7dda4:	cmp	r3, r1, lsl #25
   7dda8:	adc	r0, r0, r0
   7ddac:	subcs	r3, r3, r1, lsl #25
   7ddb0:	cmp	r3, r1, lsl #24
   7ddb4:	adc	r0, r0, r0
   7ddb8:	subcs	r3, r3, r1, lsl #24
   7ddbc:	cmp	r3, r1, lsl #23
   7ddc0:	adc	r0, r0, r0
   7ddc4:	subcs	r3, r3, r1, lsl #23
   7ddc8:	cmp	r3, r1, lsl #22
   7ddcc:	adc	r0, r0, r0
   7ddd0:	subcs	r3, r3, r1, lsl #22
   7ddd4:	cmp	r3, r1, lsl #21
   7ddd8:	adc	r0, r0, r0
   7dddc:	subcs	r3, r3, r1, lsl #21
   7dde0:	cmp	r3, r1, lsl #20
   7dde4:	adc	r0, r0, r0
   7dde8:	subcs	r3, r3, r1, lsl #20
   7ddec:	cmp	r3, r1, lsl #19
   7ddf0:	adc	r0, r0, r0
   7ddf4:	subcs	r3, r3, r1, lsl #19
   7ddf8:	cmp	r3, r1, lsl #18
   7ddfc:	adc	r0, r0, r0
   7de00:	subcs	r3, r3, r1, lsl #18
   7de04:	cmp	r3, r1, lsl #17
   7de08:	adc	r0, r0, r0
   7de0c:	subcs	r3, r3, r1, lsl #17
   7de10:	cmp	r3, r1, lsl #16
   7de14:	adc	r0, r0, r0
   7de18:	subcs	r3, r3, r1, lsl #16
   7de1c:	cmp	r3, r1, lsl #15
   7de20:	adc	r0, r0, r0
   7de24:	subcs	r3, r3, r1, lsl #15
   7de28:	cmp	r3, r1, lsl #14
   7de2c:	adc	r0, r0, r0
   7de30:	subcs	r3, r3, r1, lsl #14
   7de34:	cmp	r3, r1, lsl #13
   7de38:	adc	r0, r0, r0
   7de3c:	subcs	r3, r3, r1, lsl #13
   7de40:	cmp	r3, r1, lsl #12
   7de44:	adc	r0, r0, r0
   7de48:	subcs	r3, r3, r1, lsl #12
   7de4c:	cmp	r3, r1, lsl #11
   7de50:	adc	r0, r0, r0
   7de54:	subcs	r3, r3, r1, lsl #11
   7de58:	cmp	r3, r1, lsl #10
   7de5c:	adc	r0, r0, r0
   7de60:	subcs	r3, r3, r1, lsl #10
   7de64:	cmp	r3, r1, lsl #9
   7de68:	adc	r0, r0, r0
   7de6c:	subcs	r3, r3, r1, lsl #9
   7de70:	cmp	r3, r1, lsl #8
   7de74:	adc	r0, r0, r0
   7de78:	subcs	r3, r3, r1, lsl #8
   7de7c:	cmp	r3, r1, lsl #7
   7de80:	adc	r0, r0, r0
   7de84:	subcs	r3, r3, r1, lsl #7
   7de88:	cmp	r3, r1, lsl #6
   7de8c:	adc	r0, r0, r0
   7de90:	subcs	r3, r3, r1, lsl #6
   7de94:	cmp	r3, r1, lsl #5
   7de98:	adc	r0, r0, r0
   7de9c:	subcs	r3, r3, r1, lsl #5
   7dea0:	cmp	r3, r1, lsl #4
   7dea4:	adc	r0, r0, r0
   7dea8:	subcs	r3, r3, r1, lsl #4
   7deac:	cmp	r3, r1, lsl #3
   7deb0:	adc	r0, r0, r0
   7deb4:	subcs	r3, r3, r1, lsl #3
   7deb8:	cmp	r3, r1, lsl #2
   7debc:	adc	r0, r0, r0
   7dec0:	subcs	r3, r3, r1, lsl #2
   7dec4:	cmp	r3, r1, lsl #1
   7dec8:	adc	r0, r0, r0
   7decc:	subcs	r3, r3, r1, lsl #1
   7ded0:	cmp	r3, r1
   7ded4:	adc	r0, r0, r0
   7ded8:	subcs	r3, r3, r1
   7dedc:	cmp	ip, #0
   7dee0:	rsbmi	r0, r0, #0
   7dee4:	bx	lr
   7dee8:	teq	ip, r0
   7deec:	rsbmi	r0, r0, #0
   7def0:	bx	lr
   7def4:	movcc	r0, #0
   7def8:	asreq	r0, ip, #31
   7defc:	orreq	r0, r0, #1
   7df00:	bx	lr
   7df04:	clz	r2, r1
   7df08:	rsb	r2, r2, #31
   7df0c:	cmp	ip, #0
   7df10:	lsr	r0, r3, r2
   7df14:	rsbmi	r0, r0, #0
   7df18:	bx	lr
   7df1c:	cmp	r0, #0
   7df20:	mvngt	r0, #-2147483648	; 0x80000000
   7df24:	movlt	r0, #-2147483648	; 0x80000000
   7df28:	b	7e414 <fputs@plt+0x6d27c>
   7df2c:	cmp	r1, #0
   7df30:	beq	7df1c <fputs@plt+0x6cd84>
   7df34:	push	{r0, r1, lr}
   7df38:	bl	7dd14 <fputs@plt+0x6cb7c>
   7df3c:	pop	{r1, r2, lr}
   7df40:	mul	r3, r2, r0
   7df44:	sub	r1, r1, r3
   7df48:	bx	lr
   7df4c:	eor	r1, r1, #-2147483648	; 0x80000000
   7df50:	b	7df58 <fputs@plt+0x6cdc0>
   7df54:	eor	r3, r3, #-2147483648	; 0x80000000
   7df58:	push	{r4, r5, lr}
   7df5c:	lsl	r4, r1, #1
   7df60:	lsl	r5, r3, #1
   7df64:	teq	r4, r5
   7df68:	teqeq	r0, r2
   7df6c:	orrsne	ip, r4, r0
   7df70:	orrsne	ip, r5, r2
   7df74:	mvnsne	ip, r4, asr #21
   7df78:	mvnsne	ip, r5, asr #21
   7df7c:	beq	7e168 <fputs@plt+0x6cfd0>
   7df80:	lsr	r4, r4, #21
   7df84:	rsbs	r5, r4, r5, lsr #21
   7df88:	rsblt	r5, r5, #0
   7df8c:	ble	7dfac <fputs@plt+0x6ce14>
   7df90:	add	r4, r4, r5
   7df94:	eor	r2, r0, r2
   7df98:	eor	r3, r1, r3
   7df9c:	eor	r0, r2, r0
   7dfa0:	eor	r1, r3, r1
   7dfa4:	eor	r2, r0, r2
   7dfa8:	eor	r3, r1, r3
   7dfac:	cmp	r5, #54	; 0x36
   7dfb0:	pophi	{r4, r5, pc}
   7dfb4:	tst	r1, #-2147483648	; 0x80000000
   7dfb8:	lsl	r1, r1, #12
   7dfbc:	mov	ip, #1048576	; 0x100000
   7dfc0:	orr	r1, ip, r1, lsr #12
   7dfc4:	beq	7dfd0 <fputs@plt+0x6ce38>
   7dfc8:	rsbs	r0, r0, #0
   7dfcc:	rsc	r1, r1, #0
   7dfd0:	tst	r3, #-2147483648	; 0x80000000
   7dfd4:	lsl	r3, r3, #12
   7dfd8:	orr	r3, ip, r3, lsr #12
   7dfdc:	beq	7dfe8 <fputs@plt+0x6ce50>
   7dfe0:	rsbs	r2, r2, #0
   7dfe4:	rsc	r3, r3, #0
   7dfe8:	teq	r4, r5
   7dfec:	beq	7e150 <fputs@plt+0x6cfb8>
   7dff0:	sub	r4, r4, #1
   7dff4:	rsbs	lr, r5, #32
   7dff8:	blt	7e014 <fputs@plt+0x6ce7c>
   7dffc:	lsl	ip, r2, lr
   7e000:	adds	r0, r0, r2, lsr r5
   7e004:	adc	r1, r1, #0
   7e008:	adds	r0, r0, r3, lsl lr
   7e00c:	adcs	r1, r1, r3, asr r5
   7e010:	b	7e030 <fputs@plt+0x6ce98>
   7e014:	sub	r5, r5, #32
   7e018:	add	lr, lr, #32
   7e01c:	cmp	r2, #1
   7e020:	lsl	ip, r3, lr
   7e024:	orrcs	ip, ip, #2
   7e028:	adds	r0, r0, r3, asr r5
   7e02c:	adcs	r1, r1, r3, asr #31
   7e030:	and	r5, r1, #-2147483648	; 0x80000000
   7e034:	bpl	7e044 <fputs@plt+0x6ceac>
   7e038:	rsbs	ip, ip, #0
   7e03c:	rscs	r0, r0, #0
   7e040:	rsc	r1, r1, #0
   7e044:	cmp	r1, #1048576	; 0x100000
   7e048:	bcc	7e088 <fputs@plt+0x6cef0>
   7e04c:	cmp	r1, #2097152	; 0x200000
   7e050:	bcc	7e070 <fputs@plt+0x6ced8>
   7e054:	lsrs	r1, r1, #1
   7e058:	rrxs	r0, r0
   7e05c:	rrx	ip, ip
   7e060:	add	r4, r4, #1
   7e064:	lsl	r2, r4, #21
   7e068:	cmn	r2, #4194304	; 0x400000
   7e06c:	bcs	7e1c8 <fputs@plt+0x6d030>
   7e070:	cmp	ip, #-2147483648	; 0x80000000
   7e074:	lsrseq	ip, r0, #1
   7e078:	adcs	r0, r0, #0
   7e07c:	adc	r1, r1, r4, lsl #20
   7e080:	orr	r1, r1, r5
   7e084:	pop	{r4, r5, pc}
   7e088:	lsls	ip, ip, #1
   7e08c:	adcs	r0, r0, r0
   7e090:	adc	r1, r1, r1
   7e094:	tst	r1, #1048576	; 0x100000
   7e098:	sub	r4, r4, #1
   7e09c:	bne	7e070 <fputs@plt+0x6ced8>
   7e0a0:	teq	r1, #0
   7e0a4:	moveq	r1, r0
   7e0a8:	moveq	r0, #0
   7e0ac:	clz	r3, r1
   7e0b0:	addeq	r3, r3, #32
   7e0b4:	sub	r3, r3, #11
   7e0b8:	subs	r2, r3, #32
   7e0bc:	bge	7e0e0 <fputs@plt+0x6cf48>
   7e0c0:	adds	r2, r2, #12
   7e0c4:	ble	7e0dc <fputs@plt+0x6cf44>
   7e0c8:	add	ip, r2, #20
   7e0cc:	rsb	r2, r2, #12
   7e0d0:	lsl	r0, r1, ip
   7e0d4:	lsr	r1, r1, r2
   7e0d8:	b	7e0f0 <fputs@plt+0x6cf58>
   7e0dc:	add	r2, r2, #20
   7e0e0:	rsble	ip, r2, #32
   7e0e4:	lsl	r1, r1, r2
   7e0e8:	orrle	r1, r1, r0, lsr ip
   7e0ec:	lslle	r0, r0, r2
   7e0f0:	subs	r4, r4, r3
   7e0f4:	addge	r1, r1, r4, lsl #20
   7e0f8:	orrge	r1, r1, r5
   7e0fc:	popge	{r4, r5, pc}
   7e100:	mvn	r4, r4
   7e104:	subs	r4, r4, #31
   7e108:	bge	7e144 <fputs@plt+0x6cfac>
   7e10c:	adds	r4, r4, #12
   7e110:	bgt	7e12c <fputs@plt+0x6cf94>
   7e114:	add	r4, r4, #20
   7e118:	rsb	r2, r4, #32
   7e11c:	lsr	r0, r0, r4
   7e120:	orr	r0, r0, r1, lsl r2
   7e124:	orr	r1, r5, r1, lsr r4
   7e128:	pop	{r4, r5, pc}
   7e12c:	rsb	r4, r4, #12
   7e130:	rsb	r2, r4, #32
   7e134:	lsr	r0, r0, r2
   7e138:	orr	r0, r0, r1, lsl r4
   7e13c:	mov	r1, r5
   7e140:	pop	{r4, r5, pc}
   7e144:	lsr	r0, r1, r4
   7e148:	mov	r1, r5
   7e14c:	pop	{r4, r5, pc}
   7e150:	teq	r4, #0
   7e154:	eor	r3, r3, #1048576	; 0x100000
   7e158:	eoreq	r1, r1, #1048576	; 0x100000
   7e15c:	addeq	r4, r4, #1
   7e160:	subne	r5, r5, #1
   7e164:	b	7dff0 <fputs@plt+0x6ce58>
   7e168:	mvns	ip, r4, asr #21
   7e16c:	mvnsne	ip, r5, asr #21
   7e170:	beq	7e1d8 <fputs@plt+0x6d040>
   7e174:	teq	r4, r5
   7e178:	teqeq	r0, r2
   7e17c:	beq	7e190 <fputs@plt+0x6cff8>
   7e180:	orrs	ip, r4, r0
   7e184:	moveq	r1, r3
   7e188:	moveq	r0, r2
   7e18c:	pop	{r4, r5, pc}
   7e190:	teq	r1, r3
   7e194:	movne	r1, #0
   7e198:	movne	r0, #0
   7e19c:	popne	{r4, r5, pc}
   7e1a0:	lsrs	ip, r4, #21
   7e1a4:	bne	7e1b8 <fputs@plt+0x6d020>
   7e1a8:	lsls	r0, r0, #1
   7e1ac:	adcs	r1, r1, r1
   7e1b0:	orrcs	r1, r1, #-2147483648	; 0x80000000
   7e1b4:	pop	{r4, r5, pc}
   7e1b8:	adds	r4, r4, #4194304	; 0x400000
   7e1bc:	addcc	r1, r1, #1048576	; 0x100000
   7e1c0:	popcc	{r4, r5, pc}
   7e1c4:	and	r5, r1, #-2147483648	; 0x80000000
   7e1c8:	orr	r1, r5, #2130706432	; 0x7f000000
   7e1cc:	orr	r1, r1, #15728640	; 0xf00000
   7e1d0:	mov	r0, #0
   7e1d4:	pop	{r4, r5, pc}
   7e1d8:	mvns	ip, r4, asr #21
   7e1dc:	movne	r1, r3
   7e1e0:	movne	r0, r2
   7e1e4:	mvnseq	ip, r5, asr #21
   7e1e8:	movne	r3, r1
   7e1ec:	movne	r2, r0
   7e1f0:	orrs	r4, r0, r1, lsl #12
   7e1f4:	orrseq	r5, r2, r3, lsl #12
   7e1f8:	teqeq	r1, r3
   7e1fc:	orrne	r1, r1, #524288	; 0x80000
   7e200:	pop	{r4, r5, pc}
   7e204:	teq	r0, #0
   7e208:	moveq	r1, #0
   7e20c:	bxeq	lr
   7e210:	push	{r4, r5, lr}
   7e214:	mov	r4, #1024	; 0x400
   7e218:	add	r4, r4, #50	; 0x32
   7e21c:	mov	r5, #0
   7e220:	mov	r1, #0
   7e224:	b	7e0a0 <fputs@plt+0x6cf08>
   7e228:	teq	r0, #0
   7e22c:	moveq	r1, #0
   7e230:	bxeq	lr
   7e234:	push	{r4, r5, lr}
   7e238:	mov	r4, #1024	; 0x400
   7e23c:	add	r4, r4, #50	; 0x32
   7e240:	ands	r5, r0, #-2147483648	; 0x80000000
   7e244:	rsbmi	r0, r0, #0
   7e248:	mov	r1, #0
   7e24c:	b	7e0a0 <fputs@plt+0x6cf08>
   7e250:	lsls	r2, r0, #1
   7e254:	asr	r1, r2, #3
   7e258:	rrx	r1, r1
   7e25c:	lsl	r0, r2, #28
   7e260:	andsne	r3, r2, #-16777216	; 0xff000000
   7e264:	teqne	r3, #-16777216	; 0xff000000
   7e268:	eorne	r1, r1, #939524096	; 0x38000000
   7e26c:	bxne	lr
   7e270:	teq	r2, #0
   7e274:	teqne	r3, #-16777216	; 0xff000000
   7e278:	bxeq	lr
   7e27c:	push	{r4, r5, lr}
   7e280:	mov	r4, #896	; 0x380
   7e284:	and	r5, r1, #-2147483648	; 0x80000000
   7e288:	bic	r1, r1, #-2147483648	; 0x80000000
   7e28c:	b	7e0a0 <fputs@plt+0x6cf08>
   7e290:	orrs	r2, r0, r1
   7e294:	bxeq	lr
   7e298:	push	{r4, r5, lr}
   7e29c:	mov	r5, #0
   7e2a0:	b	7e2c0 <fputs@plt+0x6d128>
   7e2a4:	orrs	r2, r0, r1
   7e2a8:	bxeq	lr
   7e2ac:	push	{r4, r5, lr}
   7e2b0:	ands	r5, r1, #-2147483648	; 0x80000000
   7e2b4:	bpl	7e2c0 <fputs@plt+0x6d128>
   7e2b8:	rsbs	r0, r0, #0
   7e2bc:	rsc	r1, r1, #0
   7e2c0:	mov	r4, #1024	; 0x400
   7e2c4:	add	r4, r4, #50	; 0x32
   7e2c8:	lsrs	ip, r1, #22
   7e2cc:	beq	7e044 <fputs@plt+0x6ceac>
   7e2d0:	mov	r2, #3
   7e2d4:	lsrs	ip, ip, #3
   7e2d8:	addne	r2, r2, #3
   7e2dc:	lsrs	ip, ip, #3
   7e2e0:	addne	r2, r2, #3
   7e2e4:	add	r2, r2, ip, lsr #3
   7e2e8:	rsb	r3, r2, #32
   7e2ec:	lsl	ip, r0, r3
   7e2f0:	lsr	r0, r0, r2
   7e2f4:	orr	r0, r0, r1, lsl r3
   7e2f8:	lsr	r1, r1, r2
   7e2fc:	add	r4, r4, r2
   7e300:	b	7e044 <fputs@plt+0x6ceac>
   7e304:	cmp	r3, #0
   7e308:	cmpeq	r2, #0
   7e30c:	bne	7e330 <fputs@plt+0x6d198>
   7e310:	cmp	r1, #0
   7e314:	movlt	r1, #-2147483648	; 0x80000000
   7e318:	movlt	r0, #0
   7e31c:	blt	7e32c <fputs@plt+0x6d194>
   7e320:	cmpeq	r0, #0
   7e324:	mvnne	r1, #-2147483648	; 0x80000000
   7e328:	mvnne	r0, #0
   7e32c:	b	7e414 <fputs@plt+0x6d27c>
   7e330:	sub	sp, sp, #8
   7e334:	push	{sp, lr}
   7e338:	cmp	r1, #0
   7e33c:	blt	7e35c <fputs@plt+0x6d1c4>
   7e340:	cmp	r3, #0
   7e344:	blt	7e390 <fputs@plt+0x6d1f8>
   7e348:	bl	7e498 <fputs@plt+0x6d300>
   7e34c:	ldr	lr, [sp, #4]
   7e350:	add	sp, sp, #8
   7e354:	pop	{r2, r3}
   7e358:	bx	lr
   7e35c:	rsbs	r0, r0, #0
   7e360:	sbc	r1, r1, r1, lsl #1
   7e364:	cmp	r3, #0
   7e368:	blt	7e3b4 <fputs@plt+0x6d21c>
   7e36c:	bl	7e498 <fputs@plt+0x6d300>
   7e370:	ldr	lr, [sp, #4]
   7e374:	add	sp, sp, #8
   7e378:	pop	{r2, r3}
   7e37c:	rsbs	r0, r0, #0
   7e380:	sbc	r1, r1, r1, lsl #1
   7e384:	rsbs	r2, r2, #0
   7e388:	sbc	r3, r3, r3, lsl #1
   7e38c:	bx	lr
   7e390:	rsbs	r2, r2, #0
   7e394:	sbc	r3, r3, r3, lsl #1
   7e398:	bl	7e498 <fputs@plt+0x6d300>
   7e39c:	ldr	lr, [sp, #4]
   7e3a0:	add	sp, sp, #8
   7e3a4:	pop	{r2, r3}
   7e3a8:	rsbs	r0, r0, #0
   7e3ac:	sbc	r1, r1, r1, lsl #1
   7e3b0:	bx	lr
   7e3b4:	rsbs	r2, r2, #0
   7e3b8:	sbc	r3, r3, r3, lsl #1
   7e3bc:	bl	7e498 <fputs@plt+0x6d300>
   7e3c0:	ldr	lr, [sp, #4]
   7e3c4:	add	sp, sp, #8
   7e3c8:	pop	{r2, r3}
   7e3cc:	rsbs	r2, r2, #0
   7e3d0:	sbc	r3, r3, r3, lsl #1
   7e3d4:	bx	lr
   7e3d8:	cmp	r3, #0
   7e3dc:	cmpeq	r2, #0
   7e3e0:	bne	7e3f8 <fputs@plt+0x6d260>
   7e3e4:	cmp	r1, #0
   7e3e8:	cmpeq	r0, #0
   7e3ec:	mvnne	r1, #0
   7e3f0:	mvnne	r0, #0
   7e3f4:	b	7e414 <fputs@plt+0x6d27c>
   7e3f8:	sub	sp, sp, #8
   7e3fc:	push	{sp, lr}
   7e400:	bl	7e498 <fputs@plt+0x6d300>
   7e404:	ldr	lr, [sp, #4]
   7e408:	add	sp, sp, #8
   7e40c:	pop	{r2, r3}
   7e410:	bx	lr
   7e414:	push	{r1, lr}
   7e418:	mov	r0, #8
   7e41c:	bl	11024 <raise@plt>
   7e420:	pop	{r1, pc}
   7e424:	vmov	d7, r0, r1
   7e428:	vcmpe.f64	d7, #0.0
   7e42c:	vmrs	APSR_nzcv, fpscr
   7e430:	bmi	7e438 <fputs@plt+0x6d2a0>
   7e434:	b	7e450 <fputs@plt+0x6d2b8>
   7e438:	push	{r4, lr}
   7e43c:	eor	r1, r1, #-2147483648	; 0x80000000
   7e440:	bl	7e450 <fputs@plt+0x6d2b8>
   7e444:	rsbs	r0, r0, #0
   7e448:	rsc	r1, r1, #0
   7e44c:	pop	{r4, pc}
   7e450:	vmov	d7, r0, r1
   7e454:	vldr	d6, [pc, #44]	; 7e488 <fputs@plt+0x6d2f0>
   7e458:	vldr	d5, [pc, #48]	; 7e490 <fputs@plt+0x6d2f8>
   7e45c:	mov	r0, #0
   7e460:	vmul.f64	d6, d7, d6
   7e464:	vcvt.u32.f64	s12, d6
   7e468:	vcvt.f64.u32	d4, s12
   7e46c:	vmov	r1, s12
   7e470:	vmls.f64	d7, d4, d5
   7e474:	vcvt.u32.f64	s14, d7
   7e478:	vmov	r3, s14
   7e47c:	orr	r0, r0, r3
   7e480:	bx	lr
   7e484:	nop			; (mov r0, r0)
   7e488:	andeq	r0, r0, r0
   7e48c:	ldclcc	0, cr0, [r0]
   7e490:	andeq	r0, r0, r0
   7e494:	mvnsmi	r0, r0
   7e498:	cmp	r1, r3
   7e49c:	push	{r4, r5, r6, r7, r8, r9, lr}
   7e4a0:	cmpeq	r0, r2
   7e4a4:	mov	r4, r0
   7e4a8:	mov	r5, r1
   7e4ac:	ldr	r9, [sp, #28]
   7e4b0:	movcc	r0, #0
   7e4b4:	movcc	r1, #0
   7e4b8:	bcc	7e5b0 <fputs@plt+0x6d418>
   7e4bc:	cmp	r3, #0
   7e4c0:	clzeq	ip, r2
   7e4c4:	clzne	ip, r3
   7e4c8:	addeq	ip, ip, #32
   7e4cc:	cmp	r5, #0
   7e4d0:	clzeq	r1, r4
   7e4d4:	addeq	r1, r1, #32
   7e4d8:	clzne	r1, r5
   7e4dc:	sub	ip, ip, r1
   7e4e0:	sub	lr, ip, #32
   7e4e4:	lsl	r7, r3, ip
   7e4e8:	rsb	r8, ip, #32
   7e4ec:	orr	r7, r7, r2, lsl lr
   7e4f0:	orr	r7, r7, r2, lsr r8
   7e4f4:	lsl	r6, r2, ip
   7e4f8:	cmp	r5, r7
   7e4fc:	cmpeq	r4, r6
   7e500:	movcc	r0, #0
   7e504:	movcc	r1, #0
   7e508:	bcc	7e524 <fputs@plt+0x6d38c>
   7e50c:	mov	r3, #1
   7e510:	subs	r4, r4, r6
   7e514:	lsl	r1, r3, lr
   7e518:	lsl	r0, r3, ip
   7e51c:	orr	r1, r1, r3, lsr r8
   7e520:	sbc	r5, r5, r7
   7e524:	cmp	ip, #0
   7e528:	beq	7e5b0 <fputs@plt+0x6d418>
   7e52c:	lsrs	r3, r7, #1
   7e530:	rrx	r2, r6
   7e534:	mov	r6, ip
   7e538:	b	7e55c <fputs@plt+0x6d3c4>
   7e53c:	subs	r4, r4, r2
   7e540:	sbc	r5, r5, r3
   7e544:	adds	r4, r4, r4
   7e548:	adc	r5, r5, r5
   7e54c:	adds	r4, r4, #1
   7e550:	adc	r5, r5, #0
   7e554:	subs	r6, r6, #1
   7e558:	beq	7e578 <fputs@plt+0x6d3e0>
   7e55c:	cmp	r5, r3
   7e560:	cmpeq	r4, r2
   7e564:	bcs	7e53c <fputs@plt+0x6d3a4>
   7e568:	adds	r4, r4, r4
   7e56c:	adc	r5, r5, r5
   7e570:	subs	r6, r6, #1
   7e574:	bne	7e55c <fputs@plt+0x6d3c4>
   7e578:	lsr	r6, r4, ip
   7e57c:	lsr	r7, r5, ip
   7e580:	orr	r6, r6, r5, lsl r8
   7e584:	adds	r2, r0, r4
   7e588:	orr	r6, r6, r5, lsr lr
   7e58c:	adc	r3, r1, r5
   7e590:	lsl	r1, r7, ip
   7e594:	orr	r1, r1, r6, lsl lr
   7e598:	lsl	r0, r6, ip
   7e59c:	orr	r1, r1, r6, lsr r8
   7e5a0:	subs	r0, r2, r0
   7e5a4:	mov	r4, r6
   7e5a8:	mov	r5, r7
   7e5ac:	sbc	r1, r3, r1
   7e5b0:	cmp	r9, #0
   7e5b4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   7e5b8:	strd	r4, [r9]
   7e5bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   7e5c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7e5c4:	mov	r7, r0
   7e5c8:	ldr	r6, [pc, #72]	; 7e618 <fputs@plt+0x6d480>
   7e5cc:	ldr	r5, [pc, #72]	; 7e61c <fputs@plt+0x6d484>
   7e5d0:	add	r6, pc, r6
   7e5d4:	add	r5, pc, r5
   7e5d8:	sub	r6, r6, r5
   7e5dc:	mov	r8, r1
   7e5e0:	mov	r9, r2
   7e5e4:	bl	10e60 <rb_sleep@plt-0x20>
   7e5e8:	asrs	r6, r6, #2
   7e5ec:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   7e5f0:	mov	r4, #0
   7e5f4:	add	r4, r4, #1
   7e5f8:	ldr	r3, [r5], #4
   7e5fc:	mov	r2, r9
   7e600:	mov	r1, r8
   7e604:	mov	r0, r7
   7e608:	blx	r3
   7e60c:	cmp	r6, r4
   7e610:	bne	7e5f4 <fputs@plt+0x6d45c>
   7e614:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7e618:	andeq	fp, r1, r0, lsr #18
   7e61c:	andeq	fp, r1, r8, lsl r9
   7e620:	bx	lr
   7e624:	mov	r2, r1
   7e628:	mov	r1, r0
   7e62c:	mov	r0, #3
   7e630:	b	11078 <__xstat64@plt>
   7e634:	mov	r2, r1
   7e638:	mov	r1, r0
   7e63c:	mov	r0, #3
   7e640:	b	10f7c <__fxstat64@plt>
   7e644:	mov	r2, r1
   7e648:	mov	r1, r0
   7e64c:	mov	r0, #3
   7e650:	b	11108 <__lxstat64@plt>

Disassembly of section .fini:

0007e654 <.fini>:
   7e654:	push	{r3, lr}
   7e658:	pop	{r3, pc}
