Classic Timing Analyzer report for plasma
Fri Nov 10 10:53:38 2017
Quartus II 64-Bit Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                          ; To                                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 11.265 ns                        ; gpioA_in[15]                                                  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 22.203 ns                        ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; data_write[17]                                                                                                                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.320 ns                        ; reset                                                         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28]                                                                                             ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 45.75 MHz ( period = 21.858 ns ) ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                               ;                                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                          ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.75 MHz ( period = 21.858 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.634 ns               ;
; N/A                                     ; 45.82 MHz ( period = 21.823 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.599 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.779 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.549 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.777 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.533 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.540 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.763 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.541 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.744 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.514 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.742 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.498 ns               ;
; N/A                                     ; 46.03 MHz ( period = 21.727 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.495 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.689 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.685 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.684 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.456 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.683 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.439 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.682 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.440 ns               ;
; N/A                                     ; 46.14 MHz ( period = 21.671 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.438 ns               ;
; N/A                                     ; 46.18 MHz ( period = 21.654 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.439 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.648 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.410 ns               ;
; N/A                                     ; 46.20 MHz ( period = 21.646 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.394 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.380 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.594 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.381 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.592 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.353 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.590 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.566 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.322 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.558 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.335 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.555 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.301 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.531 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.287 ns               ;
; N/A                                     ; 46.47 MHz ( period = 21.520 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.266 ns               ;
; N/A                                     ; 46.51 MHz ( period = 21.502 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.278 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.228 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.471 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.234 ns               ;
; N/A                                     ; 46.57 MHz ( period = 21.471 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.229 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.461 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.207 ns               ;
; N/A                                     ; 46.60 MHz ( period = 21.460 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.208 ns               ;
; N/A                                     ; 46.63 MHz ( period = 21.445 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.232 ns               ;
; N/A                                     ; 46.63 MHz ( period = 21.444 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.229 ns               ;
; N/A                                     ; 46.65 MHz ( period = 21.436 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.199 ns               ;
; N/A                                     ; 46.65 MHz ( period = 21.435 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.183 ns               ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.162 ns               ;
; N/A                                     ; 46.70 MHz ( period = 21.413 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.199 ns               ;
; N/A                                     ; 46.71 MHz ( period = 21.410 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.197 ns               ;
; N/A                                     ; 46.71 MHz ( period = 21.409 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.194 ns               ;
; N/A                                     ; 46.72 MHz ( period = 21.405 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.180 ns               ;
; N/A                                     ; 46.74 MHz ( period = 21.397 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.182 ns               ;
; N/A                                     ; 46.75 MHz ( period = 21.392 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.165 ns               ;
; N/A                                     ; 46.76 MHz ( period = 21.384 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.144 ns               ;
; N/A                                     ; 46.77 MHz ( period = 21.379 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.126 ns               ;
; N/A                                     ; 46.78 MHz ( period = 21.378 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.164 ns               ;
; N/A                                     ; 46.78 MHz ( period = 21.377 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.140 ns               ;
; N/A                                     ; 46.78 MHz ( period = 21.376 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.141 ns               ;
; N/A                                     ; 46.78 MHz ( period = 21.375 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.141 ns               ;
; N/A                                     ; 46.80 MHz ( period = 21.368 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.105 ns               ;
; N/A                                     ; 46.81 MHz ( period = 21.362 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.147 ns               ;
; N/A                                     ; 46.82 MHz ( period = 21.357 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.130 ns               ;
; N/A                                     ; 46.83 MHz ( period = 21.352 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.120 ns               ;
; N/A                                     ; 46.84 MHz ( period = 21.351 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.138 ns               ;
; N/A                                     ; 46.84 MHz ( period = 21.350 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.135 ns               ;
; N/A                                     ; 46.84 MHz ( period = 21.350 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.139 ns               ;
; N/A                                     ; 46.84 MHz ( period = 21.349 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.136 ns               ;
; N/A                                     ; 46.86 MHz ( period = 21.340 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.095 ns               ;
; N/A                                     ; 46.86 MHz ( period = 21.339 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.102 ns               ;
; N/A                                     ; 46.89 MHz ( period = 21.325 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.061 ns               ;
; N/A                                     ; 46.90 MHz ( period = 21.320 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.066 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.319 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.105 ns               ;
; N/A                                     ; 46.91 MHz ( period = 21.318 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.106 ns               ;
; N/A                                     ; 46.92 MHz ( period = 21.314 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.093 ns               ;
; N/A                                     ; 46.92 MHz ( period = 21.313 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.090 ns               ;
; N/A                                     ; 46.92 MHz ( period = 21.313 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.059 ns               ;
; N/A                                     ; 46.94 MHz ( period = 21.303 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.088 ns               ;
; N/A                                     ; 46.94 MHz ( period = 21.302 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.089 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.298 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.071 ns               ;
; N/A                                     ; 46.95 MHz ( period = 21.297 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.072 ns               ;
; N/A                                     ; 46.96 MHz ( period = 21.295 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.070 ns               ;
; N/A                                     ; 46.98 MHz ( period = 21.284 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.038 ns               ;
; N/A                                     ; 46.99 MHz ( period = 21.282 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.060 ns               ;
; N/A                                     ; 47.01 MHz ( period = 21.274 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.034 ns               ;
; N/A                                     ; 47.01 MHz ( period = 21.273 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.035 ns               ;
; N/A                                     ; 47.01 MHz ( period = 21.271 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.019 ns               ;
; N/A                                     ; 47.01 MHz ( period = 21.270 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.057 ns               ;
; N/A                                     ; 47.02 MHz ( period = 21.266 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.043 ns               ;
; N/A                                     ; 47.03 MHz ( period = 21.265 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.031 ns               ;
; N/A                                     ; 47.03 MHz ( period = 21.261 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.026 ns               ;
; N/A                                     ; 47.04 MHz ( period = 21.258 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.036 ns               ;
; N/A                                     ; 47.04 MHz ( period = 21.257 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.033 ns               ;
; N/A                                     ; 47.04 MHz ( period = 21.257 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.027 ns               ;
; N/A                                     ; 47.04 MHz ( period = 21.257 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.032 ns               ;
; N/A                                     ; 47.06 MHz ( period = 21.249 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.021 ns               ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.023 ns               ;
; N/A                                     ; 47.08 MHz ( period = 21.240 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 21.018 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.992 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.226 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 21.003 ns               ;
; N/A                                     ; 47.12 MHz ( period = 21.222 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.992 ns               ;
; N/A                                     ; 47.12 MHz ( period = 21.222 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.997 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.215 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.951 ns               ;
; N/A                                     ; 47.15 MHz ( period = 21.210 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.956 ns               ;
; N/A                                     ; 47.15 MHz ( period = 21.210 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.986 ns               ;
; N/A                                     ; 47.15 MHz ( period = 21.209 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.988 ns               ;
; N/A                                     ; 47.16 MHz ( period = 21.205 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.969 ns               ;
; N/A                                     ; 47.16 MHz ( period = 21.204 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.979 ns               ;
; N/A                                     ; 47.16 MHz ( period = 21.203 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.949 ns               ;
; N/A                                     ; 47.19 MHz ( period = 21.193 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.972 ns               ;
; N/A                                     ; 47.19 MHz ( period = 21.190 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.938 ns               ;
; N/A                                     ; 47.20 MHz ( period = 21.185 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.943 ns               ;
; N/A                                     ; 47.21 MHz ( period = 21.183 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.960 ns               ;
; N/A                                     ; 47.22 MHz ( period = 21.179 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.966 ns               ;
; N/A                                     ; 47.22 MHz ( period = 21.178 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.936 ns               ;
; N/A                                     ; 47.23 MHz ( period = 21.172 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.936 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.163 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.933 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.163 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.933 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.163 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.938 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.162 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.934 ns               ;
; N/A                                     ; 47.25 MHz ( period = 21.162 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.939 ns               ;
; N/A                                     ; 47.26 MHz ( period = 21.158 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.930 ns               ;
; N/A                                     ; 47.27 MHz ( period = 21.155 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.928 ns               ;
; N/A                                     ; 47.28 MHz ( period = 21.150 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.929 ns               ;
; N/A                                     ; 47.28 MHz ( period = 21.150 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.929 ns               ;
; N/A                                     ; 47.28 MHz ( period = 21.149 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.927 ns               ;
; N/A                                     ; 47.28 MHz ( period = 21.149 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.930 ns               ;
; N/A                                     ; 47.33 MHz ( period = 21.129 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.893 ns               ;
; N/A                                     ; 47.33 MHz ( period = 21.127 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.894 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.888 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.893 ns               ;
; N/A                                     ; 47.35 MHz ( period = 21.120 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.890 ns               ;
; N/A                                     ; 47.36 MHz ( period = 21.113 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.884 ns               ;
; N/A                                     ; 47.36 MHz ( period = 21.113 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.888 ns               ;
; N/A                                     ; 47.36 MHz ( period = 21.113 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.853 ns               ;
; N/A                                     ; 47.38 MHz ( period = 21.108 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.858 ns               ;
; N/A                                     ; 47.39 MHz ( period = 21.101 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.851 ns               ;
; N/A                                     ; 47.40 MHz ( period = 21.099 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.847 ns               ;
; N/A                                     ; 47.40 MHz ( period = 21.098 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.873 ns               ;
; N/A                                     ; 47.41 MHz ( period = 21.094 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.852 ns               ;
; N/A                                     ; 47.42 MHz ( period = 21.087 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.845 ns               ;
; N/A                                     ; 47.43 MHz ( period = 21.084 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.851 ns               ;
; N/A                                     ; 47.45 MHz ( period = 21.077 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.837 ns               ;
; N/A                                     ; 47.46 MHz ( period = 21.070 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.831 ns               ;
; N/A                                     ; 47.46 MHz ( period = 21.070 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.836 ns               ;
; N/A                                     ; 47.46 MHz ( period = 21.070 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.810 ns               ;
; N/A                                     ; 47.47 MHz ( period = 21.068 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.834 ns               ;
; N/A                                     ; 47.47 MHz ( period = 21.065 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.815 ns               ;
; N/A                                     ; 47.48 MHz ( period = 21.060 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.808 ns               ;
; N/A                                     ; 47.49 MHz ( period = 21.058 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.808 ns               ;
; N/A                                     ; 47.49 MHz ( period = 21.057 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[0]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.827 ns               ;
; N/A                                     ; 47.51 MHz ( period = 21.049 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.787 ns               ;
; N/A                                     ; 47.52 MHz ( period = 21.045 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.818 ns               ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.795 ns               ;
; N/A                                     ; 47.56 MHz ( period = 21.026 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.805 ns               ;
; N/A                                     ; 47.57 MHz ( period = 21.020 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.805 ns               ;
; N/A                                     ; 47.58 MHz ( period = 21.018 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.754 ns               ;
; N/A                                     ; 47.59 MHz ( period = 21.013 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.759 ns               ;
; N/A                                     ; 47.61 MHz ( period = 21.006 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.752 ns               ;
; N/A                                     ; 47.61 MHz ( period = 21.005 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.769 ns               ;
; N/A                                     ; 47.61 MHz ( period = 21.005 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.758 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.001 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.761 ns               ;
; N/A                                     ; 47.63 MHz ( period = 20.996 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.766 ns               ;
; N/A                                     ; 47.63 MHz ( period = 20.995 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.770 ns               ;
; N/A                                     ; 47.63 MHz ( period = 20.994 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.781 ns               ;
; N/A                                     ; 47.65 MHz ( period = 20.987 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.764 ns               ;
; N/A                                     ; 47.68 MHz ( period = 20.973 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.745 ns               ;
; N/A                                     ; 47.68 MHz ( period = 20.972 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.748 ns               ;
; N/A                                     ; 47.70 MHz ( period = 20.965 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.720 ns               ;
; N/A                                     ; 47.70 MHz ( period = 20.964 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.742 ns               ;
; N/A                                     ; 47.71 MHz ( period = 20.960 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.727 ns               ;
; N/A                                     ; 47.72 MHz ( period = 20.955 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.730 ns               ;
; N/A                                     ; 47.72 MHz ( period = 20.954 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.723 ns               ;
; N/A                                     ; 47.74 MHz ( period = 20.946 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.686 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.727 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.943 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.720 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.941 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.691 ns               ;
; N/A                                     ; 47.76 MHz ( period = 20.939 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.718 ns               ;
; N/A                                     ; 47.76 MHz ( period = 20.938 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.715 ns               ;
; N/A                                     ; 47.77 MHz ( period = 20.934 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.684 ns               ;
; N/A                                     ; 47.77 MHz ( period = 20.933 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.698 ns               ;
; N/A                                     ; 47.78 MHz ( period = 20.929 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.714 ns               ;
; N/A                                     ; 47.78 MHz ( period = 20.928 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.703 ns               ;
; N/A                                     ; 47.81 MHz ( period = 20.914 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.662 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.909 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[1] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.692 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.909 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.667 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.907 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.685 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.902 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.660 ns               ;
; N/A                                     ; 47.85 MHz ( period = 20.900 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.677 ns               ;
; N/A                                     ; 47.86 MHz ( period = 20.895 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.648 ns               ;
; N/A                                     ; 47.86 MHz ( period = 20.894 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.661 ns               ;
; N/A                                     ; 47.87 MHz ( period = 20.891 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.651 ns               ;
; N/A                                     ; 47.87 MHz ( period = 20.891 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.668 ns               ;
; N/A                                     ; 47.88 MHz ( period = 20.886 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|a_busD[1]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.651 ns               ;
; N/A                                     ; 47.88 MHz ( period = 20.885 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.660 ns               ;
; N/A                                     ; 47.90 MHz ( period = 20.877 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.654 ns               ;
; N/A                                     ; 47.92 MHz ( period = 20.870 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.635 ns               ;
; N/A                                     ; 47.92 MHz ( period = 20.866 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.638 ns               ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.638 ns               ;
; N/A                                     ; 47.94 MHz ( period = 20.860 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.647 ns               ;
; N/A                                     ; 47.96 MHz ( period = 20.852 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.641 ns               ;
; N/A                                     ; 47.96 MHz ( period = 20.850 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[0] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.633 ns               ;
; N/A                                     ; 47.96 MHz ( period = 20.849 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.634 ns               ;
; N/A                                     ; 47.97 MHz ( period = 20.848 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.621 ns               ;
; N/A                                     ; 47.97 MHz ( period = 20.845 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.620 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.844 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.613 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.637 ns               ;
; N/A                                     ; 47.99 MHz ( period = 20.837 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]           ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.625 ns               ;
; N/A                                     ; 48.01 MHz ( period = 20.830 ns )                    ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|b_busD[2]    ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 20.597 ns               ;
; N/A                                     ; 48.02 MHz ( period = 20.823 ns )                    ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27]          ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 20.588 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                               ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 11.265 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 11.201 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 11.195 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 11.182 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 11.131 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 11.118 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.741 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.693 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[23]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.693 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.642 ns  ; gpioA_in[14]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.629 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[23]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.629 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.603 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[21]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.568 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[19]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.548 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.539 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[21]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.538 ns  ; gpioA_in[16]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[16]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.520 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[29]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.504 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[19]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.484 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.456 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[29]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.322 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[22]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.266 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[10]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.258 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[22]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.215 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[9]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 10.206 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[11]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.203 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[8]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 10.202 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[10]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.200 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[20]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.195 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[24]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.151 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[9]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 10.142 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[11]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.139 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[8]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 10.136 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[20]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.131 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[24]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.109 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[16]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.067 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[18]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.062 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[17]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.058 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[15]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.045 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[16]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.040 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[26]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.012 ns  ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[30]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 10.003 ns  ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[18]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.998 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[17]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.994 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[15]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.976 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[26]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.967 ns   ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[28]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.948 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[30]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.945 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.903 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[28]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.875 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.862 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.739 ns   ; data_read[16] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[16]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.733 ns   ; gpioA_in[30]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.552 ns   ; gpioA_in[28]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.540 ns   ; gpioA_in[12]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.421 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.417 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.406 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.385 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.376 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.373 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[23]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.373 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.347 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.346 ns   ; gpioA_in[13]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[5]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.340 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.334 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.329 ns   ; gpioA_in[14]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[6]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.326 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.321 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.314 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.299 ns   ; gpioA_in[27]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.283 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[21]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.260 ns   ; gpioA_in[27]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[11]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.254 ns   ; data_read[14] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.248 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[19]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.228 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.208 ns   ; gpioA_in[23]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[7]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.208 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 9.202 ns   ; gpioA_in[11]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[11]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.200 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[29]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.192 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 9.182 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 9.165 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 9.156 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.133 ns   ; gpioA_in[27]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[3]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.078 ns   ; gpioA_in[13]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.075 ns   ; gpioA_in[11]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[3]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.055 ns   ; data_read[5]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[5]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 9.023 ns   ; gpioA_in[25]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.006 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 9.002 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[22]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 9.002 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.996 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.988 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.985 ns   ; data_read[30] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.973 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.968 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[7]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.967 ns   ; gpioA_in[5]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[5]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.956 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.955 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.946 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[10]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.934 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 8.928 ns   ; gpioA_in[15]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[7]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.928 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.922 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.915 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.897 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.895 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[9]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.893 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[14]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.891 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.886 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[11]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.883 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[8]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.882 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.880 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[20]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.880 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.875 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[24]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.870 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.868 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.866 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.863 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.855 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.852 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.851 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.848 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.845 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[23]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.845 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.839 ns   ; data_read[15] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.822 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.813 ns   ; gpioA_in[25]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[9]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.809 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.801 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.796 ns   ; data_read[23] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.793 ns   ; data_read[7]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[7]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.791 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.789 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[16]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.782 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.778 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.769 ns   ; data_read[15] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.766 ns   ; data_read[13] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[5]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.756 ns   ; data_read[15] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.755 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[21]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.747 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[18]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.746 ns   ; gpioA_in[10]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[10]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.742 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[17]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.738 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[15]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.726 ns   ; data_read[23] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.720 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[26]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.720 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[19]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.713 ns   ; data_read[23] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.711 ns   ; data_read[7]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.700 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.694 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.692 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[30]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.692 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.690 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.685 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.684 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.681 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 8.681 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.672 ns   ; data_read[31] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[29]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.672 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.669 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.668 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.667 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.653 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 8.650 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 8.647 ns   ; gpioA_in[7]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[28]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.644 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.641 ns   ; data_read[7]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[27]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.629 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.628 ns   ; data_read[7]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[25]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.624 ns   ; data_read[13] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[13]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.624 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.622 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.621 ns   ; gpioA_in[6]   ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[6]                                                                                         ; clk      ;
; N/A                                     ; None                                                ; 8.619 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.617 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 8.616 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.614 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 8.610 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.608 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 8.603 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 8.600 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 8.594 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.583 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 8.575 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.570 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.567 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.559 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 8.553 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 8.551 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 8.550 ns   ; data_read[28] ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[12]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.546 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.540 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 8.534 ns   ; gpioA_in[18]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[18]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.521 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 8.510 ns   ; gpioA_in[31]  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.509 ns   ; mem_pause_in  ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg6  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 22.203 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 22.112 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 22.083 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 22.010 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 22.001 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.910 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.900 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.894 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.881 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.808 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.798 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.698 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.692 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.678 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.596 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.593 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.537 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.526 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.502 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.492 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.483 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.482 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.476 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.473 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.470 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.446 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.435 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 21.417 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.412 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.400 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.391 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.379 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.362 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.350 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.344 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.324 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.321 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.292 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.290 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.290 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.289 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.284 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.281 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.277 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.241 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 21.234 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.233 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 21.228 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.219 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.188 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.179 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.173 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.167 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.161 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.150 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 21.132 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.121 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 21.109 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.103 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 21.077 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 21.068 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 21.065 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 21.048 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 21.041 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 21.012 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 21.007 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.957 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.950 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.945 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.938 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.932 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.921 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.916 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 20.887 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.882 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 20.873 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 20.860 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.860 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 20.848 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.836 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.833 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 20.825 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 20.821 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.817 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 20.816 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 20.805 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.793 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.774 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.770 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 20.769 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.762 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.759 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.750 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.740 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.738 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.735 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.732 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.730 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.726 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.716 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.708 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.702 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.701 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.695 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.692 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.683 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.667 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.654 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.652 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.645 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.636 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.628 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.614 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[28] ; clk        ;
; N/A                                     ; None                                                ; 20.581 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.564 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.561 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.557 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.551 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.532 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.530 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.521 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.518 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.516 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.516 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.512 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.473 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 20.471 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.465 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.459 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.455 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.425 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.416 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.396 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.385 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.369 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.364 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.349 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.343 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.335 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.330 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.323 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.321 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.296 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.294 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.273 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[12] ; clk        ;
; N/A                                     ; None                                                ; 20.265 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.249 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.247 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.213 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 20.213 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.207 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.206 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[26] ; clk        ;
; N/A                                     ; None                                                ; 20.192 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.183 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.150 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[21] ; clk        ;
; N/A                                     ; None                                                ; 20.149 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.144 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.140 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.127 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 20.122 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 20.111 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 20.110 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.101 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.097 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.096 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[15] ; clk        ;
; N/A                                     ; None                                                ; 20.095 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[27] ; clk        ;
; N/A                                     ; None                                                ; 20.093 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 20.092 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[30] ; clk        ;
; N/A                                     ; None                                                ; 20.083 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[25] ; clk        ;
; N/A                                     ; None                                                ; 20.083 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[22] ; clk        ;
; N/A                                     ; None                                                ; 20.082 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.076 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 20.063 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.054 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.053 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[13] ; clk        ;
; N/A                                     ; None                                                ; 20.025 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[23] ; clk        ;
; N/A                                     ; None                                                ; 20.020 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 20.006 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[20] ; clk        ;
; N/A                                     ; None                                                ; 20.005 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[15] ; clk        ;
; N/A                                     ; None                                                ; 19.992 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[4]  ; data_write[25] ; clk        ;
; N/A                                     ; None                                                ; 19.991 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 19.989 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[16] ; data_write[17] ; clk        ;
; N/A                                     ; None                                                ; 19.980 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 19.976 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[15] ; clk        ;
; N/A                                     ; None                                                ; 19.975 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 19.963 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[31] ; data_write[25] ; clk        ;
; N/A                                     ; None                                                ; 19.948 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 19.932 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 19.910 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[27] ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 19.904 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[29] ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 19.903 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[15] ; clk        ;
; N/A                                     ; None                                                ; 19.890 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[26] ; data_write[25] ; clk        ;
; N/A                                     ; None                                                ; 19.885 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[23] ; data_write[29] ; clk        ;
; N/A                                     ; None                                                ; 19.875 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]  ; data_write[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.860 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[1]  ; data_write[18] ; clk        ;
; N/A                                     ; None                                                ; 19.854 ns  ; mlite_cpu:u1_cpu|intr_signal                         ; data_write[19] ; clk        ;
; N/A                                     ; None                                                ; 19.839 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[3]  ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 19.808 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[28] ; data_write[31] ; clk        ;
; N/A                                     ; None                                                ; 19.805 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[30] ; data_write[10] ; clk        ;
; N/A                                     ; None                                                ; 19.796 ns  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[2]  ; data_write[10] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From          ; To                                                                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -1.320 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -1.325 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[11]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -1.476 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[9]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -1.495 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[10]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -1.505 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[12]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -1.731 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[29]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -1.834 ns ; gpioA_in[31]  ; mlite_cpu:u1_cpu|intr_signal                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -1.968 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[5]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -1.988 ns ; mem_pause_in  ; gpio0_reg[29]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -1.993 ns ; mem_pause_in  ; gpio0_reg[30]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -1.994 ns ; mem_pause_in  ; gpio0_reg[28]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.079 ns ; mem_pause_in  ; gpio0_reg[4]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.079 ns ; mem_pause_in  ; gpio0_reg[5]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.245 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[4]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -2.288 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.298 ns ; mem_pause_in  ; gpio0_reg[27]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.300 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[8]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -2.459 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.462 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.470 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.493 ns ; mem_pause_in  ; gpio0_reg[6]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.495 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.496 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.503 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.516 ns ; mem_pause_in  ; gpio0_reg[26]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.520 ns ; mem_pause_in  ; gpio0_reg[2]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.520 ns ; mem_pause_in  ; gpio0_reg[0]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.530 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.532 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.587 ns ; mem_pause_in  ; mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|pause_enable_reg                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -2.604 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.613 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.618 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.626 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -2.626 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.627 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.631 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.635 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.647 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.648 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.648 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.651 ns ; mem_pause_in  ; gpio0_reg[14]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.653 ns ; mem_pause_in  ; gpio0_reg[22]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.655 ns ; mem_pause_in  ; gpio0_reg[24]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.656 ns ; mem_pause_in  ; gpio0_reg[20]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.661 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.662 ns ; mem_pause_in  ; gpio0_reg[18]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.662 ns ; mem_pause_in  ; gpio0_reg[16]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.662 ns ; mem_pause_in  ; gpio0_reg[21]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.663 ns ; mem_pause_in  ; gpio0_reg[19]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.664 ns ; mem_pause_in  ; gpio0_reg[17]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.665 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.675 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[30]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -2.680 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.688 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.694 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.698 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.780 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.785 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.788 ns ; mem_pause_in  ; gpio0_reg[1]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.824 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.842 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -2.848 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -2.850 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.870 ns ; mem_pause_in  ; gpio0_reg[23]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.872 ns ; mem_pause_in  ; gpio0_reg[31]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.872 ns ; mem_pause_in  ; gpio0_reg[15]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -2.889 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[3]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -2.946 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -2.962 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -2.975 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[7]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -2.981 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -2.986 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.988 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.991 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.993 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -2.998 ns ; mem_pause_in  ; mlite_cpu:u1_cpu|intr_signal                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -2.998 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -3.001 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -3.006 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.013 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.016 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.018 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.029 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.037 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -3.037 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.038 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -3.054 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.056 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[2]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset         ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[6]                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -3.068 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.071 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.077 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.098 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -3.121 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.149 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.165 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.169 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.176 ns ; mem_pause_in  ; gpio0_reg[3]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -3.177 ns ; mem_pause_in  ; gpio0_reg[11]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -3.178 ns ; mem_pause_in  ; gpio0_reg[8]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -3.178 ns ; mem_pause_in  ; gpio0_reg[25]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -3.179 ns ; mem_pause_in  ; gpio0_reg[13]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -3.181 ns ; mem_pause_in  ; gpio0_reg[10]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -3.181 ns ; mem_pause_in  ; gpio0_reg[7]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -3.182 ns ; mem_pause_in  ; gpio0_reg[12]                                                                                                                                            ; clk      ;
; N/A                                     ; None                                                ; -3.183 ns ; mem_pause_in  ; gpio0_reg[9]                                                                                                                                             ; clk      ;
; N/A                                     ; None                                                ; -3.209 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.232 ns ; gpioA_in[31]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[7]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.250 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.263 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.267 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.283 ns ; gpioA_in[31]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[6]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.284 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -3.290 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.291 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.310 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.317 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.324 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.326 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.342 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.346 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.348 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.351 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.365 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.383 ns ; data_read[20] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[20]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.383 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.397 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.402 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.402 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.425 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.445 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.455 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.459 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.460 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.478 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.493 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.495 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.501 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.502 ns ; gpioA_in[31]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[31]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.575 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.584 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.601 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.604 ns ; data_read[15] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[15]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.608 ns ; uart_read     ; uart:u3_uart|read_value_reg[7]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.610 ns ; uart_read     ; uart:u3_uart|read_value_reg[3]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.610 ns ; uart_read     ; uart:u3_uart|read_value_reg[5]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.610 ns ; data_read[27] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[27]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.611 ns ; uart_read     ; uart:u3_uart|read_value_reg[1]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.623 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.682 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a0~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.685 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.696 ns ; data_read[17] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[17]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.697 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.698 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a3~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.704 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.705 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.706 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.708 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.710 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a3~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.710 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a1~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.718 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a2~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; -3.720 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.724 ns ; data_read[0]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[0]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.729 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a5~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.737 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a4~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.743 ns ; data_read[12] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[12]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.756 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.761 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.763 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a6~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.767 ns ; data_read[16] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[16]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.769 ns ; data_read[25] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[25]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.773 ns ; data_read[24] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[24]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.777 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.782 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a0~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.786 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a3~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.840 ns ; data_read[3]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[3]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.845 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; -3.850 ns ; data_read[22] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[22]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.850 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; -3.853 ns ; data_read[9]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[9]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.862 ns ; uart_read     ; uart:u3_uart|read_value_reg[6]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.862 ns ; uart_read     ; uart:u3_uart|read_value_reg[4]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.862 ns ; uart_read     ; uart:u3_uart|read_value_reg[2]                                                                                                                           ; clk      ;
; N/A                                     ; None                                                ; -3.883 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component2|altram:sram|altsyncram:ram_block|altsyncram_7k91:auto_generated|ram_block1a6~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.888 ns ; data_read[11] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[11]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.893 ns ; gpioA_in[1]   ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[1]                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.893 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component1|altram:sram|altsyncram:ram_block|altsyncram_6k91:auto_generated|ram_block1a5~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.901 ns ; reset         ; ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a2~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; -3.919 ns ; data_read[28] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[28]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.919 ns ; mem_pause_in  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg                                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.919 ns ; mem_pause_in  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[17]                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.930 ns ; gpioA_in[22]  ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[22]                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.980 ns ; data_read[23] ; mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|next_opcode_reg[23]                                                                                                ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;               ;                                                                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov 10 10:53:36 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off plasma -c plasma --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 45.75 MHz between source register "mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2]" and destination memory "ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg" (period= 21.858 ns)
    Info: + Longest register to memory delay is 21.634 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y22_N25; Fanout = 19; REG Node = 'mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2]'
        Info: 2: + IC(0.342 ns) + CELL(0.398 ns) = 0.740 ns; Loc. = LCCOMB_X21_Y22_N18; Fanout = 64; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0'
        Info: 3: + IC(0.547 ns) + CELL(0.150 ns) = 1.437 ns; Loc. = LCCOMB_X22_Y22_N24; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0'
        Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 1.973 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1'
        Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 2.374 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2'
        Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 2.778 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 3.181 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4'
        Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 3.578 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5'
        Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 3.983 ns; Loc. = LCCOMB_X22_Y22_N20; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6'
        Info: 10: + IC(0.265 ns) + CELL(0.275 ns) = 4.523 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7'
        Info: 11: + IC(0.249 ns) + CELL(0.150 ns) = 4.922 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8'
        Info: 12: + IC(0.267 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9'
        Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 5.867 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10'
        Info: 14: + IC(0.254 ns) + CELL(0.150 ns) = 6.271 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11'
        Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 6.675 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12'
        Info: 16: + IC(0.254 ns) + CELL(0.271 ns) = 7.200 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13'
        Info: 17: + IC(0.726 ns) + CELL(0.150 ns) = 8.076 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14'
        Info: 18: + IC(0.251 ns) + CELL(0.150 ns) = 8.477 ns; Loc. = LCCOMB_X21_Y23_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15'
        Info: 19: + IC(0.254 ns) + CELL(0.150 ns) = 8.881 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16'
        Info: 20: + IC(0.264 ns) + CELL(0.271 ns) = 9.416 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17'
        Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 9.817 ns; Loc. = LCCOMB_X21_Y23_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18'
        Info: 22: + IC(0.253 ns) + CELL(0.150 ns) = 10.220 ns; Loc. = LCCOMB_X21_Y23_N18; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 10.624 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20'
        Info: 24: + IC(0.446 ns) + CELL(0.150 ns) = 11.220 ns; Loc. = LCCOMB_X22_Y23_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21'
        Info: 25: + IC(0.266 ns) + CELL(0.271 ns) = 11.757 ns; Loc. = LCCOMB_X22_Y23_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22'
        Info: 26: + IC(0.251 ns) + CELL(0.150 ns) = 12.158 ns; Loc. = LCCOMB_X22_Y23_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23'
        Info: 27: + IC(0.256 ns) + CELL(0.150 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y23_N14; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24'
        Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 13.102 ns; Loc. = LCCOMB_X22_Y23_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25'
        Info: 29: + IC(0.257 ns) + CELL(0.150 ns) = 13.509 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26'
        Info: 30: + IC(0.251 ns) + CELL(0.150 ns) = 13.910 ns; Loc. = LCCOMB_X22_Y23_N4; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27'
        Info: 31: + IC(0.265 ns) + CELL(0.275 ns) = 14.450 ns; Loc. = LCCOMB_X22_Y23_N22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28'
        Info: 32: + IC(0.251 ns) + CELL(0.150 ns) = 14.851 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29'
        Info: 33: + IC(0.254 ns) + CELL(0.150 ns) = 15.255 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195'
        Info: 34: + IC(0.244 ns) + CELL(0.150 ns) = 15.649 ns; Loc. = LCCOMB_X22_Y23_N6; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184'
        Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 16.052 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185'
        Info: 36: + IC(0.254 ns) + CELL(0.275 ns) = 16.581 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu|c_bus[30]~159'
        Info: 37: + IC(0.783 ns) + CELL(0.149 ns) = 17.513 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu|c_bus[30]~161'
        Info: 38: + IC(0.732 ns) + CELL(0.150 ns) = 18.395 ns; Loc. = LCCOMB_X23_Y21_N30; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50'
        Info: 39: + IC(0.248 ns) + CELL(0.150 ns) = 18.793 ns; Loc. = LCCOMB_X23_Y21_N0; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51'
        Info: 40: + IC(0.245 ns) + CELL(0.150 ns) = 19.188 ns; Loc. = LCCOMB_X23_Y21_N26; Fanout = 5; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52'
        Info: 41: + IC(0.452 ns) + CELL(0.150 ns) = 19.790 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 4; COMB Node = 'ram:u2_ram|write_byte_enable_tmp[0]~1'
        Info: 42: + IC(1.535 ns) + CELL(0.309 ns) = 21.634 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg'
        Info: Total cell delay = 7.669 ns ( 35.45 % )
        Info: Total interconnect delay = 13.965 ns ( 64.55 % )
    Info: - Smallest clock skew is 0.061 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.964 ns) + CELL(0.661 ns) = 2.742 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg'
            Info: Total cell delay = 1.660 ns ( 60.54 % )
            Info: Total interconnect delay = 1.082 ns ( 39.46 % )
        Info: - Longest clock path from clock "clk" to source register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X21_Y22_N25; Fanout = 19; REG Node = 'mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]" (data pin = "gpioA_in[15]", clock pin = "clk") is 11.265 ns
    Info: + Longest pin to register delay is 13.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'gpioA_in[15]'
        Info: 2: + IC(6.090 ns) + CELL(0.150 ns) = 7.080 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'Mux48~1'
        Info: 3: + IC(1.477 ns) + CELL(0.150 ns) = 8.707 ns; Loc. = LCCOMB_X20_Y23_N14; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23'
        Info: 4: + IC(0.670 ns) + CELL(0.150 ns) = 9.527 ns; Loc. = LCCOMB_X24_Y23_N30; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24'
        Info: 5: + IC(0.259 ns) + CELL(0.150 ns) = 9.936 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3'
        Info: 6: + IC(0.255 ns) + CELL(0.419 ns) = 10.610 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 9; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5'
        Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 11.018 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 16; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1'
        Info: 8: + IC(1.175 ns) + CELL(0.275 ns) = 12.468 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1'
        Info: 9: + IC(0.255 ns) + CELL(0.275 ns) = 12.998 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3'
        Info: 10: + IC(0.760 ns) + CELL(0.149 ns) = 13.907 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 13.991 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 1; REG Node = 'mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]'
        Info: Total cell delay = 2.792 ns ( 19.96 % )
        Info: Total interconnect delay = 11.199 ns ( 80.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 1; REG Node = 'mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
Info: tco from clock "clk" to destination pin "data_write[17]" through register "mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]" is 22.203 ns
    Info: + Longest clock path from clock "clk" to source register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 18; REG Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 19.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 18; REG Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5]'
        Info: 2: + IC(1.551 ns) + CELL(0.275 ns) = 1.826 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|control:u3_control|Mux34~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 2.230 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 8; COMB Node = 'mlite_cpu:u1_cpu|control:u3_control|Mux34~1'
        Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 2.763 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 64; COMB Node = 'mlite_cpu:u1_cpu|control:u3_control|exception_out~0'
        Info: 5: + IC(1.084 ns) + CELL(0.150 ns) = 3.997 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 242; COMB Node = 'mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4'
        Info: 6: + IC(1.374 ns) + CELL(0.398 ns) = 5.769 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0'
        Info: 7: + IC(0.705 ns) + CELL(0.150 ns) = 6.624 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 36; COMB Node = 'mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1'
        Info: 8: + IC(3.385 ns) + CELL(0.398 ns) = 10.407 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 16; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0'
        Info: 9: + IC(2.872 ns) + CELL(0.275 ns) = 13.554 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1'
        Info: 10: + IC(3.098 ns) + CELL(2.622 ns) = 19.274 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'data_write[17]'
        Info: Total cell delay = 4.693 ns ( 24.35 % )
        Info: Total interconnect delay = 14.581 ns ( 75.65 % )
Info: th for register "mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28]" (data pin = "reset", clock pin = "clk") is -1.320 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 54; REG Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28]'
        Info: Total cell delay = 1.536 ns ( 57.16 % )
        Info: Total interconnect delay = 1.151 ns ( 42.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(0.351 ns) + CELL(0.420 ns) = 1.770 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 15; COMB Node = 'mlite_cpu:u1_cpu|reset'
        Info: 3: + IC(1.735 ns) + CELL(0.150 ns) = 3.655 ns; Loc. = LCCOMB_X24_Y21_N4; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43'
        Info: 4: + IC(0.263 ns) + CELL(0.271 ns) = 4.189 ns; Loc. = LCCOMB_X24_Y21_N0; Fanout = 5; COMB Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.273 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 54; REG Node = 'mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28]'
        Info: Total cell delay = 1.924 ns ( 45.03 % )
        Info: Total interconnect delay = 2.349 ns ( 54.97 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 276 megabytes
    Info: Processing ended: Fri Nov 10 10:53:39 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


