Release 13.2 - Bitgen O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\.
   "Aurora_FPGA" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed
-2
Opened constraints file Aurora_FPGA.pcf.

Thu Feb 09 09:35:29 2012

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:No -g DriveDone:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 Aurora_FPGA.ncd 

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| multipin_wakeup      | No**                 |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No**                 |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| MaskVectorFile       | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | 0xFFFF               |
+----------------------+----------------------+
| spi_buswidth         | 1**                  |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from Aurora_FPGA.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net control4<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net control3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control<13> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u_Aurora_FPGA_BUS/control2<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u_Aurora_FPGA_BUS/control1<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<4>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<5>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<6>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<0>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<1>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<2>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/UPDATE<3>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generat
   or/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 334 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@hepflexlm.phys.hawaii.edu'.
INFO:Security:54 - 'xc6slx45t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "aurora_fpga.bit".
Bitstream generation is complete.
