Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 14 20:18:15 2023
| Host         : DESKTOP-FITMNKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file microcontroller_timing_summary_routed.rpt -pb microcontroller_timing_summary_routed.pb -rpx microcontroller_timing_summary_routed.rpx -warn_on_violation
| Design       : microcontroller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     30          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 4.328ns (38.564%)  route 6.895ns (61.436%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CNT/cnt_proc.state_reg[2]/Q
                         net (fo=53, routed)          1.300     1.756    CNT/Q[0]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.150     1.906 r  CNT/debug_OBUF[12]_inst_i_1/O
                         net (fo=13, routed)          5.595     7.501    debug_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.722    11.223 r  debug_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.223    debug[12]
    P3                                                                r  debug[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 4.317ns (39.024%)  route 6.746ns (60.976%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          1.590     2.046    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     2.198 r  CNT/debug_OBUF[13]_inst_i_1/O
                         net (fo=16, routed)          5.155     7.354    debug_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    11.063 r  debug_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.063    debug[13]
    N3                                                                r  debug[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.651ns  (logic 5.226ns (49.070%)  route 5.424ns (50.930%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switch_IBUF_inst/O
                         net (fo=17, routed)          2.519     3.983    CNT/switch_IBUF
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.107 r  CNT/debug_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.814     4.921    CNT/debug_OBUF[5]_inst_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     5.045 r  CNT/debug_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091     7.136    debug_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.651 r  debug_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.651    debug[5]
    U15                                                               r  debug[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 4.588ns (43.103%)  route 6.056ns (56.897%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          1.590     2.046    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     2.198 r  CNT/debug_OBUF[13]_inst_i_1/O
                         net (fo=16, routed)          1.028     3.226    CNT/debug_OBUF[9]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.326     3.552 r  CNT/debug_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.016     4.568    CNT/debug_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.692 r  CNT/debug_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422     7.114    debug_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.644 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.644    debug[1]
    E19                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 4.435ns (45.252%)  route 5.365ns (54.748%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          1.590     2.046    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     2.198 r  CNT/debug_OBUF[13]_inst_i_1/O
                         net (fo=16, routed)          1.708     3.906    CNT/debug_OBUF[9]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.326     4.232 r  CNT/debug_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.067     6.299    debug_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     9.800 r  debug_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.800    debug[7]
    V14                                                               r  debug[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.490ns  (logic 5.213ns (54.927%)  route 4.278ns (45.073%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switch_IBUF_inst/O
                         net (fo=17, routed)          2.293     3.757    CNT/switch_IBUF
    SLICE_X5Y16          LUT5 (Prop_lut5_I0_O)        0.124     3.881 r  CNT/debug_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.264     4.145    CNT/debug_OBUF[2]_inst_i_4_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     4.269 r  CNT/debug_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.720     5.989    debug_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.490 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.490    debug[2]
    U19                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 5.220ns (55.016%)  route 4.268ns (44.984%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switch_IBUF_inst/O
                         net (fo=17, routed)          1.643     3.107    CNT/switch_IBUF
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.231 r  CNT/debug_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.799     4.030    CNT/debug_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124     4.154 r  CNT/debug_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     5.980    debug_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.489 r  debug_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.489    debug[4]
    W18                                                               r  debug[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 4.440ns (47.094%)  route 4.988ns (52.906%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          1.590     2.046    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     2.198 r  CNT/debug_OBUF[13]_inst_i_1/O
                         net (fo=16, routed)          1.337     3.535    CNT/debug_OBUF[9]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.326     3.861 r  CNT/debug_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.922    debug_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.428 r  debug_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.428    debug[6]
    U14                                                               r  debug[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.023ns  (logic 5.221ns (57.861%)  route 3.802ns (42.139%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=17, routed)          1.770     3.234    CNT/switch_IBUF
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124     3.358 r  CNT/debug_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.162     3.520    CNT/debug_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.644 r  CNT/debug_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.870     5.514    debug_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.023 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.023    debug[3]
    V19                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 5.217ns (58.997%)  route 3.626ns (41.003%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switch_IBUF_inst/O
                         net (fo=17, routed)          1.549     3.013    CNT/switch_IBUF
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.137 r  CNT/debug_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.162     3.299    CNT/debug_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.423 r  CNT/debug_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.914     5.337    debug_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.842 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.842    debug[0]
    U16                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.214     0.378    CNT/en
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.214     0.378    CNT/en
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.214     0.378    CNT/en
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.214     0.378    CNT/en
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/T_Flip_Flop.aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.200     0.364    CU/en
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  CU/T_Flip_Flop.aux_i_1/O
                         net (fo=1, routed)           0.000     0.409    CU/T_Flip_Flop.aux_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  CU/T_Flip_Flop.aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.183ns (44.291%)  route 0.230ns (55.709%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CNT/cnt_proc.state_reg[0]/Q
                         net (fo=50, routed)          0.230     0.371    CNT/cnt_proc.state_reg_n_0_[0]
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.042     0.413 r  CNT/cnt_proc.state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.413    CNT/cnt_proc.state[1]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.692%)  route 0.230ns (55.308%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT/cnt_proc.state_reg[0]/Q
                         net (fo=50, routed)          0.230     0.371    CNT/cnt_proc.state_reg_n_0_[0]
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.045     0.416 r  CNT/cnt_proc.state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    CNT/cnt_proc.state[0]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  CNT/cnt_proc.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z/C_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  Z/C_reg/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Z/C_reg/Q
                         net (fo=3, routed)           0.233     0.397    CNT/ZF
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.442 r  CNT/C_i_1/O
                         net (fo=1, routed)           0.000     0.442    Z/C_reg_0
    SLICE_X6Y13          FDRE                                         r  Z/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s0_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.593%)  route 0.284ns (60.407%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          0.077     0.218    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.263 r  CNT/s0[7]_i_1/O
                         net (fo=8, routed)           0.207     0.470    MEMORY/s0_2
    SLICE_X5Y14          FDRE                                         r  MEMORY/s0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEMORY/s0_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.593%)  route 0.284ns (60.407%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[3]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CNT/cnt_proc.state_reg[3]/Q
                         net (fo=52, routed)          0.077     0.218    CNT/cnt_proc.state_reg_n_0_[3]
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.263 r  CNT/s0[7]_i_1/O
                         net (fo=8, routed)           0.207     0.470    MEMORY/s0_2
    SLICE_X5Y14          FDRE                                         r  MEMORY/s0_reg[2]/CE
  -------------------------------------------------------------------    -------------------





