<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Setup Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >1.633</TD>
<TD >1.633</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >1.699</TD>
<TD >1.699</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >1.334</TD>
<TD >1.334</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >1.724</TD>
<TD >1.724</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >1.724</TD>
<TD >1.724</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >1.476</TD>
<TD >1.476</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >-5.434</TD>
<TD >-5.434</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >-3.938</TD>
<TD >-3.938</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >-4.178</TD>
<TD >-4.178</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >-4.226</TD>
<TD >-4.226</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >-4.178</TD>
<TD >-4.178</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-7.391</TD>
<TD >-7.391</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >-11.218</TD>
<TD >-11.218</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >-11.218</TD>
<TD >-11.218</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >-10.240</TD>
<TD >-10.240</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >-10.298</TD>
<TD >-10.298</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BG</TD>
<TD >sclk</TD>
<TD >-11.301</TD>
<TD >-11.301</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >-11.484</TD>
<TD >-11.484</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >-11.248</TD>
<TD >-11.248</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >-13.820</TD>
<TD >-13.820</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >-10.231</TD>
<TD >-10.231</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >-10.231</TD>
<TD >-10.231</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >-11.339</TD>
<TD >-11.339</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-13.047</TD>
<TD >-13.047</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
