{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544754067311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544754067311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:21:07 2018 " "Processing started: Fri Dec 14 10:21:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544754067311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544754067311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544754067311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544754067835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067903 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_clock.v(68) " "Verilog HDL Module Instantiation warning at top_clock.v(68): ignored dangling comma in List of Port Connections" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1544754067906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg7.v 1 1 " "Found 1 design units, including 1 entities, in source file sg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SG7 " "Found entity 1: SG7" {  } { { "SG7.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/SG7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067916 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(46) " "Verilog HDL Event Control warning at clock.v(46): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 46 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1544754067919 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(74) " "Verilog HDL Event Control warning at clock.v(74): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 74 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1544754067919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544754067922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544754067922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544754067988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:U1 " "Elaborating entity \"freq\" for hierarchy \"freq:U1\"" {  } { { "top_clock.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068007 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(39) " "Verilog HDL assignment warning at freq.v(39): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068007 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(58) " "Verilog HDL assignment warning at freq.v(58): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068008 "|top_clock|freq:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:U2 " "Elaborating entity \"key\" for hierarchy \"key:U2\"" {  } { { "top_clock.v" "U2" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U3 " "Elaborating entity \"clock\" for hierarchy \"clock:U3\"" {  } { { "top_clock.v" "U3" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(40) " "Verilog HDL assignment warning at clock.v(40): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068030 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(66) " "Verilog HDL assignment warning at clock.v(66): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068031 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(68) " "Verilog HDL assignment warning at clock.v(68): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068031 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(87) " "Verilog HDL assignment warning at clock.v(87): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068031 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(89) " "Verilog HDL assignment warning at clock.v(89): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068031 "|top_clock|clock:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:U4 " "Elaborating entity \"alarm\" for hierarchy \"alarm:U4\"" {  } { { "top_clock.v" "U4" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(28) " "Verilog HDL assignment warning at alarm.v(28): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068044 "|top_clock|alarm:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(48) " "Verilog HDL assignment warning at alarm.v(48): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068044 "|top_clock|alarm:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:U5 " "Elaborating entity \"watch\" for hierarchy \"watch:U5\"" {  } { { "top_clock.v" "U5" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(27) " "Verilog HDL assignment warning at watch.v(27): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068054 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(51) " "Verilog HDL assignment warning at watch.v(51): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068055 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(69) " "Verilog HDL assignment warning at watch.v(69): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068055 "|top_clock|watch:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U6 " "Elaborating entity \"display\" for hierarchy \"display:U6\"" {  } { { "top_clock.v" "U6" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display.v(44) " "Verilog HDL assignment warning at display.v(44): truncated value with size 8 to match size of target (4)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544754068065 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544754068066 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minute display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"minute\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544754068066 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544754068066 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[0\] display.v(30) " "Inferred latch for \"second\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068067 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[1\] display.v(30) " "Inferred latch for \"second\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068067 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[2\] display.v(30) " "Inferred latch for \"second\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068067 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[3\] display.v(30) " "Inferred latch for \"second\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068067 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[4\] display.v(30) " "Inferred latch for \"second\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[5\] display.v(30) " "Inferred latch for \"second\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[6\] display.v(30) " "Inferred latch for \"second\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[7\] display.v(30) " "Inferred latch for \"second\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[0\] display.v(30) " "Inferred latch for \"minute\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[1\] display.v(30) " "Inferred latch for \"minute\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[2\] display.v(30) " "Inferred latch for \"minute\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068068 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[3\] display.v(30) " "Inferred latch for \"minute\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[4\] display.v(30) " "Inferred latch for \"minute\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[5\] display.v(30) " "Inferred latch for \"minute\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[6\] display.v(30) " "Inferred latch for \"minute\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[7\] display.v(30) " "Inferred latch for \"minute\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] display.v(30) " "Inferred latch for \"hour\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] display.v(30) " "Inferred latch for \"hour\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] display.v(30) " "Inferred latch for \"hour\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] display.v(30) " "Inferred latch for \"hour\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068069 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] display.v(30) " "Inferred latch for \"hour\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068070 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[5\] display.v(30) " "Inferred latch for \"hour\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068070 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[6\] display.v(30) " "Inferred latch for \"hour\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068070 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[7\] display.v(30) " "Inferred latch for \"hour\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544754068070 "|top_clock|display:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SG7 display:U6\|SG7:U1 " "Elaborating entity \"SG7\" for hierarchy \"display:U6\|SG7:U1\"" {  } { { "display.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544754068079 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068121 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544754068122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1544754068904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[0\] " "Latch display:U6\|second\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068914 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[1\] " "Latch display:U6\|second\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068914 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[2\] " "Latch display:U6\|second\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068914 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[3\] " "Latch display:U6\|second\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[4\] " "Latch display:U6\|second\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[5\] " "Latch display:U6\|second\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[6\] " "Latch display:U6\|second\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[7\] " "Latch display:U6\|second\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[0\] " "Latch display:U6\|minute\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[1\] " "Latch display:U6\|minute\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[2\] " "Latch display:U6\|minute\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[3\] " "Latch display:U6\|minute\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[4\] " "Latch display:U6\|minute\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[5\] " "Latch display:U6\|minute\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[6\] " "Latch display:U6\|minute\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[7\] " "Latch display:U6\|minute\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[0\] " "Latch display:U6\|hour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[1\] " "Latch display:U6\|hour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[2\] " "Latch display:U6\|hour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[3\] " "Latch display:U6\|hour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[4\] " "Latch display:U6\|hour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[5\] " "Latch display:U6\|hour\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[6\] " "Latch display:U6\|hour\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[7\] " "Latch display:U6\|hour\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544754068917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544754068917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544754069215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544754069978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544754069978 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[1\] " "No output dependent on input pin \"key_in\[1\]\"" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544754070485 "|top_clock|key_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544754070485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544754070487 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544754070487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "361 " "Implemented 361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544754070487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544754070487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544754070578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:21:10 2018 " "Processing ended: Fri Dec 14 10:21:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544754070578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544754070578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544754070578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544754070578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544754075195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544754075196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:21:13 2018 " "Processing started: Fri Dec 14 10:21:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544754075196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544754075196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544754075197 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544754075384 ""}
{ "Info" "0" "" "Project  = top_clock" {  } {  } 0 0 "Project  = top_clock" 0 0 "Fitter" 0 0 1544754075385 ""}
{ "Info" "0" "" "Revision = top_clock" {  } {  } 0 0 "Revision = top_clock" 0 0 "Fitter" 0 0 1544754075388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544754075591 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_clock 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544754075641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544754075767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544754075767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544754076035 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544754077504 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544754086393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544754086442 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544754086597 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 62 global CLKCTRL_G6 " "clk~inputCLKENA0 with 62 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544754086608 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[2\]~inputCLKENA0 8 global CLKCTRL_G4 " "key_in\[2\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544754086608 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[3\]~inputCLKENA0 8 global CLKCTRL_G7 " "key_in\[3\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544754086608 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544754086608 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544754086823 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754086834 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544754088303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544754088304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544754088305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544754088310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544754088311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544754088312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544754088341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544754088342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544754088343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544754088345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544754088346 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544754088346 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544754088347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544754088348 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544754088348 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754088641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544754099880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754100473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544754100485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544754103385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754103385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544754105456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544754114926 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544754114926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754118445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544754118445 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544754118445 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.67 " "Total time spent on timing analysis during the Fitter is 1.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544754120919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544754121066 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544754121066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544754122278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544754122363 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544754122363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544754123390 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544754129066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544754130216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1773 " "Peak virtual memory: 1773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544754130894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:22:10 2018 " "Processing ended: Fri Dec 14 10:22:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544754130894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544754130894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544754130894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544754130894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544754134822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544754134822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:22:14 2018 " "Processing started: Fri Dec 14 10:22:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544754134822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544754134822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544754134822 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544754144440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544754148204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:22:28 2018 " "Processing ended: Fri Dec 14 10:22:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544754148204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544754148204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544754148204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544754148204 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544754149920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544754157082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544754157083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:22:36 2018 " "Processing started: Fri Dec 14 10:22:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544754157083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544754157083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_clock -c top_clock " "Command: quartus_sta top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544754157083 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544754157225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544754158142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544754158222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544754158222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1544754159589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544754159713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544754159713 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:U1\|clk_1s freq:U1\|clk_1s " "create_clock -period 1.000 -name freq:U1\|clk_1s freq:U1\|clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_in\[2\] key_in\[2\] " "create_clock -period 1.000 -name key_in\[2\] key_in\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_in\[3\] key_in\[3\] " "create_clock -period 1.000 -name key_in\[3\] key_in\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name watch:U5\|clk_1m watch:U5\|clk_1m " "create_clock -period 1.000 -name watch:U5\|clk_1m watch:U5\|clk_1m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_b\[0\] key_b\[0\] " "create_clock -period 1.000 -name key_b\[0\] key_b\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:U1\|clk_1ms freq:U1\|clk_1ms " "create_clock -period 1.000 -name freq:U1\|clk_1ms freq:U1\|clk_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159716 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1544754159721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159727 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544754159826 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1544754159871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544754159931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544754159931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.987 " "Worst-case setup slack is -3.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987             -66.316 freq:U1\|clk_1s  " "   -3.987             -66.316 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.697             -29.568 watch:U5\|clk_1m  " "   -3.697             -29.568 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.437            -154.934 clk  " "   -3.437            -154.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713             -10.517 freq:U1\|clk_1ms  " "   -2.713             -10.517 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -41.679 key_b\[0\]  " "   -2.511             -41.679 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295             -36.149 key_in\[2\]  " "   -2.295             -36.149 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107             -28.731 key_in\[3\]  " "   -2.107             -28.731 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754159934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.094 " "Worst-case hold slack is -2.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -45.909 key_b\[0\]  " "   -2.094             -45.909 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328              -2.560 clk  " "   -1.328              -2.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -0.658 freq:U1\|clk_1s  " "   -0.658              -0.658 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -3.123 key_in\[3\]  " "   -0.414              -3.123 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 key_in\[2\]  " "    0.022               0.000 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 freq:U1\|clk_1ms  " "    0.365               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 watch:U5\|clk_1m  " "    0.545               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754159941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754159944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754159947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.475 " "Worst-case minimum pulse width slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475             -10.985 key_in\[3\]  " "   -0.475             -10.985 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448             -12.554 key_in\[2\]  " "   -0.448             -12.554 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447             -34.769 clk  " "   -0.447             -34.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.174 freq:U1\|clk_1s  " "   -0.394             -11.174 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.080 watch:U5\|clk_1m  " "   -0.394              -4.080 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.685 freq:U1\|clk_1ms  " "   -0.394              -2.685 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 key_b\[0\]  " "    0.166               0.000 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754159949 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1544754159997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544754160053 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1544754160053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544754161918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162009 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544754162021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544754162021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.963 " "Worst-case setup slack is -3.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963             -64.495 freq:U1\|clk_1s  " "   -3.963             -64.495 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636            -152.482 clk  " "   -3.636            -152.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594             -28.740 watch:U5\|clk_1m  " "   -3.594             -28.740 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.699             -42.282 key_b\[0\]  " "   -2.699             -42.282 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.626             -10.241 freq:U1\|clk_1ms  " "   -2.626             -10.241 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -35.983 key_in\[2\]  " "   -2.273             -35.983 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167             -28.402 key_in\[3\]  " "   -2.167             -28.402 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754162024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.033 " "Worst-case hold slack is -2.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.033             -44.227 key_b\[0\]  " "   -2.033             -44.227 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -2.389 clk  " "   -1.214              -2.389 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -0.578 freq:U1\|clk_1s  " "   -0.578              -0.578 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -3.213 key_in\[3\]  " "   -0.422              -3.213 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -1.056 key_in\[2\]  " "   -0.071              -1.056 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 freq:U1\|clk_1ms  " "    0.331               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 watch:U5\|clk_1m  " "    0.508               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754162031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754162035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754162038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.487 " "Worst-case minimum pulse width slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487             -13.121 key_in\[2\]  " "   -0.487             -13.121 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487             -11.834 key_in\[3\]  " "   -0.487             -11.834 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450             -37.930 clk  " "   -0.450             -37.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.423 freq:U1\|clk_1s  " "   -0.394             -11.423 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.104 watch:U5\|clk_1m  " "   -0.394              -4.104 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.758 freq:U1\|clk_1ms  " "   -0.394              -2.758 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 key_b\[0\]  " "    0.108               0.000 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754162041 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1544754162084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544754162341 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1544754162341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544754164019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544754164108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544754164108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.594 " "Worst-case setup slack is -2.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594             -42.136 freq:U1\|clk_1s  " "   -2.594             -42.136 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.345             -18.756 watch:U5\|clk_1m  " "   -2.345             -18.756 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -63.158 clk  " "   -1.760             -63.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674              -6.567 freq:U1\|clk_1ms  " "   -1.674              -6.567 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545             -26.838 key_b\[0\]  " "   -1.545             -26.838 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953             -13.575 key_in\[2\]  " "   -0.953             -13.575 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730             -10.145 key_in\[3\]  " "   -0.730             -10.145 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.292 " "Worst-case hold slack is -1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292             -27.431 key_b\[0\]  " "   -1.292             -27.431 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -1.512 clk  " "   -0.756              -1.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543              -0.543 freq:U1\|clk_1s  " "   -0.543              -0.543 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -2.304 key_in\[3\]  " "   -0.299              -2.304 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.496 key_in\[2\]  " "   -0.056              -0.496 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 freq:U1\|clk_1ms  " "    0.177               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 watch:U5\|clk_1m  " "    0.246               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754164124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754164128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.469 " "Worst-case minimum pulse width slack is -0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -5.514 key_in\[3\]  " "   -0.469              -5.514 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -6.224 key_in\[2\]  " "   -0.465              -6.224 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -6.500 clk  " "   -0.423              -6.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.761 key_b\[0\]  " "   -0.103              -0.761 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.219 freq:U1\|clk_1ms  " "   -0.056              -0.219 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.027 freq:U1\|clk_1s  " "   -0.005              -0.027 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 watch:U5\|clk_1m  " "    0.161               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164133 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1544754164173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544754164687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544754164687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.510 " "Worst-case setup slack is -2.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.510             -40.429 freq:U1\|clk_1s  " "   -2.510             -40.429 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252             -18.016 watch:U5\|clk_1m  " "   -2.252             -18.016 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661             -54.802 clk  " "   -1.661             -54.802 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614              -6.352 freq:U1\|clk_1ms  " "   -1.614              -6.352 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -25.883 key_b\[0\]  " "   -1.516             -25.883 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845             -11.851 key_in\[2\]  " "   -0.845             -11.851 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -8.684 key_in\[3\]  " "   -0.668              -8.684 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.230 " "Worst-case hold slack is -1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230             -26.395 key_b\[0\]  " "   -1.230             -26.395 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -1.548 clk  " "   -0.805              -1.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 freq:U1\|clk_1s  " "   -0.511              -0.511 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -2.353 key_in\[3\]  " "   -0.303              -2.353 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.864 key_in\[2\]  " "   -0.096              -0.864 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 freq:U1\|clk_1ms  " "    0.147               0.000 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 watch:U5\|clk_1m  " "    0.217               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754164703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544754164707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.467 " "Worst-case minimum pulse width slack is -0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -6.298 key_in\[2\]  " "   -0.467              -6.298 key_in\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -5.606 key_in\[3\]  " "   -0.467              -5.606 key_in\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -6.528 clk  " "   -0.420              -6.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -1.149 key_b\[0\]  " "   -0.110              -1.149 key_b\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.089 freq:U1\|clk_1ms  " "   -0.024              -0.089 freq:U1\|clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 freq:U1\|clk_1s  " "    0.016               0.000 freq:U1\|clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 watch:U5\|clk_1m  " "    0.158               0.000 watch:U5\|clk_1m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544754164711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544754166332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544754166333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544754166454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:22:46 2018 " "Processing ended: Fri Dec 14 10:22:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544754166454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544754166454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544754166454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544754166454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544754172183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544754172184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:22:52 2018 " "Processing started: Fri Dec 14 10:22:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544754172184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544754172184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544754172184 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1544754173416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_clock.vo D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/modelsim/ simulation " "Generated file top_clock.vo in folder \"D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544754173814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544754173938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:22:53 2018 " "Processing ended: Fri Dec 14 10:22:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544754173938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544754173938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544754173938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544754173938 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus II Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544754175631 ""}
