-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_flag_c is flag_reg:inst1|flag_c at LC_X11_Y5_N3
--operation mode is normal

C1_flag_c_lut_out = H1_sst[0] & C1_flag_c & (H1_sst[1]) # !H1_sst[0] & (C1L7 # C1_flag_c & H1_sst[1]);
C1_flag_c = DFFEAS(C1_flag_c_lut_out, GLOBAL(clk), reset, , , , , , );


--C1_flag_z is flag_reg:inst1|flag_z at LC_X11_Y8_N6
--operation mode is normal

C1_flag_z_lut_out = !B1L951 & !B1L801 & !N1L11 & !B1L851;
C1_flag_z = DFFEAS(C1_flag_z_lut_out, GLOBAL(clk), reset, , C1L8, , , , );


--C1_flag_v is flag_reg:inst1|flag_v at LC_X11_Y10_N9
--operation mode is normal

C1_flag_v_lut_out = !B1L761 & (G1L53 & !N1L11 & G1L36 # !G1L53 & N1L11 & !G1L36);
C1_flag_v = DFFEAS(C1_flag_v_lut_out, GLOBAL(clk), reset, , C1L8, , , , );


--C1_flag_s is flag_reg:inst1|flag_s at LC_X11_Y8_N4
--operation mode is normal

C1_flag_s_lut_out = GND;
C1_flag_s = DFFEAS(C1_flag_s_lut_out, GLOBAL(clk), reset, , C1L8, N1L11, , , VCC);


--N1L11 is ar:inst16|q[7]~COMBOUT at LC_X12_Y8_N8
--operation mode is normal

N1L11 = H1_alu_func[0] & (B1L111) # !H1_alu_func[0] & B1L011;

--N1_q[7] is ar:inst16|q[7] at LC_X12_Y8_N8
--operation mode is normal

N1_q[7] = DFFEAS(N1L11, GLOBAL(clk), reset, , H1_rec[0], P1_q[7], , , H1_rec[1]);


--N1_q[6] is ar:inst16|q[6] at LC_X10_Y5_N9
--operation mode is normal

N1_q[6]_lut_out = H1_rec[1] & (P1_q[6]) # !H1_rec[1] & B1L801;
N1_q[6] = DFFEAS(N1_q[6]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1_q[5] is ar:inst16|q[5] at LC_X10_Y5_N2
--operation mode is normal

N1_q[5]_lut_out = H1_rec[1] & P1_q[5] # !H1_rec[1] & (B1L601);
N1_q[5] = DFFEAS(N1_q[5]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1_q[4] is ar:inst16|q[4] at LC_X14_Y9_N8
--operation mode is normal

N1_q[4]_lut_out = H1_rec[1] & P1_q[4] # !H1_rec[1] & (B1L401);
N1_q[4] = DFFEAS(N1_q[4]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1_q[3] is ar:inst16|q[3] at LC_X10_Y9_N8
--operation mode is normal

N1_q[3]_lut_out = H1_rec[1] & (P1_q[3]) # !H1_rec[1] & B1L201;
N1_q[3] = DFFEAS(N1_q[3]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1_q[2] is ar:inst16|q[2] at LC_X12_Y11_N2
--operation mode is normal

N1_q[2]_lut_out = H1_rec[1] & P1_q[2] # !H1_rec[1] & (B1L001);
N1_q[2] = DFFEAS(N1_q[2]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1_q[1] is ar:inst16|q[1] at LC_X12_Y11_N3
--operation mode is normal

N1_q[1]_lut_out = H1_rec[1] & (P1_q[1]) # !H1_rec[1] & (B1L89);
N1_q[1] = DFFEAS(N1_q[1]_lut_out, GLOBAL(clk), reset, , H1_rec[0], , , , );


--N1L3 is ar:inst16|q[0]~COMBOUT at LC_X10_Y11_N5
--operation mode is normal

N1L3 = H1_alu_func[2] & (B1L49) # !H1_alu_func[2] & B1L29;

--N1_q[0] is ar:inst16|q[0] at LC_X10_Y11_N5
--operation mode is normal

N1_q[0] = DFFEAS(N1L3, GLOBAL(clk), reset, , H1_rec[0], P1_q[0], , , H1_rec[1]);


--T1_q[7] is reg_testb:inst21|q[7] at LC_X9_Y8_N4
--operation mode is normal

T1_q[7]_lut_out = !M1L1;
T1_q[7] = DFFEAS(T1_q[7]_lut_out, GLOBAL(clk), reset, , , , , , );


--R1L65 is reg_out:inst19|reg_data[7]~612 at LC_X9_Y8_N0
--operation mode is normal

R1L65 = reg_sel[0] & sel[1];


--G1L06 is bus_mux:inst10|alu_sr[7]~458 at LC_X13_Y7_N6
--operation mode is normal

G1L06 = H1_alu_in_sel[1] & H1_alu_in_sel[0] & H1_offset[3];


--G1L16 is bus_mux:inst10|alu_sr[7]~459 at LC_X12_Y7_N2
--operation mode is normal

F1_q[7]_qfbk = F1_q[7];
G1L16 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[7] # !H1_sour_reg[1] & (F1_q[7]_qfbk));

--F1_q[7] is reg:inst6|q[7] at LC_X12_Y7_N2
--operation mode is normal

F1_q[7] = DFFEAS(G1L16, GLOBAL(clk), reset, , E1L1, N1L11, , , VCC);


--G1L26 is bus_mux:inst10|alu_sr[7]~460 at LC_X13_Y7_N5
--operation mode is normal

F4_q[7]_qfbk = F4_q[7];
G1L26 = G1L16 & (F4_q[7]_qfbk # !H1_sour_reg[0]) # !G1L16 & F2_q[7] & (H1_sour_reg[0]);

--F4_q[7] is reg:inst9|q[7] at LC_X13_Y7_N5
--operation mode is normal

F4_q[7] = DFFEAS(G1L26, GLOBAL(clk), reset, , E1L4, N1L11, , , VCC);


--G1L36 is bus_mux:inst10|alu_sr[7]~461 at LC_X13_Y7_N9
--operation mode is normal

G1L36 = !H1_alu_in_sel[2] & (G1L06 # !H1_alu_in_sel[1] & G1L26);


--G1L92 is bus_mux:inst10|alu_dr[7]~1106 at LC_X13_Y7_N7
--operation mode is normal

G1L92 = !H1_alu_in_sel[2] & !H1_alu_in_sel[0];


--G1L03 is bus_mux:inst10|alu_dr[7]~1107 at LC_X13_Y8_N5
--operation mode is normal

F3_q[7]_qfbk = F3_q[7];
G1L03 = H1_dest_reg[1] & (H1_dest_reg[0] # F3_q[7]_qfbk) # !H1_dest_reg[1] & !H1_dest_reg[0] & (F1_q[7]);

--F3_q[7] is reg:inst8|q[7] at LC_X13_Y8_N5
--operation mode is normal

F3_q[7] = DFFEAS(G1L03, GLOBAL(clk), reset, , E1L3, N1L11, , , VCC);


--G1L13 is bus_mux:inst10|alu_dr[7]~1108 at LC_X13_Y8_N9
--operation mode is normal

F2_q[7]_qfbk = F2_q[7];
G1L13 = H1_dest_reg[0] & (G1L03 & F4_q[7] # !G1L03 & (F2_q[7]_qfbk)) # !H1_dest_reg[0] & (G1L03);

--F2_q[7] is reg:inst7|q[7] at LC_X13_Y8_N9
--operation mode is normal

F2_q[7] = DFFEAS(G1L13, GLOBAL(clk), reset, , E1L2, N1L11, , , VCC);


--G1L23 is bus_mux:inst10|alu_dr[7]~1109 at LC_X12_Y8_N5
--operation mode is normal

G1L23 = H1_alu_in_sel[1] & (H1_alu_in_sel[2] # !H1_alu_in_sel[0]) # !H1_alu_in_sel[1] & (H1_alu_in_sel[0] # !H1_alu_in_sel[2]);


--G1L33 is bus_mux:inst10|alu_dr[7]~1110 at LC_X14_Y8_N8
--operation mode is normal

P1_q[7]_qfbk = P1_q[7];
G1L33 = G1L92 & (G1L13 # !G1L23 & P1_q[7]_qfbk) # !G1L92 & !G1L23 & P1_q[7]_qfbk;

--P1_q[7] is pc:inst17|q[7] at LC_X14_Y8_N8
--operation mode is normal

P1_q[7] = DFFEAS(G1L33, GLOBAL(clk), reset, , H1L81, N1L11, , , VCC);


--G1L43 is bus_mux:inst10|alu_dr[7]~1111 at LC_X12_Y8_N3
--operation mode is normal

G1L43 = !H1_alu_in_sel[1] & (H1_alu_in_sel[2] & H1_alu_in_sel[0]);


--G1L53 is bus_mux:inst10|alu_dr[7]~1112 at LC_X11_Y10_N6
--operation mode is normal

G1L53 = G1L33 # D1_data[7]$latch & G1L43;


--R1L75 is reg_out:inst19|reg_data[7]~613 at LC_X10_Y8_N1
--operation mode is normal

R1L75 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L53 # !reg_sel[1] & (H1_offset[3]));


--R1L85 is reg_out:inst19|reg_data[7]~614 at LC_X10_Y8_N8
--operation mode is normal

R1L85 = reg_sel[0] & (R1L75 & (N1L11) # !R1L75 & G1L36) # !reg_sel[0] & (R1L75);


--R1L95 is reg_out:inst19|reg_data[7]~615 at LC_X10_Y8_N0
--operation mode is normal

R1L95 = reg_sel[1] & !reg_sel[0] # !sel[1];


--R1L06 is reg_out:inst19|reg_data[7]~616 at LC_X10_Y8_N6
--operation mode is normal

R1L06 = sel[1] & (reg_sel[1] # !reg_sel[0]);


--R1L16 is reg_out:inst19|reg_data[7]~617 at LC_X10_Y8_N9
--operation mode is normal

R1L16 = R1L95 & (R1L06 & P1_q[7] # !R1L06 & (R1L85)) # !R1L95 & (!R1L06);


--R1L26 is reg_out:inst19|reg_data[7]~618 at LC_X9_Y8_N7
--operation mode is normal

R1L26 = R1L65 & (R1L16 & (T1_q[7]) # !R1L16 & K1_q[7]) # !R1L65 & (R1L16);


--R1L36 is reg_out:inst19|reg_data[7]~619 at LC_X9_Y8_N2
--operation mode is normal

R1L36 = reg_sel[0] & reg_sel[1] # !reg_sel[0] & (reg_sel[1] & (F3_q[7]) # !reg_sel[1] & F1_q[7]);


--R1L46 is reg_out:inst19|reg_data[7]~620 at LC_X9_Y8_N8
--operation mode is normal

R1L46 = reg_sel[0] & (R1L36 & (F4_q[7]) # !R1L36 & F2_q[7]) # !reg_sel[0] & (R1L36);


--R1L56 is reg_out:inst19|reg_data[7]~621 at LC_X9_Y8_N1
--operation mode is normal

R1L56 = sel[0] & (R1L26) # !sel[0] & !sel[1] & R1L46;


--S1_q[6] is reg_testa:inst20|q[6] at LC_X9_Y5_N9
--operation mode is normal

S1_q[6]_lut_out = !J1_output[2];
S1_q[6] = DFFEAS(S1_q[6]_lut_out, GLOBAL(clk), reset, , , , , , );


--R1L84 is reg_out:inst19|reg_data[6]~622 at LC_X9_Y5_N1
--operation mode is normal

R1L84 = reg_sel[0] & (reg_sel[1] # T1_q[6]) # !reg_sel[0] & !reg_sel[1] & S1_q[6];


--R1L94 is reg_out:inst19|reg_data[6]~623 at LC_X9_Y5_N4
--operation mode is normal

R1L94 = reg_sel[1] & (R1L84 & K1_q[6] # !R1L84 & (P1_q[6])) # !reg_sel[1] & (R1L84);


--G1L65 is bus_mux:inst10|alu_sr[6]~462 at LC_X11_Y9_N7
--operation mode is normal

F1_q[6]_qfbk = F1_q[6];
G1L65 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[6] # !H1_sour_reg[1] & (F1_q[6]_qfbk));

--F1_q[6] is reg:inst6|q[6] at LC_X11_Y9_N7
--operation mode is normal

F1_q[6] = DFFEAS(G1L65, GLOBAL(clk), reset, , E1L1, B1L801, , , VCC);


--G1L75 is bus_mux:inst10|alu_sr[6]~463 at LC_X11_Y9_N8
--operation mode is normal

F4_q[6]_qfbk = F4_q[6];
G1L75 = H1_sour_reg[0] & (G1L65 & (F4_q[6]_qfbk) # !G1L65 & F2_q[6]) # !H1_sour_reg[0] & (G1L65);

--F4_q[6] is reg:inst9|q[6] at LC_X11_Y9_N8
--operation mode is normal

F4_q[6] = DFFEAS(G1L75, GLOBAL(clk), reset, , E1L4, B1L801, , , VCC);


--G1L85 is bus_mux:inst10|alu_sr[6]~464 at LC_X11_Y9_N9
--operation mode is normal

G1L85 = !H1_alu_in_sel[2] & (G1L06 # !H1_alu_in_sel[1] & G1L75);


--G1L52 is bus_mux:inst10|alu_dr[6]~1113 at LC_X13_Y8_N1
--operation mode is normal

F3_q[6]_qfbk = F3_q[6];
G1L52 = H1_dest_reg[1] & (H1_dest_reg[0] # F3_q[6]_qfbk) # !H1_dest_reg[1] & !H1_dest_reg[0] & (F1_q[6]);

--F3_q[6] is reg:inst8|q[6] at LC_X13_Y8_N1
--operation mode is normal

F3_q[6] = DFFEAS(G1L52, GLOBAL(clk), reset, , E1L3, B1L801, , , VCC);


--G1L62 is bus_mux:inst10|alu_dr[6]~1114 at LC_X13_Y8_N0
--operation mode is normal

F2_q[6]_qfbk = F2_q[6];
G1L62 = G1L52 & (F4_q[6] # !H1_dest_reg[0]) # !G1L52 & H1_dest_reg[0] & F2_q[6]_qfbk;

--F2_q[6] is reg:inst7|q[6] at LC_X13_Y8_N0
--operation mode is normal

F2_q[6] = DFFEAS(G1L62, GLOBAL(clk), reset, , E1L2, B1L801, , , VCC);


--G1L72 is bus_mux:inst10|alu_dr[6]~1115 at LC_X12_Y8_N1
--operation mode is normal

G1L72 = G1L23 & G1L92 & G1L62 # !G1L23 & (P1_q[6] # G1L92 & G1L62);


--G1L82 is bus_mux:inst10|alu_dr[6]~1116 at LC_X12_Y8_N6
--operation mode is normal

G1L82 = G1L72 # G1L43 & D1_data[6]$latch;


--R1L05 is reg_out:inst19|reg_data[6]~624 at LC_X9_Y8_N6
--operation mode is normal

R1L05 = reg_sel[0] & reg_sel[1] # !reg_sel[0] & (reg_sel[1] & (G1L82) # !reg_sel[1] & H1_offset[3]);


--G1L12 is bus_mux:inst10|alu_dr[5]~1117 at LC_X13_Y8_N8
--operation mode is normal

F2_q[5]_qfbk = F2_q[5];
G1L12 = H1_dest_reg[1] & H1_dest_reg[0] # !H1_dest_reg[1] & (H1_dest_reg[0] & F2_q[5]_qfbk # !H1_dest_reg[0] & (F1_q[5]));

--F2_q[5] is reg:inst7|q[5] at LC_X13_Y8_N8
--operation mode is normal

F2_q[5] = DFFEAS(G1L12, GLOBAL(clk), reset, , E1L2, B1L601, , , VCC);


--G1L22 is bus_mux:inst10|alu_dr[5]~1118 at LC_X14_Y8_N5
--operation mode is normal

F4_q[5]_qfbk = F4_q[5];
G1L22 = G1L12 & (F4_q[5]_qfbk # !H1_dest_reg[1]) # !G1L12 & F3_q[5] & (H1_dest_reg[1]);

--F4_q[5] is reg:inst9|q[5] at LC_X14_Y8_N5
--operation mode is normal

F4_q[5] = DFFEAS(G1L22, GLOBAL(clk), reset, , E1L4, B1L601, , , VCC);


--G1L32 is bus_mux:inst10|alu_dr[5]~1119 at LC_X14_Y8_N6
--operation mode is normal

P1_q[5]_qfbk = P1_q[5];
G1L32 = G1L92 & (G1L22 # !G1L23 & P1_q[5]_qfbk) # !G1L92 & !G1L23 & P1_q[5]_qfbk;

--P1_q[5] is pc:inst17|q[5] at LC_X14_Y8_N6
--operation mode is normal

P1_q[5] = DFFEAS(G1L32, GLOBAL(clk), reset, , H1L81, B1L601, , , VCC);


--G1L42 is bus_mux:inst10|alu_dr[5]~1120 at LC_X11_Y8_N1
--operation mode is normal

G1L42 = G1L32 # G1L43 & D1_data[5]$latch;


--B1L59 is alu:inst|alu_out[1]~966 at LC_X11_Y7_N9
--operation mode is normal

B1L59 = H1_alu_func[0] # !H1_alu_func[1] & !H1_alu_func[2];


--B1L69 is alu:inst|alu_out[1]~967 at LC_X13_Y10_N8
--operation mode is normal

B1L69 = H1_alu_func[1] & H1_alu_func[2] # !H1_alu_func[1] & (!H1_alu_func[0] # !H1_alu_func[2]);


--B1L561 is alu:inst|temp2~6 at LC_X12_Y8_N4
--operation mode is normal

B1L561 = G1L85 & (G1L72 # D1_data[6]$latch & G1L43);


--B1L701 is alu:inst|alu_out[6]~968 at LC_X11_Y8_N7
--operation mode is normal

B1L701 = B1L69 & (B1L59 # G1L53) # !B1L69 & !B1L59 & B1L561;


--B1L1 is alu:inst|add~4407 at LC_X12_Y9_N7
--operation mode is arithmetic

B1L1_carry_eqn = (!B1L11 & B1L5) # (B1L11 & B1L6);
B1L1 = B1L72 $ B1L82 $ B1L1_carry_eqn;

--B1L2 is alu:inst|add~4409 at LC_X12_Y9_N7
--operation mode is arithmetic

B1L2_cout_0 = B1L72 & !B1L82 & !B1L5 # !B1L72 & (!B1L5 # !B1L82);
B1L2 = CARRY(B1L2_cout_0);

--B1L3 is alu:inst|add~4409COUT1_4561 at LC_X12_Y9_N7
--operation mode is arithmetic

B1L3_cout_1 = B1L72 & !B1L82 & !B1L6 # !B1L72 & (!B1L6 # !B1L82);
B1L3 = CARRY(B1L3_cout_1);


--B1L801 is alu:inst|alu_out[6]~969 at LC_X11_Y8_N8
--operation mode is normal

B1L801 = B1L701 & (B1L1 # !B1L59) # !B1L701 & B1L59 & (G1L42);

--P1_q[6] is pc:inst17|q[6] at LC_X11_Y8_N8
--operation mode is normal

P1_q[6] = DFFEAS(B1L801, GLOBAL(clk), reset, , H1L81, , , , );


--R1L15 is reg_out:inst19|reg_data[6]~625 at LC_X9_Y8_N3
--operation mode is normal

R1L15 = reg_sel[0] & (R1L05 & B1L801 # !R1L05 & (G1L85)) # !reg_sel[0] & (R1L05);


--R1L25 is reg_out:inst19|reg_data[6]~626 at LC_X9_Y8_N9
--operation mode is normal

R1L25 = sel[0] & (sel[1] & (R1L94) # !sel[1] & R1L15);


--R1L35 is reg_out:inst19|reg_data[6]~627 at LC_X11_Y9_N6
--operation mode is normal

R1L35 = reg_sel[0] & (F2_q[6] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & F1_q[6]);


--R1L45 is reg_out:inst19|reg_data[6]~628 at LC_X11_Y9_N4
--operation mode is normal

R1L45 = reg_sel[1] & (R1L35 & (F4_q[6]) # !R1L35 & F3_q[6]) # !reg_sel[1] & (R1L35);


--R1L55 is reg_out:inst19|reg_data[6]~629 at LC_X9_Y8_N5
--operation mode is normal

R1L55 = R1L25 # !sel[1] & !sel[0] & R1L45;


--S1_q[5] is reg_testa:inst20|q[5] at LC_X14_Y5_N5
--operation mode is normal

S1_q[5]_lut_out = !J1L2;
S1_q[5] = DFFEAS(S1_q[5]_lut_out, GLOBAL(clk), reset, , , , , , );


--R1L04 is reg_out:inst19|reg_data[5]~630 at LC_X14_Y5_N0
--operation mode is normal

R1L04 = reg_sel[1] & (P1_q[5] # reg_sel[0]) # !reg_sel[1] & S1_q[5] & (!reg_sel[0]);


--R1L14 is reg_out:inst19|reg_data[5]~631 at LC_X14_Y5_N8
--operation mode is normal

T1_q[5]_qfbk = T1_q[5];
R1L14 = R1L04 & (K1_q[5] # !reg_sel[0]) # !R1L04 & (T1_q[5]_qfbk & reg_sel[0]);

--T1_q[5] is reg_testb:inst21|q[5] at LC_X14_Y5_N8
--operation mode is normal

T1_q[5] = DFFEAS(R1L14, GLOBAL(clk), reset, , , H1_alu_in_sel[1], , , VCC);


--G1L35 is bus_mux:inst10|alu_sr[5]~465 at LC_X14_Y7_N1
--operation mode is normal

F1_q[5]_qfbk = F1_q[5];
G1L35 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[5] # !H1_sour_reg[0] & (F1_q[5]_qfbk));

--F1_q[5] is reg:inst6|q[5] at LC_X14_Y7_N1
--operation mode is normal

F1_q[5] = DFFEAS(G1L35, GLOBAL(clk), reset, , E1L1, B1L601, , , VCC);


--G1L45 is bus_mux:inst10|alu_sr[5]~466 at LC_X14_Y7_N7
--operation mode is normal

G1L45 = H1_sour_reg[1] & (G1L35 & F4_q[5] # !G1L35 & (F3_q[5])) # !H1_sour_reg[1] & (G1L35);


--G1L55 is bus_mux:inst10|alu_sr[5]~467 at LC_X13_Y7_N8
--operation mode is normal

G1L55 = !H1_alu_in_sel[2] & (G1L06 # G1L45 & !H1_alu_in_sel[1]);


--R1L24 is reg_out:inst19|reg_data[5]~632 at LC_X14_Y5_N6
--operation mode is normal

R1L24 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (G1L55) # !reg_sel[0] & H1_offset[3]);


--G1L71 is bus_mux:inst10|alu_dr[4]~1121 at LC_X13_Y8_N4
--operation mode is normal

F3_q[4]_qfbk = F3_q[4];
G1L71 = H1_dest_reg[1] & (H1_dest_reg[0] # F3_q[4]_qfbk) # !H1_dest_reg[1] & !H1_dest_reg[0] & (F1_q[4]);

--F3_q[4] is reg:inst8|q[4] at LC_X13_Y8_N4
--operation mode is normal

F3_q[4] = DFFEAS(G1L71, GLOBAL(clk), reset, , E1L3, B1L401, , , VCC);


--G1L81 is bus_mux:inst10|alu_dr[4]~1122 at LC_X13_Y6_N9
--operation mode is normal

F4_q[4]_qfbk = F4_q[4];
G1L81 = H1_dest_reg[0] & (G1L71 & (F4_q[4]_qfbk) # !G1L71 & F2_q[4]) # !H1_dest_reg[0] & (G1L71);

--F4_q[4] is reg:inst9|q[4] at LC_X13_Y6_N9
--operation mode is normal

F4_q[4] = DFFEAS(G1L81, GLOBAL(clk), reset, , E1L4, B1L401, , , VCC);


--G1L91 is bus_mux:inst10|alu_dr[4]~1123 at LC_X14_Y8_N9
--operation mode is normal

P1_q[4]_qfbk = P1_q[4];
G1L91 = G1L92 & (G1L81 # P1_q[4]_qfbk & !G1L23) # !G1L92 & (P1_q[4]_qfbk & !G1L23);

--P1_q[4] is pc:inst17|q[4] at LC_X14_Y8_N9
--operation mode is normal

P1_q[4] = DFFEAS(G1L91, GLOBAL(clk), reset, , H1L81, B1L401, , , VCC);


--G1L02 is bus_mux:inst10|alu_dr[4]~1124 at LC_X14_Y8_N4
--operation mode is normal

G1L02 = G1L91 # D1_data[4]$latch & G1L43;


--B1L461 is alu:inst|temp2~5 at LC_X14_Y8_N1
--operation mode is normal

B1L461 = G1L55 & (G1L32 # G1L43 & D1_data[5]$latch);


--B1L501 is alu:inst|alu_out[5]~970 at LC_X14_Y8_N2
--operation mode is normal

B1L501 = B1L59 & (G1L02 # B1L69) # !B1L59 & (!B1L69 & B1L461);


--B1L4 is alu:inst|add~4412 at LC_X12_Y9_N6
--operation mode is arithmetic

B1L4_carry_eqn = (!B1L11 & B1L8) # (B1L11 & B1L9);
B1L4 = B1L23 $ B1L33 $ !B1L4_carry_eqn;

--B1L5 is alu:inst|add~4414 at LC_X12_Y9_N6
--operation mode is arithmetic

B1L5_cout_0 = B1L23 & (B1L33 # !B1L8) # !B1L23 & B1L33 & !B1L8;
B1L5 = CARRY(B1L5_cout_0);

--B1L6 is alu:inst|add~4414COUT1_4560 at LC_X12_Y9_N6
--operation mode is arithmetic

B1L6_cout_1 = B1L23 & (B1L33 # !B1L9) # !B1L23 & B1L33 & !B1L9;
B1L6 = CARRY(B1L6_cout_1);


--B1L601 is alu:inst|alu_out[5]~971 at LC_X13_Y8_N7
--operation mode is normal

B1L601 = B1L69 & (B1L501 & (B1L4) # !B1L501 & G1L82) # !B1L69 & (B1L501);

--F3_q[5] is reg:inst8|q[5] at LC_X13_Y8_N7
--operation mode is normal

F3_q[5] = DFFEAS(B1L601, GLOBAL(clk), reset, , E1L3, , , , );


--R1L34 is reg_out:inst19|reg_data[5]~633 at LC_X14_Y5_N1
--operation mode is normal

R1L34 = reg_sel[1] & (R1L24 & (B1L601) # !R1L24 & G1L42) # !reg_sel[1] & (R1L24);


--R1L44 is reg_out:inst19|reg_data[5]~634 at LC_X14_Y5_N4
--operation mode is normal

R1L44 = sel[0] & (sel[1] & R1L14 # !sel[1] & (R1L34));


--R1L54 is reg_out:inst19|reg_data[5]~635 at LC_X14_Y5_N7
--operation mode is normal

R1L54 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & F3_q[5] # !reg_sel[1] & (F1_q[5]));


--R1L64 is reg_out:inst19|reg_data[5]~636 at LC_X14_Y5_N3
--operation mode is normal

R1L64 = reg_sel[0] & (R1L54 & (F4_q[5]) # !R1L54 & F2_q[5]) # !reg_sel[0] & (R1L54);


--R1L74 is reg_out:inst19|reg_data[5]~637 at LC_X14_Y5_N2
--operation mode is normal

R1L74 = R1L44 # !sel[0] & !sel[1] & R1L64;


--S1_q[4] is reg_testa:inst20|q[4] at LC_X14_Y6_N5
--operation mode is normal

S1_q[4]_lut_out = !J1L4;
S1_q[4] = DFFEAS(S1_q[4]_lut_out, GLOBAL(clk), reset, , , , , , );


--R1L23 is reg_out:inst19|reg_data[4]~638 at LC_X14_Y6_N0
--operation mode is normal

R1L23 = reg_sel[0] & (T1_q[4] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & S1_q[4]);


--R1L33 is reg_out:inst19|reg_data[4]~639 at LC_X14_Y6_N9
--operation mode is normal

R1L33 = R1L23 & (K1_q[4] # !reg_sel[1]) # !R1L23 & (reg_sel[1] & P1_q[4]);


--G1L05 is bus_mux:inst10|alu_sr[4]~468 at LC_X14_Y7_N4
--operation mode is normal

F1_q[4]_qfbk = F1_q[4];
G1L05 = H1_sour_reg[1] & (F3_q[4] # H1_sour_reg[0]) # !H1_sour_reg[1] & (F1_q[4]_qfbk & !H1_sour_reg[0]);

--F1_q[4] is reg:inst6|q[4] at LC_X14_Y7_N4
--operation mode is normal

F1_q[4] = DFFEAS(G1L05, GLOBAL(clk), reset, , E1L1, B1L401, , , VCC);


--G1L15 is bus_mux:inst10|alu_sr[4]~469 at LC_X13_Y7_N0
--operation mode is normal

G1L15 = G1L05 & (F4_q[4] # !H1_sour_reg[0]) # !G1L05 & F2_q[4] & (H1_sour_reg[0]);


--G1L25 is bus_mux:inst10|alu_sr[4]~470 at LC_X13_Y7_N1
--operation mode is normal

G1L25 = !H1_alu_in_sel[2] & (G1L06 # G1L15 & !H1_alu_in_sel[1]);


--R1L43 is reg_out:inst19|reg_data[4]~640 at LC_X14_Y6_N1
--operation mode is normal

R1L43 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L02 # !reg_sel[1] & (H1_offset[3]));


--G1L31 is bus_mux:inst10|alu_dr[3]~1125 at LC_X14_Y7_N0
--operation mode is normal

F2_q[3]_qfbk = F2_q[3];
G1L31 = H1_dest_reg[0] & (F2_q[3]_qfbk # H1_dest_reg[1]) # !H1_dest_reg[0] & F1_q[3] & (!H1_dest_reg[1]);

--F2_q[3] is reg:inst7|q[3] at LC_X14_Y7_N0
--operation mode is normal

F2_q[3] = DFFEAS(G1L31, GLOBAL(clk), reset, , E1L2, B1L201, , , VCC);


--G1L41 is bus_mux:inst10|alu_dr[3]~1126 at LC_X11_Y7_N1
--operation mode is normal

F4_q[3]_qfbk = F4_q[3];
G1L41 = H1_dest_reg[1] & (G1L31 & (F4_q[3]_qfbk) # !G1L31 & F3_q[3]) # !H1_dest_reg[1] & (G1L31);

--F4_q[3] is reg:inst9|q[3] at LC_X11_Y7_N1
--operation mode is normal

F4_q[3] = DFFEAS(G1L41, GLOBAL(clk), reset, , E1L4, B1L201, , , VCC);


--G1L51 is bus_mux:inst10|alu_dr[3]~1127 at LC_X11_Y7_N0
--operation mode is normal

P1_q[3]_qfbk = P1_q[3];
G1L51 = G1L23 & G1L92 & (G1L41) # !G1L23 & (P1_q[3]_qfbk # G1L92 & G1L41);

--P1_q[3] is pc:inst17|q[3] at LC_X11_Y7_N0
--operation mode is normal

P1_q[3] = DFFEAS(G1L51, GLOBAL(clk), reset, , H1L81, B1L201, , , VCC);


--G1L61 is bus_mux:inst10|alu_dr[3]~1128 at LC_X11_Y7_N5
--operation mode is normal

G1L61 = G1L51 # G1L43 & D1_data[3]$latch;


--B1L361 is alu:inst|temp2~4 at LC_X14_Y6_N7
--operation mode is normal

B1L361 = G1L25 & (G1L91 # G1L43 & D1_data[4]$latch);


--B1L301 is alu:inst|alu_out[4]~972 at LC_X11_Y8_N2
--operation mode is normal

B1L301 = B1L59 & (B1L69) # !B1L59 & (B1L69 & (G1L42) # !B1L69 & B1L361);


--B1L7 is alu:inst|add~4417 at LC_X12_Y9_N5
--operation mode is arithmetic

B1L7_carry_eqn = (!B1L11 & GND) # (B1L11 & VCC);
B1L7 = B1L83 $ B1L93 $ B1L7_carry_eqn;

--B1L8 is alu:inst|add~4419 at LC_X12_Y9_N5
--operation mode is arithmetic

B1L8_cout_0 = B1L83 & !B1L93 & !B1L11 # !B1L83 & (!B1L11 # !B1L93);
B1L8 = CARRY(B1L8_cout_0);

--B1L9 is alu:inst|add~4419COUT1_4559 at LC_X12_Y9_N5
--operation mode is arithmetic

B1L9_cout_1 = B1L83 & !B1L93 & !B1L11 # !B1L83 & (!B1L11 # !B1L93);
B1L9 = CARRY(B1L9_cout_1);


--B1L401 is alu:inst|alu_out[4]~973 at LC_X14_Y9_N0
--operation mode is normal

B1L401 = B1L301 & (B1L7 # !B1L59) # !B1L301 & G1L61 & (B1L59);

--F2_q[4] is reg:inst7|q[4] at LC_X14_Y9_N0
--operation mode is normal

F2_q[4] = DFFEAS(B1L401, GLOBAL(clk), reset, , E1L2, , , , );


--R1L53 is reg_out:inst19|reg_data[4]~641 at LC_X14_Y6_N6
--operation mode is normal

R1L53 = reg_sel[0] & (R1L43 & B1L401 # !R1L43 & (G1L25)) # !reg_sel[0] & (R1L43);


--R1L63 is reg_out:inst19|reg_data[4]~642 at LC_X14_Y6_N8
--operation mode is normal

R1L63 = sel[0] & (sel[1] & R1L33 # !sel[1] & (R1L53));


--R1L73 is reg_out:inst19|reg_data[4]~643 at LC_X14_Y6_N2
--operation mode is normal

R1L73 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (F2_q[4]) # !reg_sel[0] & F1_q[4]);


--R1L83 is reg_out:inst19|reg_data[4]~644 at LC_X14_Y6_N3
--operation mode is normal

R1L83 = R1L73 & (F4_q[4] # !reg_sel[1]) # !R1L73 & (reg_sel[1] & F3_q[4]);


--R1L93 is reg_out:inst19|reg_data[4]~645 at LC_X14_Y6_N4
--operation mode is normal

R1L93 = R1L63 # !sel[0] & !sel[1] & R1L83;


--T1_q[3] is reg_testb:inst21|q[3] at LC_X9_Y9_N4
--operation mode is normal

T1_q[3]_lut_out = !H1_rec[1];
T1_q[3] = DFFEAS(T1_q[3]_lut_out, GLOBAL(clk), reset, , , , , , );


--G1L74 is bus_mux:inst10|alu_sr[3]~471 at LC_X14_Y7_N6
--operation mode is normal

F1_q[3]_qfbk = F1_q[3];
G1L74 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[3] # !H1_sour_reg[0] & (F1_q[3]_qfbk));

--F1_q[3] is reg:inst6|q[3] at LC_X14_Y7_N6
--operation mode is normal

F1_q[3] = DFFEAS(G1L74, GLOBAL(clk), reset, , E1L1, B1L201, , , VCC);


--G1L84 is bus_mux:inst10|alu_sr[3]~472 at LC_X13_Y7_N3
--operation mode is normal

G1L84 = H1_sour_reg[1] & (G1L74 & F4_q[3] # !G1L74 & (F3_q[3])) # !H1_sour_reg[1] & (G1L74);


--G1L94 is bus_mux:inst10|alu_sr[3]~473 at LC_X13_Y7_N2
--operation mode is normal

G1L94 = !H1_alu_in_sel[2] & (G1L06 # G1L84 & !H1_alu_in_sel[1]);


--R1L52 is reg_out:inst19|reg_data[3]~646 at LC_X10_Y8_N2
--operation mode is normal

R1L52 = reg_sel[1] & (G1L61 # reg_sel[0]) # !reg_sel[1] & H1_offset[3] & (!reg_sel[0]);


--G1L9 is bus_mux:inst10|alu_dr[2]~1129 at LC_X13_Y8_N2
--operation mode is normal

F3_q[2]_qfbk = F3_q[2];
G1L9 = H1_dest_reg[1] & (H1_dest_reg[0] # F3_q[2]_qfbk) # !H1_dest_reg[1] & !H1_dest_reg[0] & (F1_q[2]);

--F3_q[2] is reg:inst8|q[2] at LC_X13_Y8_N2
--operation mode is normal

F3_q[2] = DFFEAS(G1L9, GLOBAL(clk), reset, , E1L3, B1L001, , , VCC);


--G1L01 is bus_mux:inst10|alu_dr[2]~1130 at LC_X13_Y6_N4
--operation mode is normal

F4_q[2]_qfbk = F4_q[2];
G1L01 = G1L9 & (F4_q[2]_qfbk # !H1_dest_reg[0]) # !G1L9 & H1_dest_reg[0] & (F2_q[2]);

--F4_q[2] is reg:inst9|q[2] at LC_X13_Y6_N4
--operation mode is normal

F4_q[2] = DFFEAS(G1L01, GLOBAL(clk), reset, , E1L4, B1L001, , , VCC);


--G1L11 is bus_mux:inst10|alu_dr[2]~1131 at LC_X13_Y10_N5
--operation mode is normal

P1_q[2]_qfbk = P1_q[2];
G1L11 = G1L23 & G1L92 & (G1L01) # !G1L23 & (P1_q[2]_qfbk # G1L92 & G1L01);

--P1_q[2] is pc:inst17|q[2] at LC_X13_Y10_N5
--operation mode is normal

P1_q[2] = DFFEAS(G1L11, GLOBAL(clk), reset, , H1L81, B1L001, , , VCC);


--G1L21 is bus_mux:inst10|alu_dr[2]~1132 at LC_X13_Y10_N7
--operation mode is normal

G1L21 = G1L11 # D1_data[2]$latch & G1L43;


--B1L261 is alu:inst|temp2~3 at LC_X10_Y8_N7
--operation mode is normal

B1L261 = G1L94 & (G1L51 # D1_data[3]$latch & G1L43);


--B1L101 is alu:inst|alu_out[3]~974 at LC_X10_Y9_N5
--operation mode is normal

B1L101 = B1L69 & B1L59 # !B1L69 & (B1L59 & (G1L21) # !B1L59 & B1L261);


--B1L01 is alu:inst|add~4422 at LC_X12_Y9_N4
--operation mode is arithmetic

B1L01 = B1L44 $ B1L34 $ !B1L51;

--B1L11 is alu:inst|add~4424 at LC_X12_Y9_N4
--operation mode is arithmetic

B1L11 = B1L21;


--B1L201 is alu:inst|alu_out[3]~975 at LC_X10_Y9_N9
--operation mode is normal

B1L201 = B1L69 & (B1L101 & B1L01 # !B1L101 & (G1L02)) # !B1L69 & B1L101;

--F3_q[3] is reg:inst8|q[3] at LC_X10_Y9_N9
--operation mode is normal

F3_q[3] = DFFEAS(B1L201, GLOBAL(clk), reset, , E1L3, , , , );


--R1L62 is reg_out:inst19|reg_data[3]~647 at LC_X10_Y8_N3
--operation mode is normal

R1L62 = reg_sel[0] & (R1L52 & B1L201 # !R1L52 & (G1L94)) # !reg_sel[0] & (R1L52);


--R1L72 is reg_out:inst19|reg_data[3]~648 at LC_X10_Y8_N4
--operation mode is normal

R1L72 = R1L06 & R1L95 & P1_q[3] # !R1L06 & (R1L62 # !R1L95);


--R1L82 is reg_out:inst19|reg_data[3]~649 at LC_X10_Y8_N5
--operation mode is normal

R1L82 = R1L65 & (R1L72 & (T1_q[3]) # !R1L72 & K1_q[3]) # !R1L65 & R1L72;


--R1L92 is reg_out:inst19|reg_data[3]~650 at LC_X14_Y7_N9
--operation mode is normal

R1L92 = reg_sel[0] & (F2_q[3] # reg_sel[1]) # !reg_sel[0] & (!reg_sel[1] & F1_q[3]);


--R1L03 is reg_out:inst19|reg_data[3]~651 at LC_X15_Y7_N6
--operation mode is normal

R1L03 = reg_sel[1] & (R1L92 & (F4_q[3]) # !R1L92 & F3_q[3]) # !reg_sel[1] & R1L92;


--R1L13 is reg_out:inst19|reg_data[3]~652 at LC_X15_Y7_N4
--operation mode is normal

R1L13 = sel[0] & (R1L82) # !sel[0] & R1L03 & !sel[1];


--R1L71 is reg_out:inst19|reg_data[2]~653 at LC_X11_Y5_N4
--operation mode is normal

T1_q[2]_qfbk = T1_q[2];
R1L71 = reg_sel[1] & reg_sel[0] # !reg_sel[1] & (reg_sel[0] & T1_q[2]_qfbk # !reg_sel[0] & (S1_q[2]));

--T1_q[2] is reg_testb:inst21|q[2] at LC_X11_Y5_N4
--operation mode is normal

T1_q[2] = DFFEAS(R1L71, GLOBAL(clk), reset, , , H1_rec[0], , , VCC);


--R1L81 is reg_out:inst19|reg_data[2]~654 at LC_X15_Y7_N3
--operation mode is normal

R1L81 = R1L71 & (K1_q[2] # !reg_sel[1]) # !R1L71 & P1_q[2] & reg_sel[1];


--G1L95 is bus_mux:inst10|alu_sr[6]~474 at LC_X12_Y7_N4
--operation mode is normal

G1L95 = !H1_alu_in_sel[2] & (!H1_alu_in_sel[1]);


--G1L34 is bus_mux:inst10|alu_sr[2]~475 at LC_X13_Y9_N4
--operation mode is normal

G1L34 = H1_alu_in_sel[0] & H1_alu_in_sel[1] & !H1_alu_in_sel[2];


--G1L44 is bus_mux:inst10|alu_sr[2]~476 at LC_X14_Y7_N5
--operation mode is normal

F1_q[2]_qfbk = F1_q[2];
G1L44 = H1_sour_reg[1] & (F3_q[2] # H1_sour_reg[0]) # !H1_sour_reg[1] & (F1_q[2]_qfbk & !H1_sour_reg[0]);

--F1_q[2] is reg:inst6|q[2] at LC_X14_Y7_N5
--operation mode is normal

F1_q[2] = DFFEAS(G1L44, GLOBAL(clk), reset, , E1L1, B1L001, , , VCC);


--G1L54 is bus_mux:inst10|alu_sr[2]~477 at LC_X14_Y7_N8
--operation mode is normal

G1L54 = G1L44 & (F4_q[2] # !H1_sour_reg[0]) # !G1L44 & (H1_sour_reg[0] & F2_q[2]);


--G1L64 is bus_mux:inst10|alu_sr[2]~478 at LC_X13_Y5_N9
--operation mode is normal

G1L64 = H1_offset[2] & (G1L34 # G1L95 & G1L54) # !H1_offset[2] & (G1L95 & G1L54);


--R1L91 is reg_out:inst19|reg_data[2]~655 at LC_X14_Y5_N9
--operation mode is normal

R1L91 = reg_sel[1] & (G1L21 # reg_sel[0]) # !reg_sel[1] & (H1_offset[2] & !reg_sel[0]);


--G1L5 is bus_mux:inst10|alu_dr[1]~1133 at LC_X12_Y6_N7
--operation mode is normal

F2_q[1]_qfbk = F2_q[1];
G1L5 = H1_dest_reg[0] & (H1_dest_reg[1] # F2_q[1]_qfbk) # !H1_dest_reg[0] & !H1_dest_reg[1] & (F1_q[1]);

--F2_q[1] is reg:inst7|q[1] at LC_X12_Y6_N7
--operation mode is normal

F2_q[1] = DFFEAS(G1L5, GLOBAL(clk), reset, , E1L2, B1L89, , , VCC);


--G1L6 is bus_mux:inst10|alu_dr[1]~1134 at LC_X13_Y6_N8
--operation mode is normal

F4_q[1]_qfbk = F4_q[1];
G1L6 = H1_dest_reg[1] & (G1L5 & (F4_q[1]_qfbk) # !G1L5 & F3_q[1]) # !H1_dest_reg[1] & (G1L5);

--F4_q[1] is reg:inst9|q[1] at LC_X13_Y6_N8
--operation mode is normal

F4_q[1] = DFFEAS(G1L6, GLOBAL(clk), reset, , E1L4, B1L89, , , VCC);


--G1L7 is bus_mux:inst10|alu_dr[1]~1135 at LC_X13_Y10_N6
--operation mode is normal

P1_q[1]_qfbk = P1_q[1];
G1L7 = G1L23 & G1L92 & (G1L6) # !G1L23 & (P1_q[1]_qfbk # G1L92 & G1L6);

--P1_q[1] is pc:inst17|q[1] at LC_X13_Y10_N6
--operation mode is normal

P1_q[1] = DFFEAS(G1L7, GLOBAL(clk), reset, , H1L81, B1L89, , , VCC);


--G1L8 is bus_mux:inst10|alu_dr[1]~1136 at LC_X12_Y10_N8
--operation mode is normal

G1L8 = G1L7 # G1L43 & D1_data[1]$latch;


--B1L161 is alu:inst|temp2~2 at LC_X11_Y7_N8
--operation mode is normal

B1L161 = G1L64 & (G1L11 # D1_data[2]$latch & G1L43);


--B1L99 is alu:inst|alu_out[2]~976 at LC_X11_Y7_N3
--operation mode is normal

B1L99 = B1L59 & (B1L69) # !B1L59 & (B1L69 & G1L61 # !B1L69 & (B1L161));


--B1L41 is alu:inst|add~4427 at LC_X12_Y9_N3
--operation mode is arithmetic

B1L41 = B1L84 $ B1L94 $ B1L81;

--B1L51 is alu:inst|add~4429 at LC_X12_Y9_N3
--operation mode is arithmetic

B1L51_cout_0 = B1L84 & !B1L94 & !B1L81 # !B1L84 & (!B1L81 # !B1L94);
B1L51 = CARRY(B1L51_cout_0);

--B1L61 is alu:inst|add~4429COUT1 at LC_X12_Y9_N3
--operation mode is arithmetic

B1L61_cout_1 = B1L84 & !B1L94 & !B1L91 # !B1L84 & (!B1L91 # !B1L94);
B1L61 = CARRY(B1L61_cout_1);


--B1L001 is alu:inst|alu_out[2]~977 at LC_X12_Y11_N8
--operation mode is normal

B1L001 = B1L99 & (B1L41 # !B1L59) # !B1L99 & G1L8 & (B1L59);

--F2_q[2] is reg:inst7|q[2] at LC_X12_Y11_N8
--operation mode is normal

F2_q[2] = DFFEAS(B1L001, GLOBAL(clk), reset, , E1L2, , , , );


--R1L02 is reg_out:inst19|reg_data[2]~656 at LC_X15_Y7_N5
--operation mode is normal

R1L02 = reg_sel[0] & (R1L91 & (B1L001) # !R1L91 & G1L64) # !reg_sel[0] & R1L91;


--R1L12 is reg_out:inst19|reg_data[2]~657 at LC_X15_Y7_N8
--operation mode is normal

R1L12 = sel[0] & (sel[1] & R1L81 # !sel[1] & (R1L02));


--R1L22 is reg_out:inst19|reg_data[2]~658 at LC_X15_Y7_N1
--operation mode is normal

R1L22 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & (F2_q[2]) # !reg_sel[0] & F1_q[2]);


--R1L32 is reg_out:inst19|reg_data[2]~659 at LC_X15_Y7_N2
--operation mode is normal

R1L32 = reg_sel[1] & (R1L22 & F4_q[2] # !R1L22 & (F3_q[2])) # !reg_sel[1] & (R1L22);


--R1L42 is reg_out:inst19|reg_data[2]~660 at LC_X15_Y7_N9
--operation mode is normal

R1L42 = R1L12 # R1L32 & !sel[0] & !sel[1];


--R1L9 is reg_out:inst19|reg_data[1]~661 at LC_X13_Y4_N1
--operation mode is normal

R1L9 = reg_sel[1] & (reg_sel[0] # P1_q[1]) # !reg_sel[1] & !reg_sel[0] & (S1_q[1]);


--R1L01 is reg_out:inst19|reg_data[1]~662 at LC_X12_Y4_N8
--operation mode is normal

R1L01 = reg_sel[0] & (R1L9 & K1_q[1] # !R1L9 & (T1_q[1])) # !reg_sel[0] & (R1L9);


--G1L04 is bus_mux:inst10|alu_sr[1]~479 at LC_X12_Y7_N9
--operation mode is normal

F1_q[1]_qfbk = F1_q[1];
G1L04 = H1_sour_reg[0] & (F2_q[1] # H1_sour_reg[1]) # !H1_sour_reg[0] & (F1_q[1]_qfbk & !H1_sour_reg[1]);

--F1_q[1] is reg:inst6|q[1] at LC_X12_Y7_N9
--operation mode is normal

F1_q[1] = DFFEAS(G1L04, GLOBAL(clk), reset, , E1L1, B1L89, , , VCC);


--G1L14 is bus_mux:inst10|alu_sr[1]~480 at LC_X12_Y7_N5
--operation mode is normal

G1L14 = G1L04 & (F4_q[1] # !H1_sour_reg[1]) # !G1L04 & F3_q[1] & (H1_sour_reg[1]);


--G1L24 is bus_mux:inst10|alu_sr[1]~481 at LC_X12_Y7_N8
--operation mode is normal

G1L24 = H1_offset[1] & (G1L34 # G1L95 & G1L14) # !H1_offset[1] & G1L95 & (G1L14);


--R1L11 is reg_out:inst19|reg_data[1]~663 at LC_X12_Y4_N1
--operation mode is normal

R1L11 = reg_sel[0] & (reg_sel[1] # G1L24) # !reg_sel[0] & H1_offset[1] & !reg_sel[1];


--G1L1 is bus_mux:inst10|alu_dr[0]~1137 at LC_X12_Y6_N5
--operation mode is normal

F2_q[0]_qfbk = F2_q[0];
G1L1 = H1_dest_reg[0] & (H1_dest_reg[1] # F2_q[0]_qfbk) # !H1_dest_reg[0] & !H1_dest_reg[1] & (F1_q[0]);

--F2_q[0] is reg:inst7|q[0] at LC_X12_Y6_N5
--operation mode is normal

F2_q[0] = DFFEAS(G1L1, GLOBAL(clk), reset, , E1L2, N1L3, , , VCC);


--G1L2 is bus_mux:inst10|alu_dr[0]~1138 at LC_X12_Y6_N6
--operation mode is normal

F3_q[0]_qfbk = F3_q[0];
G1L2 = G1L1 & (F4_q[0] # !H1_dest_reg[1]) # !G1L1 & (F3_q[0]_qfbk & H1_dest_reg[1]);

--F3_q[0] is reg:inst8|q[0] at LC_X12_Y6_N6
--operation mode is normal

F3_q[0] = DFFEAS(G1L2, GLOBAL(clk), reset, , E1L3, N1L3, , , VCC);


--G1L3 is bus_mux:inst10|alu_dr[0]~1139 at LC_X10_Y7_N0
--operation mode is normal

P1_q[0]_qfbk = P1_q[0];
G1L3 = G1L23 & G1L2 & (G1L92) # !G1L23 & (P1_q[0]_qfbk # G1L2 & G1L92);

--P1_q[0] is pc:inst17|q[0] at LC_X10_Y7_N0
--operation mode is normal

P1_q[0] = DFFEAS(G1L3, GLOBAL(clk), reset, , H1L81, N1L3, , , VCC);


--G1L4 is bus_mux:inst10|alu_dr[0]~1140 at LC_X11_Y10_N1
--operation mode is normal

G1L4 = G1L3 # G1L43 & D1_data[0]$latch;


--B1L061 is alu:inst|temp2~1 at LC_X13_Y10_N2
--operation mode is normal

B1L061 = G1L24 & (G1L7 # G1L43 & D1_data[1]$latch);


--B1L79 is alu:inst|alu_out[1]~978 at LC_X13_Y10_N3
--operation mode is normal

B1L79 = B1L59 & (G1L4 # B1L69) # !B1L59 & (!B1L69 & B1L061);


--B1L71 is alu:inst|add~4432 at LC_X12_Y9_N2
--operation mode is arithmetic

B1L71 = B1L45 $ B1L35 $ !B1L22;

--B1L81 is alu:inst|add~4434 at LC_X12_Y9_N2
--operation mode is arithmetic

B1L81_cout_0 = B1L45 & (B1L35 # !B1L22) # !B1L45 & B1L35 & !B1L22;
B1L81 = CARRY(B1L81_cout_0);

--B1L91 is alu:inst|add~4434COUT1_4558 at LC_X12_Y9_N2
--operation mode is arithmetic

B1L91_cout_1 = B1L45 & (B1L35 # !B1L32) # !B1L45 & B1L35 & !B1L32;
B1L91 = CARRY(B1L91_cout_1);


--B1L89 is alu:inst|alu_out[1]~979 at LC_X13_Y10_N4
--operation mode is normal

B1L89 = B1L79 & (B1L71 # !B1L69) # !B1L79 & G1L21 & B1L69;

--F3_q[1] is reg:inst8|q[1] at LC_X13_Y10_N4
--operation mode is normal

F3_q[1] = DFFEAS(B1L89, GLOBAL(clk), reset, , E1L3, , , , );


--R1L21 is reg_out:inst19|reg_data[1]~664 at LC_X12_Y4_N6
--operation mode is normal

R1L21 = reg_sel[1] & (R1L11 & B1L89 # !R1L11 & (G1L8)) # !reg_sel[1] & (R1L11);


--R1L31 is reg_out:inst19|reg_data[1]~665 at LC_X12_Y4_N2
--operation mode is normal

R1L31 = sel[0] & (sel[1] & (R1L01) # !sel[1] & R1L21);


--R1L41 is reg_out:inst19|reg_data[1]~666 at LC_X12_Y6_N0
--operation mode is normal

R1L41 = reg_sel[1] & (F3_q[1] # reg_sel[0]) # !reg_sel[1] & F1_q[1] & (!reg_sel[0]);


--R1L51 is reg_out:inst19|reg_data[1]~667 at LC_X12_Y6_N9
--operation mode is normal

R1L51 = reg_sel[0] & (R1L41 & F4_q[1] # !R1L41 & (F2_q[1])) # !reg_sel[0] & (R1L41);


--R1L61 is reg_out:inst19|reg_data[1]~668 at LC_X12_Y4_N3
--operation mode is normal

R1L61 = R1L31 # R1L51 & !sel[0] & !sel[1];


--R1L1 is reg_out:inst19|reg_data[0]~669 at LC_X13_Y4_N5
--operation mode is normal

R1L1 = reg_sel[0] & (T1_q[0] # reg_sel[1]) # !reg_sel[0] & (S1_q[0] & !reg_sel[1]);


--R1L2 is reg_out:inst19|reg_data[0]~670 at LC_X13_Y4_N4
--operation mode is normal

R1L2 = reg_sel[1] & (R1L1 & (K1_q[0]) # !R1L1 & P1_q[0]) # !reg_sel[1] & R1L1;


--G1L63 is bus_mux:inst10|alu_sr[0]~482 at LC_X12_Y7_N0
--operation mode is normal

F1_q[0]_qfbk = F1_q[0];
G1L63 = H1_sour_reg[0] & (F2_q[0] # H1_sour_reg[1]) # !H1_sour_reg[0] & (F1_q[0]_qfbk & !H1_sour_reg[1]);

--F1_q[0] is reg:inst6|q[0] at LC_X12_Y7_N0
--operation mode is normal

F1_q[0] = DFFEAS(G1L63, GLOBAL(clk), reset, , E1L1, N1L3, , , VCC);


--G1L73 is bus_mux:inst10|alu_sr[0]~483 at LC_X13_Y9_N1
--operation mode is normal

F4_q[0]_qfbk = F4_q[0];
G1L73 = H1_sour_reg[1] & (G1L63 & (F4_q[0]_qfbk) # !G1L63 & F3_q[0]) # !H1_sour_reg[1] & (G1L63);

--F4_q[0] is reg:inst9|q[0] at LC_X13_Y9_N1
--operation mode is normal

F4_q[0] = DFFEAS(G1L73, GLOBAL(clk), reset, , E1L4, N1L3, , , VCC);


--G1L83 is bus_mux:inst10|alu_sr[0]~484 at LC_X13_Y9_N6
--operation mode is normal

G1L83 = H1_alu_in_sel[1] & H1_offset[0] & H1_alu_in_sel[0] # !H1_alu_in_sel[1] & (G1L73);


--G1L93 is bus_mux:inst10|alu_sr[0]~485 at LC_X13_Y9_N0
--operation mode is normal

G1L93 = !H1_alu_in_sel[2] & (G1L83);


--R1L3 is reg_out:inst19|reg_data[0]~671 at LC_X12_Y6_N1
--operation mode is normal

R1L3 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L4 # !reg_sel[1] & (H1_offset[0]));


--R1L4 is reg_out:inst19|reg_data[0]~672 at LC_X12_Y6_N4
--operation mode is normal

R1L4 = R1L3 & (N1L3 # !reg_sel[0]) # !R1L3 & reg_sel[0] & (G1L93);


--R1L5 is reg_out:inst19|reg_data[0]~673 at LC_X12_Y6_N2
--operation mode is normal

R1L5 = reg_sel[0] & (reg_sel[1] # F2_q[0]) # !reg_sel[0] & !reg_sel[1] & F1_q[0];


--R1L6 is reg_out:inst19|reg_data[0]~674 at LC_X12_Y6_N3
--operation mode is normal

R1L6 = reg_sel[1] & (R1L5 & (F4_q[0]) # !R1L5 & F3_q[0]) # !reg_sel[1] & (R1L5);


--R1L7 is reg_out:inst19|reg_data[0]~675 at LC_X12_Y6_N8
--operation mode is normal

R1L7 = sel[0] & (R1L4) # !sel[0] & (R1L6);


--R1L8 is reg_out:inst19|reg_data[0]~676 at LC_X15_Y7_N7
--operation mode is normal

R1L8 = sel[1] & (R1L2 & sel[0]) # !sel[1] & R1L7;


--B1L211 is alu:inst|LessThan~210 at LC_X11_Y6_N7
--operation mode is normal

B1L211_carry_eqn = (!B1L721 & B1L511) # (B1L721 & B1L611);
B1L211 = G1L36 & (B1L211_carry_eqn # !G1L53) # !G1L36 & B1L211_carry_eqn & !G1L53;


--C1L5 is flag_reg:inst1|Mux~859 at LC_X11_Y5_N0
--operation mode is normal

C1L5 = H1_alu_func[2] & (G1L53 & !H1_alu_func[1]) # !H1_alu_func[2] & (H1_alu_func[1] & (G1L53) # !H1_alu_func[1] & B1L211);


--B1L311 is alu:inst|LessThan~215 at LC_X13_Y5_N7
--operation mode is normal

B1L311_carry_eqn = (!B1L131 & B1L811) # (B1L131 & B1L911);
B1L311 = G1L36 & (B1L311_carry_eqn # !B1L55) # !G1L36 & (B1L311_carry_eqn & !B1L55);


--C1L6 is flag_reg:inst1|Mux~860 at LC_X11_Y5_N5
--operation mode is normal

C1L6 = H1_alu_func[2] & (G1L4) # !H1_alu_func[2] & !H1_alu_func[1] & (B1L311);


--C1L7 is flag_reg:inst1|Mux~861 at LC_X11_Y5_N7
--operation mode is normal

C1L7 = H1_sst[1] # H1_alu_func[0] & C1L5 # !H1_alu_func[0] & (C1L6);


--B1L851 is alu:inst|reduce_nor~40 at LC_X11_Y8_N5
--operation mode is normal

B1L851 = B1L401 # B1L601;


--B1L951 is alu:inst|reduce_nor~41 at LC_X11_Y8_N9
--operation mode is normal

B1L951 = B1L201 # N1L3 # B1L89 # B1L001;


--C1L8 is flag_reg:inst1|Mux~863 at LC_X11_Y5_N2
--operation mode is normal

C1L8 = !H1_sst[0] & !H1_sst[1];


--B1L761 is alu:inst|v~289 at LC_X11_Y7_N7
--operation mode is normal

B1L761 = H1_alu_func[1] & (!H1_alu_func[2] # !H1_alu_func[0]) # !H1_alu_func[1] & (H1_alu_func[2]);


--J1_state.s0 is timer:inst12|state.s0 at LC_X9_Y6_N1
--operation mode is normal

J1_state.s0_lut_out = VCC;
J1_state.s0 = DFFEAS(J1_state.s0_lut_out, GLOBAL(clk), reset, , , , , , );


--J1_state.s4 is timer:inst12|state.s4 at LC_X9_Y6_N6
--operation mode is normal

J1_state.s4_lut_out = D1_data[7]$latch & D1_data[6]$latch & J1_state.s2;
J1_state.s4 = DFFEAS(J1_state.s4_lut_out, GLOBAL(clk), reset, , , , , , );


--J1_output[2] is timer:inst12|output[2] at LC_X9_Y6_N9
--operation mode is normal

J1_output[2] = J1_state.s0 & !J1_state.s4 & !J1_state.s5;


--J1_state.s3 is timer:inst12|state.s3 at LC_X9_Y6_N3
--operation mode is normal

J1_state.s3_lut_out = J1_state.s2 & (!D1_data[6]$latch # !D1_data[7]$latch);
J1_state.s3 = DFFEAS(J1_state.s3_lut_out, GLOBAL(clk), reset, , , , , , );


--J1L2 is timer:inst12|output[1]~183 at LC_X9_Y6_N5
--operation mode is normal

J1_state.s5_qfbk = J1_state.s5;
J1L2 = !J1_state.s3 & !J1_state.s5_qfbk;

--J1_state.s5 is timer:inst12|state.s5 at LC_X9_Y6_N5
--operation mode is normal

J1_state.s5 = DFFEAS(J1L2, GLOBAL(clk), reset, , , J1_state.s4, , , VCC);


--J1_state.s1 is timer:inst12|state.s1 at LC_X9_Y6_N7
--operation mode is normal

J1_state.s1_lut_out = J1_state.s3 # J1_state.s5 # !J1_state.s0;
J1_state.s1 = DFFEAS(J1_state.s1_lut_out, GLOBAL(clk), reset, , , , , , );


--J1L4 is timer:inst12|output~1 at LC_X9_Y6_N0
--operation mode is normal

J1L4 = J1_state.s1 # !J1_state.s0;


--H1L42 is controller:inst11|Mux~4867 at LC_X9_Y6_N4
--operation mode is normal

K1_q[5]_qfbk = K1_q[5];
H1L42 = K1_q[4] & (K1_q[5]_qfbk);

--K1_q[5] is ir:inst13|q[5] at LC_X9_Y6_N4
--operation mode is normal

K1_q[5] = DFFEAS(H1L42, GLOBAL(clk), reset, , K1L1, D1_data[5]$latch, , , VCC);


--H1L52 is controller:inst11|Mux~4868 at LC_X9_Y6_N8
--operation mode is normal

H1L52 = J1_output[2] # J1L2 # !H1L42 & !J1L4;


--H1L62 is controller:inst11|Mux~4869 at LC_X10_Y6_N8
--operation mode is normal

K1_q[7]_qfbk = K1_q[7];
H1L62 = K1_q[6] & (K1_q[7]_qfbk);

--K1_q[7] is ir:inst13|q[7] at LC_X10_Y6_N8
--operation mode is normal

K1_q[7] = DFFEAS(H1L62, GLOBAL(clk), reset, , K1L1, D1_data[7]$latch, , , VCC);


--H1L72 is controller:inst11|Mux~4870 at LC_X9_Y6_N2
--operation mode is normal

H1L72 = J1L2 # !J1L4 & (J1_output[2] # H1L62);


--H1_wr is controller:inst11|wr at LC_X12_Y12_N2
--operation mode is normal

H1_wr = H1L72 & (H1L52) # !H1L72 & (H1_wr);


--B1L661 is alu:inst|temp2~7 at LC_X11_Y10_N4
--operation mode is normal

B1L661 = !G1L33 & (!D1_data[7]$latch # !G1L43) # !G1L36;


--B1L02 is alu:inst|add~4437 at LC_X12_Y9_N8
--operation mode is normal

B1L02_carry_eqn = (!B1L11 & B1L2) # (B1L11 & B1L3);
B1L02 = B1L85 $ B1L02_carry_eqn $ !B1L75;


--B1L901 is alu:inst|alu_out[7]~980 at LC_X11_Y10_N7
--operation mode is normal

B1L901 = H1_alu_func[1] & (H1_alu_func[2] # !B1L661) # !H1_alu_func[1] & (B1L02 & !H1_alu_func[2]);


--M1L1 is t1:inst15|alu_cin~59 at LC_X12_Y5_N8
--operation mode is normal

M1L1 = H1_sci[0] & (H1_sci[1]) # !H1_sci[0] & (!H1_sci[1] # !C1_flag_c);


--B1L011 is alu:inst|alu_out[7]~981 at LC_X11_Y10_N3
--operation mode is normal

B1L011 = B1L901 & (!M1L1 # !H1_alu_func[2]) # !B1L901 & H1_alu_func[2] & G1L4;


--B1L111 is alu:inst|alu_out[7]~982 at LC_X12_Y8_N0
--operation mode is normal

B1L111 = H1_alu_func[2] & (H1_alu_func[1] & B1L02 # !H1_alu_func[1] & (G1L82)) # !H1_alu_func[2] & (H1_alu_func[1] & (G1L82) # !H1_alu_func[1] & B1L02);


--B1L19 is alu:inst|alu_out[0]~983 at LC_X11_Y6_N9
--operation mode is normal

B1L19 = H1_alu_func[0] & (G1L53) # !H1_alu_func[0] & G1L93 & G1L4;


--B1L12 is alu:inst|add~4442 at LC_X12_Y9_N1
--operation mode is arithmetic

B1L12 = B1L95 $ B1L36 $ B1L56;

--B1L22 is alu:inst|add~4444 at LC_X12_Y9_N1
--operation mode is arithmetic

B1L22_cout_0 = B1L95 & !B1L36 & !B1L56 # !B1L95 & (!B1L56 # !B1L36);
B1L22 = CARRY(B1L22_cout_0);

--B1L32 is alu:inst|add~4444COUT1_4557 at LC_X12_Y9_N1
--operation mode is arithmetic

B1L32_cout_1 = B1L95 & !B1L36 & !B1L66 # !B1L95 & (!B1L66 # !B1L36);
B1L32 = CARRY(B1L32_cout_1);


--B1L29 is alu:inst|alu_out[0]~984 at LC_X11_Y6_N8
--operation mode is normal

B1L29 = H1_alu_func[1] & B1L19 # !H1_alu_func[1] & (B1L12);


--B1L39 is alu:inst|alu_out[0]~985 at LC_X12_Y9_N9
--operation mode is normal

B1L39 = H1_alu_func[1] & (B1L12) # !H1_alu_func[1] & !M1L1;


--B1L49 is alu:inst|alu_out[0]~986 at LC_X11_Y9_N3
--operation mode is normal

B1L49 = H1_alu_func[0] & (B1L39) # !H1_alu_func[0] & G1L8;


--K1L1 is ir:inst13|Mux~71 at LC_X12_Y11_N7
--operation mode is normal

K1L1 = !H1_rec[0] & (!H1_rec[1]);


--H1L51 is controller:inst11|en_pc~1001 at LC_X10_Y7_N7
--operation mode is normal

H1L51 = !K1_q[5] & (!J1_state.s5 & !J1_state.s3 # !K1_q[4]);


--H1L61 is controller:inst11|en_pc~1002 at LC_X10_Y7_N8
--operation mode is normal

H1L61 = H1L62 & (J1L4 & (H1_alu_out_sel[1]) # !J1L4 & H1L51) # !H1L62 & (H1_alu_out_sel[1]);


--H1L82 is controller:inst11|Mux~4871 at LC_X10_Y7_N9
--operation mode is normal

H1L82 = !K1_q[6] & !K1_q[5] & (C1_flag_c # !K1_q[4]);


--H1L71 is controller:inst11|en_pc~1003 at LC_X10_Y7_N2
--operation mode is normal

H1L71 = K1_q[7] & (H1L82 # H1_alu_out_sel[1] & K1_q[6]);


--H1L81 is controller:inst11|en_pc~1004 at LC_X10_Y7_N4
--operation mode is normal

H1L81 = J1_output[2] & (H1L91) # !J1_output[2] & H1L61 & (!H1L91 # !J1L2);

--T1_q[1] is reg_testb:inst21|q[1] at LC_X10_Y7_N4
--operation mode is normal

T1_q[1] = DFFEAS(H1L81, GLOBAL(clk), reset, , , , , , );


--H1L92 is controller:inst11|Mux~4872 at LC_X10_Y6_N3
--operation mode is normal

H1L92 = J1L2 # !H1L62 & !J1L4 # !J1_output[2];


--H1_offset[3] is controller:inst11|offset[3] at LC_X13_Y6_N6
--operation mode is normal

H1_offset[3] = H1L92 & H1L45 & (K1_q[3]) # !H1L92 & (H1_offset[3]);


--H1L03 is controller:inst11|Mux~4873 at LC_X10_Y6_N7
--operation mode is normal

K1_q[4]_qfbk = K1_q[4];
H1L03 = !K1_q[4]_qfbk & K1_q[5];

--K1_q[4] is ir:inst13|q[4] at LC_X10_Y6_N7
--operation mode is normal

K1_q[4] = DFFEAS(H1L03, GLOBAL(clk), reset, , K1L1, D1_data[4]$latch, , , VCC);


--H1L13 is controller:inst11|Mux~4874 at LC_X10_Y6_N0
--operation mode is normal

K1_q[6]_qfbk = K1_q[6];
H1L13 = K1_q[6]_qfbk & (K1_q[7] & H1L03 # !J1L2);

--K1_q[6] is ir:inst13|q[6] at LC_X10_Y6_N0
--operation mode is normal

K1_q[6] = DFFEAS(H1L13, GLOBAL(clk), reset, , K1L1, D1_data[6]$latch, , , VCC);


--H1L23 is controller:inst11|Mux~4875 at LC_X10_Y6_N1
--operation mode is normal

H1L23 = !K1_q[5] & (K1_q[7]);


--H1L33 is controller:inst11|Mux~4876 at LC_X10_Y6_N2
--operation mode is normal

H1L33 = J1_output[2] & H1L23 & !J1L2 # !J1_output[2] & (H1L13);


--H1L43 is controller:inst11|Mux~4877 at LC_X10_Y6_N4
--operation mode is normal

H1L43 = J1L4 & (J1L2) # !J1L4 & (J1_output[2] & (J1L2 # !H1L62) # !J1_output[2] & (H1L62));


--H1_alu_in_sel[0] is controller:inst11|alu_in_sel[0] at LC_X13_Y7_N4
--operation mode is normal

H1_alu_in_sel[0] = H1L43 & !J1L4 & (H1L33) # !H1L43 & (H1_alu_in_sel[0]);

--T1_q[4] is reg_testb:inst21|q[4] at LC_X13_Y7_N4
--operation mode is normal

T1_q[4] = DFFEAS(H1_alu_in_sel[0], GLOBAL(clk), reset, , , , , , );


--H1L53 is controller:inst11|Mux~4878 at LC_X10_Y6_N9
--operation mode is normal

H1L53 = K1_q[6] & (!K1_q[7]) # !K1_q[6] & (K1_q[5] & K1_q[4] & !K1_q[7] # !K1_q[5] & (K1_q[7]));


--H1L63 is controller:inst11|Mux~4879 at LC_X10_Y6_N5
--operation mode is normal

H1L63 = K1_q[6] & K1_q[5] & K1_q[4] & K1_q[7];


--H1L73 is controller:inst11|Mux~4880 at LC_X10_Y6_N6
--operation mode is normal

H1L73 = J1_output[2] & (H1L53) # !J1_output[2] & H1L63 & (!J1L4);


--H1L83 is controller:inst11|Mux~4881 at LC_X9_Y7_N2
--operation mode is normal

H1L83 = J1_state.s5 # J1_state.s3 $ (J1_state.s0 & !J1_state.s4);


--H1_alu_in_sel[1] is controller:inst11|alu_in_sel[1] at LC_X13_Y9_N8
--operation mode is normal

H1_alu_in_sel[1] = H1L43 & H1L73 & (!H1L83) # !H1L43 & (H1_alu_in_sel[1]);


--H1L93 is controller:inst11|Mux~4882 at LC_X9_Y5_N5
--operation mode is normal

H1L93 = H1L62 & !J1_output[2] & (K1_q[5] $ K1_q[4]);


--H1L02 is controller:inst11|en_reg~612 at LC_X9_Y5_N0
--operation mode is normal

H1L02 = J1_output[2] & (K1_q[6] & H1_alu_out_sel[0] # !K1_q[7]);


--H1L12 is controller:inst11|en_reg~613 at LC_X10_Y5_N4
--operation mode is normal

H1L12 = !J1L4 & !J1L2 & (H1L93 # H1L02);


--H1L22 is controller:inst11|en_reg~614 at LC_X10_Y5_N0
--operation mode is normal

H1L22 = H1L12 # H1_alu_out_sel[0] & !J1_output[2] & H1L32;

--T1_q[0] is reg_testb:inst21|q[0] at LC_X10_Y5_N0
--operation mode is normal

T1_q[0] = DFFEAS(H1L22, GLOBAL(clk), reset, , , , , , );


--E1L2 is reg_mux:inst5|en_1~96 at LC_X13_Y8_N3
--operation mode is normal

E1L2 = H1L22 & H1_dest_reg[0] & !H1_dest_reg[1];


--H1L04 is controller:inst11|Mux~4883 at LC_X10_Y4_N5
--operation mode is normal

H1L04 = !J1L4 & (!J1L2 & !K1_q[7] # !J1_output[2]);


--H1_sour_reg[0] is controller:inst11|sour_reg[0] at LC_X12_Y7_N1
--operation mode is normal

K1_q[0]_qfbk = K1_q[0];
H1_sour_reg[0] = H1L92 & H1L04 & (K1_q[0]_qfbk) # !H1L92 & (H1_sour_reg[0]);

--K1_q[0] is ir:inst13|q[0] at LC_X12_Y7_N1
--operation mode is normal

K1_q[0] = DFFEAS(H1_sour_reg[0], GLOBAL(clk), reset, , K1L1, D1_data[0]$latch, , , VCC);


--E1L3 is reg_mux:inst5|en_2~96 at LC_X13_Y8_N6
--operation mode is normal

E1L3 = H1L22 & !H1_dest_reg[0] & H1_dest_reg[1];


--H1_sour_reg[1] is controller:inst11|sour_reg[1] at LC_X12_Y7_N6
--operation mode is normal

K1_q[1]_qfbk = K1_q[1];
H1_sour_reg[1] = H1L92 & H1L04 & K1_q[1]_qfbk # !H1L92 & (H1_sour_reg[1]);

--K1_q[1] is ir:inst13|q[1] at LC_X12_Y7_N6
--operation mode is normal

K1_q[1] = DFFEAS(H1_sour_reg[1], GLOBAL(clk), reset, , K1L1, D1_data[1]$latch, , , VCC);


--E1L1 is reg_mux:inst5|en_0~79 at LC_X14_Y7_N2
--operation mode is normal

E1L1 = H1L22 & !H1_dest_reg[0] & (!H1_dest_reg[1]);


--E1L4 is reg_mux:inst5|en_3~95 at LC_X14_Y7_N3
--operation mode is normal

E1L4 = H1L22 & H1_dest_reg[0] & (H1_dest_reg[1]);


--H1L14 is controller:inst11|Mux~4884 at LC_X10_Y4_N9
--operation mode is normal

H1L14 = J1L2 & (H1L55) # !J1L2 & !J1_output[2] & !H1L42;


--H1_alu_in_sel[2] is controller:inst11|alu_in_sel[2] at LC_X12_Y8_N9
--operation mode is normal

H1_alu_in_sel[2] = H1L43 & H1L14 # !H1L43 & (H1_alu_in_sel[2]);

--T1_q[6] is reg_testb:inst21|q[6] at LC_X12_Y8_N9
--operation mode is normal

T1_q[6] = DFFEAS(H1_alu_in_sel[2], GLOBAL(clk), reset, , , , , , );


--H1_dest_reg[0] is controller:inst11|dest_reg[0] at LC_X13_Y6_N2
--operation mode is normal

K1_q[2]_qfbk = K1_q[2];
H1_dest_reg[0] = H1L92 & H1L04 & (K1_q[2]_qfbk) # !H1L92 & (H1_dest_reg[0]);

--K1_q[2] is ir:inst13|q[2] at LC_X13_Y6_N2
--operation mode is normal

K1_q[2] = DFFEAS(H1_dest_reg[0], GLOBAL(clk), reset, , K1L1, D1_data[2]$latch, , , VCC);


--H1_dest_reg[1] is controller:inst11|dest_reg[1] at LC_X13_Y6_N5
--operation mode is normal

K1_q[3]_qfbk = K1_q[3];
H1_dest_reg[1] = H1L92 & (H1L04 & K1_q[3]_qfbk) # !H1L92 & H1_dest_reg[1];

--K1_q[3] is ir:inst13|q[3] at LC_X13_Y6_N5
--operation mode is normal

K1_q[3] = DFFEAS(H1_dest_reg[1], GLOBAL(clk), reset, , K1L1, D1_data[3]$latch, , , VCC);


--D1L775 is dram:inst2|Mux~2173 at LC_X15_Y9_N1
--operation mode is normal

D1L775 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & D1_mem[21][7] # !N1_q[2] & (D1_mem[17][7]));


--D1L875 is dram:inst2|Mux~2174 at LC_X14_Y13_N2
--operation mode is normal

D1L875 = D1L775 & (D1_mem[23][7] # !N1_q[1]) # !D1L775 & D1_mem[19][7] & (N1_q[1]);


--D1L975 is dram:inst2|Mux~2175 at LC_X16_Y13_N4
--operation mode is normal

D1L975 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[13][7] # !N1_q[2] & (D1_mem[9][7]));


--D1L085 is dram:inst2|Mux~2176 at LC_X16_Y13_N5
--operation mode is normal

D1L085 = N1_q[1] & (D1L975 & D1_mem[15][7] # !D1L975 & (D1_mem[11][7])) # !N1_q[1] & (D1L975);


--D1L185 is dram:inst2|Mux~2177 at LC_X16_Y12_N6
--operation mode is normal

D1L185 = N1_q[2] & (D1_mem[5][7] # N1_q[1]) # !N1_q[2] & D1_mem[1][7] & (!N1_q[1]);


--D1L285 is dram:inst2|Mux~2178 at LC_X16_Y13_N0
--operation mode is normal

D1L285 = N1_q[1] & (D1L185 & D1_mem[7][7] # !D1L185 & (D1_mem[3][7])) # !N1_q[1] & (D1L185);


--D1L385 is dram:inst2|Mux~2179 at LC_X16_Y13_N1
--operation mode is normal

D1L385 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L085 # !N1_q[3] & (D1L285));


--D1L485 is dram:inst2|Mux~2180 at LC_X15_Y15_N8
--operation mode is normal

D1L485 = N1_q[2] & (N1_q[1] # D1_mem[29][7]) # !N1_q[2] & D1_mem[25][7] & !N1_q[1];


--D1L585 is dram:inst2|Mux~2181 at LC_X14_Y13_N5
--operation mode is normal

D1L585 = N1_q[1] & (D1L485 & (D1_mem[31][7]) # !D1L485 & D1_mem[27][7]) # !N1_q[1] & (D1L485);


--D1L685 is dram:inst2|Mux~2182 at LC_X14_Y13_N7
--operation mode is normal

D1L685 = N1_q[4] & (D1L385 & D1L585 # !D1L385 & (D1L875)) # !N1_q[4] & (D1L385);


--D1L785 is dram:inst2|Mux~2183 at LC_X11_Y18_N5
--operation mode is normal

D1L785 = N1_q[2] & N1_q[3] # !N1_q[2] & (N1_q[3] & (D1_mem[10][7]) # !N1_q[3] & D1_mem[2][7]);


--D1L885 is dram:inst2|Mux~2184 at LC_X11_Y18_N2
--operation mode is normal

D1L885 = D1L785 & (D1_mem[14][7] # !N1_q[2]) # !D1L785 & D1_mem[6][7] & N1_q[2];


--D1L985 is dram:inst2|Mux~2185 at LC_X9_Y14_N5
--operation mode is normal

D1L985 = N1_q[3] & (N1_q[2] # D1_mem[24][7]) # !N1_q[3] & !N1_q[2] & (D1_mem[16][7]);


--D1L095 is dram:inst2|Mux~2186 at LC_X9_Y14_N7
--operation mode is normal

D1L095 = N1_q[2] & (D1L985 & (D1_mem[28][7]) # !D1L985 & D1_mem[20][7]) # !N1_q[2] & (D1L985);


--D1L195 is dram:inst2|Mux~2187 at LC_X13_Y18_N0
--operation mode is normal

D1L195 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[8][7] # !N1_q[3] & (D1_mem[0][7]));


--D1L295 is dram:inst2|Mux~2188 at LC_X13_Y18_N4
--operation mode is normal

D1L295 = D1L195 & (D1_mem[12][7] # !N1_q[2]) # !D1L195 & (N1_q[2] & D1_mem[4][7]);


--D1L395 is dram:inst2|Mux~2189 at LC_X14_Y13_N6
--operation mode is normal

D1L395 = N1_q[4] & (N1_q[1] # D1L095) # !N1_q[4] & !N1_q[1] & (D1L295);


--D1L495 is dram:inst2|Mux~2190 at LC_X9_Y13_N7
--operation mode is normal

D1L495 = N1_q[3] & (N1_q[2]) # !N1_q[3] & (N1_q[2] & (D1_mem[22][7]) # !N1_q[2] & D1_mem[18][7]);


--D1L595 is dram:inst2|Mux~2191 at LC_X9_Y13_N2
--operation mode is normal

D1L595 = D1L495 & (D1_mem[30][7] # !N1_q[3]) # !D1L495 & N1_q[3] & (D1_mem[26][7]);


--D1L695 is dram:inst2|Mux~2192 at LC_X14_Y13_N1
--operation mode is normal

D1L695 = N1_q[1] & (D1L395 & (D1L595) # !D1L395 & D1L885) # !N1_q[1] & (D1L395);


--D1L795 is dram:inst2|Mux~2193 at LC_X14_Y13_N9
--operation mode is normal

D1L795 = N1_q[0] & D1L685 # !N1_q[0] & (D1L695);


--D1_data[7]$latch is dram:inst2|data[7]$latch at LC_X11_Y10_N0
--operation mode is normal

D1_data[7]$latch = GLOBAL(H1_wr) & D1L795 # !GLOBAL(H1_wr) & (D1_data[7]$latch);


--D1L895 is dram:inst2|Mux~2194 at LC_X15_Y9_N5
--operation mode is normal

D1L895 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[19][6] # !N1_q[1] & (D1_mem[17][6]));


--D1L995 is dram:inst2|Mux~2195 at LC_X15_Y9_N4
--operation mode is normal

D1L995 = N1_q[3] & (D1L895 & (D1_mem[27][6]) # !D1L895 & D1_mem[25][6]) # !N1_q[3] & (D1L895);


--D1L006 is dram:inst2|Mux~2196 at LC_X15_Y11_N9
--operation mode is normal

D1L006 = N1_q[1] & (D1_mem[7][6] # N1_q[3]) # !N1_q[1] & (D1_mem[5][6] & !N1_q[3]);


--D1L106 is dram:inst2|Mux~2197 at LC_X15_Y11_N2
--operation mode is normal

D1L106 = N1_q[3] & (D1L006 & (D1_mem[15][6]) # !D1L006 & D1_mem[13][6]) # !N1_q[3] & (D1L006);


--D1L206 is dram:inst2|Mux~2198 at LC_X16_Y9_N3
--operation mode is normal

D1L206 = N1_q[1] & (N1_q[3] # D1_mem[3][6]) # !N1_q[1] & !N1_q[3] & (D1_mem[1][6]);


--D1L306 is dram:inst2|Mux~2199 at LC_X16_Y9_N0
--operation mode is normal

D1L306 = D1L206 & (D1_mem[11][6] # !N1_q[3]) # !D1L206 & D1_mem[9][6] & N1_q[3];


--D1L406 is dram:inst2|Mux~2200 at LC_X13_Y12_N5
--operation mode is normal

D1L406 = N1_q[4] & N1_q[2] # !N1_q[4] & (N1_q[2] & (D1L106) # !N1_q[2] & D1L306);


--D1L506 is dram:inst2|Mux~2201 at LC_X16_Y16_N9
--operation mode is normal

D1L506 = N1_q[1] & (N1_q[3] # D1_mem[23][6]) # !N1_q[1] & !N1_q[3] & D1_mem[21][6];


--D1L606 is dram:inst2|Mux~2202 at LC_X13_Y12_N3
--operation mode is normal

D1L606 = D1L506 & (D1_mem[31][6] # !N1_q[3]) # !D1L506 & D1_mem[29][6] & (N1_q[3]);


--D1L706 is dram:inst2|Mux~2203 at LC_X13_Y12_N8
--operation mode is normal

D1L706 = D1L406 & (D1L606 # !N1_q[4]) # !D1L406 & D1L995 & N1_q[4];


--D1L806 is dram:inst2|Mux~2204 at LC_X9_Y14_N4
--operation mode is normal

D1L806 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & D1_mem[20][6] # !N1_q[2] & (D1_mem[16][6]));


--D1L906 is dram:inst2|Mux~2205 at LC_X9_Y13_N4
--operation mode is normal

D1L906 = N1_q[1] & (D1L806 & D1_mem[22][6] # !D1L806 & (D1_mem[18][6])) # !N1_q[1] & (D1L806);


--D1L016 is dram:inst2|Mux~2206 at LC_X13_Y18_N8
--operation mode is normal

D1L016 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][6] # !N1_q[2] & (D1_mem[8][6]));


--D1L116 is dram:inst2|Mux~2207 at LC_X12_Y18_N4
--operation mode is normal

D1L116 = N1_q[1] & (D1L016 & D1_mem[14][6] # !D1L016 & (D1_mem[10][6])) # !N1_q[1] & (D1L016);


--D1L216 is dram:inst2|Mux~2208 at LC_X9_Y18_N4
--operation mode is normal

D1L216 = N1_q[2] & (N1_q[1] # D1_mem[4][6]) # !N1_q[2] & D1_mem[0][6] & !N1_q[1];


--D1L316 is dram:inst2|Mux~2209 at LC_X11_Y18_N9
--operation mode is normal

D1L316 = D1L216 & (D1_mem[6][6] # !N1_q[1]) # !D1L216 & N1_q[1] & D1_mem[2][6];


--D1L416 is dram:inst2|Mux~2210 at LC_X13_Y12_N0
--operation mode is normal

D1L416 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1L116) # !N1_q[3] & D1L316);


--D1L516 is dram:inst2|Mux~2211 at LC_X8_Y12_N7
--operation mode is normal

D1L516 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & (D1_mem[28][6]) # !N1_q[2] & D1_mem[24][6]);


--D1L616 is dram:inst2|Mux~2212 at LC_X8_Y12_N2
--operation mode is normal

D1L616 = N1_q[1] & (D1L516 & D1_mem[30][6] # !D1L516 & (D1_mem[26][6])) # !N1_q[1] & (D1L516);


--D1L716 is dram:inst2|Mux~2213 at LC_X13_Y12_N6
--operation mode is normal

D1L716 = N1_q[4] & (D1L416 & (D1L616) # !D1L416 & D1L906) # !N1_q[4] & (D1L416);


--D1L816 is dram:inst2|Mux~2214 at LC_X13_Y12_N9
--operation mode is normal

D1L816 = N1_q[0] & D1L706 # !N1_q[0] & (D1L716);


--D1_data[6]$latch is dram:inst2|data[6]$latch at LC_X12_Y8_N2
--operation mode is normal

D1_data[6]$latch = GLOBAL(H1_wr) & D1L816 # !GLOBAL(H1_wr) & (D1_data[6]$latch);


--D1L916 is dram:inst2|Mux~2215 at LC_X8_Y10_N1
--operation mode is normal

D1L916 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & (D1_mem[21][5]) # !N1_q[2] & D1_mem[17][5]);


--D1L026 is dram:inst2|Mux~2216 at LC_X10_Y10_N5
--operation mode is normal

D1L026 = N1_q[1] & (D1L916 & D1_mem[23][5] # !D1L916 & (D1_mem[19][5])) # !N1_q[1] & (D1L916);


--D1L126 is dram:inst2|Mux~2217 at LC_X16_Y9_N7
--operation mode is normal

D1L126 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[13][5] # !N1_q[2] & (D1_mem[9][5]));


--D1L226 is dram:inst2|Mux~2218 at LC_X15_Y11_N4
--operation mode is normal

D1L226 = N1_q[1] & (D1L126 & (D1_mem[15][5]) # !D1L126 & D1_mem[11][5]) # !N1_q[1] & (D1L126);


--D1L326 is dram:inst2|Mux~2219 at LC_X16_Y12_N0
--operation mode is normal

D1L326 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & (D1_mem[5][5]) # !N1_q[2] & D1_mem[1][5]);


--D1L426 is dram:inst2|Mux~2220 at LC_X16_Y12_N8
--operation mode is normal

D1L426 = N1_q[1] & (D1L326 & (D1_mem[7][5]) # !D1L326 & D1_mem[3][5]) # !N1_q[1] & (D1L326);


--D1L526 is dram:inst2|Mux~2221 at LC_X10_Y10_N6
--operation mode is normal

D1L526 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1L226) # !N1_q[3] & D1L426);


--D1L626 is dram:inst2|Mux~2222 at LC_X15_Y12_N8
--operation mode is normal

D1L626 = N1_q[2] & (N1_q[1] # D1_mem[29][5]) # !N1_q[2] & D1_mem[25][5] & !N1_q[1];


--D1L726 is dram:inst2|Mux~2223 at LC_X15_Y12_N4
--operation mode is normal

D1L726 = D1L626 & (D1_mem[31][5] # !N1_q[1]) # !D1L626 & D1_mem[27][5] & N1_q[1];


--D1L826 is dram:inst2|Mux~2224 at LC_X10_Y10_N7
--operation mode is normal

D1L826 = N1_q[4] & (D1L526 & (D1L726) # !D1L526 & D1L026) # !N1_q[4] & (D1L526);


--D1L926 is dram:inst2|Mux~2225 at LC_X9_Y11_N5
--operation mode is normal

D1L926 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[24][5] # !N1_q[3] & (D1_mem[16][5]));


--D1L036 is dram:inst2|Mux~2226 at LC_X9_Y11_N0
--operation mode is normal

D1L036 = N1_q[2] & (D1L926 & (D1_mem[28][5]) # !D1L926 & D1_mem[20][5]) # !N1_q[2] & (D1L926);


--D1L136 is dram:inst2|Mux~2227 at LC_X10_Y15_N0
--operation mode is normal

D1L136 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[10][5] # !N1_q[3] & (D1_mem[2][5]));


--D1L236 is dram:inst2|Mux~2228 at LC_X10_Y15_N7
--operation mode is normal

D1L236 = D1L136 & (D1_mem[14][5] # !N1_q[2]) # !D1L136 & D1_mem[6][5] & N1_q[2];


--D1L336 is dram:inst2|Mux~2229 at LC_X9_Y18_N9
--operation mode is normal

D1L336 = N1_q[3] & (N1_q[2] # D1_mem[8][5]) # !N1_q[3] & !N1_q[2] & (D1_mem[0][5]);


--D1L436 is dram:inst2|Mux~2230 at LC_X9_Y18_N0
--operation mode is normal

D1L436 = N1_q[2] & (D1L336 & (D1_mem[12][5]) # !D1L336 & D1_mem[4][5]) # !N1_q[2] & (D1L336);


--D1L536 is dram:inst2|Mux~2231 at LC_X10_Y10_N8
--operation mode is normal

D1L536 = N1_q[1] & (N1_q[4] # D1L236) # !N1_q[1] & D1L436 & !N1_q[4];


--D1L636 is dram:inst2|Mux~2232 at LC_X9_Y16_N0
--operation mode is normal

D1L636 = N1_q[3] & (D1_mem[26][5] # N1_q[2]) # !N1_q[3] & (!N1_q[2] & D1_mem[18][5]);


--D1L736 is dram:inst2|Mux~2233 at LC_X9_Y16_N4
--operation mode is normal

D1L736 = N1_q[2] & (D1L636 & D1_mem[30][5] # !D1L636 & (D1_mem[22][5])) # !N1_q[2] & (D1L636);


--D1L836 is dram:inst2|Mux~2234 at LC_X10_Y10_N1
--operation mode is normal

D1L836 = N1_q[4] & (D1L536 & D1L736 # !D1L536 & (D1L036)) # !N1_q[4] & D1L536;


--D1L936 is dram:inst2|Mux~2235 at LC_X10_Y10_N4
--operation mode is normal

D1L936 = N1_q[0] & D1L826 # !N1_q[0] & (D1L836);


--D1_data[5]$latch is dram:inst2|data[5]$latch at LC_X11_Y8_N3
--operation mode is normal

D1_data[5]$latch = GLOBAL(H1_wr) & (D1L936) # !GLOBAL(H1_wr) & D1_data[5]$latch;


--H1L24 is controller:inst11|Mux~4885 at LC_X9_Y5_N8
--operation mode is normal

H1L24 = H1L65 & (K1_q[6] $ K1_q[4]);


--H1_alu_func[0] is controller:inst11|alu_func[0] at LC_X13_Y9_N7
--operation mode is normal

H1_alu_func[0] = H1L92 & H1L24 # !H1L92 & (H1_alu_func[0]);

--S1_q[0] is reg_testa:inst20|q[0] at LC_X13_Y9_N7
--operation mode is normal

S1_q[0] = DFFEAS(H1_alu_func[0], GLOBAL(clk), reset, , , , , , );


--H1L34 is controller:inst11|Mux~4886 at LC_X9_Y5_N6
--operation mode is normal

H1L34 = H1L65 & (K1_q[6] & (K1_q[4] # K1_q[5]) # !K1_q[6] & K1_q[4] & K1_q[5]);


--H1_alu_func[2] is controller:inst11|alu_func[2] at LC_X11_Y5_N6
--operation mode is normal

H1_alu_func[2] = H1L92 & (H1L34) # !H1L92 & H1_alu_func[2];

--S1_q[2] is reg_testa:inst20|q[2] at LC_X11_Y5_N6
--operation mode is normal

S1_q[2] = DFFEAS(H1_alu_func[2], GLOBAL(clk), reset, , , , , , );


--H1L44 is controller:inst11|Mux~4887 at LC_X9_Y5_N2
--operation mode is normal

H1L44 = H1L65 & (K1_q[5] $ (K1_q[6] & !K1_q[4]));


--H1_alu_func[1] is controller:inst11|alu_func[1] at LC_X13_Y9_N9
--operation mode is normal

H1_alu_func[1] = H1L92 & H1L44 # !H1L92 & (H1_alu_func[1]);

--S1_q[1] is reg_testa:inst20|q[1] at LC_X13_Y9_N9
--operation mode is normal

S1_q[1] = DFFEAS(H1_alu_func[1], GLOBAL(clk), reset, , , , , , );


--B1L42 is alu:inst|add~4447 at LC_X12_Y10_N6
--operation mode is arithmetic

B1L42_carry_eqn = (!B1L53 & B1L03) # (B1L53 & B1L13);
B1L42 = G1L82 $ G1L85 $ B1L42_carry_eqn;

--B1L52 is alu:inst|add~4449 at LC_X12_Y10_N6
--operation mode is arithmetic

B1L52_cout_0 = G1L82 & (!B1L03 # !G1L85) # !G1L82 & !G1L85 & !B1L03;
B1L52 = CARRY(B1L52_cout_0);

--B1L62 is alu:inst|add~4449COUT1_4555 at LC_X12_Y10_N6
--operation mode is arithmetic

B1L62_cout_1 = G1L82 & (!B1L13 # !G1L85) # !G1L82 & !G1L85 & !B1L13;
B1L62 = CARRY(B1L62_cout_1);


--B1L72 is alu:inst|add~4452 at LC_X12_Y8_N7
--operation mode is normal

B1L72 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L82) # !H1_alu_func[1] & B1L42) # !H1_alu_func[0] & (G1L82);


--B1L82 is alu:inst|add~4453 at LC_X11_Y9_N2
--operation mode is normal

B1L82 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L85;


--D1L046 is dram:inst2|Mux~2236 at LC_X15_Y10_N5
--operation mode is normal

D1L046 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][4] # !N1_q[3] & (D1_mem[5][4]));


--D1L146 is dram:inst2|Mux~2237 at LC_X15_Y10_N0
--operation mode is normal

D1L146 = N1_q[4] & (D1L046 & D1_mem[29][4] # !D1L046 & (D1_mem[21][4])) # !N1_q[4] & D1L046;


--D1L246 is dram:inst2|Mux~2238 at LC_X20_Y11_N7
--operation mode is normal

D1L246 = N1_q[3] & (N1_q[4] # D1_mem[11][4]) # !N1_q[3] & !N1_q[4] & D1_mem[3][4];


--D1L346 is dram:inst2|Mux~2239 at LC_X20_Y11_N5
--operation mode is normal

D1L346 = N1_q[4] & (D1L246 & (D1_mem[27][4]) # !D1L246 & D1_mem[19][4]) # !N1_q[4] & (D1L246);


--D1L446 is dram:inst2|Mux~2240 at LC_X20_Y11_N9
--operation mode is normal

D1L446 = N1_q[3] & (N1_q[4] # D1_mem[9][4]) # !N1_q[3] & !N1_q[4] & D1_mem[1][4];


--D1L546 is dram:inst2|Mux~2241 at LC_X20_Y11_N0
--operation mode is normal

D1L546 = D1L446 & (D1_mem[25][4] # !N1_q[4]) # !D1L446 & N1_q[4] & D1_mem[17][4];


--D1L646 is dram:inst2|Mux~2242 at LC_X20_Y11_N8
--operation mode is normal

D1L646 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L346 # !N1_q[1] & (D1L546));


--D1L746 is dram:inst2|Mux~2243 at LC_X16_Y10_N8
--operation mode is normal

D1L746 = N1_q[3] & (D1_mem[15][4] # N1_q[4]) # !N1_q[3] & (!N1_q[4] & D1_mem[7][4]);


--D1L846 is dram:inst2|Mux~2244 at LC_X15_Y10_N6
--operation mode is normal

D1L846 = N1_q[4] & (D1L746 & (D1_mem[31][4]) # !D1L746 & D1_mem[23][4]) # !N1_q[4] & (D1L746);


--D1L946 is dram:inst2|Mux~2245 at LC_X15_Y10_N4
--operation mode is normal

D1L946 = N1_q[2] & (D1L646 & D1L846 # !D1L646 & (D1L146)) # !N1_q[2] & (D1L646);


--D1L056 is dram:inst2|Mux~2246 at LC_X8_Y13_N9
--operation mode is normal

D1L056 = N1_q[1] & (D1_mem[18][4] # N1_q[3]) # !N1_q[1] & (!N1_q[3] & D1_mem[16][4]);


--D1L156 is dram:inst2|Mux~2247 at LC_X8_Y13_N5
--operation mode is normal

D1L156 = N1_q[3] & (D1L056 & (D1_mem[26][4]) # !D1L056 & D1_mem[24][4]) # !N1_q[3] & (D1L056);


--D1L256 is dram:inst2|Mux~2248 at LC_X9_Y19_N4
--operation mode is normal

D1L256 = N1_q[1] & (N1_q[3] # D1_mem[6][4]) # !N1_q[1] & !N1_q[3] & D1_mem[4][4];


--D1L356 is dram:inst2|Mux~2249 at LC_X9_Y19_N5
--operation mode is normal

D1L356 = N1_q[3] & (D1L256 & (D1_mem[14][4]) # !D1L256 & D1_mem[12][4]) # !N1_q[3] & (D1L256);


--D1L456 is dram:inst2|Mux~2250 at LC_X9_Y19_N7
--operation mode is normal

D1L456 = N1_q[1] & (N1_q[3] # D1_mem[2][4]) # !N1_q[1] & !N1_q[3] & D1_mem[0][4];


--D1L556 is dram:inst2|Mux~2251 at LC_X9_Y19_N9
--operation mode is normal

D1L556 = D1L456 & (D1_mem[10][4] # !N1_q[3]) # !D1L456 & N1_q[3] & (D1_mem[8][4]);


--D1L656 is dram:inst2|Mux~2252 at LC_X9_Y19_N3
--operation mode is normal

D1L656 = N1_q[4] & (N1_q[2]) # !N1_q[4] & (N1_q[2] & (D1L356) # !N1_q[2] & D1L556);


--D1L756 is dram:inst2|Mux~2253 at LC_X8_Y13_N4
--operation mode is normal

D1L756 = N1_q[1] & (N1_q[3] # D1_mem[22][4]) # !N1_q[1] & D1_mem[20][4] & !N1_q[3];


--D1L856 is dram:inst2|Mux~2254 at LC_X8_Y13_N2
--operation mode is normal

D1L856 = N1_q[3] & (D1L756 & (D1_mem[30][4]) # !D1L756 & D1_mem[28][4]) # !N1_q[3] & (D1L756);


--D1L956 is dram:inst2|Mux~2255 at LC_X8_Y13_N7
--operation mode is normal

D1L956 = D1L656 & (D1L856 # !N1_q[4]) # !D1L656 & (D1L156 & N1_q[4]);


--D1L066 is dram:inst2|Mux~2256 at LC_X8_Y10_N0
--operation mode is normal

D1L066 = N1_q[0] & D1L946 # !N1_q[0] & (D1L956);


--D1_data[4]$latch is dram:inst2|data[4]$latch at LC_X14_Y8_N7
--operation mode is normal

D1_data[4]$latch = GLOBAL(H1_wr) & D1L066 # !GLOBAL(H1_wr) & (D1_data[4]$latch);


--B1L92 is alu:inst|add~4454 at LC_X12_Y10_N5
--operation mode is arithmetic

B1L92_carry_eqn = (!B1L53 & GND) # (B1L53 & VCC);
B1L92 = G1L55 $ G1L42 $ !B1L92_carry_eqn;

--B1L03 is alu:inst|add~4456 at LC_X12_Y10_N5
--operation mode is arithmetic

B1L03_cout_0 = G1L55 & (!B1L53 # !G1L42) # !G1L55 & !G1L42 & !B1L53;
B1L03 = CARRY(B1L03_cout_0);

--B1L13 is alu:inst|add~4456COUT1_4554 at LC_X12_Y10_N5
--operation mode is arithmetic

B1L13_cout_1 = G1L55 & (!B1L53 # !G1L42) # !G1L55 & !G1L42 & !B1L53;
B1L13 = CARRY(B1L13_cout_1);


--B1L23 is alu:inst|add~4459 at LC_X13_Y9_N2
--operation mode is normal

B1L23 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L42) # !H1_alu_func[1] & B1L92) # !H1_alu_func[0] & (G1L42);


--B1L33 is alu:inst|add~4460 at LC_X12_Y4_N4
--operation mode is normal

B1L33 = H1_alu_func[0] & !H1_alu_func[1] # !H1_alu_func[0] & (G1L55);


--D1L166 is dram:inst2|Mux~2257 at LC_X19_Y10_N9
--operation mode is normal

D1L166 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][3] # !N1_q[3] & (D1_mem[3][3]));


--D1L266 is dram:inst2|Mux~2258 at LC_X19_Y10_N7
--operation mode is normal

D1L266 = N1_q[4] & (D1L166 & (D1_mem[27][3]) # !D1L166 & D1_mem[19][3]) # !N1_q[4] & (D1L166);


--D1L366 is dram:inst2|Mux~2259 at LC_X19_Y9_N7
--operation mode is normal

D1L366 = N1_q[3] & (N1_q[4] # D1_mem[13][3]) # !N1_q[3] & !N1_q[4] & D1_mem[5][3];


--D1L466 is dram:inst2|Mux~2260 at LC_X19_Y9_N2
--operation mode is normal

D1L466 = N1_q[4] & (D1L366 & D1_mem[29][3] # !D1L366 & (D1_mem[21][3])) # !N1_q[4] & (D1L366);


--D1L566 is dram:inst2|Mux~2261 at LC_X16_Y9_N4
--operation mode is normal

D1L566 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][3] # !N1_q[3] & (D1_mem[1][3]));


--D1L666 is dram:inst2|Mux~2262 at LC_X19_Y9_N8
--operation mode is normal

D1L666 = N1_q[4] & (D1L566 & (D1_mem[25][3]) # !D1L566 & D1_mem[17][3]) # !N1_q[4] & (D1L566);


--D1L766 is dram:inst2|Mux~2263 at LC_X19_Y9_N9
--operation mode is normal

D1L766 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L466 # !N1_q[2] & (D1L666));


--D1L866 is dram:inst2|Mux~2264 at LC_X19_Y10_N8
--operation mode is normal

D1L866 = N1_q[3] & (D1_mem[15][3] # N1_q[4]) # !N1_q[3] & D1_mem[7][3] & (!N1_q[4]);


--D1L966 is dram:inst2|Mux~2265 at LC_X19_Y10_N5
--operation mode is normal

D1L966 = N1_q[4] & (D1L866 & (D1_mem[31][3]) # !D1L866 & D1_mem[23][3]) # !N1_q[4] & D1L866;


--D1L076 is dram:inst2|Mux~2266 at LC_X19_Y10_N0
--operation mode is normal

D1L076 = N1_q[1] & (D1L766 & D1L966 # !D1L766 & (D1L266)) # !N1_q[1] & (D1L766);


--D1L176 is dram:inst2|Mux~2267 at LC_X11_Y12_N4
--operation mode is normal

D1L176 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][3] # !N1_q[1] & (D1_mem[16][3]));


--D1L276 is dram:inst2|Mux~2268 at LC_X11_Y12_N9
--operation mode is normal

D1L276 = N1_q[2] & (D1L176 & D1_mem[22][3] # !D1L176 & (D1_mem[20][3])) # !N1_q[2] & (D1L176);


--D1L376 is dram:inst2|Mux~2269 at LC_X11_Y13_N4
--operation mode is normal

D1L376 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & (D1_mem[12][3]) # !N1_q[2] & D1_mem[8][3]);


--D1L476 is dram:inst2|Mux~2270 at LC_X11_Y14_N4
--operation mode is normal

D1L476 = D1L376 & (D1_mem[14][3] # !N1_q[1]) # !D1L376 & D1_mem[10][3] & N1_q[1];


--D1L576 is dram:inst2|Mux~2271 at LC_X10_Y15_N5
--operation mode is normal

D1L576 = N1_q[1] & (D1_mem[2][3] # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1_mem[0][3]);


--D1L676 is dram:inst2|Mux~2272 at LC_X10_Y15_N4
--operation mode is normal

D1L676 = D1L576 & (D1_mem[6][3] # !N1_q[2]) # !D1L576 & D1_mem[4][3] & N1_q[2];


--D1L776 is dram:inst2|Mux~2273 at LC_X10_Y12_N3
--operation mode is normal

D1L776 = N1_q[3] & (N1_q[4] # D1L476) # !N1_q[3] & D1L676 & !N1_q[4];


--D1L876 is dram:inst2|Mux~2274 at LC_X10_Y12_N0
--operation mode is normal

D1L876 = N1_q[1] & (N1_q[2] # D1_mem[26][3]) # !N1_q[1] & D1_mem[24][3] & !N1_q[2];


--D1L976 is dram:inst2|Mux~2275 at LC_X10_Y12_N2
--operation mode is normal

D1L976 = N1_q[2] & (D1L876 & (D1_mem[30][3]) # !D1L876 & D1_mem[28][3]) # !N1_q[2] & (D1L876);


--D1L086 is dram:inst2|Mux~2276 at LC_X10_Y12_N9
--operation mode is normal

D1L086 = N1_q[4] & (D1L776 & D1L976 # !D1L776 & (D1L276)) # !N1_q[4] & (D1L776);


--D1L186 is dram:inst2|Mux~2277 at LC_X10_Y10_N0
--operation mode is normal

D1L186 = N1_q[0] & D1L076 # !N1_q[0] & (D1L086);


--D1_data[3]$latch is dram:inst2|data[3]$latch at LC_X11_Y7_N2
--operation mode is normal

D1_data[3]$latch = GLOBAL(H1_wr) & D1L186 # !GLOBAL(H1_wr) & (D1_data[3]$latch);


--B1L43 is alu:inst|add~4461 at LC_X12_Y10_N4
--operation mode is arithmetic

B1L43 = G1L25 $ G1L02 $ B1L14;

--B1L53 is alu:inst|add~4463 at LC_X12_Y10_N4
--operation mode is arithmetic

B1L53 = B1L63;


--B1L83 is alu:inst|add~4466 at LC_X12_Y10_N9
--operation mode is normal

B1L83 = H1_alu_func[0] & (H1_alu_func[1] & !G1L02 # !H1_alu_func[1] & (B1L43)) # !H1_alu_func[0] & (G1L02);


--B1L93 is alu:inst|add~4467 at LC_X12_Y4_N7
--operation mode is normal

B1L93 = H1_alu_func[0] & !H1_alu_func[1] # !H1_alu_func[0] & (G1L25);


--D1L286 is dram:inst2|Mux~2278 at LC_X16_Y11_N0
--operation mode is normal

D1L286 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][2] # !N1_q[3] & (D1_mem[5][2]));


--D1L386 is dram:inst2|Mux~2279 at LC_X16_Y11_N7
--operation mode is normal

D1L386 = N1_q[4] & (D1L286 & (D1_mem[29][2]) # !D1L286 & D1_mem[21][2]) # !N1_q[4] & (D1L286);


--D1L486 is dram:inst2|Mux~2280 at LC_X20_Y12_N6
--operation mode is normal

D1L486 = N1_q[3] & (N1_q[4] # D1_mem[11][2]) # !N1_q[3] & !N1_q[4] & (D1_mem[3][2]);


--D1L586 is dram:inst2|Mux~2281 at LC_X20_Y12_N7
--operation mode is normal

D1L586 = N1_q[4] & (D1L486 & (D1_mem[27][2]) # !D1L486 & D1_mem[19][2]) # !N1_q[4] & (D1L486);


--D1L686 is dram:inst2|Mux~2282 at LC_X20_Y12_N8
--operation mode is normal

D1L686 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][2] # !N1_q[3] & (D1_mem[1][2]));


--D1L786 is dram:inst2|Mux~2283 at LC_X20_Y12_N5
--operation mode is normal

D1L786 = N1_q[4] & (D1L686 & (D1_mem[25][2]) # !D1L686 & D1_mem[17][2]) # !N1_q[4] & D1L686;


--D1L886 is dram:inst2|Mux~2284 at LC_X20_Y12_N4
--operation mode is normal

D1L886 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L586 # !N1_q[1] & (D1L786));


--D1L986 is dram:inst2|Mux~2285 at LC_X14_Y12_N8
--operation mode is normal

D1L986 = N1_q[3] & (N1_q[4] # D1_mem[15][2]) # !N1_q[3] & D1_mem[7][2] & !N1_q[4];


--D1L096 is dram:inst2|Mux~2286 at LC_X16_Y11_N5
--operation mode is normal

D1L096 = D1L986 & (D1_mem[31][2] # !N1_q[4]) # !D1L986 & D1_mem[23][2] & N1_q[4];


--D1L196 is dram:inst2|Mux~2287 at LC_X16_Y11_N9
--operation mode is normal

D1L196 = N1_q[2] & (D1L886 & D1L096 # !D1L886 & (D1L386)) # !N1_q[2] & (D1L886);


--D1L296 is dram:inst2|Mux~2288 at LC_X10_Y13_N7
--operation mode is normal

D1L296 = N1_q[2] & (N1_q[1] # D1_mem[20][2]) # !N1_q[2] & D1_mem[16][2] & !N1_q[1];


--D1L396 is dram:inst2|Mux~2289 at LC_X10_Y13_N5
--operation mode is normal

D1L396 = N1_q[1] & (D1L296 & (D1_mem[22][2]) # !D1L296 & D1_mem[18][2]) # !N1_q[1] & (D1L296);


--D1L496 is dram:inst2|Mux~2290 at LC_X10_Y19_N9
--operation mode is normal

D1L496 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][2] # !N1_q[1] & (D1_mem[8][2]));


--D1L596 is dram:inst2|Mux~2291 at LC_X10_Y19_N2
--operation mode is normal

D1L596 = N1_q[2] & (D1L496 & (D1_mem[14][2]) # !D1L496 & D1_mem[12][2]) # !N1_q[2] & (D1L496);


--D1L696 is dram:inst2|Mux~2292 at LC_X11_Y18_N7
--operation mode is normal

D1L696 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][2] # !N1_q[1] & (D1_mem[0][2]));


--D1L796 is dram:inst2|Mux~2293 at LC_X10_Y19_N4
--operation mode is normal

D1L796 = N1_q[2] & (D1L696 & D1_mem[6][2] # !D1L696 & (D1_mem[4][2])) # !N1_q[2] & (D1L696);


--D1L896 is dram:inst2|Mux~2294 at LC_X10_Y19_N7
--operation mode is normal

D1L896 = N1_q[3] & (D1L596 # N1_q[4]) # !N1_q[3] & (D1L796 & !N1_q[4]);


--D1L996 is dram:inst2|Mux~2295 at LC_X10_Y13_N4
--operation mode is normal

D1L996 = N1_q[2] & (N1_q[1] # D1_mem[28][2]) # !N1_q[2] & D1_mem[24][2] & !N1_q[1];


--D1L007 is dram:inst2|Mux~2296 at LC_X10_Y13_N9
--operation mode is normal

D1L007 = D1L996 & (D1_mem[30][2] # !N1_q[1]) # !D1L996 & D1_mem[26][2] & N1_q[1];


--D1L107 is dram:inst2|Mux~2297 at LC_X10_Y13_N8
--operation mode is normal

D1L107 = N1_q[4] & (D1L896 & (D1L007) # !D1L896 & D1L396) # !N1_q[4] & (D1L896);


--D1L207 is dram:inst2|Mux~2298 at LC_X13_Y12_N4
--operation mode is normal

D1L207 = N1_q[0] & D1L196 # !N1_q[0] & (D1L107);


--D1_data[2]$latch is dram:inst2|data[2]$latch at LC_X13_Y10_N0
--operation mode is normal

D1_data[2]$latch = GLOBAL(H1_wr) & D1L207 # !GLOBAL(H1_wr) & (D1_data[2]$latch);


--B1L04 is alu:inst|add~4468 at LC_X12_Y10_N3
--operation mode is arithmetic

B1L04 = G1L94 $ G1L61 $ !B1L64;

--B1L14 is alu:inst|add~4470 at LC_X12_Y10_N3
--operation mode is arithmetic

B1L14_cout_0 = G1L94 & (!B1L64 # !G1L61) # !G1L94 & !G1L61 & !B1L64;
B1L14 = CARRY(B1L14_cout_0);

--B1L24 is alu:inst|add~4470COUT1 at LC_X12_Y10_N3
--operation mode is arithmetic

B1L24_cout_1 = G1L94 & (!B1L74 # !G1L61) # !G1L94 & !G1L61 & !B1L74;
B1L24 = CARRY(B1L24_cout_1);


--B1L34 is alu:inst|add~4473 at LC_X11_Y7_N4
--operation mode is normal

B1L34 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L61) # !H1_alu_func[1] & B1L04) # !H1_alu_func[0] & (G1L61);


--B1L44 is alu:inst|add~4474 at LC_X12_Y4_N9
--operation mode is normal

B1L44 = H1_alu_func[0] & !H1_alu_func[1] # !H1_alu_func[0] & (G1L94);


--H1_offset[2] is controller:inst11|offset[2] at LC_X13_Y6_N1
--operation mode is normal

H1_offset[2] = H1L92 & (K1_q[2] & H1L45) # !H1L92 & H1_offset[2];


--D1L307 is dram:inst2|Mux~2299 at LC_X19_Y12_N7
--operation mode is normal

D1L307 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & (D1_mem[25][1]) # !N1_q[3] & D1_mem[17][1]);


--D1L407 is dram:inst2|Mux~2300 at LC_X19_Y12_N2
--operation mode is normal

D1L407 = N1_q[2] & (D1L307 & (D1_mem[29][1]) # !D1L307 & D1_mem[21][1]) # !N1_q[2] & (D1L307);


--D1L507 is dram:inst2|Mux~2301 at LC_X19_Y11_N0
--operation mode is normal

D1L507 = N1_q[2] & N1_q[3] # !N1_q[2] & (N1_q[3] & (D1_mem[11][1]) # !N1_q[3] & D1_mem[3][1]);


--D1L607 is dram:inst2|Mux~2302 at LC_X19_Y11_N5
--operation mode is normal

D1L607 = N1_q[2] & (D1L507 & D1_mem[15][1] # !D1L507 & (D1_mem[7][1])) # !N1_q[2] & D1L507;


--D1L707 is dram:inst2|Mux~2303 at LC_X21_Y10_N2
--operation mode is normal

D1L707 = N1_q[3] & (N1_q[2] # D1_mem[9][1]) # !N1_q[3] & !N1_q[2] & (D1_mem[1][1]);


--D1L807 is dram:inst2|Mux~2304 at LC_X19_Y11_N8
--operation mode is normal

D1L807 = D1L707 & (D1_mem[13][1] # !N1_q[2]) # !D1L707 & D1_mem[5][1] & N1_q[2];


--D1L907 is dram:inst2|Mux~2305 at LC_X19_Y11_N9
--operation mode is normal

D1L907 = N1_q[4] & (N1_q[1]) # !N1_q[4] & (N1_q[1] & D1L607 # !N1_q[1] & (D1L807));


--D1L017 is dram:inst2|Mux~2306 at LC_X20_Y10_N7
--operation mode is normal

D1L017 = N1_q[3] & (N1_q[2] # D1_mem[27][1]) # !N1_q[3] & !N1_q[2] & (D1_mem[19][1]);


--D1L117 is dram:inst2|Mux~2307 at LC_X19_Y12_N5
--operation mode is normal

D1L117 = D1L017 & (D1_mem[31][1] # !N1_q[2]) # !D1L017 & N1_q[2] & D1_mem[23][1];


--D1L217 is dram:inst2|Mux~2308 at LC_X19_Y12_N8
--operation mode is normal

D1L217 = N1_q[4] & (D1L907 & D1L117 # !D1L907 & (D1L407)) # !N1_q[4] & (D1L907);


--D1L317 is dram:inst2|Mux~2309 at LC_X10_Y14_N0
--operation mode is normal

D1L317 = N1_q[3] & (N1_q[1] # D1_mem[24][1]) # !N1_q[3] & !N1_q[1] & D1_mem[16][1];


--D1L417 is dram:inst2|Mux~2310 at LC_X10_Y14_N2
--operation mode is normal

D1L417 = N1_q[1] & (D1L317 & (D1_mem[26][1]) # !D1L317 & D1_mem[18][1]) # !N1_q[1] & (D1L317);


--D1L517 is dram:inst2|Mux~2311 at LC_X12_Y14_N7
--operation mode is normal

D1L517 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[6][1] # !N1_q[1] & (D1_mem[4][1]));


--D1L617 is dram:inst2|Mux~2312 at LC_X12_Y14_N2
--operation mode is normal

D1L617 = D1L517 & (D1_mem[14][1] # !N1_q[3]) # !D1L517 & (D1_mem[12][1] & N1_q[3]);


--D1L717 is dram:inst2|Mux~2313 at LC_X12_Y15_N4
--operation mode is normal

D1L717 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[2][1] # !N1_q[1] & (D1_mem[0][1]));


--D1L817 is dram:inst2|Mux~2314 at LC_X12_Y14_N0
--operation mode is normal

D1L817 = D1L717 & (D1_mem[10][1] # !N1_q[3]) # !D1L717 & (D1_mem[8][1] & N1_q[3]);


--D1L917 is dram:inst2|Mux~2315 at LC_X12_Y14_N4
--operation mode is normal

D1L917 = N1_q[2] & (D1L617 # N1_q[4]) # !N1_q[2] & (D1L817 & !N1_q[4]);


--D1L027 is dram:inst2|Mux~2316 at LC_X12_Y13_N4
--operation mode is normal

D1L027 = N1_q[1] & (D1_mem[22][1] # N1_q[3]) # !N1_q[1] & (!N1_q[3] & D1_mem[20][1]);


--D1L127 is dram:inst2|Mux~2317 at LC_X10_Y14_N5
--operation mode is normal

D1L127 = N1_q[3] & (D1L027 & (D1_mem[30][1]) # !D1L027 & D1_mem[28][1]) # !N1_q[3] & (D1L027);


--D1L227 is dram:inst2|Mux~2318 at LC_X10_Y14_N7
--operation mode is normal

D1L227 = N1_q[4] & (D1L917 & D1L127 # !D1L917 & (D1L417)) # !N1_q[4] & (D1L917);


--D1L327 is dram:inst2|Mux~2319 at LC_X14_Y13_N8
--operation mode is normal

D1L327 = N1_q[0] & (D1L217) # !N1_q[0] & (D1L227);


--D1_data[1]$latch is dram:inst2|data[1]$latch at LC_X13_Y10_N1
--operation mode is normal

D1_data[1]$latch = GLOBAL(H1_wr) & (D1L327) # !GLOBAL(H1_wr) & D1_data[1]$latch;


--B1L54 is alu:inst|add~4475 at LC_X12_Y10_N2
--operation mode is arithmetic

B1L54 = G1L21 $ G1L64 $ B1L15;

--B1L64 is alu:inst|add~4477 at LC_X12_Y10_N2
--operation mode is arithmetic

B1L64_cout_0 = G1L21 & (!B1L15 # !G1L64) # !G1L21 & !G1L64 & !B1L15;
B1L64 = CARRY(B1L64_cout_0);

--B1L74 is alu:inst|add~4477COUT1_4553 at LC_X12_Y10_N2
--operation mode is arithmetic

B1L74_cout_1 = G1L21 & (!B1L25 # !G1L64) # !G1L21 & !G1L64 & !B1L25;
B1L74 = CARRY(B1L74_cout_1);


--B1L84 is alu:inst|add~4480 at LC_X13_Y10_N9
--operation mode is normal

B1L84 = H1_alu_func[0] & (H1_alu_func[1] & !G1L21 # !H1_alu_func[1] & (B1L54)) # !H1_alu_func[0] & G1L21;


--B1L94 is alu:inst|add~4481 at LC_X11_Y7_N6
--operation mode is normal

B1L94 = H1_alu_func[0] & !H1_alu_func[1] # !H1_alu_func[0] & (G1L64);


--H1_offset[1] is controller:inst11|offset[1] at LC_X12_Y7_N7
--operation mode is normal

H1_offset[1] = H1L92 & (K1_q[1] & H1L45) # !H1L92 & H1_offset[1];


--D1L427 is dram:inst2|Mux~2320 at LC_X14_Y9_N9
--operation mode is normal

D1L427 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][0] # !N1_q[3] & (D1_mem[3][0]));


--D1L527 is dram:inst2|Mux~2321 at LC_X14_Y9_N3
--operation mode is normal

D1L527 = N1_q[4] & (D1L427 & (D1_mem[27][0]) # !D1L427 & D1_mem[19][0]) # !N1_q[4] & (D1L427);


--D1L627 is dram:inst2|Mux~2322 at LC_X20_Y9_N7
--operation mode is normal

D1L627 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][0] # !N1_q[3] & (D1_mem[5][0]));


--D1L727 is dram:inst2|Mux~2323 at LC_X20_Y9_N5
--operation mode is normal

D1L727 = N1_q[4] & (D1L627 & (D1_mem[29][0]) # !D1L627 & D1_mem[21][0]) # !N1_q[4] & (D1L627);


--D1L827 is dram:inst2|Mux~2324 at LC_X10_Y9_N3
--operation mode is normal

D1L827 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & (D1_mem[9][0]) # !N1_q[3] & D1_mem[1][0]);


--D1L927 is dram:inst2|Mux~2325 at LC_X20_Y9_N8
--operation mode is normal

D1L927 = N1_q[4] & (D1L827 & (D1_mem[25][0]) # !D1L827 & D1_mem[17][0]) # !N1_q[4] & D1L827;


--D1L037 is dram:inst2|Mux~2326 at LC_X20_Y9_N9
--operation mode is normal

D1L037 = N1_q[2] & (D1L727 # N1_q[1]) # !N1_q[2] & (!N1_q[1] & D1L927);


--D1L137 is dram:inst2|Mux~2327 at LC_X13_Y13_N4
--operation mode is normal

D1L137 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & (D1_mem[15][0]) # !N1_q[3] & D1_mem[7][0]);


--D1L237 is dram:inst2|Mux~2328 at LC_X13_Y13_N5
--operation mode is normal

D1L237 = N1_q[4] & (D1L137 & (D1_mem[31][0]) # !D1L137 & D1_mem[23][0]) # !N1_q[4] & D1L137;


--D1L337 is dram:inst2|Mux~2329 at LC_X13_Y13_N0
--operation mode is normal

D1L337 = N1_q[1] & (D1L037 & (D1L237) # !D1L037 & D1L527) # !N1_q[1] & D1L037;


--D1L437 is dram:inst2|Mux~2330 at LC_X12_Y11_N9
--operation mode is normal

D1L437 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][0] # !N1_q[1] & (D1_mem[16][0]));


--D1L537 is dram:inst2|Mux~2331 at LC_X12_Y11_N4
--operation mode is normal

D1L537 = D1L437 & (D1_mem[22][0] # !N1_q[2]) # !D1L437 & D1_mem[20][0] & N1_q[2];


--D1L637 is dram:inst2|Mux~2332 at LC_X10_Y11_N0
--operation mode is normal

D1L637 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & (D1_mem[12][0]) # !N1_q[2] & D1_mem[8][0]);


--D1L737 is dram:inst2|Mux~2333 at LC_X10_Y11_N3
--operation mode is normal

D1L737 = D1L637 & (D1_mem[14][0] # !N1_q[1]) # !D1L637 & N1_q[1] & (D1_mem[10][0]);


--D1L837 is dram:inst2|Mux~2334 at LC_X13_Y15_N8
--operation mode is normal

D1L837 = N1_q[2] & (N1_q[1] # D1_mem[4][0]) # !N1_q[2] & !N1_q[1] & D1_mem[0][0];


--D1L937 is dram:inst2|Mux~2335 at LC_X13_Y15_N4
--operation mode is normal

D1L937 = D1L837 & (D1_mem[6][0] # !N1_q[1]) # !D1L837 & D1_mem[2][0] & N1_q[1];


--D1L047 is dram:inst2|Mux~2336 at LC_X13_Y13_N8
--operation mode is normal

D1L047 = N1_q[3] & (D1L737 # N1_q[4]) # !N1_q[3] & D1L937 & (!N1_q[4]);


--D1L147 is dram:inst2|Mux~2337 at LC_X9_Y12_N5
--operation mode is normal

D1L147 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][0] # !N1_q[1] & (D1_mem[24][0]));


--D1L247 is dram:inst2|Mux~2338 at LC_X9_Y12_N4
--operation mode is normal

D1L247 = D1L147 & (D1_mem[30][0] # !N1_q[2]) # !D1L147 & D1_mem[28][0] & N1_q[2];


--D1L347 is dram:inst2|Mux~2339 at LC_X13_Y13_N6
--operation mode is normal

D1L347 = N1_q[4] & (D1L047 & (D1L247) # !D1L047 & D1L537) # !N1_q[4] & D1L047;


--D1L447 is dram:inst2|Mux~2340 at LC_X13_Y13_N7
--operation mode is normal

D1L447 = N1_q[0] & D1L337 # !N1_q[0] & (D1L347);


--D1_data[0]$latch is dram:inst2|data[0]$latch at LC_X11_Y10_N8
--operation mode is normal

D1_data[0]$latch = GLOBAL(H1_wr) & D1L447 # !GLOBAL(H1_wr) & (D1_data[0]$latch);


--B1L05 is alu:inst|add~4482 at LC_X12_Y10_N1
--operation mode is arithmetic

B1L05 = G1L24 $ G1L8 $ !B1L16;

--B1L15 is alu:inst|add~4484 at LC_X12_Y10_N1
--operation mode is arithmetic

B1L15_cout_0 = G1L24 & (!B1L16 # !G1L8) # !G1L24 & !G1L8 & !B1L16;
B1L15 = CARRY(B1L15_cout_0);

--B1L25 is alu:inst|add~4484COUT1_4552 at LC_X12_Y10_N1
--operation mode is arithmetic

B1L25_cout_1 = G1L24 & (!B1L26 # !G1L8) # !G1L24 & !G1L8 & !B1L26;
B1L25 = CARRY(B1L25_cout_1);


--B1L35 is alu:inst|add~4487 at LC_X11_Y9_N5
--operation mode is normal

B1L35 = H1_alu_func[0] & (H1_alu_func[1] & !G1L8 # !H1_alu_func[1] & (B1L05)) # !H1_alu_func[0] & G1L8;


--B1L45 is alu:inst|add~4488 at LC_X12_Y4_N0
--operation mode is normal

B1L45 = H1_alu_func[0] & !H1_alu_func[1] # !H1_alu_func[0] & (G1L24);


--H1_offset[0] is controller:inst11|offset[0] at LC_X13_Y6_N3
--operation mode is normal

H1_offset[0] = H1L92 & K1_q[0] & (H1L45) # !H1L92 & (H1_offset[0]);


--H1L54 is controller:inst11|Mux~4888 at LC_X10_Y4_N8
--operation mode is normal

H1L54 = J1L2 # K1_q[7] & !H1L42 # !J1_output[2];


--H1_sst[1] is controller:inst11|sst[1] at LC_X11_Y5_N1
--operation mode is normal

H1_sst[1] = H1L92 & (H1L54) # !H1L92 & H1_sst[1];


--B1L511 is alu:inst|LessThan~222 at LC_X11_Y6_N6
--operation mode is arithmetic

B1L511_cout_0 = G1L82 & G1L85 & !B1L121 # !G1L82 & (G1L85 # !B1L121);
B1L511 = CARRY(B1L511_cout_0);

--B1L611 is alu:inst|LessThan~222COUT1_295 at LC_X11_Y6_N6
--operation mode is arithmetic

B1L611_cout_1 = G1L82 & G1L85 & !B1L221 # !G1L82 & (G1L85 # !B1L221);
B1L611 = CARRY(B1L611_cout_1);


--B1L55 is alu:inst|add~4489 at LC_X12_Y5_N7
--operation mode is normal

B1L55_carry_eqn = (!B1L67 & B1L86) # (B1L67 & B1L96);
B1L55 = B1L55_carry_eqn $ G1L53;


--B1L811 is alu:inst|LessThan~227 at LC_X13_Y5_N6
--operation mode is arithmetic

B1L811_cout_0 = B1L76 & G1L85 & !B1L421 # !B1L76 & (G1L85 # !B1L421);
B1L811 = CARRY(B1L811_cout_0);

--B1L911 is alu:inst|LessThan~227COUT1_300 at LC_X13_Y5_N6
--operation mode is arithmetic

B1L911_cout_1 = B1L76 & G1L85 & !B1L521 # !B1L76 & (G1L85 # !B1L521);
B1L911 = CARRY(B1L911_cout_1);


--H1L64 is controller:inst11|Mux~4889 at LC_X10_Y4_N4
--operation mode is normal

H1L64 = J1L2 # K1_q[7] & !H1L03 # !J1_output[2];


--H1_sst[0] is controller:inst11|sst[0] at LC_X11_Y5_N9
--operation mode is normal

H1_sst[0] = H1L92 & (H1L64) # !H1L92 & H1_sst[0];


--J1_state.s2 is timer:inst12|state.s2 at LC_X9_Y9_N2
--operation mode is normal

J1_state.s2_lut_out = J1_state.s1;
J1_state.s2 = DFFEAS(J1_state.s2_lut_out, GLOBAL(clk), reset, , , , , , );


--B1L65 is alu:inst|add~4494 at LC_X12_Y10_N7
--operation mode is normal

B1L65_carry_eqn = (!B1L53 & B1L52) # (B1L53 & B1L62);
B1L65 = G1L36 $ B1L65_carry_eqn $ !G1L53;


--B1L75 is alu:inst|add~4499 at LC_X11_Y10_N5
--operation mode is normal

B1L75 = H1_alu_func[0] & (H1_alu_func[1] & !G1L53 # !H1_alu_func[1] & (B1L65)) # !H1_alu_func[0] & G1L53;


--B1L85 is alu:inst|add~4500 at LC_X12_Y4_N5
--operation mode is normal

B1L85 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L36;


--H1L74 is controller:inst11|Mux~4890 at LC_X10_Y4_N6
--operation mode is normal

H1L74 = J1_output[2] & !J1L2 & K1_q[6] & K1_q[5];


--H1L84 is controller:inst11|Mux~4891 at LC_X10_Y4_N0
--operation mode is normal

H1L84 = J1L2 & (J1_output[2] # H1L62 # J1L4) # !J1L2 & !J1L4 & (!H1L62 # !J1_output[2]);


--H1_sci[1] is controller:inst11|sci[1] at LC_X10_Y4_N7
--operation mode is normal

H1_sci[1] = H1L84 & (H1L74) # !H1L84 & H1_sci[1];


--H1_sci[0] is controller:inst11|sci[0] at LC_X12_Y5_N9
--operation mode is normal

H1_sci[0] = H1L84 & (J1L2 & H1L55) # !H1L84 & H1_sci[0];


--H1L94 is controller:inst11|Mux~4892 at LC_X10_Y5_N8
--operation mode is normal

H1L94 = !J1L4 & J1L2 & (K1_q[5] # J1_output[2]);


--H1L05 is controller:inst11|Mux~4893 at LC_X10_Y5_N3
--operation mode is normal

H1L05 = J1L2 & (H1L62 # J1_output[2] # J1L4) # !J1L2 & (!J1L4);


--H1_rec[1] is controller:inst11|rec[1] at LC_X10_Y5_N5
--operation mode is normal

H1_rec[1] = H1L05 & !H1L94 # !H1L05 & (H1_rec[1]);


--H1_rec[0] is controller:inst11|rec[0] at LC_X10_Y5_N7
--operation mode is normal

H1_rec[0] = H1L05 & H1L75 & (J1L2) # !H1L05 & (H1_rec[0]);


--B1L95 is alu:inst|add~4501 at LC_X13_Y9_N3
--operation mode is normal

B1L95 = H1_alu_func[0] & !H1_alu_func[1] & (M1L1) # !H1_alu_func[0] & (G1L93);


--B1L06 is alu:inst|add~4502 at LC_X12_Y10_N0
--operation mode is arithmetic

B1L06 = G1L4 $ G1L93;

--B1L16 is alu:inst|add~4504 at LC_X12_Y10_N0
--operation mode is arithmetic

B1L16_cout_0 = G1L4 # !G1L93;
B1L16 = CARRY(B1L16_cout_0);

--B1L26 is alu:inst|add~4504COUT1_4551 at LC_X12_Y10_N0
--operation mode is arithmetic

B1L26_cout_1 = G1L4 # !G1L93;
B1L26 = CARRY(B1L26_cout_1);


--B1L36 is alu:inst|add~4507 at LC_X11_Y10_N2
--operation mode is normal

B1L36 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L4) # !H1_alu_func[1] & B1L06) # !H1_alu_func[0] & (G1L4);


--B1L56 is alu:inst|add~4510 at LC_X12_Y9_N0
--operation mode is arithmetic

B1L56_cout_0 = B1L07 & !B1L17;
B1L56 = CARRY(B1L56_cout_0);

--B1L66 is alu:inst|add~4510COUT1_4556 at LC_X12_Y9_N0
--operation mode is arithmetic

B1L66_cout_1 = B1L07 & !B1L17;
B1L66 = CARRY(B1L66_cout_1);


--H1L15 is controller:inst11|Mux~4894 at LC_X10_Y4_N2
--operation mode is normal

H1L15 = J1_output[2] & !K1_q[6] & (C1_flag_c # !K1_q[4]) # !J1_output[2] & (K1_q[6] & !K1_q[4]);


--H1L25 is controller:inst11|Mux~4895 at LC_X10_Y4_N3
--operation mode is normal

H1L25 = J1L2 & H1L55 # !J1L2 & (H1L23 & H1L15);


--H1_alu_out_sel[1] is controller:inst11|alu_out_sel[1] at LC_X10_Y7_N5
--operation mode is normal

H1_alu_out_sel[1] = H1L43 & (H1L25) # !H1L43 & H1_alu_out_sel[1];


--H1L35 is controller:inst11|Mux~4896 at LC_X9_Y5_N3
--operation mode is normal

H1L35 = H1L93 # J1_output[2] & !K1_q[7];


--H1_alu_out_sel[0] is controller:inst11|alu_out_sel[0] at LC_X9_Y5_N7
--operation mode is normal

H1_alu_out_sel[0] = H1L43 & (!J1L2 & H1L35) # !H1L43 & H1_alu_out_sel[0];


--D1L71 is dram:inst2|Decoder~241 at LC_X8_Y10_N6
--operation mode is normal

D1L71 = N1_q[0] & !N1_q[2] & N1_q[1] & !N1_q[3];


--D1L319 is dram:inst2|process0~3938 at LC_X10_Y10_N3
--operation mode is normal

D1L319 = !H1_wr & N1_q[4] & D1L71;


--D1L419 is dram:inst2|process0~3939 at LC_X8_Y10_N7
--operation mode is normal

D1L419 = N1_q[4] & !H1_wr & D1L71 # !reset;


--D1_mem[19][7] is dram:inst2|mem[19][7] at LC_X15_Y18_N6
--operation mode is normal

D1_mem[19][7] = GLOBAL(D1L419) & D1L319 & D1_data[7]$latch # !GLOBAL(D1L419) & (D1_mem[19][7]);


--D1L81 is dram:inst2|Decoder~242 at LC_X8_Y10_N3
--operation mode is normal

D1L81 = N1_q[0] & N1_q[2] & !N1_q[1] & !N1_q[3];


--D1L519 is dram:inst2|process0~3940 at LC_X8_Y10_N4
--operation mode is normal

D1L519 = N1_q[4] & (!H1_wr & D1L81);


--D1L619 is dram:inst2|process0~3941 at LC_X8_Y10_N9
--operation mode is normal

D1L619 = N1_q[4] & !H1_wr & D1L81 # !reset;


--D1_mem[21][7] is dram:inst2|mem[21][7] at LC_X15_Y9_N7
--operation mode is normal

D1_mem[21][7] = GLOBAL(D1L619) & (D1L519 & D1_data[7]$latch) # !GLOBAL(D1L619) & D1_mem[21][7];


--D1L91 is dram:inst2|Decoder~243 at LC_X21_Y10_N8
--operation mode is normal

D1L91 = !N1_q[1] & !N1_q[2] & N1_q[0] & !N1_q[3];


--D1L719 is dram:inst2|process0~3942 at LC_X21_Y10_N3
--operation mode is normal

D1L719 = N1_q[4] & (D1L91 & !H1_wr);


--D1L819 is dram:inst2|process0~3943 at LC_X21_Y10_N4
--operation mode is normal

D1L819 = N1_q[4] & D1L91 & !H1_wr # !reset;


--D1_mem[17][7] is dram:inst2|mem[17][7] at LC_X15_Y9_N3
--operation mode is normal

D1_mem[17][7] = GLOBAL(D1L819) & D1_data[7]$latch & (D1L719) # !GLOBAL(D1L819) & (D1_mem[17][7]);


--D1L02 is dram:inst2|Decoder~244 at LC_X16_Y10_N1
--operation mode is normal

D1L02 = N1_q[2] & !N1_q[3] & N1_q[0] & N1_q[1];


--D1L919 is dram:inst2|process0~3944 at LC_X16_Y10_N9
--operation mode is normal

D1L919 = N1_q[4] & (!H1_wr & D1L02);


--D1L029 is dram:inst2|process0~3945 at LC_X16_Y10_N4
--operation mode is normal

D1L029 = N1_q[4] & !H1_wr & D1L02 # !reset;


--D1_mem[23][7] is dram:inst2|mem[23][7] at LC_X14_Y13_N4
--operation mode is normal

D1_mem[23][7] = GLOBAL(D1L029) & D1L919 & (D1_data[7]$latch) # !GLOBAL(D1L029) & (D1_mem[23][7]);


--D1L12 is dram:inst2|Decoder~245 at LC_X20_Y10_N0
--operation mode is normal

D1L12 = N1_q[3] & N1_q[1] & N1_q[0] & !N1_q[2];


--D1L129 is dram:inst2|process0~3946 at LC_X14_Y9_N5
--operation mode is normal

D1L129 = !H1_wr & !N1_q[4] & D1L12;


--D1L229 is dram:inst2|process0~3947 at LC_X20_Y10_N2
--operation mode is normal

D1L229 = !H1_wr & !N1_q[4] & D1L12 # !reset;


--D1_mem[11][7] is dram:inst2|mem[11][7] at LC_X16_Y13_N7
--operation mode is normal

D1_mem[11][7] = GLOBAL(D1L229) & (D1L129 & D1_data[7]$latch) # !GLOBAL(D1L229) & D1_mem[11][7];


--D1L22 is dram:inst2|Decoder~246 at LC_X10_Y9_N1
--operation mode is normal

D1L22 = N1_q[2] & N1_q[3] & !N1_q[1] & N1_q[0];


--D1L329 is dram:inst2|process0~3948 at LC_X15_Y11_N0
--operation mode is normal

D1L329 = !H1_wr & !N1_q[4] & D1L22;


--D1L429 is dram:inst2|process0~3949 at LC_X11_Y11_N7
--operation mode is normal

D1L429 = !N1_q[4] & !H1_wr & D1L22 # !reset;


--D1_mem[13][7] is dram:inst2|mem[13][7] at LC_X16_Y13_N9
--operation mode is normal

D1_mem[13][7] = GLOBAL(D1L429) & D1_data[7]$latch & D1L329 # !GLOBAL(D1L429) & (D1_mem[13][7]);


--D1L32 is dram:inst2|Decoder~247 at LC_X10_Y9_N6
--operation mode is normal

D1L32 = !N1_q[2] & N1_q[3] & !N1_q[1] & N1_q[0];


--D1L529 is dram:inst2|process0~3950 at LC_X10_Y9_N7
--operation mode is normal

D1L529 = D1L32 & !N1_q[4] & !H1_wr;


--D1L629 is dram:inst2|process0~3951 at LC_X10_Y9_N2
--operation mode is normal

D1L629 = D1L32 & !N1_q[4] & !H1_wr # !reset;


--D1_mem[9][7] is dram:inst2|mem[9][7] at LC_X16_Y13_N8
--operation mode is normal

D1_mem[9][7] = D1L629 & D1L529 & (D1_data[7]$latch) # !D1L629 & (D1_mem[9][7]);


--D1L42 is dram:inst2|Decoder~248 at LC_X14_Y12_N1
--operation mode is normal

D1L42 = N1_q[3] & N1_q[2] & N1_q[0] & N1_q[1];


--D1L729 is dram:inst2|process0~3952 at LC_X14_Y12_N9
--operation mode is normal

D1L729 = !H1_wr & !N1_q[4] & D1L42;


--D1L829 is dram:inst2|process0~3953 at LC_X14_Y12_N0
--operation mode is normal

D1L829 = !N1_q[4] & !H1_wr & D1L42 # !reset;


--D1_mem[15][7] is dram:inst2|mem[15][7] at LC_X16_Y13_N2
--operation mode is normal

D1_mem[15][7] = D1L829 & D1_data[7]$latch & D1L729 # !D1L829 & (D1_mem[15][7]);


--D1L929 is dram:inst2|process0~3954 at LC_X14_Y9_N4
--operation mode is normal

D1L929 = !N1_q[4] & !H1_wr & D1L71;


--D1L039 is dram:inst2|process0~3955 at LC_X8_Y10_N8
--operation mode is normal

D1L039 = !N1_q[4] & !H1_wr & D1L71 # !reset;


--D1_mem[3][7] is dram:inst2|mem[3][7] at LC_X16_Y18_N0
--operation mode is normal

D1_mem[3][7] = D1L039 & D1_data[7]$latch & (D1L929) # !D1L039 & (D1_mem[3][7]);


--D1L139 is dram:inst2|process0~3956 at LC_X8_Y10_N2
--operation mode is normal

D1L139 = !N1_q[4] & (!H1_wr & D1L81);


--D1L239 is dram:inst2|process0~3957 at LC_X16_Y12_N5
--operation mode is normal

D1L239 = !H1_wr & D1L81 & !N1_q[4] # !reset;


--D1_mem[5][7] is dram:inst2|mem[5][7] at LC_X16_Y12_N9
--operation mode is normal

D1_mem[5][7] = D1L239 & D1L139 & (D1_data[7]$latch) # !D1L239 & (D1_mem[5][7]);


--D1L339 is dram:inst2|process0~3958 at LC_X21_Y10_N9
--operation mode is normal

D1L339 = !N1_q[4] & (!H1_wr & D1L91);


--D1L439 is dram:inst2|process0~3959 at LC_X21_Y10_N5
--operation mode is normal

D1L439 = !N1_q[4] & D1L91 & !H1_wr # !reset;


--D1_mem[1][7] is dram:inst2|mem[1][7] at LC_X16_Y12_N2
--operation mode is normal

D1_mem[1][7] = D1L439 & (D1_data[7]$latch & D1L339) # !D1L439 & D1_mem[1][7];


--D1L539 is dram:inst2|process0~3960 at LC_X16_Y10_N0
--operation mode is normal

D1L539 = !N1_q[4] & (!H1_wr & D1L02);


--D1L639 is dram:inst2|process0~3961 at LC_X16_Y10_N7
--operation mode is normal

D1L639 = !N1_q[4] & !H1_wr & D1L02 # !reset;


--D1_mem[7][7] is dram:inst2|mem[7][7] at LC_X16_Y13_N6
--operation mode is normal

D1_mem[7][7] = D1L639 & (D1L539 & D1_data[7]$latch) # !D1L639 & D1_mem[7][7];


--D1L739 is dram:inst2|process0~3962 at LC_X20_Y10_N9
--operation mode is normal

D1L739 = !H1_wr & N1_q[4] & D1L12;


--D1L839 is dram:inst2|process0~3963 at LC_X20_Y10_N1
--operation mode is normal

D1L839 = !H1_wr & N1_q[4] & D1L12 # !reset;


--D1_mem[27][7] is dram:inst2|mem[27][7] at LC_X14_Y13_N0
--operation mode is normal

D1_mem[27][7] = D1L839 & D1L739 & (D1_data[7]$latch) # !D1L839 & (D1_mem[27][7]);


--D1L939 is dram:inst2|process0~3964 at LC_X13_Y12_N7
--operation mode is normal

D1L939 = N1_q[4] & !H1_wr & D1L22;


--D1L049 is dram:inst2|process0~3965 at LC_X15_Y12_N9
--operation mode is normal

D1L049 = !H1_wr & N1_q[4] & D1L22 # !reset;


--D1_mem[29][7] is dram:inst2|mem[29][7] at LC_X15_Y15_N3
--operation mode is normal

D1_mem[29][7] = D1L049 & D1L939 & D1_data[7]$latch # !D1L049 & (D1_mem[29][7]);


--D1L149 is dram:inst2|process0~3966 at LC_X15_Y12_N7
--operation mode is normal

D1L149 = !H1_wr & (N1_q[4] & D1L32);


--D1L249 is dram:inst2|process0~3967 at LC_X15_Y12_N5
--operation mode is normal

D1L249 = !H1_wr & N1_q[4] & D1L32 # !reset;


--D1_mem[25][7] is dram:inst2|mem[25][7] at LC_X15_Y12_N6
--operation mode is normal

D1_mem[25][7] = D1L249 & (D1L149 & D1_data[7]$latch) # !D1L249 & D1_mem[25][7];


--D1L349 is dram:inst2|process0~3968 at LC_X14_Y12_N4
--operation mode is normal

D1L349 = !H1_wr & N1_q[4] & D1L42;


--D1L449 is dram:inst2|process0~3969 at LC_X14_Y12_N7
--operation mode is normal

D1L449 = N1_q[4] & !H1_wr & D1L42 # !reset;


--D1_mem[31][7] is dram:inst2|mem[31][7] at LC_X14_Y13_N3
--operation mode is normal

D1_mem[31][7] = D1L449 & D1L349 & D1_data[7]$latch # !D1L449 & (D1_mem[31][7]);


--D1L52 is dram:inst2|Decoder~249 at LC_X12_Y13_N1
--operation mode is normal

D1L52 = !N1_q[3] & N1_q[2] & !N1_q[0] & N1_q[1];


--D1L549 is dram:inst2|process0~3970 at LC_X12_Y13_N2
--operation mode is normal

D1L549 = !N1_q[4] & !H1_wr & (D1L52);


--D1L649 is dram:inst2|process0~3971 at LC_X12_Y13_N7
--operation mode is normal

D1L649 = !N1_q[4] & !H1_wr & D1L52 # !reset;


--D1_mem[6][7] is dram:inst2|mem[6][7] at LC_X11_Y18_N6
--operation mode is normal

D1_mem[6][7] = D1L649 & (D1_data[7]$latch & D1L549) # !D1L649 & D1_mem[6][7];


--D1L62 is dram:inst2|Decoder~250 at LC_X10_Y11_N6
--operation mode is normal

D1L62 = N1_q[3] & !N1_q[0] & N1_q[1] & !N1_q[2];


--D1L749 is dram:inst2|process0~3972 at LC_X10_Y11_N8
--operation mode is normal

D1L749 = !N1_q[4] & (!H1_wr & D1L62);


--D1L849 is dram:inst2|process0~3973 at LC_X10_Y11_N7
--operation mode is normal

D1L849 = !N1_q[4] & !H1_wr & D1L62 # !reset;


--D1_mem[10][7] is dram:inst2|mem[10][7] at LC_X11_Y18_N0
--operation mode is normal

D1_mem[10][7] = D1L849 & (D1_data[7]$latch # !D1L749) # !D1L849 & (D1_mem[10][7]);


--D1L72 is dram:inst2|Decoder~251 at LC_X13_Y15_N6
--operation mode is normal

D1L72 = !N1_q[2] & N1_q[1] & !N1_q[0] & !N1_q[3];


--D1L949 is dram:inst2|process0~3974 at LC_X13_Y15_N9
--operation mode is normal

D1L949 = !H1_wr & !N1_q[4] & D1L72;


--D1L059 is dram:inst2|process0~3975 at LC_X13_Y15_N7
--operation mode is normal

D1L059 = !N1_q[4] & !H1_wr & D1L72 # !reset;


--D1_mem[2][7] is dram:inst2|mem[2][7] at LC_X11_Y18_N8
--operation mode is normal

D1_mem[2][7] = D1L059 & (D1_data[7]$latch # !D1L949) # !D1L059 & (D1_mem[2][7]);


--D1L82 is dram:inst2|Decoder~252 at LC_X11_Y14_N8
--operation mode is normal

D1L82 = N1_q[2] & N1_q[3] & N1_q[1] & !N1_q[0];


--D1L159 is dram:inst2|process0~3976 at LC_X11_Y14_N7
--operation mode is normal

D1L159 = !N1_q[4] & D1L82 & !H1_wr;


--D1L259 is dram:inst2|process0~3977 at LC_X11_Y14_N2
--operation mode is normal

D1L259 = !H1_wr & D1L82 & !N1_q[4] # !reset;


--D1_mem[14][7] is dram:inst2|mem[14][7] at LC_X11_Y18_N1
--operation mode is normal

D1_mem[14][7] = D1L259 & (D1_data[7]$latch & D1L159) # !D1L259 & D1_mem[14][7];


--D1L92 is dram:inst2|Decoder~253 at LC_X11_Y12_N5
--operation mode is normal

D1L92 = !N1_q[3] & N1_q[2] & !N1_q[0] & !N1_q[1];


--D1L359 is dram:inst2|process0~3978 at LC_X11_Y12_N2
--operation mode is normal

D1L359 = !H1_wr & (N1_q[4] & D1L92);


--D1L459 is dram:inst2|process0~3979 at LC_X11_Y12_N8
--operation mode is normal

D1L459 = !H1_wr & N1_q[4] & D1L92 # !reset;


--D1_mem[20][7] is dram:inst2|mem[20][7] at LC_X9_Y14_N6
--operation mode is normal

D1_mem[20][7] = D1L459 & D1L359 & D1_data[7]$latch # !D1L459 & (D1_mem[20][7]);


--D1L03 is dram:inst2|Decoder~254 at LC_X11_Y13_N1
--operation mode is normal

D1L03 = N1_q[3] & !N1_q[2] & !N1_q[0] & !N1_q[1];


--D1L559 is dram:inst2|process0~3980 at LC_X11_Y13_N3
--operation mode is normal

D1L559 = N1_q[4] & (!H1_wr & D1L03);


--D1L659 is dram:inst2|process0~3981 at LC_X11_Y13_N7
--operation mode is normal

D1L659 = N1_q[4] & !H1_wr & D1L03 # !reset;


--D1_mem[24][7] is dram:inst2|mem[24][7] at LC_X9_Y14_N2
--operation mode is normal

D1_mem[24][7] = D1L659 & D1_data[7]$latch & D1L559 # !D1L659 & (D1_mem[24][7]);


--D1L13 is dram:inst2|Decoder~255 at LC_X12_Y15_N1
--operation mode is normal

D1L13 = !N1_q[2] & !N1_q[1] & !N1_q[0] & !N1_q[3];


--D1L759 is dram:inst2|process0~3982 at LC_X12_Y15_N7
--operation mode is normal

D1L759 = !H1_wr & N1_q[4] & D1L13;


--D1L859 is dram:inst2|process0~3983 at LC_X12_Y15_N8
--operation mode is normal

D1L859 = D1L13 & !H1_wr & N1_q[4] # !reset;


--D1_mem[16][7] is dram:inst2|mem[16][7] at LC_X9_Y14_N0
--operation mode is normal

D1_mem[16][7] = D1L859 & D1_data[7]$latch & D1L759 # !D1L859 & (D1_mem[16][7]);


--D1L23 is dram:inst2|Decoder~256 at LC_X9_Y12_N9
--operation mode is normal

D1L23 = N1_q[3] & !N1_q[1] & N1_q[2] & !N1_q[0];


--D1L959 is dram:inst2|process0~3984 at LC_X10_Y12_N7
--operation mode is normal

D1L959 = !H1_wr & (N1_q[4] & D1L23);


--D1L069 is dram:inst2|process0~3985 at LC_X9_Y12_N7
--operation mode is normal

D1L069 = !H1_wr & N1_q[4] & D1L23 # !reset;


--D1_mem[28][7] is dram:inst2|mem[28][7] at LC_X9_Y14_N8
--operation mode is normal

D1_mem[28][7] = D1L069 & D1_data[7]$latch & (D1L959) # !D1L069 & (D1_mem[28][7]);


--D1L169 is dram:inst2|process0~3986 at LC_X11_Y12_N7
--operation mode is normal

D1L169 = !H1_wr & (!N1_q[4] & D1L92);


--D1L269 is dram:inst2|process0~3987 at LC_X11_Y12_N6
--operation mode is normal

D1L269 = !H1_wr & !N1_q[4] & D1L92 # !reset;


--D1_mem[4][7] is dram:inst2|mem[4][7] at LC_X13_Y18_N5
--operation mode is normal

D1_mem[4][7] = D1L269 & D1_data[7]$latch & (D1L169) # !D1L269 & (D1_mem[4][7]);


--D1L369 is dram:inst2|process0~3988 at LC_X11_Y13_N2
--operation mode is normal

D1L369 = !N1_q[4] & (!H1_wr & D1L03);


--D1L469 is dram:inst2|process0~3989 at LC_X11_Y13_N6
--operation mode is normal

D1L469 = !N1_q[4] & !H1_wr & D1L03 # !reset;


--D1_mem[8][7] is dram:inst2|mem[8][7] at LC_X13_Y18_N2
--operation mode is normal

D1_mem[8][7] = D1L469 & (D1_data[7]$latch # !D1L369) # !D1L469 & D1_mem[8][7];


--D1L569 is dram:inst2|process0~3990 at LC_X12_Y15_N0
--operation mode is normal

D1L569 = !H1_wr & !N1_q[4] & D1L13;


--D1L669 is dram:inst2|process0~3991 at LC_X12_Y15_N9
--operation mode is normal

D1L669 = D1L13 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[0][7] is dram:inst2|mem[0][7] at LC_X13_Y18_N7
--operation mode is normal

D1_mem[0][7] = D1L669 & (D1_data[7]$latch # !D1L569) # !D1L669 & (D1_mem[0][7]);


--D1L769 is dram:inst2|process0~3992 at LC_X9_Y12_N2
--operation mode is normal

D1L769 = !H1_wr & (D1L23 & !N1_q[4]);


--D1L869 is dram:inst2|process0~3993 at LC_X9_Y12_N8
--operation mode is normal

D1L869 = !H1_wr & !N1_q[4] & D1L23 # !reset;


--D1_mem[12][7] is dram:inst2|mem[12][7] at LC_X13_Y18_N1
--operation mode is normal

D1_mem[12][7] = D1L869 & D1_data[7]$latch & D1L769 # !D1L869 & (D1_mem[12][7]);


--D1L969 is dram:inst2|process0~3994 at LC_X8_Y12_N0
--operation mode is normal

D1L969 = D1L62 & (N1_q[4] & !H1_wr);


--D1L079 is dram:inst2|process0~3995 at LC_X8_Y12_N9
--operation mode is normal

D1L079 = !H1_wr & N1_q[4] & D1L62 # !reset;


--D1_mem[26][7] is dram:inst2|mem[26][7] at LC_X9_Y13_N5
--operation mode is normal

D1_mem[26][7] = D1L079 & D1_data[7]$latch & (D1L969) # !D1L079 & (D1_mem[26][7]);


--D1L179 is dram:inst2|process0~3996 at LC_X12_Y13_N9
--operation mode is normal

D1L179 = N1_q[4] & !H1_wr & (D1L52);


--D1L279 is dram:inst2|process0~3997 at LC_X12_Y13_N8
--operation mode is normal

D1L279 = N1_q[4] & !H1_wr & D1L52 # !reset;


--D1_mem[22][7] is dram:inst2|mem[22][7] at LC_X9_Y13_N0
--operation mode is normal

D1_mem[22][7] = D1L279 & D1_data[7]$latch & (D1L179) # !D1L279 & (D1_mem[22][7]);


--D1L379 is dram:inst2|process0~3998 at LC_X13_Y15_N0
--operation mode is normal

D1L379 = !H1_wr & N1_q[4] & D1L72;


--D1L479 is dram:inst2|process0~3999 at LC_X11_Y11_N4
--operation mode is normal

D1L479 = N1_q[4] & D1L72 & !H1_wr # !reset;


--D1_mem[18][7] is dram:inst2|mem[18][7] at LC_X9_Y13_N6
--operation mode is normal

D1_mem[18][7] = D1L479 & D1_data[7]$latch & D1L379 # !D1L479 & (D1_mem[18][7]);


--D1L579 is dram:inst2|process0~4000 at LC_X11_Y14_N9
--operation mode is normal

D1L579 = N1_q[4] & (!H1_wr & D1L82);


--D1L679 is dram:inst2|process0~4001 at LC_X11_Y14_N6
--operation mode is normal

D1L679 = !H1_wr & D1L82 & N1_q[4] # !reset;


--D1_mem[30][7] is dram:inst2|mem[30][7] at LC_X9_Y13_N8
--operation mode is normal

D1_mem[30][7] = D1L679 & D1L579 & (D1_data[7]$latch) # !D1L679 & (D1_mem[30][7]);


--D1_mem[25][6] is dram:inst2|mem[25][6] at LC_X15_Y9_N2
--operation mode is normal

D1_mem[25][6] = D1L249 & (D1_data[6]$latch & D1L149) # !D1L249 & D1_mem[25][6];


--D1_mem[19][6] is dram:inst2|mem[19][6] at LC_X15_Y9_N0
--operation mode is normal

D1_mem[19][6] = GLOBAL(D1L419) & D1L319 & D1_data[6]$latch # !GLOBAL(D1L419) & (D1_mem[19][6]);


--D1_mem[17][6] is dram:inst2|mem[17][6] at LC_X15_Y9_N9
--operation mode is normal

D1_mem[17][6] = GLOBAL(D1L819) & (D1_data[6]$latch & D1L719) # !GLOBAL(D1L819) & D1_mem[17][6];


--D1_mem[27][6] is dram:inst2|mem[27][6] at LC_X15_Y9_N8
--operation mode is normal

D1_mem[27][6] = D1L839 & D1L739 & D1_data[6]$latch # !D1L839 & (D1_mem[27][6]);


--D1_mem[13][6] is dram:inst2|mem[13][6] at LC_X15_Y11_N1
--operation mode is normal

D1_mem[13][6] = GLOBAL(D1L429) & (D1L329 & D1_data[6]$latch) # !GLOBAL(D1L429) & D1_mem[13][6];


--D1_mem[7][6] is dram:inst2|mem[7][6] at LC_X16_Y10_N2
--operation mode is normal

D1_mem[7][6] = D1L639 & (D1_data[6]$latch # !D1L539) # !D1L639 & D1_mem[7][6];


--D1_mem[5][6] is dram:inst2|mem[5][6] at LC_X15_Y11_N8
--operation mode is normal

D1_mem[5][6] = D1L239 & D1L139 & D1_data[6]$latch # !D1L239 & (D1_mem[5][6]);


--D1_mem[15][6] is dram:inst2|mem[15][6] at LC_X15_Y11_N6
--operation mode is normal

D1_mem[15][6] = D1L829 & D1L729 & D1_data[6]$latch # !D1L829 & (D1_mem[15][6]);


--D1_mem[9][6] is dram:inst2|mem[9][6] at LC_X16_Y9_N9
--operation mode is normal

D1_mem[9][6] = D1L629 & (D1_data[6]$latch # !D1L529) # !D1L629 & (D1_mem[9][6]);


--D1_mem[3][6] is dram:inst2|mem[3][6] at LC_X16_Y9_N2
--operation mode is normal

D1_mem[3][6] = D1L039 & D1L929 & D1_data[6]$latch # !D1L039 & (D1_mem[3][6]);


--D1_mem[1][6] is dram:inst2|mem[1][6] at LC_X16_Y9_N6
--operation mode is normal

D1_mem[1][6] = D1L439 & D1_data[6]$latch & D1L339 # !D1L439 & (D1_mem[1][6]);


--D1_mem[11][6] is dram:inst2|mem[11][6] at LC_X16_Y9_N1
--operation mode is normal

D1_mem[11][6] = GLOBAL(D1L229) & (D1_data[6]$latch # !D1L129) # !GLOBAL(D1L229) & D1_mem[11][6];


--D1_mem[29][6] is dram:inst2|mem[29][6] at LC_X13_Y12_N1
--operation mode is normal

D1_mem[29][6] = D1L049 & D1_data[6]$latch & D1L939 # !D1L049 & (D1_mem[29][6]);


--D1_mem[23][6] is dram:inst2|mem[23][6] at LC_X16_Y16_N5
--operation mode is normal

D1_mem[23][6] = GLOBAL(D1L029) & D1_data[6]$latch & (D1L919) # !GLOBAL(D1L029) & (D1_mem[23][6]);


--D1_mem[21][6] is dram:inst2|mem[21][6] at LC_X16_Y16_N7
--operation mode is normal

D1_mem[21][6] = GLOBAL(D1L619) & (D1L519 & D1_data[6]$latch) # !GLOBAL(D1L619) & D1_mem[21][6];


--D1_mem[31][6] is dram:inst2|mem[31][6] at LC_X13_Y12_N2
--operation mode is normal

D1_mem[31][6] = D1L449 & (D1_data[6]$latch & D1L349) # !D1L449 & D1_mem[31][6];


--D1_mem[18][6] is dram:inst2|mem[18][6] at LC_X9_Y13_N1
--operation mode is normal

D1_mem[18][6] = D1L479 & D1_data[6]$latch & D1L379 # !D1L479 & (D1_mem[18][6]);


--D1_mem[20][6] is dram:inst2|mem[20][6] at LC_X9_Y14_N1
--operation mode is normal

D1_mem[20][6] = D1L459 & D1L359 & D1_data[6]$latch # !D1L459 & (D1_mem[20][6]);


--D1_mem[16][6] is dram:inst2|mem[16][6] at LC_X9_Y14_N3
--operation mode is normal

D1_mem[16][6] = D1L859 & D1L759 & D1_data[6]$latch # !D1L859 & (D1_mem[16][6]);


--D1_mem[22][6] is dram:inst2|mem[22][6] at LC_X9_Y13_N3
--operation mode is normal

D1_mem[22][6] = D1L279 & D1L179 & D1_data[6]$latch # !D1L279 & (D1_mem[22][6]);


--D1_mem[10][6] is dram:inst2|mem[10][6] at LC_X12_Y18_N7
--operation mode is normal

D1_mem[10][6] = D1L849 & (D1L749 & D1_data[6]$latch) # !D1L849 & D1_mem[10][6];


--D1_mem[12][6] is dram:inst2|mem[12][6] at LC_X13_Y18_N6
--operation mode is normal

D1_mem[12][6] = D1L869 & D1_data[6]$latch & D1L769 # !D1L869 & (D1_mem[12][6]);


--D1_mem[8][6] is dram:inst2|mem[8][6] at LC_X13_Y18_N3
--operation mode is normal

D1_mem[8][6] = D1L469 & D1_data[6]$latch & (D1L369) # !D1L469 & (D1_mem[8][6]);


--D1_mem[14][6] is dram:inst2|mem[14][6] at LC_X12_Y18_N5
--operation mode is normal

D1_mem[14][6] = D1L259 & D1_data[6]$latch & D1L159 # !D1L259 & (D1_mem[14][6]);


--D1_mem[2][6] is dram:inst2|mem[2][6] at LC_X11_Y18_N4
--operation mode is normal

D1_mem[2][6] = D1L059 & (D1_data[6]$latch # !D1L949) # !D1L059 & (D1_mem[2][6]);


--D1_mem[4][6] is dram:inst2|mem[4][6] at LC_X9_Y18_N5
--operation mode is normal

D1_mem[4][6] = D1L269 & D1L169 & D1_data[6]$latch # !D1L269 & (D1_mem[4][6]);


--D1_mem[0][6] is dram:inst2|mem[0][6] at LC_X9_Y18_N1
--operation mode is normal

D1_mem[0][6] = D1L669 & (D1_data[6]$latch # !D1L569) # !D1L669 & (D1_mem[0][6]);


--D1_mem[6][6] is dram:inst2|mem[6][6] at LC_X9_Y17_N0
--operation mode is normal

D1_mem[6][6] = D1L649 & (D1_data[6]$latch # !D1L549) # !D1L649 & D1_mem[6][6];


--D1_mem[26][6] is dram:inst2|mem[26][6] at LC_X8_Y12_N1
--operation mode is normal

D1_mem[26][6] = D1L079 & D1L969 & D1_data[6]$latch # !D1L079 & (D1_mem[26][6]);


--D1_mem[28][6] is dram:inst2|mem[28][6] at LC_X8_Y12_N6
--operation mode is normal

D1_mem[28][6] = D1L069 & D1L959 & D1_data[6]$latch # !D1L069 & (D1_mem[28][6]);


--D1_mem[24][6] is dram:inst2|mem[24][6] at LC_X8_Y12_N5
--operation mode is normal

D1_mem[24][6] = D1L659 & D1L559 & D1_data[6]$latch # !D1L659 & (D1_mem[24][6]);


--D1_mem[30][6] is dram:inst2|mem[30][6] at LC_X8_Y12_N8
--operation mode is normal

D1_mem[30][6] = D1L679 & D1_data[6]$latch & (D1L579) # !D1L679 & (D1_mem[30][6]);


--D1_mem[19][5] is dram:inst2|mem[19][5] at LC_X10_Y10_N2
--operation mode is normal

D1_mem[19][5] = GLOBAL(D1L419) & (D1_data[5]$latch & D1L319) # !GLOBAL(D1L419) & D1_mem[19][5];


--D1_mem[21][5] is dram:inst2|mem[21][5] at LC_X8_Y10_N5
--operation mode is normal

D1_mem[21][5] = GLOBAL(D1L619) & D1_data[5]$latch & (D1L519) # !GLOBAL(D1L619) & (D1_mem[21][5]);


--D1_mem[17][5] is dram:inst2|mem[17][5] at LC_X15_Y9_N6
--operation mode is normal

D1_mem[17][5] = GLOBAL(D1L819) & (D1_data[5]$latch & D1L719) # !GLOBAL(D1L819) & D1_mem[17][5];


--D1_mem[23][5] is dram:inst2|mem[23][5] at LC_X10_Y10_N9
--operation mode is normal

D1_mem[23][5] = GLOBAL(D1L029) & D1L919 & D1_data[5]$latch # !GLOBAL(D1L029) & (D1_mem[23][5]);


--D1_mem[11][5] is dram:inst2|mem[11][5] at LC_X15_Y11_N7
--operation mode is normal

D1_mem[11][5] = GLOBAL(D1L229) & (D1_data[5]$latch # !D1L129) # !GLOBAL(D1L229) & D1_mem[11][5];


--D1_mem[13][5] is dram:inst2|mem[13][5] at LC_X15_Y11_N5
--operation mode is normal

D1_mem[13][5] = GLOBAL(D1L429) & D1_data[5]$latch & D1L329 # !GLOBAL(D1L429) & (D1_mem[13][5]);


--D1_mem[9][5] is dram:inst2|mem[9][5] at LC_X16_Y9_N5
--operation mode is normal

D1_mem[9][5] = D1L629 & (D1_data[5]$latch # !D1L529) # !D1L629 & (D1_mem[9][5]);


--D1_mem[15][5] is dram:inst2|mem[15][5] at LC_X15_Y11_N3
--operation mode is normal

D1_mem[15][5] = D1L829 & D1L729 & (D1_data[5]$latch) # !D1L829 & (D1_mem[15][5]);


--D1_mem[3][5] is dram:inst2|mem[3][5] at LC_X16_Y12_N4
--operation mode is normal

D1_mem[3][5] = D1L039 & D1L929 & (D1_data[5]$latch) # !D1L039 & (D1_mem[3][5]);


--D1_mem[5][5] is dram:inst2|mem[5][5] at LC_X16_Y12_N1
--operation mode is normal

D1_mem[5][5] = D1L239 & (D1_data[5]$latch # !D1L139) # !D1L239 & D1_mem[5][5];


--D1_mem[1][5] is dram:inst2|mem[1][5] at LC_X16_Y12_N7
--operation mode is normal

D1_mem[1][5] = D1L439 & (D1L339 & D1_data[5]$latch) # !D1L439 & D1_mem[1][5];


--D1_mem[7][5] is dram:inst2|mem[7][5] at LC_X16_Y10_N6
--operation mode is normal

D1_mem[7][5] = D1L639 & D1L539 & D1_data[5]$latch # !D1L639 & (D1_mem[7][5]);


--D1_mem[27][5] is dram:inst2|mem[27][5] at LC_X15_Y12_N1
--operation mode is normal

D1_mem[27][5] = D1L839 & (D1L739 & D1_data[5]$latch) # !D1L839 & D1_mem[27][5];


--D1_mem[29][5] is dram:inst2|mem[29][5] at LC_X15_Y12_N0
--operation mode is normal

D1_mem[29][5] = D1L049 & (D1L939 & D1_data[5]$latch) # !D1L049 & D1_mem[29][5];


--D1_mem[25][5] is dram:inst2|mem[25][5] at LC_X15_Y12_N2
--operation mode is normal

D1_mem[25][5] = D1L249 & (D1L149 & D1_data[5]$latch) # !D1L249 & D1_mem[25][5];


--D1_mem[31][5] is dram:inst2|mem[31][5] at LC_X15_Y12_N3
--operation mode is normal

D1_mem[31][5] = D1L449 & D1_data[5]$latch & D1L349 # !D1L449 & (D1_mem[31][5]);


--D1_mem[20][5] is dram:inst2|mem[20][5] at LC_X9_Y11_N9
--operation mode is normal

D1_mem[20][5] = D1L459 & D1L359 & (D1_data[5]$latch) # !D1L459 & (D1_mem[20][5]);


--D1_mem[24][5] is dram:inst2|mem[24][5] at LC_X11_Y13_N5
--operation mode is normal

D1_mem[24][5] = D1L659 & (D1_data[5]$latch & D1L559) # !D1L659 & D1_mem[24][5];


--D1_mem[16][5] is dram:inst2|mem[16][5] at LC_X9_Y11_N7
--operation mode is normal

D1_mem[16][5] = D1L859 & (D1L759 & D1_data[5]$latch) # !D1L859 & D1_mem[16][5];


--D1_mem[28][5] is dram:inst2|mem[28][5] at LC_X9_Y11_N8
--operation mode is normal

D1_mem[28][5] = D1L069 & (D1L959 & D1_data[5]$latch) # !D1L069 & D1_mem[28][5];


--D1_mem[6][5] is dram:inst2|mem[6][5] at LC_X10_Y15_N9
--operation mode is normal

D1_mem[6][5] = D1L649 & (D1_data[5]$latch & D1L549) # !D1L649 & D1_mem[6][5];


--D1_mem[10][5] is dram:inst2|mem[10][5] at LC_X10_Y15_N2
--operation mode is normal

D1_mem[10][5] = D1L849 & (D1_data[5]$latch # !D1L749) # !D1L849 & D1_mem[10][5];


--D1_mem[2][5] is dram:inst2|mem[2][5] at LC_X10_Y15_N8
--operation mode is normal

D1_mem[2][5] = D1L059 & (D1_data[5]$latch & D1L949) # !D1L059 & D1_mem[2][5];


--D1_mem[14][5] is dram:inst2|mem[14][5] at LC_X11_Y14_N5
--operation mode is normal

D1_mem[14][5] = D1L259 & (D1L159 & D1_data[5]$latch) # !D1L259 & D1_mem[14][5];


--D1_mem[4][5] is dram:inst2|mem[4][5] at LC_X9_Y18_N2
--operation mode is normal

D1_mem[4][5] = D1L269 & (D1_data[5]$latch # !D1L169) # !D1L269 & D1_mem[4][5];


--D1_mem[8][5] is dram:inst2|mem[8][5] at LC_X9_Y18_N7
--operation mode is normal

D1_mem[8][5] = D1L469 & (D1_data[5]$latch # !D1L369) # !D1L469 & (D1_mem[8][5]);


--D1_mem[0][5] is dram:inst2|mem[0][5] at LC_X9_Y18_N8
--operation mode is normal

D1_mem[0][5] = D1L669 & (D1_data[5]$latch & D1L569) # !D1L669 & D1_mem[0][5];


--D1_mem[12][5] is dram:inst2|mem[12][5] at LC_X9_Y18_N3
--operation mode is normal

D1_mem[12][5] = D1L869 & D1_data[5]$latch & (D1L769) # !D1L869 & (D1_mem[12][5]);


--D1_mem[22][5] is dram:inst2|mem[22][5] at LC_X9_Y16_N8
--operation mode is normal

D1_mem[22][5] = D1L279 & D1_data[5]$latch & (D1L179) # !D1L279 & (D1_mem[22][5]);


--D1_mem[26][5] is dram:inst2|mem[26][5] at LC_X9_Y16_N7
--operation mode is normal

D1_mem[26][5] = D1L079 & (D1L969 & D1_data[5]$latch) # !D1L079 & D1_mem[26][5];


--D1_mem[18][5] is dram:inst2|mem[18][5] at LC_X9_Y16_N1
--operation mode is normal

D1_mem[18][5] = D1L479 & (D1L379 & D1_data[5]$latch) # !D1L479 & D1_mem[18][5];


--D1_mem[30][5] is dram:inst2|mem[30][5] at LC_X9_Y16_N9
--operation mode is normal

D1_mem[30][5] = D1L679 & D1L579 & (D1_data[5]$latch) # !D1L679 & (D1_mem[30][5]);


--D1_mem[21][4] is dram:inst2|mem[21][4] at LC_X15_Y10_N1
--operation mode is normal

D1_mem[21][4] = GLOBAL(D1L619) & D1L519 & D1_data[4]$latch # !GLOBAL(D1L619) & (D1_mem[21][4]);


--D1_mem[13][4] is dram:inst2|mem[13][4] at LC_X15_Y10_N7
--operation mode is normal

D1_mem[13][4] = GLOBAL(D1L429) & (D1_data[4]$latch & D1L329) # !GLOBAL(D1L429) & D1_mem[13][4];


--D1_mem[5][4] is dram:inst2|mem[5][4] at LC_X15_Y10_N8
--operation mode is normal

D1_mem[5][4] = D1L239 & (D1_data[4]$latch # !D1L139) # !D1L239 & D1_mem[5][4];


--D1_mem[29][4] is dram:inst2|mem[29][4] at LC_X15_Y10_N9
--operation mode is normal

D1_mem[29][4] = D1L049 & D1L939 & (D1_data[4]$latch) # !D1L049 & (D1_mem[29][4]);


--D1_mem[19][4] is dram:inst2|mem[19][4] at LC_X20_Y11_N6
--operation mode is normal

D1_mem[19][4] = GLOBAL(D1L419) & (D1L319 & D1_data[4]$latch) # !GLOBAL(D1L419) & D1_mem[19][4];


--D1_mem[11][4] is dram:inst2|mem[11][4] at LC_X20_Y11_N1
--operation mode is normal

D1_mem[11][4] = GLOBAL(D1L229) & (D1_data[4]$latch # !D1L129) # !GLOBAL(D1L229) & (D1_mem[11][4]);


--D1_mem[3][4] is dram:inst2|mem[3][4] at LC_X20_Y11_N2
--operation mode is normal

D1_mem[3][4] = D1L039 & D1L929 & (D1_data[4]$latch) # !D1L039 & (D1_mem[3][4]);


--D1_mem[27][4] is dram:inst2|mem[27][4] at LC_X20_Y10_N5
--operation mode is normal

D1_mem[27][4] = D1L839 & (D1L739 & D1_data[4]$latch) # !D1L839 & D1_mem[27][4];


--D1_mem[17][4] is dram:inst2|mem[17][4] at LC_X20_Y11_N4
--operation mode is normal

D1_mem[17][4] = GLOBAL(D1L819) & D1_data[4]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][4]);


--D1_mem[9][4] is dram:inst2|mem[9][4] at LC_X16_Y17_N7
--operation mode is normal

D1_mem[9][4] = D1L629 & (D1L529 & D1_data[4]$latch) # !D1L629 & D1_mem[9][4];


--D1_mem[1][4] is dram:inst2|mem[1][4] at LC_X16_Y12_N3
--operation mode is normal

D1_mem[1][4] = D1L439 & (D1_data[4]$latch # !D1L339) # !D1L439 & (D1_mem[1][4]);


--D1_mem[25][4] is dram:inst2|mem[25][4] at LC_X20_Y11_N3
--operation mode is normal

D1_mem[25][4] = D1L249 & D1_data[4]$latch & D1L149 # !D1L249 & (D1_mem[25][4]);


--D1_mem[23][4] is dram:inst2|mem[23][4] at LC_X15_Y10_N2
--operation mode is normal

D1_mem[23][4] = GLOBAL(D1L029) & (D1L919 & D1_data[4]$latch) # !GLOBAL(D1L029) & D1_mem[23][4];


--D1_mem[15][4] is dram:inst2|mem[15][4] at LC_X14_Y12_N5
--operation mode is normal

D1_mem[15][4] = D1L829 & D1_data[4]$latch & D1L729 # !D1L829 & (D1_mem[15][4]);


--D1_mem[7][4] is dram:inst2|mem[7][4] at LC_X16_Y10_N5
--operation mode is normal

D1_mem[7][4] = D1L639 & (D1_data[4]$latch # !D1L539) # !D1L639 & (D1_mem[7][4]);


--D1_mem[31][4] is dram:inst2|mem[31][4] at LC_X15_Y10_N3
--operation mode is normal

D1_mem[31][4] = D1L449 & (D1L349 & D1_data[4]$latch) # !D1L449 & D1_mem[31][4];


--D1_mem[24][4] is dram:inst2|mem[24][4] at LC_X11_Y13_N0
--operation mode is normal

D1_mem[24][4] = D1L659 & D1L559 & D1_data[4]$latch # !D1L659 & (D1_mem[24][4]);


--D1_mem[18][4] is dram:inst2|mem[18][4] at LC_X8_Y13_N0
--operation mode is normal

D1_mem[18][4] = D1L479 & D1L379 & (D1_data[4]$latch) # !D1L479 & (D1_mem[18][4]);


--D1_mem[16][4] is dram:inst2|mem[16][4] at LC_X8_Y13_N6
--operation mode is normal

D1_mem[16][4] = D1L859 & (D1L759 & D1_data[4]$latch) # !D1L859 & D1_mem[16][4];


--D1_mem[26][4] is dram:inst2|mem[26][4] at LC_X8_Y13_N1
--operation mode is normal

D1_mem[26][4] = D1L079 & D1L969 & D1_data[4]$latch # !D1L079 & (D1_mem[26][4]);


--D1_mem[12][4] is dram:inst2|mem[12][4] at LC_X9_Y19_N6
--operation mode is normal

D1_mem[12][4] = D1L869 & D1L769 & D1_data[4]$latch # !D1L869 & (D1_mem[12][4]);


--D1_mem[6][4] is dram:inst2|mem[6][4] at LC_X9_Y19_N1
--operation mode is normal

D1_mem[6][4] = D1L649 & (D1_data[4]$latch & D1L549) # !D1L649 & D1_mem[6][4];


--D1_mem[4][4] is dram:inst2|mem[4][4] at LC_X9_Y19_N2
--operation mode is normal

D1_mem[4][4] = D1L269 & (D1_data[4]$latch # !D1L169) # !D1L269 & (D1_mem[4][4]);


--D1_mem[14][4] is dram:inst2|mem[14][4] at LC_X11_Y14_N1
--operation mode is normal

D1_mem[14][4] = D1L259 & D1_data[4]$latch & D1L159 # !D1L259 & (D1_mem[14][4]);


--D1_mem[8][4] is dram:inst2|mem[8][4] at LC_X9_Y19_N0
--operation mode is normal

D1_mem[8][4] = D1L469 & D1_data[4]$latch & D1L369 # !D1L469 & (D1_mem[8][4]);


--D1_mem[2][4] is dram:inst2|mem[2][4] at LC_X10_Y18_N0
--operation mode is normal

D1_mem[2][4] = D1L059 & (D1_data[4]$latch # !D1L949) # !D1L059 & (D1_mem[2][4]);


--D1_mem[0][4] is dram:inst2|mem[0][4] at LC_X9_Y18_N6
--operation mode is normal

D1_mem[0][4] = D1L669 & (D1_data[4]$latch # !D1L569) # !D1L669 & (D1_mem[0][4]);


--D1_mem[10][4] is dram:inst2|mem[10][4] at LC_X9_Y19_N8
--operation mode is normal

D1_mem[10][4] = D1L849 & D1L749 & D1_data[4]$latch # !D1L849 & (D1_mem[10][4]);


--D1_mem[28][4] is dram:inst2|mem[28][4] at LC_X8_Y13_N8
--operation mode is normal

D1_mem[28][4] = D1L069 & D1L959 & (D1_data[4]$latch) # !D1L069 & (D1_mem[28][4]);


--D1_mem[22][4] is dram:inst2|mem[22][4] at LC_X9_Y13_N9
--operation mode is normal

D1_mem[22][4] = D1L279 & (D1_data[4]$latch & D1L179) # !D1L279 & D1_mem[22][4];


--D1_mem[20][4] is dram:inst2|mem[20][4] at LC_X9_Y14_N9
--operation mode is normal

D1_mem[20][4] = D1L459 & D1L359 & (D1_data[4]$latch) # !D1L459 & (D1_mem[20][4]);


--D1_mem[30][4] is dram:inst2|mem[30][4] at LC_X8_Y13_N3
--operation mode is normal

D1_mem[30][4] = D1L679 & D1_data[4]$latch & D1L579 # !D1L679 & (D1_mem[30][4]);


--D1_mem[19][3] is dram:inst2|mem[19][3] at LC_X19_Y10_N6
--operation mode is normal

D1_mem[19][3] = GLOBAL(D1L419) & D1_data[3]$latch & D1L319 # !GLOBAL(D1L419) & (D1_mem[19][3]);


--D1_mem[11][3] is dram:inst2|mem[11][3] at LC_X19_Y10_N4
--operation mode is normal

D1_mem[11][3] = GLOBAL(D1L229) & D1L129 & (D1_data[3]$latch) # !GLOBAL(D1L229) & (D1_mem[11][3]);


--D1_mem[3][3] is dram:inst2|mem[3][3] at LC_X19_Y10_N1
--operation mode is normal

D1_mem[3][3] = D1L039 & D1_data[3]$latch & D1L929 # !D1L039 & (D1_mem[3][3]);


--D1_mem[27][3] is dram:inst2|mem[27][3] at LC_X20_Y10_N8
--operation mode is normal

D1_mem[27][3] = D1L839 & D1_data[3]$latch & (D1L739) # !D1L839 & (D1_mem[27][3]);


--D1_mem[21][3] is dram:inst2|mem[21][3] at LC_X19_Y9_N5
--operation mode is normal

D1_mem[21][3] = GLOBAL(D1L619) & D1_data[3]$latch & D1L519 # !GLOBAL(D1L619) & (D1_mem[21][3]);


--D1_mem[13][3] is dram:inst2|mem[13][3] at LC_X19_Y9_N0
--operation mode is normal

D1_mem[13][3] = GLOBAL(D1L429) & D1_data[3]$latch & D1L329 # !GLOBAL(D1L429) & (D1_mem[13][3]);


--D1_mem[5][3] is dram:inst2|mem[5][3] at LC_X19_Y9_N4
--operation mode is normal

D1_mem[5][3] = D1L239 & D1_data[3]$latch & (D1L139) # !D1L239 & (D1_mem[5][3]);


--D1_mem[29][3] is dram:inst2|mem[29][3] at LC_X19_Y9_N1
--operation mode is normal

D1_mem[29][3] = D1L049 & D1_data[3]$latch & D1L939 # !D1L049 & (D1_mem[29][3]);


--D1_mem[17][3] is dram:inst2|mem[17][3] at LC_X19_Y9_N6
--operation mode is normal

D1_mem[17][3] = GLOBAL(D1L819) & D1_data[3]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][3]);


--D1_mem[9][3] is dram:inst2|mem[9][3] at LC_X16_Y9_N8
--operation mode is normal

D1_mem[9][3] = D1L629 & D1_data[3]$latch & (D1L529) # !D1L629 & (D1_mem[9][3]);


--D1_mem[1][3] is dram:inst2|mem[1][3] at LC_X21_Y10_N6
--operation mode is normal

D1_mem[1][3] = D1L439 & (D1_data[3]$latch # !D1L339) # !D1L439 & (D1_mem[1][3]);


--D1_mem[25][3] is dram:inst2|mem[25][3] at LC_X19_Y9_N3
--operation mode is normal

D1_mem[25][3] = D1L249 & D1_data[3]$latch & D1L149 # !D1L249 & (D1_mem[25][3]);


--D1_mem[23][3] is dram:inst2|mem[23][3] at LC_X19_Y10_N2
--operation mode is normal

D1_mem[23][3] = GLOBAL(D1L029) & D1_data[3]$latch & D1L919 # !GLOBAL(D1L029) & (D1_mem[23][3]);


--D1_mem[15][3] is dram:inst2|mem[15][3] at LC_X14_Y12_N2
--operation mode is normal

D1_mem[15][3] = D1L829 & (D1_data[3]$latch & D1L729) # !D1L829 & D1_mem[15][3];


--D1_mem[7][3] is dram:inst2|mem[7][3] at LC_X16_Y10_N3
--operation mode is normal

D1_mem[7][3] = D1L639 & D1_data[3]$latch & D1L539 # !D1L639 & (D1_mem[7][3]);


--D1_mem[31][3] is dram:inst2|mem[31][3] at LC_X19_Y10_N3
--operation mode is normal

D1_mem[31][3] = D1L449 & D1_data[3]$latch & D1L349 # !D1L449 & (D1_mem[31][3]);


--D1_mem[20][3] is dram:inst2|mem[20][3] at LC_X11_Y12_N0
--operation mode is normal

D1_mem[20][3] = D1L459 & D1L359 & D1_data[3]$latch # !D1L459 & (D1_mem[20][3]);


--D1_mem[18][3] is dram:inst2|mem[18][3] at LC_X11_Y12_N1
--operation mode is normal

D1_mem[18][3] = D1L479 & D1_data[3]$latch & D1L379 # !D1L479 & (D1_mem[18][3]);


--D1_mem[16][3] is dram:inst2|mem[16][3] at LC_X11_Y12_N3
--operation mode is normal

D1_mem[16][3] = D1L859 & D1_data[3]$latch & D1L759 # !D1L859 & (D1_mem[16][3]);


--D1_mem[22][3] is dram:inst2|mem[22][3] at LC_X12_Y13_N6
--operation mode is normal

D1_mem[22][3] = D1L279 & D1L179 & D1_data[3]$latch # !D1L279 & (D1_mem[22][3]);


--D1_mem[10][3] is dram:inst2|mem[10][3] at LC_X11_Y14_N3
--operation mode is normal

D1_mem[10][3] = D1L849 & D1_data[3]$latch & D1L749 # !D1L849 & (D1_mem[10][3]);


--D1_mem[12][3] is dram:inst2|mem[12][3] at LC_X13_Y18_N9
--operation mode is normal

D1_mem[12][3] = D1L869 & (D1L769 & D1_data[3]$latch) # !D1L869 & D1_mem[12][3];


--D1_mem[8][3] is dram:inst2|mem[8][3] at LC_X11_Y13_N8
--operation mode is normal

D1_mem[8][3] = D1L469 & D1L369 & (D1_data[3]$latch) # !D1L469 & (D1_mem[8][3]);


--D1_mem[14][3] is dram:inst2|mem[14][3] at LC_X11_Y14_N0
--operation mode is normal

D1_mem[14][3] = D1L259 & D1L159 & (D1_data[3]$latch) # !D1L259 & (D1_mem[14][3]);


--D1_mem[4][3] is dram:inst2|mem[4][3] at LC_X10_Y15_N1
--operation mode is normal

D1_mem[4][3] = D1L269 & (D1L169 & D1_data[3]$latch) # !D1L269 & D1_mem[4][3];


--D1_mem[2][3] is dram:inst2|mem[2][3] at LC_X10_Y15_N6
--operation mode is normal

D1_mem[2][3] = D1L059 & (D1L949 & D1_data[3]$latch) # !D1L059 & D1_mem[2][3];


--D1_mem[0][3] is dram:inst2|mem[0][3] at LC_X12_Y15_N6
--operation mode is normal

D1_mem[0][3] = D1L669 & D1_data[3]$latch & D1L569 # !D1L669 & (D1_mem[0][3]);


--D1_mem[6][3] is dram:inst2|mem[6][3] at LC_X10_Y15_N3
--operation mode is normal

D1_mem[6][3] = D1L649 & D1L549 & (D1_data[3]$latch) # !D1L649 & (D1_mem[6][3]);


--D1_mem[28][3] is dram:inst2|mem[28][3] at LC_X10_Y12_N1
--operation mode is normal

D1_mem[28][3] = D1L069 & D1L959 & D1_data[3]$latch # !D1L069 & (D1_mem[28][3]);


--D1_mem[26][3] is dram:inst2|mem[26][3] at LC_X10_Y12_N5
--operation mode is normal

D1_mem[26][3] = D1L079 & D1L969 & D1_data[3]$latch # !D1L079 & (D1_mem[26][3]);


--D1_mem[24][3] is dram:inst2|mem[24][3] at LC_X10_Y12_N6
--operation mode is normal

D1_mem[24][3] = D1L659 & D1L559 & D1_data[3]$latch # !D1L659 & (D1_mem[24][3]);


--D1_mem[30][3] is dram:inst2|mem[30][3] at LC_X10_Y12_N4
--operation mode is normal

D1_mem[30][3] = D1L679 & D1_data[3]$latch & (D1L579) # !D1L679 & (D1_mem[30][3]);


--D1_mem[21][2] is dram:inst2|mem[21][2] at LC_X16_Y11_N1
--operation mode is normal

D1_mem[21][2] = GLOBAL(D1L619) & D1_data[2]$latch & D1L519 # !GLOBAL(D1L619) & (D1_mem[21][2]);


--D1_mem[13][2] is dram:inst2|mem[13][2] at LC_X16_Y11_N2
--operation mode is normal

D1_mem[13][2] = GLOBAL(D1L429) & (D1L329 & D1_data[2]$latch) # !GLOBAL(D1L429) & D1_mem[13][2];


--D1_mem[5][2] is dram:inst2|mem[5][2] at LC_X16_Y11_N6
--operation mode is normal

D1_mem[5][2] = D1L239 & (D1_data[2]$latch # !D1L139) # !D1L239 & D1_mem[5][2];


--D1_mem[29][2] is dram:inst2|mem[29][2] at LC_X16_Y11_N4
--operation mode is normal

D1_mem[29][2] = D1L049 & D1_data[2]$latch & (D1L939) # !D1L049 & (D1_mem[29][2]);


--D1_mem[19][2] is dram:inst2|mem[19][2] at LC_X20_Y12_N0
--operation mode is normal

D1_mem[19][2] = GLOBAL(D1L419) & D1L319 & D1_data[2]$latch # !GLOBAL(D1L419) & (D1_mem[19][2]);


--D1_mem[11][2] is dram:inst2|mem[11][2] at LC_X20_Y12_N9
--operation mode is normal

D1_mem[11][2] = GLOBAL(D1L229) & (D1_data[2]$latch # !D1L129) # !GLOBAL(D1L229) & D1_mem[11][2];


--D1_mem[3][2] is dram:inst2|mem[3][2] at LC_X20_Y12_N1
--operation mode is normal

D1_mem[3][2] = D1L039 & (D1_data[2]$latch # !D1L929) # !D1L039 & D1_mem[3][2];


--D1_mem[27][2] is dram:inst2|mem[27][2] at LC_X20_Y10_N6
--operation mode is normal

D1_mem[27][2] = D1L839 & (D1L739 & D1_data[2]$latch) # !D1L839 & D1_mem[27][2];


--D1_mem[17][2] is dram:inst2|mem[17][2] at LC_X20_Y12_N2
--operation mode is normal

D1_mem[17][2] = GLOBAL(D1L819) & (D1L719 & D1_data[2]$latch) # !GLOBAL(D1L819) & D1_mem[17][2];


--D1_mem[9][2] is dram:inst2|mem[9][2] at LC_X16_Y13_N3
--operation mode is normal

D1_mem[9][2] = D1L629 & D1L529 & D1_data[2]$latch # !D1L629 & (D1_mem[9][2]);


--D1_mem[1][2] is dram:inst2|mem[1][2] at LC_X21_Y10_N0
--operation mode is normal

D1_mem[1][2] = D1L439 & D1_data[2]$latch & D1L339 # !D1L439 & (D1_mem[1][2]);


--D1_mem[25][2] is dram:inst2|mem[25][2] at LC_X20_Y12_N3
--operation mode is normal

D1_mem[25][2] = D1L249 & D1L149 & D1_data[2]$latch # !D1L249 & (D1_mem[25][2]);


--D1_mem[23][2] is dram:inst2|mem[23][2] at LC_X16_Y11_N8
--operation mode is normal

D1_mem[23][2] = GLOBAL(D1L029) & D1_data[2]$latch & D1L919 # !GLOBAL(D1L029) & (D1_mem[23][2]);


--D1_mem[15][2] is dram:inst2|mem[15][2] at LC_X14_Y12_N6
--operation mode is normal

D1_mem[15][2] = D1L829 & D1L729 & D1_data[2]$latch # !D1L829 & (D1_mem[15][2]);


--D1_mem[7][2] is dram:inst2|mem[7][2] at LC_X14_Y12_N3
--operation mode is normal

D1_mem[7][2] = D1L639 & (D1_data[2]$latch # !D1L539) # !D1L639 & (D1_mem[7][2]);


--D1_mem[31][2] is dram:inst2|mem[31][2] at LC_X16_Y11_N3
--operation mode is normal

D1_mem[31][2] = D1L449 & (D1L349 & D1_data[2]$latch) # !D1L449 & D1_mem[31][2];


--D1_mem[18][2] is dram:inst2|mem[18][2] at LC_X10_Y13_N6
--operation mode is normal

D1_mem[18][2] = D1L479 & D1_data[2]$latch & D1L379 # !D1L479 & (D1_mem[18][2]);


--D1_mem[20][2] is dram:inst2|mem[20][2] at LC_X10_Y13_N1
--operation mode is normal

D1_mem[20][2] = D1L459 & D1L359 & D1_data[2]$latch # !D1L459 & (D1_mem[20][2]);


--D1_mem[16][2] is dram:inst2|mem[16][2] at LC_X10_Y13_N0
--operation mode is normal

D1_mem[16][2] = D1L859 & D1L759 & (D1_data[2]$latch) # !D1L859 & (D1_mem[16][2]);


--D1_mem[22][2] is dram:inst2|mem[22][2] at LC_X12_Y13_N5
--operation mode is normal

D1_mem[22][2] = D1L279 & D1L179 & D1_data[2]$latch # !D1L279 & (D1_mem[22][2]);


--D1_mem[12][2] is dram:inst2|mem[12][2] at LC_X10_Y19_N5
--operation mode is normal

D1_mem[12][2] = D1L869 & D1L769 & D1_data[2]$latch # !D1L869 & (D1_mem[12][2]);


--D1_mem[10][2] is dram:inst2|mem[10][2] at LC_X10_Y19_N0
--operation mode is normal

D1_mem[10][2] = D1L849 & D1L749 & D1_data[2]$latch # !D1L849 & (D1_mem[10][2]);


--D1_mem[8][2] is dram:inst2|mem[8][2] at LC_X10_Y19_N1
--operation mode is normal

D1_mem[8][2] = D1L469 & D1_data[2]$latch & D1L369 # !D1L469 & (D1_mem[8][2]);


--D1_mem[14][2] is dram:inst2|mem[14][2] at LC_X10_Y19_N6
--operation mode is normal

D1_mem[14][2] = D1L259 & D1L159 & D1_data[2]$latch # !D1L259 & (D1_mem[14][2]);


--D1_mem[4][2] is dram:inst2|mem[4][2] at LC_X10_Y19_N8
--operation mode is normal

D1_mem[4][2] = D1L269 & D1_data[2]$latch & D1L169 # !D1L269 & (D1_mem[4][2]);


--D1_mem[2][2] is dram:inst2|mem[2][2] at LC_X11_Y18_N3
--operation mode is normal

D1_mem[2][2] = D1L059 & (D1_data[2]$latch # !D1L949) # !D1L059 & (D1_mem[2][2]);


--D1_mem[0][2] is dram:inst2|mem[0][2] at LC_X12_Y15_N2
--operation mode is normal

D1_mem[0][2] = D1L669 & (D1L569 & D1_data[2]$latch) # !D1L669 & D1_mem[0][2];


--D1_mem[6][2] is dram:inst2|mem[6][2] at LC_X10_Y19_N3
--operation mode is normal

D1_mem[6][2] = D1L649 & D1_data[2]$latch & D1L549 # !D1L649 & (D1_mem[6][2]);


--D1_mem[26][2] is dram:inst2|mem[26][2] at LC_X10_Y13_N2
--operation mode is normal

D1_mem[26][2] = D1L079 & (D1L969 & D1_data[2]$latch) # !D1L079 & D1_mem[26][2];


--D1_mem[28][2] is dram:inst2|mem[28][2] at LC_X10_Y12_N8
--operation mode is normal

D1_mem[28][2] = D1L069 & D1_data[2]$latch & D1L959 # !D1L069 & (D1_mem[28][2]);


--D1_mem[24][2] is dram:inst2|mem[24][2] at LC_X11_Y13_N9
--operation mode is normal

D1_mem[24][2] = D1L659 & (D1L559 & D1_data[2]$latch) # !D1L659 & D1_mem[24][2];


--D1_mem[30][2] is dram:inst2|mem[30][2] at LC_X10_Y13_N3
--operation mode is normal

D1_mem[30][2] = D1L679 & D1L579 & D1_data[2]$latch # !D1L679 & (D1_mem[30][2]);


--D1_mem[21][1] is dram:inst2|mem[21][1] at LC_X19_Y12_N6
--operation mode is normal

D1_mem[21][1] = GLOBAL(D1L619) & D1L519 & D1_data[1]$latch # !GLOBAL(D1L619) & (D1_mem[21][1]);


--D1_mem[25][1] is dram:inst2|mem[25][1] at LC_X19_Y12_N1
--operation mode is normal

D1_mem[25][1] = D1L249 & D1_data[1]$latch & D1L149 # !D1L249 & (D1_mem[25][1]);


--D1_mem[17][1] is dram:inst2|mem[17][1] at LC_X19_Y12_N9
--operation mode is normal

D1_mem[17][1] = GLOBAL(D1L819) & (D1_data[1]$latch & D1L719) # !GLOBAL(D1L819) & D1_mem[17][1];


--D1_mem[29][1] is dram:inst2|mem[29][1] at LC_X19_Y12_N0
--operation mode is normal

D1_mem[29][1] = D1L049 & D1_data[1]$latch & D1L939 # !D1L049 & (D1_mem[29][1]);


--D1_mem[7][1] is dram:inst2|mem[7][1] at LC_X19_Y11_N1
--operation mode is normal

D1_mem[7][1] = D1L639 & D1_data[1]$latch & D1L539 # !D1L639 & (D1_mem[7][1]);


--D1_mem[11][1] is dram:inst2|mem[11][1] at LC_X19_Y11_N6
--operation mode is normal

D1_mem[11][1] = GLOBAL(D1L229) & D1_data[1]$latch & D1L129 # !GLOBAL(D1L229) & (D1_mem[11][1]);


--D1_mem[3][1] is dram:inst2|mem[3][1] at LC_X19_Y11_N2
--operation mode is normal

D1_mem[3][1] = D1L039 & (D1_data[1]$latch # !D1L929) # !D1L039 & (D1_mem[3][1]);


--D1_mem[15][1] is dram:inst2|mem[15][1] at LC_X19_Y11_N7
--operation mode is normal

D1_mem[15][1] = D1L829 & D1_data[1]$latch & (D1L729) # !D1L829 & (D1_mem[15][1]);


--D1_mem[5][1] is dram:inst2|mem[5][1] at LC_X19_Y11_N4
--operation mode is normal

D1_mem[5][1] = D1L239 & D1L139 & (D1_data[1]$latch) # !D1L239 & (D1_mem[5][1]);


--D1_mem[9][1] is dram:inst2|mem[9][1] at LC_X21_Y10_N7
--operation mode is normal

D1_mem[9][1] = D1L629 & (D1_data[1]$latch & D1L529) # !D1L629 & D1_mem[9][1];


--D1_mem[1][1] is dram:inst2|mem[1][1] at LC_X21_Y10_N1
--operation mode is normal

D1_mem[1][1] = D1L439 & (D1_data[1]$latch & D1L339) # !D1L439 & D1_mem[1][1];


--D1_mem[13][1] is dram:inst2|mem[13][1] at LC_X19_Y11_N3
--operation mode is normal

D1_mem[13][1] = GLOBAL(D1L429) & D1L329 & (D1_data[1]$latch) # !GLOBAL(D1L429) & (D1_mem[13][1]);


--D1_mem[23][1] is dram:inst2|mem[23][1] at LC_X19_Y12_N4
--operation mode is normal

D1_mem[23][1] = GLOBAL(D1L029) & D1L919 & D1_data[1]$latch # !GLOBAL(D1L029) & (D1_mem[23][1]);


--D1_mem[27][1] is dram:inst2|mem[27][1] at LC_X20_Y10_N4
--operation mode is normal

D1_mem[27][1] = D1L839 & D1L739 & (D1_data[1]$latch) # !D1L839 & (D1_mem[27][1]);


--D1_mem[19][1] is dram:inst2|mem[19][1] at LC_X20_Y10_N3
--operation mode is normal

D1_mem[19][1] = GLOBAL(D1L419) & D1L319 & (D1_data[1]$latch) # !GLOBAL(D1L419) & (D1_mem[19][1]);


--D1_mem[31][1] is dram:inst2|mem[31][1] at LC_X19_Y12_N3
--operation mode is normal

D1_mem[31][1] = D1L449 & D1L349 & D1_data[1]$latch # !D1L449 & (D1_mem[31][1]);


--D1_mem[18][1] is dram:inst2|mem[18][1] at LC_X10_Y14_N6
--operation mode is normal

D1_mem[18][1] = D1L479 & D1_data[1]$latch & D1L379 # !D1L479 & (D1_mem[18][1]);


--D1_mem[24][1] is dram:inst2|mem[24][1] at LC_X10_Y14_N1
--operation mode is normal

D1_mem[24][1] = D1L659 & D1_data[1]$latch & D1L559 # !D1L659 & (D1_mem[24][1]);


--D1_mem[16][1] is dram:inst2|mem[16][1] at LC_X10_Y14_N9
--operation mode is normal

D1_mem[16][1] = D1L859 & D1_data[1]$latch & (D1L759) # !D1L859 & (D1_mem[16][1]);


--D1_mem[26][1] is dram:inst2|mem[26][1] at LC_X10_Y14_N8
--operation mode is normal

D1_mem[26][1] = D1L079 & D1_data[1]$latch & (D1L969) # !D1L079 & (D1_mem[26][1]);


--D1_mem[12][1] is dram:inst2|mem[12][1] at LC_X12_Y14_N5
--operation mode is normal

D1_mem[12][1] = D1L869 & D1L769 & D1_data[1]$latch # !D1L869 & (D1_mem[12][1]);


--D1_mem[6][1] is dram:inst2|mem[6][1] at LC_X12_Y14_N1
--operation mode is normal

D1_mem[6][1] = D1L649 & D1L549 & D1_data[1]$latch # !D1L649 & (D1_mem[6][1]);


--D1_mem[4][1] is dram:inst2|mem[4][1] at LC_X12_Y14_N6
--operation mode is normal

D1_mem[4][1] = D1L269 & D1L169 & D1_data[1]$latch # !D1L269 & (D1_mem[4][1]);


--D1_mem[14][1] is dram:inst2|mem[14][1] at LC_X12_Y14_N9
--operation mode is normal

D1_mem[14][1] = D1L259 & (D1L159 & D1_data[1]$latch) # !D1L259 & D1_mem[14][1];


--D1_mem[8][1] is dram:inst2|mem[8][1] at LC_X12_Y14_N8
--operation mode is normal

D1_mem[8][1] = D1L469 & D1_data[1]$latch & D1L369 # !D1L469 & (D1_mem[8][1]);


--D1_mem[2][1] is dram:inst2|mem[2][1] at LC_X12_Y15_N3
--operation mode is normal

D1_mem[2][1] = D1L059 & D1_data[1]$latch & D1L949 # !D1L059 & (D1_mem[2][1]);


--D1_mem[0][1] is dram:inst2|mem[0][1] at LC_X12_Y15_N5
--operation mode is normal

D1_mem[0][1] = D1L669 & D1_data[1]$latch & D1L569 # !D1L669 & (D1_mem[0][1]);


--D1_mem[10][1] is dram:inst2|mem[10][1] at LC_X12_Y14_N3
--operation mode is normal

D1_mem[10][1] = D1L849 & D1L749 & D1_data[1]$latch # !D1L849 & (D1_mem[10][1]);


--D1_mem[28][1] is dram:inst2|mem[28][1] at LC_X10_Y14_N4
--operation mode is normal

D1_mem[28][1] = D1L069 & (D1_data[1]$latch & D1L959) # !D1L069 & D1_mem[28][1];


--D1_mem[22][1] is dram:inst2|mem[22][1] at LC_X12_Y13_N0
--operation mode is normal

D1_mem[22][1] = D1L279 & D1_data[1]$latch & D1L179 # !D1L279 & (D1_mem[22][1]);


--D1_mem[20][1] is dram:inst2|mem[20][1] at LC_X12_Y13_N3
--operation mode is normal

D1_mem[20][1] = D1L459 & D1_data[1]$latch & D1L359 # !D1L459 & (D1_mem[20][1]);


--D1_mem[30][1] is dram:inst2|mem[30][1] at LC_X10_Y14_N3
--operation mode is normal

D1_mem[30][1] = D1L679 & D1L579 & D1_data[1]$latch # !D1L679 & (D1_mem[30][1]);


--D1_mem[19][0] is dram:inst2|mem[19][0] at LC_X14_Y9_N1
--operation mode is normal

D1_mem[19][0] = GLOBAL(D1L419) & D1_data[0]$latch & D1L319 # !GLOBAL(D1L419) & (D1_mem[19][0]);


--D1_mem[11][0] is dram:inst2|mem[11][0] at LC_X14_Y9_N2
--operation mode is normal

D1_mem[11][0] = GLOBAL(D1L229) & (D1L129 & D1_data[0]$latch) # !GLOBAL(D1L229) & D1_mem[11][0];


--D1_mem[3][0] is dram:inst2|mem[3][0] at LC_X14_Y9_N7
--operation mode is normal

D1_mem[3][0] = D1L039 & (D1L929 & D1_data[0]$latch) # !D1L039 & D1_mem[3][0];


--D1_mem[27][0] is dram:inst2|mem[27][0] at LC_X14_Y9_N6
--operation mode is normal

D1_mem[27][0] = D1L839 & D1_data[0]$latch & D1L739 # !D1L839 & (D1_mem[27][0]);


--D1_mem[21][0] is dram:inst2|mem[21][0] at LC_X20_Y9_N0
--operation mode is normal

D1_mem[21][0] = GLOBAL(D1L619) & D1_data[0]$latch & D1L519 # !GLOBAL(D1L619) & (D1_mem[21][0]);


--D1_mem[13][0] is dram:inst2|mem[13][0] at LC_X20_Y9_N4
--operation mode is normal

D1_mem[13][0] = GLOBAL(D1L429) & D1L329 & (D1_data[0]$latch) # !GLOBAL(D1L429) & (D1_mem[13][0]);


--D1_mem[5][0] is dram:inst2|mem[5][0] at LC_X20_Y9_N6
--operation mode is normal

D1_mem[5][0] = D1L239 & D1_data[0]$latch & D1L139 # !D1L239 & (D1_mem[5][0]);


--D1_mem[29][0] is dram:inst2|mem[29][0] at LC_X20_Y9_N1
--operation mode is normal

D1_mem[29][0] = D1L049 & D1_data[0]$latch & D1L939 # !D1L049 & (D1_mem[29][0]);


--D1_mem[17][0] is dram:inst2|mem[17][0] at LC_X20_Y9_N2
--operation mode is normal

D1_mem[17][0] = GLOBAL(D1L819) & D1_data[0]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][0]);


--D1_mem[9][0] is dram:inst2|mem[9][0] at LC_X10_Y9_N0
--operation mode is normal

D1_mem[9][0] = D1L629 & D1_data[0]$latch & D1L529 # !D1L629 & (D1_mem[9][0]);


--D1_mem[1][0] is dram:inst2|mem[1][0] at LC_X10_Y9_N4
--operation mode is normal

D1_mem[1][0] = D1L439 & (D1_data[0]$latch # !D1L339) # !D1L439 & (D1_mem[1][0]);


--D1_mem[25][0] is dram:inst2|mem[25][0] at LC_X20_Y9_N3
--operation mode is normal

D1_mem[25][0] = D1L249 & D1_data[0]$latch & D1L149 # !D1L249 & (D1_mem[25][0]);


--D1_mem[23][0] is dram:inst2|mem[23][0] at LC_X13_Y13_N2
--operation mode is normal

D1_mem[23][0] = GLOBAL(D1L029) & (D1_data[0]$latch & D1L919) # !GLOBAL(D1L029) & D1_mem[23][0];


--D1_mem[15][0] is dram:inst2|mem[15][0] at LC_X13_Y13_N1
--operation mode is normal

D1_mem[15][0] = D1L829 & (D1L729 & D1_data[0]$latch) # !D1L829 & D1_mem[15][0];


--D1_mem[7][0] is dram:inst2|mem[7][0] at LC_X13_Y13_N9
--operation mode is normal

D1_mem[7][0] = D1L639 & D1_data[0]$latch & (D1L539) # !D1L639 & (D1_mem[7][0]);


--D1_mem[31][0] is dram:inst2|mem[31][0] at LC_X13_Y13_N3
--operation mode is normal

D1_mem[31][0] = D1L449 & D1_data[0]$latch & D1L349 # !D1L449 & (D1_mem[31][0]);


--D1_mem[20][0] is dram:inst2|mem[20][0] at LC_X12_Y11_N5
--operation mode is normal

D1_mem[20][0] = D1L459 & D1L359 & D1_data[0]$latch # !D1L459 & (D1_mem[20][0]);


--D1_mem[18][0] is dram:inst2|mem[18][0] at LC_X12_Y11_N1
--operation mode is normal

D1_mem[18][0] = D1L479 & (D1_data[0]$latch & D1L379) # !D1L479 & D1_mem[18][0];


--D1_mem[16][0] is dram:inst2|mem[16][0] at LC_X12_Y11_N6
--operation mode is normal

D1_mem[16][0] = D1L859 & (D1_data[0]$latch & D1L759) # !D1L859 & D1_mem[16][0];


--D1_mem[22][0] is dram:inst2|mem[22][0] at LC_X12_Y11_N0
--operation mode is normal

D1_mem[22][0] = D1L279 & (D1L179 & D1_data[0]$latch) # !D1L279 & D1_mem[22][0];


--D1_mem[10][0] is dram:inst2|mem[10][0] at LC_X10_Y11_N1
--operation mode is normal

D1_mem[10][0] = D1L849 & D1_data[0]$latch & D1L749 # !D1L849 & (D1_mem[10][0]);


--D1_mem[12][0] is dram:inst2|mem[12][0] at LC_X10_Y11_N2
--operation mode is normal

D1_mem[12][0] = D1L869 & (D1_data[0]$latch & D1L769) # !D1L869 & D1_mem[12][0];


--D1_mem[8][0] is dram:inst2|mem[8][0] at LC_X10_Y11_N9
--operation mode is normal

D1_mem[8][0] = D1L469 & D1L369 & D1_data[0]$latch # !D1L469 & (D1_mem[8][0]);


--D1_mem[14][0] is dram:inst2|mem[14][0] at LC_X10_Y11_N4
--operation mode is normal

D1_mem[14][0] = D1L259 & D1_data[0]$latch & (D1L159) # !D1L259 & (D1_mem[14][0]);


--D1_mem[2][0] is dram:inst2|mem[2][0] at LC_X13_Y15_N5
--operation mode is normal

D1_mem[2][0] = D1L059 & D1_data[0]$latch & D1L949 # !D1L059 & (D1_mem[2][0]);


--D1_mem[4][0] is dram:inst2|mem[4][0] at LC_X13_Y15_N1
--operation mode is normal

D1_mem[4][0] = D1L269 & D1L169 & D1_data[0]$latch # !D1L269 & (D1_mem[4][0]);


--D1_mem[0][0] is dram:inst2|mem[0][0] at LC_X13_Y15_N2
--operation mode is normal

D1_mem[0][0] = D1L669 & (D1_data[0]$latch & D1L569) # !D1L669 & D1_mem[0][0];


--D1_mem[6][0] is dram:inst2|mem[6][0] at LC_X13_Y15_N3
--operation mode is normal

D1_mem[6][0] = D1L649 & D1L549 & D1_data[0]$latch # !D1L649 & (D1_mem[6][0]);


--D1_mem[28][0] is dram:inst2|mem[28][0] at LC_X9_Y12_N6
--operation mode is normal

D1_mem[28][0] = D1L069 & D1L959 & D1_data[0]$latch # !D1L069 & (D1_mem[28][0]);


--D1_mem[26][0] is dram:inst2|mem[26][0] at LC_X9_Y12_N1
--operation mode is normal

D1_mem[26][0] = D1L079 & D1L969 & D1_data[0]$latch # !D1L079 & (D1_mem[26][0]);


--D1_mem[24][0] is dram:inst2|mem[24][0] at LC_X9_Y12_N0
--operation mode is normal

D1_mem[24][0] = D1L659 & D1L559 & D1_data[0]$latch # !D1L659 & (D1_mem[24][0]);


--D1_mem[30][0] is dram:inst2|mem[30][0] at LC_X9_Y12_N3
--operation mode is normal

D1_mem[30][0] = D1L679 & D1L579 & D1_data[0]$latch # !D1L679 & (D1_mem[30][0]);


--B1L121 is alu:inst|LessThan~232 at LC_X11_Y6_N5
--operation mode is arithmetic

B1L121_cout_0 = G1L55 & G1L42 & !B1L721 # !G1L55 & (G1L42 # !B1L721);
B1L121 = CARRY(B1L121_cout_0);

--B1L221 is alu:inst|LessThan~232COUT1_294 at LC_X11_Y6_N5
--operation mode is arithmetic

B1L221_cout_1 = G1L55 & G1L42 & !B1L721 # !G1L55 & (G1L42 # !B1L721);
B1L221 = CARRY(B1L221_cout_1);


--B1L76 is alu:inst|add~4513 at LC_X12_Y5_N6
--operation mode is arithmetic

B1L76_carry_eqn = (!B1L67 & B1L37) # (B1L67 & B1L47);
B1L76 = G1L82 $ !B1L76_carry_eqn;

--B1L86 is alu:inst|add~4515 at LC_X12_Y5_N6
--operation mode is arithmetic

B1L86_cout_0 = !B1L37 # !G1L82;
B1L86 = CARRY(B1L86_cout_0);

--B1L96 is alu:inst|add~4515COUT1_4566 at LC_X12_Y5_N6
--operation mode is arithmetic

B1L96_cout_1 = !B1L47 # !G1L82;
B1L96 = CARRY(B1L96_cout_1);


--B1L421 is alu:inst|LessThan~237 at LC_X13_Y5_N5
--operation mode is arithmetic

B1L421_cout_0 = G1L55 & B1L27 & !B1L131 # !G1L55 & (B1L27 # !B1L131);
B1L421 = CARRY(B1L421_cout_0);

--B1L521 is alu:inst|LessThan~237COUT1_299 at LC_X13_Y5_N5
--operation mode is arithmetic

B1L521_cout_1 = G1L55 & B1L27 & !B1L131 # !G1L55 & (B1L27 # !B1L131);
B1L521 = CARRY(B1L521_cout_1);


--B1L07 is alu:inst|add~4518 at LC_X11_Y5_N8
--operation mode is normal

B1L07 = H1_alu_func[0] # H1_sci[0] & !H1_sci[1] # !H1_sci[0] & H1_sci[1] & C1_flag_c;


--B1L17 is alu:inst|add~4519 at LC_X13_Y9_N5
--operation mode is normal

B1L17 = H1_alu_func[1] & !H1_alu_func[0];


--D1L547 is dram:inst2|Mux~2341 at LC_X16_Y16_N4
--operation mode is normal

D1L547 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & D1_mem[13][15] # !N1_q[3] & (D1_mem[5][15]));


--D1L647 is dram:inst2|Mux~2342 at LC_X16_Y16_N0
--operation mode is normal

D1L647 = N1_q[4] & (D1L547 & D1_mem[29][15] # !D1L547 & (D1_mem[21][15])) # !N1_q[4] & (D1L547);


--D1L747 is dram:inst2|Mux~2343 at LC_X16_Y18_N9
--operation mode is normal

D1L747 = N1_q[3] & (D1_mem[11][15] # N1_q[4]) # !N1_q[3] & (!N1_q[4] & D1_mem[3][15]);


--D1L847 is dram:inst2|Mux~2344 at LC_X16_Y17_N9
--operation mode is normal

D1L847 = N1_q[4] & (D1L747 & (D1_mem[27][15]) # !D1L747 & D1_mem[19][15]) # !N1_q[4] & (D1L747);


--D1L947 is dram:inst2|Mux~2345 at LC_X16_Y17_N4
--operation mode is normal

D1L947 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1_mem[9][15]) # !N1_q[3] & D1_mem[1][15]);


--D1L057 is dram:inst2|Mux~2346 at LC_X16_Y17_N6
--operation mode is normal

D1L057 = N1_q[4] & (D1L947 & (D1_mem[25][15]) # !D1L947 & D1_mem[17][15]) # !N1_q[4] & D1L947;


--D1L157 is dram:inst2|Mux~2347 at LC_X16_Y17_N0
--operation mode is normal

D1L157 = N1_q[1] & (D1L847 # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1L057);


--D1L257 is dram:inst2|Mux~2348 at LC_X16_Y14_N5
--operation mode is normal

D1L257 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][15] # !N1_q[3] & (D1_mem[7][15]));


--D1L357 is dram:inst2|Mux~2349 at LC_X16_Y14_N8
--operation mode is normal

D1L357 = D1L257 & (D1_mem[31][15] # !N1_q[4]) # !D1L257 & D1_mem[23][15] & N1_q[4];


--D1L457 is dram:inst2|Mux~2350 at LC_X16_Y16_N8
--operation mode is normal

D1L457 = D1L157 & (D1L357 # !N1_q[2]) # !D1L157 & D1L647 & N1_q[2];


--D1L557 is dram:inst2|Mux~2351 at LC_X9_Y11_N4
--operation mode is normal

D1L557 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & (D1_mem[20][15]) # !N1_q[2] & D1_mem[16][15]);


--D1L657 is dram:inst2|Mux~2352 at LC_X9_Y11_N2
--operation mode is normal

D1L657 = D1L557 & (D1_mem[22][15] # !N1_q[1]) # !D1L557 & D1_mem[18][15] & N1_q[1];


--D1L757 is dram:inst2|Mux~2353 at LC_X12_Y18_N9
--operation mode is normal

D1L757 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][15] # !N1_q[1] & (D1_mem[8][15]));


--D1L857 is dram:inst2|Mux~2354 at LC_X10_Y18_N7
--operation mode is normal

D1L857 = N1_q[2] & (D1L757 & (D1_mem[14][15]) # !D1L757 & D1_mem[12][15]) # !N1_q[2] & D1L757;


--D1L957 is dram:inst2|Mux~2355 at LC_X10_Y18_N9
--operation mode is normal

D1L957 = N1_q[2] & N1_q[1] # !N1_q[2] & (N1_q[1] & (D1_mem[2][15]) # !N1_q[1] & D1_mem[0][15]);


--D1L067 is dram:inst2|Mux~2356 at LC_X10_Y18_N5
--operation mode is normal

D1L067 = N1_q[2] & (D1L957 & D1_mem[6][15] # !D1L957 & (D1_mem[4][15])) # !N1_q[2] & (D1L957);


--D1L167 is dram:inst2|Mux~2357 at LC_X10_Y18_N4
--operation mode is normal

D1L167 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L857 # !N1_q[3] & (D1L067));


--D1L267 is dram:inst2|Mux~2358 at LC_X8_Y14_N2
--operation mode is normal

D1L267 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][15] # !N1_q[2] & (D1_mem[24][15]));


--D1L367 is dram:inst2|Mux~2359 at LC_X8_Y12_N4
--operation mode is normal

D1L367 = N1_q[1] & (D1L267 & (D1_mem[30][15]) # !D1L267 & D1_mem[26][15]) # !N1_q[1] & (D1L267);


--D1L467 is dram:inst2|Mux~2360 at LC_X15_Y18_N2
--operation mode is normal

D1L467 = N1_q[4] & (D1L167 & D1L367 # !D1L167 & (D1L657)) # !N1_q[4] & (D1L167);


--D1L567 is dram:inst2|Mux~2361 at LC_X15_Y18_N5
--operation mode is normal

D1L567 = N1_q[0] & (D1L457) # !N1_q[0] & D1L467;


--D1_data[15]$latch is dram:inst2|data[15]$latch at LC_X15_Y18_N1
--operation mode is normal

D1_data[15]$latch = GLOBAL(H1_wr) & (D1L567) # !GLOBAL(H1_wr) & D1_data[15]$latch;


--D1L667 is dram:inst2|Mux~2362 at LC_X15_Y18_N4
--operation mode is normal

D1L667 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & (D1_mem[11][14]) # !N1_q[3] & D1_mem[3][14]);


--D1L767 is dram:inst2|Mux~2363 at LC_X15_Y18_N7
--operation mode is normal

D1L767 = N1_q[4] & (D1L667 & (D1_mem[27][14]) # !D1L667 & D1_mem[19][14]) # !N1_q[4] & D1L667;


--D1L867 is dram:inst2|Mux~2364 at LC_X15_Y15_N0
--operation mode is normal

D1L867 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[21][14] # !N1_q[4] & (D1_mem[5][14]));


--D1L967 is dram:inst2|Mux~2365 at LC_X15_Y15_N5
--operation mode is normal

D1L967 = D1L867 & (D1_mem[29][14] # !N1_q[3]) # !D1L867 & D1_mem[13][14] & (N1_q[3]);


--D1L077 is dram:inst2|Mux~2366 at LC_X15_Y14_N4
--operation mode is normal

D1L077 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1_mem[9][14]) # !N1_q[3] & D1_mem[1][14]);


--D1L177 is dram:inst2|Mux~2367 at LC_X15_Y14_N8
--operation mode is normal

D1L177 = N1_q[4] & (D1L077 & D1_mem[25][14] # !D1L077 & (D1_mem[17][14])) # !N1_q[4] & (D1L077);


--D1L277 is dram:inst2|Mux~2368 at LC_X15_Y15_N1
--operation mode is normal

D1L277 = N1_q[2] & (D1L967 # N1_q[1]) # !N1_q[2] & (!N1_q[1] & D1L177);


--D1L377 is dram:inst2|Mux~2369 at LC_X14_Y11_N1
--operation mode is normal

D1L377 = N1_q[4] & (D1_mem[23][14] # N1_q[3]) # !N1_q[4] & (!N1_q[3] & D1_mem[7][14]);


--D1L477 is dram:inst2|Mux~2370 at LC_X15_Y14_N7
--operation mode is normal

D1L477 = D1L377 & (D1_mem[31][14] # !N1_q[3]) # !D1L377 & (N1_q[3] & D1_mem[15][14]);


--D1L577 is dram:inst2|Mux~2371 at LC_X15_Y15_N9
--operation mode is normal

D1L577 = N1_q[1] & (D1L277 & D1L477 # !D1L277 & (D1L767)) # !N1_q[1] & (D1L277);


--D1L677 is dram:inst2|Mux~2372 at LC_X12_Y18_N0
--operation mode is normal

D1L677 = N1_q[2] & (D1_mem[12][14] # N1_q[1]) # !N1_q[2] & (D1_mem[8][14] & !N1_q[1]);


--D1L777 is dram:inst2|Mux~2373 at LC_X12_Y18_N1
--operation mode is normal

D1L777 = N1_q[1] & (D1L677 & (D1_mem[14][14]) # !D1L677 & D1_mem[10][14]) # !N1_q[1] & D1L677;


--D1L877 is dram:inst2|Mux~2374 at LC_X9_Y16_N2
--operation mode is normal

D1L877 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & (D1_mem[18][14]) # !N1_q[1] & D1_mem[16][14]);


--D1L977 is dram:inst2|Mux~2375 at LC_X9_Y16_N6
--operation mode is normal

D1L977 = D1L877 & (D1_mem[22][14] # !N1_q[2]) # !D1L877 & N1_q[2] & D1_mem[20][14];


--D1L087 is dram:inst2|Mux~2376 at LC_X9_Y17_N5
--operation mode is normal

D1L087 = N1_q[2] & (D1_mem[4][14] # N1_q[1]) # !N1_q[2] & (!N1_q[1] & D1_mem[0][14]);


--D1L187 is dram:inst2|Mux~2377 at LC_X9_Y17_N2
--operation mode is normal

D1L187 = N1_q[1] & (D1L087 & (D1_mem[6][14]) # !D1L087 & D1_mem[2][14]) # !N1_q[1] & D1L087;


--D1L287 is dram:inst2|Mux~2378 at LC_X9_Y17_N9
--operation mode is normal

D1L287 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L977 # !N1_q[4] & (D1L187));


--D1L387 is dram:inst2|Mux~2379 at LC_X8_Y16_N4
--operation mode is normal

D1L387 = N1_q[2] & N1_q[1] # !N1_q[2] & (N1_q[1] & D1_mem[26][14] # !N1_q[1] & (D1_mem[24][14]));


--D1L487 is dram:inst2|Mux~2380 at LC_X9_Y17_N1
--operation mode is normal

D1L487 = D1L387 & (D1_mem[30][14] # !N1_q[2]) # !D1L387 & D1_mem[28][14] & (N1_q[2]);


--D1L587 is dram:inst2|Mux~2381 at LC_X9_Y17_N7
--operation mode is normal

D1L587 = N1_q[3] & (D1L287 & (D1L487) # !D1L287 & D1L777) # !N1_q[3] & (D1L287);


--D1L687 is dram:inst2|Mux~2382 at LC_X15_Y14_N9
--operation mode is normal

D1L687 = N1_q[0] & D1L577 # !N1_q[0] & (D1L587);


--D1_data[14]$latch is dram:inst2|data[14]$latch at LC_X15_Y14_N2
--operation mode is normal

D1_data[14]$latch = GLOBAL(H1_wr) & (D1L687) # !GLOBAL(H1_wr) & D1_data[14]$latch;


--D1L787 is dram:inst2|Mux~2383 at LC_X19_Y13_N5
--operation mode is normal

D1L787 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1_mem[13][13]) # !N1_q[3] & D1_mem[5][13]);


--D1L887 is dram:inst2|Mux~2384 at LC_X19_Y13_N2
--operation mode is normal

D1L887 = N1_q[4] & (D1L787 & D1_mem[29][13] # !D1L787 & (D1_mem[21][13])) # !N1_q[4] & (D1L787);


--D1L987 is dram:inst2|Mux~2385 at LC_X16_Y18_N7
--operation mode is normal

D1L987 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[19][13] # !N1_q[4] & (D1_mem[3][13]));


--D1L097 is dram:inst2|Mux~2386 at LC_X16_Y18_N4
--operation mode is normal

D1L097 = D1L987 & (D1_mem[27][13] # !N1_q[3]) # !D1L987 & (D1_mem[11][13] & N1_q[3]);


--D1L197 is dram:inst2|Mux~2387 at LC_X16_Y15_N8
--operation mode is normal

D1L197 = N1_q[4] & (D1_mem[17][13] # N1_q[3]) # !N1_q[4] & (!N1_q[3] & D1_mem[1][13]);


--D1L297 is dram:inst2|Mux~2388 at LC_X16_Y15_N2
--operation mode is normal

D1L297 = D1L197 & (D1_mem[25][13] # !N1_q[3]) # !D1L197 & D1_mem[9][13] & N1_q[3];


--D1L397 is dram:inst2|Mux~2389 at LC_X16_Y15_N3
--operation mode is normal

D1L397 = N1_q[1] & (D1L097 # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1L297);


--D1L497 is dram:inst2|Mux~2390 at LC_X14_Y11_N2
--operation mode is normal

D1L497 = N1_q[3] & (N1_q[4] # D1_mem[15][13]) # !N1_q[3] & !N1_q[4] & (D1_mem[7][13]);


--D1L597 is dram:inst2|Mux~2391 at LC_X16_Y14_N7
--operation mode is normal

D1L597 = D1L497 & (D1_mem[31][13] # !N1_q[4]) # !D1L497 & D1_mem[23][13] & N1_q[4];


--D1L697 is dram:inst2|Mux~2392 at LC_X16_Y15_N4
--operation mode is normal

D1L697 = N1_q[2] & (D1L397 & (D1L597) # !D1L397 & D1L887) # !N1_q[2] & (D1L397);


--D1L797 is dram:inst2|Mux~2393 at LC_X11_Y11_N8
--operation mode is normal

D1L797 = N1_q[2] & (N1_q[1] # D1_mem[20][13]) # !N1_q[2] & D1_mem[16][13] & !N1_q[1];


--D1L897 is dram:inst2|Mux~2394 at LC_X11_Y11_N9
--operation mode is normal

D1L897 = N1_q[1] & (D1L797 & (D1_mem[22][13]) # !D1L797 & D1_mem[18][13]) # !N1_q[1] & (D1L797);


--D1L997 is dram:inst2|Mux~2395 at LC_X12_Y19_N8
--operation mode is normal

D1L997 = N1_q[1] & (N1_q[2] # D1_mem[10][13]) # !N1_q[1] & D1_mem[8][13] & !N1_q[2];


--D1L008 is dram:inst2|Mux~2396 at LC_X12_Y19_N9
--operation mode is normal

D1L008 = N1_q[2] & (D1L997 & (D1_mem[14][13]) # !D1L997 & D1_mem[12][13]) # !N1_q[2] & (D1L997);


--D1L108 is dram:inst2|Mux~2397 at LC_X14_Y18_N5
--operation mode is normal

D1L108 = N1_q[2] & N1_q[1] # !N1_q[2] & (N1_q[1] & (D1_mem[2][13]) # !N1_q[1] & D1_mem[0][13]);


--D1L208 is dram:inst2|Mux~2398 at LC_X14_Y18_N4
--operation mode is normal

D1L208 = N1_q[2] & (D1L108 & D1_mem[6][13] # !D1L108 & (D1_mem[4][13])) # !N1_q[2] & (D1L108);


--D1L308 is dram:inst2|Mux~2399 at LC_X11_Y11_N2
--operation mode is normal

D1L308 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & D1L008 # !N1_q[3] & (D1L208));


--D1L408 is dram:inst2|Mux~2400 at LC_X8_Y14_N7
--operation mode is normal

D1L408 = N1_q[2] & (D1_mem[28][13] # N1_q[1]) # !N1_q[2] & (D1_mem[24][13] & !N1_q[1]);


--D1L508 is dram:inst2|Mux~2401 at LC_X8_Y14_N9
--operation mode is normal

D1L508 = N1_q[1] & (D1L408 & (D1_mem[30][13]) # !D1L408 & D1_mem[26][13]) # !N1_q[1] & (D1L408);


--D1L608 is dram:inst2|Mux~2402 at LC_X11_Y11_N1
--operation mode is normal

D1L608 = D1L308 & (D1L508 # !N1_q[4]) # !D1L308 & (D1L897 & N1_q[4]);


--D1L708 is dram:inst2|Mux~2403 at LC_X16_Y15_N6
--operation mode is normal

D1L708 = N1_q[0] & (D1L697) # !N1_q[0] & D1L608;


--D1_data[13]$latch is dram:inst2|data[13]$latch at LC_X16_Y15_N7
--operation mode is normal

D1_data[13]$latch = GLOBAL(H1_wr) & D1L708 # !GLOBAL(H1_wr) & (D1_data[13]$latch);


--D1L808 is dram:inst2|Mux~2404 at LC_X20_Y14_N0
--operation mode is normal

D1L808 = N1_q[3] & (D1_mem[11][12] # N1_q[4]) # !N1_q[3] & (!N1_q[4] & D1_mem[3][12]);


--D1L908 is dram:inst2|Mux~2405 at LC_X20_Y14_N4
--operation mode is normal

D1L908 = D1L808 & (D1_mem[27][12] # !N1_q[4]) # !D1L808 & (N1_q[4] & D1_mem[19][12]);


--D1L018 is dram:inst2|Mux~2406 at LC_X19_Y13_N0
--operation mode is normal

D1L018 = N1_q[4] & (D1_mem[21][12] # N1_q[3]) # !N1_q[4] & (!N1_q[3] & D1_mem[5][12]);


--D1L118 is dram:inst2|Mux~2407 at LC_X19_Y13_N4
--operation mode is normal

D1L118 = D1L018 & (D1_mem[29][12] # !N1_q[3]) # !D1L018 & D1_mem[13][12] & N1_q[3];


--D1L218 is dram:inst2|Mux~2408 at LC_X11_Y15_N7
--operation mode is normal

D1L218 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][12] # !N1_q[3] & (D1_mem[1][12]));


--D1L318 is dram:inst2|Mux~2409 at LC_X13_Y16_N7
--operation mode is normal

D1L318 = D1L218 & (D1_mem[25][12] # !N1_q[4]) # !D1L218 & N1_q[4] & (D1_mem[17][12]);


--D1L418 is dram:inst2|Mux~2410 at LC_X14_Y15_N4
--operation mode is normal

D1L418 = N1_q[2] & (D1L118 # N1_q[1]) # !N1_q[2] & D1L318 & (!N1_q[1]);


--D1L518 is dram:inst2|Mux~2411 at LC_X13_Y14_N7
--operation mode is normal

D1L518 = N1_q[3] & N1_q[4] # !N1_q[3] & (N1_q[4] & (D1_mem[23][12]) # !N1_q[4] & D1_mem[7][12]);


--D1L618 is dram:inst2|Mux~2412 at LC_X13_Y14_N9
--operation mode is normal

D1L618 = N1_q[3] & (D1L518 & D1_mem[31][12] # !D1L518 & (D1_mem[15][12])) # !N1_q[3] & (D1L518);


--D1L718 is dram:inst2|Mux~2413 at LC_X13_Y14_N0
--operation mode is normal

D1L718 = N1_q[1] & (D1L418 & D1L618 # !D1L418 & (D1L908)) # !N1_q[1] & (D1L418);


--D1L818 is dram:inst2|Mux~2414 at LC_X12_Y19_N3
--operation mode is normal

D1L818 = N1_q[2] & (D1_mem[12][12] # N1_q[1]) # !N1_q[2] & D1_mem[8][12] & (!N1_q[1]);


--D1L918 is dram:inst2|Mux~2415 at LC_X13_Y19_N7
--operation mode is normal

D1L918 = D1L818 & (D1_mem[14][12] # !N1_q[1]) # !D1L818 & N1_q[1] & (D1_mem[10][12]);


--D1L028 is dram:inst2|Mux~2416 at LC_X13_Y16_N4
--operation mode is normal

D1L028 = N1_q[1] & (N1_q[2] # D1_mem[18][12]) # !N1_q[1] & !N1_q[2] & (D1_mem[16][12]);


--D1L128 is dram:inst2|Mux~2417 at LC_X12_Y16_N6
--operation mode is normal

D1L128 = D1L028 & (D1_mem[22][12] # !N1_q[2]) # !D1L028 & D1_mem[20][12] & N1_q[2];


--D1L228 is dram:inst2|Mux~2418 at LC_X14_Y15_N5
--operation mode is normal

D1L228 = N1_q[2] & (D1_mem[4][12] # N1_q[1]) # !N1_q[2] & (!N1_q[1] & D1_mem[0][12]);


--D1L328 is dram:inst2|Mux~2419 at LC_X14_Y15_N7
--operation mode is normal

D1L328 = N1_q[1] & (D1L228 & D1_mem[6][12] # !D1L228 & (D1_mem[2][12])) # !N1_q[1] & D1L228;


--D1L428 is dram:inst2|Mux~2420 at LC_X13_Y14_N5
--operation mode is normal

D1L428 = N1_q[3] & N1_q[4] # !N1_q[3] & (N1_q[4] & (D1L128) # !N1_q[4] & D1L328);


--D1L528 is dram:inst2|Mux~2421 at LC_X8_Y15_N7
--operation mode is normal

D1L528 = N1_q[1] & (N1_q[2] # D1_mem[26][12]) # !N1_q[1] & !N1_q[2] & (D1_mem[24][12]);


--D1L628 is dram:inst2|Mux~2422 at LC_X11_Y15_N4
--operation mode is normal

D1L628 = N1_q[2] & (D1L528 & (D1_mem[30][12]) # !D1L528 & D1_mem[28][12]) # !N1_q[2] & (D1L528);


--D1L728 is dram:inst2|Mux~2423 at LC_X13_Y14_N2
--operation mode is normal

D1L728 = N1_q[3] & (D1L428 & D1L628 # !D1L428 & (D1L918)) # !N1_q[3] & (D1L428);


--D1L828 is dram:inst2|Mux~2424 at LC_X13_Y14_N6
--operation mode is normal

D1L828 = N1_q[0] & (D1L718) # !N1_q[0] & D1L728;


--D1_data[12]$latch is dram:inst2|data[12]$latch at LC_X13_Y14_N8
--operation mode is normal

D1_data[12]$latch = GLOBAL(H1_wr) & D1L828 # !GLOBAL(H1_wr) & (D1_data[12]$latch);


--D1L928 is dram:inst2|Mux~2425 at LC_X19_Y15_N0
--operation mode is normal

D1L928 = N1_q[3] & (D1_mem[13][11] # N1_q[4]) # !N1_q[3] & (D1_mem[5][11] & !N1_q[4]);


--D1L038 is dram:inst2|Mux~2426 at LC_X19_Y14_N3
--operation mode is normal

D1L038 = N1_q[4] & (D1L928 & (D1_mem[29][11]) # !D1L928 & D1_mem[21][11]) # !N1_q[4] & (D1L928);


--D1L138 is dram:inst2|Mux~2427 at LC_X12_Y17_N4
--operation mode is normal

D1L138 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & (D1_mem[19][11]) # !N1_q[4] & D1_mem[3][11]);


--D1L238 is dram:inst2|Mux~2428 at LC_X15_Y17_N7
--operation mode is normal

D1L238 = N1_q[3] & (D1L138 & (D1_mem[27][11]) # !D1L138 & D1_mem[11][11]) # !N1_q[3] & (D1L138);


--D1L338 is dram:inst2|Mux~2429 at LC_X15_Y17_N9
--operation mode is normal

D1L338 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[17][11] # !N1_q[4] & (D1_mem[1][11]));


--D1L438 is dram:inst2|Mux~2430 at LC_X15_Y17_N5
--operation mode is normal

D1L438 = N1_q[3] & (D1L338 & (D1_mem[25][11]) # !D1L338 & D1_mem[9][11]) # !N1_q[3] & (D1L338);


--D1L538 is dram:inst2|Mux~2431 at LC_X15_Y17_N4
--operation mode is normal

D1L538 = N1_q[1] & (D1L238 # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1L438);


--D1L638 is dram:inst2|Mux~2432 at LC_X19_Y14_N9
--operation mode is normal

D1L638 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & (D1_mem[15][11]) # !N1_q[3] & D1_mem[7][11]);


--D1L738 is dram:inst2|Mux~2433 at LC_X19_Y14_N2
--operation mode is normal

D1L738 = N1_q[4] & (D1L638 & D1_mem[31][11] # !D1L638 & (D1_mem[23][11])) # !N1_q[4] & (D1L638);


--D1L838 is dram:inst2|Mux~2434 at LC_X19_Y14_N4
--operation mode is normal

D1L838 = N1_q[2] & (D1L538 & D1L738 # !D1L538 & (D1L038)) # !N1_q[2] & (D1L538);


--D1L938 is dram:inst2|Mux~2435 at LC_X10_Y16_N3
--operation mode is normal

D1L938 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][11] # !N1_q[2] & (D1_mem[16][11]));


--D1L048 is dram:inst2|Mux~2436 at LC_X10_Y16_N7
--operation mode is normal

D1L048 = N1_q[1] & (D1L938 & D1_mem[22][11] # !D1L938 & (D1_mem[18][11])) # !N1_q[1] & (D1L938);


--D1L148 is dram:inst2|Mux~2437 at LC_X10_Y17_N0
--operation mode is normal

D1L148 = N1_q[1] & (D1_mem[10][11] # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1_mem[8][11]);


--D1L248 is dram:inst2|Mux~2438 at LC_X10_Y17_N5
--operation mode is normal

D1L248 = N1_q[2] & (D1L148 & D1_mem[14][11] # !D1L148 & (D1_mem[12][11])) # !N1_q[2] & D1L148;


--D1L348 is dram:inst2|Mux~2439 at LC_X12_Y17_N2
--operation mode is normal

D1L348 = N1_q[1] & (D1_mem[2][11] # N1_q[2]) # !N1_q[1] & (D1_mem[0][11] & !N1_q[2]);


--D1L448 is dram:inst2|Mux~2440 at LC_X12_Y17_N7
--operation mode is normal

D1L448 = N1_q[2] & (D1L348 & (D1_mem[6][11]) # !D1L348 & D1_mem[4][11]) # !N1_q[2] & (D1L348);


--D1L548 is dram:inst2|Mux~2441 at LC_X10_Y17_N6
--operation mode is normal

D1L548 = N1_q[4] & N1_q[3] # !N1_q[4] & (N1_q[3] & (D1L248) # !N1_q[3] & D1L448);


--D1L648 is dram:inst2|Mux~2442 at LC_X8_Y16_N9
--operation mode is normal

D1L648 = N1_q[2] & (D1_mem[28][11] # N1_q[1]) # !N1_q[2] & (D1_mem[24][11] & !N1_q[1]);


--D1L748 is dram:inst2|Mux~2443 at LC_X8_Y16_N1
--operation mode is normal

D1L748 = N1_q[1] & (D1L648 & (D1_mem[30][11]) # !D1L648 & D1_mem[26][11]) # !N1_q[1] & (D1L648);


--D1L848 is dram:inst2|Mux~2444 at LC_X10_Y17_N7
--operation mode is normal

D1L848 = N1_q[4] & (D1L548 & D1L748 # !D1L548 & (D1L048)) # !N1_q[4] & (D1L548);


--D1L948 is dram:inst2|Mux~2445 at LC_X10_Y17_N8
--operation mode is normal

D1L948 = N1_q[0] & D1L838 # !N1_q[0] & (D1L848);


--D1_data[11]$latch is dram:inst2|data[11]$latch at LC_X10_Y17_N9
--operation mode is normal

D1_data[11]$latch = GLOBAL(H1_wr) & D1L948 # !GLOBAL(H1_wr) & (D1_data[11]$latch);


--D1L058 is dram:inst2|Mux~2446 at LC_X14_Y17_N2
--operation mode is normal

D1L058 = N1_q[3] & (D1_mem[11][10] # N1_q[4]) # !N1_q[3] & (D1_mem[3][10] & !N1_q[4]);


--D1L158 is dram:inst2|Mux~2447 at LC_X14_Y14_N0
--operation mode is normal

D1L158 = D1L058 & (D1_mem[27][10] # !N1_q[4]) # !D1L058 & D1_mem[19][10] & N1_q[4];


--D1L258 is dram:inst2|Mux~2448 at LC_X15_Y16_N7
--operation mode is normal

D1L258 = N1_q[4] & (D1_mem[21][10] # N1_q[3]) # !N1_q[4] & (!N1_q[3] & D1_mem[5][10]);


--D1L358 is dram:inst2|Mux~2449 at LC_X15_Y16_N9
--operation mode is normal

D1L358 = N1_q[3] & (D1L258 & (D1_mem[29][10]) # !D1L258 & D1_mem[13][10]) # !N1_q[3] & (D1L258);


--D1L458 is dram:inst2|Mux~2450 at LC_X11_Y15_N2
--operation mode is normal

D1L458 = N1_q[3] & (N1_q[4] # D1_mem[9][10]) # !N1_q[3] & !N1_q[4] & D1_mem[1][10];


--D1L558 is dram:inst2|Mux~2451 at LC_X15_Y16_N5
--operation mode is normal

D1L558 = N1_q[4] & (D1L458 & (D1_mem[25][10]) # !D1L458 & D1_mem[17][10]) # !N1_q[4] & (D1L458);


--D1L658 is dram:inst2|Mux~2452 at LC_X15_Y16_N4
--operation mode is normal

D1L658 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L358 # !N1_q[2] & (D1L558));


--D1L758 is dram:inst2|Mux~2453 at LC_X14_Y14_N5
--operation mode is normal

D1L758 = N1_q[4] & (D1_mem[23][10] # N1_q[3]) # !N1_q[4] & (D1_mem[7][10] & !N1_q[3]);


--D1L858 is dram:inst2|Mux~2454 at LC_X14_Y14_N9
--operation mode is normal

D1L858 = N1_q[3] & (D1L758 & (D1_mem[31][10]) # !D1L758 & D1_mem[15][10]) # !N1_q[3] & D1L758;


--D1L958 is dram:inst2|Mux~2455 at LC_X14_Y14_N4
--operation mode is normal

D1L958 = N1_q[1] & (D1L658 & D1L858 # !D1L658 & (D1L158)) # !N1_q[1] & (D1L658);


--D1L068 is dram:inst2|Mux~2456 at LC_X11_Y19_N4
--operation mode is normal

D1L068 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & D1_mem[12][10] # !N1_q[2] & (D1_mem[8][10]));


--D1L168 is dram:inst2|Mux~2457 at LC_X11_Y17_N5
--operation mode is normal

D1L168 = N1_q[1] & (D1L068 & (D1_mem[14][10]) # !D1L068 & D1_mem[10][10]) # !N1_q[1] & (D1L068);


--D1L268 is dram:inst2|Mux~2458 at LC_X10_Y16_N5
--operation mode is normal

D1L268 = N1_q[1] & (D1_mem[18][10] # N1_q[2]) # !N1_q[1] & (D1_mem[16][10] & !N1_q[2]);


--D1L368 is dram:inst2|Mux~2459 at LC_X10_Y16_N0
--operation mode is normal

D1L368 = N1_q[2] & (D1L268 & (D1_mem[22][10]) # !D1L268 & D1_mem[20][10]) # !N1_q[2] & (D1L268);


--D1L468 is dram:inst2|Mux~2460 at LC_X14_Y18_N7
--operation mode is normal

D1L468 = N1_q[2] & (N1_q[1] # D1_mem[4][10]) # !N1_q[2] & !N1_q[1] & (D1_mem[0][10]);


--D1L568 is dram:inst2|Mux~2461 at LC_X11_Y17_N4
--operation mode is normal

D1L568 = D1L468 & (D1_mem[6][10] # !N1_q[1]) # !D1L468 & N1_q[1] & D1_mem[2][10];


--D1L668 is dram:inst2|Mux~2462 at LC_X11_Y17_N7
--operation mode is normal

D1L668 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L368 # !N1_q[4] & (D1L568));


--D1L768 is dram:inst2|Mux~2463 at LC_X11_Y16_N8
--operation mode is normal

D1L768 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][10] # !N1_q[1] & (D1_mem[24][10]));


--D1L868 is dram:inst2|Mux~2464 at LC_X11_Y16_N9
--operation mode is normal

D1L868 = N1_q[2] & (D1L768 & (D1_mem[30][10]) # !D1L768 & D1_mem[28][10]) # !N1_q[2] & (D1L768);


--D1L968 is dram:inst2|Mux~2465 at LC_X11_Y17_N2
--operation mode is normal

D1L968 = D1L668 & (D1L868 # !N1_q[3]) # !D1L668 & D1L168 & N1_q[3];


--D1L078 is dram:inst2|Mux~2466 at LC_X11_Y17_N0
--operation mode is normal

D1L078 = N1_q[0] & (D1L958) # !N1_q[0] & D1L968;


--D1_data[10]$latch is dram:inst2|data[10]$latch at LC_X11_Y17_N8
--operation mode is normal

D1_data[10]$latch = GLOBAL(H1_wr) & D1L078 # !GLOBAL(H1_wr) & (D1_data[10]$latch);


--D1L178 is dram:inst2|Mux~2467 at LC_X15_Y13_N8
--operation mode is normal

D1L178 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & (D1_mem[13][9]) # !N1_q[3] & D1_mem[5][9]);


--D1L278 is dram:inst2|Mux~2468 at LC_X15_Y13_N2
--operation mode is normal

D1L278 = N1_q[4] & (D1L178 & D1_mem[29][9] # !D1L178 & (D1_mem[21][9])) # !N1_q[4] & (D1L178);


--D1L378 is dram:inst2|Mux~2469 at LC_X20_Y14_N8
--operation mode is normal

D1L378 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[19][9] # !N1_q[4] & (D1_mem[3][9]));


--D1L478 is dram:inst2|Mux~2470 at LC_X20_Y16_N7
--operation mode is normal

D1L478 = N1_q[3] & (D1L378 & (D1_mem[27][9]) # !D1L378 & D1_mem[11][9]) # !N1_q[3] & (D1L378);


--D1L578 is dram:inst2|Mux~2471 at LC_X20_Y16_N9
--operation mode is normal

D1L578 = N1_q[4] & (D1_mem[17][9] # N1_q[3]) # !N1_q[4] & (D1_mem[1][9] & !N1_q[3]);


--D1L678 is dram:inst2|Mux~2472 at LC_X20_Y16_N8
--operation mode is normal

D1L678 = N1_q[3] & (D1L578 & (D1_mem[25][9]) # !D1L578 & D1_mem[9][9]) # !N1_q[3] & (D1L578);


--D1L778 is dram:inst2|Mux~2473 at LC_X20_Y16_N2
--operation mode is normal

D1L778 = N1_q[1] & (D1L478 # N1_q[2]) # !N1_q[1] & (D1L678 & !N1_q[2]);


--D1L878 is dram:inst2|Mux~2474 at LC_X15_Y13_N4
--operation mode is normal

D1L878 = N1_q[3] & (D1_mem[15][9] # N1_q[4]) # !N1_q[3] & (D1_mem[7][9] & !N1_q[4]);


--D1L978 is dram:inst2|Mux~2475 at LC_X14_Y16_N0
--operation mode is normal

D1L978 = N1_q[4] & (D1L878 & (D1_mem[31][9]) # !D1L878 & D1_mem[23][9]) # !N1_q[4] & (D1L878);


--D1L088 is dram:inst2|Mux~2476 at LC_X14_Y16_N7
--operation mode is normal

D1L088 = D1L778 & (D1L978 # !N1_q[2]) # !D1L778 & D1L278 & N1_q[2];


--D1L188 is dram:inst2|Mux~2477 at LC_X12_Y16_N3
--operation mode is normal

D1L188 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & (D1_mem[20][9]) # !N1_q[2] & D1_mem[16][9]);


--D1L288 is dram:inst2|Mux~2478 at LC_X12_Y16_N2
--operation mode is normal

D1L288 = N1_q[1] & (D1L188 & D1_mem[22][9] # !D1L188 & (D1_mem[18][9])) # !N1_q[1] & (D1L188);


--D1L388 is dram:inst2|Mux~2479 at LC_X13_Y19_N9
--operation mode is normal

D1L388 = N1_q[1] & (N1_q[2] # D1_mem[10][9]) # !N1_q[1] & D1_mem[8][9] & !N1_q[2];


--D1L488 is dram:inst2|Mux~2480 at LC_X13_Y19_N8
--operation mode is normal

D1L488 = D1L388 & (D1_mem[14][9] # !N1_q[2]) # !D1L388 & N1_q[2] & D1_mem[12][9];


--D1L588 is dram:inst2|Mux~2481 at LC_X14_Y15_N9
--operation mode is normal

D1L588 = N1_q[1] & (N1_q[2] # D1_mem[2][9]) # !N1_q[1] & !N1_q[2] & (D1_mem[0][9]);


--D1L688 is dram:inst2|Mux~2482 at LC_X14_Y16_N1
--operation mode is normal

D1L688 = D1L588 & (D1_mem[6][9] # !N1_q[2]) # !D1L588 & (N1_q[2] & D1_mem[4][9]);


--D1L788 is dram:inst2|Mux~2483 at LC_X14_Y16_N4
--operation mode is normal

D1L788 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L488 # !N1_q[3] & (D1L688));


--D1L888 is dram:inst2|Mux~2484 at LC_X11_Y16_N5
--operation mode is normal

D1L888 = N1_q[2] & (D1_mem[28][9] # N1_q[1]) # !N1_q[2] & D1_mem[24][9] & (!N1_q[1]);


--D1L988 is dram:inst2|Mux~2485 at LC_X11_Y16_N4
--operation mode is normal

D1L988 = D1L888 & (D1_mem[30][9] # !N1_q[1]) # !D1L888 & D1_mem[26][9] & N1_q[1];


--D1L098 is dram:inst2|Mux~2486 at LC_X14_Y16_N5
--operation mode is normal

D1L098 = N1_q[4] & (D1L788 & (D1L988) # !D1L788 & D1L288) # !N1_q[4] & (D1L788);


--D1L198 is dram:inst2|Mux~2487 at LC_X14_Y16_N8
--operation mode is normal

D1L198 = N1_q[0] & D1L088 # !N1_q[0] & (D1L098);


--D1_data[9]$latch is dram:inst2|data[9]$latch at LC_X14_Y16_N9
--operation mode is normal

D1_data[9]$latch = GLOBAL(H1_wr) & D1L198 # !GLOBAL(H1_wr) & (D1_data[9]$latch);


--D1L298 is dram:inst2|Mux~2488 at LC_X14_Y17_N7
--operation mode is normal

D1L298 = N1_q[3] & (D1_mem[11][8] # N1_q[4]) # !N1_q[3] & (D1_mem[3][8] & !N1_q[4]);


--D1L398 is dram:inst2|Mux~2489 at LC_X14_Y17_N6
--operation mode is normal

D1L398 = N1_q[4] & (D1L298 & (D1_mem[27][8]) # !D1L298 & D1_mem[19][8]) # !N1_q[4] & (D1L298);


--D1L498 is dram:inst2|Mux~2490 at LC_X19_Y15_N5
--operation mode is normal

D1L498 = N1_q[4] & (N1_q[3] # D1_mem[21][8]) # !N1_q[4] & !N1_q[3] & D1_mem[5][8];


--D1L598 is dram:inst2|Mux~2491 at LC_X19_Y15_N1
--operation mode is normal

D1L598 = D1L498 & (D1_mem[29][8] # !N1_q[3]) # !D1L498 & N1_q[3] & D1_mem[13][8];


--D1L698 is dram:inst2|Mux~2492 at LC_X19_Y16_N6
--operation mode is normal

D1L698 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][8] # !N1_q[3] & (D1_mem[1][8]));


--D1L798 is dram:inst2|Mux~2493 at LC_X19_Y16_N0
--operation mode is normal

D1L798 = N1_q[4] & (D1L698 & D1_mem[25][8] # !D1L698 & (D1_mem[17][8])) # !N1_q[4] & (D1L698);


--D1L898 is dram:inst2|Mux~2494 at LC_X19_Y16_N1
--operation mode is normal

D1L898 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L598 # !N1_q[2] & (D1L798));


--D1L998 is dram:inst2|Mux~2495 at LC_X14_Y11_N3
--operation mode is normal

D1L998 = N1_q[4] & (D1_mem[23][8] # N1_q[3]) # !N1_q[4] & (!N1_q[3] & D1_mem[7][8]);


--D1L009 is dram:inst2|Mux~2496 at LC_X14_Y11_N4
--operation mode is normal

D1L009 = D1L998 & (D1_mem[31][8] # !N1_q[3]) # !D1L998 & (D1_mem[15][8] & N1_q[3]);


--D1L109 is dram:inst2|Mux~2497 at LC_X19_Y16_N2
--operation mode is normal

D1L109 = N1_q[1] & (D1L898 & D1L009 # !D1L898 & (D1L398)) # !N1_q[1] & (D1L898);


--D1L209 is dram:inst2|Mux~2498 at LC_X11_Y19_N6
--operation mode is normal

D1L209 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][8] # !N1_q[2] & (D1_mem[8][8]));


--D1L309 is dram:inst2|Mux~2499 at LC_X11_Y19_N8
--operation mode is normal

D1L309 = D1L209 & (D1_mem[14][8] # !N1_q[1]) # !D1L209 & N1_q[1] & (D1_mem[10][8]);


--D1L409 is dram:inst2|Mux~2500 at LC_X13_Y16_N8
--operation mode is normal

D1L409 = N1_q[1] & (D1_mem[18][8] # N1_q[2]) # !N1_q[1] & (!N1_q[2] & D1_mem[16][8]);


--D1L509 is dram:inst2|Mux~2501 at LC_X9_Y15_N5
--operation mode is normal

D1L509 = N1_q[2] & (D1L409 & (D1_mem[22][8]) # !D1L409 & D1_mem[20][8]) # !N1_q[2] & (D1L409);


--D1L609 is dram:inst2|Mux~2502 at LC_X9_Y15_N7
--operation mode is normal

D1L609 = N1_q[1] & N1_q[2] # !N1_q[1] & (N1_q[2] & (D1_mem[4][8]) # !N1_q[2] & D1_mem[0][8]);


--D1L709 is dram:inst2|Mux~2503 at LC_X9_Y15_N0
--operation mode is normal

D1L709 = N1_q[1] & (D1L609 & D1_mem[6][8] # !D1L609 & (D1_mem[2][8])) # !N1_q[1] & (D1L609);


--D1L809 is dram:inst2|Mux~2504 at LC_X9_Y15_N8
--operation mode is normal

D1L809 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L509 # !N1_q[4] & (D1L709));


--D1L909 is dram:inst2|Mux~2505 at LC_X8_Y15_N9
--operation mode is normal

D1L909 = N1_q[1] & (N1_q[2] # D1_mem[26][8]) # !N1_q[1] & !N1_q[2] & (D1_mem[24][8]);


--D1L019 is dram:inst2|Mux~2506 at LC_X8_Y15_N5
--operation mode is normal

D1L019 = N1_q[2] & (D1L909 & (D1_mem[30][8]) # !D1L909 & D1_mem[28][8]) # !N1_q[2] & (D1L909);


--D1L119 is dram:inst2|Mux~2507 at LC_X8_Y15_N4
--operation mode is normal

D1L119 = N1_q[3] & (D1L809 & (D1L019) # !D1L809 & D1L309) # !N1_q[3] & (D1L809);


--D1L219 is dram:inst2|Mux~2508 at LC_X19_Y16_N4
--operation mode is normal

D1L219 = N1_q[0] & (D1L109) # !N1_q[0] & D1L119;


--D1_data[8]$latch is dram:inst2|data[8]$latch at LC_X19_Y16_N7
--operation mode is normal

D1_data[8]$latch = GLOBAL(H1_wr) & D1L219 # !GLOBAL(H1_wr) & (D1_data[8]$latch);


--B1L721 is alu:inst|LessThan~242 at LC_X11_Y6_N4
--operation mode is arithmetic

B1L721 = B1L821;


--B1L27 is alu:inst|add~4520 at LC_X12_Y5_N5
--operation mode is arithmetic

B1L27_carry_eqn = (!B1L67 & GND) # (B1L67 & VCC);
B1L27 = G1L42 $ (B1L27_carry_eqn);

--B1L37 is alu:inst|add~4522 at LC_X12_Y5_N5
--operation mode is arithmetic

B1L37_cout_0 = G1L42 & (!B1L67);
B1L37 = CARRY(B1L37_cout_0);

--B1L47 is alu:inst|add~4522COUT1_4565 at LC_X12_Y5_N5
--operation mode is arithmetic

B1L47_cout_1 = G1L42 & (!B1L67);
B1L47 = CARRY(B1L47_cout_1);


--B1L131 is alu:inst|LessThan~247 at LC_X13_Y5_N4
--operation mode is arithmetic

B1L131 = B1L231;


--D1_mem[21][15] is dram:inst2|mem[21][15] at LC_X16_Y16_N6
--operation mode is normal

D1_mem[21][15] = GLOBAL(D1L619) & (D1L519 & D1_data[15]$latch) # !GLOBAL(D1L619) & D1_mem[21][15];


--D1_mem[13][15] is dram:inst2|mem[13][15] at LC_X16_Y16_N2
--operation mode is normal

D1_mem[13][15] = GLOBAL(D1L429) & (D1L329 & D1_data[15]$latch) # !GLOBAL(D1L429) & D1_mem[13][15];


--D1_mem[5][15] is dram:inst2|mem[5][15] at LC_X16_Y16_N1
--operation mode is normal

D1_mem[5][15] = D1L239 & D1_data[15]$latch & D1L139 # !D1L239 & (D1_mem[5][15]);


--D1_mem[29][15] is dram:inst2|mem[29][15] at LC_X16_Y16_N3
--operation mode is normal

D1_mem[29][15] = D1L049 & D1L939 & D1_data[15]$latch # !D1L049 & (D1_mem[29][15]);


--D1_mem[19][15] is dram:inst2|mem[19][15] at LC_X15_Y18_N8
--operation mode is normal

D1_mem[19][15] = GLOBAL(D1L419) & D1_data[15]$latch & D1L319 # !GLOBAL(D1L419) & (D1_mem[19][15]);


--D1_mem[11][15] is dram:inst2|mem[11][15] at LC_X16_Y18_N2
--operation mode is normal

D1_mem[11][15] = GLOBAL(D1L229) & (D1_data[15]$latch & D1L129) # !GLOBAL(D1L229) & D1_mem[11][15];


--D1_mem[3][15] is dram:inst2|mem[3][15] at LC_X16_Y18_N6
--operation mode is normal

D1_mem[3][15] = D1L039 & D1L929 & D1_data[15]$latch # !D1L039 & (D1_mem[3][15]);


--D1_mem[27][15] is dram:inst2|mem[27][15] at LC_X16_Y17_N5
--operation mode is normal

D1_mem[27][15] = D1L839 & D1L739 & D1_data[15]$latch # !D1L839 & (D1_mem[27][15]);


--D1_mem[17][15] is dram:inst2|mem[17][15] at LC_X16_Y17_N2
--operation mode is normal

D1_mem[17][15] = GLOBAL(D1L819) & (D1_data[15]$latch & D1L719) # !GLOBAL(D1L819) & D1_mem[17][15];


--D1_mem[9][15] is dram:inst2|mem[9][15] at LC_X16_Y17_N1
--operation mode is normal

D1_mem[9][15] = D1L629 & (D1L529 & D1_data[15]$latch) # !D1L629 & D1_mem[9][15];


--D1_mem[1][15] is dram:inst2|mem[1][15] at LC_X16_Y17_N8
--operation mode is normal

D1_mem[1][15] = D1L439 & D1_data[15]$latch & (D1L339) # !D1L439 & (D1_mem[1][15]);


--D1_mem[25][15] is dram:inst2|mem[25][15] at LC_X16_Y17_N3
--operation mode is normal

D1_mem[25][15] = D1L249 & D1_data[15]$latch & D1L149 # !D1L249 & (D1_mem[25][15]);


--D1_mem[23][15] is dram:inst2|mem[23][15] at LC_X16_Y14_N2
--operation mode is normal

D1_mem[23][15] = GLOBAL(D1L029) & (D1_data[15]$latch & D1L919) # !GLOBAL(D1L029) & D1_mem[23][15];


--D1_mem[15][15] is dram:inst2|mem[15][15] at LC_X16_Y14_N1
--operation mode is normal

D1_mem[15][15] = D1L829 & D1L729 & D1_data[15]$latch # !D1L829 & (D1_mem[15][15]);


--D1_mem[7][15] is dram:inst2|mem[7][15] at LC_X16_Y14_N6
--operation mode is normal

D1_mem[7][15] = D1L639 & (D1_data[15]$latch & D1L539) # !D1L639 & D1_mem[7][15];


--D1_mem[31][15] is dram:inst2|mem[31][15] at LC_X16_Y14_N0
--operation mode is normal

D1_mem[31][15] = D1L449 & D1L349 & D1_data[15]$latch # !D1L449 & (D1_mem[31][15]);


--D1_mem[18][15] is dram:inst2|mem[18][15] at LC_X9_Y11_N1
--operation mode is normal

D1_mem[18][15] = D1L479 & D1_data[15]$latch & D1L379 # !D1L479 & (D1_mem[18][15]);


--D1_mem[20][15] is dram:inst2|mem[20][15] at LC_X9_Y11_N6
--operation mode is normal

D1_mem[20][15] = D1L459 & D1L359 & (D1_data[15]$latch) # !D1L459 & (D1_mem[20][15]);


--D1_mem[16][15] is dram:inst2|mem[16][15] at LC_X9_Y11_N3
--operation mode is normal

D1_mem[16][15] = D1L859 & D1_data[15]$latch & D1L759 # !D1L859 & (D1_mem[16][15]);


--D1_mem[22][15] is dram:inst2|mem[22][15] at LC_X9_Y16_N5
--operation mode is normal

D1_mem[22][15] = D1L279 & D1L179 & D1_data[15]$latch # !D1L279 & (D1_mem[22][15]);


--D1_mem[12][15] is dram:inst2|mem[12][15] at LC_X12_Y19_N0
--operation mode is normal

D1_mem[12][15] = D1L869 & D1L769 & (D1_data[15]$latch) # !D1L869 & (D1_mem[12][15]);


--D1_mem[10][15] is dram:inst2|mem[10][15] at LC_X12_Y18_N2
--operation mode is normal

D1_mem[10][15] = D1L849 & (D1L749 & D1_data[15]$latch) # !D1L849 & D1_mem[10][15];


--D1_mem[8][15] is dram:inst2|mem[8][15] at LC_X12_Y18_N6
--operation mode is normal

D1_mem[8][15] = D1L469 & D1L369 & D1_data[15]$latch # !D1L469 & (D1_mem[8][15]);


--D1_mem[14][15] is dram:inst2|mem[14][15] at LC_X10_Y18_N6
--operation mode is normal

D1_mem[14][15] = D1L259 & D1_data[15]$latch & D1L159 # !D1L259 & (D1_mem[14][15]);


--D1_mem[4][15] is dram:inst2|mem[4][15] at LC_X10_Y18_N1
--operation mode is normal

D1_mem[4][15] = D1L269 & (D1L169 & D1_data[15]$latch) # !D1L269 & D1_mem[4][15];


--D1_mem[2][15] is dram:inst2|mem[2][15] at LC_X10_Y18_N8
--operation mode is normal

D1_mem[2][15] = D1L059 & D1L949 & (D1_data[15]$latch) # !D1L059 & (D1_mem[2][15]);


--D1_mem[0][15] is dram:inst2|mem[0][15] at LC_X10_Y18_N2
--operation mode is normal

D1_mem[0][15] = D1L669 & D1_data[15]$latch & (D1L569) # !D1L669 & (D1_mem[0][15]);


--D1_mem[6][15] is dram:inst2|mem[6][15] at LC_X10_Y18_N3
--operation mode is normal

D1_mem[6][15] = D1L649 & (D1_data[15]$latch & D1L549) # !D1L649 & D1_mem[6][15];


--D1_mem[26][15] is dram:inst2|mem[26][15] at LC_X8_Y12_N3
--operation mode is normal

D1_mem[26][15] = D1L079 & D1_data[15]$latch & D1L969 # !D1L079 & (D1_mem[26][15]);


--D1_mem[28][15] is dram:inst2|mem[28][15] at LC_X8_Y14_N6
--operation mode is normal

D1_mem[28][15] = D1L069 & D1L959 & D1_data[15]$latch # !D1L069 & (D1_mem[28][15]);


--D1_mem[24][15] is dram:inst2|mem[24][15] at LC_X8_Y14_N1
--operation mode is normal

D1_mem[24][15] = D1L659 & D1L559 & D1_data[15]$latch # !D1L659 & (D1_mem[24][15]);


--D1_mem[30][15] is dram:inst2|mem[30][15] at LC_X11_Y15_N5
--operation mode is normal

D1_mem[30][15] = D1L679 & D1_data[15]$latch & (D1L579) # !D1L679 & (D1_mem[30][15]);


--D1_mem[19][14] is dram:inst2|mem[19][14] at LC_X15_Y18_N9
--operation mode is normal

D1_mem[19][14] = GLOBAL(D1L419) & (D1L319 & D1_data[14]$latch) # !GLOBAL(D1L419) & D1_mem[19][14];


--D1_mem[11][14] is dram:inst2|mem[11][14] at LC_X15_Y18_N0
--operation mode is normal

D1_mem[11][14] = GLOBAL(D1L229) & D1_data[14]$latch & D1L129 # !GLOBAL(D1L229) & (D1_mem[11][14]);


--D1_mem[3][14] is dram:inst2|mem[3][14] at LC_X16_Y18_N5
--operation mode is normal

D1_mem[3][14] = D1L039 & D1L929 & D1_data[14]$latch # !D1L039 & (D1_mem[3][14]);


--D1_mem[27][14] is dram:inst2|mem[27][14] at LC_X15_Y18_N3
--operation mode is normal

D1_mem[27][14] = D1L839 & D1L739 & (D1_data[14]$latch) # !D1L839 & (D1_mem[27][14]);


--D1_mem[13][14] is dram:inst2|mem[13][14] at LC_X15_Y15_N2
--operation mode is normal

D1_mem[13][14] = GLOBAL(D1L429) & (D1L329 & D1_data[14]$latch) # !GLOBAL(D1L429) & D1_mem[13][14];


--D1_mem[21][14] is dram:inst2|mem[21][14] at LC_X15_Y15_N6
--operation mode is normal

D1_mem[21][14] = GLOBAL(D1L619) & D1L519 & D1_data[14]$latch # !GLOBAL(D1L619) & (D1_mem[21][14]);


--D1_mem[5][14] is dram:inst2|mem[5][14] at LC_X15_Y15_N4
--operation mode is normal

D1_mem[5][14] = D1L239 & (D1_data[14]$latch & D1L139) # !D1L239 & D1_mem[5][14];


--D1_mem[29][14] is dram:inst2|mem[29][14] at LC_X15_Y15_N7
--operation mode is normal

D1_mem[29][14] = D1L049 & (D1L939 & D1_data[14]$latch) # !D1L049 & D1_mem[29][14];


--D1_mem[17][14] is dram:inst2|mem[17][14] at LC_X15_Y14_N3
--operation mode is normal

D1_mem[17][14] = GLOBAL(D1L819) & D1L719 & (D1_data[14]$latch) # !GLOBAL(D1L819) & (D1_mem[17][14]);


--D1_mem[9][14] is dram:inst2|mem[9][14] at LC_X15_Y14_N5
--operation mode is normal

D1_mem[9][14] = D1L629 & D1_data[14]$latch & D1L529 # !D1L629 & (D1_mem[9][14]);


--D1_mem[1][14] is dram:inst2|mem[1][14] at LC_X15_Y14_N6
--operation mode is normal

D1_mem[1][14] = D1L439 & D1L339 & D1_data[14]$latch # !D1L439 & (D1_mem[1][14]);


--D1_mem[25][14] is dram:inst2|mem[25][14] at LC_X15_Y14_N1
--operation mode is normal

D1_mem[25][14] = D1L249 & D1L149 & D1_data[14]$latch # !D1L249 & (D1_mem[25][14]);


--D1_mem[15][14] is dram:inst2|mem[15][14] at LC_X15_Y14_N0
--operation mode is normal

D1_mem[15][14] = D1L829 & D1L729 & D1_data[14]$latch # !D1L829 & (D1_mem[15][14]);


--D1_mem[23][14] is dram:inst2|mem[23][14] at LC_X14_Y11_N9
--operation mode is normal

D1_mem[23][14] = GLOBAL(D1L029) & D1L919 & D1_data[14]$latch # !GLOBAL(D1L029) & (D1_mem[23][14]);


--D1_mem[7][14] is dram:inst2|mem[7][14] at LC_X14_Y11_N5
--operation mode is normal

D1_mem[7][14] = D1L639 & D1_data[14]$latch & D1L539 # !D1L639 & (D1_mem[7][14]);


--D1_mem[31][14] is dram:inst2|mem[31][14] at LC_X16_Y14_N9
--operation mode is normal

D1_mem[31][14] = D1L449 & D1L349 & (D1_data[14]$latch) # !D1L449 & (D1_mem[31][14]);


--D1_mem[10][14] is dram:inst2|mem[10][14] at LC_X12_Y18_N8
--operation mode is normal

D1_mem[10][14] = D1L849 & D1_data[14]$latch & D1L749 # !D1L849 & (D1_mem[10][14]);


--D1_mem[12][14] is dram:inst2|mem[12][14] at LC_X12_Y19_N5
--operation mode is normal

D1_mem[12][14] = D1L869 & D1L769 & D1_data[14]$latch # !D1L869 & (D1_mem[12][14]);


--D1_mem[8][14] is dram:inst2|mem[8][14] at LC_X11_Y19_N2
--operation mode is normal

D1_mem[8][14] = D1L469 & D1_data[14]$latch & D1L369 # !D1L469 & (D1_mem[8][14]);


--D1_mem[14][14] is dram:inst2|mem[14][14] at LC_X12_Y18_N3
--operation mode is normal

D1_mem[14][14] = D1L259 & D1_data[14]$latch & D1L159 # !D1L259 & (D1_mem[14][14]);


--D1_mem[20][14] is dram:inst2|mem[20][14] at LC_X12_Y16_N5
--operation mode is normal

D1_mem[20][14] = D1L459 & D1_data[14]$latch & D1L359 # !D1L459 & (D1_mem[20][14]);


--D1_mem[18][14] is dram:inst2|mem[18][14] at LC_X11_Y11_N5
--operation mode is normal

D1_mem[18][14] = D1L479 & D1L379 & D1_data[14]$latch # !D1L479 & (D1_mem[18][14]);


--D1_mem[16][14] is dram:inst2|mem[16][14] at LC_X13_Y16_N5
--operation mode is normal

D1_mem[16][14] = D1L859 & D1L759 & D1_data[14]$latch # !D1L859 & (D1_mem[16][14]);


--D1_mem[22][14] is dram:inst2|mem[22][14] at LC_X9_Y16_N3
--operation mode is normal

D1_mem[22][14] = D1L279 & D1L179 & D1_data[14]$latch # !D1L279 & (D1_mem[22][14]);


--D1_mem[2][14] is dram:inst2|mem[2][14] at LC_X9_Y17_N8
--operation mode is normal

D1_mem[2][14] = D1L059 & D1_data[14]$latch & (D1L949) # !D1L059 & (D1_mem[2][14]);


--D1_mem[4][14] is dram:inst2|mem[4][14] at LC_X9_Y17_N6
--operation mode is normal

D1_mem[4][14] = D1L269 & D1_data[14]$latch & D1L169 # !D1L269 & (D1_mem[4][14]);


--D1_mem[0][14] is dram:inst2|mem[0][14] at LC_X9_Y17_N4
--operation mode is normal

D1_mem[0][14] = D1L669 & D1_data[14]$latch & D1L569 # !D1L669 & (D1_mem[0][14]);


--D1_mem[6][14] is dram:inst2|mem[6][14] at LC_X9_Y17_N3
--operation mode is normal

D1_mem[6][14] = D1L649 & D1L549 & D1_data[14]$latch # !D1L649 & (D1_mem[6][14]);


--D1_mem[28][14] is dram:inst2|mem[28][14] at LC_X8_Y14_N5
--operation mode is normal

D1_mem[28][14] = D1L069 & D1L959 & D1_data[14]$latch # !D1L069 & (D1_mem[28][14]);


--D1_mem[26][14] is dram:inst2|mem[26][14] at LC_X8_Y16_N2
--operation mode is normal

D1_mem[26][14] = D1L079 & (D1L969 & D1_data[14]$latch) # !D1L079 & D1_mem[26][14];


--D1_mem[24][14] is dram:inst2|mem[24][14] at LC_X8_Y16_N5
--operation mode is normal

D1_mem[24][14] = D1L659 & D1L559 & (D1_data[14]$latch) # !D1L659 & (D1_mem[24][14]);


--D1_mem[30][14] is dram:inst2|mem[30][14] at LC_X11_Y15_N6
--operation mode is normal

D1_mem[30][14] = D1L679 & D1L579 & D1_data[14]$latch # !D1L679 & (D1_mem[30][14]);


--D1_mem[21][13] is dram:inst2|mem[21][13] at LC_X19_Y13_N8
--operation mode is normal

D1_mem[21][13] = GLOBAL(D1L619) & D1_data[13]$latch & (D1L519) # !GLOBAL(D1L619) & (D1_mem[21][13]);


--D1_mem[13][13] is dram:inst2|mem[13][13] at LC_X19_Y13_N6
--operation mode is normal

D1_mem[13][13] = GLOBAL(D1L429) & D1_data[13]$latch & D1L329 # !GLOBAL(D1L429) & (D1_mem[13][13]);


--D1_mem[5][13] is dram:inst2|mem[5][13] at LC_X19_Y13_N7
--operation mode is normal

D1_mem[5][13] = D1L239 & D1_data[13]$latch & (D1L139) # !D1L239 & (D1_mem[5][13]);


--D1_mem[29][13] is dram:inst2|mem[29][13] at LC_X19_Y13_N1
--operation mode is normal

D1_mem[29][13] = D1L049 & (D1_data[13]$latch & D1L939) # !D1L049 & D1_mem[29][13];


--D1_mem[11][13] is dram:inst2|mem[11][13] at LC_X16_Y18_N8
--operation mode is normal

D1_mem[11][13] = GLOBAL(D1L229) & D1_data[13]$latch & (D1L129) # !GLOBAL(D1L229) & (D1_mem[11][13]);


--D1_mem[19][13] is dram:inst2|mem[19][13] at LC_X16_Y18_N1
--operation mode is normal

D1_mem[19][13] = GLOBAL(D1L419) & D1L319 & D1_data[13]$latch # !GLOBAL(D1L419) & (D1_mem[19][13]);


--D1_mem[3][13] is dram:inst2|mem[3][13] at LC_X16_Y18_N3
--operation mode is normal

D1_mem[3][13] = D1L039 & D1L929 & D1_data[13]$latch # !D1L039 & (D1_mem[3][13]);


--D1_mem[27][13] is dram:inst2|mem[27][13] at LC_X19_Y18_N3
--operation mode is normal

D1_mem[27][13] = D1L839 & D1_data[13]$latch & D1L739 # !D1L839 & (D1_mem[27][13]);


--D1_mem[9][13] is dram:inst2|mem[9][13] at LC_X16_Y15_N9
--operation mode is normal

D1_mem[9][13] = D1L629 & D1_data[13]$latch & D1L529 # !D1L629 & (D1_mem[9][13]);


--D1_mem[17][13] is dram:inst2|mem[17][13] at LC_X16_Y15_N1
--operation mode is normal

D1_mem[17][13] = GLOBAL(D1L819) & D1L719 & D1_data[13]$latch # !GLOBAL(D1L819) & (D1_mem[17][13]);


--D1_mem[1][13] is dram:inst2|mem[1][13] at LC_X16_Y15_N5
--operation mode is normal

D1_mem[1][13] = D1L439 & D1L339 & D1_data[13]$latch # !D1L439 & (D1_mem[1][13]);


--D1_mem[25][13] is dram:inst2|mem[25][13] at LC_X16_Y15_N0
--operation mode is normal

D1_mem[25][13] = D1L249 & D1L149 & D1_data[13]$latch # !D1L249 & (D1_mem[25][13]);


--D1_mem[23][13] is dram:inst2|mem[23][13] at LC_X16_Y14_N4
--operation mode is normal

D1_mem[23][13] = GLOBAL(D1L029) & D1L919 & D1_data[13]$latch # !GLOBAL(D1L029) & (D1_mem[23][13]);


--D1_mem[15][13] is dram:inst2|mem[15][13] at LC_X14_Y11_N8
--operation mode is normal

D1_mem[15][13] = D1L829 & D1L729 & (D1_data[13]$latch) # !D1L829 & (D1_mem[15][13]);


--D1_mem[7][13] is dram:inst2|mem[7][13] at LC_X14_Y11_N6
--operation mode is normal

D1_mem[7][13] = D1L639 & D1L539 & D1_data[13]$latch # !D1L639 & (D1_mem[7][13]);


--D1_mem[31][13] is dram:inst2|mem[31][13] at LC_X16_Y14_N3
--operation mode is normal

D1_mem[31][13] = D1L449 & D1L349 & D1_data[13]$latch # !D1L449 & (D1_mem[31][13]);


--D1_mem[18][13] is dram:inst2|mem[18][13] at LC_X11_Y11_N0
--operation mode is normal

D1_mem[18][13] = D1L479 & D1L379 & D1_data[13]$latch # !D1L479 & (D1_mem[18][13]);


--D1_mem[20][13] is dram:inst2|mem[20][13] at LC_X12_Y16_N0
--operation mode is normal

D1_mem[20][13] = D1L459 & D1_data[13]$latch & D1L359 # !D1L459 & (D1_mem[20][13]);


--D1_mem[16][13] is dram:inst2|mem[16][13] at LC_X11_Y11_N6
--operation mode is normal

D1_mem[16][13] = D1L859 & (D1L759 & D1_data[13]$latch) # !D1L859 & D1_mem[16][13];


--D1_mem[22][13] is dram:inst2|mem[22][13] at LC_X11_Y11_N3
--operation mode is normal

D1_mem[22][13] = D1L279 & D1L179 & D1_data[13]$latch # !D1L279 & (D1_mem[22][13]);


--D1_mem[12][13] is dram:inst2|mem[12][13] at LC_X12_Y19_N1
--operation mode is normal

D1_mem[12][13] = D1L869 & D1L769 & D1_data[13]$latch # !D1L869 & (D1_mem[12][13]);


--D1_mem[10][13] is dram:inst2|mem[10][13] at LC_X12_Y19_N6
--operation mode is normal

D1_mem[10][13] = D1L849 & D1L749 & D1_data[13]$latch # !D1L849 & (D1_mem[10][13]);


--D1_mem[8][13] is dram:inst2|mem[8][13] at LC_X12_Y19_N7
--operation mode is normal

D1_mem[8][13] = D1L469 & D1_data[13]$latch & (D1L369) # !D1L469 & (D1_mem[8][13]);


--D1_mem[14][13] is dram:inst2|mem[14][13] at LC_X12_Y19_N4
--operation mode is normal

D1_mem[14][13] = D1L259 & (D1_data[13]$latch & D1L159) # !D1L259 & D1_mem[14][13];


--D1_mem[4][13] is dram:inst2|mem[4][13] at LC_X14_Y18_N6
--operation mode is normal

D1_mem[4][13] = D1L269 & D1_data[13]$latch & D1L169 # !D1L269 & (D1_mem[4][13]);


--D1_mem[2][13] is dram:inst2|mem[2][13] at LC_X14_Y18_N1
--operation mode is normal

D1_mem[2][13] = D1L059 & D1L949 & D1_data[13]$latch # !D1L059 & (D1_mem[2][13]);


--D1_mem[0][13] is dram:inst2|mem[0][13] at LC_X14_Y18_N2
--operation mode is normal

D1_mem[0][13] = D1L669 & D1_data[13]$latch & D1L569 # !D1L669 & (D1_mem[0][13]);


--D1_mem[6][13] is dram:inst2|mem[6][13] at LC_X14_Y18_N8
--operation mode is normal

D1_mem[6][13] = D1L649 & D1_data[13]$latch & (D1L549) # !D1L649 & (D1_mem[6][13]);


--D1_mem[26][13] is dram:inst2|mem[26][13] at LC_X8_Y16_N7
--operation mode is normal

D1_mem[26][13] = D1L079 & (D1L969 & D1_data[13]$latch) # !D1L079 & D1_mem[26][13];


--D1_mem[28][13] is dram:inst2|mem[28][13] at LC_X8_Y14_N8
--operation mode is normal

D1_mem[28][13] = D1L069 & D1_data[13]$latch & (D1L959) # !D1L069 & (D1_mem[28][13]);


--D1_mem[24][13] is dram:inst2|mem[24][13] at LC_X8_Y14_N4
--operation mode is normal

D1_mem[24][13] = D1L659 & D1_data[13]$latch & (D1L559) # !D1L659 & (D1_mem[24][13]);


--D1_mem[30][13] is dram:inst2|mem[30][13] at LC_X8_Y14_N3
--operation mode is normal

D1_mem[30][13] = D1L679 & D1L579 & D1_data[13]$latch # !D1L679 & (D1_mem[30][13]);


--D1_mem[19][12] is dram:inst2|mem[19][12] at LC_X20_Y14_N5
--operation mode is normal

D1_mem[19][12] = GLOBAL(D1L419) & D1L319 & (D1_data[12]$latch) # !GLOBAL(D1L419) & (D1_mem[19][12]);


--D1_mem[11][12] is dram:inst2|mem[11][12] at LC_X20_Y14_N2
--operation mode is normal

D1_mem[11][12] = GLOBAL(D1L229) & D1L129 & D1_data[12]$latch # !GLOBAL(D1L229) & (D1_mem[11][12]);


--D1_mem[3][12] is dram:inst2|mem[3][12] at LC_X20_Y14_N6
--operation mode is normal

D1_mem[3][12] = D1L039 & D1L929 & D1_data[12]$latch # !D1L039 & (D1_mem[3][12]);


--D1_mem[27][12] is dram:inst2|mem[27][12] at LC_X20_Y14_N9
--operation mode is normal

D1_mem[27][12] = D1L839 & (D1L739 & D1_data[12]$latch) # !D1L839 & D1_mem[27][12];


--D1_mem[13][12] is dram:inst2|mem[13][12] at LC_X19_Y13_N9
--operation mode is normal

D1_mem[13][12] = GLOBAL(D1L429) & (D1L329 & D1_data[12]$latch) # !GLOBAL(D1L429) & D1_mem[13][12];


--D1_mem[21][12] is dram:inst2|mem[21][12] at LC_X15_Y13_N0
--operation mode is normal

D1_mem[21][12] = GLOBAL(D1L619) & D1L519 & (D1_data[12]$latch) # !GLOBAL(D1L619) & (D1_mem[21][12]);


--D1_mem[5][12] is dram:inst2|mem[5][12] at LC_X19_Y15_N7
--operation mode is normal

D1_mem[5][12] = D1L239 & (D1_data[12]$latch & D1L139) # !D1L239 & D1_mem[5][12];


--D1_mem[29][12] is dram:inst2|mem[29][12] at LC_X19_Y13_N3
--operation mode is normal

D1_mem[29][12] = D1L049 & D1L939 & D1_data[12]$latch # !D1L049 & (D1_mem[29][12]);


--D1_mem[17][12] is dram:inst2|mem[17][12] at LC_X13_Y16_N6
--operation mode is normal

D1_mem[17][12] = GLOBAL(D1L819) & D1_data[12]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][12]);


--D1_mem[9][12] is dram:inst2|mem[9][12] at LC_X11_Y15_N1
--operation mode is normal

D1_mem[9][12] = D1L629 & D1_data[12]$latch & D1L529 # !D1L629 & (D1_mem[9][12]);


--D1_mem[1][12] is dram:inst2|mem[1][12] at LC_X11_Y15_N8
--operation mode is normal

D1_mem[1][12] = D1L439 & D1_data[12]$latch & (D1L339) # !D1L439 & (D1_mem[1][12]);


--D1_mem[25][12] is dram:inst2|mem[25][12] at LC_X20_Y13_N5
--operation mode is normal

D1_mem[25][12] = D1L249 & (D1L149 & D1_data[12]$latch) # !D1L249 & D1_mem[25][12];


--D1_mem[15][12] is dram:inst2|mem[15][12] at LC_X13_Y14_N1
--operation mode is normal

D1_mem[15][12] = D1L829 & D1_data[12]$latch & D1L729 # !D1L829 & (D1_mem[15][12]);


--D1_mem[23][12] is dram:inst2|mem[23][12] at LC_X20_Y13_N2
--operation mode is normal

D1_mem[23][12] = GLOBAL(D1L029) & (D1_data[12]$latch & D1L919) # !GLOBAL(D1L029) & D1_mem[23][12];


--D1_mem[7][12] is dram:inst2|mem[7][12] at LC_X13_Y14_N4
--operation mode is normal

D1_mem[7][12] = D1L639 & D1_data[12]$latch & (D1L539) # !D1L639 & (D1_mem[7][12]);


--D1_mem[31][12] is dram:inst2|mem[31][12] at LC_X13_Y14_N3
--operation mode is normal

D1_mem[31][12] = D1L449 & D1L349 & D1_data[12]$latch # !D1L449 & (D1_mem[31][12]);


--D1_mem[10][12] is dram:inst2|mem[10][12] at LC_X13_Y19_N5
--operation mode is normal

D1_mem[10][12] = D1L849 & D1L749 & (D1_data[12]$latch) # !D1L849 & (D1_mem[10][12]);


--D1_mem[12][12] is dram:inst2|mem[12][12] at LC_X12_Y19_N2
--operation mode is normal

D1_mem[12][12] = D1L869 & D1_data[12]$latch & (D1L769) # !D1L869 & (D1_mem[12][12]);


--D1_mem[8][12] is dram:inst2|mem[8][12] at LC_X11_Y19_N7
--operation mode is normal

D1_mem[8][12] = D1L469 & D1L369 & (D1_data[12]$latch) # !D1L469 & (D1_mem[8][12]);


--D1_mem[14][12] is dram:inst2|mem[14][12] at LC_X13_Y19_N2
--operation mode is normal

D1_mem[14][12] = D1L259 & D1L159 & D1_data[12]$latch # !D1L259 & (D1_mem[14][12]);


--D1_mem[20][12] is dram:inst2|mem[20][12] at LC_X12_Y16_N1
--operation mode is normal

D1_mem[20][12] = D1L459 & (D1_data[12]$latch & D1L359) # !D1L459 & D1_mem[20][12];


--D1_mem[18][12] is dram:inst2|mem[18][12] at LC_X13_Y16_N2
--operation mode is normal

D1_mem[18][12] = D1L479 & D1_data[12]$latch & (D1L379) # !D1L479 & (D1_mem[18][12]);


--D1_mem[16][12] is dram:inst2|mem[16][12] at LC_X13_Y16_N1
--operation mode is normal

D1_mem[16][12] = D1L859 & D1L759 & D1_data[12]$latch # !D1L859 & (D1_mem[16][12]);


--D1_mem[22][12] is dram:inst2|mem[22][12] at LC_X12_Y17_N6
--operation mode is normal

D1_mem[22][12] = D1L279 & D1_data[12]$latch & D1L179 # !D1L279 & (D1_mem[22][12]);


--D1_mem[2][12] is dram:inst2|mem[2][12] at LC_X14_Y15_N1
--operation mode is normal

D1_mem[2][12] = D1L059 & D1_data[12]$latch & D1L949 # !D1L059 & (D1_mem[2][12]);


--D1_mem[4][12] is dram:inst2|mem[4][12] at LC_X14_Y18_N0
--operation mode is normal

D1_mem[4][12] = D1L269 & D1_data[12]$latch & D1L169 # !D1L269 & (D1_mem[4][12]);


--D1_mem[0][12] is dram:inst2|mem[0][12] at LC_X14_Y15_N6
--operation mode is normal

D1_mem[0][12] = D1L669 & D1_data[12]$latch & D1L569 # !D1L669 & (D1_mem[0][12]);


--D1_mem[6][12] is dram:inst2|mem[6][12] at LC_X14_Y15_N8
--operation mode is normal

D1_mem[6][12] = D1L649 & D1L549 & (D1_data[12]$latch) # !D1L649 & (D1_mem[6][12]);


--D1_mem[28][12] is dram:inst2|mem[28][12] at LC_X8_Y14_N0
--operation mode is normal

D1_mem[28][12] = D1L069 & D1L959 & D1_data[12]$latch # !D1L069 & (D1_mem[28][12]);


--D1_mem[26][12] is dram:inst2|mem[26][12] at LC_X8_Y15_N2
--operation mode is normal

D1_mem[26][12] = D1L079 & D1L969 & D1_data[12]$latch # !D1L079 & (D1_mem[26][12]);


--D1_mem[24][12] is dram:inst2|mem[24][12] at LC_X8_Y15_N0
--operation mode is normal

D1_mem[24][12] = D1L659 & D1_data[12]$latch & D1L559 # !D1L659 & (D1_mem[24][12]);


--D1_mem[30][12] is dram:inst2|mem[30][12] at LC_X11_Y15_N9
--operation mode is normal

D1_mem[30][12] = D1L679 & D1L579 & (D1_data[12]$latch) # !D1L679 & (D1_mem[30][12]);


--D1_mem[21][11] is dram:inst2|mem[21][11] at LC_X19_Y14_N5
--operation mode is normal

D1_mem[21][11] = GLOBAL(D1L619) & D1L519 & (D1_data[11]$latch) # !GLOBAL(D1L619) & (D1_mem[21][11]);


--D1_mem[13][11] is dram:inst2|mem[13][11] at LC_X19_Y15_N9
--operation mode is normal

D1_mem[13][11] = GLOBAL(D1L429) & (D1L329 & D1_data[11]$latch) # !GLOBAL(D1L429) & D1_mem[13][11];


--D1_mem[5][11] is dram:inst2|mem[5][11] at LC_X19_Y15_N2
--operation mode is normal

D1_mem[5][11] = D1L239 & (D1_data[11]$latch & D1L139) # !D1L239 & D1_mem[5][11];


--D1_mem[29][11] is dram:inst2|mem[29][11] at LC_X19_Y14_N0
--operation mode is normal

D1_mem[29][11] = D1L049 & D1_data[11]$latch & D1L939 # !D1L049 & (D1_mem[29][11]);


--D1_mem[11][11] is dram:inst2|mem[11][11] at LC_X15_Y17_N1
--operation mode is normal

D1_mem[11][11] = GLOBAL(D1L229) & D1L129 & D1_data[11]$latch # !GLOBAL(D1L229) & (D1_mem[11][11]);


--D1_mem[19][11] is dram:inst2|mem[19][11] at LC_X12_Y17_N1
--operation mode is normal

D1_mem[19][11] = GLOBAL(D1L419) & (D1_data[11]$latch & D1L319) # !GLOBAL(D1L419) & D1_mem[19][11];


--D1_mem[3][11] is dram:inst2|mem[3][11] at LC_X20_Y14_N7
--operation mode is normal

D1_mem[3][11] = D1L039 & D1_data[11]$latch & (D1L929) # !D1L039 & (D1_mem[3][11]);


--D1_mem[27][11] is dram:inst2|mem[27][11] at LC_X15_Y17_N6
--operation mode is normal

D1_mem[27][11] = D1L839 & D1L739 & D1_data[11]$latch # !D1L839 & (D1_mem[27][11]);


--D1_mem[9][11] is dram:inst2|mem[9][11] at LC_X15_Y17_N0
--operation mode is normal

D1_mem[9][11] = D1L629 & (D1_data[11]$latch & D1L529) # !D1L629 & D1_mem[9][11];


--D1_mem[17][11] is dram:inst2|mem[17][11] at LC_X15_Y17_N8
--operation mode is normal

D1_mem[17][11] = GLOBAL(D1L819) & D1L719 & (D1_data[11]$latch) # !GLOBAL(D1L819) & (D1_mem[17][11]);


--D1_mem[1][11] is dram:inst2|mem[1][11] at LC_X15_Y17_N2
--operation mode is normal

D1_mem[1][11] = D1L439 & D1L339 & D1_data[11]$latch # !D1L439 & (D1_mem[1][11]);


--D1_mem[25][11] is dram:inst2|mem[25][11] at LC_X15_Y17_N3
--operation mode is normal

D1_mem[25][11] = D1L249 & D1L149 & D1_data[11]$latch # !D1L249 & (D1_mem[25][11]);


--D1_mem[23][11] is dram:inst2|mem[23][11] at LC_X19_Y14_N6
--operation mode is normal

D1_mem[23][11] = GLOBAL(D1L029) & (D1_data[11]$latch & D1L919) # !GLOBAL(D1L029) & D1_mem[23][11];


--D1_mem[15][11] is dram:inst2|mem[15][11] at LC_X19_Y14_N1
--operation mode is normal

D1_mem[15][11] = D1L829 & D1_data[11]$latch & D1L729 # !D1L829 & (D1_mem[15][11]);


--D1_mem[7][11] is dram:inst2|mem[7][11] at LC_X19_Y14_N7
--operation mode is normal

D1_mem[7][11] = D1L639 & D1L539 & (D1_data[11]$latch) # !D1L639 & (D1_mem[7][11]);


--D1_mem[31][11] is dram:inst2|mem[31][11] at LC_X19_Y14_N8
--operation mode is normal

D1_mem[31][11] = D1L449 & D1_data[11]$latch & (D1L349) # !D1L449 & (D1_mem[31][11]);


--D1_mem[18][11] is dram:inst2|mem[18][11] at LC_X13_Y16_N9
--operation mode is normal

D1_mem[18][11] = D1L479 & D1_data[11]$latch & (D1L379) # !D1L479 & (D1_mem[18][11]);


--D1_mem[20][11] is dram:inst2|mem[20][11] at LC_X10_Y16_N1
--operation mode is normal

D1_mem[20][11] = D1L459 & D1L359 & D1_data[11]$latch # !D1L459 & (D1_mem[20][11]);


--D1_mem[16][11] is dram:inst2|mem[16][11] at LC_X10_Y16_N6
--operation mode is normal

D1_mem[16][11] = D1L859 & D1L759 & D1_data[11]$latch # !D1L859 & (D1_mem[16][11]);


--D1_mem[22][11] is dram:inst2|mem[22][11] at LC_X12_Y17_N0
--operation mode is normal

D1_mem[22][11] = D1L279 & D1_data[11]$latch & D1L179 # !D1L279 & (D1_mem[22][11]);


--D1_mem[12][11] is dram:inst2|mem[12][11] at LC_X10_Y17_N3
--operation mode is normal

D1_mem[12][11] = D1L869 & D1_data[11]$latch & D1L769 # !D1L869 & (D1_mem[12][11]);


--D1_mem[10][11] is dram:inst2|mem[10][11] at LC_X10_Y17_N2
--operation mode is normal

D1_mem[10][11] = D1L849 & D1_data[11]$latch & D1L749 # !D1L849 & (D1_mem[10][11]);


--D1_mem[8][11] is dram:inst2|mem[8][11] at LC_X10_Y17_N1
--operation mode is normal

D1_mem[8][11] = D1L469 & D1L369 & D1_data[11]$latch # !D1L469 & (D1_mem[8][11]);


--D1_mem[14][11] is dram:inst2|mem[14][11] at LC_X10_Y17_N4
--operation mode is normal

D1_mem[14][11] = D1L259 & D1L159 & (D1_data[11]$latch) # !D1L259 & (D1_mem[14][11]);


--D1_mem[4][11] is dram:inst2|mem[4][11] at LC_X12_Y17_N5
--operation mode is normal

D1_mem[4][11] = D1L269 & D1L169 & D1_data[11]$latch # !D1L269 & (D1_mem[4][11]);


--D1_mem[2][11] is dram:inst2|mem[2][11] at LC_X12_Y17_N9
--operation mode is normal

D1_mem[2][11] = D1L059 & D1_data[11]$latch & (D1L949) # !D1L059 & (D1_mem[2][11]);


--D1_mem[0][11] is dram:inst2|mem[0][11] at LC_X12_Y17_N8
--operation mode is normal

D1_mem[0][11] = D1L669 & D1L569 & D1_data[11]$latch # !D1L669 & (D1_mem[0][11]);


--D1_mem[6][11] is dram:inst2|mem[6][11] at LC_X12_Y17_N3
--operation mode is normal

D1_mem[6][11] = D1L649 & D1L549 & D1_data[11]$latch # !D1L649 & (D1_mem[6][11]);


--D1_mem[26][11] is dram:inst2|mem[26][11] at LC_X8_Y16_N6
--operation mode is normal

D1_mem[26][11] = D1L079 & (D1_data[11]$latch & D1L969) # !D1L079 & D1_mem[26][11];


--D1_mem[28][11] is dram:inst2|mem[28][11] at LC_X8_Y16_N0
--operation mode is normal

D1_mem[28][11] = D1L069 & D1L959 & D1_data[11]$latch # !D1L069 & (D1_mem[28][11]);


--D1_mem[24][11] is dram:inst2|mem[24][11] at LC_X8_Y16_N8
--operation mode is normal

D1_mem[24][11] = D1L659 & (D1_data[11]$latch & D1L559) # !D1L659 & D1_mem[24][11];


--D1_mem[30][11] is dram:inst2|mem[30][11] at LC_X8_Y16_N3
--operation mode is normal

D1_mem[30][11] = D1L679 & D1L579 & D1_data[11]$latch # !D1L679 & (D1_mem[30][11]);


--D1_mem[19][10] is dram:inst2|mem[19][10] at LC_X14_Y14_N1
--operation mode is normal

D1_mem[19][10] = GLOBAL(D1L419) & D1L319 & D1_data[10]$latch # !GLOBAL(D1L419) & (D1_mem[19][10]);


--D1_mem[11][10] is dram:inst2|mem[11][10] at LC_X14_Y17_N1
--operation mode is normal

D1_mem[11][10] = GLOBAL(D1L229) & D1L129 & D1_data[10]$latch # !GLOBAL(D1L229) & (D1_mem[11][10]);


--D1_mem[3][10] is dram:inst2|mem[3][10] at LC_X14_Y17_N9
--operation mode is normal

D1_mem[3][10] = D1L039 & D1L929 & (D1_data[10]$latch) # !D1L039 & (D1_mem[3][10]);


--D1_mem[27][10] is dram:inst2|mem[27][10] at LC_X14_Y14_N6
--operation mode is normal

D1_mem[27][10] = D1L839 & D1L739 & D1_data[10]$latch # !D1L839 & (D1_mem[27][10]);


--D1_mem[13][10] is dram:inst2|mem[13][10] at LC_X15_Y16_N2
--operation mode is normal

D1_mem[13][10] = GLOBAL(D1L429) & (D1L329 & D1_data[10]$latch) # !GLOBAL(D1L429) & D1_mem[13][10];


--D1_mem[21][10] is dram:inst2|mem[21][10] at LC_X15_Y16_N0
--operation mode is normal

D1_mem[21][10] = GLOBAL(D1L619) & D1L519 & (D1_data[10]$latch) # !GLOBAL(D1L619) & (D1_mem[21][10]);


--D1_mem[5][10] is dram:inst2|mem[5][10] at LC_X15_Y16_N6
--operation mode is normal

D1_mem[5][10] = D1L239 & (D1L139 & D1_data[10]$latch) # !D1L239 & D1_mem[5][10];


--D1_mem[29][10] is dram:inst2|mem[29][10] at LC_X15_Y16_N1
--operation mode is normal

D1_mem[29][10] = D1L049 & D1L939 & D1_data[10]$latch # !D1L049 & (D1_mem[29][10]);


--D1_mem[17][10] is dram:inst2|mem[17][10] at LC_X15_Y16_N8
--operation mode is normal

D1_mem[17][10] = GLOBAL(D1L819) & D1_data[10]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][10]);


--D1_mem[9][10] is dram:inst2|mem[9][10] at LC_X11_Y15_N3
--operation mode is normal

D1_mem[9][10] = D1L629 & D1_data[10]$latch & D1L529 # !D1L629 & (D1_mem[9][10]);


--D1_mem[1][10] is dram:inst2|mem[1][10] at LC_X13_Y17_N3
--operation mode is normal

D1_mem[1][10] = D1L439 & D1_data[10]$latch & D1L339 # !D1L439 & (D1_mem[1][10]);


--D1_mem[25][10] is dram:inst2|mem[25][10] at LC_X15_Y16_N3
--operation mode is normal

D1_mem[25][10] = D1L249 & D1_data[10]$latch & D1L149 # !D1L249 & (D1_mem[25][10]);


--D1_mem[15][10] is dram:inst2|mem[15][10] at LC_X14_Y14_N7
--operation mode is normal

D1_mem[15][10] = D1L829 & D1L729 & (D1_data[10]$latch) # !D1L829 & (D1_mem[15][10]);


--D1_mem[23][10] is dram:inst2|mem[23][10] at LC_X14_Y14_N8
--operation mode is normal

D1_mem[23][10] = GLOBAL(D1L029) & D1_data[10]$latch & (D1L919) # !GLOBAL(D1L029) & (D1_mem[23][10]);


--D1_mem[7][10] is dram:inst2|mem[7][10] at LC_X14_Y14_N2
--operation mode is normal

D1_mem[7][10] = D1L639 & D1L539 & (D1_data[10]$latch) # !D1L639 & (D1_mem[7][10]);


--D1_mem[31][10] is dram:inst2|mem[31][10] at LC_X14_Y14_N3
--operation mode is normal

D1_mem[31][10] = D1L449 & D1_data[10]$latch & D1L349 # !D1L449 & (D1_mem[31][10]);


--D1_mem[10][10] is dram:inst2|mem[10][10] at LC_X11_Y17_N6
--operation mode is normal

D1_mem[10][10] = D1L849 & D1L749 & D1_data[10]$latch # !D1L849 & (D1_mem[10][10]);


--D1_mem[12][10] is dram:inst2|mem[12][10] at LC_X11_Y19_N9
--operation mode is normal

D1_mem[12][10] = D1L869 & D1L769 & (D1_data[10]$latch) # !D1L869 & (D1_mem[12][10]);


--D1_mem[8][10] is dram:inst2|mem[8][10] at LC_X11_Y19_N5
--operation mode is normal

D1_mem[8][10] = D1L469 & D1L369 & (D1_data[10]$latch) # !D1L469 & (D1_mem[8][10]);


--D1_mem[14][10] is dram:inst2|mem[14][10] at LC_X11_Y17_N1
--operation mode is normal

D1_mem[14][10] = D1L259 & D1L159 & D1_data[10]$latch # !D1L259 & (D1_mem[14][10]);


--D1_mem[20][10] is dram:inst2|mem[20][10] at LC_X10_Y16_N9
--operation mode is normal

D1_mem[20][10] = D1L459 & D1_data[10]$latch & (D1L359) # !D1L459 & (D1_mem[20][10]);


--D1_mem[18][10] is dram:inst2|mem[18][10] at LC_X10_Y16_N2
--operation mode is normal

D1_mem[18][10] = D1L479 & D1L379 & (D1_data[10]$latch) # !D1L479 & (D1_mem[18][10]);


--D1_mem[16][10] is dram:inst2|mem[16][10] at LC_X10_Y16_N8
--operation mode is normal

D1_mem[16][10] = D1L859 & D1L759 & (D1_data[10]$latch) # !D1L859 & (D1_mem[16][10]);


--D1_mem[22][10] is dram:inst2|mem[22][10] at LC_X10_Y16_N4
--operation mode is normal

D1_mem[22][10] = D1L279 & D1L179 & D1_data[10]$latch # !D1L279 & (D1_mem[22][10]);


--D1_mem[2][10] is dram:inst2|mem[2][10] at LC_X11_Y17_N9
--operation mode is normal

D1_mem[2][10] = D1L059 & (D1L949 & D1_data[10]$latch) # !D1L059 & D1_mem[2][10];


--D1_mem[4][10] is dram:inst2|mem[4][10] at LC_X14_Y18_N9
--operation mode is normal

D1_mem[4][10] = D1L269 & D1L169 & (D1_data[10]$latch) # !D1L269 & (D1_mem[4][10]);


--D1_mem[0][10] is dram:inst2|mem[0][10] at LC_X14_Y18_N3
--operation mode is normal

D1_mem[0][10] = D1L669 & D1_data[10]$latch & D1L569 # !D1L669 & (D1_mem[0][10]);


--D1_mem[6][10] is dram:inst2|mem[6][10] at LC_X11_Y17_N3
--operation mode is normal

D1_mem[6][10] = D1L649 & D1L549 & D1_data[10]$latch # !D1L649 & (D1_mem[6][10]);


--D1_mem[28][10] is dram:inst2|mem[28][10] at LC_X14_Y17_N0
--operation mode is normal

D1_mem[28][10] = D1L069 & (D1_data[10]$latch & D1L959) # !D1L069 & D1_mem[28][10];


--D1_mem[26][10] is dram:inst2|mem[26][10] at LC_X11_Y16_N0
--operation mode is normal

D1_mem[26][10] = D1L079 & D1L969 & D1_data[10]$latch # !D1L079 & (D1_mem[26][10]);


--D1_mem[24][10] is dram:inst2|mem[24][10] at LC_X11_Y16_N6
--operation mode is normal

D1_mem[24][10] = D1L659 & D1L559 & D1_data[10]$latch # !D1L659 & (D1_mem[24][10]);


--D1_mem[30][10] is dram:inst2|mem[30][10] at LC_X11_Y15_N0
--operation mode is normal

D1_mem[30][10] = D1L679 & D1L579 & D1_data[10]$latch # !D1L679 & (D1_mem[30][10]);


--D1_mem[21][9] is dram:inst2|mem[21][9] at LC_X15_Y13_N5
--operation mode is normal

D1_mem[21][9] = GLOBAL(D1L619) & D1L519 & D1_data[9]$latch # !GLOBAL(D1L619) & (D1_mem[21][9]);


--D1_mem[13][9] is dram:inst2|mem[13][9] at LC_X15_Y13_N7
--operation mode is normal

D1_mem[13][9] = GLOBAL(D1L429) & (D1_data[9]$latch & D1L329) # !GLOBAL(D1L429) & D1_mem[13][9];


--D1_mem[5][9] is dram:inst2|mem[5][9] at LC_X15_Y13_N9
--operation mode is normal

D1_mem[5][9] = D1L239 & (D1_data[9]$latch & D1L139) # !D1L239 & D1_mem[5][9];


--D1_mem[29][9] is dram:inst2|mem[29][9] at LC_X15_Y13_N1
--operation mode is normal

D1_mem[29][9] = D1L049 & (D1L939 & D1_data[9]$latch) # !D1L049 & D1_mem[29][9];


--D1_mem[11][9] is dram:inst2|mem[11][9] at LC_X20_Y16_N6
--operation mode is normal

D1_mem[11][9] = GLOBAL(D1L229) & (D1L129 & D1_data[9]$latch) # !GLOBAL(D1L229) & D1_mem[11][9];


--D1_mem[19][9] is dram:inst2|mem[19][9] at LC_X20_Y14_N1
--operation mode is normal

D1_mem[19][9] = GLOBAL(D1L419) & (D1_data[9]$latch & D1L319) # !GLOBAL(D1L419) & D1_mem[19][9];


--D1_mem[3][9] is dram:inst2|mem[3][9] at LC_X20_Y14_N3
--operation mode is normal

D1_mem[3][9] = D1L039 & D1L929 & D1_data[9]$latch # !D1L039 & (D1_mem[3][9]);


--D1_mem[27][9] is dram:inst2|mem[27][9] at LC_X20_Y16_N0
--operation mode is normal

D1_mem[27][9] = D1L839 & (D1_data[9]$latch & D1L739) # !D1L839 & D1_mem[27][9];


--D1_mem[9][9] is dram:inst2|mem[9][9] at LC_X20_Y16_N5
--operation mode is normal

D1_mem[9][9] = D1L629 & (D1_data[9]$latch & D1L529) # !D1L629 & D1_mem[9][9];


--D1_mem[17][9] is dram:inst2|mem[17][9] at LC_X20_Y16_N1
--operation mode is normal

D1_mem[17][9] = GLOBAL(D1L819) & (D1L719 & D1_data[9]$latch) # !GLOBAL(D1L819) & D1_mem[17][9];


--D1_mem[1][9] is dram:inst2|mem[1][9] at LC_X20_Y16_N4
--operation mode is normal

D1_mem[1][9] = D1L439 & D1_data[9]$latch & (D1L339) # !D1L439 & (D1_mem[1][9]);


--D1_mem[25][9] is dram:inst2|mem[25][9] at LC_X20_Y16_N3
--operation mode is normal

D1_mem[25][9] = D1L249 & D1L149 & D1_data[9]$latch # !D1L249 & (D1_mem[25][9]);


--D1_mem[23][9] is dram:inst2|mem[23][9] at LC_X14_Y16_N2
--operation mode is normal

D1_mem[23][9] = GLOBAL(D1L029) & (D1L919 & D1_data[9]$latch) # !GLOBAL(D1L029) & D1_mem[23][9];


--D1_mem[15][9] is dram:inst2|mem[15][9] at LC_X15_Y13_N6
--operation mode is normal

D1_mem[15][9] = D1L829 & D1L729 & D1_data[9]$latch # !D1L829 & (D1_mem[15][9]);


--D1_mem[7][9] is dram:inst2|mem[7][9] at LC_X15_Y13_N3
--operation mode is normal

D1_mem[7][9] = D1L639 & D1_data[9]$latch & D1L539 # !D1L639 & (D1_mem[7][9]);


--D1_mem[31][9] is dram:inst2|mem[31][9] at LC_X14_Y15_N0
--operation mode is normal

D1_mem[31][9] = D1L449 & D1_data[9]$latch & D1L349 # !D1L449 & (D1_mem[31][9]);


--D1_mem[18][9] is dram:inst2|mem[18][9] at LC_X12_Y16_N7
--operation mode is normal

D1_mem[18][9] = D1L479 & (D1_data[9]$latch & D1L379) # !D1L479 & D1_mem[18][9];


--D1_mem[20][9] is dram:inst2|mem[20][9] at LC_X12_Y16_N9
--operation mode is normal

D1_mem[20][9] = D1L459 & (D1_data[9]$latch & D1L359) # !D1L459 & D1_mem[20][9];


--D1_mem[16][9] is dram:inst2|mem[16][9] at LC_X12_Y16_N8
--operation mode is normal

D1_mem[16][9] = D1L859 & D1L759 & (D1_data[9]$latch) # !D1L859 & (D1_mem[16][9]);


--D1_mem[22][9] is dram:inst2|mem[22][9] at LC_X12_Y16_N4
--operation mode is normal

D1_mem[22][9] = D1L279 & D1_data[9]$latch & (D1L179) # !D1L279 & (D1_mem[22][9]);


--D1_mem[12][9] is dram:inst2|mem[12][9] at LC_X13_Y19_N4
--operation mode is normal

D1_mem[12][9] = D1L869 & D1L769 & (D1_data[9]$latch) # !D1L869 & (D1_mem[12][9]);


--D1_mem[10][9] is dram:inst2|mem[10][9] at LC_X13_Y19_N6
--operation mode is normal

D1_mem[10][9] = D1L849 & D1L749 & D1_data[9]$latch # !D1L849 & (D1_mem[10][9]);


--D1_mem[8][9] is dram:inst2|mem[8][9] at LC_X13_Y19_N1
--operation mode is normal

D1_mem[8][9] = D1L469 & D1L369 & D1_data[9]$latch # !D1L469 & (D1_mem[8][9]);


--D1_mem[14][9] is dram:inst2|mem[14][9] at LC_X13_Y19_N3
--operation mode is normal

D1_mem[14][9] = D1L259 & D1L159 & (D1_data[9]$latch) # !D1L259 & (D1_mem[14][9]);


--D1_mem[4][9] is dram:inst2|mem[4][9] at LC_X14_Y16_N6
--operation mode is normal

D1_mem[4][9] = D1L269 & D1L169 & D1_data[9]$latch # !D1L269 & (D1_mem[4][9]);


--D1_mem[2][9] is dram:inst2|mem[2][9] at LC_X14_Y15_N2
--operation mode is normal

D1_mem[2][9] = D1L059 & D1L949 & (D1_data[9]$latch) # !D1L059 & (D1_mem[2][9]);


--D1_mem[0][9] is dram:inst2|mem[0][9] at LC_X14_Y15_N3
--operation mode is normal

D1_mem[0][9] = D1L669 & D1_data[9]$latch & D1L569 # !D1L669 & (D1_mem[0][9]);


--D1_mem[6][9] is dram:inst2|mem[6][9] at LC_X14_Y16_N3
--operation mode is normal

D1_mem[6][9] = D1L649 & D1L549 & D1_data[9]$latch # !D1L649 & (D1_mem[6][9]);


--D1_mem[26][9] is dram:inst2|mem[26][9] at LC_X11_Y16_N1
--operation mode is normal

D1_mem[26][9] = D1L079 & D1L969 & D1_data[9]$latch # !D1L079 & (D1_mem[26][9]);


--D1_mem[28][9] is dram:inst2|mem[28][9] at LC_X11_Y16_N7
--operation mode is normal

D1_mem[28][9] = D1L069 & D1_data[9]$latch & D1L959 # !D1L069 & (D1_mem[28][9]);


--D1_mem[24][9] is dram:inst2|mem[24][9] at LC_X11_Y16_N2
--operation mode is normal

D1_mem[24][9] = D1L659 & D1_data[9]$latch & (D1L559) # !D1L659 & (D1_mem[24][9]);


--D1_mem[30][9] is dram:inst2|mem[30][9] at LC_X11_Y16_N3
--operation mode is normal

D1_mem[30][9] = D1L679 & D1L579 & D1_data[9]$latch # !D1L679 & (D1_mem[30][9]);


--D1_mem[19][8] is dram:inst2|mem[19][8] at LC_X14_Y17_N8
--operation mode is normal

D1_mem[19][8] = GLOBAL(D1L419) & D1L319 & D1_data[8]$latch # !GLOBAL(D1L419) & (D1_mem[19][8]);


--D1_mem[11][8] is dram:inst2|mem[11][8] at LC_X14_Y17_N5
--operation mode is normal

D1_mem[11][8] = GLOBAL(D1L229) & D1L129 & D1_data[8]$latch # !GLOBAL(D1L229) & (D1_mem[11][8]);


--D1_mem[3][8] is dram:inst2|mem[3][8] at LC_X14_Y17_N4
--operation mode is normal

D1_mem[3][8] = D1L039 & D1L929 & (D1_data[8]$latch) # !D1L039 & (D1_mem[3][8]);


--D1_mem[27][8] is dram:inst2|mem[27][8] at LC_X14_Y17_N3
--operation mode is normal

D1_mem[27][8] = D1L839 & D1L739 & D1_data[8]$latch # !D1L839 & (D1_mem[27][8]);


--D1_mem[13][8] is dram:inst2|mem[13][8] at LC_X19_Y15_N8
--operation mode is normal

D1_mem[13][8] = GLOBAL(D1L429) & D1_data[8]$latch & D1L329 # !GLOBAL(D1L429) & (D1_mem[13][8]);


--D1_mem[21][8] is dram:inst2|mem[21][8] at LC_X19_Y15_N6
--operation mode is normal

D1_mem[21][8] = GLOBAL(D1L619) & D1L519 & D1_data[8]$latch # !GLOBAL(D1L619) & (D1_mem[21][8]);


--D1_mem[5][8] is dram:inst2|mem[5][8] at LC_X19_Y15_N4
--operation mode is normal

D1_mem[5][8] = D1L239 & D1_data[8]$latch & (D1L139) # !D1L239 & (D1_mem[5][8]);


--D1_mem[29][8] is dram:inst2|mem[29][8] at LC_X19_Y15_N3
--operation mode is normal

D1_mem[29][8] = D1L049 & D1_data[8]$latch & D1L939 # !D1L049 & (D1_mem[29][8]);


--D1_mem[17][8] is dram:inst2|mem[17][8] at LC_X19_Y16_N9
--operation mode is normal

D1_mem[17][8] = GLOBAL(D1L819) & D1_data[8]$latch & D1L719 # !GLOBAL(D1L819) & (D1_mem[17][8]);


--D1_mem[9][8] is dram:inst2|mem[9][8] at LC_X19_Y16_N3
--operation mode is normal

D1_mem[9][8] = D1L629 & D1L529 & D1_data[8]$latch # !D1L629 & (D1_mem[9][8]);


--D1_mem[1][8] is dram:inst2|mem[1][8] at LC_X19_Y16_N5
--operation mode is normal

D1_mem[1][8] = D1L439 & D1L339 & D1_data[8]$latch # !D1L439 & (D1_mem[1][8]);


--D1_mem[25][8] is dram:inst2|mem[25][8] at LC_X19_Y16_N8
--operation mode is normal

D1_mem[25][8] = D1L249 & (D1_data[8]$latch & D1L149) # !D1L249 & D1_mem[25][8];


--D1_mem[15][8] is dram:inst2|mem[15][8] at LC_X13_Y11_N5
--operation mode is normal

D1_mem[15][8] = D1L829 & D1_data[8]$latch & D1L729 # !D1L829 & (D1_mem[15][8]);


--D1_mem[23][8] is dram:inst2|mem[23][8] at LC_X14_Y11_N7
--operation mode is normal

D1_mem[23][8] = GLOBAL(D1L029) & D1L919 & D1_data[8]$latch # !GLOBAL(D1L029) & (D1_mem[23][8]);


--D1_mem[7][8] is dram:inst2|mem[7][8] at LC_X14_Y11_N0
--operation mode is normal

D1_mem[7][8] = D1L639 & D1L539 & D1_data[8]$latch # !D1L639 & (D1_mem[7][8]);


--D1_mem[31][8] is dram:inst2|mem[31][8] at LC_X13_Y11_N3
--operation mode is normal

D1_mem[31][8] = D1L449 & D1_data[8]$latch & D1L349 # !D1L449 & (D1_mem[31][8]);


--D1_mem[10][8] is dram:inst2|mem[10][8] at LC_X11_Y19_N1
--operation mode is normal

D1_mem[10][8] = D1L849 & D1L749 & D1_data[8]$latch # !D1L849 & (D1_mem[10][8]);


--D1_mem[12][8] is dram:inst2|mem[12][8] at LC_X11_Y19_N0
--operation mode is normal

D1_mem[12][8] = D1L869 & D1L769 & D1_data[8]$latch # !D1L869 & (D1_mem[12][8]);


--D1_mem[8][8] is dram:inst2|mem[8][8] at LC_X11_Y19_N3
--operation mode is normal

D1_mem[8][8] = D1L469 & D1L369 & D1_data[8]$latch # !D1L469 & (D1_mem[8][8]);


--D1_mem[14][8] is dram:inst2|mem[14][8] at LC_X13_Y19_N0
--operation mode is normal

D1_mem[14][8] = D1L259 & D1L159 & D1_data[8]$latch # !D1L259 & (D1_mem[14][8]);


--D1_mem[20][8] is dram:inst2|mem[20][8] at LC_X9_Y15_N9
--operation mode is normal

D1_mem[20][8] = D1L459 & D1L359 & D1_data[8]$latch # !D1L459 & (D1_mem[20][8]);


--D1_mem[18][8] is dram:inst2|mem[18][8] at LC_X13_Y16_N0
--operation mode is normal

D1_mem[18][8] = D1L479 & D1L379 & D1_data[8]$latch # !D1L479 & (D1_mem[18][8]);


--D1_mem[16][8] is dram:inst2|mem[16][8] at LC_X13_Y16_N3
--operation mode is normal

D1_mem[16][8] = D1L859 & D1L759 & D1_data[8]$latch # !D1L859 & (D1_mem[16][8]);


--D1_mem[22][8] is dram:inst2|mem[22][8] at LC_X9_Y15_N2
--operation mode is normal

D1_mem[22][8] = D1L279 & (D1_data[8]$latch & D1L179) # !D1L279 & D1_mem[22][8];


--D1_mem[2][8] is dram:inst2|mem[2][8] at LC_X9_Y15_N6
--operation mode is normal

D1_mem[2][8] = D1L059 & (D1_data[8]$latch & D1L949) # !D1L059 & D1_mem[2][8];


--D1_mem[4][8] is dram:inst2|mem[4][8] at LC_X9_Y15_N1
--operation mode is normal

D1_mem[4][8] = D1L269 & D1L169 & D1_data[8]$latch # !D1L269 & (D1_mem[4][8]);


--D1_mem[0][8] is dram:inst2|mem[0][8] at LC_X9_Y15_N4
--operation mode is normal

D1_mem[0][8] = D1L669 & D1_data[8]$latch & (D1L569) # !D1L669 & (D1_mem[0][8]);


--D1_mem[6][8] is dram:inst2|mem[6][8] at LC_X9_Y15_N3
--operation mode is normal

D1_mem[6][8] = D1L649 & D1_data[8]$latch & D1L549 # !D1L649 & (D1_mem[6][8]);


--D1_mem[28][8] is dram:inst2|mem[28][8] at LC_X8_Y15_N1
--operation mode is normal

D1_mem[28][8] = D1L069 & D1L959 & D1_data[8]$latch # !D1L069 & (D1_mem[28][8]);


--D1_mem[26][8] is dram:inst2|mem[26][8] at LC_X8_Y15_N8
--operation mode is normal

D1_mem[26][8] = D1L079 & D1_data[8]$latch & (D1L969) # !D1L079 & (D1_mem[26][8]);


--D1_mem[24][8] is dram:inst2|mem[24][8] at LC_X8_Y15_N6
--operation mode is normal

D1_mem[24][8] = D1L659 & D1L559 & D1_data[8]$latch # !D1L659 & (D1_mem[24][8]);


--D1_mem[30][8] is dram:inst2|mem[30][8] at LC_X8_Y15_N3
--operation mode is normal

D1_mem[30][8] = D1L679 & D1L579 & D1_data[8]$latch # !D1L679 & (D1_mem[30][8]);


--B1L531 is alu:inst|LessThan~252 at LC_X11_Y6_N3
--operation mode is arithmetic

B1L531_cout_0 = G1L61 & (!B1L141 # !G1L94) # !G1L61 & !G1L94 & !B1L141;
B1L531 = CARRY(B1L531_cout_0);

--B1L631 is alu:inst|LessThan~252COUT1 at LC_X11_Y6_N3
--operation mode is arithmetic

B1L631_cout_1 = G1L61 & (!B1L241 # !G1L94) # !G1L61 & !G1L94 & !B1L241;
B1L631 = CARRY(B1L631_cout_1);


--B1L57 is alu:inst|add~4525 at LC_X12_Y5_N4
--operation mode is arithmetic

B1L57 = G1L02 $ !B1L08;

--B1L67 is alu:inst|add~4527 at LC_X12_Y5_N4
--operation mode is arithmetic

B1L67 = B1L77;


--B1L831 is alu:inst|LessThan~257 at LC_X13_Y5_N3
--operation mode is arithmetic

B1L831_cout_0 = B1L97 & (!B1L441 # !G1L94) # !B1L97 & !G1L94 & !B1L441;
B1L831 = CARRY(B1L831_cout_0);

--B1L931 is alu:inst|LessThan~257COUT1 at LC_X13_Y5_N3
--operation mode is arithmetic

B1L931_cout_1 = B1L97 & (!B1L541 # !G1L94) # !B1L97 & !G1L94 & !B1L541;
B1L931 = CARRY(B1L931_cout_1);


--B1L141 is alu:inst|LessThan~262 at LC_X11_Y6_N2
--operation mode is arithmetic

B1L141_cout_0 = G1L21 & G1L64 & !B1L741 # !G1L21 & (G1L64 # !B1L741);
B1L141 = CARRY(B1L141_cout_0);

--B1L241 is alu:inst|LessThan~262COUT1_293 at LC_X11_Y6_N2
--operation mode is arithmetic

B1L241_cout_1 = G1L21 & G1L64 & !B1L841 # !G1L21 & (G1L64 # !B1L841);
B1L241 = CARRY(B1L241_cout_1);


--B1L97 is alu:inst|add~4530 at LC_X12_Y5_N3
--operation mode is arithmetic

B1L97 = G1L61 $ (B1L38);

--B1L08 is alu:inst|add~4532 at LC_X12_Y5_N3
--operation mode is arithmetic

B1L08_cout_0 = G1L61 & (!B1L38);
B1L08 = CARRY(B1L08_cout_0);

--B1L18 is alu:inst|add~4532COUT1 at LC_X12_Y5_N3
--operation mode is arithmetic

B1L18_cout_1 = G1L61 & (!B1L48);
B1L18 = CARRY(B1L18_cout_1);


--B1L441 is alu:inst|LessThan~267 at LC_X13_Y5_N2
--operation mode is arithmetic

B1L441_cout_0 = G1L64 & (!B1L051 # !B1L28) # !G1L64 & !B1L28 & !B1L051;
B1L441 = CARRY(B1L441_cout_0);

--B1L541 is alu:inst|LessThan~267COUT1_298 at LC_X13_Y5_N2
--operation mode is arithmetic

B1L541_cout_1 = G1L64 & (!B1L151 # !B1L28) # !G1L64 & !B1L28 & !B1L151;
B1L541 = CARRY(B1L541_cout_1);


--B1L741 is alu:inst|LessThan~272 at LC_X11_Y6_N1
--operation mode is arithmetic

B1L741_cout_0 = G1L24 & G1L8 & !B1L351 # !G1L24 & (G1L8 # !B1L351);
B1L741 = CARRY(B1L741_cout_0);

--B1L841 is alu:inst|LessThan~272COUT1_292 at LC_X11_Y6_N1
--operation mode is arithmetic

B1L841_cout_1 = G1L24 & G1L8 & !B1L451 # !G1L24 & (G1L8 # !B1L451);
B1L841 = CARRY(B1L841_cout_1);


--B1L28 is alu:inst|add~4535 at LC_X12_Y5_N2
--operation mode is arithmetic

B1L28 = G1L21 $ (!B1L68);

--B1L38 is alu:inst|add~4537 at LC_X12_Y5_N2
--operation mode is arithmetic

B1L38_cout_0 = !B1L68 # !G1L21;
B1L38 = CARRY(B1L38_cout_0);

--B1L48 is alu:inst|add~4537COUT1_4564 at LC_X12_Y5_N2
--operation mode is arithmetic

B1L48_cout_1 = !B1L78 # !G1L21;
B1L48 = CARRY(B1L48_cout_1);


--B1L051 is alu:inst|LessThan~277 at LC_X13_Y5_N1
--operation mode is arithmetic

B1L051_cout_0 = B1L58 & (!B1L651 # !G1L24) # !B1L58 & !G1L24 & !B1L651;
B1L051 = CARRY(B1L051_cout_0);

--B1L151 is alu:inst|LessThan~277COUT1_297 at LC_X13_Y5_N1
--operation mode is arithmetic

B1L151_cout_1 = B1L58 & (!B1L751 # !G1L24) # !B1L58 & !G1L24 & !B1L751;
B1L151 = CARRY(B1L151_cout_1);


--B1L351 is alu:inst|LessThan~282 at LC_X11_Y6_N0
--operation mode is arithmetic

B1L351_cout_0 = G1L93 & !G1L4;
B1L351 = CARRY(B1L351_cout_0);

--B1L451 is alu:inst|LessThan~282COUT1_291 at LC_X11_Y6_N0
--operation mode is arithmetic

B1L451_cout_1 = G1L93 & !G1L4;
B1L451 = CARRY(B1L451_cout_1);


--B1L58 is alu:inst|add~4540 at LC_X12_Y5_N1
--operation mode is arithmetic

B1L58 = G1L8 $ B1L98;

--B1L68 is alu:inst|add~4542 at LC_X12_Y5_N1
--operation mode is arithmetic

B1L68_cout_0 = G1L8 & !B1L98;
B1L68 = CARRY(B1L68_cout_0);

--B1L78 is alu:inst|add~4542COUT1_4563 at LC_X12_Y5_N1
--operation mode is arithmetic

B1L78_cout_1 = G1L8 & !B1L09;
B1L78 = CARRY(B1L78_cout_1);


--B1L651 is alu:inst|LessThan~287 at LC_X13_Y5_N0
--operation mode is arithmetic

B1L651_cout_0 = G1L93 & !B1L88;
B1L651 = CARRY(B1L651_cout_0);

--B1L751 is alu:inst|LessThan~287COUT1_296 at LC_X13_Y5_N0
--operation mode is arithmetic

B1L751_cout_1 = G1L93 & !B1L88;
B1L751 = CARRY(B1L751_cout_1);


--B1L88 is alu:inst|add~4545 at LC_X12_Y5_N0
--operation mode is arithmetic

B1L88 = M1L1 $ G1L4;

--B1L98 is alu:inst|add~4547 at LC_X12_Y5_N0
--operation mode is arithmetic

B1L98_cout_0 = M1L1 # !G1L4;
B1L98 = CARRY(B1L98_cout_0);

--B1L09 is alu:inst|add~4547COUT1_4562 at LC_X12_Y5_N0
--operation mode is arithmetic

B1L09_cout_1 = M1L1 # !G1L4;
B1L09 = CARRY(B1L09_cout_1);


--H1L91 is controller:inst11|en_pc~1005 at LC_X10_Y7_N3
--operation mode is normal

H1L91 = J1L4 & (!J1_state.s5 & !J1_state.s3) # !J1L4 & H1L71 & (J1_state.s5 # J1_state.s3);


--H1L45 is controller:inst11|Mux~4897 at LC_X10_Y7_N1
--operation mode is normal

H1L45 = K1_q[7] & J1_output[2] & (J1_state.s5 # J1_state.s3);


--H1L32 is controller:inst11|en_reg~615 at LC_X10_Y5_N1
--operation mode is normal

H1L32 = J1_state.s1 & (!J1L2) # !J1_state.s1 & (J1_state.s0 & !H1L62 # !J1_state.s0 & (!J1L2));


--H1L55 is controller:inst11|Mux~4898 at LC_X10_Y4_N1
--operation mode is normal

H1L55 = J1_state.s0 & (J1_state.s1 & (J1_output[2]) # !J1_state.s1 & !K1_q[5] & !J1_output[2]) # !J1_state.s0 & (J1_output[2]);


--H1L65 is controller:inst11|Mux~4899 at LC_X10_Y7_N6
--operation mode is normal

H1L65 = !K1_q[7] & J1_output[2] & (J1_state.s5 # J1_state.s3);


--H1L75 is controller:inst11|Mux~4900 at LC_X10_Y5_N6
--operation mode is normal

H1L75 = J1_output[2] & (J1_state.s1 # !J1_state.s0) # !J1_output[2] & !J1_state.s1 & J1_state.s0 & K1_q[6];


--sel[1] is sel[1] at PIN_96
--operation mode is input

sel[1] = INPUT();


--reg_sel[0] is reg_sel[0] at PIN_93
--operation mode is input

reg_sel[0] = INPUT();


--reg_sel[1] is reg_sel[1] at PIN_94
--operation mode is input

reg_sel[1] = INPUT();


--sel[0] is sel[0] at PIN_95
--operation mode is input

sel[0] = INPUT();


--clk is clk at PIN_29
--operation mode is input

clk = INPUT();


--reset is reset at PIN_240
--operation mode is input

reset = INPUT();


--c is c at PIN_86
--operation mode is output

c = OUTPUT(C1_flag_c);


--z is z at PIN_85
--operation mode is output

z = OUTPUT(C1_flag_z);


--v is v at PIN_84
--operation mode is output

v = OUTPUT(C1_flag_v);


--s is s at PIN_83
--operation mode is output

s = OUTPUT(C1_flag_s);


--wr is wr at PIN_75
--operation mode is output

wr = OUTPUT(H1_wr);


--address_bus[15] is address_bus[15] at PIN_64
--operation mode is output

address_bus[15] = OUTPUT(GND);


--address_bus[14] is address_bus[14] at PIN_63
--operation mode is output

address_bus[14] = OUTPUT(GND);


--address_bus[13] is address_bus[13] at PIN_62
--operation mode is output

address_bus[13] = OUTPUT(GND);


--address_bus[12] is address_bus[12] at PIN_61
--operation mode is output

address_bus[12] = OUTPUT(GND);


--address_bus[11] is address_bus[11] at PIN_60
--operation mode is output

address_bus[11] = OUTPUT(GND);


--address_bus[10] is address_bus[10] at PIN_59
--operation mode is output

address_bus[10] = OUTPUT(GND);


--address_bus[9] is address_bus[9] at PIN_58
--operation mode is output

address_bus[9] = OUTPUT(GND);


--address_bus[8] is address_bus[8] at PIN_57
--operation mode is output

address_bus[8] = OUTPUT(GND);


--address_bus[7] is address_bus[7] at PIN_48
--operation mode is output

address_bus[7] = OUTPUT(N1_q[7]);


--address_bus[6] is address_bus[6] at PIN_47
--operation mode is output

address_bus[6] = OUTPUT(N1_q[6]);


--address_bus[5] is address_bus[5] at PIN_46
--operation mode is output

address_bus[5] = OUTPUT(N1_q[5]);


--address_bus[4] is address_bus[4] at PIN_45
--operation mode is output

address_bus[4] = OUTPUT(N1_q[4]);


--address_bus[3] is address_bus[3] at PIN_44
--operation mode is output

address_bus[3] = OUTPUT(N1_q[3]);


--address_bus[2] is address_bus[2] at PIN_43
--operation mode is output

address_bus[2] = OUTPUT(N1_q[2]);


--address_bus[1] is address_bus[1] at PIN_42
--operation mode is output

address_bus[1] = OUTPUT(N1_q[1]);


--address_bus[0] is address_bus[0] at PIN_41
--operation mode is output

address_bus[0] = OUTPUT(N1_q[0]);


--reg_data[7] is reg_data[7] at PIN_165
--operation mode is output

reg_data[7] = OUTPUT(R1L56);


--reg_data[6] is reg_data[6] at PIN_164
--operation mode is output

reg_data[6] = OUTPUT(R1L55);


--reg_data[5] is reg_data[5] at PIN_163
--operation mode is output

reg_data[5] = OUTPUT(R1L74);


--reg_data[4] is reg_data[4] at PIN_162
--operation mode is output

reg_data[4] = OUTPUT(R1L93);


--reg_data[3] is reg_data[3] at PIN_161
--operation mode is output

reg_data[3] = OUTPUT(R1L13);


--reg_data[2] is reg_data[2] at PIN_160
--operation mode is output

reg_data[2] = OUTPUT(R1L42);


--reg_data[1] is reg_data[1] at PIN_159
--operation mode is output

reg_data[1] = OUTPUT(R1L61);


--reg_data[0] is reg_data[0] at PIN_158
--operation mode is output

reg_data[0] = OUTPUT(R1L8);


--data_bus[15] is data_bus[15] at PIN_237
--operation mode is bidir

data_bus[15]_tri_out = TRI(D1_data[15]$latch, VCC);
data_bus[15] = BIDIR(data_bus[15]_tri_out);


--data_bus[14] is data_bus[14] at PIN_236
--operation mode is bidir

data_bus[14]_tri_out = TRI(D1_data[14]$latch, VCC);
data_bus[14] = BIDIR(data_bus[14]_tri_out);


--data_bus[13] is data_bus[13] at PIN_235
--operation mode is bidir

data_bus[13]_tri_out = TRI(D1_data[13]$latch, VCC);
data_bus[13] = BIDIR(data_bus[13]_tri_out);


--data_bus[12] is data_bus[12] at PIN_234
--operation mode is bidir

data_bus[12]_tri_out = TRI(D1_data[12]$latch, VCC);
data_bus[12] = BIDIR(data_bus[12]_tri_out);


--data_bus[11] is data_bus[11] at PIN_226
--operation mode is bidir

data_bus[11]_tri_out = TRI(D1_data[11]$latch, VCC);
data_bus[11] = BIDIR(data_bus[11]_tri_out);


--data_bus[10] is data_bus[10] at PIN_225
--operation mode is bidir

data_bus[10]_tri_out = TRI(D1_data[10]$latch, VCC);
data_bus[10] = BIDIR(data_bus[10]_tri_out);


--data_bus[9] is data_bus[9] at PIN_224
--operation mode is bidir

data_bus[9]_tri_out = TRI(D1_data[9]$latch, VCC);
data_bus[9] = BIDIR(data_bus[9]_tri_out);


--data_bus[8] is data_bus[8] at PIN_223
--operation mode is bidir

data_bus[8]_tri_out = TRI(D1_data[8]$latch, VCC);
data_bus[8] = BIDIR(data_bus[8]_tri_out);


--data_bus[7] is data_bus[7] at PIN_217
--operation mode is bidir

data_bus[7]_tri_out = TRI(D1_data[7]$latch, VCC);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--data_bus[6] is data_bus[6] at PIN_216
--operation mode is bidir

data_bus[6]_tri_out = TRI(D1_data[6]$latch, VCC);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--data_bus[5] is data_bus[5] at PIN_215
--operation mode is bidir

data_bus[5]_tri_out = TRI(D1_data[5]$latch, VCC);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--data_bus[4] is data_bus[4] at PIN_214
--operation mode is bidir

data_bus[4]_tri_out = TRI(D1_data[4]$latch, VCC);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--data_bus[3] is data_bus[3] at PIN_203
--operation mode is bidir

data_bus[3]_tri_out = TRI(D1_data[3]$latch, VCC);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--data_bus[2] is data_bus[2] at PIN_202
--operation mode is bidir

data_bus[2]_tri_out = TRI(D1_data[2]$latch, VCC);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--data_bus[1] is data_bus[1] at PIN_201
--operation mode is bidir

data_bus[1]_tri_out = TRI(D1_data[1]$latch, VCC);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--data_bus[0] is data_bus[0] at PIN_200
--operation mode is bidir

data_bus[0]_tri_out = TRI(D1_data[0]$latch, VCC);
data_bus[0] = BIDIR(data_bus[0]_tri_out);




