{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546982272581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546982272581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 08 22:17:52 2019 " "Processing started: Tue Jan 08 22:17:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546982272581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982272581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis " "Command: quartus_map --read_settings_files=on --write_settings_files=off Anubis -c Anubis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982272581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546982273206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546982273206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta.v 1 1 " "Found 1 design units, including 1 entities, in source file theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 Theta " "Found entity 1: Theta" {  } { { "Theta.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Theta.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tau.v 1 1 " "Found 1 design units, including 1 entities, in source file tau.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tau " "Found entity 1: Tau" {  } { { "Tau.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Tau.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sbox " "Found entity 1: Sbox" {  } { { "Sbox.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Sbox.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi.v 1 1 " "Found 1 design units, including 1 entities, in source file pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pi " "Found entity 1: Pi" {  } { { "Pi.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Pi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_tb " "Found entity 1: multiplication_tb" {  } { { "Multiplication_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Multiplication.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamma.v 1 1 " "Found 1 design units, including 1 entities, in source file gamma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gamma " "Found entity 1: Gamma" {  } { { "Gamma.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Gamma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Round_Key " "Found entity 1: Add_Round_Key" {  } { { "Add_Round_Key.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Add_Round_Key.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega.v 1 1 " "Found 1 design units, including 1 entities, in source file omega.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega " "Found entity 1: Omega" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omega_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file omega_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omega_tb " "Found entity 1: Omega_tb" {  } { { "Omega_tb.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546982285299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Omega " "Elaborating entity \"Omega\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546982285377 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[7\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[7\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[6\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[6\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[5\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[5\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[4\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[4\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[3\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[3\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[2\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[2\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[1\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[1\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_2_2_2\[0\] Omega.v(295) " "Verilog HDL warning at Omega.v(295): assignments to factor_2_2_2_2\[0\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[7\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[7\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[6\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[6\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[5\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[5\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[4\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[4\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[3\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[3\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[2\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[2\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[1\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[1\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "factor_2_3_2_2\[0\] Omega.v(342) " "Verilog HDL warning at Omega.v(342): assignments to factor_2_3_2_2\[0\] create a combinational loop" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1546982285393 "|Omega"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_2_2_2\[4\] Omega.v(295) " "Can't resolve multiple constant drivers for net \"factor_2_2_2_2\[4\]\" at Omega.v(295)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Omega.v(294) " "Constant driver at Omega.v(294)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 294 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_2_2_2\[3\] Omega.v(295) " "Can't resolve multiple constant drivers for net \"factor_2_2_2_2\[3\]\" at Omega.v(295)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_2_2_2\[2\] Omega.v(295) " "Can't resolve multiple constant drivers for net \"factor_2_2_2_2\[2\]\" at Omega.v(295)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_2_2_2\[0\] Omega.v(295) " "Can't resolve multiple constant drivers for net \"factor_2_2_2_2\[0\]\" at Omega.v(295)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 295 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_3_2_2\[4\] Omega.v(342) " "Can't resolve multiple constant drivers for net \"factor_2_3_2_2\[4\]\" at Omega.v(342)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Omega.v(341) " "Constant driver at Omega.v(341)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 341 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_3_2_2\[3\] Omega.v(342) " "Can't resolve multiple constant drivers for net \"factor_2_3_2_2\[3\]\" at Omega.v(342)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_3_2_2\[2\] Omega.v(342) " "Can't resolve multiple constant drivers for net \"factor_2_3_2_2\[2\]\" at Omega.v(342)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "factor_2_3_2_2\[0\] Omega.v(342) " "Can't resolve multiple constant drivers for net \"factor_2_3_2_2\[0\]\" at Omega.v(342)" {  } { { "Omega.v" "" { Text "C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_zwykla/Omega.v" 342 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546982285408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546982285533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 08 22:18:05 2019 " "Processing ended: Tue Jan 08 22:18:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546982285533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546982285533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546982285533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982285533 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546982286205 ""}
