Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Oct 16 20:14:24 2023


Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                       4 uses
GTP_DFF_C                   391 uses
GTP_DFF_CE                 1388 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                    30 uses
GTP_DFF_RE                  168 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                     11 uses
GTP_LUT2                    564 uses
GTP_LUT3                    473 uses
GTP_LUT4                    427 uses
GTP_LUT5                   1060 uses
GTP_LUT5CARRY               631 uses
GTP_LUT5M                  1360 uses
GTP_MUX2LUT6                336 uses
GTP_MUX2LUT7                160 uses
GTP_PLL_E1                    1 use

I/O ports: 25
GTP_INBUF                   8 uses
GTP_IOBUF                   8 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 4526 of 17536 (25.81%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4526
Total Registers: 3076 of 26304 (11.69%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 125

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 5                 0
  [2, 4)      | 5        | 1                 4
  [4, 6)      | 13       | 8                 5
  [6, 8)      | 3        | 2                 1
  [8, 10)     | 33       | 18                15
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 66       | 33                33
--------------------------------------------------------------
  The maximum fanout: 352
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                400
  NO              YES               NO                 30
  YES             NO                NO                 1072
  YES             NO                YES                1401
  YES             YES               NO                 169
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file tinyriscv_soc_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                          | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tinyriscv_soc_top                         | 4526     | 3076     | 0                   | 4       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 25     | 0           | 0           | 0            | 0        | 631           | 336          | 160          | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + gpio_0                                  | 61       | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll1                                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + timer_0                                 | 98       | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_jtag_top                              | 525      | 617      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_dm                             | 351      | 384      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                  | 43       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                  | 43       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_driver                         | 174      | 233      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                  | 41       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                  | 46       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram                                   | 65       | 4        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram222                                | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram2                   | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rib                                   | 306      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom                                   | 138      | 10       | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rom111                                | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram1                   | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rst_ctrl                              | 0        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ext_rst_sync                          | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[0].dp_is_0.rst_0_dff     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[1].dp_is_not_0.rst_0_dff | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tinyriscv_core                        | 2986     | 1911     | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 477           | 268          | 128          | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clint                               | 51       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ex_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + id_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + if_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_csr_reg                             | 223      | 256      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_exu                                 | 1669     | 298      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 378           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_alu_datapath                  | 663      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 80            | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_commit                        | 96       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_dispatch                      | 74       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_mem                           | 161      | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_muldiv                        | 670      | 297      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 298           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op1_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op2_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_ready_ff                      | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_divider                         | 439      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 174           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gpr_reg                             | 44       | 992      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[1].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[2].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[3].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[4].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[5].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[6].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[7].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[8].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[9].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[10].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[11].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[12].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[13].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[14].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[15].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[16].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[17].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[18].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[19].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[20].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[21].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[22].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[23].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[24].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[25].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[26].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[27].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[28].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[29].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[30].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[31].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu                                 | 98       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu_exu                             | 735      | 153      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 256          | 128          | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + imm_ff                              | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + info_bus_ff                         | 0        | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_ff                               | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_waddr_ff                         | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_we_ff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs1_rdata_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs2_rdata_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu                                 | 102      | 66       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_dff                              | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu_idu                             | 64       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_addr_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_ff                             | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_0                                  | 337      | 341      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 74            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + spi1                                  | 64       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + spi2                                  | 63       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                          
*************************************************************************************************************************
                                                                              Clock   Non-clock                          
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                 
-------------------------------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK  1000.000     {0 500}        Declared               233           0  {jtag_TCK}              
 tinyriscv_soc_top|clk_in    1000.000     {0 500}        Declared                 0           0  {clk_in}                
 pll|pll1/u_pll_e1/CLKOUT1   1000.000     {0 500}        Declared              2939           0  {pll1/u_pll_e1/CLKOUT1} 
=========================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               tinyriscv_soc_top|jtag_TCK                
 Inferred_clock_group_1        asynchronous               tinyriscv_soc_top|clk_in                  
 Inferred_clock_group_2        asynchronous               pll|pll1/u_pll_e1/CLKOUT1                 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                              1.000 MHz     153.846 MHz       1000.000          6.500        496.750
 pll|pll1/u_pll_e1/CLKOUT1
                              1.000 MHz      35.837 MHz       1000.000         27.904        972.096
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                   496.750       0.000              0            439
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   972.096       0.000              0           7629
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK
                        tinyriscv_soc_top|jtag_TCK
                                                     0.691       0.000              0            439
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     0.691       0.000              0           7629
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                   995.358       0.000              0           1708
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll|pll1/u_pll_e1/CLKOUT1
                        pll|pll1/u_pll_e1/CLKOUT1
                                                     1.874       0.000              0           1708
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 tinyriscv_soc_top|jtag_TCK                        499.380       0.000              0            233
 pll|pll1/u_pll_e1/CLKOUT1                         499.083       0.000              0           2939
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[0]/CE (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N358/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N358/Z (GTP_INV)
                                   net (fanout=6)        2.811     504.123         u_jtag_top/u_jtag_driver/N358
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.325     504.448 r       u_jtag_top/u_jtag_driver/ir_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=23)       0.759     505.207         u_jtag_top/u_jtag_driver/ir_reg [0]
                                                                                   u_jtag_top/u_jtag_driver/N231/I0 (GTP_LUT5)
                                   td                    0.244     505.451 r       u_jtag_top/u_jtag_driver/N231/Z (GTP_LUT5)
                                   net (fanout=10)       0.665     506.116         u_jtag_top/u_jtag_driver/N231
                                                                                   u_jtag_top/u_jtag_driver/N325_7/I4 (GTP_LUT5)
                                   td                    0.164     506.280 r       u_jtag_top/u_jtag_driver/N325_7/Z (GTP_LUT5)
                                   net (fanout=40)       0.665     506.945         u_jtag_top/u_jtag_driver/N325
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[0]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.945         Logic Levels: 2  
                                                                                   Logic: 0.733ns(25.974%), Route: 2.089ns(74.026%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811    1004.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.277    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                 506.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[1]/CE (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N358/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N358/Z (GTP_INV)
                                   net (fanout=6)        2.811     504.123         u_jtag_top/u_jtag_driver/N358
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.325     504.448 r       u_jtag_top/u_jtag_driver/ir_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=23)       0.759     505.207         u_jtag_top/u_jtag_driver/ir_reg [0]
                                                                                   u_jtag_top/u_jtag_driver/N231/I0 (GTP_LUT5)
                                   td                    0.244     505.451 r       u_jtag_top/u_jtag_driver/N231/Z (GTP_LUT5)
                                   net (fanout=10)       0.665     506.116         u_jtag_top/u_jtag_driver/N231
                                                                                   u_jtag_top/u_jtag_driver/N325_7/I4 (GTP_LUT5)
                                   td                    0.164     506.280 r       u_jtag_top/u_jtag_driver/N325_7/Z (GTP_LUT5)
                                   net (fanout=40)       0.665     506.945         u_jtag_top/u_jtag_driver/N325
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[1]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.945         Logic Levels: 2  
                                                                                   Logic: 0.733ns(25.974%), Route: 2.089ns(74.026%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811    1004.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.277    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                 506.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[2]/CE (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N358/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N358/Z (GTP_INV)
                                   net (fanout=6)        2.811     504.123         u_jtag_top/u_jtag_driver/N358
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.325     504.448 r       u_jtag_top/u_jtag_driver/ir_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=23)       0.759     505.207         u_jtag_top/u_jtag_driver/ir_reg [0]
                                                                                   u_jtag_top/u_jtag_driver/N231/I0 (GTP_LUT5)
                                   td                    0.244     505.451 r       u_jtag_top/u_jtag_driver/N231/Z (GTP_LUT5)
                                   net (fanout=10)       0.665     506.116         u_jtag_top/u_jtag_driver/N231
                                                                                   u_jtag_top/u_jtag_driver/N325_7/I4 (GTP_LUT5)
                                   td                    0.164     506.280 r       u_jtag_top/u_jtag_driver/N325_7/Z (GTP_LUT5)
                                   net (fanout=40)       0.665     506.945         u_jtag_top/u_jtag_driver/N325
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[2]/CE (GTP_DFF_CE)

 Data arrival time                                                 506.945         Logic Levels: 2  
                                                                                   Logic: 0.733ns(25.974%), Route: 2.089ns(74.026%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811    1004.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.022                          
 clock uncertainty                                      -0.050    1003.972                          

 Setup time                                             -0.277    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                 506.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[2]/D (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       u_jtag_top/u_jtag_driver/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       4.746         u_jtag_top/u_jtag_driver/rx_data [2]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[3]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[3]/D (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       u_jtag_top/u_jtag_driver/rx/recv_data[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       4.746         u_jtag_top/u_jtag_driver/rx_data [3]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[3]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[4]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[4]/D (GTP_DFF_CE)
Path Group  : tinyriscv_soc_top|jtag_TCK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       u_jtag_top/u_jtag_driver/rx/recv_data[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       4.746         u_jtag_top/u_jtag_driver/rx_data [4]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[4]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.811       4.022         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       2.802 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=85)       1.056       3.858         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62/I0 (GTP_LUT3)
                                   td                    0.231       4.089 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/Z (GTP_LUT3)
                                   net (fanout=140)      1.298       5.387         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N96_8/I1 (GTP_LUT2)
                                   td                    0.174       5.561 f       u_tinyriscv_core/u_csr_reg/N96_8/Z (GTP_LUT2)
                                   net (fanout=6)        0.608       6.169         u_tinyriscv_core/u_csr_reg/_N17964
                                                                                   u_tinyriscv_core/u_csr_reg/N101/I4 (GTP_LUT5)
                                   td                    0.174       6.343 f       u_tinyriscv_core/u_csr_reg/N101/Z (GTP_LUT5)
                                   net (fanout=32)       0.823       7.166         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_3[0]/I1 (GTP_LUT5M)
                                   td                    0.282       7.448 r       u_tinyriscv_core/u_csr_reg/N65_3[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407       7.855         u_tinyriscv_core/u_csr_reg/_N2400
                                                                                   u_tinyriscv_core/u_csr_reg/N65_5[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.029 f       u_tinyriscv_core/u_csr_reg/N65_5[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       8.436         u_tinyriscv_core/u_csr_reg/_N2464
                                                                                   u_tinyriscv_core/u_csr_reg/N65_7[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.610 f       u_tinyriscv_core/u_csr_reg/N65_7[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.485       9.095         u_tinyriscv_core/_N2528
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/I4 (GTP_LUT5)
                                   td                    0.174       9.269 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.676         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/I3 (GTP_LUT4)
                                   td                    0.174       9.850 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/Z (GTP_LUT4)
                                   net (fanout=98)       1.113      10.963         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.191 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.191         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.co [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.407 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      11.814         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I3 (GTP_LUT5CARRY)
                                   td                    0.282      12.096 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.485      12.581         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/I0 (GTP_LUT5M)
                                   td                    0.239      12.820 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/Z (GTP_LUT5M)
                                   net (fanout=66)       0.972      13.792         u_tinyriscv_core/_N4627
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/I1 (GTP_LUT2)
                                   td                    0.174      13.966 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/Z (GTP_LUT2)
                                   net (fanout=3)        0.530      14.496         u_tinyriscv_core/_N4659
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4723
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      15.138         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I4 (GTP_LUT5)
                                   td                    0.174      15.312 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_LUT5)
                                   net (fanout=23)       0.759      16.071         u_tinyriscv_core/dbus_addr_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/ID (GTP_LUT5M)
                                   td                    0.235      16.306 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.563      16.869         u_tinyriscv_core/ex_mem_access_misaligned_o
                                                                                   u_tinyriscv_core/u_ifu/N44_5/I3 (GTP_LUT4)
                                   td                    0.174      17.043 f       u_tinyriscv_core/u_ifu/N44_5/Z (GTP_LUT4)
                                   net (fanout=214)      1.593      18.636         u_tinyriscv_core/ctrl_flush_o
                                                                                   u_tinyriscv_core/u_ifu/N44_7/I4 (GTP_LUT5)
                                   td                    0.174      18.810 f       u_tinyriscv_core/u_ifu/N44_7/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      19.295         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N25/I3 (GTP_LUT4)
                                   td                    0.174      19.469 f       u_rib/N25/Z (GTP_LUT4)
                                   net (fanout=28)       0.805      20.274         u_rib/master_sel_vec [2]
                                                                                   u_rib/N74_30_3/I1 (GTP_LUT5M)
                                   td                    0.282      20.556 r       u_rib/N74_30_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.588      21.144         u_rib/mux_m_addr [30]
                                                                                   u_rib/N354/I0 (GTP_LUT4)
                                   td                    0.261      21.405 f       u_rib/N354/Z (GTP_LUT4)
                                   net (fanout=86)       1.060      22.465         u_rib/slave_sel [1]
                                                                                   u_rib/N138_15/I3 (GTP_LUT4)
                                   td                    0.174      22.639 f       u_rib/N138_15/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      23.046         u_rib/N138 [15]  
                                                                                   u_rib/N169_15_4/I4 (GTP_LUT5)
                                   td                    0.174      23.220 f       u_rib/N169_15_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      23.627         u_rib/_N21872    
                                                                                   u_rib/N169_15_5/I4 (GTP_LUT5)
                                   td                    0.174      23.801 f       u_rib/N169_15_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      24.364         u_rib/mux_s_data [15]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/I0 (GTP_LUT5)
                                   td                    0.206      24.570 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      25.133         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/I3 (GTP_LUT4)
                                   td                    0.174      25.307 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/Z (GTP_LUT4)
                                   net (fanout=24)       0.764      26.071         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[8]/I0 (GTP_LUT5M)
                                   td                    0.239      26.310 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      26.717         u_tinyriscv_core/u_exu/u_exu_mem/_N4165
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[8]/ID (GTP_LUT5M)
                                   td                    0.235      26.952 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      27.359         u_tinyriscv_core/u_exu/u_exu_mem/_N4197
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[8]/ID (GTP_LUT5M)
                                   td                    0.235      27.594 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      28.079         m1_data_i[8]     
                                                                                   u_rib/N77_8/I3 (GTP_LUT4)
                                   td                    0.174      28.253 f       u_rib/N77_8/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      28.918         u_rib/mux_m_data [8]
                                                                                   u_rib/N219_8/I1 (GTP_LUT2)
                                   td                    0.174      29.092 f       u_rib/N219_8/Z (GTP_LUT2)
                                   net (fanout=16)       1.169      30.261         s0_data_o[8]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  30.261         Logic Levels: 32 
                                                                                   Logic: 6.689ns(24.075%), Route: 21.095ns(75.925%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                              0.030    1002.357                          

 Data required time                                               1002.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.357                          
 Data arrival time                                                  30.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[10] (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       2.802 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=85)       1.056       3.858         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62/I0 (GTP_LUT3)
                                   td                    0.231       4.089 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/Z (GTP_LUT3)
                                   net (fanout=140)      1.298       5.387         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N96_8/I1 (GTP_LUT2)
                                   td                    0.174       5.561 f       u_tinyriscv_core/u_csr_reg/N96_8/Z (GTP_LUT2)
                                   net (fanout=6)        0.608       6.169         u_tinyriscv_core/u_csr_reg/_N17964
                                                                                   u_tinyriscv_core/u_csr_reg/N101/I4 (GTP_LUT5)
                                   td                    0.174       6.343 f       u_tinyriscv_core/u_csr_reg/N101/Z (GTP_LUT5)
                                   net (fanout=32)       0.823       7.166         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_3[0]/I1 (GTP_LUT5M)
                                   td                    0.282       7.448 r       u_tinyriscv_core/u_csr_reg/N65_3[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407       7.855         u_tinyriscv_core/u_csr_reg/_N2400
                                                                                   u_tinyriscv_core/u_csr_reg/N65_5[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.029 f       u_tinyriscv_core/u_csr_reg/N65_5[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       8.436         u_tinyriscv_core/u_csr_reg/_N2464
                                                                                   u_tinyriscv_core/u_csr_reg/N65_7[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.610 f       u_tinyriscv_core/u_csr_reg/N65_7[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.485       9.095         u_tinyriscv_core/_N2528
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/I4 (GTP_LUT5)
                                   td                    0.174       9.269 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.676         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/I3 (GTP_LUT4)
                                   td                    0.174       9.850 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/Z (GTP_LUT4)
                                   net (fanout=98)       1.113      10.963         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.191 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.191         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.co [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.407 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      11.814         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I3 (GTP_LUT5CARRY)
                                   td                    0.282      12.096 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.485      12.581         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/I0 (GTP_LUT5M)
                                   td                    0.239      12.820 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/Z (GTP_LUT5M)
                                   net (fanout=66)       0.972      13.792         u_tinyriscv_core/_N4627
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/I1 (GTP_LUT2)
                                   td                    0.174      13.966 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/Z (GTP_LUT2)
                                   net (fanout=3)        0.530      14.496         u_tinyriscv_core/_N4659
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4723
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      15.138         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I4 (GTP_LUT5)
                                   td                    0.174      15.312 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_LUT5)
                                   net (fanout=23)       0.759      16.071         u_tinyriscv_core/dbus_addr_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/ID (GTP_LUT5M)
                                   td                    0.235      16.306 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.563      16.869         u_tinyriscv_core/ex_mem_access_misaligned_o
                                                                                   u_tinyriscv_core/u_ifu/N44_5/I3 (GTP_LUT4)
                                   td                    0.174      17.043 f       u_tinyriscv_core/u_ifu/N44_5/Z (GTP_LUT4)
                                   net (fanout=214)      1.593      18.636         u_tinyriscv_core/ctrl_flush_o
                                                                                   u_tinyriscv_core/u_ifu/N44_7/I4 (GTP_LUT5)
                                   td                    0.174      18.810 f       u_tinyriscv_core/u_ifu/N44_7/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      19.295         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N25/I3 (GTP_LUT4)
                                   td                    0.174      19.469 f       u_rib/N25/Z (GTP_LUT4)
                                   net (fanout=28)       0.805      20.274         u_rib/master_sel_vec [2]
                                                                                   u_rib/N74_30_3/I1 (GTP_LUT5M)
                                   td                    0.282      20.556 r       u_rib/N74_30_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.588      21.144         u_rib/mux_m_addr [30]
                                                                                   u_rib/N354/I0 (GTP_LUT4)
                                   td                    0.261      21.405 f       u_rib/N354/Z (GTP_LUT4)
                                   net (fanout=86)       1.060      22.465         u_rib/slave_sel [1]
                                                                                   u_rib/N138_15/I3 (GTP_LUT4)
                                   td                    0.174      22.639 f       u_rib/N138_15/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      23.046         u_rib/N138 [15]  
                                                                                   u_rib/N169_15_4/I4 (GTP_LUT5)
                                   td                    0.174      23.220 f       u_rib/N169_15_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      23.627         u_rib/_N21872    
                                                                                   u_rib/N169_15_5/I4 (GTP_LUT5)
                                   td                    0.174      23.801 f       u_rib/N169_15_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      24.364         u_rib/mux_s_data [15]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/I0 (GTP_LUT5)
                                   td                    0.206      24.570 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      25.133         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/I3 (GTP_LUT4)
                                   td                    0.174      25.307 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/Z (GTP_LUT4)
                                   net (fanout=24)       0.764      26.071         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[9]/I0 (GTP_LUT5M)
                                   td                    0.239      26.310 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[9]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      26.717         u_tinyriscv_core/u_exu/u_exu_mem/_N4166
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[9]/ID (GTP_LUT5M)
                                   td                    0.235      26.952 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[9]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      27.359         u_tinyriscv_core/u_exu/u_exu_mem/_N4198
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[9]/ID (GTP_LUT5M)
                                   td                    0.235      27.594 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[9]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      28.079         m1_data_i[9]     
                                                                                   u_rib/N77_9/I3 (GTP_LUT4)
                                   td                    0.174      28.253 f       u_rib/N77_9/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      28.918         u_rib/mux_m_data [9]
                                                                                   u_rib/N219_9/I1 (GTP_LUT2)
                                   td                    0.174      29.092 f       u_rib/N219_9/Z (GTP_LUT2)
                                   net (fanout=16)       1.169      30.261         s0_data_o[9]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[10] (GTP_DRM18K)

 Data arrival time                                                  30.261         Logic Levels: 32 
                                                                                   Logic: 6.689ns(24.075%), Route: 21.095ns(75.925%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                              0.030    1002.357                          

 Data required time                                               1002.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.357                          
 Data arrival time                                                  30.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[11] (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       2.802 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=85)       1.056       3.858         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62/I0 (GTP_LUT3)
                                   td                    0.231       4.089 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62/Z (GTP_LUT3)
                                   net (fanout=140)      1.298       5.387         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N96_8/I1 (GTP_LUT2)
                                   td                    0.174       5.561 f       u_tinyriscv_core/u_csr_reg/N96_8/Z (GTP_LUT2)
                                   net (fanout=6)        0.608       6.169         u_tinyriscv_core/u_csr_reg/_N17964
                                                                                   u_tinyriscv_core/u_csr_reg/N101/I4 (GTP_LUT5)
                                   td                    0.174       6.343 f       u_tinyriscv_core/u_csr_reg/N101/Z (GTP_LUT5)
                                   net (fanout=32)       0.823       7.166         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_3[0]/I1 (GTP_LUT5M)
                                   td                    0.282       7.448 r       u_tinyriscv_core/u_csr_reg/N65_3[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407       7.855         u_tinyriscv_core/u_csr_reg/_N2400
                                                                                   u_tinyriscv_core/u_csr_reg/N65_5[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.029 f       u_tinyriscv_core/u_csr_reg/N65_5[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       8.436         u_tinyriscv_core/u_csr_reg/_N2464
                                                                                   u_tinyriscv_core/u_csr_reg/N65_7[0]/I4 (GTP_LUT5)
                                   td                    0.174       8.610 f       u_tinyriscv_core/u_csr_reg/N65_7[0]/Z (GTP_LUT5)
                                   net (fanout=2)        0.485       9.095         u_tinyriscv_core/_N2528
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/I4 (GTP_LUT5)
                                   td                    0.174       9.269 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       9.676         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N73 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/I3 (GTP_LUT4)
                                   td                    0.174       9.850 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_16_4/Z (GTP_LUT4)
                                   net (fanout=98)       1.113      10.963         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.191 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.191         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.co [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.407 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5_1.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.407      11.814         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I3 (GTP_LUT5CARRY)
                                   td                    0.282      12.096 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.485      12.581         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/I0 (GTP_LUT5M)
                                   td                    0.239      12.820 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[1]/Z (GTP_LUT5M)
                                   net (fanout=66)       0.972      13.792         u_tinyriscv_core/_N4627
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/I1 (GTP_LUT2)
                                   td                    0.174      13.966 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]/Z (GTP_LUT2)
                                   net (fanout=3)        0.530      14.496         u_tinyriscv_core/_N4659
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4723
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      14.731 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_10[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      15.138         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N4755
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I4 (GTP_LUT5)
                                   td                    0.174      15.312 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_LUT5)
                                   net (fanout=23)       0.759      16.071         u_tinyriscv_core/dbus_addr_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/ID (GTP_LUT5M)
                                   td                    0.235      16.306 f       u_tinyriscv_core/u_exu/u_exu_mem/N106[0]/Z (GTP_LUT5M)
                                   net (fanout=4)        0.563      16.869         u_tinyriscv_core/ex_mem_access_misaligned_o
                                                                                   u_tinyriscv_core/u_ifu/N44_5/I3 (GTP_LUT4)
                                   td                    0.174      17.043 f       u_tinyriscv_core/u_ifu/N44_5/Z (GTP_LUT4)
                                   net (fanout=214)      1.593      18.636         u_tinyriscv_core/ctrl_flush_o
                                                                                   u_tinyriscv_core/u_ifu/N44_7/I4 (GTP_LUT5)
                                   td                    0.174      18.810 f       u_tinyriscv_core/u_ifu/N44_7/Z (GTP_LUT5)
                                   net (fanout=2)        0.485      19.295         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N25/I3 (GTP_LUT4)
                                   td                    0.174      19.469 f       u_rib/N25/Z (GTP_LUT4)
                                   net (fanout=28)       0.805      20.274         u_rib/master_sel_vec [2]
                                                                                   u_rib/N74_30_3/I1 (GTP_LUT5M)
                                   td                    0.282      20.556 r       u_rib/N74_30_3/Z (GTP_LUT5M)
                                   net (fanout=5)        0.588      21.144         u_rib/mux_m_addr [30]
                                                                                   u_rib/N354/I0 (GTP_LUT4)
                                   td                    0.261      21.405 f       u_rib/N354/Z (GTP_LUT4)
                                   net (fanout=86)       1.060      22.465         u_rib/slave_sel [1]
                                                                                   u_rib/N138_15/I3 (GTP_LUT4)
                                   td                    0.174      22.639 f       u_rib/N138_15/Z (GTP_LUT4)
                                   net (fanout=1)        0.407      23.046         u_rib/N138 [15]  
                                                                                   u_rib/N169_15_4/I4 (GTP_LUT5)
                                   td                    0.174      23.220 f       u_rib/N169_15_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.407      23.627         u_rib/_N21872    
                                                                                   u_rib/N169_15_5/I4 (GTP_LUT5)
                                   td                    0.174      23.801 f       u_rib/N169_15_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      24.364         u_rib/mux_s_data [15]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/I0 (GTP_LUT5)
                                   td                    0.206      24.570 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/Z (GTP_LUT5)
                                   net (fanout=4)        0.563      25.133         u_tinyriscv_core/u_exu/u_exu_mem/_N3815
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/I3 (GTP_LUT4)
                                   td                    0.174      25.307 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_1/Z (GTP_LUT4)
                                   net (fanout=24)       0.764      26.071         u_tinyriscv_core/u_exu/u_exu_mem/lb_res [8]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[10]/I0 (GTP_LUT5M)
                                   td                    0.239      26.310 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_26[10]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      26.717         u_tinyriscv_core/u_exu/u_exu_mem/_N4167
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[10]/ID (GTP_LUT5M)
                                   td                    0.235      26.952 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_27[10]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      27.359         u_tinyriscv_core/u_exu/u_exu_mem/_N4199
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[10]/ID (GTP_LUT5M)
                                   td                    0.235      27.594 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_28[10]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.485      28.079         m1_data_i[10]    
                                                                                   u_rib/N77_10/I3 (GTP_LUT4)
                                   td                    0.174      28.253 f       u_rib/N77_10/Z (GTP_LUT4)
                                   net (fanout=10)       0.665      28.918         u_rib/mux_m_data [10]
                                                                                   u_rib/N219_10/I1 (GTP_LUT2)
                                   td                    0.174      29.092 f       u_rib/N219_10/Z (GTP_LUT2)
                                   net (fanout=16)       1.169      30.261         s0_data_o[10]    
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[11] (GTP_DRM18K)

 Data arrival time                                                  30.261         Logic Levels: 32 
                                                                                   Logic: 6.689ns(24.075%), Route: 21.095ns(75.925%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Setup time                                              0.030    1002.357                          

 Data required time                                               1002.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.357                          
 Data arrival time                                                  30.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx/req_d/CLK (GTP_DFF_C)

                                   tco                   0.317       2.794 f       u_jtag_top/u_jtag_dm/rx/req_d/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       3.201         u_jtag_top/u_jtag_dm/rx/req_d
                                                                           f       u_jtag_top/u_jtag_dm/rx/req/D (GTP_DFF_C)

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx/req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.033       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       2.794 f       u_jtag_top/u_jtag_dm/rx/recv_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       3.201         u_jtag_top/u_jtag_dm/rx_data [0]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.033       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       2.794 f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       3.201         u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Hold time                                               0.033       2.510                          

 Data required time                                                  2.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.510                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       1.338       4.140         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       4.304 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1474)     2.543       6.847         gpio_0/N9        
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.847         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.190%), Route: 3.881ns(88.810%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Recovery time                                          -0.122    1002.205                          

 Data required time                                               1002.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.205                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       1.338       4.140         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       4.304 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1474)     2.543       6.847         gpio_0/N9        
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.847         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.190%), Route: 3.881ns(88.810%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Recovery time                                          -0.122    1002.205                          

 Data required time                                               1002.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.205                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       1.338       4.140         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       4.304 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1474)     2.543       6.847         gpio_0/N9        
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.847         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.190%), Route: 3.881ns(88.810%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477    1002.477         clk              
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1002.477                          
 clock uncertainty                                      -0.150    1002.327                          

 Recovery time                                          -0.122    1002.205                          

 Data required time                                               1002.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.205                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/abstractcs[9]/C (GTP_DFF_C)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.000       2.802         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       2.802 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      1.338       4.140         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/abstractcs[9]/C (GTP_DFF_C)

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.325ns(19.543%), Route: 1.338ns(80.457%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/abstractcs[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Removal time                                           -0.211       2.266                          

 Data required time                                                  2.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.266                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/data0[0]/C (GTP_DFF_CE)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.000       2.802         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       2.802 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      1.338       4.140         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/data0[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.325ns(19.543%), Route: 1.338ns(80.457%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/data0[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Removal time                                           -0.211       2.266                          

 Data required time                                                  2.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.266                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/data0[1]/C (GTP_DFF_CE)
Path Group  : pll|pll1/u_pll_e1/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.477
  Launch Clock Delay      :  2.477
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       2.802 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.000       2.802         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       2.802 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      1.338       4.140         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/data0[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.325ns(19.543%), Route: 1.338ns(80.457%)
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/data0[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       2.477                          
 clock uncertainty                                       0.000       2.477                          

 Removal time                                           -0.211       2.266                          

 Data required time                                                  2.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.266                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/CLK (GTP_DFF_R)
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock tinyriscv_soc_top|jtag_TCK (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000       1.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N358/I (GTP_INV)
                                   td                    0.000       1.312 r       u_jtag_top/u_jtag_driver/N358/Z (GTP_INV)
                                   net (fanout=6)        2.811       4.123         u_jtag_top/u_jtag_driver/N358
                                                                           r       u_jtag_top/u_jtag_driver/jtag_TDO/CLK (GTP_DFF_R)

                                   tco                   0.317       4.440 f       u_jtag_top/u_jtag_driver/jtag_TDO/Q (GTP_DFF_R)
                                   net (fanout=1)        0.957       5.397         nt_jtag_TDO      
                                                                                   jtag_TDO_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.806 f       jtag_TDO_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.806         jtag_TDO         
 jtag_TDO                                                                  f       jtag_TDO (port)  

 Data arrival time                                                   7.806         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.016%), Route: 0.957ns(25.984%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       2.802 r       u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.625       3.427         jtag_halt_req_o  
                                                                                   N5/I0 (GTP_LUT1) 
                                   td                    0.174       3.601 f       N5/Z (GTP_LUT1)  
                                   net (fanout=1)        0.957       4.558         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.967 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.967         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   6.967         Logic Levels: 2  
                                                                                   Logic: 2.908ns(64.766%), Route: 1.582ns(35.234%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|pll1/u_pll_e1/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll1/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2939)     2.477       2.477         clk              
                                                                           r       gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       2.802 r       gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.530       3.332         gpio_ctrl[0]     
                                                                                   N138_inv/I0 (GTP_LUT2)
                                   td                    0.206       3.538 f       N138_inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.957       4.495         N138_inv         
                                                                                   gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       6.911 f       gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       6.911         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   6.911         Logic Levels: 2  
                                                                                   Logic: 2.947ns(66.464%), Route: 1.487ns(33.536%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.957       2.168         u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 2  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.957       2.168         u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 2  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : spi_miso (port)
Endpoint    : uart_0/spi1/rdata[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 spi_miso                                                0.000       0.000 r       spi_miso (port)  
                                   net (fanout=1)        0.000       0.000         spi_miso         
                                                                                   spi_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       spi_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_spi_miso      
                                                                           r       uart_0/spi1/rdata[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

{tinyriscv_soc_top|jtag_TCK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_jtag_top/u_jtag_driver/dm_is_busy/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_jtag_top/u_jtag_driver/dm_is_busy/CLK
 499.380     500.000         0.620           High Pulse Width                          u_jtag_top/u_jtag_driver/dm_resp_data[2]/CLK
====================================================================================================

{pll|pll1/u_pll_e1/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.083     500.000         0.917           High Pulse Width                          u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.083     500.000         0.917           Low Pulse Width                           u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.083     500.000         0.917           Low Pulse Width                           u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/compile/tinyriscv_soc_top_comp.adf               
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/tinydram.fdc                                     
| Output     | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_syn.adf             
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_syn.vm              
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top_controlsets.txt     
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/snr.db                                
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/synthesize/tinyriscv_soc_top.snr                 
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 371 MB
Total CPU  time to synthesize completion : 0h:0m:30s
Process Total CPU  time to synthesize completion : 0h:0m:30s
Total real time to synthesize completion : 0h:0m:35s
