= Register demo
Steve Glaser <sglaser@nvidia.com>
v0.2, 2014-11-11 :Initial Revision
:numbered:
:sectnumlevels: 9
:toc:
:register-caption: Register %c-%(figure):{nbsp}
:figure-caption: Figure %c-%#:{nbsp}
:table-caption: Table %c-%#:{nbsp}

== section 1

* register0 <<REG_Type_0_Hdr_Command_Figure>>
* register1 <<register1>>
* register2 <<register2>>
* register3 <<register3>>
* listing4 <<listing4>>
* table5 <<table5>>

// === section 1.1

// ==== section 1.1.1

// ===== section 1.1.1.1

// ====== section 1.1.1.1.1

// ====== section 1.1.1.1.2

[[REG_Type_0_Hdr_Command_Figure]]
.Type 0 Hdr: Command Register
[register]
--------
width=16
default_unused="RsvdP"
show_attr=true
visible_msb=32
* [0] IO_Space_Enable	[attr="RW"]
* [1] Mem_Space_Enable	[attr="RW"]
* [2] Bus_Master_Enable	[attr="RW"]
* [3] Special_Cycle_Enable	[value="0", is_unused]
* [4] Memory_Write_and Invalidate	[value="0", is_unused]
* [5] VGA_Palette_Snoop	[value="0", is_unused]
* [6] Parity_Error_Response	[attr="RO"]
* [7] IDSEL_Stepping/Wait_Cycle_Control	[value="0", is_unused]
* [8] SERR_Enable	[attr="RW"]
* [9] Fast_Back-to-Back_Transactions_Enable	[value="0", is_unused]
* [10] Interrupt_Disable	[attr="RW"]
--------


[[register16]]
.caption 16 -- register16
[register]
----
width=16
show_attr=true
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register15]]
.caption 15 -- register15
[register]
----
width=16
show_attr=true
visible_msb=15
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register14]]
.caption 14 -- register14
[register]
----
width=16
show_attr=true
visible_msb=14
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register16.1]]
.caption 16.1 -- register16.1
[register]
----
width=16
visible_lsb=1
show_attr=true
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register15.1]]
.caption 15.1 -- register15.1
[register]
----
width=16
show_attr=true
visible_lsb=1
visible_msb=15
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register14.1]]
.caption 14.1 -- register14.1
[register]
----
width=16
show_attr=true
visible_lsb=1
visible_msb=14
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register16.2]]
.caption 16.2 -- register16.2
[register]
----
width=16
visible_lsb=2
show_attr=true
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register15.2]]
.caption 15.2 -- register15.2
[register]
----
width=16
show_attr=true
visible_lsb=2
visible_msb=15
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register14.2]]
.caption 14.2 -- register14.2
[register]
----
width=16
show_attr=true
visible_lsb=2
visible_msb=14
* [15:0] byte 16 [value=0|1|2|3|4|5|6|7|8|9|0|1|2|3|4|5, attr="RO"]
----

[[register1]]
.caption 1 -- register
[register]
----
width=16
* [0] lowbit [len=1]
* [8:1] byte [value=0|1|x|1|0|0|1|1]
* [15] topbit [len=1]
----

== section 1a

[[register2]]
.caption 2 -- register
[register]
----
width=16
visible_msb=10
* [0] lowbit
* [8:1] byte [value=0|1|x|1|0|0|1|1]
* [15] topbit
----

[[figure2.5]]
.caption 2.5 -- figure
image::Photo_Booth_Library_copy.jpg[]

[[register3]]
.caption 3 -- register
[register]
----
width=16
* [0] lowbit
* [8:1] byte [value=0|1|x|1|0|0|1|1]
* [15] topbit
----

== section 2

[[listing4]]
.caption 4 -- listing
[listing,caption="Listing "]
----
width=16
* [0] lowbit
* [8:1] byte [value=0|1|x|1|0|0|1|1]
* [15] topbit
----

[[register4a]]
.caption 4a -- register
[register]
----
width=16
* [0] lowbit
* [8:1] byte [value=0|1|x|1|0|0|1|1]
* [15] topbit
----

== section 3

[[table5]]
.caption 5 -- table
[cols=",,",options="header"]
|===
|Table 5|Col 2|Col 3
|Data 1|Data 2|Data 3
|Data 4|Data 5|Data 6
|===

This is a paragraph.

[[table6]]
[cols=",,",options="header"]
|===
|Table 6|Col 2|Col 3
|Data 1|Data 2|Data 3
|Data 4|Data 5|Data 6
|===

This is a paragraph.

[[table7]]
.caption 7 -- table
[cols=",,",options="header"]
|===
|Table 7|Col 2|Col 3
|Data 1|Data 2|Data 3
|Data 4|Data 5|Data 6
|===