Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:32 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1695 &   2.9925 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1814   1.0500            0.7169 &   3.7094 r
  mprj/o_q[161] (net)                                    2   0.0133 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1814   1.0500   0.0000   0.0002 &   3.7096 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3180   1.0500            0.6957 &   4.4053 r
  mprj/o_q_dly[161] (net)                                2   0.0254 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0449   0.3180   1.0500   0.0182   0.0196 &   4.4249 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7928   1.0500            3.4657 &   7.8906 r
  mprj/io_oeb[24] (net)                                  1   0.5128 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8906 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    7.3626   5.8053   1.0500   3.4895   3.8459 &  11.7365 r
  data arrival time                                                                                                 11.7365

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5589 

  slack (with derating applied) (VIOLATED)                                                               -3.8365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2776 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5760   1.0500   0.0000   0.9219 &   2.7449 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1190   1.0500            0.6779 &   3.4228 r
  mprj/o_q[53] (net)                                     1   0.0073 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1190   1.0500   0.0000   0.0001 &   3.4229 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3247   1.0500            0.6942 &   4.1171 r
  mprj/o_q_dly[53] (net)                                 2   0.0261 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1419   0.3247   1.0500   0.0566   0.0600 &   4.1771 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7660   1.0500            2.9090 &   7.0860 r
  mprj/la_data_out[21] (net)                             1   0.4208 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0860 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               5.1173   4.7730   1.0500   2.8131   3.0693 &  10.1553 r
  data arrival time                                                                                                 10.1553

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.1553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4836 

  slack (with derating applied) (VIOLATED)                                                               -2.2553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7717 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6199   1.0500   0.0000   1.2047 &   3.0276 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2109   1.0500            0.7345 &   3.7622 r
  mprj/o_q[134] (net)                                    2   0.0161 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0439   0.2109   1.0500   0.0170   0.0181 &   3.7802 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5931   1.0500            0.8623 &   4.6425 r
  mprj/o_q_dly[134] (net)                                2   0.0504 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2610   0.5932   1.0500   0.1038   0.1122 &   4.7547 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9159   1.0500            3.4872 &   8.2419 r
  mprj/io_out[35] (net)                                  1   0.5217 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2419 r
  io_out[35] (net) 
  io_out[35] (out)                                                    3.3897   5.9405   1.0500   1.3838   1.7288 &   9.9707 r
  data arrival time                                                                                                  9.9707

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4748 

  slack (with derating applied) (VIOLATED)                                                               -2.0707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5959 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2584   1.0500   0.0000   0.3367 &   2.1597 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0915   1.0500            0.6538 &   2.8135 r
  mprj/o_q[139] (net)                                    1   0.0044 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0915   1.0500   0.0000   0.0000 &   2.8135 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3787   1.0500            0.7240 &   3.5375 r
  mprj/o_q_dly[139] (net)                                2   0.0312 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0520   0.3787   1.0500   0.0207   0.0225 &   3.5600 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1889   1.0500            3.6482 &   7.2083 r
  mprj/io_oeb[2] (net)                                   1   0.5461 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.2083 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     5.6877   6.2122   1.0500   2.3107   2.6957 &   9.9040 r
  data arrival time                                                                                                  9.9040

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4716 

  slack (with derating applied) (VIOLATED)                                                               -2.0040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5324 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6189   1.0500   0.0000   1.1595 &   2.9825 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1891   1.0500            0.7215 &   3.7040 r
  mprj/o_q[160] (net)                                    2   0.0141 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0426   0.1891   1.0500   0.0174   0.0184 &   3.7224 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3135   1.0500            0.6937 &   4.4161 r
  mprj/o_q_dly[160] (net)                                2   0.0250 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0368   0.3135   1.0500   0.0146   0.0157 &   4.4317 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9152   1.0500            2.9577 &   7.3895 r
  mprj/io_oeb[23] (net)                                  1   0.4348 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3895 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    4.6880   4.9261   1.0500   1.9432   2.1984 &   9.5879 r
  data arrival time                                                                                                  9.5879

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.5879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4566 

  slack (with derating applied) (VIOLATED)                                                               -1.6879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2313 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2388 &   3.0617 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1515   1.0500            0.6990 &   3.7608 r
  mprj/o_q[169] (net)                                    2   0.0105 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0182   0.1515   1.0500   0.0072   0.0077 &   3.7684 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2795   1.0500            0.6696 &   4.4381 r
  mprj/o_q_dly[169] (net)                                2   0.0218 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0248   0.2795   1.0500   0.0096   0.0105 &   4.4486 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3204   1.0500            3.1587 &   7.6072 r
  mprj/io_oeb[32] (net)                                  1   0.4691 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6072 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    3.9056   5.3384   1.0500   1.5376   1.8333 &   9.4405 r
  data arrival time                                                                                                  9.4405

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4495 

  slack (with derating applied) (VIOLATED)                                                               -1.5405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0909 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6325   1.0500   0.0000   1.2157 &   3.0387 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1767   1.0500            0.7142 &   3.7529 r
  mprj/o_q[133] (net)                                    2   0.0129 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0192   0.1767   1.0500   0.0078   0.0083 &   3.7613 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4859   1.0500            0.7971 &   4.5584 r
  mprj/o_q_dly[133] (net)                                2   0.0411 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0784   0.4860   1.0500   0.0304   0.0331 &   4.5915 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5199   1.0500            3.2600 &   7.8515 r
  mprj/io_out[34] (net)                                  1   0.4866 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8515 r
  io_out[34] (net) 
  io_out[34] (out)                                                    2.8611   5.5437   1.0500   1.1611   1.4764 &   9.3279 r
  data arrival time                                                                                                  9.3279

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.3279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4442 

  slack (with derating applied) (VIOLATED)                                                               -1.4279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9837 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2387 &   3.0617 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2170   1.0500            0.7383 &   3.7999 r
  mprj/o_q[136] (net)                                    2   0.0167 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0382   0.2170   1.0500   0.0151   0.0161 &   3.8160 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5814   1.0500            0.8562 &   4.6723 r
  mprj/o_q_dly[136] (net)                                2   0.0494 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2083   0.5814   1.0500   0.0849   0.0919 &   4.7642 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4637   1.0500            3.1986 &   7.9628 r
  mprj/io_out[37] (net)                                  1   0.4794 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9628 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.7323   5.4971   1.0500   0.7010   1.0312 &   8.9939 r
  data arrival time                                                                                                  8.9939

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4283 

  slack (with derating applied) (VIOLATED)                                                               -1.0939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6656 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1695 &   2.9924 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1714   1.0500            0.7109 &   3.7033 r
  mprj/o_q[123] (net)                                    2   0.0124 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0127   0.1714   1.0500   0.0051   0.0055 &   3.7088 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3976   1.0500            0.7433 &   4.4521 r
  mprj/o_q_dly[123] (net)                                2   0.0329 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1629   0.3976   1.0500   0.0648   0.0687 &   4.5208 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5460   1.0500            2.7401 &   7.2610 r
  mprj/io_out[24] (net)                                  1   0.4018 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2610 r
  io_out[24] (net) 
  io_out[24] (out)                                                    3.6224   4.5578   1.0500   1.4871   1.7154 &   8.9764 r
  data arrival time                                                                                                  8.9764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4274 

  slack (with derating applied) (VIOLATED)                                                               -1.0764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6489 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6313   1.0500   0.0000   1.2073 &   3.0303 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1469   1.0500            0.6964 &   3.7267 r
  mprj/o_q[168] (net)                                    2   0.0100 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1469   1.0500   0.0000   0.0001 &   3.7268 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2832   1.0500            0.6715 &   4.3983 r
  mprj/o_q_dly[168] (net)                                2   0.0222 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0315   0.2832   1.0500   0.0125   0.0135 &   4.4118 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1251   1.0500            3.0527 &   7.4644 r
  mprj/io_oeb[31] (net)                                  1   0.4520 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4644 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    2.8699   5.1415   1.0500   1.1439   1.4037 &   8.8681 r
  data arrival time                                                                                                  8.8681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4223 

  slack (with derating applied) (VIOLATED)                                                               -0.9681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5458 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1515   1.0500   0.0000   0.2238 &   2.0468 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2310   1.0500            0.7395 &   2.7863 r
  mprj/o_q[9] (net)                                      2   0.0180 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2310   1.0500   0.0000   0.0002 &   2.7866 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3144   1.0500            0.6973 &   3.4838 r
  mprj/o_q_dly[9] (net)                                  2   0.0251 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1542   0.3144   1.0500   0.0630   0.0665 &   3.5503 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.9325   1.0500            2.9589 &   6.5092 r
  mprj/wbs_dat_o[9] (net)                                1   0.4359 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.5092 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  4.3513   4.9454   1.0500   1.8365   2.0956 &   8.6048 r
  data arrival time                                                                                                  8.6048

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4098 

  slack (with derating applied) (VIOLATED)                                                               -0.7048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2951 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6199   1.0500   0.0000   1.2050 &   3.0279 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1495   1.0500            0.6977 &   3.7257 r
  mprj/o_q[170] (net)                                    2   0.0103 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0176   0.1495   1.0500   0.0070   0.0074 &   3.7331 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3766   1.0500            0.7285 &   4.4616 r
  mprj/o_q_dly[170] (net)                                2   0.0309 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0870   0.3766   1.0500   0.0337   0.0361 &   4.4977 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0264   1.0500            2.9965 &   7.4942 r
  mprj/io_oeb[33] (net)                                  1   0.4436 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4942 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    1.8692   5.0439   1.0500   0.7524   1.0028 &   8.4971 r
  data arrival time                                                                                                  8.4971

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (VIOLATED)                                                               -0.5971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1924 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6252   1.0500   0.0000   1.2702 &   3.0932 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2750   1.0500            0.7730 &   3.8662 r
  mprj/o_q[93] (net)                                     2   0.0222 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0960   0.2750   1.0500   0.0363   0.0385 &   3.9047 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1813   1.0500            0.6156 &   4.5203 r
  mprj/o_q_dly[93] (net)                                 2   0.0124 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0351   0.1813   1.0500   0.0142   0.0150 &   4.5353 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3049   1.0500            2.6152 &   7.1505 r
  mprj/la_data_out[61] (net)                             1   0.3784 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1505 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               2.6726   4.3139   1.0500   1.0812   1.2709 &   8.4214 r
  data arrival time                                                                                                  8.4214

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4010 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4010 

  slack (with derating applied) (VIOLATED)                                                               -0.5214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1204 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6243   1.0500   0.0000   1.2250 &   3.0480 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1696   1.0500            0.7099 &   3.7579 r
  mprj/o_q[173] (net)                                    2   0.0122 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1696   1.0500   0.0000   0.0001 &   3.7580 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4527   1.0500            0.7765 &   4.5345 r
  mprj/o_q_dly[173] (net)                                2   0.0380 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0600   0.4527   1.0500   0.0227   0.0248 &   4.5594 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0936   1.0500            2.9852 &   7.5445 r
  mprj/io_oeb[36] (net)                                  1   0.4469 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5445 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    1.3766   5.1249   1.0500   0.5605   0.8660 &   8.4105 r
  data arrival time                                                                                                  8.4105

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (VIOLATED)                                                               -0.5105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1100 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2664 &   3.0893 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2300   1.0500            0.7461 &   3.8354 r
  mprj/o_q[96] (net)                                     2   0.0180 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1090   0.2300   1.0500   0.0434   0.0458 &   3.8812 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1868   1.0500            0.6181 &   4.4993 r
  mprj/o_q_dly[96] (net)                                 2   0.0129 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1868   1.0500   0.0000   0.0001 &   4.4995 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2756   1.0500            2.5723 &   7.0718 r
  mprj/irq[0] (net)                                      1   0.3773 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.0718 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   2.5304   4.2867   1.0500   1.0364   1.2363 &   8.3081 r
  data arrival time                                                                                                  8.3081

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3956 

  slack (with derating applied) (VIOLATED)                                                               -0.4081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0125 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6199   1.0500   0.0000   1.2046 &   3.0276 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1672   1.0500            0.7084 &   3.7359 r
  mprj/o_q[172] (net)                                    2   0.0120 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1672   1.0500   0.0000   0.0001 &   3.7361 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5563   1.0500            0.8385 &   4.5746 r
  mprj/o_q_dly[172] (net)                                2   0.0476 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3801   0.5563   1.0500   0.1496   0.1585 &   4.7331 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7943   1.0500            2.8265 &   7.5596 r
  mprj/io_oeb[35] (net)                                  1   0.4213 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5596 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    1.1297   4.8206   1.0500   0.4606   0.7303 &   8.2899 r
  data arrival time                                                                                                  8.2899

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3948 

  slack (with derating applied) (VIOLATED)                                                               -0.3899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0049 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5388   1.0500   0.0000   0.8086 &   2.6316 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1881   1.0500            0.7197 &   3.3512 r
  mprj/o_q[37] (net)                                     2   0.0140 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0481   0.1881   1.0500   0.0196   0.0208 &   3.3720 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2650   1.0500            0.6641 &   4.0361 r
  mprj/o_q_dly[37] (net)                                 2   0.0205 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0431   0.2650   1.0500   0.0174   0.0185 &   4.0547 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1011   1.0500            2.5068 &   6.5615 r
  mprj/la_data_out[5] (net)                              1   0.3607 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.5615 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                3.5549   4.1086   1.0500   1.5137   1.7030 &   8.2645 r
  data arrival time                                                                                                  8.2645

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3935 

  slack (with derating applied) (VIOLATED)                                                               -0.3645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0291 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6183   1.0500   0.0000   1.1548 &   2.9777 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2995   1.0500            0.7875 &   3.7652 r
  mprj/o_q[59] (net)                                     2   0.0244 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1741   0.2995   1.0500   0.0703   0.0743 &   3.8395 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1540   1.0500            0.5988 &   4.4383 r
  mprj/o_q_dly[59] (net)                                 2   0.0098 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1540   1.0500   0.0000   0.0001 &   4.4384 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8477   1.0500            2.3529 &   6.7913 r
  mprj/la_data_out[27] (net)                             1   0.3387 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7913 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               3.0147   3.8542   1.0500   1.2961   1.4631 &   8.2545 r
  data arrival time                                                                                                  8.2545

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3931 

  slack (with derating applied) (VIOLATED)                                                               -0.3545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0386 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2583   1.0500   0.0000   0.3369 &   2.1599 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0876   1.0500            0.6510 &   2.8109 r
  mprj/o_q[101] (net)                                    1   0.0040 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0876   1.0500   0.0000   0.0000 &   2.8109 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3775   1.0500            0.7227 &   3.5336 r
  mprj/o_q_dly[101] (net)                                2   0.0310 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0456   0.3775   1.0500   0.0181   0.0198 &   3.5534 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3243   1.0500            3.1593 &   6.7127 r
  mprj/io_out[2] (net)                                   1   0.4697 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7127 r
  io_out[2] (net) 
  io_out[2] (out)                                                     2.9647   5.3445   1.0500   1.2024   1.4977 &   8.2104 r
  data arrival time                                                                                                  8.2104

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3910 

  slack (with derating applied) (VIOLATED)                                                               -0.3104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0806 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2571   1.0500   0.0000   0.3401 &   2.1630 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2012   1.0500            0.7232 &   2.8863 r
  mprj/o_q[105] (net)                                    2   0.0152 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0371   0.2012   1.0500   0.0150   0.0159 &   2.9022 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2816   1.0500            0.6753 &   3.5775 r
  mprj/o_q_dly[105] (net)                                2   0.0220 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0417   0.2816   1.0500   0.0167   0.0179 &   3.5954 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8863   1.0500            2.9434 &   6.5389 r
  mprj/io_out[6] (net)                                   1   0.4323 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5389 r
  io_out[6] (net) 
  io_out[6] (out)                                                     3.2443   4.8973   1.0500   1.3219   1.5512 &   8.0900 r
  data arrival time                                                                                                  8.0900

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3852 

  slack (with derating applied) (VIOLATED)                                                               -0.1900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1952 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6245   1.0500   0.0000   1.2302 &   3.0532 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1419   1.0500            0.6933 &   3.7465 r
  mprj/o_q[132] (net)                                    2   0.0095 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0249   0.1419   1.0500   0.0101   0.0107 &   3.7571 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4163   1.0500            0.7520 &   4.5091 r
  mprj/o_q_dly[132] (net)                                2   0.0347 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0762   0.4163   1.0500   0.0302   0.0325 &   4.5416 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6378   1.0500            2.7544 &   7.2961 r
  mprj/io_out[33] (net)                                  1   0.4082 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2961 r
  io_out[33] (net) 
  io_out[33] (out)                                                    1.3247   4.6584   1.0500   0.5381   0.7794 &   8.0755 r
  data arrival time                                                                                                  8.0755

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1755

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3845 

  slack (with derating applied) (VIOLATED)                                                               -0.1755 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2091 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2592 &   3.0821 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3437   1.0500            0.8139 &   3.8961 r
  mprj/o_q[89] (net)                                     2   0.0285 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3262   0.3437   1.0500   0.1368   0.1441 &   4.0402 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3437   1.0500            0.7176 &   4.7578 r
  mprj/o_q_dly[89] (net)                                 2   0.0279 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1185   0.3437   1.0500   0.0479   0.0507 &   4.8085 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7726   1.0500            2.3206 &   7.1291 r
  mprj/la_data_out[57] (net)                             1   0.3320 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1291 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               1.8646   3.7798   1.0500   0.7622   0.9118 &   8.0409 r
  data arrival time                                                                                                  8.0409

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3829 

  slack (with derating applied) (VIOLATED)                                                               -0.1409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2420 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2314   1.0500   0.0000   0.3026 &   2.1256 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0933   1.0500            0.6546 &   2.7802 r
  mprj/o_q[138] (net)                                    1   0.0046 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0933   1.0500   0.0000   0.0001 &   2.7802 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3159   1.0500            0.6861 &   3.4664 r
  mprj/o_q_dly[138] (net)                                2   0.0253 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0727   0.3159   1.0500   0.0296   0.0316 &   3.4979 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3938   1.0500            3.1944 &   6.6924 r
  mprj/io_oeb[1] (net)                                   1   0.4755 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6924 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     2.5471   5.4148   1.0500   1.0391   1.3334 &   8.0257 r
  data arrival time                                                                                                  8.0257

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3822 

  slack (with derating applied) (VIOLATED)                                                               -0.1257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2565 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6194   1.0500   0.0000   1.1646 &   2.9876 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2977   1.0500            0.7864 &   3.7739 r
  mprj/o_q[66] (net)                                     2   0.0243 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1202   0.2977   1.0500   0.0455   0.0482 &   3.8222 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1351   1.0500            0.5865 &   4.4087 r
  mprj/o_q_dly[66] (net)                                 1   0.0079 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0165   0.1351   1.0500   0.0067   0.0072 &   4.4159 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8025   1.0500            2.3229 &   6.7388 r
  mprj/la_data_out[34] (net)                             1   0.3347 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7388 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               2.6788   3.8092   1.0500   1.1005   1.2590 &   7.9978 r
  data arrival time                                                                                                  7.9978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3808 

  slack (with derating applied) (VIOLATED)                                                               -0.0978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2831 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6183   1.0500   0.0000   1.1548 &   2.9777 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1826   1.0500            0.7176 &   3.6953 r
  mprj/o_q[122] (net)                                    2   0.0134 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0385   0.1826   1.0500   0.0157   0.0166 &   3.7119 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3181   1.0500            0.6959 &   4.4078 r
  mprj/o_q_dly[122] (net)                                2   0.0254 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0372   0.3181   1.0500   0.0147   0.0159 &   4.4237 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9760   1.0500            2.4190 &   6.8426 r
  mprj/io_out[23] (net)                                  1   0.3515 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8426 r
  io_out[23] (net) 
  io_out[23] (out)                                                    2.4660   3.9847   1.0500   0.9660   1.1394 &   7.9821 r
  data arrival time                                                                                                  7.9821

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3801 

  slack (with derating applied) (VIOLATED)                                                               -0.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2980 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3477   1.0500   0.0000   0.4615 &   2.2845 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1950   1.0500            0.7209 &   3.0054 r
  mprj/o_q[49] (net)                                     2   0.0146 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0377   0.1950   1.0500   0.0153   0.0162 &   3.0216 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1280   1.0500            0.5776 &   3.5992 r
  mprj/o_q_dly[49] (net)                                 1   0.0072 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1280   1.0500   0.0000   0.0001 &   3.5993 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9470   1.0500            2.4047 &   6.0039 r
  mprj/la_data_out[17] (net)                             1   0.3473 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0039 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               3.9556   3.9542   1.0500   1.7744   1.9696 &   7.9735 r
  data arrival time                                                                                                  7.9735

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3797 

  slack (with derating applied) (VIOLATED)                                                               -0.0735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3062 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6199   1.0500   0.0000   1.2043 &   3.0273 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1705   1.0500            0.7104 &   3.7377 r
  mprj/o_q[167] (net)                                    2   0.0123 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1705   1.0500   0.0000   0.0001 &   3.7377 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3076   1.0500            0.6885 &   4.4262 r
  mprj/o_q_dly[167] (net)                                2   0.0245 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3076   1.0500   0.0000   0.0005 &   4.4267 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3215   1.0500            2.6067 &   7.0334 r
  mprj/io_oeb[30] (net)                                  1   0.3816 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0334 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    1.8438   4.3330   1.0500   0.7442   0.9383 &   7.9718 r
  data arrival time                                                                                                  7.9718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3796 

  slack (with derating applied) (VIOLATED)                                                               -0.0718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3078 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6183   1.0500   0.0000   1.1547 &   2.9777 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3253   1.0500            0.8029 &   3.7805 r
  mprj/o_q[65] (net)                                     2   0.0268 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0251   0.3253   1.0500   0.0099   0.0110 &   3.7915 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1123   1.0500            0.5706 &   4.3621 r
  mprj/o_q_dly[65] (net)                                 1   0.0056 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0053   0.1123   1.0500   0.0022   0.0023 &   4.3644 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8084   1.0500            2.3235 &   6.6880 r
  mprj/la_data_out[33] (net)                             1   0.3353 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6880 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               2.6996   3.8152   1.0500   1.1106   1.2698 &   7.9577 r
  data arrival time                                                                                                  7.9577

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (VIOLATED)                                                               -0.0577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3212 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2387 &   3.0617 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1940   1.0500            0.7245 &   3.7862 r
  mprj/o_q[174] (net)                                    2   0.0145 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0426   0.1940   1.0500   0.0169   0.0180 &   3.8042 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5316   1.0500            0.8262 &   4.6303 r
  mprj/o_q_dly[174] (net)                                2   0.0453 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3591   0.5316   1.0500   0.1463   0.1549 &   4.7852 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9070   1.0500            2.8742 &   7.6594 r
  mprj/io_oeb[37] (net)                                  1   0.4298 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6594 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   4.9411   1.0500   0.0000   0.2753 &   7.9347 r
  data arrival time                                                                                                  7.9347

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (VIOLATED)                                                               -0.0347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3432 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5770   1.0500   0.0000   0.9268 &   2.7498 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1166   1.0500            0.6762 &   3.4260 r
  mprj/o_q[42] (net)                                     1   0.0070 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0315   0.1166   1.0500   0.0123   0.0129 &   3.4389 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2602   1.0500            0.6548 &   4.0937 r
  mprj/o_q_dly[42] (net)                                 2   0.0200 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0773   0.2602   1.0500   0.0312   0.0331 &   4.1268 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8945   1.0500            2.3865 &   6.5132 r
  mprj/la_data_out[10] (net)                             1   0.3424 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5132 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               2.9632   3.9016   1.0500   1.2313   1.3985 &   7.9117 r
  data arrival time                                                                                                  7.9117

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3767 

  slack (with derating applied) (VIOLATED)                                                               -0.0117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3650 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9290 &   2.7520 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1219   1.0500            0.6799 &   3.4319 r
  mprj/o_q[152] (net)                                    1   0.0076 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1219   1.0500   0.0000   0.0001 &   3.4320 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2768   1.0500            0.6654 &   4.0973 r
  mprj/o_q_dly[152] (net)                                2   0.0216 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2768   1.0500   0.0000   0.0003 &   4.0977 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8673   1.0500            2.3430 &   6.4406 r
  mprj/io_oeb[15] (net)                                  1   0.3410 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4406 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    3.0947   3.8771   1.0500   1.2807   1.4646 &   7.9052 r
  data arrival time                                                                                                  7.9052

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (VIOLATED)                                                               -0.0052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3712 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6129   1.0500   0.0000   1.1127 &   2.9357 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2616   1.0500            0.7648 &   3.7004 r
  mprj/o_q[63] (net)                                     2   0.0209 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1541   0.2616   1.0500   0.0613   0.0647 &   3.7651 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2020   1.0500            0.6284 &   4.3935 r
  mprj/o_q_dly[63] (net)                                 2   0.0144 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0015   0.2020   1.0500   0.0006   0.0008 &   4.3943 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7633   1.0500            2.2889 &   6.6833 r
  mprj/la_data_out[31] (net)                             1   0.3323 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6833 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               2.5785   3.7715   1.0500   1.0583   1.2203 &   7.9035 r
  data arrival time                                                                                                  7.9035

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (VIOLATED)                                                               -0.0035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3728 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5947   1.0500   0.0000   1.0958 &   2.9188 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2902   1.0500            0.7816 &   3.7004 r
  mprj/o_q[58] (net)                                     2   0.0236 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0625   0.2902   1.0500   0.0254   0.0271 &   3.7275 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1152   1.0500            0.5720 &   4.2995 r
  mprj/o_q_dly[58] (net)                                 1   0.0059 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1152   1.0500   0.0000   0.0001 &   4.2996 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8163   1.0500            2.3254 &   6.6250 r
  mprj/la_data_out[26] (net)                             1   0.3357 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6250 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               2.5692   3.8235   1.0500   1.0555   1.2136 &   7.8386 r
  data arrival time                                                                                                  7.8386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3733 

  slack (with derating applied) (MET)                                                                     0.0614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4346 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6135   1.0500   0.0000   1.1169 &   2.9398 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2705   1.0500            0.7701 &   3.7100 r
  mprj/o_q[64] (net)                                     2   0.0217 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1397   0.2705   1.0500   0.0562   0.0594 &   3.7694 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1607   1.0500            0.6025 &   4.3719 r
  mprj/o_q_dly[64] (net)                                 1   0.0104 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0510   0.1607   1.0500   0.0206   0.0217 &   4.3936 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6955   1.0500            2.2619 &   6.6555 r
  mprj/la_data_out[32] (net)                             1   0.3250 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6555 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               2.4647   3.7022   1.0500   1.0123   1.1642 &   7.8197 r
  data arrival time                                                                                                  7.8197

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3724 

  slack (with derating applied) (MET)                                                                     0.0803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4527 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5907   1.0500   0.0000   1.0447 &   2.8676 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3033   1.0500            0.7893 &   3.6569 r
  mprj/o_q[61] (net)                                     2   0.0248 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0678   0.3033   1.0500   0.0261   0.0280 &   3.6849 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1392   1.0500            0.5895 &   4.2745 r
  mprj/o_q_dly[61] (net)                                 1   0.0084 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1392   1.0500   0.0000   0.0001 &   4.2746 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7526   1.0500            2.2874 &   6.5619 r
  mprj/la_data_out[29] (net)                             1   0.3296 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5619 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               2.6241   3.7603   1.0500   1.0778   1.2378 &   7.7998 r
  data arrival time                                                                                                  7.7998

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3714 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3714 

  slack (with derating applied) (MET)                                                                     0.1002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4716 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5761   1.0500   0.0000   0.9224 &   2.7453 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1095   1.0500            0.6712 &   3.4165 r
  mprj/o_q[44] (net)                                     1   0.0063 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1095   1.0500   0.0000   0.0001 &   3.4166 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2200   1.0500            0.6290 &   4.0456 r
  mprj/o_q_dly[44] (net)                                 2   0.0162 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0240   0.2200   1.0500   0.0096   0.0103 &   4.0559 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7794   1.0500            2.3193 &   6.3752 r
  mprj/la_data_out[12] (net)                             1   0.3323 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3752 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               2.9059   3.7860   1.0500   1.2100   1.3707 &   7.7459 r
  data arrival time                                                                                                  7.7459

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3689 

  slack (with derating applied) (MET)                                                                     0.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5229 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1660 &   2.9890 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1250   1.0500            0.6827 &   3.6717 r
  mprj/o_q[126] (net)                                    1   0.0079 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1250   1.0500   0.0000   0.0001 &   3.6718 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3385   1.0500            0.7032 &   4.3750 r
  mprj/o_q_dly[126] (net)                                2   0.0274 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0249   0.3385   1.0500   0.0098   0.0109 &   4.3859 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8161   1.0500            2.3491 &   6.7350 r
  mprj/io_out[27] (net)                                  1   0.3361 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7350 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.0641   3.8222   1.0500   0.8428   0.9883 &   7.7233 r
  data arrival time                                                                                                  7.7233

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3678 

  slack (with derating applied) (MET)                                                                     0.1767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5444 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3093   1.0500   0.0000   0.3987 &   2.2216 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0956   1.0500            0.6574 &   2.8791 r
  mprj/o_q[104] (net)                                    1   0.0048 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0181   0.0956   1.0500   0.0074   0.0078 &   2.8868 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3259   1.0500            0.6926 &   3.5794 r
  mprj/o_q_dly[104] (net)                                2   0.0262 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0890   0.3259   1.0500   0.0362   0.0384 &   3.6178 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7590   1.0500            2.8678 &   6.4856 r
  mprj/io_out[5] (net)                                   1   0.4210 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.4856 r
  io_out[5] (net) 
  io_out[5] (out)                                                     2.3642   4.7705   1.0500   0.9666   1.1828 &   7.6684 r
  data arrival time                                                                                                  7.6684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3652 

  slack (with derating applied) (MET)                                                                     0.2316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5967 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2388 &   3.0617 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1628   1.0500            0.7058 &   3.7676 r
  mprj/o_q[131] (net)                                    2   0.0115 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0524   0.1628   1.0500   0.0202   0.0213 &   3.7889 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3114   1.0500            0.6901 &   4.4790 r
  mprj/o_q_dly[131] (net)                                2   0.0248 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3114   1.0500   0.0000   0.0004 &   4.4793 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2716   1.0500            2.5496 &   7.0289 r
  mprj/io_out[32] (net)                                  1   0.3758 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0289 r
  io_out[32] (net) 
  io_out[32] (out)                                                    1.0555   4.2888   1.0500   0.4309   0.6388 &   7.6677 r
  data arrival time                                                                                                  7.6677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3651 

  slack (with derating applied) (MET)                                                                     0.2323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5975 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6144   1.0500   0.0000   1.1978 &   3.0208 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1670   1.0500            0.7082 &   3.7290 r
  mprj/o_q[128] (net)                                    2   0.0119 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1670   1.0500   0.0000   0.0001 &   3.7291 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3076   1.0500            0.6882 &   4.4173 r
  mprj/o_q_dly[128] (net)                                2   0.0245 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3076   1.0500   0.0000   0.0004 &   4.4177 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0267   1.0500            2.4615 &   6.8792 r
  mprj/io_out[29] (net)                                  1   0.3539 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8792 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.5464   4.0348   1.0500   0.6269   0.7838 &   7.6630 r
  data arrival time                                                                                                  7.6630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3649 

  slack (with derating applied) (MET)                                                                     0.2370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6019 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3483   1.0500   0.0000   0.4579 &   2.2808 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1278   1.0500            0.6805 &   2.9613 r
  mprj/o_q[141] (net)                                    1   0.0082 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0206   0.1278   1.0500   0.0083   0.0088 &   2.9701 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3604   1.0500            0.7167 &   3.6869 r
  mprj/o_q_dly[141] (net)                                2   0.0294 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0204   0.3604   1.0500   0.0077   0.0086 &   3.6955 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7691   1.0500            2.8599 &   6.5554 r
  mprj/io_oeb[4] (net)                                   1   0.4213 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5554 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.1416   4.7834   1.0500   0.8711   1.1011 &   7.6565 r
  data arrival time                                                                                                  7.6565

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3646 

  slack (with derating applied) (MET)                                                                     0.2435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6081 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6182   1.0500   0.0000   1.1534 &   2.9764 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2858   1.0500            0.7793 &   3.7557 r
  mprj/o_q[73] (net)                                     2   0.0232 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1697   0.2858   1.0500   0.0668   0.0705 &   3.8262 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1989   1.0500            0.6270 &   4.4532 r
  mprj/o_q_dly[73] (net)                                 2   0.0141 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0205   0.1989   1.0500   0.0083   0.0088 &   4.4620 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7520   1.0500            2.2943 &   6.7564 r
  mprj/la_data_out[41] (net)                             1   0.3294 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7564 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               1.8392   3.7594   1.0500   0.7441   0.8902 &   7.6465 r
  data arrival time                                                                                                  7.6465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3641 

  slack (with derating applied) (MET)                                                                     0.2535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6176 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3486   1.0500   0.0000   0.4509 &   2.2738 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1208   1.0500            0.6757 &   2.9495 r
  mprj/o_q[143] (net)                                    1   0.0075 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1208   1.0500   0.0000   0.0001 &   2.9496 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3333   1.0500            0.6996 &   3.6492 r
  mprj/o_q_dly[143] (net)                                2   0.0269 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1708   0.3333   1.0500   0.0698   0.0738 &   3.7230 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4944   1.0500            2.7399 &   6.4629 r
  mprj/io_oeb[6] (net)                                   1   0.3958 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.4629 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     2.4018   4.5031   1.0500   0.9733   1.1606 &   7.6236 r
  data arrival time                                                                                                  7.6236

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3630 

  slack (with derating applied) (MET)                                                                     0.2764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6395 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2833   1.0500   0.0000   0.3657 &   2.1886 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0930   1.0500            0.6552 &   2.8438 r
  mprj/o_q[102] (net)                                    1   0.0046 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0930   1.0500   0.0000   0.0000 &   2.8438 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3582   1.0500            0.7118 &   3.5556 r
  mprj/o_q_dly[102] (net)                                2   0.0292 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0262   0.3582   1.0500   0.0100   0.0111 &   3.5667 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7976   1.0500            2.8561 &   6.4228 r
  mprj/io_out[3] (net)                                   1   0.4228 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.4228 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.1233   4.8167   1.0500   0.8630   1.1176 &   7.5405 r
  data arrival time                                                                                                  7.5405

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3591 

  slack (with derating applied) (MET)                                                                     0.3595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7186 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3107   1.0500   0.0000   0.4006 &   2.2235 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0819   1.0500            0.6479 &   2.8714 r
  mprj/o_q[142] (net)                                    1   0.0034 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0819   1.0500   0.0000   0.0000 &   2.8714 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3408   1.0500            0.6994 &   3.5709 r
  mprj/o_q_dly[142] (net)                                2   0.0276 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1201   0.3408   1.0500   0.0484   0.0513 &   3.6222 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5563   1.0500            2.7430 &   6.3651 r
  mprj/io_oeb[5] (net)                                   1   0.4025 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.3651 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     2.2733   4.5688   1.0500   0.9296   1.1427 &   7.5078 r
  data arrival time                                                                                                  7.5078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3575 

  slack (with derating applied) (MET)                                                                     0.3922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7497 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5193   1.0500   0.0000   0.7602 &   2.5831 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2192   1.0500            0.7380 &   3.3211 r
  mprj/o_q[48] (net)                                     2   0.0169 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0522   0.2192   1.0500   0.0203   0.0215 &   3.3427 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1121   1.0500            0.5683 &   3.9109 r
  mprj/o_q_dly[48] (net)                                 1   0.0056 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0164   0.1121   1.0500   0.0066   0.0070 &   3.9179 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7445   1.0500            2.2815 &   6.1994 r
  mprj/la_data_out[16] (net)                             1   0.3292 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.1994 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               2.7875   3.7519   1.0500   1.1452   1.3058 &   7.5052 r
  data arrival time                                                                                                  7.5052

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3574 

  slack (with derating applied) (MET)                                                                     0.3948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7522 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6325   1.0500   0.0000   1.2157 &   3.0387 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1379   1.0500            0.6910 &   3.7297 r
  mprj/o_q[130] (net)                                    2   0.0092 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1379   1.0500   0.0000   0.0001 &   3.7297 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2797   1.0500            0.6685 &   4.3983 r
  mprj/o_q_dly[130] (net)                                2   0.0218 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2797   1.0500   0.0000   0.0003 &   4.3986 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0905   1.0500            2.4556 &   6.8542 r
  mprj/io_out[31] (net)                                  1   0.3602 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8542 r
  io_out[31] (net) 
  io_out[31] (out)                                                    1.0995   4.1051   1.0500   0.4416   0.6303 &   7.4844 r
  data arrival time                                                                                                  7.4844

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3564 

  slack (with derating applied) (MET)                                                                     0.4156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7720 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6144   1.0500   0.0000   1.1978 &   3.0208 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1744   1.0500            0.7126 &   3.7334 r
  mprj/o_q[129] (net)                                    2   0.0126 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0447   0.1744   1.0500   0.0182   0.0193 &   3.7527 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3106   1.0500            0.6906 &   4.4433 r
  mprj/o_q_dly[129] (net)                                2   0.0247 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3106   1.0500   0.0000   0.0005 &   4.4438 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1132   1.0500            2.4810 &   6.9248 r
  mprj/io_out[30] (net)                                  1   0.3628 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9248 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.9382   4.1254   1.0500   0.3821   0.5546 &   7.4794 r
  data arrival time                                                                                                  7.4794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (MET)                                                                     0.4206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7767 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2381 &   3.0611 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2109   1.0500            0.7346 &   3.7957 r
  mprj/o_q[135] (net)                                    2   0.0161 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2109   1.0500   0.0000   0.0002 &   3.7959 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4238   1.0500            0.7628 &   4.5587 r
  mprj/o_q_dly[135] (net)                                2   0.0354 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0331   0.4238   1.0500   0.0132   0.0149 &   4.5736 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5197   1.0500            2.6460 &   7.2197 r
  mprj/io_out[36] (net)                                  1   0.3951 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2197 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   4.5542   1.0500   0.0000   0.2570 &   7.4766 r
  data arrival time                                                                                                  7.4766

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3560 

  slack (with derating applied) (MET)                                                                     0.4234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7794 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6183   1.0500   0.0000   1.1544 &   2.9774 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2999   1.0500            0.7877 &   3.7651 r
  mprj/o_q[67] (net)                                     2   0.0245 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0502   0.2999   1.0500   0.0196   0.0211 &   3.7862 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1057   1.0500            0.5653 &   4.3514 r
  mprj/o_q_dly[67] (net)                                 1   0.0049 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1057   1.0500   0.0000   0.0001 &   4.3515 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5978   1.0500            2.1968 &   6.5483 r
  mprj/la_data_out[35] (net)                             1   0.3162 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5483 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               1.9314   3.6045   1.0500   0.7870   0.9260 &   7.4742 r
  data arrival time                                                                                                  7.4742

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3559 

  slack (with derating applied) (MET)                                                                     0.4258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7817 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3586   1.0500   0.0000   0.4647 &   2.2877 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1772   1.0500            0.7104 &   2.9981 r
  mprj/o_q[144] (net)                                    2   0.0129 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1772   1.0500   0.0000   0.0002 &   2.9982 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2913   1.0500            0.6791 &   3.6773 r
  mprj/o_q_dly[144] (net)                                2   0.0229 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0176   0.2913   1.0500   0.0066   0.0074 &   3.6847 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2506   1.0500            2.5994 &   6.2841 r
  mprj/io_oeb[7] (net)                                   1   0.3744 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.2841 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     2.4762   4.2582   1.0500   1.0106   1.1851 &   7.4692 r
  data arrival time                                                                                                  7.4692

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     0.4308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7865 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1662 &   2.9891 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1170   1.0500            0.6771 &   3.6663 r
  mprj/o_q[164] (net)                                    1   0.0071 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1170   1.0500   0.0000   0.0001 &   3.6664 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3596   1.0500            0.7153 &   4.3816 r
  mprj/o_q_dly[164] (net)                                2   0.0294 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0357   0.3596   1.0500   0.0140   0.0152 &   4.3969 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5787   1.0500            2.2110 &   6.6079 r
  mprj/io_oeb[27] (net)                                  1   0.3151 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6079 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    1.7591   3.5847   1.0500   0.7043   0.8385 &   7.4464 r
  data arrival time                                                                                                  7.4464

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     0.4536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8082 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6252   1.0500   0.0000   1.2510 &   3.0740 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2465   1.0500            0.7559 &   3.8299 r
  mprj/o_q[94] (net)                                     2   0.0195 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2084   0.2465   1.0500   0.0838   0.0882 &   3.9182 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1983   1.0500            0.6257 &   4.5439 r
  mprj/o_q_dly[94] (net)                                 2   0.0141 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0339   0.1983   1.0500   0.0132   0.0140 &   4.5580 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7713   1.0500            2.2851 &   6.8430 r
  mprj/la_data_out[62] (net)                             1   0.3326 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8430 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               1.1103   3.7813   1.0500   0.4505   0.6028 &   7.4459 r
  data arrival time                                                                                                  7.4459

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     0.4541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8087 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2056 &   3.0285 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2950   1.0500            0.7848 &   3.8133 r
  mprj/o_q[84] (net)                                     2   0.0240 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2628   0.2950   1.0500   0.1083   0.1141 &   3.9274 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2860   1.0500            0.6814 &   4.6088 r
  mprj/o_q_dly[84] (net)                                 2   0.0224 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2860   1.0500   0.0000   0.0003 &   4.6091 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4939   1.0500            2.1595 &   6.7686 r
  mprj/la_data_out[52] (net)                             1   0.3076 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7686 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               1.2525   3.5000   1.0500   0.5067   0.6294 &   7.3980 r
  data arrival time                                                                                                  7.3980

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3523 

  slack (with derating applied) (MET)                                                                     0.5020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8543 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6248   1.0500   0.0000   1.2383 &   3.0613 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1725   1.0500            0.7116 &   3.7729 r
  mprj/o_q[171] (net)                                    2   0.0125 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0351   0.1725   1.0500   0.0136   0.0144 &   3.7874 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4554   1.0500            0.7784 &   4.5657 r
  mprj/o_q_dly[171] (net)                                2   0.0383 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1357   0.4554   1.0500   0.0534   0.0570 &   4.6227 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3125   1.0500            2.5471 &   7.1698 r
  mprj/io_oeb[34] (net)                                  1   0.3777 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1698 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   4.3403   1.0500   0.0000   0.2264 &   7.3963 r
  data arrival time                                                                                                  7.3963

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3522 

  slack (with derating applied) (MET)                                                                     0.5037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8559 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2055 &   3.0285 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2819   1.0500            0.7770 &   3.8055 r
  mprj/o_q[74] (net)                                     2   0.0228 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2495   0.2819   1.0500   0.0964   0.1016 &   3.9071 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2192   1.0500            0.6397 &   4.5468 r
  mprj/o_q_dly[74] (net)                                 2   0.0161 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0833   0.2192   1.0500   0.0327   0.0345 &   4.5814 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4176   1.0500            2.1051 &   6.6864 r
  mprj/la_data_out[42] (net)                             1   0.3000 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6864 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.4094   3.4238   1.0500   0.5760   0.7024 &   7.3888 r
  data arrival time                                                                                                  7.3888

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (MET)                                                                     0.5112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8631 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3477   1.0500   0.0000   0.4614 &   2.2843 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2237   1.0500            0.7381 &   3.0225 r
  mprj/o_q[51] (net)                                     2   0.0174 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0426   0.2237   1.0500   0.0173   0.0184 &   3.0408 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2874   1.0500            0.6806 &   3.7214 r
  mprj/o_q_dly[51] (net)                                 2   0.0225 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1283   0.2874   1.0500   0.0522   0.0551 &   3.7766 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6913   1.0500            2.2699 &   6.0465 r
  mprj/la_data_out[19] (net)                             1   0.3246 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0465 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               2.8235   3.6980   1.0500   1.1659   1.3216 &   7.3681 r
  data arrival time                                                                                                  7.3681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3509 

  slack (with derating applied) (MET)                                                                     0.5319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8827 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6252   1.0500   0.0000   1.2696 &   3.0926 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2236   1.0500            0.7422 &   3.8348 r
  mprj/o_q[92] (net)                                     2   0.0174 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0388   0.2236   1.0500   0.0156   0.0167 &   3.8515 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2038   1.0500            0.6288 &   4.4802 r
  mprj/o_q_dly[92] (net)                                 2   0.0146 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0491   0.2038   1.0500   0.0196   0.0208 &   4.5010 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6726   1.0500            2.2371 &   6.7381 r
  mprj/la_data_out[60] (net)                             1   0.3243 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7381 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               1.1987   3.6811   1.0500   0.4845   0.6276 &   7.3658 r
  data arrival time                                                                                                  7.3658

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3507 

  slack (with derating applied) (MET)                                                                     0.5342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8850 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6244   1.0500   0.0000   1.2901 &   3.1131 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3198   1.0500            0.7996 &   3.9127 r
  mprj/o_q[88] (net)                                     2   0.0263 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2788   0.3198   1.0500   0.1136   0.1197 &   4.0325 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2824   1.0500            0.6798 &   4.7123 r
  mprj/o_q_dly[88] (net)                                 2   0.0221 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0439   0.2824   1.0500   0.0169   0.0181 &   4.7304 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3931   1.0500            2.0738 &   6.8041 r
  mprj/la_data_out[56] (net)                             1   0.2990 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8041 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.9802   3.4016   1.0500   0.3980   0.5283 &   7.3324 r
  data arrival time                                                                                                  7.3324

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3492 

  slack (with derating applied) (MET)                                                                     0.5676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9168 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4366   1.0500   0.0000   0.5924 &   2.4153 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0852   1.0500            0.6521 &   3.0674 r
  mprj/o_q[30] (net)                                     1   0.0037 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0852   1.0500   0.0000   0.0000 &   3.0674 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3439   1.0500            0.7019 &   3.7693 r
  mprj/o_q_dly[30] (net)                                 2   0.0279 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2504   0.3439   1.0500   0.1025   0.1081 &   3.8774 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7734   1.0500            2.3226 &   6.2001 r
  mprj/wbs_dat_o[30] (net)                               1   0.3322 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2001 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 2.3181   3.7799   1.0500   0.9446   1.0961 &   7.2962 r
  data arrival time                                                                                                  7.2962

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3474 

  slack (with derating applied) (MET)                                                                     0.6038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9512 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6201   1.0500   0.0000   1.1704 &   2.9934 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1631   1.0500            0.7059 &   3.6993 r
  mprj/o_q[165] (net)                                    2   0.0116 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0236   0.1631   1.0500   0.0094   0.0100 &   3.7093 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3553   1.0500            0.7168 &   4.4261 r
  mprj/o_q_dly[165] (net)                                2   0.0289 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1436   0.3553   1.0500   0.0587   0.0622 &   4.4883 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6495   1.0500            2.2247 &   6.7130 r
  mprj/io_oeb[28] (net)                                  1   0.3222 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7130 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.0478   3.6589   1.0500   0.4255   0.5704 &   7.2834 r
  data arrival time                                                                                                  7.2834

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3468 

  slack (with derating applied) (MET)                                                                     0.6166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9635 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2715   1.0500   0.0000   0.3509 &   2.1738 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1096   1.0500            0.6666 &   2.8404 r
  mprj/o_q[100] (net)                                    1   0.0063 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1096   1.0500   0.0000   0.0001 &   2.8405 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3627   1.0500            0.7165 &   3.5570 r
  mprj/o_q_dly[100] (net)                                2   0.0296 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3627   1.0500   0.0000   0.0006 &   3.5576 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0503   1.0500            2.9747 &   6.5323 r
  mprj/io_out[1] (net)                                   1   0.4440 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5323 r
  io_out[1] (net) 
  io_out[1] (out)                                                     1.1027   5.0760   1.0500   0.4485   0.7214 &   7.2537 r
  data arrival time                                                                                                  7.2537

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3454 

  slack (with derating applied) (MET)                                                                     0.6463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9917 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6220   1.0500   0.0000   1.1895 &   3.0124 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1947   1.0500            0.7249 &   3.7373 r
  mprj/o_q[166] (net)                                    2   0.0146 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0447   0.1947   1.0500   0.0182   0.0193 &   3.7566 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3141   1.0500            0.6946 &   4.4511 r
  mprj/o_q_dly[166] (net)                                2   0.0251 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3141   1.0500   0.0000   0.0004 &   4.4516 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6954   1.0500            2.2396 &   6.6912 r
  mprj/io_oeb[29] (net)                                  1   0.3256 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6912 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.9559   3.7061   1.0500   0.3887   0.5428 &   7.2340 r
  data arrival time                                                                                                  7.2340

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3445 

  slack (with derating applied) (MET)                                                                     0.6660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0105 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4264   1.0500   0.0000   0.5746 &   2.3976 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2561   1.0500            0.7587 &   3.1563 r
  mprj/o_q[106] (net)                                    2   0.0204 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0609   0.2561   1.0500   0.0248   0.0263 &   3.1826 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3725   1.0500            0.7331 &   3.9157 r
  mprj/o_q_dly[106] (net)                                2   0.0305 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3870   0.3725   1.0500   0.1691   0.1780 &   4.0938 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9681   1.0500            2.4125 &   6.5062 r
  mprj/io_out[7] (net)                                   1   0.3507 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5062 r
  io_out[7] (net) 
  io_out[7] (out)                                                     1.3283   3.9780   1.0500   0.5364   0.6965 &   7.2028 r
  data arrival time                                                                                                  7.2028

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3430 

  slack (with derating applied) (MET)                                                                     0.6972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0402 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6183   1.0500   0.0000   1.1545 &   2.9775 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3279   1.0500            0.8044 &   3.7819 r
  mprj/o_q[68] (net)                                     2   0.0270 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1433   0.3279   1.0500   0.0559   0.0592 &   3.8411 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1050   1.0500            0.5654 &   4.4065 r
  mprj/o_q_dly[68] (net)                                 1   0.0048 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0122   0.1050   1.0500   0.0049   0.0052 &   4.4117 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3581   1.0500            2.0571 &   6.4688 r
  mprj/la_data_out[36] (net)                             1   0.2950 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4688 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               1.4523   3.3642   1.0500   0.5938   0.7168 &   7.1856 r
  data arrival time                                                                                                  7.1856

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3422 

  slack (with derating applied) (MET)                                                                     0.7144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0565 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2050 &   3.0280 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2150   1.0500            0.7370 &   3.7650 r
  mprj/o_q[82] (net)                                     2   0.0165 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0362   0.2150   1.0500   0.0146   0.0156 &   3.7806 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3313   1.0500            0.7069 &   4.4874 r
  mprj/o_q_dly[82] (net)                                 2   0.0267 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0627   0.3313   1.0500   0.0245   0.0262 &   4.5136 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3735   1.0500            2.0884 &   6.6020 r
  mprj/la_data_out[50] (net)                             1   0.2966 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6020 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.1510   3.3794   1.0500   0.4634   0.5803 &   7.1824 r
  data arrival time                                                                                                  7.1824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3420 

  slack (with derating applied) (MET)                                                                     0.7176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0597 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6252   1.0500   0.0000   1.2697 &   3.0926 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2556   1.0500            0.7614 &   3.8540 r
  mprj/o_q[91] (net)                                     2   0.0204 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1650   0.2556   1.0500   0.0666   0.0702 &   3.9242 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2320   1.0500            0.6472 &   4.5715 r
  mprj/o_q_dly[91] (net)                                 2   0.0173 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0390   0.2320   1.0500   0.0156   0.0166 &   4.5880 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4535   1.0500            2.1077 &   6.6957 r
  mprj/la_data_out[59] (net)                             1   0.3045 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6957 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.7919   3.4624   1.0500   0.3226   0.4541 &   7.1498 r
  data arrival time                                                                                                  7.1498

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3405 

  slack (with derating applied) (MET)                                                                     0.7502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0907 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2052 &   3.0281 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2708   1.0500            0.7704 &   3.7985 r
  mprj/o_q[83] (net)                                     2   0.0218 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1311   0.2709   1.0500   0.0536   0.0566 &   3.8552 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3051   1.0500            0.6925 &   4.5477 r
  mprj/o_q_dly[83] (net)                                 2   0.0242 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0524   0.3051   1.0500   0.0213   0.0228 &   4.5704 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3071   1.0500            2.0417 &   6.6122 r
  mprj/la_data_out[51] (net)                             1   0.2901 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6122 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               1.0166   3.3140   1.0500   0.4115   0.5302 &   7.1424 r
  data arrival time                                                                                                  7.1424

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3401 

  slack (with derating applied) (MET)                                                                     0.7576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0977 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3700   1.0500   0.0000   0.4815 &   2.3045 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1752   1.0500            0.7093 &   3.0138 r
  mprj/o_q[145] (net)                                    2   0.0127 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0227   0.1752   1.0500   0.0090   0.0096 &   3.0234 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2918   1.0500            0.6793 &   3.7027 r
  mprj/o_q_dly[145] (net)                                2   0.0230 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0371   0.2918   1.0500   0.0147   0.0158 &   3.7185 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0012   1.0500            2.4594 &   6.1778 r
  mprj/io_oeb[8] (net)                                   1   0.3528 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.1778 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     1.9141   4.0071   1.0500   0.7817   0.9273 &   7.1052 r
  data arrival time                                                                                                  7.1052

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3383 

  slack (with derating applied) (MET)                                                                     0.7948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1332 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3258   1.0500   0.0000   0.4209 &   2.2439 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0922   1.0500            0.6553 &   2.8992 r
  mprj/o_q[103] (net)                                    1   0.0045 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0922   1.0500   0.0000   0.0000 &   2.8992 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3282   1.0500            0.6934 &   3.5927 r
  mprj/o_q_dly[103] (net)                                2   0.0264 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0267   0.3282   1.0500   0.0103   0.0113 &   3.6040 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5644   1.0500            2.7318 &   6.3358 r
  mprj/io_out[4] (net)                                   1   0.4024 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.3358 r
  io_out[4] (net) 
  io_out[4] (out)                                                     1.3732   4.5795   1.0500   0.5567   0.7677 &   7.1035 r
  data arrival time                                                                                                  7.1035

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3383 

  slack (with derating applied) (MET)                                                                     0.7965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1348 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2053 &   3.0283 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2907   1.0500            0.7822 &   3.8105 r
  mprj/o_q[76] (net)                                     2   0.0236 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2686   0.2907   1.0500   0.1077   0.1134 &   3.9239 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2585   1.0500            0.6646 &   4.5885 r
  mprj/o_q_dly[76] (net)                                 2   0.0199 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1507   0.2585   1.0500   0.0564   0.0595 &   4.6480 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1878   1.0500            1.9717 &   6.6197 r
  mprj/la_data_out[44] (net)                             1   0.2796 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6197 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.9057   3.1941   1.0500   0.3658   0.4756 &   7.0953 r
  data arrival time                                                                                                  7.0953

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3379 

  slack (with derating applied) (MET)                                                                     0.8047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1426 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2665 &   3.0895 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2266   1.0500            0.7441 &   3.8336 r
  mprj/o_q[98] (net)                                     2   0.0176 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0491   0.2266   1.0500   0.0199   0.0212 &   3.8548 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2236   1.0500            0.6413 &   4.4960 r
  mprj/o_q_dly[98] (net)                                 2   0.0165 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0508   0.2236   1.0500   0.0204   0.0216 &   4.5177 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4917   1.0500            2.1221 &   6.6398 r
  mprj/irq[2] (net)                                      1   0.3075 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   6.6398 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.7164   3.5019   1.0500   0.2910   0.4303 &   7.0702 r
  data arrival time                                                                                                  7.0702

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3367 

  slack (with derating applied) (MET)                                                                     0.8298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1665 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2665 &   3.0895 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2454   1.0500            0.7553 &   3.8448 r
  mprj/o_q[97] (net)                                     2   0.0194 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1475   0.2454   1.0500   0.0601   0.0634 &   3.9082 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1982   1.0500            0.6256 &   4.5339 r
  mprj/o_q_dly[97] (net)                                 2   0.0140 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0286   0.1982   1.0500   0.0109   0.0116 &   4.5455 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4784   1.0500            2.1101 &   6.6556 r
  mprj/irq[1] (net)                                      1   0.3063 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   6.6556 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.6765   3.4890   1.0500   0.2741   0.4136 &   7.0692 r
  data arrival time                                                                                                  7.0692

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (MET)                                                                     0.8308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1674 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2054 &   3.0283 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2627   1.0500            0.7655 &   3.7939 r
  mprj/o_q[75] (net)                                     2   0.0210 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1534   0.2627   1.0500   0.0608   0.0641 &   3.8580 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2179   1.0500            0.6385 &   4.4965 r
  mprj/o_q_dly[75] (net)                                 2   0.0160 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0264   0.2179   1.0500   0.0106   0.0113 &   4.5078 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2729   1.0500            2.0203 &   6.5281 r
  mprj/la_data_out[43] (net)                             1   0.2873 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5281 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.0287   3.2793   1.0500   0.4144   0.5301 &   7.0582 r
  data arrival time                                                                                                  7.0582

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3361 

  slack (with derating applied) (MET)                                                                     0.8418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1779 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6173   1.0500   0.0000   1.1456 &   2.9685 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3397   1.0500            0.8114 &   3.7799 r
  mprj/o_q[70] (net)                                     2   0.0281 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2924   0.3397   1.0500   0.1161   0.1224 &   3.9023 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1020   1.0500            0.5635 &   4.4658 r
  mprj/o_q_dly[70] (net)                                 1   0.0045 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1020   1.0500   0.0000   0.0000 &   4.4658 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2756   1.0500            2.0078 &   6.4736 r
  mprj/la_data_out[38] (net)                             1   0.2876 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4736 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.1294   3.2819   1.0500   0.4573   0.5732 &   7.0468 r
  data arrival time                                                                                                  7.0468

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3356 

  slack (with derating applied) (MET)                                                                     0.8532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1887 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6182   1.0500   0.0000   1.1534 &   2.9764 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3446   1.0500            0.8144 &   3.7908 r
  mprj/o_q[72] (net)                                     2   0.0286 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2487   0.3446   1.0500   0.1017   0.1073 &   3.8981 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1558   1.0500            0.6009 &   4.4990 r
  mprj/o_q_dly[72] (net)                                 2   0.0100 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0309   0.1558   1.0500   0.0125   0.0132 &   4.5122 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1901   1.0500            1.9615 &   6.4737 r
  mprj/la_data_out[40] (net)                             1   0.2797 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4737 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               1.0229   3.1964   1.0500   0.4121   0.5254 &   6.9991 r
  data arrival time                                                                                                  6.9991

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3333 

  slack (with derating applied) (MET)                                                                     0.9009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2342 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2570   1.0500   0.0000   0.3402 &   2.1631 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0822   1.0500            0.6473 &   2.8104 r
  mprj/o_q[15] (net)                                     1   0.0034 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0822   1.0500   0.0000   0.0000 &   2.8104 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2434   1.0500            0.6401 &   3.4506 r
  mprj/o_q_dly[15] (net)                                 2   0.0184 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0276   0.2434   1.0500   0.0109   0.0117 &   3.4623 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8306   1.0500            2.3444 &   5.8067 r
  mprj/wbs_dat_o[15] (net)                               1   0.3364 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8067 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 2.4839   3.8382   1.0500   1.0152   1.1814 &   6.9880 r
  data arrival time                                                                                                  6.9880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3328 

  slack (with derating applied) (MET)                                                                     0.9120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2447 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6244   1.0500   0.0000   1.2900 &   3.1130 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2165   1.0500            0.7380 &   3.8509 r
  mprj/o_q[77] (net)                                     2   0.0167 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0989   0.2165   1.0500   0.0400   0.0422 &   3.8931 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2599   1.0500            0.6635 &   4.5567 r
  mprj/o_q_dly[77] (net)                                 2   0.0200 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0957   0.2599   1.0500   0.0376   0.0398 &   4.5964 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1915   1.0500            1.9697 &   6.5661 r
  mprj/la_data_out[45] (net)                             1   0.2795 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5661 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.6608   3.1983   1.0500   0.2695   0.3776 &   6.9438 r
  data arrival time                                                                                                  6.9438

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3307 

  slack (with derating applied) (MET)                                                                     0.9562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2869 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6245   1.0500   0.0000   1.2304 &   3.0533 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2246   1.0500            0.7429 &   3.7962 r
  mprj/o_q[81] (net)                                     2   0.0175 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0718   0.2246   1.0500   0.0291   0.0308 &   3.8269 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3144   1.0500            0.6971 &   4.5241 r
  mprj/o_q_dly[81] (net)                                 2   0.0251 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3144   1.0500   0.0000   0.0004 &   4.5245 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2285   1.0500            1.9809 &   6.5054 r
  mprj/la_data_out[49] (net)                             1   0.2845 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5054 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               0.6611   3.2364   1.0500   0.2683   0.3838 &   6.8892 r
  data arrival time                                                                                                  6.8892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3281 

  slack (with derating applied) (MET)                                                                     1.0108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3389 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2533 &   3.0763 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1671   1.0500            0.7084 &   3.7847 r
  mprj/o_q[79] (net)                                     2   0.0119 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0536   0.1671   1.0500   0.0217   0.0229 &   3.8076 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3256   1.0500            0.6991 &   4.5067 r
  mprj/o_q_dly[79] (net)                                 2   0.0261 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1416   0.3256   1.0500   0.0564   0.0596 &   4.5663 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0922   1.0500            1.9173 &   6.4836 r
  mprj/la_data_out[47] (net)                             1   0.2711 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4836 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.7333   3.0986   1.0500   0.2992   0.4044 &   6.8880 r
  data arrival time                                                                                                  6.8880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3280 

  slack (with derating applied) (MET)                                                                     1.0120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3400 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6215   1.0500   0.0000   1.1844 &   3.0073 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1790   1.0500            0.7154 &   3.7228 r
  mprj/o_q[127] (net)                                    2   0.0131 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1790   1.0500   0.0000   0.0002 &   3.7229 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3144   1.0500            0.6934 &   4.4163 r
  mprj/o_q_dly[127] (net)                                2   0.0251 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0237   0.3144   1.0500   0.0095   0.0106 &   4.4269 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2290   1.0500            1.9802 &   6.4070 r
  mprj/io_out[28] (net)                                  1   0.2845 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4070 r
  io_out[28] (net) 
  io_out[28] (out)                                                    0.8436   3.2370   1.0500   0.3437   0.4651 &   6.8721 r
  data arrival time                                                                                                  6.8721

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3272 

  slack (with derating applied) (MET)                                                                     1.0279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3551 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5848   1.0500   0.0000   0.9542 &   2.7772 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1480   1.0500            0.6963 &   3.4735 r
  mprj/o_q[38] (net)                                     2   0.0101 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0199   0.1480   1.0500   0.0079   0.0084 &   3.4819 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2531   1.0500            0.6533 &   4.1352 r
  mprj/o_q_dly[38] (net)                                 2   0.0194 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2531   1.0500   0.0000   0.0003 &   4.1355 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1012   1.0500            1.9058 &   6.0413 r
  mprj/la_data_out[6] (net)                              1   0.2731 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.0413 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.5898   3.1085   1.0500   0.6427   0.7668 &   6.8081 r
  data arrival time                                                                                                  6.8081

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3242 

  slack (with derating applied) (MET)                                                                     1.0919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4161 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6244   1.0500   0.0000   1.2901 &   3.1131 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2824   1.0500            0.7774 &   3.8904 r
  mprj/o_q[87] (net)                                     2   0.0228 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1941   0.2824   1.0500   0.0772   0.0814 &   3.9719 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3171   1.0500            0.7001 &   4.6719 r
  mprj/o_q_dly[87] (net)                                 2   0.0254 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1159   0.3171   1.0500   0.0466   0.0493 &   4.7213 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0035   1.0500            1.8419 &   6.5631 r
  mprj/la_data_out[55] (net)                             1   0.2640 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5631 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.2487   3.0125   1.0500   0.0976   0.2068 &   6.7699 r
  data arrival time                                                                                                  6.7699

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     1.1301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4525 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3483   1.0500   0.0000   0.4579 &   2.2809 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1452   1.0500            0.6910 &   2.9719 r
  mprj/o_q[109] (net)                                    2   0.0099 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0446   0.1452   1.0500   0.0181   0.0191 &   2.9909 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3180   1.0500            0.6925 &   3.6835 r
  mprj/o_q_dly[109] (net)                                2   0.0255 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0275   0.3180   1.0500   0.0106   0.0117 &   3.6952 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5059   1.0500            2.1710 &   5.8662 r
  mprj/io_out[10] (net)                                  1   0.3090 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8662 r
  io_out[10] (net) 
  io_out[10] (out)                                                    1.8629   3.5110   1.0500   0.7613   0.8884 &   6.7546 r
  data arrival time                                                                                                  6.7546

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3216 

  slack (with derating applied) (MET)                                                                     1.1454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4670 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2571   1.0500   0.0000   0.3401 &   2.1630 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0818   1.0500            0.6470 &   2.8100 r
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0818   1.0500   0.0000   0.0000 &   2.8100 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4199   1.0500            0.7475 &   3.5576 r
  mprj/o_q_dly[140] (net)                                2   0.0350 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1733   0.4199   1.0500   0.0701   0.0744 &   3.6319 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2867   1.0500            2.5616 &   6.1935 r
  mprj/io_oeb[3] (net)                                   1   0.3774 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.1935 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     0.8694   4.3049   1.0500   0.3528   0.5607 &   6.7542 r
  data arrival time                                                                                                  6.7542

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3216 

  slack (with derating applied) (MET)                                                                     1.1458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4674 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2569 &   3.0798 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1896   1.0500            0.7219 &   3.8017 r
  mprj/o_q[95] (net)                                     2   0.0141 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0886   0.1896   1.0500   0.0350   0.0370 &   3.8387 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2383   1.0500            0.6477 &   4.4864 r
  mprj/o_q_dly[95] (net)                                 2   0.0179 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0574   0.2383   1.0500   0.0229   0.0243 &   4.5107 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2934   1.0500            2.0007 &   6.5114 r
  mprj/la_data_out[63] (net)                             1   0.2894 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5114 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               0.2524   3.3043   1.0500   0.0968   0.2237 &   6.7350 r
  data arrival time                                                                                                  6.7350

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3207 

  slack (with derating applied) (MET)                                                                     1.1650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4857 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3481   1.0500   0.0000   0.4591 &   2.2820 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1111   1.0500            0.6689 &   2.9509 r
  mprj/o_q[34] (net)                                     1   0.0064 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0227   0.1111   1.0500   0.0092   0.0098 &   2.9607 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3162   1.0500            0.6884 &   3.6490 r
  mprj/o_q_dly[34] (net)                                 2   0.0253 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1037   0.3162   1.0500   0.0413   0.0438 &   3.6928 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4644   1.0500            2.1406 &   5.8335 r
  mprj/la_data_out[2] (net)                              1   0.3047 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.8335 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                1.8477   3.4703   1.0500   0.7543   0.8869 &   6.7203 r
  data arrival time                                                                                                  6.7203

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3200 

  slack (with derating applied) (MET)                                                                     1.1797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4997 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6244   1.0500   0.0000   1.2900 &   3.1129 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2832   1.0500            0.7778 &   3.8908 r
  mprj/o_q[86] (net)                                     2   0.0229 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1345   0.2832   1.0500   0.0542   0.0574 &   3.9482 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3199   1.0500            0.7018 &   4.6499 r
  mprj/o_q_dly[86] (net)                                 2   0.0256 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0965   0.3199   1.0500   0.0375   0.0397 &   4.6897 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9680   1.0500            1.8267 &   6.5164 r
  mprj/la_data_out[54] (net)                             1   0.2611 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5164 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.2512   2.9761   1.0500   0.0987   0.2017 &   6.7181 r
  data arrival time                                                                                                  6.7181

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     1.1819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5018 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3669   1.0500   0.0000   0.4767 &   2.2997 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1716   1.0500            0.7071 &   3.0068 r
  mprj/o_q[107] (net)                                    2   0.0124 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0341   0.1716   1.0500   0.0138   0.0146 &   3.0214 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3024   1.0500            0.6854 &   3.7068 r
  mprj/o_q_dly[107] (net)                                2   0.0240 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0407   0.3024   1.0500   0.0162   0.0174 &   3.7243 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6366   1.0500            2.2441 &   5.9683 r
  mprj/io_out[8] (net)                                   1   0.3203 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.9683 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.4902   3.6427   1.0500   0.6031   0.7342 &   6.7026 r
  data arrival time                                                                                                  6.7026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3192 

  slack (with derating applied) (MET)                                                                     1.1974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5166 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5815   1.0500   0.0000   0.9417 &   2.7647 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1038   1.0500            0.6673 &   3.4319 r
  mprj/o_q[40] (net)                                     1   0.0057 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1038   1.0500   0.0000   0.0000 &   3.4320 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2961   1.0500            0.6755 &   4.1074 r
  mprj/o_q_dly[40] (net)                                 2   0.0234 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1064   0.2961   1.0500   0.0427   0.0451 &   4.1526 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0288   1.0500            1.8768 &   6.0293 r
  mprj/la_data_out[8] (net)                              1   0.2653 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.0293 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.3626   3.0355   1.0500   0.5570   0.6708 &   6.7001 r
  data arrival time                                                                                                  6.7001

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3191 

  slack (with derating applied) (MET)                                                                     1.1999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5190 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1675 &   2.9905 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1003   1.0500            0.6654 &   3.6559 r
  mprj/o_q[163] (net)                                    1   0.0053 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1003   1.0500   0.0000   0.0000 &   3.6559 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4280   1.0500            0.7553 &   4.4113 r
  mprj/o_q_dly[163] (net)                                2   0.0358 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1241   0.4280   1.0500   0.0505   0.0538 &   4.4651 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0144   1.0500            1.8730 &   6.3381 r
  mprj/io_oeb[26] (net)                                  1   0.2641 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3381 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.6316   3.0208   1.0500   0.2566   0.3580 &   6.6961 r
  data arrival time                                                                                                  6.6961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (MET)                                                                     1.2039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5228 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4264   1.0500   0.0000   0.5745 &   2.3975 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1853   1.0500            0.7163 &   3.1138 r
  mprj/o_q[19] (net)                                     2   0.0137 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1853   1.0500   0.0000   0.0002 &   3.1139 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1934   1.0500            0.6190 &   3.7329 r
  mprj/o_q_dly[19] (net)                                 2   0.0136 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0494   0.1934   1.0500   0.0202   0.0213 &   3.7542 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5323   1.0500            2.1758 &   5.9300 r
  mprj/wbs_dat_o[19] (net)                               1   0.3109 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9300 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.5257   3.5384   1.0500   0.6204   0.7500 &   6.6800 r
  data arrival time                                                                                                  6.6800

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3181 

  slack (with derating applied) (MET)                                                                     1.2200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5381 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6298 &   2.4527 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1869   1.0500            0.7177 &   3.1704 r
  mprj/o_q[27] (net)                                     2   0.0138 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0335   0.1869   1.0500   0.0135   0.0144 &   3.1848 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3786   1.0500            0.7331 &   3.9179 r
  mprj/o_q_dly[27] (net)                                 2   0.0311 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1226   0.3786   1.0500   0.0487   0.0518 &   3.9697 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4296   1.0500            2.1143 &   6.0840 r
  mprj/wbs_dat_o[27] (net)                               1   0.3009 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.0840 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.1276   3.4367   1.0500   0.4556   0.5799 &   6.6639 r
  data arrival time                                                                                                  6.6639

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (MET)                                                                     1.2361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5535 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6244   1.0500   0.0000   1.2901 &   3.1131 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2425   1.0500            0.7536 &   3.8667 r
  mprj/o_q[78] (net)                                     2   0.0192 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1700   0.2425   1.0500   0.0689   0.0726 &   3.9392 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2457   1.0500            0.6556 &   4.5948 r
  mprj/o_q_dly[78] (net)                                 2   0.0186 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0246   0.2457   1.0500   0.0100   0.0107 &   4.6056 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9489   1.0500            1.8125 &   6.4181 r
  mprj/la_data_out[46] (net)                             1   0.2593 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4181 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.2128   2.9567   1.0500   0.0827   0.1826 &   6.6007 r
  data arrival time                                                                                                  6.6007

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3143 

  slack (with derating applied) (MET)                                                                     1.2993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6136 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6199   1.0500   0.0000   1.2056 &   3.0285 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3101   1.0500            0.7938 &   3.8224 r
  mprj/o_q[85] (net)                                     2   0.0254 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2471   0.3101   1.0500   0.1004   0.1058 &   3.9282 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3560   1.0500            0.7243 &   4.6525 r
  mprj/o_q_dly[85] (net)                                 2   0.0290 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0666   0.3560   1.0500   0.0265   0.0282 &   4.6807 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8572   1.0500            1.7639 &   6.4446 r
  mprj/la_data_out[53] (net)                             1   0.2513 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4446 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.1276   2.8650   1.0500   0.0482   0.1446 &   6.5892 r
  data arrival time                                                                                                  6.5892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3138 

  slack (with derating applied) (MET)                                                                     1.3108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6246 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5858   1.0500   0.0000   0.9584 &   2.7814 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1219   1.0500            0.6800 &   3.4614 r
  mprj/o_q[39] (net)                                     1   0.0076 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0357   0.1219   1.0500   0.0143   0.0151 &   3.4765 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2798   1.0500            0.6672 &   4.1437 r
  mprj/o_q_dly[39] (net)                                 2   0.0219 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2798   1.0500   0.0000   0.0003 &   4.1440 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9613   1.0500            1.8272 &   5.9712 r
  mprj/la_data_out[7] (net)                              1   0.2608 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.9712 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.2117   2.9681   1.0500   0.4955   0.6067 &   6.5779 r
  data arrival time                                                                                                  6.5779

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3132 

  slack (with derating applied) (MET)                                                                     1.3221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6353 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2570   1.0500   0.0000   0.3402 &   2.1632 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1049   1.0500            0.6631 &   2.8263 r
  mprj/o_q[16] (net)                                     1   0.0058 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1049   1.0500   0.0000   0.0001 &   2.8264 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2362   1.0500            0.6388 &   3.4652 r
  mprj/o_q_dly[16] (net)                                 2   0.0177 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2362   1.0500   0.0000   0.0002 &   3.4655 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6470   1.0500            2.2387 &   5.7042 r
  mprj/wbs_dat_o[16] (net)                               1   0.3203 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7042 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 1.7470   3.6546   1.0500   0.7133   0.8595 &   6.5637 r
  data arrival time                                                                                                  6.5637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3126 

  slack (with derating applied) (MET)                                                                     1.3363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6488 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6253   1.0500   0.0000   1.2668 &   3.0898 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2381   1.0500            0.7510 &   3.8407 r
  mprj/o_q[90] (net)                                     2   0.0187 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1803   0.2381   1.0500   0.0712   0.0750 &   3.9158 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1743   1.0500            0.6104 &   4.5262 r
  mprj/o_q_dly[90] (net)                                 2   0.0117 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1743   1.0500   0.0000   0.0001 &   4.5263 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0618   1.0500            1.8648 &   6.3911 r
  mprj/la_data_out[58] (net)                             1   0.2691 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3911 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.1585   3.0711   1.0500   0.0599   0.1711 &   6.5622 r
  data arrival time                                                                                                  6.5622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3125 

  slack (with derating applied) (MET)                                                                     1.3378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6503 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5802   1.0500   0.0000   0.9370 &   2.7600 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0923   1.0500            0.6592 &   3.4192 r
  mprj/o_q[41] (net)                                     1   0.0045 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0923   1.0500   0.0000   0.0001 &   3.4192 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2450   1.0500            0.6428 &   4.0620 r
  mprj/o_q_dly[41] (net)                                 2   0.0186 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0365   0.2450   1.0500   0.0145   0.0155 &   4.0775 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0121   1.0500            1.8663 &   5.9439 r
  mprj/la_data_out[9] (net)                              1   0.2638 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.9439 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.2266   3.0183   1.0500   0.4966   0.6054 &   6.5493 r
  data arrival time                                                                                                  6.5493

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3119 

  slack (with derating applied) (MET)                                                                     1.3507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6626 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6182   1.0500   0.0000   1.1534 &   2.9763 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3822   1.0500            0.8368 &   3.8131 r
  mprj/o_q[71] (net)                                     2   0.0320 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2825   0.3822   1.0500   0.1157   0.1222 &   3.9353 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1149   1.0500            0.5737 &   4.5090 r
  mprj/o_q_dly[71] (net)                                 1   0.0058 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0205   0.1149   1.0500   0.0083   0.0088 &   4.5178 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9067   1.0500            1.7806 &   6.2984 r
  mprj/la_data_out[39] (net)                             1   0.2560 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.2984 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.3400   2.9135   1.0500   0.1346   0.2298 &   6.5282 r
  data arrival time                                                                                                  6.5282

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (MET)                                                                     1.3718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6827 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6251   1.0500   0.0000   1.2465 &   3.0695 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1523   1.0500            0.6995 &   3.7690 r
  mprj/o_q[80] (net)                                     2   0.0105 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1523   1.0500   0.0000   0.0001 &   3.7691 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3456   1.0500            0.7099 &   4.4791 r
  mprj/o_q_dly[80] (net)                                 2   0.0280 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2290   0.3456   1.0500   0.0917   0.0967 &   4.5758 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8401   1.0500            1.7555 &   6.3313 r
  mprj/la_data_out[48] (net)                             1   0.2499 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3313 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.2356   2.8476   1.0500   0.0923   0.1887 &   6.5200 r
  data arrival time                                                                                                  6.5200

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3105 

  slack (with derating applied) (MET)                                                                     1.3800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6905 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3477   1.0500   0.0000   0.4614 &   2.2844 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2000   1.0500            0.7239 &   3.0083 r
  mprj/o_q[50] (net)                                     2   0.0151 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2000   1.0500   0.0000   0.0002 &   3.0085 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1914   1.0500            0.6190 &   3.6275 r
  mprj/o_q_dly[50] (net)                                 2   0.0134 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0179   0.1914   1.0500   0.0070   0.0075 &   3.6350 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1163   1.0500            1.9280 &   5.5630 r
  mprj/la_data_out[18] (net)                             1   0.2735 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.5630 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.0407   3.1218   1.0500   0.8309   0.9534 &   6.5164 r
  data arrival time                                                                                                  6.5164

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3103 

  slack (with derating applied) (MET)                                                                     1.3836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6939 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2068   1.0500   0.0000   0.2743 &   2.0973 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1579   1.0500            0.6964 &   2.7937 r
  mprj/o_q[99] (net)                                     2   0.0111 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0292   0.1579   1.0500   0.0118   0.0125 &   2.8062 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2668   1.0500            0.6625 &   3.4687 r
  mprj/o_q_dly[99] (net)                                 2   0.0206 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2668   1.0500   0.0000   0.0003 &   3.4690 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7245   1.0500            2.7512 &   6.2202 r
  mprj/io_out[0] (net)                                   1   0.4124 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.2202 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   4.7607   1.0500   0.0000   0.2684 &   6.4886 r
  data arrival time                                                                                                  6.4886

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3090 

  slack (with derating applied) (MET)                                                                     1.4114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7204 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5050   1.0500   0.0000   0.7277 &   2.5506 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1552   1.0500            0.6994 &   3.2500 r
  mprj/o_q[35] (net)                                     2   0.0108 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0309   0.1552   1.0500   0.0123   0.0130 &   3.2630 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3007   1.0500            0.6829 &   3.9459 r
  mprj/o_q_dly[35] (net)                                 2   0.0238 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0396   0.3007   1.0500   0.0158   0.0170 &   3.9629 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0504   1.0500            1.8901 &   5.8530 r
  mprj/la_data_out[3] (net)                              1   0.2672 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.8530 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                1.2926   3.0569   1.0500   0.5203   0.6343 &   6.4873 r
  data arrival time                                                                                                  6.4873

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3089 

  slack (with derating applied) (MET)                                                                     1.4127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7216 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4503   1.0500   0.0000   0.6179 &   2.4408 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1743   1.0500            0.7100 &   3.1508 r
  mprj/o_q[28] (net)                                     2   0.0126 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0251   0.1743   1.0500   0.0100   0.0107 &   3.1615 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3427   1.0500            0.7102 &   3.8717 r
  mprj/o_q_dly[28] (net)                                 2   0.0278 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1384   0.3427   1.0500   0.0538   0.0569 &   3.9286 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2280   1.0500            2.0012 &   5.9298 r
  mprj/wbs_dat_o[28] (net)                               1   0.2835 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.9298 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.9404   3.2340   1.0500   0.3804   0.4906 &   6.4204 r
  data arrival time                                                                                                  6.4204

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3057 

  slack (with derating applied) (MET)                                                                     1.4796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7853 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1671 &   2.9900 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1652   1.0500            0.7071 &   3.6972 r
  mprj/o_q[159] (net)                                    2   0.0118 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0353   0.1652   1.0500   0.0144   0.0152 &   3.7124 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3356   1.0500            0.7050 &   4.4174 r
  mprj/o_q_dly[159] (net)                                2   0.0271 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0908   0.3356   1.0500   0.0366   0.0388 &   4.4562 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7901   1.0500            1.7265 &   6.1827 r
  mprj/io_oeb[22] (net)                                  1   0.2454 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1827 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.2684   2.7971   1.0500   0.1070   0.2013 &   6.3840 r
  data arrival time                                                                                                  6.3840

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3040 

  slack (with derating applied) (MET)                                                                     1.5160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8200 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1686 &   2.9915 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1217   1.0500            0.6804 &   3.6720 r
  mprj/o_q[124] (net)                                    1   0.0076 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1217   1.0500   0.0000   0.0001 &   3.6721 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4256   1.0500            0.7558 &   4.4279 r
  mprj/o_q_dly[124] (net)                                2   0.0355 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0163   0.4256   1.0500   0.0068   0.0078 &   4.4357 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8905   1.0500            1.7807 &   6.2163 r
  mprj/io_out[25] (net)                                  1   0.2541 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2163 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   2.8992   1.0500   0.0000   0.0986 &   6.3149 r
  data arrival time                                                                                                  6.3149

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3007 

  slack (with derating applied) (MET)                                                                     1.5851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8858 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2578   1.0500   0.0000   0.3382 &   2.1612 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1494   1.0500            0.6921 &   2.8533 r
  mprj/o_q[1] (net)                                      2   0.0103 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1494   1.0500   0.0000   0.0001 &   2.8534 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1781   1.0500            0.6060 &   3.4594 r
  mprj/o_q_dly[1] (net)                                  2   0.0121 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0082   0.1781   1.0500   0.0033   0.0036 &   3.4630 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7459   1.0500            2.2731 &   5.7360 r
  mprj/wbs_dat_o[1] (net)                                1   0.3307 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.7360 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  1.0544   3.7553   1.0500   0.4283   0.5761 &   6.3122 r
  data arrival time                                                                                                  6.3122

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3006 

  slack (with derating applied) (MET)                                                                     1.5878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8884 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1550   1.0500   0.0000   0.2286 &   2.0515 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1799   1.0500            0.7089 &   2.7604 r
  mprj/o_q[137] (net)                                    2   0.0132 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0222   0.1799   1.0500   0.0088   0.0094 &   2.7698 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2238   1.0500            0.6377 &   3.4075 r
  mprj/o_q_dly[137] (net)                                2   0.0165 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2238   1.0500   0.0000   0.0002 &   3.4078 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4096   1.0500            2.5837 &   5.9915 r
  mprj/io_oeb[0] (net)                                   1   0.3851 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.9915 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.2052   4.4399   1.0500   0.0775   0.3207 &   6.3121 r
  data arrival time                                                                                                  6.3121

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3006 

  slack (with derating applied) (MET)                                                                     1.5879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8884 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2581   1.0500   0.0000   0.3376 &   2.1606 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1297   1.0500            0.6803 &   2.8408 r
  mprj/o_q[12] (net)                                     1   0.0084 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1297   1.0500   0.0000   0.0001 &   2.8409 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2708   1.0500            0.6624 &   3.5034 r
  mprj/o_q_dly[12] (net)                                 2   0.0210 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0414   0.2708   1.0500   0.0166   0.0177 &   3.5211 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3629   1.0500            2.0483 &   5.5694 r
  mprj/wbs_dat_o[12] (net)                               1   0.2959 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5694 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 1.3503   3.3725   1.0500   0.5458   0.6874 &   6.2568 r
  data arrival time                                                                                                  6.2568

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2979 

  slack (with derating applied) (MET)                                                                     1.6432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9411 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1515   1.0500   0.0000   0.2238 &   2.0467 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2159   1.0500            0.7305 &   2.7772 r
  mprj/o_q[8] (net)                                      2   0.0166 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2159   1.0500   0.0000   0.0002 &   2.7774 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2782   1.0500            0.6746 &   3.4520 r
  mprj/o_q_dly[8] (net)                                  2   0.0217 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0692   0.2782   1.0500   0.0275   0.0291 &   3.4812 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5582   1.0500            2.1718 &   5.6529 r
  mprj/wbs_dat_o[8] (net)                                1   0.3140 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.6529 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  1.1261   3.5671   1.0500   0.4556   0.5968 &   6.2498 r
  data arrival time                                                                                                  6.2498

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2976 

  slack (with derating applied) (MET)                                                                     1.6502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9478 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5947   1.0500   0.0000   1.0799 &   2.9029 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1005   1.0500            0.6651 &   3.5680 r
  mprj/o_q[57] (net)                                     1   0.0053 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1005   1.0500   0.0000   0.0001 &   3.5681 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3331   1.0500            0.6977 &   4.2657 r
  mprj/o_q_dly[57] (net)                                 2   0.0269 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2826   0.3331   1.0500   0.1145   0.1207 &   4.3864 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5722   1.0500            1.6165 &   6.0029 r
  mprj/la_data_out[25] (net)                             1   0.2253 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0029 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               0.4033   2.5773   1.0500   0.1628   0.2395 &   6.2425 r
  data arrival time                                                                                                  6.2425

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     1.6575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9548 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5946   1.0500   0.0000   1.0959 &   2.9189 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1272   1.0500            0.6839 &   3.6028 r
  mprj/o_q[56] (net)                                     2   0.0081 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1272   1.0500   0.0000   0.0001 &   3.6028 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3043   1.0500            0.6826 &   4.2854 r
  mprj/o_q_dly[56] (net)                                 2   0.0242 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2664   0.3043   1.0500   0.1088   0.1146 &   4.4000 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5402   1.0500            1.5950 &   5.9950 r
  mprj/la_data_out[24] (net)                             1   0.2223 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.9950 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               0.4194   2.5455   1.0500   0.1696   0.2474 &   6.2424 r
  data arrival time                                                                                                  6.2424

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     1.6576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9549 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6183   1.0500   0.0000   1.1545 &   2.9775 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3717   1.0500            0.8305 &   3.8080 r
  mprj/o_q[69] (net)                                     2   0.0311 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3368   0.3717   1.0500   0.1382   0.1457 &   3.9537 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.0920   1.0500            0.5570 &   4.5107 r
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0920   1.0500   0.0000   0.0000 &   4.5107 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6886   1.0500            1.6467 &   6.1574 r
  mprj/la_data_out[37] (net)                             1   0.2363 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.1574 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   2.6953   1.0500   0.0000   0.0843 &   6.2417 r
  data arrival time                                                                                                  6.2417

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2972 

  slack (with derating applied) (MET)                                                                     1.6583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9555 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1670 &   2.9899 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1172   1.0500            0.6773 &   3.6672 r
  mprj/o_q[125] (net)                                    1   0.0071 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0428   0.1172   1.0500   0.0172   0.0182 &   3.6854 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3645   1.0500            0.7183 &   4.4036 r
  mprj/o_q_dly[125] (net)                                2   0.0298 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3645   1.0500   0.0000   0.0006 &   4.4043 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7563   1.0500            1.7067 &   6.1110 r
  mprj/io_out[26] (net)                                  1   0.2424 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1110 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0951   2.7637   1.0500   0.0360   0.1264 &   6.2374 r
  data arrival time                                                                                                  6.2374

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2970 

  slack (with derating applied) (MET)                                                                     1.6626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9596 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5356   1.0500   0.0000   0.8005 &   2.6235 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1808   1.0500            0.7152 &   3.3387 r
  mprj/o_q[47] (net)                                     2   0.0133 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1808   1.0500   0.0000   0.0002 &   3.3389 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1372   1.0500            0.5830 &   3.9219 r
  mprj/o_q_dly[47] (net)                                 1   0.0082 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0140   0.1372   1.0500   0.0055   0.0059 &   3.9277 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8905   1.0500            1.7736 &   5.7014 r
  mprj/la_data_out[15] (net)                             1   0.2545 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.7014 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               1.0406   2.8969   1.0500   0.4141   0.5181 &   6.2194 r
  data arrival time                                                                                                  6.2194

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2962 

  slack (with derating applied) (MET)                                                                     1.6806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9767 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6194   1.0500   0.0000   1.1641 &   2.9871 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1756   1.0500            0.7134 &   3.7005 r
  mprj/o_q[121] (net)                                    2   0.0128 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0484   0.1756   1.0500   0.0197   0.0208 &   3.7213 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3577   1.0500            0.7194 &   4.4407 r
  mprj/o_q_dly[121] (net)                                2   0.0292 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0534   0.3577   1.0500   0.0217   0.0233 &   4.4639 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6170   1.0500            1.6267 &   6.0906 r
  mprj/io_out[22] (net)                                  1   0.2300 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.0906 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.0994   2.6237   1.0500   0.0376   0.1222 &   6.2128 r
  data arrival time                                                                                                  6.2128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2958 

  slack (with derating applied) (MET)                                                                     1.6872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9830 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1689 &   2.9918 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1381   1.0500            0.6909 &   3.6828 r
  mprj/o_q[162] (net)                                    2   0.0092 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0233   0.1381   1.0500   0.0094   0.0100 &   3.6927 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3447   1.0500            0.7081 &   4.4008 r
  mprj/o_q_dly[162] (net)                                2   0.0279 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0277   0.3447   1.0500   0.0108   0.0118 &   4.4127 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7226   1.0500            1.6840 &   6.0967 r
  mprj/io_oeb[25] (net)                                  1   0.2392 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.0967 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.7304   1.0500   0.0000   0.0899 &   6.1866 r
  data arrival time                                                                                                  6.1866

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2946 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (MET)                                                                     1.7134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0080 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3480   1.0500   0.0000   0.4597 &   2.2826 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1949   1.0500            0.7208 &   3.0035 r
  mprj/o_q[151] (net)                                    2   0.0146 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1949   1.0500   0.0000   0.0002 &   3.0037 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2770   1.0500            0.6720 &   3.6757 r
  mprj/o_q_dly[151] (net)                                2   0.0216 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2770   1.0500   0.0000   0.0003 &   3.6760 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2057   1.0500            1.9601 &   5.6361 r
  mprj/io_oeb[14] (net)                                  1   0.2821 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6361 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.0386   3.2148   1.0500   0.4193   0.5455 &   6.1815 r
  data arrival time                                                                                                  6.1815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (MET)                                                                     1.7185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0128 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5939   1.0500   0.0000   1.0602 &   2.8831 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3305   1.0500            0.8056 &   3.6887 r
  mprj/o_q[60] (net)                                     2   0.0273 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2583   0.3305   1.0500   0.1036   0.1092 &   3.7979 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1223   1.0500            0.5779 &   4.3759 r
  mprj/o_q_dly[60] (net)                                 1   0.0066 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1223   1.0500   0.0000   0.0001 &   4.3759 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7278   1.0500            1.6861 &   6.0620 r
  mprj/la_data_out[28] (net)                             1   0.2386 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0620 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.0996   2.7339   1.0500   0.0376   0.1194 &   6.1814 r
  data arrival time                                                                                                  6.1814

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (MET)                                                                     1.7186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0129 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4562   1.0500   0.0000   0.6317 &   2.4547 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1925   1.0500            0.7210 &   3.1757 r
  mprj/o_q[26] (net)                                     2   0.0144 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1925   1.0500   0.0000   0.0002 &   3.1759 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3042   1.0500            0.6884 &   3.8643 r
  mprj/o_q_dly[26] (net)                                 2   0.0241 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3042   1.0500   0.0000   0.0005 &   3.8647 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0896   1.0500            1.9145 &   5.7792 r
  mprj/wbs_dat_o[26] (net)                               1   0.2708 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7792 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.6931   3.0962   1.0500   0.2829   0.3884 &   6.1677 r
  data arrival time                                                                                                  6.1677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2937 

  slack (with derating applied) (MET)                                                                     1.7323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0260 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5933   1.0500   0.0000   1.0572 &   2.8802 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3024   1.0500            0.7888 &   3.6690 r
  mprj/o_q[62] (net)                                     2   0.0247 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1047   0.3024   1.0500   0.0404   0.0428 &   3.7118 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2095   1.0500            0.6340 &   4.3459 r
  mprj/o_q_dly[62] (net)                                 2   0.0152 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0786   0.2095   1.0500   0.0321   0.0338 &   4.3797 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5978   1.0500            1.6222 &   6.0018 r
  mprj/la_data_out[30] (net)                             1   0.2272 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.0018 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.1973   2.6034   1.0500   0.0767   0.1538 &   6.1556 r
  data arrival time                                                                                                  6.1556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2931 

  slack (with derating applied) (MET)                                                                     1.7444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0376 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1239   1.0500   0.0000   0.2037 &   2.0267 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1521   1.0500            0.6917 &   2.7184 r
  mprj/o_q[6] (net)                                      2   0.0105 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0095   0.1521   1.0500   0.0038   0.0041 &   2.7224 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3182   1.0500            0.6933 &   3.4157 r
  mprj/o_q_dly[6] (net)                                  2   0.0255 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1293   0.3182   1.0500   0.0512   0.0542 &   3.4699 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.5750   1.0500            2.1804 &   5.6503 r
  mprj/wbs_dat_o[6] (net)                                1   0.3155 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.6503 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  0.8822   3.5846   1.0500   0.3601   0.5009 &   6.1512 r
  data arrival time                                                                                                  6.1512

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2929 

  slack (with derating applied) (MET)                                                                     1.7488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0417 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5121   1.0500   0.0000   0.7436 &   2.5665 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1640   1.0500            0.7048 &   3.2713 r
  mprj/o_q[36] (net)                                     2   0.0117 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1640   1.0500   0.0000   0.0001 &   3.2715 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3002   1.0500            0.6834 &   3.9549 r
  mprj/o_q_dly[36] (net)                                 2   0.0238 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0855   0.3002   1.0500   0.0345   0.0366 &   3.9914 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9078   1.0500            1.8070 &   5.7985 r
  mprj/la_data_out[4] (net)                              1   0.2546 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.7985 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                0.5997   2.9141   1.0500   0.2440   0.3408 &   6.1392 r
  data arrival time                                                                                                  6.1392

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     1.7608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0531 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4063   1.0500   0.0000   0.5396 &   2.3626 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2107   1.0500            0.7312 &   3.0938 r
  mprj/o_q[20] (net)                                     2   0.0161 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0520   0.2107   1.0500   0.0208   0.0221 &   3.1159 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2093   1.0500            0.6313 &   3.7472 r
  mprj/o_q_dly[20] (net)                                 2   0.0151 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0699   0.2093   1.0500   0.0282   0.0298 &   3.7770 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1454   1.0500            1.9231 &   5.7001 r
  mprj/wbs_dat_o[20] (net)                               1   0.2767 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7001 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.7713   3.1541   1.0500   0.3148   0.4326 &   6.1328 r
  data arrival time                                                                                                  6.1328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2920 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2920 

  slack (with derating applied) (MET)                                                                     1.7672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0592 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5938   1.0500   0.0000   1.0603 &   2.8833 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1019   1.0500            0.6661 &   3.5494 r
  mprj/o_q[55] (net)                                     1   0.0055 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1019   1.0500   0.0000   0.0001 &   3.5495 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2734   1.0500            0.6615 &   4.2110 r
  mprj/o_q_dly[55] (net)                                 2   0.0213 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1256   0.2734   1.0500   0.0505   0.0533 &   4.2643 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5612   1.0500            1.6064 &   5.8707 r
  mprj/la_data_out[23] (net)                             1   0.2242 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.8707 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               0.4111   2.5663   1.0500   0.1661   0.2436 &   6.1142 r
  data arrival time                                                                                                  6.1142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2912 

  slack (with derating applied) (MET)                                                                     1.7858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0769 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4264   1.0500   0.0000   0.5746 &   2.3976 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1699   1.0500            0.7070 &   3.1046 r
  mprj/o_q[17] (net)                                     2   0.0122 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0560   0.1699   1.0500   0.0226   0.0239 &   3.1284 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2562   1.0500            0.6571 &   3.7856 r
  mprj/o_q_dly[17] (net)                                 2   0.0196 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0931   0.2562   1.0500   0.0350   0.0371 &   3.8226 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2730   1.0500            2.0001 &   5.8227 r
  mprj/wbs_dat_o[17] (net)                               1   0.2881 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.8227 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.3845   3.2816   1.0500   0.1526   0.2672 &   6.0900 r
  data arrival time                                                                                                  6.0900

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2900 

  slack (with derating applied) (MET)                                                                     1.8100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1000 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3488   1.0500   0.0000   0.4501 &   2.2730 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1266   1.0500            0.6797 &   2.9527 r
  mprj/o_q[108] (net)                                    1   0.0081 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0346   0.1266   1.0500   0.0141   0.0149 &   2.9676 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3216   1.0500            0.6930 &   3.6606 r
  mprj/o_q_dly[108] (net)                                2   0.0258 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0424   0.3216   1.0500   0.0169   0.0182 &   3.6789 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1849   1.0500            1.9706 &   5.6495 r
  mprj/io_out[9] (net)                                   1   0.2792 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.6495 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.7917   3.1913   1.0500   0.3233   0.4329 &   6.0824 r
  data arrival time                                                                                                  6.0824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2896 

  slack (with derating applied) (MET)                                                                     1.8176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1072 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2580   1.0500   0.0000   0.3379 &   2.1608 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1749   1.0500            0.7074 &   2.8682 r
  mprj/o_q[4] (net)                                      2   0.0127 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0177   0.1749   1.0500   0.0069   0.0074 &   2.8756 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2027   1.0500            0.6239 &   3.4995 r
  mprj/o_q_dly[4] (net)                                  2   0.0145 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0554   0.2027   1.0500   0.0225   0.0238 &   3.5233 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3466   1.0500            2.0356 &   5.5589 r
  mprj/wbs_dat_o[4] (net)                                1   0.2945 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.5589 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.9351   3.3565   1.0500   0.3798   0.5170 &   6.0759 r
  data arrival time                                                                                                  6.0759

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2893 

  slack (with derating applied) (MET)                                                                     1.8241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1134 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5818   1.0500   0.0000   0.9431 &   2.7661 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1097   1.0500            0.6714 &   3.4375 r
  mprj/o_q[45] (net)                                     1   0.0063 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1097   1.0500   0.0000   0.0000 &   3.4375 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2281   1.0500            0.6342 &   4.0717 r
  mprj/o_q_dly[45] (net)                                 2   0.0170 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0932   0.2281   1.0500   0.0377   0.0398 &   4.1115 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6439   1.0500            1.6481 &   5.7596 r
  mprj/la_data_out[13] (net)                             1   0.2310 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.7596 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               0.5390   2.6500   1.0500   0.2196   0.3066 &   6.0662 r
  data arrival time                                                                                                  6.0662

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2889 

  slack (with derating applied) (MET)                                                                     1.8338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1227 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6195   1.0500   0.0000   1.1697 &   2.9927 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0906   1.0500            0.6586 &   3.6513 r
  mprj/o_q[114] (net)                                    1   0.0043 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0906   1.0500   0.0000   0.0000 &   3.6513 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3468   1.0500            0.7045 &   4.3557 r
  mprj/o_q_dly[114] (net)                                2   0.0282 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3468   1.0500   0.0000   0.0006 &   4.3564 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6059   1.0500            1.6176 &   5.9739 r
  mprj/io_out[15] (net)                                  1   0.2289 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.9739 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.6128   1.0500   0.0000   0.0835 &   6.0574 r
  data arrival time                                                                                                  6.0574

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0574
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (MET)                                                                     1.8426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1310 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3485   1.0500   0.0000   0.4516 &   2.2746 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1175   1.0500            0.6733 &   2.9479 r
  mprj/o_q[147] (net)                                    1   0.0071 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1175   1.0500   0.0000   0.0001 &   2.9480 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3302   1.0500            0.6975 &   3.6455 r
  mprj/o_q_dly[147] (net)                                2   0.0266 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0528   0.3302   1.0500   0.0207   0.0222 &   3.6677 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0232   1.0500            1.8826 &   5.5503 r
  mprj/io_oeb[10] (net)                                  1   0.2654 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5503 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    0.9942   3.0280   1.0500   0.4017   0.4999 &   6.0502 r
  data arrival time                                                                                                  6.0502

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2881 

  slack (with derating applied) (MET)                                                                     1.8498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1379 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9289 &   2.7518 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0987   1.0500            0.6636 &   3.4155 r
  mprj/o_q[115] (net)                                    1   0.0051 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0987   1.0500   0.0000   0.0000 &   3.4155 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3376   1.0500            0.7002 &   4.1157 r
  mprj/o_q_dly[115] (net)                                2   0.0273 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0447   0.3376   1.0500   0.0178   0.0191 &   4.1348 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7020   1.0500            1.6963 &   5.8311 r
  mprj/io_out[16] (net)                                  1   0.2371 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.8311 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.3621   2.7062   1.0500   0.1444   0.2188 &   6.0499 r
  data arrival time                                                                                                  6.0499

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2881 

  slack (with derating applied) (MET)                                                                     1.8501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1382 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4585 &   2.2814 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1597   1.0500            0.6997 &   2.9811 r
  mprj/o_q[110] (net)                                    2   0.0112 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0447   0.1597   1.0500   0.0179   0.0189 &   3.0000 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3280   1.0500            0.6999 &   3.6999 r
  mprj/o_q_dly[110] (net)                                2   0.0264 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1379   0.3280   1.0500   0.0563   0.0596 &   3.7595 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7809   1.0500            1.7455 &   5.5050 r
  mprj/io_out[11] (net)                                  1   0.2444 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5050 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.1128   2.7850   1.0500   0.4520   0.5405 &   6.0454 r
  data arrival time                                                                                                  6.0454

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2879 

  slack (with derating applied) (MET)                                                                     1.8546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1425 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4063   1.0500   0.0000   0.5397 &   2.3626 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1032   1.0500            0.6642 &   3.0269 r
  mprj/o_q[32] (net)                                     1   0.0056 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1032   1.0500   0.0000   0.0001 &   3.0269 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2754   1.0500            0.6629 &   3.6898 r
  mprj/o_q_dly[32] (net)                                 2   0.0215 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2754   1.0500   0.0000   0.0003 &   3.6901 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0577   1.0500            1.8928 &   5.5829 r
  mprj/la_data_out[0] (net)                              1   0.2678 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.5829 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.7923   3.0643   1.0500   0.3231   0.4303 &   6.0132 r
  data arrival time                                                                                                  6.0132

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     1.8868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1731 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5938   1.0500   0.0000   1.0603 &   2.8833 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0828   1.0500            0.6527 &   3.5360 r
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0828   1.0500   0.0000   0.0000 &   3.5360 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2073   1.0500            0.6174 &   4.1534 r
  mprj/o_q_dly[54] (net)                                 2   0.0150 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0086   0.2073   1.0500   0.0034   0.0037 &   4.1571 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5549   1.0500            1.5985 &   5.7557 r
  mprj/la_data_out[22] (net)                             1   0.2235 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.7557 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.4391   2.5600   1.0500   0.1779   0.2557 &   6.0114 r
  data arrival time                                                                                                  6.0114

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     1.8886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1749 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4349   1.0500   0.0000   0.5892 &   2.4122 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0974   1.0500            0.6605 &   3.0727 r
  mprj/o_q[24] (net)                                     1   0.0050 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0974   1.0500   0.0000   0.0001 &   3.0728 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2947   1.0500            0.6739 &   3.7466 r
  mprj/o_q_dly[24] (net)                                 2   0.0233 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0608   0.2947   1.0500   0.0242   0.0257 &   3.7723 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9492   1.0500            1.8210 &   5.5933 r
  mprj/wbs_dat_o[24] (net)                               1   0.2598 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5933 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.7582   2.9563   1.0500   0.3089   0.4155 &   6.0088 r
  data arrival time                                                                                                  6.0088

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2861 

  slack (with derating applied) (MET)                                                                     1.8912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1773 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4063   1.0500   0.0000   0.5396 &   2.3626 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1406   1.0500            0.6891 &   3.0517 r
  mprj/o_q[23] (net)                                     1   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0136   0.1406   1.0500   0.0055   0.0059 &   3.0576 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2756   1.0500            0.6663 &   3.7239 r
  mprj/o_q_dly[23] (net)                                 2   0.0215 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1304   0.2756   1.0500   0.0528   0.0557 &   3.7796 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0224   1.0500            1.8612 &   5.6408 r
  mprj/wbs_dat_o[23] (net)                               1   0.2661 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6408 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.5150   3.0296   1.0500   0.2076   0.3129 &   5.9536 r
  data arrival time                                                                                                  5.9536

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2835 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2835 

  slack (with derating applied) (MET)                                                                     1.9464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2299 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5770   1.0500   0.0000   0.9259 &   2.7489 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1035   1.0500            0.6670 &   3.4158 r
  mprj/o_q[43] (net)                                     1   0.0056 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1035   1.0500   0.0000   0.0000 &   3.4159 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2587   1.0500            0.6527 &   4.0686 r
  mprj/o_q_dly[43] (net)                                 2   0.0199 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0938   0.2587   1.0500   0.0378   0.0399 &   4.1085 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6394   1.0500            1.6487 &   5.7572 r
  mprj/la_data_out[11] (net)                             1   0.2308 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.7572 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               0.2751   2.6452   1.0500   0.1081   0.1884 &   5.9456 r
  data arrival time                                                                                                  5.9456

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2831 

  slack (with derating applied) (MET)                                                                     1.9544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2375 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4561   1.0500   0.0000   0.6321 &   2.4551 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2108   1.0500            0.7320 &   3.1871 r
  mprj/o_q[25] (net)                                     2   0.0161 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1233   0.2108   1.0500   0.0503   0.0530 &   3.2401 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3466   1.0500            0.7158 &   3.9559 r
  mprj/o_q_dly[25] (net)                                 2   0.0281 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0572   0.3466   1.0500   0.0233   0.0250 &   3.9809 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8364   1.0500            1.7561 &   5.7370 r
  mprj/wbs_dat_o[25] (net)                               1   0.2497 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.7370 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.2726   2.8436   1.0500   0.1070   0.2014 &   5.9384 r
  data arrival time                                                                                                  5.9384

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2828 

  slack (with derating applied) (MET)                                                                     1.9616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2444 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5496   1.0500   0.0000   0.8379 &   2.6609 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1809   1.0500            0.7155 &   3.3763 r
  mprj/o_q[46] (net)                                     2   0.0133 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1809   1.0500   0.0000   0.0002 &   3.3765 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1103   1.0500            0.5635 &   3.9400 r
  mprj/o_q_dly[46] (net)                                 1   0.0054 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1103   1.0500   0.0000   0.0001 &   3.9400 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7447   1.0500            1.6851 &   5.6251 r
  mprj/la_data_out[14] (net)                             1   0.2416 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.6251 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               0.5378   2.7514   1.0500   0.2186   0.3106 &   5.9357 r
  data arrival time                                                                                                  5.9357

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2827 

  slack (with derating applied) (MET)                                                                     1.9643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2469 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4586 &   2.2816 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1580   1.0500            0.6987 &   2.9802 r
  mprj/o_q[148] (net)                                    2   0.0111 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1580   1.0500   0.0000   0.0001 &   2.9803 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3139   1.0500            0.6911 &   3.6715 r
  mprj/o_q_dly[148] (net)                                2   0.0251 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0311   0.3139   1.0500   0.0122   0.0132 &   3.6847 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9024   1.0500            1.8101 &   5.4949 r
  mprj/io_oeb[11] (net)                                  1   0.2546 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4949 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.8547   2.9071   1.0500   0.3467   0.4389 &   5.9338 r
  data arrival time                                                                                                  5.9338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2826 

  slack (with derating applied) (MET)                                                                     1.9662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2488 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5660   1.0500   0.0000   0.8883 &   2.7112 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1552   1.0500            0.7004 &   3.4116 r
  mprj/o_q[113] (net)                                    2   0.0108 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0181   0.1552   1.0500   0.0071   0.0076 &   3.4192 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2762   1.0500            0.6680 &   4.0872 r
  mprj/o_q_dly[113] (net)                                2   0.0215 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2762   1.0500   0.0000   0.0004 &   4.0876 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7511   1.0500            1.7024 &   5.7900 r
  mprj/io_out[14] (net)                                  1   0.2419 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.7900 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.1458   2.7578   1.0500   0.0551   0.1434 &   5.9334 r
  data arrival time                                                                                                  5.9334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2825 

  slack (with derating applied) (MET)                                                                     1.9666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2491 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2578   1.0500   0.0000   0.3382 &   2.1612 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1792   1.0500            0.7100 &   2.8712 r
  mprj/o_q[11] (net)                                     2   0.0131 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0100   0.1792   1.0500   0.0039   0.0043 &   2.8755 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2966   1.0500            0.6826 &   3.5580 r
  mprj/o_q_dly[11] (net)                                 2   0.0234 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1296   0.2966   1.0500   0.0513   0.0543 &   3.6123 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3016   1.0500            2.0119 &   5.6242 r
  mprj/wbs_dat_o[11] (net)                               1   0.2904 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6242 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.4438   3.3118   1.0500   0.1770   0.3014 &   5.9256 r
  data arrival time                                                                                                  5.9256

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2822 

  slack (with derating applied) (MET)                                                                     1.9744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2566 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9278 &   2.7508 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1761   1.0500            0.7131 &   3.4638 r
  mprj/o_q[116] (net)                                    2   0.0128 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1761   1.0500   0.0000   0.0001 &   3.4640 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3334   1.0500            0.7047 &   4.1686 r
  mprj/o_q_dly[116] (net)                                2   0.0269 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0643   0.3334   1.0500   0.0260   0.0278 &   4.1965 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3145   1.0500            1.4721 &   5.6685 r
  mprj/io_out[17] (net)                                  1   0.2030 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6685 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.4379   2.3176   1.0500   0.1781   0.2380 &   5.9065 r
  data arrival time                                                                                                  5.9065

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.9065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2813 

  slack (with derating applied) (MET)                                                                     1.9935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2747 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4588   1.0500   0.0000   0.6341 &   2.4571 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1046   1.0500            0.6660 &   3.1230 r
  mprj/o_q[29] (net)                                     1   0.0058 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1046   1.0500   0.0000   0.0000 &   3.1231 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3288   1.0500            0.6954 &   3.8185 r
  mprj/o_q_dly[29] (net)                                 2   0.0265 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1441   0.3288   1.0500   0.0585   0.0619 &   3.8804 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7845   1.0500            1.7225 &   5.6029 r
  mprj/wbs_dat_o[29] (net)                               1   0.2449 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.6029 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.3745   2.7919   1.0500   0.1494   0.2454 &   5.8483 r
  data arrival time                                                                                                  5.8483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2785 

  slack (with derating applied) (MET)                                                                     2.0517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3302 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5660   1.0500   0.0000   0.8880 &   2.7109 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1694   1.0500            0.7088 &   3.4198 r
  mprj/o_q[52] (net)                                     2   0.0122 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1694   1.0500   0.0000   0.0001 &   3.4199 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3050   1.0500            0.6868 &   4.1067 r
  mprj/o_q_dly[52] (net)                                 2   0.0242 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0222   0.3050   1.0500   0.0084   0.0093 &   4.1160 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4508   1.0500            1.5427 &   5.6587 r
  mprj/la_data_out[20] (net)                             1   0.2144 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   5.6587 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.2668   2.4557   1.0500   0.1064   0.1779 &   5.8367 r
  data arrival time                                                                                                  5.8367

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2779 

  slack (with derating applied) (MET)                                                                     2.0633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3413 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2578   1.0500   0.0000   0.3383 &   2.1612 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1566   1.0500            0.6964 &   2.8576 r
  mprj/o_q[2] (net)                                      2   0.0109 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0210   0.1566   1.0500   0.0084   0.0089 &   2.8665 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2167   1.0500            0.6311 &   3.4976 r
  mprj/o_q_dly[2] (net)                                  2   0.0158 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0679   0.2167   1.0500   0.0270   0.0285 &   3.5262 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3975   1.0500            2.0640 &   5.5902 r
  mprj/wbs_dat_o[2] (net)                                1   0.2990 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.5902 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.2304   3.4079   1.0500   0.0872   0.2151 &   5.8053 r
  data arrival time                                                                                                  5.8053

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2764 

  slack (with derating applied) (MET)                                                                     2.0947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3712 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3478   1.0500   0.0000   0.4610 &   2.2840 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3789   1.0500            0.8308 &   3.1148 r
  mprj/o_q[119] (net)                                    2   0.0317 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0478   0.3789   1.0500   0.0191   0.0209 &   3.1356 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2953   1.0500            0.6890 &   3.8246 r
  mprj/o_q_dly[119] (net)                                2   0.0234 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2953   1.0500   0.0000   0.0004 &   3.8251 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5360   1.0500            1.6053 &   5.4304 r
  mprj/io_out[20] (net)                                  1   0.2230 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4304 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.7570   2.5388   1.0500   0.3068   0.3739 &   5.8042 r
  data arrival time                                                                                                  5.8042

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.8042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2764 

  slack (with derating applied) (MET)                                                                     2.0958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3721 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9288 &   2.7518 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1113   1.0500            0.6725 &   3.4242 r
  mprj/o_q[153] (net)                                    1   0.0065 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1113   1.0500   0.0000   0.0001 &   3.4243 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3699   1.0500            0.7210 &   4.1453 r
  mprj/o_q_dly[153] (net)                                2   0.0303 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1209   0.3699   1.0500   0.0488   0.0518 &   4.1971 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3367   1.0500            1.4795 &   5.6766 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6766 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1228   2.3408   1.0500   0.0464   0.1094 &   5.7860 r
  data arrival time                                                                                                  5.7860

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (MET)                                                                     2.1140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3895 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4063   1.0500   0.0000   0.5397 &   2.3627 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0908   1.0500            0.6555 &   3.0182 r
  mprj/o_q[31] (net)                                     1   0.0043 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0908   1.0500   0.0000   0.0000 &   3.0182 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2779   1.0500            0.6626 &   3.6809 r
  mprj/o_q_dly[31] (net)                                 2   0.0217 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2779   1.0500   0.0000   0.0003 &   3.6812 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8673   1.0500            1.7804 &   5.4616 r
  mprj/wbs_dat_o[31] (net)                               1   0.2508 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4616 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.5498   2.8736   1.0500   0.2227   0.3195 &   5.7811 r
  data arrival time                                                                                                  5.7811

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2753 

  slack (with derating applied) (MET)                                                                     2.1189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3942 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5660   1.0500   0.0000   0.8881 &   2.7111 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2803   1.0500            0.7753 &   3.4863 r
  mprj/o_q[158] (net)                                    2   0.0227 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2803   1.0500   0.0000   0.0005 &   3.4868 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3183   1.0500            0.7007 &   4.1875 r
  mprj/o_q_dly[158] (net)                                2   0.0255 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0067   0.3183   1.0500   0.0027   0.0033 &   4.1908 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3865   1.0500            1.5019 &   5.6927 r
  mprj/io_oeb[21] (net)                                  1   0.2083 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6927 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.3916   1.0500   0.0000   0.0674 &   5.7602 r
  data arrival time                                                                                                  5.7602

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2743 

  slack (with derating applied) (MET)                                                                     2.1398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4141 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1516   1.0500   0.0000   0.2236 &   2.0466 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1741   1.0500            0.7053 &   2.7519 r
  mprj/o_q[7] (net)                                      2   0.0126 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0501   0.1741   1.0500   0.0185   0.0196 &   2.7715 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3054   1.0500            0.6874 &   3.4589 r
  mprj/o_q_dly[7] (net)                                  2   0.0242 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1689   0.3054   1.0500   0.0635   0.0671 &   3.5259 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2368   1.0500            1.9677 &   5.4936 r
  mprj/wbs_dat_o[7] (net)                                1   0.2843 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.4936 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.3210   3.2481   1.0500   0.1257   0.2522 &   5.7459 r
  data arrival time                                                                                                  5.7459

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2736 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2736 

  slack (with derating applied) (MET)                                                                     2.1541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4278 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2570   1.0500   0.0000   0.3402 &   2.1632 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1883   1.0500            0.7155 &   2.8787 r
  mprj/o_q[18] (net)                                     2   0.0140 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0464   0.1883   1.0500   0.0189   0.0200 &   2.8986 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2640   1.0500            0.6635 &   3.5621 r
  mprj/o_q_dly[18] (net)                                 2   0.0204 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0566   0.2640   1.0500   0.0217   0.0230 &   3.5852 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9997   1.0500            1.8438 &   5.4290 r
  mprj/wbs_dat_o[18] (net)                               1   0.2640 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4290 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.4756   3.0078   1.0500   0.1913   0.2988 &   5.7278 r
  data arrival time                                                                                                  5.7278

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (MET)                                                                     2.1722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4450 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9287 &   2.7516 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1625   1.0500            0.7049 &   3.4565 r
  mprj/o_q[120] (net)                                    2   0.0115 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1625   1.0500   0.0000   0.0001 &   3.4567 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3301   1.0500            0.7014 &   4.1581 r
  mprj/o_q_dly[120] (net)                                2   0.0266 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0875   0.3301   1.0500   0.0356   0.0378 &   4.1959 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3150   1.0500            1.4624 &   5.6583 r
  mprj/io_out[21] (net)                                  1   0.2021 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.6583 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   2.3198   1.0500   0.0000   0.0638 &   5.7221 r
  data arrival time                                                                                                  5.7221

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2725 

  slack (with derating applied) (MET)                                                                     2.1779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4504 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4331   1.0500   0.0000   0.5861 &   2.4090 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1454   1.0500            0.6924 &   3.1015 r
  mprj/o_q[22] (net)                                     2   0.0099 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1454   1.0500   0.0000   0.0001 &   3.1016 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2083   1.0500            0.6248 &   3.7264 r
  mprj/o_q_dly[22] (net)                                 2   0.0150 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0332   0.2083   1.0500   0.0134   0.0142 &   3.7406 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8606   1.0500            1.7613 &   5.5019 r
  mprj/wbs_dat_o[22] (net)                               1   0.2516 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.5019 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.2677   2.8681   1.0500   0.1047   0.2014 &   5.7033 r
  data arrival time                                                                                                  5.7033

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.7033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2716 

  slack (with derating applied) (MET)                                                                     2.1967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4682 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3481   1.0500   0.0000   0.4593 &   2.2823 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2032   1.0500            0.7258 &   3.0081 r
  mprj/o_q[112] (net)                                    2   0.0154 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2032   1.0500   0.0000   0.0002 &   3.0083 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2870   1.0500            0.6788 &   3.6871 r
  mprj/o_q_dly[112] (net)                                2   0.0225 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2870   1.0500   0.0000   0.0004 &   3.6876 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7383   1.0500            1.7068 &   5.3943 r
  mprj/io_out[13] (net)                                  1   0.2395 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.3943 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.3677   2.7441   1.0500   0.1472   0.2340 &   5.6283 r
  data arrival time                                                                                                  5.6283

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2680 

  slack (with derating applied) (MET)                                                                     2.2717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5397 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2580   1.0500   0.0000   0.3378 &   2.1608 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1871   1.0500            0.7147 &   2.8755 r
  mprj/o_q[3] (net)                                      2   0.0139 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0167   0.1871   1.0500   0.0068   0.0073 &   2.8828 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1690   1.0500            0.6037 &   3.4866 r
  mprj/o_q_dly[3] (net)                                  2   0.0112 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1690   1.0500   0.0000   0.0001 &   3.4866 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1692   1.0500            1.9217 &   5.4083 r
  mprj/wbs_dat_o[3] (net)                                1   0.2784 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.4083 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.2481   3.1799   1.0500   0.0953   0.2183 &   5.6266 r
  data arrival time                                                                                                  5.6266

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     2.2734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5413 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4127   1.0500   0.0000   0.5502 &   2.3732 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1500   1.0500            0.6948 &   3.0680 r
  mprj/o_q[21] (net)                                     2   0.0103 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1500   1.0500   0.0000   0.0001 &   3.0682 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1936   1.0500            0.6159 &   3.6841 r
  mprj/o_q_dly[21] (net)                                 2   0.0136 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0333   0.1936   1.0500   0.0134   0.0143 &   3.6984 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8169   1.0500            1.7270 &   5.4254 r
  mprj/wbs_dat_o[21] (net)                               1   0.2474 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4254 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.2564   2.8254   1.0500   0.1003   0.2006 &   5.6259 r
  data arrival time                                                                                                  5.6259

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     2.2741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5420 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3482   1.0500   0.0000   0.4590 &   2.2820 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0819   1.0500            0.6484 &   2.9304 r
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0819   1.0500   0.0000   0.0000 &   2.9304 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2901   1.0500            0.6686 &   3.5990 r
  mprj/o_q_dly[33] (net)                                 2   0.0228 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0634   0.2901   1.0500   0.0246   0.0262 &   3.6253 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8763   1.0500            1.7782 &   5.4035 r
  mprj/la_data_out[1] (net)                              1   0.2532 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   5.4035 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.3129   2.8829   1.0500   0.1233   0.2162 &   5.6196 r
  data arrival time                                                                                                  5.6196

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2676 

  slack (with derating applied) (MET)                                                                     2.2804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5480 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2571   1.0500   0.0000   0.3399 &   2.1629 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0987   1.0500            0.6588 &   2.8217 r
  mprj/o_q[14] (net)                                     1   0.0052 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0987   1.0500   0.0000   0.0001 &   2.8217 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2806   1.0500            0.6655 &   3.4873 r
  mprj/o_q_dly[14] (net)                                 2   0.0220 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1845   0.2806   1.0500   0.0746   0.0786 &   3.5659 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0183   1.0500            1.8507 &   5.4166 r
  mprj/wbs_dat_o[14] (net)                               1   0.2654 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.4166 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.2401   3.0273   1.0500   0.0923   0.1998 &   5.6164 r
  data arrival time                                                                                                  5.6164

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.6164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2674 

  slack (with derating applied) (MET)                                                                     2.2836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5511 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1503   1.0500   0.0000   0.2223 &   2.0453 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2598   1.0500            0.7567 &   2.8020 r
  mprj/o_q[10] (net)                                     2   0.0207 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2598   1.0500   0.0000   0.0003 &   2.8023 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2287   1.0500            0.6453 &   3.4476 r
  mprj/o_q_dly[10] (net)                                 2   0.0170 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0458   0.2287   1.0500   0.0182   0.0194 &   3.4670 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0898   1.0500            1.8887 &   5.3556 r
  mprj/wbs_dat_o[10] (net)                               1   0.2716 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.3556 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.2874   3.0991   1.0500   0.1120   0.2252 &   5.5808 r
  data arrival time                                                                                                  5.5808

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2658 

  slack (with derating applied) (MET)                                                                     2.3192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5849 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5660   1.0500   0.0000   0.8883 &   2.7112 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1639   1.0500            0.7055 &   3.4168 r
  mprj/o_q[117] (net)                                    2   0.0116 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1639   1.0500   0.0000   0.0001 &   3.4169 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4551   1.0500            0.7774 &   4.1943 r
  mprj/o_q_dly[117] (net)                                2   0.0382 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2820   0.4551   1.0500   0.1149   0.1216 &   4.3159 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8473   1.0500            1.2060 &   5.5219 r
  mprj/io_out[18] (net)                                  1   0.1618 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.5219 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0522   1.8492   1.0500   0.0197   0.0543 &   5.5762 r
  data arrival time                                                                                                  5.5762

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2655 

  slack (with derating applied) (MET)                                                                     2.3238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.5893 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1236   1.0500   0.0000   0.2035 &   2.0264 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1757   1.0500            0.7058 &   2.7323 r
  mprj/o_q[5] (net)                                      2   0.0128 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0271   0.1757   1.0500   0.0108   0.0115 &   2.7437 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2425   1.0500            0.6491 &   3.3928 r
  mprj/o_q_dly[5] (net)                                  2   0.0183 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0360   0.2425   1.0500   0.0140   0.0149 &   3.4078 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1539   1.0500            1.9204 &   5.3282 r
  mprj/wbs_dat_o[5] (net)                                1   0.2770 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3282 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.2056   3.1639   1.0500   0.0777   0.1973 &   5.5255 r
  data arrival time                                                                                                  5.5255

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.5255
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2631 

  slack (with derating applied) (MET)                                                                     2.3745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6377 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9282 &   2.7511 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1991   1.0500            0.7268 &   3.4780 r
  mprj/o_q[154] (net)                                    2   0.0150 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1991   1.0500   0.0000   0.0002 &   3.4781 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2831   1.0500            0.6761 &   4.1542 r
  mprj/o_q_dly[154] (net)                                2   0.0222 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0396   0.2831   1.0500   0.0158   0.0169 &   4.1712 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9664   1.0500            1.2660 &   5.4372 r
  mprj/io_oeb[17] (net)                                  1   0.1720 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4372 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.9689   1.0500   0.0000   0.0409 &   5.4781 r
  data arrival time                                                                                                  5.4781

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2609 

  slack (with derating applied) (MET)                                                                     2.4219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6827 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3354   1.0500   0.0000   0.4296 &   2.2525 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1069   1.0500            0.6657 &   2.9182 r
  mprj/o_q[146] (net)                                    1   0.0060 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0186   0.1069   1.0500   0.0075   0.0080 &   2.9262 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3498   1.0500            0.7084 &   3.6345 r
  mprj/o_q_dly[146] (net)                                2   0.0284 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1809   0.3498   1.0500   0.0739   0.0781 &   3.7127 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5692   1.0500            1.6022 &   5.3149 r
  mprj/io_oeb[9] (net)                                   1   0.2259 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.3149 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.1850   2.5751   1.0500   0.0705   0.1509 &   5.4658 r
  data arrival time                                                                                                  5.4658

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2603 

  slack (with derating applied) (MET)                                                                     2.4342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6945 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2572   1.0500   0.0000   0.3397 &   2.1627 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1106   1.0500            0.6671 &   2.8298 r
  mprj/o_q[13] (net)                                     1   0.0064 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1106   1.0500   0.0000   0.0000 &   2.8298 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2340   1.0500            0.6379 &   3.4678 r
  mprj/o_q_dly[13] (net)                                 2   0.0175 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2340   1.0500   0.0000   0.0003 &   3.4680 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9420   1.0500            1.8070 &   5.2750 r
  mprj/wbs_dat_o[13] (net)                               1   0.2587 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   5.2750 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.2234   2.9504   1.0500   0.0856   0.1886 &   5.4636 r
  data arrival time                                                                                                  5.4636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2602 

  slack (with derating applied) (MET)                                                                     2.4364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6966 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5770   1.0500   0.0000   0.9275 &   2.7505 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1667   1.0500            0.7074 &   3.4578 r
  mprj/o_q[155] (net)                                    2   0.0119 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0335   0.1667   1.0500   0.0136   0.0145 &   3.4723 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3991   1.0500            0.7438 &   4.2161 r
  mprj/o_q_dly[155] (net)                                2   0.0330 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1285   0.3991   1.0500   0.0520   0.0553 &   4.2714 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7225   1.0500            1.1340 &   5.4054 r
  mprj/io_oeb[18] (net)                                  1   0.1508 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.4054 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.7239   1.0500   0.0000   0.0278 &   5.4331 r
  data arrival time                                                                                                  5.4331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2587 

  slack (with derating applied) (MET)                                                                     2.4669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7256 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3482   1.0500   0.0000   0.4584 &   2.2814 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1707   1.0500            0.7063 &   2.9877 r
  mprj/o_q[150] (net)                                    2   0.0123 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0450   0.1707   1.0500   0.0183   0.0194 &   3.0071 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3490   1.0500            0.7137 &   3.7208 r
  mprj/o_q_dly[150] (net)                                2   0.0284 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3490   1.0500   0.0000   0.0007 &   3.7214 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6154   1.0500            1.6239 &   5.3453 r
  mprj/io_oeb[13] (net)                                  1   0.2298 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.3453 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.6225   1.0500   0.0000   0.0831 &   5.4284 r
  data arrival time                                                                                                  5.4284

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2585 

  slack (with derating applied) (MET)                                                                     2.4716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7301 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1077   1.0500   0.0000   0.1913 &   2.0142 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1151   1.0500            0.6679 &   2.6821 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1151   1.0500   0.0000   0.0001 &   2.6822 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2409   1.0500            0.6427 &   3.3249 r
  mprj/o_q_dly[0] (net)                                  2   0.0182 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1695   0.2409   1.0500   0.0660   0.0695 &   3.3944 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1490   1.0500            1.9117 &   5.3061 r
  mprj/wbs_dat_o[0] (net)                                1   0.2763 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   5.3061 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   3.1606   1.0500   0.0000   0.1219 &   5.4280 r
  data arrival time                                                                                                  5.4280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2585 

  slack (with derating applied) (MET)                                                                     2.4720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7305 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1077   1.0500   0.0000   0.1913 &   2.0142 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0913   1.0500            0.6514 &   2.6656 r
  mprj/o_q[175] (net)                                    1   0.0044 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0913   1.0500   0.0000   0.0001 &   2.6657 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2199   1.0500            0.6267 &   3.2924 r
  mprj/o_q_dly[175] (net)                                2   0.0162 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0458   0.2199   1.0500   0.0186   0.0197 &   3.3120 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2528   1.0500            1.9671 &   5.2791 r
  mprj/wbs_ack_o (net)                                   1   0.2853 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   5.2791 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   3.2652   1.0500   0.0000   0.1297 &   5.4088 r
  data arrival time                                                                                                  5.4088

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.4088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2576 

  slack (with derating applied) (MET)                                                                     2.4912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7487 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3486   1.0500   0.0000   0.4509 &   2.2738 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1057   1.0500            0.6651 &   2.9389 r
  mprj/o_q[149] (net)                                    1   0.0059 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1057   1.0500   0.0000   0.0001 &   2.9390 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3439   1.0500            0.7047 &   3.6437 r
  mprj/o_q_dly[149] (net)                                2   0.0279 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3439   1.0500   0.0000   0.0006 &   3.6443 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5451   1.0500            1.5963 &   5.2406 r
  mprj/io_oeb[12] (net)                                  1   0.2225 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.2406 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.1655   2.5508   1.0500   0.0625   0.1395 &   5.3801 r
  data arrival time                                                                                                  5.3801

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.3801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2562 

  slack (with derating applied) (MET)                                                                     2.5199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7761 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3483   1.0500   0.0000   0.4578 &   2.2808 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1238   1.0500            0.6777 &   2.9585 r
  mprj/o_q[111] (net)                                    1   0.0078 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0416   0.1238   1.0500   0.0168   0.0177 &   2.9762 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3524   1.0500            0.7115 &   3.6877 r
  mprj/o_q_dly[111] (net)                                2   0.0287 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3524   1.0500   0.0000   0.0006 &   3.6883 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5584   1.0500            1.6044 &   5.2927 r
  mprj/io_out[12] (net)                                  1   0.2236 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.2927 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.5641   1.0500   0.0000   0.0732 &   5.3660 r
  data arrival time                                                                                                  5.3660

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.3660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2555 

  slack (with derating applied) (MET)                                                                     2.5340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.7895 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                6.4574                     3.6345 &  25.6345 r
  io_in[0] (net)                                         2   0.5697 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.6345 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.2324   6.4915   1.0500   3.1488   3.6286 &  29.2631 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1738   1.0500           -0.0756 &  29.1875 r
  mprj/buf_i[192] (net)                                  2   0.0340 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1738   1.0500   0.0000   0.0008 &  29.1883 r
  data arrival time                                                                                                 29.1883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.2885 &  31.9378 r
  clock reconvergence pessimism                                                                           0.0000    31.9378
  clock uncertainty                                                                                      -0.1000    31.8378
  library setup time                                                                    1.0000           -0.0512    31.7867
  data required time                                                                                                31.7867
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.7867
  data arrival time                                                                                                -29.1883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1020 
  total derate : arrival time                                                                            -0.1768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2788 

  slack (with derating applied) (MET)                                                                     2.5984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8772 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3480   1.0500   0.0000   0.4600 &   2.2830 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3262   1.0500            0.7993 &   3.0823 r
  mprj/o_q[157] (net)                                    2   0.0269 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0262   0.3262   1.0500   0.0103   0.0114 &   3.0937 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3066   1.0500            0.6947 &   3.7884 r
  mprj/o_q_dly[157] (net)                                2   0.0244 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3066   1.0500   0.0000   0.0004 &   3.7888 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2446   1.0500            1.4266 &   5.2154 r
  mprj/io_oeb[20] (net)                                  1   0.1964 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.2154 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.2479   1.0500   0.0000   0.0524 &   5.2679 r
  data arrival time                                                                                                  5.2679

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.2679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (MET)                                                                     2.6321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8830 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                6.5476                     3.7087 &  25.7087 r
  io_in[1] (net)                                         2   0.5787 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.7087 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9096   6.5769   1.0500   2.9582   3.4070 &  29.1157 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   1.0500           -0.0800 &  29.0357 r
  mprj/buf_i[193] (net)                                  2   0.0335 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0187   0.1745   1.0500   0.0073   0.0086 &  29.0442 r
  data arrival time                                                                                                 29.0442

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3261 &  31.9754 r
  clock reconvergence pessimism                                                                           0.0000    31.9754
  clock uncertainty                                                                                      -0.1000    31.8754
  library setup time                                                                    1.0000           -0.0517    31.8237
  data required time                                                                                                31.8237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8237
  data arrival time                                                                                                -29.0442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1040 
  total derate : arrival time                                                                            -0.1669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (MET)                                                                     2.7795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0503 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3480   1.0500   0.0000   0.4598 &   2.2828 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2387   1.0500            0.7471 &   3.0299 r
  mprj/o_q[118] (net)                                    2   0.0188 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2387   1.0500   0.0000   0.0003 &   3.0302 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3541   1.0500            0.7216 &   3.7519 r
  mprj/o_q_dly[118] (net)                                2   0.0288 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0380   0.3541   1.0500   0.0149   0.0163 &   3.7682 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8825   1.0500            1.2250 &   4.9931 r
  mprj/io_out[19] (net)                                  1   0.1650 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   4.9931 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2151   1.8842   1.0500   0.0861   0.1234 &   5.1165 r
  data arrival time                                                                                                  5.1165

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.1165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2436 

  slack (with derating applied) (MET)                                                                     2.7835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0271 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   1.0500   0.0000   0.0786 &   0.0786 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   1.0500            1.7443 &   1.8230 r
  mprj/clk (net)                                       826   2.6772 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.3481   1.0500   0.0000   0.4596 &   2.2825 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2178   1.0500            0.7346 &   3.0171 r
  mprj/o_q[156] (net)                                    2   0.0168 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0524   0.2178   1.0500   0.0214   0.0227 &   3.0398 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3894   1.0500            0.7425 &   3.7823 r
  mprj/o_q_dly[156] (net)                                2   0.0321 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0309   0.3895   1.0500   0.0119   0.0132 &   3.7955 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8601   1.0500            1.2110 &   5.0065 r
  mprj/io_oeb[19] (net)                                  1   0.1628 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   5.0065 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.8622   1.0500   0.0000   0.0353 &   5.0418 r
  data arrival time                                                                                                  5.0418

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -5.0418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2401 

  slack (with derating applied) (MET)                                                                     2.8582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0983 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            5.3001                     3.0665 &  25.0665 r
  wbs_sel_i[2] (net)                                     2   0.4712 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.0665 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.7766   5.3101   1.0500   3.2898   3.6183 &  28.6848 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1278   1.0500           -0.0535 &  28.6313 r
  mprj/buf_i[232] (net)                                  2   0.0095 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0057   0.1278   1.0500   0.0021   0.0024 &  28.6336 r
  data arrival time                                                                                                 28.6336

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1242 &  31.7736 r
  clock reconvergence pessimism                                                                           0.0000    31.7736
  clock uncertainty                                                                                      -0.1000    31.6736
  library setup time                                                                    1.0000           -0.0416    31.6320
  data required time                                                                                                31.6320
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6320
  data arrival time                                                                                                -28.6336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0933 
  total derate : arrival time                                                                            -0.1752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (MET)                                                                     2.9984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2669 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            4.2541                     2.4872 &  24.4872 r
  wbs_sel_i[0] (net)                                     2   0.3766 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4872 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4024   4.2593   1.0500   1.8732   2.0800 &  26.5672 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1099   1.0500           -0.0087 &  26.5585 r
  mprj/buf_i[230] (net)                                  1   0.0074 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0140   0.1099   1.0500   0.0056   0.0060 &  26.5645 r
  data arrival time                                                                                                 26.5645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1376 &  31.7869 r
  clock reconvergence pessimism                                                                           0.0000    31.7869
  clock uncertainty                                                                                      -0.1000    31.6869
  library setup time                                                                    1.0000           -0.0392    31.6477
  data required time                                                                                                31.6477
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6477
  data arrival time                                                                                                -26.5645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0940 
  total derate : arrival time                                                                            -0.0998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1938 

  slack (with derating applied) (MET)                                                                     5.0832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2771 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            4.1671                     2.4381 &  24.4381 r
  wbs_sel_i[1] (net)                                     2   0.3690 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.4381 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3991   4.1719   1.0500   1.3865   1.5647 &  26.0028 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   1.0500           -0.0081 &  25.9947 r
  mprj/buf_i[231] (net)                                  1   0.0051 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0164   0.1055   1.0500   0.0066   0.0070 &  26.0016 r
  data arrival time                                                                                                 26.0016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1243 &  31.7736 r
  clock reconvergence pessimism                                                                           0.0000    31.7736
  clock uncertainty                                                                                      -0.1000    31.6736
  library setup time                                                                    1.0000           -0.0383    31.6353
  data required time                                                                                                31.6353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6353
  data arrival time                                                                                                -26.0016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0933 
  total derate : arrival time                                                                            -0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (MET)                                                                     5.6336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8022 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             4.1082                     2.3905 &  24.3905 r
  la_oenb[55] (net)                                      2   0.3625 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3905 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.3602   4.1146   1.0500   1.9065   2.1149 &  26.5054 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1670   1.0500            0.0567 &  26.5621 r
  mprj/buf_i[119] (net)                                  2   0.0567 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1498   0.1671   1.0500   0.0611   0.0670 &  26.6291 r
  data arrival time                                                                                                 26.6291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0273 &  32.6767 r
  clock reconvergence pessimism                                                                           0.0000    32.6767
  clock uncertainty                                                                                      -0.1000    32.5767
  library setup time                                                                    1.0000           -0.0551    32.5216
  data required time                                                                                                32.5216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5216
  data arrival time                                                                                                -26.6291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8926

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1409 
  total derate : arrival time                                                                            -0.1066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2475 

  slack (with derating applied) (MET)                                                                     5.8926 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1400 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            3.9014                     2.2107 &  24.2107 r
  wbs_adr_i[2] (net)                                     2   0.3435 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2107 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9644   3.9171   1.0500   1.2163   1.4315 &  25.6423 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1095   1.0500            0.0130 &  25.6553 r
  mprj/buf_i[34] (net)                                   2   0.0105 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0301   0.1095   1.0500   0.0120   0.0128 &  25.6681 r
  data arrival time                                                                                                 25.6681

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.1289 &  31.7782 r
  clock reconvergence pessimism                                                                           0.0000    31.7782
  clock uncertainty                                                                                      -0.1000    31.6782
  library setup time                                                                    1.0000           -0.0390    31.6392
  data required time                                                                                                31.6392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6392
  data arrival time                                                                                                -25.6681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0936 
  total derate : arrival time                                                                            -0.0694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1630 

  slack (with derating applied) (MET)                                                                     5.9712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1341 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               5.1674                     2.8779 &  24.8779 r
  io_in[37] (net)                                        2   0.4529 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8779 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2078   5.2026   1.0500   1.3081   1.6516 &  26.5295 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1894   1.0500            0.0093 &  26.5388 r
  mprj/buf_i[229] (net)                                  2   0.0623 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0170   0.1899   1.0500   0.0066   0.0123 &  26.5511 r
  data arrival time                                                                                                 26.5511

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0555 &  32.7048 r
  clock reconvergence pessimism                                                                           0.0000    32.7048
  clock uncertainty                                                                                      -0.1000    32.6048
  library setup time                                                                    1.0000           -0.0588    32.5461
  data required time                                                                                                32.5461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5461
  data arrival time                                                                                                -26.5511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2220 

  slack (with derating applied) (MET)                                                                     5.9950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2170 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                4.4150                     2.4751 &  24.4751 r
  io_in[2] (net)                                         2   0.3879 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4751 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6215   4.4376   1.0500   1.0697   1.3358 &  25.8109 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   1.0500            0.0143 &  25.8253 r
  mprj/buf_i[194] (net)                                  2   0.0328 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0073   0.1425   1.0500   0.0028   0.0037 &  25.8289 r
  data arrival time                                                                                                 25.8289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3647 &  32.0141 r
  clock reconvergence pessimism                                                                           0.0000    32.0141
  clock uncertainty                                                                                      -0.1000    31.9141
  library setup time                                                                    1.0000           -0.0473    31.8668
  data required time                                                                                                31.8668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8668
  data arrival time                                                                                                -25.8289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1060 
  total derate : arrival time                                                                            -0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1705 

  slack (with derating applied) (MET)                                                                     6.0378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2083 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            3.4562                     1.9632 &  23.9632 r
  wbs_adr_i[8] (net)                                     2   0.3042 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9632 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5205   3.4689   1.0500   1.5256   1.7321 &  25.6953 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1102   1.0500            0.0433 &  25.7386 r
  mprj/buf_i[40] (net)                                   2   0.0160 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1102   1.0500   0.0000   0.0002 &  25.7388 r
  data arrival time                                                                                                 25.7388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3070 &  31.9563 r
  clock reconvergence pessimism                                                                           0.0000    31.9563
  clock uncertainty                                                                                      -0.1000    31.8563
  library setup time                                                                    1.0000           -0.0417    31.8146
  data required time                                                                                                31.8146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8146
  data arrival time                                                                                                -25.7388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1875 

  slack (with derating applied) (MET)                                                                     6.0758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2634 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           3.8774                     2.2375 &  24.2375 r
  la_data_in[3] (net)                                    2   0.3434 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2375 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2831   3.8851   1.0500   1.8731   2.0786 &  26.3162 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1097   1.0500            0.0154 &  26.3316 r
  mprj/buf_i[131] (net)                                  2   0.0110 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0064   0.1097   1.0500   0.0024   0.0026 &  26.3342 r
  data arrival time                                                                                                 26.3342

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9173 &  32.5666 r
  clock reconvergence pessimism                                                                           0.0000    32.5666
  clock uncertainty                                                                                      -0.1000    32.4666
  library setup time                                                                    1.0000           -0.0454    32.4212
  data required time                                                                                                32.4212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4212
  data arrival time                                                                                                -26.3342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2349 

  slack (with derating applied) (MET)                                                                     6.0870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3219 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           3.7098                     2.1201 &  24.1201 r
  wbs_dat_i[10] (net)                                    2   0.3273 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1201 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7218   3.7201   1.0500   1.1148   1.2977 &  25.4177 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1028   1.0500            0.0184 &  25.4361 r
  mprj/buf_i[10] (net)                                   1   0.0077 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1028   1.0500   0.0000   0.0001 &  25.4362 r
  data arrival time                                                                                                 25.4362

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0476 &  31.6970 r
  clock reconvergence pessimism                                                                           0.0000    31.6970
  clock uncertainty                                                                                      -0.1000    31.5970
  library setup time                                                                    1.0000           -0.0366    31.5604
  data required time                                                                                                31.5604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5604
  data arrival time                                                                                                -25.4362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0893 
  total derate : arrival time                                                                            -0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1520 

  slack (with derating applied) (MET)                                                                     6.1243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2762 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           3.5895                     2.0394 &  24.0394 r
  wbs_adr_i[11] (net)                                    2   0.3161 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0394 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5698   3.6026   1.0500   1.0508   1.2371 &  25.2764 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0989   1.0500            0.0218 &  25.2982 r
  mprj/buf_i[43] (net)                                   1   0.0061 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0044   0.0989   1.0500   0.0016   0.0018 &  25.3000 r
  data arrival time                                                                                                 25.3000

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0219 &  31.6713 r
  clock reconvergence pessimism                                                                           0.0000    31.6713
  clock uncertainty                                                                                      -0.1000    31.5713
  library setup time                                                                    1.0000           -0.0356    31.5357
  data required time                                                                                                31.5357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5357
  data arrival time                                                                                                -25.3000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0880 
  total derate : arrival time                                                                            -0.0600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1480 

  slack (with derating applied) (MET)                                                                     6.2357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3837 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             3.9727                     2.3230 &  24.3230 r
  la_oenb[60] (net)                                      2   0.3515 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.3230 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4457   3.9776   1.0500   1.3516   1.5213 &  25.8442 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1892   1.0500            0.0805 &  25.9248 r
  mprj/buf_i[124] (net)                                  2   0.0778 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1916   0.1895   1.0500   0.0825   0.0915 &  26.0162 r
  data arrival time                                                                                                 26.0162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9405 &  32.5898 r
  clock reconvergence pessimism                                                                           0.0000    32.5898
  clock uncertainty                                                                                      -0.1000    32.4898
  library setup time                                                                    1.0000           -0.0583    32.4315
  data required time                                                                                                32.4315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4315
  data arrival time                                                                                                -26.0162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1363 
  total derate : arrival time                                                                            -0.0806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2169 

  slack (with derating applied) (MET)                                                                     6.4153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6322 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                4.3495                     2.4317 &  24.4317 r
  io_in[3] (net)                                         2   0.3813 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4317 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5942   4.3759   1.0500   0.6520   0.8996 &  25.3312 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1439   1.0500            0.0197 &  25.3509 r
  mprj/buf_i[195] (net)                                  2   0.0349 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1439   1.0500   0.0000   0.0009 &  25.3518 r
  data arrival time                                                                                                 25.3518

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.3712 &  32.0206 r
  clock reconvergence pessimism                                                                           0.0000    32.0206
  clock uncertainty                                                                                      -0.1000    31.9206
  library setup time                                                                    1.0000           -0.0476    31.8730
  data required time                                                                                                31.8730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8730
  data arrival time                                                                                                -25.3518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1063 
  total derate : arrival time                                                                            -0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1502 

  slack (with derating applied) (MET)                                                                     6.5212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6713 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            3.4923                     1.9859 &  23.9859 r
  wbs_adr_i[1] (net)                                     2   0.3076 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9859 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0666   3.5047   1.0500   0.8371   1.0110 &  24.9969 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1057   1.0500            0.0361 &  25.0331 r
  mprj/buf_i[33] (net)                                   2   0.0119 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0259   0.1057   1.0500   0.0106   0.0113 &  25.0443 r
  data arrival time                                                                                                 25.0443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.1364 &  31.7857 r
  clock reconvergence pessimism                                                                           0.0000    31.7857
  clock uncertainty                                                                                      -0.1000    31.6857
  library setup time                                                                    1.0000           -0.0386    31.6471
  data required time                                                                                                31.6471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6471
  data arrival time                                                                                                -25.0443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0940 
  total derate : arrival time                                                                            -0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1444 

  slack (with derating applied) (MET)                                                                     6.6028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7472 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              3.3750                     1.9653 &  23.9653 r
  la_oenb[4] (net)                                       2   0.2976 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9653 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3169   3.3800   1.0500   1.4126   1.5688 &  25.5341 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   1.0500            0.0295 &  25.5635 r
  mprj/buf_i[68] (net)                                   1   0.0037 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   1.0500   0.0000   0.0000 &  25.5636 r
  data arrival time                                                                                                 25.5636

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7244 &  32.3737 r
  clock reconvergence pessimism                                                                           0.0000    32.3737
  clock uncertainty                                                                                      -0.1000    32.2737
  library setup time                                                                    1.0000           -0.0430    32.2307
  data required time                                                                                                32.2307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2307
  data arrival time                                                                                                -25.5636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1249 
  total derate : arrival time                                                                            -0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2010 

  slack (with derating applied) (MET)                                                                     6.6671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8681 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                3.5725                     2.0801 &  24.0801 r
  wbs_we_i (net)                                         2   0.3151 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.0801 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6405   3.5780   1.0500   0.6682   0.8047 &  24.8848 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   1.0500            0.0413 &  24.9261 r
  mprj/buf_i[234] (net)                                  2   0.0192 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0877   0.1153   1.0500   0.0360   0.0380 &  24.9641 r
  data arrival time                                                                                                 24.9641

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1499 &  31.7993 r
  clock reconvergence pessimism                                                                           0.0000    31.7993
  clock uncertainty                                                                                      -0.1000    31.6993
  library setup time                                                                    1.0000           -0.0402    31.6590
  data required time                                                                                                31.6590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6590
  data arrival time                                                                                                -24.9641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0947 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1368 

  slack (with derating applied) (MET)                                                                     6.6949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8317 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                3.9577                     2.2308 &  24.2309 r
  io_in[5] (net)                                         2   0.3479 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2309 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7835   3.9758   1.0500   0.7172   0.9221 &  25.1530 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1378   1.0500            0.0388 &  25.1918 r
  mprj/buf_i[197] (net)                                  2   0.0346 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.1378   1.0500   0.0035   0.0045 &  25.1962 r
  data arrival time                                                                                                 25.1962

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4073 &  32.0566 r
  clock reconvergence pessimism                                                                           0.0000    32.0566
  clock uncertainty                                                                                      -0.1000    31.9566
  library setup time                                                                    1.0000           -0.0470    31.9096
  data required time                                                                                                31.9096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9096
  data arrival time                                                                                                -25.1962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1082 
  total derate : arrival time                                                                            -0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1542 

  slack (with derating applied) (MET)                                                                     6.7134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8676 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                4.0491                     2.2744 &  24.2744 r
  io_in[4] (net)                                         2   0.3557 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.2744 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5590   4.0700   1.0500   0.6201   0.8360 &  25.1105 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1423   1.0500            0.0374 &  25.1479 r
  mprj/buf_i[196] (net)                                  2   0.0375 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0245   0.1423   1.0500   0.0099   0.0114 &  25.1593 r
  data arrival time                                                                                                 25.1593

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4204 &  32.0697 r
  clock reconvergence pessimism                                                                           0.0000    32.0697
  clock uncertainty                                                                                      -0.1000    31.9697
  library setup time                                                                    1.0000           -0.0478    31.9219
  data required time                                                                                                31.9219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9219
  data arrival time                                                                                                -25.1593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1089 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     6.7626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9137 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             3.2534                     1.8986 &  23.8986 r
  la_oenb[11] (net)                                      2   0.2871 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8986 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6952   3.2576   1.0500   1.6328   1.7909 &  25.6895 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1104   1.0500            0.0569 &  25.7464 r
  mprj/buf_i[75] (net)                                   2   0.0189 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0325   0.1104   1.0500   0.0129   0.0138 &  25.7602 r
  data arrival time                                                                                                 25.7602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0463 &  32.6957 r
  clock reconvergence pessimism                                                                           0.0000    32.6957
  clock uncertainty                                                                                      -0.1000    32.5957
  library setup time                                                                    1.0000           -0.0460    32.5496
  data required time                                                                                                32.5496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5496
  data arrival time                                                                                                -25.7602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2305 

  slack (with derating applied) (MET)                                                                     6.7895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0200 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           3.4838                     2.0237 &  24.0237 r
  wbs_dat_i[31] (net)                                    2   0.3068 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0237 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0528   3.4895   1.0500   1.2597   1.4165 &  25.4403 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1072   1.0500            0.0389 &  25.4791 r
  mprj/buf_i[31] (net)                                   2   0.0132 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0157   0.1072   1.0500   0.0063   0.0068 &  25.4859 r
  data arrival time                                                                                                 25.4859

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7772 &  32.4266 r
  clock reconvergence pessimism                                                                           0.0000    32.4266
  clock uncertainty                                                                                      -0.1000    32.3266
  library setup time                                                                    1.0000           -0.0448    32.2818
  data required time                                                                                                32.2818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2818
  data arrival time                                                                                                -25.4859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1277 
  total derate : arrival time                                                                            -0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1973 

  slack (with derating applied) (MET)                                                                     6.7959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9932 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          3.5196                     2.0516 &  24.0516 r
  la_data_in[31] (net)                                   2   0.3106 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0516 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6797   3.5247   1.0500   1.6090   1.7768 &  25.8284 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0998   1.0500            0.0280 &  25.8564 r
  mprj/buf_i[159] (net)                                  1   0.0075 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0998   1.0500   0.0000   0.0001 &  25.8565 r
  data arrival time                                                                                                 25.8565

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1586 &  32.8080 r
  clock reconvergence pessimism                                                                           0.0000    32.8080
  clock uncertainty                                                                                      -0.1000    32.7080
  library setup time                                                                    1.0000           -0.0445    32.6635
  data required time                                                                                                32.6635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6635
  data arrival time                                                                                                -25.8565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1478 
  total derate : arrival time                                                                            -0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2337 

  slack (with derating applied) (MET)                                                                     6.8070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0407 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.0250                     1.7756 &  23.7756 r
  la_oenb[21] (net)                                      2   0.2678 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7756 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6876   3.0276   1.0500   1.7160   1.8611 &  25.6367 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1006   1.0500            0.0620 &  25.6986 r
  mprj/buf_i[85] (net)                                   2   0.0132 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0303   0.1006   1.0500   0.0121   0.0129 &  25.7115 r
  data arrival time                                                                                                 25.7115

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0422 &  32.6915 r
  clock reconvergence pessimism                                                                           0.0000    32.6915
  clock uncertainty                                                                                      -0.1000    32.5915
  library setup time                                                                    1.0000           -0.0445    32.5471
  data required time                                                                                                32.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5471
  data arrival time                                                                                                -25.7115
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1417 
  total derate : arrival time                                                                            -0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2339 

  slack (with derating applied) (MET)                                                                     6.8355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0694 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                3.7911                     2.1489 &  24.1489 r
  io_in[6] (net)                                         2   0.3337 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.1489 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7462   3.8055   1.0500   0.6940   0.8790 &  25.0280 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   1.0500            0.0457 &  25.0737 r
  mprj/buf_i[198] (net)                                  2   0.0335 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0081   0.1341   1.0500   0.0031   0.0040 &  25.0777 r
  data arrival time                                                                                                 25.0777

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4204 &  32.0697 r
  clock reconvergence pessimism                                                                           0.0000    32.0697
  clock uncertainty                                                                                      -0.1000    31.9697
  library setup time                                                                    1.0000           -0.0466    31.9231
  data required time                                                                                                31.9231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9231
  data arrival time                                                                                                -25.0777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1089 
  total derate : arrival time                                                                            -0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1532 

  slack (with derating applied) (MET)                                                                     6.8454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9986 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.1606                     1.8039 &  23.8039 r
  wbs_adr_i[12] (net)                                    2   0.2784 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8039 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6884   3.1703   1.0500   0.6900   0.8346 &  24.6385 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0924   1.0500            0.0433 &  24.6818 r
  mprj/buf_i[44] (net)                                   1   0.0057 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0070   0.0924   1.0500   0.0027   0.0029 &  24.6847 r
  data arrival time                                                                                                 24.6847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0493 &  31.6986 r
  clock reconvergence pessimism                                                                           0.0000    31.6986
  clock uncertainty                                                                                      -0.1000    31.5986
  library setup time                                                                    1.0000           -0.0358    31.5628
  data required time                                                                                                31.5628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5628
  data arrival time                                                                                                -24.6847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1313 

  slack (with derating applied) (MET)                                                                     6.8781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0095 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             3.5228                     2.0435 &  24.0435 r
  la_oenb[43] (net)                                      2   0.3100 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0435 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3838   3.5292   1.0500   1.4657   1.6374 &  25.6809 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1248   1.0500            0.0539 &  25.7348 r
  mprj/buf_i[107] (net)                                  2   0.0286 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0633   0.1248   1.0500   0.0256   0.0274 &  25.7622 r
  data arrival time                                                                                                 25.7622

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1499 &  32.7992 r
  clock reconvergence pessimism                                                                           0.0000    32.7992
  clock uncertainty                                                                                      -0.1000    32.6992
  library setup time                                                                    1.0000           -0.0484    32.6508
  data required time                                                                                                32.6508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6508
  data arrival time                                                                                                -25.7622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2292 

  slack (with derating applied) (MET)                                                                     6.8886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1177 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.0962                     1.8119 &  23.8119 r
  la_data_in[24] (net)                                   2   0.2736 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8119 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7682   3.0992   1.0500   1.7520   1.9057 &  25.7176 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   1.0500            0.0573 &  25.7749 r
  mprj/buf_i[152] (net)                                  2   0.0124 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1006   1.0500   0.0000   0.0002 &  25.7750 r
  data arrival time                                                                                                 25.7750

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1596 &  32.8089 r
  clock reconvergence pessimism                                                                           0.0000    32.8089
  clock uncertainty                                                                                      -0.1000    32.7089
  library setup time                                                                    1.0000           -0.0446    32.6643
  data required time                                                                                                32.6643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6643
  data arrival time                                                                                                -25.7750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1478 
  total derate : arrival time                                                                            -0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2413 

  slack (with derating applied) (MET)                                                                     6.8893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1306 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              3.3131                     1.9333 &  23.9333 r
  la_oenb[0] (net)                                       2   0.2924 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9333 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8998   3.3175   1.0500   1.1962   1.3364 &  25.2696 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0968   1.0500            0.0385 &  25.3081 r
  mprj/buf_i[64] (net)                                   1   0.0074 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0094   0.0968   1.0500   0.0037   0.0039 &  25.3121 r
  data arrival time                                                                                                 25.3121

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7083 &  32.3577 r
  clock reconvergence pessimism                                                                           0.0000    32.3577
  clock uncertainty                                                                                      -0.1000    32.2577
  library setup time                                                                    1.0000           -0.0432    32.2145
  data required time                                                                                                32.2145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2145
  data arrival time                                                                                                -25.3121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1241 
  total derate : arrival time                                                                            -0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (MET)                                                                     6.9024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0922 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             3.1645                     1.8485 &  23.8485 r
  la_oenb[13] (net)                                      2   0.2794 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8485 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5051   3.1684   1.0500   1.5538   1.7038 &  25.5522 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1117   1.0500            0.0639 &  25.6161 r
  mprj/buf_i[77] (net)                                   2   0.0214 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0115   0.1117   1.0500   0.0045   0.0050 &  25.6212 r
  data arrival time                                                                                                 25.6212

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0417 &  32.6911 r
  clock reconvergence pessimism                                                                           0.0000    32.6911
  clock uncertainty                                                                                      -0.1000    32.5911
  library setup time                                                                    1.0000           -0.0462    32.5448
  data required time                                                                                                32.5448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5448
  data arrival time                                                                                                -25.6212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1416 
  total derate : arrival time                                                                            -0.0844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2261 

  slack (with derating applied) (MET)                                                                     6.9236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1497 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          3.0783                     1.8004 &  23.8004 r
  la_data_in[25] (net)                                   2   0.2719 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8004 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7094   3.0815   1.0500   1.7167   1.8691 &  25.6694 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   1.0500            0.0546 &  25.7241 r
  mprj/buf_i[153] (net)                                  2   0.0101 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0234   0.0972   1.0500   0.0094   0.0100 &  25.7341 r
  data arrival time                                                                                                 25.7341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1640 &  32.8134 r
  clock reconvergence pessimism                                                                           0.0000    32.8134
  clock uncertainty                                                                                      -0.1000    32.7134
  library setup time                                                                    1.0000           -0.0443    32.6690
  data required time                                                                                                32.6690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6690
  data arrival time                                                                                                -25.7341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2402 

  slack (with derating applied) (MET)                                                                     6.9350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1751 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               4.3254                     2.4233 &  24.4233 r
  io_in[35] (net)                                        2   0.3795 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.4233 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2031   4.3489   1.0500   0.9011   1.1587 &  25.5820 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1735   1.0500            0.0469 &  25.6289 r
  mprj/buf_i[227] (net)                                  2   0.0594 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0272   0.1738   1.0500   0.0109   0.0159 &  25.6448 r
  data arrival time                                                                                                 25.6448

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0954 &  32.7448 r
  clock reconvergence pessimism                                                                           0.0000    32.7448
  clock uncertainty                                                                                      -0.1000    32.6448
  library setup time                                                                    1.0000           -0.0564    32.5884
  data required time                                                                                                32.5884
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5884
  data arrival time                                                                                                -25.6448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1445 
  total derate : arrival time                                                                            -0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2026 

  slack (with derating applied) (MET)                                                                     6.9437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1463 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.1764                     1.8521 &  23.8521 r
  la_oenb[12] (net)                                      2   0.2801 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8521 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3346   3.1807   1.0500   1.4670   1.6162 &  25.4684 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1089   1.0500            0.0605 &  25.5288 r
  mprj/buf_i[76] (net)                                   2   0.0187 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0320   0.1089   1.0500   0.0130   0.0139 &  25.5428 r
  data arrival time                                                                                                 25.5428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0460 &  32.6954 r
  clock reconvergence pessimism                                                                           0.0000    32.6954
  clock uncertainty                                                                                      -0.1000    32.5954
  library setup time                                                                    1.0000           -0.0458    32.5496
  data required time                                                                                                32.5496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5496
  data arrival time                                                                                                -25.5428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2224 

  slack (with derating applied) (MET)                                                                     7.0068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2292 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           3.3818                     1.9300 &  23.9300 r
  wbs_dat_i[16] (net)                                    2   0.2981 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9300 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2891   3.3924   1.0500   0.9324   1.0959 &  25.0259 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   1.0500            0.0303 &  25.0561 r
  mprj/buf_i[16] (net)                                   1   0.0046 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0940   1.0500   0.0000   0.0001 &  25.0562 r
  data arrival time                                                                                                 25.0562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5712 &  32.2205 r
  clock reconvergence pessimism                                                                           0.0000    32.2205
  clock uncertainty                                                                                      -0.1000    32.1205
  library setup time                                                                    1.0000           -0.0422    32.0783
  data required time                                                                                                32.0783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0783
  data arrival time                                                                                                -25.0562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1705 

  slack (with derating applied) (MET)                                                                     7.0222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1926 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             3.5718                     2.0933 &  24.0933 r
  la_oenb[56] (net)                                      2   0.3163 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0933 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8349   3.5757   1.0500   1.1089   1.2511 &  25.3445 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1614   1.0500            0.0841 &  25.4286 r
  mprj/buf_i[120] (net)                                  2   0.0589 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1231   0.1616   1.0500   0.0505   0.0562 &  25.4848 r
  data arrival time                                                                                                 25.4848

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0221 &  32.6714 r
  clock reconvergence pessimism                                                                           0.0000    32.6714
  clock uncertainty                                                                                      -0.1000    32.5714
  library setup time                                                                    1.0000           -0.0542    32.5172
  data required time                                                                                                32.5172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5172
  data arrival time                                                                                                -25.4848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1406 
  total derate : arrival time                                                                            -0.0663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2069 

  slack (with derating applied) (MET)                                                                     7.0324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2393 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            3.2637                     1.8550 &  23.8550 r
  wbs_dat_i[4] (net)                                     2   0.2872 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8550 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2613   3.2754   1.0500   0.4887   0.6375 &  24.4926 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1175   1.0500            0.0627 &  24.5553 r
  mprj/buf_i[4] (net)                                    2   0.0252 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0116   0.1175   1.0500   0.0045   0.0052 &  24.5605 r
  data arrival time                                                                                                 24.5605

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.0907 &  31.7401 r
  clock reconvergence pessimism                                                                           0.0000    31.7401
  clock uncertainty                                                                                      -0.1000    31.6401
  library setup time                                                                    1.0000           -0.0394    31.6007
  data required time                                                                                                31.6007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6007
  data arrival time                                                                                                -24.5605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0916 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1252 

  slack (with derating applied) (MET)                                                                     7.0402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1653 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           3.3894                     1.9782 &  23.9782 r
  la_data_in[6] (net)                                    2   0.2993 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9782 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5268   3.3938   1.0500   1.0362   1.1699 &  25.1481 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0946   1.0500            0.0308 &  25.1789 r
  mprj/buf_i[134] (net)                                  1   0.0050 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.0946   1.0500   0.0053   0.0056 &  25.1845 r
  data arrival time                                                                                                 25.1845

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.7243 &  32.3736 r
  clock reconvergence pessimism                                                                           0.0000    32.3736
  clock uncertainty                                                                                      -0.1000    32.2736
  library setup time                                                                    1.0000           -0.0431    32.2305
  data required time                                                                                                32.2305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2305
  data arrival time                                                                                                -25.1845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1249 
  total derate : arrival time                                                                            -0.0574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1824 

  slack (with derating applied) (MET)                                                                     7.0460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2284 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          3.0775                     1.8039 &  23.8039 r
  la_data_in[19] (net)                                   2   0.2722 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8039 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1312   3.0804   1.0500   1.3576   1.4895 &  25.2934 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1037   1.0500            0.0618 &  25.3552 r
  mprj/buf_i[147] (net)                                  2   0.0152 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0357   0.1037   1.0500   0.0144   0.0153 &  25.3705 r
  data arrival time                                                                                                 25.3705

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9426 &  32.5920 r
  clock reconvergence pessimism                                                                           0.0000    32.5920
  clock uncertainty                                                                                      -0.1000    32.4920
  library setup time                                                                    1.0000           -0.0447    32.4473
  data required time                                                                                                32.4473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4473
  data arrival time                                                                                                -25.3705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2110 

  slack (with derating applied) (MET)                                                                     7.0768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2879 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               4.2387                     2.3746 &  24.3746 r
  io_in[33] (net)                                        2   0.3722 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3746 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1126   4.2626   1.0500   0.8533   1.0971 &  25.4717 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1451   1.0500            0.0281 &  25.4998 r
  mprj/buf_i[225] (net)                                  2   0.0375 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1451   1.0500   0.0000   0.0011 &  25.5009 r
  data arrival time                                                                                                 25.5009

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1204 &  32.7698 r
  clock reconvergence pessimism                                                                           0.0000    32.7698
  clock uncertainty                                                                                      -0.1000    32.6698
  library setup time                                                                    1.0000           -0.0517    32.6181
  data required time                                                                                                32.6181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6181
  data arrival time                                                                                                -25.5009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (MET)                                                                     7.1172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3166 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            3.3338                     1.9071 &  23.9071 r
  wbs_adr_i[0] (net)                                     2   0.2941 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9071 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0876   3.3438   1.0500   0.4396   0.5807 &  24.4878 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1063   1.0500            0.0475 &  24.5352 r
  mprj/buf_i[32] (net)                                   2   0.0141 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0216   0.1063   1.0500   0.0087   0.0093 &  24.5446 r
  data arrival time                                                                                                 24.5446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.1539 &  31.8032 r
  clock reconvergence pessimism                                                                           0.0000    31.8032
  clock uncertainty                                                                                      -0.1000    31.7032
  library setup time                                                                    1.0000           -0.0390    31.6642
  data required time                                                                                                31.6642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6642
  data arrival time                                                                                                -24.5446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0949 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1253 

  slack (with derating applied) (MET)                                                                     7.1197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2449 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.0840                     1.8014 &  23.8014 r
  la_data_in[15] (net)                                   2   0.2722 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8014 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1539   3.0877   1.0500   1.3848   1.5234 &  25.3248 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1133   1.0500            0.0705 &  25.3953 r
  mprj/buf_i[143] (net)                                  2   0.0239 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0234   0.1133   1.0500   0.0095   0.0103 &  25.4056 r
  data arrival time                                                                                                 25.4056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0450 &  32.6943 r
  clock reconvergence pessimism                                                                           0.0000    32.6943
  clock uncertainty                                                                                      -0.1000    32.5943
  library setup time                                                                    1.0000           -0.0465    32.5478
  data required time                                                                                                32.5478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5478
  data arrival time                                                                                                -25.4056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1418 
  total derate : arrival time                                                                            -0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (MET)                                                                     7.1422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3604 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             3.4310                     2.0120 &  24.0120 r
  la_oenb[58] (net)                                      2   0.3038 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0120 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7374   3.4345   1.0500   1.0761   1.2120 &  25.2240 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1587   1.0500            0.0901 &  25.3141 r
  mprj/buf_i[122] (net)                                  2   0.0583 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0895   0.1589   1.0500   0.0365   0.0417 &  25.3558 r
  data arrival time                                                                                                 25.3558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0186 &  32.6680 r
  clock reconvergence pessimism                                                                           0.0000    32.6680
  clock uncertainty                                                                                      -0.1000    32.5680
  library setup time                                                                    1.0000           -0.0537    32.5142
  data required time                                                                                                32.5142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5142
  data arrival time                                                                                                -25.3558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1404 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2044 

  slack (with derating applied) (MET)                                                                     7.1584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3628 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.0936                     1.7628 &  23.7628 r
  wbs_adr_i[5] (net)                                     2   0.2724 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7628 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1208   3.1039   1.0500   0.4481   0.5848 &  24.3477 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1076   1.0500            0.0640 &  24.4117 r
  mprj/buf_i[37] (net)                                   2   0.0184 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1076   1.0500   0.0000   0.0002 &  24.4119 r
  data arrival time                                                                                                 24.4119

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0673 &  31.7167 r
  clock reconvergence pessimism                                                                           0.0000    31.7167
  clock uncertainty                                                                                      -0.1000    31.6167
  library setup time                                                                    1.0000           -0.0375    31.5792
  data required time                                                                                                31.5792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5792
  data arrival time                                                                                                -24.4119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0904 
  total derate : arrival time                                                                            -0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1213 

  slack (with derating applied) (MET)                                                                     7.1672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2885 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           3.2329                     1.8433 &  23.8433 r
  wbs_adr_i[18] (net)                                    2   0.2848 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8433 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0813   3.2434   1.0500   0.8421   0.9969 &  24.8402 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1019   1.0500            0.0492 &  24.8893 r
  mprj/buf_i[50] (net)                                   2   0.0119 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0067   0.1019   1.0500   0.0027   0.0030 &  24.8923 r
  data arrival time                                                                                                 24.8923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5725 &  32.2218 r
  clock reconvergence pessimism                                                                           0.0000    32.2218
  clock uncertainty                                                                                      -0.1000    32.1218
  library setup time                                                                    1.0000           -0.0428    32.0790
  data required time                                                                                                32.0790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0790
  data arrival time                                                                                                -24.8923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1669 

  slack (with derating applied) (MET)                                                                     7.1867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3536 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           3.2369                     1.8472 &  23.8472 r
  wbs_adr_i[13] (net)                                    2   0.2852 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8472 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0598   3.2473   1.0500   0.8349   0.9897 &  24.8369 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   1.0500            0.0420 &  24.8789 r
  mprj/buf_i[45] (net)                                   1   0.0074 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0030   0.0957   1.0500   0.0011   0.0013 &  24.8801 r
  data arrival time                                                                                                 24.8801

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5735 &  32.2228 r
  clock reconvergence pessimism                                                                           0.0000    32.2228
  clock uncertainty                                                                                      -0.1000    32.1228
  library setup time                                                                    1.0000           -0.0423    32.0805
  data required time                                                                                                32.0805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0805
  data arrival time                                                                                                -24.8801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1662 

  slack (with derating applied) (MET)                                                                     7.2004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3666 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               3.1041                     1.7670 &  23.7670 r
  wbs_cyc_i (net)                                        2   0.2732 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7670 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2007   3.1149   1.0500   0.4843   0.6251 &  24.3921 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   1.0500            0.0605 &  24.4526 r
  mprj/buf_i[236] (net)                                  2   0.0156 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1046   1.0500   0.0000   0.0002 &  24.4528 r
  data arrival time                                                                                                 24.4528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1521 &  31.8015 r
  clock reconvergence pessimism                                                                           0.0000    31.8015
  clock uncertainty                                                                                      -0.1000    31.7015
  library setup time                                                                    1.0000           -0.0387    31.6628
  data required time                                                                                                31.6628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6628
  data arrival time                                                                                                -24.4528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0948 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1275 

  slack (with derating applied) (MET)                                                                     7.2100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3375 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             3.0624                     1.7936 &  23.7936 r
  la_oenb[16] (net)                                      2   0.2707 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7936 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1341   3.0653   1.0500   1.3555   1.4879 &  25.2815 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1001   1.0500            0.0589 &  25.3404 r
  mprj/buf_i[80] (net)                                   2   0.0124 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0001   0.1001   1.0500   0.0000   0.0002 &  25.3406 r
  data arrival time                                                                                                 25.3406

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0461 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0444    32.5511
  data required time                                                                                                32.5511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5511
  data arrival time                                                                                                -25.3406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (MET)                                                                     7.2104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4260 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.0815                     1.7555 &  23.7555 r
  wbs_dat_i[6] (net)                                     2   0.2713 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7555 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0980   3.0919   1.0500   0.4371   0.5729 &  24.3284 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1029   1.0500            0.0603 &  24.3887 r
  mprj/buf_i[6] (net)                                    2   0.0143 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1029   1.0500   0.0000   0.0002 &  24.3889 r
  data arrival time                                                                                                 24.3889

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.0988 &  31.7481 r
  clock reconvergence pessimism                                                                           0.0000    31.7481
  clock uncertainty                                                                                      -0.1000    31.6481
  library setup time                                                                    1.0000           -0.0374    31.6107
  data required time                                                                                                31.6107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6107
  data arrival time                                                                                                -24.3889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2218

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0920 
  total derate : arrival time                                                                            -0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1222 

  slack (with derating applied) (MET)                                                                     7.2218 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3440 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.1566                     1.7936 &  23.7936 r
  wbs_dat_i[2] (net)                                     2   0.2777 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7936 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0129   3.1681   1.0500   0.4096   0.5514 &  24.3450 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1024   1.0500            0.0547 &  24.3997 r
  mprj/buf_i[2] (net)                                    2   0.0130 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0171   0.1024   1.0500   0.0068   0.0073 &  24.4070 r
  data arrival time                                                                                                 24.4070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1316 &  31.7810 r
  clock reconvergence pessimism                                                                           0.0000    31.7810
  clock uncertainty                                                                                      -0.1000    31.6810
  library setup time                                                                    1.0000           -0.0380    31.6430
  data required time                                                                                                31.6430
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6430
  data arrival time                                                                                                -24.4070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0937 
  total derate : arrival time                                                                            -0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1229 

  slack (with derating applied) (MET)                                                                     7.2360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3589 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          2.9047                     1.7044 &  23.7044 r
  la_data_in[21] (net)                                   2   0.2570 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7044 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1440   2.9072   1.0500   1.3915   1.5183 &  25.2227 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1012   1.0500            0.0704 &  25.2931 r
  mprj/buf_i[149] (net)                                  2   0.0151 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0257   0.1012   1.0500   0.0103   0.0110 &  25.3041 r
  data arrival time                                                                                                 25.3041

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0416 &  32.6910 r
  clock reconvergence pessimism                                                                           0.0000    32.6910
  clock uncertainty                                                                                      -0.1000    32.5910
  library setup time                                                                    1.0000           -0.0446    32.5464
  data required time                                                                                                32.5464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5464
  data arrival time                                                                                                -25.3041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1416 
  total derate : arrival time                                                                            -0.0762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2178 

  slack (with derating applied) (MET)                                                                     7.2423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4602 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             2.8921                     1.6936 &  23.6936 r
  la_oenb[20] (net)                                      2   0.2555 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6936 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1411   2.8947   1.0500   1.3917   1.5209 &  25.2145 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   1.0500            0.0721 &  25.2866 r
  mprj/buf_i[84] (net)                                   2   0.0162 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0398   0.1021   1.0500   0.0159   0.0169 &  25.3035 r
  data arrival time                                                                                                 25.3035

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0450 &  32.6943 r
  clock reconvergence pessimism                                                                           0.0000    32.6943
  clock uncertainty                                                                                      -0.1000    32.5943
  library setup time                                                                    1.0000           -0.0447    32.5496
  data required time                                                                                                32.5496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5496
  data arrival time                                                                                                -25.3035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1418 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2185 

  slack (with derating applied) (MET)                                                                     7.2461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4646 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           3.1769                     1.8154 &  23.8154 r
  wbs_dat_i[15] (net)                                    2   0.2800 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8154 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0047   3.1865   1.0500   0.8173   0.9658 &  24.7813 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0912   1.0500            0.0409 &  24.8222 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0912   1.0500   0.0000   0.0001 &  24.8223 r
  data arrival time                                                                                                 24.8223

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5712 &  32.2205 r
  clock reconvergence pessimism                                                                           0.0000    32.2205
  clock uncertainty                                                                                      -0.1000    32.1205
  library setup time                                                                    1.0000           -0.0420    32.0785
  data required time                                                                                                32.0785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0785
  data arrival time                                                                                                -24.8223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (MET)                                                                     7.2563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4211 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           2.8662                     1.6429 &  23.6429 r
  wbs_dat_i[20] (net)                                    2   0.2493 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6429 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1484   2.8741   1.0500   0.4591   0.5743 &  24.2172 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   1.0500            0.0769 &  24.2941 r
  mprj/buf_i[20] (net)                                   2   0.0198 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0164   0.1058   1.0500   0.0066   0.0072 &  24.3013 r
  data arrival time                                                                                                 24.3013

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0489 &  31.6982 r
  clock reconvergence pessimism                                                                           0.0000    31.6982
  clock uncertainty                                                                                      -0.1000    31.5982
  library setup time                                                                    1.0000           -0.0370    31.5612
  data required time                                                                                                31.5612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5612
  data arrival time                                                                                                -24.3013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1207 

  slack (with derating applied) (MET)                                                                     7.2599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3806 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             3.0519                     1.7867 &  23.7867 r
  la_oenb[24] (net)                                      2   0.2697 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7867 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1997   3.0548   1.0500   1.4015   1.5364 &  25.3231 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   1.0500            0.0553 &  25.3784 r
  mprj/buf_i[88] (net)                                   2   0.0097 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0095   0.0962   1.0500   0.0037   0.0040 &  25.3824 r
  data arrival time                                                                                                 25.3824

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1615 &  32.8109 r
  clock reconvergence pessimism                                                                           0.0000    32.8109
  clock uncertainty                                                                                      -0.1000    32.7109
  library setup time                                                                    1.0000           -0.0443    32.6666
  data required time                                                                                                32.6666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6666
  data arrival time                                                                                                -25.3824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1479 
  total derate : arrival time                                                                            -0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (MET)                                                                     7.2841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5081 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             2.9694                     1.7376 &  23.7376 r
  la_oenb[22] (net)                                      2   0.2623 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7376 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1465   2.9723   1.0500   1.3830   1.5152 &  25.2528 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1097   1.0500            0.0744 &  25.3272 r
  mprj/buf_i[86] (net)                                   2   0.0221 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0289   0.1097   1.0500   0.0118   0.0128 &  25.3399 r
  data arrival time                                                                                                 25.3399

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1647 &  32.8140 r
  clock reconvergence pessimism                                                                           0.0000    32.8140
  clock uncertainty                                                                                      -0.1000    32.7140
  library setup time                                                                    1.0000           -0.0460    32.6680
  data required time                                                                                                32.6680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6680
  data arrival time                                                                                                -25.3399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2244 

  slack (with derating applied) (MET)                                                                     7.3281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5525 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               3.8073                     2.1564 &  24.1564 r
  io_in[31] (net)                                        2   0.3351 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1564 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2543   3.8218   1.0500   0.8773   1.0727 &  25.2291 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1338   1.0500            0.0444 &  25.2735 r
  mprj/buf_i[223] (net)                                  2   0.0330 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1338   1.0500   0.0000   0.0007 &  25.2743 r
  data arrival time                                                                                                 25.2743

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1185 &  32.7678 r
  clock reconvergence pessimism                                                                           0.0000    32.7678
  clock uncertainty                                                                                      -0.1000    32.6678
  library setup time                                                                    1.0000           -0.0499    32.6179
  data required time                                                                                                32.6179
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6179
  data arrival time                                                                                                -25.2743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1989 

  slack (with derating applied) (MET)                                                                     7.3437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5426 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             3.0342                     1.7777 &  23.7777 r
  la_oenb[27] (net)                                      2   0.2683 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7777 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8474   3.0372   1.0500   1.1998   1.3234 &  25.1011 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1043   1.0500            0.0651 &  25.1662 r
  mprj/buf_i[91] (net)                                   2   0.0163 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0530   0.1043   1.0500   0.0214   0.0227 &  25.1888 r
  data arrival time                                                                                                 25.1888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0362 &  32.6856 r
  clock reconvergence pessimism                                                                           0.0000    32.6856
  clock uncertainty                                                                                      -0.1000    32.5855
  library setup time                                                                    1.0000           -0.0451    32.5405
  data required time                                                                                                32.5405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5405
  data arrival time                                                                                                -25.1888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1413 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2085 

  slack (with derating applied) (MET)                                                                     7.3516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5602 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             2.9669                     1.7362 &  23.7362 r
  la_oenb[23] (net)                                      2   0.2621 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7362 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1298   2.9698   1.0500   1.3736   1.5053 &  25.2415 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1037   1.0500            0.0688 &  25.3103 r
  mprj/buf_i[87] (net)                                   2   0.0167 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1037   1.0500   0.0000   0.0002 &  25.3105 r
  data arrival time                                                                                                 25.3105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1601 &  32.8094 r
  clock reconvergence pessimism                                                                           0.0000    32.8094
  clock uncertainty                                                                                      -0.1000    32.7094
  library setup time                                                                    1.0000           -0.0451    32.6644
  data required time                                                                                                32.6644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6644
  data arrival time                                                                                                -25.3105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1479 
  total derate : arrival time                                                                            -0.0750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (MET)                                                                     7.3538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5766 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           2.9193                     1.6678 &  23.6678 r
  wbs_adr_i[10] (net)                                    2   0.2571 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6678 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9505   2.9282   1.0500   0.3842   0.5060 &  24.1738 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1026   1.0500            0.0704 &  24.2441 r
  mprj/buf_i[42] (net)                                   2   0.0161 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0173   0.1026   1.0500   0.0070   0.0075 &  24.2516 r
  data arrival time                                                                                                 24.2516

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0988 &  31.7481 r
  clock reconvergence pessimism                                                                           0.0000    31.7481
  clock uncertainty                                                                                      -0.1000    31.6481
  library setup time                                                                    1.0000           -0.0374    31.6107
  data required time                                                                                                31.6107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6107
  data arrival time                                                                                                -24.2516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0920 
  total derate : arrival time                                                                            -0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1198 

  slack (with derating applied) (MET)                                                                     7.3591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4789 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            3.0449                     1.7382 &  23.7382 r
  wbs_dat_i[7] (net)                                     2   0.2682 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7382 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2515   3.0542   1.0500   0.5066   0.6393 &  24.3775 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0903   1.0500            0.0487 &  24.4262 r
  mprj/buf_i[7] (net)                                    1   0.0053 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0145   0.0903   1.0500   0.0058   0.0062 &  24.4324 r
  data arrival time                                                                                                 24.4324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3070 &  31.9563 r
  clock reconvergence pessimism                                                                           0.0000    31.9563
  clock uncertainty                                                                                      -0.1000    31.8563
  library setup time                                                                    1.0000           -0.0396    31.8167
  data required time                                                                                                31.8167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8167
  data arrival time                                                                                                -24.4324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1360 

  slack (with derating applied) (MET)                                                                     7.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5203 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              3.1520                     1.8325 &  23.8325 r
  la_oenb[2] (net)                                       2   0.2775 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8325 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4526   3.1571   1.0500   1.0066   1.1377 &  24.9702 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0489 &  25.0191 r
  mprj/buf_i[66] (net)                                   2   0.0089 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0074   0.0966   1.0500   0.0028   0.0031 &  25.0222 r
  data arrival time                                                                                                 25.0222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9175 &  32.5668 r
  clock reconvergence pessimism                                                                           0.0000    32.5668
  clock uncertainty                                                                                      -0.1000    32.4668
  library setup time                                                                    1.0000           -0.0437    32.4231
  data required time                                                                                                32.4231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4231
  data arrival time                                                                                                -25.0222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1917 

  slack (with derating applied) (MET)                                                                     7.4009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5927 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           2.7247                     1.5647 &  23.5647 r
  wbs_adr_i[19] (net)                                    2   0.2393 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5647 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9712   2.7317   1.0500   0.3911   0.4958 &  24.0605 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1009   1.0500            0.0812 &  24.1417 r
  mprj/buf_i[51] (net)                                   2   0.0172 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0208   0.1009   1.0500   0.0085   0.0091 &  24.1508 r
  data arrival time                                                                                                 24.1508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0493 &  31.6987 r
  clock reconvergence pessimism                                                                           0.0000    31.6987
  clock uncertainty                                                                                      -0.1000    31.5987
  library setup time                                                                    1.0000           -0.0363    31.5624
  data required time                                                                                                31.5624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5624
  data arrival time                                                                                                -24.1508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4115

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1173 

  slack (with derating applied) (MET)                                                                     7.4115 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5289 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           3.1281                     1.7857 &  23.7857 r
  wbs_adr_i[17] (net)                                    2   0.2756 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7857 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6884   3.1379   1.0500   0.6899   0.8323 &  24.6181 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   1.0500            0.0464 &  24.6644 r
  mprj/buf_i[49] (net)                                   1   0.0066 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0932   1.0500   0.0000   0.0001 &  24.6645 r
  data arrival time                                                                                                 24.6645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5712 &  32.2205 r
  clock reconvergence pessimism                                                                           0.0000    32.2205
  clock uncertainty                                                                                      -0.1000    32.1205
  library setup time                                                                    1.0000           -0.0421    32.0784
  data required time                                                                                                32.0784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0784
  data arrival time                                                                                                -24.6645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1587 

  slack (with derating applied) (MET)                                                                     7.4139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5726 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          3.2197                     1.8842 &  23.8842 r
  la_data_in[34] (net)                                   2   0.2846 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8842 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7599   3.2231   1.0500   1.1649   1.2948 &  25.1791 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1007   1.0500            0.0491 &  25.2282 r
  mprj/buf_i[162] (net)                                  2   0.0112 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1007   1.0500   0.0000   0.0001 &  25.2283 r
  data arrival time                                                                                                 25.2283

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1539 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0446    32.6586
  data required time                                                                                                32.6586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6586
  data arrival time                                                                                                -25.2283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2115 

  slack (with derating applied) (MET)                                                                     7.4303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6418 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           3.0594                     1.7486 &  23.7486 r
  wbs_adr_i[16] (net)                                    2   0.2696 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7486 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7007   3.0687   1.0500   0.6898   0.8285 &  24.5770 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0956   1.0500            0.0537 &  24.6307 r
  mprj/buf_i[48] (net)                                   2   0.0091 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0074   0.0956   1.0500   0.0028   0.0030 &  24.6338 r
  data arrival time                                                                                                 24.6338

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5697 &  32.2191 r
  clock reconvergence pessimism                                                                           0.0000    32.2191
  clock uncertainty                                                                                      -0.1000    32.1191
  library setup time                                                                    1.0000           -0.0423    32.0768
  data required time                                                                                                32.0768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0768
  data arrival time                                                                                                -24.6338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1589 

  slack (with derating applied) (MET)                                                                     7.4430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6020 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              3.1266                     1.8126 &  23.8126 r
  la_oenb[1] (net)                                       2   0.2748 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8126 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3870   3.1323   1.0500   0.9805   1.1153 &  24.9279 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0952   1.0500            0.0491 &  24.9770 r
  mprj/buf_i[65] (net)                                   2   0.0082 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0952   1.0500   0.0000   0.0001 &  24.9771 r
  data arrival time                                                                                                 24.9771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9176 &  32.5669 r
  clock reconvergence pessimism                                                                           0.0000    32.5669
  clock uncertainty                                                                                      -0.1000    32.4669
  library setup time                                                                    1.0000           -0.0436    32.4233
  data required time                                                                                                32.4233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4233
  data arrival time                                                                                                -24.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1906 

  slack (with derating applied) (MET)                                                                     7.4462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6368 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            3.0034                     1.7130 &  23.7130 r
  wbs_dat_i[8] (net)                                     2   0.2644 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7130 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0573   3.0130   1.0500   0.4263   0.5551 &  24.2681 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1055   1.0500            0.0677 &  24.3358 r
  mprj/buf_i[8] (net)                                    2   0.0177 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0405   0.1055   1.0500   0.0163   0.0173 &  24.3532 r
  data arrival time                                                                                                 24.3532

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3074 &  31.9567 r
  clock reconvergence pessimism                                                                           0.0000    31.9567
  clock uncertainty                                                                                      -0.1000    31.8567
  library setup time                                                                    1.0000           -0.0410    31.8157
  data required time                                                                                                31.8157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8157
  data arrival time                                                                                                -24.3532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1335 

  slack (with derating applied) (MET)                                                                     7.4626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5960 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             3.4868                     2.0355 &  24.0355 r
  la_oenb[36] (net)                                      2   0.3080 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0355 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3724   3.4909   1.0500   0.9662   1.0976 &  25.1331 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   1.0500            0.0416 &  25.1747 r
  mprj/buf_i[100] (net)                                  2   0.0154 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0457   0.1098   1.0500   0.0184   0.0195 &  25.1941 r
  data arrival time                                                                                                 25.1941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1551 &  32.8045 r
  clock reconvergence pessimism                                                                           0.0000    32.8045
  clock uncertainty                                                                                      -0.1000    32.7045
  library setup time                                                                    1.0000           -0.0460    32.6584
  data required time                                                                                                32.6584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6584
  data arrival time                                                                                                -25.1941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (MET)                                                                     7.4643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6671 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           2.6686                     1.5430 &  23.5430 r
  wbs_adr_i[20] (net)                                    2   0.2338 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5430 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8422   2.6754   1.0500   0.3408   0.4379 &  23.9809 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1026   1.0500            0.0864 &  24.0673 r
  mprj/buf_i[52] (net)                                   2   0.0195 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0120   0.1026   1.0500   0.0048   0.0053 &  24.0726 r
  data arrival time                                                                                                 24.0726

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0488 &  31.6982 r
  clock reconvergence pessimism                                                                           0.0000    31.6982
  clock uncertainty                                                                                      -0.1000    31.5982
  library setup time                                                                    1.0000           -0.0366    31.5616
  data required time                                                                                                31.5616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5616
  data arrival time                                                                                                -24.0726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1146 

  slack (with derating applied) (MET)                                                                     7.4890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6036 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            2.9334                     1.6734 &  23.6734 r
  wbs_adr_i[4] (net)                                     2   0.2582 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6734 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6253   2.9429   1.0500   0.2541   0.3738 &  24.0472 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1123   1.0500            0.0787 &  24.1259 r
  mprj/buf_i[36] (net)                                   2   0.0249 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0315   0.1123   1.0500   0.0128   0.0139 &  24.1398 r
  data arrival time                                                                                                 24.1398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.1222 &  31.7716 r
  clock reconvergence pessimism                                                                           0.0000    31.7716
  clock uncertainty                                                                                      -0.1000    31.6716
  library setup time                                                                    1.0000           -0.0393    31.6323
  data required time                                                                                                31.6323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6323
  data arrival time                                                                                                -24.1398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0932 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1154 

  slack (with derating applied) (MET)                                                                     7.4925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6080 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.0120                     1.7189 &  23.7189 r
  wbs_adr_i[6] (net)                                     2   0.2652 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7189 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4934   3.0216   1.0500   0.1999   0.3182 &  24.0371 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1084   1.0500            0.0700 &  24.1071 r
  mprj/buf_i[38] (net)                                   2   0.0202 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1084   1.0500   0.0000   0.0003 &  24.1074 r
  data arrival time                                                                                                 24.1074

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0927 &  31.7420 r
  clock reconvergence pessimism                                                                           0.0000    31.7420
  clock uncertainty                                                                                      -0.1000    31.6420
  library setup time                                                                    1.0000           -0.0381    31.6039
  data required time                                                                                                31.6039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6039
  data arrival time                                                                                                -24.1074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0917 
  total derate : arrival time                                                                            -0.0185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1102 

  slack (with derating applied) (MET)                                                                     7.4965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6067 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            2.9166                     1.6644 &  23.6644 r
  wbs_dat_i[1] (net)                                     2   0.2568 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6644 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.7013   2.9258   1.0500   0.2860   0.4062 &  24.0707 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0958   1.0500            0.0634 &  24.1341 r
  mprj/buf_i[1] (net)                                    2   0.0107 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0103   0.0958   1.0500   0.0040   0.0044 &  24.1385 r
  data arrival time                                                                                                 24.1385

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1341 &  31.7835 r
  clock reconvergence pessimism                                                                           0.0000    31.7835
  clock uncertainty                                                                                      -0.1000    31.6835
  library setup time                                                                    1.0000           -0.0375    31.6460
  data required time                                                                                                31.6460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6460
  data arrival time                                                                                                -24.1385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0939 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1164 

  slack (with derating applied) (MET)                                                                     7.5075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6239 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           2.6435                     1.5213 &  23.5213 r
  wbs_dat_i[21] (net)                                    2   0.2332 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5213 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8312   2.6503   1.0500   0.3364   0.4336 &  23.9549 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0978   1.0500            0.0835 &  24.0384 r
  mprj/buf_i[21] (net)                                   2   0.0154 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0100   0.0978   1.0500   0.0039   0.0043 &  24.0427 r
  data arrival time                                                                                                 24.0427

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0492 &  31.6986 r
  clock reconvergence pessimism                                                                           0.0000    31.6986
  clock uncertainty                                                                                      -0.1000    31.5986
  library setup time                                                                    1.0000           -0.0361    31.5625
  data required time                                                                                                31.5625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5625
  data arrival time                                                                                                -24.0427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1142 

  slack (with derating applied) (MET)                                                                     7.5198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6340 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          2.9532                     1.7191 &  23.7191 r
  la_data_in[13] (net)                                   2   0.2600 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7191 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6712   2.9575   1.0500   1.1132   1.2408 &  24.9599 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1031   1.0500            0.0690 &  25.0289 r
  mprj/buf_i[141] (net)                                  2   0.0163 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0039   0.1031   1.0500   0.0015   0.0018 &  25.0307 r
  data arrival time                                                                                                 25.0307

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0461 &  32.6954 r
  clock reconvergence pessimism                                                                           0.0000    32.6954
  clock uncertainty                                                                                      -0.1000    32.5954
  library setup time                                                                    1.0000           -0.0449    32.5505
  data required time                                                                                                32.5505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5505
  data arrival time                                                                                                -25.0307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2043 

  slack (with derating applied) (MET)                                                                     7.5199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7242 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               3.8828                     2.1867 &  24.1867 r
  io_in[32] (net)                                        2   0.3412 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1867 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5733   3.9009   1.0500   0.6364   0.8383 &  25.0249 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1370   1.0500            0.0427 &  25.0676 r
  mprj/buf_i[224] (net)                                  2   0.0349 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0053   0.1370   1.0500   0.0020   0.0029 &  25.0705 r
  data arrival time                                                                                                 25.0705

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1207 &  32.7701 r
  clock reconvergence pessimism                                                                           0.0000    32.7701
  clock uncertainty                                                                                      -0.1000    32.6701
  library setup time                                                                    1.0000           -0.0504    32.6197
  data required time                                                                                                32.6197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6197
  data arrival time                                                                                                -25.0705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1879 

  slack (with derating applied) (MET)                                                                     7.5492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7371 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               3.2348                     1.8884 &  23.8884 r
  io_in[15] (net)                                        2   0.2856 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8884 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6684   3.2386   1.0500   0.2732   0.3642 &  24.2526 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   1.0500            0.0839 &  24.3365 r
  mprj/buf_i[207] (net)                                  2   0.0438 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1368   1.0500   0.0000   0.0014 &  24.3379 r
  data arrival time                                                                                                 24.3379

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4170 &  32.0664 r
  clock reconvergence pessimism                                                                           0.0000    32.0664
  clock uncertainty                                                                                      -0.1000    31.9664
  library setup time                                                                    1.0000           -0.0469    31.9195
  data required time                                                                                                31.9195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9195
  data arrival time                                                                                                -24.3379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1088 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1302 

  slack (with derating applied) (MET)                                                                     7.5816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7118 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           2.9090                     1.6654 &  23.6654 r
  wbs_adr_i[22] (net)                                    2   0.2563 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6654 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5131   2.9172   1.0500   0.6186   0.7438 &  24.4092 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0998   1.0500            0.0684 &  24.4776 r
  mprj/buf_i[54] (net)                                   2   0.0138 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0133   0.0998   1.0500   0.0053   0.0057 &  24.4834 r
  data arrival time                                                                                                 24.4834

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5734 &  32.2227 r
  clock reconvergence pessimism                                                                           0.0000    32.2227
  clock uncertainty                                                                                      -0.1000    32.1227
  library setup time                                                                    1.0000           -0.0425    32.0802
  data required time                                                                                                32.0802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0802
  data arrival time                                                                                                -24.4834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1559 

  slack (with derating applied) (MET)                                                                     7.5969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7528 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            2.7955                     1.5989 &  23.5989 r
  wbs_dat_i[3] (net)                                     2   0.2463 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5989 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5717   2.8040   1.0500   0.2320   0.3430 &  23.9419 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0947   1.0500            0.0702 &  24.0121 r
  mprj/buf_i[3] (net)                                    2   0.0112 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0107   0.0947   1.0500   0.0042   0.0046 &  24.0167 r
  data arrival time                                                                                                 24.0167

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1169 &  31.7662 r
  clock reconvergence pessimism                                                                           0.0000    31.7662
  clock uncertainty                                                                                      -0.1000    31.6662
  library setup time                                                                    1.0000           -0.0371    31.6291
  data required time                                                                                                31.6291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6291
  data arrival time                                                                                                -24.0167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0930 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1129 

  slack (with derating applied) (MET)                                                                     7.6125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7253 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          2.9372                     1.7145 &  23.7145 r
  la_data_in[10] (net)                                   2   0.2590 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7145 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1924   2.9409   1.0500   0.8997   1.0123 &  24.7268 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   1.0500            0.0715 &  24.7983 r
  mprj/buf_i[138] (net)                                  2   0.0178 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0123   0.1046   1.0500   0.0049   0.0054 &  24.8037 r
  data arrival time                                                                                                 24.8037

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9165 &  32.5658 r
  clock reconvergence pessimism                                                                           0.0000    32.5658
  clock uncertainty                                                                                      -0.1000    32.4658
  library setup time                                                                    1.0000           -0.0446    32.4212
  data required time                                                                                                32.4212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4212
  data arrival time                                                                                                -24.8037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1350 
  total derate : arrival time                                                                            -0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1869 

  slack (with derating applied) (MET)                                                                     7.6174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8043 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           2.9290                     1.6828 &  23.6828 r
  wbs_dat_i[24] (net)                                    2   0.2584 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6828 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4653   2.9363   1.0500   0.5948   0.7139 &  24.3968 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   1.0500            0.0519 &  24.4487 r
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   1.0500   0.0000   0.0000 &  24.4487 r
  data arrival time                                                                                                 24.4487

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5745 &  32.2238 r
  clock reconvergence pessimism                                                                           0.0000    32.2238
  clock uncertainty                                                                                      -0.1000    32.1238
  library setup time                                                                    1.0000           -0.0417    32.0821
  data required time                                                                                                32.0821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0821
  data arrival time                                                                                                -24.4487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1535 

  slack (with derating applied) (MET)                                                                     7.6334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7869 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           3.2050                     1.8456 &  23.8456 r
  la_data_in[8] (net)                                    2   0.2832 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8456 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0103   3.2123   1.0500   0.7611   0.8952 &  24.7408 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0945   1.0500            0.0429 &  24.7837 r
  mprj/buf_i[136] (net)                                  1   0.0068 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0235   0.0945   1.0500   0.0096   0.0101 &  24.7938 r
  data arrival time                                                                                                 24.7938

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9405 &  32.5898 r
  clock reconvergence pessimism                                                                           0.0000    32.5898
  clock uncertainty                                                                                      -0.1000    32.4898
  library setup time                                                                    1.0000           -0.0438    32.4460
  data required time                                                                                                32.4460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4460
  data arrival time                                                                                                -24.7938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1363 
  total derate : arrival time                                                                            -0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1815 

  slack (with derating applied) (MET)                                                                     7.6523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8337 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               3.9450                     2.2118 &  24.2118 r
  io_in[34] (net)                                        2   0.3463 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2118 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0283   3.9662   1.0500   0.4192   0.6291 &  24.8409 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1645   1.0500            0.0613 &  24.9022 r
  mprj/buf_i[226] (net)                                  2   0.0558 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0287   0.1648   1.0500   0.0116   0.0164 &  24.9186 r
  data arrival time                                                                                                 24.9186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0963 &  32.7457 r
  clock reconvergence pessimism                                                                           0.0000    32.7457
  clock uncertainty                                                                                      -0.1000    32.6457
  library setup time                                                                    1.0000           -0.0549    32.5907
  data required time                                                                                                32.5907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5907
  data arrival time                                                                                                -24.9186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1445 
  total derate : arrival time                                                                            -0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1782 

  slack (with derating applied) (MET)                                                                     7.6722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8504 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            2.7411                     1.5671 &  23.5671 r
  wbs_sel_i[3] (net)                                     2   0.2404 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5671 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4528   2.7491   1.0500   0.1822   0.2886 &  23.8556 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   1.0500            0.0796 &  23.9352 r
  mprj/buf_i[233] (net)                                  2   0.0164 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1003   1.0500   0.0000   0.0002 &  23.9354 r
  data arrival time                                                                                                 23.9354

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1187 &  31.7680 r
  clock reconvergence pessimism                                                                           0.0000    31.7680
  clock uncertainty                                                                                      -0.1000    31.6680
  library setup time                                                                    1.0000           -0.0375    31.6306
  data required time                                                                                                31.6306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6306
  data arrival time                                                                                                -23.9354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0931 
  total derate : arrival time                                                                            -0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1106 

  slack (with derating applied) (MET)                                                                     7.6952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8058 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            2.7405                     1.5650 &  23.5650 r
  wbs_dat_i[5] (net)                                     2   0.2403 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5650 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.2744   2.7488   1.0500   0.1107   0.2142 &  23.7792 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0997   1.0500            0.0790 &  23.8582 r
  mprj/buf_i[5] (net)                                    2   0.0159 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0037   0.0997   1.0500   0.0014   0.0017 &  23.8599 r
  data arrival time                                                                                                 23.8599

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.0643 &  31.7136 r
  clock reconvergence pessimism                                                                           0.0000    31.7136
  clock uncertainty                                                                                      -0.1000    31.6136
  library setup time                                                                    1.0000           -0.0363    31.5773
  data required time                                                                                                31.5773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5773
  data arrival time                                                                                                -23.8599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0902 
  total derate : arrival time                                                                            -0.0140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1042 

  slack (with derating applied) (MET)                                                                     7.7174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8216 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           2.9241                     1.6726 &  23.6726 r
  wbs_dat_i[17] (net)                                    2   0.2576 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6726 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1793   2.9324   1.0500   0.4700   0.5929 &  24.2655 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1027   1.0500            0.0702 &  24.3358 r
  mprj/buf_i[17] (net)                                   2   0.0162 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0243   0.1027   1.0500   0.0099   0.0106 &  24.3464 r
  data arrival time                                                                                                 24.3464

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5843 &  32.2337 r
  clock reconvergence pessimism                                                                           0.0000    32.2337
  clock uncertainty                                                                                      -0.1000    32.1337
  library setup time                                                                    1.0000           -0.0430    32.0906
  data required time                                                                                                32.0906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0906
  data arrival time                                                                                                -24.3464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1176 
  total derate : arrival time                                                                            -0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1496 

  slack (with derating applied) (MET)                                                                     7.7443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8939 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              3.2063                     1.8700 &  23.8700 r
  la_oenb[9] (net)                                       2   0.2828 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8700 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4590   3.2105   1.0500   0.6158   0.7232 &  24.5932 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   1.0500            0.0548 &  24.6481 r
  mprj/buf_i[73] (net)                                   2   0.0147 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0049   0.1051   1.0500   0.0019   0.0022 &  24.6502 r
  data arrival time                                                                                                 24.6502

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9158 &  32.5651 r
  clock reconvergence pessimism                                                                           0.0000    32.5651
  clock uncertainty                                                                                      -0.1000    32.4651
  library setup time                                                                    1.0000           -0.0447    32.4204
  data required time                                                                                                32.4204
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4204
  data arrival time                                                                                                -24.6502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1350 
  total derate : arrival time                                                                            -0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     7.7702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9424 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          2.9824                     1.7316 &  23.7316 r
  la_data_in[35] (net)                                   2   0.2622 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7316 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3041   2.9874   1.0500   0.9353   1.0596 &  24.7912 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0933   1.0500            0.0565 &  24.8477 r
  mprj/buf_i[163] (net)                                  2   0.0082 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0933   1.0500   0.0000   0.0001 &  24.8478 r
  data arrival time                                                                                                 24.8478

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1539 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0441    32.6591
  data required time                                                                                                32.6591
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6591
  data arrival time                                                                                                -24.8478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2007 

  slack (with derating applied) (MET)                                                                     7.8113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0120 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             3.0817                     1.7973 &  23.7973 r
  la_oenb[61] (net)                                      2   0.2718 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7973 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4364   3.0860   1.0500   0.5803   0.6917 &  24.4890 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1553   1.0500            0.1071 &  24.5961 r
  mprj/buf_i[125] (net)                                  2   0.0595 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1557   1.0500   0.0000   0.0043 &  24.6004 r
  data arrival time                                                                                                 24.6004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9168 &  32.5661 r
  clock reconvergence pessimism                                                                           0.0000    32.5661
  clock uncertainty                                                                                      -0.1000    32.4661
  library setup time                                                                    1.0000           -0.0527    32.4134
  data required time                                                                                                32.4134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4134
  data arrival time                                                                                                -24.6004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1733 

  slack (with derating applied) (MET)                                                                     7.8130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9863 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           3.0643                     1.7572 &  23.7572 r
  wbs_dat_i[28] (net)                                    2   0.2703 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7572 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0854   3.0724   1.0500   0.4229   0.5408 &  24.2980 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0873   1.0500            0.0441 &  24.3422 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0873   1.0500   0.0000   0.0000 &  24.3422 r
  data arrival time                                                                                                 24.3422

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6583 &  32.3077 r
  clock reconvergence pessimism                                                                           0.0000    32.3077
  clock uncertainty                                                                                      -0.1000    32.2077
  library setup time                                                                    1.0000           -0.0424    32.1653
  data required time                                                                                                32.1653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1653
  data arrival time                                                                                                -24.3422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1215 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     7.8231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9724 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               2.6883                     1.5424 &  23.5424 r
  wbs_stb_i (net)                                        2   0.2369 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5424 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1991   2.6965   1.0500   0.0760   0.1716 &  23.7141 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1026   1.0500            0.0850 &  23.7990 r
  mprj/buf_i[235] (net)                                  2   0.0192 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0487   0.1026   1.0500   0.0199   0.0211 &  23.8201 r
  data arrival time                                                                                                 23.8201

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.1482 &  31.7975 r
  clock reconvergence pessimism                                                                           0.0000    31.7975
  clock uncertainty                                                                                      -0.1000    31.6975
  library setup time                                                                    1.0000           -0.0383    31.6592
  data required time                                                                                                31.6592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6592
  data arrival time                                                                                                -23.8201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0946 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1078 

  slack (with derating applied) (MET)                                                                     7.8390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9469 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           2.7861                     1.5970 &  23.5970 r
  wbs_adr_i[14] (net)                                    2   0.2457 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5970 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0116   2.7938   1.0500   0.4087   0.5209 &  24.1179 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1005   1.0500            0.0769 &  24.1948 r
  mprj/buf_i[46] (net)                                   2   0.0160 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0076   0.1005   1.0500   0.0029   0.0032 &  24.1980 r
  data arrival time                                                                                                 24.1980

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5303 &  32.1796 r
  clock reconvergence pessimism                                                                           0.0000    32.1796
  clock uncertainty                                                                                      -0.1000    32.0796
  library setup time                                                                    1.0000           -0.0423    32.0373
  data required time                                                                                                32.0373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0373
  data arrival time                                                                                                -24.1980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1147 
  total derate : arrival time                                                                            -0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1433 

  slack (with derating applied) (MET)                                                                     7.8393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9826 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           2.5755                     1.4788 &  23.4788 r
  wbs_dat_i[11] (net)                                    2   0.2269 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4788 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0743   2.5826   1.0500   0.0291   0.1154 &  23.5942 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0890   1.0500            0.0787 &  23.6728 r
  mprj/buf_i[11] (net)                                   2   0.0093 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0890   1.0500   0.0000   0.0001 &  23.6729 r
  data arrival time                                                                                                 23.6729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0102 &  31.6596 r
  clock reconvergence pessimism                                                                           0.0000    31.6596
  clock uncertainty                                                                                      -0.1000    31.5596
  library setup time                                                                    1.0000           -0.0348    31.5248
  data required time                                                                                                31.5248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5248
  data arrival time                                                                                                -23.6729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0873 
  total derate : arrival time                                                                            -0.0092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0966 

  slack (with derating applied) (MET)                                                                     7.8519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9485 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           2.7583                     1.5803 &  23.5803 r
  wbs_adr_i[28] (net)                                    2   0.2421 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5803 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2362   2.7660   1.0500   0.4949   0.6082 &  24.1885 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   1.0500            0.0635 &  24.2521 r
  mprj/buf_i[60] (net)                                   1   0.0053 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0051   0.0863   1.0500   0.0019   0.0021 &  24.2541 r
  data arrival time                                                                                                 24.2541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6587 &  32.3081 r
  clock reconvergence pessimism                                                                           0.0000    32.3081
  clock uncertainty                                                                                      -0.1000    32.2081
  library setup time                                                                    1.0000           -0.0423    32.1658
  data required time                                                                                                32.1658
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1658
  data arrival time                                                                                                -24.2541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1215 
  total derate : arrival time                                                                            -0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1536 

  slack (with derating applied) (MET)                                                                     7.9116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0652 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                2.7070                     1.5526 &  23.5526 r
  io_in[8] (net)                                         2   0.2376 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.5526 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7105   2.7139   1.0500   0.2895   0.3908 &  23.9434 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1261   1.0500            0.1061 &  24.0495 r
  mprj/buf_i[200] (net)                                  2   0.0409 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.1261   1.0500   0.0064   0.0078 &  24.0573 r
  data arrival time                                                                                                 24.0573

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4882 &  32.1376 r
  clock reconvergence pessimism                                                                           0.0000    32.1376
  clock uncertainty                                                                                      -0.1000    32.0376
  library setup time                                                                    1.0000           -0.0459    31.9916
  data required time                                                                                                31.9916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9916
  data arrival time                                                                                                -24.0573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1125 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1365 

  slack (with derating applied) (MET)                                                                     7.9343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0708 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            2.6017                     1.4955 &  23.4955 r
  wbs_adr_i[3] (net)                                     2   0.2294 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4955 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0585   2.6088   1.0500   0.0226   0.1093 &  23.6049 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0895   1.0500            0.0775 &  23.6824 r
  mprj/buf_i[35] (net)                                   2   0.0094 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0111   0.0895   1.0500   0.0044   0.0047 &  23.6871 r
  data arrival time                                                                                                 23.6871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.1204 &  31.7698 r
  clock reconvergence pessimism                                                                           0.0000    31.7698
  clock uncertainty                                                                                      -0.1000    31.6698
  library setup time                                                                    1.0000           -0.0369    31.6329
  data required time                                                                                                31.6329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6329
  data arrival time                                                                                                -23.6871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0931 
  total derate : arrival time                                                                            -0.0091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1023 

  slack (with derating applied) (MET)                                                                     7.9458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0481 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                2.9457                     1.6811 &  23.6811 r
  io_in[7] (net)                                         2   0.2593 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6811 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2924   2.9541   1.0500   0.1183   0.2266 &  23.9077 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1370   1.0500            0.0988 &  24.0065 r
  mprj/buf_i[199] (net)                                  2   0.0453 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0156   0.1372   1.0500   0.0062   0.0095 &  24.0160 r
  data arrival time                                                                                                 24.0160

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4603 &  32.1097 r
  clock reconvergence pessimism                                                                           0.0000    32.1097
  clock uncertainty                                                                                      -0.1000    32.0097
  library setup time                                                                    1.0000           -0.0474    31.9622
  data required time                                                                                                31.9622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9622
  data arrival time                                                                                                -24.0160
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1110 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1270 

  slack (with derating applied) (MET)                                                                     7.9462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0732 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            2.6538                     1.5232 &  23.5232 r
  wbs_dat_i[0] (net)                                     2   0.2339 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5232 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.6614   1.0500   0.0000   0.0901 &  23.6133 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0985   1.0500            0.0834 &  23.6967 r
  mprj/buf_i[0] (net)                                    2   0.0159 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0102   0.0985   1.0500   0.0039   0.0043 &  23.7011 r
  data arrival time                                                                                                 23.7011

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.1556 &  31.8050 r
  clock reconvergence pessimism                                                                           0.0000    31.8050
  clock uncertainty                                                                                      -0.1000    31.7050
  library setup time                                                                    1.0000           -0.0380    31.6669
  data required time                                                                                                31.6669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.6669
  data arrival time                                                                                                -23.7011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0950 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1035 

  slack (with derating applied) (MET)                                                                     7.9659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0694 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           2.6725                     1.5479 &  23.5479 r
  la_data_in[1] (net)                                    2   0.2343 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5479 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2648   2.6787   1.0500   0.4973   0.5986 &  24.1465 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0872   1.0500            0.0703 &  24.2168 r
  mprj/buf_i[129] (net)                                  1   0.0069 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0872   1.0500   0.0000   0.0001 &  24.2169 r
  data arrival time                                                                                                 24.2169

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.6925 &  32.3419 r
  clock reconvergence pessimism                                                                           0.0000    32.3419
  clock uncertainty                                                                                      -0.1000    32.2419
  library setup time                                                                    1.0000           -0.0425    32.1993
  data required time                                                                                                32.1993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1993
  data arrival time                                                                                                -24.2169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1551 

  slack (with derating applied) (MET)                                                                     7.9824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1375 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           2.7141                     1.5589 &  23.5589 r
  wbs_adr_i[21] (net)                                    2   0.2384 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5589 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8286   2.7208   1.0500   0.3338   0.4345 &  23.9933 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0993   1.0500            0.0804 &  24.0737 r
  mprj/buf_i[53] (net)                                   2   0.0158 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0251   0.0993   1.0500   0.0100   0.0107 &  24.0844 r
  data arrival time                                                                                                 24.0844

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5735 &  32.2228 r
  clock reconvergence pessimism                                                                           0.0000    32.2228
  clock uncertainty                                                                                      -0.1000    32.1228
  library setup time                                                                    1.0000           -0.0425    32.0804
  data required time                                                                                                32.0804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0804
  data arrival time                                                                                                -24.0844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1420 

  slack (with derating applied) (MET)                                                                     7.9959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1379 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               2.3934                     1.3894 &  23.3894 r
  io_in[10] (net)                                        2   0.2099 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3894 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7722   2.3975   1.0500   0.3069   0.3828 &  23.7722 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1244   1.0500            0.1239 &  23.8961 r
  mprj/buf_i[202] (net)                                  2   0.0437 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.1244   1.0500   0.0051   0.0066 &  23.9027 r
  data arrival time                                                                                                 23.9027

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4152 &  32.0645 r
  clock reconvergence pessimism                                                                           0.0000    32.0645
  clock uncertainty                                                                                      -0.1000    31.9645
  library setup time                                                                    1.0000           -0.0450    31.9196
  data required time                                                                                                31.9196
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9196
  data arrival time                                                                                                -23.9027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1087 
  total derate : arrival time                                                                            -0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1331 

  slack (with derating applied) (MET)                                                                     8.0168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1500 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            2.6604                     1.5252 &  23.5252 r
  wbs_adr_i[7] (net)                                     2   0.2344 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5252 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2516   2.6683   1.0500   0.0981   0.1935 &  23.7188 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0931   1.0500            0.0774 &  23.7962 r
  mprj/buf_i[39] (net)                                   2   0.0114 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0931   1.0500   0.0000   0.0001 &  23.7963 r
  data arrival time                                                                                                 23.7963

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3077 &  31.9570 r
  clock reconvergence pessimism                                                                           0.0000    31.9570
  clock uncertainty                                                                                      -0.1000    31.8570
  library setup time                                                                    1.0000           -0.0398    31.8173
  data required time                                                                                                31.8173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8173
  data arrival time                                                                                                -23.7963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1159 

  slack (with derating applied) (MET)                                                                     8.0210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1369 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.3349                     1.3514 &  23.3514 r
  wbs_dat_i[19] (net)                                    2   0.2044 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3514 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0308   2.3400   1.0500   0.0122   0.0808 &  23.4321 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0934   1.0500            0.0990 &  23.5311 r
  mprj/buf_i[19] (net)                                   2   0.0155 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0076   0.0934   1.0500   0.0029   0.0033 &  23.5344 r
  data arrival time                                                                                                 23.5344

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.0492 &  31.6986 r
  clock reconvergence pessimism                                                                           0.0000    31.6986
  clock uncertainty                                                                                      -0.1000    31.5986
  library setup time                                                                    1.0000           -0.0358    31.5627
  data required time                                                                                                31.5627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.5627
  data arrival time                                                                                                -23.5344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0894 
  total derate : arrival time                                                                            -0.0087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0981 

  slack (with derating applied) (MET)                                                                     8.0283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1265 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           2.7856                     1.5994 &  23.5994 r
  wbs_adr_i[15] (net)                                    2   0.2458 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5994 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6478   2.7929   1.0500   0.2635   0.3671 &  23.9665 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0859   1.0500            0.0613 &  24.0278 r
  mprj/buf_i[47] (net)                                   1   0.0047 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0859   1.0500   0.0000   0.0001 &  24.0279 r
  data arrival time                                                                                                 24.0279

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5518 &  32.2012 r
  clock reconvergence pessimism                                                                           0.0000    32.2012
  clock uncertainty                                                                                      -0.1000    32.1012
  library setup time                                                                    1.0000           -0.0416    32.0596
  data required time                                                                                                32.0596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0596
  data arrival time                                                                                                -24.0279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1159 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1363 

  slack (with derating applied) (MET)                                                                     8.0317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1680 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           2.8925                     1.6615 &  23.6615 r
  wbs_dat_i[13] (net)                                    2   0.2541 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6615 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4236   2.9001   1.0500   0.1716   0.2738 &  23.9353 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   1.0500            0.0718 &  24.0071 r
  mprj/buf_i[13] (net)                                   2   0.0162 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0179   0.1022   1.0500   0.0073   0.0078 &  24.0149 r
  data arrival time                                                                                                 24.0149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5718 &  32.2211 r
  clock reconvergence pessimism                                                                           0.0000    32.2211
  clock uncertainty                                                                                      -0.1000    32.1211
  library setup time                                                                    1.0000           -0.0428    32.0783
  data required time                                                                                                32.0783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0783
  data arrival time                                                                                                -24.0149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1337 

  slack (with derating applied) (MET)                                                                     8.0633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1971 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           2.8823                     1.6544 &  23.6544 r
  wbs_dat_i[14] (net)                                    2   0.2531 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6544 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3633   2.8902   1.0500   0.1464   0.2495 &  23.9039 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0597 &  23.9636 r
  mprj/buf_i[14] (net)                                   1   0.0070 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   1.0500   0.0000   0.0001 &  23.9637 r
  data arrival time                                                                                                 23.9637

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5197 &  32.1690 r
  clock reconvergence pessimism                                                                           0.0000    32.1690
  clock uncertainty                                                                                      -0.1000    32.0690
  library setup time                                                                    1.0000           -0.0416    32.0274
  data required time                                                                                                32.0274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0274
  data arrival time                                                                                                -23.9637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1142 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1289 

  slack (with derating applied) (MET)                                                                     8.0637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1926 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              2.9932                     1.7450 &  23.7450 r
  la_oenb[7] (net)                                       2   0.2638 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.7450 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1183   2.9974   1.0500   0.4633   0.5604 &  24.3054 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0916   1.0500            0.0540 &  24.3594 r
  mprj/buf_i[71] (net)                                   1   0.0069 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0916   1.0500   0.0000   0.0001 &  24.3595 r
  data arrival time                                                                                                 24.3595

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9179 &  32.5672 r
  clock reconvergence pessimism                                                                           0.0000    32.5672
  clock uncertainty                                                                                      -0.1000    32.4672
  library setup time                                                                    1.0000           -0.0435    32.4237
  data required time                                                                                                32.4237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4237
  data arrival time                                                                                                -24.3595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1644 

  slack (with derating applied) (MET)                                                                     8.0642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2286 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           2.7876                     1.6146 &  23.6146 r
  wbs_adr_i[24] (net)                                    2   0.2443 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6146 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6326   2.7944   1.0500   0.2525   0.3450 &  23.9596 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0833   1.0500            0.0584 &  24.0179 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0833   1.0500   0.0000   0.0000 &  24.0179 r
  data arrival time                                                                                                 24.0179

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5745 &  32.2238 r
  clock reconvergence pessimism                                                                           0.0000    32.2238
  clock uncertainty                                                                                      -0.1000    32.1238
  library setup time                                                                    1.0000           -0.0416    32.0823
  data required time                                                                                                32.0823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0823
  data arrival time                                                                                                -24.0179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1362 

  slack (with derating applied) (MET)                                                                     8.0643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2006 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           2.5880                     1.4971 &  23.4971 r
  wbs_dat_i[22] (net)                                    2   0.2267 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4971 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7603   2.5942   1.0500   0.3085   0.3995 &  23.8965 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0923   1.0500            0.0814 &  23.9779 r
  mprj/buf_i[22] (net)                                   2   0.0116 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0923   1.0500   0.0000   0.0001 &  23.9781 r
  data arrival time                                                                                                 23.9781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5736 &  32.2230 r
  clock reconvergence pessimism                                                                           0.0000    32.2230
  clock uncertainty                                                                                      -0.1000    32.1230
  library setup time                                                                    1.0000           -0.0421    32.0809
  data required time                                                                                                32.0809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0809
  data arrival time                                                                                                -23.9781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1399 

  slack (with derating applied) (MET)                                                                     8.1028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2427 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                2.5858                     1.4971 &  23.4971 r
  io_in[9] (net)                                         2   0.2266 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.4971 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2593   2.5912   1.0500   0.1049   0.1840 &  23.6811 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   1.0500            0.1184 &  23.7995 r
  mprj/buf_i[201] (net)                                  2   0.0474 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0231   0.1313   1.0500   0.0093   0.0111 &  23.8106 r
  data arrival time                                                                                                 23.8106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4152 &  32.0645 r
  clock reconvergence pessimism                                                                           0.0000    32.0645
  clock uncertainty                                                                                      -0.1000    31.9645
  library setup time                                                                    1.0000           -0.0460    31.9185
  data required time                                                                                                31.9185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9185
  data arrival time                                                                                                -23.8106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1087 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1236 

  slack (with derating applied) (MET)                                                                     8.1079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2315 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             2.3138                     1.3527 &  23.3527 r
  la_oenb[15] (net)                                      2   0.2037 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3527 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1286   2.3165   1.0500   0.8747   0.9684 &  24.3211 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0936   1.0500            0.1006 &  24.4217 r
  mprj/buf_i[79] (net)                                   2   0.0159 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0111   0.0936   1.0500   0.0044   0.0048 &  24.4265 r
  data arrival time                                                                                                 24.4265

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0458 &  32.6951 r
  clock reconvergence pessimism                                                                           0.0000    32.6951
  clock uncertainty                                                                                      -0.1000    32.5951
  library setup time                                                                    1.0000           -0.0440    32.5511
  data required time                                                                                                32.5511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5511
  data arrival time                                                                                                -24.4265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1930 

  slack (with derating applied) (MET)                                                                     8.1246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3176 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           2.6028                     1.5064 &  23.5064 r
  wbs_adr_i[23] (net)                                    2   0.2281 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5064 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6765   2.6089   1.0500   0.2728   0.3618 &  23.8682 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0900   1.0500            0.0780 &  23.9461 r
  mprj/buf_i[55] (net)                                   2   0.0097 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0045   0.0900   1.0500   0.0017   0.0019 &  23.9480 r
  data arrival time                                                                                                 23.9480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5739 &  32.2233 r
  clock reconvergence pessimism                                                                           0.0000    32.2233
  clock uncertainty                                                                                      -0.1000    32.1233
  library setup time                                                                    1.0000           -0.0419    32.0813
  data required time                                                                                                32.0813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0813
  data arrival time                                                                                                -23.9480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1380 

  slack (with derating applied) (MET)                                                                     8.1334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2714 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.0130                     1.7308 &  23.7308 r
  io_in[28] (net)                                        2   0.2659 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7308 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3337   3.0199   1.0500   0.5422   0.6607 &  24.3914 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   1.0500            0.0857 &  24.4772 r
  mprj/buf_i[220] (net)                                  2   0.0354 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1247   1.0500   0.0000   0.0009 &  24.4781 r
  data arrival time                                                                                                 24.4781

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1206 &  32.7700 r
  clock reconvergence pessimism                                                                           0.0000    32.7700
  clock uncertainty                                                                                      -0.1000    32.6700
  library setup time                                                                    1.0000           -0.0484    32.6216
  data required time                                                                                                32.6216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6216
  data arrival time                                                                                                -24.4781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1458 
  total derate : arrival time                                                                            -0.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1814 

  slack (with derating applied) (MET)                                                                     8.1435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3249 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           2.5500                     1.4764 &  23.4764 r
  wbs_dat_i[23] (net)                                    2   0.2234 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4764 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7188   2.5559   1.0500   0.2920   0.3799 &  23.8564 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0845   1.0500            0.0755 &  23.9319 r
  mprj/buf_i[23] (net)                                   1   0.0062 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.0845   1.0500   0.0023   0.0025 &  23.9343 r
  data arrival time                                                                                                 23.9343

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5744 &  32.2237 r
  clock reconvergence pessimism                                                                           0.0000    32.2237
  clock uncertainty                                                                                      -0.1000    32.1237
  library setup time                                                                    1.0000           -0.0416    32.0821
  data required time                                                                                                32.0821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0821
  data arrival time                                                                                                -23.9343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1388 

  slack (with derating applied) (MET)                                                                     8.1478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2866 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           2.6442                     1.5367 &  23.5367 r
  la_data_in[0] (net)                                    2   0.2323 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5367 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9961   2.6495   1.0500   0.3680   0.4579 &  23.9946 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0851   1.0500            0.0700 &  24.0646 r
  mprj/buf_i[128] (net)                                  1   0.0057 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0851   1.0500   0.0000   0.0000 &  24.0646 r
  data arrival time                                                                                                 24.0646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.7098 &  32.3592 r
  clock reconvergence pessimism                                                                           0.0000    32.3592
  clock uncertainty                                                                                      -0.1000    32.2592
  library setup time                                                                    1.0000           -0.0425    32.2167
  data required time                                                                                                32.2167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2167
  data arrival time                                                                                                -24.0646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1242 
  total derate : arrival time                                                                            -0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     8.1520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3014 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            2.4936                     1.4412 &  23.4412 r
  wbs_adr_i[9] (net)                                     2   0.2182 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4412 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1432   2.4997   1.0500   0.0540   0.1351 &  23.5763 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0884   1.0500            0.0834 &  23.6598 r
  mprj/buf_i[41] (net)                                   2   0.0097 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0884   1.0500   0.0000   0.0001 &  23.6599 r
  data arrival time                                                                                                 23.6599

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.3077 &  31.9570 r
  clock reconvergence pessimism                                                                           0.0000    31.9570
  clock uncertainty                                                                                      -0.1000    31.8570
  library setup time                                                                    1.0000           -0.0395    31.8175
  data required time                                                                                                31.8175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8175
  data arrival time                                                                                                -23.6599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1134 

  slack (with derating applied) (MET)                                                                     8.1576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2710 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               3.7800                     2.1210 &  24.1210 r
  io_in[36] (net)                                        2   0.3315 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1210 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8004   1.0500   0.0000   0.1901 &  24.3111 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1618   1.0500            0.0694 &  24.3805 r
  mprj/buf_i[228] (net)                                  2   0.0558 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0132   0.1621   1.0500   0.0051   0.0097 &  24.3902 r
  data arrival time                                                                                                 24.3902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0556 &  32.7049 r
  clock reconvergence pessimism                                                                           0.0000    32.7049
  clock uncertainty                                                                                      -0.1000    32.6049
  library setup time                                                                    1.0000           -0.0543    32.5506
  data required time                                                                                                32.5506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5506
  data arrival time                                                                                                -24.3902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1552 

  slack (with derating applied) (MET)                                                                     8.1604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3156 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           2.6007                     1.5048 &  23.5048 r
  wbs_adr_i[25] (net)                                    2   0.2278 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5048 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6311   2.6070   1.0500   0.2559   0.3447 &  23.8495 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0826   1.0500            0.0701 &  23.9196 r
  mprj/buf_i[57] (net)                                   1   0.0042 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0826   1.0500   0.0000   0.0000 &  23.9196 r
  data arrival time                                                                                                 23.9196

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5745 &  32.2239 r
  clock reconvergence pessimism                                                                           0.0000    32.2239
  clock uncertainty                                                                                      -0.1000    32.1239
  library setup time                                                                    1.0000           -0.0415    32.0823
  data required time                                                                                                32.0823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0823
  data arrival time                                                                                                -23.9196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1368 

  slack (with derating applied) (MET)                                                                     8.1627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2995 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               2.4569                     1.4283 &  23.4283 r
  io_in[11] (net)                                        2   0.2157 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4283 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3382   2.4606   1.0500   0.1370   0.2013 &  23.6296 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1203   1.0500            0.1163 &  23.7459 r
  mprj/buf_i[203] (net)                                  2   0.0390 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1204   1.0500   0.0000   0.0010 &  23.7468 r
  data arrival time                                                                                                 23.7468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4152 &  32.0645 r
  clock reconvergence pessimism                                                                           0.0000    32.0645
  clock uncertainty                                                                                      -0.1000    31.9645
  library setup time                                                                    1.0000           -0.0443    31.9202
  data required time                                                                                                31.9202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9202
  data arrival time                                                                                                -23.7468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1087 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1238 

  slack (with derating applied) (MET)                                                                     8.1733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2972 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.4277                     1.4237 &  23.4237 r
  io_in[14] (net)                                        2   0.2143 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4237 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3031   2.4303   1.0500   0.1223   0.1816 &  23.6053 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1323   1.0500            0.1267 &  23.7320 r
  mprj/buf_i[206] (net)                                  2   0.0482 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1324   1.0500   0.0000   0.0028 &  23.7348 r
  data arrival time                                                                                                 23.7348

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4153 &  32.0646 r
  clock reconvergence pessimism                                                                           0.0000    32.0646
  clock uncertainty                                                                                      -0.1000    31.9646
  library setup time                                                                    1.0000           -0.0462    31.9184
  data required time                                                                                                31.9184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9184
  data arrival time                                                                                                -23.7348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1087 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1235 

  slack (with derating applied) (MET)                                                                     8.1837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3072 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          2.7244                     1.5646 &  23.5646 r
  la_data_in[46] (net)                                   2   0.2393 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5646 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2615   2.7312   1.0500   0.5140   0.6228 &  24.1874 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   1.0500            0.1057 &  24.2932 r
  mprj/buf_i[174] (net)                                  2   0.0413 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1087   0.1270   1.0500   0.0434   0.0464 &  24.3396 r
  data arrival time                                                                                                 24.3396

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0339 &  32.6833 r
  clock reconvergence pessimism                                                                           0.0000    32.6833
  clock uncertainty                                                                                      -0.1000    32.5833
  library setup time                                                                    1.0000           -0.0487    32.5346
  data required time                                                                                                32.5346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5346
  data arrival time                                                                                                -24.3396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1412 
  total derate : arrival time                                                                            -0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1781 

  slack (with derating applied) (MET)                                                                     8.1951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3732 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           2.6615                     1.5322 &  23.5322 r
  wbs_adr_i[30] (net)                                    2   0.2348 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5322 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9834   2.6685   1.0500   0.3959   0.4953 &  24.0275 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0855   1.0500            0.0691 &  24.0967 r
  mprj/buf_i[62] (net)                                   1   0.0057 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0090   0.0855   1.0500   0.0036   0.0038 &  24.1005 r
  data arrival time                                                                                                 24.1005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8008 &  32.4501 r
  clock reconvergence pessimism                                                                           0.0000    32.4501
  clock uncertainty                                                                                      -0.1000    32.3501
  library setup time                                                                    1.0000           -0.0430    32.3071
  data required time                                                                                                32.3071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3071
  data arrival time                                                                                                -24.1005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1290 
  total derate : arrival time                                                                            -0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1560 

  slack (with derating applied) (MET)                                                                     8.2067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3627 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           2.7737                     1.5940 &  23.5940 r
  la_data_in[4] (net)                                    2   0.2448 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5940 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1337   2.7809   1.0500   0.4369   0.5452 &  24.1392 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   1.0500            0.0645 &  24.2037 r
  mprj/buf_i[132] (net)                                  1   0.0065 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0220   0.0881   1.0500   0.0090   0.0095 &  24.2132 r
  data arrival time                                                                                                 24.2132

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9173 &  32.5667 r
  clock reconvergence pessimism                                                                           0.0000    32.5667
  clock uncertainty                                                                                      -0.1000    32.4667
  library setup time                                                                    1.0000           -0.0432    32.4235
  data required time                                                                                                32.4235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4235
  data arrival time                                                                                                -24.2132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1646 

  slack (with derating applied) (MET)                                                                     8.2102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3748 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            2.4444                     1.4133 &  23.4133 r
  wbs_dat_i[9] (net)                                     2   0.2139 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4133 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.4504   1.0500   0.0000   0.0761 &  23.4894 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0891   1.0500            0.0874 &  23.5768 r
  mprj/buf_i[9] (net)                                    2   0.0107 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0031   0.0891   1.0500   0.0013   0.0014 &  23.5783 r
  data arrival time                                                                                                 23.5783

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8291   0.9500   0.0000   0.3076 &  31.9569 r
  clock reconvergence pessimism                                                                           0.0000    31.9569
  clock uncertainty                                                                                      -0.1000    31.8569
  library setup time                                                                    1.0000           -0.0396    31.8174
  data required time                                                                                                31.8174
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8174
  data arrival time                                                                                                -23.5783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1030 
  total derate : arrival time                                                                            -0.0079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1109 

  slack (with derating applied) (MET)                                                                     8.2391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3500 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             2.3134                     1.3525 &  23.3525 r
  la_oenb[19] (net)                                      2   0.2037 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3525 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6933   2.3162   1.0500   0.6879   0.7729 &  24.1254 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0873   1.0500            0.0943 &  24.2197 r
  mprj/buf_i[83] (net)                                   2   0.0108 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0162   0.0873   1.0500   0.0064   0.0069 &  24.2265 r
  data arrival time                                                                                                 24.2265

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9615 &  32.6109 r
  clock reconvergence pessimism                                                                           0.0000    32.6109
  clock uncertainty                                                                                      -0.1000    32.5109
  library setup time                                                                    1.0000           -0.0434    32.4675
  data required time                                                                                                32.4675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4675
  data arrival time                                                                                                -24.2265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1374 
  total derate : arrival time                                                                            -0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1790 

  slack (with derating applied) (MET)                                                                     8.2409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4200 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             2.8663                     1.6444 &  23.6444 r
  la_oenb[51] (net)                                      2   0.2494 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6444 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3007   2.8741   1.0500   0.5295   0.6472 &  24.2916 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   1.0500            0.0976 &  24.3892 r
  mprj/buf_i[115] (net)                                  2   0.0400 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0757   0.1277   1.0500   0.0309   0.0332 &  24.4224 r
  data arrival time                                                                                                 24.4224

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1673 &  32.8166 r
  clock reconvergence pessimism                                                                           0.0000    32.8166
  clock uncertainty                                                                                      -0.1000    32.7166
  library setup time                                                                    1.0000           -0.0489    32.6677
  data required time                                                                                                32.6677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6677
  data arrival time                                                                                                -24.4224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1853 

  slack (with derating applied) (MET)                                                                     8.2453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4306 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           2.6407                     1.5200 &  23.5200 r
  wbs_dat_i[29] (net)                                    2   0.2329 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5200 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0314   2.6466   1.0500   0.0127   0.0915 &  23.6115 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0832   1.0500            0.0681 &  23.6796 r
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0832   1.0500   0.0000   0.0001 &  23.6797 r
  data arrival time                                                                                                 23.6797

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.4175 &  32.0669 r
  clock reconvergence pessimism                                                                           0.0000    32.0669
  clock uncertainty                                                                                      -0.1000    31.9669
  library setup time                                                                    1.0000           -0.0403    31.9266
  data required time                                                                                                31.9266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9266
  data arrival time                                                                                                -23.6797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1088 
  total derate : arrival time                                                                            -0.0076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1164 

  slack (with derating applied) (MET)                                                                     8.2470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3633 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          2.7237                     1.5639 &  23.5639 r
  la_data_in[62] (net)                                   2   0.2392 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5639 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6969   2.7307   1.0500   0.2843   0.3864 &  23.9503 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1768   1.0500            0.1411 &  24.0914 r
  mprj/buf_i[190] (net)                                  2   0.0811 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1435   0.1772   1.0500   0.0589   0.0672 &  24.1587 r
  data arrival time                                                                                                 24.1587

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9167 &  32.5660 r
  clock reconvergence pessimism                                                                           0.0000    32.5660
  clock uncertainty                                                                                      -0.1000    32.4660
  library setup time                                                                    1.0000           -0.0561    32.4099
  data required time                                                                                                32.4099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4099
  data arrival time                                                                                                -24.1587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (MET)                                                                     8.2512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4146 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           2.5147                     1.4539 &  23.4539 r
  wbs_adr_i[29] (net)                                    2   0.2201 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4539 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5974   2.5209   1.0500   0.2435   0.3296 &  23.7835 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0816   1.0500            0.0747 &  23.8582 r
  mprj/buf_i[61] (net)                                   1   0.0043 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0816   1.0500   0.0000   0.0001 &  23.8583 r
  data arrival time                                                                                                 23.8583

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6585 &  32.3078 r
  clock reconvergence pessimism                                                                           0.0000    32.3078
  clock uncertainty                                                                                      -0.1000    32.2078
  library setup time                                                                    1.0000           -0.0420    32.1658
  data required time                                                                                                32.1658
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1658
  data arrival time                                                                                                -23.8583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1215 
  total derate : arrival time                                                                            -0.0193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1407 

  slack (with derating applied) (MET)                                                                     8.3075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4482 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             3.0890                     1.8022 &  23.8022 r
  la_oenb[39] (net)                                      2   0.2725 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8022 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9870   3.0933   1.0500   0.3815   0.4780 &  24.2802 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1007   1.0500            0.0577 &  24.3380 r
  mprj/buf_i[103] (net)                                  2   0.0125 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0125   0.1007   1.0500   0.0050   0.0054 &  24.3433 r
  data arrival time                                                                                                 24.3433

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1519 &  32.8013 r
  clock reconvergence pessimism                                                                           0.0000    32.8013
  clock uncertainty                                                                                      -0.1000    32.7013
  library setup time                                                                    1.0000           -0.0446    32.6567
  data required time                                                                                                32.6567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6567
  data arrival time                                                                                                -24.3433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1474 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     8.3134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4866 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               2.2191                     1.2952 &  23.2952 r
  io_in[13] (net)                                        2   0.1951 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2952 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2797   2.2222   1.0500   0.1118   0.1693 &  23.4645 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   1.0500            0.1299 &  23.5945 r
  mprj/buf_i[205] (net)                                  2   0.0413 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1193   1.0500   0.0000   0.0010 &  23.5955 r
  data arrival time                                                                                                 23.5955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4172 &  32.0666 r
  clock reconvergence pessimism                                                                           0.0000    32.0666
  clock uncertainty                                                                                      -0.1000    31.9665
  library setup time                                                                    1.0000           -0.0442    31.9224
  data required time                                                                                                31.9224
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9224
  data arrival time                                                                                                -23.5955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1088 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1231 

  slack (with derating applied) (MET)                                                                     8.3269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4499 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           2.5852                     1.4965 &  23.4965 r
  wbs_adr_i[26] (net)                                    2   0.2265 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4965 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4745   2.5912   1.0500   0.1926   0.2765 &  23.7730 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   1.0500            0.0714 &  23.8444 r
  mprj/buf_i[58] (net)                                   1   0.0045 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   1.0500   0.0000   0.0001 &  23.8444 r
  data arrival time                                                                                                 23.8444

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6925 &  32.3419 r
  clock reconvergence pessimism                                                                           0.0000    32.3419
  clock uncertainty                                                                                      -0.1000    32.2419
  library setup time                                                                    1.0000           -0.0423    32.1996
  data required time                                                                                                32.1996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1996
  data arrival time                                                                                                -23.8444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1398 

  slack (with derating applied) (MET)                                                                     8.3552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4950 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             2.6423                     1.5202 &  23.5202 r
  la_oenb[62] (net)                                      2   0.2331 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5202 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6038   2.6490   1.0500   0.2459   0.3415 &  23.8617 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   1.0500            0.1356 &  23.9973 r
  mprj/buf_i[126] (net)                                  2   0.0697 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0642   0.1622   1.0500   0.0257   0.0320 &  24.0293 r
  data arrival time                                                                                                 24.0293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9036 &  32.5530 r
  clock reconvergence pessimism                                                                           0.0000    32.5530
  clock uncertainty                                                                                      -0.1000    32.4530
  library setup time                                                                    1.0000           -0.0537    32.3993
  data required time                                                                                                32.3993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3993
  data arrival time                                                                                                -24.0293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1344 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1586 

  slack (with derating applied) (MET)                                                                     8.3699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5286 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               3.0215                     1.7215 &  23.7215 r
  io_in[30] (net)                                        2   0.2659 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7215 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7143   3.0311   1.0500   0.2911   0.4155 &  24.1371 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1256   1.0500            0.0859 &  24.2230 r
  mprj/buf_i[222] (net)                                  2   0.0361 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0134   0.1256   1.0500   0.0053   0.0064 &  24.2294 r
  data arrival time                                                                                                 24.2294

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1058 &  32.7551 r
  clock reconvergence pessimism                                                                           0.0000    32.7551
  clock uncertainty                                                                                      -0.1000    32.6551
  library setup time                                                                    1.0000           -0.0486    32.6066
  data required time                                                                                                32.6066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6066
  data arrival time                                                                                                -24.2294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1450 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1692 

  slack (with derating applied) (MET)                                                                     8.3772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5464 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              2.4573                     1.4246 &  23.4246 r
  la_oenb[5] (net)                                       2   0.2154 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4246 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6606   2.4626   1.0500   0.2688   0.3508 &  23.7754 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0836   1.0500            0.0807 &  23.8561 r
  mprj/buf_i[69] (net)                                   1   0.0064 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0023   0.0836   1.0500   0.0009   0.0009 &  23.8571 r
  data arrival time                                                                                                 23.8571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7346 &  32.3839 r
  clock reconvergence pessimism                                                                           0.0000    32.3839
  clock uncertainty                                                                                      -0.1000    32.2839
  library setup time                                                                    1.0000           -0.0426    32.2413
  data required time                                                                                                32.2413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2413
  data arrival time                                                                                                -23.8571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1255 
  total derate : arrival time                                                                            -0.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1461 

  slack (with derating applied) (MET)                                                                     8.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5303 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.0077                     1.7610 &  23.7610 r
  la_data_in[22] (net)                                   2   0.2658 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7610 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5532   3.0105   1.0500   0.2436   0.3184 &  24.0794 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   1.0500            0.0671 &  24.1465 r
  mprj/buf_i[150] (net)                                  2   0.0169 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0133   0.1046   1.0500   0.0053   0.0058 &  24.1523 r
  data arrival time                                                                                                 24.1523

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0384 &  32.6877 r
  clock reconvergence pessimism                                                                           0.0000    32.6877
  clock uncertainty                                                                                      -0.1000    32.5877
  library setup time                                                                    1.0000           -0.0451    32.5426
  data required time                                                                                                32.5426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5426
  data arrival time                                                                                                -24.1523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1415 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1601 

  slack (with derating applied) (MET)                                                                     8.3904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5504 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          2.5688                     1.4795 &  23.4795 r
  la_data_in[63] (net)                                   2   0.2266 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4795 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4855   2.5752   1.0500   0.1964   0.2863 &  23.7658 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1854   1.0500            0.1548 &  23.9206 r
  mprj/buf_i[191] (net)                                  2   0.0894 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1720   0.1860   1.0500   0.0722   0.0825 &  24.0031 r
  data arrival time                                                                                                 24.0031

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9036 &  32.5530 r
  clock reconvergence pessimism                                                                           0.0000    32.5530
  clock uncertainty                                                                                      -0.1000    32.4530
  library setup time                                                                    1.0000           -0.0575    32.3955
  data required time                                                                                                32.3955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3955
  data arrival time                                                                                                -24.0031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1344 
  total derate : arrival time                                                                            -0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1593 

  slack (with derating applied) (MET)                                                                     8.3924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5517 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          2.3282                     1.3625 &  23.3625 r
  la_data_in[18] (net)                                   2   0.2051 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3625 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2772   2.3307   1.0500   0.4969   0.5720 &  23.9345 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   1.0500            0.0906 &  24.0251 r
  mprj/buf_i[146] (net)                                  2   0.0087 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0033   0.0847   1.0500   0.0013   0.0014 &  24.0265 r
  data arrival time                                                                                                 24.0265

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9158 &  32.5651 r
  clock reconvergence pessimism                                                                           0.0000    32.5651
  clock uncertainty                                                                                      -0.1000    32.4651
  library setup time                                                                    1.0000           -0.0431    32.4221
  data required time                                                                                                32.4221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4221
  data arrival time                                                                                                -24.0265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1350 
  total derate : arrival time                                                                            -0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1666 

  slack (with derating applied) (MET)                                                                     8.3956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5622 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          2.6877                     1.5551 &  23.5551 r
  la_data_in[44] (net)                                   2   0.2355 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5551 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1534   2.6943   1.0500   0.4681   0.5694 &  24.1245 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1184   1.0500            0.0999 &  24.2244 r
  mprj/buf_i[172] (net)                                  2   0.0338 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0736   0.1184   1.0500   0.0280   0.0300 &  24.2544 r
  data arrival time                                                                                                 24.2544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1499 &  32.7992 r
  clock reconvergence pessimism                                                                           0.0000    32.7992
  clock uncertainty                                                                                      -0.1000    32.6992
  library setup time                                                                    1.0000           -0.0474    32.6518
  data required time                                                                                                32.6518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6518
  data arrival time                                                                                                -24.2544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1806 

  slack (with derating applied) (MET)                                                                     8.3974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5780 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.4203                     1.4028 &  23.4028 r
  wbs_dat_i[26] (net)                                    2   0.2121 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4028 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4784   2.4256   1.0500   0.1937   0.2714 &  23.6742 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0798   1.0500            0.0791 &  23.7533 r
  mprj/buf_i[26] (net)                                   1   0.0040 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0798   1.0500   0.0000   0.0000 &  23.7534 r
  data arrival time                                                                                                 23.7534

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6568 &  32.3061 r
  clock reconvergence pessimism                                                                           0.0000    32.3061
  clock uncertainty                                                                                      -0.1000    32.2061
  library setup time                                                                    1.0000           -0.0419    32.1642
  data required time                                                                                                32.1642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1642
  data arrival time                                                                                                -23.7534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1214 
  total derate : arrival time                                                                            -0.0167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1381 

  slack (with derating applied) (MET)                                                                     8.4108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5489 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             3.2403                     1.8886 &  23.8886 r
  la_oenb[33] (net)                                      2   0.2858 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8886 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4641   3.2448   1.0500   0.1944   0.2835 &  24.1721 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0972   1.0500            0.0438 &  24.2159 r
  mprj/buf_i[97] (net)                                   1   0.0085 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0306   0.0972   1.0500   0.0124   0.0131 &  24.2290 r
  data arrival time                                                                                                 24.2290

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1539 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0443    32.6589
  data required time                                                                                                32.6589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6589
  data arrival time                                                                                                -24.2290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4299

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1638 

  slack (with derating applied) (MET)                                                                     8.4299 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5936 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             3.3643                     1.9353 &  23.9353 r
  la_oenb[48] (net)                                      2   0.2973 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9353 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2549   3.3716   1.0500   0.1046   0.2113 &  24.1466 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1272   1.0500            0.0661 &  24.2127 r
  mprj/buf_i[112] (net)                                  2   0.0329 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0335   0.1272   1.0500   0.0131   0.0145 &  24.2272 r
  data arrival time                                                                                                 24.2272

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1671 &  32.8164 r
  clock reconvergence pessimism                                                                           0.0000    32.8164
  clock uncertainty                                                                                      -0.1000    32.7164
  library setup time                                                                    1.0000           -0.0488    32.6676
  data required time                                                                                                32.6676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6676
  data arrival time                                                                                                -24.2272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1621 

  slack (with derating applied) (MET)                                                                     8.4405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6026 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          2.6560                     1.5281 &  23.5281 r
  la_data_in[60] (net)                                   2   0.2343 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5281 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4603   2.6629   1.0500   0.1856   0.2781 &  23.8062 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1640   1.0500            0.1365 &  23.9427 r
  mprj/buf_i[188] (net)                                  2   0.0715 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1101   0.1642   1.0500   0.0445   0.0510 &  23.9937 r
  data arrival time                                                                                                 23.9937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9426 &  32.5920 r
  clock reconvergence pessimism                                                                           0.0000    32.5920
  clock uncertainty                                                                                      -0.1000    32.4920
  library setup time                                                                    1.0000           -0.0543    32.4377
  data required time                                                                                                32.4377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4377
  data arrival time                                                                                                -23.9937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1586 

  slack (with derating applied) (MET)                                                                     8.4440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6026 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           2.5570                     1.4787 &  23.4787 r
  wbs_adr_i[27] (net)                                    2   0.2239 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4787 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1246   2.5632   1.0500   0.0505   0.1287 &  23.6074 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0818   1.0500            0.0722 &  23.6796 r
  mprj/buf_i[59] (net)                                   1   0.0041 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0818   1.0500   0.0000   0.0000 &  23.6796 r
  data arrival time                                                                                                 23.6796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6295 &  32.2789 r
  clock reconvergence pessimism                                                                           0.0000    32.2789
  clock uncertainty                                                                                      -0.1000    32.1789
  library setup time                                                                    1.0000           -0.0419    32.1370
  data required time                                                                                                32.1370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1370
  data arrival time                                                                                                -23.6796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1199 
  total derate : arrival time                                                                            -0.0096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1295 

  slack (with derating applied) (MET)                                                                     8.4574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5869 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               2.5378                     1.4820 &  23.4820 r
  io_in[22] (net)                                        2   0.2235 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4820 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1464   2.5407   1.0500   0.4281   0.5061 &  23.9882 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   1.0500            0.1084 &  24.0965 r
  mprj/buf_i[214] (net)                                  2   0.0349 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0042   0.1171   1.0500   0.0016   0.0026 &  24.0991 r
  data arrival time                                                                                                 24.0991

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0565 &  32.7059 r
  clock reconvergence pessimism                                                                           0.0000    32.7059
  clock uncertainty                                                                                      -0.1000    32.6059
  library setup time                                                                    1.0000           -0.0471    32.5587
  data required time                                                                                                32.5587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5587
  data arrival time                                                                                                -24.0991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1718 

  slack (with derating applied) (MET)                                                                     8.4596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6314 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.4260                     1.4203 &  23.4203 r
  la_oenb[10] (net)                                      2   0.2139 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4203 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9300   2.4287   1.0500   0.3728   0.4443 &  23.8646 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0961   1.0500            0.0958 &  23.9604 r
  mprj/buf_i[74] (net)                                   2   0.0168 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.0961   1.0500   0.0015   0.0018 &  23.9622 r
  data arrival time                                                                                                 23.9622

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9167 &  32.5660 r
  clock reconvergence pessimism                                                                           0.0000    32.5660
  clock uncertainty                                                                                      -0.1000    32.4660
  library setup time                                                                    1.0000           -0.0437    32.4223
  data required time                                                                                                32.4223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4223
  data arrival time                                                                                                -23.9622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1609 

  slack (with derating applied) (MET)                                                                     8.4601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6209 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           2.4939                     1.4351 &  23.4351 r
  wbs_dat_i[12] (net)                                    2   0.2198 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4351 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0442   2.5001   1.0500   0.0174   0.0963 &  23.5314 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   1.0500            0.0809 &  23.6124 r
  mprj/buf_i[12] (net)                                   1   0.0079 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0048   0.0861   1.0500   0.0018   0.0020 &  23.6143 r
  data arrival time                                                                                                 23.6143

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5720 &  32.2213 r
  clock reconvergence pessimism                                                                           0.0000    32.2213
  clock uncertainty                                                                                      -0.1000    32.1213
  library setup time                                                                    1.0000           -0.0417    32.0796
  data required time                                                                                                32.0796
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0796
  data arrival time                                                                                                -23.6143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1254 

  slack (with derating applied) (MET)                                                                     8.4653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5907 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             2.6071                     1.5156 &  23.5156 r
  la_oenb[57] (net)                                      2   0.2291 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5156 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5161   2.6118   1.0500   0.2092   0.2920 &  23.8076 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1428   1.0500            0.1248 &  23.9324 r
  mprj/buf_i[121] (net)                                  2   0.0549 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0566   0.1431   1.0500   0.0219   0.0264 &  23.9588 r
  data arrival time                                                                                                 23.9588

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9603 &  32.6096 r
  clock reconvergence pessimism                                                                           0.0000    32.6096
  clock uncertainty                                                                                      -0.1000    32.5096
  library setup time                                                                    1.0000           -0.0510    32.4587
  data required time                                                                                                32.4587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4587
  data arrival time                                                                                                -23.9588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1373 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1585 

  slack (with derating applied) (MET)                                                                     8.4998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6583 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          2.1752                     1.2705 &  23.2705 r
  la_data_in[16] (net)                                   2   0.1913 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2705 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4660   2.1779   1.0500   0.5967   0.6743 &  23.9448 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   1.0500            0.1058 &  24.0505 r
  mprj/buf_i[144] (net)                                  2   0.0142 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0897   1.0500   0.0000   0.0002 &  24.0507 r
  data arrival time                                                                                                 24.0507

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0462 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0438    32.5517
  data required time                                                                                                32.5517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5517
  data arrival time                                                                                                -24.0507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1790 

  slack (with derating applied) (MET)                                                                     8.5010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6800 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          3.0080                     1.7524 &  23.7524 r
  la_data_in[28] (net)                                   2   0.2650 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7524 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6124   3.0121   1.0500   0.2553   0.3402 &  24.0926 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1010   1.0500            0.0635 &  24.1561 r
  mprj/buf_i[156] (net)                                  2   0.0137 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0273   0.1010   1.0500   0.0111   0.0118 &  24.1679 r
  data arrival time                                                                                                 24.1679

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1644 &  32.8137 r
  clock reconvergence pessimism                                                                           0.0000    32.8137
  clock uncertainty                                                                                      -0.1000    32.7137
  library setup time                                                                    1.0000           -0.0446    32.6691
  data required time                                                                                                32.6691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6691
  data arrival time                                                                                                -24.1679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1679 

  slack (with derating applied) (MET)                                                                     8.5011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6690 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           2.5692                     1.4774 &  23.4774 r
  wbs_dat_i[27] (net)                                    2   0.2265 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4774 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5755   1.0500   0.0000   0.0782 &  23.5557 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0921   1.0500            0.0824 &  23.6380 r
  mprj/buf_i[27] (net)                                   2   0.0116 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0921   1.0500   0.0000   0.0001 &  23.6382 r
  data arrival time                                                                                                 23.6382

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6430 &  32.2923 r
  clock reconvergence pessimism                                                                           0.0000    32.2923
  clock uncertainty                                                                                      -0.1000    32.1923
  library setup time                                                                    1.0000           -0.0425    32.1498
  data required time                                                                                                32.1498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1498
  data arrival time                                                                                                -23.6382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1207 
  total derate : arrival time                                                                            -0.0077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1283 

  slack (with derating applied) (MET)                                                                     8.5116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6399 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          3.2307                     1.8869 &  23.8869 r
  la_data_in[33] (net)                                   2   0.2852 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8869 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3154   3.2347   1.0500   0.1299   0.2115 &  24.0984 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0921   1.0500            0.0387 &  24.1371 r
  mprj/buf_i[161] (net)                                  1   0.0048 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0921   1.0500   0.0000   0.0001 &  24.1371 r
  data arrival time                                                                                                 24.1371

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1539 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0441    32.6592
  data required time                                                                                                32.6592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6592
  data arrival time                                                                                                -24.1371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     8.5220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6815 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           2.3933                     1.3881 &  23.3881 r
  wbs_adr_i[31] (net)                                    2   0.2098 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3881 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4999   2.3984   1.0500   0.2028   0.2787 &  23.6668 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0910   1.0500            0.0928 &  23.7596 r
  mprj/buf_i[63] (net)                                   2   0.0127 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0215   0.0910   1.0500   0.0088   0.0093 &  23.7690 r
  data arrival time                                                                                                 23.7690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.7873 &  32.4367 r
  clock reconvergence pessimism                                                                           0.0000    32.4367
  clock uncertainty                                                                                      -0.1000    32.3367
  library setup time                                                                    1.0000           -0.0432    32.2935
  data required time                                                                                                32.2935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2935
  data arrival time                                                                                                -23.7690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1283 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     8.5245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6709 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             3.1545                     1.8390 &  23.8390 r
  la_oenb[32] (net)                                      2   0.2782 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8390 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3464   3.1588   1.0500   0.1445   0.2280 &  24.0670 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   1.0500            0.0509 &  24.1179 r
  mprj/buf_i[96] (net)                                   1   0.0102 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0324   0.0984   1.0500   0.0131   0.0139 &  24.1318 r
  data arrival time                                                                                                 24.1318

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1553 &  32.8047 r
  clock reconvergence pessimism                                                                           0.0000    32.8047
  clock uncertainty                                                                                      -0.1000    32.7047
  library setup time                                                                    1.0000           -0.0444    32.6603
  data required time                                                                                                32.6603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6603
  data arrival time                                                                                                -24.1318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1616 

  slack (with derating applied) (MET)                                                                     8.5285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6901 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          2.1295                     1.2436 &  23.2436 r
  la_data_in[20] (net)                                   2   0.1872 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2436 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4207   2.1321   1.0500   0.5793   0.6545 &  23.8981 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0915   1.0500            0.1103 &  24.0084 r
  mprj/buf_i[148] (net)                                  2   0.0165 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0301   0.0916   1.0500   0.0122   0.0130 &  24.0213 r
  data arrival time                                                                                                 24.0213

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0450 &  32.6943 r
  clock reconvergence pessimism                                                                           0.0000    32.6943
  clock uncertainty                                                                                      -0.1000    32.5943
  library setup time                                                                    1.0000           -0.0439    32.5504
  data required time                                                                                                32.5504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5504
  data arrival time                                                                                                -24.0213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1418 
  total derate : arrival time                                                                            -0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1788 

  slack (with derating applied) (MET)                                                                     8.5291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7079 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.4563                     1.4222 &  23.4222 r
  la_data_in[2] (net)                                    2   0.2151 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4222 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7426   2.4619   1.0500   0.3008   0.3844 &  23.8066 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0877   1.0500            0.0852 &  23.8918 r
  mprj/buf_i[130] (net)                                  2   0.0096 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0877   1.0500   0.0000   0.0001 &  23.8919 r
  data arrival time                                                                                                 23.8919

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9176 &  32.5669 r
  clock reconvergence pessimism                                                                           0.0000    32.5669
  clock uncertainty                                                                                      -0.1000    32.4669
  library setup time                                                                    1.0000           -0.0432    32.4237
  data required time                                                                                                32.4237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4237
  data arrival time                                                                                                -23.8919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1575 

  slack (with derating applied) (MET)                                                                     8.5318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6893 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.3546                     1.3621 &  23.3621 r
  wbs_dat_i[18] (net)                                    2   0.2060 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3621 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.3599   1.0500   0.0000   0.0697 &  23.4318 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0901   1.0500            0.0944 &  23.5262 r
  mprj/buf_i[18] (net)                                   2   0.0125 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0273   0.0901   1.0500   0.0111   0.0118 &  23.5380 r
  data arrival time                                                                                                 23.5380

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.5731 &  32.2225 r
  clock reconvergence pessimism                                                                           0.0000    32.2225
  clock uncertainty                                                                                      -0.1000    32.1225
  library setup time                                                                    1.0000           -0.0420    32.0805
  data required time                                                                                                32.0805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0805
  data arrival time                                                                                                -23.5380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1170 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1254 

  slack (with derating applied) (MET)                                                                     8.5425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6679 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          2.6106                     1.5105 &  23.5105 r
  la_data_in[47] (net)                                   2   0.2287 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5105 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8289   2.6170   1.0500   0.3353   0.4285 &  23.9390 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1304   1.0500            0.1159 &  24.0549 r
  mprj/buf_i[175] (net)                                  2   0.0460 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1329   0.1304   1.0500   0.0577   0.0615 &  24.1164 r
  data arrival time                                                                                                 24.1164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1647 &  32.8140 r
  clock reconvergence pessimism                                                                           0.0000    32.8140
  clock uncertainty                                                                                      -0.1000    32.7140
  library setup time                                                                    1.0000           -0.0493    32.6647
  data required time                                                                                                32.6647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6647
  data arrival time                                                                                                -24.1164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1770 

  slack (with derating applied) (MET)                                                                     8.5484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7253 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          2.7294                     1.5661 &  23.5661 r
  la_data_in[39] (net)                                   2   0.2396 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5661 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9054   2.7366   1.0500   0.3591   0.4622 &  24.0283 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0926   1.0500            0.0724 &  24.1007 r
  mprj/buf_i[167] (net)                                  2   0.0103 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0185   0.0926   1.0500   0.0075   0.0080 &  24.1087 r
  data arrival time                                                                                                 24.1087

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1523 &  32.8017 r
  clock reconvergence pessimism                                                                           0.0000    32.8017
  clock uncertainty                                                                                      -0.1000    32.7017
  library setup time                                                                    1.0000           -0.0441    32.6576
  data required time                                                                                                32.6576
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6576
  data arrival time                                                                                                -24.1087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1733 

  slack (with derating applied) (MET)                                                                     8.5489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7222 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          2.5956                     1.4946 &  23.4946 r
  la_data_in[55] (net)                                   2   0.2290 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4946 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6263   2.6023   1.0500   0.2554   0.3479 &  23.8425 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   1.0500            0.1177 &  23.9602 r
  mprj/buf_i[183] (net)                                  2   0.0472 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.1312   1.0500   0.0044   0.0060 &  23.9662 r
  data arrival time                                                                                                 23.9662

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0289 &  32.6783 r
  clock reconvergence pessimism                                                                           0.0000    32.6783
  clock uncertainty                                                                                      -0.1000    32.5783
  library setup time                                                                    1.0000           -0.0494    32.5289
  data required time                                                                                                32.5289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5289
  data arrival time                                                                                                -23.9662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1410 
  total derate : arrival time                                                                            -0.0225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (MET)                                                                     8.5628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7262 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           2.3884                     1.3850 &  23.3850 r
  wbs_dat_i[30] (net)                                    2   0.2093 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3850 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4493   2.3933   1.0500   0.1816   0.2564 &  23.6414 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0900 &  23.7314 r
  mprj/buf_i[30] (net)                                   2   0.0106 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0054   0.0880   1.0500   0.0020   0.0023 &  23.7337 r
  data arrival time                                                                                                 23.7337

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8003 &  32.4496 r
  clock reconvergence pessimism                                                                           0.0000    32.4496
  clock uncertainty                                                                                      -0.1000    32.3496
  library setup time                                                                    1.0000           -0.0431    32.3065
  data required time                                                                                                32.3065
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3065
  data arrival time                                                                                                -23.7337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1289 
  total derate : arrival time                                                                            -0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1455 

  slack (with derating applied) (MET)                                                                     8.5728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7184 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             2.6289                     1.5134 &  23.5134 r
  la_oenb[63] (net)                                      2   0.2319 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5134 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6358   1.0500   0.0000   0.0827 &  23.5961 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1600   1.0500            0.1349 &  23.7310 r
  mprj/buf_i[127] (net)                                  2   0.0682 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0658   0.1604   1.0500   0.0255   0.0322 &  23.7632 r
  data arrival time                                                                                                 23.7632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8403 &  32.4896 r
  clock reconvergence pessimism                                                                           0.0000    32.4896
  clock uncertainty                                                                                      -0.1000    32.3896
  library setup time                                                                    1.0000           -0.0535    32.3361
  data required time                                                                                                32.3361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3361
  data arrival time                                                                                                -23.7632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1310 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1429 

  slack (with derating applied) (MET)                                                                     8.5730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7159 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          2.6492                     1.5407 &  23.5407 r
  la_data_in[30] (net)                                   2   0.2328 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5407 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9512   2.6542   1.0500   0.3699   0.4583 &  23.9990 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0904   1.0500            0.0754 &  24.0744 r
  mprj/buf_i[158] (net)                                  2   0.0095 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0107   0.0904   1.0500   0.0043   0.0046 &  24.0790 r
  data arrival time                                                                                                 24.0790

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1495 &  32.7988 r
  clock reconvergence pessimism                                                                           0.0000    32.7988
  clock uncertainty                                                                                      -0.1000    32.6988
  library setup time                                                                    1.0000           -0.0440    32.6548
  data required time                                                                                                32.6548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6548
  data arrival time                                                                                                -24.0790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1729 

  slack (with derating applied) (MET)                                                                     8.5758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7488 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.3221                     1.3555 &  23.3555 r
  la_oenb[6] (net)                                       2   0.2043 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.3555 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7509   2.3253   1.0500   0.2912   0.3613 &  23.7168 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0801   1.0500            0.0861 &  23.8030 r
  mprj/buf_i[70] (net)                                   1   0.0053 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0100   0.0801   1.0500   0.0040   0.0042 &  23.8072 r
  data arrival time                                                                                                 23.8072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.8785 &  32.5279 r
  clock reconvergence pessimism                                                                           0.0000    32.5279
  clock uncertainty                                                                                      -0.1000    32.4279
  library setup time                                                                    1.0000           -0.0429    32.3849
  data required time                                                                                                32.3849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3849
  data arrival time                                                                                                -23.8072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1330 
  total derate : arrival time                                                                            -0.0215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1546 

  slack (with derating applied) (MET)                                                                     8.5777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7323 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.0106                     1.7602 &  23.7602 r
  la_oenb[14] (net)                                      2   0.2658 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7602 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1239   3.0140   1.0500   0.0509   0.1199 &  23.8801 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1116   1.0500            0.0735 &  23.9537 r
  mprj/buf_i[78] (net)                                   2   0.0233 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0289   0.1116   1.0500   0.0118   0.0127 &  23.9664 r
  data arrival time                                                                                                 23.9664

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0439 &  32.6933 r
  clock reconvergence pessimism                                                                           0.0000    32.6933
  clock uncertainty                                                                                      -0.1000    32.5933
  library setup time                                                                    1.0000           -0.0462    32.5471
  data required time                                                                                                32.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5471
  data arrival time                                                                                                -23.9664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1418 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (MET)                                                                     8.5807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7323 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          2.6073                     1.5010 &  23.5010 r
  la_data_in[45] (net)                                   2   0.2300 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5010 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8251   2.6139   1.0500   0.3301   0.4247 &  23.9257 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1258   1.0500            0.1119 &  24.0376 r
  mprj/buf_i[173] (net)                                  2   0.0419 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1042   0.1258   1.0500   0.0421   0.0451 &  24.0827 r
  data arrival time                                                                                                 24.0827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1651 &  32.8145 r
  clock reconvergence pessimism                                                                           0.0000    32.8145
  clock uncertainty                                                                                      -0.1000    32.7145
  library setup time                                                                    1.0000           -0.0486    32.6659
  data required time                                                                                                32.6659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6659
  data arrival time                                                                                                -24.0827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (MET)                                                                     8.5832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7590 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             2.6238                     1.5172 &  23.5172 r
  la_oenb[49] (net)                                      2   0.2298 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5172 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7888   2.6304   1.0500   0.3153   0.4101 &  23.9273 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1166   1.0500            0.1023 &  24.0296 r
  mprj/buf_i[113] (net)                                  2   0.0332 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0446   0.1166   1.0500   0.0168   0.0184 &  24.0480 r
  data arrival time                                                                                                 24.0480

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1452 &  32.7945 r
  clock reconvergence pessimism                                                                           0.0000    32.7945
  clock uncertainty                                                                                      -0.1000    32.6945
  library setup time                                                                    1.0000           -0.0471    32.6474
  data required time                                                                                                32.6474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6474
  data arrival time                                                                                                -24.0480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1724 

  slack (with derating applied) (MET)                                                                     8.5994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7718 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          2.5989                     1.4962 &  23.4962 r
  la_data_in[36] (net)                                   2   0.2292 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4962 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9676   2.6055   1.0500   0.3856   0.4816 &  23.9778 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0871   1.0500            0.0751 &  24.0529 r
  mprj/buf_i[164] (net)                                  1   0.0076 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0120   0.0871   1.0500   0.0048   0.0051 &  24.0580 r
  data arrival time                                                                                                 24.0580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1538 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0438    32.6594
  data required time                                                                                                32.6594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6594
  data arrival time                                                                                                -24.0580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1743 

  slack (with derating applied) (MET)                                                                     8.6014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7757 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           2.3484                     1.3600 &  23.3600 r
  wbs_dat_i[25] (net)                                    2   0.2056 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3600 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0899   2.3534   1.0500   0.0362   0.1054 &  23.4654 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0782   1.0500            0.0822 &  23.5476 r
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0782   1.0500   0.0000   0.0000 &  23.5477 r
  data arrival time                                                                                                 23.5477

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.6568 &  32.3062 r
  clock reconvergence pessimism                                                                           0.0000    32.3062
  clock uncertainty                                                                                      -0.1000    32.2062
  library setup time                                                                    1.0000           -0.0418    32.1643
  data required time                                                                                                32.1643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1643
  data arrival time                                                                                                -23.5477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1214 
  total derate : arrival time                                                                            -0.0089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1303 

  slack (with derating applied) (MET)                                                                     8.6167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7470 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             2.9430                     1.7140 &  23.7140 r
  la_oenb[35] (net)                                      2   0.2592 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7140 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4648   2.9473   1.0500   0.1897   0.2730 &  23.9870 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0876   1.0500            0.0529 &  24.0399 r
  mprj/buf_i[99] (net)                                   1   0.0045 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0876   1.0500   0.0000   0.0000 &  24.0399 r
  data arrival time                                                                                                 24.0399

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1538 &  32.8032 r
  clock reconvergence pessimism                                                                           0.0000    32.8032
  clock uncertainty                                                                                      -0.1000    32.7032
  library setup time                                                                    1.0000           -0.0438    32.6594
  data required time                                                                                                32.6594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6594
  data arrival time                                                                                                -24.0399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1631 

  slack (with derating applied) (MET)                                                                     8.6194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7825 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             2.9914                     1.7411 &  23.7411 r
  la_oenb[34] (net)                                      2   0.2634 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7411 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3375   2.9958   1.0500   0.1386   0.2203 &  23.9614 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1070   1.0500            0.0703 &  24.0317 r
  mprj/buf_i[98] (net)                                   2   0.0193 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0125   0.1070   1.0500   0.0050   0.0055 &  24.0372 r
  data arrival time                                                                                                 24.0372

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1584 &  32.8077 r
  clock reconvergence pessimism                                                                           0.0000    32.8077
  clock uncertainty                                                                                      -0.1000    32.7077
  library setup time                                                                    1.0000           -0.0456    32.6621
  data required time                                                                                                32.6621
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6621
  data arrival time                                                                                                -24.0372
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1478 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     8.6249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7868 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.1866                     1.2704 &  23.2704 r
  la_data_in[5] (net)                                    2   0.1917 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.2704 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3978   2.1907   1.0500   0.1604   0.2250 &  23.4953 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0796   1.0500            0.0945 &  23.5898 r
  mprj/buf_i[133] (net)                                  1   0.0063 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0796   1.0500   0.0000   0.0000 &  23.5899 r
  data arrival time                                                                                                 23.5899

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.7243 &  32.3736 r
  clock reconvergence pessimism                                                                           0.0000    32.3736
  clock uncertainty                                                                                      -0.1000    32.2736
  library setup time                                                                    1.0000           -0.0423    32.2314
  data required time                                                                                                32.2314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2314
  data arrival time                                                                                                -23.5899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1249 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1401 

  slack (with derating applied) (MET)                                                                     8.6415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7816 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               2.5300                     1.4717 &  23.4717 r
  io_in[23] (net)                                        2   0.2223 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4717 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6030   2.5344   1.0500   0.2458   0.3238 &  23.7955 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1185   1.0500            0.1100 &  23.9055 r
  mprj/buf_i[215] (net)                                  2   0.0362 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0162   0.1185   1.0500   0.0065   0.0077 &  23.9131 r
  data arrival time                                                                                                 23.9131

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0569 &  32.7062 r
  clock reconvergence pessimism                                                                           0.0000    32.7062
  clock uncertainty                                                                                      -0.1000    32.6062
  library setup time                                                                    1.0000           -0.0474    32.5588
  data required time                                                                                                32.5588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5588
  data arrival time                                                                                                -23.9131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     8.6457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8092 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.3176                     1.3569 &  23.3568 r
  io_in[16] (net)                                        2   0.2042 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3568 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3816   2.3198   1.0500   0.1503   0.2053 &  23.5622 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1201   1.0500            0.1248 &  23.6869 r
  mprj/buf_i[208] (net)                                  2   0.0408 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1201   1.0500   0.0000   0.0012 &  23.6881 r
  data arrival time                                                                                                 23.6881

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8404 &  32.4897 r
  clock reconvergence pessimism                                                                           0.0000    32.4897
  clock uncertainty                                                                                      -0.1000    32.3897
  library setup time                                                                    1.0000           -0.0471    32.3426
  data required time                                                                                                32.3426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3426
  data arrival time                                                                                                -23.6881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1310 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1468 

  slack (with derating applied) (MET)                                                                     8.6545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8013 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             3.0555                     1.7822 &  23.7822 r
  la_oenb[31] (net)                                      2   0.2694 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7822 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2363   3.0593   1.0500   0.0996   0.1765 &  23.9588 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0883   1.0500            0.0462 &  24.0050 r
  mprj/buf_i[95] (net)                                   1   0.0038 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0883   1.0500   0.0000   0.0000 &  24.0050 r
  data arrival time                                                                                                 24.0050

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1585 &  32.8078 r
  clock reconvergence pessimism                                                                           0.0000    32.8078
  clock uncertainty                                                                                      -0.1000    32.7078
  library setup time                                                                    1.0000           -0.0438    32.6640
  data required time                                                                                                32.6640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6640
  data arrival time                                                                                                -24.0050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1478 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1584 

  slack (with derating applied) (MET)                                                                     8.6590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8174 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          2.5533                     1.4775 &  23.4775 r
  la_data_in[52] (net)                                   2   0.2237 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4775 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7017   2.5595   1.0500   0.2853   0.3753 &  23.8528 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1303   1.0500            0.1194 &  23.9722 r
  mprj/buf_i[180] (net)                                  2   0.0468 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0687   0.1303   1.0500   0.0279   0.0303 &  24.0024 r
  data arrival time                                                                                                 24.0024

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1672 &  32.8166 r
  clock reconvergence pessimism                                                                           0.0000    32.8166
  clock uncertainty                                                                                      -0.1000    32.7166
  library setup time                                                                    1.0000           -0.0493    32.6672
  data required time                                                                                                32.6672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6672
  data arrival time                                                                                                -24.0024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     8.6648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8381 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          2.5672                     1.4843 &  23.4843 r
  la_data_in[49] (net)                                   2   0.2248 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4843 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7149   2.5734   1.0500   0.2906   0.3814 &  23.8657 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1173   1.0500            0.1064 &  23.9721 r
  mprj/buf_i[177] (net)                                  2   0.0345 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0651   0.1173   1.0500   0.0264   0.0284 &  24.0005 r
  data arrival time                                                                                                 24.0005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1666 &  32.8159 r
  clock reconvergence pessimism                                                                           0.0000    32.8159
  clock uncertainty                                                                                      -0.1000    32.7159
  library setup time                                                                    1.0000           -0.0472    32.6687
  data required time                                                                                                32.6687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6687
  data arrival time                                                                                                -24.0005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1728 

  slack (with derating applied) (MET)                                                                     8.6682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8410 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          2.5415                     1.4700 &  23.4700 r
  la_data_in[41] (net)                                   2   0.2226 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4700 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7911   2.5477   1.0500   0.3202   0.4097 &  23.8797 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0888   1.0500            0.0807 &  23.9604 r
  mprj/buf_i[169] (net)                                  2   0.0095 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0103   0.0888   1.0500   0.0041   0.0044 &  23.9648 r
  data arrival time                                                                                                 23.9648

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1461 &  32.7954 r
  clock reconvergence pessimism                                                                           0.0000    32.7954
  clock uncertainty                                                                                      -0.1000    32.6954
  library setup time                                                                    1.0000           -0.0439    32.6516
  data required time                                                                                                32.6516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6516
  data arrival time                                                                                                -23.9648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1707 

  slack (with derating applied) (MET)                                                                     8.6868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8574 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               2.8708                     1.6441 &  23.6441 r
  io_in[29] (net)                                        2   0.2497 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6441 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1671   2.8786   1.0500   0.0679   0.1665 &  23.8106 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1206   1.0500            0.0907 &  23.9012 r
  mprj/buf_i[221] (net)                                  2   0.0335 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0174   0.1206   1.0500   0.0070   0.0081 &  23.9093 r
  data arrival time                                                                                                 23.9093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0999 &  32.7493 r
  clock reconvergence pessimism                                                                           0.0000    32.7493
  clock uncertainty                                                                                      -0.1000    32.6493
  library setup time                                                                    1.0000           -0.0479    32.6014
  data required time                                                                                                32.6014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6014
  data arrival time                                                                                                -23.9093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1447 
  total derate : arrival time                                                                            -0.0126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     8.6921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8494 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          2.9155                     1.7035 &  23.7035 r
  la_data_in[27] (net)                                   2   0.2573 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7035 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9186   1.0500   0.0000   0.0644 &  23.7679 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0980   1.0500            0.0663 &  23.8341 r
  mprj/buf_i[155] (net)                                  2   0.0124 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0313   0.0980   1.0500   0.0125   0.0132 &  23.8474 r
  data arrival time                                                                                                 23.8474

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0400 &  32.6894 r
  clock reconvergence pessimism                                                                           0.0000    32.6894
  clock uncertainty                                                                                      -0.1000    32.5894
  library setup time                                                                    1.0000           -0.0443    32.5451
  data required time                                                                                                32.5451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5451
  data arrival time                                                                                                -23.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1415 
  total derate : arrival time                                                                            -0.0069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1484 

  slack (with derating applied) (MET)                                                                     8.6977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8461 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          2.6264                     1.5201 &  23.5201 r
  la_data_in[58] (net)                                   2   0.2302 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5201 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6327   1.0500   0.0000   0.0794 &  23.5995 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1460   1.0500            0.1263 &  23.7258 r
  mprj/buf_i[186] (net)                                  2   0.0573 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0638   0.1462   1.0500   0.0239   0.0286 &  23.7544 r
  data arrival time                                                                                                 23.7544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9579 &  32.6072 r
  clock reconvergence pessimism                                                                           0.0000    32.6072
  clock uncertainty                                                                                      -0.1000    32.5072
  library setup time                                                                    1.0000           -0.0515    32.4558
  data required time                                                                                                32.4558
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4558
  data arrival time                                                                                                -23.7544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1372 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1484 

  slack (with derating applied) (MET)                                                                     8.7013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8497 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             2.9349                     1.7175 &  23.7175 r
  la_oenb[25] (net)                                      2   0.2592 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7175 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9377   1.0500   0.0000   0.0624 &  23.7799 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0878   1.0500            0.0537 &  23.8337 r
  mprj/buf_i[89] (net)                                   1   0.0047 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0215   0.0878   1.0500   0.0088   0.0093 &  23.8430 r
  data arrival time                                                                                                 23.8430

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0402 &  32.6896 r
  clock reconvergence pessimism                                                                           0.0000    32.6896
  clock uncertainty                                                                                      -0.1000    32.5896
  library setup time                                                                    1.0000           -0.0437    32.5459
  data required time                                                                                                32.5459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5459
  data arrival time                                                                                                -23.8430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1416 
  total derate : arrival time                                                                            -0.0060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1475 

  slack (with derating applied) (MET)                                                                     8.7029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8504 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          2.5042                     1.4528 &  23.4528 r
  la_data_in[32] (net)                                   2   0.2197 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4528 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8303   2.5096   1.0500   0.3315   0.4162 &  23.8690 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0819   1.0500            0.0759 &  23.9448 r
  mprj/buf_i[160] (net)                                  1   0.0047 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0819   1.0500   0.0000   0.0001 &  23.9449 r
  data arrival time                                                                                                 23.9449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1553 &  32.8046 r
  clock reconvergence pessimism                                                                           0.0000    32.8046
  clock uncertainty                                                                                      -0.1000    32.7047
  library setup time                                                                    1.0000           -0.0435    32.6612
  data required time                                                                                                32.6612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6612
  data arrival time                                                                                                -23.9449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (MET)                                                                     8.7163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8873 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          2.5915                     1.5004 &  23.5004 r
  la_data_in[42] (net)                                   2   0.2271 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5004 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5444   2.5976   1.0500   0.2176   0.3023 &  23.8026 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0989   1.0500            0.0878 &  23.8904 r
  mprj/buf_i[170] (net)                                  2   0.0171 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0505   0.0989   1.0500   0.0206   0.0219 &  23.9123 r
  data arrival time                                                                                                 23.9123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1460 &  32.7954 r
  clock reconvergence pessimism                                                                           0.0000    32.7954
  clock uncertainty                                                                                      -0.1000    32.6954
  library setup time                                                                    1.0000           -0.0444    32.6509
  data required time                                                                                                32.6509
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6509
  data arrival time                                                                                                -23.9123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1667 

  slack (with derating applied) (MET)                                                                     8.7387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9054 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             2.9288                     1.6878 &  23.6878 r
  la_oenb[41] (net)                                      2   0.2586 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6878 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1315   2.9347   1.0500   0.0537   0.1403 &  23.8281 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0979   1.0500            0.0652 &  23.8933 r
  mprj/buf_i[105] (net)                                  2   0.0122 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0388   0.0979   1.0500   0.0151   0.0160 &  23.9093 r
  data arrival time                                                                                                 23.9093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1462 &  32.7955 r
  clock reconvergence pessimism                                                                           0.0000    32.7955
  clock uncertainty                                                                                      -0.1000    32.6955
  library setup time                                                                    1.0000           -0.0444    32.6511
  data required time                                                                                                32.6511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6511
  data arrival time                                                                                                -23.9093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     8.7418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8995 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               1.6679                     0.9726 &  22.9726 r
  io_in[12] (net)                                        2   0.1462 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.9726 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6702   1.0500   0.0000   0.0361 &  23.0087 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1106   1.0500            0.1530 &  23.1617 r
  mprj/buf_i[204] (net)                                  2   0.0410 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.1107   1.0500   0.0045   0.0058 &  23.1675 r
  data arrival time                                                                                                 23.1675

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.4169 &  32.0662 r
  clock reconvergence pessimism                                                                           0.0000    32.0662
  clock uncertainty                                                                                      -0.1000    31.9662
  library setup time                                                                    1.0000           -0.0429    31.9234
  data required time                                                                                                31.9234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9234
  data arrival time                                                                                                -23.1675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1088 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1180 

  slack (with derating applied) (MET)                                                                     8.7559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8739 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             2.3827                     1.3785 &  23.3785 r
  la_oenb[59] (net)                                      2   0.2085 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3785 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2365   2.3879   1.0500   0.0925   0.1685 &  23.5470 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1634   1.0500            0.1520 &  23.6990 r
  mprj/buf_i[123] (net)                                  2   0.0747 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1498   0.1637   1.0500   0.0626   0.0702 &  23.7692 r
  data arrival time                                                                                                 23.7692

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0462 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0545    32.5410
  data required time                                                                                                32.5410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5410
  data arrival time                                                                                                -23.7692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1605 

  slack (with derating applied) (MET)                                                                     8.7718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9323 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          2.5635                     1.4822 &  23.4822 r
  la_data_in[43] (net)                                   2   0.2245 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4822 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4466   2.5698   1.0500   0.1818   0.2666 &  23.7488 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1106   1.0500            0.1005 &  23.8493 r
  mprj/buf_i[171] (net)                                  2   0.0284 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0394   0.1107   1.0500   0.0153   0.0166 &  23.8659 r
  data arrival time                                                                                                 23.8659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1452 &  32.7945 r
  clock reconvergence pessimism                                                                           0.0000    32.7945
  clock uncertainty                                                                                      -0.1000    32.6945
  library setup time                                                                    1.0000           -0.0462    32.6483
  data required time                                                                                                32.6483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6483
  data arrival time                                                                                                -23.8659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     8.7825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9478 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             2.7788                     1.5943 &  23.5943 r
  la_oenb[42] (net)                                      2   0.2450 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5943 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1758   2.7858   1.0500   0.0717   0.1628 &  23.7571 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   1.0500            0.0862 &  23.8433 r
  mprj/buf_i[106] (net)                                  2   0.0247 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0474   0.1098   1.0500   0.0186   0.0199 &  23.8632 r
  data arrival time                                                                                                 23.8632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1472 &  32.7965 r
  clock reconvergence pessimism                                                                           0.0000    32.7965
  clock uncertainty                                                                                      -0.1000    32.6965
  library setup time                                                                    1.0000           -0.0460    32.6505
  data required time                                                                                                32.6505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6505
  data arrival time                                                                                                -23.8632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1472 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1600 

  slack (with derating applied) (MET)                                                                     8.7873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9473 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          2.4897                     1.4416 &  23.4416 r
  la_data_in[48] (net)                                   2   0.2181 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4416 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5172   2.4954   1.0500   0.2110   0.2938 &  23.7355 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1224   1.0500            0.1160 &  23.8514 r
  mprj/buf_i[176] (net)                                  2   0.0403 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0633   0.1224   1.0500   0.0257   0.0279 &  23.8793 r
  data arrival time                                                                                                 23.8793

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1659 &  32.8152 r
  clock reconvergence pessimism                                                                           0.0000    32.8152
  clock uncertainty                                                                                      -0.1000    32.7152
  library setup time                                                                    1.0000           -0.0480    32.6672
  data required time                                                                                                32.6672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6672
  data arrival time                                                                                                -23.8793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1690 

  slack (with derating applied) (MET)                                                                     8.7879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9569 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             2.4380                     1.4144 &  23.4144 r
  la_oenb[47] (net)                                      2   0.2138 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4144 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4951   2.4428   1.0500   0.1946   0.2722 &  23.6865 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   1.0500            0.1290 &  23.8156 r
  mprj/buf_i[111] (net)                                  2   0.0509 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1133   0.1330   1.0500   0.0456   0.0491 &  23.8646 r
  data arrival time                                                                                                 23.8646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1651 &  32.8145 r
  clock reconvergence pessimism                                                                           0.0000    32.8145
  clock uncertainty                                                                                      -0.1000    32.7145
  library setup time                                                                    1.0000           -0.0497    32.6647
  data required time                                                                                                32.6647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6647
  data arrival time                                                                                                -23.8646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1696 

  slack (with derating applied) (MET)                                                                     8.8001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9697 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               2.6524                     1.5432 &  23.5432 r
  io_in[27] (net)                                        2   0.2332 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5432 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1639   2.6567   1.0500   0.0653   0.1347 &  23.6779 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1226   1.0500            0.1062 &  23.7841 r
  mprj/buf_i[219] (net)                                  2   0.0383 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0199   0.1226   1.0500   0.0080   0.0093 &  23.7934 r
  data arrival time                                                                                                 23.7934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0929 &  32.7423 r
  clock reconvergence pessimism                                                                           0.0000    32.7423
  clock uncertainty                                                                                      -0.1000    32.6423
  library setup time                                                                    1.0000           -0.0482    32.5941
  data required time                                                                                                32.5941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5941
  data arrival time                                                                                                -23.7934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1443 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1562 

  slack (with derating applied) (MET)                                                                     8.8007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9569 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             2.4994                     1.4498 &  23.4498 r
  la_oenb[44] (net)                                      2   0.2192 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4498 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5563   2.5045   1.0500   0.2134   0.2946 &  23.7444 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1156   1.0500            0.1092 &  23.8536 r
  mprj/buf_i[108] (net)                                  2   0.0339 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0304   0.1156   1.0500   0.0118   0.0132 &  23.8668 r
  data arrival time                                                                                                 23.8668

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1665 &  32.8159 r
  clock reconvergence pessimism                                                                           0.0000    32.8159
  clock uncertainty                                                                                      -0.1000    32.7159
  library setup time                                                                    1.0000           -0.0470    32.6689
  data required time                                                                                                32.6689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6689
  data arrival time                                                                                                -23.8668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1681 

  slack (with derating applied) (MET)                                                                     8.8021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9702 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              2.1137                     1.2324 &  23.2324 r
  la_oenb[3] (net)                                       2   0.1856 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2324 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5406   2.1164   1.0500   0.2200   0.2817 &  23.5141 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0794   1.0500            0.0991 &  23.6132 r
  mprj/buf_i[67] (net)                                   1   0.0069 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0794   1.0500   0.0000   0.0001 &  23.6133 r
  data arrival time                                                                                                 23.6133

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9173 &  32.5667 r
  clock reconvergence pessimism                                                                           0.0000    32.5667
  clock uncertainty                                                                                      -0.1000    32.4667
  library setup time                                                                    1.0000           -0.0427    32.4239
  data required time                                                                                                32.4239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4239
  data arrival time                                                                                                -23.6133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1532 

  slack (with derating applied) (MET)                                                                     8.8107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9639 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             2.3604                     1.3653 &  23.3653 r
  la_oenb[46] (net)                                      2   0.2065 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3653 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2562   2.3657   1.0500   0.1008   0.1752 &  23.5405 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1314   1.0500            0.1322 &  23.6727 r
  mprj/buf_i[110] (net)                                  2   0.0505 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1025   0.1314   1.0500   0.0416   0.0449 &  23.7176 r
  data arrival time                                                                                                 23.7176

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0312 &  32.6806 r
  clock reconvergence pessimism                                                                           0.0000    32.6806
  clock uncertainty                                                                                      -0.1000    32.5806
  library setup time                                                                    1.0000           -0.0494    32.5312
  data required time                                                                                                32.5312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5312
  data arrival time                                                                                                -23.7176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1411 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1579 

  slack (with derating applied) (MET)                                                                     8.8136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9714 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          2.3980                     1.3881 &  23.3881 r
  la_data_in[57] (net)                                   2   0.2100 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3881 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2161   2.4034   1.0500   0.0839   0.1594 &  23.5476 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1245   1.0500            0.1237 &  23.6713 r
  mprj/buf_i[185] (net)                                  2   0.0438 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0263   0.1246   1.0500   0.0101   0.0119 &  23.6832 r
  data arrival time                                                                                                 23.6832

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0097 &  32.6591 r
  clock reconvergence pessimism                                                                           0.0000    32.6591
  clock uncertainty                                                                                      -0.1000    32.5591
  library setup time                                                                    1.0000           -0.0483    32.5108
  data required time                                                                                                32.5108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5108
  data arrival time                                                                                                -23.6832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1399 
  total derate : arrival time                                                                            -0.0141 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1540 

  slack (with derating applied) (MET)                                                                     8.8276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9816 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          2.4501                     1.4102 &  23.4102 r
  la_data_in[61] (net)                                   2   0.2159 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4102 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2379   2.4562   1.0500   0.0929   0.1741 &  23.5843 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1320   1.0500            0.1246 &  23.7089 r
  mprj/buf_i[189] (net)                                  2   0.0474 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1322   1.0500   0.0000   0.0029 &  23.7118 r
  data arrival time                                                                                                 23.7118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0463 &  32.6957 r
  clock reconvergence pessimism                                                                           0.0000    32.6957
  clock uncertainty                                                                                      -0.1000    32.5957
  library setup time                                                                    1.0000           -0.0495    32.5462
  data required time                                                                                                32.5462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5462
  data arrival time                                                                                                -23.7118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1562 

  slack (with derating applied) (MET)                                                                     8.8344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9906 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          2.1703                     1.2611 &  23.2611 r
  la_data_in[11] (net)                                   2   0.1903 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2611 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4109   2.1743   1.0500   0.1566   0.2193 &  23.4804 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0884   1.0500            0.1047 &  23.5852 r
  mprj/buf_i[139] (net)                                  2   0.0132 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0884   1.0500   0.0000   0.0002 &  23.5853 r
  data arrival time                                                                                                 23.5853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9168 &  32.5661 r
  clock reconvergence pessimism                                                                           0.0000    32.5661
  clock uncertainty                                                                                      -0.1000    32.4661
  library setup time                                                                    1.0000           -0.0433    32.4229
  data required time                                                                                                32.4229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4229
  data arrival time                                                                                                -23.5853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1351 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1505 

  slack (with derating applied) (MET)                                                                     8.8375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9880 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          2.3913                     1.3861 &  23.3861 r
  la_data_in[40] (net)                                   2   0.2095 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3861 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4945   2.3965   1.0500   0.2006   0.2768 &  23.6629 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0951   1.0500            0.0969 &  23.7598 r
  mprj/buf_i[168] (net)                                  2   0.0163 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0566   0.0951   1.0500   0.0231   0.0244 &  23.7842 r
  data arrival time                                                                                                 23.7842

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1461 &  32.7954 r
  clock reconvergence pessimism                                                                           0.0000    32.7954
  clock uncertainty                                                                                      -0.1000    32.6954
  library setup time                                                                    1.0000           -0.0442    32.6512
  data required time                                                                                                32.6512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6512
  data arrival time                                                                                                -23.7842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1661 

  slack (with derating applied) (MET)                                                                     8.8669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0330 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.2428                     1.3033 &  23.3033 r
  la_data_in[7] (net)                                    2   0.1967 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3033 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1648   2.2468   1.0500   0.0671   0.1280 &  23.4313 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0819   1.0500            0.0932 &  23.5245 r
  mprj/buf_i[135] (net)                                  1   0.0075 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.0819   1.0500   0.0023   0.0025 &  23.5270 r
  data arrival time                                                                                                 23.5270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.8952 &  32.5446 r
  clock reconvergence pessimism                                                                           0.0000    32.5446
  clock uncertainty                                                                                      -0.1000    32.4446
  library setup time                                                                    1.0000           -0.0430    32.4016
  data required time                                                                                                32.4016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4016
  data arrival time                                                                                                -23.5270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1339 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1446 

  slack (with derating applied) (MET)                                                                     8.8746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0192 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          2.3444                     1.3579 &  23.3579 r
  la_data_in[59] (net)                                   2   0.2053 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3579 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3494   1.0500   0.0000   0.0689 &  23.4268 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1526   1.0500            0.1470 &  23.5738 r
  mprj/buf_i[187] (net)                                  2   0.0664 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1007   0.1528   1.0500   0.0399   0.0456 &  23.6194 r
  data arrival time                                                                                                 23.6194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0192 &  32.6685 r
  clock reconvergence pessimism                                                                           0.0000    32.6685
  clock uncertainty                                                                                      -0.1000    32.5685
  library setup time                                                                    1.0000           -0.0528    32.5157
  data required time                                                                                                32.5157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5157
  data arrival time                                                                                                -23.6194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1404 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1529 

  slack (with derating applied) (MET)                                                                     8.8963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0492 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          2.6968                     1.5595 &  23.5595 r
  la_data_in[53] (net)                                   2   0.2363 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5595 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7036   1.0500   0.0000   0.0803 &  23.6398 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1286   1.0500            0.1091 &  23.7489 r
  mprj/buf_i[181] (net)                                  2   0.0434 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0179   0.1287   1.0500   0.0072   0.0087 &  23.7577 r
  data arrival time                                                                                                 23.7577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1659 &  32.8153 r
  clock reconvergence pessimism                                                                           0.0000    32.8153
  clock uncertainty                                                                                      -0.1000    32.7153
  library setup time                                                                    1.0000           -0.0490    32.6662
  data required time                                                                                                32.6662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6662
  data arrival time                                                                                                -23.7577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     8.9086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0662 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             2.3615                     1.3701 &  23.3701 r
  la_oenb[40] (net)                                      2   0.2070 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3701 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4837   2.3664   1.0500   0.1961   0.2699 &  23.6400 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0864   1.0500            0.0900 &  23.7300 r
  mprj/buf_i[104] (net)                                  2   0.0096 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0111   0.0864   1.0500   0.0044   0.0048 &  23.7348 r
  data arrival time                                                                                                 23.7348

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1461 &  32.7954 r
  clock reconvergence pessimism                                                                           0.0000    32.7954
  clock uncertainty                                                                                      -0.1000    32.6954
  library setup time                                                                    1.0000           -0.0437    32.6517
  data required time                                                                                                32.6517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6517
  data arrival time                                                                                                -23.7348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1645 

  slack (with derating applied) (MET)                                                                     8.9169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0814 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          2.3663                     1.3720 &  23.3720 r
  la_data_in[26] (net)                                   2   0.2074 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3720 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2157   2.3713   1.0500   0.0856   0.1546 &  23.5266 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0815   1.0500            0.0845 &  23.6111 r
  mprj/buf_i[154] (net)                                  1   0.0058 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0113   0.0815   1.0500   0.0045   0.0048 &  23.6159 r
  data arrival time                                                                                                 23.6159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0402 &  32.6895 r
  clock reconvergence pessimism                                                                           0.0000    32.6895
  clock uncertainty                                                                                      -0.1000    32.5895
  library setup time                                                                    1.0000           -0.0433    32.5462
  data required time                                                                                                32.5462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5462
  data arrival time                                                                                                -23.6159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1416 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1532 

  slack (with derating applied) (MET)                                                                     8.9303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0834 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          2.3892                     1.3833 &  23.3833 r
  la_data_in[51] (net)                                   2   0.2092 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3833 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2484   2.3946   1.0500   0.0974   0.1728 &  23.5561 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   1.0500            0.1193 &  23.6754 r
  mprj/buf_i[179] (net)                                  2   0.0387 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0707   0.1193   1.0500   0.0289   0.0310 &  23.7064 r
  data arrival time                                                                                                 23.7064

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1426 &  32.7919 r
  clock reconvergence pessimism                                                                           0.0000    32.7919
  clock uncertainty                                                                                      -0.1000    32.6919
  library setup time                                                                    1.0000           -0.0476    32.6444
  data required time                                                                                                32.6444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6444
  data arrival time                                                                                                -23.7064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1469 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1623 

  slack (with derating applied) (MET)                                                                     8.9380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1004 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             2.3540                     1.3628 &  23.3628 r
  la_oenb[53] (net)                                      2   0.2061 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3628 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3589   1.0500   0.0000   0.0685 &  23.4313 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1325   1.0500            0.1337 &  23.5650 r
  mprj/buf_i[117] (net)                                  2   0.0517 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0557   0.1325   1.0500   0.0226   0.0252 &  23.5902 r
  data arrival time                                                                                                 23.5902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0308 &  32.6802 r
  clock reconvergence pessimism                                                                           0.0000    32.6802
  clock uncertainty                                                                                      -0.1000    32.5802
  library setup time                                                                    1.0000           -0.0496    32.5306
  data required time                                                                                                32.5306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5306
  data arrival time                                                                                                -23.5902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1411 
  total derate : arrival time                                                                            -0.0108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1519 

  slack (with derating applied) (MET)                                                                     8.9404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0923 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             2.3695                     1.3638 &  23.3638 r
  la_oenb[54] (net)                                      2   0.2087 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3638 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3753   1.0500   0.0000   0.0726 &  23.4364 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1211   1.0500            0.1223 &  23.5587 r
  mprj/buf_i[118] (net)                                  2   0.0409 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0389   0.1211   1.0500   0.0151   0.0170 &  23.5756 r
  data arrival time                                                                                                 23.5756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0289 &  32.6782 r
  clock reconvergence pessimism                                                                           0.0000    32.6782
  clock uncertainty                                                                                      -0.1000    32.5782
  library setup time                                                                    1.0000           -0.0477    32.5305
  data required time                                                                                                32.5305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5305
  data arrival time                                                                                                -23.5756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1410 
  total derate : arrival time                                                                            -0.0101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     8.9548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1059 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           2.4649                     1.4391 &  23.4391 r
  la_data_in[9] (net)                                    2   0.2170 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4391 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4681   1.0500   0.0000   0.0579 &  23.4970 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0931   1.0500            0.0906 &  23.5875 r
  mprj/buf_i[137] (net)                                  2   0.0136 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0931   1.0500   0.0000   0.0002 &  23.5877 r
  data arrival time                                                                                                 23.5877

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0462 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0440    32.5515
  data required time                                                                                                32.5515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5515
  data arrival time                                                                                                -23.5877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1490 

  slack (with derating applied) (MET)                                                                     8.9638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1128 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             2.2428                     1.3101 &  23.3101 r
  la_oenb[17] (net)                                      2   0.1973 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3101 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.2456   1.0500   0.0000   0.0499 &  23.3601 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0834   1.0500            0.0948 &  23.4549 r
  mprj/buf_i[81] (net)                                   2   0.0086 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0033   0.0834   1.0500   0.0012   0.0014 &  23.4563 r
  data arrival time                                                                                                 23.4563

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9158 &  32.5652 r
  clock reconvergence pessimism                                                                           0.0000    32.5652
  clock uncertainty                                                                                      -0.1000    32.4652
  library setup time                                                                    1.0000           -0.0430    32.4222
  data required time                                                                                                32.4222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4222
  data arrival time                                                                                                -23.4563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1350 
  total derate : arrival time                                                                            -0.0070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1420 

  slack (with derating applied) (MET)                                                                     8.9660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1079 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          2.6360                     1.5284 &  23.5284 r
  la_data_in[38] (net)                                   2   0.2312 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5284 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6412   1.0500   0.0000   0.0720 &  23.6005 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0908   1.0500            0.0767 &  23.6772 r
  mprj/buf_i[166] (net)                                  2   0.0100 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0093   0.0908   1.0500   0.0037   0.0040 &  23.6812 r
  data arrival time                                                                                                 23.6812

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1490 &  32.7983 r
  clock reconvergence pessimism                                                                           0.0000    32.7983
  clock uncertainty                                                                                      -0.1000    32.6983
  library setup time                                                                    1.0000           -0.0440    32.6544
  data required time                                                                                                32.6544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6544
  data arrival time                                                                                                -23.6812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1546 

  slack (with derating applied) (MET)                                                                     8.9732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1277 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             2.3918                     1.3847 &  23.3847 r
  la_oenb[50] (net)                                      2   0.2094 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3847 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2505   2.3969   1.0500   0.1014   0.1760 &  23.5607 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1065   1.0500            0.1075 &  23.6682 r
  mprj/buf_i[114] (net)                                  2   0.0269 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0120   0.1065   1.0500   0.0047   0.0055 &  23.6737 r
  data arrival time                                                                                                 23.6737

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1433 &  32.7926 r
  clock reconvergence pessimism                                                                           0.0000    32.7926
  clock uncertainty                                                                                      -0.1000    32.6926
  library setup time                                                                    1.0000           -0.0455    32.6471
  data required time                                                                                                32.6471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6471
  data arrival time                                                                                                -23.6737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1607 

  slack (with derating applied) (MET)                                                                     8.9734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1341 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               2.3939                     1.3840 &  23.3840 r
  io_in[24] (net)                                        2   0.2094 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3840 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3997   1.0500   0.0000   0.0733 &  23.4573 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1174   1.0500            0.1173 &  23.5745 r
  mprj/buf_i[216] (net)                                  2   0.0370 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0074   0.1174   1.0500   0.0029   0.0039 &  23.5785 r
  data arrival time                                                                                                 23.5785

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0569 &  32.7062 r
  clock reconvergence pessimism                                                                           0.0000    32.7062
  clock uncertainty                                                                                      -0.1000    32.6062
  library setup time                                                                    1.0000           -0.0472    32.5590
  data required time                                                                                                32.5590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5590
  data arrival time                                                                                                -23.5785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     8.9805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1322 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             2.1545                     1.2571 &  23.2571 r
  la_oenb[18] (net)                                      2   0.1893 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2571 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0942   2.1573   1.0500   0.0384   0.0886 &  23.3457 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   1.0500            0.1079 &  23.4536 r
  mprj/buf_i[82] (net)                                   2   0.0153 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0226   0.0906   1.0500   0.0092   0.0099 &  23.4635 r
  data arrival time                                                                                                 23.4635

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   0.9426 &  32.5920 r
  clock reconvergence pessimism                                                                           0.0000    32.5920
  clock uncertainty                                                                                      -0.1000    32.4920
  library setup time                                                                    1.0000           -0.0436    32.4484
  data required time                                                                                                32.4484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4484
  data arrival time                                                                                                -23.4635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1463 

  slack (with derating applied) (MET)                                                                     8.9849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1312 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          2.2917                     1.3281 &  23.3281 r
  la_data_in[56] (net)                                   2   0.2007 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3281 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2965   1.0500   0.0000   0.0662 &  23.3944 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1186   1.0500            0.1248 &  23.5191 r
  mprj/buf_i[184] (net)                                  2   0.0396 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0314   0.1186   1.0500   0.0116   0.0132 &  23.5324 r
  data arrival time                                                                                                 23.5324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0264 &  32.6757 r
  clock reconvergence pessimism                                                                           0.0000    32.6757
  clock uncertainty                                                                                      -0.1000    32.5757
  library setup time                                                                    1.0000           -0.0473    32.5284
  data required time                                                                                                32.5284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5284
  data arrival time                                                                                                -23.5324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1506 

  slack (with derating applied) (MET)                                                                     8.9960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1466 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             2.2513                     1.3071 &  23.3071 r
  la_oenb[38] (net)                                      2   0.1973 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3071 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4168   2.2557   1.0500   0.1683   0.2362 &  23.5433 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0899   1.0500            0.1010 &  23.6443 r
  mprj/buf_i[102] (net)                                  2   0.0135 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0193   0.0899   1.0500   0.0079   0.0084 &  23.6527 r
  data arrival time                                                                                                 23.6527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1519 &  32.8013 r
  clock reconvergence pessimism                                                                           0.0000    32.8013
  clock uncertainty                                                                                      -0.1000    32.7013
  library setup time                                                                    1.0000           -0.0439    32.6573
  data required time                                                                                                32.6573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6573
  data arrival time                                                                                                -23.6527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1474 
  total derate : arrival time                                                                            -0.0165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1639 

  slack (with derating applied) (MET)                                                                     9.0047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1686 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          2.2127                     1.2839 &  23.2839 r
  la_data_in[54] (net)                                   2   0.1938 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2839 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2171   1.0500   0.0000   0.0616 &  23.3455 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   1.0500            0.1426 &  23.4881 r
  mprj/buf_i[182] (net)                                  2   0.0541 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0711   0.1361   1.0500   0.0290   0.0334 &  23.5214 r
  data arrival time                                                                                                 23.5214

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0304 &  32.6797 r
  clock reconvergence pessimism                                                                           0.0000    32.6797
  clock uncertainty                                                                                      -0.1000    32.5797
  library setup time                                                                    1.0000           -0.0501    32.5296
  data required time                                                                                                32.5296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5296
  data arrival time                                                                                                -23.5214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1410 
  total derate : arrival time                                                                            -0.0113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1524 

  slack (with derating applied) (MET)                                                                     9.0081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1605 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          2.2256                     1.2920 &  23.2920 r
  la_data_in[37] (net)                                   2   0.1950 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2920 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4540   2.2300   1.0500   0.1839   0.2514 &  23.5433 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0858   1.0500            0.0984 &  23.6417 r
  mprj/buf_i[165] (net)                                  2   0.0106 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.0858   1.0500   0.0023   0.0025 &  23.6442 r
  data arrival time                                                                                                 23.6442

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1550 &  32.8043 r
  clock reconvergence pessimism                                                                           0.0000    32.8043
  clock uncertainty                                                                                      -0.1000    32.7043
  library setup time                                                                    1.0000           -0.0437    32.6606
  data required time                                                                                                32.6606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6606
  data arrival time                                                                                                -23.6442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1644 

  slack (with derating applied) (MET)                                                                     9.0164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1808 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              2.3357                     1.3610 &  23.3610 r
  la_oenb[8] (net)                                       2   0.2053 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.3610 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0164   2.3391   1.0500   0.0067   0.0632 &  23.4242 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0883   1.0500            0.0939 &  23.5181 r
  mprj/buf_i[72] (net)                                   2   0.0114 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0088   0.0883   1.0500   0.0035   0.0038 &  23.5219 r
  data arrival time                                                                                                 23.5219

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0461 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0437    32.5517
  data required time                                                                                                32.5517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5517
  data arrival time                                                                                                -23.5219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0299

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     9.0299 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1794 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             2.2466                     1.3018 &  23.3018 r
  la_oenb[45] (net)                                      2   0.1967 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3018 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2512   1.0500   0.0000   0.0629 &  23.3647 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1072   1.0500            0.1171 &  23.4818 r
  mprj/buf_i[109] (net)                                  2   0.0295 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0159   0.1072   1.0500   0.0060   0.0069 &  23.4887 r
  data arrival time                                                                                                 23.4887

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0343 &  32.6836 r
  clock reconvergence pessimism                                                                           0.0000    32.6836
  clock uncertainty                                                                                      -0.1000    32.5836
  library setup time                                                                    1.0000           -0.0455    32.5381
  data required time                                                                                                32.5381
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5381
  data arrival time                                                                                                -23.4887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1412 
  total derate : arrival time                                                                            -0.0089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1501 

  slack (with derating applied) (MET)                                                                     9.0494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1995 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             2.3855                     1.3834 &  23.3834 r
  la_oenb[52] (net)                                      2   0.2091 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3834 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3900   1.0500   0.0000   0.0669 &  23.4503 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   1.0500            0.1268 &  23.5771 r
  mprj/buf_i[116] (net)                                  2   0.0462 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0572   0.1271   1.0500   0.0234   0.0257 &  23.6029 r
  data arrival time                                                                                                 23.6029

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1671 &  32.8164 r
  clock reconvergence pessimism                                                                           0.0000    32.8164
  clock uncertainty                                                                                      -0.1000    32.7164
  library setup time                                                                    1.0000           -0.0488    32.6676
  data required time                                                                                                32.6676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6676
  data arrival time                                                                                                -23.6029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1587 

  slack (with derating applied) (MET)                                                                     9.0648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2235 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          2.0044                     1.1708 &  23.1708 r
  la_data_in[14] (net)                                   2   0.1761 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1708 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3275   2.0068   1.0500   0.1332   0.1842 &  23.3550 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0929   1.0500            0.1193 &  23.4743 r
  mprj/buf_i[142] (net)                                  2   0.0194 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0929   1.0500   0.0000   0.0002 &  23.4746 r
  data arrival time                                                                                                 23.4746

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0417 &  32.6911 r
  clock reconvergence pessimism                                                                           0.0000    32.6911
  clock uncertainty                                                                                      -0.1000    32.5911
  library setup time                                                                    1.0000           -0.0440    32.5471
  data required time                                                                                                32.5471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5471
  data arrival time                                                                                                -23.4746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1416 
  total derate : arrival time                                                                            -0.0145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     9.0725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2286 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               1.8563                     1.0864 &  23.0864 r
  io_in[21] (net)                                        2   0.1632 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.0864 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5111   1.8575   1.0500   0.2073   0.2508 &  23.3372 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1080   1.0500            0.1411 &  23.4783 r
  mprj/buf_i[213] (net)                                  2   0.0359 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.1080   1.0500   0.0024   0.0035 &  23.4818 r
  data arrival time                                                                                                 23.4818

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0572 &  32.7066 r
  clock reconvergence pessimism                                                                           0.0000    32.7066
  clock uncertainty                                                                                      -0.1000    32.6066
  library setup time                                                                    1.0000           -0.0457    32.5609
  data required time                                                                                                32.5609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5609
  data arrival time                                                                                                -23.4818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1613 

  slack (with derating applied) (MET)                                                                     9.0791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2404 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             1.9498                     1.1372 &  23.1372 r
  la_oenb[26] (net)                                      2   0.1711 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1372 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3664   1.9524   1.0500   0.1455   0.1969 &  23.3341 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0763   1.0500            0.1065 &  23.4406 r
  mprj/buf_i[90] (net)                                   1   0.0063 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0102   0.0763   1.0500   0.0041   0.0044 &  23.4450 r
  data arrival time                                                                                                 23.4450

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.0382 &  32.6876 r
  clock reconvergence pessimism                                                                           0.0000    32.6876
  clock uncertainty                                                                                      -0.1000    32.5876
  library setup time                                                                    1.0000           -0.0430    32.5445
  data required time                                                                                                32.5445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5445
  data arrival time                                                                                                -23.4450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1415 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     9.0996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2557 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          2.3047                     1.3354 &  23.3354 r
  la_data_in[50] (net)                                   2   0.2018 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3354 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3097   1.0500   0.0000   0.0659 &  23.4012 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1126   1.0500            0.1184 &  23.5196 r
  mprj/buf_i[178] (net)                                  2   0.0337 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0501   0.1126   1.0500   0.0200   0.0216 &  23.5412 r
  data arrival time                                                                                                 23.5412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1452 &  32.7945 r
  clock reconvergence pessimism                                                                           0.0000    32.7945
  clock uncertainty                                                                                      -0.1000    32.6945
  library setup time                                                                    1.0000           -0.0465    32.6480
  data required time                                                                                                32.6480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6480
  data arrival time                                                                                                -23.5412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (MET)                                                                     9.1068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2637 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          2.0327                     1.1809 &  23.1809 r
  la_data_in[12] (net)                                   2   0.1780 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1809 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1607   2.0363   1.0500   0.0614   0.1155 &  23.2964 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0877   1.0500            0.1128 &  23.4092 r
  mprj/buf_i[140] (net)                                  2   0.0142 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0145   0.0877   1.0500   0.0057   0.0062 &  23.4154 r
  data arrival time                                                                                                 23.4154

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0462 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5956
  library setup time                                                                    1.0000           -0.0437    32.5519
  data required time                                                                                                32.5519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5519
  data arrival time                                                                                                -23.4154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     9.1365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2895 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               2.1129                     1.2248 &  23.2248 r
  io_in[25] (net)                                        2   0.1849 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2248 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1167   1.0500   0.0000   0.0580 &  23.2828 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   1.0500            0.1343 &  23.4172 r
  mprj/buf_i[217] (net)                                  2   0.0406 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1171   1.0500   0.0000   0.0010 &  23.4181 r
  data arrival time                                                                                                 23.4181

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0555 &  32.7048 r
  clock reconvergence pessimism                                                                           0.0000    32.7048
  clock uncertainty                                                                                      -0.1000    32.6048
  library setup time                                                                    1.0000           -0.0471    32.5577
  data required time                                                                                                32.5577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5577
  data arrival time                                                                                                -23.4181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (MET)                                                                     9.1396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2912 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             2.2734                     1.3188 &  23.3188 r
  la_oenb[37] (net)                                      2   0.1992 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3188 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2780   1.0500   0.0000   0.0605 &  23.3793 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0865   1.0500            0.0959 &  23.4752 r
  mprj/buf_i[101] (net)                                  2   0.0106 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0042   0.0865   1.0500   0.0016   0.0018 &  23.4770 r
  data arrival time                                                                                                 23.4770

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1545 &  32.8038 r
  clock reconvergence pessimism                                                                           0.0000    32.8038
  clock uncertainty                                                                                      -0.1000    32.7038
  library setup time                                                                    1.0000           -0.0437    32.6601
  data required time                                                                                                32.6601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6601
  data arrival time                                                                                                -23.4770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1551 

  slack (with derating applied) (MET)                                                                     9.1831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3382 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               1.9968                     1.1601 &  23.1601 r
  io_in[26] (net)                                        2   0.1748 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1601 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0004   1.0500   0.0000   0.0519 &  23.2120 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1182   1.0500            0.1425 &  23.3544 r
  mprj/buf_i[218] (net)                                  2   0.0432 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1182   1.0500   0.0000   0.0010 &  23.3554 r
  data arrival time                                                                                                 23.3554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0557 &  32.7050 r
  clock reconvergence pessimism                                                                           0.0000    32.7050
  clock uncertainty                                                                                      -0.1000    32.6050
  library setup time                                                                    1.0000           -0.0473    32.5577
  data required time                                                                                                32.5577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5577
  data arrival time                                                                                                -23.3554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1424 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     9.2023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3539 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          1.9514                     1.1389 &  23.1389 r
  la_data_in[17] (net)                                   2   0.1713 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1389 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0721   1.9539   1.0500   0.0293   0.0742 &  23.2131 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0866   1.0500            0.1169 &  23.3300 r
  mprj/buf_i[145] (net)                                  2   0.0143 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0072   0.0866   1.0500   0.0028   0.0031 &  23.3331 r
  data arrival time                                                                                                 23.3331

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0462 &  32.6955 r
  clock reconvergence pessimism                                                                           0.0000    32.6955
  clock uncertainty                                                                                      -0.1000    32.5955
  library setup time                                                                    1.0000           -0.0436    32.5519
  data required time                                                                                                32.5519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5519
  data arrival time                                                                                                -23.3331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1419 
  total derate : arrival time                                                                            -0.0092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     9.2188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3699 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          1.9616                     1.1430 &  23.1430 r
  la_data_in[29] (net)                                   2   0.1720 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1430 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2477   1.9641   1.0500   0.0982   0.1482 &  23.2911 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0778   1.0500            0.1074 &  23.3985 r
  mprj/buf_i[157] (net)                                  1   0.0073 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0778   1.0500   0.0000   0.0001 &  23.3986 r
  data arrival time                                                                                                 23.3986

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1499 &  32.7992 r
  clock reconvergence pessimism                                                                           0.0000    32.7992
  clock uncertainty                                                                                      -0.1000    32.6992
  library setup time                                                                    1.0000           -0.0432    32.6560
  data required time                                                                                                32.6560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6560
  data arrival time                                                                                                -23.3986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     9.2575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4170 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             1.9258                     1.1203 &  23.1203 r
  la_oenb[28] (net)                                      2   0.1687 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1203 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2127   1.9287   1.0500   0.0836   0.1332 &  23.2536 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0781   1.0500            0.1097 &  23.3632 r
  mprj/buf_i[92] (net)                                   1   0.0080 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0144   0.0781   1.0500   0.0058   0.0062 &  23.3695 r
  data arrival time                                                                                                 23.3695

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1665 &  32.8159 r
  clock reconvergence pessimism                                                                           0.0000    32.8159
  clock uncertainty                                                                                      -0.1000    32.7159
  library setup time                                                                    1.0000           -0.0432    32.6726
  data required time                                                                                                32.6726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6726
  data arrival time                                                                                                -23.3695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1482 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1601 

  slack (with derating applied) (MET)                                                                     9.3032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4633 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             1.9958                     1.1618 &  23.1618 r
  la_oenb[30] (net)                                      2   0.1750 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1618 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9984   1.0500   0.0000   0.0466 &  23.2085 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0814   1.0500            0.1089 &  23.3173 r
  mprj/buf_i[94] (net)                                   2   0.0097 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0081   0.0814   1.0500   0.0032   0.0034 &  23.3207 r
  data arrival time                                                                                                 23.3207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1586 &  32.8080 r
  clock reconvergence pessimism                                                                           0.0000    32.8080
  clock uncertainty                                                                                      -0.1000    32.7080
  library setup time                                                                    1.0000           -0.0434    32.6645
  data required time                                                                                                32.6645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6645
  data arrival time                                                                                                -23.3207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1478 
  total derate : arrival time                                                                            -0.0076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1554 

  slack (with derating applied) (MET)                                                                     9.3438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4992 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             1.7981                     1.0452 &  23.0452 r
  la_oenb[29] (net)                                      2   0.1574 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.0452 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2041   1.8008   1.0500   0.0803   0.1266 &  23.1718 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.1219 &  23.2937 r
  mprj/buf_i[93] (net)                                   2   0.0134 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0175   0.0830   1.0500   0.0071   0.0076 &  23.3014 r
  data arrival time                                                                                                 23.3014

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8291   0.9500   0.0000   1.1497 &  32.7991 r
  clock reconvergence pessimism                                                                           0.0000    32.7991
  clock uncertainty                                                                                      -0.1000    32.6991
  library setup time                                                                    1.0000           -0.0435    32.6555
  data required time                                                                                                32.6555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6555
  data arrival time                                                                                                -23.3014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     9.3542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5137 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               1.4844                     0.8635 &  22.8635 r
  io_in[17] (net)                                        2   0.1297 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8635 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4858   1.0500   0.0000   0.0278 &  22.8913 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   1.0500            0.1577 &  23.0490 r
  mprj/buf_i[209] (net)                                  2   0.0385 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1052   1.0500   0.0000   0.0009 &  23.0499 r
  data arrival time                                                                                                 23.0499

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   0.9594 &  32.6087 r
  clock reconvergence pessimism                                                                           0.0000    32.6087
  clock uncertainty                                                                                      -0.1000    32.5087
  library setup time                                                                    1.0000           -0.0449    32.4638
  data required time                                                                                                32.4638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4638
  data arrival time                                                                                                -23.0499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1373 
  total derate : arrival time                                                                            -0.0089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1462 

  slack (with derating applied) (MET)                                                                     9.4139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5600 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          1.8127                     1.0544 &  23.0544 r
  la_data_in[23] (net)                                   2   0.1588 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.0544 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8153   1.0500   0.0000   0.0414 &  23.0958 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0892   1.0500            0.1267 &  23.2225 r
  mprj/buf_i[151] (net)                                  2   0.0187 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0155   0.0892   1.0500   0.0063   0.0068 &  23.2293 r
  data arrival time                                                                                                 23.2293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.1645 &  32.8139 r
  clock reconvergence pessimism                                                                           0.0000    32.8139
  clock uncertainty                                                                                      -0.1000    32.7139
  library setup time                                                                    1.0000           -0.0439    32.6700
  data required time                                                                                                32.6700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6700
  data arrival time                                                                                                -23.2293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1564 

  slack (with derating applied) (MET)                                                                     9.4407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5971 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               1.3249                     0.7745 &  22.7745 r
  io_in[18] (net)                                        2   0.1160 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.7745 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3255   1.0500   0.0000   0.0187 &  22.7932 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0954   1.0500            0.1561 &  22.9493 r
  mprj/buf_i[210] (net)                                  2   0.0320 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0954   1.0500   0.0000   0.0007 &  22.9500 r
  data arrival time                                                                                                 22.9500

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0578 &  32.7071 r
  clock reconvergence pessimism                                                                           0.0000    32.7071
  clock uncertainty                                                                                      -0.1000    32.6071
  library setup time                                                                    1.0000           -0.0442    32.5630
  data required time                                                                                                32.5630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5630
  data arrival time                                                                                                -22.9500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1508 

  slack (with derating applied) (MET)                                                                     9.6130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7638 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[20] (in)                                                               1.2691                     0.7386 &  22.7386 r
  io_in[20] (net)                                        2   0.1107 
  mprj/io_in[20] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.7386 r
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2699   1.0500   0.0000   0.0203 &  22.7589 r
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1025   1.0500            0.1640 &  22.9229 r
  mprj/buf_i[212] (net)                                  2   0.0396 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1025   1.0500   0.0000   0.0011 &  22.9240 r
  data arrival time                                                                                                 22.9240

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0580 &  32.7073 r
  clock reconvergence pessimism                                                                           0.0000    32.7073
  clock uncertainty                                                                                      -0.1000    32.6073
  library setup time                                                                    1.0000           -0.0448    32.5625
  data required time                                                                                                32.5625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5625
  data arrival time                                                                                                -22.9240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1513 

  slack (with derating applied) (MET)                                                                     9.6385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7898 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[19] (in)                                                               0.9952                     0.5800 &  22.5800 r
  io_in[19] (net)                                        2   0.0865 
  mprj/io_in[19] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.5800 r
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9955   1.0500   0.0000   0.0114 &  22.5913 r
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   1.0500            0.1689 &  22.7602 r
  mprj/buf_i[211] (net)                                  2   0.0386 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0967   1.0500   0.0000   0.0010 &  22.7612 r
  data arrival time                                                                                                 22.7612

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2671 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1519   0.9500   0.0000   0.0711 &  30.0711 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8291   0.9500            1.5782 &  31.6493 r
  mprj/clk (net)                                       826   2.6772 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8291   0.9500   0.0000   1.0581 &  32.7074 r
  clock reconvergence pessimism                                                                           0.0000    32.7074
  clock uncertainty                                                                                      -0.1000    32.6074
  library setup time                                                                    1.0000           -0.0442    32.5632
  data required time                                                                                                32.5632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5632
  data arrival time                                                                                                -22.7612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1425 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     9.8020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9531 



1
