 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : top
Version: G-2012.06-SP2
Date   : Fri Oct 12 06:13:00 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary_ff1p25v0c
Wire Load Model Mode: top

  Startpoint: D_Path/reg_file_inst/register_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][0]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][0]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2065/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U636/ZN (OAI21_X1)                 0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][0]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][1]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][1]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2066/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2228/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][1]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][1]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][2]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][2]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2067/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2229/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][2]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][2]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][3]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][3]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2068/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2230/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][3]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][3]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][4]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][4]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2069/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2231/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][4]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][4]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][5]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][5]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2070/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2232/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][5]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][5]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][6]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][6]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2071/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2233/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][6]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][6]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][7]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][7]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2072/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U2234/ZN (OAI21_X1)                0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][7]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][7]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][8]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][8]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2073/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U947/ZN (OAI21_X1)                 0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][8]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][8]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: D_Path/reg_file_inst/register_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: D_Path/reg_file_inst/register_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                5K_hvratio_1_1        NangateOpenCellLibrary_ff1p25v0c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][9]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  D_Path/reg_file_inst/register_reg[1][9]/Q (DFFR_X1)     0.06       0.06 f
  D_Path/reg_file_inst/U2074/ZN (NAND2_X1)                0.02       0.08 r
  D_Path/reg_file_inst/U948/ZN (OAI21_X1)                 0.02       0.10 f
  D_Path/reg_file_inst/register_reg[1][9]/D (DFFR_X1)     0.01       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  D_Path/reg_file_inst/register_reg[1][9]/CK (DFFR_X1)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
