// Seed: 777389511
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_0 = !id_2;
  assign id_1 = 1;
  assign id_1 = (1);
endmodule
