

================================================================
== Synthesis Summary Report of 'correlator'
================================================================
+ General Information: 
    * Date:           Wed Dec  1 13:05:31 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-------------+-------------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |             |             |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT     | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-------------+-------------+-----+
    |+ correlator                                           |     -|  0.08|    69363|  6.936e+05|         -|    69364|     -|        no|     -|   -|  14333 (13%)|  29003 (54%)|    -|
    | + grp_correlator_Pipeline_Initialization_loop_fu_672  |     -|  2.58|       35|    350.000|         -|       35|     -|        no|     -|   -|    999 (~0%)|   9359 (17%)|    -|
    |  o Initialization_loop                                |     -|  7.30|       33|    330.000|         1|        1|    33|       yes|     -|   -|            -|            -|    -|
    | + grp_correlator_Pipeline_Outer_Loop_fu_742           |     -|  0.39|       36|    360.000|         -|       36|     -|        no|     -|   -|    6211 (5%)|    3510 (6%)|    -|
    |  o Outer_Loop                                         |     -|  7.30|       34|    340.000|         5|        1|    31|       yes|     -|   -|            -|            -|    -|
    | + grp_correlator_Pipeline_Find_max_loop_fu_909        |     -|  0.08|      330|  3.300e+03|         -|      330|     -|        no|     -|   -|    4022 (3%)|  15336 (28%)|    -|
    |  o Find_max_loop                                      |    II|  7.30|      328|  3.280e+03|        64|       64|     5|       yes|     -|   -|            -|            -|    -|
    | o MULTI_SAMPLE                                        |     -|  7.30|    69360|  6.936e+05|       408|        -|   170|        no|     -|   -|            -|            -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------------+---------+----------+
| Interface       | Mode    | Bitwidth |
+-----------------+---------+----------+
| input_signal    | ap_none | 32       |
| output_signal_i | ap_none | 32       |
| output_signal_o | ap_none | 32       |
+-----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| output_signal | inout     | float*   |
| input_signal  | in        | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+
| Argument      | HW Name                | HW Type |
+---------------+------------------------+---------+
| output_signal | output_signal_i        | port    |
| output_signal | output_signal_o        | port    |
| output_signal | output_signal_o_ap_vld | port    |
| input_signal  | input_signal           | port    |
+---------------+------------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

