#contributor : Aaron , generated by script from template provided by Xilinx
#name : V5_USR_ACCESS_VIRTEX5
#key:V5_USR_ACCESS_VIRTEX5
# --

USR_ACCESS_VIRTEX5 U_USR_ACCESS_VIRTEX5 (
   .CFGCLK(CFGCLK),      // 1-bit configuration clock output
   .DATA(DATA),          // 32-bit config data output
   .DATAVALID(DATAVALID) // 1-bit data valid output
);

