Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 16 00:08:09 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_clock_module_timing_summary_routed.rpt -pb top_clock_module_timing_summary_routed.pb -rpx top_clock_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_clock_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: bin/editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bin/editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/seconds_gear/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.492        0.000                      0                  181        0.198        0.000                      0                  181        4.020        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.492        0.000                      0                  181        0.198        0.000                      0                  181        4.020        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.221ns (29.487%)  route 2.920ns (70.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.615     5.136    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 f  seg7/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.690     6.245    seg7/anode_timer[16]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  seg7/anode_timer[0]_i_4/O
                         net (fo=2, routed)           0.835     7.377    seg7/anode_timer[0]_i_4_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I1_O)        0.150     7.527 r  seg7/anode_timer[16]_i_2/O
                         net (fo=18, routed)          0.824     8.351    seg7/anode_timer[16]_i_2_n_0
    SLICE_X6Y25          LUT3 (Prop_lut3_I1_O)        0.355     8.706 r  seg7/anode_select[1]_i_1/O
                         net (fo=1, routed)           0.571     9.277    seg7/anode_select[1]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  seg7/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.500    14.841    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  seg7/anode_select_reg[1]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)       -0.310    14.769    seg7/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.857ns (22.550%)  route 2.943ns (77.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.974     8.948    seg7/elapsed_half1_out
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509    14.850    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.632    14.480    seg7/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.857ns (23.402%)  route 2.805ns (76.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     8.809    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[21]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.632    14.454    seg7/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.857ns (23.402%)  route 2.805ns (76.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     8.809    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[22]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.632    14.454    seg7/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.857ns (23.402%)  route 2.805ns (76.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     8.809    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[23]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.632    14.454    seg7/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.857ns (23.402%)  route 2.805ns (76.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     8.809    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[24]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.632    14.454    seg7/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.857ns (24.128%)  route 2.695ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     8.699    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.632    14.453    seg7/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.857ns (24.128%)  route 2.695ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     8.699    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.632    14.453    seg7/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.857ns (24.128%)  route 2.695ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     8.699    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[15]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.632    14.453    seg7/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 seg7/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.857ns (24.128%)  route 2.695ns (75.872%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.626     5.147    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/timer_reg[25]/Q
                         net (fo=2, routed)           0.814     6.417    seg7/timer[25]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.541 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.575     7.116    seg7/timer[25]_i_6_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     7.240 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.580     7.821    seg7/timer[25]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.153     7.974 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     8.699    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[16]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.632    14.453    seg7/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bin/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bin/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  bin/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.062     1.656    bin/neg_U/sig_prev
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.099     1.755 r  bin/neg_U/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.755    bin/neg_U/pulse_i_1__1_n_0
    SLICE_X0Y23          FDRE                                         r  bin/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bin/neg_U/pulse_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.091     1.557    bin/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.838%)  route 0.147ns (44.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=8, routed)           0.147     1.753    bin/hr/Q[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.599    bin/hr/hrs_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.505%)  route 0.149ns (44.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=8, routed)           0.149     1.755    bin/hr/Q[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  bin/hr/hrs_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    bin/hr/hrs_ctr[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.599    bin/hr/hrs_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bin/bL/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bL/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  bin/bL/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/bL/temp2_reg/Q
                         net (fo=1, routed)           0.166     1.772    bin/bL/temp2_reg_n_0
    SLICE_X0Y25          FDRE                                         r  bin/bL/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  bin/bL/temp3_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070     1.548    bin/bL/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bin/bC/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bC/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  bin/bC/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.713    bin/bC/temp1_reg_n_0
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.017     1.482    bin/bC/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bC/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bC/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  bin/bC/temp2_reg/Q
                         net (fo=1, routed)           0.124     1.717    bin/bC/temp2_reg_n_0
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp3_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.017     1.482    bin/bC/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bD/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bD/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  bin/bD/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  bin/bD/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.713    bin/bD/temp1_reg_n_0
    SLICE_X3Y24          FDRE                                         r  bin/bD/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  bin/bD/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.012     1.477    bin/bD/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bin/bR/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bR/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  bin/bR/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/bR/temp1_reg/Q
                         net (fo=1, routed)           0.172     1.778    bin/bR/temp1_reg_n_0
    SLICE_X0Y25          FDRE                                         r  bin/bR/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bR/clk_100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  bin/bR/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.070     1.535    bin/bR/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bin/bL/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bL/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.582     1.465    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  bin/bL/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/bL/temp1_reg/Q
                         net (fo=1, routed)           0.170     1.776    bin/bL/temp1_reg_n_0
    SLICE_X1Y25          FDRE                                         r  bin/bL/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bL/clk_100MHz_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  bin/bL/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.066     1.531    bin/bL/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bin/bU/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bU/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.583     1.466    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  bin/bU/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  bin/bU/temp1_reg/Q
                         net (fo=1, routed)           0.170     1.777    bin/bU/temp1
    SLICE_X1Y23          FDRE                                         r  bin/bU/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  bin/bU/temp2_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.066     1.532    bin/bU/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    bin/bC/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    bin/bC/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    bin/bC/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    bin/bD/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    bin/bD/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    bin/bD/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y25    bin/bL/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y25    bin/bL/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y25    bin/bL/temp3_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y22    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y22    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y24    bin/bD/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y24    bin/bD/temp1_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y22    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y22    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y24    bin/bC/temp3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y24    bin/bD/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y24    bin/bD/temp1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 4.423ns (48.971%)  route 4.609ns (51.029%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           1.011     1.570    seg7/Q[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.152     1.722 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.598     5.320    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     9.033 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.033    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.206ns (47.768%)  route 4.599ns (52.232%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           1.011     1.570    seg7/Q[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.124     1.694 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.588     5.282    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.805 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.805    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.378ns (51.304%)  route 4.155ns (48.696%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.550     1.109    seg7/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.118     1.227 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.605     4.832    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     8.534 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.534    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.186ns (50.080%)  route 4.172ns (49.920%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.550     1.109    seg7/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.233 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.622     4.855    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.358 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.358    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.617ns  (logic 0.580ns (35.872%)  route 1.037ns (64.128%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           1.037     1.493    bin/sec/sec_ctr_reg[5]
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.124     1.617 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.617    bin/sec/p_0_in[0]
    SLICE_X0Y22          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.495ns  (logic 0.580ns (38.792%)  route 0.915ns (61.208%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.915     1.371    bin/sec/sec_ctr_reg[5]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.495 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.495    bin/sec/p_0_in[3]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 0.580ns (38.844%)  route 0.913ns (61.156%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.913     1.369    bin/sec/sec_ctr_reg[5]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.493 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.493    bin/sec/p_0_in[2]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.580ns (39.047%)  route 0.905ns (60.953%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.905     1.361    bin/sec/sec_ctr_reg[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     1.485 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.485    bin/sec/p_0_in[1]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.483ns  (logic 0.580ns (39.099%)  route 0.903ns (60.901%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.903     1.359    bin/sec/sec_ctr_reg[2]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     1.483 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.483    bin/sec/sec_ctr[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.580ns (40.492%)  route 0.852ns (59.508%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[1]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bin/sec/sec_ctr_reg[1]/Q
                         net (fo=7, routed)           0.852     1.308    bin/sec/sec_ctr_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     1.432 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.432    bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X0Y22          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.105%)  route 0.146ns (43.895%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.146     0.287    bin/sec/sec_ctr_reg[5]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X0Y22          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[4]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.166     0.307    bin/sec/sec_ctr_reg[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.352 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.352    bin/sec/sec_ctr[5]_i_1_n_0
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.371%)  route 0.169ns (47.629%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.169     0.310    bin/sec/sec_ctr_reg[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.355    bin/sec/p_0_in[3]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.328%)  route 0.169ns (47.672%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[4]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.169     0.310    bin/sec/sec_ctr_reg[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    bin/sec/p_0_in[1]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.224%)  route 0.170ns (47.776%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.170     0.311    bin/sec/sec_ctr_reg[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.356 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    bin/sec/p_0_in[2]
    SLICE_X1Y21          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.295%)  route 0.207ns (52.705%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.207     0.348    bin/sec/sec_ctr_reg[2]
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.045     0.393 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.393    bin/sec/p_0_in[0]
    SLICE_X0Y22          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.407ns (47.965%)  route 1.526ns (52.035%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.196     0.354    seg7/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.399 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.330     1.729    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.933 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.933    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.468ns (49.077%)  route 1.523ns (50.923%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[1]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[1]/Q
                         net (fo=8, routed)           0.196     0.354    seg7/Q[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.048     0.402 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.327     1.729    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.992 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.992    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.086ns  (logic 1.427ns (46.239%)  route 1.659ns (53.761%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.350     0.508    seg7/Q[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I1_O)        0.045     0.553 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.309     1.862    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.086 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.086    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.475ns (46.843%)  route 1.674ns (53.157%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.350     0.508    seg7/Q[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.044     0.552 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.324     1.876    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.150 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.150    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.663ns  (logic 5.030ns (43.127%)  route 6.633ns (56.873%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 f  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 r  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.144     9.466    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.148     9.614 r  bin/min/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.457    13.072    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    16.805 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.805    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.793ns (41.285%)  route 6.816ns (58.715%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 f  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 r  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.144     9.466    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.590 r  bin/min/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.641    13.231    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.751 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.751    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 5.037ns (43.577%)  route 6.521ns (56.423%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 f  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 r  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.967     9.289    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.148     9.437 r  bin/min/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.523    12.960    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    16.699 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.699    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 5.054ns (44.637%)  route 6.269ns (55.363%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 f  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 r  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.965     9.287    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.150     9.437 r  bin/min/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.272    12.709    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    16.465 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.465    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 4.777ns (42.250%)  route 6.530ns (57.750%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 f  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 f  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.965     9.287    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.411 r  bin/min/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.533    12.944    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.449 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.449    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 4.808ns (42.584%)  route 6.483ns (57.416%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 f  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 f  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.142     9.464    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.588 r  bin/min/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.309    12.897    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.432 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.432    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.255ns  (logic 4.784ns (42.502%)  route 6.472ns (57.499%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.620     5.141    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     5.619 f  bin/min/min_ctr_reg[2]/Q
                         net (fo=11, routed)          1.058     6.677    bin/min/v_minutes[2]
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.323     7.000 r  bin/min/seg_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.974     7.974    bin/min/seg_OBUF[0]_inst_i_16_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.348     8.322 r  bin/min/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.967     9.289    bin/min/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  bin/min/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.473    12.886    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.397 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.397    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 4.320ns (46.540%)  route 4.963ns (53.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.618     5.139    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.365     6.960    seg7/anode_select[0]
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.152     7.112 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.598    10.710    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.422 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.422    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.307ns (46.545%)  route 4.946ns (53.455%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.618     5.139    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.341     6.936    seg7/anode_select[0]
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.150     7.086 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.605    10.692    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    14.393 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.393    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 4.103ns (45.309%)  route 4.953ns (54.691%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.618     5.139    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.365     6.960    seg7/anode_select[0]
    SLICE_X3Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.084 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.588    10.672    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.195 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.195    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.180     1.796    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.180     1.796    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.180     1.796    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.180     1.796    bin/sec/AR[0]
    SLICE_X1Y21          FDCE                                         f  bin/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.148ns (43.130%)  route 0.195ns (56.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.195     1.811    bin/sec/AR[0]
    SLICE_X0Y22          FDCE                                         f  bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.148ns (43.130%)  route 0.195ns (56.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 f  bin/bReset/temp3_reg/Q
                         net (fo=8, routed)           0.195     1.811    bin/sec/AR[0]
    SLICE_X0Y22          FDCE                                         f  bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.189ns (52.270%)  route 0.173ns (47.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  bin/editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.173     1.782    bin/editdigit/state[0]
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.048     1.830 r  bin/editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    bin/editdigit/next_state__0[0]
    SLICE_X0Y26          LDCE                                         r  bin/editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/Selected_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.153%)  route 0.302ns (61.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  bin/editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.302     1.911    bin/editdigit/state[0]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.956 r  bin/editdigit/Selected_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    bin/editdigit/Selected_reg[1]_i_1_n_0
    SLICE_X0Y26          LDCE                                         r  bin/editdigit/Selected_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.186ns (35.228%)  route 0.342ns (64.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.173     1.782    bin/editdigit/state[0]
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  bin/editdigit/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     1.996    bin/editdigit/next_state__0[1]
    SLICE_X0Y26          LDCE                                         r  bin/editdigit/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/editdigit/Selected_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.225ns (29.428%)  route 0.540ns (70.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.585     1.468    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  bin/editdigit/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.352     1.948    bin/editdigit/state[1]
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.097     2.045 r  bin/editdigit/Selected_reg[3]_i_1/O
                         net (fo=1, routed)           0.187     2.233    bin/editdigit/Selected_reg[3]_i_1_n_0
    SLICE_X0Y26          LDCE                                         r  bin/editdigit/Selected_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.287ns  (logic 1.607ns (30.395%)  route 3.680ns (69.605%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.974     5.287    seg7/elapsed_half1_out
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.509     4.850    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  seg7/timer_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.607ns (31.212%)  route 3.541ns (68.788%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     5.148    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507     4.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.607ns (31.212%)  route 3.541ns (68.788%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     5.148    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507     4.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.607ns (31.212%)  route 3.541ns (68.788%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     5.148    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507     4.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 1.607ns (31.212%)  route 3.541ns (68.788%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.835     5.148    seg7/elapsed_half1_out
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507     4.848    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  seg7/timer_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.607ns (31.895%)  route 3.431ns (68.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     5.038    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.607ns (31.895%)  route 3.431ns (68.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     5.038    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.607ns (31.895%)  route 3.431ns (68.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     5.038    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.607ns (31.895%)  route 3.431ns (68.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.725     5.038    seg7/elapsed_half1_out
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  seg7/timer_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.000ns  (logic 1.607ns (32.138%)  route 3.393ns (67.862%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.706     4.159    seg7/reset_IBUF
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.154     4.313 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.687     5.000    seg7/elapsed_half1_out
    SLICE_X4Y30          FDRE                                         r  seg7/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506     4.847    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  seg7/timer_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.203ns (62.653%)  route 0.121ns (37.347%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.121     0.279    bin/editdigit/Q[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  bin/editdigit/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    bin/min/D[0]
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin/min/min_ctr_reg[1]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.764%)  route 0.142ns (43.236%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.142     0.283    bin/sec/sec_ctr_reg[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.328 r  bin/sec/sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.328    bin/pos_sec_count/w_inc_mins
    SLICE_X0Y23          FDRE                                         r  bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            bin/editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (47.027%)  route 0.229ns (52.973%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.229     0.387    bin/editdigit/open/Q[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I0_O)        0.045     0.432 r  bin/editdigit/open/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    bin/editdigit/open_n_2
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 bin/editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.203ns (45.612%)  route 0.242ns (54.388%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/Selected_reg[3]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/Selected_reg[3]/Q
                         net (fo=8, routed)           0.242     0.400    bin/hr/hrs_ctr_reg[1]_4[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.445    bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  bin/hr/hrs_ctr_reg[1]/C

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.534%)  route 0.273ns (59.466%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.273     0.414    bin/sec/sec_ctr_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.045     0.459 r  bin/sec/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.459    bin/pos_sec_count/pulse_reg_0
    SLICE_X0Y23          FDRE                                         r  bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 bin/editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            bin/editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.202ns (42.171%)  route 0.277ns (57.829%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          LDCE                         0.000     0.000 r  bin/editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y26          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  bin/editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.277     0.435    bin/editdigit/open/Q[1]
    SLICE_X0Y27          LUT2 (Prop_lut2_I0_O)        0.044     0.479 r  bin/editdigit/open/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    bin/editdigit/open_n_1
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  bin/editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/bU/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.222ns (34.987%)  route 0.412ns (65.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.412     0.634    bin/bU/btnU_IBUF
    SLICE_X1Y23          FDRE                                         r  bin/bU/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.851     1.978    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  bin/bU/temp1_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bin/bC/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.282%)  route 0.460ns (68.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.670    bin/bC/btnC_IBUF
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bC/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bin/bReset/temp2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.221ns (32.848%)  route 0.452ns (67.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=24, routed)          0.452     0.673    bin/bReset/reset_IBUF
    SLICE_X2Y22          SRL16E                                       r  bin/bReset/temp2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.853     1.980    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          SRL16E                                       r  bin/bReset/temp2_reg_srl2/CLK

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            bin/bD/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.221ns (32.333%)  route 0.462ns (67.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.682    bin/bD/btnD_IBUF
    SLICE_X3Y24          FDRE                                         r  bin/bD/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.850     1.977    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  bin/bD/temp1_reg/C





