Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\bruni\OneDrive\Documentos\GitHub\SD-Prob3\arqt.qsys --block-symbol-file --output-directory=C:\Users\bruni\OneDrive\Documentos\GitHub\SD-Prob3\arqt --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading SD-Prob3/arqt.qsys
Progress: Reading input file
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding VGA_0 [VGA 1.0]
Progress: Parameterizing module VGA_0
Progress: Adding buttons [altera_avalon_pio 16.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memoria [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module memoria
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arqt.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arqt.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
