5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (case2.vcd) 2 -o (case2.cdd) 2 -v (case2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case2.v 1 27 1
2 1 1 6 110015 5 100c 0 0 1 1 clock
2 2 27 6 90015 8 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 8 40007 1 21004 0 0 1 16 0 0
2 4 1 7 80008 2 1006 0 0 1 1 a
2 5 2d 8 0 2 104a 3 4 1 18 0 1 0 1 0 0
2 6 0 9 40007 0 21010 0 0 1 16 1 0
2 7 2d 9 0 0 1022 6 4 1 18 0 1 0 0 0 0
2 8 0 9 110014 0 21010 0 0 1 16 0 0
2 9 1 9 c000c 0 1410 0 0 1 1 b
2 10 38 9 c0014 0 32 8 9
2 11 0 8 110014 1 21008 0 0 1 16 1 0
2 12 1 8 c000c 0 1410 0 0 1 1 b
2 13 38 8 c0014 2 a 11 12
2 14 3d 21 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 4 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 2 6 9 1 5 0 2
4 5 8 0 0 13 7 2
4 13 8 12 6 2 2 2
4 7 9 0 4 10 2 2
4 10 9 12 6 2 2 2
4 14 21 8 1 0 0 14
3 1 main.$u0 "main.$u0" 0 case2.v 0 19 1
3 1 main.$u1 "main.$u1" 0 case2.v 0 25 1
2 15 0 22 50008 1 21004 0 0 1 16 0 0
2 16 1 22 10001 0 1410 0 0 1 1 a
2 17 37 22 10008 1 16 15 16
2 18 0 23 20003 1 1008 0 0 32 48 16 0
2 19 2c 23 10003 2 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 17 22 1 11 19 19 17
4 19 23 1 0 20 0 17
4 20 24 0 0 0 0 17
