
*** Running vivado
    with args -log design_1_v_cresample_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_cresample_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_v_cresample_0_0.tcl -notrace
Command: synth_design -top design_1_v_cresample_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 411.781 ; gain = 100.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_cresample_0_0' [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/synth/design_1_v_cresample_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'CrappyButFreeChromaResampler' [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:1094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:1098]
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_keep_V_0_data_out_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:876]
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_strb_V_0_data_out_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:908]
INFO: [Synth 8-6155] done synthesizing module 'CrappyButFreeChromaResampler' (1#1) [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_cresample_0_0' (2#1) [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/synth/design_1_v_cresample_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 466.375 ; gain = 154.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 466.375 ; gain = 154.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 466.375 ; gain = 154.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/constraints/CrappyButFreeChromaResampler_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/constraints/CrappyButFreeChromaResampler_ooc.xdc] for cell 'inst'
Parsing XDC File [X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 829.047 ; gain = 1.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_strb_V_0_payload_B_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:750]
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_strb_V_0_payload_A_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:744]
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_keep_V_0_payload_B_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:726]
WARNING: [Synth 8-3936] Found unconnected internal register 'video_in_V_keep_V_0_payload_A_reg' and it is trimmed from '3' to '2' bits. [x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ipshared/0131/hdl/verilog/CrappyButFreeChromaResampler.v:720]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_133_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CrappyButFreeChromaResampler 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_133_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CrappyButFreeChromaResampler has unconnected port video_in_TKEEP[2]
WARNING: [Synth 8-3331] design CrappyButFreeChromaResampler has unconnected port video_in_TSTRB[2]
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[3]) is unused and will be removed from module CrappyButFreeChromaResampler.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:25 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:51 . Memory (MB): peak = 829.047 ; gain = 517.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 841.316 ; gain = 529.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |     5|
|4     |LUT3   |    55|
|5     |LUT4   |    27|
|6     |LUT5   |    36|
|7     |LUT6   |    15|
|8     |FDRE   |   181|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------------+------+
|      |Instance |Module                       |Cells |
+------+---------+-----------------------------+------+
|1     |top      |                             |   328|
|2     |  inst   |CrappyButFreeChromaResampler |   328|
+------+---------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 843.078 ; gain = 531.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:18 . Memory (MB): peak = 843.078 ; gain = 168.930
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:55 . Memory (MB): peak = 843.078 ; gain = 531.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:59 . Memory (MB): peak = 843.078 ; gain = 543.074
INFO: [Common 17-1381] The checkpoint 'X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/design_1_v_cresample_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_0/design_1_v_cresample_0_0.xci
INFO: [Common 17-1381] The checkpoint 'X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/design_1_v_cresample_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_cresample_0_0_utilization_synth.rpt -pb design_1_v_cresample_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 843.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 12:19:42 2018...
