\hypertarget{struct_s_d_h_c___mem_map}{}\section{S\+D\+H\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_d_h_c___mem_map}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ab31a362061944d6279ddb9477319dadf}{D\+S\+A\+D\+D\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a0a3c9777e2dc6450d432235b772eddda}{B\+L\+K\+A\+T\+T\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a74b8ea7db5c12a06f19e8054bba5c2b3}{C\+M\+D\+A\+R\+G}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ad6c008e044af83f7411e51258f111c48}{X\+F\+E\+R\+T\+Y\+P}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ad68e1706e76585042d163c6798c0f545}{C\+M\+D\+R\+S\+P} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a35328e0ac868a1173f45025dfe9d064a}{D\+A\+T\+P\+O\+R\+T}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ad0cb5c4547908b9fc980737545a49824}{P\+R\+S\+S\+T\+A\+T}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a432bb135855124848d9d885a4f31d88f}{P\+R\+O\+C\+T\+L}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ae3204e728de4488f0b3569d1ebac78ae}{S\+Y\+S\+C\+T\+L}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_accf3cc2723054bbe32bb641e670d19e3}{I\+R\+Q\+S\+T\+A\+T}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a6bc70391d95768a1b757bf17731f5f97}{I\+R\+Q\+S\+T\+A\+T\+E\+N}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a21516e4f38134a06a1f1dc718676e72e}{I\+R\+Q\+S\+I\+G\+E\+N}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a3d4ff140cfa30e28f82a66490103dc18}{A\+C12\+E\+R\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ae8e1450bf44904b339a9d799f54f2847}{H\+T\+C\+A\+P\+B\+L\+T}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a8c1eb45065f5eb8878fc02701f2a6750}{W\+M\+L}
\item 
\hypertarget{struct_s_d_h_c___mem_map_af17041992034c8eda4f28d071b897d87}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_s_d_h_c___mem_map_af17041992034c8eda4f28d071b897d87}

\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a6a098ed78e71b25e706ddcc64960aae7}{F\+E\+V\+T}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a23a2344d2bcccb1d642214ffa2d011cc}{A\+D\+M\+A\+E\+S}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_add3530fe9767f7ef0f6401c049cd0d6f}{A\+D\+S\+A\+D\+D\+R}
\item 
\hypertarget{struct_s_d_h_c___mem_map_aa156aaa0eab63d8d7d2ac4d9dddeb0b2}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}100\mbox{]}\label{struct_s_d_h_c___mem_map_aa156aaa0eab63d8d7d2ac4d9dddeb0b2}

\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_ac3938ee338b7499c8b1cebed71604299}{V\+E\+N\+D\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a624306ff04a5ff80059afce5d4e8cf3e}{M\+M\+C\+B\+O\+O\+T}
\item 
\hypertarget{struct_s_d_h_c___mem_map_ad593c098233cbb60497a364b88d113b8}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}52\mbox{]}\label{struct_s_d_h_c___mem_map_ad593c098233cbb60497a364b88d113b8}

\item 
uint32\+\_\+t \hyperlink{struct_s_d_h_c___mem_map_a27ec00dc3be305a561fae9978fe799a2}{H\+O\+S\+T\+V\+E\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D\+H\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_d_h_c___mem_map_a3d4ff140cfa30e28f82a66490103dc18}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!A\+C12\+E\+R\+R@{A\+C12\+E\+R\+R}}
\index{A\+C12\+E\+R\+R@{A\+C12\+E\+R\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A\+C12\+E\+R\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+A\+C12\+E\+R\+R}\label{struct_s_d_h_c___mem_map_a3d4ff140cfa30e28f82a66490103dc18}
Auto C\+M\+D12 Error Status Register, offset\+: 0x3\+C \hypertarget{struct_s_d_h_c___mem_map_a23a2344d2bcccb1d642214ffa2d011cc}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!A\+D\+M\+A\+E\+S@{A\+D\+M\+A\+E\+S}}
\index{A\+D\+M\+A\+E\+S@{A\+D\+M\+A\+E\+S}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A\+D\+M\+A\+E\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+A\+D\+M\+A\+E\+S}\label{struct_s_d_h_c___mem_map_a23a2344d2bcccb1d642214ffa2d011cc}
A\+D\+M\+A Error Status Register, offset\+: 0x54 \hypertarget{struct_s_d_h_c___mem_map_add3530fe9767f7ef0f6401c049cd0d6f}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!A\+D\+S\+A\+D\+D\+R@{A\+D\+S\+A\+D\+D\+R}}
\index{A\+D\+S\+A\+D\+D\+R@{A\+D\+S\+A\+D\+D\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A\+D\+S\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+A\+D\+S\+A\+D\+D\+R}\label{struct_s_d_h_c___mem_map_add3530fe9767f7ef0f6401c049cd0d6f}
A\+D\+M\+A System Address Register, offset\+: 0x58 \hypertarget{struct_s_d_h_c___mem_map_a0a3c9777e2dc6450d432235b772eddda}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!B\+L\+K\+A\+T\+T\+R@{B\+L\+K\+A\+T\+T\+R}}
\index{B\+L\+K\+A\+T\+T\+R@{B\+L\+K\+A\+T\+T\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{B\+L\+K\+A\+T\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+B\+L\+K\+A\+T\+T\+R}\label{struct_s_d_h_c___mem_map_a0a3c9777e2dc6450d432235b772eddda}
Block Attributes Register, offset\+: 0x4 \hypertarget{struct_s_d_h_c___mem_map_a74b8ea7db5c12a06f19e8054bba5c2b3}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!C\+M\+D\+A\+R\+G@{C\+M\+D\+A\+R\+G}}
\index{C\+M\+D\+A\+R\+G@{C\+M\+D\+A\+R\+G}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D\+A\+R\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+C\+M\+D\+A\+R\+G}\label{struct_s_d_h_c___mem_map_a74b8ea7db5c12a06f19e8054bba5c2b3}
Command Argument Register, offset\+: 0x8 \hypertarget{struct_s_d_h_c___mem_map_ad68e1706e76585042d163c6798c0f545}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!C\+M\+D\+R\+S\+P@{C\+M\+D\+R\+S\+P}}
\index{C\+M\+D\+R\+S\+P@{C\+M\+D\+R\+S\+P}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D\+R\+S\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+C\+M\+D\+R\+S\+P\mbox{[}4\mbox{]}}\label{struct_s_d_h_c___mem_map_ad68e1706e76585042d163c6798c0f545}
Command Response 0..Command Response 3, array offset\+: 0x10, array step\+: 0x4 \hypertarget{struct_s_d_h_c___mem_map_a35328e0ac868a1173f45025dfe9d064a}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!D\+A\+T\+P\+O\+R\+T@{D\+A\+T\+P\+O\+R\+T}}
\index{D\+A\+T\+P\+O\+R\+T@{D\+A\+T\+P\+O\+R\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+T\+P\+O\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+D\+A\+T\+P\+O\+R\+T}\label{struct_s_d_h_c___mem_map_a35328e0ac868a1173f45025dfe9d064a}
Buffer Data Port Register, offset\+: 0x20 \hypertarget{struct_s_d_h_c___mem_map_ab31a362061944d6279ddb9477319dadf}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!D\+S\+A\+D\+D\+R@{D\+S\+A\+D\+D\+R}}
\index{D\+S\+A\+D\+D\+R@{D\+S\+A\+D\+D\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+S\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+D\+S\+A\+D\+D\+R}\label{struct_s_d_h_c___mem_map_ab31a362061944d6279ddb9477319dadf}
D\+M\+A System Address Register, offset\+: 0x0 \hypertarget{struct_s_d_h_c___mem_map_a6a098ed78e71b25e706ddcc64960aae7}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!F\+E\+V\+T@{F\+E\+V\+T}}
\index{F\+E\+V\+T@{F\+E\+V\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{F\+E\+V\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+F\+E\+V\+T}\label{struct_s_d_h_c___mem_map_a6a098ed78e71b25e706ddcc64960aae7}
Force Event Register, offset\+: 0x50 \hypertarget{struct_s_d_h_c___mem_map_a27ec00dc3be305a561fae9978fe799a2}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!H\+O\+S\+T\+V\+E\+R@{H\+O\+S\+T\+V\+E\+R}}
\index{H\+O\+S\+T\+V\+E\+R@{H\+O\+S\+T\+V\+E\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{H\+O\+S\+T\+V\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+H\+O\+S\+T\+V\+E\+R}\label{struct_s_d_h_c___mem_map_a27ec00dc3be305a561fae9978fe799a2}
Host Controller Version, offset\+: 0x\+F\+C \hypertarget{struct_s_d_h_c___mem_map_ae8e1450bf44904b339a9d799f54f2847}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!H\+T\+C\+A\+P\+B\+L\+T@{H\+T\+C\+A\+P\+B\+L\+T}}
\index{H\+T\+C\+A\+P\+B\+L\+T@{H\+T\+C\+A\+P\+B\+L\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{H\+T\+C\+A\+P\+B\+L\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+H\+T\+C\+A\+P\+B\+L\+T}\label{struct_s_d_h_c___mem_map_ae8e1450bf44904b339a9d799f54f2847}
Host Controller Capabilities, offset\+: 0x40 \hypertarget{struct_s_d_h_c___mem_map_a21516e4f38134a06a1f1dc718676e72e}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!I\+R\+Q\+S\+I\+G\+E\+N@{I\+R\+Q\+S\+I\+G\+E\+N}}
\index{I\+R\+Q\+S\+I\+G\+E\+N@{I\+R\+Q\+S\+I\+G\+E\+N}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+R\+Q\+S\+I\+G\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+I\+R\+Q\+S\+I\+G\+E\+N}\label{struct_s_d_h_c___mem_map_a21516e4f38134a06a1f1dc718676e72e}
Interrupt Signal Enable Register, offset\+: 0x38 \hypertarget{struct_s_d_h_c___mem_map_accf3cc2723054bbe32bb641e670d19e3}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!I\+R\+Q\+S\+T\+A\+T@{I\+R\+Q\+S\+T\+A\+T}}
\index{I\+R\+Q\+S\+T\+A\+T@{I\+R\+Q\+S\+T\+A\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+R\+Q\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+I\+R\+Q\+S\+T\+A\+T}\label{struct_s_d_h_c___mem_map_accf3cc2723054bbe32bb641e670d19e3}
Interrupt Status Register, offset\+: 0x30 \hypertarget{struct_s_d_h_c___mem_map_a6bc70391d95768a1b757bf17731f5f97}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!I\+R\+Q\+S\+T\+A\+T\+E\+N@{I\+R\+Q\+S\+T\+A\+T\+E\+N}}
\index{I\+R\+Q\+S\+T\+A\+T\+E\+N@{I\+R\+Q\+S\+T\+A\+T\+E\+N}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+R\+Q\+S\+T\+A\+T\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+I\+R\+Q\+S\+T\+A\+T\+E\+N}\label{struct_s_d_h_c___mem_map_a6bc70391d95768a1b757bf17731f5f97}
Interrupt Status Enable Register, offset\+: 0x34 \hypertarget{struct_s_d_h_c___mem_map_a624306ff04a5ff80059afce5d4e8cf3e}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!M\+M\+C\+B\+O\+O\+T@{M\+M\+C\+B\+O\+O\+T}}
\index{M\+M\+C\+B\+O\+O\+T@{M\+M\+C\+B\+O\+O\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+M\+C\+B\+O\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+M\+M\+C\+B\+O\+O\+T}\label{struct_s_d_h_c___mem_map_a624306ff04a5ff80059afce5d4e8cf3e}
M\+M\+C Boot Register, offset\+: 0x\+C4 \hypertarget{struct_s_d_h_c___mem_map_a432bb135855124848d9d885a4f31d88f}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!P\+R\+O\+C\+T\+L@{P\+R\+O\+C\+T\+L}}
\index{P\+R\+O\+C\+T\+L@{P\+R\+O\+C\+T\+L}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+R\+O\+C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+P\+R\+O\+C\+T\+L}\label{struct_s_d_h_c___mem_map_a432bb135855124848d9d885a4f31d88f}
Protocol Control Register, offset\+: 0x28 \hypertarget{struct_s_d_h_c___mem_map_ad0cb5c4547908b9fc980737545a49824}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!P\+R\+S\+S\+T\+A\+T@{P\+R\+S\+S\+T\+A\+T}}
\index{P\+R\+S\+S\+T\+A\+T@{P\+R\+S\+S\+T\+A\+T}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+R\+S\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+P\+R\+S\+S\+T\+A\+T}\label{struct_s_d_h_c___mem_map_ad0cb5c4547908b9fc980737545a49824}
Present State Register, offset\+: 0x24 \hypertarget{struct_s_d_h_c___mem_map_ae3204e728de4488f0b3569d1ebac78ae}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!S\+Y\+S\+C\+T\+L@{S\+Y\+S\+C\+T\+L}}
\index{S\+Y\+S\+C\+T\+L@{S\+Y\+S\+C\+T\+L}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+Y\+S\+C\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+S\+Y\+S\+C\+T\+L}\label{struct_s_d_h_c___mem_map_ae3204e728de4488f0b3569d1ebac78ae}
System Control Register, offset\+: 0x2\+C \hypertarget{struct_s_d_h_c___mem_map_ac3938ee338b7499c8b1cebed71604299}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!V\+E\+N\+D\+O\+R@{V\+E\+N\+D\+O\+R}}
\index{V\+E\+N\+D\+O\+R@{V\+E\+N\+D\+O\+R}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{V\+E\+N\+D\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+V\+E\+N\+D\+O\+R}\label{struct_s_d_h_c___mem_map_ac3938ee338b7499c8b1cebed71604299}
Vendor Specific Register, offset\+: 0x\+C0 \hypertarget{struct_s_d_h_c___mem_map_a8c1eb45065f5eb8878fc02701f2a6750}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!W\+M\+L@{W\+M\+L}}
\index{W\+M\+L@{W\+M\+L}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{W\+M\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+W\+M\+L}\label{struct_s_d_h_c___mem_map_a8c1eb45065f5eb8878fc02701f2a6750}
Watermark Level Register, offset\+: 0x44 \hypertarget{struct_s_d_h_c___mem_map_ad6c008e044af83f7411e51258f111c48}{}\index{S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}!X\+F\+E\+R\+T\+Y\+P@{X\+F\+E\+R\+T\+Y\+P}}
\index{X\+F\+E\+R\+T\+Y\+P@{X\+F\+E\+R\+T\+Y\+P}!S\+D\+H\+C\+\_\+\+Mem\+Map@{S\+D\+H\+C\+\_\+\+Mem\+Map}}
\subsubsection[{X\+F\+E\+R\+T\+Y\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+H\+C\+\_\+\+Mem\+Map\+::\+X\+F\+E\+R\+T\+Y\+P}\label{struct_s_d_h_c___mem_map_ad6c008e044af83f7411e51258f111c48}
Transfer Type Register, offset\+: 0x\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
