# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
vlog ./flag_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Nov 05,2019
# vlog -reportprogress 300 ./flag_register.sv 
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# 
# Top level modules:
# 	flag_register_testbench
# End time: 16:04:58 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.flag_register_testbench
# vsim work.flag_register_testbench 
# Start time: 16:05:10 on Nov 05,2019
# Loading sv_std.std
# Loading work.flag_register_testbench
# Loading work.flag_register
# Loading work.D_FF_en
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'flag_register_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /flag_register_testbench/dut/neg_ff File: D_FF_en.sv
# Loading work.mux2_1
# Loading work.D_FF
# Error loading design
# End time: 16:05:10 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog ./flag_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:28 on Nov 05,2019
# vlog -reportprogress 300 ./flag_register.sv 
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# 
# Top level modules:
# 	flag_register_testbench
# End time: 16:05:28 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.flag_register_testbench
# vsim work.flag_register_testbench 
# Start time: 16:05:30 on Nov 05,2019
# Loading sv_std.std
# Loading work.flag_register_testbench
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/flag_register_testbench/clk
add wave -position end  sim:/flag_register_testbench/reset
add wave -position end  sim:/flag_register_testbench/wr_en
add wave -position end  sim:/flag_register_testbench/negative
add wave -position end  sim:/flag_register_testbench/zero
add wave -position end  sim:/flag_register_testbench/overflow
add wave -position end  sim:/flag_register_testbench/carry_out
add wave -position end  sim:/flag_register_testbench/negative_o
add wave -position end  sim:/flag_register_testbench/zero_o
add wave -position end  sim:/flag_register_testbench/overflow_o
add wave -position end  sim:/flag_register_testbench/carry_out_o
run -all
# ** Note: $stop    : ./flag_register.sv(36)
#    Time: 450 ns  Iteration: 1  Instance: /flag_register_testbench
# Break in Module flag_register_testbench at ./flag_register.sv line 36
vsmi clear
# invalid command name "vsmi"
vsim clear
# End time: 16:06:53 on Nov 05,2019, Elapsed time: 0:01:23
# Errors: 1, Warnings: 0
# vsim clear 
# Start time: 16:06:53 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'clear'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 16:06:54 on Nov 05,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim clear
# vsim clear 
# Start time: 16:06:58 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'clear'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 16:06:58 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:20 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:07:20 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim control.sv
# OpenFile control.sv
vsim control.sv
# OpenFile control.sv
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:50 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# ** Error: ./control.sv(124): (vlog-2730) Undefined variable: 'opdoce'.
# End time: 16:12:50 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:59 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control
# 	control_testbench
# End time: 16:12:59 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_testbench
# vsim work.control_testbench 
# Start time: 16:13:08 on Nov 05,2019
# Loading sv_std.std
# Loading work.control_testbench
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:39 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control
# 	control_testbench
# End time: 16:14:39 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_testbench
# End time: 16:14:41 on Nov 05,2019, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim work.control_testbench 
# Start time: 16:14:41 on Nov 05,2019
# Loading sv_std.std
# Loading work.control_testbench
add wave -position end  sim:/control_testbench/flag_neg
add wave -position end  sim:/control_testbench/flag_zero
add wave -position end  sim:/control_testbench/flag_overf
add wave -position end  sim:/control_testbench/flag_cOut
add wave -position 0  sim:/control_testbench/opcode
add wave -position end  sim:/control_testbench/Reg2Loc
add wave -position end  sim:/control_testbench/ALUSrc
add wave -position end  sim:/control_testbench/MemToReg
add wave -position end  sim:/control_testbench/RegWrite
add wave -position end  sim:/control_testbench/MemWrite
add wave -position end  sim:/control_testbench/BrTaken
add wave -position end  sim:/control_testbench/UncondBr
add wave -position end  sim:/control_testbench/ALUOp
run -all
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error (suppressible): ./control.sv(17): (vlog-2388) 'flag_wr_en' already declared in this scope (control).
# ** Error (suppressible): ./control.sv(17): (vlog-2388) 'Rd_X30' already declared in this scope (control).
# ** Error (suppressible): ./control.sv(17): (vlog-2388) 'pc_rd' already declared in this scope (control).
# -- Compiling module control_testbench
# End time: 16:17:11 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:30 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:17:30 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_testbench
# End time: 16:17:37 on Nov 05,2019, Elapsed time: 0:02:56
# Errors: 1, Warnings: 0
# vsim work.control_testbench 
# Start time: 16:17:37 on Nov 05,2019
# Loading sv_std.std
# Loading work.control_testbench
# Loading work.control
add wave -position end  sim:/control_testbench/flag_neg
add wave -position end  sim:/control_testbench/flag_zero
add wave -position end  sim:/control_testbench/flag_overf
add wave -position end  sim:/control_testbench/flag_cOut
add wave -position end  sim:/control_testbench/opcode
add wave -position end  sim:/control_testbench/Reg2Loc
add wave -position end  sim:/control_testbench/ALUSrc
add wave -position end  sim:/control_testbench/MemToReg
add wave -position end  sim:/control_testbench/RegWrite
add wave -position end  sim:/control_testbench/MemWrite
add wave -position end  sim:/control_testbench/BrTaken
add wave -position end  sim:/control_testbench/UncondBr
add wave -position end  sim:/control_testbench/flag_wr_en
add wave -position end  sim:/control_testbench/Rd_X30
add wave -position end  sim:/control_testbench/pc_rd
add wave -position end  sim:/control_testbench/ALUOp
run -all
