{
  "Top": "kernel_matrix_tiled",
  "RtlTop": "kernel_matrix_tiled",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_matrix_tiled",
    "Version": "1.0",
    "DisplayName": "Kernel_matrix_tiled",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/top.cpp",
      "..\/top_old.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/kernel_matrix_tilbkb.vhd",
      "impl\/vhdl\/kernel_matrix_tilcud.vhd",
      "impl\/vhdl\/kernel_matrix_tiled_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/kernel_matrix_tileOg.vhd",
      "impl\/vhdl\/kernel_matrix_tilfYi.vhd",
      "impl\/vhdl\/kernel_matrix_tilg8j.vhd",
      "impl\/vhdl\/kernel_matrix_tilhbi.vhd",
      "impl\/vhdl\/kernel_matrix_tilibs.vhd",
      "impl\/vhdl\/kernel_matrix_tiljbC.vhd",
      "impl\/vhdl\/kernel_matrix_tiled.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_matrix_tilbkb.v",
      "impl\/verilog\/kernel_matrix_tilcud.v",
      "impl\/verilog\/kernel_matrix_tiled_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/kernel_matrix_tileOg.v",
      "impl\/verilog\/kernel_matrix_tilfYi.v",
      "impl\/verilog\/kernel_matrix_tilg8j.v",
      "impl\/verilog\/kernel_matrix_tilhbi.v",
      "impl\/verilog\/kernel_matrix_tilibs.v",
      "impl\/verilog\/kernel_matrix_tiljbC.v",
      "impl\/verilog\/kernel_matrix_tiled.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/data\/kernel_matrix_tiled.mdd",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/data\/kernel_matrix_tiled.tcl",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/xkernel_matrix_tiled.c",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/xkernel_matrix_tiled.h",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/xkernel_matrix_tiled_hw.h",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/xkernel_matrix_tiled_linux.c",
      "impl\/misc\/drivers\/kernel_matrix_tiled_v1_0\/src\/xkernel_matrix_tiled_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_matrix_tiled_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/kernel_matrix_tiled_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/kernel_matrix_tiled_ap_fmul_2_max_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "kernel_matrix_tiled_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_matrix_tiled_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_matrix_tiled_ap_fexp_7_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_matrix_tiled_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_matrix_tiled_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_matrix_tiled_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS kernel_in_stream kernel_index_stream kernel_out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "kernel_in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "kernel_in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "kernel_index_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "kernel_index_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "kernel_out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "kernel_out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "5",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "4"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "length_x",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of length_x",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "length_x",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of length_x"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "kernel_in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "kernel_in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "kernel_in_stream_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "kernel_in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "kernel_in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "kernel_in_stream_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "kernel_in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "kernel_in_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "kernel_index_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "kernel_index_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "kernel_index_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "kernel_index_stream_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "kernel_index_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "kernel_index_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "kernel_index_stream_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "kernel_index_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "kernel_index_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "kernel_out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "kernel_out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "kernel_out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "kernel_out_stream_TDEST": {
      "dir": "out",
      "width": "5"
    },
    "kernel_out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "kernel_out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "kernel_out_stream_TUSER": {
      "dir": "out",
      "width": "4"
    },
    "kernel_out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_out_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "CPorts": {
    "length_x": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "kernel_in_stream_data_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_dest_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_keep_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_strb_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_user_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_last_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_in_stream_id_V": {
      "interfaceRef": "kernel_in_stream",
      "dir": "in"
    },
    "kernel_index_stream_data_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_dest_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_keep_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_strb_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_user_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_last_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_index_stream_id_V": {
      "interfaceRef": "kernel_index_stream",
      "dir": "in"
    },
    "kernel_out_stream_data_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_dest_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_keep_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_strb_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_user_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_last_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    },
    "kernel_out_stream_id_V": {
      "interfaceRef": "kernel_out_stream",
      "dir": "out",
      "firstOutLatency": "40"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kernel_matrix_tiled"},
    "Metrics": {"kernel_matrix_tiled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.495"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "1568",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 2.1",
                "TripCount": "784",
                "Latency": "1568",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 2.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "5515",
                "Loops": [
                  {
                    "Name": "Loop 2.2.1",
                    "TripCount": "784",
                    "Latency": "1568",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "Loop 2.2.2",
                    "TripCount": "784",
                    "Latency": "3930",
                    "PipelineII": "5",
                    "PipelineDepth": "16"
                  }
                ]
              }
            ]
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "268",
          "DSP48E": "23",
          "FF": "2348",
          "LUT": "3597"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-06-20 10:33:36 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
