# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# ProjNav -> New Source -> TBW
c:\users\asus\desktop\pf\pf\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
pf_tbw.vhw
pf_tbw.ano
pf_tbw.tfw
# ModelSim : Simulate Behavioral VHDL Model
pf_tbw.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
pf.lso
# Check Syntax
pf.stx
