
mdp_hardware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ffc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bc0  0800a18c  0800a18c  0001a18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad4c  0800ad4c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad4c  0800ad4c  0001ad4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad54  0800ad54  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad54  0800ad54  0001ad54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad58  0800ad58  0001ad58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800ad5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          00004fb0  20000080  20000080  00020080  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005030  20005030  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c2eb  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003986  00000000  00000000  0003c39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0003fd28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001760  00000000  00000000  000415d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004b85  00000000  00000000  00042d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dcb6  00000000  00000000  000478bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8dca  00000000  00000000  00065573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e33d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ec4  00000000  00000000  0013e390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a174 	.word	0x0800a174

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800a174 	.word	0x0800a174

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b974 	b.w	8000eac <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	4604      	mov	r4, r0
 8000be4:	468e      	mov	lr, r1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d14d      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000bea:	428a      	cmp	r2, r1
 8000bec:	4694      	mov	ip, r2
 8000bee:	d969      	bls.n	8000cc4 <__udivmoddi4+0xe8>
 8000bf0:	fab2 f282 	clz	r2, r2
 8000bf4:	b152      	cbz	r2, 8000c0c <__udivmoddi4+0x30>
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	f1c2 0120 	rsb	r1, r2, #32
 8000bfe:	fa20 f101 	lsr.w	r1, r0, r1
 8000c02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c06:	ea41 0e03 	orr.w	lr, r1, r3
 8000c0a:	4094      	lsls	r4, r2
 8000c0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c10:	0c21      	lsrs	r1, r4, #16
 8000c12:	fbbe f6f8 	udiv	r6, lr, r8
 8000c16:	fa1f f78c 	uxth.w	r7, ip
 8000c1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c22:	fb06 f107 	mul.w	r1, r6, r7
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c32:	f080 811f 	bcs.w	8000e74 <__udivmoddi4+0x298>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 811c 	bls.w	8000e74 <__udivmoddi4+0x298>
 8000c3c:	3e02      	subs	r6, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c48:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c50:	fb00 f707 	mul.w	r7, r0, r7
 8000c54:	42a7      	cmp	r7, r4
 8000c56:	d90a      	bls.n	8000c6e <__udivmoddi4+0x92>
 8000c58:	eb1c 0404 	adds.w	r4, ip, r4
 8000c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c60:	f080 810a 	bcs.w	8000e78 <__udivmoddi4+0x29c>
 8000c64:	42a7      	cmp	r7, r4
 8000c66:	f240 8107 	bls.w	8000e78 <__udivmoddi4+0x29c>
 8000c6a:	4464      	add	r4, ip
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c72:	1be4      	subs	r4, r4, r7
 8000c74:	2600      	movs	r6, #0
 8000c76:	b11d      	cbz	r5, 8000c80 <__udivmoddi4+0xa4>
 8000c78:	40d4      	lsrs	r4, r2
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c80:	4631      	mov	r1, r6
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0xc2>
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	f000 80ef 	beq.w	8000e6e <__udivmoddi4+0x292>
 8000c90:	2600      	movs	r6, #0
 8000c92:	e9c5 0100 	strd	r0, r1, [r5]
 8000c96:	4630      	mov	r0, r6
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f683 	clz	r6, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d14a      	bne.n	8000d3c <__udivmoddi4+0x160>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xd4>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80f9 	bhi.w	8000ea2 <__udivmoddi4+0x2c6>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	469e      	mov	lr, r3
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e0      	beq.n	8000c80 <__udivmoddi4+0xa4>
 8000cbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cc2:	e7dd      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000cc4:	b902      	cbnz	r2, 8000cc8 <__udivmoddi4+0xec>
 8000cc6:	deff      	udf	#255	; 0xff
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	f040 8092 	bne.w	8000df6 <__udivmoddi4+0x21a>
 8000cd2:	eba1 010c 	sub.w	r1, r1, ip
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	2601      	movs	r6, #1
 8000ce0:	0c20      	lsrs	r0, r4, #16
 8000ce2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cee:	fb0e f003 	mul.w	r0, lr, r3
 8000cf2:	4288      	cmp	r0, r1
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x12c>
 8000cf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cfa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x12a>
 8000d00:	4288      	cmp	r0, r1
 8000d02:	f200 80cb 	bhi.w	8000e9c <__udivmoddi4+0x2c0>
 8000d06:	4643      	mov	r3, r8
 8000d08:	1a09      	subs	r1, r1, r0
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d10:	fb07 1110 	mls	r1, r7, r0, r1
 8000d14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d18:	fb0e fe00 	mul.w	lr, lr, r0
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x156>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x154>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2ca>
 8000d30:	4608      	mov	r0, r1
 8000d32:	eba4 040e 	sub.w	r4, r4, lr
 8000d36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d3a:	e79c      	b.n	8000c76 <__udivmoddi4+0x9a>
 8000d3c:	f1c6 0720 	rsb	r7, r6, #32
 8000d40:	40b3      	lsls	r3, r6
 8000d42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d52:	431c      	orrs	r4, r3
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d62:	0c20      	lsrs	r0, r4, #16
 8000d64:	fa1f fe8c 	uxth.w	lr, ip
 8000d68:	fb09 1118 	mls	r1, r9, r8, r1
 8000d6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d70:	fb08 f00e 	mul.w	r0, r8, lr
 8000d74:	4288      	cmp	r0, r1
 8000d76:	fa02 f206 	lsl.w	r2, r2, r6
 8000d7a:	d90b      	bls.n	8000d94 <__udivmoddi4+0x1b8>
 8000d7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d84:	f080 8088 	bcs.w	8000e98 <__udivmoddi4+0x2bc>
 8000d88:	4288      	cmp	r0, r1
 8000d8a:	f240 8085 	bls.w	8000e98 <__udivmoddi4+0x2bc>
 8000d8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d92:	4461      	add	r1, ip
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000da0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	458e      	cmp	lr, r1
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x1e2>
 8000dac:	eb1c 0101 	adds.w	r1, ip, r1
 8000db0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db4:	d26c      	bcs.n	8000e90 <__udivmoddi4+0x2b4>
 8000db6:	458e      	cmp	lr, r1
 8000db8:	d96a      	bls.n	8000e90 <__udivmoddi4+0x2b4>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4461      	add	r1, ip
 8000dbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc6:	eba1 010e 	sub.w	r1, r1, lr
 8000dca:	42a1      	cmp	r1, r4
 8000dcc:	46c8      	mov	r8, r9
 8000dce:	46a6      	mov	lr, r4
 8000dd0:	d356      	bcc.n	8000e80 <__udivmoddi4+0x2a4>
 8000dd2:	d053      	beq.n	8000e7c <__udivmoddi4+0x2a0>
 8000dd4:	b15d      	cbz	r5, 8000dee <__udivmoddi4+0x212>
 8000dd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dda:	eb61 010e 	sbc.w	r1, r1, lr
 8000dde:	fa01 f707 	lsl.w	r7, r1, r7
 8000de2:	fa22 f306 	lsr.w	r3, r2, r6
 8000de6:	40f1      	lsrs	r1, r6
 8000de8:	431f      	orrs	r7, r3
 8000dea:	e9c5 7100 	strd	r7, r1, [r5]
 8000dee:	2600      	movs	r6, #0
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	f1c2 0320 	rsb	r3, r2, #32
 8000dfa:	40d8      	lsrs	r0, r3
 8000dfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e00:	fa21 f303 	lsr.w	r3, r1, r3
 8000e04:	4091      	lsls	r1, r2
 8000e06:	4301      	orrs	r1, r0
 8000e08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0c:	fa1f fe8c 	uxth.w	lr, ip
 8000e10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e14:	fb07 3610 	mls	r6, r7, r0, r3
 8000e18:	0c0b      	lsrs	r3, r1, #16
 8000e1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e22:	429e      	cmp	r6, r3
 8000e24:	fa04 f402 	lsl.w	r4, r4, r2
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x260>
 8000e2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e32:	d22f      	bcs.n	8000e94 <__udivmoddi4+0x2b8>
 8000e34:	429e      	cmp	r6, r3
 8000e36:	d92d      	bls.n	8000e94 <__udivmoddi4+0x2b8>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1b9b      	subs	r3, r3, r6
 8000e3e:	b289      	uxth	r1, r1
 8000e40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e44:	fb07 3316 	mls	r3, r7, r6, r3
 8000e48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x28a>
 8000e54:	eb1c 0101 	adds.w	r1, ip, r1
 8000e58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e5c:	d216      	bcs.n	8000e8c <__udivmoddi4+0x2b0>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d914      	bls.n	8000e8c <__udivmoddi4+0x2b0>
 8000e62:	3e02      	subs	r6, #2
 8000e64:	4461      	add	r1, ip
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e6c:	e738      	b.n	8000ce0 <__udivmoddi4+0x104>
 8000e6e:	462e      	mov	r6, r5
 8000e70:	4628      	mov	r0, r5
 8000e72:	e705      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000e74:	4606      	mov	r6, r0
 8000e76:	e6e3      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6f8      	b.n	8000c6e <__udivmoddi4+0x92>
 8000e7c:	454b      	cmp	r3, r9
 8000e7e:	d2a9      	bcs.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e80:	ebb9 0802 	subs.w	r8, r9, r2
 8000e84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e88:	3801      	subs	r0, #1
 8000e8a:	e7a3      	b.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e8c:	4646      	mov	r6, r8
 8000e8e:	e7ea      	b.n	8000e66 <__udivmoddi4+0x28a>
 8000e90:	4620      	mov	r0, r4
 8000e92:	e794      	b.n	8000dbe <__udivmoddi4+0x1e2>
 8000e94:	4640      	mov	r0, r8
 8000e96:	e7d1      	b.n	8000e3c <__udivmoddi4+0x260>
 8000e98:	46d0      	mov	r8, sl
 8000e9a:	e77b      	b.n	8000d94 <__udivmoddi4+0x1b8>
 8000e9c:	3b02      	subs	r3, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	e732      	b.n	8000d08 <__udivmoddi4+0x12c>
 8000ea2:	4630      	mov	r0, r6
 8000ea4:	e709      	b.n	8000cba <__udivmoddi4+0xde>
 8000ea6:	4464      	add	r4, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x156>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb4:	f001 fc06 	bl	80026c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb8:	f000 f858 	bl	8000f6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebc:	f000 fafc 	bl	80014b8 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000ec0:	f000 fa26 	bl	8001310 <MX_TIM8_Init>
  MX_TIM2_Init();
 8000ec4:	f000 f97c 	bl	80011c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ec8:	f000 f9ce 	bl	8001268 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000ecc:	f000 f8da 	bl	8001084 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000ed0:	f000 fac8 	bl	8001464 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000ed4:	f000 f8a8 	bl	8001028 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  OLED_Init();
 8000ed8:	f008 fc10 	bl	80096fc <OLED_Init>
  gyroInit();
 8000edc:	f008 f9d4 	bl	8009288 <gyroInit>
  HAL_UART_Receive_IT(&huart3, (uint8_t *) aRxBuffer, 4);
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	4914      	ldr	r1, [pc, #80]	; (8000f34 <main+0x84>)
 8000ee4:	4814      	ldr	r0, [pc, #80]	; (8000f38 <main+0x88>)
 8000ee6:	f004 fc66 	bl	80057b6 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000eea:	f005 fbc3 	bl	8006674 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000eee:	4a13      	ldr	r2, [pc, #76]	; (8000f3c <main+0x8c>)
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4813      	ldr	r0, [pc, #76]	; (8000f40 <main+0x90>)
 8000ef4:	f005 fc08 	bl	8006708 <osThreadNew>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <main+0x94>)
 8000efc:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8000efe:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <main+0x98>)
 8000f00:	2100      	movs	r1, #0
 8000f02:	4812      	ldr	r0, [pc, #72]	; (8000f4c <main+0x9c>)
 8000f04:	f005 fc00 	bl	8006708 <osThreadNew>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	4a11      	ldr	r2, [pc, #68]	; (8000f50 <main+0xa0>)
 8000f0c:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder_task, NULL, &EncoderTask_attributes);
 8000f0e:	4a11      	ldr	r2, [pc, #68]	; (8000f54 <main+0xa4>)
 8000f10:	2100      	movs	r1, #0
 8000f12:	4811      	ldr	r0, [pc, #68]	; (8000f58 <main+0xa8>)
 8000f14:	f005 fbf8 	bl	8006708 <osThreadNew>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a10      	ldr	r2, [pc, #64]	; (8000f5c <main+0xac>)
 8000f1c:	6013      	str	r3, [r2, #0]

  /* creation of GyroTask */
  GyroTaskHandle = osThreadNew(gyro_task, NULL, &GyroTask_attributes);
 8000f1e:	4a10      	ldr	r2, [pc, #64]	; (8000f60 <main+0xb0>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	4810      	ldr	r0, [pc, #64]	; (8000f64 <main+0xb4>)
 8000f24:	f005 fbf0 	bl	8006708 <osThreadNew>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	; (8000f68 <main+0xb8>)
 8000f2c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f2e:	f005 fbc5 	bl	80066bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <main+0x82>
 8000f34:	20000264 	.word	0x20000264
 8000f38:	20000210 	.word	0x20000210
 8000f3c:	0800a20c 	.word	0x0800a20c
 8000f40:	0800174d 	.word	0x0800174d
 8000f44:	20000254 	.word	0x20000254
 8000f48:	0800a230 	.word	0x0800a230
 8000f4c:	08001761 	.word	0x08001761
 8000f50:	20000258 	.word	0x20000258
 8000f54:	0800a254 	.word	0x0800a254
 8000f58:	08001d85 	.word	0x08001d85
 8000f5c:	2000025c 	.word	0x2000025c
 8000f60:	0800a278 	.word	0x0800a278
 8000f64:	08001e71 	.word	0x08001e71
 8000f68:	20000260 	.word	0x20000260

08000f6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b094      	sub	sp, #80	; 0x50
 8000f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f72:	f107 0320 	add.w	r3, r7, #32
 8000f76:	2230      	movs	r2, #48	; 0x30
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f008 fc92 	bl	80098a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f90:	2300      	movs	r3, #0
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	4b22      	ldr	r3, [pc, #136]	; (8001020 <SystemClock_Config+0xb4>)
 8000f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f98:	4a21      	ldr	r2, [pc, #132]	; (8001020 <SystemClock_Config+0xb4>)
 8000f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f9e:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	; (8001020 <SystemClock_Config+0xb4>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <SystemClock_Config+0xb8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a1b      	ldr	r2, [pc, #108]	; (8001024 <SystemClock_Config+0xb8>)
 8000fb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fba:	6013      	str	r3, [r2, #0]
 8000fbc:	4b19      	ldr	r3, [pc, #100]	; (8001024 <SystemClock_Config+0xb8>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd0:	2310      	movs	r3, #16
 8000fd2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd8:	f107 0320 	add.w	r3, r7, #32
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f002 ff39 	bl	8003e54 <HAL_RCC_OscConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000fe8:	f001 f8d0 	bl	800218c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fec:	230f      	movs	r3, #15
 8000fee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f003 f99c 	bl	8004344 <HAL_RCC_ClockConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001012:	f001 f8bb 	bl	800218c <Error_Handler>
  }
}
 8001016:	bf00      	nop
 8001018:	3750      	adds	r7, #80	; 0x50
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	40007000 	.word	0x40007000

08001028 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <MX_I2C1_Init+0x50>)
 800102e:	4a13      	ldr	r2, [pc, #76]	; (800107c <MX_I2C1_Init+0x54>)
 8001030:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_I2C1_Init+0x50>)
 8001034:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_I2C1_Init+0x58>)
 8001036:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_I2C1_Init+0x50>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_I2C1_Init+0x50>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <MX_I2C1_Init+0x50>)
 8001046:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800104a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <MX_I2C1_Init+0x50>)
 800104e:	2200      	movs	r2, #0
 8001050:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <MX_I2C1_Init+0x50>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <MX_I2C1_Init+0x50>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <MX_I2C1_Init+0x50>)
 8001060:	2200      	movs	r2, #0
 8001062:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <MX_I2C1_Init+0x50>)
 8001066:	f001 ff37 	bl	8002ed8 <HAL_I2C_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001070:	f001 f88c 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000009c 	.word	0x2000009c
 800107c:	40005400 	.word	0x40005400
 8001080:	000186a0 	.word	0x000186a0

08001084 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b096      	sub	sp, #88	; 0x58
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001098:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
 80010b0:	611a      	str	r2, [r3, #16]
 80010b2:	615a      	str	r2, [r3, #20]
 80010b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2220      	movs	r2, #32
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f008 fbf1 	bl	80098a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010c2:	4b3d      	ldr	r3, [pc, #244]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010c4:	4a3d      	ldr	r2, [pc, #244]	; (80011bc <MX_TIM1_Init+0x138>)
 80010c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 80010c8:	4b3b      	ldr	r3, [pc, #236]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010ca:	22a0      	movs	r2, #160	; 0xa0
 80010cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ce:	4b3a      	ldr	r3, [pc, #232]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80010d4:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010dc:	4b36      	ldr	r3, [pc, #216]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010e2:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010e8:	4b33      	ldr	r3, [pc, #204]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010ea:	2280      	movs	r2, #128	; 0x80
 80010ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010ee:	4832      	ldr	r0, [pc, #200]	; (80011b8 <MX_TIM1_Init+0x134>)
 80010f0:	f003 fb08 	bl	8004704 <HAL_TIM_Base_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80010fa:	f001 f847 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001102:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001104:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001108:	4619      	mov	r1, r3
 800110a:	482b      	ldr	r0, [pc, #172]	; (80011b8 <MX_TIM1_Init+0x134>)
 800110c:	f003 fe60 	bl	8004dd0 <HAL_TIM_ConfigClockSource>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001116:	f001 f839 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800111a:	4827      	ldr	r0, [pc, #156]	; (80011b8 <MX_TIM1_Init+0x134>)
 800111c:	f003 fb41 	bl	80047a2 <HAL_TIM_PWM_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001126:	f001 f831 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112a:	2300      	movs	r3, #0
 800112c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112e:	2300      	movs	r3, #0
 8001130:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001132:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001136:	4619      	mov	r1, r3
 8001138:	481f      	ldr	r0, [pc, #124]	; (80011b8 <MX_TIM1_Init+0x134>)
 800113a:	f004 fa21 	bl	8005580 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001144:	f001 f822 	bl	800218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001148:	2360      	movs	r3, #96	; 0x60
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001150:	2300      	movs	r3, #0
 8001152:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001158:	2300      	movs	r3, #0
 800115a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800115c:	2300      	movs	r3, #0
 800115e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001160:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001164:	220c      	movs	r2, #12
 8001166:	4619      	mov	r1, r3
 8001168:	4813      	ldr	r0, [pc, #76]	; (80011b8 <MX_TIM1_Init+0x134>)
 800116a:	f003 fd6f 	bl	8004c4c <HAL_TIM_PWM_ConfigChannel>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001174:	f001 f80a 	bl	800218c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800118c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001190:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001192:	2300      	movs	r3, #0
 8001194:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	4619      	mov	r1, r3
 800119a:	4807      	ldr	r0, [pc, #28]	; (80011b8 <MX_TIM1_Init+0x134>)
 800119c:	f004 fa6c 	bl	8005678 <HAL_TIMEx_ConfigBreakDeadTime>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80011a6:	f000 fff1 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011aa:	4803      	ldr	r0, [pc, #12]	; (80011b8 <MX_TIM1_Init+0x134>)
 80011ac:	f001 f960 	bl	8002470 <HAL_TIM_MspPostInit>

}
 80011b0:	bf00      	nop
 80011b2:	3758      	adds	r7, #88	; 0x58
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200000f0 	.word	0x200000f0
 80011bc:	40010000 	.word	0x40010000

080011c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	; 0x30
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	2224      	movs	r2, #36	; 0x24
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f008 fb68 	bl	80098a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <MX_TIM2_Init+0xa4>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001204:	2303      	movs	r3, #3
 8001206:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800120c:	2301      	movs	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001214:	230a      	movs	r3, #10
 8001216:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800121c:	2301      	movs	r3, #1
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001224:	230a      	movs	r3, #10
 8001226:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	4619      	mov	r1, r3
 800122e:	480d      	ldr	r0, [pc, #52]	; (8001264 <MX_TIM2_Init+0xa4>)
 8001230:	f003 fbd8 	bl	80049e4 <HAL_TIM_Encoder_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800123a:	f000 ffa7 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4619      	mov	r1, r3
 800124a:	4806      	ldr	r0, [pc, #24]	; (8001264 <MX_TIM2_Init+0xa4>)
 800124c:	f004 f998 	bl	8005580 <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001256:	f000 ff99 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	3730      	adds	r7, #48	; 0x30
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000138 	.word	0x20000138

08001268 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08c      	sub	sp, #48	; 0x30
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2224      	movs	r2, #36	; 0x24
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f008 fb14 	bl	80098a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001284:	4b20      	ldr	r3, [pc, #128]	; (8001308 <MX_TIM3_Init+0xa0>)
 8001286:	4a21      	ldr	r2, [pc, #132]	; (800130c <MX_TIM3_Init+0xa4>)
 8001288:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800128a:	4b1f      	ldr	r3, [pc, #124]	; (8001308 <MX_TIM3_Init+0xa0>)
 800128c:	2200      	movs	r2, #0
 800128e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001290:	4b1d      	ldr	r3, [pc, #116]	; (8001308 <MX_TIM3_Init+0xa0>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001296:	4b1c      	ldr	r3, [pc, #112]	; (8001308 <MX_TIM3_Init+0xa0>)
 8001298:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800129c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129e:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <MX_TIM3_Init+0xa0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <MX_TIM3_Init+0xa0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012aa:	2303      	movs	r3, #3
 80012ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012b2:	2301      	movs	r3, #1
 80012b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80012ba:	230a      	movs	r3, #10
 80012bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012be:	2300      	movs	r3, #0
 80012c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012c2:	2301      	movs	r3, #1
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80012ca:	230a      	movs	r3, #10
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	4619      	mov	r1, r3
 80012d4:	480c      	ldr	r0, [pc, #48]	; (8001308 <MX_TIM3_Init+0xa0>)
 80012d6:	f003 fb85 	bl	80049e4 <HAL_TIM_Encoder_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80012e0:	f000 ff54 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e4:	2300      	movs	r3, #0
 80012e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4619      	mov	r1, r3
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <MX_TIM3_Init+0xa0>)
 80012f2:	f004 f945 	bl	8005580 <HAL_TIMEx_MasterConfigSynchronization>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80012fc:	f000 ff46 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	3730      	adds	r7, #48	; 0x30
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000180 	.word	0x20000180
 800130c:	40000400 	.word	0x40000400

08001310 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b096      	sub	sp, #88	; 0x58
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001316:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001324:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]
 8001338:	609a      	str	r2, [r3, #8]
 800133a:	60da      	str	r2, [r3, #12]
 800133c:	611a      	str	r2, [r3, #16]
 800133e:	615a      	str	r2, [r3, #20]
 8001340:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2220      	movs	r2, #32
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f008 faab 	bl	80098a4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800134e:	4b43      	ldr	r3, [pc, #268]	; (800145c <MX_TIM8_Init+0x14c>)
 8001350:	4a43      	ldr	r2, [pc, #268]	; (8001460 <MX_TIM8_Init+0x150>)
 8001352:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001354:	4b41      	ldr	r3, [pc, #260]	; (800145c <MX_TIM8_Init+0x14c>)
 8001356:	2200      	movs	r2, #0
 8001358:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b40      	ldr	r3, [pc, #256]	; (800145c <MX_TIM8_Init+0x14c>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001360:	4b3e      	ldr	r3, [pc, #248]	; (800145c <MX_TIM8_Init+0x14c>)
 8001362:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001366:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b3c      	ldr	r3, [pc, #240]	; (800145c <MX_TIM8_Init+0x14c>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800136e:	4b3b      	ldr	r3, [pc, #236]	; (800145c <MX_TIM8_Init+0x14c>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <MX_TIM8_Init+0x14c>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800137a:	4838      	ldr	r0, [pc, #224]	; (800145c <MX_TIM8_Init+0x14c>)
 800137c:	f003 f9c2 	bl	8004704 <HAL_TIM_Base_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001386:	f000 ff01 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800138e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001390:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001394:	4619      	mov	r1, r3
 8001396:	4831      	ldr	r0, [pc, #196]	; (800145c <MX_TIM8_Init+0x14c>)
 8001398:	f003 fd1a 	bl	8004dd0 <HAL_TIM_ConfigClockSource>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80013a2:	f000 fef3 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80013a6:	482d      	ldr	r0, [pc, #180]	; (800145c <MX_TIM8_Init+0x14c>)
 80013a8:	f003 f9fb 	bl	80047a2 <HAL_TIM_PWM_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80013b2:	f000 feeb 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b6:	2300      	movs	r3, #0
 80013b8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80013be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013c2:	4619      	mov	r1, r3
 80013c4:	4825      	ldr	r0, [pc, #148]	; (800145c <MX_TIM8_Init+0x14c>)
 80013c6:	f004 f8db 	bl	8005580 <HAL_TIMEx_MasterConfigSynchronization>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80013d0:	f000 fedc 	bl	800218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013d4:	2360      	movs	r3, #96	; 0x60
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013e0:	2300      	movs	r3, #0
 80013e2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013ec:	2300      	movs	r3, #0
 80013ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f4:	2200      	movs	r2, #0
 80013f6:	4619      	mov	r1, r3
 80013f8:	4818      	ldr	r0, [pc, #96]	; (800145c <MX_TIM8_Init+0x14c>)
 80013fa:	f003 fc27 	bl	8004c4c <HAL_TIM_PWM_ConfigChannel>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001404:	f000 fec2 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140c:	2204      	movs	r2, #4
 800140e:	4619      	mov	r1, r3
 8001410:	4812      	ldr	r0, [pc, #72]	; (800145c <MX_TIM8_Init+0x14c>)
 8001412:	f003 fc1b 	bl	8004c4c <HAL_TIM_PWM_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800141c:	f000 feb6 	bl	800218c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001420:	2300      	movs	r3, #0
 8001422:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001434:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001438:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <MX_TIM8_Init+0x14c>)
 8001444:	f004 f918 	bl	8005678 <HAL_TIMEx_ConfigBreakDeadTime>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800144e:	f000 fe9d 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3758      	adds	r7, #88	; 0x58
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200001c8 	.word	0x200001c8
 8001460:	40010400 	.word	0x40010400

08001464 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <MX_USART3_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_USART3_UART_Init+0x4c>)
 800149c:	f004 f93e 	bl	800571c <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 fe71 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000210 	.word	0x20000210
 80014b4:	40004800 	.word	0x40004800

080014b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b31      	ldr	r3, [pc, #196]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a30      	ldr	r2, [pc, #192]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014d8:	f043 0310 	orr.w	r3, r3, #16
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b2e      	ldr	r3, [pc, #184]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0310 	and.w	r3, r3, #16
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b2a      	ldr	r3, [pc, #168]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a29      	ldr	r2, [pc, #164]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b27      	ldr	r3, [pc, #156]	; (8001598 <MX_GPIO_Init+0xe0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b23      	ldr	r3, [pc, #140]	; (8001598 <MX_GPIO_Init+0xe0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a22      	ldr	r2, [pc, #136]	; (8001598 <MX_GPIO_Init+0xe0>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b20      	ldr	r3, [pc, #128]	; (8001598 <MX_GPIO_Init+0xe0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <MX_GPIO_Init+0xe0>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a1b      	ldr	r2, [pc, #108]	; (8001598 <MX_GPIO_Init+0xe0>)
 800152c:	f043 0302 	orr.w	r3, r3, #2
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b19      	ldr	r3, [pc, #100]	; (8001598 <MX_GPIO_Init+0xe0>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800153e:	2200      	movs	r2, #0
 8001540:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001544:	4815      	ldr	r0, [pc, #84]	; (800159c <MX_GPIO_Init+0xe4>)
 8001546:	f001 fc93 	bl	8002e70 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	213c      	movs	r1, #60	; 0x3c
 800154e:	4814      	ldr	r0, [pc, #80]	; (80015a0 <MX_GPIO_Init+0xe8>)
 8001550:	f001 fc8e 	bl	8002e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001554:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8001558:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155a:	2301      	movs	r3, #1
 800155c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	4619      	mov	r1, r3
 800156c:	480b      	ldr	r0, [pc, #44]	; (800159c <MX_GPIO_Init+0xe4>)
 800156e:	f001 fae3 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8001572:	233c      	movs	r3, #60	; 0x3c
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001576:	2301      	movs	r3, #1
 8001578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157e:	2302      	movs	r3, #2
 8001580:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_GPIO_Init+0xe8>)
 800158a:	f001 fad5 	bl	8002b38 <HAL_GPIO_Init>

}
 800158e:	bf00      	nop
 8001590:	3728      	adds	r7, #40	; 0x28
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40023800 	.word	0x40023800
 800159c:	40021000 	.word	0x40021000
 80015a0:	40020000 	.word	0x40020000

080015a4 <HAL_UART_RxCpltCallback>:
  * @brief  Function called during Serial interrupt
  * @param  argument: UART_HandleTypeDef
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	// Prevent unused argument compiled warning

	UNUSED(huart);

	enqueue(&q,aRxBuffer);
 80015ac:	4908      	ldr	r1, [pc, #32]	; (80015d0 <HAL_UART_RxCpltCallback+0x2c>)
 80015ae:	4809      	ldr	r0, [pc, #36]	; (80015d4 <HAL_UART_RxCpltCallback+0x30>)
 80015b0:	f000 f832 	bl	8001618 <enqueue>
//	fb_speed = (uint8_t)(aRxBuffer[1]);
//	leftright = (uint8_t)(aRxBuffer[2]);
//	lr_speed = (uint8_t)(aRxBuffer[3]);


	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer,4);
 80015b4:	2204      	movs	r2, #4
 80015b6:	4906      	ldr	r1, [pc, #24]	; (80015d0 <HAL_UART_RxCpltCallback+0x2c>)
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <HAL_UART_RxCpltCallback+0x34>)
 80015ba:	f004 f8fc 	bl	80057b6 <HAL_UART_Receive_IT>
//	sprintf(hello, "Dir %c : %d\0", frontback, fb_speed-48);
//	OLED_ShowString(10, 20, hello);
//
//	sprintf(hello, "Turn %c: %d\0", leftright, lr_speed-48);
//	OLED_ShowString(10, 30, hello);
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80015be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c2:	4806      	ldr	r0, [pc, #24]	; (80015dc <HAL_UART_RxCpltCallback+0x38>)
 80015c4:	f001 fc6d 	bl	8002ea2 <HAL_GPIO_TogglePin>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000264 	.word	0x20000264
 80015d4:	200002a8 	.word	0x200002a8
 80015d8:	20000210 	.word	0x20000210
 80015dc:	40021000 	.word	0x40021000

080015e0 <reset_motorVal>:

void reset_motorVal(){
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
	// Reset Values
	frontback = 'w';	// Front/back character
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <reset_motorVal+0x28>)
 80015e6:	2277      	movs	r2, #119	; 0x77
 80015e8:	701a      	strb	r2, [r3, #0]
	fb_speed = '0';	// Front/back speed
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <reset_motorVal+0x2c>)
 80015ec:	2230      	movs	r2, #48	; 0x30
 80015ee:	701a      	strb	r2, [r3, #0]
	leftright = 'a';	// Left/right character
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <reset_motorVal+0x30>)
 80015f2:	2261      	movs	r2, #97	; 0x61
 80015f4:	701a      	strb	r2, [r3, #0]
	lr_speed = '0';	// Left/right speed
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <reset_motorVal+0x34>)
 80015f8:	2230      	movs	r2, #48	; 0x30
 80015fa:	701a      	strb	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20000000 	.word	0x20000000
 800160c:	20000001 	.word	0x20000001
 8001610:	20000002 	.word	0x20000002
 8001614:	20000003 	.word	0x20000003

08001618 <enqueue>:

//input stuff into the queue
void enqueue(Queue *qPtr, uint8_t msg[4]){
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
    QueueNode *newNode;
    newNode = (QueueNode *) malloc(sizeof(QueueNode));
 8001622:	2008      	movs	r0, #8
 8001624:	f008 f920 	bl	8009868 <malloc>
 8001628:	4603      	mov	r3, r0
 800162a:	60bb      	str	r3, [r7, #8]
    for(int i=0; i<4; i++){
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	e00b      	b.n	800164a <enqueue+0x32>
        newNode->msg[i] = msg[i];
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	4413      	add	r3, r2
 8001638:	7819      	ldrb	r1, [r3, #0]
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4413      	add	r3, r2
 8001640:	460a      	mov	r2, r1
 8001642:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<4; i++){
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3301      	adds	r3, #1
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2b03      	cmp	r3, #3
 800164e:	ddf0      	ble.n	8001632 <enqueue+0x1a>
    }
    newNode->next = NULL;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2200      	movs	r2, #0
 8001654:	605a      	str	r2, [r3, #4]

    if(isEmptyQueue(*qPtr))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800165c:	f000 f864 	bl	8001728 <isEmptyQueue>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <enqueue+0x56>
        qPtr->head=newNode;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68ba      	ldr	r2, [r7, #8]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	e003      	b.n	8001676 <enqueue+0x5e>
    else
        qPtr->tail->next = newNode;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	605a      	str	r2, [r3, #4]

    qPtr->tail = newNode;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	609a      	str	r2, [r3, #8]
    qPtr->size++;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	1c5a      	adds	r2, r3, #1
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	601a      	str	r2, [r3, #0]
}
 8001686:	bf00      	nop
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <dequeue>:

int dequeue(Queue *qPtr){
 800168e:	b580      	push	{r7, lr}
 8001690:	b084      	sub	sp, #16
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
    if(qPtr==NULL || qPtr->head==NULL){ //Queue is empty or NULL pointer
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <dequeue+0x16>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <dequeue+0x1a>
        return 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	e017      	b.n	80016d8 <dequeue+0x4a>
    }
    else{
       QueueNode *temp = qPtr->head;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	60fb      	str	r3, [r7, #12]
       qPtr->head = qPtr->head->next;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	605a      	str	r2, [r3, #4]
       if(qPtr->head == NULL) //Queue is emptied
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d102      	bne.n	80016c6 <dequeue+0x38>
           qPtr->tail = NULL;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]

       free(temp);
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	f008 f8d6 	bl	8009878 <free>
       qPtr->size--;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	1e5a      	subs	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]
       return 1;
 80016d6:	2301      	movs	r3, #1
    }
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <getFront>:

//get the front of the queue (not sure if working)
void getFront(Queue q){
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        frontback = (uint8_t)(q.head->msg[0]);
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	781a      	ldrb	r2, [r3, #0]
 80016f0:	4b09      	ldr	r3, [pc, #36]	; (8001718 <getFront+0x38>)
 80016f2:	701a      	strb	r2, [r3, #0]
        fb_speed = (uint8_t)(q.head->msg[1]);
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	785a      	ldrb	r2, [r3, #1]
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <getFront+0x3c>)
 80016fa:	701a      	strb	r2, [r3, #0]
        leftright = (uint8_t)(q.head->msg[2]);
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	789a      	ldrb	r2, [r3, #2]
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <getFront+0x40>)
 8001702:	701a      	strb	r2, [r3, #0]
        lr_speed = (uint8_t)(q.head->msg[3]);
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	78da      	ldrb	r2, [r3, #3]
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <getFront+0x44>)
 800170a:	701a      	strb	r2, [r3, #0]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	20000000 	.word	0x20000000
 800171c:	20000001 	.word	0x20000001
 8001720:	20000002 	.word	0x20000002
 8001724:	20000003 	.word	0x20000003

08001728 <isEmptyQueue>:

//check if queue is empty (output 1 if empty, 0 if not empty)
int isEmptyQueue(Queue q){
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(q.size==0) return 1;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <isEmptyQueue+0x16>
 800173a:	2301      	movs	r3, #1
 800173c:	e000      	b.n	8001740 <isEmptyQueue+0x18>
    else return 0;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
//	  }
//	  HAL_UART_Transmit(&huart3, (uint8_t *)txData, strlen(txData), 10);
//	  if(curAngle > 0){
//		  curAngle -= 1;	// Account for gyro drift
//	  }
	  osDelay(1000);
 8001754:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001758:	f005 f868 	bl	800682c <osDelay>
 800175c:	e7fa      	b.n	8001754 <StartDefaultTask+0x8>
	...

08001760 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8001760:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001764:	b09a      	sub	sp, #104	; 0x68
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	uint16_t servo_max = 5;		// Servo_max * (0-9) = servo_value
 800176a:	2305      	movs	r3, #5
 800176c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	// For differential steering
	double motor_offset_r = 1;
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	4bb4      	ldr	r3, [pc, #720]	; (8001a48 <motor+0x2e8>)
 8001776:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	double motor_offset_l = 1;
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	4bb2      	ldr	r3, [pc, #712]	; (8001a48 <motor+0x2e8>)
 8001780:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	uint16_t pwmVal_motor = 0;	// Current motor pwm value
 8001784:	2300      	movs	r3, #0
 8001786:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint16_t motor_min = 1000;	// Min value for pwm to complete 2 instruction without stopping
 800178a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	uint16_t motor_increment = 100;
 8001792:	2364      	movs	r3, #100	; 0x64
 8001794:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint8_t accelerate;

	uint16_t motor_reference;	// Reference pwm value for motor

	// PID Values
	int current_encoder_error = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	643b      	str	r3, [r7, #64]	; 0x40
	uint8_t kp = 50;
 800179c:	2332      	movs	r3, #50	; 0x32
 800179e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t ki = 1.3;
 80017a2:	2301      	movs	r3, #1
 80017a4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	int eintegral = 0;	// Integral error
 80017a8:	2300      	movs	r3, #0
 80017aa:	64fb      	str	r3, [r7, #76]	; 0x4c

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80017ac:	2100      	movs	r1, #0
 80017ae:	48a7      	ldr	r0, [pc, #668]	; (8001a4c <motor+0x2ec>)
 80017b0:	f003 f850 	bl	8004854 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80017b4:	2104      	movs	r1, #4
 80017b6:	48a5      	ldr	r0, [pc, #660]	; (8001a4c <motor+0x2ec>)
 80017b8:	f003 f84c 	bl	8004854 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80017bc:	210c      	movs	r1, #12
 80017be:	48a4      	ldr	r0, [pc, #656]	; (8001a50 <motor+0x2f0>)
 80017c0:	f003 f848 	bl	8004854 <HAL_TIM_PWM_Start>


  /* Infinite loop */
  for(;;)
  {
	  if(isEmptyQueue(q) != 1){
 80017c4:	4ba3      	ldr	r3, [pc, #652]	; (8001a54 <motor+0x2f4>)
 80017c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017ca:	f7ff ffad 	bl	8001728 <isEmptyQueue>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	f000 82a3 	beq.w	8001d1c <motor+0x5bc>
			  uint8_t hello[50];	// OLED string buffer
			  getFront(q);			// Setting values according to queue head
 80017d6:	4b9f      	ldr	r3, [pc, #636]	; (8001a54 <motor+0x2f4>)
 80017d8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017dc:	f7ff ff80 	bl	80016e0 <getFront>

			  // OLED Print direction and Turn
			  sprintf(hello, "Dir %c : %d\0", frontback, fb_speed - 48);
 80017e0:	4b9d      	ldr	r3, [pc, #628]	; (8001a58 <motor+0x2f8>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b9d      	ldr	r3, [pc, #628]	; (8001a5c <motor+0x2fc>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	3b30      	subs	r3, #48	; 0x30
 80017ec:	f107 000c 	add.w	r0, r7, #12
 80017f0:	499b      	ldr	r1, [pc, #620]	; (8001a60 <motor+0x300>)
 80017f2:	f008 f94f 	bl	8009a94 <siprintf>
			  OLED_ShowString(10, 20, hello);
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	461a      	mov	r2, r3
 80017fc:	2114      	movs	r1, #20
 80017fe:	200a      	movs	r0, #10
 8001800:	f007 ff4a 	bl	8009698 <OLED_ShowString>

			  sprintf(hello, "Turn %c: %d\0", leftright, lr_speed - 48);
 8001804:	4b97      	ldr	r3, [pc, #604]	; (8001a64 <motor+0x304>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b97      	ldr	r3, [pc, #604]	; (8001a68 <motor+0x308>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	3b30      	subs	r3, #48	; 0x30
 8001810:	f107 000c 	add.w	r0, r7, #12
 8001814:	4995      	ldr	r1, [pc, #596]	; (8001a6c <motor+0x30c>)
 8001816:	f008 f93d 	bl	8009a94 <siprintf>
			  OLED_ShowString(10, 30, hello);
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	461a      	mov	r2, r3
 8001820:	211e      	movs	r1, #30
 8001822:	200a      	movs	r0, #10
 8001824:	f007 ff38 	bl	8009698 <OLED_ShowString>

		  	  accelerate = 1; // Default always start with acceleration
 8001828:	2301      	movs	r3, #1
 800182a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		  	  if(lr_speed == '0'){
 800182e:	4b8e      	ldr	r3, [pc, #568]	; (8001a68 <motor+0x308>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b30      	cmp	r3, #48	; 0x30
 8001834:	d104      	bne.n	8001840 <motor+0xe0>
		  		motor_reference = 2400;
 8001836:	f44f 6316 	mov.w	r3, #2400	; 0x960
 800183a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800183e:	e003      	b.n	8001848 <motor+0xe8>
		  	  }

		  	  else
		  		  motor_reference = 2000;
 8001840:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001844:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

		  	  // Turn Servo to desired position
		  	  // Centre - offset for left turn
		  	  if(leftright == 'a'){
 8001848:	4b86      	ldr	r3, [pc, #536]	; (8001a64 <motor+0x304>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b61      	cmp	r3, #97	; 0x61
 800184e:	d14e      	bne.n	80018ee <motor+0x18e>
		  		  htim1.Instance->CCR4 = pwmVal_servo - 1.1*(lr_speed-48) *servo_max;
 8001850:	4b87      	ldr	r3, [pc, #540]	; (8001a70 <motor+0x310>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fe5d 	bl	8000514 <__aeabi_i2d>
 800185a:	4604      	mov	r4, r0
 800185c:	460d      	mov	r5, r1
 800185e:	4b82      	ldr	r3, [pc, #520]	; (8001a68 <motor+0x308>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	3b30      	subs	r3, #48	; 0x30
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe55 	bl	8000514 <__aeabi_i2d>
 800186a:	a371      	add	r3, pc, #452	; (adr r3, 8001a30 <motor+0x2d0>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	f7fe feba 	bl	80005e8 <__aeabi_dmul>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4690      	mov	r8, r2
 800187a:	4699      	mov	r9, r3
 800187c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fe47 	bl	8000514 <__aeabi_i2d>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4640      	mov	r0, r8
 800188c:	4649      	mov	r1, r9
 800188e:	f7fe feab 	bl	80005e8 <__aeabi_dmul>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4620      	mov	r0, r4
 8001898:	4629      	mov	r1, r5
 800189a:	f7fe fced 	bl	8000278 <__aeabi_dsub>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	496b      	ldr	r1, [pc, #428]	; (8001a50 <motor+0x2f0>)
 80018a4:	680c      	ldr	r4, [r1, #0]
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f7ff f95f 	bl	8000b6c <__aeabi_d2uiz>
 80018ae:	4603      	mov	r3, r0
 80018b0:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // right motor offset
		  		  // right motor have to spin more due to differential steering
		  		  motor_offset_r = 0.05*(lr_speed-48)+1;
 80018b2:	4b6d      	ldr	r3, [pc, #436]	; (8001a68 <motor+0x308>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	3b30      	subs	r3, #48	; 0x30
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fe2b 	bl	8000514 <__aeabi_i2d>
 80018be:	a35e      	add	r3, pc, #376	; (adr r3, 8001a38 <motor+0x2d8>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fe90 	bl	80005e8 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b5c      	ldr	r3, [pc, #368]	; (8001a48 <motor+0x2e8>)
 80018d6:	f7fe fcd1 	bl	800027c <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
		  		  motor_offset_l = 1;
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b58      	ldr	r3, [pc, #352]	; (8001a48 <motor+0x2e8>)
 80018e8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 80018ec:	e051      	b.n	8001992 <motor+0x232>

		  	  }
		  	  else if(leftright =='d'){
 80018ee:	4b5d      	ldr	r3, [pc, #372]	; (8001a64 <motor+0x304>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b64      	cmp	r3, #100	; 0x64
 80018f4:	d14d      	bne.n	8001992 <motor+0x232>
		  		  htim1.Instance->CCR4 = pwmVal_servo + 1.7*(lr_speed-48) *servo_max;
 80018f6:	4b5e      	ldr	r3, [pc, #376]	; (8001a70 <motor+0x310>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe0a 	bl	8000514 <__aeabi_i2d>
 8001900:	4604      	mov	r4, r0
 8001902:	460d      	mov	r5, r1
 8001904:	4b58      	ldr	r3, [pc, #352]	; (8001a68 <motor+0x308>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	3b30      	subs	r3, #48	; 0x30
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fe02 	bl	8000514 <__aeabi_i2d>
 8001910:	a34b      	add	r3, pc, #300	; (adr r3, 8001a40 <motor+0x2e0>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe fe67 	bl	80005e8 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4690      	mov	r8, r2
 8001920:	4699      	mov	r9, r3
 8001922:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fdf4 	bl	8000514 <__aeabi_i2d>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4640      	mov	r0, r8
 8001932:	4649      	mov	r1, r9
 8001934:	f7fe fe58 	bl	80005e8 <__aeabi_dmul>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4620      	mov	r0, r4
 800193e:	4629      	mov	r1, r5
 8001940:	f7fe fc9c 	bl	800027c <__adddf3>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4941      	ldr	r1, [pc, #260]	; (8001a50 <motor+0x2f0>)
 800194a:	680c      	ldr	r4, [r1, #0]
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f90c 	bl	8000b6c <__aeabi_d2uiz>
 8001954:	4603      	mov	r3, r0
 8001956:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // left motor offset
		  		  motor_offset_r = 1;
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <motor+0x2e8>)
 800195e:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
		  		  motor_offset_l = 0.05*(lr_speed-48)+1;
 8001962:	4b41      	ldr	r3, [pc, #260]	; (8001a68 <motor+0x308>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	3b30      	subs	r3, #48	; 0x30
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fdd3 	bl	8000514 <__aeabi_i2d>
 800196e:	a332      	add	r3, pc, #200	; (adr r3, 8001a38 <motor+0x2d8>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7fe fe38 	bl	80005e8 <__aeabi_dmul>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4b30      	ldr	r3, [pc, #192]	; (8001a48 <motor+0x2e8>)
 8001986:	f7fe fc79 	bl	800027c <__adddf3>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		  	  }

		  	  pwmVal_motor = motor_min;
 8001992:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001996:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

		  	  // Move Motor forward
		  	  if(frontback == 'w'){
 800199a:	4b2f      	ldr	r3, [pc, #188]	; (8001a58 <motor+0x2f8>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b77      	cmp	r3, #119	; 0x77
 80019a0:	f040 80de 	bne.w	8001b60 <motor+0x400>
		  		  do
		  		  	  {
		  		  		  // H-Bridge Circuit for AINx; 1 turn on, the other turns off
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2104      	movs	r1, #4
 80019a8:	4832      	ldr	r0, [pc, #200]	; (8001a74 <motor+0x314>)
 80019aa:	f001 fa61 	bl	8002e70 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2108      	movs	r1, #8
 80019b2:	4830      	ldr	r0, [pc, #192]	; (8001a74 <motor+0x314>)
 80019b4:	f001 fa5c 	bl	8002e70 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	2120      	movs	r1, #32
 80019bc:	482d      	ldr	r0, [pc, #180]	; (8001a74 <motor+0x314>)
 80019be:	f001 fa57 	bl	8002e70 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2110      	movs	r1, #16
 80019c6:	482b      	ldr	r0, [pc, #172]	; (8001a74 <motor+0x314>)
 80019c8:	f001 fa52 	bl	8002e70 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 80019cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d151      	bne.n	8001a78 <motor+0x318>
		  		  			  pwmVal_motor+=motor_increment;	// Accelerating
 80019d4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80019d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80019dc:	4413      	add	r3, r2
 80019de:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
		  		  			  if(pwmVal_motor > motor_reference){
 80019e2:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80019e6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d951      	bls.n	8001a92 <motor+0x332>
		  		  				  accelerate = 0;				// Decelerate Flag
 80019ee:	2300      	movs	r3, #0
 80019f0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		  		  				if(fb_speed == 'u')
 80019f4:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <motor+0x2fc>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b75      	cmp	r3, #117	; 0x75
 80019fa:	d103      	bne.n	8001a04 <motor+0x2a4>
		  		  					osDelay(10);
 80019fc:	200a      	movs	r0, #10
 80019fe:	f004 ff15 	bl	800682c <osDelay>
 8001a02:	e046      	b.n	8001a92 <motor+0x332>
								else if((fb_speed-48)*230-20 > 0)	// Prevent infinite forward move through negative value
 8001a04:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <motor+0x2fc>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	3b30      	subs	r3, #48	; 0x30
 8001a0a:	22e6      	movs	r2, #230	; 0xe6
 8001a0c:	fb02 f303 	mul.w	r3, r2, r3
 8001a10:	2b14      	cmp	r3, #20
 8001a12:	dd3e      	ble.n	8001a92 <motor+0x332>
									osDelay((fb_speed-48)*230-20);// Constant speed for time
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <motor+0x2fc>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	3b30      	subs	r3, #48	; 0x30
 8001a1a:	22e6      	movs	r2, #230	; 0xe6
 8001a1c:	fb02 f303 	mul.w	r3, r2, r3
 8001a20:	3b14      	subs	r3, #20
 8001a22:	4618      	mov	r0, r3
 8001a24:	f004 ff02 	bl	800682c <osDelay>
 8001a28:	e033      	b.n	8001a92 <motor+0x332>
 8001a2a:	bf00      	nop
 8001a2c:	f3af 8000 	nop.w
 8001a30:	9999999a 	.word	0x9999999a
 8001a34:	3ff19999 	.word	0x3ff19999
 8001a38:	9999999a 	.word	0x9999999a
 8001a3c:	3fa99999 	.word	0x3fa99999
 8001a40:	33333333 	.word	0x33333333
 8001a44:	3ffb3333 	.word	0x3ffb3333
 8001a48:	3ff00000 	.word	0x3ff00000
 8001a4c:	200001c8 	.word	0x200001c8
 8001a50:	200000f0 	.word	0x200000f0
 8001a54:	200002a8 	.word	0x200002a8
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000001 	.word	0x20000001
 8001a60:	0800a1bc 	.word	0x0800a1bc
 8001a64:	20000002 	.word	0x20000002
 8001a68:	20000003 	.word	0x20000003
 8001a6c:	0800a1cc 	.word	0x0800a1cc
 8001a70:	20000004 	.word	0x20000004
 8001a74:	40020000 	.word	0x40020000


		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=5*motor_increment;
 8001a78:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	0392      	lsls	r2, r2, #14
 8001a80:	1ad2      	subs	r2, r2, r3
 8001a82:	0092      	lsls	r2, r2, #2
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001a8c:	4413      	add	r3, r2
 8001a8e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

		  				  // Modify comparison value for duty cycle
		  		  		  // Motor speed = motor_offset from servo turn * pwm_value + encoder to ensure its going straight

		  		  		  // PID for straight movement
		  		  		  if(lr_speed == '0'){
 8001a92:	4bb1      	ldr	r3, [pc, #708]	; (8001d58 <motor+0x5f8>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b30      	cmp	r3, #48	; 0x30
 8001a98:	d113      	bne.n	8001ac2 <motor+0x362>
		  		  			  // PID for encoder offset
							  current_encoder_error = encoder_error - 0;
 8001a9a:	4bb0      	ldr	r3, [pc, #704]	; (8001d5c <motor+0x5fc>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	643b      	str	r3, [r7, #64]	; 0x40
							  eintegral += current_encoder_error;		// Integral error
 8001aa0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aa4:	4413      	add	r3, r2
 8001aa6:	64fb      	str	r3, [r7, #76]	; 0x4c

							  // PID equation
							  encoder_offset = kp*current_encoder_error+ ki*eintegral;
 8001aa8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001aac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001aae:	fb03 f202 	mul.w	r2, r3, r2
 8001ab2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001ab6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001ab8:	fb01 f303 	mul.w	r3, r1, r3
 8001abc:	4413      	add	r3, r2
 8001abe:	4aa8      	ldr	r2, [pc, #672]	; (8001d60 <motor+0x600>)
 8001ac0:	6013      	str	r3, [r2, #0]
		  		  		  }

		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor + encoder_offset);
 8001ac2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fd24 	bl	8000514 <__aeabi_i2d>
 8001acc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ad0:	f7fe fd8a 	bl	80005e8 <__aeabi_dmul>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4614      	mov	r4, r2
 8001ada:	461d      	mov	r5, r3
 8001adc:	4ba0      	ldr	r3, [pc, #640]	; (8001d60 <motor+0x600>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fd17 	bl	8000514 <__aeabi_i2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4620      	mov	r0, r4
 8001aec:	4629      	mov	r1, r5
 8001aee:	f7fe fbc5 	bl	800027c <__adddf3>
 8001af2:	4602      	mov	r2, r0
 8001af4:	460b      	mov	r3, r1
 8001af6:	499b      	ldr	r1, [pc, #620]	; (8001d64 <motor+0x604>)
 8001af8:	680c      	ldr	r4, [r1, #0]
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f7ff f835 	bl	8000b6c <__aeabi_d2uiz>
 8001b02:	4603      	mov	r3, r0
 8001b04:	6363      	str	r3, [r4, #52]	; 0x34
		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor + encoder_offset);
 8001b06:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd02 	bl	8000514 <__aeabi_i2d>
 8001b10:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001b14:	f7fe fd68 	bl	80005e8 <__aeabi_dmul>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	461d      	mov	r5, r3
 8001b20:	4b8f      	ldr	r3, [pc, #572]	; (8001d60 <motor+0x600>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fcf5 	bl	8000514 <__aeabi_i2d>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4620      	mov	r0, r4
 8001b30:	4629      	mov	r1, r5
 8001b32:	f7fe fba3 	bl	800027c <__adddf3>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	498a      	ldr	r1, [pc, #552]	; (8001d64 <motor+0x604>)
 8001b3c:	680c      	ldr	r4, [r1, #0]
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f7ff f813 	bl	8000b6c <__aeabi_d2uiz>
 8001b46:	4603      	mov	r3, r0
 8001b48:	63a3      	str	r3, [r4, #56]	; 0x38
		  		  		  osDelay(10);
 8001b4a:	200a      	movs	r0, #10
 8001b4c:	f004 fe6e 	bl	800682c <osDelay>

		  		  	  }while(pwmVal_motor > motor_min);
 8001b50:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001b54:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	f63f af23 	bhi.w	80019a4 <motor+0x244>
 8001b5e:	e0d6      	b.n	8001d0e <motor+0x5ae>
		  	  }

		  	  else if(frontback == 's'){
 8001b60:	4b81      	ldr	r3, [pc, #516]	; (8001d68 <motor+0x608>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b73      	cmp	r3, #115	; 0x73
 8001b66:	f040 80b7 	bne.w	8001cd8 <motor+0x578>
		  		  do
		  		  	  {
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2104      	movs	r1, #4
 8001b6e:	487f      	ldr	r0, [pc, #508]	; (8001d6c <motor+0x60c>)
 8001b70:	f001 f97e 	bl	8002e70 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	2108      	movs	r1, #8
 8001b78:	487c      	ldr	r0, [pc, #496]	; (8001d6c <motor+0x60c>)
 8001b7a:	f001 f979 	bl	8002e70 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2120      	movs	r1, #32
 8001b82:	487a      	ldr	r0, [pc, #488]	; (8001d6c <motor+0x60c>)
 8001b84:	f001 f974 	bl	8002e70 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 8001b88:	2201      	movs	r2, #1
 8001b8a:	2110      	movs	r1, #16
 8001b8c:	4877      	ldr	r0, [pc, #476]	; (8001d6c <motor+0x60c>)
 8001b8e:	f001 f96f 	bl	8002e70 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 8001b92:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d12a      	bne.n	8001bf0 <motor+0x490>
		  		  			pwmVal_motor+=motor_increment;	// Accelerating
 8001b9a:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001b9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001ba2:	4413      	add	r3, r2
 8001ba4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
							if(pwmVal_motor > motor_reference){
 8001ba8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001bac:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d92a      	bls.n	8001c0a <motor+0x4aa>
							  accelerate = 0;				// Decelerate flag
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

							  if(fb_speed == 'u')
 8001bba:	4b6d      	ldr	r3, [pc, #436]	; (8001d70 <motor+0x610>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b75      	cmp	r3, #117	; 0x75
 8001bc0:	d103      	bne.n	8001bca <motor+0x46a>
								  osDelay(10);
 8001bc2:	200a      	movs	r0, #10
 8001bc4:	f004 fe32 	bl	800682c <osDelay>
 8001bc8:	e01f      	b.n	8001c0a <motor+0x4aa>
							  else if((fb_speed-48)*250-20 > 0)	// Prevent infinite forward move through negative value
 8001bca:	4b69      	ldr	r3, [pc, #420]	; (8001d70 <motor+0x610>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	3b30      	subs	r3, #48	; 0x30
 8001bd0:	22fa      	movs	r2, #250	; 0xfa
 8001bd2:	fb02 f303 	mul.w	r3, r2, r3
 8001bd6:	2b14      	cmp	r3, #20
 8001bd8:	dd17      	ble.n	8001c0a <motor+0x4aa>
								  osDelay((fb_speed-48)*250-20);// Constant speed for time
 8001bda:	4b65      	ldr	r3, [pc, #404]	; (8001d70 <motor+0x610>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	3b30      	subs	r3, #48	; 0x30
 8001be0:	22fa      	movs	r2, #250	; 0xfa
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	3b14      	subs	r3, #20
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 fe1f 	bl	800682c <osDelay>
 8001bee:	e00c      	b.n	8001c0a <motor+0x4aa>
							}
		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=5*motor_increment;
 8001bf0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	0392      	lsls	r2, r2, #14
 8001bf8:	1ad2      	subs	r2, r2, r3
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001c04:	4413      	add	r3, r2
 8001c06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

		  		  		  // PID for straight movement
						  if(lr_speed == '0'){
 8001c0a:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <motor+0x5f8>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b30      	cmp	r3, #48	; 0x30
 8001c10:	d113      	bne.n	8001c3a <motor+0x4da>
							  // PID for encoder offset
							  current_encoder_error = encoder_error - 0;
 8001c12:	4b52      	ldr	r3, [pc, #328]	; (8001d5c <motor+0x5fc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	643b      	str	r3, [r7, #64]	; 0x40
							  eintegral += current_encoder_error;		// Integral error
 8001c18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c1c:	4413      	add	r3, r2
 8001c1e:	64fb      	str	r3, [r7, #76]	; 0x4c

							  // PID equation
							  encoder_offset = kp*current_encoder_error+ ki*eintegral;
 8001c20:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001c24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c26:	fb03 f202 	mul.w	r2, r3, r2
 8001c2a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001c2e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001c30:	fb01 f303 	mul.w	r3, r1, r3
 8001c34:	4413      	add	r3, r2
 8001c36:	4a4a      	ldr	r2, [pc, #296]	; (8001d60 <motor+0x600>)
 8001c38:	6013      	str	r3, [r2, #0]
						  }

						  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor + encoder_offset);
 8001c3a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fc68 	bl	8000514 <__aeabi_i2d>
 8001c44:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001c48:	f7fe fcce 	bl	80005e8 <__aeabi_dmul>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4614      	mov	r4, r2
 8001c52:	461d      	mov	r5, r3
 8001c54:	4b42      	ldr	r3, [pc, #264]	; (8001d60 <motor+0x600>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc5b 	bl	8000514 <__aeabi_i2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4620      	mov	r0, r4
 8001c64:	4629      	mov	r1, r5
 8001c66:	f7fe fb09 	bl	800027c <__adddf3>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	493d      	ldr	r1, [pc, #244]	; (8001d64 <motor+0x604>)
 8001c70:	680c      	ldr	r4, [r1, #0]
 8001c72:	4610      	mov	r0, r2
 8001c74:	4619      	mov	r1, r3
 8001c76:	f7fe ff79 	bl	8000b6c <__aeabi_d2uiz>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6363      	str	r3, [r4, #52]	; 0x34
						  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor + encoder_offset);
 8001c7e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7fe fc46 	bl	8000514 <__aeabi_i2d>
 8001c88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001c8c:	f7fe fcac 	bl	80005e8 <__aeabi_dmul>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4614      	mov	r4, r2
 8001c96:	461d      	mov	r5, r3
 8001c98:	4b31      	ldr	r3, [pc, #196]	; (8001d60 <motor+0x600>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fc39 	bl	8000514 <__aeabi_i2d>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	4629      	mov	r1, r5
 8001caa:	f7fe fae7 	bl	800027c <__adddf3>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	492c      	ldr	r1, [pc, #176]	; (8001d64 <motor+0x604>)
 8001cb4:	680c      	ldr	r4, [r1, #0]
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f7fe ff57 	bl	8000b6c <__aeabi_d2uiz>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	63a3      	str	r3, [r4, #56]	; 0x38
						  osDelay(10);
 8001cc2:	200a      	movs	r0, #10
 8001cc4:	f004 fdb2 	bl	800682c <osDelay>

		  		  	  }while(pwmVal_motor> motor_min);
 8001cc8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001ccc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	f63f af4a 	bhi.w	8001b6a <motor+0x40a>
 8001cd6:	e01a      	b.n	8001d0e <motor+0x5ae>
		  	  }
		  	  else if(frontback == 'k'){
 8001cd8:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <motor+0x608>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b6b      	cmp	r3, #107	; 0x6b
 8001cde:	d116      	bne.n	8001d0e <motor+0x5ae>
		  		encoder_offset = 0;
 8001ce0:	4b1f      	ldr	r3, [pc, #124]	; (8001d60 <motor+0x600>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
		  		encoder_error = 0;
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <motor+0x5fc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
		  		__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001cec:	4b1d      	ldr	r3, [pc, #116]	; (8001d64 <motor+0x604>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34
		  		__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001cf4:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <motor+0x604>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	639a      	str	r2, [r3, #56]	; 0x38
		  		osDelay((fb_speed-48)*50);
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <motor+0x610>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	3b30      	subs	r3, #48	; 0x30
 8001d02:	2232      	movs	r2, #50	; 0x32
 8001d04:	fb02 f303 	mul.w	r3, r2, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f004 fd8f 	bl	800682c <osDelay>
		  	  }
		  	  osDelay(10);
 8001d0e:	200a      	movs	r0, #10
 8001d10:	f004 fd8c 	bl	800682c <osDelay>
		  	  dequeue(&q);
 8001d14:	4817      	ldr	r0, [pc, #92]	; (8001d74 <motor+0x614>)
 8001d16:	f7ff fcba 	bl	800168e <dequeue>
 8001d1a:	e553      	b.n	80017c4 <motor+0x64>
	  }
	  else{
		  reset_motorVal();	//Reset the values
 8001d1c:	f7ff fc60 	bl	80015e0 <reset_motorVal>
		  encoder_offset = 0;
 8001d20:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <motor+0x600>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
		  encoder_error = 0;
 8001d26:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <motor+0x5fc>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
		  curAngle = 0;
 8001d2c:	4912      	ldr	r1, [pc, #72]	; (8001d78 <motor+0x618>)
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	f04f 0300 	mov.w	r3, #0
 8001d36:	e9c1 2300 	strd	r2, r3, [r1]

		  // Reset Servo values
		  htim1.Instance->CCR4 = pwmVal_servo;
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <motor+0x61c>)
 8001d3c:	881a      	ldrh	r2, [r3, #0]
 8001d3e:	4b10      	ldr	r3, [pc, #64]	; (8001d80 <motor+0x620>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	641a      	str	r2, [r3, #64]	; 0x40

		  // Stop motor
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001d44:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <motor+0x604>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <motor+0x604>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2200      	movs	r2, #0
 8001d52:	639a      	str	r2, [r3, #56]	; 0x38
	  if(isEmptyQueue(q) != 1){
 8001d54:	e536      	b.n	80017c4 <motor+0x64>
 8001d56:	bf00      	nop
 8001d58:	20000003 	.word	0x20000003
 8001d5c:	200002a4 	.word	0x200002a4
 8001d60:	200002a0 	.word	0x200002a0
 8001d64:	200001c8 	.word	0x200001c8
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	40020000 	.word	0x40020000
 8001d70:	20000001 	.word	0x20000001
 8001d74:	200002a8 	.word	0x200002a8
 8001d78:	20000298 	.word	0x20000298
 8001d7c:	20000004 	.word	0x20000004
 8001d80:	200000f0 	.word	0x200000f0

08001d84 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08c      	sub	sp, #48	; 0x30
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  /* Infinite loop */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001d8c:	213c      	movs	r1, #60	; 0x3c
 8001d8e:	4833      	ldr	r0, [pc, #204]	; (8001e5c <encoder_task+0xd8>)
 8001d90:	f002 fece 	bl	8004b30 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001d94:	213c      	movs	r1, #60	; 0x3c
 8001d96:	4832      	ldr	r0, [pc, #200]	; (8001e60 <encoder_task+0xdc>)
 8001d98:	f002 feca 	bl	8004b30 <HAL_TIM_Encoder_Start>

	int cnt1, diffa=0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	int cnt2, diffb=0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tick;

	tick = HAL_GetTick();
 8001da4:	f000 fcf4 	bl	8002790 <HAL_GetTick>
 8001da8:	6278      	str	r0, [r7, #36]	; 0x24
	uint8_t msg[20];

	for(;;)
	{
		// Every 1000 ticks, get reading(How fast wheel turn)
		if(HAL_GetTick()-tick > 10){
 8001daa:	f000 fcf1 	bl	8002790 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b0a      	cmp	r3, #10
 8001db6:	d9f8      	bls.n	8001daa <encoder_task+0x26>
			// At rising edge, counter increase by 1
			cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8001db8:	4b28      	ldr	r3, [pc, #160]	; (8001e5c <encoder_task+0xd8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	623b      	str	r3, [r7, #32]
			cnt2 = __HAL_TIM_GET_COUNTER(&htim3);
 8001dc0:	4b27      	ldr	r3, [pc, #156]	; (8001e60 <encoder_task+0xdc>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc6:	61fb      	str	r3, [r7, #28]

			/* Motor A */
			// Counting up; Motor moving forward
			// 32500 is the max tick
			if(cnt1 - 32500 > 0){
 8001dc8:	6a3b      	ldr	r3, [r7, #32]
 8001dca:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	dd05      	ble.n	8001dde <encoder_task+0x5a>
				diffa = cnt1 - 65535;
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001dd8:	3bff      	subs	r3, #255	; 0xff
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ddc:	e006      	b.n	8001dec <encoder_task+0x68>
			}
			// Counting down; Motor moving backward
			else if(cnt1 - 32500 < 0){
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001de4:	4293      	cmp	r3, r2
 8001de6:	dc01      	bgt.n	8001dec <encoder_task+0x68>
				diffa = cnt1;
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
			}

			/* Motor B */
			// Counting up; Motor moving backward
			if(cnt2 - 32500 > 0){
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001df2:	4293      	cmp	r3, r2
 8001df4:	dd05      	ble.n	8001e02 <encoder_task+0x7e>
				diffb = (cnt2 - 65535);
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001dfc:	3bff      	subs	r3, #255	; 0xff
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e00:	e006      	b.n	8001e10 <encoder_task+0x8c>
			}
			// Counting down; Motor moving forward
			else if(cnt2 - 32500 < 0){
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	dc01      	bgt.n	8001e10 <encoder_task+0x8c>
				diffb = cnt2;
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			encoder_error = diffa + diffb;
 8001e10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e14:	4413      	add	r3, r2
 8001e16:	4a13      	ldr	r2, [pc, #76]	; (8001e64 <encoder_task+0xe0>)
 8001e18:	6013      	str	r3, [r2, #0]
			// Display difference
			sprintf(msg, "Diff : %3d\0", encoder_error);
 8001e1a:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <encoder_task+0xe0>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	f107 0308 	add.w	r3, r7, #8
 8001e22:	4911      	ldr	r1, [pc, #68]	; (8001e68 <encoder_task+0xe4>)
 8001e24:	4618      	mov	r0, r3
 8001e26:	f007 fe35 	bl	8009a94 <siprintf>

			OLED_ShowString(10,40,msg);
 8001e2a:	f107 0308 	add.w	r3, r7, #8
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2128      	movs	r1, #40	; 0x28
 8001e32:	200a      	movs	r0, #10
 8001e34:	f007 fc30 	bl	8009698 <OLED_ShowString>
			OLED_Refresh_Gram();
 8001e38:	f007 faba 	bl	80093b0 <OLED_Refresh_Gram>
			// Reset base tick
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001e3c:	4b07      	ldr	r3, [pc, #28]	; (8001e5c <encoder_task+0xd8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2200      	movs	r2, #0
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001e44:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <encoder_task+0xdc>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	625a      	str	r2, [r3, #36]	; 0x24

			tick = HAL_GetTick();
 8001e4c:	f000 fca0 	bl	8002790 <HAL_GetTick>
 8001e50:	6278      	str	r0, [r7, #36]	; 0x24

			osDelay(10);
 8001e52:	200a      	movs	r0, #10
 8001e54:	f004 fcea 	bl	800682c <osDelay>
		if(HAL_GetTick()-tick > 10){
 8001e58:	e7a7      	b.n	8001daa <encoder_task+0x26>
 8001e5a:	bf00      	nop
 8001e5c:	20000138 	.word	0x20000138
 8001e60:	20000180 	.word	0x20000180
 8001e64:	200002a4 	.word	0x200002a4
 8001e68:	0800a1dc 	.word	0x0800a1dc
 8001e6c:	00000000 	.word	0x00000000

08001e70 <gyro_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gyro_task */
void gyro_task(void *argument)
{
 8001e70:	b5b0      	push	{r4, r5, r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gyro_task */
  /* Infinite loop */
	uint8_t val[2] = { 0, 0 }; // To store ICM gyro values
 8001e78:	2300      	movs	r3, #0
 8001e7a:	823b      	strh	r3, [r7, #16]
	gyroInit();
 8001e7c:	f007 fa04 	bl	8009288 <gyroInit>
	int16_t angular_speed = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t angle = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	847b      	strh	r3, [r7, #34]	; 0x22

	uint8_t msg[8];

	// PID values
	uint8_t kp = 8;
 8001e88:	2308      	movs	r3, #8
 8001e8a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t ki = 0.8;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f887 3020 	strb.w	r3, [r7, #32]
	int16_t eintegral = 0;	// Integral error
 8001e94:	2300      	movs	r3, #0
 8001e96:	84fb      	strh	r3, [r7, #38]	; 0x26

	int32_t err;			// To total error for Integral

	// Set servo value to centre
	uint8_t servo_val = pwmVal_servo;
 8001e98:	4bb5      	ldr	r3, [pc, #724]	; (8002170 <gyro_task+0x300>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	77fb      	strb	r3, [r7, #31]

	int turn_angle = 75;	// gyro turn threshold for 90deg
 8001e9e:	234b      	movs	r3, #75	; 0x4b
 8001ea0:	61bb      	str	r3, [r7, #24]
	osDelay(100);
 8001ea2:	2064      	movs	r0, #100	; 0x64
 8001ea4:	f004 fcc2 	bl	800682c <osDelay>
	for(;;)
	{
		// Gyro Function for turning
		if(lr_speed >= '4'){
 8001ea8:	4bb2      	ldr	r3, [pc, #712]	; (8002174 <gyro_task+0x304>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b33      	cmp	r3, #51	; 0x33
 8001eae:	f240 80b9 	bls.w	8002024 <gyro_task+0x1b4>
			gyroStart();	// Start Gyro Reading
 8001eb2:	f007 f9d7 	bl	8009264 <gyroStart>

			// Continue Reading Gyro until hit threshold
			while(abs((int) curAngle) < turn_angle){
 8001eb6:	e056      	b.n	8001f66 <gyro_task+0xf6>
				readByte(0x37, val);
 8001eb8:	f107 0310 	add.w	r3, r7, #16
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	2037      	movs	r0, #55	; 0x37
 8001ec0:	f007 fa26 	bl	8009310 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 8001ec4:	7c3b      	ldrb	r3, [r7, #16]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	7c7b      	ldrb	r3, [r7, #17]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	84bb      	strh	r3, [r7, #36]	; 0x24
				angle = ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 8001ed2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001ed6:	2264      	movs	r2, #100	; 0x64
 8001ed8:	fb02 f303 	mul.w	r3, r2, r3
 8001edc:	3b02      	subs	r3, #2
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7fe fb18 	bl	8000514 <__aeabi_i2d>
 8001ee4:	a39e      	add	r3, pc, #632	; (adr r3, 8002160 <gyro_task+0x2f0>)
 8001ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eea:	f7fe fca7 	bl	800083c <__aeabi_ddiv>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	a39c      	add	r3, pc, #624	; (adr r3, 8002168 <gyro_task+0x2f8>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe fb74 	bl	80005e8 <__aeabi_dmul>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	f7fe fe08 	bl	8000b1c <__aeabi_d2iz>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	847b      	strh	r3, [r7, #34]	; 0x22

				curAngle += angle;
 8001f10:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe fafd 	bl	8000514 <__aeabi_i2d>
 8001f1a:	4b97      	ldr	r3, [pc, #604]	; (8002178 <gyro_task+0x308>)
 8001f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f20:	f7fe f9ac 	bl	800027c <__adddf3>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4993      	ldr	r1, [pc, #588]	; (8002178 <gyro_task+0x308>)
 8001f2a:	e9c1 2300 	strd	r2, r3, [r1]

				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 8001f2e:	4b92      	ldr	r3, [pc, #584]	; (8002178 <gyro_task+0x308>)
 8001f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f34:	4610      	mov	r0, r2
 8001f36:	4619      	mov	r1, r3
 8001f38:	f7fe fdf0 	bl	8000b1c <__aeabi_d2iz>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	498e      	ldr	r1, [pc, #568]	; (800217c <gyro_task+0x30c>)
 8001f44:	4618      	mov	r0, r3
 8001f46:	f007 fda5 	bl	8009a94 <siprintf>
				OLED_ShowString(10, 10, msg);
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	461a      	mov	r2, r3
 8001f50:	210a      	movs	r1, #10
 8001f52:	200a      	movs	r0, #10
 8001f54:	f007 fba0 	bl	8009698 <OLED_ShowString>

				if(fb_speed == '0')
 8001f58:	4b89      	ldr	r3, [pc, #548]	; (8002180 <gyro_task+0x310>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b30      	cmp	r3, #48	; 0x30
 8001f5e:	d011      	beq.n	8001f84 <gyro_task+0x114>
					break;
				osDelay(100);
 8001f60:	2064      	movs	r0, #100	; 0x64
 8001f62:	f004 fc63 	bl	800682c <osDelay>
			while(abs((int) curAngle) < turn_angle){
 8001f66:	4b84      	ldr	r3, [pc, #528]	; (8002178 <gyro_task+0x308>)
 8001f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f7fe fdd4 	bl	8000b1c <__aeabi_d2iz>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	bfb8      	it	lt
 8001f7a:	425b      	neglt	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	dc9a      	bgt.n	8001eb8 <gyro_task+0x48>
 8001f82:	e000      	b.n	8001f86 <gyro_task+0x116>
					break;
 8001f84:	bf00      	nop
			}

			// Once Threshold reached, turn servo centre
			htim1.Instance->CCR4 = pwmVal_servo;	// Turn servo to the centre
 8001f86:	4b7a      	ldr	r3, [pc, #488]	; (8002170 <gyro_task+0x300>)
 8001f88:	881a      	ldrh	r2, [r3, #0]
 8001f8a:	4b7e      	ldr	r3, [pc, #504]	; (8002184 <gyro_task+0x314>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	641a      	str	r2, [r3, #64]	; 0x40
			curAngle = 0;							// Reset Angle value
 8001f90:	4979      	ldr	r1, [pc, #484]	; (8002178 <gyro_task+0x308>)
 8001f92:	f04f 0200 	mov.w	r2, #0
 8001f96:	f04f 0300 	mov.w	r3, #0
 8001f9a:	e9c1 2300 	strd	r2, r3, [r1]
			osDelay(100);
 8001f9e:	2064      	movs	r0, #100	; 0x64
 8001fa0:	f004 fc44 	bl	800682c <osDelay>

			// Stop motor
			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001fa4:	4b78      	ldr	r3, [pc, #480]	; (8002188 <gyro_task+0x318>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001fac:	4b76      	ldr	r3, [pc, #472]	; (8002188 <gyro_task+0x318>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	639a      	str	r2, [r3, #56]	; 0x38

			// turn error if too much
			if(abs((int) curAngle) > turn_angle){
 8001fb4:	4b70      	ldr	r3, [pc, #448]	; (8002178 <gyro_task+0x308>)
 8001fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f7fe fdad 	bl	8000b1c <__aeabi_d2iz>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bfb8      	it	lt
 8001fc8:	425b      	neglt	r3, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	f280 80c2 	bge.w	8002156 <gyro_task+0x2e6>
				curAngle = (curAngle > 0) ? curAngle - turn_angle : curAngle + turn_angle ;
 8001fd2:	4b69      	ldr	r3, [pc, #420]	; (8002178 <gyro_task+0x308>)
 8001fd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd8:	f04f 0200 	mov.w	r2, #0
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	f7fe fd92 	bl	8000b08 <__aeabi_dcmpgt>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d00e      	beq.n	8002008 <gyro_task+0x198>
 8001fea:	4b63      	ldr	r3, [pc, #396]	; (8002178 <gyro_task+0x308>)
 8001fec:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001ff0:	69b8      	ldr	r0, [r7, #24]
 8001ff2:	f7fe fa8f 	bl	8000514 <__aeabi_i2d>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	4629      	mov	r1, r5
 8001ffe:	f7fe f93b 	bl	8000278 <__aeabi_dsub>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	e009      	b.n	800201c <gyro_task+0x1ac>
 8002008:	69b8      	ldr	r0, [r7, #24]
 800200a:	f7fe fa83 	bl	8000514 <__aeabi_i2d>
 800200e:	4b5a      	ldr	r3, [pc, #360]	; (8002178 <gyro_task+0x308>)
 8002010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002014:	f7fe f932 	bl	800027c <__adddf3>
 8002018:	4602      	mov	r2, r0
 800201a:	460b      	mov	r3, r1
 800201c:	4956      	ldr	r1, [pc, #344]	; (8002178 <gyro_task+0x308>)
 800201e:	e9c1 2300 	strd	r2, r3, [r1]
 8002022:	e098      	b.n	8002156 <gyro_task+0x2e6>


		}

		// Ensures robot goes straight
		else if((lr_speed == '0')&&(fb_speed > '0')){
 8002024:	4b53      	ldr	r3, [pc, #332]	; (8002174 <gyro_task+0x304>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b30      	cmp	r3, #48	; 0x30
 800202a:	f040 8094 	bne.w	8002156 <gyro_task+0x2e6>
 800202e:	4b54      	ldr	r3, [pc, #336]	; (8002180 <gyro_task+0x310>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b30      	cmp	r3, #48	; 0x30
 8002034:	f240 808f 	bls.w	8002156 <gyro_task+0x2e6>
			gyroStart();
 8002038:	f007 f914 	bl	8009264 <gyroStart>
			eintegral = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	84fb      	strh	r3, [r7, #38]	; 0x26

			do{
				// Read Gyro
				readByte(0x37, val);
 8002040:	f107 0310 	add.w	r3, r7, #16
 8002044:	4619      	mov	r1, r3
 8002046:	2037      	movs	r0, #55	; 0x37
 8002048:	f007 f962 	bl	8009310 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 800204c:	7c3b      	ldrb	r3, [r7, #16]
 800204e:	021b      	lsls	r3, r3, #8
 8002050:	b21a      	sxth	r2, r3
 8002052:	7c7b      	ldrb	r3, [r7, #17]
 8002054:	b21b      	sxth	r3, r3
 8002056:	4313      	orrs	r3, r2
 8002058:	84bb      	strh	r3, [r7, #36]	; 0x24
				angle = ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 800205a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800205e:	2264      	movs	r2, #100	; 0x64
 8002060:	fb02 f303 	mul.w	r3, r2, r3
 8002064:	3b02      	subs	r3, #2
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe fa54 	bl	8000514 <__aeabi_i2d>
 800206c:	a33c      	add	r3, pc, #240	; (adr r3, 8002160 <gyro_task+0x2f0>)
 800206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002072:	f7fe fbe3 	bl	800083c <__aeabi_ddiv>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4610      	mov	r0, r2
 800207c:	4619      	mov	r1, r3
 800207e:	a33a      	add	r3, pc, #232	; (adr r3, 8002168 <gyro_task+0x2f8>)
 8002080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002084:	f7fe fab0 	bl	80005e8 <__aeabi_dmul>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4610      	mov	r0, r2
 800208e:	4619      	mov	r1, r3
 8002090:	f7fe fd44 	bl	8000b1c <__aeabi_d2iz>
 8002094:	4603      	mov	r3, r0
 8002096:	847b      	strh	r3, [r7, #34]	; 0x22

				curAngle += angle;
 8002098:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe fa39 	bl	8000514 <__aeabi_i2d>
 80020a2:	4b35      	ldr	r3, [pc, #212]	; (8002178 <gyro_task+0x308>)
 80020a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a8:	f7fe f8e8 	bl	800027c <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4931      	ldr	r1, [pc, #196]	; (8002178 <gyro_task+0x308>)
 80020b2:	e9c1 2300 	strd	r2, r3, [r1]

				// Print Gyro
				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 80020b6:	4b30      	ldr	r3, [pc, #192]	; (8002178 <gyro_task+0x308>)
 80020b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	f7fe fd2c 	bl	8000b1c <__aeabi_d2iz>
 80020c4:	4602      	mov	r2, r0
 80020c6:	f107 0308 	add.w	r3, r7, #8
 80020ca:	492c      	ldr	r1, [pc, #176]	; (800217c <gyro_task+0x30c>)
 80020cc:	4618      	mov	r0, r3
 80020ce:	f007 fce1 	bl	8009a94 <siprintf>
				OLED_ShowString(10, 10, msg);
 80020d2:	f107 0308 	add.w	r3, r7, #8
 80020d6:	461a      	mov	r2, r3
 80020d8:	210a      	movs	r1, #10
 80020da:	200a      	movs	r0, #10
 80020dc:	f007 fadc 	bl	8009698 <OLED_ShowString>

				// PID for error adjustment
				err = curAngle - 0;		// Proportional error
 80020e0:	4b25      	ldr	r3, [pc, #148]	; (8002178 <gyro_task+0x308>)
 80020e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e6:	4610      	mov	r0, r2
 80020e8:	4619      	mov	r1, r3
 80020ea:	f7fe fd17 	bl	8000b1c <__aeabi_d2iz>
 80020ee:	4603      	mov	r3, r0
 80020f0:	617b      	str	r3, [r7, #20]
				eintegral += err;		// Integral error
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80020f8:	4413      	add	r3, r2
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	84fb      	strh	r3, [r7, #38]	; 0x26

				// PID equation
				servo_val = (uint8_t)(pwmVal_servo + kp*err + ki*eintegral);
 80020fe:	4b1c      	ldr	r3, [pc, #112]	; (8002170 <gyro_task+0x300>)
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	b2da      	uxtb	r2, r3
 8002104:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002106:	b2db      	uxtb	r3, r3
 8002108:	f897 1020 	ldrb.w	r1, [r7, #32]
 800210c:	fb11 f303 	smulbb	r3, r1, r3
 8002110:	b2d9      	uxtb	r1, r3
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	b2db      	uxtb	r3, r3
 8002116:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 800211a:	fb10 f303 	smulbb	r3, r0, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	440b      	add	r3, r1
 8002122:	b2db      	uxtb	r3, r3
 8002124:	4413      	add	r3, r2
 8002126:	77fb      	strb	r3, [r7, #31]

				// Set servo value
				htim1.Instance->CCR4 = servo_val;	// Turn servo to correct error
 8002128:	4b16      	ldr	r3, [pc, #88]	; (8002184 <gyro_task+0x314>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	7ffa      	ldrb	r2, [r7, #31]
 800212e:	641a      	str	r2, [r3, #64]	; 0x40

				osDelay(100);
 8002130:	2064      	movs	r0, #100	; 0x64
 8002132:	f004 fb7b 	bl	800682c <osDelay>
			}while((lr_speed == '0')&&(fb_speed > '0'));
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <gyro_task+0x304>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b30      	cmp	r3, #48	; 0x30
 800213c:	d104      	bne.n	8002148 <gyro_task+0x2d8>
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <gyro_task+0x310>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b30      	cmp	r3, #48	; 0x30
 8002144:	f63f af7c 	bhi.w	8002040 <gyro_task+0x1d0>

			curAngle = 0;							// Reset Angle value
 8002148:	490b      	ldr	r1, [pc, #44]	; (8002178 <gyro_task+0x308>)
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	e9c1 2300 	strd	r2, r3, [r1]

		}

		osDelay(10);
 8002156:	200a      	movs	r0, #10
 8002158:	f004 fb68 	bl	800682c <osDelay>
		if(lr_speed >= '4'){
 800215c:	e6a4      	b.n	8001ea8 <gyro_task+0x38>
 800215e:	bf00      	nop
 8002160:	00000000 	.word	0x00000000
 8002164:	40d00400 	.word	0x40d00400
 8002168:	9999999a 	.word	0x9999999a
 800216c:	3ff19999 	.word	0x3ff19999
 8002170:	20000004 	.word	0x20000004
 8002174:	20000003 	.word	0x20000003
 8002178:	20000298 	.word	0x20000298
 800217c:	0800a1e8 	.word	0x0800a1e8
 8002180:	20000001 	.word	0x20000001
 8002184:	200000f0 	.word	0x200000f0
 8002188:	200001c8 	.word	0x200001c8

0800218c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002190:	b672      	cpsid	i
}
 8002192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002194:	e7fe      	b.n	8002194 <Error_Handler+0x8>
	...

08002198 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	4b12      	ldr	r3, [pc, #72]	; (80021ec <HAL_MspInit+0x54>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	4a11      	ldr	r2, [pc, #68]	; (80021ec <HAL_MspInit+0x54>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ac:	6453      	str	r3, [r2, #68]	; 0x44
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <HAL_MspInit+0x54>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b6:	607b      	str	r3, [r7, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_MspInit+0x54>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <HAL_MspInit+0x54>)
 80021c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021c8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_MspInit+0x54>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	603b      	str	r3, [r7, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021d6:	2200      	movs	r2, #0
 80021d8:	210f      	movs	r1, #15
 80021da:	f06f 0001 	mvn.w	r0, #1
 80021de:	f000 fbe2 	bl	80029a6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800

080021f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a19      	ldr	r2, [pc, #100]	; (8002274 <HAL_I2C_MspInit+0x84>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d12c      	bne.n	800226c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	4b18      	ldr	r3, [pc, #96]	; (8002278 <HAL_I2C_MspInit+0x88>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a17      	ldr	r2, [pc, #92]	; (8002278 <HAL_I2C_MspInit+0x88>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <HAL_I2C_MspInit+0x88>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800222e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002234:	2312      	movs	r3, #18
 8002236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223c:	2303      	movs	r3, #3
 800223e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002240:	2304      	movs	r3, #4
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	4619      	mov	r1, r3
 800224a:	480c      	ldr	r0, [pc, #48]	; (800227c <HAL_I2C_MspInit+0x8c>)
 800224c:	f000 fc74 	bl	8002b38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	4b08      	ldr	r3, [pc, #32]	; (8002278 <HAL_I2C_MspInit+0x88>)
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	4a07      	ldr	r2, [pc, #28]	; (8002278 <HAL_I2C_MspInit+0x88>)
 800225a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800225e:	6413      	str	r3, [r2, #64]	; 0x40
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_I2C_MspInit+0x88>)
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40005400 	.word	0x40005400
 8002278:	40023800 	.word	0x40023800
 800227c:	40020400 	.word	0x40020400

08002280 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	; 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
 8002296:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a23      	ldr	r2, [pc, #140]	; (800232c <HAL_TIM_Base_MspInit+0xac>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d10e      	bne.n	80022c0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	4b22      	ldr	r3, [pc, #136]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	4a21      	ldr	r2, [pc, #132]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6453      	str	r3, [r2, #68]	; 0x44
 80022b2:	4b1f      	ldr	r3, [pc, #124]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80022be:	e030      	b.n	8002322 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM8)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a1b      	ldr	r2, [pc, #108]	; (8002334 <HAL_TIM_Base_MspInit+0xb4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d12b      	bne.n	8002322 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b18      	ldr	r3, [pc, #96]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	4a17      	ldr	r2, [pc, #92]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	6453      	str	r3, [r2, #68]	; 0x44
 80022da:	4b15      	ldr	r3, [pc, #84]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	4b11      	ldr	r3, [pc, #68]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a10      	ldr	r2, [pc, #64]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022f0:	f043 0304 	orr.w	r3, r3, #4
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b0e      	ldr	r3, [pc, #56]	; (8002330 <HAL_TIM_Base_MspInit+0xb0>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	60bb      	str	r3, [r7, #8]
 8002300:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8002302:	23c0      	movs	r3, #192	; 0xc0
 8002304:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002312:	2303      	movs	r3, #3
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002316:	f107 0314 	add.w	r3, r7, #20
 800231a:	4619      	mov	r1, r3
 800231c:	4806      	ldr	r0, [pc, #24]	; (8002338 <HAL_TIM_Base_MspInit+0xb8>)
 800231e:	f000 fc0b 	bl	8002b38 <HAL_GPIO_Init>
}
 8002322:	bf00      	nop
 8002324:	3728      	adds	r7, #40	; 0x28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40010000 	.word	0x40010000
 8002330:	40023800 	.word	0x40023800
 8002334:	40010400 	.word	0x40010400
 8002338:	40020800 	.word	0x40020800

0800233c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	; 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800235c:	d14b      	bne.n	80023f6 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	61bb      	str	r3, [r7, #24]
 8002362:	4b3f      	ldr	r3, [pc, #252]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a3e      	ldr	r2, [pc, #248]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b3c      	ldr	r3, [pc, #240]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	61bb      	str	r3, [r7, #24]
 8002378:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	4b38      	ldr	r3, [pc, #224]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	4a37      	ldr	r2, [pc, #220]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6313      	str	r3, [r2, #48]	; 0x30
 800238a:	4b35      	ldr	r3, [pc, #212]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	4b31      	ldr	r3, [pc, #196]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a30      	ldr	r2, [pc, #192]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 80023a0:	f043 0302 	orr.w	r3, r3, #2
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b2e      	ldr	r3, [pc, #184]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b8:	2302      	movs	r3, #2
 80023ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023c4:	2301      	movs	r3, #1
 80023c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	4825      	ldr	r0, [pc, #148]	; (8002464 <HAL_TIM_Encoder_MspInit+0x128>)
 80023d0:	f000 fbb2 	bl	8002b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023d4:	2308      	movs	r3, #8
 80023d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d8:	2302      	movs	r3, #2
 80023da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023e4:	2301      	movs	r3, #1
 80023e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e8:	f107 031c 	add.w	r3, r7, #28
 80023ec:	4619      	mov	r1, r3
 80023ee:	481e      	ldr	r0, [pc, #120]	; (8002468 <HAL_TIM_Encoder_MspInit+0x12c>)
 80023f0:	f000 fba2 	bl	8002b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80023f4:	e030      	b.n	8002458 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a1c      	ldr	r2, [pc, #112]	; (800246c <HAL_TIM_Encoder_MspInit+0x130>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d12b      	bne.n	8002458 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	4a15      	ldr	r2, [pc, #84]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 800240a:	f043 0302 	orr.w	r3, r3, #2
 800240e:	6413      	str	r3, [r2, #64]	; 0x40
 8002410:	4b13      	ldr	r3, [pc, #76]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	4b0f      	ldr	r3, [pc, #60]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	4a0e      	ldr	r2, [pc, #56]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6313      	str	r3, [r2, #48]	; 0x30
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <HAL_TIM_Encoder_MspInit+0x124>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002438:	23c0      	movs	r3, #192	; 0xc0
 800243a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002444:	2300      	movs	r3, #0
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002448:	2302      	movs	r3, #2
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	4619      	mov	r1, r3
 8002452:	4804      	ldr	r0, [pc, #16]	; (8002464 <HAL_TIM_Encoder_MspInit+0x128>)
 8002454:	f000 fb70 	bl	8002b38 <HAL_GPIO_Init>
}
 8002458:	bf00      	nop
 800245a:	3730      	adds	r7, #48	; 0x30
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40023800 	.word	0x40023800
 8002464:	40020000 	.word	0x40020000
 8002468:	40020400 	.word	0x40020400
 800246c:	40000400 	.word	0x40000400

08002470 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <HAL_TIM_MspPostInit+0x68>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d11e      	bne.n	80024d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	4b11      	ldr	r3, [pc, #68]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a10      	ldr	r2, [pc, #64]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 800249c:	f043 0310 	orr.w	r3, r3, #16
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_TIM_MspPostInit+0x6c>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80024ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80024b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024c0:	2301      	movs	r3, #1
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024c4:	f107 030c 	add.w	r3, r7, #12
 80024c8:	4619      	mov	r1, r3
 80024ca:	4805      	ldr	r0, [pc, #20]	; (80024e0 <HAL_TIM_MspPostInit+0x70>)
 80024cc:	f000 fb34 	bl	8002b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024d0:	bf00      	nop
 80024d2:	3720      	adds	r7, #32
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40010000 	.word	0x40010000
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40021000 	.word	0x40021000

080024e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 0314 	add.w	r3, r7, #20
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a1d      	ldr	r2, [pc, #116]	; (8002578 <HAL_UART_MspInit+0x94>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d134      	bne.n	8002570 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	4b1c      	ldr	r3, [pc, #112]	; (800257c <HAL_UART_MspInit+0x98>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	4a1b      	ldr	r2, [pc, #108]	; (800257c <HAL_UART_MspInit+0x98>)
 8002510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002514:	6413      	str	r3, [r2, #64]	; 0x40
 8002516:	4b19      	ldr	r3, [pc, #100]	; (800257c <HAL_UART_MspInit+0x98>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <HAL_UART_MspInit+0x98>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a14      	ldr	r2, [pc, #80]	; (800257c <HAL_UART_MspInit+0x98>)
 800252c:	f043 0304 	orr.w	r3, r3, #4
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b12      	ldr	r3, [pc, #72]	; (800257c <HAL_UART_MspInit+0x98>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800253e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800254c:	2303      	movs	r3, #3
 800254e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002550:	2307      	movs	r3, #7
 8002552:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	4619      	mov	r1, r3
 800255a:	4809      	ldr	r0, [pc, #36]	; (8002580 <HAL_UART_MspInit+0x9c>)
 800255c:	f000 faec 	bl	8002b38 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002560:	2200      	movs	r2, #0
 8002562:	2105      	movs	r1, #5
 8002564:	2027      	movs	r0, #39	; 0x27
 8002566:	f000 fa1e 	bl	80029a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800256a:	2027      	movs	r0, #39	; 0x27
 800256c:	f000 fa37 	bl	80029de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002570:	bf00      	nop
 8002572:	3728      	adds	r7, #40	; 0x28
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40004800 	.word	0x40004800
 800257c:	40023800 	.word	0x40023800
 8002580:	40020800 	.word	0x40020800

08002584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <NMI_Handler+0x4>

0800258a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258e:	e7fe      	b.n	800258e <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	e7fe      	b.n	8002594 <MemManage_Handler+0x4>

08002596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025b4:	f000 f8d8 	bl	8002768 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80025b8:	f006 fa26 	bl	8008a08 <xTaskGetSchedulerState>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d001      	beq.n	80025c6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80025c2:	f004 fe09 	bl	80071d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART3_IRQHandler+0x10>)
 80025d2:	f003 f921 	bl	8005818 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000210 	.word	0x20000210

080025e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e8:	4a14      	ldr	r2, [pc, #80]	; (800263c <_sbrk+0x5c>)
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <_sbrk+0x60>)
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d102      	bne.n	8002602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025fc:	4b11      	ldr	r3, [pc, #68]	; (8002644 <_sbrk+0x64>)
 80025fe:	4a12      	ldr	r2, [pc, #72]	; (8002648 <_sbrk+0x68>)
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002602:	4b10      	ldr	r3, [pc, #64]	; (8002644 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	429a      	cmp	r2, r3
 800260e:	d207      	bcs.n	8002620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002610:	f007 f900 	bl	8009814 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	220c      	movs	r2, #12
 8002618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e009      	b.n	8002634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002626:	4b07      	ldr	r3, [pc, #28]	; (8002644 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	4a05      	ldr	r2, [pc, #20]	; (8002644 <_sbrk+0x64>)
 8002630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20020000 	.word	0x20020000
 8002640:	00000400 	.word	0x00000400
 8002644:	200002b4 	.word	0x200002b4
 8002648:	20005030 	.word	0x20005030

0800264c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002650:	4b06      	ldr	r3, [pc, #24]	; (800266c <SystemInit+0x20>)
 8002652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002656:	4a05      	ldr	r2, [pc, #20]	; (800266c <SystemInit+0x20>)
 8002658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800265c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002674:	480d      	ldr	r0, [pc, #52]	; (80026ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002676:	490e      	ldr	r1, [pc, #56]	; (80026b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002678:	4a0e      	ldr	r2, [pc, #56]	; (80026b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800267a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800267c:	e002      	b.n	8002684 <LoopCopyDataInit>

0800267e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002680:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002682:	3304      	adds	r3, #4

08002684 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002684:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002686:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002688:	d3f9      	bcc.n	800267e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800268a:	4a0b      	ldr	r2, [pc, #44]	; (80026b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800268c:	4c0b      	ldr	r4, [pc, #44]	; (80026bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002690:	e001      	b.n	8002696 <LoopFillZerobss>

08002692 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002692:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002694:	3204      	adds	r2, #4

08002696 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002696:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002698:	d3fb      	bcc.n	8002692 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800269a:	f7ff ffd7 	bl	800264c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800269e:	f007 f8bf 	bl	8009820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026a2:	f7fe fc05 	bl	8000eb0 <main>
  bx  lr    
 80026a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80026b4:	0800ad5c 	.word	0x0800ad5c
  ldr r2, =_sbss
 80026b8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80026bc:	20005030 	.word	0x20005030

080026c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026c0:	e7fe      	b.n	80026c0 <ADC_IRQHandler>
	...

080026c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026c8:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <HAL_Init+0x40>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a0d      	ldr	r2, [pc, #52]	; (8002704 <HAL_Init+0x40>)
 80026ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026d4:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <HAL_Init+0x40>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <HAL_Init+0x40>)
 80026da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e0:	4b08      	ldr	r3, [pc, #32]	; (8002704 <HAL_Init+0x40>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a07      	ldr	r2, [pc, #28]	; (8002704 <HAL_Init+0x40>)
 80026e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ec:	2003      	movs	r0, #3
 80026ee:	f000 f94f 	bl	8002990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026f2:	200f      	movs	r0, #15
 80026f4:	f000 f808 	bl	8002708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026f8:	f7ff fd4e 	bl	8002198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40023c00 	.word	0x40023c00

08002708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <HAL_InitTick+0x54>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	4b12      	ldr	r3, [pc, #72]	; (8002760 <HAL_InitTick+0x58>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	4619      	mov	r1, r3
 800271a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800271e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002722:	fbb2 f3f3 	udiv	r3, r2, r3
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f967 	bl	80029fa <HAL_SYSTICK_Config>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e00e      	b.n	8002754 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2b0f      	cmp	r3, #15
 800273a:	d80a      	bhi.n	8002752 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800273c:	2200      	movs	r2, #0
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	f04f 30ff 	mov.w	r0, #4294967295
 8002744:	f000 f92f 	bl	80029a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002748:	4a06      	ldr	r2, [pc, #24]	; (8002764 <HAL_InitTick+0x5c>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	e000      	b.n	8002754 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
}
 8002754:	4618      	mov	r0, r3
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20000008 	.word	0x20000008
 8002760:	20000010 	.word	0x20000010
 8002764:	2000000c 	.word	0x2000000c

08002768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <HAL_IncTick+0x20>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	461a      	mov	r2, r3
 8002772:	4b06      	ldr	r3, [pc, #24]	; (800278c <HAL_IncTick+0x24>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4413      	add	r3, r2
 8002778:	4a04      	ldr	r2, [pc, #16]	; (800278c <HAL_IncTick+0x24>)
 800277a:	6013      	str	r3, [r2, #0]
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20000010 	.word	0x20000010
 800278c:	200002b8 	.word	0x200002b8

08002790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return uwTick;
 8002794:	4b03      	ldr	r3, [pc, #12]	; (80027a4 <HAL_GetTick+0x14>)
 8002796:	681b      	ldr	r3, [r3, #0]
}
 8002798:	4618      	mov	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	200002b8 	.word	0x200002b8

080027a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b0:	f7ff ffee 	bl	8002790 <HAL_GetTick>
 80027b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c0:	d005      	beq.n	80027ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027c2:	4b0a      	ldr	r3, [pc, #40]	; (80027ec <HAL_Delay+0x44>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4413      	add	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ce:	bf00      	nop
 80027d0:	f7ff ffde 	bl	8002790 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d8f7      	bhi.n	80027d0 <HAL_Delay+0x28>
  {
  }
}
 80027e0:	bf00      	nop
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000010 	.word	0x20000010

080027f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002800:	4b0c      	ldr	r3, [pc, #48]	; (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800280c:	4013      	ands	r3, r2
 800280e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800281c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002822:	4a04      	ldr	r2, [pc, #16]	; (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	60d3      	str	r3, [r2, #12]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <__NVIC_GetPriorityGrouping+0x18>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	f003 0307 	and.w	r3, r3, #7
}
 8002846:	4618      	mov	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	2b00      	cmp	r3, #0
 8002864:	db0b      	blt.n	800287e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	f003 021f 	and.w	r2, r3, #31
 800286c:	4907      	ldr	r1, [pc, #28]	; (800288c <__NVIC_EnableIRQ+0x38>)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2001      	movs	r0, #1
 8002876:	fa00 f202 	lsl.w	r2, r0, r2
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000e100 	.word	0xe000e100

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	; (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	; (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	; 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f1c3 0307 	rsb	r3, r3, #7
 80028fe:	2b04      	cmp	r3, #4
 8002900:	bf28      	it	cs
 8002902:	2304      	movcs	r3, #4
 8002904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3304      	adds	r3, #4
 800290a:	2b06      	cmp	r3, #6
 800290c:	d902      	bls.n	8002914 <NVIC_EncodePriority+0x30>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3b03      	subs	r3, #3
 8002912:	e000      	b.n	8002916 <NVIC_EncodePriority+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	f04f 32ff 	mov.w	r2, #4294967295
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800292c:	f04f 31ff 	mov.w	r1, #4294967295
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43d9      	mvns	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	4313      	orrs	r3, r2
         );
}
 800293e:	4618      	mov	r0, r3
 8002940:	3724      	adds	r7, #36	; 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3b01      	subs	r3, #1
 8002958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800295c:	d301      	bcc.n	8002962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295e:	2301      	movs	r3, #1
 8002960:	e00f      	b.n	8002982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002962:	4a0a      	ldr	r2, [pc, #40]	; (800298c <SysTick_Config+0x40>)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800296a:	210f      	movs	r1, #15
 800296c:	f04f 30ff 	mov.w	r0, #4294967295
 8002970:	f7ff ff8e 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <SysTick_Config+0x40>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800297a:	4b04      	ldr	r3, [pc, #16]	; (800298c <SysTick_Config+0x40>)
 800297c:	2207      	movs	r2, #7
 800297e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	e000e010 	.word	0xe000e010

08002990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff ff29 	bl	80027f0 <__NVIC_SetPriorityGrouping>
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b086      	sub	sp, #24
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	4603      	mov	r3, r0
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b8:	f7ff ff3e 	bl	8002838 <__NVIC_GetPriorityGrouping>
 80029bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	68b9      	ldr	r1, [r7, #8]
 80029c2:	6978      	ldr	r0, [r7, #20]
 80029c4:	f7ff ff8e 	bl	80028e4 <NVIC_EncodePriority>
 80029c8:	4602      	mov	r2, r0
 80029ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ce:	4611      	mov	r1, r2
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff5d 	bl	8002890 <__NVIC_SetPriority>
}
 80029d6:	bf00      	nop
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4603      	mov	r3, r0
 80029e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff ff31 	bl	8002854 <__NVIC_EnableIRQ>
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7ff ffa2 	bl	800294c <SysTick_Config>
 8002a08:	4603      	mov	r3, r0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b084      	sub	sp, #16
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a20:	f7ff feb6 	bl	8002790 <HAL_GetTick>
 8002a24:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d008      	beq.n	8002a44 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2280      	movs	r2, #128	; 0x80
 8002a36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e052      	b.n	8002aea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0216 	bic.w	r2, r2, #22
 8002a52:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	695a      	ldr	r2, [r3, #20]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a62:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d103      	bne.n	8002a74 <HAL_DMA_Abort+0x62>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d007      	beq.n	8002a84 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0208 	bic.w	r2, r2, #8
 8002a82:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0201 	bic.w	r2, r2, #1
 8002a92:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a94:	e013      	b.n	8002abe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a96:	f7ff fe7b 	bl	8002790 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b05      	cmp	r3, #5
 8002aa2:	d90c      	bls.n	8002abe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2203      	movs	r2, #3
 8002aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e015      	b.n	8002aea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1e4      	bne.n	8002a96 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad0:	223f      	movs	r2, #63	; 0x3f
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d004      	beq.n	8002b10 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2280      	movs	r2, #128	; 0x80
 8002b0a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e00c      	b.n	8002b2a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2205      	movs	r2, #5
 8002b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
	...

08002b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b089      	sub	sp, #36	; 0x24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b46:	2300      	movs	r3, #0
 8002b48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61fb      	str	r3, [r7, #28]
 8002b52:	e16b      	b.n	8002e2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b54:	2201      	movs	r2, #1
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	f040 815a 	bne.w	8002e26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d005      	beq.n	8002b8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d130      	bne.n	8002bec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	2203      	movs	r2, #3
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	f003 0201 	and.w	r2, r3, #1
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f003 0303 	and.w	r3, r3, #3
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d017      	beq.n	8002c28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	2203      	movs	r2, #3
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d123      	bne.n	8002c7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	08da      	lsrs	r2, r3, #3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3208      	adds	r2, #8
 8002c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	220f      	movs	r2, #15
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4013      	ands	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	08da      	lsrs	r2, r3, #3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	3208      	adds	r2, #8
 8002c76:	69b9      	ldr	r1, [r7, #24]
 8002c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	2203      	movs	r2, #3
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0203 	and.w	r2, r3, #3
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80b4 	beq.w	8002e26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	4b60      	ldr	r3, [pc, #384]	; (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	4a5f      	ldr	r2, [pc, #380]	; (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cce:	4b5d      	ldr	r3, [pc, #372]	; (8002e44 <HAL_GPIO_Init+0x30c>)
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cda:	4a5b      	ldr	r2, [pc, #364]	; (8002e48 <HAL_GPIO_Init+0x310>)
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	089b      	lsrs	r3, r3, #2
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	220f      	movs	r2, #15
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a52      	ldr	r2, [pc, #328]	; (8002e4c <HAL_GPIO_Init+0x314>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d02b      	beq.n	8002d5e <HAL_GPIO_Init+0x226>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a51      	ldr	r2, [pc, #324]	; (8002e50 <HAL_GPIO_Init+0x318>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d025      	beq.n	8002d5a <HAL_GPIO_Init+0x222>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a50      	ldr	r2, [pc, #320]	; (8002e54 <HAL_GPIO_Init+0x31c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01f      	beq.n	8002d56 <HAL_GPIO_Init+0x21e>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4f      	ldr	r2, [pc, #316]	; (8002e58 <HAL_GPIO_Init+0x320>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d019      	beq.n	8002d52 <HAL_GPIO_Init+0x21a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4e      	ldr	r2, [pc, #312]	; (8002e5c <HAL_GPIO_Init+0x324>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d013      	beq.n	8002d4e <HAL_GPIO_Init+0x216>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a4d      	ldr	r2, [pc, #308]	; (8002e60 <HAL_GPIO_Init+0x328>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00d      	beq.n	8002d4a <HAL_GPIO_Init+0x212>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a4c      	ldr	r2, [pc, #304]	; (8002e64 <HAL_GPIO_Init+0x32c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d007      	beq.n	8002d46 <HAL_GPIO_Init+0x20e>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a4b      	ldr	r2, [pc, #300]	; (8002e68 <HAL_GPIO_Init+0x330>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_GPIO_Init+0x20a>
 8002d3e:	2307      	movs	r3, #7
 8002d40:	e00e      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d42:	2308      	movs	r3, #8
 8002d44:	e00c      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d46:	2306      	movs	r3, #6
 8002d48:	e00a      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d4a:	2305      	movs	r3, #5
 8002d4c:	e008      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d4e:	2304      	movs	r3, #4
 8002d50:	e006      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d52:	2303      	movs	r3, #3
 8002d54:	e004      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e002      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_GPIO_Init+0x228>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	69fa      	ldr	r2, [r7, #28]
 8002d62:	f002 0203 	and.w	r2, r2, #3
 8002d66:	0092      	lsls	r2, r2, #2
 8002d68:	4093      	lsls	r3, r2
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d70:	4935      	ldr	r1, [pc, #212]	; (8002e48 <HAL_GPIO_Init+0x310>)
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	089b      	lsrs	r3, r3, #2
 8002d76:	3302      	adds	r3, #2
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7e:	4b3b      	ldr	r3, [pc, #236]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002da2:	4a32      	ldr	r2, [pc, #200]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da8:	4b30      	ldr	r3, [pc, #192]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	43db      	mvns	r3, r3
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4013      	ands	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dcc:	4a27      	ldr	r2, [pc, #156]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dd2:	4b26      	ldr	r3, [pc, #152]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4013      	ands	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002df6:	4a1d      	ldr	r2, [pc, #116]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e20:	4a12      	ldr	r2, [pc, #72]	; (8002e6c <HAL_GPIO_Init+0x334>)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	2b0f      	cmp	r3, #15
 8002e30:	f67f ae90 	bls.w	8002b54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e34:	bf00      	nop
 8002e36:	bf00      	nop
 8002e38:	3724      	adds	r7, #36	; 0x24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40013800 	.word	0x40013800
 8002e4c:	40020000 	.word	0x40020000
 8002e50:	40020400 	.word	0x40020400
 8002e54:	40020800 	.word	0x40020800
 8002e58:	40020c00 	.word	0x40020c00
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	40021400 	.word	0x40021400
 8002e64:	40021800 	.word	0x40021800
 8002e68:	40021c00 	.word	0x40021c00
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	807b      	strh	r3, [r7, #2]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e80:	787b      	ldrb	r3, [r7, #1]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e86:	887a      	ldrh	r2, [r7, #2]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e8c:	e003      	b.n	8002e96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e8e:	887b      	ldrh	r3, [r7, #2]
 8002e90:	041a      	lsls	r2, r3, #16
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	619a      	str	r2, [r3, #24]
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b085      	sub	sp, #20
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
 8002eaa:	460b      	mov	r3, r1
 8002eac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002eb4:	887a      	ldrh	r2, [r7, #2]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	041a      	lsls	r2, r3, #16
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	43d9      	mvns	r1, r3
 8002ec0:	887b      	ldrh	r3, [r7, #2]
 8002ec2:	400b      	ands	r3, r1
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	619a      	str	r2, [r3, #24]
}
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e12b      	b.n	8003142 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d106      	bne.n	8002f04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff f976 	bl	80021f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2224      	movs	r2, #36	; 0x24
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f3c:	f001 fbba 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 8002f40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	4a81      	ldr	r2, [pc, #516]	; (800314c <HAL_I2C_Init+0x274>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d807      	bhi.n	8002f5c <HAL_I2C_Init+0x84>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4a80      	ldr	r2, [pc, #512]	; (8003150 <HAL_I2C_Init+0x278>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	bf94      	ite	ls
 8002f54:	2301      	movls	r3, #1
 8002f56:	2300      	movhi	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	e006      	b.n	8002f6a <HAL_I2C_Init+0x92>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4a7d      	ldr	r2, [pc, #500]	; (8003154 <HAL_I2C_Init+0x27c>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	bf94      	ite	ls
 8002f64:	2301      	movls	r3, #1
 8002f66:	2300      	movhi	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e0e7      	b.n	8003142 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4a78      	ldr	r2, [pc, #480]	; (8003158 <HAL_I2C_Init+0x280>)
 8002f76:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7a:	0c9b      	lsrs	r3, r3, #18
 8002f7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4a6a      	ldr	r2, [pc, #424]	; (800314c <HAL_I2C_Init+0x274>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d802      	bhi.n	8002fac <HAL_I2C_Init+0xd4>
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	e009      	b.n	8002fc0 <HAL_I2C_Init+0xe8>
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fb2:	fb02 f303 	mul.w	r3, r2, r3
 8002fb6:	4a69      	ldr	r2, [pc, #420]	; (800315c <HAL_I2C_Init+0x284>)
 8002fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6812      	ldr	r2, [r2, #0]
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	495c      	ldr	r1, [pc, #368]	; (800314c <HAL_I2C_Init+0x274>)
 8002fdc:	428b      	cmp	r3, r1
 8002fde:	d819      	bhi.n	8003014 <HAL_I2C_Init+0x13c>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1e59      	subs	r1, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fee:	1c59      	adds	r1, r3, #1
 8002ff0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ff4:	400b      	ands	r3, r1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00a      	beq.n	8003010 <HAL_I2C_Init+0x138>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1e59      	subs	r1, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	fbb1 f3f3 	udiv	r3, r1, r3
 8003008:	3301      	adds	r3, #1
 800300a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300e:	e051      	b.n	80030b4 <HAL_I2C_Init+0x1dc>
 8003010:	2304      	movs	r3, #4
 8003012:	e04f      	b.n	80030b4 <HAL_I2C_Init+0x1dc>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d111      	bne.n	8003040 <HAL_I2C_Init+0x168>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1e58      	subs	r0, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	440b      	add	r3, r1
 800302a:	fbb0 f3f3 	udiv	r3, r0, r3
 800302e:	3301      	adds	r3, #1
 8003030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003034:	2b00      	cmp	r3, #0
 8003036:	bf0c      	ite	eq
 8003038:	2301      	moveq	r3, #1
 800303a:	2300      	movne	r3, #0
 800303c:	b2db      	uxtb	r3, r3
 800303e:	e012      	b.n	8003066 <HAL_I2C_Init+0x18e>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1e58      	subs	r0, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6859      	ldr	r1, [r3, #4]
 8003048:	460b      	mov	r3, r1
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	0099      	lsls	r1, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	fbb0 f3f3 	udiv	r3, r0, r3
 8003056:	3301      	adds	r3, #1
 8003058:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800305c:	2b00      	cmp	r3, #0
 800305e:	bf0c      	ite	eq
 8003060:	2301      	moveq	r3, #1
 8003062:	2300      	movne	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_I2C_Init+0x196>
 800306a:	2301      	movs	r3, #1
 800306c:	e022      	b.n	80030b4 <HAL_I2C_Init+0x1dc>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10e      	bne.n	8003094 <HAL_I2C_Init+0x1bc>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	1e58      	subs	r0, r3, #1
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6859      	ldr	r1, [r3, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	440b      	add	r3, r1
 8003084:	fbb0 f3f3 	udiv	r3, r0, r3
 8003088:	3301      	adds	r3, #1
 800308a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003092:	e00f      	b.n	80030b4 <HAL_I2C_Init+0x1dc>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	1e58      	subs	r0, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6859      	ldr	r1, [r3, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	0099      	lsls	r1, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030aa:	3301      	adds	r3, #1
 80030ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	6809      	ldr	r1, [r1, #0]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69da      	ldr	r2, [r3, #28]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6911      	ldr	r1, [r2, #16]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	68d2      	ldr	r2, [r2, #12]
 80030ee:	4311      	orrs	r1, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6812      	ldr	r2, [r2, #0]
 80030f4:	430b      	orrs	r3, r1
 80030f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695a      	ldr	r2, [r3, #20]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	431a      	orrs	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0201 	orr.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2220      	movs	r2, #32
 800312e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	000186a0 	.word	0x000186a0
 8003150:	001e847f 	.word	0x001e847f
 8003154:	003d08ff 	.word	0x003d08ff
 8003158:	431bde83 	.word	0x431bde83
 800315c:	10624dd3 	.word	0x10624dd3

08003160 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af02      	add	r7, sp, #8
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	607a      	str	r2, [r7, #4]
 800316a:	461a      	mov	r2, r3
 800316c:	460b      	mov	r3, r1
 800316e:	817b      	strh	r3, [r7, #10]
 8003170:	4613      	mov	r3, r2
 8003172:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff fb0c 	bl	8002790 <HAL_GetTick>
 8003178:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b20      	cmp	r3, #32
 8003184:	f040 80e0 	bne.w	8003348 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	2319      	movs	r3, #25
 800318e:	2201      	movs	r2, #1
 8003190:	4970      	ldr	r1, [pc, #448]	; (8003354 <HAL_I2C_Master_Transmit+0x1f4>)
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 fc58 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800319e:	2302      	movs	r3, #2
 80031a0:	e0d3      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_I2C_Master_Transmit+0x50>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e0cc      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d007      	beq.n	80031d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f042 0201 	orr.w	r2, r2, #1
 80031d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2221      	movs	r2, #33	; 0x21
 80031ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2210      	movs	r2, #16
 80031f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	893a      	ldrh	r2, [r7, #8]
 8003206:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4a50      	ldr	r2, [pc, #320]	; (8003358 <HAL_I2C_Master_Transmit+0x1f8>)
 8003216:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003218:	8979      	ldrh	r1, [r7, #10]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	6a3a      	ldr	r2, [r7, #32]
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f000 fac2 	bl	80037a8 <I2C_MasterRequestWrite>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e08d      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800322e:	2300      	movs	r3, #0
 8003230:	613b      	str	r3, [r7, #16]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	613b      	str	r3, [r7, #16]
 8003242:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003244:	e066      	b.n	8003314 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	6a39      	ldr	r1, [r7, #32]
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 fcd2 	bl	8003bf4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00d      	beq.n	8003272 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	2b04      	cmp	r3, #4
 800325c:	d107      	bne.n	800326e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e06b      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	781a      	ldrb	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800328c:	b29b      	uxth	r3, r3
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b04      	cmp	r3, #4
 80032ae:	d11b      	bne.n	80032e8 <HAL_I2C_Master_Transmit+0x188>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d017      	beq.n	80032e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	781a      	ldrb	r2, [r3, #0]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	6a39      	ldr	r1, [r7, #32]
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 fcc2 	bl	8003c76 <I2C_WaitOnBTFFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00d      	beq.n	8003314 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d107      	bne.n	8003310 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800330e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e01a      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003318:	2b00      	cmp	r3, #0
 800331a:	d194      	bne.n	8003246 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800332a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2220      	movs	r2, #32
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e000      	b.n	800334a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003348:	2302      	movs	r3, #2
  }
}
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	00100002 	.word	0x00100002
 8003358:	ffff0000 	.word	0xffff0000

0800335c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b08c      	sub	sp, #48	; 0x30
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	607a      	str	r2, [r7, #4]
 8003366:	461a      	mov	r2, r3
 8003368:	460b      	mov	r3, r1
 800336a:	817b      	strh	r3, [r7, #10]
 800336c:	4613      	mov	r3, r2
 800336e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003370:	f7ff fa0e 	bl	8002790 <HAL_GetTick>
 8003374:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b20      	cmp	r3, #32
 8003380:	f040 820b 	bne.w	800379a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	2319      	movs	r3, #25
 800338a:	2201      	movs	r2, #1
 800338c:	497c      	ldr	r1, [pc, #496]	; (8003580 <HAL_I2C_Master_Receive+0x224>)
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 fb5a 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800339a:	2302      	movs	r3, #2
 800339c:	e1fe      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_I2C_Master_Receive+0x50>
 80033a8:	2302      	movs	r3, #2
 80033aa:	e1f7      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d007      	beq.n	80033d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0201 	orr.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2222      	movs	r2, #34	; 0x22
 80033e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2210      	movs	r2, #16
 80033ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	893a      	ldrh	r2, [r7, #8]
 8003402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	4a5c      	ldr	r2, [pc, #368]	; (8003584 <HAL_I2C_Master_Receive+0x228>)
 8003412:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003414:	8979      	ldrh	r1, [r7, #10]
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f000 fa46 	bl	80038ac <I2C_MasterRequestRead>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e1b8      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342e:	2b00      	cmp	r3, #0
 8003430:	d113      	bne.n	800345a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003432:	2300      	movs	r3, #0
 8003434:	623b      	str	r3, [r7, #32]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	623b      	str	r3, [r7, #32]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	623b      	str	r3, [r7, #32]
 8003446:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	e18c      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345e:	2b01      	cmp	r3, #1
 8003460:	d11b      	bne.n	800349a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003470:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003472:	2300      	movs	r3, #0
 8003474:	61fb      	str	r3, [r7, #28]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	61fb      	str	r3, [r7, #28]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	61fb      	str	r3, [r7, #28]
 8003486:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	e16c      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d11b      	bne.n	80034da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034c2:	2300      	movs	r3, #0
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	e14c      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	617b      	str	r3, [r7, #20]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003500:	e138      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003506:	2b03      	cmp	r3, #3
 8003508:	f200 80f1 	bhi.w	80036ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003510:	2b01      	cmp	r3, #1
 8003512:	d123      	bne.n	800355c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003516:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 fbed 	bl	8003cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e139      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353a:	1c5a      	adds	r2, r3, #1
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	3b01      	subs	r3, #1
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	855a      	strh	r2, [r3, #42]	; 0x2a
 800355a:	e10b      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003560:	2b02      	cmp	r3, #2
 8003562:	d14e      	bne.n	8003602 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356a:	2200      	movs	r2, #0
 800356c:	4906      	ldr	r1, [pc, #24]	; (8003588 <HAL_I2C_Master_Receive+0x22c>)
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 fa6a 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e10e      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
 800357e:	bf00      	nop
 8003580:	00100002 	.word	0x00100002
 8003584:	ffff0000 	.word	0xffff0000
 8003588:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800359a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691a      	ldr	r2, [r3, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	b2d2      	uxtb	r2, r2
 80035da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ea:	3b01      	subs	r3, #1
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003600:	e0b8      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003608:	2200      	movs	r2, #0
 800360a:	4966      	ldr	r1, [pc, #408]	; (80037a4 <HAL_I2C_Master_Receive+0x448>)
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 fa1b 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e0bf      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800362a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691a      	ldr	r2, [r3, #16]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003664:	2200      	movs	r2, #0
 8003666:	494f      	ldr	r1, [pc, #316]	; (80037a4 <HAL_I2C_Master_Receive+0x448>)
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 f9ed 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e091      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003686:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036ec:	e042      	b.n	8003774 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 fb00 	bl	8003cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e04c      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371e:	3b01      	subs	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	f003 0304 	and.w	r3, r3, #4
 800373e:	2b04      	cmp	r3, #4
 8003740:	d118      	bne.n	8003774 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003778:	2b00      	cmp	r3, #0
 800377a:	f47f aec2 	bne.w	8003502 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003796:	2300      	movs	r3, #0
 8003798:	e000      	b.n	800379c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800379a:	2302      	movs	r3, #2
  }
}
 800379c:	4618      	mov	r0, r3
 800379e:	3728      	adds	r7, #40	; 0x28
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	00010004 	.word	0x00010004

080037a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	607a      	str	r2, [r7, #4]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	460b      	mov	r3, r1
 80037b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d006      	beq.n	80037d2 <I2C_MasterRequestWrite+0x2a>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d003      	beq.n	80037d2 <I2C_MasterRequestWrite+0x2a>
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037d0:	d108      	bne.n	80037e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e00b      	b.n	80037fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e8:	2b12      	cmp	r3, #18
 80037ea:	d107      	bne.n	80037fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f91d 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00d      	beq.n	8003830 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003822:	d103      	bne.n	800382c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e035      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003838:	d108      	bne.n	800384c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800383a:	897b      	ldrh	r3, [r7, #10]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	461a      	mov	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003848:	611a      	str	r2, [r3, #16]
 800384a:	e01b      	b.n	8003884 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800384c:	897b      	ldrh	r3, [r7, #10]
 800384e:	11db      	asrs	r3, r3, #7
 8003850:	b2db      	uxtb	r3, r3
 8003852:	f003 0306 	and.w	r3, r3, #6
 8003856:	b2db      	uxtb	r3, r3
 8003858:	f063 030f 	orn	r3, r3, #15
 800385c:	b2da      	uxtb	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	490e      	ldr	r1, [pc, #56]	; (80038a4 <I2C_MasterRequestWrite+0xfc>)
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f943 	bl	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e010      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800387a:	897b      	ldrh	r3, [r7, #10]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	4907      	ldr	r1, [pc, #28]	; (80038a8 <I2C_MasterRequestWrite+0x100>)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f933 	bl	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	00010008 	.word	0x00010008
 80038a8:	00010002 	.word	0x00010002

080038ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	607a      	str	r2, [r7, #4]
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	460b      	mov	r3, r1
 80038ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d006      	beq.n	80038e6 <I2C_MasterRequestRead+0x3a>
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d003      	beq.n	80038e6 <I2C_MasterRequestRead+0x3a>
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038e4:	d108      	bne.n	80038f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	e00b      	b.n	8003910 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fc:	2b11      	cmp	r3, #17
 80038fe:	d107      	bne.n	8003910 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800390e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	9300      	str	r3, [sp, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 f893 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00d      	beq.n	8003944 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003936:	d103      	bne.n	8003940 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e079      	b.n	8003a38 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800394c:	d108      	bne.n	8003960 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800394e:	897b      	ldrh	r3, [r7, #10]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	b2da      	uxtb	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	611a      	str	r2, [r3, #16]
 800395e:	e05f      	b.n	8003a20 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003960:	897b      	ldrh	r3, [r7, #10]
 8003962:	11db      	asrs	r3, r3, #7
 8003964:	b2db      	uxtb	r3, r3
 8003966:	f003 0306 	and.w	r3, r3, #6
 800396a:	b2db      	uxtb	r3, r3
 800396c:	f063 030f 	orn	r3, r3, #15
 8003970:	b2da      	uxtb	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	4930      	ldr	r1, [pc, #192]	; (8003a40 <I2C_MasterRequestRead+0x194>)
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f8b9 	bl	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e054      	b.n	8003a38 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800398e:	897b      	ldrh	r3, [r7, #10]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	4929      	ldr	r1, [pc, #164]	; (8003a44 <I2C_MasterRequestRead+0x198>)
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f8a9 	bl	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e044      	b.n	8003a38 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ae:	2300      	movs	r3, #0
 80039b0:	613b      	str	r3, [r7, #16]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	613b      	str	r3, [r7, #16]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039d2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f831 	bl	8003a48 <I2C_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00d      	beq.n	8003a08 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039fa:	d103      	bne.n	8003a04 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a02:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e017      	b.n	8003a38 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003a08:	897b      	ldrh	r3, [r7, #10]
 8003a0a:	11db      	asrs	r3, r3, #7
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	f003 0306 	and.w	r3, r3, #6
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	f063 030e 	orn	r3, r3, #14
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	4907      	ldr	r1, [pc, #28]	; (8003a44 <I2C_MasterRequestRead+0x198>)
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f000 f865 	bl	8003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3718      	adds	r7, #24
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	00010008 	.word	0x00010008
 8003a44:	00010002 	.word	0x00010002

08003a48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	603b      	str	r3, [r7, #0]
 8003a54:	4613      	mov	r3, r2
 8003a56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a58:	e025      	b.n	8003aa6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d021      	beq.n	8003aa6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a62:	f7fe fe95 	bl	8002790 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d302      	bcc.n	8003a78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d116      	bne.n	8003aa6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f043 0220 	orr.w	r2, r3, #32
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e023      	b.n	8003aee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	0c1b      	lsrs	r3, r3, #16
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d10d      	bne.n	8003acc <I2C_WaitOnFlagUntilTimeout+0x84>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	43da      	mvns	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4013      	ands	r3, r2
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	bf0c      	ite	eq
 8003ac2:	2301      	moveq	r3, #1
 8003ac4:	2300      	movne	r3, #0
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	461a      	mov	r2, r3
 8003aca:	e00c      	b.n	8003ae6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	43da      	mvns	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	bf0c      	ite	eq
 8003ade:	2301      	moveq	r3, #1
 8003ae0:	2300      	movne	r3, #0
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d0b6      	beq.n	8003a5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	60f8      	str	r0, [r7, #12]
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	607a      	str	r2, [r7, #4]
 8003b02:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b04:	e051      	b.n	8003baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b14:	d123      	bne.n	8003b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b24:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b2e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	f043 0204 	orr.w	r2, r3, #4
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e046      	b.n	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d021      	beq.n	8003baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b66:	f7fe fe13 	bl	8002790 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d302      	bcc.n	8003b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d116      	bne.n	8003baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2220      	movs	r2, #32
 8003b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f043 0220 	orr.w	r2, r3, #32
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e020      	b.n	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	0c1b      	lsrs	r3, r3, #16
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d10c      	bne.n	8003bce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	43da      	mvns	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	bf14      	ite	ne
 8003bc6:	2301      	movne	r3, #1
 8003bc8:	2300      	moveq	r3, #0
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e00b      	b.n	8003be6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	bf14      	ite	ne
 8003be0:	2301      	movne	r3, #1
 8003be2:	2300      	moveq	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d18d      	bne.n	8003b06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c00:	e02d      	b.n	8003c5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 f8ce 	bl	8003da4 <I2C_IsAcknowledgeFailed>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e02d      	b.n	8003c6e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c18:	d021      	beq.n	8003c5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c1a:	f7fe fdb9 	bl	8002790 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d302      	bcc.n	8003c30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d116      	bne.n	8003c5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4a:	f043 0220 	orr.w	r2, r3, #32
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e007      	b.n	8003c6e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c68:	2b80      	cmp	r3, #128	; 0x80
 8003c6a:	d1ca      	bne.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b084      	sub	sp, #16
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	60f8      	str	r0, [r7, #12]
 8003c7e:	60b9      	str	r1, [r7, #8]
 8003c80:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c82:	e02d      	b.n	8003ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f88d 	bl	8003da4 <I2C_IsAcknowledgeFailed>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e02d      	b.n	8003cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c9a:	d021      	beq.n	8003ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c9c:	f7fe fd78 	bl	8002790 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d302      	bcc.n	8003cb2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d116      	bne.n	8003ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e007      	b.n	8003cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d1ca      	bne.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d04:	e042      	b.n	8003d8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	f003 0310 	and.w	r3, r3, #16
 8003d10:	2b10      	cmp	r3, #16
 8003d12:	d119      	bne.n	8003d48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f06f 0210 	mvn.w	r2, #16
 8003d1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e029      	b.n	8003d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d48:	f7fe fd22 	bl	8002790 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d302      	bcc.n	8003d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d116      	bne.n	8003d8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d78:	f043 0220 	orr.w	r2, r3, #32
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e007      	b.n	8003d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d96:	2b40      	cmp	r3, #64	; 0x40
 8003d98:	d1b5      	bne.n	8003d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dba:	d11b      	bne.n	8003df4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003dc4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	f043 0204 	orr.w	r2, r3, #4
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e000      	b.n	8003df6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
	...

08003e04 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003e0a:	4b06      	ldr	r3, [pc, #24]	; (8003e24 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003e10:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <HAL_PWR_EnableBkUpAccess+0x24>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003e16:	687b      	ldr	r3, [r7, #4]
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	420e0020 	.word	0x420e0020
 8003e28:	40007000 	.word	0x40007000

08003e2c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003e32:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <HAL_PWR_DisableBkUpAccess+0x20>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003e38:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003e3e:	687b      	ldr	r3, [r7, #4]
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	420e0020 	.word	0x420e0020
 8003e50:	40007000 	.word	0x40007000

08003e54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e267      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d075      	beq.n	8003f5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e72:	4b88      	ldr	r3, [pc, #544]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d00c      	beq.n	8003e98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7e:	4b85      	ldr	r3, [pc, #532]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d112      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e8a:	4b82      	ldr	r3, [pc, #520]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e96:	d10b      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e98:	4b7e      	ldr	r3, [pc, #504]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d05b      	beq.n	8003f5c <HAL_RCC_OscConfig+0x108>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d157      	bne.n	8003f5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e242      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb8:	d106      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x74>
 8003eba:	4b76      	ldr	r3, [pc, #472]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a75      	ldr	r2, [pc, #468]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e01d      	b.n	8003f04 <HAL_RCC_OscConfig+0xb0>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ed0:	d10c      	bne.n	8003eec <HAL_RCC_OscConfig+0x98>
 8003ed2:	4b70      	ldr	r3, [pc, #448]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a6f      	ldr	r2, [pc, #444]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	4b6d      	ldr	r3, [pc, #436]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a6c      	ldr	r2, [pc, #432]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee8:	6013      	str	r3, [r2, #0]
 8003eea:	e00b      	b.n	8003f04 <HAL_RCC_OscConfig+0xb0>
 8003eec:	4b69      	ldr	r3, [pc, #420]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a68      	ldr	r2, [pc, #416]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ef2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	4b66      	ldr	r3, [pc, #408]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a65      	ldr	r2, [pc, #404]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003efe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d013      	beq.n	8003f34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7fe fc40 	bl	8002790 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f14:	f7fe fc3c 	bl	8002790 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b64      	cmp	r3, #100	; 0x64
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e207      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f26:	4b5b      	ldr	r3, [pc, #364]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0xc0>
 8003f32:	e014      	b.n	8003f5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f34:	f7fe fc2c 	bl	8002790 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f3c:	f7fe fc28 	bl	8002790 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b64      	cmp	r3, #100	; 0x64
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e1f3      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4e:	4b51      	ldr	r3, [pc, #324]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1f0      	bne.n	8003f3c <HAL_RCC_OscConfig+0xe8>
 8003f5a:	e000      	b.n	8003f5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d063      	beq.n	8004032 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f6a:	4b4a      	ldr	r3, [pc, #296]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00b      	beq.n	8003f8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f76:	4b47      	ldr	r3, [pc, #284]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d11c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f82:	4b44      	ldr	r3, [pc, #272]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d116      	bne.n	8003fbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8e:	4b41      	ldr	r3, [pc, #260]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d005      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x152>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d001      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e1c7      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa6:	4b3b      	ldr	r3, [pc, #236]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	4937      	ldr	r1, [pc, #220]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fba:	e03a      	b.n	8004032 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d020      	beq.n	8004006 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fc4:	4b34      	ldr	r3, [pc, #208]	; (8004098 <HAL_RCC_OscConfig+0x244>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fca:	f7fe fbe1 	bl	8002790 <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fd2:	f7fe fbdd 	bl	8002790 <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e1a8      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe4:	4b2b      	ldr	r3, [pc, #172]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0f0      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff0:	4b28      	ldr	r3, [pc, #160]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	4925      	ldr	r1, [pc, #148]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8004000:	4313      	orrs	r3, r2
 8004002:	600b      	str	r3, [r1, #0]
 8004004:	e015      	b.n	8004032 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004006:	4b24      	ldr	r3, [pc, #144]	; (8004098 <HAL_RCC_OscConfig+0x244>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400c:	f7fe fbc0 	bl	8002790 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004014:	f7fe fbbc 	bl	8002790 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e187      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004026:	4b1b      	ldr	r3, [pc, #108]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f0      	bne.n	8004014 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d036      	beq.n	80040ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d016      	beq.n	8004074 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004046:	4b15      	ldr	r3, [pc, #84]	; (800409c <HAL_RCC_OscConfig+0x248>)
 8004048:	2201      	movs	r2, #1
 800404a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800404c:	f7fe fba0 	bl	8002790 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004054:	f7fe fb9c 	bl	8002790 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e167      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004066:	4b0b      	ldr	r3, [pc, #44]	; (8004094 <HAL_RCC_OscConfig+0x240>)
 8004068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0f0      	beq.n	8004054 <HAL_RCC_OscConfig+0x200>
 8004072:	e01b      	b.n	80040ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004074:	4b09      	ldr	r3, [pc, #36]	; (800409c <HAL_RCC_OscConfig+0x248>)
 8004076:	2200      	movs	r2, #0
 8004078:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800407a:	f7fe fb89 	bl	8002790 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004080:	e00e      	b.n	80040a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004082:	f7fe fb85 	bl	8002790 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d907      	bls.n	80040a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e150      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
 8004094:	40023800 	.word	0x40023800
 8004098:	42470000 	.word	0x42470000
 800409c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a0:	4b88      	ldr	r3, [pc, #544]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80040a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1ea      	bne.n	8004082 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	f000 8097 	beq.w	80041e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ba:	2300      	movs	r3, #0
 80040bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040be:	4b81      	ldr	r3, [pc, #516]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10f      	bne.n	80040ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ca:	2300      	movs	r3, #0
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	4b7d      	ldr	r3, [pc, #500]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	4a7c      	ldr	r2, [pc, #496]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80040d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d8:	6413      	str	r3, [r2, #64]	; 0x40
 80040da:	4b7a      	ldr	r3, [pc, #488]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e2:	60bb      	str	r3, [r7, #8]
 80040e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e6:	2301      	movs	r3, #1
 80040e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ea:	4b77      	ldr	r3, [pc, #476]	; (80042c8 <HAL_RCC_OscConfig+0x474>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d118      	bne.n	8004128 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f6:	4b74      	ldr	r3, [pc, #464]	; (80042c8 <HAL_RCC_OscConfig+0x474>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a73      	ldr	r2, [pc, #460]	; (80042c8 <HAL_RCC_OscConfig+0x474>)
 80040fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004102:	f7fe fb45 	bl	8002790 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410a:	f7fe fb41 	bl	8002790 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e10c      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411c:	4b6a      	ldr	r3, [pc, #424]	; (80042c8 <HAL_RCC_OscConfig+0x474>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d106      	bne.n	800413e <HAL_RCC_OscConfig+0x2ea>
 8004130:	4b64      	ldr	r3, [pc, #400]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004134:	4a63      	ldr	r2, [pc, #396]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	6713      	str	r3, [r2, #112]	; 0x70
 800413c:	e01c      	b.n	8004178 <HAL_RCC_OscConfig+0x324>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	2b05      	cmp	r3, #5
 8004144:	d10c      	bne.n	8004160 <HAL_RCC_OscConfig+0x30c>
 8004146:	4b5f      	ldr	r3, [pc, #380]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414a:	4a5e      	ldr	r2, [pc, #376]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 800414c:	f043 0304 	orr.w	r3, r3, #4
 8004150:	6713      	str	r3, [r2, #112]	; 0x70
 8004152:	4b5c      	ldr	r3, [pc, #368]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004156:	4a5b      	ldr	r2, [pc, #364]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004158:	f043 0301 	orr.w	r3, r3, #1
 800415c:	6713      	str	r3, [r2, #112]	; 0x70
 800415e:	e00b      	b.n	8004178 <HAL_RCC_OscConfig+0x324>
 8004160:	4b58      	ldr	r3, [pc, #352]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	4a57      	ldr	r2, [pc, #348]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	6713      	str	r3, [r2, #112]	; 0x70
 800416c:	4b55      	ldr	r3, [pc, #340]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 800416e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004170:	4a54      	ldr	r2, [pc, #336]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004172:	f023 0304 	bic.w	r3, r3, #4
 8004176:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d015      	beq.n	80041ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004180:	f7fe fb06 	bl	8002790 <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004186:	e00a      	b.n	800419e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004188:	f7fe fb02 	bl	8002790 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	; 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e0cb      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800419e:	4b49      	ldr	r3, [pc, #292]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80041a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0ee      	beq.n	8004188 <HAL_RCC_OscConfig+0x334>
 80041aa:	e014      	b.n	80041d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ac:	f7fe faf0 	bl	8002790 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041b2:	e00a      	b.n	80041ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041b4:	f7fe faec 	bl	8002790 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e0b5      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ca:	4b3e      	ldr	r3, [pc, #248]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80041cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1ee      	bne.n	80041b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041d6:	7dfb      	ldrb	r3, [r7, #23]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d105      	bne.n	80041e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041dc:	4b39      	ldr	r3, [pc, #228]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	4a38      	ldr	r2, [pc, #224]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80041e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 80a1 	beq.w	8004334 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041f2:	4b34      	ldr	r3, [pc, #208]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 030c 	and.w	r3, r3, #12
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d05c      	beq.n	80042b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d141      	bne.n	800428a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004206:	4b31      	ldr	r3, [pc, #196]	; (80042cc <HAL_RCC_OscConfig+0x478>)
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420c:	f7fe fac0 	bl	8002790 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004214:	f7fe fabc 	bl	8002790 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e087      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004226:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1f0      	bne.n	8004214 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69da      	ldr	r2, [r3, #28]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	019b      	lsls	r3, r3, #6
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	085b      	lsrs	r3, r3, #1
 800424a:	3b01      	subs	r3, #1
 800424c:	041b      	lsls	r3, r3, #16
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004254:	061b      	lsls	r3, r3, #24
 8004256:	491b      	ldr	r1, [pc, #108]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 8004258:	4313      	orrs	r3, r2
 800425a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800425c:	4b1b      	ldr	r3, [pc, #108]	; (80042cc <HAL_RCC_OscConfig+0x478>)
 800425e:	2201      	movs	r2, #1
 8004260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004262:	f7fe fa95 	bl	8002790 <HAL_GetTick>
 8004266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004268:	e008      	b.n	800427c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800426a:	f7fe fa91 	bl	8002790 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e05c      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800427c:	4b11      	ldr	r3, [pc, #68]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0f0      	beq.n	800426a <HAL_RCC_OscConfig+0x416>
 8004288:	e054      	b.n	8004334 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428a:	4b10      	ldr	r3, [pc, #64]	; (80042cc <HAL_RCC_OscConfig+0x478>)
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004290:	f7fe fa7e 	bl	8002790 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004298:	f7fe fa7a 	bl	8002790 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e045      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042aa:	4b06      	ldr	r3, [pc, #24]	; (80042c4 <HAL_RCC_OscConfig+0x470>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f0      	bne.n	8004298 <HAL_RCC_OscConfig+0x444>
 80042b6:	e03d      	b.n	8004334 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d107      	bne.n	80042d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e038      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
 80042c4:	40023800 	.word	0x40023800
 80042c8:	40007000 	.word	0x40007000
 80042cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042d0:	4b1b      	ldr	r3, [pc, #108]	; (8004340 <HAL_RCC_OscConfig+0x4ec>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d028      	beq.n	8004330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d121      	bne.n	8004330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d11a      	bne.n	8004330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004300:	4013      	ands	r3, r2
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004306:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004308:	4293      	cmp	r3, r2
 800430a:	d111      	bne.n	8004330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	085b      	lsrs	r3, r3, #1
 8004318:	3b01      	subs	r3, #1
 800431a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800431c:	429a      	cmp	r2, r3
 800431e:	d107      	bne.n	8004330 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3718      	adds	r7, #24
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40023800 	.word	0x40023800

08004344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d101      	bne.n	8004358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e0cc      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004358:	4b68      	ldr	r3, [pc, #416]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d90c      	bls.n	8004380 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004366:	4b65      	ldr	r3, [pc, #404]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800436e:	4b63      	ldr	r3, [pc, #396]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	683a      	ldr	r2, [r7, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d001      	beq.n	8004380 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0b8      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d020      	beq.n	80043ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0304 	and.w	r3, r3, #4
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004398:	4b59      	ldr	r3, [pc, #356]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a58      	ldr	r2, [pc, #352]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043b0:	4b53      	ldr	r3, [pc, #332]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	4a52      	ldr	r2, [pc, #328]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043bc:	4b50      	ldr	r3, [pc, #320]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	494d      	ldr	r1, [pc, #308]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d044      	beq.n	8004464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d107      	bne.n	80043f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043e2:	4b47      	ldr	r3, [pc, #284]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d119      	bne.n	8004422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e07f      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d003      	beq.n	8004402 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043fe:	2b03      	cmp	r3, #3
 8004400:	d107      	bne.n	8004412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004402:	4b3f      	ldr	r3, [pc, #252]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d109      	bne.n	8004422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e06f      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004412:	4b3b      	ldr	r3, [pc, #236]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e067      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004422:	4b37      	ldr	r3, [pc, #220]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f023 0203 	bic.w	r2, r3, #3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	4934      	ldr	r1, [pc, #208]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 8004430:	4313      	orrs	r3, r2
 8004432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004434:	f7fe f9ac 	bl	8002790 <HAL_GetTick>
 8004438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443a:	e00a      	b.n	8004452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800443c:	f7fe f9a8 	bl	8002790 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	f241 3288 	movw	r2, #5000	; 0x1388
 800444a:	4293      	cmp	r3, r2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e04f      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004452:	4b2b      	ldr	r3, [pc, #172]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 020c 	and.w	r2, r3, #12
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	429a      	cmp	r2, r3
 8004462:	d1eb      	bne.n	800443c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004464:	4b25      	ldr	r3, [pc, #148]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	683a      	ldr	r2, [r7, #0]
 800446e:	429a      	cmp	r2, r3
 8004470:	d20c      	bcs.n	800448c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004472:	4b22      	ldr	r3, [pc, #136]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	b2d2      	uxtb	r2, r2
 8004478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800447a:	4b20      	ldr	r3, [pc, #128]	; (80044fc <HAL_RCC_ClockConfig+0x1b8>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d001      	beq.n	800448c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e032      	b.n	80044f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004498:	4b19      	ldr	r3, [pc, #100]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4916      	ldr	r1, [pc, #88]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d009      	beq.n	80044ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044b6:	4b12      	ldr	r3, [pc, #72]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	490e      	ldr	r1, [pc, #56]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044ca:	f000 f821 	bl	8004510 <HAL_RCC_GetSysClockFreq>
 80044ce:	4602      	mov	r2, r0
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	091b      	lsrs	r3, r3, #4
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	490a      	ldr	r1, [pc, #40]	; (8004504 <HAL_RCC_ClockConfig+0x1c0>)
 80044dc:	5ccb      	ldrb	r3, [r1, r3]
 80044de:	fa22 f303 	lsr.w	r3, r2, r3
 80044e2:	4a09      	ldr	r2, [pc, #36]	; (8004508 <HAL_RCC_ClockConfig+0x1c4>)
 80044e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044e6:	4b09      	ldr	r3, [pc, #36]	; (800450c <HAL_RCC_ClockConfig+0x1c8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe f90c 	bl	8002708 <HAL_InitTick>

  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40023c00 	.word	0x40023c00
 8004500:	40023800 	.word	0x40023800
 8004504:	0800a29c 	.word	0x0800a29c
 8004508:	20000008 	.word	0x20000008
 800450c:	2000000c 	.word	0x2000000c

08004510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004514:	b090      	sub	sp, #64	; 0x40
 8004516:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	637b      	str	r3, [r7, #52]	; 0x34
 800451c:	2300      	movs	r3, #0
 800451e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004520:	2300      	movs	r3, #0
 8004522:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004528:	4b59      	ldr	r3, [pc, #356]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 030c 	and.w	r3, r3, #12
 8004530:	2b08      	cmp	r3, #8
 8004532:	d00d      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0x40>
 8004534:	2b08      	cmp	r3, #8
 8004536:	f200 80a1 	bhi.w	800467c <HAL_RCC_GetSysClockFreq+0x16c>
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <HAL_RCC_GetSysClockFreq+0x34>
 800453e:	2b04      	cmp	r3, #4
 8004540:	d003      	beq.n	800454a <HAL_RCC_GetSysClockFreq+0x3a>
 8004542:	e09b      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004544:	4b53      	ldr	r3, [pc, #332]	; (8004694 <HAL_RCC_GetSysClockFreq+0x184>)
 8004546:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004548:	e09b      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800454a:	4b53      	ldr	r3, [pc, #332]	; (8004698 <HAL_RCC_GetSysClockFreq+0x188>)
 800454c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800454e:	e098      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004550:	4b4f      	ldr	r3, [pc, #316]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004558:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800455a:	4b4d      	ldr	r3, [pc, #308]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d028      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004566:	4b4a      	ldr	r3, [pc, #296]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	099b      	lsrs	r3, r3, #6
 800456c:	2200      	movs	r2, #0
 800456e:	623b      	str	r3, [r7, #32]
 8004570:	627a      	str	r2, [r7, #36]	; 0x24
 8004572:	6a3b      	ldr	r3, [r7, #32]
 8004574:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004578:	2100      	movs	r1, #0
 800457a:	4b47      	ldr	r3, [pc, #284]	; (8004698 <HAL_RCC_GetSysClockFreq+0x188>)
 800457c:	fb03 f201 	mul.w	r2, r3, r1
 8004580:	2300      	movs	r3, #0
 8004582:	fb00 f303 	mul.w	r3, r0, r3
 8004586:	4413      	add	r3, r2
 8004588:	4a43      	ldr	r2, [pc, #268]	; (8004698 <HAL_RCC_GetSysClockFreq+0x188>)
 800458a:	fba0 1202 	umull	r1, r2, r0, r2
 800458e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004590:	460a      	mov	r2, r1
 8004592:	62ba      	str	r2, [r7, #40]	; 0x28
 8004594:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004596:	4413      	add	r3, r2
 8004598:	62fb      	str	r3, [r7, #44]	; 0x2c
 800459a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800459c:	2200      	movs	r2, #0
 800459e:	61bb      	str	r3, [r7, #24]
 80045a0:	61fa      	str	r2, [r7, #28]
 80045a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045aa:	f7fc faff 	bl	8000bac <__aeabi_uldivmod>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4613      	mov	r3, r2
 80045b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045b6:	e053      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b8:	4b35      	ldr	r3, [pc, #212]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	099b      	lsrs	r3, r3, #6
 80045be:	2200      	movs	r2, #0
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	617a      	str	r2, [r7, #20]
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80045ca:	f04f 0b00 	mov.w	fp, #0
 80045ce:	4652      	mov	r2, sl
 80045d0:	465b      	mov	r3, fp
 80045d2:	f04f 0000 	mov.w	r0, #0
 80045d6:	f04f 0100 	mov.w	r1, #0
 80045da:	0159      	lsls	r1, r3, #5
 80045dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045e0:	0150      	lsls	r0, r2, #5
 80045e2:	4602      	mov	r2, r0
 80045e4:	460b      	mov	r3, r1
 80045e6:	ebb2 080a 	subs.w	r8, r2, sl
 80045ea:	eb63 090b 	sbc.w	r9, r3, fp
 80045ee:	f04f 0200 	mov.w	r2, #0
 80045f2:	f04f 0300 	mov.w	r3, #0
 80045f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80045fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80045fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004602:	ebb2 0408 	subs.w	r4, r2, r8
 8004606:	eb63 0509 	sbc.w	r5, r3, r9
 800460a:	f04f 0200 	mov.w	r2, #0
 800460e:	f04f 0300 	mov.w	r3, #0
 8004612:	00eb      	lsls	r3, r5, #3
 8004614:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004618:	00e2      	lsls	r2, r4, #3
 800461a:	4614      	mov	r4, r2
 800461c:	461d      	mov	r5, r3
 800461e:	eb14 030a 	adds.w	r3, r4, sl
 8004622:	603b      	str	r3, [r7, #0]
 8004624:	eb45 030b 	adc.w	r3, r5, fp
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004636:	4629      	mov	r1, r5
 8004638:	028b      	lsls	r3, r1, #10
 800463a:	4621      	mov	r1, r4
 800463c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004640:	4621      	mov	r1, r4
 8004642:	028a      	lsls	r2, r1, #10
 8004644:	4610      	mov	r0, r2
 8004646:	4619      	mov	r1, r3
 8004648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800464a:	2200      	movs	r2, #0
 800464c:	60bb      	str	r3, [r7, #8]
 800464e:	60fa      	str	r2, [r7, #12]
 8004650:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004654:	f7fc faaa 	bl	8000bac <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4613      	mov	r3, r2
 800465e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004660:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <HAL_RCC_GetSysClockFreq+0x180>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	0c1b      	lsrs	r3, r3, #16
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	3301      	adds	r3, #1
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004670:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	fbb2 f3f3 	udiv	r3, r2, r3
 8004678:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800467a:	e002      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b05      	ldr	r3, [pc, #20]	; (8004694 <HAL_RCC_GetSysClockFreq+0x184>)
 800467e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004684:	4618      	mov	r0, r3
 8004686:	3740      	adds	r7, #64	; 0x40
 8004688:	46bd      	mov	sp, r7
 800468a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	00f42400 	.word	0x00f42400
 8004698:	017d7840 	.word	0x017d7840

0800469c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a0:	4b03      	ldr	r3, [pc, #12]	; (80046b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046a2:	681b      	ldr	r3, [r3, #0]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20000008 	.word	0x20000008

080046b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80046b8:	f7ff fff0 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0a9b      	lsrs	r3, r3, #10
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4903      	ldr	r1, [pc, #12]	; (80046d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40023800 	.word	0x40023800
 80046d8:	0800a2ac 	.word	0x0800a2ac

080046dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80046e0:	f7ff ffdc 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046e4:	4602      	mov	r2, r0
 80046e6:	4b05      	ldr	r3, [pc, #20]	; (80046fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	0b5b      	lsrs	r3, r3, #13
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	4903      	ldr	r1, [pc, #12]	; (8004700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046f2:	5ccb      	ldrb	r3, [r1, r3]
 80046f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40023800 	.word	0x40023800
 8004700:	0800a2ac 	.word	0x0800a2ac

08004704 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e041      	b.n	800479a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fd fda8 	bl	8002280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	4619      	mov	r1, r3
 8004742:	4610      	mov	r0, r2
 8004744:	f000 fc0c 	bl	8004f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b082      	sub	sp, #8
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e041      	b.n	8004838 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d106      	bne.n	80047ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f839 	bl	8004840 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2202      	movs	r2, #2
 80047d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	3304      	adds	r3, #4
 80047de:	4619      	mov	r1, r3
 80047e0:	4610      	mov	r0, r2
 80047e2:	f000 fbbd 	bl	8004f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2201      	movs	r2, #1
 80047ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2201      	movs	r2, #1
 8004832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d109      	bne.n	8004878 <HAL_TIM_PWM_Start+0x24>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	bf14      	ite	ne
 8004870:	2301      	movne	r3, #1
 8004872:	2300      	moveq	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	e022      	b.n	80048be <HAL_TIM_PWM_Start+0x6a>
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	2b04      	cmp	r3, #4
 800487c:	d109      	bne.n	8004892 <HAL_TIM_PWM_Start+0x3e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b01      	cmp	r3, #1
 8004888:	bf14      	ite	ne
 800488a:	2301      	movne	r3, #1
 800488c:	2300      	moveq	r3, #0
 800488e:	b2db      	uxtb	r3, r3
 8004890:	e015      	b.n	80048be <HAL_TIM_PWM_Start+0x6a>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b08      	cmp	r3, #8
 8004896:	d109      	bne.n	80048ac <HAL_TIM_PWM_Start+0x58>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	bf14      	ite	ne
 80048a4:	2301      	movne	r3, #1
 80048a6:	2300      	moveq	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	e008      	b.n	80048be <HAL_TIM_PWM_Start+0x6a>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e07c      	b.n	80049c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d104      	bne.n	80048d6 <HAL_TIM_PWM_Start+0x82>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048d4:	e013      	b.n	80048fe <HAL_TIM_PWM_Start+0xaa>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d104      	bne.n	80048e6 <HAL_TIM_PWM_Start+0x92>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048e4:	e00b      	b.n	80048fe <HAL_TIM_PWM_Start+0xaa>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d104      	bne.n	80048f6 <HAL_TIM_PWM_Start+0xa2>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048f4:	e003      	b.n	80048fe <HAL_TIM_PWM_Start+0xaa>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2202      	movs	r2, #2
 80048fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2201      	movs	r2, #1
 8004904:	6839      	ldr	r1, [r7, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fe14 	bl	8005534 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a2d      	ldr	r2, [pc, #180]	; (80049c8 <HAL_TIM_PWM_Start+0x174>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d004      	beq.n	8004920 <HAL_TIM_PWM_Start+0xcc>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a2c      	ldr	r2, [pc, #176]	; (80049cc <HAL_TIM_PWM_Start+0x178>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d101      	bne.n	8004924 <HAL_TIM_PWM_Start+0xd0>
 8004920:	2301      	movs	r3, #1
 8004922:	e000      	b.n	8004926 <HAL_TIM_PWM_Start+0xd2>
 8004924:	2300      	movs	r3, #0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d007      	beq.n	800493a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004938:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a22      	ldr	r2, [pc, #136]	; (80049c8 <HAL_TIM_PWM_Start+0x174>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d022      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d01d      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a1f      	ldr	r2, [pc, #124]	; (80049d0 <HAL_TIM_PWM_Start+0x17c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d018      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a1d      	ldr	r2, [pc, #116]	; (80049d4 <HAL_TIM_PWM_Start+0x180>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1c      	ldr	r2, [pc, #112]	; (80049d8 <HAL_TIM_PWM_Start+0x184>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00e      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a16      	ldr	r2, [pc, #88]	; (80049cc <HAL_TIM_PWM_Start+0x178>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d009      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a18      	ldr	r2, [pc, #96]	; (80049dc <HAL_TIM_PWM_Start+0x188>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d004      	beq.n	800498a <HAL_TIM_PWM_Start+0x136>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a16      	ldr	r2, [pc, #88]	; (80049e0 <HAL_TIM_PWM_Start+0x18c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d111      	bne.n	80049ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b06      	cmp	r3, #6
 800499a:	d010      	beq.n	80049be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f042 0201 	orr.w	r2, r2, #1
 80049aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ac:	e007      	b.n	80049be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f042 0201 	orr.w	r2, r2, #1
 80049bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40010000 	.word	0x40010000
 80049cc:	40010400 	.word	0x40010400
 80049d0:	40000400 	.word	0x40000400
 80049d4:	40000800 	.word	0x40000800
 80049d8:	40000c00 	.word	0x40000c00
 80049dc:	40014000 	.word	0x40014000
 80049e0:	40001800 	.word	0x40001800

080049e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d101      	bne.n	80049f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e097      	b.n	8004b28 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d106      	bne.n	8004a12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7fd fc95 	bl	800233c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2202      	movs	r2, #2
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a28:	f023 0307 	bic.w	r3, r3, #7
 8004a2c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3304      	adds	r3, #4
 8004a36:	4619      	mov	r1, r3
 8004a38:	4610      	mov	r0, r2
 8004a3a:	f000 fa91 	bl	8004f60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a66:	f023 0303 	bic.w	r3, r3, #3
 8004a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	4313      	orrs	r3, r2
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a84:	f023 030c 	bic.w	r3, r3, #12
 8004a88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	021b      	lsls	r3, r3, #8
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	011a      	lsls	r2, r3, #4
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	031b      	lsls	r3, r3, #12
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004aca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b40:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b48:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b50:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004b58:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d110      	bne.n	8004b82 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d102      	bne.n	8004b6c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b66:	7b7b      	ldrb	r3, [r7, #13]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d001      	beq.n	8004b70 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e069      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b80:	e031      	b.n	8004be6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d110      	bne.n	8004baa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d102      	bne.n	8004b94 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b8e:	7b3b      	ldrb	r3, [r7, #12]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d001      	beq.n	8004b98 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e055      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ba8:	e01d      	b.n	8004be6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d108      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bb0:	7bbb      	ldrb	r3, [r7, #14]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d105      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bb6:	7b7b      	ldrb	r3, [r7, #13]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d102      	bne.n	8004bc2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004bbc:	7b3b      	ldrb	r3, [r7, #12]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d001      	beq.n	8004bc6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e03e      	b.n	8004c44 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2202      	movs	r2, #2
 8004bda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2202      	movs	r2, #2
 8004be2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <HAL_TIM_Encoder_Start+0xc4>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d008      	beq.n	8004c04 <HAL_TIM_Encoder_Start+0xd4>
 8004bf2:	e00f      	b.n	8004c14 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fc99 	bl	8005534 <TIM_CCxChannelCmd>
      break;
 8004c02:	e016      	b.n	8004c32 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	2104      	movs	r1, #4
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 fc91 	bl	8005534 <TIM_CCxChannelCmd>
      break;
 8004c12:	e00e      	b.n	8004c32 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fc89 	bl	8005534 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2201      	movs	r2, #1
 8004c28:	2104      	movs	r1, #4
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f000 fc82 	bl	8005534 <TIM_CCxChannelCmd>
      break;
 8004c30:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f042 0201 	orr.w	r2, r2, #1
 8004c40:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d101      	bne.n	8004c6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c66:	2302      	movs	r3, #2
 8004c68:	e0ae      	b.n	8004dc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2b0c      	cmp	r3, #12
 8004c76:	f200 809f 	bhi.w	8004db8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c7a:	a201      	add	r2, pc, #4	; (adr r2, 8004c80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c80:	08004cb5 	.word	0x08004cb5
 8004c84:	08004db9 	.word	0x08004db9
 8004c88:	08004db9 	.word	0x08004db9
 8004c8c:	08004db9 	.word	0x08004db9
 8004c90:	08004cf5 	.word	0x08004cf5
 8004c94:	08004db9 	.word	0x08004db9
 8004c98:	08004db9 	.word	0x08004db9
 8004c9c:	08004db9 	.word	0x08004db9
 8004ca0:	08004d37 	.word	0x08004d37
 8004ca4:	08004db9 	.word	0x08004db9
 8004ca8:	08004db9 	.word	0x08004db9
 8004cac:	08004db9 	.word	0x08004db9
 8004cb0:	08004d77 	.word	0x08004d77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68b9      	ldr	r1, [r7, #8]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 f9f0 	bl	80050a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0208 	orr.w	r2, r2, #8
 8004cce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	699a      	ldr	r2, [r3, #24]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0204 	bic.w	r2, r2, #4
 8004cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6999      	ldr	r1, [r3, #24]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	691a      	ldr	r2, [r3, #16]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	619a      	str	r2, [r3, #24]
      break;
 8004cf2:	e064      	b.n	8004dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68b9      	ldr	r1, [r7, #8]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 fa40 	bl	8005180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699a      	ldr	r2, [r3, #24]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699a      	ldr	r2, [r3, #24]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6999      	ldr	r1, [r3, #24]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	021a      	lsls	r2, r3, #8
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	619a      	str	r2, [r3, #24]
      break;
 8004d34:	e043      	b.n	8004dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68b9      	ldr	r1, [r7, #8]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f000 fa95 	bl	800526c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	69da      	ldr	r2, [r3, #28]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0208 	orr.w	r2, r2, #8
 8004d50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	69da      	ldr	r2, [r3, #28]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0204 	bic.w	r2, r2, #4
 8004d60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69d9      	ldr	r1, [r3, #28]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	61da      	str	r2, [r3, #28]
      break;
 8004d74:	e023      	b.n	8004dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68b9      	ldr	r1, [r7, #8]
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fae9 	bl	8005354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69da      	ldr	r2, [r3, #28]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	69da      	ldr	r2, [r3, #28]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69d9      	ldr	r1, [r3, #28]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	021a      	lsls	r2, r3, #8
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	61da      	str	r2, [r3, #28]
      break;
 8004db6:	e002      	b.n	8004dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	75fb      	strb	r3, [r7, #23]
      break;
 8004dbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d101      	bne.n	8004dec <HAL_TIM_ConfigClockSource+0x1c>
 8004de8:	2302      	movs	r3, #2
 8004dea:	e0b4      	b.n	8004f56 <HAL_TIM_ConfigClockSource+0x186>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e24:	d03e      	beq.n	8004ea4 <HAL_TIM_ConfigClockSource+0xd4>
 8004e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e2a:	f200 8087 	bhi.w	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e32:	f000 8086 	beq.w	8004f42 <HAL_TIM_ConfigClockSource+0x172>
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3a:	d87f      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e3c:	2b70      	cmp	r3, #112	; 0x70
 8004e3e:	d01a      	beq.n	8004e76 <HAL_TIM_ConfigClockSource+0xa6>
 8004e40:	2b70      	cmp	r3, #112	; 0x70
 8004e42:	d87b      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b60      	cmp	r3, #96	; 0x60
 8004e46:	d050      	beq.n	8004eea <HAL_TIM_ConfigClockSource+0x11a>
 8004e48:	2b60      	cmp	r3, #96	; 0x60
 8004e4a:	d877      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e4c:	2b50      	cmp	r3, #80	; 0x50
 8004e4e:	d03c      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0xfa>
 8004e50:	2b50      	cmp	r3, #80	; 0x50
 8004e52:	d873      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b40      	cmp	r3, #64	; 0x40
 8004e56:	d058      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x13a>
 8004e58:	2b40      	cmp	r3, #64	; 0x40
 8004e5a:	d86f      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b30      	cmp	r3, #48	; 0x30
 8004e5e:	d064      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x15a>
 8004e60:	2b30      	cmp	r3, #48	; 0x30
 8004e62:	d86b      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b20      	cmp	r3, #32
 8004e66:	d060      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x15a>
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d867      	bhi.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d05c      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x15a>
 8004e70:	2b10      	cmp	r3, #16
 8004e72:	d05a      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x15a>
 8004e74:	e062      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	6899      	ldr	r1, [r3, #8]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	f000 fb35 	bl	80054f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	609a      	str	r2, [r3, #8]
      break;
 8004ea2:	e04f      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6818      	ldr	r0, [r3, #0]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	6899      	ldr	r1, [r3, #8]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f000 fb1e 	bl	80054f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689a      	ldr	r2, [r3, #8]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ec6:	609a      	str	r2, [r3, #8]
      break;
 8004ec8:	e03c      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6818      	ldr	r0, [r3, #0]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	6859      	ldr	r1, [r3, #4]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	f000 fa92 	bl	8005400 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2150      	movs	r1, #80	; 0x50
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 faeb 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 8004ee8:	e02c      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6859      	ldr	r1, [r3, #4]
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f000 fab1 	bl	800545e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2160      	movs	r1, #96	; 0x60
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fadb 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 8004f08:	e01c      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	6859      	ldr	r1, [r3, #4]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	461a      	mov	r2, r3
 8004f18:	f000 fa72 	bl	8005400 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2140      	movs	r1, #64	; 0x40
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 facb 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 8004f28:	e00c      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4619      	mov	r1, r3
 8004f34:	4610      	mov	r0, r2
 8004f36:	f000 fac2 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 8004f3a:	e003      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f40:	e000      	b.n	8004f44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
	...

08004f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a40      	ldr	r2, [pc, #256]	; (8005074 <TIM_Base_SetConfig+0x114>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d013      	beq.n	8004fa0 <TIM_Base_SetConfig+0x40>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f7e:	d00f      	beq.n	8004fa0 <TIM_Base_SetConfig+0x40>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a3d      	ldr	r2, [pc, #244]	; (8005078 <TIM_Base_SetConfig+0x118>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00b      	beq.n	8004fa0 <TIM_Base_SetConfig+0x40>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a3c      	ldr	r2, [pc, #240]	; (800507c <TIM_Base_SetConfig+0x11c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d007      	beq.n	8004fa0 <TIM_Base_SetConfig+0x40>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a3b      	ldr	r2, [pc, #236]	; (8005080 <TIM_Base_SetConfig+0x120>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d003      	beq.n	8004fa0 <TIM_Base_SetConfig+0x40>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a3a      	ldr	r2, [pc, #232]	; (8005084 <TIM_Base_SetConfig+0x124>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d108      	bne.n	8004fb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2f      	ldr	r2, [pc, #188]	; (8005074 <TIM_Base_SetConfig+0x114>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d02b      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fc0:	d027      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a2c      	ldr	r2, [pc, #176]	; (8005078 <TIM_Base_SetConfig+0x118>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d023      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a2b      	ldr	r2, [pc, #172]	; (800507c <TIM_Base_SetConfig+0x11c>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d01f      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a2a      	ldr	r2, [pc, #168]	; (8005080 <TIM_Base_SetConfig+0x120>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d01b      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a29      	ldr	r2, [pc, #164]	; (8005084 <TIM_Base_SetConfig+0x124>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d017      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a28      	ldr	r2, [pc, #160]	; (8005088 <TIM_Base_SetConfig+0x128>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d013      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a27      	ldr	r2, [pc, #156]	; (800508c <TIM_Base_SetConfig+0x12c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d00f      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a26      	ldr	r2, [pc, #152]	; (8005090 <TIM_Base_SetConfig+0x130>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00b      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a25      	ldr	r2, [pc, #148]	; (8005094 <TIM_Base_SetConfig+0x134>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d007      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a24      	ldr	r2, [pc, #144]	; (8005098 <TIM_Base_SetConfig+0x138>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d003      	beq.n	8005012 <TIM_Base_SetConfig+0xb2>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a23      	ldr	r2, [pc, #140]	; (800509c <TIM_Base_SetConfig+0x13c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d108      	bne.n	8005024 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005018:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a0a      	ldr	r2, [pc, #40]	; (8005074 <TIM_Base_SetConfig+0x114>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d003      	beq.n	8005058 <TIM_Base_SetConfig+0xf8>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a0c      	ldr	r2, [pc, #48]	; (8005084 <TIM_Base_SetConfig+0x124>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d103      	bne.n	8005060 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	691a      	ldr	r2, [r3, #16]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	615a      	str	r2, [r3, #20]
}
 8005066:	bf00      	nop
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	40010000 	.word	0x40010000
 8005078:	40000400 	.word	0x40000400
 800507c:	40000800 	.word	0x40000800
 8005080:	40000c00 	.word	0x40000c00
 8005084:	40010400 	.word	0x40010400
 8005088:	40014000 	.word	0x40014000
 800508c:	40014400 	.word	0x40014400
 8005090:	40014800 	.word	0x40014800
 8005094:	40001800 	.word	0x40001800
 8005098:	40001c00 	.word	0x40001c00
 800509c:	40002000 	.word	0x40002000

080050a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	f023 0201 	bic.w	r2, r3, #1
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f023 0303 	bic.w	r3, r3, #3
 80050d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f023 0302 	bic.w	r3, r3, #2
 80050e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a20      	ldr	r2, [pc, #128]	; (8005178 <TIM_OC1_SetConfig+0xd8>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d003      	beq.n	8005104 <TIM_OC1_SetConfig+0x64>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a1f      	ldr	r2, [pc, #124]	; (800517c <TIM_OC1_SetConfig+0xdc>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d10c      	bne.n	800511e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f023 0308 	bic.w	r3, r3, #8
 800510a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	f023 0304 	bic.w	r3, r3, #4
 800511c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a15      	ldr	r2, [pc, #84]	; (8005178 <TIM_OC1_SetConfig+0xd8>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_OC1_SetConfig+0x8e>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a14      	ldr	r2, [pc, #80]	; (800517c <TIM_OC1_SetConfig+0xdc>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d111      	bne.n	8005152 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800513c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	621a      	str	r2, [r3, #32]
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	40010000 	.word	0x40010000
 800517c:	40010400 	.word	0x40010400

08005180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	f023 0210 	bic.w	r2, r3, #16
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	021b      	lsls	r3, r3, #8
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f023 0320 	bic.w	r3, r3, #32
 80051ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a22      	ldr	r2, [pc, #136]	; (8005264 <TIM_OC2_SetConfig+0xe4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d003      	beq.n	80051e8 <TIM_OC2_SetConfig+0x68>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a21      	ldr	r2, [pc, #132]	; (8005268 <TIM_OC2_SetConfig+0xe8>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d10d      	bne.n	8005204 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005202:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a17      	ldr	r2, [pc, #92]	; (8005264 <TIM_OC2_SetConfig+0xe4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d003      	beq.n	8005214 <TIM_OC2_SetConfig+0x94>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a16      	ldr	r2, [pc, #88]	; (8005268 <TIM_OC2_SetConfig+0xe8>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d113      	bne.n	800523c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800521a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005222:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	4313      	orrs	r3, r2
 800522e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	4313      	orrs	r3, r2
 800523a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	bf00      	nop
 8005258:	371c      	adds	r7, #28
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	40010000 	.word	0x40010000
 8005268:	40010400 	.word	0x40010400

0800526c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0303 	bic.w	r3, r3, #3
 80052a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	021b      	lsls	r3, r3, #8
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	4313      	orrs	r3, r2
 80052c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a21      	ldr	r2, [pc, #132]	; (800534c <TIM_OC3_SetConfig+0xe0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d003      	beq.n	80052d2 <TIM_OC3_SetConfig+0x66>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a20      	ldr	r2, [pc, #128]	; (8005350 <TIM_OC3_SetConfig+0xe4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d10d      	bne.n	80052ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	021b      	lsls	r3, r3, #8
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a16      	ldr	r2, [pc, #88]	; (800534c <TIM_OC3_SetConfig+0xe0>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d003      	beq.n	80052fe <TIM_OC3_SetConfig+0x92>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a15      	ldr	r2, [pc, #84]	; (8005350 <TIM_OC3_SetConfig+0xe4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d113      	bne.n	8005326 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005304:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800530c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	011b      	lsls	r3, r3, #4
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4313      	orrs	r3, r2
 8005318:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	621a      	str	r2, [r3, #32]
}
 8005340:	bf00      	nop
 8005342:	371c      	adds	r7, #28
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	40010000 	.word	0x40010000
 8005350:	40010400 	.word	0x40010400

08005354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800538a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	021b      	lsls	r3, r3, #8
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	4313      	orrs	r3, r2
 8005396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800539e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	031b      	lsls	r3, r3, #12
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a12      	ldr	r2, [pc, #72]	; (80053f8 <TIM_OC4_SetConfig+0xa4>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d003      	beq.n	80053bc <TIM_OC4_SetConfig+0x68>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a11      	ldr	r2, [pc, #68]	; (80053fc <TIM_OC4_SetConfig+0xa8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d109      	bne.n	80053d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	019b      	lsls	r3, r3, #6
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	621a      	str	r2, [r3, #32]
}
 80053ea:	bf00      	nop
 80053ec:	371c      	adds	r7, #28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40010400 	.word	0x40010400

08005400 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	f023 0201 	bic.w	r2, r3, #1
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800542a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f023 030a 	bic.w	r3, r3, #10
 800543c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	4313      	orrs	r3, r2
 8005444:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	621a      	str	r2, [r3, #32]
}
 8005452:	bf00      	nop
 8005454:	371c      	adds	r7, #28
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800545e:	b480      	push	{r7}
 8005460:	b087      	sub	sp, #28
 8005462:	af00      	add	r7, sp, #0
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	f023 0210 	bic.w	r2, r3, #16
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005488:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	031b      	lsls	r3, r3, #12
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	4313      	orrs	r3, r2
 8005492:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800549a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	621a      	str	r2, [r3, #32]
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054be:	b480      	push	{r7}
 80054c0:	b085      	sub	sp, #20
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054d6:	683a      	ldr	r2, [r7, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	f043 0307 	orr.w	r3, r3, #7
 80054e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	609a      	str	r2, [r3, #8]
}
 80054e8:	bf00      	nop
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b087      	sub	sp, #28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
 8005500:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800550e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	021a      	lsls	r2, r3, #8
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	431a      	orrs	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4313      	orrs	r3, r2
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	609a      	str	r2, [r3, #8]
}
 8005528:	bf00      	nop
 800552a:	371c      	adds	r7, #28
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f003 031f 	and.w	r3, r3, #31
 8005546:	2201      	movs	r2, #1
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6a1a      	ldr	r2, [r3, #32]
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	43db      	mvns	r3, r3
 8005556:	401a      	ands	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a1a      	ldr	r2, [r3, #32]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f003 031f 	and.w	r3, r3, #31
 8005566:	6879      	ldr	r1, [r7, #4]
 8005568:	fa01 f303 	lsl.w	r3, r1, r3
 800556c:	431a      	orrs	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
}
 8005572:	bf00      	nop
 8005574:	371c      	adds	r7, #28
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
	...

08005580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005594:	2302      	movs	r3, #2
 8005596:	e05a      	b.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a21      	ldr	r2, [pc, #132]	; (800565c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d022      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e4:	d01d      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a1d      	ldr	r2, [pc, #116]	; (8005660 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d018      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a1b      	ldr	r2, [pc, #108]	; (8005664 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d013      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1a      	ldr	r2, [pc, #104]	; (8005668 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d00e      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a18      	ldr	r2, [pc, #96]	; (800566c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d009      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a17      	ldr	r2, [pc, #92]	; (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d004      	beq.n	8005622 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a15      	ldr	r2, [pc, #84]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d10c      	bne.n	800563c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005628:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	4313      	orrs	r3, r2
 8005632:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40001800 	.word	0x40001800

08005678 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005682:	2300      	movs	r3, #0
 8005684:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800568c:	2b01      	cmp	r3, #1
 800568e:	d101      	bne.n	8005694 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005690:	2302      	movs	r3, #2
 8005692:	e03d      	b.n	8005710 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	4313      	orrs	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e03f      	b.n	80057ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d106      	bne.n	8005748 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7fc fece 	bl	80024e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2224      	movs	r2, #36	; 0x24
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800575e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fcdf 	bl	8006124 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005774:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695a      	ldr	r2, [r3, #20]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005784:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68da      	ldr	r2, [r3, #12]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005794:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b084      	sub	sp, #16
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	60f8      	str	r0, [r7, #12]
 80057be:	60b9      	str	r1, [r7, #8]
 80057c0:	4613      	mov	r3, r2
 80057c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d11d      	bne.n	800580c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d002      	beq.n	80057dc <HAL_UART_Receive_IT+0x26>
 80057d6:	88fb      	ldrh	r3, [r7, #6]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e016      	b.n	800580e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d101      	bne.n	80057ee <HAL_UART_Receive_IT+0x38>
 80057ea:	2302      	movs	r3, #2
 80057ec:	e00f      	b.n	800580e <HAL_UART_Receive_IT+0x58>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057fc:	88fb      	ldrh	r3, [r7, #6]
 80057fe:	461a      	mov	r2, r3
 8005800:	68b9      	ldr	r1, [r7, #8]
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 fab6 	bl	8005d74 <UART_Start_Receive_IT>
 8005808:	4603      	mov	r3, r0
 800580a:	e000      	b.n	800580e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800580c:	2302      	movs	r3, #2
  }
}
 800580e:	4618      	mov	r0, r3
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b0ba      	sub	sp, #232	; 0xe8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800583e:	2300      	movs	r3, #0
 8005840:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005844:	2300      	movs	r3, #0
 8005846:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800584a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800584e:	f003 030f 	and.w	r3, r3, #15
 8005852:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005856:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10f      	bne.n	800587e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b00      	cmp	r3, #0
 8005868:	d009      	beq.n	800587e <HAL_UART_IRQHandler+0x66>
 800586a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fb99 	bl	8005fae <UART_Receive_IT>
      return;
 800587c:	e256      	b.n	8005d2c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800587e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 80de 	beq.w	8005a44 <HAL_UART_IRQHandler+0x22c>
 8005888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	d106      	bne.n	80058a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005898:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80d1 	beq.w	8005a44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00b      	beq.n	80058c6 <HAL_UART_IRQHandler+0xae>
 80058ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058be:	f043 0201 	orr.w	r2, r3, #1
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <HAL_UART_IRQHandler+0xd2>
 80058d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d005      	beq.n	80058ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	f043 0202 	orr.w	r2, r3, #2
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_UART_IRQHandler+0xf6>
 80058f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d005      	beq.n	800590e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	f043 0204 	orr.w	r2, r3, #4
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800590e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	d011      	beq.n	800593e <HAL_UART_IRQHandler+0x126>
 800591a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b00      	cmp	r3, #0
 8005924:	d105      	bne.n	8005932 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005926:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d005      	beq.n	800593e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	f043 0208 	orr.w	r2, r3, #8
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 81ed 	beq.w	8005d22 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d008      	beq.n	8005966 <HAL_UART_IRQHandler+0x14e>
 8005954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fb24 	bl	8005fae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005970:	2b40      	cmp	r3, #64	; 0x40
 8005972:	bf0c      	ite	eq
 8005974:	2301      	moveq	r3, #1
 8005976:	2300      	movne	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	2b00      	cmp	r3, #0
 8005988:	d103      	bne.n	8005992 <HAL_UART_IRQHandler+0x17a>
 800598a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800598e:	2b00      	cmp	r3, #0
 8005990:	d04f      	beq.n	8005a32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fa2c 	bl	8005df0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	d141      	bne.n	8005a2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3314      	adds	r3, #20
 80059ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80059bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80059c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	3314      	adds	r3, #20
 80059ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80059d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80059d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80059de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80059ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1d9      	bne.n	80059a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d013      	beq.n	8005a22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fe:	4a7d      	ldr	r2, [pc, #500]	; (8005bf4 <HAL_UART_IRQHandler+0x3dc>)
 8005a00:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fd f873 	bl	8002af2 <HAL_DMA_Abort_IT>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d016      	beq.n	8005a40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a1c:	4610      	mov	r0, r2
 8005a1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a20:	e00e      	b.n	8005a40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f990 	bl	8005d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a28:	e00a      	b.n	8005a40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f98c 	bl	8005d48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a30:	e006      	b.n	8005a40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f988 	bl	8005d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005a3e:	e170      	b.n	8005d22 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a40:	bf00      	nop
    return;
 8005a42:	e16e      	b.n	8005d22 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	f040 814a 	bne.w	8005ce2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 8143 	beq.w	8005ce2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 813c 	beq.w	8005ce2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	60bb      	str	r3, [r7, #8]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	60bb      	str	r3, [r7, #8]
 8005a7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a8a:	2b40      	cmp	r3, #64	; 0x40
 8005a8c:	f040 80b4 	bne.w	8005bf8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 8140 	beq.w	8005d26 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005aaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	f080 8139 	bcs.w	8005d26 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005aba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ac6:	f000 8088 	beq.w	8005bda <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	330c      	adds	r3, #12
 8005ad0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005ae0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ae4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ae8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005af6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005afa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005b02:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005b06:	e841 2300 	strex	r3, r2, [r1]
 8005b0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005b0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1d9      	bne.n	8005aca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3314      	adds	r3, #20
 8005b1c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b20:	e853 3f00 	ldrex	r3, [r3]
 8005b24:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005b26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	3314      	adds	r3, #20
 8005b36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005b3a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005b3e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b40:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005b42:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005b46:	e841 2300 	strex	r3, r2, [r1]
 8005b4a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005b4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1e1      	bne.n	8005b16 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3314      	adds	r3, #20
 8005b58:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b5c:	e853 3f00 	ldrex	r3, [r3]
 8005b60:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3314      	adds	r3, #20
 8005b72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005b76:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b78:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b7c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b7e:	e841 2300 	strex	r3, r2, [r1]
 8005b82:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1e3      	bne.n	8005b52 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ba2:	e853 3f00 	ldrex	r3, [r3]
 8005ba6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005baa:	f023 0310 	bic.w	r3, r3, #16
 8005bae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	330c      	adds	r3, #12
 8005bb8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005bbc:	65ba      	str	r2, [r7, #88]	; 0x58
 8005bbe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005bc2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005bc4:	e841 2300 	strex	r3, r2, [r1]
 8005bc8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005bca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1e3      	bne.n	8005b98 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7fc ff1c 	bl	8002a12 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	4619      	mov	r1, r3
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f8b6 	bl	8005d5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005bf0:	e099      	b.n	8005d26 <HAL_UART_IRQHandler+0x50e>
 8005bf2:	bf00      	nop
 8005bf4:	08005eb7 	.word	0x08005eb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 808b 	beq.w	8005d2a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005c14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 8086 	beq.w	8005d2a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	330c      	adds	r3, #12
 8005c24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	330c      	adds	r3, #12
 8005c3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005c42:	647a      	str	r2, [r7, #68]	; 0x44
 8005c44:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005c48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e3      	bne.n	8005c1e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3314      	adds	r3, #20
 8005c5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	623b      	str	r3, [r7, #32]
   return(result);
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	f023 0301 	bic.w	r3, r3, #1
 8005c6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3314      	adds	r3, #20
 8005c76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c7a:	633a      	str	r2, [r7, #48]	; 0x30
 8005c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c82:	e841 2300 	strex	r3, r2, [r1]
 8005c86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1e3      	bne.n	8005c56 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2220      	movs	r2, #32
 8005c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	330c      	adds	r3, #12
 8005ca2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0310 	bic.w	r3, r3, #16
 8005cb2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	330c      	adds	r3, #12
 8005cbc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005cc0:	61fa      	str	r2, [r7, #28]
 8005cc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc4:	69b9      	ldr	r1, [r7, #24]
 8005cc6:	69fa      	ldr	r2, [r7, #28]
 8005cc8:	e841 2300 	strex	r3, r2, [r1]
 8005ccc:	617b      	str	r3, [r7, #20]
   return(result);
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e3      	bne.n	8005c9c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005cd8:	4619      	mov	r1, r3
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f83e 	bl	8005d5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ce0:	e023      	b.n	8005d2a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d009      	beq.n	8005d02 <HAL_UART_IRQHandler+0x4ea>
 8005cee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f8ef 	bl	8005ede <UART_Transmit_IT>
    return;
 8005d00:	e014      	b.n	8005d2c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00e      	beq.n	8005d2c <HAL_UART_IRQHandler+0x514>
 8005d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f92f 	bl	8005f7e <UART_EndTransmit_IT>
    return;
 8005d20:	e004      	b.n	8005d2c <HAL_UART_IRQHandler+0x514>
    return;
 8005d22:	bf00      	nop
 8005d24:	e002      	b.n	8005d2c <HAL_UART_IRQHandler+0x514>
      return;
 8005d26:	bf00      	nop
 8005d28:	e000      	b.n	8005d2c <HAL_UART_IRQHandler+0x514>
      return;
 8005d2a:	bf00      	nop
  }
}
 8005d2c:	37e8      	adds	r7, #232	; 0xe8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop

08005d34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	460b      	mov	r3, r1
 8005d66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	88fa      	ldrh	r2, [r7, #6]
 8005d8c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	88fa      	ldrh	r2, [r7, #6]
 8005d92:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2222      	movs	r2, #34	; 0x22
 8005d9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d007      	beq.n	8005dc2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dc0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695a      	ldr	r2, [r3, #20]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0201 	orr.w	r2, r2, #1
 8005dd0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68da      	ldr	r2, [r3, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 0220 	orr.w	r2, r2, #32
 8005de0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3714      	adds	r7, #20
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b095      	sub	sp, #84	; 0x54
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	330c      	adds	r3, #12
 8005dfe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e02:	e853 3f00 	ldrex	r3, [r3]
 8005e06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	330c      	adds	r3, #12
 8005e16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e18:	643a      	str	r2, [r7, #64]	; 0x40
 8005e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e20:	e841 2300 	strex	r3, r2, [r1]
 8005e24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1e5      	bne.n	8005df8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	3314      	adds	r3, #20
 8005e32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e34:	6a3b      	ldr	r3, [r7, #32]
 8005e36:	e853 3f00 	ldrex	r3, [r3]
 8005e3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	f023 0301 	bic.w	r3, r3, #1
 8005e42:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3314      	adds	r3, #20
 8005e4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e54:	e841 2300 	strex	r3, r2, [r1]
 8005e58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1e5      	bne.n	8005e2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d119      	bne.n	8005e9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	330c      	adds	r3, #12
 8005e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	e853 3f00 	ldrex	r3, [r3]
 8005e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f023 0310 	bic.w	r3, r3, #16
 8005e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	330c      	adds	r3, #12
 8005e86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e88:	61ba      	str	r2, [r7, #24]
 8005e8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8c:	6979      	ldr	r1, [r7, #20]
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	e841 2300 	strex	r3, r2, [r1]
 8005e94:	613b      	str	r3, [r7, #16]
   return(result);
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1e5      	bne.n	8005e68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005eaa:	bf00      	nop
 8005eac:	3754      	adds	r7, #84	; 0x54
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f7ff ff39 	bl	8005d48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ed6:	bf00      	nop
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b085      	sub	sp, #20
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b21      	cmp	r3, #33	; 0x21
 8005ef0:	d13e      	bne.n	8005f70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005efa:	d114      	bne.n	8005f26 <UART_Transmit_IT+0x48>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d110      	bne.n	8005f26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	881b      	ldrh	r3, [r3, #0]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	1c9a      	adds	r2, r3, #2
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	621a      	str	r2, [r3, #32]
 8005f24:	e008      	b.n	8005f38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	1c59      	adds	r1, r3, #1
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6211      	str	r1, [r2, #32]
 8005f30:	781a      	ldrb	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	4619      	mov	r1, r3
 8005f46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10f      	bne.n	8005f6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68da      	ldr	r2, [r3, #12]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	e000      	b.n	8005f72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f70:	2302      	movs	r3, #2
  }
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr

08005f7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b082      	sub	sp, #8
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7ff fec8 	bl	8005d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b08c      	sub	sp, #48	; 0x30
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b22      	cmp	r3, #34	; 0x22
 8005fc0:	f040 80ab 	bne.w	800611a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fcc:	d117      	bne.n	8005ffe <UART_Receive_IT+0x50>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d113      	bne.n	8005ffe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fde:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	629a      	str	r2, [r3, #40]	; 0x28
 8005ffc:	e026      	b.n	800604c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006002:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006004:	2300      	movs	r3, #0
 8006006:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006010:	d007      	beq.n	8006022 <UART_Receive_IT+0x74>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10a      	bne.n	8006030 <UART_Receive_IT+0x82>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	b2da      	uxtb	r2, r3
 800602a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602c:	701a      	strb	r2, [r3, #0]
 800602e:	e008      	b.n	8006042 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	b2db      	uxtb	r3, r3
 8006038:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800603c:	b2da      	uxtb	r2, r3
 800603e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006040:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006050:	b29b      	uxth	r3, r3
 8006052:	3b01      	subs	r3, #1
 8006054:	b29b      	uxth	r3, r3
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	4619      	mov	r1, r3
 800605a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800605c:	2b00      	cmp	r3, #0
 800605e:	d15a      	bne.n	8006116 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0220 	bic.w	r2, r2, #32
 800606e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800607e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695a      	ldr	r2, [r3, #20]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 0201 	bic.w	r2, r2, #1
 800608e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2220      	movs	r2, #32
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609c:	2b01      	cmp	r3, #1
 800609e:	d135      	bne.n	800610c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	330c      	adds	r3, #12
 80060ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	613b      	str	r3, [r7, #16]
   return(result);
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f023 0310 	bic.w	r3, r3, #16
 80060bc:	627b      	str	r3, [r7, #36]	; 0x24
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	330c      	adds	r3, #12
 80060c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060c6:	623a      	str	r2, [r7, #32]
 80060c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ca:	69f9      	ldr	r1, [r7, #28]
 80060cc:	6a3a      	ldr	r2, [r7, #32]
 80060ce:	e841 2300 	strex	r3, r2, [r1]
 80060d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e5      	bne.n	80060a6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0310 	and.w	r3, r3, #16
 80060e4:	2b10      	cmp	r3, #16
 80060e6:	d10a      	bne.n	80060fe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060e8:	2300      	movs	r3, #0
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006102:	4619      	mov	r1, r3
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f7ff fe29 	bl	8005d5c <HAL_UARTEx_RxEventCallback>
 800610a:	e002      	b.n	8006112 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7fb fa49 	bl	80015a4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	e002      	b.n	800611c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e000      	b.n	800611c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800611a:	2302      	movs	r3, #2
  }
}
 800611c:	4618      	mov	r0, r3
 800611e:	3730      	adds	r7, #48	; 0x30
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006128:	b0c0      	sub	sp, #256	; 0x100
 800612a:	af00      	add	r7, sp, #0
 800612c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800613c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006140:	68d9      	ldr	r1, [r3, #12]
 8006142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	ea40 0301 	orr.w	r3, r0, r1
 800614c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800614e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	431a      	orrs	r2, r3
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	431a      	orrs	r2, r3
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006168:	69db      	ldr	r3, [r3, #28]
 800616a:	4313      	orrs	r3, r2
 800616c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800617c:	f021 010c 	bic.w	r1, r1, #12
 8006180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800618a:	430b      	orrs	r3, r1
 800618c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800619a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800619e:	6999      	ldr	r1, [r3, #24]
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	ea40 0301 	orr.w	r3, r0, r1
 80061aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b8f      	ldr	r3, [pc, #572]	; (80063f0 <UART_SetConfig+0x2cc>)
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d005      	beq.n	80061c4 <UART_SetConfig+0xa0>
 80061b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	4b8d      	ldr	r3, [pc, #564]	; (80063f4 <UART_SetConfig+0x2d0>)
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d104      	bne.n	80061ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061c4:	f7fe fa8a 	bl	80046dc <HAL_RCC_GetPCLK2Freq>
 80061c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80061cc:	e003      	b.n	80061d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061ce:	f7fe fa71 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 80061d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061e0:	f040 810c 	bne.w	80063fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061e8:	2200      	movs	r2, #0
 80061ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80061ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80061f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80061f6:	4622      	mov	r2, r4
 80061f8:	462b      	mov	r3, r5
 80061fa:	1891      	adds	r1, r2, r2
 80061fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80061fe:	415b      	adcs	r3, r3
 8006200:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006202:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006206:	4621      	mov	r1, r4
 8006208:	eb12 0801 	adds.w	r8, r2, r1
 800620c:	4629      	mov	r1, r5
 800620e:	eb43 0901 	adc.w	r9, r3, r1
 8006212:	f04f 0200 	mov.w	r2, #0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800621e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006222:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006226:	4690      	mov	r8, r2
 8006228:	4699      	mov	r9, r3
 800622a:	4623      	mov	r3, r4
 800622c:	eb18 0303 	adds.w	r3, r8, r3
 8006230:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006234:	462b      	mov	r3, r5
 8006236:	eb49 0303 	adc.w	r3, r9, r3
 800623a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800623e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800624a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800624e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006252:	460b      	mov	r3, r1
 8006254:	18db      	adds	r3, r3, r3
 8006256:	653b      	str	r3, [r7, #80]	; 0x50
 8006258:	4613      	mov	r3, r2
 800625a:	eb42 0303 	adc.w	r3, r2, r3
 800625e:	657b      	str	r3, [r7, #84]	; 0x54
 8006260:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006264:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006268:	f7fa fca0 	bl	8000bac <__aeabi_uldivmod>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4b61      	ldr	r3, [pc, #388]	; (80063f8 <UART_SetConfig+0x2d4>)
 8006272:	fba3 2302 	umull	r2, r3, r3, r2
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	011c      	lsls	r4, r3, #4
 800627a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800627e:	2200      	movs	r2, #0
 8006280:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006284:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006288:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800628c:	4642      	mov	r2, r8
 800628e:	464b      	mov	r3, r9
 8006290:	1891      	adds	r1, r2, r2
 8006292:	64b9      	str	r1, [r7, #72]	; 0x48
 8006294:	415b      	adcs	r3, r3
 8006296:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006298:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800629c:	4641      	mov	r1, r8
 800629e:	eb12 0a01 	adds.w	sl, r2, r1
 80062a2:	4649      	mov	r1, r9
 80062a4:	eb43 0b01 	adc.w	fp, r3, r1
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062bc:	4692      	mov	sl, r2
 80062be:	469b      	mov	fp, r3
 80062c0:	4643      	mov	r3, r8
 80062c2:	eb1a 0303 	adds.w	r3, sl, r3
 80062c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062ca:	464b      	mov	r3, r9
 80062cc:	eb4b 0303 	adc.w	r3, fp, r3
 80062d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80062d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80062e0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80062e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80062e8:	460b      	mov	r3, r1
 80062ea:	18db      	adds	r3, r3, r3
 80062ec:	643b      	str	r3, [r7, #64]	; 0x40
 80062ee:	4613      	mov	r3, r2
 80062f0:	eb42 0303 	adc.w	r3, r2, r3
 80062f4:	647b      	str	r3, [r7, #68]	; 0x44
 80062f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80062fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80062fe:	f7fa fc55 	bl	8000bac <__aeabi_uldivmod>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	4611      	mov	r1, r2
 8006308:	4b3b      	ldr	r3, [pc, #236]	; (80063f8 <UART_SetConfig+0x2d4>)
 800630a:	fba3 2301 	umull	r2, r3, r3, r1
 800630e:	095b      	lsrs	r3, r3, #5
 8006310:	2264      	movs	r2, #100	; 0x64
 8006312:	fb02 f303 	mul.w	r3, r2, r3
 8006316:	1acb      	subs	r3, r1, r3
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800631e:	4b36      	ldr	r3, [pc, #216]	; (80063f8 <UART_SetConfig+0x2d4>)
 8006320:	fba3 2302 	umull	r2, r3, r3, r2
 8006324:	095b      	lsrs	r3, r3, #5
 8006326:	005b      	lsls	r3, r3, #1
 8006328:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800632c:	441c      	add	r4, r3
 800632e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006332:	2200      	movs	r2, #0
 8006334:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006338:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800633c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006340:	4642      	mov	r2, r8
 8006342:	464b      	mov	r3, r9
 8006344:	1891      	adds	r1, r2, r2
 8006346:	63b9      	str	r1, [r7, #56]	; 0x38
 8006348:	415b      	adcs	r3, r3
 800634a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800634c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006350:	4641      	mov	r1, r8
 8006352:	1851      	adds	r1, r2, r1
 8006354:	6339      	str	r1, [r7, #48]	; 0x30
 8006356:	4649      	mov	r1, r9
 8006358:	414b      	adcs	r3, r1
 800635a:	637b      	str	r3, [r7, #52]	; 0x34
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	f04f 0300 	mov.w	r3, #0
 8006364:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006368:	4659      	mov	r1, fp
 800636a:	00cb      	lsls	r3, r1, #3
 800636c:	4651      	mov	r1, sl
 800636e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006372:	4651      	mov	r1, sl
 8006374:	00ca      	lsls	r2, r1, #3
 8006376:	4610      	mov	r0, r2
 8006378:	4619      	mov	r1, r3
 800637a:	4603      	mov	r3, r0
 800637c:	4642      	mov	r2, r8
 800637e:	189b      	adds	r3, r3, r2
 8006380:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006384:	464b      	mov	r3, r9
 8006386:	460a      	mov	r2, r1
 8006388:	eb42 0303 	adc.w	r3, r2, r3
 800638c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800639c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80063a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80063a4:	460b      	mov	r3, r1
 80063a6:	18db      	adds	r3, r3, r3
 80063a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80063aa:	4613      	mov	r3, r2
 80063ac:	eb42 0303 	adc.w	r3, r2, r3
 80063b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80063b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80063ba:	f7fa fbf7 	bl	8000bac <__aeabi_uldivmod>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4b0d      	ldr	r3, [pc, #52]	; (80063f8 <UART_SetConfig+0x2d4>)
 80063c4:	fba3 1302 	umull	r1, r3, r3, r2
 80063c8:	095b      	lsrs	r3, r3, #5
 80063ca:	2164      	movs	r1, #100	; 0x64
 80063cc:	fb01 f303 	mul.w	r3, r1, r3
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	3332      	adds	r3, #50	; 0x32
 80063d6:	4a08      	ldr	r2, [pc, #32]	; (80063f8 <UART_SetConfig+0x2d4>)
 80063d8:	fba2 2303 	umull	r2, r3, r2, r3
 80063dc:	095b      	lsrs	r3, r3, #5
 80063de:	f003 0207 	and.w	r2, r3, #7
 80063e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4422      	add	r2, r4
 80063ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063ec:	e105      	b.n	80065fa <UART_SetConfig+0x4d6>
 80063ee:	bf00      	nop
 80063f0:	40011000 	.word	0x40011000
 80063f4:	40011400 	.word	0x40011400
 80063f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006400:	2200      	movs	r2, #0
 8006402:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006406:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800640a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800640e:	4642      	mov	r2, r8
 8006410:	464b      	mov	r3, r9
 8006412:	1891      	adds	r1, r2, r2
 8006414:	6239      	str	r1, [r7, #32]
 8006416:	415b      	adcs	r3, r3
 8006418:	627b      	str	r3, [r7, #36]	; 0x24
 800641a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800641e:	4641      	mov	r1, r8
 8006420:	1854      	adds	r4, r2, r1
 8006422:	4649      	mov	r1, r9
 8006424:	eb43 0501 	adc.w	r5, r3, r1
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	00eb      	lsls	r3, r5, #3
 8006432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006436:	00e2      	lsls	r2, r4, #3
 8006438:	4614      	mov	r4, r2
 800643a:	461d      	mov	r5, r3
 800643c:	4643      	mov	r3, r8
 800643e:	18e3      	adds	r3, r4, r3
 8006440:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006444:	464b      	mov	r3, r9
 8006446:	eb45 0303 	adc.w	r3, r5, r3
 800644a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800645a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800645e:	f04f 0200 	mov.w	r2, #0
 8006462:	f04f 0300 	mov.w	r3, #0
 8006466:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800646a:	4629      	mov	r1, r5
 800646c:	008b      	lsls	r3, r1, #2
 800646e:	4621      	mov	r1, r4
 8006470:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006474:	4621      	mov	r1, r4
 8006476:	008a      	lsls	r2, r1, #2
 8006478:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800647c:	f7fa fb96 	bl	8000bac <__aeabi_uldivmod>
 8006480:	4602      	mov	r2, r0
 8006482:	460b      	mov	r3, r1
 8006484:	4b60      	ldr	r3, [pc, #384]	; (8006608 <UART_SetConfig+0x4e4>)
 8006486:	fba3 2302 	umull	r2, r3, r3, r2
 800648a:	095b      	lsrs	r3, r3, #5
 800648c:	011c      	lsls	r4, r3, #4
 800648e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006492:	2200      	movs	r2, #0
 8006494:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006498:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800649c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80064a0:	4642      	mov	r2, r8
 80064a2:	464b      	mov	r3, r9
 80064a4:	1891      	adds	r1, r2, r2
 80064a6:	61b9      	str	r1, [r7, #24]
 80064a8:	415b      	adcs	r3, r3
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064b0:	4641      	mov	r1, r8
 80064b2:	1851      	adds	r1, r2, r1
 80064b4:	6139      	str	r1, [r7, #16]
 80064b6:	4649      	mov	r1, r9
 80064b8:	414b      	adcs	r3, r1
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064c8:	4659      	mov	r1, fp
 80064ca:	00cb      	lsls	r3, r1, #3
 80064cc:	4651      	mov	r1, sl
 80064ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064d2:	4651      	mov	r1, sl
 80064d4:	00ca      	lsls	r2, r1, #3
 80064d6:	4610      	mov	r0, r2
 80064d8:	4619      	mov	r1, r3
 80064da:	4603      	mov	r3, r0
 80064dc:	4642      	mov	r2, r8
 80064de:	189b      	adds	r3, r3, r2
 80064e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80064e4:	464b      	mov	r3, r9
 80064e6:	460a      	mov	r2, r1
 80064e8:	eb42 0303 	adc.w	r3, r2, r3
 80064ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80064fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80064fc:	f04f 0200 	mov.w	r2, #0
 8006500:	f04f 0300 	mov.w	r3, #0
 8006504:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006508:	4649      	mov	r1, r9
 800650a:	008b      	lsls	r3, r1, #2
 800650c:	4641      	mov	r1, r8
 800650e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006512:	4641      	mov	r1, r8
 8006514:	008a      	lsls	r2, r1, #2
 8006516:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800651a:	f7fa fb47 	bl	8000bac <__aeabi_uldivmod>
 800651e:	4602      	mov	r2, r0
 8006520:	460b      	mov	r3, r1
 8006522:	4b39      	ldr	r3, [pc, #228]	; (8006608 <UART_SetConfig+0x4e4>)
 8006524:	fba3 1302 	umull	r1, r3, r3, r2
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	2164      	movs	r1, #100	; 0x64
 800652c:	fb01 f303 	mul.w	r3, r1, r3
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	3332      	adds	r3, #50	; 0x32
 8006536:	4a34      	ldr	r2, [pc, #208]	; (8006608 <UART_SetConfig+0x4e4>)
 8006538:	fba2 2303 	umull	r2, r3, r2, r3
 800653c:	095b      	lsrs	r3, r3, #5
 800653e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006542:	441c      	add	r4, r3
 8006544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006548:	2200      	movs	r2, #0
 800654a:	673b      	str	r3, [r7, #112]	; 0x70
 800654c:	677a      	str	r2, [r7, #116]	; 0x74
 800654e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006552:	4642      	mov	r2, r8
 8006554:	464b      	mov	r3, r9
 8006556:	1891      	adds	r1, r2, r2
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	415b      	adcs	r3, r3
 800655c:	60fb      	str	r3, [r7, #12]
 800655e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006562:	4641      	mov	r1, r8
 8006564:	1851      	adds	r1, r2, r1
 8006566:	6039      	str	r1, [r7, #0]
 8006568:	4649      	mov	r1, r9
 800656a:	414b      	adcs	r3, r1
 800656c:	607b      	str	r3, [r7, #4]
 800656e:	f04f 0200 	mov.w	r2, #0
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800657a:	4659      	mov	r1, fp
 800657c:	00cb      	lsls	r3, r1, #3
 800657e:	4651      	mov	r1, sl
 8006580:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006584:	4651      	mov	r1, sl
 8006586:	00ca      	lsls	r2, r1, #3
 8006588:	4610      	mov	r0, r2
 800658a:	4619      	mov	r1, r3
 800658c:	4603      	mov	r3, r0
 800658e:	4642      	mov	r2, r8
 8006590:	189b      	adds	r3, r3, r2
 8006592:	66bb      	str	r3, [r7, #104]	; 0x68
 8006594:	464b      	mov	r3, r9
 8006596:	460a      	mov	r2, r1
 8006598:	eb42 0303 	adc.w	r3, r2, r3
 800659c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800659e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	663b      	str	r3, [r7, #96]	; 0x60
 80065a8:	667a      	str	r2, [r7, #100]	; 0x64
 80065aa:	f04f 0200 	mov.w	r2, #0
 80065ae:	f04f 0300 	mov.w	r3, #0
 80065b2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80065b6:	4649      	mov	r1, r9
 80065b8:	008b      	lsls	r3, r1, #2
 80065ba:	4641      	mov	r1, r8
 80065bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065c0:	4641      	mov	r1, r8
 80065c2:	008a      	lsls	r2, r1, #2
 80065c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80065c8:	f7fa faf0 	bl	8000bac <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4b0d      	ldr	r3, [pc, #52]	; (8006608 <UART_SetConfig+0x4e4>)
 80065d2:	fba3 1302 	umull	r1, r3, r3, r2
 80065d6:	095b      	lsrs	r3, r3, #5
 80065d8:	2164      	movs	r1, #100	; 0x64
 80065da:	fb01 f303 	mul.w	r3, r1, r3
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	011b      	lsls	r3, r3, #4
 80065e2:	3332      	adds	r3, #50	; 0x32
 80065e4:	4a08      	ldr	r2, [pc, #32]	; (8006608 <UART_SetConfig+0x4e4>)
 80065e6:	fba2 2303 	umull	r2, r3, r2, r3
 80065ea:	095b      	lsrs	r3, r3, #5
 80065ec:	f003 020f 	and.w	r2, r3, #15
 80065f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4422      	add	r2, r4
 80065f8:	609a      	str	r2, [r3, #8]
}
 80065fa:	bf00      	nop
 80065fc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006600:	46bd      	mov	sp, r7
 8006602:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006606:	bf00      	nop
 8006608:	51eb851f 	.word	0x51eb851f

0800660c <__NVIC_SetPriority>:
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	4603      	mov	r3, r0
 8006614:	6039      	str	r1, [r7, #0]
 8006616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800661c:	2b00      	cmp	r3, #0
 800661e:	db0a      	blt.n	8006636 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	b2da      	uxtb	r2, r3
 8006624:	490c      	ldr	r1, [pc, #48]	; (8006658 <__NVIC_SetPriority+0x4c>)
 8006626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800662a:	0112      	lsls	r2, r2, #4
 800662c:	b2d2      	uxtb	r2, r2
 800662e:	440b      	add	r3, r1
 8006630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006634:	e00a      	b.n	800664c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4908      	ldr	r1, [pc, #32]	; (800665c <__NVIC_SetPriority+0x50>)
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	3b04      	subs	r3, #4
 8006644:	0112      	lsls	r2, r2, #4
 8006646:	b2d2      	uxtb	r2, r2
 8006648:	440b      	add	r3, r1
 800664a:	761a      	strb	r2, [r3, #24]
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr
 8006658:	e000e100 	.word	0xe000e100
 800665c:	e000ed00 	.word	0xe000ed00

08006660 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006660:	b580      	push	{r7, lr}
 8006662:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006664:	2100      	movs	r1, #0
 8006666:	f06f 0004 	mvn.w	r0, #4
 800666a:	f7ff ffcf 	bl	800660c <__NVIC_SetPriority>
#endif
}
 800666e:	bf00      	nop
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800667a:	f3ef 8305 	mrs	r3, IPSR
 800667e:	603b      	str	r3, [r7, #0]
  return(result);
 8006680:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006686:	f06f 0305 	mvn.w	r3, #5
 800668a:	607b      	str	r3, [r7, #4]
 800668c:	e00c      	b.n	80066a8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800668e:	4b0a      	ldr	r3, [pc, #40]	; (80066b8 <osKernelInitialize+0x44>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d105      	bne.n	80066a2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006696:	4b08      	ldr	r3, [pc, #32]	; (80066b8 <osKernelInitialize+0x44>)
 8006698:	2201      	movs	r2, #1
 800669a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800669c:	2300      	movs	r3, #0
 800669e:	607b      	str	r3, [r7, #4]
 80066a0:	e002      	b.n	80066a8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80066a2:	f04f 33ff 	mov.w	r3, #4294967295
 80066a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80066a8:	687b      	ldr	r3, [r7, #4]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	370c      	adds	r7, #12
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	200002bc 	.word	0x200002bc

080066bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066c2:	f3ef 8305 	mrs	r3, IPSR
 80066c6:	603b      	str	r3, [r7, #0]
  return(result);
 80066c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80066ce:	f06f 0305 	mvn.w	r3, #5
 80066d2:	607b      	str	r3, [r7, #4]
 80066d4:	e010      	b.n	80066f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80066d6:	4b0b      	ldr	r3, [pc, #44]	; (8006704 <osKernelStart+0x48>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d109      	bne.n	80066f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80066de:	f7ff ffbf 	bl	8006660 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80066e2:	4b08      	ldr	r3, [pc, #32]	; (8006704 <osKernelStart+0x48>)
 80066e4:	2202      	movs	r2, #2
 80066e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80066e8:	f001 fd46 	bl	8008178 <vTaskStartScheduler>
      stat = osOK;
 80066ec:	2300      	movs	r3, #0
 80066ee:	607b      	str	r3, [r7, #4]
 80066f0:	e002      	b.n	80066f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80066f2:	f04f 33ff 	mov.w	r3, #4294967295
 80066f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80066f8:	687b      	ldr	r3, [r7, #4]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	200002bc 	.word	0x200002bc

08006708 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006708:	b580      	push	{r7, lr}
 800670a:	b08e      	sub	sp, #56	; 0x38
 800670c:	af04      	add	r7, sp, #16
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006714:	2300      	movs	r3, #0
 8006716:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006718:	f3ef 8305 	mrs	r3, IPSR
 800671c:	617b      	str	r3, [r7, #20]
  return(result);
 800671e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006720:	2b00      	cmp	r3, #0
 8006722:	d17e      	bne.n	8006822 <osThreadNew+0x11a>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d07b      	beq.n	8006822 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800672a:	2380      	movs	r3, #128	; 0x80
 800672c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800672e:	2318      	movs	r3, #24
 8006730:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006732:	2300      	movs	r3, #0
 8006734:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006736:	f04f 33ff 	mov.w	r3, #4294967295
 800673a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d045      	beq.n	80067ce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <osThreadNew+0x48>
        name = attr->name;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d002      	beq.n	800675e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d008      	beq.n	8006776 <osThreadNew+0x6e>
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	2b38      	cmp	r3, #56	; 0x38
 8006768:	d805      	bhi.n	8006776 <osThreadNew+0x6e>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <osThreadNew+0x72>
        return (NULL);
 8006776:	2300      	movs	r3, #0
 8006778:	e054      	b.n	8006824 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	089b      	lsrs	r3, r3, #2
 8006788:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00e      	beq.n	80067b0 <osThreadNew+0xa8>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	2b5b      	cmp	r3, #91	; 0x5b
 8006798:	d90a      	bls.n	80067b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d006      	beq.n	80067b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d002      	beq.n	80067b0 <osThreadNew+0xa8>
        mem = 1;
 80067aa:	2301      	movs	r3, #1
 80067ac:	61bb      	str	r3, [r7, #24]
 80067ae:	e010      	b.n	80067d2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10c      	bne.n	80067d2 <osThreadNew+0xca>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d108      	bne.n	80067d2 <osThreadNew+0xca>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d104      	bne.n	80067d2 <osThreadNew+0xca>
          mem = 0;
 80067c8:	2300      	movs	r3, #0
 80067ca:	61bb      	str	r3, [r7, #24]
 80067cc:	e001      	b.n	80067d2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d110      	bne.n	80067fa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80067e0:	9202      	str	r2, [sp, #8]
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	6a3a      	ldr	r2, [r7, #32]
 80067ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f001 fa6e 	bl	8007cd0 <xTaskCreateStatic>
 80067f4:	4603      	mov	r3, r0
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	e013      	b.n	8006822 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d110      	bne.n	8006822 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	b29a      	uxth	r2, r3
 8006804:	f107 0310 	add.w	r3, r7, #16
 8006808:	9301      	str	r3, [sp, #4]
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	f001 fab9 	bl	8007d8a <xTaskCreate>
 8006818:	4603      	mov	r3, r0
 800681a:	2b01      	cmp	r3, #1
 800681c:	d001      	beq.n	8006822 <osThreadNew+0x11a>
            hTask = NULL;
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006822:	693b      	ldr	r3, [r7, #16]
}
 8006824:	4618      	mov	r0, r3
 8006826:	3728      	adds	r7, #40	; 0x28
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006834:	f3ef 8305 	mrs	r3, IPSR
 8006838:	60bb      	str	r3, [r7, #8]
  return(result);
 800683a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800683c:	2b00      	cmp	r3, #0
 800683e:	d003      	beq.n	8006848 <osDelay+0x1c>
    stat = osErrorISR;
 8006840:	f06f 0305 	mvn.w	r3, #5
 8006844:	60fb      	str	r3, [r7, #12]
 8006846:	e007      	b.n	8006858 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006848:	2300      	movs	r3, #0
 800684a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f001 fc5c 	bl	8008110 <vTaskDelay>
    }
  }

  return (stat);
 8006858:	68fb      	ldr	r3, [r7, #12]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006862:	b580      	push	{r7, lr}
 8006864:	b086      	sub	sp, #24
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800686a:	f3ef 8305 	mrs	r3, IPSR
 800686e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006870:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006872:	2b00      	cmp	r3, #0
 8006874:	d003      	beq.n	800687e <osDelayUntil+0x1c>
    stat = osErrorISR;
 8006876:	f06f 0305 	mvn.w	r3, #5
 800687a:	617b      	str	r3, [r7, #20]
 800687c:	e019      	b.n	80068b2 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006882:	f001 fd8b 	bl	800839c <xTaskGetTickCount>
 8006886:	4603      	mov	r3, r0
 8006888:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d009      	beq.n	80068ac <osDelayUntil+0x4a>
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	2b00      	cmp	r3, #0
 800689c:	db06      	blt.n	80068ac <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800689e:	f107 0308 	add.w	r3, r7, #8
 80068a2:	6939      	ldr	r1, [r7, #16]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f001 fbb5 	bl	8008014 <vTaskDelayUntil>
 80068aa:	e002      	b.n	80068b2 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80068ac:	f06f 0303 	mvn.w	r3, #3
 80068b0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80068b2:	697b      	ldr	r3, [r7, #20]
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3718      	adds	r7, #24
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	4a07      	ldr	r2, [pc, #28]	; (80068e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80068cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	4a06      	ldr	r2, [pc, #24]	; (80068ec <vApplicationGetIdleTaskMemory+0x30>)
 80068d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2280      	movs	r2, #128	; 0x80
 80068d8:	601a      	str	r2, [r3, #0]
}
 80068da:	bf00      	nop
 80068dc:	3714      	adds	r7, #20
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	200002c0 	.word	0x200002c0
 80068ec:	2000031c 	.word	0x2000031c

080068f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	4a07      	ldr	r2, [pc, #28]	; (800691c <vApplicationGetTimerTaskMemory+0x2c>)
 8006900:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	4a06      	ldr	r2, [pc, #24]	; (8006920 <vApplicationGetTimerTaskMemory+0x30>)
 8006906:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800690e:	601a      	str	r2, [r3, #0]
}
 8006910:	bf00      	nop
 8006912:	3714      	adds	r7, #20
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	2000051c 	.word	0x2000051c
 8006920:	20000578 	.word	0x20000578

08006924 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08a      	sub	sp, #40	; 0x28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800692c:	2300      	movs	r3, #0
 800692e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006930:	f001 fc88 	bl	8008244 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006934:	4b5b      	ldr	r3, [pc, #364]	; (8006aa4 <pvPortMalloc+0x180>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800693c:	f000 f920 	bl	8006b80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006940:	4b59      	ldr	r3, [pc, #356]	; (8006aa8 <pvPortMalloc+0x184>)
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4013      	ands	r3, r2
 8006948:	2b00      	cmp	r3, #0
 800694a:	f040 8093 	bne.w	8006a74 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01d      	beq.n	8006990 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006954:	2208      	movs	r2, #8
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4413      	add	r3, r2
 800695a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f003 0307 	and.w	r3, r3, #7
 8006962:	2b00      	cmp	r3, #0
 8006964:	d014      	beq.n	8006990 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f023 0307 	bic.w	r3, r3, #7
 800696c:	3308      	adds	r3, #8
 800696e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d06e      	beq.n	8006a74 <pvPortMalloc+0x150>
 8006996:	4b45      	ldr	r3, [pc, #276]	; (8006aac <pvPortMalloc+0x188>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	429a      	cmp	r2, r3
 800699e:	d869      	bhi.n	8006a74 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069a0:	4b43      	ldr	r3, [pc, #268]	; (8006ab0 <pvPortMalloc+0x18c>)
 80069a2:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069a4:	4b42      	ldr	r3, [pc, #264]	; (8006ab0 <pvPortMalloc+0x18c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069aa:	e004      	b.n	80069b6 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d903      	bls.n	80069c8 <pvPortMalloc+0xa4>
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1f1      	bne.n	80069ac <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80069c8:	4b36      	ldr	r3, [pc, #216]	; (8006aa4 <pvPortMalloc+0x180>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d050      	beq.n	8006a74 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2208      	movs	r2, #8
 80069d8:	4413      	add	r3, r2
 80069da:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	1ad2      	subs	r2, r2, r3
 80069ec:	2308      	movs	r3, #8
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d91f      	bls.n	8006a34 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80069f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4413      	add	r3, r2
 80069fa:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	f003 0307 	and.w	r3, r3, #7
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00a      	beq.n	8006a1c <pvPortMalloc+0xf8>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	613b      	str	r3, [r7, #16]
}
 8006a18:	bf00      	nop
 8006a1a:	e7fe      	b.n	8006a1a <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	685a      	ldr	r2, [r3, #4]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	1ad2      	subs	r2, r2, r3
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a2e:	69b8      	ldr	r0, [r7, #24]
 8006a30:	f000 f908 	bl	8006c44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a34:	4b1d      	ldr	r3, [pc, #116]	; (8006aac <pvPortMalloc+0x188>)
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	4a1b      	ldr	r2, [pc, #108]	; (8006aac <pvPortMalloc+0x188>)
 8006a40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a42:	4b1a      	ldr	r3, [pc, #104]	; (8006aac <pvPortMalloc+0x188>)
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	4b1b      	ldr	r3, [pc, #108]	; (8006ab4 <pvPortMalloc+0x190>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d203      	bcs.n	8006a56 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a4e:	4b17      	ldr	r3, [pc, #92]	; (8006aac <pvPortMalloc+0x188>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a18      	ldr	r2, [pc, #96]	; (8006ab4 <pvPortMalloc+0x190>)
 8006a54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	4b13      	ldr	r3, [pc, #76]	; (8006aa8 <pvPortMalloc+0x184>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a6a:	4b13      	ldr	r3, [pc, #76]	; (8006ab8 <pvPortMalloc+0x194>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	4a11      	ldr	r2, [pc, #68]	; (8006ab8 <pvPortMalloc+0x194>)
 8006a72:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a74:	f001 fbf4 	bl	8008260 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	f003 0307 	and.w	r3, r3, #7
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d00a      	beq.n	8006a98 <pvPortMalloc+0x174>
	__asm volatile
 8006a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a86:	f383 8811 	msr	BASEPRI, r3
 8006a8a:	f3bf 8f6f 	isb	sy
 8006a8e:	f3bf 8f4f 	dsb	sy
 8006a92:	60fb      	str	r3, [r7, #12]
}
 8006a94:	bf00      	nop
 8006a96:	e7fe      	b.n	8006a96 <pvPortMalloc+0x172>
	return pvReturn;
 8006a98:	69fb      	ldr	r3, [r7, #28]
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3728      	adds	r7, #40	; 0x28
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	20004580 	.word	0x20004580
 8006aa8:	20004594 	.word	0x20004594
 8006aac:	20004584 	.word	0x20004584
 8006ab0:	20004578 	.word	0x20004578
 8006ab4:	20004588 	.word	0x20004588
 8006ab8:	2000458c 	.word	0x2000458c

08006abc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d04d      	beq.n	8006b6a <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ace:	2308      	movs	r3, #8
 8006ad0:	425b      	negs	r3, r3
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	4b24      	ldr	r3, [pc, #144]	; (8006b74 <vPortFree+0xb8>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10a      	bne.n	8006b00 <vPortFree+0x44>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	60fb      	str	r3, [r7, #12]
}
 8006afc:	bf00      	nop
 8006afe:	e7fe      	b.n	8006afe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00a      	beq.n	8006b1e <vPortFree+0x62>
	__asm volatile
 8006b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0c:	f383 8811 	msr	BASEPRI, r3
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	f3bf 8f4f 	dsb	sy
 8006b18:	60bb      	str	r3, [r7, #8]
}
 8006b1a:	bf00      	nop
 8006b1c:	e7fe      	b.n	8006b1c <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	4b14      	ldr	r3, [pc, #80]	; (8006b74 <vPortFree+0xb8>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4013      	ands	r3, r2
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d01e      	beq.n	8006b6a <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d11a      	bne.n	8006b6a <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	4b0e      	ldr	r3, [pc, #56]	; (8006b74 <vPortFree+0xb8>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	401a      	ands	r2, r3
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b44:	f001 fb7e 	bl	8008244 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	; (8006b78 <vPortFree+0xbc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4413      	add	r3, r2
 8006b52:	4a09      	ldr	r2, [pc, #36]	; (8006b78 <vPortFree+0xbc>)
 8006b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b56:	6938      	ldr	r0, [r7, #16]
 8006b58:	f000 f874 	bl	8006c44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b5c:	4b07      	ldr	r3, [pc, #28]	; (8006b7c <vPortFree+0xc0>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	3301      	adds	r3, #1
 8006b62:	4a06      	ldr	r2, [pc, #24]	; (8006b7c <vPortFree+0xc0>)
 8006b64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b66:	f001 fb7b 	bl	8008260 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b6a:	bf00      	nop
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20004594 	.word	0x20004594
 8006b78:	20004584 	.word	0x20004584
 8006b7c:	20004590 	.word	0x20004590

08006b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b86:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006b8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006b8c:	4b27      	ldr	r3, [pc, #156]	; (8006c2c <prvHeapInit+0xac>)
 8006b8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f003 0307 	and.w	r3, r3, #7
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00c      	beq.n	8006bb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	3307      	adds	r3, #7
 8006b9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 0307 	bic.w	r3, r3, #7
 8006ba6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	4a1f      	ldr	r2, [pc, #124]	; (8006c2c <prvHeapInit+0xac>)
 8006bb0:	4413      	add	r3, r2
 8006bb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bb8:	4a1d      	ldr	r2, [pc, #116]	; (8006c30 <prvHeapInit+0xb0>)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bbe:	4b1c      	ldr	r3, [pc, #112]	; (8006c30 <prvHeapInit+0xb0>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	4413      	add	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006bcc:	2208      	movs	r2, #8
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	1a9b      	subs	r3, r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0307 	bic.w	r3, r3, #7
 8006bda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	4a15      	ldr	r2, [pc, #84]	; (8006c34 <prvHeapInit+0xb4>)
 8006be0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006be2:	4b14      	ldr	r3, [pc, #80]	; (8006c34 <prvHeapInit+0xb4>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2200      	movs	r2, #0
 8006be8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006bea:	4b12      	ldr	r3, [pc, #72]	; (8006c34 <prvHeapInit+0xb4>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	1ad2      	subs	r2, r2, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c00:	4b0c      	ldr	r3, [pc, #48]	; (8006c34 <prvHeapInit+0xb4>)
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	4a0a      	ldr	r2, [pc, #40]	; (8006c38 <prvHeapInit+0xb8>)
 8006c0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	4a09      	ldr	r2, [pc, #36]	; (8006c3c <prvHeapInit+0xbc>)
 8006c16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c18:	4b09      	ldr	r3, [pc, #36]	; (8006c40 <prvHeapInit+0xc0>)
 8006c1a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c1e:	601a      	str	r2, [r3, #0]
}
 8006c20:	bf00      	nop
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr
 8006c2c:	20000978 	.word	0x20000978
 8006c30:	20004578 	.word	0x20004578
 8006c34:	20004580 	.word	0x20004580
 8006c38:	20004588 	.word	0x20004588
 8006c3c:	20004584 	.word	0x20004584
 8006c40:	20004594 	.word	0x20004594

08006c44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c4c:	4b28      	ldr	r3, [pc, #160]	; (8006cf0 <prvInsertBlockIntoFreeList+0xac>)
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	e002      	b.n	8006c58 <prvInsertBlockIntoFreeList+0x14>
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	60fb      	str	r3, [r7, #12]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d8f7      	bhi.n	8006c52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	68ba      	ldr	r2, [r7, #8]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d108      	bne.n	8006c86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	441a      	add	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	441a      	add	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d118      	bne.n	8006ccc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	4b15      	ldr	r3, [pc, #84]	; (8006cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d00d      	beq.n	8006cc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	685a      	ldr	r2, [r3, #4]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	441a      	add	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	601a      	str	r2, [r3, #0]
 8006cc0:	e008      	b.n	8006cd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cc2:	4b0c      	ldr	r3, [pc, #48]	; (8006cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	601a      	str	r2, [r3, #0]
 8006cca:	e003      	b.n	8006cd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d002      	beq.n	8006ce2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ce2:	bf00      	nop
 8006ce4:	3714      	adds	r7, #20
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	20004578 	.word	0x20004578
 8006cf4:	20004580 	.word	0x20004580

08006cf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f103 0208 	add.w	r2, r3, #8
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f103 0208 	add.w	r2, r3, #8
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f103 0208 	add.w	r2, r3, #8
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d46:	bf00      	nop
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d52:	b480      	push	{r7}
 8006d54:	b085      	sub	sp, #20
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	689a      	ldr	r2, [r3, #8]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	601a      	str	r2, [r3, #0]
}
 8006d8e:	bf00      	nop
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b085      	sub	sp, #20
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
 8006da2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db0:	d103      	bne.n	8006dba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	e00c      	b.n	8006dd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	3308      	adds	r3, #8
 8006dbe:	60fb      	str	r3, [r7, #12]
 8006dc0:	e002      	b.n	8006dc8 <vListInsert+0x2e>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	60fb      	str	r3, [r7, #12]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d2f6      	bcs.n	8006dc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	601a      	str	r2, [r3, #0]
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	6892      	ldr	r2, [r2, #8]
 8006e22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	6852      	ldr	r2, [r2, #4]
 8006e2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d103      	bne.n	8006e40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	689a      	ldr	r2, [r3, #8]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	1e5a      	subs	r2, r3, #1
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3714      	adds	r7, #20
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3b04      	subs	r3, #4
 8006e70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	3b04      	subs	r3, #4
 8006e7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f023 0201 	bic.w	r2, r3, #1
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	3b04      	subs	r3, #4
 8006e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e90:	4a0c      	ldr	r2, [pc, #48]	; (8006ec4 <pxPortInitialiseStack+0x64>)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3b14      	subs	r3, #20
 8006e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3b04      	subs	r3, #4
 8006ea6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f06f 0202 	mvn.w	r2, #2
 8006eae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	3b20      	subs	r3, #32
 8006eb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3714      	adds	r7, #20
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	08006ec9 	.word	0x08006ec9

08006ec8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006ed2:	4b12      	ldr	r3, [pc, #72]	; (8006f1c <prvTaskExitError+0x54>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eda:	d00a      	beq.n	8006ef2 <prvTaskExitError+0x2a>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee0:	f383 8811 	msr	BASEPRI, r3
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	60fb      	str	r3, [r7, #12]
}
 8006eee:	bf00      	nop
 8006ef0:	e7fe      	b.n	8006ef0 <prvTaskExitError+0x28>
	__asm volatile
 8006ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef6:	f383 8811 	msr	BASEPRI, r3
 8006efa:	f3bf 8f6f 	isb	sy
 8006efe:	f3bf 8f4f 	dsb	sy
 8006f02:	60bb      	str	r3, [r7, #8]
}
 8006f04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f06:	bf00      	nop
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d0fc      	beq.n	8006f08 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006f0e:	bf00      	nop
 8006f10:	bf00      	nop
 8006f12:	3714      	adds	r7, #20
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr
 8006f1c:	20000014 	.word	0x20000014

08006f20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f20:	4b07      	ldr	r3, [pc, #28]	; (8006f40 <pxCurrentTCBConst2>)
 8006f22:	6819      	ldr	r1, [r3, #0]
 8006f24:	6808      	ldr	r0, [r1, #0]
 8006f26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2a:	f380 8809 	msr	PSP, r0
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f04f 0000 	mov.w	r0, #0
 8006f36:	f380 8811 	msr	BASEPRI, r0
 8006f3a:	4770      	bx	lr
 8006f3c:	f3af 8000 	nop.w

08006f40 <pxCurrentTCBConst2>:
 8006f40:	200045e0 	.word	0x200045e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop

08006f48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006f48:	4808      	ldr	r0, [pc, #32]	; (8006f6c <prvPortStartFirstTask+0x24>)
 8006f4a:	6800      	ldr	r0, [r0, #0]
 8006f4c:	6800      	ldr	r0, [r0, #0]
 8006f4e:	f380 8808 	msr	MSP, r0
 8006f52:	f04f 0000 	mov.w	r0, #0
 8006f56:	f380 8814 	msr	CONTROL, r0
 8006f5a:	b662      	cpsie	i
 8006f5c:	b661      	cpsie	f
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	df00      	svc	0
 8006f68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f6a:	bf00      	nop
 8006f6c:	e000ed08 	.word	0xe000ed08

08006f70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f76:	4b46      	ldr	r3, [pc, #280]	; (8007090 <xPortStartScheduler+0x120>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a46      	ldr	r2, [pc, #280]	; (8007094 <xPortStartScheduler+0x124>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d10a      	bne.n	8006f96 <xPortStartScheduler+0x26>
	__asm volatile
 8006f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f84:	f383 8811 	msr	BASEPRI, r3
 8006f88:	f3bf 8f6f 	isb	sy
 8006f8c:	f3bf 8f4f 	dsb	sy
 8006f90:	613b      	str	r3, [r7, #16]
}
 8006f92:	bf00      	nop
 8006f94:	e7fe      	b.n	8006f94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f96:	4b3e      	ldr	r3, [pc, #248]	; (8007090 <xPortStartScheduler+0x120>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a3f      	ldr	r2, [pc, #252]	; (8007098 <xPortStartScheduler+0x128>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d10a      	bne.n	8006fb6 <xPortStartScheduler+0x46>
	__asm volatile
 8006fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa4:	f383 8811 	msr	BASEPRI, r3
 8006fa8:	f3bf 8f6f 	isb	sy
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	60fb      	str	r3, [r7, #12]
}
 8006fb2:	bf00      	nop
 8006fb4:	e7fe      	b.n	8006fb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006fb6:	4b39      	ldr	r3, [pc, #228]	; (800709c <xPortStartScheduler+0x12c>)
 8006fb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	22ff      	movs	r2, #255	; 0xff
 8006fc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006fd0:	78fb      	ldrb	r3, [r7, #3]
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	4b31      	ldr	r3, [pc, #196]	; (80070a0 <xPortStartScheduler+0x130>)
 8006fdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006fde:	4b31      	ldr	r3, [pc, #196]	; (80070a4 <xPortStartScheduler+0x134>)
 8006fe0:	2207      	movs	r2, #7
 8006fe2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fe4:	e009      	b.n	8006ffa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006fe6:	4b2f      	ldr	r3, [pc, #188]	; (80070a4 <xPortStartScheduler+0x134>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	3b01      	subs	r3, #1
 8006fec:	4a2d      	ldr	r2, [pc, #180]	; (80070a4 <xPortStartScheduler+0x134>)
 8006fee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ff0:	78fb      	ldrb	r3, [r7, #3]
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	005b      	lsls	r3, r3, #1
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ffa:	78fb      	ldrb	r3, [r7, #3]
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007002:	2b80      	cmp	r3, #128	; 0x80
 8007004:	d0ef      	beq.n	8006fe6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007006:	4b27      	ldr	r3, [pc, #156]	; (80070a4 <xPortStartScheduler+0x134>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f1c3 0307 	rsb	r3, r3, #7
 800700e:	2b04      	cmp	r3, #4
 8007010:	d00a      	beq.n	8007028 <xPortStartScheduler+0xb8>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	60bb      	str	r3, [r7, #8]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007028:	4b1e      	ldr	r3, [pc, #120]	; (80070a4 <xPortStartScheduler+0x134>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	021b      	lsls	r3, r3, #8
 800702e:	4a1d      	ldr	r2, [pc, #116]	; (80070a4 <xPortStartScheduler+0x134>)
 8007030:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007032:	4b1c      	ldr	r3, [pc, #112]	; (80070a4 <xPortStartScheduler+0x134>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800703a:	4a1a      	ldr	r2, [pc, #104]	; (80070a4 <xPortStartScheduler+0x134>)
 800703c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	b2da      	uxtb	r2, r3
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007046:	4b18      	ldr	r3, [pc, #96]	; (80070a8 <xPortStartScheduler+0x138>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a17      	ldr	r2, [pc, #92]	; (80070a8 <xPortStartScheduler+0x138>)
 800704c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007050:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007052:	4b15      	ldr	r3, [pc, #84]	; (80070a8 <xPortStartScheduler+0x138>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a14      	ldr	r2, [pc, #80]	; (80070a8 <xPortStartScheduler+0x138>)
 8007058:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800705c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800705e:	f000 f8dd 	bl	800721c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007062:	4b12      	ldr	r3, [pc, #72]	; (80070ac <xPortStartScheduler+0x13c>)
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007068:	f000 f8fc 	bl	8007264 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800706c:	4b10      	ldr	r3, [pc, #64]	; (80070b0 <xPortStartScheduler+0x140>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a0f      	ldr	r2, [pc, #60]	; (80070b0 <xPortStartScheduler+0x140>)
 8007072:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007076:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007078:	f7ff ff66 	bl	8006f48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800707c:	f001 fa58 	bl	8008530 <vTaskSwitchContext>
	prvTaskExitError();
 8007080:	f7ff ff22 	bl	8006ec8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3718      	adds	r7, #24
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	e000ed00 	.word	0xe000ed00
 8007094:	410fc271 	.word	0x410fc271
 8007098:	410fc270 	.word	0x410fc270
 800709c:	e000e400 	.word	0xe000e400
 80070a0:	20004598 	.word	0x20004598
 80070a4:	2000459c 	.word	0x2000459c
 80070a8:	e000ed20 	.word	0xe000ed20
 80070ac:	20000014 	.word	0x20000014
 80070b0:	e000ef34 	.word	0xe000ef34

080070b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
	__asm volatile
 80070ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070be:	f383 8811 	msr	BASEPRI, r3
 80070c2:	f3bf 8f6f 	isb	sy
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	607b      	str	r3, [r7, #4]
}
 80070cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80070ce:	4b0f      	ldr	r3, [pc, #60]	; (800710c <vPortEnterCritical+0x58>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3301      	adds	r3, #1
 80070d4:	4a0d      	ldr	r2, [pc, #52]	; (800710c <vPortEnterCritical+0x58>)
 80070d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80070d8:	4b0c      	ldr	r3, [pc, #48]	; (800710c <vPortEnterCritical+0x58>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d10f      	bne.n	8007100 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80070e0:	4b0b      	ldr	r3, [pc, #44]	; (8007110 <vPortEnterCritical+0x5c>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00a      	beq.n	8007100 <vPortEnterCritical+0x4c>
	__asm volatile
 80070ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ee:	f383 8811 	msr	BASEPRI, r3
 80070f2:	f3bf 8f6f 	isb	sy
 80070f6:	f3bf 8f4f 	dsb	sy
 80070fa:	603b      	str	r3, [r7, #0]
}
 80070fc:	bf00      	nop
 80070fe:	e7fe      	b.n	80070fe <vPortEnterCritical+0x4a>
	}
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr
 800710c:	20000014 	.word	0x20000014
 8007110:	e000ed04 	.word	0xe000ed04

08007114 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800711a:	4b12      	ldr	r3, [pc, #72]	; (8007164 <vPortExitCritical+0x50>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10a      	bne.n	8007138 <vPortExitCritical+0x24>
	__asm volatile
 8007122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007126:	f383 8811 	msr	BASEPRI, r3
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	f3bf 8f4f 	dsb	sy
 8007132:	607b      	str	r3, [r7, #4]
}
 8007134:	bf00      	nop
 8007136:	e7fe      	b.n	8007136 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007138:	4b0a      	ldr	r3, [pc, #40]	; (8007164 <vPortExitCritical+0x50>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3b01      	subs	r3, #1
 800713e:	4a09      	ldr	r2, [pc, #36]	; (8007164 <vPortExitCritical+0x50>)
 8007140:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007142:	4b08      	ldr	r3, [pc, #32]	; (8007164 <vPortExitCritical+0x50>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d105      	bne.n	8007156 <vPortExitCritical+0x42>
 800714a:	2300      	movs	r3, #0
 800714c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007154:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007156:	bf00      	nop
 8007158:	370c      	adds	r7, #12
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	20000014 	.word	0x20000014
	...

08007170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007170:	f3ef 8009 	mrs	r0, PSP
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	4b15      	ldr	r3, [pc, #84]	; (80071d0 <pxCurrentTCBConst>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	f01e 0f10 	tst.w	lr, #16
 8007180:	bf08      	it	eq
 8007182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718a:	6010      	str	r0, [r2, #0]
 800718c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007190:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007194:	f380 8811 	msr	BASEPRI, r0
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	f3bf 8f6f 	isb	sy
 80071a0:	f001 f9c6 	bl	8008530 <vTaskSwitchContext>
 80071a4:	f04f 0000 	mov.w	r0, #0
 80071a8:	f380 8811 	msr	BASEPRI, r0
 80071ac:	bc09      	pop	{r0, r3}
 80071ae:	6819      	ldr	r1, [r3, #0]
 80071b0:	6808      	ldr	r0, [r1, #0]
 80071b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b6:	f01e 0f10 	tst.w	lr, #16
 80071ba:	bf08      	it	eq
 80071bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80071c0:	f380 8809 	msr	PSP, r0
 80071c4:	f3bf 8f6f 	isb	sy
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	f3af 8000 	nop.w

080071d0 <pxCurrentTCBConst>:
 80071d0:	200045e0 	.word	0x200045e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80071d4:	bf00      	nop
 80071d6:	bf00      	nop

080071d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	607b      	str	r3, [r7, #4]
}
 80071f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80071f2:	f001 f8e3 	bl	80083bc <xTaskIncrementTick>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d003      	beq.n	8007204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80071fc:	4b06      	ldr	r3, [pc, #24]	; (8007218 <xPortSysTickHandler+0x40>)
 80071fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	2300      	movs	r3, #0
 8007206:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	f383 8811 	msr	BASEPRI, r3
}
 800720e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007210:	bf00      	nop
 8007212:	3708      	adds	r7, #8
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}
 8007218:	e000ed04 	.word	0xe000ed04

0800721c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800721c:	b480      	push	{r7}
 800721e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <vPortSetupTimerInterrupt+0x34>)
 8007222:	2200      	movs	r2, #0
 8007224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007226:	4b0b      	ldr	r3, [pc, #44]	; (8007254 <vPortSetupTimerInterrupt+0x38>)
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800722c:	4b0a      	ldr	r3, [pc, #40]	; (8007258 <vPortSetupTimerInterrupt+0x3c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a0a      	ldr	r2, [pc, #40]	; (800725c <vPortSetupTimerInterrupt+0x40>)
 8007232:	fba2 2303 	umull	r2, r3, r2, r3
 8007236:	099b      	lsrs	r3, r3, #6
 8007238:	4a09      	ldr	r2, [pc, #36]	; (8007260 <vPortSetupTimerInterrupt+0x44>)
 800723a:	3b01      	subs	r3, #1
 800723c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800723e:	4b04      	ldr	r3, [pc, #16]	; (8007250 <vPortSetupTimerInterrupt+0x34>)
 8007240:	2207      	movs	r2, #7
 8007242:	601a      	str	r2, [r3, #0]
}
 8007244:	bf00      	nop
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	e000e010 	.word	0xe000e010
 8007254:	e000e018 	.word	0xe000e018
 8007258:	20000008 	.word	0x20000008
 800725c:	10624dd3 	.word	0x10624dd3
 8007260:	e000e014 	.word	0xe000e014

08007264 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007264:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007274 <vPortEnableVFP+0x10>
 8007268:	6801      	ldr	r1, [r0, #0]
 800726a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800726e:	6001      	str	r1, [r0, #0]
 8007270:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007272:	bf00      	nop
 8007274:	e000ed88 	.word	0xe000ed88

08007278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007278:	b480      	push	{r7}
 800727a:	b085      	sub	sp, #20
 800727c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800727e:	f3ef 8305 	mrs	r3, IPSR
 8007282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b0f      	cmp	r3, #15
 8007288:	d914      	bls.n	80072b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800728a:	4a17      	ldr	r2, [pc, #92]	; (80072e8 <vPortValidateInterruptPriority+0x70>)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	4413      	add	r3, r2
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007294:	4b15      	ldr	r3, [pc, #84]	; (80072ec <vPortValidateInterruptPriority+0x74>)
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	7afa      	ldrb	r2, [r7, #11]
 800729a:	429a      	cmp	r2, r3
 800729c:	d20a      	bcs.n	80072b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800729e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a2:	f383 8811 	msr	BASEPRI, r3
 80072a6:	f3bf 8f6f 	isb	sy
 80072aa:	f3bf 8f4f 	dsb	sy
 80072ae:	607b      	str	r3, [r7, #4]
}
 80072b0:	bf00      	nop
 80072b2:	e7fe      	b.n	80072b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80072b4:	4b0e      	ldr	r3, [pc, #56]	; (80072f0 <vPortValidateInterruptPriority+0x78>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80072bc:	4b0d      	ldr	r3, [pc, #52]	; (80072f4 <vPortValidateInterruptPriority+0x7c>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d90a      	bls.n	80072da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	603b      	str	r3, [r7, #0]
}
 80072d6:	bf00      	nop
 80072d8:	e7fe      	b.n	80072d8 <vPortValidateInterruptPriority+0x60>
	}
 80072da:	bf00      	nop
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	e000e3f0 	.word	0xe000e3f0
 80072ec:	20004598 	.word	0x20004598
 80072f0:	e000ed0c 	.word	0xe000ed0c
 80072f4:	2000459c 	.word	0x2000459c

080072f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10a      	bne.n	8007322 <xQueueGenericReset+0x2a>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	60bb      	str	r3, [r7, #8]
}
 800731e:	bf00      	nop
 8007320:	e7fe      	b.n	8007320 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007322:	f7ff fec7 	bl	80070b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800732e:	68f9      	ldr	r1, [r7, #12]
 8007330:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007332:	fb01 f303 	mul.w	r3, r1, r3
 8007336:	441a      	add	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007352:	3b01      	subs	r3, #1
 8007354:	68f9      	ldr	r1, [r7, #12]
 8007356:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007358:	fb01 f303 	mul.w	r3, r1, r3
 800735c:	441a      	add	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	22ff      	movs	r2, #255	; 0xff
 8007366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	22ff      	movs	r2, #255	; 0xff
 800736e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d114      	bne.n	80073a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d01a      	beq.n	80073b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	3310      	adds	r3, #16
 8007384:	4618      	mov	r0, r3
 8007386:	f001 f981 	bl	800868c <xTaskRemoveFromEventList>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d012      	beq.n	80073b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007390:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <xQueueGenericReset+0xcc>)
 8007392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007396:	601a      	str	r2, [r3, #0]
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	e009      	b.n	80073b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3310      	adds	r3, #16
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7ff fca6 	bl	8006cf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	3324      	adds	r3, #36	; 0x24
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff fca1 	bl	8006cf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80073b6:	f7ff fead 	bl	8007114 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80073ba:	2301      	movs	r3, #1
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	e000ed04 	.word	0xe000ed04

080073c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08e      	sub	sp, #56	; 0x38
 80073cc:	af02      	add	r7, sp, #8
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10a      	bne.n	80073f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80073dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e0:	f383 8811 	msr	BASEPRI, r3
 80073e4:	f3bf 8f6f 	isb	sy
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80073ee:	bf00      	nop
 80073f0:	e7fe      	b.n	80073f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	627b      	str	r3, [r7, #36]	; 0x24
}
 800740a:	bf00      	nop
 800740c:	e7fe      	b.n	800740c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d002      	beq.n	800741a <xQueueGenericCreateStatic+0x52>
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <xQueueGenericCreateStatic+0x56>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <xQueueGenericCreateStatic+0x58>
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10a      	bne.n	800743a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	623b      	str	r3, [r7, #32]
}
 8007436:	bf00      	nop
 8007438:	e7fe      	b.n	8007438 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d102      	bne.n	8007446 <xQueueGenericCreateStatic+0x7e>
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d101      	bne.n	800744a <xQueueGenericCreateStatic+0x82>
 8007446:	2301      	movs	r3, #1
 8007448:	e000      	b.n	800744c <xQueueGenericCreateStatic+0x84>
 800744a:	2300      	movs	r3, #0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10a      	bne.n	8007466 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	61fb      	str	r3, [r7, #28]
}
 8007462:	bf00      	nop
 8007464:	e7fe      	b.n	8007464 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007466:	2350      	movs	r3, #80	; 0x50
 8007468:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	2b50      	cmp	r3, #80	; 0x50
 800746e:	d00a      	beq.n	8007486 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007474:	f383 8811 	msr	BASEPRI, r3
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	61bb      	str	r3, [r7, #24]
}
 8007482:	bf00      	nop
 8007484:	e7fe      	b.n	8007484 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007486:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800748c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00d      	beq.n	80074ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007494:	2201      	movs	r2, #1
 8007496:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800749a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800749e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	4613      	mov	r3, r2
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	68b9      	ldr	r1, [r7, #8]
 80074a8:	68f8      	ldr	r0, [r7, #12]
 80074aa:	f000 f805 	bl	80074b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80074ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3730      	adds	r7, #48	; 0x30
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]
 80074c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d103      	bne.n	80074d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	69ba      	ldr	r2, [r7, #24]
 80074d0:	601a      	str	r2, [r3, #0]
 80074d2:	e002      	b.n	80074da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	68ba      	ldr	r2, [r7, #8]
 80074e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80074e6:	2101      	movs	r1, #1
 80074e8:	69b8      	ldr	r0, [r7, #24]
 80074ea:	f7ff ff05 	bl	80072f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	78fa      	ldrb	r2, [r7, #3]
 80074f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80074f6:	bf00      	nop
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
	...

08007500 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b08e      	sub	sp, #56	; 0x38
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	607a      	str	r2, [r7, #4]
 800750c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800750e:	2300      	movs	r3, #0
 8007510:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10a      	bne.n	8007532 <xQueueGenericSend+0x32>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800752e:	bf00      	nop
 8007530:	e7fe      	b.n	8007530 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d103      	bne.n	8007540 <xQueueGenericSend+0x40>
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753c:	2b00      	cmp	r3, #0
 800753e:	d101      	bne.n	8007544 <xQueueGenericSend+0x44>
 8007540:	2301      	movs	r3, #1
 8007542:	e000      	b.n	8007546 <xQueueGenericSend+0x46>
 8007544:	2300      	movs	r3, #0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10a      	bne.n	8007560 <xQueueGenericSend+0x60>
	__asm volatile
 800754a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800755c:	bf00      	nop
 800755e:	e7fe      	b.n	800755e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b02      	cmp	r3, #2
 8007564:	d103      	bne.n	800756e <xQueueGenericSend+0x6e>
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800756a:	2b01      	cmp	r3, #1
 800756c:	d101      	bne.n	8007572 <xQueueGenericSend+0x72>
 800756e:	2301      	movs	r3, #1
 8007570:	e000      	b.n	8007574 <xQueueGenericSend+0x74>
 8007572:	2300      	movs	r3, #0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10a      	bne.n	800758e <xQueueGenericSend+0x8e>
	__asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	623b      	str	r3, [r7, #32]
}
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800758e:	f001 fa3b 	bl	8008a08 <xTaskGetSchedulerState>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d102      	bne.n	800759e <xQueueGenericSend+0x9e>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d101      	bne.n	80075a2 <xQueueGenericSend+0xa2>
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <xQueueGenericSend+0xa4>
 80075a2:	2300      	movs	r3, #0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10a      	bne.n	80075be <xQueueGenericSend+0xbe>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	61fb      	str	r3, [r7, #28]
}
 80075ba:	bf00      	nop
 80075bc:	e7fe      	b.n	80075bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80075be:	f7ff fd79 	bl	80070b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d302      	bcc.n	80075d4 <xQueueGenericSend+0xd4>
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d129      	bne.n	8007628 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075d4:	683a      	ldr	r2, [r7, #0]
 80075d6:	68b9      	ldr	r1, [r7, #8]
 80075d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075da:	f000 fa0b 	bl	80079f4 <prvCopyDataToQueue>
 80075de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d010      	beq.n	800760a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ea:	3324      	adds	r3, #36	; 0x24
 80075ec:	4618      	mov	r0, r3
 80075ee:	f001 f84d 	bl	800868c <xTaskRemoveFromEventList>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d013      	beq.n	8007620 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80075f8:	4b3f      	ldr	r3, [pc, #252]	; (80076f8 <xQueueGenericSend+0x1f8>)
 80075fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	e00a      	b.n	8007620 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800760a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800760c:	2b00      	cmp	r3, #0
 800760e:	d007      	beq.n	8007620 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007610:	4b39      	ldr	r3, [pc, #228]	; (80076f8 <xQueueGenericSend+0x1f8>)
 8007612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007616:	601a      	str	r2, [r3, #0]
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007620:	f7ff fd78 	bl	8007114 <vPortExitCritical>
				return pdPASS;
 8007624:	2301      	movs	r3, #1
 8007626:	e063      	b.n	80076f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d103      	bne.n	8007636 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800762e:	f7ff fd71 	bl	8007114 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007632:	2300      	movs	r3, #0
 8007634:	e05c      	b.n	80076f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007638:	2b00      	cmp	r3, #0
 800763a:	d106      	bne.n	800764a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800763c:	f107 0314 	add.w	r3, r7, #20
 8007640:	4618      	mov	r0, r3
 8007642:	f001 f887 	bl	8008754 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007646:	2301      	movs	r3, #1
 8007648:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800764a:	f7ff fd63 	bl	8007114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800764e:	f000 fdf9 	bl	8008244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007652:	f7ff fd2f 	bl	80070b4 <vPortEnterCritical>
 8007656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007658:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800765c:	b25b      	sxtb	r3, r3
 800765e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007662:	d103      	bne.n	800766c <xQueueGenericSend+0x16c>
 8007664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007666:	2200      	movs	r2, #0
 8007668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007672:	b25b      	sxtb	r3, r3
 8007674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007678:	d103      	bne.n	8007682 <xQueueGenericSend+0x182>
 800767a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767c:	2200      	movs	r2, #0
 800767e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007682:	f7ff fd47 	bl	8007114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007686:	1d3a      	adds	r2, r7, #4
 8007688:	f107 0314 	add.w	r3, r7, #20
 800768c:	4611      	mov	r1, r2
 800768e:	4618      	mov	r0, r3
 8007690:	f001 f876 	bl	8008780 <xTaskCheckForTimeOut>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d124      	bne.n	80076e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800769a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800769c:	f000 faa2 	bl	8007be4 <prvIsQueueFull>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d018      	beq.n	80076d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80076a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a8:	3310      	adds	r3, #16
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	4611      	mov	r1, r2
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 ff9c 	bl	80085ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80076b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076b6:	f000 fa2d 	bl	8007b14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80076ba:	f000 fdd1 	bl	8008260 <xTaskResumeAll>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	f47f af7c 	bne.w	80075be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80076c6:	4b0c      	ldr	r3, [pc, #48]	; (80076f8 <xQueueGenericSend+0x1f8>)
 80076c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	e772      	b.n	80075be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80076d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076da:	f000 fa1b 	bl	8007b14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076de:	f000 fdbf 	bl	8008260 <xTaskResumeAll>
 80076e2:	e76c      	b.n	80075be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80076e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076e6:	f000 fa15 	bl	8007b14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076ea:	f000 fdb9 	bl	8008260 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80076ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3738      	adds	r7, #56	; 0x38
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	e000ed04 	.word	0xe000ed04

080076fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b090      	sub	sp, #64	; 0x40
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
 8007708:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800770e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10a      	bne.n	800772a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007726:	bf00      	nop
 8007728:	e7fe      	b.n	8007728 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d103      	bne.n	8007738 <xQueueGenericSendFromISR+0x3c>
 8007730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007734:	2b00      	cmp	r3, #0
 8007736:	d101      	bne.n	800773c <xQueueGenericSendFromISR+0x40>
 8007738:	2301      	movs	r3, #1
 800773a:	e000      	b.n	800773e <xQueueGenericSendFromISR+0x42>
 800773c:	2300      	movs	r3, #0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007754:	bf00      	nop
 8007756:	e7fe      	b.n	8007756 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	2b02      	cmp	r3, #2
 800775c:	d103      	bne.n	8007766 <xQueueGenericSendFromISR+0x6a>
 800775e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007762:	2b01      	cmp	r3, #1
 8007764:	d101      	bne.n	800776a <xQueueGenericSendFromISR+0x6e>
 8007766:	2301      	movs	r3, #1
 8007768:	e000      	b.n	800776c <xQueueGenericSendFromISR+0x70>
 800776a:	2300      	movs	r3, #0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10a      	bne.n	8007786 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	623b      	str	r3, [r7, #32]
}
 8007782:	bf00      	nop
 8007784:	e7fe      	b.n	8007784 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007786:	f7ff fd77 	bl	8007278 <vPortValidateInterruptPriority>
	__asm volatile
 800778a:	f3ef 8211 	mrs	r2, BASEPRI
 800778e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	61fa      	str	r2, [r7, #28]
 80077a0:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80077a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80077a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80077a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d302      	bcc.n	80077b8 <xQueueGenericSendFromISR+0xbc>
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d12f      	bne.n	8007818 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80077b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	68b9      	ldr	r1, [r7, #8]
 80077cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80077ce:	f000 f911 	bl	80079f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80077d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80077d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077da:	d112      	bne.n	8007802 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d016      	beq.n	8007812 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e6:	3324      	adds	r3, #36	; 0x24
 80077e8:	4618      	mov	r0, r3
 80077ea:	f000 ff4f 	bl	800868c <xTaskRemoveFromEventList>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d00e      	beq.n	8007812 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00b      	beq.n	8007812 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2201      	movs	r2, #1
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	e007      	b.n	8007812 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007802:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007806:	3301      	adds	r3, #1
 8007808:	b2db      	uxtb	r3, r3
 800780a:	b25a      	sxtb	r2, r3
 800780c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007812:	2301      	movs	r3, #1
 8007814:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007816:	e001      	b.n	800781c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007818:	2300      	movs	r3, #0
 800781a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800781c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800781e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	f383 8811 	msr	BASEPRI, r3
}
 8007826:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800782a:	4618      	mov	r0, r3
 800782c:	3740      	adds	r7, #64	; 0x40
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b08c      	sub	sp, #48	; 0x30
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007840:	2300      	movs	r3, #0
 8007842:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784a:	2b00      	cmp	r3, #0
 800784c:	d10a      	bne.n	8007864 <xQueueReceive+0x30>
	__asm volatile
 800784e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	623b      	str	r3, [r7, #32]
}
 8007860:	bf00      	nop
 8007862:	e7fe      	b.n	8007862 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d103      	bne.n	8007872 <xQueueReceive+0x3e>
 800786a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <xQueueReceive+0x42>
 8007872:	2301      	movs	r3, #1
 8007874:	e000      	b.n	8007878 <xQueueReceive+0x44>
 8007876:	2300      	movs	r3, #0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10a      	bne.n	8007892 <xQueueReceive+0x5e>
	__asm volatile
 800787c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007880:	f383 8811 	msr	BASEPRI, r3
 8007884:	f3bf 8f6f 	isb	sy
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	61fb      	str	r3, [r7, #28]
}
 800788e:	bf00      	nop
 8007890:	e7fe      	b.n	8007890 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007892:	f001 f8b9 	bl	8008a08 <xTaskGetSchedulerState>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d102      	bne.n	80078a2 <xQueueReceive+0x6e>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <xQueueReceive+0x72>
 80078a2:	2301      	movs	r3, #1
 80078a4:	e000      	b.n	80078a8 <xQueueReceive+0x74>
 80078a6:	2300      	movs	r3, #0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10a      	bne.n	80078c2 <xQueueReceive+0x8e>
	__asm volatile
 80078ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b0:	f383 8811 	msr	BASEPRI, r3
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	f3bf 8f4f 	dsb	sy
 80078bc:	61bb      	str	r3, [r7, #24]
}
 80078be:	bf00      	nop
 80078c0:	e7fe      	b.n	80078c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80078c2:	f7ff fbf7 	bl	80070b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d01f      	beq.n	8007912 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80078d2:	68b9      	ldr	r1, [r7, #8]
 80078d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078d6:	f000 f8f7 	bl	8007ac8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80078da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078dc:	1e5a      	subs	r2, r3, #1
 80078de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00f      	beq.n	800790a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ec:	3310      	adds	r3, #16
 80078ee:	4618      	mov	r0, r3
 80078f0:	f000 fecc 	bl	800868c <xTaskRemoveFromEventList>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d007      	beq.n	800790a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80078fa:	4b3d      	ldr	r3, [pc, #244]	; (80079f0 <xQueueReceive+0x1bc>)
 80078fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	f3bf 8f4f 	dsb	sy
 8007906:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800790a:	f7ff fc03 	bl	8007114 <vPortExitCritical>
				return pdPASS;
 800790e:	2301      	movs	r3, #1
 8007910:	e069      	b.n	80079e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d103      	bne.n	8007920 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007918:	f7ff fbfc 	bl	8007114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800791c:	2300      	movs	r3, #0
 800791e:	e062      	b.n	80079e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007922:	2b00      	cmp	r3, #0
 8007924:	d106      	bne.n	8007934 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007926:	f107 0310 	add.w	r3, r7, #16
 800792a:	4618      	mov	r0, r3
 800792c:	f000 ff12 	bl	8008754 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007930:	2301      	movs	r3, #1
 8007932:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007934:	f7ff fbee 	bl	8007114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007938:	f000 fc84 	bl	8008244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800793c:	f7ff fbba 	bl	80070b4 <vPortEnterCritical>
 8007940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007942:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007946:	b25b      	sxtb	r3, r3
 8007948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794c:	d103      	bne.n	8007956 <xQueueReceive+0x122>
 800794e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007950:	2200      	movs	r2, #0
 8007952:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007958:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800795c:	b25b      	sxtb	r3, r3
 800795e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007962:	d103      	bne.n	800796c <xQueueReceive+0x138>
 8007964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800796c:	f7ff fbd2 	bl	8007114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007970:	1d3a      	adds	r2, r7, #4
 8007972:	f107 0310 	add.w	r3, r7, #16
 8007976:	4611      	mov	r1, r2
 8007978:	4618      	mov	r0, r3
 800797a:	f000 ff01 	bl	8008780 <xTaskCheckForTimeOut>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d123      	bne.n	80079cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007984:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007986:	f000 f917 	bl	8007bb8 <prvIsQueueEmpty>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d017      	beq.n	80079c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007992:	3324      	adds	r3, #36	; 0x24
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	4611      	mov	r1, r2
 8007998:	4618      	mov	r0, r3
 800799a:	f000 fe27 	bl	80085ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800799e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079a0:	f000 f8b8 	bl	8007b14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80079a4:	f000 fc5c 	bl	8008260 <xTaskResumeAll>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d189      	bne.n	80078c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80079ae:	4b10      	ldr	r3, [pc, #64]	; (80079f0 <xQueueReceive+0x1bc>)
 80079b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079b4:	601a      	str	r2, [r3, #0]
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	f3bf 8f6f 	isb	sy
 80079be:	e780      	b.n	80078c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80079c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079c2:	f000 f8a7 	bl	8007b14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079c6:	f000 fc4b 	bl	8008260 <xTaskResumeAll>
 80079ca:	e77a      	b.n	80078c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80079cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079ce:	f000 f8a1 	bl	8007b14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80079d2:	f000 fc45 	bl	8008260 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80079d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80079d8:	f000 f8ee 	bl	8007bb8 <prvIsQueueEmpty>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f43f af6f 	beq.w	80078c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80079e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3730      	adds	r7, #48	; 0x30
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	e000ed04 	.word	0xe000ed04

080079f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007a00:	2300      	movs	r3, #0
 8007a02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10d      	bne.n	8007a2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d14d      	bne.n	8007ab6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f001 f810 	bl	8008a44 <xTaskPriorityDisinherit>
 8007a24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	609a      	str	r2, [r3, #8]
 8007a2c:	e043      	b.n	8007ab6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d119      	bne.n	8007a68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6858      	ldr	r0, [r3, #4]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	68b9      	ldr	r1, [r7, #8]
 8007a40:	f001 ff22 	bl	8009888 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4c:	441a      	add	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d32b      	bcc.n	8007ab6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	605a      	str	r2, [r3, #4]
 8007a66:	e026      	b.n	8007ab6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	68d8      	ldr	r0, [r3, #12]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a70:	461a      	mov	r2, r3
 8007a72:	68b9      	ldr	r1, [r7, #8]
 8007a74:	f001 ff08 	bl	8009888 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	68da      	ldr	r2, [r3, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a80:	425b      	negs	r3, r3
 8007a82:	441a      	add	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	68da      	ldr	r2, [r3, #12]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d207      	bcs.n	8007aa4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	689a      	ldr	r2, [r3, #8]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9c:	425b      	negs	r3, r3
 8007a9e:	441a      	add	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b02      	cmp	r3, #2
 8007aa8:	d105      	bne.n	8007ab6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	1c5a      	adds	r2, r3, #1
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007abe:	697b      	ldr	r3, [r7, #20]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3718      	adds	r7, #24
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d018      	beq.n	8007b0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	68da      	ldr	r2, [r3, #12]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae2:	441a      	add	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68da      	ldr	r2, [r3, #12]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d303      	bcc.n	8007afc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	68d9      	ldr	r1, [r3, #12]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b04:	461a      	mov	r2, r3
 8007b06:	6838      	ldr	r0, [r7, #0]
 8007b08:	f001 febe 	bl	8009888 <memcpy>
	}
}
 8007b0c:	bf00      	nop
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007b1c:	f7ff faca 	bl	80070b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b28:	e011      	b.n	8007b4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d012      	beq.n	8007b58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	3324      	adds	r3, #36	; 0x24
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 fda8 	bl	800868c <xTaskRemoveFromEventList>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007b42:	f000 fe7f 	bl	8008844 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	dce9      	bgt.n	8007b2a <prvUnlockQueue+0x16>
 8007b56:	e000      	b.n	8007b5a <prvUnlockQueue+0x46>
					break;
 8007b58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	22ff      	movs	r2, #255	; 0xff
 8007b5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007b62:	f7ff fad7 	bl	8007114 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007b66:	f7ff faa5 	bl	80070b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b72:	e011      	b.n	8007b98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d012      	beq.n	8007ba2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3310      	adds	r3, #16
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fd83 	bl	800868c <xTaskRemoveFromEventList>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d001      	beq.n	8007b90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007b8c:	f000 fe5a 	bl	8008844 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007b90:	7bbb      	ldrb	r3, [r7, #14]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	dce9      	bgt.n	8007b74 <prvUnlockQueue+0x60>
 8007ba0:	e000      	b.n	8007ba4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ba2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	22ff      	movs	r2, #255	; 0xff
 8007ba8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007bac:	f7ff fab2 	bl	8007114 <vPortExitCritical>
}
 8007bb0:	bf00      	nop
 8007bb2:	3710      	adds	r7, #16
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bc0:	f7ff fa78 	bl	80070b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d102      	bne.n	8007bd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	60fb      	str	r3, [r7, #12]
 8007bd0:	e001      	b.n	8007bd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007bd6:	f7ff fa9d 	bl	8007114 <vPortExitCritical>

	return xReturn;
 8007bda:	68fb      	ldr	r3, [r7, #12]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3710      	adds	r7, #16
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bec:	f7ff fa62 	bl	80070b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d102      	bne.n	8007c02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	60fb      	str	r3, [r7, #12]
 8007c00:	e001      	b.n	8007c06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007c02:	2300      	movs	r3, #0
 8007c04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007c06:	f7ff fa85 	bl	8007114 <vPortExitCritical>

	return xReturn;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60fb      	str	r3, [r7, #12]
 8007c22:	e014      	b.n	8007c4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007c24:	4a0f      	ldr	r2, [pc, #60]	; (8007c64 <vQueueAddToRegistry+0x50>)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10b      	bne.n	8007c48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007c30:	490c      	ldr	r1, [pc, #48]	; (8007c64 <vQueueAddToRegistry+0x50>)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007c3a:	4a0a      	ldr	r2, [pc, #40]	; (8007c64 <vQueueAddToRegistry+0x50>)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	00db      	lsls	r3, r3, #3
 8007c40:	4413      	add	r3, r2
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007c46:	e006      	b.n	8007c56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	60fb      	str	r3, [r7, #12]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2b07      	cmp	r3, #7
 8007c52:	d9e7      	bls.n	8007c24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop
 8007c58:	3714      	adds	r7, #20
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr
 8007c62:	bf00      	nop
 8007c64:	200045a0 	.word	0x200045a0

08007c68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007c78:	f7ff fa1c 	bl	80070b4 <vPortEnterCritical>
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c82:	b25b      	sxtb	r3, r3
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c88:	d103      	bne.n	8007c92 <vQueueWaitForMessageRestricted+0x2a>
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c98:	b25b      	sxtb	r3, r3
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9e:	d103      	bne.n	8007ca8 <vQueueWaitForMessageRestricted+0x40>
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ca8:	f7ff fa34 	bl	8007114 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d106      	bne.n	8007cc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	3324      	adds	r3, #36	; 0x24
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	68b9      	ldr	r1, [r7, #8]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f000 fcb9 	bl	8008634 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007cc2:	6978      	ldr	r0, [r7, #20]
 8007cc4:	f7ff ff26 	bl	8007b14 <prvUnlockQueue>
	}
 8007cc8:	bf00      	nop
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b08e      	sub	sp, #56	; 0x38
 8007cd4:	af04      	add	r7, sp, #16
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10a      	bne.n	8007cfa <xTaskCreateStatic+0x2a>
	__asm volatile
 8007ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce8:	f383 8811 	msr	BASEPRI, r3
 8007cec:	f3bf 8f6f 	isb	sy
 8007cf0:	f3bf 8f4f 	dsb	sy
 8007cf4:	623b      	str	r3, [r7, #32]
}
 8007cf6:	bf00      	nop
 8007cf8:	e7fe      	b.n	8007cf8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d10a      	bne.n	8007d16 <xTaskCreateStatic+0x46>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	61fb      	str	r3, [r7, #28]
}
 8007d12:	bf00      	nop
 8007d14:	e7fe      	b.n	8007d14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d16:	235c      	movs	r3, #92	; 0x5c
 8007d18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	2b5c      	cmp	r3, #92	; 0x5c
 8007d1e:	d00a      	beq.n	8007d36 <xTaskCreateStatic+0x66>
	__asm volatile
 8007d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d24:	f383 8811 	msr	BASEPRI, r3
 8007d28:	f3bf 8f6f 	isb	sy
 8007d2c:	f3bf 8f4f 	dsb	sy
 8007d30:	61bb      	str	r3, [r7, #24]
}
 8007d32:	bf00      	nop
 8007d34:	e7fe      	b.n	8007d34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007d36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d01e      	beq.n	8007d7c <xTaskCreateStatic+0xac>
 8007d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d01b      	beq.n	8007d7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d50:	2202      	movs	r2, #2
 8007d52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d56:	2300      	movs	r3, #0
 8007d58:	9303      	str	r3, [sp, #12]
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d5c:	9302      	str	r3, [sp, #8]
 8007d5e:	f107 0314 	add.w	r3, r7, #20
 8007d62:	9301      	str	r3, [sp, #4]
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	68b9      	ldr	r1, [r7, #8]
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 f850 	bl	8007e14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007d76:	f000 f8dd 	bl	8007f34 <prvAddNewTaskToReadyList>
 8007d7a:	e001      	b.n	8007d80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007d80:	697b      	ldr	r3, [r7, #20]
	}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3728      	adds	r7, #40	; 0x28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b08c      	sub	sp, #48	; 0x30
 8007d8e:	af04      	add	r7, sp, #16
 8007d90:	60f8      	str	r0, [r7, #12]
 8007d92:	60b9      	str	r1, [r7, #8]
 8007d94:	603b      	str	r3, [r7, #0]
 8007d96:	4613      	mov	r3, r2
 8007d98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d9a:	88fb      	ldrh	r3, [r7, #6]
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7fe fdc0 	bl	8006924 <pvPortMalloc>
 8007da4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00e      	beq.n	8007dca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007dac:	205c      	movs	r0, #92	; 0x5c
 8007dae:	f7fe fdb9 	bl	8006924 <pvPortMalloc>
 8007db2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d003      	beq.n	8007dc2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	631a      	str	r2, [r3, #48]	; 0x30
 8007dc0:	e005      	b.n	8007dce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007dc2:	6978      	ldr	r0, [r7, #20]
 8007dc4:	f7fe fe7a 	bl	8006abc <vPortFree>
 8007dc8:	e001      	b.n	8007dce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d017      	beq.n	8007e04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ddc:	88fa      	ldrh	r2, [r7, #6]
 8007dde:	2300      	movs	r3, #0
 8007de0:	9303      	str	r3, [sp, #12]
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	9302      	str	r3, [sp, #8]
 8007de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	68b9      	ldr	r1, [r7, #8]
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f000 f80e 	bl	8007e14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007df8:	69f8      	ldr	r0, [r7, #28]
 8007dfa:	f000 f89b 	bl	8007f34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	61bb      	str	r3, [r7, #24]
 8007e02:	e002      	b.n	8007e0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e04:	f04f 33ff 	mov.w	r3, #4294967295
 8007e08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e0a:	69bb      	ldr	r3, [r7, #24]
	}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3720      	adds	r7, #32
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b088      	sub	sp, #32
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	607a      	str	r2, [r7, #4]
 8007e20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	21a5      	movs	r1, #165	; 0xa5
 8007e2e:	f001 fd39 	bl	80098a4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	f023 0307 	bic.w	r3, r3, #7
 8007e4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	f003 0307 	and.w	r3, r3, #7
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5a:	f383 8811 	msr	BASEPRI, r3
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	617b      	str	r3, [r7, #20]
}
 8007e68:	bf00      	nop
 8007e6a:	e7fe      	b.n	8007e6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d01f      	beq.n	8007eb2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e72:	2300      	movs	r3, #0
 8007e74:	61fb      	str	r3, [r7, #28]
 8007e76:	e012      	b.n	8007e9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e78:	68ba      	ldr	r2, [r7, #8]
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	4413      	add	r3, r2
 8007e7e:	7819      	ldrb	r1, [r3, #0]
 8007e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	4413      	add	r3, r2
 8007e86:	3334      	adds	r3, #52	; 0x34
 8007e88:	460a      	mov	r2, r1
 8007e8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e8c:	68ba      	ldr	r2, [r7, #8]
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	4413      	add	r3, r2
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d006      	beq.n	8007ea6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	61fb      	str	r3, [r7, #28]
 8007e9e:	69fb      	ldr	r3, [r7, #28]
 8007ea0:	2b0f      	cmp	r3, #15
 8007ea2:	d9e9      	bls.n	8007e78 <prvInitialiseNewTask+0x64>
 8007ea4:	e000      	b.n	8007ea8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007ea6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007eb0:	e003      	b.n	8007eba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ebc:	2b37      	cmp	r3, #55	; 0x37
 8007ebe:	d901      	bls.n	8007ec4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ec0:	2337      	movs	r3, #55	; 0x37
 8007ec2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ec8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ecc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ece:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed8:	3304      	adds	r3, #4
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fe ff2c 	bl	8006d38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee2:	3318      	adds	r3, #24
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7fe ff27 	bl	8006d38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007eee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007efc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007efe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f02:	2200      	movs	r2, #0
 8007f04:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	68f9      	ldr	r1, [r7, #12]
 8007f12:	69b8      	ldr	r0, [r7, #24]
 8007f14:	f7fe ffa4 	bl	8006e60 <pxPortInitialiseStack>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d002      	beq.n	8007f2a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f2a:	bf00      	nop
 8007f2c:	3720      	adds	r7, #32
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
	...

08007f34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f3c:	f7ff f8ba 	bl	80070b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f40:	4b2d      	ldr	r3, [pc, #180]	; (8007ff8 <prvAddNewTaskToReadyList+0xc4>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	3301      	adds	r3, #1
 8007f46:	4a2c      	ldr	r2, [pc, #176]	; (8007ff8 <prvAddNewTaskToReadyList+0xc4>)
 8007f48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f4a:	4b2c      	ldr	r3, [pc, #176]	; (8007ffc <prvAddNewTaskToReadyList+0xc8>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d109      	bne.n	8007f66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f52:	4a2a      	ldr	r2, [pc, #168]	; (8007ffc <prvAddNewTaskToReadyList+0xc8>)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f58:	4b27      	ldr	r3, [pc, #156]	; (8007ff8 <prvAddNewTaskToReadyList+0xc4>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d110      	bne.n	8007f82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f60:	f000 fc94 	bl	800888c <prvInitialiseTaskLists>
 8007f64:	e00d      	b.n	8007f82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f66:	4b26      	ldr	r3, [pc, #152]	; (8008000 <prvAddNewTaskToReadyList+0xcc>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d109      	bne.n	8007f82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f6e:	4b23      	ldr	r3, [pc, #140]	; (8007ffc <prvAddNewTaskToReadyList+0xc8>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d802      	bhi.n	8007f82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f7c:	4a1f      	ldr	r2, [pc, #124]	; (8007ffc <prvAddNewTaskToReadyList+0xc8>)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f82:	4b20      	ldr	r3, [pc, #128]	; (8008004 <prvAddNewTaskToReadyList+0xd0>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3301      	adds	r3, #1
 8007f88:	4a1e      	ldr	r2, [pc, #120]	; (8008004 <prvAddNewTaskToReadyList+0xd0>)
 8007f8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007f8c:	4b1d      	ldr	r3, [pc, #116]	; (8008004 <prvAddNewTaskToReadyList+0xd0>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f98:	4b1b      	ldr	r3, [pc, #108]	; (8008008 <prvAddNewTaskToReadyList+0xd4>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d903      	bls.n	8007fa8 <prvAddNewTaskToReadyList+0x74>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa4:	4a18      	ldr	r2, [pc, #96]	; (8008008 <prvAddNewTaskToReadyList+0xd4>)
 8007fa6:	6013      	str	r3, [r2, #0]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fac:	4613      	mov	r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4413      	add	r3, r2
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4a15      	ldr	r2, [pc, #84]	; (800800c <prvAddNewTaskToReadyList+0xd8>)
 8007fb6:	441a      	add	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3304      	adds	r3, #4
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	4610      	mov	r0, r2
 8007fc0:	f7fe fec7 	bl	8006d52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007fc4:	f7ff f8a6 	bl	8007114 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007fc8:	4b0d      	ldr	r3, [pc, #52]	; (8008000 <prvAddNewTaskToReadyList+0xcc>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00e      	beq.n	8007fee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007fd0:	4b0a      	ldr	r3, [pc, #40]	; (8007ffc <prvAddNewTaskToReadyList+0xc8>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d207      	bcs.n	8007fee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007fde:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <prvAddNewTaskToReadyList+0xdc>)
 8007fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	f3bf 8f4f 	dsb	sy
 8007fea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fee:	bf00      	nop
 8007ff0:	3708      	adds	r7, #8
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	20004ab4 	.word	0x20004ab4
 8007ffc:	200045e0 	.word	0x200045e0
 8008000:	20004ac0 	.word	0x20004ac0
 8008004:	20004ad0 	.word	0x20004ad0
 8008008:	20004abc 	.word	0x20004abc
 800800c:	200045e4 	.word	0x200045e4
 8008010:	e000ed04 	.word	0xe000ed04

08008014 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008014:	b580      	push	{r7, lr}
 8008016:	b08a      	sub	sp, #40	; 0x28
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800801e:	2300      	movs	r3, #0
 8008020:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10a      	bne.n	800803e <vTaskDelayUntil+0x2a>
	__asm volatile
 8008028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800802c:	f383 8811 	msr	BASEPRI, r3
 8008030:	f3bf 8f6f 	isb	sy
 8008034:	f3bf 8f4f 	dsb	sy
 8008038:	617b      	str	r3, [r7, #20]
}
 800803a:	bf00      	nop
 800803c:	e7fe      	b.n	800803c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d10a      	bne.n	800805a <vTaskDelayUntil+0x46>
	__asm volatile
 8008044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	613b      	str	r3, [r7, #16]
}
 8008056:	bf00      	nop
 8008058:	e7fe      	b.n	8008058 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800805a:	4b2a      	ldr	r3, [pc, #168]	; (8008104 <vTaskDelayUntil+0xf0>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00a      	beq.n	8008078 <vTaskDelayUntil+0x64>
	__asm volatile
 8008062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	60fb      	str	r3, [r7, #12]
}
 8008074:	bf00      	nop
 8008076:	e7fe      	b.n	8008076 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8008078:	f000 f8e4 	bl	8008244 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800807c:	4b22      	ldr	r3, [pc, #136]	; (8008108 <vTaskDelayUntil+0xf4>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	4413      	add	r3, r2
 800808a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6a3a      	ldr	r2, [r7, #32]
 8008092:	429a      	cmp	r2, r3
 8008094:	d20b      	bcs.n	80080ae <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	69fa      	ldr	r2, [r7, #28]
 800809c:	429a      	cmp	r2, r3
 800809e:	d211      	bcs.n	80080c4 <vTaskDelayUntil+0xb0>
 80080a0:	69fa      	ldr	r2, [r7, #28]
 80080a2:	6a3b      	ldr	r3, [r7, #32]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d90d      	bls.n	80080c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80080a8:	2301      	movs	r3, #1
 80080aa:	627b      	str	r3, [r7, #36]	; 0x24
 80080ac:	e00a      	b.n	80080c4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69fa      	ldr	r2, [r7, #28]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d303      	bcc.n	80080c0 <vTaskDelayUntil+0xac>
 80080b8:	69fa      	ldr	r2, [r7, #28]
 80080ba:	6a3b      	ldr	r3, [r7, #32]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d901      	bls.n	80080c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80080c0:	2301      	movs	r3, #1
 80080c2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80080ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d006      	beq.n	80080de <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80080d0:	69fa      	ldr	r2, [r7, #28]
 80080d2:	6a3b      	ldr	r3, [r7, #32]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	2100      	movs	r1, #0
 80080d8:	4618      	mov	r0, r3
 80080da:	f000 fd21 	bl	8008b20 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80080de:	f000 f8bf 	bl	8008260 <xTaskResumeAll>
 80080e2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d107      	bne.n	80080fa <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 80080ea:	4b08      	ldr	r3, [pc, #32]	; (800810c <vTaskDelayUntil+0xf8>)
 80080ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80080fa:	bf00      	nop
 80080fc:	3728      	adds	r7, #40	; 0x28
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	20004adc 	.word	0x20004adc
 8008108:	20004ab8 	.word	0x20004ab8
 800810c:	e000ed04 	.word	0xe000ed04

08008110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008118:	2300      	movs	r3, #0
 800811a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d017      	beq.n	8008152 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008122:	4b13      	ldr	r3, [pc, #76]	; (8008170 <vTaskDelay+0x60>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00a      	beq.n	8008140 <vTaskDelay+0x30>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	60bb      	str	r3, [r7, #8]
}
 800813c:	bf00      	nop
 800813e:	e7fe      	b.n	800813e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008140:	f000 f880 	bl	8008244 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008144:	2100      	movs	r1, #0
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 fcea 	bl	8008b20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800814c:	f000 f888 	bl	8008260 <xTaskResumeAll>
 8008150:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d107      	bne.n	8008168 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008158:	4b06      	ldr	r3, [pc, #24]	; (8008174 <vTaskDelay+0x64>)
 800815a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008168:	bf00      	nop
 800816a:	3710      	adds	r7, #16
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	20004adc 	.word	0x20004adc
 8008174:	e000ed04 	.word	0xe000ed04

08008178 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b08a      	sub	sp, #40	; 0x28
 800817c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800817e:	2300      	movs	r3, #0
 8008180:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008182:	2300      	movs	r3, #0
 8008184:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008186:	463a      	mov	r2, r7
 8008188:	1d39      	adds	r1, r7, #4
 800818a:	f107 0308 	add.w	r3, r7, #8
 800818e:	4618      	mov	r0, r3
 8008190:	f7fe fb94 	bl	80068bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008194:	6839      	ldr	r1, [r7, #0]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68ba      	ldr	r2, [r7, #8]
 800819a:	9202      	str	r2, [sp, #8]
 800819c:	9301      	str	r3, [sp, #4]
 800819e:	2300      	movs	r3, #0
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	2300      	movs	r3, #0
 80081a4:	460a      	mov	r2, r1
 80081a6:	4921      	ldr	r1, [pc, #132]	; (800822c <vTaskStartScheduler+0xb4>)
 80081a8:	4821      	ldr	r0, [pc, #132]	; (8008230 <vTaskStartScheduler+0xb8>)
 80081aa:	f7ff fd91 	bl	8007cd0 <xTaskCreateStatic>
 80081ae:	4603      	mov	r3, r0
 80081b0:	4a20      	ldr	r2, [pc, #128]	; (8008234 <vTaskStartScheduler+0xbc>)
 80081b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80081b4:	4b1f      	ldr	r3, [pc, #124]	; (8008234 <vTaskStartScheduler+0xbc>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d002      	beq.n	80081c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80081bc:	2301      	movs	r3, #1
 80081be:	617b      	str	r3, [r7, #20]
 80081c0:	e001      	b.n	80081c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80081c2:	2300      	movs	r3, #0
 80081c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d102      	bne.n	80081d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80081cc:	f000 fcfc 	bl	8008bc8 <xTimerCreateTimerTask>
 80081d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d116      	bne.n	8008206 <vTaskStartScheduler+0x8e>
	__asm volatile
 80081d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	613b      	str	r3, [r7, #16]
}
 80081ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80081ec:	4b12      	ldr	r3, [pc, #72]	; (8008238 <vTaskStartScheduler+0xc0>)
 80081ee:	f04f 32ff 	mov.w	r2, #4294967295
 80081f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80081f4:	4b11      	ldr	r3, [pc, #68]	; (800823c <vTaskStartScheduler+0xc4>)
 80081f6:	2201      	movs	r2, #1
 80081f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80081fa:	4b11      	ldr	r3, [pc, #68]	; (8008240 <vTaskStartScheduler+0xc8>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008200:	f7fe feb6 	bl	8006f70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008204:	e00e      	b.n	8008224 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820c:	d10a      	bne.n	8008224 <vTaskStartScheduler+0xac>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	60fb      	str	r3, [r7, #12]
}
 8008220:	bf00      	nop
 8008222:	e7fe      	b.n	8008222 <vTaskStartScheduler+0xaa>
}
 8008224:	bf00      	nop
 8008226:	3718      	adds	r7, #24
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	0800a1f4 	.word	0x0800a1f4
 8008230:	0800885d 	.word	0x0800885d
 8008234:	20004ad8 	.word	0x20004ad8
 8008238:	20004ad4 	.word	0x20004ad4
 800823c:	20004ac0 	.word	0x20004ac0
 8008240:	20004ab8 	.word	0x20004ab8

08008244 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008244:	b480      	push	{r7}
 8008246:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008248:	4b04      	ldr	r3, [pc, #16]	; (800825c <vTaskSuspendAll+0x18>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3301      	adds	r3, #1
 800824e:	4a03      	ldr	r2, [pc, #12]	; (800825c <vTaskSuspendAll+0x18>)
 8008250:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008252:	bf00      	nop
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	20004adc 	.word	0x20004adc

08008260 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008266:	2300      	movs	r3, #0
 8008268:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800826a:	2300      	movs	r3, #0
 800826c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800826e:	4b42      	ldr	r3, [pc, #264]	; (8008378 <xTaskResumeAll+0x118>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10a      	bne.n	800828c <xTaskResumeAll+0x2c>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827a:	f383 8811 	msr	BASEPRI, r3
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f3bf 8f4f 	dsb	sy
 8008286:	603b      	str	r3, [r7, #0]
}
 8008288:	bf00      	nop
 800828a:	e7fe      	b.n	800828a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800828c:	f7fe ff12 	bl	80070b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008290:	4b39      	ldr	r3, [pc, #228]	; (8008378 <xTaskResumeAll+0x118>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	3b01      	subs	r3, #1
 8008296:	4a38      	ldr	r2, [pc, #224]	; (8008378 <xTaskResumeAll+0x118>)
 8008298:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800829a:	4b37      	ldr	r3, [pc, #220]	; (8008378 <xTaskResumeAll+0x118>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d162      	bne.n	8008368 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80082a2:	4b36      	ldr	r3, [pc, #216]	; (800837c <xTaskResumeAll+0x11c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d05e      	beq.n	8008368 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082aa:	e02f      	b.n	800830c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082ac:	4b34      	ldr	r3, [pc, #208]	; (8008380 <xTaskResumeAll+0x120>)
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	68db      	ldr	r3, [r3, #12]
 80082b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	3318      	adds	r3, #24
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7fe fda7 	bl	8006e0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	3304      	adds	r3, #4
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7fe fda2 	bl	8006e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082cc:	4b2d      	ldr	r3, [pc, #180]	; (8008384 <xTaskResumeAll+0x124>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d903      	bls.n	80082dc <xTaskResumeAll+0x7c>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d8:	4a2a      	ldr	r2, [pc, #168]	; (8008384 <xTaskResumeAll+0x124>)
 80082da:	6013      	str	r3, [r2, #0]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082e0:	4613      	mov	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	4413      	add	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4a27      	ldr	r2, [pc, #156]	; (8008388 <xTaskResumeAll+0x128>)
 80082ea:	441a      	add	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	3304      	adds	r3, #4
 80082f0:	4619      	mov	r1, r3
 80082f2:	4610      	mov	r0, r2
 80082f4:	f7fe fd2d 	bl	8006d52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082fc:	4b23      	ldr	r3, [pc, #140]	; (800838c <xTaskResumeAll+0x12c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008302:	429a      	cmp	r2, r3
 8008304:	d302      	bcc.n	800830c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008306:	4b22      	ldr	r3, [pc, #136]	; (8008390 <xTaskResumeAll+0x130>)
 8008308:	2201      	movs	r2, #1
 800830a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800830c:	4b1c      	ldr	r3, [pc, #112]	; (8008380 <xTaskResumeAll+0x120>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1cb      	bne.n	80082ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800831a:	f000 fb55 	bl	80089c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800831e:	4b1d      	ldr	r3, [pc, #116]	; (8008394 <xTaskResumeAll+0x134>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d010      	beq.n	800834c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800832a:	f000 f847 	bl	80083bc <xTaskIncrementTick>
 800832e:	4603      	mov	r3, r0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d002      	beq.n	800833a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008334:	4b16      	ldr	r3, [pc, #88]	; (8008390 <xTaskResumeAll+0x130>)
 8008336:	2201      	movs	r2, #1
 8008338:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	3b01      	subs	r3, #1
 800833e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d1f1      	bne.n	800832a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008346:	4b13      	ldr	r3, [pc, #76]	; (8008394 <xTaskResumeAll+0x134>)
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800834c:	4b10      	ldr	r3, [pc, #64]	; (8008390 <xTaskResumeAll+0x130>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d009      	beq.n	8008368 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008354:	2301      	movs	r3, #1
 8008356:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008358:	4b0f      	ldr	r3, [pc, #60]	; (8008398 <xTaskResumeAll+0x138>)
 800835a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800835e:	601a      	str	r2, [r3, #0]
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008368:	f7fe fed4 	bl	8007114 <vPortExitCritical>

	return xAlreadyYielded;
 800836c:	68bb      	ldr	r3, [r7, #8]
}
 800836e:	4618      	mov	r0, r3
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	20004adc 	.word	0x20004adc
 800837c:	20004ab4 	.word	0x20004ab4
 8008380:	20004a74 	.word	0x20004a74
 8008384:	20004abc 	.word	0x20004abc
 8008388:	200045e4 	.word	0x200045e4
 800838c:	200045e0 	.word	0x200045e0
 8008390:	20004ac8 	.word	0x20004ac8
 8008394:	20004ac4 	.word	0x20004ac4
 8008398:	e000ed04 	.word	0xe000ed04

0800839c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80083a2:	4b05      	ldr	r3, [pc, #20]	; (80083b8 <xTaskGetTickCount+0x1c>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80083a8:	687b      	ldr	r3, [r7, #4]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	20004ab8 	.word	0x20004ab8

080083bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b086      	sub	sp, #24
 80083c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083c6:	4b4f      	ldr	r3, [pc, #316]	; (8008504 <xTaskIncrementTick+0x148>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f040 808f 	bne.w	80084ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80083d0:	4b4d      	ldr	r3, [pc, #308]	; (8008508 <xTaskIncrementTick+0x14c>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	3301      	adds	r3, #1
 80083d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80083d8:	4a4b      	ldr	r2, [pc, #300]	; (8008508 <xTaskIncrementTick+0x14c>)
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d120      	bne.n	8008426 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80083e4:	4b49      	ldr	r3, [pc, #292]	; (800850c <xTaskIncrementTick+0x150>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00a      	beq.n	8008404 <xTaskIncrementTick+0x48>
	__asm volatile
 80083ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f2:	f383 8811 	msr	BASEPRI, r3
 80083f6:	f3bf 8f6f 	isb	sy
 80083fa:	f3bf 8f4f 	dsb	sy
 80083fe:	603b      	str	r3, [r7, #0]
}
 8008400:	bf00      	nop
 8008402:	e7fe      	b.n	8008402 <xTaskIncrementTick+0x46>
 8008404:	4b41      	ldr	r3, [pc, #260]	; (800850c <xTaskIncrementTick+0x150>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	60fb      	str	r3, [r7, #12]
 800840a:	4b41      	ldr	r3, [pc, #260]	; (8008510 <xTaskIncrementTick+0x154>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a3f      	ldr	r2, [pc, #252]	; (800850c <xTaskIncrementTick+0x150>)
 8008410:	6013      	str	r3, [r2, #0]
 8008412:	4a3f      	ldr	r2, [pc, #252]	; (8008510 <xTaskIncrementTick+0x154>)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6013      	str	r3, [r2, #0]
 8008418:	4b3e      	ldr	r3, [pc, #248]	; (8008514 <xTaskIncrementTick+0x158>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	3301      	adds	r3, #1
 800841e:	4a3d      	ldr	r2, [pc, #244]	; (8008514 <xTaskIncrementTick+0x158>)
 8008420:	6013      	str	r3, [r2, #0]
 8008422:	f000 fad1 	bl	80089c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008426:	4b3c      	ldr	r3, [pc, #240]	; (8008518 <xTaskIncrementTick+0x15c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	693a      	ldr	r2, [r7, #16]
 800842c:	429a      	cmp	r2, r3
 800842e:	d349      	bcc.n	80084c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008430:	4b36      	ldr	r3, [pc, #216]	; (800850c <xTaskIncrementTick+0x150>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d104      	bne.n	8008444 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800843a:	4b37      	ldr	r3, [pc, #220]	; (8008518 <xTaskIncrementTick+0x15c>)
 800843c:	f04f 32ff 	mov.w	r2, #4294967295
 8008440:	601a      	str	r2, [r3, #0]
					break;
 8008442:	e03f      	b.n	80084c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008444:	4b31      	ldr	r3, [pc, #196]	; (800850c <xTaskIncrementTick+0x150>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	429a      	cmp	r2, r3
 800845a:	d203      	bcs.n	8008464 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800845c:	4a2e      	ldr	r2, [pc, #184]	; (8008518 <xTaskIncrementTick+0x15c>)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008462:	e02f      	b.n	80084c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	3304      	adds	r3, #4
 8008468:	4618      	mov	r0, r3
 800846a:	f7fe fccf 	bl	8006e0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008472:	2b00      	cmp	r3, #0
 8008474:	d004      	beq.n	8008480 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	3318      	adds	r3, #24
 800847a:	4618      	mov	r0, r3
 800847c:	f7fe fcc6 	bl	8006e0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008484:	4b25      	ldr	r3, [pc, #148]	; (800851c <xTaskIncrementTick+0x160>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	429a      	cmp	r2, r3
 800848a:	d903      	bls.n	8008494 <xTaskIncrementTick+0xd8>
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008490:	4a22      	ldr	r2, [pc, #136]	; (800851c <xTaskIncrementTick+0x160>)
 8008492:	6013      	str	r3, [r2, #0]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008498:	4613      	mov	r3, r2
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	009b      	lsls	r3, r3, #2
 80084a0:	4a1f      	ldr	r2, [pc, #124]	; (8008520 <xTaskIncrementTick+0x164>)
 80084a2:	441a      	add	r2, r3
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	3304      	adds	r3, #4
 80084a8:	4619      	mov	r1, r3
 80084aa:	4610      	mov	r0, r2
 80084ac:	f7fe fc51 	bl	8006d52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b4:	4b1b      	ldr	r3, [pc, #108]	; (8008524 <xTaskIncrementTick+0x168>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d3b8      	bcc.n	8008430 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80084be:	2301      	movs	r3, #1
 80084c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084c2:	e7b5      	b.n	8008430 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80084c4:	4b17      	ldr	r3, [pc, #92]	; (8008524 <xTaskIncrementTick+0x168>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ca:	4915      	ldr	r1, [pc, #84]	; (8008520 <xTaskIncrementTick+0x164>)
 80084cc:	4613      	mov	r3, r2
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	4413      	add	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	440b      	add	r3, r1
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d901      	bls.n	80084e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80084dc:	2301      	movs	r3, #1
 80084de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80084e0:	4b11      	ldr	r3, [pc, #68]	; (8008528 <xTaskIncrementTick+0x16c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d007      	beq.n	80084f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80084e8:	2301      	movs	r3, #1
 80084ea:	617b      	str	r3, [r7, #20]
 80084ec:	e004      	b.n	80084f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80084ee:	4b0f      	ldr	r3, [pc, #60]	; (800852c <xTaskIncrementTick+0x170>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	3301      	adds	r3, #1
 80084f4:	4a0d      	ldr	r2, [pc, #52]	; (800852c <xTaskIncrementTick+0x170>)
 80084f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80084f8:	697b      	ldr	r3, [r7, #20]
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3718      	adds	r7, #24
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	20004adc 	.word	0x20004adc
 8008508:	20004ab8 	.word	0x20004ab8
 800850c:	20004a6c 	.word	0x20004a6c
 8008510:	20004a70 	.word	0x20004a70
 8008514:	20004acc 	.word	0x20004acc
 8008518:	20004ad4 	.word	0x20004ad4
 800851c:	20004abc 	.word	0x20004abc
 8008520:	200045e4 	.word	0x200045e4
 8008524:	200045e0 	.word	0x200045e0
 8008528:	20004ac8 	.word	0x20004ac8
 800852c:	20004ac4 	.word	0x20004ac4

08008530 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008536:	4b28      	ldr	r3, [pc, #160]	; (80085d8 <vTaskSwitchContext+0xa8>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800853e:	4b27      	ldr	r3, [pc, #156]	; (80085dc <vTaskSwitchContext+0xac>)
 8008540:	2201      	movs	r2, #1
 8008542:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008544:	e041      	b.n	80085ca <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008546:	4b25      	ldr	r3, [pc, #148]	; (80085dc <vTaskSwitchContext+0xac>)
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800854c:	4b24      	ldr	r3, [pc, #144]	; (80085e0 <vTaskSwitchContext+0xb0>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	60fb      	str	r3, [r7, #12]
 8008552:	e010      	b.n	8008576 <vTaskSwitchContext+0x46>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10a      	bne.n	8008570 <vTaskSwitchContext+0x40>
	__asm volatile
 800855a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	607b      	str	r3, [r7, #4]
}
 800856c:	bf00      	nop
 800856e:	e7fe      	b.n	800856e <vTaskSwitchContext+0x3e>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	3b01      	subs	r3, #1
 8008574:	60fb      	str	r3, [r7, #12]
 8008576:	491b      	ldr	r1, [pc, #108]	; (80085e4 <vTaskSwitchContext+0xb4>)
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	4613      	mov	r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	4413      	add	r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	440b      	add	r3, r1
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d0e4      	beq.n	8008554 <vTaskSwitchContext+0x24>
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	4613      	mov	r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4413      	add	r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4a13      	ldr	r2, [pc, #76]	; (80085e4 <vTaskSwitchContext+0xb4>)
 8008596:	4413      	add	r3, r2
 8008598:	60bb      	str	r3, [r7, #8]
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	685a      	ldr	r2, [r3, #4]
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	605a      	str	r2, [r3, #4]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	685a      	ldr	r2, [r3, #4]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	3308      	adds	r3, #8
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d104      	bne.n	80085ba <vTaskSwitchContext+0x8a>
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	605a      	str	r2, [r3, #4]
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	4a09      	ldr	r2, [pc, #36]	; (80085e8 <vTaskSwitchContext+0xb8>)
 80085c2:	6013      	str	r3, [r2, #0]
 80085c4:	4a06      	ldr	r2, [pc, #24]	; (80085e0 <vTaskSwitchContext+0xb0>)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6013      	str	r3, [r2, #0]
}
 80085ca:	bf00      	nop
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	20004adc 	.word	0x20004adc
 80085dc:	20004ac8 	.word	0x20004ac8
 80085e0:	20004abc 	.word	0x20004abc
 80085e4:	200045e4 	.word	0x200045e4
 80085e8:	200045e0 	.word	0x200045e0

080085ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d10a      	bne.n	8008612 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80085fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008600:	f383 8811 	msr	BASEPRI, r3
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	f3bf 8f4f 	dsb	sy
 800860c:	60fb      	str	r3, [r7, #12]
}
 800860e:	bf00      	nop
 8008610:	e7fe      	b.n	8008610 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008612:	4b07      	ldr	r3, [pc, #28]	; (8008630 <vTaskPlaceOnEventList+0x44>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3318      	adds	r3, #24
 8008618:	4619      	mov	r1, r3
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7fe fbbd 	bl	8006d9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008620:	2101      	movs	r1, #1
 8008622:	6838      	ldr	r0, [r7, #0]
 8008624:	f000 fa7c 	bl	8008b20 <prvAddCurrentTaskToDelayedList>
}
 8008628:	bf00      	nop
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	200045e0 	.word	0x200045e0

08008634 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d10a      	bne.n	800865c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800864a:	f383 8811 	msr	BASEPRI, r3
 800864e:	f3bf 8f6f 	isb	sy
 8008652:	f3bf 8f4f 	dsb	sy
 8008656:	617b      	str	r3, [r7, #20]
}
 8008658:	bf00      	nop
 800865a:	e7fe      	b.n	800865a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800865c:	4b0a      	ldr	r3, [pc, #40]	; (8008688 <vTaskPlaceOnEventListRestricted+0x54>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3318      	adds	r3, #24
 8008662:	4619      	mov	r1, r3
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f7fe fb74 	bl	8006d52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d002      	beq.n	8008676 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008670:	f04f 33ff 	mov.w	r3, #4294967295
 8008674:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008676:	6879      	ldr	r1, [r7, #4]
 8008678:	68b8      	ldr	r0, [r7, #8]
 800867a:	f000 fa51 	bl	8008b20 <prvAddCurrentTaskToDelayedList>
	}
 800867e:	bf00      	nop
 8008680:	3718      	adds	r7, #24
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	200045e0 	.word	0x200045e0

0800868c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b086      	sub	sp, #24
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	68db      	ldr	r3, [r3, #12]
 800869a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10a      	bne.n	80086b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	60fb      	str	r3, [r7, #12]
}
 80086b4:	bf00      	nop
 80086b6:	e7fe      	b.n	80086b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	3318      	adds	r3, #24
 80086bc:	4618      	mov	r0, r3
 80086be:	f7fe fba5 	bl	8006e0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086c2:	4b1e      	ldr	r3, [pc, #120]	; (800873c <xTaskRemoveFromEventList+0xb0>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d11d      	bne.n	8008706 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	3304      	adds	r3, #4
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7fe fb9c 	bl	8006e0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d8:	4b19      	ldr	r3, [pc, #100]	; (8008740 <xTaskRemoveFromEventList+0xb4>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d903      	bls.n	80086e8 <xTaskRemoveFromEventList+0x5c>
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e4:	4a16      	ldr	r2, [pc, #88]	; (8008740 <xTaskRemoveFromEventList+0xb4>)
 80086e6:	6013      	str	r3, [r2, #0]
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ec:	4613      	mov	r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4413      	add	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4a13      	ldr	r2, [pc, #76]	; (8008744 <xTaskRemoveFromEventList+0xb8>)
 80086f6:	441a      	add	r2, r3
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	3304      	adds	r3, #4
 80086fc:	4619      	mov	r1, r3
 80086fe:	4610      	mov	r0, r2
 8008700:	f7fe fb27 	bl	8006d52 <vListInsertEnd>
 8008704:	e005      	b.n	8008712 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	3318      	adds	r3, #24
 800870a:	4619      	mov	r1, r3
 800870c:	480e      	ldr	r0, [pc, #56]	; (8008748 <xTaskRemoveFromEventList+0xbc>)
 800870e:	f7fe fb20 	bl	8006d52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008716:	4b0d      	ldr	r3, [pc, #52]	; (800874c <xTaskRemoveFromEventList+0xc0>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800871c:	429a      	cmp	r2, r3
 800871e:	d905      	bls.n	800872c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008720:	2301      	movs	r3, #1
 8008722:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008724:	4b0a      	ldr	r3, [pc, #40]	; (8008750 <xTaskRemoveFromEventList+0xc4>)
 8008726:	2201      	movs	r2, #1
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e001      	b.n	8008730 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800872c:	2300      	movs	r3, #0
 800872e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008730:	697b      	ldr	r3, [r7, #20]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20004adc 	.word	0x20004adc
 8008740:	20004abc 	.word	0x20004abc
 8008744:	200045e4 	.word	0x200045e4
 8008748:	20004a74 	.word	0x20004a74
 800874c:	200045e0 	.word	0x200045e0
 8008750:	20004ac8 	.word	0x20004ac8

08008754 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800875c:	4b06      	ldr	r3, [pc, #24]	; (8008778 <vTaskInternalSetTimeOutState+0x24>)
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008764:	4b05      	ldr	r3, [pc, #20]	; (800877c <vTaskInternalSetTimeOutState+0x28>)
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	605a      	str	r2, [r3, #4]
}
 800876c:	bf00      	nop
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr
 8008778:	20004acc 	.word	0x20004acc
 800877c:	20004ab8 	.word	0x20004ab8

08008780 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b088      	sub	sp, #32
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d10a      	bne.n	80087a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	613b      	str	r3, [r7, #16]
}
 80087a2:	bf00      	nop
 80087a4:	e7fe      	b.n	80087a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d10a      	bne.n	80087c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80087ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	60fb      	str	r3, [r7, #12]
}
 80087be:	bf00      	nop
 80087c0:	e7fe      	b.n	80087c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80087c2:	f7fe fc77 	bl	80070b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80087c6:	4b1d      	ldr	r3, [pc, #116]	; (800883c <xTaskCheckForTimeOut+0xbc>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	69ba      	ldr	r2, [r7, #24]
 80087d2:	1ad3      	subs	r3, r2, r3
 80087d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087de:	d102      	bne.n	80087e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80087e0:	2300      	movs	r3, #0
 80087e2:	61fb      	str	r3, [r7, #28]
 80087e4:	e023      	b.n	800882e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	4b15      	ldr	r3, [pc, #84]	; (8008840 <xTaskCheckForTimeOut+0xc0>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d007      	beq.n	8008802 <xTaskCheckForTimeOut+0x82>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	69ba      	ldr	r2, [r7, #24]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d302      	bcc.n	8008802 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80087fc:	2301      	movs	r3, #1
 80087fe:	61fb      	str	r3, [r7, #28]
 8008800:	e015      	b.n	800882e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	429a      	cmp	r2, r3
 800880a:	d20b      	bcs.n	8008824 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	1ad2      	subs	r2, r2, r3
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f7ff ff9b 	bl	8008754 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800881e:	2300      	movs	r3, #0
 8008820:	61fb      	str	r3, [r7, #28]
 8008822:	e004      	b.n	800882e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800882a:	2301      	movs	r3, #1
 800882c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800882e:	f7fe fc71 	bl	8007114 <vPortExitCritical>

	return xReturn;
 8008832:	69fb      	ldr	r3, [r7, #28]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3720      	adds	r7, #32
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	20004ab8 	.word	0x20004ab8
 8008840:	20004acc 	.word	0x20004acc

08008844 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008844:	b480      	push	{r7}
 8008846:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008848:	4b03      	ldr	r3, [pc, #12]	; (8008858 <vTaskMissedYield+0x14>)
 800884a:	2201      	movs	r2, #1
 800884c:	601a      	str	r2, [r3, #0]
}
 800884e:	bf00      	nop
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	20004ac8 	.word	0x20004ac8

0800885c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008864:	f000 f852 	bl	800890c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008868:	4b06      	ldr	r3, [pc, #24]	; (8008884 <prvIdleTask+0x28>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b01      	cmp	r3, #1
 800886e:	d9f9      	bls.n	8008864 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008870:	4b05      	ldr	r3, [pc, #20]	; (8008888 <prvIdleTask+0x2c>)
 8008872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008876:	601a      	str	r2, [r3, #0]
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008880:	e7f0      	b.n	8008864 <prvIdleTask+0x8>
 8008882:	bf00      	nop
 8008884:	200045e4 	.word	0x200045e4
 8008888:	e000ed04 	.word	0xe000ed04

0800888c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008892:	2300      	movs	r3, #0
 8008894:	607b      	str	r3, [r7, #4]
 8008896:	e00c      	b.n	80088b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	4613      	mov	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	4a12      	ldr	r2, [pc, #72]	; (80088ec <prvInitialiseTaskLists+0x60>)
 80088a4:	4413      	add	r3, r2
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fe fa26 	bl	8006cf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	3301      	adds	r3, #1
 80088b0:	607b      	str	r3, [r7, #4]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2b37      	cmp	r3, #55	; 0x37
 80088b6:	d9ef      	bls.n	8008898 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80088b8:	480d      	ldr	r0, [pc, #52]	; (80088f0 <prvInitialiseTaskLists+0x64>)
 80088ba:	f7fe fa1d 	bl	8006cf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80088be:	480d      	ldr	r0, [pc, #52]	; (80088f4 <prvInitialiseTaskLists+0x68>)
 80088c0:	f7fe fa1a 	bl	8006cf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80088c4:	480c      	ldr	r0, [pc, #48]	; (80088f8 <prvInitialiseTaskLists+0x6c>)
 80088c6:	f7fe fa17 	bl	8006cf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80088ca:	480c      	ldr	r0, [pc, #48]	; (80088fc <prvInitialiseTaskLists+0x70>)
 80088cc:	f7fe fa14 	bl	8006cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80088d0:	480b      	ldr	r0, [pc, #44]	; (8008900 <prvInitialiseTaskLists+0x74>)
 80088d2:	f7fe fa11 	bl	8006cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80088d6:	4b0b      	ldr	r3, [pc, #44]	; (8008904 <prvInitialiseTaskLists+0x78>)
 80088d8:	4a05      	ldr	r2, [pc, #20]	; (80088f0 <prvInitialiseTaskLists+0x64>)
 80088da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088dc:	4b0a      	ldr	r3, [pc, #40]	; (8008908 <prvInitialiseTaskLists+0x7c>)
 80088de:	4a05      	ldr	r2, [pc, #20]	; (80088f4 <prvInitialiseTaskLists+0x68>)
 80088e0:	601a      	str	r2, [r3, #0]
}
 80088e2:	bf00      	nop
 80088e4:	3708      	adds	r7, #8
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	200045e4 	.word	0x200045e4
 80088f0:	20004a44 	.word	0x20004a44
 80088f4:	20004a58 	.word	0x20004a58
 80088f8:	20004a74 	.word	0x20004a74
 80088fc:	20004a88 	.word	0x20004a88
 8008900:	20004aa0 	.word	0x20004aa0
 8008904:	20004a6c 	.word	0x20004a6c
 8008908:	20004a70 	.word	0x20004a70

0800890c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008912:	e019      	b.n	8008948 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008914:	f7fe fbce 	bl	80070b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008918:	4b10      	ldr	r3, [pc, #64]	; (800895c <prvCheckTasksWaitingTermination+0x50>)
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3304      	adds	r3, #4
 8008924:	4618      	mov	r0, r3
 8008926:	f7fe fa71 	bl	8006e0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800892a:	4b0d      	ldr	r3, [pc, #52]	; (8008960 <prvCheckTasksWaitingTermination+0x54>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3b01      	subs	r3, #1
 8008930:	4a0b      	ldr	r2, [pc, #44]	; (8008960 <prvCheckTasksWaitingTermination+0x54>)
 8008932:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008934:	4b0b      	ldr	r3, [pc, #44]	; (8008964 <prvCheckTasksWaitingTermination+0x58>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	3b01      	subs	r3, #1
 800893a:	4a0a      	ldr	r2, [pc, #40]	; (8008964 <prvCheckTasksWaitingTermination+0x58>)
 800893c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800893e:	f7fe fbe9 	bl	8007114 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 f810 	bl	8008968 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008948:	4b06      	ldr	r3, [pc, #24]	; (8008964 <prvCheckTasksWaitingTermination+0x58>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d1e1      	bne.n	8008914 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008950:	bf00      	nop
 8008952:	bf00      	nop
 8008954:	3708      	adds	r7, #8
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	20004a88 	.word	0x20004a88
 8008960:	20004ab4 	.word	0x20004ab4
 8008964:	20004a9c 	.word	0x20004a9c

08008968 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008976:	2b00      	cmp	r3, #0
 8008978:	d108      	bne.n	800898c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897e:	4618      	mov	r0, r3
 8008980:	f7fe f89c 	bl	8006abc <vPortFree>
				vPortFree( pxTCB );
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7fe f899 	bl	8006abc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800898a:	e018      	b.n	80089be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008992:	2b01      	cmp	r3, #1
 8008994:	d103      	bne.n	800899e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f7fe f890 	bl	8006abc <vPortFree>
	}
 800899c:	e00f      	b.n	80089be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d00a      	beq.n	80089be <prvDeleteTCB+0x56>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ac:	f383 8811 	msr	BASEPRI, r3
 80089b0:	f3bf 8f6f 	isb	sy
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	60fb      	str	r3, [r7, #12]
}
 80089ba:	bf00      	nop
 80089bc:	e7fe      	b.n	80089bc <prvDeleteTCB+0x54>
	}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
	...

080089c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80089c8:	b480      	push	{r7}
 80089ca:	b083      	sub	sp, #12
 80089cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089ce:	4b0c      	ldr	r3, [pc, #48]	; (8008a00 <prvResetNextTaskUnblockTime+0x38>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d104      	bne.n	80089e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80089d8:	4b0a      	ldr	r3, [pc, #40]	; (8008a04 <prvResetNextTaskUnblockTime+0x3c>)
 80089da:	f04f 32ff 	mov.w	r2, #4294967295
 80089de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80089e0:	e008      	b.n	80089f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e2:	4b07      	ldr	r3, [pc, #28]	; (8008a00 <prvResetNextTaskUnblockTime+0x38>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	4a04      	ldr	r2, [pc, #16]	; (8008a04 <prvResetNextTaskUnblockTime+0x3c>)
 80089f2:	6013      	str	r3, [r2, #0]
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr
 8008a00:	20004a6c 	.word	0x20004a6c
 8008a04:	20004ad4 	.word	0x20004ad4

08008a08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008a0e:	4b0b      	ldr	r3, [pc, #44]	; (8008a3c <xTaskGetSchedulerState+0x34>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d102      	bne.n	8008a1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008a16:	2301      	movs	r3, #1
 8008a18:	607b      	str	r3, [r7, #4]
 8008a1a:	e008      	b.n	8008a2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a1c:	4b08      	ldr	r3, [pc, #32]	; (8008a40 <xTaskGetSchedulerState+0x38>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d102      	bne.n	8008a2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008a24:	2302      	movs	r3, #2
 8008a26:	607b      	str	r3, [r7, #4]
 8008a28:	e001      	b.n	8008a2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008a2e:	687b      	ldr	r3, [r7, #4]
	}
 8008a30:	4618      	mov	r0, r3
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	20004ac0 	.word	0x20004ac0
 8008a40:	20004adc 	.word	0x20004adc

08008a44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a50:	2300      	movs	r3, #0
 8008a52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d056      	beq.n	8008b08 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a5a:	4b2e      	ldr	r3, [pc, #184]	; (8008b14 <xTaskPriorityDisinherit+0xd0>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	693a      	ldr	r2, [r7, #16]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d00a      	beq.n	8008a7a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	60fb      	str	r3, [r7, #12]
}
 8008a76:	bf00      	nop
 8008a78:	e7fe      	b.n	8008a78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d10a      	bne.n	8008a98 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a86:	f383 8811 	msr	BASEPRI, r3
 8008a8a:	f3bf 8f6f 	isb	sy
 8008a8e:	f3bf 8f4f 	dsb	sy
 8008a92:	60bb      	str	r3, [r7, #8]
}
 8008a94:	bf00      	nop
 8008a96:	e7fe      	b.n	8008a96 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a9c:	1e5a      	subs	r2, r3, #1
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d02c      	beq.n	8008b08 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d128      	bne.n	8008b08 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	3304      	adds	r3, #4
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe f9a6 	bl	8006e0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008acc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ad8:	4b0f      	ldr	r3, [pc, #60]	; (8008b18 <xTaskPriorityDisinherit+0xd4>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d903      	bls.n	8008ae8 <xTaskPriorityDisinherit+0xa4>
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae4:	4a0c      	ldr	r2, [pc, #48]	; (8008b18 <xTaskPriorityDisinherit+0xd4>)
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aec:	4613      	mov	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	4a09      	ldr	r2, [pc, #36]	; (8008b1c <xTaskPriorityDisinherit+0xd8>)
 8008af6:	441a      	add	r2, r3
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	3304      	adds	r3, #4
 8008afc:	4619      	mov	r1, r3
 8008afe:	4610      	mov	r0, r2
 8008b00:	f7fe f927 	bl	8006d52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008b04:	2301      	movs	r3, #1
 8008b06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b08:	697b      	ldr	r3, [r7, #20]
	}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3718      	adds	r7, #24
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}
 8008b12:	bf00      	nop
 8008b14:	200045e0 	.word	0x200045e0
 8008b18:	20004abc 	.word	0x20004abc
 8008b1c:	200045e4 	.word	0x200045e4

08008b20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b2a:	4b21      	ldr	r3, [pc, #132]	; (8008bb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b30:	4b20      	ldr	r3, [pc, #128]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3304      	adds	r3, #4
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7fe f968 	bl	8006e0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b42:	d10a      	bne.n	8008b5a <prvAddCurrentTaskToDelayedList+0x3a>
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d007      	beq.n	8008b5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b4a:	4b1a      	ldr	r3, [pc, #104]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	3304      	adds	r3, #4
 8008b50:	4619      	mov	r1, r3
 8008b52:	4819      	ldr	r0, [pc, #100]	; (8008bb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008b54:	f7fe f8fd 	bl	8006d52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b58:	e026      	b.n	8008ba8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4413      	add	r3, r2
 8008b60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b62:	4b14      	ldr	r3, [pc, #80]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68ba      	ldr	r2, [r7, #8]
 8008b68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d209      	bcs.n	8008b86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b72:	4b12      	ldr	r3, [pc, #72]	; (8008bbc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	4b0f      	ldr	r3, [pc, #60]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	3304      	adds	r3, #4
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	4610      	mov	r0, r2
 8008b80:	f7fe f90b 	bl	8006d9a <vListInsert>
}
 8008b84:	e010      	b.n	8008ba8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b86:	4b0e      	ldr	r3, [pc, #56]	; (8008bc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	4b0a      	ldr	r3, [pc, #40]	; (8008bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3304      	adds	r3, #4
 8008b90:	4619      	mov	r1, r3
 8008b92:	4610      	mov	r0, r2
 8008b94:	f7fe f901 	bl	8006d9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b98:	4b0a      	ldr	r3, [pc, #40]	; (8008bc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68ba      	ldr	r2, [r7, #8]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d202      	bcs.n	8008ba8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008ba2:	4a08      	ldr	r2, [pc, #32]	; (8008bc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	6013      	str	r3, [r2, #0]
}
 8008ba8:	bf00      	nop
 8008baa:	3710      	adds	r7, #16
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}
 8008bb0:	20004ab8 	.word	0x20004ab8
 8008bb4:	200045e0 	.word	0x200045e0
 8008bb8:	20004aa0 	.word	0x20004aa0
 8008bbc:	20004a70 	.word	0x20004a70
 8008bc0:	20004a6c 	.word	0x20004a6c
 8008bc4:	20004ad4 	.word	0x20004ad4

08008bc8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b08a      	sub	sp, #40	; 0x28
 8008bcc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008bd2:	f000 fb07 	bl	80091e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008bd6:	4b1c      	ldr	r3, [pc, #112]	; (8008c48 <xTimerCreateTimerTask+0x80>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d021      	beq.n	8008c22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008be2:	2300      	movs	r3, #0
 8008be4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008be6:	1d3a      	adds	r2, r7, #4
 8008be8:	f107 0108 	add.w	r1, r7, #8
 8008bec:	f107 030c 	add.w	r3, r7, #12
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7fd fe7d 	bl	80068f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008bf6:	6879      	ldr	r1, [r7, #4]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	9202      	str	r2, [sp, #8]
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	2302      	movs	r3, #2
 8008c02:	9300      	str	r3, [sp, #0]
 8008c04:	2300      	movs	r3, #0
 8008c06:	460a      	mov	r2, r1
 8008c08:	4910      	ldr	r1, [pc, #64]	; (8008c4c <xTimerCreateTimerTask+0x84>)
 8008c0a:	4811      	ldr	r0, [pc, #68]	; (8008c50 <xTimerCreateTimerTask+0x88>)
 8008c0c:	f7ff f860 	bl	8007cd0 <xTaskCreateStatic>
 8008c10:	4603      	mov	r3, r0
 8008c12:	4a10      	ldr	r2, [pc, #64]	; (8008c54 <xTimerCreateTimerTask+0x8c>)
 8008c14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008c16:	4b0f      	ldr	r3, [pc, #60]	; (8008c54 <xTimerCreateTimerTask+0x8c>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d001      	beq.n	8008c22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10a      	bne.n	8008c3e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2c:	f383 8811 	msr	BASEPRI, r3
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	613b      	str	r3, [r7, #16]
}
 8008c3a:	bf00      	nop
 8008c3c:	e7fe      	b.n	8008c3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008c3e:	697b      	ldr	r3, [r7, #20]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3718      	adds	r7, #24
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	20004b10 	.word	0x20004b10
 8008c4c:	0800a1fc 	.word	0x0800a1fc
 8008c50:	08008d8d 	.word	0x08008d8d
 8008c54:	20004b14 	.word	0x20004b14

08008c58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08a      	sub	sp, #40	; 0x28
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c66:	2300      	movs	r3, #0
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10a      	bne.n	8008c86 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	623b      	str	r3, [r7, #32]
}
 8008c82:	bf00      	nop
 8008c84:	e7fe      	b.n	8008c84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c86:	4b1a      	ldr	r3, [pc, #104]	; (8008cf0 <xTimerGenericCommand+0x98>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d02a      	beq.n	8008ce4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	2b05      	cmp	r3, #5
 8008c9e:	dc18      	bgt.n	8008cd2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ca0:	f7ff feb2 	bl	8008a08 <xTaskGetSchedulerState>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d109      	bne.n	8008cbe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008caa:	4b11      	ldr	r3, [pc, #68]	; (8008cf0 <xTimerGenericCommand+0x98>)
 8008cac:	6818      	ldr	r0, [r3, #0]
 8008cae:	f107 0110 	add.w	r1, r7, #16
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cb6:	f7fe fc23 	bl	8007500 <xQueueGenericSend>
 8008cba:	6278      	str	r0, [r7, #36]	; 0x24
 8008cbc:	e012      	b.n	8008ce4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008cbe:	4b0c      	ldr	r3, [pc, #48]	; (8008cf0 <xTimerGenericCommand+0x98>)
 8008cc0:	6818      	ldr	r0, [r3, #0]
 8008cc2:	f107 0110 	add.w	r1, r7, #16
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f7fe fc19 	bl	8007500 <xQueueGenericSend>
 8008cce:	6278      	str	r0, [r7, #36]	; 0x24
 8008cd0:	e008      	b.n	8008ce4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008cd2:	4b07      	ldr	r3, [pc, #28]	; (8008cf0 <xTimerGenericCommand+0x98>)
 8008cd4:	6818      	ldr	r0, [r3, #0]
 8008cd6:	f107 0110 	add.w	r1, r7, #16
 8008cda:	2300      	movs	r3, #0
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	f7fe fd0d 	bl	80076fc <xQueueGenericSendFromISR>
 8008ce2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3728      	adds	r7, #40	; 0x28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	20004b10 	.word	0x20004b10

08008cf4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b088      	sub	sp, #32
 8008cf8:	af02      	add	r7, sp, #8
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cfe:	4b22      	ldr	r3, [pc, #136]	; (8008d88 <prvProcessExpiredTimer+0x94>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	3304      	adds	r3, #4
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f7fe f87d 	bl	8006e0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d18:	f003 0304 	and.w	r3, r3, #4
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d022      	beq.n	8008d66 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	699a      	ldr	r2, [r3, #24]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	18d1      	adds	r1, r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	683a      	ldr	r2, [r7, #0]
 8008d2c:	6978      	ldr	r0, [r7, #20]
 8008d2e:	f000 f8d1 	bl	8008ed4 <prvInsertTimerInActiveList>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d01f      	beq.n	8008d78 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d38:	2300      	movs	r3, #0
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	2100      	movs	r1, #0
 8008d42:	6978      	ldr	r0, [r7, #20]
 8008d44:	f7ff ff88 	bl	8008c58 <xTimerGenericCommand>
 8008d48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d113      	bne.n	8008d78 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d54:	f383 8811 	msr	BASEPRI, r3
 8008d58:	f3bf 8f6f 	isb	sy
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	60fb      	str	r3, [r7, #12]
}
 8008d62:	bf00      	nop
 8008d64:	e7fe      	b.n	8008d64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d6c:	f023 0301 	bic.w	r3, r3, #1
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	6a1b      	ldr	r3, [r3, #32]
 8008d7c:	6978      	ldr	r0, [r7, #20]
 8008d7e:	4798      	blx	r3
}
 8008d80:	bf00      	nop
 8008d82:	3718      	adds	r7, #24
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	20004b08 	.word	0x20004b08

08008d8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d94:	f107 0308 	add.w	r3, r7, #8
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f000 f857 	bl	8008e4c <prvGetNextExpireTime>
 8008d9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	4619      	mov	r1, r3
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f000 f803 	bl	8008db0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008daa:	f000 f8d5 	bl	8008f58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008dae:	e7f1      	b.n	8008d94 <prvTimerTask+0x8>

08008db0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008dba:	f7ff fa43 	bl	8008244 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008dbe:	f107 0308 	add.w	r3, r7, #8
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f000 f866 	bl	8008e94 <prvSampleTimeNow>
 8008dc8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d130      	bne.n	8008e32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10a      	bne.n	8008dec <prvProcessTimerOrBlockTask+0x3c>
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d806      	bhi.n	8008dec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008dde:	f7ff fa3f 	bl	8008260 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008de2:	68f9      	ldr	r1, [r7, #12]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f7ff ff85 	bl	8008cf4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008dea:	e024      	b.n	8008e36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d008      	beq.n	8008e04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008df2:	4b13      	ldr	r3, [pc, #76]	; (8008e40 <prvProcessTimerOrBlockTask+0x90>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d101      	bne.n	8008e00 <prvProcessTimerOrBlockTask+0x50>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e000      	b.n	8008e02 <prvProcessTimerOrBlockTask+0x52>
 8008e00:	2300      	movs	r3, #0
 8008e02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008e04:	4b0f      	ldr	r3, [pc, #60]	; (8008e44 <prvProcessTimerOrBlockTask+0x94>)
 8008e06:	6818      	ldr	r0, [r3, #0]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	1ad3      	subs	r3, r2, r3
 8008e0e:	683a      	ldr	r2, [r7, #0]
 8008e10:	4619      	mov	r1, r3
 8008e12:	f7fe ff29 	bl	8007c68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008e16:	f7ff fa23 	bl	8008260 <xTaskResumeAll>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10a      	bne.n	8008e36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e20:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <prvProcessTimerOrBlockTask+0x98>)
 8008e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e26:	601a      	str	r2, [r3, #0]
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	f3bf 8f6f 	isb	sy
}
 8008e30:	e001      	b.n	8008e36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008e32:	f7ff fa15 	bl	8008260 <xTaskResumeAll>
}
 8008e36:	bf00      	nop
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	20004b0c 	.word	0x20004b0c
 8008e44:	20004b10 	.word	0x20004b10
 8008e48:	e000ed04 	.word	0xe000ed04

08008e4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e54:	4b0e      	ldr	r3, [pc, #56]	; (8008e90 <prvGetNextExpireTime+0x44>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <prvGetNextExpireTime+0x16>
 8008e5e:	2201      	movs	r2, #1
 8008e60:	e000      	b.n	8008e64 <prvGetNextExpireTime+0x18>
 8008e62:	2200      	movs	r2, #0
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d105      	bne.n	8008e7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e70:	4b07      	ldr	r3, [pc, #28]	; (8008e90 <prvGetNextExpireTime+0x44>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	60fb      	str	r3, [r7, #12]
 8008e7a:	e001      	b.n	8008e80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e80:	68fb      	ldr	r3, [r7, #12]
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3714      	adds	r7, #20
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr
 8008e8e:	bf00      	nop
 8008e90:	20004b08 	.word	0x20004b08

08008e94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e9c:	f7ff fa7e 	bl	800839c <xTaskGetTickCount>
 8008ea0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ea2:	4b0b      	ldr	r3, [pc, #44]	; (8008ed0 <prvSampleTimeNow+0x3c>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d205      	bcs.n	8008eb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008eac:	f000 f936 	bl	800911c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	601a      	str	r2, [r3, #0]
 8008eb6:	e002      	b.n	8008ebe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ebe:	4a04      	ldr	r2, [pc, #16]	; (8008ed0 <prvSampleTimeNow+0x3c>)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	20004b18 	.word	0x20004b18

08008ed4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	68ba      	ldr	r2, [r7, #8]
 8008eea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	68fa      	ldr	r2, [r7, #12]
 8008ef0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d812      	bhi.n	8008f20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	699b      	ldr	r3, [r3, #24]
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d302      	bcc.n	8008f0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	617b      	str	r3, [r7, #20]
 8008f0c:	e01b      	b.n	8008f46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008f0e:	4b10      	ldr	r3, [pc, #64]	; (8008f50 <prvInsertTimerInActiveList+0x7c>)
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	3304      	adds	r3, #4
 8008f16:	4619      	mov	r1, r3
 8008f18:	4610      	mov	r0, r2
 8008f1a:	f7fd ff3e 	bl	8006d9a <vListInsert>
 8008f1e:	e012      	b.n	8008f46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d206      	bcs.n	8008f36 <prvInsertTimerInActiveList+0x62>
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d302      	bcc.n	8008f36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008f30:	2301      	movs	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]
 8008f34:	e007      	b.n	8008f46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f36:	4b07      	ldr	r3, [pc, #28]	; (8008f54 <prvInsertTimerInActiveList+0x80>)
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	3304      	adds	r3, #4
 8008f3e:	4619      	mov	r1, r3
 8008f40:	4610      	mov	r0, r2
 8008f42:	f7fd ff2a 	bl	8006d9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f46:	697b      	ldr	r3, [r7, #20]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3718      	adds	r7, #24
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}
 8008f50:	20004b0c 	.word	0x20004b0c
 8008f54:	20004b08 	.word	0x20004b08

08008f58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b08e      	sub	sp, #56	; 0x38
 8008f5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f5e:	e0ca      	b.n	80090f6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	da18      	bge.n	8008f98 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f66:	1d3b      	adds	r3, r7, #4
 8008f68:	3304      	adds	r3, #4
 8008f6a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10a      	bne.n	8008f88 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f76:	f383 8811 	msr	BASEPRI, r3
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	61fb      	str	r3, [r7, #28]
}
 8008f84:	bf00      	nop
 8008f86:	e7fe      	b.n	8008f86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f8e:	6850      	ldr	r0, [r2, #4]
 8008f90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f92:	6892      	ldr	r2, [r2, #8]
 8008f94:	4611      	mov	r1, r2
 8008f96:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f2c0 80aa 	blt.w	80090f4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d004      	beq.n	8008fb6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fae:	3304      	adds	r3, #4
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f7fd ff2b 	bl	8006e0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fb6:	463b      	mov	r3, r7
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7ff ff6b 	bl	8008e94 <prvSampleTimeNow>
 8008fbe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2b09      	cmp	r3, #9
 8008fc4:	f200 8097 	bhi.w	80090f6 <prvProcessReceivedCommands+0x19e>
 8008fc8:	a201      	add	r2, pc, #4	; (adr r2, 8008fd0 <prvProcessReceivedCommands+0x78>)
 8008fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fce:	bf00      	nop
 8008fd0:	08008ff9 	.word	0x08008ff9
 8008fd4:	08008ff9 	.word	0x08008ff9
 8008fd8:	08008ff9 	.word	0x08008ff9
 8008fdc:	0800906d 	.word	0x0800906d
 8008fe0:	08009081 	.word	0x08009081
 8008fe4:	080090cb 	.word	0x080090cb
 8008fe8:	08008ff9 	.word	0x08008ff9
 8008fec:	08008ff9 	.word	0x08008ff9
 8008ff0:	0800906d 	.word	0x0800906d
 8008ff4:	08009081 	.word	0x08009081
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ffe:	f043 0301 	orr.w	r3, r3, #1
 8009002:	b2da      	uxtb	r2, r3
 8009004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800900a:	68ba      	ldr	r2, [r7, #8]
 800900c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	18d1      	adds	r1, r2, r3
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009016:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009018:	f7ff ff5c 	bl	8008ed4 <prvInsertTimerInActiveList>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d069      	beq.n	80090f6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009024:	6a1b      	ldr	r3, [r3, #32]
 8009026:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009028:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800902a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009030:	f003 0304 	and.w	r3, r3, #4
 8009034:	2b00      	cmp	r3, #0
 8009036:	d05e      	beq.n	80090f6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903c:	699b      	ldr	r3, [r3, #24]
 800903e:	441a      	add	r2, r3
 8009040:	2300      	movs	r3, #0
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	2300      	movs	r3, #0
 8009046:	2100      	movs	r1, #0
 8009048:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800904a:	f7ff fe05 	bl	8008c58 <xTimerGenericCommand>
 800904e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009050:	6a3b      	ldr	r3, [r7, #32]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d14f      	bne.n	80090f6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800905a:	f383 8811 	msr	BASEPRI, r3
 800905e:	f3bf 8f6f 	isb	sy
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	61bb      	str	r3, [r7, #24]
}
 8009068:	bf00      	nop
 800906a:	e7fe      	b.n	800906a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800906c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009072:	f023 0301 	bic.w	r3, r3, #1
 8009076:	b2da      	uxtb	r2, r3
 8009078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800907a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800907e:	e03a      	b.n	80090f6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009082:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009086:	f043 0301 	orr.w	r3, r3, #1
 800908a:	b2da      	uxtb	r2, r3
 800908c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009096:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800909a:	699b      	ldr	r3, [r3, #24]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10a      	bne.n	80090b6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80090a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	617b      	str	r3, [r7, #20]
}
 80090b2:	bf00      	nop
 80090b4:	e7fe      	b.n	80090b4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80090b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090b8:	699a      	ldr	r2, [r3, #24]
 80090ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090bc:	18d1      	adds	r1, r2, r3
 80090be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090c4:	f7ff ff06 	bl	8008ed4 <prvInsertTimerInActiveList>
					break;
 80090c8:	e015      	b.n	80090f6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80090ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090d0:	f003 0302 	and.w	r3, r3, #2
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d103      	bne.n	80090e0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80090d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090da:	f7fd fcef 	bl	8006abc <vPortFree>
 80090de:	e00a      	b.n	80090f6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090e6:	f023 0301 	bic.w	r3, r3, #1
 80090ea:	b2da      	uxtb	r2, r3
 80090ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80090f2:	e000      	b.n	80090f6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80090f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090f6:	4b08      	ldr	r3, [pc, #32]	; (8009118 <prvProcessReceivedCommands+0x1c0>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	1d39      	adds	r1, r7, #4
 80090fc:	2200      	movs	r2, #0
 80090fe:	4618      	mov	r0, r3
 8009100:	f7fe fb98 	bl	8007834 <xQueueReceive>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	f47f af2a 	bne.w	8008f60 <prvProcessReceivedCommands+0x8>
	}
}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	3730      	adds	r7, #48	; 0x30
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	20004b10 	.word	0x20004b10

0800911c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b088      	sub	sp, #32
 8009120:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009122:	e048      	b.n	80091b6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009124:	4b2d      	ldr	r3, [pc, #180]	; (80091dc <prvSwitchTimerLists+0xc0>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800912e:	4b2b      	ldr	r3, [pc, #172]	; (80091dc <prvSwitchTimerLists+0xc0>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	3304      	adds	r3, #4
 800913c:	4618      	mov	r0, r3
 800913e:	f7fd fe65 	bl	8006e0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6a1b      	ldr	r3, [r3, #32]
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009150:	f003 0304 	and.w	r3, r3, #4
 8009154:	2b00      	cmp	r3, #0
 8009156:	d02e      	beq.n	80091b6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	693a      	ldr	r2, [r7, #16]
 800915e:	4413      	add	r3, r2
 8009160:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	429a      	cmp	r2, r3
 8009168:	d90e      	bls.n	8009188 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	68ba      	ldr	r2, [r7, #8]
 800916e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009176:	4b19      	ldr	r3, [pc, #100]	; (80091dc <prvSwitchTimerLists+0xc0>)
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	3304      	adds	r3, #4
 800917e:	4619      	mov	r1, r3
 8009180:	4610      	mov	r0, r2
 8009182:	f7fd fe0a 	bl	8006d9a <vListInsert>
 8009186:	e016      	b.n	80091b6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009188:	2300      	movs	r3, #0
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	2300      	movs	r3, #0
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	2100      	movs	r1, #0
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f7ff fd60 	bl	8008c58 <xTimerGenericCommand>
 8009198:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d10a      	bne.n	80091b6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80091a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a4:	f383 8811 	msr	BASEPRI, r3
 80091a8:	f3bf 8f6f 	isb	sy
 80091ac:	f3bf 8f4f 	dsb	sy
 80091b0:	603b      	str	r3, [r7, #0]
}
 80091b2:	bf00      	nop
 80091b4:	e7fe      	b.n	80091b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80091b6:	4b09      	ldr	r3, [pc, #36]	; (80091dc <prvSwitchTimerLists+0xc0>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1b1      	bne.n	8009124 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80091c0:	4b06      	ldr	r3, [pc, #24]	; (80091dc <prvSwitchTimerLists+0xc0>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80091c6:	4b06      	ldr	r3, [pc, #24]	; (80091e0 <prvSwitchTimerLists+0xc4>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a04      	ldr	r2, [pc, #16]	; (80091dc <prvSwitchTimerLists+0xc0>)
 80091cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80091ce:	4a04      	ldr	r2, [pc, #16]	; (80091e0 <prvSwitchTimerLists+0xc4>)
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	6013      	str	r3, [r2, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3718      	adds	r7, #24
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	20004b08 	.word	0x20004b08
 80091e0:	20004b0c 	.word	0x20004b0c

080091e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80091ea:	f7fd ff63 	bl	80070b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80091ee:	4b15      	ldr	r3, [pc, #84]	; (8009244 <prvCheckForValidListAndQueue+0x60>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d120      	bne.n	8009238 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80091f6:	4814      	ldr	r0, [pc, #80]	; (8009248 <prvCheckForValidListAndQueue+0x64>)
 80091f8:	f7fd fd7e 	bl	8006cf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80091fc:	4813      	ldr	r0, [pc, #76]	; (800924c <prvCheckForValidListAndQueue+0x68>)
 80091fe:	f7fd fd7b 	bl	8006cf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009202:	4b13      	ldr	r3, [pc, #76]	; (8009250 <prvCheckForValidListAndQueue+0x6c>)
 8009204:	4a10      	ldr	r2, [pc, #64]	; (8009248 <prvCheckForValidListAndQueue+0x64>)
 8009206:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009208:	4b12      	ldr	r3, [pc, #72]	; (8009254 <prvCheckForValidListAndQueue+0x70>)
 800920a:	4a10      	ldr	r2, [pc, #64]	; (800924c <prvCheckForValidListAndQueue+0x68>)
 800920c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800920e:	2300      	movs	r3, #0
 8009210:	9300      	str	r3, [sp, #0]
 8009212:	4b11      	ldr	r3, [pc, #68]	; (8009258 <prvCheckForValidListAndQueue+0x74>)
 8009214:	4a11      	ldr	r2, [pc, #68]	; (800925c <prvCheckForValidListAndQueue+0x78>)
 8009216:	2110      	movs	r1, #16
 8009218:	200a      	movs	r0, #10
 800921a:	f7fe f8d5 	bl	80073c8 <xQueueGenericCreateStatic>
 800921e:	4603      	mov	r3, r0
 8009220:	4a08      	ldr	r2, [pc, #32]	; (8009244 <prvCheckForValidListAndQueue+0x60>)
 8009222:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009224:	4b07      	ldr	r3, [pc, #28]	; (8009244 <prvCheckForValidListAndQueue+0x60>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d005      	beq.n	8009238 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800922c:	4b05      	ldr	r3, [pc, #20]	; (8009244 <prvCheckForValidListAndQueue+0x60>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	490b      	ldr	r1, [pc, #44]	; (8009260 <prvCheckForValidListAndQueue+0x7c>)
 8009232:	4618      	mov	r0, r3
 8009234:	f7fe fcee 	bl	8007c14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009238:	f7fd ff6c 	bl	8007114 <vPortExitCritical>
}
 800923c:	bf00      	nop
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	20004b10 	.word	0x20004b10
 8009248:	20004ae0 	.word	0x20004ae0
 800924c:	20004af4 	.word	0x20004af4
 8009250:	20004b08 	.word	0x20004b08
 8009254:	20004b0c 	.word	0x20004b0c
 8009258:	20004bbc 	.word	0x20004bbc
 800925c:	20004b1c 	.word	0x20004b1c
 8009260:	0800a204 	.word	0x0800a204

08009264 <gyroStart>:
#include "i2c.h"


// Enable and configure ICM-20948 gyroscope
// -------------------------------------------------------------------
void gyroStart() {
 8009264:	b580      	push	{r7, lr}
 8009266:	af00      	add	r7, sp, #0
	writeByte(0x07, 0x07); // Write 8'b00000111 to ICM register 7 (PWR_MGMT_2), disable Gyroscope (all axes)
 8009268:	2107      	movs	r1, #7
 800926a:	2007      	movs	r0, #7
 800926c:	f000 f87c 	bl	8009368 <writeByte>
	osDelayUntil(10);
 8009270:	200a      	movs	r0, #10
 8009272:	f7fd faf6 	bl	8006862 <osDelayUntil>
	writeByte(0x07, 0x00); // Enable Accelerometer and Gyroscope (all axes)
 8009276:	2100      	movs	r1, #0
 8009278:	2007      	movs	r0, #7
 800927a:	f000 f875 	bl	8009368 <writeByte>
	osDelayUntil(10);
 800927e:	200a      	movs	r0, #10
 8009280:	f7fd faef 	bl	8006862 <osDelayUntil>
}
 8009284:	bf00      	nop
 8009286:	bd80      	pop	{r7, pc}

08009288 <gyroInit>:

void gyroInit() {
 8009288:	b580      	push	{r7, lr}
 800928a:	af00      	add	r7, sp, #0
	writeByte(0x06, 0x00);	// Write 0x00 to ICM register 6 (PWR_MGMT_1), wakes chip from sleep mode,
 800928c:	2100      	movs	r1, #0
 800928e:	2006      	movs	r0, #6
 8009290:	f000 f86a 	bl	8009368 <writeByte>
							//turn off low power, Internal 20MHz oscillator
	osDelayUntil(10);
 8009294:	200a      	movs	r0, #10
 8009296:	f7fd fae4 	bl	8006862 <osDelayUntil>
	writeByte(0x03, 0x80);	// Enables DMP (Digital Motion Processor) features
 800929a:	2180      	movs	r1, #128	; 0x80
 800929c:	2003      	movs	r0, #3
 800929e:	f000 f863 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092a2:	200a      	movs	r0, #10
 80092a4:	f7fd fadd 	bl	8006862 <osDelayUntil>
	writeByte(0x07, 0x07);	// Disable Gyroscope (all axes)
 80092a8:	2107      	movs	r1, #7
 80092aa:	2007      	movs	r0, #7
 80092ac:	f000 f85c 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092b0:	200a      	movs	r0, #10
 80092b2:	f7fd fad6 	bl	8006862 <osDelayUntil>
	writeByte(0x06, 0x01);	// Auto select best available clock source
 80092b6:	2101      	movs	r1, #1
 80092b8:	2006      	movs	r0, #6
 80092ba:	f000 f855 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092be:	200a      	movs	r0, #10
 80092c0:	f7fd facf 	bl	8006862 <osDelayUntil>
	writeByte(0x7F, 0x20);	// Switch to USER BANK 2
 80092c4:	2120      	movs	r1, #32
 80092c6:	207f      	movs	r0, #127	; 0x7f
 80092c8:	f000 f84e 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092cc:	200a      	movs	r0, #10
 80092ce:	f7fd fac8 	bl	8006862 <osDelayUntil>
	writeByte(0x01, 0x2F);	// Config gyro, enable gyro DLPF, set gyro Full Scale to +-2000dps,
 80092d2:	212f      	movs	r1, #47	; 0x2f
 80092d4:	2001      	movs	r0, #1
 80092d6:	f000 f847 	bl	8009368 <writeByte>
							// gyro low pass filter = 3'b101
	osDelayUntil(10);
 80092da:	200a      	movs	r0, #10
 80092dc:	f7fd fac1 	bl	8006862 <osDelayUntil>
	writeByte(0x0, 0x00);	// Set gyro sample rate divider = 1 + 0(GYRO_SMPLRT_DIV[7:0])
 80092e0:	2100      	movs	r1, #0
 80092e2:	2000      	movs	r0, #0
 80092e4:	f000 f840 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092e8:	200a      	movs	r0, #10
 80092ea:	f7fd faba 	bl	8006862 <osDelayUntil>
	writeByte(0x7F, 0x00);	// Switch to USER BANK 0
 80092ee:	2100      	movs	r1, #0
 80092f0:	207f      	movs	r0, #127	; 0x7f
 80092f2:	f000 f839 	bl	8009368 <writeByte>
	osDelayUntil(10);
 80092f6:	200a      	movs	r0, #10
 80092f8:	f7fd fab3 	bl	8006862 <osDelayUntil>
	writeByte(0x07, 0x00);	// Enable Gyroscope and Accelerometer
 80092fc:	2100      	movs	r1, #0
 80092fe:	2007      	movs	r0, #7
 8009300:	f000 f832 	bl	8009368 <writeByte>
	osDelayUntil(10);
 8009304:	200a      	movs	r0, #10
 8009306:	f7fd faac 	bl	8006862 <osDelayUntil>
}
 800930a:	bf00      	nop
 800930c:	bd80      	pop	{r7, pc}
	...

08009310 <readByte>:
uint8_t i2cBuffer[20];
uint8_t ICMAddr = 0x68;

// Helper functions to transmit and receive data from ICM using I2C
// -------------------------------------------------------------------
void readByte(uint8_t addr, uint8_t *data) {
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af02      	add	r7, sp, #8
 8009316:	4603      	mov	r3, r0
 8009318:	6039      	str	r1, [r7, #0]
 800931a:	71fb      	strb	r3, [r7, #7]
	i2cBuffer[0] = addr;
 800931c:	4a0f      	ldr	r2, [pc, #60]	; (800935c <readByte+0x4c>)
 800931e:	79fb      	ldrb	r3, [r7, #7]
 8009320:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 1, 10);
 8009322:	4b0f      	ldr	r3, [pc, #60]	; (8009360 <readByte+0x50>)
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	b29b      	uxth	r3, r3
 8009328:	005b      	lsls	r3, r3, #1
 800932a:	b299      	uxth	r1, r3
 800932c:	230a      	movs	r3, #10
 800932e:	9300      	str	r3, [sp, #0]
 8009330:	2301      	movs	r3, #1
 8009332:	4a0a      	ldr	r2, [pc, #40]	; (800935c <readByte+0x4c>)
 8009334:	480b      	ldr	r0, [pc, #44]	; (8009364 <readByte+0x54>)
 8009336:	f7f9 ff13 	bl	8003160 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ICMAddr << 1, data, 2, 20);
 800933a:	4b09      	ldr	r3, [pc, #36]	; (8009360 <readByte+0x50>)
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	b29b      	uxth	r3, r3
 8009340:	005b      	lsls	r3, r3, #1
 8009342:	b299      	uxth	r1, r3
 8009344:	2314      	movs	r3, #20
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	2302      	movs	r3, #2
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	4805      	ldr	r0, [pc, #20]	; (8009364 <readByte+0x54>)
 800934e:	f7fa f805 	bl	800335c <HAL_I2C_Master_Receive>
}
 8009352:	bf00      	nop
 8009354:	3708      	adds	r7, #8
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	20004c0c 	.word	0x20004c0c
 8009360:	20000018 	.word	0x20000018
 8009364:	2000009c 	.word	0x2000009c

08009368 <writeByte>:

void writeByte(uint8_t addr, uint8_t data) {
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af02      	add	r7, sp, #8
 800936e:	4603      	mov	r3, r0
 8009370:	460a      	mov	r2, r1
 8009372:	71fb      	strb	r3, [r7, #7]
 8009374:	4613      	mov	r3, r2
 8009376:	71bb      	strb	r3, [r7, #6]
	i2cBuffer[0] = addr;
 8009378:	4a0a      	ldr	r2, [pc, #40]	; (80093a4 <writeByte+0x3c>)
 800937a:	79fb      	ldrb	r3, [r7, #7]
 800937c:	7013      	strb	r3, [r2, #0]
	i2cBuffer[1] = data;
 800937e:	4a09      	ldr	r2, [pc, #36]	; (80093a4 <writeByte+0x3c>)
 8009380:	79bb      	ldrb	r3, [r7, #6]
 8009382:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 2, 20);
 8009384:	4b08      	ldr	r3, [pc, #32]	; (80093a8 <writeByte+0x40>)
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	b29b      	uxth	r3, r3
 800938a:	005b      	lsls	r3, r3, #1
 800938c:	b299      	uxth	r1, r3
 800938e:	2314      	movs	r3, #20
 8009390:	9300      	str	r3, [sp, #0]
 8009392:	2302      	movs	r3, #2
 8009394:	4a03      	ldr	r2, [pc, #12]	; (80093a4 <writeByte+0x3c>)
 8009396:	4805      	ldr	r0, [pc, #20]	; (80093ac <writeByte+0x44>)
 8009398:	f7f9 fee2 	bl	8003160 <HAL_I2C_Master_Transmit>
}
 800939c:	bf00      	nop
 800939e:	3708      	adds	r7, #8
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	20004c0c 	.word	0x20004c0c
 80093a8:	20000018 	.word	0x20000018
 80093ac:	2000009c 	.word	0x2000009c

080093b0 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80093b6:	2300      	movs	r3, #0
 80093b8:	71fb      	strb	r3, [r7, #7]
 80093ba:	e026      	b.n	800940a <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80093bc:	79fb      	ldrb	r3, [r7, #7]
 80093be:	3b50      	subs	r3, #80	; 0x50
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2100      	movs	r1, #0
 80093c4:	4618      	mov	r0, r3
 80093c6:	f000 f82b 	bl	8009420 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80093ca:	2100      	movs	r1, #0
 80093cc:	2000      	movs	r0, #0
 80093ce:	f000 f827 	bl	8009420 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80093d2:	2100      	movs	r1, #0
 80093d4:	2010      	movs	r0, #16
 80093d6:	f000 f823 	bl	8009420 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80093da:	2300      	movs	r3, #0
 80093dc:	71bb      	strb	r3, [r7, #6]
 80093de:	e00d      	b.n	80093fc <OLED_Refresh_Gram+0x4c>
 80093e0:	79ba      	ldrb	r2, [r7, #6]
 80093e2:	79fb      	ldrb	r3, [r7, #7]
 80093e4:	490d      	ldr	r1, [pc, #52]	; (800941c <OLED_Refresh_Gram+0x6c>)
 80093e6:	00d2      	lsls	r2, r2, #3
 80093e8:	440a      	add	r2, r1
 80093ea:	4413      	add	r3, r2
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	2101      	movs	r1, #1
 80093f0:	4618      	mov	r0, r3
 80093f2:	f000 f815 	bl	8009420 <OLED_WR_Byte>
 80093f6:	79bb      	ldrb	r3, [r7, #6]
 80093f8:	3301      	adds	r3, #1
 80093fa:	71bb      	strb	r3, [r7, #6]
 80093fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009400:	2b00      	cmp	r3, #0
 8009402:	daed      	bge.n	80093e0 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8009404:	79fb      	ldrb	r3, [r7, #7]
 8009406:	3301      	adds	r3, #1
 8009408:	71fb      	strb	r3, [r7, #7]
 800940a:	79fb      	ldrb	r3, [r7, #7]
 800940c:	2b07      	cmp	r3, #7
 800940e:	d9d5      	bls.n	80093bc <OLED_Refresh_Gram+0xc>
	}   
}
 8009410:	bf00      	nop
 8009412:	bf00      	nop
 8009414:	3708      	adds	r7, #8
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	20004c20 	.word	0x20004c20

08009420 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	4603      	mov	r3, r0
 8009428:	460a      	mov	r2, r1
 800942a:	71fb      	strb	r3, [r7, #7]
 800942c:	4613      	mov	r3, r2
 800942e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8009430:	79bb      	ldrb	r3, [r7, #6]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d006      	beq.n	8009444 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8009436:	2201      	movs	r2, #1
 8009438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800943c:	481c      	ldr	r0, [pc, #112]	; (80094b0 <OLED_WR_Byte+0x90>)
 800943e:	f7f9 fd17 	bl	8002e70 <HAL_GPIO_WritePin>
 8009442:	e005      	b.n	8009450 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8009444:	2200      	movs	r2, #0
 8009446:	f44f 7180 	mov.w	r1, #256	; 0x100
 800944a:	4819      	ldr	r0, [pc, #100]	; (80094b0 <OLED_WR_Byte+0x90>)
 800944c:	f7f9 fd10 	bl	8002e70 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8009450:	2300      	movs	r3, #0
 8009452:	73fb      	strb	r3, [r7, #15]
 8009454:	e01e      	b.n	8009494 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 8009456:	2200      	movs	r2, #0
 8009458:	2120      	movs	r1, #32
 800945a:	4815      	ldr	r0, [pc, #84]	; (80094b0 <OLED_WR_Byte+0x90>)
 800945c:	f7f9 fd08 	bl	8002e70 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8009460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009464:	2b00      	cmp	r3, #0
 8009466:	da05      	bge.n	8009474 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8009468:	2201      	movs	r2, #1
 800946a:	2140      	movs	r1, #64	; 0x40
 800946c:	4810      	ldr	r0, [pc, #64]	; (80094b0 <OLED_WR_Byte+0x90>)
 800946e:	f7f9 fcff 	bl	8002e70 <HAL_GPIO_WritePin>
 8009472:	e004      	b.n	800947e <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8009474:	2200      	movs	r2, #0
 8009476:	2140      	movs	r1, #64	; 0x40
 8009478:	480d      	ldr	r0, [pc, #52]	; (80094b0 <OLED_WR_Byte+0x90>)
 800947a:	f7f9 fcf9 	bl	8002e70 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800947e:	2201      	movs	r2, #1
 8009480:	2120      	movs	r1, #32
 8009482:	480b      	ldr	r0, [pc, #44]	; (80094b0 <OLED_WR_Byte+0x90>)
 8009484:	f7f9 fcf4 	bl	8002e70 <HAL_GPIO_WritePin>
		dat<<=1;   
 8009488:	79fb      	ldrb	r3, [r7, #7]
 800948a:	005b      	lsls	r3, r3, #1
 800948c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800948e:	7bfb      	ldrb	r3, [r7, #15]
 8009490:	3301      	adds	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
 8009494:	7bfb      	ldrb	r3, [r7, #15]
 8009496:	2b07      	cmp	r3, #7
 8009498:	d9dd      	bls.n	8009456 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800949a:	2201      	movs	r2, #1
 800949c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80094a0:	4803      	ldr	r0, [pc, #12]	; (80094b0 <OLED_WR_Byte+0x90>)
 80094a2:	f7f9 fce5 	bl	8002e70 <HAL_GPIO_WritePin>
} 
 80094a6:	bf00      	nop
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	40021000 	.word	0x40021000

080094b4 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80094ba:	2300      	movs	r3, #0
 80094bc:	71fb      	strb	r3, [r7, #7]
 80094be:	e014      	b.n	80094ea <OLED_Clear+0x36>
 80094c0:	2300      	movs	r3, #0
 80094c2:	71bb      	strb	r3, [r7, #6]
 80094c4:	e00a      	b.n	80094dc <OLED_Clear+0x28>
 80094c6:	79ba      	ldrb	r2, [r7, #6]
 80094c8:	79fb      	ldrb	r3, [r7, #7]
 80094ca:	490c      	ldr	r1, [pc, #48]	; (80094fc <OLED_Clear+0x48>)
 80094cc:	00d2      	lsls	r2, r2, #3
 80094ce:	440a      	add	r2, r1
 80094d0:	4413      	add	r3, r2
 80094d2:	2200      	movs	r2, #0
 80094d4:	701a      	strb	r2, [r3, #0]
 80094d6:	79bb      	ldrb	r3, [r7, #6]
 80094d8:	3301      	adds	r3, #1
 80094da:	71bb      	strb	r3, [r7, #6]
 80094dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	daf0      	bge.n	80094c6 <OLED_Clear+0x12>
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	3301      	adds	r3, #1
 80094e8:	71fb      	strb	r3, [r7, #7]
 80094ea:	79fb      	ldrb	r3, [r7, #7]
 80094ec:	2b07      	cmp	r3, #7
 80094ee:	d9e7      	bls.n	80094c0 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80094f0:	f7ff ff5e 	bl	80093b0 <OLED_Refresh_Gram>
}
 80094f4:	bf00      	nop
 80094f6:	3708      	adds	r7, #8
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}
 80094fc:	20004c20 	.word	0x20004c20

08009500 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	4603      	mov	r3, r0
 8009508:	71fb      	strb	r3, [r7, #7]
 800950a:	460b      	mov	r3, r1
 800950c:	71bb      	strb	r3, [r7, #6]
 800950e:	4613      	mov	r3, r2
 8009510:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8009516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800951a:	2b00      	cmp	r3, #0
 800951c:	db41      	blt.n	80095a2 <OLED_DrawPoint+0xa2>
 800951e:	79bb      	ldrb	r3, [r7, #6]
 8009520:	2b3f      	cmp	r3, #63	; 0x3f
 8009522:	d83e      	bhi.n	80095a2 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8009524:	79bb      	ldrb	r3, [r7, #6]
 8009526:	08db      	lsrs	r3, r3, #3
 8009528:	b2db      	uxtb	r3, r3
 800952a:	f1c3 0307 	rsb	r3, r3, #7
 800952e:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8009530:	79bb      	ldrb	r3, [r7, #6]
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8009538:	7b7b      	ldrb	r3, [r7, #13]
 800953a:	f1c3 0307 	rsb	r3, r3, #7
 800953e:	2201      	movs	r2, #1
 8009540:	fa02 f303 	lsl.w	r3, r2, r3
 8009544:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8009546:	797b      	ldrb	r3, [r7, #5]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d012      	beq.n	8009572 <OLED_DrawPoint+0x72>
 800954c:	79fa      	ldrb	r2, [r7, #7]
 800954e:	7bbb      	ldrb	r3, [r7, #14]
 8009550:	4917      	ldr	r1, [pc, #92]	; (80095b0 <OLED_DrawPoint+0xb0>)
 8009552:	00d2      	lsls	r2, r2, #3
 8009554:	440a      	add	r2, r1
 8009556:	4413      	add	r3, r2
 8009558:	7818      	ldrb	r0, [r3, #0]
 800955a:	79fa      	ldrb	r2, [r7, #7]
 800955c:	7bbb      	ldrb	r3, [r7, #14]
 800955e:	7bf9      	ldrb	r1, [r7, #15]
 8009560:	4301      	orrs	r1, r0
 8009562:	b2c8      	uxtb	r0, r1
 8009564:	4912      	ldr	r1, [pc, #72]	; (80095b0 <OLED_DrawPoint+0xb0>)
 8009566:	00d2      	lsls	r2, r2, #3
 8009568:	440a      	add	r2, r1
 800956a:	4413      	add	r3, r2
 800956c:	4602      	mov	r2, r0
 800956e:	701a      	strb	r2, [r3, #0]
 8009570:	e018      	b.n	80095a4 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8009572:	79fa      	ldrb	r2, [r7, #7]
 8009574:	7bbb      	ldrb	r3, [r7, #14]
 8009576:	490e      	ldr	r1, [pc, #56]	; (80095b0 <OLED_DrawPoint+0xb0>)
 8009578:	00d2      	lsls	r2, r2, #3
 800957a:	440a      	add	r2, r1
 800957c:	4413      	add	r3, r2
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	b25a      	sxtb	r2, r3
 8009582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009586:	43db      	mvns	r3, r3
 8009588:	b25b      	sxtb	r3, r3
 800958a:	4013      	ands	r3, r2
 800958c:	b259      	sxtb	r1, r3
 800958e:	79fa      	ldrb	r2, [r7, #7]
 8009590:	7bbb      	ldrb	r3, [r7, #14]
 8009592:	b2c8      	uxtb	r0, r1
 8009594:	4906      	ldr	r1, [pc, #24]	; (80095b0 <OLED_DrawPoint+0xb0>)
 8009596:	00d2      	lsls	r2, r2, #3
 8009598:	440a      	add	r2, r1
 800959a:	4413      	add	r3, r2
 800959c:	4602      	mov	r2, r0
 800959e:	701a      	strb	r2, [r3, #0]
 80095a0:	e000      	b.n	80095a4 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 80095a2:	bf00      	nop
}
 80095a4:	3714      	adds	r7, #20
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	20004c20 	.word	0x20004c20

080095b4 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 80095b4:	b590      	push	{r4, r7, lr}
 80095b6:	b085      	sub	sp, #20
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	4604      	mov	r4, r0
 80095bc:	4608      	mov	r0, r1
 80095be:	4611      	mov	r1, r2
 80095c0:	461a      	mov	r2, r3
 80095c2:	4623      	mov	r3, r4
 80095c4:	71fb      	strb	r3, [r7, #7]
 80095c6:	4603      	mov	r3, r0
 80095c8:	71bb      	strb	r3, [r7, #6]
 80095ca:	460b      	mov	r3, r1
 80095cc:	717b      	strb	r3, [r7, #5]
 80095ce:	4613      	mov	r3, r2
 80095d0:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80095d2:	79bb      	ldrb	r3, [r7, #6]
 80095d4:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80095d6:	797b      	ldrb	r3, [r7, #5]
 80095d8:	3b20      	subs	r3, #32
 80095da:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80095dc:	2300      	movs	r3, #0
 80095de:	73bb      	strb	r3, [r7, #14]
 80095e0:	e04d      	b.n	800967e <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80095e2:	793b      	ldrb	r3, [r7, #4]
 80095e4:	2b0c      	cmp	r3, #12
 80095e6:	d10b      	bne.n	8009600 <OLED_ShowChar+0x4c>
 80095e8:	797a      	ldrb	r2, [r7, #5]
 80095ea:	7bb9      	ldrb	r1, [r7, #14]
 80095ec:	4828      	ldr	r0, [pc, #160]	; (8009690 <OLED_ShowChar+0xdc>)
 80095ee:	4613      	mov	r3, r2
 80095f0:	005b      	lsls	r3, r3, #1
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4403      	add	r3, r0
 80095f8:	440b      	add	r3, r1
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	73fb      	strb	r3, [r7, #15]
 80095fe:	e007      	b.n	8009610 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8009600:	797a      	ldrb	r2, [r7, #5]
 8009602:	7bbb      	ldrb	r3, [r7, #14]
 8009604:	4923      	ldr	r1, [pc, #140]	; (8009694 <OLED_ShowChar+0xe0>)
 8009606:	0112      	lsls	r2, r2, #4
 8009608:	440a      	add	r2, r1
 800960a:	4413      	add	r3, r2
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8009610:	2300      	movs	r3, #0
 8009612:	737b      	strb	r3, [r7, #13]
 8009614:	e02d      	b.n	8009672 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8009616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800961a:	2b00      	cmp	r3, #0
 800961c:	da07      	bge.n	800962e <OLED_ShowChar+0x7a>
 800961e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009622:	79b9      	ldrb	r1, [r7, #6]
 8009624:	79fb      	ldrb	r3, [r7, #7]
 8009626:	4618      	mov	r0, r3
 8009628:	f7ff ff6a 	bl	8009500 <OLED_DrawPoint>
 800962c:	e00c      	b.n	8009648 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800962e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009632:	2b00      	cmp	r3, #0
 8009634:	bf0c      	ite	eq
 8009636:	2301      	moveq	r3, #1
 8009638:	2300      	movne	r3, #0
 800963a:	b2db      	uxtb	r3, r3
 800963c:	461a      	mov	r2, r3
 800963e:	79b9      	ldrb	r1, [r7, #6]
 8009640:	79fb      	ldrb	r3, [r7, #7]
 8009642:	4618      	mov	r0, r3
 8009644:	f7ff ff5c 	bl	8009500 <OLED_DrawPoint>
			temp<<=1;
 8009648:	7bfb      	ldrb	r3, [r7, #15]
 800964a:	005b      	lsls	r3, r3, #1
 800964c:	73fb      	strb	r3, [r7, #15]
			y++;
 800964e:	79bb      	ldrb	r3, [r7, #6]
 8009650:	3301      	adds	r3, #1
 8009652:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8009654:	79ba      	ldrb	r2, [r7, #6]
 8009656:	7b3b      	ldrb	r3, [r7, #12]
 8009658:	1ad2      	subs	r2, r2, r3
 800965a:	793b      	ldrb	r3, [r7, #4]
 800965c:	429a      	cmp	r2, r3
 800965e:	d105      	bne.n	800966c <OLED_ShowChar+0xb8>
			{
				y=y0;
 8009660:	7b3b      	ldrb	r3, [r7, #12]
 8009662:	71bb      	strb	r3, [r7, #6]
				x++;
 8009664:	79fb      	ldrb	r3, [r7, #7]
 8009666:	3301      	adds	r3, #1
 8009668:	71fb      	strb	r3, [r7, #7]
				break;
 800966a:	e005      	b.n	8009678 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800966c:	7b7b      	ldrb	r3, [r7, #13]
 800966e:	3301      	adds	r3, #1
 8009670:	737b      	strb	r3, [r7, #13]
 8009672:	7b7b      	ldrb	r3, [r7, #13]
 8009674:	2b07      	cmp	r3, #7
 8009676:	d9ce      	bls.n	8009616 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8009678:	7bbb      	ldrb	r3, [r7, #14]
 800967a:	3301      	adds	r3, #1
 800967c:	73bb      	strb	r3, [r7, #14]
 800967e:	7bba      	ldrb	r2, [r7, #14]
 8009680:	793b      	ldrb	r3, [r7, #4]
 8009682:	429a      	cmp	r2, r3
 8009684:	d3ad      	bcc.n	80095e2 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8009686:	bf00      	nop
 8009688:	bf00      	nop
 800968a:	3714      	adds	r7, #20
 800968c:	46bd      	mov	sp, r7
 800968e:	bd90      	pop	{r4, r7, pc}
 8009690:	0800a2b4 	.word	0x0800a2b4
 8009694:	0800a728 	.word	0x0800a728

08009698 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af02      	add	r7, sp, #8
 800969e:	4603      	mov	r3, r0
 80096a0:	603a      	str	r2, [r7, #0]
 80096a2:	71fb      	strb	r3, [r7, #7]
 80096a4:	460b      	mov	r3, r1
 80096a6:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 80096a8:	e01f      	b.n	80096ea <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 80096aa:	79fb      	ldrb	r3, [r7, #7]
 80096ac:	2b7a      	cmp	r3, #122	; 0x7a
 80096ae:	d904      	bls.n	80096ba <OLED_ShowString+0x22>
 80096b0:	2300      	movs	r3, #0
 80096b2:	71fb      	strb	r3, [r7, #7]
 80096b4:	79bb      	ldrb	r3, [r7, #6]
 80096b6:	3310      	adds	r3, #16
 80096b8:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 80096ba:	79bb      	ldrb	r3, [r7, #6]
 80096bc:	2b3a      	cmp	r3, #58	; 0x3a
 80096be:	d905      	bls.n	80096cc <OLED_ShowString+0x34>
 80096c0:	2300      	movs	r3, #0
 80096c2:	71fb      	strb	r3, [r7, #7]
 80096c4:	79fb      	ldrb	r3, [r7, #7]
 80096c6:	71bb      	strb	r3, [r7, #6]
 80096c8:	f7ff fef4 	bl	80094b4 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	781a      	ldrb	r2, [r3, #0]
 80096d0:	79b9      	ldrb	r1, [r7, #6]
 80096d2:	79f8      	ldrb	r0, [r7, #7]
 80096d4:	2301      	movs	r3, #1
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	230c      	movs	r3, #12
 80096da:	f7ff ff6b 	bl	80095b4 <OLED_ShowChar>
        x+=8;
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	3308      	adds	r3, #8
 80096e2:	71fb      	strb	r3, [r7, #7]
        p++;
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	3301      	adds	r3, #1
 80096e8:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d1db      	bne.n	80096aa <OLED_ShowString+0x12>
    }  
}	 
 80096f2:	bf00      	nop
 80096f4:	bf00      	nop
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <OLED_Init>:

void OLED_Init(void)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8009700:	f7fa fb80 	bl	8003e04 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8009704:	4b41      	ldr	r3, [pc, #260]	; (800980c <OLED_Init+0x110>)
 8009706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009708:	4a40      	ldr	r2, [pc, #256]	; (800980c <OLED_Init+0x110>)
 800970a:	f023 0301 	bic.w	r3, r3, #1
 800970e:	6713      	str	r3, [r2, #112]	; 0x70
 8009710:	4b3e      	ldr	r3, [pc, #248]	; (800980c <OLED_Init+0x110>)
 8009712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009714:	4a3d      	ldr	r2, [pc, #244]	; (800980c <OLED_Init+0x110>)
 8009716:	f023 0304 	bic.w	r3, r3, #4
 800971a:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800971c:	f7fa fb86 	bl	8003e2c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8009720:	2200      	movs	r2, #0
 8009722:	2180      	movs	r1, #128	; 0x80
 8009724:	483a      	ldr	r0, [pc, #232]	; (8009810 <OLED_Init+0x114>)
 8009726:	f7f9 fba3 	bl	8002e70 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800972a:	2064      	movs	r0, #100	; 0x64
 800972c:	f7f9 f83c 	bl	80027a8 <HAL_Delay>
	OLED_RST_Set();
 8009730:	2201      	movs	r2, #1
 8009732:	2180      	movs	r1, #128	; 0x80
 8009734:	4836      	ldr	r0, [pc, #216]	; (8009810 <OLED_Init+0x114>)
 8009736:	f7f9 fb9b 	bl	8002e70 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800973a:	2100      	movs	r1, #0
 800973c:	20ae      	movs	r0, #174	; 0xae
 800973e:	f7ff fe6f 	bl	8009420 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8009742:	2100      	movs	r1, #0
 8009744:	20d5      	movs	r0, #213	; 0xd5
 8009746:	f7ff fe6b 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800974a:	2100      	movs	r1, #0
 800974c:	2050      	movs	r0, #80	; 0x50
 800974e:	f7ff fe67 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8009752:	2100      	movs	r1, #0
 8009754:	20a8      	movs	r0, #168	; 0xa8
 8009756:	f7ff fe63 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800975a:	2100      	movs	r1, #0
 800975c:	203f      	movs	r0, #63	; 0x3f
 800975e:	f7ff fe5f 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8009762:	2100      	movs	r1, #0
 8009764:	20d3      	movs	r0, #211	; 0xd3
 8009766:	f7ff fe5b 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800976a:	2100      	movs	r1, #0
 800976c:	2000      	movs	r0, #0
 800976e:	f7ff fe57 	bl	8009420 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8009772:	2100      	movs	r1, #0
 8009774:	2040      	movs	r0, #64	; 0x40
 8009776:	f7ff fe53 	bl	8009420 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800977a:	2100      	movs	r1, #0
 800977c:	208d      	movs	r0, #141	; 0x8d
 800977e:	f7ff fe4f 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8009782:	2100      	movs	r1, #0
 8009784:	2014      	movs	r0, #20
 8009786:	f7ff fe4b 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800978a:	2100      	movs	r1, #0
 800978c:	2020      	movs	r0, #32
 800978e:	f7ff fe47 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8009792:	2100      	movs	r1, #0
 8009794:	2002      	movs	r0, #2
 8009796:	f7ff fe43 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800979a:	2100      	movs	r1, #0
 800979c:	20a1      	movs	r0, #161	; 0xa1
 800979e:	f7ff fe3f 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 80097a2:	2100      	movs	r1, #0
 80097a4:	20c0      	movs	r0, #192	; 0xc0
 80097a6:	f7ff fe3b 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 80097aa:	2100      	movs	r1, #0
 80097ac:	20da      	movs	r0, #218	; 0xda
 80097ae:	f7ff fe37 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 80097b2:	2100      	movs	r1, #0
 80097b4:	2012      	movs	r0, #18
 80097b6:	f7ff fe33 	bl	8009420 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 80097ba:	2100      	movs	r1, #0
 80097bc:	2081      	movs	r0, #129	; 0x81
 80097be:	f7ff fe2f 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80097c2:	2100      	movs	r1, #0
 80097c4:	20ef      	movs	r0, #239	; 0xef
 80097c6:	f7ff fe2b 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80097ca:	2100      	movs	r1, #0
 80097cc:	20d9      	movs	r0, #217	; 0xd9
 80097ce:	f7ff fe27 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80097d2:	2100      	movs	r1, #0
 80097d4:	20f1      	movs	r0, #241	; 0xf1
 80097d6:	f7ff fe23 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80097da:	2100      	movs	r1, #0
 80097dc:	20db      	movs	r0, #219	; 0xdb
 80097de:	f7ff fe1f 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80097e2:	2100      	movs	r1, #0
 80097e4:	2030      	movs	r0, #48	; 0x30
 80097e6:	f7ff fe1b 	bl	8009420 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80097ea:	2100      	movs	r1, #0
 80097ec:	20a4      	movs	r0, #164	; 0xa4
 80097ee:	f7ff fe17 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80097f2:	2100      	movs	r1, #0
 80097f4:	20a6      	movs	r0, #166	; 0xa6
 80097f6:	f7ff fe13 	bl	8009420 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80097fa:	2100      	movs	r1, #0
 80097fc:	20af      	movs	r0, #175	; 0xaf
 80097fe:	f7ff fe0f 	bl	8009420 <OLED_WR_Byte>
	OLED_Clear(); 
 8009802:	f7ff fe57 	bl	80094b4 <OLED_Clear>
 8009806:	bf00      	nop
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	40023800 	.word	0x40023800
 8009810:	40021000 	.word	0x40021000

08009814 <__errno>:
 8009814:	4b01      	ldr	r3, [pc, #4]	; (800981c <__errno+0x8>)
 8009816:	6818      	ldr	r0, [r3, #0]
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	2000001c 	.word	0x2000001c

08009820 <__libc_init_array>:
 8009820:	b570      	push	{r4, r5, r6, lr}
 8009822:	4d0d      	ldr	r5, [pc, #52]	; (8009858 <__libc_init_array+0x38>)
 8009824:	4c0d      	ldr	r4, [pc, #52]	; (800985c <__libc_init_array+0x3c>)
 8009826:	1b64      	subs	r4, r4, r5
 8009828:	10a4      	asrs	r4, r4, #2
 800982a:	2600      	movs	r6, #0
 800982c:	42a6      	cmp	r6, r4
 800982e:	d109      	bne.n	8009844 <__libc_init_array+0x24>
 8009830:	4d0b      	ldr	r5, [pc, #44]	; (8009860 <__libc_init_array+0x40>)
 8009832:	4c0c      	ldr	r4, [pc, #48]	; (8009864 <__libc_init_array+0x44>)
 8009834:	f000 fc9e 	bl	800a174 <_init>
 8009838:	1b64      	subs	r4, r4, r5
 800983a:	10a4      	asrs	r4, r4, #2
 800983c:	2600      	movs	r6, #0
 800983e:	42a6      	cmp	r6, r4
 8009840:	d105      	bne.n	800984e <__libc_init_array+0x2e>
 8009842:	bd70      	pop	{r4, r5, r6, pc}
 8009844:	f855 3b04 	ldr.w	r3, [r5], #4
 8009848:	4798      	blx	r3
 800984a:	3601      	adds	r6, #1
 800984c:	e7ee      	b.n	800982c <__libc_init_array+0xc>
 800984e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009852:	4798      	blx	r3
 8009854:	3601      	adds	r6, #1
 8009856:	e7f2      	b.n	800983e <__libc_init_array+0x1e>
 8009858:	0800ad54 	.word	0x0800ad54
 800985c:	0800ad54 	.word	0x0800ad54
 8009860:	0800ad54 	.word	0x0800ad54
 8009864:	0800ad58 	.word	0x0800ad58

08009868 <malloc>:
 8009868:	4b02      	ldr	r3, [pc, #8]	; (8009874 <malloc+0xc>)
 800986a:	4601      	mov	r1, r0
 800986c:	6818      	ldr	r0, [r3, #0]
 800986e:	f000 b88d 	b.w	800998c <_malloc_r>
 8009872:	bf00      	nop
 8009874:	2000001c 	.word	0x2000001c

08009878 <free>:
 8009878:	4b02      	ldr	r3, [pc, #8]	; (8009884 <free+0xc>)
 800987a:	4601      	mov	r1, r0
 800987c:	6818      	ldr	r0, [r3, #0]
 800987e:	f000 b819 	b.w	80098b4 <_free_r>
 8009882:	bf00      	nop
 8009884:	2000001c 	.word	0x2000001c

08009888 <memcpy>:
 8009888:	440a      	add	r2, r1
 800988a:	4291      	cmp	r1, r2
 800988c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009890:	d100      	bne.n	8009894 <memcpy+0xc>
 8009892:	4770      	bx	lr
 8009894:	b510      	push	{r4, lr}
 8009896:	f811 4b01 	ldrb.w	r4, [r1], #1
 800989a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800989e:	4291      	cmp	r1, r2
 80098a0:	d1f9      	bne.n	8009896 <memcpy+0xe>
 80098a2:	bd10      	pop	{r4, pc}

080098a4 <memset>:
 80098a4:	4402      	add	r2, r0
 80098a6:	4603      	mov	r3, r0
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d100      	bne.n	80098ae <memset+0xa>
 80098ac:	4770      	bx	lr
 80098ae:	f803 1b01 	strb.w	r1, [r3], #1
 80098b2:	e7f9      	b.n	80098a8 <memset+0x4>

080098b4 <_free_r>:
 80098b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098b6:	2900      	cmp	r1, #0
 80098b8:	d044      	beq.n	8009944 <_free_r+0x90>
 80098ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098be:	9001      	str	r0, [sp, #4]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f1a1 0404 	sub.w	r4, r1, #4
 80098c6:	bfb8      	it	lt
 80098c8:	18e4      	addlt	r4, r4, r3
 80098ca:	f000 f903 	bl	8009ad4 <__malloc_lock>
 80098ce:	4a1e      	ldr	r2, [pc, #120]	; (8009948 <_free_r+0x94>)
 80098d0:	9801      	ldr	r0, [sp, #4]
 80098d2:	6813      	ldr	r3, [r2, #0]
 80098d4:	b933      	cbnz	r3, 80098e4 <_free_r+0x30>
 80098d6:	6063      	str	r3, [r4, #4]
 80098d8:	6014      	str	r4, [r2, #0]
 80098da:	b003      	add	sp, #12
 80098dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098e0:	f000 b8fe 	b.w	8009ae0 <__malloc_unlock>
 80098e4:	42a3      	cmp	r3, r4
 80098e6:	d908      	bls.n	80098fa <_free_r+0x46>
 80098e8:	6825      	ldr	r5, [r4, #0]
 80098ea:	1961      	adds	r1, r4, r5
 80098ec:	428b      	cmp	r3, r1
 80098ee:	bf01      	itttt	eq
 80098f0:	6819      	ldreq	r1, [r3, #0]
 80098f2:	685b      	ldreq	r3, [r3, #4]
 80098f4:	1949      	addeq	r1, r1, r5
 80098f6:	6021      	streq	r1, [r4, #0]
 80098f8:	e7ed      	b.n	80098d6 <_free_r+0x22>
 80098fa:	461a      	mov	r2, r3
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	b10b      	cbz	r3, 8009904 <_free_r+0x50>
 8009900:	42a3      	cmp	r3, r4
 8009902:	d9fa      	bls.n	80098fa <_free_r+0x46>
 8009904:	6811      	ldr	r1, [r2, #0]
 8009906:	1855      	adds	r5, r2, r1
 8009908:	42a5      	cmp	r5, r4
 800990a:	d10b      	bne.n	8009924 <_free_r+0x70>
 800990c:	6824      	ldr	r4, [r4, #0]
 800990e:	4421      	add	r1, r4
 8009910:	1854      	adds	r4, r2, r1
 8009912:	42a3      	cmp	r3, r4
 8009914:	6011      	str	r1, [r2, #0]
 8009916:	d1e0      	bne.n	80098da <_free_r+0x26>
 8009918:	681c      	ldr	r4, [r3, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	6053      	str	r3, [r2, #4]
 800991e:	4421      	add	r1, r4
 8009920:	6011      	str	r1, [r2, #0]
 8009922:	e7da      	b.n	80098da <_free_r+0x26>
 8009924:	d902      	bls.n	800992c <_free_r+0x78>
 8009926:	230c      	movs	r3, #12
 8009928:	6003      	str	r3, [r0, #0]
 800992a:	e7d6      	b.n	80098da <_free_r+0x26>
 800992c:	6825      	ldr	r5, [r4, #0]
 800992e:	1961      	adds	r1, r4, r5
 8009930:	428b      	cmp	r3, r1
 8009932:	bf04      	itt	eq
 8009934:	6819      	ldreq	r1, [r3, #0]
 8009936:	685b      	ldreq	r3, [r3, #4]
 8009938:	6063      	str	r3, [r4, #4]
 800993a:	bf04      	itt	eq
 800993c:	1949      	addeq	r1, r1, r5
 800993e:	6021      	streq	r1, [r4, #0]
 8009940:	6054      	str	r4, [r2, #4]
 8009942:	e7ca      	b.n	80098da <_free_r+0x26>
 8009944:	b003      	add	sp, #12
 8009946:	bd30      	pop	{r4, r5, pc}
 8009948:	20005020 	.word	0x20005020

0800994c <sbrk_aligned>:
 800994c:	b570      	push	{r4, r5, r6, lr}
 800994e:	4e0e      	ldr	r6, [pc, #56]	; (8009988 <sbrk_aligned+0x3c>)
 8009950:	460c      	mov	r4, r1
 8009952:	6831      	ldr	r1, [r6, #0]
 8009954:	4605      	mov	r5, r0
 8009956:	b911      	cbnz	r1, 800995e <sbrk_aligned+0x12>
 8009958:	f000 f88c 	bl	8009a74 <_sbrk_r>
 800995c:	6030      	str	r0, [r6, #0]
 800995e:	4621      	mov	r1, r4
 8009960:	4628      	mov	r0, r5
 8009962:	f000 f887 	bl	8009a74 <_sbrk_r>
 8009966:	1c43      	adds	r3, r0, #1
 8009968:	d00a      	beq.n	8009980 <sbrk_aligned+0x34>
 800996a:	1cc4      	adds	r4, r0, #3
 800996c:	f024 0403 	bic.w	r4, r4, #3
 8009970:	42a0      	cmp	r0, r4
 8009972:	d007      	beq.n	8009984 <sbrk_aligned+0x38>
 8009974:	1a21      	subs	r1, r4, r0
 8009976:	4628      	mov	r0, r5
 8009978:	f000 f87c 	bl	8009a74 <_sbrk_r>
 800997c:	3001      	adds	r0, #1
 800997e:	d101      	bne.n	8009984 <sbrk_aligned+0x38>
 8009980:	f04f 34ff 	mov.w	r4, #4294967295
 8009984:	4620      	mov	r0, r4
 8009986:	bd70      	pop	{r4, r5, r6, pc}
 8009988:	20005024 	.word	0x20005024

0800998c <_malloc_r>:
 800998c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009990:	1ccd      	adds	r5, r1, #3
 8009992:	f025 0503 	bic.w	r5, r5, #3
 8009996:	3508      	adds	r5, #8
 8009998:	2d0c      	cmp	r5, #12
 800999a:	bf38      	it	cc
 800999c:	250c      	movcc	r5, #12
 800999e:	2d00      	cmp	r5, #0
 80099a0:	4607      	mov	r7, r0
 80099a2:	db01      	blt.n	80099a8 <_malloc_r+0x1c>
 80099a4:	42a9      	cmp	r1, r5
 80099a6:	d905      	bls.n	80099b4 <_malloc_r+0x28>
 80099a8:	230c      	movs	r3, #12
 80099aa:	603b      	str	r3, [r7, #0]
 80099ac:	2600      	movs	r6, #0
 80099ae:	4630      	mov	r0, r6
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b4:	4e2e      	ldr	r6, [pc, #184]	; (8009a70 <_malloc_r+0xe4>)
 80099b6:	f000 f88d 	bl	8009ad4 <__malloc_lock>
 80099ba:	6833      	ldr	r3, [r6, #0]
 80099bc:	461c      	mov	r4, r3
 80099be:	bb34      	cbnz	r4, 8009a0e <_malloc_r+0x82>
 80099c0:	4629      	mov	r1, r5
 80099c2:	4638      	mov	r0, r7
 80099c4:	f7ff ffc2 	bl	800994c <sbrk_aligned>
 80099c8:	1c43      	adds	r3, r0, #1
 80099ca:	4604      	mov	r4, r0
 80099cc:	d14d      	bne.n	8009a6a <_malloc_r+0xde>
 80099ce:	6834      	ldr	r4, [r6, #0]
 80099d0:	4626      	mov	r6, r4
 80099d2:	2e00      	cmp	r6, #0
 80099d4:	d140      	bne.n	8009a58 <_malloc_r+0xcc>
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	4631      	mov	r1, r6
 80099da:	4638      	mov	r0, r7
 80099dc:	eb04 0803 	add.w	r8, r4, r3
 80099e0:	f000 f848 	bl	8009a74 <_sbrk_r>
 80099e4:	4580      	cmp	r8, r0
 80099e6:	d13a      	bne.n	8009a5e <_malloc_r+0xd2>
 80099e8:	6821      	ldr	r1, [r4, #0]
 80099ea:	3503      	adds	r5, #3
 80099ec:	1a6d      	subs	r5, r5, r1
 80099ee:	f025 0503 	bic.w	r5, r5, #3
 80099f2:	3508      	adds	r5, #8
 80099f4:	2d0c      	cmp	r5, #12
 80099f6:	bf38      	it	cc
 80099f8:	250c      	movcc	r5, #12
 80099fa:	4629      	mov	r1, r5
 80099fc:	4638      	mov	r0, r7
 80099fe:	f7ff ffa5 	bl	800994c <sbrk_aligned>
 8009a02:	3001      	adds	r0, #1
 8009a04:	d02b      	beq.n	8009a5e <_malloc_r+0xd2>
 8009a06:	6823      	ldr	r3, [r4, #0]
 8009a08:	442b      	add	r3, r5
 8009a0a:	6023      	str	r3, [r4, #0]
 8009a0c:	e00e      	b.n	8009a2c <_malloc_r+0xa0>
 8009a0e:	6822      	ldr	r2, [r4, #0]
 8009a10:	1b52      	subs	r2, r2, r5
 8009a12:	d41e      	bmi.n	8009a52 <_malloc_r+0xc6>
 8009a14:	2a0b      	cmp	r2, #11
 8009a16:	d916      	bls.n	8009a46 <_malloc_r+0xba>
 8009a18:	1961      	adds	r1, r4, r5
 8009a1a:	42a3      	cmp	r3, r4
 8009a1c:	6025      	str	r5, [r4, #0]
 8009a1e:	bf18      	it	ne
 8009a20:	6059      	strne	r1, [r3, #4]
 8009a22:	6863      	ldr	r3, [r4, #4]
 8009a24:	bf08      	it	eq
 8009a26:	6031      	streq	r1, [r6, #0]
 8009a28:	5162      	str	r2, [r4, r5]
 8009a2a:	604b      	str	r3, [r1, #4]
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	f104 060b 	add.w	r6, r4, #11
 8009a32:	f000 f855 	bl	8009ae0 <__malloc_unlock>
 8009a36:	f026 0607 	bic.w	r6, r6, #7
 8009a3a:	1d23      	adds	r3, r4, #4
 8009a3c:	1af2      	subs	r2, r6, r3
 8009a3e:	d0b6      	beq.n	80099ae <_malloc_r+0x22>
 8009a40:	1b9b      	subs	r3, r3, r6
 8009a42:	50a3      	str	r3, [r4, r2]
 8009a44:	e7b3      	b.n	80099ae <_malloc_r+0x22>
 8009a46:	6862      	ldr	r2, [r4, #4]
 8009a48:	42a3      	cmp	r3, r4
 8009a4a:	bf0c      	ite	eq
 8009a4c:	6032      	streq	r2, [r6, #0]
 8009a4e:	605a      	strne	r2, [r3, #4]
 8009a50:	e7ec      	b.n	8009a2c <_malloc_r+0xa0>
 8009a52:	4623      	mov	r3, r4
 8009a54:	6864      	ldr	r4, [r4, #4]
 8009a56:	e7b2      	b.n	80099be <_malloc_r+0x32>
 8009a58:	4634      	mov	r4, r6
 8009a5a:	6876      	ldr	r6, [r6, #4]
 8009a5c:	e7b9      	b.n	80099d2 <_malloc_r+0x46>
 8009a5e:	230c      	movs	r3, #12
 8009a60:	603b      	str	r3, [r7, #0]
 8009a62:	4638      	mov	r0, r7
 8009a64:	f000 f83c 	bl	8009ae0 <__malloc_unlock>
 8009a68:	e7a1      	b.n	80099ae <_malloc_r+0x22>
 8009a6a:	6025      	str	r5, [r4, #0]
 8009a6c:	e7de      	b.n	8009a2c <_malloc_r+0xa0>
 8009a6e:	bf00      	nop
 8009a70:	20005020 	.word	0x20005020

08009a74 <_sbrk_r>:
 8009a74:	b538      	push	{r3, r4, r5, lr}
 8009a76:	4d06      	ldr	r5, [pc, #24]	; (8009a90 <_sbrk_r+0x1c>)
 8009a78:	2300      	movs	r3, #0
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	4608      	mov	r0, r1
 8009a7e:	602b      	str	r3, [r5, #0]
 8009a80:	f7f8 fdae 	bl	80025e0 <_sbrk>
 8009a84:	1c43      	adds	r3, r0, #1
 8009a86:	d102      	bne.n	8009a8e <_sbrk_r+0x1a>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	b103      	cbz	r3, 8009a8e <_sbrk_r+0x1a>
 8009a8c:	6023      	str	r3, [r4, #0]
 8009a8e:	bd38      	pop	{r3, r4, r5, pc}
 8009a90:	20005028 	.word	0x20005028

08009a94 <siprintf>:
 8009a94:	b40e      	push	{r1, r2, r3}
 8009a96:	b500      	push	{lr}
 8009a98:	b09c      	sub	sp, #112	; 0x70
 8009a9a:	ab1d      	add	r3, sp, #116	; 0x74
 8009a9c:	9002      	str	r0, [sp, #8]
 8009a9e:	9006      	str	r0, [sp, #24]
 8009aa0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009aa4:	4809      	ldr	r0, [pc, #36]	; (8009acc <siprintf+0x38>)
 8009aa6:	9107      	str	r1, [sp, #28]
 8009aa8:	9104      	str	r1, [sp, #16]
 8009aaa:	4909      	ldr	r1, [pc, #36]	; (8009ad0 <siprintf+0x3c>)
 8009aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ab0:	9105      	str	r1, [sp, #20]
 8009ab2:	6800      	ldr	r0, [r0, #0]
 8009ab4:	9301      	str	r3, [sp, #4]
 8009ab6:	a902      	add	r1, sp, #8
 8009ab8:	f000 f874 	bl	8009ba4 <_svfiprintf_r>
 8009abc:	9b02      	ldr	r3, [sp, #8]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	701a      	strb	r2, [r3, #0]
 8009ac2:	b01c      	add	sp, #112	; 0x70
 8009ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ac8:	b003      	add	sp, #12
 8009aca:	4770      	bx	lr
 8009acc:	2000001c 	.word	0x2000001c
 8009ad0:	ffff0208 	.word	0xffff0208

08009ad4 <__malloc_lock>:
 8009ad4:	4801      	ldr	r0, [pc, #4]	; (8009adc <__malloc_lock+0x8>)
 8009ad6:	f000 baf9 	b.w	800a0cc <__retarget_lock_acquire_recursive>
 8009ada:	bf00      	nop
 8009adc:	2000502c 	.word	0x2000502c

08009ae0 <__malloc_unlock>:
 8009ae0:	4801      	ldr	r0, [pc, #4]	; (8009ae8 <__malloc_unlock+0x8>)
 8009ae2:	f000 baf4 	b.w	800a0ce <__retarget_lock_release_recursive>
 8009ae6:	bf00      	nop
 8009ae8:	2000502c 	.word	0x2000502c

08009aec <__ssputs_r>:
 8009aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af0:	688e      	ldr	r6, [r1, #8]
 8009af2:	429e      	cmp	r6, r3
 8009af4:	4682      	mov	sl, r0
 8009af6:	460c      	mov	r4, r1
 8009af8:	4690      	mov	r8, r2
 8009afa:	461f      	mov	r7, r3
 8009afc:	d838      	bhi.n	8009b70 <__ssputs_r+0x84>
 8009afe:	898a      	ldrh	r2, [r1, #12]
 8009b00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b04:	d032      	beq.n	8009b6c <__ssputs_r+0x80>
 8009b06:	6825      	ldr	r5, [r4, #0]
 8009b08:	6909      	ldr	r1, [r1, #16]
 8009b0a:	eba5 0901 	sub.w	r9, r5, r1
 8009b0e:	6965      	ldr	r5, [r4, #20]
 8009b10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b18:	3301      	adds	r3, #1
 8009b1a:	444b      	add	r3, r9
 8009b1c:	106d      	asrs	r5, r5, #1
 8009b1e:	429d      	cmp	r5, r3
 8009b20:	bf38      	it	cc
 8009b22:	461d      	movcc	r5, r3
 8009b24:	0553      	lsls	r3, r2, #21
 8009b26:	d531      	bpl.n	8009b8c <__ssputs_r+0xa0>
 8009b28:	4629      	mov	r1, r5
 8009b2a:	f7ff ff2f 	bl	800998c <_malloc_r>
 8009b2e:	4606      	mov	r6, r0
 8009b30:	b950      	cbnz	r0, 8009b48 <__ssputs_r+0x5c>
 8009b32:	230c      	movs	r3, #12
 8009b34:	f8ca 3000 	str.w	r3, [sl]
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b3e:	81a3      	strh	r3, [r4, #12]
 8009b40:	f04f 30ff 	mov.w	r0, #4294967295
 8009b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b48:	6921      	ldr	r1, [r4, #16]
 8009b4a:	464a      	mov	r2, r9
 8009b4c:	f7ff fe9c 	bl	8009888 <memcpy>
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b5a:	81a3      	strh	r3, [r4, #12]
 8009b5c:	6126      	str	r6, [r4, #16]
 8009b5e:	6165      	str	r5, [r4, #20]
 8009b60:	444e      	add	r6, r9
 8009b62:	eba5 0509 	sub.w	r5, r5, r9
 8009b66:	6026      	str	r6, [r4, #0]
 8009b68:	60a5      	str	r5, [r4, #8]
 8009b6a:	463e      	mov	r6, r7
 8009b6c:	42be      	cmp	r6, r7
 8009b6e:	d900      	bls.n	8009b72 <__ssputs_r+0x86>
 8009b70:	463e      	mov	r6, r7
 8009b72:	6820      	ldr	r0, [r4, #0]
 8009b74:	4632      	mov	r2, r6
 8009b76:	4641      	mov	r1, r8
 8009b78:	f000 faaa 	bl	800a0d0 <memmove>
 8009b7c:	68a3      	ldr	r3, [r4, #8]
 8009b7e:	1b9b      	subs	r3, r3, r6
 8009b80:	60a3      	str	r3, [r4, #8]
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	4433      	add	r3, r6
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e7db      	b.n	8009b44 <__ssputs_r+0x58>
 8009b8c:	462a      	mov	r2, r5
 8009b8e:	f000 fab9 	bl	800a104 <_realloc_r>
 8009b92:	4606      	mov	r6, r0
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1e1      	bne.n	8009b5c <__ssputs_r+0x70>
 8009b98:	6921      	ldr	r1, [r4, #16]
 8009b9a:	4650      	mov	r0, sl
 8009b9c:	f7ff fe8a 	bl	80098b4 <_free_r>
 8009ba0:	e7c7      	b.n	8009b32 <__ssputs_r+0x46>
	...

08009ba4 <_svfiprintf_r>:
 8009ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba8:	4698      	mov	r8, r3
 8009baa:	898b      	ldrh	r3, [r1, #12]
 8009bac:	061b      	lsls	r3, r3, #24
 8009bae:	b09d      	sub	sp, #116	; 0x74
 8009bb0:	4607      	mov	r7, r0
 8009bb2:	460d      	mov	r5, r1
 8009bb4:	4614      	mov	r4, r2
 8009bb6:	d50e      	bpl.n	8009bd6 <_svfiprintf_r+0x32>
 8009bb8:	690b      	ldr	r3, [r1, #16]
 8009bba:	b963      	cbnz	r3, 8009bd6 <_svfiprintf_r+0x32>
 8009bbc:	2140      	movs	r1, #64	; 0x40
 8009bbe:	f7ff fee5 	bl	800998c <_malloc_r>
 8009bc2:	6028      	str	r0, [r5, #0]
 8009bc4:	6128      	str	r0, [r5, #16]
 8009bc6:	b920      	cbnz	r0, 8009bd2 <_svfiprintf_r+0x2e>
 8009bc8:	230c      	movs	r3, #12
 8009bca:	603b      	str	r3, [r7, #0]
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd0:	e0d1      	b.n	8009d76 <_svfiprintf_r+0x1d2>
 8009bd2:	2340      	movs	r3, #64	; 0x40
 8009bd4:	616b      	str	r3, [r5, #20]
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bda:	2320      	movs	r3, #32
 8009bdc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009be0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009be4:	2330      	movs	r3, #48	; 0x30
 8009be6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009d90 <_svfiprintf_r+0x1ec>
 8009bea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bee:	f04f 0901 	mov.w	r9, #1
 8009bf2:	4623      	mov	r3, r4
 8009bf4:	469a      	mov	sl, r3
 8009bf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bfa:	b10a      	cbz	r2, 8009c00 <_svfiprintf_r+0x5c>
 8009bfc:	2a25      	cmp	r2, #37	; 0x25
 8009bfe:	d1f9      	bne.n	8009bf4 <_svfiprintf_r+0x50>
 8009c00:	ebba 0b04 	subs.w	fp, sl, r4
 8009c04:	d00b      	beq.n	8009c1e <_svfiprintf_r+0x7a>
 8009c06:	465b      	mov	r3, fp
 8009c08:	4622      	mov	r2, r4
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	4638      	mov	r0, r7
 8009c0e:	f7ff ff6d 	bl	8009aec <__ssputs_r>
 8009c12:	3001      	adds	r0, #1
 8009c14:	f000 80aa 	beq.w	8009d6c <_svfiprintf_r+0x1c8>
 8009c18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c1a:	445a      	add	r2, fp
 8009c1c:	9209      	str	r2, [sp, #36]	; 0x24
 8009c1e:	f89a 3000 	ldrb.w	r3, [sl]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f000 80a2 	beq.w	8009d6c <_svfiprintf_r+0x1c8>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c32:	f10a 0a01 	add.w	sl, sl, #1
 8009c36:	9304      	str	r3, [sp, #16]
 8009c38:	9307      	str	r3, [sp, #28]
 8009c3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c3e:	931a      	str	r3, [sp, #104]	; 0x68
 8009c40:	4654      	mov	r4, sl
 8009c42:	2205      	movs	r2, #5
 8009c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c48:	4851      	ldr	r0, [pc, #324]	; (8009d90 <_svfiprintf_r+0x1ec>)
 8009c4a:	f7f6 fac1 	bl	80001d0 <memchr>
 8009c4e:	9a04      	ldr	r2, [sp, #16]
 8009c50:	b9d8      	cbnz	r0, 8009c8a <_svfiprintf_r+0xe6>
 8009c52:	06d0      	lsls	r0, r2, #27
 8009c54:	bf44      	itt	mi
 8009c56:	2320      	movmi	r3, #32
 8009c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c5c:	0711      	lsls	r1, r2, #28
 8009c5e:	bf44      	itt	mi
 8009c60:	232b      	movmi	r3, #43	; 0x2b
 8009c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c66:	f89a 3000 	ldrb.w	r3, [sl]
 8009c6a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c6c:	d015      	beq.n	8009c9a <_svfiprintf_r+0xf6>
 8009c6e:	9a07      	ldr	r2, [sp, #28]
 8009c70:	4654      	mov	r4, sl
 8009c72:	2000      	movs	r0, #0
 8009c74:	f04f 0c0a 	mov.w	ip, #10
 8009c78:	4621      	mov	r1, r4
 8009c7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c7e:	3b30      	subs	r3, #48	; 0x30
 8009c80:	2b09      	cmp	r3, #9
 8009c82:	d94e      	bls.n	8009d22 <_svfiprintf_r+0x17e>
 8009c84:	b1b0      	cbz	r0, 8009cb4 <_svfiprintf_r+0x110>
 8009c86:	9207      	str	r2, [sp, #28]
 8009c88:	e014      	b.n	8009cb4 <_svfiprintf_r+0x110>
 8009c8a:	eba0 0308 	sub.w	r3, r0, r8
 8009c8e:	fa09 f303 	lsl.w	r3, r9, r3
 8009c92:	4313      	orrs	r3, r2
 8009c94:	9304      	str	r3, [sp, #16]
 8009c96:	46a2      	mov	sl, r4
 8009c98:	e7d2      	b.n	8009c40 <_svfiprintf_r+0x9c>
 8009c9a:	9b03      	ldr	r3, [sp, #12]
 8009c9c:	1d19      	adds	r1, r3, #4
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	9103      	str	r1, [sp, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	bfbb      	ittet	lt
 8009ca6:	425b      	neglt	r3, r3
 8009ca8:	f042 0202 	orrlt.w	r2, r2, #2
 8009cac:	9307      	strge	r3, [sp, #28]
 8009cae:	9307      	strlt	r3, [sp, #28]
 8009cb0:	bfb8      	it	lt
 8009cb2:	9204      	strlt	r2, [sp, #16]
 8009cb4:	7823      	ldrb	r3, [r4, #0]
 8009cb6:	2b2e      	cmp	r3, #46	; 0x2e
 8009cb8:	d10c      	bne.n	8009cd4 <_svfiprintf_r+0x130>
 8009cba:	7863      	ldrb	r3, [r4, #1]
 8009cbc:	2b2a      	cmp	r3, #42	; 0x2a
 8009cbe:	d135      	bne.n	8009d2c <_svfiprintf_r+0x188>
 8009cc0:	9b03      	ldr	r3, [sp, #12]
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	9203      	str	r2, [sp, #12]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	bfb8      	it	lt
 8009ccc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cd0:	3402      	adds	r4, #2
 8009cd2:	9305      	str	r3, [sp, #20]
 8009cd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009da0 <_svfiprintf_r+0x1fc>
 8009cd8:	7821      	ldrb	r1, [r4, #0]
 8009cda:	2203      	movs	r2, #3
 8009cdc:	4650      	mov	r0, sl
 8009cde:	f7f6 fa77 	bl	80001d0 <memchr>
 8009ce2:	b140      	cbz	r0, 8009cf6 <_svfiprintf_r+0x152>
 8009ce4:	2340      	movs	r3, #64	; 0x40
 8009ce6:	eba0 000a 	sub.w	r0, r0, sl
 8009cea:	fa03 f000 	lsl.w	r0, r3, r0
 8009cee:	9b04      	ldr	r3, [sp, #16]
 8009cf0:	4303      	orrs	r3, r0
 8009cf2:	3401      	adds	r4, #1
 8009cf4:	9304      	str	r3, [sp, #16]
 8009cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfa:	4826      	ldr	r0, [pc, #152]	; (8009d94 <_svfiprintf_r+0x1f0>)
 8009cfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d00:	2206      	movs	r2, #6
 8009d02:	f7f6 fa65 	bl	80001d0 <memchr>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d038      	beq.n	8009d7c <_svfiprintf_r+0x1d8>
 8009d0a:	4b23      	ldr	r3, [pc, #140]	; (8009d98 <_svfiprintf_r+0x1f4>)
 8009d0c:	bb1b      	cbnz	r3, 8009d56 <_svfiprintf_r+0x1b2>
 8009d0e:	9b03      	ldr	r3, [sp, #12]
 8009d10:	3307      	adds	r3, #7
 8009d12:	f023 0307 	bic.w	r3, r3, #7
 8009d16:	3308      	adds	r3, #8
 8009d18:	9303      	str	r3, [sp, #12]
 8009d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d1c:	4433      	add	r3, r6
 8009d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d20:	e767      	b.n	8009bf2 <_svfiprintf_r+0x4e>
 8009d22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d26:	460c      	mov	r4, r1
 8009d28:	2001      	movs	r0, #1
 8009d2a:	e7a5      	b.n	8009c78 <_svfiprintf_r+0xd4>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	3401      	adds	r4, #1
 8009d30:	9305      	str	r3, [sp, #20]
 8009d32:	4619      	mov	r1, r3
 8009d34:	f04f 0c0a 	mov.w	ip, #10
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d3e:	3a30      	subs	r2, #48	; 0x30
 8009d40:	2a09      	cmp	r2, #9
 8009d42:	d903      	bls.n	8009d4c <_svfiprintf_r+0x1a8>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d0c5      	beq.n	8009cd4 <_svfiprintf_r+0x130>
 8009d48:	9105      	str	r1, [sp, #20]
 8009d4a:	e7c3      	b.n	8009cd4 <_svfiprintf_r+0x130>
 8009d4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d50:	4604      	mov	r4, r0
 8009d52:	2301      	movs	r3, #1
 8009d54:	e7f0      	b.n	8009d38 <_svfiprintf_r+0x194>
 8009d56:	ab03      	add	r3, sp, #12
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	462a      	mov	r2, r5
 8009d5c:	4b0f      	ldr	r3, [pc, #60]	; (8009d9c <_svfiprintf_r+0x1f8>)
 8009d5e:	a904      	add	r1, sp, #16
 8009d60:	4638      	mov	r0, r7
 8009d62:	f3af 8000 	nop.w
 8009d66:	1c42      	adds	r2, r0, #1
 8009d68:	4606      	mov	r6, r0
 8009d6a:	d1d6      	bne.n	8009d1a <_svfiprintf_r+0x176>
 8009d6c:	89ab      	ldrh	r3, [r5, #12]
 8009d6e:	065b      	lsls	r3, r3, #25
 8009d70:	f53f af2c 	bmi.w	8009bcc <_svfiprintf_r+0x28>
 8009d74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d76:	b01d      	add	sp, #116	; 0x74
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7c:	ab03      	add	r3, sp, #12
 8009d7e:	9300      	str	r3, [sp, #0]
 8009d80:	462a      	mov	r2, r5
 8009d82:	4b06      	ldr	r3, [pc, #24]	; (8009d9c <_svfiprintf_r+0x1f8>)
 8009d84:	a904      	add	r1, sp, #16
 8009d86:	4638      	mov	r0, r7
 8009d88:	f000 f87a 	bl	8009e80 <_printf_i>
 8009d8c:	e7eb      	b.n	8009d66 <_svfiprintf_r+0x1c2>
 8009d8e:	bf00      	nop
 8009d90:	0800ad18 	.word	0x0800ad18
 8009d94:	0800ad22 	.word	0x0800ad22
 8009d98:	00000000 	.word	0x00000000
 8009d9c:	08009aed 	.word	0x08009aed
 8009da0:	0800ad1e 	.word	0x0800ad1e

08009da4 <_printf_common>:
 8009da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009da8:	4616      	mov	r6, r2
 8009daa:	4699      	mov	r9, r3
 8009dac:	688a      	ldr	r2, [r1, #8]
 8009dae:	690b      	ldr	r3, [r1, #16]
 8009db0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009db4:	4293      	cmp	r3, r2
 8009db6:	bfb8      	it	lt
 8009db8:	4613      	movlt	r3, r2
 8009dba:	6033      	str	r3, [r6, #0]
 8009dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	460c      	mov	r4, r1
 8009dc4:	b10a      	cbz	r2, 8009dca <_printf_common+0x26>
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	6033      	str	r3, [r6, #0]
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	0699      	lsls	r1, r3, #26
 8009dce:	bf42      	ittt	mi
 8009dd0:	6833      	ldrmi	r3, [r6, #0]
 8009dd2:	3302      	addmi	r3, #2
 8009dd4:	6033      	strmi	r3, [r6, #0]
 8009dd6:	6825      	ldr	r5, [r4, #0]
 8009dd8:	f015 0506 	ands.w	r5, r5, #6
 8009ddc:	d106      	bne.n	8009dec <_printf_common+0x48>
 8009dde:	f104 0a19 	add.w	sl, r4, #25
 8009de2:	68e3      	ldr	r3, [r4, #12]
 8009de4:	6832      	ldr	r2, [r6, #0]
 8009de6:	1a9b      	subs	r3, r3, r2
 8009de8:	42ab      	cmp	r3, r5
 8009dea:	dc26      	bgt.n	8009e3a <_printf_common+0x96>
 8009dec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009df0:	1e13      	subs	r3, r2, #0
 8009df2:	6822      	ldr	r2, [r4, #0]
 8009df4:	bf18      	it	ne
 8009df6:	2301      	movne	r3, #1
 8009df8:	0692      	lsls	r2, r2, #26
 8009dfa:	d42b      	bmi.n	8009e54 <_printf_common+0xb0>
 8009dfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e00:	4649      	mov	r1, r9
 8009e02:	4638      	mov	r0, r7
 8009e04:	47c0      	blx	r8
 8009e06:	3001      	adds	r0, #1
 8009e08:	d01e      	beq.n	8009e48 <_printf_common+0xa4>
 8009e0a:	6823      	ldr	r3, [r4, #0]
 8009e0c:	68e5      	ldr	r5, [r4, #12]
 8009e0e:	6832      	ldr	r2, [r6, #0]
 8009e10:	f003 0306 	and.w	r3, r3, #6
 8009e14:	2b04      	cmp	r3, #4
 8009e16:	bf08      	it	eq
 8009e18:	1aad      	subeq	r5, r5, r2
 8009e1a:	68a3      	ldr	r3, [r4, #8]
 8009e1c:	6922      	ldr	r2, [r4, #16]
 8009e1e:	bf0c      	ite	eq
 8009e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e24:	2500      	movne	r5, #0
 8009e26:	4293      	cmp	r3, r2
 8009e28:	bfc4      	itt	gt
 8009e2a:	1a9b      	subgt	r3, r3, r2
 8009e2c:	18ed      	addgt	r5, r5, r3
 8009e2e:	2600      	movs	r6, #0
 8009e30:	341a      	adds	r4, #26
 8009e32:	42b5      	cmp	r5, r6
 8009e34:	d11a      	bne.n	8009e6c <_printf_common+0xc8>
 8009e36:	2000      	movs	r0, #0
 8009e38:	e008      	b.n	8009e4c <_printf_common+0xa8>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	4649      	mov	r1, r9
 8009e40:	4638      	mov	r0, r7
 8009e42:	47c0      	blx	r8
 8009e44:	3001      	adds	r0, #1
 8009e46:	d103      	bne.n	8009e50 <_printf_common+0xac>
 8009e48:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e50:	3501      	adds	r5, #1
 8009e52:	e7c6      	b.n	8009de2 <_printf_common+0x3e>
 8009e54:	18e1      	adds	r1, r4, r3
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	2030      	movs	r0, #48	; 0x30
 8009e5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e5e:	4422      	add	r2, r4
 8009e60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e68:	3302      	adds	r3, #2
 8009e6a:	e7c7      	b.n	8009dfc <_printf_common+0x58>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	4622      	mov	r2, r4
 8009e70:	4649      	mov	r1, r9
 8009e72:	4638      	mov	r0, r7
 8009e74:	47c0      	blx	r8
 8009e76:	3001      	adds	r0, #1
 8009e78:	d0e6      	beq.n	8009e48 <_printf_common+0xa4>
 8009e7a:	3601      	adds	r6, #1
 8009e7c:	e7d9      	b.n	8009e32 <_printf_common+0x8e>
	...

08009e80 <_printf_i>:
 8009e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e84:	7e0f      	ldrb	r7, [r1, #24]
 8009e86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e88:	2f78      	cmp	r7, #120	; 0x78
 8009e8a:	4691      	mov	r9, r2
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	460c      	mov	r4, r1
 8009e90:	469a      	mov	sl, r3
 8009e92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e96:	d807      	bhi.n	8009ea8 <_printf_i+0x28>
 8009e98:	2f62      	cmp	r7, #98	; 0x62
 8009e9a:	d80a      	bhi.n	8009eb2 <_printf_i+0x32>
 8009e9c:	2f00      	cmp	r7, #0
 8009e9e:	f000 80d8 	beq.w	800a052 <_printf_i+0x1d2>
 8009ea2:	2f58      	cmp	r7, #88	; 0x58
 8009ea4:	f000 80a3 	beq.w	8009fee <_printf_i+0x16e>
 8009ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009eac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009eb0:	e03a      	b.n	8009f28 <_printf_i+0xa8>
 8009eb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009eb6:	2b15      	cmp	r3, #21
 8009eb8:	d8f6      	bhi.n	8009ea8 <_printf_i+0x28>
 8009eba:	a101      	add	r1, pc, #4	; (adr r1, 8009ec0 <_printf_i+0x40>)
 8009ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ec0:	08009f19 	.word	0x08009f19
 8009ec4:	08009f2d 	.word	0x08009f2d
 8009ec8:	08009ea9 	.word	0x08009ea9
 8009ecc:	08009ea9 	.word	0x08009ea9
 8009ed0:	08009ea9 	.word	0x08009ea9
 8009ed4:	08009ea9 	.word	0x08009ea9
 8009ed8:	08009f2d 	.word	0x08009f2d
 8009edc:	08009ea9 	.word	0x08009ea9
 8009ee0:	08009ea9 	.word	0x08009ea9
 8009ee4:	08009ea9 	.word	0x08009ea9
 8009ee8:	08009ea9 	.word	0x08009ea9
 8009eec:	0800a039 	.word	0x0800a039
 8009ef0:	08009f5d 	.word	0x08009f5d
 8009ef4:	0800a01b 	.word	0x0800a01b
 8009ef8:	08009ea9 	.word	0x08009ea9
 8009efc:	08009ea9 	.word	0x08009ea9
 8009f00:	0800a05b 	.word	0x0800a05b
 8009f04:	08009ea9 	.word	0x08009ea9
 8009f08:	08009f5d 	.word	0x08009f5d
 8009f0c:	08009ea9 	.word	0x08009ea9
 8009f10:	08009ea9 	.word	0x08009ea9
 8009f14:	0800a023 	.word	0x0800a023
 8009f18:	682b      	ldr	r3, [r5, #0]
 8009f1a:	1d1a      	adds	r2, r3, #4
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	602a      	str	r2, [r5, #0]
 8009f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f28:	2301      	movs	r3, #1
 8009f2a:	e0a3      	b.n	800a074 <_printf_i+0x1f4>
 8009f2c:	6820      	ldr	r0, [r4, #0]
 8009f2e:	6829      	ldr	r1, [r5, #0]
 8009f30:	0606      	lsls	r6, r0, #24
 8009f32:	f101 0304 	add.w	r3, r1, #4
 8009f36:	d50a      	bpl.n	8009f4e <_printf_i+0xce>
 8009f38:	680e      	ldr	r6, [r1, #0]
 8009f3a:	602b      	str	r3, [r5, #0]
 8009f3c:	2e00      	cmp	r6, #0
 8009f3e:	da03      	bge.n	8009f48 <_printf_i+0xc8>
 8009f40:	232d      	movs	r3, #45	; 0x2d
 8009f42:	4276      	negs	r6, r6
 8009f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f48:	485e      	ldr	r0, [pc, #376]	; (800a0c4 <_printf_i+0x244>)
 8009f4a:	230a      	movs	r3, #10
 8009f4c:	e019      	b.n	8009f82 <_printf_i+0x102>
 8009f4e:	680e      	ldr	r6, [r1, #0]
 8009f50:	602b      	str	r3, [r5, #0]
 8009f52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f56:	bf18      	it	ne
 8009f58:	b236      	sxthne	r6, r6
 8009f5a:	e7ef      	b.n	8009f3c <_printf_i+0xbc>
 8009f5c:	682b      	ldr	r3, [r5, #0]
 8009f5e:	6820      	ldr	r0, [r4, #0]
 8009f60:	1d19      	adds	r1, r3, #4
 8009f62:	6029      	str	r1, [r5, #0]
 8009f64:	0601      	lsls	r1, r0, #24
 8009f66:	d501      	bpl.n	8009f6c <_printf_i+0xec>
 8009f68:	681e      	ldr	r6, [r3, #0]
 8009f6a:	e002      	b.n	8009f72 <_printf_i+0xf2>
 8009f6c:	0646      	lsls	r6, r0, #25
 8009f6e:	d5fb      	bpl.n	8009f68 <_printf_i+0xe8>
 8009f70:	881e      	ldrh	r6, [r3, #0]
 8009f72:	4854      	ldr	r0, [pc, #336]	; (800a0c4 <_printf_i+0x244>)
 8009f74:	2f6f      	cmp	r7, #111	; 0x6f
 8009f76:	bf0c      	ite	eq
 8009f78:	2308      	moveq	r3, #8
 8009f7a:	230a      	movne	r3, #10
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f82:	6865      	ldr	r5, [r4, #4]
 8009f84:	60a5      	str	r5, [r4, #8]
 8009f86:	2d00      	cmp	r5, #0
 8009f88:	bfa2      	ittt	ge
 8009f8a:	6821      	ldrge	r1, [r4, #0]
 8009f8c:	f021 0104 	bicge.w	r1, r1, #4
 8009f90:	6021      	strge	r1, [r4, #0]
 8009f92:	b90e      	cbnz	r6, 8009f98 <_printf_i+0x118>
 8009f94:	2d00      	cmp	r5, #0
 8009f96:	d04d      	beq.n	800a034 <_printf_i+0x1b4>
 8009f98:	4615      	mov	r5, r2
 8009f9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f9e:	fb03 6711 	mls	r7, r3, r1, r6
 8009fa2:	5dc7      	ldrb	r7, [r0, r7]
 8009fa4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009fa8:	4637      	mov	r7, r6
 8009faa:	42bb      	cmp	r3, r7
 8009fac:	460e      	mov	r6, r1
 8009fae:	d9f4      	bls.n	8009f9a <_printf_i+0x11a>
 8009fb0:	2b08      	cmp	r3, #8
 8009fb2:	d10b      	bne.n	8009fcc <_printf_i+0x14c>
 8009fb4:	6823      	ldr	r3, [r4, #0]
 8009fb6:	07de      	lsls	r6, r3, #31
 8009fb8:	d508      	bpl.n	8009fcc <_printf_i+0x14c>
 8009fba:	6923      	ldr	r3, [r4, #16]
 8009fbc:	6861      	ldr	r1, [r4, #4]
 8009fbe:	4299      	cmp	r1, r3
 8009fc0:	bfde      	ittt	le
 8009fc2:	2330      	movle	r3, #48	; 0x30
 8009fc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009fc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009fcc:	1b52      	subs	r2, r2, r5
 8009fce:	6122      	str	r2, [r4, #16]
 8009fd0:	f8cd a000 	str.w	sl, [sp]
 8009fd4:	464b      	mov	r3, r9
 8009fd6:	aa03      	add	r2, sp, #12
 8009fd8:	4621      	mov	r1, r4
 8009fda:	4640      	mov	r0, r8
 8009fdc:	f7ff fee2 	bl	8009da4 <_printf_common>
 8009fe0:	3001      	adds	r0, #1
 8009fe2:	d14c      	bne.n	800a07e <_printf_i+0x1fe>
 8009fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe8:	b004      	add	sp, #16
 8009fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fee:	4835      	ldr	r0, [pc, #212]	; (800a0c4 <_printf_i+0x244>)
 8009ff0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ff4:	6829      	ldr	r1, [r5, #0]
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ffc:	6029      	str	r1, [r5, #0]
 8009ffe:	061d      	lsls	r5, r3, #24
 800a000:	d514      	bpl.n	800a02c <_printf_i+0x1ac>
 800a002:	07df      	lsls	r7, r3, #31
 800a004:	bf44      	itt	mi
 800a006:	f043 0320 	orrmi.w	r3, r3, #32
 800a00a:	6023      	strmi	r3, [r4, #0]
 800a00c:	b91e      	cbnz	r6, 800a016 <_printf_i+0x196>
 800a00e:	6823      	ldr	r3, [r4, #0]
 800a010:	f023 0320 	bic.w	r3, r3, #32
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	2310      	movs	r3, #16
 800a018:	e7b0      	b.n	8009f7c <_printf_i+0xfc>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	f043 0320 	orr.w	r3, r3, #32
 800a020:	6023      	str	r3, [r4, #0]
 800a022:	2378      	movs	r3, #120	; 0x78
 800a024:	4828      	ldr	r0, [pc, #160]	; (800a0c8 <_printf_i+0x248>)
 800a026:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a02a:	e7e3      	b.n	8009ff4 <_printf_i+0x174>
 800a02c:	0659      	lsls	r1, r3, #25
 800a02e:	bf48      	it	mi
 800a030:	b2b6      	uxthmi	r6, r6
 800a032:	e7e6      	b.n	800a002 <_printf_i+0x182>
 800a034:	4615      	mov	r5, r2
 800a036:	e7bb      	b.n	8009fb0 <_printf_i+0x130>
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	6826      	ldr	r6, [r4, #0]
 800a03c:	6961      	ldr	r1, [r4, #20]
 800a03e:	1d18      	adds	r0, r3, #4
 800a040:	6028      	str	r0, [r5, #0]
 800a042:	0635      	lsls	r5, r6, #24
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	d501      	bpl.n	800a04c <_printf_i+0x1cc>
 800a048:	6019      	str	r1, [r3, #0]
 800a04a:	e002      	b.n	800a052 <_printf_i+0x1d2>
 800a04c:	0670      	lsls	r0, r6, #25
 800a04e:	d5fb      	bpl.n	800a048 <_printf_i+0x1c8>
 800a050:	8019      	strh	r1, [r3, #0]
 800a052:	2300      	movs	r3, #0
 800a054:	6123      	str	r3, [r4, #16]
 800a056:	4615      	mov	r5, r2
 800a058:	e7ba      	b.n	8009fd0 <_printf_i+0x150>
 800a05a:	682b      	ldr	r3, [r5, #0]
 800a05c:	1d1a      	adds	r2, r3, #4
 800a05e:	602a      	str	r2, [r5, #0]
 800a060:	681d      	ldr	r5, [r3, #0]
 800a062:	6862      	ldr	r2, [r4, #4]
 800a064:	2100      	movs	r1, #0
 800a066:	4628      	mov	r0, r5
 800a068:	f7f6 f8b2 	bl	80001d0 <memchr>
 800a06c:	b108      	cbz	r0, 800a072 <_printf_i+0x1f2>
 800a06e:	1b40      	subs	r0, r0, r5
 800a070:	6060      	str	r0, [r4, #4]
 800a072:	6863      	ldr	r3, [r4, #4]
 800a074:	6123      	str	r3, [r4, #16]
 800a076:	2300      	movs	r3, #0
 800a078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a07c:	e7a8      	b.n	8009fd0 <_printf_i+0x150>
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	462a      	mov	r2, r5
 800a082:	4649      	mov	r1, r9
 800a084:	4640      	mov	r0, r8
 800a086:	47d0      	blx	sl
 800a088:	3001      	adds	r0, #1
 800a08a:	d0ab      	beq.n	8009fe4 <_printf_i+0x164>
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	079b      	lsls	r3, r3, #30
 800a090:	d413      	bmi.n	800a0ba <_printf_i+0x23a>
 800a092:	68e0      	ldr	r0, [r4, #12]
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	4298      	cmp	r0, r3
 800a098:	bfb8      	it	lt
 800a09a:	4618      	movlt	r0, r3
 800a09c:	e7a4      	b.n	8009fe8 <_printf_i+0x168>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	4640      	mov	r0, r8
 800a0a6:	47d0      	blx	sl
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	d09b      	beq.n	8009fe4 <_printf_i+0x164>
 800a0ac:	3501      	adds	r5, #1
 800a0ae:	68e3      	ldr	r3, [r4, #12]
 800a0b0:	9903      	ldr	r1, [sp, #12]
 800a0b2:	1a5b      	subs	r3, r3, r1
 800a0b4:	42ab      	cmp	r3, r5
 800a0b6:	dcf2      	bgt.n	800a09e <_printf_i+0x21e>
 800a0b8:	e7eb      	b.n	800a092 <_printf_i+0x212>
 800a0ba:	2500      	movs	r5, #0
 800a0bc:	f104 0619 	add.w	r6, r4, #25
 800a0c0:	e7f5      	b.n	800a0ae <_printf_i+0x22e>
 800a0c2:	bf00      	nop
 800a0c4:	0800ad29 	.word	0x0800ad29
 800a0c8:	0800ad3a 	.word	0x0800ad3a

0800a0cc <__retarget_lock_acquire_recursive>:
 800a0cc:	4770      	bx	lr

0800a0ce <__retarget_lock_release_recursive>:
 800a0ce:	4770      	bx	lr

0800a0d0 <memmove>:
 800a0d0:	4288      	cmp	r0, r1
 800a0d2:	b510      	push	{r4, lr}
 800a0d4:	eb01 0402 	add.w	r4, r1, r2
 800a0d8:	d902      	bls.n	800a0e0 <memmove+0x10>
 800a0da:	4284      	cmp	r4, r0
 800a0dc:	4623      	mov	r3, r4
 800a0de:	d807      	bhi.n	800a0f0 <memmove+0x20>
 800a0e0:	1e43      	subs	r3, r0, #1
 800a0e2:	42a1      	cmp	r1, r4
 800a0e4:	d008      	beq.n	800a0f8 <memmove+0x28>
 800a0e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0ee:	e7f8      	b.n	800a0e2 <memmove+0x12>
 800a0f0:	4402      	add	r2, r0
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	428a      	cmp	r2, r1
 800a0f6:	d100      	bne.n	800a0fa <memmove+0x2a>
 800a0f8:	bd10      	pop	{r4, pc}
 800a0fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a102:	e7f7      	b.n	800a0f4 <memmove+0x24>

0800a104 <_realloc_r>:
 800a104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a108:	4680      	mov	r8, r0
 800a10a:	4614      	mov	r4, r2
 800a10c:	460e      	mov	r6, r1
 800a10e:	b921      	cbnz	r1, 800a11a <_realloc_r+0x16>
 800a110:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a114:	4611      	mov	r1, r2
 800a116:	f7ff bc39 	b.w	800998c <_malloc_r>
 800a11a:	b92a      	cbnz	r2, 800a128 <_realloc_r+0x24>
 800a11c:	f7ff fbca 	bl	80098b4 <_free_r>
 800a120:	4625      	mov	r5, r4
 800a122:	4628      	mov	r0, r5
 800a124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a128:	f000 f81b 	bl	800a162 <_malloc_usable_size_r>
 800a12c:	4284      	cmp	r4, r0
 800a12e:	4607      	mov	r7, r0
 800a130:	d802      	bhi.n	800a138 <_realloc_r+0x34>
 800a132:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a136:	d812      	bhi.n	800a15e <_realloc_r+0x5a>
 800a138:	4621      	mov	r1, r4
 800a13a:	4640      	mov	r0, r8
 800a13c:	f7ff fc26 	bl	800998c <_malloc_r>
 800a140:	4605      	mov	r5, r0
 800a142:	2800      	cmp	r0, #0
 800a144:	d0ed      	beq.n	800a122 <_realloc_r+0x1e>
 800a146:	42bc      	cmp	r4, r7
 800a148:	4622      	mov	r2, r4
 800a14a:	4631      	mov	r1, r6
 800a14c:	bf28      	it	cs
 800a14e:	463a      	movcs	r2, r7
 800a150:	f7ff fb9a 	bl	8009888 <memcpy>
 800a154:	4631      	mov	r1, r6
 800a156:	4640      	mov	r0, r8
 800a158:	f7ff fbac 	bl	80098b4 <_free_r>
 800a15c:	e7e1      	b.n	800a122 <_realloc_r+0x1e>
 800a15e:	4635      	mov	r5, r6
 800a160:	e7df      	b.n	800a122 <_realloc_r+0x1e>

0800a162 <_malloc_usable_size_r>:
 800a162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a166:	1f18      	subs	r0, r3, #4
 800a168:	2b00      	cmp	r3, #0
 800a16a:	bfbc      	itt	lt
 800a16c:	580b      	ldrlt	r3, [r1, r0]
 800a16e:	18c0      	addlt	r0, r0, r3
 800a170:	4770      	bx	lr
	...

0800a174 <_init>:
 800a174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a176:	bf00      	nop
 800a178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a17a:	bc08      	pop	{r3}
 800a17c:	469e      	mov	lr, r3
 800a17e:	4770      	bx	lr

0800a180 <_fini>:
 800a180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a182:	bf00      	nop
 800a184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a186:	bc08      	pop	{r3}
 800a188:	469e      	mov	lr, r3
 800a18a:	4770      	bx	lr
