#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun 23 20:37:37 2022
# Process ID: 1056540
# Current directory: C:/Users/dsanc/TrabajoVHDLAforo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1056252 C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.xpr
# Log file: C:/Users/dsanc/TrabajoVHDLAforo/vivado.log
# Journal file: C:/Users/dsanc/TrabajoVHDLAforo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 20:38:43 2022...
s
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 1136.902 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd w ]
add_files C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd w ]
add_files -fileset sim_1 C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_contador_aforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_contador_aforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_contador_aforo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_contador_aforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_contador_aforo} -tclbatch {cfg_tb_contador_aforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_contador_aforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_contador_aforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
set_property top cfg_tb_maquina_botes [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_maquina_botes_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_maquina_botes_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 24 17:32:21 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 24 17:32:21 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/maquina_botes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_maquina_botes'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_maquina_botes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_maquina_botes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_maquina_botes_behav xil_defaultlib.cfg_tb_maquina_botes -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture tb of entity xil_defaultlib.tb_maquina_botes [tb_maquina_botes]
Built simulation snapshot cfg_tb_maquina_botes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_maquina_botes_behav -key {Behavioral:sim_1:Functional:cfg_tb_maquina_botes} -tclbatch {cfg_tb_maquina_botes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_maquina_botes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_maquina_botes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top cfg_tb_contador_aforo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_contador_aforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_contador_aforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_contador_aforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'count' does not match with type std_logic_vector of component port [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/contadortb.vhd:36]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_contador_aforo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_contador_aforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_contador_aforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_contador_aforo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'count' does not match with type std_logic_vector of component port [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/contadortb.vhd:36]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_contador_aforo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_contador_aforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_contador_aforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_contador_aforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_contador_aforo_behav xil_defaultlib.cfg_tb_contador_aforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <ENTRADA> does not exist in entity <contador_aforo>.  Please compare the definition of block <contador_aforo> to its component declaration and its instantion to detect the mismatch. [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/contadortb.vhd:30]
ERROR: [VRFC 10-718] formal port <SALIDA> does not exist in entity <contador_aforo>.  Please compare the definition of block <contador_aforo> to its component declaration and its instantion to detect the mismatch. [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/contadortb.vhd:31]
ERROR: [VRFC 10-3290] entity port 'count' does not match with type std_logic_vector of component port [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/contadortb.vhd:36]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_contador_aforo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 18:19:59 2022...
