rm -f *.log



Done!

At Local date and time: Thu Dec 09 13:00:14 2010
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...


Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - elaborating
IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

WARNING:MDT - PAO file:
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.pao not found

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:ppc405_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
27 - Running XST synthesis

INSTANCE:ppc405_1 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
43 - Running XST synthesis

Trying to terminate Process...



Done!

At Local date and time: Thu Dec 09 13:01:17 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm

rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 

rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp system.srp



Done!

At Local date and time: Thu Dec 09 13:01:24 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..

****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...


Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - elaborating
IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ppc405_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
27 - Running XST synthesis

INSTANCE:ppc405_1 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
43 - Running XST synthesis

INSTANCE:jtagppc_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 49 - Running XST synthesis

INSTANCE:reset_block - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 56 - Running XST synthesis

INSTANCE:plb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 -
Running XST synthesis

INSTANCE:opb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 -
Running XST synthesis

INSTANCE:plb2opb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
89 - Running XST synthesis

INSTANCE:rs232_uart_1 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 102 - Running XST synthesis

INSTANCE:leds_4bit - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 118 - Running XST synthesis

INSTANCE:dipsws_4bit - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 132 - Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 146 - Running XST
synthesis

INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - Running XST
synthesis

INSTANCE:dcm_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
163 - Running XST synthesis

INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Running XST
synthesis

ERROR:HDLCompilers:26 - "E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharness_v1_00_a/hdl/verilog/jg_add_fpga.v" line 1 expecting 'EOF', found 'imodule'

ERROR:MDT - Aborting XST flow execution!
INFO:MDT - Refer to
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\synthesis\huffman_encode_testhar
   ness_0_wrapper_xst.srp for details


Running NGCBUILD ...

Rebuilding cache ...

ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Dec 09 13:05:57 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...


Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:ppc405 INSTANCE:ppc405_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 27 - Copying cache
implementation netlist
IPNAME:ppc405 INSTANCE:ppc405_1 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 43 - Copying cache
implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_block -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - Copying cache
implementation netlist
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:plb2opb_bridge INSTANCE:plb2opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 102 - Copying cache
implementation netlist
IPNAME:opb_gpio INSTANCE:leds_4bit -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 118 - Copying cache
implementation netlist
IPNAME:opb_gpio INSTANCE:dipsws_4bit -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 132 - Copying cache
implementation netlist
IPNAME:plb_bram_if_cntlr INSTANCE:plb_bram_if_cntlr_1 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 146 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - Copying cache
implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 163 - Copying cache
implementation netlist


Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - elaborating
IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Running XST
synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 57.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/10.1/ISE/data/ngcflow.csf>


Command Line: c:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc

Reading NGO file
"e:/work/FPGA_PROJECTS/BLOCKS/integer_divider/synthesis/system.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

.... Copying flowfile c:/Xilinx/10.1/ISE/xilinx/data/fpga.flw into working
directory E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation 

Using Flow File:
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/fpga.flw 
Using Option File(s): 
 E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" ...

Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/ppc405_0_wrapper.ng
c"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/ppc405_1_wrapper.ng
c"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/jtagppc_0_wrapper.n
gc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/reset_block_wrapper
.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/opb_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb2opb_wrapper.ngc
"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/rs232_uart_1_wrappe
r.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/leds_4bit_wrapper.n
gc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/dipsws_4bit_wrapper
.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_bram_if_cntlr_1
_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_bram_if_cntlr_1
_bram_wrapper.ngc"...

Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/dcm_0_wrapper.ngc".
..
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/huffman_encode_test
harness_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output
 
  pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[11].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[10].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[9].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[8].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[4].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[3].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTRO
LLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[2].FDRE_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[1].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  46

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map

# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Number of Slice Flip Flops:         1,312 out of  27,392    4%
  Number of 4 input LUTs:             1,728 out of  27,392    6%
Logic Distribution:
  Number of occupied Slices:          1,395 out of  13,696   10%
    Number of Slices containing only related logic:   1,395 out of   1,395 100%
    Number of Slices containing unrelated logic:          0 out of   1,395   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,831 out of  27,392    6%
    Number used as logic:             1,459
    Number used as a route-thru:        103
    Number used for Dual Port RAMs:     204
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      65
  Number of bonded IOBs:                 12 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     66 out of     136   48%
  Number of BUFGMUXs:                     1 out of      16    6%
  Number of DCMs:                         1 out of       8   12%

Peak Memory Usage:  229 MB
Total REAL time to MAP completion:  17 secs 
Total CPU time to MAP completion:   17 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 16      6%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  12 out of 556     2%
      Number of LOCed IOBs                  12 out of 12    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        66 out of 136    48%
   Number of SLICEs                       1395 out of 13696  10%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:15b668) REAL time: 12 secs 

Phase 2.7
Phase 2.7 (Checksum:15b668) REAL time: 12 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:169943) REAL time: 12 secs 

Phase 4.2



Phase 4.2 (Checksum:16dd7a) REAL time: 13 secs 

Phase 5.30
Phase 5.30 (Checksum:16dd7a) REAL time: 13 secs 

Phase 6.3
Phase 6.3 (Checksum:16dd7a) REAL time: 13 secs 

Phase 7.5
Phase 7.5 (Checksum:16dd7a) REAL time: 13 secs 

Phase 8.8

...............
.........
.......
.....

Phase 8.8 (Checksum:17c89be) REAL time: 49 secs 

Phase 9.5
Phase 9.5 (Checksum:17c89be) REAL time: 49 secs 

Phase 10.18

Phase 10.18 (Checksum:17c81a3) REAL time: 1 mins 

Phase 11.5
Phase 11.5 (Checksum:17c81a3) REAL time: 1 mins 

Phase 12.27

Phase 12.27 (Checksum:17c81a3) REAL time: 1 mins 1 secs 

Phase 13.24
Phase 13.24 (Checksum:17c81a3) REAL time: 1 mins 1 secs 

REAL time consumed by placer: 1 mins 2 secs 
CPU  time consumed by placer: 58 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 1 mins 3 secs 
Total CPU time to Placer completion: 59 secs 


Starting Router


Phase 1: 14128 unrouted;       REAL time: 1 mins 20 secs 


Phase 2: 11843 unrouted;       REAL time: 1 mins 22 secs 


Phase 3: 1958 unrouted;       REAL time: 1 mins 33 secs 

Phase 4: 1958 unrouted; (174)      REAL time: 1 mins 34 secs 

Phase 5: 1959 unrouted; (0)      REAL time: 1 mins 34 secs 

Phase 6: 1959 unrouted; (0)      REAL time: 1 mins 34 secs 


Phase 7: 0 unrouted; (0)      REAL time: 1 mins 39 secs 


Phase 8: 0 unrouted; (0)      REAL time: 1 mins 41 secs 


Phase 9: 0 unrouted; (0)      REAL time: 1 mins 47 secs 

WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.

Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1060 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.694     |  1.549      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.301ns|     9.699ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.348ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.470ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.699ns|            0|            0|            5|        83494|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.699ns|          N/A|            0|            0|        83494|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 56 secs 
Total CPU time to PAR completion: 1 mins 54 secs 

Peak Memory Usage:  274 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 68
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 83499 paths, 0 nets, and 11227 connections

Design statistics:
   Minimum period:   9.699ns (Maximum frequency: 103.103MHz)


Analysis completed Thu Dec 09 13:10:19 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 9 secs 


xflow done!
touch __xps/system_routed

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par

*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Thu Dec 09 13:10:26 2010

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/ppc405_0.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Thu Dec 09 13:14:38 2010
 make -f system.make download started...



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

At Local date and time: Thu Dec 09 13:15:05 2010
 make -f system.make TestApp_Peripheral_program started...

*********************************************
Creating software libraries...

*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7  system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 


Output Directory (-od)		: E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\
Part (-p)			: virtex2p

Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64

INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...

Performing Clock DRCs...


WARNING:MDT - standalone -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 5 - deprecated
   os!
WARNING:MDT - standalone -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 13 - deprecated
   os!
WARNING:MDT - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 26 -
   PARAMETER CORE_CLOCK_FREQ_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER
   CORE_CLOCK_FREQ_HZ.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - LEDs_4Bit
  - DIPSWs_4Bit
  - huffman_encode_testharness_0
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\standalone_v1_00_a\
...


Copying files for driver opbarb_v1_02_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\opbarb_v1_02_a\ ...


Copying files for driver uartlite_v1_13_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_13_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\uartlite_v1_13_a\
...


Copying files for driver gpio_v2_12_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_12_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\gpio_v2_12_a\ ...


Copying files for driver huffman_encode_testharness_v1_00_a from
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\drivers\huffman_encode_testharness_
v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\huffman_encode_test
harness_v1_00_a\ ...


Copying files for driver cpu_ppc405_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_b\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\cpu_ppc405_v1_10_b\
...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling opbarb

Compiling uartlite

Compiling gpio

Compiling huffman_encode_testharness

Compiling cpu_ppc405


Libraries generated in
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\libsrc\standalone_v1_00_a\
...


Copying files for driver cpu_ppc405_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_b\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\libsrc\cpu_ppc405_v1_10_b\
...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling bsp

Compiling cpu_ppc405


Libraries generated in
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5070	    320	  16420	  21810	   5532	TestApp_Peripheral/executable.elf




Done!

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Dec 09 18:13:39 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f implementation/system.bmm
rm -f implementation/system.bit

rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 

rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp system.srp



Done!

At Local date and time: Thu Dec 09 18:13:50 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...
IPNAME:huffman_encode_testharness INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Copying
(BBD-specified) netlist files.
ERROR:MDT -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.bbd line 1	The last
   parameter should be FILES
ERROR:MDT - IPNAME:huffman_encode_testharness
   INSTANCE:huffman_encode_testharness_0 -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - no match
   found in BBD file!
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Dec 09 18:15:42 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...


Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:huffman_encode_testharness INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Copying
(BBD-specified) netlist files.

ERROR:MDT -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.bbd line 1	The last
   parameter should be FILES
ERROR:MDT - IPNAME:huffman_encode_testharness
   INSTANCE:huffman_encode_testharness_0 -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - no match
   found in BBD file!
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Dec 09 18:16:13 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..

****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 


Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2

INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:huffman_encode_testharness INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Copying
(BBD-specified) netlist files.
ERROR:MDT -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.bbd line 1	The last
   parameter should be FILES
ERROR:MDT - IPNAME:huffman_encode_testharness
   INSTANCE:huffman_encode_testharness_0 -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - no match
   found in BBD file!
ERROR:MDT - platgen failed with errors!

make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu Dec 09 18:18:30 2010
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...


Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:huffman_encode_testharness INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Copying
(BBD-specified) netlist files.


Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - elaborating
IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:ppc405_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
27 - Running XST synthesis

INSTANCE:ppc405_1 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
43 - Running XST synthesis

INSTANCE:jtagppc_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 49 - Running XST synthesis

INSTANCE:reset_block - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 56 - Running XST synthesis

INSTANCE:plb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 -
Running XST synthesis

INSTANCE:opb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 -
Running XST synthesis

INSTANCE:plb2opb - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
89 - Running XST synthesis

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

INSTANCE:rs232_uart_1 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 102 - Running XST synthesis

INSTANCE:leds_4bit - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 118 - Running XST synthesis

INSTANCE:dipsws_4bit - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs
line 132 - Running XST synthesis

INSTANCE:plb_bram_if_cntlr_1 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 146 - Running XST
synthesis

INSTANCE:plb_bram_if_cntlr_1_bram -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 157 - Running XST
synthesis

INSTANCE:dcm_0 - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line
163 - Running XST synthesis

INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Running XST
synthesis


Running NGCBUILD ...
IPNAME:huffman_encode_testharness_0_wrapper
INSTANCE:huffman_encode_testharness_0 -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 177 - Running
NGCBUILD

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <C:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc2vp30ff896-7
-intstyle silent -sd .. huffman_encode_testharness_0_wrapper.ngc
../huffman_encode_testharness_0_wrapper.ngc

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/huffman_encode_test
harness_0_wrapper/huffman_encode_testharness_0_wrapper.ngc" ...

Loading design module
"E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\implementation\huffman_encode_test
harness_0_wrapper/user_logic.ngc"...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../huffman_encode_testharness_0_wrapper.ngc" ...


Writing NGCBUILD log file "../huffman_encode_testharness_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 295.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/10.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc

Reading NGO file
"e:/work/FPGA_PROJECTS/BLOCKS/integer_divider/synthesis/system.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
.... Copying flowfile c:/Xilinx/10.1/ISE/xilinx/data/fpga.flw into working
directory E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation 

Using Flow File:
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/fpga.flw 
Using Option File(s): 
 E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" ...

Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/ppc405_0_wrapper.ng
c"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/ppc405_1_wrapper.ng
c"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/jtagppc_0_wrapper.n
gc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/reset_block_wrapper
.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/opb_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb2opb_wrapper.ngc
"...

Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/rs232_uart_1_wrappe
r.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/leds_4bit_wrapper.n
gc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/dipsws_4bit_wrapper
.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_bram_if_cntlr_1
_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/plb_bram_if_cntlr_1
_bram_wrapper.ngc"...
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/dcm_0_wrapper.ngc".
..
Loading design module
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/huffman_encode_test
harness_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_tes
tharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  35

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Total Number Slice Registers:       1,774 out of  27,392    6%
    Number used as Flip Flops:        1,766
    Number used as Latches:               8
  Number of 4 input LUTs:             4,848 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:          2,998 out of  13,696   21%
    Number of Slices containing only related logic:   2,998 out of   2,998 100%
    Number of Slices containing unrelated logic:          0 out of   2,998   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,898 out of  27,392   17%
    Number used as logic:             4,562
    Number used as a route-thru:         50
    Number used for Dual Port RAMs:     204
      (Two LUTs used per Dual Port RAM)
    Number used as 16x1 ROMs:            16
    Number used as Shift registers:      66
  Number of bonded IOBs:                 12 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     66 out of     136   48%
  Number of BUFGMUXs:                     1 out of      16    6%
  Number of DCMs:                         1 out of       8   12%

Peak Memory Usage:  256 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   22 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 16      6%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  12 out of 556     2%
      Number of LOCed IOBs                  12 out of 12    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        66 out of 136    48%
   Number of SLICEs                       2998 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 

Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer

Phase 1.1

Phase 1.1 (Checksum:4d74dd) REAL time: 17 secs 

Phase 2.7
Phase 2.7 (Checksum:4d74dd) REAL time: 17 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:4e57b8) REAL time: 17 secs 

Phase 4.2



Phase 4.2 (Checksum:4e9bef) REAL time: 19 secs 

Phase 5.30
Phase 5.30 (Checksum:4e9bef) REAL time: 19 secs 

Phase 6.3
Phase 6.3 (Checksum:4e9bef) REAL time: 19 secs 

Phase 7.5
Phase 7.5 (Checksum:4e9bef) REAL time: 19 secs 

Phase 8.8

.......
.................
..
....................................
..................
.....

...................................
.....................
......................

...

..........................

Phase 8.8 (Checksum:2d1662c) REAL time: 1 mins 10 secs 

Phase 9.5
Phase 9.5 (Checksum:2d1662c) REAL time: 1 mins 10 secs 

Phase 10.18

Phase 10.18 (Checksum:2d45aff) REAL time: 1 mins 31 secs 

Phase 11.5
Phase 11.5 (Checksum:2d45aff) REAL time: 1 mins 31 secs 

Phase 12.27
Phase 12.27 (Checksum:2d45aff) REAL time: 1 mins 32 secs 

Phase 13.24
Phase 13.24 (Checksum:2d45aff) REAL time: 1 mins 32 secs 


REAL time consumed by placer: 1 mins 33 secs 
CPU  time consumed by placer: 1 mins 23 secs 
Writing design to file system.ncd



Total REAL time to Placer completion: 1 mins 35 secs 
Total CPU time to Placer completion: 1 mins 25 secs 


Starting Router


Phase 1: 25301 unrouted;       REAL time: 1 mins 51 secs 


Phase 2: 22700 unrouted;       REAL time: 1 mins 53 secs 


Phase 3: 4873 unrouted;       REAL time: 2 mins 6 secs 

Phase 4: 4873 unrouted; (21044)      REAL time: 2 mins 6 secs 


Phase 5: 4879 unrouted; (0)      REAL time: 2 mins 7 secs 

Phase 6: 4879 unrouted; (0)      REAL time: 2 mins 7 secs 


Phase 7: 0 unrouted; (0)      REAL time: 2 mins 15 secs 


Phase 8: 0 unrouted; (0)      REAL time: 2 mins 19 secs 


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 31 secs 

WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.


Total REAL time to Router completion: 2 mins 33 secs 
Total CPU time to Router completion: 2 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1378 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.694     |  1.549      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.178ns|     9.822ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.231ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.470ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.822ns|            0|            0|            5|       207841|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.822ns|          N/A|            0|            0|       207841|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 42 secs 
Total CPU time to PAR completion: 2 mins 27 secs 

Peak Memory Usage:  312 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 68
Number of info messages: 0


Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 207846 paths, 0 nets, and 22827 connections

Design statistics:
   Minimum period:   9.822ns (Maximum frequency: 101.812MHz)


Analysis completed Thu Dec 09 18:28:07 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 


xflow done!
touch __xps/system_routed

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************

Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Thu Dec 09 18:28:15 2010

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/ppc405_0.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Thu Dec 09 18:29:18 2010
 make -f system.make download started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB22).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB23).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB24).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.

make: *** [download] Error 1



Done!

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Dec 09 18:36:53 2010
 make -f system.make download started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1027.

File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
Downloading c:/Xilinx/10.1/ISE/data/xusbdfwu.hex.

Downloaded firmware version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Dec 13 11:04:24 2010
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1027.

File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
Downloading c:/Xilinx/10.1/ISE/data/xusbdfwu.hex.

Downloaded firmware version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

At Local date and time: Mon Dec 13 11:06:06 2010
 make -f system.make TestApp_Peripheral_program started...

make: Nothing to be done for `TestApp_Peripheral_program'.



Done!

At Local date and time: Mon Dec 13 11:14:02 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5326	    320	  16420	  22066	   5632	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:15:20 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5318	    320	  16428	  22066	   5632	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:16:33 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5278	    320	  16420	  22018	   5602	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:17:28 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5282	    320	  16432	  22034	   5612	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Mon Dec 13 11:22:15 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5422	    320	  16420	  22162	   5692	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Mon Dec 13 11:23:44 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5338	    320	  16424	  22082	   5642	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:25:13 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5338	    320	  16424	  22082	   5642	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:25:54 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5346	    320	  16432	  22098	   5652	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:26:45 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5354	    320	  16424	  22098	   5652	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:34:15 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5106	    320	  16432	  21858	   5562	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Mon Dec 13 11:35:32 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5134	    320	  16420	  21874	   5572	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:36:37 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5134	    320	  16420	  21874	   5572	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:36:56 2010
 make -f system.make TestApp_Peripheral_program started...

make: Nothing to be done for `TestApp_Peripheral_program'.



Done!

At Local date and time: Mon Dec 13 11:39:07 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5134	    320	  16420	  21874	   5572	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:44:59 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c: In function 'HUFFMAN_ENCODE_TESTHARNESS_Test1':
/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c:135: error: 'XST_FAIL' undeclared (first use in this function)
/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c:135: error: (Each undeclared identifier is reported only once
/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c:135: error: for each function it appears in.)
make: *** [TestApp_Peripheral/executable.elf] Error 1



Done!

At Local date and time: Mon Dec 13 11:45:23 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5318	    320	  16428	  22066	   5632	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 11:48:02 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5290	    320	  16424	  22034	   5612	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Mon Dec 13 12:03:11 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5202	    320	  16432	  21954	   55c2	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Mon Dec 13 12:04:12 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5230	    320	  16420	  21970	   55d2	TestApp_Peripheral/executable.elf




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Dec 16 17:19:50 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c: In function 'HUFFMAN_ENCODE_TESTHARNESS_Test1':
/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c:70: error: conflicting types for 'i'
/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c:35: error: previous declaration of 'i' was here
make: *** [TestApp_Peripheral/executable.elf] Error 1



Done!

At Local date and time: Thu Dec 16 17:24:46 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5250	    320	  16432	  22002	   55f2	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Thu Dec 16 17:27:51 2010
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1027.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
Downloading c:/Xilinx/10.1/ISE/data/xusbdfwu.hex.

Downloaded firmware version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

At Local date and time: Thu Dec 16 17:30:39 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5242	    320	  16424	  21986	   55e2	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Thu Dec 16 17:31:06 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5242	    320	  16424	  21986	   55e2	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Thu Dec 16 17:31:35 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5242	    320	  16424	  21986	   55e2	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Thu Dec 16 17:32:04 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5242	    320	  16424	  21986	   55e2	TestApp_Peripheral/executable.elf




Done!

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Dec 17 01:16:26 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5342	    320	  16420	  22082	   5642	TestApp_Peripheral/executable.elf





Done!

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Dec 17 10:04:21 2010
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1027.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
Downloading c:/Xilinx/10.1/ISE/data/xusbdfwu.hex.

Downloaded firmware version = 1100.

PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      3 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

At Local date and time: Fri Dec 17 10:06:52 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5326	    320	  16420	  22066	   5632	TestApp_Peripheral/executable.elf




Done!

At Local date and time: Fri Dec 17 10:10:28 2010
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5370	    320	  16424	  22114	   5662	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Fri Dec 17 10:32:37 2010
 make -f system.make download started...



*********************************************
Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Mar 10 14:37:34 2011
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0.
 WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1027.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
Downloading c:/Xilinx/10.1/ISE/data/xusbdfwu.hex.

Downloaded firmware version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'3': Loading file 'implementation/download.bit' ...

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

At Local date and time: Thu Mar 10 14:45:30 2011
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5366	    320	  16428	  22114	   5662	TestApp_Peripheral/executable.elf





Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

At Local date and time: Thu Mar 10 14:49:55 2011
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5354	    320	  16424	  22098	   5652	TestApp_Peripheral/executable.elf





Done!

Generating Block Diagram : E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\blkdiagram\system.html...

Generated --- system.svg

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Mar 10 15:11:28 2011
 make -f system.make init_bram started...

*********************************************

Running Xilinx Implementation tools..
*********************************************

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Using Flow File:
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/fpga.flw 
Using Option File(s): 
 E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/xflow.opt 


Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" ...

Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_tes
tharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  35

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Total Number Slice Registers:       1,774 out of  27,392    6%
    Number used as Flip Flops:        1,766
    Number used as Latches:               8
  Number of 4 input LUTs:             4,848 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:          2,998 out of  13,696   21%
    Number of Slices containing only related logic:   2,998 out of   2,998 100%
    Number of Slices containing unrelated logic:          0 out of   2,998   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,898 out of  27,392   17%
    Number used as logic:             4,562
    Number used as a route-thru:         50
    Number used for Dual Port RAMs:     204
      (Two LUTs used per Dual Port RAM)
    Number used as 16x1 ROMs:            16
    Number used as Shift registers:      66
  Number of bonded IOBs:                 12 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     66 out of     136   48%
  Number of BUFGMUXs:                     1 out of      16    6%
  Number of DCMs:                         1 out of       8   12%

Peak Memory Usage:  264 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   26 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 16      6%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  12 out of 556     2%
      Number of LOCed IOBs                  12 out of 12    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        66 out of 136    48%
   Number of SLICEs                       2998 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer


Phase 1.1
Phase 1.1 (Checksum:4d74dd) REAL time: 18 secs 

Phase 2.7
Phase 2.7 (Checksum:4d74dd) REAL time: 18 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:4e57b8) REAL time: 18 secs 

Phase 4.2



Phase 4.2 (Checksum:4e9bef) REAL time: 20 secs 

Phase 5.30
Phase 5.30 (Checksum:4e9bef) REAL time: 20 secs 

Phase 6.3
Phase 6.3 (Checksum:4e9bef) REAL time: 20 secs 

Phase 7.5
Phase 7.5 (Checksum:4e9bef) REAL time: 20 secs 

Phase 8.8

......
..................

................................
........................

.....

.........................
..........................
....................
.......

...
...............
...........

Phase 8.8 (Checksum:2d1662c) REAL time: 1 mins 12 secs 

Phase 9.5
Phase 9.5 (Checksum:2d1662c) REAL time: 1 mins 13 secs 

Phase 10.18

Phase 10.18 (Checksum:2d45aff) REAL time: 1 mins 34 secs 

Phase 11.5

Phase 11.5 (Checksum:2d45aff) REAL time: 1 mins 34 secs 

Phase 12.27
Phase 12.27 (Checksum:2d45aff) REAL time: 1 mins 36 secs 

Phase 13.24
Phase 13.24 (Checksum:2d45aff) REAL time: 1 mins 36 secs 


REAL time consumed by placer: 1 mins 37 secs 
CPU  time consumed by placer: 1 mins 33 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU time to Placer completion: 1 mins 34 secs 


Starting Router


Phase 1: 25301 unrouted;       REAL time: 1 mins 54 secs 


Phase 2: 22700 unrouted;       REAL time: 1 mins 57 secs 


Phase 3: 4873 unrouted;       REAL time: 2 mins 10 secs 

Phase 4: 4873 unrouted; (21044)      REAL time: 2 mins 11 secs 

Phase 5: 4879 unrouted; (0)      REAL time: 2 mins 11 secs 

Phase 6: 4879 unrouted; (0)      REAL time: 2 mins 11 secs 


Phase 7: 0 unrouted; (0)      REAL time: 2 mins 20 secs 


Phase 8: 0 unrouted; (0)      REAL time: 2 mins 24 secs 


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 36 secs 

WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.


Total REAL time to Router completion: 2 mins 39 secs 
Total CPU time to Router completion: 2 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1378 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.694     |  1.549      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.178ns|     9.822ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.231ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.470ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.822ns|            0|            0|            5|       207841|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.822ns|          N/A|            0|            0|       207841|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 49 secs 
Total CPU time to PAR completion: 2 mins 49 secs 

Peak Memory Usage:  314 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 68
Number of info messages: 0

Writing design to file system.ncd




PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 207846 paths, 0 nets, and 22827 connections

Design statistics:
   Minimum period:   9.822ns (Maximum frequency: 101.812MHz)


Analysis completed Thu Mar 10 15:15:42 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 


xflow done!
touch __xps/system_routed

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..

*********************************************
cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Thu Mar 10 15:15:51 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/ppc405_0.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Thu Mar 10 15:17:06 2011
 make -f system.make download started...


*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

At Local date and time: Thu Mar 10 15:20:52 2011
 make -f system.make download started...

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Using Flow File:
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/fpga.flw 
Using Option File(s): 
 E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" ...

Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_
testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output
   pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFI
FO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  35

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...
Running related packing...

Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Total Number Slice Registers:       1,774 out of  27,392    6%
    Number used as Flip Flops:        1,766
    Number used as Latches:               8
  Number of 4 input LUTs:             4,848 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:          2,998 out of  13,696   21%
    Number of Slices containing only related logic:   2,998 out of   2,998 100%
    Number of Slices containing unrelated logic:          0 out of   2,998   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,898 out of  27,392   17%
    Number used as logic:             4,562
    Number used as a route-thru:         50
    Number used for Dual Port RAMs:     204
      (Two LUTs used per Dual Port RAM)
    Number used as 16x1 ROMs:            16
    Number used as Shift registers:      66
  Number of bonded IOBs:                 12 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     66 out of     136   48%
  Number of BUFGMUXs:                     1 out of      16    6%
  Number of DCMs:                         1 out of       8   12%

Peak Memory Usage:  254 MB
Total REAL time to MAP completion:  25 secs 
Total CPU time to MAP completion:   26 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.94 2008-07-25".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 16      6%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  12 out of 556     2%
      Number of LOCed IOBs                  12 out of 12    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        66 out of 136    48%
   Number of SLICEs                       2998 out of 13696  21%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cn
tlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:4d74dd) REAL time: 17 secs 


Phase 2.7
Phase 2.7 (Checksum:4d74dd) REAL time: 17 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:4e57b8) REAL time: 17 secs 

Phase 4.2


Phase 4.2 (Checksum:4e9bef) REAL time: 19 secs 

Phase 5.30
Phase 5.30 (Checksum:4e9bef) REAL time: 19 secs 

Phase 6.3

Phase 6.3 (Checksum:4e9bef) REAL time: 19 secs 

Phase 7.5
Phase 7.5 (Checksum:4e9bef) REAL time: 19 secs 

Phase 8.8

.......
.................

..................................
......................

.....

...........................
.........................
.....................
.....
.
..
..........................

Phase 8.8 (Checksum:2d1662c) REAL time: 1 mins 11 secs 

Phase 9.5
Phase 9.5 (Checksum:2d1662c) REAL time: 1 mins 11 secs 

Phase 10.18

Phase 10.18 (Checksum:2d45aff) REAL time: 1 mins 33 secs 

Phase 11.5
Phase 11.5 (Checksum:2d45aff) REAL time: 1 mins 34 secs 

Phase 12.27

Phase 12.27 (Checksum:2d45aff) REAL time: 1 mins 35 secs 

Phase 13.24
Phase 13.24 (Checksum:2d45aff) REAL time: 1 mins 36 secs 

REAL time consumed by placer: 1 mins 37 secs 
CPU  time consumed by placer: 1 mins 37 secs 

Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU time to Placer completion: 1 mins 38 secs 


Starting Router


Phase 1: 25301 unrouted;       REAL time: 1 mins 56 secs 


Phase 2: 22700 unrouted;       REAL time: 1 mins 58 secs 


Phase 3: 4873 unrouted;       REAL time: 2 mins 13 secs 

Phase 4: 4873 unrouted; (21044)      REAL time: 2 mins 14 secs 

Phase 5: 4879 unrouted; (0)      REAL time: 2 mins 14 secs 

Phase 6: 4879 unrouted; (0)      REAL time: 2 mins 14 secs 


Phase 7: 0 unrouted; (0)      REAL time: 2 mins 24 secs 


Phase 8: 0 unrouted; (0)      REAL time: 2 mins 28 secs 


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 41 secs 

WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.


Total REAL time to Router completion: 2 mins 44 secs 
Total CPU time to Router completion: 2 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX7S| No   | 1378 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.694     |  1.549      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.178ns|     9.822ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.231ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.470ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.822ns|            0|            0|            5|       207841|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.822ns|          N/A|            0|            0|       207841|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 54 secs 
Total CPU time to PAR completion: 2 mins 55 secs 

Peak Memory Usage:  312 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 68
Number of info messages: 0

Writing design to file system.ncd




PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 207846 paths, 0 nets, and 22827 connections

Design statistics:
   Minimum period:   9.822ns (Maximum frequency: 101.812MHz)


Analysis completed Thu Mar 10 15:24:57 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 14 secs 


xflow done!
touch __xps/system_routed

xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Thu Mar 10 15:25:06 2011

Running DRC.

WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/ppc405_0.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      4 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

At Local date and time: Thu Mar 10 15:31:49 2011
 make -f system.make download started...

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Using Flow File:
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/fpga.flw 
Using Option File(s): 
 E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>


Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/implementation/system.ngc" ...

Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance dcm_0/Using_Virtex.DCM_INST.
   The following new TNM groups and period specifications were generated at the
   DCM output(s): 
   CLK0: <TIMESPEC TS_dcm_0_dcm_0_CLK0_BUF = PERIOD "dcm_0_dcm_0_CLK0_BUF"
   TS_sys_clk_pin HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDR
E_I' has unconnected output
   pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VAC
   ANCY.I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET
   _FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEAT
   URES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[9].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I
_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM
   _I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/INCLUDE_VACANCY.
   I_VAC_CALC/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  35

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "2vp30ff896-7".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...

Running related packing...
Writing design file "system_map.ncd"...


Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Total Number Slice Registers:       2,055 out of  27,392    7%
    Number used as Flip Flops:        2,047
    Number used as Latches:               8
  Number of 4 input LUTs:             5,071 out of  27,392   18%
Logic Distribution:
  Number of occupied Slices:          3,245 out of  13,696   23%
    Number of Slices containing only related logic:   3,245 out of   3,245 100%
    Number of Slices containing unrelated logic:          0 out of   3,245   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,171 out of  27,392   18%
    Number used as logic:             4,708
    Number used as a route-thru:        100
    Number used for Dual Port RAMs:     204
      (Two LUTs used per Dual Port RAM)
    Number used as 16x1 ROMs:            16
    Number used as Shift registers:     143
  Number of bonded IOBs:                 12 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     68 out of     136   50%
  Number of BUFGMUXs:                     2 out of      16   12%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%

  Number of RPM macros:            9
Peak Memory Usage:  259 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   28 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '2vp30.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)



Device speed data version:  "PRODUCTION 1.94 2008-07-25".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 16     12%
   Number of DCMs                            1 out of 8      12%
   Number of External IOBs                  12 out of 556     2%
      Number of LOCed IOBs                  12 out of 12    100%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of PPC405s                         2 out of 2     100%
   Number of RAMB16s                        68 out of 136    50%
   Number of SLICEs                       3245 out of 13696  23%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<7> has no load.  PAR will not attempt
   to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.
  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<46
> has no load.  PAR will not
   attempt to route this signal.

WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - Th
e signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Placer

Phase 1.1

Phase 1.1 (Checksum:59bc3f) REAL time: 16 secs 

Phase 2.7
Phase 2.7 (Checksum:59bc3f) REAL time: 16 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires special design considerations
   when operating above 350 MHz in the -7 speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:5b16db) REAL time: 16 secs 

Phase 4.2

......
.

Phase 4.2 (Checksum:5c01a1) REAL time: 18 secs 

Phase 5.30
Phase 5.30 (Checksum:5c01a1) REAL time: 18 secs 

Phase 6.3
Phase 6.3 (Checksum:5c01a1) REAL time: 18 secs 

Phase 7.5
Phase 7.5 (Checksum:5c01a1) REAL time: 19 secs 

Phase 8.8

.............
............
.....
...........................

......

...............
..............
..........

...
...
.........

Phase 8.8 (Checksum:334e5b5) REAL time: 1 mins 8 secs 

Phase 9.5
Phase 9.5 (Checksum:334e5b5) REAL time: 1 mins 9 secs 

Phase 10.18

Phase 10.18 (Checksum:338598e) REAL time: 1 mins 26 secs 

Phase 11.5
Phase 11.5 (Checksum:338598e) REAL time: 1 mins 26 secs 

Phase 12.27

Phase 12.27 (Checksum:338598e) REAL time: 1 mins 28 secs 

Phase 13.24
Phase 13.24 (Checksum:338598e) REAL time: 1 mins 28 secs 


REAL time consumed by placer: 1 mins 28 secs 
CPU  time consumed by placer: 1 mins 28 secs 
Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 30 secs 
Total CPU time to Placer completion: 1 mins 29 secs 


Starting Router


Phase 1: 26867 unrouted;       REAL time: 1 mins 46 secs 


Phase 2: 23745 unrouted;       REAL time: 1 mins 48 secs 


Phase 3: 5312 unrouted;       REAL time: 2 mins 3 secs 

Phase 4: 5312 unrouted; (10400)      REAL time: 2 mins 4 secs 


Phase 5: 5307 unrouted; (0)      REAL time: 2 mins 6 secs 


Phase 6: 5307 unrouted; (0)      REAL time: 2 mins 6 secs 


Phase 7: 0 unrouted; (0)      REAL time: 2 mins 16 secs 


Phase 8: 0 unrouted; (0)      REAL time: 2 mins 20 secs 


Phase 9: 0 unrouted; (0)      REAL time: 2 mins 31 secs 


WARNING:Route - CLK Net:sys_clk_pin_IBUFG is being routed on general routing resources. Please consider using a
   dedicated clocking routing resource. For more information on clock routing resources, see the target architecture's
   user guide.

Total REAL time to Router completion: 2 mins 34 secs 
Total CPU time to Router completion: 2 mins 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            ila0_clk |     BUFGMUX0P| No   | 1505 |  0.273     |  1.250      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> |     BUFGMUX7S| No   |   71 |  0.039     |  1.245      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.692     |  1.835      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.793     |  4.547      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.115ns|     9.885ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.236ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     7.206ns|     2.794ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.655ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      2.794ns|      9.885ns|            0|            0|            5|       208620|
| TS_dcm_0_dcm_0_CLK0_BUF       |     10.000ns|      9.885ns|          N/A|            0|            0|       208620|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 65 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 43 secs 
Total CPU time to PAR completion: 2 mins 42 secs 

Peak Memory Usage:  317 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 69
Number of info messages: 0

Writing design to file system.ncd




PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>
Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 208625 paths, 0 nets, and 23540 connections

Design statistics:
   Minimum period:   9.885ns (Maximum frequency: 101.163MHz)


Analysis completed Thu Mar 10 15:35:45 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par

Analyzing implementation/system.par

*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd>
with local file <c:/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

Loading device for application Rf_Device from file '2vp30.nph' in environment
c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc2vp30, package ff896, speed -7

Opened constraints file system.pcf.

Thu Mar 10 15:35:54 2011

Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<7>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Creating bit mask...

Saving mask bit stream in "system.msk".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe ppc405_0  bootloops/ppc405_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 24  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Initializing Memory...
Checking ELFs associated with PPC405 instance ppc405_0 for overlap...


Analyzing file bootloops/ppc405_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/ppc405_0.elf" tag ppc405_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
Type = 0x0605.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1100.
File version of c:/Xilinx/10.1/ISE/data/xusbdfwu.hex = 1100.
Firmware hex file version = 1100.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/virtex2p/data/xc2vp30.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.



Done!

At Local date and time: Thu Mar 10 15:37:26 2011
 make -f system.make TestApp_Peripheral_program started...

powerpc-eabi-gcc -O2 /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral.c /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/drivers/huffman_encode_testharness_v1_00_a/src/test1.c  -o TestApp_Peripheral/executable.elf \
     -Wl,-T -Wl,/cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/TestApp_Peripheral/src/TestApp_Peripheral_LinkScr  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  

powerpc-eabi-size TestApp_Peripheral/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5358	    320	  16420	  22098	   5652	TestApp_Peripheral/executable.elf




Done!

start xbash -noblock -q -c "cd /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; xmd -xmp system.xmp -opt etc/xmd_ppc405_0.opt -lp /cygdrive/e/work/FPGA_PROJECTS/BLOCKS/integer_divider/; exit;"

