\doxysection{USART\+\_\+\+Clock\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___clock_init_type_def}\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}


USART Clock Init Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+usart.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \textbf{ USART\+\_\+\+Clock}
\item 
uint16\+\_\+t \textbf{ USART\+\_\+\+CPOL}
\item 
uint16\+\_\+t \textbf{ USART\+\_\+\+CPHA}
\item 
uint16\+\_\+t \textbf{ USART\+\_\+\+Last\+Bit}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART Clock Init Structure definition ~\newline
 

\doxysubsection{Field Documentation}
\label{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_Clock@{USART\_Clock}}
\index{USART\_Clock@{USART\_Clock}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{USART\_Clock}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Clock}

Specifies whether the USART clock is enabled or disabled. This parameter can be a value of \doxyref{USART\+\_\+\+Clock}{p.}{group___u_s_a_r_t___clock} \label{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_CPHA@{USART\_CPHA}}
\index{USART\_CPHA@{USART\_CPHA}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{USART\_CPHA}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+CPHA}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \doxyref{USART\+\_\+\+Clock\+\_\+\+Phase}{p.}{group___u_s_a_r_t___clock___phase} \label{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_CPOL@{USART\_CPOL}}
\index{USART\_CPOL@{USART\_CPOL}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{USART\_CPOL}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+CPOL}

Specifies the steady state of the serial clock. This parameter can be a value of \doxyref{USART\+\_\+\+Clock\+\_\+\+Polarity}{p.}{group___u_s_a_r_t___clock___polarity} \label{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!USART\_LastBit@{USART\_LastBit}}
\index{USART\_LastBit@{USART\_LastBit}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{USART\_LastBit}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Last\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of \doxyref{USART\+\_\+\+Last\+\_\+\+Bit}{p.}{group___u_s_a_r_t___last___bit} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\textbf{ stm32f4xx\+\_\+usart.\+h}\end{DoxyCompactItemize}
