<profile>

<section name = "Vitis HLS Report for 'systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4'" level="0">
<item name = "Date">Wed Sep 28 10:01:35 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">sysArray_simple</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 54.000 ns, 54.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_107_3_VITIS_LOOP_108_4">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 530, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln107_1_fu_379_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln107_fu_353_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln108_fu_409_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln107_fu_347_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln108_fu_365_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="select_ln107_1_fu_385_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln107_fu_371_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten15_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 3, 6</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_1_fu_124">9, 2, 3, 6</column>
<column name="indvar_flatten15_fu_128">9, 2, 5, 10</column>
<column name="j_fu_120">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M2_1_10_fu_172">32, 0, 32, 0</column>
<column name="M2_1_11_fu_176">32, 0, 32, 0</column>
<column name="M2_1_12_fu_180">32, 0, 32, 0</column>
<column name="M2_1_13_fu_184">32, 0, 32, 0</column>
<column name="M2_1_14_fu_188">32, 0, 32, 0</column>
<column name="M2_1_15_fu_192">32, 0, 32, 0</column>
<column name="M2_1_1_fu_136">32, 0, 32, 0</column>
<column name="M2_1_2_fu_140">32, 0, 32, 0</column>
<column name="M2_1_3_fu_144">32, 0, 32, 0</column>
<column name="M2_1_4_fu_148">32, 0, 32, 0</column>
<column name="M2_1_5_fu_152">32, 0, 32, 0</column>
<column name="M2_1_6_fu_156">32, 0, 32, 0</column>
<column name="M2_1_7_fu_160">32, 0, 32, 0</column>
<column name="M2_1_8_fu_164">32, 0, 32, 0</column>
<column name="M2_1_9_fu_168">32, 0, 32, 0</column>
<column name="M2_1_fu_132">32, 0, 32, 0</column>
<column name="add_ln1_reg_699">4, 0, 4, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_fu_124">3, 0, 3, 0</column>
<column name="indvar_flatten15_fu_128">5, 0, 5, 0</column>
<column name="j_fu_120">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln107">in, 62, ap_none, sext_ln107, scalar</column>
<column name="M2_15_1_out">out, 32, ap_vld, M2_15_1_out, pointer</column>
<column name="M2_15_1_out_ap_vld">out, 1, ap_vld, M2_15_1_out, pointer</column>
<column name="M2_14_1_out">out, 32, ap_vld, M2_14_1_out, pointer</column>
<column name="M2_14_1_out_ap_vld">out, 1, ap_vld, M2_14_1_out, pointer</column>
<column name="M2_13_1_out">out, 32, ap_vld, M2_13_1_out, pointer</column>
<column name="M2_13_1_out_ap_vld">out, 1, ap_vld, M2_13_1_out, pointer</column>
<column name="M2_12_1_out">out, 32, ap_vld, M2_12_1_out, pointer</column>
<column name="M2_12_1_out_ap_vld">out, 1, ap_vld, M2_12_1_out, pointer</column>
<column name="M2_11_1_out">out, 32, ap_vld, M2_11_1_out, pointer</column>
<column name="M2_11_1_out_ap_vld">out, 1, ap_vld, M2_11_1_out, pointer</column>
<column name="M2_10_1_out">out, 32, ap_vld, M2_10_1_out, pointer</column>
<column name="M2_10_1_out_ap_vld">out, 1, ap_vld, M2_10_1_out, pointer</column>
<column name="M2_9_1_out">out, 32, ap_vld, M2_9_1_out, pointer</column>
<column name="M2_9_1_out_ap_vld">out, 1, ap_vld, M2_9_1_out, pointer</column>
<column name="M2_8_1_out">out, 32, ap_vld, M2_8_1_out, pointer</column>
<column name="M2_8_1_out_ap_vld">out, 1, ap_vld, M2_8_1_out, pointer</column>
<column name="M2_7_1_out">out, 32, ap_vld, M2_7_1_out, pointer</column>
<column name="M2_7_1_out_ap_vld">out, 1, ap_vld, M2_7_1_out, pointer</column>
<column name="M2_6_1_out">out, 32, ap_vld, M2_6_1_out, pointer</column>
<column name="M2_6_1_out_ap_vld">out, 1, ap_vld, M2_6_1_out, pointer</column>
<column name="M2_5_1_out">out, 32, ap_vld, M2_5_1_out, pointer</column>
<column name="M2_5_1_out_ap_vld">out, 1, ap_vld, M2_5_1_out, pointer</column>
<column name="M2_4_1_out">out, 32, ap_vld, M2_4_1_out, pointer</column>
<column name="M2_4_1_out_ap_vld">out, 1, ap_vld, M2_4_1_out, pointer</column>
<column name="M2_3_1_out">out, 32, ap_vld, M2_3_1_out, pointer</column>
<column name="M2_3_1_out_ap_vld">out, 1, ap_vld, M2_3_1_out, pointer</column>
<column name="M2_2_1_out">out, 32, ap_vld, M2_2_1_out, pointer</column>
<column name="M2_2_1_out_ap_vld">out, 1, ap_vld, M2_2_1_out, pointer</column>
<column name="M2_1_1_out">out, 32, ap_vld, M2_1_1_out, pointer</column>
<column name="M2_1_1_out_ap_vld">out, 1, ap_vld, M2_1_1_out, pointer</column>
<column name="M2_0_1_out">out, 32, ap_vld, M2_0_1_out, pointer</column>
<column name="M2_0_1_out_ap_vld">out, 1, ap_vld, M2_0_1_out, pointer</column>
</table>
</item>
</section>
</profile>
