// Seed: 1347333914
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  type_4(
      id_1, 1, id_0
  );
  assign id_1 = 1'h0;
  assign id_1 = !1;
  assign id_1 = 1;
  assign id_1 = id_0;
  assign id_1 = 1;
  assign id_1 = 1;
  logic id_2 = id_0;
  type_1 id_3 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_1),
      .id_4(1'b0),
      .id_5(1'b0)
  );
endmodule
