<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1402167668">
  <File Type="RDS-UTIL-PB" Name="kc705_ethernet_rgmii_example_design_utilization_synth.pb"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL" Name="kc705_ethernet_rgmii_example_design_utilization_synth.rpt"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="VDS-TIMINGSUMMARY" Name="kc705_ethernet_rgmii_example_design_timing_summary_synth.rpt"/>
  <File Type="PA-TCL" Name="kc705_ethernet_rgmii_example_design.tcl"/>
  <File Type="RDS-RDS" Name="kc705_ethernet_rgmii_example_design.vds"/>
  <File Type="RDS-DCP" Name="kc705_ethernet_rgmii_example_design.dcp"/>
  <File Type="VDS-TIMING-PB" Name="kc705_ethernet_rgmii_example_design_timing_summary_synth.pb"/>
  <File Type="VDS-HWDEF" Name="kc705_ethernet_rgmii_example_design.hwdef"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_bram_tdp.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_bram_tdp.v"/>
        <Attr Name="ImportTime" Val="1402167608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/common/kc705_ethernet_rgmii_sync_block.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/common/kc705_ethernet_rgmii_sync_block.v"/>
        <Attr Name="ImportTime" Val="1402167610"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/common/kc705_ethernet_rgmii_reset_sync.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/common/kc705_ethernet_rgmii_reset_sync.v"/>
        <Attr Name="ImportTime" Val="1402167610"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci"/>
        <Attr Name="ImportTime" Val="1402171222"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support_resets.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support_resets.v"/>
        <Attr Name="ImportTime" Val="1402167605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support_clocking.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support_clocking.v"/>
        <Attr Name="ImportTime" Val="1402167605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v"/>
        <Attr Name="ImportTime" Val="1402167610"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_rx_client_fifo.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_rx_client_fifo.v"/>
        <Attr Name="ImportTime" Val="1402167608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support.v"/>
        <Attr Name="ImportTime" Val="1402167605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pipe.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pipe.v"/>
        <Attr Name="ImportTime" Val="1402167607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v"/>
        <Attr Name="ImportTime" Val="1402167607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_check.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_check.v"/>
        <Attr Name="ImportTime" Val="1402167607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_mux.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_mux.v"/>
        <Attr Name="ImportTime" Val="1402167606"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_address_swap.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_address_swap.v"/>
        <Attr Name="ImportTime" Val="1402167607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_clk_wiz.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_clk_wiz.v"/>
        <Attr Name="ImportTime" Val="1402167608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_ten_100_1g_eth_fifo.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_ten_100_1g_eth_fifo.v"/>
        <Attr Name="ImportTime" Val="1402167608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_basic_pat_gen.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_basic_pat_gen.v"/>
        <Attr Name="ImportTime" Val="1402167607"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_fifo_block.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_fifo_block.v"/>
        <Attr Name="ImportTime" Val="1402167609"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design_resets.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design_resets.v"/>
        <Attr Name="ImportTime" Val="1402167605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design_clocks.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design_clocks.v"/>
        <Attr Name="ImportTime" Val="1402167605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/axi_lite_sm/kc705_ethernet_rgmii_axi_lite_sm.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/axi_lite_sm/kc705_ethernet_rgmii_axi_lite_sm.v"/>
        <Attr Name="ImportTime" Val="1402167606"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design.v"/>
        <Attr Name="ImportTime" Val="1402167609"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="kc705_ethernet_rgmii_example_design"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design.xdc"/>
        <Attr Name="ImportTime" Val="1402167611"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_user_phytiming.xdc"/>
        <Attr Name="ImportTime" Val="1402167611"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
