#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 12 12:16:20 2025
# Process ID         : 36788
# Current directory  : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent27348 C:\Users\Lenovo\Desktop\Frodo\prj\Frodo_top\Frodo_top.xpr
# Log file           : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/vivado.log
# Journal file       : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top\vivado.jou
# Running On         : DESKTOP-HI4D3F5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14894 MB
# Swap memory        : 26843 MB
# Total Virtual      : 41737 MB
# Available Virtual  : 18193 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dual_ram' generated file not found 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dual_ram' generated file not found 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dual_ram' generated file not found 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dual_ram' generated file not found 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dual_ram' generated file not found 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.941 ; gain = 396.977
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/dual_ram/dual_ram.xci]
catch { config_ip_cache -export [get_ips -all dual_ram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dual_ram
export_ip_user_files -of_objects [get_files C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/dual_ram/dual_ram.xci] -no_script -sync -force -quiet
launch_runs dual_ram_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dual_ram
[Mon May 12 12:18:27 2025] Launched dual_ram_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/dual_ram_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/sources_1/ip/dual_ram/dual_ram.xci] -directory C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon May 12 12:18:46 2025] Launched dual_ram_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/dual_ram_synth_1/runme.log
[Mon May 12 12:18:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp' for cell 'ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/DRAM8.dcp' for cell 'u_keccak/lane00_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/DRAM4.dcp' for cell 'u_keccak/lane01_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/DRAM5.dcp' for cell 'u_keccak/lane02_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/DRAM3.dcp' for cell 'u_keccak/lane02_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/DRAM2.dcp' for cell 'u_keccak/lane04_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/DRAM6.dcp' for cell 'u_keccak/lane04_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/DRAM7.dcp' for cell 'u_keccak/lane20_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/DRAM1.dcp' for cell 'u_keccak/lane20_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1949.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2045.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.320 ; gain = 687.691
report_utilization -name utilization_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/Top.dcp to C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Mon May 12 12:34:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp' for cell 'ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/DRAM8.dcp' for cell 'u_keccak/lane00_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/DRAM4.dcp' for cell 'u_keccak/lane01_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/DRAM5.dcp' for cell 'u_keccak/lane02_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/DRAM3.dcp' for cell 'u_keccak/lane02_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/DRAM2.dcp' for cell 'u_keccak/lane04_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/DRAM6.dcp' for cell 'u_keccak/lane04_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/DRAM7.dcp' for cell 'u_keccak/lane20_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/DRAM1.dcp' for cell 'u_keccak/lane20_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2900.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2900.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2900.898 ; gain = 0.000
report_utilization -name utilization_1
close_design
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 8
[Mon May 12 12:40:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2985.137 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/dual_ram/dual_ram.dcp' for cell 'ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/DRAM8.dcp' for cell 'u_keccak/lane00_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/DRAM4.dcp' for cell 'u_keccak/lane01_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/DRAM5.dcp' for cell 'u_keccak/lane02_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/DRAM3.dcp' for cell 'u_keccak/lane02_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/DRAM2.dcp' for cell 'u_keccak/lane04_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/DRAM6.dcp' for cell 'u_keccak/lane04_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/DRAM7.dcp' for cell 'u_keccak/lane20_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/DRAM1.dcp' for cell 'u_keccak/lane20_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2985.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2985.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2985.137 ; gain = 0.000
report_utilization -name utilization_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.srcs/utils_1/imports/synth_1/Top.dcp with file C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 8
[Mon May 12 12:46:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
add_files -norecurse C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 12 12:48:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.runs/synth_1/runme.log
