/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [19:0] _01_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_1z & celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_0z[16]);
  assign celloutsig_0_26z = celloutsig_0_11z[4] | ~(celloutsig_0_16z);
  assign celloutsig_0_9z = celloutsig_0_4z | celloutsig_0_6z[1];
  assign celloutsig_1_7z = celloutsig_1_5z[1] ^ celloutsig_1_3z[0];
  assign celloutsig_1_15z = celloutsig_1_8z ^ celloutsig_1_2z;
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_7z ^ celloutsig_0_6z[1];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { in_data[71:69], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 20'h00000;
    else _01_ <= { in_data[47:31], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_25z = { _01_[13:6], celloutsig_0_16z } & { in_data[36:32], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_1_18z = { in_data[124:123], celloutsig_1_15z, celloutsig_1_12z } / { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, in_data[5:2] };
  assign celloutsig_0_12z = { in_data[68:59], celloutsig_0_5z } / { 1'h1, in_data[77:74], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_24z[5:3], celloutsig_0_28z } / { 1'h1, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[168:161] == in_data[126:119];
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z } == celloutsig_1_11z[5:1];
  assign celloutsig_0_7z = { in_data[27:20], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_0z[15:1], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_0z[23:22], celloutsig_0_9z } == { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_25z[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_4z } == { _01_[12:9], celloutsig_0_9z };
  assign celloutsig_1_6z = in_data[174:162] === { celloutsig_1_3z[6:1], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_1z === { celloutsig_1_3z[5:0], celloutsig_1_6z };
  assign celloutsig_0_15z = in_data[43:31] === { celloutsig_0_0z[17:6], celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_5z } > { celloutsig_0_0z[19:8], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_1_9z = in_data[131:124] <= { celloutsig_1_3z[4:1], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_13z = in_data[55:52] <= { celloutsig_0_12z[10:8], celloutsig_0_3z };
  assign celloutsig_1_8z = { in_data[110:108], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z } || { in_data[123:113], celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[48:46] || celloutsig_0_0z[21:19];
  assign celloutsig_0_28z = celloutsig_0_24z[10:3] || { celloutsig_0_6z[2:1], celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_0z[9] & ~(celloutsig_0_1z);
  assign celloutsig_1_5z = { celloutsig_1_3z[3], celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[178:177] };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:2], celloutsig_1_2z } !== celloutsig_1_3z[2:0];
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } !== _00_[5:2];
  assign celloutsig_1_1z = ~ in_data[134:128];
  assign celloutsig_1_19z = ~ { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_3z = { in_data[123:118], celloutsig_1_0z } | { in_data[118:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_24z = { _01_[18:1], celloutsig_0_5z } | celloutsig_0_0z[20:2];
  assign celloutsig_0_20z = celloutsig_0_19z & celloutsig_0_1z;
  assign celloutsig_0_30z = _01_[10] & celloutsig_0_24z[9];
  assign celloutsig_0_4z = | { celloutsig_0_1z, in_data[28:15] };
  assign celloutsig_0_21z = | { celloutsig_0_13z, in_data[63:55] };
  assign celloutsig_1_2z = ~^ celloutsig_1_1z;
  assign celloutsig_1_10z = ~^ { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_11z[4:1], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[47:24] ~^ in_data[93:70];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z } ~^ { celloutsig_1_3z[2:0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_2z } ~^ { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z };
  assign { out_data[131:128], out_data[105:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
