import emul._
import emul.implicits._

/** BEGIN UnitPipe x4115_inr_UnitPipe **/
object x4115_inr_UnitPipe_kernel {
  def run(
  ): Unit = {
    val x4113 = {
      val a0 = if (TRUE && x4091.nonEmpty) x4091.dequeue() else Bool(false,false)
      Array[Bool](a0)
    }
  } 
}
/** END UnitPipe x4115_inr_UnitPipe **/
