
GPS_Simulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b310  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800b4e0  0800b4e0  0000c4e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba14  0800ba14  0000d1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ba14  0800ba14  0000ca14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba1c  0800ba1c  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba1c  0800ba1c  0000ca1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba20  0800ba20  0000ca20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ba24  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000052f0  200001d8  0800bbfc  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200054c8  0800bbfc  0000d4c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f17c  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040e9  00000000  00000000  0002c384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001910  00000000  00000000  00030470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001391  00000000  00000000  00031d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000051be  00000000  00000000  00033111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e5a8  00000000  00000000  000382cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffbd1  00000000  00000000  00056877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156448  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079c0  00000000  00000000  0015648c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0015de4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b4c8 	.word	0x0800b4c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800b4c8 	.word	0x0800b4c8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <_write>:
int __io_putchar(int ch) {
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
	return ch;
}

int _write(int file, char *ptr, int len) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
	char *cr = "\r";
 8000f20:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <_write+0x3c>)
 8000f22:	617b      	str	r3, [r7, #20]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 0xFFFF);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f2c:	68b9      	ldr	r1, [r7, #8]
 8000f2e:	4809      	ldr	r0, [pc, #36]	@ (8000f54 <_write+0x40>)
 8000f30:	f003 fe78 	bl	8004c24 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*) cr, 1, 0xFFFF);
 8000f34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f38:	2201      	movs	r2, #1
 8000f3a:	6979      	ldr	r1, [r7, #20]
 8000f3c:	4805      	ldr	r0, [pc, #20]	@ (8000f54 <_write+0x40>)
 8000f3e:	f003 fe71 	bl	8004c24 <HAL_UART_Transmit>
	return len + 1;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3301      	adds	r3, #1
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3718      	adds	r7, #24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	0800b510 	.word	0x0800b510
 8000f54:	20000294 	.word	0x20000294

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f000 fc7f 	bl	800185e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f84a 	bl	8000ff8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 f95c 	bl	8001220 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f68:	f000 f8b2 	bl	80010d0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000f6c:	f000 f928 	bl	80011c0 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8000f70:	f000 f8ee 	bl	8001150 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 8000f74:	4814      	ldr	r0, [pc, #80]	@ (8000fc8 <main+0x70>)
 8000f76:	f003 fb0d 	bl	8004594 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f7a:	f004 fce1 	bl	8005940 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of gpsMsgQueue */
  gpsMsgQueueHandle = osMessageQueueNew (16, sizeof(gps_msg_t), &gpsMsgQueue_attributes);
 8000f7e:	4a13      	ldr	r2, [pc, #76]	@ (8000fcc <main+0x74>)
 8000f80:	2111      	movs	r1, #17
 8000f82:	2010      	movs	r0, #16
 8000f84:	f004 fe1a 	bl	8005bbc <osMessageQueueNew>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a11      	ldr	r2, [pc, #68]	@ (8000fd0 <main+0x78>)
 8000f8c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f8e:	4a11      	ldr	r2, [pc, #68]	@ (8000fd4 <main+0x7c>)
 8000f90:	2100      	movs	r1, #0
 8000f92:	4811      	ldr	r0, [pc, #68]	@ (8000fd8 <main+0x80>)
 8000f94:	f004 fd3e 	bl	8005a14 <osThreadNew>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4a10      	ldr	r2, [pc, #64]	@ (8000fdc <main+0x84>)
 8000f9c:	6013      	str	r3, [r2, #0]

  /* creation of GPSTask */
  GPSTaskHandle = osThreadNew(StartGPSTask, NULL, &GPSTask_attributes);
 8000f9e:	4a10      	ldr	r2, [pc, #64]	@ (8000fe0 <main+0x88>)
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4810      	ldr	r0, [pc, #64]	@ (8000fe4 <main+0x8c>)
 8000fa4:	f004 fd36 	bl	8005a14 <osThreadNew>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <main+0x90>)
 8000fac:	6013      	str	r3, [r2, #0]

  /* creation of I2CSenderTask */
  I2CSenderTaskHandle = osThreadNew(StartI2CSenderTask, NULL, &I2CSenderTask_attributes);
 8000fae:	4a0f      	ldr	r2, [pc, #60]	@ (8000fec <main+0x94>)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	480f      	ldr	r0, [pc, #60]	@ (8000ff0 <main+0x98>)
 8000fb4:	f004 fd2e 	bl	8005a14 <osThreadNew>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff4 <main+0x9c>)
 8000fbc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fbe:	f004 fcf3 	bl	80059a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fc2:	bf00      	nop
 8000fc4:	e7fd      	b.n	8000fc2 <main+0x6a>
 8000fc6:	bf00      	nop
 8000fc8:	20000248 	.word	0x20000248
 8000fcc:	0800b618 	.word	0x0800b618
 8000fd0:	20000328 	.word	0x20000328
 8000fd4:	0800b5ac 	.word	0x0800b5ac
 8000fd8:	08001281 	.word	0x08001281
 8000fdc:	2000031c 	.word	0x2000031c
 8000fe0:	0800b5d0 	.word	0x0800b5d0
 8000fe4:	08005595 	.word	0x08005595
 8000fe8:	20000320 	.word	0x20000320
 8000fec:	0800b5f4 	.word	0x0800b5f4
 8000ff0:	08005871 	.word	0x08005871
 8000ff4:	20000324 	.word	0x20000324

08000ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b094      	sub	sp, #80	@ 0x50
 8000ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ffe:	f107 0320 	add.w	r3, r7, #32
 8001002:	2230      	movs	r2, #48	@ 0x30
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f008 fad9 	bl	80095be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800101c:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <SystemClock_Config+0xd0>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	4a29      	ldr	r2, [pc, #164]	@ (80010c8 <SystemClock_Config+0xd0>)
 8001022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001026:	6413      	str	r3, [r2, #64]	@ 0x40
 8001028:	4b27      	ldr	r3, [pc, #156]	@ (80010c8 <SystemClock_Config+0xd0>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001034:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <SystemClock_Config+0xd4>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a24      	ldr	r2, [pc, #144]	@ (80010cc <SystemClock_Config+0xd4>)
 800103a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <SystemClock_Config+0xd4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104c:	2302      	movs	r3, #2
 800104e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001050:	2301      	movs	r3, #1
 8001052:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001054:	2310      	movs	r3, #16
 8001056:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001058:	2302      	movs	r3, #2
 800105a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105c:	2300      	movs	r3, #0
 800105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001060:	2308      	movs	r3, #8
 8001062:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001064:	23d8      	movs	r3, #216	@ 0xd8
 8001066:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001068:	2302      	movs	r3, #2
 800106a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800106c:	2302      	movs	r3, #2
 800106e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001070:	f107 0320 	add.w	r3, r7, #32
 8001074:	4618      	mov	r0, r3
 8001076:	f002 f989 	bl	800338c <HAL_RCC_OscConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001080:	f000 f926 	bl	80012d0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001084:	f002 f932 	bl	80032ec <HAL_PWREx_EnableOverDrive>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800108e:	f000 f91f 	bl	80012d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2302      	movs	r3, #2
 8001098:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800109e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010aa:	f107 030c 	add.w	r3, r7, #12
 80010ae:	2107      	movs	r1, #7
 80010b0:	4618      	mov	r0, r3
 80010b2:	f002 fc0f 	bl	80038d4 <HAL_RCC_ClockConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80010bc:	f000 f908 	bl	80012d0 <Error_Handler>
  }
}
 80010c0:	bf00      	nop
 80010c2:	3750      	adds	r7, #80	@ 0x50
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40007000 	.word	0x40007000

080010d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001148 <MX_I2C1_Init+0x78>)
 80010d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010dc:	4a1b      	ldr	r2, [pc, #108]	@ (800114c <MX_I2C1_Init+0x7c>)
 80010de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 32;
 80010e0:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010e2:	2220      	movs	r2, #32
 80010e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e6:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010ec:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010f2:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010f8:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <MX_I2C1_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_I2C1_Init+0x74>)
 8001100:	2200      	movs	r2, #0
 8001102:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001104:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <MX_I2C1_Init+0x74>)
 8001106:	2200      	movs	r2, #0
 8001108:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800110a:	480e      	ldr	r0, [pc, #56]	@ (8001144 <MX_I2C1_Init+0x74>)
 800110c:	f000 fe92 	bl	8001e34 <HAL_I2C_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001116:	f000 f8db 	bl	80012d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4809      	ldr	r0, [pc, #36]	@ (8001144 <MX_I2C1_Init+0x74>)
 800111e:	f002 f84d 	bl	80031bc <HAL_I2CEx_ConfigAnalogFilter>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001128:	f000 f8d2 	bl	80012d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800112c:	2100      	movs	r1, #0
 800112e:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_I2C1_Init+0x74>)
 8001130:	f002 f88f 	bl	8003252 <HAL_I2CEx_ConfigDigitalFilter>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800113a:	f000 f8c9 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200001f4 	.word	0x200001f4
 8001148:	40005400 	.word	0x40005400
 800114c:	20404768 	.word	0x20404768

08001150 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <MX_TIM7_Init+0x68>)
 8001162:	4a16      	ldr	r2, [pc, #88]	@ (80011bc <MX_TIM7_Init+0x6c>)
 8001164:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8001166:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <MX_TIM7_Init+0x68>)
 8001168:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 800116c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <MX_TIM7_Init+0x68>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <MX_TIM7_Init+0x68>)
 8001176:	f242 720f 	movw	r2, #9999	@ 0x270f
 800117a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117c:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <MX_TIM7_Init+0x68>)
 800117e:	2200      	movs	r2, #0
 8001180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001182:	480d      	ldr	r0, [pc, #52]	@ (80011b8 <MX_TIM7_Init+0x68>)
 8001184:	f003 f9ae 	bl	80044e4 <HAL_TIM_Base_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800118e:	f000 f89f 	bl	80012d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001192:	2320      	movs	r3, #32
 8001194:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	4619      	mov	r1, r3
 800119e:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <MX_TIM7_Init+0x68>)
 80011a0:	f003 fc46 	bl	8004a30 <HAL_TIMEx_MasterConfigSynchronization>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80011aa:	f000 f891 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000248 	.word	0x20000248
 80011bc:	40001400 	.word	0x40001400

080011c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011c6:	4a15      	ldr	r2, [pc, #84]	@ (800121c <MX_USART3_UART_Init+0x5c>)
 80011c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011ca:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011e6:	220c      	movs	r2, #12
 80011e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f0:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011f6:	4b08      	ldr	r3, [pc, #32]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 80011fe:	2200      	movs	r2, #0
 8001200:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001202:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_USART3_UART_Init+0x58>)
 8001204:	f003 fcc0 	bl	8004b88 <HAL_UART_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800120e:	f000 f85f 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000294 	.word	0x20000294
 800121c:	40004800 	.word	0x40004800

08001220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a14      	ldr	r2, [pc, #80]	@ (800127c <MX_GPIO_Init+0x5c>)
 800122c:	f043 0308 	orr.w	r3, r3, #8
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a0e      	ldr	r2, [pc, #56]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001244:	f043 0301 	orr.w	r3, r3, #1
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_GPIO_Init+0x5c>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a08      	ldr	r2, [pc, #32]	@ (800127c <MX_GPIO_Init+0x5c>)
 800125c:	f043 0302 	orr.w	r3, r3, #2
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_GPIO_Init+0x5c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800

08001280 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001288:	2001      	movs	r0, #1
 800128a:	f004 fc69 	bl	8005b60 <osDelay>
 800128e:	e7fb      	b.n	8001288 <StartDefaultTask+0x8>

08001290 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a09      	ldr	r2, [pc, #36]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d101      	bne.n	80012a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80012a2:	f000 fae9 	bl	8001878 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d104      	bne.n	80012ba <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
    utc_seconds++;
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80012b8:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40001000 	.word	0x40001000
 80012c8:	40001400 	.word	0x40001400
 80012cc:	20000380 	.word	0x20000380

080012d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d4:	b672      	cpsid	i
}
 80012d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <Error_Handler+0x8>

080012dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <HAL_MspInit+0x4c>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e6:	4a10      	ldr	r2, [pc, #64]	@ (8001328 <HAL_MspInit+0x4c>)
 80012e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <HAL_MspInit+0x4c>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <HAL_MspInit+0x4c>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <HAL_MspInit+0x4c>)
 8001300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001304:	6453      	str	r3, [r2, #68]	@ 0x44
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <HAL_MspInit+0x4c>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800130e:	603b      	str	r3, [r7, #0]
 8001310:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	210f      	movs	r1, #15
 8001316:	f06f 0001 	mvn.w	r0, #1
 800131a:	f000 fb85 	bl	8001a28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800

0800132c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0aa      	sub	sp, #168	@ 0xa8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	2284      	movs	r2, #132	@ 0x84
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f008 f936 	bl	80095be <memset>
  if(hi2c->Instance==I2C1)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a2a      	ldr	r2, [pc, #168]	@ (8001400 <HAL_I2C_MspInit+0xd4>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d14c      	bne.n	80013f6 <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800135c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001360:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001362:	2300      	movs	r3, #0
 8001364:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4618      	mov	r0, r3
 800136c:	f002 fcca 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001376:	f7ff ffab 	bl	80012d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800137a:	4b22      	ldr	r3, [pc, #136]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	4a21      	ldr	r2, [pc, #132]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 8001380:	f043 0302 	orr.w	r3, r3, #2
 8001384:	6313      	str	r3, [r2, #48]	@ 0x30
 8001386:	4b1f      	ldr	r3, [pc, #124]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001392:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001396:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800139a:	2312      	movs	r3, #18
 800139c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a6:	2303      	movs	r3, #3
 80013a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013ac:	2304      	movs	r3, #4
 80013ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80013b6:	4619      	mov	r1, r3
 80013b8:	4813      	ldr	r0, [pc, #76]	@ (8001408 <HAL_I2C_MspInit+0xdc>)
 80013ba:	f000 fb8f 	bl	8001adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	4a10      	ldr	r2, [pc, #64]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 80013c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <HAL_I2C_MspInit+0xd8>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2105      	movs	r1, #5
 80013da:	201f      	movs	r0, #31
 80013dc:	f000 fb24 	bl	8001a28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013e0:	201f      	movs	r0, #31
 80013e2:	f000 fb3d 	bl	8001a60 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2105      	movs	r1, #5
 80013ea:	2020      	movs	r0, #32
 80013ec:	f000 fb1c 	bl	8001a28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80013f0:	2020      	movs	r0, #32
 80013f2:	f000 fb35 	bl	8001a60 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013f6:	bf00      	nop
 80013f8:	37a8      	adds	r7, #168	@ 0xa8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40005400 	.word	0x40005400
 8001404:	40023800 	.word	0x40023800
 8001408:	40020400 	.word	0x40020400

0800140c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a0d      	ldr	r2, [pc, #52]	@ (8001450 <HAL_TIM_Base_MspInit+0x44>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d113      	bne.n	8001446 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800141e:	4b0d      	ldr	r3, [pc, #52]	@ (8001454 <HAL_TIM_Base_MspInit+0x48>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001422:	4a0c      	ldr	r2, [pc, #48]	@ (8001454 <HAL_TIM_Base_MspInit+0x48>)
 8001424:	f043 0320 	orr.w	r3, r3, #32
 8001428:	6413      	str	r3, [r2, #64]	@ 0x40
 800142a:	4b0a      	ldr	r3, [pc, #40]	@ (8001454 <HAL_TIM_Base_MspInit+0x48>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	f003 0320 	and.w	r3, r3, #32
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2105      	movs	r1, #5
 800143a:	2037      	movs	r0, #55	@ 0x37
 800143c:	f000 faf4 	bl	8001a28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001440:	2037      	movs	r0, #55	@ 0x37
 8001442:	f000 fb0d 	bl	8001a60 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40001400 	.word	0x40001400
 8001454:	40023800 	.word	0x40023800

08001458 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b0aa      	sub	sp, #168	@ 0xa8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	2284      	movs	r2, #132	@ 0x84
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f008 f8a0 	bl	80095be <memset>
  if(huart->Instance==USART3)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a22      	ldr	r2, [pc, #136]	@ (800150c <HAL_UART_MspInit+0xb4>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d13c      	bne.n	8001502 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800148c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800148e:	2300      	movs	r3, #0
 8001490:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	4618      	mov	r0, r3
 8001498:	f002 fc34 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80014a2:	f7ff ff15 	bl	80012d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	4a19      	ldr	r2, [pc, #100]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b2:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014be:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a13      	ldr	r2, [pc, #76]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014c4:	f043 0308 	orr.w	r3, r3, #8
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <HAL_UART_MspInit+0xb8>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0308 	and.w	r3, r3, #8
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin;
 80014d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014f0:	2307      	movs	r3, #7
 80014f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80014fa:	4619      	mov	r1, r3
 80014fc:	4805      	ldr	r0, [pc, #20]	@ (8001514 <HAL_UART_MspInit+0xbc>)
 80014fe:	f000 faed 	bl	8001adc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001502:	bf00      	nop
 8001504:	37a8      	adds	r7, #168	@ 0xa8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40004800 	.word	0x40004800
 8001510:	40023800 	.word	0x40023800
 8001514:	40020c00 	.word	0x40020c00

08001518 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08e      	sub	sp, #56	@ 0x38
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001528:	4b33      	ldr	r3, [pc, #204]	@ (80015f8 <HAL_InitTick+0xe0>)
 800152a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152c:	4a32      	ldr	r2, [pc, #200]	@ (80015f8 <HAL_InitTick+0xe0>)
 800152e:	f043 0310 	orr.w	r3, r3, #16
 8001532:	6413      	str	r3, [r2, #64]	@ 0x40
 8001534:	4b30      	ldr	r3, [pc, #192]	@ (80015f8 <HAL_InitTick+0xe0>)
 8001536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001538:	f003 0310 	and.w	r3, r3, #16
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001540:	f107 0210 	add.w	r2, r7, #16
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fba8 	bl	8003ca0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001550:	6a3b      	ldr	r3, [r7, #32]
 8001552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001556:	2b00      	cmp	r3, #0
 8001558:	d103      	bne.n	8001562 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800155a:	f002 fb79 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 800155e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001560:	e004      	b.n	800156c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001562:	f002 fb75 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 8001566:	4603      	mov	r3, r0
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800156c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800156e:	4a23      	ldr	r2, [pc, #140]	@ (80015fc <HAL_InitTick+0xe4>)
 8001570:	fba2 2303 	umull	r2, r3, r2, r3
 8001574:	0c9b      	lsrs	r3, r3, #18
 8001576:	3b01      	subs	r3, #1
 8001578:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <HAL_InitTick+0xe8>)
 800157c:	4a21      	ldr	r2, [pc, #132]	@ (8001604 <HAL_InitTick+0xec>)
 800157e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001580:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <HAL_InitTick+0xe8>)
 8001582:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001586:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001588:	4a1d      	ldr	r2, [pc, #116]	@ (8001600 <HAL_InitTick+0xe8>)
 800158a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800158c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800158e:	4b1c      	ldr	r3, [pc, #112]	@ (8001600 <HAL_InitTick+0xe8>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001594:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <HAL_InitTick+0xe8>)
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_InitTick+0xe8>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80015a0:	4817      	ldr	r0, [pc, #92]	@ (8001600 <HAL_InitTick+0xe8>)
 80015a2:	f002 ff9f 	bl	80044e4 <HAL_TIM_Base_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80015ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d11b      	bne.n	80015ec <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015b4:	4812      	ldr	r0, [pc, #72]	@ (8001600 <HAL_InitTick+0xe8>)
 80015b6:	f002 ffed 	bl	8004594 <HAL_TIM_Base_Start_IT>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d111      	bne.n	80015ec <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015c8:	2036      	movs	r0, #54	@ 0x36
 80015ca:	f000 fa49 	bl	8001a60 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b0f      	cmp	r3, #15
 80015d2:	d808      	bhi.n	80015e6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015d4:	2200      	movs	r2, #0
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	2036      	movs	r0, #54	@ 0x36
 80015da:	f000 fa25 	bl	8001a28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <HAL_InitTick+0xf0>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e002      	b.n	80015ec <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3738      	adds	r7, #56	@ 0x38
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40023800 	.word	0x40023800
 80015fc:	431bde83 	.word	0x431bde83
 8001600:	2000032c 	.word	0x2000032c
 8001604:	40001000 	.word	0x40001000
 8001608:	20000004 	.word	0x20000004

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <NMI_Handler+0x4>

08001614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <HardFault_Handler+0x4>

0800161c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <MemManage_Handler+0x4>

08001624 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <BusFault_Handler+0x4>

0800162c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <UsageFault_Handler+0x4>

08001634 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001648:	4802      	ldr	r0, [pc, #8]	@ (8001654 <I2C1_EV_IRQHandler+0x10>)
 800164a:	f000 fddc 	bl	8002206 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200001f4 	.word	0x200001f4

08001658 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800165c:	4802      	ldr	r0, [pc, #8]	@ (8001668 <I2C1_ER_IRQHandler+0x10>)
 800165e:	f000 fdec 	bl	800223a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200001f4 	.word	0x200001f4

0800166c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001670:	4802      	ldr	r0, [pc, #8]	@ (800167c <TIM6_DAC_IRQHandler+0x10>)
 8001672:	f003 f807 	bl	8004684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000032c 	.word	0x2000032c

08001680 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <TIM7_IRQHandler+0x10>)
 8001686:	f002 fffd 	bl	8004684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000248 	.word	0x20000248

08001694 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return 1;
 8001698:	2301      	movs	r3, #1
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_kill>:

int _kill(int pid, int sig)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ae:	f008 f837 	bl	8009720 <__errno>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2216      	movs	r2, #22
 80016b6:	601a      	str	r2, [r3, #0]
  return -1;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_exit>:

void _exit (int status)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7ff ffe7 	bl	80016a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016d6:	bf00      	nop
 80016d8:	e7fd      	b.n	80016d6 <_exit+0x12>

080016da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b086      	sub	sp, #24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	e00a      	b.n	8001702 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016ec:	f3af 8000 	nop.w
 80016f0:	4601      	mov	r1, r0
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	1c5a      	adds	r2, r3, #1
 80016f6:	60ba      	str	r2, [r7, #8]
 80016f8:	b2ca      	uxtb	r2, r1
 80016fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	3301      	adds	r3, #1
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	429a      	cmp	r2, r3
 8001708:	dbf0      	blt.n	80016ec <_read+0x12>
  }

  return len;
 800170a:	687b      	ldr	r3, [r7, #4]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800171c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800173c:	605a      	str	r2, [r3, #4]
  return 0;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_isatty>:

int _isatty(int file)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001754:	2301      	movs	r3, #1
}
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001762:	b480      	push	{r7}
 8001764:	b085      	sub	sp, #20
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001784:	4a14      	ldr	r2, [pc, #80]	@ (80017d8 <_sbrk+0x5c>)
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <_sbrk+0x60>)
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001790:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <_sbrk+0x64>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d102      	bne.n	800179e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001798:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <_sbrk+0x64>)
 800179a:	4a12      	ldr	r2, [pc, #72]	@ (80017e4 <_sbrk+0x68>)
 800179c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d207      	bcs.n	80017bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017ac:	f007 ffb8 	bl	8009720 <__errno>
 80017b0:	4603      	mov	r3, r0
 80017b2:	220c      	movs	r2, #12
 80017b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017ba:	e009      	b.n	80017d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017bc:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <_sbrk+0x64>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017c2:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	4a05      	ldr	r2, [pc, #20]	@ (80017e0 <_sbrk+0x64>)
 80017cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20050000 	.word	0x20050000
 80017dc:	00000400 	.word	0x00000400
 80017e0:	20000378 	.word	0x20000378
 80017e4:	200054c8 	.word	0x200054c8

080017e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ec:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <SystemInit+0x20>)
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017f2:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <SystemInit+0x20>)
 80017f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800180c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001844 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001810:	f7ff ffea 	bl	80017e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001814:	480c      	ldr	r0, [pc, #48]	@ (8001848 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001816:	490d      	ldr	r1, [pc, #52]	@ (800184c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001818:	4a0d      	ldr	r2, [pc, #52]	@ (8001850 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800181c:	e002      	b.n	8001824 <LoopCopyDataInit>

0800181e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800181e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001822:	3304      	adds	r3, #4

08001824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001828:	d3f9      	bcc.n	800181e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800182a:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800182c:	4c0a      	ldr	r4, [pc, #40]	@ (8001858 <LoopFillZerobss+0x22>)
  movs r3, #0
 800182e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001830:	e001      	b.n	8001836 <LoopFillZerobss>

08001832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001834:	3204      	adds	r2, #4

08001836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001838:	d3fb      	bcc.n	8001832 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800183a:	f007 ff77 	bl	800972c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800183e:	f7ff fb8b 	bl	8000f58 <main>
  bx  lr    
 8001842:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001844:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800184c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001850:	0800ba24 	.word	0x0800ba24
  ldr r2, =_sbss
 8001854:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001858:	200054c8 	.word	0x200054c8

0800185c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800185c:	e7fe      	b.n	800185c <ADC_IRQHandler>

0800185e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001862:	2003      	movs	r0, #3
 8001864:	f000 f8d5 	bl	8001a12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001868:	200f      	movs	r0, #15
 800186a:	f7ff fe55 	bl	8001518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800186e:	f7ff fd35 	bl	80012dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_IncTick+0x20>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_IncTick+0x24>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a04      	ldr	r2, [pc, #16]	@ (800189c <HAL_IncTick+0x24>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000008 	.word	0x20000008
 800189c:	2000037c 	.word	0x2000037c

080018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b03      	ldr	r3, [pc, #12]	@ (80018b4 <HAL_GetTick+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	2000037c 	.word	0x2000037c

080018b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c8:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <__NVIC_SetPriorityGrouping+0x40>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d4:	4013      	ands	r3, r2
 80018d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018e0:	4b06      	ldr	r3, [pc, #24]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e6:	4a04      	ldr	r2, [pc, #16]	@ (80018f8 <__NVIC_SetPriorityGrouping+0x40>)
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	60d3      	str	r3, [r2, #12]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00
 80018fc:	05fa0000 	.word	0x05fa0000

08001900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4b04      	ldr	r3, [pc, #16]	@ (8001918 <__NVIC_GetPriorityGrouping+0x18>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	0a1b      	lsrs	r3, r3, #8
 800190a:	f003 0307 	and.w	r3, r3, #7
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	2b00      	cmp	r3, #0
 800192c:	db0b      	blt.n	8001946 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	f003 021f 	and.w	r2, r3, #31
 8001934:	4907      	ldr	r1, [pc, #28]	@ (8001954 <__NVIC_EnableIRQ+0x38>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	095b      	lsrs	r3, r3, #5
 800193c:	2001      	movs	r0, #1
 800193e:	fa00 f202 	lsl.w	r2, r0, r2
 8001942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000e100 	.word	0xe000e100

08001958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	db0a      	blt.n	8001982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	490c      	ldr	r1, [pc, #48]	@ (80019a4 <__NVIC_SetPriority+0x4c>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	0112      	lsls	r2, r2, #4
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	440b      	add	r3, r1
 800197c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001980:	e00a      	b.n	8001998 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4908      	ldr	r1, [pc, #32]	@ (80019a8 <__NVIC_SetPriority+0x50>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	3b04      	subs	r3, #4
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	440b      	add	r3, r1
 8001996:	761a      	strb	r2, [r3, #24]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000e100 	.word	0xe000e100
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	@ 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f1c3 0307 	rsb	r3, r3, #7
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	bf28      	it	cs
 80019ca:	2304      	movcs	r3, #4
 80019cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3304      	adds	r3, #4
 80019d2:	2b06      	cmp	r3, #6
 80019d4:	d902      	bls.n	80019dc <NVIC_EncodePriority+0x30>
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3b03      	subs	r3, #3
 80019da:	e000      	b.n	80019de <NVIC_EncodePriority+0x32>
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43da      	mvns	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	401a      	ands	r2, r3
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	43d9      	mvns	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	4313      	orrs	r3, r2
         );
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3724      	adds	r7, #36	@ 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ff4c 	bl	80018b8 <__NVIC_SetPriorityGrouping>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
 8001a34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a3a:	f7ff ff61 	bl	8001900 <__NVIC_GetPriorityGrouping>
 8001a3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	68b9      	ldr	r1, [r7, #8]
 8001a44:	6978      	ldr	r0, [r7, #20]
 8001a46:	f7ff ffb1 	bl	80019ac <NVIC_EncodePriority>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a50:	4611      	mov	r1, r2
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff ff80 	bl	8001958 <__NVIC_SetPriority>
}
 8001a58:	bf00      	nop
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff ff54 	bl	800191c <__NVIC_EnableIRQ>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d004      	beq.n	8001a9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2280      	movs	r2, #128	@ 0x80
 8001a94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00c      	b.n	8001ab4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2205      	movs	r2, #5
 8001a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 0201 	bic.w	r2, r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ace:	b2db      	uxtb	r3, r3
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
 8001afa:	e175      	b.n	8001de8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001afc:	2201      	movs	r2, #1
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	f040 8164 	bne.w	8001de2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d005      	beq.n	8001b32 <HAL_GPIO_Init+0x56>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d130      	bne.n	8001b94 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43db      	mvns	r3, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4013      	ands	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b68:	2201      	movs	r2, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4013      	ands	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	f003 0201 	and.w	r2, r3, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d017      	beq.n	8001bd0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	2203      	movs	r2, #3
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d123      	bne.n	8001c24 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	08da      	lsrs	r2, r3, #3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3208      	adds	r2, #8
 8001be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	220f      	movs	r2, #15
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	691a      	ldr	r2, [r3, #16]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	08da      	lsrs	r2, r3, #3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3208      	adds	r2, #8
 8001c1e:	69b9      	ldr	r1, [r7, #24]
 8001c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f003 0203 	and.w	r2, r3, #3
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 80be 	beq.w	8001de2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c66:	4b66      	ldr	r3, [pc, #408]	@ (8001e00 <HAL_GPIO_Init+0x324>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6a:	4a65      	ldr	r2, [pc, #404]	@ (8001e00 <HAL_GPIO_Init+0x324>)
 8001c6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c72:	4b63      	ldr	r3, [pc, #396]	@ (8001e00 <HAL_GPIO_Init+0x324>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c7e:	4a61      	ldr	r2, [pc, #388]	@ (8001e04 <HAL_GPIO_Init+0x328>)
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	089b      	lsrs	r3, r3, #2
 8001c84:	3302      	adds	r3, #2
 8001c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	220f      	movs	r2, #15
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a58      	ldr	r2, [pc, #352]	@ (8001e08 <HAL_GPIO_Init+0x32c>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d037      	beq.n	8001d1a <HAL_GPIO_Init+0x23e>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a57      	ldr	r2, [pc, #348]	@ (8001e0c <HAL_GPIO_Init+0x330>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d031      	beq.n	8001d16 <HAL_GPIO_Init+0x23a>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a56      	ldr	r2, [pc, #344]	@ (8001e10 <HAL_GPIO_Init+0x334>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d02b      	beq.n	8001d12 <HAL_GPIO_Init+0x236>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a55      	ldr	r2, [pc, #340]	@ (8001e14 <HAL_GPIO_Init+0x338>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d025      	beq.n	8001d0e <HAL_GPIO_Init+0x232>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a54      	ldr	r2, [pc, #336]	@ (8001e18 <HAL_GPIO_Init+0x33c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01f      	beq.n	8001d0a <HAL_GPIO_Init+0x22e>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a53      	ldr	r2, [pc, #332]	@ (8001e1c <HAL_GPIO_Init+0x340>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d019      	beq.n	8001d06 <HAL_GPIO_Init+0x22a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a52      	ldr	r2, [pc, #328]	@ (8001e20 <HAL_GPIO_Init+0x344>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_GPIO_Init+0x226>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a51      	ldr	r2, [pc, #324]	@ (8001e24 <HAL_GPIO_Init+0x348>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00d      	beq.n	8001cfe <HAL_GPIO_Init+0x222>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a50      	ldr	r2, [pc, #320]	@ (8001e28 <HAL_GPIO_Init+0x34c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d007      	beq.n	8001cfa <HAL_GPIO_Init+0x21e>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4f      	ldr	r2, [pc, #316]	@ (8001e2c <HAL_GPIO_Init+0x350>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d101      	bne.n	8001cf6 <HAL_GPIO_Init+0x21a>
 8001cf2:	2309      	movs	r3, #9
 8001cf4:	e012      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001cf6:	230a      	movs	r3, #10
 8001cf8:	e010      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001cfa:	2308      	movs	r3, #8
 8001cfc:	e00e      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001cfe:	2307      	movs	r3, #7
 8001d00:	e00c      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d02:	2306      	movs	r3, #6
 8001d04:	e00a      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d06:	2305      	movs	r3, #5
 8001d08:	e008      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e004      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d12:	2302      	movs	r3, #2
 8001d14:	e002      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d16:	2301      	movs	r3, #1
 8001d18:	e000      	b.n	8001d1c <HAL_GPIO_Init+0x240>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	69fa      	ldr	r2, [r7, #28]
 8001d1e:	f002 0203 	and.w	r2, r2, #3
 8001d22:	0092      	lsls	r2, r2, #2
 8001d24:	4093      	lsls	r3, r2
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d2c:	4935      	ldr	r1, [pc, #212]	@ (8001e04 <HAL_GPIO_Init+0x328>)
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	089b      	lsrs	r3, r3, #2
 8001d32:	3302      	adds	r3, #2
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d5e:	4a34      	ldr	r2, [pc, #208]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d64:	4b32      	ldr	r3, [pc, #200]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d88:	4a29      	ldr	r2, [pc, #164]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d8e:	4b28      	ldr	r3, [pc, #160]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001db2:	4a1f      	ldr	r2, [pc, #124]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001db8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ddc:	4a14      	ldr	r2, [pc, #80]	@ (8001e30 <HAL_GPIO_Init+0x354>)
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3301      	adds	r3, #1
 8001de6:	61fb      	str	r3, [r7, #28]
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	2b0f      	cmp	r3, #15
 8001dec:	f67f ae86 	bls.w	8001afc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001df0:	bf00      	nop
 8001df2:	bf00      	nop
 8001df4:	3724      	adds	r7, #36	@ 0x24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40013800 	.word	0x40013800
 8001e08:	40020000 	.word	0x40020000
 8001e0c:	40020400 	.word	0x40020400
 8001e10:	40020800 	.word	0x40020800
 8001e14:	40020c00 	.word	0x40020c00
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40021400 	.word	0x40021400
 8001e20:	40021800 	.word	0x40021800
 8001e24:	40021c00 	.word	0x40021c00
 8001e28:	40022000 	.word	0x40022000
 8001e2c:	40022400 	.word	0x40022400
 8001e30:	40013c00 	.word	0x40013c00

08001e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e08b      	b.n	8001f5e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d106      	bne.n	8001e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fa66 	bl	800132c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2224      	movs	r2, #36	@ 0x24
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0201 	bic.w	r2, r2, #1
 8001e76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685a      	ldr	r2, [r3, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d107      	bne.n	8001eae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	e006      	b.n	8001ebc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001eba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d108      	bne.n	8001ed6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	e007      	b.n	8001ee6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ee4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6859      	ldr	r1, [r3, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <HAL_I2C_Init+0x134>)
 8001ef2:	430b      	orrs	r3, r1
 8001ef4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68da      	ldr	r2, [r3, #12]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691a      	ldr	r2, [r3, #16]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69d9      	ldr	r1, [r3, #28]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a1a      	ldr	r2, [r3, #32]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	02008000 	.word	0x02008000

08001f6c <HAL_I2C_Slave_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af02      	add	r7, sp, #8
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t tmpXferCount;
  HAL_StatusTypeDef error;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b20      	cmp	r3, #32
 8001f86:	f040 8139 	bne.w	80021fc <HAL_I2C_Slave_Transmit+0x290>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <HAL_I2C_Slave_Transmit+0x2a>
 8001f90:	88fb      	ldrh	r3, [r7, #6]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <HAL_I2C_Slave_Transmit+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f9c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e12d      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_I2C_Slave_Transmit+0x44>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e126      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fb8:	f7ff fc72 	bl	80018a0 <HAL_GetTick>
 8001fbc:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2221      	movs	r2, #33	@ 0x21
 8001fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	88fa      	ldrh	r2, [r7, #6]
 8001fde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ff4:	605a      	str	r2, [r3, #4]

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ffe:	d111      	bne.n	8002024 <HAL_I2C_Slave_Transmit+0xb8>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002004:	781a      	ldrb	r2, [r3, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800201a:	b29b      	uxth	r3, r3
 800201c:	3b01      	subs	r3, #1
 800201e:	b29a      	uxth	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	2200      	movs	r2, #0
 800202c:	2108      	movs	r1, #8
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f000 fea3 	bl	8002d7a <I2C_WaitOnFlagUntilTimeout>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00c      	beq.n	8002054 <HAL_I2C_Slave_Transmit+0xe8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002048:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 fe53 	bl	8002cf6 <I2C_Flush_TXDR>

      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0d4      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2208      	movs	r2, #8
 800205a:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	2b02      	cmp	r3, #2
 8002062:	d11b      	bne.n	800209c <HAL_I2C_Slave_Transmit+0x130>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	2108      	movs	r1, #8
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 fe83 	bl	8002d7a <I2C_WaitOnFlagUntilTimeout>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00c      	beq.n	8002094 <HAL_I2C_Slave_Transmit+0x128>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002088:	605a      	str	r2, [r3, #4]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	f000 fe33 	bl	8002cf6 <I2C_Flush_TXDR>

        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0b4      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2208      	movs	r2, #8
 800209a:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 fe66 	bl	8002d7a <I2C_WaitOnFlagUntilTimeout>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d030      	beq.n	8002116 <HAL_I2C_Slave_Transmit+0x1aa>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020c2:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f000 fe16 	bl	8002cf6 <I2C_Flush_TXDR>

      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e097      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	6839      	ldr	r1, [r7, #0]
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 feaa 	bl	8002e2c <I2C_WaitOnTXISFlagUntilTimeout>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d009      	beq.n	80020f2 <HAL_I2C_Slave_Transmit+0x186>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020ec:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e085      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f6:	781a      	ldrb	r2, [r3, #0]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800210c:	b29b      	uxth	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b29a      	uxth	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferCount > 0U)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800211a:	b29b      	uxth	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1d6      	bne.n	80020ce <HAL_I2C_Slave_Transmit+0x162>
    }

    /* Wait until AF flag is set */
    error = I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart);
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	9300      	str	r3, [sp, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	2110      	movs	r1, #16
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 fe25 	bl	8002d7a <I2C_WaitOnFlagUntilTimeout>
 8002130:	4603      	mov	r3, r0
 8002132:	74fb      	strb	r3, [r7, #19]

    if (error != HAL_OK)
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d017      	beq.n	800216a <HAL_I2C_Slave_Transmit+0x1fe>
    {
      /* Check that I2C transfer finished */
      /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
      /* Mean XferCount == 0 */

      tmpXferCount = hi2c->XferCount;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213e:	823b      	strh	r3, [r7, #16]
      if ((hi2c->ErrorCode == HAL_I2C_ERROR_AF) && (tmpXferCount == 0U))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002144:	2b04      	cmp	r3, #4
 8002146:	d106      	bne.n	8002156 <HAL_I2C_Slave_Transmit+0x1ea>
 8002148:	8a3b      	ldrh	r3, [r7, #16]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d103      	bne.n	8002156 <HAL_I2C_Slave_Transmit+0x1ea>
      {
        /* Reset ErrorCode to NONE */
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	645a      	str	r2, [r3, #68]	@ 0x44
 8002154:	e026      	b.n	80021a4 <HAL_I2C_Slave_Transmit+0x238>
      }
      else
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002164:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e049      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
      }
    }
    else
    {
      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 fdc3 	bl	8002cf6 <I2C_Flush_TXDR>

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2210      	movs	r2, #16
 8002176:	61da      	str	r2, [r3, #28]

      /* Wait until STOP flag is set */
      if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	6839      	ldr	r1, [r7, #0]
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 fe9c 	bl	8002eba <I2C_WaitOnSTOPFlagUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d009      	beq.n	800219c <HAL_I2C_Slave_Transmit+0x230>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002196:	605a      	str	r2, [r3, #4]

        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e030      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear STOP flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2220      	movs	r2, #32
 80021a2:	61da      	str	r2, [r3, #28]
    }

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	f000 fde2 	bl	8002d7a <I2C_WaitOnFlagUntilTimeout>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d009      	beq.n	80021d0 <HAL_I2C_Slave_Transmit+0x264>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021ca:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e016      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021de:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	e000      	b.n	80021fe <HAL_I2C_Slave_Transmit+0x292>
  }
  else
  {
    return HAL_BUSY;
 80021fc:	2302      	movs	r3, #2
  }
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	68f9      	ldr	r1, [r7, #12]
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	4798      	blx	r3
  }
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b086      	sub	sp, #24
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	0a1b      	lsrs	r3, r3, #8
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d010      	beq.n	8002280 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	09db      	lsrs	r3, r3, #7
 8002262:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00a      	beq.n	8002280 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	f043 0201 	orr.w	r2, r3, #1
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800227e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	0a9b      	lsrs	r3, r3, #10
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d010      	beq.n	80022ae <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	09db      	lsrs	r3, r3, #7
 8002290:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00a      	beq.n	80022ae <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229c:	f043 0208 	orr.w	r2, r3, #8
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022ac:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	0a5b      	lsrs	r3, r3, #9
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d010      	beq.n	80022dc <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	09db      	lsrs	r3, r3, #7
 80022be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ca:	f043 0202 	orr.w	r2, r3, #2
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022da:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f003 030b 	and.w	r3, r3, #11
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80022ec:	68f9      	ldr	r1, [r7, #12]
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fbea 	bl	8002ac8 <I2C_ITError>
  }
}
 80022f4:	bf00      	nop
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	70fb      	strb	r3, [r7, #3]
 8002330:	4613      	mov	r3, r2
 8002332:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002398:	2b01      	cmp	r3, #1
 800239a:	d101      	bne.n	80023a0 <I2C_Slave_ISR_IT+0x24>
 800239c:	2302      	movs	r3, #2
 800239e:	e0ed      	b.n	800257c <I2C_Slave_ISR_IT+0x200>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00a      	beq.n	80023ca <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d004      	beq.n	80023ca <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80023c0:	6939      	ldr	r1, [r7, #16]
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f000 f9c0 	bl	8002748 <I2C_ITSlaveCplt>
 80023c8:	e0d3      	b.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d04d      	beq.n	8002472 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d047      	beq.n	8002472 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d128      	bne.n	800243e <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	2b28      	cmp	r3, #40	@ 0x28
 80023f6:	d108      	bne.n	800240a <I2C_Slave_ISR_IT+0x8e>
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80023fe:	d104      	bne.n	800240a <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002400:	6939      	ldr	r1, [r7, #16]
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 fb0a 	bl	8002a1c <I2C_ITListenCplt>
 8002408:	e032      	b.n	8002470 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b29      	cmp	r3, #41	@ 0x29
 8002414:	d10e      	bne.n	8002434 <I2C_Slave_ISR_IT+0xb8>
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800241c:	d00a      	beq.n	8002434 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2210      	movs	r2, #16
 8002424:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f000 fc65 	bl	8002cf6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 f92d 	bl	800268c <I2C_ITSlaveSeqCplt>
 8002432:	e01d      	b.n	8002470 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2210      	movs	r2, #16
 800243a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800243c:	e096      	b.n	800256c <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2210      	movs	r2, #16
 8002444:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244a:	f043 0204 	orr.w	r2, r3, #4
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d004      	beq.n	8002462 <I2C_Slave_ISR_IT+0xe6>
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800245e:	f040 8085 	bne.w	800256c <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002466:	4619      	mov	r1, r3
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 fb2d 	bl	8002ac8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800246e:	e07d      	b.n	800256c <I2C_Slave_ISR_IT+0x1f0>
 8002470:	e07c      	b.n	800256c <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	089b      	lsrs	r3, r3, #2
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d030      	beq.n	80024e0 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	089b      	lsrs	r3, r3, #2
 8002482:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002486:	2b00      	cmp	r3, #0
 8002488:	d02a      	beq.n	80024e0 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800248e:	b29b      	uxth	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d018      	beq.n	80024c6 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249e:	b2d2      	uxtb	r2, r2
 80024a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b0:	3b01      	subs	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024bc:	b29b      	uxth	r3, r3
 80024be:	3b01      	subs	r3, #1
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d14f      	bne.n	8002570 <I2C_Slave_ISR_IT+0x1f4>
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024d6:	d04b      	beq.n	8002570 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f000 f8d7 	bl	800268c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80024de:	e047      	b.n	8002570 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	08db      	lsrs	r3, r3, #3
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00a      	beq.n	8002502 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	08db      	lsrs	r3, r3, #3
 80024f0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d004      	beq.n	8002502 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80024f8:	6939      	ldr	r1, [r7, #16]
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 f842 	bl	8002584 <I2C_ITAddrCplt>
 8002500:	e037      	b.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d031      	beq.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	085b      	lsrs	r3, r3, #1
 8002512:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002516:	2b00      	cmp	r3, #0
 8002518:	d02b      	beq.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800251e:	b29b      	uxth	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d018      	beq.n	8002556 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	781a      	ldrb	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253e:	b29b      	uxth	r3, r3
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800254c:	3b01      	subs	r3, #1
 800254e:	b29a      	uxth	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002554:	e00d      	b.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800255c:	d002      	beq.n	8002564 <I2C_Slave_ISR_IT+0x1e8>
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d106      	bne.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f891 	bl	800268c <I2C_ITSlaveSeqCplt>
 800256a:	e002      	b.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800256c:	bf00      	nop
 800256e:	e000      	b.n	8002572 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8002570:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002594:	b2db      	uxtb	r3, r3
 8002596:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800259a:	2b28      	cmp	r3, #40	@ 0x28
 800259c:	d16a      	bne.n	8002674 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	0c1b      	lsrs	r3, r3, #16
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	0c1b      	lsrs	r3, r3, #16
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80025bc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025ca:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80025d8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d138      	bne.n	8002654 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80025e2:	897b      	ldrh	r3, [r7, #10]
 80025e4:	09db      	lsrs	r3, r3, #7
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	89bb      	ldrh	r3, [r7, #12]
 80025ea:	4053      	eors	r3, r2
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	f003 0306 	and.w	r3, r3, #6
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11c      	bne.n	8002630 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80025f6:	897b      	ldrh	r3, [r7, #10]
 80025f8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002608:	2b02      	cmp	r3, #2
 800260a:	d13b      	bne.n	8002684 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2208      	movs	r2, #8
 8002618:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002622:	89ba      	ldrh	r2, [r7, #12]
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	4619      	mov	r1, r3
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff fe7b 	bl	8002324 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800262e:	e029      	b.n	8002684 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002630:	893b      	ldrh	r3, [r7, #8]
 8002632:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002634:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 fd61 	bl	8003100 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002646:	89ba      	ldrh	r2, [r7, #12]
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	4619      	mov	r1, r3
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f7ff fe69 	bl	8002324 <HAL_I2C_AddrCallback>
}
 8002652:	e017      	b.n	8002684 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002654:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fd51 	bl	8003100 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002666:	89ba      	ldrh	r2, [r7, #12]
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	4619      	mov	r1, r3
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff fe59 	bl	8002324 <HAL_I2C_AddrCallback>
}
 8002672:	e007      	b.n	8002684 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2208      	movs	r2, #8
 800267a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002684:	bf00      	nop
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	0b9b      	lsrs	r3, r3, #14
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	e00d      	b.n	80026de <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	0bdb      	lsrs	r3, r3, #15
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d007      	beq.n	80026de <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b29      	cmp	r3, #41	@ 0x29
 80026e8:	d112      	bne.n	8002710 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2228      	movs	r2, #40	@ 0x28
 80026ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2221      	movs	r2, #33	@ 0x21
 80026f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80026f8:	2101      	movs	r1, #1
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 fd00 	bl	8003100 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff fdf7 	bl	80022fc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800270e:	e017      	b.n	8002740 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b2a      	cmp	r3, #42	@ 0x2a
 800271a:	d111      	bne.n	8002740 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2228      	movs	r2, #40	@ 0x28
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2222      	movs	r2, #34	@ 0x22
 8002728:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800272a:	2102      	movs	r1, #2
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 fce7 	bl	8003100 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f7ff fde8 	bl	8002310 <HAL_I2C_SlaveRxCpltCallback>
}
 8002740:	bf00      	nop
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002762:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800276a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2220      	movs	r2, #32
 8002772:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002774:	7afb      	ldrb	r3, [r7, #11]
 8002776:	2b21      	cmp	r3, #33	@ 0x21
 8002778:	d002      	beq.n	8002780 <I2C_ITSlaveCplt+0x38>
 800277a:	7afb      	ldrb	r3, [r7, #11]
 800277c:	2b29      	cmp	r3, #41	@ 0x29
 800277e:	d108      	bne.n	8002792 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002780:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 fcbb 	bl	8003100 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2221      	movs	r2, #33	@ 0x21
 800278e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002790:	e019      	b.n	80027c6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002792:	7afb      	ldrb	r3, [r7, #11]
 8002794:	2b22      	cmp	r3, #34	@ 0x22
 8002796:	d002      	beq.n	800279e <I2C_ITSlaveCplt+0x56>
 8002798:	7afb      	ldrb	r3, [r7, #11]
 800279a:	2b2a      	cmp	r3, #42	@ 0x2a
 800279c:	d108      	bne.n	80027b0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800279e:	f248 0102 	movw	r1, #32770	@ 0x8002
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fcac 	bl	8003100 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2222      	movs	r2, #34	@ 0x22
 80027ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ae:	e00a      	b.n	80027c6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80027b0:	7afb      	ldrb	r3, [r7, #11]
 80027b2:	2b28      	cmp	r3, #40	@ 0x28
 80027b4:	d107      	bne.n	80027c6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80027b6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 fca0 	bl	8003100 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027d4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4b8c      	ldr	r3, [pc, #560]	@ (8002a14 <I2C_ITSlaveCplt+0x2cc>)
 80027e2:	400b      	ands	r3, r1
 80027e4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa85 	bl	8002cf6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	0b9b      	lsrs	r3, r3, #14
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d013      	beq.n	8002820 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002806:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800280c:	2b00      	cmp	r3, #0
 800280e:	d020      	beq.n	8002852 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	b29a      	uxth	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800281e:	e018      	b.n	8002852 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	0bdb      	lsrs	r3, r3, #15
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d012      	beq.n	8002852 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800283a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002840:	2b00      	cmp	r3, #0
 8002842:	d006      	beq.n	8002852 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	b29a      	uxth	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	089b      	lsrs	r3, r3, #2
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d020      	beq.n	80028a0 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f023 0304 	bic.w	r3, r3, #4
 8002864:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00c      	beq.n	80028a0 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	f043 0204 	orr.w	r2, r3, #4
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	091b      	lsrs	r3, r3, #4
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d04a      	beq.n	8002958 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d044      	beq.n	8002958 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d128      	bne.n	800292a <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b28      	cmp	r3, #40	@ 0x28
 80028e2:	d108      	bne.n	80028f6 <I2C_ITSlaveCplt+0x1ae>
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028ea:	d104      	bne.n	80028f6 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80028ec:	6979      	ldr	r1, [r7, #20]
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f894 	bl	8002a1c <I2C_ITListenCplt>
 80028f4:	e030      	b.n	8002958 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b29      	cmp	r3, #41	@ 0x29
 8002900:	d10e      	bne.n	8002920 <I2C_ITSlaveCplt+0x1d8>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002908:	d00a      	beq.n	8002920 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2210      	movs	r2, #16
 8002910:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f9ef 	bl	8002cf6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff feb7 	bl	800268c <I2C_ITSlaveSeqCplt>
 800291e:	e01b      	b.n	8002958 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2210      	movs	r2, #16
 8002926:	61da      	str	r2, [r3, #28]
 8002928:	e016      	b.n	8002958 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2210      	movs	r2, #16
 8002930:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002936:	f043 0204 	orr.w	r2, r3, #4
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <I2C_ITSlaveCplt+0x204>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800294a:	d105      	bne.n	8002958 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002950:	4619      	mov	r1, r3
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f8b8 	bl	8002ac8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296a:	2b00      	cmp	r3, #0
 800296c:	d010      	beq.n	8002990 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002972:	4619      	mov	r1, r3
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f8a7 	bl	8002ac8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b28      	cmp	r3, #40	@ 0x28
 8002984:	d141      	bne.n	8002a0a <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002986:	6979      	ldr	r1, [r7, #20]
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f847 	bl	8002a1c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800298e:	e03c      	b.n	8002a0a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002994:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002998:	d014      	beq.n	80029c4 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7ff fe76 	bl	800268c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a1d      	ldr	r2, [pc, #116]	@ (8002a18 <I2C_ITSlaveCplt+0x2d0>)
 80029a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff fcbf 	bl	8002340 <HAL_I2C_ListenCpltCallback>
}
 80029c2:	e022      	b.n	8002a0a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b22      	cmp	r3, #34	@ 0x22
 80029ce:	d10e      	bne.n	80029ee <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7ff fc92 	bl	8002310 <HAL_I2C_SlaveRxCpltCallback>
}
 80029ec:	e00d      	b.n	8002a0a <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff fc79 	bl	80022fc <HAL_I2C_SlaveTxCpltCallback>
}
 8002a0a:	bf00      	nop
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	fe00e800 	.word	0xfe00e800
 8002a18:	ffff0000 	.word	0xffff0000

08002a1c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a26      	ldr	r2, [pc, #152]	@ (8002ac4 <I2C_ITListenCplt+0xa8>)
 8002a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d022      	beq.n	8002a9a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a66:	1c5a      	adds	r2, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d012      	beq.n	8002a9a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	3b01      	subs	r3, #1
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a92:	f043 0204 	orr.w	r2, r3, #4
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002a9a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fb2e 	bl	8003100 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2210      	movs	r2, #16
 8002aaa:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff fc43 	bl	8002340 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	ffff0000 	.word	0xffff0000

08002ac8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ad8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a6d      	ldr	r2, [pc, #436]	@ (8002c9c <I2C_ITError+0x1d4>)
 8002ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	2b28      	cmp	r3, #40	@ 0x28
 8002afe:	d005      	beq.n	8002b0c <I2C_ITError+0x44>
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2b29      	cmp	r3, #41	@ 0x29
 8002b04:	d002      	beq.n	8002b0c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002b06:	7bfb      	ldrb	r3, [r7, #15]
 8002b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b0a:	d10b      	bne.n	8002b24 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b0c:	2103      	movs	r1, #3
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 faf6 	bl	8003100 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2228      	movs	r2, #40	@ 0x28
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a60      	ldr	r2, [pc, #384]	@ (8002ca0 <I2C_ITError+0x1d8>)
 8002b20:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b22:	e030      	b.n	8002b86 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b24:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f000 fae9 	bl	8003100 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f8e1 	bl	8002cf6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b60      	cmp	r3, #96	@ 0x60
 8002b3e:	d01f      	beq.n	8002b80 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b20      	cmp	r3, #32
 8002b54:	d114      	bne.n	8002b80 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b10      	cmp	r3, #16
 8002b62:	d109      	bne.n	8002b78 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2210      	movs	r2, #16
 8002b6a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b70:	f043 0204 	orr.w	r2, r3, #4
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d039      	beq.n	8002c08 <I2C_ITError+0x140>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b11      	cmp	r3, #17
 8002b98:	d002      	beq.n	8002ba0 <I2C_ITError+0xd8>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2b21      	cmp	r3, #33	@ 0x21
 8002b9e:	d133      	bne.n	8002c08 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002baa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bae:	d107      	bne.n	8002bc0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002bbe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fe ff7b 	bl	8001ac0 <HAL_DMA_GetState>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d017      	beq.n	8002c00 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd4:	4a33      	ldr	r2, [pc, #204]	@ (8002ca4 <I2C_ITError+0x1dc>)
 8002bd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe ff49 	bl	8001a7c <HAL_DMA_Abort_IT>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d04d      	beq.n	8002c8c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bfa:	4610      	mov	r0, r2
 8002bfc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bfe:	e045      	b.n	8002c8c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f851 	bl	8002ca8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002c06:	e041      	b.n	8002c8c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d039      	beq.n	8002c84 <I2C_ITError+0x1bc>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b12      	cmp	r3, #18
 8002c14:	d002      	beq.n	8002c1c <I2C_ITError+0x154>
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	2b22      	cmp	r3, #34	@ 0x22
 8002c1a:	d133      	bne.n	8002c84 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c2a:	d107      	bne.n	8002c3c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c3a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe ff3d 	bl	8001ac0 <HAL_DMA_GetState>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d017      	beq.n	8002c7c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c50:	4a14      	ldr	r2, [pc, #80]	@ (8002ca4 <I2C_ITError+0x1dc>)
 8002c52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe ff0b 	bl	8001a7c <HAL_DMA_Abort_IT>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d011      	beq.n	8002c90 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c76:	4610      	mov	r0, r2
 8002c78:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c7a:	e009      	b.n	8002c90 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f813 	bl	8002ca8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c82:	e005      	b.n	8002c90 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f80f 	bl	8002ca8 <I2C_TreatErrorCallback>
  }
}
 8002c8a:	e002      	b.n	8002c92 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002c8c:	bf00      	nop
 8002c8e:	e000      	b.n	8002c92 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c90:	bf00      	nop
}
 8002c92:	bf00      	nop
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	ffff0000 	.word	0xffff0000
 8002ca0:	0800237d 	.word	0x0800237d
 8002ca4:	08002d3f 	.word	0x08002d3f

08002ca8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b60      	cmp	r3, #96	@ 0x60
 8002cba:	d10e      	bne.n	8002cda <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff fb48 	bl	8002368 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002cd8:	e009      	b.n	8002cee <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff fb33 	bl	8002354 <HAL_I2C_ErrorCallback>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d103      	bne.n	8002d14 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2200      	movs	r2, #0
 8002d12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d007      	beq.n	8002d32 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	699a      	ldr	r2, [r3, #24]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f042 0201 	orr.w	r2, r2, #1
 8002d30:	619a      	str	r2, [r3, #24]
  }
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b084      	sub	sp, #16
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d58:	2200      	movs	r2, #0
 8002d5a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d68:	2200      	movs	r2, #0
 8002d6a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f7ff ff9b 	bl	8002ca8 <I2C_TreatErrorCallback>
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b084      	sub	sp, #16
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	603b      	str	r3, [r7, #0]
 8002d86:	4613      	mov	r3, r2
 8002d88:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d8a:	e03b      	b.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	6839      	ldr	r1, [r7, #0]
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 f8d5 	bl	8002f40 <I2C_IsErrorOccurred>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e041      	b.n	8002e24 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002da6:	d02d      	beq.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da8:	f7fe fd7a 	bl	80018a0 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d302      	bcc.n	8002dbe <I2C_WaitOnFlagUntilTimeout+0x44>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d122      	bne.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699a      	ldr	r2, [r3, #24]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	bf0c      	ite	eq
 8002dce:	2301      	moveq	r3, #1
 8002dd0:	2300      	movne	r3, #0
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d113      	bne.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2220      	movs	r2, #32
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e00f      	b.n	8002e24 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699a      	ldr	r2, [r3, #24]
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d0b4      	beq.n	8002d8c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e38:	e033      	b.n	8002ea2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f87e 	bl	8002f40 <I2C_IsErrorOccurred>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e031      	b.n	8002eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e54:	d025      	beq.n	8002ea2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e56:	f7fe fd23 	bl	80018a0 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d302      	bcc.n	8002e6c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d11a      	bne.n	8002ea2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d013      	beq.n	8002ea2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7e:	f043 0220 	orr.w	r2, r3, #32
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e007      	b.n	8002eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d1c4      	bne.n	8002e3a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b084      	sub	sp, #16
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	60f8      	str	r0, [r7, #12]
 8002ec2:	60b9      	str	r1, [r7, #8]
 8002ec4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ec6:	e02f      	b.n	8002f28 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	68b9      	ldr	r1, [r7, #8]
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f837 	bl	8002f40 <I2C_IsErrorOccurred>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e02d      	b.n	8002f38 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002edc:	f7fe fce0 	bl	80018a0 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d302      	bcc.n	8002ef2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d11a      	bne.n	8002f28 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d013      	beq.n	8002f28 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f04:	f043 0220 	orr.w	r2, r3, #32
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e007      	b.n	8002f38 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	d1c8      	bne.n	8002ec8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08a      	sub	sp, #40	@ 0x28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	f003 0310 	and.w	r3, r3, #16
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d068      	beq.n	800303e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2210      	movs	r2, #16
 8002f72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f74:	e049      	b.n	800300a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f7c:	d045      	beq.n	800300a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f7e:	f7fe fc8f 	bl	80018a0 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d302      	bcc.n	8002f94 <I2C_IsErrorOccurred+0x54>
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d13a      	bne.n	800300a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fa6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fb6:	d121      	bne.n	8002ffc <I2C_IsErrorOccurred+0xbc>
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fbe:	d01d      	beq.n	8002ffc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002fc0:	7cfb      	ldrb	r3, [r7, #19]
 8002fc2:	2b20      	cmp	r3, #32
 8002fc4:	d01a      	beq.n	8002ffc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fd4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002fd6:	f7fe fc63 	bl	80018a0 <HAL_GetTick>
 8002fda:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fdc:	e00e      	b.n	8002ffc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002fde:	f7fe fc5f 	bl	80018a0 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b19      	cmp	r3, #25
 8002fea:	d907      	bls.n	8002ffc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	f043 0320 	orr.w	r3, r3, #32
 8002ff2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002ffa:	e006      	b.n	800300a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	2b20      	cmp	r3, #32
 8003008:	d1e9      	bne.n	8002fde <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b20      	cmp	r3, #32
 8003016:	d003      	beq.n	8003020 <I2C_IsErrorOccurred+0xe0>
 8003018:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0aa      	beq.n	8002f76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003024:	2b00      	cmp	r3, #0
 8003026:	d103      	bne.n	8003030 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2220      	movs	r2, #32
 800302e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	f043 0304 	orr.w	r3, r3, #4
 8003036:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00b      	beq.n	8003068 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003060:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00b      	beq.n	800308a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	f043 0308 	orr.w	r3, r3, #8
 8003078:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003082:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00b      	beq.n	80030ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	f043 0302 	orr.w	r3, r3, #2
 800309a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d01c      	beq.n	80030ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f7ff fe1e 	bl	8002cf6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6859      	ldr	r1, [r3, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <I2C_IsErrorOccurred+0x1bc>)
 80030c6:	400b      	ands	r3, r1
 80030c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	431a      	orrs	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80030ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3728      	adds	r7, #40	@ 0x28
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	fe00e800 	.word	0xfe00e800

08003100 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	460b      	mov	r3, r1
 800310a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003110:	887b      	ldrh	r3, [r7, #2]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00f      	beq.n	800313a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003120:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003128:	b2db      	uxtb	r3, r3
 800312a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800312e:	2b28      	cmp	r3, #40	@ 0x28
 8003130:	d003      	beq.n	800313a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003138:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800313a:	887b      	ldrh	r3, [r7, #2]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00f      	beq.n	8003164 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800314a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003158:	2b28      	cmp	r3, #40	@ 0x28
 800315a:	d003      	beq.n	8003164 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003162:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003164:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003168:	2b00      	cmp	r3, #0
 800316a:	da03      	bge.n	8003174 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8003172:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003174:	887b      	ldrh	r3, [r7, #2]
 8003176:	2b10      	cmp	r3, #16
 8003178:	d103      	bne.n	8003182 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003180:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	2b20      	cmp	r3, #32
 8003186:	d103      	bne.n	8003190 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f043 0320 	orr.w	r3, r3, #32
 800318e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003190:	887b      	ldrh	r3, [r7, #2]
 8003192:	2b40      	cmp	r3, #64	@ 0x40
 8003194:	d103      	bne.n	800319e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800319c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6819      	ldr	r1, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	43da      	mvns	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]
}
 80031b0:	bf00      	nop
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b20      	cmp	r3, #32
 80031d0:	d138      	bne.n	8003244 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031dc:	2302      	movs	r3, #2
 80031de:	e032      	b.n	8003246 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2224      	movs	r2, #36	@ 0x24
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0201 	bic.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800320e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6819      	ldr	r1, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	e000      	b.n	8003246 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003244:	2302      	movs	r3, #2
  }
}
 8003246:	4618      	mov	r0, r3
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003252:	b480      	push	{r7}
 8003254:	b085      	sub	sp, #20
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
 800325a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b20      	cmp	r3, #32
 8003266:	d139      	bne.n	80032dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003272:	2302      	movs	r3, #2
 8003274:	e033      	b.n	80032de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2224      	movs	r2, #36	@ 0x24
 8003282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032d8:	2300      	movs	r3, #0
 80032da:	e000      	b.n	80032de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032dc:	2302      	movs	r3, #2
  }
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
	...

080032ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80032f6:	4b23      	ldr	r3, [pc, #140]	@ (8003384 <HAL_PWREx_EnableOverDrive+0x98>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	4a22      	ldr	r2, [pc, #136]	@ (8003384 <HAL_PWREx_EnableOverDrive+0x98>)
 80032fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003300:	6413      	str	r3, [r2, #64]	@ 0x40
 8003302:	4b20      	ldr	r3, [pc, #128]	@ (8003384 <HAL_PWREx_EnableOverDrive+0x98>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800330e:	4b1e      	ldr	r3, [pc, #120]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a1d      	ldr	r2, [pc, #116]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003318:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800331a:	f7fe fac1 	bl	80018a0 <HAL_GetTick>
 800331e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003320:	e009      	b.n	8003336 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003322:	f7fe fabd 	bl	80018a0 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003330:	d901      	bls.n	8003336 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e022      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003336:	4b14      	ldr	r3, [pc, #80]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800333e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003342:	d1ee      	bne.n	8003322 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003344:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a0f      	ldr	r2, [pc, #60]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 800334a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800334e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003350:	f7fe faa6 	bl	80018a0 <HAL_GetTick>
 8003354:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003356:	e009      	b.n	800336c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003358:	f7fe faa2 	bl	80018a0 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003366:	d901      	bls.n	800336c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e007      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800336c:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <HAL_PWREx_EnableOverDrive+0x9c>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003378:	d1ee      	bne.n	8003358 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	40007000 	.word	0x40007000

0800338c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003394:	2300      	movs	r3, #0
 8003396:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e291      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 8087 	beq.w	80034be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b0:	4b96      	ldr	r3, [pc, #600]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f003 030c 	and.w	r3, r3, #12
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d00c      	beq.n	80033d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033bc:	4b93      	ldr	r3, [pc, #588]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f003 030c 	and.w	r3, r3, #12
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d112      	bne.n	80033ee <HAL_RCC_OscConfig+0x62>
 80033c8:	4b90      	ldr	r3, [pc, #576]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033d4:	d10b      	bne.n	80033ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d6:	4b8d      	ldr	r3, [pc, #564]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d06c      	beq.n	80034bc <HAL_RCC_OscConfig+0x130>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d168      	bne.n	80034bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e26b      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033f6:	d106      	bne.n	8003406 <HAL_RCC_OscConfig+0x7a>
 80033f8:	4b84      	ldr	r3, [pc, #528]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a83      	ldr	r2, [pc, #524]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80033fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003402:	6013      	str	r3, [r2, #0]
 8003404:	e02e      	b.n	8003464 <HAL_RCC_OscConfig+0xd8>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10c      	bne.n	8003428 <HAL_RCC_OscConfig+0x9c>
 800340e:	4b7f      	ldr	r3, [pc, #508]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a7e      	ldr	r2, [pc, #504]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	4b7c      	ldr	r3, [pc, #496]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a7b      	ldr	r2, [pc, #492]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003424:	6013      	str	r3, [r2, #0]
 8003426:	e01d      	b.n	8003464 <HAL_RCC_OscConfig+0xd8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003430:	d10c      	bne.n	800344c <HAL_RCC_OscConfig+0xc0>
 8003432:	4b76      	ldr	r3, [pc, #472]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a75      	ldr	r2, [pc, #468]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003438:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	4b73      	ldr	r3, [pc, #460]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a72      	ldr	r2, [pc, #456]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003448:	6013      	str	r3, [r2, #0]
 800344a:	e00b      	b.n	8003464 <HAL_RCC_OscConfig+0xd8>
 800344c:	4b6f      	ldr	r3, [pc, #444]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a6e      	ldr	r2, [pc, #440]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003452:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b6c      	ldr	r3, [pc, #432]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a6b      	ldr	r2, [pc, #428]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800345e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d013      	beq.n	8003494 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346c:	f7fe fa18 	bl	80018a0 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003474:	f7fe fa14 	bl	80018a0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b64      	cmp	r3, #100	@ 0x64
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e21f      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003486:	4b61      	ldr	r3, [pc, #388]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d0f0      	beq.n	8003474 <HAL_RCC_OscConfig+0xe8>
 8003492:	e014      	b.n	80034be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003494:	f7fe fa04 	bl	80018a0 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800349c:	f7fe fa00 	bl	80018a0 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b64      	cmp	r3, #100	@ 0x64
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e20b      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ae:	4b57      	ldr	r3, [pc, #348]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f0      	bne.n	800349c <HAL_RCC_OscConfig+0x110>
 80034ba:	e000      	b.n	80034be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d069      	beq.n	800359e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ca:	4b50      	ldr	r3, [pc, #320]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00b      	beq.n	80034ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034d6:	4b4d      	ldr	r3, [pc, #308]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 030c 	and.w	r3, r3, #12
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d11c      	bne.n	800351c <HAL_RCC_OscConfig+0x190>
 80034e2:	4b4a      	ldr	r3, [pc, #296]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d116      	bne.n	800351c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ee:	4b47      	ldr	r3, [pc, #284]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d005      	beq.n	8003506 <HAL_RCC_OscConfig+0x17a>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d001      	beq.n	8003506 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e1df      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003506:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	493d      	ldr	r1, [pc, #244]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003516:	4313      	orrs	r3, r2
 8003518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351a:	e040      	b.n	800359e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d023      	beq.n	800356c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003524:	4b39      	ldr	r3, [pc, #228]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a38      	ldr	r2, [pc, #224]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003530:	f7fe f9b6 	bl	80018a0 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003538:	f7fe f9b2 	bl	80018a0 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e1bd      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354a:	4b30      	ldr	r3, [pc, #192]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0f0      	beq.n	8003538 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003556:	4b2d      	ldr	r3, [pc, #180]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4929      	ldr	r1, [pc, #164]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003566:	4313      	orrs	r3, r2
 8003568:	600b      	str	r3, [r1, #0]
 800356a:	e018      	b.n	800359e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356c:	4b27      	ldr	r3, [pc, #156]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a26      	ldr	r2, [pc, #152]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003572:	f023 0301 	bic.w	r3, r3, #1
 8003576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fe f992 	bl	80018a0 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003580:	f7fe f98e 	bl	80018a0 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e199      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d038      	beq.n	800361c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d019      	beq.n	80035e6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035b2:	4b16      	ldr	r3, [pc, #88]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80035b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b6:	4a15      	ldr	r2, [pc, #84]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035be:	f7fe f96f 	bl	80018a0 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c6:	f7fe f96b 	bl	80018a0 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e176      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035d8:	4b0c      	ldr	r3, [pc, #48]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80035da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x23a>
 80035e4:	e01a      	b.n	800361c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035e6:	4b09      	ldr	r3, [pc, #36]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80035e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ea:	4a08      	ldr	r2, [pc, #32]	@ (800360c <HAL_RCC_OscConfig+0x280>)
 80035ec:	f023 0301 	bic.w	r3, r3, #1
 80035f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f2:	f7fe f955 	bl	80018a0 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f8:	e00a      	b.n	8003610 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fa:	f7fe f951 	bl	80018a0 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d903      	bls.n	8003610 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e15c      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
 800360c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003610:	4b91      	ldr	r3, [pc, #580]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1ee      	bne.n	80035fa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 80a4 	beq.w	8003772 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362a:	4b8b      	ldr	r3, [pc, #556]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10d      	bne.n	8003652 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003636:	4b88      	ldr	r3, [pc, #544]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	4a87      	ldr	r2, [pc, #540]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800363c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003640:	6413      	str	r3, [r2, #64]	@ 0x40
 8003642:	4b85      	ldr	r3, [pc, #532]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800364e:	2301      	movs	r3, #1
 8003650:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003652:	4b82      	ldr	r3, [pc, #520]	@ (800385c <HAL_RCC_OscConfig+0x4d0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d118      	bne.n	8003690 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800365e:	4b7f      	ldr	r3, [pc, #508]	@ (800385c <HAL_RCC_OscConfig+0x4d0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a7e      	ldr	r2, [pc, #504]	@ (800385c <HAL_RCC_OscConfig+0x4d0>)
 8003664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366a:	f7fe f919 	bl	80018a0 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003672:	f7fe f915 	bl	80018a0 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b64      	cmp	r3, #100	@ 0x64
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e120      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003684:	4b75      	ldr	r3, [pc, #468]	@ (800385c <HAL_RCC_OscConfig+0x4d0>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d0f0      	beq.n	8003672 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d106      	bne.n	80036a6 <HAL_RCC_OscConfig+0x31a>
 8003698:	4b6f      	ldr	r3, [pc, #444]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369c:	4a6e      	ldr	r2, [pc, #440]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a4:	e02d      	b.n	8003702 <HAL_RCC_OscConfig+0x376>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10c      	bne.n	80036c8 <HAL_RCC_OscConfig+0x33c>
 80036ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b2:	4a69      	ldr	r2, [pc, #420]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ba:	4b67      	ldr	r3, [pc, #412]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036be:	4a66      	ldr	r2, [pc, #408]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036c0:	f023 0304 	bic.w	r3, r3, #4
 80036c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c6:	e01c      	b.n	8003702 <HAL_RCC_OscConfig+0x376>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b05      	cmp	r3, #5
 80036ce:	d10c      	bne.n	80036ea <HAL_RCC_OscConfig+0x35e>
 80036d0:	4b61      	ldr	r3, [pc, #388]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d4:	4a60      	ldr	r2, [pc, #384]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036d6:	f043 0304 	orr.w	r3, r3, #4
 80036da:	6713      	str	r3, [r2, #112]	@ 0x70
 80036dc:	4b5e      	ldr	r3, [pc, #376]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e0:	4a5d      	ldr	r2, [pc, #372]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036e2:	f043 0301 	orr.w	r3, r3, #1
 80036e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e8:	e00b      	b.n	8003702 <HAL_RCC_OscConfig+0x376>
 80036ea:	4b5b      	ldr	r3, [pc, #364]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ee:	4a5a      	ldr	r2, [pc, #360]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036f0:	f023 0301 	bic.w	r3, r3, #1
 80036f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f6:	4b58      	ldr	r3, [pc, #352]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fa:	4a57      	ldr	r2, [pc, #348]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80036fc:	f023 0304 	bic.w	r3, r3, #4
 8003700:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d015      	beq.n	8003736 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370a:	f7fe f8c9 	bl	80018a0 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003710:	e00a      	b.n	8003728 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003712:	f7fe f8c5 	bl	80018a0 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003720:	4293      	cmp	r3, r2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e0ce      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003728:	4b4b      	ldr	r3, [pc, #300]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800372a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0ee      	beq.n	8003712 <HAL_RCC_OscConfig+0x386>
 8003734:	e014      	b.n	8003760 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003736:	f7fe f8b3 	bl	80018a0 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800373c:	e00a      	b.n	8003754 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373e:	f7fe f8af 	bl	80018a0 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374c:	4293      	cmp	r3, r2
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e0b8      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003754:	4b40      	ldr	r3, [pc, #256]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1ee      	bne.n	800373e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003760:	7dfb      	ldrb	r3, [r7, #23]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d105      	bne.n	8003772 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003766:	4b3c      	ldr	r3, [pc, #240]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	4a3b      	ldr	r2, [pc, #236]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800376c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003770:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80a4 	beq.w	80038c4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800377c:	4b36      	ldr	r3, [pc, #216]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 030c 	and.w	r3, r3, #12
 8003784:	2b08      	cmp	r3, #8
 8003786:	d06b      	beq.n	8003860 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d149      	bne.n	8003824 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003790:	4b31      	ldr	r3, [pc, #196]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a30      	ldr	r2, [pc, #192]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003796:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800379a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379c:	f7fe f880 	bl	80018a0 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a4:	f7fe f87c 	bl	80018a0 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e087      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037b6:	4b28      	ldr	r3, [pc, #160]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1f0      	bne.n	80037a4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	69da      	ldr	r2, [r3, #28]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	019b      	lsls	r3, r3, #6
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d8:	085b      	lsrs	r3, r3, #1
 80037da:	3b01      	subs	r3, #1
 80037dc:	041b      	lsls	r3, r3, #16
 80037de:	431a      	orrs	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e4:	061b      	lsls	r3, r3, #24
 80037e6:	4313      	orrs	r3, r2
 80037e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80037ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80037ee:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f0:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a18      	ldr	r2, [pc, #96]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 80037f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fe f850 	bl	80018a0 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe f84c 	bl	80018a0 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e057      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003816:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x478>
 8003822:	e04f      	b.n	80038c4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003824:	4b0c      	ldr	r3, [pc, #48]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a0b      	ldr	r2, [pc, #44]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800382a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800382e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003830:	f7fe f836 	bl	80018a0 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003838:	f7fe f832 	bl	80018a0 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e03d      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800384a:	4b03      	ldr	r3, [pc, #12]	@ (8003858 <HAL_RCC_OscConfig+0x4cc>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1f0      	bne.n	8003838 <HAL_RCC_OscConfig+0x4ac>
 8003856:	e035      	b.n	80038c4 <HAL_RCC_OscConfig+0x538>
 8003858:	40023800 	.word	0x40023800
 800385c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003860:	4b1b      	ldr	r3, [pc, #108]	@ (80038d0 <HAL_RCC_OscConfig+0x544>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d028      	beq.n	80038c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003878:	429a      	cmp	r2, r3
 800387a:	d121      	bne.n	80038c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003886:	429a      	cmp	r2, r3
 8003888:	d11a      	bne.n	80038c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003890:	4013      	ands	r3, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003896:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003898:	4293      	cmp	r3, r2
 800389a:	d111      	bne.n	80038c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a6:	085b      	lsrs	r3, r3, #1
 80038a8:	3b01      	subs	r3, #1
 80038aa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d107      	bne.n	80038c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038bc:	429a      	cmp	r2, r3
 80038be:	d001      	beq.n	80038c4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	40023800 	.word	0x40023800

080038d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e0d0      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 030f 	and.w	r3, r3, #15
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d910      	bls.n	800391c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038fa:	4b67      	ldr	r3, [pc, #412]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 020f 	bic.w	r2, r3, #15
 8003902:	4965      	ldr	r1, [pc, #404]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	4313      	orrs	r3, r2
 8003908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800390a:	4b63      	ldr	r3, [pc, #396]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	429a      	cmp	r2, r3
 8003916:	d001      	beq.n	800391c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0b8      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d020      	beq.n	800396a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003934:	4b59      	ldr	r3, [pc, #356]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	4a58      	ldr	r2, [pc, #352]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 800393a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800393e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800394c:	4b53      	ldr	r3, [pc, #332]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a52      	ldr	r2, [pc, #328]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003952:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003956:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003958:	4b50      	ldr	r3, [pc, #320]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	494d      	ldr	r1, [pc, #308]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003966:	4313      	orrs	r3, r2
 8003968:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d040      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d107      	bne.n	800398e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b47      	ldr	r3, [pc, #284]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d115      	bne.n	80039b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e07f      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	2b02      	cmp	r3, #2
 8003994:	d107      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003996:	4b41      	ldr	r3, [pc, #260]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d109      	bne.n	80039b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e073      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a6:	4b3d      	ldr	r3, [pc, #244]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e06b      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039b6:	4b39      	ldr	r3, [pc, #228]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f023 0203 	bic.w	r2, r3, #3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	4936      	ldr	r1, [pc, #216]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c8:	f7fd ff6a 	bl	80018a0 <HAL_GetTick>
 80039cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ce:	e00a      	b.n	80039e6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d0:	f7fd ff66 	bl	80018a0 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039de:	4293      	cmp	r3, r2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e053      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e6:	4b2d      	ldr	r3, [pc, #180]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 020c 	and.w	r2, r3, #12
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d1eb      	bne.n	80039d0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039f8:	4b27      	ldr	r3, [pc, #156]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 030f 	and.w	r3, r3, #15
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d210      	bcs.n	8003a28 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a06:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 020f 	bic.w	r2, r3, #15
 8003a0e:	4922      	ldr	r1, [pc, #136]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a16:	4b20      	ldr	r3, [pc, #128]	@ (8003a98 <HAL_RCC_ClockConfig+0x1c4>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d001      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e032      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d008      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a34:	4b19      	ldr	r3, [pc, #100]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	4916      	ldr	r1, [pc, #88]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d009      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a52:	4b12      	ldr	r3, [pc, #72]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	490e      	ldr	r1, [pc, #56]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a66:	f000 f821 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c8>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	490a      	ldr	r1, [pc, #40]	@ (8003aa0 <HAL_RCC_ClockConfig+0x1cc>)
 8003a78:	5ccb      	ldrb	r3, [r1, r3]
 8003a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7e:	4a09      	ldr	r2, [pc, #36]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1d0>)
 8003a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a82:	4b09      	ldr	r3, [pc, #36]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1d4>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fd fd46 	bl	8001518 <HAL_InitTick>

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40023c00 	.word	0x40023c00
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	0800b630 	.word	0x0800b630
 8003aa4:	20000000 	.word	0x20000000
 8003aa8:	20000004 	.word	0x20000004

08003aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ab0:	b090      	sub	sp, #64	@ 0x40
 8003ab2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ab8:	2300      	movs	r3, #0
 8003aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003abc:	2300      	movs	r3, #0
 8003abe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ac4:	4b59      	ldr	r3, [pc, #356]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 030c 	and.w	r3, r3, #12
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d00d      	beq.n	8003aec <HAL_RCC_GetSysClockFreq+0x40>
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	f200 80a1 	bhi.w	8003c18 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0x34>
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d003      	beq.n	8003ae6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003ade:	e09b      	b.n	8003c18 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ae0:	4b53      	ldr	r3, [pc, #332]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ae4:	e09b      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ae6:	4b53      	ldr	r3, [pc, #332]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003aea:	e098      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aec:	4b4f      	ldr	r3, [pc, #316]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003af4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003af6:	4b4d      	ldr	r3, [pc, #308]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d028      	beq.n	8003b54 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b02:	4b4a      	ldr	r3, [pc, #296]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	099b      	lsrs	r3, r3, #6
 8003b08:	2200      	movs	r2, #0
 8003b0a:	623b      	str	r3, [r7, #32]
 8003b0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b14:	2100      	movs	r1, #0
 8003b16:	4b47      	ldr	r3, [pc, #284]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b18:	fb03 f201 	mul.w	r2, r3, r1
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	fb00 f303 	mul.w	r3, r0, r3
 8003b22:	4413      	add	r3, r2
 8003b24:	4a43      	ldr	r2, [pc, #268]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b26:	fba0 1202 	umull	r1, r2, r0, r2
 8003b2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b2c:	460a      	mov	r2, r1
 8003b2e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b32:	4413      	add	r3, r2
 8003b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b38:	2200      	movs	r2, #0
 8003b3a:	61bb      	str	r3, [r7, #24]
 8003b3c:	61fa      	str	r2, [r7, #28]
 8003b3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b46:	f7fd f84f 	bl	8000be8 <__aeabi_uldivmod>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4613      	mov	r3, r2
 8003b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b52:	e053      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b54:	4b35      	ldr	r3, [pc, #212]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	099b      	lsrs	r3, r3, #6
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	613b      	str	r3, [r7, #16]
 8003b5e:	617a      	str	r2, [r7, #20]
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b66:	f04f 0b00 	mov.w	fp, #0
 8003b6a:	4652      	mov	r2, sl
 8003b6c:	465b      	mov	r3, fp
 8003b6e:	f04f 0000 	mov.w	r0, #0
 8003b72:	f04f 0100 	mov.w	r1, #0
 8003b76:	0159      	lsls	r1, r3, #5
 8003b78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b7c:	0150      	lsls	r0, r2, #5
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	ebb2 080a 	subs.w	r8, r2, sl
 8003b86:	eb63 090b 	sbc.w	r9, r3, fp
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b96:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b9a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b9e:	ebb2 0408 	subs.w	r4, r2, r8
 8003ba2:	eb63 0509 	sbc.w	r5, r3, r9
 8003ba6:	f04f 0200 	mov.w	r2, #0
 8003baa:	f04f 0300 	mov.w	r3, #0
 8003bae:	00eb      	lsls	r3, r5, #3
 8003bb0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bb4:	00e2      	lsls	r2, r4, #3
 8003bb6:	4614      	mov	r4, r2
 8003bb8:	461d      	mov	r5, r3
 8003bba:	eb14 030a 	adds.w	r3, r4, sl
 8003bbe:	603b      	str	r3, [r7, #0]
 8003bc0:	eb45 030b 	adc.w	r3, r5, fp
 8003bc4:	607b      	str	r3, [r7, #4]
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	f04f 0300 	mov.w	r3, #0
 8003bce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bd2:	4629      	mov	r1, r5
 8003bd4:	028b      	lsls	r3, r1, #10
 8003bd6:	4621      	mov	r1, r4
 8003bd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bdc:	4621      	mov	r1, r4
 8003bde:	028a      	lsls	r2, r1, #10
 8003be0:	4610      	mov	r0, r2
 8003be2:	4619      	mov	r1, r3
 8003be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be6:	2200      	movs	r2, #0
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	60fa      	str	r2, [r7, #12]
 8003bec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bf0:	f7fc fffa 	bl	8000be8 <__aeabi_uldivmod>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x180>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	0c1b      	lsrs	r3, r3, #16
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	3301      	adds	r3, #1
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c16:	e002      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c18:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3740      	adds	r7, #64	@ 0x40
 8003c24:	46bd      	mov	sp, r7
 8003c26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	00f42400 	.word	0x00f42400
 8003c34:	017d7840 	.word	0x017d7840

08003c38 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c3c:	4b03      	ldr	r3, [pc, #12]	@ (8003c4c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	20000000 	.word	0x20000000

08003c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c54:	f7ff fff0 	bl	8003c38 <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	0a9b      	lsrs	r3, r3, #10
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4903      	ldr	r1, [pc, #12]	@ (8003c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40023800 	.word	0x40023800
 8003c74:	0800b640 	.word	0x0800b640

08003c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c7c:	f7ff ffdc 	bl	8003c38 <HAL_RCC_GetHCLKFreq>
 8003c80:	4602      	mov	r2, r0
 8003c82:	4b05      	ldr	r3, [pc, #20]	@ (8003c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	0b5b      	lsrs	r3, r3, #13
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	4903      	ldr	r1, [pc, #12]	@ (8003c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c8e:	5ccb      	ldrb	r3, [r1, r3]
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	0800b640 	.word	0x0800b640

08003ca0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	220f      	movs	r2, #15
 8003cae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003cb0:	4b12      	ldr	r3, [pc, #72]	@ (8003cfc <HAL_RCC_GetClockConfig+0x5c>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 0203 	and.w	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003cfc <HAL_RCC_GetClockConfig+0x5c>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cfc <HAL_RCC_GetClockConfig+0x5c>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cd4:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <HAL_RCC_GetClockConfig+0x5c>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	08db      	lsrs	r3, r3, #3
 8003cda:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003ce2:	4b07      	ldr	r3, [pc, #28]	@ (8003d00 <HAL_RCC_GetClockConfig+0x60>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 020f 	and.w	r2, r3, #15
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	601a      	str	r2, [r3, #0]
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	40023c00 	.word	0x40023c00

08003d04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b088      	sub	sp, #32
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d012      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d2c:	4b69      	ldr	r3, [pc, #420]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4a68      	ldr	r2, [pc, #416]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d32:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003d36:	6093      	str	r3, [r2, #8]
 8003d38:	4b66      	ldr	r3, [pc, #408]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d40:	4964      	ldr	r1, [pc, #400]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d017      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d64:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d6c:	4959      	ldr	r1, [pc, #356]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d017      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003da0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	494a      	ldr	r1, [pc, #296]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003db8:	d101      	bne.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 808b 	beq.w	8003efe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003de8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	4a39      	ldr	r2, [pc, #228]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003df2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003df4:	4b37      	ldr	r3, [pc, #220]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e00:	4b35      	ldr	r3, [pc, #212]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a34      	ldr	r2, [pc, #208]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e0c:	f7fd fd48 	bl	80018a0 <HAL_GetTick>
 8003e10:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e14:	f7fd fd44 	bl	80018a0 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b64      	cmp	r3, #100	@ 0x64
 8003e20:	d901      	bls.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e357      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e26:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0f0      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e32:	4b28      	ldr	r3, [pc, #160]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e3a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d035      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d02e      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e50:	4b20      	ldr	r3, [pc, #128]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e58:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e64:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e66:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e70:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003e72:	4a18      	ldr	r2, [pc, #96]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e78:	4b16      	ldr	r3, [pc, #88]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d114      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e84:	f7fd fd0c 	bl	80018a0 <HAL_GetTick>
 8003e88:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e8c:	f7fd fd08 	bl	80018a0 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e319      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0ee      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003eba:	d111      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ebc:	4b05      	ldr	r3, [pc, #20]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ec8:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003eca:	400b      	ands	r3, r1
 8003ecc:	4901      	ldr	r1, [pc, #4]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	608b      	str	r3, [r1, #8]
 8003ed2:	e00b      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40007000 	.word	0x40007000
 8003edc:	0ffffcff 	.word	0x0ffffcff
 8003ee0:	4baa      	ldr	r3, [pc, #680]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	4aa9      	ldr	r2, [pc, #676]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ee6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003eea:	6093      	str	r3, [r2, #8]
 8003eec:	4ba7      	ldr	r3, [pc, #668]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003eee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef8:	49a4      	ldr	r1, [pc, #656]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d010      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f0a:	4ba0      	ldr	r3, [pc, #640]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f10:	4a9e      	ldr	r2, [pc, #632]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003f1a:	4b9c      	ldr	r3, [pc, #624]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f1c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f24:	4999      	ldr	r1, [pc, #612]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00a      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f38:	4b94      	ldr	r3, [pc, #592]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f46:	4991      	ldr	r1, [pc, #580]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f5a:	4b8c      	ldr	r3, [pc, #560]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f68:	4988      	ldr	r1, [pc, #544]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f7c:	4b83      	ldr	r3, [pc, #524]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f8a:	4980      	ldr	r1, [pc, #512]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f9e:	4b7b      	ldr	r3, [pc, #492]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fac:	4977      	ldr	r1, [pc, #476]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fc0:	4b72      	ldr	r3, [pc, #456]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc6:	f023 0203 	bic.w	r2, r3, #3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fce:	496f      	ldr	r1, [pc, #444]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fe2:	4b6a      	ldr	r3, [pc, #424]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe8:	f023 020c 	bic.w	r2, r3, #12
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ff0:	4966      	ldr	r1, [pc, #408]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004004:	4b61      	ldr	r3, [pc, #388]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800400a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004012:	495e      	ldr	r1, [pc, #376]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004026:	4b59      	ldr	r3, [pc, #356]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004034:	4955      	ldr	r1, [pc, #340]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004048:	4b50      	ldr	r3, [pc, #320]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800404a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800404e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	494d      	ldr	r1, [pc, #308]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800406a:	4b48      	ldr	r3, [pc, #288]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800406c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004070:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004078:	4944      	ldr	r1, [pc, #272]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800408c:	4b3f      	ldr	r3, [pc, #252]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800408e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004092:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800409a:	493c      	ldr	r1, [pc, #240]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80040ae:	4b37      	ldr	r3, [pc, #220]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040bc:	4933      	ldr	r1, [pc, #204]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040d0:	4b2e      	ldr	r3, [pc, #184]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040de:	492b      	ldr	r1, [pc, #172]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d011      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80040f2:	4b26      	ldr	r3, [pc, #152]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004100:	4922      	ldr	r1, [pc, #136]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800410c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004110:	d101      	bne.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004112:	2301      	movs	r3, #1
 8004114:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004122:	2301      	movs	r3, #1
 8004124:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004132:	4b16      	ldr	r3, [pc, #88]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004138:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004140:	4912      	ldr	r1, [pc, #72]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004154:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004164:	4909      	ldr	r1, [pc, #36]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d006      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 80d9 	beq.w	8004332 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004180:	4b02      	ldr	r3, [pc, #8]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a01      	ldr	r2, [pc, #4]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004186:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800418a:	e001      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800418c:	40023800 	.word	0x40023800
 8004190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004192:	f7fd fb85 	bl	80018a0 <HAL_GetTick>
 8004196:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004198:	e008      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800419a:	f7fd fb81 	bl	80018a0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b64      	cmp	r3, #100	@ 0x64
 80041a6:	d901      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e194      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f0      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d021      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d11d      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80041cc:	4b64      	ldr	r3, [pc, #400]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041d2:	0c1b      	lsrs	r3, r3, #16
 80041d4:	f003 0303 	and.w	r3, r3, #3
 80041d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80041da:	4b61      	ldr	r3, [pc, #388]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041e0:	0e1b      	lsrs	r3, r3, #24
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	019a      	lsls	r2, r3, #6
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	041b      	lsls	r3, r3, #16
 80041f2:	431a      	orrs	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	061b      	lsls	r3, r3, #24
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	071b      	lsls	r3, r3, #28
 8004200:	4957      	ldr	r1, [pc, #348]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004202:	4313      	orrs	r3, r2
 8004204:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d004      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004218:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004226:	2b00      	cmp	r3, #0
 8004228:	d02e      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004232:	d129      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004234:	4b4a      	ldr	r3, [pc, #296]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800423a:	0c1b      	lsrs	r3, r3, #16
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004242:	4b47      	ldr	r3, [pc, #284]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004244:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004248:	0f1b      	lsrs	r3, r3, #28
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	019a      	lsls	r2, r3, #6
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	041b      	lsls	r3, r3, #16
 800425a:	431a      	orrs	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	061b      	lsls	r3, r3, #24
 8004262:	431a      	orrs	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	071b      	lsls	r3, r3, #28
 8004268:	493d      	ldr	r1, [pc, #244]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004270:	4b3b      	ldr	r3, [pc, #236]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004272:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004276:	f023 021f 	bic.w	r2, r3, #31
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	3b01      	subs	r3, #1
 8004280:	4937      	ldr	r1, [pc, #220]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01d      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004294:	4b32      	ldr	r3, [pc, #200]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004296:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800429a:	0e1b      	lsrs	r3, r3, #24
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a8:	0f1b      	lsrs	r3, r3, #28
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	019a      	lsls	r2, r3, #6
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	041b      	lsls	r3, r3, #16
 80042bc:	431a      	orrs	r2, r3
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	061b      	lsls	r3, r3, #24
 80042c2:	431a      	orrs	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	071b      	lsls	r3, r3, #28
 80042c8:	4925      	ldr	r1, [pc, #148]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d011      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	019a      	lsls	r2, r3, #6
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	041b      	lsls	r3, r3, #16
 80042e8:	431a      	orrs	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	061b      	lsls	r3, r3, #24
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	071b      	lsls	r3, r3, #28
 80042f8:	4919      	ldr	r1, [pc, #100]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004300:	4b17      	ldr	r3, [pc, #92]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a16      	ldr	r2, [pc, #88]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004306:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800430a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800430c:	f7fd fac8 	bl	80018a0 <HAL_GetTick>
 8004310:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004314:	f7fd fac4 	bl	80018a0 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b64      	cmp	r3, #100	@ 0x64
 8004320:	d901      	bls.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e0d7      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004326:	4b0e      	ldr	r3, [pc, #56]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	2b01      	cmp	r3, #1
 8004336:	f040 80cd 	bne.w	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800433a:	4b09      	ldr	r3, [pc, #36]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a08      	ldr	r2, [pc, #32]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004340:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004346:	f7fd faab 	bl	80018a0 <HAL_GetTick>
 800434a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800434c:	e00a      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800434e:	f7fd faa7 	bl	80018a0 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b64      	cmp	r3, #100	@ 0x64
 800435a:	d903      	bls.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e0ba      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004360:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004364:	4b5e      	ldr	r3, [pc, #376]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800436c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004370:	d0ed      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004382:	2b00      	cmp	r3, #0
 8004384:	d009      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800438e:	2b00      	cmp	r3, #0
 8004390:	d02e      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	2b00      	cmp	r3, #0
 8004398:	d12a      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800439a:	4b51      	ldr	r3, [pc, #324]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800439c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a0:	0c1b      	lsrs	r3, r3, #16
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80043a8:	4b4d      	ldr	r3, [pc, #308]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ae:	0f1b      	lsrs	r3, r3, #28
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	019a      	lsls	r2, r3, #6
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	041b      	lsls	r3, r3, #16
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	061b      	lsls	r3, r3, #24
 80043c8:	431a      	orrs	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	071b      	lsls	r3, r3, #28
 80043ce:	4944      	ldr	r1, [pc, #272]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80043d6:	4b42      	ldr	r3, [pc, #264]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043dc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e4:	3b01      	subs	r3, #1
 80043e6:	021b      	lsls	r3, r3, #8
 80043e8:	493d      	ldr	r1, [pc, #244]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d022      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004400:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004404:	d11d      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004406:	4b36      	ldr	r3, [pc, #216]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440c:	0e1b      	lsrs	r3, r3, #24
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004414:	4b32      	ldr	r3, [pc, #200]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441a:	0f1b      	lsrs	r3, r3, #28
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	019a      	lsls	r2, r3, #6
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	041b      	lsls	r3, r3, #16
 800442e:	431a      	orrs	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	061b      	lsls	r3, r3, #24
 8004434:	431a      	orrs	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	071b      	lsls	r3, r3, #28
 800443a:	4929      	ldr	r1, [pc, #164]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b00      	cmp	r3, #0
 800444c:	d028      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800444e:	4b24      	ldr	r3, [pc, #144]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004454:	0e1b      	lsrs	r3, r3, #24
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800445c:	4b20      	ldr	r3, [pc, #128]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004462:	0c1b      	lsrs	r3, r3, #16
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	019a      	lsls	r2, r3, #6
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	041b      	lsls	r3, r3, #16
 8004474:	431a      	orrs	r2, r3
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	061b      	lsls	r3, r3, #24
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	071b      	lsls	r3, r3, #28
 8004482:	4917      	ldr	r1, [pc, #92]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800448a:	4b15      	ldr	r3, [pc, #84]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800448c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004490:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004498:	4911      	ldr	r1, [pc, #68]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80044a0:	4b0f      	ldr	r3, [pc, #60]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a0e      	ldr	r2, [pc, #56]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ac:	f7fd f9f8 	bl	80018a0 <HAL_GetTick>
 80044b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044b4:	f7fd f9f4 	bl	80018a0 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b64      	cmp	r3, #100	@ 0x64
 80044c0:	d901      	bls.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e007      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044d2:	d1ef      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3720      	adds	r7, #32
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40023800 	.word	0x40023800

080044e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e049      	b.n	800458a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fc ff7e 	bl	800140c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3304      	adds	r3, #4
 8004520:	4619      	mov	r1, r3
 8004522:	4610      	mov	r0, r2
 8004524:	f000 f9de 	bl	80048e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3708      	adds	r7, #8
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d001      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e054      	b.n	8004656 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0201 	orr.w	r2, r2, #1
 80045c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a26      	ldr	r2, [pc, #152]	@ (8004664 <HAL_TIM_Base_Start_IT+0xd0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d022      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d6:	d01d      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a22      	ldr	r2, [pc, #136]	@ (8004668 <HAL_TIM_Base_Start_IT+0xd4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d018      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a21      	ldr	r2, [pc, #132]	@ (800466c <HAL_TIM_Base_Start_IT+0xd8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d013      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1f      	ldr	r2, [pc, #124]	@ (8004670 <HAL_TIM_Base_Start_IT+0xdc>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d00e      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004674 <HAL_TIM_Base_Start_IT+0xe0>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d009      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a1c      	ldr	r2, [pc, #112]	@ (8004678 <HAL_TIM_Base_Start_IT+0xe4>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d004      	beq.n	8004614 <HAL_TIM_Base_Start_IT+0x80>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a1b      	ldr	r2, [pc, #108]	@ (800467c <HAL_TIM_Base_Start_IT+0xe8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d115      	bne.n	8004640 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	4b19      	ldr	r3, [pc, #100]	@ (8004680 <HAL_TIM_Base_Start_IT+0xec>)
 800461c:	4013      	ands	r3, r2
 800461e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b06      	cmp	r3, #6
 8004624:	d015      	beq.n	8004652 <HAL_TIM_Base_Start_IT+0xbe>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800462c:	d011      	beq.n	8004652 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0201 	orr.w	r2, r2, #1
 800463c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463e:	e008      	b.n	8004652 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e000      	b.n	8004654 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004652:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40010000 	.word	0x40010000
 8004668:	40000400 	.word	0x40000400
 800466c:	40000800 	.word	0x40000800
 8004670:	40000c00 	.word	0x40000c00
 8004674:	40010400 	.word	0x40010400
 8004678:	40014000 	.word	0x40014000
 800467c:	40001800 	.word	0x40001800
 8004680:	00010007 	.word	0x00010007

08004684 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d020      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d01b      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f06f 0202 	mvn.w	r2, #2
 80046b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f8e9 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 80046d4:	e005      	b.n	80046e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f8db 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f8ec 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d020      	beq.n	8004734 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d01b      	beq.n	8004734 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0204 	mvn.w	r2, #4
 8004704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2202      	movs	r2, #2
 800470a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f8c3 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 8004720:	e005      	b.n	800472e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f8b5 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 f8c6 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d020      	beq.n	8004780 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f003 0308 	and.w	r3, r3, #8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01b      	beq.n	8004780 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0208 	mvn.w	r2, #8
 8004750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2204      	movs	r2, #4
 8004756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d003      	beq.n	800476e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f89d 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 800476c:	e005      	b.n	800477a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f88f 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 f8a0 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b00      	cmp	r3, #0
 8004788:	d020      	beq.n	80047cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 0310 	and.w	r3, r3, #16
 8004790:	2b00      	cmp	r3, #0
 8004792:	d01b      	beq.n	80047cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0210 	mvn.w	r2, #16
 800479c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2208      	movs	r2, #8
 80047a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f877 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 80047b8:	e005      	b.n	80047c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f869 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f87a 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00c      	beq.n	80047f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0201 	mvn.w	r2, #1
 80047e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fc fd50 	bl	8001290 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d104      	bne.n	8004804 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00c      	beq.n	800481e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480a:	2b00      	cmp	r3, #0
 800480c:	d007      	beq.n	800481e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f9a1 	bl	8004b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00c      	beq.n	8004842 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800483a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f999 	bl	8004b74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00c      	beq.n	8004866 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d007      	beq.n	8004866 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800485e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f834 	bl	80048ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00c      	beq.n	800488a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d007      	beq.n	800488a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f06f 0220 	mvn.w	r2, #32
 8004882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f961 	bl	8004b4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800488a:	bf00      	nop
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b083      	sub	sp, #12
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048d6:	bf00      	nop
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
	...

080048e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a43      	ldr	r2, [pc, #268]	@ (8004a04 <TIM_Base_SetConfig+0x120>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d013      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004902:	d00f      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a40      	ldr	r2, [pc, #256]	@ (8004a08 <TIM_Base_SetConfig+0x124>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d00b      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a3f      	ldr	r2, [pc, #252]	@ (8004a0c <TIM_Base_SetConfig+0x128>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d007      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a3e      	ldr	r2, [pc, #248]	@ (8004a10 <TIM_Base_SetConfig+0x12c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d003      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a14 <TIM_Base_SetConfig+0x130>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d108      	bne.n	8004936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800492a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a32      	ldr	r2, [pc, #200]	@ (8004a04 <TIM_Base_SetConfig+0x120>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d02b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004944:	d027      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a2f      	ldr	r2, [pc, #188]	@ (8004a08 <TIM_Base_SetConfig+0x124>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d023      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a2e      	ldr	r2, [pc, #184]	@ (8004a0c <TIM_Base_SetConfig+0x128>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01f      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2d      	ldr	r2, [pc, #180]	@ (8004a10 <TIM_Base_SetConfig+0x12c>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d01b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2c      	ldr	r2, [pc, #176]	@ (8004a14 <TIM_Base_SetConfig+0x130>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d017      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2b      	ldr	r2, [pc, #172]	@ (8004a18 <TIM_Base_SetConfig+0x134>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a2a      	ldr	r2, [pc, #168]	@ (8004a1c <TIM_Base_SetConfig+0x138>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00f      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a29      	ldr	r2, [pc, #164]	@ (8004a20 <TIM_Base_SetConfig+0x13c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a28      	ldr	r2, [pc, #160]	@ (8004a24 <TIM_Base_SetConfig+0x140>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d007      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a27      	ldr	r2, [pc, #156]	@ (8004a28 <TIM_Base_SetConfig+0x144>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d003      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a26      	ldr	r2, [pc, #152]	@ (8004a2c <TIM_Base_SetConfig+0x148>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d108      	bne.n	80049a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800499c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a0e      	ldr	r2, [pc, #56]	@ (8004a04 <TIM_Base_SetConfig+0x120>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0xf2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a10      	ldr	r2, [pc, #64]	@ (8004a14 <TIM_Base_SetConfig+0x130>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d103      	bne.n	80049de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	691a      	ldr	r2, [r3, #16]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f043 0204 	orr.w	r2, r3, #4
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	601a      	str	r2, [r3, #0]
}
 80049f6:	bf00      	nop
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40010000 	.word	0x40010000
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800
 8004a10:	40000c00 	.word	0x40000c00
 8004a14:	40010400 	.word	0x40010400
 8004a18:	40014000 	.word	0x40014000
 8004a1c:	40014400 	.word	0x40014400
 8004a20:	40014800 	.word	0x40014800
 8004a24:	40001800 	.word	0x40001800
 8004a28:	40001c00 	.word	0x40001c00
 8004a2c:	40002000 	.word	0x40002000

08004a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e06d      	b.n	8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2202      	movs	r2, #2
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a30      	ldr	r2, [pc, #192]	@ (8004b30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a2f      	ldr	r2, [pc, #188]	@ (8004b34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d108      	bne.n	8004a8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004a82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a20      	ldr	r2, [pc, #128]	@ (8004b30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d022      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aba:	d01d      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d018      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a1c      	ldr	r2, [pc, #112]	@ (8004b3c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d013      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8004b40 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00e      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d009      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a16      	ldr	r2, [pc, #88]	@ (8004b44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d004      	beq.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a15      	ldr	r2, [pc, #84]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d10c      	bne.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004afe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68ba      	ldr	r2, [r7, #8]
 8004b10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	40010000 	.word	0x40010000
 8004b34:	40010400 	.word	0x40010400
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800
 8004b40:	40000c00 	.word	0x40000c00
 8004b44:	40014000 	.word	0x40014000
 8004b48:	40001800 	.word	0x40001800

08004b4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e040      	b.n	8004c1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d106      	bne.n	8004bb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc fc54 	bl	8001458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2224      	movs	r2, #36	@ 0x24
 8004bb4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0201 	bic.w	r2, r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fb16 	bl	8005200 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 f8af 	bl	8004d38 <UART_SetConfig>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e01b      	b.n	8004c1c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 fb95 	bl	8005344 <UART_CheckIdleState>
 8004c1a:	4603      	mov	r3, r0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	@ 0x28
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	4613      	mov	r3, r2
 8004c32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d177      	bne.n	8004d2c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d002      	beq.n	8004c48 <HAL_UART_Transmit+0x24>
 8004c42:	88fb      	ldrh	r3, [r7, #6]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e070      	b.n	8004d2e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2221      	movs	r2, #33	@ 0x21
 8004c58:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c5a:	f7fc fe21 	bl	80018a0 <HAL_GetTick>
 8004c5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	88fa      	ldrh	r2, [r7, #6]
 8004c64:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	88fa      	ldrh	r2, [r7, #6]
 8004c6c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c78:	d108      	bne.n	8004c8c <HAL_UART_Transmit+0x68>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d104      	bne.n	8004c8c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	61bb      	str	r3, [r7, #24]
 8004c8a:	e003      	b.n	8004c94 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c94:	e02f      	b.n	8004cf6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2180      	movs	r1, #128	@ 0x80
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 fba6 	bl	80053f2 <UART_WaitOnFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d004      	beq.n	8004cb6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e03b      	b.n	8004d2e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10b      	bne.n	8004cd4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	881b      	ldrh	r3, [r3, #0]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	3302      	adds	r3, #2
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	e007      	b.n	8004ce4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	781a      	ldrb	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1c9      	bne.n	8004c96 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2140      	movs	r1, #64	@ 0x40
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 fb70 	bl	80053f2 <UART_WaitOnFlagUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d004      	beq.n	8004d22 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e005      	b.n	8004d2e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2220      	movs	r2, #32
 8004d26:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	e000      	b.n	8004d2e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004d2c:	2302      	movs	r3, #2
  }
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d40:	2300      	movs	r3, #0
 8004d42:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	4ba6      	ldr	r3, [pc, #664]	@ (8004ffc <UART_SetConfig+0x2c4>)
 8004d64:	4013      	ands	r3, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6812      	ldr	r2, [r2, #0]
 8004d6a:	6979      	ldr	r1, [r7, #20]
 8004d6c:	430b      	orrs	r3, r1
 8004d6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a94      	ldr	r2, [pc, #592]	@ (8005000 <UART_SetConfig+0x2c8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d120      	bne.n	8004df6 <UART_SetConfig+0xbe>
 8004db4:	4b93      	ldr	r3, [pc, #588]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	2b03      	cmp	r3, #3
 8004dc0:	d816      	bhi.n	8004df0 <UART_SetConfig+0xb8>
 8004dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc8 <UART_SetConfig+0x90>)
 8004dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc8:	08004dd9 	.word	0x08004dd9
 8004dcc:	08004de5 	.word	0x08004de5
 8004dd0:	08004ddf 	.word	0x08004ddf
 8004dd4:	08004deb 	.word	0x08004deb
 8004dd8:	2301      	movs	r3, #1
 8004dda:	77fb      	strb	r3, [r7, #31]
 8004ddc:	e150      	b.n	8005080 <UART_SetConfig+0x348>
 8004dde:	2302      	movs	r3, #2
 8004de0:	77fb      	strb	r3, [r7, #31]
 8004de2:	e14d      	b.n	8005080 <UART_SetConfig+0x348>
 8004de4:	2304      	movs	r3, #4
 8004de6:	77fb      	strb	r3, [r7, #31]
 8004de8:	e14a      	b.n	8005080 <UART_SetConfig+0x348>
 8004dea:	2308      	movs	r3, #8
 8004dec:	77fb      	strb	r3, [r7, #31]
 8004dee:	e147      	b.n	8005080 <UART_SetConfig+0x348>
 8004df0:	2310      	movs	r3, #16
 8004df2:	77fb      	strb	r3, [r7, #31]
 8004df4:	e144      	b.n	8005080 <UART_SetConfig+0x348>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a83      	ldr	r2, [pc, #524]	@ (8005008 <UART_SetConfig+0x2d0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d132      	bne.n	8004e66 <UART_SetConfig+0x12e>
 8004e00:	4b80      	ldr	r3, [pc, #512]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e06:	f003 030c 	and.w	r3, r3, #12
 8004e0a:	2b0c      	cmp	r3, #12
 8004e0c:	d828      	bhi.n	8004e60 <UART_SetConfig+0x128>
 8004e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e14 <UART_SetConfig+0xdc>)
 8004e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e14:	08004e49 	.word	0x08004e49
 8004e18:	08004e61 	.word	0x08004e61
 8004e1c:	08004e61 	.word	0x08004e61
 8004e20:	08004e61 	.word	0x08004e61
 8004e24:	08004e55 	.word	0x08004e55
 8004e28:	08004e61 	.word	0x08004e61
 8004e2c:	08004e61 	.word	0x08004e61
 8004e30:	08004e61 	.word	0x08004e61
 8004e34:	08004e4f 	.word	0x08004e4f
 8004e38:	08004e61 	.word	0x08004e61
 8004e3c:	08004e61 	.word	0x08004e61
 8004e40:	08004e61 	.word	0x08004e61
 8004e44:	08004e5b 	.word	0x08004e5b
 8004e48:	2300      	movs	r3, #0
 8004e4a:	77fb      	strb	r3, [r7, #31]
 8004e4c:	e118      	b.n	8005080 <UART_SetConfig+0x348>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	77fb      	strb	r3, [r7, #31]
 8004e52:	e115      	b.n	8005080 <UART_SetConfig+0x348>
 8004e54:	2304      	movs	r3, #4
 8004e56:	77fb      	strb	r3, [r7, #31]
 8004e58:	e112      	b.n	8005080 <UART_SetConfig+0x348>
 8004e5a:	2308      	movs	r3, #8
 8004e5c:	77fb      	strb	r3, [r7, #31]
 8004e5e:	e10f      	b.n	8005080 <UART_SetConfig+0x348>
 8004e60:	2310      	movs	r3, #16
 8004e62:	77fb      	strb	r3, [r7, #31]
 8004e64:	e10c      	b.n	8005080 <UART_SetConfig+0x348>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a68      	ldr	r2, [pc, #416]	@ (800500c <UART_SetConfig+0x2d4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d120      	bne.n	8004eb2 <UART_SetConfig+0x17a>
 8004e70:	4b64      	ldr	r3, [pc, #400]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e76:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e7a:	2b30      	cmp	r3, #48	@ 0x30
 8004e7c:	d013      	beq.n	8004ea6 <UART_SetConfig+0x16e>
 8004e7e:	2b30      	cmp	r3, #48	@ 0x30
 8004e80:	d814      	bhi.n	8004eac <UART_SetConfig+0x174>
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d009      	beq.n	8004e9a <UART_SetConfig+0x162>
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	d810      	bhi.n	8004eac <UART_SetConfig+0x174>
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <UART_SetConfig+0x15c>
 8004e8e:	2b10      	cmp	r3, #16
 8004e90:	d006      	beq.n	8004ea0 <UART_SetConfig+0x168>
 8004e92:	e00b      	b.n	8004eac <UART_SetConfig+0x174>
 8004e94:	2300      	movs	r3, #0
 8004e96:	77fb      	strb	r3, [r7, #31]
 8004e98:	e0f2      	b.n	8005080 <UART_SetConfig+0x348>
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	77fb      	strb	r3, [r7, #31]
 8004e9e:	e0ef      	b.n	8005080 <UART_SetConfig+0x348>
 8004ea0:	2304      	movs	r3, #4
 8004ea2:	77fb      	strb	r3, [r7, #31]
 8004ea4:	e0ec      	b.n	8005080 <UART_SetConfig+0x348>
 8004ea6:	2308      	movs	r3, #8
 8004ea8:	77fb      	strb	r3, [r7, #31]
 8004eaa:	e0e9      	b.n	8005080 <UART_SetConfig+0x348>
 8004eac:	2310      	movs	r3, #16
 8004eae:	77fb      	strb	r3, [r7, #31]
 8004eb0:	e0e6      	b.n	8005080 <UART_SetConfig+0x348>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a56      	ldr	r2, [pc, #344]	@ (8005010 <UART_SetConfig+0x2d8>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d120      	bne.n	8004efe <UART_SetConfig+0x1c6>
 8004ebc:	4b51      	ldr	r3, [pc, #324]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ec8:	d013      	beq.n	8004ef2 <UART_SetConfig+0x1ba>
 8004eca:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ecc:	d814      	bhi.n	8004ef8 <UART_SetConfig+0x1c0>
 8004ece:	2b80      	cmp	r3, #128	@ 0x80
 8004ed0:	d009      	beq.n	8004ee6 <UART_SetConfig+0x1ae>
 8004ed2:	2b80      	cmp	r3, #128	@ 0x80
 8004ed4:	d810      	bhi.n	8004ef8 <UART_SetConfig+0x1c0>
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <UART_SetConfig+0x1a8>
 8004eda:	2b40      	cmp	r3, #64	@ 0x40
 8004edc:	d006      	beq.n	8004eec <UART_SetConfig+0x1b4>
 8004ede:	e00b      	b.n	8004ef8 <UART_SetConfig+0x1c0>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	77fb      	strb	r3, [r7, #31]
 8004ee4:	e0cc      	b.n	8005080 <UART_SetConfig+0x348>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	77fb      	strb	r3, [r7, #31]
 8004eea:	e0c9      	b.n	8005080 <UART_SetConfig+0x348>
 8004eec:	2304      	movs	r3, #4
 8004eee:	77fb      	strb	r3, [r7, #31]
 8004ef0:	e0c6      	b.n	8005080 <UART_SetConfig+0x348>
 8004ef2:	2308      	movs	r3, #8
 8004ef4:	77fb      	strb	r3, [r7, #31]
 8004ef6:	e0c3      	b.n	8005080 <UART_SetConfig+0x348>
 8004ef8:	2310      	movs	r3, #16
 8004efa:	77fb      	strb	r3, [r7, #31]
 8004efc:	e0c0      	b.n	8005080 <UART_SetConfig+0x348>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a44      	ldr	r2, [pc, #272]	@ (8005014 <UART_SetConfig+0x2dc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d125      	bne.n	8004f54 <UART_SetConfig+0x21c>
 8004f08:	4b3e      	ldr	r3, [pc, #248]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f16:	d017      	beq.n	8004f48 <UART_SetConfig+0x210>
 8004f18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f1c:	d817      	bhi.n	8004f4e <UART_SetConfig+0x216>
 8004f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f22:	d00b      	beq.n	8004f3c <UART_SetConfig+0x204>
 8004f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f28:	d811      	bhi.n	8004f4e <UART_SetConfig+0x216>
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <UART_SetConfig+0x1fe>
 8004f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f32:	d006      	beq.n	8004f42 <UART_SetConfig+0x20a>
 8004f34:	e00b      	b.n	8004f4e <UART_SetConfig+0x216>
 8004f36:	2300      	movs	r3, #0
 8004f38:	77fb      	strb	r3, [r7, #31]
 8004f3a:	e0a1      	b.n	8005080 <UART_SetConfig+0x348>
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	77fb      	strb	r3, [r7, #31]
 8004f40:	e09e      	b.n	8005080 <UART_SetConfig+0x348>
 8004f42:	2304      	movs	r3, #4
 8004f44:	77fb      	strb	r3, [r7, #31]
 8004f46:	e09b      	b.n	8005080 <UART_SetConfig+0x348>
 8004f48:	2308      	movs	r3, #8
 8004f4a:	77fb      	strb	r3, [r7, #31]
 8004f4c:	e098      	b.n	8005080 <UART_SetConfig+0x348>
 8004f4e:	2310      	movs	r3, #16
 8004f50:	77fb      	strb	r3, [r7, #31]
 8004f52:	e095      	b.n	8005080 <UART_SetConfig+0x348>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a2f      	ldr	r2, [pc, #188]	@ (8005018 <UART_SetConfig+0x2e0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d125      	bne.n	8004faa <UART_SetConfig+0x272>
 8004f5e:	4b29      	ldr	r3, [pc, #164]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f6c:	d017      	beq.n	8004f9e <UART_SetConfig+0x266>
 8004f6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f72:	d817      	bhi.n	8004fa4 <UART_SetConfig+0x26c>
 8004f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f78:	d00b      	beq.n	8004f92 <UART_SetConfig+0x25a>
 8004f7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f7e:	d811      	bhi.n	8004fa4 <UART_SetConfig+0x26c>
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <UART_SetConfig+0x254>
 8004f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f88:	d006      	beq.n	8004f98 <UART_SetConfig+0x260>
 8004f8a:	e00b      	b.n	8004fa4 <UART_SetConfig+0x26c>
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	77fb      	strb	r3, [r7, #31]
 8004f90:	e076      	b.n	8005080 <UART_SetConfig+0x348>
 8004f92:	2302      	movs	r3, #2
 8004f94:	77fb      	strb	r3, [r7, #31]
 8004f96:	e073      	b.n	8005080 <UART_SetConfig+0x348>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	77fb      	strb	r3, [r7, #31]
 8004f9c:	e070      	b.n	8005080 <UART_SetConfig+0x348>
 8004f9e:	2308      	movs	r3, #8
 8004fa0:	77fb      	strb	r3, [r7, #31]
 8004fa2:	e06d      	b.n	8005080 <UART_SetConfig+0x348>
 8004fa4:	2310      	movs	r3, #16
 8004fa6:	77fb      	strb	r3, [r7, #31]
 8004fa8:	e06a      	b.n	8005080 <UART_SetConfig+0x348>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a1b      	ldr	r2, [pc, #108]	@ (800501c <UART_SetConfig+0x2e4>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d138      	bne.n	8005026 <UART_SetConfig+0x2ee>
 8004fb4:	4b13      	ldr	r3, [pc, #76]	@ (8005004 <UART_SetConfig+0x2cc>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004fbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004fc2:	d017      	beq.n	8004ff4 <UART_SetConfig+0x2bc>
 8004fc4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004fc8:	d82a      	bhi.n	8005020 <UART_SetConfig+0x2e8>
 8004fca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fce:	d00b      	beq.n	8004fe8 <UART_SetConfig+0x2b0>
 8004fd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fd4:	d824      	bhi.n	8005020 <UART_SetConfig+0x2e8>
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <UART_SetConfig+0x2aa>
 8004fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fde:	d006      	beq.n	8004fee <UART_SetConfig+0x2b6>
 8004fe0:	e01e      	b.n	8005020 <UART_SetConfig+0x2e8>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	77fb      	strb	r3, [r7, #31]
 8004fe6:	e04b      	b.n	8005080 <UART_SetConfig+0x348>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	77fb      	strb	r3, [r7, #31]
 8004fec:	e048      	b.n	8005080 <UART_SetConfig+0x348>
 8004fee:	2304      	movs	r3, #4
 8004ff0:	77fb      	strb	r3, [r7, #31]
 8004ff2:	e045      	b.n	8005080 <UART_SetConfig+0x348>
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	77fb      	strb	r3, [r7, #31]
 8004ff8:	e042      	b.n	8005080 <UART_SetConfig+0x348>
 8004ffa:	bf00      	nop
 8004ffc:	efff69f3 	.word	0xefff69f3
 8005000:	40011000 	.word	0x40011000
 8005004:	40023800 	.word	0x40023800
 8005008:	40004400 	.word	0x40004400
 800500c:	40004800 	.word	0x40004800
 8005010:	40004c00 	.word	0x40004c00
 8005014:	40005000 	.word	0x40005000
 8005018:	40011400 	.word	0x40011400
 800501c:	40007800 	.word	0x40007800
 8005020:	2310      	movs	r3, #16
 8005022:	77fb      	strb	r3, [r7, #31]
 8005024:	e02c      	b.n	8005080 <UART_SetConfig+0x348>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a72      	ldr	r2, [pc, #456]	@ (80051f4 <UART_SetConfig+0x4bc>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d125      	bne.n	800507c <UART_SetConfig+0x344>
 8005030:	4b71      	ldr	r3, [pc, #452]	@ (80051f8 <UART_SetConfig+0x4c0>)
 8005032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005036:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800503a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800503e:	d017      	beq.n	8005070 <UART_SetConfig+0x338>
 8005040:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005044:	d817      	bhi.n	8005076 <UART_SetConfig+0x33e>
 8005046:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800504a:	d00b      	beq.n	8005064 <UART_SetConfig+0x32c>
 800504c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005050:	d811      	bhi.n	8005076 <UART_SetConfig+0x33e>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <UART_SetConfig+0x326>
 8005056:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800505a:	d006      	beq.n	800506a <UART_SetConfig+0x332>
 800505c:	e00b      	b.n	8005076 <UART_SetConfig+0x33e>
 800505e:	2300      	movs	r3, #0
 8005060:	77fb      	strb	r3, [r7, #31]
 8005062:	e00d      	b.n	8005080 <UART_SetConfig+0x348>
 8005064:	2302      	movs	r3, #2
 8005066:	77fb      	strb	r3, [r7, #31]
 8005068:	e00a      	b.n	8005080 <UART_SetConfig+0x348>
 800506a:	2304      	movs	r3, #4
 800506c:	77fb      	strb	r3, [r7, #31]
 800506e:	e007      	b.n	8005080 <UART_SetConfig+0x348>
 8005070:	2308      	movs	r3, #8
 8005072:	77fb      	strb	r3, [r7, #31]
 8005074:	e004      	b.n	8005080 <UART_SetConfig+0x348>
 8005076:	2310      	movs	r3, #16
 8005078:	77fb      	strb	r3, [r7, #31]
 800507a:	e001      	b.n	8005080 <UART_SetConfig+0x348>
 800507c:	2310      	movs	r3, #16
 800507e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	69db      	ldr	r3, [r3, #28]
 8005084:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005088:	d15b      	bne.n	8005142 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800508a:	7ffb      	ldrb	r3, [r7, #31]
 800508c:	2b08      	cmp	r3, #8
 800508e:	d828      	bhi.n	80050e2 <UART_SetConfig+0x3aa>
 8005090:	a201      	add	r2, pc, #4	@ (adr r2, 8005098 <UART_SetConfig+0x360>)
 8005092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005096:	bf00      	nop
 8005098:	080050bd 	.word	0x080050bd
 800509c:	080050c5 	.word	0x080050c5
 80050a0:	080050cd 	.word	0x080050cd
 80050a4:	080050e3 	.word	0x080050e3
 80050a8:	080050d3 	.word	0x080050d3
 80050ac:	080050e3 	.word	0x080050e3
 80050b0:	080050e3 	.word	0x080050e3
 80050b4:	080050e3 	.word	0x080050e3
 80050b8:	080050db 	.word	0x080050db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050bc:	f7fe fdc8 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 80050c0:	61b8      	str	r0, [r7, #24]
        break;
 80050c2:	e013      	b.n	80050ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050c4:	f7fe fdd8 	bl	8003c78 <HAL_RCC_GetPCLK2Freq>
 80050c8:	61b8      	str	r0, [r7, #24]
        break;
 80050ca:	e00f      	b.n	80050ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050cc:	4b4b      	ldr	r3, [pc, #300]	@ (80051fc <UART_SetConfig+0x4c4>)
 80050ce:	61bb      	str	r3, [r7, #24]
        break;
 80050d0:	e00c      	b.n	80050ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050d2:	f7fe fceb 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 80050d6:	61b8      	str	r0, [r7, #24]
        break;
 80050d8:	e008      	b.n	80050ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050de:	61bb      	str	r3, [r7, #24]
        break;
 80050e0:	e004      	b.n	80050ec <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	77bb      	strb	r3, [r7, #30]
        break;
 80050ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d074      	beq.n	80051dc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	005a      	lsls	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	085b      	lsrs	r3, r3, #1
 80050fc:	441a      	add	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	fbb2 f3f3 	udiv	r3, r2, r3
 8005106:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	2b0f      	cmp	r3, #15
 800510c:	d916      	bls.n	800513c <UART_SetConfig+0x404>
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005114:	d212      	bcs.n	800513c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	b29b      	uxth	r3, r3
 800511a:	f023 030f 	bic.w	r3, r3, #15
 800511e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	085b      	lsrs	r3, r3, #1
 8005124:	b29b      	uxth	r3, r3
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	b29a      	uxth	r2, r3
 800512c:	89fb      	ldrh	r3, [r7, #14]
 800512e:	4313      	orrs	r3, r2
 8005130:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	89fa      	ldrh	r2, [r7, #14]
 8005138:	60da      	str	r2, [r3, #12]
 800513a:	e04f      	b.n	80051dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	77bb      	strb	r3, [r7, #30]
 8005140:	e04c      	b.n	80051dc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005142:	7ffb      	ldrb	r3, [r7, #31]
 8005144:	2b08      	cmp	r3, #8
 8005146:	d828      	bhi.n	800519a <UART_SetConfig+0x462>
 8005148:	a201      	add	r2, pc, #4	@ (adr r2, 8005150 <UART_SetConfig+0x418>)
 800514a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514e:	bf00      	nop
 8005150:	08005175 	.word	0x08005175
 8005154:	0800517d 	.word	0x0800517d
 8005158:	08005185 	.word	0x08005185
 800515c:	0800519b 	.word	0x0800519b
 8005160:	0800518b 	.word	0x0800518b
 8005164:	0800519b 	.word	0x0800519b
 8005168:	0800519b 	.word	0x0800519b
 800516c:	0800519b 	.word	0x0800519b
 8005170:	08005193 	.word	0x08005193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005174:	f7fe fd6c 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 8005178:	61b8      	str	r0, [r7, #24]
        break;
 800517a:	e013      	b.n	80051a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800517c:	f7fe fd7c 	bl	8003c78 <HAL_RCC_GetPCLK2Freq>
 8005180:	61b8      	str	r0, [r7, #24]
        break;
 8005182:	e00f      	b.n	80051a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005184:	4b1d      	ldr	r3, [pc, #116]	@ (80051fc <UART_SetConfig+0x4c4>)
 8005186:	61bb      	str	r3, [r7, #24]
        break;
 8005188:	e00c      	b.n	80051a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518a:	f7fe fc8f 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 800518e:	61b8      	str	r0, [r7, #24]
        break;
 8005190:	e008      	b.n	80051a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005196:	61bb      	str	r3, [r7, #24]
        break;
 8005198:	e004      	b.n	80051a4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	77bb      	strb	r3, [r7, #30]
        break;
 80051a2:	bf00      	nop
    }

    if (pclk != 0U)
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d018      	beq.n	80051dc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	085a      	lsrs	r2, r3, #1
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	441a      	add	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b0f      	cmp	r3, #15
 80051c2:	d909      	bls.n	80051d8 <UART_SetConfig+0x4a0>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ca:	d205      	bcs.n	80051d8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	e001      	b.n	80051dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80051e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40007c00 	.word	0x40007c00
 80051f8:	40023800 	.word	0x40023800
 80051fc:	00f42400 	.word	0x00f42400

08005200 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	f003 0308 	and.w	r3, r3, #8
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00a      	beq.n	800522a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	430a      	orrs	r2, r1
 800524a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00a      	beq.n	800526e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	f003 0310 	and.w	r3, r3, #16
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00a      	beq.n	80052b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	430a      	orrs	r2, r1
 80052b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d01a      	beq.n	8005316 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	430a      	orrs	r2, r1
 80052f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052fe:	d10a      	bne.n	8005316 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	430a      	orrs	r2, r1
 8005314:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00a      	beq.n	8005338 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	605a      	str	r2, [r3, #4]
  }
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b08c      	sub	sp, #48	@ 0x30
 8005348:	af02      	add	r7, sp, #8
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005354:	f7fc faa4 	bl	80018a0 <HAL_GetTick>
 8005358:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0308 	and.w	r3, r3, #8
 8005364:	2b08      	cmp	r3, #8
 8005366:	d12e      	bne.n	80053c6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005368:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005370:	2200      	movs	r2, #0
 8005372:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f83b 	bl	80053f2 <UART_WaitOnFlagUntilTimeout>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d021      	beq.n	80053c6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	e853 3f00 	ldrex	r3, [r3]
 800538e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005396:	623b      	str	r3, [r7, #32]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	461a      	mov	r2, r3
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	61fb      	str	r3, [r7, #28]
 80053a2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a4:	69b9      	ldr	r1, [r7, #24]
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	e841 2300 	strex	r3, r2, [r1]
 80053ac:	617b      	str	r3, [r7, #20]
   return(result);
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1e6      	bne.n	8005382 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e011      	b.n	80053ea <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3728      	adds	r7, #40	@ 0x28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b084      	sub	sp, #16
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	60f8      	str	r0, [r7, #12]
 80053fa:	60b9      	str	r1, [r7, #8]
 80053fc:	603b      	str	r3, [r7, #0]
 80053fe:	4613      	mov	r3, r2
 8005400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005402:	e04f      	b.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800540a:	d04b      	beq.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800540c:	f7fc fa48 	bl	80018a0 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	429a      	cmp	r2, r3
 800541a:	d302      	bcc.n	8005422 <UART_WaitOnFlagUntilTimeout+0x30>
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e04e      	b.n	80054c4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	d037      	beq.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b80      	cmp	r3, #128	@ 0x80
 8005438:	d034      	beq.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2b40      	cmp	r3, #64	@ 0x40
 800543e:	d031      	beq.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	69db      	ldr	r3, [r3, #28]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b08      	cmp	r3, #8
 800544c:	d110      	bne.n	8005470 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2208      	movs	r2, #8
 8005454:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 f838 	bl	80054cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2208      	movs	r2, #8
 8005460:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e029      	b.n	80054c4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800547a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800547e:	d111      	bne.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005488:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f000 f81e 	bl	80054cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e00f      	b.n	80054c4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	69da      	ldr	r2, [r3, #28]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	4013      	ands	r3, r2
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	bf0c      	ite	eq
 80054b4:	2301      	moveq	r3, #1
 80054b6:	2300      	movne	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	461a      	mov	r2, r3
 80054bc:	79fb      	ldrb	r3, [r7, #7]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d0a0      	beq.n	8005404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3710      	adds	r7, #16
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b095      	sub	sp, #84	@ 0x54
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	461a      	mov	r2, r3
 80054f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80054f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054fa:	e841 2300 	strex	r3, r2, [r1]
 80054fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1e6      	bne.n	80054d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3308      	adds	r3, #8
 800550c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	61fb      	str	r3, [r7, #28]
   return(result);
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	f023 0301 	bic.w	r3, r3, #1
 800551c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3308      	adds	r3, #8
 8005524:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005526:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005528:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800552c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800552e:	e841 2300 	strex	r3, r2, [r1]
 8005532:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1e5      	bne.n	8005506 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800553e:	2b01      	cmp	r3, #1
 8005540:	d118      	bne.n	8005574 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	e853 3f00 	ldrex	r3, [r3]
 800554e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f023 0310 	bic.w	r3, r3, #16
 8005556:	647b      	str	r3, [r7, #68]	@ 0x44
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6979      	ldr	r1, [r7, #20]
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	e841 2300 	strex	r3, r2, [r1]
 800556c:	613b      	str	r3, [r7, #16]
   return(result);
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d1e6      	bne.n	8005542 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2220      	movs	r2, #32
 8005578:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005588:	bf00      	nop
 800558a:	3754      	adds	r7, #84	@ 0x54
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <StartGPSTask>:
static uint32_t until_next_park = 0;

extern osMessageQueueId_t gpsMsgQueueHandle;

void StartGPSTask(void *argument)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
	srand(0);
 800559c:	2000      	movs	r0, #0
 800559e:	f003 fa35 	bl	8008a0c <srand>
	lat = rand_float_range(LAT_MIN, LAT_MAX);
 80055a2:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8005674 <StartGPSTask+0xe0>
 80055a6:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8005678 <StartGPSTask+0xe4>
 80055aa:	f000 f877 	bl	800569c <rand_float_range>
 80055ae:	eef0 7a40 	vmov.f32	s15, s0
 80055b2:	4b32      	ldr	r3, [pc, #200]	@ (800567c <StartGPSTask+0xe8>)
 80055b4:	edc3 7a00 	vstr	s15, [r3]
	lon = rand_float_range(LON_MIN, LON_MAX);
 80055b8:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8005680 <StartGPSTask+0xec>
 80055bc:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8005684 <StartGPSTask+0xf0>
 80055c0:	f000 f86c 	bl	800569c <rand_float_range>
 80055c4:	eef0 7a40 	vmov.f32	s15, s0
 80055c8:	4b2f      	ldr	r3, [pc, #188]	@ (8005688 <StartGPSTask+0xf4>)
 80055ca:	edc3 7a00 	vstr	s15, [r3]

	until_next_park = rand_uint_range(PARK_INTERVAL_MIN, PARK_INTERVAL_MAX);
 80055ce:	210f      	movs	r1, #15
 80055d0:	2005      	movs	r0, #5
 80055d2:	f000 f887 	bl	80056e4 <rand_uint_range>
 80055d6:	4603      	mov	r3, r0
 80055d8:	4a2c      	ldr	r2, [pc, #176]	@ (800568c <StartGPSTask+0xf8>)
 80055da:	6013      	str	r3, [r2, #0]

	while (1)
	{
		if (is_parking)
 80055dc:	4b2c      	ldr	r3, [pc, #176]	@ (8005690 <StartGPSTask+0xfc>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d027      	beq.n	8005634 <StartGPSTask+0xa0>
		{
			if (park_counter == 0)
 80055e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005694 <StartGPSTask+0x100>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d103      	bne.n	80055f4 <StartGPSTask+0x60>
			{
				send_gps_msg(MSG_START);
 80055ec:	2001      	movs	r0, #1
 80055ee:	f000 f909 	bl	8005804 <send_gps_msg>
 80055f2:	e019      	b.n	8005628 <StartGPSTask+0x94>
			}
			else if (park_counter >= park_duration)
 80055f4:	4b27      	ldr	r3, [pc, #156]	@ (8005694 <StartGPSTask+0x100>)
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	4b27      	ldr	r3, [pc, #156]	@ (8005698 <StartGPSTask+0x104>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d310      	bcc.n	8005622 <StartGPSTask+0x8e>
			{
				send_gps_msg(MSG_STOP);
 8005600:	2002      	movs	r0, #2
 8005602:	f000 f8ff 	bl	8005804 <send_gps_msg>
				is_parking = 0;
 8005606:	4b22      	ldr	r3, [pc, #136]	@ (8005690 <StartGPSTask+0xfc>)
 8005608:	2200      	movs	r2, #0
 800560a:	701a      	strb	r2, [r3, #0]
				until_next_park = rand_uint_range(PARK_INTERVAL_MIN, PARK_INTERVAL_MAX);
 800560c:	210f      	movs	r1, #15
 800560e:	2005      	movs	r0, #5
 8005610:	f000 f868 	bl	80056e4 <rand_uint_range>
 8005614:	4603      	mov	r3, r0
 8005616:	4a1d      	ldr	r2, [pc, #116]	@ (800568c <StartGPSTask+0xf8>)
 8005618:	6013      	str	r3, [r2, #0]
				park_counter = 0;
 800561a:	4b1e      	ldr	r3, [pc, #120]	@ (8005694 <StartGPSTask+0x100>)
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	e002      	b.n	8005628 <StartGPSTask+0x94>
			}
			else
			{
				send_gps_msg(MSG_IDLE);
 8005622:	2000      	movs	r0, #0
 8005624:	f000 f8ee 	bl	8005804 <send_gps_msg>
			}
			park_counter++;
 8005628:	4b1a      	ldr	r3, [pc, #104]	@ (8005694 <StartGPSTask+0x100>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3301      	adds	r3, #1
 800562e:	4a19      	ldr	r2, [pc, #100]	@ (8005694 <StartGPSTask+0x100>)
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	e01a      	b.n	800566a <StartGPSTask+0xd6>
		}
		else
		{
			update_position_randomly();
 8005634:	f000 f86e 	bl	8005714 <update_position_randomly>
			send_gps_msg(MSG_IDLE);
 8005638:	2000      	movs	r0, #0
 800563a:	f000 f8e3 	bl	8005804 <send_gps_msg>
			if (--until_next_park == 0)
 800563e:	4b13      	ldr	r3, [pc, #76]	@ (800568c <StartGPSTask+0xf8>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3b01      	subs	r3, #1
 8005644:	4a11      	ldr	r2, [pc, #68]	@ (800568c <StartGPSTask+0xf8>)
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	4b10      	ldr	r3, [pc, #64]	@ (800568c <StartGPSTask+0xf8>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d10c      	bne.n	800566a <StartGPSTask+0xd6>
			{
				is_parking = 1;
 8005650:	4b0f      	ldr	r3, [pc, #60]	@ (8005690 <StartGPSTask+0xfc>)
 8005652:	2201      	movs	r2, #1
 8005654:	701a      	strb	r2, [r3, #0]
				park_duration = rand_uint_range(PARK_DURATION_MIN, PARK_DURATION_MAX);
 8005656:	210a      	movs	r1, #10
 8005658:	2001      	movs	r0, #1
 800565a:	f000 f843 	bl	80056e4 <rand_uint_range>
 800565e:	4603      	mov	r3, r0
 8005660:	4a0d      	ldr	r2, [pc, #52]	@ (8005698 <StartGPSTask+0x104>)
 8005662:	6013      	str	r3, [r2, #0]
				park_counter = 0;
 8005664:	4b0b      	ldr	r3, [pc, #44]	@ (8005694 <StartGPSTask+0x100>)
 8005666:	2200      	movs	r2, #0
 8005668:	601a      	str	r2, [r3, #0]
			}
		}

		osDelay(1000);
 800566a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800566e:	f000 fa77 	bl	8005b60 <osDelay>
		if (is_parking)
 8005672:	e7b3      	b.n	80055dc <StartGPSTask+0x48>
 8005674:	42053333 	.word	0x42053333
 8005678:	41ec0000 	.word	0x41ec0000
 800567c:	20000384 	.word	0x20000384
 8005680:	420f999a 	.word	0x420f999a
 8005684:	4208cccd 	.word	0x4208cccd
 8005688:	20000388 	.word	0x20000388
 800568c:	20000398 	.word	0x20000398
 8005690:	2000038c 	.word	0x2000038c
 8005694:	20000390 	.word	0x20000390
 8005698:	20000394 	.word	0x20000394

0800569c <rand_float_range>:
	}
}

static float rand_float_range(float min, float max)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80056a6:	edc7 0a00 	vstr	s1, [r7]
    return min + ((float)rand() / RAND_MAX) * (max - min);
 80056aa:	f003 f9dd 	bl	8008a68 <rand>
 80056ae:	ee07 0a90 	vmov	s15, r0
 80056b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056b6:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 80056e0 <rand_float_range+0x44>
 80056ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80056be:	edd7 6a00 	vldr	s13, [r7]
 80056c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80056c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80056ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80056d2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80056d6:	eeb0 0a67 	vmov.f32	s0, s15
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	4f000000 	.word	0x4f000000

080056e4 <rand_uint_range>:

static uint32_t rand_uint_range(uint32_t min, uint32_t max)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
    return min + (rand() % (max - min + 1));
 80056ee:	f003 f9bb 	bl	8008a68 <rand>
 80056f2:	4603      	mov	r3, r0
 80056f4:	461a      	mov	r2, r3
 80056f6:	6839      	ldr	r1, [r7, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	1acb      	subs	r3, r1, r3
 80056fc:	3301      	adds	r3, #1
 80056fe:	fbb2 f1f3 	udiv	r1, r2, r3
 8005702:	fb01 f303 	mul.w	r3, r1, r3
 8005706:	1ad2      	subs	r2, r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4413      	add	r3, r2
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <update_position_randomly>:

static void update_position_randomly(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
    float d_lat = rand_float_range(MOVE_STEP_MIN, MOVE_STEP_MAX);
 800571a:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 80057d4 <update_position_randomly+0xc0>
 800571e:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 80057d8 <update_position_randomly+0xc4>
 8005722:	f7ff ffbb 	bl	800569c <rand_float_range>
 8005726:	ed87 0a01 	vstr	s0, [r7, #4]
    float d_lon = rand_float_range(MOVE_STEP_MIN, MOVE_STEP_MAX);
 800572a:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80057d4 <update_position_randomly+0xc0>
 800572e:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 80057d8 <update_position_randomly+0xc4>
 8005732:	f7ff ffb3 	bl	800569c <rand_float_range>
 8005736:	ed87 0a00 	vstr	s0, [r7]

    lat += d_lat;
 800573a:	4b28      	ldr	r3, [pc, #160]	@ (80057dc <update_position_randomly+0xc8>)
 800573c:	ed93 7a00 	vldr	s14, [r3]
 8005740:	edd7 7a01 	vldr	s15, [r7, #4]
 8005744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005748:	4b24      	ldr	r3, [pc, #144]	@ (80057dc <update_position_randomly+0xc8>)
 800574a:	edc3 7a00 	vstr	s15, [r3]
    lon += d_lon;
 800574e:	4b24      	ldr	r3, [pc, #144]	@ (80057e0 <update_position_randomly+0xcc>)
 8005750:	ed93 7a00 	vldr	s14, [r3]
 8005754:	edd7 7a00 	vldr	s15, [r7]
 8005758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800575c:	4b20      	ldr	r3, [pc, #128]	@ (80057e0 <update_position_randomly+0xcc>)
 800575e:	edc3 7a00 	vstr	s15, [r3]

    if (lat < LAT_MIN) lat = LAT_MIN;
 8005762:	4b1e      	ldr	r3, [pc, #120]	@ (80057dc <update_position_randomly+0xc8>)
 8005764:	edd3 7a00 	vldr	s15, [r3]
 8005768:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80057e4 <update_position_randomly+0xd0>
 800576c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005774:	d502      	bpl.n	800577c <update_position_randomly+0x68>
 8005776:	4b19      	ldr	r3, [pc, #100]	@ (80057dc <update_position_randomly+0xc8>)
 8005778:	4a1b      	ldr	r2, [pc, #108]	@ (80057e8 <update_position_randomly+0xd4>)
 800577a:	601a      	str	r2, [r3, #0]
    if (lat > LAT_MAX) lat = LAT_MAX;
 800577c:	4b17      	ldr	r3, [pc, #92]	@ (80057dc <update_position_randomly+0xc8>)
 800577e:	edd3 7a00 	vldr	s15, [r3]
 8005782:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80057ec <update_position_randomly+0xd8>
 8005786:	eef4 7ac7 	vcmpe.f32	s15, s14
 800578a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800578e:	dd02      	ble.n	8005796 <update_position_randomly+0x82>
 8005790:	4b12      	ldr	r3, [pc, #72]	@ (80057dc <update_position_randomly+0xc8>)
 8005792:	4a17      	ldr	r2, [pc, #92]	@ (80057f0 <update_position_randomly+0xdc>)
 8005794:	601a      	str	r2, [r3, #0]
    if (lon < LON_MIN) lon = LON_MIN;
 8005796:	4b12      	ldr	r3, [pc, #72]	@ (80057e0 <update_position_randomly+0xcc>)
 8005798:	edd3 7a00 	vldr	s15, [r3]
 800579c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80057f4 <update_position_randomly+0xe0>
 80057a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057a8:	d502      	bpl.n	80057b0 <update_position_randomly+0x9c>
 80057aa:	4b0d      	ldr	r3, [pc, #52]	@ (80057e0 <update_position_randomly+0xcc>)
 80057ac:	4a12      	ldr	r2, [pc, #72]	@ (80057f8 <update_position_randomly+0xe4>)
 80057ae:	601a      	str	r2, [r3, #0]
    if (lon > LON_MAX) lon = LON_MAX;
 80057b0:	4b0b      	ldr	r3, [pc, #44]	@ (80057e0 <update_position_randomly+0xcc>)
 80057b2:	edd3 7a00 	vldr	s15, [r3]
 80057b6:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80057fc <update_position_randomly+0xe8>
 80057ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c2:	dc00      	bgt.n	80057c6 <update_position_randomly+0xb2>
}
 80057c4:	e002      	b.n	80057cc <update_position_randomly+0xb8>
    if (lon > LON_MAX) lon = LON_MAX;
 80057c6:	4b06      	ldr	r3, [pc, #24]	@ (80057e0 <update_position_randomly+0xcc>)
 80057c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005800 <update_position_randomly+0xec>)
 80057ca:	601a      	str	r2, [r3, #0]
}
 80057cc:	bf00      	nop
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	3a03126f 	.word	0x3a03126f
 80057d8:	ba03126f 	.word	0xba03126f
 80057dc:	20000384 	.word	0x20000384
 80057e0:	20000388 	.word	0x20000388
 80057e4:	41ec0000 	.word	0x41ec0000
 80057e8:	41ec0000 	.word	0x41ec0000
 80057ec:	42053333 	.word	0x42053333
 80057f0:	42053333 	.word	0x42053333
 80057f4:	4208cccd 	.word	0x4208cccd
 80057f8:	4208cccd 	.word	0x4208cccd
 80057fc:	420f999a 	.word	0x420f999a
 8005800:	420f999a 	.word	0x420f999a

08005804 <send_gps_msg>:

void send_gps_msg(msg_type_t type)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	4603      	mov	r3, r0
 800580c:	71fb      	strb	r3, [r7, #7]
	gps_msg_t msg;
	msg.msg_type = type;
 800580e:	79fb      	ldrb	r3, [r7, #7]
 8005810:	733b      	strb	r3, [r7, #12]
	msg.license_id = LICENSE_ID;
 8005812:	2300      	movs	r3, #0
 8005814:	f043 034e 	orr.w	r3, r3, #78	@ 0x4e
 8005818:	737b      	strb	r3, [r7, #13]
 800581a:	2300      	movs	r3, #0
 800581c:	f043 0361 	orr.w	r3, r3, #97	@ 0x61
 8005820:	73bb      	strb	r3, [r7, #14]
 8005822:	2300      	movs	r3, #0
 8005824:	f063 0343 	orn	r3, r3, #67	@ 0x43
 8005828:	73fb      	strb	r3, [r7, #15]
 800582a:	2300      	movs	r3, #0
 800582c:	743b      	strb	r3, [r7, #16]
	msg.utc_seconds = utc_seconds;
 800582e:	4b0c      	ldr	r3, [pc, #48]	@ (8005860 <send_gps_msg+0x5c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f8c7 3011 	str.w	r3, [r7, #17]
	msg.latitude = lat;
 8005836:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <send_gps_msg+0x60>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f8c7 3015 	str.w	r3, [r7, #21]
	msg.longitude = lon;
 800583e:	4b0a      	ldr	r3, [pc, #40]	@ (8005868 <send_gps_msg+0x64>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f8c7 3019 	str.w	r3, [r7, #25]

	osMessageQueuePut(gpsMsgQueueHandle, &msg, 0, osWaitForever);
 8005846:	4b09      	ldr	r3, [pc, #36]	@ (800586c <send_gps_msg+0x68>)
 8005848:	6818      	ldr	r0, [r3, #0]
 800584a:	f107 010c 	add.w	r1, r7, #12
 800584e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005852:	2200      	movs	r2, #0
 8005854:	f000 fa38 	bl	8005cc8 <osMessageQueuePut>
}
 8005858:	bf00      	nop
 800585a:	3720      	adds	r7, #32
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	20000380 	.word	0x20000380
 8005864:	20000384 	.word	0x20000384
 8005868:	20000388 	.word	0x20000388
 800586c:	20000328 	.word	0x20000328

08005870 <StartI2CSenderTask>:

extern I2C_HandleTypeDef hi2c1;
extern osMessageQueueId_t gpsMsgQueueHandle;

void StartI2CSenderTask(void *argument)
{
 8005870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005874:	b08c      	sub	sp, #48	@ 0x30
 8005876:	af04      	add	r7, sp, #16
 8005878:	6078      	str	r0, [r7, #4]
	gps_msg_t msg;
	while (1)
	{
		if (osMessageQueueGet(gpsMsgQueueHandle, &msg, 0, osWaitForever) == osOK)
 800587a:	4b26      	ldr	r3, [pc, #152]	@ (8005914 <StartI2CSenderTask+0xa4>)
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	f107 0108 	add.w	r1, r7, #8
 8005882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005886:	2200      	movs	r2, #0
 8005888:	f000 fa92 	bl	8005db0 <osMessageQueueGet>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1f3      	bne.n	800587a <StartI2CSenderTask+0xa>
		{
			char *type_str;
			if(msg.msg_type == MSG_IDLE) type_str = "IDLE";
 8005892:	7a3b      	ldrb	r3, [r7, #8]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d102      	bne.n	800589e <StartI2CSenderTask+0x2e>
 8005898:	4b1f      	ldr	r3, [pc, #124]	@ (8005918 <StartI2CSenderTask+0xa8>)
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e00a      	b.n	80058b4 <StartI2CSenderTask+0x44>
			else if(msg.msg_type == MSG_START) type_str = "START";
 800589e:	7a3b      	ldrb	r3, [r7, #8]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <StartI2CSenderTask+0x3a>
 80058a4:	4b1d      	ldr	r3, [pc, #116]	@ (800591c <StartI2CSenderTask+0xac>)
 80058a6:	61fb      	str	r3, [r7, #28]
 80058a8:	e004      	b.n	80058b4 <StartI2CSenderTask+0x44>
			else if(msg.msg_type == MSG_STOP) type_str = "STOP";
 80058aa:	7a3b      	ldrb	r3, [r7, #8]
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d101      	bne.n	80058b4 <StartI2CSenderTask+0x44>
 80058b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005920 <StartI2CSenderTask+0xb0>)
 80058b2:	61fb      	str	r3, [r7, #28]

			printf("Sending %s message: license=%08lu, time=%lu, lat=%.6f, lon=%.6f\n",
		           type_str, (unsigned long)msg.license_id, (unsigned long)msg.utc_seconds,
 80058b4:	f8d7 6009 	ldr.w	r6, [r7, #9]
 80058b8:	f8d7 800d 	ldr.w	r8, [r7, #13]
		           msg.latitude, msg.longitude);
 80058bc:	f8d7 3011 	ldr.w	r3, [r7, #17]
			printf("Sending %s message: license=%08lu, time=%lu, lat=%.6f, lon=%.6f\n",
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7fa fe61 	bl	8000588 <__aeabi_f2d>
 80058c6:	4604      	mov	r4, r0
 80058c8:	460d      	mov	r5, r1
		           msg.latitude, msg.longitude);
 80058ca:	f8d7 3015 	ldr.w	r3, [r7, #21]
			printf("Sending %s message: license=%08lu, time=%lu, lat=%.6f, lon=%.6f\n",
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fa fe5a 	bl	8000588 <__aeabi_f2d>
 80058d4:	4602      	mov	r2, r0
 80058d6:	460b      	mov	r3, r1
 80058d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058dc:	e9cd 4500 	strd	r4, r5, [sp]
 80058e0:	4643      	mov	r3, r8
 80058e2:	4632      	mov	r2, r6
 80058e4:	69f9      	ldr	r1, [r7, #28]
 80058e6:	480f      	ldr	r0, [pc, #60]	@ (8005924 <StartI2CSenderTask+0xb4>)
 80058e8:	f003 fe14 	bl	8009514 <iprintf>

			HAL_StatusTypeDef ret = HAL_I2C_Slave_Transmit(&hi2c1, (uint8_t*)&msg, sizeof(msg), HAL_MAX_DELAY);
 80058ec:	f107 0108 	add.w	r1, r7, #8
 80058f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80058f4:	2211      	movs	r2, #17
 80058f6:	480c      	ldr	r0, [pc, #48]	@ (8005928 <StartI2CSenderTask+0xb8>)
 80058f8:	f7fc fb38 	bl	8001f6c <HAL_I2C_Slave_Transmit>
 80058fc:	4603      	mov	r3, r0
 80058fe:	76fb      	strb	r3, [r7, #27]

			if (ret != HAL_OK)
 8005900:	7efb      	ldrb	r3, [r7, #27]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0b9      	beq.n	800587a <StartI2CSenderTask+0xa>
			{
				printf("I2C Transmit failed with code: %d\n", ret);
 8005906:	7efb      	ldrb	r3, [r7, #27]
 8005908:	4619      	mov	r1, r3
 800590a:	4808      	ldr	r0, [pc, #32]	@ (800592c <StartI2CSenderTask+0xbc>)
 800590c:	f003 fe02 	bl	8009514 <iprintf>
		if (osMessageQueueGet(gpsMsgQueueHandle, &msg, 0, osWaitForever) == osOK)
 8005910:	e7b3      	b.n	800587a <StartI2CSenderTask+0xa>
 8005912:	bf00      	nop
 8005914:	20000328 	.word	0x20000328
 8005918:	0800b514 	.word	0x0800b514
 800591c:	0800b51c 	.word	0x0800b51c
 8005920:	0800b524 	.word	0x0800b524
 8005924:	0800b52c 	.word	0x0800b52c
 8005928:	200001f4 	.word	0x200001f4
 800592c:	0800b570 	.word	0x0800b570

08005930 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005930:	b480      	push	{r7}
 8005932:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005934:	bf00      	nop
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
	...

08005940 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005946:	f3ef 8305 	mrs	r3, IPSR
 800594a:	60bb      	str	r3, [r7, #8]
  return(result);
 800594c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10f      	bne.n	8005972 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005952:	f3ef 8310 	mrs	r3, PRIMASK
 8005956:	607b      	str	r3, [r7, #4]
  return(result);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d105      	bne.n	800596a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800595e:	f3ef 8311 	mrs	r3, BASEPRI
 8005962:	603b      	str	r3, [r7, #0]
  return(result);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d007      	beq.n	800597a <osKernelInitialize+0x3a>
 800596a:	4b0e      	ldr	r3, [pc, #56]	@ (80059a4 <osKernelInitialize+0x64>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b02      	cmp	r3, #2
 8005970:	d103      	bne.n	800597a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005972:	f06f 0305 	mvn.w	r3, #5
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e00c      	b.n	8005994 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800597a:	4b0a      	ldr	r3, [pc, #40]	@ (80059a4 <osKernelInitialize+0x64>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d105      	bne.n	800598e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005982:	4b08      	ldr	r3, [pc, #32]	@ (80059a4 <osKernelInitialize+0x64>)
 8005984:	2201      	movs	r2, #1
 8005986:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005988:	2300      	movs	r3, #0
 800598a:	60fb      	str	r3, [r7, #12]
 800598c:	e002      	b.n	8005994 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800598e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005992:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005994:	68fb      	ldr	r3, [r7, #12]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	2000039c 	.word	0x2000039c

080059a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ae:	f3ef 8305 	mrs	r3, IPSR
 80059b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80059b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10f      	bne.n	80059da <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059ba:	f3ef 8310 	mrs	r3, PRIMASK
 80059be:	607b      	str	r3, [r7, #4]
  return(result);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d105      	bne.n	80059d2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80059c6:	f3ef 8311 	mrs	r3, BASEPRI
 80059ca:	603b      	str	r3, [r7, #0]
  return(result);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d007      	beq.n	80059e2 <osKernelStart+0x3a>
 80059d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a10 <osKernelStart+0x68>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d103      	bne.n	80059e2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80059da:	f06f 0305 	mvn.w	r3, #5
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	e010      	b.n	8005a04 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80059e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <osKernelStart+0x68>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d109      	bne.n	80059fe <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80059ea:	f7ff ffa1 	bl	8005930 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80059ee:	4b08      	ldr	r3, [pc, #32]	@ (8005a10 <osKernelStart+0x68>)
 80059f0:	2202      	movs	r2, #2
 80059f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80059f4:	f001 fb1a 	bl	800702c <vTaskStartScheduler>
      stat = osOK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60fb      	str	r3, [r7, #12]
 80059fc:	e002      	b.n	8005a04 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80059fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005a04:	68fb      	ldr	r3, [r7, #12]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	2000039c 	.word	0x2000039c

08005a14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b090      	sub	sp, #64	@ 0x40
 8005a18:	af04      	add	r7, sp, #16
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a20:	2300      	movs	r3, #0
 8005a22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a24:	f3ef 8305 	mrs	r3, IPSR
 8005a28:	61fb      	str	r3, [r7, #28]
  return(result);
 8005a2a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f040 8090 	bne.w	8005b52 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a32:	f3ef 8310 	mrs	r3, PRIMASK
 8005a36:	61bb      	str	r3, [r7, #24]
  return(result);
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d105      	bne.n	8005a4a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a3e:	f3ef 8311 	mrs	r3, BASEPRI
 8005a42:	617b      	str	r3, [r7, #20]
  return(result);
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d003      	beq.n	8005a52 <osThreadNew+0x3e>
 8005a4a:	4b44      	ldr	r3, [pc, #272]	@ (8005b5c <osThreadNew+0x148>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d07f      	beq.n	8005b52 <osThreadNew+0x13e>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d07c      	beq.n	8005b52 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8005a58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005a5e:	2318      	movs	r3, #24
 8005a60:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8005a66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a6a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d045      	beq.n	8005afe <osThreadNew+0xea>
      if (attr->name != NULL) {
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <osThreadNew+0x6c>
        name = attr->name;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d008      	beq.n	8005aa6 <osThreadNew+0x92>
 8005a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a96:	2b38      	cmp	r3, #56	@ 0x38
 8005a98:	d805      	bhi.n	8005aa6 <osThreadNew+0x92>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <osThreadNew+0x96>
        return (NULL);
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e054      	b.n	8005b54 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	089b      	lsrs	r3, r3, #2
 8005ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00e      	beq.n	8005ae0 <osThreadNew+0xcc>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	2ba7      	cmp	r3, #167	@ 0xa7
 8005ac8:	d90a      	bls.n	8005ae0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d006      	beq.n	8005ae0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <osThreadNew+0xcc>
        mem = 1;
 8005ada:	2301      	movs	r3, #1
 8005adc:	623b      	str	r3, [r7, #32]
 8005ade:	e010      	b.n	8005b02 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d10c      	bne.n	8005b02 <osThreadNew+0xee>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d108      	bne.n	8005b02 <osThreadNew+0xee>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d104      	bne.n	8005b02 <osThreadNew+0xee>
          mem = 0;
 8005af8:	2300      	movs	r3, #0
 8005afa:	623b      	str	r3, [r7, #32]
 8005afc:	e001      	b.n	8005b02 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 8005afe:	2300      	movs	r3, #0
 8005b00:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d110      	bne.n	8005b2a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b10:	9202      	str	r2, [sp, #8]
 8005b12:	9301      	str	r3, [sp, #4]
 8005b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f001 f886 	bl	8006c30 <xTaskCreateStatic>
 8005b24:	4603      	mov	r3, r0
 8005b26:	613b      	str	r3, [r7, #16]
 8005b28:	e013      	b.n	8005b52 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d110      	bne.n	8005b52 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	f107 0310 	add.w	r3, r7, #16
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f001 f8da 	bl	8006cfc <xTaskCreate>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d001      	beq.n	8005b52 <osThreadNew+0x13e>
          hTask = NULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b52:	693b      	ldr	r3, [r7, #16]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3730      	adds	r7, #48	@ 0x30
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	2000039c 	.word	0x2000039c

08005b60 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b68:	f3ef 8305 	mrs	r3, IPSR
 8005b6c:	613b      	str	r3, [r7, #16]
  return(result);
 8005b6e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10f      	bne.n	8005b94 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b74:	f3ef 8310 	mrs	r3, PRIMASK
 8005b78:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d105      	bne.n	8005b8c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b80:	f3ef 8311 	mrs	r3, BASEPRI
 8005b84:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d007      	beq.n	8005b9c <osDelay+0x3c>
 8005b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <osDelay+0x58>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d103      	bne.n	8005b9c <osDelay+0x3c>
    stat = osErrorISR;
 8005b94:	f06f 0305 	mvn.w	r3, #5
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	e007      	b.n	8005bac <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d002      	beq.n	8005bac <osDelay+0x4c>
      vTaskDelay(ticks);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f001 fa08 	bl	8006fbc <vTaskDelay>
    }
  }

  return (stat);
 8005bac:	697b      	ldr	r3, [r7, #20]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3718      	adds	r7, #24
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	2000039c 	.word	0x2000039c

08005bbc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b08c      	sub	sp, #48	@ 0x30
 8005bc0:	af02      	add	r7, sp, #8
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bcc:	f3ef 8305 	mrs	r3, IPSR
 8005bd0:	61bb      	str	r3, [r7, #24]
  return(result);
 8005bd2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d16f      	bne.n	8005cb8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bd8:	f3ef 8310 	mrs	r3, PRIMASK
 8005bdc:	617b      	str	r3, [r7, #20]
  return(result);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d105      	bne.n	8005bf0 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005be4:	f3ef 8311 	mrs	r3, BASEPRI
 8005be8:	613b      	str	r3, [r7, #16]
  return(result);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <osMessageQueueNew+0x3c>
 8005bf0:	4b34      	ldr	r3, [pc, #208]	@ (8005cc4 <osMessageQueueNew+0x108>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d05f      	beq.n	8005cb8 <osMessageQueueNew+0xfc>
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d05c      	beq.n	8005cb8 <osMessageQueueNew+0xfc>
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d059      	beq.n	8005cb8 <osMessageQueueNew+0xfc>
    mem = -1;
 8005c04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c08:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d029      	beq.n	8005c64 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d012      	beq.n	8005c3e <osMessageQueueNew+0x82>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	2b4f      	cmp	r3, #79	@ 0x4f
 8005c1e:	d90e      	bls.n	8005c3e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	695a      	ldr	r2, [r3, #20]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	68b9      	ldr	r1, [r7, #8]
 8005c30:	fb01 f303 	mul.w	r3, r1, r3
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d302      	bcc.n	8005c3e <osMessageQueueNew+0x82>
        mem = 1;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	623b      	str	r3, [r7, #32]
 8005c3c:	e014      	b.n	8005c68 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d110      	bne.n	8005c68 <osMessageQueueNew+0xac>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10c      	bne.n	8005c68 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d108      	bne.n	8005c68 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d104      	bne.n	8005c68 <osMessageQueueNew+0xac>
          mem = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	623b      	str	r3, [r7, #32]
 8005c62:	e001      	b.n	8005c68 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005c64:	2300      	movs	r3, #0
 8005c66:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005c68:	6a3b      	ldr	r3, [r7, #32]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d10b      	bne.n	8005c86 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2100      	movs	r1, #0
 8005c78:	9100      	str	r1, [sp, #0]
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fa5d 	bl	800613c <xQueueGenericCreateStatic>
 8005c82:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c84:	e008      	b.n	8005c98 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8005c86:	6a3b      	ldr	r3, [r7, #32]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d105      	bne.n	8005c98 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	68b9      	ldr	r1, [r7, #8]
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 fada 	bl	800624a <xQueueGenericCreate>
 8005c96:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00c      	beq.n	8005cb8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d003      	beq.n	8005cac <osMessageQueueNew+0xf0>
        name = attr->name;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	61fb      	str	r3, [r7, #28]
 8005caa:	e001      	b.n	8005cb0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8005cb0:	69f9      	ldr	r1, [r7, #28]
 8005cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005cb4:	f000 ff5e 	bl	8006b74 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3728      	adds	r7, #40	@ 0x28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	2000039c 	.word	0x2000039c

08005cc8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08a      	sub	sp, #40	@ 0x28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ce0:	f3ef 8305 	mrs	r3, IPSR
 8005ce4:	61fb      	str	r3, [r7, #28]
  return(result);
 8005ce6:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10f      	bne.n	8005d0c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cec:	f3ef 8310 	mrs	r3, PRIMASK
 8005cf0:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d105      	bne.n	8005d04 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005cf8:	f3ef 8311 	mrs	r3, BASEPRI
 8005cfc:	617b      	str	r3, [r7, #20]
  return(result);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d02c      	beq.n	8005d5e <osMessageQueuePut+0x96>
 8005d04:	4b28      	ldr	r3, [pc, #160]	@ (8005da8 <osMessageQueuePut+0xe0>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d128      	bne.n	8005d5e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d005      	beq.n	8005d1e <osMessageQueuePut+0x56>
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d002      	beq.n	8005d1e <osMessageQueuePut+0x56>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8005d1e:	f06f 0303 	mvn.w	r3, #3
 8005d22:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005d24:	e039      	b.n	8005d9a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8005d26:	2300      	movs	r3, #0
 8005d28:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005d2a:	f107 0210 	add.w	r2, r7, #16
 8005d2e:	2300      	movs	r3, #0
 8005d30:	68b9      	ldr	r1, [r7, #8]
 8005d32:	6a38      	ldr	r0, [r7, #32]
 8005d34:	f000 fbfa 	bl	800652c <xQueueGenericSendFromISR>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d003      	beq.n	8005d46 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8005d3e:	f06f 0302 	mvn.w	r3, #2
 8005d42:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005d44:	e029      	b.n	8005d9a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d026      	beq.n	8005d9a <osMessageQueuePut+0xd2>
 8005d4c:	4b17      	ldr	r3, [pc, #92]	@ (8005dac <osMessageQueuePut+0xe4>)
 8005d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005d5c:	e01d      	b.n	8005d9a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <osMessageQueuePut+0xa2>
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d103      	bne.n	8005d72 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8005d6a:	f06f 0303 	mvn.w	r3, #3
 8005d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d70:	e014      	b.n	8005d9c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005d72:	2300      	movs	r3, #0
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	6a38      	ldr	r0, [r7, #32]
 8005d7a:	f000 facd 	bl	8006318 <xQueueGenericSend>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d00b      	beq.n	8005d9c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8005d8a:	f06f 0301 	mvn.w	r3, #1
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d90:	e004      	b.n	8005d9c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8005d92:	f06f 0302 	mvn.w	r3, #2
 8005d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d98:	e000      	b.n	8005d9c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005d9a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3728      	adds	r7, #40	@ 0x28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	2000039c 	.word	0x2000039c
 8005dac:	e000ed04 	.word	0xe000ed04

08005db0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b08a      	sub	sp, #40	@ 0x28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dc6:	f3ef 8305 	mrs	r3, IPSR
 8005dca:	61fb      	str	r3, [r7, #28]
  return(result);
 8005dcc:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dd2:	f3ef 8310 	mrs	r3, PRIMASK
 8005dd6:	61bb      	str	r3, [r7, #24]
  return(result);
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d105      	bne.n	8005dea <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005dde:	f3ef 8311 	mrs	r3, BASEPRI
 8005de2:	617b      	str	r3, [r7, #20]
  return(result);
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d02c      	beq.n	8005e44 <osMessageQueueGet+0x94>
 8005dea:	4b28      	ldr	r3, [pc, #160]	@ (8005e8c <osMessageQueueGet+0xdc>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d128      	bne.n	8005e44 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <osMessageQueueGet+0x54>
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d002      	beq.n	8005e04 <osMessageQueueGet+0x54>
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d003      	beq.n	8005e0c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8005e04:	f06f 0303 	mvn.w	r3, #3
 8005e08:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e0a:	e038      	b.n	8005e7e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005e10:	f107 0310 	add.w	r3, r7, #16
 8005e14:	461a      	mov	r2, r3
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	6a38      	ldr	r0, [r7, #32]
 8005e1a:	f000 fd13 	bl	8006844 <xQueueReceiveFromISR>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d003      	beq.n	8005e2c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005e24:	f06f 0302 	mvn.w	r3, #2
 8005e28:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e2a:	e028      	b.n	8005e7e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d025      	beq.n	8005e7e <osMessageQueueGet+0xce>
 8005e32:	4b17      	ldr	r3, [pc, #92]	@ (8005e90 <osMessageQueueGet+0xe0>)
 8005e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e38:	601a      	str	r2, [r3, #0]
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e42:	e01c      	b.n	8005e7e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <osMessageQueueGet+0xa0>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d103      	bne.n	8005e58 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8005e50:	f06f 0303 	mvn.w	r3, #3
 8005e54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e56:	e013      	b.n	8005e80 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	68b9      	ldr	r1, [r7, #8]
 8005e5c:	6a38      	ldr	r0, [r7, #32]
 8005e5e:	f000 fc09 	bl	8006674 <xQueueReceive>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d00b      	beq.n	8005e80 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8005e6e:	f06f 0301 	mvn.w	r3, #1
 8005e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e74:	e004      	b.n	8005e80 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8005e76:	f06f 0302 	mvn.w	r3, #2
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e7c:	e000      	b.n	8005e80 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e7e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3728      	adds	r7, #40	@ 0x28
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	2000039c 	.word	0x2000039c
 8005e90:	e000ed04 	.word	0xe000ed04

08005e94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4a07      	ldr	r2, [pc, #28]	@ (8005ec0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005ea4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	4a06      	ldr	r2, [pc, #24]	@ (8005ec4 <vApplicationGetIdleTaskMemory+0x30>)
 8005eaa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005eb2:	601a      	str	r2, [r3, #0]
}
 8005eb4:	bf00      	nop
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	200003a0 	.word	0x200003a0
 8005ec4:	20000448 	.word	0x20000448

08005ec8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	4a07      	ldr	r2, [pc, #28]	@ (8005ef4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005ed8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	4a06      	ldr	r2, [pc, #24]	@ (8005ef8 <vApplicationGetTimerTaskMemory+0x30>)
 8005ede:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ee6:	601a      	str	r2, [r3, #0]
}
 8005ee8:	bf00      	nop
 8005eea:	3714      	adds	r7, #20
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr
 8005ef4:	20000848 	.word	0x20000848
 8005ef8:	200008f0 	.word	0x200008f0

08005efc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f103 0208 	add.w	r2, r3, #8
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f103 0208 	add.w	r2, r3, #8
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f103 0208 	add.w	r2, r3, #8
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f4a:	bf00      	nop
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr

08005f56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f56:	b480      	push	{r7}
 8005f58:	b085      	sub	sp, #20
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
 8005f5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	601a      	str	r2, [r3, #0]
}
 8005f92:	bf00      	nop
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b085      	sub	sp, #20
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
 8005fa6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fb4:	d103      	bne.n	8005fbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	60fb      	str	r3, [r7, #12]
 8005fbc:	e00c      	b.n	8005fd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	3308      	adds	r3, #8
 8005fc2:	60fb      	str	r3, [r7, #12]
 8005fc4:	e002      	b.n	8005fcc <vListInsert+0x2e>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d2f6      	bcs.n	8005fc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	601a      	str	r2, [r3, #0]
}
 8006004:	bf00      	nop
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6892      	ldr	r2, [r2, #8]
 8006026:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6852      	ldr	r2, [r2, #4]
 8006030:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	429a      	cmp	r2, r3
 800603a:	d103      	bne.n	8006044 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	1e5a      	subs	r2, r3, #1
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10d      	bne.n	8006094 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607c:	b672      	cpsid	i
 800607e:	f383 8811 	msr	BASEPRI, r3
 8006082:	f3bf 8f6f 	isb	sy
 8006086:	f3bf 8f4f 	dsb	sy
 800608a:	b662      	cpsie	i
 800608c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	e7fd      	b.n	8006090 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006094:	f002 f9a2 	bl	80083dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a0:	68f9      	ldr	r1, [r7, #12]
 80060a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060a4:	fb01 f303 	mul.w	r3, r1, r3
 80060a8:	441a      	add	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c4:	3b01      	subs	r3, #1
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060ca:	fb01 f303 	mul.w	r3, r1, r3
 80060ce:	441a      	add	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	22ff      	movs	r2, #255	@ 0xff
 80060d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	22ff      	movs	r2, #255	@ 0xff
 80060e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d114      	bne.n	8006114 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d01a      	beq.n	8006128 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	3310      	adds	r3, #16
 80060f6:	4618      	mov	r0, r3
 80060f8:	f001 fa44 	bl	8007584 <xTaskRemoveFromEventList>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d012      	beq.n	8006128 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006102:	4b0d      	ldr	r3, [pc, #52]	@ (8006138 <xQueueGenericReset+0xd4>)
 8006104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006108:	601a      	str	r2, [r3, #0]
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	f3bf 8f6f 	isb	sy
 8006112:	e009      	b.n	8006128 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3310      	adds	r3, #16
 8006118:	4618      	mov	r0, r3
 800611a:	f7ff feef 	bl	8005efc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	3324      	adds	r3, #36	@ 0x24
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff feea 	bl	8005efc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006128:	f002 f98e 	bl	8008448 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800612c:	2301      	movs	r3, #1
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	e000ed04 	.word	0xe000ed04

0800613c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08e      	sub	sp, #56	@ 0x38
 8006140:	af02      	add	r7, sp, #8
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10d      	bne.n	800616c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8006150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006154:	b672      	cpsid	i
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	b662      	cpsie	i
 8006164:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006166:	bf00      	nop
 8006168:	bf00      	nop
 800616a:	e7fd      	b.n	8006168 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10d      	bne.n	800618e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006176:	b672      	cpsid	i
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	b662      	cpsie	i
 8006186:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006188:	bf00      	nop
 800618a:	bf00      	nop
 800618c:	e7fd      	b.n	800618a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <xQueueGenericCreateStatic+0x5e>
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <xQueueGenericCreateStatic+0x62>
 800619a:	2301      	movs	r3, #1
 800619c:	e000      	b.n	80061a0 <xQueueGenericCreateStatic+0x64>
 800619e:	2300      	movs	r3, #0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10d      	bne.n	80061c0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80061a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a8:	b672      	cpsid	i
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	b662      	cpsie	i
 80061b8:	623b      	str	r3, [r7, #32]
}
 80061ba:	bf00      	nop
 80061bc:	bf00      	nop
 80061be:	e7fd      	b.n	80061bc <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d102      	bne.n	80061cc <xQueueGenericCreateStatic+0x90>
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <xQueueGenericCreateStatic+0x94>
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <xQueueGenericCreateStatic+0x96>
 80061d0:	2300      	movs	r3, #0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10d      	bne.n	80061f2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	b672      	cpsid	i
 80061dc:	f383 8811 	msr	BASEPRI, r3
 80061e0:	f3bf 8f6f 	isb	sy
 80061e4:	f3bf 8f4f 	dsb	sy
 80061e8:	b662      	cpsie	i
 80061ea:	61fb      	str	r3, [r7, #28]
}
 80061ec:	bf00      	nop
 80061ee:	bf00      	nop
 80061f0:	e7fd      	b.n	80061ee <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80061f2:	2350      	movs	r3, #80	@ 0x50
 80061f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b50      	cmp	r3, #80	@ 0x50
 80061fa:	d00d      	beq.n	8006218 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80061fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006200:	b672      	cpsid	i
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	b662      	cpsie	i
 8006210:	61bb      	str	r3, [r7, #24]
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	e7fd      	b.n	8006214 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006218:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800621e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00d      	beq.n	8006240 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800622c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	4613      	mov	r3, r2
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 f848 	bl	80062d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006242:	4618      	mov	r0, r3
 8006244:	3730      	adds	r7, #48	@ 0x30
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800624a:	b580      	push	{r7, lr}
 800624c:	b08a      	sub	sp, #40	@ 0x28
 800624e:	af02      	add	r7, sp, #8
 8006250:	60f8      	str	r0, [r7, #12]
 8006252:	60b9      	str	r1, [r7, #8]
 8006254:	4613      	mov	r3, r2
 8006256:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10d      	bne.n	800627a <xQueueGenericCreate+0x30>
	__asm volatile
 800625e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006262:	b672      	cpsid	i
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	b662      	cpsie	i
 8006272:	613b      	str	r3, [r7, #16]
}
 8006274:	bf00      	nop
 8006276:	bf00      	nop
 8006278:	e7fd      	b.n	8006276 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d102      	bne.n	8006286 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006280:	2300      	movs	r3, #0
 8006282:	61fb      	str	r3, [r7, #28]
 8006284:	e004      	b.n	8006290 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	fb02 f303 	mul.w	r3, r2, r3
 800628e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	3350      	adds	r3, #80	@ 0x50
 8006294:	4618      	mov	r0, r3
 8006296:	f002 f9cf 	bl	8008638 <pvPortMalloc>
 800629a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d011      	beq.n	80062c6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	3350      	adds	r3, #80	@ 0x50
 80062aa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062b4:	79fa      	ldrb	r2, [r7, #7]
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	9300      	str	r3, [sp, #0]
 80062ba:	4613      	mov	r3, r2
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	68b9      	ldr	r1, [r7, #8]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f000 f805 	bl	80062d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80062c6:	69bb      	ldr	r3, [r7, #24]
	}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3720      	adds	r7, #32
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
 80062dc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d103      	bne.n	80062ec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	69ba      	ldr	r2, [r7, #24]
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	e002      	b.n	80062f2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80062fe:	2101      	movs	r1, #1
 8006300:	69b8      	ldr	r0, [r7, #24]
 8006302:	f7ff feaf 	bl	8006064 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	78fa      	ldrb	r2, [r7, #3]
 800630a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800630e:	bf00      	nop
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
	...

08006318 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b08e      	sub	sp, #56	@ 0x38
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006326:	2300      	movs	r3, #0
 8006328:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	2b00      	cmp	r3, #0
 8006332:	d10d      	bne.n	8006350 <xQueueGenericSend+0x38>
	__asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006338:	b672      	cpsid	i
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	b662      	cpsie	i
 8006348:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800634a:	bf00      	nop
 800634c:	bf00      	nop
 800634e:	e7fd      	b.n	800634c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d103      	bne.n	800635e <xQueueGenericSend+0x46>
 8006356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635a:	2b00      	cmp	r3, #0
 800635c:	d101      	bne.n	8006362 <xQueueGenericSend+0x4a>
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <xQueueGenericSend+0x4c>
 8006362:	2300      	movs	r3, #0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10d      	bne.n	8006384 <xQueueGenericSend+0x6c>
	__asm volatile
 8006368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636c:	b672      	cpsid	i
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	b662      	cpsie	i
 800637c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800637e:	bf00      	nop
 8006380:	bf00      	nop
 8006382:	e7fd      	b.n	8006380 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b02      	cmp	r3, #2
 8006388:	d103      	bne.n	8006392 <xQueueGenericSend+0x7a>
 800638a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638e:	2b01      	cmp	r3, #1
 8006390:	d101      	bne.n	8006396 <xQueueGenericSend+0x7e>
 8006392:	2301      	movs	r3, #1
 8006394:	e000      	b.n	8006398 <xQueueGenericSend+0x80>
 8006396:	2300      	movs	r3, #0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d10d      	bne.n	80063b8 <xQueueGenericSend+0xa0>
	__asm volatile
 800639c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a0:	b672      	cpsid	i
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	b662      	cpsie	i
 80063b0:	623b      	str	r3, [r7, #32]
}
 80063b2:	bf00      	nop
 80063b4:	bf00      	nop
 80063b6:	e7fd      	b.n	80063b4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063b8:	f001 fab2 	bl	8007920 <xTaskGetSchedulerState>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d102      	bne.n	80063c8 <xQueueGenericSend+0xb0>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d101      	bne.n	80063cc <xQueueGenericSend+0xb4>
 80063c8:	2301      	movs	r3, #1
 80063ca:	e000      	b.n	80063ce <xQueueGenericSend+0xb6>
 80063cc:	2300      	movs	r3, #0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d10d      	bne.n	80063ee <xQueueGenericSend+0xd6>
	__asm volatile
 80063d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d6:	b672      	cpsid	i
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	b662      	cpsie	i
 80063e6:	61fb      	str	r3, [r7, #28]
}
 80063e8:	bf00      	nop
 80063ea:	bf00      	nop
 80063ec:	e7fd      	b.n	80063ea <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063ee:	f001 fff5 	bl	80083dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d302      	bcc.n	8006404 <xQueueGenericSend+0xec>
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b02      	cmp	r3, #2
 8006402:	d129      	bne.n	8006458 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006404:	683a      	ldr	r2, [r7, #0]
 8006406:	68b9      	ldr	r1, [r7, #8]
 8006408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800640a:	f000 faa3 	bl	8006954 <prvCopyDataToQueue>
 800640e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d010      	beq.n	800643a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800641a:	3324      	adds	r3, #36	@ 0x24
 800641c:	4618      	mov	r0, r3
 800641e:	f001 f8b1 	bl	8007584 <xTaskRemoveFromEventList>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d013      	beq.n	8006450 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006428:	4b3f      	ldr	r3, [pc, #252]	@ (8006528 <xQueueGenericSend+0x210>)
 800642a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	e00a      	b.n	8006450 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800643a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006440:	4b39      	ldr	r3, [pc, #228]	@ (8006528 <xQueueGenericSend+0x210>)
 8006442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006446:	601a      	str	r2, [r3, #0]
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006450:	f001 fffa 	bl	8008448 <vPortExitCritical>
				return pdPASS;
 8006454:	2301      	movs	r3, #1
 8006456:	e063      	b.n	8006520 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d103      	bne.n	8006466 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800645e:	f001 fff3 	bl	8008448 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006462:	2300      	movs	r3, #0
 8006464:	e05c      	b.n	8006520 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800646c:	f107 0314 	add.w	r3, r7, #20
 8006470:	4618      	mov	r0, r3
 8006472:	f001 f8ed 	bl	8007650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006476:	2301      	movs	r3, #1
 8006478:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800647a:	f001 ffe5 	bl	8008448 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800647e:	f000 fe49 	bl	8007114 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006482:	f001 ffab 	bl	80083dc <vPortEnterCritical>
 8006486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800648c:	b25b      	sxtb	r3, r3
 800648e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006492:	d103      	bne.n	800649c <xQueueGenericSend+0x184>
 8006494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006496:	2200      	movs	r2, #0
 8006498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800649c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064a2:	b25b      	sxtb	r3, r3
 80064a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064a8:	d103      	bne.n	80064b2 <xQueueGenericSend+0x19a>
 80064aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064b2:	f001 ffc9 	bl	8008448 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064b6:	1d3a      	adds	r2, r7, #4
 80064b8:	f107 0314 	add.w	r3, r7, #20
 80064bc:	4611      	mov	r1, r2
 80064be:	4618      	mov	r0, r3
 80064c0:	f001 f8dc 	bl	800767c <xTaskCheckForTimeOut>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d124      	bne.n	8006514 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064cc:	f000 fb3a 	bl	8006b44 <prvIsQueueFull>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d018      	beq.n	8006508 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d8:	3310      	adds	r3, #16
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	4611      	mov	r1, r2
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fffa 	bl	80074d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80064e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064e6:	f000 fac5 	bl	8006a74 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80064ea:	f000 fe21 	bl	8007130 <xTaskResumeAll>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f47f af7c 	bne.w	80063ee <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80064f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006528 <xQueueGenericSend+0x210>)
 80064f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	f3bf 8f4f 	dsb	sy
 8006502:	f3bf 8f6f 	isb	sy
 8006506:	e772      	b.n	80063ee <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800650a:	f000 fab3 	bl	8006a74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800650e:	f000 fe0f 	bl	8007130 <xTaskResumeAll>
 8006512:	e76c      	b.n	80063ee <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006516:	f000 faad 	bl	8006a74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800651a:	f000 fe09 	bl	8007130 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800651e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006520:	4618      	mov	r0, r3
 8006522:	3738      	adds	r7, #56	@ 0x38
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	e000ed04 	.word	0xe000ed04

0800652c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08e      	sub	sp, #56	@ 0x38
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800653e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10d      	bne.n	8006560 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006548:	b672      	cpsid	i
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	b662      	cpsie	i
 8006558:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800655a:	bf00      	nop
 800655c:	bf00      	nop
 800655e:	e7fd      	b.n	800655c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d103      	bne.n	800656e <xQueueGenericSendFromISR+0x42>
 8006566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <xQueueGenericSendFromISR+0x46>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <xQueueGenericSendFromISR+0x48>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10d      	bne.n	8006594 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657c:	b672      	cpsid	i
 800657e:	f383 8811 	msr	BASEPRI, r3
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	f3bf 8f4f 	dsb	sy
 800658a:	b662      	cpsie	i
 800658c:	623b      	str	r3, [r7, #32]
}
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	2b02      	cmp	r3, #2
 8006598:	d103      	bne.n	80065a2 <xQueueGenericSendFromISR+0x76>
 800659a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <xQueueGenericSendFromISR+0x7a>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e000      	b.n	80065a8 <xQueueGenericSendFromISR+0x7c>
 80065a6:	2300      	movs	r3, #0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10d      	bne.n	80065c8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80065ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b0:	b672      	cpsid	i
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	b662      	cpsie	i
 80065c0:	61fb      	str	r3, [r7, #28]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065c8:	f001 fff0 	bl	80085ac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065cc:	f3ef 8211 	mrs	r2, BASEPRI
 80065d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d4:	b672      	cpsid	i
 80065d6:	f383 8811 	msr	BASEPRI, r3
 80065da:	f3bf 8f6f 	isb	sy
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	b662      	cpsie	i
 80065e4:	61ba      	str	r2, [r7, #24]
 80065e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80065e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d302      	bcc.n	80065fe <xQueueGenericSendFromISR+0xd2>
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d12c      	bne.n	8006658 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80065fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006600:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006604:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800660e:	f000 f9a1 	bl	8006954 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006612:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800661a:	d112      	bne.n	8006642 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800661c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006620:	2b00      	cmp	r3, #0
 8006622:	d016      	beq.n	8006652 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006626:	3324      	adds	r3, #36	@ 0x24
 8006628:	4618      	mov	r0, r3
 800662a:	f000 ffab 	bl	8007584 <xTaskRemoveFromEventList>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00e      	beq.n	8006652 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00b      	beq.n	8006652 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	e007      	b.n	8006652 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006642:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006646:	3301      	adds	r3, #1
 8006648:	b2db      	uxtb	r3, r3
 800664a:	b25a      	sxtb	r2, r3
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006652:	2301      	movs	r3, #1
 8006654:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006656:	e001      	b.n	800665c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006658:	2300      	movs	r3, #0
 800665a:	637b      	str	r3, [r7, #52]	@ 0x34
 800665c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006666:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800666a:	4618      	mov	r0, r3
 800666c:	3738      	adds	r7, #56	@ 0x38
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08c      	sub	sp, #48	@ 0x30
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006680:	2300      	movs	r3, #0
 8006682:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10d      	bne.n	80066aa <xQueueReceive+0x36>
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006692:	b672      	cpsid	i
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	b662      	cpsie	i
 80066a2:	623b      	str	r3, [r7, #32]
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	e7fd      	b.n	80066a6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d103      	bne.n	80066b8 <xQueueReceive+0x44>
 80066b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d101      	bne.n	80066bc <xQueueReceive+0x48>
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <xQueueReceive+0x4a>
 80066bc:	2300      	movs	r3, #0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10d      	bne.n	80066de <xQueueReceive+0x6a>
	__asm volatile
 80066c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c6:	b672      	cpsid	i
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	b662      	cpsie	i
 80066d6:	61fb      	str	r3, [r7, #28]
}
 80066d8:	bf00      	nop
 80066da:	bf00      	nop
 80066dc:	e7fd      	b.n	80066da <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066de:	f001 f91f 	bl	8007920 <xTaskGetSchedulerState>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d102      	bne.n	80066ee <xQueueReceive+0x7a>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <xQueueReceive+0x7e>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e000      	b.n	80066f4 <xQueueReceive+0x80>
 80066f2:	2300      	movs	r3, #0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10d      	bne.n	8006714 <xQueueReceive+0xa0>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fc:	b672      	cpsid	i
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	b662      	cpsie	i
 800670c:	61bb      	str	r3, [r7, #24]
}
 800670e:	bf00      	nop
 8006710:	bf00      	nop
 8006712:	e7fd      	b.n	8006710 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006714:	f001 fe62 	bl	80083dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800671e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	d01f      	beq.n	8006764 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006724:	68b9      	ldr	r1, [r7, #8]
 8006726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006728:	f000 f97e 	bl	8006a28 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800672c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672e:	1e5a      	subs	r2, r3, #1
 8006730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006732:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00f      	beq.n	800675c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673e:	3310      	adds	r3, #16
 8006740:	4618      	mov	r0, r3
 8006742:	f000 ff1f 	bl	8007584 <xTaskRemoveFromEventList>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d007      	beq.n	800675c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800674c:	4b3c      	ldr	r3, [pc, #240]	@ (8006840 <xQueueReceive+0x1cc>)
 800674e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	f3bf 8f4f 	dsb	sy
 8006758:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800675c:	f001 fe74 	bl	8008448 <vPortExitCritical>
				return pdPASS;
 8006760:	2301      	movs	r3, #1
 8006762:	e069      	b.n	8006838 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d103      	bne.n	8006772 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800676a:	f001 fe6d 	bl	8008448 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800676e:	2300      	movs	r3, #0
 8006770:	e062      	b.n	8006838 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006774:	2b00      	cmp	r3, #0
 8006776:	d106      	bne.n	8006786 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006778:	f107 0310 	add.w	r3, r7, #16
 800677c:	4618      	mov	r0, r3
 800677e:	f000 ff67 	bl	8007650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006782:	2301      	movs	r3, #1
 8006784:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006786:	f001 fe5f 	bl	8008448 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800678a:	f000 fcc3 	bl	8007114 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800678e:	f001 fe25 	bl	80083dc <vPortEnterCritical>
 8006792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006798:	b25b      	sxtb	r3, r3
 800679a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800679e:	d103      	bne.n	80067a8 <xQueueReceive+0x134>
 80067a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067ae:	b25b      	sxtb	r3, r3
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067b4:	d103      	bne.n	80067be <xQueueReceive+0x14a>
 80067b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067be:	f001 fe43 	bl	8008448 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067c2:	1d3a      	adds	r2, r7, #4
 80067c4:	f107 0310 	add.w	r3, r7, #16
 80067c8:	4611      	mov	r1, r2
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 ff56 	bl	800767c <xTaskCheckForTimeOut>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d123      	bne.n	800681e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067d8:	f000 f99e 	bl	8006b18 <prvIsQueueEmpty>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d017      	beq.n	8006812 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e4:	3324      	adds	r3, #36	@ 0x24
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	4611      	mov	r1, r2
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 fe74 	bl	80074d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067f2:	f000 f93f 	bl	8006a74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067f6:	f000 fc9b 	bl	8007130 <xTaskResumeAll>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d189      	bne.n	8006714 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006800:	4b0f      	ldr	r3, [pc, #60]	@ (8006840 <xQueueReceive+0x1cc>)
 8006802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006806:	601a      	str	r2, [r3, #0]
 8006808:	f3bf 8f4f 	dsb	sy
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	e780      	b.n	8006714 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006814:	f000 f92e 	bl	8006a74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006818:	f000 fc8a 	bl	8007130 <xTaskResumeAll>
 800681c:	e77a      	b.n	8006714 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800681e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006820:	f000 f928 	bl	8006a74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006824:	f000 fc84 	bl	8007130 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800682a:	f000 f975 	bl	8006b18 <prvIsQueueEmpty>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	f43f af6f 	beq.w	8006714 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006836:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006838:	4618      	mov	r0, r3
 800683a:	3730      	adds	r7, #48	@ 0x30
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	e000ed04 	.word	0xe000ed04

08006844 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08e      	sub	sp, #56	@ 0x38
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10d      	bne.n	8006876 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800685a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685e:	b672      	cpsid	i
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	b662      	cpsie	i
 800686e:	623b      	str	r3, [r7, #32]
}
 8006870:	bf00      	nop
 8006872:	bf00      	nop
 8006874:	e7fd      	b.n	8006872 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d103      	bne.n	8006884 <xQueueReceiveFromISR+0x40>
 800687c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <xQueueReceiveFromISR+0x44>
 8006884:	2301      	movs	r3, #1
 8006886:	e000      	b.n	800688a <xQueueReceiveFromISR+0x46>
 8006888:	2300      	movs	r3, #0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10d      	bne.n	80068aa <xQueueReceiveFromISR+0x66>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006892:	b672      	cpsid	i
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	b662      	cpsie	i
 80068a2:	61fb      	str	r3, [r7, #28]
}
 80068a4:	bf00      	nop
 80068a6:	bf00      	nop
 80068a8:	e7fd      	b.n	80068a6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068aa:	f001 fe7f 	bl	80085ac <vPortValidateInterruptPriority>
	__asm volatile
 80068ae:	f3ef 8211 	mrs	r2, BASEPRI
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	b672      	cpsid	i
 80068b8:	f383 8811 	msr	BASEPRI, r3
 80068bc:	f3bf 8f6f 	isb	sy
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	b662      	cpsie	i
 80068c6:	61ba      	str	r2, [r7, #24]
 80068c8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80068ca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d02f      	beq.n	800693a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80068da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068e4:	68b9      	ldr	r1, [r7, #8]
 80068e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80068e8:	f000 f89e 	bl	8006a28 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ee:	1e5a      	subs	r2, r3, #1
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80068f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80068f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068fc:	d112      	bne.n	8006924 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d016      	beq.n	8006934 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	3310      	adds	r3, #16
 800690a:	4618      	mov	r0, r3
 800690c:	f000 fe3a 	bl	8007584 <xTaskRemoveFromEventList>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00e      	beq.n	8006934 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00b      	beq.n	8006934 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	601a      	str	r2, [r3, #0]
 8006922:	e007      	b.n	8006934 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006928:	3301      	adds	r3, #1
 800692a:	b2db      	uxtb	r3, r3
 800692c:	b25a      	sxtb	r2, r3
 800692e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006934:	2301      	movs	r3, #1
 8006936:	637b      	str	r3, [r7, #52]	@ 0x34
 8006938:	e001      	b.n	800693e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800693a:	2300      	movs	r3, #0
 800693c:	637b      	str	r3, [r7, #52]	@ 0x34
 800693e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006940:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f383 8811 	msr	BASEPRI, r3
}
 8006948:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800694a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800694c:	4618      	mov	r0, r3
 800694e:	3738      	adds	r7, #56	@ 0x38
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b086      	sub	sp, #24
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006968:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10d      	bne.n	800698e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d14d      	bne.n	8006a16 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	4618      	mov	r0, r3
 8006980:	f000 ffec 	bl	800795c <xTaskPriorityDisinherit>
 8006984:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	609a      	str	r2, [r3, #8]
 800698c:	e043      	b.n	8006a16 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d119      	bne.n	80069c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6858      	ldr	r0, [r3, #4]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699c:	461a      	mov	r2, r3
 800699e:	68b9      	ldr	r1, [r7, #8]
 80069a0:	f002 feeb 	bl	800977a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ac:	441a      	add	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d32b      	bcc.n	8006a16 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	605a      	str	r2, [r3, #4]
 80069c6:	e026      	b.n	8006a16 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	68d8      	ldr	r0, [r3, #12]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d0:	461a      	mov	r2, r3
 80069d2:	68b9      	ldr	r1, [r7, #8]
 80069d4:	f002 fed1 	bl	800977a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	68da      	ldr	r2, [r3, #12]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e0:	425b      	negs	r3, r3
 80069e2:	441a      	add	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d207      	bcs.n	8006a04 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	425b      	negs	r3, r3
 80069fe:	441a      	add	r2, r3
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d105      	bne.n	8006a16 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d002      	beq.n	8006a16 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	3b01      	subs	r3, #1
 8006a14:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006a1e:	697b      	ldr	r3, [r7, #20]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3718      	adds	r7, #24
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d018      	beq.n	8006a6c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a42:	441a      	add	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d303      	bcc.n	8006a5c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	68d9      	ldr	r1, [r3, #12]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a64:	461a      	mov	r2, r3
 8006a66:	6838      	ldr	r0, [r7, #0]
 8006a68:	f002 fe87 	bl	800977a <memcpy>
	}
}
 8006a6c:	bf00      	nop
 8006a6e:	3708      	adds	r7, #8
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006a7c:	f001 fcae 	bl	80083dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a86:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a88:	e011      	b.n	8006aae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d012      	beq.n	8006ab8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	3324      	adds	r3, #36	@ 0x24
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 fd74 	bl	8007584 <xTaskRemoveFromEventList>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006aa2:	f000 fe53 	bl	800774c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006aa6:	7bfb      	ldrb	r3, [r7, #15]
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	dce9      	bgt.n	8006a8a <prvUnlockQueue+0x16>
 8006ab6:	e000      	b.n	8006aba <prvUnlockQueue+0x46>
					break;
 8006ab8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	22ff      	movs	r2, #255	@ 0xff
 8006abe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006ac2:	f001 fcc1 	bl	8008448 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006ac6:	f001 fc89 	bl	80083dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ad0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ad2:	e011      	b.n	8006af8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d012      	beq.n	8006b02 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	3310      	adds	r3, #16
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 fd4f 	bl	8007584 <xTaskRemoveFromEventList>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006aec:	f000 fe2e 	bl	800774c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006af0:	7bbb      	ldrb	r3, [r7, #14]
 8006af2:	3b01      	subs	r3, #1
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006af8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	dce9      	bgt.n	8006ad4 <prvUnlockQueue+0x60>
 8006b00:	e000      	b.n	8006b04 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b02:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	22ff      	movs	r2, #255	@ 0xff
 8006b08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006b0c:	f001 fc9c 	bl	8008448 <vPortExitCritical>
}
 8006b10:	bf00      	nop
 8006b12:	3710      	adds	r7, #16
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b20:	f001 fc5c 	bl	80083dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d102      	bne.n	8006b32 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	e001      	b.n	8006b36 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b36:	f001 fc87 	bl	8008448 <vPortExitCritical>

	return xReturn;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b4c:	f001 fc46 	bl	80083dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d102      	bne.n	8006b62 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	e001      	b.n	8006b66 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b66:	f001 fc6f 	bl	8008448 <vPortExitCritical>

	return xReturn;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3710      	adds	r7, #16
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
 8006b82:	e014      	b.n	8006bae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006b84:	4a0f      	ldr	r2, [pc, #60]	@ (8006bc4 <vQueueAddToRegistry+0x50>)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d10b      	bne.n	8006ba8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006b90:	490c      	ldr	r1, [pc, #48]	@ (8006bc4 <vQueueAddToRegistry+0x50>)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006bc4 <vQueueAddToRegistry+0x50>)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	00db      	lsls	r3, r3, #3
 8006ba0:	4413      	add	r3, r2
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006ba6:	e006      	b.n	8006bb6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3301      	adds	r3, #1
 8006bac:	60fb      	str	r3, [r7, #12]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2b07      	cmp	r3, #7
 8006bb2:	d9e7      	bls.n	8006b84 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006bb4:	bf00      	nop
 8006bb6:	bf00      	nop
 8006bb8:	3714      	adds	r7, #20
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	200010f0 	.word	0x200010f0

08006bc8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006bd8:	f001 fc00 	bl	80083dc <vPortEnterCritical>
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006be2:	b25b      	sxtb	r3, r3
 8006be4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006be8:	d103      	bne.n	8006bf2 <vQueueWaitForMessageRestricted+0x2a>
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bf8:	b25b      	sxtb	r3, r3
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bfe:	d103      	bne.n	8006c08 <vQueueWaitForMessageRestricted+0x40>
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c08:	f001 fc1e 	bl	8008448 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d106      	bne.n	8006c22 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	3324      	adds	r3, #36	@ 0x24
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	68b9      	ldr	r1, [r7, #8]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fc83 	bl	8007528 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006c22:	6978      	ldr	r0, [r7, #20]
 8006c24:	f7ff ff26 	bl	8006a74 <prvUnlockQueue>
	}
 8006c28:	bf00      	nop
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b08e      	sub	sp, #56	@ 0x38
 8006c34:	af04      	add	r7, sp, #16
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
 8006c3c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10d      	bne.n	8006c60 <xTaskCreateStatic+0x30>
	__asm volatile
 8006c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c48:	b672      	cpsid	i
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	b662      	cpsie	i
 8006c58:	623b      	str	r3, [r7, #32]
}
 8006c5a:	bf00      	nop
 8006c5c:	bf00      	nop
 8006c5e:	e7fd      	b.n	8006c5c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d10d      	bne.n	8006c82 <xTaskCreateStatic+0x52>
	__asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6a:	b672      	cpsid	i
 8006c6c:	f383 8811 	msr	BASEPRI, r3
 8006c70:	f3bf 8f6f 	isb	sy
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	b662      	cpsie	i
 8006c7a:	61fb      	str	r3, [r7, #28]
}
 8006c7c:	bf00      	nop
 8006c7e:	bf00      	nop
 8006c80:	e7fd      	b.n	8006c7e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c82:	23a8      	movs	r3, #168	@ 0xa8
 8006c84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	2ba8      	cmp	r3, #168	@ 0xa8
 8006c8a:	d00d      	beq.n	8006ca8 <xTaskCreateStatic+0x78>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	b672      	cpsid	i
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	b662      	cpsie	i
 8006ca0:	61bb      	str	r3, [r7, #24]
}
 8006ca2:	bf00      	nop
 8006ca4:	bf00      	nop
 8006ca6:	e7fd      	b.n	8006ca4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006ca8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d01e      	beq.n	8006cee <xTaskCreateStatic+0xbe>
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d01b      	beq.n	8006cee <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cbe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006cc8:	2300      	movs	r3, #0
 8006cca:	9303      	str	r3, [sp, #12]
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cce:	9302      	str	r3, [sp, #8]
 8006cd0:	f107 0314 	add.w	r3, r7, #20
 8006cd4:	9301      	str	r3, [sp, #4]
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	68b9      	ldr	r1, [r7, #8]
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f851 	bl	8006d88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ce6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006ce8:	f000 f8f8 	bl	8006edc <prvAddNewTaskToReadyList>
 8006cec:	e001      	b.n	8006cf2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006cf2:	697b      	ldr	r3, [r7, #20]
	}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3728      	adds	r7, #40	@ 0x28
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08c      	sub	sp, #48	@ 0x30
 8006d00:	af04      	add	r7, sp, #16
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	603b      	str	r3, [r7, #0]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d0c:	88fb      	ldrh	r3, [r7, #6]
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4618      	mov	r0, r3
 8006d12:	f001 fc91 	bl	8008638 <pvPortMalloc>
 8006d16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00e      	beq.n	8006d3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006d1e:	20a8      	movs	r0, #168	@ 0xa8
 8006d20:	f001 fc8a 	bl	8008638 <pvPortMalloc>
 8006d24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d32:	e005      	b.n	8006d40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006d34:	6978      	ldr	r0, [r7, #20]
 8006d36:	f001 fd4d 	bl	80087d4 <vPortFree>
 8006d3a:	e001      	b.n	8006d40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d017      	beq.n	8006d76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006d4e:	88fa      	ldrh	r2, [r7, #6]
 8006d50:	2300      	movs	r3, #0
 8006d52:	9303      	str	r3, [sp, #12]
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	9302      	str	r3, [sp, #8]
 8006d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	68b9      	ldr	r1, [r7, #8]
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f000 f80f 	bl	8006d88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d6a:	69f8      	ldr	r0, [r7, #28]
 8006d6c:	f000 f8b6 	bl	8006edc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d70:	2301      	movs	r3, #1
 8006d72:	61bb      	str	r3, [r7, #24]
 8006d74:	e002      	b.n	8006d7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d7c:	69bb      	ldr	r3, [r7, #24]
	}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3720      	adds	r7, #32
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
	...

08006d88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
 8006d94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d98:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	461a      	mov	r2, r3
 8006da0:	21a5      	movs	r1, #165	@ 0xa5
 8006da2:	f002 fc0c 	bl	80095be <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006daa:	6879      	ldr	r1, [r7, #4]
 8006dac:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8006db0:	440b      	add	r3, r1
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	f023 0307 	bic.w	r3, r3, #7
 8006dbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00d      	beq.n	8006de6 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8006dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dce:	b672      	cpsid	i
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	b662      	cpsie	i
 8006dde:	617b      	str	r3, [r7, #20]
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d01f      	beq.n	8006e2c <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006dec:	2300      	movs	r3, #0
 8006dee:	61fb      	str	r3, [r7, #28]
 8006df0:	e012      	b.n	8006e18 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006df2:	68ba      	ldr	r2, [r7, #8]
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	4413      	add	r3, r2
 8006df8:	7819      	ldrb	r1, [r3, #0]
 8006dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	4413      	add	r3, r2
 8006e00:	3334      	adds	r3, #52	@ 0x34
 8006e02:	460a      	mov	r2, r1
 8006e04:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	4413      	add	r3, r2
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d006      	beq.n	8006e20 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	3301      	adds	r3, #1
 8006e16:	61fb      	str	r3, [r7, #28]
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	2b0f      	cmp	r3, #15
 8006e1c:	d9e9      	bls.n	8006df2 <prvInitialiseNewTask+0x6a>
 8006e1e:	e000      	b.n	8006e22 <prvInitialiseNewTask+0x9a>
			{
				break;
 8006e20:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e2a:	e003      	b.n	8006e34 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e36:	2b37      	cmp	r3, #55	@ 0x37
 8006e38:	d901      	bls.n	8006e3e <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e3a:	2337      	movs	r3, #55	@ 0x37
 8006e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e42:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e48:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e52:	3304      	adds	r3, #4
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7ff f871 	bl	8005f3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5c:	3318      	adds	r3, #24
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7ff f86c 	bl	8005f3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e78:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8c:	3354      	adds	r3, #84	@ 0x54
 8006e8e:	224c      	movs	r2, #76	@ 0x4c
 8006e90:	2100      	movs	r1, #0
 8006e92:	4618      	mov	r0, r3
 8006e94:	f002 fb93 	bl	80095be <memset>
 8006e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed0 <prvInitialiseNewTask+0x148>)
 8006e9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed4 <prvInitialiseNewTask+0x14c>)
 8006ea2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed8 <prvInitialiseNewTask+0x150>)
 8006ea8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	68f9      	ldr	r1, [r7, #12]
 8006eae:	69b8      	ldr	r0, [r7, #24]
 8006eb0:	f001 f984 	bl	80081bc <pxPortInitialiseStack>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ec4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ec6:	bf00      	nop
 8006ec8:	3720      	adds	r7, #32
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	2000537c 	.word	0x2000537c
 8006ed4:	200053e4 	.word	0x200053e4
 8006ed8:	2000544c 	.word	0x2000544c

08006edc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ee4:	f001 fa7a 	bl	80083dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8006fa0 <prvAddNewTaskToReadyList+0xc4>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3301      	adds	r3, #1
 8006eee:	4a2c      	ldr	r2, [pc, #176]	@ (8006fa0 <prvAddNewTaskToReadyList+0xc4>)
 8006ef0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8006fa4 <prvAddNewTaskToReadyList+0xc8>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d109      	bne.n	8006f0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006efa:	4a2a      	ldr	r2, [pc, #168]	@ (8006fa4 <prvAddNewTaskToReadyList+0xc8>)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f00:	4b27      	ldr	r3, [pc, #156]	@ (8006fa0 <prvAddNewTaskToReadyList+0xc4>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d110      	bne.n	8006f2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f08:	f000 fc44 	bl	8007794 <prvInitialiseTaskLists>
 8006f0c:	e00d      	b.n	8006f2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f0e:	4b26      	ldr	r3, [pc, #152]	@ (8006fa8 <prvAddNewTaskToReadyList+0xcc>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d109      	bne.n	8006f2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f16:	4b23      	ldr	r3, [pc, #140]	@ (8006fa4 <prvAddNewTaskToReadyList+0xc8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d802      	bhi.n	8006f2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f24:	4a1f      	ldr	r2, [pc, #124]	@ (8006fa4 <prvAddNewTaskToReadyList+0xc8>)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f2a:	4b20      	ldr	r3, [pc, #128]	@ (8006fac <prvAddNewTaskToReadyList+0xd0>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	4a1e      	ldr	r2, [pc, #120]	@ (8006fac <prvAddNewTaskToReadyList+0xd0>)
 8006f32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f34:	4b1d      	ldr	r3, [pc, #116]	@ (8006fac <prvAddNewTaskToReadyList+0xd0>)
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f40:	4b1b      	ldr	r3, [pc, #108]	@ (8006fb0 <prvAddNewTaskToReadyList+0xd4>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d903      	bls.n	8006f50 <prvAddNewTaskToReadyList+0x74>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	4a18      	ldr	r2, [pc, #96]	@ (8006fb0 <prvAddNewTaskToReadyList+0xd4>)
 8006f4e:	6013      	str	r3, [r2, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f54:	4613      	mov	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	4a15      	ldr	r2, [pc, #84]	@ (8006fb4 <prvAddNewTaskToReadyList+0xd8>)
 8006f5e:	441a      	add	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3304      	adds	r3, #4
 8006f64:	4619      	mov	r1, r3
 8006f66:	4610      	mov	r0, r2
 8006f68:	f7fe fff5 	bl	8005f56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006f6c:	f001 fa6c 	bl	8008448 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006f70:	4b0d      	ldr	r3, [pc, #52]	@ (8006fa8 <prvAddNewTaskToReadyList+0xcc>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00e      	beq.n	8006f96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006f78:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa4 <prvAddNewTaskToReadyList+0xc8>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d207      	bcs.n	8006f96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006f86:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb8 <prvAddNewTaskToReadyList+0xdc>)
 8006f88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f96:	bf00      	nop
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	20001604 	.word	0x20001604
 8006fa4:	20001130 	.word	0x20001130
 8006fa8:	20001610 	.word	0x20001610
 8006fac:	20001620 	.word	0x20001620
 8006fb0:	2000160c 	.word	0x2000160c
 8006fb4:	20001134 	.word	0x20001134
 8006fb8:	e000ed04 	.word	0xe000ed04

08006fbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d01a      	beq.n	8007004 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006fce:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <vTaskDelay+0x68>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00d      	beq.n	8006ff2 <vTaskDelay+0x36>
	__asm volatile
 8006fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fda:	b672      	cpsid	i
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	b662      	cpsie	i
 8006fea:	60bb      	str	r3, [r7, #8]
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	e7fd      	b.n	8006fee <vTaskDelay+0x32>
			vTaskSuspendAll();
 8006ff2:	f000 f88f 	bl	8007114 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f000 fd23 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006ffe:	f000 f897 	bl	8007130 <xTaskResumeAll>
 8007002:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d107      	bne.n	800701a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800700a:	4b07      	ldr	r3, [pc, #28]	@ (8007028 <vTaskDelay+0x6c>)
 800700c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800701a:	bf00      	nop
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	2000162c 	.word	0x2000162c
 8007028:	e000ed04 	.word	0xe000ed04

0800702c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b08a      	sub	sp, #40	@ 0x28
 8007030:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007032:	2300      	movs	r3, #0
 8007034:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007036:	2300      	movs	r3, #0
 8007038:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800703a:	463a      	mov	r2, r7
 800703c:	1d39      	adds	r1, r7, #4
 800703e:	f107 0308 	add.w	r3, r7, #8
 8007042:	4618      	mov	r0, r3
 8007044:	f7fe ff26 	bl	8005e94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68ba      	ldr	r2, [r7, #8]
 800704e:	9202      	str	r2, [sp, #8]
 8007050:	9301      	str	r3, [sp, #4]
 8007052:	2300      	movs	r3, #0
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	2300      	movs	r3, #0
 8007058:	460a      	mov	r2, r1
 800705a:	4926      	ldr	r1, [pc, #152]	@ (80070f4 <vTaskStartScheduler+0xc8>)
 800705c:	4826      	ldr	r0, [pc, #152]	@ (80070f8 <vTaskStartScheduler+0xcc>)
 800705e:	f7ff fde7 	bl	8006c30 <xTaskCreateStatic>
 8007062:	4603      	mov	r3, r0
 8007064:	4a25      	ldr	r2, [pc, #148]	@ (80070fc <vTaskStartScheduler+0xd0>)
 8007066:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007068:	4b24      	ldr	r3, [pc, #144]	@ (80070fc <vTaskStartScheduler+0xd0>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007070:	2301      	movs	r3, #1
 8007072:	617b      	str	r3, [r7, #20]
 8007074:	e001      	b.n	800707a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007076:	2300      	movs	r3, #0
 8007078:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d102      	bne.n	8007086 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007080:	f000 fd34 	bl	8007aec <xTimerCreateTimerTask>
 8007084:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d11d      	bne.n	80070c8 <vTaskStartScheduler+0x9c>
	__asm volatile
 800708c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007090:	b672      	cpsid	i
 8007092:	f383 8811 	msr	BASEPRI, r3
 8007096:	f3bf 8f6f 	isb	sy
 800709a:	f3bf 8f4f 	dsb	sy
 800709e:	b662      	cpsie	i
 80070a0:	613b      	str	r3, [r7, #16]
}
 80070a2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070a4:	4b16      	ldr	r3, [pc, #88]	@ (8007100 <vTaskStartScheduler+0xd4>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	3354      	adds	r3, #84	@ 0x54
 80070aa:	4a16      	ldr	r2, [pc, #88]	@ (8007104 <vTaskStartScheduler+0xd8>)
 80070ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070ae:	4b16      	ldr	r3, [pc, #88]	@ (8007108 <vTaskStartScheduler+0xdc>)
 80070b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80070b6:	4b15      	ldr	r3, [pc, #84]	@ (800710c <vTaskStartScheduler+0xe0>)
 80070b8:	2201      	movs	r2, #1
 80070ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80070bc:	4b14      	ldr	r3, [pc, #80]	@ (8007110 <vTaskStartScheduler+0xe4>)
 80070be:	2200      	movs	r2, #0
 80070c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80070c2:	f001 f90d 	bl	80082e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80070c6:	e011      	b.n	80070ec <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ce:	d10d      	bne.n	80070ec <vTaskStartScheduler+0xc0>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	b672      	cpsid	i
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	b662      	cpsie	i
 80070e4:	60fb      	str	r3, [r7, #12]
}
 80070e6:	bf00      	nop
 80070e8:	bf00      	nop
 80070ea:	e7fd      	b.n	80070e8 <vTaskStartScheduler+0xbc>
}
 80070ec:	bf00      	nop
 80070ee:	3718      	adds	r7, #24
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	0800b594 	.word	0x0800b594
 80070f8:	08007765 	.word	0x08007765
 80070fc:	20001628 	.word	0x20001628
 8007100:	20001130 	.word	0x20001130
 8007104:	2000001c 	.word	0x2000001c
 8007108:	20001624 	.word	0x20001624
 800710c:	20001610 	.word	0x20001610
 8007110:	20001608 	.word	0x20001608

08007114 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007114:	b480      	push	{r7}
 8007116:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007118:	4b04      	ldr	r3, [pc, #16]	@ (800712c <vTaskSuspendAll+0x18>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3301      	adds	r3, #1
 800711e:	4a03      	ldr	r2, [pc, #12]	@ (800712c <vTaskSuspendAll+0x18>)
 8007120:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007122:	bf00      	nop
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	2000162c 	.word	0x2000162c

08007130 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007136:	2300      	movs	r3, #0
 8007138:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800713a:	2300      	movs	r3, #0
 800713c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800713e:	4b43      	ldr	r3, [pc, #268]	@ (800724c <xTaskResumeAll+0x11c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10d      	bne.n	8007162 <xTaskResumeAll+0x32>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714a:	b672      	cpsid	i
 800714c:	f383 8811 	msr	BASEPRI, r3
 8007150:	f3bf 8f6f 	isb	sy
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	b662      	cpsie	i
 800715a:	603b      	str	r3, [r7, #0]
}
 800715c:	bf00      	nop
 800715e:	bf00      	nop
 8007160:	e7fd      	b.n	800715e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007162:	f001 f93b 	bl	80083dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007166:	4b39      	ldr	r3, [pc, #228]	@ (800724c <xTaskResumeAll+0x11c>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3b01      	subs	r3, #1
 800716c:	4a37      	ldr	r2, [pc, #220]	@ (800724c <xTaskResumeAll+0x11c>)
 800716e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007170:	4b36      	ldr	r3, [pc, #216]	@ (800724c <xTaskResumeAll+0x11c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d162      	bne.n	800723e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007178:	4b35      	ldr	r3, [pc, #212]	@ (8007250 <xTaskResumeAll+0x120>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d05e      	beq.n	800723e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007180:	e02f      	b.n	80071e2 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007182:	4b34      	ldr	r3, [pc, #208]	@ (8007254 <xTaskResumeAll+0x124>)
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	3318      	adds	r3, #24
 800718e:	4618      	mov	r0, r3
 8007190:	f7fe ff3e 	bl	8006010 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	3304      	adds	r3, #4
 8007198:	4618      	mov	r0, r3
 800719a:	f7fe ff39 	bl	8006010 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071a2:	4b2d      	ldr	r3, [pc, #180]	@ (8007258 <xTaskResumeAll+0x128>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d903      	bls.n	80071b2 <xTaskResumeAll+0x82>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007258 <xTaskResumeAll+0x128>)
 80071b0:	6013      	str	r3, [r2, #0]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071b6:	4613      	mov	r3, r2
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	4413      	add	r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	4a27      	ldr	r2, [pc, #156]	@ (800725c <xTaskResumeAll+0x12c>)
 80071c0:	441a      	add	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	3304      	adds	r3, #4
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f7fe fec4 	bl	8005f56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d2:	4b23      	ldr	r3, [pc, #140]	@ (8007260 <xTaskResumeAll+0x130>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d8:	429a      	cmp	r2, r3
 80071da:	d302      	bcc.n	80071e2 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80071dc:	4b21      	ldr	r3, [pc, #132]	@ (8007264 <xTaskResumeAll+0x134>)
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071e2:	4b1c      	ldr	r3, [pc, #112]	@ (8007254 <xTaskResumeAll+0x124>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1cb      	bne.n	8007182 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80071f0:	f000 fb76 	bl	80078e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80071f4:	4b1c      	ldr	r3, [pc, #112]	@ (8007268 <xTaskResumeAll+0x138>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d010      	beq.n	8007222 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007200:	f000 f846 	bl	8007290 <xTaskIncrementTick>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 800720a:	4b16      	ldr	r3, [pc, #88]	@ (8007264 <xTaskResumeAll+0x134>)
 800720c:	2201      	movs	r2, #1
 800720e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	3b01      	subs	r3, #1
 8007214:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1f1      	bne.n	8007200 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 800721c:	4b12      	ldr	r3, [pc, #72]	@ (8007268 <xTaskResumeAll+0x138>)
 800721e:	2200      	movs	r2, #0
 8007220:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007222:	4b10      	ldr	r3, [pc, #64]	@ (8007264 <xTaskResumeAll+0x134>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d009      	beq.n	800723e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800722a:	2301      	movs	r3, #1
 800722c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800722e:	4b0f      	ldr	r3, [pc, #60]	@ (800726c <xTaskResumeAll+0x13c>)
 8007230:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800723e:	f001 f903 	bl	8008448 <vPortExitCritical>

	return xAlreadyYielded;
 8007242:	68bb      	ldr	r3, [r7, #8]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	2000162c 	.word	0x2000162c
 8007250:	20001604 	.word	0x20001604
 8007254:	200015c4 	.word	0x200015c4
 8007258:	2000160c 	.word	0x2000160c
 800725c:	20001134 	.word	0x20001134
 8007260:	20001130 	.word	0x20001130
 8007264:	20001618 	.word	0x20001618
 8007268:	20001614 	.word	0x20001614
 800726c:	e000ed04 	.word	0xe000ed04

08007270 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007276:	4b05      	ldr	r3, [pc, #20]	@ (800728c <xTaskGetTickCount+0x1c>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800727c:	687b      	ldr	r3, [r7, #4]
}
 800727e:	4618      	mov	r0, r3
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	20001608 	.word	0x20001608

08007290 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007296:	2300      	movs	r3, #0
 8007298:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800729a:	4b50      	ldr	r3, [pc, #320]	@ (80073dc <xTaskIncrementTick+0x14c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f040 808c 	bne.w	80073bc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072a4:	4b4e      	ldr	r3, [pc, #312]	@ (80073e0 <xTaskIncrementTick+0x150>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3301      	adds	r3, #1
 80072aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80072ac:	4a4c      	ldr	r2, [pc, #304]	@ (80073e0 <xTaskIncrementTick+0x150>)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d123      	bne.n	8007300 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80072b8:	4b4a      	ldr	r3, [pc, #296]	@ (80073e4 <xTaskIncrementTick+0x154>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00d      	beq.n	80072de <xTaskIncrementTick+0x4e>
	__asm volatile
 80072c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c6:	b672      	cpsid	i
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	b662      	cpsie	i
 80072d6:	603b      	str	r3, [r7, #0]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <xTaskIncrementTick+0x4a>
 80072de:	4b41      	ldr	r3, [pc, #260]	@ (80073e4 <xTaskIncrementTick+0x154>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	60fb      	str	r3, [r7, #12]
 80072e4:	4b40      	ldr	r3, [pc, #256]	@ (80073e8 <xTaskIncrementTick+0x158>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a3e      	ldr	r2, [pc, #248]	@ (80073e4 <xTaskIncrementTick+0x154>)
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	4a3e      	ldr	r2, [pc, #248]	@ (80073e8 <xTaskIncrementTick+0x158>)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6013      	str	r3, [r2, #0]
 80072f2:	4b3e      	ldr	r3, [pc, #248]	@ (80073ec <xTaskIncrementTick+0x15c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3301      	adds	r3, #1
 80072f8:	4a3c      	ldr	r2, [pc, #240]	@ (80073ec <xTaskIncrementTick+0x15c>)
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	f000 faf0 	bl	80078e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007300:	4b3b      	ldr	r3, [pc, #236]	@ (80073f0 <xTaskIncrementTick+0x160>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	429a      	cmp	r2, r3
 8007308:	d349      	bcc.n	800739e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800730a:	4b36      	ldr	r3, [pc, #216]	@ (80073e4 <xTaskIncrementTick+0x154>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d104      	bne.n	800731e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007314:	4b36      	ldr	r3, [pc, #216]	@ (80073f0 <xTaskIncrementTick+0x160>)
 8007316:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800731a:	601a      	str	r2, [r3, #0]
					break;
 800731c:	e03f      	b.n	800739e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800731e:	4b31      	ldr	r3, [pc, #196]	@ (80073e4 <xTaskIncrementTick+0x154>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	429a      	cmp	r2, r3
 8007334:	d203      	bcs.n	800733e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007336:	4a2e      	ldr	r2, [pc, #184]	@ (80073f0 <xTaskIncrementTick+0x160>)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800733c:	e02f      	b.n	800739e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	3304      	adds	r3, #4
 8007342:	4618      	mov	r0, r3
 8007344:	f7fe fe64 	bl	8006010 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734c:	2b00      	cmp	r3, #0
 800734e:	d004      	beq.n	800735a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	3318      	adds	r3, #24
 8007354:	4618      	mov	r0, r3
 8007356:	f7fe fe5b 	bl	8006010 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800735e:	4b25      	ldr	r3, [pc, #148]	@ (80073f4 <xTaskIncrementTick+0x164>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	429a      	cmp	r2, r3
 8007364:	d903      	bls.n	800736e <xTaskIncrementTick+0xde>
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736a:	4a22      	ldr	r2, [pc, #136]	@ (80073f4 <xTaskIncrementTick+0x164>)
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007372:	4613      	mov	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4a1f      	ldr	r2, [pc, #124]	@ (80073f8 <xTaskIncrementTick+0x168>)
 800737c:	441a      	add	r2, r3
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	3304      	adds	r3, #4
 8007382:	4619      	mov	r1, r3
 8007384:	4610      	mov	r0, r2
 8007386:	f7fe fde6 	bl	8005f56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800738e:	4b1b      	ldr	r3, [pc, #108]	@ (80073fc <xTaskIncrementTick+0x16c>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007394:	429a      	cmp	r2, r3
 8007396:	d3b8      	bcc.n	800730a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007398:	2301      	movs	r3, #1
 800739a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800739c:	e7b5      	b.n	800730a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800739e:	4b17      	ldr	r3, [pc, #92]	@ (80073fc <xTaskIncrementTick+0x16c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073a4:	4914      	ldr	r1, [pc, #80]	@ (80073f8 <xTaskIncrementTick+0x168>)
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	440b      	add	r3, r1
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d907      	bls.n	80073c6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80073b6:	2301      	movs	r3, #1
 80073b8:	617b      	str	r3, [r7, #20]
 80073ba:	e004      	b.n	80073c6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80073bc:	4b10      	ldr	r3, [pc, #64]	@ (8007400 <xTaskIncrementTick+0x170>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	3301      	adds	r3, #1
 80073c2:	4a0f      	ldr	r2, [pc, #60]	@ (8007400 <xTaskIncrementTick+0x170>)
 80073c4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80073c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <xTaskIncrementTick+0x174>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80073ce:	2301      	movs	r3, #1
 80073d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80073d2:	697b      	ldr	r3, [r7, #20]
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	2000162c 	.word	0x2000162c
 80073e0:	20001608 	.word	0x20001608
 80073e4:	200015bc 	.word	0x200015bc
 80073e8:	200015c0 	.word	0x200015c0
 80073ec:	2000161c 	.word	0x2000161c
 80073f0:	20001624 	.word	0x20001624
 80073f4:	2000160c 	.word	0x2000160c
 80073f8:	20001134 	.word	0x20001134
 80073fc:	20001130 	.word	0x20001130
 8007400:	20001614 	.word	0x20001614
 8007404:	20001618 	.word	0x20001618

08007408 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800740e:	4b2c      	ldr	r3, [pc, #176]	@ (80074c0 <vTaskSwitchContext+0xb8>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007416:	4b2b      	ldr	r3, [pc, #172]	@ (80074c4 <vTaskSwitchContext+0xbc>)
 8007418:	2201      	movs	r2, #1
 800741a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800741c:	e049      	b.n	80074b2 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 800741e:	4b29      	ldr	r3, [pc, #164]	@ (80074c4 <vTaskSwitchContext+0xbc>)
 8007420:	2200      	movs	r2, #0
 8007422:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007424:	4b28      	ldr	r3, [pc, #160]	@ (80074c8 <vTaskSwitchContext+0xc0>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	60fb      	str	r3, [r7, #12]
 800742a:	e013      	b.n	8007454 <vTaskSwitchContext+0x4c>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10d      	bne.n	800744e <vTaskSwitchContext+0x46>
	__asm volatile
 8007432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007436:	b672      	cpsid	i
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	b662      	cpsie	i
 8007446:	607b      	str	r3, [r7, #4]
}
 8007448:	bf00      	nop
 800744a:	bf00      	nop
 800744c:	e7fd      	b.n	800744a <vTaskSwitchContext+0x42>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	3b01      	subs	r3, #1
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	491d      	ldr	r1, [pc, #116]	@ (80074cc <vTaskSwitchContext+0xc4>)
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	4613      	mov	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	440b      	add	r3, r1
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d0e1      	beq.n	800742c <vTaskSwitchContext+0x24>
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	4613      	mov	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4a16      	ldr	r2, [pc, #88]	@ (80074cc <vTaskSwitchContext+0xc4>)
 8007474:	4413      	add	r3, r2
 8007476:	60bb      	str	r3, [r7, #8]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	685a      	ldr	r2, [r3, #4]
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	3308      	adds	r3, #8
 800748a:	429a      	cmp	r2, r3
 800748c:	d104      	bne.n	8007498 <vTaskSwitchContext+0x90>
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	605a      	str	r2, [r3, #4]
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	4a0c      	ldr	r2, [pc, #48]	@ (80074d0 <vTaskSwitchContext+0xc8>)
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	4a09      	ldr	r2, [pc, #36]	@ (80074c8 <vTaskSwitchContext+0xc0>)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074a8:	4b09      	ldr	r3, [pc, #36]	@ (80074d0 <vTaskSwitchContext+0xc8>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	3354      	adds	r3, #84	@ 0x54
 80074ae:	4a09      	ldr	r2, [pc, #36]	@ (80074d4 <vTaskSwitchContext+0xcc>)
 80074b0:	6013      	str	r3, [r2, #0]
}
 80074b2:	bf00      	nop
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	2000162c 	.word	0x2000162c
 80074c4:	20001618 	.word	0x20001618
 80074c8:	2000160c 	.word	0x2000160c
 80074cc:	20001134 	.word	0x20001134
 80074d0:	20001130 	.word	0x20001130
 80074d4:	2000001c 	.word	0x2000001c

080074d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d10d      	bne.n	8007504 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80074e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ec:	b672      	cpsid	i
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	b662      	cpsie	i
 80074fc:	60fb      	str	r3, [r7, #12]
}
 80074fe:	bf00      	nop
 8007500:	bf00      	nop
 8007502:	e7fd      	b.n	8007500 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007504:	4b07      	ldr	r3, [pc, #28]	@ (8007524 <vTaskPlaceOnEventList+0x4c>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3318      	adds	r3, #24
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7fe fd46 	bl	8005f9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007512:	2101      	movs	r1, #1
 8007514:	6838      	ldr	r0, [r7, #0]
 8007516:	f000 fa95 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
}
 800751a:	bf00      	nop
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	20001130 	.word	0x20001130

08007528 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10d      	bne.n	8007556 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753e:	b672      	cpsid	i
 8007540:	f383 8811 	msr	BASEPRI, r3
 8007544:	f3bf 8f6f 	isb	sy
 8007548:	f3bf 8f4f 	dsb	sy
 800754c:	b662      	cpsie	i
 800754e:	617b      	str	r3, [r7, #20]
}
 8007550:	bf00      	nop
 8007552:	bf00      	nop
 8007554:	e7fd      	b.n	8007552 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007556:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <vTaskPlaceOnEventListRestricted+0x58>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3318      	adds	r3, #24
 800755c:	4619      	mov	r1, r3
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f7fe fcf9 	bl	8005f56 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d002      	beq.n	8007570 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 800756a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800756e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007570:	6879      	ldr	r1, [r7, #4]
 8007572:	68b8      	ldr	r0, [r7, #8]
 8007574:	f000 fa66 	bl	8007a44 <prvAddCurrentTaskToDelayedList>
	}
 8007578:	bf00      	nop
 800757a:	3718      	adds	r7, #24
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	20001130 	.word	0x20001130

08007584 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b086      	sub	sp, #24
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10d      	bne.n	80075b6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800759a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759e:	b672      	cpsid	i
 80075a0:	f383 8811 	msr	BASEPRI, r3
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	f3bf 8f4f 	dsb	sy
 80075ac:	b662      	cpsie	i
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	e7fd      	b.n	80075b2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	3318      	adds	r3, #24
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fe fd28 	bl	8006010 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007638 <xTaskRemoveFromEventList+0xb4>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d11d      	bne.n	8007604 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	3304      	adds	r3, #4
 80075cc:	4618      	mov	r0, r3
 80075ce:	f7fe fd1f 	bl	8006010 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075d6:	4b19      	ldr	r3, [pc, #100]	@ (800763c <xTaskRemoveFromEventList+0xb8>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d903      	bls.n	80075e6 <xTaskRemoveFromEventList+0x62>
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e2:	4a16      	ldr	r2, [pc, #88]	@ (800763c <xTaskRemoveFromEventList+0xb8>)
 80075e4:	6013      	str	r3, [r2, #0]
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ea:	4613      	mov	r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	4413      	add	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4a13      	ldr	r2, [pc, #76]	@ (8007640 <xTaskRemoveFromEventList+0xbc>)
 80075f4:	441a      	add	r2, r3
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	3304      	adds	r3, #4
 80075fa:	4619      	mov	r1, r3
 80075fc:	4610      	mov	r0, r2
 80075fe:	f7fe fcaa 	bl	8005f56 <vListInsertEnd>
 8007602:	e005      	b.n	8007610 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	3318      	adds	r3, #24
 8007608:	4619      	mov	r1, r3
 800760a:	480e      	ldr	r0, [pc, #56]	@ (8007644 <xTaskRemoveFromEventList+0xc0>)
 800760c:	f7fe fca3 	bl	8005f56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007614:	4b0c      	ldr	r3, [pc, #48]	@ (8007648 <xTaskRemoveFromEventList+0xc4>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761a:	429a      	cmp	r2, r3
 800761c:	d905      	bls.n	800762a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800761e:	2301      	movs	r3, #1
 8007620:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007622:	4b0a      	ldr	r3, [pc, #40]	@ (800764c <xTaskRemoveFromEventList+0xc8>)
 8007624:	2201      	movs	r2, #1
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	e001      	b.n	800762e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800762a:	2300      	movs	r3, #0
 800762c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800762e:	697b      	ldr	r3, [r7, #20]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	2000162c 	.word	0x2000162c
 800763c:	2000160c 	.word	0x2000160c
 8007640:	20001134 	.word	0x20001134
 8007644:	200015c4 	.word	0x200015c4
 8007648:	20001130 	.word	0x20001130
 800764c:	20001618 	.word	0x20001618

08007650 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007658:	4b06      	ldr	r3, [pc, #24]	@ (8007674 <vTaskInternalSetTimeOutState+0x24>)
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007660:	4b05      	ldr	r3, [pc, #20]	@ (8007678 <vTaskInternalSetTimeOutState+0x28>)
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	605a      	str	r2, [r3, #4]
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	2000161c 	.word	0x2000161c
 8007678:	20001608 	.word	0x20001608

0800767c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10d      	bne.n	80076a8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800768c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007690:	b672      	cpsid	i
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	b662      	cpsie	i
 80076a0:	613b      	str	r3, [r7, #16]
}
 80076a2:	bf00      	nop
 80076a4:	bf00      	nop
 80076a6:	e7fd      	b.n	80076a4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10d      	bne.n	80076ca <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b2:	b672      	cpsid	i
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	b662      	cpsie	i
 80076c2:	60fb      	str	r3, [r7, #12]
}
 80076c4:	bf00      	nop
 80076c6:	bf00      	nop
 80076c8:	e7fd      	b.n	80076c6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80076ca:	f000 fe87 	bl	80083dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007744 <xTaskCheckForTimeOut+0xc8>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076e6:	d102      	bne.n	80076ee <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80076e8:	2300      	movs	r3, #0
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	e023      	b.n	8007736 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	4b15      	ldr	r3, [pc, #84]	@ (8007748 <xTaskCheckForTimeOut+0xcc>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d007      	beq.n	800770a <xTaskCheckForTimeOut+0x8e>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	69ba      	ldr	r2, [r7, #24]
 8007700:	429a      	cmp	r2, r3
 8007702:	d302      	bcc.n	800770a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007704:	2301      	movs	r3, #1
 8007706:	61fb      	str	r3, [r7, #28]
 8007708:	e015      	b.n	8007736 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	429a      	cmp	r2, r3
 8007712:	d20b      	bcs.n	800772c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	1ad2      	subs	r2, r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f7ff ff95 	bl	8007650 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007726:	2300      	movs	r3, #0
 8007728:	61fb      	str	r3, [r7, #28]
 800772a:	e004      	b.n	8007736 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2200      	movs	r2, #0
 8007730:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007732:	2301      	movs	r3, #1
 8007734:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007736:	f000 fe87 	bl	8008448 <vPortExitCritical>

	return xReturn;
 800773a:	69fb      	ldr	r3, [r7, #28]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3720      	adds	r7, #32
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20001608 	.word	0x20001608
 8007748:	2000161c 	.word	0x2000161c

0800774c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800774c:	b480      	push	{r7}
 800774e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007750:	4b03      	ldr	r3, [pc, #12]	@ (8007760 <vTaskMissedYield+0x14>)
 8007752:	2201      	movs	r2, #1
 8007754:	601a      	str	r2, [r3, #0]
}
 8007756:	bf00      	nop
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	20001618 	.word	0x20001618

08007764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800776c:	f000 f852 	bl	8007814 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007770:	4b06      	ldr	r3, [pc, #24]	@ (800778c <prvIdleTask+0x28>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d9f9      	bls.n	800776c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007778:	4b05      	ldr	r3, [pc, #20]	@ (8007790 <prvIdleTask+0x2c>)
 800777a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800777e:	601a      	str	r2, [r3, #0]
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007788:	e7f0      	b.n	800776c <prvIdleTask+0x8>
 800778a:	bf00      	nop
 800778c:	20001134 	.word	0x20001134
 8007790:	e000ed04 	.word	0xe000ed04

08007794 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800779a:	2300      	movs	r3, #0
 800779c:	607b      	str	r3, [r7, #4]
 800779e:	e00c      	b.n	80077ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	4613      	mov	r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	4413      	add	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4a12      	ldr	r2, [pc, #72]	@ (80077f4 <prvInitialiseTaskLists+0x60>)
 80077ac:	4413      	add	r3, r2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fe fba4 	bl	8005efc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3301      	adds	r3, #1
 80077b8:	607b      	str	r3, [r7, #4]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b37      	cmp	r3, #55	@ 0x37
 80077be:	d9ef      	bls.n	80077a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077c0:	480d      	ldr	r0, [pc, #52]	@ (80077f8 <prvInitialiseTaskLists+0x64>)
 80077c2:	f7fe fb9b 	bl	8005efc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077c6:	480d      	ldr	r0, [pc, #52]	@ (80077fc <prvInitialiseTaskLists+0x68>)
 80077c8:	f7fe fb98 	bl	8005efc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077cc:	480c      	ldr	r0, [pc, #48]	@ (8007800 <prvInitialiseTaskLists+0x6c>)
 80077ce:	f7fe fb95 	bl	8005efc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077d2:	480c      	ldr	r0, [pc, #48]	@ (8007804 <prvInitialiseTaskLists+0x70>)
 80077d4:	f7fe fb92 	bl	8005efc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80077d8:	480b      	ldr	r0, [pc, #44]	@ (8007808 <prvInitialiseTaskLists+0x74>)
 80077da:	f7fe fb8f 	bl	8005efc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80077de:	4b0b      	ldr	r3, [pc, #44]	@ (800780c <prvInitialiseTaskLists+0x78>)
 80077e0:	4a05      	ldr	r2, [pc, #20]	@ (80077f8 <prvInitialiseTaskLists+0x64>)
 80077e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80077e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007810 <prvInitialiseTaskLists+0x7c>)
 80077e6:	4a05      	ldr	r2, [pc, #20]	@ (80077fc <prvInitialiseTaskLists+0x68>)
 80077e8:	601a      	str	r2, [r3, #0]
}
 80077ea:	bf00      	nop
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	20001134 	.word	0x20001134
 80077f8:	20001594 	.word	0x20001594
 80077fc:	200015a8 	.word	0x200015a8
 8007800:	200015c4 	.word	0x200015c4
 8007804:	200015d8 	.word	0x200015d8
 8007808:	200015f0 	.word	0x200015f0
 800780c:	200015bc 	.word	0x200015bc
 8007810:	200015c0 	.word	0x200015c0

08007814 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800781a:	e019      	b.n	8007850 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800781c:	f000 fdde 	bl	80083dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007820:	4b10      	ldr	r3, [pc, #64]	@ (8007864 <prvCheckTasksWaitingTermination+0x50>)
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3304      	adds	r3, #4
 800782c:	4618      	mov	r0, r3
 800782e:	f7fe fbef 	bl	8006010 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007832:	4b0d      	ldr	r3, [pc, #52]	@ (8007868 <prvCheckTasksWaitingTermination+0x54>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	3b01      	subs	r3, #1
 8007838:	4a0b      	ldr	r2, [pc, #44]	@ (8007868 <prvCheckTasksWaitingTermination+0x54>)
 800783a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800783c:	4b0b      	ldr	r3, [pc, #44]	@ (800786c <prvCheckTasksWaitingTermination+0x58>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3b01      	subs	r3, #1
 8007842:	4a0a      	ldr	r2, [pc, #40]	@ (800786c <prvCheckTasksWaitingTermination+0x58>)
 8007844:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007846:	f000 fdff 	bl	8008448 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f810 	bl	8007870 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007850:	4b06      	ldr	r3, [pc, #24]	@ (800786c <prvCheckTasksWaitingTermination+0x58>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1e1      	bne.n	800781c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007858:	bf00      	nop
 800785a:	bf00      	nop
 800785c:	3708      	adds	r7, #8
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	200015d8 	.word	0x200015d8
 8007868:	20001604 	.word	0x20001604
 800786c:	200015ec 	.word	0x200015ec

08007870 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	3354      	adds	r3, #84	@ 0x54
 800787c:	4618      	mov	r0, r3
 800787e:	f001 febb 	bl	80095f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007888:	2b00      	cmp	r3, #0
 800788a:	d108      	bne.n	800789e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007890:	4618      	mov	r0, r3
 8007892:	f000 ff9f 	bl	80087d4 <vPortFree>
				vPortFree( pxTCB );
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 ff9c 	bl	80087d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800789c:	e01b      	b.n	80078d6 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d103      	bne.n	80078b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 ff93 	bl	80087d4 <vPortFree>
	}
 80078ae:	e012      	b.n	80078d6 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d00d      	beq.n	80078d6 <prvDeleteTCB+0x66>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078be:	b672      	cpsid	i
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	b662      	cpsie	i
 80078ce:	60fb      	str	r3, [r7, #12]
}
 80078d0:	bf00      	nop
 80078d2:	bf00      	nop
 80078d4:	e7fd      	b.n	80078d2 <prvDeleteTCB+0x62>
	}
 80078d6:	bf00      	nop
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
	...

080078e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007918 <prvResetNextTaskUnblockTime+0x38>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d104      	bne.n	80078fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80078f0:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <prvResetNextTaskUnblockTime+0x3c>)
 80078f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80078f8:	e008      	b.n	800790c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078fa:	4b07      	ldr	r3, [pc, #28]	@ (8007918 <prvResetNextTaskUnblockTime+0x38>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	4a04      	ldr	r2, [pc, #16]	@ (800791c <prvResetNextTaskUnblockTime+0x3c>)
 800790a:	6013      	str	r3, [r2, #0]
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	200015bc 	.word	0x200015bc
 800791c:	20001624 	.word	0x20001624

08007920 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007926:	4b0b      	ldr	r3, [pc, #44]	@ (8007954 <xTaskGetSchedulerState+0x34>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d102      	bne.n	8007934 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800792e:	2301      	movs	r3, #1
 8007930:	607b      	str	r3, [r7, #4]
 8007932:	e008      	b.n	8007946 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007934:	4b08      	ldr	r3, [pc, #32]	@ (8007958 <xTaskGetSchedulerState+0x38>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d102      	bne.n	8007942 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800793c:	2302      	movs	r3, #2
 800793e:	607b      	str	r3, [r7, #4]
 8007940:	e001      	b.n	8007946 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007942:	2300      	movs	r3, #0
 8007944:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007946:	687b      	ldr	r3, [r7, #4]
	}
 8007948:	4618      	mov	r0, r3
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr
 8007954:	20001610 	.word	0x20001610
 8007958:	2000162c 	.word	0x2000162c

0800795c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800795c:	b580      	push	{r7, lr}
 800795e:	b086      	sub	sp, #24
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007968:	2300      	movs	r3, #0
 800796a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d05c      	beq.n	8007a2c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007972:	4b31      	ldr	r3, [pc, #196]	@ (8007a38 <xTaskPriorityDisinherit+0xdc>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	429a      	cmp	r2, r3
 800797a:	d00d      	beq.n	8007998 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800797c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007980:	b672      	cpsid	i
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	b662      	cpsie	i
 8007990:	60fb      	str	r3, [r7, #12]
}
 8007992:	bf00      	nop
 8007994:	bf00      	nop
 8007996:	e7fd      	b.n	8007994 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10d      	bne.n	80079bc <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80079a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a4:	b672      	cpsid	i
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	b662      	cpsie	i
 80079b4:	60bb      	str	r3, [r7, #8]
}
 80079b6:	bf00      	nop
 80079b8:	bf00      	nop
 80079ba:	e7fd      	b.n	80079b8 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c0:	1e5a      	subs	r2, r3, #1
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d02c      	beq.n	8007a2c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d128      	bne.n	8007a2c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	3304      	adds	r3, #4
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fe fb16 	bl	8006010 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079fc:	4b0f      	ldr	r3, [pc, #60]	@ (8007a3c <xTaskPriorityDisinherit+0xe0>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d903      	bls.n	8007a0c <xTaskPriorityDisinherit+0xb0>
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a08:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <xTaskPriorityDisinherit+0xe0>)
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4a09      	ldr	r2, [pc, #36]	@ (8007a40 <xTaskPriorityDisinherit+0xe4>)
 8007a1a:	441a      	add	r2, r3
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	3304      	adds	r3, #4
 8007a20:	4619      	mov	r1, r3
 8007a22:	4610      	mov	r0, r2
 8007a24:	f7fe fa97 	bl	8005f56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a2c:	697b      	ldr	r3, [r7, #20]
	}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	20001130 	.word	0x20001130
 8007a3c:	2000160c 	.word	0x2000160c
 8007a40:	20001134 	.word	0x20001134

08007a44 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a4e:	4b21      	ldr	r3, [pc, #132]	@ (8007ad4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a54:	4b20      	ldr	r3, [pc, #128]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3304      	adds	r3, #4
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe fad8 	bl	8006010 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a66:	d10a      	bne.n	8007a7e <prvAddCurrentTaskToDelayedList+0x3a>
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d007      	beq.n	8007a7e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3304      	adds	r3, #4
 8007a74:	4619      	mov	r1, r3
 8007a76:	4819      	ldr	r0, [pc, #100]	@ (8007adc <prvAddCurrentTaskToDelayedList+0x98>)
 8007a78:	f7fe fa6d 	bl	8005f56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a7c:	e026      	b.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4413      	add	r3, r2
 8007a84:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a86:	4b14      	ldr	r3, [pc, #80]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d209      	bcs.n	8007aaa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a96:	4b12      	ldr	r3, [pc, #72]	@ (8007ae0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	f7fe fa7b 	bl	8005f9e <vListInsert>
}
 8007aa8:	e010      	b.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8007ae4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	4610      	mov	r0, r2
 8007ab8:	f7fe fa71 	bl	8005f9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007abc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d202      	bcs.n	8007acc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007ac6:	4a08      	ldr	r2, [pc, #32]	@ (8007ae8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	6013      	str	r3, [r2, #0]
}
 8007acc:	bf00      	nop
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	20001608 	.word	0x20001608
 8007ad8:	20001130 	.word	0x20001130
 8007adc:	200015f0 	.word	0x200015f0
 8007ae0:	200015c0 	.word	0x200015c0
 8007ae4:	200015bc 	.word	0x200015bc
 8007ae8:	20001624 	.word	0x20001624

08007aec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08a      	sub	sp, #40	@ 0x28
 8007af0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007af2:	2300      	movs	r3, #0
 8007af4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007af6:	f000 fb21 	bl	800813c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007afa:	4b1e      	ldr	r3, [pc, #120]	@ (8007b74 <xTimerCreateTimerTask+0x88>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d021      	beq.n	8007b46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b06:	2300      	movs	r3, #0
 8007b08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b0a:	1d3a      	adds	r2, r7, #4
 8007b0c:	f107 0108 	add.w	r1, r7, #8
 8007b10:	f107 030c 	add.w	r3, r7, #12
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe f9d7 	bl	8005ec8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b1a:	6879      	ldr	r1, [r7, #4]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	9202      	str	r2, [sp, #8]
 8007b22:	9301      	str	r3, [sp, #4]
 8007b24:	2302      	movs	r3, #2
 8007b26:	9300      	str	r3, [sp, #0]
 8007b28:	2300      	movs	r3, #0
 8007b2a:	460a      	mov	r2, r1
 8007b2c:	4912      	ldr	r1, [pc, #72]	@ (8007b78 <xTimerCreateTimerTask+0x8c>)
 8007b2e:	4813      	ldr	r0, [pc, #76]	@ (8007b7c <xTimerCreateTimerTask+0x90>)
 8007b30:	f7ff f87e 	bl	8006c30 <xTaskCreateStatic>
 8007b34:	4603      	mov	r3, r0
 8007b36:	4a12      	ldr	r2, [pc, #72]	@ (8007b80 <xTimerCreateTimerTask+0x94>)
 8007b38:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b3a:	4b11      	ldr	r3, [pc, #68]	@ (8007b80 <xTimerCreateTimerTask+0x94>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b42:	2301      	movs	r3, #1
 8007b44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10d      	bne.n	8007b68 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8007b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b50:	b672      	cpsid	i
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	b662      	cpsie	i
 8007b60:	613b      	str	r3, [r7, #16]
}
 8007b62:	bf00      	nop
 8007b64:	bf00      	nop
 8007b66:	e7fd      	b.n	8007b64 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8007b68:	697b      	ldr	r3, [r7, #20]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	20001660 	.word	0x20001660
 8007b78:	0800b59c 	.word	0x0800b59c
 8007b7c:	08007cc5 	.word	0x08007cc5
 8007b80:	20001664 	.word	0x20001664

08007b84 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b08a      	sub	sp, #40	@ 0x28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	60f8      	str	r0, [r7, #12]
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	607a      	str	r2, [r7, #4]
 8007b90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d10d      	bne.n	8007bb8 <xTimerGenericCommand+0x34>
	__asm volatile
 8007b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba0:	b672      	cpsid	i
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	b662      	cpsie	i
 8007bb0:	623b      	str	r3, [r7, #32]
}
 8007bb2:	bf00      	nop
 8007bb4:	bf00      	nop
 8007bb6:	e7fd      	b.n	8007bb4 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bb8:	4b19      	ldr	r3, [pc, #100]	@ (8007c20 <xTimerGenericCommand+0x9c>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d02a      	beq.n	8007c16 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	2b05      	cmp	r3, #5
 8007bd0:	dc18      	bgt.n	8007c04 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bd2:	f7ff fea5 	bl	8007920 <xTaskGetSchedulerState>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d109      	bne.n	8007bf0 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bdc:	4b10      	ldr	r3, [pc, #64]	@ (8007c20 <xTimerGenericCommand+0x9c>)
 8007bde:	6818      	ldr	r0, [r3, #0]
 8007be0:	f107 0110 	add.w	r1, r7, #16
 8007be4:	2300      	movs	r3, #0
 8007be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007be8:	f7fe fb96 	bl	8006318 <xQueueGenericSend>
 8007bec:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bee:	e012      	b.n	8007c16 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8007c20 <xTimerGenericCommand+0x9c>)
 8007bf2:	6818      	ldr	r0, [r3, #0]
 8007bf4:	f107 0110 	add.w	r1, r7, #16
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f7fe fb8c 	bl	8006318 <xQueueGenericSend>
 8007c00:	6278      	str	r0, [r7, #36]	@ 0x24
 8007c02:	e008      	b.n	8007c16 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c04:	4b06      	ldr	r3, [pc, #24]	@ (8007c20 <xTimerGenericCommand+0x9c>)
 8007c06:	6818      	ldr	r0, [r3, #0]
 8007c08:	f107 0110 	add.w	r1, r7, #16
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	683a      	ldr	r2, [r7, #0]
 8007c10:	f7fe fc8c 	bl	800652c <xQueueGenericSendFromISR>
 8007c14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3728      	adds	r7, #40	@ 0x28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	20001660 	.word	0x20001660

08007c24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b088      	sub	sp, #32
 8007c28:	af02      	add	r7, sp, #8
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c2e:	4b24      	ldr	r3, [pc, #144]	@ (8007cc0 <prvProcessExpiredTimer+0x9c>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fe f9e7 	bl	8006010 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c48:	f003 0304 	and.w	r3, r3, #4
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d025      	beq.n	8007c9c <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	699a      	ldr	r2, [r3, #24]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	18d1      	adds	r1, r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	6978      	ldr	r0, [r7, #20]
 8007c5e:	f000 f8d7 	bl	8007e10 <prvInsertTimerInActiveList>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d022      	beq.n	8007cae <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c68:	2300      	movs	r3, #0
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	2100      	movs	r1, #0
 8007c72:	6978      	ldr	r0, [r7, #20]
 8007c74:	f7ff ff86 	bl	8007b84 <xTimerGenericCommand>
 8007c78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d116      	bne.n	8007cae <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c84:	b672      	cpsid	i
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	b662      	cpsie	i
 8007c94:	60fb      	str	r3, [r7, #12]
}
 8007c96:	bf00      	nop
 8007c98:	bf00      	nop
 8007c9a:	e7fd      	b.n	8007c98 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ca2:	f023 0301 	bic.w	r3, r3, #1
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	6978      	ldr	r0, [r7, #20]
 8007cb4:	4798      	blx	r3
}
 8007cb6:	bf00      	nop
 8007cb8:	3718      	adds	r7, #24
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop
 8007cc0:	20001658 	.word	0x20001658

08007cc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ccc:	f107 0308 	add.w	r3, r7, #8
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f000 f859 	bl	8007d88 <prvGetNextExpireTime>
 8007cd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f000 f805 	bl	8007cec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007ce2:	f000 f8d7 	bl	8007e94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ce6:	bf00      	nop
 8007ce8:	e7f0      	b.n	8007ccc <prvTimerTask+0x8>
	...

08007cec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cf6:	f7ff fa0d 	bl	8007114 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cfa:	f107 0308 	add.w	r3, r7, #8
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 f866 	bl	8007dd0 <prvSampleTimeNow>
 8007d04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d130      	bne.n	8007d6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10a      	bne.n	8007d28 <prvProcessTimerOrBlockTask+0x3c>
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d806      	bhi.n	8007d28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d1a:	f7ff fa09 	bl	8007130 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d1e:	68f9      	ldr	r1, [r7, #12]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f7ff ff7f 	bl	8007c24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d26:	e024      	b.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d008      	beq.n	8007d40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d2e:	4b13      	ldr	r3, [pc, #76]	@ (8007d7c <prvProcessTimerOrBlockTask+0x90>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <prvProcessTimerOrBlockTask+0x50>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e000      	b.n	8007d3e <prvProcessTimerOrBlockTask+0x52>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d40:	4b0f      	ldr	r3, [pc, #60]	@ (8007d80 <prvProcessTimerOrBlockTask+0x94>)
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	683a      	ldr	r2, [r7, #0]
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	f7fe ff3b 	bl	8006bc8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d52:	f7ff f9ed 	bl	8007130 <xTaskResumeAll>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10a      	bne.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d5c:	4b09      	ldr	r3, [pc, #36]	@ (8007d84 <prvProcessTimerOrBlockTask+0x98>)
 8007d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	f3bf 8f6f 	isb	sy
}
 8007d6c:	e001      	b.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d6e:	f7ff f9df 	bl	8007130 <xTaskResumeAll>
}
 8007d72:	bf00      	nop
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	2000165c 	.word	0x2000165c
 8007d80:	20001660 	.word	0x20001660
 8007d84:	e000ed04 	.word	0xe000ed04

08007d88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d90:	4b0e      	ldr	r3, [pc, #56]	@ (8007dcc <prvGetNextExpireTime+0x44>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d101      	bne.n	8007d9e <prvGetNextExpireTime+0x16>
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	e000      	b.n	8007da0 <prvGetNextExpireTime+0x18>
 8007d9e:	2200      	movs	r2, #0
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d105      	bne.n	8007db8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007dac:	4b07      	ldr	r3, [pc, #28]	@ (8007dcc <prvGetNextExpireTime+0x44>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	60fb      	str	r3, [r7, #12]
 8007db6:	e001      	b.n	8007dbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007db8:	2300      	movs	r3, #0
 8007dba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3714      	adds	r7, #20
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop
 8007dcc:	20001658 	.word	0x20001658

08007dd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007dd8:	f7ff fa4a 	bl	8007270 <xTaskGetTickCount>
 8007ddc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dde:	4b0b      	ldr	r3, [pc, #44]	@ (8007e0c <prvSampleTimeNow+0x3c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d205      	bcs.n	8007df4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007de8:	f000 f940 	bl	800806c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	601a      	str	r2, [r3, #0]
 8007df2:	e002      	b.n	8007dfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007dfa:	4a04      	ldr	r2, [pc, #16]	@ (8007e0c <prvSampleTimeNow+0x3c>)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e00:	68fb      	ldr	r3, [r7, #12]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20001668 	.word	0x20001668

08007e10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e2e:	68ba      	ldr	r2, [r7, #8]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d812      	bhi.n	8007e5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	1ad2      	subs	r2, r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d302      	bcc.n	8007e4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e44:	2301      	movs	r3, #1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	e01b      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e4a:	4b10      	ldr	r3, [pc, #64]	@ (8007e8c <prvInsertTimerInActiveList+0x7c>)
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	3304      	adds	r3, #4
 8007e52:	4619      	mov	r1, r3
 8007e54:	4610      	mov	r0, r2
 8007e56:	f7fe f8a2 	bl	8005f9e <vListInsert>
 8007e5a:	e012      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d206      	bcs.n	8007e72 <prvInsertTimerInActiveList+0x62>
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d302      	bcc.n	8007e72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	e007      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e72:	4b07      	ldr	r3, [pc, #28]	@ (8007e90 <prvInsertTimerInActiveList+0x80>)
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3304      	adds	r3, #4
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	4610      	mov	r0, r2
 8007e7e:	f7fe f88e 	bl	8005f9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e82:	697b      	ldr	r3, [r7, #20]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3718      	adds	r7, #24
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	2000165c 	.word	0x2000165c
 8007e90:	20001658 	.word	0x20001658

08007e94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b08e      	sub	sp, #56	@ 0x38
 8007e98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e9a:	e0d4      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	da1b      	bge.n	8007eda <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ea2:	1d3b      	adds	r3, r7, #4
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10d      	bne.n	8007eca <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb2:	b672      	cpsid	i
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	b662      	cpsie	i
 8007ec2:	61fb      	str	r3, [r7, #28]
}
 8007ec4:	bf00      	nop
 8007ec6:	bf00      	nop
 8007ec8:	e7fd      	b.n	8007ec6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ed0:	6850      	ldr	r0, [r2, #4]
 8007ed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ed4:	6892      	ldr	r2, [r2, #8]
 8007ed6:	4611      	mov	r1, r2
 8007ed8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f2c0 80b2 	blt.w	8008046 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d004      	beq.n	8007ef8 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7fe f88c 	bl	8006010 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ef8:	463b      	mov	r3, r7
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7ff ff68 	bl	8007dd0 <prvSampleTimeNow>
 8007f00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b09      	cmp	r3, #9
 8007f06:	f200 809b 	bhi.w	8008040 <prvProcessReceivedCommands+0x1ac>
 8007f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f10 <prvProcessReceivedCommands+0x7c>)
 8007f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f10:	08007f39 	.word	0x08007f39
 8007f14:	08007f39 	.word	0x08007f39
 8007f18:	08007f39 	.word	0x08007f39
 8007f1c:	08007fb3 	.word	0x08007fb3
 8007f20:	08007fc7 	.word	0x08007fc7
 8007f24:	08008017 	.word	0x08008017
 8007f28:	08007f39 	.word	0x08007f39
 8007f2c:	08007f39 	.word	0x08007f39
 8007f30:	08007fb3 	.word	0x08007fb3
 8007f34:	08007fc7 	.word	0x08007fc7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f3e:	f043 0301 	orr.w	r3, r3, #1
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	699b      	ldr	r3, [r3, #24]
 8007f50:	18d1      	adds	r1, r2, r3
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f58:	f7ff ff5a 	bl	8007e10 <prvInsertTimerInActiveList>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d070      	beq.n	8008044 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f70:	f003 0304 	and.w	r3, r3, #4
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d065      	beq.n	8008044 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	441a      	add	r2, r3
 8007f80:	2300      	movs	r3, #0
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	2300      	movs	r3, #0
 8007f86:	2100      	movs	r1, #0
 8007f88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f8a:	f7ff fdfb 	bl	8007b84 <xTimerGenericCommand>
 8007f8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d156      	bne.n	8008044 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8007f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9a:	b672      	cpsid	i
 8007f9c:	f383 8811 	msr	BASEPRI, r3
 8007fa0:	f3bf 8f6f 	isb	sy
 8007fa4:	f3bf 8f4f 	dsb	sy
 8007fa8:	b662      	cpsie	i
 8007faa:	61bb      	str	r3, [r7, #24]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fb8:	f023 0301 	bic.w	r3, r3, #1
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007fc4:	e03f      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fcc:	f043 0301 	orr.w	r3, r3, #1
 8007fd0:	b2da      	uxtb	r2, r3
 8007fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10d      	bne.n	8008002 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	b672      	cpsid	i
 8007fec:	f383 8811 	msr	BASEPRI, r3
 8007ff0:	f3bf 8f6f 	isb	sy
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	b662      	cpsie	i
 8007ffa:	617b      	str	r3, [r7, #20]
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008004:	699a      	ldr	r2, [r3, #24]
 8008006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008008:	18d1      	adds	r1, r2, r3
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800800e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008010:	f7ff fefe 	bl	8007e10 <prvInsertTimerInActiveList>
					break;
 8008014:	e017      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800801c:	f003 0302 	and.w	r3, r3, #2
 8008020:	2b00      	cmp	r3, #0
 8008022:	d103      	bne.n	800802c <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8008024:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008026:	f000 fbd5 	bl	80087d4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800802a:	e00c      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800802c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008032:	f023 0301 	bic.w	r3, r3, #1
 8008036:	b2da      	uxtb	r2, r3
 8008038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800803e:	e002      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8008040:	bf00      	nop
 8008042:	e000      	b.n	8008046 <prvProcessReceivedCommands+0x1b2>
					break;
 8008044:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008046:	4b08      	ldr	r3, [pc, #32]	@ (8008068 <prvProcessReceivedCommands+0x1d4>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	1d39      	adds	r1, r7, #4
 800804c:	2200      	movs	r2, #0
 800804e:	4618      	mov	r0, r3
 8008050:	f7fe fb10 	bl	8006674 <xQueueReceive>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	f47f af20 	bne.w	8007e9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800805c:	bf00      	nop
 800805e:	bf00      	nop
 8008060:	3730      	adds	r7, #48	@ 0x30
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	20001660 	.word	0x20001660

0800806c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b088      	sub	sp, #32
 8008070:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008072:	e04b      	b.n	800810c <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008074:	4b2f      	ldr	r3, [pc, #188]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800807e:	4b2d      	ldr	r3, [pc, #180]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	3304      	adds	r3, #4
 800808c:	4618      	mov	r0, r3
 800808e:	f7fd ffbf 	bl	8006010 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6a1b      	ldr	r3, [r3, #32]
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080a0:	f003 0304 	and.w	r3, r3, #4
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d031      	beq.n	800810c <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	4413      	add	r3, r2
 80080b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d90e      	bls.n	80080d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	68ba      	ldr	r2, [r7, #8]
 80080be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	68fa      	ldr	r2, [r7, #12]
 80080c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080c6:	4b1b      	ldr	r3, [pc, #108]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3304      	adds	r3, #4
 80080ce:	4619      	mov	r1, r3
 80080d0:	4610      	mov	r0, r2
 80080d2:	f7fd ff64 	bl	8005f9e <vListInsert>
 80080d6:	e019      	b.n	800810c <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080d8:	2300      	movs	r3, #0
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	2300      	movs	r3, #0
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	2100      	movs	r1, #0
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f7ff fd4e 	bl	8007b84 <xTimerGenericCommand>
 80080e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10d      	bne.n	800810c <prvSwitchTimerLists+0xa0>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f4:	b672      	cpsid	i
 80080f6:	f383 8811 	msr	BASEPRI, r3
 80080fa:	f3bf 8f6f 	isb	sy
 80080fe:	f3bf 8f4f 	dsb	sy
 8008102:	b662      	cpsie	i
 8008104:	603b      	str	r3, [r7, #0]
}
 8008106:	bf00      	nop
 8008108:	bf00      	nop
 800810a:	e7fd      	b.n	8008108 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800810c:	4b09      	ldr	r3, [pc, #36]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1ae      	bne.n	8008074 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008116:	4b07      	ldr	r3, [pc, #28]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800811c:	4b06      	ldr	r3, [pc, #24]	@ (8008138 <prvSwitchTimerLists+0xcc>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a04      	ldr	r2, [pc, #16]	@ (8008134 <prvSwitchTimerLists+0xc8>)
 8008122:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008124:	4a04      	ldr	r2, [pc, #16]	@ (8008138 <prvSwitchTimerLists+0xcc>)
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	6013      	str	r3, [r2, #0]
}
 800812a:	bf00      	nop
 800812c:	3718      	adds	r7, #24
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	20001658 	.word	0x20001658
 8008138:	2000165c 	.word	0x2000165c

0800813c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b082      	sub	sp, #8
 8008140:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008142:	f000 f94b 	bl	80083dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008146:	4b15      	ldr	r3, [pc, #84]	@ (800819c <prvCheckForValidListAndQueue+0x60>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d120      	bne.n	8008190 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800814e:	4814      	ldr	r0, [pc, #80]	@ (80081a0 <prvCheckForValidListAndQueue+0x64>)
 8008150:	f7fd fed4 	bl	8005efc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008154:	4813      	ldr	r0, [pc, #76]	@ (80081a4 <prvCheckForValidListAndQueue+0x68>)
 8008156:	f7fd fed1 	bl	8005efc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800815a:	4b13      	ldr	r3, [pc, #76]	@ (80081a8 <prvCheckForValidListAndQueue+0x6c>)
 800815c:	4a10      	ldr	r2, [pc, #64]	@ (80081a0 <prvCheckForValidListAndQueue+0x64>)
 800815e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008160:	4b12      	ldr	r3, [pc, #72]	@ (80081ac <prvCheckForValidListAndQueue+0x70>)
 8008162:	4a10      	ldr	r2, [pc, #64]	@ (80081a4 <prvCheckForValidListAndQueue+0x68>)
 8008164:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008166:	2300      	movs	r3, #0
 8008168:	9300      	str	r3, [sp, #0]
 800816a:	4b11      	ldr	r3, [pc, #68]	@ (80081b0 <prvCheckForValidListAndQueue+0x74>)
 800816c:	4a11      	ldr	r2, [pc, #68]	@ (80081b4 <prvCheckForValidListAndQueue+0x78>)
 800816e:	2110      	movs	r1, #16
 8008170:	200a      	movs	r0, #10
 8008172:	f7fd ffe3 	bl	800613c <xQueueGenericCreateStatic>
 8008176:	4603      	mov	r3, r0
 8008178:	4a08      	ldr	r2, [pc, #32]	@ (800819c <prvCheckForValidListAndQueue+0x60>)
 800817a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800817c:	4b07      	ldr	r3, [pc, #28]	@ (800819c <prvCheckForValidListAndQueue+0x60>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d005      	beq.n	8008190 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008184:	4b05      	ldr	r3, [pc, #20]	@ (800819c <prvCheckForValidListAndQueue+0x60>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	490b      	ldr	r1, [pc, #44]	@ (80081b8 <prvCheckForValidListAndQueue+0x7c>)
 800818a:	4618      	mov	r0, r3
 800818c:	f7fe fcf2 	bl	8006b74 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008190:	f000 f95a 	bl	8008448 <vPortExitCritical>
}
 8008194:	bf00      	nop
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
 800819a:	bf00      	nop
 800819c:	20001660 	.word	0x20001660
 80081a0:	20001630 	.word	0x20001630
 80081a4:	20001644 	.word	0x20001644
 80081a8:	20001658 	.word	0x20001658
 80081ac:	2000165c 	.word	0x2000165c
 80081b0:	2000170c 	.word	0x2000170c
 80081b4:	2000166c 	.word	0x2000166c
 80081b8:	0800b5a4 	.word	0x0800b5a4

080081bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	3b04      	subs	r3, #4
 80081cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80081d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	3b04      	subs	r3, #4
 80081da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	f023 0201 	bic.w	r2, r3, #1
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3b04      	subs	r3, #4
 80081ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081ec:	4a0c      	ldr	r2, [pc, #48]	@ (8008220 <pxPortInitialiseStack+0x64>)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	3b14      	subs	r3, #20
 80081f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	3b04      	subs	r3, #4
 8008202:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f06f 0202 	mvn.w	r2, #2
 800820a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	3b20      	subs	r3, #32
 8008210:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008212:	68fb      	ldr	r3, [r7, #12]
}
 8008214:	4618      	mov	r0, r3
 8008216:	3714      	adds	r7, #20
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr
 8008220:	08008225 	.word	0x08008225

08008224 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800822a:	2300      	movs	r3, #0
 800822c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800822e:	4b15      	ldr	r3, [pc, #84]	@ (8008284 <prvTaskExitError+0x60>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008236:	d00d      	beq.n	8008254 <prvTaskExitError+0x30>
	__asm volatile
 8008238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823c:	b672      	cpsid	i
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	b662      	cpsie	i
 800824c:	60fb      	str	r3, [r7, #12]
}
 800824e:	bf00      	nop
 8008250:	bf00      	nop
 8008252:	e7fd      	b.n	8008250 <prvTaskExitError+0x2c>
	__asm volatile
 8008254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008258:	b672      	cpsid	i
 800825a:	f383 8811 	msr	BASEPRI, r3
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f3bf 8f4f 	dsb	sy
 8008266:	b662      	cpsie	i
 8008268:	60bb      	str	r3, [r7, #8]
}
 800826a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800826c:	bf00      	nop
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d0fc      	beq.n	800826e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008274:	bf00      	nop
 8008276:	bf00      	nop
 8008278:	3714      	adds	r7, #20
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	2000000c 	.word	0x2000000c
	...

08008290 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008290:	4b07      	ldr	r3, [pc, #28]	@ (80082b0 <pxCurrentTCBConst2>)
 8008292:	6819      	ldr	r1, [r3, #0]
 8008294:	6808      	ldr	r0, [r1, #0]
 8008296:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829a:	f380 8809 	msr	PSP, r0
 800829e:	f3bf 8f6f 	isb	sy
 80082a2:	f04f 0000 	mov.w	r0, #0
 80082a6:	f380 8811 	msr	BASEPRI, r0
 80082aa:	4770      	bx	lr
 80082ac:	f3af 8000 	nop.w

080082b0 <pxCurrentTCBConst2>:
 80082b0:	20001130 	.word	0x20001130
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80082b4:	bf00      	nop
 80082b6:	bf00      	nop

080082b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80082b8:	4808      	ldr	r0, [pc, #32]	@ (80082dc <prvPortStartFirstTask+0x24>)
 80082ba:	6800      	ldr	r0, [r0, #0]
 80082bc:	6800      	ldr	r0, [r0, #0]
 80082be:	f380 8808 	msr	MSP, r0
 80082c2:	f04f 0000 	mov.w	r0, #0
 80082c6:	f380 8814 	msr	CONTROL, r0
 80082ca:	b662      	cpsie	i
 80082cc:	b661      	cpsie	f
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	df00      	svc	0
 80082d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082da:	bf00      	nop
 80082dc:	e000ed08 	.word	0xe000ed08

080082e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80082e6:	4b37      	ldr	r3, [pc, #220]	@ (80083c4 <xPortStartScheduler+0xe4>)
 80082e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	22ff      	movs	r2, #255	@ 0xff
 80082f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	b2db      	uxtb	r3, r3
 8008304:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008308:	b2da      	uxtb	r2, r3
 800830a:	4b2f      	ldr	r3, [pc, #188]	@ (80083c8 <xPortStartScheduler+0xe8>)
 800830c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800830e:	4b2f      	ldr	r3, [pc, #188]	@ (80083cc <xPortStartScheduler+0xec>)
 8008310:	2207      	movs	r2, #7
 8008312:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008314:	e009      	b.n	800832a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008316:	4b2d      	ldr	r3, [pc, #180]	@ (80083cc <xPortStartScheduler+0xec>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3b01      	subs	r3, #1
 800831c:	4a2b      	ldr	r2, [pc, #172]	@ (80083cc <xPortStartScheduler+0xec>)
 800831e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008320:	78fb      	ldrb	r3, [r7, #3]
 8008322:	b2db      	uxtb	r3, r3
 8008324:	005b      	lsls	r3, r3, #1
 8008326:	b2db      	uxtb	r3, r3
 8008328:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800832a:	78fb      	ldrb	r3, [r7, #3]
 800832c:	b2db      	uxtb	r3, r3
 800832e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008332:	2b80      	cmp	r3, #128	@ 0x80
 8008334:	d0ef      	beq.n	8008316 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008336:	4b25      	ldr	r3, [pc, #148]	@ (80083cc <xPortStartScheduler+0xec>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f1c3 0307 	rsb	r3, r3, #7
 800833e:	2b04      	cmp	r3, #4
 8008340:	d00d      	beq.n	800835e <xPortStartScheduler+0x7e>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	b672      	cpsid	i
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	b662      	cpsie	i
 8008356:	60bb      	str	r3, [r7, #8]
}
 8008358:	bf00      	nop
 800835a:	bf00      	nop
 800835c:	e7fd      	b.n	800835a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800835e:	4b1b      	ldr	r3, [pc, #108]	@ (80083cc <xPortStartScheduler+0xec>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	021b      	lsls	r3, r3, #8
 8008364:	4a19      	ldr	r2, [pc, #100]	@ (80083cc <xPortStartScheduler+0xec>)
 8008366:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008368:	4b18      	ldr	r3, [pc, #96]	@ (80083cc <xPortStartScheduler+0xec>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008370:	4a16      	ldr	r2, [pc, #88]	@ (80083cc <xPortStartScheduler+0xec>)
 8008372:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	b2da      	uxtb	r2, r3
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800837c:	4b14      	ldr	r3, [pc, #80]	@ (80083d0 <xPortStartScheduler+0xf0>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a13      	ldr	r2, [pc, #76]	@ (80083d0 <xPortStartScheduler+0xf0>)
 8008382:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008386:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008388:	4b11      	ldr	r3, [pc, #68]	@ (80083d0 <xPortStartScheduler+0xf0>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a10      	ldr	r2, [pc, #64]	@ (80083d0 <xPortStartScheduler+0xf0>)
 800838e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008392:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008394:	f000 f8dc 	bl	8008550 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008398:	4b0e      	ldr	r3, [pc, #56]	@ (80083d4 <xPortStartScheduler+0xf4>)
 800839a:	2200      	movs	r2, #0
 800839c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800839e:	f000 f8fb 	bl	8008598 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083a2:	4b0d      	ldr	r3, [pc, #52]	@ (80083d8 <xPortStartScheduler+0xf8>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a0c      	ldr	r2, [pc, #48]	@ (80083d8 <xPortStartScheduler+0xf8>)
 80083a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80083ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083ae:	f7ff ff83 	bl	80082b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083b2:	f7ff f829 	bl	8007408 <vTaskSwitchContext>
	prvTaskExitError();
 80083b6:	f7ff ff35 	bl	8008224 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	e000e400 	.word	0xe000e400
 80083c8:	2000175c 	.word	0x2000175c
 80083cc:	20001760 	.word	0x20001760
 80083d0:	e000ed20 	.word	0xe000ed20
 80083d4:	2000000c 	.word	0x2000000c
 80083d8:	e000ef34 	.word	0xe000ef34

080083dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
	__asm volatile
 80083e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e6:	b672      	cpsid	i
 80083e8:	f383 8811 	msr	BASEPRI, r3
 80083ec:	f3bf 8f6f 	isb	sy
 80083f0:	f3bf 8f4f 	dsb	sy
 80083f4:	b662      	cpsie	i
 80083f6:	607b      	str	r3, [r7, #4]
}
 80083f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80083fa:	4b11      	ldr	r3, [pc, #68]	@ (8008440 <vPortEnterCritical+0x64>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3301      	adds	r3, #1
 8008400:	4a0f      	ldr	r2, [pc, #60]	@ (8008440 <vPortEnterCritical+0x64>)
 8008402:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008404:	4b0e      	ldr	r3, [pc, #56]	@ (8008440 <vPortEnterCritical+0x64>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d112      	bne.n	8008432 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800840c:	4b0d      	ldr	r3, [pc, #52]	@ (8008444 <vPortEnterCritical+0x68>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	b2db      	uxtb	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00d      	beq.n	8008432 <vPortEnterCritical+0x56>
	__asm volatile
 8008416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841a:	b672      	cpsid	i
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	b662      	cpsie	i
 800842a:	603b      	str	r3, [r7, #0]
}
 800842c:	bf00      	nop
 800842e:	bf00      	nop
 8008430:	e7fd      	b.n	800842e <vPortEnterCritical+0x52>
	}
}
 8008432:	bf00      	nop
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop
 8008440:	2000000c 	.word	0x2000000c
 8008444:	e000ed04 	.word	0xe000ed04

08008448 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800844e:	4b13      	ldr	r3, [pc, #76]	@ (800849c <vPortExitCritical+0x54>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d10d      	bne.n	8008472 <vPortExitCritical+0x2a>
	__asm volatile
 8008456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845a:	b672      	cpsid	i
 800845c:	f383 8811 	msr	BASEPRI, r3
 8008460:	f3bf 8f6f 	isb	sy
 8008464:	f3bf 8f4f 	dsb	sy
 8008468:	b662      	cpsie	i
 800846a:	607b      	str	r3, [r7, #4]
}
 800846c:	bf00      	nop
 800846e:	bf00      	nop
 8008470:	e7fd      	b.n	800846e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008472:	4b0a      	ldr	r3, [pc, #40]	@ (800849c <vPortExitCritical+0x54>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3b01      	subs	r3, #1
 8008478:	4a08      	ldr	r2, [pc, #32]	@ (800849c <vPortExitCritical+0x54>)
 800847a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800847c:	4b07      	ldr	r3, [pc, #28]	@ (800849c <vPortExitCritical+0x54>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d105      	bne.n	8008490 <vPortExitCritical+0x48>
 8008484:	2300      	movs	r3, #0
 8008486:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	f383 8811 	msr	BASEPRI, r3
}
 800848e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008490:	bf00      	nop
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	2000000c 	.word	0x2000000c

080084a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084a0:	f3ef 8009 	mrs	r0, PSP
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	4b15      	ldr	r3, [pc, #84]	@ (8008500 <pxCurrentTCBConst>)
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	f01e 0f10 	tst.w	lr, #16
 80084b0:	bf08      	it	eq
 80084b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ba:	6010      	str	r0, [r2, #0]
 80084bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80084c4:	b672      	cpsid	i
 80084c6:	f380 8811 	msr	BASEPRI, r0
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	f3bf 8f6f 	isb	sy
 80084d2:	b662      	cpsie	i
 80084d4:	f7fe ff98 	bl	8007408 <vTaskSwitchContext>
 80084d8:	f04f 0000 	mov.w	r0, #0
 80084dc:	f380 8811 	msr	BASEPRI, r0
 80084e0:	bc09      	pop	{r0, r3}
 80084e2:	6819      	ldr	r1, [r3, #0]
 80084e4:	6808      	ldr	r0, [r1, #0]
 80084e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ea:	f01e 0f10 	tst.w	lr, #16
 80084ee:	bf08      	it	eq
 80084f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80084f4:	f380 8809 	msr	PSP, r0
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop

08008500 <pxCurrentTCBConst>:
 8008500:	20001130 	.word	0x20001130
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop

08008508 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008512:	b672      	cpsid	i
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	b662      	cpsie	i
 8008522:	607b      	str	r3, [r7, #4]
}
 8008524:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008526:	f7fe feb3 	bl	8007290 <xTaskIncrementTick>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d003      	beq.n	8008538 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008530:	4b06      	ldr	r3, [pc, #24]	@ (800854c <SysTick_Handler+0x44>)
 8008532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008536:	601a      	str	r2, [r3, #0]
 8008538:	2300      	movs	r3, #0
 800853a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	f383 8811 	msr	BASEPRI, r3
}
 8008542:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008544:	bf00      	nop
 8008546:	3708      	adds	r7, #8
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	e000ed04 	.word	0xe000ed04

08008550 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008550:	b480      	push	{r7}
 8008552:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008554:	4b0b      	ldr	r3, [pc, #44]	@ (8008584 <vPortSetupTimerInterrupt+0x34>)
 8008556:	2200      	movs	r2, #0
 8008558:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800855a:	4b0b      	ldr	r3, [pc, #44]	@ (8008588 <vPortSetupTimerInterrupt+0x38>)
 800855c:	2200      	movs	r2, #0
 800855e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008560:	4b0a      	ldr	r3, [pc, #40]	@ (800858c <vPortSetupTimerInterrupt+0x3c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a0a      	ldr	r2, [pc, #40]	@ (8008590 <vPortSetupTimerInterrupt+0x40>)
 8008566:	fba2 2303 	umull	r2, r3, r2, r3
 800856a:	099b      	lsrs	r3, r3, #6
 800856c:	4a09      	ldr	r2, [pc, #36]	@ (8008594 <vPortSetupTimerInterrupt+0x44>)
 800856e:	3b01      	subs	r3, #1
 8008570:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008572:	4b04      	ldr	r3, [pc, #16]	@ (8008584 <vPortSetupTimerInterrupt+0x34>)
 8008574:	2207      	movs	r2, #7
 8008576:	601a      	str	r2, [r3, #0]
}
 8008578:	bf00      	nop
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	e000e010 	.word	0xe000e010
 8008588:	e000e018 	.word	0xe000e018
 800858c:	20000000 	.word	0x20000000
 8008590:	10624dd3 	.word	0x10624dd3
 8008594:	e000e014 	.word	0xe000e014

08008598 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008598:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80085a8 <vPortEnableVFP+0x10>
 800859c:	6801      	ldr	r1, [r0, #0]
 800859e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80085a2:	6001      	str	r1, [r0, #0]
 80085a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085a6:	bf00      	nop
 80085a8:	e000ed88 	.word	0xe000ed88

080085ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80085b2:	f3ef 8305 	mrs	r3, IPSR
 80085b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2b0f      	cmp	r3, #15
 80085bc:	d917      	bls.n	80085ee <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085be:	4a1a      	ldr	r2, [pc, #104]	@ (8008628 <vPortValidateInterruptPriority+0x7c>)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085c8:	4b18      	ldr	r3, [pc, #96]	@ (800862c <vPortValidateInterruptPriority+0x80>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	7afa      	ldrb	r2, [r7, #11]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d20d      	bcs.n	80085ee <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80085d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d6:	b672      	cpsid	i
 80085d8:	f383 8811 	msr	BASEPRI, r3
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f3bf 8f4f 	dsb	sy
 80085e4:	b662      	cpsie	i
 80085e6:	607b      	str	r3, [r7, #4]
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	e7fd      	b.n	80085ea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085ee:	4b10      	ldr	r3, [pc, #64]	@ (8008630 <vPortValidateInterruptPriority+0x84>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008634 <vPortValidateInterruptPriority+0x88>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d90d      	bls.n	800861a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008602:	b672      	cpsid	i
 8008604:	f383 8811 	msr	BASEPRI, r3
 8008608:	f3bf 8f6f 	isb	sy
 800860c:	f3bf 8f4f 	dsb	sy
 8008610:	b662      	cpsie	i
 8008612:	603b      	str	r3, [r7, #0]
}
 8008614:	bf00      	nop
 8008616:	bf00      	nop
 8008618:	e7fd      	b.n	8008616 <vPortValidateInterruptPriority+0x6a>
	}
 800861a:	bf00      	nop
 800861c:	3714      	adds	r7, #20
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	e000e3f0 	.word	0xe000e3f0
 800862c:	2000175c 	.word	0x2000175c
 8008630:	e000ed0c 	.word	0xe000ed0c
 8008634:	20001760 	.word	0x20001760

08008638 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08a      	sub	sp, #40	@ 0x28
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008640:	2300      	movs	r3, #0
 8008642:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008644:	f7fe fd66 	bl	8007114 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008648:	4b5d      	ldr	r3, [pc, #372]	@ (80087c0 <pvPortMalloc+0x188>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008650:	f000 f920 	bl	8008894 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008654:	4b5b      	ldr	r3, [pc, #364]	@ (80087c4 <pvPortMalloc+0x18c>)
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4013      	ands	r3, r2
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 8094 	bne.w	800878a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d020      	beq.n	80086aa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008668:	2208      	movs	r2, #8
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4413      	add	r3, r2
 800866e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f003 0307 	and.w	r3, r3, #7
 8008676:	2b00      	cmp	r3, #0
 8008678:	d017      	beq.n	80086aa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f023 0307 	bic.w	r3, r3, #7
 8008680:	3308      	adds	r3, #8
 8008682:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f003 0307 	and.w	r3, r3, #7
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00d      	beq.n	80086aa <pvPortMalloc+0x72>
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008692:	b672      	cpsid	i
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	b662      	cpsie	i
 80086a2:	617b      	str	r3, [r7, #20]
}
 80086a4:	bf00      	nop
 80086a6:	bf00      	nop
 80086a8:	e7fd      	b.n	80086a6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d06c      	beq.n	800878a <pvPortMalloc+0x152>
 80086b0:	4b45      	ldr	r3, [pc, #276]	@ (80087c8 <pvPortMalloc+0x190>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d867      	bhi.n	800878a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086ba:	4b44      	ldr	r3, [pc, #272]	@ (80087cc <pvPortMalloc+0x194>)
 80086bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086be:	4b43      	ldr	r3, [pc, #268]	@ (80087cc <pvPortMalloc+0x194>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086c4:	e004      	b.n	80086d0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80086c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	429a      	cmp	r2, r3
 80086d8:	d903      	bls.n	80086e2 <pvPortMalloc+0xaa>
 80086da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1f1      	bne.n	80086c6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086e2:	4b37      	ldr	r3, [pc, #220]	@ (80087c0 <pvPortMalloc+0x188>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d04e      	beq.n	800878a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086ec:	6a3b      	ldr	r3, [r7, #32]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2208      	movs	r2, #8
 80086f2:	4413      	add	r3, r2
 80086f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	1ad2      	subs	r2, r2, r3
 8008706:	2308      	movs	r3, #8
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	429a      	cmp	r2, r3
 800870c:	d922      	bls.n	8008754 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800870e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4413      	add	r3, r2
 8008714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	f003 0307 	and.w	r3, r3, #7
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00d      	beq.n	800873c <pvPortMalloc+0x104>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008724:	b672      	cpsid	i
 8008726:	f383 8811 	msr	BASEPRI, r3
 800872a:	f3bf 8f6f 	isb	sy
 800872e:	f3bf 8f4f 	dsb	sy
 8008732:	b662      	cpsie	i
 8008734:	613b      	str	r3, [r7, #16]
}
 8008736:	bf00      	nop
 8008738:	bf00      	nop
 800873a:	e7fd      	b.n	8008738 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800873c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	1ad2      	subs	r2, r2, r3
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800874e:	69b8      	ldr	r0, [r7, #24]
 8008750:	f000 f902 	bl	8008958 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008754:	4b1c      	ldr	r3, [pc, #112]	@ (80087c8 <pvPortMalloc+0x190>)
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	4a1a      	ldr	r2, [pc, #104]	@ (80087c8 <pvPortMalloc+0x190>)
 8008760:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008762:	4b19      	ldr	r3, [pc, #100]	@ (80087c8 <pvPortMalloc+0x190>)
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	4b1a      	ldr	r3, [pc, #104]	@ (80087d0 <pvPortMalloc+0x198>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	429a      	cmp	r2, r3
 800876c:	d203      	bcs.n	8008776 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800876e:	4b16      	ldr	r3, [pc, #88]	@ (80087c8 <pvPortMalloc+0x190>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a17      	ldr	r2, [pc, #92]	@ (80087d0 <pvPortMalloc+0x198>)
 8008774:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	4b12      	ldr	r3, [pc, #72]	@ (80087c4 <pvPortMalloc+0x18c>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	431a      	orrs	r2, r3
 8008780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008782:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008786:	2200      	movs	r2, #0
 8008788:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800878a:	f7fe fcd1 	bl	8007130 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	f003 0307 	and.w	r3, r3, #7
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00d      	beq.n	80087b4 <pvPortMalloc+0x17c>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879c:	b672      	cpsid	i
 800879e:	f383 8811 	msr	BASEPRI, r3
 80087a2:	f3bf 8f6f 	isb	sy
 80087a6:	f3bf 8f4f 	dsb	sy
 80087aa:	b662      	cpsie	i
 80087ac:	60fb      	str	r3, [r7, #12]
}
 80087ae:	bf00      	nop
 80087b0:	bf00      	nop
 80087b2:	e7fd      	b.n	80087b0 <pvPortMalloc+0x178>
	return pvReturn;
 80087b4:	69fb      	ldr	r3, [r7, #28]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3728      	adds	r7, #40	@ 0x28
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	2000536c 	.word	0x2000536c
 80087c4:	20005378 	.word	0x20005378
 80087c8:	20005370 	.word	0x20005370
 80087cc:	20005364 	.word	0x20005364
 80087d0:	20005374 	.word	0x20005374

080087d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b086      	sub	sp, #24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d04e      	beq.n	8008884 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087e6:	2308      	movs	r3, #8
 80087e8:	425b      	negs	r3, r3
 80087ea:	697a      	ldr	r2, [r7, #20]
 80087ec:	4413      	add	r3, r2
 80087ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	4b24      	ldr	r3, [pc, #144]	@ (800888c <vPortFree+0xb8>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4013      	ands	r3, r2
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d10d      	bne.n	800881e <vPortFree+0x4a>
	__asm volatile
 8008802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008806:	b672      	cpsid	i
 8008808:	f383 8811 	msr	BASEPRI, r3
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	b662      	cpsie	i
 8008816:	60fb      	str	r3, [r7, #12]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00d      	beq.n	8008842 <vPortFree+0x6e>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	b672      	cpsid	i
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	b662      	cpsie	i
 800883a:	60bb      	str	r3, [r7, #8]
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	e7fd      	b.n	800883e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	685a      	ldr	r2, [r3, #4]
 8008846:	4b11      	ldr	r3, [pc, #68]	@ (800888c <vPortFree+0xb8>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4013      	ands	r3, r2
 800884c:	2b00      	cmp	r3, #0
 800884e:	d019      	beq.n	8008884 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d115      	bne.n	8008884 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	685a      	ldr	r2, [r3, #4]
 800885c:	4b0b      	ldr	r3, [pc, #44]	@ (800888c <vPortFree+0xb8>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	43db      	mvns	r3, r3
 8008862:	401a      	ands	r2, r3
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008868:	f7fe fc54 	bl	8007114 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	4b07      	ldr	r3, [pc, #28]	@ (8008890 <vPortFree+0xbc>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4413      	add	r3, r2
 8008876:	4a06      	ldr	r2, [pc, #24]	@ (8008890 <vPortFree+0xbc>)
 8008878:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800887a:	6938      	ldr	r0, [r7, #16]
 800887c:	f000 f86c 	bl	8008958 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008880:	f7fe fc56 	bl	8007130 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008884:	bf00      	nop
 8008886:	3718      	adds	r7, #24
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}
 800888c:	20005378 	.word	0x20005378
 8008890:	20005370 	.word	0x20005370

08008894 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008894:	b480      	push	{r7}
 8008896:	b085      	sub	sp, #20
 8008898:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800889a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800889e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088a0:	4b27      	ldr	r3, [pc, #156]	@ (8008940 <prvHeapInit+0xac>)
 80088a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f003 0307 	and.w	r3, r3, #7
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00c      	beq.n	80088c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	3307      	adds	r3, #7
 80088b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f023 0307 	bic.w	r3, r3, #7
 80088ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	1ad3      	subs	r3, r2, r3
 80088c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008940 <prvHeapInit+0xac>)
 80088c4:	4413      	add	r3, r2
 80088c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008944 <prvHeapInit+0xb0>)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088d2:	4b1c      	ldr	r3, [pc, #112]	@ (8008944 <prvHeapInit+0xb0>)
 80088d4:	2200      	movs	r2, #0
 80088d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	4413      	add	r3, r2
 80088de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088e0:	2208      	movs	r2, #8
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	1a9b      	subs	r3, r3, r2
 80088e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f023 0307 	bic.w	r3, r3, #7
 80088ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4a15      	ldr	r2, [pc, #84]	@ (8008948 <prvHeapInit+0xb4>)
 80088f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80088f6:	4b14      	ldr	r3, [pc, #80]	@ (8008948 <prvHeapInit+0xb4>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2200      	movs	r2, #0
 80088fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80088fe:	4b12      	ldr	r3, [pc, #72]	@ (8008948 <prvHeapInit+0xb4>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2200      	movs	r2, #0
 8008904:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	1ad2      	subs	r2, r2, r3
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008914:	4b0c      	ldr	r3, [pc, #48]	@ (8008948 <prvHeapInit+0xb4>)
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	4a0a      	ldr	r2, [pc, #40]	@ (800894c <prvHeapInit+0xb8>)
 8008922:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	4a09      	ldr	r2, [pc, #36]	@ (8008950 <prvHeapInit+0xbc>)
 800892a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800892c:	4b09      	ldr	r3, [pc, #36]	@ (8008954 <prvHeapInit+0xc0>)
 800892e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008932:	601a      	str	r2, [r3, #0]
}
 8008934:	bf00      	nop
 8008936:	3714      	adds	r7, #20
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr
 8008940:	20001764 	.word	0x20001764
 8008944:	20005364 	.word	0x20005364
 8008948:	2000536c 	.word	0x2000536c
 800894c:	20005374 	.word	0x20005374
 8008950:	20005370 	.word	0x20005370
 8008954:	20005378 	.word	0x20005378

08008958 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008960:	4b28      	ldr	r3, [pc, #160]	@ (8008a04 <prvInsertBlockIntoFreeList+0xac>)
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	e002      	b.n	800896c <prvInsertBlockIntoFreeList+0x14>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	429a      	cmp	r2, r3
 8008974:	d8f7      	bhi.n	8008966 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	4413      	add	r3, r2
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	429a      	cmp	r2, r3
 8008986:	d108      	bne.n	800899a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	441a      	add	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	441a      	add	r2, r3
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d118      	bne.n	80089e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4b15      	ldr	r3, [pc, #84]	@ (8008a08 <prvInsertBlockIntoFreeList+0xb0>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d00d      	beq.n	80089d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	441a      	add	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	e008      	b.n	80089e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008a08 <prvInsertBlockIntoFreeList+0xb0>)
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	601a      	str	r2, [r3, #0]
 80089de:	e003      	b.n	80089e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d002      	beq.n	80089f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089f6:	bf00      	nop
 80089f8:	3714      	adds	r7, #20
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	20005364 	.word	0x20005364
 8008a08:	2000536c 	.word	0x2000536c

08008a0c <srand>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4b10      	ldr	r3, [pc, #64]	@ (8008a50 <srand+0x44>)
 8008a10:	681d      	ldr	r5, [r3, #0]
 8008a12:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008a14:	4604      	mov	r4, r0
 8008a16:	b9b3      	cbnz	r3, 8008a46 <srand+0x3a>
 8008a18:	2018      	movs	r0, #24
 8008a1a:	f001 fd7f 	bl	800a51c <malloc>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	6328      	str	r0, [r5, #48]	@ 0x30
 8008a22:	b920      	cbnz	r0, 8008a2e <srand+0x22>
 8008a24:	4b0b      	ldr	r3, [pc, #44]	@ (8008a54 <srand+0x48>)
 8008a26:	480c      	ldr	r0, [pc, #48]	@ (8008a58 <srand+0x4c>)
 8008a28:	2146      	movs	r1, #70	@ 0x46
 8008a2a:	f000 feb5 	bl	8009798 <__assert_func>
 8008a2e:	490b      	ldr	r1, [pc, #44]	@ (8008a5c <srand+0x50>)
 8008a30:	4b0b      	ldr	r3, [pc, #44]	@ (8008a60 <srand+0x54>)
 8008a32:	e9c0 1300 	strd	r1, r3, [r0]
 8008a36:	4b0b      	ldr	r3, [pc, #44]	@ (8008a64 <srand+0x58>)
 8008a38:	6083      	str	r3, [r0, #8]
 8008a3a:	230b      	movs	r3, #11
 8008a3c:	8183      	strh	r3, [r0, #12]
 8008a3e:	2100      	movs	r1, #0
 8008a40:	2001      	movs	r0, #1
 8008a42:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008a46:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008a48:	2200      	movs	r2, #0
 8008a4a:	611c      	str	r4, [r3, #16]
 8008a4c:	615a      	str	r2, [r3, #20]
 8008a4e:	bd38      	pop	{r3, r4, r5, pc}
 8008a50:	2000001c 	.word	0x2000001c
 8008a54:	0800b648 	.word	0x0800b648
 8008a58:	0800b65f 	.word	0x0800b65f
 8008a5c:	abcd330e 	.word	0xabcd330e
 8008a60:	e66d1234 	.word	0xe66d1234
 8008a64:	0005deec 	.word	0x0005deec

08008a68 <rand>:
 8008a68:	4b16      	ldr	r3, [pc, #88]	@ (8008ac4 <rand+0x5c>)
 8008a6a:	b510      	push	{r4, lr}
 8008a6c:	681c      	ldr	r4, [r3, #0]
 8008a6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008a70:	b9b3      	cbnz	r3, 8008aa0 <rand+0x38>
 8008a72:	2018      	movs	r0, #24
 8008a74:	f001 fd52 	bl	800a51c <malloc>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	6320      	str	r0, [r4, #48]	@ 0x30
 8008a7c:	b920      	cbnz	r0, 8008a88 <rand+0x20>
 8008a7e:	4b12      	ldr	r3, [pc, #72]	@ (8008ac8 <rand+0x60>)
 8008a80:	4812      	ldr	r0, [pc, #72]	@ (8008acc <rand+0x64>)
 8008a82:	2152      	movs	r1, #82	@ 0x52
 8008a84:	f000 fe88 	bl	8009798 <__assert_func>
 8008a88:	4911      	ldr	r1, [pc, #68]	@ (8008ad0 <rand+0x68>)
 8008a8a:	4b12      	ldr	r3, [pc, #72]	@ (8008ad4 <rand+0x6c>)
 8008a8c:	e9c0 1300 	strd	r1, r3, [r0]
 8008a90:	4b11      	ldr	r3, [pc, #68]	@ (8008ad8 <rand+0x70>)
 8008a92:	6083      	str	r3, [r0, #8]
 8008a94:	230b      	movs	r3, #11
 8008a96:	8183      	strh	r3, [r0, #12]
 8008a98:	2100      	movs	r1, #0
 8008a9a:	2001      	movs	r0, #1
 8008a9c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008aa0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008aa2:	480e      	ldr	r0, [pc, #56]	@ (8008adc <rand+0x74>)
 8008aa4:	690b      	ldr	r3, [r1, #16]
 8008aa6:	694c      	ldr	r4, [r1, #20]
 8008aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8008ae0 <rand+0x78>)
 8008aaa:	4358      	muls	r0, r3
 8008aac:	fb02 0004 	mla	r0, r2, r4, r0
 8008ab0:	fba3 3202 	umull	r3, r2, r3, r2
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	eb40 0002 	adc.w	r0, r0, r2
 8008aba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008abe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008ac2:	bd10      	pop	{r4, pc}
 8008ac4:	2000001c 	.word	0x2000001c
 8008ac8:	0800b648 	.word	0x0800b648
 8008acc:	0800b65f 	.word	0x0800b65f
 8008ad0:	abcd330e 	.word	0xabcd330e
 8008ad4:	e66d1234 	.word	0xe66d1234
 8008ad8:	0005deec 	.word	0x0005deec
 8008adc:	5851f42d 	.word	0x5851f42d
 8008ae0:	4c957f2d 	.word	0x4c957f2d

08008ae4 <__cvt>:
 8008ae4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae8:	ec57 6b10 	vmov	r6, r7, d0
 8008aec:	2f00      	cmp	r7, #0
 8008aee:	460c      	mov	r4, r1
 8008af0:	4619      	mov	r1, r3
 8008af2:	463b      	mov	r3, r7
 8008af4:	bfbb      	ittet	lt
 8008af6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008afa:	461f      	movlt	r7, r3
 8008afc:	2300      	movge	r3, #0
 8008afe:	232d      	movlt	r3, #45	@ 0x2d
 8008b00:	700b      	strb	r3, [r1, #0]
 8008b02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b04:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b08:	4691      	mov	r9, r2
 8008b0a:	f023 0820 	bic.w	r8, r3, #32
 8008b0e:	bfbc      	itt	lt
 8008b10:	4632      	movlt	r2, r6
 8008b12:	4616      	movlt	r6, r2
 8008b14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b18:	d005      	beq.n	8008b26 <__cvt+0x42>
 8008b1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008b1e:	d100      	bne.n	8008b22 <__cvt+0x3e>
 8008b20:	3401      	adds	r4, #1
 8008b22:	2102      	movs	r1, #2
 8008b24:	e000      	b.n	8008b28 <__cvt+0x44>
 8008b26:	2103      	movs	r1, #3
 8008b28:	ab03      	add	r3, sp, #12
 8008b2a:	9301      	str	r3, [sp, #4]
 8008b2c:	ab02      	add	r3, sp, #8
 8008b2e:	9300      	str	r3, [sp, #0]
 8008b30:	ec47 6b10 	vmov	d0, r6, r7
 8008b34:	4653      	mov	r3, sl
 8008b36:	4622      	mov	r2, r4
 8008b38:	f000 fed6 	bl	80098e8 <_dtoa_r>
 8008b3c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b40:	4605      	mov	r5, r0
 8008b42:	d119      	bne.n	8008b78 <__cvt+0x94>
 8008b44:	f019 0f01 	tst.w	r9, #1
 8008b48:	d00e      	beq.n	8008b68 <__cvt+0x84>
 8008b4a:	eb00 0904 	add.w	r9, r0, r4
 8008b4e:	2200      	movs	r2, #0
 8008b50:	2300      	movs	r3, #0
 8008b52:	4630      	mov	r0, r6
 8008b54:	4639      	mov	r1, r7
 8008b56:	f7f7 ffd7 	bl	8000b08 <__aeabi_dcmpeq>
 8008b5a:	b108      	cbz	r0, 8008b60 <__cvt+0x7c>
 8008b5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b60:	2230      	movs	r2, #48	@ 0x30
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	454b      	cmp	r3, r9
 8008b66:	d31e      	bcc.n	8008ba6 <__cvt+0xc2>
 8008b68:	9b03      	ldr	r3, [sp, #12]
 8008b6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b6c:	1b5b      	subs	r3, r3, r5
 8008b6e:	4628      	mov	r0, r5
 8008b70:	6013      	str	r3, [r2, #0]
 8008b72:	b004      	add	sp, #16
 8008b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b7c:	eb00 0904 	add.w	r9, r0, r4
 8008b80:	d1e5      	bne.n	8008b4e <__cvt+0x6a>
 8008b82:	7803      	ldrb	r3, [r0, #0]
 8008b84:	2b30      	cmp	r3, #48	@ 0x30
 8008b86:	d10a      	bne.n	8008b9e <__cvt+0xba>
 8008b88:	2200      	movs	r2, #0
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	4639      	mov	r1, r7
 8008b90:	f7f7 ffba 	bl	8000b08 <__aeabi_dcmpeq>
 8008b94:	b918      	cbnz	r0, 8008b9e <__cvt+0xba>
 8008b96:	f1c4 0401 	rsb	r4, r4, #1
 8008b9a:	f8ca 4000 	str.w	r4, [sl]
 8008b9e:	f8da 3000 	ldr.w	r3, [sl]
 8008ba2:	4499      	add	r9, r3
 8008ba4:	e7d3      	b.n	8008b4e <__cvt+0x6a>
 8008ba6:	1c59      	adds	r1, r3, #1
 8008ba8:	9103      	str	r1, [sp, #12]
 8008baa:	701a      	strb	r2, [r3, #0]
 8008bac:	e7d9      	b.n	8008b62 <__cvt+0x7e>

08008bae <__exponent>:
 8008bae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bb0:	2900      	cmp	r1, #0
 8008bb2:	bfba      	itte	lt
 8008bb4:	4249      	neglt	r1, r1
 8008bb6:	232d      	movlt	r3, #45	@ 0x2d
 8008bb8:	232b      	movge	r3, #43	@ 0x2b
 8008bba:	2909      	cmp	r1, #9
 8008bbc:	7002      	strb	r2, [r0, #0]
 8008bbe:	7043      	strb	r3, [r0, #1]
 8008bc0:	dd29      	ble.n	8008c16 <__exponent+0x68>
 8008bc2:	f10d 0307 	add.w	r3, sp, #7
 8008bc6:	461d      	mov	r5, r3
 8008bc8:	270a      	movs	r7, #10
 8008bca:	461a      	mov	r2, r3
 8008bcc:	fbb1 f6f7 	udiv	r6, r1, r7
 8008bd0:	fb07 1416 	mls	r4, r7, r6, r1
 8008bd4:	3430      	adds	r4, #48	@ 0x30
 8008bd6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008bda:	460c      	mov	r4, r1
 8008bdc:	2c63      	cmp	r4, #99	@ 0x63
 8008bde:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008be2:	4631      	mov	r1, r6
 8008be4:	dcf1      	bgt.n	8008bca <__exponent+0x1c>
 8008be6:	3130      	adds	r1, #48	@ 0x30
 8008be8:	1e94      	subs	r4, r2, #2
 8008bea:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008bee:	1c41      	adds	r1, r0, #1
 8008bf0:	4623      	mov	r3, r4
 8008bf2:	42ab      	cmp	r3, r5
 8008bf4:	d30a      	bcc.n	8008c0c <__exponent+0x5e>
 8008bf6:	f10d 0309 	add.w	r3, sp, #9
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	42ac      	cmp	r4, r5
 8008bfe:	bf88      	it	hi
 8008c00:	2300      	movhi	r3, #0
 8008c02:	3302      	adds	r3, #2
 8008c04:	4403      	add	r3, r0
 8008c06:	1a18      	subs	r0, r3, r0
 8008c08:	b003      	add	sp, #12
 8008c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008c10:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008c14:	e7ed      	b.n	8008bf2 <__exponent+0x44>
 8008c16:	2330      	movs	r3, #48	@ 0x30
 8008c18:	3130      	adds	r1, #48	@ 0x30
 8008c1a:	7083      	strb	r3, [r0, #2]
 8008c1c:	70c1      	strb	r1, [r0, #3]
 8008c1e:	1d03      	adds	r3, r0, #4
 8008c20:	e7f1      	b.n	8008c06 <__exponent+0x58>
	...

08008c24 <_printf_float>:
 8008c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c28:	b08d      	sub	sp, #52	@ 0x34
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c30:	4616      	mov	r6, r2
 8008c32:	461f      	mov	r7, r3
 8008c34:	4605      	mov	r5, r0
 8008c36:	f000 fccb 	bl	80095d0 <_localeconv_r>
 8008c3a:	6803      	ldr	r3, [r0, #0]
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7f7 fb36 	bl	80002b0 <strlen>
 8008c44:	2300      	movs	r3, #0
 8008c46:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c48:	f8d8 3000 	ldr.w	r3, [r8]
 8008c4c:	9005      	str	r0, [sp, #20]
 8008c4e:	3307      	adds	r3, #7
 8008c50:	f023 0307 	bic.w	r3, r3, #7
 8008c54:	f103 0208 	add.w	r2, r3, #8
 8008c58:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008c5c:	f8d4 b000 	ldr.w	fp, [r4]
 8008c60:	f8c8 2000 	str.w	r2, [r8]
 8008c64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008c6c:	9307      	str	r3, [sp, #28]
 8008c6e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008c76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c7a:	4b9c      	ldr	r3, [pc, #624]	@ (8008eec <_printf_float+0x2c8>)
 8008c7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c80:	f7f7 ff74 	bl	8000b6c <__aeabi_dcmpun>
 8008c84:	bb70      	cbnz	r0, 8008ce4 <_printf_float+0xc0>
 8008c86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c8a:	4b98      	ldr	r3, [pc, #608]	@ (8008eec <_printf_float+0x2c8>)
 8008c8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c90:	f7f7 ff4e 	bl	8000b30 <__aeabi_dcmple>
 8008c94:	bb30      	cbnz	r0, 8008ce4 <_printf_float+0xc0>
 8008c96:	2200      	movs	r2, #0
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4640      	mov	r0, r8
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	f7f7 ff3d 	bl	8000b1c <__aeabi_dcmplt>
 8008ca2:	b110      	cbz	r0, 8008caa <_printf_float+0x86>
 8008ca4:	232d      	movs	r3, #45	@ 0x2d
 8008ca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008caa:	4a91      	ldr	r2, [pc, #580]	@ (8008ef0 <_printf_float+0x2cc>)
 8008cac:	4b91      	ldr	r3, [pc, #580]	@ (8008ef4 <_printf_float+0x2d0>)
 8008cae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008cb2:	bf8c      	ite	hi
 8008cb4:	4690      	movhi	r8, r2
 8008cb6:	4698      	movls	r8, r3
 8008cb8:	2303      	movs	r3, #3
 8008cba:	6123      	str	r3, [r4, #16]
 8008cbc:	f02b 0304 	bic.w	r3, fp, #4
 8008cc0:	6023      	str	r3, [r4, #0]
 8008cc2:	f04f 0900 	mov.w	r9, #0
 8008cc6:	9700      	str	r7, [sp, #0]
 8008cc8:	4633      	mov	r3, r6
 8008cca:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008ccc:	4621      	mov	r1, r4
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f000 f9d2 	bl	8009078 <_printf_common>
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	f040 808d 	bne.w	8008df4 <_printf_float+0x1d0>
 8008cda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cde:	b00d      	add	sp, #52	@ 0x34
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	464b      	mov	r3, r9
 8008ce8:	4640      	mov	r0, r8
 8008cea:	4649      	mov	r1, r9
 8008cec:	f7f7 ff3e 	bl	8000b6c <__aeabi_dcmpun>
 8008cf0:	b140      	cbz	r0, 8008d04 <_printf_float+0xe0>
 8008cf2:	464b      	mov	r3, r9
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	bfbc      	itt	lt
 8008cf8:	232d      	movlt	r3, #45	@ 0x2d
 8008cfa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8008ef8 <_printf_float+0x2d4>)
 8008d00:	4b7e      	ldr	r3, [pc, #504]	@ (8008efc <_printf_float+0x2d8>)
 8008d02:	e7d4      	b.n	8008cae <_printf_float+0x8a>
 8008d04:	6863      	ldr	r3, [r4, #4]
 8008d06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d0a:	9206      	str	r2, [sp, #24]
 8008d0c:	1c5a      	adds	r2, r3, #1
 8008d0e:	d13b      	bne.n	8008d88 <_printf_float+0x164>
 8008d10:	2306      	movs	r3, #6
 8008d12:	6063      	str	r3, [r4, #4]
 8008d14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008d18:	2300      	movs	r3, #0
 8008d1a:	6022      	str	r2, [r4, #0]
 8008d1c:	9303      	str	r3, [sp, #12]
 8008d1e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008d20:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008d24:	ab09      	add	r3, sp, #36	@ 0x24
 8008d26:	9300      	str	r3, [sp, #0]
 8008d28:	6861      	ldr	r1, [r4, #4]
 8008d2a:	ec49 8b10 	vmov	d0, r8, r9
 8008d2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d32:	4628      	mov	r0, r5
 8008d34:	f7ff fed6 	bl	8008ae4 <__cvt>
 8008d38:	9b06      	ldr	r3, [sp, #24]
 8008d3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d3c:	2b47      	cmp	r3, #71	@ 0x47
 8008d3e:	4680      	mov	r8, r0
 8008d40:	d129      	bne.n	8008d96 <_printf_float+0x172>
 8008d42:	1cc8      	adds	r0, r1, #3
 8008d44:	db02      	blt.n	8008d4c <_printf_float+0x128>
 8008d46:	6863      	ldr	r3, [r4, #4]
 8008d48:	4299      	cmp	r1, r3
 8008d4a:	dd41      	ble.n	8008dd0 <_printf_float+0x1ac>
 8008d4c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008d50:	fa5f fa8a 	uxtb.w	sl, sl
 8008d54:	3901      	subs	r1, #1
 8008d56:	4652      	mov	r2, sl
 8008d58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008d5c:	9109      	str	r1, [sp, #36]	@ 0x24
 8008d5e:	f7ff ff26 	bl	8008bae <__exponent>
 8008d62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d64:	1813      	adds	r3, r2, r0
 8008d66:	2a01      	cmp	r2, #1
 8008d68:	4681      	mov	r9, r0
 8008d6a:	6123      	str	r3, [r4, #16]
 8008d6c:	dc02      	bgt.n	8008d74 <_printf_float+0x150>
 8008d6e:	6822      	ldr	r2, [r4, #0]
 8008d70:	07d2      	lsls	r2, r2, #31
 8008d72:	d501      	bpl.n	8008d78 <_printf_float+0x154>
 8008d74:	3301      	adds	r3, #1
 8008d76:	6123      	str	r3, [r4, #16]
 8008d78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d0a2      	beq.n	8008cc6 <_printf_float+0xa2>
 8008d80:	232d      	movs	r3, #45	@ 0x2d
 8008d82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d86:	e79e      	b.n	8008cc6 <_printf_float+0xa2>
 8008d88:	9a06      	ldr	r2, [sp, #24]
 8008d8a:	2a47      	cmp	r2, #71	@ 0x47
 8008d8c:	d1c2      	bne.n	8008d14 <_printf_float+0xf0>
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1c0      	bne.n	8008d14 <_printf_float+0xf0>
 8008d92:	2301      	movs	r3, #1
 8008d94:	e7bd      	b.n	8008d12 <_printf_float+0xee>
 8008d96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d9a:	d9db      	bls.n	8008d54 <_printf_float+0x130>
 8008d9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008da0:	d118      	bne.n	8008dd4 <_printf_float+0x1b0>
 8008da2:	2900      	cmp	r1, #0
 8008da4:	6863      	ldr	r3, [r4, #4]
 8008da6:	dd0b      	ble.n	8008dc0 <_printf_float+0x19c>
 8008da8:	6121      	str	r1, [r4, #16]
 8008daa:	b913      	cbnz	r3, 8008db2 <_printf_float+0x18e>
 8008dac:	6822      	ldr	r2, [r4, #0]
 8008dae:	07d0      	lsls	r0, r2, #31
 8008db0:	d502      	bpl.n	8008db8 <_printf_float+0x194>
 8008db2:	3301      	adds	r3, #1
 8008db4:	440b      	add	r3, r1
 8008db6:	6123      	str	r3, [r4, #16]
 8008db8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008dba:	f04f 0900 	mov.w	r9, #0
 8008dbe:	e7db      	b.n	8008d78 <_printf_float+0x154>
 8008dc0:	b913      	cbnz	r3, 8008dc8 <_printf_float+0x1a4>
 8008dc2:	6822      	ldr	r2, [r4, #0]
 8008dc4:	07d2      	lsls	r2, r2, #31
 8008dc6:	d501      	bpl.n	8008dcc <_printf_float+0x1a8>
 8008dc8:	3302      	adds	r3, #2
 8008dca:	e7f4      	b.n	8008db6 <_printf_float+0x192>
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e7f2      	b.n	8008db6 <_printf_float+0x192>
 8008dd0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dd6:	4299      	cmp	r1, r3
 8008dd8:	db05      	blt.n	8008de6 <_printf_float+0x1c2>
 8008dda:	6823      	ldr	r3, [r4, #0]
 8008ddc:	6121      	str	r1, [r4, #16]
 8008dde:	07d8      	lsls	r0, r3, #31
 8008de0:	d5ea      	bpl.n	8008db8 <_printf_float+0x194>
 8008de2:	1c4b      	adds	r3, r1, #1
 8008de4:	e7e7      	b.n	8008db6 <_printf_float+0x192>
 8008de6:	2900      	cmp	r1, #0
 8008de8:	bfd4      	ite	le
 8008dea:	f1c1 0202 	rsble	r2, r1, #2
 8008dee:	2201      	movgt	r2, #1
 8008df0:	4413      	add	r3, r2
 8008df2:	e7e0      	b.n	8008db6 <_printf_float+0x192>
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	055a      	lsls	r2, r3, #21
 8008df8:	d407      	bmi.n	8008e0a <_printf_float+0x1e6>
 8008dfa:	6923      	ldr	r3, [r4, #16]
 8008dfc:	4642      	mov	r2, r8
 8008dfe:	4631      	mov	r1, r6
 8008e00:	4628      	mov	r0, r5
 8008e02:	47b8      	blx	r7
 8008e04:	3001      	adds	r0, #1
 8008e06:	d12b      	bne.n	8008e60 <_printf_float+0x23c>
 8008e08:	e767      	b.n	8008cda <_printf_float+0xb6>
 8008e0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e0e:	f240 80dd 	bls.w	8008fcc <_printf_float+0x3a8>
 8008e12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e16:	2200      	movs	r2, #0
 8008e18:	2300      	movs	r3, #0
 8008e1a:	f7f7 fe75 	bl	8000b08 <__aeabi_dcmpeq>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d033      	beq.n	8008e8a <_printf_float+0x266>
 8008e22:	4a37      	ldr	r2, [pc, #220]	@ (8008f00 <_printf_float+0x2dc>)
 8008e24:	2301      	movs	r3, #1
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	f43f af54 	beq.w	8008cda <_printf_float+0xb6>
 8008e32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e36:	4543      	cmp	r3, r8
 8008e38:	db02      	blt.n	8008e40 <_printf_float+0x21c>
 8008e3a:	6823      	ldr	r3, [r4, #0]
 8008e3c:	07d8      	lsls	r0, r3, #31
 8008e3e:	d50f      	bpl.n	8008e60 <_printf_float+0x23c>
 8008e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e44:	4631      	mov	r1, r6
 8008e46:	4628      	mov	r0, r5
 8008e48:	47b8      	blx	r7
 8008e4a:	3001      	adds	r0, #1
 8008e4c:	f43f af45 	beq.w	8008cda <_printf_float+0xb6>
 8008e50:	f04f 0900 	mov.w	r9, #0
 8008e54:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008e58:	f104 0a1a 	add.w	sl, r4, #26
 8008e5c:	45c8      	cmp	r8, r9
 8008e5e:	dc09      	bgt.n	8008e74 <_printf_float+0x250>
 8008e60:	6823      	ldr	r3, [r4, #0]
 8008e62:	079b      	lsls	r3, r3, #30
 8008e64:	f100 8103 	bmi.w	800906e <_printf_float+0x44a>
 8008e68:	68e0      	ldr	r0, [r4, #12]
 8008e6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e6c:	4298      	cmp	r0, r3
 8008e6e:	bfb8      	it	lt
 8008e70:	4618      	movlt	r0, r3
 8008e72:	e734      	b.n	8008cde <_printf_float+0xba>
 8008e74:	2301      	movs	r3, #1
 8008e76:	4652      	mov	r2, sl
 8008e78:	4631      	mov	r1, r6
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	47b8      	blx	r7
 8008e7e:	3001      	adds	r0, #1
 8008e80:	f43f af2b 	beq.w	8008cda <_printf_float+0xb6>
 8008e84:	f109 0901 	add.w	r9, r9, #1
 8008e88:	e7e8      	b.n	8008e5c <_printf_float+0x238>
 8008e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	dc39      	bgt.n	8008f04 <_printf_float+0x2e0>
 8008e90:	4a1b      	ldr	r2, [pc, #108]	@ (8008f00 <_printf_float+0x2dc>)
 8008e92:	2301      	movs	r3, #1
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f af1d 	beq.w	8008cda <_printf_float+0xb6>
 8008ea0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008ea4:	ea59 0303 	orrs.w	r3, r9, r3
 8008ea8:	d102      	bne.n	8008eb0 <_printf_float+0x28c>
 8008eaa:	6823      	ldr	r3, [r4, #0]
 8008eac:	07d9      	lsls	r1, r3, #31
 8008eae:	d5d7      	bpl.n	8008e60 <_printf_float+0x23c>
 8008eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008eb4:	4631      	mov	r1, r6
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	47b8      	blx	r7
 8008eba:	3001      	adds	r0, #1
 8008ebc:	f43f af0d 	beq.w	8008cda <_printf_float+0xb6>
 8008ec0:	f04f 0a00 	mov.w	sl, #0
 8008ec4:	f104 0b1a 	add.w	fp, r4, #26
 8008ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eca:	425b      	negs	r3, r3
 8008ecc:	4553      	cmp	r3, sl
 8008ece:	dc01      	bgt.n	8008ed4 <_printf_float+0x2b0>
 8008ed0:	464b      	mov	r3, r9
 8008ed2:	e793      	b.n	8008dfc <_printf_float+0x1d8>
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	465a      	mov	r2, fp
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4628      	mov	r0, r5
 8008edc:	47b8      	blx	r7
 8008ede:	3001      	adds	r0, #1
 8008ee0:	f43f aefb 	beq.w	8008cda <_printf_float+0xb6>
 8008ee4:	f10a 0a01 	add.w	sl, sl, #1
 8008ee8:	e7ee      	b.n	8008ec8 <_printf_float+0x2a4>
 8008eea:	bf00      	nop
 8008eec:	7fefffff 	.word	0x7fefffff
 8008ef0:	0800b6bb 	.word	0x0800b6bb
 8008ef4:	0800b6b7 	.word	0x0800b6b7
 8008ef8:	0800b6c3 	.word	0x0800b6c3
 8008efc:	0800b6bf 	.word	0x0800b6bf
 8008f00:	0800b6c7 	.word	0x0800b6c7
 8008f04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f0a:	4553      	cmp	r3, sl
 8008f0c:	bfa8      	it	ge
 8008f0e:	4653      	movge	r3, sl
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	4699      	mov	r9, r3
 8008f14:	dc36      	bgt.n	8008f84 <_printf_float+0x360>
 8008f16:	f04f 0b00 	mov.w	fp, #0
 8008f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f1e:	f104 021a 	add.w	r2, r4, #26
 8008f22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f24:	9306      	str	r3, [sp, #24]
 8008f26:	eba3 0309 	sub.w	r3, r3, r9
 8008f2a:	455b      	cmp	r3, fp
 8008f2c:	dc31      	bgt.n	8008f92 <_printf_float+0x36e>
 8008f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f30:	459a      	cmp	sl, r3
 8008f32:	dc3a      	bgt.n	8008faa <_printf_float+0x386>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	07da      	lsls	r2, r3, #31
 8008f38:	d437      	bmi.n	8008faa <_printf_float+0x386>
 8008f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f3c:	ebaa 0903 	sub.w	r9, sl, r3
 8008f40:	9b06      	ldr	r3, [sp, #24]
 8008f42:	ebaa 0303 	sub.w	r3, sl, r3
 8008f46:	4599      	cmp	r9, r3
 8008f48:	bfa8      	it	ge
 8008f4a:	4699      	movge	r9, r3
 8008f4c:	f1b9 0f00 	cmp.w	r9, #0
 8008f50:	dc33      	bgt.n	8008fba <_printf_float+0x396>
 8008f52:	f04f 0800 	mov.w	r8, #0
 8008f56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f5a:	f104 0b1a 	add.w	fp, r4, #26
 8008f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f60:	ebaa 0303 	sub.w	r3, sl, r3
 8008f64:	eba3 0309 	sub.w	r3, r3, r9
 8008f68:	4543      	cmp	r3, r8
 8008f6a:	f77f af79 	ble.w	8008e60 <_printf_float+0x23c>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	465a      	mov	r2, fp
 8008f72:	4631      	mov	r1, r6
 8008f74:	4628      	mov	r0, r5
 8008f76:	47b8      	blx	r7
 8008f78:	3001      	adds	r0, #1
 8008f7a:	f43f aeae 	beq.w	8008cda <_printf_float+0xb6>
 8008f7e:	f108 0801 	add.w	r8, r8, #1
 8008f82:	e7ec      	b.n	8008f5e <_printf_float+0x33a>
 8008f84:	4642      	mov	r2, r8
 8008f86:	4631      	mov	r1, r6
 8008f88:	4628      	mov	r0, r5
 8008f8a:	47b8      	blx	r7
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	d1c2      	bne.n	8008f16 <_printf_float+0x2f2>
 8008f90:	e6a3      	b.n	8008cda <_printf_float+0xb6>
 8008f92:	2301      	movs	r3, #1
 8008f94:	4631      	mov	r1, r6
 8008f96:	4628      	mov	r0, r5
 8008f98:	9206      	str	r2, [sp, #24]
 8008f9a:	47b8      	blx	r7
 8008f9c:	3001      	adds	r0, #1
 8008f9e:	f43f ae9c 	beq.w	8008cda <_printf_float+0xb6>
 8008fa2:	9a06      	ldr	r2, [sp, #24]
 8008fa4:	f10b 0b01 	add.w	fp, fp, #1
 8008fa8:	e7bb      	b.n	8008f22 <_printf_float+0x2fe>
 8008faa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fae:	4631      	mov	r1, r6
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b8      	blx	r7
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	d1c0      	bne.n	8008f3a <_printf_float+0x316>
 8008fb8:	e68f      	b.n	8008cda <_printf_float+0xb6>
 8008fba:	9a06      	ldr	r2, [sp, #24]
 8008fbc:	464b      	mov	r3, r9
 8008fbe:	4442      	add	r2, r8
 8008fc0:	4631      	mov	r1, r6
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	47b8      	blx	r7
 8008fc6:	3001      	adds	r0, #1
 8008fc8:	d1c3      	bne.n	8008f52 <_printf_float+0x32e>
 8008fca:	e686      	b.n	8008cda <_printf_float+0xb6>
 8008fcc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008fd0:	f1ba 0f01 	cmp.w	sl, #1
 8008fd4:	dc01      	bgt.n	8008fda <_printf_float+0x3b6>
 8008fd6:	07db      	lsls	r3, r3, #31
 8008fd8:	d536      	bpl.n	8009048 <_printf_float+0x424>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4642      	mov	r2, r8
 8008fde:	4631      	mov	r1, r6
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	47b8      	blx	r7
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	f43f ae78 	beq.w	8008cda <_printf_float+0xb6>
 8008fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fee:	4631      	mov	r1, r6
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	47b8      	blx	r7
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	f43f ae70 	beq.w	8008cda <_printf_float+0xb6>
 8008ffa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ffe:	2200      	movs	r2, #0
 8009000:	2300      	movs	r3, #0
 8009002:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009006:	f7f7 fd7f 	bl	8000b08 <__aeabi_dcmpeq>
 800900a:	b9c0      	cbnz	r0, 800903e <_printf_float+0x41a>
 800900c:	4653      	mov	r3, sl
 800900e:	f108 0201 	add.w	r2, r8, #1
 8009012:	4631      	mov	r1, r6
 8009014:	4628      	mov	r0, r5
 8009016:	47b8      	blx	r7
 8009018:	3001      	adds	r0, #1
 800901a:	d10c      	bne.n	8009036 <_printf_float+0x412>
 800901c:	e65d      	b.n	8008cda <_printf_float+0xb6>
 800901e:	2301      	movs	r3, #1
 8009020:	465a      	mov	r2, fp
 8009022:	4631      	mov	r1, r6
 8009024:	4628      	mov	r0, r5
 8009026:	47b8      	blx	r7
 8009028:	3001      	adds	r0, #1
 800902a:	f43f ae56 	beq.w	8008cda <_printf_float+0xb6>
 800902e:	f108 0801 	add.w	r8, r8, #1
 8009032:	45d0      	cmp	r8, sl
 8009034:	dbf3      	blt.n	800901e <_printf_float+0x3fa>
 8009036:	464b      	mov	r3, r9
 8009038:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800903c:	e6df      	b.n	8008dfe <_printf_float+0x1da>
 800903e:	f04f 0800 	mov.w	r8, #0
 8009042:	f104 0b1a 	add.w	fp, r4, #26
 8009046:	e7f4      	b.n	8009032 <_printf_float+0x40e>
 8009048:	2301      	movs	r3, #1
 800904a:	4642      	mov	r2, r8
 800904c:	e7e1      	b.n	8009012 <_printf_float+0x3ee>
 800904e:	2301      	movs	r3, #1
 8009050:	464a      	mov	r2, r9
 8009052:	4631      	mov	r1, r6
 8009054:	4628      	mov	r0, r5
 8009056:	47b8      	blx	r7
 8009058:	3001      	adds	r0, #1
 800905a:	f43f ae3e 	beq.w	8008cda <_printf_float+0xb6>
 800905e:	f108 0801 	add.w	r8, r8, #1
 8009062:	68e3      	ldr	r3, [r4, #12]
 8009064:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009066:	1a5b      	subs	r3, r3, r1
 8009068:	4543      	cmp	r3, r8
 800906a:	dcf0      	bgt.n	800904e <_printf_float+0x42a>
 800906c:	e6fc      	b.n	8008e68 <_printf_float+0x244>
 800906e:	f04f 0800 	mov.w	r8, #0
 8009072:	f104 0919 	add.w	r9, r4, #25
 8009076:	e7f4      	b.n	8009062 <_printf_float+0x43e>

08009078 <_printf_common>:
 8009078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800907c:	4616      	mov	r6, r2
 800907e:	4698      	mov	r8, r3
 8009080:	688a      	ldr	r2, [r1, #8]
 8009082:	690b      	ldr	r3, [r1, #16]
 8009084:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009088:	4293      	cmp	r3, r2
 800908a:	bfb8      	it	lt
 800908c:	4613      	movlt	r3, r2
 800908e:	6033      	str	r3, [r6, #0]
 8009090:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009094:	4607      	mov	r7, r0
 8009096:	460c      	mov	r4, r1
 8009098:	b10a      	cbz	r2, 800909e <_printf_common+0x26>
 800909a:	3301      	adds	r3, #1
 800909c:	6033      	str	r3, [r6, #0]
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	0699      	lsls	r1, r3, #26
 80090a2:	bf42      	ittt	mi
 80090a4:	6833      	ldrmi	r3, [r6, #0]
 80090a6:	3302      	addmi	r3, #2
 80090a8:	6033      	strmi	r3, [r6, #0]
 80090aa:	6825      	ldr	r5, [r4, #0]
 80090ac:	f015 0506 	ands.w	r5, r5, #6
 80090b0:	d106      	bne.n	80090c0 <_printf_common+0x48>
 80090b2:	f104 0a19 	add.w	sl, r4, #25
 80090b6:	68e3      	ldr	r3, [r4, #12]
 80090b8:	6832      	ldr	r2, [r6, #0]
 80090ba:	1a9b      	subs	r3, r3, r2
 80090bc:	42ab      	cmp	r3, r5
 80090be:	dc26      	bgt.n	800910e <_printf_common+0x96>
 80090c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80090c4:	6822      	ldr	r2, [r4, #0]
 80090c6:	3b00      	subs	r3, #0
 80090c8:	bf18      	it	ne
 80090ca:	2301      	movne	r3, #1
 80090cc:	0692      	lsls	r2, r2, #26
 80090ce:	d42b      	bmi.n	8009128 <_printf_common+0xb0>
 80090d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80090d4:	4641      	mov	r1, r8
 80090d6:	4638      	mov	r0, r7
 80090d8:	47c8      	blx	r9
 80090da:	3001      	adds	r0, #1
 80090dc:	d01e      	beq.n	800911c <_printf_common+0xa4>
 80090de:	6823      	ldr	r3, [r4, #0]
 80090e0:	6922      	ldr	r2, [r4, #16]
 80090e2:	f003 0306 	and.w	r3, r3, #6
 80090e6:	2b04      	cmp	r3, #4
 80090e8:	bf02      	ittt	eq
 80090ea:	68e5      	ldreq	r5, [r4, #12]
 80090ec:	6833      	ldreq	r3, [r6, #0]
 80090ee:	1aed      	subeq	r5, r5, r3
 80090f0:	68a3      	ldr	r3, [r4, #8]
 80090f2:	bf0c      	ite	eq
 80090f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090f8:	2500      	movne	r5, #0
 80090fa:	4293      	cmp	r3, r2
 80090fc:	bfc4      	itt	gt
 80090fe:	1a9b      	subgt	r3, r3, r2
 8009100:	18ed      	addgt	r5, r5, r3
 8009102:	2600      	movs	r6, #0
 8009104:	341a      	adds	r4, #26
 8009106:	42b5      	cmp	r5, r6
 8009108:	d11a      	bne.n	8009140 <_printf_common+0xc8>
 800910a:	2000      	movs	r0, #0
 800910c:	e008      	b.n	8009120 <_printf_common+0xa8>
 800910e:	2301      	movs	r3, #1
 8009110:	4652      	mov	r2, sl
 8009112:	4641      	mov	r1, r8
 8009114:	4638      	mov	r0, r7
 8009116:	47c8      	blx	r9
 8009118:	3001      	adds	r0, #1
 800911a:	d103      	bne.n	8009124 <_printf_common+0xac>
 800911c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009124:	3501      	adds	r5, #1
 8009126:	e7c6      	b.n	80090b6 <_printf_common+0x3e>
 8009128:	18e1      	adds	r1, r4, r3
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	2030      	movs	r0, #48	@ 0x30
 800912e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009132:	4422      	add	r2, r4
 8009134:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009138:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800913c:	3302      	adds	r3, #2
 800913e:	e7c7      	b.n	80090d0 <_printf_common+0x58>
 8009140:	2301      	movs	r3, #1
 8009142:	4622      	mov	r2, r4
 8009144:	4641      	mov	r1, r8
 8009146:	4638      	mov	r0, r7
 8009148:	47c8      	blx	r9
 800914a:	3001      	adds	r0, #1
 800914c:	d0e6      	beq.n	800911c <_printf_common+0xa4>
 800914e:	3601      	adds	r6, #1
 8009150:	e7d9      	b.n	8009106 <_printf_common+0x8e>
	...

08009154 <_printf_i>:
 8009154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009158:	7e0f      	ldrb	r7, [r1, #24]
 800915a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800915c:	2f78      	cmp	r7, #120	@ 0x78
 800915e:	4691      	mov	r9, r2
 8009160:	4680      	mov	r8, r0
 8009162:	460c      	mov	r4, r1
 8009164:	469a      	mov	sl, r3
 8009166:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800916a:	d807      	bhi.n	800917c <_printf_i+0x28>
 800916c:	2f62      	cmp	r7, #98	@ 0x62
 800916e:	d80a      	bhi.n	8009186 <_printf_i+0x32>
 8009170:	2f00      	cmp	r7, #0
 8009172:	f000 80d1 	beq.w	8009318 <_printf_i+0x1c4>
 8009176:	2f58      	cmp	r7, #88	@ 0x58
 8009178:	f000 80b8 	beq.w	80092ec <_printf_i+0x198>
 800917c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009180:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009184:	e03a      	b.n	80091fc <_printf_i+0xa8>
 8009186:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800918a:	2b15      	cmp	r3, #21
 800918c:	d8f6      	bhi.n	800917c <_printf_i+0x28>
 800918e:	a101      	add	r1, pc, #4	@ (adr r1, 8009194 <_printf_i+0x40>)
 8009190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009194:	080091ed 	.word	0x080091ed
 8009198:	08009201 	.word	0x08009201
 800919c:	0800917d 	.word	0x0800917d
 80091a0:	0800917d 	.word	0x0800917d
 80091a4:	0800917d 	.word	0x0800917d
 80091a8:	0800917d 	.word	0x0800917d
 80091ac:	08009201 	.word	0x08009201
 80091b0:	0800917d 	.word	0x0800917d
 80091b4:	0800917d 	.word	0x0800917d
 80091b8:	0800917d 	.word	0x0800917d
 80091bc:	0800917d 	.word	0x0800917d
 80091c0:	080092ff 	.word	0x080092ff
 80091c4:	0800922b 	.word	0x0800922b
 80091c8:	080092b9 	.word	0x080092b9
 80091cc:	0800917d 	.word	0x0800917d
 80091d0:	0800917d 	.word	0x0800917d
 80091d4:	08009321 	.word	0x08009321
 80091d8:	0800917d 	.word	0x0800917d
 80091dc:	0800922b 	.word	0x0800922b
 80091e0:	0800917d 	.word	0x0800917d
 80091e4:	0800917d 	.word	0x0800917d
 80091e8:	080092c1 	.word	0x080092c1
 80091ec:	6833      	ldr	r3, [r6, #0]
 80091ee:	1d1a      	adds	r2, r3, #4
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	6032      	str	r2, [r6, #0]
 80091f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80091fc:	2301      	movs	r3, #1
 80091fe:	e09c      	b.n	800933a <_printf_i+0x1e6>
 8009200:	6833      	ldr	r3, [r6, #0]
 8009202:	6820      	ldr	r0, [r4, #0]
 8009204:	1d19      	adds	r1, r3, #4
 8009206:	6031      	str	r1, [r6, #0]
 8009208:	0606      	lsls	r6, r0, #24
 800920a:	d501      	bpl.n	8009210 <_printf_i+0xbc>
 800920c:	681d      	ldr	r5, [r3, #0]
 800920e:	e003      	b.n	8009218 <_printf_i+0xc4>
 8009210:	0645      	lsls	r5, r0, #25
 8009212:	d5fb      	bpl.n	800920c <_printf_i+0xb8>
 8009214:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009218:	2d00      	cmp	r5, #0
 800921a:	da03      	bge.n	8009224 <_printf_i+0xd0>
 800921c:	232d      	movs	r3, #45	@ 0x2d
 800921e:	426d      	negs	r5, r5
 8009220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009224:	4858      	ldr	r0, [pc, #352]	@ (8009388 <_printf_i+0x234>)
 8009226:	230a      	movs	r3, #10
 8009228:	e011      	b.n	800924e <_printf_i+0xfa>
 800922a:	6821      	ldr	r1, [r4, #0]
 800922c:	6833      	ldr	r3, [r6, #0]
 800922e:	0608      	lsls	r0, r1, #24
 8009230:	f853 5b04 	ldr.w	r5, [r3], #4
 8009234:	d402      	bmi.n	800923c <_printf_i+0xe8>
 8009236:	0649      	lsls	r1, r1, #25
 8009238:	bf48      	it	mi
 800923a:	b2ad      	uxthmi	r5, r5
 800923c:	2f6f      	cmp	r7, #111	@ 0x6f
 800923e:	4852      	ldr	r0, [pc, #328]	@ (8009388 <_printf_i+0x234>)
 8009240:	6033      	str	r3, [r6, #0]
 8009242:	bf14      	ite	ne
 8009244:	230a      	movne	r3, #10
 8009246:	2308      	moveq	r3, #8
 8009248:	2100      	movs	r1, #0
 800924a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800924e:	6866      	ldr	r6, [r4, #4]
 8009250:	60a6      	str	r6, [r4, #8]
 8009252:	2e00      	cmp	r6, #0
 8009254:	db05      	blt.n	8009262 <_printf_i+0x10e>
 8009256:	6821      	ldr	r1, [r4, #0]
 8009258:	432e      	orrs	r6, r5
 800925a:	f021 0104 	bic.w	r1, r1, #4
 800925e:	6021      	str	r1, [r4, #0]
 8009260:	d04b      	beq.n	80092fa <_printf_i+0x1a6>
 8009262:	4616      	mov	r6, r2
 8009264:	fbb5 f1f3 	udiv	r1, r5, r3
 8009268:	fb03 5711 	mls	r7, r3, r1, r5
 800926c:	5dc7      	ldrb	r7, [r0, r7]
 800926e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009272:	462f      	mov	r7, r5
 8009274:	42bb      	cmp	r3, r7
 8009276:	460d      	mov	r5, r1
 8009278:	d9f4      	bls.n	8009264 <_printf_i+0x110>
 800927a:	2b08      	cmp	r3, #8
 800927c:	d10b      	bne.n	8009296 <_printf_i+0x142>
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	07df      	lsls	r7, r3, #31
 8009282:	d508      	bpl.n	8009296 <_printf_i+0x142>
 8009284:	6923      	ldr	r3, [r4, #16]
 8009286:	6861      	ldr	r1, [r4, #4]
 8009288:	4299      	cmp	r1, r3
 800928a:	bfde      	ittt	le
 800928c:	2330      	movle	r3, #48	@ 0x30
 800928e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009292:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009296:	1b92      	subs	r2, r2, r6
 8009298:	6122      	str	r2, [r4, #16]
 800929a:	f8cd a000 	str.w	sl, [sp]
 800929e:	464b      	mov	r3, r9
 80092a0:	aa03      	add	r2, sp, #12
 80092a2:	4621      	mov	r1, r4
 80092a4:	4640      	mov	r0, r8
 80092a6:	f7ff fee7 	bl	8009078 <_printf_common>
 80092aa:	3001      	adds	r0, #1
 80092ac:	d14a      	bne.n	8009344 <_printf_i+0x1f0>
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092b2:	b004      	add	sp, #16
 80092b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	f043 0320 	orr.w	r3, r3, #32
 80092be:	6023      	str	r3, [r4, #0]
 80092c0:	4832      	ldr	r0, [pc, #200]	@ (800938c <_printf_i+0x238>)
 80092c2:	2778      	movs	r7, #120	@ 0x78
 80092c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80092c8:	6823      	ldr	r3, [r4, #0]
 80092ca:	6831      	ldr	r1, [r6, #0]
 80092cc:	061f      	lsls	r7, r3, #24
 80092ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80092d2:	d402      	bmi.n	80092da <_printf_i+0x186>
 80092d4:	065f      	lsls	r7, r3, #25
 80092d6:	bf48      	it	mi
 80092d8:	b2ad      	uxthmi	r5, r5
 80092da:	6031      	str	r1, [r6, #0]
 80092dc:	07d9      	lsls	r1, r3, #31
 80092de:	bf44      	itt	mi
 80092e0:	f043 0320 	orrmi.w	r3, r3, #32
 80092e4:	6023      	strmi	r3, [r4, #0]
 80092e6:	b11d      	cbz	r5, 80092f0 <_printf_i+0x19c>
 80092e8:	2310      	movs	r3, #16
 80092ea:	e7ad      	b.n	8009248 <_printf_i+0xf4>
 80092ec:	4826      	ldr	r0, [pc, #152]	@ (8009388 <_printf_i+0x234>)
 80092ee:	e7e9      	b.n	80092c4 <_printf_i+0x170>
 80092f0:	6823      	ldr	r3, [r4, #0]
 80092f2:	f023 0320 	bic.w	r3, r3, #32
 80092f6:	6023      	str	r3, [r4, #0]
 80092f8:	e7f6      	b.n	80092e8 <_printf_i+0x194>
 80092fa:	4616      	mov	r6, r2
 80092fc:	e7bd      	b.n	800927a <_printf_i+0x126>
 80092fe:	6833      	ldr	r3, [r6, #0]
 8009300:	6825      	ldr	r5, [r4, #0]
 8009302:	6961      	ldr	r1, [r4, #20]
 8009304:	1d18      	adds	r0, r3, #4
 8009306:	6030      	str	r0, [r6, #0]
 8009308:	062e      	lsls	r6, r5, #24
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	d501      	bpl.n	8009312 <_printf_i+0x1be>
 800930e:	6019      	str	r1, [r3, #0]
 8009310:	e002      	b.n	8009318 <_printf_i+0x1c4>
 8009312:	0668      	lsls	r0, r5, #25
 8009314:	d5fb      	bpl.n	800930e <_printf_i+0x1ba>
 8009316:	8019      	strh	r1, [r3, #0]
 8009318:	2300      	movs	r3, #0
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	4616      	mov	r6, r2
 800931e:	e7bc      	b.n	800929a <_printf_i+0x146>
 8009320:	6833      	ldr	r3, [r6, #0]
 8009322:	1d1a      	adds	r2, r3, #4
 8009324:	6032      	str	r2, [r6, #0]
 8009326:	681e      	ldr	r6, [r3, #0]
 8009328:	6862      	ldr	r2, [r4, #4]
 800932a:	2100      	movs	r1, #0
 800932c:	4630      	mov	r0, r6
 800932e:	f7f6 ff6f 	bl	8000210 <memchr>
 8009332:	b108      	cbz	r0, 8009338 <_printf_i+0x1e4>
 8009334:	1b80      	subs	r0, r0, r6
 8009336:	6060      	str	r0, [r4, #4]
 8009338:	6863      	ldr	r3, [r4, #4]
 800933a:	6123      	str	r3, [r4, #16]
 800933c:	2300      	movs	r3, #0
 800933e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009342:	e7aa      	b.n	800929a <_printf_i+0x146>
 8009344:	6923      	ldr	r3, [r4, #16]
 8009346:	4632      	mov	r2, r6
 8009348:	4649      	mov	r1, r9
 800934a:	4640      	mov	r0, r8
 800934c:	47d0      	blx	sl
 800934e:	3001      	adds	r0, #1
 8009350:	d0ad      	beq.n	80092ae <_printf_i+0x15a>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	079b      	lsls	r3, r3, #30
 8009356:	d413      	bmi.n	8009380 <_printf_i+0x22c>
 8009358:	68e0      	ldr	r0, [r4, #12]
 800935a:	9b03      	ldr	r3, [sp, #12]
 800935c:	4298      	cmp	r0, r3
 800935e:	bfb8      	it	lt
 8009360:	4618      	movlt	r0, r3
 8009362:	e7a6      	b.n	80092b2 <_printf_i+0x15e>
 8009364:	2301      	movs	r3, #1
 8009366:	4632      	mov	r2, r6
 8009368:	4649      	mov	r1, r9
 800936a:	4640      	mov	r0, r8
 800936c:	47d0      	blx	sl
 800936e:	3001      	adds	r0, #1
 8009370:	d09d      	beq.n	80092ae <_printf_i+0x15a>
 8009372:	3501      	adds	r5, #1
 8009374:	68e3      	ldr	r3, [r4, #12]
 8009376:	9903      	ldr	r1, [sp, #12]
 8009378:	1a5b      	subs	r3, r3, r1
 800937a:	42ab      	cmp	r3, r5
 800937c:	dcf2      	bgt.n	8009364 <_printf_i+0x210>
 800937e:	e7eb      	b.n	8009358 <_printf_i+0x204>
 8009380:	2500      	movs	r5, #0
 8009382:	f104 0619 	add.w	r6, r4, #25
 8009386:	e7f5      	b.n	8009374 <_printf_i+0x220>
 8009388:	0800b6c9 	.word	0x0800b6c9
 800938c:	0800b6da 	.word	0x0800b6da

08009390 <std>:
 8009390:	2300      	movs	r3, #0
 8009392:	b510      	push	{r4, lr}
 8009394:	4604      	mov	r4, r0
 8009396:	e9c0 3300 	strd	r3, r3, [r0]
 800939a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800939e:	6083      	str	r3, [r0, #8]
 80093a0:	8181      	strh	r1, [r0, #12]
 80093a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80093a4:	81c2      	strh	r2, [r0, #14]
 80093a6:	6183      	str	r3, [r0, #24]
 80093a8:	4619      	mov	r1, r3
 80093aa:	2208      	movs	r2, #8
 80093ac:	305c      	adds	r0, #92	@ 0x5c
 80093ae:	f000 f906 	bl	80095be <memset>
 80093b2:	4b0d      	ldr	r3, [pc, #52]	@ (80093e8 <std+0x58>)
 80093b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80093b6:	4b0d      	ldr	r3, [pc, #52]	@ (80093ec <std+0x5c>)
 80093b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093ba:	4b0d      	ldr	r3, [pc, #52]	@ (80093f0 <std+0x60>)
 80093bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093be:	4b0d      	ldr	r3, [pc, #52]	@ (80093f4 <std+0x64>)
 80093c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80093c2:	4b0d      	ldr	r3, [pc, #52]	@ (80093f8 <std+0x68>)
 80093c4:	6224      	str	r4, [r4, #32]
 80093c6:	429c      	cmp	r4, r3
 80093c8:	d006      	beq.n	80093d8 <std+0x48>
 80093ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093ce:	4294      	cmp	r4, r2
 80093d0:	d002      	beq.n	80093d8 <std+0x48>
 80093d2:	33d0      	adds	r3, #208	@ 0xd0
 80093d4:	429c      	cmp	r4, r3
 80093d6:	d105      	bne.n	80093e4 <std+0x54>
 80093d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093e0:	f000 b9c8 	b.w	8009774 <__retarget_lock_init_recursive>
 80093e4:	bd10      	pop	{r4, pc}
 80093e6:	bf00      	nop
 80093e8:	08009539 	.word	0x08009539
 80093ec:	0800955b 	.word	0x0800955b
 80093f0:	08009593 	.word	0x08009593
 80093f4:	080095b7 	.word	0x080095b7
 80093f8:	2000537c 	.word	0x2000537c

080093fc <stdio_exit_handler>:
 80093fc:	4a02      	ldr	r2, [pc, #8]	@ (8009408 <stdio_exit_handler+0xc>)
 80093fe:	4903      	ldr	r1, [pc, #12]	@ (800940c <stdio_exit_handler+0x10>)
 8009400:	4803      	ldr	r0, [pc, #12]	@ (8009410 <stdio_exit_handler+0x14>)
 8009402:	f000 b869 	b.w	80094d8 <_fwalk_sglue>
 8009406:	bf00      	nop
 8009408:	20000010 	.word	0x20000010
 800940c:	0800b109 	.word	0x0800b109
 8009410:	20000020 	.word	0x20000020

08009414 <cleanup_stdio>:
 8009414:	6841      	ldr	r1, [r0, #4]
 8009416:	4b0c      	ldr	r3, [pc, #48]	@ (8009448 <cleanup_stdio+0x34>)
 8009418:	4299      	cmp	r1, r3
 800941a:	b510      	push	{r4, lr}
 800941c:	4604      	mov	r4, r0
 800941e:	d001      	beq.n	8009424 <cleanup_stdio+0x10>
 8009420:	f001 fe72 	bl	800b108 <_fflush_r>
 8009424:	68a1      	ldr	r1, [r4, #8]
 8009426:	4b09      	ldr	r3, [pc, #36]	@ (800944c <cleanup_stdio+0x38>)
 8009428:	4299      	cmp	r1, r3
 800942a:	d002      	beq.n	8009432 <cleanup_stdio+0x1e>
 800942c:	4620      	mov	r0, r4
 800942e:	f001 fe6b 	bl	800b108 <_fflush_r>
 8009432:	68e1      	ldr	r1, [r4, #12]
 8009434:	4b06      	ldr	r3, [pc, #24]	@ (8009450 <cleanup_stdio+0x3c>)
 8009436:	4299      	cmp	r1, r3
 8009438:	d004      	beq.n	8009444 <cleanup_stdio+0x30>
 800943a:	4620      	mov	r0, r4
 800943c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009440:	f001 be62 	b.w	800b108 <_fflush_r>
 8009444:	bd10      	pop	{r4, pc}
 8009446:	bf00      	nop
 8009448:	2000537c 	.word	0x2000537c
 800944c:	200053e4 	.word	0x200053e4
 8009450:	2000544c 	.word	0x2000544c

08009454 <global_stdio_init.part.0>:
 8009454:	b510      	push	{r4, lr}
 8009456:	4b0b      	ldr	r3, [pc, #44]	@ (8009484 <global_stdio_init.part.0+0x30>)
 8009458:	4c0b      	ldr	r4, [pc, #44]	@ (8009488 <global_stdio_init.part.0+0x34>)
 800945a:	4a0c      	ldr	r2, [pc, #48]	@ (800948c <global_stdio_init.part.0+0x38>)
 800945c:	601a      	str	r2, [r3, #0]
 800945e:	4620      	mov	r0, r4
 8009460:	2200      	movs	r2, #0
 8009462:	2104      	movs	r1, #4
 8009464:	f7ff ff94 	bl	8009390 <std>
 8009468:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800946c:	2201      	movs	r2, #1
 800946e:	2109      	movs	r1, #9
 8009470:	f7ff ff8e 	bl	8009390 <std>
 8009474:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009478:	2202      	movs	r2, #2
 800947a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800947e:	2112      	movs	r1, #18
 8009480:	f7ff bf86 	b.w	8009390 <std>
 8009484:	200054b4 	.word	0x200054b4
 8009488:	2000537c 	.word	0x2000537c
 800948c:	080093fd 	.word	0x080093fd

08009490 <__sfp_lock_acquire>:
 8009490:	4801      	ldr	r0, [pc, #4]	@ (8009498 <__sfp_lock_acquire+0x8>)
 8009492:	f000 b970 	b.w	8009776 <__retarget_lock_acquire_recursive>
 8009496:	bf00      	nop
 8009498:	200054bd 	.word	0x200054bd

0800949c <__sfp_lock_release>:
 800949c:	4801      	ldr	r0, [pc, #4]	@ (80094a4 <__sfp_lock_release+0x8>)
 800949e:	f000 b96b 	b.w	8009778 <__retarget_lock_release_recursive>
 80094a2:	bf00      	nop
 80094a4:	200054bd 	.word	0x200054bd

080094a8 <__sinit>:
 80094a8:	b510      	push	{r4, lr}
 80094aa:	4604      	mov	r4, r0
 80094ac:	f7ff fff0 	bl	8009490 <__sfp_lock_acquire>
 80094b0:	6a23      	ldr	r3, [r4, #32]
 80094b2:	b11b      	cbz	r3, 80094bc <__sinit+0x14>
 80094b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b8:	f7ff bff0 	b.w	800949c <__sfp_lock_release>
 80094bc:	4b04      	ldr	r3, [pc, #16]	@ (80094d0 <__sinit+0x28>)
 80094be:	6223      	str	r3, [r4, #32]
 80094c0:	4b04      	ldr	r3, [pc, #16]	@ (80094d4 <__sinit+0x2c>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f5      	bne.n	80094b4 <__sinit+0xc>
 80094c8:	f7ff ffc4 	bl	8009454 <global_stdio_init.part.0>
 80094cc:	e7f2      	b.n	80094b4 <__sinit+0xc>
 80094ce:	bf00      	nop
 80094d0:	08009415 	.word	0x08009415
 80094d4:	200054b4 	.word	0x200054b4

080094d8 <_fwalk_sglue>:
 80094d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094dc:	4607      	mov	r7, r0
 80094de:	4688      	mov	r8, r1
 80094e0:	4614      	mov	r4, r2
 80094e2:	2600      	movs	r6, #0
 80094e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094e8:	f1b9 0901 	subs.w	r9, r9, #1
 80094ec:	d505      	bpl.n	80094fa <_fwalk_sglue+0x22>
 80094ee:	6824      	ldr	r4, [r4, #0]
 80094f0:	2c00      	cmp	r4, #0
 80094f2:	d1f7      	bne.n	80094e4 <_fwalk_sglue+0xc>
 80094f4:	4630      	mov	r0, r6
 80094f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094fa:	89ab      	ldrh	r3, [r5, #12]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d907      	bls.n	8009510 <_fwalk_sglue+0x38>
 8009500:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009504:	3301      	adds	r3, #1
 8009506:	d003      	beq.n	8009510 <_fwalk_sglue+0x38>
 8009508:	4629      	mov	r1, r5
 800950a:	4638      	mov	r0, r7
 800950c:	47c0      	blx	r8
 800950e:	4306      	orrs	r6, r0
 8009510:	3568      	adds	r5, #104	@ 0x68
 8009512:	e7e9      	b.n	80094e8 <_fwalk_sglue+0x10>

08009514 <iprintf>:
 8009514:	b40f      	push	{r0, r1, r2, r3}
 8009516:	b507      	push	{r0, r1, r2, lr}
 8009518:	4906      	ldr	r1, [pc, #24]	@ (8009534 <iprintf+0x20>)
 800951a:	ab04      	add	r3, sp, #16
 800951c:	6808      	ldr	r0, [r1, #0]
 800951e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009522:	6881      	ldr	r1, [r0, #8]
 8009524:	9301      	str	r3, [sp, #4]
 8009526:	f001 fc53 	bl	800add0 <_vfiprintf_r>
 800952a:	b003      	add	sp, #12
 800952c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009530:	b004      	add	sp, #16
 8009532:	4770      	bx	lr
 8009534:	2000001c 	.word	0x2000001c

08009538 <__sread>:
 8009538:	b510      	push	{r4, lr}
 800953a:	460c      	mov	r4, r1
 800953c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009540:	f000 f8ca 	bl	80096d8 <_read_r>
 8009544:	2800      	cmp	r0, #0
 8009546:	bfab      	itete	ge
 8009548:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800954a:	89a3      	ldrhlt	r3, [r4, #12]
 800954c:	181b      	addge	r3, r3, r0
 800954e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009552:	bfac      	ite	ge
 8009554:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009556:	81a3      	strhlt	r3, [r4, #12]
 8009558:	bd10      	pop	{r4, pc}

0800955a <__swrite>:
 800955a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800955e:	461f      	mov	r7, r3
 8009560:	898b      	ldrh	r3, [r1, #12]
 8009562:	05db      	lsls	r3, r3, #23
 8009564:	4605      	mov	r5, r0
 8009566:	460c      	mov	r4, r1
 8009568:	4616      	mov	r6, r2
 800956a:	d505      	bpl.n	8009578 <__swrite+0x1e>
 800956c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009570:	2302      	movs	r3, #2
 8009572:	2200      	movs	r2, #0
 8009574:	f000 f89e 	bl	80096b4 <_lseek_r>
 8009578:	89a3      	ldrh	r3, [r4, #12]
 800957a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800957e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009582:	81a3      	strh	r3, [r4, #12]
 8009584:	4632      	mov	r2, r6
 8009586:	463b      	mov	r3, r7
 8009588:	4628      	mov	r0, r5
 800958a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800958e:	f000 b8b5 	b.w	80096fc <_write_r>

08009592 <__sseek>:
 8009592:	b510      	push	{r4, lr}
 8009594:	460c      	mov	r4, r1
 8009596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959a:	f000 f88b 	bl	80096b4 <_lseek_r>
 800959e:	1c43      	adds	r3, r0, #1
 80095a0:	89a3      	ldrh	r3, [r4, #12]
 80095a2:	bf15      	itete	ne
 80095a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095ae:	81a3      	strheq	r3, [r4, #12]
 80095b0:	bf18      	it	ne
 80095b2:	81a3      	strhne	r3, [r4, #12]
 80095b4:	bd10      	pop	{r4, pc}

080095b6 <__sclose>:
 80095b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ba:	f000 b80d 	b.w	80095d8 <_close_r>

080095be <memset>:
 80095be:	4402      	add	r2, r0
 80095c0:	4603      	mov	r3, r0
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d100      	bne.n	80095c8 <memset+0xa>
 80095c6:	4770      	bx	lr
 80095c8:	f803 1b01 	strb.w	r1, [r3], #1
 80095cc:	e7f9      	b.n	80095c2 <memset+0x4>
	...

080095d0 <_localeconv_r>:
 80095d0:	4800      	ldr	r0, [pc, #0]	@ (80095d4 <_localeconv_r+0x4>)
 80095d2:	4770      	bx	lr
 80095d4:	2000015c 	.word	0x2000015c

080095d8 <_close_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d06      	ldr	r5, [pc, #24]	@ (80095f4 <_close_r+0x1c>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	f7f8 f896 	bl	8001714 <_close>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d102      	bne.n	80095f2 <_close_r+0x1a>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b103      	cbz	r3, 80095f2 <_close_r+0x1a>
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	200054b8 	.word	0x200054b8

080095f8 <_reclaim_reent>:
 80095f8:	4b2d      	ldr	r3, [pc, #180]	@ (80096b0 <_reclaim_reent+0xb8>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4283      	cmp	r3, r0
 80095fe:	b570      	push	{r4, r5, r6, lr}
 8009600:	4604      	mov	r4, r0
 8009602:	d053      	beq.n	80096ac <_reclaim_reent+0xb4>
 8009604:	69c3      	ldr	r3, [r0, #28]
 8009606:	b31b      	cbz	r3, 8009650 <_reclaim_reent+0x58>
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	b163      	cbz	r3, 8009626 <_reclaim_reent+0x2e>
 800960c:	2500      	movs	r5, #0
 800960e:	69e3      	ldr	r3, [r4, #28]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	5959      	ldr	r1, [r3, r5]
 8009614:	b9b1      	cbnz	r1, 8009644 <_reclaim_reent+0x4c>
 8009616:	3504      	adds	r5, #4
 8009618:	2d80      	cmp	r5, #128	@ 0x80
 800961a:	d1f8      	bne.n	800960e <_reclaim_reent+0x16>
 800961c:	69e3      	ldr	r3, [r4, #28]
 800961e:	4620      	mov	r0, r4
 8009620:	68d9      	ldr	r1, [r3, #12]
 8009622:	f000 ff31 	bl	800a488 <_free_r>
 8009626:	69e3      	ldr	r3, [r4, #28]
 8009628:	6819      	ldr	r1, [r3, #0]
 800962a:	b111      	cbz	r1, 8009632 <_reclaim_reent+0x3a>
 800962c:	4620      	mov	r0, r4
 800962e:	f000 ff2b 	bl	800a488 <_free_r>
 8009632:	69e3      	ldr	r3, [r4, #28]
 8009634:	689d      	ldr	r5, [r3, #8]
 8009636:	b15d      	cbz	r5, 8009650 <_reclaim_reent+0x58>
 8009638:	4629      	mov	r1, r5
 800963a:	4620      	mov	r0, r4
 800963c:	682d      	ldr	r5, [r5, #0]
 800963e:	f000 ff23 	bl	800a488 <_free_r>
 8009642:	e7f8      	b.n	8009636 <_reclaim_reent+0x3e>
 8009644:	680e      	ldr	r6, [r1, #0]
 8009646:	4620      	mov	r0, r4
 8009648:	f000 ff1e 	bl	800a488 <_free_r>
 800964c:	4631      	mov	r1, r6
 800964e:	e7e1      	b.n	8009614 <_reclaim_reent+0x1c>
 8009650:	6961      	ldr	r1, [r4, #20]
 8009652:	b111      	cbz	r1, 800965a <_reclaim_reent+0x62>
 8009654:	4620      	mov	r0, r4
 8009656:	f000 ff17 	bl	800a488 <_free_r>
 800965a:	69e1      	ldr	r1, [r4, #28]
 800965c:	b111      	cbz	r1, 8009664 <_reclaim_reent+0x6c>
 800965e:	4620      	mov	r0, r4
 8009660:	f000 ff12 	bl	800a488 <_free_r>
 8009664:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009666:	b111      	cbz	r1, 800966e <_reclaim_reent+0x76>
 8009668:	4620      	mov	r0, r4
 800966a:	f000 ff0d 	bl	800a488 <_free_r>
 800966e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009670:	b111      	cbz	r1, 8009678 <_reclaim_reent+0x80>
 8009672:	4620      	mov	r0, r4
 8009674:	f000 ff08 	bl	800a488 <_free_r>
 8009678:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800967a:	b111      	cbz	r1, 8009682 <_reclaim_reent+0x8a>
 800967c:	4620      	mov	r0, r4
 800967e:	f000 ff03 	bl	800a488 <_free_r>
 8009682:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009684:	b111      	cbz	r1, 800968c <_reclaim_reent+0x94>
 8009686:	4620      	mov	r0, r4
 8009688:	f000 fefe 	bl	800a488 <_free_r>
 800968c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800968e:	b111      	cbz	r1, 8009696 <_reclaim_reent+0x9e>
 8009690:	4620      	mov	r0, r4
 8009692:	f000 fef9 	bl	800a488 <_free_r>
 8009696:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009698:	b111      	cbz	r1, 80096a0 <_reclaim_reent+0xa8>
 800969a:	4620      	mov	r0, r4
 800969c:	f000 fef4 	bl	800a488 <_free_r>
 80096a0:	6a23      	ldr	r3, [r4, #32]
 80096a2:	b11b      	cbz	r3, 80096ac <_reclaim_reent+0xb4>
 80096a4:	4620      	mov	r0, r4
 80096a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80096aa:	4718      	bx	r3
 80096ac:	bd70      	pop	{r4, r5, r6, pc}
 80096ae:	bf00      	nop
 80096b0:	2000001c 	.word	0x2000001c

080096b4 <_lseek_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4d07      	ldr	r5, [pc, #28]	@ (80096d4 <_lseek_r+0x20>)
 80096b8:	4604      	mov	r4, r0
 80096ba:	4608      	mov	r0, r1
 80096bc:	4611      	mov	r1, r2
 80096be:	2200      	movs	r2, #0
 80096c0:	602a      	str	r2, [r5, #0]
 80096c2:	461a      	mov	r2, r3
 80096c4:	f7f8 f84d 	bl	8001762 <_lseek>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_lseek_r+0x1e>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_lseek_r+0x1e>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	200054b8 	.word	0x200054b8

080096d8 <_read_r>:
 80096d8:	b538      	push	{r3, r4, r5, lr}
 80096da:	4d07      	ldr	r5, [pc, #28]	@ (80096f8 <_read_r+0x20>)
 80096dc:	4604      	mov	r4, r0
 80096de:	4608      	mov	r0, r1
 80096e0:	4611      	mov	r1, r2
 80096e2:	2200      	movs	r2, #0
 80096e4:	602a      	str	r2, [r5, #0]
 80096e6:	461a      	mov	r2, r3
 80096e8:	f7f7 fff7 	bl	80016da <_read>
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	d102      	bne.n	80096f6 <_read_r+0x1e>
 80096f0:	682b      	ldr	r3, [r5, #0]
 80096f2:	b103      	cbz	r3, 80096f6 <_read_r+0x1e>
 80096f4:	6023      	str	r3, [r4, #0]
 80096f6:	bd38      	pop	{r3, r4, r5, pc}
 80096f8:	200054b8 	.word	0x200054b8

080096fc <_write_r>:
 80096fc:	b538      	push	{r3, r4, r5, lr}
 80096fe:	4d07      	ldr	r5, [pc, #28]	@ (800971c <_write_r+0x20>)
 8009700:	4604      	mov	r4, r0
 8009702:	4608      	mov	r0, r1
 8009704:	4611      	mov	r1, r2
 8009706:	2200      	movs	r2, #0
 8009708:	602a      	str	r2, [r5, #0]
 800970a:	461a      	mov	r2, r3
 800970c:	f7f7 fc02 	bl	8000f14 <_write>
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	d102      	bne.n	800971a <_write_r+0x1e>
 8009714:	682b      	ldr	r3, [r5, #0]
 8009716:	b103      	cbz	r3, 800971a <_write_r+0x1e>
 8009718:	6023      	str	r3, [r4, #0]
 800971a:	bd38      	pop	{r3, r4, r5, pc}
 800971c:	200054b8 	.word	0x200054b8

08009720 <__errno>:
 8009720:	4b01      	ldr	r3, [pc, #4]	@ (8009728 <__errno+0x8>)
 8009722:	6818      	ldr	r0, [r3, #0]
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	2000001c 	.word	0x2000001c

0800972c <__libc_init_array>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	4d0d      	ldr	r5, [pc, #52]	@ (8009764 <__libc_init_array+0x38>)
 8009730:	4c0d      	ldr	r4, [pc, #52]	@ (8009768 <__libc_init_array+0x3c>)
 8009732:	1b64      	subs	r4, r4, r5
 8009734:	10a4      	asrs	r4, r4, #2
 8009736:	2600      	movs	r6, #0
 8009738:	42a6      	cmp	r6, r4
 800973a:	d109      	bne.n	8009750 <__libc_init_array+0x24>
 800973c:	4d0b      	ldr	r5, [pc, #44]	@ (800976c <__libc_init_array+0x40>)
 800973e:	4c0c      	ldr	r4, [pc, #48]	@ (8009770 <__libc_init_array+0x44>)
 8009740:	f001 fec2 	bl	800b4c8 <_init>
 8009744:	1b64      	subs	r4, r4, r5
 8009746:	10a4      	asrs	r4, r4, #2
 8009748:	2600      	movs	r6, #0
 800974a:	42a6      	cmp	r6, r4
 800974c:	d105      	bne.n	800975a <__libc_init_array+0x2e>
 800974e:	bd70      	pop	{r4, r5, r6, pc}
 8009750:	f855 3b04 	ldr.w	r3, [r5], #4
 8009754:	4798      	blx	r3
 8009756:	3601      	adds	r6, #1
 8009758:	e7ee      	b.n	8009738 <__libc_init_array+0xc>
 800975a:	f855 3b04 	ldr.w	r3, [r5], #4
 800975e:	4798      	blx	r3
 8009760:	3601      	adds	r6, #1
 8009762:	e7f2      	b.n	800974a <__libc_init_array+0x1e>
 8009764:	0800ba1c 	.word	0x0800ba1c
 8009768:	0800ba1c 	.word	0x0800ba1c
 800976c:	0800ba1c 	.word	0x0800ba1c
 8009770:	0800ba20 	.word	0x0800ba20

08009774 <__retarget_lock_init_recursive>:
 8009774:	4770      	bx	lr

08009776 <__retarget_lock_acquire_recursive>:
 8009776:	4770      	bx	lr

08009778 <__retarget_lock_release_recursive>:
 8009778:	4770      	bx	lr

0800977a <memcpy>:
 800977a:	440a      	add	r2, r1
 800977c:	4291      	cmp	r1, r2
 800977e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009782:	d100      	bne.n	8009786 <memcpy+0xc>
 8009784:	4770      	bx	lr
 8009786:	b510      	push	{r4, lr}
 8009788:	f811 4b01 	ldrb.w	r4, [r1], #1
 800978c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009790:	4291      	cmp	r1, r2
 8009792:	d1f9      	bne.n	8009788 <memcpy+0xe>
 8009794:	bd10      	pop	{r4, pc}
	...

08009798 <__assert_func>:
 8009798:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800979a:	4614      	mov	r4, r2
 800979c:	461a      	mov	r2, r3
 800979e:	4b09      	ldr	r3, [pc, #36]	@ (80097c4 <__assert_func+0x2c>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4605      	mov	r5, r0
 80097a4:	68d8      	ldr	r0, [r3, #12]
 80097a6:	b14c      	cbz	r4, 80097bc <__assert_func+0x24>
 80097a8:	4b07      	ldr	r3, [pc, #28]	@ (80097c8 <__assert_func+0x30>)
 80097aa:	9100      	str	r1, [sp, #0]
 80097ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097b0:	4906      	ldr	r1, [pc, #24]	@ (80097cc <__assert_func+0x34>)
 80097b2:	462b      	mov	r3, r5
 80097b4:	f001 fcd0 	bl	800b158 <fiprintf>
 80097b8:	f001 fd84 	bl	800b2c4 <abort>
 80097bc:	4b04      	ldr	r3, [pc, #16]	@ (80097d0 <__assert_func+0x38>)
 80097be:	461c      	mov	r4, r3
 80097c0:	e7f3      	b.n	80097aa <__assert_func+0x12>
 80097c2:	bf00      	nop
 80097c4:	2000001c 	.word	0x2000001c
 80097c8:	0800b6eb 	.word	0x0800b6eb
 80097cc:	0800b6f8 	.word	0x0800b6f8
 80097d0:	0800b726 	.word	0x0800b726

080097d4 <quorem>:
 80097d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d8:	6903      	ldr	r3, [r0, #16]
 80097da:	690c      	ldr	r4, [r1, #16]
 80097dc:	42a3      	cmp	r3, r4
 80097de:	4607      	mov	r7, r0
 80097e0:	db7e      	blt.n	80098e0 <quorem+0x10c>
 80097e2:	3c01      	subs	r4, #1
 80097e4:	f101 0814 	add.w	r8, r1, #20
 80097e8:	00a3      	lsls	r3, r4, #2
 80097ea:	f100 0514 	add.w	r5, r0, #20
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097f4:	9301      	str	r3, [sp, #4]
 80097f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097fe:	3301      	adds	r3, #1
 8009800:	429a      	cmp	r2, r3
 8009802:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009806:	fbb2 f6f3 	udiv	r6, r2, r3
 800980a:	d32e      	bcc.n	800986a <quorem+0x96>
 800980c:	f04f 0a00 	mov.w	sl, #0
 8009810:	46c4      	mov	ip, r8
 8009812:	46ae      	mov	lr, r5
 8009814:	46d3      	mov	fp, sl
 8009816:	f85c 3b04 	ldr.w	r3, [ip], #4
 800981a:	b298      	uxth	r0, r3
 800981c:	fb06 a000 	mla	r0, r6, r0, sl
 8009820:	0c02      	lsrs	r2, r0, #16
 8009822:	0c1b      	lsrs	r3, r3, #16
 8009824:	fb06 2303 	mla	r3, r6, r3, r2
 8009828:	f8de 2000 	ldr.w	r2, [lr]
 800982c:	b280      	uxth	r0, r0
 800982e:	b292      	uxth	r2, r2
 8009830:	1a12      	subs	r2, r2, r0
 8009832:	445a      	add	r2, fp
 8009834:	f8de 0000 	ldr.w	r0, [lr]
 8009838:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800983c:	b29b      	uxth	r3, r3
 800983e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009842:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009846:	b292      	uxth	r2, r2
 8009848:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800984c:	45e1      	cmp	r9, ip
 800984e:	f84e 2b04 	str.w	r2, [lr], #4
 8009852:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009856:	d2de      	bcs.n	8009816 <quorem+0x42>
 8009858:	9b00      	ldr	r3, [sp, #0]
 800985a:	58eb      	ldr	r3, [r5, r3]
 800985c:	b92b      	cbnz	r3, 800986a <quorem+0x96>
 800985e:	9b01      	ldr	r3, [sp, #4]
 8009860:	3b04      	subs	r3, #4
 8009862:	429d      	cmp	r5, r3
 8009864:	461a      	mov	r2, r3
 8009866:	d32f      	bcc.n	80098c8 <quorem+0xf4>
 8009868:	613c      	str	r4, [r7, #16]
 800986a:	4638      	mov	r0, r7
 800986c:	f001 f97e 	bl	800ab6c <__mcmp>
 8009870:	2800      	cmp	r0, #0
 8009872:	db25      	blt.n	80098c0 <quorem+0xec>
 8009874:	4629      	mov	r1, r5
 8009876:	2000      	movs	r0, #0
 8009878:	f858 2b04 	ldr.w	r2, [r8], #4
 800987c:	f8d1 c000 	ldr.w	ip, [r1]
 8009880:	fa1f fe82 	uxth.w	lr, r2
 8009884:	fa1f f38c 	uxth.w	r3, ip
 8009888:	eba3 030e 	sub.w	r3, r3, lr
 800988c:	4403      	add	r3, r0
 800988e:	0c12      	lsrs	r2, r2, #16
 8009890:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009894:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009898:	b29b      	uxth	r3, r3
 800989a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800989e:	45c1      	cmp	r9, r8
 80098a0:	f841 3b04 	str.w	r3, [r1], #4
 80098a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80098a8:	d2e6      	bcs.n	8009878 <quorem+0xa4>
 80098aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098b2:	b922      	cbnz	r2, 80098be <quorem+0xea>
 80098b4:	3b04      	subs	r3, #4
 80098b6:	429d      	cmp	r5, r3
 80098b8:	461a      	mov	r2, r3
 80098ba:	d30b      	bcc.n	80098d4 <quorem+0x100>
 80098bc:	613c      	str	r4, [r7, #16]
 80098be:	3601      	adds	r6, #1
 80098c0:	4630      	mov	r0, r6
 80098c2:	b003      	add	sp, #12
 80098c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c8:	6812      	ldr	r2, [r2, #0]
 80098ca:	3b04      	subs	r3, #4
 80098cc:	2a00      	cmp	r2, #0
 80098ce:	d1cb      	bne.n	8009868 <quorem+0x94>
 80098d0:	3c01      	subs	r4, #1
 80098d2:	e7c6      	b.n	8009862 <quorem+0x8e>
 80098d4:	6812      	ldr	r2, [r2, #0]
 80098d6:	3b04      	subs	r3, #4
 80098d8:	2a00      	cmp	r2, #0
 80098da:	d1ef      	bne.n	80098bc <quorem+0xe8>
 80098dc:	3c01      	subs	r4, #1
 80098de:	e7ea      	b.n	80098b6 <quorem+0xe2>
 80098e0:	2000      	movs	r0, #0
 80098e2:	e7ee      	b.n	80098c2 <quorem+0xee>
 80098e4:	0000      	movs	r0, r0
	...

080098e8 <_dtoa_r>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	69c7      	ldr	r7, [r0, #28]
 80098ee:	b097      	sub	sp, #92	@ 0x5c
 80098f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80098f4:	ec55 4b10 	vmov	r4, r5, d0
 80098f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80098fa:	9107      	str	r1, [sp, #28]
 80098fc:	4681      	mov	r9, r0
 80098fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009900:	9311      	str	r3, [sp, #68]	@ 0x44
 8009902:	b97f      	cbnz	r7, 8009924 <_dtoa_r+0x3c>
 8009904:	2010      	movs	r0, #16
 8009906:	f000 fe09 	bl	800a51c <malloc>
 800990a:	4602      	mov	r2, r0
 800990c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009910:	b920      	cbnz	r0, 800991c <_dtoa_r+0x34>
 8009912:	4ba9      	ldr	r3, [pc, #676]	@ (8009bb8 <_dtoa_r+0x2d0>)
 8009914:	21ef      	movs	r1, #239	@ 0xef
 8009916:	48a9      	ldr	r0, [pc, #676]	@ (8009bbc <_dtoa_r+0x2d4>)
 8009918:	f7ff ff3e 	bl	8009798 <__assert_func>
 800991c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009920:	6007      	str	r7, [r0, #0]
 8009922:	60c7      	str	r7, [r0, #12]
 8009924:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009928:	6819      	ldr	r1, [r3, #0]
 800992a:	b159      	cbz	r1, 8009944 <_dtoa_r+0x5c>
 800992c:	685a      	ldr	r2, [r3, #4]
 800992e:	604a      	str	r2, [r1, #4]
 8009930:	2301      	movs	r3, #1
 8009932:	4093      	lsls	r3, r2
 8009934:	608b      	str	r3, [r1, #8]
 8009936:	4648      	mov	r0, r9
 8009938:	f000 fee6 	bl	800a708 <_Bfree>
 800993c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009940:	2200      	movs	r2, #0
 8009942:	601a      	str	r2, [r3, #0]
 8009944:	1e2b      	subs	r3, r5, #0
 8009946:	bfb9      	ittee	lt
 8009948:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800994c:	9305      	strlt	r3, [sp, #20]
 800994e:	2300      	movge	r3, #0
 8009950:	6033      	strge	r3, [r6, #0]
 8009952:	9f05      	ldr	r7, [sp, #20]
 8009954:	4b9a      	ldr	r3, [pc, #616]	@ (8009bc0 <_dtoa_r+0x2d8>)
 8009956:	bfbc      	itt	lt
 8009958:	2201      	movlt	r2, #1
 800995a:	6032      	strlt	r2, [r6, #0]
 800995c:	43bb      	bics	r3, r7
 800995e:	d112      	bne.n	8009986 <_dtoa_r+0x9e>
 8009960:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009962:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800996c:	4323      	orrs	r3, r4
 800996e:	f000 855a 	beq.w	800a426 <_dtoa_r+0xb3e>
 8009972:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009974:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009bd4 <_dtoa_r+0x2ec>
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 855c 	beq.w	800a436 <_dtoa_r+0xb4e>
 800997e:	f10a 0303 	add.w	r3, sl, #3
 8009982:	f000 bd56 	b.w	800a432 <_dtoa_r+0xb4a>
 8009986:	ed9d 7b04 	vldr	d7, [sp, #16]
 800998a:	2200      	movs	r2, #0
 800998c:	ec51 0b17 	vmov	r0, r1, d7
 8009990:	2300      	movs	r3, #0
 8009992:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009996:	f7f7 f8b7 	bl	8000b08 <__aeabi_dcmpeq>
 800999a:	4680      	mov	r8, r0
 800999c:	b158      	cbz	r0, 80099b6 <_dtoa_r+0xce>
 800999e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80099a0:	2301      	movs	r3, #1
 80099a2:	6013      	str	r3, [r2, #0]
 80099a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80099a6:	b113      	cbz	r3, 80099ae <_dtoa_r+0xc6>
 80099a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80099aa:	4b86      	ldr	r3, [pc, #536]	@ (8009bc4 <_dtoa_r+0x2dc>)
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009bd8 <_dtoa_r+0x2f0>
 80099b2:	f000 bd40 	b.w	800a436 <_dtoa_r+0xb4e>
 80099b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80099ba:	aa14      	add	r2, sp, #80	@ 0x50
 80099bc:	a915      	add	r1, sp, #84	@ 0x54
 80099be:	4648      	mov	r0, r9
 80099c0:	f001 f984 	bl	800accc <__d2b>
 80099c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80099c8:	9002      	str	r0, [sp, #8]
 80099ca:	2e00      	cmp	r6, #0
 80099cc:	d078      	beq.n	8009ac0 <_dtoa_r+0x1d8>
 80099ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80099d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80099e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80099e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80099e8:	4619      	mov	r1, r3
 80099ea:	2200      	movs	r2, #0
 80099ec:	4b76      	ldr	r3, [pc, #472]	@ (8009bc8 <_dtoa_r+0x2e0>)
 80099ee:	f7f6 fc6b 	bl	80002c8 <__aeabi_dsub>
 80099f2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009ba0 <_dtoa_r+0x2b8>)
 80099f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f8:	f7f6 fe1e 	bl	8000638 <__aeabi_dmul>
 80099fc:	a36a      	add	r3, pc, #424	@ (adr r3, 8009ba8 <_dtoa_r+0x2c0>)
 80099fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a02:	f7f6 fc63 	bl	80002cc <__adddf3>
 8009a06:	4604      	mov	r4, r0
 8009a08:	4630      	mov	r0, r6
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	f7f6 fdaa 	bl	8000564 <__aeabi_i2d>
 8009a10:	a367      	add	r3, pc, #412	@ (adr r3, 8009bb0 <_dtoa_r+0x2c8>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	f7f6 fe0f 	bl	8000638 <__aeabi_dmul>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f6 fc53 	bl	80002cc <__adddf3>
 8009a26:	4604      	mov	r4, r0
 8009a28:	460d      	mov	r5, r1
 8009a2a:	f7f7 f8b5 	bl	8000b98 <__aeabi_d2iz>
 8009a2e:	2200      	movs	r2, #0
 8009a30:	4607      	mov	r7, r0
 8009a32:	2300      	movs	r3, #0
 8009a34:	4620      	mov	r0, r4
 8009a36:	4629      	mov	r1, r5
 8009a38:	f7f7 f870 	bl	8000b1c <__aeabi_dcmplt>
 8009a3c:	b140      	cbz	r0, 8009a50 <_dtoa_r+0x168>
 8009a3e:	4638      	mov	r0, r7
 8009a40:	f7f6 fd90 	bl	8000564 <__aeabi_i2d>
 8009a44:	4622      	mov	r2, r4
 8009a46:	462b      	mov	r3, r5
 8009a48:	f7f7 f85e 	bl	8000b08 <__aeabi_dcmpeq>
 8009a4c:	b900      	cbnz	r0, 8009a50 <_dtoa_r+0x168>
 8009a4e:	3f01      	subs	r7, #1
 8009a50:	2f16      	cmp	r7, #22
 8009a52:	d852      	bhi.n	8009afa <_dtoa_r+0x212>
 8009a54:	4b5d      	ldr	r3, [pc, #372]	@ (8009bcc <_dtoa_r+0x2e4>)
 8009a56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a62:	f7f7 f85b 	bl	8000b1c <__aeabi_dcmplt>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d049      	beq.n	8009afe <_dtoa_r+0x216>
 8009a6a:	3f01      	subs	r7, #1
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a72:	1b9b      	subs	r3, r3, r6
 8009a74:	1e5a      	subs	r2, r3, #1
 8009a76:	bf45      	ittet	mi
 8009a78:	f1c3 0301 	rsbmi	r3, r3, #1
 8009a7c:	9300      	strmi	r3, [sp, #0]
 8009a7e:	2300      	movpl	r3, #0
 8009a80:	2300      	movmi	r3, #0
 8009a82:	9206      	str	r2, [sp, #24]
 8009a84:	bf54      	ite	pl
 8009a86:	9300      	strpl	r3, [sp, #0]
 8009a88:	9306      	strmi	r3, [sp, #24]
 8009a8a:	2f00      	cmp	r7, #0
 8009a8c:	db39      	blt.n	8009b02 <_dtoa_r+0x21a>
 8009a8e:	9b06      	ldr	r3, [sp, #24]
 8009a90:	970d      	str	r7, [sp, #52]	@ 0x34
 8009a92:	443b      	add	r3, r7
 8009a94:	9306      	str	r3, [sp, #24]
 8009a96:	2300      	movs	r3, #0
 8009a98:	9308      	str	r3, [sp, #32]
 8009a9a:	9b07      	ldr	r3, [sp, #28]
 8009a9c:	2b09      	cmp	r3, #9
 8009a9e:	d863      	bhi.n	8009b68 <_dtoa_r+0x280>
 8009aa0:	2b05      	cmp	r3, #5
 8009aa2:	bfc4      	itt	gt
 8009aa4:	3b04      	subgt	r3, #4
 8009aa6:	9307      	strgt	r3, [sp, #28]
 8009aa8:	9b07      	ldr	r3, [sp, #28]
 8009aaa:	f1a3 0302 	sub.w	r3, r3, #2
 8009aae:	bfcc      	ite	gt
 8009ab0:	2400      	movgt	r4, #0
 8009ab2:	2401      	movle	r4, #1
 8009ab4:	2b03      	cmp	r3, #3
 8009ab6:	d863      	bhi.n	8009b80 <_dtoa_r+0x298>
 8009ab8:	e8df f003 	tbb	[pc, r3]
 8009abc:	2b375452 	.word	0x2b375452
 8009ac0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009ac4:	441e      	add	r6, r3
 8009ac6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009aca:	2b20      	cmp	r3, #32
 8009acc:	bfc1      	itttt	gt
 8009ace:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009ad2:	409f      	lslgt	r7, r3
 8009ad4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ad8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009adc:	bfd6      	itet	le
 8009ade:	f1c3 0320 	rsble	r3, r3, #32
 8009ae2:	ea47 0003 	orrgt.w	r0, r7, r3
 8009ae6:	fa04 f003 	lslle.w	r0, r4, r3
 8009aea:	f7f6 fd2b 	bl	8000544 <__aeabi_ui2d>
 8009aee:	2201      	movs	r2, #1
 8009af0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009af4:	3e01      	subs	r6, #1
 8009af6:	9212      	str	r2, [sp, #72]	@ 0x48
 8009af8:	e776      	b.n	80099e8 <_dtoa_r+0x100>
 8009afa:	2301      	movs	r3, #1
 8009afc:	e7b7      	b.n	8009a6e <_dtoa_r+0x186>
 8009afe:	9010      	str	r0, [sp, #64]	@ 0x40
 8009b00:	e7b6      	b.n	8009a70 <_dtoa_r+0x188>
 8009b02:	9b00      	ldr	r3, [sp, #0]
 8009b04:	1bdb      	subs	r3, r3, r7
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	427b      	negs	r3, r7
 8009b0a:	9308      	str	r3, [sp, #32]
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009b10:	e7c3      	b.n	8009a9a <_dtoa_r+0x1b2>
 8009b12:	2301      	movs	r3, #1
 8009b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b18:	eb07 0b03 	add.w	fp, r7, r3
 8009b1c:	f10b 0301 	add.w	r3, fp, #1
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	9303      	str	r3, [sp, #12]
 8009b24:	bfb8      	it	lt
 8009b26:	2301      	movlt	r3, #1
 8009b28:	e006      	b.n	8009b38 <_dtoa_r+0x250>
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	dd28      	ble.n	8009b86 <_dtoa_r+0x29e>
 8009b34:	469b      	mov	fp, r3
 8009b36:	9303      	str	r3, [sp, #12]
 8009b38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	2204      	movs	r2, #4
 8009b40:	f102 0514 	add.w	r5, r2, #20
 8009b44:	429d      	cmp	r5, r3
 8009b46:	d926      	bls.n	8009b96 <_dtoa_r+0x2ae>
 8009b48:	6041      	str	r1, [r0, #4]
 8009b4a:	4648      	mov	r0, r9
 8009b4c:	f000 fd9c 	bl	800a688 <_Balloc>
 8009b50:	4682      	mov	sl, r0
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d142      	bne.n	8009bdc <_dtoa_r+0x2f4>
 8009b56:	4b1e      	ldr	r3, [pc, #120]	@ (8009bd0 <_dtoa_r+0x2e8>)
 8009b58:	4602      	mov	r2, r0
 8009b5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b5e:	e6da      	b.n	8009916 <_dtoa_r+0x2e>
 8009b60:	2300      	movs	r3, #0
 8009b62:	e7e3      	b.n	8009b2c <_dtoa_r+0x244>
 8009b64:	2300      	movs	r3, #0
 8009b66:	e7d5      	b.n	8009b14 <_dtoa_r+0x22c>
 8009b68:	2401      	movs	r4, #1
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9307      	str	r3, [sp, #28]
 8009b6e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009b70:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009b74:	2200      	movs	r2, #0
 8009b76:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b7a:	2312      	movs	r3, #18
 8009b7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b7e:	e7db      	b.n	8009b38 <_dtoa_r+0x250>
 8009b80:	2301      	movs	r3, #1
 8009b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b84:	e7f4      	b.n	8009b70 <_dtoa_r+0x288>
 8009b86:	f04f 0b01 	mov.w	fp, #1
 8009b8a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009b8e:	465b      	mov	r3, fp
 8009b90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009b94:	e7d0      	b.n	8009b38 <_dtoa_r+0x250>
 8009b96:	3101      	adds	r1, #1
 8009b98:	0052      	lsls	r2, r2, #1
 8009b9a:	e7d1      	b.n	8009b40 <_dtoa_r+0x258>
 8009b9c:	f3af 8000 	nop.w
 8009ba0:	636f4361 	.word	0x636f4361
 8009ba4:	3fd287a7 	.word	0x3fd287a7
 8009ba8:	8b60c8b3 	.word	0x8b60c8b3
 8009bac:	3fc68a28 	.word	0x3fc68a28
 8009bb0:	509f79fb 	.word	0x509f79fb
 8009bb4:	3fd34413 	.word	0x3fd34413
 8009bb8:	0800b648 	.word	0x0800b648
 8009bbc:	0800b734 	.word	0x0800b734
 8009bc0:	7ff00000 	.word	0x7ff00000
 8009bc4:	0800b6c8 	.word	0x0800b6c8
 8009bc8:	3ff80000 	.word	0x3ff80000
 8009bcc:	0800b848 	.word	0x0800b848
 8009bd0:	0800b78c 	.word	0x0800b78c
 8009bd4:	0800b730 	.word	0x0800b730
 8009bd8:	0800b6c7 	.word	0x0800b6c7
 8009bdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009be0:	6018      	str	r0, [r3, #0]
 8009be2:	9b03      	ldr	r3, [sp, #12]
 8009be4:	2b0e      	cmp	r3, #14
 8009be6:	f200 80a1 	bhi.w	8009d2c <_dtoa_r+0x444>
 8009bea:	2c00      	cmp	r4, #0
 8009bec:	f000 809e 	beq.w	8009d2c <_dtoa_r+0x444>
 8009bf0:	2f00      	cmp	r7, #0
 8009bf2:	dd33      	ble.n	8009c5c <_dtoa_r+0x374>
 8009bf4:	4b9c      	ldr	r3, [pc, #624]	@ (8009e68 <_dtoa_r+0x580>)
 8009bf6:	f007 020f 	and.w	r2, r7, #15
 8009bfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bfe:	ed93 7b00 	vldr	d7, [r3]
 8009c02:	05f8      	lsls	r0, r7, #23
 8009c04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009c08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009c0c:	d516      	bpl.n	8009c3c <_dtoa_r+0x354>
 8009c0e:	4b97      	ldr	r3, [pc, #604]	@ (8009e6c <_dtoa_r+0x584>)
 8009c10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c18:	f7f6 fe38 	bl	800088c <__aeabi_ddiv>
 8009c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c20:	f004 040f 	and.w	r4, r4, #15
 8009c24:	2603      	movs	r6, #3
 8009c26:	4d91      	ldr	r5, [pc, #580]	@ (8009e6c <_dtoa_r+0x584>)
 8009c28:	b954      	cbnz	r4, 8009c40 <_dtoa_r+0x358>
 8009c2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c32:	f7f6 fe2b 	bl	800088c <__aeabi_ddiv>
 8009c36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c3a:	e028      	b.n	8009c8e <_dtoa_r+0x3a6>
 8009c3c:	2602      	movs	r6, #2
 8009c3e:	e7f2      	b.n	8009c26 <_dtoa_r+0x33e>
 8009c40:	07e1      	lsls	r1, r4, #31
 8009c42:	d508      	bpl.n	8009c56 <_dtoa_r+0x36e>
 8009c44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c4c:	f7f6 fcf4 	bl	8000638 <__aeabi_dmul>
 8009c50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c54:	3601      	adds	r6, #1
 8009c56:	1064      	asrs	r4, r4, #1
 8009c58:	3508      	adds	r5, #8
 8009c5a:	e7e5      	b.n	8009c28 <_dtoa_r+0x340>
 8009c5c:	f000 80af 	beq.w	8009dbe <_dtoa_r+0x4d6>
 8009c60:	427c      	negs	r4, r7
 8009c62:	4b81      	ldr	r3, [pc, #516]	@ (8009e68 <_dtoa_r+0x580>)
 8009c64:	4d81      	ldr	r5, [pc, #516]	@ (8009e6c <_dtoa_r+0x584>)
 8009c66:	f004 020f 	and.w	r2, r4, #15
 8009c6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c76:	f7f6 fcdf 	bl	8000638 <__aeabi_dmul>
 8009c7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c7e:	1124      	asrs	r4, r4, #4
 8009c80:	2300      	movs	r3, #0
 8009c82:	2602      	movs	r6, #2
 8009c84:	2c00      	cmp	r4, #0
 8009c86:	f040 808f 	bne.w	8009da8 <_dtoa_r+0x4c0>
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1d3      	bne.n	8009c36 <_dtoa_r+0x34e>
 8009c8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f000 8094 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009c9a:	4b75      	ldr	r3, [pc, #468]	@ (8009e70 <_dtoa_r+0x588>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f7f6 ff3b 	bl	8000b1c <__aeabi_dcmplt>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	f000 808b 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f000 8087 	beq.w	8009dc2 <_dtoa_r+0x4da>
 8009cb4:	f1bb 0f00 	cmp.w	fp, #0
 8009cb8:	dd34      	ble.n	8009d24 <_dtoa_r+0x43c>
 8009cba:	4620      	mov	r0, r4
 8009cbc:	4b6d      	ldr	r3, [pc, #436]	@ (8009e74 <_dtoa_r+0x58c>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	f7f6 fcb9 	bl	8000638 <__aeabi_dmul>
 8009cc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cca:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009cce:	3601      	adds	r6, #1
 8009cd0:	465c      	mov	r4, fp
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	f7f6 fc46 	bl	8000564 <__aeabi_i2d>
 8009cd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cdc:	f7f6 fcac 	bl	8000638 <__aeabi_dmul>
 8009ce0:	4b65      	ldr	r3, [pc, #404]	@ (8009e78 <_dtoa_r+0x590>)
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f7f6 faf2 	bl	80002cc <__adddf3>
 8009ce8:	4605      	mov	r5, r0
 8009cea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009cee:	2c00      	cmp	r4, #0
 8009cf0:	d16a      	bne.n	8009dc8 <_dtoa_r+0x4e0>
 8009cf2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cf6:	4b61      	ldr	r3, [pc, #388]	@ (8009e7c <_dtoa_r+0x594>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f7f6 fae5 	bl	80002c8 <__aeabi_dsub>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d06:	462a      	mov	r2, r5
 8009d08:	4633      	mov	r3, r6
 8009d0a:	f7f6 ff25 	bl	8000b58 <__aeabi_dcmpgt>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	f040 8298 	bne.w	800a244 <_dtoa_r+0x95c>
 8009d14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d18:	462a      	mov	r2, r5
 8009d1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009d1e:	f7f6 fefd 	bl	8000b1c <__aeabi_dcmplt>
 8009d22:	bb38      	cbnz	r0, 8009d74 <_dtoa_r+0x48c>
 8009d24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009d28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009d2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	f2c0 8157 	blt.w	8009fe2 <_dtoa_r+0x6fa>
 8009d34:	2f0e      	cmp	r7, #14
 8009d36:	f300 8154 	bgt.w	8009fe2 <_dtoa_r+0x6fa>
 8009d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8009e68 <_dtoa_r+0x580>)
 8009d3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d40:	ed93 7b00 	vldr	d7, [r3]
 8009d44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	ed8d 7b00 	vstr	d7, [sp]
 8009d4c:	f280 80e5 	bge.w	8009f1a <_dtoa_r+0x632>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f300 80e1 	bgt.w	8009f1a <_dtoa_r+0x632>
 8009d58:	d10c      	bne.n	8009d74 <_dtoa_r+0x48c>
 8009d5a:	4b48      	ldr	r3, [pc, #288]	@ (8009e7c <_dtoa_r+0x594>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	ec51 0b17 	vmov	r0, r1, d7
 8009d62:	f7f6 fc69 	bl	8000638 <__aeabi_dmul>
 8009d66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d6a:	f7f6 feeb 	bl	8000b44 <__aeabi_dcmpge>
 8009d6e:	2800      	cmp	r0, #0
 8009d70:	f000 8266 	beq.w	800a240 <_dtoa_r+0x958>
 8009d74:	2400      	movs	r4, #0
 8009d76:	4625      	mov	r5, r4
 8009d78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d7a:	4656      	mov	r6, sl
 8009d7c:	ea6f 0803 	mvn.w	r8, r3
 8009d80:	2700      	movs	r7, #0
 8009d82:	4621      	mov	r1, r4
 8009d84:	4648      	mov	r0, r9
 8009d86:	f000 fcbf 	bl	800a708 <_Bfree>
 8009d8a:	2d00      	cmp	r5, #0
 8009d8c:	f000 80bd 	beq.w	8009f0a <_dtoa_r+0x622>
 8009d90:	b12f      	cbz	r7, 8009d9e <_dtoa_r+0x4b6>
 8009d92:	42af      	cmp	r7, r5
 8009d94:	d003      	beq.n	8009d9e <_dtoa_r+0x4b6>
 8009d96:	4639      	mov	r1, r7
 8009d98:	4648      	mov	r0, r9
 8009d9a:	f000 fcb5 	bl	800a708 <_Bfree>
 8009d9e:	4629      	mov	r1, r5
 8009da0:	4648      	mov	r0, r9
 8009da2:	f000 fcb1 	bl	800a708 <_Bfree>
 8009da6:	e0b0      	b.n	8009f0a <_dtoa_r+0x622>
 8009da8:	07e2      	lsls	r2, r4, #31
 8009daa:	d505      	bpl.n	8009db8 <_dtoa_r+0x4d0>
 8009dac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009db0:	f7f6 fc42 	bl	8000638 <__aeabi_dmul>
 8009db4:	3601      	adds	r6, #1
 8009db6:	2301      	movs	r3, #1
 8009db8:	1064      	asrs	r4, r4, #1
 8009dba:	3508      	adds	r5, #8
 8009dbc:	e762      	b.n	8009c84 <_dtoa_r+0x39c>
 8009dbe:	2602      	movs	r6, #2
 8009dc0:	e765      	b.n	8009c8e <_dtoa_r+0x3a6>
 8009dc2:	9c03      	ldr	r4, [sp, #12]
 8009dc4:	46b8      	mov	r8, r7
 8009dc6:	e784      	b.n	8009cd2 <_dtoa_r+0x3ea>
 8009dc8:	4b27      	ldr	r3, [pc, #156]	@ (8009e68 <_dtoa_r+0x580>)
 8009dca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009dd4:	4454      	add	r4, sl
 8009dd6:	2900      	cmp	r1, #0
 8009dd8:	d054      	beq.n	8009e84 <_dtoa_r+0x59c>
 8009dda:	4929      	ldr	r1, [pc, #164]	@ (8009e80 <_dtoa_r+0x598>)
 8009ddc:	2000      	movs	r0, #0
 8009dde:	f7f6 fd55 	bl	800088c <__aeabi_ddiv>
 8009de2:	4633      	mov	r3, r6
 8009de4:	462a      	mov	r2, r5
 8009de6:	f7f6 fa6f 	bl	80002c8 <__aeabi_dsub>
 8009dea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009dee:	4656      	mov	r6, sl
 8009df0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009df4:	f7f6 fed0 	bl	8000b98 <__aeabi_d2iz>
 8009df8:	4605      	mov	r5, r0
 8009dfa:	f7f6 fbb3 	bl	8000564 <__aeabi_i2d>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e06:	f7f6 fa5f 	bl	80002c8 <__aeabi_dsub>
 8009e0a:	3530      	adds	r5, #48	@ 0x30
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e14:	f806 5b01 	strb.w	r5, [r6], #1
 8009e18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e1c:	f7f6 fe7e 	bl	8000b1c <__aeabi_dcmplt>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d172      	bne.n	8009f0a <_dtoa_r+0x622>
 8009e24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e28:	4911      	ldr	r1, [pc, #68]	@ (8009e70 <_dtoa_r+0x588>)
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f7f6 fa4c 	bl	80002c8 <__aeabi_dsub>
 8009e30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e34:	f7f6 fe72 	bl	8000b1c <__aeabi_dcmplt>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	f040 80b4 	bne.w	8009fa6 <_dtoa_r+0x6be>
 8009e3e:	42a6      	cmp	r6, r4
 8009e40:	f43f af70 	beq.w	8009d24 <_dtoa_r+0x43c>
 8009e44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e48:	4b0a      	ldr	r3, [pc, #40]	@ (8009e74 <_dtoa_r+0x58c>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f7f6 fbf4 	bl	8000638 <__aeabi_dmul>
 8009e50:	4b08      	ldr	r3, [pc, #32]	@ (8009e74 <_dtoa_r+0x58c>)
 8009e52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e56:	2200      	movs	r2, #0
 8009e58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e5c:	f7f6 fbec 	bl	8000638 <__aeabi_dmul>
 8009e60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e64:	e7c4      	b.n	8009df0 <_dtoa_r+0x508>
 8009e66:	bf00      	nop
 8009e68:	0800b848 	.word	0x0800b848
 8009e6c:	0800b820 	.word	0x0800b820
 8009e70:	3ff00000 	.word	0x3ff00000
 8009e74:	40240000 	.word	0x40240000
 8009e78:	401c0000 	.word	0x401c0000
 8009e7c:	40140000 	.word	0x40140000
 8009e80:	3fe00000 	.word	0x3fe00000
 8009e84:	4631      	mov	r1, r6
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7f6 fbd6 	bl	8000638 <__aeabi_dmul>
 8009e8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009e92:	4656      	mov	r6, sl
 8009e94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e98:	f7f6 fe7e 	bl	8000b98 <__aeabi_d2iz>
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	f7f6 fb61 	bl	8000564 <__aeabi_i2d>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009eaa:	f7f6 fa0d 	bl	80002c8 <__aeabi_dsub>
 8009eae:	3530      	adds	r5, #48	@ 0x30
 8009eb0:	f806 5b01 	strb.w	r5, [r6], #1
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	42a6      	cmp	r6, r4
 8009eba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009ebe:	f04f 0200 	mov.w	r2, #0
 8009ec2:	d124      	bne.n	8009f0e <_dtoa_r+0x626>
 8009ec4:	4baf      	ldr	r3, [pc, #700]	@ (800a184 <_dtoa_r+0x89c>)
 8009ec6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009eca:	f7f6 f9ff 	bl	80002cc <__adddf3>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ed6:	f7f6 fe3f 	bl	8000b58 <__aeabi_dcmpgt>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d163      	bne.n	8009fa6 <_dtoa_r+0x6be>
 8009ede:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ee2:	49a8      	ldr	r1, [pc, #672]	@ (800a184 <_dtoa_r+0x89c>)
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	f7f6 f9ef 	bl	80002c8 <__aeabi_dsub>
 8009eea:	4602      	mov	r2, r0
 8009eec:	460b      	mov	r3, r1
 8009eee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ef2:	f7f6 fe13 	bl	8000b1c <__aeabi_dcmplt>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	f43f af14 	beq.w	8009d24 <_dtoa_r+0x43c>
 8009efc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009efe:	1e73      	subs	r3, r6, #1
 8009f00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f06:	2b30      	cmp	r3, #48	@ 0x30
 8009f08:	d0f8      	beq.n	8009efc <_dtoa_r+0x614>
 8009f0a:	4647      	mov	r7, r8
 8009f0c:	e03b      	b.n	8009f86 <_dtoa_r+0x69e>
 8009f0e:	4b9e      	ldr	r3, [pc, #632]	@ (800a188 <_dtoa_r+0x8a0>)
 8009f10:	f7f6 fb92 	bl	8000638 <__aeabi_dmul>
 8009f14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f18:	e7bc      	b.n	8009e94 <_dtoa_r+0x5ac>
 8009f1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009f1e:	4656      	mov	r6, sl
 8009f20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f24:	4620      	mov	r0, r4
 8009f26:	4629      	mov	r1, r5
 8009f28:	f7f6 fcb0 	bl	800088c <__aeabi_ddiv>
 8009f2c:	f7f6 fe34 	bl	8000b98 <__aeabi_d2iz>
 8009f30:	4680      	mov	r8, r0
 8009f32:	f7f6 fb17 	bl	8000564 <__aeabi_i2d>
 8009f36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f3a:	f7f6 fb7d 	bl	8000638 <__aeabi_dmul>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	460b      	mov	r3, r1
 8009f42:	4620      	mov	r0, r4
 8009f44:	4629      	mov	r1, r5
 8009f46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009f4a:	f7f6 f9bd 	bl	80002c8 <__aeabi_dsub>
 8009f4e:	f806 4b01 	strb.w	r4, [r6], #1
 8009f52:	9d03      	ldr	r5, [sp, #12]
 8009f54:	eba6 040a 	sub.w	r4, r6, sl
 8009f58:	42a5      	cmp	r5, r4
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	d133      	bne.n	8009fc8 <_dtoa_r+0x6e0>
 8009f60:	f7f6 f9b4 	bl	80002cc <__adddf3>
 8009f64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f68:	4604      	mov	r4, r0
 8009f6a:	460d      	mov	r5, r1
 8009f6c:	f7f6 fdf4 	bl	8000b58 <__aeabi_dcmpgt>
 8009f70:	b9c0      	cbnz	r0, 8009fa4 <_dtoa_r+0x6bc>
 8009f72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f76:	4620      	mov	r0, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	f7f6 fdc5 	bl	8000b08 <__aeabi_dcmpeq>
 8009f7e:	b110      	cbz	r0, 8009f86 <_dtoa_r+0x69e>
 8009f80:	f018 0f01 	tst.w	r8, #1
 8009f84:	d10e      	bne.n	8009fa4 <_dtoa_r+0x6bc>
 8009f86:	9902      	ldr	r1, [sp, #8]
 8009f88:	4648      	mov	r0, r9
 8009f8a:	f000 fbbd 	bl	800a708 <_Bfree>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	7033      	strb	r3, [r6, #0]
 8009f92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f94:	3701      	adds	r7, #1
 8009f96:	601f      	str	r7, [r3, #0]
 8009f98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f000 824b 	beq.w	800a436 <_dtoa_r+0xb4e>
 8009fa0:	601e      	str	r6, [r3, #0]
 8009fa2:	e248      	b.n	800a436 <_dtoa_r+0xb4e>
 8009fa4:	46b8      	mov	r8, r7
 8009fa6:	4633      	mov	r3, r6
 8009fa8:	461e      	mov	r6, r3
 8009faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fae:	2a39      	cmp	r2, #57	@ 0x39
 8009fb0:	d106      	bne.n	8009fc0 <_dtoa_r+0x6d8>
 8009fb2:	459a      	cmp	sl, r3
 8009fb4:	d1f8      	bne.n	8009fa8 <_dtoa_r+0x6c0>
 8009fb6:	2230      	movs	r2, #48	@ 0x30
 8009fb8:	f108 0801 	add.w	r8, r8, #1
 8009fbc:	f88a 2000 	strb.w	r2, [sl]
 8009fc0:	781a      	ldrb	r2, [r3, #0]
 8009fc2:	3201      	adds	r2, #1
 8009fc4:	701a      	strb	r2, [r3, #0]
 8009fc6:	e7a0      	b.n	8009f0a <_dtoa_r+0x622>
 8009fc8:	4b6f      	ldr	r3, [pc, #444]	@ (800a188 <_dtoa_r+0x8a0>)
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f7f6 fb34 	bl	8000638 <__aeabi_dmul>
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	460d      	mov	r5, r1
 8009fd8:	f7f6 fd96 	bl	8000b08 <__aeabi_dcmpeq>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d09f      	beq.n	8009f20 <_dtoa_r+0x638>
 8009fe0:	e7d1      	b.n	8009f86 <_dtoa_r+0x69e>
 8009fe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fe4:	2a00      	cmp	r2, #0
 8009fe6:	f000 80ea 	beq.w	800a1be <_dtoa_r+0x8d6>
 8009fea:	9a07      	ldr	r2, [sp, #28]
 8009fec:	2a01      	cmp	r2, #1
 8009fee:	f300 80cd 	bgt.w	800a18c <_dtoa_r+0x8a4>
 8009ff2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009ff4:	2a00      	cmp	r2, #0
 8009ff6:	f000 80c1 	beq.w	800a17c <_dtoa_r+0x894>
 8009ffa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009ffe:	9c08      	ldr	r4, [sp, #32]
 800a000:	9e00      	ldr	r6, [sp, #0]
 800a002:	9a00      	ldr	r2, [sp, #0]
 800a004:	441a      	add	r2, r3
 800a006:	9200      	str	r2, [sp, #0]
 800a008:	9a06      	ldr	r2, [sp, #24]
 800a00a:	2101      	movs	r1, #1
 800a00c:	441a      	add	r2, r3
 800a00e:	4648      	mov	r0, r9
 800a010:	9206      	str	r2, [sp, #24]
 800a012:	f000 fc2d 	bl	800a870 <__i2b>
 800a016:	4605      	mov	r5, r0
 800a018:	b166      	cbz	r6, 800a034 <_dtoa_r+0x74c>
 800a01a:	9b06      	ldr	r3, [sp, #24]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	dd09      	ble.n	800a034 <_dtoa_r+0x74c>
 800a020:	42b3      	cmp	r3, r6
 800a022:	9a00      	ldr	r2, [sp, #0]
 800a024:	bfa8      	it	ge
 800a026:	4633      	movge	r3, r6
 800a028:	1ad2      	subs	r2, r2, r3
 800a02a:	9200      	str	r2, [sp, #0]
 800a02c:	9a06      	ldr	r2, [sp, #24]
 800a02e:	1af6      	subs	r6, r6, r3
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	9306      	str	r3, [sp, #24]
 800a034:	9b08      	ldr	r3, [sp, #32]
 800a036:	b30b      	cbz	r3, 800a07c <_dtoa_r+0x794>
 800a038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 80c6 	beq.w	800a1cc <_dtoa_r+0x8e4>
 800a040:	2c00      	cmp	r4, #0
 800a042:	f000 80c0 	beq.w	800a1c6 <_dtoa_r+0x8de>
 800a046:	4629      	mov	r1, r5
 800a048:	4622      	mov	r2, r4
 800a04a:	4648      	mov	r0, r9
 800a04c:	f000 fcc8 	bl	800a9e0 <__pow5mult>
 800a050:	9a02      	ldr	r2, [sp, #8]
 800a052:	4601      	mov	r1, r0
 800a054:	4605      	mov	r5, r0
 800a056:	4648      	mov	r0, r9
 800a058:	f000 fc20 	bl	800a89c <__multiply>
 800a05c:	9902      	ldr	r1, [sp, #8]
 800a05e:	4680      	mov	r8, r0
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fb51 	bl	800a708 <_Bfree>
 800a066:	9b08      	ldr	r3, [sp, #32]
 800a068:	1b1b      	subs	r3, r3, r4
 800a06a:	9308      	str	r3, [sp, #32]
 800a06c:	f000 80b1 	beq.w	800a1d2 <_dtoa_r+0x8ea>
 800a070:	9a08      	ldr	r2, [sp, #32]
 800a072:	4641      	mov	r1, r8
 800a074:	4648      	mov	r0, r9
 800a076:	f000 fcb3 	bl	800a9e0 <__pow5mult>
 800a07a:	9002      	str	r0, [sp, #8]
 800a07c:	2101      	movs	r1, #1
 800a07e:	4648      	mov	r0, r9
 800a080:	f000 fbf6 	bl	800a870 <__i2b>
 800a084:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a086:	4604      	mov	r4, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	f000 81d8 	beq.w	800a43e <_dtoa_r+0xb56>
 800a08e:	461a      	mov	r2, r3
 800a090:	4601      	mov	r1, r0
 800a092:	4648      	mov	r0, r9
 800a094:	f000 fca4 	bl	800a9e0 <__pow5mult>
 800a098:	9b07      	ldr	r3, [sp, #28]
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	4604      	mov	r4, r0
 800a09e:	f300 809f 	bgt.w	800a1e0 <_dtoa_r+0x8f8>
 800a0a2:	9b04      	ldr	r3, [sp, #16]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f040 8097 	bne.w	800a1d8 <_dtoa_r+0x8f0>
 800a0aa:	9b05      	ldr	r3, [sp, #20]
 800a0ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f040 8093 	bne.w	800a1dc <_dtoa_r+0x8f4>
 800a0b6:	9b05      	ldr	r3, [sp, #20]
 800a0b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a0bc:	0d1b      	lsrs	r3, r3, #20
 800a0be:	051b      	lsls	r3, r3, #20
 800a0c0:	b133      	cbz	r3, 800a0d0 <_dtoa_r+0x7e8>
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	9b06      	ldr	r3, [sp, #24]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	9306      	str	r3, [sp, #24]
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	9308      	str	r3, [sp, #32]
 800a0d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 81b8 	beq.w	800a44a <_dtoa_r+0xb62>
 800a0da:	6923      	ldr	r3, [r4, #16]
 800a0dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0e0:	6918      	ldr	r0, [r3, #16]
 800a0e2:	f000 fb79 	bl	800a7d8 <__hi0bits>
 800a0e6:	f1c0 0020 	rsb	r0, r0, #32
 800a0ea:	9b06      	ldr	r3, [sp, #24]
 800a0ec:	4418      	add	r0, r3
 800a0ee:	f010 001f 	ands.w	r0, r0, #31
 800a0f2:	f000 8082 	beq.w	800a1fa <_dtoa_r+0x912>
 800a0f6:	f1c0 0320 	rsb	r3, r0, #32
 800a0fa:	2b04      	cmp	r3, #4
 800a0fc:	dd73      	ble.n	800a1e6 <_dtoa_r+0x8fe>
 800a0fe:	9b00      	ldr	r3, [sp, #0]
 800a100:	f1c0 001c 	rsb	r0, r0, #28
 800a104:	4403      	add	r3, r0
 800a106:	9300      	str	r3, [sp, #0]
 800a108:	9b06      	ldr	r3, [sp, #24]
 800a10a:	4403      	add	r3, r0
 800a10c:	4406      	add	r6, r0
 800a10e:	9306      	str	r3, [sp, #24]
 800a110:	9b00      	ldr	r3, [sp, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	dd05      	ble.n	800a122 <_dtoa_r+0x83a>
 800a116:	9902      	ldr	r1, [sp, #8]
 800a118:	461a      	mov	r2, r3
 800a11a:	4648      	mov	r0, r9
 800a11c:	f000 fcba 	bl	800aa94 <__lshift>
 800a120:	9002      	str	r0, [sp, #8]
 800a122:	9b06      	ldr	r3, [sp, #24]
 800a124:	2b00      	cmp	r3, #0
 800a126:	dd05      	ble.n	800a134 <_dtoa_r+0x84c>
 800a128:	4621      	mov	r1, r4
 800a12a:	461a      	mov	r2, r3
 800a12c:	4648      	mov	r0, r9
 800a12e:	f000 fcb1 	bl	800aa94 <__lshift>
 800a132:	4604      	mov	r4, r0
 800a134:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a136:	2b00      	cmp	r3, #0
 800a138:	d061      	beq.n	800a1fe <_dtoa_r+0x916>
 800a13a:	9802      	ldr	r0, [sp, #8]
 800a13c:	4621      	mov	r1, r4
 800a13e:	f000 fd15 	bl	800ab6c <__mcmp>
 800a142:	2800      	cmp	r0, #0
 800a144:	da5b      	bge.n	800a1fe <_dtoa_r+0x916>
 800a146:	2300      	movs	r3, #0
 800a148:	9902      	ldr	r1, [sp, #8]
 800a14a:	220a      	movs	r2, #10
 800a14c:	4648      	mov	r0, r9
 800a14e:	f000 fafd 	bl	800a74c <__multadd>
 800a152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a154:	9002      	str	r0, [sp, #8]
 800a156:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f000 8177 	beq.w	800a44e <_dtoa_r+0xb66>
 800a160:	4629      	mov	r1, r5
 800a162:	2300      	movs	r3, #0
 800a164:	220a      	movs	r2, #10
 800a166:	4648      	mov	r0, r9
 800a168:	f000 faf0 	bl	800a74c <__multadd>
 800a16c:	f1bb 0f00 	cmp.w	fp, #0
 800a170:	4605      	mov	r5, r0
 800a172:	dc6f      	bgt.n	800a254 <_dtoa_r+0x96c>
 800a174:	9b07      	ldr	r3, [sp, #28]
 800a176:	2b02      	cmp	r3, #2
 800a178:	dc49      	bgt.n	800a20e <_dtoa_r+0x926>
 800a17a:	e06b      	b.n	800a254 <_dtoa_r+0x96c>
 800a17c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a17e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a182:	e73c      	b.n	8009ffe <_dtoa_r+0x716>
 800a184:	3fe00000 	.word	0x3fe00000
 800a188:	40240000 	.word	0x40240000
 800a18c:	9b03      	ldr	r3, [sp, #12]
 800a18e:	1e5c      	subs	r4, r3, #1
 800a190:	9b08      	ldr	r3, [sp, #32]
 800a192:	42a3      	cmp	r3, r4
 800a194:	db09      	blt.n	800a1aa <_dtoa_r+0x8c2>
 800a196:	1b1c      	subs	r4, r3, r4
 800a198:	9b03      	ldr	r3, [sp, #12]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	f6bf af30 	bge.w	800a000 <_dtoa_r+0x718>
 800a1a0:	9b00      	ldr	r3, [sp, #0]
 800a1a2:	9a03      	ldr	r2, [sp, #12]
 800a1a4:	1a9e      	subs	r6, r3, r2
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	e72b      	b.n	800a002 <_dtoa_r+0x71a>
 800a1aa:	9b08      	ldr	r3, [sp, #32]
 800a1ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1ae:	9408      	str	r4, [sp, #32]
 800a1b0:	1ae3      	subs	r3, r4, r3
 800a1b2:	441a      	add	r2, r3
 800a1b4:	9e00      	ldr	r6, [sp, #0]
 800a1b6:	9b03      	ldr	r3, [sp, #12]
 800a1b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a1ba:	2400      	movs	r4, #0
 800a1bc:	e721      	b.n	800a002 <_dtoa_r+0x71a>
 800a1be:	9c08      	ldr	r4, [sp, #32]
 800a1c0:	9e00      	ldr	r6, [sp, #0]
 800a1c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a1c4:	e728      	b.n	800a018 <_dtoa_r+0x730>
 800a1c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a1ca:	e751      	b.n	800a070 <_dtoa_r+0x788>
 800a1cc:	9a08      	ldr	r2, [sp, #32]
 800a1ce:	9902      	ldr	r1, [sp, #8]
 800a1d0:	e750      	b.n	800a074 <_dtoa_r+0x78c>
 800a1d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800a1d6:	e751      	b.n	800a07c <_dtoa_r+0x794>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e779      	b.n	800a0d0 <_dtoa_r+0x7e8>
 800a1dc:	9b04      	ldr	r3, [sp, #16]
 800a1de:	e777      	b.n	800a0d0 <_dtoa_r+0x7e8>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9308      	str	r3, [sp, #32]
 800a1e4:	e779      	b.n	800a0da <_dtoa_r+0x7f2>
 800a1e6:	d093      	beq.n	800a110 <_dtoa_r+0x828>
 800a1e8:	9a00      	ldr	r2, [sp, #0]
 800a1ea:	331c      	adds	r3, #28
 800a1ec:	441a      	add	r2, r3
 800a1ee:	9200      	str	r2, [sp, #0]
 800a1f0:	9a06      	ldr	r2, [sp, #24]
 800a1f2:	441a      	add	r2, r3
 800a1f4:	441e      	add	r6, r3
 800a1f6:	9206      	str	r2, [sp, #24]
 800a1f8:	e78a      	b.n	800a110 <_dtoa_r+0x828>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	e7f4      	b.n	800a1e8 <_dtoa_r+0x900>
 800a1fe:	9b03      	ldr	r3, [sp, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	46b8      	mov	r8, r7
 800a204:	dc20      	bgt.n	800a248 <_dtoa_r+0x960>
 800a206:	469b      	mov	fp, r3
 800a208:	9b07      	ldr	r3, [sp, #28]
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	dd1e      	ble.n	800a24c <_dtoa_r+0x964>
 800a20e:	f1bb 0f00 	cmp.w	fp, #0
 800a212:	f47f adb1 	bne.w	8009d78 <_dtoa_r+0x490>
 800a216:	4621      	mov	r1, r4
 800a218:	465b      	mov	r3, fp
 800a21a:	2205      	movs	r2, #5
 800a21c:	4648      	mov	r0, r9
 800a21e:	f000 fa95 	bl	800a74c <__multadd>
 800a222:	4601      	mov	r1, r0
 800a224:	4604      	mov	r4, r0
 800a226:	9802      	ldr	r0, [sp, #8]
 800a228:	f000 fca0 	bl	800ab6c <__mcmp>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	f77f ada3 	ble.w	8009d78 <_dtoa_r+0x490>
 800a232:	4656      	mov	r6, sl
 800a234:	2331      	movs	r3, #49	@ 0x31
 800a236:	f806 3b01 	strb.w	r3, [r6], #1
 800a23a:	f108 0801 	add.w	r8, r8, #1
 800a23e:	e59f      	b.n	8009d80 <_dtoa_r+0x498>
 800a240:	9c03      	ldr	r4, [sp, #12]
 800a242:	46b8      	mov	r8, r7
 800a244:	4625      	mov	r5, r4
 800a246:	e7f4      	b.n	800a232 <_dtoa_r+0x94a>
 800a248:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f000 8101 	beq.w	800a456 <_dtoa_r+0xb6e>
 800a254:	2e00      	cmp	r6, #0
 800a256:	dd05      	ble.n	800a264 <_dtoa_r+0x97c>
 800a258:	4629      	mov	r1, r5
 800a25a:	4632      	mov	r2, r6
 800a25c:	4648      	mov	r0, r9
 800a25e:	f000 fc19 	bl	800aa94 <__lshift>
 800a262:	4605      	mov	r5, r0
 800a264:	9b08      	ldr	r3, [sp, #32]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d05c      	beq.n	800a324 <_dtoa_r+0xa3c>
 800a26a:	6869      	ldr	r1, [r5, #4]
 800a26c:	4648      	mov	r0, r9
 800a26e:	f000 fa0b 	bl	800a688 <_Balloc>
 800a272:	4606      	mov	r6, r0
 800a274:	b928      	cbnz	r0, 800a282 <_dtoa_r+0x99a>
 800a276:	4b82      	ldr	r3, [pc, #520]	@ (800a480 <_dtoa_r+0xb98>)
 800a278:	4602      	mov	r2, r0
 800a27a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a27e:	f7ff bb4a 	b.w	8009916 <_dtoa_r+0x2e>
 800a282:	692a      	ldr	r2, [r5, #16]
 800a284:	3202      	adds	r2, #2
 800a286:	0092      	lsls	r2, r2, #2
 800a288:	f105 010c 	add.w	r1, r5, #12
 800a28c:	300c      	adds	r0, #12
 800a28e:	f7ff fa74 	bl	800977a <memcpy>
 800a292:	2201      	movs	r2, #1
 800a294:	4631      	mov	r1, r6
 800a296:	4648      	mov	r0, r9
 800a298:	f000 fbfc 	bl	800aa94 <__lshift>
 800a29c:	f10a 0301 	add.w	r3, sl, #1
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	eb0a 030b 	add.w	r3, sl, fp
 800a2a6:	9308      	str	r3, [sp, #32]
 800a2a8:	9b04      	ldr	r3, [sp, #16]
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	462f      	mov	r7, r5
 800a2b0:	9306      	str	r3, [sp, #24]
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	9b00      	ldr	r3, [sp, #0]
 800a2b6:	9802      	ldr	r0, [sp, #8]
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a2be:	f7ff fa89 	bl	80097d4 <quorem>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	3330      	adds	r3, #48	@ 0x30
 800a2c6:	9003      	str	r0, [sp, #12]
 800a2c8:	4639      	mov	r1, r7
 800a2ca:	9802      	ldr	r0, [sp, #8]
 800a2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ce:	f000 fc4d 	bl	800ab6c <__mcmp>
 800a2d2:	462a      	mov	r2, r5
 800a2d4:	9004      	str	r0, [sp, #16]
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4648      	mov	r0, r9
 800a2da:	f000 fc63 	bl	800aba4 <__mdiff>
 800a2de:	68c2      	ldr	r2, [r0, #12]
 800a2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	bb02      	cbnz	r2, 800a328 <_dtoa_r+0xa40>
 800a2e6:	4601      	mov	r1, r0
 800a2e8:	9802      	ldr	r0, [sp, #8]
 800a2ea:	f000 fc3f 	bl	800ab6c <__mcmp>
 800a2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	4631      	mov	r1, r6
 800a2f4:	4648      	mov	r0, r9
 800a2f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2fa:	f000 fa05 	bl	800a708 <_Bfree>
 800a2fe:	9b07      	ldr	r3, [sp, #28]
 800a300:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a302:	9e00      	ldr	r6, [sp, #0]
 800a304:	ea42 0103 	orr.w	r1, r2, r3
 800a308:	9b06      	ldr	r3, [sp, #24]
 800a30a:	4319      	orrs	r1, r3
 800a30c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a30e:	d10d      	bne.n	800a32c <_dtoa_r+0xa44>
 800a310:	2b39      	cmp	r3, #57	@ 0x39
 800a312:	d027      	beq.n	800a364 <_dtoa_r+0xa7c>
 800a314:	9a04      	ldr	r2, [sp, #16]
 800a316:	2a00      	cmp	r2, #0
 800a318:	dd01      	ble.n	800a31e <_dtoa_r+0xa36>
 800a31a:	9b03      	ldr	r3, [sp, #12]
 800a31c:	3331      	adds	r3, #49	@ 0x31
 800a31e:	f88b 3000 	strb.w	r3, [fp]
 800a322:	e52e      	b.n	8009d82 <_dtoa_r+0x49a>
 800a324:	4628      	mov	r0, r5
 800a326:	e7b9      	b.n	800a29c <_dtoa_r+0x9b4>
 800a328:	2201      	movs	r2, #1
 800a32a:	e7e2      	b.n	800a2f2 <_dtoa_r+0xa0a>
 800a32c:	9904      	ldr	r1, [sp, #16]
 800a32e:	2900      	cmp	r1, #0
 800a330:	db04      	blt.n	800a33c <_dtoa_r+0xa54>
 800a332:	9807      	ldr	r0, [sp, #28]
 800a334:	4301      	orrs	r1, r0
 800a336:	9806      	ldr	r0, [sp, #24]
 800a338:	4301      	orrs	r1, r0
 800a33a:	d120      	bne.n	800a37e <_dtoa_r+0xa96>
 800a33c:	2a00      	cmp	r2, #0
 800a33e:	ddee      	ble.n	800a31e <_dtoa_r+0xa36>
 800a340:	9902      	ldr	r1, [sp, #8]
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	2201      	movs	r2, #1
 800a346:	4648      	mov	r0, r9
 800a348:	f000 fba4 	bl	800aa94 <__lshift>
 800a34c:	4621      	mov	r1, r4
 800a34e:	9002      	str	r0, [sp, #8]
 800a350:	f000 fc0c 	bl	800ab6c <__mcmp>
 800a354:	2800      	cmp	r0, #0
 800a356:	9b00      	ldr	r3, [sp, #0]
 800a358:	dc02      	bgt.n	800a360 <_dtoa_r+0xa78>
 800a35a:	d1e0      	bne.n	800a31e <_dtoa_r+0xa36>
 800a35c:	07da      	lsls	r2, r3, #31
 800a35e:	d5de      	bpl.n	800a31e <_dtoa_r+0xa36>
 800a360:	2b39      	cmp	r3, #57	@ 0x39
 800a362:	d1da      	bne.n	800a31a <_dtoa_r+0xa32>
 800a364:	2339      	movs	r3, #57	@ 0x39
 800a366:	f88b 3000 	strb.w	r3, [fp]
 800a36a:	4633      	mov	r3, r6
 800a36c:	461e      	mov	r6, r3
 800a36e:	3b01      	subs	r3, #1
 800a370:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a374:	2a39      	cmp	r2, #57	@ 0x39
 800a376:	d04e      	beq.n	800a416 <_dtoa_r+0xb2e>
 800a378:	3201      	adds	r2, #1
 800a37a:	701a      	strb	r2, [r3, #0]
 800a37c:	e501      	b.n	8009d82 <_dtoa_r+0x49a>
 800a37e:	2a00      	cmp	r2, #0
 800a380:	dd03      	ble.n	800a38a <_dtoa_r+0xaa2>
 800a382:	2b39      	cmp	r3, #57	@ 0x39
 800a384:	d0ee      	beq.n	800a364 <_dtoa_r+0xa7c>
 800a386:	3301      	adds	r3, #1
 800a388:	e7c9      	b.n	800a31e <_dtoa_r+0xa36>
 800a38a:	9a00      	ldr	r2, [sp, #0]
 800a38c:	9908      	ldr	r1, [sp, #32]
 800a38e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a392:	428a      	cmp	r2, r1
 800a394:	d028      	beq.n	800a3e8 <_dtoa_r+0xb00>
 800a396:	9902      	ldr	r1, [sp, #8]
 800a398:	2300      	movs	r3, #0
 800a39a:	220a      	movs	r2, #10
 800a39c:	4648      	mov	r0, r9
 800a39e:	f000 f9d5 	bl	800a74c <__multadd>
 800a3a2:	42af      	cmp	r7, r5
 800a3a4:	9002      	str	r0, [sp, #8]
 800a3a6:	f04f 0300 	mov.w	r3, #0
 800a3aa:	f04f 020a 	mov.w	r2, #10
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	4648      	mov	r0, r9
 800a3b2:	d107      	bne.n	800a3c4 <_dtoa_r+0xadc>
 800a3b4:	f000 f9ca 	bl	800a74c <__multadd>
 800a3b8:	4607      	mov	r7, r0
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	9b00      	ldr	r3, [sp, #0]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	e777      	b.n	800a2b4 <_dtoa_r+0x9cc>
 800a3c4:	f000 f9c2 	bl	800a74c <__multadd>
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	4607      	mov	r7, r0
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	220a      	movs	r2, #10
 800a3d0:	4648      	mov	r0, r9
 800a3d2:	f000 f9bb 	bl	800a74c <__multadd>
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	e7f0      	b.n	800a3bc <_dtoa_r+0xad4>
 800a3da:	f1bb 0f00 	cmp.w	fp, #0
 800a3de:	bfcc      	ite	gt
 800a3e0:	465e      	movgt	r6, fp
 800a3e2:	2601      	movle	r6, #1
 800a3e4:	4456      	add	r6, sl
 800a3e6:	2700      	movs	r7, #0
 800a3e8:	9902      	ldr	r1, [sp, #8]
 800a3ea:	9300      	str	r3, [sp, #0]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	4648      	mov	r0, r9
 800a3f0:	f000 fb50 	bl	800aa94 <__lshift>
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	9002      	str	r0, [sp, #8]
 800a3f8:	f000 fbb8 	bl	800ab6c <__mcmp>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	dcb4      	bgt.n	800a36a <_dtoa_r+0xa82>
 800a400:	d102      	bne.n	800a408 <_dtoa_r+0xb20>
 800a402:	9b00      	ldr	r3, [sp, #0]
 800a404:	07db      	lsls	r3, r3, #31
 800a406:	d4b0      	bmi.n	800a36a <_dtoa_r+0xa82>
 800a408:	4633      	mov	r3, r6
 800a40a:	461e      	mov	r6, r3
 800a40c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a410:	2a30      	cmp	r2, #48	@ 0x30
 800a412:	d0fa      	beq.n	800a40a <_dtoa_r+0xb22>
 800a414:	e4b5      	b.n	8009d82 <_dtoa_r+0x49a>
 800a416:	459a      	cmp	sl, r3
 800a418:	d1a8      	bne.n	800a36c <_dtoa_r+0xa84>
 800a41a:	2331      	movs	r3, #49	@ 0x31
 800a41c:	f108 0801 	add.w	r8, r8, #1
 800a420:	f88a 3000 	strb.w	r3, [sl]
 800a424:	e4ad      	b.n	8009d82 <_dtoa_r+0x49a>
 800a426:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a428:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a484 <_dtoa_r+0xb9c>
 800a42c:	b11b      	cbz	r3, 800a436 <_dtoa_r+0xb4e>
 800a42e:	f10a 0308 	add.w	r3, sl, #8
 800a432:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	4650      	mov	r0, sl
 800a438:	b017      	add	sp, #92	@ 0x5c
 800a43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43e:	9b07      	ldr	r3, [sp, #28]
 800a440:	2b01      	cmp	r3, #1
 800a442:	f77f ae2e 	ble.w	800a0a2 <_dtoa_r+0x7ba>
 800a446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a448:	9308      	str	r3, [sp, #32]
 800a44a:	2001      	movs	r0, #1
 800a44c:	e64d      	b.n	800a0ea <_dtoa_r+0x802>
 800a44e:	f1bb 0f00 	cmp.w	fp, #0
 800a452:	f77f aed9 	ble.w	800a208 <_dtoa_r+0x920>
 800a456:	4656      	mov	r6, sl
 800a458:	9802      	ldr	r0, [sp, #8]
 800a45a:	4621      	mov	r1, r4
 800a45c:	f7ff f9ba 	bl	80097d4 <quorem>
 800a460:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a464:	f806 3b01 	strb.w	r3, [r6], #1
 800a468:	eba6 020a 	sub.w	r2, r6, sl
 800a46c:	4593      	cmp	fp, r2
 800a46e:	ddb4      	ble.n	800a3da <_dtoa_r+0xaf2>
 800a470:	9902      	ldr	r1, [sp, #8]
 800a472:	2300      	movs	r3, #0
 800a474:	220a      	movs	r2, #10
 800a476:	4648      	mov	r0, r9
 800a478:	f000 f968 	bl	800a74c <__multadd>
 800a47c:	9002      	str	r0, [sp, #8]
 800a47e:	e7eb      	b.n	800a458 <_dtoa_r+0xb70>
 800a480:	0800b78c 	.word	0x0800b78c
 800a484:	0800b727 	.word	0x0800b727

0800a488 <_free_r>:
 800a488:	b538      	push	{r3, r4, r5, lr}
 800a48a:	4605      	mov	r5, r0
 800a48c:	2900      	cmp	r1, #0
 800a48e:	d041      	beq.n	800a514 <_free_r+0x8c>
 800a490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a494:	1f0c      	subs	r4, r1, #4
 800a496:	2b00      	cmp	r3, #0
 800a498:	bfb8      	it	lt
 800a49a:	18e4      	addlt	r4, r4, r3
 800a49c:	f000 f8e8 	bl	800a670 <__malloc_lock>
 800a4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a518 <_free_r+0x90>)
 800a4a2:	6813      	ldr	r3, [r2, #0]
 800a4a4:	b933      	cbnz	r3, 800a4b4 <_free_r+0x2c>
 800a4a6:	6063      	str	r3, [r4, #4]
 800a4a8:	6014      	str	r4, [r2, #0]
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4b0:	f000 b8e4 	b.w	800a67c <__malloc_unlock>
 800a4b4:	42a3      	cmp	r3, r4
 800a4b6:	d908      	bls.n	800a4ca <_free_r+0x42>
 800a4b8:	6820      	ldr	r0, [r4, #0]
 800a4ba:	1821      	adds	r1, r4, r0
 800a4bc:	428b      	cmp	r3, r1
 800a4be:	bf01      	itttt	eq
 800a4c0:	6819      	ldreq	r1, [r3, #0]
 800a4c2:	685b      	ldreq	r3, [r3, #4]
 800a4c4:	1809      	addeq	r1, r1, r0
 800a4c6:	6021      	streq	r1, [r4, #0]
 800a4c8:	e7ed      	b.n	800a4a6 <_free_r+0x1e>
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	b10b      	cbz	r3, 800a4d4 <_free_r+0x4c>
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	d9fa      	bls.n	800a4ca <_free_r+0x42>
 800a4d4:	6811      	ldr	r1, [r2, #0]
 800a4d6:	1850      	adds	r0, r2, r1
 800a4d8:	42a0      	cmp	r0, r4
 800a4da:	d10b      	bne.n	800a4f4 <_free_r+0x6c>
 800a4dc:	6820      	ldr	r0, [r4, #0]
 800a4de:	4401      	add	r1, r0
 800a4e0:	1850      	adds	r0, r2, r1
 800a4e2:	4283      	cmp	r3, r0
 800a4e4:	6011      	str	r1, [r2, #0]
 800a4e6:	d1e0      	bne.n	800a4aa <_free_r+0x22>
 800a4e8:	6818      	ldr	r0, [r3, #0]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	6053      	str	r3, [r2, #4]
 800a4ee:	4408      	add	r0, r1
 800a4f0:	6010      	str	r0, [r2, #0]
 800a4f2:	e7da      	b.n	800a4aa <_free_r+0x22>
 800a4f4:	d902      	bls.n	800a4fc <_free_r+0x74>
 800a4f6:	230c      	movs	r3, #12
 800a4f8:	602b      	str	r3, [r5, #0]
 800a4fa:	e7d6      	b.n	800a4aa <_free_r+0x22>
 800a4fc:	6820      	ldr	r0, [r4, #0]
 800a4fe:	1821      	adds	r1, r4, r0
 800a500:	428b      	cmp	r3, r1
 800a502:	bf04      	itt	eq
 800a504:	6819      	ldreq	r1, [r3, #0]
 800a506:	685b      	ldreq	r3, [r3, #4]
 800a508:	6063      	str	r3, [r4, #4]
 800a50a:	bf04      	itt	eq
 800a50c:	1809      	addeq	r1, r1, r0
 800a50e:	6021      	streq	r1, [r4, #0]
 800a510:	6054      	str	r4, [r2, #4]
 800a512:	e7ca      	b.n	800a4aa <_free_r+0x22>
 800a514:	bd38      	pop	{r3, r4, r5, pc}
 800a516:	bf00      	nop
 800a518:	200054c4 	.word	0x200054c4

0800a51c <malloc>:
 800a51c:	4b02      	ldr	r3, [pc, #8]	@ (800a528 <malloc+0xc>)
 800a51e:	4601      	mov	r1, r0
 800a520:	6818      	ldr	r0, [r3, #0]
 800a522:	f000 b825 	b.w	800a570 <_malloc_r>
 800a526:	bf00      	nop
 800a528:	2000001c 	.word	0x2000001c

0800a52c <sbrk_aligned>:
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	4e0f      	ldr	r6, [pc, #60]	@ (800a56c <sbrk_aligned+0x40>)
 800a530:	460c      	mov	r4, r1
 800a532:	6831      	ldr	r1, [r6, #0]
 800a534:	4605      	mov	r5, r0
 800a536:	b911      	cbnz	r1, 800a53e <sbrk_aligned+0x12>
 800a538:	f000 feb4 	bl	800b2a4 <_sbrk_r>
 800a53c:	6030      	str	r0, [r6, #0]
 800a53e:	4621      	mov	r1, r4
 800a540:	4628      	mov	r0, r5
 800a542:	f000 feaf 	bl	800b2a4 <_sbrk_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	d103      	bne.n	800a552 <sbrk_aligned+0x26>
 800a54a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a54e:	4620      	mov	r0, r4
 800a550:	bd70      	pop	{r4, r5, r6, pc}
 800a552:	1cc4      	adds	r4, r0, #3
 800a554:	f024 0403 	bic.w	r4, r4, #3
 800a558:	42a0      	cmp	r0, r4
 800a55a:	d0f8      	beq.n	800a54e <sbrk_aligned+0x22>
 800a55c:	1a21      	subs	r1, r4, r0
 800a55e:	4628      	mov	r0, r5
 800a560:	f000 fea0 	bl	800b2a4 <_sbrk_r>
 800a564:	3001      	adds	r0, #1
 800a566:	d1f2      	bne.n	800a54e <sbrk_aligned+0x22>
 800a568:	e7ef      	b.n	800a54a <sbrk_aligned+0x1e>
 800a56a:	bf00      	nop
 800a56c:	200054c0 	.word	0x200054c0

0800a570 <_malloc_r>:
 800a570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a574:	1ccd      	adds	r5, r1, #3
 800a576:	f025 0503 	bic.w	r5, r5, #3
 800a57a:	3508      	adds	r5, #8
 800a57c:	2d0c      	cmp	r5, #12
 800a57e:	bf38      	it	cc
 800a580:	250c      	movcc	r5, #12
 800a582:	2d00      	cmp	r5, #0
 800a584:	4606      	mov	r6, r0
 800a586:	db01      	blt.n	800a58c <_malloc_r+0x1c>
 800a588:	42a9      	cmp	r1, r5
 800a58a:	d904      	bls.n	800a596 <_malloc_r+0x26>
 800a58c:	230c      	movs	r3, #12
 800a58e:	6033      	str	r3, [r6, #0]
 800a590:	2000      	movs	r0, #0
 800a592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a596:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a66c <_malloc_r+0xfc>
 800a59a:	f000 f869 	bl	800a670 <__malloc_lock>
 800a59e:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a2:	461c      	mov	r4, r3
 800a5a4:	bb44      	cbnz	r4, 800a5f8 <_malloc_r+0x88>
 800a5a6:	4629      	mov	r1, r5
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f7ff ffbf 	bl	800a52c <sbrk_aligned>
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	d158      	bne.n	800a666 <_malloc_r+0xf6>
 800a5b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a5b8:	4627      	mov	r7, r4
 800a5ba:	2f00      	cmp	r7, #0
 800a5bc:	d143      	bne.n	800a646 <_malloc_r+0xd6>
 800a5be:	2c00      	cmp	r4, #0
 800a5c0:	d04b      	beq.n	800a65a <_malloc_r+0xea>
 800a5c2:	6823      	ldr	r3, [r4, #0]
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	eb04 0903 	add.w	r9, r4, r3
 800a5cc:	f000 fe6a 	bl	800b2a4 <_sbrk_r>
 800a5d0:	4581      	cmp	r9, r0
 800a5d2:	d142      	bne.n	800a65a <_malloc_r+0xea>
 800a5d4:	6821      	ldr	r1, [r4, #0]
 800a5d6:	1a6d      	subs	r5, r5, r1
 800a5d8:	4629      	mov	r1, r5
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f7ff ffa6 	bl	800a52c <sbrk_aligned>
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	d03a      	beq.n	800a65a <_malloc_r+0xea>
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	442b      	add	r3, r5
 800a5e8:	6023      	str	r3, [r4, #0]
 800a5ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	bb62      	cbnz	r2, 800a64c <_malloc_r+0xdc>
 800a5f2:	f8c8 7000 	str.w	r7, [r8]
 800a5f6:	e00f      	b.n	800a618 <_malloc_r+0xa8>
 800a5f8:	6822      	ldr	r2, [r4, #0]
 800a5fa:	1b52      	subs	r2, r2, r5
 800a5fc:	d420      	bmi.n	800a640 <_malloc_r+0xd0>
 800a5fe:	2a0b      	cmp	r2, #11
 800a600:	d917      	bls.n	800a632 <_malloc_r+0xc2>
 800a602:	1961      	adds	r1, r4, r5
 800a604:	42a3      	cmp	r3, r4
 800a606:	6025      	str	r5, [r4, #0]
 800a608:	bf18      	it	ne
 800a60a:	6059      	strne	r1, [r3, #4]
 800a60c:	6863      	ldr	r3, [r4, #4]
 800a60e:	bf08      	it	eq
 800a610:	f8c8 1000 	streq.w	r1, [r8]
 800a614:	5162      	str	r2, [r4, r5]
 800a616:	604b      	str	r3, [r1, #4]
 800a618:	4630      	mov	r0, r6
 800a61a:	f000 f82f 	bl	800a67c <__malloc_unlock>
 800a61e:	f104 000b 	add.w	r0, r4, #11
 800a622:	1d23      	adds	r3, r4, #4
 800a624:	f020 0007 	bic.w	r0, r0, #7
 800a628:	1ac2      	subs	r2, r0, r3
 800a62a:	bf1c      	itt	ne
 800a62c:	1a1b      	subne	r3, r3, r0
 800a62e:	50a3      	strne	r3, [r4, r2]
 800a630:	e7af      	b.n	800a592 <_malloc_r+0x22>
 800a632:	6862      	ldr	r2, [r4, #4]
 800a634:	42a3      	cmp	r3, r4
 800a636:	bf0c      	ite	eq
 800a638:	f8c8 2000 	streq.w	r2, [r8]
 800a63c:	605a      	strne	r2, [r3, #4]
 800a63e:	e7eb      	b.n	800a618 <_malloc_r+0xa8>
 800a640:	4623      	mov	r3, r4
 800a642:	6864      	ldr	r4, [r4, #4]
 800a644:	e7ae      	b.n	800a5a4 <_malloc_r+0x34>
 800a646:	463c      	mov	r4, r7
 800a648:	687f      	ldr	r7, [r7, #4]
 800a64a:	e7b6      	b.n	800a5ba <_malloc_r+0x4a>
 800a64c:	461a      	mov	r2, r3
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	42a3      	cmp	r3, r4
 800a652:	d1fb      	bne.n	800a64c <_malloc_r+0xdc>
 800a654:	2300      	movs	r3, #0
 800a656:	6053      	str	r3, [r2, #4]
 800a658:	e7de      	b.n	800a618 <_malloc_r+0xa8>
 800a65a:	230c      	movs	r3, #12
 800a65c:	6033      	str	r3, [r6, #0]
 800a65e:	4630      	mov	r0, r6
 800a660:	f000 f80c 	bl	800a67c <__malloc_unlock>
 800a664:	e794      	b.n	800a590 <_malloc_r+0x20>
 800a666:	6005      	str	r5, [r0, #0]
 800a668:	e7d6      	b.n	800a618 <_malloc_r+0xa8>
 800a66a:	bf00      	nop
 800a66c:	200054c4 	.word	0x200054c4

0800a670 <__malloc_lock>:
 800a670:	4801      	ldr	r0, [pc, #4]	@ (800a678 <__malloc_lock+0x8>)
 800a672:	f7ff b880 	b.w	8009776 <__retarget_lock_acquire_recursive>
 800a676:	bf00      	nop
 800a678:	200054bc 	.word	0x200054bc

0800a67c <__malloc_unlock>:
 800a67c:	4801      	ldr	r0, [pc, #4]	@ (800a684 <__malloc_unlock+0x8>)
 800a67e:	f7ff b87b 	b.w	8009778 <__retarget_lock_release_recursive>
 800a682:	bf00      	nop
 800a684:	200054bc 	.word	0x200054bc

0800a688 <_Balloc>:
 800a688:	b570      	push	{r4, r5, r6, lr}
 800a68a:	69c6      	ldr	r6, [r0, #28]
 800a68c:	4604      	mov	r4, r0
 800a68e:	460d      	mov	r5, r1
 800a690:	b976      	cbnz	r6, 800a6b0 <_Balloc+0x28>
 800a692:	2010      	movs	r0, #16
 800a694:	f7ff ff42 	bl	800a51c <malloc>
 800a698:	4602      	mov	r2, r0
 800a69a:	61e0      	str	r0, [r4, #28]
 800a69c:	b920      	cbnz	r0, 800a6a8 <_Balloc+0x20>
 800a69e:	4b18      	ldr	r3, [pc, #96]	@ (800a700 <_Balloc+0x78>)
 800a6a0:	4818      	ldr	r0, [pc, #96]	@ (800a704 <_Balloc+0x7c>)
 800a6a2:	216b      	movs	r1, #107	@ 0x6b
 800a6a4:	f7ff f878 	bl	8009798 <__assert_func>
 800a6a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6ac:	6006      	str	r6, [r0, #0]
 800a6ae:	60c6      	str	r6, [r0, #12]
 800a6b0:	69e6      	ldr	r6, [r4, #28]
 800a6b2:	68f3      	ldr	r3, [r6, #12]
 800a6b4:	b183      	cbz	r3, 800a6d8 <_Balloc+0x50>
 800a6b6:	69e3      	ldr	r3, [r4, #28]
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6be:	b9b8      	cbnz	r0, 800a6f0 <_Balloc+0x68>
 800a6c0:	2101      	movs	r1, #1
 800a6c2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6c6:	1d72      	adds	r2, r6, #5
 800a6c8:	0092      	lsls	r2, r2, #2
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	f000 fe01 	bl	800b2d2 <_calloc_r>
 800a6d0:	b160      	cbz	r0, 800a6ec <_Balloc+0x64>
 800a6d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6d6:	e00e      	b.n	800a6f6 <_Balloc+0x6e>
 800a6d8:	2221      	movs	r2, #33	@ 0x21
 800a6da:	2104      	movs	r1, #4
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f000 fdf8 	bl	800b2d2 <_calloc_r>
 800a6e2:	69e3      	ldr	r3, [r4, #28]
 800a6e4:	60f0      	str	r0, [r6, #12]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e4      	bne.n	800a6b6 <_Balloc+0x2e>
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
 800a6f0:	6802      	ldr	r2, [r0, #0]
 800a6f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6fc:	e7f7      	b.n	800a6ee <_Balloc+0x66>
 800a6fe:	bf00      	nop
 800a700:	0800b648 	.word	0x0800b648
 800a704:	0800b79d 	.word	0x0800b79d

0800a708 <_Bfree>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	69c6      	ldr	r6, [r0, #28]
 800a70c:	4605      	mov	r5, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b976      	cbnz	r6, 800a730 <_Bfree+0x28>
 800a712:	2010      	movs	r0, #16
 800a714:	f7ff ff02 	bl	800a51c <malloc>
 800a718:	4602      	mov	r2, r0
 800a71a:	61e8      	str	r0, [r5, #28]
 800a71c:	b920      	cbnz	r0, 800a728 <_Bfree+0x20>
 800a71e:	4b09      	ldr	r3, [pc, #36]	@ (800a744 <_Bfree+0x3c>)
 800a720:	4809      	ldr	r0, [pc, #36]	@ (800a748 <_Bfree+0x40>)
 800a722:	218f      	movs	r1, #143	@ 0x8f
 800a724:	f7ff f838 	bl	8009798 <__assert_func>
 800a728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a72c:	6006      	str	r6, [r0, #0]
 800a72e:	60c6      	str	r6, [r0, #12]
 800a730:	b13c      	cbz	r4, 800a742 <_Bfree+0x3a>
 800a732:	69eb      	ldr	r3, [r5, #28]
 800a734:	6862      	ldr	r2, [r4, #4]
 800a736:	68db      	ldr	r3, [r3, #12]
 800a738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a73c:	6021      	str	r1, [r4, #0]
 800a73e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a742:	bd70      	pop	{r4, r5, r6, pc}
 800a744:	0800b648 	.word	0x0800b648
 800a748:	0800b79d 	.word	0x0800b79d

0800a74c <__multadd>:
 800a74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a750:	690d      	ldr	r5, [r1, #16]
 800a752:	4607      	mov	r7, r0
 800a754:	460c      	mov	r4, r1
 800a756:	461e      	mov	r6, r3
 800a758:	f101 0c14 	add.w	ip, r1, #20
 800a75c:	2000      	movs	r0, #0
 800a75e:	f8dc 3000 	ldr.w	r3, [ip]
 800a762:	b299      	uxth	r1, r3
 800a764:	fb02 6101 	mla	r1, r2, r1, r6
 800a768:	0c1e      	lsrs	r6, r3, #16
 800a76a:	0c0b      	lsrs	r3, r1, #16
 800a76c:	fb02 3306 	mla	r3, r2, r6, r3
 800a770:	b289      	uxth	r1, r1
 800a772:	3001      	adds	r0, #1
 800a774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a778:	4285      	cmp	r5, r0
 800a77a:	f84c 1b04 	str.w	r1, [ip], #4
 800a77e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a782:	dcec      	bgt.n	800a75e <__multadd+0x12>
 800a784:	b30e      	cbz	r6, 800a7ca <__multadd+0x7e>
 800a786:	68a3      	ldr	r3, [r4, #8]
 800a788:	42ab      	cmp	r3, r5
 800a78a:	dc19      	bgt.n	800a7c0 <__multadd+0x74>
 800a78c:	6861      	ldr	r1, [r4, #4]
 800a78e:	4638      	mov	r0, r7
 800a790:	3101      	adds	r1, #1
 800a792:	f7ff ff79 	bl	800a688 <_Balloc>
 800a796:	4680      	mov	r8, r0
 800a798:	b928      	cbnz	r0, 800a7a6 <__multadd+0x5a>
 800a79a:	4602      	mov	r2, r0
 800a79c:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d0 <__multadd+0x84>)
 800a79e:	480d      	ldr	r0, [pc, #52]	@ (800a7d4 <__multadd+0x88>)
 800a7a0:	21ba      	movs	r1, #186	@ 0xba
 800a7a2:	f7fe fff9 	bl	8009798 <__assert_func>
 800a7a6:	6922      	ldr	r2, [r4, #16]
 800a7a8:	3202      	adds	r2, #2
 800a7aa:	f104 010c 	add.w	r1, r4, #12
 800a7ae:	0092      	lsls	r2, r2, #2
 800a7b0:	300c      	adds	r0, #12
 800a7b2:	f7fe ffe2 	bl	800977a <memcpy>
 800a7b6:	4621      	mov	r1, r4
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	f7ff ffa5 	bl	800a708 <_Bfree>
 800a7be:	4644      	mov	r4, r8
 800a7c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	615e      	str	r6, [r3, #20]
 800a7c8:	6125      	str	r5, [r4, #16]
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d0:	0800b78c 	.word	0x0800b78c
 800a7d4:	0800b79d 	.word	0x0800b79d

0800a7d8 <__hi0bits>:
 800a7d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a7dc:	4603      	mov	r3, r0
 800a7de:	bf36      	itet	cc
 800a7e0:	0403      	lslcc	r3, r0, #16
 800a7e2:	2000      	movcs	r0, #0
 800a7e4:	2010      	movcc	r0, #16
 800a7e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7ea:	bf3c      	itt	cc
 800a7ec:	021b      	lslcc	r3, r3, #8
 800a7ee:	3008      	addcc	r0, #8
 800a7f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7f4:	bf3c      	itt	cc
 800a7f6:	011b      	lslcc	r3, r3, #4
 800a7f8:	3004      	addcc	r0, #4
 800a7fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7fe:	bf3c      	itt	cc
 800a800:	009b      	lslcc	r3, r3, #2
 800a802:	3002      	addcc	r0, #2
 800a804:	2b00      	cmp	r3, #0
 800a806:	db05      	blt.n	800a814 <__hi0bits+0x3c>
 800a808:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a80c:	f100 0001 	add.w	r0, r0, #1
 800a810:	bf08      	it	eq
 800a812:	2020      	moveq	r0, #32
 800a814:	4770      	bx	lr

0800a816 <__lo0bits>:
 800a816:	6803      	ldr	r3, [r0, #0]
 800a818:	4602      	mov	r2, r0
 800a81a:	f013 0007 	ands.w	r0, r3, #7
 800a81e:	d00b      	beq.n	800a838 <__lo0bits+0x22>
 800a820:	07d9      	lsls	r1, r3, #31
 800a822:	d421      	bmi.n	800a868 <__lo0bits+0x52>
 800a824:	0798      	lsls	r0, r3, #30
 800a826:	bf49      	itett	mi
 800a828:	085b      	lsrmi	r3, r3, #1
 800a82a:	089b      	lsrpl	r3, r3, #2
 800a82c:	2001      	movmi	r0, #1
 800a82e:	6013      	strmi	r3, [r2, #0]
 800a830:	bf5c      	itt	pl
 800a832:	6013      	strpl	r3, [r2, #0]
 800a834:	2002      	movpl	r0, #2
 800a836:	4770      	bx	lr
 800a838:	b299      	uxth	r1, r3
 800a83a:	b909      	cbnz	r1, 800a840 <__lo0bits+0x2a>
 800a83c:	0c1b      	lsrs	r3, r3, #16
 800a83e:	2010      	movs	r0, #16
 800a840:	b2d9      	uxtb	r1, r3
 800a842:	b909      	cbnz	r1, 800a848 <__lo0bits+0x32>
 800a844:	3008      	adds	r0, #8
 800a846:	0a1b      	lsrs	r3, r3, #8
 800a848:	0719      	lsls	r1, r3, #28
 800a84a:	bf04      	itt	eq
 800a84c:	091b      	lsreq	r3, r3, #4
 800a84e:	3004      	addeq	r0, #4
 800a850:	0799      	lsls	r1, r3, #30
 800a852:	bf04      	itt	eq
 800a854:	089b      	lsreq	r3, r3, #2
 800a856:	3002      	addeq	r0, #2
 800a858:	07d9      	lsls	r1, r3, #31
 800a85a:	d403      	bmi.n	800a864 <__lo0bits+0x4e>
 800a85c:	085b      	lsrs	r3, r3, #1
 800a85e:	f100 0001 	add.w	r0, r0, #1
 800a862:	d003      	beq.n	800a86c <__lo0bits+0x56>
 800a864:	6013      	str	r3, [r2, #0]
 800a866:	4770      	bx	lr
 800a868:	2000      	movs	r0, #0
 800a86a:	4770      	bx	lr
 800a86c:	2020      	movs	r0, #32
 800a86e:	4770      	bx	lr

0800a870 <__i2b>:
 800a870:	b510      	push	{r4, lr}
 800a872:	460c      	mov	r4, r1
 800a874:	2101      	movs	r1, #1
 800a876:	f7ff ff07 	bl	800a688 <_Balloc>
 800a87a:	4602      	mov	r2, r0
 800a87c:	b928      	cbnz	r0, 800a88a <__i2b+0x1a>
 800a87e:	4b05      	ldr	r3, [pc, #20]	@ (800a894 <__i2b+0x24>)
 800a880:	4805      	ldr	r0, [pc, #20]	@ (800a898 <__i2b+0x28>)
 800a882:	f240 1145 	movw	r1, #325	@ 0x145
 800a886:	f7fe ff87 	bl	8009798 <__assert_func>
 800a88a:	2301      	movs	r3, #1
 800a88c:	6144      	str	r4, [r0, #20]
 800a88e:	6103      	str	r3, [r0, #16]
 800a890:	bd10      	pop	{r4, pc}
 800a892:	bf00      	nop
 800a894:	0800b78c 	.word	0x0800b78c
 800a898:	0800b79d 	.word	0x0800b79d

0800a89c <__multiply>:
 800a89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a0:	4617      	mov	r7, r2
 800a8a2:	690a      	ldr	r2, [r1, #16]
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	bfa8      	it	ge
 800a8aa:	463b      	movge	r3, r7
 800a8ac:	4689      	mov	r9, r1
 800a8ae:	bfa4      	itt	ge
 800a8b0:	460f      	movge	r7, r1
 800a8b2:	4699      	movge	r9, r3
 800a8b4:	693d      	ldr	r5, [r7, #16]
 800a8b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	6879      	ldr	r1, [r7, #4]
 800a8be:	eb05 060a 	add.w	r6, r5, sl
 800a8c2:	42b3      	cmp	r3, r6
 800a8c4:	b085      	sub	sp, #20
 800a8c6:	bfb8      	it	lt
 800a8c8:	3101      	addlt	r1, #1
 800a8ca:	f7ff fedd 	bl	800a688 <_Balloc>
 800a8ce:	b930      	cbnz	r0, 800a8de <__multiply+0x42>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	4b41      	ldr	r3, [pc, #260]	@ (800a9d8 <__multiply+0x13c>)
 800a8d4:	4841      	ldr	r0, [pc, #260]	@ (800a9dc <__multiply+0x140>)
 800a8d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a8da:	f7fe ff5d 	bl	8009798 <__assert_func>
 800a8de:	f100 0414 	add.w	r4, r0, #20
 800a8e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a8e6:	4623      	mov	r3, r4
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	4573      	cmp	r3, lr
 800a8ec:	d320      	bcc.n	800a930 <__multiply+0x94>
 800a8ee:	f107 0814 	add.w	r8, r7, #20
 800a8f2:	f109 0114 	add.w	r1, r9, #20
 800a8f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a8fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a8fe:	9302      	str	r3, [sp, #8]
 800a900:	1beb      	subs	r3, r5, r7
 800a902:	3b15      	subs	r3, #21
 800a904:	f023 0303 	bic.w	r3, r3, #3
 800a908:	3304      	adds	r3, #4
 800a90a:	3715      	adds	r7, #21
 800a90c:	42bd      	cmp	r5, r7
 800a90e:	bf38      	it	cc
 800a910:	2304      	movcc	r3, #4
 800a912:	9301      	str	r3, [sp, #4]
 800a914:	9b02      	ldr	r3, [sp, #8]
 800a916:	9103      	str	r1, [sp, #12]
 800a918:	428b      	cmp	r3, r1
 800a91a:	d80c      	bhi.n	800a936 <__multiply+0x9a>
 800a91c:	2e00      	cmp	r6, #0
 800a91e:	dd03      	ble.n	800a928 <__multiply+0x8c>
 800a920:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a924:	2b00      	cmp	r3, #0
 800a926:	d055      	beq.n	800a9d4 <__multiply+0x138>
 800a928:	6106      	str	r6, [r0, #16]
 800a92a:	b005      	add	sp, #20
 800a92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a930:	f843 2b04 	str.w	r2, [r3], #4
 800a934:	e7d9      	b.n	800a8ea <__multiply+0x4e>
 800a936:	f8b1 a000 	ldrh.w	sl, [r1]
 800a93a:	f1ba 0f00 	cmp.w	sl, #0
 800a93e:	d01f      	beq.n	800a980 <__multiply+0xe4>
 800a940:	46c4      	mov	ip, r8
 800a942:	46a1      	mov	r9, r4
 800a944:	2700      	movs	r7, #0
 800a946:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a94a:	f8d9 3000 	ldr.w	r3, [r9]
 800a94e:	fa1f fb82 	uxth.w	fp, r2
 800a952:	b29b      	uxth	r3, r3
 800a954:	fb0a 330b 	mla	r3, sl, fp, r3
 800a958:	443b      	add	r3, r7
 800a95a:	f8d9 7000 	ldr.w	r7, [r9]
 800a95e:	0c12      	lsrs	r2, r2, #16
 800a960:	0c3f      	lsrs	r7, r7, #16
 800a962:	fb0a 7202 	mla	r2, sl, r2, r7
 800a966:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a970:	4565      	cmp	r5, ip
 800a972:	f849 3b04 	str.w	r3, [r9], #4
 800a976:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a97a:	d8e4      	bhi.n	800a946 <__multiply+0xaa>
 800a97c:	9b01      	ldr	r3, [sp, #4]
 800a97e:	50e7      	str	r7, [r4, r3]
 800a980:	9b03      	ldr	r3, [sp, #12]
 800a982:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a986:	3104      	adds	r1, #4
 800a988:	f1b9 0f00 	cmp.w	r9, #0
 800a98c:	d020      	beq.n	800a9d0 <__multiply+0x134>
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	4647      	mov	r7, r8
 800a992:	46a4      	mov	ip, r4
 800a994:	f04f 0a00 	mov.w	sl, #0
 800a998:	f8b7 b000 	ldrh.w	fp, [r7]
 800a99c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a9a0:	fb09 220b 	mla	r2, r9, fp, r2
 800a9a4:	4452      	add	r2, sl
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9ac:	f84c 3b04 	str.w	r3, [ip], #4
 800a9b0:	f857 3b04 	ldr.w	r3, [r7], #4
 800a9b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9b8:	f8bc 3000 	ldrh.w	r3, [ip]
 800a9bc:	fb09 330a 	mla	r3, r9, sl, r3
 800a9c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a9c4:	42bd      	cmp	r5, r7
 800a9c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9ca:	d8e5      	bhi.n	800a998 <__multiply+0xfc>
 800a9cc:	9a01      	ldr	r2, [sp, #4]
 800a9ce:	50a3      	str	r3, [r4, r2]
 800a9d0:	3404      	adds	r4, #4
 800a9d2:	e79f      	b.n	800a914 <__multiply+0x78>
 800a9d4:	3e01      	subs	r6, #1
 800a9d6:	e7a1      	b.n	800a91c <__multiply+0x80>
 800a9d8:	0800b78c 	.word	0x0800b78c
 800a9dc:	0800b79d 	.word	0x0800b79d

0800a9e0 <__pow5mult>:
 800a9e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9e4:	4615      	mov	r5, r2
 800a9e6:	f012 0203 	ands.w	r2, r2, #3
 800a9ea:	4607      	mov	r7, r0
 800a9ec:	460e      	mov	r6, r1
 800a9ee:	d007      	beq.n	800aa00 <__pow5mult+0x20>
 800a9f0:	4c25      	ldr	r4, [pc, #148]	@ (800aa88 <__pow5mult+0xa8>)
 800a9f2:	3a01      	subs	r2, #1
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9fa:	f7ff fea7 	bl	800a74c <__multadd>
 800a9fe:	4606      	mov	r6, r0
 800aa00:	10ad      	asrs	r5, r5, #2
 800aa02:	d03d      	beq.n	800aa80 <__pow5mult+0xa0>
 800aa04:	69fc      	ldr	r4, [r7, #28]
 800aa06:	b97c      	cbnz	r4, 800aa28 <__pow5mult+0x48>
 800aa08:	2010      	movs	r0, #16
 800aa0a:	f7ff fd87 	bl	800a51c <malloc>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	61f8      	str	r0, [r7, #28]
 800aa12:	b928      	cbnz	r0, 800aa20 <__pow5mult+0x40>
 800aa14:	4b1d      	ldr	r3, [pc, #116]	@ (800aa8c <__pow5mult+0xac>)
 800aa16:	481e      	ldr	r0, [pc, #120]	@ (800aa90 <__pow5mult+0xb0>)
 800aa18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa1c:	f7fe febc 	bl	8009798 <__assert_func>
 800aa20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa24:	6004      	str	r4, [r0, #0]
 800aa26:	60c4      	str	r4, [r0, #12]
 800aa28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aa2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa30:	b94c      	cbnz	r4, 800aa46 <__pow5mult+0x66>
 800aa32:	f240 2171 	movw	r1, #625	@ 0x271
 800aa36:	4638      	mov	r0, r7
 800aa38:	f7ff ff1a 	bl	800a870 <__i2b>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa42:	4604      	mov	r4, r0
 800aa44:	6003      	str	r3, [r0, #0]
 800aa46:	f04f 0900 	mov.w	r9, #0
 800aa4a:	07eb      	lsls	r3, r5, #31
 800aa4c:	d50a      	bpl.n	800aa64 <__pow5mult+0x84>
 800aa4e:	4631      	mov	r1, r6
 800aa50:	4622      	mov	r2, r4
 800aa52:	4638      	mov	r0, r7
 800aa54:	f7ff ff22 	bl	800a89c <__multiply>
 800aa58:	4631      	mov	r1, r6
 800aa5a:	4680      	mov	r8, r0
 800aa5c:	4638      	mov	r0, r7
 800aa5e:	f7ff fe53 	bl	800a708 <_Bfree>
 800aa62:	4646      	mov	r6, r8
 800aa64:	106d      	asrs	r5, r5, #1
 800aa66:	d00b      	beq.n	800aa80 <__pow5mult+0xa0>
 800aa68:	6820      	ldr	r0, [r4, #0]
 800aa6a:	b938      	cbnz	r0, 800aa7c <__pow5mult+0x9c>
 800aa6c:	4622      	mov	r2, r4
 800aa6e:	4621      	mov	r1, r4
 800aa70:	4638      	mov	r0, r7
 800aa72:	f7ff ff13 	bl	800a89c <__multiply>
 800aa76:	6020      	str	r0, [r4, #0]
 800aa78:	f8c0 9000 	str.w	r9, [r0]
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	e7e4      	b.n	800aa4a <__pow5mult+0x6a>
 800aa80:	4630      	mov	r0, r6
 800aa82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa86:	bf00      	nop
 800aa88:	0800b814 	.word	0x0800b814
 800aa8c:	0800b648 	.word	0x0800b648
 800aa90:	0800b79d 	.word	0x0800b79d

0800aa94 <__lshift>:
 800aa94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa98:	460c      	mov	r4, r1
 800aa9a:	6849      	ldr	r1, [r1, #4]
 800aa9c:	6923      	ldr	r3, [r4, #16]
 800aa9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aaa2:	68a3      	ldr	r3, [r4, #8]
 800aaa4:	4607      	mov	r7, r0
 800aaa6:	4691      	mov	r9, r2
 800aaa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aaac:	f108 0601 	add.w	r6, r8, #1
 800aab0:	42b3      	cmp	r3, r6
 800aab2:	db0b      	blt.n	800aacc <__lshift+0x38>
 800aab4:	4638      	mov	r0, r7
 800aab6:	f7ff fde7 	bl	800a688 <_Balloc>
 800aaba:	4605      	mov	r5, r0
 800aabc:	b948      	cbnz	r0, 800aad2 <__lshift+0x3e>
 800aabe:	4602      	mov	r2, r0
 800aac0:	4b28      	ldr	r3, [pc, #160]	@ (800ab64 <__lshift+0xd0>)
 800aac2:	4829      	ldr	r0, [pc, #164]	@ (800ab68 <__lshift+0xd4>)
 800aac4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aac8:	f7fe fe66 	bl	8009798 <__assert_func>
 800aacc:	3101      	adds	r1, #1
 800aace:	005b      	lsls	r3, r3, #1
 800aad0:	e7ee      	b.n	800aab0 <__lshift+0x1c>
 800aad2:	2300      	movs	r3, #0
 800aad4:	f100 0114 	add.w	r1, r0, #20
 800aad8:	f100 0210 	add.w	r2, r0, #16
 800aadc:	4618      	mov	r0, r3
 800aade:	4553      	cmp	r3, sl
 800aae0:	db33      	blt.n	800ab4a <__lshift+0xb6>
 800aae2:	6920      	ldr	r0, [r4, #16]
 800aae4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aae8:	f104 0314 	add.w	r3, r4, #20
 800aaec:	f019 091f 	ands.w	r9, r9, #31
 800aaf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aaf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aaf8:	d02b      	beq.n	800ab52 <__lshift+0xbe>
 800aafa:	f1c9 0e20 	rsb	lr, r9, #32
 800aafe:	468a      	mov	sl, r1
 800ab00:	2200      	movs	r2, #0
 800ab02:	6818      	ldr	r0, [r3, #0]
 800ab04:	fa00 f009 	lsl.w	r0, r0, r9
 800ab08:	4310      	orrs	r0, r2
 800ab0a:	f84a 0b04 	str.w	r0, [sl], #4
 800ab0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab12:	459c      	cmp	ip, r3
 800ab14:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab18:	d8f3      	bhi.n	800ab02 <__lshift+0x6e>
 800ab1a:	ebac 0304 	sub.w	r3, ip, r4
 800ab1e:	3b15      	subs	r3, #21
 800ab20:	f023 0303 	bic.w	r3, r3, #3
 800ab24:	3304      	adds	r3, #4
 800ab26:	f104 0015 	add.w	r0, r4, #21
 800ab2a:	4560      	cmp	r0, ip
 800ab2c:	bf88      	it	hi
 800ab2e:	2304      	movhi	r3, #4
 800ab30:	50ca      	str	r2, [r1, r3]
 800ab32:	b10a      	cbz	r2, 800ab38 <__lshift+0xa4>
 800ab34:	f108 0602 	add.w	r6, r8, #2
 800ab38:	3e01      	subs	r6, #1
 800ab3a:	4638      	mov	r0, r7
 800ab3c:	612e      	str	r6, [r5, #16]
 800ab3e:	4621      	mov	r1, r4
 800ab40:	f7ff fde2 	bl	800a708 <_Bfree>
 800ab44:	4628      	mov	r0, r5
 800ab46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab4a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab4e:	3301      	adds	r3, #1
 800ab50:	e7c5      	b.n	800aade <__lshift+0x4a>
 800ab52:	3904      	subs	r1, #4
 800ab54:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab58:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab5c:	459c      	cmp	ip, r3
 800ab5e:	d8f9      	bhi.n	800ab54 <__lshift+0xc0>
 800ab60:	e7ea      	b.n	800ab38 <__lshift+0xa4>
 800ab62:	bf00      	nop
 800ab64:	0800b78c 	.word	0x0800b78c
 800ab68:	0800b79d 	.word	0x0800b79d

0800ab6c <__mcmp>:
 800ab6c:	690a      	ldr	r2, [r1, #16]
 800ab6e:	4603      	mov	r3, r0
 800ab70:	6900      	ldr	r0, [r0, #16]
 800ab72:	1a80      	subs	r0, r0, r2
 800ab74:	b530      	push	{r4, r5, lr}
 800ab76:	d10e      	bne.n	800ab96 <__mcmp+0x2a>
 800ab78:	3314      	adds	r3, #20
 800ab7a:	3114      	adds	r1, #20
 800ab7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab8c:	4295      	cmp	r5, r2
 800ab8e:	d003      	beq.n	800ab98 <__mcmp+0x2c>
 800ab90:	d205      	bcs.n	800ab9e <__mcmp+0x32>
 800ab92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab96:	bd30      	pop	{r4, r5, pc}
 800ab98:	42a3      	cmp	r3, r4
 800ab9a:	d3f3      	bcc.n	800ab84 <__mcmp+0x18>
 800ab9c:	e7fb      	b.n	800ab96 <__mcmp+0x2a>
 800ab9e:	2001      	movs	r0, #1
 800aba0:	e7f9      	b.n	800ab96 <__mcmp+0x2a>
	...

0800aba4 <__mdiff>:
 800aba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba8:	4689      	mov	r9, r1
 800abaa:	4606      	mov	r6, r0
 800abac:	4611      	mov	r1, r2
 800abae:	4648      	mov	r0, r9
 800abb0:	4614      	mov	r4, r2
 800abb2:	f7ff ffdb 	bl	800ab6c <__mcmp>
 800abb6:	1e05      	subs	r5, r0, #0
 800abb8:	d112      	bne.n	800abe0 <__mdiff+0x3c>
 800abba:	4629      	mov	r1, r5
 800abbc:	4630      	mov	r0, r6
 800abbe:	f7ff fd63 	bl	800a688 <_Balloc>
 800abc2:	4602      	mov	r2, r0
 800abc4:	b928      	cbnz	r0, 800abd2 <__mdiff+0x2e>
 800abc6:	4b3f      	ldr	r3, [pc, #252]	@ (800acc4 <__mdiff+0x120>)
 800abc8:	f240 2137 	movw	r1, #567	@ 0x237
 800abcc:	483e      	ldr	r0, [pc, #248]	@ (800acc8 <__mdiff+0x124>)
 800abce:	f7fe fde3 	bl	8009798 <__assert_func>
 800abd2:	2301      	movs	r3, #1
 800abd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800abd8:	4610      	mov	r0, r2
 800abda:	b003      	add	sp, #12
 800abdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe0:	bfbc      	itt	lt
 800abe2:	464b      	movlt	r3, r9
 800abe4:	46a1      	movlt	r9, r4
 800abe6:	4630      	mov	r0, r6
 800abe8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800abec:	bfba      	itte	lt
 800abee:	461c      	movlt	r4, r3
 800abf0:	2501      	movlt	r5, #1
 800abf2:	2500      	movge	r5, #0
 800abf4:	f7ff fd48 	bl	800a688 <_Balloc>
 800abf8:	4602      	mov	r2, r0
 800abfa:	b918      	cbnz	r0, 800ac04 <__mdiff+0x60>
 800abfc:	4b31      	ldr	r3, [pc, #196]	@ (800acc4 <__mdiff+0x120>)
 800abfe:	f240 2145 	movw	r1, #581	@ 0x245
 800ac02:	e7e3      	b.n	800abcc <__mdiff+0x28>
 800ac04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac08:	6926      	ldr	r6, [r4, #16]
 800ac0a:	60c5      	str	r5, [r0, #12]
 800ac0c:	f109 0310 	add.w	r3, r9, #16
 800ac10:	f109 0514 	add.w	r5, r9, #20
 800ac14:	f104 0e14 	add.w	lr, r4, #20
 800ac18:	f100 0b14 	add.w	fp, r0, #20
 800ac1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac24:	9301      	str	r3, [sp, #4]
 800ac26:	46d9      	mov	r9, fp
 800ac28:	f04f 0c00 	mov.w	ip, #0
 800ac2c:	9b01      	ldr	r3, [sp, #4]
 800ac2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ac32:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	fa1f f38a 	uxth.w	r3, sl
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	b283      	uxth	r3, r0
 800ac40:	1acb      	subs	r3, r1, r3
 800ac42:	0c00      	lsrs	r0, r0, #16
 800ac44:	4463      	add	r3, ip
 800ac46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ac4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac54:	4576      	cmp	r6, lr
 800ac56:	f849 3b04 	str.w	r3, [r9], #4
 800ac5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac5e:	d8e5      	bhi.n	800ac2c <__mdiff+0x88>
 800ac60:	1b33      	subs	r3, r6, r4
 800ac62:	3b15      	subs	r3, #21
 800ac64:	f023 0303 	bic.w	r3, r3, #3
 800ac68:	3415      	adds	r4, #21
 800ac6a:	3304      	adds	r3, #4
 800ac6c:	42a6      	cmp	r6, r4
 800ac6e:	bf38      	it	cc
 800ac70:	2304      	movcc	r3, #4
 800ac72:	441d      	add	r5, r3
 800ac74:	445b      	add	r3, fp
 800ac76:	461e      	mov	r6, r3
 800ac78:	462c      	mov	r4, r5
 800ac7a:	4544      	cmp	r4, r8
 800ac7c:	d30e      	bcc.n	800ac9c <__mdiff+0xf8>
 800ac7e:	f108 0103 	add.w	r1, r8, #3
 800ac82:	1b49      	subs	r1, r1, r5
 800ac84:	f021 0103 	bic.w	r1, r1, #3
 800ac88:	3d03      	subs	r5, #3
 800ac8a:	45a8      	cmp	r8, r5
 800ac8c:	bf38      	it	cc
 800ac8e:	2100      	movcc	r1, #0
 800ac90:	440b      	add	r3, r1
 800ac92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac96:	b191      	cbz	r1, 800acbe <__mdiff+0x11a>
 800ac98:	6117      	str	r7, [r2, #16]
 800ac9a:	e79d      	b.n	800abd8 <__mdiff+0x34>
 800ac9c:	f854 1b04 	ldr.w	r1, [r4], #4
 800aca0:	46e6      	mov	lr, ip
 800aca2:	0c08      	lsrs	r0, r1, #16
 800aca4:	fa1c fc81 	uxtah	ip, ip, r1
 800aca8:	4471      	add	r1, lr
 800acaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800acae:	b289      	uxth	r1, r1
 800acb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800acb4:	f846 1b04 	str.w	r1, [r6], #4
 800acb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acbc:	e7dd      	b.n	800ac7a <__mdiff+0xd6>
 800acbe:	3f01      	subs	r7, #1
 800acc0:	e7e7      	b.n	800ac92 <__mdiff+0xee>
 800acc2:	bf00      	nop
 800acc4:	0800b78c 	.word	0x0800b78c
 800acc8:	0800b79d 	.word	0x0800b79d

0800accc <__d2b>:
 800accc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800acd0:	460f      	mov	r7, r1
 800acd2:	2101      	movs	r1, #1
 800acd4:	ec59 8b10 	vmov	r8, r9, d0
 800acd8:	4616      	mov	r6, r2
 800acda:	f7ff fcd5 	bl	800a688 <_Balloc>
 800acde:	4604      	mov	r4, r0
 800ace0:	b930      	cbnz	r0, 800acf0 <__d2b+0x24>
 800ace2:	4602      	mov	r2, r0
 800ace4:	4b23      	ldr	r3, [pc, #140]	@ (800ad74 <__d2b+0xa8>)
 800ace6:	4824      	ldr	r0, [pc, #144]	@ (800ad78 <__d2b+0xac>)
 800ace8:	f240 310f 	movw	r1, #783	@ 0x30f
 800acec:	f7fe fd54 	bl	8009798 <__assert_func>
 800acf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800acf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acf8:	b10d      	cbz	r5, 800acfe <__d2b+0x32>
 800acfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acfe:	9301      	str	r3, [sp, #4]
 800ad00:	f1b8 0300 	subs.w	r3, r8, #0
 800ad04:	d023      	beq.n	800ad4e <__d2b+0x82>
 800ad06:	4668      	mov	r0, sp
 800ad08:	9300      	str	r3, [sp, #0]
 800ad0a:	f7ff fd84 	bl	800a816 <__lo0bits>
 800ad0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad12:	b1d0      	cbz	r0, 800ad4a <__d2b+0x7e>
 800ad14:	f1c0 0320 	rsb	r3, r0, #32
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	40c2      	lsrs	r2, r0
 800ad20:	6163      	str	r3, [r4, #20]
 800ad22:	9201      	str	r2, [sp, #4]
 800ad24:	9b01      	ldr	r3, [sp, #4]
 800ad26:	61a3      	str	r3, [r4, #24]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	bf0c      	ite	eq
 800ad2c:	2201      	moveq	r2, #1
 800ad2e:	2202      	movne	r2, #2
 800ad30:	6122      	str	r2, [r4, #16]
 800ad32:	b1a5      	cbz	r5, 800ad5e <__d2b+0x92>
 800ad34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ad38:	4405      	add	r5, r0
 800ad3a:	603d      	str	r5, [r7, #0]
 800ad3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad40:	6030      	str	r0, [r6, #0]
 800ad42:	4620      	mov	r0, r4
 800ad44:	b003      	add	sp, #12
 800ad46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad4a:	6161      	str	r1, [r4, #20]
 800ad4c:	e7ea      	b.n	800ad24 <__d2b+0x58>
 800ad4e:	a801      	add	r0, sp, #4
 800ad50:	f7ff fd61 	bl	800a816 <__lo0bits>
 800ad54:	9b01      	ldr	r3, [sp, #4]
 800ad56:	6163      	str	r3, [r4, #20]
 800ad58:	3020      	adds	r0, #32
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	e7e8      	b.n	800ad30 <__d2b+0x64>
 800ad5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad66:	6038      	str	r0, [r7, #0]
 800ad68:	6918      	ldr	r0, [r3, #16]
 800ad6a:	f7ff fd35 	bl	800a7d8 <__hi0bits>
 800ad6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad72:	e7e5      	b.n	800ad40 <__d2b+0x74>
 800ad74:	0800b78c 	.word	0x0800b78c
 800ad78:	0800b79d 	.word	0x0800b79d

0800ad7c <__sfputc_r>:
 800ad7c:	6893      	ldr	r3, [r2, #8]
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	b410      	push	{r4}
 800ad84:	6093      	str	r3, [r2, #8]
 800ad86:	da08      	bge.n	800ad9a <__sfputc_r+0x1e>
 800ad88:	6994      	ldr	r4, [r2, #24]
 800ad8a:	42a3      	cmp	r3, r4
 800ad8c:	db01      	blt.n	800ad92 <__sfputc_r+0x16>
 800ad8e:	290a      	cmp	r1, #10
 800ad90:	d103      	bne.n	800ad9a <__sfputc_r+0x1e>
 800ad92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad96:	f000 b9f1 	b.w	800b17c <__swbuf_r>
 800ad9a:	6813      	ldr	r3, [r2, #0]
 800ad9c:	1c58      	adds	r0, r3, #1
 800ad9e:	6010      	str	r0, [r2, #0]
 800ada0:	7019      	strb	r1, [r3, #0]
 800ada2:	4608      	mov	r0, r1
 800ada4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ada8:	4770      	bx	lr

0800adaa <__sfputs_r>:
 800adaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adac:	4606      	mov	r6, r0
 800adae:	460f      	mov	r7, r1
 800adb0:	4614      	mov	r4, r2
 800adb2:	18d5      	adds	r5, r2, r3
 800adb4:	42ac      	cmp	r4, r5
 800adb6:	d101      	bne.n	800adbc <__sfputs_r+0x12>
 800adb8:	2000      	movs	r0, #0
 800adba:	e007      	b.n	800adcc <__sfputs_r+0x22>
 800adbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adc0:	463a      	mov	r2, r7
 800adc2:	4630      	mov	r0, r6
 800adc4:	f7ff ffda 	bl	800ad7c <__sfputc_r>
 800adc8:	1c43      	adds	r3, r0, #1
 800adca:	d1f3      	bne.n	800adb4 <__sfputs_r+0xa>
 800adcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800add0 <_vfiprintf_r>:
 800add0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add4:	460d      	mov	r5, r1
 800add6:	b09d      	sub	sp, #116	@ 0x74
 800add8:	4614      	mov	r4, r2
 800adda:	4698      	mov	r8, r3
 800addc:	4606      	mov	r6, r0
 800adde:	b118      	cbz	r0, 800ade8 <_vfiprintf_r+0x18>
 800ade0:	6a03      	ldr	r3, [r0, #32]
 800ade2:	b90b      	cbnz	r3, 800ade8 <_vfiprintf_r+0x18>
 800ade4:	f7fe fb60 	bl	80094a8 <__sinit>
 800ade8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adea:	07d9      	lsls	r1, r3, #31
 800adec:	d405      	bmi.n	800adfa <_vfiprintf_r+0x2a>
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	059a      	lsls	r2, r3, #22
 800adf2:	d402      	bmi.n	800adfa <_vfiprintf_r+0x2a>
 800adf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adf6:	f7fe fcbe 	bl	8009776 <__retarget_lock_acquire_recursive>
 800adfa:	89ab      	ldrh	r3, [r5, #12]
 800adfc:	071b      	lsls	r3, r3, #28
 800adfe:	d501      	bpl.n	800ae04 <_vfiprintf_r+0x34>
 800ae00:	692b      	ldr	r3, [r5, #16]
 800ae02:	b99b      	cbnz	r3, 800ae2c <_vfiprintf_r+0x5c>
 800ae04:	4629      	mov	r1, r5
 800ae06:	4630      	mov	r0, r6
 800ae08:	f000 f9f6 	bl	800b1f8 <__swsetup_r>
 800ae0c:	b170      	cbz	r0, 800ae2c <_vfiprintf_r+0x5c>
 800ae0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae10:	07dc      	lsls	r4, r3, #31
 800ae12:	d504      	bpl.n	800ae1e <_vfiprintf_r+0x4e>
 800ae14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ae18:	b01d      	add	sp, #116	@ 0x74
 800ae1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae1e:	89ab      	ldrh	r3, [r5, #12]
 800ae20:	0598      	lsls	r0, r3, #22
 800ae22:	d4f7      	bmi.n	800ae14 <_vfiprintf_r+0x44>
 800ae24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae26:	f7fe fca7 	bl	8009778 <__retarget_lock_release_recursive>
 800ae2a:	e7f3      	b.n	800ae14 <_vfiprintf_r+0x44>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae30:	2320      	movs	r3, #32
 800ae32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae36:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae3a:	2330      	movs	r3, #48	@ 0x30
 800ae3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800afec <_vfiprintf_r+0x21c>
 800ae40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae44:	f04f 0901 	mov.w	r9, #1
 800ae48:	4623      	mov	r3, r4
 800ae4a:	469a      	mov	sl, r3
 800ae4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae50:	b10a      	cbz	r2, 800ae56 <_vfiprintf_r+0x86>
 800ae52:	2a25      	cmp	r2, #37	@ 0x25
 800ae54:	d1f9      	bne.n	800ae4a <_vfiprintf_r+0x7a>
 800ae56:	ebba 0b04 	subs.w	fp, sl, r4
 800ae5a:	d00b      	beq.n	800ae74 <_vfiprintf_r+0xa4>
 800ae5c:	465b      	mov	r3, fp
 800ae5e:	4622      	mov	r2, r4
 800ae60:	4629      	mov	r1, r5
 800ae62:	4630      	mov	r0, r6
 800ae64:	f7ff ffa1 	bl	800adaa <__sfputs_r>
 800ae68:	3001      	adds	r0, #1
 800ae6a:	f000 80a7 	beq.w	800afbc <_vfiprintf_r+0x1ec>
 800ae6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae70:	445a      	add	r2, fp
 800ae72:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae74:	f89a 3000 	ldrb.w	r3, [sl]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f000 809f 	beq.w	800afbc <_vfiprintf_r+0x1ec>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae88:	f10a 0a01 	add.w	sl, sl, #1
 800ae8c:	9304      	str	r3, [sp, #16]
 800ae8e:	9307      	str	r3, [sp, #28]
 800ae90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae94:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae96:	4654      	mov	r4, sl
 800ae98:	2205      	movs	r2, #5
 800ae9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae9e:	4853      	ldr	r0, [pc, #332]	@ (800afec <_vfiprintf_r+0x21c>)
 800aea0:	f7f5 f9b6 	bl	8000210 <memchr>
 800aea4:	9a04      	ldr	r2, [sp, #16]
 800aea6:	b9d8      	cbnz	r0, 800aee0 <_vfiprintf_r+0x110>
 800aea8:	06d1      	lsls	r1, r2, #27
 800aeaa:	bf44      	itt	mi
 800aeac:	2320      	movmi	r3, #32
 800aeae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeb2:	0713      	lsls	r3, r2, #28
 800aeb4:	bf44      	itt	mi
 800aeb6:	232b      	movmi	r3, #43	@ 0x2b
 800aeb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aebc:	f89a 3000 	ldrb.w	r3, [sl]
 800aec0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aec2:	d015      	beq.n	800aef0 <_vfiprintf_r+0x120>
 800aec4:	9a07      	ldr	r2, [sp, #28]
 800aec6:	4654      	mov	r4, sl
 800aec8:	2000      	movs	r0, #0
 800aeca:	f04f 0c0a 	mov.w	ip, #10
 800aece:	4621      	mov	r1, r4
 800aed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aed4:	3b30      	subs	r3, #48	@ 0x30
 800aed6:	2b09      	cmp	r3, #9
 800aed8:	d94b      	bls.n	800af72 <_vfiprintf_r+0x1a2>
 800aeda:	b1b0      	cbz	r0, 800af0a <_vfiprintf_r+0x13a>
 800aedc:	9207      	str	r2, [sp, #28]
 800aede:	e014      	b.n	800af0a <_vfiprintf_r+0x13a>
 800aee0:	eba0 0308 	sub.w	r3, r0, r8
 800aee4:	fa09 f303 	lsl.w	r3, r9, r3
 800aee8:	4313      	orrs	r3, r2
 800aeea:	9304      	str	r3, [sp, #16]
 800aeec:	46a2      	mov	sl, r4
 800aeee:	e7d2      	b.n	800ae96 <_vfiprintf_r+0xc6>
 800aef0:	9b03      	ldr	r3, [sp, #12]
 800aef2:	1d19      	adds	r1, r3, #4
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	9103      	str	r1, [sp, #12]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	bfbb      	ittet	lt
 800aefc:	425b      	neglt	r3, r3
 800aefe:	f042 0202 	orrlt.w	r2, r2, #2
 800af02:	9307      	strge	r3, [sp, #28]
 800af04:	9307      	strlt	r3, [sp, #28]
 800af06:	bfb8      	it	lt
 800af08:	9204      	strlt	r2, [sp, #16]
 800af0a:	7823      	ldrb	r3, [r4, #0]
 800af0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800af0e:	d10a      	bne.n	800af26 <_vfiprintf_r+0x156>
 800af10:	7863      	ldrb	r3, [r4, #1]
 800af12:	2b2a      	cmp	r3, #42	@ 0x2a
 800af14:	d132      	bne.n	800af7c <_vfiprintf_r+0x1ac>
 800af16:	9b03      	ldr	r3, [sp, #12]
 800af18:	1d1a      	adds	r2, r3, #4
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	9203      	str	r2, [sp, #12]
 800af1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af22:	3402      	adds	r4, #2
 800af24:	9305      	str	r3, [sp, #20]
 800af26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800affc <_vfiprintf_r+0x22c>
 800af2a:	7821      	ldrb	r1, [r4, #0]
 800af2c:	2203      	movs	r2, #3
 800af2e:	4650      	mov	r0, sl
 800af30:	f7f5 f96e 	bl	8000210 <memchr>
 800af34:	b138      	cbz	r0, 800af46 <_vfiprintf_r+0x176>
 800af36:	9b04      	ldr	r3, [sp, #16]
 800af38:	eba0 000a 	sub.w	r0, r0, sl
 800af3c:	2240      	movs	r2, #64	@ 0x40
 800af3e:	4082      	lsls	r2, r0
 800af40:	4313      	orrs	r3, r2
 800af42:	3401      	adds	r4, #1
 800af44:	9304      	str	r3, [sp, #16]
 800af46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af4a:	4829      	ldr	r0, [pc, #164]	@ (800aff0 <_vfiprintf_r+0x220>)
 800af4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af50:	2206      	movs	r2, #6
 800af52:	f7f5 f95d 	bl	8000210 <memchr>
 800af56:	2800      	cmp	r0, #0
 800af58:	d03f      	beq.n	800afda <_vfiprintf_r+0x20a>
 800af5a:	4b26      	ldr	r3, [pc, #152]	@ (800aff4 <_vfiprintf_r+0x224>)
 800af5c:	bb1b      	cbnz	r3, 800afa6 <_vfiprintf_r+0x1d6>
 800af5e:	9b03      	ldr	r3, [sp, #12]
 800af60:	3307      	adds	r3, #7
 800af62:	f023 0307 	bic.w	r3, r3, #7
 800af66:	3308      	adds	r3, #8
 800af68:	9303      	str	r3, [sp, #12]
 800af6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af6c:	443b      	add	r3, r7
 800af6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800af70:	e76a      	b.n	800ae48 <_vfiprintf_r+0x78>
 800af72:	fb0c 3202 	mla	r2, ip, r2, r3
 800af76:	460c      	mov	r4, r1
 800af78:	2001      	movs	r0, #1
 800af7a:	e7a8      	b.n	800aece <_vfiprintf_r+0xfe>
 800af7c:	2300      	movs	r3, #0
 800af7e:	3401      	adds	r4, #1
 800af80:	9305      	str	r3, [sp, #20]
 800af82:	4619      	mov	r1, r3
 800af84:	f04f 0c0a 	mov.w	ip, #10
 800af88:	4620      	mov	r0, r4
 800af8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af8e:	3a30      	subs	r2, #48	@ 0x30
 800af90:	2a09      	cmp	r2, #9
 800af92:	d903      	bls.n	800af9c <_vfiprintf_r+0x1cc>
 800af94:	2b00      	cmp	r3, #0
 800af96:	d0c6      	beq.n	800af26 <_vfiprintf_r+0x156>
 800af98:	9105      	str	r1, [sp, #20]
 800af9a:	e7c4      	b.n	800af26 <_vfiprintf_r+0x156>
 800af9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800afa0:	4604      	mov	r4, r0
 800afa2:	2301      	movs	r3, #1
 800afa4:	e7f0      	b.n	800af88 <_vfiprintf_r+0x1b8>
 800afa6:	ab03      	add	r3, sp, #12
 800afa8:	9300      	str	r3, [sp, #0]
 800afaa:	462a      	mov	r2, r5
 800afac:	4b12      	ldr	r3, [pc, #72]	@ (800aff8 <_vfiprintf_r+0x228>)
 800afae:	a904      	add	r1, sp, #16
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7fd fe37 	bl	8008c24 <_printf_float>
 800afb6:	4607      	mov	r7, r0
 800afb8:	1c78      	adds	r0, r7, #1
 800afba:	d1d6      	bne.n	800af6a <_vfiprintf_r+0x19a>
 800afbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afbe:	07d9      	lsls	r1, r3, #31
 800afc0:	d405      	bmi.n	800afce <_vfiprintf_r+0x1fe>
 800afc2:	89ab      	ldrh	r3, [r5, #12]
 800afc4:	059a      	lsls	r2, r3, #22
 800afc6:	d402      	bmi.n	800afce <_vfiprintf_r+0x1fe>
 800afc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afca:	f7fe fbd5 	bl	8009778 <__retarget_lock_release_recursive>
 800afce:	89ab      	ldrh	r3, [r5, #12]
 800afd0:	065b      	lsls	r3, r3, #25
 800afd2:	f53f af1f 	bmi.w	800ae14 <_vfiprintf_r+0x44>
 800afd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afd8:	e71e      	b.n	800ae18 <_vfiprintf_r+0x48>
 800afda:	ab03      	add	r3, sp, #12
 800afdc:	9300      	str	r3, [sp, #0]
 800afde:	462a      	mov	r2, r5
 800afe0:	4b05      	ldr	r3, [pc, #20]	@ (800aff8 <_vfiprintf_r+0x228>)
 800afe2:	a904      	add	r1, sp, #16
 800afe4:	4630      	mov	r0, r6
 800afe6:	f7fe f8b5 	bl	8009154 <_printf_i>
 800afea:	e7e4      	b.n	800afb6 <_vfiprintf_r+0x1e6>
 800afec:	0800b7f6 	.word	0x0800b7f6
 800aff0:	0800b800 	.word	0x0800b800
 800aff4:	08008c25 	.word	0x08008c25
 800aff8:	0800adab 	.word	0x0800adab
 800affc:	0800b7fc 	.word	0x0800b7fc

0800b000 <__sflush_r>:
 800b000:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b008:	0716      	lsls	r6, r2, #28
 800b00a:	4605      	mov	r5, r0
 800b00c:	460c      	mov	r4, r1
 800b00e:	d454      	bmi.n	800b0ba <__sflush_r+0xba>
 800b010:	684b      	ldr	r3, [r1, #4]
 800b012:	2b00      	cmp	r3, #0
 800b014:	dc02      	bgt.n	800b01c <__sflush_r+0x1c>
 800b016:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b018:	2b00      	cmp	r3, #0
 800b01a:	dd48      	ble.n	800b0ae <__sflush_r+0xae>
 800b01c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b01e:	2e00      	cmp	r6, #0
 800b020:	d045      	beq.n	800b0ae <__sflush_r+0xae>
 800b022:	2300      	movs	r3, #0
 800b024:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b028:	682f      	ldr	r7, [r5, #0]
 800b02a:	6a21      	ldr	r1, [r4, #32]
 800b02c:	602b      	str	r3, [r5, #0]
 800b02e:	d030      	beq.n	800b092 <__sflush_r+0x92>
 800b030:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b032:	89a3      	ldrh	r3, [r4, #12]
 800b034:	0759      	lsls	r1, r3, #29
 800b036:	d505      	bpl.n	800b044 <__sflush_r+0x44>
 800b038:	6863      	ldr	r3, [r4, #4]
 800b03a:	1ad2      	subs	r2, r2, r3
 800b03c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b03e:	b10b      	cbz	r3, 800b044 <__sflush_r+0x44>
 800b040:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b042:	1ad2      	subs	r2, r2, r3
 800b044:	2300      	movs	r3, #0
 800b046:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b048:	6a21      	ldr	r1, [r4, #32]
 800b04a:	4628      	mov	r0, r5
 800b04c:	47b0      	blx	r6
 800b04e:	1c43      	adds	r3, r0, #1
 800b050:	89a3      	ldrh	r3, [r4, #12]
 800b052:	d106      	bne.n	800b062 <__sflush_r+0x62>
 800b054:	6829      	ldr	r1, [r5, #0]
 800b056:	291d      	cmp	r1, #29
 800b058:	d82b      	bhi.n	800b0b2 <__sflush_r+0xb2>
 800b05a:	4a2a      	ldr	r2, [pc, #168]	@ (800b104 <__sflush_r+0x104>)
 800b05c:	40ca      	lsrs	r2, r1
 800b05e:	07d6      	lsls	r6, r2, #31
 800b060:	d527      	bpl.n	800b0b2 <__sflush_r+0xb2>
 800b062:	2200      	movs	r2, #0
 800b064:	6062      	str	r2, [r4, #4]
 800b066:	04d9      	lsls	r1, r3, #19
 800b068:	6922      	ldr	r2, [r4, #16]
 800b06a:	6022      	str	r2, [r4, #0]
 800b06c:	d504      	bpl.n	800b078 <__sflush_r+0x78>
 800b06e:	1c42      	adds	r2, r0, #1
 800b070:	d101      	bne.n	800b076 <__sflush_r+0x76>
 800b072:	682b      	ldr	r3, [r5, #0]
 800b074:	b903      	cbnz	r3, 800b078 <__sflush_r+0x78>
 800b076:	6560      	str	r0, [r4, #84]	@ 0x54
 800b078:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b07a:	602f      	str	r7, [r5, #0]
 800b07c:	b1b9      	cbz	r1, 800b0ae <__sflush_r+0xae>
 800b07e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b082:	4299      	cmp	r1, r3
 800b084:	d002      	beq.n	800b08c <__sflush_r+0x8c>
 800b086:	4628      	mov	r0, r5
 800b088:	f7ff f9fe 	bl	800a488 <_free_r>
 800b08c:	2300      	movs	r3, #0
 800b08e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b090:	e00d      	b.n	800b0ae <__sflush_r+0xae>
 800b092:	2301      	movs	r3, #1
 800b094:	4628      	mov	r0, r5
 800b096:	47b0      	blx	r6
 800b098:	4602      	mov	r2, r0
 800b09a:	1c50      	adds	r0, r2, #1
 800b09c:	d1c9      	bne.n	800b032 <__sflush_r+0x32>
 800b09e:	682b      	ldr	r3, [r5, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0c6      	beq.n	800b032 <__sflush_r+0x32>
 800b0a4:	2b1d      	cmp	r3, #29
 800b0a6:	d001      	beq.n	800b0ac <__sflush_r+0xac>
 800b0a8:	2b16      	cmp	r3, #22
 800b0aa:	d11e      	bne.n	800b0ea <__sflush_r+0xea>
 800b0ac:	602f      	str	r7, [r5, #0]
 800b0ae:	2000      	movs	r0, #0
 800b0b0:	e022      	b.n	800b0f8 <__sflush_r+0xf8>
 800b0b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0b6:	b21b      	sxth	r3, r3
 800b0b8:	e01b      	b.n	800b0f2 <__sflush_r+0xf2>
 800b0ba:	690f      	ldr	r7, [r1, #16]
 800b0bc:	2f00      	cmp	r7, #0
 800b0be:	d0f6      	beq.n	800b0ae <__sflush_r+0xae>
 800b0c0:	0793      	lsls	r3, r2, #30
 800b0c2:	680e      	ldr	r6, [r1, #0]
 800b0c4:	bf08      	it	eq
 800b0c6:	694b      	ldreq	r3, [r1, #20]
 800b0c8:	600f      	str	r7, [r1, #0]
 800b0ca:	bf18      	it	ne
 800b0cc:	2300      	movne	r3, #0
 800b0ce:	eba6 0807 	sub.w	r8, r6, r7
 800b0d2:	608b      	str	r3, [r1, #8]
 800b0d4:	f1b8 0f00 	cmp.w	r8, #0
 800b0d8:	dde9      	ble.n	800b0ae <__sflush_r+0xae>
 800b0da:	6a21      	ldr	r1, [r4, #32]
 800b0dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0de:	4643      	mov	r3, r8
 800b0e0:	463a      	mov	r2, r7
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	47b0      	blx	r6
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	dc08      	bgt.n	800b0fc <__sflush_r+0xfc>
 800b0ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0f2:	81a3      	strh	r3, [r4, #12]
 800b0f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0fc:	4407      	add	r7, r0
 800b0fe:	eba8 0800 	sub.w	r8, r8, r0
 800b102:	e7e7      	b.n	800b0d4 <__sflush_r+0xd4>
 800b104:	20400001 	.word	0x20400001

0800b108 <_fflush_r>:
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	690b      	ldr	r3, [r1, #16]
 800b10c:	4605      	mov	r5, r0
 800b10e:	460c      	mov	r4, r1
 800b110:	b913      	cbnz	r3, 800b118 <_fflush_r+0x10>
 800b112:	2500      	movs	r5, #0
 800b114:	4628      	mov	r0, r5
 800b116:	bd38      	pop	{r3, r4, r5, pc}
 800b118:	b118      	cbz	r0, 800b122 <_fflush_r+0x1a>
 800b11a:	6a03      	ldr	r3, [r0, #32]
 800b11c:	b90b      	cbnz	r3, 800b122 <_fflush_r+0x1a>
 800b11e:	f7fe f9c3 	bl	80094a8 <__sinit>
 800b122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d0f3      	beq.n	800b112 <_fflush_r+0xa>
 800b12a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b12c:	07d0      	lsls	r0, r2, #31
 800b12e:	d404      	bmi.n	800b13a <_fflush_r+0x32>
 800b130:	0599      	lsls	r1, r3, #22
 800b132:	d402      	bmi.n	800b13a <_fflush_r+0x32>
 800b134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b136:	f7fe fb1e 	bl	8009776 <__retarget_lock_acquire_recursive>
 800b13a:	4628      	mov	r0, r5
 800b13c:	4621      	mov	r1, r4
 800b13e:	f7ff ff5f 	bl	800b000 <__sflush_r>
 800b142:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b144:	07da      	lsls	r2, r3, #31
 800b146:	4605      	mov	r5, r0
 800b148:	d4e4      	bmi.n	800b114 <_fflush_r+0xc>
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	059b      	lsls	r3, r3, #22
 800b14e:	d4e1      	bmi.n	800b114 <_fflush_r+0xc>
 800b150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b152:	f7fe fb11 	bl	8009778 <__retarget_lock_release_recursive>
 800b156:	e7dd      	b.n	800b114 <_fflush_r+0xc>

0800b158 <fiprintf>:
 800b158:	b40e      	push	{r1, r2, r3}
 800b15a:	b503      	push	{r0, r1, lr}
 800b15c:	4601      	mov	r1, r0
 800b15e:	ab03      	add	r3, sp, #12
 800b160:	4805      	ldr	r0, [pc, #20]	@ (800b178 <fiprintf+0x20>)
 800b162:	f853 2b04 	ldr.w	r2, [r3], #4
 800b166:	6800      	ldr	r0, [r0, #0]
 800b168:	9301      	str	r3, [sp, #4]
 800b16a:	f7ff fe31 	bl	800add0 <_vfiprintf_r>
 800b16e:	b002      	add	sp, #8
 800b170:	f85d eb04 	ldr.w	lr, [sp], #4
 800b174:	b003      	add	sp, #12
 800b176:	4770      	bx	lr
 800b178:	2000001c 	.word	0x2000001c

0800b17c <__swbuf_r>:
 800b17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b17e:	460e      	mov	r6, r1
 800b180:	4614      	mov	r4, r2
 800b182:	4605      	mov	r5, r0
 800b184:	b118      	cbz	r0, 800b18e <__swbuf_r+0x12>
 800b186:	6a03      	ldr	r3, [r0, #32]
 800b188:	b90b      	cbnz	r3, 800b18e <__swbuf_r+0x12>
 800b18a:	f7fe f98d 	bl	80094a8 <__sinit>
 800b18e:	69a3      	ldr	r3, [r4, #24]
 800b190:	60a3      	str	r3, [r4, #8]
 800b192:	89a3      	ldrh	r3, [r4, #12]
 800b194:	071a      	lsls	r2, r3, #28
 800b196:	d501      	bpl.n	800b19c <__swbuf_r+0x20>
 800b198:	6923      	ldr	r3, [r4, #16]
 800b19a:	b943      	cbnz	r3, 800b1ae <__swbuf_r+0x32>
 800b19c:	4621      	mov	r1, r4
 800b19e:	4628      	mov	r0, r5
 800b1a0:	f000 f82a 	bl	800b1f8 <__swsetup_r>
 800b1a4:	b118      	cbz	r0, 800b1ae <__swbuf_r+0x32>
 800b1a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b1aa:	4638      	mov	r0, r7
 800b1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	6922      	ldr	r2, [r4, #16]
 800b1b2:	1a98      	subs	r0, r3, r2
 800b1b4:	6963      	ldr	r3, [r4, #20]
 800b1b6:	b2f6      	uxtb	r6, r6
 800b1b8:	4283      	cmp	r3, r0
 800b1ba:	4637      	mov	r7, r6
 800b1bc:	dc05      	bgt.n	800b1ca <__swbuf_r+0x4e>
 800b1be:	4621      	mov	r1, r4
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	f7ff ffa1 	bl	800b108 <_fflush_r>
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	d1ed      	bne.n	800b1a6 <__swbuf_r+0x2a>
 800b1ca:	68a3      	ldr	r3, [r4, #8]
 800b1cc:	3b01      	subs	r3, #1
 800b1ce:	60a3      	str	r3, [r4, #8]
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	1c5a      	adds	r2, r3, #1
 800b1d4:	6022      	str	r2, [r4, #0]
 800b1d6:	701e      	strb	r6, [r3, #0]
 800b1d8:	6962      	ldr	r2, [r4, #20]
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d004      	beq.n	800b1ea <__swbuf_r+0x6e>
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	07db      	lsls	r3, r3, #31
 800b1e4:	d5e1      	bpl.n	800b1aa <__swbuf_r+0x2e>
 800b1e6:	2e0a      	cmp	r6, #10
 800b1e8:	d1df      	bne.n	800b1aa <__swbuf_r+0x2e>
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	f7ff ff8b 	bl	800b108 <_fflush_r>
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	d0d9      	beq.n	800b1aa <__swbuf_r+0x2e>
 800b1f6:	e7d6      	b.n	800b1a6 <__swbuf_r+0x2a>

0800b1f8 <__swsetup_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4b29      	ldr	r3, [pc, #164]	@ (800b2a0 <__swsetup_r+0xa8>)
 800b1fc:	4605      	mov	r5, r0
 800b1fe:	6818      	ldr	r0, [r3, #0]
 800b200:	460c      	mov	r4, r1
 800b202:	b118      	cbz	r0, 800b20c <__swsetup_r+0x14>
 800b204:	6a03      	ldr	r3, [r0, #32]
 800b206:	b90b      	cbnz	r3, 800b20c <__swsetup_r+0x14>
 800b208:	f7fe f94e 	bl	80094a8 <__sinit>
 800b20c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b210:	0719      	lsls	r1, r3, #28
 800b212:	d422      	bmi.n	800b25a <__swsetup_r+0x62>
 800b214:	06da      	lsls	r2, r3, #27
 800b216:	d407      	bmi.n	800b228 <__swsetup_r+0x30>
 800b218:	2209      	movs	r2, #9
 800b21a:	602a      	str	r2, [r5, #0]
 800b21c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b220:	81a3      	strh	r3, [r4, #12]
 800b222:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b226:	e033      	b.n	800b290 <__swsetup_r+0x98>
 800b228:	0758      	lsls	r0, r3, #29
 800b22a:	d512      	bpl.n	800b252 <__swsetup_r+0x5a>
 800b22c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b22e:	b141      	cbz	r1, 800b242 <__swsetup_r+0x4a>
 800b230:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b234:	4299      	cmp	r1, r3
 800b236:	d002      	beq.n	800b23e <__swsetup_r+0x46>
 800b238:	4628      	mov	r0, r5
 800b23a:	f7ff f925 	bl	800a488 <_free_r>
 800b23e:	2300      	movs	r3, #0
 800b240:	6363      	str	r3, [r4, #52]	@ 0x34
 800b242:	89a3      	ldrh	r3, [r4, #12]
 800b244:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b248:	81a3      	strh	r3, [r4, #12]
 800b24a:	2300      	movs	r3, #0
 800b24c:	6063      	str	r3, [r4, #4]
 800b24e:	6923      	ldr	r3, [r4, #16]
 800b250:	6023      	str	r3, [r4, #0]
 800b252:	89a3      	ldrh	r3, [r4, #12]
 800b254:	f043 0308 	orr.w	r3, r3, #8
 800b258:	81a3      	strh	r3, [r4, #12]
 800b25a:	6923      	ldr	r3, [r4, #16]
 800b25c:	b94b      	cbnz	r3, 800b272 <__swsetup_r+0x7a>
 800b25e:	89a3      	ldrh	r3, [r4, #12]
 800b260:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b268:	d003      	beq.n	800b272 <__swsetup_r+0x7a>
 800b26a:	4621      	mov	r1, r4
 800b26c:	4628      	mov	r0, r5
 800b26e:	f000 f889 	bl	800b384 <__smakebuf_r>
 800b272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b276:	f013 0201 	ands.w	r2, r3, #1
 800b27a:	d00a      	beq.n	800b292 <__swsetup_r+0x9a>
 800b27c:	2200      	movs	r2, #0
 800b27e:	60a2      	str	r2, [r4, #8]
 800b280:	6962      	ldr	r2, [r4, #20]
 800b282:	4252      	negs	r2, r2
 800b284:	61a2      	str	r2, [r4, #24]
 800b286:	6922      	ldr	r2, [r4, #16]
 800b288:	b942      	cbnz	r2, 800b29c <__swsetup_r+0xa4>
 800b28a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b28e:	d1c5      	bne.n	800b21c <__swsetup_r+0x24>
 800b290:	bd38      	pop	{r3, r4, r5, pc}
 800b292:	0799      	lsls	r1, r3, #30
 800b294:	bf58      	it	pl
 800b296:	6962      	ldrpl	r2, [r4, #20]
 800b298:	60a2      	str	r2, [r4, #8]
 800b29a:	e7f4      	b.n	800b286 <__swsetup_r+0x8e>
 800b29c:	2000      	movs	r0, #0
 800b29e:	e7f7      	b.n	800b290 <__swsetup_r+0x98>
 800b2a0:	2000001c 	.word	0x2000001c

0800b2a4 <_sbrk_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	4d06      	ldr	r5, [pc, #24]	@ (800b2c0 <_sbrk_r+0x1c>)
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	4604      	mov	r4, r0
 800b2ac:	4608      	mov	r0, r1
 800b2ae:	602b      	str	r3, [r5, #0]
 800b2b0:	f7f6 fa64 	bl	800177c <_sbrk>
 800b2b4:	1c43      	adds	r3, r0, #1
 800b2b6:	d102      	bne.n	800b2be <_sbrk_r+0x1a>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	b103      	cbz	r3, 800b2be <_sbrk_r+0x1a>
 800b2bc:	6023      	str	r3, [r4, #0]
 800b2be:	bd38      	pop	{r3, r4, r5, pc}
 800b2c0:	200054b8 	.word	0x200054b8

0800b2c4 <abort>:
 800b2c4:	b508      	push	{r3, lr}
 800b2c6:	2006      	movs	r0, #6
 800b2c8:	f000 f8c0 	bl	800b44c <raise>
 800b2cc:	2001      	movs	r0, #1
 800b2ce:	f7f6 f9f9 	bl	80016c4 <_exit>

0800b2d2 <_calloc_r>:
 800b2d2:	b570      	push	{r4, r5, r6, lr}
 800b2d4:	fba1 5402 	umull	r5, r4, r1, r2
 800b2d8:	b934      	cbnz	r4, 800b2e8 <_calloc_r+0x16>
 800b2da:	4629      	mov	r1, r5
 800b2dc:	f7ff f948 	bl	800a570 <_malloc_r>
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	b928      	cbnz	r0, 800b2f0 <_calloc_r+0x1e>
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	bd70      	pop	{r4, r5, r6, pc}
 800b2e8:	220c      	movs	r2, #12
 800b2ea:	6002      	str	r2, [r0, #0]
 800b2ec:	2600      	movs	r6, #0
 800b2ee:	e7f9      	b.n	800b2e4 <_calloc_r+0x12>
 800b2f0:	462a      	mov	r2, r5
 800b2f2:	4621      	mov	r1, r4
 800b2f4:	f7fe f963 	bl	80095be <memset>
 800b2f8:	e7f4      	b.n	800b2e4 <_calloc_r+0x12>

0800b2fa <__ascii_mbtowc>:
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	b901      	cbnz	r1, 800b300 <__ascii_mbtowc+0x6>
 800b2fe:	a901      	add	r1, sp, #4
 800b300:	b142      	cbz	r2, 800b314 <__ascii_mbtowc+0x1a>
 800b302:	b14b      	cbz	r3, 800b318 <__ascii_mbtowc+0x1e>
 800b304:	7813      	ldrb	r3, [r2, #0]
 800b306:	600b      	str	r3, [r1, #0]
 800b308:	7812      	ldrb	r2, [r2, #0]
 800b30a:	1e10      	subs	r0, r2, #0
 800b30c:	bf18      	it	ne
 800b30e:	2001      	movne	r0, #1
 800b310:	b002      	add	sp, #8
 800b312:	4770      	bx	lr
 800b314:	4610      	mov	r0, r2
 800b316:	e7fb      	b.n	800b310 <__ascii_mbtowc+0x16>
 800b318:	f06f 0001 	mvn.w	r0, #1
 800b31c:	e7f8      	b.n	800b310 <__ascii_mbtowc+0x16>

0800b31e <__ascii_wctomb>:
 800b31e:	4603      	mov	r3, r0
 800b320:	4608      	mov	r0, r1
 800b322:	b141      	cbz	r1, 800b336 <__ascii_wctomb+0x18>
 800b324:	2aff      	cmp	r2, #255	@ 0xff
 800b326:	d904      	bls.n	800b332 <__ascii_wctomb+0x14>
 800b328:	228a      	movs	r2, #138	@ 0x8a
 800b32a:	601a      	str	r2, [r3, #0]
 800b32c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b330:	4770      	bx	lr
 800b332:	700a      	strb	r2, [r1, #0]
 800b334:	2001      	movs	r0, #1
 800b336:	4770      	bx	lr

0800b338 <__swhatbuf_r>:
 800b338:	b570      	push	{r4, r5, r6, lr}
 800b33a:	460c      	mov	r4, r1
 800b33c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b340:	2900      	cmp	r1, #0
 800b342:	b096      	sub	sp, #88	@ 0x58
 800b344:	4615      	mov	r5, r2
 800b346:	461e      	mov	r6, r3
 800b348:	da0d      	bge.n	800b366 <__swhatbuf_r+0x2e>
 800b34a:	89a3      	ldrh	r3, [r4, #12]
 800b34c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b350:	f04f 0100 	mov.w	r1, #0
 800b354:	bf14      	ite	ne
 800b356:	2340      	movne	r3, #64	@ 0x40
 800b358:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b35c:	2000      	movs	r0, #0
 800b35e:	6031      	str	r1, [r6, #0]
 800b360:	602b      	str	r3, [r5, #0]
 800b362:	b016      	add	sp, #88	@ 0x58
 800b364:	bd70      	pop	{r4, r5, r6, pc}
 800b366:	466a      	mov	r2, sp
 800b368:	f000 f878 	bl	800b45c <_fstat_r>
 800b36c:	2800      	cmp	r0, #0
 800b36e:	dbec      	blt.n	800b34a <__swhatbuf_r+0x12>
 800b370:	9901      	ldr	r1, [sp, #4]
 800b372:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b376:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b37a:	4259      	negs	r1, r3
 800b37c:	4159      	adcs	r1, r3
 800b37e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b382:	e7eb      	b.n	800b35c <__swhatbuf_r+0x24>

0800b384 <__smakebuf_r>:
 800b384:	898b      	ldrh	r3, [r1, #12]
 800b386:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b388:	079d      	lsls	r5, r3, #30
 800b38a:	4606      	mov	r6, r0
 800b38c:	460c      	mov	r4, r1
 800b38e:	d507      	bpl.n	800b3a0 <__smakebuf_r+0x1c>
 800b390:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	6123      	str	r3, [r4, #16]
 800b398:	2301      	movs	r3, #1
 800b39a:	6163      	str	r3, [r4, #20]
 800b39c:	b003      	add	sp, #12
 800b39e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3a0:	ab01      	add	r3, sp, #4
 800b3a2:	466a      	mov	r2, sp
 800b3a4:	f7ff ffc8 	bl	800b338 <__swhatbuf_r>
 800b3a8:	9f00      	ldr	r7, [sp, #0]
 800b3aa:	4605      	mov	r5, r0
 800b3ac:	4639      	mov	r1, r7
 800b3ae:	4630      	mov	r0, r6
 800b3b0:	f7ff f8de 	bl	800a570 <_malloc_r>
 800b3b4:	b948      	cbnz	r0, 800b3ca <__smakebuf_r+0x46>
 800b3b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ba:	059a      	lsls	r2, r3, #22
 800b3bc:	d4ee      	bmi.n	800b39c <__smakebuf_r+0x18>
 800b3be:	f023 0303 	bic.w	r3, r3, #3
 800b3c2:	f043 0302 	orr.w	r3, r3, #2
 800b3c6:	81a3      	strh	r3, [r4, #12]
 800b3c8:	e7e2      	b.n	800b390 <__smakebuf_r+0xc>
 800b3ca:	89a3      	ldrh	r3, [r4, #12]
 800b3cc:	6020      	str	r0, [r4, #0]
 800b3ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	9b01      	ldr	r3, [sp, #4]
 800b3d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b3da:	b15b      	cbz	r3, 800b3f4 <__smakebuf_r+0x70>
 800b3dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3e0:	4630      	mov	r0, r6
 800b3e2:	f000 f84d 	bl	800b480 <_isatty_r>
 800b3e6:	b128      	cbz	r0, 800b3f4 <__smakebuf_r+0x70>
 800b3e8:	89a3      	ldrh	r3, [r4, #12]
 800b3ea:	f023 0303 	bic.w	r3, r3, #3
 800b3ee:	f043 0301 	orr.w	r3, r3, #1
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	431d      	orrs	r5, r3
 800b3f8:	81a5      	strh	r5, [r4, #12]
 800b3fa:	e7cf      	b.n	800b39c <__smakebuf_r+0x18>

0800b3fc <_raise_r>:
 800b3fc:	291f      	cmp	r1, #31
 800b3fe:	b538      	push	{r3, r4, r5, lr}
 800b400:	4605      	mov	r5, r0
 800b402:	460c      	mov	r4, r1
 800b404:	d904      	bls.n	800b410 <_raise_r+0x14>
 800b406:	2316      	movs	r3, #22
 800b408:	6003      	str	r3, [r0, #0]
 800b40a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b40e:	bd38      	pop	{r3, r4, r5, pc}
 800b410:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b412:	b112      	cbz	r2, 800b41a <_raise_r+0x1e>
 800b414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b418:	b94b      	cbnz	r3, 800b42e <_raise_r+0x32>
 800b41a:	4628      	mov	r0, r5
 800b41c:	f000 f852 	bl	800b4c4 <_getpid_r>
 800b420:	4622      	mov	r2, r4
 800b422:	4601      	mov	r1, r0
 800b424:	4628      	mov	r0, r5
 800b426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b42a:	f000 b839 	b.w	800b4a0 <_kill_r>
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d00a      	beq.n	800b448 <_raise_r+0x4c>
 800b432:	1c59      	adds	r1, r3, #1
 800b434:	d103      	bne.n	800b43e <_raise_r+0x42>
 800b436:	2316      	movs	r3, #22
 800b438:	6003      	str	r3, [r0, #0]
 800b43a:	2001      	movs	r0, #1
 800b43c:	e7e7      	b.n	800b40e <_raise_r+0x12>
 800b43e:	2100      	movs	r1, #0
 800b440:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b444:	4620      	mov	r0, r4
 800b446:	4798      	blx	r3
 800b448:	2000      	movs	r0, #0
 800b44a:	e7e0      	b.n	800b40e <_raise_r+0x12>

0800b44c <raise>:
 800b44c:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <raise+0xc>)
 800b44e:	4601      	mov	r1, r0
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	f7ff bfd3 	b.w	800b3fc <_raise_r>
 800b456:	bf00      	nop
 800b458:	2000001c 	.word	0x2000001c

0800b45c <_fstat_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	4d07      	ldr	r5, [pc, #28]	@ (800b47c <_fstat_r+0x20>)
 800b460:	2300      	movs	r3, #0
 800b462:	4604      	mov	r4, r0
 800b464:	4608      	mov	r0, r1
 800b466:	4611      	mov	r1, r2
 800b468:	602b      	str	r3, [r5, #0]
 800b46a:	f7f6 f95f 	bl	800172c <_fstat>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d102      	bne.n	800b478 <_fstat_r+0x1c>
 800b472:	682b      	ldr	r3, [r5, #0]
 800b474:	b103      	cbz	r3, 800b478 <_fstat_r+0x1c>
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	bd38      	pop	{r3, r4, r5, pc}
 800b47a:	bf00      	nop
 800b47c:	200054b8 	.word	0x200054b8

0800b480 <_isatty_r>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	4d06      	ldr	r5, [pc, #24]	@ (800b49c <_isatty_r+0x1c>)
 800b484:	2300      	movs	r3, #0
 800b486:	4604      	mov	r4, r0
 800b488:	4608      	mov	r0, r1
 800b48a:	602b      	str	r3, [r5, #0]
 800b48c:	f7f6 f95e 	bl	800174c <_isatty>
 800b490:	1c43      	adds	r3, r0, #1
 800b492:	d102      	bne.n	800b49a <_isatty_r+0x1a>
 800b494:	682b      	ldr	r3, [r5, #0]
 800b496:	b103      	cbz	r3, 800b49a <_isatty_r+0x1a>
 800b498:	6023      	str	r3, [r4, #0]
 800b49a:	bd38      	pop	{r3, r4, r5, pc}
 800b49c:	200054b8 	.word	0x200054b8

0800b4a0 <_kill_r>:
 800b4a0:	b538      	push	{r3, r4, r5, lr}
 800b4a2:	4d07      	ldr	r5, [pc, #28]	@ (800b4c0 <_kill_r+0x20>)
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	4608      	mov	r0, r1
 800b4aa:	4611      	mov	r1, r2
 800b4ac:	602b      	str	r3, [r5, #0]
 800b4ae:	f7f6 f8f9 	bl	80016a4 <_kill>
 800b4b2:	1c43      	adds	r3, r0, #1
 800b4b4:	d102      	bne.n	800b4bc <_kill_r+0x1c>
 800b4b6:	682b      	ldr	r3, [r5, #0]
 800b4b8:	b103      	cbz	r3, 800b4bc <_kill_r+0x1c>
 800b4ba:	6023      	str	r3, [r4, #0]
 800b4bc:	bd38      	pop	{r3, r4, r5, pc}
 800b4be:	bf00      	nop
 800b4c0:	200054b8 	.word	0x200054b8

0800b4c4 <_getpid_r>:
 800b4c4:	f7f6 b8e6 	b.w	8001694 <_getpid>

0800b4c8 <_init>:
 800b4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ca:	bf00      	nop
 800b4cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4ce:	bc08      	pop	{r3}
 800b4d0:	469e      	mov	lr, r3
 800b4d2:	4770      	bx	lr

0800b4d4 <_fini>:
 800b4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4d6:	bf00      	nop
 800b4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4da:	bc08      	pop	{r3}
 800b4dc:	469e      	mov	lr, r3
 800b4de:	4770      	bx	lr
