\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+I\+NK}} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_c_u4___c_c4___type_def}{C\+C\+U4\+\_\+\+C\+C4\+\_\+\+Type\+Def}} \\*Capture Compare Unit 4 -\/ Unit 0 (C\+C\+U4\+\_\+\+C\+C4) }{\pageref{struct_c_c_u4___c_c4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_c_u4___g_l_o_b_a_l___type_def}{C\+C\+U4\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Capture Compare Unit 4 -\/ Unit 0 (C\+C\+U4) }{\pageref{struct_c_c_u4___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_l_o_c_k___x_m_c1}{C\+L\+O\+C\+K\+\_\+\+X\+M\+C1}} \\*Configuration structure for \mbox{\hyperlink{struct_c_l_o_c_k___x_m_c1}{C\+L\+O\+C\+K\+\_\+\+X\+M\+C1}} A\+PP }{\pageref{struct_c_l_o_c_k___x_m_c1}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_p_u___c_t_r_l___x_m_c1}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1}} \\*Configuration structure for \mbox{\hyperlink{struct_c_p_u___c_t_r_l___x_m_c1}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1}} A\+PP }{\pageref{struct_c_p_u___c_t_r_l___x_m_c1}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_v_e___a_p_p___v_e_r_s_i_o_n}{D\+A\+V\+E\+\_\+\+A\+P\+P\+\_\+\+V\+E\+R\+S\+I\+ON}} }{\pageref{struct_d_a_v_e___a_p_p___v_e_r_s_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o}{D\+I\+G\+I\+T\+A\+L\+\_\+\+IO}} \\*Initialization data structure of \mbox{\hyperlink{struct_d_i_g_i_t_a_l___i_o}{D\+I\+G\+I\+T\+A\+L\+\_\+\+IO}} A\+PP }{\pageref{struct_d_i_g_i_t_a_l___i_o}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_r_u___g_l_o_b_a_l___type_def}{E\+R\+U\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Event Request Unit 0 (E\+RU) }{\pageref{struct_e_r_u___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlist}{list}} }{\pageref{structlist}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}} }{\pageref{struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} }{\pageref{struct_m_p_u___s_e_t_t_i_n_g_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_m___type}{N\+V\+M\+\_\+\+Type}} \\*N\+VM Unit (N\+VM) }{\pageref{struct_n_v_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structparameter__struct}{parameter\+\_\+struct}} }{\pageref{structparameter__struct}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_a_u___type}{P\+A\+U\+\_\+\+Type}} \\*P\+AU Unit (P\+AU) }{\pageref{struct_p_a_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_o_r_t0___type}{P\+O\+R\+T0\+\_\+\+Type}} \\*Port 0 (P\+O\+R\+T0) }{\pageref{struct_p_o_r_t0___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_o_r_t1___type}{P\+O\+R\+T1\+\_\+\+Type}} \\*Port 1 (P\+O\+R\+T1) }{\pageref{struct_p_o_r_t1___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_o_r_t2___type}{P\+O\+R\+T2\+\_\+\+Type}} \\*Port 2 (P\+O\+R\+T2) }{\pageref{struct_p_o_r_t2___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_p_b___type}{P\+P\+B\+\_\+\+Type}} \\*Cortex-\/\+M0 Private Peripheral Block (P\+PB) }{\pageref{struct_p_p_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_r_n_g___type}{P\+R\+N\+G\+\_\+\+Type}} \\*P\+R\+NG Unit (P\+R\+NG) }{\pageref{struct_p_r_n_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_q_u_e_u_e___r_e_g_i_s_t_r_y___i_t_e_m}{Q\+U\+E\+U\+E\+\_\+\+R\+E\+G\+I\+S\+T\+R\+Y\+\_\+\+I\+T\+EM}} }{\pageref{struct_q_u_e_u_e___r_e_g_i_s_t_r_y___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___g_l_o_b_a_l___type_def}{R\+T\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Real Time Clock (R\+TC) }{\pageref{struct_r_t_c___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___a_n_a_l_o_g___type}{S\+C\+U\+\_\+\+A\+N\+A\+L\+O\+G\+\_\+\+Type}} \\*System Control Unit (S\+C\+U\+\_\+\+A\+N\+A\+L\+OG) }{\pageref{struct_s_c_u___a_n_a_l_o_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___c_l_k___type_def}{S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def}} \\*System Control Unit (S\+C\+U\+\_\+\+C\+LK) }{\pageref{struct_s_c_u___c_l_k___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___g_e_n_e_r_a_l___type}{S\+C\+U\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+Type}} \\*System Control Unit (S\+C\+U\+\_\+\+G\+E\+N\+E\+R\+AL) }{\pageref{struct_s_c_u___g_e_n_e_r_a_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___i_n_t_e_r_r_u_p_t___type_def}{S\+C\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Type\+Def}} \\*System Control Unit (S\+C\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT) }{\pageref{struct_s_c_u___i_n_t_e_r_r_u_p_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___p_o_w_e_r___type}{S\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+Type}} \\*System Control Unit (S\+C\+U\+\_\+\+P\+O\+W\+ER) }{\pageref{struct_s_c_u___p_o_w_e_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_u___r_e_s_e_t___type}{S\+C\+U\+\_\+\+R\+E\+S\+E\+T\+\_\+\+Type}} \\*System Control Unit (S\+C\+U\+\_\+\+R\+E\+S\+ET) }{\pageref{struct_s_c_u___r_e_s_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_e_m_a_p_h_o_r_e___p_a_r_a_m_e_t_e_r_s}{S\+E\+M\+A\+P\+H\+O\+R\+E\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS}} }{\pageref{struct_s_e_m_a_p_h_o_r_e___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_h_s___type}{S\+H\+S\+\_\+\+Type}} \\*Sample and Hold A\+DC Sequencer (S\+HS) }{\pageref{struct_s_h_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___s_l_a_v_e}{S\+P\+I\+\_\+\+S\+L\+A\+VE}} \\*Handler structure with pointers to dynamic and static parameters }{\pageref{struct_s_p_i___s_l_a_v_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___c_o_n_f_i_g}{S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+IG}} \\*Structure for holding the configuration parameters of \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e}{S\+P\+I\+\_\+\+S\+L\+A\+VE}} channel }{\pageref{struct_s_p_i___s_l_a_v_e___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g}{S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}} \\*Structure for transmit pin configuration }{\pageref{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___r_u_n_t_i_m_e}{S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+U\+N\+T\+I\+ME}} \\*Structure to hold the dynamic variables for the \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e}{S\+P\+I\+\_\+\+S\+L\+A\+VE}} communication }{\pageref{struct_s_p_i___s_l_a_v_e___r_u_n_t_i_m_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr_callback_parameters}{tmr\+Callback\+Parameters}} }{\pageref{structtmr_callback_parameters}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr_timer_control}{tmr\+Timer\+Control}} }{\pageref{structtmr_timer_control}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr_timer_parameters}{tmr\+Timer\+Parameters}} }{\pageref{structtmr_timer_parameters}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr_timer_queue_message}{tmr\+Timer\+Queue\+Message}} }{\pageref{structtmr_timer_queue_message}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t}{U\+A\+RT}} \\*Handler structure with pointers to dynamic and static parameters }{\pageref{struct_u_a_r_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___c_o_n_f_i_g}{U\+A\+R\+T\+\_\+\+C\+O\+N\+F\+IG}} \\*Structure for holding the configuration parameters of \mbox{\hyperlink{struct_u_a_r_t}{U\+A\+RT}} channel }{\pageref{struct_u_a_r_t___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___r_u_n_t_i_m_e}{U\+A\+R\+T\+\_\+\+R\+U\+N\+T\+I\+ME}} \\*Structure to hold the dynamic variables for the \mbox{\hyperlink{struct_u_a_r_t}{U\+A\+RT}} communication }{\pageref{struct_u_a_r_t___r_u_n_t_i_m_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___t_x___c_o_n_f_i_g}{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+C\+O\+N\+F\+IG}} \\*Structure for transmit pin configuration }{\pageref{struct_u_a_r_t___t_x___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_i_c___c_h___type_def}{U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def}} \\*Universal Serial Interface Controller 0 (U\+S\+I\+C\+\_\+\+CH) }{\pageref{struct_u_s_i_c___c_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_i_c___g_l_o_b_a_l___type_def}{U\+S\+I\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Universal Serial Interface Controller 0 (U\+S\+IC) }{\pageref{struct_u_s_i_c___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_v_a_d_c___g_l_o_b_a_l___type_def}{V\+A\+D\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Analog to Digital Converter (V\+A\+DC) }{\pageref{struct_v_a_d_c___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_d_t___g_l_o_b_a_l___type_def}{W\+D\+T\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+Type\+Def}} \\*Watch Dog Timer (W\+DT) }{\pageref{struct_w_d_t___g_l_o_b_a_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_event_group_definition}{x\+Event\+Group\+Definition}} }{\pageref{structx_event_group_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+L\+I\+ST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___d_r_i_v_e_r___v_e_r_s_i_o_n}{X\+M\+C\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}} }{\pageref{struct_x_m_c___d_r_i_v_e_r___v_e_r_s_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___e_r_u___e_t_l___c_o_n_f_i_g}{X\+M\+C\+\_\+\+E\+R\+U\+\_\+\+E\+T\+L\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___e_r_u___e_t_l___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_x_m_c___e_r_u___o_g_u___c_o_n_f_i_g}{X\+M\+C\+\_\+\+E\+R\+U\+\_\+\+O\+G\+U\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{union_x_m_c___e_r_u___o_g_u___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___e_r_u__t}{X\+M\+C\+\_\+\+E\+R\+U\+\_\+t}} }{\pageref{struct_x_m_c___e_r_u__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___i2_c___c_h___c_o_n_f_i_g}{X\+M\+C\+\_\+\+I2\+C\+\_\+\+C\+H\+\_\+\+C\+O\+N\+F\+IG}} \\*I2\+C\+\_\+\+CH configuration structure }{\pageref{struct_x_m_c___i2_c___c_h___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___i2_s___c_h___c_o_n_f_i_g}{X\+M\+C\+\_\+\+I2\+S\+\_\+\+C\+H\+\_\+\+C\+O\+N\+F\+IG}} \\*I2\+S\+\_\+\+CH configuration structure }{\pageref{struct_x_m_c___i2_s___c_h___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___p_r_i_o_a_r_r_a_y}{X\+M\+C\+\_\+\+P\+R\+I\+O\+A\+R\+R\+AY}} }{\pageref{struct_x_m_c___p_r_i_o_a_r_r_a_y}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___p_r_i_o_a_r_r_a_y___i_t_e_m}{X\+M\+C\+\_\+\+P\+R\+I\+O\+A\+R\+R\+A\+Y\+\_\+\+I\+T\+EM}} }{\pageref{struct_x_m_c___p_r_i_o_a_r_r_a_y___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___r_t_c___a_l_a_r_m}{X\+M\+C\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM}} }{\pageref{struct_x_m_c___r_t_c___a_l_a_r_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___r_t_c___c_o_n_f_i_g}{X\+M\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___r_t_c___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___r_t_c___t_i_m_e}{X\+M\+C\+\_\+\+R\+T\+C\+\_\+\+T\+I\+ME}} }{\pageref{struct_x_m_c___r_t_c___t_i_m_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___s_p_i___c_h___c_o_n_f_i_g}{X\+M\+C\+\_\+\+S\+P\+I\+\_\+\+C\+H\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___s_p_i___c_h___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___u_a_r_t___c_h___c_o_n_f_i_g}{X\+M\+C\+\_\+\+U\+A\+R\+T\+\_\+\+C\+H\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___u_a_r_t___c_h___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___u_s_i_c___c_h}{X\+M\+C\+\_\+\+U\+S\+I\+C\+\_\+\+CH}} }{\pageref{struct_x_m_c___u_s_i_c___c_h}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___c_h_a_n_n_e_l___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___c_h_a_n_n_e_l___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___d_e_t_a_i_l_e_d___r_e_s_u_l_t}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+D\+E\+T\+A\+I\+L\+E\+D\+\_\+\+R\+E\+S\+U\+LT}} }{\pageref{struct_x_m_c___v_a_d_c___d_e_t_a_i_l_e_d___r_e_s_u_l_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___c_l_a_s_s}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+C\+L\+A\+SS}} }{\pageref{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___c_l_a_s_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___d_e_t_a_i_l_e_d___r_e_s_u_l_t}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+D\+E\+T\+A\+I\+L\+E\+D\+\_\+\+R\+E\+S\+U\+LT}} }{\pageref{struct_x_m_c___v_a_d_c___g_l_o_b_a_l___d_e_t_a_i_l_e_d___r_e_s_u_l_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_r_o_u_p___c_l_a_s_s}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+R\+O\+U\+P\+\_\+\+C\+L\+A\+SS}} }{\pageref{struct_x_m_c___v_a_d_c___g_r_o_u_p___c_l_a_s_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_r_o_u_p___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+R\+O\+U\+P\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___g_r_o_u_p___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___g_r_o_u_p___e_m_u_x_c_f_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+G\+R\+O\+U\+P\+\_\+\+E\+M\+U\+X\+C\+FG}} }{\pageref{struct_x_m_c___v_a_d_c___g_r_o_u_p___e_m_u_x_c_f_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___q_u_e_u_e___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___q_u_e_u_e___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___q_u_e_u_e___e_n_t_r_y}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+Q\+U\+E\+U\+E\+\_\+\+E\+N\+T\+RY}} }{\pageref{struct_x_m_c___v_a_d_c___q_u_e_u_e___e_n_t_r_y}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___r_e_s_u_l_t___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+R\+E\+S\+U\+L\+T\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___r_e_s_u_l_t___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___v_a_d_c___s_c_a_n___c_o_n_f_i_g}{X\+M\+C\+\_\+\+V\+A\+D\+C\+\_\+\+S\+C\+A\+N\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___v_a_d_c___s_c_a_n___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_m_c___w_d_t___c_o_n_f_i_g}{X\+M\+C\+\_\+\+W\+D\+T\+\_\+\+C\+O\+N\+F\+IG}} }{\pageref{struct_x_m_c___w_d_t___c_o_n_f_i_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+S\+T\+A\+T\+I\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+G\+R\+O\+UP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+ST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+S\+T\+A\+T\+I\+C\+\_\+\+Q\+U\+E\+UE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+B\+U\+F\+F\+ER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+CB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+I\+M\+ER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_r_e_a_m___b_u_f_f_e_r}{x\+S\+T\+R\+E\+A\+M\+\_\+\+B\+U\+F\+F\+ER}} }{\pageref{structx_s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+T\+A\+S\+K\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+T\+A\+S\+K\+\_\+\+S\+T\+A\+T\+US}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+T\+I\+M\+E\+\_\+\+O\+UT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
