
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d0 <.init>:
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	401a50 <ferror@plt+0x60>
  4015dc:	ldp	x29, x30, [sp], #16
  4015e0:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 414000 <ferror@plt+0x12610>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13610>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13610>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13610>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13610>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13610>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13610>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13610>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <strtoimax@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13610>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtod@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13610>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <sysinfo@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <__cxa_atexit@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <fputc@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <clock_gettime@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <fork@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <snprintf@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <localeconv@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13610>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <fileno@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13610>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <signal@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13610>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <timer_settime@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13610>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13610>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <open@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13610>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <sigemptyset@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13610>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <strncmp@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13610>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <bindtextdomain@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13610>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <__libc_start_main@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13610>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <fgetc@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <flock@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <gettimeofday@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <strdup@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <close@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <sigaction@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <__gmon_start__@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13610>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <strtoumax@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13610>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <abort@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13610>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <timer_create@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13610>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <access@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13610>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <textdomain@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13610>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <getopt_long@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13610>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <execvp@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13610>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <strcmp@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13610>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <warn@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13610>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <__ctype_b_loc@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strtol@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <timer_delete@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <vasprintf@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strndup@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <strspn@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13610>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <strchr@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x13610>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <fflush@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x13610>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <warnx@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x13610>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <memchr@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x13610>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <dcgettext@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x13610>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <errx@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x13610>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <strcspn@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x13610>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <printf@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x13610>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <__errno_location@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x13610>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <getenv@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <waitpid@plt>:
  4019b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <fprintf@plt>:
  4019c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <err@plt>:
  4019d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019f4:	ldr	x17, [x16, #496]
  4019f8:	add	x16, x16, #0x1f0
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x1b50
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0x4270
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0x42f0
  401a48:	bl	401790 <__libc_start_main@plt>
  401a4c:	bl	401820 <abort@plt>
  401a50:	adrp	x0, 414000 <ferror@plt+0x12610>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <ferror@plt+0x70>
  401a5c:	b	401800 <__gmon_start__@plt>
  401a60:	ret
  401a64:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a68:	add	x0, x0, #0x250
  401a6c:	adrp	x1, 415000 <ferror@plt+0x13610>
  401a70:	add	x1, x1, #0x250
  401a74:	cmp	x0, x1
  401a78:	b.eq	401aac <ferror@plt+0xbc>  // b.none
  401a7c:	stp	x29, x30, [sp, #-32]!
  401a80:	mov	x29, sp
  401a84:	adrp	x0, 404000 <ferror@plt+0x2610>
  401a88:	ldr	x0, [x0, #800]
  401a8c:	str	x0, [sp, #24]
  401a90:	mov	x1, x0
  401a94:	cbz	x1, 401aa4 <ferror@plt+0xb4>
  401a98:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a9c:	add	x0, x0, #0x250
  401aa0:	blr	x1
  401aa4:	ldp	x29, x30, [sp], #32
  401aa8:	ret
  401aac:	ret
  401ab0:	adrp	x0, 415000 <ferror@plt+0x13610>
  401ab4:	add	x0, x0, #0x250
  401ab8:	adrp	x1, 415000 <ferror@plt+0x13610>
  401abc:	add	x1, x1, #0x250
  401ac0:	sub	x0, x0, x1
  401ac4:	lsr	x1, x0, #63
  401ac8:	add	x0, x1, x0, asr #3
  401acc:	cmp	xzr, x0, asr #1
  401ad0:	b.eq	401b08 <ferror@plt+0x118>  // b.none
  401ad4:	stp	x29, x30, [sp, #-32]!
  401ad8:	mov	x29, sp
  401adc:	asr	x1, x0, #1
  401ae0:	adrp	x0, 404000 <ferror@plt+0x2610>
  401ae4:	ldr	x0, [x0, #808]
  401ae8:	str	x0, [sp, #24]
  401aec:	mov	x2, x0
  401af0:	cbz	x2, 401b00 <ferror@plt+0x110>
  401af4:	adrp	x0, 415000 <ferror@plt+0x13610>
  401af8:	add	x0, x0, #0x250
  401afc:	blr	x2
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	ret
  401b0c:	adrp	x0, 415000 <ferror@plt+0x13610>
  401b10:	ldrb	w0, [x0, #640]
  401b14:	cbnz	w0, 401b38 <ferror@plt+0x148>
  401b18:	stp	x29, x30, [sp, #-16]!
  401b1c:	mov	x29, sp
  401b20:	bl	401a64 <ferror@plt+0x74>
  401b24:	adrp	x0, 415000 <ferror@plt+0x13610>
  401b28:	mov	w1, #0x1                   	// #1
  401b2c:	strb	w1, [x0, #640]
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	ret
  401b38:	ret
  401b3c:	stp	x29, x30, [sp, #-16]!
  401b40:	mov	x29, sp
  401b44:	bl	401ab0 <ferror@plt+0xc0>
  401b48:	ldp	x29, x30, [sp], #16
  401b4c:	ret
  401b50:	sub	sp, sp, #0xf0
  401b54:	stp	x20, x19, [sp, #224]
  401b58:	mov	x20, x1
  401b5c:	adrp	x1, 404000 <ferror@plt+0x2610>
  401b60:	stp	x29, x30, [sp, #144]
  401b64:	stp	x22, x21, [sp, #208]
  401b68:	add	x29, sp, #0x90
  401b6c:	mov	w22, w0
  401b70:	add	x1, x1, #0x9aa
  401b74:	mov	w0, #0x6                   	// #6
  401b78:	stp	x28, x27, [sp, #160]
  401b7c:	stp	x26, x25, [sp, #176]
  401b80:	stp	x24, x23, [sp, #192]
  401b84:	stur	wzr, [x29, #-52]
  401b88:	bl	4019e0 <setlocale@plt>
  401b8c:	adrp	x19, 404000 <ferror@plt+0x2610>
  401b90:	add	x19, x19, #0x65d
  401b94:	adrp	x1, 404000 <ferror@plt+0x2610>
  401b98:	add	x1, x1, #0x668
  401b9c:	mov	x0, x19
  401ba0:	bl	401780 <bindtextdomain@plt>
  401ba4:	mov	x0, x19
  401ba8:	bl	401850 <textdomain@plt>
  401bac:	bl	402218 <ferror@plt+0x828>
  401bb0:	mov	w0, #0x40                  	// #64
  401bb4:	bl	4028bc <ferror@plt+0xecc>
  401bb8:	cmp	w22, #0x1
  401bbc:	b.le	402144 <ferror@plt+0x754>
  401bc0:	sub	x9, x29, #0x30
  401bc4:	adrp	x21, 404000 <ferror@plt+0x2610>
  401bc8:	adrp	x23, 404000 <ferror@plt+0x2610>
  401bcc:	adrp	x24, 404000 <ferror@plt+0x2610>
  401bd0:	mov	w26, wzr
  401bd4:	mov	w27, wzr
  401bd8:	movi	v0.2d, #0x0
  401bdc:	adrp	x10, 415000 <ferror@plt+0x13610>
  401be0:	mov	w8, #0x2                   	// #2
  401be4:	mov	w19, #0x1                   	// #1
  401be8:	add	x21, x21, #0x6b6
  401bec:	add	x23, x23, #0x440
  401bf0:	add	x24, x24, #0x330
  401bf4:	add	x25, x9, #0x10
  401bf8:	str	wzr, [sp, #4]
  401bfc:	str	xzr, [sp, #8]
  401c00:	stp	q0, q0, [x29, #-48]
  401c04:	str	wzr, [x10, #624]
  401c08:	sub	x4, x29, #0x38
  401c0c:	mov	w0, w22
  401c10:	mov	x1, x20
  401c14:	mov	x2, x21
  401c18:	mov	x3, x23
  401c1c:	mov	w28, w8
  401c20:	bl	401860 <getopt_long@plt>
  401c24:	add	w8, w0, #0x1
  401c28:	cmp	w8, #0x81
  401c2c:	b.hi	40215c <ferror@plt+0x76c>  // b.pmore
  401c30:	adr	x9, 401c08 <ferror@plt+0x218>
  401c34:	ldrh	w10, [x24, x8, lsl #1]
  401c38:	add	x9, x9, x10, lsl #2
  401c3c:	mov	w8, #0x1                   	// #1
  401c40:	br	x9
  401c44:	mov	w8, #0x2                   	// #2
  401c48:	b	401c08 <ferror@plt+0x218>
  401c4c:	mov	w26, #0x1                   	// #1
  401c50:	mov	w8, w28
  401c54:	b	401c08 <ferror@plt+0x218>
  401c58:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c5c:	ldr	x27, [x8, #600]
  401c60:	adrp	x1, 404000 <ferror@plt+0x2610>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	mov	x0, xzr
  401c6c:	add	x1, x1, #0x6c6
  401c70:	bl	401950 <dcgettext@plt>
  401c74:	mov	x2, x0
  401c78:	mov	x0, x27
  401c7c:	mov	x1, x25
  401c80:	bl	4034bc <ferror@plt+0x1acc>
  401c84:	mov	w27, #0x1                   	// #1
  401c88:	mov	w8, w28
  401c8c:	b	401c08 <ferror@plt+0x218>
  401c90:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c94:	ldr	x19, [x8, #600]
  401c98:	adrp	x1, 404000 <ferror@plt+0x2610>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	mov	x0, xzr
  401ca4:	add	x1, x1, #0x6dc
  401ca8:	bl	401950 <dcgettext@plt>
  401cac:	mov	x1, x0
  401cb0:	mov	x0, x19
  401cb4:	bl	402fa4 <ferror@plt+0x15b4>
  401cb8:	mov	w19, w0
  401cbc:	mov	w8, w28
  401cc0:	b	401c08 <ferror@plt+0x218>
  401cc4:	mov	w8, #0x1                   	// #1
  401cc8:	str	w8, [sp, #8]
  401ccc:	mov	w8, w28
  401cd0:	b	401c08 <ferror@plt+0x218>
  401cd4:	mov	w8, #0x4                   	// #4
  401cd8:	str	w8, [sp, #4]
  401cdc:	mov	w8, w28
  401ce0:	b	401c08 <ferror@plt+0x218>
  401ce4:	mov	w8, #0x8                   	// #8
  401ce8:	b	401c08 <ferror@plt+0x218>
  401cec:	mov	w8, #0x1                   	// #1
  401cf0:	str	w8, [sp, #12]
  401cf4:	mov	w8, w28
  401cf8:	b	401c08 <ferror@plt+0x218>
  401cfc:	str	w19, [sp]
  401d00:	cbz	w26, 401d0c <ferror@plt+0x31c>
  401d04:	ldr	w8, [sp, #8]
  401d08:	cbnz	w8, 402194 <ferror@plt+0x7a4>
  401d0c:	adrp	x19, 415000 <ferror@plt+0x13610>
  401d10:	ldrsw	x25, [x19, #608]
  401d14:	add	x8, x25, #0x1
  401d18:	cmp	w8, w22
  401d1c:	b.ge	401de4 <ferror@plt+0x3f4>  // b.tcont
  401d20:	add	x21, x20, x8, lsl #3
  401d24:	ldr	x24, [x21]
  401d28:	adrp	x23, 404000 <ferror@plt+0x2610>
  401d2c:	add	x23, x23, #0x73f
  401d30:	mov	x1, x23
  401d34:	mov	x0, x24
  401d38:	bl	401880 <strcmp@plt>
  401d3c:	cbz	w0, 401d54 <ferror@plt+0x364>
  401d40:	adrp	x1, 404000 <ferror@plt+0x2610>
  401d44:	add	x1, x1, #0x742
  401d48:	mov	x0, x24
  401d4c:	bl	401880 <strcmp@plt>
  401d50:	cbnz	w0, 401d9c <ferror@plt+0x3ac>
  401d54:	add	w8, w25, #0x3
  401d58:	cmp	w8, w22
  401d5c:	b.ne	4021ec <ferror@plt+0x7fc>  // b.any
  401d60:	adrp	x0, 404000 <ferror@plt+0x2610>
  401d64:	add	x0, x0, #0x775
  401d68:	bl	4019a0 <getenv@plt>
  401d6c:	str	x0, [sp, #16]
  401d70:	cbz	x0, 401d7c <ferror@plt+0x38c>
  401d74:	ldrb	w8, [x0]
  401d78:	cbnz	w8, 401d88 <ferror@plt+0x398>
  401d7c:	adrp	x8, 404000 <ferror@plt+0x2610>
  401d80:	add	x8, x8, #0x77b
  401d84:	str	x8, [sp, #16]
  401d88:	add	w8, w25, #0x2
  401d8c:	ldr	x8, [x20, w8, sxtw #3]
  401d90:	add	x21, sp, #0x10
  401d94:	str	xzr, [sp, #40]
  401d98:	stp	x23, x8, [sp, #24]
  401d9c:	ldr	x22, [x20, x25, lsl #3]
  401da0:	sub	x1, x29, #0x34
  401da4:	mov	x0, x22
  401da8:	bl	402460 <ferror@plt+0xa70>
  401dac:	mov	w20, w0
  401db0:	cbz	w27, 401e20 <ferror@plt+0x430>
  401db4:	ldur	x8, [x29, #-32]
  401db8:	cbnz	x8, 401dc4 <ferror@plt+0x3d4>
  401dbc:	ldur	x8, [x29, #-24]
  401dc0:	cbz	x8, 402098 <ferror@plt+0x6a8>
  401dc4:	adrp	x2, 402000 <ferror@plt+0x610>
  401dc8:	add	x2, x2, #0x53c
  401dcc:	sub	x0, x29, #0x8
  401dd0:	sub	x1, x29, #0x30
  401dd4:	bl	4027b8 <ferror@plt+0xdc8>
  401dd8:	cbnz	w0, 4021ac <ferror@plt+0x7bc>
  401ddc:	mov	w25, #0x1                   	// #1
  401de0:	b	401e24 <ferror@plt+0x434>
  401de4:	cmp	w25, w22
  401de8:	b.ge	4021cc <ferror@plt+0x7dc>  // b.tcont
  401dec:	ldr	x20, [x20, x25, lsl #3]
  401df0:	adrp	x1, 404000 <ferror@plt+0x2610>
  401df4:	add	x1, x1, #0x783
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	401950 <dcgettext@plt>
  401e04:	mov	x1, x0
  401e08:	mov	x0, x20
  401e0c:	bl	402fa4 <ferror@plt+0x15b4>
  401e10:	mov	w20, w0
  401e14:	mov	x21, xzr
  401e18:	mov	x22, xzr
  401e1c:	cbnz	w27, 401db4 <ferror@plt+0x3c4>
  401e20:	mov	w25, wzr
  401e24:	ldr	w19, [sp, #4]
  401e28:	ldr	w8, [sp, #12]
  401e2c:	str	w26, [sp, #4]
  401e30:	cbz	w8, 401e3c <ferror@plt+0x44c>
  401e34:	add	x0, sp, #0x40
  401e38:	bl	402758 <ferror@plt+0xd68>
  401e3c:	adrp	x27, 404000 <ferror@plt+0x2610>
  401e40:	orr	w24, w19, w28
  401e44:	add	x27, x27, #0x434
  401e48:	adrp	x19, 415000 <ferror@plt+0x13610>
  401e4c:	mov	w26, #0x2                   	// #2
  401e50:	b	401e60 <ferror@plt+0x470>
  401e54:	ldrb	w8, [x19, #644]
  401e58:	cmp	w8, #0x1
  401e5c:	b.eq	40211c <ferror@plt+0x72c>  // b.none
  401e60:	mov	w0, w20
  401e64:	mov	w1, w24
  401e68:	bl	4017b0 <flock@plt>
  401e6c:	cbz	w0, 401ef8 <ferror@plt+0x508>
  401e70:	bl	401990 <__errno_location@plt>
  401e74:	ldr	w8, [x0]
  401e78:	mov	x23, x0
  401e7c:	sub	w8, w8, #0x4
  401e80:	cmp	w8, #0x7
  401e84:	b.hi	401ee0 <ferror@plt+0x4f0>  // b.pmore
  401e88:	adr	x9, 401e54 <ferror@plt+0x464>
  401e8c:	ldrb	w10, [x27, x8]
  401e90:	add	x9, x9, x10, lsl #2
  401e94:	br	x9
  401e98:	cbz	x22, 401ee0 <ferror@plt+0x4f0>
  401e9c:	cmp	w28, #0x1
  401ea0:	b.eq	401ee0 <ferror@plt+0x4f0>  // b.none
  401ea4:	ldur	w8, [x29, #-52]
  401ea8:	tbnz	w8, #1, 401ee0 <ferror@plt+0x4f0>
  401eac:	mov	w1, #0x6                   	// #6
  401eb0:	mov	x0, x22
  401eb4:	bl	401840 <access@plt>
  401eb8:	cbnz	w0, 401ee0 <ferror@plt+0x4f0>
  401ebc:	mov	w0, w20
  401ec0:	bl	4017e0 <close@plt>
  401ec4:	sub	x1, x29, #0x34
  401ec8:	mov	x0, x22
  401ecc:	stur	w26, [x29, #-52]
  401ed0:	bl	402460 <ferror@plt+0xa70>
  401ed4:	ldurb	w8, [x29, #-52]
  401ed8:	mov	w20, w0
  401edc:	tbnz	w8, #1, 401e60 <ferror@plt+0x470>
  401ee0:	cbnz	x22, 4020a4 <ferror@plt+0x6b4>
  401ee4:	adrp	x0, 404000 <ferror@plt+0x2610>
  401ee8:	add	x0, x0, #0x80c
  401eec:	mov	w1, w20
  401ef0:	bl	401890 <warn@plt>
  401ef4:	b	4020b4 <ferror@plt+0x6c4>
  401ef8:	cbz	w25, 401f04 <ferror@plt+0x514>
  401efc:	sub	x0, x29, #0x8
  401f00:	bl	4028a4 <ferror@plt+0xeb4>
  401f04:	ldr	w8, [sp, #12]
  401f08:	cbz	w8, 401f64 <ferror@plt+0x574>
  401f0c:	add	x0, sp, #0x30
  401f10:	bl	402758 <ferror@plt+0xd68>
  401f14:	ldp	x8, x9, [sp, #48]
  401f18:	ldp	x10, x11, [sp, #64]
  401f1c:	mov	w12, #0x4240                	// #16960
  401f20:	movk	w12, #0xf, lsl #16
  401f24:	adrp	x1, 404000 <ferror@plt+0x2610>
  401f28:	sub	x9, x9, x11
  401f2c:	sub	x8, x8, x10
  401f30:	add	x10, x9, x12
  401f34:	cmp	x9, #0x0
  401f38:	add	x1, x1, #0x80f
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	mov	x0, xzr
  401f44:	csel	x19, x10, x9, lt  // lt = tstop
  401f48:	add	x22, x8, x9, asr #63
  401f4c:	bl	401950 <dcgettext@plt>
  401f50:	adrp	x8, 415000 <ferror@plt+0x13610>
  401f54:	ldr	x1, [x8, #632]
  401f58:	mov	x2, x22
  401f5c:	mov	x3, x19
  401f60:	bl	401980 <printf@plt>
  401f64:	stur	wzr, [x29, #-60]
  401f68:	cbz	x21, 402074 <ferror@plt+0x684>
  401f6c:	mov	w0, #0x11                  	// #17
  401f70:	mov	x1, xzr
  401f74:	bl	401720 <signal@plt>
  401f78:	ldr	w8, [sp, #12]
  401f7c:	cbz	w8, 401fa4 <ferror@plt+0x5b4>
  401f80:	adrp	x1, 404000 <ferror@plt+0x2610>
  401f84:	add	x1, x1, #0x838
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	mov	x0, xzr
  401f90:	bl	401950 <dcgettext@plt>
  401f94:	adrp	x8, 415000 <ferror@plt+0x13610>
  401f98:	ldr	x1, [x8, #632]
  401f9c:	ldr	x2, [x21]
  401fa0:	bl	401980 <printf@plt>
  401fa4:	ldr	w8, [sp, #8]
  401fa8:	cbnz	w8, 401fcc <ferror@plt+0x5dc>
  401fac:	bl	4016e0 <fork@plt>
  401fb0:	tbnz	w0, #31, 4021a0 <ferror@plt+0x7b0>
  401fb4:	mov	w19, w0
  401fb8:	cbnz	w0, 401fdc <ferror@plt+0x5ec>
  401fbc:	ldr	w8, [sp, #4]
  401fc0:	cbz	w8, 401fcc <ferror@plt+0x5dc>
  401fc4:	mov	w0, w20
  401fc8:	bl	4017e0 <close@plt>
  401fcc:	mov	x0, x21
  401fd0:	bl	402558 <ferror@plt+0xb68>
  401fd4:	cmp	w20, w19
  401fd8:	b.eq	402010 <ferror@plt+0x620>  // b.none
  401fdc:	sub	x1, x29, #0x3c
  401fe0:	mov	w0, w19
  401fe4:	mov	w2, wzr
  401fe8:	bl	4019b0 <waitpid@plt>
  401fec:	mov	w20, w0
  401ff0:	cmn	w0, #0x1
  401ff4:	b.ne	401fd4 <ferror@plt+0x5e4>  // b.any
  401ff8:	bl	401990 <__errno_location@plt>
  401ffc:	cmp	w20, w19
  402000:	b.eq	402010 <ferror@plt+0x620>  // b.none
  402004:	ldr	w8, [x0]
  402008:	cmp	w8, #0x4
  40200c:	b.eq	401fdc <ferror@plt+0x5ec>  // b.none
  402010:	cmn	w20, #0x1
  402014:	b.eq	402040 <ferror@plt+0x650>  // b.none
  402018:	ldur	w9, [x29, #-60]
  40201c:	ands	w8, w9, #0x7f
  402020:	b.eq	402064 <ferror@plt+0x674>  // b.none
  402024:	mov	w9, #0x1000000             	// #16777216
  402028:	add	w9, w9, w8, lsl #24
  40202c:	mov	w10, #0x2000000             	// #33554432
  402030:	cmp	w9, w10
  402034:	b.lt	40206c <ferror@plt+0x67c>  // b.tstop
  402038:	orr	w8, w8, #0x80
  40203c:	b	402070 <ferror@plt+0x680>
  402040:	adrp	x1, 404000 <ferror@plt+0x2610>
  402044:	mov	w8, #0x1                   	// #1
  402048:	add	x1, x1, #0x856
  40204c:	mov	w2, #0x5                   	// #5
  402050:	mov	x0, xzr
  402054:	stur	w8, [x29, #-60]
  402058:	bl	401950 <dcgettext@plt>
  40205c:	bl	401890 <warn@plt>
  402060:	b	402074 <ferror@plt+0x684>
  402064:	ubfx	w8, w9, #8, #8
  402068:	b	402070 <ferror@plt+0x680>
  40206c:	mov	w8, #0x47                  	// #71
  402070:	stur	w8, [x29, #-60]
  402074:	ldur	w0, [x29, #-60]
  402078:	ldp	x20, x19, [sp, #224]
  40207c:	ldp	x22, x21, [sp, #208]
  402080:	ldp	x24, x23, [sp, #192]
  402084:	ldp	x26, x25, [sp, #176]
  402088:	ldp	x28, x27, [sp, #160]
  40208c:	ldp	x29, x30, [sp, #144]
  402090:	add	sp, sp, #0xf0
  402094:	ret
  402098:	mov	w25, wzr
  40209c:	mov	w19, #0x4                   	// #4
  4020a0:	b	401e28 <ferror@plt+0x438>
  4020a4:	adrp	x0, 404000 <ferror@plt+0x2610>
  4020a8:	add	x0, x0, #0xc0d
  4020ac:	mov	x1, x22
  4020b0:	bl	401890 <warn@plt>
  4020b4:	ldr	w8, [x23]
  4020b8:	mov	w9, #0x25                  	// #37
  4020bc:	mov	w10, #0x41                  	// #65
  4020c0:	cmp	w8, #0xc
  4020c4:	ccmp	w8, w9, #0x4, ne  // ne = any
  4020c8:	mov	w8, #0x47                  	// #71
  4020cc:	csel	w0, w8, w10, eq  // eq = none
  4020d0:	bl	401660 <exit@plt>
  4020d4:	ldr	w8, [sp, #12]
  4020d8:	cbz	w8, 40213c <ferror@plt+0x74c>
  4020dc:	adrp	x1, 404000 <ferror@plt+0x2610>
  4020e0:	add	x1, x1, #0x7d7
  4020e4:	b	40212c <ferror@plt+0x73c>
  4020e8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4020ec:	add	x1, x1, #0x6ee
  4020f0:	mov	w2, #0x5                   	// #5
  4020f4:	mov	x0, xzr
  4020f8:	bl	401950 <dcgettext@plt>
  4020fc:	adrp	x8, 415000 <ferror@plt+0x13610>
  402100:	ldr	x1, [x8, #632]
  402104:	adrp	x2, 404000 <ferror@plt+0x2610>
  402108:	add	x2, x2, #0x6fa
  40210c:	bl	401980 <printf@plt>
  402110:	mov	w0, wzr
  402114:	bl	401660 <exit@plt>
  402118:	bl	402234 <ferror@plt+0x844>
  40211c:	ldr	w8, [sp, #12]
  402120:	cbz	w8, 40213c <ferror@plt+0x74c>
  402124:	adrp	x1, 404000 <ferror@plt+0x2610>
  402128:	add	x1, x1, #0x7ea
  40212c:	mov	w2, #0x5                   	// #5
  402130:	mov	x0, xzr
  402134:	bl	401950 <dcgettext@plt>
  402138:	bl	401930 <warnx@plt>
  40213c:	ldr	w0, [sp]
  402140:	bl	401660 <exit@plt>
  402144:	adrp	x1, 404000 <ferror@plt+0x2610>
  402148:	add	x1, x1, #0x67a
  40214c:	mov	w2, #0x5                   	// #5
  402150:	mov	x0, xzr
  402154:	bl	401950 <dcgettext@plt>
  402158:	bl	401930 <warnx@plt>
  40215c:	adrp	x8, 415000 <ferror@plt+0x13610>
  402160:	ldr	x19, [x8, #592]
  402164:	adrp	x1, 404000 <ferror@plt+0x2610>
  402168:	add	x1, x1, #0x68f
  40216c:	mov	w2, #0x5                   	// #5
  402170:	mov	x0, xzr
  402174:	bl	401950 <dcgettext@plt>
  402178:	adrp	x8, 415000 <ferror@plt+0x13610>
  40217c:	ldr	x2, [x8, #632]
  402180:	mov	x1, x0
  402184:	mov	x0, x19
  402188:	bl	4019c0 <fprintf@plt>
  40218c:	mov	w0, #0x40                  	// #64
  402190:	bl	401660 <exit@plt>
  402194:	adrp	x1, 404000 <ferror@plt+0x2610>
  402198:	add	x1, x1, #0x70c
  40219c:	b	4021d4 <ferror@plt+0x7e4>
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4021a4:	add	x1, x1, #0x84a
  4021a8:	b	4021b4 <ferror@plt+0x7c4>
  4021ac:	adrp	x1, 404000 <ferror@plt+0x2610>
  4021b0:	add	x1, x1, #0x7c3
  4021b4:	mov	w2, #0x5                   	// #5
  4021b8:	mov	x0, xzr
  4021bc:	bl	401950 <dcgettext@plt>
  4021c0:	mov	x1, x0
  4021c4:	mov	w0, #0x47                  	// #71
  4021c8:	bl	4019d0 <err@plt>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2610>
  4021d0:	add	x1, x1, #0x797
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	401950 <dcgettext@plt>
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x40                  	// #64
  4021e8:	bl	401960 <errx@plt>
  4021ec:	adrp	x1, 404000 <ferror@plt+0x2610>
  4021f0:	add	x1, x1, #0x74c
  4021f4:	mov	w2, #0x5                   	// #5
  4021f8:	mov	x0, xzr
  4021fc:	bl	401950 <dcgettext@plt>
  402200:	ldrsw	x8, [x19, #608]
  402204:	mov	x1, x0
  402208:	mov	w0, #0x40                  	// #64
  40220c:	add	x8, x20, x8, lsl #3
  402210:	ldr	x2, [x8, #8]
  402214:	bl	401960 <errx@plt>
  402218:	stp	x29, x30, [sp, #-16]!
  40221c:	adrp	x0, 402000 <ferror@plt+0x610>
  402220:	add	x0, x0, #0x5ac
  402224:	mov	x29, sp
  402228:	bl	4042f8 <ferror@plt+0x2908>
  40222c:	ldp	x29, x30, [sp], #16
  402230:	ret
  402234:	stp	x29, x30, [sp, #-32]!
  402238:	adrp	x1, 404000 <ferror@plt+0x2610>
  40223c:	add	x1, x1, #0x871
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	str	x19, [sp, #16]
  40224c:	mov	x29, sp
  402250:	bl	401950 <dcgettext@plt>
  402254:	adrp	x19, 415000 <ferror@plt+0x13610>
  402258:	ldr	x1, [x19, #616]
  40225c:	bl	401650 <fputs@plt>
  402260:	adrp	x1, 404000 <ferror@plt+0x2610>
  402264:	add	x1, x1, #0x87a
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	401950 <dcgettext@plt>
  402274:	adrp	x8, 415000 <ferror@plt+0x13610>
  402278:	ldr	x1, [x8, #632]
  40227c:	bl	401980 <printf@plt>
  402280:	ldr	x1, [x19, #616]
  402284:	mov	w0, #0xa                   	// #10
  402288:	bl	4016c0 <fputc@plt>
  40228c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402290:	add	x1, x1, #0x911
  402294:	mov	w2, #0x5                   	// #5
  402298:	mov	x0, xzr
  40229c:	bl	401950 <dcgettext@plt>
  4022a0:	ldr	x1, [x19, #616]
  4022a4:	bl	401650 <fputs@plt>
  4022a8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022ac:	add	x1, x1, #0x938
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	bl	401950 <dcgettext@plt>
  4022bc:	ldr	x1, [x19, #616]
  4022c0:	bl	401650 <fputs@plt>
  4022c4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022c8:	add	x1, x1, #0x943
  4022cc:	mov	w2, #0x5                   	// #5
  4022d0:	mov	x0, xzr
  4022d4:	bl	401950 <dcgettext@plt>
  4022d8:	ldr	x1, [x19, #616]
  4022dc:	bl	401650 <fputs@plt>
  4022e0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4022e4:	add	x1, x1, #0x970
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	mov	x0, xzr
  4022f0:	bl	401950 <dcgettext@plt>
  4022f4:	ldr	x1, [x19, #616]
  4022f8:	bl	401650 <fputs@plt>
  4022fc:	adrp	x1, 404000 <ferror@plt+0x2610>
  402300:	add	x1, x1, #0x9ab
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	bl	401950 <dcgettext@plt>
  402310:	ldr	x1, [x19, #616]
  402314:	bl	401650 <fputs@plt>
  402318:	adrp	x1, 404000 <ferror@plt+0x2610>
  40231c:	add	x1, x1, #0x9d4
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401950 <dcgettext@plt>
  40232c:	ldr	x1, [x19, #616]
  402330:	bl	401650 <fputs@plt>
  402334:	adrp	x1, 404000 <ferror@plt+0x2610>
  402338:	add	x1, x1, #0xa05
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401950 <dcgettext@plt>
  402348:	ldr	x1, [x19, #616]
  40234c:	bl	401650 <fputs@plt>
  402350:	adrp	x1, 404000 <ferror@plt+0x2610>
  402354:	add	x1, x1, #0xa42
  402358:	mov	w2, #0x5                   	// #5
  40235c:	mov	x0, xzr
  402360:	bl	401950 <dcgettext@plt>
  402364:	ldr	x1, [x19, #616]
  402368:	bl	401650 <fputs@plt>
  40236c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402370:	add	x1, x1, #0xa8b
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401950 <dcgettext@plt>
  402380:	ldr	x1, [x19, #616]
  402384:	bl	401650 <fputs@plt>
  402388:	adrp	x1, 404000 <ferror@plt+0x2610>
  40238c:	add	x1, x1, #0xad3
  402390:	mov	w2, #0x5                   	// #5
  402394:	mov	x0, xzr
  402398:	bl	401950 <dcgettext@plt>
  40239c:	ldr	x1, [x19, #616]
  4023a0:	bl	401650 <fputs@plt>
  4023a4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023a8:	add	x1, x1, #0xb1c
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401950 <dcgettext@plt>
  4023b8:	ldr	x1, [x19, #616]
  4023bc:	bl	401650 <fputs@plt>
  4023c0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023c4:	add	x1, x1, #0xb57
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	bl	401950 <dcgettext@plt>
  4023d4:	ldr	x1, [x19, #616]
  4023d8:	bl	401650 <fputs@plt>
  4023dc:	ldr	x1, [x19, #616]
  4023e0:	mov	w0, #0xa                   	// #10
  4023e4:	bl	4016c0 <fputc@plt>
  4023e8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4023ec:	add	x1, x1, #0xba2
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	mov	x0, xzr
  4023f8:	bl	401950 <dcgettext@plt>
  4023fc:	adrp	x1, 404000 <ferror@plt+0x2610>
  402400:	mov	x19, x0
  402404:	add	x1, x1, #0xbc3
  402408:	mov	w2, #0x5                   	// #5
  40240c:	mov	x0, xzr
  402410:	bl	401950 <dcgettext@plt>
  402414:	mov	x4, x0
  402418:	adrp	x0, 404000 <ferror@plt+0x2610>
  40241c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402420:	adrp	x3, 404000 <ferror@plt+0x2610>
  402424:	add	x0, x0, #0xb85
  402428:	add	x1, x1, #0xb96
  40242c:	add	x3, x3, #0xbb4
  402430:	mov	x2, x19
  402434:	bl	401980 <printf@plt>
  402438:	adrp	x1, 404000 <ferror@plt+0x2610>
  40243c:	add	x1, x1, #0xbd3
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	401950 <dcgettext@plt>
  40244c:	adrp	x1, 404000 <ferror@plt+0x2610>
  402450:	add	x1, x1, #0xbee
  402454:	bl	401980 <printf@plt>
  402458:	mov	w0, wzr
  40245c:	bl	401660 <exit@plt>
  402460:	stp	x29, x30, [sp, #-48]!
  402464:	stp	x22, x21, [sp, #16]
  402468:	stp	x20, x19, [sp, #32]
  40246c:	ldr	w8, [x1]
  402470:	mov	w9, #0x140                 	// #320
  402474:	mov	x29, sp
  402478:	mov	x21, x1
  40247c:	mov	x19, x0
  402480:	orr	w22, w8, w9
  402484:	bl	401990 <__errno_location@plt>
  402488:	mov	x20, x0
  40248c:	str	wzr, [x0]
  402490:	mov	w2, #0x1b6                 	// #438
  402494:	mov	x0, x19
  402498:	mov	w1, w22
  40249c:	bl	401750 <open@plt>
  4024a0:	tbz	w0, #31, 4024c0 <ferror@plt+0xad0>
  4024a4:	ldr	w8, [x20]
  4024a8:	cmp	w8, #0x15
  4024ac:	b.ne	4024c0 <ferror@plt+0xad0>  // b.any
  4024b0:	mov	w1, #0x100                 	// #256
  4024b4:	mov	x0, x19
  4024b8:	mov	w22, #0x100                 	// #256
  4024bc:	bl	401750 <open@plt>
  4024c0:	tbnz	w0, #31, 4024d8 <ferror@plt+0xae8>
  4024c4:	str	w22, [x21]
  4024c8:	ldp	x20, x19, [sp, #32]
  4024cc:	ldp	x22, x21, [sp, #16]
  4024d0:	ldp	x29, x30, [sp], #48
  4024d4:	ret
  4024d8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4024dc:	add	x1, x1, #0xbf7
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	mov	x0, xzr
  4024e8:	bl	401950 <dcgettext@plt>
  4024ec:	mov	x1, x19
  4024f0:	bl	401890 <warn@plt>
  4024f4:	ldr	w8, [x20]
  4024f8:	cmp	w8, #0x1e
  4024fc:	b.hi	402534 <ferror@plt+0xb44>  // b.pmore
  402500:	mov	w9, #0x1                   	// #1
  402504:	lsl	w8, w9, w8
  402508:	mov	w9, #0x1000                	// #4096
  40250c:	movk	w9, #0x180, lsl #16
  402510:	tst	w8, w9
  402514:	b.eq	402520 <ferror@plt+0xb30>  // b.none
  402518:	mov	w0, #0x47                  	// #71
  40251c:	bl	401660 <exit@plt>
  402520:	mov	w9, #0x50000000            	// #1342177280
  402524:	tst	w8, w9
  402528:	b.eq	402534 <ferror@plt+0xb44>  // b.none
  40252c:	mov	w0, #0x49                  	// #73
  402530:	bl	401660 <exit@plt>
  402534:	mov	w0, #0x42                  	// #66
  402538:	bl	401660 <exit@plt>
  40253c:	ldr	w8, [x1, #8]
  402540:	cmn	w8, #0x2
  402544:	b.ne	402554 <ferror@plt+0xb64>  // b.any
  402548:	adrp	x8, 415000 <ferror@plt+0x13610>
  40254c:	mov	w9, #0x1                   	// #1
  402550:	strb	w9, [x8, #644]
  402554:	ret
  402558:	stp	x29, x30, [sp, #-32]!
  40255c:	str	x19, [sp, #16]
  402560:	mov	x19, x0
  402564:	ldr	x0, [x0]
  402568:	mov	x1, x19
  40256c:	mov	x29, sp
  402570:	bl	401870 <execvp@plt>
  402574:	adrp	x1, 404000 <ferror@plt+0x2610>
  402578:	add	x1, x1, #0xc10
  40257c:	mov	w2, #0x5                   	// #5
  402580:	mov	x0, xzr
  402584:	bl	401950 <dcgettext@plt>
  402588:	ldr	x1, [x19]
  40258c:	bl	401890 <warn@plt>
  402590:	bl	401990 <__errno_location@plt>
  402594:	ldr	w8, [x0]
  402598:	mov	w9, #0x45                  	// #69
  40259c:	cmp	w8, #0xc
  4025a0:	mov	w8, #0x47                  	// #71
  4025a4:	csel	w0, w8, w9, eq  // eq = none
  4025a8:	bl	401620 <_exit@plt>
  4025ac:	stp	x29, x30, [sp, #-32]!
  4025b0:	adrp	x8, 415000 <ferror@plt+0x13610>
  4025b4:	ldr	x0, [x8, #616]
  4025b8:	str	x19, [sp, #16]
  4025bc:	mov	x29, sp
  4025c0:	bl	402628 <ferror@plt+0xc38>
  4025c4:	cbz	w0, 4025d8 <ferror@plt+0xbe8>
  4025c8:	bl	401990 <__errno_location@plt>
  4025cc:	ldr	w8, [x0]
  4025d0:	cmp	w8, #0x20
  4025d4:	b.ne	4025f4 <ferror@plt+0xc04>  // b.any
  4025d8:	adrp	x8, 415000 <ferror@plt+0x13610>
  4025dc:	ldr	x0, [x8, #592]
  4025e0:	bl	402628 <ferror@plt+0xc38>
  4025e4:	cbnz	w0, 402614 <ferror@plt+0xc24>
  4025e8:	ldr	x19, [sp, #16]
  4025ec:	ldp	x29, x30, [sp], #32
  4025f0:	ret
  4025f4:	adrp	x1, 404000 <ferror@plt+0x2610>
  4025f8:	add	x1, x1, #0x865
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	mov	x0, xzr
  402604:	mov	w19, w8
  402608:	bl	401950 <dcgettext@plt>
  40260c:	cbnz	w19, 40261c <ferror@plt+0xc2c>
  402610:	bl	401930 <warnx@plt>
  402614:	mov	w0, #0x1                   	// #1
  402618:	bl	401620 <_exit@plt>
  40261c:	bl	401890 <warn@plt>
  402620:	mov	w0, #0x1                   	// #1
  402624:	bl	401620 <_exit@plt>
  402628:	stp	x29, x30, [sp, #-32]!
  40262c:	stp	x20, x19, [sp, #16]
  402630:	mov	x29, sp
  402634:	mov	x20, x0
  402638:	bl	401990 <__errno_location@plt>
  40263c:	mov	x19, x0
  402640:	str	wzr, [x0]
  402644:	mov	x0, x20
  402648:	bl	4019f0 <ferror@plt>
  40264c:	cbnz	w0, 40265c <ferror@plt+0xc6c>
  402650:	mov	x0, x20
  402654:	bl	401920 <fflush@plt>
  402658:	cbz	w0, 402674 <ferror@plt+0xc84>
  40265c:	ldr	w8, [x19]
  402660:	cmp	w8, #0x9
  402664:	csetm	w0, ne  // ne = any
  402668:	ldp	x20, x19, [sp, #16]
  40266c:	ldp	x29, x30, [sp], #32
  402670:	ret
  402674:	mov	x0, x20
  402678:	bl	401710 <fileno@plt>
  40267c:	tbnz	w0, #31, 40265c <ferror@plt+0xc6c>
  402680:	bl	401670 <dup@plt>
  402684:	tbnz	w0, #31, 40265c <ferror@plt+0xc6c>
  402688:	bl	4017e0 <close@plt>
  40268c:	cbnz	w0, 40265c <ferror@plt+0xc6c>
  402690:	b	402668 <ferror@plt+0xc78>
  402694:	sub	sp, sp, #0xb0
  402698:	stp	x29, x30, [sp, #144]
  40269c:	add	x29, sp, #0x90
  4026a0:	str	x19, [sp, #160]
  4026a4:	mov	x19, x0
  4026a8:	sub	x0, x29, #0x20
  4026ac:	mov	x1, xzr
  4026b0:	bl	4017c0 <gettimeofday@plt>
  4026b4:	cbz	w0, 4026d4 <ferror@plt+0xce4>
  4026b8:	bl	401990 <__errno_location@plt>
  4026bc:	ldr	w8, [x0]
  4026c0:	neg	w0, w8
  4026c4:	ldr	x19, [sp, #160]
  4026c8:	ldp	x29, x30, [sp, #144]
  4026cc:	add	sp, sp, #0xb0
  4026d0:	ret
  4026d4:	sub	x1, x29, #0x10
  4026d8:	mov	w0, #0x7                   	// #7
  4026dc:	bl	4016d0 <clock_gettime@plt>
  4026e0:	cbz	w0, 402704 <ferror@plt+0xd14>
  4026e4:	mov	x0, sp
  4026e8:	bl	4016a0 <sysinfo@plt>
  4026ec:	cbnz	w0, 4026b8 <ferror@plt+0xcc8>
  4026f0:	ldur	x8, [x29, #-32]
  4026f4:	ldr	x9, [sp]
  4026f8:	sub	x8, x8, x9
  4026fc:	stp	x8, xzr, [x19]
  402700:	b	4026c4 <ferror@plt+0xcd4>
  402704:	ldur	x8, [x29, #-32]
  402708:	ldp	x9, x10, [x29, #-16]
  40270c:	mov	x11, #0xf7cf                	// #63439
  402710:	movk	x11, #0xe353, lsl #16
  402714:	movk	x11, #0x9ba5, lsl #32
  402718:	movk	x11, #0x20c4, lsl #48
  40271c:	sub	x9, x8, x9
  402720:	ldur	x8, [x29, #-24]
  402724:	smulh	x10, x10, x11
  402728:	asr	x11, x10, #7
  40272c:	add	x10, x11, x10, lsr #63
  402730:	subs	x8, x8, x10
  402734:	mov	w0, wzr
  402738:	stp	x9, x8, [x19]
  40273c:	b.pl	4026c4 <ferror@plt+0xcd4>  // b.nfrst
  402740:	mov	w10, #0x4240                	// #16960
  402744:	movk	w10, #0xf, lsl #16
  402748:	sub	x9, x9, #0x1
  40274c:	add	x8, x8, x10
  402750:	stp	x9, x8, [x19]
  402754:	b	4026c4 <ferror@plt+0xcd4>
  402758:	sub	sp, sp, #0x30
  40275c:	str	x19, [sp, #32]
  402760:	mov	x19, x0
  402764:	mov	x1, sp
  402768:	mov	w0, #0x4                   	// #4
  40276c:	stp	x29, x30, [sp, #16]
  402770:	add	x29, sp, #0x10
  402774:	bl	4016d0 <clock_gettime@plt>
  402778:	cbnz	w0, 4027a8 <ferror@plt+0xdb8>
  40277c:	ldr	x8, [sp]
  402780:	mov	x9, #0xf7cf                	// #63439
  402784:	movk	x9, #0xe353, lsl #16
  402788:	movk	x9, #0x9ba5, lsl #32
  40278c:	str	x8, [x19]
  402790:	ldr	x8, [sp, #8]
  402794:	movk	x9, #0x20c4, lsl #48
  402798:	smulh	x8, x8, x9
  40279c:	asr	x9, x8, #7
  4027a0:	add	x8, x9, x8, lsr #63
  4027a4:	str	x8, [x19, #8]
  4027a8:	ldr	x19, [sp, #32]
  4027ac:	ldp	x29, x30, [sp, #16]
  4027b0:	add	sp, sp, #0x30
  4027b4:	ret
  4027b8:	sub	sp, sp, #0xe0
  4027bc:	stp	x29, x30, [sp, #192]
  4027c0:	stp	x20, x19, [sp, #208]
  4027c4:	ldp	x9, x8, [x1, #16]
  4027c8:	mov	x10, #0xd70b                	// #55051
  4027cc:	movk	x10, #0x70a3, lsl #16
  4027d0:	movk	x10, #0xa3d, lsl #32
  4027d4:	movk	x10, #0xa3d7, lsl #48
  4027d8:	mov	w11, #0x3e8                 	// #1000
  4027dc:	smulh	x10, x9, x10
  4027e0:	mul	x8, x8, x11
  4027e4:	add	x10, x10, x9
  4027e8:	stp	x9, x8, [sp, #24]
  4027ec:	asr	x8, x10, #6
  4027f0:	mov	w11, #0x64                  	// #100
  4027f4:	add	x8, x8, x10, lsr #63
  4027f8:	mov	w10, #0x9680                	// #38528
  4027fc:	movk	w10, #0x98, lsl #16
  402800:	cmp	x9, #0x0
  402804:	msub	x9, x8, x11, x9
  402808:	add	x11, sp, #0x28
  40280c:	mul	x9, x9, x10
  402810:	mov	x19, x0
  402814:	csel	x9, x10, x9, eq  // eq = none
  402818:	add	x0, x11, #0x8
  40281c:	add	x29, sp, #0xc0
  402820:	mov	x20, x2
  402824:	stp	x8, x9, [sp, #8]
  402828:	bl	401760 <sigemptyset@plt>
  40282c:	cbnz	w0, 402850 <ferror@plt+0xe60>
  402830:	mov	w8, #0x4                   	// #4
  402834:	add	x1, sp, #0x28
  402838:	mov	w0, #0xe                   	// #14
  40283c:	mov	x2, xzr
  402840:	str	w8, [sp, #176]
  402844:	str	x20, [sp, #40]
  402848:	bl	4017f0 <sigaction@plt>
  40284c:	cbz	w0, 402868 <ferror@plt+0xe78>
  402850:	mov	w20, #0x1                   	// #1
  402854:	mov	w0, w20
  402858:	ldp	x20, x19, [sp, #208]
  40285c:	ldp	x29, x30, [sp, #192]
  402860:	add	sp, sp, #0xe0
  402864:	ret
  402868:	adrp	x1, 415000 <ferror@plt+0x13610>
  40286c:	add	x1, x1, #0x208
  402870:	mov	w0, #0x1                   	// #1
  402874:	mov	x2, x19
  402878:	mov	w20, #0x1                   	// #1
  40287c:	bl	401830 <timer_create@plt>
  402880:	cbnz	w0, 402854 <ferror@plt+0xe64>
  402884:	ldr	x0, [x19]
  402888:	add	x2, sp, #0x8
  40288c:	mov	w1, wzr
  402890:	mov	x3, xzr
  402894:	bl	401730 <timer_settime@plt>
  402898:	cmp	w0, #0x0
  40289c:	cset	w20, ne  // ne = any
  4028a0:	b	402854 <ferror@plt+0xe64>
  4028a4:	stp	x29, x30, [sp, #-16]!
  4028a8:	ldr	x0, [x0]
  4028ac:	mov	x29, sp
  4028b0:	bl	4018d0 <timer_delete@plt>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret
  4028bc:	adrp	x8, 415000 <ferror@plt+0x13610>
  4028c0:	str	w0, [x8, #584]
  4028c4:	ret
  4028c8:	sub	sp, sp, #0x80
  4028cc:	stp	x29, x30, [sp, #32]
  4028d0:	stp	x28, x27, [sp, #48]
  4028d4:	stp	x26, x25, [sp, #64]
  4028d8:	stp	x24, x23, [sp, #80]
  4028dc:	stp	x22, x21, [sp, #96]
  4028e0:	stp	x20, x19, [sp, #112]
  4028e4:	add	x29, sp, #0x20
  4028e8:	str	xzr, [x1]
  4028ec:	cbz	x0, 402928 <ferror@plt+0xf38>
  4028f0:	ldrb	w8, [x0]
  4028f4:	mov	x21, x0
  4028f8:	cbz	w8, 402928 <ferror@plt+0xf38>
  4028fc:	mov	x20, x2
  402900:	mov	x19, x1
  402904:	bl	4018a0 <__ctype_b_loc@plt>
  402908:	ldr	x8, [x0]
  40290c:	mov	x23, x0
  402910:	mov	x9, x21
  402914:	ldrb	w10, [x9], #1
  402918:	ldrh	w11, [x8, x10, lsl #1]
  40291c:	tbnz	w11, #13, 402914 <ferror@plt+0xf24>
  402920:	cmp	w10, #0x2d
  402924:	b.ne	402940 <ferror@plt+0xf50>  // b.any
  402928:	mov	w21, #0xffffffea            	// #-22
  40292c:	tbz	w21, #31, 402b6c <ferror@plt+0x117c>
  402930:	neg	w19, w21
  402934:	bl	401990 <__errno_location@plt>
  402938:	str	w19, [x0]
  40293c:	b	402b6c <ferror@plt+0x117c>
  402940:	bl	401990 <__errno_location@plt>
  402944:	mov	x25, x0
  402948:	str	wzr, [x0]
  40294c:	sub	x1, x29, #0x8
  402950:	mov	x0, x21
  402954:	mov	w2, wzr
  402958:	stur	xzr, [x29, #-8]
  40295c:	bl	401810 <strtoumax@plt>
  402960:	ldur	x24, [x29, #-8]
  402964:	str	x0, [sp, #16]
  402968:	cmp	x24, x21
  40296c:	b.eq	402984 <ferror@plt+0xf94>  // b.none
  402970:	add	x8, x0, #0x1
  402974:	cmp	x8, #0x1
  402978:	b.hi	40299c <ferror@plt+0xfac>  // b.pmore
  40297c:	ldr	w8, [x25]
  402980:	cbz	w8, 40299c <ferror@plt+0xfac>
  402984:	ldr	w8, [x25]
  402988:	mov	w9, #0xffffffea            	// #-22
  40298c:	cmp	w8, #0x0
  402990:	csneg	w21, w9, w8, eq  // eq = none
  402994:	tbz	w21, #31, 402b6c <ferror@plt+0x117c>
  402998:	b	402930 <ferror@plt+0xf40>
  40299c:	cbz	x24, 402b5c <ferror@plt+0x116c>
  4029a0:	ldrb	w8, [x24]
  4029a4:	cbz	w8, 402b5c <ferror@plt+0x116c>
  4029a8:	mov	w28, wzr
  4029ac:	mov	w21, wzr
  4029b0:	mov	x22, xzr
  4029b4:	b	4029cc <ferror@plt+0xfdc>
  4029b8:	mov	x27, xzr
  4029bc:	cbz	x22, 402a54 <ferror@plt+0x1064>
  4029c0:	mov	w21, #0xffffffea            	// #-22
  4029c4:	mov	w8, wzr
  4029c8:	tbz	wzr, #0, 402b68 <ferror@plt+0x1178>
  4029cc:	ldrb	w8, [x24, #1]
  4029d0:	cmp	w8, #0x61
  4029d4:	b.le	402a14 <ferror@plt+0x1024>
  4029d8:	cmp	w8, #0x62
  4029dc:	b.eq	402a1c <ferror@plt+0x102c>  // b.none
  4029e0:	cmp	w8, #0x69
  4029e4:	b.ne	402a28 <ferror@plt+0x1038>  // b.any
  4029e8:	ldrb	w9, [x24, #2]
  4029ec:	orr	w9, w9, #0x20
  4029f0:	cmp	w9, #0x62
  4029f4:	b.ne	402a00 <ferror@plt+0x1010>  // b.any
  4029f8:	ldrb	w9, [x24, #3]
  4029fc:	cbz	w9, 402b90 <ferror@plt+0x11a0>
  402a00:	cmp	w8, #0x42
  402a04:	b.eq	402a1c <ferror@plt+0x102c>  // b.none
  402a08:	cmp	w8, #0x62
  402a0c:	b.ne	402a24 <ferror@plt+0x1034>  // b.any
  402a10:	b	402a1c <ferror@plt+0x102c>
  402a14:	cmp	w8, #0x42
  402a18:	b.ne	402a24 <ferror@plt+0x1034>  // b.any
  402a1c:	ldrb	w9, [x24, #2]
  402a20:	cbz	w9, 402b98 <ferror@plt+0x11a8>
  402a24:	cbz	w8, 402b90 <ferror@plt+0x11a0>
  402a28:	bl	401700 <localeconv@plt>
  402a2c:	cbz	x0, 402a3c <ferror@plt+0x104c>
  402a30:	ldr	x26, [x0]
  402a34:	cbnz	x26, 402a44 <ferror@plt+0x1054>
  402a38:	b	4029b8 <ferror@plt+0xfc8>
  402a3c:	mov	x26, xzr
  402a40:	cbz	x26, 4029b8 <ferror@plt+0xfc8>
  402a44:	mov	x0, x26
  402a48:	bl	401640 <strlen@plt>
  402a4c:	mov	x27, x0
  402a50:	cbnz	x22, 4029c0 <ferror@plt+0xfd0>
  402a54:	mov	w8, wzr
  402a58:	cbz	x26, 402ad4 <ferror@plt+0x10e4>
  402a5c:	ldrb	w9, [x24]
  402a60:	cbz	w9, 402ae0 <ferror@plt+0x10f0>
  402a64:	mov	x0, x26
  402a68:	mov	x1, x24
  402a6c:	mov	x2, x27
  402a70:	bl	401770 <strncmp@plt>
  402a74:	cbnz	w0, 4029c0 <ferror@plt+0xfd0>
  402a78:	add	x24, x24, x27
  402a7c:	ldrb	w8, [x24]
  402a80:	cmp	w8, #0x30
  402a84:	b.ne	402a98 <ferror@plt+0x10a8>  // b.any
  402a88:	ldrb	w8, [x24, #1]!
  402a8c:	add	w28, w28, #0x1
  402a90:	cmp	w8, #0x30
  402a94:	b.eq	402a88 <ferror@plt+0x1098>  // b.none
  402a98:	ldr	x9, [x23]
  402a9c:	sxtb	x8, w8
  402aa0:	ldrh	w8, [x9, x8, lsl #1]
  402aa4:	tbnz	w8, #11, 402aec <ferror@plt+0x10fc>
  402aa8:	mov	x22, xzr
  402aac:	stur	x24, [x29, #-8]
  402ab0:	cbz	x22, 402ac4 <ferror@plt+0x10d4>
  402ab4:	ldur	x8, [x29, #-8]
  402ab8:	cbz	x8, 402b44 <ferror@plt+0x1154>
  402abc:	ldrb	w8, [x8]
  402ac0:	cbz	w8, 402b50 <ferror@plt+0x1160>
  402ac4:	ldur	x24, [x29, #-8]
  402ac8:	mov	w8, #0x1                   	// #1
  402acc:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402ad0:	b	402b68 <ferror@plt+0x1178>
  402ad4:	mov	w21, #0xffffffea            	// #-22
  402ad8:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402adc:	b	402b68 <ferror@plt+0x1178>
  402ae0:	mov	w21, #0xffffffea            	// #-22
  402ae4:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402ae8:	b	402b68 <ferror@plt+0x1178>
  402aec:	sub	x1, x29, #0x8
  402af0:	mov	x0, x24
  402af4:	mov	w2, wzr
  402af8:	str	wzr, [x25]
  402afc:	stur	xzr, [x29, #-8]
  402b00:	bl	401810 <strtoumax@plt>
  402b04:	ldur	x8, [x29, #-8]
  402b08:	mov	x22, x0
  402b0c:	cmp	x8, x24
  402b10:	b.eq	402b28 <ferror@plt+0x1138>  // b.none
  402b14:	add	x8, x22, #0x1
  402b18:	cmp	x8, #0x1
  402b1c:	b.hi	402ab0 <ferror@plt+0x10c0>  // b.pmore
  402b20:	ldr	w8, [x25]
  402b24:	cbz	w8, 402ab0 <ferror@plt+0x10c0>
  402b28:	ldr	w9, [x25]
  402b2c:	mov	w10, #0xffffffea            	// #-22
  402b30:	mov	w8, wzr
  402b34:	cmp	w9, #0x0
  402b38:	csneg	w21, w10, w9, eq  // eq = none
  402b3c:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402b40:	b	402b68 <ferror@plt+0x1178>
  402b44:	mov	w21, #0xffffffea            	// #-22
  402b48:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402b4c:	b	402b68 <ferror@plt+0x1178>
  402b50:	mov	w21, #0xffffffea            	// #-22
  402b54:	tbnz	w8, #0, 4029cc <ferror@plt+0xfdc>
  402b58:	b	402b68 <ferror@plt+0x1178>
  402b5c:	mov	w21, wzr
  402b60:	ldr	x8, [sp, #16]
  402b64:	str	x8, [x19]
  402b68:	tbnz	w21, #31, 402930 <ferror@plt+0xf40>
  402b6c:	mov	w0, w21
  402b70:	ldp	x20, x19, [sp, #112]
  402b74:	ldp	x22, x21, [sp, #96]
  402b78:	ldp	x24, x23, [sp, #80]
  402b7c:	ldp	x26, x25, [sp, #64]
  402b80:	ldp	x28, x27, [sp, #48]
  402b84:	ldp	x29, x30, [sp, #32]
  402b88:	add	sp, sp, #0x80
  402b8c:	ret
  402b90:	mov	w23, #0x400                 	// #1024
  402b94:	b	402b9c <ferror@plt+0x11ac>
  402b98:	mov	w23, #0x3e8                 	// #1000
  402b9c:	ldrsb	w24, [x24]
  402ba0:	adrp	x21, 404000 <ferror@plt+0x2610>
  402ba4:	add	x21, x21, #0xc31
  402ba8:	mov	w2, #0x9                   	// #9
  402bac:	mov	x0, x21
  402bb0:	mov	w1, w24
  402bb4:	bl	401940 <memchr@plt>
  402bb8:	cbnz	x0, 402bd8 <ferror@plt+0x11e8>
  402bbc:	adrp	x21, 404000 <ferror@plt+0x2610>
  402bc0:	add	x21, x21, #0xc3a
  402bc4:	mov	w2, #0x9                   	// #9
  402bc8:	mov	x0, x21
  402bcc:	mov	w1, w24
  402bd0:	bl	401940 <memchr@plt>
  402bd4:	cbz	x0, 402928 <ferror@plt+0xf38>
  402bd8:	sub	w8, w0, w21
  402bdc:	add	w24, w8, #0x1
  402be0:	add	x0, sp, #0x10
  402be4:	mov	w1, w23
  402be8:	mov	w2, w24
  402bec:	bl	402cac <ferror@plt+0x12bc>
  402bf0:	mov	w21, w0
  402bf4:	cbz	x20, 402bfc <ferror@plt+0x120c>
  402bf8:	str	w24, [x20]
  402bfc:	cbz	x22, 402b60 <ferror@plt+0x1170>
  402c00:	cbz	w24, 402b60 <ferror@plt+0x1170>
  402c04:	mov	w8, #0x1                   	// #1
  402c08:	add	x0, sp, #0x8
  402c0c:	mov	w1, w23
  402c10:	mov	w2, w24
  402c14:	str	x8, [sp, #8]
  402c18:	bl	402cac <ferror@plt+0x12bc>
  402c1c:	mov	w8, #0xa                   	// #10
  402c20:	cmp	x22, #0xb
  402c24:	b.cc	402c38 <ferror@plt+0x1248>  // b.lo, b.ul, b.last
  402c28:	add	x8, x8, x8, lsl #2
  402c2c:	lsl	x8, x8, #1
  402c30:	cmp	x8, x22
  402c34:	b.cc	402c28 <ferror@plt+0x1238>  // b.lo, b.ul, b.last
  402c38:	cmp	w28, #0x1
  402c3c:	b.lt	402c50 <ferror@plt+0x1260>  // b.tstop
  402c40:	add	x8, x8, x8, lsl #2
  402c44:	subs	w28, w28, #0x1
  402c48:	lsl	x8, x8, #1
  402c4c:	b.ne	402c40 <ferror@plt+0x1250>  // b.any
  402c50:	ldp	x10, x9, [sp, #8]
  402c54:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402c58:	mov	w13, #0x1                   	// #1
  402c5c:	movk	x11, #0xcccd
  402c60:	mov	w12, #0xa                   	// #10
  402c64:	b	402c78 <ferror@plt+0x1288>
  402c68:	cmp	x22, #0x9
  402c6c:	mov	x22, x14
  402c70:	mov	x13, x15
  402c74:	b.ls	402ca4 <ferror@plt+0x12b4>  // b.plast
  402c78:	umulh	x14, x22, x11
  402c7c:	lsr	x14, x14, #3
  402c80:	add	x15, x13, x13, lsl #2
  402c84:	msub	x16, x14, x12, x22
  402c88:	lsl	x15, x15, #1
  402c8c:	cbz	x16, 402c68 <ferror@plt+0x1278>
  402c90:	udiv	x13, x8, x13
  402c94:	udiv	x13, x13, x16
  402c98:	udiv	x13, x10, x13
  402c9c:	add	x9, x9, x13
  402ca0:	b	402c68 <ferror@plt+0x1278>
  402ca4:	str	x9, [sp, #16]
  402ca8:	b	402b60 <ferror@plt+0x1170>
  402cac:	cbz	w2, 402cd4 <ferror@plt+0x12e4>
  402cb0:	sxtw	x8, w1
  402cb4:	ldr	x9, [x0]
  402cb8:	umulh	x10, x8, x9
  402cbc:	cmp	xzr, x10
  402cc0:	b.ne	402cdc <ferror@plt+0x12ec>  // b.any
  402cc4:	sub	w2, w2, #0x1
  402cc8:	mul	x9, x9, x8
  402ccc:	str	x9, [x0]
  402cd0:	cbnz	w2, 402cb4 <ferror@plt+0x12c4>
  402cd4:	mov	w0, wzr
  402cd8:	ret
  402cdc:	mov	w0, #0xffffffde            	// #-34
  402ce0:	ret
  402ce4:	stp	x29, x30, [sp, #-16]!
  402ce8:	mov	x2, xzr
  402cec:	mov	x29, sp
  402cf0:	bl	4028c8 <ferror@plt+0xed8>
  402cf4:	ldp	x29, x30, [sp], #16
  402cf8:	ret
  402cfc:	stp	x29, x30, [sp, #-48]!
  402d00:	stp	x22, x21, [sp, #16]
  402d04:	stp	x20, x19, [sp, #32]
  402d08:	mov	x20, x1
  402d0c:	mov	x19, x0
  402d10:	mov	x21, x0
  402d14:	mov	x29, sp
  402d18:	cbz	x0, 402d48 <ferror@plt+0x1358>
  402d1c:	ldrb	w22, [x19]
  402d20:	mov	x21, x19
  402d24:	cbz	w22, 402d48 <ferror@plt+0x1358>
  402d28:	mov	x21, x19
  402d2c:	bl	4018a0 <__ctype_b_loc@plt>
  402d30:	ldr	x8, [x0]
  402d34:	and	x9, x22, #0xff
  402d38:	ldrh	w8, [x8, x9, lsl #1]
  402d3c:	tbz	w8, #11, 402d48 <ferror@plt+0x1358>
  402d40:	ldrb	w22, [x21, #1]!
  402d44:	cbnz	w22, 402d2c <ferror@plt+0x133c>
  402d48:	cbz	x20, 402d50 <ferror@plt+0x1360>
  402d4c:	str	x21, [x20]
  402d50:	cmp	x21, x19
  402d54:	b.ls	402d68 <ferror@plt+0x1378>  // b.plast
  402d58:	ldrb	w8, [x21]
  402d5c:	cmp	w8, #0x0
  402d60:	cset	w0, eq  // eq = none
  402d64:	b	402d6c <ferror@plt+0x137c>
  402d68:	mov	w0, wzr
  402d6c:	ldp	x20, x19, [sp, #32]
  402d70:	ldp	x22, x21, [sp, #16]
  402d74:	ldp	x29, x30, [sp], #48
  402d78:	ret
  402d7c:	stp	x29, x30, [sp, #-48]!
  402d80:	stp	x22, x21, [sp, #16]
  402d84:	stp	x20, x19, [sp, #32]
  402d88:	mov	x20, x1
  402d8c:	mov	x19, x0
  402d90:	mov	x21, x0
  402d94:	mov	x29, sp
  402d98:	cbz	x0, 402dc8 <ferror@plt+0x13d8>
  402d9c:	ldrb	w22, [x19]
  402da0:	mov	x21, x19
  402da4:	cbz	w22, 402dc8 <ferror@plt+0x13d8>
  402da8:	mov	x21, x19
  402dac:	bl	4018a0 <__ctype_b_loc@plt>
  402db0:	ldr	x8, [x0]
  402db4:	and	x9, x22, #0xff
  402db8:	ldrh	w8, [x8, x9, lsl #1]
  402dbc:	tbz	w8, #12, 402dc8 <ferror@plt+0x13d8>
  402dc0:	ldrb	w22, [x21, #1]!
  402dc4:	cbnz	w22, 402dac <ferror@plt+0x13bc>
  402dc8:	cbz	x20, 402dd0 <ferror@plt+0x13e0>
  402dcc:	str	x21, [x20]
  402dd0:	cmp	x21, x19
  402dd4:	b.ls	402de8 <ferror@plt+0x13f8>  // b.plast
  402dd8:	ldrb	w8, [x21]
  402ddc:	cmp	w8, #0x0
  402de0:	cset	w0, eq  // eq = none
  402de4:	b	402dec <ferror@plt+0x13fc>
  402de8:	mov	w0, wzr
  402dec:	ldp	x20, x19, [sp, #32]
  402df0:	ldp	x22, x21, [sp, #16]
  402df4:	ldp	x29, x30, [sp], #48
  402df8:	ret
  402dfc:	sub	sp, sp, #0x100
  402e00:	stp	x29, x30, [sp, #208]
  402e04:	add	x29, sp, #0xd0
  402e08:	mov	x8, #0xffffffffffffffd0    	// #-48
  402e0c:	mov	x9, sp
  402e10:	sub	x10, x29, #0x50
  402e14:	stp	x22, x21, [sp, #224]
  402e18:	stp	x20, x19, [sp, #240]
  402e1c:	mov	x20, x1
  402e20:	mov	x19, x0
  402e24:	movk	x8, #0xff80, lsl #32
  402e28:	add	x11, x29, #0x30
  402e2c:	add	x9, x9, #0x80
  402e30:	add	x22, x10, #0x30
  402e34:	stp	x2, x3, [x29, #-80]
  402e38:	stp	x4, x5, [x29, #-64]
  402e3c:	stp	x6, x7, [x29, #-48]
  402e40:	stp	q1, q2, [sp, #16]
  402e44:	stp	q3, q4, [sp, #48]
  402e48:	str	q0, [sp]
  402e4c:	stp	q5, q6, [sp, #80]
  402e50:	str	q7, [sp, #112]
  402e54:	stp	x9, x8, [x29, #-16]
  402e58:	stp	x11, x22, [x29, #-32]
  402e5c:	ldursw	x8, [x29, #-8]
  402e60:	tbz	w8, #31, 402e74 <ferror@plt+0x1484>
  402e64:	add	w9, w8, #0x8
  402e68:	cmp	w9, #0x0
  402e6c:	stur	w9, [x29, #-8]
  402e70:	b.le	402ed4 <ferror@plt+0x14e4>
  402e74:	ldur	x8, [x29, #-32]
  402e78:	add	x9, x8, #0x8
  402e7c:	stur	x9, [x29, #-32]
  402e80:	ldr	x1, [x8]
  402e84:	cbz	x1, 402ef0 <ferror@plt+0x1500>
  402e88:	ldursw	x8, [x29, #-8]
  402e8c:	tbz	w8, #31, 402ea0 <ferror@plt+0x14b0>
  402e90:	add	w9, w8, #0x8
  402e94:	cmp	w9, #0x0
  402e98:	stur	w9, [x29, #-8]
  402e9c:	b.le	402ee4 <ferror@plt+0x14f4>
  402ea0:	ldur	x8, [x29, #-32]
  402ea4:	add	x9, x8, #0x8
  402ea8:	stur	x9, [x29, #-32]
  402eac:	ldr	x21, [x8]
  402eb0:	cbz	x21, 402ef0 <ferror@plt+0x1500>
  402eb4:	mov	x0, x19
  402eb8:	bl	401880 <strcmp@plt>
  402ebc:	cbz	w0, 402f0c <ferror@plt+0x151c>
  402ec0:	mov	x0, x19
  402ec4:	mov	x1, x21
  402ec8:	bl	401880 <strcmp@plt>
  402ecc:	cbnz	w0, 402e5c <ferror@plt+0x146c>
  402ed0:	b	402f10 <ferror@plt+0x1520>
  402ed4:	add	x8, x22, x8
  402ed8:	ldr	x1, [x8]
  402edc:	cbnz	x1, 402e88 <ferror@plt+0x1498>
  402ee0:	b	402ef0 <ferror@plt+0x1500>
  402ee4:	add	x8, x22, x8
  402ee8:	ldr	x21, [x8]
  402eec:	cbnz	x21, 402eb4 <ferror@plt+0x14c4>
  402ef0:	adrp	x8, 415000 <ferror@plt+0x13610>
  402ef4:	ldr	w0, [x8, #584]
  402ef8:	adrp	x1, 404000 <ferror@plt+0x2610>
  402efc:	add	x1, x1, #0xc43
  402f00:	mov	x2, x20
  402f04:	mov	x3, x19
  402f08:	bl	401960 <errx@plt>
  402f0c:	mov	w0, #0x1                   	// #1
  402f10:	ldp	x20, x19, [sp, #240]
  402f14:	ldp	x22, x21, [sp, #224]
  402f18:	ldp	x29, x30, [sp, #208]
  402f1c:	add	sp, sp, #0x100
  402f20:	ret
  402f24:	cbz	x1, 402f48 <ferror@plt+0x1558>
  402f28:	sxtb	w8, w2
  402f2c:	ldrsb	w9, [x0]
  402f30:	cbz	w9, 402f48 <ferror@plt+0x1558>
  402f34:	cmp	w8, w9
  402f38:	b.eq	402f4c <ferror@plt+0x155c>  // b.none
  402f3c:	sub	x1, x1, #0x1
  402f40:	add	x0, x0, #0x1
  402f44:	cbnz	x1, 402f2c <ferror@plt+0x153c>
  402f48:	mov	x0, xzr
  402f4c:	ret
  402f50:	stp	x29, x30, [sp, #-32]!
  402f54:	stp	x20, x19, [sp, #16]
  402f58:	mov	x29, sp
  402f5c:	mov	x20, x1
  402f60:	mov	x19, x0
  402f64:	bl	402fa4 <ferror@plt+0x15b4>
  402f68:	cmp	w0, w0, sxth
  402f6c:	b.ne	402f7c <ferror@plt+0x158c>  // b.any
  402f70:	ldp	x20, x19, [sp, #16]
  402f74:	ldp	x29, x30, [sp], #32
  402f78:	ret
  402f7c:	bl	401990 <__errno_location@plt>
  402f80:	mov	w8, #0x22                  	// #34
  402f84:	str	w8, [x0]
  402f88:	adrp	x8, 415000 <ferror@plt+0x13610>
  402f8c:	ldr	w0, [x8, #584]
  402f90:	adrp	x1, 404000 <ferror@plt+0x2610>
  402f94:	add	x1, x1, #0xc43
  402f98:	mov	x2, x20
  402f9c:	mov	x3, x19
  402fa0:	bl	4019d0 <err@plt>
  402fa4:	stp	x29, x30, [sp, #-32]!
  402fa8:	stp	x20, x19, [sp, #16]
  402fac:	mov	x29, sp
  402fb0:	mov	x20, x1
  402fb4:	mov	x19, x0
  402fb8:	bl	40307c <ferror@plt+0x168c>
  402fbc:	cmp	x0, w0, sxtw
  402fc0:	b.ne	402fd0 <ferror@plt+0x15e0>  // b.any
  402fc4:	ldp	x20, x19, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #32
  402fcc:	ret
  402fd0:	bl	401990 <__errno_location@plt>
  402fd4:	mov	w8, #0x22                  	// #34
  402fd8:	str	w8, [x0]
  402fdc:	adrp	x8, 415000 <ferror@plt+0x13610>
  402fe0:	ldr	w0, [x8, #584]
  402fe4:	adrp	x1, 404000 <ferror@plt+0x2610>
  402fe8:	add	x1, x1, #0xc43
  402fec:	mov	x2, x20
  402ff0:	mov	x3, x19
  402ff4:	bl	4019d0 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-16]!
  402ffc:	mov	w2, #0xa                   	// #10
  403000:	mov	x29, sp
  403004:	bl	403010 <ferror@plt+0x1620>
  403008:	ldp	x29, x30, [sp], #16
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-32]!
  403014:	stp	x20, x19, [sp, #16]
  403018:	mov	x29, sp
  40301c:	mov	x20, x1
  403020:	mov	x19, x0
  403024:	bl	403134 <ferror@plt+0x1744>
  403028:	cmp	w0, #0x10, lsl #12
  40302c:	b.cs	40303c <ferror@plt+0x164c>  // b.hs, b.nlast
  403030:	ldp	x20, x19, [sp, #16]
  403034:	ldp	x29, x30, [sp], #32
  403038:	ret
  40303c:	bl	401990 <__errno_location@plt>
  403040:	mov	w8, #0x22                  	// #34
  403044:	str	w8, [x0]
  403048:	adrp	x8, 415000 <ferror@plt+0x13610>
  40304c:	ldr	w0, [x8, #584]
  403050:	adrp	x1, 404000 <ferror@plt+0x2610>
  403054:	add	x1, x1, #0xc43
  403058:	mov	x2, x20
  40305c:	mov	x3, x19
  403060:	bl	4019d0 <err@plt>
  403064:	stp	x29, x30, [sp, #-16]!
  403068:	mov	w2, #0x10                  	// #16
  40306c:	mov	x29, sp
  403070:	bl	403010 <ferror@plt+0x1620>
  403074:	ldp	x29, x30, [sp], #16
  403078:	ret
  40307c:	stp	x29, x30, [sp, #-48]!
  403080:	mov	x29, sp
  403084:	str	x21, [sp, #16]
  403088:	stp	x20, x19, [sp, #32]
  40308c:	mov	x20, x1
  403090:	mov	x19, x0
  403094:	str	xzr, [x29, #24]
  403098:	bl	401990 <__errno_location@plt>
  40309c:	mov	x21, x0
  4030a0:	str	wzr, [x0]
  4030a4:	cbz	x19, 4030f0 <ferror@plt+0x1700>
  4030a8:	ldrb	w8, [x19]
  4030ac:	cbz	w8, 4030f0 <ferror@plt+0x1700>
  4030b0:	add	x1, x29, #0x18
  4030b4:	mov	w2, #0xa                   	// #10
  4030b8:	mov	x0, x19
  4030bc:	bl	401680 <strtoimax@plt>
  4030c0:	ldr	w8, [x21]
  4030c4:	cbnz	w8, 4030f0 <ferror@plt+0x1700>
  4030c8:	ldr	x8, [x29, #24]
  4030cc:	cmp	x8, x19
  4030d0:	b.eq	4030f0 <ferror@plt+0x1700>  // b.none
  4030d4:	cbz	x8, 4030e0 <ferror@plt+0x16f0>
  4030d8:	ldrb	w8, [x8]
  4030dc:	cbnz	w8, 4030f0 <ferror@plt+0x1700>
  4030e0:	ldp	x20, x19, [sp, #32]
  4030e4:	ldr	x21, [sp, #16]
  4030e8:	ldp	x29, x30, [sp], #48
  4030ec:	ret
  4030f0:	ldr	w8, [x21]
  4030f4:	adrp	x9, 415000 <ferror@plt+0x13610>
  4030f8:	ldr	w0, [x9, #584]
  4030fc:	adrp	x1, 404000 <ferror@plt+0x2610>
  403100:	add	x1, x1, #0xc43
  403104:	mov	x2, x20
  403108:	mov	x3, x19
  40310c:	cmp	w8, #0x22
  403110:	b.ne	403118 <ferror@plt+0x1728>  // b.any
  403114:	bl	4019d0 <err@plt>
  403118:	bl	401960 <errx@plt>
  40311c:	stp	x29, x30, [sp, #-16]!
  403120:	mov	w2, #0xa                   	// #10
  403124:	mov	x29, sp
  403128:	bl	403134 <ferror@plt+0x1744>
  40312c:	ldp	x29, x30, [sp], #16
  403130:	ret
  403134:	stp	x29, x30, [sp, #-32]!
  403138:	stp	x20, x19, [sp, #16]
  40313c:	mov	x29, sp
  403140:	mov	x20, x1
  403144:	mov	x19, x0
  403148:	bl	4031b8 <ferror@plt+0x17c8>
  40314c:	lsr	x8, x0, #32
  403150:	cbnz	x8, 403160 <ferror@plt+0x1770>
  403154:	ldp	x20, x19, [sp, #16]
  403158:	ldp	x29, x30, [sp], #32
  40315c:	ret
  403160:	bl	401990 <__errno_location@plt>
  403164:	mov	w8, #0x22                  	// #34
  403168:	str	w8, [x0]
  40316c:	adrp	x8, 415000 <ferror@plt+0x13610>
  403170:	ldr	w0, [x8, #584]
  403174:	adrp	x1, 404000 <ferror@plt+0x2610>
  403178:	add	x1, x1, #0xc43
  40317c:	mov	x2, x20
  403180:	mov	x3, x19
  403184:	bl	4019d0 <err@plt>
  403188:	stp	x29, x30, [sp, #-16]!
  40318c:	mov	w2, #0x10                  	// #16
  403190:	mov	x29, sp
  403194:	bl	403134 <ferror@plt+0x1744>
  403198:	ldp	x29, x30, [sp], #16
  40319c:	ret
  4031a0:	stp	x29, x30, [sp, #-16]!
  4031a4:	mov	w2, #0xa                   	// #10
  4031a8:	mov	x29, sp
  4031ac:	bl	4031b8 <ferror@plt+0x17c8>
  4031b0:	ldp	x29, x30, [sp], #16
  4031b4:	ret
  4031b8:	sub	sp, sp, #0x40
  4031bc:	stp	x29, x30, [sp, #16]
  4031c0:	stp	x22, x21, [sp, #32]
  4031c4:	stp	x20, x19, [sp, #48]
  4031c8:	add	x29, sp, #0x10
  4031cc:	mov	w22, w2
  4031d0:	mov	x20, x1
  4031d4:	mov	x19, x0
  4031d8:	str	xzr, [sp, #8]
  4031dc:	bl	401990 <__errno_location@plt>
  4031e0:	mov	x21, x0
  4031e4:	str	wzr, [x0]
  4031e8:	cbz	x19, 403238 <ferror@plt+0x1848>
  4031ec:	ldrb	w8, [x19]
  4031f0:	cbz	w8, 403238 <ferror@plt+0x1848>
  4031f4:	add	x1, sp, #0x8
  4031f8:	mov	x0, x19
  4031fc:	mov	w2, w22
  403200:	bl	401810 <strtoumax@plt>
  403204:	ldr	w8, [x21]
  403208:	cbnz	w8, 403238 <ferror@plt+0x1848>
  40320c:	ldr	x8, [sp, #8]
  403210:	cmp	x8, x19
  403214:	b.eq	403238 <ferror@plt+0x1848>  // b.none
  403218:	cbz	x8, 403224 <ferror@plt+0x1834>
  40321c:	ldrb	w8, [x8]
  403220:	cbnz	w8, 403238 <ferror@plt+0x1848>
  403224:	ldp	x20, x19, [sp, #48]
  403228:	ldp	x22, x21, [sp, #32]
  40322c:	ldp	x29, x30, [sp, #16]
  403230:	add	sp, sp, #0x40
  403234:	ret
  403238:	ldr	w8, [x21]
  40323c:	adrp	x9, 415000 <ferror@plt+0x13610>
  403240:	ldr	w0, [x9, #584]
  403244:	adrp	x1, 404000 <ferror@plt+0x2610>
  403248:	add	x1, x1, #0xc43
  40324c:	mov	x2, x20
  403250:	mov	x3, x19
  403254:	cmp	w8, #0x22
  403258:	b.ne	403260 <ferror@plt+0x1870>  // b.any
  40325c:	bl	4019d0 <err@plt>
  403260:	bl	401960 <errx@plt>
  403264:	stp	x29, x30, [sp, #-16]!
  403268:	mov	w2, #0x10                  	// #16
  40326c:	mov	x29, sp
  403270:	bl	4031b8 <ferror@plt+0x17c8>
  403274:	ldp	x29, x30, [sp], #16
  403278:	ret
  40327c:	stp	x29, x30, [sp, #-48]!
  403280:	mov	x29, sp
  403284:	str	x21, [sp, #16]
  403288:	stp	x20, x19, [sp, #32]
  40328c:	mov	x20, x1
  403290:	mov	x19, x0
  403294:	str	xzr, [x29, #24]
  403298:	bl	401990 <__errno_location@plt>
  40329c:	mov	x21, x0
  4032a0:	str	wzr, [x0]
  4032a4:	cbz	x19, 4032ec <ferror@plt+0x18fc>
  4032a8:	ldrb	w8, [x19]
  4032ac:	cbz	w8, 4032ec <ferror@plt+0x18fc>
  4032b0:	add	x1, x29, #0x18
  4032b4:	mov	x0, x19
  4032b8:	bl	401690 <strtod@plt>
  4032bc:	ldr	w8, [x21]
  4032c0:	cbnz	w8, 4032ec <ferror@plt+0x18fc>
  4032c4:	ldr	x8, [x29, #24]
  4032c8:	cmp	x8, x19
  4032cc:	b.eq	4032ec <ferror@plt+0x18fc>  // b.none
  4032d0:	cbz	x8, 4032dc <ferror@plt+0x18ec>
  4032d4:	ldrb	w8, [x8]
  4032d8:	cbnz	w8, 4032ec <ferror@plt+0x18fc>
  4032dc:	ldp	x20, x19, [sp, #32]
  4032e0:	ldr	x21, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #48
  4032e8:	ret
  4032ec:	ldr	w8, [x21]
  4032f0:	adrp	x9, 415000 <ferror@plt+0x13610>
  4032f4:	ldr	w0, [x9, #584]
  4032f8:	adrp	x1, 404000 <ferror@plt+0x2610>
  4032fc:	add	x1, x1, #0xc43
  403300:	mov	x2, x20
  403304:	mov	x3, x19
  403308:	cmp	w8, #0x22
  40330c:	b.ne	403314 <ferror@plt+0x1924>  // b.any
  403310:	bl	4019d0 <err@plt>
  403314:	bl	401960 <errx@plt>
  403318:	stp	x29, x30, [sp, #-48]!
  40331c:	mov	x29, sp
  403320:	str	x21, [sp, #16]
  403324:	stp	x20, x19, [sp, #32]
  403328:	mov	x20, x1
  40332c:	mov	x19, x0
  403330:	str	xzr, [x29, #24]
  403334:	bl	401990 <__errno_location@plt>
  403338:	mov	x21, x0
  40333c:	str	wzr, [x0]
  403340:	cbz	x19, 40338c <ferror@plt+0x199c>
  403344:	ldrb	w8, [x19]
  403348:	cbz	w8, 40338c <ferror@plt+0x199c>
  40334c:	add	x1, x29, #0x18
  403350:	mov	w2, #0xa                   	// #10
  403354:	mov	x0, x19
  403358:	bl	4018b0 <strtol@plt>
  40335c:	ldr	w8, [x21]
  403360:	cbnz	w8, 40338c <ferror@plt+0x199c>
  403364:	ldr	x8, [x29, #24]
  403368:	cmp	x8, x19
  40336c:	b.eq	40338c <ferror@plt+0x199c>  // b.none
  403370:	cbz	x8, 40337c <ferror@plt+0x198c>
  403374:	ldrb	w8, [x8]
  403378:	cbnz	w8, 40338c <ferror@plt+0x199c>
  40337c:	ldp	x20, x19, [sp, #32]
  403380:	ldr	x21, [sp, #16]
  403384:	ldp	x29, x30, [sp], #48
  403388:	ret
  40338c:	ldr	w8, [x21]
  403390:	adrp	x9, 415000 <ferror@plt+0x13610>
  403394:	ldr	w0, [x9, #584]
  403398:	adrp	x1, 404000 <ferror@plt+0x2610>
  40339c:	add	x1, x1, #0xc43
  4033a0:	mov	x2, x20
  4033a4:	mov	x3, x19
  4033a8:	cmp	w8, #0x22
  4033ac:	b.ne	4033b4 <ferror@plt+0x19c4>  // b.any
  4033b0:	bl	4019d0 <err@plt>
  4033b4:	bl	401960 <errx@plt>
  4033b8:	stp	x29, x30, [sp, #-48]!
  4033bc:	mov	x29, sp
  4033c0:	str	x21, [sp, #16]
  4033c4:	stp	x20, x19, [sp, #32]
  4033c8:	mov	x20, x1
  4033cc:	mov	x19, x0
  4033d0:	str	xzr, [x29, #24]
  4033d4:	bl	401990 <__errno_location@plt>
  4033d8:	mov	x21, x0
  4033dc:	str	wzr, [x0]
  4033e0:	cbz	x19, 40342c <ferror@plt+0x1a3c>
  4033e4:	ldrb	w8, [x19]
  4033e8:	cbz	w8, 40342c <ferror@plt+0x1a3c>
  4033ec:	add	x1, x29, #0x18
  4033f0:	mov	w2, #0xa                   	// #10
  4033f4:	mov	x0, x19
  4033f8:	bl	401630 <strtoul@plt>
  4033fc:	ldr	w8, [x21]
  403400:	cbnz	w8, 40342c <ferror@plt+0x1a3c>
  403404:	ldr	x8, [x29, #24]
  403408:	cmp	x8, x19
  40340c:	b.eq	40342c <ferror@plt+0x1a3c>  // b.none
  403410:	cbz	x8, 40341c <ferror@plt+0x1a2c>
  403414:	ldrb	w8, [x8]
  403418:	cbnz	w8, 40342c <ferror@plt+0x1a3c>
  40341c:	ldp	x20, x19, [sp, #32]
  403420:	ldr	x21, [sp, #16]
  403424:	ldp	x29, x30, [sp], #48
  403428:	ret
  40342c:	ldr	w8, [x21]
  403430:	adrp	x9, 415000 <ferror@plt+0x13610>
  403434:	ldr	w0, [x9, #584]
  403438:	adrp	x1, 404000 <ferror@plt+0x2610>
  40343c:	add	x1, x1, #0xc43
  403440:	mov	x2, x20
  403444:	mov	x3, x19
  403448:	cmp	w8, #0x22
  40344c:	b.ne	403454 <ferror@plt+0x1a64>  // b.any
  403450:	bl	4019d0 <err@plt>
  403454:	bl	401960 <errx@plt>
  403458:	sub	sp, sp, #0x30
  40345c:	stp	x20, x19, [sp, #32]
  403460:	mov	x20, x1
  403464:	add	x1, sp, #0x8
  403468:	stp	x29, x30, [sp, #16]
  40346c:	add	x29, sp, #0x10
  403470:	mov	x19, x0
  403474:	bl	402ce4 <ferror@plt+0x12f4>
  403478:	cbnz	w0, 403490 <ferror@plt+0x1aa0>
  40347c:	ldr	x0, [sp, #8]
  403480:	ldp	x20, x19, [sp, #32]
  403484:	ldp	x29, x30, [sp, #16]
  403488:	add	sp, sp, #0x30
  40348c:	ret
  403490:	bl	401990 <__errno_location@plt>
  403494:	adrp	x9, 415000 <ferror@plt+0x13610>
  403498:	ldr	w8, [x0]
  40349c:	ldr	w0, [x9, #584]
  4034a0:	adrp	x1, 404000 <ferror@plt+0x2610>
  4034a4:	add	x1, x1, #0xc43
  4034a8:	mov	x2, x20
  4034ac:	mov	x3, x19
  4034b0:	cbnz	w8, 4034b8 <ferror@plt+0x1ac8>
  4034b4:	bl	401960 <errx@plt>
  4034b8:	bl	4019d0 <err@plt>
  4034bc:	stp	x29, x30, [sp, #-32]!
  4034c0:	str	x19, [sp, #16]
  4034c4:	mov	x19, x1
  4034c8:	mov	x1, x2
  4034cc:	mov	x29, sp
  4034d0:	bl	40327c <ferror@plt+0x188c>
  4034d4:	fcvtzs	x8, d0
  4034d8:	mov	x9, #0x848000000000        	// #145685290680320
  4034dc:	movk	x9, #0x412e, lsl #48
  4034e0:	scvtf	d1, x8
  4034e4:	fmov	d2, x9
  4034e8:	fsub	d0, d0, d1
  4034ec:	fmul	d0, d0, d2
  4034f0:	fcvtzs	x9, d0
  4034f4:	stp	x8, x9, [x19]
  4034f8:	ldr	x19, [sp, #16]
  4034fc:	ldp	x29, x30, [sp], #32
  403500:	ret
  403504:	and	w8, w0, #0xf000
  403508:	sub	w8, w8, #0x1, lsl #12
  40350c:	lsr	w9, w8, #12
  403510:	cmp	w9, #0xb
  403514:	mov	w8, wzr
  403518:	b.hi	40356c <ferror@plt+0x1b7c>  // b.pmore
  40351c:	adrp	x10, 404000 <ferror@plt+0x2610>
  403520:	add	x10, x10, #0xc25
  403524:	adr	x11, 403538 <ferror@plt+0x1b48>
  403528:	ldrb	w12, [x10, x9]
  40352c:	add	x11, x11, x12, lsl #2
  403530:	mov	w9, #0x64                  	// #100
  403534:	br	x11
  403538:	mov	w9, #0x70                  	// #112
  40353c:	b	403564 <ferror@plt+0x1b74>
  403540:	mov	w9, #0x63                  	// #99
  403544:	b	403564 <ferror@plt+0x1b74>
  403548:	mov	w9, #0x62                  	// #98
  40354c:	b	403564 <ferror@plt+0x1b74>
  403550:	mov	w9, #0x6c                  	// #108
  403554:	b	403564 <ferror@plt+0x1b74>
  403558:	mov	w9, #0x73                  	// #115
  40355c:	b	403564 <ferror@plt+0x1b74>
  403560:	mov	w9, #0x2d                  	// #45
  403564:	mov	w8, #0x1                   	// #1
  403568:	strb	w9, [x1]
  40356c:	tst	w0, #0x100
  403570:	mov	w9, #0x72                  	// #114
  403574:	mov	w10, #0x2d                  	// #45
  403578:	add	x11, x1, x8
  40357c:	mov	w12, #0x77                  	// #119
  403580:	csel	w17, w10, w9, eq  // eq = none
  403584:	tst	w0, #0x80
  403588:	mov	w14, #0x53                  	// #83
  40358c:	mov	w15, #0x73                  	// #115
  403590:	mov	w16, #0x78                  	// #120
  403594:	strb	w17, [x11]
  403598:	csel	w17, w10, w12, eq  // eq = none
  40359c:	tst	w0, #0x40
  4035a0:	orr	x13, x8, #0x2
  4035a4:	strb	w17, [x11, #1]
  4035a8:	csel	w11, w15, w14, ne  // ne = any
  4035ac:	csel	w17, w16, w10, ne  // ne = any
  4035b0:	tst	w0, #0x800
  4035b4:	csel	w11, w17, w11, eq  // eq = none
  4035b8:	add	x13, x13, x1
  4035bc:	tst	w0, #0x20
  4035c0:	strb	w11, [x13]
  4035c4:	csel	w11, w10, w9, eq  // eq = none
  4035c8:	tst	w0, #0x10
  4035cc:	strb	w11, [x13, #1]
  4035d0:	csel	w11, w10, w12, eq  // eq = none
  4035d4:	tst	w0, #0x8
  4035d8:	csel	w14, w15, w14, ne  // ne = any
  4035dc:	csel	w15, w16, w10, ne  // ne = any
  4035e0:	tst	w0, #0x400
  4035e4:	orr	x8, x8, #0x6
  4035e8:	csel	w14, w15, w14, eq  // eq = none
  4035ec:	tst	w0, #0x4
  4035f0:	add	x8, x8, x1
  4035f4:	csel	w9, w10, w9, eq  // eq = none
  4035f8:	tst	w0, #0x2
  4035fc:	mov	w17, #0x54                  	// #84
  403600:	strb	w11, [x13, #2]
  403604:	mov	w11, #0x74                  	// #116
  403608:	strb	w14, [x13, #3]
  40360c:	strb	w9, [x8]
  403610:	csel	w9, w10, w12, eq  // eq = none
  403614:	tst	w0, #0x1
  403618:	strb	w9, [x8, #1]
  40361c:	csel	w9, w11, w17, ne  // ne = any
  403620:	csel	w10, w16, w10, ne  // ne = any
  403624:	tst	w0, #0x200
  403628:	csel	w9, w10, w9, eq  // eq = none
  40362c:	mov	x0, x1
  403630:	strb	w9, [x8, #2]
  403634:	strb	wzr, [x8, #3]
  403638:	ret
  40363c:	sub	sp, sp, #0x60
  403640:	stp	x22, x21, [sp, #64]
  403644:	stp	x20, x19, [sp, #80]
  403648:	mov	x21, x1
  40364c:	mov	w20, w0
  403650:	add	x22, sp, #0x8
  403654:	stp	x29, x30, [sp, #48]
  403658:	add	x29, sp, #0x30
  40365c:	tbz	w0, #1, 40366c <ferror@plt+0x1c7c>
  403660:	orr	x22, x22, #0x1
  403664:	mov	w8, #0x20                  	// #32
  403668:	strb	w8, [sp, #8]
  40366c:	mov	x0, x21
  403670:	bl	40380c <ferror@plt+0x1e1c>
  403674:	cbz	w0, 403698 <ferror@plt+0x1ca8>
  403678:	mov	w8, #0x6667                	// #26215
  40367c:	movk	w8, #0x6666, lsl #16
  403680:	smull	x8, w0, w8
  403684:	lsr	x9, x8, #63
  403688:	asr	x8, x8, #34
  40368c:	add	w8, w8, w9
  403690:	sxtw	x9, w8
  403694:	b	40369c <ferror@plt+0x1cac>
  403698:	mov	x9, xzr
  40369c:	adrp	x8, 404000 <ferror@plt+0x2610>
  4036a0:	add	x8, x8, #0xc4c
  4036a4:	ldrb	w11, [x8, x9]
  4036a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4036ac:	lsl	x8, x10, x0
  4036b0:	bic	x8, x21, x8
  4036b4:	cmp	w0, #0x0
  4036b8:	mov	x10, x22
  4036bc:	lsr	x19, x21, x0
  4036c0:	csel	x8, x8, xzr, ne  // ne = any
  4036c4:	strb	w11, [x10], #1
  4036c8:	tbz	w20, #0, 4036dc <ferror@plt+0x1cec>
  4036cc:	cbz	x9, 4036dc <ferror@plt+0x1cec>
  4036d0:	mov	w9, #0x4269                	// #17001
  4036d4:	add	x10, x22, #0x3
  4036d8:	sturh	w9, [x22, #1]
  4036dc:	strb	wzr, [x10]
  4036e0:	cbz	x8, 403728 <ferror@plt+0x1d38>
  4036e4:	sub	w9, w0, #0xa
  4036e8:	lsr	x8, x8, x9
  4036ec:	tbnz	w20, #2, 403734 <ferror@plt+0x1d44>
  4036f0:	mov	x10, #0xf5c3                	// #62915
  4036f4:	movk	x10, #0x5c28, lsl #16
  4036f8:	add	x9, x8, #0x32
  4036fc:	movk	x10, #0xc28f, lsl #32
  403700:	movk	x10, #0x28f5, lsl #48
  403704:	sub	x8, x8, #0x3b6
  403708:	lsr	x9, x9, #2
  40370c:	cmp	x8, #0x64
  403710:	umulh	x8, x9, x10
  403714:	lsr	x8, x8, #2
  403718:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40371c:	cinc	w19, w19, cc  // cc = lo, ul, last
  403720:	cbnz	x20, 403764 <ferror@plt+0x1d74>
  403724:	b	4037d4 <ferror@plt+0x1de4>
  403728:	mov	x20, xzr
  40372c:	cbnz	x20, 403764 <ferror@plt+0x1d74>
  403730:	b	4037d4 <ferror@plt+0x1de4>
  403734:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403738:	add	x8, x8, #0x5
  40373c:	movk	x9, #0xcccd
  403740:	umulh	x10, x8, x9
  403744:	lsr	x20, x10, #3
  403748:	mul	x9, x20, x9
  40374c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403750:	ror	x9, x9, #1
  403754:	movk	x10, #0x1999, lsl #48
  403758:	cmp	x9, x10
  40375c:	b.ls	4037b4 <ferror@plt+0x1dc4>  // b.plast
  403760:	cbz	x20, 4037d4 <ferror@plt+0x1de4>
  403764:	bl	401700 <localeconv@plt>
  403768:	cbz	x0, 403778 <ferror@plt+0x1d88>
  40376c:	ldr	x4, [x0]
  403770:	cbnz	x4, 403780 <ferror@plt+0x1d90>
  403774:	b	403788 <ferror@plt+0x1d98>
  403778:	mov	x4, xzr
  40377c:	cbz	x4, 403788 <ferror@plt+0x1d98>
  403780:	ldrb	w8, [x4]
  403784:	cbnz	w8, 403790 <ferror@plt+0x1da0>
  403788:	adrp	x4, 404000 <ferror@plt+0x2610>
  40378c:	add	x4, x4, #0xc54
  403790:	adrp	x2, 404000 <ferror@plt+0x2610>
  403794:	add	x2, x2, #0xc56
  403798:	add	x0, sp, #0x10
  40379c:	add	x6, sp, #0x8
  4037a0:	mov	w1, #0x20                  	// #32
  4037a4:	mov	w3, w19
  4037a8:	mov	x5, x20
  4037ac:	bl	4016f0 <snprintf@plt>
  4037b0:	b	4037f0 <ferror@plt+0x1e00>
  4037b4:	mov	x9, #0xf5c3                	// #62915
  4037b8:	movk	x9, #0x5c28, lsl #16
  4037bc:	movk	x9, #0xc28f, lsl #32
  4037c0:	lsr	x8, x8, #2
  4037c4:	movk	x9, #0x28f5, lsl #48
  4037c8:	umulh	x8, x8, x9
  4037cc:	lsr	x20, x8, #2
  4037d0:	cbnz	x20, 403764 <ferror@plt+0x1d74>
  4037d4:	adrp	x2, 404000 <ferror@plt+0x2610>
  4037d8:	add	x2, x2, #0xc60
  4037dc:	add	x0, sp, #0x10
  4037e0:	add	x4, sp, #0x8
  4037e4:	mov	w1, #0x20                  	// #32
  4037e8:	mov	w3, w19
  4037ec:	bl	4016f0 <snprintf@plt>
  4037f0:	add	x0, sp, #0x10
  4037f4:	bl	4017d0 <strdup@plt>
  4037f8:	ldp	x20, x19, [sp, #80]
  4037fc:	ldp	x22, x21, [sp, #64]
  403800:	ldp	x29, x30, [sp, #48]
  403804:	add	sp, sp, #0x60
  403808:	ret
  40380c:	mov	w8, #0xa                   	// #10
  403810:	lsr	x9, x0, x8
  403814:	cbz	x9, 403828 <ferror@plt+0x1e38>
  403818:	cmp	x8, #0x33
  40381c:	add	x8, x8, #0xa
  403820:	b.cc	403810 <ferror@plt+0x1e20>  // b.lo, b.ul, b.last
  403824:	mov	w8, #0x46                  	// #70
  403828:	sub	w0, w8, #0xa
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-80]!
  403834:	stp	x26, x25, [sp, #16]
  403838:	stp	x24, x23, [sp, #32]
  40383c:	stp	x22, x21, [sp, #48]
  403840:	stp	x20, x19, [sp, #64]
  403844:	mov	x29, sp
  403848:	cbz	x0, 40392c <ferror@plt+0x1f3c>
  40384c:	mov	x20, x3
  403850:	mov	w19, #0xffffffff            	// #-1
  403854:	cbz	x3, 403948 <ferror@plt+0x1f58>
  403858:	mov	x21, x2
  40385c:	cbz	x2, 403948 <ferror@plt+0x1f58>
  403860:	mov	x22, x1
  403864:	cbz	x1, 403948 <ferror@plt+0x1f58>
  403868:	ldrb	w8, [x0]
  40386c:	cbz	w8, 403948 <ferror@plt+0x1f58>
  403870:	ldrb	w8, [x0]
  403874:	cbz	w8, 403934 <ferror@plt+0x1f44>
  403878:	mov	x24, xzr
  40387c:	mov	x23, xzr
  403880:	add	x25, x0, #0x1
  403884:	b	403890 <ferror@plt+0x1ea0>
  403888:	ldrb	w8, [x25], #1
  40388c:	cbz	w8, 403944 <ferror@plt+0x1f54>
  403890:	cmp	x24, x21
  403894:	b.cs	403904 <ferror@plt+0x1f14>  // b.hs, b.nlast
  403898:	ldrb	w10, [x25]
  40389c:	sub	x9, x25, #0x1
  4038a0:	cmp	x23, #0x0
  4038a4:	and	w8, w8, #0xff
  4038a8:	csel	x23, x9, x23, eq  // eq = none
  4038ac:	cmp	w8, #0x2c
  4038b0:	csel	x8, x9, xzr, eq  // eq = none
  4038b4:	cmp	w10, #0x0
  4038b8:	csel	x26, x25, x8, eq  // eq = none
  4038bc:	mov	w8, #0x4                   	// #4
  4038c0:	cbz	x23, 40390c <ferror@plt+0x1f1c>
  4038c4:	cbz	x26, 40390c <ferror@plt+0x1f1c>
  4038c8:	subs	x1, x26, x23
  4038cc:	b.ls	40391c <ferror@plt+0x1f2c>  // b.plast
  4038d0:	mov	x0, x23
  4038d4:	blr	x20
  4038d8:	cmn	w0, #0x1
  4038dc:	b.eq	40391c <ferror@plt+0x1f2c>  // b.none
  4038e0:	str	w0, [x22, x24, lsl #2]
  4038e4:	ldrb	w8, [x26]
  4038e8:	mov	x23, xzr
  4038ec:	add	x24, x24, #0x1
  4038f0:	cmp	w8, #0x0
  4038f4:	cset	w8, eq  // eq = none
  4038f8:	lsl	w8, w8, #1
  4038fc:	cbnz	w8, 403910 <ferror@plt+0x1f20>
  403900:	b	403888 <ferror@plt+0x1e98>
  403904:	mov	w19, #0xfffffffe            	// #-2
  403908:	mov	w8, #0x1                   	// #1
  40390c:	cbz	w8, 403888 <ferror@plt+0x1e98>
  403910:	cmp	w8, #0x4
  403914:	b.eq	403888 <ferror@plt+0x1e98>  // b.none
  403918:	b	40393c <ferror@plt+0x1f4c>
  40391c:	mov	w19, #0xffffffff            	// #-1
  403920:	mov	w8, #0x1                   	// #1
  403924:	cbnz	w8, 403910 <ferror@plt+0x1f20>
  403928:	b	403888 <ferror@plt+0x1e98>
  40392c:	mov	w19, #0xffffffff            	// #-1
  403930:	b	403948 <ferror@plt+0x1f58>
  403934:	mov	x24, xzr
  403938:	b	403944 <ferror@plt+0x1f54>
  40393c:	cmp	w8, #0x2
  403940:	b.ne	403948 <ferror@plt+0x1f58>  // b.any
  403944:	mov	w19, w24
  403948:	mov	w0, w19
  40394c:	ldp	x20, x19, [sp, #64]
  403950:	ldp	x22, x21, [sp, #48]
  403954:	ldp	x24, x23, [sp, #32]
  403958:	ldp	x26, x25, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #80
  403960:	ret
  403964:	stp	x29, x30, [sp, #-32]!
  403968:	str	x19, [sp, #16]
  40396c:	mov	x29, sp
  403970:	cbz	x0, 403994 <ferror@plt+0x1fa4>
  403974:	mov	x19, x3
  403978:	mov	w8, #0xffffffff            	// #-1
  40397c:	cbz	x3, 403998 <ferror@plt+0x1fa8>
  403980:	ldrb	w9, [x0]
  403984:	cbz	w9, 403998 <ferror@plt+0x1fa8>
  403988:	ldr	x8, [x19]
  40398c:	cmp	x8, x2
  403990:	b.ls	4039a8 <ferror@plt+0x1fb8>  // b.plast
  403994:	mov	w8, #0xffffffff            	// #-1
  403998:	ldr	x19, [sp, #16]
  40399c:	mov	w0, w8
  4039a0:	ldp	x29, x30, [sp], #32
  4039a4:	ret
  4039a8:	cmp	w9, #0x2b
  4039ac:	b.ne	4039b8 <ferror@plt+0x1fc8>  // b.any
  4039b0:	add	x0, x0, #0x1
  4039b4:	b	4039bc <ferror@plt+0x1fcc>
  4039b8:	str	xzr, [x19]
  4039bc:	ldr	x8, [x19]
  4039c0:	mov	x3, x4
  4039c4:	add	x1, x1, x8, lsl #2
  4039c8:	sub	x2, x2, x8
  4039cc:	bl	403830 <ferror@plt+0x1e40>
  4039d0:	mov	w8, w0
  4039d4:	cmp	w0, #0x1
  4039d8:	b.lt	403998 <ferror@plt+0x1fa8>  // b.tstop
  4039dc:	ldr	x9, [x19]
  4039e0:	add	x9, x9, w8, sxtw
  4039e4:	str	x9, [x19]
  4039e8:	b	403998 <ferror@plt+0x1fa8>
  4039ec:	stp	x29, x30, [sp, #-80]!
  4039f0:	stp	x22, x21, [sp, #48]
  4039f4:	mov	w21, #0xffffffea            	// #-22
  4039f8:	str	x25, [sp, #16]
  4039fc:	stp	x24, x23, [sp, #32]
  403a00:	stp	x20, x19, [sp, #64]
  403a04:	mov	x29, sp
  403a08:	cbz	x1, 403af4 <ferror@plt+0x2104>
  403a0c:	cbz	x0, 403af4 <ferror@plt+0x2104>
  403a10:	mov	x19, x2
  403a14:	cbz	x2, 403af4 <ferror@plt+0x2104>
  403a18:	ldrb	w8, [x0]
  403a1c:	cbz	w8, 403af0 <ferror@plt+0x2100>
  403a20:	mov	x20, x1
  403a24:	mov	x22, xzr
  403a28:	add	x23, x0, #0x1
  403a2c:	mov	w24, #0x1                   	// #1
  403a30:	b	403a3c <ferror@plt+0x204c>
  403a34:	ldrb	w8, [x23], #1
  403a38:	cbz	w8, 403af0 <ferror@plt+0x2100>
  403a3c:	mov	x9, x23
  403a40:	ldrb	w10, [x9], #-1
  403a44:	cmp	x22, #0x0
  403a48:	and	w8, w8, #0xff
  403a4c:	csel	x22, x9, x22, eq  // eq = none
  403a50:	cmp	w8, #0x2c
  403a54:	csel	x8, x9, xzr, eq  // eq = none
  403a58:	cmp	w10, #0x0
  403a5c:	csel	x25, x23, x8, eq  // eq = none
  403a60:	mov	w8, #0x4                   	// #4
  403a64:	cbz	x22, 403ac8 <ferror@plt+0x20d8>
  403a68:	cbz	x25, 403ac8 <ferror@plt+0x20d8>
  403a6c:	subs	x1, x25, x22
  403a70:	b.ls	403ac0 <ferror@plt+0x20d0>  // b.plast
  403a74:	mov	x0, x22
  403a78:	blr	x19
  403a7c:	tbnz	w0, #31, 403ad8 <ferror@plt+0x20e8>
  403a80:	add	w8, w0, #0x7
  403a84:	cmp	w0, #0x0
  403a88:	csel	w8, w8, w0, lt  // lt = tstop
  403a8c:	sbfx	x8, x8, #3, #29
  403a90:	ldrb	w9, [x20, x8]
  403a94:	and	w10, w0, #0x7
  403a98:	lsl	w10, w24, w10
  403a9c:	mov	x22, xzr
  403aa0:	orr	w9, w9, w10
  403aa4:	strb	w9, [x20, x8]
  403aa8:	ldrb	w8, [x25]
  403aac:	cmp	w8, #0x0
  403ab0:	cset	w8, eq  // eq = none
  403ab4:	lsl	w8, w8, #1
  403ab8:	cbnz	w8, 403acc <ferror@plt+0x20dc>
  403abc:	b	403a34 <ferror@plt+0x2044>
  403ac0:	mov	w21, #0xffffffff            	// #-1
  403ac4:	mov	w8, #0x1                   	// #1
  403ac8:	cbz	w8, 403a34 <ferror@plt+0x2044>
  403acc:	cmp	w8, #0x4
  403ad0:	b.eq	403a34 <ferror@plt+0x2044>  // b.none
  403ad4:	b	403ae8 <ferror@plt+0x20f8>
  403ad8:	mov	w8, #0x1                   	// #1
  403adc:	mov	w21, w0
  403ae0:	cbnz	w8, 403acc <ferror@plt+0x20dc>
  403ae4:	b	403a34 <ferror@plt+0x2044>
  403ae8:	cmp	w8, #0x2
  403aec:	b.ne	403af4 <ferror@plt+0x2104>  // b.any
  403af0:	mov	w21, wzr
  403af4:	mov	w0, w21
  403af8:	ldp	x20, x19, [sp, #64]
  403afc:	ldp	x22, x21, [sp, #48]
  403b00:	ldp	x24, x23, [sp, #32]
  403b04:	ldr	x25, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #80
  403b0c:	ret
  403b10:	stp	x29, x30, [sp, #-64]!
  403b14:	stp	x22, x21, [sp, #32]
  403b18:	mov	w21, #0xffffffea            	// #-22
  403b1c:	stp	x24, x23, [sp, #16]
  403b20:	stp	x20, x19, [sp, #48]
  403b24:	mov	x29, sp
  403b28:	cbz	x1, 403bf8 <ferror@plt+0x2208>
  403b2c:	cbz	x0, 403bf8 <ferror@plt+0x2208>
  403b30:	mov	x19, x2
  403b34:	cbz	x2, 403bf8 <ferror@plt+0x2208>
  403b38:	ldrb	w8, [x0]
  403b3c:	cbz	w8, 403bf4 <ferror@plt+0x2204>
  403b40:	mov	x20, x1
  403b44:	mov	x22, xzr
  403b48:	add	x23, x0, #0x1
  403b4c:	b	403b58 <ferror@plt+0x2168>
  403b50:	ldrb	w8, [x23], #1
  403b54:	cbz	w8, 403bf4 <ferror@plt+0x2204>
  403b58:	mov	x9, x23
  403b5c:	ldrb	w10, [x9], #-1
  403b60:	cmp	x22, #0x0
  403b64:	and	w8, w8, #0xff
  403b68:	csel	x22, x9, x22, eq  // eq = none
  403b6c:	cmp	w8, #0x2c
  403b70:	csel	x8, x9, xzr, eq  // eq = none
  403b74:	cmp	w10, #0x0
  403b78:	csel	x24, x23, x8, eq  // eq = none
  403b7c:	mov	w8, #0x4                   	// #4
  403b80:	cbz	x22, 403bcc <ferror@plt+0x21dc>
  403b84:	cbz	x24, 403bcc <ferror@plt+0x21dc>
  403b88:	subs	x1, x24, x22
  403b8c:	b.ls	403bc4 <ferror@plt+0x21d4>  // b.plast
  403b90:	mov	x0, x22
  403b94:	blr	x19
  403b98:	tbnz	x0, #63, 403bdc <ferror@plt+0x21ec>
  403b9c:	ldr	x8, [x20]
  403ba0:	mov	x22, xzr
  403ba4:	orr	x8, x8, x0
  403ba8:	str	x8, [x20]
  403bac:	ldrb	w8, [x24]
  403bb0:	cmp	w8, #0x0
  403bb4:	cset	w8, eq  // eq = none
  403bb8:	lsl	w8, w8, #1
  403bbc:	cbnz	w8, 403bd0 <ferror@plt+0x21e0>
  403bc0:	b	403b50 <ferror@plt+0x2160>
  403bc4:	mov	w21, #0xffffffff            	// #-1
  403bc8:	mov	w8, #0x1                   	// #1
  403bcc:	cbz	w8, 403b50 <ferror@plt+0x2160>
  403bd0:	cmp	w8, #0x4
  403bd4:	b.eq	403b50 <ferror@plt+0x2160>  // b.none
  403bd8:	b	403bec <ferror@plt+0x21fc>
  403bdc:	mov	w8, #0x1                   	// #1
  403be0:	mov	w21, w0
  403be4:	cbnz	w8, 403bd0 <ferror@plt+0x21e0>
  403be8:	b	403b50 <ferror@plt+0x2160>
  403bec:	cmp	w8, #0x2
  403bf0:	b.ne	403bf8 <ferror@plt+0x2208>  // b.any
  403bf4:	mov	w21, wzr
  403bf8:	mov	w0, w21
  403bfc:	ldp	x20, x19, [sp, #48]
  403c00:	ldp	x22, x21, [sp, #32]
  403c04:	ldp	x24, x23, [sp, #16]
  403c08:	ldp	x29, x30, [sp], #64
  403c0c:	ret
  403c10:	stp	x29, x30, [sp, #-64]!
  403c14:	mov	x29, sp
  403c18:	str	x23, [sp, #16]
  403c1c:	stp	x22, x21, [sp, #32]
  403c20:	stp	x20, x19, [sp, #48]
  403c24:	str	xzr, [x29, #24]
  403c28:	cbz	x0, 403d18 <ferror@plt+0x2328>
  403c2c:	mov	w21, w3
  403c30:	mov	x19, x2
  403c34:	mov	x23, x1
  403c38:	mov	x22, x0
  403c3c:	str	w3, [x1]
  403c40:	str	w3, [x2]
  403c44:	bl	401990 <__errno_location@plt>
  403c48:	str	wzr, [x0]
  403c4c:	ldrb	w8, [x22]
  403c50:	mov	x20, x0
  403c54:	cmp	w8, #0x3a
  403c58:	b.ne	403ca0 <ferror@plt+0x22b0>  // b.any
  403c5c:	add	x21, x22, #0x1
  403c60:	add	x1, x29, #0x18
  403c64:	mov	w2, #0xa                   	// #10
  403c68:	mov	x0, x21
  403c6c:	bl	4018b0 <strtol@plt>
  403c70:	str	w0, [x19]
  403c74:	ldr	w8, [x20]
  403c78:	mov	w0, #0xffffffff            	// #-1
  403c7c:	cbnz	w8, 403d18 <ferror@plt+0x2328>
  403c80:	ldr	x8, [x29, #24]
  403c84:	cbz	x8, 403d18 <ferror@plt+0x2328>
  403c88:	cmp	x8, x21
  403c8c:	mov	w0, #0xffffffff            	// #-1
  403c90:	b.eq	403d18 <ferror@plt+0x2328>  // b.none
  403c94:	ldrb	w8, [x8]
  403c98:	cbz	w8, 403d14 <ferror@plt+0x2324>
  403c9c:	b	403d18 <ferror@plt+0x2328>
  403ca0:	add	x1, x29, #0x18
  403ca4:	mov	w2, #0xa                   	// #10
  403ca8:	mov	x0, x22
  403cac:	bl	4018b0 <strtol@plt>
  403cb0:	str	w0, [x23]
  403cb4:	str	w0, [x19]
  403cb8:	ldr	x8, [x29, #24]
  403cbc:	mov	w0, #0xffffffff            	// #-1
  403cc0:	cmp	x8, x22
  403cc4:	b.eq	403d18 <ferror@plt+0x2328>  // b.none
  403cc8:	ldr	w9, [x20]
  403ccc:	cbnz	w9, 403d18 <ferror@plt+0x2328>
  403cd0:	cbz	x8, 403d18 <ferror@plt+0x2328>
  403cd4:	ldrb	w9, [x8]
  403cd8:	cmp	w9, #0x2d
  403cdc:	b.eq	403d00 <ferror@plt+0x2310>  // b.none
  403ce0:	cmp	w9, #0x3a
  403ce4:	b.ne	403d14 <ferror@plt+0x2324>  // b.any
  403ce8:	ldrb	w10, [x8, #1]
  403cec:	cbz	w10, 403d10 <ferror@plt+0x2320>
  403cf0:	cmp	w9, #0x3a
  403cf4:	b.eq	403d00 <ferror@plt+0x2310>  // b.none
  403cf8:	cmp	w9, #0x2d
  403cfc:	b.ne	403d14 <ferror@plt+0x2324>  // b.any
  403d00:	add	x21, x8, #0x1
  403d04:	str	xzr, [x29, #24]
  403d08:	str	wzr, [x20]
  403d0c:	b	403c60 <ferror@plt+0x2270>
  403d10:	str	w21, [x19]
  403d14:	mov	w0, wzr
  403d18:	ldp	x20, x19, [sp, #48]
  403d1c:	ldp	x22, x21, [sp, #32]
  403d20:	ldr	x23, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #64
  403d28:	ret
  403d2c:	sub	sp, sp, #0x50
  403d30:	stp	x20, x19, [sp, #64]
  403d34:	mov	x20, x1
  403d38:	mov	x19, x0
  403d3c:	stp	x29, x30, [sp, #16]
  403d40:	stp	x24, x23, [sp, #32]
  403d44:	stp	x22, x21, [sp, #48]
  403d48:	add	x29, sp, #0x10
  403d4c:	mov	w0, wzr
  403d50:	cbz	x20, 403e1c <ferror@plt+0x242c>
  403d54:	cbz	x19, 403e1c <ferror@plt+0x242c>
  403d58:	add	x1, sp, #0x8
  403d5c:	mov	x0, x19
  403d60:	bl	403e34 <ferror@plt+0x2444>
  403d64:	mov	x21, x0
  403d68:	mov	x1, sp
  403d6c:	mov	x0, x20
  403d70:	bl	403e34 <ferror@plt+0x2444>
  403d74:	ldp	x24, x22, [sp]
  403d78:	adds	x8, x24, x22
  403d7c:	b.eq	403da8 <ferror@plt+0x23b8>  // b.none
  403d80:	mov	x23, x0
  403d84:	cmp	x8, #0x1
  403d88:	b.ne	403dd0 <ferror@plt+0x23e0>  // b.any
  403d8c:	cbz	x21, 403db4 <ferror@plt+0x23c4>
  403d90:	ldrb	w8, [x21]
  403d94:	cmp	w8, #0x2f
  403d98:	b.ne	403db4 <ferror@plt+0x23c4>  // b.any
  403d9c:	mov	w0, #0x1                   	// #1
  403da0:	cbnz	w0, 403e10 <ferror@plt+0x2420>
  403da4:	b	403d4c <ferror@plt+0x235c>
  403da8:	mov	w0, #0x1                   	// #1
  403dac:	cbnz	w0, 403e10 <ferror@plt+0x2420>
  403db0:	b	403d4c <ferror@plt+0x235c>
  403db4:	cbz	x23, 403dd0 <ferror@plt+0x23e0>
  403db8:	ldrb	w8, [x23]
  403dbc:	cmp	w8, #0x2f
  403dc0:	b.ne	403dd0 <ferror@plt+0x23e0>  // b.any
  403dc4:	mov	w0, #0x1                   	// #1
  403dc8:	cbnz	w0, 403e10 <ferror@plt+0x2420>
  403dcc:	b	403d4c <ferror@plt+0x235c>
  403dd0:	mov	w0, #0x3                   	// #3
  403dd4:	cbz	x21, 403dfc <ferror@plt+0x240c>
  403dd8:	cbz	x23, 403dfc <ferror@plt+0x240c>
  403ddc:	cmp	x22, x24
  403de0:	b.ne	403dfc <ferror@plt+0x240c>  // b.any
  403de4:	mov	x0, x21
  403de8:	mov	x1, x23
  403dec:	mov	x2, x22
  403df0:	bl	401770 <strncmp@plt>
  403df4:	cbz	w0, 403e04 <ferror@plt+0x2414>
  403df8:	mov	w0, #0x3                   	// #3
  403dfc:	cbnz	w0, 403e10 <ferror@plt+0x2420>
  403e00:	b	403d4c <ferror@plt+0x235c>
  403e04:	add	x19, x21, x22
  403e08:	add	x20, x23, x24
  403e0c:	cbz	w0, 403d4c <ferror@plt+0x235c>
  403e10:	cmp	w0, #0x3
  403e14:	b.ne	403e1c <ferror@plt+0x242c>  // b.any
  403e18:	mov	w0, wzr
  403e1c:	ldp	x20, x19, [sp, #64]
  403e20:	ldp	x22, x21, [sp, #48]
  403e24:	ldp	x24, x23, [sp, #32]
  403e28:	ldp	x29, x30, [sp, #16]
  403e2c:	add	sp, sp, #0x50
  403e30:	ret
  403e34:	mov	x8, x0
  403e38:	str	xzr, [x1]
  403e3c:	mov	x0, x8
  403e40:	cbz	x8, 403e88 <ferror@plt+0x2498>
  403e44:	ldrb	w9, [x0]
  403e48:	cmp	w9, #0x2f
  403e4c:	b.ne	403e60 <ferror@plt+0x2470>  // b.any
  403e50:	mov	x8, x0
  403e54:	ldrb	w10, [x8, #1]!
  403e58:	cmp	w10, #0x2f
  403e5c:	b.eq	403e3c <ferror@plt+0x244c>  // b.none
  403e60:	cbz	w9, 403e84 <ferror@plt+0x2494>
  403e64:	mov	w8, #0x1                   	// #1
  403e68:	str	x8, [x1]
  403e6c:	ldrb	w9, [x0, x8]
  403e70:	cbz	w9, 403e88 <ferror@plt+0x2498>
  403e74:	cmp	w9, #0x2f
  403e78:	b.eq	403e88 <ferror@plt+0x2498>  // b.none
  403e7c:	add	x8, x8, #0x1
  403e80:	b	403e68 <ferror@plt+0x2478>
  403e84:	mov	x0, xzr
  403e88:	ret
  403e8c:	stp	x29, x30, [sp, #-64]!
  403e90:	orr	x8, x0, x1
  403e94:	stp	x24, x23, [sp, #16]
  403e98:	stp	x22, x21, [sp, #32]
  403e9c:	stp	x20, x19, [sp, #48]
  403ea0:	mov	x29, sp
  403ea4:	cbz	x8, 403ed8 <ferror@plt+0x24e8>
  403ea8:	mov	x19, x1
  403eac:	mov	x22, x0
  403eb0:	mov	x20, x2
  403eb4:	cbz	x0, 403eec <ferror@plt+0x24fc>
  403eb8:	cbz	x19, 403f00 <ferror@plt+0x2510>
  403ebc:	mov	x0, x22
  403ec0:	bl	401640 <strlen@plt>
  403ec4:	mvn	x8, x0
  403ec8:	cmp	x8, x20
  403ecc:	b.cs	403f08 <ferror@plt+0x2518>  // b.hs, b.nlast
  403ed0:	mov	x21, xzr
  403ed4:	b	403f44 <ferror@plt+0x2554>
  403ed8:	adrp	x0, 404000 <ferror@plt+0x2610>
  403edc:	add	x0, x0, #0x9aa
  403ee0:	bl	4017d0 <strdup@plt>
  403ee4:	mov	x21, x0
  403ee8:	b	403f44 <ferror@plt+0x2554>
  403eec:	mov	x0, x19
  403ef0:	mov	x1, x20
  403ef4:	bl	4018f0 <strndup@plt>
  403ef8:	mov	x21, x0
  403efc:	b	403f44 <ferror@plt+0x2554>
  403f00:	mov	x0, x22
  403f04:	b	403ee0 <ferror@plt+0x24f0>
  403f08:	add	x24, x0, x20
  403f0c:	mov	x23, x0
  403f10:	add	x0, x24, #0x1
  403f14:	bl	401740 <malloc@plt>
  403f18:	mov	x21, x0
  403f1c:	cbz	x0, 403f44 <ferror@plt+0x2554>
  403f20:	mov	x0, x21
  403f24:	mov	x1, x22
  403f28:	mov	x2, x23
  403f2c:	bl	401610 <memcpy@plt>
  403f30:	add	x0, x21, x23
  403f34:	mov	x1, x19
  403f38:	mov	x2, x20
  403f3c:	bl	401610 <memcpy@plt>
  403f40:	strb	wzr, [x21, x24]
  403f44:	mov	x0, x21
  403f48:	ldp	x20, x19, [sp, #48]
  403f4c:	ldp	x22, x21, [sp, #32]
  403f50:	ldp	x24, x23, [sp, #16]
  403f54:	ldp	x29, x30, [sp], #64
  403f58:	ret
  403f5c:	stp	x29, x30, [sp, #-32]!
  403f60:	stp	x20, x19, [sp, #16]
  403f64:	mov	x19, x1
  403f68:	mov	x20, x0
  403f6c:	mov	x29, sp
  403f70:	cbz	x1, 403f84 <ferror@plt+0x2594>
  403f74:	mov	x0, x19
  403f78:	bl	401640 <strlen@plt>
  403f7c:	mov	x2, x0
  403f80:	b	403f88 <ferror@plt+0x2598>
  403f84:	mov	x2, xzr
  403f88:	mov	x0, x20
  403f8c:	mov	x1, x19
  403f90:	bl	403e8c <ferror@plt+0x249c>
  403f94:	ldp	x20, x19, [sp, #16]
  403f98:	ldp	x29, x30, [sp], #32
  403f9c:	ret
  403fa0:	sub	sp, sp, #0x120
  403fa4:	stp	x29, x30, [sp, #256]
  403fa8:	add	x29, sp, #0x100
  403fac:	add	x9, sp, #0x80
  403fb0:	mov	x10, sp
  403fb4:	mov	x11, #0xffffffffffffffd0    	// #-48
  403fb8:	add	x8, x29, #0x20
  403fbc:	movk	x11, #0xff80, lsl #32
  403fc0:	add	x9, x9, #0x30
  403fc4:	add	x10, x10, #0x80
  403fc8:	stp	x8, x9, [x29, #-32]
  403fcc:	stp	x10, x11, [x29, #-16]
  403fd0:	stp	q1, q2, [sp, #16]
  403fd4:	str	q0, [sp]
  403fd8:	ldp	q0, q1, [x29, #-32]
  403fdc:	stp	x28, x19, [sp, #272]
  403fe0:	mov	x19, x0
  403fe4:	stp	x2, x3, [sp, #128]
  403fe8:	sub	x0, x29, #0x28
  403fec:	sub	x2, x29, #0x50
  403ff0:	stp	x4, x5, [sp, #144]
  403ff4:	stp	x6, x7, [sp, #160]
  403ff8:	stp	q3, q4, [sp, #48]
  403ffc:	stp	q5, q6, [sp, #80]
  404000:	str	q7, [sp, #112]
  404004:	stp	q0, q1, [x29, #-80]
  404008:	bl	4018e0 <vasprintf@plt>
  40400c:	tbnz	w0, #31, 404034 <ferror@plt+0x2644>
  404010:	ldur	x1, [x29, #-40]
  404014:	sxtw	x2, w0
  404018:	mov	x0, x19
  40401c:	bl	403e8c <ferror@plt+0x249c>
  404020:	ldur	x8, [x29, #-40]
  404024:	mov	x19, x0
  404028:	mov	x0, x8
  40402c:	bl	4018c0 <free@plt>
  404030:	b	404038 <ferror@plt+0x2648>
  404034:	mov	x19, xzr
  404038:	mov	x0, x19
  40403c:	ldp	x28, x19, [sp, #272]
  404040:	ldp	x29, x30, [sp, #256]
  404044:	add	sp, sp, #0x120
  404048:	ret
  40404c:	stp	x29, x30, [sp, #-80]!
  404050:	stp	x24, x23, [sp, #32]
  404054:	stp	x22, x21, [sp, #48]
  404058:	stp	x20, x19, [sp, #64]
  40405c:	ldr	x19, [x0]
  404060:	str	x25, [sp, #16]
  404064:	mov	x29, sp
  404068:	ldrb	w8, [x19]
  40406c:	cbz	w8, 40416c <ferror@plt+0x277c>
  404070:	mov	x20, x0
  404074:	mov	x22, x1
  404078:	mov	x0, x19
  40407c:	mov	x1, x2
  404080:	mov	w23, w3
  404084:	mov	x21, x2
  404088:	bl	401900 <strspn@plt>
  40408c:	add	x19, x19, x0
  404090:	ldrb	w8, [x19]
  404094:	cbz	x8, 404168 <ferror@plt+0x2778>
  404098:	cbz	w23, 404120 <ferror@plt+0x2730>
  40409c:	cmp	w8, #0x3f
  4040a0:	b.hi	404138 <ferror@plt+0x2748>  // b.pmore
  4040a4:	mov	w9, #0x1                   	// #1
  4040a8:	lsl	x8, x9, x8
  4040ac:	mov	x9, #0x1                   	// #1
  4040b0:	movk	x9, #0x84, lsl #32
  4040b4:	and	x8, x8, x9
  4040b8:	cbz	x8, 404138 <ferror@plt+0x2748>
  4040bc:	mov	x23, x19
  4040c0:	ldrb	w25, [x23], #1
  4040c4:	add	x1, x29, #0x1c
  4040c8:	strb	wzr, [x29, #29]
  4040cc:	mov	x0, x23
  4040d0:	strb	w25, [x29, #28]
  4040d4:	bl	4041a4 <ferror@plt+0x27b4>
  4040d8:	str	x0, [x22]
  4040dc:	add	x8, x0, x19
  4040e0:	ldrb	w9, [x8, #1]
  4040e4:	mov	w8, wzr
  4040e8:	cbz	w9, 404190 <ferror@plt+0x27a0>
  4040ec:	cmp	w9, w25
  4040f0:	b.ne	404190 <ferror@plt+0x27a0>  // b.any
  4040f4:	add	x8, x0, x19
  4040f8:	ldrsb	w1, [x8, #2]
  4040fc:	mov	x24, x0
  404100:	cbz	w1, 404110 <ferror@plt+0x2720>
  404104:	mov	x0, x21
  404108:	bl	401910 <strchr@plt>
  40410c:	cbz	x0, 40418c <ferror@plt+0x279c>
  404110:	add	x8, x19, x24
  404114:	add	x19, x8, #0x2
  404118:	mov	w8, #0x1                   	// #1
  40411c:	b	404194 <ferror@plt+0x27a4>
  404120:	mov	x0, x19
  404124:	mov	x1, x21
  404128:	bl	401970 <strcspn@plt>
  40412c:	str	x0, [x22]
  404130:	add	x22, x19, x0
  404134:	b	404160 <ferror@plt+0x2770>
  404138:	mov	x0, x19
  40413c:	mov	x1, x21
  404140:	bl	4041a4 <ferror@plt+0x27b4>
  404144:	str	x0, [x22]
  404148:	add	x22, x19, x0
  40414c:	ldrsb	w1, [x22]
  404150:	cbz	w1, 404160 <ferror@plt+0x2770>
  404154:	mov	x0, x21
  404158:	bl	401910 <strchr@plt>
  40415c:	cbz	x0, 404168 <ferror@plt+0x2778>
  404160:	str	x22, [x20]
  404164:	b	404170 <ferror@plt+0x2780>
  404168:	str	x19, [x20]
  40416c:	mov	x19, xzr
  404170:	mov	x0, x19
  404174:	ldp	x20, x19, [sp, #64]
  404178:	ldp	x22, x21, [sp, #48]
  40417c:	ldp	x24, x23, [sp, #32]
  404180:	ldr	x25, [sp, #16]
  404184:	ldp	x29, x30, [sp], #80
  404188:	ret
  40418c:	mov	w8, wzr
  404190:	mov	x23, x19
  404194:	str	x19, [x20]
  404198:	mov	x19, x23
  40419c:	tbz	w8, #0, 40416c <ferror@plt+0x277c>
  4041a0:	b	404170 <ferror@plt+0x2780>
  4041a4:	stp	x29, x30, [sp, #-48]!
  4041a8:	stp	x22, x21, [sp, #16]
  4041ac:	stp	x20, x19, [sp, #32]
  4041b0:	ldrb	w8, [x0]
  4041b4:	mov	x29, sp
  4041b8:	cbz	w8, 404208 <ferror@plt+0x2818>
  4041bc:	mov	x19, x1
  4041c0:	mov	x22, xzr
  4041c4:	mov	w20, wzr
  4041c8:	add	x21, x0, #0x1
  4041cc:	b	4041f0 <ferror@plt+0x2800>
  4041d0:	sxtb	w1, w8
  4041d4:	mov	x0, x19
  4041d8:	bl	401910 <strchr@plt>
  4041dc:	cbnz	x0, 404214 <ferror@plt+0x2824>
  4041e0:	mov	w20, wzr
  4041e4:	ldrb	w8, [x21, x22]
  4041e8:	add	x22, x22, #0x1
  4041ec:	cbz	w8, 404214 <ferror@plt+0x2824>
  4041f0:	cbnz	w20, 4041e0 <ferror@plt+0x27f0>
  4041f4:	and	w9, w8, #0xff
  4041f8:	cmp	w9, #0x5c
  4041fc:	b.ne	4041d0 <ferror@plt+0x27e0>  // b.any
  404200:	mov	w20, #0x1                   	// #1
  404204:	b	4041e4 <ferror@plt+0x27f4>
  404208:	mov	w20, wzr
  40420c:	mov	w22, wzr
  404210:	b	404214 <ferror@plt+0x2824>
  404214:	sub	w8, w22, w20
  404218:	ldp	x20, x19, [sp, #32]
  40421c:	ldp	x22, x21, [sp, #16]
  404220:	sxtw	x0, w8
  404224:	ldp	x29, x30, [sp], #48
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-32]!
  404230:	str	x19, [sp, #16]
  404234:	mov	x19, x0
  404238:	mov	x29, sp
  40423c:	mov	x0, x19
  404240:	bl	4017a0 <fgetc@plt>
  404244:	cmn	w0, #0x1
  404248:	b.eq	40425c <ferror@plt+0x286c>  // b.none
  40424c:	cmp	w0, #0xa
  404250:	b.ne	40423c <ferror@plt+0x284c>  // b.any
  404254:	mov	w0, wzr
  404258:	b	404260 <ferror@plt+0x2870>
  40425c:	mov	w0, #0x1                   	// #1
  404260:	ldr	x19, [sp, #16]
  404264:	ldp	x29, x30, [sp], #32
  404268:	ret
  40426c:	nop
  404270:	stp	x29, x30, [sp, #-64]!
  404274:	mov	x29, sp
  404278:	stp	x19, x20, [sp, #16]
  40427c:	adrp	x20, 414000 <ferror@plt+0x12610>
  404280:	add	x20, x20, #0xde0
  404284:	stp	x21, x22, [sp, #32]
  404288:	adrp	x21, 414000 <ferror@plt+0x12610>
  40428c:	add	x21, x21, #0xdd8
  404290:	sub	x20, x20, x21
  404294:	mov	w22, w0
  404298:	stp	x23, x24, [sp, #48]
  40429c:	mov	x23, x1
  4042a0:	mov	x24, x2
  4042a4:	bl	4015d0 <memcpy@plt-0x40>
  4042a8:	cmp	xzr, x20, asr #3
  4042ac:	b.eq	4042d8 <ferror@plt+0x28e8>  // b.none
  4042b0:	asr	x20, x20, #3
  4042b4:	mov	x19, #0x0                   	// #0
  4042b8:	ldr	x3, [x21, x19, lsl #3]
  4042bc:	mov	x2, x24
  4042c0:	add	x19, x19, #0x1
  4042c4:	mov	x1, x23
  4042c8:	mov	w0, w22
  4042cc:	blr	x3
  4042d0:	cmp	x20, x19
  4042d4:	b.ne	4042b8 <ferror@plt+0x28c8>  // b.any
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x21, x22, [sp, #32]
  4042e0:	ldp	x23, x24, [sp, #48]
  4042e4:	ldp	x29, x30, [sp], #64
  4042e8:	ret
  4042ec:	nop
  4042f0:	ret
  4042f4:	nop
  4042f8:	adrp	x2, 415000 <ferror@plt+0x13610>
  4042fc:	mov	x1, #0x0                   	// #0
  404300:	ldr	x2, [x2, #512]
  404304:	b	4016b0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404308 <.fini>:
  404308:	stp	x29, x30, [sp, #-16]!
  40430c:	mov	x29, sp
  404310:	ldp	x29, x30, [sp], #16
  404314:	ret
