# Computer_Organization
Short Verilog Projects by Ioannis Terpo
University of Thessaly - Computer science and telecommunications
Subject: Computer Organization 3rd semester 

- All 3 Sets assigned in lab -
- 2nd set not completed (9/12) -
