
<html><head><title>Incremental Elaboration in Low-Power Mixed-Signal Designs</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669074" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Incremental Elaboration in Low-Power Mixed-Signal Designs" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Multi-Snapshot Incremental Elaboration,Low-Power Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669074" />
<meta name="NextFile" content="Cloning_of_Replicated_Modules.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Incremental_Elaboration_in_OOMR_Connections.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Incremental Elaboration in Low-Power Mixed-Signal Designs" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Incremental_Elaboration_in_OOMR_Connections.html" title="Incremental_Elaboration_in_OOMR_Connections">Incremental_Elaboration_in_OOM ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Cloning_of_Replicated_Modules.html" title="Cloning_of_Replicated_Modules">Cloning_of_Replicated_Modules</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Incremental Elaboration in Low-Power Mixed-Signal Designs</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>You can enable incremental elaboration in low-power mixed-signal designs with SV-RNM datatypes. For example:</p>

<p><code>xrun&#160; tb.sv top.sv -primtop top&#160;</code><code>-lps_ams_connect_supply&#160;-lps_ams_sim -lps_1801 dut.upf</code></p>

<p>Currently, SVRNM power-intent is supported only in the primary partition as illustrated in the following figure. This means that the modules for which power intent is defined in the UPF file should always be in the primary partition and there must always be a top module before the module that has power-intent specified in UPF file.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368619/475368620.png" data-linked-resource-container-id="475368619" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2022-6-22_15-16-17.png" data-linked-resource-id="475368620" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/475368619/475368620.png" /></span></p>

<p>Power intent inside primary can include the followings low-power mixed-signal features:</p>
<ul><li>SV-wreal power supply net</li><li>SV-UDN power supply net</li><li>Power smart interface elements</li><li>LP VPI tasks driving UPF supply net</li><li>Mixed-signal driving UPF supply net</li></ul>
<p>The following are the limitations of enabling incremental elaboration in low-power mixed-signal designs:</p>
<ul><li>Limitations from dual snapshot simulation (DSS) + Real Number Modeling (RNM)</li><li>Limitations from monolithic Low-power + RNM</li><li>Any SV-RNM power connection across the partition.</li><li>Power intent in incremental (-lps_idss)</li></ul>
<p>The following is an example of a low-power mixed-signal design with SV-RNM datatypes. The module, <code>top_wrapper</code> has power intent for this module defined in the UPF file. And, <code>top_wrapper</code> module is instantiated in the module <code>tb</code>. Module <code>top_wrapper</code> is specified as the primary partition and module <code>tb</code> must be in the incremental partition.</p>

<p><code>#####tb.sv#####</code><br /><code>module tb ();</code><br /><code>&#160;&#160;&#160;&#160;top_wrapper top_wrapper (); </code><br /><code>&#160;endmodule</code></p>

<p><code>&#160;module top_wrapper (); </code><br /><code>&#160;&#160;&#160;&#160;&#160;top top (); </code><br /><code>&#160;endmodule</code></p>

<p><code>######top.sv#########</code></p>

<p><code>`timescale 1ns / 100ps</code><br /><code>import EE_pkg::*;</code><br /><code>module top ();</code></p>

<p><code>&#160;initial begin</code><br /><code>&#160;&#160;&#160; #200</code><br /><code>&#160;&#160;&#160;&#160;&#160; $supply_on(&quot;VDD&quot;, 1.0);</code><br /><code>&#160;&#160;&#160;&#160;&#160; $supply_on(&quot;VSS&quot;, 0.0);</code><br /><code>&#160;&#160;&#160; #200</code><br /><code>&#160;&#160;&#160;&#160;&#160; $supply_off(&quot;VDD&quot;);</code><br /><code>&#160;&#160;&#160;&#160;&#160; $supply_off(&quot;VSS&quot;);</code><br /><code>&#160; end</code></p>

<p><code>&#160; drvr idrvr ();</code><br /><code>&#160; load iload ();</code><br /><code>endmodule</code></p>

<p><code>module drvr (vdd, vss);</code><br /><code>&#160;&#160; output vdd, vss;</code><br /><code>&#160;&#160; EEnet vdd, vss;</code><br /><code>&#160;&#160; real&#160; v1, v2, r;</code></p>

<p><code>&#160;&#160;&#160;initial begin</code><br /><code>&#160;&#160;&#160; v1 = 0.0;</code><br /><code>&#160;&#160;&#160; v2 = 0.0;</code><br /><code>&#160;&#160;&#160; r = 10000000;</code></p>

<p><code>&#160;&#160;&#160;&#160;#100 v1 = 1.8;</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; r = 200;</code><br /><code>&#160;&#160;&#160; #200 v1 = 1.5;</code><br /><code>&#160;&#160;&#160; #200 v1 = 0.0;</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; r = 10000000;</code><br /><code>&#160;&#160;&#160; #100 $finish();</code><br /><code>&#160;&#160; end&#160;</code></p>

<p><code>&#160;&#160;&#160;assign vdd = &#39;{V:v1, I:`wrealZState, R:r};</code><br /><code>&#160;&#160; assign vss = &#39;{V:v2, I:`wrealZState, R:r};</code><br /><code>endmodule</code></p>

<p><code>module load (vdd, vss);</code><br /><code>&#160;&#160; input vdd, vss;</code><br /><code>&#160;&#160; EEnet vdd, vss;</code><br /><code>&#160;&#160; EEnet evdd, evss;</code><br /><code>&#160;&#160; assign evdd = vdd;</code><br /><code>&#160;&#160; assign evss = vss;</code><br /><code>endmodule</code></p>

<p><code>---------wrapper.upf----------------</code><br /><code>upf_version 2.0</code><br /><code>set_design_top tb/top_wrapper -testbench</code><br /><code>set_design_top top</code><br /><code>set_scope</code><br /><code>create_supply_net VDD</code><br /><code>create_supply_net VSS</code><br /><code>create_supply_set SSD -function {power VDD}&#160; -function {ground VSS}</code><br /><code>create_power_domain PDD -supply {primary SSD} -include_scope</code><br /><code>connect_supply_net VDD -ports {idrvr/vdd}</code><br /><code>connect_supply_net VSS -ports {idrvr/vss}</code><br /><code>connect_supply_net VDD -ports {iload/vdd}</code><br /><code>connect_supply_net VSS -ports {iload/vss}</code></p>

<p><code>----------command line---------------</code></p>

<p><code>xrun -clean $CDS_INST_DIR/tools/affirma_ams/etc/lpms/UPF_EEnet.svams tb.sv top.sv -access rwc -timescale 1ns/100ps -auto_config_svams_ie -lps_1801 wrapper.upf -lps_ams_connect_supply -lps_ams_sim -lps_ams_supply_ie -lps_dut_top top_wrapper/top -primtop top_wrapper -dms_rnm_upf_dss -rnm_dmsie_msie -svams_2019</code></p>
<h5 id="IncrementalElaborationinLowPowerMixedSignalDesigns-RelatedTopic">Related Topic</h5><ul><li><a href="Incremental_Elaboration_for_Mixed-Signal.html">Incremental Elaboration for Mixed-Signal</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Incremental_Elaboration_in_OOMR_Connections.html" id="prev" title="Incremental_Elaboration_in_OOMR_Connections">Incremental_Elaboration_in_OOM ...</a></em></b><b><em><a href="Cloning_of_Replicated_Modules.html" id="nex" title="Cloning_of_Replicated_Modules">Cloning_of_Replicated_Modules</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>