# RISC-V Educational Materials

Author/University | Link  | Platform | Content | Comments 
----------------- | ----- | -------- | ------- | ------- 
Oakland University | [Link](https://passlab.github.io/CSE564/) | Unspecified | HW | ISA + a focus on RISC-V 
University of Rochester | [Link](http://cs.rochester.edu/courses/252/spring2018/decks/Lecture1.pdf) | Unspecified | SW | [General link for the whole course](https://www.cs.rochester.edu/courses/252/spring2018/schedule.html) 
University of Cambridge | [Link](https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/exercise-clarvi.html) | FPGA | HW | Exercise + SystemVerilog code of a RISC-V processor 
University of Wisconsin-Madison | [Link](http://pages.cs.wisc.edu/~karu/courses/cs752/fall2016/wiki/index.php?n=Main.Project) | Sim | HW | [A few notes about processor design](http://pages.cs.wisc.edu/~karu/courses/cs752/fall2016/project/pdf/05_ooo.pdf) 
UC Irvine | [Link](https://canvas.eee.uci.edu/courses/7673/assignments/syllabus) | Sim | HW | [SystemVerilog basics](https://canvas.eee.uci.edu/courses/7673/modules) 
University of Texas | [Link](https://www.cs.utexas.edu/users/hunt/class/2019-spring/cs340d/cs340d.html) | Unspecified | tools | Nothing dedicated to RISC-V 
Florida State University | [Link](http://www.cs.fsu.edu/~zwang/cda3101.html) | Sim | HW | Nothing dedicated to RISC-V 
MIT | [Link](http://csg.csail.mit.edu/6.375/6_375_2016_www/handouts.html) | Sim | HW | RISC-V labs 
MIT | [Link](http://csg.csail.mit.edu/6.175/labs/lab5-riscv-intro.html) | FPGA | HW | Lab with BSV source files 
Boston University | [Link](https://ascslab.org/courses/ec413/lectures.html) | Sim | HW | Computer architecture course 
Boston University | [Link](https://ascslab.org/courses/ec513/lectures.html) | Sim | HW | Computer architecture course 
IISc Bangalore - automated assembly gen | [Link](https://gitlab.com/shaktiproject/tools/aapg) | Sim | tools | Tool to generate random RISC-V programs. Has been forked: https://gitlab.com/pcotret/aapg 
Rey Juan Carlos University (Spanish) | [Link](https://github.com/myTeachingURJC/2019-20-LAB-AO/wiki) | Sim/FPGA | SW | Computer architecture course in Spanish. 

## Other references

| Author/University            | Link                                              | Platform    | Content | Comments                                    |
| ---------------------------- | ------------------------------------------------- | ----------- | ------- | ------------------------------------------- |
| ENS Lyon and Lyon University | [Link](https://compil-lyon.gitlabpages.inria.fr/) | Unspecified | SW      | Compilation courses around RISC-V and ANTLR |
