#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug  1 13:20:07 2019
# Process ID: 924
# Current directory: C:/fft/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15172 C:\fft\topfft\topfft.xpr
# Log file: C:/fft/topfft/vivado.log
# Journal file: C:/fft/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-1935] empty port in module declaration [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1126.207 ; gain = 183.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter w0 bound to: 1 - type: integer 
	Parameter w1 bound to: 1 - type: integer 
	Parameter w2 bound to: 1 - type: integer 
	Parameter w3 bound to: 1 - type: integer 
	Parameter w4 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
WARNING: [Synth 8-3848] Net Q in module/entity topD does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-308] ignoring empty port [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net Q in module/entity topD__parameterized0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net Q in module/entity topD__parameterized1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:34]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-7023] instance 'I' of module 'BF' has 5 connections declared, but only 4 given [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
WARNING: [Synth 8-3848] Net fftOut_up in module/entity topfft does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:43]
WARNING: [Synth 8-3848] Net fftOut_down in module/entity topfft does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:44]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.148 ; gain = 221.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.238 ; gain = 377.227
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.238 ; gain = 589.652
close [ open C:/fft/topfft/topfft.srcs/sources_1/new/cordic.v w ]
add_files C:/fft/topfft/topfft.srcs/sources_1/new/cordic.v
update_compile_order -fileset sources_1
create_project cordic C:/fft/cordic -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir C:/fft/cordic/cordic.srcs/sources_1/new
close [ open C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v w ]
add_files C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v
update_compile_order -fileset sources_1
file mkdir C:/fft/cordic/cordic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v w ]
add_files -fileset sim_1 C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: cordic
WARNING: [Synth 8-6901] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:98]
WARNING: [Synth 8-6901] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:99]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'sin_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'cos_shr' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [Synth 8-6901] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
WARNING: [Synth 8-6901] identifier 'beta' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1375.832 ; gain = 38.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:79]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (1#1) [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.465 ; gain = 77.285
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.137 ; gain = 184.957
5 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.137 ; gain = 184.957
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:98]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:99]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:140]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:141]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  1 15:05:07 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 88.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  1 15:05:07 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1522.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.199 ; gain = 10.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.953 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
WARNING: [VRFC 10-3380] identifier 'cos' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:77]
WARNING: [VRFC 10-3380] identifier 'sin' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:78]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:119]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:120]
WARNING: [VRFC 10-3380] identifier 'direction_negative' is used before its declaration [C:/fft/cordic/cordic.srcs/sources_1/new/cordic.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
"xelab -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39faafb4512d4d25a23408fa40ab7206 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_behav xil_defaultlib.cordic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.cordic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_tb_behav -key {Behavioral:sim_1:Functional:cordic_tb} -tclbatch {cordic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cordic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
c r s cos      sin
- - - -------- --------
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
1 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 0 0 xxxxxxxx xxxxxxxx xxxxxxxx
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
0 1 0 00000000 00000000 00000000
1 1 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
0 0 0 00000000 00000000 00000000
1 0 0 00000000 00000000 00000000
1 0 1 00000000 00000000 00000000
0 0 1 00000000 00000000 00000000
1 0 1 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a 00000000 c0000000
0 0 0 26dd3b6a 00000000 c0000000
1 0 0 26dd3b6a d922c496 f243f6a9
0 0 0 26dd3b6a d922c496 f243f6a9
1 0 0 136e9db5 c5b426e1 0ff05dae
0 0 0 136e9db5 c5b426e1 0ff05dae
1 0 0 220193fd ca8fce4e 0042a2b1
0 0 0 220193fd ca8fce4e 0042a2b1
1 0 0 28af9a34 ced000cd f84d340a
0 0 0 28af9a34 ced000cd f84d340a
1 0 0 259c9a40 cc45072a fc4bdf81
0 0 0 259c9a40 cc45072a fc4bdf81
1 0 0 23fec279 cb182258 fe4bb4dd
0 0 0 23fec279 cb182258 fe4bb4dd
1 0 0 232b2302 ca88274f ff4baf88
0 0 0 232b2302 ca88274f ff4baf88
1 0 0 22c03350 ca41d109 ffcbaedd
0 0 0 22c03350 ca41d109 ffcbaedd
1 0 0 228a7521 ca1f10d6 000baec8
0 0 0 228a7521 ca1f10d6 000baec8
1 0 0 22a56599 ca305610 ffebaecb
0 0 0 22a56599 ca305610 ffebaecb
1 0 0 2297f1ae ca27acb7 fffbaecb
0 0 0 2297f1ae ca27acb7 fffbaecb
1 0 0 229136a3 ca2359b9 0003aecb
0 0 0 229136a3 ca2359b9 0003aecb
1 0 0 2294946e ca2582cc ffffaecb
0 0 0 2294946e ca2582cc ffffaecb
1 0 0 2292e59a ca246e28 0001aecb
0 0 0 2292e59a ca246e28 0001aecb
1 0 0 2293bd09 ca24f873 0000aecb
0 0 0 2293bd09 ca24f873 0000aecb
1 0 0 229428c0 ca253d9a 00002ecb
0 0 0 229428c0 ca253d9a 00002ecb
1 0 0 22945e9b ca25602e ffffeecb
0 0 0 22945e9b ca25602e ffffeecb
1 0 0 229443ad ca254ee4 00000ecb
0 0 0 229443ad ca254ee4 00000ecb
1 0 0 22945124 ca255789 fffffecb
0 0 0 22945124 ca255789 fffffecb
1 0 0 22944a68 ca255337 000006cb
0 0 0 22944a68 ca255337 000006cb
1 0 0 22944dc6 ca255560 000002cb
0 0 0 22944dc6 ca255560 000002cb
1 0 0 22944f75 ca255674 000000cb
0 0 0 22944f75 ca255674 000000cb
1 0 0 2294504d ca2556fe ffffffcb
0 0 0 2294504d ca2556fe ffffffcb
1 0 0 22944fe1 ca2556b9 0000004b
0 0 0 22944fe1 ca2556b9 0000004b
1 0 0 22945017 ca2556db 0000000b
0 0 0 22945017 ca2556db 0000000b
1 0 0 22945032 ca2556ec ffffffeb
0 0 0 22945032 ca2556ec ffffffeb
1 0 0 22945024 ca2556e4 fffffffb
0 0 0 22945024 ca2556e4 fffffffb
1 0 0 2294501d ca2556e0 00000003
0 0 0 2294501d ca2556e0 00000003
1 0 0 22945021 ca2556e2 ffffffff
0 0 0 22945021 ca2556e2 ffffffff
1 0 0 2294501f ca2556e1 00000001
0 0 0 2294501f ca2556e1 00000001
1 0 0 22945020 ca2556e1 00000000
0 0 0 22945020 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
0 0 0 22945021 ca2556e1 00000000
1 0 0 22945021 ca2556e1 00000000
$finish called at time : 387 ns : File "C:/fft/cordic/cordic.srcs/sim_1/new/cordic_tb.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.953 ; gain = 0.000
