# ALU - simple testbench in Verilog
The goal of the project was to write a testbench module to the source file "alu.vhd" for basic verification of its operation.
