// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=10,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=81,HLS_SYN_FF=16514,HLS_SYN_LUT=28957,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [13:0] p_Val2_10_reg_1505;
reg  signed [13:0] p_Val2_10_reg_1505_pp0_iter1_reg;
reg   [13:0] p_Val2_10_reg_1505_pp0_iter2_reg;
reg  signed [13:0] p_Val2_1_reg_1516;
reg  signed [13:0] p_Val2_1_reg_1516_pp0_iter1_reg;
reg  signed [13:0] p_Val2_1_reg_1516_pp0_iter2_reg;
reg  signed [13:0] p_Val2_1_reg_1516_pp0_iter3_reg;
reg  signed [13:0] p_Val2_1_reg_1516_pp0_iter4_reg;
reg  signed [13:0] p_Val2_2_reg_1524;
reg  signed [13:0] p_Val2_2_reg_1524_pp0_iter1_reg;
reg  signed [13:0] p_Val2_2_reg_1524_pp0_iter2_reg;
reg  signed [13:0] p_Val2_2_reg_1524_pp0_iter3_reg;
reg  signed [13:0] p_Val2_2_reg_1524_pp0_iter4_reg;
reg   [13:0] p_Val2_3_reg_1535;
reg  signed [13:0] p_Val2_3_reg_1535_pp0_iter1_reg;
reg  signed [13:0] p_Val2_3_reg_1535_pp0_iter2_reg;
reg  signed [13:0] p_Val2_3_reg_1535_pp0_iter3_reg;
reg  signed [13:0] p_Val2_3_reg_1535_pp0_iter4_reg;
reg   [13:0] p_Val2_7_reg_1546;
reg  signed [13:0] p_Val2_7_reg_1546_pp0_iter1_reg;
reg  signed [13:0] p_Val2_7_reg_1546_pp0_iter2_reg;
reg  signed [13:0] p_Val2_7_reg_1546_pp0_iter3_reg;
wire  signed [21:0] sext_ln1118_2_fu_471_p1;
reg  signed [21:0] sext_ln1118_2_reg_1558;
reg  signed [21:0] sext_ln1118_2_reg_1558_pp0_iter2_reg;
reg  signed [21:0] sext_ln1118_2_reg_1558_pp0_iter3_reg;
wire  signed [21:0] mul_ln1192_1_fu_1325_p2;
reg  signed [21:0] mul_ln1192_1_reg_1563;
reg   [13:0] trunc_ln708_2_reg_1568;
reg   [13:0] trunc_ln708_6_reg_1573;
wire  signed [23:0] grp_fu_1347_p3;
reg  signed [23:0] ret_V_21_reg_1578;
reg   [13:0] trunc_ln708_s_reg_1583;
reg   [13:0] trunc_ln_reg_1588;
reg   [13:0] trunc_ln708_7_reg_1593;
reg   [13:0] trunc_ln708_9_reg_1598;
wire  signed [14:0] lhs_V_2_fu_579_p1;
reg  signed [14:0] lhs_V_2_reg_1603;
wire  signed [14:0] r_V_fu_582_p1;
reg  signed [14:0] r_V_reg_1608;
reg  signed [14:0] r_V_reg_1608_pp0_iter4_reg;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return;
reg   [9:0] p_Val2_s_reg_1614;
reg   [9:0] p_Val2_s_reg_1614_pp0_iter4_reg;
reg   [13:0] trunc_ln708_4_reg_1619;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
reg   [9:0] p_Val2_9_reg_1624;
reg   [13:0] trunc_ln708_10_reg_1629;
wire  signed [14:0] ret_V_35_fu_647_p2;
reg  signed [14:0] ret_V_35_reg_1634;
reg  signed [14:0] ret_V_35_reg_1634_pp0_iter5_reg;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return;
reg  signed [9:0] p_0_reg_1639;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return;
reg   [9:0] p_s_reg_1645;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return;
reg  signed [9:0] p_4_reg_1650;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
reg   [9:0] p_Val2_5_reg_1655;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return;
reg  signed [9:0] p_Val2_4_reg_1660;
reg  signed [9:0] p_Val2_4_reg_1660_pp0_iter5_reg;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
reg  signed [9:0] p_3_reg_1666;
reg  signed [9:0] p_3_reg_1666_pp0_iter5_reg;
reg  signed [9:0] p_3_reg_1666_pp0_iter6_reg;
reg  signed [9:0] p_3_reg_1666_pp0_iter7_reg;
reg  signed [9:0] p_3_reg_1666_pp0_iter8_reg;
wire  signed [27:0] r_V_14_fu_1410_p2;
reg  signed [27:0] r_V_14_reg_1672;
wire  signed [31:0] r_V_17_fu_1416_p2;
reg  signed [31:0] r_V_17_reg_1678;
wire  signed [21:0] mul_ln728_fu_1422_p2;
reg  signed [21:0] mul_ln728_reg_1683;
wire  signed [21:0] r_V_20_fu_1427_p2;
reg  signed [21:0] r_V_20_reg_1688;
wire  signed [18:0] grp_fu_1433_p4;
reg  signed [18:0] ret_V_30_reg_1693;
reg  signed [18:0] ret_V_30_reg_1693_pp0_iter6_reg;
wire  signed [23:0] grp_fu_1442_p3;
reg  signed [23:0] ret_V_7_reg_1698;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
reg   [9:0] p_Val2_6_reg_1703;
wire  signed [19:0] r_V_34_fu_757_p2;
reg  signed [19:0] r_V_34_reg_1708;
wire   [31:0] r_V_11_fu_845_p2;
reg   [31:0] r_V_11_reg_1714;
wire  signed [23:0] grp_fu_1466_p3;
reg  signed [23:0] ret_V_10_reg_1719;
wire   [29:0] add_ln700_1_fu_865_p2;
reg   [29:0] add_ln700_1_reg_1724;
wire   [59:0] r_V_18_fu_902_p2;
reg   [59:0] r_V_18_reg_1729;
wire   [19:0] r_V_19_fu_908_p2;
reg   [19:0] r_V_19_reg_1734;
wire  signed [30:0] grp_fu_1474_p3;
reg  signed [30:0] ret_V_39_reg_1739;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
reg   [9:0] p_5_reg_1744;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
reg   [9:0] p_10_reg_1749;
reg   [9:0] p_10_reg_1749_pp0_iter6_reg;
wire  signed [20:0] ret_V_29_fu_1482_p2;
reg  signed [20:0] ret_V_29_reg_1754;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
reg  signed [9:0] p_1_reg_1759;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
reg   [9:0] p_2_reg_1764;
wire   [47:0] r_V_5_fu_968_p2;
reg   [47:0] r_V_5_reg_1769;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return;
reg   [9:0] p_8_reg_1774;
wire   [45:0] sub_ln700_fu_993_p2;
reg   [45:0] sub_ln700_reg_1779;
wire   [61:0] mul_ln700_2_fu_1005_p2;
reg   [61:0] mul_ln700_2_reg_1784;
wire   [48:0] r_V_21_fu_1023_p2;
reg   [48:0] r_V_21_reg_1789;
wire   [19:0] r_V_22_fu_1032_p2;
reg   [19:0] r_V_22_reg_1794;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
reg   [9:0] p_6_reg_1799;
wire  signed [21:0] r_V_24_fu_1488_p2;
reg  signed [21:0] r_V_24_reg_1804;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
reg   [9:0] p_7_reg_1809;
reg   [13:0] trunc_ln708_1_reg_1814;
reg   [13:0] trunc_ln708_1_reg_1814_pp0_iter8_reg;
reg   [13:0] trunc_ln708_1_reg_1814_pp0_iter9_reg;
wire   [51:0] mul_ln1192_2_fu_1110_p2;
reg   [51:0] mul_ln1192_2_reg_1819;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
reg   [9:0] p_9_reg_1824;
reg   [13:0] trunc_ln708_5_reg_1829;
reg   [13:0] trunc_ln708_5_reg_1829_pp0_iter8_reg;
reg   [13:0] trunc_ln708_5_reg_1829_pp0_iter9_reg;
wire   [66:0] mul_ln1192_6_fu_1162_p2;
reg  signed [66:0] mul_ln1192_6_reg_1834;
wire   [19:0] r_V_23_fu_1171_p2;
reg  signed [19:0] r_V_23_reg_1839;
wire   [41:0] r_V_26_fu_1193_p2;
reg   [41:0] r_V_26_reg_1844;
wire   [19:0] r_V_27_fu_1202_p2;
reg   [19:0] r_V_27_reg_1849;
wire   [9:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
reg   [9:0] p_11_reg_1854;
wire   [60:0] mul_ln1192_3_fu_1214_p2;
reg   [60:0] mul_ln1192_3_reg_1859;
wire   [55:0] mul_ln1192_9_fu_1238_p2;
reg   [55:0] mul_ln1192_9_reg_1874;
wire   [19:0] r_V_28_fu_1247_p2;
reg   [19:0] r_V_28_reg_1879;
wire   [61:0] mul_ln1192_4_fu_1259_p2;
reg   [61:0] mul_ln1192_4_reg_1884;
wire   [77:0] grp_fu_1226_p2;
reg   [77:0] mul_ln1192_7_reg_1889;
wire   [69:0] mul_ln1192_11_fu_1271_p2;
reg   [69:0] mul_ln1192_11_reg_1894;
reg    ap_block_pp0_stage0_subdone;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce;
wire   [13:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call66;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call66;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call66;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call66;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call66;
reg    ap_block_pp0_stage0_11001_ignoreCallOp18;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce;
wire   [13:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call33;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp25;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce;
wire   [13:0] grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call71;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call71;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call71;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call71;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call71;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call71;
reg    ap_block_pp0_stage0_11001_ignoreCallOp29;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call86;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call86;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call86;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call86;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call86;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call86;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call86;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call86;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call86;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call86;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call86;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call106;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call106;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call106;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call106;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call106;
reg    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call193;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call193;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call193;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call193;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call193;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call193;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call193;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call193;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call193;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call193;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call193;
reg    ap_block_pp0_stage0_11001_ignoreCallOp61;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call233;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call233;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call233;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call233;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call233;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call233;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call233;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call233;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call233;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call233;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call233;
reg    ap_block_pp0_stage0_11001_ignoreCallOp72;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call208;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call208;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call208;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call208;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call208;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call208;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call208;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call208;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call208;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call208;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call208;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle;
wire    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call245;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call245;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call245;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call245;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call245;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call245;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call245;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call245;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call245;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call245;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call245;
reg    ap_block_pp0_stage0_11001_ignoreCallOp137;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call176;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call176;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call176;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call176;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call176;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call176;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call176;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call176;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call176;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call176;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call176;
reg    ap_block_pp0_stage0_11001_ignoreCallOp20;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call26;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call26;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call26;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call26;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call76;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call76;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call76;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call76;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call76;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call76;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call76;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call76;
reg    ap_block_pp0_stage0_11001_ignoreCallOp31;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call82;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call82;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call82;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp57;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp77;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp80;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call96;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call224;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call224;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call224;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call224;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call224;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call224;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call224;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call224;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call224;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call224;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call224;
reg    ap_block_pp0_stage0_11001_ignoreCallOp100;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce;
wire   [13:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle;
wire    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce;
wire   [9:0] grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call169;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call169;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call169;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call169;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call169;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call169;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call169;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call169;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call169;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call169;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call169;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;
reg    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;
reg    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [21:0] r_V_32_fu_1331_p2;
wire  signed [21:0] grp_fu_1338_p3;
wire  signed [21:0] grp_fu_1355_p3;
wire  signed [21:0] grp_fu_1364_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_31_fu_526_p2;
wire  signed [29:0] grp_fu_1372_p3;
wire  signed [21:0] grp_fu_1381_p3;
wire   [13:0] sub_ln703_fu_585_p2;
wire  signed [14:0] rhs_V_3_fu_596_p1;
wire   [14:0] ret_V_36_fu_599_p2;
wire  signed [15:0] lhs_V_4_fu_605_p1;
wire   [15:0] ret_V_14_fu_609_p2;
wire  signed [21:0] grp_fu_1390_p3;
wire  signed [21:0] grp_fu_1399_p4;
wire  signed [14:0] rhs_V_2_fu_644_p1;
wire  signed [15:0] lhs_V_3_fu_661_p1;
wire   [15:0] ret_V_12_fu_665_p2;
wire  signed [10:0] sext_ln703_4_fu_675_p1;
wire   [10:0] ret_V_17_fu_678_p2;
wire  signed [9:0] r_V_29_fu_703_p0;
wire  signed [15:0] r_V_29_fu_703_p2;
wire   [14:0] r_V_31_fu_716_p2;
wire  signed [14:0] sext_ln703_1_fu_721_p1;
wire   [14:0] ret_V_33_fu_724_p2;
wire  signed [14:0] ret_V_fu_730_p2;
wire  signed [17:0] tmp_2_fu_743_p3;
wire  signed [9:0] r_V_34_fu_757_p0;
wire  signed [19:0] sext_ln1116_1_fu_754_p1;
wire  signed [9:0] r_V_34_fu_757_p1;
wire  signed [27:0] r_V_7_fu_1450_p2;
wire   [25:0] trunc_ln1118_fu_763_p1;
wire   [17:0] shl_ln1118_2_fu_781_p3;
wire   [15:0] shl_ln1118_3_fu_792_p3;
wire  signed [18:0] sext_ln1118_10_fu_788_p1;
wire  signed [18:0] sext_ln1118_11_fu_799_p1;
wire   [18:0] r_V_35_fu_803_p2;
wire   [26:0] rhs_V_1_fu_809_p3;
wire   [29:0] shl_ln1118_1_fu_766_p3;
wire   [29:0] tmp_10_fu_773_p3;
wire  signed [27:0] r_V_10_fu_1458_p2;
wire   [29:0] shl_ln1118_5_fu_834_p3;
wire   [31:0] shl_ln1118_4_fu_827_p3;
wire  signed [31:0] sext_ln1118_12_fu_841_p1;
wire  signed [21:0] lhs_V_1_fu_854_p3;
wire  signed [29:0] sext_ln1192_9_fu_817_p1;
wire   [29:0] sub_ln1192_fu_821_p2;
wire   [29:0] shl_ln1118_7_fu_878_p3;
wire   [31:0] shl_ln1118_6_fu_871_p3;
wire  signed [31:0] sext_ln1118_14_fu_885_p1;
wire   [31:0] r_V_15_fu_889_p2;
wire  signed [31:0] r_V_18_fu_902_p0;
wire  signed [31:0] r_V_18_fu_902_p1;
wire  signed [9:0] r_V_19_fu_908_p0;
wire  signed [19:0] sext_ln1118_4_fu_694_p1;
wire  signed [9:0] r_V_19_fu_908_p1;
wire  signed [29:0] lhs_V_6_fu_917_p3;
wire  signed [10:0] sext_ln1253_fu_931_p1;
wire   [10:0] r_V_33_fu_934_p2;
wire   [18:0] tmp_fu_943_p3;
wire  signed [20:0] sext_ln700_11_fu_951_p1;
wire  signed [20:0] sext_ln1118_7_fu_940_p1;
wire   [20:0] ret_V_8_fu_955_p2;
wire  signed [23:0] r_V_5_fu_968_p0;
wire  signed [20:0] r_V_5_fu_968_p1;
wire  signed [31:0] mul_ln700_1_fu_980_p0;
wire  signed [23:0] mul_ln700_1_fu_980_p1;
wire   [45:0] shl_ln1_fu_986_p3;
wire   [45:0] mul_ln700_1_fu_980_p2;
wire  signed [59:0] mul_ln700_2_fu_1005_p0;
wire  signed [19:0] mul_ln700_2_fu_1005_p1;
(* use_dsp48 = "no" *) wire   [30:0] ret_V_19_fu_1011_p2;
wire  signed [30:0] r_V_21_fu_1023_p0;
wire  signed [19:0] r_V_21_fu_1023_p1;
wire  signed [9:0] r_V_22_fu_1032_p0;
wire  signed [19:0] sext_ln1116_8_fu_1029_p1;
wire  signed [9:0] r_V_22_fu_1032_p1;
wire  signed [10:0] sext_ln703_5_fu_1038_p1;
wire   [10:0] ret_V_24_fu_1041_p2;
wire  signed [28:0] lhs_V_fu_1057_p3;
wire  signed [9:0] r_V_30_fu_1071_p0;
wire  signed [19:0] sext_ln1116_fu_1068_p1;
wire  signed [9:0] r_V_30_fu_1071_p1;
wire   [19:0] r_V_30_fu_1071_p2;
wire   [27:0] tmp_1_fu_1077_p3;
wire  signed [29:0] rhs_V_fu_1085_p1;
wire  signed [29:0] grp_fu_1494_p4;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_32_fu_1089_p2;
wire  signed [44:0] mul_ln1192_2_fu_1110_p0;
wire  signed [9:0] mul_ln1192_2_fu_1110_p1;
wire   [61:0] shl_ln700_1_fu_1116_p3;
wire   [57:0] tmp_9_fu_1128_p3;
wire  signed [61:0] rhs_V_4_fu_1136_p1;
wire   [61:0] sub_ln700_1_fu_1123_p2;
wire   [61:0] ret_V_38_fu_1140_p2;
wire  signed [48:0] mul_ln1192_6_fu_1162_p0;
wire  signed [19:0] mul_ln1192_6_fu_1162_p1;
wire  signed [9:0] r_V_23_fu_1171_p0;
wire  signed [19:0] sext_ln1116_9_fu_1168_p1;
wire  signed [9:0] r_V_23_fu_1171_p1;
wire  signed [9:0] r_V_25_fu_1180_p0;
wire  signed [19:0] sext_ln1116_11_fu_1177_p1;
wire  signed [9:0] r_V_25_fu_1180_p1;
wire   [19:0] r_V_25_fu_1180_p2;
wire  signed [21:0] r_V_26_fu_1193_p0;
wire  signed [19:0] r_V_26_fu_1193_p1;
wire  signed [9:0] r_V_27_fu_1202_p0;
wire  signed [19:0] sext_ln1116_12_fu_1199_p1;
wire  signed [9:0] r_V_27_fu_1202_p1;
wire  signed [51:0] mul_ln1192_3_fu_1214_p0;
wire  signed [9:0] mul_ln1192_3_fu_1214_p1;
wire  signed [41:0] mul_ln1192_9_fu_1238_p0;
wire  signed [19:0] mul_ln1192_9_fu_1238_p1;
wire  signed [9:0] r_V_28_fu_1247_p0;
wire  signed [19:0] sext_ln1116_13_fu_1244_p1;
wire  signed [9:0] r_V_28_fu_1247_p1;
wire  signed [60:0] mul_ln1192_4_fu_1259_p0;
wire  signed [9:0] mul_ln1192_4_fu_1259_p1;
wire  signed [55:0] mul_ln1192_11_fu_1271_p0;
wire  signed [19:0] mul_ln1192_11_fu_1271_p1;
wire   [61:0] ret_V_34_fu_1277_p2;
wire   [77:0] ret_V_42_fu_1293_p2;
wire   [69:0] ret_V_46_fu_1309_p2;
wire  signed [13:0] mul_ln1192_1_fu_1325_p0;
wire  signed [8:0] mul_ln1192_1_fu_1325_p1;
wire  signed [13:0] r_V_32_fu_1331_p0;
wire   [7:0] r_V_32_fu_1331_p1;
wire  signed [13:0] grp_fu_1338_p0;
wire  signed [21:0] sext_ln1116_3_fu_499_p1;
wire   [10:0] grp_fu_1338_p1;
wire   [16:0] grp_fu_1338_p2;
wire   [10:0] grp_fu_1347_p1;
wire   [19:0] grp_fu_1347_p2;
wire  signed [13:0] grp_fu_1355_p0;
wire   [10:0] grp_fu_1355_p1;
wire   [14:0] grp_fu_1355_p2;
wire   [8:0] grp_fu_1364_p1;
wire   [29:0] grp_fu_1372_p2;
wire   [11:0] grp_fu_1381_p1;
wire   [21:0] grp_fu_1381_p2;
wire  signed [15:0] grp_fu_1390_p0;
wire  signed [21:0] sext_ln1118_16_fu_615_p1;
wire  signed [15:0] grp_fu_1390_p1;
wire   [21:0] grp_fu_1390_p2;
wire  signed [13:0] grp_fu_1399_p1;
wire   [7:0] grp_fu_1399_p2;
wire   [15:0] grp_fu_1399_p3;
wire  signed [13:0] r_V_14_fu_1410_p0;
wire  signed [27:0] r_V_13_fu_658_p1;
wire  signed [13:0] r_V_14_fu_1410_p1;
wire  signed [15:0] r_V_17_fu_1416_p0;
wire  signed [31:0] r_V_16_fu_671_p1;
wire  signed [15:0] r_V_17_fu_1416_p1;
wire  signed [13:0] mul_ln728_fu_1422_p0;
wire  signed [8:0] mul_ln728_fu_1422_p1;
wire  signed [10:0] r_V_20_fu_1427_p0;
wire  signed [21:0] sext_ln1116_7_fu_684_p1;
wire  signed [10:0] r_V_20_fu_1427_p1;
wire  signed [13:0] grp_fu_1433_p0;
wire   [5:0] grp_fu_1433_p2;
wire  signed [13:0] r_V_7_fu_1450_p0;
wire  signed [27:0] r_V_6_fu_691_p1;
wire  signed [13:0] r_V_7_fu_1450_p1;
wire  signed [13:0] r_V_10_fu_1458_p0;
wire  signed [27:0] r_V_9_fu_713_p1;
wire  signed [13:0] r_V_10_fu_1458_p1;
wire  signed [8:0] grp_fu_1474_p1;
wire   [6:0] ret_V_29_fu_1482_p1;
wire  signed [10:0] r_V_24_fu_1488_p0;
wire  signed [21:0] sext_ln1116_10_fu_1047_p1;
wire  signed [10:0] r_V_24_fu_1488_p1;
wire  signed [17:0] grp_fu_1494_p1;
reg    grp_fu_1226_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg = 1'b0;
end

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce),
    .input_V(p_Val2_7_reg_1546),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce),
    .input_V(p_Val2_3_reg_1535),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce),
    .input_V(trunc_ln708_6_reg_1573),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce),
    .input_V(trunc_ln708_s_reg_1583),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce),
    .input_V(trunc_ln708_7_reg_1593),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return)
);

cos_lut_ap_fixed_14_6_5_3_0_s grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce),
    .input_V(trunc_ln708_10_reg_1629),
    .ap_return(grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce),
    .input_V(p_Val2_3_reg_1535),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce),
    .input_V(trunc_ln708_2_reg_1568),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce),
    .input_V(trunc_ln_reg_1588),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce),
    .input_V(p_Val2_10_reg_1505_pp0_iter2_reg),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce),
    .input_V(trunc_ln708_9_reg_1598),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return)
);

sin_lut_ap_fixed_14_6_5_3_0_s grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce),
    .input_V(trunc_ln708_4_reg_1619),
    .ap_return(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return)
);

myproject_mul_67s_20s_78_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 78 ))
myproject_mul_67s_20s_78_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln1192_6_reg_1834),
    .din1(r_V_23_reg_1839),
    .ce(grp_fu_1226_ce),
    .dout(grp_fu_1226_p2)
);

myproject_mul_mul_14s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9s_22_1_1_U18(
    .din0(mul_ln1192_1_fu_1325_p0),
    .din1(mul_ln1192_1_fu_1325_p1),
    .dout(mul_ln1192_1_fu_1325_p2)
);

myproject_mul_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_8ns_22_1_1_U19(
    .din0(r_V_32_fu_1331_p0),
    .din1(r_V_32_fu_1331_p1),
    .dout(r_V_32_fu_1331_p2)
);

myproject_mac_muladd_14s_11ns_17ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20(
    .din0(grp_fu_1338_p0),
    .din1(grp_fu_1338_p1),
    .din2(grp_fu_1338_p2),
    .dout(grp_fu_1338_p3)
);

myproject_mac_muladd_14s_11ns_20ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21(
    .din0(p_Val2_10_reg_1505),
    .din1(grp_fu_1347_p1),
    .din2(grp_fu_1347_p2),
    .dout(grp_fu_1347_p3)
);

myproject_mac_muladd_14s_11ns_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22(
    .din0(grp_fu_1355_p0),
    .din1(grp_fu_1355_p1),
    .din2(grp_fu_1355_p2),
    .dout(grp_fu_1355_p3)
);

myproject_mac_muladd_14s_9ns_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_9ns_22s_22_1_1_U23(
    .din0(p_Val2_3_reg_1535_pp0_iter1_reg),
    .din1(grp_fu_1364_p1),
    .din2(mul_ln1192_1_reg_1563),
    .dout(grp_fu_1364_p3)
);

myproject_mac_muladd_24s_14s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_24s_14s_30ns_30_1_1_U24(
    .din0(ret_V_21_reg_1578),
    .din1(p_Val2_10_reg_1505_pp0_iter1_reg),
    .din2(grp_fu_1372_p2),
    .dout(grp_fu_1372_p3)
);

myproject_mac_muladd_14s_12ns_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25(
    .din0(p_Val2_10_reg_1505_pp0_iter1_reg),
    .din1(grp_fu_1381_p1),
    .din2(grp_fu_1381_p2),
    .dout(grp_fu_1381_p3)
);

myproject_mac_mulsub_16s_16s_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26(
    .din0(grp_fu_1390_p0),
    .din1(grp_fu_1390_p1),
    .din2(grp_fu_1390_p2),
    .dout(grp_fu_1390_p3)
);

myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27(
    .din0(p_Val2_2_reg_1524_pp0_iter2_reg),
    .din1(grp_fu_1399_p1),
    .din2(grp_fu_1399_p2),
    .din3(grp_fu_1399_p3),
    .dout(grp_fu_1399_p4)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U28(
    .din0(r_V_14_fu_1410_p0),
    .din1(r_V_14_fu_1410_p1),
    .dout(r_V_14_fu_1410_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U29(
    .din0(r_V_17_fu_1416_p0),
    .din1(r_V_17_fu_1416_p1),
    .dout(r_V_17_fu_1416_p2)
);

myproject_mul_mul_14s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9s_22_1_1_U30(
    .din0(mul_ln728_fu_1422_p0),
    .din1(mul_ln728_fu_1422_p1),
    .dout(mul_ln728_fu_1422_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U31(
    .din0(r_V_20_fu_1427_p0),
    .din1(r_V_20_fu_1427_p1),
    .dout(r_V_20_fu_1427_p2)
);

myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 19 ))
myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32(
    .din0(grp_fu_1433_p0),
    .din1(p_0_reg_1639),
    .din2(grp_fu_1433_p2),
    .din3(r_V_29_fu_703_p2),
    .dout(grp_fu_1433_p4)
);

myproject_mac_mul_sub_15s_10s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33(
    .din0(ret_V_fu_730_p2),
    .din1(p_4_reg_1650),
    .din2(tmp_2_fu_743_p3),
    .dout(grp_fu_1442_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U34(
    .din0(r_V_7_fu_1450_p0),
    .din1(r_V_7_fu_1450_p1),
    .dout(r_V_7_fu_1450_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U35(
    .din0(r_V_10_fu_1458_p0),
    .din1(r_V_10_fu_1458_p1),
    .dout(r_V_10_fu_1458_p2)
);

myproject_mac_muladd_14s_10s_22s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_14s_10s_22s_24_1_1_U36(
    .din0(p_Val2_1_reg_1516_pp0_iter4_reg),
    .din1(p_3_reg_1666),
    .din2(lhs_V_1_fu_854_p3),
    .dout(grp_fu_1466_p3)
);

myproject_mac_muladd_22s_9s_30s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
myproject_mac_muladd_22s_9s_30s_31_1_1_U37(
    .din0(r_V_20_reg_1688),
    .din1(grp_fu_1474_p1),
    .din2(lhs_V_6_fu_917_p3),
    .dout(grp_fu_1474_p3)
);

myproject_mul_mul_15s_7ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_15s_7ns_21_1_1_U38(
    .din0(ret_V_35_reg_1634_pp0_iter5_reg),
    .din1(ret_V_29_fu_1482_p1),
    .dout(ret_V_29_fu_1482_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U39(
    .din0(r_V_24_fu_1488_p0),
    .din1(r_V_24_fu_1488_p1),
    .dout(r_V_24_fu_1488_p2)
);

myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40(
    .din0(ret_V_30_reg_1693_pp0_iter6_reg),
    .din1(grp_fu_1494_p1),
    .din2(p_1_reg_1759),
    .din3(lhs_V_fu_1057_p3),
    .dout(grp_fu_1494_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1724[29 : 2] <= add_ln700_1_fu_865_p2[29 : 2];
        lhs_V_2_reg_1603 <= lhs_V_2_fu_579_p1;
        mul_ln1192_11_reg_1894 <= mul_ln1192_11_fu_1271_p2;
        mul_ln1192_2_reg_1819 <= mul_ln1192_2_fu_1110_p2;
        mul_ln1192_3_reg_1859 <= mul_ln1192_3_fu_1214_p2;
        mul_ln1192_4_reg_1884 <= mul_ln1192_4_fu_1259_p2;
        mul_ln1192_6_reg_1834 <= mul_ln1192_6_fu_1162_p2;
        mul_ln1192_7_reg_1889 <= grp_fu_1226_p2;
        mul_ln1192_9_reg_1874 <= mul_ln1192_9_fu_1238_p2;
        mul_ln700_2_reg_1784 <= mul_ln700_2_fu_1005_p2;
        mul_ln728_reg_1683 <= mul_ln728_fu_1422_p2;
        p_0_reg_1639 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return;
        p_10_reg_1749 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
        p_10_reg_1749_pp0_iter6_reg <= p_10_reg_1749;
        p_11_reg_1854 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
        p_1_reg_1759 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
        p_2_reg_1764 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
        p_3_reg_1666 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
        p_3_reg_1666_pp0_iter5_reg <= p_3_reg_1666;
        p_3_reg_1666_pp0_iter6_reg <= p_3_reg_1666_pp0_iter5_reg;
        p_3_reg_1666_pp0_iter7_reg <= p_3_reg_1666_pp0_iter6_reg;
        p_3_reg_1666_pp0_iter8_reg <= p_3_reg_1666_pp0_iter7_reg;
        p_4_reg_1650 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return;
        p_5_reg_1744 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
        p_6_reg_1799 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
        p_7_reg_1809 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
        p_8_reg_1774 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return;
        p_9_reg_1824 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
        p_Val2_10_reg_1505_pp0_iter2_reg <= p_Val2_10_reg_1505_pp0_iter1_reg;
        p_Val2_1_reg_1516_pp0_iter2_reg <= p_Val2_1_reg_1516_pp0_iter1_reg;
        p_Val2_1_reg_1516_pp0_iter3_reg <= p_Val2_1_reg_1516_pp0_iter2_reg;
        p_Val2_1_reg_1516_pp0_iter4_reg <= p_Val2_1_reg_1516_pp0_iter3_reg;
        p_Val2_2_reg_1524_pp0_iter2_reg <= p_Val2_2_reg_1524_pp0_iter1_reg;
        p_Val2_2_reg_1524_pp0_iter3_reg <= p_Val2_2_reg_1524_pp0_iter2_reg;
        p_Val2_2_reg_1524_pp0_iter4_reg <= p_Val2_2_reg_1524_pp0_iter3_reg;
        p_Val2_3_reg_1535_pp0_iter2_reg <= p_Val2_3_reg_1535_pp0_iter1_reg;
        p_Val2_3_reg_1535_pp0_iter3_reg <= p_Val2_3_reg_1535_pp0_iter2_reg;
        p_Val2_3_reg_1535_pp0_iter4_reg <= p_Val2_3_reg_1535_pp0_iter3_reg;
        p_Val2_4_reg_1660 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return;
        p_Val2_4_reg_1660_pp0_iter5_reg <= p_Val2_4_reg_1660;
        p_Val2_5_reg_1655 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
        p_Val2_6_reg_1703 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
        p_Val2_7_reg_1546_pp0_iter2_reg <= p_Val2_7_reg_1546_pp0_iter1_reg;
        p_Val2_7_reg_1546_pp0_iter3_reg <= p_Val2_7_reg_1546_pp0_iter2_reg;
        p_Val2_9_reg_1624 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
        p_Val2_s_reg_1614 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return;
        p_Val2_s_reg_1614_pp0_iter4_reg <= p_Val2_s_reg_1614;
        p_s_reg_1645 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return;
        r_V_11_reg_1714[31 : 2] <= r_V_11_fu_845_p2[31 : 2];
        r_V_14_reg_1672 <= r_V_14_fu_1410_p2;
        r_V_17_reg_1678 <= r_V_17_fu_1416_p2;
        r_V_18_reg_1729 <= r_V_18_fu_902_p2;
        r_V_19_reg_1734 <= r_V_19_fu_908_p2;
        r_V_20_reg_1688 <= r_V_20_fu_1427_p2;
        r_V_21_reg_1789 <= r_V_21_fu_1023_p2;
        r_V_22_reg_1794 <= r_V_22_fu_1032_p2;
        r_V_23_reg_1839 <= r_V_23_fu_1171_p2;
        r_V_24_reg_1804 <= r_V_24_fu_1488_p2;
        r_V_26_reg_1844 <= r_V_26_fu_1193_p2;
        r_V_27_reg_1849 <= r_V_27_fu_1202_p2;
        r_V_28_reg_1879 <= r_V_28_fu_1247_p2;
        r_V_34_reg_1708 <= r_V_34_fu_757_p2;
        r_V_5_reg_1769 <= r_V_5_fu_968_p2;
        r_V_reg_1608 <= r_V_fu_582_p1;
        r_V_reg_1608_pp0_iter4_reg <= r_V_reg_1608;
        ret_V_29_reg_1754 <= ret_V_29_fu_1482_p2;
        ret_V_30_reg_1693_pp0_iter6_reg <= ret_V_30_reg_1693;
        ret_V_35_reg_1634 <= ret_V_35_fu_647_p2;
        ret_V_35_reg_1634_pp0_iter5_reg <= ret_V_35_reg_1634;
        sext_ln1118_2_reg_1558_pp0_iter2_reg <= sext_ln1118_2_reg_1558;
        sext_ln1118_2_reg_1558_pp0_iter3_reg <= sext_ln1118_2_reg_1558_pp0_iter2_reg;
        sub_ln700_reg_1779 <= sub_ln700_fu_993_p2;
        trunc_ln708_10_reg_1629 <= {{grp_fu_1399_p4[21:8]}};
        trunc_ln708_1_reg_1814 <= {{ret_V_32_fu_1089_p2[29:16]}};
        trunc_ln708_1_reg_1814_pp0_iter8_reg <= trunc_ln708_1_reg_1814;
        trunc_ln708_1_reg_1814_pp0_iter9_reg <= trunc_ln708_1_reg_1814_pp0_iter8_reg;
        trunc_ln708_4_reg_1619 <= {{grp_fu_1390_p3[21:8]}};
        trunc_ln708_5_reg_1829 <= {{ret_V_38_fu_1140_p2[61:48]}};
        trunc_ln708_5_reg_1829_pp0_iter8_reg <= trunc_ln708_5_reg_1829;
        trunc_ln708_5_reg_1829_pp0_iter9_reg <= trunc_ln708_5_reg_1829_pp0_iter8_reg;
        trunc_ln708_7_reg_1593 <= {{grp_fu_1372_p3[29:16]}};
        trunc_ln708_9_reg_1598 <= {{grp_fu_1381_p3[21:8]}};
        trunc_ln_reg_1588 <= {{ret_V_31_fu_526_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_1_reg_1563 <= mul_ln1192_1_fu_1325_p2;
        p_Val2_10_reg_1505 <= {{x_V_in_sig[209:196]}};
        p_Val2_10_reg_1505_pp0_iter1_reg <= p_Val2_10_reg_1505;
        p_Val2_1_reg_1516 <= {{x_V_in_sig[69:56]}};
        p_Val2_1_reg_1516_pp0_iter1_reg <= p_Val2_1_reg_1516;
        p_Val2_2_reg_1524 <= {{x_V_in_sig[223:210]}};
        p_Val2_2_reg_1524_pp0_iter1_reg <= p_Val2_2_reg_1524;
        p_Val2_3_reg_1535 <= {{x_V_in_sig[41:28]}};
        p_Val2_3_reg_1535_pp0_iter1_reg <= p_Val2_3_reg_1535;
        p_Val2_7_reg_1546 <= {{x_V_in_sig[55:42]}};
        p_Val2_7_reg_1546_pp0_iter1_reg <= p_Val2_7_reg_1546;
        sext_ln1118_2_reg_1558 <= sext_ln1118_2_fu_471_p1;
        trunc_ln708_2_reg_1568 <= {{r_V_32_fu_1331_p2[21:8]}};
        trunc_ln708_6_reg_1573 <= {{grp_fu_1338_p3[21:8]}};
        trunc_ln708_s_reg_1583 <= {{grp_fu_1355_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_10_reg_1719 <= grp_fu_1466_p3;
        ret_V_30_reg_1693 <= grp_fu_1433_p4;
        ret_V_39_reg_1739 <= grp_fu_1474_p3;
        ret_V_7_reg_1698 <= grp_fu_1442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_21_reg_1578 <= grp_fu_1347_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp137) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1226_ce = 1'b1;
    end else begin
        grp_fu_1226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_865_p2 = ($signed(sext_ln1192_9_fu_817_p1) + $signed(sub_ln1192_fu_821_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp100 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp137 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp18 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp20 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp25 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp29 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp31 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp35 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp57 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp61 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp72 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp77 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp80 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call102 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call106 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call169 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call176 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call193 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call208 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call224 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call233 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call245 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call26 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call33 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call56 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call66 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call71 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call76 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call86 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call193 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call245 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V = x_V_in_sig[13:0];

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V = ($signed(p_Val2_2_reg_1524) + $signed(p_Val2_1_reg_1516));

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V = ($signed(p_Val2_10_reg_1505) - $signed(p_Val2_1_reg_1516));

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;

assign grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start = grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;

assign grp_fu_1338_p0 = sext_ln1116_3_fu_499_p1;

assign grp_fu_1338_p1 = 22'd604;

assign grp_fu_1338_p2 = 22'd55808;

assign grp_fu_1347_p1 = 24'd604;

assign grp_fu_1347_p2 = 24'd289536;

assign grp_fu_1355_p0 = sext_ln1116_3_fu_499_p1;

assign grp_fu_1355_p1 = 22'd733;

assign grp_fu_1355_p2 = 22'd11264;

assign grp_fu_1364_p1 = 22'd181;

assign grp_fu_1372_p2 = {{p_Val2_7_reg_1546_pp0_iter1_reg}, {16'd0}};

assign grp_fu_1381_p1 = 22'd1251;

assign grp_fu_1381_p2 = {{p_Val2_7_reg_1546_pp0_iter1_reg}, {8'd0}};

assign grp_fu_1390_p0 = sext_ln1118_16_fu_615_p1;

assign grp_fu_1390_p1 = sext_ln1118_16_fu_615_p1;

assign grp_fu_1390_p2 = {{p_Val2_3_reg_1535_pp0_iter2_reg}, {8'd0}};

assign grp_fu_1399_p1 = rhs_V_3_fu_596_p1;

assign grp_fu_1399_p2 = 22'd113;

assign grp_fu_1399_p3 = 22'd25088;

assign grp_fu_1433_p0 = r_V_reg_1608_pp0_iter4_reg;

assign grp_fu_1433_p2 = 19'd22;

assign grp_fu_1474_p1 = 31'd2147483474;

assign grp_fu_1494_p1 = 20'd968704;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V = {{x_V_in_sig[55:42]}};

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V = ($signed(p_Val2_3_reg_1535) + $signed(14'd16285));

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V = (sub_ln703_fu_585_p2 + 14'd74);

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V = ($signed(p_Val2_7_reg_1546_pp0_iter3_reg) + $signed(14'd16370));

assign grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start = grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;

assign lhs_V_1_fu_854_p3 = {{p_Val2_2_reg_1524_pp0_iter4_reg}, {8'd0}};

assign lhs_V_2_fu_579_p1 = $signed(p_Val2_10_reg_1505_pp0_iter2_reg);

assign lhs_V_3_fu_661_p1 = ret_V_35_fu_647_p2;

assign lhs_V_4_fu_605_p1 = $signed(ret_V_36_fu_599_p2);

assign lhs_V_6_fu_917_p3 = {{mul_ln728_reg_1683}, {8'd0}};

assign lhs_V_fu_1057_p3 = {{ret_V_29_reg_1754}, {8'd0}};

assign mul_ln1192_11_fu_1271_p0 = mul_ln1192_9_reg_1874;

assign mul_ln1192_11_fu_1271_p1 = r_V_28_reg_1879;

assign mul_ln1192_11_fu_1271_p2 = ($signed(mul_ln1192_11_fu_1271_p0) * $signed(mul_ln1192_11_fu_1271_p1));

assign mul_ln1192_1_fu_1325_p0 = sext_ln1118_2_fu_471_p1;

assign mul_ln1192_1_fu_1325_p1 = 22'd4194123;

assign mul_ln1192_2_fu_1110_p0 = r_V_5_reg_1769;

assign mul_ln1192_2_fu_1110_p1 = p_8_reg_1774;

assign mul_ln1192_2_fu_1110_p2 = ($signed(mul_ln1192_2_fu_1110_p0) * $signed(mul_ln1192_2_fu_1110_p1));

assign mul_ln1192_3_fu_1214_p0 = mul_ln1192_2_reg_1819;

assign mul_ln1192_3_fu_1214_p1 = p_9_reg_1824;

assign mul_ln1192_3_fu_1214_p2 = ($signed(mul_ln1192_3_fu_1214_p0) * $signed(mul_ln1192_3_fu_1214_p1));

assign mul_ln1192_4_fu_1259_p0 = mul_ln1192_3_reg_1859;

assign mul_ln1192_4_fu_1259_p1 = p_3_reg_1666_pp0_iter8_reg;

assign mul_ln1192_4_fu_1259_p2 = ($signed(mul_ln1192_4_fu_1259_p0) * $signed(mul_ln1192_4_fu_1259_p1));

assign mul_ln1192_6_fu_1162_p0 = r_V_21_reg_1789;

assign mul_ln1192_6_fu_1162_p1 = r_V_22_reg_1794;

assign mul_ln1192_6_fu_1162_p2 = ($signed(mul_ln1192_6_fu_1162_p0) * $signed(mul_ln1192_6_fu_1162_p1));

assign mul_ln1192_9_fu_1238_p0 = r_V_26_reg_1844;

assign mul_ln1192_9_fu_1238_p1 = r_V_27_reg_1849;

assign mul_ln1192_9_fu_1238_p2 = ($signed(mul_ln1192_9_fu_1238_p0) * $signed(mul_ln1192_9_fu_1238_p1));

assign mul_ln700_1_fu_980_p0 = r_V_11_reg_1714;

assign mul_ln700_1_fu_980_p1 = ret_V_10_reg_1719;

assign mul_ln700_1_fu_980_p2 = ($signed(mul_ln700_1_fu_980_p0) * $signed(mul_ln700_1_fu_980_p1));

assign mul_ln700_2_fu_1005_p0 = r_V_18_reg_1729;

assign mul_ln700_2_fu_1005_p1 = r_V_19_reg_1734;

assign mul_ln700_2_fu_1005_p2 = ($signed(mul_ln700_2_fu_1005_p0) * $signed(mul_ln700_2_fu_1005_p1));

assign mul_ln728_fu_1422_p0 = sext_ln1118_2_reg_1558_pp0_iter3_reg;

assign mul_ln728_fu_1422_p1 = 22'd4194130;

assign r_V_10_fu_1458_p0 = r_V_9_fu_713_p1;

assign r_V_10_fu_1458_p1 = r_V_9_fu_713_p1;

assign r_V_11_fu_845_p2 = ($signed(shl_ln1118_4_fu_827_p3) - $signed(sext_ln1118_12_fu_841_p1));

assign r_V_13_fu_658_p1 = p_Val2_7_reg_1546_pp0_iter3_reg;

assign r_V_14_fu_1410_p0 = r_V_13_fu_658_p1;

assign r_V_14_fu_1410_p1 = r_V_13_fu_658_p1;

assign r_V_15_fu_889_p2 = ($signed(shl_ln1118_6_fu_871_p3) - $signed(sext_ln1118_14_fu_885_p1));

assign r_V_16_fu_671_p1 = $signed(ret_V_12_fu_665_p2);

assign r_V_17_fu_1416_p0 = r_V_16_fu_671_p1;

assign r_V_17_fu_1416_p1 = r_V_16_fu_671_p1;

assign r_V_18_fu_902_p0 = r_V_15_fu_889_p2;

assign r_V_18_fu_902_p1 = r_V_17_reg_1678;

assign r_V_18_fu_902_p2 = ($signed(r_V_18_fu_902_p0) * $signed(r_V_18_fu_902_p1));

assign r_V_19_fu_908_p0 = sext_ln1118_4_fu_694_p1;

assign r_V_19_fu_908_p1 = sext_ln1118_4_fu_694_p1;

assign r_V_19_fu_908_p2 = ($signed(r_V_19_fu_908_p0) * $signed(r_V_19_fu_908_p1));

assign r_V_20_fu_1427_p0 = sext_ln1116_7_fu_684_p1;

assign r_V_20_fu_1427_p1 = sext_ln1116_7_fu_684_p1;

assign r_V_21_fu_1023_p0 = ret_V_19_fu_1011_p2;

assign r_V_21_fu_1023_p1 = r_V_34_reg_1708;

assign r_V_21_fu_1023_p2 = ($signed(r_V_21_fu_1023_p0) * $signed(r_V_21_fu_1023_p1));

assign r_V_22_fu_1032_p0 = sext_ln1116_8_fu_1029_p1;

assign r_V_22_fu_1032_p1 = sext_ln1116_8_fu_1029_p1;

assign r_V_22_fu_1032_p2 = ($signed(r_V_22_fu_1032_p0) * $signed(r_V_22_fu_1032_p1));

assign r_V_23_fu_1171_p0 = sext_ln1116_9_fu_1168_p1;

assign r_V_23_fu_1171_p1 = sext_ln1116_9_fu_1168_p1;

assign r_V_23_fu_1171_p2 = ($signed(r_V_23_fu_1171_p0) * $signed(r_V_23_fu_1171_p1));

assign r_V_24_fu_1488_p0 = sext_ln1116_10_fu_1047_p1;

assign r_V_24_fu_1488_p1 = sext_ln1116_10_fu_1047_p1;

assign r_V_25_fu_1180_p0 = sext_ln1116_11_fu_1177_p1;

assign r_V_25_fu_1180_p1 = sext_ln1116_11_fu_1177_p1;

assign r_V_25_fu_1180_p2 = ($signed(r_V_25_fu_1180_p0) * $signed(r_V_25_fu_1180_p1));

assign r_V_26_fu_1193_p0 = r_V_24_reg_1804;

assign r_V_26_fu_1193_p1 = r_V_25_fu_1180_p2;

assign r_V_26_fu_1193_p2 = ($signed(r_V_26_fu_1193_p0) * $signed(r_V_26_fu_1193_p1));

assign r_V_27_fu_1202_p0 = sext_ln1116_12_fu_1199_p1;

assign r_V_27_fu_1202_p1 = sext_ln1116_12_fu_1199_p1;

assign r_V_27_fu_1202_p2 = ($signed(r_V_27_fu_1202_p0) * $signed(r_V_27_fu_1202_p1));

assign r_V_28_fu_1247_p0 = sext_ln1116_13_fu_1244_p1;

assign r_V_28_fu_1247_p1 = sext_ln1116_13_fu_1244_p1;

assign r_V_28_fu_1247_p2 = ($signed(r_V_28_fu_1247_p0) * $signed(r_V_28_fu_1247_p1));

assign r_V_29_fu_703_p0 = p_s_reg_1645;

assign r_V_29_fu_703_p2 = ($signed(r_V_29_fu_703_p0) * $signed('h16));

assign r_V_30_fu_1071_p0 = sext_ln1116_fu_1068_p1;

assign r_V_30_fu_1071_p1 = sext_ln1116_fu_1068_p1;

assign r_V_30_fu_1071_p2 = ($signed(r_V_30_fu_1071_p0) * $signed(r_V_30_fu_1071_p1));

assign r_V_31_fu_716_p2 = ($signed(15'd0) - $signed(r_V_reg_1608_pp0_iter4_reg));

assign r_V_32_fu_1331_p0 = sext_ln1118_2_fu_471_p1;

assign r_V_32_fu_1331_p1 = 22'd98;

assign r_V_33_fu_934_p2 = ($signed(11'd0) - $signed(sext_ln1253_fu_931_p1));

assign r_V_34_fu_757_p0 = sext_ln1116_1_fu_754_p1;

assign r_V_34_fu_757_p1 = sext_ln1116_1_fu_754_p1;

assign r_V_34_fu_757_p2 = ($signed(r_V_34_fu_757_p0) * $signed(r_V_34_fu_757_p1));

assign r_V_35_fu_803_p2 = ($signed(sext_ln1118_10_fu_788_p1) - $signed(sext_ln1118_11_fu_799_p1));

assign r_V_5_fu_968_p0 = ret_V_7_reg_1698;

assign r_V_5_fu_968_p1 = ret_V_8_fu_955_p2;

assign r_V_5_fu_968_p2 = ($signed(r_V_5_fu_968_p0) * $signed(r_V_5_fu_968_p1));

assign r_V_6_fu_691_p1 = p_Val2_2_reg_1524_pp0_iter4_reg;

assign r_V_7_fu_1450_p0 = r_V_6_fu_691_p1;

assign r_V_7_fu_1450_p1 = r_V_6_fu_691_p1;

assign r_V_9_fu_713_p1 = p_Val2_3_reg_1535_pp0_iter4_reg;

assign r_V_fu_582_p1 = p_Val2_2_reg_1524_pp0_iter2_reg;

assign ret_V_12_fu_665_p2 = ($signed(lhs_V_3_fu_661_p1) + $signed(16'd140));

assign ret_V_14_fu_609_p2 = ($signed(lhs_V_4_fu_605_p1) + $signed(16'd178));

assign ret_V_17_fu_678_p2 = ($signed(sext_ln703_4_fu_675_p1) + $signed(11'd109));

assign ret_V_19_fu_1011_p2 = ($signed(ret_V_39_reg_1739) + $signed(31'd28049408));

assign ret_V_24_fu_1041_p2 = ($signed(sext_ln703_5_fu_1038_p1) + $signed(11'd121));

assign ret_V_29_fu_1482_p1 = 21'd46;

assign ret_V_31_fu_526_p2 = ($signed(grp_fu_1364_p3) + $signed(22'd51200));

assign ret_V_32_fu_1089_p2 = ($signed(rhs_V_fu_1085_p1) + $signed(grp_fu_1494_p4));

assign ret_V_33_fu_724_p2 = ($signed(r_V_31_fu_716_p2) - $signed(sext_ln703_1_fu_721_p1));

assign ret_V_34_fu_1277_p2 = ($signed(mul_ln1192_4_reg_1884) + $signed(62'd4548635623644200960));

assign ret_V_35_fu_647_p2 = ($signed(lhs_V_2_reg_1603) - $signed(rhs_V_2_fu_644_p1));

assign ret_V_36_fu_599_p2 = ($signed(lhs_V_2_fu_579_p1) - $signed(rhs_V_3_fu_596_p1));

assign ret_V_38_fu_1140_p2 = ($signed(rhs_V_4_fu_1136_p1) + $signed(sub_ln700_1_fu_1123_p2));

assign ret_V_42_fu_1293_p2 = ($signed(mul_ln1192_7_reg_1889) + $signed(78'd297712002605598453530624));

assign ret_V_46_fu_1309_p2 = ($signed(mul_ln1192_11_reg_1894) + $signed(70'd1162577222207929319424));

assign ret_V_8_fu_955_p2 = ($signed(sext_ln700_11_fu_951_p1) + $signed(sext_ln1118_7_fu_940_p1));

assign ret_V_fu_730_p2 = (ret_V_33_fu_724_p2 + 15'd830);

assign rhs_V_1_fu_809_p3 = {{r_V_35_fu_803_p2}, {8'd0}};

assign rhs_V_2_fu_644_p1 = p_Val2_1_reg_1516_pp0_iter3_reg;

assign rhs_V_3_fu_596_p1 = p_Val2_7_reg_1546_pp0_iter2_reg;

assign rhs_V_4_fu_1136_p1 = $signed(tmp_9_fu_1128_p3);

assign rhs_V_fu_1085_p1 = $signed(tmp_1_fu_1077_p3);

assign sext_ln1116_10_fu_1047_p1 = $signed(ret_V_24_fu_1041_p2);

assign sext_ln1116_11_fu_1177_p1 = $signed(p_7_reg_1809);

assign sext_ln1116_12_fu_1199_p1 = $signed(p_10_reg_1749_pp0_iter6_reg);

assign sext_ln1116_13_fu_1244_p1 = $signed(p_11_reg_1854);

assign sext_ln1116_1_fu_754_p1 = p_Val2_4_reg_1660;

assign sext_ln1116_3_fu_499_p1 = $signed(p_Val2_7_reg_1546);

assign sext_ln1116_7_fu_684_p1 = $signed(ret_V_17_fu_678_p2);

assign sext_ln1116_8_fu_1029_p1 = $signed(p_5_reg_1744);

assign sext_ln1116_9_fu_1168_p1 = $signed(p_6_reg_1799);

assign sext_ln1116_fu_1068_p1 = $signed(p_2_reg_1764);

assign sext_ln1118_10_fu_788_p1 = $signed(shl_ln1118_2_fu_781_p3);

assign sext_ln1118_11_fu_799_p1 = $signed(shl_ln1118_3_fu_792_p3);

assign sext_ln1118_12_fu_841_p1 = $signed(shl_ln1118_5_fu_834_p3);

assign sext_ln1118_14_fu_885_p1 = $signed(shl_ln1118_7_fu_878_p3);

assign sext_ln1118_16_fu_615_p1 = $signed(ret_V_14_fu_609_p2);

assign sext_ln1118_2_fu_471_p1 = p_Val2_2_reg_1524;

assign sext_ln1118_4_fu_694_p1 = p_0_reg_1639;

assign sext_ln1118_7_fu_940_p1 = r_V_34_reg_1708;

assign sext_ln1192_9_fu_817_p1 = $signed(rhs_V_1_fu_809_p3);

assign sext_ln1253_fu_931_p1 = $signed(p_Val2_6_reg_1703);

assign sext_ln700_11_fu_951_p1 = $signed(tmp_fu_943_p3);

assign sext_ln703_1_fu_721_p1 = $signed(p_Val2_s_reg_1614_pp0_iter4_reg);

assign sext_ln703_4_fu_675_p1 = $signed(p_Val2_9_reg_1624);

assign sext_ln703_5_fu_1038_p1 = p_Val2_4_reg_1660_pp0_iter5_reg;

assign shl_ln1118_1_fu_766_p3 = {{r_V_7_fu_1450_p2}, {2'd0}};

assign shl_ln1118_2_fu_781_p3 = {{p_Val2_2_reg_1524_pp0_iter4_reg}, {4'd0}};

assign shl_ln1118_3_fu_792_p3 = {{p_Val2_2_reg_1524_pp0_iter4_reg}, {2'd0}};

assign shl_ln1118_4_fu_827_p3 = {{r_V_10_fu_1458_p2}, {4'd0}};

assign shl_ln1118_5_fu_834_p3 = {{r_V_10_fu_1458_p2}, {2'd0}};

assign shl_ln1118_6_fu_871_p3 = {{r_V_14_reg_1672}, {4'd0}};

assign shl_ln1118_7_fu_878_p3 = {{r_V_14_reg_1672}, {2'd0}};

assign shl_ln1_fu_986_p3 = {{add_ln700_1_reg_1724}, {16'd0}};

assign shl_ln700_1_fu_1116_p3 = {{sub_ln700_reg_1779}, {16'd0}};

assign sub_ln1192_fu_821_p2 = (shl_ln1118_1_fu_766_p3 - tmp_10_fu_773_p3);

assign sub_ln700_1_fu_1123_p2 = (shl_ln700_1_fu_1116_p3 - mul_ln700_2_reg_1784);

assign sub_ln700_fu_993_p2 = (shl_ln1_fu_986_p3 - mul_ln700_1_fu_980_p2);

assign sub_ln703_fu_585_p2 = ($signed(p_Val2_10_reg_1505_pp0_iter2_reg) - $signed(p_Val2_3_reg_1535_pp0_iter2_reg));

assign tmp_10_fu_773_p3 = {{trunc_ln1118_fu_763_p1}, {4'd0}};

assign tmp_1_fu_1077_p3 = {{r_V_30_fu_1071_p2}, {8'd0}};

assign tmp_2_fu_743_p3 = {{p_Val2_5_reg_1655}, {8'd0}};

assign tmp_9_fu_1128_p3 = {{grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return}, {48'd0}};

assign tmp_fu_943_p3 = {{r_V_33_fu_934_p2}, {8'd0}};

assign trunc_ln1118_fu_763_p1 = r_V_7_fu_1450_p2[25:0];

assign y_0_V = trunc_ln708_1_reg_1814_pp0_iter9_reg;

assign y_1_V = {{ret_V_34_fu_1277_p2[61:48]}};

assign y_2_V = trunc_ln708_5_reg_1829_pp0_iter9_reg;

assign y_3_V = {{ret_V_42_fu_1293_p2[77:64]}};

assign y_4_V = {{ret_V_46_fu_1309_p2[69:56]}};

always @ (posedge ap_clk) begin
    r_V_11_reg_1714[1:0] <= 2'b00;
    add_ln700_1_reg_1724[1:0] <= 2'b00;
end

endmodule //myproject
