(edif Fifo_1_1_1_1_3_I60_J117_R1_C3
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2023 06 09 20 09 47)
  (program "Vivado" (version "2020.2"))
  (comment "Built on 'Wed Nov 18 09:12:47 MST 2020'")
  (comment "Built by 'xbuild'")
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell LUT6 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
        (port I5 (direction INPUT))
       )
     )
   )
   (cell FDRE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port D (direction INPUT))
        (port R (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell GND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port G (direction OUTPUT))
       )
     )
   )
   (cell LUT2 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
       )
     )
   )
   (cell RAM32X1D (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port DPO (direction OUTPUT))
        (port SPO (direction OUTPUT))
        (port A0 (direction INPUT))
        (port A1 (direction INPUT))
        (port A2 (direction INPUT))
        (port A3 (direction INPUT))
        (port A4 (direction INPUT))
        (port D (direction INPUT))
        (port DPRA0 (direction INPUT))
        (port DPRA1 (direction INPUT))
        (port DPRA2 (direction INPUT))
        (port DPRA3 (direction INPUT))
        (port DPRA4 (direction INPUT))
        (port WCLK (direction INPUT))
        (port WE (direction INPUT))
       )
     )
   )
   (cell LUT3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
       )
     )
   )
   (cell VCC (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port P (direction OUTPUT))
       )
     )
   )
   (cell LUT1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell elasticFifoInner (celltype GENERIC)
     (view elasticFifoInner (viewtype NETLIST)
       (interface 
        (port clk (direction INPUT))
        (port rst (direction INPUT))
        (port (rename dataInArray_0__0_ "dataInArray[0][0]") (direction INPUT))
        (port (rename dataOutArray_0__0_ "dataOutArray[0][0]") (direction OUTPUT))
        (port (rename nReadyArray_0_ "nReadyArray[0]") (direction INPUT))
        (port (rename pValidArray_0_ "pValidArray[0]") (direction INPUT))
        (port (rename readyArray_0_ "readyArray[0]") (direction OUTPUT))
        (port (rename validArray_0_ "validArray[0]") (direction OUTPUT))
       )
       (contents
         (instance Empty_i_1 (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property INIT (string "64'hFFFFFFFF5D554C44"))
         )
         (instance Empty_i_2 (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property INIT (string "64'h0010014400000000"))
         )
         (instance Empty_reg (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance Full_i_1 (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property INIT (string "64'h00000000FBB0FB00"))
         )
         (instance Full_i_2 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h0518"))
         )
         (instance Full_reg (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance GND (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance GND_1 (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance (rename Head_0__i_1 "Head[0]_i_1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'h1"))
         )
         (instance (rename Head_1__i_1 "Head[1]_i_1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'h2"))
         )
         (instance (rename Head_1__i_2 "Head[1]_i_2") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'h2"))
         )
         (instance (rename Head_reg_0_ "Head_reg[0]") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance (rename Head_reg_1_ "Head_reg[1]") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance Memory_reg_0_3_0_0 (viewref netlist (cellref RAM32X1D (libraryref hdi_primitives)))
           (property ram_addr_begin (integer 0))
           (property XILINX_LEGACY_PRIM (string "RAM16X1D"))
           (property ram_addr_end (integer 2))
           (property ram_offset (integer 0))
           (property ram_slice_end (integer 0))
           (property INIT (string "32'h00000000"))
           (property ram_slice_begin (integer 0))
         )
         (instance Memory_reg_0_3_0_0_i_1 (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h008A"))
         )
         (instance (rename Tail_0__i_1 "Tail[0]_i_1") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'h1"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
         )
         (instance (rename Tail_1__i_1 "Tail[1]_i_1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'hD0"))
         )
         (instance (rename Tail_1__i_2 "Tail[1]_i_2") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'h2"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
         )
         (instance (rename Tail_reg_0_ "Tail_reg[0]") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance (rename Tail_reg_1_ "Tail_reg[1]") (viewref netlist (cellref FDRE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
         )
         (instance VCC (viewref netlist (cellref VCC (libraryref hdi_primitives))))
         (instance (rename readyArray_0__INST_0 "readyArray[0]_INST_0") (viewref netlist (cellref LUT2 (libraryref hdi_primitives)))
           (property INIT (string "4'hB"))
         )
         (instance (rename validArray_0__INST_0 "validArray[0]_INST_0") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property INIT (string "2'h1"))
         )
         (net (rename &_const0_ "<const0>") (joined
          (portref A2 (instanceref Memory_reg_0_3_0_0))
          (portref A3 (instanceref Memory_reg_0_3_0_0))
          (portref DPRA2 (instanceref Memory_reg_0_3_0_0))
          (portref DPRA3 (instanceref Memory_reg_0_3_0_0))
          (portref G (instanceref GND))
          (portref R (instanceref Empty_reg))
          (portref R (instanceref Full_reg))
          )
         )
         (net (rename &_const1_ "<const1>") (joined
          (portref CE (instanceref Empty_reg))
          (portref CE (instanceref Full_reg))
          (portref P (instanceref VCC))
          )
         )
         (net Empty (joined
          (portref I0 (instanceref Empty_i_2))
          (portref I0 (instanceref Full_i_1))
          (portref I0 (instanceref validArray_0__INST_0))
          (portref I1 (instanceref Empty_i_1))
          (portref I1 (instanceref Head_1__i_1))
          (portref Q (instanceref Empty_reg))
          )
         )
         (net Empty_i_1_n_0 (joined
          (portref D (instanceref Empty_reg))
          (portref O (instanceref Empty_i_1))
          )
         )
         (net Empty_i_2_n_0 (joined
          (portref I4 (instanceref Empty_i_1))
          (portref O (instanceref Empty_i_2))
          )
         )
         (net Full_i_1_n_0 (joined
          (portref D (instanceref Full_reg))
          (portref O (instanceref Full_i_1))
          )
         )
         (net Full_i_2_n_0 (joined
          (portref I4 (instanceref Full_i_1))
          (portref O (instanceref Full_i_2))
          )
         )
         (net Full_reg_n_0 (joined
          (portref I0 (instanceref Tail_1__i_1))
          (portref I1 (instanceref readyArray_0__INST_0))
          (portref I2 (instanceref Memory_reg_0_3_0_0_i_1))
          (portref I3 (instanceref Empty_i_1))
          (portref I3 (instanceref Full_i_1))
          (portref Q (instanceref Full_reg))
          )
         )
         (net GND_2 (joined
          (portref A4 (instanceref Memory_reg_0_3_0_0))
          (portref DPRA4 (instanceref Memory_reg_0_3_0_0))
          (portref G (instanceref GND_1))
          )
         )
         (net (rename Head_0_ "Head[0]") (joined
          (portref DPRA0 (instanceref Memory_reg_0_3_0_0))
          (portref I0 (instanceref Head_0__i_1))
          (portref I0 (instanceref Head_1__i_2))
          (portref I2 (instanceref Empty_i_2))
          (portref I2 (instanceref Full_i_2))
          (portref Q (instanceref Head_reg_0_))
          )
         )
         (net (rename Head_0__i_1_n_0 "Head[0]_i_1_n_0") (joined
          (portref D (instanceref Head_reg_0_))
          (portref O (instanceref Head_0__i_1))
          )
         )
         (net (rename Head_1_ "Head[1]") (joined
          (portref DPRA1 (instanceref Memory_reg_0_3_0_0))
          (portref I0 (instanceref Full_i_2))
          (portref I1 (instanceref Empty_i_2))
          (portref I1 (instanceref Head_0__i_1))
          (portref I1 (instanceref Head_1__i_2))
          (portref Q (instanceref Head_reg_1_))
          )
         )
         (net (rename Head_1__i_1_n_0 "Head[1]_i_1_n_0") (joined
          (portref CE (instanceref Head_reg_0_))
          (portref CE (instanceref Head_reg_1_))
          (portref O (instanceref Head_1__i_1))
          )
         )
         (net (rename Head_1__i_2_n_0 "Head[1]_i_2_n_0") (joined
          (portref D (instanceref Head_reg_1_))
          (portref O (instanceref Head_1__i_2))
          )
         )
         (net (rename Tail_0_ "Tail[0]") (joined
          (portref A0 (instanceref Memory_reg_0_3_0_0))
          (portref I0 (instanceref Tail_1__i_2))
          (portref I1 (instanceref Full_i_2))
          (portref I1 (instanceref Tail_0__i_1))
          (portref I3 (instanceref Empty_i_2))
          (portref Q (instanceref Tail_reg_0_))
          )
         )
         (net (rename Tail_0__i_1_n_0 "Tail[0]_i_1_n_0") (joined
          (portref D (instanceref Tail_reg_0_))
          (portref O (instanceref Tail_0__i_1))
          )
         )
         (net (rename Tail_1_ "Tail[1]") (joined
          (portref A1 (instanceref Memory_reg_0_3_0_0))
          (portref I0 (instanceref Tail_0__i_1))
          (portref I1 (instanceref Tail_1__i_2))
          (portref I3 (instanceref Full_i_2))
          (portref I4 (instanceref Empty_i_2))
          (portref Q (instanceref Tail_reg_1_))
          )
         )
         (net (rename Tail_1__i_2_n_0 "Tail[1]_i_2_n_0") (joined
          (portref D (instanceref Tail_reg_1_))
          (portref O (instanceref Tail_1__i_2))
          )
         )
         (net WriteEn8_out (joined
          (portref CE (instanceref Tail_reg_0_))
          (portref CE (instanceref Tail_reg_1_))
          (portref O (instanceref Tail_1__i_1))
          )
         )
         (net clk (joined
          (portref C (instanceref Empty_reg))
          (portref C (instanceref Full_reg))
          (portref C (instanceref Head_reg_0_))
          (portref C (instanceref Head_reg_1_))
          (portref C (instanceref Tail_reg_0_))
          (portref C (instanceref Tail_reg_1_))
          (portref WCLK (instanceref Memory_reg_0_3_0_0))
          (portref clk)
          )
         )
         (net (rename dataInArray_0__0_ "dataInArray[0][0]") (joined
          (portref D (instanceref Memory_reg_0_3_0_0))
          (portref dataInArray_0__0_)
          )
         )
         (net (rename dataOutArray_0__0_ "dataOutArray[0][0]") (joined
          (portref DPO (instanceref Memory_reg_0_3_0_0))
          (portref dataOutArray_0__0_)
          )
         )
         (net (rename nReadyArray_0_ "nReadyArray[0]") (joined
          (portref I0 (instanceref Head_1__i_1))
          (portref I0 (instanceref readyArray_0__INST_0))
          (portref I1 (instanceref Full_i_1))
          (portref I1 (instanceref Memory_reg_0_3_0_0_i_1))
          (portref I1 (instanceref Tail_1__i_1))
          (portref I2 (instanceref Empty_i_1))
          (portref I5 (instanceref Empty_i_2))
          (portref nReadyArray_0_)
          )
         )
         (net (rename pValidArray_0_ "pValidArray[0]") (joined
          (portref I0 (instanceref Empty_i_1))
          (portref I0 (instanceref Memory_reg_0_3_0_0_i_1))
          (portref I2 (instanceref Full_i_1))
          (portref I2 (instanceref Tail_1__i_1))
          (portref pValidArray_0_)
          )
         )
         (net p_0_in (joined
          (portref O (instanceref Memory_reg_0_3_0_0_i_1))
          (portref WE (instanceref Memory_reg_0_3_0_0))
          )
         )
         (net (rename readyArray_0_ "readyArray[0]") (joined
          (portref O (instanceref readyArray_0__INST_0))
          (portref readyArray_0_)
          )
         )
         (net rst (joined
          (portref I3 (instanceref Memory_reg_0_3_0_0_i_1))
          (portref I5 (instanceref Empty_i_1))
          (portref I5 (instanceref Full_i_1))
          (portref R (instanceref Head_reg_0_))
          (portref R (instanceref Head_reg_1_))
          (portref R (instanceref Tail_reg_0_))
          (portref R (instanceref Tail_reg_1_))
          (portref rst)
          )
         )
         (net (rename validArray_0_ "validArray[0]") (joined
          (portref O (instanceref validArray_0__INST_0))
          (portref validArray_0_)
          )
         )
       )

           (property INPUT_COUNT (integer 1))
           (property FIFO_DEPTH (integer 3))
           (property DATA_SIZE_OUT (integer 1))
           (property DATA_SIZE_IN (integer 1))
           (property OUTPUT_COUNT (integer 1))
     )
   )
   (cell Fifo_1_1_1_1_3 (celltype GENERIC)
     (view Fifo_1_1_1_1_3 (viewtype NETLIST)
       (interface 
        (port clk (direction INPUT))
        (port nReadyArray_0 (direction INPUT))
        (port pValidArray_0 (direction INPUT))
        (port readyArray_0 (direction OUTPUT))
        (port rst (direction INPUT))
        (port validArray_0 (direction OUTPUT))
        (port (rename dataInArray_0_0_ "dataInArray_0[0]") (direction INPUT))
        (port (rename dataOutArray_0_0_ "dataOutArray_0[0]") (direction OUTPUT))
       )
       (contents
         (instance elasticFifoInner_sub (viewref elasticFifoInner (cellref elasticFifoInner (libraryref work)))
           (property INPUT_COUNT (integer 1))
           (property FIFO_DEPTH (integer 3))
           (property DATA_SIZE_OUT (integer 1))
           (property DATA_SIZE_IN (integer 1))
           (property OUTPUT_COUNT (integer 1))
         )
         (net clk (joined
          (portref clk (instanceref elasticFifoInner_sub))
          (portref clk)
          )
         )
         (net (rename dataInArray_0_0_ "dataInArray_0[0]") (joined
          (portref dataInArray_0__0_ (instanceref elasticFifoInner_sub))
          (portref dataInArray_0_0_)
          )
         )
         (net (rename dataOutArray_0_0_ "dataOutArray_0[0]") (joined
          (portref dataOutArray_0__0_ (instanceref elasticFifoInner_sub))
          (portref dataOutArray_0_0_)
          )
         )
         (net nReadyArray_0 (joined
          (portref nReadyArray_0_ (instanceref elasticFifoInner_sub))
          (portref nReadyArray_0)
          )
         )
         (net pValidArray_0 (joined
          (portref pValidArray_0_ (instanceref elasticFifoInner_sub))
          (portref pValidArray_0)
          )
         )
         (net readyArray_0 (joined
          (portref readyArray_0_ (instanceref elasticFifoInner_sub))
          (portref readyArray_0)
          )
         )
         (net rst (joined
          (portref rst (instanceref elasticFifoInner_sub))
          (portref rst)
          )
         )
         (net validArray_0 (joined
          (portref validArray_0_ (instanceref elasticFifoInner_sub))
          (portref validArray_0)
          )
         )
       )
     )
   )
   (cell Fifo_1_1_1_1_3_I60_J117_R1_C3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port clk (direction INPUT))
        (port dataInArray_0 (direction INPUT))
        (port dataOutArray_0 (direction OUTPUT))
        (port nReadyArray_0 (direction INPUT))
        (port pValidArray_0 (direction INPUT))
        (port readyArray_0 (direction OUTPUT))
        (port rst (direction INPUT))
        (port validArray_0 (direction OUTPUT))
       )
       (contents
         (instance Fifo_1_1_1_1_3_I60_J117_R1_C3_cell (viewref Fifo_1_1_1_1_3 (cellref Fifo_1_1_1_1_3 (libraryref work))))
         (net clk (joined
          (portref clk (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref clk)
          )

           (property MAX_PROG_DELAY (integer 0))
         )
         (net dataInArray_0_net (joined
          (portref dataInArray_0_0_ (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref dataInArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
         (net dataOutArray_0_net (joined
          (portref dataOutArray_0_0_ (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref dataOutArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
         (net nReadyArray_0_net (joined
          (portref nReadyArray_0 (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref nReadyArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
         (net pValidArray_0_net (joined
          (portref pValidArray_0 (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref pValidArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
         (net readyArray_0_net (joined
          (portref readyArray_0 (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref readyArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
         (net rst (joined
          (portref rst (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref rst)
          )
         )
         (net validArray_0_net (joined
          (portref validArray_0 (instanceref Fifo_1_1_1_1_3_I60_J117_R1_C3_cell))
          (portref validArray_0)
          )

           (property IOSTANDARD (string "LVCMOS18"))
         )
       )

           (property ECO_CHECKSUM (string "353e773"))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design Fifo_1_1_1_1_3_I60_J117_R1_C3
    (cellref Fifo_1_1_1_1_3_I60_J117_R1_C3 (libraryref work))
    (property PART (string "xcvu13p-fsga2577-1-i"))
  )
)
