{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 12:14:53 2019 " "Info: Processing started: Mon May 27 12:14:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off electricTimer -c electricTimer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off electricTimer -c electricTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fbcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fbcd7seg-behavioral " "Info: Found design unit 1: fbcd7seg-behavioral" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fbcd7seg " "Info: Found entity 1: fbcd7seg" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mode_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_sel-behavioral " "Info: Found design unit 1: mode_sel-behavioral" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mode_sel " "Info: Found entity 1: mode_sel" {  } { { "mode_sel.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mode_sel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavioral " "Info: Found design unit 1: mux21-behavioral" {  } { { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Info: Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1hz-behavioral " "Info: Found design unit 1: clk_1hz-behavioral" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "clk_1hz.vhd" "" { Text "D:/Programming/VHDL/electricTimer/clk_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Programming/VHDL/electricTimer/module_select.vhd " "Warning: Can't analyze file -- file D:/Programming/VHDL/electricTimer/module_select.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter24_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter24_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter24_hour-behavioral " "Info: Found design unit 1: counter24_hour-behavioral" {  } { { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter24_hour " "Info: Found entity 1: counter24_hour" {  } { { "counter24_hour.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter24_hour.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60_min_sec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter60_min_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter60_min_sec-behavioral " "Info: Found design unit 1: counter60_min_sec-behavioral" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter60_min_sec " "Info: Found entity 1: counter60_min_sec" {  } { { "counter60_min_sec.vhd" "" { Text "D:/Programming/VHDL/electricTimer/counter60_min_sec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Programming/VHDL/electricTimer/f7seg.vhd " "Warning: Can't analyze file -- file D:/Programming/VHDL/electricTimer/f7seg.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "electricTimer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file electricTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 electricTimer-Structure " "Info: Found design unit 1: electricTimer-Structure" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 electricTimer " "Info: Found entity 1: electricTimer" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "electricTimer " "Info: Elaborating entity \"electricTimer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:D1 " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:D1\"" {  } { { "electricTimer.vhd" "D1" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_sel mode_sel:D2 " "Info: Elaborating entity \"mode_sel\" for hierarchy \"mode_sel:D2\"" {  } { { "electricTimer.vhd" "D2" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:D3 " "Info: Elaborating entity \"mux21\" for hierarchy \"mux21:D3\"" {  } { { "electricTimer.vhd" "D3" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60_min_sec counter60_min_sec:D4 " "Info: Elaborating entity \"counter60_min_sec\" for hierarchy \"counter60_min_sec:D4\"" {  } { { "electricTimer.vhd" "D4" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24_hour counter24_hour:D6 " "Info: Elaborating entity \"counter24_hour\" for hierarchy \"counter24_hour:D6\"" {  } { { "electricTimer.vhd" "D6" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fbcd7seg fbcd7seg:D7 " "Info: Elaborating entity \"fbcd7seg\" for hierarchy \"fbcd7seg:D7\"" {  } { { "electricTimer.vhd" "D7" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux21:D3\|Y " "Warning: Found clock multiplexer mux21:D3\|Y" {  } { { "mux21.vhd" "" { Text "D:/Programming/VHDL/electricTimer/mux21.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[0\] fbcd7seg:D11\|dis\[0\]~_emulated fbcd7seg:D11\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[1\] fbcd7seg:D11\|dis\[1\]~_emulated fbcd7seg:D11\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[2\] fbcd7seg:D11\|dis\[2\]~_emulated fbcd7seg:D11\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[3\] fbcd7seg:D11\|dis\[3\]~_emulated fbcd7seg:D11\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[4\] fbcd7seg:D11\|dis\[4\]~_emulated fbcd7seg:D11\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[5\] fbcd7seg:D11\|dis\[5\]~_emulated fbcd7seg:D11\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D11\|dis\[6\] fbcd7seg:D11\|dis\[6\]~_emulated fbcd7seg:D11\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D11\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D11\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D11\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[0\] fbcd7seg:D12\|dis\[0\]~_emulated fbcd7seg:D12\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[1\] fbcd7seg:D12\|dis\[1\]~_emulated fbcd7seg:D12\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[2\] fbcd7seg:D12\|dis\[2\]~_emulated fbcd7seg:D12\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[3\] fbcd7seg:D12\|dis\[3\]~_emulated fbcd7seg:D12\|dis\[3\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[3\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[4\] fbcd7seg:D12\|dis\[4\]~_emulated fbcd7seg:D12\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[5\] fbcd7seg:D12\|dis\[5\]~_emulated fbcd7seg:D12\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D12\|dis\[6\] fbcd7seg:D12\|dis\[6\]~_emulated fbcd7seg:D12\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D12\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D12\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D12\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[0\] fbcd7seg:D9\|dis\[0\]~_emulated fbcd7seg:D9\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[1\] fbcd7seg:D9\|dis\[1\]~_emulated fbcd7seg:D9\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[2\] fbcd7seg:D9\|dis\[2\]~_emulated fbcd7seg:D9\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[3\] fbcd7seg:D9\|dis\[3\]~_emulated fbcd7seg:D9\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[4\] fbcd7seg:D9\|dis\[4\]~_emulated fbcd7seg:D9\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[5\] fbcd7seg:D9\|dis\[5\]~_emulated fbcd7seg:D9\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D9\|dis\[6\] fbcd7seg:D9\|dis\[6\]~_emulated fbcd7seg:D9\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D9\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D9\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D9\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[0\] fbcd7seg:D10\|dis\[0\]~_emulated fbcd7seg:D10\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[1\] fbcd7seg:D10\|dis\[1\]~_emulated fbcd7seg:D10\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[2\] fbcd7seg:D10\|dis\[2\]~_emulated fbcd7seg:D10\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[3\] fbcd7seg:D10\|dis\[3\]~_emulated fbcd7seg:D10\|dis\[3\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[3\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[4\] fbcd7seg:D10\|dis\[4\]~_emulated fbcd7seg:D10\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[5\] fbcd7seg:D10\|dis\[5\]~_emulated fbcd7seg:D10\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D10\|dis\[6\] fbcd7seg:D10\|dis\[6\]~_emulated fbcd7seg:D10\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D10\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D10\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D10\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[0\] fbcd7seg:D7\|dis\[0\]~_emulated fbcd7seg:D7\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[1\] fbcd7seg:D7\|dis\[1\]~_emulated fbcd7seg:D7\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[2\] fbcd7seg:D7\|dis\[2\]~_emulated fbcd7seg:D7\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[3\] fbcd7seg:D7\|dis\[3\]~_emulated fbcd7seg:D7\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[4\] fbcd7seg:D7\|dis\[4\]~_emulated fbcd7seg:D7\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[5\] fbcd7seg:D7\|dis\[5\]~_emulated fbcd7seg:D7\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D7\|dis\[6\] fbcd7seg:D7\|dis\[6\]~_emulated fbcd7seg:D7\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D7\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D7\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D7\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[0\] fbcd7seg:D8\|dis\[0\]~_emulated fbcd7seg:D8\|dis\[0\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[0\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[0\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[0\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[1\] fbcd7seg:D8\|dis\[1\]~_emulated fbcd7seg:D8\|dis\[1\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[1\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[1\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[1\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[2\] fbcd7seg:D8\|dis\[2\]~_emulated fbcd7seg:D8\|dis\[2\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[2\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[2\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[2\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[3\] fbcd7seg:D8\|dis\[3\]~_emulated fbcd7seg:D8\|dis\[3\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[3\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[3\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[3\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[4\] fbcd7seg:D8\|dis\[4\]~_emulated fbcd7seg:D8\|dis\[4\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[4\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[4\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[4\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[5\] fbcd7seg:D8\|dis\[5\]~_emulated fbcd7seg:D8\|dis\[5\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[5\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[5\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[5\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "fbcd7seg:D8\|dis\[6\] fbcd7seg:D8\|dis\[6\]~_emulated fbcd7seg:D8\|dis\[6\]~latch " "Warning (13310): Register \"fbcd7seg:D8\|dis\[6\]\" is converted into an equivalent circuit using register \"fbcd7seg:D8\|dis\[6\]~_emulated\" and latch \"fbcd7seg:D8\|dis\[6\]~latch\"" {  } { { "fbcd7seg.vhd" "" { Text "D:/Programming/VHDL/electricTimer/fbcd7seg.vhd" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "electricTimer.vhd" "" { Text "D:/Programming/VHDL/electricTimer/electricTimer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Info: Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "278 " "Info: Implemented 278 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 12:14:56 2019 " "Info: Processing ended: Mon May 27 12:14:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
