# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+tb_riscv_adder tb_riscv_adder testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6630 kB (elbread=429 elab2=6053 kernel=147 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  16:38, Friday, 8 December 2023
#  Simulation has been initialized
run
# EXECUTION:: NOTE   : o_sum = 3
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /tb_riscv_adder,  Process: monitor_process.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 7 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Error: COMP96_0018: riscv_core.vhd : (40, 3): Identifier expected.
# Compile Architecture "beh" of Entity "riscv_core"
# Error: COMP96_0078: riscv_core.vhd : (217, 2): Unknown identifier "tb_fetch_pc".
# Error: COMP96_0133: riscv_core.vhd : (217, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (218, 2): Unknown identifier "tb_decode_rs1_data".
# Error: COMP96_0133: riscv_core.vhd : (218, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (219, 2): Unknown identifier "tb_decode_rs2_data".
# Error: COMP96_0133: riscv_core.vhd : (219, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (220, 2): Unknown identifier "tb_decode_pc".
# Error: COMP96_0133: riscv_core.vhd : (220, 2): Cannot find object declaration.
# Compile failure 9 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Error: COMP96_0078: riscv_core_tb.vhd : (55, 40): Unknown identifier "XLEN".
# Error: COMP96_0133: riscv_core_tb.vhd : (55, 40): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (55, 40): Locally static expression is required in the range definition.
# Error: COMP96_0078: riscv_core_tb.vhd : (57, 81): Unknown identifier "XLEN".
# Error: COMP96_0133: riscv_core_tb.vhd : (57, 81): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (57, 81): Locally static expression is required in the range definition.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+riscv_core riscv_core beh
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+riscv_core riscv_core beh
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Memory View: Error: You do not have a valid license to run Memory View. Contact Aldec for ordering information - sales@aldec.com
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
acom -O3 -e 100 -work processor -2008  $dsn/src/compteur.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+compteur_tb compteur_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6469 kB (elbread=427 elab2=5902 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:00, Friday, 8 December 2023
#  Simulation has been initialized
run
# EXECUTION:: NOTE   : *** Simulation Starts ***
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 0, should be = 2
# EXECUTION:: Time: 206 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 1, should be = 3
# EXECUTION:: Time: 216 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 2, should be = 4
# EXECUTION:: Time: 226 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 3, should be = 5
# EXECUTION:: Time: 236 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 4, should be = 6
# EXECUTION:: Time: 246 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 5, should be = 7
# EXECUTION:: Time: 256 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 6, should be = 8
# EXECUTION:: Time: 266 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 7, should be = 9
# EXECUTION:: Time: 276 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 8, should be = 0
# EXECUTION:: Time: 286 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 9, should be = 1
# EXECUTION:: Time: 296 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 0, should be = 2
# EXECUTION:: Time: 306 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 1, should be = 3
# EXECUTION:: Time: 316 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: NOTE   : *** Simulation Ends ***
# EXECUTION:: Time: 326 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# RUNTIME: Info: RUNTIME_0141 compteur_tb.vhd (95): stop called.
# KERNEL: Time: 326 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# KERNEL: Stopped at time 326 ns + 0.
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+compteur_tb compteur_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6469 kB (elbread=427 elab2=5902 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:00, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# EXECUTION:: NOTE   : *** Simulation Starts ***
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 0, should be = 2
# EXECUTION:: Time: 206 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 1, should be = 3
# EXECUTION:: Time: 216 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 2, should be = 4
# EXECUTION:: Time: 226 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 3, should be = 5
# EXECUTION:: Time: 236 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 4, should be = 6
# EXECUTION:: Time: 246 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 5, should be = 7
# EXECUTION:: Time: 256 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 6, should be = 8
# EXECUTION:: Time: 266 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 7, should be = 9
# EXECUTION:: Time: 276 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 8, should be = 0
# EXECUTION:: Time: 286 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 9, should be = 1
# EXECUTION:: Time: 296 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 0, should be = 2
# EXECUTION:: Time: 306 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: WARNING:  cnt = 1, should be = 3
# EXECUTION:: Time: 316 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# EXECUTION:: NOTE   : *** Simulation Ends ***
# EXECUTION:: Time: 326 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# RUNTIME: Info: RUNTIME_0141 compteur_tb.vhd (95): stop called.
# KERNEL: Time: 326 ns,  Iteration: 0,  Instance: /compteur_tb,  Process: P_tb.
# KERNEL: Stopped at time 326 ns + 0.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Fatal Error: ELAB2_0021 execute.vhd (70): One or more elements of formal "o_sum" are not associated.
# ELAB2: Last instance before error: /riscv_core_tb/DUT/execute_inst/pc_adder
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:17, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /compteur_tb/clk not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /compteur_tb/rst_n not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /compteur_tb/en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /compteur_tb/cnt not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 44092050 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /riscv_core_tb/clk not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:18, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 15075550 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /riscv_core_tb/clk not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_pc not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_addr_div4 not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_addr_div4 not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_addr not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:20, Friday, 8 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 29040750 ns
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:21, Friday, 8 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 24485300 ns
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /riscv_core_tb/clk not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:22, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
step -out
step -out
step -over
step
step
step
endsim
# KERNEL: stopped at time: 78826750 ns
# VSIM: Simulation has finished.
# Waveform file 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb'.
# Adding file C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\core_tb_signal.asdb ... Done
# Adding file C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\core_tb_signal.awc ... Done
# Warning: WAVEFORM: Object matching /riscv_core_tb/clk not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_addr not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_read not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:24, Friday, 8 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 25333700 ns
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
# VSIM: 1 object(s) traced.
run
# Error: Cannot trace signals while simulation is running.
# KERNEL: stopped at time: 48150650 ns
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/riscv_core_tb/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/riscv_core_tb/rstn" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/riscv_core_tb/imem_addr" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/riscv_core_tb/tb_fetch_pc" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/riscv_core_tb/tb_decode_pc" has already been traced.
# VSIM: 11 object(s) traced.
run
endsim
# KERNEL: stopped at time: 52831850 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  17:26, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 5357850 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:29, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 3437950 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Error: COMP96_0018: riscv_core.vhd : (41, 3): Identifier expected.
# Compile Architecture "beh" of Entity "riscv_core"
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:37, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 24653150 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:38, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 21608850 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:42, Friday, 8 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 1699550 ns
# VSIM: 16 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:42, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 8913150 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:57, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 7186850 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_branch not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_branch not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:58, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 566650 ns
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:58, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 3648850 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6957 kB (elbread=432 elab2=6237 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:59, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 3352550 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6958 kB (elbread=432 elab2=6238 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:08, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# Error: Cannot trace signals while simulation is running.
# KERNEL: stopped at time: 5393750 ns
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6958 kB (elbread=432 elab2=6238 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:08, Friday, 8 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1028350 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Error: COMP96_0018: riscv_core.vhd : (43, 3): Identifier expected.
# Compile Architecture "beh" of Entity "riscv_core"
# Error: COMP96_0078: riscv_core.vhd : (226, 2): Unknown identifier "tb_decode_rw".
# Error: COMP96_0133: riscv_core.vhd : (226, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (227, 2): Unknown identifier "tb_decode_we".
# Error: COMP96_0133: riscv_core.vhd : (227, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (228, 2): Unknown identifier "tb_decode_alu_op".
# Error: COMP96_0133: riscv_core.vhd : (228, 2): Cannot find object declaration.
# Error: COMP96_0078: riscv_core.vhd : (229, 2): Unknown identifier "tb_execute_pc_target".
# Error: COMP96_0133: riscv_core.vhd : (229, 2): Cannot find object declaration.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work processor -2008  $dsn/src/riscv_core.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Error: COMP96_0078: riscv_core_tb.vhd : (58, 44): Unknown identifier "ALUOP_WIDTH".
# Error: COMP96_0133: riscv_core_tb.vhd : (58, 44): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (58, 44): Locally static expression is required in the range definition.
# Error: COMP96_0078: riscv_core_tb.vhd : (59, 48): Unknown identifier "XLEN".
# Error: COMP96_0133: riscv_core_tb.vhd : (59, 48): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (59, 48): Locally static expression is required in the range definition.
# Compile failure 6 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  12:58, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 9487550 ns
# VSIM: 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  13:41, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 6004050 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  13:42, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1917050 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  13:44, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 11394450 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  13:44, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1542150 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  14:06, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1374450 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  14:06, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 4901550 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6959 kB (elbread=432 elab2=6239 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  14:10, Saturday, 9 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 3020450 ns
# VSIM: Simulation has finished.
