[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of FETMX8MP-C production of FORLINX EMBEDDED TECHNOLOGY CO. LTD from the text:1 1SoMFETMX8MPQ-C/SBCOKMX8MPQ-C\nARMCortex-A53+Cortex-M7\nEmbeddedDevelopmentPlatform\nHardwareManual\nRev.2.0\nForlinxEmbeddedTechnologyCo.Ltd.www.forlix.net\nUser’sManual\n\n2 2Attentions\nMUSTREADBEFOREWORKINGWITHOKMX8MM-C\nProductOperationEnvironment:\nHot-plugofCPUmoduleandperipheralmodulesisstrictlyprohibited.\nPleasefollowallthewarningsandinstructionsmarkedontheproduct.\nPleasekeeptheproductdry.Oncesplashedorimmersedbyanyliquid,cutoffthepowerand\ndryitoutimmediately.\nPleasestoreandoperatetheproductinventilatingconditionstoavoiddamagesbroughtby\noverhightemperature.\nPleasedonotuseorstoretheproductindustyoruntidyconditions.\nPleasedonotuseorstoretheproductinalternatecoldandhotconditionstoavoid\ncondensingwhichwilldamagecomponents.\nPleasedonottreattheproductrudely.Anyfalling-off,knockingandviolateshakingmaycause\ndestructiontocircuitandcomponents.\nPleasedonotcleantheproductwithorganicsolventsorcorrodibleliquids.\nPleasedonotdismantleorrepairtheproductbyyourself.Contactuswhentheproduct\nmalfunctions.\nPleasedonotmodifytheproductbyyourselforusefittingsunauthorizedbyus.Otherwise,\nthedamagecausedbythatwillbeonyourpartandnotincludedinguaranteeterms.\nAnyquestionspleasefeelfreetocontactForlinxTechnicalServiceDepartment..\n\n3 3CopyrightAnnouncement\nPleasenotethatreproductionofthisUserManualinwholeorinpart,withoutexpresswrittenpermissionfrom\nForlinx,isnotpermitted.\n4 4UpdatingRecord\nDateVersionUpdatedManualSoMCarrierboard\nOct.,2021V2.0V1.0V2.0CarrierboardPCBversionupdatedtoV2.0\n1.PHYchipchangedfromAR8031-AL18toYT8521;\n2.PowercircuitedcontrolledbyMOS,addedwithRCto\navoidpreviouspowerdropsduringpowering,including\nVSYS_5V,LVDSandaudiopowercircuitoncarrierboard.\nAug.,2021V1.0V1.0V1.1Firstedition\n5 5TechnicalSupportandCustomization\n1.TechnicalSupportRange\n1.1Forlinxproductrelatedhardwareandsoftwaresourceconsulting;\n1.2Problemsrelatedtooursoftwareandhardwaremanual;\n1.3After-saletechnicalsupportforODMproduct;\n1.4Forlinxproductrelatedtroubleshooting,failurediagnoseandrelatedmaintenance\n2.RangeofTechnicalDiscussion(non-compulsory)\n2.1Modificationandcomprehensionofsourcecode;\n2.2HowtoimplantOS;\n2.3Softwareandhardwareproblemsoccuredinself-modifyingandprogramming\nNote:theabovethreepointsareoutofForlinxtechnicalservicerange,butForlinxwilltrybestbut\ncannotpromisetohelpuserstosolvetheproblems.\n3.AccessestoTechnicalSupport\n3.1IfyouareabletounderstandChinese,youcantrytoallthetechnicalpersonsdirectly,thetel.\nnumber(non-instantmessenger)is0086-312-3119192\n3.2AnyForlinxproductrelatedquestionsorhelpifyouneed,youcansendemailtocorresponding\nsalesengineerwhomyoukeepintouchwith,thesalesengineerwillhelpyoutofollowupyour\nissueandgetbacktoyousoonest;\n3.3Ifyouarenotabletocallthetechnicalpersonanddon’twhomyoushouldsendemailto,then\nyoucansendemailtoourpublicemailaddresssales@forlinx.comorsupport@forlinx.com\n4.AccesstoMaterials\nForlinxproductrelatedtechnicalfileswillbeuploadedtodropbox,onceusersbuyproductfrom\nForlinx,thesalesengineerwillprovideusersrelatedproducttechnicalsourcedownloadlink;\n6 6Contents\nAttentions....................................................................................................................................................2\nChapter1OverviewofNXPi.MX8MPSoC...........................................................................................................8\nChapter2IntroductionofSoMFETMX8MPQ-C.................................................................................................10\n2.1ExteriorofSoMFETMX8MPQ-C.......................................................................................................10\n2.2DimensionDrawing..............................................................................................................................10\n2.3SoMParameters....................................................................................................................................11\n2.3.1Frequency..................................................................................................................................11\n2.3.2PowerSupply.............................................................................................................................11\n2.3.3WorkingEnvironment...............................................................................................................11\n2.3.4SoMInterfaceSpeed.................................................................................................................12\n2.4SoMResource.......................................................................................................................................12\n2.5SoMFETMX8MPQ-CPinDefinition.................................................................................................13\n2.5.1SoMConnectorSchematic........................................................................................................13\n2.5.2SoMFETMX8MPQ-CPinDetails...........................................................................................15\n2.6SoMFETMX8MM-CPinSpec............................................................................................................23\n2.6.1PowerPins.................................................................................................................................23\n2.6.2ResetControlPin.......................................................................................................................23\n2.6.3BootPin.....................................................................................................................................23\n2.6.4FunctionControlPin.................................................................................................................23\n2.6.5USB............................................................................................................................................24\n2.6.6SPI..............................................................................................................................................24\n2.6.7SAI.............................................................................................................................................24\n2.6.8UART.........................................................................................................................................25\n2.6.9IIC..............................................................................................................................................25\n2.6.10JTAG........................................................................................................................................26\n2.6.11Ethernet....................................................................................................................................26\n2.6.12MIPICSI..................................................................................................................................27\n2.6.13MIPIDSI.................................................................................................................................27\n2.6.14LVDS.......................................................................................................................................28\n2.6.15PCIe.........................................................................................................................................28\n2.6.16HDMI.......................................................................................................................................28\n2.6.17SDcardslot.............................................................................................................................29\n2.6.18SPDIF......................................................................................................................................29\n2.6.19Clockinput/output..................................................................................................................29\n2.7SoMDesigningTips.............................................................................................................................29\nChapter3OKMX8MPQ-CCarrierBoardFeatures..............................................................................................31\n3.1OverviewofOKMX8MPQ-C..............................................................................................................31\n3.2OKMX8MPQ–CDimensions.............................................................................................................31\n3.3CarrierBoardFeatures..........................................................................................................................32\n3.4OKMX8MPQ-CCarrierBoardIntroduction.......................................................................................33\n3.4.1CarrierBoardPower..................................................................................................................33\n3.4.2Key.............................................................................................................................................35\n3.4.3Boot............................................................................................................................................35\n7 73.4.4Debug.........................................................................................................................................36\n3.4.5GeneralUART.............................................................................................................................37\n3.4.6CAN............................................................................................................................................38\n3.4.7RS485.........................................................................................................................................39\n3.4.8SPI..............................................................................................................................................39\n3.4.9JTAG............................................................................................................................................40\n3.5.10TFcard......................................................................................................................................40\n3.4.11MIPI-CSI....................................................................................................................................41\n3.4.12MIPI-DSI...................................................................................................................................42\n3.4.13LVDS.........................................................................................................................................42\n3.4.14HDMI........................................................................................................................................43\n3.4.15Audio........................................................................................................................................43\n3.4.164G/5G.....................................................................................................................................44\n3.4.17WIFI&BT...............................................................................................................................45\n3.4.18PCIe..........................................................................................................................................46\n3.4.19USBHost..................................................................................................................................47\n3.4.20USB3.0Type-C..........................................................................................................................48\n3.4.21Ethernet...................................................................................................................................50\n3.4.22LED...........................................................................................................................................52\n3.4.23RTC...........................................................................................................................................52\nAppendix1CarrierBoardDesigningTips...........................................................................................................53\nAppendix2Connector........................................................................................................................................54\nAppendix3PowerConsumptionSheet..............................................................................................................56\nAppendix4MinimumSystemSchematic...........................................................................................................57\n8 8Chapter1OverviewofNXPi.MX8MPSoC\nThei.MX8MPlusfamilyisasetofNXPproductsfocusedonmachinelearningapplications,combining\nstate-of-artmultimediafeatureswithhigh-performanceprocessingoptimizedforlow-powerconsumption.The\ni.MX8MPlusApplicationsProcessorreliesonapowerfulfullycoherentcorecomplexbasedonaquad\nCortex-A53cluster,aCortex-M7coprocessor,audiodigitalsignalprocessor,machinelearningandgraphics\naccelerators.\nThei.MX8MPlusprovidesadditionalcomputingresourcesandperipherals:\n•Advancedsecuritymodulesforsecureboot,cipheraccelerationandDRMsupport\n•Awiderangeofaudiointerfaces\n•Largesetofperipheralsthatarecommonlyusedinconsumer/industrialmarkets\nincludingUSB,PCIe,Ethernet,andCAN\nTargetApplications\nThei.MX8MPlusMediaApplicationsProcessortargetsapplicationson:\n•SmartHomes,BuildingsandCities\n•MachineLearningandIndustrialAutomation\n•ConsumerandProAudio/VoiceSystems\n\n9 9ForlinxFETMX8MPX-CSoMcansupportbelowCPUmodels,thestandardoneweuseis\nMIMX8ML8CVNKZAB\nPartnumberDevicedescriptionPartdifferencedescriptionA53Core\nnumberA53speed Tempwidth\nMIMX8ML8CVNKZABi.MX8MPlusQuadNPU,ISP,VPU,HiFi4,CAN-FD\n4 1.6GHz Industrial\nMIMX8ML6CVNKZABi.MX8MPlusQuad ISP,VPU,CAN-FD\n41.6GHz\nIndustrial\nMIMX8ML4CVNKZABi.MX8MPlusQuadLite CAN-FD 4 1.6GHz\nIndustrial\nMIMX8ML3CVNKZABi.MX8MPlusDualNPU,ISP,VPU,HiFi4,CAN-FD 2 1.6GHz\nIndustrial\nMIMX8ML8DVNLZABi.MX8MPlusQuadNPU,ISP,VPU,HiFi4,CAN 4 1.8GHz\nConsumer\nMIMX8ML6DVNLZABi.MX8MPlusQuad ISP,VPU,CAN 4 1.8GHz\nConsumer\nMIMX8ML4DVNLZABi.MX8MPlusQuadLite CAN\n41.8GHz\nConsumer\nMIMX8ML3DVNLZABi.MX8MPlusDualNPU,ISP,VPU,HiFi4,CAN\n21.8GHz\nConsumer\nMoredetailsabouttheprocessorpleaserefertoNXPwebsite\nhttps://www.nxp.com.cn/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i\n-mx-8-processors/i-mx-8m-plus-arm-cortex-a53-machine-learning-vision-multimedia-and-industrial-iot:IMX8MP\nLUS\n10 10Chapter2IntroductionofSoMFETMX8MPQ-C\n2.1ExteriorofSoMFETMX8MPQ-C\nFETMX8MPQ-C\nNote:FETMX8MPX-Cisavailableformultipleprocessors,soit’sprintedasFETMX8MPX-C.\n2.2DimensionDrawing\n\n11 11Dimensions:36mmx62mm,moredetailspleasefertotheDXFfile.\nPCB:ENIG,8-layer,thickness:1.6mm\nPackingconnector:fourultrathin80-pinconnectorswithpitchof0.5mm,SoMconnectormodel\nAXK6F80337YG,carrierboardconnectorAXK5F80537YG,theSoMisdesignedwithfourmountingholeswith\ndiameterof2.2mmonthefourcorners.\nUserscantakeForlinxcarrierboarddesigningforreference,usingM2,L=2mmmountingnutsasbelow\nThread\nsizeHoledepth\n0.1-0.08NameNO.Length‘L’±0.1\nIntervalheight\ncodeMinimum\nthickA\nmaximumC\nmaximumE\n±0.1Pore\n+0.08Minimum\nBondingpad\n1.82.535\nM2*0.4through-holesmtsobM223461.53 1.53 3.65.563.73 6.2\n2.3SoMParameters\n2.3.1Frequency\nItemSpec.NoteMinimum ClassicMaximumUnit\nCortex-A53 -- -- 1.6GHzIndustrialgrade\nCortex-M7 -- -- 800MHz --\n2.3.2PowerSupply\nItem PinmarkSpec.NoteMinimum ClassicMaximumUnit\nMainpowerVSYS_5V4.5 5.0 5.5 V --\n2.3.3WorkingEnvironment\nItemSpec.NoteMini Classic Max Unit\nTempwidthWorking-40 25 +85 ℃IndustrialgradeStorage-40 25 +125 ℃\nRHWorking10 -- 90%RHNon-condensingStorage 5 -- 95%RH\n12 122.3.4SoMInterfaceSpeed\nItemSpec.NoteMinimum Classic Maximum Unit\nUART — 115200 4M bps --\nSPI — — 52 Mbps\nIIC — 100 400 Kbps --\nCANFD — — 8 Mbps\nSD/MMC/SDIO — — 800 Mbps --\nUSB — -- 5 Gbps --\nPCIe — — 8 Gbps --\n2.4SoMResource\nPeripheral QTY Spec.\nUSB 2CPUintegratedwith2USB3.0/2.0controllersbothwithPHY,cansupport\nSuper-speed(5Gbit/s),high-speed(480Mbit/s),full-speed(12Mbit/s),\nlow-speed(1.5Mbit/s)\nDevicemode:SS/HS/FS\nPCIe 1PCIExpressGen3\nMIPI_CSI 2Two4-laneMIPICSI,upto1.5Gbps\nMIPI_DSI 1One4-laneMIPIDSI,upto1.5Gbps\n•1080p60\n•WUXGA(1920x1200)at60Hz\n•1920x1440at60Hz\n•UWHD(2560x1080)at60Hz\n•WQHD(2560x1440)byreducedblankingmode\nHDMI 1HDMI2.0a,upto4Kp30\nHDMI2.1eARC\nLVDS 1One4-laneLVDSchannelupto7.0P60\nDualasyncchannels(8data,2clocks)1920x1200p60\nEthernet ≤22*RGMII,andoneofthemcansupportTSN\nSD ≤2SD2,4-bit,1.8/3.3V,\nSD1,8-bit,1.8V\nUART ≤4upto4.0Mbps\nSPI ≤3upto52Mbit/s,hostandslavemodesconfigurable\n13 13IIC ≤5Standardmodeupto100Kbit/s;\nFastmodeupto400Kbit/s\nCAN ≤2ComplywithCANFDprotocolandalsoCAN2.0B.\nSAI ≤6AvailableforIIS,AC97,TDMandCodec/DSP\nSPDIF ≤1S/PDIF\nPWM ≤416-bitupcounter;\nJTAG 12x5,pitchof2.0mmheaders\nQSPI ≤1UsedbySoM,connectedto16MBNorFlash\n2.5SoMFETMX8MPQ-CPinDefinition\n2.5.1SoMConnectorSchematic\n\n14 14\n\n15 15\n2.5.2SoMFETMX8MPQ-CPinDetails\nTable1LEFT_UP(P1)connectorpins(odd)\nNumBall Signal GPIO Vol Spec. Default\nLU_1—GND — —GND GND\nLU_3AH4UART2_TXDGPIO5_IO253.3VUART2(A53debug)datasendingUART2_TXD\nLU_5AF6UART2_RXDGPIO5_IO243.3VUART2(A53debug)datareceivingUART2_RXD\nLU_7AE6UART3_RXDGPIO5_IO263.3VUART3datareceiving UART1_CTS\nLU_9AJ4UART3_TXDGPIO5_IO273.3VUART3datasending UART1_RTS\nLU_11AF8I2C4_SCLGPIO5_IO203.3VI2C4clock I2C4_SCL\nLU_13AD8I2C4_SDAGPIO5_IO213.3VI2C4data I2C4_SDA\nLU_15—GND — —GND GND\nLU_17AH6I2C2_SCLGPIO5_IO163.3VI2C2clock I2C2_SCL\nLU_19AE8I2C2_SDAGPIO5_IO173.3VI2C2data I2C2_SDA\nLU_21AJ6I2C3_SDAGPIO5_IO193.3VI2C3data I2C3_SDA\nLU_23AJ7I2C3_SCLGPIO5_IO183.3VI2C3clock I2C3_SCL\nLU_25—GND — —GND GND\nLU_27AH8SAI1_RXCGPIO4_IO11.8VSAI1receivebitclock 4G_RST\nLU_29AF10SAI1_RXD1GPIO4_IO31.8VSAI1receivedata1 5GPWR_RESE\nLU_31AC10SAI1_RXD0GPIO4_IO21.8VSAI1receivedata0 5GPWR_ON/O\nLU_33AJ9SAI1_RXFSGPIO4_IO01.8VSAI1receiveframesync 4G/5G_PWR\nLU_35—GND — —GND GND\nLU_37AH9SAI1_RXD2GPIO4_IO41.8VSAI1receivedata2 ENET1_MDC\n16 16LU_39AJ8SAI1_RXD3GPIO4_IO51.8VSAI1receivedata3 ENET1_MDIO\nLU_41AD12SAI1_TXD3GPIO4_IO151.8VSAI1senddata3 ENET1_TD3\nLU_43AH11SAI1_TXD2GPIO4_IO141.8VSAI1senddata2 ENET1_TD2\nLU_45AJ10SAI1_TXD1GPIO4_IO131.8VSAI1senddata1 ENET1_TD1\nLU_47AJ11SAI1_TXD0GPIO4_IO121.8VSAI1senddata0 ENET1_TD0\nLU_49—GND — —GND GND\nLU_51AH14SAI1_TXD5GPIO4_IO171.8VSAI1senddata5 ENET1_TXC\nLU_53AH13SAI1_TXD4GPIO4_IO161.8VSAI1senddata4 ENET1_TX_CT\nLU_55—GND — —GND GND\nLU_57AJ12SAI1_TXCGPIO4_IO111.8VSAI1sendbitclock ENET1_RXC\nLU_59AF12SAI1_TXFSGPIO4_IO101.8VSAI1sendframesync ENET1_RX_C\nLU_61—GND — —GND GND\nLU_63AD10SAI1_RXD4GPIO4_IO61.8VSAI1receivedata4 ENET1_RD0\nLU_65AE10SAI1_RXD5GPIO4_IO71.8VSAI1receivedata5 ENET1_RD1\nLU_67AH10SAI1_RXD6GPIO4_IO81.8VSAI1receivedata6 ENET1_RD2\nLU_69AH12SAI1_RXD7GPIO4_IO91.8VSAI1receivedata7 ENET1_RD3\nLU_71—GND — —GND GND\nLU_73AC12SAI1_TXD6GPIO4_IO181.8VSAI1senddata6 GPIO_KEY2\nLU_75AJ13SAI1_TXD7GPIO4_IO191.8VSAI1senddata7 CC_nINT\nLU_77AE12SAI1_MCLKGPIO4_IO201.8VSAI1mainclock USB1_SS_SEL\nLU_79—GND — —GND GND\nTable2LEFT_UP(P1)connectorpins(even)\nNumBall Signal GPIO Vol Spec. Defaultfunction\nLU_2— GND — — GND GND\nLU_4AJ3UART1_TXDGPIO5_IO233.3VUART1datasending UART1_TXD\nLU_6AD6UART1_RXDGPIO5_IO223.3VUART1datareceiving UART1_RXD\nLU_8— GND — — GND GND\nLU_10AH5UART4_TXDGPIO5_IO293.3VUART4(M7debug)data UART4_TXD\nLU_12AJ5UART4_RXDGPIO5_IO283.3VUART4(M7debug)data UART4_RXD\nLU_14— GND — — GND GND\nLU_16AC14SAI5_RXFSGPIO3_IO191.8VSAI5receiveframesync CSI_P2_RESET\nLU_18AD14SAI5_RXCGPIO3_IO201.8VSAI5receivebitclock CSI_P2_PWDN\nLU_20AF16SAI5_RXD2GPIO3_IO231.8VSAI5receivedata2 HOST_WL_WA\nLU_22AD16SAI5_RXD1GPIO3_IO221.8VSAI5receivedata1 PCM_SYNC\nLU_24AE14SAI5_RXD3GPIO3_IO241.8VSAI5receivedata3 PCM_OUT\nLU_26AF14SAI5_MCLKGPIO3_IO251.8VSAI5mainclock PCM_CLK\nLU_28AE16SAI5_RXD0GPIO3_IO211.8VSAI5receivedata0 PCM_IN\nLU_30— GND — — GND GND\nLU_32AJ16SAI2_RXCGPIO4_IO223.3VSAI2receivebitclock CAN1_TX\nLU_34AH15SAI2_TXCGPIO4_IO253.3VSAI2sendbitclock CAN1_RX\nLU_36AH17SAI2_RXFSGPIO4_IO213.3VSAI2receiveframesync SPI_INT\nLU_38AJ17SAI2_TXFSGPIO4_IO243.3VSAI2sendframesync GPIO_KEY1\nLU_40AH16SAI2_TXDGPIO4_IO263.3VSAI2senddata CAN2_TX\nLU_42AJ15SAI2_MCLKGPIO4_IO273.3VSAI2mainclock CAN2_RX\nLU_44AJ14SAI2_RXDGPIO4_IO233.3VSAI2receivedata USB_HUB_RST\nLU_46— GND — — GND GND\nLU_48AJ18SAI3_RXCGPIO4_IO293.3VSAI3receivebitclock CODEC_PWRE\nLU_50AJ19SAI3_RXFSGPIO4_IO283.3VSAI3receiveframesync AUD_nINT\n17 17LU_52AJ20SAI3_MCLKGPIO5_IO2 3.3VSAI3mainclock SAI3_MCLK\nLU_54— GND — — GND GND\nLU_56AH19SAI3_TXCGPIO5_IO0 3.3VSAI3sendbitclock SAI3_TXC\nLU_58AC16SAI3_TXFSGPIO4_IO313.3VSAI3sendframesync SAI3_TXFS\nLU_60AH18SAI3_TXDGPIO5_IO1 3.3VSAI3senddata SAI3_TXD\nLU_62AF18SAI3_RXDGPIO4_IO303.3VSAI3receivedata SAI3_RXD\nLU_64— GND — — GND GND\nLU_66K28 CLKIN1 — 3.3V CLKinput1 CLKIN1\nLU_68— GND — — GND GND\nLU_70K29CLKOUT1 — 3.3V CLKoutput1 CLKOUT1\nLU_72— GND — — GND GND\nLU_74L28 CLKIN2 — 3.3V CLKinput2 CLKIN2\nLU_76— GND — — GND GND\nLU_78L29CLKOUT2 — 3.3V CLKoutput2 CLKOUT2\nLU_80— GND — — GND GND\nTable3RIGHT_UP（P2）pins(odd)\nNum Ball Signal GPIO VolSpec. Defaultfunction\nRU_1— GND — —GNDGND\nRU_3D10USB1_DP — —USB1data+USB1_DP\nRU_5E10USB1_DN — —USB1data-USB1_DN\nRU_7— GND — —GNDGND\nRU_9A11USB1_VBUS_3— 3.3VUSB1_VBUSdetectUSB1_VBUS_3\nRU_11D12USB2_VBUS_3— 3.3VUSB2_VBUSdetectUSB2_VBUS_3\nRU_13— GND — —GNDGND\nRU_15A3GPIO1_IO06GPIO1_IO6 3.3VGPIOCSI1_nRST3.3\nRU_17B4GPIO1_IO05GPIO1_IO5 3.3VGPIOCSI1_SYNC3.3\nRU_19A4GPIO1_IO14GPIO1_IO143.3VGPIO TYPEC_HOST_\nRU_21B5GPIO1_IO15GPIO1_IO153.3VGPIOCSI_MCLK3.3\nRU_23A8GPIO1_IO08GPIO1_IO8 3.3VGPIOPCIE_RST\nRU_25A5GPIO1_IO12GPIO1_IO123.3VGPIOTP_INT\nRU_27B8GPIO1_IO09GPIO1_IO9 3.3VGPIOACC_INT\nRU_29A7GPIO1_IO00GPIO1_IO0 3.3VGPIOLVDS_CTP_INT\nRU_31— GND — —GND GND\nRU_33B7GPIO1_IO10GPIO1_IO103.3VGPIO LVDS_CTP_RS\nRU_35A6GPIO1_IO13GPIO1_IO133.3VGPIOLVDS_PWR_EN\nRU_37B6 WDOG_BGPIO1_IO2 3.3VwatchdogWDOG_B\nRU_39F6GPIO1_IO07GPIO1_IO7 3.3VGPIODSI_EN\nRU_41D8GPIO1_IO11GPIO1_IO113.3VGPIOLVDS_PWM\nRU_43E8GPIO1_IO01GPIO1_IO1 3.3VGPIODSI_BL_PWM\nRU_45— GND — —GNDGND\nRU_47G8BOOT_MODE2— 3.3VBOOTbootingmodeselectBOOT_MODE2\nRU_49F8BOOT_MODE1— 3.3VBOOTbootingmodeselectBOOT_MODE1\nRU_51G10BOOT_MODE0— 3.3VBOOTbootingmodeselectBOOT_MODE0\nRU_53G12BOOT_MODE3— 3.3VBOOTbootingmodeselectBOOT_MODE3\nRU_55— GND — —GNDGND\nRU_57G14JTAG_TMS — 3.3VJTAGtestmodeselect JTAG_TMS\nRU_59F14JTAG_TDO — 3.3VJTAGtestdataserialoutputJTAG_TDO\nRU_61G16JTAG_TDI — 3.3VJTAGtestdataserialinputJTAG_TDI\nRU_63G18JTAG_TCK — 3.3VJTAGdetectclock JTAG_TCK\n18 18RU_65G20JTAG_MOD — 3.3VJTAGmodeselect JTAG_MOD\nRU_67— GND — —GNDGND\nRU_69J29 POR_B — 1.8VCPUresetPOR_B\nRU_71F22PMIC_ON_REQ— 1.8VPMICpowersupplyrequestPMIC_ON_REQ\nRU_73G22 ONOFF — 1.8Vpoweron/offsignalONOFF\nRU_75R26NAND_DQSGPIO3_IO141.8VNAND_DQSclockNAND_DQS\nDonotusedforcarrierboard\nRU_77— SYS_NRST — 1.8VSoMpowerresetSYS_NRST\nRU_79— GND — —GNDGND\nTable4RIGHT(P2)(even)\nNum Ball Signal GPIO Vol Spec. Defaultfunction\nRU_2— GND — —GNDGND\nRU_4B9USB1_RXN — —USB1receive-USB1_RXN\nRU_6A9USB1_RXP — —USB1receive+USB1_RXP\nRU_8— GND — —GNDGND\nRU_10B10USB1_TXN — —USB1send-USB1_TXN\nRU_12A10USB1_TXP — —USB1send+USB1_TXP\nRU_14— GND — —GNDGND\nRU_16B12USB2_RXN — —USB2receive-USB2_RXN\nRU_18A12USB2_RXP — —USB2receive+USB2_RXP\nRU_20— GND — —GNDGND\nRU_22D14USB2_DP — —USB2data+USB2_DP\nRU_24E14USB2_DN — —USB2data-USB2_DN\nRU_26— GND — —GNDGND\nRU_28B13USB2_TXN — —USB2send-USB2_TXN\nRU_30A13USB2_TXP — —USB2send+USB2_TXP\nRU_32— GND — —GNDGND\nRU_34B14PCIE_RXN — —PCIEdatareceive-PCIE_RXN\nRU_36A14PCIE_RXP — —PCIEdatareceive+PCIE_RXP\nRU_38— GND — — GND GND\nRU_40B15PCIE_TXN — — PCIEdatasend- PCIE_TXN\nRU_42A15PCIE_TXP — — PCIEdatasend+ PCIE_TXP\nRU_44— GND — — GND GND\nRU_46D16PCIE_CLKP — — PCIEclockinput+ PCIE_CLKP\nRU_48E16PCIE_CLKN — — PCIEclockinput- PCIE_CLKN\nRU_50— GND — —GNDGND\nRU_52B16DSI_DN0 — — DSIdata0- DSI_DN0\nRU_54A16DSI_DP0 — — DSIdata0+ DSI_DP0\nRU_56— GND — —GNDGND\nRU_58B17DSI_DN1 — — DSIdata1- DSI_DN1\nRU_60A17DSI_DP1 — — DSIdata1+ DSI_DP1\nRU_62— GND — —GNDGND\nRU_64B18DSI_CKN — — DSIclock- DSI_CKN\nRU_66A18DSI_CKP — — DSIclock+ DSI_CKP\nRU_68— GND — —GNDGND\nRU_70B19DSI_DN2 — — DSIdata2- DSI_DN2\nRU_72A19DSI_DP2 — — DSIdata2+ DSI_DP2\nRU_74— GND — —GNDGND\nRU_76B20DSI_DN3 — — DSIdata3- DSI_DN3\n19 19RU_78A20DSI_DP3 — — DSIdata3+ DSI_DP3\nRU_80— GND — —GNDGND\nTable5LEFT_DOWN(P3)(odd)\nNum Ball Signal GPIO Vol Spec. Defaultfunction\nLD_1— GND — — GND GND\nLD_3AE22HDMI_HPDGPIO3_IO293.3VHDMIhotplugdetect HDMI_HPD\nLD_5AF22HDMI_DDC_SDAGPIO3_IO273.3VHDMI_DDCdata HDMI_DDC_SD\nLD_7— GND — — GND GND\nLD_9AC22HDMI_DDC_SCLGPIO3_IO263.3VHDMI_DDCclock HDMI_DDC_SC\nLD_11AD22HDMI_CECGPIO3_IO283.3VHDMI_CECrecognize HDMI_CEC\nLD_13— GND — — GND GND\nLD_15AH22EARC_N_HPD — — eARCdifferential- EARC_N_HPD\nLD_17AJ23EARC_P_UTIL — — eARCdifferential+ EARC_P_UTIL\nLD_19— GND — — GND GND\nLD_21AJ24HDMI_TXCN — —HDMIdifferentialclock- HDMI_TXCN\nLD_23AH24HDMI_TXCP — —HDMIdifferentialclock+ HDMI_TXCP\nLD_25— GND — — GND GND\nLD_27AJ25HDMI_TXN0 — —HDMIdifferentialdata0- HDMI_TXN0\nLD_29AH25HDMI_TXP0 — —HDMIdifferentialdata0+ HDMI_TXP0\nLD_31— GND — — GND GND\nLD_33AJ26HDMI_TXN1 — —HDMIdifferentialdata1- HDMI_TXN1\nLD_35AH26HDMI_TXP1 — —HDMIdifferentialdata1+ HDMI_TXP1\nLD_37— GND — — GND GND\nLD_39AJ27HDMI_TXN2 — —HDMIdifferentialdata2- HDMI_TXN2\nLD_41AH27HDMI_TXP2 — —HDMIdifferentialdata2+ HDMI_TXP2\nLD_43— GND — — GND GND\nLD_45AH28ENET_MDCGPIO1_IO161.8VENETserialmanagementclockENET_MDC\nLD_47AH29ENET_MDIOGPIO1_IO171.8VENETserialmanagementdataENET_MDIO\nLD_49AD24ENET_TD3GPIO1_IO181.8VRGMIIdatasend3 ENET_TD3\nLD_51AF26ENET_TD2GPIO1_IO191.8VRGMIIdatasend2 ENET_TD2\nLD_53AE26ENET_TD1GPIO1_IO201.8VRGMIIdatasend1 ENET_TD1\nLD_55AC25ENET_TD0GPIO1_IO211.8VRGMIIdatasend0 ENET_TD0\nLD_57— GND — — GND GND\nLD_59AE24ENET_TXCGPIO1_IO231.8VRGMIIsendclock ENET_TXC\nLD_61AF24ENET_TX_CTLGPIO1_IO221.8VRGMIIsendcontrol ENET_TX_CTL\nLD_63— GND — — GND GND\nLD_65AE29ENET_RXCGPIO1_IO251.8VRGMIIreceiveclock ENET_RXC\nLD_67AE28ENET_RX_CTLGPIO1_IO241.8VRGMIIreceivecontrol ENET_RX_CTL\nLD_69— GND — — GND GND\nLD_71AG29ENET_RD0GPIO1_IO261.8VRGMIIreceivedata0 ENET_RD0\nLD_73AG28ENET_RD1GPIO1_IO271.8VRGMIIreceivedata1 ENET_RD1\nLD_75AF29ENET_RD2GPIO1_IO281.8VRGMIIreceivedata2 ENET_RD2\nLD_77AF28ENET_RD3GPIO1_IO291.8VRGMIIreceivedata3ENET_RD3\nLD_79— GND — — GND GND\n20 20Table6LEFT_DOWN(P3)(even)\nNum Ball Signal GPIO VolSpec. Defaultfunction\nLD_2— GND — —GNDGND\nLD_4AC18SPDIF_EXT_CLGPIO5_IO53.3VSPDIFclockENET_nRST\nLD_6AD18SPDIF_RX GPIO5_IO43.3VSPDIFreceiveENET1_nRST\nLD_8AE18SPDIF_TX GPIO5_IO33.3VSPDIFsendENET_nINT\nLD_10— GND — —GNDGND\nLD_12AD20ECSPI1_MISOGPIO5_IO83.3VECSPI1hostinputslaveoutputGPIO_LED1\nLD_14AE20ECSPI1_SS0GPIO5_IO93.3VECSPI1chipselectGPIO_LED2\nLD_16AF20ECSPI1_SCLKGPIO5_IO63.3VECSPI1clock UART3_RXD\nLD_18AC20ECSPI1_MOSIGPIO5_IO73.3VECSPI1hostoutputslaveinputUART3_TXD\nLD_20— GND — —GNDGND\nLD_22AH21ECSPI2_SCLKGPIO5_IO103.3VECSPI2clockECSPI2_SCLK\nLD_24AJ22ECSPI2_SS0GPIO5_IO133.3VECSPI2chipselectECSPI2_SS0\nLD_26AJ21ECSPI2_MOSIGPIO5_IO113.3VECSPI2hostoutputslaveinputECSPI2_MOSI\nLD_28AH20ECSPI2_MISOGPIO5_IO123.3VECSPI2hostinputslaveoutputECSPI2_MISO\nLD_30— GND — —GNDGND\nLD_32AA26SD2_DATA2GPIO2_IO171.8/3.3SD2databit2SD2_DATA2\nLD_34AA25SD2_DATA3GPIO2_IO181.8/3.3SD2databit3SD2_DATA3\nLD_36AB28SD2_CMDGPIO2_IO141.8/3.3SD2commandsignalSD2_CMD\nLD_38AB29SD2_CLK GPIO2_IO131.8/3.3SD2clockSD2_CLK\nLD_40AC28SD2_DATA0GPIO2_IO151.8/3.3SD2databit0SD2_DATA0\nLD_42AC29SD2_DATA1GPIO2_IO161.8/3.3SD2databit1SD2_DATA1\nLD_44AD28SD2_RESET_BGPIO2_IO191.8/3.3SD2resetsignal Carrierboardnotuse\nLD_46AD29SD2_NCD GPIO2_IO121.8/3.3SD2carddetectsignalSD2_nCD\nLD_48AC26SD2_WP GPIO2_IO201.8/3.3SD2writeprotectsignalTYPEC_EN_B\nLD_50— GND — —GND GND\nLD_52U26SD1_DATA4GPIO2_IO61.8VSD1databit4 BT_HOST_WAKE\nLD_54AA29SD1_DATA5GPIO2_IO71.8VSD1databit5BT_WAKE_B\nLD_56AA28SD1_DATA6GPIO2_IO81.8VSD1databit6WIFI_REG_ON\nLD_58U25SD1_DATA7GPIO2_IO91.8VSD1databit7 WIFI_HOST_WAK\nLD_60— GND — —GNDGND\nLD_62W26SD1_STROBEGPIO2_IO111.8VSD1strobesignalCSI1_PWDN\nLD_64W25SD1_RESET_BGPIO2_IO101.8VSD1resetsignalBT_REG_ON\nLD_66V29SD1_DATA2GPIO2_IO41.8VSD1databit2SD1_DATA2\nLD_68V28SD1_DATA3GPIO2_IO51.8VSD1databit3 SD1_DATA3\nLD_70W29SD1_CMD GPIO2_IO11.8VSD1commandsignalSD1_CMD\nLD_72— GND — —GNDGND\nLD_74W28SD1_CLK GPIO2_IO01.8VSD1clockSD1_CLK\nLD_76Y29SD1_DATA0GPIO2_IO21.8VSD1databit0SD1_DATA0\nLD_78Y28SD1_DATA1GPIO2_IO31.8VSD1databit1SD1_DATA1\nLD_80— GND — —GNDGND\n21 21Table7RIGHT_DOWN(P4)(odd)\nNum Ball Signal GPIO VolSpec. Defaultfunction\nRD_1— GND — —GN\nDGND\nRD_3D22CSI1_CKP — —CSI1clock+CSI1_CKP\nRD_5E22CSI1_CKN — —CSI1clock-CSI1_CKN\nRD_7— GND — —GN\nDGND\nRD_9E18CSI1_DN0 — —CSI1data0-CSI1_DN0\nRD_11D18CSI1_DP0 — —CSI1data0+CSI1_DP0\nRD_13— GND — —GN\nDGND\nRD_15E20CSI1_DN1 — —CSI1data1-CSI1_DN1\nRD_17D20CSI1_DP1 — — CSI1data1+ CSI1_DP1\nRD_19— GND — —GN\nDGND\nRD_21E24CSI1_DN2 — —CSI1data2-CSI1_DN2\nRD_23D24CSI1_DP2 — —CSI1data2+CSI1_DP2\nRD_25— GND — —GN\nDGND\nRD_27E26CSI1_DN3 — —CSI1data3-CSI1_DN3\nRD_29D26CSI1_DP3 — —CSI1data3+CSI1_DP3\nRD_31— GND — —GN\nDGND\nRD_33B21CSI2_DN3 — —CSI2data3-CSI2_DN3\nRD_35A21CSI2_DP3 — —CSI2data3+CSI2_DP3\nRD_37— GND — —GN\nDGND\nRD_39B22CSI2_DN2 — —CSI2data2-CSI2_DN2\nRD_41A22CSI2_DP2 — —CSI2data2+CSI2_DP2\nRD_43— GND — —GN\nDGND\nRD_45B24CSI2_DN1 — —CSI2data1-CSI2_DN1\nRD_47A24CSI2_DP1 — —CSI2data1+CSI2_DP1\nRD_49— GND — —GN\nDGND\nRD_51B25CSI2_DN0 — —CSI2data0-CSI2_DN0\nRD_53A25CSI2_DP0 — —CSI2data0+CSI2_DP0\nRD_55— GND — —GN\nDGND\nRD_57B23CSI2_CKN — — CSI2clock- CSI2_CKN\nRD_59A23CSI2_CKP — — CSI2clock+ CSI2_CKP\nRD_61— GND — — GN\nDGND\nRD_63—NVCC_SNVS_1 — 1.8V SoMSNVSvoltage NVCC_SNVS_1\nRD_65— GND — — GN\nDGND\nRD_67— GND — — GN\nDGND\nRD_69— GND — —GN\nDGND\nRD_71— GND — —GN\nDGND\nRD_73— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\nRD_75— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\nRD_77— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\nRD_79— VSYS_5V — 5VSoMmainpowerinput5VVSYS_5V\n22 22Table8RIGHT_DOWN(P4)(even)\nNum Ball Signal GPIO VolSpec. Defaultfunction\nRD_2— GN — —GNDGND\nRD_4C29LVDS1_TX3_P— —LVDS1data3+LVDS1_TX3_\nRD_6D28LVDS1_TX3_N— —LVDS1data3-LVDS1_TX3_\nRD_8— GN — —GNDGND\nRD_10A28LVDS1_CLK_P— —LVDS1clock+LVDS1_CLK_\nRD_12B28LVDS1_CLK_N— —LVDS1clock-LVDS1_CLK_\nRD_14— GN — —GNDGND\nRD_16B29LVDS1_TX2_P— —LVDS1data2+LVDS1_TX2_\nRD_18C28LVDS1_TX2_N— —LVDS1data2-LVDS1_TX2_\nRD_20— GN — —GNDGND\nRD_22A27LVDS1_TX1_P— —LVDS1data1+LVDS1_TX1_\nRD_24B27LVDS1_TX1_N— —LVDS1data1-LVDS1_TX1_\nRD_26— GN — —GNDGND\nRD_28A26LVDS1_TX0_P— —LVDS1data0+LVDS1_TX0_\nRD_30B26LVDS1_TX0_N— —LVDS1data0-LVDS1_TX0_\nRD_32— GN — —GNDGND\nRD_34H29LVDS0_TX3_P— —LVDS0data3+LVDS0_TX3_\nRD_36J28LVDS0_TX3_N— —LVDS0data3-LVDS0_TX3_\nRD_38— GN — —GNDGND\nRD_40D29LVDS0_CLK_P— —LVDS0clock+LVDS0_CLK_\nRD_42G28LVDS0_CLK_N— —LVDS0clock-LVDS0_CLK_\nRD_44— GN — —GNDGND\nRD_46G29LVDS0_TX2_P— —LVDS0data2+LVDS0_TX2_\nRD_48H28LVDS0_TX2_N— —LVDS0data2-LVDS0_TX2_\nRD_50— GN — —GNDGND\nRD_52E29LVDS0_TX1_P— —LVDS0data1+LVDS0_TX1_\nRD_54F28LVDS0_TX1_N— —LVDS0data1-LVDS0_TX1_\nRD_56— GN — —GNDGND\nRD_58D29LVDS0_TX0_P— —LVDS0data0+LVDS0_TX0_\nRD_60E28LVDS0_TX0_N— —LVDS0data0-LVDS0_TX0_\nRD_62— GN — —GNDGND\nRD_64— GN — —GNDGND\nRD_66— VSD_3V3 — 3.3VSDcardpowersupply\nvoltageVSD_3V3\nRD_68— VSD_3V3 — 3.3VSDcardpowersupply\nvoltageVSD_3V3\nRD_70— GN — —GNDGND\nRD_72— GN — —GNDGND\nRD_74— VDD_3V3 — 3.3VSoMpowereddoneVDD_3V3\nRD_76— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\nRD_78— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\nRD_80— VSYS_5V — 5V SoMmainpowerinput5VVSYS_5V\n23 232.6SoMFETMX8MM-CPinSpec.\n2.6.1PowerPins\nPin Signal I/O Defaultfunction PinNO.\nPowerVSYS_5V Powerinput Sompowersupplyingpin,5VRD_73\nRD_75\nRD_77\nRD_79\nRD_76\nRD_78\nRD_80\nVSD_3V3PoweroutputCarrierboardSDcardpowersupply,\n3.3VRD_66\nRD_68\nVSD_3V3PoweroutputSoMpowereddone,usedforcarrier\nboardpoweringsequencecontrol,can\nnotbeusedforcarrierboardpower\nsupplyRD_74\nNVCC_SNVS_1V8PowerinputSoMSNVSvoltage,ifnospecial\nrequirement,pleasesuspenditRD_63\nGNDSoMpowerground,allGNDpins\nshouldbecircuited-\n2.6.2ResetControlPin\nPin Signal I/ODefaultfunction PinNO.\nSoMresetSYS_nRSTISoMpoweroffandreset,lowvoltagevalid RU_77\nCPUresetPOR_B ICPUresetpin RU_69\n2.6.3BootPin\nPin Signal I/O Defaultfunction PinNO.\nBootingmode\nselectionBOOT_MODE0 I\nBOOTdeviceselectRU_51\nBOOT_MODE1 I RU_49\nBOOT_MODE2 I RU_47\nBOOT_MODE3 I RU_53\n2.6.4FunctionControlPin\nPin Signal I/O Defaultfunction PinNO.\nFunctionalcontrolONOFF ISoMpowerpin,couldbesuspendedifnotneededRU_73\nVDD_3V3OSoMoutputtocontrolcarrierboardpower\nsequenceRD_74\nPMIC_ON_REQOSoMPMICpowerrequestsignal,nospecial\nrequirement,pleasesuspenditRU_71\n24 242.6.5USB\nPeripheral Signal I/O Defaultfunction PinNo.\nUSB1USB1_VBUS_3V3 IUSB1_VBUSdetect RU_9\nUSB1_DP I/OUSB1data+ RU_3\nUSB1_DN I/OUSB1data- RU_5\nUSB1_RXN IUSB1receive- RU_4\nUSB1_RXP IUSB1receive+ RU_6\nUSB1_TXN OUSB1send- RU_10\nUSB1_TXP OUSB1send+ RU_12\nUSB2USB2_VBUS_3V3 IUSB2_VBUSdetect RU_11\nUSB2_RXN IUSB2receive- RU_16\nUSB2_RXP IUSB2receive+ RU_18\nUSB2_DP I/OUSB2data+ RU_22\nUSB2_DN I/OUSB2data- RU_24\nUSB2_TXN OUSB2send- RU_28\nUSB2_TXP OUSB2send+ RU_30\n2.6.6SPI\nPeripheral Signal I/O Defaultfunction PinNo.\nSPI1ECSPI1_MISO IECSPI1hostinputslaveoutput LD_12\nECSPI1_SS0 OECSPI1chipselect LD_14\nECSPI1_SCLK OECSPI1clock LD_16\nECSPI1_MOSI OECSPI1hostoutputslaveinput LD_18\nSPI2ECSPI2_SCLK OECSPI2clock LD_22\nECSPI2_SS0 OECSPI2chipselect LD_24\nECSPI2_MOSI OECSPI2hostoutputslaveinput LD_26\nECSPI2_MISO IECSPI2hostinputslaveoutput LD_28\n2.6.7SAI\nPeripheral Signal I/O Defaultfunction PinNo.\nSAI1SAI1_RXC ISAI1receivingbitclock LU_27\nSAI1_RXD1 ISAI1receivedata1 LU_29\nSAI1_RXD0 ISAI1receivedata0 LU_31\nSAI1_RXFS ISAI1receiveframesync LU_33\nSAI1_RXD2 ISAI1receivedata2 LU_37\nSAI1_RXD3 ISAI1receivedata3 LU_39\nSAI1_TXD3 OSAI1senddata3 LU_41\nSAI1_TXD2 OSAI1senddata2 LU_43\nSAI1_TXD1 OSAI1senddata1 LU_45\nSAI1_TXD0 OSAI1senddata0 LU_47\nSAI1_TXD5 OSAI1senddata5 LU_51\nSAI1_TXD4 OSAI1senddata4 LU_53\nSAI1_TXC OSAI1sendbitclock LU_57\nSAI1_TXFS OSAI1sendframesync LU_59\nSAI1_RXD4 ISAI1receivedata4 LU_63\n25 25SAI1_RXD5 ISAI1receivedata5 LU_65\nSAI1_RXD6 ISAI1receivedata6 LU_67\nSAI1_RXD7 ISAI1receivedata7 LU_69\nSAI1_TXD6 OSAI1senddata6 LU_73\nSAI1_TXD7 OSAI1senddata7 LU_75\nSAI1_MCLK OSAI1mainclock LU_77\nSAI2SAI2_RXC ISAI2receivebitclock LU_32\nSAI2_TXC OSAI2sendbitclock LU_34\nSAI2_RXFS ISAI2receiveframesync LU_36\nSAI2_TXFS OSAI2sendframesync LU_38\nSAI2_TXD OSAI2senddata LU_40\nSAI2_MCLK OSAI2mainclock LU_42\nSAI2_RXD ISAI2receivedata LU_44\nSAI3SAI3_RXC ISAI3receivebitclock LU_48\nSAI3_RXFS ISAI3receiveframesync LU_50\nSAI3_MCLK OSAI3mainclock LU_52\nSAI3_TXC OSAI3sendbitclock LU_56\nSAI3_TXFS OSAI3sendframesync LU_58\nSAI3_TXD OSAI3senddata LU_60\nSAI3_RXD ISAI3receivedata LU_62\nSAI5SAI5_RXFS ISAI5receiveframesync LU_16\nSAI5_RXC ISAI5receivebitclock LU_18\nSAI5_RXD2 ISAI5receivedata2 LU_20\nSAI5_RXD1 ISAI5receivedata1 LU_22\nSAI5_RXD3 ISAI5receivedata3 LU_24\nSAI5_MCLK OSAI5mainclock LU_26\nSAI5_RXD0 ISAI5receivedata0 LU_28\n2.6.8UART\nPeripheral Signal I/O Defaultfunction PinNo.\nUART1UART1_TXD OUART1datasending LU_4\nUART1_RXD IUART1datareceiving LU_6\nUART2UART2_TXD OUART2(A53debug)datasending LU_3\nUART2_RXD IUART2(A53debug)datareceiving LU_5\nUART3UART3_RXD IUART3datareceiving LU_7\nUART3_TXD OUART3datasending LU_9\nUART4UART4_TXD OUART4(M7debug)datasending LU_10\nUART4_RXD IUART4(M7debug)datareceiving LU_12\n2.6.9IIC\nPeripheral Signal I/O Defaultfunction PinNo.\nI2C4I2C4_SCL O I2C4clock LU_11\nI2C4_SDA I/O I2C4data LU_13\nI2C2I2C2_SCL O I2C2clock LU_17\nI2C2_SDA I/O I2C2data LU_19\nI2C3I2C3_SDA I/O I2C3data LU_21\nI2C3_SCL O I2C3clock LU_23\n26 262.6.10JTAG\nPeripheral Signal I/O Defaultfunction PinNo.\nJTAGJTAG_TMS I JTAGtestmodeselect RU_57\nJTAG_TDO O JTAGtestdataserialoutputRU_59\nJTAG_TDI I JTAGtestdataserialinput RU_61\nJTAG_TCK I JTAGdetectclock RU_63\nJTAG_MOD I JTAGmodeselect RU_65\n2.6.11Ethernet\nPeripheral Signal I/O Defaultfunction PinNo.\nRGMIIENET_MDC O ENETserialmanagementclockLD_45\nENET_MDIO I/O ENETserialmanagementdataLD_47\nENET_TD3 O RGMIIdatasending3 LD_49\nENET_TD2 O RGMIIdatasending2 LD_51\nENET_TD1 O RGMIIdatasending1 LD_53\nENET_TD0 O RGMIIdatasending0 LD_55\nENET_TXC O RGMIIsendclock LD_59\nENET_TX_CTL O RGMIIsendcontrol LD_61\nENET_RXC I RGMIIreceiveclock LD_65\nENET_RX_CTL I RGMIIreceivecontrol LD_67\nENET_RD0 I RGMIIreceivedata0 LD_71\nENET_RD1 I RGMIIreceivedata1 LD_73\nENET_RD2 I RGMIIreceivedata2 LD_75\nENET_RD3 I RGMIIreceivedata3 LD_77\nRGMIIENET1_MDC O ENETserialmanagementclockLU_37\nENET1_MDIO I/O ENETserialmanagementdataLU_39\nENET1_TD3 O RGMIIdatasending3 LU_41\nENET1_TD2 O RGMIIdatasending2 LU_43\nENET1_TD1 O RGMIIdatasending1 LU_45\nENET1_TD0 O RGMIIdatasending0 LU_47\nENET1_TXC O RGMIIsendclock LU_51\nENET1_TX_CTL O RGMIIsendcontrol LU_53\nENET1_RXC I RGMIIreceiveclock LU_57\nENET1_RX_CTL I RGMIIreceivecontrol LU_59\nENET1_RD0 I RGMIIreceivedata0 LU_63\nENET1_RD1 I RGMIIreceivedata1 LU_65\nENET1_RD2 I RGMIIreceivedata2 LU_67\nENET1_RD3 I RGMIIreceivedata3 LU_69\n27 272.6.12MIPICSI\nPeripheral Signal I/O Defaultfunction PinNo.\nMIPI_CSI_P1CSI1_CKP I CSI1clock+ RD_3\nCSI1_CKN I CSI1clock- RD_5\nCSI1_DN0 I CSI1data0- RD_9\nCSI1_DP0 I CSI1data0+ RD_11\nCSI1_DN1 I CSI1data1- RD_15\nCSI1_DP1 I CSI1data1+ RD_17\nCSI1_DN2 I CSI1data2- RD_21\nCSI1_DP2 I CSI1data2+ RD_23\nCSI1_DN3 I CSI1data3- RD_27\nCSI1_DP3 I CSI1data3+ RD_29\nMIPI_CSI_P2CSI2_DN3 I CSI2data3- RD_33\nCSI2_DP3 I CSI2data3+ RD_35\nCSI2_DN2 I CSI2data2- RD_39\nCSI2_DP2 I CSI2data2+ RD_41\nCSI2_DN1 I CSI2data1- RD_45\nCSI2_DP1 I CSI2data1+ RD_47\nCSI2_DN0 I CSI2data0- RD_51\nCSI2_DP0 I CSI2data0+ RD_53\nCSI2_CKN I CSI2clock- RD_57\nCSI2_CKP I CSI2clock+ RD_59\n2.6.13MIPIDSI\nPeripheral Signal I/O Defaultfunction PinNo.\nMIPI_DSIDSI_DN0 O DSIdata0- RU_52\nDSI_DP0 O DSIdata0+ RU_54\nDSI_DN1 O DSIdata1- RU_58\nDSI_DP1 O DSIdata1+ RU_60\nDSI_CKN O DSIclock- RU_64\nDSI_CKP O DSIclock+ RU_66\nDSI_DN2 O DSIdata2- RU_70\nDSI_DP2 O DSIdata2+ RU_72\nDSI_DN3 O DSIdata3- RU_76\nDSI_DP3 O DSIdata3+ RU_78\n28 282.6.14LVDS\nPeripheral Signal I/O Defaultfunction PinNo.\nLVDS1LVDS1_TX3_P O LVDS1data3+ RD_4\nLVDS1_TX3_N O LVDS1data3- RD_6\nLVDS1_CLK_P O LVDS1clock+ RD_10\nLVDS1_CLK_N O LVDS1clock- RD_12\nLVDS1_TX2_P O LVDS1data2+ RD_16\nLVDS1_TX2_N O LVDS1data2- RD_18\nLVDS1_TX1_P O LVDS1data1+ RD_22\nLVDS1_TX1_N O LVDS1data1- RD_24\nLVDS1_TX0_P O LVDS1data0+ RD_28\nLVDS1_TX0_N O LVDS1data0- RD_30\nLVDS0LVDS0_TX3_P O LVDS0data3+ RD_34\nLVDS0_TX3_N O LVDS0data3- RD_36\nLVDS0_CLK_P O LVDS0clock+ RD_40\nLVDS0_CLK_N O LVDS0clock- RD_42\nLVDS0_TX2_P O LVDS0data2+ RD_46\nLVDS0_TX2_N O LVDS0data2- RD_48\nLVDS0_TX1_P O LVDS0data1+ RD_52\nLVDS0_TX1_N O LVDS0data1- RD_54\nLVDS0_TX0_P O LVDS0data0+ RD_58\nLVDS0_TX0_N O LVDS0data0- RD_60\n2.6.15PCIe\nPeripheral Signal I/O Defaultfunction PinNo.\nPCIE1PCIE_RXN I PCIEdatareceiving- RU_34\nPCIE_RXP I PCIEdatareceiving+ RU_36\nPCIE_TXN O PCIEdatasending- RU_40\nPCIE_TXP O PCIEdatasending+ RU_42\nPCIE_CLKP I PCIEclockinput+ RU_46\nPCIE_CLKN I PCIEclockinput- RU_48\n2.6.16HDMI\nPeripheral Signal I/O Defaultfunction PinNo.\nHDMIHDMI_HPD I HDMIhotplugdetect LD_3\nHDMI_DDC_SDAI/O HDMI_DDCdata LD_5\nHDMI_DDC_SCL O HDMI_DDCclock LD_9\nHDMI_CEC I/O HDMI_CECdetect LD_11\nEARC_N_HPD O eARCdifferential- LD_15\nEARC_P_UTIL O eARCdifferential+ LD_17\nHDMI_TXCN O HDMIdifferentialclock- LD_21\nHDMI_TXCP O HDMIdifferentialclock+ LD_23\nHDMI_TXN0 O HDMIdifferentialdata0- LD_27\nHDMI_TXP0 O HDMIdifferentialdata0+ LD_29\nHDMI_TXN1 O HDMIdifferentialdata1- LD_33\nHDMI_TXP1 O HDMIdifferentialdata1+ LD_35\nHDMI_TXN2 O HDMIdifferentialdata2- LD_39\nHDMI_TXP2 O HDMIdifferentialdata2+ LD_41\n29 292.6.17SDcardslot\nPeripheral Signal I/O Defaultfunction PinNo.\nSD1SD1_DATA4 I/O SD1databit4 LD_52\nSD1_DATA5 I/O SD1databit5 LD_54\nSD1_DATA6 I/O SD1databit6 LD_56\nSD1_DATA7 I/O SD1databit7 LD_58\nSD1_STROBE I SD1strobesignal LD_62\nSD1_RESET_B O SD1resetsignal LD_64\nSD1_DATA2 I/O SD1databit2 LD_66\nSD1_DATA3 I/O SD1databit3 LD_68\nSD1_CMD I/O SD1commandsignal LD_70\nSD1_CLK O SD1clock LD_74\nSD1_DATA0 I/O SD1databit0 LD_76\nSD1_DATA1 I/O SD1databit1 LD_78\nSD2SD2_DATA2 I/O SD2databit2 LD_32\nSD2_DATA3 I/O SD2databit3 LD_34\nSD2_CMD I/O SD2commandsignal LD_36\nSD2_CLK O SD2clock LD_38\nSD2_DATA0 I/O SD2databit0 LD_40\nSD2_DATA1 I/O SD2databit1 LD_42\nSD2_RESET_B O SD2resetsignal LD_44\nSD2_NCD I SD2carddetectsignal LD_46\nSD2_WP I SD2writeprotectsignal LD_48\n2.6.18SPDIF\nPeripheral Signal I/O Defaultfunction PinNo.\nSPDIFSPDIF_EXT_CLK O SPDIFclock LD_4\nSPDIF_RX I SPDIFreceive LD_6\nSPDIF_TX O SPDIFsend LD_8\n2.6.19Clockinput/output\nPeripheral Signal I/O Defaultfunction PinNo.\nCLKCLKIN1 I CLKinput1 LU_66\nCLKOUT1 O CLKoutput1 LU_70\nCLKIN2 I CLKinput2 LU_74\nCLKOUT2 O CLKoutput2 LU_78\n2.7SoMDesigningTips\nTheSoMFETMX8MPX-Cisintegratedwithpower,resetmonitorcircuitandstoragecircuitonto\nonecompactmodule,5Vpowerinput,resetandbootconsisttheminimumsystem\n30 30\nnote:电阻：resistor；调试串口：serialdebugport；外围电路：peripheralcircuit\nTheminimumsystemschematicpleaserefertoAppendix4,exceptminimumsystem,wekindly\nsuggestuserstomountsomeperipheralssuchasdebugporttocheckserialoutputinformation,\npreserveOTGforfirmwareinstallation,andthenrefertoForlinxSoMdefaultdefinitiontoexpand\nneededfunctions.\n31 31Chapter3OKMX8MPQ-CCarrierBoardFeatures\n3.1OverviewofOKMX8MPQ-C\nOKMX8MPQ-CsingleboardcomputerconsistsofcarrierboardandSoM,theSoMcanconnect\nwithcarrierboardbythreeultrathinconnectors.\n3.2OKMX8MPQ–CDimensions\n\n32 32PCBdimensions:130mmx190mm\nMountinghole:120mmx180mm,pore:3.2mm\nPCB:4-layer,1.6mmthickness\nPowerinput:DC12V\nAntennaboardisforinstallationof4G/5Gantennas,dimensionsof20mm*140mm,moredetails\npleaserefertobelowimage\nOKMX8MPQ-Ccarrierboardispreservedwith2mountingholesforheatsinkwithporeof3.2mm,userscan\nchoosetoequipthedevicewithheartsinkornotaccordingtherealcondition,andpleaseaddalayerofinsulated\nheatconductionsiliconebetweenheatsinkandSoM.\nStandardoftheselectedheatsinkbyForlinxis38mm*38mm*23mm,pictureisasbelow\n3.3CarrierBoardFeatures\nPeripheral QTYSpec.\nUSB3.0Type-C1USB3.0Type-C,availableforDFP,UFPandDRP\nUSB3.0 2USBTypeAheader,onlyforHost\nMIPI-CSI 2CSI1:cansupportdaA3840-30mc-IMX8MP-EVK,3840*2160\nCSI2:26-pinFPCconnectorand2*10-pinconnectorwithpitchof2.0mm,cansupport\nOV5645module,upto2592*1944\nMIPI-DSI 1A4-laneMIPIDSIbyFPCconnectoroncarrierboard,canfitForlinx7’’MIPIDSI\nmoduleverywell,resolution1024*600@30FPS\nLVDS 1Dualasynclanes(8data,2clock),1920*1200p60\nHDMI 1HDMI2.0a,upto4K@30FPS;HDMI2.1eARC\nEthernet 210/100/1000Mbpsauto-negotiation,RJ45connector,oneofthemcansupportTSN\nPCIe 1PCieX1connectoroncarrierboard,PCIExpressGen3\n33 33TFcard 1CansupportUHS-ITFcard,upto104MB/s\n4G/5G 1Optionalandalternative\n4G:miniPCIe4Gwirelessmodule,defaultdriver:QuectelEC20module;\n5G:M.2KeyB5Gwirelessmodule,defaultdriver:QuectelRM500Q\nSIMcard:MicroSIMcardslot\nWiFi 1AW-CM358M；\nIEEE802.11a/b/g/n/acdual-bandWIFI,rateupto433.3Mbps;\nBT 1Bluetooth5,rateupto3Mbps\nAudio 1On-boardWM8960chip\nCansupportearphoneoutputandMICinput,1*3.5mmjack;\nCansupport2*1W8Ωspeakeroutput,byXH2.54whiteheader\nIIC 3Forcarrierboardaudiodevice,RTC,cameraandotherrelateddevicesmounting\nPWM 2fordisplaybacklight\nRTC 44on-boardUARTconvertedbyUSB,2*5-pinheaderwithpitchof2.0mm\nUART 1UART3:3-wire,3.3V,upto4.0Mbps\nECSPI 12*5-pinheaderwithpitchof2.0mm\nCAN 2Electricalisolation,cansupportCAN-FD,complieswithCAN2.0Balso\nRS485 1Electricalisolation,autocontroltransceivingdirection\nKEY 4Poweron/off,resetkeys,andextra2forusers’definition\nLED 2forusers’definition,redandgreen\nDEBUGUART23*5-pinheaderwithpitchof2.0mm,integratedtoUSBType-CforCortex-A53andM7\ndebugports,defaultbaudrate115200\nJTAG 12*5-pinheaderwithpitchof1.27mm\n3.4OKMX8MPQ-CCarrierBoardIntroduction\nNote:componentswithmarksof‘_DNP’meansthecomponentsarenotsoldered\n3.4.1CarrierBoardPower\nThe12VpoweradapterwillsupplypowertodevelopmentboardbyP9.VSYS_5Vsuppliespower\ntoSoM,onceSoMispowered,itoutputsVDD_3V3tocontrolcarrierboardU2andu3tobe\nenabled.\nVDD_3V3makestheSoMpoweredfirstlyandthencarrierboardpowered.\nIfuserswanttoremoveS2powerkeyinconsiderationofstructure,pleasesolderitwithR10\nresistor,sothatthefirmwarecouldbepoweredautomatically.\nNote:\nWhenusersmakecarrierboarddesigning,pleaserefertoForlinxcarrierboardpowersequencethat\nSoMoutputsVDD_3V3toenablecarrierboardDC-DCpower,sothatSoMcanbepoweredfirstly\nandthencarrierboardpowered.\n34 34\n\n35 353.4.2Key\nSYS_nRSTisaresetkey.\nONOFFisapowerkey,pressitinONmode,itwilltriggerainterrupt,andlongpressthiskeyto\npoweroffitforced.PressthiskeyinOFFmode,theinternalpowermanagementstatuswillswitch\ntoONmode.\n2xGPIOpreservedforusers’definition.\nNote:SYS_nRSTandONOFFshouldbesuspendedwhentheyarenotneeded,butpleasedon’t\npull-uporpull-down.\n3.4.3Boot\nThereare4DIPswitchesS1forbootingmodeselection.\nBootmode\nDIP Internal\nfusesSerial\ndownloaderEMMCSD QSPI\nMODE3 OFF OFF OFF OFF OFF\nMODE2 OFF OFF OFF OFF ON\nMODE1 OFF OFF ON ON ON\nMODE0 OFF ON OFF ON OFF\nInternalfusesisusedforbootingmediumselectionbychipsetinternalfuse,whichisnotavailable\nbydefault,andit’snotsuggestedtobeused.\nSerialdownloaderisgenerallyusedoffirmwaredownloadbyOTG,thedevelopmentboardtakes\nP14USBTypeCconvertcabletobeconnectedtoPC,andtheninstallfirmwarefortheboard.\neMMC:systembootsfromeMMCbydefault.\n36 36SD:thedevelopmentboardtakesTFcardforsystemguiding,thustoinstallfirmwarefortheboard\nbyTFcard\nQSPI:systemfirmwarebootfromQSPINorFlash.\nNote:\nThepulled-upvoltageofBOOTsignalisfromVDD_3VSoutputfromSoM.\n3.4.4Debug\nThereare2debugportsfromSoM,UART2isforA53debugandUART4isforM7debug.It’sdrawnouttoone\nUSBportoncarrierboardbyaUSBtoserialconvertchipCH342F.Tousedebugport,pleasefirstlyinstall\nCH342Fdriver(http://www.wch.cn/products/CH342.html).ThentakeUSBtoTypeCcabletoconnect\ndevelopmentboardP11toUSBportonPC,andincomputerdevicemanagement,itwillgenerate2COMports,A\nportisforA53debugandBportisforM7debug.\nOpendebugterminaltoolonPC,suchasPutty,andsetbaudrateto115200,databit8,noparitybit,stopbit1,\nchoosecorrectCOMport,andthenpowerondevelopmentboardtobootsystem,thenwe’llseeserialoutput\ninformation.\nUserscanalsotakeaUARTconvertcabletoconnecttoP12orP13.\nNote:\n1.WekindlysuggestuserspreservedebugportwhendesigningPCB;\n2.Thedebugportoncarrierboarddesignedwithanti-creepsolutionforusers’reference.\n\n37 37\n3.4.5GeneralUART\nThereare4generalserialportsoncarrierboard,rateupto12Mbps,designedas2*5pin-2.0mm\nsimplehornseat.\n\n38 38\n3.4.6CAN\nTwoCANportsareavailableoncarrierboard,complywithCAN-FD,designedwith1500VDC\nelectricalisolationandESD4solution.\nTheheadersarefromP29,andwekindlysuggestuserstotakeitcommon-groundedwhenusingit\nforcommunication.\n39 39\n3.4.7RS485\nOneRS485fromP29isavailableoncarrierboard,designedwith1500VDCelectricalisolationand\nESD4solution.MAX13487cancontroltransceivingdirectionautomatically.P28isshortcircuit\njumperfor120ΩresistorofABwire.andwekindlysuggestuserstotakeitcommon-grounded\nwhenusingitforcommunication.\n3.4.8SPI\nP40oncarrierboardisasimplehornseatfromECSPI2.\n40 40\n3.4.9JTAG\nP38oncarrierboardwithpitchof1.27mmisaJTAGport,itcouldbesuspendedifnotit’snot\nneeded.\nBOOT_MODE[0:3],JTAG_MODandPOR_Bshouldbeuppulledto111111togetintoi.MX8M\nPlusBoundaryScanmode\n3.5.10TFcard\nSD2ofCPUisforTFcard,cansupportHS-ITFcard,rateupto104MB/s.TFcardpowersupplyVSD_3V3is\nfromtheSoM,powersupplycurrentis400mA.\nNote:\n1.buspull-upresistoralreadyequippedonSoM,pleasedonotpullitupforcarrierboard.\n2.TFcardisahotplugdevice,pleasedesignwithESDsolution;\n3.SDsignalshouldbeequallengthprocessed\n41 41\n3.4.11MIPI-CSI\nTheSoMhastwoMIPI-CSIinterfaces,CSI1byP31fordaA3840-30mc-IMX8MP-EVKmodule,andCSI2bya\nFPC(P30)connectorfor2laneMIPI-CSI,canbemountedwithOV5645cameramoduleupto2592x1944@15fps.\nAllCSI2signalsareavailableforP19whichisconvenientforuserstodebugothercameramodules.\nNote:\n1.ifuserswanttouseothercameramoduleswhendesigningPCB,thereshouldbevoltagetransferforIO;\n2.MIPIshouldbewithdataequalswithclock,differentialimpedance100Ω\n42 423.4.12MIPI-DSI\nTheOKMX8MM-Cisdesignedwitha4-laneMIPI_DSIasa30-pinFPCconnectorwithpitchof\n0.5mm,itcansupporta7’’MIPIdisplaymoduledesignedbyForlinx.\nNote:datashouldbeequalwithclock,differentialimpedance100Ω\n3.4.13LVDS\nTherearetwo8-laneLVDSportsoncarrierboardbyheaderswithpitchof2.0mm,itcanfitForlinx10.1’’LVDS\nmodulewell,cansupportdisplaybrightnessadjustingandcapacitivetouching.\nNote:datashouldbeequalwithclock,differentialimpedance100Ω\n43 433.4.14HDMI\nOneHDMIfromP16isavailableoncarrierboard,cansupportHDMI2.0aupto4Kp30andHDMI2.1eARC,\nHDMIcircuitcontainsleveltransfercircuit,userscantakeForlinxcircuitforreference\nNote:\n1.datashouldbeequalwithclock,differentialimpedance100Ω\n2.HDMIisahotplugport,pleasedesignitwithESDsolution,andthechosenmaterialshouldsupportHDMI2.0;\n3.As4Kresolutionishighqualityrequirement,pleaseusespecifiedcabletoconnectwiththedisplay.\n3.4.15Audio\nOKMX8MPQ-CisdesignedwithaudioWM8960forSAI3oncarrierboardcansupporttwo\nspeakeroutput,supportsdualtrackearphoneoutputandoneMICinput.It’sdesignedasa3.5mm\njackonP32withCTIAstandard,ifinsertedwithOMTPearphone,audioplaybackandrecord\nmaybegetinvalid.Itcansupportearphonehotplugdetection,whenit’sinsertedwithearphone,it\nwilltakeoutputaudiotoearphoneinpriority.\nWM8960isbuiltinwithDamplifierupto1W(8Ω),earphonedriverconsumptionis40mW(16Ω).\ntoconnectdevicewithlargeramplifier,itcanonlyobtainsignalfromearphonebutcannotfrom\nspeaker.\nNote:\n1.speaker’sconsumptionisfromDamplifier,butnottypicalanalogyamplifier\n2.pleasedon’tusespeakerlinesorcircuitspeakertoground\n44 44\n3.4.164G/5G\n4Gand5Gareoptionalandalternative.UserscanchooseaminiPCIestandard4Gwirelessmodule,thedefault\noneweuseisQuectelEC20,andM.2KeyBstandard5Gwirelessmodule,theoneweuseisQuectelRM500Q.\n4Gand5GshareoneDCDCpowerandoneSIMcardslotandalsooneUSB2.0channel,mountamoduleto\nboardandsetDIPtocorrectmode,thenpowerontheboard.WheninsertMicroSIMcard,pleasedon’treversethe\ndirection.\n45 45\n3.4.17WIFI&BT\nOKMX8MPQ-CisdesignedwithanoptionalWIFI&BTmoduleAW-CM358SMoncarrierboard,\nWLAN：IEEE802.11a/b/g/n/acdualbandWiFiupto433.3Mbps,BT5.0upto3Mbps.Pleaseusea\n2.4&5Ghzduanbandantennatoenhancesignal.\nNote:\n1.ThemoduleIOshouldbeequippedwithleveltransfer;\n2.SDcardsignalshouldbeprocessedwithequallength.\n46 46\n3.4.18PCIe\nOnePCIex1slotwithlatchisavailableonOKMX8MPQ-CcarrierboardcomplieswithPCIExpressGen3,\nPCIE_REF_CLK_P/NofSoMcanonlysupportinputclock,itneedscarrierboardclockchipU42withRCand\nEPwithsamesourcedualdirection.\nNote:PCIeTX/RXdataandCLKreferenceclockbothshouldbeprocessedwith85Ωdifferentialimpedance.\n\n47 47\n3.4.19USBHost\nItexpandfourUSB3.0tocarrierboardbyUSB3.0HUBCYUSB3304,twoofthemareUSB\nType-Aconnectorswithpowerantishortcircuitprotection,1Alimited,over-currentprotection\ncontrolledbyUSBHUB,ifusersdon’tuseaHUBchip,pleasedesignshortcircuitprotection\ncircuittocarrierboard.\nNote:\n1.USBdtalineshouldbeprocessedwith90Ωdifferentialimpedance;\n2.PleasechooseacorrectESDcomponent.\n\n48 48\n3.4.20USB3.0Type-C\n\n49 49\nThereisoneUSB3.0Type-CportoncarrierboardavailableforDFP,UFPandDRPforfirmwareinstallation.To\ngetType-C,thecarrierboardisdesignedwithCCchipandUSBSwitch.UserscantakeForlinxdesigningfor\nreference.IfusersneedUSB2.0OTG,theportcanbesimplifiedasbelow\nNote:\n1.OnlytheSoMnativeUSB1cansupportUSBOSimageflashing;\n2.USBdatalineshouldbeprocessedwith90Ωdifferentialimpedance;\n3.PleasechooseacorrectESDcomponent;\n4.USBfunctioncanbeonlyenabledwhenUSB1_VBUS_3V3detectspowervoltage.\n50 503.4.21Ethernet\nTwoGigabitEthernetport(P20)areavailableonOKMX8MPQ-Ccarrierboardand10/100/1000Mbps\nauto-adaptive,theupperonecansupportTSN.SoMRGMIIismountedwithPHYchipYT8521S,andthe\ndual-layerRJ45connectorhasinternalnetworktransformeranditsstructureisasbelow.\n\n51 51\nNote:\n1.TXandRXofRGMIIshouldbeinternalequallength.\n2.RGMIIandMDIO/MDCshouldbecompatible,itcouldbeconfiguredbyCFG_LDO[1:0];\n3.PleasenoticethatunstablevoltagemaycauseYT8521Sfailure;\n4.Simulateddifferentiallineshouldbewith100Ωdifferentialimpedance,interclassequallengthshould\nbe≤1000mil\n5.ThePCBshouldbedesignedwith4layersatleastandthecircuitshouldbewithcompletereference\nlayer,otherwiseitmaycausenetworkfailure;\n6.It’skindlysuggestedtotakeForlinxdesigningforreference.\n52 523.4.22LED\n2LEDindicatorsareavailableoncarrierboardcontrolledbyGPIOandavailableforusers’\ndefinition.\n3.4.23RTC\nThecarrierboardmountedwithRTCbyIIC3andbecompatiblewithcellbatterybyVCC_3V3\nfromD5,whencarrierboardpoweriscutoff,thebatterycansupplypowertoRTCchip.Thecircuit\ncanbecompatiblewithRS8010SJandPCF8563T/5.\n\n53 53Appendix1CarrierBoardDesigningTips\n1.IIC\nIICcanbemountedwithmultipleslavedevices,pleasemakesureaddressesarenotconflict;\nIICshouldbeaddedwithpull-upresistor,butpleasedonotusemultipleresistorpulled-up;\nPleasenoticethatSoMIICvoltageandslavedeviceIICvoltageshouldbematched.\n2.WDOG_B\nOnSoM,WDOGiscircuitedtopowerchipbyGPIOofCPU,whenCPUinternalwatchdogworks,itwill\npull-downthissignaltotriggerpowerchipreset.It’ssuggestedtobesuspendedoncarrierboard.\n3.USB\nUSB_VBUS_3V3isdetectionsignal,itsvoltageshouldnotexceed3.6V,itcannotdirectlycircuitedto\nVBUS_5VfromUSBconnector.\nTomakeMicroUSBtoUSB2.0OTG,pleasetakeGPIOasIDpinforidentityrecognition;\nTosatisfyUSBeyepatterndemand,USB3.0TX/RXPCBlengthshouldbelessthan6inches.\n4.AD28_SD2_RESET_B\nLD44pinAD28_SD2_RESET_BisinternalcircuitedtoVSD_3V3onSoM,usedforresetcarrierboardSDcard,\npleasesuspenditoncarrierboard.\n5.R26_NAND_DQS\nRU75pinR26_NAND_DQSshouldbesuspended.\n6.SignalsnotusedbySoMcouldbesuspended,butpleasecircuitallofthemtoGND.\n7.powersequence\nWekindlysuggestuserstakingForlinxcarrierboarddesigningforreference,takeVDD_3V3outputfromSoMto\nenablecarrierboardpower,strictlycontrolpowersequence,otherwise,itmaycausebelowproblems\nPoweroncurrentoverlarge;\nDevicebootingfailure;\nCPUfailure\n7.aboutIOpowerleakage\nBeforetheSoMispoweredon,ifthereareSoMpinswithhighlevelsinkcurrent,itwillsupplypowertoSoM,\ntheredindicatoronSoMwillshine,anditwilldetectVDD_3V3power,whichmaycauseincorrectpower\nsequence,thustocauseserialpowerleakage.Sothedebugportoncarrierboardisdesignedwithanti-leakage\ncircuit.UserscantakeForlinxdesigningforreference.\n54 54Appendix2Connector\nconnectormodelonSoMisAXK6F80337YG\n\n55 55TheconnectormatchedoncarrierboardisAXK5F80537YG\n\n56 56Appendix3PowerConsumptionSheet\nOSLinux\nHardware Test Voltagein\n(V)Currentoutput\nInstantPeak(mA)Stable(mA)\nOKMX8MPQ-COKMX8MPQ-Cmountedwith\nPCIeharddisk,5G,10.1’’LVDS\ndisplaywithvideoplaying12 1.07 0.89\nFETMX8MPQ-CPoweredwithemptyloaded 5 0.72 0.42\nCPU100%loaded 5 - 0.57\nSleepingmode 5 - 0.105\nNote:\n1.Peakcurrent:themaximumcurrentduringsystembooting\n2.Stablecurrent:currentofsystembootedandstayatsplashinterface.\n57 57Appendix4MinimumSystemSchematic\nBelowpicturesarejustforreference.TomakesuretheSoMcanwork,exceptforVSYS_5V,italsoneeds\nSyS_nRST,BOOTconfiguringcircuit,OTGorSDcard,whichwillbeconvenientforusersforfirmware\ninstallationandsystemboot;UART2andUART4circuitwillbeconvenientforuserstododebugoperationand\nchecksystemstatus.\n\n58 58\n\n59 59\n\n'}]
!==============================================================================!
### Component Summary: FETMX8MP-C

**Key Specifications:**
- **Voltage Ratings:**
  - Main Power Supply: 5V (VSYS_5V)
- **Current Ratings:**
  - Typical Operating Current: 0.72A (empty loaded)
  - Peak Current: 1.07A (during system booting)
- **Power Consumption:**
  - Stable Current: 0.42A (system booted)
  - Sleeping Mode Current: 0.105A
- **Operating Temperature Range:**
  - Operating: -40°C to +85°C (Industrial grade)
  - Storage: -40°C to +125°C
- **Package Type:**
  - Size: 36mm x 62mm
  - PCB: 8-layer, thickness 1.6mm
- **Special Features:**
  - Integrated with power, reset monitor circuit, and storage circuit.
  - Supports multiple interfaces including USB 3.0, PCIe, HDMI, LVDS, MIPI-CSI, and MIPI-DSI.
  - Designed for machine learning applications with a combination of Cortex-A53 and Cortex-M7 cores.
- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided text.

**Description:**
The FETMX8MP-C is a System on Module (SoM) developed by Forlinx Embedded Technology Co., Ltd. It integrates an NXP i.MX8M Plus processor, which features a quad-core ARM Cortex-A53 and a dual-core Cortex-M7. This SoM is designed for high-performance applications requiring multimedia processing and machine learning capabilities. It is compact and suitable for various embedded applications.

**Typical Applications:**
- **Smart Home and Building Automation:** The FETMX8MP-C can be used in smart devices that require multimedia processing and connectivity.
- **Industrial Automation:** Its robust design and industrial-grade temperature range make it suitable for automation systems.
- **Machine Learning Applications:** The combination of Cortex-A53 and Cortex-M7 cores allows for efficient processing of machine learning algorithms.
- **Consumer Electronics:** It can be integrated into devices requiring high-definition video output and audio processing, such as smart displays and audio systems.
- **Pro Audio/Voice Systems:** The SoM supports advanced audio interfaces, making it ideal for professional audio applications.

This summary encapsulates the essential characteristics and applications of the FETMX8MP-C, providing a clear understanding of its capabilities and intended use cases.