Namespace(data_out=<_io.TextIOWrapper name='results.csv' mode='w' encoding='UTF-8'>, log=<_io.TextIOWrapper name='log.txt' mode='w' encoding='UTF-8'>, gem5_binary=PosixPath('/home/danielg/gem5/build/X86/gem5.opt'), gem5_configfile=PosixPath('/home/danielg/gem5/configs/deprecated/example/se.py'), gem5cmd=['-c', './bin/zip', '--options=-v0 -c1 -w1 -i1', '--cpu-type=O3CPU', '--mem-size=8GiB', '--caches', '--l2cache', '--l1d_size=64KiB', '--l1i_size=64KiB'], gem5_checkpoints=PosixPath('in'), weightfile=['125000,./in/125000.weights', '16000000,./in/16000000.weights', '4000000,./in/4000000.weights'], time=PosixPath('/usr/bin/time'), gem5tomcpat=PosixPath('gem5tomcpat.py'), gem5tomcpat_template_warm=PosixPath('template_switchcpu_x86.xml'), gem5tomcpat_template_cold=PosixPath('template_cold_x86.xml'), mcpat=PosixPath('/home/danielg/mcpat/mcpat'))
curr: 1
defaultdict(<class 'list'>, {'rob_size': [32, 32, 512, 128, 128, 128, 512, 64, 16, 64], 'lq_size': [128, 256, 128, 16, 16, 16, 256, 4, 4, 128], 'sq_size': [16, 4, 128, 16, 128, 4, 64, 128, 256, 4], 'p_width': [5, 9, 4, 4, 7, 6, 8, 4, 12, 12], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [60, 242, 116, 234, 233, 184, 134, 171, 165, 183], 'float_regs': [163, 151, 189, 235, 99, 199, 218, 245, 85, 156], 'vec_regs': [141, 114, 219, 84, 85, 85, 125, 216, 163, 227]})
/usr/bin/time --output /tmp/tmpn8qi1h2a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn8qi1h2a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn8qi1h2a/gem5/stats.txt --config /tmp/tmpn8qi1h2a/gem5/config.json --output /tmp/tmpn8qi1h2a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn8qi1h2a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn8qi1h2a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv2cm7rvu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv2cm7rvu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv2cm7rvu/gem5/stats.txt --config /tmp/tmpv2cm7rvu/gem5/config.json --output /tmp/tmpv2cm7rvu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv2cm7rvu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv2cm7rvu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwu718fcy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwu718fcy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwu718fcy/gem5/stats.txt --config /tmp/tmpwu718fcy/gem5/config.json --output /tmp/tmpwu718fcy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwu718fcy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwu718fcy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpre872rei/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpre872rei/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpre872rei/gem5/stats.txt --config /tmp/tmpre872rei/gem5/config.json --output /tmp/tmpre872rei/mcpat-in.xml
/usr/bin/time --output /tmp/tmpre872rei/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpre872rei/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx83b5z30/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx83b5z30/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx83b5z30/gem5/stats.txt --config /tmp/tmpx83b5z30/gem5/config.json --output /tmp/tmpx83b5z30/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx83b5z30/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx83b5z30/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiyrv3gq8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiyrv3gq8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiyrv3gq8/gem5/stats.txt --config /tmp/tmpiyrv3gq8/gem5/config.json --output /tmp/tmpiyrv3gq8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiyrv3gq8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiyrv3gq8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp35bu99bd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp35bu99bd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp88c2f2ls/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp88c2f2ls/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp88c2f2ls/gem5/stats.txt --config /tmp/tmp88c2f2ls/gem5/config.json --output /tmp/tmp88c2f2ls/mcpat-in.xml
/usr/bin/time --output /tmp/tmp88c2f2ls/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp88c2f2ls/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw3og085o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw3og085o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw3og085o/gem5/stats.txt --config /tmp/tmpw3og085o/gem5/config.json --output /tmp/tmpw3og085o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw3og085o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw3og085o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiuye176j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiuye176j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiuye176j/gem5/stats.txt --config /tmp/tmpiuye176j/gem5/config.json --output /tmp/tmpiuye176j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiuye176j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiuye176j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnpnsf2bp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnpnsf2bp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnpnsf2bp/gem5/stats.txt --config /tmp/tmpnpnsf2bp/gem5/config.json --output /tmp/tmpnpnsf2bp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnpnsf2bp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnpnsf2bp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpapc1wtrc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpapc1wtrc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpapc1wtrc/gem5/stats.txt --config /tmp/tmpapc1wtrc/gem5/config.json --output /tmp/tmpapc1wtrc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpapc1wtrc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpapc1wtrc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2nmel7iz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2nmel7iz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2nmel7iz/gem5/stats.txt --config /tmp/tmp2nmel7iz/gem5/config.json --output /tmp/tmp2nmel7iz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2nmel7iz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2nmel7iz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_qjflh55/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_qjflh55/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=218 -P system.switch_cpus[:].numPhysVecRegs=125 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpd65rk29l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd65rk29l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd65rk29l/gem5/stats.txt --config /tmp/tmpd65rk29l/gem5/config.json --output /tmp/tmpd65rk29l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd65rk29l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd65rk29l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj2wppqul/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj2wppqul/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj2wppqul/gem5/stats.txt --config /tmp/tmpj2wppqul/gem5/config.json --output /tmp/tmpj2wppqul/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj2wppqul/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj2wppqul/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppg2wwhza/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppg2wwhza/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppg2wwhza/gem5/stats.txt --config /tmp/tmppg2wwhza/gem5/config.json --output /tmp/tmppg2wwhza/mcpat-in.xml
/usr/bin/time --output /tmp/tmppg2wwhza/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppg2wwhza/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1v1kf46h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1v1kf46h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1v1kf46h/gem5/stats.txt --config /tmp/tmp1v1kf46h/gem5/config.json --output /tmp/tmp1v1kf46h/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1v1kf46h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1v1kf46h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkc_n0lo8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkc_n0lo8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkc_n0lo8/gem5/stats.txt --config /tmp/tmpkc_n0lo8/gem5/config.json --output /tmp/tmpkc_n0lo8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkc_n0lo8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkc_n0lo8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnt6qdue2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnt6qdue2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnt6qdue2/gem5/stats.txt --config /tmp/tmpnt6qdue2/gem5/config.json --output /tmp/tmpnt6qdue2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnt6qdue2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnt6qdue2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn2dsoiff/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn2dsoiff/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=183 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp57hlvubb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp57hlvubb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp57hlvubb/gem5/stats.txt --config /tmp/tmp57hlvubb/gem5/config.json --output /tmp/tmp57hlvubb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp57hlvubb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp57hlvubb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2g5sffln/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2g5sffln/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2g5sffln/gem5/stats.txt --config /tmp/tmp2g5sffln/gem5/config.json --output /tmp/tmp2g5sffln/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2g5sffln/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2g5sffln/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2afpo_dv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2afpo_dv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2afpo_dv/gem5/stats.txt --config /tmp/tmp2afpo_dv/gem5/config.json --output /tmp/tmp2afpo_dv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2afpo_dv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2afpo_dv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5_f55a77/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5_f55a77/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5_f55a77/gem5/stats.txt --config /tmp/tmp5_f55a77/gem5/config.json --output /tmp/tmp5_f55a77/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5_f55a77/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5_f55a77/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp549wmjff/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp549wmjff/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp549wmjff/gem5/stats.txt --config /tmp/tmp549wmjff/gem5/config.json --output /tmp/tmp549wmjff/mcpat-in.xml
/usr/bin/time --output /tmp/tmp549wmjff/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp549wmjff/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpguovebmu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpguovebmu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpguovebmu/gem5/stats.txt --config /tmp/tmpguovebmu/gem5/config.json --output /tmp/tmpguovebmu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpguovebmu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpguovebmu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvp2ly2yv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvp2ly2yv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=233 -P system.switch_cpus[:].numPhysFloatRegs=99 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpw62v1sku/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw62v1sku/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw62v1sku/gem5/stats.txt --config /tmp/tmpw62v1sku/gem5/config.json --output /tmp/tmpw62v1sku/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw62v1sku/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw62v1sku/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb1_hdlyu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb1_hdlyu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb1_hdlyu/gem5/stats.txt --config /tmp/tmpb1_hdlyu/gem5/config.json --output /tmp/tmpb1_hdlyu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb1_hdlyu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb1_hdlyu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcng_v8my/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcng_v8my/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcng_v8my/gem5/stats.txt --config /tmp/tmpcng_v8my/gem5/config.json --output /tmp/tmpcng_v8my/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcng_v8my/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcng_v8my/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp56ja1myc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp56ja1myc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp56ja1myc/gem5/stats.txt --config /tmp/tmp56ja1myc/gem5/config.json --output /tmp/tmp56ja1myc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp56ja1myc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp56ja1myc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuke52ccf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuke52ccf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuke52ccf/gem5/stats.txt --config /tmp/tmpuke52ccf/gem5/config.json --output /tmp/tmpuke52ccf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuke52ccf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuke52ccf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgfu3ognl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgfu3ognl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgfu3ognl/gem5/stats.txt --config /tmp/tmpgfu3ognl/gem5/config.json --output /tmp/tmpgfu3ognl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgfu3ognl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgfu3ognl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbu1gqrez/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbu1gqrez/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=234 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp2ph_5pqm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2ph_5pqm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2ph_5pqm/gem5/stats.txt --config /tmp/tmp2ph_5pqm/gem5/config.json --output /tmp/tmp2ph_5pqm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2ph_5pqm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2ph_5pqm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxcagydn6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxcagydn6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxcagydn6/gem5/stats.txt --config /tmp/tmpxcagydn6/gem5/config.json --output /tmp/tmpxcagydn6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxcagydn6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxcagydn6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxagkz3ew/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxagkz3ew/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxagkz3ew/gem5/stats.txt --config /tmp/tmpxagkz3ew/gem5/config.json --output /tmp/tmpxagkz3ew/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxagkz3ew/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxagkz3ew/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpeku8iycr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpeku8iycr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpeku8iycr/gem5/stats.txt --config /tmp/tmpeku8iycr/gem5/config.json --output /tmp/tmpeku8iycr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpeku8iycr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpeku8iycr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp14ju1tge/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp14ju1tge/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp14ju1tge/gem5/stats.txt --config /tmp/tmp14ju1tge/gem5/config.json --output /tmp/tmp14ju1tge/mcpat-in.xml
/usr/bin/time --output /tmp/tmp14ju1tge/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp14ju1tge/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbiz6srgn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbiz6srgn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbiz6srgn/gem5/stats.txt --config /tmp/tmpbiz6srgn/gem5/config.json --output /tmp/tmpbiz6srgn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbiz6srgn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbiz6srgn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_kx7qbl3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_kx7qbl3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=116 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=219 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpx1yyj6_4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx1yyj6_4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx1yyj6_4/gem5/stats.txt --config /tmp/tmpx1yyj6_4/gem5/config.json --output /tmp/tmpx1yyj6_4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx1yyj6_4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx1yyj6_4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyj2vfrof/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyj2vfrof/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyj2vfrof/gem5/stats.txt --config /tmp/tmpyj2vfrof/gem5/config.json --output /tmp/tmpyj2vfrof/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyj2vfrof/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyj2vfrof/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpre5pyc97/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpre5pyc97/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpre5pyc97/gem5/stats.txt --config /tmp/tmpre5pyc97/gem5/config.json --output /tmp/tmpre5pyc97/mcpat-in.xml
/usr/bin/time --output /tmp/tmpre5pyc97/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpre5pyc97/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4ewjyce0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4ewjyce0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4ewjyce0/gem5/stats.txt --config /tmp/tmp4ewjyce0/gem5/config.json --output /tmp/tmp4ewjyce0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4ewjyce0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4ewjyce0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxi21runi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxi21runi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxi21runi/gem5/stats.txt --config /tmp/tmpxi21runi/gem5/config.json --output /tmp/tmpxi21runi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxi21runi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxi21runi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgv0adru8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgv0adru8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgv0adru8/gem5/stats.txt --config /tmp/tmpgv0adru8/gem5/config.json --output /tmp/tmpgv0adru8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgv0adru8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgv0adru8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6e7uilxt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6e7uilxt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=171 -P system.switch_cpus[:].numPhysFloatRegs=245 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmprwjsfbrr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprwjsfbrr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprwjsfbrr/gem5/stats.txt --config /tmp/tmprwjsfbrr/gem5/config.json --output /tmp/tmprwjsfbrr/mcpat-in.xml
/usr/bin/time --output /tmp/tmprwjsfbrr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprwjsfbrr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbs5l7x84/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbs5l7x84/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbs5l7x84/gem5/stats.txt --config /tmp/tmpbs5l7x84/gem5/config.json --output /tmp/tmpbs5l7x84/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbs5l7x84/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbs5l7x84/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpudf6zynt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpudf6zynt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpudf6zynt/gem5/stats.txt --config /tmp/tmpudf6zynt/gem5/config.json --output /tmp/tmpudf6zynt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpudf6zynt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpudf6zynt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdxvjg3c_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdxvjg3c_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdxvjg3c_/gem5/stats.txt --config /tmp/tmpdxvjg3c_/gem5/config.json --output /tmp/tmpdxvjg3c_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdxvjg3c_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdxvjg3c_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqzg6n868/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqzg6n868/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqzg6n868/gem5/stats.txt --config /tmp/tmpqzg6n868/gem5/config.json --output /tmp/tmpqzg6n868/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqzg6n868/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqzg6n868/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpifwf6z0w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpifwf6z0w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpifwf6z0w/gem5/stats.txt --config /tmp/tmpifwf6z0w/gem5/config.json --output /tmp/tmpifwf6z0w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpifwf6z0w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpifwf6z0w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdyi3o1q0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdyi3o1q0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=151 -P system.switch_cpus[:].numPhysVecRegs=114 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpxapvip8e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxapvip8e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxapvip8e/gem5/stats.txt --config /tmp/tmpxapvip8e/gem5/config.json --output /tmp/tmpxapvip8e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxapvip8e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxapvip8e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyem_t8i7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyem_t8i7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyem_t8i7/gem5/stats.txt --config /tmp/tmpyem_t8i7/gem5/config.json --output /tmp/tmpyem_t8i7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyem_t8i7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyem_t8i7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr6dvaa7n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr6dvaa7n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr6dvaa7n/gem5/stats.txt --config /tmp/tmpr6dvaa7n/gem5/config.json --output /tmp/tmpr6dvaa7n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr6dvaa7n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr6dvaa7n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv6vbx5fq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv6vbx5fq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv6vbx5fq/gem5/stats.txt --config /tmp/tmpv6vbx5fq/gem5/config.json --output /tmp/tmpv6vbx5fq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv6vbx5fq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv6vbx5fq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnb0_ep93/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnb0_ep93/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnb0_ep93/gem5/stats.txt --config /tmp/tmpnb0_ep93/gem5/config.json --output /tmp/tmpnb0_ep93/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnb0_ep93/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnb0_ep93/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpot09zqs2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpot09zqs2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpot09zqs2/gem5/stats.txt --config /tmp/tmpot09zqs2/gem5/config.json --output /tmp/tmpot09zqs2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpot09zqs2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpot09zqs2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxpe1vef3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxpe1vef3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=163 -P system.switch_cpus[:].numPhysVecRegs=141 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpgk2ev28m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgk2ev28m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgk2ev28m/gem5/stats.txt --config /tmp/tmpgk2ev28m/gem5/config.json --output /tmp/tmpgk2ev28m/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgk2ev28m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgk2ev28m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpujk19ca5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpujk19ca5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpujk19ca5/gem5/stats.txt --config /tmp/tmpujk19ca5/gem5/config.json --output /tmp/tmpujk19ca5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpujk19ca5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpujk19ca5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmzek6t1f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmzek6t1f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmzek6t1f/gem5/stats.txt --config /tmp/tmpmzek6t1f/gem5/config.json --output /tmp/tmpmzek6t1f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmzek6t1f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmzek6t1f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvky1jtkp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvky1jtkp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvky1jtkp/gem5/stats.txt --config /tmp/tmpvky1jtkp/gem5/config.json --output /tmp/tmpvky1jtkp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvky1jtkp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvky1jtkp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpojnau5ww/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpojnau5ww/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpojnau5ww/gem5/stats.txt --config /tmp/tmpojnau5ww/gem5/config.json --output /tmp/tmpojnau5ww/mcpat-in.xml
/usr/bin/time --output /tmp/tmpojnau5ww/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpojnau5ww/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1lor5xtn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1lor5xtn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1lor5xtn/gem5/stats.txt --config /tmp/tmp1lor5xtn/gem5/config.json --output /tmp/tmp1lor5xtn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1lor5xtn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1lor5xtn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx1btxyiy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx1btxyiy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=165 -P system.switch_cpus[:].numPhysFloatRegs=85 -P system.switch_cpus[:].numPhysVecRegs=163 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 2
defaultdict(<class 'list'>, {'rob_size': [512, 128, 256, 128, 128, 128, 16, 64, 128, 32], 'lq_size': [4, 4, 4, 4, 4, 4, 4, 16, 4, 4], 'sq_size': [16, 256, 256, 256, 64, 64, 256, 256, 256, 256], 'p_width': [5, 9, 5, 11, 6, 12, 12, 11, 10, 11], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [184, 205, 214, 187, 81, 97, 137, 85, 49, 187], 'float_regs': [233, 238, 49, 53, 238, 97, 52, 49, 84, 91], 'vec_regs': [225, 256, 244, 232, 227, 235, 232, 232, 244, 232]})
/usr/bin/time --output /tmp/tmpldf00b6w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpldf00b6w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpldf00b6w/gem5/stats.txt --config /tmp/tmpldf00b6w/gem5/config.json --output /tmp/tmpldf00b6w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpldf00b6w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpldf00b6w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp13kevhie/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp13kevhie/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp13kevhie/gem5/stats.txt --config /tmp/tmp13kevhie/gem5/config.json --output /tmp/tmp13kevhie/mcpat-in.xml
/usr/bin/time --output /tmp/tmp13kevhie/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp13kevhie/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo98eyk4w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo98eyk4w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo98eyk4w/gem5/stats.txt --config /tmp/tmpo98eyk4w/gem5/config.json --output /tmp/tmpo98eyk4w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo98eyk4w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo98eyk4w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi6m2dwus/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi6m2dwus/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi6m2dwus/gem5/stats.txt --config /tmp/tmpi6m2dwus/gem5/config.json --output /tmp/tmpi6m2dwus/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi6m2dwus/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi6m2dwus/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpashwpv_h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpashwpv_h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpashwpv_h/gem5/stats.txt --config /tmp/tmpashwpv_h/gem5/config.json --output /tmp/tmpashwpv_h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpashwpv_h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpashwpv_h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvl50om9k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvl50om9k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvl50om9k/gem5/stats.txt --config /tmp/tmpvl50om9k/gem5/config.json --output /tmp/tmpvl50om9k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvl50om9k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvl50om9k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj4n8tgnu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj4n8tgnu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=85 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmporirzv3n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmporirzv3n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmporirzv3n/gem5/stats.txt --config /tmp/tmporirzv3n/gem5/config.json --output /tmp/tmporirzv3n/mcpat-in.xml
/usr/bin/time --output /tmp/tmporirzv3n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmporirzv3n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdm7uw9m2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdm7uw9m2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdm7uw9m2/gem5/stats.txt --config /tmp/tmpdm7uw9m2/gem5/config.json --output /tmp/tmpdm7uw9m2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdm7uw9m2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdm7uw9m2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpso7agmws/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpso7agmws/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpso7agmws/gem5/stats.txt --config /tmp/tmpso7agmws/gem5/config.json --output /tmp/tmpso7agmws/mcpat-in.xml
/usr/bin/time --output /tmp/tmpso7agmws/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpso7agmws/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpra4l7svz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpra4l7svz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpra4l7svz/gem5/stats.txt --config /tmp/tmpra4l7svz/gem5/config.json --output /tmp/tmpra4l7svz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpra4l7svz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpra4l7svz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt6_8vq9r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt6_8vq9r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt6_8vq9r/gem5/stats.txt --config /tmp/tmpt6_8vq9r/gem5/config.json --output /tmp/tmpt6_8vq9r/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt6_8vq9r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt6_8vq9r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuqs2wyog/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuqs2wyog/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuqs2wyog/gem5/stats.txt --config /tmp/tmpuqs2wyog/gem5/config.json --output /tmp/tmpuqs2wyog/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuqs2wyog/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuqs2wyog/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsiqkx8g0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsiqkx8g0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpsfs0wigf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsfs0wigf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsfs0wigf/gem5/stats.txt --config /tmp/tmpsfs0wigf/gem5/config.json --output /tmp/tmpsfs0wigf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsfs0wigf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsfs0wigf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj195ig50/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj195ig50/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj195ig50/gem5/stats.txt --config /tmp/tmpj195ig50/gem5/config.json --output /tmp/tmpj195ig50/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj195ig50/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj195ig50/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp450iokct/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp450iokct/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp450iokct/gem5/stats.txt --config /tmp/tmp450iokct/gem5/config.json --output /tmp/tmp450iokct/mcpat-in.xml
/usr/bin/time --output /tmp/tmp450iokct/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp450iokct/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpms09tcr9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpms09tcr9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpms09tcr9/gem5/stats.txt --config /tmp/tmpms09tcr9/gem5/config.json --output /tmp/tmpms09tcr9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpms09tcr9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpms09tcr9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpco7sl81z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpco7sl81z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpco7sl81z/gem5/stats.txt --config /tmp/tmpco7sl81z/gem5/config.json --output /tmp/tmpco7sl81z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpco7sl81z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpco7sl81z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp318ca2lq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp318ca2lq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp318ca2lq/gem5/stats.txt --config /tmp/tmp318ca2lq/gem5/config.json --output /tmp/tmp318ca2lq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp318ca2lq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp318ca2lq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbzv9ie32/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbzv9ie32/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=97 -P system.switch_cpus[:].numPhysFloatRegs=97 -P system.switch_cpus[:].numPhysVecRegs=235 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3k0_8em8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3k0_8em8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3k0_8em8/gem5/stats.txt --config /tmp/tmp3k0_8em8/gem5/config.json --output /tmp/tmp3k0_8em8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3k0_8em8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3k0_8em8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7bpd4c3g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7bpd4c3g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7bpd4c3g/gem5/stats.txt --config /tmp/tmp7bpd4c3g/gem5/config.json --output /tmp/tmp7bpd4c3g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7bpd4c3g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7bpd4c3g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5i4tqp09/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5i4tqp09/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5i4tqp09/gem5/stats.txt --config /tmp/tmp5i4tqp09/gem5/config.json --output /tmp/tmp5i4tqp09/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5i4tqp09/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5i4tqp09/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9jct2bvp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9jct2bvp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9jct2bvp/gem5/stats.txt --config /tmp/tmp9jct2bvp/gem5/config.json --output /tmp/tmp9jct2bvp/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9jct2bvp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9jct2bvp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvd5onqx8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvd5onqx8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvd5onqx8/gem5/stats.txt --config /tmp/tmpvd5onqx8/gem5/config.json --output /tmp/tmpvd5onqx8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvd5onqx8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvd5onqx8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzdmv2fn7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzdmv2fn7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzdmv2fn7/gem5/stats.txt --config /tmp/tmpzdmv2fn7/gem5/config.json --output /tmp/tmpzdmv2fn7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzdmv2fn7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzdmv2fn7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsrb8du6u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsrb8du6u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=49 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpyfwvzici/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyfwvzici/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyfwvzici/gem5/stats.txt --config /tmp/tmpyfwvzici/gem5/config.json --output /tmp/tmpyfwvzici/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyfwvzici/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyfwvzici/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8s4n086o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8s4n086o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8s4n086o/gem5/stats.txt --config /tmp/tmp8s4n086o/gem5/config.json --output /tmp/tmp8s4n086o/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8s4n086o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8s4n086o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps4ro00ck/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps4ro00ck/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps4ro00ck/gem5/stats.txt --config /tmp/tmps4ro00ck/gem5/config.json --output /tmp/tmps4ro00ck/mcpat-in.xml
/usr/bin/time --output /tmp/tmps4ro00ck/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps4ro00ck/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6ui16oci/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6ui16oci/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6ui16oci/gem5/stats.txt --config /tmp/tmp6ui16oci/gem5/config.json --output /tmp/tmp6ui16oci/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6ui16oci/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6ui16oci/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpglfvfwpl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpglfvfwpl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpglfvfwpl/gem5/stats.txt --config /tmp/tmpglfvfwpl/gem5/config.json --output /tmp/tmpglfvfwpl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpglfvfwpl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpglfvfwpl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp08xf8u1m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp08xf8u1m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp08xf8u1m/gem5/stats.txt --config /tmp/tmp08xf8u1m/gem5/config.json --output /tmp/tmp08xf8u1m/mcpat-in.xml
/usr/bin/time --output /tmp/tmp08xf8u1m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp08xf8u1m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp25sjjz1w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp25sjjz1w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmppbf6w5x_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppbf6w5x_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppbf6w5x_/gem5/stats.txt --config /tmp/tmppbf6w5x_/gem5/config.json --output /tmp/tmppbf6w5x_/mcpat-in.xml
/usr/bin/time --output /tmp/tmppbf6w5x_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppbf6w5x_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpneckxpj3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpneckxpj3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpneckxpj3/gem5/stats.txt --config /tmp/tmpneckxpj3/gem5/config.json --output /tmp/tmpneckxpj3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpneckxpj3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpneckxpj3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptlc_szlt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptlc_szlt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptlc_szlt/gem5/stats.txt --config /tmp/tmptlc_szlt/gem5/config.json --output /tmp/tmptlc_szlt/mcpat-in.xml
/usr/bin/time --output /tmp/tmptlc_szlt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptlc_szlt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppf04k99k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppf04k99k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppf04k99k/gem5/stats.txt --config /tmp/tmppf04k99k/gem5/config.json --output /tmp/tmppf04k99k/mcpat-in.xml
/usr/bin/time --output /tmp/tmppf04k99k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppf04k99k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf070b77x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf070b77x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf070b77x/gem5/stats.txt --config /tmp/tmpf070b77x/gem5/config.json --output /tmp/tmpf070b77x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf070b77x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf070b77x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjdkyz03b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjdkyz03b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjdkyz03b/gem5/stats.txt --config /tmp/tmpjdkyz03b/gem5/config.json --output /tmp/tmpjdkyz03b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjdkyz03b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjdkyz03b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwixve2do/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwixve2do/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=233 -P system.switch_cpus[:].numPhysVecRegs=225 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpwpj_o10s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwpj_o10s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwpj_o10s/gem5/stats.txt --config /tmp/tmpwpj_o10s/gem5/config.json --output /tmp/tmpwpj_o10s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwpj_o10s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwpj_o10s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz3jc907k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz3jc907k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz3jc907k/gem5/stats.txt --config /tmp/tmpz3jc907k/gem5/config.json --output /tmp/tmpz3jc907k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz3jc907k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz3jc907k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_yhcrz8e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_yhcrz8e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_yhcrz8e/gem5/stats.txt --config /tmp/tmp_yhcrz8e/gem5/config.json --output /tmp/tmp_yhcrz8e/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_yhcrz8e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_yhcrz8e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsfbdnx0v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsfbdnx0v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsfbdnx0v/gem5/stats.txt --config /tmp/tmpsfbdnx0v/gem5/config.json --output /tmp/tmpsfbdnx0v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsfbdnx0v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsfbdnx0v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx4j8ifnq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx4j8ifnq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx4j8ifnq/gem5/stats.txt --config /tmp/tmpx4j8ifnq/gem5/config.json --output /tmp/tmpx4j8ifnq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx4j8ifnq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx4j8ifnq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptw121o1g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptw121o1g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptw121o1g/gem5/stats.txt --config /tmp/tmptw121o1g/gem5/config.json --output /tmp/tmptw121o1g/mcpat-in.xml
/usr/bin/time --output /tmp/tmptw121o1g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptw121o1g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcee5ctut/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcee5ctut/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=187 -P system.switch_cpus[:].numPhysFloatRegs=53 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpprxgshuv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpprxgshuv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpprxgshuv/gem5/stats.txt --config /tmp/tmpprxgshuv/gem5/config.json --output /tmp/tmpprxgshuv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpprxgshuv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpprxgshuv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpreh0omtg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpreh0omtg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpreh0omtg/gem5/stats.txt --config /tmp/tmpreh0omtg/gem5/config.json --output /tmp/tmpreh0omtg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpreh0omtg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpreh0omtg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9nwwzphp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9nwwzphp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9nwwzphp/gem5/stats.txt --config /tmp/tmp9nwwzphp/gem5/config.json --output /tmp/tmp9nwwzphp/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9nwwzphp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9nwwzphp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxhw_gija/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxhw_gija/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxhw_gija/gem5/stats.txt --config /tmp/tmpxhw_gija/gem5/config.json --output /tmp/tmpxhw_gija/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxhw_gija/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxhw_gija/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptti0twmu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptti0twmu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptti0twmu/gem5/stats.txt --config /tmp/tmptti0twmu/gem5/config.json --output /tmp/tmptti0twmu/mcpat-in.xml
/usr/bin/time --output /tmp/tmptti0twmu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptti0twmu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp75ys3xk0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp75ys3xk0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp75ys3xk0/gem5/stats.txt --config /tmp/tmp75ys3xk0/gem5/config.json --output /tmp/tmp75ys3xk0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp75ys3xk0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp75ys3xk0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvy8f_4dq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvy8f_4dq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=52 -P system.switch_cpus[:].numPhysVecRegs=232 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpqgka0289/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqgka0289/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqgka0289/gem5/stats.txt --config /tmp/tmpqgka0289/gem5/config.json --output /tmp/tmpqgka0289/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqgka0289/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqgka0289/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8u5fdd0j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8u5fdd0j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8u5fdd0j/gem5/stats.txt --config /tmp/tmp8u5fdd0j/gem5/config.json --output /tmp/tmp8u5fdd0j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8u5fdd0j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8u5fdd0j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvvpeucee/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvvpeucee/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvvpeucee/gem5/stats.txt --config /tmp/tmpvvpeucee/gem5/config.json --output /tmp/tmpvvpeucee/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvvpeucee/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvvpeucee/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjy1xpb_d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjy1xpb_d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjy1xpb_d/gem5/stats.txt --config /tmp/tmpjy1xpb_d/gem5/config.json --output /tmp/tmpjy1xpb_d/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjy1xpb_d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjy1xpb_d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcgsn9m34/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcgsn9m34/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcgsn9m34/gem5/stats.txt --config /tmp/tmpcgsn9m34/gem5/config.json --output /tmp/tmpcgsn9m34/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcgsn9m34/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcgsn9m34/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj2qegg_n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj2qegg_n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj2qegg_n/gem5/stats.txt --config /tmp/tmpj2qegg_n/gem5/config.json --output /tmp/tmpj2qegg_n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj2qegg_n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj2qegg_n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoo4a9z8s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoo4a9z8s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=81 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=227 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmplnybomlm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplnybomlm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplnybomlm/gem5/stats.txt --config /tmp/tmplnybomlm/gem5/config.json --output /tmp/tmplnybomlm/mcpat-in.xml
/usr/bin/time --output /tmp/tmplnybomlm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplnybomlm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoxxptiv7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoxxptiv7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoxxptiv7/gem5/stats.txt --config /tmp/tmpoxxptiv7/gem5/config.json --output /tmp/tmpoxxptiv7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoxxptiv7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoxxptiv7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvi1stjo6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvi1stjo6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvi1stjo6/gem5/stats.txt --config /tmp/tmpvi1stjo6/gem5/config.json --output /tmp/tmpvi1stjo6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvi1stjo6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvi1stjo6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphnqqq_3s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphnqqq_3s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphnqqq_3s/gem5/stats.txt --config /tmp/tmphnqqq_3s/gem5/config.json --output /tmp/tmphnqqq_3s/mcpat-in.xml
/usr/bin/time --output /tmp/tmphnqqq_3s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphnqqq_3s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt2qy_xto/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt2qy_xto/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt2qy_xto/gem5/stats.txt --config /tmp/tmpt2qy_xto/gem5/config.json --output /tmp/tmpt2qy_xto/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt2qy_xto/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt2qy_xto/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5fp9ggkq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5fp9ggkq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5fp9ggkq/gem5/stats.txt --config /tmp/tmp5fp9ggkq/gem5/config.json --output /tmp/tmp5fp9ggkq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5fp9ggkq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5fp9ggkq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3up0gvci/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3up0gvci/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=84 -P system.switch_cpus[:].numPhysVecRegs=244 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 3
defaultdict(<class 'list'>, {'rob_size': [64, 64, 16, 32, 16, 16, 256, 16, 16, 16], 'lq_size': [16, 16, 64, 64, 16, 4, 16, 64, 64, 4], 'sq_size': [16, 4, 16, 16, 16, 64, 4, 256, 64, 16], 'p_width': [4, 12, 4, 9, 10, 10, 5, 10, 12, 11], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [111, 108, 134, 53, 75, 54, 160, 54, 49, 49], 'float_regs': [94, 93, 93, 89, 75, 55, 238, 55, 70, 141], 'vec_regs': [73, 59, 50, 52, 76, 50, 243, 50, 76, 58]})
/usr/bin/time --output /tmp/tmpb8wscnlv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb8wscnlv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb8wscnlv/gem5/stats.txt --config /tmp/tmpb8wscnlv/gem5/config.json --output /tmp/tmpb8wscnlv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb8wscnlv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb8wscnlv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_qg3xdz4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_qg3xdz4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_qg3xdz4/gem5/stats.txt --config /tmp/tmp_qg3xdz4/gem5/config.json --output /tmp/tmp_qg3xdz4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_qg3xdz4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_qg3xdz4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb7l2jyq1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb7l2jyq1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb7l2jyq1/gem5/stats.txt --config /tmp/tmpb7l2jyq1/gem5/config.json --output /tmp/tmpb7l2jyq1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb7l2jyq1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb7l2jyq1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwrvwiyxp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwrvwiyxp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwrvwiyxp/gem5/stats.txt --config /tmp/tmpwrvwiyxp/gem5/config.json --output /tmp/tmpwrvwiyxp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwrvwiyxp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwrvwiyxp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8wmv14rv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8wmv14rv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8wmv14rv/gem5/stats.txt --config /tmp/tmp8wmv14rv/gem5/config.json --output /tmp/tmp8wmv14rv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8wmv14rv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8wmv14rv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp32m2i9ho/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp32m2i9ho/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp32m2i9ho/gem5/stats.txt --config /tmp/tmp32m2i9ho/gem5/config.json --output /tmp/tmp32m2i9ho/mcpat-in.xml
/usr/bin/time --output /tmp/tmp32m2i9ho/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp32m2i9ho/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq7l_159d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq7l_159d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=160 -P system.switch_cpus[:].numPhysFloatRegs=238 -P system.switch_cpus[:].numPhysVecRegs=243 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpcc7hg3rn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcc7hg3rn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcc7hg3rn/gem5/stats.txt --config /tmp/tmpcc7hg3rn/gem5/config.json --output /tmp/tmpcc7hg3rn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcc7hg3rn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcc7hg3rn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6wq4l2ok/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6wq4l2ok/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6wq4l2ok/gem5/stats.txt --config /tmp/tmp6wq4l2ok/gem5/config.json --output /tmp/tmp6wq4l2ok/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6wq4l2ok/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6wq4l2ok/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbzu61zhf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbzu61zhf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbzu61zhf/gem5/stats.txt --config /tmp/tmpbzu61zhf/gem5/config.json --output /tmp/tmpbzu61zhf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbzu61zhf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbzu61zhf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_u1fkonq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_u1fkonq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_u1fkonq/gem5/stats.txt --config /tmp/tmp_u1fkonq/gem5/config.json --output /tmp/tmp_u1fkonq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_u1fkonq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_u1fkonq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdjquam5h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdjquam5h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdjquam5h/gem5/stats.txt --config /tmp/tmpdjquam5h/gem5/config.json --output /tmp/tmpdjquam5h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdjquam5h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdjquam5h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe5xiu0qo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe5xiu0qo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe5xiu0qo/gem5/stats.txt --config /tmp/tmpe5xiu0qo/gem5/config.json --output /tmp/tmpe5xiu0qo/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe5xiu0qo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe5xiu0qo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1ffebeb3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1ffebeb3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=108 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=59 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpni003sdl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpni003sdl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpni003sdl/gem5/stats.txt --config /tmp/tmpni003sdl/gem5/config.json --output /tmp/tmpni003sdl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpni003sdl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpni003sdl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2rnhcc7f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2rnhcc7f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2rnhcc7f/gem5/stats.txt --config /tmp/tmp2rnhcc7f/gem5/config.json --output /tmp/tmp2rnhcc7f/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2rnhcc7f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2rnhcc7f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoyw_ia0t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoyw_ia0t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoyw_ia0t/gem5/stats.txt --config /tmp/tmpoyw_ia0t/gem5/config.json --output /tmp/tmpoyw_ia0t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoyw_ia0t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoyw_ia0t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2afb7kh7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2afb7kh7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2afb7kh7/gem5/stats.txt --config /tmp/tmp2afb7kh7/gem5/config.json --output /tmp/tmp2afb7kh7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2afb7kh7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2afb7kh7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr2rsygx4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr2rsygx4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr2rsygx4/gem5/stats.txt --config /tmp/tmpr2rsygx4/gem5/config.json --output /tmp/tmpr2rsygx4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr2rsygx4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr2rsygx4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb7eatnl_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb7eatnl_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb7eatnl_/gem5/stats.txt --config /tmp/tmpb7eatnl_/gem5/config.json --output /tmp/tmpb7eatnl_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb7eatnl_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb7eatnl_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7gu_in5h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7gu_in5h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=94 -P system.switch_cpus[:].numPhysVecRegs=73 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbo84so5_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbo84so5_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbo84so5_/gem5/stats.txt --config /tmp/tmpbo84so5_/gem5/config.json --output /tmp/tmpbo84so5_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbo84so5_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbo84so5_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4_41g739/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4_41g739/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4_41g739/gem5/stats.txt --config /tmp/tmp4_41g739/gem5/config.json --output /tmp/tmp4_41g739/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4_41g739/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4_41g739/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaxtakif7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaxtakif7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaxtakif7/gem5/stats.txt --config /tmp/tmpaxtakif7/gem5/config.json --output /tmp/tmpaxtakif7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaxtakif7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaxtakif7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplq13a7ae/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplq13a7ae/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplq13a7ae/gem5/stats.txt --config /tmp/tmplq13a7ae/gem5/config.json --output /tmp/tmplq13a7ae/mcpat-in.xml
/usr/bin/time --output /tmp/tmplq13a7ae/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplq13a7ae/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8uv10wqj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8uv10wqj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8uv10wqj/gem5/stats.txt --config /tmp/tmp8uv10wqj/gem5/config.json --output /tmp/tmp8uv10wqj/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8uv10wqj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8uv10wqj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxnsmx228/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxnsmx228/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxnsmx228/gem5/stats.txt --config /tmp/tmpxnsmx228/gem5/config.json --output /tmp/tmpxnsmx228/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxnsmx228/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxnsmx228/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc9gr7buf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc9gr7buf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmprqr7j77i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprqr7j77i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprqr7j77i/gem5/stats.txt --config /tmp/tmprqr7j77i/gem5/config.json --output /tmp/tmprqr7j77i/mcpat-in.xml
/usr/bin/time --output /tmp/tmprqr7j77i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprqr7j77i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpur2v4vzk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpur2v4vzk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpur2v4vzk/gem5/stats.txt --config /tmp/tmpur2v4vzk/gem5/config.json --output /tmp/tmpur2v4vzk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpur2v4vzk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpur2v4vzk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppc0ys06j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppc0ys06j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppc0ys06j/gem5/stats.txt --config /tmp/tmppc0ys06j/gem5/config.json --output /tmp/tmppc0ys06j/mcpat-in.xml
/usr/bin/time --output /tmp/tmppc0ys06j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppc0ys06j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2rsgf21f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2rsgf21f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2rsgf21f/gem5/stats.txt --config /tmp/tmp2rsgf21f/gem5/config.json --output /tmp/tmp2rsgf21f/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2rsgf21f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2rsgf21f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo8vbjokm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo8vbjokm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo8vbjokm/gem5/stats.txt --config /tmp/tmpo8vbjokm/gem5/config.json --output /tmp/tmpo8vbjokm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo8vbjokm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo8vbjokm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpefxgmngl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpefxgmngl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpefxgmngl/gem5/stats.txt --config /tmp/tmpefxgmngl/gem5/config.json --output /tmp/tmpefxgmngl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpefxgmngl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpefxgmngl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjjlyfqb6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjjlyfqb6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=53 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp8v1e0rne/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8v1e0rne/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8v1e0rne/gem5/stats.txt --config /tmp/tmp8v1e0rne/gem5/config.json --output /tmp/tmp8v1e0rne/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8v1e0rne/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8v1e0rne/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcr_gcal5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcr_gcal5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcr_gcal5/gem5/stats.txt --config /tmp/tmpcr_gcal5/gem5/config.json --output /tmp/tmpcr_gcal5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcr_gcal5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcr_gcal5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr5_sainu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr5_sainu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr5_sainu/gem5/stats.txt --config /tmp/tmpr5_sainu/gem5/config.json --output /tmp/tmpr5_sainu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr5_sainu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr5_sainu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7ptn2con/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7ptn2con/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7ptn2con/gem5/stats.txt --config /tmp/tmp7ptn2con/gem5/config.json --output /tmp/tmp7ptn2con/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7ptn2con/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7ptn2con/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppcw3q27w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppcw3q27w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppcw3q27w/gem5/stats.txt --config /tmp/tmppcw3q27w/gem5/config.json --output /tmp/tmppcw3q27w/mcpat-in.xml
/usr/bin/time --output /tmp/tmppcw3q27w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppcw3q27w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq5zxrp4f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq5zxrp4f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq5zxrp4f/gem5/stats.txt --config /tmp/tmpq5zxrp4f/gem5/config.json --output /tmp/tmpq5zxrp4f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq5zxrp4f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq5zxrp4f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpejn2086a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpejn2086a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=54 -P system.switch_cpus[:].numPhysFloatRegs=55 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp7nf8f9mc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7nf8f9mc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7nf8f9mc/gem5/stats.txt --config /tmp/tmp7nf8f9mc/gem5/config.json --output /tmp/tmp7nf8f9mc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7nf8f9mc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7nf8f9mc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbu0ku4kf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbu0ku4kf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbu0ku4kf/gem5/stats.txt --config /tmp/tmpbu0ku4kf/gem5/config.json --output /tmp/tmpbu0ku4kf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbu0ku4kf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbu0ku4kf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqsc128i6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqsc128i6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqsc128i6/gem5/stats.txt --config /tmp/tmpqsc128i6/gem5/config.json --output /tmp/tmpqsc128i6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqsc128i6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqsc128i6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmpx0bfcq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmpx0bfcq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmpx0bfcq/gem5/stats.txt --config /tmp/tmpmpx0bfcq/gem5/config.json --output /tmp/tmpmpx0bfcq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmpx0bfcq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmpx0bfcq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgnf9yh89/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgnf9yh89/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgnf9yh89/gem5/stats.txt --config /tmp/tmpgnf9yh89/gem5/config.json --output /tmp/tmpgnf9yh89/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgnf9yh89/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgnf9yh89/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn4b_4pjq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn4b_4pjq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn4b_4pjq/gem5/stats.txt --config /tmp/tmpn4b_4pjq/gem5/config.json --output /tmp/tmpn4b_4pjq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn4b_4pjq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn4b_4pjq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9sznzil3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9sznzil3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=134 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpej1kl1c_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpej1kl1c_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpej1kl1c_/gem5/stats.txt --config /tmp/tmpej1kl1c_/gem5/config.json --output /tmp/tmpej1kl1c_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpej1kl1c_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpej1kl1c_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjzjjddtk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjzjjddtk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjzjjddtk/gem5/stats.txt --config /tmp/tmpjzjjddtk/gem5/config.json --output /tmp/tmpjzjjddtk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjzjjddtk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjzjjddtk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr_ztxjwd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr_ztxjwd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr_ztxjwd/gem5/stats.txt --config /tmp/tmpr_ztxjwd/gem5/config.json --output /tmp/tmpr_ztxjwd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr_ztxjwd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr_ztxjwd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2jfq4nhi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2jfq4nhi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2jfq4nhi/gem5/stats.txt --config /tmp/tmp2jfq4nhi/gem5/config.json --output /tmp/tmp2jfq4nhi/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2jfq4nhi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2jfq4nhi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgb5w97v9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgb5w97v9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgb5w97v9/gem5/stats.txt --config /tmp/tmpgb5w97v9/gem5/config.json --output /tmp/tmpgb5w97v9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgb5w97v9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgb5w97v9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv6qgw38z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv6qgw38z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv6qgw38z/gem5/stats.txt --config /tmp/tmpv6qgw38z/gem5/config.json --output /tmp/tmpv6qgw38z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv6qgw38z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv6qgw38z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpahfaw6uv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpahfaw6uv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=141 -P system.switch_cpus[:].numPhysVecRegs=58 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpql9571n7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpql9571n7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpql9571n7/gem5/stats.txt --config /tmp/tmpql9571n7/gem5/config.json --output /tmp/tmpql9571n7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpql9571n7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpql9571n7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz5bj1p20/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz5bj1p20/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz5bj1p20/gem5/stats.txt --config /tmp/tmpz5bj1p20/gem5/config.json --output /tmp/tmpz5bj1p20/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz5bj1p20/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz5bj1p20/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7nmg3no2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7nmg3no2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7nmg3no2/gem5/stats.txt --config /tmp/tmp7nmg3no2/gem5/config.json --output /tmp/tmp7nmg3no2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7nmg3no2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7nmg3no2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzrnkbxkz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzrnkbxkz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzrnkbxkz/gem5/stats.txt --config /tmp/tmpzrnkbxkz/gem5/config.json --output /tmp/tmpzrnkbxkz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzrnkbxkz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzrnkbxkz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpik63y58b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpik63y58b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpik63y58b/gem5/stats.txt --config /tmp/tmpik63y58b/gem5/config.json --output /tmp/tmpik63y58b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpik63y58b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpik63y58b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwdfhbjxf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwdfhbjxf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwdfhbjxf/gem5/stats.txt --config /tmp/tmpwdfhbjxf/gem5/config.json --output /tmp/tmpwdfhbjxf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwdfhbjxf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwdfhbjxf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwdvw0ylt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwdvw0ylt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=75 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmparrmhind/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmparrmhind/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmparrmhind/gem5/stats.txt --config /tmp/tmparrmhind/gem5/config.json --output /tmp/tmparrmhind/mcpat-in.xml
/usr/bin/time --output /tmp/tmparrmhind/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmparrmhind/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz5a42k8z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz5a42k8z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz5a42k8z/gem5/stats.txt --config /tmp/tmpz5a42k8z/gem5/config.json --output /tmp/tmpz5a42k8z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz5a42k8z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz5a42k8z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplygwx5gc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplygwx5gc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplygwx5gc/gem5/stats.txt --config /tmp/tmplygwx5gc/gem5/config.json --output /tmp/tmplygwx5gc/mcpat-in.xml
/usr/bin/time --output /tmp/tmplygwx5gc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplygwx5gc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppzug5he4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppzug5he4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppzug5he4/gem5/stats.txt --config /tmp/tmppzug5he4/gem5/config.json --output /tmp/tmppzug5he4/mcpat-in.xml
/usr/bin/time --output /tmp/tmppzug5he4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppzug5he4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfcfx0bxc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfcfx0bxc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfcfx0bxc/gem5/stats.txt --config /tmp/tmpfcfx0bxc/gem5/config.json --output /tmp/tmpfcfx0bxc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfcfx0bxc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfcfx0bxc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd6pgtxcv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd6pgtxcv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd6pgtxcv/gem5/stats.txt --config /tmp/tmpd6pgtxcv/gem5/config.json --output /tmp/tmpd6pgtxcv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd6pgtxcv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd6pgtxcv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb4lmm4cg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb4lmm4cg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=49 -P system.switch_cpus[:].numPhysFloatRegs=70 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 4
defaultdict(<class 'list'>, {'rob_size': [64, 64, 128, 64, 64, 64, 128, 128, 128, 32], 'lq_size': [16, 16, 16, 16, 16, 128, 128, 64, 128, 4], 'sq_size': [4, 4, 4, 4, 4, 4, 4, 4, 4, 128], 'p_width': [4, 4, 4, 8, 4, 6, 6, 5, 10, 5], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [80, 78, 77, 76, 75, 80, 73, 59, 71, 91], 'float_regs': [108, 103, 110, 105, 100, 115, 130, 125, 114, 174], 'vec_regs': [207, 188, 216, 76, 216, 74, 68, 69, 57, 185]})
/usr/bin/time --output /tmp/tmppkx78rj8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppkx78rj8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppkx78rj8/gem5/stats.txt --config /tmp/tmppkx78rj8/gem5/config.json --output /tmp/tmppkx78rj8/mcpat-in.xml
/usr/bin/time --output /tmp/tmppkx78rj8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppkx78rj8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf7fqd36e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf7fqd36e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf7fqd36e/gem5/stats.txt --config /tmp/tmpf7fqd36e/gem5/config.json --output /tmp/tmpf7fqd36e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf7fqd36e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf7fqd36e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_k3cayu8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_k3cayu8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_k3cayu8/gem5/stats.txt --config /tmp/tmp_k3cayu8/gem5/config.json --output /tmp/tmp_k3cayu8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_k3cayu8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_k3cayu8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsli8mrbv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsli8mrbv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsli8mrbv/gem5/stats.txt --config /tmp/tmpsli8mrbv/gem5/config.json --output /tmp/tmpsli8mrbv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsli8mrbv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsli8mrbv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptp6an37u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptp6an37u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptp6an37u/gem5/stats.txt --config /tmp/tmptp6an37u/gem5/config.json --output /tmp/tmptp6an37u/mcpat-in.xml
/usr/bin/time --output /tmp/tmptp6an37u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptp6an37u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg_9rt__8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg_9rt__8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg_9rt__8/gem5/stats.txt --config /tmp/tmpg_9rt__8/gem5/config.json --output /tmp/tmpg_9rt__8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg_9rt__8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg_9rt__8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgjw2n1gg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgjw2n1gg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=76 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=76 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpddc48spi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpddc48spi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpddc48spi/gem5/stats.txt --config /tmp/tmpddc48spi/gem5/config.json --output /tmp/tmpddc48spi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpddc48spi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpddc48spi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9oe9ryin/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9oe9ryin/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9oe9ryin/gem5/stats.txt --config /tmp/tmp9oe9ryin/gem5/config.json --output /tmp/tmp9oe9ryin/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9oe9ryin/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9oe9ryin/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4g_4wjcc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4g_4wjcc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4g_4wjcc/gem5/stats.txt --config /tmp/tmp4g_4wjcc/gem5/config.json --output /tmp/tmp4g_4wjcc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4g_4wjcc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4g_4wjcc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi7_hsjpv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi7_hsjpv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi7_hsjpv/gem5/stats.txt --config /tmp/tmpi7_hsjpv/gem5/config.json --output /tmp/tmpi7_hsjpv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi7_hsjpv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi7_hsjpv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd0vubab0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd0vubab0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd0vubab0/gem5/stats.txt --config /tmp/tmpd0vubab0/gem5/config.json --output /tmp/tmpd0vubab0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd0vubab0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd0vubab0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5erepon3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5erepon3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5erepon3/gem5/stats.txt --config /tmp/tmp5erepon3/gem5/config.json --output /tmp/tmp5erepon3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5erepon3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5erepon3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpol8u2j0g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpol8u2j0g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=77 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmphtfhyu43/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphtfhyu43/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphtfhyu43/gem5/stats.txt --config /tmp/tmphtfhyu43/gem5/config.json --output /tmp/tmphtfhyu43/mcpat-in.xml
/usr/bin/time --output /tmp/tmphtfhyu43/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphtfhyu43/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiwwk05_u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiwwk05_u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiwwk05_u/gem5/stats.txt --config /tmp/tmpiwwk05_u/gem5/config.json --output /tmp/tmpiwwk05_u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiwwk05_u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiwwk05_u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpljflhmrv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpljflhmrv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpljflhmrv/gem5/stats.txt --config /tmp/tmpljflhmrv/gem5/config.json --output /tmp/tmpljflhmrv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpljflhmrv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpljflhmrv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnm0z78_j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnm0z78_j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnm0z78_j/gem5/stats.txt --config /tmp/tmpnm0z78_j/gem5/config.json --output /tmp/tmpnm0z78_j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnm0z78_j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnm0z78_j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpesv3dez_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpesv3dez_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpesv3dez_/gem5/stats.txt --config /tmp/tmpesv3dez_/gem5/config.json --output /tmp/tmpesv3dez_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpesv3dez_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpesv3dez_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppamuah2m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppamuah2m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppamuah2m/gem5/stats.txt --config /tmp/tmppamuah2m/gem5/config.json --output /tmp/tmppamuah2m/mcpat-in.xml
/usr/bin/time --output /tmp/tmppamuah2m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppamuah2m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdd9ez212/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdd9ez212/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=74 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpvrslezsp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvrslezsp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvrslezsp/gem5/stats.txt --config /tmp/tmpvrslezsp/gem5/config.json --output /tmp/tmpvrslezsp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvrslezsp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvrslezsp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvu7jwgfq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvu7jwgfq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvu7jwgfq/gem5/stats.txt --config /tmp/tmpvu7jwgfq/gem5/config.json --output /tmp/tmpvu7jwgfq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvu7jwgfq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvu7jwgfq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd7zm1aj9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd7zm1aj9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd7zm1aj9/gem5/stats.txt --config /tmp/tmpd7zm1aj9/gem5/config.json --output /tmp/tmpd7zm1aj9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd7zm1aj9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd7zm1aj9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp08qctysz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp08qctysz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp08qctysz/gem5/stats.txt --config /tmp/tmp08qctysz/gem5/config.json --output /tmp/tmp08qctysz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp08qctysz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp08qctysz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfscwbjl2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfscwbjl2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfscwbjl2/gem5/stats.txt --config /tmp/tmpfscwbjl2/gem5/config.json --output /tmp/tmpfscwbjl2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfscwbjl2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfscwbjl2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpemhd1x63/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpemhd1x63/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpemhd1x63/gem5/stats.txt --config /tmp/tmpemhd1x63/gem5/config.json --output /tmp/tmpemhd1x63/mcpat-in.xml
/usr/bin/time --output /tmp/tmpemhd1x63/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpemhd1x63/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo8v3atj4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo8v3atj4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=78 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=188 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5xnrmxrh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5xnrmxrh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5xnrmxrh/gem5/stats.txt --config /tmp/tmp5xnrmxrh/gem5/config.json --output /tmp/tmp5xnrmxrh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5xnrmxrh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5xnrmxrh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqkgi38an/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqkgi38an/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqkgi38an/gem5/stats.txt --config /tmp/tmpqkgi38an/gem5/config.json --output /tmp/tmpqkgi38an/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqkgi38an/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqkgi38an/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpybo92w3p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpybo92w3p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpybo92w3p/gem5/stats.txt --config /tmp/tmpybo92w3p/gem5/config.json --output /tmp/tmpybo92w3p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpybo92w3p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpybo92w3p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph0lsntyb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph0lsntyb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph0lsntyb/gem5/stats.txt --config /tmp/tmph0lsntyb/gem5/config.json --output /tmp/tmph0lsntyb/mcpat-in.xml
/usr/bin/time --output /tmp/tmph0lsntyb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph0lsntyb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg6zimxk7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg6zimxk7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg6zimxk7/gem5/stats.txt --config /tmp/tmpg6zimxk7/gem5/config.json --output /tmp/tmpg6zimxk7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg6zimxk7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg6zimxk7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8tsc82xl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8tsc82xl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8tsc82xl/gem5/stats.txt --config /tmp/tmp8tsc82xl/gem5/config.json --output /tmp/tmp8tsc82xl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8tsc82xl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8tsc82xl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpza06sx9l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpza06sx9l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=80 -P system.switch_cpus[:].numPhysFloatRegs=108 -P system.switch_cpus[:].numPhysVecRegs=207 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpl389ctbv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl389ctbv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl389ctbv/gem5/stats.txt --config /tmp/tmpl389ctbv/gem5/config.json --output /tmp/tmpl389ctbv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl389ctbv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl389ctbv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcuktlgch/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcuktlgch/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcuktlgch/gem5/stats.txt --config /tmp/tmpcuktlgch/gem5/config.json --output /tmp/tmpcuktlgch/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcuktlgch/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcuktlgch/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgbeby4lt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgbeby4lt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgbeby4lt/gem5/stats.txt --config /tmp/tmpgbeby4lt/gem5/config.json --output /tmp/tmpgbeby4lt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgbeby4lt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgbeby4lt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_z_xidoa/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_z_xidoa/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_z_xidoa/gem5/stats.txt --config /tmp/tmp_z_xidoa/gem5/config.json --output /tmp/tmp_z_xidoa/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_z_xidoa/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_z_xidoa/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpybdf1a9l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpybdf1a9l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpybdf1a9l/gem5/stats.txt --config /tmp/tmpybdf1a9l/gem5/config.json --output /tmp/tmpybdf1a9l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpybdf1a9l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpybdf1a9l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe_o4k15o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe_o4k15o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe_o4k15o/gem5/stats.txt --config /tmp/tmpe_o4k15o/gem5/config.json --output /tmp/tmpe_o4k15o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe_o4k15o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe_o4k15o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpup4oyo1b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpup4oyo1b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=91 -P system.switch_cpus[:].numPhysFloatRegs=174 -P system.switch_cpus[:].numPhysVecRegs=185 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpxdmsn3_1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxdmsn3_1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxdmsn3_1/gem5/stats.txt --config /tmp/tmpxdmsn3_1/gem5/config.json --output /tmp/tmpxdmsn3_1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxdmsn3_1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxdmsn3_1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyibrufzf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyibrufzf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyibrufzf/gem5/stats.txt --config /tmp/tmpyibrufzf/gem5/config.json --output /tmp/tmpyibrufzf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyibrufzf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyibrufzf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuwy16zcs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuwy16zcs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuwy16zcs/gem5/stats.txt --config /tmp/tmpuwy16zcs/gem5/config.json --output /tmp/tmpuwy16zcs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuwy16zcs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuwy16zcs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw2j52alk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw2j52alk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw2j52alk/gem5/stats.txt --config /tmp/tmpw2j52alk/gem5/config.json --output /tmp/tmpw2j52alk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw2j52alk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw2j52alk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0deid17j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0deid17j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0deid17j/gem5/stats.txt --config /tmp/tmp0deid17j/gem5/config.json --output /tmp/tmp0deid17j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0deid17j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0deid17j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr_sg9019/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr_sg9019/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr_sg9019/gem5/stats.txt --config /tmp/tmpr_sg9019/gem5/config.json --output /tmp/tmpr_sg9019/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr_sg9019/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr_sg9019/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0atmjcdf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0atmjcdf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=59 -P system.switch_cpus[:].numPhysFloatRegs=125 -P system.switch_cpus[:].numPhysVecRegs=69 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp1pkjpj5g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1pkjpj5g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1pkjpj5g/gem5/stats.txt --config /tmp/tmp1pkjpj5g/gem5/config.json --output /tmp/tmp1pkjpj5g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1pkjpj5g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1pkjpj5g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp46qu2505/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp46qu2505/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp46qu2505/gem5/stats.txt --config /tmp/tmp46qu2505/gem5/config.json --output /tmp/tmp46qu2505/mcpat-in.xml
/usr/bin/time --output /tmp/tmp46qu2505/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp46qu2505/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp98qazq4d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp98qazq4d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp98qazq4d/gem5/stats.txt --config /tmp/tmp98qazq4d/gem5/config.json --output /tmp/tmp98qazq4d/mcpat-in.xml
/usr/bin/time --output /tmp/tmp98qazq4d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp98qazq4d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzpryvwk3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzpryvwk3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzpryvwk3/gem5/stats.txt --config /tmp/tmpzpryvwk3/gem5/config.json --output /tmp/tmpzpryvwk3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzpryvwk3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzpryvwk3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpied2pz95/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpied2pz95/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpied2pz95/gem5/stats.txt --config /tmp/tmpied2pz95/gem5/config.json --output /tmp/tmpied2pz95/mcpat-in.xml
/usr/bin/time --output /tmp/tmpied2pz95/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpied2pz95/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf3p5j_k_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf3p5j_k_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf3p5j_k_/gem5/stats.txt --config /tmp/tmpf3p5j_k_/gem5/config.json --output /tmp/tmpf3p5j_k_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf3p5j_k_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf3p5j_k_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp63msvpy5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp63msvpy5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=75 -P system.switch_cpus[:].numPhysFloatRegs=100 -P system.switch_cpus[:].numPhysVecRegs=216 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpql2ppsgj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpql2ppsgj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpql2ppsgj/gem5/stats.txt --config /tmp/tmpql2ppsgj/gem5/config.json --output /tmp/tmpql2ppsgj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpql2ppsgj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpql2ppsgj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgt1vtfqu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgt1vtfqu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgt1vtfqu/gem5/stats.txt --config /tmp/tmpgt1vtfqu/gem5/config.json --output /tmp/tmpgt1vtfqu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgt1vtfqu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgt1vtfqu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5sf2c_na/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5sf2c_na/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5sf2c_na/gem5/stats.txt --config /tmp/tmp5sf2c_na/gem5/config.json --output /tmp/tmp5sf2c_na/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5sf2c_na/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5sf2c_na/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpip6p8ikr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpip6p8ikr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpip6p8ikr/gem5/stats.txt --config /tmp/tmpip6p8ikr/gem5/config.json --output /tmp/tmpip6p8ikr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpip6p8ikr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpip6p8ikr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbe54ecyi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbe54ecyi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbe54ecyi/gem5/stats.txt --config /tmp/tmpbe54ecyi/gem5/config.json --output /tmp/tmpbe54ecyi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbe54ecyi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbe54ecyi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvjpm98sb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvjpm98sb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvjpm98sb/gem5/stats.txt --config /tmp/tmpvjpm98sb/gem5/config.json --output /tmp/tmpvjpm98sb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvjpm98sb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvjpm98sb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp2512yaj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp2512yaj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=73 -P system.switch_cpus[:].numPhysFloatRegs=130 -P system.switch_cpus[:].numPhysVecRegs=68 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmph3ivn39u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph3ivn39u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph3ivn39u/gem5/stats.txt --config /tmp/tmph3ivn39u/gem5/config.json --output /tmp/tmph3ivn39u/mcpat-in.xml
/usr/bin/time --output /tmp/tmph3ivn39u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph3ivn39u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoj4dafz4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoj4dafz4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoj4dafz4/gem5/stats.txt --config /tmp/tmpoj4dafz4/gem5/config.json --output /tmp/tmpoj4dafz4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoj4dafz4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoj4dafz4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpneq2xeqd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpneq2xeqd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpneq2xeqd/gem5/stats.txt --config /tmp/tmpneq2xeqd/gem5/config.json --output /tmp/tmpneq2xeqd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpneq2xeqd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpneq2xeqd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_v964zb0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_v964zb0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_v964zb0/gem5/stats.txt --config /tmp/tmp_v964zb0/gem5/config.json --output /tmp/tmp_v964zb0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_v964zb0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_v964zb0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7hhwadwk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7hhwadwk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7hhwadwk/gem5/stats.txt --config /tmp/tmp7hhwadwk/gem5/config.json --output /tmp/tmp7hhwadwk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7hhwadwk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7hhwadwk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp32jy8r2w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp32jy8r2w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp32jy8r2w/gem5/stats.txt --config /tmp/tmp32jy8r2w/gem5/config.json --output /tmp/tmp32jy8r2w/mcpat-in.xml
/usr/bin/time --output /tmp/tmp32jy8r2w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp32jy8r2w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphibhr6_l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphibhr6_l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=71 -P system.switch_cpus[:].numPhysFloatRegs=114 -P system.switch_cpus[:].numPhysVecRegs=57 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 5
defaultdict(<class 'list'>, {'rob_size': [256, 512, 256, 512, 32, 512, 512, 16, 16, 128], 'lq_size': [16, 256, 256, 16, 4, 16, 256, 256, 256, 256], 'sq_size': [4, 4, 4, 4, 128, 16, 4, 16, 16, 128], 'p_width': [5, 5, 11, 11, 4, 10, 10, 10, 10, 4], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [186, 253, 60, 58, 137, 144, 157, 111, 112, 118], 'float_regs': [210, 188, 189, 190, 154, 157, 156, 90, 90, 90], 'vec_regs': [52, 53, 53, 51, 182, 238, 98, 77, 77, 51]})
/usr/bin/time --output /tmp/tmpv9w1aytk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv9w1aytk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv9w1aytk/gem5/stats.txt --config /tmp/tmpv9w1aytk/gem5/config.json --output /tmp/tmpv9w1aytk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv9w1aytk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv9w1aytk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxh66ea6d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxh66ea6d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxh66ea6d/gem5/stats.txt --config /tmp/tmpxh66ea6d/gem5/config.json --output /tmp/tmpxh66ea6d/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxh66ea6d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxh66ea6d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyw29mc1b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyw29mc1b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyw29mc1b/gem5/stats.txt --config /tmp/tmpyw29mc1b/gem5/config.json --output /tmp/tmpyw29mc1b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyw29mc1b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyw29mc1b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5iecbqnk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5iecbqnk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5iecbqnk/gem5/stats.txt --config /tmp/tmp5iecbqnk/gem5/config.json --output /tmp/tmp5iecbqnk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5iecbqnk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5iecbqnk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu99btdd_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu99btdd_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpu99btdd_/gem5/stats.txt --config /tmp/tmpu99btdd_/gem5/config.json --output /tmp/tmpu99btdd_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpu99btdd_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpu99btdd_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_tdousu0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_tdousu0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_tdousu0/gem5/stats.txt --config /tmp/tmp_tdousu0/gem5/config.json --output /tmp/tmp_tdousu0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_tdousu0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_tdousu0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp921fdaec/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp921fdaec/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=144 -P system.switch_cpus[:].numPhysFloatRegs=157 -P system.switch_cpus[:].numPhysVecRegs=238 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3g120i62/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3g120i62/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3g120i62/gem5/stats.txt --config /tmp/tmp3g120i62/gem5/config.json --output /tmp/tmp3g120i62/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3g120i62/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3g120i62/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcpmoo_n1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcpmoo_n1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcpmoo_n1/gem5/stats.txt --config /tmp/tmpcpmoo_n1/gem5/config.json --output /tmp/tmpcpmoo_n1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcpmoo_n1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcpmoo_n1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt5xcfxrn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt5xcfxrn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt5xcfxrn/gem5/stats.txt --config /tmp/tmpt5xcfxrn/gem5/config.json --output /tmp/tmpt5xcfxrn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt5xcfxrn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt5xcfxrn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7afu1yav/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7afu1yav/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7afu1yav/gem5/stats.txt --config /tmp/tmp7afu1yav/gem5/config.json --output /tmp/tmp7afu1yav/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7afu1yav/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7afu1yav/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaxe3mnaq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaxe3mnaq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaxe3mnaq/gem5/stats.txt --config /tmp/tmpaxe3mnaq/gem5/config.json --output /tmp/tmpaxe3mnaq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaxe3mnaq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaxe3mnaq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0u01af7k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0u01af7k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0u01af7k/gem5/stats.txt --config /tmp/tmp0u01af7k/gem5/config.json --output /tmp/tmp0u01af7k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0u01af7k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0u01af7k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnnhj6us_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnnhj6us_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=253 -P system.switch_cpus[:].numPhysFloatRegs=188 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpl2g62zqd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl2g62zqd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl2g62zqd/gem5/stats.txt --config /tmp/tmpl2g62zqd/gem5/config.json --output /tmp/tmpl2g62zqd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl2g62zqd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl2g62zqd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv8yqrna2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv8yqrna2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv8yqrna2/gem5/stats.txt --config /tmp/tmpv8yqrna2/gem5/config.json --output /tmp/tmpv8yqrna2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv8yqrna2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv8yqrna2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjxb5unoa/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjxb5unoa/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjxb5unoa/gem5/stats.txt --config /tmp/tmpjxb5unoa/gem5/config.json --output /tmp/tmpjxb5unoa/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjxb5unoa/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjxb5unoa/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk8frqr33/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk8frqr33/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk8frqr33/gem5/stats.txt --config /tmp/tmpk8frqr33/gem5/config.json --output /tmp/tmpk8frqr33/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk8frqr33/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk8frqr33/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn2b9p0se/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn2b9p0se/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn2b9p0se/gem5/stats.txt --config /tmp/tmpn2b9p0se/gem5/config.json --output /tmp/tmpn2b9p0se/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn2b9p0se/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn2b9p0se/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq8lt41ip/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq8lt41ip/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq8lt41ip/gem5/stats.txt --config /tmp/tmpq8lt41ip/gem5/config.json --output /tmp/tmpq8lt41ip/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq8lt41ip/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq8lt41ip/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnyqcfiev/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnyqcfiev/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=186 -P system.switch_cpus[:].numPhysFloatRegs=210 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpj7q2mop8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj7q2mop8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj7q2mop8/gem5/stats.txt --config /tmp/tmpj7q2mop8/gem5/config.json --output /tmp/tmpj7q2mop8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj7q2mop8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj7q2mop8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqpps_fr9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqpps_fr9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqpps_fr9/gem5/stats.txt --config /tmp/tmpqpps_fr9/gem5/config.json --output /tmp/tmpqpps_fr9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqpps_fr9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqpps_fr9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe2492kg9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe2492kg9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe2492kg9/gem5/stats.txt --config /tmp/tmpe2492kg9/gem5/config.json --output /tmp/tmpe2492kg9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe2492kg9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe2492kg9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmlv5xb3c/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmlv5xb3c/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmlv5xb3c/gem5/stats.txt --config /tmp/tmpmlv5xb3c/gem5/config.json --output /tmp/tmpmlv5xb3c/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmlv5xb3c/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmlv5xb3c/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp414nxs4t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp414nxs4t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp414nxs4t/gem5/stats.txt --config /tmp/tmp414nxs4t/gem5/config.json --output /tmp/tmp414nxs4t/mcpat-in.xml
/usr/bin/time --output /tmp/tmp414nxs4t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp414nxs4t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprdeff50t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprdeff50t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprdeff50t/gem5/stats.txt --config /tmp/tmprdeff50t/gem5/config.json --output /tmp/tmprdeff50t/mcpat-in.xml
/usr/bin/time --output /tmp/tmprdeff50t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprdeff50t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz6uog4yh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz6uog4yh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=157 -P system.switch_cpus[:].numPhysFloatRegs=156 -P system.switch_cpus[:].numPhysVecRegs=98 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpdrgvp1c1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdrgvp1c1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdrgvp1c1/gem5/stats.txt --config /tmp/tmpdrgvp1c1/gem5/config.json --output /tmp/tmpdrgvp1c1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdrgvp1c1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdrgvp1c1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxvxto0zn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxvxto0zn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxvxto0zn/gem5/stats.txt --config /tmp/tmpxvxto0zn/gem5/config.json --output /tmp/tmpxvxto0zn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxvxto0zn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxvxto0zn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp56tk2hzv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp56tk2hzv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp56tk2hzv/gem5/stats.txt --config /tmp/tmp56tk2hzv/gem5/config.json --output /tmp/tmp56tk2hzv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp56tk2hzv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp56tk2hzv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjbs0suxl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjbs0suxl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjbs0suxl/gem5/stats.txt --config /tmp/tmpjbs0suxl/gem5/config.json --output /tmp/tmpjbs0suxl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjbs0suxl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjbs0suxl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyg2hmxne/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyg2hmxne/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyg2hmxne/gem5/stats.txt --config /tmp/tmpyg2hmxne/gem5/config.json --output /tmp/tmpyg2hmxne/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyg2hmxne/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyg2hmxne/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa2_eg5v0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa2_eg5v0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa2_eg5v0/gem5/stats.txt --config /tmp/tmpa2_eg5v0/gem5/config.json --output /tmp/tmpa2_eg5v0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa2_eg5v0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa2_eg5v0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphu3abtk0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphu3abtk0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpze4nc68o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpze4nc68o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpze4nc68o/gem5/stats.txt --config /tmp/tmpze4nc68o/gem5/config.json --output /tmp/tmpze4nc68o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpze4nc68o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpze4nc68o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpivdw_pcv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpivdw_pcv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpivdw_pcv/gem5/stats.txt --config /tmp/tmpivdw_pcv/gem5/config.json --output /tmp/tmpivdw_pcv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpivdw_pcv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpivdw_pcv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyq02d5uv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyq02d5uv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyq02d5uv/gem5/stats.txt --config /tmp/tmpyq02d5uv/gem5/config.json --output /tmp/tmpyq02d5uv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyq02d5uv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyq02d5uv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnzq38xlc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnzq38xlc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnzq38xlc/gem5/stats.txt --config /tmp/tmpnzq38xlc/gem5/config.json --output /tmp/tmpnzq38xlc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnzq38xlc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnzq38xlc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu2chb8oi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu2chb8oi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpu2chb8oi/gem5/stats.txt --config /tmp/tmpu2chb8oi/gem5/config.json --output /tmp/tmpu2chb8oi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpu2chb8oi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpu2chb8oi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc8zt9gto/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc8zt9gto/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc8zt9gto/gem5/stats.txt --config /tmp/tmpc8zt9gto/gem5/config.json --output /tmp/tmpc8zt9gto/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc8zt9gto/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc8zt9gto/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpujf8bhxq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpujf8bhxq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=190 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpt2qr7sr7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt2qr7sr7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt2qr7sr7/gem5/stats.txt --config /tmp/tmpt2qr7sr7/gem5/config.json --output /tmp/tmpt2qr7sr7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt2qr7sr7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt2qr7sr7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp24_r958s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp24_r958s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp24_r958s/gem5/stats.txt --config /tmp/tmp24_r958s/gem5/config.json --output /tmp/tmp24_r958s/mcpat-in.xml
/usr/bin/time --output /tmp/tmp24_r958s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp24_r958s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyfxs7ern/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyfxs7ern/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyfxs7ern/gem5/stats.txt --config /tmp/tmpyfxs7ern/gem5/config.json --output /tmp/tmpyfxs7ern/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyfxs7ern/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyfxs7ern/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp47vcdst4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp47vcdst4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp47vcdst4/gem5/stats.txt --config /tmp/tmp47vcdst4/gem5/config.json --output /tmp/tmp47vcdst4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp47vcdst4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp47vcdst4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcym9ra3s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcym9ra3s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcym9ra3s/gem5/stats.txt --config /tmp/tmpcym9ra3s/gem5/config.json --output /tmp/tmpcym9ra3s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcym9ra3s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcym9ra3s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpol8er1x_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpol8er1x_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpol8er1x_/gem5/stats.txt --config /tmp/tmpol8er1x_/gem5/config.json --output /tmp/tmpol8er1x_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpol8er1x_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpol8er1x_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkvlgb0nl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkvlgb0nl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=137 -P system.switch_cpus[:].numPhysFloatRegs=154 -P system.switch_cpus[:].numPhysVecRegs=182 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpuds7zlb4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuds7zlb4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuds7zlb4/gem5/stats.txt --config /tmp/tmpuds7zlb4/gem5/config.json --output /tmp/tmpuds7zlb4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuds7zlb4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuds7zlb4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc_vhfx1o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc_vhfx1o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc_vhfx1o/gem5/stats.txt --config /tmp/tmpc_vhfx1o/gem5/config.json --output /tmp/tmpc_vhfx1o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc_vhfx1o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc_vhfx1o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwhtky975/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwhtky975/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwhtky975/gem5/stats.txt --config /tmp/tmpwhtky975/gem5/config.json --output /tmp/tmpwhtky975/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwhtky975/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwhtky975/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8pmsint_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8pmsint_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8pmsint_/gem5/stats.txt --config /tmp/tmp8pmsint_/gem5/config.json --output /tmp/tmp8pmsint_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8pmsint_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8pmsint_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphpc193eh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphpc193eh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphpc193eh/gem5/stats.txt --config /tmp/tmphpc193eh/gem5/config.json --output /tmp/tmphpc193eh/mcpat-in.xml
/usr/bin/time --output /tmp/tmphpc193eh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphpc193eh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz45s_f0r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz45s_f0r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz45s_f0r/gem5/stats.txt --config /tmp/tmpz45s_f0r/gem5/config.json --output /tmp/tmpz45s_f0r/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz45s_f0r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz45s_f0r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu4at4pa5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu4at4pa5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=111 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp6f6e5rhn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6f6e5rhn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6f6e5rhn/gem5/stats.txt --config /tmp/tmp6f6e5rhn/gem5/config.json --output /tmp/tmp6f6e5rhn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6f6e5rhn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6f6e5rhn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp98y5fj9a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp98y5fj9a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp98y5fj9a/gem5/stats.txt --config /tmp/tmp98y5fj9a/gem5/config.json --output /tmp/tmp98y5fj9a/mcpat-in.xml
/usr/bin/time --output /tmp/tmp98y5fj9a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp98y5fj9a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5l5v3ut_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5l5v3ut_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5l5v3ut_/gem5/stats.txt --config /tmp/tmp5l5v3ut_/gem5/config.json --output /tmp/tmp5l5v3ut_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5l5v3ut_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5l5v3ut_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoiq670h0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoiq670h0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoiq670h0/gem5/stats.txt --config /tmp/tmpoiq670h0/gem5/config.json --output /tmp/tmpoiq670h0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoiq670h0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoiq670h0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8xy40w7e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8xy40w7e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8xy40w7e/gem5/stats.txt --config /tmp/tmp8xy40w7e/gem5/config.json --output /tmp/tmp8xy40w7e/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8xy40w7e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8xy40w7e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpisg36r5g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpisg36r5g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpisg36r5g/gem5/stats.txt --config /tmp/tmpisg36r5g/gem5/config.json --output /tmp/tmpisg36r5g/mcpat-in.xml
/usr/bin/time --output /tmp/tmpisg36r5g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpisg36r5g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptcaask_9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptcaask_9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=112 -P system.switch_cpus[:].numPhysFloatRegs=90 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpkonqehyw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkonqehyw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkonqehyw/gem5/stats.txt --config /tmp/tmpkonqehyw/gem5/config.json --output /tmp/tmpkonqehyw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkonqehyw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkonqehyw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqthxq503/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqthxq503/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqthxq503/gem5/stats.txt --config /tmp/tmpqthxq503/gem5/config.json --output /tmp/tmpqthxq503/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqthxq503/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqthxq503/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe5du60uz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe5du60uz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe5du60uz/gem5/stats.txt --config /tmp/tmpe5du60uz/gem5/config.json --output /tmp/tmpe5du60uz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe5du60uz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe5du60uz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0u7j5dzs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0u7j5dzs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0u7j5dzs/gem5/stats.txt --config /tmp/tmp0u7j5dzs/gem5/config.json --output /tmp/tmp0u7j5dzs/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0u7j5dzs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0u7j5dzs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp896ff6nc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp896ff6nc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp896ff6nc/gem5/stats.txt --config /tmp/tmp896ff6nc/gem5/config.json --output /tmp/tmp896ff6nc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp896ff6nc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp896ff6nc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsrn62kdl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsrn62kdl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsrn62kdl/gem5/stats.txt --config /tmp/tmpsrn62kdl/gem5/config.json --output /tmp/tmpsrn62kdl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsrn62kdl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsrn62kdl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy7p9ent0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy7p9ent0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=60 -P system.switch_cpus[:].numPhysFloatRegs=189 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 6
defaultdict(<class 'list'>, {'rob_size': [128, 32, 32, 32, 32, 128, 256, 32, 16, 16], 'lq_size': [64, 128, 64, 64, 128, 4, 4, 4, 4, 128], 'sq_size': [256, 256, 256, 256, 256, 128, 256, 128, 128, 128], 'p_width': [8, 7, 5, 5, 5, 10, 10, 10, 12, 10], 'interval': [16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000, 16000000], 'int_regs': [122, 214, 63, 62, 63, 106, 61, 69, 68, 136], 'float_regs': [243, 243, 243, 248, 242, 246, 249, 249, 249, 256], 'vec_regs': [202, 62, 62, 133, 137, 147, 123, 123, 123, 75]})
/usr/bin/time --output /tmp/tmp58uuzm98/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp58uuzm98/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp58uuzm98/gem5/stats.txt --config /tmp/tmp58uuzm98/gem5/config.json --output /tmp/tmp58uuzm98/mcpat-in.xml
/usr/bin/time --output /tmp/tmp58uuzm98/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp58uuzm98/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb2h_3fh2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb2h_3fh2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb2h_3fh2/gem5/stats.txt --config /tmp/tmpb2h_3fh2/gem5/config.json --output /tmp/tmpb2h_3fh2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb2h_3fh2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb2h_3fh2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcmtgrhuu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcmtgrhuu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcmtgrhuu/gem5/stats.txt --config /tmp/tmpcmtgrhuu/gem5/config.json --output /tmp/tmpcmtgrhuu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcmtgrhuu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcmtgrhuu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb91hsdbu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb91hsdbu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb91hsdbu/gem5/stats.txt --config /tmp/tmpb91hsdbu/gem5/config.json --output /tmp/tmpb91hsdbu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb91hsdbu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb91hsdbu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmbgn7acq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmbgn7acq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmbgn7acq/gem5/stats.txt --config /tmp/tmpmbgn7acq/gem5/config.json --output /tmp/tmpmbgn7acq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmbgn7acq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmbgn7acq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc57qo5h_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc57qo5h_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc57qo5h_/gem5/stats.txt --config /tmp/tmpc57qo5h_/gem5/config.json --output /tmp/tmpc57qo5h_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc57qo5h_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc57qo5h_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps77w1dj6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps77w1dj6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=122 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=202 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpwr6kadq8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwr6kadq8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwr6kadq8/gem5/stats.txt --config /tmp/tmpwr6kadq8/gem5/config.json --output /tmp/tmpwr6kadq8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwr6kadq8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwr6kadq8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptespmry0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptespmry0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptespmry0/gem5/stats.txt --config /tmp/tmptespmry0/gem5/config.json --output /tmp/tmptespmry0/mcpat-in.xml
/usr/bin/time --output /tmp/tmptespmry0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptespmry0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpien4illm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpien4illm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpien4illm/gem5/stats.txt --config /tmp/tmpien4illm/gem5/config.json --output /tmp/tmpien4illm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpien4illm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpien4illm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1aik8ry2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1aik8ry2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1aik8ry2/gem5/stats.txt --config /tmp/tmp1aik8ry2/gem5/config.json --output /tmp/tmp1aik8ry2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1aik8ry2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1aik8ry2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp78dmsbq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp78dmsbq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp78dmsbq/gem5/stats.txt --config /tmp/tmpp78dmsbq/gem5/config.json --output /tmp/tmpp78dmsbq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp78dmsbq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp78dmsbq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdyrm01hv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdyrm01hv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdyrm01hv/gem5/stats.txt --config /tmp/tmpdyrm01hv/gem5/config.json --output /tmp/tmpdyrm01hv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdyrm01hv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdyrm01hv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxh7att5l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxh7att5l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=106 -P system.switch_cpus[:].numPhysFloatRegs=246 -P system.switch_cpus[:].numPhysVecRegs=147 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5tijsw7j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5tijsw7j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5tijsw7j/gem5/stats.txt --config /tmp/tmp5tijsw7j/gem5/config.json --output /tmp/tmp5tijsw7j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5tijsw7j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5tijsw7j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3pg2wnc1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3pg2wnc1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3pg2wnc1/gem5/stats.txt --config /tmp/tmp3pg2wnc1/gem5/config.json --output /tmp/tmp3pg2wnc1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3pg2wnc1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3pg2wnc1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy0wodj33/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy0wodj33/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy0wodj33/gem5/stats.txt --config /tmp/tmpy0wodj33/gem5/config.json --output /tmp/tmpy0wodj33/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy0wodj33/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy0wodj33/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcdhatb6v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcdhatb6v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcdhatb6v/gem5/stats.txt --config /tmp/tmpcdhatb6v/gem5/config.json --output /tmp/tmpcdhatb6v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcdhatb6v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcdhatb6v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0gisf16y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0gisf16y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0gisf16y/gem5/stats.txt --config /tmp/tmp0gisf16y/gem5/config.json --output /tmp/tmp0gisf16y/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0gisf16y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0gisf16y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1gfmyd22/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1gfmyd22/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1gfmyd22/gem5/stats.txt --config /tmp/tmp1gfmyd22/gem5/config.json --output /tmp/tmp1gfmyd22/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1gfmyd22/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1gfmyd22/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo50scj7v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo50scj7v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=62 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=133 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp4chyjwqo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4chyjwqo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4chyjwqo/gem5/stats.txt --config /tmp/tmp4chyjwqo/gem5/config.json --output /tmp/tmp4chyjwqo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4chyjwqo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4chyjwqo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgyjuhcum/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgyjuhcum/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgyjuhcum/gem5/stats.txt --config /tmp/tmpgyjuhcum/gem5/config.json --output /tmp/tmpgyjuhcum/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgyjuhcum/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgyjuhcum/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_4_d0u0g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_4_d0u0g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_4_d0u0g/gem5/stats.txt --config /tmp/tmp_4_d0u0g/gem5/config.json --output /tmp/tmp_4_d0u0g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_4_d0u0g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_4_d0u0g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp189dqup_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp189dqup_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp189dqup_/gem5/stats.txt --config /tmp/tmp189dqup_/gem5/config.json --output /tmp/tmp189dqup_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp189dqup_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp189dqup_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2so8um7g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2so8um7g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2so8um7g/gem5/stats.txt --config /tmp/tmp2so8um7g/gem5/config.json --output /tmp/tmp2so8um7g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2so8um7g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2so8um7g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvqii1dv3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvqii1dv3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvqii1dv3/gem5/stats.txt --config /tmp/tmpvqii1dv3/gem5/config.json --output /tmp/tmpvqii1dv3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvqii1dv3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvqii1dv3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr_4rmi6w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr_4rmi6w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpqbx6orah/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqbx6orah/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqbx6orah/gem5/stats.txt --config /tmp/tmpqbx6orah/gem5/config.json --output /tmp/tmpqbx6orah/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqbx6orah/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqbx6orah/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2qigs5cn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2qigs5cn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2qigs5cn/gem5/stats.txt --config /tmp/tmp2qigs5cn/gem5/config.json --output /tmp/tmp2qigs5cn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2qigs5cn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2qigs5cn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyb252siu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyb252siu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyb252siu/gem5/stats.txt --config /tmp/tmpyb252siu/gem5/config.json --output /tmp/tmpyb252siu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyb252siu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyb252siu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb7p13s0v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb7p13s0v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb7p13s0v/gem5/stats.txt --config /tmp/tmpb7p13s0v/gem5/config.json --output /tmp/tmpb7p13s0v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb7p13s0v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb7p13s0v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg8i_ynoe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg8i_ynoe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg8i_ynoe/gem5/stats.txt --config /tmp/tmpg8i_ynoe/gem5/config.json --output /tmp/tmpg8i_ynoe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg8i_ynoe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg8i_ynoe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfabgs9ya/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfabgs9ya/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfabgs9ya/gem5/stats.txt --config /tmp/tmpfabgs9ya/gem5/config.json --output /tmp/tmpfabgs9ya/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfabgs9ya/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfabgs9ya/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpotobw4iz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpotobw4iz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=61 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpslwem7_4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpslwem7_4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpslwem7_4/gem5/stats.txt --config /tmp/tmpslwem7_4/gem5/config.json --output /tmp/tmpslwem7_4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpslwem7_4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpslwem7_4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7nztokgo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7nztokgo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7nztokgo/gem5/stats.txt --config /tmp/tmp7nztokgo/gem5/config.json --output /tmp/tmp7nztokgo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7nztokgo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7nztokgo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1yf5i9fe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1yf5i9fe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1yf5i9fe/gem5/stats.txt --config /tmp/tmp1yf5i9fe/gem5/config.json --output /tmp/tmp1yf5i9fe/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1yf5i9fe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1yf5i9fe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqb790pui/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqb790pui/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqb790pui/gem5/stats.txt --config /tmp/tmpqb790pui/gem5/config.json --output /tmp/tmpqb790pui/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqb790pui/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqb790pui/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpykitiafu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpykitiafu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpykitiafu/gem5/stats.txt --config /tmp/tmpykitiafu/gem5/config.json --output /tmp/tmpykitiafu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpykitiafu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpykitiafu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgk6evtvs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgk6evtvs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgk6evtvs/gem5/stats.txt --config /tmp/tmpgk6evtvs/gem5/config.json --output /tmp/tmpgk6evtvs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgk6evtvs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgk6evtvs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6iszf0g6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6iszf0g6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=69 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpwgngeye1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwgngeye1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwgngeye1/gem5/stats.txt --config /tmp/tmpwgngeye1/gem5/config.json --output /tmp/tmpwgngeye1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwgngeye1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwgngeye1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx2gph1k9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx2gph1k9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx2gph1k9/gem5/stats.txt --config /tmp/tmpx2gph1k9/gem5/config.json --output /tmp/tmpx2gph1k9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx2gph1k9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx2gph1k9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoxtlkxmz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoxtlkxmz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoxtlkxmz/gem5/stats.txt --config /tmp/tmpoxtlkxmz/gem5/config.json --output /tmp/tmpoxtlkxmz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoxtlkxmz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoxtlkxmz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw6ovg_wn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw6ovg_wn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw6ovg_wn/gem5/stats.txt --config /tmp/tmpw6ovg_wn/gem5/config.json --output /tmp/tmpw6ovg_wn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw6ovg_wn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw6ovg_wn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp46l7babc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp46l7babc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp46l7babc/gem5/stats.txt --config /tmp/tmp46l7babc/gem5/config.json --output /tmp/tmp46l7babc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp46l7babc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp46l7babc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdnpbnpx1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdnpbnpx1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdnpbnpx1/gem5/stats.txt --config /tmp/tmpdnpbnpx1/gem5/config.json --output /tmp/tmpdnpbnpx1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdnpbnpx1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdnpbnpx1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz50wo0qx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz50wo0qx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=243 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpvvq19_o3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvvq19_o3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvvq19_o3/gem5/stats.txt --config /tmp/tmpvvq19_o3/gem5/config.json --output /tmp/tmpvvq19_o3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvvq19_o3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvvq19_o3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyoe5rig4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyoe5rig4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyoe5rig4/gem5/stats.txt --config /tmp/tmpyoe5rig4/gem5/config.json --output /tmp/tmpyoe5rig4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyoe5rig4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyoe5rig4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpign1mtb5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpign1mtb5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpign1mtb5/gem5/stats.txt --config /tmp/tmpign1mtb5/gem5/config.json --output /tmp/tmpign1mtb5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpign1mtb5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpign1mtb5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfp1704g3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfp1704g3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfp1704g3/gem5/stats.txt --config /tmp/tmpfp1704g3/gem5/config.json --output /tmp/tmpfp1704g3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfp1704g3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfp1704g3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzozb46ms/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzozb46ms/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzozb46ms/gem5/stats.txt --config /tmp/tmpzozb46ms/gem5/config.json --output /tmp/tmpzozb46ms/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzozb46ms/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzozb46ms/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnzsm4nv5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnzsm4nv5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnzsm4nv5/gem5/stats.txt --config /tmp/tmpnzsm4nv5/gem5/config.json --output /tmp/tmpnzsm4nv5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnzsm4nv5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnzsm4nv5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe2lxg5rw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe2lxg5rw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=136 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=75 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmptq62e4ms/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptq62e4ms/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptq62e4ms/gem5/stats.txt --config /tmp/tmptq62e4ms/gem5/config.json --output /tmp/tmptq62e4ms/mcpat-in.xml
/usr/bin/time --output /tmp/tmptq62e4ms/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptq62e4ms/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9kxjbwz6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9kxjbwz6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9kxjbwz6/gem5/stats.txt --config /tmp/tmp9kxjbwz6/gem5/config.json --output /tmp/tmp9kxjbwz6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9kxjbwz6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9kxjbwz6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmjuwxjjp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmjuwxjjp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmjuwxjjp/gem5/stats.txt --config /tmp/tmpmjuwxjjp/gem5/config.json --output /tmp/tmpmjuwxjjp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmjuwxjjp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmjuwxjjp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd3ik0oi1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd3ik0oi1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd3ik0oi1/gem5/stats.txt --config /tmp/tmpd3ik0oi1/gem5/config.json --output /tmp/tmpd3ik0oi1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd3ik0oi1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd3ik0oi1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp53siwvem/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp53siwvem/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp53siwvem/gem5/stats.txt --config /tmp/tmp53siwvem/gem5/config.json --output /tmp/tmp53siwvem/mcpat-in.xml
/usr/bin/time --output /tmp/tmp53siwvem/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp53siwvem/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3q2jlfi_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3q2jlfi_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3q2jlfi_/gem5/stats.txt --config /tmp/tmp3q2jlfi_/gem5/config.json --output /tmp/tmp3q2jlfi_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3q2jlfi_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3q2jlfi_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph3ys58qy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph3ys58qy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=63 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=137 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp4k3as3fe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4k3as3fe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4k3as3fe/gem5/stats.txt --config /tmp/tmp4k3as3fe/gem5/config.json --output /tmp/tmp4k3as3fe/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4k3as3fe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4k3as3fe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmr4it4w7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmr4it4w7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmr4it4w7/gem5/stats.txt --config /tmp/tmpmr4it4w7/gem5/config.json --output /tmp/tmpmr4it4w7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmr4it4w7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmr4it4w7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptduyzwkn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptduyzwkn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptduyzwkn/gem5/stats.txt --config /tmp/tmptduyzwkn/gem5/config.json --output /tmp/tmptduyzwkn/mcpat-in.xml
/usr/bin/time --output /tmp/tmptduyzwkn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptduyzwkn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2a19ihjl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2a19ihjl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2a19ihjl/gem5/stats.txt --config /tmp/tmp2a19ihjl/gem5/config.json --output /tmp/tmp2a19ihjl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2a19ihjl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2a19ihjl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphuf_waun/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphuf_waun/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphuf_waun/gem5/stats.txt --config /tmp/tmphuf_waun/gem5/config.json --output /tmp/tmphuf_waun/mcpat-in.xml
/usr/bin/time --output /tmp/tmphuf_waun/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphuf_waun/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa6xz73ob/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa6xz73ob/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa6xz73ob/gem5/stats.txt --config /tmp/tmpa6xz73ob/gem5/config.json --output /tmp/tmpa6xz73ob/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa6xz73ob/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa6xz73ob/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcvcjvkfw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcvcjvkfw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=68 -P system.switch_cpus[:].numPhysFloatRegs=249 -P system.switch_cpus[:].numPhysVecRegs=123 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
