// Seed: 2472140750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_19 = id_13;
  assign id_5 = 1;
  assign module_1.type_17 = 0;
  wire id_20, id_21;
  assign id_18 = -1'b0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    id_23,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    input wire id_6,
    input supply0 id_7,
    output wand id_8,
    output logic id_9,
    input logic id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13,
    output tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    input tri id_19,
    output supply0 id_20,
    input uwire id_21
);
  wire id_24;
  always begin : LABEL_0
    @(posedge -1)
    if (id_12 == 1) $display(-1);
    else;
    id_9 <= id_10;
  end
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
