
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 592.473 ; gain = 218.406
Command: read_checkpoint -auto_incremental -incremental C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/utils_1/imports/synth_1/i2c_master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/utils_1/imports/synth_1/i2c_master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1434.664 ; gain = 439.480
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sda_dir', assumed default net type 'wire' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/i2c_master.v:457]
INFO: [Synth 8-11241] undeclared symbol 'in', assumed default net type 'wire' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/i2c_master.v:465]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:76]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/i2c_master.v:23]
	Parameter module_address bound to: 7'b1110111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/i2c_master.v:109]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/i2c_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'gen_4MHz_from_100MHz' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/gen_4MHz_from_100MHz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gen_4MHz_from_100MHz' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/gen_4MHz_from_100MHz.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_7_seg' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/display_7_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_7_seg' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/decoder_7_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7_seg' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/decoder_7_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_7_seg' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/display_7_seg.v:23]
WARNING: [Synth 8-7071] port 'ones' of module 'display_7_seg' is unconnected for instance 'display' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:136]
WARNING: [Synth 8-7071] port 'tens' of module 'display_7_seg' is unconnected for instance 'display' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:136]
WARNING: [Synth 8-7023] instance 'display' of module 'display_7_seg' has 6 connections declared, but only 4 given [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:136]
INFO: [Synth 8-6157] synthesizing module 'calc_temp' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:83]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_1' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_1' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'div_gen_1' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/div_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_1' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/.Xil/Vivado-984-Ethan-Lowder-Laptop/realtime/div_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_temp' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:22]
WARNING: [Synth 8-7071] port 'reset' of module 'calc_temp' is unconnected for instance 'calc' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:139]
WARNING: [Synth 8-7071] port 'state_o' of module 'calc_temp' is unconnected for instance 'calc' [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:139]
WARNING: [Synth 8-7023] instance 'calc' of module 'calc_temp' has 10 connections declared, but only 8 given [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:139]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-6014] Unused sequential element x6_reg was removed.  [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:130]
WARNING: [Synth 8-6014] Unused sequential element x9_reg was removed.  [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:168]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1553.324 ; gain = 558.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1553.324 ; gain = 558.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1553.324 ; gain = 558.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1553.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'gen/clk'
Finished Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'gen/clk'
Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'calc/div0'
Finished Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'calc/div0'
Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'calc/div1'
Finished Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'calc/div1'
Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'calc/adder1'
Finished Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'calc/adder1'
Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'calc/adder0'
Finished Parsing XDC File [c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'calc/adder0'
Parsing XDC File [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/constrs_1/new/phys_const.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/constrs_1/new/phys_const.xdc:9]
Finished Parsing XDC File [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/constrs_1/new/phys_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/constrs_1/new/phys_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1646.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1646.375 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'calc/div0' at clock pin 'aclk' is different from the actual clock period '213.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'calc/div1' at clock pin 'aclk' is different from the actual clock period '213.333', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for gen/clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for calc/div0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for calc/div1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for calc/adder1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for calc/adder0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'display_7_seg'
WARNING: [Synth 8-3936] Found unconnected internal register 'x8_reg' and it is trimmed from '23' to '16' bits. [C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.srcs/sources_1/new/calc_temp.v:166]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                           000010 |                           000000
               sendStart |                           000011 |                           000001
               sendMAdd0 |                           000000 |                           000010
               sendMAdd1 |                           000001 |                           000011
               sendMAdd2 |                           100010 |                           000100
               sendMAdd3 |                           100001 |                           000101
               sendMAdd4 |                           011111 |                           000110
               sendMAdd5 |                           011100 |                           000111
               sendMAdd6 |                           011101 |                           001000
                   sendR |                           010111 |                           010011
                   sendW |                           100000 |                           001001
                  recACK |                           011000 |                           001010
                 recMSB0 |                           010010 |                           010100
                 recMSB1 |                           001110 |                           010101
                 recMSB2 |                           001100 |                           010110
                 recMSB3 |                           001000 |                           010111
                 recMSB4 |                           001001 |                           011000
                 recMSB5 |                           001101 |                           011001
                 recMSB6 |                           001010 |                           011010
                 recMSB7 |                           000100 |                           011011
                 sendACK |                           000101 |                           011100
                 recLSB0 |                           100110 |                           011101
                 recLSB1 |                           100100 |                           011110
                 recLSB2 |                           100011 |                           011111
                 recLSB3 |                           010011 |                           100000
                 recLSB4 |                           001111 |                           100001
                 recLSB5 |                           001011 |                           100010
                 recLSB6 |                           000110 |                           100011
                 recLSB7 |                           000111 |                           100100
                sendNACK |                           100111 |                           100101
                sendStop |                           100101 |                           100110
                 waiting |                           011110 |                           100111
               sendRAdd0 |                           011010 |                           001011
               sendRAdd1 |                           010110 |                           001100
               sendRAdd2 |                           010101 |                           001101
               sendRAdd3 |                           010100 |                           001110
               sendRAdd4 |                           010000 |                           001111
               sendRAdd5 |                           010001 |                           010000
               sendRAdd6 |                           011011 |                           010001
               sendRAdd7 |                           011001 |                           010010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'display_7_seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                startUp1 |                            00001 |                              001
                startUp2 |                            00010 |                              010
                startUp3 |                            00100 |                              011
                startUp4 |                            01000 |                              100
                contData |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   8 Input   24 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	  40 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   8 Input   11 Bit        Muxes := 1     
	  40 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	  40 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 38    
	   3 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 96    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
	  40 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP calc/x1_reg, operation Mode is: (A*B2)'.
DSP Report: register AC5_reg_reg is absorbed into DSP calc/x1_reg.
DSP Report: register calc/x1_reg is absorbed into DSP calc/x1_reg.
DSP Report: operator calc/x10 is absorbed into DSP calc/x1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
 Sort Area is  calc/x1_reg_0 : 0 0 : 1334 1334 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | (A*B2)'     | 24     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | ((A*B'')')' | 24     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
|2     |c_addsub_1    |         1|
|3     |div_gen_0     |         1|
|4     |div_gen_1     |         1|
|5     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |c_addsub |     2|
|3     |clk_wiz  |     1|
|4     |div_gen  |     2|
|6     |CARRY4   |    28|
|7     |DSP48E1  |     1|
|8     |LUT1     |    13|
|9     |LUT2     |    72|
|10    |LUT3     |    65|
|11    |LUT4     |    61|
|12    |LUT5     |    45|
|13    |LUT6     |   240|
|14    |FDRE     |   305|
|15    |FDSE     |     6|
|16    |IBUF     |     1|
|17    |IOBUF    |     1|
|18    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1646.402 ; gain = 651.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 1646.402 ; gain = 558.141
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 1646.402 ; gain = 651.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1646.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1646.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: 1619396
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1646.402 ; gain = 1041.602
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1646.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethan/Vivado_Projects/basic_i2c/basic_i2c.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 09:10:07 2024...
