
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/constrs_1/new/zedboard_constraints.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.srcs/constrs_1/new/zedboard_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.805 ; gain = 400.668 ; free physical = 1097 ; free virtual = 15356
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1637.832 ; gain = 100.027 ; free physical = 1090 ; free virtual = 15350
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 285d81c6b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 713 ; free virtual = 14972
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2381b1859

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 11 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22f06e666

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 249 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22f06e666

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22f06e666

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
Ending Logic Optimization Task | Checksum: 22f06e666

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 154504ede

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2064.324 ; gain = 0.000 ; free physical = 712 ; free virtual = 14972
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2064.324 ; gain = 526.520 ; free physical = 712 ; free virtual = 14972
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2088.336 ; gain = 0.000 ; free physical = 708 ; free virtual = 14969
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.355 ; gain = 0.000 ; free physical = 696 ; free virtual = 14956
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1308d83d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2128.355 ; gain = 0.000 ; free physical = 696 ; free virtual = 14956
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.355 ; gain = 0.000 ; free physical = 697 ; free virtual = 14957

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11046606b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2128.355 ; gain = 0.000 ; free physical = 693 ; free virtual = 14954

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2689cfb0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.016 ; gain = 14.660 ; free physical = 689 ; free virtual = 14949

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2689cfb0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.016 ; gain = 14.660 ; free physical = 689 ; free virtual = 14949
Phase 1 Placer Initialization | Checksum: 2689cfb0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.016 ; gain = 14.660 ; free physical = 689 ; free virtual = 14949

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ba2bb44e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 672 ; free virtual = 14933

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba2bb44e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 672 ; free virtual = 14933

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14adb029e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 671 ; free virtual = 14932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180662e0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 671 ; free virtual = 14932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180662e0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 671 ; free virtual = 14932

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a108e38b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 671 ; free virtual = 14931

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14efe6475

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 669 ; free virtual = 14929

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15e4b218c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 669 ; free virtual = 14929

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15e4b218c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 669 ; free virtual = 14929
Phase 3 Detail Placement | Checksum: 15e4b218c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 669 ; free virtual = 14929

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f2d31e2f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f2d31e2f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 687 ; free virtual = 14947
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.394. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1834e87a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 687 ; free virtual = 14947
Phase 4.1 Post Commit Optimization | Checksum: 1834e87a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 687 ; free virtual = 14947

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1834e87a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 687 ; free virtual = 14948

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1834e87a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 687 ; free virtual = 14948

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 169f3847b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 688 ; free virtual = 14949
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169f3847b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 688 ; free virtual = 14949
Ending Placer Task | Checksum: 9c57b02a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 698 ; free virtual = 14958
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.043 ; gain = 70.688 ; free physical = 698 ; free virtual = 14958
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2199.043 ; gain = 0.000 ; free physical = 693 ; free virtual = 14957
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2199.043 ; gain = 0.000 ; free physical = 690 ; free virtual = 14951
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2199.043 ; gain = 0.000 ; free physical = 699 ; free virtual = 14961
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2199.043 ; gain = 0.000 ; free physical = 700 ; free virtual = 14961
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6f7b389d ConstDB: 0 ShapeSum: 2cdc778d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16f441469

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2272.688 ; gain = 73.645 ; free physical = 552 ; free virtual = 14814

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16f441469

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2272.688 ; gain = 73.645 ; free physical = 552 ; free virtual = 14814

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16f441469

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2272.688 ; gain = 73.645 ; free physical = 520 ; free virtual = 14781

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16f441469

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2272.688 ; gain = 73.645 ; free physical = 520 ; free virtual = 14781
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12747f277

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 515 ; free virtual = 14776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.530  | TNS=0.000  | WHS=-0.181 | THS=-20.177|

Phase 2 Router Initialization | Checksum: 1239cd6a3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 513 ; free virtual = 14775

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1891250af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 515 ; free virtual = 14777

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2067571e2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.459  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1836b95ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775
Phase 4 Rip-up And Reroute | Checksum: 1836b95ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1836b95ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1836b95ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775
Phase 5 Delay and Skew Optimization | Checksum: 1836b95ff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 158527866

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.473  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10bebb157

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14776
Phase 6 Post Hold Fix | Checksum: 10bebb157

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14776

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.276224 %
  Global Horizontal Routing Utilization  = 0.308908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1951e06d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14776

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1951e06d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 513 ; free virtual = 14775

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1326abf2f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 513 ; free virtual = 14775

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.473  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1326abf2f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 514 ; free virtual = 14775
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 548 ; free virtual = 14810

Routing Is Done.
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2287.730 ; gain = 88.688 ; free physical = 548 ; free virtual = 14810
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2287.730 ; gain = 0.000 ; free physical = 544 ; free virtual = 14810
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zedboard_pmod/zedboard_pmod.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 25 03:01:30 2017. For additional details about this file, please refer to the WebTalk help file at /Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2628.074 ; gain = 228.258 ; free physical = 701 ; free virtual = 14746
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 03:01:30 2017...
