# Week 0 - RISC-V SoC Journey (SHANKHALIKA MALLICK)

![GitHub repo size](https://img.shields.io/github/repo-size/ShankhalikaMallick/RISC_V)
![GitHub contributors](https://img.shields.io/github/contributors/ShankhalikaMallick/RISC_V)

This repository documents the work done in **Week 0** of my **RISC-V SoC Tapeout project**

---

## ğŸ–¥ï¸ Program Overview
The **RISC-V SoC Tapeout Program** is a 20-week hands-on project that guides students through the process of designing, simulating, and preparing a **RISC-V System-on-Chip (SoC)** for tapeout.  
The program focuses on:  
- Understanding **digital VLSI design** concepts.  
- Learning to use **EDA tools** like **Icarus Verilog, GTKWave, Yosys, OpenLane and Openroad etc.**.  
- Building foundational knowledge for **ASIC design flows** and **chip verification**.  
- Developing a step-by-step approach to **document, implement, and test a mini SoC**.  

This repository captures **Week 0 tasks**, including learning summaries and tool installations.

---

## ğŸ“‘ Table of Contents
- [Tasks for Week 0](#-tasks-for-week-0)
- [Repository Structure](#-repository-structure)
- [Next Steps](#-next-steps)
- [Credits & Acknowledgments](#-credits--acknowledgments)

---

## ğŸ“Œ Tasks for Week 0

### âœ… Task 1: Documentation from Learning Videos
- Create a document based on the video **Digital VLSI SoC Design and Planning**.
- Summarize the concepts, key takeaways, and learning outcomes.

ğŸ‘‰ [Read Task 1 Document](./Task1.md)

---

### âœ… Task 2: Tool Installation and Setup
- Install required tools: **Icarus Verilog**, **GTKWave**, and **Yosys**.
- Provide screenshots of installation steps.
- Add commands used during installation.

ğŸ‘‰ [Read Task 2 Document](./Task2.md)

---

## ğŸ“‚ Repository Structure
- `readme0.md` â†’ Overview of Week 0 tasks  
- `task1.md` â†’ Documentation from learning video  
- `task2.md` â†’ Tool installation steps with screenshots   

---

## ğŸš€ Next Steps
- Continue documenting tasks for upcoming weeks.  
- Maintain consistency in structure for all weeks.  

---

## ğŸ™ Credits & Acknowledgments
I would like to express my gratitude to:

- **Kunal Ghosh**, Founder of **VLSI System Design (VSD)**, for providing this wonderful opportunity and platform.  
- **IIT Gandhinagar** for collaborating and supporting the RISC-V SoC Tapeout program.  
- The **VSD community**, which is actively contributing to building India's **semiconductor ecosystem** and leading towards **self-reliance in chip design and innovation**.
- **Divya_Darshan** for the awesome repository documentation and sharing with other students
