#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 13 13:29:54 2023
# Process ID: 19644
# Current directory: C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23420 C:\Users\cherr\ECE385_final134\ECE385_final_10\ECE385_final\ECE385_Lab7\ECE385_Lab7.xpr
# Log file: C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/vivado.log
# Journal file: C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7\vivado.jou
# Running On: rocksmashgood, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------sstart_guiopen_project C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WWARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/cherr/ECE385_final134/ECE385_final_10/Downloads/RD_hdmi_ip2020'.Scanning sources...
FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/cherr/ECE385_final134/ECE385_final_10/Downloads/RD_hdmi_ip2020'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.WARNING: [IP_Flow 19-2162] IP 'hdmi_tx_0' is locked:
* IP definition 'hdmi_tx (1.0)' for IP 'hdmi_tx_0' (customized with software release 2022.2) was not found in the IP Catalog.
oopen_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1237.441 ; gain = 388.523update_compile_order -fileset sources_1
eopen_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1669.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2242.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2329.816 ; gain = 1048.840
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 2488.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.215 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2508.215 ; gain = 0.000
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2508.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 56 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2566.016 ; gain = 77.602
open_report: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.301 ; gain = 60.871
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 3007.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3173.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3174.492 ; gain = 193.543
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_design impl_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3294.344 ; gain = 70.062
set_property top testbenchbless [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbenchbless'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'hdmi_tx_0' IP changed to '' from 'rtl', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'testbenchbless'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'testbenchbless'...
Generating merged BMM file for the design top 'testbenchbless'...
INFO: [SIM-utils-54] Inspecting design source files for 'testbenchbless' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbenchbless_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/new/randnumgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randnumgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/testbenchbless.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbenchbless
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbenchbless_behav xil_defaultlib.testbenchbless xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbenchbless_behav xil_defaultlib.testbenchbless xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.randnumgen
Compiling module xil_defaultlib.testbenchbless
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbenchbless_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbenchbless_behav -key {Behavioral:sim_1:Functional:testbenchbless} -tclbatch {testbenchbless.tcl} -protoinst "protoinst_files/mb_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_block.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_block.protoinst for the following reason(s):
There are no instances of module "mb_block" in the design.

Time resolution is 1 ps
source testbenchbless.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbenchbless_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.801 ; gain = 46.457
set_property top test_for_movementchecker [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_for_movementchecker'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_for_movementchecker'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'test_for_movementchecker'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'test_for_movementchecker'...
Generating merged BMM file for the design top 'test_for_movementchecker'...
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_movementchecker' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_for_movementchecker_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/imports/design_source/ball.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Ball_Y_Motion' is not allowed [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/imports/design_source/ball.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/new/movementchecker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movementchecker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/new/updatearraygrid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updatearraygrid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_movementchecker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_movementchecker
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_movementchecker_behav xil_defaultlib.test_for_movementchecker xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_movementchecker_behav xil_defaultlib.test_for_movementchecker xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'DrawX' is not found for implicit .* port connection [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_movementchecker.sv:65]
ERROR: [VRFC 10-2996] 'frame_clk' is not found for implicit .* port connection [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_movementchecker.sv:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top test_for_fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_for_fsm'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'test_for_fsm'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'test_for_fsm'...
Generating merged BMM file for the design top 'test_for_fsm'...
INFO: [SIM-utils-54] Inspecting design source files for 'test_for_fsm' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_for_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sources_1/new/gamefsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gamefsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_for_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_fsm_behav xil_defaultlib.test_for_fsm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_fsm_behav xil_defaultlib.test_for_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'canmovedown' is not found for implicit .* port connection [C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.srcs/sim_1/new/test_for_fsm.sv:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cherr/ECE385_final134/ECE385_final_10/ECE385_final/ECE385_Lab7/ECE385_Lab7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.012 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 17:09:14 2023...
