

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7'
================================================================
* Date:           Wed Jan  3 23:39:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       44|  50.000 ns|  0.440 us|    5|   44|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_102_7  |        3|       41|         2|          2|          1|  1 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      52|    -|
|Register         |        -|    -|      29|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      29|      76|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_102_p2    |         +|   0|  0|   7|           5|           1|
    |add_ln103_1_fu_112_p2  |         +|   0|  0|  11|          11|          11|
    |icmp_ln102_fu_96_p2    |      icmp|   0|  0|   2|           5|           5|
    |icmp_ln103_fu_122_p2   |      icmp|   0|  0|   4|           8|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  24|          29|          19|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  25|          6|    1|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_80_p4  |   9|          2|    1|          2|
    |ap_return                              |   9|          2|    1|          2|
    |i_fu_46                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  52|         12|    8|         20|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_76  |   1|   0|    1|          0|
    |add_ln102_reg_148     |   5|   0|    5|          0|
    |add_ln103_1_reg_153   |  11|   0|   11|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ap_return_preg        |   1|   0|    1|          0|
    |i_fu_46               |   5|   0|    5|          0|
    |icmp_ln102_reg_144    |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  29|   0|   29|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|ap_return                             |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7|  return value|
|add_ln103                             |   in|   11|     ap_none|                                                      add_ln103|        scalar|
|add_ln103_1_out                       |  out|   11|      ap_vld|                                                add_ln103_1_out|       pointer|
|add_ln103_1_out_ap_vld                |  out|    1|      ap_vld|                                                add_ln103_1_out|       pointer|
|dependency_successor_values_address0  |  out|   11|   ap_memory|                                    dependency_successor_values|         array|
|dependency_successor_values_ce0       |  out|    1|   ap_memory|                                    dependency_successor_values|         array|
|dependency_successor_values_q0        |   in|    8|   ap_memory|                                    dependency_successor_values|         array|
+--------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln103_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln103"   --->   Operation 7 'read' 'add_ln103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_27 = load i5 %i" [DynMap/DynMap_4HLS.cpp:102]   --->   Operation 10 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.97ns)   --->   "%icmp_ln102 = icmp_ult  i5 %i_27, i5 20" [DynMap/DynMap_4HLS.cpp:102]   --->   Operation 12 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.02ns)   --->   "%add_ln102 = add i5 %i_27, i5 1" [DynMap/DynMap_4HLS.cpp:102]   --->   Operation 14 'add' 'add_ln102' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.loopexit18.loopexit.exitStub, void %.split29" [DynMap/DynMap_4HLS.cpp:102]   --->   Operation 15 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %i_27" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 16 'zext' 'zext_ln103' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%add_ln103_1 = add i11 %add_ln103_read, i11 %zext_ln103" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 17 'add' 'add_ln103_1' <Predicate = (icmp_ln102)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i11 %add_ln103_1" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 18 'zext' 'zext_ln103_1' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%dependency_successor_values_addr = getelementptr i8 %dependency_successor_values, i64 0, i64 %zext_ln103_1" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 19 'getelementptr' 'dependency_successor_values_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 20 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln102)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [DynMap/DynMap_4HLS.cpp:93]   --->   Operation 21 'specloopname' 'specloopname_ln93' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.77ns)   --->   "%dependency_successor_values_load = load i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 22 'load' 'dependency_successor_values_load' <Predicate = (icmp_ln102)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_3 : Operation 23 [1/1] (1.31ns)   --->   "%icmp_ln103 = icmp_eq  i8 %dependency_successor_values_load, i8 255" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 23 'icmp' 'icmp_ln103' <Predicate = (icmp_ln102)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 24 'br' 'br_ln103' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln102 = store i5 %add_ln102, i5 %i" [DynMap/DynMap_4HLS.cpp:102]   --->   Operation 25 'store' 'store_ln102' <Predicate = (icmp_ln102 & !icmp_ln103)> <Delay = 1.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln102 & !icmp_ln103)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln103_1_out, i11 %add_ln103_1" [DynMap/DynMap_4HLS.cpp:103]   --->   Operation 27 'write' 'write_ln103' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 1.29>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit18.loopexit.exitStub, i1 0, void %.exitStub"   --->   Operation 29 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 31 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln103_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_successor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                (alloca           ) [ 011100]
add_ln103_read                   (read             ) [ 001100]
store_ln0                        (store            ) [ 000000]
br_ln0                           (br               ) [ 000000]
i_27                             (load             ) [ 000000]
specpipeline_ln0                 (specpipeline     ) [ 000000]
icmp_ln102                       (icmp             ) [ 001111]
empty                            (speclooptripcount) [ 000000]
add_ln102                        (add              ) [ 000100]
br_ln102                         (br               ) [ 000000]
zext_ln103                       (zext             ) [ 000000]
add_ln103_1                      (add              ) [ 000111]
zext_ln103_1                     (zext             ) [ 000000]
dependency_successor_values_addr (getelementptr    ) [ 000100]
specloopname_ln93                (specloopname     ) [ 000000]
dependency_successor_values_load (load             ) [ 000000]
icmp_ln103                       (icmp             ) [ 001100]
br_ln103                         (br               ) [ 000000]
store_ln102                      (store            ) [ 000000]
br_ln0                           (br               ) [ 000000]
write_ln103                      (write            ) [ 000000]
br_ln0                           (br               ) [ 000000]
UnifiedRetVal                    (phi              ) [ 000010]
ret_ln0                          (ret              ) [ 000000]
br_ln0                           (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln103">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln103"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln103_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln103_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dependency_successor_values">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="add_ln103_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="11" slack="0"/>
<pin id="52" dir="0" index="1" bw="11" slack="0"/>
<pin id="53" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln103_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln103_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="11" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="2"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="dependency_successor_values_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="11" slack="0"/>
<pin id="67" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_successor_values_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_successor_values_load/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="UnifiedRetVal_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="UnifiedRetVal_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_27_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln102_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln102_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln103_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln103_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="1"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln103_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln103_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln102_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="0" index="1" bw="5" slack="2"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="139" class="1005" name="add_ln103_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="1"/>
<pin id="141" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="icmp_ln102_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="148" class="1005" name="add_ln102_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="153" class="1005" name="add_ln103_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="2"/>
<pin id="155" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="dependency_successor_values_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="1"/>
<pin id="160" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dependency_successor_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="112" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="126"><net_src comp="70" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="46" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="142"><net_src comp="50" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="147"><net_src comp="96" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="102" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="156"><net_src comp="112" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="161"><net_src comp="63" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln103_1_out | {4 }
	Port: dependency_successor_values | {}
 - Input state : 
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 : add_ln103 | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7 : dependency_successor_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln102 : 1
		add_ln102 : 1
		br_ln102 : 2
		zext_ln103 : 1
		add_ln103_1 : 2
		zext_ln103_1 : 3
		dependency_successor_values_addr : 4
		dependency_successor_values_load : 5
	State 3
		icmp_ln103 : 1
		br_ln103 : 2
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln102_fu_102     |    0    |    7    |
|          |     add_ln103_1_fu_112    |    0    |    11   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln102_fu_96     |    0    |    2    |
|          |     icmp_ln103_fu_122     |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | add_ln103_read_read_fu_50 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln103_write_fu_56  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln103_fu_108     |    0    |    0    |
|          |    zext_ln103_1_fu_117    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|          UnifiedRetVal_reg_76          |    1   |
|            add_ln102_reg_148           |    5   |
|           add_ln103_1_reg_153          |   11   |
|         add_ln103_read_reg_139         |   11   |
|dependency_successor_values_addr_reg_158|   11   |
|                i_reg_132               |    5   |
|           icmp_ln102_reg_144           |    1   |
+----------------------------------------+--------+
|                  Total                 |   45   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   33   |
+-----------+--------+--------+--------+
