{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves top_tb; (run from /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: top_tb\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top top_tb -o sim.exe +define+SIMULATION /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/rtl/fxp_pkg.sv /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/feature_engine.sv /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/signal_engine.sv /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/risk_engine.sv /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/quantsilicon_top.sv /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/tb/top_tb.sv (in eda.work/top_tb.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 15 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/eda.work/top_tb.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop_tb.cpp Vtop_tb___024root__DepSet_hf8625a3e__0.cpp Vtop_tb___024root__DepSet_h6b5a2dfc__0.cpp Vtop_tb__main.cpp Vtop_tb__Trace__0.cpp Vtop_tb___024root__Slow.cpp Vtop_tb___024root__DepSet_hf8625a3e__0__Slow.cpp Vtop_tb___024root__DepSet_h6b5a2dfc__0__Slow.cpp Vtop_tb___024unit__Slow.cpp Vtop_tb___024unit__DepSet_hf81b5aed__0__Slow.cpp Vtop_tb__Syms.cpp Vtop_tb__Trace__0__Slow.cpp Vtop_tb__TraceDecls__0__Slow.cpp > Vtop_tb__ALL.cpp\necho \"\" > Vtop_tb__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtop_tb__ALL.o Vtop_tb__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtop_tb__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtop_tb__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/eda.work/top_tb.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.134 MB sources in 8 modules, into 0.211 MB in 13 C++ files needing 0.000 MB\n- Verilator: Walltime 6.079 s (elab=0.001, cvt=0.012, bld=6.059); cpu 0.026 s on 7 threads; alloced 53.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/eda.work/top_tb.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/top_tb.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 72 for ./obj_dir/sim.exe\nTEST START\nStarting input sequence - 20 samples\nINPUT [0]: price=99.999939 pos=0.000000 beta=1.199997\nINPUT [1]: price=99.999924 pos=0.157883 beta=1.199997\nLOG: 85000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 75.781189\nOUTPUT [0]: price=99.999924 pos=0.157883 signal=75.781189 allow=1 kill=0\nINPUT [2]: price=100.354568 pos=0.315781 beta=1.199997\nLOG: 115000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.756805\nOUTPUT [1]: price=100.189224 pos=0.473679 signal=0.756805 allow=1 kill=0\nINPUT [3]: price=100.189224 pos=0.473679 beta=1.199997\nINPUT [4]: price=100.295425 pos=0.631577 beta=1.199997\nLOG: 145000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.587646\nOUTPUT [2]: price=100.295425 pos=0.631577 signal=0.587646 allow=1 kill=0\nINPUT [5]: price=100.330551 pos=0.789459 beta=1.199997\nLOG: 175000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.769897\nOUTPUT [3]: price=99.895309 pos=0.947357 signal=0.769897 allow=1 kill=0\nINPUT [6]: price=99.895309 pos=0.947357 beta=1.199997\nINPUT [7]: price=100.318573 pos=1.105255 beta=1.199997\nLOG: 205000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.318207\nOUTPUT [4]: price=100.318573 pos=1.105255 signal=0.318207 allow=1 kill=0\nINPUT [8]: price=100.100174 pos=1.263153 beta=1.199997\nApplying backpressure for 4 cycles...\nLOG: 235000 : INFO : top_tb : backpressure_start : expected_value: stable actual_value: monitoring\nBackpressure released\nLOG: 265000 : INFO : top_tb : backpressure_end : expected_value: released actual_value: consumed\nLOG: 265000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.945236\nOUTPUT [5]: price=100.100174 pos=1.263153 signal=0.945236 allow=1 kill=0\nINPUT [9]: price=100.492188 pos=1.421051 beta=1.199997\nINPUT [10]: price=100.637253 pos=1.578934 beta=1.199997\nLOG: 305000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.884583\nOUTPUT [6]: price=100.637253 pos=1.578934 signal=0.884583 allow=1 kill=0\nINPUT [11]: price=100.271698 pos=1.736832 beta=1.199997\nLOG: 335000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.682053\nOUTPUT [7]: price=100.664810 pos=1.894730 signal=0.682053 allow=0 kill=1\nINPUT [12]: price=100.664810 pos=1.894730 beta=1.199997\nINPUT [13]: price=100.821365 pos=2.052628 beta=1.199997\nLOG: 365000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.833115\nOUTPUT [8]: price=100.821365 pos=2.052628 signal=0.833115 allow=0 kill=1\nINPUT [14]: price=101.067856 pos=2.210526 beta=1.199997\nLOG: 395000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.640106\nOUTPUT [9]: price=101.051956 pos=2.368408 signal=0.640106 allow=0 kill=1\nINPUT [15]: price=101.051956 pos=2.368408 beta=1.199997\nINPUT [16]: price=101.287003 pos=2.526306 beta=1.199997\nLOG: 425000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.480331\nOUTPUT [10]: price=101.287003 pos=2.526306 signal=0.480331 allow=0 kill=1\nINPUT [17]: price=101.634720 pos=2.684204 beta=1.199997\nLOG: 455000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.654999\nOUTPUT [11]: price=101.606812 pos=2.842102 signal=0.654999 allow=0 kill=1\nINPUT [18]: price=101.606812 pos=2.842102 beta=1.199997\nINPUT [19]: price=101.444916 pos=3.000000 beta=1.199997\nLOG: 485000 : INFO : top_tb : dut.signal_out : expected_value: N/A actual_value: 0.430740\nOUTPUT [12]: price=101.444916 pos=3.000000 signal=0.430740 allow=0 kill=1\nAll inputs driven, waiting for outputs...\nERROR\n[1495000] %Error: top_tb.sv:219: Assertion failed in top_tb: Expected 20 outputs, got 13\n%Error: /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/tb/top_tb.sv:219: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6e211939-b736-4df1-b94e-38bfa81a6426.edacmd/eda.work/top_tb.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/top_tb.sim/sim.log(STDOUT):54 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/top_tb.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 10106,
  "stdout_total_size": 10106,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771445925.004518,
  "stop_time": 1771445932.6986878,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 11501,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}