
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036987                       # Number of seconds simulated
sim_ticks                                 36987186096                       # Number of ticks simulated
final_tick                               563953549281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259427                       # Simulator instruction rate (inst/s)
host_op_rate                                   335578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2976575                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913824                       # Number of bytes of host memory used
host_seconds                                 12426.09                       # Real time elapsed on the host
sim_insts                                  3223667492                       # Number of instructions simulated
sim_ops                                    4169927810                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2402304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1978752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       480512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4867456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1081984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1081984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18768                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15459                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8453                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8453                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64949629                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53498311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12991310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131598440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             159190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29252942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29252942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29252942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64949629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53498311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12991310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160851382                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88698289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31103443                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25279017                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117641                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12858758                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12139512                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278892                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89390                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31180305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172438188                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31103443                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418404                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37930733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11399884                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7204158                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15270277                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85550108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47619375     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326592      3.89%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2692412      3.15%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551204      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1785984      2.09%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2270519      2.65%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1639781      1.92%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924655      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18739586     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85550108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944098                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32621162                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7012414                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36475371                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248412                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9192747                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310425                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42481                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206217455                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82116                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9192747                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35010480                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1482424                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1996312                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34277425                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3590718                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198965685                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        34185                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488871                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2905                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278477900                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928881194                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928881194                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107782351                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41059                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23194                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9842536                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18580889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9457707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147338                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2573004                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188152892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149448839                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293110                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65044429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198600257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85550108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30210897     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18376668     21.48%     56.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11726457     13.71%     70.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8859526     10.36%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7678259      8.98%     89.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3947597      4.61%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391513      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632948      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       726243      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85550108                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874049     70.83%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180998     14.67%     85.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179017     14.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124501253     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127169      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14819525      9.92%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7984358      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149448839                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1234070                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008257                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385974964                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253237455                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145644388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150682909                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559895                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7346921                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2716                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          614                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2431931                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9192747                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         616054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81935                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188192414                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       400106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18580889                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9457707                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22988                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          614                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1261061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1198269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459330                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147070018                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13912924                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378819                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21675333                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20747586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7762409                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145740057                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145644388                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94926879                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        268034776                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642020                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354159                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65383983                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2122417                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76357361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30138777     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20964342     27.46%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533911     11.18%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794673      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3904786      5.11%     89.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1568819      2.05%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1869222      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947967      1.24%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3634864      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76357361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3634864                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260915915                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385585492                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3148181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886983                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886983                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127417                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127417                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661609286                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201240057                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190258612                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88698289                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31523147                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27566291                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1995722                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15731762                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15154613                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2264454                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62656                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37159513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175394167                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31523147                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17419067                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36103090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9799754                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4481400                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18318561                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       792742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85536680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49433590     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1788808      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3273915      3.83%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3066554      3.59%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5055026      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5263757      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1245449      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          937534      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15472047     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85536680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355397                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977424                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38334936                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4336094                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34939182                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       139506                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7786958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3423177                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5729                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196214790                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7786958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39943471                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1639885                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       479155                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33455529                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2231678                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     191059695                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        762144                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       902645                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253654652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    869611386                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    869611386                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165094809                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88559840                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22501                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        11004                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5969769                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29431110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6384233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106377                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2249571                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180828269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21990                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152642986                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201777                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54201142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148884214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85536680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29697212     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15895142     18.58%     53.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13961403     16.32%     69.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8506052      9.94%     79.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8885564     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5244251      6.13%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2309036      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       615005      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       423015      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85536680                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598768     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        194697     21.52%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111174     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119708482     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1201931      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10987      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26303934     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5417652      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152642986                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720924                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             904639                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391929068                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    235051876                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147670659                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153547625                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       372972                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8406874                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          906                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1559044                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7786958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         985219                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64980                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180850259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29431110                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6384233                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        11004                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          233                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1063349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238553                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149797420                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25281002                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2845566                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30568472                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22643986                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5287470                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688842                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147835767                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147670659                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90731661                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221361948                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664865                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409879                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110928279                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126000795                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54850174                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21972                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2001016                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77749721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318664                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35837015     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16446659     21.15%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9204406     11.84%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3116184      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2991653      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1249693      1.61%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3340229      4.30%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       970735      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4593147      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77749721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110928279                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126000795                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25849425                       # Number of memory references committed
system.switch_cpus1.commit.loads             21024236                       # Number of loads committed
system.switch_cpus1.commit.membars              10986                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19731890                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109989141                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1702489                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4593147                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254007543                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369495494                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3161609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110928279                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126000795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110928279                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799600                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799600                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250625                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250625                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692991789                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193534696                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202290795                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21972                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88698289                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33281726                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27155677                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2222172                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14070173                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13107773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3444512                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97622                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34485837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             180784840                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33281726                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16552285                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39189049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11590692                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5378836                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16791652                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88403932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49214883     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3224015      3.65%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4797362      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3340441      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2336504      2.64%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2277801      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1384684      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2953368      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18874874     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88403932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375224                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038200                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35460974                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5622141                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37425765                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545170                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9349881                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5603726                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          449                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216549026                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1694                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9349881                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37446665                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516329                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2235337                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35944855                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2910861                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210120570                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1215351                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       989934                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    294761213                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    978091025                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    978091025                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181445897                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113315286                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37849                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18084                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8632904                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19267708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9859414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116904                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3200227                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195811161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156428439                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       311472                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65270571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199743308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88403932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769474                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31753913     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17553263     19.86%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12889430     14.58%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8470444      9.58%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8488377      9.60%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4098469      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3639751      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       681655      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       828630      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88403932                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         852802     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169566     14.16%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175275     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130859437     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1975309      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18025      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15371253      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8204415      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156428439                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763602                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1197643                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402769923                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261118245                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152102357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157626082                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       489295                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7477372                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6599                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361685                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9349881                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266495                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51194                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195847275                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       677831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19267708                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9859414                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18083                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1210008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2562969                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153552471                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14362028                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2875966                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22369527                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21821566                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8007499                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731177                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152167970                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152102357                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98556087                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280046087                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714829                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105498027                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130041498                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65805978                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2239972                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79054051                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644969                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30384916     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22569937     28.55%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8524233     10.78%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4773738      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4054821      5.13%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1811176      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1736988      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1181147      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4017095      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79054051                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105498027                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130041498                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19288065                       # Number of memory references committed
system.switch_cpus2.commit.loads             11790336                       # Number of loads committed
system.switch_cpus2.commit.membars              18026                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18867609                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117070898                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2689672                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4017095                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           270884432                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401050894                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 294357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105498027                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130041498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105498027                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840758                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840758                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189403                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189403                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689627701                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211610509                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199007825                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36052                       # number of misc regfile writes
system.l20.replacements                         18783                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727276                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29023                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.058609                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.381974                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.337399                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3657.851883                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6327.428745                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023963                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357212                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617913                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53897                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53897                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19873                       # number of Writeback hits
system.l20.Writeback_hits::total                19873                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53897                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53897                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53897                       # number of overall hits
system.l20.overall_hits::total                  53897                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18768                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18782                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18768                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18782                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18768                       # number of overall misses
system.l20.overall_misses::total                18782                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1606459                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2523636712                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2525243171                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1606459                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2523636712                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2525243171                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1606459                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2523636712                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2525243171                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72665                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72679                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19873                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19873                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72665                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72679                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72665                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72679                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258281                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258424                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258281                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258424                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258281                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258424                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134464.871697                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134450.174156                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134464.871697                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134450.174156                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134464.871697                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134450.174156                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3535                       # number of writebacks
system.l20.writebacks::total                     3535                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18768                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18782                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18768                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18782                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18768                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18782                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1475084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2346810160                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2348285244                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1475084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2346810160                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2348285244                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1475084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2346810160                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2348285244                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258281                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258424                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258281                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258424                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258281                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258424                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105363.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125043.167093                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125028.497711                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105363.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125043.167093                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125028.497711                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105363.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125043.167093                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125028.497711                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15474                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          192767                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25714                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.496578                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          236.693667                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.910865                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5773.980015                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4222.415453                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023115                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000675                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.563865                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412345                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39438                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39438                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10623                       # number of Writeback hits
system.l21.Writeback_hits::total                10623                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39438                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39438                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39438                       # number of overall hits
system.l21.overall_hits::total                  39438                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15459                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15474                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15459                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15474                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15459                       # number of overall misses
system.l21.overall_misses::total                15474                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1892894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1860734953                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1862627847                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1892894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1860734953                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1862627847                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1892894                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1860734953                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1862627847                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54897                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54912                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10623                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10623                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54897                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54912                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54897                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54912                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281600                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281796                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281600                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281796                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281600                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281796                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120365.803286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120371.451919                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120365.803286                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120371.451919                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120365.803286                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120371.451919                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2436                       # number of writebacks
system.l21.writebacks::total                     2436                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15459                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15474                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15459                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15474                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15459                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15474                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1714976636                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1716729361                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1714976636                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1716729361                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1714976636                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1716729361                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281600                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281796                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281600                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281796                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281600                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281796                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110937.100459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 110942.830619                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 110937.100459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 110942.830619                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 110937.100459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 110942.830619                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3771                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335606                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16059                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.898312                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.150238                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.999932                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1790.419835                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.552833                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9783.877162                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.145705                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000371                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31075                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31075                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10187                       # number of Writeback hits
system.l22.Writeback_hits::total                10187                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31075                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31075                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31075                       # number of overall hits
system.l22.overall_hits::total                  31075                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3754                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3771                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3754                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3771                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3754                       # number of overall misses
system.l22.overall_misses::total                 3771                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2349177                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    485352275                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      487701452                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2349177                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    485352275                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       487701452                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2349177                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    485352275                       # number of overall miss cycles
system.l22.overall_miss_latency::total      487701452                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34829                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34846                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10187                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10187                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34829                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34846                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34829                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34846                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107784                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108219                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107784                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108219                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107784                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108219                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129289.364678                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129329.475471                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129289.364678                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129329.475471                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129289.364678                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129329.475471                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2482                       # number of writebacks
system.l22.writebacks::total                     2482                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3754                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3771                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3754                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3771                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3754                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3771                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    449991983                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    452181529                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    449991983                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    452181529                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    449991983                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    452181529                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107784                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108219                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107784                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108219                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107784                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108219                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119870.000799                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119910.243702                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119870.000799                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119910.243702                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119870.000799                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119910.243702                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995954                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015277878                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042812.631791                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995954                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15270261                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15270261                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15270261                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15270261                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15270261                       # number of overall hits
system.cpu0.icache.overall_hits::total       15270261                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1940997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1940997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15270277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15270277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15270277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15270277                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15270277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15270277                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72665                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559772                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72921                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.101151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.518343                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.481657                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10567407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10567407                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22642                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22642                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560112                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560112                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560112                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155873                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155873                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155873                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155873                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155873                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8765602165                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8765602165                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8765602165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8765602165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8765602165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8765602165                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10723280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10723280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17715985                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17715985                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17715985                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17715985                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014536                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014536                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008798                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008798                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008798                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56235.538964                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56235.538964                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56235.538964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56235.538964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56235.538964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56235.538964                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19873                       # number of writebacks
system.cpu0.dcache.writebacks::total            19873                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83208                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83208                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83208                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72665                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72665                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72665                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72665                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2954207873                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2954207873                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2954207873                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2954207873                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2954207873                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2954207873                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40655.169242                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40655.169242                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40655.169242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40655.169242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40655.169242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40655.169242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.969029                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924303208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705356.472325                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.969029                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023989                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868540                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18318545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18318545                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18318545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18318545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18318545                       # number of overall hits
system.cpu1.icache.overall_hits::total       18318545                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182628                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182628                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18318561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18318561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18318561                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18318561                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18318561                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18318561                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54897                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231699512                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55153                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4201.031893                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.258396                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.741604                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.836947                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.163053                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22957350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22957350                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4803195                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4803195                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        11008                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11008                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10986                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10986                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27760545                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27760545                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27760545                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27760545                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174580                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174580                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174580                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174580                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174580                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174580                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13052101692                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13052101692                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13052101692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13052101692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13052101692                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13052101692                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23131930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23131930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4803195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4803195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        11008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27935125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27935125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27935125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27935125                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007547                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006249                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006249                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74762.869126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74762.869126                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74762.869126                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74762.869126                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74762.869126                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74762.869126                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10623                       # number of writebacks
system.cpu1.dcache.writebacks::total            10623                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119683                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54897                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54897                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54897                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2147639531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2147639531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2147639531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2147639531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2147639531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2147639531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39121.254914                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39121.254914                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39121.254914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39121.254914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39121.254914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39121.254914                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.999928                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018087918                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198893.991361                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.999928                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025641                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740384                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16791632                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16791632                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16791632                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16791632                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16791632                       # number of overall hits
system.cpu2.icache.overall_hits::total       16791632                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2817675                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2817675                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2817675                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2817675                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2817675                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2817675                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16791652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16791652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16791652                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16791652                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16791652                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16791652                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 140883.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 140883.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 140883.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2367455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2367455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2367455                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 139262.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34829                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164799718                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35085                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4697.155993                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.123098                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.876902                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902825                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097175                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10932442                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10932442                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7461678                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7461678                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18049                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18049                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18026                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18026                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18394120                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18394120                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18394120                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18394120                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70062                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70062                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70062                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70062                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70062                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2286272408                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2286272408                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2286272408                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2286272408                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2286272408                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2286272408                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11002504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11002504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7461678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7461678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18464182                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18464182                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18464182                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18464182                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006368                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003794                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003794                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32632.131655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32632.131655                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32632.131655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32632.131655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32632.131655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32632.131655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10187                       # number of writebacks
system.cpu2.dcache.writebacks::total            10187                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35233                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35233                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35233                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35233                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34829                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34829                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34829                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34829                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34829                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34829                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    730153033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    730153033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    730153033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    730153033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    730153033                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    730153033                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20963.939045                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20963.939045                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20963.939045                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20963.939045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20963.939045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20963.939045                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
