{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486455114771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486455114782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 00:11:54 2017 " "Processing started: Tue Feb 07 00:11:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486455114782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486455114782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486455114782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1486455115299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115360 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115366 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115372 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/DE1_SoC.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_scan.sv 2 2 " "Found 2 design units, including 2 entities, in source file digit_scan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digit_scan " "Found entity 1: digit_scan" {  } { { "digit_scan.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digit_scan.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115378 ""} { "Info" "ISGN_ENTITY_NAME" "2 digit_scan_testbench " "Found entity 2: digit_scan_testbench" {  } { { "digit_scan.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digit_scan.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discounted.sv 2 2 " "Found 2 design units, including 2 entities, in source file discounted.sv" { { "Info" "ISGN_ENTITY_NAME" "1 discounted " "Found entity 1: discounted" {  } { { "discounted.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/discounted.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115384 ""} { "Info" "ISGN_ENTITY_NAME" "2 discounted_testbench " "Found entity 2: discounted_testbench" {  } { { "discounted.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/discounted.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stolen.sv 2 2 " "Found 2 design units, including 2 entities, in source file stolen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stolen " "Found entity 1: stolen" {  } { { "stolen.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stolen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115389 ""} { "Info" "ISGN_ENTITY_NAME" "2 stolen_testbench " "Found entity 2: stolen_testbench" {  } { { "stolen.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/stolen.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115395 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/register.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(18) " "Verilog HDL warning at seg7.sv(18): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/seg7.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digitDisplay " "Found entity 1: digitDisplay" {  } { { "digitDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digitDisplay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115406 ""} { "Info" "ISGN_ENTITY_NAME" "2 digitDisplay_testbench " "Found entity 2: digitDisplay_testbench" {  } { { "digitDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/digitDisplay.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(63) " "Verilog HDL warning at storeDisplay.sv(63): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(64) " "Verilog HDL warning at storeDisplay.sv(64): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(65) " "Verilog HDL warning at storeDisplay.sv(65): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(66) " "Verilog HDL warning at storeDisplay.sv(66): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(67) " "Verilog HDL warning at storeDisplay.sv(67): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "storeDisplay.sv(68) " "Verilog HDL warning at storeDisplay.sv(68): extended using \"x\" or \"z\"" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file storedisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 storeDisplay " "Found entity 1: storeDisplay" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115412 ""} { "Info" "ISGN_ENTITY_NAME" "2 storeDisplay_testbench " "Found entity 2: storeDisplay_testbench" {  } { { "storeDisplay.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/storeDisplay.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/simple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115418 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_testbench " "Found entity 2: simple_testbench" {  } { { "simple.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/simple.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486455115418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115418 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"case\";  expecting \"endmodule\" airport.sv(16) " "Verilog HDL syntax error at airport.sv(16) near text \"case\";  expecting \"endmodule\"" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1486455115424 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "airport airport.sv(1) " "Ignored design unit \"airport\" at airport.sv(1) due to previous errors" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1486455115424 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "airport_testbench airport.sv(33) " "Ignored design unit \"airport_testbench\" at airport.sv(33) due to previous errors" {  } { { "airport.sv" "" { Text "C:/Users/hpadmin/workspace/ee271lab/airport.sv" 33 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1486455115424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "airport.sv 0 0 " "Found 0 design units, including 0 entities, in source file airport.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486455115424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hpadmin/workspace/ee271lab/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hpadmin/workspace/ee271lab/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1486455115460 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486455115551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 07 00:11:55 2017 " "Processing ended: Tue Feb 07 00:11:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486455115551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486455115551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486455115551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486455115551 ""}
