Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:43:51 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sha1
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.410ns (36.359%)  route 2.468ns (63.641%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.820    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, unset)            0.389     7.209    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.252    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, unset)            0.011     7.263    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.511    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, unset)            0.000     7.511    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.666    A_reg[27]_i_3/O[3]
    SLICE_X16Y48         net (fo=1, unplaced)         0.342     8.008    data2[27]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.051    A[27]_i_1/O
    SLICE_X16Y48         net (fo=1, unset)            0.052     8.103    A[27]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[27]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.481ns (38.229%)  route 2.393ns (61.771%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.756    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, unset)            0.000     6.756    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.873    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, unset)            0.389     7.262    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.305    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, unset)            0.011     7.316    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.564    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, unset)            0.000     7.564    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.737    A_reg[31]_i_3/O[1]
    SLICE_X15Y49         net (fo=1, unplaced)         0.267     8.004    data2[29]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.043     8.047    A[29]_i_1/O
    SLICE_X15Y49         net (fo=1, unset)            0.052     8.099    A[29]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[29]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.463ns (38.000%)  route 2.387ns (62.000%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.756    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, unset)            0.000     6.756    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.873    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, unset)            0.389     7.262    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.305    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, unset)            0.011     7.316    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.564    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, unset)            0.000     7.564    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.719    A_reg[31]_i_3/O[3]
    SLICE_X15Y49         net (fo=1, unplaced)         0.261     7.980    data2[31]
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.043     8.023    A[31]_i_1/O
    SLICE_X15Y49         net (fo=1, unset)            0.052     8.075    A[31]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[31]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.428ns (37.372%)  route 2.393ns (62.628%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.820    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, unset)            0.389     7.209    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.252    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, unset)            0.011     7.263    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.511    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, unset)            0.000     7.511    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.684    A_reg[27]_i_3/O[1]
    SLICE_X15Y49         net (fo=1, unplaced)         0.267     7.951    data2[25]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.043     7.994    A[25]_i_1/O
    SLICE_X15Y49         net (fo=1, unset)            0.052     8.046    A[25]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[25]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.427ns (37.405%)  route 2.388ns (62.595%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.756    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, unset)            0.000     6.756    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.873    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, unset)            0.389     7.262    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.305    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, unset)            0.011     7.316    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.564    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, unset)            0.000     7.564    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.683    A_reg[31]_i_3/O[2]
    SLICE_X11Y49         net (fo=1, unplaced)         0.262     7.945    data2[30]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.043     7.988    A[30]_i_1/O
    SLICE_X11Y49         net (fo=1, unset)            0.052     8.040    A[30]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y49         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[30]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.425ns (37.362%)  route 2.389ns (62.638%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.756    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, unset)            0.000     6.756    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.873    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, unset)            0.389     7.262    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.305    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, unset)            0.011     7.316    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.564    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, unset)            0.000     7.564    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.681    A_reg[31]_i_3/O[0]
    SLICE_X16Y49         net (fo=1, unplaced)         0.263     7.944    data2[28]
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.043     7.987    A[28]_i_1/O
    SLICE_X16Y49         net (fo=1, unset)            0.052     8.039    A[28]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y49         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[28]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.375ns (36.492%)  route 2.393ns (63.508%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.767    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, unset)            0.389     7.156    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.199    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, unset)            0.011     7.210    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.458    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, unset)            0.000     7.458    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.631    A_reg[23]_i_3/O[1]
    SLICE_X15Y48         net (fo=1, unplaced)         0.267     7.898    data2[21]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     7.941    A[21]_i_1/O
    SLICE_X15Y48         net (fo=1, unset)            0.052     7.993    A[21]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[21]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.374ns (36.523%)  route 2.388ns (63.477%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.820    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, unset)            0.389     7.209    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.252    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, unset)            0.011     7.263    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.511    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, unset)            0.000     7.511    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.630    A_reg[27]_i_3/O[2]
    SLICE_X16Y48         net (fo=1, unplaced)         0.262     7.892    data2[26]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.935    A[26]_i_1/O
    SLICE_X16Y48         net (fo=1, unset)            0.052     7.987    A[26]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[26]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.357ns (36.245%)  route 2.387ns (63.755%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.767    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, unset)            0.389     7.156    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.199    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, unset)            0.011     7.210    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.458    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, unset)            0.000     7.458    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.613    A_reg[23]_i_3/O[3]
    SLICE_X16Y48         net (fo=1, unplaced)         0.261     7.874    data2[23]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.043     7.917    A[23]_i_1/O
    SLICE_X16Y48         net (fo=1, unset)            0.052     7.969    A[23]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[23]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.322ns (35.585%)  route 2.393ns (64.415%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.714    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, unset)            0.389     7.103    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.146    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, unset)            0.011     7.157    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.405    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, unset)            0.000     7.405    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.578    A_reg[19]_i_3/O[1]
    SLICE_X15Y48         net (fo=1, unplaced)         0.267     7.845    data2[17]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     7.888    A[17]_i_1/O
    SLICE_X15Y48         net (fo=1, unset)            0.052     7.940    A[17]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[17]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.321ns (35.616%)  route 2.388ns (64.384%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.767    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, unset)            0.389     7.156    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.199    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, unset)            0.011     7.210    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.458    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, unset)            0.000     7.458    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.577    A_reg[23]_i_3/O[2]
    SLICE_X15Y48         net (fo=1, unplaced)         0.262     7.839    data2[22]
    SLICE_X15Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.882    A[22]_i_1/O
    SLICE_X15Y48         net (fo=1, unset)            0.052     7.934    A[22]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[22]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.216ns (32.936%)  route 2.476ns (67.064%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.299    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, unset)            0.000     7.299    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.472    A_reg[11]_i_2/O[1]
    SLICE_X17Y44         net (fo=1, unplaced)         0.350     7.822    data2[9]
    SLICE_X17Y44         LUT3 (Prop_lut3_I1_O)        0.043     7.865    A[9]_i_1/O
    SLICE_X17Y44         net (fo=1, unset)            0.052     7.917    A[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, unplaced)       1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.080    
                         clock uncertainty           -0.035     8.045    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.085    A_reg[9]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.304ns (35.329%)  route 2.387ns (64.671%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.714    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, unset)            0.389     7.103    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.146    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, unset)            0.011     7.157    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.405    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, unset)            0.000     7.405    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.560    A_reg[19]_i_3/O[3]
    SLICE_X15Y48         net (fo=1, unplaced)         0.261     7.821    data2[19]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     7.864    A[19]_i_1/O
    SLICE_X15Y48         net (fo=1, unset)            0.052     7.916    A[19]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[19]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.372ns (37.293%)  route 2.307ns (62.707%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.703    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, unset)            0.000     6.703    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.820    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, unset)            0.389     7.209    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.252    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, unset)            0.011     7.263    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.511    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, unset)            0.000     7.511    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.628    A_reg[27]_i_3/O[0]
    SLICE_X11Y48         net (fo=1, unplaced)         0.181     7.809    data2[24]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.852    A[24]_i_1/O
    SLICE_X11Y48         net (fo=1, unset)            0.052     7.904    A[24]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[24]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.269ns (34.653%)  route 2.393ns (65.347%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.661    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, unset)            0.389     7.050    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.093    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, unset)            0.011     7.104    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.352    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, unset)            0.000     7.352    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.525    A_reg[15]_i_3/O[1]
    SLICE_X15Y45         net (fo=1, unplaced)         0.267     7.792    data2[13]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.835    A[13]_i_1/O
    SLICE_X15Y45         net (fo=1, unset)            0.052     7.887    A[13]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[13]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.268ns (34.683%)  route 2.388ns (65.317%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.714    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, unset)            0.389     7.103    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.146    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, unset)            0.011     7.157    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.405    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, unset)            0.000     7.405    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.524    A_reg[19]_i_3/O[2]
    SLICE_X16Y48         net (fo=1, unplaced)         0.262     7.786    data2[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.043     7.829    A[18]_i_1/O
    SLICE_X16Y48         net (fo=1, unset)            0.052     7.881    A[18]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[18]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.251ns (34.387%)  route 2.387ns (65.613%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.661    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, unset)            0.389     7.050    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.093    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, unset)            0.011     7.104    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.352    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, unset)            0.000     7.352    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.507    A_reg[15]_i_3/O[3]
    SLICE_X15Y45         net (fo=1, unplaced)         0.261     7.768    data2[15]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     7.811    A[15]_i_1/O
    SLICE_X15Y45         net (fo=1, unset)            0.052     7.863    A[15]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[15]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.215ns (33.471%)  route 2.415ns (66.529%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.661    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, unset)            0.389     7.050    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.093    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, unset)            0.011     7.104    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.352    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, unset)            0.000     7.352    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.471    A_reg[15]_i_3/O[2]
    SLICE_X15Y45         net (fo=1, unplaced)         0.289     7.760    data2[14]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     7.803    A[14]_i_1/O
    SLICE_X15Y45         net (fo=1, unset)            0.052     7.855    A[14]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[14]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 1.319ns (36.376%)  route 2.307ns (63.624%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.650    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, unset)            0.000     6.650    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.767    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, unset)            0.389     7.156    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.199    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, unset)            0.011     7.210    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.458    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, unset)            0.000     7.458    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.575    A_reg[23]_i_3/O[0]
    SLICE_X15Y47         net (fo=1, unplaced)         0.181     7.756    data2[20]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.043     7.799    A[20]_i_1/O
    SLICE_X15Y47         net (fo=1, unset)            0.052     7.851    A[20]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y47         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[20]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.160ns (31.824%)  route 2.485ns (68.176%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.299    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, unset)            0.000     7.299    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.416    A_reg[11]_i_2/O[0]
    SLICE_X15Y44         net (fo=1, unplaced)         0.359     7.775    data2[8]
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     7.818    A[8]_i_1/O
    SLICE_X15Y44         net (fo=1, unset)            0.052     7.870    A[8]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y44         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[8]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.213ns (33.676%)  route 2.389ns (66.324%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.661    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, unset)            0.389     7.050    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.093    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, unset)            0.011     7.104    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.352    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, unset)            0.000     7.352    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.469    A_reg[15]_i_3/O[0]
    SLICE_X15Y45         net (fo=1, unplaced)         0.263     7.732    data2[12]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     7.775    A[12]_i_1/O
    SLICE_X15Y45         net (fo=1, unset)            0.052     7.827    A[12]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[12]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.198ns (33.417%)  route 2.387ns (66.583%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.299    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, unset)            0.000     7.299    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     7.454    A_reg[11]_i_2/O[3]
    SLICE_X17Y44         net (fo=1, unplaced)         0.261     7.715    data2[11]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.758    A[11]_i_1/O
    SLICE_X17Y44         net (fo=1, unset)            0.052     7.810    A[11]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, unplaced)       1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.080    
                         clock uncertainty           -0.035     8.045    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.085    A_reg[11]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.162ns (32.485%)  route 2.415ns (67.515%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.299    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, unset)            0.000     7.299    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.418    A_reg[11]_i_2/O[2]
    SLICE_X16Y44         net (fo=1, unplaced)         0.289     7.707    data2[10]
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.750    A[10]_i_1/O
    SLICE_X16Y44         net (fo=1, unset)            0.052     7.802    A[10]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, unplaced)       1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.080    
                         clock uncertainty           -0.035     8.045    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.040     8.085    A_reg[10]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.266ns (35.432%)  route 2.307ns (64.568%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.544    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, unset)            0.000     6.544    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.597    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, unset)            0.000     6.597    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.714    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, unset)            0.389     7.103    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.146    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, unset)            0.011     7.157    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.405    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, unset)            0.000     7.405    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.522    A_reg[19]_i_3/O[0]
    SLICE_X15Y47         net (fo=1, unplaced)         0.181     7.703    data2[16]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.043     7.746    A[16]_i_1/O
    SLICE_X15Y47         net (fo=1, unset)            0.052     7.798    A[16]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y47         net (fo=911, unplaced)       1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.081    
                         clock uncertainty           -0.035     8.046    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.040     8.086    A_reg[16]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.078ns (30.323%)  route 2.477ns (69.677%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300     6.536    A_reg[3]_i_2/O[3]
    SLICE_X13Y42         net (fo=3, unset)            0.390     6.926    A_reg[3]_i_2_n_4
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     6.969    A[3]_i_11/O
    SLICE_X13Y42         net (fo=1, unset)            0.011     6.980    A[3]_i_11_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     7.162    A_reg[3]_i_3/CO[3]
    SLICE_X13Y43         net (fo=1, unset)            0.000     7.162    A_reg[3]_i_3_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.335    A_reg[7]_i_2/O[1]
    SLICE_X15Y43         net (fo=1, unplaced)         0.350     7.685    data2[5]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.728    A[5]_i_1/O
    SLICE_X15Y43         net (fo=1, unset)            0.052     7.780    A[5]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y43         net (fo=911, unplaced)       1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.080    
                         clock uncertainty           -0.035     8.045    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.040     8.085    A_reg[5]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.080ns (30.354%)  route 2.478ns (69.646%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     7.336    A_reg[7]_i_2/O[3]
    SLICE_X17Y43         net (fo=1, unplaced)         0.352     7.688    data2[7]
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.731    A[7]_i_1/O
    SLICE_X17Y43         net (fo=1, unset)            0.052     7.783    A[7]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y43         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[7]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.050ns (30.470%)  route 2.396ns (69.530%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 7.921 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     6.491    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, unset)            0.000     6.491    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     6.608    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, unset)            0.389     6.997    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.040    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, unset)            0.011     7.051    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.255     7.306    A_reg[7]_i_2/O[2]
    SLICE_X17Y44         net (fo=1, unplaced)         0.270     7.576    data2[6]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.619    A[6]_i_1/O
    SLICE_X17Y44         net (fo=1, unset)            0.052     7.671    A[6]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, unplaced)       1.340     7.921    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.101    
                         clock uncertainty           -0.035     8.066    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.106    A_reg[6]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.873ns (25.393%)  route 2.565ns (74.607%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270     6.506    A_reg[3]_i_2/O[2]
    SLICE_X13Y42         net (fo=3, unset)            0.402     6.908    A_reg[3]_i_2_n_5
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.223     7.131    A_reg[3]_i_3/O[3]
    SLICE_X16Y44         net (fo=1, unplaced)         0.437     7.568    data2[3]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.043     7.611    A[3]_i_1/O
    SLICE_X16Y44         net (fo=1, unset)            0.052     7.663    A[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[3]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.022ns (29.822%)  route 2.405ns (70.178%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300     6.536    A_reg[3]_i_2/O[3]
    SLICE_X13Y42         net (fo=3, unset)            0.390     6.926    A_reg[3]_i_2_n_4
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     6.969    A[3]_i_11/O
    SLICE_X13Y42         net (fo=1, unset)            0.011     6.980    A[3]_i_11_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     7.162    A_reg[3]_i_3/CO[3]
    SLICE_X13Y43         net (fo=1, unset)            0.000     7.162    A_reg[3]_i_3_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     7.279    A_reg[7]_i_2/O[0]
    SLICE_X16Y44         net (fo=1, unplaced)         0.278     7.557    data2[4]
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.600    A[4]_i_1/O
    SLICE_X16Y44         net (fo=1, unset)            0.052     7.652    A[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[4]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.799ns (24.337%)  route 2.484ns (75.663%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X13Y41         net (fo=911, unplaced)       1.464     4.225    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.165     4.390    round_reg[3]/Q
    SLICE_X12Y41         net (fo=24, unset)           0.605     4.995    round_reg[3]_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.043     5.038    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, unplaced)        0.501     5.539    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.582    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, unset)            0.277     5.859    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     5.902    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, unplaced)         0.279     6.181    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.224    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, unset)            0.012     6.236    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270     6.506    A_reg[3]_i_2/O[2]
    SLICE_X13Y42         net (fo=3, unset)            0.308     6.814    A_reg[3]_i_2_n_5
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     6.857    A[3]_i_12/O
    SLICE_X13Y42         net (fo=1, unset)            0.011     6.868    A[3]_i_12_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.106     6.974    A_reg[3]_i_3/O[2]
    SLICE_X16Y44         net (fo=1, unplaced)         0.439     7.413    data2[2]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.043     7.456    A[2]_i_1/O
    SLICE_X16Y44         net (fo=1, unset)            0.052     7.508    A[2]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, unplaced)       1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.180     8.102    
                         clock uncertainty           -0.035     8.067    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.040     8.107    A_reg[2]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  0.599    




