Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.01 / 2.04 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: hd_gen_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hd_gen_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hd_gen_module"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : hd_gen_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hd_gen_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd" in Library work.
Entity <hd_gen_module> compiled.
Entity <hd_gen_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/glitch_remover.vhd".
    Found 1-bit register for signal <clean_signal_o>.
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/Parallel_data_output/HD_Gen_Module.vhd".
WARNING:Xst:1780 - Signal <brefclk2> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_clk> is never used or assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | wait_for_ibf_high                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_tick>.
    Found 10-bit up counter for signal <debug_count>.
    Found 1-bit register for signal <zstb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <hd_gen_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_ibf_high | 00
 wait_for_ibf_low  | 11
 new_data          | 01
-------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Counters                         : 1
 10-bit up counter                 : 1
# Registers                        : 9
 1-bit register                    : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hd_gen_module> ...

Optimizing unit <glitch_remover> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hd_gen_module.ngr
Top Level Output File Name         : hd_gen_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 22

Macro Statistics :
# Registers                        : 8
#      1-bit register              : 7
#      10-bit register             : 1
# Adders/Subtractors               : 1
#      10-bit adder                : 1

Cell Usage :
# BELS                             : 36
#      GND                         : 1
#      INV                         : 1
#      LUT1_L                      : 9
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4_L                      : 2
#      MUXCY                       : 9
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 19
#      FD                          : 7
#      FDE                         : 10
#      FDR                         : 1
#      FDS                         : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      IBUFGDS                     : 1
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      11  out of   9280     0%  
 Number of Slice Flip Flops:            19  out of  18560     0%  
 Number of 4 input LUTs:                14  out of  18560     0%  
 Number of bonded IOBs:                 22  out of    556     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS                | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.044ns (Maximum Frequency: 328.461MHz)
   Minimum input arrival time before clock: 1.543ns
   Maximum output required time after clock: 3.670ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'brefclk2_p_i'
  Clock period: 3.044ns (frequency: 328.461MHz)
  Total number of paths / destination ports: 86 / 29
-------------------------------------------------------------------------
Delay:               3.044ns (Levels of Logic = 10)
  Source:            debug_count_1 (FF)
  Destination:       debug_count_9 (FF)
  Source Clock:      brefclk2_p_i rising
  Destination Clock: brefclk2_p_i rising

  Data Path: debug_count_1 to debug_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.374   0.588  debug_count_1 (debug_count_1)
     LUT1_L:I0->LO         1   0.313   0.000  debug_count_1_rt (debug_count_1_rt)
     MUXCY:S->O            1   0.377   0.000  hd_gen_module_debug_count__n0000<1>cy (hd_gen_module_debug_count__n0000<1>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<2>cy (hd_gen_module_debug_count__n0000<2>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<3>cy (hd_gen_module_debug_count__n0000<3>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<4>cy (hd_gen_module_debug_count__n0000<4>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<5>cy (hd_gen_module_debug_count__n0000<5>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<6>cy (hd_gen_module_debug_count__n0000<6>_cyo)
     MUXCY:CI->O           1   0.041   0.000  hd_gen_module_debug_count__n0000<7>cy (hd_gen_module_debug_count__n0000<7>_cyo)
     MUXCY:CI->O           0   0.041   0.000  hd_gen_module_debug_count__n0000<8>cy (hd_gen_module_debug_count__n0000<8>_cyo)
     XORCY:CI->O           1   0.868   0.000  hd_gen_module_debug_count__n0000<9>_xor (debug_count__n0000<9>)
     FDE:D                     0.234          debug_count_9
    ----------------------------------------
    Total                      3.044ns (2.456ns logic, 0.588ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'brefclk2_p_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.543ns (Levels of Logic = 1)
  Source:            ibf_i (PAD)
  Destination:       glitch_removing_ibf/delayed_signals_0 (FF)
  Destination Clock: brefclk2_p_i rising

  Data Path: ibf_i to glitch_removing_ibf/delayed_signals_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.919   0.390  ibf_i_IBUF (ibf_i_IBUF)
     FD:D                      0.234          glitch_removing_ibf/delayed_signals_0
    ----------------------------------------
    Total                      1.543ns (1.153ns logic, 0.390ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brefclk2_p_i'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.670ns (Levels of Logic = 1)
  Source:            debug_count_9 (FF)
  Destination:       debug_o<9> (PAD)
  Source Clock:      brefclk2_p_i rising

  Data Path: debug_count_9 to debug_o<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.374   0.445  debug_count_9 (debug_count_9)
     OBUF:I->O                 2.851          debug_o_9_OBUF (debug_o<9>)
    ----------------------------------------
    Total                      3.670ns (3.225ns logic, 0.445ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
CPU : 7.48 / 9.69 s | Elapsed : 8.00 / 9.00 s
 
--> 

Total memory usage is 152280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

