<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>bicg</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>918</Best-caseLatency>
            <Average-caseLatency>918</Average-caseLatency>
            <Worst-caseLatency>918</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.590 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.590 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.590 us</Worst-caseRealTimeLatency>
            <Interval-min>919</Interval-min>
            <Interval-max>919</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>129</DSP>
            <FF>4772</FF>
            <LUT>4414</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_address0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_ce0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_we0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_d0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_q0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_address1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_ce1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_we1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_d1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_q1</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_address0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_ce0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_we0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_d0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_q0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_address0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_ce0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_q0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_address1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_ce1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_q1</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_address0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ce0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_q0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bicg</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bicg_Pipeline_VITIS_LOOP_9_1_fu_367</InstName>
                    <ModuleName>bicg_Pipeline_VITIS_LOOP_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>367</ID>
                    <BindInstances>add_ln9_fu_1094_p2 sub_ln14_fu_1126_p2 add_ln14_fu_1382_p2 add_ln14_1_fu_1392_p2 add_ln14_2_fu_1132_p2 add_ln14_3_fu_1143_p2 add_ln14_4_fu_1415_p2 add_ln14_5_fu_1425_p2 add_ln14_6_fu_1456_p2 add_ln14_7_fu_1466_p2 add_ln14_8_fu_1498_p2 add_ln14_9_fu_1508_p2 add_ln14_10_fu_1159_p2 add_ln14_11_fu_1169_p2 add_ln14_12_fu_1533_p2 add_ln14_13_fu_1543_p2 add_ln14_14_fu_1179_p2 add_ln14_15_fu_1189_p2 add_ln14_16_fu_1594_p2 add_ln14_17_fu_1604_p2 add_ln14_18_fu_1209_p2 add_ln14_19_fu_1219_p2 add_ln14_20_fu_1243_p2 add_ln14_21_fu_1253_p2 add_ln14_22_fu_1283_p2 add_ln14_23_fu_1293_p2 add_ln14_24_fu_1629_p2 add_ln14_25_fu_1639_p2 add_ln14_26_fu_1316_p2 add_ln14_27_fu_1326_p2 mul_32s_32s_32_1_1_U1 add_ln15_fu_1476_p2 mul_32s_32s_32_1_1_U22 mul_32s_32s_32_1_1_U5 add_ln15_1_fu_1482_p2 mul_32s_32s_32_1_1_U23 mul_32s_32s_32_1_1_U1 add_ln15_2_fu_1518_p2 mul_32s_32s_32_1_1_U24 mul_32s_32s_32_1_1_U6 add_ln15_3_fu_1553_p2 mul_32s_32s_32_1_1_U25 mul_32s_32s_32_1_1_U1 grp_fu_1074_p2 mul_32s_32s_32_1_1_U8 mul_32s_32s_32_1_1_U2 add_ln15_5_fu_1263_p2 mul_32s_32s_32_1_1_U9 mul_32s_32s_32_1_1_U1 add_ln15_6_fu_1559_p2 mul_32s_32s_32_1_1_U26 mul_32s_32s_32_1_1_U5 add_ln15_7_fu_1614_p2 mul_32s_32s_32_1_1_U27 mul_32s_32s_32_1_1_U6 add_ln15_8_fu_1649_p2 mul_32s_32s_32_1_1_U28 mul_32s_32s_32_1_1_U7 add_ln15_9_fu_1655_p2 mul_32s_32s_32_1_1_U29 mul_32s_32s_32_1_1_U1 add_ln15_10_fu_1671_p2 mul_32s_32s_32_1_1_U30 mul_32s_32s_32_1_1_U5 add_ln15_11_fu_1686_p2 mul_32s_32s_32_1_1_U31 mul_32s_32s_32_1_1_U1 grp_fu_1074_p2 mul_32s_32s_32_1_1_U10 mul_32s_32s_32_1_1_U3 add_ln15_13_fu_1363_p2 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U6 add_ln15_14_fu_1691_p2 mul_32s_32s_32_1_1_U32 mul_32s_32s_32_1_1_U33 add_ln15_15_fu_1728_p2 mul_32s_32s_32_1_1_U34 mul_32s_32s_32_1_1_U2 add_ln15_16_fu_1440_p2 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U4 add_ln15_17_fu_1446_p2 mul_32s_32s_32_1_1_U13 mul_32s_32s_32_1_1_U1 add_ln15_18_fu_1746_p2 mul_32s_32s_32_1_1_U35 mul_32s_32s_32_1_1_U7 add_ln15_19_fu_1752_p2 mul_32s_32s_32_1_1_U36 mul_32s_32s_32_1_1_U1 grp_fu_1074_p2 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U37 add_ln15_21_fu_1767_p2 mul_32s_32s_32_1_1_U15 mul_32s_32s_32_1_1_U3 add_ln15_22_fu_1772_p2 mul_32s_32s_32_1_1_U16 mul_32s_32s_32_1_1_U38 add_ln15_23_fu_1795_p2 mul_32s_32s_32_1_1_U17 mul_32s_32s_32_1_1_U2 add_ln15_24_fu_1800_p2 mul_32s_32s_32_1_1_U18 mul_32s_32s_32_1_1_U39 add_ln15_25_fu_1806_p2 mul_32s_32s_32_1_1_U19 mul_32s_32s_32_1_1_U5 add_ln15_26_fu_1819_p2 mul_32s_32s_32_1_1_U40 mul_32s_32s_32_1_1_U41 add_ln15_27_fu_1825_p2 mul_32s_32s_32_1_1_U42 mul_32s_32s_32_1_1_U4 add_ln15_28_fu_1838_p2 mul_32s_32s_32_1_1_U20 mul_32s_32s_32_1_1_U43 add_ln15_29_fu_1844_p2 mul_32s_32s_32_1_1_U21 add_ln16_fu_1529_p2 add_ln16_3_fu_1239_p2 add_ln16_6_fu_1625_p2 add_ln16_7_fu_1682_p2 add_ln16_10_fu_1279_p2 add_ln16_15_fu_1312_p2 add_ln16_18_fu_1345_p2 add_ln16_21_fu_1378_p2 add_ln16_22_fu_1411_p2 add_ln16_25_fu_1452_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bicg_Pipeline_VITIS_LOOP_9_1</Name>
            <Loops>
                <VITIS_LOOP_9_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>902</Best-caseLatency>
                    <Average-caseLatency>902</Average-caseLatency>
                    <Worst-caseLatency>902</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>902</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1>
                        <Name>VITIS_LOOP_9_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>30</TripCount>
                        <Latency>900</Latency>
                        <AbsoluteTimeLatency>4.500 us</AbsoluteTimeLatency>
                        <PipelineII>30</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>129</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>3794</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4195</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_1094_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln14_fu_1126_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="sub_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1382_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_1392_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_1132_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_1143_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_4_fu_1415_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_5_fu_1425_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_6_fu_1456_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_7_fu_1466_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_8_fu_1498_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_9_fu_1508_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_10_fu_1159_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_11_fu_1169_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_12_fu_1533_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_13_fu_1543_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_14_fu_1179_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_15_fu_1189_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_16_fu_1594_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_17_fu_1604_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_18_fu_1209_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_19_fu_1219_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_20_fu_1243_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_21_fu_1253_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_22_fu_1283_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_23_fu_1293_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_24_fu_1629_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_25_fu_1639_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_26_fu_1316_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_27_fu_1326_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14" URAM="0" VARIABLE="add_ln14_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_1476_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_1482_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_1518_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_1553_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1074_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_5_fu_1263_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_1559_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_7_fu_1614_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_8_fu_1649_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_9_fu_1655_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_10_fu_1671_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_11_fu_1686_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U31" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1074_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_13_fu_1363_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_14_fu_1691_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U32" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U33" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_15_fu_1728_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_16_fu_1440_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_17_fu_1446_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_18_fu_1746_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U35" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_19_fu_1752_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1074_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U37" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_21_fu_1767_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_22_fu_1772_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U38" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_23_fu_1795_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_24_fu_1800_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U39" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_25_fu_1806_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_26_fu_1819_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U40" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U41" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_27_fu_1825_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U42" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_28_fu_1838_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U43" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="mul_ln15_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_29_fu_1844_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15" URAM="0" VARIABLE="add_ln15_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="mul_ln16_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_1529_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_1239_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_1625_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_1682_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_10_fu_1279_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_15_fu_1312_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_18_fu_1345_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_21_fu_1378_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_22_fu_1411_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_25_fu_1452_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:16" URAM="0" VARIABLE="add_ln16_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>918</Best-caseLatency>
                    <Average-caseLatency>918</Average-caseLatency>
                    <Worst-caseLatency>918</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>919</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>129</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>4772</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4414</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="s_address0" name="s_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="s_ce0" name="s_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_we0" name="s_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_d0" name="s_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="s_q0" name="s_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="s_address1" name="s_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="s_ce1" name="s_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="s_we1" name="s_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="s_d1" name="s_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="s_q1" name="s_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="q_address0" name="q_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="q_ce0" name="q_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_we0" name="q_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_d0" name="q_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="q_q0" name="q_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="p_address0" name="p_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_ce0" name="p_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_q0" name="p_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="p_address1" name="p_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="p_ce1" name="p_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="p_q1" name="p_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_address0" name="r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="r_ce0" name="r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_q0" name="r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="s_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="s_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="q_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="p_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="p_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">10, , </column>
                    <column name="A_address1">10, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="p_address0">5, , </column>
                    <column name="p_address1">5, , </column>
                    <column name="p_q0">32, , </column>
                    <column name="p_q1">32, , </column>
                    <column name="q_address0">5, , </column>
                    <column name="q_d0">32, , </column>
                    <column name="q_q0">32, , </column>
                    <column name="r_address0">5, , </column>
                    <column name="r_q0">32, , </column>
                    <column name="s_address0">5, , </column>
                    <column name="s_address1">5, , </column>
                    <column name="s_d0">32, , </column>
                    <column name="s_d1">32, , </column>
                    <column name="s_q0">32, , </column>
                    <column name="s_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, int*</column>
                    <column name="s">inout, int*</column>
                    <column name="q">inout, int*</column>
                    <column name="p">in, int*</column>
                    <column name="r">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="s">s_address0, port, offset, </column>
                    <column name="s">s_ce0, port, , </column>
                    <column name="s">s_we0, port, , </column>
                    <column name="s">s_d0, port, , </column>
                    <column name="s">s_q0, port, , </column>
                    <column name="s">s_address1, port, offset, </column>
                    <column name="s">s_ce1, port, , </column>
                    <column name="s">s_we1, port, , </column>
                    <column name="s">s_d1, port, , </column>
                    <column name="s">s_q1, port, , </column>
                    <column name="q">q_address0, port, offset, </column>
                    <column name="q">q_ce0, port, , </column>
                    <column name="q">q_we0, port, , </column>
                    <column name="q">q_d0, port, , </column>
                    <column name="q">q_q0, port, , </column>
                    <column name="p">p_address0, port, offset, </column>
                    <column name="p">p_ce0, port, , </column>
                    <column name="p">p_q0, port, , </column>
                    <column name="p">p_address1, port, offset, </column>
                    <column name="p">p_ce1, port, , </column>
                    <column name="p">p_q1, port, , </column>
                    <column name="r">r_address0, port, offset, </column>
                    <column name="r">r_ce0, port, , </column>
                    <column name="r">r_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

