// Seed: 2633345737
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5
);
  type_8(
      1, id_3
  );
  assign id_3 = id_2 - id_5[1];
  logic id_6;
endmodule
