// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_layer_norm3_Pipeline_sum_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        add14_31141_out,
        add14_31141_out_ap_vld,
        add14_30139_out,
        add14_30139_out_ap_vld,
        add14_29137_out,
        add14_29137_out_ap_vld,
        add14_28135_out,
        add14_28135_out_ap_vld,
        add14_27133_out,
        add14_27133_out_ap_vld,
        add14_26131_out,
        add14_26131_out_ap_vld,
        add14_25129_out,
        add14_25129_out_ap_vld,
        add14_24127_out,
        add14_24127_out_ap_vld,
        add14_23125_out,
        add14_23125_out_ap_vld,
        add14_22123_out,
        add14_22123_out_ap_vld,
        add14_21121_out,
        add14_21121_out_ap_vld,
        add14_20119_out,
        add14_20119_out_ap_vld,
        add14_19117_out,
        add14_19117_out_ap_vld,
        add14_18115_out,
        add14_18115_out_ap_vld,
        add14_17113_out,
        add14_17113_out_ap_vld,
        add14_16111_out,
        add14_16111_out_ap_vld,
        add14_15109_out,
        add14_15109_out_ap_vld,
        add14_14107_out,
        add14_14107_out_ap_vld,
        add14_13105_out,
        add14_13105_out_ap_vld,
        add14_12103_out,
        add14_12103_out_ap_vld,
        add14_11101_out,
        add14_11101_out_ap_vld,
        add14_1099_out,
        add14_1099_out_ap_vld,
        add14_997_out,
        add14_997_out_ap_vld,
        add14_895_out,
        add14_895_out_ap_vld,
        add14_793_out,
        add14_793_out_ap_vld,
        add14_691_out,
        add14_691_out_ap_vld,
        add14_589_out,
        add14_589_out_ap_vld,
        add14_487_out,
        add14_487_out_ap_vld,
        add14_385_out,
        add14_385_out_ap_vld,
        add14_283_out,
        add14_283_out_ap_vld,
        add14_181_out,
        add14_181_out_ap_vld,
        add1479_out,
        add1479_out_ap_vld,
        grp_fu_735_p_din0,
        grp_fu_735_p_din1,
        grp_fu_735_p_opcode,
        grp_fu_735_p_dout0,
        grp_fu_735_p_ce,
        grp_fu_1608_p_din0,
        grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0,
        grp_fu_1608_p_ce,
        grp_fu_1612_p_din0,
        grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0,
        grp_fu_1612_p_ce,
        grp_fu_1616_p_din0,
        grp_fu_1616_p_din1,
        grp_fu_1616_p_opcode,
        grp_fu_1616_p_dout0,
        grp_fu_1616_p_ce,
        grp_fu_1620_p_din0,
        grp_fu_1620_p_din1,
        grp_fu_1620_p_opcode,
        grp_fu_1620_p_dout0,
        grp_fu_1620_p_ce,
        grp_fu_1624_p_din0,
        grp_fu_1624_p_din1,
        grp_fu_1624_p_opcode,
        grp_fu_1624_p_dout0,
        grp_fu_1624_p_ce,
        grp_fu_1628_p_din0,
        grp_fu_1628_p_din1,
        grp_fu_1628_p_opcode,
        grp_fu_1628_p_dout0,
        grp_fu_1628_p_ce,
        grp_fu_1632_p_din0,
        grp_fu_1632_p_din1,
        grp_fu_1632_p_opcode,
        grp_fu_1632_p_dout0,
        grp_fu_1632_p_ce,
        grp_fu_1636_p_din0,
        grp_fu_1636_p_din1,
        grp_fu_1636_p_opcode,
        grp_fu_1636_p_dout0,
        grp_fu_1636_p_ce,
        grp_fu_1640_p_din0,
        grp_fu_1640_p_din1,
        grp_fu_1640_p_opcode,
        grp_fu_1640_p_dout0,
        grp_fu_1640_p_ce,
        grp_fu_1644_p_din0,
        grp_fu_1644_p_din1,
        grp_fu_1644_p_opcode,
        grp_fu_1644_p_dout0,
        grp_fu_1644_p_ce,
        grp_fu_1648_p_din0,
        grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0,
        grp_fu_1648_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
output  [10:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
output  [10:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
output  [10:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
output  [10:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
output  [10:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
output  [10:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
output  [10:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
output  [10:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
output  [10:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
output  [10:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
output  [10:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
output  [10:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
output  [10:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
output  [10:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
output  [10:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
output  [31:0] add14_31141_out;
output   add14_31141_out_ap_vld;
output  [31:0] add14_30139_out;
output   add14_30139_out_ap_vld;
output  [31:0] add14_29137_out;
output   add14_29137_out_ap_vld;
output  [31:0] add14_28135_out;
output   add14_28135_out_ap_vld;
output  [31:0] add14_27133_out;
output   add14_27133_out_ap_vld;
output  [31:0] add14_26131_out;
output   add14_26131_out_ap_vld;
output  [31:0] add14_25129_out;
output   add14_25129_out_ap_vld;
output  [31:0] add14_24127_out;
output   add14_24127_out_ap_vld;
output  [31:0] add14_23125_out;
output   add14_23125_out_ap_vld;
output  [31:0] add14_22123_out;
output   add14_22123_out_ap_vld;
output  [31:0] add14_21121_out;
output   add14_21121_out_ap_vld;
output  [31:0] add14_20119_out;
output   add14_20119_out_ap_vld;
output  [31:0] add14_19117_out;
output   add14_19117_out_ap_vld;
output  [31:0] add14_18115_out;
output   add14_18115_out_ap_vld;
output  [31:0] add14_17113_out;
output   add14_17113_out_ap_vld;
output  [31:0] add14_16111_out;
output   add14_16111_out_ap_vld;
output  [31:0] add14_15109_out;
output   add14_15109_out_ap_vld;
output  [31:0] add14_14107_out;
output   add14_14107_out_ap_vld;
output  [31:0] add14_13105_out;
output   add14_13105_out_ap_vld;
output  [31:0] add14_12103_out;
output   add14_12103_out_ap_vld;
output  [31:0] add14_11101_out;
output   add14_11101_out_ap_vld;
output  [31:0] add14_1099_out;
output   add14_1099_out_ap_vld;
output  [31:0] add14_997_out;
output   add14_997_out_ap_vld;
output  [31:0] add14_895_out;
output   add14_895_out_ap_vld;
output  [31:0] add14_793_out;
output   add14_793_out_ap_vld;
output  [31:0] add14_691_out;
output   add14_691_out_ap_vld;
output  [31:0] add14_589_out;
output   add14_589_out_ap_vld;
output  [31:0] add14_487_out;
output   add14_487_out_ap_vld;
output  [31:0] add14_385_out;
output   add14_385_out_ap_vld;
output  [31:0] add14_283_out;
output   add14_283_out_ap_vld;
output  [31:0] add14_181_out;
output   add14_181_out_ap_vld;
output  [31:0] add1479_out;
output   add1479_out_ap_vld;
output  [31:0] grp_fu_735_p_din0;
output  [31:0] grp_fu_735_p_din1;
output  [0:0] grp_fu_735_p_opcode;
input  [31:0] grp_fu_735_p_dout0;
output   grp_fu_735_p_ce;
output  [31:0] grp_fu_1608_p_din0;
output  [31:0] grp_fu_1608_p_din1;
output  [0:0] grp_fu_1608_p_opcode;
input  [31:0] grp_fu_1608_p_dout0;
output   grp_fu_1608_p_ce;
output  [31:0] grp_fu_1612_p_din0;
output  [31:0] grp_fu_1612_p_din1;
output  [0:0] grp_fu_1612_p_opcode;
input  [31:0] grp_fu_1612_p_dout0;
output   grp_fu_1612_p_ce;
output  [31:0] grp_fu_1616_p_din0;
output  [31:0] grp_fu_1616_p_din1;
output  [0:0] grp_fu_1616_p_opcode;
input  [31:0] grp_fu_1616_p_dout0;
output   grp_fu_1616_p_ce;
output  [31:0] grp_fu_1620_p_din0;
output  [31:0] grp_fu_1620_p_din1;
output  [0:0] grp_fu_1620_p_opcode;
input  [31:0] grp_fu_1620_p_dout0;
output   grp_fu_1620_p_ce;
output  [31:0] grp_fu_1624_p_din0;
output  [31:0] grp_fu_1624_p_din1;
output  [0:0] grp_fu_1624_p_opcode;
input  [31:0] grp_fu_1624_p_dout0;
output   grp_fu_1624_p_ce;
output  [31:0] grp_fu_1628_p_din0;
output  [31:0] grp_fu_1628_p_din1;
output  [0:0] grp_fu_1628_p_opcode;
input  [31:0] grp_fu_1628_p_dout0;
output   grp_fu_1628_p_ce;
output  [31:0] grp_fu_1632_p_din0;
output  [31:0] grp_fu_1632_p_din1;
output  [0:0] grp_fu_1632_p_opcode;
input  [31:0] grp_fu_1632_p_dout0;
output   grp_fu_1632_p_ce;
output  [31:0] grp_fu_1636_p_din0;
output  [31:0] grp_fu_1636_p_din1;
output  [0:0] grp_fu_1636_p_opcode;
input  [31:0] grp_fu_1636_p_dout0;
output   grp_fu_1636_p_ce;
output  [31:0] grp_fu_1640_p_din0;
output  [31:0] grp_fu_1640_p_din1;
output  [0:0] grp_fu_1640_p_opcode;
input  [31:0] grp_fu_1640_p_dout0;
output   grp_fu_1640_p_ce;
output  [31:0] grp_fu_1644_p_din0;
output  [31:0] grp_fu_1644_p_din1;
output  [0:0] grp_fu_1644_p_opcode;
input  [31:0] grp_fu_1644_p_dout0;
output   grp_fu_1644_p_ce;
output  [31:0] grp_fu_1648_p_din0;
output  [31:0] grp_fu_1648_p_din1;
output  [1:0] grp_fu_1648_p_opcode;
input  [31:0] grp_fu_1648_p_dout0;
output   grp_fu_1648_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg x_16_ce0;
reg x_17_ce0;
reg x_18_ce0;
reg x_19_ce0;
reg x_20_ce0;
reg x_21_ce0;
reg x_22_ce0;
reg x_23_ce0;
reg x_24_ce0;
reg x_25_ce0;
reg x_26_ce0;
reg x_27_ce0;
reg x_28_ce0;
reg x_29_ce0;
reg x_30_ce0;
reg x_31_ce0;
reg add14_31141_out_ap_vld;
reg add14_30139_out_ap_vld;
reg add14_29137_out_ap_vld;
reg add14_28135_out_ap_vld;
reg add14_27133_out_ap_vld;
reg add14_26131_out_ap_vld;
reg add14_25129_out_ap_vld;
reg add14_24127_out_ap_vld;
reg add14_23125_out_ap_vld;
reg add14_22123_out_ap_vld;
reg add14_21121_out_ap_vld;
reg add14_20119_out_ap_vld;
reg add14_19117_out_ap_vld;
reg add14_18115_out_ap_vld;
reg add14_17113_out_ap_vld;
reg add14_16111_out_ap_vld;
reg add14_15109_out_ap_vld;
reg add14_14107_out_ap_vld;
reg add14_13105_out_ap_vld;
reg add14_12103_out_ap_vld;
reg add14_11101_out_ap_vld;
reg add14_1099_out_ap_vld;
reg add14_997_out_ap_vld;
reg add14_895_out_ap_vld;
reg add14_793_out_ap_vld;
reg add14_691_out_ap_vld;
reg add14_589_out_ap_vld;
reg add14_487_out_ap_vld;
reg add14_385_out_ap_vld;
reg add14_283_out_ap_vld;
reg add14_181_out_ap_vld;
reg add1479_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln749_reg_1892;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln749_fu_1151_p2;
reg   [0:0] icmp_ln749_reg_1892_pp0_iter1_reg;
wire   [63:0] zext_ln756_fu_1167_p1;
reg   [63:0] zext_ln756_reg_1896;
reg   [31:0] x_1_load_reg_2056;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_2_load_reg_2061;
reg   [31:0] x_3_load_reg_2066;
reg   [31:0] x_4_load_reg_2071;
reg   [31:0] x_5_load_reg_2076;
reg   [31:0] x_6_load_reg_2081;
reg   [31:0] x_7_load_reg_2086;
reg   [31:0] x_8_load_reg_2091;
reg   [31:0] x_9_load_reg_2096;
reg   [31:0] x_10_load_reg_2101;
reg   [31:0] x_11_load_reg_2106;
reg   [31:0] x_12_load_reg_2111;
reg   [31:0] x_13_load_reg_2116;
reg   [31:0] x_14_load_reg_2121;
reg   [31:0] x_15_load_reg_2126;
reg   [31:0] x_16_load_reg_2131;
reg   [31:0] x_17_load_reg_2136;
reg   [31:0] x_18_load_reg_2141;
reg   [31:0] x_19_load_reg_2146;
reg   [31:0] x_20_load_reg_2151;
reg   [31:0] x_21_load_reg_2156;
reg   [31:0] x_22_load_reg_2161;
reg   [31:0] x_23_load_reg_2166;
reg   [31:0] x_24_load_reg_2171;
reg   [31:0] x_25_load_reg_2176;
reg   [31:0] x_26_load_reg_2181;
reg   [31:0] x_27_load_reg_2186;
reg   [31:0] x_28_load_reg_2191;
reg   [31:0] x_29_load_reg_2196;
reg   [31:0] x_30_load_reg_2201;
reg   [31:0] x_31_load_reg_2206;
wire    ap_block_pp0_stage2_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0;
reg   [31:0] add1479_fu_162;
reg   [31:0] ap_sig_allocacmp_add1479_load;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg   [31:0] add14_181_fu_166;
reg   [31:0] ap_sig_allocacmp_add14_181_load;
wire    ap_block_pp0_stage2;
reg   [31:0] add14_283_fu_170;
reg   [31:0] ap_sig_allocacmp_add14_283_load;
reg   [31:0] add14_385_fu_174;
reg   [31:0] ap_sig_allocacmp_add14_385_load;
reg   [31:0] add14_487_fu_178;
reg   [31:0] ap_sig_allocacmp_add14_487_load;
reg   [31:0] add14_589_fu_182;
reg   [31:0] ap_sig_allocacmp_add14_589_load;
reg   [31:0] add14_691_fu_186;
reg   [31:0] ap_sig_allocacmp_add14_691_load;
reg   [31:0] add14_793_fu_190;
reg   [31:0] ap_sig_allocacmp_add14_793_load;
reg   [31:0] add14_895_fu_194;
reg   [31:0] ap_sig_allocacmp_add14_895_load;
reg   [31:0] add14_997_fu_198;
reg   [31:0] ap_sig_allocacmp_add14_997_load;
reg   [31:0] add14_1099_fu_202;
reg   [31:0] ap_sig_allocacmp_add14_1099_load;
reg   [31:0] add14_11101_fu_206;
reg   [31:0] ap_sig_allocacmp_add14_11101_load;
reg   [31:0] add14_12103_fu_210;
reg   [31:0] ap_sig_allocacmp_add14_12103_load;
reg   [31:0] add14_13105_fu_214;
reg   [31:0] ap_sig_allocacmp_add14_13105_load;
reg   [31:0] add14_14107_fu_218;
reg   [31:0] ap_sig_allocacmp_add14_14107_load;
reg   [31:0] add14_15109_fu_222;
reg   [31:0] ap_sig_allocacmp_add14_15109_load;
reg   [31:0] add14_16111_fu_226;
reg   [31:0] ap_sig_allocacmp_add14_16111_load;
reg   [31:0] add14_17113_fu_230;
reg   [31:0] ap_sig_allocacmp_add14_17113_load;
reg   [31:0] add14_18115_fu_234;
reg   [31:0] ap_sig_allocacmp_add14_18115_load;
reg   [31:0] add14_19117_fu_238;
reg   [31:0] ap_sig_allocacmp_add14_19117_load;
reg   [31:0] add14_20119_fu_242;
reg   [31:0] ap_sig_allocacmp_add14_20119_load;
reg   [31:0] add14_21121_fu_246;
reg   [31:0] ap_sig_allocacmp_add14_21121_load;
reg   [31:0] add14_22123_fu_250;
reg   [31:0] ap_sig_allocacmp_add14_22123_load;
reg   [31:0] add14_23125_fu_254;
reg   [31:0] ap_sig_allocacmp_add14_23125_load;
reg   [31:0] add14_24127_fu_258;
reg   [31:0] ap_sig_allocacmp_add14_24127_load;
reg   [31:0] add14_25129_fu_262;
reg   [31:0] ap_sig_allocacmp_add14_25129_load;
reg   [31:0] add14_26131_fu_266;
reg   [31:0] ap_sig_allocacmp_add14_26131_load;
reg   [31:0] add14_27133_fu_270;
reg   [31:0] ap_sig_allocacmp_add14_27133_load;
reg   [31:0] add14_28135_fu_274;
reg   [31:0] ap_sig_allocacmp_add14_28135_load;
reg   [31:0] add14_29137_fu_278;
reg   [31:0] ap_sig_allocacmp_add14_29137_load;
reg   [31:0] add14_30139_fu_282;
reg   [31:0] ap_sig_allocacmp_add14_30139_load;
reg   [31:0] add14_31141_fu_286;
reg   [31:0] ap_sig_allocacmp_add14_31141_load;
reg   [15:0] idx_fu_290;
wire   [15:0] add_ln749_fu_1202_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_934_p0;
reg   [31:0] grp_fu_934_p1;
reg   [31:0] grp_fu_938_p0;
reg   [31:0] grp_fu_938_p1;
reg   [31:0] grp_fu_942_p0;
reg   [31:0] grp_fu_942_p1;
reg   [31:0] grp_fu_946_p0;
reg   [31:0] grp_fu_946_p1;
reg   [31:0] grp_fu_950_p0;
reg   [31:0] grp_fu_950_p1;
reg   [31:0] grp_fu_954_p0;
reg   [31:0] grp_fu_954_p1;
reg   [31:0] grp_fu_958_p0;
reg   [31:0] grp_fu_958_p1;
reg   [31:0] grp_fu_962_p0;
reg   [31:0] grp_fu_962_p1;
reg   [31:0] grp_fu_966_p0;
reg   [31:0] grp_fu_966_p1;
reg   [31:0] grp_fu_970_p0;
reg   [31:0] grp_fu_970_p1;
reg   [31:0] grp_fu_974_p0;
reg   [31:0] grp_fu_974_p1;
wire   [10:0] lshr_ln_fu_1157_p4;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage1;
reg    ap_idle_pp0_0to0;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add1479_fu_162 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add1479_fu_162 <= grp_fu_1648_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_1099_fu_202 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_1099_fu_202 <= grp_fu_1640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_11101_fu_206 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_11101_fu_206 <= grp_fu_1644_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_12103_fu_210 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_12103_fu_210 <= grp_fu_735_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_13105_fu_214 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_13105_fu_214 <= grp_fu_1608_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_14107_fu_218 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_14107_fu_218 <= grp_fu_1612_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_15109_fu_222 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_15109_fu_222 <= grp_fu_1616_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_16111_fu_226 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_16111_fu_226 <= grp_fu_1620_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_17113_fu_230 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_17113_fu_230 <= grp_fu_1624_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_18115_fu_234 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_18115_fu_234 <= grp_fu_1628_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_181_fu_166 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_181_fu_166 <= grp_fu_735_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_19117_fu_238 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_19117_fu_238 <= grp_fu_1632_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_20119_fu_242 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_20119_fu_242 <= grp_fu_1636_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_21121_fu_246 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_21121_fu_246 <= grp_fu_1640_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add14_22123_fu_250 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add14_22123_fu_250 <= grp_fu_1644_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_23125_fu_254 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_23125_fu_254 <= grp_fu_735_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_24127_fu_258 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_24127_fu_258 <= grp_fu_1608_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_25129_fu_262 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_25129_fu_262 <= grp_fu_1612_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_26131_fu_266 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_26131_fu_266 <= grp_fu_1616_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_27133_fu_270 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_27133_fu_270 <= grp_fu_1620_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_28135_fu_274 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_28135_fu_274 <= grp_fu_1624_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_283_fu_170 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_283_fu_170 <= grp_fu_1608_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_29137_fu_278 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_29137_fu_278 <= grp_fu_1628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_30139_fu_282 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_30139_fu_282 <= grp_fu_1632_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_31141_fu_286 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_31141_fu_286 <= grp_fu_1636_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_385_fu_174 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_385_fu_174 <= grp_fu_1612_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_487_fu_178 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_487_fu_178 <= grp_fu_1616_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_589_fu_182 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_589_fu_182 <= grp_fu_1620_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_691_fu_186 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_691_fu_186 <= grp_fu_1624_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_793_fu_190 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_793_fu_190 <= grp_fu_1628_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_895_fu_194 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_895_fu_194 <= grp_fu_1632_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add14_997_fu_198 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add14_997_fu_198 <= grp_fu_1636_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln749_fu_1151_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_290 <= add_ln749_fu_1202_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_290 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln749_reg_1892 <= icmp_ln749_fu_1151_p2;
        icmp_ln749_reg_1892_pp0_iter1_reg <= icmp_ln749_reg_1892;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_reg_1892 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_10_load_reg_2101 <= x_10_q0;
        x_11_load_reg_2106 <= x_11_q0;
        x_12_load_reg_2111 <= x_12_q0;
        x_13_load_reg_2116 <= x_13_q0;
        x_14_load_reg_2121 <= x_14_q0;
        x_15_load_reg_2126 <= x_15_q0;
        x_16_load_reg_2131 <= x_16_q0;
        x_17_load_reg_2136 <= x_17_q0;
        x_18_load_reg_2141 <= x_18_q0;
        x_19_load_reg_2146 <= x_19_q0;
        x_1_load_reg_2056 <= x_1_q0;
        x_20_load_reg_2151 <= x_20_q0;
        x_21_load_reg_2156 <= x_21_q0;
        x_22_load_reg_2161 <= x_22_q0;
        x_23_load_reg_2166 <= x_23_q0;
        x_24_load_reg_2171 <= x_24_q0;
        x_25_load_reg_2176 <= x_25_q0;
        x_26_load_reg_2181 <= x_26_q0;
        x_27_load_reg_2186 <= x_27_q0;
        x_28_load_reg_2191 <= x_28_q0;
        x_29_load_reg_2196 <= x_29_q0;
        x_2_load_reg_2061 <= x_2_q0;
        x_30_load_reg_2201 <= x_30_q0;
        x_31_load_reg_2206 <= x_31_q0;
        x_3_load_reg_2066 <= x_3_q0;
        x_4_load_reg_2071 <= x_4_q0;
        x_5_load_reg_2076 <= x_5_q0;
        x_6_load_reg_2081 <= x_6_q0;
        x_7_load_reg_2086 <= x_7_q0;
        x_8_load_reg_2091 <= x_8_q0;
        x_9_load_reg_2096 <= x_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln749_fu_1151_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln756_reg_1896[10 : 0] <= zext_ln756_fu_1167_p1[10 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add1479_out_ap_vld = 1'b1;
    end else begin
        add1479_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_1099_out_ap_vld = 1'b1;
    end else begin
        add14_1099_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_11101_out_ap_vld = 1'b1;
    end else begin
        add14_11101_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_12103_out_ap_vld = 1'b1;
    end else begin
        add14_12103_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_13105_out_ap_vld = 1'b1;
    end else begin
        add14_13105_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_14107_out_ap_vld = 1'b1;
    end else begin
        add14_14107_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_15109_out_ap_vld = 1'b1;
    end else begin
        add14_15109_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_16111_out_ap_vld = 1'b1;
    end else begin
        add14_16111_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_17113_out_ap_vld = 1'b1;
    end else begin
        add14_17113_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_18115_out_ap_vld = 1'b1;
    end else begin
        add14_18115_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_181_out_ap_vld = 1'b1;
    end else begin
        add14_181_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_19117_out_ap_vld = 1'b1;
    end else begin
        add14_19117_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_20119_out_ap_vld = 1'b1;
    end else begin
        add14_20119_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_21121_out_ap_vld = 1'b1;
    end else begin
        add14_21121_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_22123_out_ap_vld = 1'b1;
    end else begin
        add14_22123_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_23125_out_ap_vld = 1'b1;
    end else begin
        add14_23125_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_24127_out_ap_vld = 1'b1;
    end else begin
        add14_24127_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_25129_out_ap_vld = 1'b1;
    end else begin
        add14_25129_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_26131_out_ap_vld = 1'b1;
    end else begin
        add14_26131_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_27133_out_ap_vld = 1'b1;
    end else begin
        add14_27133_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_28135_out_ap_vld = 1'b1;
    end else begin
        add14_28135_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_283_out_ap_vld = 1'b1;
    end else begin
        add14_283_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_29137_out_ap_vld = 1'b1;
    end else begin
        add14_29137_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_30139_out_ap_vld = 1'b1;
    end else begin
        add14_30139_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_31141_out_ap_vld = 1'b1;
    end else begin
        add14_31141_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_385_out_ap_vld = 1'b1;
    end else begin
        add14_385_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_487_out_ap_vld = 1'b1;
    end else begin
        add14_487_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_589_out_ap_vld = 1'b1;
    end else begin
        add14_589_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_691_out_ap_vld = 1'b1;
    end else begin
        add14_691_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_793_out_ap_vld = 1'b1;
    end else begin
        add14_793_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_895_out_ap_vld = 1'b1;
    end else begin
        add14_895_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add14_997_out_ap_vld = 1'b1;
    end else begin
        add14_997_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln749_reg_1892_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add1479_load = grp_fu_1648_p_dout0;
    end else begin
        ap_sig_allocacmp_add1479_load = add1479_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_1099_load = grp_fu_1640_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_1099_load = add14_1099_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_11101_load = grp_fu_1644_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_11101_load = add14_11101_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_12103_load = grp_fu_735_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_12103_load = add14_12103_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_13105_load = grp_fu_1608_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_13105_load = add14_13105_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_14107_load = grp_fu_1612_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_14107_load = add14_14107_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_15109_load = grp_fu_1616_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_15109_load = add14_15109_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_16111_load = grp_fu_1620_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_16111_load = add14_16111_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_17113_load = grp_fu_1624_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_17113_load = add14_17113_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_18115_load = grp_fu_1628_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_18115_load = add14_18115_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_181_load = grp_fu_735_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_181_load = add14_181_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_19117_load = grp_fu_1632_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_19117_load = add14_19117_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_20119_load = grp_fu_1636_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_20119_load = add14_20119_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_21121_load = grp_fu_1640_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_21121_load = add14_21121_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add14_22123_load = grp_fu_1644_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_22123_load = add14_22123_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_23125_load = grp_fu_735_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_23125_load = add14_23125_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_24127_load = grp_fu_1608_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_24127_load = add14_24127_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_25129_load = grp_fu_1612_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_25129_load = add14_25129_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_26131_load = grp_fu_1616_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_26131_load = add14_26131_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_27133_load = grp_fu_1620_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_27133_load = add14_27133_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_28135_load = grp_fu_1624_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_28135_load = add14_28135_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_283_load = grp_fu_1608_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_283_load = add14_283_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_29137_load = grp_fu_1628_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_29137_load = add14_29137_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_30139_load = grp_fu_1632_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_30139_load = add14_30139_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add14_31141_load = grp_fu_1636_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_31141_load = add14_31141_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_385_load = grp_fu_1612_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_385_load = add14_385_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_487_load = grp_fu_1616_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_487_load = add14_487_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_589_load = grp_fu_1620_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_589_load = add14_589_fu_182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_691_load = grp_fu_1624_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_691_load = add14_691_fu_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_793_load = grp_fu_1628_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_793_load = add14_793_fu_190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_895_load = grp_fu_1632_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_895_load = add14_895_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add14_997_load = grp_fu_1636_p_dout0;
    end else begin
        ap_sig_allocacmp_add14_997_load = add14_997_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_934_p0 = ap_sig_allocacmp_add14_23125_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_934_p0 = ap_sig_allocacmp_add14_12103_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_934_p0 = ap_sig_allocacmp_add14_181_load;
    end else begin
        grp_fu_934_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_934_p1 = x_23_load_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_934_p1 = x_12_load_reg_2111;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_934_p1 = x_1_load_reg_2056;
    end else begin
        grp_fu_934_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add14_24127_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add14_13105_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_938_p0 = ap_sig_allocacmp_add14_283_load;
    end else begin
        grp_fu_938_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_938_p1 = x_24_load_reg_2171;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_938_p1 = x_13_load_reg_2116;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_938_p1 = x_2_load_reg_2061;
    end else begin
        grp_fu_938_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add14_25129_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add14_14107_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p0 = ap_sig_allocacmp_add14_385_load;
    end else begin
        grp_fu_942_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_942_p1 = x_25_load_reg_2176;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_p1 = x_14_load_reg_2121;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_942_p1 = x_3_load_reg_2066;
    end else begin
        grp_fu_942_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add14_26131_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add14_15109_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p0 = ap_sig_allocacmp_add14_487_load;
    end else begin
        grp_fu_946_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_946_p1 = x_26_load_reg_2181;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_p1 = x_15_load_reg_2126;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_946_p1 = x_4_load_reg_2071;
    end else begin
        grp_fu_946_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add14_27133_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add14_16111_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p0 = ap_sig_allocacmp_add14_589_load;
    end else begin
        grp_fu_950_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_950_p1 = x_27_load_reg_2186;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_p1 = x_16_load_reg_2131;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_950_p1 = x_5_load_reg_2076;
    end else begin
        grp_fu_950_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add14_28135_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add14_17113_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p0 = ap_sig_allocacmp_add14_691_load;
    end else begin
        grp_fu_954_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_954_p1 = x_28_load_reg_2191;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_p1 = x_17_load_reg_2136;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_954_p1 = x_6_load_reg_2081;
    end else begin
        grp_fu_954_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add14_29137_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add14_18115_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p0 = ap_sig_allocacmp_add14_793_load;
    end else begin
        grp_fu_958_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_958_p1 = x_29_load_reg_2196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_p1 = x_18_load_reg_2141;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_958_p1 = x_7_load_reg_2086;
    end else begin
        grp_fu_958_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add14_30139_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add14_19117_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p0 = ap_sig_allocacmp_add14_895_load;
    end else begin
        grp_fu_962_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_962_p1 = x_30_load_reg_2201;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_962_p1 = x_19_load_reg_2146;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_962_p1 = x_8_load_reg_2091;
    end else begin
        grp_fu_962_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add14_31141_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add14_20119_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p0 = ap_sig_allocacmp_add14_997_load;
    end else begin
        grp_fu_966_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_966_p1 = x_31_load_reg_2206;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_p1 = x_20_load_reg_2151;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_966_p1 = x_9_load_reg_2096;
    end else begin
        grp_fu_966_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add14_21121_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p0 = ap_sig_allocacmp_add14_1099_load;
    end else begin
        grp_fu_970_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_970_p1 = x_21_load_reg_2156;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_970_p1 = x_10_load_reg_2101;
    end else begin
        grp_fu_970_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add14_22123_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p0 = ap_sig_allocacmp_add14_11101_load;
    end else begin
        grp_fu_974_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_p1 = x_22_load_reg_2161;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_974_p1 = x_11_load_reg_2106;
    end else begin
        grp_fu_974_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage1) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add1479_out = add1479_fu_162;

assign add14_1099_out = add14_1099_fu_202;

assign add14_11101_out = add14_11101_fu_206;

assign add14_12103_out = add14_12103_fu_210;

assign add14_13105_out = add14_13105_fu_214;

assign add14_14107_out = add14_14107_fu_218;

assign add14_15109_out = add14_15109_fu_222;

assign add14_16111_out = add14_16111_fu_226;

assign add14_17113_out = add14_17113_fu_230;

assign add14_18115_out = add14_18115_fu_234;

assign add14_181_out = add14_181_fu_166;

assign add14_19117_out = add14_19117_fu_238;

assign add14_20119_out = add14_20119_fu_242;

assign add14_21121_out = add14_21121_fu_246;

assign add14_22123_out = add14_22123_fu_250;

assign add14_23125_out = add14_23125_fu_254;

assign add14_24127_out = add14_24127_fu_258;

assign add14_25129_out = add14_25129_fu_262;

assign add14_26131_out = add14_26131_fu_266;

assign add14_27133_out = add14_27133_fu_270;

assign add14_28135_out = add14_28135_fu_274;

assign add14_283_out = add14_283_fu_170;

assign add14_29137_out = add14_29137_fu_278;

assign add14_30139_out = add14_30139_fu_282;

assign add14_31141_out = add14_31141_fu_286;

assign add14_385_out = add14_385_fu_174;

assign add14_487_out = add14_487_fu_178;

assign add14_589_out = add14_589_fu_182;

assign add14_691_out = add14_691_fu_186;

assign add14_793_out = add14_793_fu_190;

assign add14_895_out = add14_895_fu_194;

assign add14_997_out = add14_997_fu_198;

assign add_ln749_fu_1202_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_1608_p_ce = 1'b1;

assign grp_fu_1608_p_din0 = grp_fu_938_p0;

assign grp_fu_1608_p_din1 = grp_fu_938_p1;

assign grp_fu_1608_p_opcode = 2'd0;

assign grp_fu_1612_p_ce = 1'b1;

assign grp_fu_1612_p_din0 = grp_fu_942_p0;

assign grp_fu_1612_p_din1 = grp_fu_942_p1;

assign grp_fu_1612_p_opcode = 2'd0;

assign grp_fu_1616_p_ce = 1'b1;

assign grp_fu_1616_p_din0 = grp_fu_946_p0;

assign grp_fu_1616_p_din1 = grp_fu_946_p1;

assign grp_fu_1616_p_opcode = 2'd0;

assign grp_fu_1620_p_ce = 1'b1;

assign grp_fu_1620_p_din0 = grp_fu_950_p0;

assign grp_fu_1620_p_din1 = grp_fu_950_p1;

assign grp_fu_1620_p_opcode = 2'd0;

assign grp_fu_1624_p_ce = 1'b1;

assign grp_fu_1624_p_din0 = grp_fu_954_p0;

assign grp_fu_1624_p_din1 = grp_fu_954_p1;

assign grp_fu_1624_p_opcode = 2'd0;

assign grp_fu_1628_p_ce = 1'b1;

assign grp_fu_1628_p_din0 = grp_fu_958_p0;

assign grp_fu_1628_p_din1 = grp_fu_958_p1;

assign grp_fu_1628_p_opcode = 2'd0;

assign grp_fu_1632_p_ce = 1'b1;

assign grp_fu_1632_p_din0 = grp_fu_962_p0;

assign grp_fu_1632_p_din1 = grp_fu_962_p1;

assign grp_fu_1632_p_opcode = 2'd0;

assign grp_fu_1636_p_ce = 1'b1;

assign grp_fu_1636_p_din0 = grp_fu_966_p0;

assign grp_fu_1636_p_din1 = grp_fu_966_p1;

assign grp_fu_1636_p_opcode = 2'd0;

assign grp_fu_1640_p_ce = 1'b1;

assign grp_fu_1640_p_din0 = grp_fu_970_p0;

assign grp_fu_1640_p_din1 = grp_fu_970_p1;

assign grp_fu_1640_p_opcode = 2'd0;

assign grp_fu_1644_p_ce = 1'b1;

assign grp_fu_1644_p_din0 = grp_fu_974_p0;

assign grp_fu_1644_p_din1 = grp_fu_974_p1;

assign grp_fu_1644_p_opcode = 2'd0;

assign grp_fu_1648_p_ce = 1'b1;

assign grp_fu_1648_p_din0 = ap_sig_allocacmp_add1479_load;

assign grp_fu_1648_p_din1 = x_0_q0;

assign grp_fu_1648_p_opcode = 2'd0;

assign grp_fu_735_p_ce = 1'b1;

assign grp_fu_735_p_din0 = grp_fu_934_p0;

assign grp_fu_735_p_din1 = grp_fu_934_p1;

assign grp_fu_735_p_opcode = 2'd0;

assign icmp_ln749_fu_1151_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1157_p4 = {{ap_sig_allocacmp_i[15:5]}};

assign x_0_address0 = zext_ln756_reg_1896;

assign x_10_address0 = zext_ln756_fu_1167_p1;

assign x_11_address0 = zext_ln756_fu_1167_p1;

assign x_12_address0 = zext_ln756_fu_1167_p1;

assign x_13_address0 = zext_ln756_fu_1167_p1;

assign x_14_address0 = zext_ln756_fu_1167_p1;

assign x_15_address0 = zext_ln756_fu_1167_p1;

assign x_16_address0 = zext_ln756_fu_1167_p1;

assign x_17_address0 = zext_ln756_fu_1167_p1;

assign x_18_address0 = zext_ln756_fu_1167_p1;

assign x_19_address0 = zext_ln756_fu_1167_p1;

assign x_1_address0 = zext_ln756_fu_1167_p1;

assign x_20_address0 = zext_ln756_fu_1167_p1;

assign x_21_address0 = zext_ln756_fu_1167_p1;

assign x_22_address0 = zext_ln756_fu_1167_p1;

assign x_23_address0 = zext_ln756_fu_1167_p1;

assign x_24_address0 = zext_ln756_fu_1167_p1;

assign x_25_address0 = zext_ln756_fu_1167_p1;

assign x_26_address0 = zext_ln756_fu_1167_p1;

assign x_27_address0 = zext_ln756_fu_1167_p1;

assign x_28_address0 = zext_ln756_fu_1167_p1;

assign x_29_address0 = zext_ln756_fu_1167_p1;

assign x_2_address0 = zext_ln756_fu_1167_p1;

assign x_30_address0 = zext_ln756_fu_1167_p1;

assign x_31_address0 = zext_ln756_fu_1167_p1;

assign x_3_address0 = zext_ln756_fu_1167_p1;

assign x_4_address0 = zext_ln756_fu_1167_p1;

assign x_5_address0 = zext_ln756_fu_1167_p1;

assign x_6_address0 = zext_ln756_fu_1167_p1;

assign x_7_address0 = zext_ln756_fu_1167_p1;

assign x_8_address0 = zext_ln756_fu_1167_p1;

assign x_9_address0 = zext_ln756_fu_1167_p1;

assign zext_ln756_fu_1167_p1 = lshr_ln_fu_1157_p4;

always @ (posedge ap_clk) begin
    zext_ln756_reg_1896[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_layer_norm3_Pipeline_sum_blocks
