I 000043 55 3657          1479309636975 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479309637023 2016.11.16 17:20:37)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7c2e227d2e2b7e6a797e3a262c7a2a7a7d7a2a7a7d)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(8)(9)(10)(11)(12)(13)(3))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(14))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(15))(_sens(2(11))))))
			(line__40(_arch 3 0 40(_assignment (_trgt(19))(_sens(12(7))(20)(2(9))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(16))(_sens(12(d_7_0))(2(1))(2(2))(5)))))
			(line__45(_arch 5 0 45(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__48(_arch 6 0 48(_assignment (_trgt(9))(_sens(8(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__50(_arch 7 0 50(_assignment (_trgt(11))(_sens(10(d_7_1))(12(0))(16)(2(19))(2(2))))))
			(line__54(_arch 8 0 54(_assignment (_trgt(13))(_sens(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__59(_arch 9 0 59(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__61(_arch 10 0 61(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__62(_arch 11 0 62(_assignment (_trgt(22))(_sens(10(0))(2(6))))))
			(line__64(_arch 12 0 64(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__65(_arch 13 0 65(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__66(_arch 14 0 66(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__67(_arch 15 0 67(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 16 -1)
)
I 000043 55 3657          1479309832302 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479309832321 2016.11.16 17:23:52)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5d0f085e080a5f4b585f1b070d5b0b5b5c5b0b5b5c)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(8)(9)(10)(11)(12)(13)(3))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(14))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(15))(_sens(2(11))))))
			(line__40(_arch 3 0 40(_assignment (_trgt(19))(_sens(12(7))(20)(2(9))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(16))(_sens(12(d_7_0))(2(1))(2(2))(5)))))
			(line__45(_arch 5 0 45(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__48(_arch 6 0 48(_assignment (_trgt(9))(_sens(8(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__50(_arch 7 0 50(_assignment (_trgt(11))(_sens(10(d_7_1))(12(0))(16)(2(19))(2(2))))))
			(line__54(_arch 8 0 54(_assignment (_trgt(13))(_sens(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__59(_arch 9 0 59(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__61(_arch 10 0 61(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__62(_arch 11 0 62(_assignment (_trgt(22))(_sens(10(0))(2(6))))))
			(line__64(_arch 12 0 64(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__65(_arch 13 0 65(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__66(_arch 14 0 66(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__67(_arch 15 0 67(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 16 -1)
)
I 000043 55 3875          1479312223656 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312223657 2016.11.16 18:03:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 7d7e2b7c282a7f6b787c3b272d7b2b7b7c7b2b7b7c)
	(_ent
		(_time 1479308803592)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_port (_int Res2 2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(3)(8)(9)(10)(11)(12)(13))(_sens(0)(1)(9)(11)(13))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(12(7))))))
			(line__35(_arch 2 0 35(_assignment (_trgt(14))(_sens(2(25))(2(16))(2(11))(2(5))(8(d_7_4))(8(d_7_0))(10(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((O_F)(F1(7))))(_simpleassign BUF)(_trgt(21))(_sens(14(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(15))(_sens(2(11))))))
			(line__43(_arch 5 0 43(_assignment (_trgt(19))(_sens(2(9))(12(7))(20)))))
			(line__45(_arch 6 0 45(_assignment (_trgt(16))(_sens(2(1))(2(2))(5)(12(d_7_0))))))
			(line__48(_arch 7 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 8 0 51(_assignment (_trgt(9))(_sens(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)(8(d_6_0))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(11))(_sens(2(19))(2(2))(10(d_7_1))(12(0))(16)))))
			(line__57(_arch 10 0 57(_assignment (_trgt(13))(_sens(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))(12(d_6_0))(12(d_7_1))(12(d_7_0))(14)(15)(19)))))
			(line__62(_arch 11 0 62(_assignment (_trgt(17))(_sens(2(26))(2(8))(2(15))(2(4))(17)(18)))))
			(line__64(_arch 12 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
			(line__65(_arch 13 0 65(_assignment (_trgt(22))(_sens(2(6))(10(0))))))
			(line__67(_arch 14 0 67(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(10(0))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__69(_arch 16 0 69(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__70(_arch 17 0 70(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 18 -1)
)
I 000043 55 3921          1479312578509 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312578510 2016.11.16 18:09:38)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a8fcafffa1ffaabeada6eef2f8aefeaea9aefeaea9)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312775157 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312775158 2016.11.16 18:12:55)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c99dce9cc19ecbdfccc78f9399cf9fcfc8cf9fcfc8)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312777075 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312777076 2016.11.16 18:12:57)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 4b1e1f49181c495d4e450d111b4d1d4d4a4d1d4d4a)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479312778629 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479312778642 2016.11.16 18:12:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 65303b6561326773606b233f356333636463336364)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3921          1479328794358 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479328794398 2016.11.16 22:39:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code fbffa4aba8acf9edfef5bda1abfdadfdfafdadfdfa)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331468294 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331468295 2016.11.16 23:24:28)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code dd8cde8f888b8ccbdf89c8878ddad8dbdcdad8dbdc)
	(_ent
		(_time 1479331430903)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3921          1479331470616 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479331470617 2016.11.16 23:24:30)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f5a5f5a5f1a2f7e3f0fbb3afa5f3a3f3f4f3a3f3f4)
	(_ent
		(_time 1479312568802)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331470768 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331470769 2016.11.16 23:24:30)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8285878c81d4d39480d697d8d28587848385878483)
	(_ent
		(_time 1479331430903)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3921          1479331886489 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479331886490 2016.11.16 23:31:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 787b2679712f7a6e7d763e22287e2e7e797e2e7e79)
	(_ent
		(_time 1479331886485)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 2 0 11(_ent(_in))))
		(_port (_int D2 2 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(3))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(5)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(4)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x(1))(B(0))))(_trgt(3(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x(2))(O_F)))(_trgt(3(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(3(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x(4))(TgB)))(_trgt(3(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1307          1479331889692 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331889693 2016.11.16 23:31:29)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fcfdfdacaeaaadeafea8e9a6acfbf9fafdfbf9fafd)
	(_ent
		(_time 1479331889690)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1307          1479331895724 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479331895725 2016.11.16 23:31:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8b8bdd85d8ddda9d89df9ed1db8c8e8d8a8c8e8d8a)
	(_ent
		(_time 1479331889689)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 1007          1479331946504 controller
(_unit VHDL (controller 0 6(controller 0 11))
	(_version vd0)
	(_time 1479331946505 2016.11.16 23:32:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d8dad98a868fd9cfdeddca82dfde8bde8bdedddfda)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 17(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~132 0 24(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~134 0 25(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1261          1479332101550 controller
(_unit VHDL (controller 0 6(controller 0 11))
	(_version vd0)
	(_time 1479332101551 2016.11.16 23:35:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7f287c7e7f287e6879796d2578792c792c797a787d)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 12(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 13(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 17(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 18(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 24(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 26(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3931          1479332427761 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479332427762 2016.11.16 23:40:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cac5cd9f9a9dc8dccfc48c909acc9ccccbcc9ccccb)
	(_ent
		(_time 1479332408832)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int reset -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 11(_ent(_in))))
		(_port (_int D2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 12(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_0 2 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_0(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_0(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_0(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479332606900 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479332606901 2016.11.16 23:43:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 8f8d8c81d8d9de998ddb9ad5df888a898e888a898e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 1261          1479332663888 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479332663889 2016.11.16 23:44:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 27222123767026302121357d202174217421222025)
	(_ent
		(_time 1479331935975)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int res -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 0 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 1426          1479332670021 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479332670022 2016.11.16 23:44:30)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 24267320767325332220367e232277227722212326)
	(_ent
		(_time 1479332670019)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 2 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3929          1479332705026 OA
(_unit VHDL (oa 0 6(oa 0 17))
	(_version vd0)
	(_time 1479332705027 2016.11.16 23:45:05)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code dc8e8f8e8e8bdecad9d29a868cda8adaddda8adadd)
	(_ent
		(_time 1479332693129)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 9(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 11(_ent(_in))))
		(_port (_int D2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 12(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_0 2 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 18(_arch(_uni))))
		(_sig (_int ARes 4 0 18(_arch(_uni))))
		(_sig (_int B 4 0 18(_arch(_uni))))
		(_sig (_int BRes 4 0 18(_arch(_uni))))
		(_sig (_int C 4 0 18(_arch(_uni))))
		(_sig (_int CRes 4 0 18(_arch(_uni))))
		(_sig (_int F1 4 0 19(_arch(_uni))))
		(_sig (_int F2 4 0 19(_arch(_uni))))
		(_sig (_int F4 4 0 19(_arch(_uni))))
		(_sig (_int temp 4 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 20(_arch(_uni))))
		(_sig (_int F5 5 0 20(_arch(_uni))))
		(_sig (_int F3 -1 0 21(_arch(_uni))))
		(_sig (_int CF -1 0 21(_arch(_uni))))
		(_sig (_int O_F -1 0 21(_arch(_uni))))
		(_sig (_int TgB -1 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__34(_arch 1 0 34(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__39(_arch 2 0 39(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__40(_arch 3 0 40(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__41(_arch 4 0 41(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__42(_arch 5 0 42(_assignment (_trgt(14))(_sens(2(11))))))
			(line__44(_arch 6 0 44(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__46(_arch 7 0 46(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__49(_arch 8 0 49(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__52(_arch 9 0 52(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__54(_arch 10 0 54(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__58(_arch 11 0 58(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__63(_arch 12 0 63(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__65(_arch 13 0 65(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__66(_arch 14 0 66(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__68(_arch 15 0 68(_assignment (_alias((x_0(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__69(_arch 16 0 69(_assignment (_alias((x_0(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__70(_arch 17 0 70(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__71(_arch 18 0 71(_assignment (_alias((x_0(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000051 55 2020          1479333408831 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333408832 2016.11.16 23:56:48)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 111e1116464610061712034b161742174217141613)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2695          1479333524499 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333524500 2016.11.16 23:58:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e8ebedbbb6bfe9ffeee9fab2efeebbeebbeeedefea)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((y_i)(y_i))
				((D1)(D1))
				((D2)(D2))
				((x_o)(x_o))
				((Res1)(Res1))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3926          1479333573249 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479333573250 2016.11.16 23:59:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 56510555510154405356100c065000505750005057)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000051 55 2554          1479333581060 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333581061 2016.11.16 23:59:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code dbdedb89df8cdaccdddac981dcdd88dd88dddedcd9)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3926          1479333627390 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479333627391 2016.11.17 00:00:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d3808d81d184d1c5d6d3958983d585d5d2d585d5d2)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479333627461 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479333627462 2016.11.17 00:00:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 21732d25217770372375347b712624272026242720)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479333627519 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333627520 2016.11.17 00:00:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 50035a53060751475651420a575603560356555752)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2796          1479333986899 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479333986900 2016.11.17 00:06:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2f2f292b2f782e3829203d7528297c297c292a282d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000051 55 2796          1479334179335 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334179336 2016.11.17 00:09:39)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e4e7e3b7b6b3e5f3e2ebf6bee3e2b7e2b7e2e1e3e6)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000043 55 3926          1479334181472 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479334181473 2016.11.17 00:09:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 31323334316633273431776b613767373037673730)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__37(_arch 2 0 37(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__38(_arch 3 0 38(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__39(_arch 4 0 39(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__40(_arch 5 0 40(_assignment (_trgt(14))(_sens(2(11))))))
			(line__42(_arch 6 0 42(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__44(_arch 7 0 44(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__47(_arch 8 0 47(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__50(_arch 9 0 50(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__52(_arch 10 0 52(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__56(_arch 11 0 56(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__61(_arch 12 0 61(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__63(_arch 13 0 63(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__64(_arch 14 0 64(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__66(_arch 15 0 66(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__67(_arch 16 0 67(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__68(_arch 17 0 68(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__69(_arch 18 0 69(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479334181529 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479334181530 2016.11.17 00:09:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 70722171712621667224652a207775767177757671)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2796          1479334181577 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334181578 2016.11.17 00:09:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9f9cc8909fc89e8899908dc59899cc99cc999a989d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 37(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 38(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
			(line__36(_arch 1 0 36(_assignment (_trgt(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . controller 2 -1)
)
I 000051 55 2554          1479334366736 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334366737 2016.11.17 00:12:46)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e3e6e0b0b6b4e2f4e5e2f1b9e4e5b0e5b0e5e6e4e1)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334381481 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334381482 2016.11.17 00:13:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8181d38fd6d68096878093db8687d287d287848683)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2672          1479334462668 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334462669 2016.11.17 00:14:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a4f3a0f3f6f3a5b3a2a5b6fea3a2f7a2f7a2a1a3a6)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334556348 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334556349 2016.11.17 00:15:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8c8b8a8289db8d9b8a8d9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2672          1479334616463 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334616464 2016.11.17 00:16:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 696f6a69363e687e6f687b336e6f3a6f3a6f6c6e6b)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"0000"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479334700837 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479334700838 2016.11.17 00:18:20)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 00025206565701170601125a070653065306050702)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479334995439 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479334995440 2016.11.17 00:23:15)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code c296cf97c19493d4c091d79892c5c7c4c3c5c7c4c3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479335014449 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335014450 2016.11.17 00:23:34)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 0a0d5f0c5a5d081c0f0b4c505a0c5c0c0b0c5c0c0b)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1311          1479335195515 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335195516 2016.11.17 00:26:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 50035353510601465203450a005755565157555651)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13)))(_sens(0)(1)(5)(2)(3(4))(3(3))(3(2))(3(1)))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ua 1 -1)
)
I 000043 55 1379          1479335352989 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335352990 2016.11.17 00:29:12)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c782d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2672          1479335392720 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335392721 2016.11.17 00:29:52)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code a3f1a8f4f6f4a2b4a5a2b1f9a4a5f0a5f0a5a6a4a1)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3866          1479335507820 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335507821 2016.11.17 00:31:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 49464e4b411e4b5f4c480f13194f1f4f484f1f4f48)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_trgt(5(1))))))
			(line__68(_arch 16 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3))))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(4))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
	)
	(_model . OA 19 -1)
)
I 000051 55 2554          1479335515849 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335515850 2016.11.17 00:31:55)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 98cc9297c6cf998f9e998ac29f9ecb9ecb9e9d9f9a)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3866          1479335521223 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335521224 2016.11.17 00:32:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a7f2a4f0a1f0a5b1a2a6e1fdf7a1f1a1a6a1f1a1a6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_trgt(5(1))))))
			(line__68(_arch 16 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3))))))
			(line__70(_arch 18 0 70(_assignment (_trgt(5(4))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479335521295 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335521296 2016.11.17 00:32:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e5b1b5b6e1b3b4f3e7b6f0bfb5e2e0e3e4e2e0e3e4)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479335521349 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335521350 2016.11.17 00:32:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 14414113464315031215064e131247124712111316)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479335851953 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335851954 2016.11.17 00:37:31)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 86d4818881d184908387c0dcd680d0808780d08087)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3706          1479335969965 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335969966 2016.11.17 00:39:29)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 85d2d48b81d28793808bc3dfd583d3838483d38384)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 3706          1479335975467 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479335975468 2016.11.17 00:39:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 0155030701560317040f475b510757070007570700)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479335975523 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479335975524 2016.11.17 00:39:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 40151142411611564213551a104745464147454641)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479335975567 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479335975568 2016.11.17 00:39:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5f0b085c5f085e48595e4d0558590c590c595a585d)
	(_ent
		(_time 1479333259411)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336107252 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336107253 2016.11.17 00:41:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c692c693c191c4d0c3c8809c96c090c0c7c090c0c7)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336107304 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336107305 2016.11.17 00:41:47)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 05510003015354130756105f550200030402000304)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336107349 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336107350 2016.11.17 00:41:47)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 24712720767325332224367e232277227722212326)
	(_ent
		(_time 1479336107347)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336213717 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336213718 2016.11.17 00:43:33)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code aba8abfcf8fca9bdaea5edf1fbadfdadaaadfdadaa)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1644          1479336213767 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336213768 2016.11.17 00:43:33)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code dad889888a8c8bccd889cf808adddfdcdbdddfdcdb)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336213846 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336213847 2016.11.17 00:43:33)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 28282b2c767f293f2e283a722f2e7b2e7b2e2d2f2a)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336353299 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336353300 2016.11.17 00:45:53)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e1b2e7f3e0eba3bfb5e3b3e3e4e3b3e3e4)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 2463          1479336353352 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336353353 2016.11.17 00:45:53)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 242b2020217275322677317e742321222523212225)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336353405 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336353406 2016.11.17 00:45:53)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 535d51500604524455534109545500550055565451)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1442          1479336417219 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336417220 2016.11.17 00:46:57)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9797c39891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(4)))))
			(line__18(_arch 1 0 18(_prcs (_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13)))(_sens(0)(1)(5)(2)(3(4))(3(3))(3(2))(3(1)))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 2 -1)
)
I 000043 55 3706          1479336419879 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336419880 2016.11.17 00:46:59)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f7f9a5a7f1a0f5e1f2f9b1ada7f1a1f1f6f1a1f1f6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1442          1479336419930 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336419931 2016.11.17 00:46:59)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 36393633316067203465236c663133303731333037)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(4)))))
			(line__18(_arch 1 0 18(_prcs (_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(5))(_sens(0)(1)(2)(3(4))(3(3))(3(2))(3(1))(5))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 2 -1)
)
I 000051 55 2687          1479336419982 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336419983 2016.11.17 00:46:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 656b6365363264726365773f626336633663606267)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479336461977 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336461978 2016.11.17 00:47:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 75707974712324637726602f257270737472707374)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3706          1479336462956 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336462957 2016.11.17 00:47:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3e3a3c3b6a693c283b3078646e3868383f3868383f)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336463016 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336463017 2016.11.17 00:47:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c792d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336463075 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336463076 2016.11.17 00:47:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code bbbfecefbfecbaacbdbba9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3706          1479336463971 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336463972 2016.11.17 00:47:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3530623031623723303b736f653363333433633334)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__71(_arch 15 0 71(_assignment (_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(50529027)
	)
	(_model . OA 16 -1)
)
I 000043 55 1379          1479336464021 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336464022 2016.11.17 00:47:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 74707075712225627627612e247371727573717275)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2687          1479336464067 controller
(_unit VHDL (controller 0 6(controller 0 14))
	(_version vd0)
	(_time 1479336464068 2016.11.17 00:47:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9396919cc6c49284959381c99495c095c095969491)
	(_ent
		(_time 1479336107346)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 18(_ent (_in))))
				(_port (_int rst -1 0 18(_ent (_in))))
				(_port (_int OP -1 0 19(_ent (_in))))
				(_port (_int x_i 5 0 20(_ent (_in))))
				(_port (_int y_o 6 0 21(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 26(_ent (_in))))
				(_port (_int rst -1 0 26(_ent (_in))))
				(_port (_int y_i 7 0 27(_ent (_in))))
				(_port (_int D1 8 0 28(_ent (_in))))
				(_port (_int D2 8 0 28(_ent (_in))))
				(_port (_int x_o 9 0 29(_ent (_out))))
				(_port (_int Res1 10 0 30(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_input))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_input 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 15(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 16(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 4 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 20(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 21(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 27(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 29(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336524017 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336524018 2016.11.17 00:48:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code c4c3c091c193c6d2c1c5829e94c292c2c5c292c2c5)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336524072 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336524073 2016.11.17 00:48:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 030555050155521501501659530406050204060502)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336524116 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336524117 2016.11.17 00:48:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 31366134666630263730236b363762376237343633)
	(_ent
		(_time 1479336524114)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336583521 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336583522 2016.11.17 00:49:43)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 40461242411742564541061a104616464146164641)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336583576 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336583577 2016.11.17 00:49:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6f686e6f38393e796d3c7a353f686a696e686a696e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479336592478 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336592479 2016.11.17 00:49:52)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 393d683c316e3b2f3c387f63693f6f3f383f6f3f38)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336592529 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336592530 2016.11.17 00:49:52)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 686d6a68613e397e6a3b7d32386f6d6e696f6d6e69)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479336606281 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336606282 2016.11.17 00:50:06)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 1e1d1c194a491c081b1f58444e1848181f1848181f)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336606330 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336606331 2016.11.17 00:50:06)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 4d4f1c4f181b1c5b4f1e58171d4a484b4c4a484b4c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2672          1479336606404 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336606405 2016.11.17 00:50:06)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9b98cc949fcc9a8c9d9a89c19c9dc89dc89d9e9c99)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(_string \"1111"\))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
			(_port
				((clk)(clk))
				((rst)(rst))
				((OP)(OP))
				((x_i)(x_i))
				((y_o)(y_o))
			)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336654551 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336654552 2016.11.17 00:50:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a7a0f8f0a1f0a5b1a2a6e1fdf7a1f1a1a6a1f1a1a6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336654603 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336654604 2016.11.17 00:50:54)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e6e0eab5e1b0b7f0e4b5f3bcb6e1e3e0e7e1e3e0e7)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2680          1479336654682 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336654683 2016.11.17 00:50:54)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 34336631666335233234266e333267326732313336)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 36(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 37(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027)
	)
	(_model . controller 1 -1)
)
I 000043 55 3994          1479336679379 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336679380 2016.11.17 00:51:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a3a2a4f4a1f4a1b5a6a2e5f9f3a5f5a5a2a5f5a5a2)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336679433 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336679434 2016.11.17 00:51:19)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code e2e2b6b1e1b4b3f4e0b1f7b8b2e5e7e4e3e5e7e4e3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336679477 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336679478 2016.11.17 00:51:19)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 11104016464610061710034b161742174217141613)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479336860793 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479336860794 2016.11.17 00:54:20)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 51545152510653475450170b015707575057075750)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479336860849 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479336860850 2016.11.17 00:54:20)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9094c39f91c6c18692c385cac09795969197959691)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479336860896 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479336860897 2016.11.17 00:54:20)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code afaafaf8aff8aeb8a9aebdf5a8a9fca9fca9aaa8ad)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479479036183 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479479036184 2016.11.18 16:23:56)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f0a7a1a0a6a7f1e7f6f1e2aaf7f6a3f6a3f6f5f7f2)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000051 55 2554          1479479322038 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479479322039 2016.11.18 16:28:42)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 84828f8ad6d38593828596de8382d782d782818386)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479479336344 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479479336345 2016.11.18 16:28:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 6c6e3a6c3e3b6e7a696d2a363c6a3a6a6d6a3a6a6d)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479800991400 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479800991401 2016.11.22 09:49:51)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 8380d48d81d481958682c5d9d385d5858285d58582)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479801773132 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801773133 2016.11.22 10:02:53)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 191d4a1e114f480f1b4a0c43491e1c1f181e1c1f18)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479801774987 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479801774988 2016.11.22 10:02:54)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 5d5f0d5e080a5f4b585c1b070d5b0b5b5c5b0b5b5c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479801775086 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801775087 2016.11.22 10:02:55)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code cac9c99f9a9c9bdcc899df909acdcfcccbcdcfcccb)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479801775150 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479801775151 2016.11.22 10:02:55)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 090b0d0f565e081e0f081b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479801829542 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479801829543 2016.11.22 10:03:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7f79287e28292e697d2c6a252f787a797e787a797e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 1379          1479802077328 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802077329 2016.11.22 10:07:57)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 65376365613334736736703f356260636462606364)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000043 55 3994          1479802081624 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802081625 2016.11.22 10:08:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 2d7d7f29787a2f3b282c6b777d2b7b2b2c2b7b2b2c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802081696 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802081697 2016.11.22 10:08:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7c2d7d7d2e2a2d6a7e2f69262c7b797a7d7b797a7d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802081763 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802081764 2016.11.22 10:08:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code baeabdeebdedbbadbcbba8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802095722 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802095723 2016.11.22 10:08:15)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3b3f3f3e686c392d3e3a7d616b3d6d3d3a3d6d3d3a)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802095783 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802095784 2016.11.22 10:08:15)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 7a7f2d7b2a2c2b6c78296f202a7d7f7c7b7d7f7c7b)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802095865 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802095866 2016.11.22 10:08:15)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d7d386858680d6c0d1d6c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802451206 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802451207 2016.11.22 10:14:11)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d8d7898ad18fdaceddd99e8288de8eded9de8eded9)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479802527229 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802527230 2016.11.22 10:15:27)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d7828185d180d5c1d2d6918d87d181d1d6d181d1d6)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802527307 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802527308 2016.11.22 10:15:27)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 25712121217374332776307f752220232422202324)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802527353 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802527354 2016.11.22 10:15:27)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 54015657060355435255460e535207520752515356)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802595523 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802595524 2016.11.22 10:16:35)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a0f5a4f7a1f7a2b6a5a1e6faf0a6f6a6a1a6f6a6a1)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802595570 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802595571 2016.11.22 10:16:35)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code bfebe8ebe8e9eea9bdecaae5efb8bab9beb8bab9be)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802595670 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802595671 2016.11.22 10:16:35)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 2c797c28297b2d3b2a2d3e762b2a7f2a7f2a292b2e)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479802618875 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802618876 2016.11.22 10:16:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code cfcb9f9a9898cdd9cace89959fc999c9cec999c9ce)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479802618927 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479802618928 2016.11.22 10:16:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code fefbfdaeaaa8afe8fcadeba4aef9fbf8fff9fbf8ff)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479802619019 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479802619020 2016.11.22 10:16:59)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c58585f590b5d4b5a5d4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3773          1479802654622 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802654623 2016.11.22 10:17:34)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 75212174712277637074332f257323737473237374)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 4 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 5 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 6 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 7 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 8 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 9 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 10 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 11 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 12 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 13 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 14 0 68(_assignment (_trgt(5(2))))))
			(line__69(_arch 15 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 17 -1)
)
I 000043 55 3994          1479802676596 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479802676597 2016.11.22 10:17:56)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 46401844411144504347001c164010404740104047)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3994          1479803088529 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803088530 2016.11.22 10:24:48)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 686b3f68613f6a7e6d692e32386e3e6e696e3e6e69)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803088578 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803088579 2016.11.22 10:24:48)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9795939891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803088664 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803088665 2016.11.22 10:24:48)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f4f7f6a4a6a3f5e3f2f5e6aef3f2a7f2a7f2f1f3f6)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803103289 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803103290 2016.11.22 10:25:03)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 151b1112114217031014534f451343131413431314)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803103336 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803103337 2016.11.22 10:25:03)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 444b1346411215524617511e144341424543414245)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803103389 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803103390 2016.11.22 10:25:03)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 737d22722624726475726129747520752075767471)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803122961 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803122962 2016.11.22 10:25:22)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code edbfbcbeb8baeffbe8ecabb7bdebbbebecebbbebec)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803123013 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803123014 2016.11.22 10:25:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 1c4f111b4e4a4d0a1e4f09464c1b191a1d1b191a1d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803123063 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803123064 2016.11.22 10:25:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4b1940494f1c4a5c4d4a59114c4d184d184d4e4c49)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803144290 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803144291 2016.11.22 10:25:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 3d393938686a3f2b383c7b676d3b6b3b3c3b6b3b3c)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803144338 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803144339 2016.11.22 10:25:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 6c693b6c3e3a3d7a6e3f79363c6b696a6d6b696a6d)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803144422 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803144423 2016.11.22 10:25:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code babeebeebdedbbadbcbba8e0bdbce9bce9bcbfbdb8)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803161434 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803161435 2016.11.22 10:26:01)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 323231373165302437337468623464343334643433)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803161499 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803161500 2016.11.22 10:26:01)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 70712071712621667223652a207775767177757671)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803161536 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803161537 2016.11.22 10:26:01)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9090c69fc6c79187969182ca9796c396c396959792)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3988          1479803301482 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803301483 2016.11.22 10:28:21)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 414e1643411643574440071b114717474047174740)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3988          1479803303331 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803303332 2016.11.22 10:28:23)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 757a2b74712277637074332f257323737473237374)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803303379 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803303380 2016.11.22 10:28:23)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a3adaef4a1f5f2b5a1f0b6f9f3a4a6a5a2a4a6a5a2)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803303417 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803303418 2016.11.22 10:28:23)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d2ddd9808685d3c5d4d3c088d5d481d481d4d7d5d0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803322166 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803322167 2016.11.22 10:28:42)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 10434417114712061511564a401646161116461611)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803322305 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803322306 2016.11.22 10:28:42)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9dcf9a92c8cbcc8b9fce88c7cd9a989b9c9a989b9c)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803322350 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803322351 2016.11.22 10:28:42)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code cc9fcd99c99bcddbcacdde96cbca9fca9fcac9cbce)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803381444 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803381445 2016.11.22 10:29:41)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code a2f7fdf5a1f5a0b4a7a3e4f8f2a4f4a4a3a4f4a4a3)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803381492 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803381493 2016.11.22 10:29:41)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d084dc82d18681c6d283c58a80d7d5d6d1d7d5d6d1)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803381575 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803381576 2016.11.22 10:29:41)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1f4a4d181f481e08191e0d4518194c194c191a181d)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803398180 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803398181 2016.11.22 10:29:58)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 00060406015702160501465a500656060106560601)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803398233 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803398234 2016.11.22 10:29:58)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 2f28782b78797e392d7c3a757f282a292e282a292e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803398278 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803398279 2016.11.22 10:29:58)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5e580f5d5d095f49585f4c0459580d580d585b595c)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803556477 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803556478 2016.11.22 10:32:36)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 59580a5a510e5b4f5c581f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803556542 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803556543 2016.11.22 10:32:36)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9797979891c1c68195c482cdc79092919690929196)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803556714 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803556715 2016.11.22 10:32:36)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 434246411614425445425119444510451045464441)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803583329 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803583330 2016.11.22 10:33:03)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 35673630316237233034736f653363333433633334)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803583382 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803583383 2016.11.22 10:33:03)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 732023727125226571206629237476757274767572)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803583444 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803583445 2016.11.22 10:33:03)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b2e0e4e6e6e5b3a5b4b3a0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803598476 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803598477 2016.11.22 10:33:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 595e065a510e5b4f5c581f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803598523 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803598524 2016.11.22 10:33:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 888e848681ded99e8adb9dd2d88f8d8e898f8d8e89)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803598592 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803598593 2016.11.22 10:33:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d6d1dc848681d7c1d0d7c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803616628 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803616629 2016.11.22 10:33:36)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 45451347411247534044031f154313434443134344)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803616675 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803616676 2016.11.22 10:33:36)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 74757175712225627627612e247371727573717275)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803616728 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803616729 2016.11.22 10:33:36)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code b3b3b0e7e6e4b2a4b5b2a1e9b4b5e0b5e0b5b6b4b1)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803666012 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803666013 2016.11.22 10:34:26)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 34306331316336223135726e643262323532623235)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803666109 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803666110 2016.11.22 10:34:26)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 9297969d91c4c38490c187c8c29597949395979493)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803666150 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803666151 2016.11.22 10:34:26)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c1c5c3949696c0d6c7c0d39bc6c792c792c7c4c6c3)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479803689253 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803689254 2016.11.22 10:34:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f6f7f2a6f1a1f4e0f3f7b0aca6f0a0f0f7f0a0f0f7)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803689306 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803689307 2016.11.22 10:34:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 35356330316364233766206f653230333432303334)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803689383 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803689384 2016.11.22 10:34:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8382d38dd6d48294858291d98485d085d085868481)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803807795 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803807796 2016.11.22 10:36:47)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 090b0d0f015e0b1f0c084f53590f5f0f080f5f0f08)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4002          1479803864733 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803864734 2016.11.22 10:37:44)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 73772c727124716576723529237525757275257572)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131843)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479803864788 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479803864789 2016.11.22 10:37:44)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a2a7aef5a1f4f3b4a0f1b7f8f2a5a7a4a3a5a7a4a3)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479803864835 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479803864836 2016.11.22 10:37:44)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code d1d5db838686d0c6d7d0c38bd6d782d782d7d4d6d3)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479803882813 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479803882814 2016.11.22 10:38:02)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 11104716114613071410574b411747171017471710)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804022870 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804022871 2016.11.22 10:40:22)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 2f21292b78797e392d7c3a757f282a292e282a292e)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804022953 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804022954 2016.11.22 10:40:22)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7e717e7f7d297f69787f6c2479782d782d787b797c)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 1379          1479804043827 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804043828 2016.11.22 10:40:43)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code 095b090f015f581f0b5a1c53590e0c0f080e0c0f08)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804043876 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804043877 2016.11.22 10:40:43)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 37643132666036203136256d303164316431323035)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4034          1479804097153 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804097154 2016.11.22 10:41:37)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 590d0a5a510e5b4f5c561f03095f0f5f585f0f5f58)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_var (_int temp1 -1 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__69(_arch 15 0 69(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__71(_arch 17 0 71(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__72(_arch 18 0 72(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4034          1479804099324 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804099325 2016.11.22 10:41:39)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code d581d787d182d7c3d0da938f85d383d3d4d383d3d4)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_var (_int temp1 -1 0 23(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__40(_arch 2 0 40(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__41(_arch 3 0 41(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__42(_arch 4 0 42(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__43(_arch 5 0 43(_assignment (_trgt(14))(_sens(2(11))))))
			(line__45(_arch 6 0 45(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__47(_arch 7 0 47(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__50(_arch 8 0 50(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__53(_arch 9 0 53(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__55(_arch 10 0 55(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__59(_arch 11 0 59(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__64(_arch 12 0 64(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__66(_arch 13 0 66(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__67(_arch 14 0 67(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__69(_arch 15 0 69(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__70(_arch 16 0 70(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__71(_arch 17 0 71(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__72(_arch 18 0 72(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804153341 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804153342 2016.11.22 10:42:33)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code d4dad186d18285c2d687c18e84d3d1d2d5d3d1d2d5)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5)(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4))(_sens(0)(1))(_read(5)(2)(3(4))(3(3))(3(2))(3(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804153394 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804153395 2016.11.22 10:42:33)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code 030c01055654021405021159040550055005060401)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 3994          1479804199460 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804199461 2016.11.22 10:43:19)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code f2f0a0a2f1a5f0e4f7f3b4a8a2f4a4f4f3f4a4f4f3)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 3990          1479804220886 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804220887 2016.11.22 10:43:40)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code afa0f1f8f8f8adb9aaaee9f5ffa9f9a9aea9f9a9ae)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 4006          1479804258467 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804258468 2016.11.22 10:44:18)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 797d7d78712e7b6f7c783f23297f2f7f787f2f7f78)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804258524 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804258525 2016.11.22 10:44:18)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b8bdefecb1eee9aebaebade2e8bfbdbeb9bfbdbeb9)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804258571 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804258572 2016.11.22 10:44:18)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e3b6b4b6b0e6f0e1e6f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 4006          1479804289170 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804289171 2016.11.22 10:44:49)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 683f3d68613f6a7e6d692e32386e3e6e696e3e6e69)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(131586)
		(197379)
		(33686018 33686018)
		(197122)
	)
	(_model . OA 19 -1)
)
I 000043 55 1379          1479804289234 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804289235 2016.11.22 10:44:49)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code a7f1a1f0a1f1f6b1a5f4b2fdf7a0a2a1a6a0a2a1a6)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
I 000051 55 2554          1479804289272 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804289273 2016.11.22 10:44:49)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code c691c6939691c7d1c0c7d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000043 55 4006          1479804305830 OA
(_unit VHDL (oa 0 6(oa 0 15))
	(_version vd0)
	(_time 1479804305831 2016.11.22 10:45:05)
	(_source (\./../src/architecture_oa.vhd\))
	(_parameters tan)
	(_code 792a2b78712e7b6f7c783f23297f2f7f787f2f7f78)
	(_ent
		(_time 1479333559077)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 8(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_i 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int D1 1 0 9(_ent(_in))))
		(_port (_int D2 1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 10(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_o 2 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Res1 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 16(_arch(_uni))))
		(_sig (_int ARes 4 0 16(_arch(_uni))))
		(_sig (_int B 4 0 16(_arch(_uni))))
		(_sig (_int BRes 4 0 16(_arch(_uni))))
		(_sig (_int C 4 0 16(_arch(_uni))))
		(_sig (_int CRes 4 0 16(_arch(_uni))))
		(_sig (_int F1 4 0 17(_arch(_uni))))
		(_sig (_int F2 4 0 17(_arch(_uni))))
		(_sig (_int F4 4 0 17(_arch(_uni))))
		(_sig (_int temp 4 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int CnT 5 0 18(_arch(_uni))))
		(_sig (_int F5 5 0 18(_arch(_uni))))
		(_sig (_int F3 -1 0 19(_arch(_uni))))
		(_sig (_int CF -1 0 19(_arch(_uni))))
		(_sig (_int O_F -1 0 19(_arch(_uni))))
		(_sig (_int TgB -1 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_trgt(7)(8)(9)(10)(11)(12)(5))(_sens(0)(1)(8)(10)(12))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_assignment (_trgt(13))(_sens(7(d_7_4))(7(d_7_0))(9(d_7_0))(2(25))(2(16))(2(11))(2(5))))))
			(line__38(_arch 2 0 38(_assignment (_trgt(16))(_sens(7(d_7_0))(11(d_7_0))))))
			(line__39(_arch 3 0 39(_assignment (_alias((CF)(C(7))))(_simpleassign BUF)(_trgt(20))(_sens(11(7))))))
			(line__40(_arch 4 0 40(_assignment (_trgt(21))(_sens(7(7))(16(7))(20)))))
			(line__41(_arch 5 0 41(_assignment (_trgt(14))(_sens(2(11))))))
			(line__43(_arch 6 0 43(_assignment (_trgt(19))(_sens(11(7))(20)(2(9))))))
			(line__45(_arch 7 0 45(_assignment (_trgt(15))(_sens(11(d_7_0))(2(1))(2(2))(4)))))
			(line__48(_arch 8 0 48(_assignment (_trgt(18))(_sens(2(15))(2(4))))))
			(line__51(_arch 9 0 51(_assignment (_trgt(8))(_sens(7(d_6_0))(2(24))(2(22))(2(20))(2(18))(2(14))(2(1))(3)))))
			(line__53(_arch 10 0 53(_assignment (_trgt(10))(_sens(9(d_7_1))(11(0))(15)(2(19))(2(2))))))
			(line__57(_arch 11 0 57(_assignment (_trgt(12))(_sens(11(d_6_0))(11(d_7_1))(11(d_7_0))(13)(14)(19)(2(23))(2(21))(2(17))(2(10))(2(9))(2(25))(2(16))(2(11))(2(5))(2(13))(2(3))))))
			(line__62(_arch 12 0 62(_assignment (_trgt(17))(_sens(17)(18)(2(26))(2(8))(2(15))(2(4))))))
			(line__64(_arch 13 0 64(_assignment (_alias((Res1)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(9(d_7_0))(11(d_7_0))))))
			(line__65(_arch 14 0 65(_assignment (_trgt(22))(_sens(9(0))(2(6))))))
			(line__67(_arch 15 0 67(_assignment (_alias((x_o(1))(B(0))))(_trgt(5(1)))(_sens(9(0))))))
			(line__68(_arch 16 0 68(_assignment (_alias((x_o(2))(O_F)))(_trgt(5(2)))(_sens(21)))))
			(line__69(_arch 17 0 69(_assignment (_trgt(5(3)))(_sens(17)))))
			(line__70(_arch 18 0 70(_assignment (_alias((x_o(4))(TgB)))(_trgt(5(4)))(_sens(22)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036)
		(67372036 67372036)
		(67372036 67372036)
		(67372036 67372036)
		(33686018)
		(33686018 50463234)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(197122)
		(131586)
	)
	(_model . OA 19 -1)
)
V 000043 55 1379          1479804305882 ua
(_unit VHDL (ua 0 6(ua 0 13))
	(_version vd0)
	(_time 1479804305883 2016.11.22 10:45:05)
	(_source (\./../src/architecture_ua.vhd\))
	(_parameters tan)
	(_code b7e5b6e3b1e1e6a1b5e4a2ede7b0b2b1b6b0b2b1b6)
	(_ent
		(_time 1479332591335)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in)(_event))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~12 0 9(_array -1 ((_dto i 4 i 1)))))
		(_port (_int x_i 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~12 0 10(_array -1 ((_dto i 26 i 1)))))
		(_port (_int y_o 1 0 10(_ent(_out))))
		(_type (_int TState 0 14(_enum1 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 (_to i 0 i 11))))
		(_sig (_int State 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(4(26))(4(25))(4(24))(4(23))(4(22))(4(21))(4(20))(4(19))(4(18))(4(17))(4(16))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(15))(4(14))(4(13))(4)(5))(_sens(0)(1))(_read(2)(3(4))(3(3))(3(2))(3(1))(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
	)
	(_model . ua 1 -1)
)
V 000051 55 2554          1479804305946 controller
(_unit VHDL (controller 0 6(controller 0 13))
	(_version vd0)
	(_time 1479804305947 2016.11.22 10:45:05)
	(_source (\./../src/controller.vhd\))
	(_parameters tan)
	(_code f6a5f1a6a6a1f7e1f0f7e4acf1f0a5f0a5f0f3f1f4)
	(_ent
		(_time 1479336524113)
	)
	(_comp
		(UA
			(_object
				(_port (_int clk -1 0 17(_ent (_in))))
				(_port (_int rst -1 0 17(_ent (_in))))
				(_port (_int OP -1 0 18(_ent (_in))))
				(_port (_int x_i 4 0 19(_ent (_in))))
				(_port (_int y_o 5 0 20(_ent (_out))))
			)
		)
		(OA
			(_object
				(_port (_int clk -1 0 25(_ent (_in))))
				(_port (_int rst -1 0 25(_ent (_in))))
				(_port (_int y_i 6 0 26(_ent (_in))))
				(_port (_int D1 7 0 27(_ent (_in))))
				(_port (_int D2 7 0 27(_ent (_in))))
				(_port (_int x_o 8 0 28(_ent (_out))))
				(_port (_int Res1 9 0 29(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 35(_comp UA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((OP)(OP))
			((x_i)(x_v))
			((y_o)(y_v))
		)
		(_use (_ent . UA)
		)
	)
	(_inst DATA 0 36(_comp OA)
		(_port
			((clk)(clk))
			((rst)(rst))
			((y_i)(y_v))
			((D1)(Data1))
			((D2)(Data2))
			((x_o)(x_v))
			((Res1)(Result))
		)
		(_use (_ent . OA)
		)
	)
	(_object
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int rst -1 0 7(_ent(_in))))
		(_port (_int OP -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Data1 0 0 8(_ent(_in))))
		(_port (_int Data2 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Result 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~13 0 14(_array -1 ((_dto i 26 i 1)))))
		(_sig (_int y_v 2 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~13 0 15(_array -1 ((_dto i 4 i 1)))))
		(_sig (_int x_v 3 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~132 0 19(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~134 0 20(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{26~downto~1}~136 0 26(_array -1 ((_dto i 26 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 27(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~1}~138 0 28(_array -1 ((_dto i 4 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
