
---------- Begin Simulation Statistics ----------
final_tick                               946127547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739140                       # Number of bytes of host memory used
host_op_rate                                    91571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12155.45                       # Real time elapsed on the host
host_tick_rate                               77835656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109462791                       # Number of instructions simulated
sim_ops                                    1113089265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.946128                       # Number of seconds simulated
sim_ticks                                946127547000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.442031                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              136429136                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           154258257                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13918724                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        205515007                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16876555                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16955728                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           79173                       # Number of indirect misses.
system.cpu0.branchPred.lookups              264519225                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850988                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906007                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8112056                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252658910                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33942616                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26066304                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016658563                       # Number of instructions committed
system.cpu0.commit.committedOps            1017567115                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1679556478                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.605855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400545                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1194624418     71.13%     71.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    288820012     17.20%     88.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72052658      4.29%     92.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     64852368      3.86%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14311285      0.85%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6064988      0.36%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3243256      0.19%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1644877      0.10%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33942616      2.02%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1679556478                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546222                       # Number of function calls committed.
system.cpu0.commit.int_insts                983079574                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316458377                       # Number of loads committed
system.cpu0.commit.membars                    1814470                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814476      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563678580     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031684      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317364376     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124866910     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017567115                       # Class of committed instruction
system.cpu0.commit.refs                     442231314                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016658563                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017567115                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.844529                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.844529                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184857846                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5810795                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           132083458                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1063054931                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               743820367                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                749078214                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8121506                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4247039                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2563538                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  264519225                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                173222986                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    937327346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5738463                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1072720155                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27856356                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141058                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         737185849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         153305691                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572039                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1688441471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               919849071     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               577940405     34.23%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111845935      6.62%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60443385      3.58%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10610284      0.63%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3903817      0.23%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  134493      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813118      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1900963      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1688441471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       54                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      186814570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8233200                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255023393                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554630                       # Inst execution rate
system.cpu0.iew.exec_refs                   457886167                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127336912                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152243723                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            329581401                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911403                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5024491                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128157553                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1043622307                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            330549255                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4648369                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1040073947                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                909728                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3428477                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8121506                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5279366                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19779635                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        12857                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9696                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3663242                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13123024                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2384605                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9696                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1140866                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7092334                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                456344308                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030656791                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827608                       # average fanout of values written-back
system.cpu0.iew.wb_producers                377674086                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549609                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1030734498                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1273990190                       # number of integer regfile reads
system.cpu0.int_regfile_writes              656899261                       # number of integer regfile writes
system.cpu0.ipc                              0.542144                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.542144                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816110      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            572397502     54.79%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140349      0.78%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811749      0.17%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           333883657     31.96%     87.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126672893     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1044722317                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           57                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1277784                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001223                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 238469     18.66%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                911085     71.30%     89.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               128228     10.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1044183932                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3779241486                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1030656734                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1069685999                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1040896268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1044722317                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726039                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26055107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77714                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           691                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13180114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1688441471                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          933993979     55.32%     55.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          547796491     32.44%     87.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          145384463      8.61%     96.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47456877      2.81%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8712915      0.52%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2624593      0.16%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1626526      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712528      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             133099      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1688441471                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557109                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14760124                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1043267                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           329581401                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128157553                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1659                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1875256041                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16999065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165145751                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647591311                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6210589                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               752551115                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7016112                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23706                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1293903054                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1055614250                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          676819314                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                742362691                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6535542                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8121506                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19915121                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29227936                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               54                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1293903000                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        345287                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5066                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13533211                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5066                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2689226299                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2096162248                       # The number of ROB writes
system.cpu0.timesIdled                       26490326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1624                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.799345                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5852237                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7067975                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           774503                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9664111                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            224679                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         234379                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9700                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10951925                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13502                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905800                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           631911                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767616                       # Number of branches committed
system.cpu1.commit.bw_lim_events               791371                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718043                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4436814                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37205284                       # Number of instructions committed
system.cpu1.commit.committedOps              38111252                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    208505698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182783                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823990                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    192378915     92.27%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7855254      3.77%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2831419      1.36%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2563619      1.23%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       881258      0.42%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       245994      0.12%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       888743      0.43%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69125      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       791371      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    208505698                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377784                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35820788                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10299957                       # Number of loads committed
system.cpu1.commit.membars                    1811644                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811644      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22367009     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11205757     29.40%     92.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2726701      7.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38111252                       # Class of committed instruction
system.cpu1.commit.refs                      13932470                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37205284                       # Number of Instructions Simulated
system.cpu1.committedOps                     38111252                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.644538                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.644538                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            183243217                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               150887                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5613171                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              44959450                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5810600                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17681627                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                632887                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               346987                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2057954                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10951925                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5625302                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    202326424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81867                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      45781368                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1550958                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052150                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6324381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6076916                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.218000                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         209426285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651245                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180444502     86.16%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17540301      8.38%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6973979      3.33%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3023750      1.44%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1185453      0.57%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197355      0.09%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   43579      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      72      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17294      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           209426285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         580372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              672705                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9348296                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195135                       # Inst execution rate
system.cpu1.iew.exec_refs                    14945672                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3872546                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              162465835                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11377778                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906640                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           674238                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4048979                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           42541994                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11073126                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           695389                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             40979590                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                832422                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               901588                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                632887                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2764246                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          172009                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5086                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1354                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3327                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1077821                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       416466                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1354                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       246967                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425738                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22038058                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40524674                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843353                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18585854                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192969                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40542200                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51917935                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26624142                       # number of integer regfile writes
system.cpu1.ipc                              0.177162                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177162                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811846      4.35%      4.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24686031     59.23%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12175178     29.21%     92.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3001778      7.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41674979                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1011730                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024277                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 176893     17.48%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                748296     73.96%     91.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                86539      8.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              40874849                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293827821                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40524662                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46973648                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39823542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41674979                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718452                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4430741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            39874                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2139347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    209426285                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198996                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647069                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          183805557     87.77%     87.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16142087      7.71%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5748583      2.74%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1913619      0.91%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1256015      0.60%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             235521      0.11%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             216397      0.10%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              73226      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35280      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      209426285                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198446                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6033121                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          618039                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11377778                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4048979                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       210006657                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1682230658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172214587                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24989665                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5898156                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6809617                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1009532                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13943                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56146318                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44079724                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28851673                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18361512                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4457890                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                632887                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11386818                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3862008                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56146306                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20864                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               805                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11794466                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           804                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   250261223                       # The number of ROB reads
system.cpu1.rob.rob_writes                   86020806                       # The number of ROB writes
system.cpu1.timesIdled                          12732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.517785                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3864789                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4519281                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           426010                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7127753                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            158098                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         162269                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4171                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7762517                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4301                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905812                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           315213                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448600                       # Number of branches committed
system.cpu2.commit.bw_lim_events               642503                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718059                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2850307                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908832                       # Number of instructions committed
system.cpu2.commit.committedOps              29814817                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    196570136                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151675                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.770185                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    184373899     93.80%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5958625      3.03%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1900942      0.97%     97.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1993292      1.01%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       569323      0.29%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       187880      0.10%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       887988      0.45%     99.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        55684      0.03%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       642503      0.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    196570136                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280391                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27818602                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347348                       # Number of loads committed
system.cpu2.commit.membars                    1811671                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811671      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16924057     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253160     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825788      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814817                       # Class of committed instruction
system.cpu2.commit.refs                      11078960                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908832                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814817                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.827678                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.827678                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            180633011                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               116581                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3702953                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33942718                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3717397                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10430488                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                315753                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               281860                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2037576                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7762517                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4174736                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    192184241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34013                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      34152046                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 853100                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039328                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4523433                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4022887                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.173027                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         197134225                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.177844                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.597774                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               176026428     89.29%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12241979      6.21%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5304326      2.69%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2256533      1.14%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1106308      0.56%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184247      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11380      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      35      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2989      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           197134225                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         245962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              346547                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6846159                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.160778                       # Inst execution rate
system.cpu2.iew.exec_refs                    11677356                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2797389                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160509327                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9004456                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906640                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           312536                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2851209                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32661069                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8879967                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           371782                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             31734423                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                821722                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               888889                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                315753                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2698044                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13159                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          143509                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5034                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         3629                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       657108                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       119597                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           556                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       119950                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        226597                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18083298                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31499566                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861806                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15584300                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.159588                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31509387                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39580181                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21113445                       # number of integer regfile writes
system.cpu2.ipc                              0.146463                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146463                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811862      5.64%      5.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18504928     57.64%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9889895     30.80%     94.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1899377      5.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32106205                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     981500                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030570                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 175471     17.88%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                730132     74.39%     92.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                75895      7.73%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31275829                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         262375230                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31499554                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         35507712                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29942609                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32106205                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718460                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2846251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            47121                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1196780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    197134225                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.162865                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.602194                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          177658698     90.12%     90.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12476946      6.33%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3972876      2.02%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1329515      0.67%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1184101      0.60%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             218790      0.11%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             211741      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58302      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              23256      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      197134225                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.162662                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5668397                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          589774                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9004456                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2851209                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu2.numCycles                       197380187                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1694857022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170159547                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19867320                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5759880                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4384761                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                878362                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9361                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41825337                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33442811                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22390033                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11386644                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4151049                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                315753                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10865282                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2522713                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        41825325                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22238                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11476066                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   228591847                       # The number of ROB reads
system.cpu2.rob.rob_writes                   65897008                       # The number of ROB writes
system.cpu2.timesIdled                           4964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.417914                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3698637                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4090602                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           761669                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6691779                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            177374                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         370532                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          193158                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7432780                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1155                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905804                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           447738                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864543                       # Number of branches committed
system.cpu3.commit.bw_lim_events               483615                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718025                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3561143                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26690112                       # Number of instructions committed
system.cpu3.commit.committedOps              27596081                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    162884251                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.169421                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.794123                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    151094255     92.76%     92.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5950549      3.65%     96.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1992791      1.22%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1782827      1.09%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       456818      0.28%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       175868      0.11%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896759      0.55%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        50769      0.03%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       483615      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    162884251                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240745                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25661724                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7864114                       # Number of loads committed
system.cpu3.commit.membars                    1811650                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811650      6.56%      6.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15432462     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769918     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581910      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27596081                       # Class of committed instruction
system.cpu3.commit.refs                      10351840                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26690112                       # Number of Instructions Simulated
system.cpu3.committedOps                     27596081                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.138957                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.138957                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            146920636                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               315161                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3551250                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33864956                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4382281                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9849769                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                448082                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               469077                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2086763                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7432780                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4174400                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    158118130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                65355                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      34693559                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1524026                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.045363                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4807374                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3876011                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.211740                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         163687531                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.217490                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.666647                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               143073375     87.41%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11282575      6.89%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5293444      3.23%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2602748      1.59%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1257660      0.77%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  175559      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1519      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      27      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     624      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           163687531                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         161928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              476817                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6414032                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.183940                       # Inst execution rate
system.cpu3.iew.exec_refs                    11003256                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2524800                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              126911391                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8566417                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906622                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           666107                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2541304                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31153785                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8478456                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319172                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30138503                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                821492                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1065762                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                448082                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2959322                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11020                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          120339                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3013                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1412                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       702303                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        53578                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           223                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        92033                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        384784                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17332156                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29941928                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.874205                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15151864                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.182740                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29946491                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37243129                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20240921                       # number of integer regfile writes
system.cpu3.ipc                              0.162894                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.162894                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811841      5.95%      5.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17567506     57.68%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9456533     31.05%     94.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1621652      5.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30457675                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     954544                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031340                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 150906     15.81%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                725319     75.99%     91.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                78317      8.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29600364                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         225638781                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     29941916                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         34711649                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28435351                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30457675                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718434                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3557703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            81382                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1287446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    163687531                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.186072                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.637242                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          144843246     88.49%     88.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12673642      7.74%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3247253      1.98%     98.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1198340      0.73%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286482      0.79%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             175134      0.11%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             193049      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              48465      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21920      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      163687531                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.185888                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5529501                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          511987                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8566417                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2541304                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu3.numCycles                       163849459                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1728387319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              136281554                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18458388                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5889154                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5480058                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                749496                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5445                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             40663043                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32891463                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22681808                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10418978                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4226274                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                448082                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11040650                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4223420                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        40663031                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         18209                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               726                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11714859                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           726                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   193556885                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63119896                       # The number of ROB writes
system.cpu3.timesIdled                           1953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1467157                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                30714                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1622451                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11427665                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4973939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9880573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2078800                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88478                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63783004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4761258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    127763911                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4849736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2497659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2827299                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2079208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1030                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            595                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2474139                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2474100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2497660                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14852321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14852321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    499139712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               499139712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4974055                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4974055    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4974055                       # Request fanout histogram
system.membus.respLayer1.occupancy        26361945760                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22573778038                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7000550396.694215                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39220287000.279991                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 343835769000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    99060949000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 847066598000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4166675                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4166675                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4166675                       # number of overall hits
system.cpu2.icache.overall_hits::total        4166675                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8061                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8061                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8061                       # number of overall misses
system.cpu2.icache.overall_misses::total         8061                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    270265000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    270265000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    270265000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    270265000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4174736                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4174736                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4174736                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4174736                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001931                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001931                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001931                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001931                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33527.477980                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33527.477980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33527.477980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33527.477980                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          592                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    84.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6411                       # number of writebacks
system.cpu2.icache.writebacks::total             6411                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1618                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1618                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6443                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6443                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    229236000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    229236000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    229236000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    229236000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001543                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001543                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001543                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001543                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35579.078069                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35579.078069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35579.078069                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35579.078069                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6411                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4166675                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4166675                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8061                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8061                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    270265000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    270265000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4174736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4174736                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001931                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001931                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33527.477980                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33527.477980                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    229236000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    229236000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001543                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001543                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35579.078069                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35579.078069                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987390                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3831997                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6411                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           597.722196                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370930000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987390                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8355915                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8355915                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8434633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8434633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8434633                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8434633                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2067966                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2067966                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2067966                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2067966                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 199482105621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 199482105621                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 199482105621                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 199482105621                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10502599                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10502599                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10502599                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10502599                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.196900                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.196900                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.196900                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.196900                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 96462.952302                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96462.952302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 96462.952302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96462.952302                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       947676                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       201878                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            12723                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2418                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.485263                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.489661                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       938328                       # number of writebacks
system.cpu2.dcache.writebacks::total           938328                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1524290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1524290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1524290                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1524290                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543676                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543676                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54410584000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54410584000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54410584000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54410584000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051766                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051766                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051766                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051766                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100079.061794                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100079.061794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100079.061794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100079.061794                       # average overall mshr miss latency
system.cpu2.dcache.replacements                938328                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7472416                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7472416                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1204768                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1204768                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 109105782500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 109105782500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8677184                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8677184                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.138843                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.138843                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90561.653779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90561.653779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       945923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       945923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  22506499000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  22506499000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029831                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86949.715080                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86949.715080                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       962217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        962217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       863198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       863198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  90376323121                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  90376323121                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825415                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.472878                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.472878                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104699.412094                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104699.412094                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       578367                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       578367                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284831                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284831                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31904085000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31904085000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.156036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.156036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112010.578203                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112010.578203                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          129                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2513000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2513000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.246183                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.246183                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19480.620155                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19480.620155                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           40                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.076336                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.076336                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7287.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7287.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455041                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455041                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5452.095808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5452.095808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       772500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       772500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4681.818182                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4681.818182                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       463500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       463500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       436500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       436500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496483                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496483                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40294739000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40294739000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905812                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905812                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451892                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451892                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 98440.958251                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 98440.958251                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39885410000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39885410000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451892                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451892                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 97440.958251                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 97440.958251                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.742695                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9881455                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952745                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.371563                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370941500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.742695                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.898209                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.898209                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23771377                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23771377                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7446768030.172414                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40029110877.700912                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     96.55%     96.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 343835779500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    82302455500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 863825091500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4171528                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4171528                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4171528                       # number of overall hits
system.cpu3.icache.overall_hits::total        4171528                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2872                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2872                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2872                       # number of overall misses
system.cpu3.icache.overall_misses::total         2872                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    164646999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    164646999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    164646999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    164646999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4174400                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4174400                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4174400                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4174400                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000688                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000688                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000688                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000688                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57328.342270                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57328.342270                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57328.342270                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57328.342270                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          438                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2318                       # number of writebacks
system.cpu3.icache.writebacks::total             2318                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          522                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2350                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2350                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2350                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2350                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    136109499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    136109499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    136109499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    136109499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000563                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000563                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000563                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000563                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57918.935745                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57918.935745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57918.935745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57918.935745                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2318                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4171528                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4171528                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2872                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2872                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    164646999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    164646999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4174400                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4174400                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000688                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000688                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57328.342270                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57328.342270                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2350                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2350                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    136109499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    136109499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57918.935745                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57918.935745                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987185                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3898510                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2318                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1681.842105                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377798000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987185                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999600                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999600                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8351150                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8351150                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7958675                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7958675                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7958675                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7958675                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1935934                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1935934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1935934                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1935934                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 187561989537                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 187561989537                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 187561989537                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 187561989537                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9894609                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9894609                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9894609                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9894609                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.195655                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.195655                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.195655                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.195655                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96884.495823                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96884.495823                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96884.495823                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96884.495823                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       831029                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       145143                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11233                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1770                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.981038                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.001695                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770539                       # number of writebacks
system.cpu3.dcache.writebacks::total           770539                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1453298                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1453298                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1453298                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1453298                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482636                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482636                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47269986182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47269986182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47269986182                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47269986182                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048778                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048778                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048778                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048778                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97941.277033                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97941.277033                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97941.277033                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97941.277033                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770539                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7155196                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7155196                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1157871                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1157871                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 104811031500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 104811031500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8313067                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8313067                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.139283                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.139283                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90520.473783                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90520.473783                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       907434                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       907434                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250437                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250437                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  21677629000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21677629000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.030126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030126                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86559.210500                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86559.210500                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       803479                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        803479                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       778063                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       778063                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  82750958037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  82750958037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.491965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.491965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 106355.086975                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106355.086975                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       545864                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       545864                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232199                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232199                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  25592357182                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  25592357182                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 110217.344528                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110217.344528                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          140                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3053000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3053000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.276134                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.276134                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21807.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21807.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.096647                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.096647                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9306.122449                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9306.122449                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          142                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       842000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       842000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.403409                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.403409                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5929.577465                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5929.577465                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          139                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       712000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       712000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.394886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.394886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5122.302158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5122.302158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       137500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       137500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607720                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607720                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298084                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298084                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28680599000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28680599000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905804                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329082                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329082                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96216.499376                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96216.499376                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298084                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298084                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28382515000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28382515000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329082                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329082                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95216.499376                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95216.499376                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.759100                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9345890                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           780414                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.975554                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377809500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.759100                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.898722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.898722                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22382983                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22382983                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       708294875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1340360259.876394                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3933614000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937628008500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8499538500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    138761706                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       138761706                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    138761706                       # number of overall hits
system.cpu0.icache.overall_hits::total      138761706                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     34461280                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      34461280                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     34461280                       # number of overall misses
system.cpu0.icache.overall_misses::total     34461280                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 465155141499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 465155141499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 465155141499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 465155141499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    173222986                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    173222986                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    173222986                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    173222986                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.198942                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.198942                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.198942                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.198942                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13497.906680                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13497.906680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13497.906680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13497.906680                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2984                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.786667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     31770681                       # number of writebacks
system.cpu0.icache.writebacks::total         31770681                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2690564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2690564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2690564                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2690564                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     31770716                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     31770716                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     31770716                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     31770716                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 406222487500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 406222487500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 406222487500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 406222487500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183409                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183409                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183409                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183409                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12786.066499                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12786.066499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12786.066499                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12786.066499                       # average overall mshr miss latency
system.cpu0.icache.replacements              31770681                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    138761706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      138761706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     34461280                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     34461280                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 465155141499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 465155141499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    173222986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    173222986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.198942                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.198942                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13497.906680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13497.906680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2690564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2690564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     31770716                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     31770716                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 406222487500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 406222487500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183409                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183409                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12786.066499                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12786.066499                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170532174                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         31770683                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.367595                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        378216687                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       378216687                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    389482849                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       389482849                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    389482849                       # number of overall hits
system.cpu0.dcache.overall_hits::total      389482849                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42106621                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42106621                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42106621                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42106621                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 847543715671                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 847543715671                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 847543715671                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 847543715671                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    431589470                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    431589470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    431589470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    431589470                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097562                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097562                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097562                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097562                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20128.514128                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20128.514128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20128.514128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20128.514128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4644293                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       243230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           118056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2746                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.339746                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.576111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29359693                       # number of writebacks
system.cpu0.dcache.writebacks::total         29359693                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13079118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13079118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13079118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13079118                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     29027503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     29027503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     29027503                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     29027503                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 449198538386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 449198538386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 449198538386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 449198538386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.067257                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.067257                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.067257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.067257                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15474.928670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15474.928670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15474.928670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15474.928670                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29359693                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    270541766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      270541766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36184015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36184015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 637176995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 637176995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    306725781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    306725781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17609.350303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17609.350303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10742230                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10742230                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25441785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25441785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 360847010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 360847010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14183.242646                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14183.242646                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118941083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118941083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5922606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5922606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 210366720171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 210366720171                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124863689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124863689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35519.283263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35519.283263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2336888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2336888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3585718                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3585718                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88351528386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88351528386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028717                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24639.842951                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24639.842951                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1503                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1503                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    110434000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    110434000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73475.715236                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73475.715236                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1474                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1474                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1181000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1181000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40724.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40724.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2976                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2976                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          263                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          263                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1588000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1588000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6038.022814                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6038.022814                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.080272                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.080272                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5107.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5107.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558901                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558901                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34158404500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34158404500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98409.144469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98409.144469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347106                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347106                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33811298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33811298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97409.144469                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97409.144469                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945088                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          419421349                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29374336                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.278496                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945088                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998284                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998284                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        894378452                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       894378452                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            31500487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28021060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              121458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              115100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              132625                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59911203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           31500487                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28021060                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14806                       # number of overall hits
system.l2.overall_hits::.cpu1.data             121458                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4635                       # number of overall hits
system.l2.overall_hits::.cpu2.data             115100                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1032                       # number of overall hits
system.l2.overall_hits::.cpu3.data             132625                       # number of overall hits
system.l2.overall_hits::total                59911203                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            270222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1338094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            861670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            823440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            637598                       # number of demand (read+write) misses
system.l2.demand_misses::total                3938049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           270222                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1338094                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3899                       # number of overall misses
system.l2.overall_misses::.cpu1.data           861670                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1808                       # number of overall misses
system.l2.overall_misses::.cpu2.data           823440                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1318                       # number of overall misses
system.l2.overall_misses::.cpu3.data           637598                       # number of overall misses
system.l2.overall_misses::total               3938049                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22352951994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133128275154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    363904499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  95037545675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    166519500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  91139446656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    120145998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  72554817752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     414863607228                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22352951994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133128275154                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    363904499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  95037545675                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    166519500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  91139446656                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    120145998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  72554817752                       # number of overall miss cycles
system.l2.overall_miss_latency::total    414863607228                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        31770709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29359154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18705                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          983128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          770223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             63849252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       31770709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29359154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18705                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         983128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         770223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            63849252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.208447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.280615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.877363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.560851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827810                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061677                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.208447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.280615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.877363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.560851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827810                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061677                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82720.696294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99490.973843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93332.777379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110294.597323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92101.493363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110681.344914                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91157.813354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113793.985790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105347.497512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82720.696294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99490.973843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93332.777379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110294.597323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92101.493363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110681.344914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91157.813354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113793.985790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105347.497512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             767564                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15689                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.923705                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    585197                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2827300                       # number of writebacks
system.l2.writebacks::total                   2827300                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               67526                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              67526                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       270191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1306796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       849381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       811685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       626237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3870523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       270191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1306796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       849381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       811685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       626237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1113958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4984481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19649292994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117666986350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    307712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85360293379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    131667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  81883929344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     94434998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  65126541938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370220858003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19649292994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117666986350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    307712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85360293379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    131667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  81883929344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     94434998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  65126541938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 106561161837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 476782019840                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.192676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.235915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.864838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.471915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.813059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060620                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.192676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.235915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.864838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.471915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.813059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72723.713943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90042.352708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85380.688124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100497.060070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86623.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100881.412548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85153.289450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103996.636957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95651.377864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72723.713943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90042.352708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85380.688124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100497.060070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86623.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100881.412548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85153.289450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103996.636957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95659.945740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95653.292658                       # average overall mshr miss latency
system.l2.replacements                        9693412                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6089151                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6089151                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6089151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6089151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57619185                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57619185                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57619185                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57619185                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1113958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1113958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 106561161837                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 106561161837                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95659.945740                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95659.945740                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  154                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 87                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1477000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1506500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.068182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.062500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.156863                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.360996                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20513.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17316.091954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1453000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       160500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1753000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.068182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.062500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.156863                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.360996                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20180.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20149.425287                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.275862                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.192308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       158499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       555999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.275862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.192308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.107143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3138971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            48143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            49759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            65526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3302399                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         779011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         630432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         454868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2514886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79258193588                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  71979618616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  69910301110                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  52157099149                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  273305212463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3917982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       520394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5817285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.198830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.931098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.874084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.432313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101742.072433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110640.000947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110892.691218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114664.252374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108674.990621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        19793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7363                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         7205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            41822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       759218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       643114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       623069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       447663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2473064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70000299681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  64733463205                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  62888147709                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  46862259740                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 244484170335                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.920420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.916021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.860239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.425123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92200.526965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100656.280543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100932.878556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104682.003516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98858.812524                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      31500487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           31520960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       270222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           277247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22352951994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    363904499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    166519500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    120145998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23003521991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     31770709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       31798207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.208447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.280615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.560851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82720.696294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93332.777379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92101.493363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91157.813354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82971.220576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          288                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           823                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       270191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3604                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       276424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19649292994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    307712000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    131667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     94434998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20183106992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.192676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.235915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.471915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72723.713943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85380.688124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86623.026316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85153.289450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73015.031227                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24882089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        73315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        65341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        67099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25087844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       559083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       211095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       193008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       182730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1145916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53870081566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  23057927059                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  21229145546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20397718603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118554872774                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25441172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26233760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742221                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.747082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.731420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96354.354480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109230.095734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109991.013564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111627.639703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103458.606716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       547578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       206267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       188616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       178574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1121035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47666686669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20626830174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  18995781635                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  18264282198                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 105553580676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.725245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.730082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.714785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87050.039755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100000.631095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 100711.401127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102278.507498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94157.257067                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           98                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           93                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           86                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               464                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          291                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          125                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             737                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2372483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2208980                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1155990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1513487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7250940                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          478                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          262                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          218                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          243                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.608787                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.625954                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.573394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.646091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.613655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8152.862543                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13469.390244                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  9247.920000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9640.044586                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9838.453189                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          255                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          630                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5185469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3001720                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2258475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2850468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13296132                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.533473                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.511450                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.495413                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.547325                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.524563                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20335.172549                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22400.895522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20911.805556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21432.090226                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21104.971429                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999904                       # Cycle average of tags in use
system.l2.tags.total_refs                   128591971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9693982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.265134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.299047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.583551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.900952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.974041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.894538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.641561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.683336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.442173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.102868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.245052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1030167182                       # Number of tag accesses
system.l2.tags.data_accesses               1030167182                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17292160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83662656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        230656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54373888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      51962624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         70976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      40093184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     70409152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          318192576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17292160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       230656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17691072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180947136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180947136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         270190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1307229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         849592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         811916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         626456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1100143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4971759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2827299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2827299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18276775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         88426403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           243790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57469934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           102819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54921373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            75017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42376088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     74418245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             336310445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18276775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       243790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       102819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        75017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18698401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191250256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191250256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191250256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18276775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        88426403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          243790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57469934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          102819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54921373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           75017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42376088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     74418245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            527560701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2746447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    270190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1209895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    843528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    803033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    617905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1098532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004253963750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10167702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2587410                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4971760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2827299                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4971760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2827299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 122444                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80852                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            236139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            226051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            589641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            400501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            323498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            315824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            321962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            264399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           286012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           257719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           371487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           270424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            166874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            181960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           155644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190452226127                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24246580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            281376901127                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39274.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58024.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2653880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1583168                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4971760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2827299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1480568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1197595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  856430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  496981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   92364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   38937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  51015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  69012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 119001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 160090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 185826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 187806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 189731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 184229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 176772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 168977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3358676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.736957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.476948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.992158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2266268     67.48%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       595033     17.72%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       219414      6.53%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        96912      2.89%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42093      1.25%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23578      0.70%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16324      0.49%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13211      0.39%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85843      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3358676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.638524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.321474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169323    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169328                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.203451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           153938     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1460      0.86%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9188      5.43%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2948      1.74%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1070      0.63%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              396      0.23%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              178      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               38      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169328                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310356224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7836416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175770816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               318192640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180947136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    336.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  946127533000                       # Total gap between requests
system.mem_ctrls.avgGap                     121313.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17292160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     77433280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       230656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53985792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     51394112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        70976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     39545920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     70306048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175770816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18276774.685221165419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 81842326.909862190485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 243789.540566035343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57059740.170529037714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 102819.118107761853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54320490.046993628144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 75017.369724676246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 41797662.614721439779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 74309270.692865684628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185779197.062106043100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       270190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1307229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       849592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       811916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       626456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1100144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2827299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8508267432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64162925136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155901015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  49827786011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     67585253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  47956150225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     47725756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  38980544770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  71670015529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22729348950553                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31489.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49083.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43257.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58649.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44463.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59065.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43034.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62223.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65146.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8039244.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11404315020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6061518210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16215004260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7169737860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74686135680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     212841368130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     184078141920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       512456221080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.635451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 476353919870                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31593120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 438180507130                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12576710160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6684657210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18409111980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7166569320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74686135680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     280598561460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127019452800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       527141198610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.156591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 327163023796                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31593120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 587371403204                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7506788924.107142                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   40717432990.907761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          108     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 343835686500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   105367187500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 840760359500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5601580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5601580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5601580                       # number of overall hits
system.cpu1.icache.overall_hits::total        5601580                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23722                       # number of overall misses
system.cpu1.icache.overall_misses::total        23722                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    671041500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    671041500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    671041500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    671041500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5625302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5625302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5625302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5625302                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28287.728691                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28287.728691                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28287.728691                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28287.728691                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18673                       # number of writebacks
system.cpu1.icache.writebacks::total            18673                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5017                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5017                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5017                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5017                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18705                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18705                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18705                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    557814500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    557814500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    557814500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    557814500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003325                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003325                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29821.678696                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29821.678696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29821.678696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29821.678696                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18673                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5601580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5601580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    671041500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    671041500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5625302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5625302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28287.728691                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28287.728691                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5017                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5017                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18705                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    557814500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    557814500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29821.678696                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29821.678696                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987602                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5428349                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18673                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           290.705778                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363929000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987602                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999613                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11269309                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11269309                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11216641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11216641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11216641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11216641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2328987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2328987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2328987                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2328987                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 219599681962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 219599681962                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 219599681962                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 219599681962                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13545628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13545628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13545628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13545628                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.171936                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171936                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.171936                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171936                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94289.784341                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94289.784341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94289.784341                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94289.784341                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1318161                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       203439                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18628                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2420                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.762347                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.065702                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       983426                       # number of writebacks
system.cpu1.dcache.writebacks::total           983426                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1741673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1741673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1741673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1741673                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       587314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       587314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       587314                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       587314                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  58299296445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58299296445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  58299296445                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58299296445                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043358                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99264.271659                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99264.271659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99264.271659                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99264.271659                       # average overall mshr miss latency
system.cpu1.dcache.replacements                983426                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9457878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9457878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1361434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1361434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 119478385000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 119478385000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10819312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10819312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87759.219323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87759.219323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1076479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1076479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284955                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24460834000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24460834000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026338                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026338                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85841.041568                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85841.041568                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1758763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1758763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       967553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       967553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 100121296962                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100121296962                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.354894                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.354894                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103478.876053                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103478.876053                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       665194                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       665194                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302359                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302359                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33838462445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33838462445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111914.851038                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111914.851038                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          379                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          379                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2470000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2470000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.264078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.264078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18161.764706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18161.764706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       354500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       354500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7234.693878                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7234.693878                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1051500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1051500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.444744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444744                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6372.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6372.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       900500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       900500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.444744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.444744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5457.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5457.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       213500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       213500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410760                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410760                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40445522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40445522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905800                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905800                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98465.095189                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98465.095189                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410760                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410760                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40034762500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40034762500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453478                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453478                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97465.095189                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97465.095189                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.288475                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12708019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           997837                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.735566                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363940500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.288475                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29902495                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29902495                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 946127547000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58034384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8916451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57760884                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6866112                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1857622                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1183                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           679                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1862                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5868026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5868025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      31798214                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26236171                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     95312105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     88094330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2965168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2830379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2321988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             191606368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4066648896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3758005504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2392192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125858816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       822656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       298752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98608704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8172754560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11605757                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184352896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         75459998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096882                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68603537     90.91%     90.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6642373      8.80%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24003      0.03%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 139985      0.19%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50100      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           75459998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       127736003670                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1430309660                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9815627                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1171605558                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3636221                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44063239687                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       47658923783                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1498002945                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28219109                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1379552923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784884                       # Number of bytes of host memory used
host_op_rate                                   126493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12926.41                       # Real time elapsed on the host
host_tick_rate                               33530230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618551010                       # Number of instructions simulated
sim_ops                                    1635101577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.433425                       # Number of seconds simulated
sim_ticks                                433425376500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.450492                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32680638                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            33194997                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4601129                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         56020540                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             61302                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          99615                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           38313                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57465682                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11352                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        890613                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3090640                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24735632                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7333582                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7460007                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67667643                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127664512                       # Number of instructions committed
system.cpu0.commit.committedOps             130945484                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    810890905                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.161483                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.873744                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    759433540     93.65%     93.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28458056      3.51%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8931206      1.10%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3037144      0.37%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2296609      0.28%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       931294      0.11%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       284296      0.04%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       185178      0.02%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7333582      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    810890905                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9030739                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84870                       # Number of function calls committed.
system.cpu0.commit.int_insts                121560706                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34081879                       # Number of loads committed
system.cpu0.commit.membars                    5364095                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5364290      4.10%      4.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81257246     62.05%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3271      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1143959      0.87%     67.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1978113      1.51%     68.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       833747      0.64%     69.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1143252      0.87%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32899691     25.12%     95.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2389775      1.83%     97.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2072801      1.58%     98.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1549038      1.18%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130945484                       # Class of committed instruction
system.cpu0.commit.refs                      38911305                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127664512                       # Number of Instructions Simulated
system.cpu0.committedOps                    130945484                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.497471                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.497471                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            701681469                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1512988                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24376823                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             213719822                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30222435                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 79554794                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3104708                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4057283                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6690417                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57465682                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27149952                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    785274046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               481539                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          390                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     268786380                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                9230394                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.069278                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31364158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32741940                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.324036                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         821253823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.341020                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               651260937     79.30%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               119414390     14.54%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23556958      2.87%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11793810      1.44%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8453736      1.03%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  462365      0.06%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3376319      0.41%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1712862      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1222446      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           821253823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9856782                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7943864                       # number of floating regfile writes
system.cpu0.idleCycles                        8242679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3501550                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31703257                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.227575                       # Inst execution rate
system.cpu0.iew.exec_refs                    66322734                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5099075                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              113169046                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50080888                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2855773                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1476240                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6258302                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          197965962                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61223659                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1979324                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            188773054                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                751140                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            119967877                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3104708                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            121139182                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3028927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8429                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          174                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9935                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15999009                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1428887                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9935                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       843318                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2658232                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                139459371                       # num instructions consuming a value
system.cpu0.iew.wb_count                    170232378                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830420                       # average fanout of values written-back
system.cpu0.iew.wb_producers                115809840                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.205224                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     170490580                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               238709180                       # number of integer regfile reads
system.cpu0.int_regfile_writes              122554700                       # number of integer regfile writes
system.cpu0.ipc                              0.153906                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.153906                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5368486      2.81%      2.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            112416508     58.93%     61.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3616      0.00%     61.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  495      0.00%     61.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1191434      0.62%     62.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             328980      0.17%     62.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2243536      1.18%     63.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         833876      0.44%     64.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1143482      0.60%     64.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406224      0.21%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59067137     30.97%     95.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2414733      1.27%     97.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3489185      1.83%     99.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1844685      0.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             190752377                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12409805                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24092374                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10071481                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14450049                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4824142                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025290                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 782960     16.23%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   50      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  629      0.01%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           177254      3.67%     19.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               501501     10.40%     30.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38582      0.80%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3069006     63.62%     94.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                43758      0.91%     95.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           207245      4.30%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3142      0.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             177798228                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1184344114                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    160160897                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250546400                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 188538171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                190752377                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9427791                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67020562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           853768                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1967784                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33882746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    821253823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.232270                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722554                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          707259719     86.12%     86.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           72669803      8.85%     94.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23784814      2.90%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7205139      0.88%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5656033      0.69%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2315519      0.28%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1954980      0.24%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             296606      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             111210      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      821253823                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.229962                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15825566                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          648206                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50080888                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6258302                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10680096                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5408900                       # number of misc regfile writes
system.cpu0.numCycles                       829496502                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    37354253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              301860465                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             98156606                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7145147                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                36132329                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              69388567                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2902159                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            276073868                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             204046517                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154450897                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78756837                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7147207                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3104708                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             83680253                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56294358                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13010443                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       263063425                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     317719231                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1966390                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38045802                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1968560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1002130681                       # The number of ROB reads
system.cpu0.rob.rob_writes                  407593194                       # The number of ROB writes
system.cpu0.timesIdled                          88854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4196                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.030524                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               31834445                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32474013                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4798631                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53620872                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             55019                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          84428                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29409                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55060729                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5856                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        876581                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3185867                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24686939                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7615063                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7311568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69486542                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128389861                       # Number of instructions committed
system.cpu1.commit.committedOps             131604807                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    807799713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.886209                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    757558015     93.78%     93.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26978776      3.34%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8830165      1.09%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3188664      0.39%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2349114      0.29%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       796262      0.10%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       284139      0.04%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       199515      0.02%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7615063      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    807799713                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9564489                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               63957                       # Number of function calls committed.
system.cpu1.commit.int_insts                122071314                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34342223                       # Number of loads committed
system.cpu1.commit.membars                    5257855                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5257855      4.00%      4.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81699786     62.08%     66.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            312      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1232678      0.94%     67.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309457      0.24%     67.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2157601      1.64%     68.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       924889      0.70%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1234329      0.94%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       33057469     25.12%     95.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2024704      1.54%     97.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2161335      1.64%     98.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1544094      1.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131604807                       # Class of committed instruction
system.cpu1.commit.refs                      38787602                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128389861                       # Number of Instructions Simulated
system.cpu1.committedOps                    131604807                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.404240                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.404240                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            698126504                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1615587                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24737768                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217282004                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30825210                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79399627                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3198828                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3657348                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6928151                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55060729                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 28249446                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    781920349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               484685                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     270056385                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9623184                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066964                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31746167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31889464                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.328440                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         818478320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.339507                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.869432                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               645203914     78.83%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               123356271     15.07%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23861835      2.92%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12009920      1.47%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8750908      1.07%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  471820      0.06%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1677767      0.20%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1826650      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1319235      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           818478320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 10481524                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8479196                       # number of floating regfile writes
system.cpu1.idleCycles                        3761207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3627553                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31979247                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.233042                       # Inst execution rate
system.cpu1.iew.exec_refs                    66763392                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4709916                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              114383961                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50473934                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2653459                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1876166                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5706397                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          200442887                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             62053476                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2078258                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            191616634                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                753230                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            120130855                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3198828                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            121314998                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3092433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5784                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9502                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16131711                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1261018                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9502                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       838052                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2789501                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                143020366                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172682076                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833381                       # average fanout of values written-back
system.cpu1.iew.wb_producers                119190459                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.210014                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172939794                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               242022996                       # number of integer regfile reads
system.cpu1.int_regfile_writes              124638177                       # number of integer regfile writes
system.cpu1.ipc                              0.156147                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156147                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5261372      2.72%      2.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            114560245     59.14%     61.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 341      0.00%     61.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1279726      0.66%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328898      0.17%     62.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2422042      1.25%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         925024      0.48%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1234598      0.64%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            406145      0.21%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59770179     30.86%     96.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2043304      1.05%     97.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3625020      1.87%     99.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1837806      0.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             193694892                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               13118361                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           25377191                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10600708                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          14951941                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    5007075                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025850                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 810614     16.19%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   62      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    1      0.00%     16.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  849      0.02%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           213468      4.26%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               583157     11.65%     32.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               38398      0.77%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3125184     62.42%     95.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12175      0.24%     95.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           220047      4.39%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3120      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             180322234                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1186365299                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    162081368                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        254338525                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 191438059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                193694892                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9004828                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68838080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           867311                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1693260                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     34050899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    818478320                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.236652                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.732062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          703513666     85.95%     85.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73053645      8.93%     94.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23593052      2.88%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7566628      0.92%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5947352      0.73%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2385918      0.29%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2004723      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             298765      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             114571      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      818478320                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.235570                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16141943                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          720904                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50473934                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5706397                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11580651                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5859060                       # number of misc regfile writes
system.cpu1.numCycles                       822239527                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44515980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              305015259                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             99302512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6868087                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37114060                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              69935383                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3072096                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            280499634                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             207230678                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157815507                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 78404997                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6147919                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3198828                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             83573347                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58512995                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13617474                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       266882160                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     311171829                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1775699                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39892208                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1778426                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1001250235                       # The number of ROB reads
system.cpu1.rob.rob_writes                  412865693                       # The number of ROB writes
system.cpu1.timesIdled                          45712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.153533                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               31135430                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            31401231                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4456818                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         53101673                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             59433                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          87737                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           28304                       # Number of indirect misses.
system.cpu2.branchPred.lookups               54532253                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         5531                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        875803                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3013848                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24479761                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7446590                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7302409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       67830740                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           126340096                       # Number of instructions committed
system.cpu2.commit.committedOps             129550941                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    803631166                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.161207                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.879745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    753870038     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     26919524      3.35%     97.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8614530      1.07%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3178036      0.40%     98.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2369547      0.29%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       768909      0.10%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       275148      0.03%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       188844      0.02%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7446590      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    803631166                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9121077                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               63771                       # Number of function calls committed.
system.cpu2.commit.int_insts                120251433                       # Number of committed integer instructions.
system.cpu2.commit.loads                     33812557                       # Number of loads committed
system.cpu2.commit.membars                    5251250                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5251250      4.05%      4.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        80556846     62.18%     66.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            260      0.00%     66.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1159188      0.89%     67.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309458      0.24%     67.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2008128      1.55%     68.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       848904      0.66%     69.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1158344      0.89%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32600522     25.16%     95.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2020794      1.56%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2087838      1.61%     98.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1549084      1.20%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        129550941                       # Class of committed instruction
system.cpu2.commit.refs                      38258238                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  126340096                       # Number of Instructions Simulated
system.cpu2.committedOps                    129550941                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.471768                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.471768                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            697728441                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1445415                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24096744                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             212947014                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29351236                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 77050633                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3027119                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3279908                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6849410                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   54532253                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27280606                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    779086520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               466784                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     263941440                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                8940178                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066694                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30450121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          31194863                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.322807                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         814006839                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.334273                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.865211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               644665057     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               120408312     14.79%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23363990      2.87%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11849642      1.46%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8379514      1.03%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  414253      0.05%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1924273      0.24%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1734395      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1267403      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           814006839                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9954508                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8017360                       # number of floating regfile writes
system.cpu2.idleCycles                        3636892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3435135                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31529149                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.229976                       # Inst execution rate
system.cpu2.iew.exec_refs                    65866856                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4712882                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              114931922                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             49777492                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2661036                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1594443                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5720902                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          196730459                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             61153974                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1991001                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            188038610                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                761179                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            119762375                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3027119                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            120957497                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3047833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4766                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9912                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     15964935                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1275221                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9912                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       835892                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2599243                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                140176970                       # num instructions consuming a value
system.cpu2.iew.wb_count                    169362609                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831550                       # average fanout of values written-back
system.cpu2.iew.wb_producers                116564176                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207135                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     169618816                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               237600947                       # number of integer regfile reads
system.cpu2.int_regfile_writes              122228763                       # number of integer regfile writes
system.cpu2.ipc                              0.154517                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.154517                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5254781      2.77%      2.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            112198102     59.04%     61.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 285      0.00%     61.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1206764      0.64%     62.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             329088      0.17%     62.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2272753      1.20%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         849018      0.45%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1158602      0.61%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            401577      0.21%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            58958787     31.03%     96.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2040977      1.07%     97.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3514024      1.85%     99.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1844661      0.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             190029611                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12515556                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           24280754                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10145098                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          14439753                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    4828619                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.025410                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 789976     16.36%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   44      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    2      0.00%     16.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  749      0.02%     16.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           177616      3.68%     20.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               505173     10.46%     30.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               37280      0.77%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3088091     63.95%     95.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                11483      0.24%     95.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           215160      4.46%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            3045      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             177087893                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1175463931                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    159217511                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        249480018                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 187745838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                190029611                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8984621                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       67179518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           850005                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1682212                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     33693904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    814006839                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.233450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728751                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          701573523     86.19%     86.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           71183640      8.74%     94.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23116719      2.84%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7553592      0.93%     98.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5842354      0.72%     99.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2357759      0.29%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1972087      0.24%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             296296      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             110869      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      814006839                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.232411                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16190390                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          723809                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            49777492                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5720902                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               10825644                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5484155                       # number of misc regfile writes
system.cpu2.numCycles                       817643731                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    49112012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              303733489                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             97459447                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6872535                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                35357624                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              69418665                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2942644                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            274855223                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             203110122                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          154294759                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76299614                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6042352                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3027119                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82845186                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                56835312                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         13046559                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       261808664                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     312743807                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1784428                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 39846081                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1787596                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   993540855                       # The number of ROB reads
system.cpu2.rob.rob_writes                  405143308                       # The number of ROB writes
system.cpu2.timesIdled                          43332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.394259                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30663276                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30850148                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4267839                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         52582028                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             52705                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          83230                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           30525                       # Number of indirect misses.
system.cpu3.branchPred.lookups               54029983                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         5878                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        878717                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2922106                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24554032                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7506418                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7318659                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       67846305                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           126693750                       # Number of instructions committed
system.cpu3.commit.committedOps             129911080                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    802774253                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.161828                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.883016                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    753146723     93.82%     93.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26744979      3.33%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8518586      1.06%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3231534      0.40%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2413473      0.30%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       739870      0.09%     99.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       278949      0.03%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       193721      0.02%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7506418      0.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    802774253                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9133547                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64083                       # Number of function calls committed.
system.cpu3.commit.int_insts                120591493                       # Number of committed integer instructions.
system.cpu3.commit.loads                     33924018                       # Number of loads committed
system.cpu3.commit.membars                    5262415                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5262415      4.05%      4.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        80780687     62.18%     66.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            280      0.00%     66.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1161145      0.89%     67.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.24%     67.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2012831      1.55%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       851654      0.66%     69.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1161094      0.89%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       32712939     25.18%     95.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2021020      1.56%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2089796      1.61%     98.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1547498      1.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        129911080                       # Class of committed instruction
system.cpu3.commit.refs                      38371253                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  126693750                       # Number of Instructions Simulated
system.cpu3.committedOps                    129911080                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.444801                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.444801                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            697935437                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1347959                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24000543                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             213264823                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                28905970                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 76399478                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2935188                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2993501                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6888413                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   54029983                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27247231                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    778489367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               461500                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     263252274                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8561842                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.066171                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30294124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30715981                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.322409                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         813064486                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.332985                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.859344                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               643587521     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               120880977     14.87%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23338351      2.87%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11852576      1.46%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8366428      1.03%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  399333      0.05%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1610309      0.20%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1733596      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1295395      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           813064486                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9970627                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8032652                       # number of floating regfile writes
system.cpu3.idleCycles                        3451562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3347878                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                31654657                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.231084                       # Inst execution rate
system.cpu3.iew.exec_refs                    66119611                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4711585                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              115169729                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             49926413                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2645173                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1527910                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5694501                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          197113723                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             61408026                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1985770                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            188683902                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                762860                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            119825210                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2935188                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            121024886                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3055427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6718                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9563                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16002395                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1247266                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9563                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       845945                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2501933                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                140950431                       # num instructions consuming a value
system.cpu3.iew.wb_count                    169970052                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.831549                       # average fanout of values written-back
system.cpu3.iew.wb_producers                117207124                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.208165                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     170230687                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               238477221                       # number of integer regfile reads
system.cpu3.int_regfile_writes              122692905                       # number of integer regfile writes
system.cpu3.ipc                              0.155164                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155164                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5266085      2.76%      2.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            112565249     59.04%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 316      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1207966      0.63%     62.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             329707      0.17%     62.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2276392      1.19%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         851782      0.45%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1161335      0.61%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            396437      0.21%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59211245     31.05%     96.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2040196      1.07%     97.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3521656      1.85%     99.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1841114      0.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             190669672                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12516268                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           24293138                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10157415                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14443405                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    4848160                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.025427                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 796262     16.42%     16.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   49      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    2      0.00%     16.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  762      0.02%     16.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           174867      3.61%     20.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               498014     10.27%     30.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               37224      0.77%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     31.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3111686     64.18%     95.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                10333      0.21%     95.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           215805      4.45%     99.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            3156      0.07%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             177735479                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1175812537                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    159812637                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        249882434                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 188167434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                190669672                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8946289                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       67202643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           853685                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1627630                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     33493630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    813064486                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.234507                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.731906                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          700734762     86.18%     86.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           70795546      8.71%     94.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23131659      2.84%     97.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7692227      0.95%     98.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5935122      0.73%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2380629      0.29%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1983768      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             298298      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             112475      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      813064486                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.233516                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         16448340                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          739371                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            49926413                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5694501                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               10849753                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5496253                       # number of misc regfile writes
system.cpu3.numCycles                       816516048                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    50239991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              304211910                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             97737759                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6941393                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                34803078                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              69585613                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2945620                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            275397105                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             203448492                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          154579385                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 75793256                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6305087                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2935188                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             83338671                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                56841626                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13043345                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       262353760                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     311982383                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1766311                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 40444152                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1769704                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   992997750                       # The number of ROB reads
system.cpu3.rob.rob_writes                  405809161                       # The number of ROB writes
system.cpu3.timesIdled                          42556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13499905                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               660060                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15580910                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              59754                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              85027662                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37860433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      74424710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3047995                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1262495                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29605307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25055047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     61148966                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26317542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           34061306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5763751                       # Transaction distribution
system.membus.trans_dist::CleanEvict         30808345                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            24840                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          26731                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3738614                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3737428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      34061306                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    112223348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              112223348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2787999040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2787999040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            41862                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37852518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37852518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            37852518                       # Request fanout histogram
system.membus.respLayer1.occupancy       196086420368                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105740786405                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3168                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1585                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15523219.558360                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   112776962.774491                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1585    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2570530500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1585                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   408821073500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24604303000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27231419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27231419                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27231419                       # number of overall hits
system.cpu2.icache.overall_hits::total       27231419                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49187                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49187                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49187                       # number of overall misses
system.cpu2.icache.overall_misses::total        49187                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3423355997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3423355997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3423355997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3423355997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27280606                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27280606                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27280606                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27280606                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001803                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001803                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001803                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001803                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69598.796369                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69598.796369                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69598.796369                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69598.796369                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         5610                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              118                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.542373                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        45474                       # number of writebacks
system.cpu2.icache.writebacks::total            45474                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3713                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3713                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3713                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3713                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        45474                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        45474                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        45474                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        45474                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3143912498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3143912498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3143912498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3143912498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001667                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001667                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 69136.484541                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69136.484541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 69136.484541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69136.484541                       # average overall mshr miss latency
system.cpu2.icache.replacements                 45474                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27231419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27231419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49187                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49187                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3423355997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3423355997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27280606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27280606                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001803                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001803                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69598.796369                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69598.796369                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3713                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3713                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        45474                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        45474                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3143912498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3143912498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001667                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001667                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 69136.484541                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69136.484541                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27618014                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45506                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           606.909287                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54606686                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54606686                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33666277                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33666277                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33666277                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33666277                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     11985408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11985408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     11985408                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11985408                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1264596789602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1264596789602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1264596789602                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1264596789602                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     45651685                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45651685                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     45651685                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45651685                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.262540                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.262540                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.262540                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.262540                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 105511.367623                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105511.367623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 105511.367623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105511.367623                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    232001464                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12294                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3290246                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            141                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.511890                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.191489                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7405684                       # number of writebacks
system.cpu2.dcache.writebacks::total          7405684                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5211797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5211797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5211797                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5211797                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6773611                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6773611                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6773611                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6773611                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 769574522058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 769574522058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 769574522058                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 769574522058                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.148376                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.148376                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.148376                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.148376                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113613.628249                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113613.628249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113613.628249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113613.628249                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7405683                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32575623                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32575623                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10678009                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10678009                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1126621373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1126621373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43253632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43253632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246870                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246870                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105508.561849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105508.561849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4293889                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4293889                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6384120                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6384120                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 725422970000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 725422970000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.147597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.147597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113629.281718                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113629.281718                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1090654                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1090654                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1307399                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1307399                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 137975416602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 137975416602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2398053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2398053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.545192                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.545192                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 105534.283415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105534.283415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       917908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       917908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       389491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       389491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  44151552058                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  44151552058                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.162420                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.162420                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 113357.053329                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113357.053329                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1171137                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1171137                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3731                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3731                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     72619500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     72619500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1174868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1174868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19463.816671                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19463.816671                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          310                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          310                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3421                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3421                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     55617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     55617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16257.527039                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16257.527039                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1163720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1163720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7691                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7691                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     81894500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     81894500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1171411                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1171411                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006566                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006566                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10648.095176                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10648.095176                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7566                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7566                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     74613500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     74613500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9861.683849                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9861.683849                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3946500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3946500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3661500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3661500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       204128                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         204128                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       671675                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       671675                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  69417178754                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  69417178754                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       875803                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       875803                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.766925                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.766925                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 103349.356093                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 103349.356093                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       671673                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       671673                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  68745503754                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  68745503754                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.766922                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.766922                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 102349.660853                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 102349.660853                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.649754                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43667554                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7442450                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.867363                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.649754                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.989055                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989055                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        105189956                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       105189956                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3116                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1559                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16143766.196280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   125270987.714792                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2503838000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1559                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   408257245000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25168131500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27198349                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27198349                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27198349                       # number of overall hits
system.cpu3.icache.overall_hits::total       27198349                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        48882                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         48882                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        48882                       # number of overall misses
system.cpu3.icache.overall_misses::total        48882                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3290036000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3290036000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3290036000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3290036000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27247231                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27247231                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27247231                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27247231                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001794                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001794                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001794                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001794                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67305.674891                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67305.674891                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67305.674891                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67305.674891                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3316                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.011765                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        45249                       # number of writebacks
system.cpu3.icache.writebacks::total            45249                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3633                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3633                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3633                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        45249                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        45249                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        45249                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        45249                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3022066500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3022066500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3022066500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3022066500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001661                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001661                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66787.475966                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66787.475966                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66787.475966                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66787.475966                       # average overall mshr miss latency
system.cpu3.icache.replacements                 45249                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27198349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27198349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        48882                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        48882                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3290036000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3290036000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27247231                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27247231                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001794                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001794                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67305.674891                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67305.674891                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3633                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        45249                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        45249                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3022066500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3022066500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66787.475966                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66787.475966                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27518966                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            45281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           607.737594                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         54539711                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        54539711                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     33834257                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        33834257                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     33834257                       # number of overall hits
system.cpu3.dcache.overall_hits::total       33834257                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     12037019                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12037019                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     12037019                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12037019                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1272535905337                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1272535905337                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1272535905337                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1272535905337                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     45871276                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     45871276                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     45871276                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     45871276                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.262409                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.262409                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.262409                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.262409                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 105718.525935                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105718.525935                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 105718.525935                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105718.525935                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    232652239                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        10150                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3297492                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            137                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.554300                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.087591                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7420824                       # number of writebacks
system.cpu3.dcache.writebacks::total          7420824                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5245941                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5245941                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5245941                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5245941                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6791078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6791078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6791078                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6791078                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 770952805834                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 770952805834                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 770952805834                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 770952805834                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.148046                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.148046                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.148046                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.148046                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113524.363265                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113524.363265                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113524.363265                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113524.363265                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7420823                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     32750931                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32750931                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10725684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10725684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1129258192000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1129258192000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     43476615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43476615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.246700                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.246700                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105285.424407                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105285.424407                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4325739                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4325739                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6399945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6399945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 726094996500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 726094996500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147204                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113453.318193                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113453.318193                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1083326                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1083326                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1311335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1311335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 143277713337                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 143277713337                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2394661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2394661                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.547608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.547608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109260.954170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109260.954170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       920202                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       920202                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       391133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       391133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  44857809334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  44857809334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.163335                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163335                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114686.843948                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114686.843948                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1173203                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1173203                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3722                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3722                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     71395000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     71395000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1176925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1176925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003162                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003162                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19181.891456                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19181.891456                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          326                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          326                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3396                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3396                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     54248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     54248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002885                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002885                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15974.087161                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15974.087161                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1165704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1165704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         7733                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7733                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     82168000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     82168000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1173437                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1173437                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006590                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006590                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10625.630415                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10625.630415                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7591                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7591                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     74839000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     74839000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006469                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9858.911869                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9858.911869                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4098500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4098500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       208829                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         208829                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       669888                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       669888                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  69107275291                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  69107275291                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       878717                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       878717                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.762348                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.762348                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103162.432065                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103162.432065                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       669887                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       669887                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  68437387291                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  68437387291                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.762347                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.762347                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102162.584572                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102162.584572                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.584852                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           43858401                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7457598                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.881036                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.584852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.987027                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987027                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        105658283                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       105658283                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2272                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1136                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16441632.482394                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   130911292.163612                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1136    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2807544500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1136                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   414747682000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  18677694500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27053994                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27053994                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27053994                       # number of overall hits
system.cpu0.icache.overall_hits::total       27053994                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        95958                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         95958                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        95958                       # number of overall misses
system.cpu0.icache.overall_misses::total        95958                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6995156498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6995156498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6995156498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6995156498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27149952                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27149952                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27149952                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27149952                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003534                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003534                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003534                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003534                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72898.106442                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72898.106442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72898.106442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72898.106442                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9729                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              209                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.550239                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        88578                       # number of writebacks
system.cpu0.icache.writebacks::total            88578                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7379                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7379                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7379                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        88579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        88579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        88579                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        88579                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6461653999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6461653999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6461653999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6461653999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003263                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003263                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003263                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003263                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72947.922182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72947.922182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72947.922182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72947.922182                       # average overall mshr miss latency
system.cpu0.icache.replacements                 88578                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27053994                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27053994                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        95958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        95958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6995156498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6995156498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27149952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27149952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003534                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003534                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72898.106442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72898.106442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7379                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        88579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        88579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6461653999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6461653999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72947.922182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72947.922182                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27142819                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            88610                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           306.317786                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         54388482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        54388482                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33950576                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33950576                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33950576                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33950576                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12204376                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12204376                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12204376                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12204376                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1277669198680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1277669198680                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1277669198680                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1277669198680                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46154952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46154952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46154952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46154952                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.264422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.264422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.264422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.264422                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 104689.432600                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104689.432600                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 104689.432600                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104689.432600                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    231137134                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        12199                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3277947                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            151                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.512773                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.788079                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7439526                       # number of writebacks
system.cpu0.dcache.writebacks::total          7439526                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5408204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5408204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5408204                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5408204                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6796172                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6796172                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6796172                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6796172                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 769739029646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 769739029646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 769739029646                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 769739029646                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147247                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147247                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147247                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147247                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 113260.675222                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113260.675222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 113260.675222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113260.675222                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7439526                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32755621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32755621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10661426                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10661426                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1121297023000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1121297023000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43417047                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43417047                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.245559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.245559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 105173.268848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105173.268848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4295617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4295617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6365809                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6365809                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 722308774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 722308774000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 113466.925256                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113466.925256                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1194955                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1194955                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1542950                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1542950                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 156372175680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 156372175680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2737905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2737905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.563551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.563551                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 101346.236547                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101346.236547                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1112587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1112587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       430363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       430363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  47430255646                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47430255646                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.157187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.157187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 110209.882462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 110209.882462                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1199459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1199459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         3933                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3933                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     75699500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     75699500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1203392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1203392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003268                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19247.266718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19247.266718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3013                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3013                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     48084000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     48084000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002504                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002504                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15958.845005                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15958.845005                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1192289                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1192289                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8327                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8327                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     91115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     91115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1200616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1200616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10942.116008                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10942.116008                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         8187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     83095000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     83095000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006819                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006819                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10149.627458                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10149.627458                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2294000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2294000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       210172                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         210172                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       680441                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       680441                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  69883712647                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  69883712647                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       890613                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       890613                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.764014                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.764014                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102703.559378                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102703.559378                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       680436                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       680436                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  69203257647                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  69203257647                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.764009                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.764009                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101704.286144                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101704.286144                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.677659                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44043061                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7472850                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.893743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.677659                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.989927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        106371964                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       106371964                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              807835                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              816566                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               18793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              785318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               19255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              800863                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3290711                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22821                       # number of overall hits
system.l2.overall_hits::.cpu0.data             807835                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19260                       # number of overall hits
system.l2.overall_hits::.cpu1.data             816566                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              18793                       # number of overall hits
system.l2.overall_hits::.cpu2.data             785318                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              19255                       # number of overall hits
system.l2.overall_hits::.cpu3.data             800863                       # number of overall hits
system.l2.overall_hits::total                 3290711                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6626846                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             28438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6671034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             26681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6620229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             25994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6619309                       # number of demand (read+write) misses
system.l2.demand_misses::total               26684289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65758                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6626846                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            28438                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6671034                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            26681                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6620229                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            25994                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6619309                       # number of overall misses
system.l2.overall_misses::total              26684289                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6047540248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 812899693432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2964221318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 818204738856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2840965815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 812535609460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2715557309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 813398505664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3271606832102                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6047540248                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 812899693432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2964221318                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 818204738856                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2840965815                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 812535609460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2715557309                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 813398505664                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3271606832102                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           88579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7434681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           47698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7487600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           45474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7405547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           45249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7420172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29975000                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          88579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7434681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          47698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7487600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          45474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7405547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          45249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7420172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29975000                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.742366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.891342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.596209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.586731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.893955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.574466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.892069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.742366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.891342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.596209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.586731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.893955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.574466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.892069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91966.608595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 122667.660216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104234.521345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122650.362576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 106478.985608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122735.272369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104468.620028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122882.691481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122604.234728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91966.608595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 122667.660216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104234.521345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122650.362576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 106478.985608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122735.272369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104468.620028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122882.691481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122604.234728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           24695204                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1604488                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.391330                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10977622                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5763750                       # number of writebacks
system.l2.writebacks::total                   5763750                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         137102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         140458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         133412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         134845                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              561308                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        137102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        140458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        133412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        134845                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             561308                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6489744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        24146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6530576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        22253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6486817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        21668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6484464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26122981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6489744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        24146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6530576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        22253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6486817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        21668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6484464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12041942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         38164923                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5222808758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 737522933775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2386247828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 742226562777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2270213323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 737380356342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2165281819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 738166243578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2967340648200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5222808758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 737522933775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2386247828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 742226562777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2270213323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 737380356342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2165281819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 738166243578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1195461072241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4162801720441                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.714763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.872901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.506227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.872185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.489357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.875940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.478861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.873897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.714763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.872901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.506227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.872185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.489357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.875940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.478861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.873897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.273225                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82491.885679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113644.380083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98825.802535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113654.073205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102018.304184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113673.679455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 99929.934419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113836.123322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113591.195744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82491.885679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113644.380083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98825.802535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113654.073205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102018.304184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113673.679455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 99929.934419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113836.123322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99274.774139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109074.023821                       # average overall mshr miss latency
system.l2.replacements                       62441422                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6289140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6289140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6289140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6289140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21791266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21791266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21791266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21791266                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12041942                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12041942                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1195461072241                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1195461072241                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99274.774139                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99274.774139                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             519                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             775                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             802                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             730                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1475                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           956                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           933                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           958                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4322                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12594990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      6969488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      7533992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      7582491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34680961                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1731                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1735                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1688                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.739719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.552282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.537752                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.567536                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.604645                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8538.976271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7290.259414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8075.018221                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7914.917537                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8024.285285                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              59                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1460                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          940                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          945                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4263                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     30178488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     19916994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     19614494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     20035994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     89745970                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732197                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.543039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.529107                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.559834                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.596391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20670.197260                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21188.291489                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21366.551198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21202.110053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21052.303542                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           927                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           740                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           819                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           700                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1700                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1597                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1511                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         1558                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6366                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     29458996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29405495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     28240995                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     28513994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    115619480                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2627                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2337                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9552                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.647126                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.683355                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.648498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.689991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666457                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17328.821176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18412.958673                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18690.268034                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 18301.664955                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 18162.029532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1694                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1501                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1552                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     34029997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     32036491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     30540493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     31318993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    127925974                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.644842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.681643                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.644206                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.687334                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.663735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20088.546045                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20110.791588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20346.764157                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20179.763531                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20177.598423                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            99637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            79331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            81682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                341963                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         985092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         952712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         957468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         954785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3850057                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 113264413862                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109746513948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 109846401672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 110231113046                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  443088442528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1084729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1034025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1036799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1036467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4192020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.908146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.921363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.923485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.921192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114978.513542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115193.798281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114725.924701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115451.240903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115086.203276                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33429                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        27064                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        27103                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114860                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       951663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       925448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       930404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       927682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3735197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 100638815734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97945317755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  97982842987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  98381581866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 394948558342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.877328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.897381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.895042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105750.476517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105835.571264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105312.147182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106050.976376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105737.008876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         18793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         19255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              80129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        28438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        26681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        25994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           146871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6047540248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2964221318                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2840965815                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2715557309                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14568284690                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        88579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        47698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        45474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        45249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         227000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.742366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.596209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.586731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.574466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91966.608595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104234.521345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 106478.985608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104468.620028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99191.022666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4292                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4428                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15491                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        24146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        22253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        21668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5222808758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2386247828                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2270213323                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2165281819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12044551728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.714763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.506227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.489357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.478861                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82491.885679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98825.802535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102018.304184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 99929.934419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91677.209073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       708198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       735253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       705987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       719181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2868619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5641754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5718322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5662761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5664524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22687361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 699635279570                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 708458224908                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 702689207788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 703167392618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2813950104884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6349952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6453575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6368748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6383705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25555980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.888472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.889148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.887341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124010.242129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123892.677766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124089.504711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124135.301151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124031.618525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       103673                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       113194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       106348                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       107742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       430957                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5538081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5605128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5556413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5556782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22256404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 636884118041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 644281245022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 639397513355                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 639784661712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2560347538130                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.872450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115000.867275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114944.965578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115073.791915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115135.821724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115038.689005                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          569                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               900                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          648                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          293                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          343                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          320                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1604                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19161445                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9697950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     11304449                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9890442                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     50054286                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          405                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          415                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2504                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.532457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.723457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.734475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.771084                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.640575                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29570.131173                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33098.805461                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 32957.577259                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 30907.631250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31205.913965                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          233                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          120                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          586                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          415                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          219                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          200                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1018                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8658210                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3819471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4521216                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4226210                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21225107                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.341002                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.454321                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.468951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.481928                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.406550                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20863.156627                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20757.994565                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20644.821918                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21131.050000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20849.810413                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                    69181839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62442964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.107920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.658957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.225696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.563411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.056825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.451192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.385972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.050813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.371724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.183750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.102553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.100800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.099781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.099558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.190371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 527043036                       # Number of tag accesses
system.l2.tags.data_accesses                527043036                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4052032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     415531968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1545344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     418132736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1424192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     415324096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1386752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     415180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    746541504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2419118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4052032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1545344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1424192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1386752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8408320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    368880064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       368880064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6492687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          24146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6533324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          22253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6489439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          21668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6487193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11664711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37798734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5763751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5763751                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9348857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        958716288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3565421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        964716786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3285899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        958236685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3199517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        957905039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1722422231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5581396723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9348857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3565421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3285899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3199517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19399695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      851080910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            851080910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      851080910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9348857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       958716288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3565421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       964716786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3285899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       958236685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3199517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       957905039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1722422231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6432477633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5624050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6422437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     24146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6460814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     22253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6418232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     21668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6414885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11645507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000862332750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       349298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       349298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49491701                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5308884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37798734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5763751                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37798734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5763751                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 305478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                139701                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2032731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2120152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2285218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1715551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1693152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1609502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1328234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1330225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3406455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3257810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4085357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2561517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3734756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2591838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1867383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1873375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            354064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            409442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            485642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            377918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            319564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            346169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            339583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            335647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           338873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           310137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           265002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           275815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1998126502421                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               187466280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2701125052421                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53292.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72042.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23731219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3738666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              37798734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5763751                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1662934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2213874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2269884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2372374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2559542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2705888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2764848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2704525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2568712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2501054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3142357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4139013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2598862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1177026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 846474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 584533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 366724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 199109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  77594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  37929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 169812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 225490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 259945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 281323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 296530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 307964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 315314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 322822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 330819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 332833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 102514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  57329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  41390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  36352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  33631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  32146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  32471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  33973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  36174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  38291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  39497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  39824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  39392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  39125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  38093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  37513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  37809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  40958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  50682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    169                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15647427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.355484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.526212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.079472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8977219     57.37%     57.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3562912     22.77%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1181304      7.55%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       605907      3.87%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       324812      2.08%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       216179      1.38%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       148349      0.95%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       107991      0.69%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       522754      3.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15647427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       349298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.338688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.588433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.732685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        343552     98.35%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3721      1.07%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          961      0.28%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          479      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          219      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          153      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           63      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           45      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        349298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       349298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.101008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           335720     96.11%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2489      0.71%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4826      1.38%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2722      0.78%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2946      0.84%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              460      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               80      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        349298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2399568384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19550592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359939200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2419118976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            368880064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5536.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       830.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5581.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    851.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  433425367000                       # Total gap between requests
system.mem_ctrls.avgGap                       9949.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4052096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    411035968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1545344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    413492096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1424192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    410766848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1386752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    410552640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    745312448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359939200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9349004.972255010158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 948343106.532434344292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3565421.140033317730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 954009890.558403849602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3285898.974122480489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 947722192.265316009521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3199517.322216595989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 947227971.087659597397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1719586550.327424049377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 830452528.891095042229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6492687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        24146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6533324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        22253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6489439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        21668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6487193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11664710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5763751                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2587986663                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 466558849267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1370376082                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 469587190519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1333561803                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 466548657277                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1253870309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 467425965445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 824458595056                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11571930833323                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40875.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71859.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56753.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71875.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59927.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71893.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     57867.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72053.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70679.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2007708.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          61161004380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          32507852355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        166922425740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13207476960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34214550240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     196436133150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1015442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       505464885705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1166.209717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    892279272                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14473160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 418059937228                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50561581560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26874133110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        100779414960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16150064040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34214550240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     196212883530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1203442560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       425996070000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        982.859087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1505063595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14473160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 417447152905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3078                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1540                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14484664.610390                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   114046688.185561                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2240615000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1540                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   411118993000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22306383500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     28197533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28197533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     28197533                       # number of overall hits
system.cpu1.icache.overall_hits::total       28197533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51912                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51912                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51912                       # number of overall misses
system.cpu1.icache.overall_misses::total        51912                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3591623000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3591623000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3591623000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3591623000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     28249445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28249445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     28249445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28249445                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001838                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001838                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001838                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001838                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69186.758360                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69186.758360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69186.758360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69186.758360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4404                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.060241                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        47698                       # number of writebacks
system.cpu1.icache.writebacks::total            47698                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4214                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4214                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4214                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4214                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        47698                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        47698                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        47698                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        47698                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3274451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3274451000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3274451000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3274451000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001688                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001688                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001688                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001688                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68649.649880                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68649.649880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68649.649880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68649.649880                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47698                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     28197533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28197533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3591623000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3591623000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     28249445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28249445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001838                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001838                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69186.758360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69186.758360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4214                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4214                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        47698                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        47698                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3274451000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3274451000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68649.649880                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68649.649880                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28437167                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47730                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           595.792311                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56546588                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56546588                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34143087                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34143087                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34143087                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34143087                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12158980                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12158980                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12158980                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12158980                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1279409049063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1279409049063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1279409049063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1279409049063                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46302067                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46302067                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46302067                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46302067                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.262601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.262601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.262601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.262601                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105223.386260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105223.386260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105223.386260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105223.386260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    234287558                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3336489                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            123                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.219790                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.845528                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7487363                       # number of writebacks
system.cpu1.dcache.writebacks::total          7487363                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5299873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5299873                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5299873                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5299873                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6859107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6859107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6859107                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6859107                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 776338504811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 776338504811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 776338504811                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 776338504811                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.148138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.148138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.148138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.148138                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113183.611921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113183.611921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113183.611921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113183.611921                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7487362                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33057372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33057372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10849512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10849512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1138539065500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1138539065500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43906884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43906884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.247103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.247103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104939.195929                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104939.195929                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4380507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4380507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6469005                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6469005                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 731687637500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 731687637500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147335                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147335                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 113106.673669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113106.673669                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1085715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1085715                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1309468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1309468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 140869983563                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 140869983563                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2395183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2395183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.546709                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.546709                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107578.026773                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107578.026773                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       919366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       919366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       390102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       390102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44650867311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44650867311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162869                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114459.467808                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114459.467808                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1172986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1172986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3648                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3648                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     71166000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71166000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1176634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1176634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003100                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003100                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19508.223684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19508.223684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          308                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          308                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3340                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3340                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     53525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     53525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16025.598802                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16025.598802                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1165515                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1165515                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     82965500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     82965500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1173205                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1173205                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006555                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006555                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10788.751625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10788.751625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7550                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7550                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     75673500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     75673500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006435                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006435                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10022.980132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10022.980132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3688000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3688000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3430000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3430000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       208720                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         208720                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       667861                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       667861                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  68813633708                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  68813633708                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       876581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       876581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.761893                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.761893                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 103035.861816                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 103035.861816                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       667860                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       667860                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  68145772708                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  68145772708                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.761892                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.761892                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 102036.014596                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 102036.014596                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.604451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44233120                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7524002                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.878935                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.604451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987639                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        106580946                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       106580946                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 433425376500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25858438                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12052890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23691160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        56677672                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19822712                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27453                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         29922                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          972                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4261838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4261839                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        227000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25631474                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2504                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2504                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       265735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22367908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       143094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22517335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       136422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22272082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       135747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22317352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90155675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11337984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    951948160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    958396544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5820672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    947917248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5791872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    949821888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3837139712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82451102                       # Total snoops (count)
system.tol2bus.snoopTraffic                 378242752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112918928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.289100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.565960                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84453000     74.79%     74.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26141204     23.15%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 918335      0.81%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 958575      0.85%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 447812      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112918928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        61035566931                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11194509082                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          70540975                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11217544153                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          70153550                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11239355877                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134243770                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11316613118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          73824598                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
