============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Aug 09 2024  06:46:55 pm
  Module:                 ibex_core
  Technology library:     
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       63  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          63  100.00                     88.83  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops              1896   98.80                     90.91  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops           1896   98.80                         -  
 Total Ungated Flip-flops           23    1.20                         -  
 Enable not found                    4   17.39                         -  
 Register bank width too small      19   82.61                         -  
--------------------------------------------------------------------------
 Total Flip-flops                 1919  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     1919       1919     1896 (98.80%) 23 (1.20%)  
--------------------------------------------------------


