<profile>

<section name = "Vitis HLS Report for 'cnn_Pipeline_3'" level="0">
<item name = "Date">Thu Apr 20 17:57:53 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.802 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_154_fu_118_p2">+, 0, 0, 13, 4, 1</column>
<column name="empty_158_fu_206_p2">+, 0, 0, 7, 7, 7</column>
<column name="next_mul_fu_150_p2">+, 0, 0, 15, 8, 5</column>
<column name="next_urem_fu_130_p2">+, 0, 0, 13, 4, 1</column>
<column name="empty_156_fu_190_p2">-, 0, 0, 7, 7, 7</column>
<column name="empty_155_fu_136_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="exitcond508_fu_112_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="idx_urem_fu_142_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index38_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_phi_mul_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_phi_urem_load">9, 2, 4, 8</column>
<column name="loop_index38_fu_64">9, 2, 4, 8</column>
<column name="phi_mul_fu_60">9, 2, 8, 16</column>
<column name="phi_urem_fu_56">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="loop_index38_fu_64">4, 0, 4, 0</column>
<column name="loop_index38_load_reg_276">4, 0, 4, 0</column>
<column name="phi_mul_fu_60">8, 0, 8, 0</column>
<column name="phi_urem_fu_56">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cnn_Pipeline_3, return value</column>
<column name="weight_buf_0_address0">out, 4, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_ce0">out, 1, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_we0">out, 1, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_d0">out, 32, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_address0">out, 7, ap_memory, weight_buf, array</column>
<column name="weight_buf_ce0">out, 1, ap_memory, weight_buf, array</column>
<column name="weight_buf_q0">in, 32, ap_memory, weight_buf, array</column>
</table>
</item>
</section>
</profile>
