<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="778482fc78d54f91a7b9fea70c342d93"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../users/fmcta"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../users/fmcta/aula3/aula3.srcs/sources_1/new"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project_ex1.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project_ex1.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="19"/>
    <Option Name="WTModelSimExportSim" Val="19"/>
    <Option Name="WTQuestaExportSim" Val="19"/>
    <Option Name="WTIesExportSim" Val="19"/>
    <Option Name="WTVcsExportSim" Val="19"/>
    <Option Name="WTRivieraExportSim" Val="19"/>
    <Option Name="WTActivehdlExportSim" Val="19"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/ex1/ex1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../aula3_final/aula3_final.srcs/sources_1/bd/ex1/ex1.bd"/>
          <Attr Name="ImportTime" Val="1489353850"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ip/ex1_Decimal_to_Displays_0_0/ex1_Decimal_to_Displays_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ip/ex1_xlconstant_0_0/ex1_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ip/ex1_clock_divider_0_0/ex1_clock_divider_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="hdl/ex1.hwdef"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="hw_handoff/ex1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="hw_handoff/ex1.hwh"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="hdl/ex1.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ip/ex1_BinToBCD16_0_0/ex1_BinToBCD16_0_0.xci">
          <Proxy FileSetName="ex1_BinToBCD16_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ip/ex1_contador_0_2/ex1_contador_0_2.xci">
          <Proxy FileSetName="ex1_contador_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/e147/xlconstant.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_xlconstant_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_xlconstant_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_xlconstant_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_xlconstant_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_xlconstant_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="sim/ex1_xlconstant_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="synth/ex1_clock_divider_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="sim/ex1_clock_divider_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/5ec7/clock_divider.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_clock_divider_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="synth/ex1_Decimal_to_Displays_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_Decimal_to_Displays_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="sim/ex1_Decimal_to_Displays_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/843d/src/Decimal_to_Displays.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/843d/src/common.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2_stub.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2.dcp"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_contador_0_2.xml"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="synth/ex1_contador_0_2.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="sim/ex1_contador_0_2.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/2cd2/aula3/aula3.srcs/sources_1/new/contador.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/3147/Binary_to_BCD16.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="synth/ex1_BinToBCD16_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="ex1_BinToBCD16_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ex1.bd" FileRelPathName="sim/ex1_BinToBCD16_0_0.vhd"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ex1/hdl/ex1_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../aula3_final/aula3_final.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1489353858"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fmcta/aula3/aula3.srcs/sources_1/new/contador.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../aula3/aula3.srcs/sources_1/new/contador.vhd"/>
          <Attr Name="ImportTime" Val="1489351169"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/common.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/aula2/aula2.srcs/sources_1/new/common.vhd"/>
          <Attr Name="ImportTime" Val="1489143746"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Decimal_to_Displays.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../aula3_final/aula3_final.srcs/sources_1/new/Decimal_to_Displays.vhd"/>
          <Attr Name="ImportTime" Val="1489340528"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd"/>
          <Attr Name="ImportTime" Val="1489333686"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ex1_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/CR/Nexys4_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Filipe/Universidade/CR/Nexys4_Master.xdc"/>
          <Attr Name="ImportTime" Val="1489506172"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ex1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="ex1_contador_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ex1_contador_0_2">
      <Config>
        <Option Name="TopModule" Val="ex1_contador_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ex1_BinToBCD16_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ex1_BinToBCD16_0_0">
      <Config>
        <Option Name="TopModule" Val="ex1_BinToBCD16_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ex1_contador_0_2_synth_1" Type="Ft3:Synth" SrcSet="ex1_contador_0_2" Part="xc7a100tcsg324-1" ConstrsSet="ex1_contador_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ex1_contador_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ex1_BinToBCD16_0_0_synth_1" Type="Ft3:Synth" SrcSet="ex1_BinToBCD16_0_0" Part="xc7a100tcsg324-1" ConstrsSet="ex1_BinToBCD16_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ex1_BinToBCD16_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ex1_contador_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="ex1_contador_0_2" Description="Default settings for Implementation." SynthRun="ex1_contador_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ex1_BinToBCD16_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="ex1_BinToBCD16_0_0" Description="Default settings for Implementation." SynthRun="ex1_BinToBCD16_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
