// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FAST1_Core_HH_
#define _FAST1_Core_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FAST1_Core_entry69.h"
#include "Block_Mat_exit12454_s.h"
#include "AXIvideo2Mat.h"
#include "Duplicate.h"
#include "CvtColor.h"
#include "FAST_t_opr.h"
#include "Block_Mat_exit124544.h"
#include "Loop_loop_height_pro.h"
#include "PaintMask.h"
#include "Mat2AXIvideo.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w8_d6_A.h"
#include "fifo_w32_d6_A.h"
#include "fifo_w32_d8_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d7_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w8_d20000_A.h"
#include "start_for_Block_MqcK.h"
#include "start_for_FAST_t_rcU.h"
#include "start_for_Block_Msc4.h"
#include "start_for_CvtColotde.h"
#include "start_for_Loop_loudo.h"
#include "start_for_PaintMavdy.h"
#include "start_for_Mat2AXIwdI.h"
#include "start_for_DuplicaxdS.h"
#include "FAST1_Core_ctrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct FAST1_Core : public sc_module {
    // Port declarations 38
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<32> > src_axis_TDATA;
    sc_in< sc_lv<4> > src_axis_TKEEP;
    sc_in< sc_lv<4> > src_axis_TSTRB;
    sc_in< sc_lv<1> > src_axis_TUSER;
    sc_in< sc_lv<1> > src_axis_TLAST;
    sc_in< sc_lv<1> > src_axis_TID;
    sc_in< sc_lv<1> > src_axis_TDEST;
    sc_out< sc_lv<32> > dst_axis_TDATA;
    sc_out< sc_lv<4> > dst_axis_TKEEP;
    sc_out< sc_lv<4> > dst_axis_TSTRB;
    sc_out< sc_lv<1> > dst_axis_TUSER;
    sc_out< sc_lv<1> > dst_axis_TLAST;
    sc_out< sc_lv<1> > dst_axis_TID;
    sc_out< sc_lv<1> > dst_axis_TDEST;
    sc_in< sc_logic > src_axis_TVALID;
    sc_out< sc_logic > src_axis_TREADY;
    sc_out< sc_logic > dst_axis_TVALID;
    sc_in< sc_logic > dst_axis_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FAST1_Core(sc_module_name name);
    SC_HAS_PROCESS(FAST1_Core);

    ~FAST1_Core();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FAST1_Core_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* FAST1_Core_ctrl_s_axi_U;
    FAST1_Core_entry69* FAST1_Core_entry69_U0;
    Block_Mat_exit12454_s* Block_Mat_exit12454_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    Duplicate* Duplicate_U0;
    CvtColor* CvtColor_U0;
    FAST_t_opr* FAST_t_opr_U0;
    Block_Mat_exit124544* Block_Mat_exit124544_U0;
    Loop_loop_height_pro* Loop_loop_height_pro_U0;
    PaintMask* PaintMask_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w32_d2_A* rows_c_U;
    fifo_w32_d2_A* rows_c490_U;
    fifo_w32_d2_A* cols_c_U;
    fifo_w32_d2_A* cols_c491_U;
    fifo_w8_d6_A* threhold_c_U;
    fifo_w32_d6_A* rows_c492_U;
    fifo_w32_d2_A* p_src_rows_V_c_U;
    fifo_w32_d6_A* cols_c493_U;
    fifo_w32_d2_A* p_src_cols_V_c_U;
    fifo_w32_d8_A* p_dst_rows_V_c_U;
    fifo_w32_d8_A* p_dst_cols_V_c_U;
    fifo_w32_d4_A* src0_rows_V_c_U;
    fifo_w32_d4_A* src0_cols_V_c_U;
    fifo_w32_d7_A* src1_rows_V_c_U;
    fifo_w32_d7_A* src1_cols_V_c_U;
    fifo_w32_d5_A* gray_rows_V_c_U;
    fifo_w32_d5_A* gray_cols_V_c_U;
    fifo_w8_d2_A* p_src_data_stream_0_s_U;
    fifo_w8_d2_A* p_src_data_stream_1_s_U;
    fifo_w8_d2_A* p_src_data_stream_2_s_U;
    fifo_w32_d2_A* p_src_rows_V_c494_U;
    fifo_w32_d2_A* p_src_cols_V_c495_U;
    fifo_w8_d2_A* src0_data_stream_0_s_U;
    fifo_w8_d2_A* src0_data_stream_1_s_U;
    fifo_w8_d2_A* src0_data_stream_2_s_U;
    fifo_w8_d20000_A* src1_data_stream_0_s_U;
    fifo_w8_d20000_A* src1_data_stream_1_s_U;
    fifo_w8_d20000_A* src1_data_stream_2_s_U;
    fifo_w8_d2_A* gray_data_stream_0_s_U;
    fifo_w8_d2_A* mask_data_stream_0_s_U;
    fifo_w32_d6_A* tmp_loc_c_U;
    fifo_w32_d6_A* tmp_27_loc_c_U;
    fifo_w32_d6_A* p_neg393_i_i_loc_c_U;
    fifo_w8_d2_A* dmask_data_stream_0_U;
    fifo_w8_d2_A* p_dst_data_stream_0_s_U;
    fifo_w8_d2_A* p_dst_data_stream_1_s_U;
    fifo_w8_d2_A* p_dst_data_stream_2_s_U;
    start_for_Block_MqcK* start_for_Block_MqcK_U;
    start_for_FAST_t_rcU* start_for_FAST_t_rcU_U;
    start_for_Block_Msc4* start_for_Block_Msc4_U;
    start_for_CvtColotde* start_for_CvtColotde_U;
    start_for_Loop_loudo* start_for_Loop_loudo_U;
    start_for_PaintMavdy* start_for_PaintMavdy_U;
    start_for_Mat2AXIwdI* start_for_Mat2AXIwdI_U;
    start_for_DuplicaxdS* start_for_DuplicaxdS_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > rows;
    sc_signal< sc_lv<32> > cols;
    sc_signal< sc_lv<8> > threhold;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_ap_start;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_start_full_n;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_ap_done;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_ap_continue;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_ap_idle;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_ap_ready;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_start_out;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_start_write;
    sc_signal< sc_lv<32> > FAST1_Core_entry69_U0_rows_out_din;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_rows_out_write;
    sc_signal< sc_lv<32> > FAST1_Core_entry69_U0_rows_out1_din;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_rows_out1_write;
    sc_signal< sc_lv<32> > FAST1_Core_entry69_U0_cols_out_din;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_cols_out_write;
    sc_signal< sc_lv<32> > FAST1_Core_entry69_U0_cols_out2_din;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_cols_out2_write;
    sc_signal< sc_lv<8> > FAST1_Core_entry69_U0_threhold_out_din;
    sc_signal< sc_logic > FAST1_Core_entry69_U0_threhold_out_write;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_start_out;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_start_write;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_rows_read;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_cols_read;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_p_src_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_p_src_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_cols_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_p_src_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_p_src_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_p_dst_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_p_dst_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_p_dst_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_p_dst_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_src0_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_src0_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_src0_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_src0_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_src1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_src1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_src1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_src1_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_gray_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_gray_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit12454_U0_gray_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit12454_U0_gray_cols_V_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_src_axis_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_0_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_1_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_2_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_2_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_0_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_1_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_2_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_2_V_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > FAST_t_opr_U0_ap_start;
    sc_signal< sc_logic > FAST_t_opr_U0_ap_done;
    sc_signal< sc_logic > FAST_t_opr_U0_ap_continue;
    sc_signal< sc_logic > FAST_t_opr_U0_ap_idle;
    sc_signal< sc_logic > FAST_t_opr_U0_ap_ready;
    sc_signal< sc_logic > FAST_t_opr_U0_p_src_rows_V_read;
    sc_signal< sc_logic > FAST_t_opr_U0_p_src_cols_V_read;
    sc_signal< sc_logic > FAST_t_opr_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > FAST_t_opr_U0_p_mask_data_stream_V_din;
    sc_signal< sc_logic > FAST_t_opr_U0_p_mask_data_stream_V_write;
    sc_signal< sc_logic > FAST_t_opr_U0_p_threshold_read;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_cols_read;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_rows_read;
    sc_signal< sc_lv<32> > Block_Mat_exit124544_U0_tmp_out_out_din;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_tmp_out_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit124544_U0_tmp_27_out_out_din;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_tmp_27_out_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit124544_U0_p_neg393_i_i_out_out_din;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_p_neg393_i_i_out_out_write;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_ap_start;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_ap_done;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_ap_continue;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_ap_idle;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_ap_ready;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_tmp_27_loc_read;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_tmp_loc_read;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_rows_read;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_p_neg393_i_i_loc_read;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_cols_read;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_mask_data_stream_0_V_read;
    sc_signal< sc_lv<8> > Loop_loop_height_pro_U0_dmask_data_stream_0_V_din;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_dmask_data_stream_0_V_write;
    sc_signal< sc_logic > PaintMask_U0_ap_start;
    sc_signal< sc_logic > PaintMask_U0_ap_done;
    sc_signal< sc_logic > PaintMask_U0_ap_continue;
    sc_signal< sc_logic > PaintMask_U0_ap_idle;
    sc_signal< sc_logic > PaintMask_U0_ap_ready;
    sc_signal< sc_logic > PaintMask_U0_p_src_rows_V_read;
    sc_signal< sc_logic > PaintMask_U0_p_src_cols_V_read;
    sc_signal< sc_logic > PaintMask_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > PaintMask_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > PaintMask_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_logic > PaintMask_U0_p_mask_data_stream_V_read;
    sc_signal< sc_lv<8> > PaintMask_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > PaintMask_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > PaintMask_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > PaintMask_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > PaintMask_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > PaintMask_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > Mat2AXIvideo_U0_dst_axis_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_dst_axis_TVALID;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_dst_axis_TKEEP;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_dst_axis_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > rows_c_full_n;
    sc_signal< sc_lv<32> > rows_c_dout;
    sc_signal< sc_logic > rows_c_empty_n;
    sc_signal< sc_logic > rows_c490_full_n;
    sc_signal< sc_lv<32> > rows_c490_dout;
    sc_signal< sc_logic > rows_c490_empty_n;
    sc_signal< sc_logic > cols_c_full_n;
    sc_signal< sc_lv<32> > cols_c_dout;
    sc_signal< sc_logic > cols_c_empty_n;
    sc_signal< sc_logic > cols_c491_full_n;
    sc_signal< sc_lv<32> > cols_c491_dout;
    sc_signal< sc_logic > cols_c491_empty_n;
    sc_signal< sc_logic > threhold_c_full_n;
    sc_signal< sc_lv<8> > threhold_c_dout;
    sc_signal< sc_logic > threhold_c_empty_n;
    sc_signal< sc_logic > rows_c492_full_n;
    sc_signal< sc_lv<32> > rows_c492_dout;
    sc_signal< sc_logic > rows_c492_empty_n;
    sc_signal< sc_logic > p_src_rows_V_c_full_n;
    sc_signal< sc_lv<32> > p_src_rows_V_c_dout;
    sc_signal< sc_logic > p_src_rows_V_c_empty_n;
    sc_signal< sc_logic > cols_c493_full_n;
    sc_signal< sc_lv<32> > cols_c493_dout;
    sc_signal< sc_logic > cols_c493_empty_n;
    sc_signal< sc_logic > p_src_cols_V_c_full_n;
    sc_signal< sc_lv<32> > p_src_cols_V_c_dout;
    sc_signal< sc_logic > p_src_cols_V_c_empty_n;
    sc_signal< sc_logic > p_dst_rows_V_c_full_n;
    sc_signal< sc_lv<32> > p_dst_rows_V_c_dout;
    sc_signal< sc_logic > p_dst_rows_V_c_empty_n;
    sc_signal< sc_logic > p_dst_cols_V_c_full_n;
    sc_signal< sc_lv<32> > p_dst_cols_V_c_dout;
    sc_signal< sc_logic > p_dst_cols_V_c_empty_n;
    sc_signal< sc_logic > src0_rows_V_c_full_n;
    sc_signal< sc_lv<32> > src0_rows_V_c_dout;
    sc_signal< sc_logic > src0_rows_V_c_empty_n;
    sc_signal< sc_logic > src0_cols_V_c_full_n;
    sc_signal< sc_lv<32> > src0_cols_V_c_dout;
    sc_signal< sc_logic > src0_cols_V_c_empty_n;
    sc_signal< sc_logic > src1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > src1_rows_V_c_dout;
    sc_signal< sc_logic > src1_rows_V_c_empty_n;
    sc_signal< sc_logic > src1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > src1_cols_V_c_dout;
    sc_signal< sc_logic > src1_cols_V_c_empty_n;
    sc_signal< sc_logic > gray_rows_V_c_full_n;
    sc_signal< sc_lv<32> > gray_rows_V_c_dout;
    sc_signal< sc_logic > gray_rows_V_c_empty_n;
    sc_signal< sc_logic > gray_cols_V_c_full_n;
    sc_signal< sc_lv<32> > gray_cols_V_c_dout;
    sc_signal< sc_logic > gray_cols_V_c_empty_n;
    sc_signal< sc_logic > p_src_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > p_src_data_stream_0_s_dout;
    sc_signal< sc_logic > p_src_data_stream_0_s_empty_n;
    sc_signal< sc_logic > p_src_data_stream_1_s_full_n;
    sc_signal< sc_lv<8> > p_src_data_stream_1_s_dout;
    sc_signal< sc_logic > p_src_data_stream_1_s_empty_n;
    sc_signal< sc_logic > p_src_data_stream_2_s_full_n;
    sc_signal< sc_lv<8> > p_src_data_stream_2_s_dout;
    sc_signal< sc_logic > p_src_data_stream_2_s_empty_n;
    sc_signal< sc_logic > p_src_rows_V_c494_full_n;
    sc_signal< sc_lv<32> > p_src_rows_V_c494_dout;
    sc_signal< sc_logic > p_src_rows_V_c494_empty_n;
    sc_signal< sc_logic > p_src_cols_V_c495_full_n;
    sc_signal< sc_lv<32> > p_src_cols_V_c495_dout;
    sc_signal< sc_logic > p_src_cols_V_c495_empty_n;
    sc_signal< sc_logic > src0_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > src0_data_stream_0_s_dout;
    sc_signal< sc_logic > src0_data_stream_0_s_empty_n;
    sc_signal< sc_logic > src0_data_stream_1_s_full_n;
    sc_signal< sc_lv<8> > src0_data_stream_1_s_dout;
    sc_signal< sc_logic > src0_data_stream_1_s_empty_n;
    sc_signal< sc_logic > src0_data_stream_2_s_full_n;
    sc_signal< sc_lv<8> > src0_data_stream_2_s_dout;
    sc_signal< sc_logic > src0_data_stream_2_s_empty_n;
    sc_signal< sc_logic > src1_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > src1_data_stream_0_s_dout;
    sc_signal< sc_logic > src1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > src1_data_stream_1_s_full_n;
    sc_signal< sc_lv<8> > src1_data_stream_1_s_dout;
    sc_signal< sc_logic > src1_data_stream_1_s_empty_n;
    sc_signal< sc_logic > src1_data_stream_2_s_full_n;
    sc_signal< sc_lv<8> > src1_data_stream_2_s_dout;
    sc_signal< sc_logic > src1_data_stream_2_s_empty_n;
    sc_signal< sc_logic > gray_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > gray_data_stream_0_s_dout;
    sc_signal< sc_logic > gray_data_stream_0_s_empty_n;
    sc_signal< sc_logic > mask_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > mask_data_stream_0_s_dout;
    sc_signal< sc_logic > mask_data_stream_0_s_empty_n;
    sc_signal< sc_logic > tmp_loc_c_full_n;
    sc_signal< sc_lv<32> > tmp_loc_c_dout;
    sc_signal< sc_logic > tmp_loc_c_empty_n;
    sc_signal< sc_logic > tmp_27_loc_c_full_n;
    sc_signal< sc_lv<32> > tmp_27_loc_c_dout;
    sc_signal< sc_logic > tmp_27_loc_c_empty_n;
    sc_signal< sc_logic > p_neg393_i_i_loc_c_full_n;
    sc_signal< sc_lv<32> > p_neg393_i_i_loc_c_dout;
    sc_signal< sc_logic > p_neg393_i_i_loc_c_empty_n;
    sc_signal< sc_logic > dmask_data_stream_0_full_n;
    sc_signal< sc_lv<8> > dmask_data_stream_0_dout;
    sc_signal< sc_logic > dmask_data_stream_0_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > p_dst_data_stream_0_s_dout;
    sc_signal< sc_logic > p_dst_data_stream_0_s_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_1_s_full_n;
    sc_signal< sc_lv<8> > p_dst_data_stream_1_s_dout;
    sc_signal< sc_logic > p_dst_data_stream_1_s_empty_n;
    sc_signal< sc_logic > p_dst_data_stream_2_s_full_n;
    sc_signal< sc_lv<8> > p_dst_data_stream_2_s_dout;
    sc_signal< sc_logic > p_dst_data_stream_2_s_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_FAST1_Core_entry69_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_FAST1_Core_entry69_U0_ap_ready;
    sc_signal< sc_lv<2> > FAST1_Core_entry69_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit12454_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit12454_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit12454_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit12454_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_FAST_t_opr_U0_din;
    sc_signal< sc_logic > start_for_FAST_t_opr_U0_full_n;
    sc_signal< sc_lv<1> > start_for_FAST_t_opr_U0_dout;
    sc_signal< sc_logic > start_for_FAST_t_opr_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit124544_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit124544_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit124544_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit124544_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_loop_height_pro_U0_din;
    sc_signal< sc_logic > start_for_Loop_loop_height_pro_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_loop_height_pro_U0_dout;
    sc_signal< sc_logic > start_for_Loop_loop_height_pro_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PaintMask_U0_din;
    sc_signal< sc_logic > start_for_PaintMask_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PaintMask_U0_dout;
    sc_signal< sc_logic > start_for_PaintMask_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_logic > Duplicate_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > CvtColor_U0_start_full_n;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_logic > FAST_t_opr_U0_start_full_n;
    sc_signal< sc_logic > FAST_t_opr_U0_start_write;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit124544_U0_start_write;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_start_full_n;
    sc_signal< sc_logic > Loop_loop_height_pro_U0_start_write;
    sc_signal< sc_logic > PaintMask_U0_start_full_n;
    sc_signal< sc_logic > PaintMask_U0_start_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Block_Mat_exit124544_U0_ap_continue();
    void thread_Block_Mat_exit124544_U0_ap_start();
    void thread_Block_Mat_exit124544_U0_start_full_n();
    void thread_Block_Mat_exit124544_U0_start_write();
    void thread_Block_Mat_exit12454_U0_ap_continue();
    void thread_Block_Mat_exit12454_U0_ap_start();
    void thread_Block_Mat_exit12454_U0_start_full_n();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_CvtColor_U0_start_full_n();
    void thread_CvtColor_U0_start_write();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_Duplicate_U0_start_full_n();
    void thread_Duplicate_U0_start_write();
    void thread_FAST1_Core_entry69_U0_ap_continue();
    void thread_FAST1_Core_entry69_U0_ap_start();
    void thread_FAST1_Core_entry69_U0_start_full_n();
    void thread_FAST_t_opr_U0_ap_continue();
    void thread_FAST_t_opr_U0_ap_start();
    void thread_FAST_t_opr_U0_start_full_n();
    void thread_FAST_t_opr_U0_start_write();
    void thread_Loop_loop_height_pro_U0_ap_continue();
    void thread_Loop_loop_height_pro_U0_ap_start();
    void thread_Loop_loop_height_pro_U0_start_full_n();
    void thread_Loop_loop_height_pro_U0_start_write();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_PaintMask_U0_ap_continue();
    void thread_PaintMask_U0_ap_start();
    void thread_PaintMask_U0_start_full_n();
    void thread_PaintMask_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_FAST1_Core_entry69_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dst_axis_TDATA();
    void thread_dst_axis_TDEST();
    void thread_dst_axis_TID();
    void thread_dst_axis_TKEEP();
    void thread_dst_axis_TLAST();
    void thread_dst_axis_TSTRB();
    void thread_dst_axis_TUSER();
    void thread_dst_axis_TVALID();
    void thread_src_axis_TREADY();
    void thread_start_for_Block_Mat_exit124544_U0_din();
    void thread_start_for_Block_Mat_exit12454_U0_din();
    void thread_start_for_CvtColor_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_FAST_t_opr_U0_din();
    void thread_start_for_Loop_loop_height_pro_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_start_for_PaintMask_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
