
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2.2.0.97.3

// backanno -o blink_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui blink_impl_1.udb 
// Netlist created on Thu Feb 25 22:41:05 2021
// Netlist written on Thu Feb 25 22:41:13 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module blink_himax ( led_red, led_green, led_blue, i2c_scl, host_intr, gpio, 
                     uart_tx, i2c_sda, sensor_clk, sensor_led, uart_rx, px_clk, 
                     px_fv, px_lv, pxd );
  input  uart_rx, px_clk, px_fv, px_lv;
  input  [3:0] pxd;
  output led_red, led_green, led_blue, i2c_scl, host_intr;
  output [2:0] gpio;
  output uart_tx, i2c_sda, sensor_clk, sensor_led;
  wire   n85, n86, n7389, \s_state[0] , \num_pixels[10] , n4645, 
         \num_pixels[9] , n2899, resetn_N_232, clk, n4647, n74, n75, n7305, 
         \ram_addr[16] , n4590, \ram_addr[15] , n2898, n2926, n10, n7350, 
         \pxl_cnt[0] , VCC_net, n2925, px_clk_c, n76, n77, n7293, 
         \ram_addr[14] , n4588, \ram_addr[13] , n78, n79_adj_965, n7290, 
         \ram_addr[12] , n4586, \ram_addr[11] , n80_adj_964, n81_adj_963, 
         n7287, \ram_addr[10] , n4584, \ram_addr[9] , n82_adj_962, n83_adj_961, 
         n7284, \ram_addr[8] , n4582, \ram_addr[7] , n84_adj_960, n85_adj_959, 
         n7281, \ram_addr[6] , n4580, \ram_addr[5] , n87_adj_945, n88_adj_946, 
         n7386, \num_pixels[8] , n4643, \num_pixels[7] , n86_adj_958, 
         n87_adj_957, n7278, \ram_addr[4] , n4578, \ram_addr[3] , n88_adj_956, 
         n89_adj_955, n7275, \ram_addr[2] , n4576, \ram_addr[1] , n89_adj_947, 
         n90_adj_948, n7383, \num_pixels[6] , n4641, \num_pixels[5] , 
         n91_adj_949, n92_adj_950, n7380, \num_pixels[4] , n4639, 
         \num_pixels[3] , n90_adj_954, n7272, \ram_addr[0] , n1763, 
         n93_adj_951, n94_adj_952, n7377, \num_pixels[2] , n4637, 
         \num_pixels[1] , n95_adj_953, n7374, n1704, \num_pixels[0] , n7428, 
         n4634, \timer[19] , n87_2, n7425, \timer[18] , n4632, \timer[17] , 
         n89, n88, n7422, \timer[16] , n4630, \timer[15] , n91, n90, n7419, 
         \timer[14] , n4628, \timer[13] , n93, n92, n7416, \timer[12] , n4626, 
         \timer[11] , n95, n94, n7413, \timer[10] , n4624, \timer[9] , n97_2, 
         n96, n7410, \timer[8] , n4622, \timer[7] , n99, n98, n7407, 
         \timer[6] , n4620, \timer[5] , n101, n100, n7404, \timer[4] , n4618, 
         \timer[3] , n103, n102, n7401, \timer[2] , n4616, \timer[1] , n105, 
         n104, n7314, \timer[0] , n106, \u_lsc_i2cm_himax.n7317 , 
         \u_lsc_i2cm_himax.i2c_cnt[6] , \u_lsc_i2cm_himax.n4537 , 
         \u_lsc_i2cm_himax.i2c_cnt[5] , \u_lsc_i2cm_himax.n42[5] , 
         \u_lsc_i2cm_himax.n42[6] , \u_lsc_i2cm_himax.n7302 , 
         \u_lsc_i2cm_himax.i2c_cnt[4] , \u_lsc_i2cm_himax.n4535 , 
         \u_lsc_i2cm_himax.i2c_cnt[3] , \u_lsc_i2cm_himax.n42[3] , 
         \u_lsc_i2cm_himax.n42[4] , \u_lsc_i2cm_himax.n7299 , 
         \u_lsc_i2cm_himax.i2c_cnt[2] , \u_lsc_i2cm_himax.n4533 , 
         \u_lsc_i2cm_himax.i2c_cnt[1] , \u_lsc_i2cm_himax.n42[1] , 
         \u_lsc_i2cm_himax.n42[2] , \u_lsc_i2cm_himax.n7296 , 
         \u_lsc_i2cm_himax.i2c_cnt[0] , \u_lsc_i2cm_himax.n42[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7347 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4573 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[7] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7344 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4571 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[3] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[5] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[6] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7341 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4569 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[3] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[4] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7323 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4567 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7320 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n47[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7485 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4564 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[5] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[5] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7482 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[4] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4562 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[3] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[3] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[4] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7479 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4560 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7359 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n29[0] , \u_lsc_uart.n87[1] , 
         \u_lsc_uart.n7455 , \u_lsc_uart.tx_period_cnt[2] , \u_lsc_uart.n4543 , 
         \u_lsc_uart.tx_period_cnt[1] , \u_lsc_uart.n2921 , 
         \u_lsc_uart.n87[2] , \u_lsc_uart.n4545 , \u_lsc_uart.n87[0] , 
         \u_lsc_uart.n7353 , \u_lsc_uart.tx_period_cnt[0] , 
         \u_lsc_uart.n87_adj_909[0] , \u_lsc_uart.n7356 , 
         \u_lsc_uart.rx_period_cnt[0] , \u_lsc_uart.n2920 , \u_lsc_uart.n4516 , 
         \u_lsc_uart.n7326 , \fifo_waddr[0] , \fifo_waddr_p1[0] , 
         \u_lsc_uart.n4503 , \u_lsc_uart.n87_adj_909[15] , \u_lsc_uart.n7452 , 
         \u_lsc_uart.n4530 , \u_lsc_uart.rx_period_cnt[15] , 
         \u_lsc_uart.n87_adj_909[14] , \u_lsc_uart.n87_adj_909[13] , 
         \u_lsc_uart.n7449 , \u_lsc_uart.rx_period_cnt[14] , 
         \u_lsc_uart.n4528 , \u_lsc_uart.rx_period_cnt[13] , 
         \u_lsc_uart.n7338 , \fifo_waddr[8] , \u_lsc_uart.n4509 , 
         \fifo_waddr[7] , \fifo_waddr_p1[7] , \fifo_waddr_p1[8] , 
         \u_lsc_uart.n7335 , \fifo_waddr[6] , \u_lsc_uart.n4507 , 
         \fifo_waddr[5] , \fifo_waddr_p1[5] , \fifo_waddr_p1[6] , 
         \u_lsc_uart.n87_adj_909[12] , \u_lsc_uart.n87_adj_909[11] , 
         \u_lsc_uart.n7446 , \u_lsc_uart.rx_period_cnt[12] , 
         \u_lsc_uart.n4526 , \u_lsc_uart.rx_period_cnt[11] , 
         \u_lsc_uart.n7329 , \fifo_waddr[2] , \fifo_waddr[1] , 
         \fifo_waddr_p1[1] , \fifo_waddr_p1[2] , \u_lsc_uart.n4505 , 
         \u_lsc_uart.n87_adj_909[10] , \u_lsc_uart.n87_adj_909[9] , 
         \u_lsc_uart.n7443 , \u_lsc_uart.rx_period_cnt[10] , 
         \u_lsc_uart.n4524 , \u_lsc_uart.rx_period_cnt[9] , 
         \u_lsc_uart.n87_adj_909[8] , \u_lsc_uart.n87_adj_909[7] , 
         \u_lsc_uart.n7440 , \u_lsc_uart.rx_period_cnt[8] , \u_lsc_uart.n4522 , 
         \u_lsc_uart.rx_period_cnt[7] , \u_lsc_uart.n87_adj_909[6] , 
         \u_lsc_uart.n7437 , \u_lsc_uart.rx_period_cnt[6] , \u_lsc_uart.n4520 , 
         \u_lsc_uart.rx_period_cnt[5] , \u_lsc_uart.n87_adj_909[5] , 
         \u_lsc_uart.n87_adj_909[3] , \u_lsc_uart.n7434 , 
         \u_lsc_uart.rx_period_cnt[4] , \u_lsc_uart.n4518 , 
         \u_lsc_uart.rx_period_cnt[3] , \u_lsc_uart.n87_adj_909[4] , 
         \u_lsc_uart.n53[11] , \u_lsc_uart.n7503 , \u_lsc_uart.n4604 , 
         \u_lsc_uart.fifo_raddr[11] , \u_lsc_uart.n87[15] , \u_lsc_uart.n7476 , 
         \u_lsc_uart.n4557 , \u_lsc_uart.tx_period_cnt[15] , 
         \u_lsc_uart.n87[14] , \u_lsc_uart.n87[13] , \u_lsc_uart.n7473 , 
         \u_lsc_uart.tx_period_cnt[14] , \u_lsc_uart.n4555 , 
         \u_lsc_uart.tx_period_cnt[13] , \u_lsc_uart.n53[10] , 
         \u_lsc_uart.n53[9] , \u_lsc_uart.n7500 , \u_lsc_uart.fifo_raddr[10] , 
         \u_lsc_uart.n4602 , \u_lsc_uart.fifo_raddr[9] , \u_lsc_uart.n53[8] , 
         \u_lsc_uart.n53[7] , \u_lsc_uart.n7497 , \u_lsc_uart.fifo_raddr[8] , 
         \u_lsc_uart.n4600 , \u_lsc_uart.fifo_raddr[7] , \u_lsc_uart.n53[6] , 
         \u_lsc_uart.n53[5] , \u_lsc_uart.n7494 , \u_lsc_uart.fifo_raddr[6] , 
         \u_lsc_uart.n4598 , \u_lsc_uart.fifo_raddr[5] , \u_lsc_uart.n87[12] , 
         \u_lsc_uart.n87[11] , \u_lsc_uart.n7470 , 
         \u_lsc_uart.tx_period_cnt[12] , \u_lsc_uart.n4553 , 
         \u_lsc_uart.tx_period_cnt[11] , \u_lsc_uart.n87[10] , 
         \u_lsc_uart.n87[9] , \u_lsc_uart.n7467 , 
         \u_lsc_uart.tx_period_cnt[10] , \u_lsc_uart.n4551 , 
         \u_lsc_uart.tx_period_cnt[9] , \u_lsc_uart.n87[8] , 
         \u_lsc_uart.n87[7] , \u_lsc_uart.n7464 , 
         \u_lsc_uart.tx_period_cnt[8] , \u_lsc_uart.n4549 , 
         \u_lsc_uart.tx_period_cnt[7] , \u_lsc_uart.n53[4] , 
         \u_lsc_uart.n53[3] , \u_lsc_uart.n7491 , \u_lsc_uart.fifo_raddr[4] , 
         \u_lsc_uart.n4596 , \u_lsc_uart.fifo_raddr[3] , \u_lsc_uart.n7332 , 
         \fifo_waddr[4] , \fifo_waddr[3] , \fifo_waddr_p1[3] , 
         \fifo_waddr_p1[4] , \u_lsc_uart.n87_adj_909[1] , \u_lsc_uart.n7431 , 
         \u_lsc_uart.rx_period_cnt[2] , \u_lsc_uart.rx_period_cnt[1] , 
         \u_lsc_uart.n87_adj_909[2] , \u_lsc_uart.n53[2] , \u_lsc_uart.n53[1] , 
         \u_lsc_uart.n7488 , \u_lsc_uart.fifo_raddr[2] , \u_lsc_uart.n4594 , 
         \u_lsc_uart.fifo_raddr[1] , \u_lsc_uart.n53[0] , \u_lsc_uart.n7362 , 
         \u_lsc_uart.fifo_raddr[0] , \u_lsc_uart.fifo_rd , \u_lsc_uart.n87[6] , 
         \u_lsc_uart.n7461 , \u_lsc_uart.tx_period_cnt[6] , \u_lsc_uart.n4547 , 
         \u_lsc_uart.tx_period_cnt[5] , \u_lsc_uart.n87[5] , 
         \u_lsc_uart.n87[3] , \u_lsc_uart.n7458 , 
         \u_lsc_uart.tx_period_cnt[4] , \u_lsc_uart.tx_period_cnt[3] , 
         \u_lsc_uart.n87[4] , \u_reset_n.n37[7] , \u_reset_n.n7371 , 
         \u_reset_n.n4613 , \u_reset_n.reset_cnt[7]_2 , \u_reset_n.n37[6] , 
         \u_reset_n.n37[5] , \u_reset_n.n7368 , \reset_cnt[6] , 
         \u_reset_n.n4611 , \u_reset_n.reset_cnt[5]_2 , \u_reset_n.n37[4] , 
         \u_reset_n.n37[3] , \u_reset_n.n7365 , \u_reset_n.reset_cnt[4]_2 , 
         \u_reset_n.n4609 , \u_reset_n.reset_cnt[3]_2 , \u_reset_n.n37[2] , 
         \u_reset_n.n37[1] , \u_reset_n.n7311 , \u_reset_n.reset_cnt[2]_2 , 
         \u_reset_n.n4607 , \u_reset_n.reset_cnt[1]_2 , \u_reset_n.n37[0] , 
         \u_reset_n.n7308 , \reset_cnt[0] , n79, n80, n7398, \num_pixels[16] , 
         n4651, \num_pixels[15] , n81, n82, n7395, \num_pixels[14] , n4649, 
         \num_pixels[13] , n83, n84, n7392, \num_pixels[12] , \num_pixels[11] , 
         \fifo_dout[6].sig_001.FeedThruLUT , 
         \fifo_dout[7].sig_000.FeedThruLUT , \fifo_dout[6] , \fifo_dout[7] , 
         n1916, \ram_wr_data[7] , \ram_wr_data[6] , 
         \fifo_dout[4].sig_003.FeedThruLUT , 
         \fifo_dout[5].sig_002.FeedThruLUT , \fifo_dout[4] , \fifo_dout[5] , 
         \ram_wr_data[5] , \ram_wr_data[4] , 
         \fifo_dout[2].sig_005.FeedThruLUT , 
         \fifo_dout[3].sig_004.FeedThruLUT , \fifo_dout[2] , \fifo_dout[3] , 
         \ram_wr_data[3] , \ram_wr_data[2] , 
         \fifo_dout[0].sig_007.FeedThruLUT , 
         \fifo_dout[1].sig_006.FeedThruLUT , \fifo_dout[0] , \fifo_dout[1] , 
         \ram_wr_data[1] , \ram_wr_data[0] , 
         \rd_addr_gray[1].sig_012.FeedThruLUT , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0].sig_008.FeedThruLUT 
         , \rd_addr_gray[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1].sig_015.FeedThruLUT 
         , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0].sig_009.FeedThruLUT 
         , \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[1] , 
         \wr_addr_gray[1].sig_018.FeedThruLUT , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0].sig_010.FeedThruLUT 
         , \wr_addr_gray[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1].sig_021.FeedThruLUT 
         , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0].sig_011.FeedThruLUT 
         , \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[1]$n1 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[0]$n0 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] , fifo_empty, 
         n3030, n3032, \empty_o_N_480[1] , \empty_o_N_480[2] , 
         \rd_addr_gray[2] , n3016, n3014, \wr_addr_gray[2] , n2845, 
         \full_o_N_463[2] , \full_o_N_463[1] , n3024, n3026, \wr_addr[2] , 
         n6_adj_942, \full_o_N_462[3] , \wr_addr[3] , 
         \rd_addr_gray[3].sig_014.FeedThruLUT , 
         \rd_addr_gray[2].sig_013.FeedThruLUT , \rd_addr_gray[3] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3].sig_017.FeedThruLUT 
         , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2].sig_016.FeedThruLUT 
         , \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[2] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[3] , 
         \wr_addr_gray[3].sig_020.FeedThruLUT , 
         \wr_addr_gray[2].sig_019.FeedThruLUT , \wr_addr_gray[3] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3].sig_023.FeedThruLUT 
         , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2].sig_022.FeedThruLUT 
         , \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[2] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[3] , 
         n3011, n3012, \rd_data_o_7__N_450[6] , \rd_data_o_7__N_450[7] , n3009, 
         n3010, \rd_data_o_7__N_450[4] , \rd_data_o_7__N_450[5] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[3]$n3 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[2]$n2 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] , 
         \empty_o_N_479[3] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n117[2] , n3007, n3008, 
         \rd_data_o_7__N_450[2] , \rd_data_o_7__N_450[3] , n2977, n3006, 
         \rd_data_o_7__N_450[0] , \rd_data_o_7__N_450[1] , 
         \vsync_d[0].sig_029.FeedThruLUT , \vsync.sig_024.FeedThruLUT , 
         \vsync_d[0] , vsync, \vsync_d[1] , \px_fv_c.sig_026.FeedThruLUT , 
         px_fv_c, \eof_d[0].sig_028.FeedThruLUT , \eof$n4 , \eof_d[0] , 
         \eof_d[1] , \s_next[0] , \s_next[1] , n6, n3, \s_state[2] , n6724, 
         host_intr_c, \s_state[1] , s_next_2__N_72, init, \timer_19__N_124[1] , 
         \timer_19__N_124[0] , n9_adj_929, n9_2, red_N_199, green_N_202, 
         \uart_rx_data[0] , \uart_rx_data[2] , \uart_rx_data[4] , n2839, n1889, 
         green, red, \host_intr_c.sig_027.FeedThruLUT , n2892, sensor_led_c, 
         \cam_data[3].sig_030.FeedThruLUT , \cam_data[3] , \cam_data[7] , 
         \cam_data[1].sig_032.FeedThruLUT , \cam_data[2].sig_031.FeedThruLUT , 
         \cam_data[1] , \cam_data[2] , \cam_data[6] , \cam_data[5] , 
         \pxd_p[3].sig_034.FeedThruLUT , \pxd_d[0].sig_033.FeedThruLUT , 
         \pxd_p[3] , \pxd_d[0] , \cam_data[4] , \pxd_p[1].sig_036.FeedThruLUT , 
         \pxd_p[2].sig_035.FeedThruLUT , \pxd_p[1] , \pxd_p[2] , 
         \timer_19__N_124[3] , \timer_19__N_124[2] , n9_adj_937, n9_adj_939, 
         \timer_19__N_124[5] , \timer_19__N_124[4] , n9_adj_934, n9_adj_935, 
         \timer_19__N_124[7] , \timer_19__N_124[6] , n9_adj_927, n9_adj_933, 
         \timer_19__N_124[9] , \timer_19__N_124[8] , n9_adj_940, n9_adj_924, 
         \timer_19__N_124[11] , \timer_19__N_124[10] , n9_adj_932, n9_adj_936, 
         \timer_19__N_124[13] , \timer_19__N_124[12] , n9_adj_930, n9_adj_931, 
         \timer_19__N_124[15] , \timer_19__N_124[14] , n9_adj_926, n9_adj_928, 
         \timer_19__N_124[17] , \timer_19__N_124[16] , n9_adj_925, n9_adj_941, 
         \timer_19__N_124[19] , \timer_19__N_124[18] , n9_adj_943, n9_adj_944, 
         \init.sig_038.FeedThruLUT , 
         \u_lsc_i2cm_himax.init_d[0].sig_037.FeedThruLUT , 
         \u_lsc_i2cm_himax.init_d[0] , \u_lsc_i2cm_himax.init_d[1] , 
         \u_lsc_i2cm_himax.n69 , \u_lsc_i2cm_himax.init_req_N_287 , 
         \u_lsc_i2cm_himax.init_req , \u_lsc_i2cm_himax.n58 , 
         \u_lsc_i2cm_himax.i2c_cnt_6__N_284 , \u_lsc_i2cm_himax.u_lsc_i2cm.n4 , 
         \u_lsc_i2cm_himax.n2911 , \u_lsc_i2cm_himax.n2947 , 
         \u_lsc_i2cm_himax.n1891 , \u_lsc_i2cm_himax.n2917 , 
         \u_lsc_i2cm_himax.n2945 , \u_lsc_i2cm_himax.n2913 , 
         \u_lsc_i2cm_himax.n2943 , \u_lsc_i2cm_himax.n2941 , 
         \u_lsc_i2cm_himax.n2290 , \u_lsc_i2cm_himax.n957 , 
         \u_lsc_i2cm_himax.n938[7] , \u_lsc_i2cm_himax.i2c_set , i2c_running, 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_915 , \u_lsc_i2cm_himax.n938[1] , 
         \lsb_addr.sig_040.FeedThruLUT , 
         \u_lsc_i2cm_himax.n938[1].sig_039.FeedThruLUT , lsb_addr, n2967, 
         n2997, \ofs_addr[0] , \i2c_cmd[0] , \ofs_addr[1] , \i2c_cmd[1] , 
         n2995, n2996, \ofs_addr[3] , \i2c_cmd[3] , \ofs_addr[2] , 
         \i2c_cmd[2] , n2993, n2994, \i2c_cmd[5] , \ofs_addr[5] , \i2c_cmd[4] , 
         \ofs_addr[4] , n2991, n2992, \i2c_cmd[7] , \ofs_addr[7] , 
         \i2c_cmd[6] , \ofs_addr[6] , n2989, n2990, \ofs_addr[9] , 
         \i2c_cmd[9] , \i2c_cmd[8] , \ofs_addr[8] , n2987, n2988, 
         \ofs_addr[12] , \i2c_cmd[12] , \i2c_cmd[10] , \ofs_addr[10] , n2985, 
         n2986, \ofs_addr[15] , \i2c_cmd[15] , \ofs_addr[13] , \i2c_cmd[13] , 
         \ofs_addr[1].sig_042.FeedThruLUT , \ofs_addr[0].sig_041.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out_N_406 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6697 , \u_lsc_i2cm_himax.u_lsc_i2cm.n6 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5669 , w_sda_out_N_193, 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2915 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2939 , n2657, 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n1905 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2935 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2937 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2931 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2933 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2927 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2929 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[0] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n2854 , 
         \ofs_addr[3].sig_044.FeedThruLUT , \ofs_addr[2].sig_043.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[3] , 
         \ofs_addr[5].sig_046.FeedThruLUT , \ofs_addr[4].sig_045.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[4] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[5] , 
         \ofs_addr[7].sig_048.FeedThruLUT , \ofs_addr[6].sig_047.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[6] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[7] , 
         \ofs_addr[9].sig_050.FeedThruLUT , \ofs_addr[8].sig_049.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[8] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[9] , 
         \ofs_addr[12].sig_052.FeedThruLUT , 
         \ofs_addr[10].sig_051.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[10] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[12] , 
         \ofs_addr[15].sig_054.FeedThruLUT , 
         \ofs_addr[13].sig_053.FeedThruLUT , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[13] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[15] , n3004, n3005, 
         \wr_data_lat[6] , \wr_data_lat[7] , n3002, n3003, \wr_data_lat[4] , 
         \wr_data_lat[5] , n3000, n3001, \wr_data_lat[2] , \wr_data_lat[3] , 
         n2974, n2999, \wr_data_lat[0] , \wr_data_lat[1] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[3] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[5] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n37[4] , 
         \u_lsc_uart.fifo_raddr_clk[1].sig_071.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[0].sig_055.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[1] , \u_lsc_uart.fifo_raddr_clk[0] , 
         \u_lsc_uart.n23 , \u_lsc_uart.fifo_raddr_lat[0] , 
         \u_lsc_uart.fifo_raddr_lat[1] , 
         \u_lsc_uart.rxd_lat[0].sig_079.FeedThruLUT , 
         \gpio_c_3_c.sig_056.FeedThruLUT , \u_lsc_uart.rxd_lat[0] , gpio_c_3_c, 
         \u_lsc_uart.rxd_lat[1] , 
         \u_lsc_uart.fifo_raddr[1].sig_080.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[0].sig_057.FeedThruLUT , 
         \u_lsc_uart.rx_valid_tg_N_796 , \u_lsc_uart.rx_sample_tick_N_794 , 
         \u_lsc_uart.rx_valid_tg_N_798 , \u_lsc_uart.rx_valid_tg , 
         rx_sample_tick, \u_lsc_uart.n5687 , 
         \u_lsc_uart.rxd_shift[1].sig_091.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[0].sig_058.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[1] , \u_lsc_uart.rxd_shift[0] , 
         \u_lsc_uart.n1900 , \uart_rx_data[1] , 
         \u_lsc_uart.rx_valid_tg_clk[0].sig_098.FeedThruLUT , 
         \u_lsc_uart.rx_valid_tg.sig_059.FeedThruLUT , 
         \u_lsc_uart.rx_valid_tg_clk[0] , \u_lsc_uart.rx_valid_tg_clk[1] , 
         \uart_tx_empty.sig_060.FeedThruLUT , uart_tx_empty, 
         \u_lsc_uart.fifo_empty , \u_lsc_uart.n1034[0] , \u_lsc_uart.n5686 , 
         n998, \u_lsc_uart.n5414 , \u_lsc_uart.n982[15] , \u_lsc_uart.n450 , 
         rx_bit_tick, n3129, \u_lsc_uart.n982[1] , \u_lsc_uart.n1158[0] , 
         \u_lsc_uart.n3841 , \u_lsc_uart.n1106[0] , \u_lsc_uart.n1106[15] , 
         \u_lsc_uart.n8 , \u_lsc_uart.tx_bit_tick , \u_lsc_uart.n1106[10] , 
         \u_lsc_uart.n3115 , \u_lsc_uart.n1106[1] , 
         \u_lsc_uart.fifo_raddr_clk[10].sig_062.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[11].sig_061.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[10] , \u_lsc_uart.fifo_raddr_clk[11] , 
         \u_lsc_uart.fifo_raddr_lat[11] , \u_lsc_uart.fifo_raddr_lat[10] , 
         \u_lsc_uart.fifo_raddr_clk[8].sig_064.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[9].sig_063.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[8] , \u_lsc_uart.fifo_raddr_clk[9] , 
         \u_lsc_uart.fifo_raddr_lat[9] , \u_lsc_uart.fifo_raddr_lat[8] , 
         \u_lsc_uart.fifo_raddr_clk[6].sig_066.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[7].sig_065.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[6] , \u_lsc_uart.fifo_raddr_clk[7] , 
         \u_lsc_uart.fifo_raddr_lat[7] , \u_lsc_uart.fifo_raddr_lat[6] , 
         \u_lsc_uart.fifo_raddr_clk[4].sig_068.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[5].sig_067.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[4] , \u_lsc_uart.fifo_raddr_clk[5] , 
         \u_lsc_uart.fifo_raddr_lat[5] , \u_lsc_uart.fifo_raddr_lat[4] , 
         \u_lsc_uart.fifo_raddr_clk[2].sig_070.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[3].sig_069.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr_clk[2] , \u_lsc_uart.fifo_raddr_clk[3] , 
         \u_lsc_uart.fifo_raddr_lat[3] , \u_lsc_uart.fifo_raddr_lat[2] , 
         \u_lsc_uart.rxd_shift[7].sig_073.FeedThruLUT , 
         \u_lsc_uart.rxd_lat[0].sig_072.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[7] , n1898, \u_lsc_uart.rxd_shift[6] , 
         \u_lsc_uart.rxd_shift[5].sig_075.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[6].sig_074.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[5] , \u_lsc_uart.rxd_shift[4] , 
         \u_lsc_uart.rxd_shift[3].sig_077.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[4].sig_076.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[3] , \u_lsc_uart.rxd_shift[2] , 
         \u_lsc_uart.rxd_shift[1].sig_135.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[2].sig_078.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[3].sig_082.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[2].sig_081.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[5].sig_084.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[4].sig_083.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[7].sig_086.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[6].sig_085.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[9].sig_088.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[8].sig_087.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[11].sig_090.FeedThruLUT , 
         \u_lsc_uart.fifo_raddr[10].sig_089.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[3].sig_093.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[2].sig_092.FeedThruLUT , \uart_rx_data[3] , 
         \u_lsc_uart.rxd_shift[5].sig_095.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[4].sig_094.FeedThruLUT , \uart_rx_data[5] , 
         \u_lsc_uart.rxd_shift[7].sig_097.FeedThruLUT , 
         \u_lsc_uart.rxd_shift[6].sig_096.FeedThruLUT , \uart_rx_data[6] , 
         \uart_rx_data[7] , \u_lsc_uart.n505[4] , \u_lsc_uart.n505[2] , 
         \u_lsc_uart.n5677 , \u_lsc_uart.n1289 , \u_lsc_uart.n505[5] , 
         \u_lsc_uart.n63[4] , \u_lsc_uart.n63[2] , \u_lsc_uart.n2871 , 
         \u_lsc_uart.n1281 , \u_lsc_uart.n1106[2].sig_100.FeedThruLUT , 
         \u_lsc_uart.n1106[1].sig_099.FeedThruLUT , \u_lsc_uart.n1106[2] , 
         \u_lsc_uart.n2565 , \u_lsc_uart.n1106[3] , 
         \u_lsc_uart.n1106[4].sig_102.FeedThruLUT , 
         \u_lsc_uart.n1106[3].sig_101.FeedThruLUT , \u_lsc_uart.n1106[4] , 
         \u_lsc_uart.n1106[5] , \u_lsc_uart.n1106[6].sig_104.FeedThruLUT , 
         \u_lsc_uart.n1106[5].sig_103.FeedThruLUT , \u_lsc_uart.n1106[6] , 
         \u_lsc_uart.n1106[7] , \u_lsc_uart.fifo_rd_N_775.sig_107.FeedThruLUT , 
         \u_lsc_uart.n1106[7].sig_105.FeedThruLUT , \u_lsc_uart.fifo_rd_N_775 , 
         \u_lsc_uart.n1106[8] , \u_lsc_uart.n1106[11].sig_109.FeedThruLUT , 
         \u_lsc_uart.n1106[10].sig_108.FeedThruLUT , \u_lsc_uart.n1106[11] , 
         \u_lsc_uart.n1106[12] , \u_lsc_uart.n1106[13].sig_111.FeedThruLUT , 
         \u_lsc_uart.n1106[12].sig_110.FeedThruLUT , \u_lsc_uart.n1106[13] , 
         \u_lsc_uart.n1106[14] , \u_lsc_uart.n1106[14].sig_112.FeedThruLUT , 
         n2968, n2979, fifo_we, n2975, n2978, n2972, n2973, n2970, n2971, 
         \u_lsc_uart.n982[2].sig_114.FeedThruLUT , 
         \u_lsc_uart.n982[1].sig_113.FeedThruLUT , \u_lsc_uart.n982[2] , n2579, 
         \u_lsc_uart.n982[3] , \u_lsc_uart.n982[4].sig_116.FeedThruLUT , 
         \u_lsc_uart.n982[3].sig_115.FeedThruLUT , \u_lsc_uart.n982[4] , 
         \u_lsc_uart.n982[5] , \u_lsc_uart.n982[6].sig_118.FeedThruLUT , 
         \u_lsc_uart.n982[5].sig_117.FeedThruLUT , \u_lsc_uart.n982[6] , 
         \u_lsc_uart.n982[7] , \u_lsc_uart.n982[8].sig_120.FeedThruLUT , 
         \u_lsc_uart.n982[7].sig_119.FeedThruLUT , \u_lsc_uart.n982[8] , 
         \u_lsc_uart.n982[9] , \u_lsc_uart.n982[11].sig_123.FeedThruLUT , 
         \u_lsc_uart.rx_valid_tg_N_798.sig_122.FeedThruLUT , 
         \u_lsc_uart.n982[11] , \u_lsc_uart.n982[12] , 
         \u_lsc_uart.n982[13].sig_125.FeedThruLUT , 
         \u_lsc_uart.n982[12].sig_124.FeedThruLUT , \u_lsc_uart.n982[13] , 
         \u_lsc_uart.n982[14] , \u_lsc_uart.n982[14].sig_126.FeedThruLUT , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0].sig_134.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1].sig_127.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0] 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1] 
         , \u_lsc_uart.fifo_dout[1] , \u_lsc_uart.fifo_dout[0] , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3].sig_129.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2].sig_128.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3] 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2] 
         , \u_lsc_uart.fifo_dout[2] , \u_lsc_uart.fifo_dout[3] , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_131.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_130.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5] 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4] 
         , \u_lsc_uart.fifo_dout[4] , \u_lsc_uart.fifo_dout[5] , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_133.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6].sig_132.FeedThruLUT 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7] 
         , 
         \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6] 
         , \u_lsc_uart.fifo_dout[6] , \u_lsc_uart.fifo_dout[7] , 
         \pxd_p[0].sig_137.FeedThruLUT , \pxd_p[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[2] , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6694 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5993 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5994 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5996 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5997 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6037 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6700 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n16 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6002 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6003 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6706 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6709 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6712 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6715 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n23 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6718 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6038 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5991 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5990 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n3551 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6044 , n38, init_done, 
         \i_ice40_spram_128kx8.addr0_d , \i_ice40_spram_128kx8.n5978 , 
         \i_ice40_spram_128kx8.n6658 , \i_ice40_spram_128kx8.n5979 , 
         \i_ice40_spram_128kx8.dout[1][2] , \i_ice40_spram_128kx8.dout[0][2] , 
         \uart_tx_data[2] , \i_ice40_spram_128kx8.n5954 , 
         \i_ice40_spram_128kx8.n5955 , \i_ice40_spram_128kx8.dout[0][10] , 
         \i_ice40_spram_128kx8.dout[1][10] , \i_ice40_spram_128kx8.n5975 , 
         \i_ice40_spram_128kx8.n6664 , \i_ice40_spram_128kx8.n5976 , 
         \i_ice40_spram_128kx8.dout[1][3] , \i_ice40_spram_128kx8.dout[0][3] , 
         \uart_tx_data[3] , \i_ice40_spram_128kx8.n5951 , 
         \i_ice40_spram_128kx8.n5952 , \i_ice40_spram_128kx8.dout[1][11] , 
         \i_ice40_spram_128kx8.dout[0][11] , \i_ice40_spram_128kx8.n5973 , 
         \i_ice40_spram_128kx8.n5972 , \i_ice40_spram_128kx8.n6670 , 
         \i_ice40_spram_128kx8.dout[1][4] , \i_ice40_spram_128kx8.dout[0][4] , 
         \uart_tx_data[4] , \i_ice40_spram_128kx8.n5948 , 
         \i_ice40_spram_128kx8.n5949 , \i_ice40_spram_128kx8.dout[0][12] , 
         \i_ice40_spram_128kx8.dout[1][12] , \i_ice40_spram_128kx8.n5970 , 
         \i_ice40_spram_128kx8.n5969 , \i_ice40_spram_128kx8.n6676 , 
         \i_ice40_spram_128kx8.dout[1][5] , \i_ice40_spram_128kx8.dout[0][5] , 
         \uart_tx_data[5] , \i_ice40_spram_128kx8.n5946 , 
         \i_ice40_spram_128kx8.n5945 , \i_ice40_spram_128kx8.dout[2][13] , 
         \i_ice40_spram_128kx8.dout[3][13] , \i_ice40_spram_128kx8.n5967 , 
         \i_ice40_spram_128kx8.n5966 , \i_ice40_spram_128kx8.n6682 , 
         \i_ice40_spram_128kx8.dout[1][6] , \i_ice40_spram_128kx8.dout[0][6] , 
         \uart_tx_data[6] , \i_ice40_spram_128kx8.n5942 , 
         \i_ice40_spram_128kx8.n5943 , \i_ice40_spram_128kx8.dout[1][14] , 
         \i_ice40_spram_128kx8.dout[0][14] , \i_ice40_spram_128kx8.n5964 , 
         \i_ice40_spram_128kx8.n5963 , \i_ice40_spram_128kx8.n6688 , 
         \i_ice40_spram_128kx8.dout[1][7] , \i_ice40_spram_128kx8.dout[0][7] , 
         \uart_tx_data[7] , \i_ice40_spram_128kx8.n5939 , 
         \i_ice40_spram_128kx8.n5940 , \i_ice40_spram_128kx8.dout[1][15] , 
         \i_ice40_spram_128kx8.dout[0][15] , \i_ice40_spram_128kx8.n5981 , 
         \i_ice40_spram_128kx8.n6652 , \i_ice40_spram_128kx8.n5982 , 
         \i_ice40_spram_128kx8.dout[0][1] , \i_ice40_spram_128kx8.dout[1][1] , 
         \uart_tx_data[1] , \i_ice40_spram_128kx8.n5957 , 
         \i_ice40_spram_128kx8.n5958 , \i_ice40_spram_128kx8.dout[0][9] , 
         \i_ice40_spram_128kx8.dout[1][9] , \i_ice40_spram_128kx8.n5984 , 
         \i_ice40_spram_128kx8.n6646 , \i_ice40_spram_128kx8.n5985 , 
         \i_ice40_spram_128kx8.dout[0][0] , \i_ice40_spram_128kx8.dout[1][0] , 
         \uart_tx_data[0] , \i_ice40_spram_128kx8.n5960 , 
         \i_ice40_spram_128kx8.n5961 , \i_ice40_spram_128kx8.dout[1][8] , 
         \i_ice40_spram_128kx8.dout[0][8] , n4, n6033, full, load_fifo, hsync, 
         \i_stream_dual_clock_fifo.fifo_dout_7__N_408 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5667 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n15[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5431 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5673 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5430 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5150 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_463[0] , n1907, 
         \i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_459 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n8_adj_922 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n2883 , n3034, 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[3] , n14_2, n10_adj_966, 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5689 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5699 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5168 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5675 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n2885 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n5703 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_480[0] , n1909, 
         ram_wr_en, pixel_valid, \we[2] , n4_adj_938, \ram_cs[3] , \ram_cs[0] , 
         \ram_cs[2] , \ram_cs[1] , n6050, n6051, \s_next_2__N_82[2] , n5679, 
         n28, n30, n29_2, n27, n2984, load_fifo_N_210, load_fifo_N_211, eof, 
         n11, \u_lsc_i2cm_himax.n10 , \u_lsc_i2cm_himax.u_lsc_i2cm.n6641 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n5 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_916 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_918 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_917 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n7 , \u_lsc_i2cm_himax.u_lsc_i2cm.n10 , 
         n34, n26, \u_lsc_uart.n17 , \u_lsc_uart.n18 , \u_lsc_uart.n22 , 
         \u_lsc_uart.n13 , \u_lsc_uart.n10 , \u_lsc_uart.n16_adj_881 , 
         \u_lsc_uart.n15 , \u_lsc_uart.n13_adj_880 , \u_lsc_uart.n16 , 
         \u_lsc_uart.n14 , \u_lsc_uart.n12 , uart_tx_valid, \u_lsc_uart.n11 , 
         \u_lsc_uart.n56 , \u_lsc_uart.n20 , \u_lsc_uart.n21 , 
         \u_lsc_uart.n19 , \u_lsc_uart.n2347 , \u_lsc_uart.n9 , 
         \u_lsc_uart.n2467 , \u_lsc_uart.n2466 , \u_lsc_uart.n10_adj_891 , 
         \u_lsc_uart.n14_adj_890 , \u_lsc_uart.n26 , \u_lsc_uart.n23_adj_892 , 
         \u_lsc_uart.n25 , \u_lsc_uart.n24 , \u_lsc_uart.n1604[0] , 
         \u_lsc_uart.n2276 , \u_lsc_uart.n1590[0] , n32, n35, n31, n18, 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[0] , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_472 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n14[1] , \s_next[2] , n2, 
         n6041, \we[0] , \we[1] , \i_ice40_spram_128kx8.we[3]_2 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n19 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n1993 , \u_lsc_i2cm_himax.i2c_done , 
         \u_lsc_uart.rx_bit_tick_N_792 , \u_lsc_uart.tx_bit_tick_N_790 , n2969, 
         \u_lsc_uart.n12_adj_889 , \u_lsc_uart.n13_adj_888 , 
         \u_lsc_uart.r_fifo_empty_N_776 , \u_lsc_uart.n11_adj_887 , 
         \i_stream_dual_clock_fifo.dual_clock_fifo.n3020 , n3018, 
         \u_lsc_i2cm_himax.n1974 , sensor_clk_c, n2998, uart_tx_valid_N_204, 
         \px_lv_p.sig_025.FeedThruLUT , px_lv_p, GND_net, 
         \u_lsc_uart.o_valid_N_746 , n2980, 
         \u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out_N_387 , 
         \u_lsc_i2cm_himax.u_lsc_i2cm.n25 , w_scl_out_N_191, 
         \u_lsc_uart.n1106[8].sig_106.FeedThruLUT , \u_lsc_uart.n6976 , 
         \u_lsc_uart.n14_adj_882 , \u_lsc_uart.n2278 , gpio_c_2, 
         \u_lsc_uart.n982[9].sig_121.FeedThruLUT , \u_lsc_uart.n63[5] , 
         \i_ice40_spram_128kx8.dout[3][0] , \i_ice40_spram_128kx8.dout[2][0] , 
         \i_ice40_spram_128kx8.dout[3][5] , \i_ice40_spram_128kx8.dout[2][5] , 
         \i_ice40_spram_128kx8.dout[3][4] , \i_ice40_spram_128kx8.dout[2][4] , 
         \i_ice40_spram_128kx8.dout[3][12] , 
         \i_ice40_spram_128kx8.dout[2][12] , \ram_addr[0].sig_136.FeedThruLUT , 
         \i_ice40_spram_128kx8.mask[0] , \i_ice40_spram_128kx8.dout[3][1] , 
         \i_ice40_spram_128kx8.dout[2][1] , \i_ice40_spram_128kx8.dout[3][11] , 
         \i_ice40_spram_128kx8.dout[2][11] , 
         \i_ice40_spram_128kx8.dout[3][10] , 
         \i_ice40_spram_128kx8.dout[2][10] , \i_ice40_spram_128kx8.dout[3][3] , 
         \i_ice40_spram_128kx8.dout[2][3] , \i_ice40_spram_128kx8.dout[2][2] , 
         \i_ice40_spram_128kx8.dout[3][2] , \i_ice40_spram_128kx8.dout[3][8] , 
         \i_ice40_spram_128kx8.dout[2][8] , \i_ice40_spram_128kx8.dout[2][7] , 
         \i_ice40_spram_128kx8.dout[3][7] , \i_ice40_spram_128kx8.dout[3][15] , 
         \i_ice40_spram_128kx8.dout[2][15] , \i_ice40_spram_128kx8.dout[2][9] , 
         \i_ice40_spram_128kx8.dout[3][9] , \i_ice40_spram_128kx8.dout[3][14] , 
         \i_ice40_spram_128kx8.dout[2][14] , 
         \i_ice40_spram_128kx8.dout[1][13] , 
         \i_ice40_spram_128kx8.dout[0][13] , \i_ice40_spram_128kx8.dout[2][6] , 
         \i_ice40_spram_128kx8.dout[3][6] , n2976, fifo_valid, n2981, pxd_c_3, 
         n7505, n7506, n7507, pxd_c_2, pxd_c_1, pxd_c_0, px_lv_c;

  SLICE_0 SLICE_0( .DI1(n85), .DI0(n86), .D1(n7389), .C1(\s_state[0] ), 
    .B1(\num_pixels[10] ), .D0(n4645), .C0(\s_state[0] ), .B0(\num_pixels[9] ), 
    .CE(n2899), .LSR(resetn_N_232), .CLK(clk), .CIN0(n4645), .CIN1(n7389), 
    .Q0(\num_pixels[9] ), .Q1(\num_pixels[10] ), .F0(n86), .F1(n85), 
    .COUT1(n4647), .COUT0(n7389));
  SLICE_1 SLICE_1( .DI1(n74), .DI0(n75), .D1(n7305), .C1(\ram_addr[16] ), 
    .D0(n4590), .C0(\ram_addr[15] ), .CE(n2898), .LSR(n2926), .CLK(clk), 
    .CIN0(n4590), .CIN1(n7305), .Q0(\ram_addr[15] ), .Q1(\ram_addr[16] ), 
    .F0(n75), .F1(n74), .COUT0(n7305));
  SLICE_2 SLICE_2( .DI1(n10), .D1(n7350), .C1(\pxl_cnt[0] ), .B1(VCC_net), 
    .LSR(n2925), .CLK(px_clk_c), .CIN1(n7350), .Q1(\pxl_cnt[0] ), .F1(n10), 
    .COUT0(n7350));
  SLICE_3 SLICE_3( .DI1(n76), .DI0(n77), .D1(n7293), .C1(\ram_addr[14] ), 
    .D0(n4588), .C0(\ram_addr[13] ), .CE(n2898), .LSR(n2926), .CLK(clk), 
    .CIN0(n4588), .CIN1(n7293), .Q0(\ram_addr[13] ), .Q1(\ram_addr[14] ), 
    .F0(n77), .F1(n76), .COUT1(n4590), .COUT0(n7293));
  SLICE_4 SLICE_4( .DI1(n78), .DI0(n79_adj_965), .D1(n7290), 
    .C1(\ram_addr[12] ), .D0(n4586), .C0(\ram_addr[11] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4586), .CIN1(n7290), .Q0(\ram_addr[11] ), 
    .Q1(\ram_addr[12] ), .F0(n79_adj_965), .F1(n78), .COUT1(n4588), 
    .COUT0(n7290));
  SLICE_5 SLICE_5( .DI1(n80_adj_964), .DI0(n81_adj_963), .D1(n7287), 
    .C1(\ram_addr[10] ), .D0(n4584), .C0(\ram_addr[9] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4584), .CIN1(n7287), .Q0(\ram_addr[9] ), 
    .Q1(\ram_addr[10] ), .F0(n81_adj_963), .F1(n80_adj_964), .COUT1(n4586), 
    .COUT0(n7287));
  SLICE_6 SLICE_6( .DI1(n82_adj_962), .DI0(n83_adj_961), .D1(n7284), 
    .C1(\ram_addr[8] ), .D0(n4582), .C0(\ram_addr[7] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4582), .CIN1(n7284), .Q0(\ram_addr[7] ), 
    .Q1(\ram_addr[8] ), .F0(n83_adj_961), .F1(n82_adj_962), .COUT1(n4584), 
    .COUT0(n7284));
  SLICE_7 SLICE_7( .DI1(n84_adj_960), .DI0(n85_adj_959), .D1(n7281), 
    .C1(\ram_addr[6] ), .D0(n4580), .C0(\ram_addr[5] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4580), .CIN1(n7281), .Q0(\ram_addr[5] ), 
    .Q1(\ram_addr[6] ), .F0(n85_adj_959), .F1(n84_adj_960), .COUT1(n4582), 
    .COUT0(n7281));
  SLICE_8 SLICE_8( .DI1(n87_adj_945), .DI0(n88_adj_946), .D1(n7386), 
    .C1(\s_state[0] ), .B1(\num_pixels[8] ), .D0(n4643), .C0(\s_state[0] ), 
    .B0(\num_pixels[7] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4643), .CIN1(n7386), .Q0(\num_pixels[7] ), .Q1(\num_pixels[8] ), 
    .F0(n88_adj_946), .F1(n87_adj_945), .COUT1(n4645), .COUT0(n7386));
  SLICE_9 SLICE_9( .DI1(n86_adj_958), .DI0(n87_adj_957), .D1(n7278), 
    .C1(\ram_addr[4] ), .D0(n4578), .C0(\ram_addr[3] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4578), .CIN1(n7278), .Q0(\ram_addr[3] ), 
    .Q1(\ram_addr[4] ), .F0(n87_adj_957), .F1(n86_adj_958), .COUT1(n4580), 
    .COUT0(n7278));
  SLICE_10 SLICE_10( .DI1(n88_adj_956), .DI0(n89_adj_955), .D1(n7275), 
    .C1(\ram_addr[2] ), .D0(n4576), .C0(\ram_addr[1] ), .CE(n2898), 
    .LSR(n2926), .CLK(clk), .CIN0(n4576), .CIN1(n7275), .Q0(\ram_addr[1] ), 
    .Q1(\ram_addr[2] ), .F0(n89_adj_955), .F1(n88_adj_956), .COUT1(n4578), 
    .COUT0(n7275));
  SLICE_11 SLICE_11( .DI1(n89_adj_947), .DI0(n90_adj_948), .D1(n7383), 
    .C1(\s_state[0] ), .B1(\num_pixels[6] ), .D0(n4641), .C0(\s_state[0] ), 
    .B0(\num_pixels[5] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4641), .CIN1(n7383), .Q0(\num_pixels[5] ), .Q1(\num_pixels[6] ), 
    .F0(n90_adj_948), .F1(n89_adj_947), .COUT1(n4643), .COUT0(n7383));
  SLICE_12 SLICE_12( .DI1(n91_adj_949), .DI0(n92_adj_950), .D1(n7380), 
    .C1(\s_state[0] ), .B1(\num_pixels[4] ), .D0(n4639), .C0(\s_state[0] ), 
    .B0(\num_pixels[3] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4639), .CIN1(n7380), .Q0(\num_pixels[3] ), .Q1(\num_pixels[4] ), 
    .F0(n92_adj_950), .F1(n91_adj_949), .COUT1(n4641), .COUT0(n7380));
  SLICE_13 SLICE_13( .DI1(n90_adj_954), .D1(n7272), .C1(\ram_addr[0] ), 
    .B1(n1763), .CE(n2898), .LSR(n2926), .CLK(clk), .CIN1(n7272), 
    .Q1(\ram_addr[0] ), .F1(n90_adj_954), .COUT1(n4576), .COUT0(n7272));
  SLICE_14 SLICE_14( .DI1(n93_adj_951), .DI0(n94_adj_952), .D1(n7377), 
    .C1(\s_state[0] ), .B1(\num_pixels[2] ), .D0(n4637), .C0(\s_state[0] ), 
    .B0(\num_pixels[1] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4637), .CIN1(n7377), .Q0(\num_pixels[1] ), .Q1(\num_pixels[2] ), 
    .F0(n94_adj_952), .F1(n93_adj_951), .COUT1(n4639), .COUT0(n7377));
  SLICE_15 SLICE_15( .DI1(n95_adj_953), .D1(n7374), .C1(n1704), 
    .B1(\num_pixels[0] ), .B0(\s_state[0] ), .CE(n2899), .LSR(resetn_N_232), 
    .CLK(clk), .CIN1(n7374), .Q1(\num_pixels[0] ), .F1(n95_adj_953), 
    .COUT1(n4637), .COUT0(n7374));
  SLICE_16 SLICE_16( .D1(n7428), .D0(n4634), .B0(\timer[19] ), .CIN0(n4634), 
    .CIN1(n7428), .F0(n87_2), .COUT0(n7428));
  SLICE_17 SLICE_17( .D1(n7425), .B1(\timer[18] ), .D0(n4632), 
    .B0(\timer[17] ), .CIN0(n4632), .CIN1(n7425), .F0(n89), .F1(n88), 
    .COUT1(n4634), .COUT0(n7425));
  SLICE_18 SLICE_18( .D1(n7422), .B1(\timer[16] ), .D0(n4630), 
    .B0(\timer[15] ), .CIN0(n4630), .CIN1(n7422), .F0(n91), .F1(n90), 
    .COUT1(n4632), .COUT0(n7422));
  SLICE_19 SLICE_19( .D1(n7419), .B1(\timer[14] ), .D0(n4628), 
    .B0(\timer[13] ), .CIN0(n4628), .CIN1(n7419), .F0(n93), .F1(n92), 
    .COUT1(n4630), .COUT0(n7419));
  SLICE_20 SLICE_20( .D1(n7416), .B1(\timer[12] ), .D0(n4626), 
    .B0(\timer[11] ), .CIN0(n4626), .CIN1(n7416), .F0(n95), .F1(n94), 
    .COUT1(n4628), .COUT0(n7416));
  SLICE_21 SLICE_21( .D1(n7413), .B1(\timer[10] ), .D0(n4624), .B0(\timer[9] ), 
    .CIN0(n4624), .CIN1(n7413), .F0(n97_2), .F1(n96), .COUT1(n4626), 
    .COUT0(n7413));
  SLICE_22 SLICE_22( .D1(n7410), .B1(\timer[8] ), .D0(n4622), .B0(\timer[7] ), 
    .CIN0(n4622), .CIN1(n7410), .F0(n99), .F1(n98), .COUT1(n4624), 
    .COUT0(n7410));
  SLICE_23 SLICE_23( .D1(n7407), .B1(\timer[6] ), .D0(n4620), .B0(\timer[5] ), 
    .CIN0(n4620), .CIN1(n7407), .F0(n101), .F1(n100), .COUT1(n4622), 
    .COUT0(n7407));
  SLICE_24 SLICE_24( .D1(n7404), .B1(\timer[4] ), .D0(n4618), .B0(\timer[3] ), 
    .CIN0(n4618), .CIN1(n7404), .F0(n103), .F1(n102), .COUT1(n4620), 
    .COUT0(n7404));
  SLICE_25 SLICE_25( .D1(n7401), .B1(\timer[2] ), .D0(n4616), .B0(\timer[1] ), 
    .CIN0(n4616), .CIN1(n7401), .F0(n105), .F1(n104), .COUT1(n4618), 
    .COUT0(n7401));
  SLICE_26 SLICE_26( .D1(n7314), .C1(VCC_net), .B1(\timer[0] ), .CIN1(n7314), 
    .F1(n106), .COUT1(n4616), .COUT0(n7314));
  u_lsc_i2cm_himax_SLICE_27 \u_lsc_i2cm_himax.SLICE_27 ( 
    .D1(\u_lsc_i2cm_himax.n7317 ), .B1(\u_lsc_i2cm_himax.i2c_cnt[6] ), 
    .D0(\u_lsc_i2cm_himax.n4537 ), .B0(\u_lsc_i2cm_himax.i2c_cnt[5] ), 
    .CIN0(\u_lsc_i2cm_himax.n4537 ), .CIN1(\u_lsc_i2cm_himax.n7317 ), 
    .F0(\u_lsc_i2cm_himax.n42[5] ), .F1(\u_lsc_i2cm_himax.n42[6] ), 
    .COUT0(\u_lsc_i2cm_himax.n7317 ));
  u_lsc_i2cm_himax_SLICE_28 \u_lsc_i2cm_himax.SLICE_28 ( 
    .D1(\u_lsc_i2cm_himax.n7302 ), .B1(\u_lsc_i2cm_himax.i2c_cnt[4] ), 
    .D0(\u_lsc_i2cm_himax.n4535 ), .B0(\u_lsc_i2cm_himax.i2c_cnt[3] ), 
    .CIN0(\u_lsc_i2cm_himax.n4535 ), .CIN1(\u_lsc_i2cm_himax.n7302 ), 
    .F0(\u_lsc_i2cm_himax.n42[3] ), .F1(\u_lsc_i2cm_himax.n42[4] ), 
    .COUT1(\u_lsc_i2cm_himax.n4537 ), .COUT0(\u_lsc_i2cm_himax.n7302 ));
  u_lsc_i2cm_himax_SLICE_29 \u_lsc_i2cm_himax.SLICE_29 ( 
    .D1(\u_lsc_i2cm_himax.n7299 ), .B1(\u_lsc_i2cm_himax.i2c_cnt[2] ), 
    .D0(\u_lsc_i2cm_himax.n4533 ), .B0(\u_lsc_i2cm_himax.i2c_cnt[1] ), 
    .CIN0(\u_lsc_i2cm_himax.n4533 ), .CIN1(\u_lsc_i2cm_himax.n7299 ), 
    .F0(\u_lsc_i2cm_himax.n42[1] ), .F1(\u_lsc_i2cm_himax.n42[2] ), 
    .COUT1(\u_lsc_i2cm_himax.n4535 ), .COUT0(\u_lsc_i2cm_himax.n7299 ));
  u_lsc_i2cm_himax_SLICE_30 \u_lsc_i2cm_himax.SLICE_30 ( 
    .D1(\u_lsc_i2cm_himax.n7296 ), .C1(VCC_net), 
    .B1(\u_lsc_i2cm_himax.i2c_cnt[0] ), .CIN1(\u_lsc_i2cm_himax.n7296 ), 
    .F1(\u_lsc_i2cm_himax.n42[0] ), .COUT1(\u_lsc_i2cm_himax.n4533 ), 
    .COUT0(\u_lsc_i2cm_himax.n7296 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_31 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_31 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7347 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4573 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4573 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7347 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[7] ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7347 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_32 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_32 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7344 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4571 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[3] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4571 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7344 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[5] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[6] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4573 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7344 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_33 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_33 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7341 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4569 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4569 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7341 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[3] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[4] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4571 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7341 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_34 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_34 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7323 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4567 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4567 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7323 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[1] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[2] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4569 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7323 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_35 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_35 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7320 ), .C1(VCC_net), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[0] ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7320 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[0] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4567 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7320 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_36 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_36 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7485 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4564 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[5] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4564 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7485 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[5] ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7485 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_37 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_37 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7482 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[4] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4562 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[3] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4562 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7482 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[3] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[4] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4564 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7482 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_38 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_38 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7479 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[2] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4560 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[1] ), 
    .CIN0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4560 ), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7479 ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[1] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[2] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4562 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7479 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_39 \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_39 
    ( .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7359 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[0] ), .B1(VCC_net), 
    .CIN1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7359 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[0] ), 
    .COUT1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4560 ), 
    .COUT0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7359 ));
  u_lsc_uart_SLICE_40 \u_lsc_uart.SLICE_40 ( .DI0(\u_lsc_uart.n87[1] ), 
    .D1(\u_lsc_uart.n7455 ), .C1(VCC_net), .B1(\u_lsc_uart.tx_period_cnt[2] ), 
    .D0(\u_lsc_uart.n4543 ), .C0(VCC_net), .B0(\u_lsc_uart.tx_period_cnt[1] ), 
    .LSR(\u_lsc_uart.n2921 ), .CLK(clk), .CIN0(\u_lsc_uart.n4543 ), 
    .CIN1(\u_lsc_uart.n7455 ), .Q0(\u_lsc_uart.tx_period_cnt[1] ), 
    .F0(\u_lsc_uart.n87[1] ), .F1(\u_lsc_uart.n87[2] ), 
    .COUT1(\u_lsc_uart.n4545 ), .COUT0(\u_lsc_uart.n7455 ));
  u_lsc_uart_SLICE_41 \u_lsc_uart.SLICE_41 ( .DI1(\u_lsc_uart.n87[0] ), 
    .D1(\u_lsc_uart.n7353 ), .C1(VCC_net), .B1(\u_lsc_uart.tx_period_cnt[0] ), 
    .LSR(\u_lsc_uart.n2921 ), .CLK(clk), .CIN1(\u_lsc_uart.n7353 ), 
    .Q1(\u_lsc_uart.tx_period_cnt[0] ), .F1(\u_lsc_uart.n87[0] ), 
    .COUT1(\u_lsc_uart.n4543 ), .COUT0(\u_lsc_uart.n7353 ));
  u_lsc_uart_SLICE_42 \u_lsc_uart.SLICE_42 ( .DI1(\u_lsc_uart.n87_adj_909[0] ), 
    .D1(\u_lsc_uart.n7356 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[0] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN1(\u_lsc_uart.n7356 ), 
    .Q1(\u_lsc_uart.rx_period_cnt[0] ), .F1(\u_lsc_uart.n87_adj_909[0] ), 
    .COUT1(\u_lsc_uart.n4516 ), .COUT0(\u_lsc_uart.n7356 ));
  u_lsc_uart_SLICE_43 \u_lsc_uart.SLICE_43 ( .D1(\u_lsc_uart.n7326 ), 
    .C1(VCC_net), .B1(\fifo_waddr[0] ), .CIN1(\u_lsc_uart.n7326 ), 
    .F1(\fifo_waddr_p1[0] ), .COUT1(\u_lsc_uart.n4503 ), 
    .COUT0(\u_lsc_uart.n7326 ));
  u_lsc_uart_SLICE_44 \u_lsc_uart.SLICE_44 ( 
    .DI0(\u_lsc_uart.n87_adj_909[15] ), .D1(\u_lsc_uart.n7452 ), 
    .D0(\u_lsc_uart.n4530 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[15] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4530 ), 
    .CIN1(\u_lsc_uart.n7452 ), .Q0(\u_lsc_uart.rx_period_cnt[15] ), 
    .F0(\u_lsc_uart.n87_adj_909[15] ), .COUT0(\u_lsc_uart.n7452 ));
  u_lsc_uart_SLICE_45 \u_lsc_uart.SLICE_45 ( 
    .DI1(\u_lsc_uart.n87_adj_909[14] ), .DI0(\u_lsc_uart.n87_adj_909[13] ), 
    .D1(\u_lsc_uart.n7449 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[14] ), 
    .D0(\u_lsc_uart.n4528 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[13] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4528 ), 
    .CIN1(\u_lsc_uart.n7449 ), .Q0(\u_lsc_uart.rx_period_cnt[13] ), 
    .Q1(\u_lsc_uart.rx_period_cnt[14] ), .F0(\u_lsc_uart.n87_adj_909[13] ), 
    .F1(\u_lsc_uart.n87_adj_909[14] ), .COUT1(\u_lsc_uart.n4530 ), 
    .COUT0(\u_lsc_uart.n7449 ));
  u_lsc_uart_SLICE_46 \u_lsc_uart.SLICE_46 ( .D1(\u_lsc_uart.n7338 ), 
    .B1(\fifo_waddr[8] ), .D0(\u_lsc_uart.n4509 ), .B0(\fifo_waddr[7] ), 
    .CIN0(\u_lsc_uart.n4509 ), .CIN1(\u_lsc_uart.n7338 ), 
    .F0(\fifo_waddr_p1[7] ), .F1(\fifo_waddr_p1[8] ), 
    .COUT0(\u_lsc_uart.n7338 ));
  u_lsc_uart_SLICE_47 \u_lsc_uart.SLICE_47 ( .D1(\u_lsc_uart.n7335 ), 
    .B1(\fifo_waddr[6] ), .D0(\u_lsc_uart.n4507 ), .B0(\fifo_waddr[5] ), 
    .CIN0(\u_lsc_uart.n4507 ), .CIN1(\u_lsc_uart.n7335 ), 
    .F0(\fifo_waddr_p1[5] ), .F1(\fifo_waddr_p1[6] ), 
    .COUT1(\u_lsc_uart.n4509 ), .COUT0(\u_lsc_uart.n7335 ));
  u_lsc_uart_SLICE_48 \u_lsc_uart.SLICE_48 ( 
    .DI1(\u_lsc_uart.n87_adj_909[12] ), .DI0(\u_lsc_uart.n87_adj_909[11] ), 
    .D1(\u_lsc_uart.n7446 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[12] ), 
    .D0(\u_lsc_uart.n4526 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[11] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4526 ), 
    .CIN1(\u_lsc_uart.n7446 ), .Q0(\u_lsc_uart.rx_period_cnt[11] ), 
    .Q1(\u_lsc_uart.rx_period_cnt[12] ), .F0(\u_lsc_uart.n87_adj_909[11] ), 
    .F1(\u_lsc_uart.n87_adj_909[12] ), .COUT1(\u_lsc_uart.n4528 ), 
    .COUT0(\u_lsc_uart.n7446 ));
  u_lsc_uart_SLICE_49 \u_lsc_uart.SLICE_49 ( .D1(\u_lsc_uart.n7329 ), 
    .B1(\fifo_waddr[2] ), .D0(\u_lsc_uart.n4503 ), .B0(\fifo_waddr[1] ), 
    .CIN0(\u_lsc_uart.n4503 ), .CIN1(\u_lsc_uart.n7329 ), 
    .F0(\fifo_waddr_p1[1] ), .F1(\fifo_waddr_p1[2] ), 
    .COUT1(\u_lsc_uart.n4505 ), .COUT0(\u_lsc_uart.n7329 ));
  u_lsc_uart_SLICE_50 \u_lsc_uart.SLICE_50 ( 
    .DI1(\u_lsc_uart.n87_adj_909[10] ), .DI0(\u_lsc_uart.n87_adj_909[9] ), 
    .D1(\u_lsc_uart.n7443 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[10] ), 
    .D0(\u_lsc_uart.n4524 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[9] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4524 ), 
    .CIN1(\u_lsc_uart.n7443 ), .Q0(\u_lsc_uart.rx_period_cnt[9] ), 
    .Q1(\u_lsc_uart.rx_period_cnt[10] ), .F0(\u_lsc_uart.n87_adj_909[9] ), 
    .F1(\u_lsc_uart.n87_adj_909[10] ), .COUT1(\u_lsc_uart.n4526 ), 
    .COUT0(\u_lsc_uart.n7443 ));
  u_lsc_uart_SLICE_51 \u_lsc_uart.SLICE_51 ( .DI1(\u_lsc_uart.n87_adj_909[8] ), 
    .DI0(\u_lsc_uart.n87_adj_909[7] ), .D1(\u_lsc_uart.n7440 ), .C1(VCC_net), 
    .B1(\u_lsc_uart.rx_period_cnt[8] ), .D0(\u_lsc_uart.n4522 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.rx_period_cnt[7] ), .LSR(\u_lsc_uart.n2920 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4522 ), .CIN1(\u_lsc_uart.n7440 ), 
    .Q0(\u_lsc_uart.rx_period_cnt[7] ), .Q1(\u_lsc_uart.rx_period_cnt[8] ), 
    .F0(\u_lsc_uart.n87_adj_909[7] ), .F1(\u_lsc_uart.n87_adj_909[8] ), 
    .COUT1(\u_lsc_uart.n4524 ), .COUT0(\u_lsc_uart.n7440 ));
  u_lsc_uart_SLICE_52 \u_lsc_uart.SLICE_52 ( .DI1(\u_lsc_uart.n87_adj_909[6] ), 
    .D1(\u_lsc_uart.n7437 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[6] ), 
    .D0(\u_lsc_uart.n4520 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[5] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4520 ), 
    .CIN1(\u_lsc_uart.n7437 ), .Q1(\u_lsc_uart.rx_period_cnt[6] ), 
    .F0(\u_lsc_uart.n87_adj_909[5] ), .F1(\u_lsc_uart.n87_adj_909[6] ), 
    .COUT1(\u_lsc_uart.n4522 ), .COUT0(\u_lsc_uart.n7437 ));
  u_lsc_uart_SLICE_53 \u_lsc_uart.SLICE_53 ( .DI0(\u_lsc_uart.n87_adj_909[3] ), 
    .D1(\u_lsc_uart.n7434 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[4] ), 
    .D0(\u_lsc_uart.n4518 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[3] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4518 ), 
    .CIN1(\u_lsc_uart.n7434 ), .Q0(\u_lsc_uart.rx_period_cnt[3] ), 
    .F0(\u_lsc_uart.n87_adj_909[3] ), .F1(\u_lsc_uart.n87_adj_909[4] ), 
    .COUT1(\u_lsc_uart.n4520 ), .COUT0(\u_lsc_uart.n7434 ));
  u_lsc_uart_SLICE_54 \u_lsc_uart.SLICE_54 ( .DI0(\u_lsc_uart.n53[11] ), 
    .D1(\u_lsc_uart.n7503 ), .D0(\u_lsc_uart.n4604 ), 
    .C0(\u_lsc_uart.fifo_raddr[11] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4604 ), .CIN1(\u_lsc_uart.n7503 ), 
    .Q0(\u_lsc_uart.fifo_raddr[11] ), .F0(\u_lsc_uart.n53[11] ), 
    .COUT0(\u_lsc_uart.n7503 ));
  u_lsc_uart_SLICE_55 \u_lsc_uart.SLICE_55 ( .DI0(\u_lsc_uart.n87[15] ), 
    .D1(\u_lsc_uart.n7476 ), .D0(\u_lsc_uart.n4557 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.tx_period_cnt[15] ), .LSR(\u_lsc_uart.n2921 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4557 ), .CIN1(\u_lsc_uart.n7476 ), 
    .Q0(\u_lsc_uart.tx_period_cnt[15] ), .F0(\u_lsc_uart.n87[15] ), 
    .COUT0(\u_lsc_uart.n7476 ));
  u_lsc_uart_SLICE_56 \u_lsc_uart.SLICE_56 ( .DI1(\u_lsc_uart.n87[14] ), 
    .DI0(\u_lsc_uart.n87[13] ), .D1(\u_lsc_uart.n7473 ), .C1(VCC_net), 
    .B1(\u_lsc_uart.tx_period_cnt[14] ), .D0(\u_lsc_uart.n4555 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.tx_period_cnt[13] ), .LSR(\u_lsc_uart.n2921 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4555 ), .CIN1(\u_lsc_uart.n7473 ), 
    .Q0(\u_lsc_uart.tx_period_cnt[13] ), .Q1(\u_lsc_uart.tx_period_cnt[14] ), 
    .F0(\u_lsc_uart.n87[13] ), .F1(\u_lsc_uart.n87[14] ), 
    .COUT1(\u_lsc_uart.n4557 ), .COUT0(\u_lsc_uart.n7473 ));
  u_lsc_uart_SLICE_57 \u_lsc_uart.SLICE_57 ( .DI1(\u_lsc_uart.n53[10] ), 
    .DI0(\u_lsc_uart.n53[9] ), .D1(\u_lsc_uart.n7500 ), 
    .C1(\u_lsc_uart.fifo_raddr[10] ), .D0(\u_lsc_uart.n4602 ), 
    .C0(\u_lsc_uart.fifo_raddr[9] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4602 ), .CIN1(\u_lsc_uart.n7500 ), 
    .Q0(\u_lsc_uart.fifo_raddr[9] ), .Q1(\u_lsc_uart.fifo_raddr[10] ), 
    .F0(\u_lsc_uart.n53[9] ), .F1(\u_lsc_uart.n53[10] ), 
    .COUT1(\u_lsc_uart.n4604 ), .COUT0(\u_lsc_uart.n7500 ));
  u_lsc_uart_SLICE_58 \u_lsc_uart.SLICE_58 ( .DI1(\u_lsc_uart.n53[8] ), 
    .DI0(\u_lsc_uart.n53[7] ), .D1(\u_lsc_uart.n7497 ), 
    .C1(\u_lsc_uart.fifo_raddr[8] ), .D0(\u_lsc_uart.n4600 ), 
    .C0(\u_lsc_uart.fifo_raddr[7] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4600 ), .CIN1(\u_lsc_uart.n7497 ), 
    .Q0(\u_lsc_uart.fifo_raddr[7] ), .Q1(\u_lsc_uart.fifo_raddr[8] ), 
    .F0(\u_lsc_uart.n53[7] ), .F1(\u_lsc_uart.n53[8] ), 
    .COUT1(\u_lsc_uart.n4602 ), .COUT0(\u_lsc_uart.n7497 ));
  u_lsc_uart_SLICE_59 \u_lsc_uart.SLICE_59 ( .DI1(\u_lsc_uart.n53[6] ), 
    .DI0(\u_lsc_uart.n53[5] ), .D1(\u_lsc_uart.n7494 ), 
    .C1(\u_lsc_uart.fifo_raddr[6] ), .D0(\u_lsc_uart.n4598 ), 
    .C0(\u_lsc_uart.fifo_raddr[5] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4598 ), .CIN1(\u_lsc_uart.n7494 ), 
    .Q0(\u_lsc_uart.fifo_raddr[5] ), .Q1(\u_lsc_uart.fifo_raddr[6] ), 
    .F0(\u_lsc_uart.n53[5] ), .F1(\u_lsc_uart.n53[6] ), 
    .COUT1(\u_lsc_uart.n4600 ), .COUT0(\u_lsc_uart.n7494 ));
  u_lsc_uart_SLICE_60 \u_lsc_uart.SLICE_60 ( .DI1(\u_lsc_uart.n87[12] ), 
    .DI0(\u_lsc_uart.n87[11] ), .D1(\u_lsc_uart.n7470 ), .C1(VCC_net), 
    .B1(\u_lsc_uart.tx_period_cnt[12] ), .D0(\u_lsc_uart.n4553 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.tx_period_cnt[11] ), .LSR(\u_lsc_uart.n2921 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4553 ), .CIN1(\u_lsc_uart.n7470 ), 
    .Q0(\u_lsc_uart.tx_period_cnt[11] ), .Q1(\u_lsc_uart.tx_period_cnt[12] ), 
    .F0(\u_lsc_uart.n87[11] ), .F1(\u_lsc_uart.n87[12] ), 
    .COUT1(\u_lsc_uart.n4555 ), .COUT0(\u_lsc_uart.n7470 ));
  u_lsc_uart_SLICE_61 \u_lsc_uart.SLICE_61 ( .DI1(\u_lsc_uart.n87[10] ), 
    .DI0(\u_lsc_uart.n87[9] ), .D1(\u_lsc_uart.n7467 ), .C1(VCC_net), 
    .B1(\u_lsc_uart.tx_period_cnt[10] ), .D0(\u_lsc_uart.n4551 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.tx_period_cnt[9] ), .LSR(\u_lsc_uart.n2921 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4551 ), .CIN1(\u_lsc_uart.n7467 ), 
    .Q0(\u_lsc_uart.tx_period_cnt[9] ), .Q1(\u_lsc_uart.tx_period_cnt[10] ), 
    .F0(\u_lsc_uart.n87[9] ), .F1(\u_lsc_uart.n87[10] ), 
    .COUT1(\u_lsc_uart.n4553 ), .COUT0(\u_lsc_uart.n7467 ));
  u_lsc_uart_SLICE_62 \u_lsc_uart.SLICE_62 ( .DI1(\u_lsc_uart.n87[8] ), 
    .DI0(\u_lsc_uart.n87[7] ), .D1(\u_lsc_uart.n7464 ), .C1(VCC_net), 
    .B1(\u_lsc_uart.tx_period_cnt[8] ), .D0(\u_lsc_uart.n4549 ), .C0(VCC_net), 
    .B0(\u_lsc_uart.tx_period_cnt[7] ), .LSR(\u_lsc_uart.n2921 ), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4549 ), .CIN1(\u_lsc_uart.n7464 ), 
    .Q0(\u_lsc_uart.tx_period_cnt[7] ), .Q1(\u_lsc_uart.tx_period_cnt[8] ), 
    .F0(\u_lsc_uart.n87[7] ), .F1(\u_lsc_uart.n87[8] ), 
    .COUT1(\u_lsc_uart.n4551 ), .COUT0(\u_lsc_uart.n7464 ));
  u_lsc_uart_SLICE_63 \u_lsc_uart.SLICE_63 ( .DI1(\u_lsc_uart.n53[4] ), 
    .DI0(\u_lsc_uart.n53[3] ), .D1(\u_lsc_uart.n7491 ), 
    .C1(\u_lsc_uart.fifo_raddr[4] ), .D0(\u_lsc_uart.n4596 ), 
    .C0(\u_lsc_uart.fifo_raddr[3] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4596 ), .CIN1(\u_lsc_uart.n7491 ), 
    .Q0(\u_lsc_uart.fifo_raddr[3] ), .Q1(\u_lsc_uart.fifo_raddr[4] ), 
    .F0(\u_lsc_uart.n53[3] ), .F1(\u_lsc_uart.n53[4] ), 
    .COUT1(\u_lsc_uart.n4598 ), .COUT0(\u_lsc_uart.n7491 ));
  u_lsc_uart_SLICE_64 \u_lsc_uart.SLICE_64 ( .D1(\u_lsc_uart.n7332 ), 
    .B1(\fifo_waddr[4] ), .D0(\u_lsc_uart.n4505 ), .B0(\fifo_waddr[3] ), 
    .CIN0(\u_lsc_uart.n4505 ), .CIN1(\u_lsc_uart.n7332 ), 
    .F0(\fifo_waddr_p1[3] ), .F1(\fifo_waddr_p1[4] ), 
    .COUT1(\u_lsc_uart.n4507 ), .COUT0(\u_lsc_uart.n7332 ));
  u_lsc_uart_SLICE_65 \u_lsc_uart.SLICE_65 ( .DI0(\u_lsc_uart.n87_adj_909[1] ), 
    .D1(\u_lsc_uart.n7431 ), .C1(VCC_net), .B1(\u_lsc_uart.rx_period_cnt[2] ), 
    .D0(\u_lsc_uart.n4516 ), .C0(VCC_net), .B0(\u_lsc_uart.rx_period_cnt[1] ), 
    .LSR(\u_lsc_uart.n2920 ), .CLK(clk), .CIN0(\u_lsc_uart.n4516 ), 
    .CIN1(\u_lsc_uart.n7431 ), .Q0(\u_lsc_uart.rx_period_cnt[1] ), 
    .F0(\u_lsc_uart.n87_adj_909[1] ), .F1(\u_lsc_uart.n87_adj_909[2] ), 
    .COUT1(\u_lsc_uart.n4518 ), .COUT0(\u_lsc_uart.n7431 ));
  u_lsc_uart_SLICE_66 \u_lsc_uart.SLICE_66 ( .DI1(\u_lsc_uart.n53[2] ), 
    .DI0(\u_lsc_uart.n53[1] ), .D1(\u_lsc_uart.n7488 ), 
    .C1(\u_lsc_uart.fifo_raddr[2] ), .D0(\u_lsc_uart.n4594 ), 
    .C0(\u_lsc_uart.fifo_raddr[1] ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(\u_lsc_uart.n4594 ), .CIN1(\u_lsc_uart.n7488 ), 
    .Q0(\u_lsc_uart.fifo_raddr[1] ), .Q1(\u_lsc_uart.fifo_raddr[2] ), 
    .F0(\u_lsc_uart.n53[1] ), .F1(\u_lsc_uart.n53[2] ), 
    .COUT1(\u_lsc_uart.n4596 ), .COUT0(\u_lsc_uart.n7488 ));
  u_lsc_uart_SLICE_67 \u_lsc_uart.SLICE_67 ( .DI1(\u_lsc_uart.n53[0] ), 
    .D1(\u_lsc_uart.n7362 ), .C1(\u_lsc_uart.fifo_raddr[0] ), 
    .B1(\u_lsc_uart.fifo_rd ), .LSR(resetn_N_232), .CLK(clk), 
    .CIN1(\u_lsc_uart.n7362 ), .Q1(\u_lsc_uart.fifo_raddr[0] ), 
    .F1(\u_lsc_uart.n53[0] ), .COUT1(\u_lsc_uart.n4594 ), 
    .COUT0(\u_lsc_uart.n7362 ));
  u_lsc_uart_SLICE_68 \u_lsc_uart.SLICE_68 ( .DI1(\u_lsc_uart.n87[6] ), 
    .D1(\u_lsc_uart.n7461 ), .C1(VCC_net), .B1(\u_lsc_uart.tx_period_cnt[6] ), 
    .D0(\u_lsc_uart.n4547 ), .C0(VCC_net), .B0(\u_lsc_uart.tx_period_cnt[5] ), 
    .LSR(\u_lsc_uart.n2921 ), .CLK(clk), .CIN0(\u_lsc_uart.n4547 ), 
    .CIN1(\u_lsc_uart.n7461 ), .Q1(\u_lsc_uart.tx_period_cnt[6] ), 
    .F0(\u_lsc_uart.n87[5] ), .F1(\u_lsc_uart.n87[6] ), 
    .COUT1(\u_lsc_uart.n4549 ), .COUT0(\u_lsc_uart.n7461 ));
  u_lsc_uart_SLICE_69 \u_lsc_uart.SLICE_69 ( .DI0(\u_lsc_uart.n87[3] ), 
    .D1(\u_lsc_uart.n7458 ), .C1(VCC_net), .B1(\u_lsc_uart.tx_period_cnt[4] ), 
    .D0(\u_lsc_uart.n4545 ), .C0(VCC_net), .B0(\u_lsc_uart.tx_period_cnt[3] ), 
    .LSR(\u_lsc_uart.n2921 ), .CLK(clk), .CIN0(\u_lsc_uart.n4545 ), 
    .CIN1(\u_lsc_uart.n7458 ), .Q0(\u_lsc_uart.tx_period_cnt[3] ), 
    .F0(\u_lsc_uart.n87[3] ), .F1(\u_lsc_uart.n87[4] ), 
    .COUT1(\u_lsc_uart.n4547 ), .COUT0(\u_lsc_uart.n7458 ));
  u_reset_n_SLICE_70 \u_reset_n.SLICE_70 ( .DI0(\u_reset_n.n37[7] ), 
    .D1(\u_reset_n.n7371 ), .D0(\u_reset_n.n4613 ), 
    .C0(\u_reset_n.reset_cnt[7]_2 ), .CLK(clk), .CIN0(\u_reset_n.n4613 ), 
    .CIN1(\u_reset_n.n7371 ), .Q0(\u_reset_n.reset_cnt[7]_2 ), 
    .F0(\u_reset_n.n37[7] ), .COUT0(\u_reset_n.n7371 ));
  u_reset_n_SLICE_71 \u_reset_n.SLICE_71 ( .DI1(\u_reset_n.n37[6] ), 
    .DI0(\u_reset_n.n37[5] ), .D1(\u_reset_n.n7368 ), .C1(\reset_cnt[6] ), 
    .D0(\u_reset_n.n4611 ), .C0(\u_reset_n.reset_cnt[5]_2 ), .CLK(clk), 
    .CIN0(\u_reset_n.n4611 ), .CIN1(\u_reset_n.n7368 ), 
    .Q0(\u_reset_n.reset_cnt[5]_2 ), .Q1(\reset_cnt[6] ), 
    .F0(\u_reset_n.n37[5] ), .F1(\u_reset_n.n37[6] ), 
    .COUT1(\u_reset_n.n4613 ), .COUT0(\u_reset_n.n7368 ));
  u_reset_n_SLICE_72 \u_reset_n.SLICE_72 ( .DI1(\u_reset_n.n37[4] ), 
    .DI0(\u_reset_n.n37[3] ), .D1(\u_reset_n.n7365 ), 
    .C1(\u_reset_n.reset_cnt[4]_2 ), .D0(\u_reset_n.n4609 ), 
    .C0(\u_reset_n.reset_cnt[3]_2 ), .CLK(clk), .CIN0(\u_reset_n.n4609 ), 
    .CIN1(\u_reset_n.n7365 ), .Q0(\u_reset_n.reset_cnt[3]_2 ), 
    .Q1(\u_reset_n.reset_cnt[4]_2 ), .F0(\u_reset_n.n37[3] ), 
    .F1(\u_reset_n.n37[4] ), .COUT1(\u_reset_n.n4611 ), 
    .COUT0(\u_reset_n.n7365 ));
  u_reset_n_SLICE_73 \u_reset_n.SLICE_73 ( .DI1(\u_reset_n.n37[2] ), 
    .DI0(\u_reset_n.n37[1] ), .D1(\u_reset_n.n7311 ), 
    .C1(\u_reset_n.reset_cnt[2]_2 ), .D0(\u_reset_n.n4607 ), 
    .C0(\u_reset_n.reset_cnt[1]_2 ), .CLK(clk), .CIN0(\u_reset_n.n4607 ), 
    .CIN1(\u_reset_n.n7311 ), .Q0(\u_reset_n.reset_cnt[1]_2 ), 
    .Q1(\u_reset_n.reset_cnt[2]_2 ), .F0(\u_reset_n.n37[1] ), 
    .F1(\u_reset_n.n37[2] ), .COUT1(\u_reset_n.n4609 ), 
    .COUT0(\u_reset_n.n7311 ));
  u_reset_n_SLICE_74 \u_reset_n.SLICE_74 ( .DI1(\u_reset_n.n37[0] ), 
    .D1(\u_reset_n.n7308 ), .C1(\reset_cnt[0] ), .B1(resetn_N_232), .CLK(clk), 
    .CIN1(\u_reset_n.n7308 ), .Q1(\reset_cnt[0] ), .F1(\u_reset_n.n37[0] ), 
    .COUT1(\u_reset_n.n4607 ), .COUT0(\u_reset_n.n7308 ));
  SLICE_75 SLICE_75( .DI1(n79), .DI0(n80), .D1(n7398), .C1(\s_state[0] ), 
    .B1(\num_pixels[16] ), .D0(n4651), .C0(\s_state[0] ), 
    .B0(\num_pixels[15] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4651), .CIN1(n7398), .Q0(\num_pixels[15] ), .Q1(\num_pixels[16] ), 
    .F0(n80), .F1(n79), .COUT0(n7398));
  SLICE_76 SLICE_76( .DI1(n81), .DI0(n82), .D1(n7395), .C1(\s_state[0] ), 
    .B1(\num_pixels[14] ), .D0(n4649), .C0(\s_state[0] ), 
    .B0(\num_pixels[13] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4649), .CIN1(n7395), .Q0(\num_pixels[13] ), .Q1(\num_pixels[14] ), 
    .F0(n82), .F1(n81), .COUT1(n4651), .COUT0(n7395));
  SLICE_77 SLICE_77( .DI1(n83), .DI0(n84), .D1(n7392), .C1(\s_state[0] ), 
    .B1(\num_pixels[12] ), .D0(n4647), .C0(\s_state[0] ), 
    .B0(\num_pixels[11] ), .CE(n2899), .LSR(resetn_N_232), .CLK(clk), 
    .CIN0(n4647), .CIN1(n7392), .Q0(\num_pixels[11] ), .Q1(\num_pixels[12] ), 
    .F0(n84), .F1(n83), .COUT1(n4649), .COUT0(n7392));
  SLICE_78 SLICE_78( .DI1(\fifo_dout[6].sig_001.FeedThruLUT ), 
    .DI0(\fifo_dout[7].sig_000.FeedThruLUT ), .A1(\fifo_dout[6] ), 
    .D0(\fifo_dout[7] ), .CE(n1916), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\ram_wr_data[7] ), .Q1(\ram_wr_data[6] ), 
    .F0(\fifo_dout[7].sig_000.FeedThruLUT ), 
    .F1(\fifo_dout[6].sig_001.FeedThruLUT ));
  SLICE_80 SLICE_80( .DI1(\fifo_dout[4].sig_003.FeedThruLUT ), 
    .DI0(\fifo_dout[5].sig_002.FeedThruLUT ), .D1(\fifo_dout[4] ), 
    .B0(\fifo_dout[5] ), .CE(n1916), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\ram_wr_data[5] ), .Q1(\ram_wr_data[4] ), 
    .F0(\fifo_dout[5].sig_002.FeedThruLUT ), 
    .F1(\fifo_dout[4].sig_003.FeedThruLUT ));
  SLICE_82 SLICE_82( .DI1(\fifo_dout[2].sig_005.FeedThruLUT ), 
    .DI0(\fifo_dout[3].sig_004.FeedThruLUT ), .D1(\fifo_dout[2] ), 
    .B0(\fifo_dout[3] ), .CE(n1916), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\ram_wr_data[3] ), .Q1(\ram_wr_data[2] ), 
    .F0(\fifo_dout[3].sig_004.FeedThruLUT ), 
    .F1(\fifo_dout[2].sig_005.FeedThruLUT ));
  SLICE_84 SLICE_84( .DI1(\fifo_dout[0].sig_007.FeedThruLUT ), 
    .DI0(\fifo_dout[1].sig_006.FeedThruLUT ), .D1(\fifo_dout[0] ), 
    .D0(\fifo_dout[1] ), .CE(n1916), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\ram_wr_data[1] ), .Q1(\ram_wr_data[0] ), 
    .F0(\fifo_dout[1].sig_006.FeedThruLUT ), 
    .F1(\fifo_dout[0].sig_007.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_90 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_90 ( 
    .DI1(\rd_addr_gray[1].sig_012.FeedThruLUT ), 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0].sig_008.FeedThruLUT )
    , .D1(\rd_addr_gray[1] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0] ), 
    .CLK(px_clk_c), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0].sig_008.FeedThruLUT )
    , .F1(\rd_addr_gray[1].sig_012.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_91 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_91 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1].sig_015.FeedThruLUT )
    , 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0].sig_009.FeedThruLUT )
    , .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0] ), 
    .CLK(px_clk_c), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[0] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[0].sig_009.FeedThruLUT )
    , 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[1].sig_015.FeedThruLUT )
    );
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_92 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_92 ( 
    .DI1(\wr_addr_gray[1].sig_018.FeedThruLUT ), 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0].sig_010.FeedThruLUT )
    , .A1(\wr_addr_gray[1] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0] ), .CLK(clk), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0].sig_010.FeedThruLUT )
    , .F1(\wr_addr_gray[1].sig_018.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_93 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_93 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1].sig_021.FeedThruLUT )
    , 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0].sig_011.FeedThruLUT )
    , .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0] ), 
    .CLK(clk), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[0] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[0].sig_011.FeedThruLUT )
    , 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[1].sig_021.FeedThruLUT )
    );
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_95 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_95 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[1]$n1 ), 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[0]$n0 ), 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .B1(fifo_empty), .A1(resetn_N_232), .D0(resetn_N_232), .C0(fifo_empty), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), .CLK(clk), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[0]$n0 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[1]$n1 ));
  SLICE_98 SLICE_98( .DI1(n3030), .DI0(n3032), .D1(fifo_empty), 
    .C1(\rd_addr_gray[1] ), .B1(\empty_o_N_480[1] ), .A1(resetn_N_232), 
    .D0(resetn_N_232), .C0(\empty_o_N_480[2] ), .B0(\rd_addr_gray[2] ), 
    .A0(fifo_empty), .CLK(clk), .Q0(\rd_addr_gray[2] ), .Q1(\rd_addr_gray[1] ), 
    .F0(n3032), .F1(n3030));
  SLICE_100 SLICE_100( .DI1(n3016), .DI0(n3014), .D1(\wr_addr_gray[2] ), 
    .C1(resetn_N_232), .B1(n2845), .A1(\full_o_N_463[2] ), .D0(resetn_N_232), 
    .C0(\wr_addr_gray[1] ), .B0(\full_o_N_463[1] ), .A0(n2845), .CLK(px_clk_c), 
    .Q0(\wr_addr_gray[1] ), .Q1(\wr_addr_gray[2] ), .F0(n3014), .F1(n3016));
  SLICE_102 SLICE_102( .DI1(n3024), .DI0(n3026), .D1(\wr_addr[2] ), .C1(n2845), 
    .B1(n6_adj_942), .A1(resetn_N_232), .D0(resetn_N_232), .C0(n2845), 
    .B0(\full_o_N_462[3] ), .A0(\wr_addr[3] ), .CLK(px_clk_c), 
    .Q0(\wr_addr[3] ), .Q1(\wr_addr[2] ), .F0(n3026), .F1(n3024));
  SLICE_107 SLICE_107( .DI1(\rd_addr_gray[3].sig_014.FeedThruLUT ), 
    .DI0(\rd_addr_gray[2].sig_013.FeedThruLUT ), .C1(\rd_addr_gray[3] ), 
    .A0(\rd_addr_gray[2] ), .CLK(px_clk_c), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3] ), 
    .F0(\rd_addr_gray[2].sig_013.FeedThruLUT ), 
    .F1(\rd_addr_gray[3].sig_014.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_110 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_110 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3].sig_017.FeedThruLUT )
    , 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2].sig_016.FeedThruLUT )
    , .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2] ), 
    .CLK(px_clk_c), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[2] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[3] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[2].sig_016.FeedThruLUT )
    , 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr[3].sig_017.FeedThruLUT )
    );
  SLICE_113 SLICE_113( .DI1(\wr_addr_gray[3].sig_020.FeedThruLUT ), 
    .DI0(\wr_addr_gray[2].sig_019.FeedThruLUT ), .A1(\wr_addr_gray[3] ), 
    .C0(\wr_addr_gray[2] ), .CLK(clk), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3] ), 
    .F0(\wr_addr_gray[2].sig_019.FeedThruLUT ), 
    .F1(\wr_addr_gray[3].sig_020.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_116 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_116 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3].sig_023.FeedThruLUT )
    , 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2].sig_022.FeedThruLUT )
    , .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2] ), 
    .CLK(clk), 
    .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[2] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[3] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[2].sig_022.FeedThruLUT )
    , 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd[3].sig_023.FeedThruLUT )
    );
  SLICE_119 SLICE_119( .DI1(n3011), .DI0(n3012), .D1(\rd_data_o_7__N_450[6] ), 
    .C1(\fifo_dout[6] ), .A1(fifo_empty), .D0(\rd_data_o_7__N_450[7] ), 
    .C0(\fifo_dout[7] ), .B0(fifo_empty), .CLK(clk), .Q0(\fifo_dout[7] ), 
    .Q1(\fifo_dout[6] ), .F0(n3012), .F1(n3011));
  SLICE_121 SLICE_121( .DI1(n3009), .DI0(n3010), .D1(\rd_data_o_7__N_450[4] ), 
    .C1(fifo_empty), .B1(\fifo_dout[4] ), .D0(fifo_empty), 
    .B0(\rd_data_o_7__N_450[5] ), .A0(\fifo_dout[5] ), .CLK(clk), 
    .Q0(\fifo_dout[5] ), .Q1(\fifo_dout[4] ), .F0(n3010), .F1(n3009));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_122 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_122 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[3]$n3 ), 
    .DI0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[2]$n2 ), 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] ), 
    .C1(resetn_N_232), .B1(fifo_empty), .A1(\empty_o_N_479[3] ), 
    .D0(fifo_empty), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .B0(resetn_N_232), .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.n117[2] ), 
    .CLK(clk), .Q0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[2]$n2 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[3]$n3 ));
  SLICE_125 SLICE_125( .DI1(n3007), .DI0(n3008), .D1(\rd_data_o_7__N_450[2] ), 
    .C1(\fifo_dout[2] ), .A1(fifo_empty), .D0(fifo_empty), .C0(\fifo_dout[3] ), 
    .A0(\rd_data_o_7__N_450[3] ), .CLK(clk), .Q0(\fifo_dout[3] ), 
    .Q1(\fifo_dout[2] ), .F0(n3008), .F1(n3007));
  SLICE_127 SLICE_127( .DI1(n2977), .DI0(n3006), .D1(\rd_data_o_7__N_450[0] ), 
    .C1(\fifo_dout[0] ), .A1(fifo_empty), .D0(\rd_data_o_7__N_450[1] ), 
    .B0(fifo_empty), .A0(\fifo_dout[1] ), .CLK(clk), .Q0(\fifo_dout[1] ), 
    .Q1(\fifo_dout[0] ), .F0(n3006), .F1(n2977));
  vsync_SLICE_130 \vsync.SLICE_130 ( .DI1(\vsync_d[0].sig_029.FeedThruLUT ), 
    .DI0(\vsync.sig_024.FeedThruLUT ), .D1(\vsync_d[0] ), .B0(vsync), 
    .CLK(px_clk_c), .Q0(\vsync_d[0] ), .Q1(\vsync_d[1] ), 
    .F0(\vsync.sig_024.FeedThruLUT ), .F1(\vsync_d[0].sig_029.FeedThruLUT ));
  SLICE_132 SLICE_132( .DI0(\px_fv_c.sig_026.FeedThruLUT ), .D0(px_fv_c), 
    .CLK(px_clk_c), .Q0(vsync), .F0(\px_fv_c.sig_026.FeedThruLUT ));
  SLICE_133 SLICE_133( .DI1(\eof_d[0].sig_028.FeedThruLUT ), .DI0(\eof$n4 ), 
    .A1(\eof_d[0] ), .D0(\vsync_d[0] ), .A0(\vsync_d[1] ), .CLK(clk), 
    .Q0(\eof_d[0] ), .Q1(\eof_d[1] ), .F0(\eof$n4 ), 
    .F1(\eof_d[0].sig_028.FeedThruLUT ));
  SLICE_134 SLICE_134( .DI1(\s_next[0] ), .DI0(\s_next[1] ), .C1(n6), .B1(n3), 
    .A1(\s_state[2] ), .D0(\s_state[2] ), .C0(n6724), .B0(\s_state[0] ), 
    .A0(host_intr_c), .LSR(resetn_N_232), .CLK(clk), .Q0(\s_state[1] ), 
    .Q1(\s_state[0] ), .F0(\s_next[1] ), .F1(\s_next[0] ));
  SLICE_135 SLICE_135( .DI0(s_next_2__N_72), .D0(\s_state[0] ), 
    .B0(\s_state[1] ), .A0(\s_state[2] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(init), .F0(s_next_2__N_72));
  SLICE_137 SLICE_137( .DI1(\timer_19__N_124[1] ), .DI0(\timer_19__N_124[0] ), 
    .D1(n9_adj_929), .C1(\timer[1] ), .B1(\s_state[2] ), .A1(\s_state[1] ), 
    .D0(\s_state[1] ), .C0(n9_2), .B0(\timer[0] ), .A0(\s_state[2] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\timer[0] ), .Q1(\timer[1] ), 
    .F0(\timer_19__N_124[0] ), .F1(\timer_19__N_124[1] ));
  SLICE_138 SLICE_138( .DI1(red_N_199), .DI0(green_N_202), 
    .D1(\uart_rx_data[0] ), .C1(\uart_rx_data[2] ), .B1(\uart_rx_data[4] ), 
    .A1(n2839), .D0(\uart_rx_data[2] ), .C0(\uart_rx_data[4] ), .B0(n2839), 
    .A0(\uart_rx_data[0] ), .CE(n1889), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(green), .Q1(red), .F0(green_N_202), .F1(red_N_199));
  SLICE_140 SLICE_140( .DI0(\host_intr_c.sig_027.FeedThruLUT ), 
    .B0(host_intr_c), .CE(n2892), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(sensor_led_c), .F0(\host_intr_c.sig_027.FeedThruLUT ));
  SLICE_144 SLICE_144( .DI0(\cam_data[3].sig_030.FeedThruLUT ), 
    .A0(\cam_data[3] ), .CLK(px_clk_c), .Q0(\cam_data[7] ), 
    .F0(\cam_data[3].sig_030.FeedThruLUT ));
  SLICE_145 SLICE_145( .DI1(\cam_data[1].sig_032.FeedThruLUT ), 
    .DI0(\cam_data[2].sig_031.FeedThruLUT ), .D1(\cam_data[1] ), 
    .A0(\cam_data[2] ), .CLK(px_clk_c), .Q0(\cam_data[6] ), .Q1(\cam_data[5] ), 
    .F0(\cam_data[2].sig_031.FeedThruLUT ), 
    .F1(\cam_data[1].sig_032.FeedThruLUT ));
  SLICE_147 SLICE_147( .DI1(\pxd_p[3].sig_034.FeedThruLUT ), 
    .DI0(\pxd_d[0].sig_033.FeedThruLUT ), .C1(\pxd_p[3] ), .D0(\pxd_d[0] ), 
    .CLK(px_clk_c), .Q0(\cam_data[4] ), .Q1(\cam_data[3] ), 
    .F0(\pxd_d[0].sig_033.FeedThruLUT ), .F1(\pxd_p[3].sig_034.FeedThruLUT ));
  SLICE_149 SLICE_149( .DI1(\pxd_p[1].sig_036.FeedThruLUT ), 
    .DI0(\pxd_p[2].sig_035.FeedThruLUT ), .C1(\pxd_p[1] ), .A0(\pxd_p[2] ), 
    .CLK(px_clk_c), .Q0(\cam_data[2] ), .Q1(\cam_data[1] ), 
    .F0(\pxd_p[2].sig_035.FeedThruLUT ), .F1(\pxd_p[1].sig_036.FeedThruLUT ));
  SLICE_153 SLICE_153( .DI1(\timer_19__N_124[3] ), .DI0(\timer_19__N_124[2] ), 
    .D1(\timer[3] ), .C1(\s_state[1] ), .B1(\s_state[2] ), .A1(n9_adj_937), 
    .D0(n9_adj_939), .C0(\s_state[2] ), .B0(\s_state[1] ), .A0(\timer[2] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\timer[2] ), .Q1(\timer[3] ), 
    .F0(\timer_19__N_124[2] ), .F1(\timer_19__N_124[3] ));
  SLICE_155 SLICE_155( .DI1(\timer_19__N_124[5] ), .DI0(\timer_19__N_124[4] ), 
    .D1(\s_state[2] ), .C1(\timer[5] ), .B1(\s_state[1] ), .A1(n9_adj_934), 
    .D0(\s_state[2] ), .C0(\s_state[1] ), .B0(n9_adj_935), .A0(\timer[4] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\timer[4] ), .Q1(\timer[5] ), 
    .F0(\timer_19__N_124[4] ), .F1(\timer_19__N_124[5] ));
  SLICE_157 SLICE_157( .DI1(\timer_19__N_124[7] ), .DI0(\timer_19__N_124[6] ), 
    .D1(\timer[7] ), .C1(\s_state[2] ), .B1(n9_adj_927), .A1(\s_state[1] ), 
    .D0(\s_state[1] ), .C0(\s_state[2] ), .B0(n9_adj_933), .A0(\timer[6] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\timer[6] ), .Q1(\timer[7] ), 
    .F0(\timer_19__N_124[6] ), .F1(\timer_19__N_124[7] ));
  SLICE_159 SLICE_159( .DI1(\timer_19__N_124[9] ), .DI0(\timer_19__N_124[8] ), 
    .D1(\s_state[2] ), .C1(\timer[9] ), .B1(\s_state[1] ), .A1(n9_adj_940), 
    .D0(\s_state[2] ), .C0(\s_state[1] ), .B0(n9_adj_924), .A0(\timer[8] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\timer[8] ), .Q1(\timer[9] ), 
    .F0(\timer_19__N_124[8] ), .F1(\timer_19__N_124[9] ));
  SLICE_161 SLICE_161( .DI1(\timer_19__N_124[11] ), 
    .DI0(\timer_19__N_124[10] ), .D1(n9_adj_932), .C1(\timer[11] ), 
    .B1(\s_state[1] ), .A1(\s_state[2] ), .D0(\s_state[2] ), .C0(\timer[10] ), 
    .B0(n9_adj_936), .A0(\s_state[1] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\timer[10] ), .Q1(\timer[11] ), .F0(\timer_19__N_124[10] ), 
    .F1(\timer_19__N_124[11] ));
  SLICE_163 SLICE_163( .DI1(\timer_19__N_124[13] ), 
    .DI0(\timer_19__N_124[12] ), .D1(\s_state[2] ), .C1(n9_adj_930), 
    .B1(\s_state[1] ), .A1(\timer[13] ), .D0(n9_adj_931), .C0(\timer[12] ), 
    .B0(\s_state[2] ), .A0(\s_state[1] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\timer[12] ), .Q1(\timer[13] ), .F0(\timer_19__N_124[12] ), 
    .F1(\timer_19__N_124[13] ));
  SLICE_165 SLICE_165( .DI1(\timer_19__N_124[15] ), 
    .DI0(\timer_19__N_124[14] ), .D1(\timer[15] ), .C1(\s_state[1] ), 
    .B1(\s_state[2] ), .A1(n9_adj_926), .D0(\s_state[2] ), .C0(\timer[14] ), 
    .B0(\s_state[1] ), .A0(n9_adj_928), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\timer[14] ), .Q1(\timer[15] ), .F0(\timer_19__N_124[14] ), 
    .F1(\timer_19__N_124[15] ));
  SLICE_167 SLICE_167( .DI1(\timer_19__N_124[17] ), 
    .DI0(\timer_19__N_124[16] ), .D1(\timer[17] ), .C1(\s_state[1] ), 
    .B1(n9_adj_925), .A1(\s_state[2] ), .D0(n9_adj_941), .C0(\timer[16] ), 
    .B0(\s_state[1] ), .A0(\s_state[2] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\timer[16] ), .Q1(\timer[17] ), .F0(\timer_19__N_124[16] ), 
    .F1(\timer_19__N_124[17] ));
  SLICE_169 SLICE_169( .DI1(\timer_19__N_124[19] ), 
    .DI0(\timer_19__N_124[18] ), .D1(\s_state[2] ), .C1(n9_adj_943), 
    .B1(\s_state[1] ), .A1(\timer[19] ), .D0(\s_state[2] ), .C0(\s_state[1] ), 
    .B0(n9_adj_944), .A0(\timer[18] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\timer[18] ), .Q1(\timer[19] ), .F0(\timer_19__N_124[18] ), 
    .F1(\timer_19__N_124[19] ));
  u_lsc_i2cm_himax_SLICE_172 \u_lsc_i2cm_himax.SLICE_172 ( 
    .DI1(\init.sig_038.FeedThruLUT ), 
    .DI0(\u_lsc_i2cm_himax.init_d[0].sig_037.FeedThruLUT ), .D1(init), 
    .A0(\u_lsc_i2cm_himax.init_d[0] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.init_d[1] ), .Q1(\u_lsc_i2cm_himax.init_d[0] ), 
    .F0(\u_lsc_i2cm_himax.init_d[0].sig_037.FeedThruLUT ), 
    .F1(\init.sig_038.FeedThruLUT ));
  u_lsc_i2cm_himax_SLICE_174 \u_lsc_i2cm_himax.SLICE_174 ( 
    .DI1(\u_lsc_i2cm_himax.n69 ), .DI0(\u_lsc_i2cm_himax.init_req_N_287 ), 
    .D1(\u_lsc_i2cm_himax.init_req ), .C1(\u_lsc_i2cm_himax.n58 ), 
    .B1(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4 ), .D0(\u_lsc_i2cm_himax.init_req ), 
    .C0(\u_lsc_i2cm_himax.init_d[0] ), .B0(\u_lsc_i2cm_himax.init_d[1] ), 
    .A0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.init_req ), .Q1(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .F0(\u_lsc_i2cm_himax.init_req_N_287 ), .F1(\u_lsc_i2cm_himax.n69 ));
  u_lsc_i2cm_himax_SLICE_176 \u_lsc_i2cm_himax.SLICE_176 ( 
    .DI1(\u_lsc_i2cm_himax.n2911 ), .DI0(\u_lsc_i2cm_himax.n2947 ), 
    .C1(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), .B1(\u_lsc_i2cm_himax.n42[0] ), 
    .D0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), .B0(\u_lsc_i2cm_himax.n42[1] ), 
    .CE(\u_lsc_i2cm_himax.n1891 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.i2c_cnt[1] ), .Q1(\u_lsc_i2cm_himax.i2c_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.n2947 ), .F1(\u_lsc_i2cm_himax.n2911 ));
  u_lsc_i2cm_himax_SLICE_177 \u_lsc_i2cm_himax.SLICE_177 ( 
    .DI1(\u_lsc_i2cm_himax.n2917 ), .DI0(\u_lsc_i2cm_himax.n2945 ), 
    .C1(\u_lsc_i2cm_himax.n42[3] ), .A1(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .D0(\u_lsc_i2cm_himax.n42[2] ), .B0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .CE(\u_lsc_i2cm_himax.n1891 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.i2c_cnt[2] ), .Q1(\u_lsc_i2cm_himax.i2c_cnt[3] ), 
    .F0(\u_lsc_i2cm_himax.n2945 ), .F1(\u_lsc_i2cm_himax.n2917 ));
  u_lsc_i2cm_himax_SLICE_178 \u_lsc_i2cm_himax.SLICE_178 ( 
    .DI1(\u_lsc_i2cm_himax.n2913 ), .DI0(\u_lsc_i2cm_himax.n2943 ), 
    .D1(\u_lsc_i2cm_himax.n42[4] ), .C1(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .C0(\u_lsc_i2cm_himax.n42[5] ), .B0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .CE(\u_lsc_i2cm_himax.n1891 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.i2c_cnt[5] ), .Q1(\u_lsc_i2cm_himax.i2c_cnt[4] ), 
    .F0(\u_lsc_i2cm_himax.n2943 ), .F1(\u_lsc_i2cm_himax.n2913 ));
  u_lsc_i2cm_himax_SLICE_179 \u_lsc_i2cm_himax.SLICE_179 ( 
    .DI0(\u_lsc_i2cm_himax.n2941 ), .D0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .A0(\u_lsc_i2cm_himax.n42[6] ), .CE(\u_lsc_i2cm_himax.n1891 ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_i2cm_himax.i2c_cnt[6] ), 
    .F0(\u_lsc_i2cm_himax.n2941 ));
  u_lsc_i2cm_himax_SLICE_182 \u_lsc_i2cm_himax.SLICE_182 ( 
    .DI1(\u_lsc_i2cm_himax.n2290 ), .DI0(\u_lsc_i2cm_himax.n957 ), 
    .D1(\u_lsc_i2cm_himax.n938[7] ), .B1(\u_lsc_i2cm_himax.i2c_set ), 
    .A1(i2c_running), .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_915 ), 
    .C0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), .B0(\u_lsc_i2cm_himax.init_req ), 
    .A0(\u_lsc_i2cm_himax.n938[7] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.n938[1] ), .Q1(\u_lsc_i2cm_himax.n938[7] ), 
    .F0(\u_lsc_i2cm_himax.n957 ), .F1(\u_lsc_i2cm_himax.n2290 ));
  u_lsc_i2cm_himax_SLICE_183 \u_lsc_i2cm_himax.SLICE_183 ( 
    .DI1(\lsb_addr.sig_040.FeedThruLUT ), 
    .DI0(\u_lsc_i2cm_himax.n938[1].sig_039.FeedThruLUT ), .C1(lsb_addr), 
    .D0(\u_lsc_i2cm_himax.n938[1] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(lsb_addr), .Q1(\u_lsc_i2cm_himax.i2c_set ), 
    .F0(\u_lsc_i2cm_himax.n938[1].sig_039.FeedThruLUT ), 
    .F1(\lsb_addr.sig_040.FeedThruLUT ));
  SLICE_187 SLICE_187( .DI1(n2967), .DI0(n2997), .D1(\ofs_addr[0] ), 
    .B1(\i2c_cmd[0] ), .A1(lsb_addr), .D0(lsb_addr), .B0(\ofs_addr[1] ), 
    .A0(\i2c_cmd[1] ), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[1] ), 
    .Q1(\ofs_addr[0] ), .F0(n2997), .F1(n2967));
  SLICE_188 SLICE_188( .DI1(n2995), .DI0(n2996), .D1(\ofs_addr[3] ), 
    .C1(\i2c_cmd[3] ), .A1(lsb_addr), .D0(\ofs_addr[2] ), .C0(\i2c_cmd[2] ), 
    .B0(lsb_addr), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[2] ), 
    .Q1(\ofs_addr[3] ), .F0(n2996), .F1(n2995));
  SLICE_190 SLICE_190( .DI1(n2993), .DI0(n2994), .D1(\i2c_cmd[5] ), 
    .C1(lsb_addr), .B1(\ofs_addr[5] ), .D0(lsb_addr), .B0(\i2c_cmd[4] ), 
    .A0(\ofs_addr[4] ), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[4] ), 
    .Q1(\ofs_addr[5] ), .F0(n2994), .F1(n2993));
  SLICE_192 SLICE_192( .DI1(n2991), .DI0(n2992), .D1(\i2c_cmd[7] ), 
    .C1(lsb_addr), .B1(\ofs_addr[7] ), .D0(\i2c_cmd[6] ), .B0(lsb_addr), 
    .A0(\ofs_addr[6] ), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[6] ), 
    .Q1(\ofs_addr[7] ), .F0(n2992), .F1(n2991));
  SLICE_194 SLICE_194( .DI1(n2989), .DI0(n2990), .D1(\ofs_addr[9] ), 
    .C1(\i2c_cmd[9] ), .B1(lsb_addr), .D0(\i2c_cmd[8] ), .B0(\ofs_addr[8] ), 
    .A0(lsb_addr), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[8] ), 
    .Q1(\ofs_addr[9] ), .F0(n2990), .F1(n2989));
  SLICE_196 SLICE_196( .DI1(n2987), .DI0(n2988), .D1(\ofs_addr[12] ), 
    .C1(lsb_addr), .B1(\i2c_cmd[12] ), .D0(lsb_addr), .C0(\i2c_cmd[10] ), 
    .B0(\ofs_addr[10] ), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[10] ), 
    .Q1(\ofs_addr[12] ), .F0(n2988), .F1(n2987));
  SLICE_198 SLICE_198( .DI1(n2985), .DI0(n2986), .D1(\ofs_addr[15] ), 
    .C1(\i2c_cmd[15] ), .A1(lsb_addr), .D0(lsb_addr), .B0(\ofs_addr[13] ), 
    .A0(\i2c_cmd[13] ), .LSR(resetn_N_232), .CLK(clk), .Q0(\ofs_addr[13] ), 
    .Q1(\ofs_addr[15] ), .F0(n2986), .F1(n2985));
  SLICE_201 SLICE_201( .DI1(\ofs_addr[1].sig_042.FeedThruLUT ), 
    .DI0(\ofs_addr[0].sig_041.FeedThruLUT ), .B1(\ofs_addr[1] ), 
    .A0(\ofs_addr[0] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[0] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[1] ), 
    .F0(\ofs_addr[0].sig_041.FeedThruLUT ), 
    .F1(\ofs_addr[1].sig_042.FeedThruLUT ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_202 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_202 ( 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out_N_406 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6697 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.n5669 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(w_sda_out_N_193), .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.r_sda_out_N_406 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_204 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_204 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2915 ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2939 ), .C1(n2657), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[0] ), .A1(i2c_running), 
    .D0(i2c_running), .B0(n2657), .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[1] ), 
    .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.n1905 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2939 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2915 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_205 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_205 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2935 ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2937 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[3] ), .B1(i2c_running), .A1(n2657), 
    .D0(n2657), .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[2] ), .A0(i2c_running), 
    .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.n1905 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2937 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2935 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_208 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_208 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2931 ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2933 ), 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[5] ), .C1(n2657), .B1(i2c_running), 
    .D0(n2657), .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[4] ), .A0(i2c_running), 
    .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.n1905 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[3] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2933 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2931 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_210 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_210 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2927 ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2929 ), .C1(i2c_running), .B1(n2657), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[7] ), .D0(i2c_running), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.n47[6] ), .A0(n2657), 
    .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.n1905 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2929 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2927 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_212 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_212 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[1] ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[0] ), 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[1] ), .C1(i2c_running), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[0] ), .B0(i2c_running), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[0] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[0] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[1] ));
  SLICE_214 SLICE_214( .DI1(\ofs_addr[3].sig_044.FeedThruLUT ), 
    .DI0(\ofs_addr[2].sig_043.FeedThruLUT ), .C1(\ofs_addr[3] ), 
    .C0(\ofs_addr[2] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[2] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[3] ), 
    .F0(\ofs_addr[2].sig_043.FeedThruLUT ), 
    .F1(\ofs_addr[3].sig_044.FeedThruLUT ));
  SLICE_216 SLICE_216( .DI1(\ofs_addr[5].sig_046.FeedThruLUT ), 
    .DI0(\ofs_addr[4].sig_045.FeedThruLUT ), .C1(\ofs_addr[5] ), 
    .B0(\ofs_addr[4] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[4] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[5] ), 
    .F0(\ofs_addr[4].sig_045.FeedThruLUT ), 
    .F1(\ofs_addr[5].sig_046.FeedThruLUT ));
  SLICE_218 SLICE_218( .DI1(\ofs_addr[7].sig_048.FeedThruLUT ), 
    .DI0(\ofs_addr[6].sig_047.FeedThruLUT ), .C1(\ofs_addr[7] ), 
    .D0(\ofs_addr[6] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[6] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[7] ), 
    .F0(\ofs_addr[6].sig_047.FeedThruLUT ), 
    .F1(\ofs_addr[7].sig_048.FeedThruLUT ));
  SLICE_220 SLICE_220( .DI1(\ofs_addr[9].sig_050.FeedThruLUT ), 
    .DI0(\ofs_addr[8].sig_049.FeedThruLUT ), .B1(\ofs_addr[9] ), 
    .D0(\ofs_addr[8] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[8] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[9] ), 
    .F0(\ofs_addr[8].sig_049.FeedThruLUT ), 
    .F1(\ofs_addr[9].sig_050.FeedThruLUT ));
  SLICE_222 SLICE_222( .DI1(\ofs_addr[12].sig_052.FeedThruLUT ), 
    .DI0(\ofs_addr[10].sig_051.FeedThruLUT ), .B1(\ofs_addr[12] ), 
    .A0(\ofs_addr[10] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[10] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[12] ), 
    .F0(\ofs_addr[10].sig_051.FeedThruLUT ), 
    .F1(\ofs_addr[12].sig_052.FeedThruLUT ));
  SLICE_224 SLICE_224( .DI1(\ofs_addr[15].sig_054.FeedThruLUT ), 
    .DI0(\ofs_addr[13].sig_053.FeedThruLUT ), .C1(\ofs_addr[15] ), 
    .B0(\ofs_addr[13] ), .CE(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .CLK(clk), .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[13] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[15] ), 
    .F0(\ofs_addr[13].sig_053.FeedThruLUT ), 
    .F1(\ofs_addr[15].sig_054.FeedThruLUT ));
  SLICE_226 SLICE_226( .DI1(n3004), .DI0(n3005), .D1(\wr_data_lat[6] ), 
    .C1(i2c_running), .A1(\i2c_cmd[6] ), .D0(i2c_running), .C0(\i2c_cmd[7] ), 
    .B0(\wr_data_lat[7] ), .CLK(clk), .Q0(\wr_data_lat[7] ), 
    .Q1(\wr_data_lat[6] ), .F0(n3005), .F1(n3004));
  SLICE_228 SLICE_228( .DI1(n3002), .DI0(n3003), .C1(i2c_running), 
    .B1(\wr_data_lat[4] ), .A1(\i2c_cmd[4] ), .D0(i2c_running), 
    .C0(\i2c_cmd[5] ), .A0(\wr_data_lat[5] ), .CLK(clk), .Q0(\wr_data_lat[5] ), 
    .Q1(\wr_data_lat[4] ), .F0(n3003), .F1(n3002));
  SLICE_230 SLICE_230( .DI1(n3000), .DI0(n3001), .C1(i2c_running), 
    .B1(\wr_data_lat[2] ), .A1(\i2c_cmd[2] ), .D0(i2c_running), 
    .B0(\i2c_cmd[3] ), .A0(\wr_data_lat[3] ), .CLK(clk), .Q0(\wr_data_lat[3] ), 
    .Q1(\wr_data_lat[2] ), .F0(n3001), .F1(n3000));
  SLICE_232 SLICE_232( .DI1(n2974), .DI0(n2999), .D1(\wr_data_lat[0] ), 
    .C1(\i2c_cmd[0] ), .A1(i2c_running), .D0(i2c_running), 
    .B0(\wr_data_lat[1] ), .A0(\i2c_cmd[1] ), .CLK(clk), .Q0(\wr_data_lat[1] ), 
    .Q1(\wr_data_lat[0] ), .F0(n2999), .F1(n2974));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_236 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_236 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[3] ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[2] ), .C1(i2c_running), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[3] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[2] ), .B0(i2c_running), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[2] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[3] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[2] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[3] ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_238 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_238 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[5] ), 
    .DI0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[4] ), 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[5] ), .C1(i2c_running), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), .B0(i2c_running), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.n29[4] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[4] ), 
    .Q1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[5] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[4] ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n37[5] ));
  u_lsc_uart_SLICE_242 \u_lsc_uart.SLICE_242 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[1].sig_071.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[0].sig_055.FeedThruLUT ), 
    .A1(\u_lsc_uart.fifo_raddr_clk[1] ), .C0(\u_lsc_uart.fifo_raddr_clk[0] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[0] ), .Q1(\u_lsc_uart.fifo_raddr_lat[1] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[0].sig_055.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[1].sig_071.FeedThruLUT ));
  SLICE_245 SLICE_245( .DI1(\u_lsc_uart.rxd_lat[0].sig_079.FeedThruLUT ), 
    .DI0(\gpio_c_3_c.sig_056.FeedThruLUT ), .C1(\u_lsc_uart.rxd_lat[0] ), 
    .C0(gpio_c_3_c), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.rxd_lat[0] ), .Q1(\u_lsc_uart.rxd_lat[1] ), 
    .F0(\gpio_c_3_c.sig_056.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_lat[0].sig_079.FeedThruLUT ));
  u_lsc_uart_SLICE_246 \u_lsc_uart.SLICE_246 ( 
    .DI1(\u_lsc_uart.fifo_raddr[1].sig_080.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[0].sig_057.FeedThruLUT ), 
    .C1(\u_lsc_uart.fifo_raddr[1] ), .A0(\u_lsc_uart.fifo_raddr[0] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[0] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[1] ), 
    .F0(\u_lsc_uart.fifo_raddr[0].sig_057.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[1].sig_080.FeedThruLUT ));
  u_lsc_uart_SLICE_247 \u_lsc_uart.SLICE_247 ( 
    .DI1(\u_lsc_uart.rx_valid_tg_N_796 ), 
    .DI0(\u_lsc_uart.rx_sample_tick_N_794 ), 
    .D1(\u_lsc_uart.rx_valid_tg_N_798 ), .C1(\u_lsc_uart.rx_valid_tg ), 
    .A1(rx_sample_tick), .D0(\u_lsc_uart.rx_period_cnt[4] ), 
    .C0(\u_lsc_uart.n5687 ), .B0(\u_lsc_uart.rx_period_cnt[3] ), 
    .A0(\u_lsc_uart.rx_period_cnt[1] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(rx_sample_tick), .Q1(\u_lsc_uart.rx_valid_tg ), 
    .F0(\u_lsc_uart.rx_sample_tick_N_794 ), 
    .F1(\u_lsc_uart.rx_valid_tg_N_796 ));
  u_lsc_uart_SLICE_248 \u_lsc_uart.SLICE_248 ( 
    .DI1(\u_lsc_uart.rxd_shift[1].sig_091.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[0].sig_058.FeedThruLUT ), 
    .D1(\u_lsc_uart.rxd_shift[1] ), .D0(\u_lsc_uart.rxd_shift[0] ), 
    .CE(\u_lsc_uart.n1900 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\uart_rx_data[0] ), .Q1(\uart_rx_data[1] ), 
    .F0(\u_lsc_uart.rxd_shift[0].sig_058.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[1].sig_091.FeedThruLUT ));
  u_lsc_uart_rx_valid_tg_SLICE_249 \u_lsc_uart.rx_valid_tg.SLICE_249 ( 
    .DI1(\u_lsc_uart.rx_valid_tg_clk[0].sig_098.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rx_valid_tg.sig_059.FeedThruLUT ), 
    .C1(\u_lsc_uart.rx_valid_tg_clk[0] ), .C0(\u_lsc_uart.rx_valid_tg ), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_uart.rx_valid_tg_clk[0] ), 
    .Q1(\u_lsc_uart.rx_valid_tg_clk[1] ), 
    .F0(\u_lsc_uart.rx_valid_tg.sig_059.FeedThruLUT ), 
    .F1(\u_lsc_uart.rx_valid_tg_clk[0].sig_098.FeedThruLUT ));
  SLICE_250 SLICE_250( .DI0(\uart_tx_empty.sig_060.FeedThruLUT ), 
    .A0(uart_tx_empty), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_empty ), .F0(\uart_tx_empty.sig_060.FeedThruLUT ));
  u_lsc_uart_SLICE_251 \u_lsc_uart.SLICE_251 ( .DI1(\u_lsc_uart.n1034[0] ), 
    .DI0(\u_lsc_uart.n5686 ), .D1(n998), .C1(\u_lsc_uart.n5414 ), 
    .B1(\u_lsc_uart.n982[15] ), .A1(\u_lsc_uart.n450 ), .D0(n998), 
    .C0(\u_lsc_uart.rx_valid_tg_N_798 ), .B0(\u_lsc_uart.n5414 ), 
    .A0(rx_bit_tick), .CE(n3129), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[1] ), .Q1(n998), .F0(\u_lsc_uart.n5686 ), 
    .F1(\u_lsc_uart.n1034[0] ));
  u_lsc_uart_SLICE_252 \u_lsc_uart.SLICE_252 ( .DI1(\u_lsc_uart.n1158[0] ), 
    .DI0(\u_lsc_uart.n3841 ), .D1(\u_lsc_uart.n1106[0] ), 
    .C1(\u_lsc_uart.n1106[15] ), .B1(\u_lsc_uart.fifo_empty ), 
    .A1(\u_lsc_uart.n8 ), .D0(\u_lsc_uart.n1106[0] ), 
    .C0(\u_lsc_uart.tx_bit_tick ), .B0(\u_lsc_uart.fifo_empty ), 
    .A0(\u_lsc_uart.n1106[10] ), .CE(\u_lsc_uart.n3115 ), .LSR(resetn_N_232), 
    .CLK(clk), .Q0(\u_lsc_uart.n1106[1] ), .Q1(\u_lsc_uart.n1106[0] ), 
    .F0(\u_lsc_uart.n3841 ), .F1(\u_lsc_uart.n1158[0] ));
  u_lsc_uart_SLICE_255 \u_lsc_uart.SLICE_255 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[10].sig_062.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[11].sig_061.FeedThruLUT ), 
    .C1(\u_lsc_uart.fifo_raddr_clk[10] ), .D0(\u_lsc_uart.fifo_raddr_clk[11] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[11] ), .Q1(\u_lsc_uart.fifo_raddr_lat[10] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[11].sig_061.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[10].sig_062.FeedThruLUT ));
  u_lsc_uart_SLICE_257 \u_lsc_uart.SLICE_257 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[8].sig_064.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[9].sig_063.FeedThruLUT ), 
    .A1(\u_lsc_uart.fifo_raddr_clk[8] ), .B0(\u_lsc_uart.fifo_raddr_clk[9] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[9] ), .Q1(\u_lsc_uart.fifo_raddr_lat[8] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[9].sig_063.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[8].sig_064.FeedThruLUT ));
  u_lsc_uart_SLICE_260 \u_lsc_uart.SLICE_260 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[6].sig_066.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[7].sig_065.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_raddr_clk[6] ), .B0(\u_lsc_uart.fifo_raddr_clk[7] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[7] ), .Q1(\u_lsc_uart.fifo_raddr_lat[6] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[7].sig_065.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[6].sig_066.FeedThruLUT ));
  u_lsc_uart_SLICE_262 \u_lsc_uart.SLICE_262 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[4].sig_068.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[5].sig_067.FeedThruLUT ), 
    .A1(\u_lsc_uart.fifo_raddr_clk[4] ), .B0(\u_lsc_uart.fifo_raddr_clk[5] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[5] ), .Q1(\u_lsc_uart.fifo_raddr_lat[4] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[5].sig_067.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[4].sig_068.FeedThruLUT ));
  u_lsc_uart_SLICE_264 \u_lsc_uart.SLICE_264 ( 
    .DI1(\u_lsc_uart.fifo_raddr_clk[2].sig_070.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr_clk[3].sig_069.FeedThruLUT ), 
    .B1(\u_lsc_uart.fifo_raddr_clk[2] ), .C0(\u_lsc_uart.fifo_raddr_clk[3] ), 
    .CE(\u_lsc_uart.n23 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\u_lsc_uart.fifo_raddr_lat[3] ), .Q1(\u_lsc_uart.fifo_raddr_lat[2] ), 
    .F0(\u_lsc_uart.fifo_raddr_clk[3].sig_069.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr_clk[2].sig_070.FeedThruLUT ));
  u_lsc_uart_SLICE_270 \u_lsc_uart.SLICE_270 ( 
    .DI1(\u_lsc_uart.rxd_shift[7].sig_073.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_lat[0].sig_072.FeedThruLUT ), 
    .A1(\u_lsc_uart.rxd_shift[7] ), .A0(\u_lsc_uart.rxd_lat[0] ), .CE(n1898), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_uart.rxd_shift[7] ), 
    .Q1(\u_lsc_uart.rxd_shift[6] ), 
    .F0(\u_lsc_uart.rxd_lat[0].sig_072.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[7].sig_073.FeedThruLUT ));
  u_lsc_uart_SLICE_272 \u_lsc_uart.SLICE_272 ( 
    .DI1(\u_lsc_uart.rxd_shift[5].sig_075.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[6].sig_074.FeedThruLUT ), 
    .C1(\u_lsc_uart.rxd_shift[5] ), .D0(\u_lsc_uart.rxd_shift[6] ), .CE(n1898), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_uart.rxd_shift[5] ), 
    .Q1(\u_lsc_uart.rxd_shift[4] ), 
    .F0(\u_lsc_uart.rxd_shift[6].sig_074.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[5].sig_075.FeedThruLUT ));
  u_lsc_uart_SLICE_274 \u_lsc_uart.SLICE_274 ( 
    .DI1(\u_lsc_uart.rxd_shift[3].sig_077.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[4].sig_076.FeedThruLUT ), 
    .D1(\u_lsc_uart.rxd_shift[3] ), .C0(\u_lsc_uart.rxd_shift[4] ), .CE(n1898), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_uart.rxd_shift[3] ), 
    .Q1(\u_lsc_uart.rxd_shift[2] ), 
    .F0(\u_lsc_uart.rxd_shift[4].sig_076.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[3].sig_077.FeedThruLUT ));
  u_lsc_uart_SLICE_276 \u_lsc_uart.SLICE_276 ( 
    .DI1(\u_lsc_uart.rxd_shift[1].sig_135.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[2].sig_078.FeedThruLUT ), 
    .A1(\u_lsc_uart.rxd_shift[1] ), .C0(\u_lsc_uart.rxd_shift[2] ), .CE(n1898), 
    .LSR(resetn_N_232), .CLK(clk), .Q0(\u_lsc_uart.rxd_shift[1] ), 
    .Q1(\u_lsc_uart.rxd_shift[0] ), 
    .F0(\u_lsc_uart.rxd_shift[2].sig_078.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[1].sig_135.FeedThruLUT ));
  u_lsc_uart_SLICE_279 \u_lsc_uart.SLICE_279 ( 
    .DI1(\u_lsc_uart.fifo_raddr[3].sig_082.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[2].sig_081.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_raddr[3] ), .D0(\u_lsc_uart.fifo_raddr[2] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[2] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[3] ), 
    .F0(\u_lsc_uart.fifo_raddr[2].sig_081.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[3].sig_082.FeedThruLUT ));
  u_lsc_uart_SLICE_281 \u_lsc_uart.SLICE_281 ( 
    .DI1(\u_lsc_uart.fifo_raddr[5].sig_084.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[4].sig_083.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_raddr[5] ), .B0(\u_lsc_uart.fifo_raddr[4] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[4] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[5] ), 
    .F0(\u_lsc_uart.fifo_raddr[4].sig_083.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[5].sig_084.FeedThruLUT ));
  u_lsc_uart_SLICE_283 \u_lsc_uart.SLICE_283 ( 
    .DI1(\u_lsc_uart.fifo_raddr[7].sig_086.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[6].sig_085.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_raddr[7] ), .A0(\u_lsc_uart.fifo_raddr[6] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[6] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[7] ), 
    .F0(\u_lsc_uart.fifo_raddr[6].sig_085.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[7].sig_086.FeedThruLUT ));
  u_lsc_uart_SLICE_285 \u_lsc_uart.SLICE_285 ( 
    .DI1(\u_lsc_uart.fifo_raddr[9].sig_088.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[8].sig_087.FeedThruLUT ), 
    .C1(\u_lsc_uart.fifo_raddr[9] ), .D0(\u_lsc_uart.fifo_raddr[8] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[8] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[9] ), 
    .F0(\u_lsc_uart.fifo_raddr[8].sig_087.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[9].sig_088.FeedThruLUT ));
  u_lsc_uart_SLICE_287 \u_lsc_uart.SLICE_287 ( 
    .DI1(\u_lsc_uart.fifo_raddr[11].sig_090.FeedThruLUT ), 
    .DI0(\u_lsc_uart.fifo_raddr[10].sig_089.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_raddr[11] ), .D0(\u_lsc_uart.fifo_raddr[10] ), 
    .CLK(clk), .Q0(\u_lsc_uart.fifo_raddr_clk[10] ), 
    .Q1(\u_lsc_uart.fifo_raddr_clk[11] ), 
    .F0(\u_lsc_uart.fifo_raddr[10].sig_089.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_raddr[11].sig_090.FeedThruLUT ));
  u_lsc_uart_SLICE_290 \u_lsc_uart.SLICE_290 ( 
    .DI1(\u_lsc_uart.rxd_shift[3].sig_093.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[2].sig_092.FeedThruLUT ), 
    .D1(\u_lsc_uart.rxd_shift[3] ), .B0(\u_lsc_uart.rxd_shift[2] ), 
    .CE(\u_lsc_uart.n1900 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\uart_rx_data[2] ), .Q1(\uart_rx_data[3] ), 
    .F0(\u_lsc_uart.rxd_shift[2].sig_092.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[3].sig_093.FeedThruLUT ));
  u_lsc_uart_SLICE_292 \u_lsc_uart.SLICE_292 ( 
    .DI1(\u_lsc_uart.rxd_shift[5].sig_095.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[4].sig_094.FeedThruLUT ), 
    .B1(\u_lsc_uart.rxd_shift[5] ), .A0(\u_lsc_uart.rxd_shift[4] ), 
    .CE(\u_lsc_uart.n1900 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\uart_rx_data[4] ), .Q1(\uart_rx_data[5] ), 
    .F0(\u_lsc_uart.rxd_shift[4].sig_094.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[5].sig_095.FeedThruLUT ));
  u_lsc_uart_SLICE_294 \u_lsc_uart.SLICE_294 ( 
    .DI1(\u_lsc_uart.rxd_shift[7].sig_097.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rxd_shift[6].sig_096.FeedThruLUT ), 
    .A1(\u_lsc_uart.rxd_shift[7] ), .A0(\u_lsc_uart.rxd_shift[6] ), 
    .CE(\u_lsc_uart.n1900 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\uart_rx_data[6] ), .Q1(\uart_rx_data[7] ), 
    .F0(\u_lsc_uart.rxd_shift[6].sig_096.FeedThruLUT ), 
    .F1(\u_lsc_uart.rxd_shift[7].sig_097.FeedThruLUT ));
  u_lsc_uart_SLICE_297 \u_lsc_uart.SLICE_297 ( .DI1(\u_lsc_uart.n505[4] ), 
    .DI0(\u_lsc_uart.n505[2] ), .D1(\u_lsc_uart.n87_adj_909[4] ), 
    .C1(\u_lsc_uart.rx_period_cnt[0] ), .A1(\u_lsc_uart.n5677 ), 
    .D0(\u_lsc_uart.n5677 ), .B0(\u_lsc_uart.rx_period_cnt[0] ), 
    .A0(\u_lsc_uart.n87_adj_909[2] ), .LSR(\u_lsc_uart.n1289 ), .CLK(clk), 
    .Q0(\u_lsc_uart.rx_period_cnt[2] ), .Q1(\u_lsc_uart.rx_period_cnt[4] ), 
    .F0(\u_lsc_uart.n505[2] ), .F1(\u_lsc_uart.n505[4] ));
  u_lsc_uart_SLICE_299 \u_lsc_uart.SLICE_299 ( .DI0(\u_lsc_uart.n505[5] ), 
    .C0(\u_lsc_uart.n87_adj_909[5] ), .B0(\u_lsc_uart.rx_period_cnt[0] ), 
    .A0(\u_lsc_uart.n5677 ), .LSR(\u_lsc_uart.n1289 ), .CLK(clk), 
    .Q0(\u_lsc_uart.rx_period_cnt[5] ), .F0(\u_lsc_uart.n505[5] ));
  u_lsc_uart_SLICE_300 \u_lsc_uart.SLICE_300 ( .DI1(\u_lsc_uart.n63[4] ), 
    .DI0(\u_lsc_uart.n63[2] ), .D1(\u_lsc_uart.tx_period_cnt[0] ), 
    .C1(\u_lsc_uart.n2871 ), .B1(\u_lsc_uart.n87[4] ), .D0(\u_lsc_uart.n2871 ), 
    .C0(\u_lsc_uart.n87[2] ), .A0(\u_lsc_uart.tx_period_cnt[0] ), 
    .LSR(\u_lsc_uart.n1281 ), .CLK(clk), .Q0(\u_lsc_uart.tx_period_cnt[2] ), 
    .Q1(\u_lsc_uart.tx_period_cnt[4] ), .F0(\u_lsc_uart.n63[2] ), 
    .F1(\u_lsc_uart.n63[4] ));
  u_lsc_uart_SLICE_303 \u_lsc_uart.SLICE_303 ( 
    .DI1(\u_lsc_uart.n1106[2].sig_100.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[1].sig_099.FeedThruLUT ), 
    .A1(\u_lsc_uart.n1106[2] ), .D0(\u_lsc_uart.n1106[1] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[2] ), .Q1(\u_lsc_uart.n1106[3] ), 
    .F0(\u_lsc_uart.n1106[1].sig_099.FeedThruLUT ), 
    .F1(\u_lsc_uart.n1106[2].sig_100.FeedThruLUT ));
  u_lsc_uart_SLICE_305 \u_lsc_uart.SLICE_305 ( 
    .DI1(\u_lsc_uart.n1106[4].sig_102.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[3].sig_101.FeedThruLUT ), 
    .A1(\u_lsc_uart.n1106[4] ), .A0(\u_lsc_uart.n1106[3] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[4] ), .Q1(\u_lsc_uart.n1106[5] ), 
    .F0(\u_lsc_uart.n1106[3].sig_101.FeedThruLUT ), 
    .F1(\u_lsc_uart.n1106[4].sig_102.FeedThruLUT ));
  u_lsc_uart_SLICE_307 \u_lsc_uart.SLICE_307 ( 
    .DI1(\u_lsc_uart.n1106[6].sig_104.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[5].sig_103.FeedThruLUT ), 
    .C1(\u_lsc_uart.n1106[6] ), .C0(\u_lsc_uart.n1106[5] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[6] ), .Q1(\u_lsc_uart.n1106[7] ), 
    .F0(\u_lsc_uart.n1106[5].sig_103.FeedThruLUT ), 
    .F1(\u_lsc_uart.n1106[6].sig_104.FeedThruLUT ));
  u_lsc_uart_SLICE_309 \u_lsc_uart.SLICE_309 ( 
    .DI1(\u_lsc_uart.fifo_rd_N_775.sig_107.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[7].sig_105.FeedThruLUT ), 
    .D1(\u_lsc_uart.fifo_rd_N_775 ), .A0(\u_lsc_uart.n1106[7] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[8] ), .Q1(\u_lsc_uart.n1106[10] ), 
    .F0(\u_lsc_uart.n1106[7].sig_105.FeedThruLUT ), 
    .F1(\u_lsc_uart.fifo_rd_N_775.sig_107.FeedThruLUT ));
  u_lsc_uart_SLICE_312 \u_lsc_uart.SLICE_312 ( 
    .DI1(\u_lsc_uart.n1106[11].sig_109.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[10].sig_108.FeedThruLUT ), 
    .C1(\u_lsc_uart.n1106[11] ), .B0(\u_lsc_uart.n1106[10] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[11] ), .Q1(\u_lsc_uart.n1106[12] ), 
    .F0(\u_lsc_uart.n1106[10].sig_108.FeedThruLUT ), 
    .F1(\u_lsc_uart.n1106[11].sig_109.FeedThruLUT ));
  u_lsc_uart_SLICE_314 \u_lsc_uart.SLICE_314 ( 
    .DI1(\u_lsc_uart.n1106[13].sig_111.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n1106[12].sig_110.FeedThruLUT ), 
    .D1(\u_lsc_uart.n1106[13] ), .C0(\u_lsc_uart.n1106[12] ), 
    .CE(\u_lsc_uart.n3115 ), .LSR(\u_lsc_uart.n2565 ), .CLK(clk), 
    .Q0(\u_lsc_uart.n1106[13] ), .Q1(\u_lsc_uart.n1106[14] ), 
    .F0(\u_lsc_uart.n1106[12].sig_110.FeedThruLUT ), 
    .F1(\u_lsc_uart.n1106[13].sig_111.FeedThruLUT ));
  u_lsc_uart_SLICE_316 \u_lsc_uart.SLICE_316 ( 
    .DI0(\u_lsc_uart.n1106[14].sig_112.FeedThruLUT ), 
    .A0(\u_lsc_uart.n1106[14] ), .CE(\u_lsc_uart.n3115 ), 
    .LSR(\u_lsc_uart.n2565 ), .CLK(clk), .Q0(\u_lsc_uart.n1106[15] ), 
    .F0(\u_lsc_uart.n1106[14].sig_112.FeedThruLUT ));
  SLICE_317 SLICE_317( .DI1(n2968), .DI0(n2979), .D1(\fifo_waddr[0] ), 
    .C1(fifo_we), .B1(\fifo_waddr_p1[0] ), .D0(fifo_we), 
    .B0(\fifo_waddr_p1[1] ), .A0(\fifo_waddr[1] ), .LSR(resetn_N_232), 
    .CLK(clk), .Q0(\fifo_waddr[1] ), .Q1(\fifo_waddr[0] ), .F0(n2979), 
    .F1(n2968));
  SLICE_318 SLICE_318( .DI1(n2975), .DI0(n2978), .C1(fifo_we), 
    .B1(\fifo_waddr_p1[3] ), .A1(\fifo_waddr[3] ), .D0(fifo_we), 
    .B0(\fifo_waddr_p1[2] ), .A0(\fifo_waddr[2] ), .LSR(resetn_N_232), 
    .CLK(clk), .Q0(\fifo_waddr[2] ), .Q1(\fifo_waddr[3] ), .F0(n2978), 
    .F1(n2975));
  SLICE_320 SLICE_320( .DI1(n2972), .DI0(n2973), .D1(\fifo_waddr_p1[5] ), 
    .C1(fifo_we), .B1(\fifo_waddr[5] ), .D0(fifo_we), .C0(\fifo_waddr[4] ), 
    .B0(\fifo_waddr_p1[4] ), .LSR(resetn_N_232), .CLK(clk), 
    .Q0(\fifo_waddr[4] ), .Q1(\fifo_waddr[5] ), .F0(n2973), .F1(n2972));
  SLICE_322 SLICE_322( .DI1(n2970), .DI0(n2971), .C1(\fifo_waddr[7] ), 
    .B1(fifo_we), .A1(\fifo_waddr_p1[7] ), .C0(fifo_we), 
    .B0(\fifo_waddr_p1[6] ), .A0(\fifo_waddr[6] ), .LSR(resetn_N_232), 
    .CLK(clk), .Q0(\fifo_waddr[6] ), .Q1(\fifo_waddr[7] ), .F0(n2971), 
    .F1(n2970));
  u_lsc_uart_SLICE_326 \u_lsc_uart.SLICE_326 ( 
    .DI1(\u_lsc_uart.n982[2].sig_114.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n982[1].sig_113.FeedThruLUT ), .A1(\u_lsc_uart.n982[2] ), 
    .A0(\u_lsc_uart.n982[1] ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[2] ), .Q1(\u_lsc_uart.n982[3] ), 
    .F0(\u_lsc_uart.n982[1].sig_113.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[2].sig_114.FeedThruLUT ));
  u_lsc_uart_SLICE_328 \u_lsc_uart.SLICE_328 ( 
    .DI1(\u_lsc_uart.n982[4].sig_116.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n982[3].sig_115.FeedThruLUT ), .A1(\u_lsc_uart.n982[4] ), 
    .C0(\u_lsc_uart.n982[3] ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[4] ), .Q1(\u_lsc_uart.n982[5] ), 
    .F0(\u_lsc_uart.n982[3].sig_115.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[4].sig_116.FeedThruLUT ));
  u_lsc_uart_SLICE_330 \u_lsc_uart.SLICE_330 ( 
    .DI1(\u_lsc_uart.n982[6].sig_118.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n982[5].sig_117.FeedThruLUT ), .D1(\u_lsc_uart.n982[6] ), 
    .A0(\u_lsc_uart.n982[5] ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[6] ), .Q1(\u_lsc_uart.n982[7] ), 
    .F0(\u_lsc_uart.n982[5].sig_117.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[6].sig_118.FeedThruLUT ));
  u_lsc_uart_SLICE_332 \u_lsc_uart.SLICE_332 ( 
    .DI1(\u_lsc_uart.n982[8].sig_120.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n982[7].sig_119.FeedThruLUT ), .C1(\u_lsc_uart.n982[8] ), 
    .C0(\u_lsc_uart.n982[7] ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[8] ), .Q1(\u_lsc_uart.n982[9] ), 
    .F0(\u_lsc_uart.n982[7].sig_119.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[8].sig_120.FeedThruLUT ));
  u_lsc_uart_SLICE_335 \u_lsc_uart.SLICE_335 ( 
    .DI1(\u_lsc_uart.n982[11].sig_123.FeedThruLUT ), 
    .DI0(\u_lsc_uart.rx_valid_tg_N_798.sig_122.FeedThruLUT ), 
    .D1(\u_lsc_uart.n982[11] ), .A0(\u_lsc_uart.rx_valid_tg_N_798 ), 
    .CE(n3129), .LSR(n2579), .CLK(clk), .Q0(\u_lsc_uart.n982[11] ), 
    .Q1(\u_lsc_uart.n982[12] ), 
    .F0(\u_lsc_uart.rx_valid_tg_N_798.sig_122.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[11].sig_123.FeedThruLUT ));
  u_lsc_uart_SLICE_337 \u_lsc_uart.SLICE_337 ( 
    .DI1(\u_lsc_uart.n982[13].sig_125.FeedThruLUT ), 
    .DI0(\u_lsc_uart.n982[12].sig_124.FeedThruLUT ), 
    .A1(\u_lsc_uart.n982[13] ), .D0(\u_lsc_uart.n982[12] ), .CE(n3129), 
    .LSR(n2579), .CLK(clk), .Q0(\u_lsc_uart.n982[13] ), 
    .Q1(\u_lsc_uart.n982[14] ), .F0(\u_lsc_uart.n982[12].sig_124.FeedThruLUT ), 
    .F1(\u_lsc_uart.n982[13].sig_125.FeedThruLUT ));
  u_lsc_uart_SLICE_339 \u_lsc_uart.SLICE_339 ( 
    .DI0(\u_lsc_uart.n982[14].sig_126.FeedThruLUT ), 
    .B0(\u_lsc_uart.n982[14] ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q0(\u_lsc_uart.n982[15] ), .F0(\u_lsc_uart.n982[14].sig_126.FeedThruLUT ));

    u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_340
     
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_340 
    ( 
    .DI1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0].sig_134.FeedThruLUT )
    , 
    .DI0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1].sig_127.FeedThruLUT )
    , 
    .D1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0] )
    , 
    .C0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1] )
    , .CLK(clk), .Q0(\u_lsc_uart.fifo_dout[1] ), 
    .Q1(\u_lsc_uart.fifo_dout[0] ), 
    .F0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1].sig_127.FeedThruLUT )
    , 
    .F1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0].sig_134.FeedThruLUT )
    );

    u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_341
     
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_341 
    ( 
    .DI1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3].sig_129.FeedThruLUT )
    , 
    .DI0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2].sig_128.FeedThruLUT )
    , 
    .A1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3] )
    , 
    .D0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2] )
    , .CLK(clk), .Q0(\u_lsc_uart.fifo_dout[2] ), 
    .Q1(\u_lsc_uart.fifo_dout[3] ), 
    .F0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2].sig_128.FeedThruLUT )
    , 
    .F1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3].sig_129.FeedThruLUT )
    );

    u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_343
     
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_343 
    ( 
    .DI1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_131.FeedThruLUT )
    , 
    .DI0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_130.FeedThruLUT )
    , 
    .A1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5] )
    , 
    .D0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4] )
    , .CLK(clk), .Q0(\u_lsc_uart.fifo_dout[4] ), 
    .Q1(\u_lsc_uart.fifo_dout[5] ), 
    .F0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_130.FeedThruLUT )
    , 
    .F1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_131.FeedThruLUT )
    );

    u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_345
     
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_345 
    ( 
    .DI1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_133.FeedThruLUT )
    , 
    .DI0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6].sig_132.FeedThruLUT )
    , 
    .D1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7] )
    , 
    .A0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6] )
    , .CLK(clk), .Q0(\u_lsc_uart.fifo_dout[6] ), 
    .Q1(\u_lsc_uart.fifo_dout[7] ), 
    .F0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6].sig_132.FeedThruLUT )
    , 
    .F1(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_133.FeedThruLUT )
    );
  SLICE_350 SLICE_350( .DI0(\pxd_p[0].sig_137.FeedThruLUT ), .C0(\pxd_p[0] ), 
    .CLK(px_clk_c), .Q0(\pxd_d[0] ), .F0(\pxd_p[0].sig_137.FeedThruLUT ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_351 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_351 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .C1(\empty_o_N_479[3] ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .F0(\empty_o_N_479[3] ), .F1(\empty_o_N_480[2] ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_353 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_353 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .C1(\full_o_N_462[3] ), .B1(\wr_addr[2] ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .D0(\wr_addr[3] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .A0(\wr_addr[2] ), .F0(\full_o_N_462[3] ), .F1(\full_o_N_463[2] ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_355 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_355 ( .D1(fifo_empty), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n117[2] ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .A1(resetn_N_232), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n117[2] ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[2] ));
  SLICE_357 SLICE_357( .D1(n998), .C1(n2579), .A1(rx_bit_tick), 
    .D0(\u_lsc_uart.n5414 ), .C0(resetn_N_232), .B0(n998), 
    .A0(\u_lsc_uart.n450 ), .F0(n2579), .F1(n3129));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_359 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_359 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6694 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5993 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5994 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n5993 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6697 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_360 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_360 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5996 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5997 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[3] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6037 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6700 ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.n16 ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n5996 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6694 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_362 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_362 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6002 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6003 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[6] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[5] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6002 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6700 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_363 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_363 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6706 ), .B1(\wr_data_lat[2] ), 
    .A1(\wr_data_lat[3] ), .D0(\wr_data_lat[0] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), .B0(\wr_data_lat[1] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6706 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6709 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_365 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_365 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[13] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6712 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[12] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[10] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[15] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6712 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6715 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_367 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_367 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n23 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6718 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6038 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[1] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[2] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n23 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5997 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_368 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_368 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5991 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5990 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), .D0(\wr_data_lat[6] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), .A0(\wr_data_lat[7] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n5990 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6718 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_369 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_369 ( .D1(host_intr_c), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n3551 ), .B1(\s_state[1] ), 
    .A1(\s_state[0] ), .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6044 ), .C0(n38), 
    .B0(\s_state[1] ), .A0(init_done), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n3551 ), .F1(n3));
  u_lsc_uart_SLICE_371 \u_lsc_uart.SLICE_371 ( .D1(\u_lsc_uart.tx_bit_tick ), 
    .C1(\u_lsc_uart.n2565 ), .B1(\u_lsc_uart.n1106[0] ), .D0(\u_lsc_uart.n8 ), 
    .C0(\u_lsc_uart.n1106[0] ), .B0(resetn_N_232), 
    .A0(\u_lsc_uart.fifo_empty ), .F0(\u_lsc_uart.n2565 ), 
    .F1(\u_lsc_uart.n3115 ));
  i_ice40_spram_128kx8_SLICE_373 \i_ice40_spram_128kx8.SLICE_373 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5978 ), 
    .B1(\i_ice40_spram_128kx8.n6658 ), .A1(\i_ice40_spram_128kx8.n5979 ), 
    .D0(\i_ice40_spram_128kx8.dout[1][2] ), 
    .B0(\i_ice40_spram_128kx8.dout[0][2] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5978 ), .F1(\uart_tx_data[2] ));
  i_ice40_spram_128kx8_SLICE_374 \i_ice40_spram_128kx8.SLICE_374 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5954 ), 
    .B1(\ram_addr[16] ), .A1(\i_ice40_spram_128kx8.n5955 ), 
    .D0(\i_ice40_spram_128kx8.dout[0][10] ), 
    .B0(\i_ice40_spram_128kx8.dout[1][10] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5954 ), .F1(\i_ice40_spram_128kx8.n6658 ));
  i_ice40_spram_128kx8_SLICE_375 \i_ice40_spram_128kx8.SLICE_375 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5975 ), 
    .B1(\i_ice40_spram_128kx8.n6664 ), .A1(\i_ice40_spram_128kx8.n5976 ), 
    .D0(\i_ice40_spram_128kx8.dout[1][3] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[0][3] ), .F0(\i_ice40_spram_128kx8.n5975 ), 
    .F1(\uart_tx_data[3] ));
  i_ice40_spram_128kx8_SLICE_376 \i_ice40_spram_128kx8.SLICE_376 ( 
    .D1(\ram_addr[16] ), .C1(\i_ice40_spram_128kx8.n5951 ), 
    .B1(\i_ice40_spram_128kx8.addr0_d ), .A1(\i_ice40_spram_128kx8.n5952 ), 
    .D0(\i_ice40_spram_128kx8.dout[1][11] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[0][11] ), .F0(\i_ice40_spram_128kx8.n5951 ), 
    .F1(\i_ice40_spram_128kx8.n6664 ));
  i_ice40_spram_128kx8_SLICE_377 \i_ice40_spram_128kx8.SLICE_377 ( 
    .D1(\i_ice40_spram_128kx8.n5973 ), .C1(\i_ice40_spram_128kx8.n5972 ), 
    .B1(\i_ice40_spram_128kx8.n6670 ), .A1(\i_ice40_spram_128kx8.addr0_d ), 
    .D0(\ram_addr[15] ), .C0(\i_ice40_spram_128kx8.dout[1][4] ), 
    .A0(\i_ice40_spram_128kx8.dout[0][4] ), .F0(\i_ice40_spram_128kx8.n5972 ), 
    .F1(\uart_tx_data[4] ));
  i_ice40_spram_128kx8_SLICE_378 \i_ice40_spram_128kx8.SLICE_378 ( 
    .D1(\ram_addr[16] ), .C1(\i_ice40_spram_128kx8.n5948 ), 
    .B1(\i_ice40_spram_128kx8.n5949 ), .A1(\i_ice40_spram_128kx8.addr0_d ), 
    .C0(\i_ice40_spram_128kx8.dout[0][12] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[1][12] ), .F0(\i_ice40_spram_128kx8.n5948 ), 
    .F1(\i_ice40_spram_128kx8.n6670 ));
  i_ice40_spram_128kx8_SLICE_379 \i_ice40_spram_128kx8.SLICE_379 ( 
    .D1(\i_ice40_spram_128kx8.n5970 ), .C1(\i_ice40_spram_128kx8.n5969 ), 
    .B1(\i_ice40_spram_128kx8.n6676 ), .A1(\i_ice40_spram_128kx8.addr0_d ), 
    .D0(\i_ice40_spram_128kx8.dout[1][5] ), 
    .C0(\i_ice40_spram_128kx8.dout[0][5] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5969 ), .F1(\uart_tx_data[5] ));
  i_ice40_spram_128kx8_SLICE_380 \i_ice40_spram_128kx8.SLICE_380 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5946 ), 
    .B1(\ram_addr[16] ), .A1(\i_ice40_spram_128kx8.n5945 ), 
    .C0(\i_ice40_spram_128kx8.dout[2][13] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[3][13] ), .F0(\i_ice40_spram_128kx8.n5946 ), 
    .F1(\i_ice40_spram_128kx8.n6676 ));
  i_ice40_spram_128kx8_SLICE_381 \i_ice40_spram_128kx8.SLICE_381 ( 
    .D1(\i_ice40_spram_128kx8.n5967 ), .C1(\i_ice40_spram_128kx8.n5966 ), 
    .B1(\i_ice40_spram_128kx8.n6682 ), .A1(\i_ice40_spram_128kx8.addr0_d ), 
    .D0(\ram_addr[15] ), .B0(\i_ice40_spram_128kx8.dout[1][6] ), 
    .A0(\i_ice40_spram_128kx8.dout[0][6] ), .F0(\i_ice40_spram_128kx8.n5966 ), 
    .F1(\uart_tx_data[6] ));
  i_ice40_spram_128kx8_SLICE_382 \i_ice40_spram_128kx8.SLICE_382 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5942 ), 
    .B1(\i_ice40_spram_128kx8.n5943 ), .A1(\ram_addr[16] ), 
    .D0(\i_ice40_spram_128kx8.dout[1][14] ), 
    .B0(\i_ice40_spram_128kx8.dout[0][14] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5942 ), .F1(\i_ice40_spram_128kx8.n6682 ));
  i_ice40_spram_128kx8_SLICE_383 \i_ice40_spram_128kx8.SLICE_383 ( 
    .D1(\i_ice40_spram_128kx8.n5964 ), .C1(\i_ice40_spram_128kx8.n5963 ), 
    .B1(\i_ice40_spram_128kx8.n6688 ), .A1(\i_ice40_spram_128kx8.addr0_d ), 
    .C0(\i_ice40_spram_128kx8.dout[1][7] ), 
    .B0(\i_ice40_spram_128kx8.dout[0][7] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5963 ), .F1(\uart_tx_data[7] ));
  i_ice40_spram_128kx8_SLICE_384 \i_ice40_spram_128kx8.SLICE_384 ( 
    .D1(\ram_addr[16] ), .C1(\i_ice40_spram_128kx8.n5939 ), 
    .B1(\i_ice40_spram_128kx8.addr0_d ), .A1(\i_ice40_spram_128kx8.n5940 ), 
    .C0(\ram_addr[15] ), .B0(\i_ice40_spram_128kx8.dout[1][15] ), 
    .A0(\i_ice40_spram_128kx8.dout[0][15] ), .F0(\i_ice40_spram_128kx8.n5939 ), 
    .F1(\i_ice40_spram_128kx8.n6688 ));
  i_ice40_spram_128kx8_SLICE_385 \i_ice40_spram_128kx8.SLICE_385 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5981 ), 
    .B1(\i_ice40_spram_128kx8.n6652 ), .A1(\i_ice40_spram_128kx8.n5982 ), 
    .C0(\i_ice40_spram_128kx8.dout[0][1] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[1][1] ), .F0(\i_ice40_spram_128kx8.n5981 ), 
    .F1(\uart_tx_data[1] ));
  i_ice40_spram_128kx8_SLICE_386 \i_ice40_spram_128kx8.SLICE_386 ( 
    .D1(\ram_addr[16] ), .C1(\i_ice40_spram_128kx8.n5957 ), 
    .B1(\i_ice40_spram_128kx8.addr0_d ), .A1(\i_ice40_spram_128kx8.n5958 ), 
    .D0(\i_ice40_spram_128kx8.dout[0][9] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[1][9] ), .F0(\i_ice40_spram_128kx8.n5957 ), 
    .F1(\i_ice40_spram_128kx8.n6652 ));
  i_ice40_spram_128kx8_SLICE_387 \i_ice40_spram_128kx8.SLICE_387 ( 
    .D1(\i_ice40_spram_128kx8.addr0_d ), .C1(\i_ice40_spram_128kx8.n5984 ), 
    .B1(\i_ice40_spram_128kx8.n6646 ), .A1(\i_ice40_spram_128kx8.n5985 ), 
    .D0(\i_ice40_spram_128kx8.dout[0][0] ), .C0(\ram_addr[15] ), 
    .B0(\i_ice40_spram_128kx8.dout[1][0] ), .F0(\i_ice40_spram_128kx8.n5984 ), 
    .F1(\uart_tx_data[0] ));
  i_ice40_spram_128kx8_SLICE_388 \i_ice40_spram_128kx8.SLICE_388 ( 
    .D1(\ram_addr[16] ), .C1(\i_ice40_spram_128kx8.n5960 ), 
    .B1(\i_ice40_spram_128kx8.addr0_d ), .A1(\i_ice40_spram_128kx8.n5961 ), 
    .D0(\i_ice40_spram_128kx8.dout[1][8] ), .C0(\ram_addr[15] ), 
    .B0(\i_ice40_spram_128kx8.dout[0][8] ), .F0(\i_ice40_spram_128kx8.n5960 ), 
    .F1(\i_ice40_spram_128kx8.n6646 ));
  SLICE_389 SLICE_389( .D1(\s_state[0] ), .C1(n4), .B1(\s_state[1] ), 
    .A1(uart_tx_empty), .D0(\eof_d[0] ), .C0(n6033), .B0(\eof_d[1] ), 
    .A0(\s_state[0] ), .F0(n4), .F1(n6));
  i_stream_dual_clock_fifo_SLICE_391 \i_stream_dual_clock_fifo.SLICE_391 ( 
    .C1(n2845), .A1(resetn_N_232), .D0(full), .C0(load_fifo), 
    .B0(\pxl_cnt[0] ), .A0(hsync), .F0(n2845), 
    .F1(\i_stream_dual_clock_fifo.fifo_dout_7__N_408 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_393 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_393 ( 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[1] ), 
    .C0(\full_o_N_463[2] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[2] ), 
    .A0(\full_o_N_463[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5667 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_394 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_394 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.n15[0] ), .D1(n2845), 
    .C1(resetn_N_232), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .D0(\wr_addr[2] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .LSR(resetn_N_232), .CLK(px_clk_c), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .F0(\full_o_N_463[1] ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n15[0] ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_395 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_395 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[3] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5431 ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5673 ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5430 ), .D0(\wr_addr[2] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[2] ), 
    .B0(\wr_addr[3] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5431 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5150 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_396 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_396 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_463[0] ), 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .B0(\wr_addr[3] ), .A0(\wr_addr[2] ), .CE(n1907), .LSR(resetn_N_232), 
    .CLK(px_clk_c), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray[0] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5430 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_463[0] ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_397 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_397 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_459 ), 
    .D1(\i_stream_dual_clock_fifo.fifo_dout_7__N_408 ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n8_adj_922 ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5667 ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5150 ), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.n2883 ), .C0(full), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[3] ), 
    .A0(\full_o_N_462[3] ), .LSR(resetn_N_232), .CLK(px_clk_c), .Q1(full), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n8_adj_922 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.full_o_N_459 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_398 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_398 ( .D1(\wr_addr[2] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n2883 ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[1] ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray_wr_r[0] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n2883 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5673 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_399 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_399 ( .DI1(n3034), 
    .D1(fifo_empty), .C1(\empty_o_N_479[3] ), .B1(\rd_addr_gray[3] ), 
    .A1(resetn_N_232), .D0(resetn_N_232), .C0(fifo_empty), 
    .B0(\empty_o_N_479[3] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] ), .CLK(clk), 
    .Q1(\rd_addr_gray[3] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[3] ), .F1(n3034));
  SLICE_400 SLICE_400( .D1(\reset_cnt[6] ), .C1(n14_2), .B1(\reset_cnt[0] ), 
    .A1(n10_adj_966), .D0(\u_reset_n.reset_cnt[1]_2 ), 
    .C0(\u_reset_n.reset_cnt[3]_2 ), .B0(\u_reset_n.reset_cnt[7]_2 ), 
    .A0(\u_reset_n.reset_cnt[5]_2 ), .F0(n14_2), .F1(resetn_N_232));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_401 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_401 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[3] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5689 ), 
    .B1(\empty_o_N_479[3] ), .D0(\empty_o_N_480[1] ), .C0(\empty_o_N_480[2] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[2] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5689 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5699 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_403 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_403 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5168 ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5675 ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.n2885 ), 
    .A1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[2] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[3] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[3] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5675 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5703 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_404 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_404 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_480[0] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[0] ), 
    .CE(n1909), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr_gray[0] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n2885 ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_480[0] ));
  SLICE_405 SLICE_405( .D1(\ram_addr[15] ), .C1(ram_wr_en), 
    .B1(\ram_addr[16] ), .D0(\s_state[1] ), .C0(\s_state[2] ), 
    .B0(\s_state[0] ), .A0(pixel_valid), .F0(ram_wr_en), .F1(\we[2] ));
  SLICE_407 SLICE_407( .D1(\ram_addr[16] ), .C1(n4_adj_938), .B1(n1763), 
    .A1(\ram_addr[15] ), .D0(\s_state[1] ), .C0(\s_state[2] ), .F0(n4_adj_938), 
    .F1(\ram_cs[3] ));
  SLICE_408 SLICE_408( .D1(\ram_addr[15] ), .C1(n1763), .B1(\ram_addr[16] ), 
    .A1(n4_adj_938), .C0(uart_tx_empty), .B0(\s_state[0] ), .A0(pixel_valid), 
    .F0(n1763), .F1(\ram_cs[0] ));
  SLICE_409 SLICE_409( .D1(\ram_addr[16] ), .C1(n4_adj_938), .B1(n1763), 
    .A1(\ram_addr[15] ), .D0(\ram_addr[15] ), .C0(\ram_addr[16] ), 
    .B0(n4_adj_938), .A0(n1763), .F0(\ram_cs[2] ), .F1(\ram_cs[1] ));
  SLICE_411 SLICE_411( .D1(\s_state[1] ), .C1(n6050), .B1(n6051), 
    .A1(\s_state[2] ), .D0(\s_state[0] ), .B0(\s_next_2__N_82[2] ), 
    .A0(uart_tx_empty), .F0(n6050), .F1(n6724));
  SLICE_412 SLICE_412( .D1(\s_state[0] ), .C1(pixel_valid), .B1(uart_tx_empty), 
    .C0(uart_tx_empty), .A0(\s_state[0] ), .F0(n6051), .F1(n1704));
  SLICE_413 SLICE_413( .D1(\uart_rx_data[3] ), .C1(n5679), 
    .B1(\uart_rx_data[5] ), .A1(\uart_rx_data[7] ), .B0(\uart_rx_data[1] ), 
    .A0(\uart_rx_data[6] ), .F0(n5679), .F1(n2839));
  SLICE_416 SLICE_416( .C1(\s_next_2__N_82[2] ), .A1(uart_tx_empty), .D0(n28), 
    .C0(n30), .B0(n29_2), .A0(n27), .F0(\s_next_2__N_82[2] ), .F1(n6033));
  SLICE_417 SLICE_417( .DI1(n2984), .D1(load_fifo), .C1(load_fifo_N_210), 
    .B1(load_fifo_N_211), .A1(resetn_N_232), .D0(\s_state[2] ), 
    .C0(\s_state[1] ), .B0(eof), .A0(\s_state[0] ), .CLK(clk), .Q1(load_fifo), 
    .F0(load_fifo_N_210), .F1(n2984));
  SLICE_418 SLICE_418( .D1(\s_state[0] ), .C1(\s_state[2] ), .B1(\s_state[1] ), 
    .A1(eof), .D0(\vsync_d[0] ), .A0(\vsync_d[1] ), .F0(eof), .F1(n11));
  u_lsc_i2cm_himax_SLICE_419 \u_lsc_i2cm_himax.SLICE_419 ( 
    .D1(\u_lsc_i2cm_himax.i2c_cnt[3] ), .C1(\u_lsc_i2cm_himax.n10 ), 
    .B1(\u_lsc_i2cm_himax.i2c_cnt[6] ), .A1(\u_lsc_i2cm_himax.i2c_cnt[4] ), 
    .D0(\u_lsc_i2cm_himax.i2c_cnt[0] ), .C0(\u_lsc_i2cm_himax.i2c_cnt[1] ), 
    .B0(\u_lsc_i2cm_himax.i2c_cnt[5] ), .A0(\u_lsc_i2cm_himax.i2c_cnt[2] ), 
    .F0(\u_lsc_i2cm_himax.n10 ), .F1(\u_lsc_i2cm_himax.n58 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_420 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_420 ( .D1(i2c_running), 
    .A1(\u_lsc_i2cm_himax.n938[7] ), .C0(\u_lsc_i2cm_himax.n58 ), 
    .A0(i2c_running), .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_915 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_421 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_421 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6641 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6709 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6641 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_423 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_423 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5669 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[0] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[4] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[3] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n5669 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_425 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_425 ( .D1(i2c_running), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_916 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_918 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_917 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[0] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[5] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_916 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n1905 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_427 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_427 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[0] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_917 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_918 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[5] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[3] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[1] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n4_adj_917 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_429 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_429 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5 ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n7 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n2854 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n7 ), .F1(n2657));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_431 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_431 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n10 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6715 ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[15] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n10 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5994 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_433 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_433 ( .D1(\timer[8] ), .C1(n34), 
    .B1(n26), .A1(\timer[13] ), .D0(\timer[5] ), .C0(\timer[10] ), 
    .B0(\timer[4] ), .A0(\timer[19] ), .F0(n34), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6044 ));
  SLICE_434 SLICE_434( .D0(\timer[1] ), .B0(\timer[17] ), .F0(n26));
  u_lsc_uart_SLICE_435 \u_lsc_uart.SLICE_435 ( .D1(\u_lsc_uart.n17 ), 
    .C1(\u_lsc_uart.n18 ), .B1(\u_lsc_uart.n22 ), 
    .D0(\u_lsc_uart.fifo_raddr_clk[7] ), .C0(\u_lsc_uart.fifo_raddr_lat[2] ), 
    .B0(\u_lsc_uart.fifo_raddr_clk[2] ), .A0(\u_lsc_uart.fifo_raddr_lat[7] ), 
    .F0(\u_lsc_uart.n18 ), .F1(\u_lsc_uart.n23 ));
  u_lsc_uart_SLICE_437 \u_lsc_uart.SLICE_437 ( .D1(\fifo_waddr_p1[4] ), 
    .C1(\u_lsc_uart.n13 ), .B1(\u_lsc_uart.fifo_raddr_lat[4] ), 
    .A1(\u_lsc_uart.n10 ), .D0(\u_lsc_uart.fifo_raddr_lat[0] ), 
    .C0(\fifo_waddr_p1[0] ), .B0(\u_lsc_uart.fifo_raddr_lat[5] ), 
    .A0(\fifo_waddr_p1[5] ), .F0(\u_lsc_uart.n13 ), 
    .F1(\u_lsc_uart.n16_adj_881 ));
  u_lsc_uart_SLICE_439 \u_lsc_uart.SLICE_439 ( .D1(\u_lsc_uart.n15 ), 
    .C1(\u_lsc_uart.n13_adj_880 ), .B1(\u_lsc_uart.n16 ), 
    .A1(\u_lsc_uart.n14 ), .D0(\u_lsc_uart.fifo_raddr_clk[0] ), 
    .C0(\u_lsc_uart.fifo_raddr_clk[10] ), .B0(\u_lsc_uart.fifo_raddr_lat[0] ), 
    .A0(\u_lsc_uart.fifo_raddr_lat[10] ), .F0(\u_lsc_uart.n13_adj_880 ), 
    .F1(\u_lsc_uart.n22 ));
  u_lsc_uart_SLICE_440 \u_lsc_uart.SLICE_440 ( 
    .D0(\u_lsc_uart.fifo_raddr_lat[11] ), .C0(\u_lsc_uart.fifo_raddr_lat[6] ), 
    .B0(\u_lsc_uart.fifo_raddr_clk[6] ), .A0(\u_lsc_uart.fifo_raddr_clk[11] ), 
    .F0(\u_lsc_uart.n16 ));
  u_lsc_uart_SLICE_441 \u_lsc_uart.SLICE_441 ( .D1(\u_lsc_uart.n16_adj_881 ), 
    .C1(\u_lsc_uart.n12 ), .B1(uart_tx_valid), .A1(\u_lsc_uart.n11 ), 
    .D0(\u_lsc_uart.fifo_raddr_lat[8] ), .C0(\u_lsc_uart.fifo_raddr_lat[7] ), 
    .B0(\fifo_waddr_p1[7] ), .A0(\fifo_waddr_p1[8] ), .F0(\u_lsc_uart.n12 ), 
    .F1(fifo_we));
  u_lsc_uart_SLICE_443 \u_lsc_uart.SLICE_443 ( 
    .D1(\u_lsc_uart.rx_period_cnt[0] ), .C1(\u_lsc_uart.n5677 ), .B1(n998), 
    .A1(resetn_N_232), .D0(\u_lsc_uart.rx_period_cnt[1] ), 
    .C0(\u_lsc_uart.n56 ), .B0(\u_lsc_uart.rx_period_cnt[3] ), 
    .A0(\u_lsc_uart.rx_period_cnt[4] ), .F0(\u_lsc_uart.n5677 ), 
    .F1(\u_lsc_uart.n2920 ));
  u_lsc_uart_SLICE_445 \u_lsc_uart.SLICE_445 ( .D1(\u_lsc_uart.n20 ), 
    .C1(\u_lsc_uart.n21 ), .A1(\u_lsc_uart.n19 ), 
    .D0(\u_lsc_uart.rx_period_cnt[9] ), .C0(\u_lsc_uart.rx_period_cnt[11] ), 
    .B0(\u_lsc_uart.rx_period_cnt[14] ), .A0(\u_lsc_uart.rx_period_cnt[6] ), 
    .F0(\u_lsc_uart.n21 ), .F1(\u_lsc_uart.n56 ));
  u_lsc_uart_SLICE_446 \u_lsc_uart.SLICE_446 ( 
    .D0(\u_lsc_uart.rx_period_cnt[10] ), .C0(\u_lsc_uart.rx_period_cnt[13] ), 
    .B0(\u_lsc_uart.rx_period_cnt[12] ), .A0(\u_lsc_uart.rx_period_cnt[2] ), 
    .F0(\u_lsc_uart.n20 ));
  u_lsc_uart_SLICE_448 \u_lsc_uart.SLICE_448 ( .D1(\u_lsc_uart.n20 ), 
    .C1(\u_lsc_uart.n19 ), .B1(\u_lsc_uart.rx_period_cnt[0] ), 
    .A1(\u_lsc_uart.n21 ), .D0(\u_lsc_uart.rx_period_cnt[7] ), 
    .C0(\u_lsc_uart.rx_period_cnt[15] ), .B0(\u_lsc_uart.rx_period_cnt[8] ), 
    .A0(\u_lsc_uart.rx_period_cnt[5] ), .F0(\u_lsc_uart.n19 ), 
    .F1(\u_lsc_uart.n5687 ));
  u_lsc_uart_SLICE_449 \u_lsc_uart.SLICE_449 ( .D0(\u_lsc_uart.fifo_dout[7] ), 
    .C0(\u_lsc_uart.n2347 ), .B0(\u_lsc_uart.fifo_rd_N_775 ), 
    .A0(\u_lsc_uart.n1106[12] ), .F0(\u_lsc_uart.n9 ));
  u_lsc_uart_SLICE_450 \u_lsc_uart.SLICE_450 ( .D1(\u_lsc_uart.n1106[8] ), 
    .C1(\u_lsc_uart.n2467 ), .A1(\u_lsc_uart.fifo_dout[6] ), 
    .D0(\u_lsc_uart.n1106[7] ), .C0(\u_lsc_uart.n2466 ), 
    .A0(\u_lsc_uart.fifo_dout[5] ), .F0(\u_lsc_uart.n2467 ), 
    .F1(\u_lsc_uart.n2347 ));
  u_lsc_uart_SLICE_451 \u_lsc_uart.SLICE_451 ( 
    .D1(\u_lsc_uart.fifo_raddr_lat[4] ), .C1(\u_lsc_uart.n10_adj_891 ), 
    .A1(\fifo_waddr[4] ), .D0(\u_lsc_uart.fifo_raddr_lat[2] ), 
    .C0(\fifo_waddr[3] ), .B0(\u_lsc_uart.fifo_raddr_lat[3] ), 
    .A0(\fifo_waddr[2] ), .F0(\u_lsc_uart.n10_adj_891 ), 
    .F1(\u_lsc_uart.n14_adj_890 ));
  u_lsc_uart_SLICE_453 \u_lsc_uart.SLICE_453 ( .D1(resetn_N_232), 
    .A1(\u_lsc_uart.n1106[0] ), .D0(\u_lsc_uart.n2871 ), 
    .C0(\u_lsc_uart.tx_period_cnt[0] ), .B0(\u_lsc_uart.n1106[0] ), 
    .A0(resetn_N_232), .F0(\u_lsc_uart.n2921 ), .F1(\u_lsc_uart.n1281 ));
  u_lsc_uart_SLICE_454 \u_lsc_uart.SLICE_454 ( .D1(\u_lsc_uart.n26 ), 
    .C1(\u_lsc_uart.n23_adj_892 ), .B1(\u_lsc_uart.n25 ), 
    .A1(\u_lsc_uart.n24 ), .C0(\u_lsc_uart.tx_period_cnt[4] ), 
    .B0(\u_lsc_uart.tx_period_cnt[1] ), .A0(\u_lsc_uart.tx_period_cnt[15] ), 
    .F0(\u_lsc_uart.n23_adj_892 ), .F1(\u_lsc_uart.n2871 ));
  u_lsc_uart_SLICE_456 \u_lsc_uart.SLICE_456 ( .D1(\u_lsc_uart.n1106[6] ), 
    .C1(\u_lsc_uart.n1604[0] ), .A1(\u_lsc_uart.fifo_dout[4] ), 
    .C0(\u_lsc_uart.n2276 ), .B0(\u_lsc_uart.fifo_dout[3] ), 
    .A0(\u_lsc_uart.n1106[5] ), .F0(\u_lsc_uart.n1604[0] ), 
    .F1(\u_lsc_uart.n2466 ));
  u_lsc_uart_SLICE_458 \u_lsc_uart.SLICE_458 ( .C1(\u_lsc_uart.n1590[0] ), 
    .B1(\u_lsc_uart.fifo_dout[2] ), .A1(\u_lsc_uart.n1106[4] ), 
    .C0(\u_lsc_uart.fifo_dout[1] ), .B0(\u_lsc_uart.fifo_dout[0] ), 
    .A0(\u_lsc_uart.n1106[3] ), .F0(\u_lsc_uart.n1590[0] ), 
    .F1(\u_lsc_uart.n2276 ));
  SLICE_459 SLICE_459( .C1(resetn_N_232), .B1(rx_sample_tick), 
    .D0(resetn_N_232), .C0(n11), .F0(n2926), .F1(n1898));
  SLICE_461 SLICE_461( .D1(n32), .C1(n35), .B1(n31), .D0(\timer[12] ), 
    .C0(\timer[15] ), .B0(\timer[2] ), .A0(\timer[11] ), .F0(n35), .F1(n38));
  SLICE_462 SLICE_462( .D0(\timer[0] ), .C0(\timer[9] ), .B0(\timer[6] ), 
    .A0(\timer[14] ), .F0(n32));
  SLICE_463 SLICE_463( .D1(\num_pixels[5] ), .C1(n18), .B1(\num_pixels[8] ), 
    .A1(\num_pixels[0] ), .B0(\num_pixels[4] ), .A0(\num_pixels[3] ), .F0(n18), 
    .F1(n30));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_467 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_467 ( .B1(fifo_empty), 
    .A1(resetn_N_232), .D0(resetn_N_232), .C0(fifo_empty), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[0] ), .F1(n1909));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_468 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_468 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_472 ), 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5699 ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.n5703 ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.n2885 ), .A1(fifo_empty), 
    .D0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .B0(resetn_N_232), .A0(fifo_empty), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(fifo_empty), .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[1] ), 
    .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.empty_o_N_472 ));
  SLICE_469 SLICE_469( .DI1(\s_next[2] ), .D1(host_intr_c), .C1(\s_state[2] ), 
    .B1(n2), .A1(n6041), .D0(\s_state[2] ), .C0(\s_state[1] ), 
    .B0(\s_state[0] ), .A0(host_intr_c), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(\s_state[2] ), .F0(load_fifo_N_211), .F1(\s_next[2] ));
  SLICE_470 SLICE_470( .C1(\s_state[2] ), .B1(\s_state[1] ), .A1(resetn_N_232), 
    .D0(\s_state[2] ), .C0(\s_state[0] ), .B0(resetn_N_232), .A0(\s_state[1] ), 
    .F0(n2898), .F1(n2899));
  SLICE_471 SLICE_471( .C1(\ram_addr[15] ), .B1(\ram_addr[16] ), 
    .A1(ram_wr_en), .D0(ram_wr_en), .B0(\ram_addr[15] ), .A0(\ram_addr[16] ), 
    .F0(\we[0] ), .F1(\we[1] ));
  i_ice40_spram_128kx8_SLICE_472 \i_ice40_spram_128kx8.SLICE_472 ( 
    .C0(\ram_addr[15] ), .B0(ram_wr_en), .A0(\ram_addr[16] ), 
    .F0(\i_ice40_spram_128kx8.we[3]_2 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_474 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_474 ( .D1(\wr_data_lat[4] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), .A1(\wr_data_lat[5] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[5] ), 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[2] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n19 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5991 ));
  SLICE_475 SLICE_475( .D0(\num_pixels[14] ), .C0(\num_pixels[6] ), 
    .B0(\num_pixels[9] ), .A0(\num_pixels[13] ), .F0(n28));
  SLICE_477 SLICE_477( .D0(\num_pixels[11] ), .C0(\num_pixels[12] ), 
    .B0(\num_pixels[15] ), .A0(\num_pixels[16] ), .F0(n29_2));
  SLICE_478 SLICE_478( .D1(\s_state[1] ), .C1(\s_state[0] ), 
    .D0(\s_next_2__N_82[2] ), .B0(\s_state[0] ), .A0(\s_state[1] ), .F0(n6041), 
    .F1(n2));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_479 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_479 ( 
    .C0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[4] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.interval_cnt[2] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6_adj_918 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_480 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_480 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.n1993 ), .D1(i2c_running), 
    .C1(\u_lsc_i2cm_himax.i2c_set ), .B1(\u_lsc_i2cm_himax.i2c_done ), 
    .A0(i2c_running), .LSR(resetn_N_232), .CLK(clk), .Q1(i2c_running), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.running_N_346 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n1993 ));
  u_lsc_uart_SLICE_481 \u_lsc_uart.SLICE_481 ( .B0(\u_lsc_uart.rxd_lat[0] ), 
    .A0(\u_lsc_uart.rxd_lat[1] ), .F0(\u_lsc_uart.n5414 ));
  u_lsc_uart_SLICE_482 \u_lsc_uart.SLICE_482 ( 
    .DI1(\u_lsc_uart.rx_bit_tick_N_792 ), .D1(\u_lsc_uart.n5677 ), 
    .A1(\u_lsc_uart.rx_period_cnt[0] ), .B0(rx_bit_tick), 
    .A0(\u_lsc_uart.rx_valid_tg_N_798 ), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(rx_bit_tick), .F0(\u_lsc_uart.n450 ), 
    .F1(\u_lsc_uart.rx_bit_tick_N_792 ));
  u_lsc_uart_SLICE_483 \u_lsc_uart.SLICE_483 ( 
    .DI1(\u_lsc_uart.tx_bit_tick_N_790 ), .B1(\u_lsc_uart.tx_period_cnt[0] ), 
    .A1(\u_lsc_uart.n2871 ), .D0(\u_lsc_uart.n1106[10] ), 
    .B0(\u_lsc_uart.tx_bit_tick ), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(\u_lsc_uart.tx_bit_tick ), .F0(\u_lsc_uart.n8 ), 
    .F1(\u_lsc_uart.tx_bit_tick_N_790 ));
  u_lsc_uart_SLICE_485 \u_lsc_uart.SLICE_485 ( .DI1(n2969), 
    .D1(\fifo_waddr_p1[8] ), .C1(\fifo_waddr[8] ), .B1(fifo_we), 
    .D0(\fifo_waddr[7] ), .C0(\u_lsc_uart.fifo_raddr_lat[7] ), 
    .B0(\u_lsc_uart.fifo_raddr_lat[8] ), .A0(\fifo_waddr[8] ), 
    .LSR(resetn_N_232), .CLK(clk), .Q1(\fifo_waddr[8] ), 
    .F0(\u_lsc_uart.n12_adj_889 ), .F1(n2969));
  u_lsc_uart_SLICE_486 \u_lsc_uart.SLICE_486 ( 
    .D1(\u_lsc_uart.fifo_raddr_lat[4] ), .C1(\u_lsc_uart.fifo_raddr_lat[5] ), 
    .B1(\u_lsc_uart.fifo_raddr_clk[4] ), .A1(\u_lsc_uart.fifo_raddr_clk[5] ), 
    .D0(\u_lsc_uart.fifo_raddr_lat[0] ), .C0(\fifo_waddr[0] ), 
    .B0(\fifo_waddr[5] ), .A0(\u_lsc_uart.fifo_raddr_lat[5] ), 
    .F0(\u_lsc_uart.n13_adj_888 ), .F1(\u_lsc_uart.n17 ));
  u_lsc_uart_SLICE_487 \u_lsc_uart.SLICE_487 ( 
    .DI1(\u_lsc_uart.r_fifo_empty_N_776 ), .D1(\u_lsc_uart.n12_adj_889 ), 
    .C1(\u_lsc_uart.n11_adj_887 ), .B1(\u_lsc_uart.n13_adj_888 ), 
    .A1(\u_lsc_uart.n14_adj_890 ), .D0(\fifo_waddr[6] ), 
    .C0(\u_lsc_uart.fifo_raddr_lat[1] ), .B0(\u_lsc_uart.fifo_raddr_lat[6] ), 
    .A0(\fifo_waddr[1] ), .LSR(resetn_N_232), .CLK(clk), .Q1(uart_tx_empty), 
    .F0(\u_lsc_uart.n11_adj_887 ), .F1(\u_lsc_uart.r_fifo_empty_N_776 ));
  u_lsc_uart_SLICE_488 \u_lsc_uart.SLICE_488 ( 
    .D1(\u_lsc_uart.fifo_raddr_lat[1] ), .C1(\fifo_waddr_p1[6] ), 
    .B1(\u_lsc_uart.fifo_raddr_lat[6] ), .A1(\fifo_waddr_p1[1] ), 
    .D0(\u_lsc_uart.fifo_raddr_clk[1] ), .C0(\u_lsc_uart.fifo_raddr_lat[1] ), 
    .B0(\u_lsc_uart.fifo_raddr_lat[9] ), .A0(\u_lsc_uart.fifo_raddr_clk[9] ), 
    .F0(\u_lsc_uart.n15 ), .F1(\u_lsc_uart.n11 ));
  u_lsc_uart_SLICE_490 \u_lsc_uart.SLICE_490 ( .D1(\fifo_waddr_p1[2] ), 
    .C1(\fifo_waddr_p1[3] ), .B1(\u_lsc_uart.fifo_raddr_lat[2] ), 
    .A1(\u_lsc_uart.fifo_raddr_lat[3] ), .D0(\u_lsc_uart.fifo_raddr_lat[3] ), 
    .C0(\u_lsc_uart.fifo_raddr_lat[8] ), .B0(\u_lsc_uart.fifo_raddr_clk[3] ), 
    .A0(\u_lsc_uart.fifo_raddr_clk[8] ), .F0(\u_lsc_uart.n14 ), 
    .F1(\u_lsc_uart.n10 ));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_493 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_493 ( 
    .DI1(\i_stream_dual_clock_fifo.dual_clock_fifo.n3020 ), 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), .C1(n2845), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .A1(resetn_N_232), .D0(\wr_addr[2] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), .CLK(px_clk_c), 
    .Q1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .F0(n6_adj_942), .F1(\i_stream_dual_clock_fifo.dual_clock_fifo.n3020 ));
  SLICE_494 SLICE_494( .DI1(n3018), .D1(n2845), .C1(resetn_N_232), 
    .B1(\full_o_N_462[3] ), .A1(\wr_addr_gray[3] ), .B0(resetn_N_232), 
    .A0(n2845), .CLK(px_clk_c), .Q1(\wr_addr_gray[3] ), .F0(n1907), .F1(n3018));
  SLICE_495 SLICE_495( .F0(VCC_net));
  i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_499 
    \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_499 ( 
    .D1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .C1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[0] ), 
    .B1(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .C0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr_gray_rd_r[1] ), 
    .B0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[2] ), 
    .A0(\i_stream_dual_clock_fifo.dual_clock_fifo.rd_addr[1] ), 
    .F0(\i_stream_dual_clock_fifo.dual_clock_fifo.n5168 ), 
    .F1(\empty_o_N_480[1] ));
  SLICE_501 SLICE_501( .DI1(\u_lsc_i2cm_himax.n1974 ), 
    .C1(\u_lsc_i2cm_himax.n58 ), .B1(init_done), 
    .A1(\u_lsc_i2cm_himax.init_req ), .C0(init_done), .A0(clk), 
    .LSR(resetn_N_232), .CLK(clk), .Q1(init_done), .F0(sensor_clk_c), 
    .F1(\u_lsc_i2cm_himax.n1974 ));
  SLICE_502 SLICE_502( .D1(\timer[2] ), .C1(\s_state[2] ), .B1(\s_state[0] ), 
    .A1(n104), .D0(\s_state[2] ), .C0(\s_state[0] ), .B0(\timer[1] ), 
    .A0(n105), .F0(n9_adj_929), .F1(n9_adj_939));
  SLICE_504 SLICE_504( .D1(\s_state[0] ), .C1(\timer[4] ), .B1(n102), 
    .A1(\s_state[2] ), .D0(n103), .C0(\s_state[0] ), .B0(\s_state[2] ), 
    .A0(\timer[3] ), .F0(n9_adj_937), .F1(n9_adj_935));
  SLICE_506 SLICE_506( .D1(n100), .C1(\s_state[0] ), .B1(\s_state[2] ), 
    .A1(\timer[6] ), .D0(\s_state[0] ), .C0(\s_state[2] ), .B0(n101), 
    .A0(\timer[5] ), .F0(n9_adj_934), .F1(n9_adj_933));
  SLICE_508 SLICE_508( .D1(\s_state[0] ), .C1(\s_state[2] ), .B1(\timer[7] ), 
    .A1(n99), .D0(n87_2), .C0(\s_state[0] ), .B0(\timer[19] ), 
    .A0(\s_state[2] ), .F0(n9_adj_943), .F1(n9_adj_927));
  SLICE_510 SLICE_510( .D1(\s_state[2] ), .C1(\timer[9] ), .B1(\s_state[0] ), 
    .A1(n97_2), .D0(\timer[8] ), .C0(\s_state[0] ), .B0(\s_state[2] ), 
    .A0(n98), .F0(n9_adj_924), .F1(n9_adj_940));
  SLICE_512 SLICE_512( .D1(\s_state[2] ), .C1(\timer[11] ), .B1(n95), 
    .A1(\s_state[0] ), .D0(\s_state[0] ), .C0(n96), .B0(\s_state[2] ), 
    .A0(\timer[10] ), .F0(n9_adj_936), .F1(n9_adj_932));
  SLICE_514 SLICE_514( .DI1(n2998), .D1(resetn_N_232), 
    .C1(uart_tx_valid_N_204), .A1(uart_tx_valid), .D0(\s_state[2] ), 
    .C0(\s_state[1] ), .B0(uart_tx_empty), .A0(\s_state[0] ), .CLK(clk), 
    .Q1(uart_tx_valid), .F0(uart_tx_valid_N_204), .F1(n2998));
  SLICE_515 SLICE_515( .D1(\s_state[2] ), .C1(\s_state[0] ), .B1(\timer[13] ), 
    .A1(n93), .D0(\timer[12] ), .C0(\s_state[2] ), .B0(n94), .A0(\s_state[0] ), 
    .F0(n9_adj_931), .F1(n9_adj_930));
  SLICE_517 SLICE_517( .DI1(\px_lv_p.sig_025.FeedThruLUT ), .D1(px_lv_p), 
    .A0(px_lv_p), .CLK(px_clk_c), .Q1(hsync), .F0(n2925), 
    .F1(\px_lv_p.sig_025.FeedThruLUT ));
  SLICE_518 SLICE_518( .D1(\s_state[2] ), .C1(n91), .B1(\timer[15] ), 
    .A1(\s_state[0] ), .D0(\s_state[0] ), .C0(n92), .B0(\s_state[2] ), 
    .A0(\timer[14] ), .F0(n9_adj_928), .F1(n9_adj_926));
  SLICE_521 SLICE_521( .D1(\s_state[2] ), .C1(n89), .B1(\timer[17] ), 
    .A1(\s_state[0] ), .D0(n90), .C0(\timer[16] ), .B0(\s_state[0] ), 
    .A0(\s_state[2] ), .F0(n9_adj_941), .F1(n9_adj_925));
  SLICE_523 SLICE_523( .F0(GND_net));
  SLICE_524 SLICE_524( .D1(\timer[0] ), .C1(\s_state[0] ), .B1(\s_state[2] ), 
    .A1(n106), .D0(n88), .C0(\s_state[2] ), .B0(\s_state[0] ), 
    .A0(\timer[18] ), .F0(n9_adj_944), .F1(n9_2));
  SLICE_525 SLICE_525( .DI1(\u_lsc_uart.o_valid_N_746 ), 
    .B1(\u_lsc_uart.rx_valid_tg_clk[1] ), .A1(\u_lsc_uart.rx_valid_tg_clk[0] ), 
    .B0(host_intr_c), .A0(resetn_N_232), .LSR(resetn_N_232), .CLK(clk), 
    .Q1(host_intr_c), .F0(n1889), .F1(\u_lsc_uart.o_valid_N_746 ));
  u_lsc_i2cm_himax_SLICE_527 \u_lsc_i2cm_himax.SLICE_527 ( .DI1(n2980), 
    .C1(n2657), .A1(i2c_running), .C0(\u_lsc_i2cm_himax.i2c_cnt_6__N_284 ), 
    .A0(\u_lsc_i2cm_himax.i2c_done ), .CLK(clk), 
    .Q1(\u_lsc_i2cm_himax.i2c_done ), .F0(\u_lsc_i2cm_himax.n1891 ), 
    .F1(n2980));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_529 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_529 ( 
    .DI1(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out_N_387 ), 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[1] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.n25 ), 
    .B1(\u_lsc_i2cm_himax.u_lsc_i2cm.n19 ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.n5669 ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[1] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.tick_cnt[0] ), .LSR(resetn_N_232), 
    .CLK(clk), .Q1(w_scl_out_N_191), .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n25 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.r_scl_out_N_387 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_532 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_532 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[3] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[4] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .A0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6038 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n6003 ));
  u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_536 
    \u_lsc_i2cm_himax.u_lsc_i2cm.SLICE_536 ( 
    .D1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[8] ), 
    .C1(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[9] ), 
    .A1(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .D0(\u_lsc_i2cm_himax.u_lsc_i2cm.ofs_addr_lat[7] ), 
    .B0(\u_lsc_i2cm_himax.u_lsc_i2cm.seq_cnt[0] ), 
    .F0(\u_lsc_i2cm_himax.u_lsc_i2cm.n6037 ), 
    .F1(\u_lsc_i2cm_himax.u_lsc_i2cm.n16 ));
  u_lsc_uart_SLICE_538 \u_lsc_uart.SLICE_538 ( 
    .DI1(\u_lsc_uart.n1106[8].sig_106.FeedThruLUT ), 
    .A1(\u_lsc_uart.n1106[8] ), .C0(\u_lsc_uart.fifo_rd_N_775 ), 
    .B0(\u_lsc_uart.tx_bit_tick ), .CE(\u_lsc_uart.n3115 ), 
    .LSR(\u_lsc_uart.n2565 ), .CLK(clk), .Q1(\u_lsc_uart.fifo_rd_N_775 ), 
    .F0(\u_lsc_uart.fifo_rd ), .F1(\u_lsc_uart.n1106[8].sig_106.FeedThruLUT ));
  u_lsc_uart_SLICE_541 \u_lsc_uart.SLICE_541 ( .DI1(\u_lsc_uart.n6976 ), 
    .D1(\u_lsc_uart.n9 ), .C1(\u_lsc_uart.n14_adj_882 ), 
    .B1(\u_lsc_uart.n1106[10] ), .A1(\u_lsc_uart.n1106[15] ), 
    .D0(\u_lsc_uart.n1106[13] ), .C0(\u_lsc_uart.n1106[0] ), 
    .B0(\u_lsc_uart.n1106[11] ), .A0(\u_lsc_uart.n1106[14] ), 
    .LSR(\u_lsc_uart.n2278 ), .CLK(clk), .Q1(gpio_c_2), 
    .F0(\u_lsc_uart.n14_adj_882 ), .F1(\u_lsc_uart.n6976 ));
  u_lsc_uart_SLICE_542 \u_lsc_uart.SLICE_542 ( 
    .DI1(\u_lsc_uart.n982[9].sig_121.FeedThruLUT ), .A1(\u_lsc_uart.n982[9] ), 
    .D0(resetn_N_232), .C0(rx_sample_tick), 
    .A0(\u_lsc_uart.rx_valid_tg_N_798 ), .CE(n3129), .LSR(n2579), .CLK(clk), 
    .Q1(\u_lsc_uart.rx_valid_tg_N_798 ), .F0(\u_lsc_uart.n1900 ), 
    .F1(\u_lsc_uart.n982[9].sig_121.FeedThruLUT ));
  u_lsc_uart_SLICE_544 \u_lsc_uart.SLICE_544 ( 
    .D0(\u_lsc_uart.tx_period_cnt[10] ), .C0(\u_lsc_uart.tx_period_cnt[12] ), 
    .B0(\u_lsc_uart.tx_period_cnt[14] ), .A0(\u_lsc_uart.tx_period_cnt[3] ), 
    .F0(\u_lsc_uart.n25 ));
  u_lsc_uart_SLICE_545 \u_lsc_uart.SLICE_545 ( .DI1(\u_lsc_uart.n63[5] ), 
    .C1(\u_lsc_uart.n2871 ), .B1(\u_lsc_uart.tx_period_cnt[0] ), 
    .A1(\u_lsc_uart.n87[5] ), .D0(\u_lsc_uart.tx_period_cnt[8] ), 
    .C0(\u_lsc_uart.tx_period_cnt[2] ), .B0(\u_lsc_uart.tx_period_cnt[6] ), 
    .A0(\u_lsc_uart.tx_period_cnt[5] ), .LSR(\u_lsc_uart.n1281 ), .CLK(clk), 
    .Q1(\u_lsc_uart.tx_period_cnt[5] ), .F0(\u_lsc_uart.n24 ), 
    .F1(\u_lsc_uart.n63[5] ));
  u_lsc_uart_SLICE_546 \u_lsc_uart.SLICE_546 ( 
    .D0(\u_lsc_uart.tx_period_cnt[7] ), .C0(\u_lsc_uart.tx_period_cnt[11] ), 
    .B0(\u_lsc_uart.tx_period_cnt[9] ), .A0(\u_lsc_uart.tx_period_cnt[13] ), 
    .F0(\u_lsc_uart.n26 ));
  u_lsc_uart_SLICE_548 \u_lsc_uart.SLICE_548 ( .B1(n998), .A1(resetn_N_232), 
    .D0(\u_lsc_uart.n1106[1] ), .B0(resetn_N_232), .F0(\u_lsc_uart.n2278 ), 
    .F1(\u_lsc_uart.n1289 ));
  i_ice40_spram_128kx8_SLICE_551 \i_ice40_spram_128kx8.SLICE_551 ( 
    .C1(\ram_addr[15] ), .B1(\i_ice40_spram_128kx8.dout[3][0] ), 
    .A1(\i_ice40_spram_128kx8.dout[2][0] ), .D0(\ram_addr[15] ), 
    .B0(\i_ice40_spram_128kx8.dout[3][5] ), 
    .A0(\i_ice40_spram_128kx8.dout[2][5] ), .F0(\i_ice40_spram_128kx8.n5970 ), 
    .F1(\i_ice40_spram_128kx8.n5985 ));
  i_ice40_spram_128kx8_SLICE_556 \i_ice40_spram_128kx8.SLICE_556 ( 
    .D1(\i_ice40_spram_128kx8.dout[3][4] ), 
    .C1(\i_ice40_spram_128kx8.dout[2][4] ), .B1(\ram_addr[15] ), 
    .D0(\i_ice40_spram_128kx8.dout[3][12] ), 
    .C0(\i_ice40_spram_128kx8.dout[2][12] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5949 ), .F1(\i_ice40_spram_128kx8.n5973 ));
  i_ice40_spram_128kx8_SLICE_558 \i_ice40_spram_128kx8.SLICE_558 ( 
    .DI1(\ram_addr[0].sig_136.FeedThruLUT ), .A1(\ram_addr[0] ), 
    .B0(\ram_addr[0] ), .CE(uart_tx_valid_N_204), .CLK(clk), 
    .Q1(\i_ice40_spram_128kx8.addr0_d ), .F0(\i_ice40_spram_128kx8.mask[0] ), 
    .F1(\ram_addr[0].sig_136.FeedThruLUT ));
  i_ice40_spram_128kx8_SLICE_561 \i_ice40_spram_128kx8.SLICE_561 ( 
    .C1(\ram_addr[15] ), .B1(\i_ice40_spram_128kx8.dout[3][1] ), 
    .A1(\i_ice40_spram_128kx8.dout[2][1] ), 
    .D0(\i_ice40_spram_128kx8.dout[3][11] ), .B0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[2][11] ), .F0(\i_ice40_spram_128kx8.n5952 ), 
    .F1(\i_ice40_spram_128kx8.n5982 ));
  i_ice40_spram_128kx8_SLICE_564 \i_ice40_spram_128kx8.SLICE_564 ( 
    .D1(\i_ice40_spram_128kx8.dout[3][10] ), .C1(\ram_addr[15] ), 
    .A1(\i_ice40_spram_128kx8.dout[2][10] ), 
    .D0(\i_ice40_spram_128kx8.dout[3][3] ), 
    .C0(\i_ice40_spram_128kx8.dout[2][3] ), .B0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5976 ), .F1(\i_ice40_spram_128kx8.n5955 ));
  i_ice40_spram_128kx8_SLICE_569 \i_ice40_spram_128kx8.SLICE_569 ( 
    .D1(\i_ice40_spram_128kx8.dout[2][2] ), 
    .C1(\i_ice40_spram_128kx8.dout[3][2] ), .A1(\ram_addr[15] ), 
    .D0(\ram_addr[15] ), .B0(\i_ice40_spram_128kx8.dout[3][8] ), 
    .A0(\i_ice40_spram_128kx8.dout[2][8] ), .F0(\i_ice40_spram_128kx8.n5961 ), 
    .F1(\i_ice40_spram_128kx8.n5979 ));
  i_ice40_spram_128kx8_SLICE_573 \i_ice40_spram_128kx8.SLICE_573 ( 
    .C1(\i_ice40_spram_128kx8.dout[2][7] ), .B1(\ram_addr[15] ), 
    .A1(\i_ice40_spram_128kx8.dout[3][7] ), 
    .C0(\i_ice40_spram_128kx8.dout[3][15] ), 
    .B0(\i_ice40_spram_128kx8.dout[2][15] ), .A0(\ram_addr[15] ), 
    .F0(\i_ice40_spram_128kx8.n5940 ), .F1(\i_ice40_spram_128kx8.n5964 ));
  i_ice40_spram_128kx8_SLICE_578 \i_ice40_spram_128kx8.SLICE_578 ( 
    .D1(\ram_addr[15] ), .C1(\i_ice40_spram_128kx8.dout[2][9] ), 
    .B1(\i_ice40_spram_128kx8.dout[3][9] ), 
    .D0(\i_ice40_spram_128kx8.dout[3][14] ), .C0(\ram_addr[15] ), 
    .A0(\i_ice40_spram_128kx8.dout[2][14] ), .F0(\i_ice40_spram_128kx8.n5943 ), 
    .F1(\i_ice40_spram_128kx8.n5958 ));
  i_ice40_spram_128kx8_SLICE_580 \i_ice40_spram_128kx8.SLICE_580 ( 
    .C1(\i_ice40_spram_128kx8.dout[1][13] ), 
    .B1(\i_ice40_spram_128kx8.dout[0][13] ), .A1(\ram_addr[15] ), 
    .D0(\ram_addr[15] ), .B0(\i_ice40_spram_128kx8.dout[2][6] ), 
    .A0(\i_ice40_spram_128kx8.dout[3][6] ), .F0(\i_ice40_spram_128kx8.n5967 ), 
    .F1(\i_ice40_spram_128kx8.n5945 ));
  u_reset_n_SLICE_584 \u_reset_n.SLICE_584 ( .D0(\u_reset_n.reset_cnt[2]_2 ), 
    .A0(\u_reset_n.reset_cnt[4]_2 ), .F0(n10_adj_966));
  SLICE_588 SLICE_588( .D0(\timer[3] ), .C0(\timer[16] ), .B0(\timer[7] ), 
    .A0(\timer[18] ), .F0(n31));
  SLICE_589 SLICE_589( .D0(\num_pixels[2] ), .C0(\num_pixels[10] ), 
    .B0(\num_pixels[1] ), .A0(\num_pixels[7] ), .F0(n27));
  SLICE_591 SLICE_591( .DI1(n2976), .C1(fifo_empty), .A1(resetn_N_232), 
    .D0(resetn_N_232), .C0(fifo_valid), .CLK(clk), .Q1(fifo_valid), .F0(n1916), 
    .F1(n2976));
  SLICE_592 SLICE_592( .DI1(n2981), .B1(fifo_valid), .A1(resetn_N_232), 
    .C0(host_intr_c), .B0(resetn_N_232), .A0(pixel_valid), .CLK(clk), 
    .Q1(pixel_valid), .F0(n2892), .F1(n2981));
  i_stream_dual_clock_fifo_dual_clock_fifo_mem0 
    \i_stream_dual_clock_fifo.dual_clock_fifo.mem0 ( 
    .RADDR3(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[3] ), 
    .RADDR2(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[2] ), 
    .RADDR1(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[1] ), 
    .RADDR0(\i_stream_dual_clock_fifo.dual_clock_fifo.n14[0] ), 
    .WADDR3(\wr_addr[3] ), .WADDR2(\wr_addr[2] ), 
    .WADDR1(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[1] ), 
    .WADDR0(\i_stream_dual_clock_fifo.dual_clock_fifo.wr_addr[0] ), 
    .WDATA14(\cam_data[7] ), .WDATA12(\cam_data[6] ), .WDATA10(\cam_data[5] ), 
    .WDATA8(\cam_data[4] ), .WDATA6(\cam_data[3] ), .WDATA4(\cam_data[2] ), 
    .WDATA2(\cam_data[1] ), .WDATA0(\pxd_d[0] ), .RCLKE(VCC_net), .RCLK(clk), 
    .RE(VCC_net), .WCLKE(VCC_net), .WCLK(px_clk_c), 
    .WE(\i_stream_dual_clock_fifo.fifo_dout_7__N_408 ), 
    .RDATA14(\rd_data_o_7__N_450[7] ), .RDATA12(\rd_data_o_7__N_450[6] ), 
    .RDATA10(\rd_data_o_7__N_450[5] ), .RDATA8(\rd_data_o_7__N_450[4] ), 
    .RDATA6(\rd_data_o_7__N_450[3] ), .RDATA4(\rd_data_o_7__N_450[2] ), 
    .RDATA2(\rd_data_o_7__N_450[1] ), .RDATA0(\rd_data_o_7__N_450[0] ));
  u_io_pxd_3_ \u_io_pxd[3] ( .PADDI(pxd_c_3), .IOLTO(VCC_net), 
    .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(\pxd_p[3] ));
  u_led_driver_RGB_CORE_inst u_led_driver_RGB_CORE_inst( .CURREN(VCC_net), 
    .RGBLEDEN(VCC_net), .RGB0PWM(red), .RGB1PWM(green), .RGB2PWM(px_fv_c), 
    .RGB2(n7505), .RGB1(n7506), .RGB0(n7507));
  u_io_pxd_2_ \u_io_pxd[2] ( .PADDI(pxd_c_2), .IOLTO(VCC_net), 
    .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(\pxd_p[2] ));
  u_io_pxd_1_ \u_io_pxd[1] ( .PADDI(pxd_c_1), .IOLTO(VCC_net), 
    .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(\pxd_p[1] ));
  u_io_pxd_0_ \u_io_pxd[0] ( .PADDI(pxd_c_0), .IOLTO(VCC_net), 
    .INCLK(px_clk_c), .OUTCLK(px_clk_c), .DI0(\pxd_p[0] ));
  u_io_lv u_io_lv( .PADDI(px_lv_c), .IOLTO(VCC_net), .INCLK(px_clk_c), 
    .OUTCLK(px_clk_c), .DI0(px_lv_p));
  u_lsc_i2cm_himax_mux_283 \u_lsc_i2cm_himax.mux_283 ( 
    .RADDR7(\u_lsc_i2cm_himax.i2c_cnt[6] ), 
    .RADDR6(\u_lsc_i2cm_himax.i2c_cnt[5] ), 
    .RADDR5(\u_lsc_i2cm_himax.i2c_cnt[4] ), 
    .RADDR4(\u_lsc_i2cm_himax.i2c_cnt[3] ), 
    .RADDR3(\u_lsc_i2cm_himax.i2c_cnt[2] ), 
    .RADDR2(\u_lsc_i2cm_himax.i2c_cnt[1] ), 
    .RADDR1(\u_lsc_i2cm_himax.i2c_cnt[0] ), .RADDR0(lsb_addr), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), .RDATA13(\i2c_cmd[15] ), 
    .RDATA12(\i2c_cmd[13] ), .RDATA11(\i2c_cmd[12] ), .RDATA10(\i2c_cmd[10] ), 
    .RDATA9(\i2c_cmd[9] ), .RDATA8(\i2c_cmd[8] ), .RDATA7(\i2c_cmd[7] ), 
    .RDATA6(\i2c_cmd[6] ), .RDATA5(\i2c_cmd[5] ), .RDATA4(\i2c_cmd[4] ), 
    .RDATA3(\i2c_cmd[3] ), .RDATA2(\i2c_cmd[2] ), .RDATA1(\i2c_cmd[1] ), 
    .RDATA0(\i2c_cmd[0] ));

    u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
     
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0 
    ( .RADDR8(\u_lsc_uart.fifo_raddr[8] ), .RADDR7(\u_lsc_uart.fifo_raddr[7] ), 
    .RADDR6(\u_lsc_uart.fifo_raddr[6] ), .RADDR5(\u_lsc_uart.fifo_raddr[5] ), 
    .RADDR4(\u_lsc_uart.fifo_raddr[4] ), .RADDR3(\u_lsc_uart.fifo_raddr[3] ), 
    .RADDR2(\u_lsc_uart.fifo_raddr[2] ), .RADDR1(\u_lsc_uart.fifo_raddr[1] ), 
    .RADDR0(\u_lsc_uart.fifo_raddr[0] ), .WADDR8(\fifo_waddr[8] ), 
    .WADDR7(\fifo_waddr[7] ), .WADDR6(\fifo_waddr[6] ), 
    .WADDR5(\fifo_waddr[5] ), .WADDR4(\fifo_waddr[4] ), 
    .WADDR3(\fifo_waddr[3] ), .WADDR2(\fifo_waddr[2] ), 
    .WADDR1(\fifo_waddr[1] ), .WADDR0(\fifo_waddr[0] ), 
    .WDATA14(\uart_tx_data[7] ), .WDATA12(\uart_tx_data[6] ), 
    .WDATA10(\uart_tx_data[5] ), .WDATA8(\uart_tx_data[4] ), 
    .WDATA6(\uart_tx_data[3] ), .WDATA4(\uart_tx_data[2] ), 
    .WDATA2(\uart_tx_data[1] ), .WDATA0(\uart_tx_data[0] ), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), .WCLK(clk), .WE(fifo_we), 
    .RDATA14(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7] )
    , 
    .RDATA12(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[6] )
    , 
    .RDATA10(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5] )
    , 
    .RDATA8(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4] )
    , 
    .RDATA6(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[3] )
    , 
    .RDATA4(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[2] )
    , 
    .RDATA2(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[1] )
    , 
    .RDATA0(\u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[0] )
    );
  i_ice40_spram_128kx8_genblk1_2__i_spram16k_16 
    \i_ice40_spram_128kx8.genblk1[2].i_spram16k_16 ( 
    .ADDRESS13(\ram_addr[14] ), .ADDRESS12(\ram_addr[13] ), 
    .ADDRESS11(\ram_addr[12] ), .ADDRESS10(\ram_addr[11] ), 
    .ADDRESS9(\ram_addr[10] ), .ADDRESS8(\ram_addr[9] ), 
    .ADDRESS7(\ram_addr[8] ), .ADDRESS6(\ram_addr[7] ), 
    .ADDRESS5(\ram_addr[6] ), .ADDRESS4(\ram_addr[5] ), 
    .ADDRESS3(\ram_addr[4] ), .ADDRESS2(\ram_addr[3] ), 
    .ADDRESS1(\ram_addr[2] ), .ADDRESS0(\ram_addr[1] ), 
    .DATAIN15(\ram_wr_data[7] ), .DATAIN14(\ram_wr_data[6] ), 
    .DATAIN13(\ram_wr_data[5] ), .DATAIN12(\ram_wr_data[4] ), 
    .DATAIN11(\ram_wr_data[3] ), .DATAIN10(\ram_wr_data[2] ), 
    .DATAIN9(\ram_wr_data[1] ), .DATAIN8(\ram_wr_data[0] ), 
    .DATAIN7(\ram_wr_data[7] ), .DATAIN6(\ram_wr_data[6] ), 
    .DATAIN5(\ram_wr_data[5] ), .DATAIN4(\ram_wr_data[4] ), 
    .DATAIN3(\ram_wr_data[3] ), .DATAIN2(\ram_wr_data[2] ), 
    .DATAIN1(\ram_wr_data[1] ), .DATAIN0(\ram_wr_data[0] ), 
    .MASKWREN3(\ram_addr[0] ), .MASKWREN2(\ram_addr[0] ), 
    .MASKWREN1(\i_ice40_spram_128kx8.mask[0] ), 
    .MASKWREN0(\i_ice40_spram_128kx8.mask[0] ), .WREN(\we[2] ), 
    .CHIPSELECT(\ram_cs[2] ), .CLOCK(clk), .POWEROFF_N(VCC_net), 
    .DATAOUT15(\i_ice40_spram_128kx8.dout[2][15] ), 
    .DATAOUT14(\i_ice40_spram_128kx8.dout[2][14] ), 
    .DATAOUT13(\i_ice40_spram_128kx8.dout[2][13] ), 
    .DATAOUT12(\i_ice40_spram_128kx8.dout[2][12] ), 
    .DATAOUT11(\i_ice40_spram_128kx8.dout[2][11] ), 
    .DATAOUT10(\i_ice40_spram_128kx8.dout[2][10] ), 
    .DATAOUT9(\i_ice40_spram_128kx8.dout[2][9] ), 
    .DATAOUT8(\i_ice40_spram_128kx8.dout[2][8] ), 
    .DATAOUT7(\i_ice40_spram_128kx8.dout[2][7] ), 
    .DATAOUT6(\i_ice40_spram_128kx8.dout[2][6] ), 
    .DATAOUT5(\i_ice40_spram_128kx8.dout[2][5] ), 
    .DATAOUT4(\i_ice40_spram_128kx8.dout[2][4] ), 
    .DATAOUT3(\i_ice40_spram_128kx8.dout[2][3] ), 
    .DATAOUT2(\i_ice40_spram_128kx8.dout[2][2] ), 
    .DATAOUT1(\i_ice40_spram_128kx8.dout[2][1] ), 
    .DATAOUT0(\i_ice40_spram_128kx8.dout[2][0] ));
  i_ice40_spram_128kx8_genblk1_3__i_spram16k_16 
    \i_ice40_spram_128kx8.genblk1[3].i_spram16k_16 ( 
    .ADDRESS13(\ram_addr[14] ), .ADDRESS12(\ram_addr[13] ), 
    .ADDRESS11(\ram_addr[12] ), .ADDRESS10(\ram_addr[11] ), 
    .ADDRESS9(\ram_addr[10] ), .ADDRESS8(\ram_addr[9] ), 
    .ADDRESS7(\ram_addr[8] ), .ADDRESS6(\ram_addr[7] ), 
    .ADDRESS5(\ram_addr[6] ), .ADDRESS4(\ram_addr[5] ), 
    .ADDRESS3(\ram_addr[4] ), .ADDRESS2(\ram_addr[3] ), 
    .ADDRESS1(\ram_addr[2] ), .ADDRESS0(\ram_addr[1] ), 
    .DATAIN15(\ram_wr_data[7] ), .DATAIN14(\ram_wr_data[6] ), 
    .DATAIN13(\ram_wr_data[5] ), .DATAIN12(\ram_wr_data[4] ), 
    .DATAIN11(\ram_wr_data[3] ), .DATAIN10(\ram_wr_data[2] ), 
    .DATAIN9(\ram_wr_data[1] ), .DATAIN8(\ram_wr_data[0] ), 
    .DATAIN7(\ram_wr_data[7] ), .DATAIN6(\ram_wr_data[6] ), 
    .DATAIN5(\ram_wr_data[5] ), .DATAIN4(\ram_wr_data[4] ), 
    .DATAIN3(\ram_wr_data[3] ), .DATAIN2(\ram_wr_data[2] ), 
    .DATAIN1(\ram_wr_data[1] ), .DATAIN0(\ram_wr_data[0] ), 
    .MASKWREN3(\ram_addr[0] ), .MASKWREN2(\ram_addr[0] ), 
    .MASKWREN1(\i_ice40_spram_128kx8.mask[0] ), 
    .MASKWREN0(\i_ice40_spram_128kx8.mask[0] ), 
    .WREN(\i_ice40_spram_128kx8.we[3]_2 ), .CHIPSELECT(\ram_cs[3] ), 
    .CLOCK(clk), .POWEROFF_N(VCC_net), 
    .DATAOUT15(\i_ice40_spram_128kx8.dout[3][15] ), 
    .DATAOUT14(\i_ice40_spram_128kx8.dout[3][14] ), 
    .DATAOUT13(\i_ice40_spram_128kx8.dout[3][13] ), 
    .DATAOUT12(\i_ice40_spram_128kx8.dout[3][12] ), 
    .DATAOUT11(\i_ice40_spram_128kx8.dout[3][11] ), 
    .DATAOUT10(\i_ice40_spram_128kx8.dout[3][10] ), 
    .DATAOUT9(\i_ice40_spram_128kx8.dout[3][9] ), 
    .DATAOUT8(\i_ice40_spram_128kx8.dout[3][8] ), 
    .DATAOUT7(\i_ice40_spram_128kx8.dout[3][7] ), 
    .DATAOUT6(\i_ice40_spram_128kx8.dout[3][6] ), 
    .DATAOUT5(\i_ice40_spram_128kx8.dout[3][5] ), 
    .DATAOUT4(\i_ice40_spram_128kx8.dout[3][4] ), 
    .DATAOUT3(\i_ice40_spram_128kx8.dout[3][3] ), 
    .DATAOUT2(\i_ice40_spram_128kx8.dout[3][2] ), 
    .DATAOUT1(\i_ice40_spram_128kx8.dout[3][1] ), 
    .DATAOUT0(\i_ice40_spram_128kx8.dout[3][0] ));
  i_ice40_spram_128kx8_genblk1_0__i_spram16k_16 
    \i_ice40_spram_128kx8.genblk1[0].i_spram16k_16 ( 
    .ADDRESS13(\ram_addr[14] ), .ADDRESS12(\ram_addr[13] ), 
    .ADDRESS11(\ram_addr[12] ), .ADDRESS10(\ram_addr[11] ), 
    .ADDRESS9(\ram_addr[10] ), .ADDRESS8(\ram_addr[9] ), 
    .ADDRESS7(\ram_addr[8] ), .ADDRESS6(\ram_addr[7] ), 
    .ADDRESS5(\ram_addr[6] ), .ADDRESS4(\ram_addr[5] ), 
    .ADDRESS3(\ram_addr[4] ), .ADDRESS2(\ram_addr[3] ), 
    .ADDRESS1(\ram_addr[2] ), .ADDRESS0(\ram_addr[1] ), 
    .DATAIN15(\ram_wr_data[7] ), .DATAIN14(\ram_wr_data[6] ), 
    .DATAIN13(\ram_wr_data[5] ), .DATAIN12(\ram_wr_data[4] ), 
    .DATAIN11(\ram_wr_data[3] ), .DATAIN10(\ram_wr_data[2] ), 
    .DATAIN9(\ram_wr_data[1] ), .DATAIN8(\ram_wr_data[0] ), 
    .DATAIN7(\ram_wr_data[7] ), .DATAIN6(\ram_wr_data[6] ), 
    .DATAIN5(\ram_wr_data[5] ), .DATAIN4(\ram_wr_data[4] ), 
    .DATAIN3(\ram_wr_data[3] ), .DATAIN2(\ram_wr_data[2] ), 
    .DATAIN1(\ram_wr_data[1] ), .DATAIN0(\ram_wr_data[0] ), 
    .MASKWREN3(\ram_addr[0] ), .MASKWREN2(\ram_addr[0] ), 
    .MASKWREN1(\i_ice40_spram_128kx8.mask[0] ), 
    .MASKWREN0(\i_ice40_spram_128kx8.mask[0] ), .WREN(\we[0] ), 
    .CHIPSELECT(\ram_cs[0] ), .CLOCK(clk), .POWEROFF_N(VCC_net), 
    .DATAOUT15(\i_ice40_spram_128kx8.dout[0][15] ), 
    .DATAOUT14(\i_ice40_spram_128kx8.dout[0][14] ), 
    .DATAOUT13(\i_ice40_spram_128kx8.dout[0][13] ), 
    .DATAOUT12(\i_ice40_spram_128kx8.dout[0][12] ), 
    .DATAOUT11(\i_ice40_spram_128kx8.dout[0][11] ), 
    .DATAOUT10(\i_ice40_spram_128kx8.dout[0][10] ), 
    .DATAOUT9(\i_ice40_spram_128kx8.dout[0][9] ), 
    .DATAOUT8(\i_ice40_spram_128kx8.dout[0][8] ), 
    .DATAOUT7(\i_ice40_spram_128kx8.dout[0][7] ), 
    .DATAOUT6(\i_ice40_spram_128kx8.dout[0][6] ), 
    .DATAOUT5(\i_ice40_spram_128kx8.dout[0][5] ), 
    .DATAOUT4(\i_ice40_spram_128kx8.dout[0][4] ), 
    .DATAOUT3(\i_ice40_spram_128kx8.dout[0][3] ), 
    .DATAOUT2(\i_ice40_spram_128kx8.dout[0][2] ), 
    .DATAOUT1(\i_ice40_spram_128kx8.dout[0][1] ), 
    .DATAOUT0(\i_ice40_spram_128kx8.dout[0][0] ));
  i_ice40_spram_128kx8_genblk1_1__i_spram16k_16 
    \i_ice40_spram_128kx8.genblk1[1].i_spram16k_16 ( 
    .ADDRESS13(\ram_addr[14] ), .ADDRESS12(\ram_addr[13] ), 
    .ADDRESS11(\ram_addr[12] ), .ADDRESS10(\ram_addr[11] ), 
    .ADDRESS9(\ram_addr[10] ), .ADDRESS8(\ram_addr[9] ), 
    .ADDRESS7(\ram_addr[8] ), .ADDRESS6(\ram_addr[7] ), 
    .ADDRESS5(\ram_addr[6] ), .ADDRESS4(\ram_addr[5] ), 
    .ADDRESS3(\ram_addr[4] ), .ADDRESS2(\ram_addr[3] ), 
    .ADDRESS1(\ram_addr[2] ), .ADDRESS0(\ram_addr[1] ), 
    .DATAIN15(\ram_wr_data[7] ), .DATAIN14(\ram_wr_data[6] ), 
    .DATAIN13(\ram_wr_data[5] ), .DATAIN12(\ram_wr_data[4] ), 
    .DATAIN11(\ram_wr_data[3] ), .DATAIN10(\ram_wr_data[2] ), 
    .DATAIN9(\ram_wr_data[1] ), .DATAIN8(\ram_wr_data[0] ), 
    .DATAIN7(\ram_wr_data[7] ), .DATAIN6(\ram_wr_data[6] ), 
    .DATAIN5(\ram_wr_data[5] ), .DATAIN4(\ram_wr_data[4] ), 
    .DATAIN3(\ram_wr_data[3] ), .DATAIN2(\ram_wr_data[2] ), 
    .DATAIN1(\ram_wr_data[1] ), .DATAIN0(\ram_wr_data[0] ), 
    .MASKWREN3(\ram_addr[0] ), .MASKWREN2(\ram_addr[0] ), 
    .MASKWREN1(\i_ice40_spram_128kx8.mask[0] ), 
    .MASKWREN0(\i_ice40_spram_128kx8.mask[0] ), .WREN(\we[1] ), 
    .CHIPSELECT(\ram_cs[1] ), .CLOCK(clk), .POWEROFF_N(VCC_net), 
    .DATAOUT15(\i_ice40_spram_128kx8.dout[1][15] ), 
    .DATAOUT14(\i_ice40_spram_128kx8.dout[1][14] ), 
    .DATAOUT13(\i_ice40_spram_128kx8.dout[1][13] ), 
    .DATAOUT12(\i_ice40_spram_128kx8.dout[1][12] ), 
    .DATAOUT11(\i_ice40_spram_128kx8.dout[1][11] ), 
    .DATAOUT10(\i_ice40_spram_128kx8.dout[1][10] ), 
    .DATAOUT9(\i_ice40_spram_128kx8.dout[1][9] ), 
    .DATAOUT8(\i_ice40_spram_128kx8.dout[1][8] ), 
    .DATAOUT7(\i_ice40_spram_128kx8.dout[1][7] ), 
    .DATAOUT6(\i_ice40_spram_128kx8.dout[1][6] ), 
    .DATAOUT5(\i_ice40_spram_128kx8.dout[1][5] ), 
    .DATAOUT4(\i_ice40_spram_128kx8.dout[1][4] ), 
    .DATAOUT3(\i_ice40_spram_128kx8.dout[1][3] ), 
    .DATAOUT2(\i_ice40_spram_128kx8.dout[1][2] ), 
    .DATAOUT1(\i_ice40_spram_128kx8.dout[1][1] ), 
    .DATAOUT0(\i_ice40_spram_128kx8.dout[1][0] ));
  u_hfosc u_hfosc( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  led_red led_red_I( .PADDT(VCC_net), .PADDO(n7507), .led_red(led_red));
  led_green led_green_I( .PADDT(VCC_net), .PADDO(n7506), .led_green(led_green));
  led_blue led_blue_I( .PADDT(VCC_net), .PADDO(n7505), .led_blue(led_blue));
  i2c_scl i2c_scl_I( .PADDT(w_scl_out_N_191), .PADDO(GND_net), 
    .i2c_scl(i2c_scl));
  host_intr host_intr_I( .PADDO(host_intr_c), .host_intr(host_intr));
  gpio_0_ \gpio[0]_I ( .PADDO(gpio_c_3_c), .gpio0(gpio[0]));
  gpio_1_ \gpio[1]_I ( .PADDO(gpio_c_2), .gpio1(gpio[1]));
  gpio_2_ \gpio[2]_I ( .PADDO(host_intr_c), .gpio2(gpio[2]));
  uart_tx uart_tx_I( .PADDO(gpio_c_2), .uart_tx(uart_tx));
  i2c_sda i2c_sda_I( .PADDT(w_sda_out_N_193), .PADDO(GND_net), 
    .i2c_sda(i2c_sda));
  sensor_clk sensor_clk_I( .PADDO(sensor_clk_c), .sensor_clk(sensor_clk));
  sensor_led sensor_led_I( .PADDO(sensor_led_c), .sensor_led(sensor_led));
  uart_rx uart_rx_I( .PADDI(gpio_c_3_c), .uart_rx(uart_rx));
  px_clk px_clk_I( .PADDI(px_clk_c), .px_clk(px_clk));
  px_fv px_fv_I( .PADDI(px_fv_c), .px_fv(px_fv));
  px_lv px_lv_I( .PADDI(px_lv_c), .px_lv(px_lv));
  pxd_3_ \pxd[3]_I ( .PADDI(pxd_c_3), .pxd3(pxd[3]));
  pxd_2_ \pxd[2]_I ( .PADDI(pxd_c_2), .pxd2(pxd[2]));
  pxd_1_ \pxd[1]_I ( .PADDI(pxd_c_1), .pxd1(pxd[1]));
  pxd_0_ \pxd[0]_I ( .PADDI(pxd_c_0), .pxd0(pxd[0]));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_11( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i11( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i12( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i15( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i16( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 pxl_cnt_569_668_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 pxl_cnt_569_668__i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i13( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i14( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i11( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i12( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i9( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i10( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i7( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i8( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i5( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i6( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_9( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i9( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i10( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i3( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i4( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 ram_addr_573__i1( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 ram_addr_573__i2( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_7( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i7( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i8( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_5( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i5( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i6( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 ram_addr_573_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 ram_addr_573__i0( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_3( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i3( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i4( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 add_3084_1( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 s_state__i2( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_21( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_17 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_19( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_17( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_15( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_13( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_11( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_9( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_7( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_5( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 add_149_add_5_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 add_149_add_5_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/add_24_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/add_24_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/add_24_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \u_lsc_i2cm_himax/add_24_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_31 ( input D1, D0, B0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/add_33_add_5_9 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_32 ( input D1, B1, D0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/add_33_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_33 ( input D1, B1, D0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/add_33_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_34 ( input D1, B1, D0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/add_33_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_35 ( input D1, C1, B1, CIN1, output 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/add_33_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_36 ( input D1, D0, C0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_39 ( input D1, C1, B1, CIN1, output 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_40 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_41 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_42 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_43 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \u_lsc_uart/fifo_waddr_11__I_0_2_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_44 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_45 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_46 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \u_lsc_uart/fifo_waddr_11__I_0_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_uart/fifo_waddr_11__I_0_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_48 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_49 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_uart/fifo_waddr_11__I_0_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_52 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_53 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_54 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module u_lsc_uart_SLICE_55 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_60 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_61 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_62 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_64 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \u_lsc_uart/fifo_waddr_11__I_0_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_65 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_113_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_67 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/fifo_raddr_571_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_raddr_571__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_68 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_69 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \u_lsc_uart/sub_22_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_reset_n_SLICE_70 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \u_reset_n/reset_cnt_570_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_reset_n/reset_cnt_570__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_reset_n_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \u_reset_n/reset_cnt_570_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_reset_n/reset_cnt_570__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_reset_n/reset_cnt_570__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_reset_n_SLICE_72 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \u_reset_n/reset_cnt_570_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_reset_n/reset_cnt_570__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_reset_n/reset_cnt_570__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_reset_n_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \u_reset_n/reset_cnt_570_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_reset_n/reset_cnt_570__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_reset_n/reset_cnt_570__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_reset_n_SLICE_74 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \u_reset_n/reset_cnt_570_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_reset_n/reset_cnt_570__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_75 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_17( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i17( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i18( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_76 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_15( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i15( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i16( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_77 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_3084_13( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 s_state__i13( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 s_state__i14( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_78 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_78_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_78_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_80 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 SLICE_80_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_80_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 SLICE_82_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_82_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_84 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 SLICE_84_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_84_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_data_o__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_90 ( input DI1, DI0, D1, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_90_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_90_K0 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_i0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_91 ( input DI1, DI0, C1, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_91_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_91_K0 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_r_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_r_i0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_92 ( input DI1, DI0, A1, 
    C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_92_K1 ( .A(A1), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_92_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_i0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_93 ( input DI1, DI0, D1, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_93_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_93_K0 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_r_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_r_i0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_95 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_95_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_95_K0 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr__i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x4510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x00C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 i1624_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 i1626_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray__i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray__i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 i1610_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 i1608_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray__i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray__i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_102 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 i1618_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 i1620_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x4540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_107 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 SLICE_107_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_107_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_110 ( input DI1, DI0, D1, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_110_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_110_K0 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_r_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray_wr_r_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_113 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_113_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_113_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_116 ( input DI1, DI0, D1, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_116_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_116_K0 ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_r_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray_rd_r_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_119 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 i1605_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 i1606_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i6 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i7 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 i1603_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 i1604_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i4 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i5 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_122 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_122_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \i_stream_dual_clock_fifo.dual_clock_fifo.SLICE_122_K0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0E02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 i1601_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 i1602_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i3 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 i1571_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 i1600_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_data_o_i0_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vsync_SLICE_130 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \vsync.SLICE_130_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \vsync.SLICE_130_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 vsync_d_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 vsync_d_i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_132 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 SLICE_132_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 vsync_c( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_133 ( input DI1, DI0, A1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_133_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 SLICE_133_K0( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 eof_d_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 eof_d_i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40025 mux_479_Mux_0_i7_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 n6724_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 s_state__i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 s_state__2_i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF07C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_135 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40027 i4384_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 init_c( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_137 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40028 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 i1_4_lut_adj_168( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 i4387_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 i4389_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 red_c( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 green_c( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 SLICE_140_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 sensor_led_i0( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_144 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40005 SLICE_144_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 cam_data_i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_145 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 SLICE_145_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_145_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 cam_data_i5( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 cam_data_i6( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_147 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 SLICE_147_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_147_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 cam_data_i3( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 cam_data_i4( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_149 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 SLICE_149_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_149_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 cam_data_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 cam_data_i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_153 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40032 i1_4_lut_adj_125( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 i1_4_lut_adj_122( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i3( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40034 i1_4_lut_adj_129( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 i1_4_lut_adj_127( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i5( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i4( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40036 i1_4_lut_adj_134( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 i1_4_lut_adj_131( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i7( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i6( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40034 i1_4_lut_adj_138( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 i1_4_lut_adj_136( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i9( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i8( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40038 i1_4_lut_adj_142( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 i1_4_lut_adj_140( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i11( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i10( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40040 i1_4_lut_adj_148( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i1_4_lut_adj_145( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i13( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i12( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40032 i1_4_lut_adj_152( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 i1_4_lut_adj_150( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i15( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i14( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40043 i1_4_lut_adj_156( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i1_4_lut_adj_154( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i17( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i16( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40040 i1_4_lut_adj_160( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 i1_4_lut_adj_158( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 timer__i19( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 timer__i18( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_172 ( input DI1, DI0, D1, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \u_lsc_i2cm_himax.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_i2cm_himax.SLICE_172_K0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/init_d_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/init_d_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_174 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40045 \u_lsc_i2cm_himax/u_lsc_i2cm/i4423_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40046 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20047 \u_lsc_i2cm_himax/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20047 \u_lsc_i2cm_himax/init_req_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x05CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20047 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module u_lsc_i2cm_himax_SLICE_176 ( input DI1, DI0, C1, B1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40048 \u_lsc_i2cm_himax/i2326_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \u_lsc_i2cm_himax/i2362_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_177 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40050 \u_lsc_i2cm_himax/i2305_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \u_lsc_i2cm_himax/i2361_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_178 ( input DI1, DI0, D1, C1, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40052 \u_lsc_i2cm_himax/i2300_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \u_lsc_i2cm_himax/i2360_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_179 ( input DI0, D0, A0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \u_lsc_i2cm_himax/i2359_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_i2cm_himax/i2c_cnt__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_i2cm_himax_SLICE_182 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40054 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \u_lsc_i2cm_himax/u_lsc_i2cm/i86_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/state_FSM_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_183 ( input DI1, DI0, C1, D0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \u_lsc_i2cm_himax.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_i2cm_himax.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/state_FSM_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/state_FSM_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_187 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 i1561_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 i1591_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40058 i1589_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 i1590_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 i1587_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 i1588_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 i1585_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 i1586_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40063 i1583_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 i1584_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 i1581_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 i1582_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40058 i1579_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 i1580_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/ofs_addr__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40067 SLICE_201_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_201_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_202 ( input DI0, D0, C0, B0, A0, LSR, 
    CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40068 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt_5__I_0_9_i63_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/r_sda_out ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x4073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_204 ( input DI1, DI0, C1, B1, A1, D0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 \u_lsc_i2cm_himax/u_lsc_i2cm/i2304_2_lut_3_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \u_lsc_i2cm_himax/u_lsc_i2cm/i2354_2_lut_3_lut_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_205 ( input DI1, DI0, C1, B1, A1, D0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40071 \u_lsc_i2cm_himax/u_lsc_i2cm/i2352_2_lut_3_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \u_lsc_i2cm_himax/u_lsc_i2cm/i2353_2_lut_3_lut_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_208 ( input DI1, DI0, D1, C1, B1, D0, 
    C0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40073 \u_lsc_i2cm_himax/u_lsc_i2cm/i2350_2_lut_3_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \u_lsc_i2cm_himax/u_lsc_i2cm/i2351_2_lut_3_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_210 ( input DI1, DI0, C1, B1, A1, D0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40075 \u_lsc_i2cm_himax/u_lsc_i2cm/i2346_2_lut_3_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \u_lsc_i2cm_himax/u_lsc_i2cm/i2349_2_lut_3_lut_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/main_cnt__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_212 ( input DI1, DI0, D1, C1, B1, C0, 
    B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 \u_lsc_i2cm_himax/u_lsc_i2cm/i2379_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \u_lsc_i2cm_himax/u_lsc_i2cm/i2345_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 SLICE_214_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_214_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_216 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 SLICE_216_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_216_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_218 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 SLICE_218_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_218_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_220 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40067 SLICE_220_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_220_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_222 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40067 SLICE_222_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_222_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_224 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 SLICE_224_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 SLICE_224_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/ofs_addr_lat__i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_226 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40079 i1598_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 i1599_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40081 i1596_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 i1597_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40081 i1594_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 i1595_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_232 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40083 i1568_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 i1593_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/wr_data_lat_i0_i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_236 ( input DI1, DI0, C1, B1, A1, D0, 
    B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40085 \u_lsc_i2cm_himax/u_lsc_i2cm/i2381_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \u_lsc_i2cm_himax/u_lsc_i2cm/i2380_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_238 ( input DI1, DI0, D1, C1, B1, C0, 
    B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40077 \u_lsc_i2cm_himax/u_lsc_i2cm/i2403_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \u_lsc_i2cm_himax/u_lsc_i2cm/i2382_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/interval_cnt_572__i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_242 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_242_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_242_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_245 ( input DI1, DI0, C1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 SLICE_245_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_245_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_uart/rxd_lat__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rxd_lat__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_246 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \u_lsc_uart.SLICE_246_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_246_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_247 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40088 \u_lsc_uart/rx_valid_tg_I_91_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \u_lsc_uart/i3_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_valid_tg_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_sample_tick_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_248 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_248_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_248_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/o_dout__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/o_dout__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_rx_valid_tg_SLICE_249 ( input DI1, DI0, C1, C0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \u_lsc_uart.rx_valid_tg.SLICE_249_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.rx_valid_tg.SLICE_249_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_uart/rx_valid_tg_clk__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_valid_tg_clk__i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_250 ( input DI0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 SLICE_250_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20047 \u_lsc_uart/fifo_empty_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_251 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40090 \u_lsc_uart/i2337_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \u_lsc_uart/i3881_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20092 \u_lsc_uart/rx_bit_cnt_FSM_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xDF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20092 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module u_lsc_uart_SLICE_252 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40093 \u_lsc_uart/i2334_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \u_lsc_uart/i2438_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20092 \u_lsc_uart/tx_bit_cnt_FSM_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_255 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \u_lsc_uart.SLICE_255_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_257 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_257_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_257_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_260 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_260_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_262 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_262_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_262_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_264 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \u_lsc_uart.SLICE_264_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_264_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \u_lsc_uart/fifo_raddr_lat_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_270 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_270_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_270_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rxd_shift__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rxd_shift__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_272 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \u_lsc_uart.SLICE_272_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_272_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rxd_shift__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rxd_shift__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_274 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_274_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_274_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rxd_shift__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rxd_shift__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_276 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_276_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_276_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rxd_shift__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rxd_shift__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_279 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \u_lsc_uart.SLICE_279_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_279_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_281 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \u_lsc_uart.SLICE_281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_281_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_283 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \u_lsc_uart.SLICE_283_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_283_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_285 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \u_lsc_uart.SLICE_285_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_287 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \u_lsc_uart.SLICE_287_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_287_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/fifo_raddr_clk_i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_290 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_290_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_290_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/o_dout__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/o_dout__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_292 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \u_lsc_uart.SLICE_292_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_292_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/o_dout__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/o_dout__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_294 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_294_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_294_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/o_dout__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/o_dout__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_297 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40095 \u_lsc_uart/i1_2_lut_3_lut_adj_101 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \u_lsc_uart/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_period_cnt__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xAABB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_299 ( input DI0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40097 \u_lsc_uart/i1_2_lut_3_lut_adj_103 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_period_cnt__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_300 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 \u_lsc_uart/i2367_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \u_lsc_uart/i2366_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_period_cnt__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_lsc_uart/tx_period_cnt__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_303 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_303_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_303_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_305 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_305_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_305_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_307 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \u_lsc_uart.SLICE_307_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_307_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_309 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_309_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_312 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \u_lsc_uart.SLICE_312_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \u_lsc_uart.SLICE_312_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_314 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_314_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_314_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_316 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \u_lsc_uart.SLICE_316_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_317 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 i1562_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 i1573_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_318 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40100 i1569_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 i1572_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 i1566_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 i1567_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40102 i1564_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 i1565_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_326 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_326_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_326_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_328 ( input DI1, DI0, A1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_328_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_328_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_330 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_330_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_332 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \u_lsc_uart.SLICE_332_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \u_lsc_uart.SLICE_332_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_335 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \u_lsc_uart.SLICE_335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \u_lsc_uart.SLICE_335_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_337 ( input DI1, DI0, A1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_337_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \u_lsc_uart.SLICE_337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module u_lsc_uart_SLICE_339 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \u_lsc_uart.SLICE_339_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_340
   ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_340_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_340_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module 
  u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_341
   ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_341_K1 
    ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_341_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module 
  u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_343
   ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_343_K1 
    ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_343_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module 
  u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_SLICE_345
   ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_345_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_345_K0 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_350 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40007 SLICE_350_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 pxd_d_i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_351 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \i_stream_dual_clock_fifo.dual_clock_fifo.xor_30_i3_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \i_stream_dual_clock_fifo/dual_clock_fifo/i759_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x8778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_353 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \i_stream_dual_clock_fifo.dual_clock_fifo.xor_6_i3_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \i_stream_dual_clock_fifo/dual_clock_fifo/i730_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_355 ( input D1, C1, B1, 
    A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \i_stream_dual_clock_fifo/dual_clock_fifo/i2375_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \i_stream_dual_clock_fifo/dual_clock_fifo/i752_2_lut_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x66AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i1724_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \u_lsc_uart/i2_3_lut_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_359 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40112 \u_lsc_i2cm_himax/u_lsc_i2cm/n6694_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40113 \u_lsc_i2cm_himax/u_lsc_i2cm/i4110_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x4243") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_360 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40114 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt[3]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 \u_lsc_i2cm_himax/u_lsc_i2cm/n6700_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_362 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40116 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt[1]_bdd_4_lut_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \u_lsc_i2cm_himax/u_lsc_i2cm/i4119_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_363 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40117 \u_lsc_i2cm_himax/u_lsc_i2cm/n6706_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40118 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt[0]_bdd_4_lut_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_365 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40119 \u_lsc_i2cm_himax/u_lsc_i2cm/n6712_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40120 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt[0]_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_367 ( input D1, C1, B1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40121 \u_lsc_i2cm_himax/u_lsc_i2cm/n6718_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40122 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt_5__I_0_9_i23_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_368 ( input D1, C1, B1, A1, D0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40123 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt[1]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40062 \u_lsc_i2cm_himax/u_lsc_i2cm/i4107_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_369 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40124 \u_lsc_i2cm_himax/u_lsc_i2cm/i2150_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \u_lsc_i2cm_himax/u_lsc_i2cm/i2147_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_371 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \u_lsc_uart/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \u_lsc_uart/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_373 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \i_ice40_spram_128kx8/n6658_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \i_ice40_spram_128kx8/i4095_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_374 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40128 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \i_ice40_spram_128kx8/i4071_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_375 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \i_ice40_spram_128kx8/n6664_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40062 \i_ice40_spram_128kx8/i4092_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_376 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_5 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40062 \i_ice40_spram_128kx8/i4068_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_377 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40130 \i_ice40_spram_128kx8/n6670_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \i_ice40_spram_128kx8/i4089_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_378 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40131 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40132 \i_ice40_spram_128kx8/i4065_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_379 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40130 \i_ice40_spram_128kx8/n6676_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \i_ice40_spram_128kx8/i4086_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_380 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40134 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_7 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40132 \i_ice40_spram_128kx8/i4063_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_381 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40130 \i_ice40_spram_128kx8/n6682_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \i_ice40_spram_128kx8/i4083_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_382 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40114 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_8 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \i_ice40_spram_128kx8/i4059_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_383 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40130 \i_ice40_spram_128kx8/n6688_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40135 \i_ice40_spram_128kx8/i4080_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_384 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40103 \i_ice40_spram_128kx8/i4056_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_385 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \i_ice40_spram_128kx8/n6652_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \i_ice40_spram_128kx8/i4098_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_386 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \i_ice40_spram_128kx8/i4074_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40121 \i_ice40_spram_128kx8/n6646_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40137 \i_ice40_spram_128kx8/i4101_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 \i_ice40_spram_128kx8/ram_addr[16]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40138 \i_ice40_spram_128kx8/i4077_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 mux_479_Mux_0_i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 mux_479_Mux_0_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_SLICE_391 ( input C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40050 \i_stream_dual_clock_fifo/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i1_4_lut_adj_161( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_393 ( input D0, C0, B0, 
    A0, output F0 );

  lut40142 \i_stream_dual_clock_fifo/dual_clock_fifo/i3863_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_394 ( input DI1, D1, C1, 
    A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40143 \i_stream_dual_clock_fifo/dual_clock_fifo/i860_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \i_stream_dual_clock_fifo.dual_clock_fifo.xor_6_i2_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr__i0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_395 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \i_stream_dual_clock_fifo/dual_clock_fifo/i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40146 \i_stream_dual_clock_fifo/dual_clock_fifo/i3_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xC396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_396 ( input DI1, D1, C0, 
    B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40147 \i_stream_dual_clock_fifo/dual_clock_fifo/i1194_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \i_stream_dual_clock_fifo/dual_clock_fifo/i1_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_397 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40149 \i_stream_dual_clock_fifo/dual_clock_fifo/full_o_I_53_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \i_stream_dual_clock_fifo/dual_clock_fifo/i3_4_lut_adj_119 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/full_o ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x5530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x9000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_398 ( input D1, C1, B1, 
    A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \i_stream_dual_clock_fifo/dual_clock_fifo/i3869_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \i_stream_dual_clock_fifo/dual_clock_fifo/i1_2_lut_adj_120 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x1248") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_399 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40153 i1628_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \i_stream_dual_clock_fifo/dual_clock_fifo/i2376_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray__i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x00AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 i4413_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \u_reset_n/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_401 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \i_stream_dual_clock_fifo/dual_clock_fifo/i3894_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \i_stream_dual_clock_fifo/dual_clock_fifo/i3884_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_403 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \i_stream_dual_clock_fifo/dual_clock_fifo/i3898_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \i_stream_dual_clock_fifo/dual_clock_fifo/i3871_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xE77E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_404 ( input DI1, C1, D0, 
    B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40161 \i_stream_dual_clock_fifo/dual_clock_fifo/i1198_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \i_stream_dual_clock_fifo/dual_clock_fifo/i1_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/rd_addr_gray__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 i1_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 pixel_valid_I_0_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40165 i1_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 equal_459_i4_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i1_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 mux_494_i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 i1_2_lut_4_lut_adj_146( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 i2_3_lut_4_lut_adj_124( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_411 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \s_state[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 i4206_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x7700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 mux_471_i1_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 i4195_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_413 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 i3875_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40176 i4172_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 i16_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_417 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40178 i1578_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 s_next_2__N_76_I_0_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 load_fifo_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x4544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 i17_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 vsync_d_1__I_0_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0C20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40181 \u_lsc_i2cm_himax/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \u_lsc_i2cm_himax/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_420 ( input D1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40183 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_2_lut_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFF55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_421 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40185 \u_lsc_i2cm_himax/u_lsc_i2cm/i14_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40186 \u_lsc_i2cm_himax/u_lsc_i2cm/i2371_rep_24_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x5033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_423 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40187 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_4_lut_adj_117 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40188 \u_lsc_i2cm_himax/u_lsc_i2cm/i3865_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_425 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40189 \u_lsc_i2cm_himax.u_lsc_i2cm.i1_4_lut_adj_113 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40190 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_2_lut_adj_114 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x08FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_427 ( input D1, C1, B1, A1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40191 \u_lsc_i2cm_himax.u_lsc_i2cm.i4_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40192 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_2_lut_adj_115 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_429 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40193 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_4_lut_adj_116 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40194 \u_lsc_i2cm_himax/u_lsc_i2cm/i1_2_lut_adj_118 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_431 ( input D1, C1, B1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40195 \u_lsc_i2cm_himax/u_lsc_i2cm/i4111_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt_5__I_0_9_i10_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_433 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40197 \u_lsc_i2cm_himax/u_lsc_i2cm/i4211_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 i14_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40199 i6_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_435 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \u_lsc_uart/i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \u_lsc_uart/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40201 \u_lsc_uart/i7_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \u_lsc_uart/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40203 \u_lsc_uart/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \u_lsc_uart/i1_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_440 ( input D0, C0, B0, A0, output F0 );

  lut40205 \u_lsc_uart/i4_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40206 \u_lsc_uart/fifo_we_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \u_lsc_uart/i3_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40207 \u_lsc_uart/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \u_lsc_uart/i3873_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_445 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \u_lsc_uart/i11_3_lut_adj_98 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \u_lsc_uart/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_446 ( input D0, C0, B0, A0, output F0 );

  lut40177 \u_lsc_uart/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40210 \u_lsc_uart/i3882_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40211 \u_lsc_uart/i7_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_449 ( input D0, C0, B0, A0, output F0 );

  lut40212 \u_lsc_uart/i1_4_lut_adj_102 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_450 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \u_lsc_uart/i941_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \u_lsc_uart/i1061_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_451 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \u_lsc_uart/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \u_lsc_uart/i1_4_lut_adj_109 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_453 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \u_lsc_uart/i330_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \u_lsc_uart/i4377_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_454 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \u_lsc_uart/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \u_lsc_uart/i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_456 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \u_lsc_uart/i1060_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \u_lsc_uart/i872_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_458 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \u_lsc_uart/i871_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \u_lsc_uart/mux_424_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_459 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40223 i629_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 i1_2_lut_adj_162( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_462 ( input D0, C0, B0, A0, output F0 );

  lut40227 i12_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_463 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 i13_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 i1_2_lut_adj_166( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_467 ( input B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40230 i4381_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \i_stream_dual_clock_fifo/dual_clock_fifo/i2327_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_468 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40231 \i_stream_dual_clock_fifo/dual_clock_fifo/i17_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \i_stream_dual_clock_fifo/dual_clock_fifo/i2374_4_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20092 \i_stream_dual_clock_fifo/dual_clock_fifo/empty_o ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0A4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x2310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40233 mux_475_Mux_0_i7_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 s_state__2_i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i4414_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 i4415_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xBABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xDDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_471 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 i2_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 i1_2_lut_3_lut_adj_121( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_472 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40239 \i_ice40_spram_128kx8/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_474 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40240 \u_lsc_i2cm_himax/u_lsc_i2cm/i4108_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \u_lsc_i2cm_himax/u_lsc_i2cm/i34_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_475 ( input D0, C0, B0, A0, output F0 );

  lut40242 i11_4_lut_adj_165( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_477 ( input D0, C0, B0, A0, output F0 );

  lut40243 i12_4_lut_adj_164( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i1_2_lut_adj_163( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 i4210_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_479 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40192 \u_lsc_i2cm_himax/u_lsc_i2cm/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_480 ( input DI1, D1, C1, B1, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40246 \u_lsc_i2cm_himax/u_lsc_i2cm/i2311_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \u_lsc_i2cm_himax/u_lsc_i2cm/running_I_35_1_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/running ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_481 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40248 \u_lsc_uart/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_482 ( input DI1, D1, A1, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40249 \u_lsc_uart/i2_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \u_lsc_uart/i101_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_tick_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_483 ( input DI1, B1, A1, D0, B0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40251 \u_lsc_uart/i4417_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \u_lsc_uart/i10_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_tick_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_485 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40253 i1563_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \u_lsc_uart/i3_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \u_lsc_uart/fifo_waddr_i0_i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40255 \u_lsc_uart/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \u_lsc_uart/i4_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_487 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40257 \u_lsc_uart/i4420_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \u_lsc_uart/i2_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20047 \u_lsc_uart/r_fifo_empty ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40259 \u_lsc_uart/i2_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 \u_lsc_uart/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40260 \u_lsc_uart/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \u_lsc_uart/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_493 ( input DI1, D1, C1, 
    B1, A1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40262 \i_stream_dual_clock_fifo/dual_clock_fifo/i1614_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \i_stream_dual_clock_fifo/dual_clock_fifo/i723_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x1444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_494 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40264 i1612_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i633_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \i_stream_dual_clock_fifo/dual_clock_fifo/wr_addr_gray__i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( output F0 );
  wire   GNDI;

  lut40266 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_SLICE_499 ( input D1, C1, B1, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \i_stream_dual_clock_fifo.dual_clock_fifo.xor_30_i2_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \i_stream_dual_clock_fifo/dual_clock_fifo/i2_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_501 ( input DI1, C1, B1, A1, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40269 \u_lsc_i2cm_himax/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 i1_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \u_lsc_i2cm_himax/init_done_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x4545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 i22_4_lut_adj_123( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 i22_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xCE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 i22_4_lut_adj_128( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 i22_4_lut_adj_126( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 i22_4_lut_adj_132( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 i22_4_lut_adj_130( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 i22_4_lut_adj_135( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 i22_4_lut_adj_133( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 i22_4_lut_adj_139( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 i22_4_lut_adj_137( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xF202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40281 i22_4_lut_adj_143( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 i22_4_lut_adj_141( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xAA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40283 i1592_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 i2_3_lut_4_lut_adj_144( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 ram_rd_valid( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 i22_4_lut_adj_149( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 i22_4_lut_adj_147( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_517 ( input DI1, D1, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40003 SLICE_517_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 i1519_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 hsync_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 i22_4_lut_adj_153( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 i22_4_lut_adj_151( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x88D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 i22_4_lut_adj_157( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 i22_4_lut_adj_155( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_523 ( output F0 );
  wire   GNDI;

  lut40289 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 i22_4_lut_adj_169( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 i22_4_lut_adj_159( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_525 ( input DI1, B1, A1, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40292 \u_lsc_uart/rx_valid_tg_clk_0__I_0_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 i624_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_lsc_uart/o_valid ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_SLICE_527 ( input DI1, C1, A1, C0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40293 i1574_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \u_lsc_i2cm_himax/i626_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_i2cm_himax/u_lsc_i2cm/done ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_529 ( input DI1, D1, C1, B1, A1, D0, 
    B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40295 \u_lsc_i2cm_himax/u_lsc_i2cm/i4375_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \u_lsc_i2cm_himax/u_lsc_i2cm/i39_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_lsc_i2cm_himax/u_lsc_i2cm/r_scl_out ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_532 ( input D1, C1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40240 \u_lsc_i2cm_himax/u_lsc_i2cm/i4120_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \u_lsc_i2cm_himax/u_lsc_i2cm/i4201_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_i2cm_himax_u_lsc_i2cm_SLICE_536 ( input D1, C1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40296 \u_lsc_i2cm_himax/u_lsc_i2cm/seq_cnt_5__I_0_9_i16_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \u_lsc_i2cm_himax/u_lsc_i2cm/i4199_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_538 ( input DI1, A1, C0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_538_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \u_lsc_uart/fifo_rd_I_0_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_bit_cnt_FSM_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_541 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40299 \u_lsc_uart/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \u_lsc_uart/i6_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/o_txd ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_542 ( input DI1, A1, D0, C0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \u_lsc_uart.SLICE_542_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \u_lsc_uart/i630_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/rx_bit_cnt_FSM_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_544 ( input D0, C0, B0, A0, output F0 );

  lut40301 \u_lsc_uart/i10_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_545 ( input DI1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40302 \u_lsc_uart/i2368_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \u_lsc_uart/i9_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \u_lsc_uart/tx_period_cnt__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xABAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module u_lsc_uart_SLICE_546 ( input D0, C0, B0, A0, output F0 );

  lut40303 \u_lsc_uart/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_lsc_uart_SLICE_548 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40304 \u_lsc_uart/i338_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \u_lsc_uart/i873_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_551 ( input C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40100 \i_ice40_spram_128kx8/i4102_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \i_ice40_spram_128kx8/i4087_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_556 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40253 \i_ice40_spram_128kx8/i4090_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \i_ice40_spram_128kx8/i4066_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_558 ( input DI1, A1, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \i_ice40_spram_128kx8.SLICE_558_K1 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \i_ice40_spram_128kx8/i155_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \i_ice40_spram_128kx8/addr0_d_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_561 ( input C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40100 \i_ice40_spram_128kx8/i4099_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \i_ice40_spram_128kx8/i4069_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_564 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40240 \i_ice40_spram_128kx8/i4072_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \i_ice40_spram_128kx8/i4093_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_569 ( input D1, C1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40058 \i_ice40_spram_128kx8/i4096_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \i_ice40_spram_128kx8/i4078_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_573 ( input C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40102 \i_ice40_spram_128kx8/i4081_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \i_ice40_spram_128kx8/i4057_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_SLICE_578 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40195 \i_ice40_spram_128kx8/i4075_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \i_ice40_spram_128kx8/i4060_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_ice40_spram_128kx8_SLICE_580 ( input C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40025 \i_ice40_spram_128kx8/i4062_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \i_ice40_spram_128kx8/i4084_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_reset_n_SLICE_584 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40308 \u_reset_n/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input D0, C0, B0, A0, output F0 );

  lut40309 i11_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_589 ( input D0, C0, B0, A0, output F0 );

  lut40310 i10_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_591 ( input DI1, C1, A1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40311 i1570_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 i637_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/fifo_valid_c ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input DI1, B1, A1, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40251 i1575_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 i2_3_lut_adj_167( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \i_stream_dual_clock_fifo/stream_if/stream_m_valid_o ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module i_stream_dual_clock_fifo_dual_clock_fifo_mem0 ( input RADDR3, RADDR2, 
    RADDR1, RADDR0, WADDR3, WADDR2, WADDR1, WADDR0, WDATA14, WDATA12, WDATA10, 
    WDATA8, WDATA6, WDATA4, WDATA2, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, RADDR3_dly, RCLK_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR3_dly, WCLK_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, 
         WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, WDATA4_dly, 
         WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B \i_stream_dual_clock_fifo.dual_clock_fifo.mem0_EBR_B ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(GNDI), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), .WDATA13(GNDI), 
    .WDATA12(WDATA12_dly), .WDATA11(GNDI), .WDATA10(WDATA10_dly), 
    .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), .WDATA6(WDATA6_dly), 
    .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), .WDATA2(WDATA2_dly), 
    .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), 
    .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module u_io_pxd_3_ ( input PADDI, IOLTO, INCLK, OUTCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly, IOLTO_dly, OUTCLK_dly;

  IOL_B_B \u_io_pxd[3]_IOL_B ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(IOLTO_dly), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(OUTCLK_dly), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold 
      (posedge OUTCLK, IOLTO, 0:0:0, 0:0:0,,,, OUTCLK_dly, IOLTO_dly);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_DDR";
  defparam INST10.DDROUT = "NO";
endmodule

module u_led_driver_RGB_CORE_inst ( input CURREN, RGBLEDEN, RGB0PWM, RGB1PWM, 
    RGB2PWM, output RGB2, RGB1, RGB0 );
  wire   GNDI;

  RGB_CORE_B u_led_driver_RGB_CORE_inst_RGB_CORE( .CURREN(CURREN), 
    .RGBLEDEN(RGBLEDEN), .RGB0PWM(RGB0PWM), .RGB1PWM(RGB1PWM), 
    .RGB2PWM(RGB2PWM), .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), 
    .TRIM5(GNDI), .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), 
    .TRIM0(GNDI), .RGB2(RGB2), .RGB1(RGB1), .RGB0(RGB0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RGBLEDEN => RGB2) = (0:0:0,0:0:0);
    (RGBLEDEN => RGB1) = (0:0:0,0:0:0);
    (RGBLEDEN => RGB0) = (0:0:0,0:0:0);
    (RGB0PWM => RGB0) = (0:0:0,0:0:0);
    (RGB1PWM => RGB1) = (0:0:0,0:0:0);
    (RGB2PWM => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_CORE_B ( input CURREN, RGBLEDEN, RGB0PWM, RGB1PWM, RGB2PWM, TRIM9, 
    TRIM8, TRIM7, TRIM6, TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output RGB2, 
    RGB1, RGB0 );

  RGB_CORE INST10( .CURREN(CURREN), .RGBLEDEN(RGBLEDEN), .RGB0PWM(RGB0PWM), 
    .RGB1PWM(RGB1PWM), .RGB2PWM(RGB2PWM), .TRIM9(TRIM9), .TRIM8(TRIM8), 
    .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), .TRIM3(TRIM3), 
    .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .RGB2(RGB2), .RGB1(RGB1), 
    .RGB0(RGB0));
  defparam INST10.CURRENT_MODE = "1";
  defparam INST10.RGB0_CURRENT = "0b000001";
  defparam INST10.RGB1_CURRENT = "0b000001";
  defparam INST10.RGB2_CURRENT = "0b000001";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module u_io_pxd_2_ ( input PADDI, IOLTO, INCLK, OUTCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly, IOLTO_dly, OUTCLK_dly;

  IOL_B_B \u_io_pxd[2]_IOL_B ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(IOLTO_dly), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(OUTCLK_dly), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold 
      (posedge OUTCLK, IOLTO, 0:0:0, 0:0:0,,,, OUTCLK_dly, IOLTO_dly);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module u_io_pxd_1_ ( input PADDI, IOLTO, INCLK, OUTCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly, IOLTO_dly, OUTCLK_dly;

  IOL_B_B \u_io_pxd[1]_IOL_B ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(IOLTO_dly), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(OUTCLK_dly), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold 
      (posedge OUTCLK, IOLTO, 0:0:0, 0:0:0,,,, OUTCLK_dly, IOLTO_dly);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module u_io_pxd_0_ ( input PADDI, IOLTO, INCLK, OUTCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly, IOLTO_dly, OUTCLK_dly;

  IOL_B_B \u_io_pxd[0]_IOL_B ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(IOLTO_dly), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(OUTCLK_dly), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold 
      (posedge OUTCLK, IOLTO, 0:0:0, 0:0:0,,,, OUTCLK_dly, IOLTO_dly);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module u_io_lv ( input PADDI, IOLTO, INCLK, OUTCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly, IOLTO_dly, OUTCLK_dly;

  IOL_B_B u_io_lv_IOL_B( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), .CE(VCCI), 
    .IOLTO(IOLTO_dly), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(OUTCLK_dly), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold 
      (posedge OUTCLK, IOLTO, 0:0:0, 0:0:0,,,, OUTCLK_dly, IOLTO_dly);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module u_lsc_i2cm_himax_mux_283 ( input RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B0314 \u_lsc_i2cm_himax.mux_283_EBR_B ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0314 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x00C01850000A184700001845000A184400080807000808030000010000000103";

    defparam INST10.INIT_1 = "0x001F18580029185700F8185600F7185500031854000018530050185200421851";

    defparam INST10.INIT_2 = "0x00010806007F03500032080200400801004308000004186500001864001E1859";

    defparam INST10.INIT_3 = "0x0000100300071000000008120040080C0090080B0060080A00A0080900000808";

    defparam INST10.INIT_4 = "0x0000101300B810100000100F007A100C0000100B0058100800001007001C1004";

    defparam INST10.INIT_5 = "0x0033110800A41106000311050007110400011100009B10180000101700581014";

    defparam INST10.INIT_6 = "0x000C034000031150001711120001111100E911100000110F0080110B0000110A";

    defparam INST10.INIT_7 = "0x00421859000303900001038700030383000118100078034300010342005C0341";

    defparam INST10.INIT_8 = "0x00011867002018610000020F0040110200801101000501000000010100511860";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000060100000104";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module 
  u_lsc_uart_genblk1_u_ram512x8_0_lscc_ram_dp_inst_mem_main_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
   ( input RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, WADDR8, WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA14, WDATA12, WDATA10, WDATA8, WDATA6, WDATA4, WDATA2, WDATA0, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA14, RDATA12, RDATA10, RDATA8, 
    RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, RADDR5_dly, 
         RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, WADDR4_dly, 
         WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, 
         WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, WDATA4_dly, 
         WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0315 
    \u_lsc_uart.genblk1.u_ram512x8_0.lscc_ram_dp_inst.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0_EBR_B 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), 
    .WDATA13(GNDI), .WDATA12(WDATA12_dly), .WDATA11(GNDI), 
    .WDATA10(WDATA10_dly), .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), 
    .WDATA6(WDATA6_dly), .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), 
    .WDATA2(WDATA2_dly), .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(), .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), 
    .RDATA11(), .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), 
    .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), 
    .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0315 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module i_ice40_spram_128kx8_genblk1_2__i_spram16k_16 ( input ADDRESS13, 
    ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, 
    ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, 
    DATAIN14, DATAIN13, DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, 
    DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, 
    MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, 
    POWEROFF_N, output DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, 
    DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, 
    DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \i_ice40_spram_128kx8.genblk1[2].i_spram16k_16_VFB_B ( 
    .ADDRESS13(ADDRESS13_dly), .ADDRESS12(ADDRESS12_dly), 
    .ADDRESS11(ADDRESS11_dly), .ADDRESS10(ADDRESS10_dly), 
    .ADDRESS9(ADDRESS9_dly), .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), 
    .ADDRESS6(ADDRESS6_dly), .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), 
    .ADDRESS3(ADDRESS3_dly), .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), 
    .ADDRESS0(ADDRESS0_dly), .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), 
    .DATAIN13(DATAIN13_dly), .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), 
    .DATAIN10(DATAIN10_dly), .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module VFB_B_B ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, 
    ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, 
    ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, DATAIN12, DATAIN11, 
    DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, 
    DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, 
    WREN, CHIPSELECT, CLOCK, RDMARGINEN, RDMARGIN3, RDMARGIN2, RDMARGIN1, 
    RDMARGIN0, STANDBY, SLEEP, POWEROFF_N, TEST, output DATAOUT15, DATAOUT14, 
    DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, 
    DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );

  VFB_B INST10( .ADDRESS13(ADDRESS13), .ADDRESS12(ADDRESS12), 
    .ADDRESS11(ADDRESS11), .ADDRESS10(ADDRESS10), .ADDRESS9(ADDRESS9), 
    .ADDRESS8(ADDRESS8), .ADDRESS7(ADDRESS7), .ADDRESS6(ADDRESS6), 
    .ADDRESS5(ADDRESS5), .ADDRESS4(ADDRESS4), .ADDRESS3(ADDRESS3), 
    .ADDRESS2(ADDRESS2), .ADDRESS1(ADDRESS1), .ADDRESS0(ADDRESS0), 
    .DATAIN15(DATAIN15), .DATAIN14(DATAIN14), .DATAIN13(DATAIN13), 
    .DATAIN12(DATAIN12), .DATAIN11(DATAIN11), .DATAIN10(DATAIN10), 
    .DATAIN9(DATAIN9), .DATAIN8(DATAIN8), .DATAIN7(DATAIN7), .DATAIN6(DATAIN6), 
    .DATAIN5(DATAIN5), .DATAIN4(DATAIN4), .DATAIN3(DATAIN3), .DATAIN2(DATAIN2), 
    .DATAIN1(DATAIN1), .DATAIN0(DATAIN0), .MASKWREN3(MASKWREN3), 
    .MASKWREN2(MASKWREN2), .MASKWREN1(MASKWREN1), .MASKWREN0(MASKWREN0), 
    .WREN(WREN), .CHIPSELECT(CHIPSELECT), .CLOCK(CLOCK), 
    .RDMARGINEN(RDMARGINEN), .RDMARGIN3(RDMARGIN3), .RDMARGIN2(RDMARGIN2), 
    .RDMARGIN1(RDMARGIN1), .RDMARGIN0(RDMARGIN0), .STANDBY(STANDBY), 
    .SLEEP(SLEEP), .POWEROFF_N(POWEROFF_N), .TEST(TEST), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
endmodule

module i_ice40_spram_128kx8_genblk1_3__i_spram16k_16 ( input ADDRESS13, 
    ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, 
    ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, 
    DATAIN14, DATAIN13, DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, 
    DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, 
    MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, 
    POWEROFF_N, output DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, 
    DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, 
    DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \i_ice40_spram_128kx8.genblk1[3].i_spram16k_16_VFB_B ( 
    .ADDRESS13(ADDRESS13_dly), .ADDRESS12(ADDRESS12_dly), 
    .ADDRESS11(ADDRESS11_dly), .ADDRESS10(ADDRESS10_dly), 
    .ADDRESS9(ADDRESS9_dly), .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), 
    .ADDRESS6(ADDRESS6_dly), .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), 
    .ADDRESS3(ADDRESS3_dly), .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), 
    .ADDRESS0(ADDRESS0_dly), .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), 
    .DATAIN13(DATAIN13_dly), .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), 
    .DATAIN10(DATAIN10_dly), .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_genblk1_0__i_spram16k_16 ( input ADDRESS13, 
    ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, 
    ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, 
    DATAIN14, DATAIN13, DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, 
    DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, 
    MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, 
    POWEROFF_N, output DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, 
    DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, 
    DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \i_ice40_spram_128kx8.genblk1[0].i_spram16k_16_VFB_B ( 
    .ADDRESS13(ADDRESS13_dly), .ADDRESS12(ADDRESS12_dly), 
    .ADDRESS11(ADDRESS11_dly), .ADDRESS10(ADDRESS10_dly), 
    .ADDRESS9(ADDRESS9_dly), .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), 
    .ADDRESS6(ADDRESS6_dly), .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), 
    .ADDRESS3(ADDRESS3_dly), .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), 
    .ADDRESS0(ADDRESS0_dly), .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), 
    .DATAIN13(DATAIN13_dly), .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), 
    .DATAIN10(DATAIN10_dly), .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module i_ice40_spram_128kx8_genblk1_1__i_spram16k_16 ( input ADDRESS13, 
    ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, 
    ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, 
    DATAIN14, DATAIN13, DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, 
    DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, 
    MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, 
    POWEROFF_N, output DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, 
    DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, 
    DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \i_ice40_spram_128kx8.genblk1[1].i_spram16k_16_VFB_B ( 
    .ADDRESS13(ADDRESS13_dly), .ADDRESS12(ADDRESS12_dly), 
    .ADDRESS11(ADDRESS11_dly), .ADDRESS10(ADDRESS10_dly), 
    .ADDRESS9(ADDRESS9_dly), .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), 
    .ADDRESS6(ADDRESS6_dly), .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), 
    .ADDRESS3(ADDRESS3_dly), .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), 
    .ADDRESS0(ADDRESS0_dly), .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), 
    .DATAIN13(DATAIN13_dly), .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), 
    .DATAIN10(DATAIN10_dly), .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module u_hfosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B u_hfosc_HSOSC_CORE( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b10";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module led_red ( input PADDT, PADDO, output led_red );

  OB_RGB_B led_red_OB_RGB( .T_N(PADDT), .I(PADDO), .O(), .B(led_red));

  specify
    (PADDT => led_red) = (0:0:0,0:0:0);
    (PADDO => led_red) = (0:0:0,0:0:0);
  endspecify

endmodule

module OB_RGB_B ( input T_N, I, output O, inout B );

  OB_RGB INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module led_green ( input PADDT, PADDO, output led_green );

  OB_RGB_B led_green_OB_RGB( .T_N(PADDT), .I(PADDO), .O(), .B(led_green));

  specify
    (PADDT => led_green) = (0:0:0,0:0:0);
    (PADDO => led_green) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_blue ( input PADDT, PADDO, output led_blue );

  OB_RGB_B led_blue_OB_RGB( .T_N(PADDT), .I(PADDO), .O(), .B(led_blue));

  specify
    (PADDT => led_blue) = (0:0:0,0:0:0);
    (PADDO => led_blue) = (0:0:0,0:0:0);
  endspecify

endmodule

module i2c_scl ( input PADDT, PADDO, output i2c_scl );

  BB_B_B i2c_scl_BB_B( .T_N(PADDT), .I(PADDO), .O(), .B(i2c_scl));

  specify
    (PADDT => i2c_scl) = (0:0:0,0:0:0);
    (PADDO => i2c_scl) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module host_intr ( input PADDO, output host_intr );
  wire   VCCI;

  BB_B_B host_intr_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(host_intr));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => host_intr) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_0_ ( input PADDO, output gpio0 );
  wire   VCCI;

  BB_B_B \gpio[0]_BB_B ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_1_ ( input PADDO, output gpio1 );
  wire   VCCI;

  BB_B_B \gpio[1]_BB_B ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_2_ ( input PADDO, output gpio2 );
  wire   VCCI;

  BB_B_B \gpio[2]_BB_B ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio2) = (0:0:0,0:0:0);
  endspecify

endmodule

module uart_tx ( input PADDO, output uart_tx );
  wire   VCCI;

  BB_B_B uart_tx_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(uart_tx));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => uart_tx) = (0:0:0,0:0:0);
  endspecify

endmodule

module i2c_sda ( input PADDT, PADDO, output i2c_sda );

  BB_B_B i2c_sda_BB_B( .T_N(PADDT), .I(PADDO), .O(), .B(i2c_sda));

  specify
    (PADDT => i2c_sda) = (0:0:0,0:0:0);
    (PADDO => i2c_sda) = (0:0:0,0:0:0);
  endspecify

endmodule

module sensor_clk ( input PADDO, output sensor_clk );
  wire   VCCI;

  BB_B_B sensor_clk_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(sensor_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sensor_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module sensor_led ( input PADDO, output sensor_led );
  wire   VCCI;

  BB_B_B sensor_led_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(sensor_led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sensor_led) = (0:0:0,0:0:0);
  endspecify

endmodule

module uart_rx ( output PADDI, input uart_rx );
  wire   GNDI;

  BB_B_B uart_rx_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(uart_rx));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (uart_rx => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module px_clk ( output PADDI, input px_clk );
  wire   GNDI;

  BB_B_B px_clk_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(px_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (px_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module px_fv ( output PADDI, input px_fv );
  wire   GNDI;

  BB_B_B px_fv_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(px_fv));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (px_fv => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module px_lv ( output PADDI, input px_lv );
  wire   GNDI;

  BB_B_B px_lv_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(px_lv));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (px_lv => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pxd_3_ ( output PADDI, input pxd3 );
  wire   GNDI;

  BB_B_B \pxd[3]_BB_B ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pxd3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pxd3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pxd_2_ ( output PADDI, input pxd2 );
  wire   GNDI;

  BB_B_B \pxd[2]_BB_B ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pxd2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pxd2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pxd_1_ ( output PADDI, input pxd1 );
  wire   GNDI;

  BB_B_B \pxd[1]_BB_B ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pxd1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pxd1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pxd_0_ ( output PADDI, input pxd0 );
  wire   GNDI;

  BB_B_B \pxd[0]_BB_B ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pxd0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pxd0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
