// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in=load, sel=address[0..2], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);

    RAM512(load=a, address=address[3..11], in=in, out=a1);
    RAM512(load=b, address=address[3..11], in=in, out=a2);
    RAM512(load=c, address=address[3..11], in=in, out=a3);
    RAM512(load=d, address=address[3..11], in=in, out=a4);
    RAM512(load=e, address=address[3..11], in=in, out=a5);
    RAM512(load=f, address=address[3..11], in=in, out=a6);
    RAM512(load=g, address=address[3..11], in=in, out=a7);
    RAM512(load=h, address=address[3..11], in=in, out=a8);

    Mux8Way16(a=a1, b=a2, c=a3, d=a4, e=a5, f=a6, g=a7, h=a8, sel=address[0..2], out=out);
}
