 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mac_8in
Version: K-2015.06-SP2
Date   : Mon Mar 10 10:18:06 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: a[52] (input port clocked by clk)
  Endpoint: product6_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[52] (in)                                        0.017     0.003      0.203 r
  a[52] (net)                    2        0.005               0.000      0.203 r
  U716/ZN (XNR2D4)                                  0.056     0.111      0.314 r
  n752 (net)                    10        0.015               0.000      0.314 r
  U1980/ZN (ND2D4)                                  0.035     0.034      0.348 f
  n753 (net)                     7        0.008               0.000      0.348 f
  U1976/ZN (OAI22D1)                                0.092     0.049      0.397 r
  n675 (net)                     1        0.002               0.000      0.397 r
  U210/CO (HA1D0)                                   0.039     0.078      0.475 r
  n709 (net)                     1        0.001               0.000      0.475 r
  U2296/S (FA1D0)                                   0.053     0.165      0.640 r
  n684 (net)                     2        0.002               0.000      0.640 r
  U1437/ZN (CKND2D0)                                0.054     0.049      0.689 f
  n2112 (net)                    2        0.002               0.000      0.689 f
  U900/ZN (OAI21D1)                                 0.066     0.040      0.729 r
  n2152 (net)                    2        0.002               0.000      0.729 r
  U774/ZN (ND2D1)                                   0.039     0.039      0.768 f
  n317 (net)                     1        0.002               0.000      0.768 f
  U1999/ZN (ND2D2)                                  0.025     0.024      0.793 r
  n316 (net)                     1        0.003               0.000      0.793 r
  U367/ZN (CKND3)                                   0.026     0.024      0.816 f
  n2294 (net)                    5        0.009               0.000      0.816 f
  U1926/ZN (OAI21D1)                                0.055     0.040      0.856 r
  n230 (net)                     1        0.002               0.000      0.856 r
  U1925/Z (CKXOR2D1)                                0.038     0.090      0.947 f
  n229 (net)                     1        0.002               0.000      0.947 f
  U1924/ZN (NR2XD1)                                 0.026     0.024      0.970 r
  n2860 (net)                    1        0.001               0.000      0.970 r
  product6_reg_10_/D (DFD1)                         0.026     0.000      0.970 r
  data arrival time                                                      0.970

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_10_/CP (DFD1)                                  0.000      1.000 r
  library setup time                                         -0.030      0.970
  data required time                                                     0.970
  -------------------------------------------------------------------------------
  data required time                                                     0.970
  data arrival time                                                     -0.970
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U667/ZN (OAI22D1)                                 0.099     0.054      0.408 r
  n809 (net)                     1        0.002               0.000      0.408 r
  U2352/S (FA1D0)                                   0.049     0.183      0.591 f
  n856 (net)                     1        0.002               0.000      0.591 f
  U2370/S (FA1D1)                                   0.043     0.099      0.689 r
  n907 (net)                     2        0.003               0.000      0.689 r
  U1807/ZN (NR2XD1)                                 0.037     0.032      0.722 f
  n2175 (net)                    3        0.004               0.000      0.722 f
  U776/ZN (NR2D1)                                   0.057     0.047      0.769 r
  n903 (net)                     1        0.002               0.000      0.769 r
  U1795/ZN (ND2D2)                                  0.040     0.038      0.807 f
  n909 (net)                     3        0.005               0.000      0.807 f
  U568/ZN (ND2D1)                                   0.031     0.029      0.836 r
  n22 (net)                      1        0.002               0.000      0.836 r
  U595/ZN (ND2D2)                                   0.025     0.022      0.858 f
  n911 (net)                     1        0.002               0.000      0.858 f
  U542/ZN (ND2D2)                                   0.020     0.017      0.875 r
  n106 (net)                     1        0.002               0.000      0.875 r
  U1830/ZN (XNR2D1)                                 0.036     0.071      0.946 f
  n105 (net)                     1        0.002               0.000      0.946 f
  U1829/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2834 (net)                    1        0.001               0.000      0.969 r
  product1_reg_13_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: product0_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[1] (in)                                         0.015     0.002      0.202 r
  b[1] (net)                     4        0.003               0.000      0.202 r
  U1163/ZN (XNR2D0)                                 0.066     0.116      0.318 r
  n541 (net)                     2        0.003               0.000      0.318 r
  U1872/ZN (NR2XD1)                                 0.029     0.036      0.354 f
  n159 (net)                     1        0.002               0.000      0.354 f
  U1871/ZN (CKND2)                                  0.018     0.018      0.372 r
  n158 (net)                     1        0.002               0.000      0.372 r
  U1870/ZN (ND2D2)                                  0.023     0.023      0.395 f
  n559 (net)                     1        0.002               0.000      0.395 f
  U2218/CO (FA1D1)                                  0.035     0.139      0.534 f
  n570 (net)                     1        0.002               0.000      0.534 f
  U2225/S (FA1D1)                                   0.036     0.144      0.678 f
  n621 (net)                     2        0.003               0.000      0.678 f
  U2035/ZN (NR2XD1)                                 0.051     0.039      0.716 r
  n2211 (net)                    3        0.004               0.000      0.716 r
  U1867/ZN (NR2XD1)                                 0.025     0.026      0.742 f
  n155 (net)                     1        0.002               0.000      0.742 f
  U1866/ZN (NR2XD1)                                 0.043     0.031      0.773 r
  n153 (net)                     1        0.003               0.000      0.773 r
  U609/ZN (ND2D3)                                   0.037     0.037      0.810 f
  n2268 (net)                    6        0.008               0.000      0.810 f
  U559/ZN (AOI21D2)                                 0.049     0.035      0.845 r
  n358 (net)                     1        0.002               0.000      0.845 r
  U2041/Z (CKXOR2D1)                                0.035     0.086      0.931 f
  n357 (net)                     1        0.001               0.000      0.931 f
  U674/ZN (NR2D1)                                   0.042     0.034      0.965 r
  n2832 (net)                    1        0.001               0.000      0.965 r
  product0_reg_10_/D (DFQD1)                        0.042     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[52] (input port clocked by clk)
  Endpoint: product6_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[52] (in)                                        0.017     0.003      0.203 r
  a[52] (net)                    2        0.005               0.000      0.203 r
  U716/ZN (XNR2D4)                                  0.056     0.111      0.314 r
  n752 (net)                    10        0.015               0.000      0.314 r
  U1980/ZN (ND2D4)                                  0.035     0.034      0.348 f
  n753 (net)                     7        0.008               0.000      0.348 f
  U1976/ZN (OAI22D1)                                0.092     0.049      0.397 r
  n675 (net)                     1        0.002               0.000      0.397 r
  U210/CO (HA1D0)                                   0.039     0.078      0.475 r
  n709 (net)                     1        0.001               0.000      0.475 r
  U2296/S (FA1D0)                                   0.053     0.165      0.640 r
  n684 (net)                     2        0.002               0.000      0.640 r
  U1437/ZN (CKND2D0)                                0.054     0.049      0.689 f
  n2112 (net)                    2        0.002               0.000      0.689 f
  U900/ZN (OAI21D1)                                 0.066     0.040      0.729 r
  n2152 (net)                    2        0.002               0.000      0.729 r
  U774/ZN (ND2D1)                                   0.039     0.039      0.768 f
  n317 (net)                     1        0.002               0.000      0.768 f
  U1999/ZN (ND2D2)                                  0.025     0.024      0.793 r
  n316 (net)                     1        0.003               0.000      0.793 r
  U367/ZN (CKND3)                                   0.026     0.024      0.816 f
  n2294 (net)                    5        0.009               0.000      0.816 f
  U1821/ZN (CKND2)                                  0.017     0.017      0.834 r
  n97 (net)                      2        0.002               0.000      0.834 r
  U1742/ZN (INVD0)                                  0.026     0.022      0.856 f
  n98 (net)                      2        0.002               0.000      0.856 f
  U1384/ZN (NR2D0)                                  0.053     0.044      0.900 r
  n127 (net)                     1        0.001               0.000      0.900 r
  U1448/ZN (NR2D0)                                  0.027     0.030      0.930 f
  n126 (net)                     1        0.001               0.000      0.930 f
  U721/ZN (NR2D1)                                   0.041     0.036      0.966 r
  n2862 (net)                    1        0.001               0.000      0.966 r
  product6_reg_12_/D (DFQD1)                        0.041     0.000      0.966 r
  data arrival time                                                      0.966

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.966
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U666/ZN (OAI22D0)                                 0.157     0.087      0.440 r
  n853 (net)                     1        0.002               0.000      0.440 r
  U503/S (FA1D1)                                    0.031     0.113      0.554 r
  n895 (net)                     1        0.001               0.000      0.554 r
  U245/S (FA1D0)                                    0.050     0.109      0.663 f
  n902 (net)                     2        0.002               0.000      0.663 f
  U2388/ZN (NR2D1)                                  0.071     0.054      0.717 r
  n2086 (net)                    2        0.003               0.000      0.717 r
  U1796/ZN (OAI21D2)                                0.042     0.043      0.759 f
  n2135 (net)                    2        0.003               0.000      0.759 f
  U1795/ZN (ND2D2)                                  0.035     0.033      0.792 r
  n909 (net)                     3        0.005               0.000      0.792 r
  U569/ZN (ND2D2)                                   0.035     0.031      0.824 f
  n23 (net)                      4        0.005               0.000      0.824 f
  U623/ZN (AOI21D1)                                 0.062     0.041      0.865 r
  n1603 (net)                    1        0.002               0.000      0.865 r
  U597/ZN (XNR2D1)                                  0.036     0.081      0.946 f
  n27 (net)                      1        0.002               0.000      0.946 f
  U596/ZN (NR2XD1)                                  0.026     0.023      0.969 r
  n63 (net)                      1        0.001               0.000      0.969 r
  product1_reg_10_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U666/ZN (OAI22D0)                                 0.157     0.087      0.440 r
  n853 (net)                     1        0.002               0.000      0.440 r
  U503/S (FA1D1)                                    0.031     0.113      0.554 r
  n895 (net)                     1        0.001               0.000      0.554 r
  U245/S (FA1D0)                                    0.050     0.109      0.663 f
  n902 (net)                     2        0.002               0.000      0.663 f
  U2388/ZN (NR2D1)                                  0.071     0.054      0.717 r
  n2086 (net)                    2        0.003               0.000      0.717 r
  U1796/ZN (OAI21D2)                                0.042     0.043      0.759 f
  n2135 (net)                    2        0.003               0.000      0.759 f
  U1795/ZN (ND2D2)                                  0.035     0.033      0.792 r
  n909 (net)                     3        0.005               0.000      0.792 r
  U569/ZN (ND2D2)                                   0.035     0.031      0.824 f
  n23 (net)                      4        0.005               0.000      0.824 f
  U1707/ZN (AOI21D1)                                0.062     0.041      0.865 r
  n152 (net)                     1        0.002               0.000      0.865 r
  U1857/ZN (XNR2D1)                                 0.036     0.081      0.946 f
  n151 (net)                     1        0.002               0.000      0.946 f
  U1856/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2876 (net)                    1        0.001               0.000      0.969 r
  product1_reg_11_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U666/ZN (OAI22D0)                                 0.157     0.087      0.440 r
  n853 (net)                     1        0.002               0.000      0.440 r
  U503/S (FA1D1)                                    0.031     0.113      0.554 r
  n895 (net)                     1        0.001               0.000      0.554 r
  U245/S (FA1D0)                                    0.050     0.109      0.663 f
  n902 (net)                     2        0.002               0.000      0.663 f
  U2388/ZN (NR2D1)                                  0.071     0.054      0.717 r
  n2086 (net)                    2        0.003               0.000      0.717 r
  U1796/ZN (OAI21D2)                                0.042     0.043      0.759 f
  n2135 (net)                    2        0.003               0.000      0.759 f
  U1795/ZN (ND2D2)                                  0.035     0.033      0.792 r
  n909 (net)                     3        0.005               0.000      0.792 r
  U569/ZN (ND2D2)                                   0.035     0.031      0.824 f
  n23 (net)                      4        0.005               0.000      0.824 f
  U718/ZN (AOI21D1)                                 0.062     0.041      0.865 r
  n1083 (net)                    1        0.002               0.000      0.865 r
  U606/ZN (XNR2D1)                                  0.036     0.081      0.946 f
  n29 (net)                      1        0.002               0.000      0.946 f
  U605/ZN (NR2XD1)                                  0.026     0.023      0.969 r
  n33 (net)                      1        0.001               0.000      0.969 r
  product1_reg_12_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[46] (input port clocked by clk)
  Endpoint: product5_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[46] (in)                                        0.017     0.003      0.203 r
  a[46] (net)                    2        0.005               0.000      0.203 r
  U2405/ZN (XNR2D4)                                 0.051     0.118      0.321 f
  n1076 (net)                    7        0.012               0.000      0.321 f
  U222/ZN (ND2D3)                                   0.037     0.033      0.354 r
  n968 (net)                     5        0.008               0.000      0.354 r
  U2415/Z (BUFFD2)                                  0.029     0.045      0.399 r
  n1077 (net)                    5        0.005               0.000      0.399 r
  U2424/ZN (OAI22D1)                                0.041     0.031      0.430 f
  n991 (net)                     1        0.001               0.000      0.430 f
  U2425/CO (FA1D0)                                  0.043     0.171      0.601 f
  n1071 (net)                    2        0.002               0.000      0.601 f
  U1405/ZN (CKND2D0)                                0.062     0.047      0.649 r
  n1288 (net)                    2        0.002               0.000      0.649 r
  U523/ZN (INVD1)                                   0.022     0.023      0.671 f
  n1072 (net)                    1        0.001               0.000      0.671 f
  U2455/ZN (AOI21D1)                                0.049     0.046      0.718 r
  n1073 (net)                    1        0.001               0.000      0.718 r
  U1374/ZN (OAI21D0)                                0.049     0.052      0.770 f
  n243 (net)                     1        0.001               0.000      0.770 f
  U1793/ZN (AOI21D1)                                0.075     0.067      0.837 r
  n242 (net)                     1        0.002               0.000      0.837 r
  U1938/ZN (ND2D2)                                  0.029     0.036      0.873 f
  n2274 (net)                    2        0.003               0.000      0.873 f
  U1937/ZN (XNR2D1)                                 0.036     0.073      0.946 f
  n261 (net)                     1        0.002               0.000      0.946 f
  U1954/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2870 (net)                    1        0.001               0.000      0.969 r
  product5_reg_14_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: b[32] (input port clocked by clk)
  Endpoint: product4_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[32] (in)                                        0.022     0.006      0.206 r
  b[32] (net)                   12        0.010               0.000      0.206 r
  U1745/Z (CKXOR2D0)                                0.044     0.114      0.320 r
  n67 (net)                      1        0.001               0.000      0.320 r
  U1764/ZN (ND2D1)                                  0.028     0.028      0.349 f
  n191 (net)                     1        0.001               0.000      0.349 f
  U216/ZN (OAI22D1)                                 0.107     0.055      0.404 r
  n397 (net)                     3        0.003               0.000      0.404 r
  U1908/Z (XOR3D2)                                  0.042     0.189      0.593 f
  n398 (net)                     1        0.002               0.000      0.593 f
  U2148/S (FA1D1)                                   0.038     0.092      0.685 f
  n412 (net)                     2        0.003               0.000      0.685 f
  U2156/ZN (NR2D1)                                  0.074     0.053      0.738 r
  n2182 (net)                    3        0.003               0.000      0.738 r
  U2157/ZN (NR2D1)                                  0.029     0.030      0.769 f
  n454 (net)                     1        0.002               0.000      0.769 f
  U2174/ZN (ND2D2)                                  0.029     0.024      0.792 r
  n455 (net)                     1        0.004               0.000      0.792 r
  U1906/ZN (CKND2D4)                                0.032     0.028      0.820 f
  n2291 (net)                    7        0.009               0.000      0.820 f
  U166/ZN (ND2D1)                                   0.040     0.031      0.852 r
  n939 (net)                     3        0.003               0.000      0.852 r
  U1814/ZN (CKND2D1)                                0.029     0.026      0.878 f
  n96 (net)                      1        0.001               0.000      0.878 f
  U1819/ZN (AOI21D1)                                0.046     0.031      0.909 r
  n2238 (net)                    1        0.001               0.000      0.909 r
  U2063/Z (CKAN2D1)                                 0.033     0.058      0.967 r
  n379 (net)                     1        0.001               0.000      0.967 r
  product4_reg_15_/D (DFQD1)                        0.033     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[54] (input port clocked by clk)
  Endpoint: product6_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[54] (in)                                        0.017     0.003      0.203 r
  a[54] (net)                    2        0.005               0.000      0.203 r
  U2278/ZN (XNR2D4)                                 0.058     0.113      0.316 r
  n777 (net)                    11        0.017               0.000      0.316 r
  U2283/ZN (ND2D4)                                  0.034     0.034      0.350 f
  n732 (net)                     5        0.008               0.000      0.350 f
  U549/ZN (OAI22D2)                                 0.071     0.050      0.400 r
  n702 (net)                     1        0.002               0.000      0.400 r
  U2295/CO (FA1D1)                                  0.038     0.132      0.532 r
  n725 (net)                     1        0.002               0.000      0.532 r
  U2302/S (FA1D1)                                   0.038     0.146      0.679 f
  n713 (net)                     2        0.003               0.000      0.679 f
  U1820/ZN (NR2D2)                                  0.045     0.037      0.716 r
  n2202 (net)                    3        0.003               0.000      0.716 r
  U385/Z (OA21D1)                                   0.035     0.056      0.772 r
  n319 (net)                     1        0.002               0.000      0.772 r
  U1999/ZN (ND2D2)                                  0.026     0.029      0.801 f
  n316 (net)                     1        0.003               0.000      0.801 f
  U367/ZN (CKND3)                                   0.033     0.027      0.828 r
  n2294 (net)                    5        0.009               0.000      0.828 r
  U638/ZN (OAI21D2)                                 0.032     0.026      0.853 f
  n2298 (net)                    1        0.002               0.000      0.853 f
  U159/Z (CKXOR2D1)                                 0.032     0.069      0.923 r
  n2299 (net)                    1        0.001               0.000      0.923 r
  U2895/Z (AN2XD1)                                  0.030     0.046      0.968 r
  n2861 (net)                    1        0.001               0.000      0.968 r
  product6_reg_11_/D (DFQD1)                        0.030     0.000      0.968 r
  data arrival time                                                      0.968

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.968
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: psum_0_1_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_1_0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  psum_0_1_reg_9_/CP (EDFQD1)                       0.000     0.000      0.000 r
  psum_0_1_reg_9_/Q (EDFQD1)                        0.021     0.129      0.129 f
  psum_0_1[9] (net)              2        0.001               0.000      0.129 f
  U987/ZN (NR2D0)                                   0.109     0.073      0.202 r
  n2658 (net)                    3        0.002               0.000      0.202 r
  U1336/ZN (OAI21D0)                                0.064     0.063      0.264 f
  n2644 (net)                    2        0.002               0.000      0.264 f
  U2915/ZN (AOI21D1)                                0.063     0.053      0.318 r
  n2621 (net)                    2        0.002               0.000      0.318 r
  U250/ZN (OAI21D0)                                 0.049     0.044      0.362 f
  n2335 (net)                    1        0.001               0.000      0.362 f
  U319/ZN (AOI21D1)                                 0.080     0.070      0.432 r
  n2619 (net)                    2        0.003               0.000      0.432 r
  U2917/ZN (OAI21D1)                                0.053     0.046      0.479 f
  n2614 (net)                    2        0.003               0.000      0.479 f
  U2918/ZN (AOI21D1)                                0.080     0.055      0.534 r
  n2610 (net)                    2        0.003               0.000      0.534 r
  U2919/ZN (OAI21D1)                                0.054     0.047      0.581 f
  n2605 (net)                    2        0.003               0.000      0.581 f
  U2920/Z (AO21D1)                                  0.025     0.061      0.642 f
  n2598 (net)                    1        0.001               0.000      0.642 f
  U3008/CO (FA1D0)                                  0.037     0.085      0.727 f
  n2599 (net)                    1        0.001               0.000      0.727 f
  U3009/CO (FA1D0)                                  0.042     0.094      0.821 f
  n2601 (net)                    1        0.002               0.000      0.821 f
  U3010/Z (CKXOR2D1)                                0.033     0.082      0.903 f
  N220 (net)                     1        0.001               0.000      0.903 f
  psum_1_0_reg_21_/D (EDFQD1)                       0.033     0.000      0.903 f
  data arrival time                                                      0.903

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_1_0_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.096      0.904
  data required time                                                     0.904
  -------------------------------------------------------------------------------
  data required time                                                     0.904
  data arrival time                                                     -0.903
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: product0_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[0] (in)                                         0.015     0.001      0.201 f
  a[0] (net)                     1        0.002               0.000      0.201 f
  U521/ZN (CKND2)                                   0.054     0.034      0.236 r
  n1690 (net)                   10        0.012               0.000      0.236 r
  U225/ZN (ND2D1)                                   0.112     0.082      0.318 f
  n578 (net)                     9        0.010               0.000      0.318 f
  U1255/Z (AO21D0)                                  0.036     0.097      0.415 f
  n548 (net)                     1        0.001               0.000      0.415 f
  U1254/CO (FA1D0)                                  0.048     0.174      0.589 f
  n538 (net)                     1        0.002               0.000      0.589 f
  U2048/S (FA1D1)                                   0.045     0.100      0.689 r
  n623 (net)                     2        0.003               0.000      0.689 r
  U2249/ZN (ND2D2)                                  0.030     0.030      0.719 f
  n2266 (net)                    3        0.004               0.000      0.719 f
  U1393/ZN (OAI21D2)                                0.059     0.047      0.766 r
  n1440 (net)                    3        0.004               0.000      0.766 r
  U270/ZN (INVD1)                                   0.025     0.027      0.793 f
  n1607 (net)                    2        0.002               0.000      0.793 f
  U265/Z (OA21D1)                                   0.023     0.055      0.849 f
  n6 (net)                       1        0.001               0.000      0.849 f
  U364/ZN (ND2D1)                                   0.028     0.024      0.873 r
  n333 (net)                     1        0.002               0.000      0.873 r
  U2011/ZN (XNR2D1)                                 0.036     0.073      0.946 f
  n332 (net)                     1        0.002               0.000      0.946 f
  U2010/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2843 (net)                    1        0.001               0.000      0.969 r
  product0_reg_13_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.000


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: product0_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[0] (in)                                         0.015     0.001      0.201 f
  a[0] (net)                     1        0.002               0.000      0.201 f
  U521/ZN (CKND2)                                   0.054     0.034      0.236 r
  n1690 (net)                   10        0.012               0.000      0.236 r
  U225/ZN (ND2D1)                                   0.112     0.082      0.318 f
  n578 (net)                     9        0.010               0.000      0.318 f
  U1255/Z (AO21D0)                                  0.036     0.097      0.415 f
  n548 (net)                     1        0.001               0.000      0.415 f
  U1254/CO (FA1D0)                                  0.048     0.174      0.589 f
  n538 (net)                     1        0.002               0.000      0.589 f
  U2048/S (FA1D1)                                   0.045     0.100      0.689 r
  n623 (net)                     2        0.003               0.000      0.689 r
  U2249/ZN (ND2D2)                                  0.030     0.030      0.719 f
  n2266 (net)                    3        0.004               0.000      0.719 f
  U1393/ZN (OAI21D2)                                0.059     0.047      0.766 r
  n1440 (net)                    3        0.004               0.000      0.766 r
  U270/ZN (INVD1)                                   0.025     0.027      0.793 f
  n1607 (net)                    2        0.002               0.000      0.793 f
  U264/Z (OA21D1)                                   0.023     0.055      0.849 f
  n5 (net)                       1        0.001               0.000      0.849 f
  U362/ZN (ND2D1)                                   0.028     0.024      0.873 r
  n350 (net)                     1        0.002               0.000      0.873 r
  U2029/ZN (XNR2D1)                                 0.036     0.073      0.946 f
  n349 (net)                     1        0.002               0.000      0.946 f
  U2028/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2833 (net)                    1        0.001               0.000      0.969 r
  product0_reg_12_/D (DFQD1)                        0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[36] (input port clocked by clk)
  Endpoint: product4_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[36] (in)                                        0.017     0.003      0.203 r
  a[36] (net)                    2        0.005               0.000      0.203 r
  U2130/ZN (XNR2D4)                                 0.055     0.121      0.324 f
  n922 (net)                     8        0.015               0.000      0.324 f
  U1156/Z (CKBD1)                                   0.032     0.053      0.377 f
  n214 (net)                     3        0.003               0.000      0.377 f
  U586/ZN (INVD1)                                   0.028     0.026      0.403 r
  n383 (net)                     2        0.002               0.000      0.403 r
  U643/ZN (ND2D1)                                   0.026     0.026      0.428 f
  n217 (net)                     1        0.001               0.000      0.428 f
  U214/ZN (OAI21D1)                                 0.085     0.037      0.465 r
  n924 (net)                     2        0.004               0.000      0.465 r
  U2394/S (FA1D0)                                   0.057     0.167      0.632 r
  n929 (net)                     2        0.002               0.000      0.632 r
  U263/Z (OR2D1)                                    0.043     0.069      0.701 r
  n4 (net)                       4        0.004               0.000      0.701 r
  U2396/ZN (ND2D1)                                  0.036     0.034      0.736 f
  n935 (net)                     2        0.002               0.000      0.736 f
  U2397/ZN (NR2D1)                                  0.060     0.049      0.784 r
  n937 (net)                     2        0.002               0.000      0.784 r
  U2398/ZN (ND2D1)                                  0.030     0.034      0.819 f
  n927 (net)                     1        0.001               0.000      0.819 f
  U1423/ZN (INVD1)                                  0.020     0.020      0.839 r
  n928 (net)                     1        0.001               0.000      0.839 r
  U166/ZN (ND2D1)                                   0.044     0.036      0.875 f
  n939 (net)                     3        0.003               0.000      0.875 f
  U954/ZN (NR2D1)                                   0.043     0.037      0.912 r
  n94 (net)                      1        0.001               0.000      0.912 r
  U1817/ZN (IAO21D1)                                0.031     0.020      0.933 f
  n93 (net)                      1        0.001               0.000      0.933 f
  U1815/ZN (CKND2D1)                                0.042     0.030      0.962 r
  n301 (net)                     1        0.002               0.000      0.962 r
  U1990/ZN (NR2XD1)                                 0.028     0.022      0.984 f
  n2879 (net)                    1        0.001               0.000      0.984 f
  product4_reg_14_/D (DFQD1)                        0.028     0.000      0.984 f
  data arrival time                                                      0.984

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.015      0.985
  data required time                                                     0.985
  -------------------------------------------------------------------------------
  data required time                                                     0.985
  data arrival time                                                     -0.984
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[16] (input port clocked by clk)
  Endpoint: product2_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[16] (in)                                        0.015     0.001      0.201 f
  a[16] (net)                    1        0.002               0.000      0.201 f
  U520/ZN (CKND2)                                   0.046     0.030      0.231 r
  n1682 (net)                   10        0.010               0.000      0.231 r
  U228/ZN (CKND2D1)                                 0.095     0.071      0.302 f
  n1188 (net)                    9        0.008               0.000      0.302 f
  U878/ZN (OAI22D0)                                 0.184     0.113      0.415 r
  n1189 (net)                    1        0.003               0.000      0.415 r
  U211/S (HA1D0)                                    0.050     0.130      0.545 r
  n1199 (net)                    2        0.002               0.000      0.545 r
  U1036/ZN (INVD0)                                  0.024     0.028      0.573 f
  n165 (net)                     1        0.001               0.000      0.573 f
  U726/ZN (ND2D1)                                   0.037     0.027      0.600 r
  n373 (net)                     3        0.003               0.000      0.600 r
  U724/ZN (AOI21D1)                                 0.055     0.036      0.636 f
  n1959 (net)                    1        0.002               0.000      0.636 f
  U632/ZN (OAI21D2)                                 0.046     0.045      0.681 r
  n34 (net)                      2        0.002               0.000      0.681 r
  U188/ZN (AOI21D1)                                 0.039     0.036      0.717 f
  n2095 (net)                    1        0.002               0.000      0.717 f
  U723/ZN (OAI21D2)                                 0.053     0.042      0.759 r
  n2139 (net)                    2        0.003               0.000      0.759 r
  U254/ZN (INVD0)                                   0.032     0.034      0.793 f
  n2192 (net)                    2        0.002               0.000      0.793 f
  U2865/ZN (OAI21D1)                                0.055     0.041      0.834 r
  n2197 (net)                    1        0.002               0.000      0.834 r
  U2867/ZN (XNR2D1)                                 0.032     0.088      0.922 r
  n2198 (net)                    1        0.001               0.000      0.922 r
  U2868/Z (AN2XD1)                                  0.030     0.046      0.968 r
  N327 (net)                     1        0.001               0.000      0.968 r
  product2_reg_8_/D (DFQD1)                         0.030     0.000      0.968 r
  data arrival time                                                      0.968

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.968
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[62] (input port clocked by clk)
  Endpoint: product7_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[62] (in)                                        0.017     0.003      0.203 r
  a[62] (net)                    2        0.005               0.000      0.203 r
  U1955/ZN (XNR2D4)                                 0.050     0.117      0.320 f
  n264 (net)                     8        0.011               0.000      0.320 f
  U1951/ZN (NR2XD0)                                 0.042     0.036      0.356 r
  n255 (net)                     1        0.001               0.000      0.356 r
  U1950/ZN (INVD1)                                  0.021     0.024      0.380 f
  n254 (net)                     1        0.002               0.000      0.380 f
  U1949/ZN (ND2D2)                                  0.027     0.020      0.400 r
  n1545 (net)                    1        0.002               0.000      0.400 r
  U2660/S (FA1D1)                                   0.033     0.139      0.539 f
  n1554 (net)                    1        0.002               0.000      0.539 f
  U2663/S (FA1D1)                                   0.041     0.151      0.690 f
  n1568 (net)                    2        0.004               0.000      0.690 f
  U1964/ZN (ND2D2)                                  0.033     0.029      0.719 r
  n2244 (net)                    5        0.005               0.000      0.719 r
  U307/ZN (CKND2D1)                                 0.024     0.027      0.746 f
  n314 (net)                     1        0.001               0.000      0.746 f
  U405/ZN (ND2D1)                                   0.024     0.023      0.768 r
  n1586 (net)                    1        0.001               0.000      0.768 r
  U2667/ZN (OAI21D1)                                0.042     0.029      0.797 f
  n1573 (net)                    1        0.002               0.000      0.797 f
  U607/ZN (AOI21D2)                                 0.049     0.051      0.849 r
  n108 (net)                     1        0.002               0.000      0.849 r
  U1834/Z (CKXOR2D1)                                0.034     0.085      0.934 f
  n107 (net)                     1        0.001               0.000      0.934 f
  U363/ZN (NR2XD0)                                  0.039     0.032      0.965 r
  n2847 (net)                    1        0.001               0.000      0.965 r
  product7_reg_12_/D (DFQD1)                        0.039     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[54] (input port clocked by clk)
  Endpoint: product6_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[54] (in)                                        0.017     0.003      0.203 r
  a[54] (net)                    2        0.005               0.000      0.203 r
  U2278/ZN (XNR2D4)                                 0.058     0.113      0.316 r
  n777 (net)                    11        0.017               0.000      0.316 r
  U2283/ZN (ND2D4)                                  0.034     0.034      0.350 f
  n732 (net)                     5        0.008               0.000      0.350 f
  U549/ZN (OAI22D2)                                 0.071     0.050      0.400 r
  n702 (net)                     1        0.002               0.000      0.400 r
  U2295/CO (FA1D1)                                  0.038     0.132      0.532 r
  n725 (net)                     1        0.002               0.000      0.532 r
  U2302/S (FA1D1)                                   0.038     0.146      0.679 f
  n713 (net)                     2        0.003               0.000      0.679 f
  U1820/ZN (NR2D2)                                  0.045     0.037      0.716 r
  n2202 (net)                    3        0.003               0.000      0.716 r
  U385/Z (OA21D1)                                   0.035     0.056      0.772 r
  n319 (net)                     1        0.002               0.000      0.772 r
  U1999/ZN (ND2D2)                                  0.026     0.029      0.801 f
  n316 (net)                     1        0.003               0.000      0.801 f
  U367/ZN (CKND3)                                   0.033     0.027      0.828 r
  n2294 (net)                    5        0.009               0.000      0.828 r
  U1821/ZN (CKND2)                                  0.015     0.018      0.845 f
  n97 (net)                      2        0.002               0.000      0.845 f
  U584/ZN (XNR2D1)                                  0.032     0.076      0.922 r
  n2231 (net)                    1        0.001               0.000      0.922 r
  U2875/Z (AN2XD1)                                  0.030     0.046      0.967 r
  n2859 (net)                    1        0.001               0.000      0.967 r
  product6_reg_9_/D (DFQD1)                         0.030     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[42] (input port clocked by clk)
  Endpoint: product5_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[42] (in)                                        0.017     0.003      0.203 r
  a[42] (net)                    2        0.005               0.000      0.203 r
  U2407/ZN (XNR2D4)                                 0.039     0.097      0.300 r
  n1025 (net)                    5        0.006               0.000      0.300 r
  U2408/ZN (CKND2D2)                                0.032     0.030      0.330 f
  n1027 (net)                    4        0.004               0.000      0.330 f
  U2410/ZN (OAI22D1)                                0.097     0.051      0.381 r
  n957 (net)                     1        0.002               0.000      0.381 r
  U2416/S (FA1D1)                                   0.033     0.164      0.545 f
  n963 (net)                     1        0.002               0.000      0.545 f
  U2418/CO (FA1D1)                                  0.038     0.144      0.689 f
  n1065 (net)                    2        0.003               0.000      0.689 f
  U2026/ZN (ND2D1)                                  0.037     0.031      0.720 r
  n1296 (net)                    2        0.003               0.000      0.720 r
  U536/ZN (OAI21D2)                                 0.055     0.050      0.771 f
  n1290 (net)                    4        0.007               0.000      0.771 f
  U1930/ZN (ND2D2)                                  0.025     0.024      0.795 r
  n235 (net)                     1        0.002               0.000      0.795 r
  U1800/ZN (CKND2D2)                                0.018     0.017      0.812 f
  n86 (net)                      1        0.001               0.000      0.812 f
  U161/ZN (AOI21D1)                                 0.062     0.053      0.865 r
  n101 (net)                     1        0.002               0.000      0.865 r
  U1791/ZN (XNR2D1)                                 0.036     0.081      0.946 f
  n100 (net)                     1        0.002               0.000      0.946 f
  U1823/ZN (NR2XD1)                                 0.026     0.023      0.969 r
  n2868 (net)                    1        0.001               0.000      0.969 r
  product5_reg_12_/D (DFD1)                         0.026     0.000      0.969 r
  data arrival time                                                      0.969

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_12_/CP (DFD1)                                  0.000      1.000 r
  library setup time                                         -0.030      0.970
  data required time                                                     0.970
  -------------------------------------------------------------------------------
  data required time                                                     0.970
  data arrival time                                                     -0.969
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2563/ZN (OAI22D1)                                0.118     0.062      0.409 r
  n1351 (net)                    1        0.003               0.000      0.409 r
  U2566/S (HA1D1)                                   0.029     0.090      0.498 f
  n1360 (net)                    2        0.002               0.000      0.498 f
  U1444/ZN (CKND2D0)                                0.056     0.039      0.538 r
  n1930 (net)                    2        0.002               0.000      0.538 r
  U249/ZN (INVD0)                                   0.026     0.029      0.567 f
  n1361 (net)                    1        0.001               0.000      0.567 f
  U531/ZN (AOI21D1)                                 0.066     0.056      0.623 r
  n1971 (net)                    2        0.002               0.000      0.623 r
  U2571/ZN (OAI21D1)                                0.052     0.048      0.671 f
  n2020 (net)                    2        0.003               0.000      0.671 f
  U2581/ZN (AOI21D2)                                0.062     0.046      0.717 r
  n2101 (net)                    2        0.003               0.000      0.717 r
  U395/ZN (OAI21D2)                                 0.040     0.036      0.753 f
  n2143 (net)                    2        0.003               0.000      0.753 f
  U1878/ZN (ND2D2)                                  0.030     0.028      0.781 r
  n170 (net)                     1        0.004               0.000      0.781 r
  U625/ZN (ND2D4)                                   0.031     0.028      0.809 f
  n2259 (net)                    6        0.008               0.000      0.809 f
  U624/ZN (INVD1)                                   0.026     0.024      0.834 r
  n1633 (net)                    1        0.002               0.000      0.834 r
  U1995/ZN (CKND2)                                  0.014     0.016      0.850 f
  n309 (net)                     1        0.002               0.000      0.850 f
  U1994/ZN (ND2D2)                                  0.021     0.018      0.868 r
  n308 (net)                     2        0.002               0.000      0.868 r
  U1992/ZN (IND2D2)                                 0.025     0.037      0.906 r
  n302 (net)                     1        0.002               0.000      0.906 r
  U1991/ZN (ND3D2)                                  0.029     0.034      0.939 f
  n1437 (net)                    1        0.001               0.000      0.939 f
  U1653/ZN (INVD0)                                  0.031     0.028      0.967 r
  n2883 (net)                    1        0.001               0.000      0.967 r
  product3_reg_13_/D (DFQD1)                        0.031     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[60] (input port clocked by clk)
  Endpoint: product7_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[60] (in)                                        0.017     0.003      0.203 r
  a[60] (net)                    2        0.005               0.000      0.203 r
  U2606/ZN (XNR2D4)                                 0.073     0.123      0.326 r
  n1580 (net)                   12        0.025               0.000      0.326 r
  U1841/ZN (CKND2D8)                                0.040     0.040      0.366 f
  n109 (net)                    10        0.014               0.000      0.366 f
  U1837/ZN (OAI22D2)                                0.087     0.046      0.413 r
  n1566 (net)                    2        0.004               0.000      0.413 r
  U1965/Z (XOR3D2)                                  0.042     0.169      0.581 f
  n1558 (net)                    1        0.002               0.000      0.581 f
  U1775/S (FA1D4)                                   0.046     0.107      0.688 f
  n1569 (net)                    2        0.006               0.000      0.688 f
  U1410/ZN (ND2D2)                                  0.031     0.031      0.720 r
  n1619 (net)                    4        0.004               0.000      0.720 r
  U1319/ZN (ND2D1)                                  0.025     0.027      0.747 f
  n270 (net)                     1        0.001               0.000      0.747 f
  U373/ZN (ND3D1)                                   0.030     0.026      0.773 r
  n271 (net)                     1        0.001               0.000      0.773 r
  U165/ZN (CKND2D1)                                 0.025     0.025      0.798 f
  n1587 (net)                    1        0.001               0.000      0.798 f
  U162/ZN (AOI21D1)                                 0.062     0.054      0.852 r
  n253 (net)                     1        0.002               0.000      0.852 r
  U1948/Z (CKXOR2D1)                                0.038     0.092      0.944 f
  n252 (net)                     1        0.002               0.000      0.944 f
  U1947/ZN (NR2XD1)                                 0.026     0.024      0.968 r
  n2848 (net)                    1        0.001               0.000      0.968 r
  product7_reg_13_/D (DFQD1)                        0.026     0.000      0.968 r
  data arrival time                                                      0.968

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.968
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[62] (input port clocked by clk)
  Endpoint: product7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[62] (in)                                        0.017     0.003      0.203 r
  a[62] (net)                    2        0.005               0.000      0.203 r
  U1955/ZN (XNR2D4)                                 0.050     0.117      0.320 f
  n264 (net)                     8        0.011               0.000      0.320 f
  U544/ZN (ND2D2)                                   0.041     0.038      0.358 r
  n181 (net)                     5        0.007               0.000      0.358 r
  U543/Z (BUFFD2)                                   0.026     0.044      0.401 r
  n125 (net)                     4        0.004               0.000      0.401 r
  U1894/ZN (OAI22D1)                                0.041     0.031      0.432 f
  n1590 (net)                    1        0.001               0.000      0.432 f
  U2670/CO (FA1D0)                                  0.040     0.169      0.601 f
  n1593 (net)                    2        0.002               0.000      0.601 f
  U1382/Z (OR2D0)                                   0.049     0.088      0.688 f
  n1658 (net)                    3        0.003               0.000      0.688 f
  U2686/ZN (AOI21D1)                                0.054     0.045      0.733 r
  n1660 (net)                    1        0.001               0.000      0.733 r
  U2009/ZN (OAI21D1)                                0.036     0.041      0.774 f
  n330 (net)                     1        0.001               0.000      0.774 f
  U164/ZN (AOI21D1)                                 0.054     0.052      0.827 r
  n329 (net)                     1        0.001               0.000      0.827 r
  U160/ZN (ND2D1)                                   0.042     0.042      0.869 f
  n240 (net)                     2        0.003               0.000      0.869 f
  U1935/ZN (XNR2D1)                                 0.036     0.076      0.945 f
  n1667 (net)                    1        0.002               0.000      0.945 f
  U2687/ZN (NR2XD1)                                 0.026     0.023      0.968 r
  n2849 (net)                    1        0.001               0.000      0.968 r
  product7_reg_14_/D (DFQD1)                        0.026     0.000      0.968 r
  data arrival time                                                      0.968

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.968
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[16] (input port clocked by clk)
  Endpoint: product2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[16] (in)                                        0.015     0.001      0.201 f
  a[16] (net)                    1        0.002               0.000      0.201 f
  U520/ZN (CKND2)                                   0.046     0.030      0.231 r
  n1682 (net)                   10        0.010               0.000      0.231 r
  U228/ZN (CKND2D1)                                 0.095     0.071      0.302 f
  n1188 (net)                    9        0.008               0.000      0.302 f
  U746/ZN (OAI22D1)                                 0.116     0.090      0.392 r
  n1176 (net)                    3        0.003               0.000      0.392 r
  U2493/ZN (INVD0)                                  0.036     0.035      0.427 f
  n1163 (net)                    1        0.001               0.000      0.427 f
  U2494/ZN (IND2D0)                                 0.032     0.028      0.455 r
  n1164 (net)                    1        0.001               0.000      0.455 r
  U1344/ZN (CKND2D0)                                0.043     0.032      0.487 f
  n1166 (net)                    1        0.001               0.000      0.487 f
  U1343/ZN (CKND2D0)                                0.068     0.051      0.537 r
  n1182 (net)                    1        0.002               0.000      0.537 r
  U420/S (FA1D1)                                    0.050     0.153      0.690 r
  n1225 (net)                    2        0.004               0.000      0.690 r
  U1828/ZN (NR2XD1)                                 0.038     0.034      0.725 f
  n2191 (net)                    3        0.004               0.000      0.725 f
  U1827/ZN (NR2D2)                                  0.040     0.039      0.763 r
  n197 (net)                     1        0.002               0.000      0.763 r
  U1905/ZN (ND2D2)                                  0.035     0.034      0.797 f
  n196 (net)                     1        0.004               0.000      0.797 f
  U563/ZN (ND2D4)                                   0.030     0.027      0.824 r
  n162 (net)                     7        0.009               0.000      0.824 r
  U1876/ZN (CKND2D2)                                0.021     0.019      0.842 f
  n283 (net)                     1        0.001               0.000      0.842 f
  U696/ZN (ND2D1)                                   0.029     0.022      0.864 r
  n87 (net)                      1        0.002               0.000      0.864 r
  U618/ZN (XNR2D1)                                  0.033     0.069      0.933 f
  n282 (net)                     1        0.001               0.000      0.933 f
  U359/ZN (NR2XD0)                                  0.039     0.031      0.964 r
  n2872 (net)                    1        0.001               0.000      0.964 r
  product2_reg_10_/D (DFQD1)                        0.039     0.000      0.964 r
  data arrival time                                                      0.964

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.964
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: product0_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[1] (in)                                         0.015     0.002      0.202 r
  b[1] (net)                     4        0.003               0.000      0.202 r
  U1163/ZN (XNR2D0)                                 0.066     0.116      0.318 r
  n541 (net)                     2        0.003               0.000      0.318 r
  U1872/ZN (NR2XD1)                                 0.029     0.036      0.354 f
  n159 (net)                     1        0.002               0.000      0.354 f
  U1871/ZN (CKND2)                                  0.018     0.018      0.372 r
  n158 (net)                     1        0.002               0.000      0.372 r
  U1870/ZN (ND2D2)                                  0.023     0.023      0.395 f
  n559 (net)                     1        0.002               0.000      0.395 f
  U2218/CO (FA1D1)                                  0.035     0.139      0.534 f
  n570 (net)                     1        0.002               0.000      0.534 f
  U2225/S (FA1D1)                                   0.036     0.144      0.678 f
  n621 (net)                     2        0.003               0.000      0.678 f
  U2035/ZN (NR2XD1)                                 0.051     0.039      0.716 r
  n2211 (net)                    3        0.004               0.000      0.716 r
  U1867/ZN (NR2XD1)                                 0.025     0.026      0.742 f
  n155 (net)                     1        0.002               0.000      0.742 f
  U1866/ZN (NR2XD1)                                 0.043     0.031      0.773 r
  n153 (net)                     1        0.003               0.000      0.773 r
  U609/ZN (ND2D3)                                   0.037     0.037      0.810 f
  n2268 (net)                    6        0.008               0.000      0.810 f
  U2040/ZN (AOI21D1)                                0.062     0.041      0.852 r
  n356 (net)                     1        0.002               0.000      0.852 r
  U2039/Z (CKXOR2D1)                                0.038     0.092      0.944 f
  n355 (net)                     1        0.002               0.000      0.944 f
  U2038/ZN (NR2XD1)                                 0.026     0.024      0.968 r
  n2842 (net)                    1        0.001               0.000      0.968 r
  product0_reg_11_/D (DFQD1)                        0.026     0.000      0.968 r
  data arrival time                                                      0.968

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.968
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: a[38] (input port clocked by clk)
  Endpoint: product4_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[38] (in)                                        0.017     0.003      0.203 r
  a[38] (net)                    2        0.005               0.000      0.203 r
  U2133/ZN (XNR2D4)                                 0.056     0.122      0.325 f
  n941 (net)                    14        0.015               0.000      0.325 f
  U1901/ZN (INVD1)                                  0.031     0.031      0.356 r
  n186 (net)                     1        0.002               0.000      0.356 r
  U1899/ZN (ND2D2)                                  0.017     0.020      0.376 f
  n187 (net)                     1        0.001               0.000      0.376 f
  U215/ZN (ND2D1)                                   0.034     0.026      0.401 r
  n474 (net)                     1        0.002               0.000      0.401 r
  U2180/S (FA1D1)                                   0.033     0.141      0.542 f
  n481 (net)                     1        0.002               0.000      0.542 f
  U192/CO (FA1D1)                                   0.054     0.143      0.685 f
  n484 (net)                     2        0.006               0.000      0.685 f
  U1920/ZN (NR2XD2)                                 0.040     0.042      0.727 r
  n490 (net)                     3        0.005               0.000      0.727 r
  U641/ZN (OAI21D2)                                 0.044     0.035      0.762 f
  n1104 (net)                    3        0.004               0.000      0.762 f
  U390/ZN (CKND2)                                   0.021     0.022      0.784 r
  n1118 (net)                    2        0.002               0.000      0.784 r
  U2460/ZN (OAI21D1)                                0.032     0.024      0.807 f
  n1106 (net)                    1        0.001               0.000      0.807 f
  U1709/ZN (AOI21D1)                                0.062     0.056      0.863 r
  n1110 (net)                    1        0.002               0.000      0.863 r
  U1804/ZN (XNR2D1)                                 0.036     0.081      0.944 f
  n88 (net)                      1        0.002               0.000      0.944 f
  U1803/ZN (NR2XD1)                                 0.026     0.023      0.967 r
  n369 (net)                     1        0.001               0.000      0.967 r
  product4_reg_12_/D (DFQD1)                        0.026     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_21_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_20_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_20_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_19_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_19_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_18_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_18_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_17_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_17_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/CO (FA1D0)                                  0.037     0.092      0.856 f
  n2037 (net)                    1        0.001               0.000      0.856 f
  U2807/ZN (INVD1)                                  0.053     0.041      0.896 r
  N164 (net)                     6        0.005               0.000      0.896 r
  psum_0_1_reg_16_/D (EDFQD1)                       0.053     0.000      0.896 r
  data arrival time                                                      0.896

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_16_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.896
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: b[32] (input port clocked by clk)
  Endpoint: product4_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[32] (in)                                        0.022     0.006      0.206 r
  b[32] (net)                   12        0.010               0.000      0.206 r
  U1745/Z (CKXOR2D0)                                0.044     0.114      0.320 r
  n67 (net)                      1        0.001               0.000      0.320 r
  U1764/ZN (ND2D1)                                  0.028     0.028      0.349 f
  n191 (net)                     1        0.001               0.000      0.349 f
  U216/ZN (OAI22D1)                                 0.107     0.055      0.404 r
  n397 (net)                     3        0.003               0.000      0.404 r
  U1908/Z (XOR3D2)                                  0.042     0.189      0.593 f
  n398 (net)                     1        0.002               0.000      0.593 f
  U2148/S (FA1D1)                                   0.038     0.092      0.685 f
  n412 (net)                     2        0.003               0.000      0.685 f
  U2156/ZN (NR2D1)                                  0.074     0.053      0.738 r
  n2182 (net)                    3        0.003               0.000      0.738 r
  U2157/ZN (NR2D1)                                  0.029     0.030      0.769 f
  n454 (net)                     1        0.002               0.000      0.769 f
  U2174/ZN (ND2D2)                                  0.029     0.024      0.792 r
  n455 (net)                     1        0.004               0.000      0.792 r
  U1906/ZN (CKND2D4)                                0.032     0.028      0.820 f
  n2291 (net)                    7        0.009               0.000      0.820 f
  U608/ZN (AOI21D2)                                 0.049     0.034      0.854 r
  n504 (net)                     1        0.002               0.000      0.854 r
  U1702/ZN (XNR2D1)                                 0.034     0.075      0.929 f
  n36 (net)                      1        0.001               0.000      0.929 f
  U1701/ZN (NR2D1)                                  0.042     0.034      0.963 r
  n38 (net)                      1        0.001               0.000      0.963 r
  product4_reg_11_/D (DFQD1)                        0.042     0.000      0.963 r
  data arrival time                                                      0.963

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.963
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: a[30] (input port clocked by clk)
  Endpoint: product3_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[30] (in)                                        0.017     0.003      0.203 r
  a[30] (net)                    2        0.005               0.000      0.203 r
  U2529/ZN (XNR2D4)                                 0.048     0.105      0.308 r
  n1383 (net)                    6        0.011               0.000      0.308 r
  U348/ZN (ND2D3)                                   0.042     0.038      0.346 f
  n1326 (net)                    5        0.009               0.000      0.346 f
  U1304/Z (CKBD1)                                   0.039     0.054      0.400 f
  n1636 (net)                    5        0.005               0.000      0.400 f
  U204/ZN (OAI22D1)                                 0.081     0.043      0.443 r
  n1431 (net)                    1        0.001               0.000      0.443 r
  U2596/S (FA1D0)                                   0.057     0.179      0.623 r
  n1424 (net)                    2        0.002               0.000      0.623 r
  U268/Z (OR2D1)                                    0.045     0.070      0.692 r
  n8 (net)                       4        0.004               0.000      0.692 r
  U834/ZN (ND2D1)                                   0.037     0.035      0.728 f
  n1627 (net)                    2        0.002               0.000      0.728 f
  U2676/ZN (NR2D1)                                  0.060     0.045      0.773 r
  n1630 (net)                    2        0.002               0.000      0.773 r
  U668/ZN (ND2D1)                                   0.029     0.034      0.807 f
  n1634 (net)                    1        0.001               0.000      0.807 f
  U366/ZN (INVD1)                                   0.026     0.024      0.831 r
  n85 (net)                      1        0.002               0.000      0.831 r
  U1802/ZN (ND2D2)                                  0.021     0.021      0.852 f
  n84 (net)                      1        0.002               0.000      0.852 f
  U1801/ZN (ND2D2)                                  0.026     0.019      0.871 r
  n2282 (net)                    2        0.003               0.000      0.871 r
  U2680/ZN (XNR2D1)                                 0.036     0.072      0.943 f
  n1639 (net)                    1        0.002               0.000      0.943 f
  U2681/ZN (NR2XD1)                                 0.026     0.023      0.967 r
  n2875 (net)                    1        0.001               0.000      0.967 r
  product3_reg_14_/D (DFQD1)                        0.026     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: psum_1_1_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  psum_1_1_reg_5_/CP (EDFQD1)                       0.000     0.000      0.000 r
  psum_1_1_reg_5_/Q (EDFQD1)                        0.021     0.129      0.129 f
  psum_1_1[5] (net)              2        0.001               0.000      0.129 f
  U838/ZN (NR2D0)                                   0.109     0.073      0.202 r
  n1848 (net)                    3        0.002               0.000      0.202 r
  U842/ZN (OAI21D0)                                 0.064     0.063      0.264 f
  n1726 (net)                    2        0.002               0.000      0.264 f
  U2711/ZN (AOI21D1)                                0.051     0.046      0.311 r
  n1696 (net)                    1        0.001               0.000      0.311 r
  U246/ZN (OAI21D0)                                 0.084     0.073      0.384 f
  n1742 (net)                    2        0.003               0.000      0.384 f
  U712/ZN (AOI21D2)                                 0.070     0.057      0.441 r
  n1864 (net)                    2        0.004               0.000      0.441 r
  U711/ZN (OAI21D2)                                 0.064     0.047      0.488 f
  n1840 (net)                    2        0.006               0.000      0.488 f
  U710/ZN (AOI21D4)                                 0.048     0.039      0.526 r
  n1892 (net)                    2        0.003               0.000      0.526 r
  U2784/ZN (OAI21D1)                                0.053     0.039      0.565 f
  n1898 (net)                    2        0.003               0.000      0.565 f
  U2785/ZN (AOI21D1)                                0.082     0.056      0.621 r
  n1936 (net)                    2        0.003               0.000      0.621 r
  U567/ZN (OAI21D1)                                 0.041     0.037      0.658 f
  n2011 (net)                    1        0.001               0.000      0.658 f
  U2798/CO (FA1D0)                                  0.037     0.090      0.748 f
  n2117 (net)                    1        0.001               0.000      0.748 f
  U2842/CO (FA1D0)                                  0.042     0.094      0.841 f
  n2119 (net)                    1        0.002               0.000      0.841 f
  U2843/Z (CKXOR2D1)                                0.028     0.070      0.911 r
  n2120 (net)                    1        0.001               0.000      0.911 r
  U1470/Z (CKAN2D1)                                 0.033     0.054      0.965 r
  N286 (net)                     1        0.001               0.000      0.965 r
  out_reg_21_/D (DFQD1)                             0.033     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  out_reg_21_/CP (DFQD1)                                      0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: a[42] (input port clocked by clk)
  Endpoint: product5_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[42] (in)                                        0.017     0.003      0.203 r
  a[42] (net)                    2        0.005               0.000      0.203 r
  U2407/ZN (XNR2D4)                                 0.039     0.097      0.300 r
  n1025 (net)                    5        0.006               0.000      0.300 r
  U2408/ZN (CKND2D2)                                0.032     0.030      0.330 f
  n1027 (net)                    4        0.004               0.000      0.330 f
  U2410/ZN (OAI22D1)                                0.097     0.051      0.381 r
  n957 (net)                     1        0.002               0.000      0.381 r
  U2416/S (FA1D1)                                   0.033     0.164      0.545 f
  n963 (net)                     1        0.002               0.000      0.545 f
  U2418/S (FA1D1)                                   0.034     0.141      0.686 f
  n1063 (net)                    2        0.002               0.000      0.686 f
  U169/Z (OR2XD1)                                   0.039     0.069      0.755 f
  n64 (net)                      3        0.004               0.000      0.755 f
  U168/ZN (ND2D1)                                   0.052     0.039      0.795 r
  n1457 (net)                    3        0.004               0.000      0.795 r
  U2032/ZN (CKND2)                                  0.022     0.024      0.819 f
  n1291 (net)                    2        0.003               0.000      0.819 f
  U1973/ZN (AOI21D1)                                0.062     0.043      0.862 r
  n285 (net)                     1        0.002               0.000      0.862 r
  U1773/ZN (XNR2D1)                                 0.036     0.081      0.943 f
  n284 (net)                     1        0.002               0.000      0.943 f
  U1972/ZN (NR2XD1)                                 0.026     0.023      0.966 r
  n2867 (net)                    1        0.001               0.000      0.966 r
  product5_reg_11_/D (DFQD1)                        0.026     0.000      0.966 r
  data arrival time                                                      0.966

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.966
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U667/ZN (OAI22D1)                                 0.099     0.054      0.408 r
  n809 (net)                     1        0.002               0.000      0.408 r
  U2352/S (FA1D0)                                   0.049     0.183      0.591 f
  n856 (net)                     1        0.002               0.000      0.591 f
  U2370/S (FA1D1)                                   0.043     0.099      0.689 r
  n907 (net)                     2        0.003               0.000      0.689 r
  U1807/ZN (NR2XD1)                                 0.037     0.032      0.722 f
  n2175 (net)                    3        0.004               0.000      0.722 f
  U776/ZN (NR2D1)                                   0.057     0.047      0.769 r
  n903 (net)                     1        0.002               0.000      0.769 r
  U1795/ZN (ND2D2)                                  0.040     0.038      0.807 f
  n909 (net)                     3        0.005               0.000      0.807 f
  U570/ZN (ND2D2)                                   0.021     0.022      0.829 r
  n2286 (net)                    1        0.002               0.000      0.829 r
  U593/ZN (ND2D2)                                   0.023     0.021      0.850 f
  n279 (net)                     1        0.002               0.000      0.850 f
  U534/ZN (ND2D2)                                   0.024     0.022      0.872 r
  n2227 (net)                    2        0.003               0.000      0.872 r
  U1969/ZN (XNR2D1)                                 0.036     0.072      0.944 f
  n1283 (net)                    1        0.002               0.000      0.944 f
  U2525/ZN (NR2XD1)                                 0.026     0.023      0.967 r
  n2877 (net)                    1        0.001               0.000      0.967 r
  product1_reg_14_/D (DFD1)                         0.026     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_14_/CP (DFD1)                                  0.000      1.000 r
  library setup time                                         -0.030      0.970
  data required time                                                     0.970
  -------------------------------------------------------------------------------
  data required time                                                     0.970
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: product0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.017     0.003      0.203 r
  a[6] (net)                     2        0.005               0.000      0.203 r
  U1874/ZN (XNR2D4)                                 0.051     0.107      0.310 r
  n530 (net)                     8        0.013               0.000      0.310 r
  U1860/ZN (CKND2D3)                                0.032     0.032      0.342 f
  n514 (net)                     4        0.005               0.000      0.342 f
  U237/ZN (OAI22D1)                                 0.118     0.062      0.404 r
  n556 (net)                     1        0.003               0.000      0.404 r
  U2217/CO (HA1D1)                                  0.027     0.066      0.470 r
  n546 (net)                     1        0.001               0.000      0.470 r
  U1254/S (FA1D0)                                   0.057     0.113      0.583 r
  n568 (net)                     1        0.002               0.000      0.583 r
  U2225/S (FA1D1)                                   0.043     0.101      0.684 r
  n621 (net)                     2        0.003               0.000      0.684 r
  U2035/ZN (NR2XD1)                                 0.036     0.032      0.716 f
  n2211 (net)                    3        0.004               0.000      0.716 f
  U1869/ZN (NR2XD1)                                 0.035     0.030      0.746 r
  n157 (net)                     1        0.002               0.000      0.746 r
  U1868/ZN (ND2D2)                                  0.035     0.030      0.776 f
  n156 (net)                     1        0.003               0.000      0.776 f
  U609/ZN (ND2D3)                                   0.035     0.029      0.805 r
  n2268 (net)                    6        0.008               0.000      0.805 r
  U1763/ZN (INVD1)                                  0.020     0.022      0.827 f
  n148 (net)                     1        0.002               0.000      0.827 f
  U671/ZN (OAI21D2)                                 0.054     0.038      0.865 r
  n2242 (net)                    2        0.003               0.000      0.865 r
  U1855/ZN (XNR2D1)                                 0.036     0.079      0.944 f
  n145 (net)                     1        0.002               0.000      0.944 f
  U1854/ZN (NR2XD1)                                 0.026     0.023      0.967 r
  n2844 (net)                    1        0.001               0.000      0.967 r
  product0_reg_14_/D (DFD1)                         0.026     0.000      0.967 r
  data arrival time                                                      0.967

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_14_/CP (DFD1)                                  0.000      1.000 r
  library setup time                                         -0.030      0.970
  data required time                                                     0.970
  -------------------------------------------------------------------------------
  data required time                                                     0.970
  data arrival time                                                     -0.967
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: product0_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[1] (in)                                         0.015     0.002      0.202 r
  b[1] (net)                     4        0.003               0.000      0.202 r
  U1163/ZN (XNR2D0)                                 0.066     0.116      0.318 r
  n541 (net)                     2        0.003               0.000      0.318 r
  U1872/ZN (NR2XD1)                                 0.029     0.036      0.354 f
  n159 (net)                     1        0.002               0.000      0.354 f
  U1871/ZN (CKND2)                                  0.018     0.018      0.372 r
  n158 (net)                     1        0.002               0.000      0.372 r
  U1870/ZN (ND2D2)                                  0.023     0.023      0.395 f
  n559 (net)                     1        0.002               0.000      0.395 f
  U2218/CO (FA1D1)                                  0.035     0.139      0.534 f
  n570 (net)                     1        0.002               0.000      0.534 f
  U2225/S (FA1D1)                                   0.036     0.144      0.678 f
  n621 (net)                     2        0.003               0.000      0.678 f
  U2035/ZN (NR2XD1)                                 0.051     0.039      0.716 r
  n2211 (net)                    3        0.004               0.000      0.716 r
  U1867/ZN (NR2XD1)                                 0.025     0.026      0.742 f
  n155 (net)                     1        0.002               0.000      0.742 f
  U1866/ZN (NR2XD1)                                 0.043     0.031      0.773 r
  n153 (net)                     1        0.003               0.000      0.773 r
  U609/ZN (ND2D3)                                   0.037     0.037      0.810 f
  n2268 (net)                    6        0.008               0.000      0.810 f
  U1478/ZN (XNR2D0)                                 0.032     0.099      0.909 r
  n2270 (net)                    1        0.001               0.000      0.909 r
  U1477/Z (CKAN2D1)                                 0.033     0.055      0.964 r
  n2841 (net)                    1        0.001               0.000      0.964 r
  product0_reg_9_/D (DFQD1)                         0.033     0.000      0.964 r
  data arrival time                                                      0.964

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.964
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: a[60] (input port clocked by clk)
  Endpoint: product7_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[60] (in)                                        0.017     0.003      0.203 r
  a[60] (net)                    2        0.005               0.000      0.203 r
  U2606/ZN (XNR2D4)                                 0.073     0.123      0.326 r
  n1580 (net)                   12        0.025               0.000      0.326 r
  U1841/ZN (CKND2D8)                                0.040     0.040      0.366 f
  n109 (net)                    10        0.014               0.000      0.366 f
  U1835/ZN (OAI22D2)                                0.071     0.038      0.404 r
  n1522 (net)                    1        0.002               0.000      0.404 r
  U2654/CO (FA1D1)                                  0.038     0.132      0.536 r
  n1557 (net)                    1        0.002               0.000      0.536 r
  U2664/S (FA1D1)                                   0.036     0.145      0.681 f
  n1534 (net)                    2        0.003               0.000      0.681 f
  U2656/ZN (ND2D1)                                  0.032     0.028      0.710 r
  n2159 (net)                    2        0.002               0.000      0.710 r
  U175/ZN (OAI21D1)                                 0.039     0.040      0.750 f
  n1535 (net)                    1        0.002               0.000      0.750 f
  U406/ZN (CKND2)                                   0.028     0.026      0.776 r
  n320 (net)                     1        0.005               0.000      0.776 r
  U2001/ZN (ND2D4)                                  0.035     0.033      0.809 f
  n2246 (net)                    6        0.010               0.000      0.809 f
  U1130/ZN (AOI21D1)                                0.062     0.041      0.850 r
  n300 (net)                     1        0.002               0.000      0.850 r
  U1989/Z (CKXOR2D1)                                0.038     0.092      0.942 f
  n299 (net)                     1        0.002               0.000      0.942 f
  U1988/ZN (NR2XD1)                                 0.026     0.024      0.966 r
  n2846 (net)                    1        0.001               0.000      0.966 r
  product7_reg_11_/D (DFQD1)                        0.026     0.000      0.966 r
  data arrival time                                                      0.966

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.966
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: product1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.017     0.003      0.203 r
  a[12] (net)                    2        0.005               0.000      0.203 r
  U2327/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n885 (net)                    11        0.016               0.000      0.315 r
  U1918/ZN (ND2D4)                                  0.039     0.038      0.353 f
  n852 (net)                     9        0.010               0.000      0.353 f
  U656/ZN (OAI22D1)                                 0.092     0.050      0.402 r
  n888 (net)                     1        0.002               0.000      0.402 r
  U2382/S (HA1D0)                                   0.037     0.100      0.503 r
  n898 (net)                     1        0.001               0.000      0.503 r
  U194/S (FA1D0)                                    0.056     0.115      0.618 r
  n893 (net)                     2        0.002               0.000      0.618 r
  U2384/Z (OR2D1)                                   0.037     0.061      0.678 r
  n1997 (net)                    2        0.003               0.000      0.678 r
  U2387/ZN (AOI21D2)                                0.039     0.033      0.711 f
  n2089 (net)                    2        0.003               0.000      0.711 f
  U1796/ZN (OAI21D2)                                0.056     0.044      0.755 r
  n2135 (net)                    2        0.003               0.000      0.755 r
  U1092/ZN (INVD0)                                  0.032     0.035      0.790 f
  n2174 (net)                    2        0.002               0.000      0.790 f
  U2860/ZN (OAI21D1)                                0.055     0.041      0.831 r
  n2179 (net)                    1        0.002               0.000      0.831 r
  U2861/ZN (XNR2D1)                                 0.032     0.088      0.919 r
  n2180 (net)                    1        0.001               0.000      0.919 r
  U2862/Z (AN2XD1)                                  0.030     0.046      0.965 r
  N311 (net)                     1        0.001               0.000      0.965 r
  product1_reg_8_/D (DFQD1)                         0.030     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_21_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_20_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_20_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_19_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_19_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_18_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_18_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_17_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_17_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/CO (FA1D0)                                  0.037     0.088      0.854 f
  n2067 (net)                    1        0.001               0.000      0.854 f
  U2839/ZN (INVD1)                                  0.053     0.041      0.895 r
  N147 (net)                     6        0.005               0.000      0.895 r
  psum_0_0_reg_16_/D (EDFQD1)                       0.053     0.000      0.895 r
  data arrival time                                                      0.895

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_16_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.895
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: b[32] (input port clocked by clk)
  Endpoint: product4_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[32] (in)                                        0.022     0.006      0.206 r
  b[32] (net)                   12        0.010               0.000      0.206 r
  U1745/Z (CKXOR2D0)                                0.044     0.114      0.320 r
  n67 (net)                      1        0.001               0.000      0.320 r
  U1764/ZN (ND2D1)                                  0.028     0.028      0.349 f
  n191 (net)                     1        0.001               0.000      0.349 f
  U216/ZN (OAI22D1)                                 0.107     0.055      0.404 r
  n397 (net)                     3        0.003               0.000      0.404 r
  U1908/Z (XOR3D2)                                  0.042     0.189      0.593 f
  n398 (net)                     1        0.002               0.000      0.593 f
  U2148/S (FA1D1)                                   0.046     0.098      0.692 r
  n412 (net)                     2        0.003               0.000      0.692 r
  U1808/ZN (ND2D2)                                  0.031     0.029      0.721 f
  n2181 (net)                    3        0.003               0.000      0.721 f
  U2154/ZN (OAI21D1)                                0.061     0.049      0.769 r
  n410 (net)                     1        0.002               0.000      0.769 r
  U2155/ZN (CKND2)                                  0.026     0.028      0.798 f
  n456 (net)                     1        0.004               0.000      0.798 f
  U1906/ZN (CKND2D4)                                0.040     0.033      0.830 r
  n2291 (net)                    7        0.009               0.000      0.830 r
  U1476/ZN (XNR2D0)                                 0.032     0.078      0.909 r
  n2292 (net)                    1        0.001               0.000      0.909 r
  U1475/Z (CKAN2D1)                                 0.033     0.055      0.963 r
  n2858 (net)                    1        0.001               0.000      0.963 r
  product4_reg_9_/D (DFQD1)                         0.033     0.000      0.963 r
  data arrival time                                                      0.963

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.963
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: a[42] (input port clocked by clk)
  Endpoint: product5_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[42] (in)                                        0.017     0.003      0.203 r
  a[42] (net)                    2        0.005               0.000      0.203 r
  U2407/ZN (XNR2D4)                                 0.039     0.097      0.300 r
  n1025 (net)                    5        0.006               0.000      0.300 r
  U2408/ZN (CKND2D2)                                0.032     0.030      0.330 f
  n1027 (net)                    4        0.004               0.000      0.330 f
  U2410/ZN (OAI22D1)                                0.097     0.051      0.381 r
  n957 (net)                     1        0.002               0.000      0.381 r
  U2416/S (FA1D1)                                   0.033     0.164      0.545 f
  n963 (net)                     1        0.002               0.000      0.545 f
  U2418/S (FA1D1)                                   0.039     0.138      0.683 r
  n1063 (net)                    2        0.002               0.000      0.683 r
  U957/ZN (ND2D1)                                   0.054     0.044      0.728 f
  n2254 (net)                    3        0.004               0.000      0.728 f
  U536/ZN (OAI21D2)                                 0.084     0.066      0.794 r
  n1290 (net)                    4        0.007               0.000      0.794 r
  U2021/ZN (ND2D2)                                  0.032     0.031      0.825 f
  n343 (net)                     1        0.002               0.000      0.825 f
  U2017/ZN (CKND2D2)                                0.027     0.024      0.849 r
  n1286 (net)                    1        0.002               0.000      0.849 r
  U1928/ZN (AOI21D2)                                0.027     0.021      0.869 f
  n232 (net)                     1        0.002               0.000      0.869 f
  U1782/ZN (XNR2D1)                                 0.036     0.072      0.942 f
  n231 (net)                     1        0.002               0.000      0.942 f
  U1927/ZN (NR2XD1)                                 0.026     0.023      0.965 r
  n2869 (net)                    1        0.001               0.000      0.965 r
  product5_reg_13_/D (DFQD1)                        0.026     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: b[32] (input port clocked by clk)
  Endpoint: product4_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[32] (in)                                        0.022     0.006      0.206 r
  b[32] (net)                   12        0.010               0.000      0.206 r
  U1745/Z (CKXOR2D0)                                0.044     0.114      0.320 r
  n67 (net)                      1        0.001               0.000      0.320 r
  U1764/ZN (ND2D1)                                  0.028     0.028      0.349 f
  n191 (net)                     1        0.001               0.000      0.349 f
  U216/ZN (OAI22D1)                                 0.107     0.055      0.404 r
  n397 (net)                     3        0.003               0.000      0.404 r
  U1908/Z (XOR3D2)                                  0.042     0.189      0.593 f
  n398 (net)                     1        0.002               0.000      0.593 f
  U2148/S (FA1D1)                                   0.038     0.092      0.685 f
  n412 (net)                     2        0.003               0.000      0.685 f
  U2156/ZN (NR2D1)                                  0.074     0.053      0.738 r
  n2182 (net)                    3        0.003               0.000      0.738 r
  U2157/ZN (NR2D1)                                  0.029     0.030      0.769 f
  n454 (net)                     1        0.002               0.000      0.769 f
  U2174/ZN (ND2D2)                                  0.029     0.024      0.792 r
  n455 (net)                     1        0.004               0.000      0.792 r
  U1906/ZN (CKND2D4)                                0.032     0.028      0.820 f
  n2291 (net)                    7        0.009               0.000      0.820 f
  U1708/ZN (AOI21D1)                                0.062     0.040      0.861 r
  n487 (net)                     1        0.002               0.000      0.861 r
  U1798/ZN (XNR2D1)                                 0.036     0.081      0.942 f
  n83 (net)                      1        0.002               0.000      0.942 f
  U1797/ZN (NR2XD1)                                 0.026     0.023      0.965 r
  n368 (net)                     1        0.001               0.000      0.965 r
  product4_reg_10_/D (DFQD1)                        0.026     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: psum_0_3_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_1_1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  psum_0_3_reg_5_/CP (EDFQD1)                       0.000     0.000      0.000 r
  psum_0_3_reg_5_/Q (EDFQD1)                        0.021     0.129      0.129 f
  psum_0_3[5] (net)              2        0.001               0.000      0.129 f
  U1012/ZN (NR2D0)                                  0.109     0.073      0.202 r
  n2793 (net)                    3        0.002               0.000      0.202 r
  U867/ZN (OAI21D0)                                 0.064     0.063      0.264 f
  n2779 (net)                    2        0.002               0.000      0.264 f
  U2922/ZN (AOI21D1)                                0.051     0.046      0.311 r
  n2343 (net)                    1        0.001               0.000      0.311 r
  U253/ZN (OAI21D0)                                 0.063     0.060      0.371 f
  n2730 (net)                    2        0.002               0.000      0.371 f
  U2928/ZN (AOI21D1)                                0.080     0.057      0.428 r
  n2729 (net)                    2        0.003               0.000      0.428 r
  U2929/ZN (OAI21D1)                                0.053     0.046      0.475 f
  n2724 (net)                    2        0.003               0.000      0.475 f
  U2930/ZN (AOI21D1)                                0.080     0.055      0.530 r
  n2720 (net)                    2        0.003               0.000      0.530 r
  U640/ZN (OAI21D1)                                 0.054     0.047      0.577 f
  n2715 (net)                    2        0.003               0.000      0.577 f
  U2932/Z (AO21D1)                                  0.025     0.061      0.638 f
  n2708 (net)                    1        0.001               0.000      0.638 f
  U3038/CO (FA1D0)                                  0.037     0.085      0.724 f
  n2709 (net)                    1        0.001               0.000      0.724 f
  U3039/CO (FA1D0)                                  0.042     0.094      0.817 f
  n2711 (net)                    1        0.002               0.000      0.817 f
  U3040/Z (CKXOR2D1)                                0.033     0.082      0.899 f
  N242 (net)                     1        0.001               0.000      0.899 f
  psum_1_1_reg_21_/D (EDFQD1)                       0.033     0.000      0.899 f
  data arrival time                                                      0.899

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_1_1_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.096      0.904
  data required time                                                     0.904
  -------------------------------------------------------------------------------
  data required time                                                     0.904
  data arrival time                                                     -0.899
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: a[22] (input port clocked by clk)
  Endpoint: product2_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[22] (in)                                        0.016     0.003      0.203 r
  a[22] (net)                    2        0.005               0.000      0.203 r
  U1826/ZN (XNR2D4)                                 0.052     0.108      0.311 r
  n1257 (net)                    9        0.013               0.000      0.311 r
  U511/ZN (ND2D3)                                   0.054     0.046      0.357 f
  n1136 (net)                    9        0.012               0.000      0.357 f
  U577/ZN (OAI22D2)                                 0.068     0.040      0.397 r
  n1160 (net)                    1        0.002               0.000      0.397 r
  U198/CO (HA1D0)                                   0.056     0.083      0.480 r
  n1138 (net)                    1        0.002               0.000      0.480 r
  U465/CO (FA1D1)                                   0.039     0.068      0.548 r
  n1147 (net)                    2        0.003               0.000      0.548 r
  U1882/Z (XOR3D2)                                  0.044     0.159      0.707 f
  n1229 (net)                    2        0.003               0.000      0.707 f
  U1332/ZN (NR2D1)                                  0.056     0.045      0.751 r
  n1453 (net)                    2        0.002               0.000      0.751 r
  U715/ZN (IND2D2)                                  0.032     0.052      0.803 r
  n1650 (net)                    3        0.005               0.000      0.803 r
  U576/ZN (INVD2)                                   0.014     0.016      0.819 f
  n1298 (net)                    2        0.002               0.000      0.819 f
  U1129/ZN (AOI21D1)                                0.062     0.042      0.861 r
  n293 (net)                     1        0.002               0.000      0.861 r
  U1982/ZN (XNR2D1)                                 0.036     0.081      0.942 f
  n292 (net)                     1        0.002               0.000      0.942 f
  U1981/ZN (NR2XD1)                                 0.026     0.023      0.965 r
  n2873 (net)                    1        0.001               0.000      0.965 r
  product2_reg_11_/D (DFQD1)                        0.026     0.000      0.965 r
  data arrival time                                                      0.965

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.965
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U667/ZN (OAI22D1)                                 0.099     0.054      0.408 r
  n809 (net)                     1        0.002               0.000      0.408 r
  U2352/S (FA1D0)                                   0.049     0.183      0.591 f
  n856 (net)                     1        0.002               0.000      0.591 f
  U2370/S (FA1D1)                                   0.043     0.099      0.689 r
  n907 (net)                     2        0.003               0.000      0.689 r
  U1807/ZN (NR2XD1)                                 0.037     0.032      0.722 f
  n2175 (net)                    3        0.004               0.000      0.722 f
  U776/ZN (NR2D1)                                   0.057     0.047      0.769 r
  n903 (net)                     1        0.002               0.000      0.769 r
  U1795/ZN (ND2D2)                                  0.040     0.038      0.807 f
  n909 (net)                     3        0.005               0.000      0.807 f
  U569/ZN (ND2D2)                                   0.034     0.030      0.837 r
  n23 (net)                      4        0.005               0.000      0.837 r
  U594/ZN (XNR2D1)                                  0.032     0.082      0.918 r
  n2288 (net)                    1        0.001               0.000      0.918 r
  U603/Z (AN2XD1)                                   0.030     0.046      0.964 r
  N312 (net)                     1        0.001               0.000      0.964 r
  product1_reg_9_/D (DFQD1)                         0.030     0.000      0.964 r
  data arrival time                                                      0.964

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.964
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: a[16] (input port clocked by clk)
  Endpoint: product2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[16] (in)                                        0.015     0.001      0.201 f
  a[16] (net)                    1        0.002               0.000      0.201 f
  U520/ZN (CKND2)                                   0.046     0.030      0.231 r
  n1682 (net)                   10        0.010               0.000      0.231 r
  U228/ZN (CKND2D1)                                 0.095     0.071      0.302 f
  n1188 (net)                    9        0.008               0.000      0.302 f
  U746/ZN (OAI22D1)                                 0.116     0.090      0.392 r
  n1176 (net)                    3        0.003               0.000      0.392 r
  U2493/ZN (INVD0)                                  0.036     0.035      0.427 f
  n1163 (net)                    1        0.001               0.000      0.427 f
  U2494/ZN (IND2D0)                                 0.032     0.028      0.455 r
  n1164 (net)                    1        0.001               0.000      0.455 r
  U1344/ZN (CKND2D0)                                0.043     0.032      0.487 f
  n1166 (net)                    1        0.001               0.000      0.487 f
  U1343/ZN (CKND2D0)                                0.068     0.051      0.537 r
  n1182 (net)                    1        0.002               0.000      0.537 r
  U420/S (FA1D1)                                    0.050     0.153      0.690 r
  n1225 (net)                    2        0.004               0.000      0.690 r
  U1828/ZN (NR2XD1)                                 0.038     0.034      0.725 f
  n2191 (net)                    3        0.004               0.000      0.725 f
  U1827/ZN (NR2D2)                                  0.040     0.039      0.763 r
  n197 (net)                     1        0.002               0.000      0.763 r
  U1905/ZN (ND2D2)                                  0.035     0.034      0.797 f
  n196 (net)                     1        0.004               0.000      0.797 f
  U563/ZN (ND2D4)                                   0.030     0.027      0.824 r
  n162 (net)                     7        0.009               0.000      0.824 r
  U163/ZN (ND3D1)                                   0.069     0.051      0.875 f
  n224 (net)                     3        0.003               0.000      0.875 f
  U358/ZN (ND2D1)                                   0.032     0.033      0.908 r
  n222 (net)                     1        0.001               0.000      0.908 r
  U356/ZN (CKND2D1)                                 0.023     0.024      0.932 f
  n219 (net)                     1        0.001               0.000      0.932 f
  U354/ZN (NR2XD0)                                  0.038     0.029      0.962 r
  n2874 (net)                    1        0.001               0.000      0.962 r
  product2_reg_14_/D (DFQD1)                        0.038     0.000      0.962 r
  data arrival time                                                      0.962

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.033      0.967
  data required time                                                     0.967
  -------------------------------------------------------------------------------
  data required time                                                     0.967
  data arrival time                                                     -0.962
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: b[44] (input port clocked by clk)
  Endpoint: product5_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[44] (in)                                        0.015     0.002      0.202 r
  b[44] (net)                    4        0.003               0.000      0.202 r
  U832/ZN (XNR2D0)                                  0.049     0.114      0.316 f
  n1018 (net)                    2        0.002               0.000      0.316 f
  U1790/ZN (OAI22D1)                                0.081     0.060      0.376 r
  n1023 (net)                    1        0.001               0.000      0.376 r
  U765/S (FA1D0)                                    0.046     0.177      0.553 f
  n1045 (net)                    2        0.002               0.000      0.553 f
  U801/ZN (CKND2D0)                                 0.062     0.048      0.601 r
  n1945 (net)                    2        0.002               0.000      0.601 r
  U2448/ZN (OAI21D1)                                0.049     0.052      0.653 f
  n1993 (net)                    2        0.003               0.000      0.653 f
  U2450/ZN (AOI21D2)                                0.067     0.052      0.706 r
  n2077 (net)                    2        0.004               0.000      0.706 r
  U2451/ZN (OAI21D2)                                0.042     0.038      0.744 f
  n2127 (net)                    2        0.003               0.000      0.744 f
  U1932/ZN (ND2D2)                                  0.032     0.032      0.775 r
  n239 (net)                     1        0.005               0.000      0.775 r
  U1758/ZN (ND2D4)                                  0.038     0.034      0.809 f
  n2255 (net)                    6        0.010               0.000      0.809 f
  U1851/ZN (AOI21D2)                                0.049     0.035      0.844 r
  n124 (net)                     1        0.002               0.000      0.844 r
  U1850/Z (CKXOR2D1)                                0.034     0.085      0.929 f
  n123 (net)                     1        0.001               0.000      0.929 f
  U357/ZN (NR2XD0)                                  0.039     0.032      0.961 r
  n2866 (net)                    1        0.001               0.000      0.961 r
  product5_reg_10_/D (DFQD1)                        0.039     0.000      0.961 r
  data arrival time                                                      0.961

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.961
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: a[46] (input port clocked by clk)
  Endpoint: product5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[46] (in)                                        0.017     0.003      0.203 r
  a[46] (net)                    2        0.005               0.000      0.203 r
  U2405/ZN (XNR2D4)                                 0.051     0.118      0.321 f
  n1076 (net)                    7        0.012               0.000      0.321 f
  U222/ZN (ND2D3)                                   0.037     0.033      0.354 r
  n968 (net)                     5        0.008               0.000      0.354 r
  U2415/Z (BUFFD2)                                  0.029     0.045      0.399 r
  n1077 (net)                    5        0.005               0.000      0.399 r
  U2424/ZN (OAI22D1)                                0.041     0.031      0.430 f
  n991 (net)                     1        0.001               0.000      0.430 f
  U2425/CO (FA1D0)                                  0.043     0.171      0.601 f
  n1071 (net)                    2        0.002               0.000      0.601 f
  U1405/ZN (CKND2D0)                                0.062     0.047      0.649 r
  n1288 (net)                    2        0.002               0.000      0.649 r
  U523/ZN (INVD1)                                   0.022     0.023      0.671 f
  n1072 (net)                    1        0.001               0.000      0.671 f
  U2455/ZN (AOI21D1)                                0.049     0.046      0.718 r
  n1073 (net)                    1        0.001               0.000      0.718 r
  U1374/ZN (OAI21D0)                                0.049     0.052      0.770 f
  n243 (net)                     1        0.001               0.000      0.770 f
  U1793/ZN (AOI21D1)                                0.075     0.067      0.837 r
  n242 (net)                     1        0.002               0.000      0.837 r
  U1938/ZN (ND2D2)                                  0.029     0.036      0.873 f
  n2274 (net)                    2        0.003               0.000      0.873 f
  U2889/ZN (AOI21D1)                                0.046     0.031      0.904 r
  n2275 (net)                    1        0.001               0.000      0.904 r
  U1721/Z (CKAN2D1)                                 0.033     0.058      0.962 r
  n48 (net)                      1        0.001               0.000      0.962 r
  product5_reg_15_/D (DFQD1)                        0.033     0.000      0.962 r
  data arrival time                                                      0.962

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.962
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: a[16] (input port clocked by clk)
  Endpoint: product2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[16] (in)                                        0.015     0.001      0.201 f
  a[16] (net)                    1        0.002               0.000      0.201 f
  U520/ZN (CKND2)                                   0.046     0.030      0.231 r
  n1682 (net)                   10        0.010               0.000      0.231 r
  U228/ZN (CKND2D1)                                 0.095     0.071      0.302 f
  n1188 (net)                    9        0.008               0.000      0.302 f
  U746/ZN (OAI22D1)                                 0.116     0.090      0.392 r
  n1176 (net)                    3        0.003               0.000      0.392 r
  U2493/ZN (INVD0)                                  0.036     0.035      0.427 f
  n1163 (net)                    1        0.001               0.000      0.427 f
  U2494/ZN (IND2D0)                                 0.032     0.028      0.455 r
  n1164 (net)                    1        0.001               0.000      0.455 r
  U1344/ZN (CKND2D0)                                0.043     0.032      0.487 f
  n1166 (net)                    1        0.001               0.000      0.487 f
  U1343/ZN (CKND2D0)                                0.068     0.051      0.537 r
  n1182 (net)                    1        0.002               0.000      0.537 r
  U420/S (FA1D1)                                    0.041     0.162      0.699 f
  n1225 (net)                    2        0.004               0.000      0.699 f
  U1828/ZN (NR2XD1)                                 0.052     0.040      0.739 r
  n2191 (net)                    3        0.004               0.000      0.739 r
  U1827/ZN (NR2D2)                                  0.021     0.023      0.762 f
  n197 (net)                     1        0.002               0.000      0.762 f
  U1905/ZN (ND2D2)                                  0.030     0.025      0.787 r
  n196 (net)                     1        0.004               0.000      0.787 r
  U563/ZN (ND2D4)                                   0.031     0.028      0.816 f
  n162 (net)                     7        0.008               0.000      0.816 f
  U572/ZN (ND2D1)                                   0.025     0.023      0.838 r
  n112 (net)                     1        0.001               0.000      0.838 r
  U1843/ZN (INVD1)                                  0.018     0.019      0.857 f
  n111 (net)                     1        0.002               0.000      0.857 f
  U1842/ZN (AOI22D2)                                0.049     0.049      0.906 r
  n110 (net)                     1        0.001               0.000      0.906 r
  U571/ZN (ND2D1)                                   0.032     0.035      0.941 f
  n116 (net)                     1        0.002               0.000      0.941 f
  U1845/ZN (NR2XD1)                                 0.026     0.022      0.964 r
  n2839 (net)                    1        0.001               0.000      0.964 r
  product2_reg_12_/D (DFQD1)                        0.026     0.000      0.964 r
  data arrival time                                                      0.964

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.964
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.123      0.326 f
  n1385 (net)                   11        0.016               0.000      0.326 f
  U2535/ZN (ND2D4)                                  0.031     0.030      0.356 r
  n1387 (net)                    5        0.007               0.000      0.356 r
  U243/Z (CKBD1)                                    0.053     0.054      0.409 r
  n1365 (net)                    5        0.005               0.000      0.409 r
  U1218/Z (AO21D0)                                  0.054     0.081      0.490 r
  n1339 (net)                    1        0.002               0.000      0.490 r
  U498/S (FA1D1)                                    0.038     0.097      0.587 r
  n1334 (net)                    1        0.002               0.000      0.587 r
  U2555/S (FA1D1)                                   0.049     0.099      0.686 r
  n1420 (net)                    2        0.004               0.000      0.686 r
  U300/ZN (NR2D2)                                   0.024     0.026      0.712 f
  n1445 (net)                    2        0.004               0.000      0.712 f
  U401/ZN (CKND2)                                   0.021     0.019      0.732 r
  n11 (net)                      2        0.004               0.000      0.732 r
  U2033/ZN (ND2D2)                                  0.024     0.025      0.756 f
  n1610 (net)                    3        0.003               0.000      0.756 f
  U561/ZN (NR2D0)                                   0.071     0.051      0.808 r
  n1611 (net)                    1        0.001               0.000      0.808 r
  U2674/ZN (ND2D1)                                  0.033     0.035      0.842 f
  n1614 (net)                    1        0.001               0.000      0.842 f
  U368/ZN (ND2D1)                                   0.029     0.025      0.868 r
  n353 (net)                     1        0.002               0.000      0.868 r
  U2031/ZN (XNR2D1)                                 0.036     0.073      0.940 f
  n352 (net)                     1        0.002               0.000      0.940 f
  U2030/ZN (NR2XD1)                                 0.026     0.023      0.964 r
  n2871 (net)                    1        0.001               0.000      0.964 r
  product3_reg_12_/D (DFQD1)                        0.026     0.000      0.964 r
  data arrival time                                                      0.964

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_12_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.964
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.006


  Startpoint: a[54] (input port clocked by clk)
  Endpoint: product6_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[54] (in)                                        0.017     0.003      0.203 r
  a[54] (net)                    2        0.005               0.000      0.203 r
  U2278/ZN (XNR2D4)                                 0.058     0.124      0.327 f
  n777 (net)                    11        0.017               0.000      0.327 f
  U2283/ZN (ND2D4)                                  0.032     0.031      0.358 r
  n732 (net)                     5        0.008               0.000      0.358 r
  U565/Z (CKBD2)                                    0.030     0.047      0.405 r
  n778 (net)                     5        0.005               0.000      0.405 r
  U2317/ZN (OAI22D1)                                0.050     0.038      0.443 f
  n758 (net)                     1        0.002               0.000      0.443 f
  U495/CO (FA1D1)                                   0.033     0.144      0.587 f
  n769 (net)                     2        0.002               0.000      0.587 f
  U483/ZN (INVD1)                                   0.020     0.021      0.607 r
  n325 (net)                     1        0.001               0.000      0.607 r
  U454/ZN (CKND2D1)                                 0.058     0.030      0.637 f
  n1102 (net)                    3        0.003               0.000      0.637 f
  U2325/ZN (INVD0)                                  0.036     0.036      0.673 r
  n770 (net)                     1        0.001               0.000      0.673 r
  U1740/Z (OA21D1)                                  0.025     0.052      0.725 r
  n61 (net)                      1        0.001               0.000      0.725 r
  U2326/ZN (OAI21D1)                                0.033     0.034      0.759 f
  n772 (net)                     1        0.001               0.000      0.759 f
  U381/ZN (AOI21D1)                                 0.068     0.060      0.818 r
  n774 (net)                     1        0.002               0.000      0.818 r
  U2007/ZN (OAI21D2)                                0.037     0.046      0.865 f
  n2252 (net)                    2        0.003               0.000      0.865 f
  U526/ZN (XNR2D1)                                  0.036     0.075      0.940 f
  n324 (net)                     1        0.002               0.000      0.940 f
  U2006/ZN (NR2XD1)                                 0.026     0.023      0.963 r
  n2864 (net)                    1        0.001               0.000      0.963 r
  product6_reg_14_/D (DFQD1)                        0.026     0.000      0.963 r
  data arrival time                                                      0.963

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_14_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.963
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: a[62] (input port clocked by clk)
  Endpoint: product7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[62] (in)                                        0.017     0.003      0.203 r
  a[62] (net)                    2        0.005               0.000      0.203 r
  U1955/ZN (XNR2D4)                                 0.050     0.117      0.320 f
  n264 (net)                     8        0.011               0.000      0.320 f
  U544/ZN (ND2D2)                                   0.041     0.038      0.358 r
  n181 (net)                     5        0.007               0.000      0.358 r
  U543/Z (BUFFD2)                                   0.026     0.044      0.401 r
  n125 (net)                     4        0.004               0.000      0.401 r
  U1894/ZN (OAI22D1)                                0.041     0.031      0.432 f
  n1590 (net)                    1        0.001               0.000      0.432 f
  U2670/CO (FA1D0)                                  0.040     0.169      0.601 f
  n1593 (net)                    2        0.002               0.000      0.601 f
  U1382/Z (OR2D0)                                   0.049     0.088      0.688 f
  n1658 (net)                    3        0.003               0.000      0.688 f
  U2686/ZN (AOI21D1)                                0.054     0.045      0.733 r
  n1660 (net)                    1        0.001               0.000      0.733 r
  U2009/ZN (OAI21D1)                                0.036     0.041      0.774 f
  n330 (net)                     1        0.001               0.000      0.774 f
  U164/ZN (AOI21D1)                                 0.054     0.052      0.827 r
  n329 (net)                     1        0.001               0.000      0.827 r
  U160/ZN (ND2D1)                                   0.042     0.042      0.869 f
  n240 (net)                     2        0.003               0.000      0.869 f
  U1934/ZN (AOI21D1)                                0.046     0.034      0.903 r
  n2265 (net)                    1        0.001               0.000      0.903 r
  U1720/Z (CKAN2D1)                                 0.033     0.058      0.961 r
  n47 (net)                      1        0.001               0.000      0.961 r
  product7_reg_15_/D (DFQD1)                        0.033     0.000      0.961 r
  data arrival time                                                      0.961

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.961
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: a[56] (input port clocked by clk)
  Endpoint: product7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[56] (in)                                        0.014     0.001      0.201 f
  a[56] (net)                    1        0.001               0.000      0.201 f
  U227/ZN (INVD1)                                   0.111     0.065      0.265 r
  n1768 (net)                   10        0.012               0.000      0.265 r
  U2057/ZN (ND2D2)                                  0.061     0.063      0.328 f
  n1515 (net)                    9        0.009               0.000      0.328 f
  U2652/ZN (OAI22D1)                                0.113     0.066      0.394 r
  n1516 (net)                    1        0.003               0.000      0.394 r
  U193/CO (HA1D0)                                   0.056     0.096      0.490 r
  n1542 (net)                    1        0.002               0.000      0.490 r
  U491/S (FA1D1)                                    0.038     0.097      0.587 r
  n1555 (net)                    1        0.002               0.000      0.587 r
  U2664/S (FA1D1)                                   0.043     0.096      0.683 r
  n1534 (net)                    2        0.003               0.000      0.683 r
  U1998/ZN (NR2XD1)                                 0.031     0.029      0.712 f
  n2158 (net)                    3        0.003               0.000      0.712 f
  U2049/ZN (NR2D1)                                  0.057     0.042      0.755 r
  n1530 (net)                    1        0.002               0.000      0.755 r
  U2002/ZN (ND2D2)                                  0.036     0.035      0.790 f
  n321 (net)                     1        0.004               0.000      0.790 f
  U2001/ZN (ND2D4)                                  0.034     0.029      0.819 r
  n2246 (net)                    6        0.011               0.000      0.819 r
  U2880/ZN (XNR2D1)                                 0.029     0.088      0.907 r
  n2248 (net)                    1        0.001               0.000      0.907 r
  U1480/Z (CKAN2D1)                                 0.033     0.054      0.961 r
  N408 (net)                     1        0.001               0.000      0.961 r
  product7_reg_9_/D (DFQD1)                         0.033     0.000      0.961 r
  data arrival time                                                      0.961

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.961
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: a[60] (input port clocked by clk)
  Endpoint: product7_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[60] (in)                                        0.017     0.003      0.203 r
  a[60] (net)                    2        0.005               0.000      0.203 r
  U2606/ZN (XNR2D4)                                 0.073     0.123      0.326 r
  n1580 (net)                   12        0.025               0.000      0.326 r
  U1841/ZN (CKND2D8)                                0.040     0.040      0.366 f
  n109 (net)                    10        0.014               0.000      0.366 f
  U1835/ZN (OAI22D2)                                0.071     0.038      0.404 r
  n1522 (net)                    1        0.002               0.000      0.404 r
  U2654/CO (FA1D1)                                  0.038     0.132      0.536 r
  n1557 (net)                    1        0.002               0.000      0.536 r
  U2664/S (FA1D1)                                   0.036     0.145      0.681 f
  n1534 (net)                    2        0.003               0.000      0.681 f
  U2656/ZN (ND2D1)                                  0.032     0.028      0.710 r
  n2159 (net)                    2        0.002               0.000      0.710 r
  U175/ZN (OAI21D1)                                 0.039     0.040      0.750 f
  n1535 (net)                    1        0.002               0.000      0.750 f
  U406/ZN (CKND2)                                   0.028     0.026      0.776 r
  n320 (net)                     1        0.005               0.000      0.776 r
  U2001/ZN (ND2D4)                                  0.035     0.033      0.809 f
  n2246 (net)                    6        0.010               0.000      0.809 f
  U1946/ZN (AOI21D2)                                0.049     0.034      0.843 r
  n251 (net)                     1        0.002               0.000      0.843 r
  U1945/Z (CKXOR2D1)                                0.034     0.085      0.928 f
  n250 (net)                     1        0.001               0.000      0.928 f
  U156/ZN (NR2XD0)                                  0.039     0.032      0.959 r
  n2845 (net)                    1        0.001               0.000      0.959 r
  product7_reg_10_/D (DFQD1)                        0.039     0.000      0.959 r
  data arrival time                                                      0.959

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.959
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: b[32] (input port clocked by clk)
  Endpoint: product4_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[32] (in)                                        0.022     0.006      0.206 r
  b[32] (net)                   12        0.010               0.000      0.206 r
  U1745/Z (CKXOR2D0)                                0.044     0.114      0.320 r
  n67 (net)                      1        0.001               0.000      0.320 r
  U1764/ZN (ND2D1)                                  0.028     0.028      0.349 f
  n191 (net)                     1        0.001               0.000      0.349 f
  U216/ZN (OAI22D1)                                 0.107     0.055      0.404 r
  n397 (net)                     3        0.003               0.000      0.404 r
  U1908/Z (XOR3D2)                                  0.042     0.189      0.593 f
  n398 (net)                     1        0.002               0.000      0.593 f
  U2148/S (FA1D1)                                   0.038     0.092      0.685 f
  n412 (net)                     2        0.003               0.000      0.685 f
  U2156/ZN (NR2D1)                                  0.074     0.053      0.738 r
  n2182 (net)                    3        0.003               0.000      0.738 r
  U2157/ZN (NR2D1)                                  0.029     0.030      0.769 f
  n454 (net)                     1        0.002               0.000      0.769 f
  U2174/ZN (ND2D2)                                  0.029     0.024      0.792 r
  n455 (net)                     1        0.004               0.000      0.792 r
  U1906/ZN (CKND2D4)                                0.032     0.028      0.820 f
  n2291 (net)                    7        0.009               0.000      0.820 f
  U1743/Z (CKAN2D1)                                 0.025     0.058      0.878 f
  n65 (net)                      1        0.001               0.000      0.878 f
  U952/ZN (ND2D1)                                   0.024     0.022      0.900 r
  n200 (net)                     1        0.001               0.000      0.900 r
  U360/ZN (CKND2D1)                                 0.025     0.023      0.923 f
  n198 (net)                     1        0.001               0.000      0.923 f
  U1473/ZN (NR2D1)                                  0.041     0.036      0.959 r
  n2878 (net)                    1        0.001               0.000      0.959 r
  product4_reg_13_/D (DFQD1)                        0.041     0.000      0.959 r
  data arrival time                                                      0.959

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.959
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: a[33] (input port clocked by clk)
  Endpoint: product4_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[33] (in)                                        0.031     0.012      0.212 r
  a[33] (net)                   12        0.020               0.000      0.212 r
  U1762/ZN (XNR2D1)                                 0.049     0.094      0.306 r
  n479 (net)                     1        0.004               0.000      0.306 r
  U517/ZN (ND2D3)                                   0.045     0.040      0.346 f
  n461 (net)                     9        0.010               0.000      0.346 f
  U2159/ZN (OAI22D1)                                0.092     0.051      0.397 r
  n418 (net)                     1        0.002               0.000      0.397 r
  U886/S (HA1D0)                                    0.038     0.106      0.503 f
  n428 (net)                     2        0.002               0.000      0.503 f
  U1420/ZN (CKND2D0)                                0.063     0.046      0.549 r
  n1914 (net)                    2        0.002               0.000      0.549 r
  U2164/ZN (INVD1)                                  0.022     0.023      0.572 f
  n429 (net)                     1        0.001               0.000      0.572 f
  U2165/ZN (AOI21D1)                                0.066     0.055      0.627 r
  n1953 (net)                    2        0.002               0.000      0.627 r
  U2166/ZN (OAI21D1)                                0.053     0.048      0.675 f
  n2003 (net)                    2        0.003               0.000      0.675 f
  U602/ZN (AOI21D2)                                 0.063     0.046      0.721 r
  n2083 (net)                    2        0.003               0.000      0.721 r
  U601/ZN (OAI21D2)                                 0.042     0.037      0.758 f
  n2131 (net)                    2        0.003               0.000      0.758 f
  U256/ZN (INVD0)                                   0.046     0.040      0.798 r
  n2183 (net)                    2        0.002               0.000      0.798 r
  U2863/ZN (OAI21D1)                                0.041     0.032      0.830 f
  n2188 (net)                    1        0.002               0.000      0.830 f
  U1580/ZN (XNR2D0)                                 0.040     0.084      0.914 r
  n2189 (net)                    1        0.001               0.000      0.914 r
  U2864/Z (AN2XD1)                                  0.030     0.047      0.961 r
  N359 (net)                     1        0.001               0.000      0.961 r
  product4_reg_8_/D (DFQD1)                         0.030     0.000      0.961 r
  data arrival time                                                      0.961

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.961
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.007


  Startpoint: a[50] (input port clocked by clk)
  Endpoint: product6_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[50] (in)                                        0.017     0.003      0.203 r
  a[50] (net)                    2        0.005               0.000      0.203 r
  U2254/ZN (XNR2D4)                                 0.060     0.114      0.317 r
  n736 (net)                    11        0.017               0.000      0.317 r
  U2255/ZN (ND2D4)                                  0.043     0.040      0.357 f
  n715 (net)                     9        0.012               0.000      0.357 f
  U688/ZN (OAI22D2)                                 0.073     0.039      0.396 r
  n731 (net)                     1        0.002               0.000      0.396 r
  U2305/CO (FA1D1)                                  0.038     0.142      0.539 r
  n740 (net)                     1        0.002               0.000      0.539 r
  U2310/S (FA1D1)                                   0.043     0.143      0.681 r
  n762 (net)                     2        0.003               0.000      0.681 r
  U2308/ZN (NR2XD1)                                 0.031     0.033      0.714 f
  n1086 (net)                    3        0.003               0.000      0.714 f
  U2309/ZN (NR2D1)                                  0.062     0.049      0.763 r
  n1089 (net)                    2        0.002               0.000      0.763 r
  U2456/ZN (INVD1)                                  0.038     0.038      0.801 f
  n2295 (net)                    4        0.005               0.000      0.801 f
  U2458/ZN (NR2D1)                                  0.055     0.043      0.844 r
  n1100 (net)                    2        0.002               0.000      0.844 r
  U1390/ZN (INVD0)                                  0.026     0.029      0.873 f
  n140 (net)                     1        0.001               0.000      0.873 f
  U591/ZN (NR2D1)                                   0.041     0.032      0.906 r
  n135 (net)                     1        0.001               0.000      0.906 r
  U689/ZN (NR2D1)                                   0.018     0.021      0.927 f
  n134 (net)                     1        0.001               0.000      0.927 f
  U353/ZN (NR2XD0)                                  0.038     0.031      0.959 r
  n2863 (net)                    1        0.001               0.000      0.959 r
  product6_reg_13_/D (DFQD1)                        0.038     0.000      0.959 r
  data arrival time                                                      0.959

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.033      0.967
  data required time                                                     0.967
  -------------------------------------------------------------------------------
  data required time                                                     0.967
  data arrival time                                                     -0.959
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2563/ZN (OAI22D1)                                0.118     0.062      0.409 r
  n1351 (net)                    1        0.003               0.000      0.409 r
  U2566/S (HA1D1)                                   0.029     0.090      0.498 f
  n1360 (net)                    2        0.002               0.000      0.498 f
  U1444/ZN (CKND2D0)                                0.056     0.039      0.538 r
  n1930 (net)                    2        0.002               0.000      0.538 r
  U249/ZN (INVD0)                                   0.026     0.029      0.567 f
  n1361 (net)                    1        0.001               0.000      0.567 f
  U531/ZN (AOI21D1)                                 0.066     0.056      0.623 r
  n1971 (net)                    2        0.002               0.000      0.623 r
  U2571/ZN (OAI21D1)                                0.052     0.048      0.671 f
  n2020 (net)                    2        0.003               0.000      0.671 f
  U2581/ZN (AOI21D2)                                0.062     0.046      0.717 r
  n2101 (net)                    2        0.003               0.000      0.717 r
  U395/ZN (OAI21D2)                                 0.040     0.036      0.753 f
  n2143 (net)                    2        0.003               0.000      0.753 f
  U1878/ZN (ND2D2)                                  0.030     0.028      0.781 r
  n170 (net)                     1        0.004               0.000      0.781 r
  U625/ZN (ND2D4)                                   0.031     0.028      0.809 f
  n2259 (net)                    6        0.008               0.000      0.809 f
  U1933/ZN (AOI21D1)                                0.062     0.040      0.849 r
  n360 (net)                     1        0.002               0.000      0.849 r
  U2042/ZN (XNR2D1)                                 0.033     0.077      0.926 f
  n359 (net)                     1        0.001               0.000      0.926 f
  U157/ZN (NR2XD0)                                  0.039     0.031      0.958 r
  n2882 (net)                    1        0.001               0.000      0.958 r
  product3_reg_11_/D (DFQD1)                        0.039     0.000      0.958 r
  data arrival time                                                      0.958

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_11_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.958
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2563/ZN (OAI22D1)                                0.118     0.062      0.409 r
  n1351 (net)                    1        0.003               0.000      0.409 r
  U2566/S (HA1D1)                                   0.029     0.090      0.498 f
  n1360 (net)                    2        0.002               0.000      0.498 f
  U1444/ZN (CKND2D0)                                0.056     0.039      0.538 r
  n1930 (net)                    2        0.002               0.000      0.538 r
  U249/ZN (INVD0)                                   0.026     0.029      0.567 f
  n1361 (net)                    1        0.001               0.000      0.567 f
  U531/ZN (AOI21D1)                                 0.066     0.056      0.623 r
  n1971 (net)                    2        0.002               0.000      0.623 r
  U2571/ZN (OAI21D1)                                0.052     0.048      0.671 f
  n2020 (net)                    2        0.003               0.000      0.671 f
  U2581/ZN (AOI21D2)                                0.062     0.046      0.717 r
  n2101 (net)                    2        0.003               0.000      0.717 r
  U395/ZN (OAI21D2)                                 0.040     0.036      0.753 f
  n2143 (net)                    2        0.003               0.000      0.753 f
  U1878/ZN (ND2D2)                                  0.030     0.028      0.781 r
  n170 (net)                     1        0.004               0.000      0.781 r
  U625/ZN (ND2D4)                                   0.031     0.028      0.809 f
  n2259 (net)                    6        0.008               0.000      0.809 f
  U709/ZN (AOI21D1)                                 0.062     0.040      0.849 r
  n362 (net)                     1        0.002               0.000      0.849 r
  U708/ZN (XNR2D1)                                  0.033     0.077      0.926 f
  n361 (net)                     1        0.001               0.000      0.926 f
  U365/ZN (NR2XD0)                                  0.039     0.031      0.958 r
  n2881 (net)                    1        0.001               0.000      0.958 r
  product3_reg_10_/D (DFQD1)                        0.039     0.000      0.958 r
  data arrival time                                                      0.958

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_10_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.034      0.966
  data required time                                                     0.966
  -------------------------------------------------------------------------------
  data required time                                                     0.966
  data arrival time                                                     -0.958
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: a[20] (input port clocked by clk)
  Endpoint: product2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[20] (in)                                        0.017     0.003      0.203 r
  a[20] (net)                    2        0.005               0.000      0.203 r
  U2462/ZN (XNR2D4)                                 0.056     0.111      0.314 r
  n1240 (net)                   11        0.015               0.000      0.314 r
  U2464/ZN (CKND2D4)                                0.038     0.036      0.351 f
  n1172 (net)                    9        0.010               0.000      0.351 f
  U223/ZN (OAI22D1)                                 0.107     0.058      0.408 r
  n144 (net)                     3        0.003               0.000      0.408 r
  U1322/Z (XOR3D1)                                  0.040     0.198      0.606 r
  n1153 (net)                    1        0.002               0.000      0.606 r
  U2487/S (FA1D1)                                   0.046     0.098      0.704 r
  n1230 (net)                    2        0.003               0.000      0.704 r
  U179/ZN (CKND2D1)                                 0.041     0.038      0.742 f
  n1456 (net)                    2        0.003               0.000      0.742 f
  U1397/ZN (OAI21D2)                                0.059     0.035      0.777 r
  n1297 (net)                    3        0.004               0.000      0.777 r
  U755/ZN (INVD1)                                   0.025     0.027      0.803 f
  n1647 (net)                    2        0.002               0.000      0.803 f
  U2683/ZN (OAI21D1)                                0.060     0.046      0.850 r
  n1648 (net)                    2        0.002               0.000      0.850 r
  U1891/ZN (NR2D1)                                  0.020     0.022      0.871 f
  n175 (net)                     1        0.001               0.000      0.871 f
  U545/ZN (IOA21D1)                                 0.027     0.055      0.926 f
  n174 (net)                     1        0.001               0.000      0.926 f
  U158/ZN (NR2XD0)                                  0.043     0.030      0.957 r
  n2840 (net)                    1        0.001               0.000      0.957 r
  product2_reg_13_/D (DFQD1)                        0.043     0.000      0.957 r
  data arrival time                                                      0.957

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_13_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.035      0.965
  data required time                                                     0.965
  -------------------------------------------------------------------------------
  data required time                                                     0.965
  data arrival time                                                     -0.957
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: a[62] (input port clocked by clk)
  Endpoint: product7_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[62] (in)                                        0.017     0.003      0.203 r
  a[62] (net)                    2        0.005               0.000      0.203 r
  U1955/ZN (XNR2D4)                                 0.050     0.117      0.320 f
  n264 (net)                     8        0.011               0.000      0.320 f
  U814/ZN (IND2D2)                                  0.020     0.051      0.370 f
  n82 (net)                      1        0.001               0.000      0.370 f
  U1266/ZN (INVD0)                                  0.049     0.035      0.406 r
  n1519 (net)                    1        0.002               0.000      0.406 r
  U2653/S (FA1D1)                                   0.027     0.145      0.550 f
  n1527 (net)                    1        0.001               0.000      0.550 f
  U185/S (FA1D0)                                    0.068     0.119      0.670 r
  n1503 (net)                    2        0.003               0.000      0.670 r
  U1880/ZN (NR2XD1)                                 0.031     0.034      0.704 f
  n2068 (net)                    2        0.003               0.000      0.704 f
  U2640/ZN (OAI21D2)                                0.056     0.046      0.750 r
  n2122 (net)                    2        0.003               0.000      0.750 r
  U1071/ZN (INVD0)                                  0.032     0.035      0.785 f
  n2157 (net)                    2        0.002               0.000      0.785 f
  U2852/ZN (OAI21D1)                                0.055     0.041      0.826 r
  n2162 (net)                    1        0.002               0.000      0.826 r
  U2854/ZN (XNR2D1)                                 0.032     0.088      0.914 r
  n2163 (net)                    1        0.001               0.000      0.914 r
  U2855/Z (AN2XD1)                                  0.030     0.046      0.960 r
  N407 (net)                     1        0.001               0.000      0.960 r
  product7_reg_8_/D (DFQD1)                         0.030     0.000      0.960 r
  data arrival time                                                      0.960

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.960
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2538/ZN (OAI22D2)                                0.071     0.036      0.383 r
  n1315 (net)                    1        0.002               0.000      0.383 r
  U2551/S (FA1D1)                                   0.037     0.160      0.542 f
  n1322 (net)                    3        0.003               0.000      0.542 f
  U2034/Z (XOR3D2)                                  0.045     0.159      0.702 f
  n1419 (net)                    2        0.003               0.000      0.702 f
  U532/ZN (NR2D2)                                   0.037     0.033      0.735 r
  n1443 (net)                    1        0.002               0.000      0.735 r
  U306/ZN (CKND2)                                   0.020     0.022      0.757 f
  n9 (net)                       3        0.004               0.000      0.757 f
  U2033/ZN (ND2D2)                                  0.023     0.019      0.776 r
  n1610 (net)                    3        0.003               0.000      0.776 r
  U382/ZN (INVD1)                                   0.018     0.018      0.794 f
  n1621 (net)                    2        0.002               0.000      0.794 f
  U668/ZN (ND2D1)                                   0.025     0.019      0.813 r
  n1634 (net)                    1        0.001               0.000      0.813 r
  U366/ZN (INVD1)                                   0.017     0.018      0.831 f
  n85 (net)                      1        0.002               0.000      0.831 f
  U1802/ZN (ND2D2)                                  0.021     0.016      0.847 r
  n84 (net)                      1        0.002               0.000      0.847 r
  U1801/ZN (ND2D2)                                  0.029     0.022      0.869 f
  n2282 (net)                    2        0.003               0.000      0.869 f
  U2893/ZN (AOI21D1)                                0.046     0.031      0.900 r
  n2283 (net)                    1        0.001               0.000      0.900 r
  U1722/Z (CKAN2D1)                                 0.033     0.058      0.959 r
  n49 (net)                      1        0.001               0.000      0.959 r
  product3_reg_15_/D (DFQD1)                        0.033     0.000      0.959 r
  data arrival time                                                      0.959

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.959
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: a[16] (input port clocked by clk)
  Endpoint: product2_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[16] (in)                                        0.015     0.001      0.201 f
  a[16] (net)                    1        0.002               0.000      0.201 f
  U520/ZN (CKND2)                                   0.046     0.030      0.231 r
  n1682 (net)                   10        0.010               0.000      0.231 r
  U228/ZN (CKND2D1)                                 0.095     0.071      0.302 f
  n1188 (net)                    9        0.008               0.000      0.302 f
  U746/ZN (OAI22D1)                                 0.116     0.090      0.392 r
  n1176 (net)                    3        0.003               0.000      0.392 r
  U2493/ZN (INVD0)                                  0.036     0.035      0.427 f
  n1163 (net)                    1        0.001               0.000      0.427 f
  U2494/ZN (IND2D0)                                 0.032     0.028      0.455 r
  n1164 (net)                    1        0.001               0.000      0.455 r
  U1344/ZN (CKND2D0)                                0.043     0.032      0.487 f
  n1166 (net)                    1        0.001               0.000      0.487 f
  U1343/ZN (CKND2D0)                                0.068     0.051      0.537 r
  n1182 (net)                    1        0.002               0.000      0.537 r
  U420/S (FA1D1)                                    0.050     0.153      0.690 r
  n1225 (net)                    2        0.004               0.000      0.690 r
  U1828/ZN (NR2XD1)                                 0.038     0.034      0.725 f
  n2191 (net)                    3        0.004               0.000      0.725 f
  U1827/ZN (NR2D2)                                  0.040     0.039      0.763 r
  n197 (net)                     1        0.002               0.000      0.763 r
  U1905/ZN (ND2D2)                                  0.035     0.034      0.797 f
  n196 (net)                     1        0.004               0.000      0.797 f
  U563/ZN (ND2D4)                                   0.030     0.027      0.824 r
  n162 (net)                     7        0.009               0.000      0.824 r
  U1877/ZN (XNR2D1)                                 0.032     0.090      0.913 r
  n2278 (net)                    1        0.001               0.000      0.913 r
  U2891/Z (AN2XD1)                                  0.030     0.046      0.959 r
  n2838 (net)                    1        0.001               0.000      0.959 r
  product2_reg_9_/D (DFQD1)                         0.030     0.000      0.959 r
  data arrival time                                                      0.959

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.959
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2563/ZN (OAI22D1)                                0.118     0.062      0.409 r
  n1351 (net)                    1        0.003               0.000      0.409 r
  U2566/S (HA1D1)                                   0.033     0.092      0.501 r
  n1360 (net)                    2        0.002               0.000      0.501 r
  U1444/ZN (CKND2D0)                                0.057     0.039      0.540 f
  n1930 (net)                    2        0.002               0.000      0.540 f
  U249/ZN (INVD0)                                   0.037     0.036      0.577 r
  n1361 (net)                    1        0.001               0.000      0.577 r
  U531/ZN (AOI21D1)                                 0.040     0.026      0.602 f
  n1971 (net)                    2        0.002               0.000      0.602 f
  U2571/ZN (OAI21D1)                                0.080     0.061      0.663 r
  n2020 (net)                    2        0.003               0.000      0.663 r
  U2581/ZN (AOI21D2)                                0.039     0.040      0.704 f
  n2101 (net)                    2        0.003               0.000      0.704 f
  U395/ZN (OAI21D2)                                 0.053     0.042      0.746 r
  n2143 (net)                    2        0.003               0.000      0.746 r
  U636/ZN (INVD0)                                   0.032     0.034      0.780 f
  n2218 (net)                    2        0.002               0.000      0.780 f
  U635/ZN (OAI21D1)                                 0.055     0.041      0.821 r
  n2222 (net)                    1        0.002               0.000      0.821 r
  U1652/ZN (XNR2D0)                                 0.032     0.082      0.903 r
  n2223 (net)                    1        0.001               0.000      0.903 r
  U1651/Z (CKAN2D1)                                 0.033     0.055      0.958 r
  N343 (net)                     1        0.001               0.000      0.958 r
  product3_reg_8_/D (DFQD1)                         0.033     0.000      0.958 r
  data arrival time                                                      0.958

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.958
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_21_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_20_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_20_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_19_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_19_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_18_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_18_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_17_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_17_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: product5_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product5_reg_7_/CP (DFQD1)                        0.000     0.000      0.000 r
  product5_reg_7_/Q (DFQD1)                         0.022     0.126      0.126 f
  product5[7] (net)              2        0.002               0.000      0.126 f
  U2812/ZN (NR2D1)                                  0.067     0.049      0.175 r
  n2500 (net)                    3        0.003               0.000      0.175 r
  U1317/ZN (OAI21D0)                                0.050     0.045      0.221 f
  n2040 (net)                    1        0.001               0.000      0.221 f
  U2814/ZN (AOI21D1)                                0.051     0.053      0.274 r
  n2042 (net)                    1        0.001               0.000      0.274 r
  U257/ZN (OAI21D0)                                 0.061     0.060      0.334 f
  n2486 (net)                    2        0.002               0.000      0.334 f
  U2815/ZN (AOI21D1)                                0.080     0.057      0.391 r
  n2485 (net)                    2        0.003               0.000      0.391 r
  U525/ZN (OAI21D1)                                 0.041     0.036      0.427 f
  n2311 (net)                    1        0.001               0.000      0.427 f
  U2903/CO (FA1D0)                                  0.037     0.090      0.517 f
  n2310 (net)                    1        0.001               0.000      0.517 f
  U2902/CO (FA1D0)                                  0.037     0.089      0.606 f
  n2309 (net)                    1        0.001               0.000      0.606 f
  U2901/CO (FA1D0)                                  0.053     0.104      0.710 f
  n2480 (net)                    2        0.003               0.000      0.710 f
  U2816/ZN (INVD1)                                  0.026     0.025      0.735 r
  n2046 (net)                    1        0.001               0.000      0.735 r
  U374/ZN (OAI21D1)                                 0.034     0.025      0.760 f
  n2306 (net)                    1        0.001               0.000      0.760 f
  U2900/CO (FA1D0)                                  0.037     0.088      0.848 f
  n2047 (net)                    1        0.001               0.000      0.848 f
  U2817/ZN (INVD1)                                  0.053     0.041      0.888 r
  N181 (net)                     6        0.005               0.000      0.888 r
  psum_0_2_reg_16_/D (EDFQD1)                       0.053     0.000      0.888 r
  data arrival time                                                      0.888

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_2_reg_16_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.888
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: product0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[1] (in)                                         0.015     0.002      0.202 r
  b[1] (net)                     4        0.003               0.000      0.202 r
  U1163/ZN (XNR2D0)                                 0.066     0.116      0.318 r
  n541 (net)                     2        0.003               0.000      0.318 r
  U1872/ZN (NR2XD1)                                 0.029     0.036      0.354 f
  n159 (net)                     1        0.002               0.000      0.354 f
  U1871/ZN (CKND2)                                  0.018     0.018      0.372 r
  n158 (net)                     1        0.002               0.000      0.372 r
  U1870/ZN (ND2D2)                                  0.023     0.023      0.395 f
  n559 (net)                     1        0.002               0.000      0.395 f
  U2218/CO (FA1D1)                                  0.035     0.139      0.534 f
  n570 (net)                     1        0.002               0.000      0.534 f
  U2225/S (FA1D1)                                   0.036     0.144      0.678 f
  n621 (net)                     2        0.003               0.000      0.678 f
  U2035/ZN (NR2XD1)                                 0.051     0.039      0.716 r
  n2211 (net)                    3        0.004               0.000      0.716 r
  U1867/ZN (NR2XD1)                                 0.025     0.026      0.742 f
  n155 (net)                     1        0.002               0.000      0.742 f
  U1866/ZN (NR2XD1)                                 0.043     0.031      0.773 r
  n153 (net)                     1        0.003               0.000      0.773 r
  U609/ZN (ND2D3)                                   0.037     0.037      0.810 f
  n2268 (net)                    6        0.008               0.000      0.810 f
  U1763/ZN (INVD1)                                  0.029     0.027      0.838 r
  n148 (net)                     1        0.002               0.000      0.838 r
  U671/ZN (OAI21D2)                                 0.039     0.028      0.866 f
  n2242 (net)                    2        0.003               0.000      0.866 f
  U2879/ZN (AOI21D1)                                0.046     0.033      0.899 r
  n2243 (net)                    1        0.001               0.000      0.899 r
  U2064/Z (CKAN2D1)                                 0.033     0.058      0.957 r
  n380 (net)                     1        0.001               0.000      0.957 r
  product0_reg_15_/D (DFQD1)                        0.033     0.000      0.957 r
  data arrival time                                                      0.957

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.957
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: a[54] (input port clocked by clk)
  Endpoint: product6_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[54] (in)                                        0.017     0.003      0.203 r
  a[54] (net)                    2        0.005               0.000      0.203 r
  U2278/ZN (XNR2D4)                                 0.058     0.124      0.327 f
  n777 (net)                    11        0.017               0.000      0.327 f
  U2283/ZN (ND2D4)                                  0.032     0.031      0.358 r
  n732 (net)                     5        0.008               0.000      0.358 r
  U565/Z (CKBD2)                                    0.030     0.047      0.405 r
  n778 (net)                     5        0.005               0.000      0.405 r
  U2317/ZN (OAI22D1)                                0.050     0.038      0.443 f
  n758 (net)                     1        0.002               0.000      0.443 f
  U495/CO (FA1D1)                                   0.033     0.144      0.587 f
  n769 (net)                     2        0.002               0.000      0.587 f
  U483/ZN (INVD1)                                   0.020     0.021      0.607 r
  n325 (net)                     1        0.001               0.000      0.607 r
  U454/ZN (CKND2D1)                                 0.058     0.030      0.637 f
  n1102 (net)                    3        0.003               0.000      0.637 f
  U2325/ZN (INVD0)                                  0.036     0.036      0.673 r
  n770 (net)                     1        0.001               0.000      0.673 r
  U1740/Z (OA21D1)                                  0.025     0.052      0.725 r
  n61 (net)                      1        0.001               0.000      0.725 r
  U2326/ZN (OAI21D1)                                0.033     0.034      0.759 f
  n772 (net)                     1        0.001               0.000      0.759 f
  U381/ZN (AOI21D1)                                 0.068     0.060      0.818 r
  n774 (net)                     1        0.002               0.000      0.818 r
  U2007/ZN (OAI21D2)                                0.037     0.046      0.865 f
  n2252 (net)                    2        0.003               0.000      0.865 f
  U2882/ZN (AOI21D1)                                0.046     0.033      0.898 r
  n2253 (net)                    1        0.001               0.000      0.898 r
  U2060/Z (CKAN2D1)                                 0.033     0.058      0.956 r
  n375 (net)                     1        0.001               0.000      0.956 r
  product6_reg_15_/D (DFQD1)                        0.033     0.000      0.956 r
  data arrival time                                                      0.956

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.956
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.012


  Startpoint: a[40] (input port clocked by clk)
  Endpoint: product5_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[40] (in)                                        0.015     0.001      0.201 f
  a[40] (net)                    1        0.002               0.000      0.201 f
  U2412/ZN (INVD2)                                  0.050     0.033      0.234 r
  n1708 (net)                   10        0.010               0.000      0.234 r
  U267/ZN (ND2D1)                                   0.099     0.074      0.308 f
  n1034 (net)                    9        0.009               0.000      0.308 f
  U2429/ZN (OAI22D1)                                0.099     0.067      0.375 r
  n1005 (net)                    1        0.002               0.000      0.375 r
  U1283/S (FA1D0)                                   0.049     0.183      0.558 f
  n1049 (net)                    1        0.002               0.000      0.558 f
  U477/S (FA1D1)                                    0.043     0.099      0.657 r
  n1056 (net)                    3        0.003               0.000      0.657 r
  U180/ZN (NR2XD0)                                  0.046     0.039      0.696 f
  n2074 (net)                    2        0.003               0.000      0.696 f
  U2451/ZN (OAI21D2)                                0.057     0.050      0.745 r
  n2127 (net)                    2        0.003               0.000      0.745 r
  U1080/ZN (INVD0)                                  0.032     0.035      0.780 f
  n2165 (net)                    2        0.002               0.000      0.780 f
  U2856/ZN (OAI21D1)                                0.055     0.041      0.821 r
  n2170 (net)                    1        0.002               0.000      0.821 r
  U2858/ZN (XNR2D1)                                 0.032     0.088      0.910 r
  n2171 (net)                    1        0.001               0.000      0.910 r
  U2859/Z (AN2XD1)                                  0.033     0.046      0.955 r
  N375 (net)                     1        0.001               0.000      0.955 r
  product5_reg_8_/D (DFQD1)                         0.033     0.000      0.955 r
  data arrival time                                                      0.955

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.955
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U666/ZN (OAI22D0)                                 0.157     0.087      0.440 r
  n853 (net)                     1        0.002               0.000      0.440 r
  U503/S (FA1D1)                                    0.031     0.113      0.554 r
  n895 (net)                     1        0.001               0.000      0.554 r
  U245/S (FA1D0)                                    0.050     0.109      0.663 f
  n902 (net)                     2        0.002               0.000      0.663 f
  U2388/ZN (NR2D1)                                  0.071     0.054      0.717 r
  n2086 (net)                    2        0.003               0.000      0.717 r
  U1796/ZN (OAI21D2)                                0.042     0.043      0.759 f
  n2135 (net)                    2        0.003               0.000      0.759 f
  U1092/ZN (INVD0)                                  0.046     0.040      0.799 r
  n2174 (net)                    2        0.002               0.000      0.799 r
  U376/Z (XOR2D0)                                   0.032     0.101      0.900 r
  n2137 (net)                    1        0.001               0.000      0.900 r
  U1661/Z (CKAN2D1)                                 0.033     0.055      0.955 r
  N310 (net)                     1        0.001               0.000      0.955 r
  product1_reg_7_/D (DFQD1)                         0.033     0.000      0.955 r
  data arrival time                                                      0.955

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.955
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: a[33] (input port clocked by clk)
  Endpoint: product4_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[33] (in)                                        0.031     0.012      0.212 r
  a[33] (net)                   12        0.020               0.000      0.212 r
  U1762/ZN (XNR2D1)                                 0.049     0.094      0.306 r
  n479 (net)                     1        0.004               0.000      0.306 r
  U517/ZN (ND2D3)                                   0.045     0.040      0.346 f
  n461 (net)                     9        0.010               0.000      0.346 f
  U2159/ZN (OAI22D1)                                0.092     0.051      0.397 r
  n418 (net)                     1        0.002               0.000      0.397 r
  U886/S (HA1D0)                                    0.038     0.106      0.503 f
  n428 (net)                     2        0.002               0.000      0.503 f
  U1420/ZN (CKND2D0)                                0.063     0.046      0.549 r
  n1914 (net)                    2        0.002               0.000      0.549 r
  U2164/ZN (INVD1)                                  0.022     0.023      0.572 f
  n429 (net)                     1        0.001               0.000      0.572 f
  U2165/ZN (AOI21D1)                                0.066     0.055      0.627 r
  n1953 (net)                    2        0.002               0.000      0.627 r
  U2166/ZN (OAI21D1)                                0.053     0.048      0.675 f
  n2003 (net)                    2        0.003               0.000      0.675 f
  U602/ZN (AOI21D2)                                 0.063     0.046      0.721 r
  n2083 (net)                    2        0.003               0.000      0.721 r
  U601/ZN (OAI21D2)                                 0.042     0.037      0.758 f
  n2131 (net)                    2        0.003               0.000      0.758 f
  U256/ZN (INVD0)                                   0.046     0.040      0.798 r
  n2183 (net)                    2        0.002               0.000      0.798 r
  U275/Z (XOR2D0)                                   0.032     0.101      0.899 r
  n2133 (net)                    1        0.001               0.000      0.899 r
  U1578/Z (CKAN2D1)                                 0.036     0.055      0.954 r
  N358 (net)                     1        0.001               0.000      0.954 r
  product4_reg_7_/D (DFQD1)                         0.036     0.000      0.954 r
  data arrival time                                                      0.954

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product4_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.033      0.967
  data required time                                                     0.967
  -------------------------------------------------------------------------------
  data required time                                                     0.967
  data arrival time                                                     -0.954
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.013


  Startpoint: a[30] (input port clocked by clk)
  Endpoint: product3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[30] (in)                                        0.017     0.003      0.203 r
  a[30] (net)                    2        0.005               0.000      0.203 r
  U2529/ZN (XNR2D4)                                 0.050     0.116      0.319 f
  n1383 (net)                    6        0.011               0.000      0.319 f
  U220/ZN (NR2XD0)                                  0.075     0.059      0.378 r
  n1397 (net)                    3        0.003               0.000      0.378 r
  U1301/ZN (IND2D0)                                 0.037     0.060      0.438 r
  n1394 (net)                    1        0.001               0.000      0.438 r
  U480/ZN (CKND2D1)                                 0.036     0.026      0.464 f
  n1399 (net)                    1        0.001               0.000      0.464 f
  U244/ZN (CKND2D0)                                 0.072     0.051      0.515 r
  n1413 (net)                    1        0.002               0.000      0.515 r
  U425/S (FA1D1)                                    0.046     0.153      0.668 r
  n1415 (net)                    2        0.003               0.000      0.668 r
  U2592/ZN (ND2D1)                                  0.056     0.047      0.716 f
  n2216 (net)                    3        0.004               0.000      0.716 f
  U546/ZN (NR2D2)                                   0.051     0.043      0.759 r
  n169 (net)                     1        0.004               0.000      0.759 r
  U388/ZN (NR2XD2)                                  0.026     0.028      0.787 f
  n167 (net)                     1        0.005               0.000      0.787 f
  U625/ZN (ND2D4)                                   0.030     0.026      0.813 r
  n2259 (net)                    6        0.009               0.000      0.813 r
  U2886/ZN (XNR2D1)                                 0.029     0.087      0.900 r
  n2261 (net)                    1        0.001               0.000      0.900 r
  U1482/Z (CKAN2D1)                                 0.033     0.054      0.954 r
  n2880 (net)                    1        0.001               0.000      0.954 r
  product3_reg_9_/D (DFQD1)                         0.033     0.000      0.954 r
  data arrival time                                                      0.954

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.954
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: a[18] (input port clocked by clk)
  Endpoint: product2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[18] (in)                                        0.017     0.003      0.203 r
  a[18] (net)                    2        0.005               0.000      0.203 r
  U713/ZN (XNR2D4)                                  0.057     0.112      0.315 r
  n1203 (net)                   11        0.016               0.000      0.315 r
  U2052/ZN (ND2D4)                                  0.039     0.037      0.352 f
  n1205 (net)                    9        0.010               0.000      0.352 f
  U1341/ZN (OAI22D0)                                0.119     0.064      0.416 r
  n1221 (net)                    1        0.001               0.000      0.416 r
  U1340/S (FA1D0)                                   0.048     0.188      0.604 f
  n1214 (net)                    2        0.002               0.000      0.604 f
  U2509/ZN (ND2D1)                                  0.029     0.028      0.632 r
  n2006 (net)                    2        0.002               0.000      0.632 r
  U1415/ZN (INVD0)                                  0.029     0.027      0.659 f
  n1215 (net)                    2        0.002               0.000      0.659 f
  U188/ZN (AOI21D1)                                 0.073     0.061      0.721 r
  n2095 (net)                    1        0.002               0.000      0.721 r
  U723/ZN (OAI21D2)                                 0.040     0.038      0.759 f
  n2139 (net)                    2        0.003               0.000      0.759 f
  U254/ZN (INVD0)                                   0.046     0.039      0.798 r
  n2192 (net)                    2        0.002               0.000      0.798 r
  U383/Z (XOR2D0)                                   0.032     0.101      0.899 r
  n2141 (net)                    1        0.001               0.000      0.899 r
  U1566/Z (CKAN2D1)                                 0.033     0.055      0.954 r
  N326 (net)                     1        0.001               0.000      0.954 r
  product2_reg_7_/D (DFQD1)                         0.033     0.000      0.954 r
  data arrival time                                                      0.954

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.954
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.014


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: product0_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[0] (in)                                         0.015     0.001      0.201 f
  a[0] (net)                     1        0.002               0.000      0.201 f
  U521/ZN (CKND2)                                   0.054     0.034      0.236 r
  n1690 (net)                   10        0.012               0.000      0.236 r
  U225/ZN (ND2D1)                                   0.112     0.082      0.318 f
  n578 (net)                     9        0.010               0.000      0.318 f
  U706/ZN (OAI22D2)                                 0.075     0.056      0.374 r
  n567 (net)                     3        0.003               0.000      0.374 r
  U2223/Z (XOR3D2)                                  0.042     0.184      0.558 f
  n610 (net)                     1        0.002               0.000      0.558 f
  U471/S (FA1D1)                                    0.036     0.092      0.650 r
  n617 (net)                     2        0.002               0.000      0.650 r
  U1427/ZN (CKND2D0)                                0.054     0.044      0.694 f
  n2106 (net)                    2        0.002               0.000      0.694 f
  U762/ZN (OAI21D1)                                 0.075     0.042      0.736 r
  n2147 (net)                    2        0.003               0.000      0.736 r
  U2109/ZN (INVD0)                                  0.036     0.040      0.776 f
  n2210 (net)                    2        0.002               0.000      0.776 f
  U2870/ZN (OAI21D1)                                0.055     0.042      0.818 r
  n2214 (net)                    1        0.002               0.000      0.818 r
  U2871/ZN (XNR2D1)                                 0.032     0.088      0.906 r
  n2215 (net)                    1        0.001               0.000      0.906 r
  U2872/Z (AN2XD1)                                  0.030     0.046      0.952 r
  N295 (net)                     1        0.001               0.000      0.952 r
  product0_reg_8_/D (DFQD1)                         0.030     0.000      0.952 r
  data arrival time                                                      0.952

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.952
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.017


  Startpoint: a[40] (input port clocked by clk)
  Endpoint: product5_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[40] (in)                                        0.015     0.001      0.201 f
  a[40] (net)                    1        0.002               0.000      0.201 f
  U2412/ZN (INVD2)                                  0.050     0.033      0.234 r
  n1708 (net)                   10        0.010               0.000      0.234 r
  U267/ZN (ND2D1)                                   0.099     0.074      0.308 f
  n1034 (net)                    9        0.009               0.000      0.308 f
  U2429/ZN (OAI22D1)                                0.099     0.067      0.375 r
  n1005 (net)                    1        0.002               0.000      0.375 r
  U1283/S (FA1D0)                                   0.049     0.183      0.558 f
  n1049 (net)                    1        0.002               0.000      0.558 f
  U477/S (FA1D1)                                    0.043     0.099      0.657 r
  n1056 (net)                    3        0.003               0.000      0.657 r
  U180/ZN (NR2XD0)                                  0.046     0.039      0.696 f
  n2074 (net)                    2        0.003               0.000      0.696 f
  U2451/ZN (OAI21D2)                                0.057     0.050      0.745 r
  n2127 (net)                    2        0.003               0.000      0.745 r
  U1932/ZN (ND2D2)                                  0.036     0.039      0.784 f
  n239 (net)                     1        0.005               0.000      0.784 f
  U1758/ZN (ND2D4)                                  0.034     0.031      0.815 r
  n2255 (net)                    6        0.011               0.000      0.815 r
  U2884/ZN (XNR2D1)                                 0.032     0.091      0.906 r
  n2257 (net)                    1        0.001               0.000      0.906 r
  U2885/Z (AN2XD1)                                  0.030     0.046      0.951 r
  n2865 (net)                    1        0.001               0.000      0.951 r
  product5_reg_9_/D (DFQD1)                         0.030     0.000      0.951 r
  data arrival time                                                      0.951

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_9_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.031      0.969
  data required time                                                     0.969
  -------------------------------------------------------------------------------
  data required time                                                     0.969
  data arrival time                                                     -0.951
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.017


  Startpoint: a[22] (input port clocked by clk)
  Endpoint: product2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[22] (in)                                        0.016     0.003      0.203 r
  a[22] (net)                    2        0.005               0.000      0.203 r
  U1826/ZN (XNR2D4)                                 0.052     0.108      0.311 r
  n1257 (net)                    9        0.013               0.000      0.311 r
  U511/ZN (ND2D3)                                   0.054     0.046      0.357 f
  n1136 (net)                    9        0.012               0.000      0.357 f
  U577/ZN (OAI22D2)                                 0.068     0.040      0.397 r
  n1160 (net)                    1        0.002               0.000      0.397 r
  U198/CO (HA1D0)                                   0.056     0.083      0.480 r
  n1138 (net)                    1        0.002               0.000      0.480 r
  U465/CO (FA1D1)                                   0.039     0.068      0.548 r
  n1147 (net)                    2        0.003               0.000      0.548 r
  U1882/Z (XOR3D2)                                  0.044     0.159      0.707 f
  n1229 (net)                    2        0.003               0.000      0.707 f
  U1332/ZN (NR2D1)                                  0.056     0.045      0.751 r
  n1453 (net)                    2        0.002               0.000      0.751 r
  U715/ZN (IND2D2)                                  0.032     0.052      0.803 r
  n1650 (net)                    3        0.005               0.000      0.803 r
  U576/ZN (INVD2)                                   0.014     0.016      0.819 f
  n1298 (net)                    2        0.002               0.000      0.819 f
  U163/ZN (ND3D1)                                   0.046     0.030      0.849 r
  n224 (net)                     3        0.003               0.000      0.849 r
  U1133/ZN (CKND2D0)                                0.037     0.034      0.883 f
  n150 (net)                     1        0.001               0.000      0.883 f
  U1132/ZN (AOI21D0)                                0.084     0.055      0.938 r
  N334 (net)                     1        0.001               0.000      0.938 r
  product2_reg_15_/D (DFQD1)                        0.084     0.000      0.938 r
  data arrival time                                                      0.938

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product2_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.044      0.956
  data required time                                                     0.956
  -------------------------------------------------------------------------------
  data required time                                                     0.956
  data arrival time                                                     -0.938
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_21_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_21_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_20_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_20_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_19_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_19_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_18_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_18_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_17_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_17_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: product7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_3_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product7_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product7_reg_6_/Q (DFQD1)                         0.022     0.126      0.126 f
  product7[6] (net)              2        0.002               0.000      0.126 f
  U965/ZN (CKND2D0)                                 0.070     0.047      0.173 r
  n2567 (net)                    3        0.002               0.000      0.173 r
  U1219/ZN (OAI21D0)                                0.050     0.049      0.222 f
  n2050 (net)                    1        0.001               0.000      0.222 f
  U2826/ZN (AOI21D1)                                0.055     0.056      0.278 r
  n2052 (net)                    1        0.001               0.000      0.278 r
  U2827/ZN (OAI21D1)                                0.039     0.045      0.323 f
  n2547 (net)                    2        0.002               0.000      0.323 f
  U2828/ZN (AOI21D1)                                0.080     0.052      0.375 r
  n2546 (net)                    2        0.003               0.000      0.375 r
  U557/ZN (OAI21D1)                                 0.041     0.036      0.411 f
  n2317 (net)                    1        0.001               0.000      0.411 f
  U2907/CO (FA1D0)                                  0.037     0.090      0.501 f
  n2316 (net)                    1        0.001               0.000      0.501 f
  U2906/CO (FA1D0)                                  0.037     0.089      0.590 f
  n2315 (net)                    1        0.001               0.000      0.590 f
  U2905/CO (FA1D0)                                  0.050     0.101      0.691 f
  n2541 (net)                    2        0.002               0.000      0.691 f
  U971/ZN (INVD0)                                   0.035     0.034      0.725 r
  n2056 (net)                    1        0.001               0.000      0.725 r
  U556/ZN (OAI21D1)                                 0.034     0.027      0.752 f
  n2312 (net)                    1        0.001               0.000      0.752 f
  U2904/CO (FA1D0)                                  0.037     0.088      0.840 f
  n2057 (net)                    1        0.001               0.000      0.840 f
  U2829/ZN (INVD1)                                  0.053     0.041      0.881 r
  N198 (net)                     6        0.005               0.000      0.881 r
  psum_0_3_reg_16_/D (EDFQD1)                       0.053     0.000      0.881 r
  data arrival time                                                      0.881

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_3_reg_16_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.101      0.899
  data required time                                                     0.899
  -------------------------------------------------------------------------------
  data required time                                                     0.899
  data arrival time                                                     -0.881
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: product1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.017     0.003      0.203 r
  a[10] (net)                    2        0.005               0.000      0.203 r
  U2335/ZN (XNR2D4)                                 0.054     0.110      0.313 r
  n882 (net)                    11        0.015               0.000      0.313 r
  U221/ZN (ND2D3)                                   0.045     0.041      0.354 f
  n91 (net)                      9        0.009               0.000      0.354 f
  U666/ZN (OAI22D0)                                 0.157     0.087      0.440 r
  n853 (net)                     1        0.002               0.000      0.440 r
  U503/S (FA1D1)                                    0.031     0.113      0.554 r
  n895 (net)                     1        0.001               0.000      0.554 r
  U245/S (FA1D0)                                    0.050     0.109      0.663 f
  n902 (net)                     2        0.002               0.000      0.663 f
  U2388/ZN (NR2D1)                                  0.071     0.054      0.717 r
  n2086 (net)                    2        0.003               0.000      0.717 r
  U1796/ZN (OAI21D2)                                0.042     0.043      0.759 f
  n2135 (net)                    2        0.003               0.000      0.759 f
  U1795/ZN (ND2D2)                                  0.035     0.033      0.792 r
  n909 (net)                     3        0.005               0.000      0.792 r
  U570/ZN (ND2D2)                                   0.022     0.023      0.816 f
  n2286 (net)                    1        0.002               0.000      0.816 f
  U593/ZN (ND2D2)                                   0.023     0.018      0.834 r
  n279 (net)                     1        0.002               0.000      0.834 r
  U534/ZN (ND2D2)                                   0.032     0.025      0.859 f
  n2227 (net)                    2        0.003               0.000      0.859 f
  U2874/ZN (AOI21D1)                                0.046     0.031      0.891 r
  n2228 (net)                    1        0.001               0.000      0.891 r
  U1663/Z (CKAN2D1)                                 0.033     0.058      0.949 r
  n2837 (net)                    1        0.001               0.000      0.949 r
  product1_reg_15_/D (DFQD1)                        0.033     0.000      0.949 r
  data arrival time                                                      0.949

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product1_reg_15_/CP (DFQD1)                                 0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.949
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.018


  Startpoint: a[26] (input port clocked by clk)
  Endpoint: product3_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[26] (in)                                        0.017     0.003      0.203 r
  a[26] (net)                    2        0.005               0.000      0.203 r
  U2534/ZN (XNR2D4)                                 0.057     0.112      0.315 r
  n1385 (net)                   11        0.016               0.000      0.315 r
  U2535/ZN (ND2D4)                                  0.032     0.032      0.347 f
  n1387 (net)                    5        0.007               0.000      0.347 f
  U2563/ZN (OAI22D1)                                0.118     0.062      0.409 r
  n1351 (net)                    1        0.003               0.000      0.409 r
  U2566/S (HA1D1)                                   0.029     0.090      0.498 f
  n1360 (net)                    2        0.002               0.000      0.498 f
  U1444/ZN (CKND2D0)                                0.056     0.039      0.538 r
  n1930 (net)                    2        0.002               0.000      0.538 r
  U249/ZN (INVD0)                                   0.026     0.029      0.567 f
  n1361 (net)                    1        0.001               0.000      0.567 f
  U531/ZN (AOI21D1)                                 0.066     0.056      0.623 r
  n1971 (net)                    2        0.002               0.000      0.623 r
  U2571/ZN (OAI21D1)                                0.052     0.048      0.671 f
  n2020 (net)                    2        0.003               0.000      0.671 f
  U2581/ZN (AOI21D2)                                0.062     0.046      0.717 r
  n2101 (net)                    2        0.003               0.000      0.717 r
  U395/ZN (OAI21D2)                                 0.040     0.036      0.753 f
  n2143 (net)                    2        0.003               0.000      0.753 f
  U636/ZN (INVD0)                                   0.046     0.039      0.792 r
  n2218 (net)                    2        0.002               0.000      0.792 r
  U378/Z (XOR2D0)                                   0.032     0.101      0.893 r
  n2145 (net)                    1        0.001               0.000      0.893 r
  U1649/Z (CKAN2D1)                                 0.033     0.055      0.948 r
  N342 (net)                     1        0.001               0.000      0.948 r
  product3_reg_7_/D (DFQD1)                         0.033     0.000      0.948 r
  data arrival time                                                      0.948

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product3_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.948
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.020


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: product0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.017     0.003      0.203 r
  a[4] (net)                     2        0.005               0.000      0.203 r
  U2187/ZN (XNR2D4)                                 0.056     0.111      0.314 r
  n597 (net)                    11        0.016               0.000      0.314 r
  U2189/ZN (CKND2D4)                                0.035     0.034      0.348 f
  n599 (net)                     7        0.009               0.000      0.348 f
  U1252/Z (CKBD1)                                   0.027     0.045      0.393 f
  n564 (net)                     3        0.003               0.000      0.393 f
  U628/ZN (OAI22D0)                                 0.161     0.085      0.478 r
  n611 (net)                     1        0.002               0.000      0.478 r
  U471/S (FA1D1)                                    0.032     0.170      0.648 f
  n617 (net)                     2        0.002               0.000      0.648 f
  U1427/ZN (CKND2D0)                                0.062     0.044      0.692 r
  n2106 (net)                    2        0.002               0.000      0.692 r
  U762/ZN (OAI21D1)                                 0.049     0.052      0.745 f
  n2147 (net)                    2        0.003               0.000      0.745 f
  U2109/ZN (INVD0)                                  0.047     0.042      0.786 r
  n2210 (net)                    2        0.002               0.000      0.786 r
  U371/Z (XOR2D0)                                   0.032     0.101      0.887 r
  n2149 (net)                    1        0.001               0.000      0.887 r
  U1589/Z (CKAN2D1)                                 0.033     0.055      0.942 r
  N294 (net)                     1        0.001               0.000      0.942 r
  product0_reg_7_/D (DFQD1)                         0.033     0.000      0.942 r
  data arrival time                                                      0.942

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product0_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.942
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.025


  Startpoint: b[44] (input port clocked by clk)
  Endpoint: product5_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  b[44] (in)                                        0.015     0.002      0.202 r
  b[44] (net)                    4        0.003               0.000      0.202 r
  U832/ZN (XNR2D0)                                  0.049     0.114      0.316 f
  n1018 (net)                    2        0.002               0.000      0.316 f
  U1790/ZN (OAI22D1)                                0.081     0.060      0.376 r
  n1023 (net)                    1        0.001               0.000      0.376 r
  U765/S (FA1D0)                                    0.046     0.177      0.553 f
  n1045 (net)                    2        0.002               0.000      0.553 f
  U801/ZN (CKND2D0)                                 0.062     0.048      0.601 r
  n1945 (net)                    2        0.002               0.000      0.601 r
  U2448/ZN (OAI21D1)                                0.049     0.052      0.653 f
  n1993 (net)                    2        0.003               0.000      0.653 f
  U2450/ZN (AOI21D2)                                0.067     0.052      0.706 r
  n2077 (net)                    2        0.004               0.000      0.706 r
  U2451/ZN (OAI21D2)                                0.042     0.038      0.744 f
  n2127 (net)                    2        0.003               0.000      0.744 f
  U1080/ZN (INVD0)                                  0.046     0.039      0.783 r
  n2165 (net)                    2        0.002               0.000      0.783 r
  U370/Z (XOR2D0)                                   0.032     0.101      0.884 r
  n2129 (net)                    1        0.001               0.000      0.884 r
  U1638/Z (CKAN2D1)                                 0.033     0.055      0.939 r
  N374 (net)                     1        0.001               0.000      0.939 r
  product5_reg_7_/D (DFQD1)                         0.033     0.000      0.939 r
  data arrival time                                                      0.939

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product5_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.939
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.028


  Startpoint: a[56] (input port clocked by clk)
  Endpoint: product7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[56] (in)                                        0.014     0.001      0.201 f
  a[56] (net)                    1        0.001               0.000      0.201 f
  U227/ZN (INVD1)                                   0.111     0.065      0.265 r
  n1768 (net)                   10        0.012               0.000      0.265 r
  U2057/ZN (ND2D2)                                  0.061     0.063      0.328 f
  n1515 (net)                    9        0.009               0.000      0.328 f
  U2629/ZN (OAI22D1)                                0.113     0.066      0.394 r
  n1494 (net)                    1        0.003               0.000      0.394 r
  U2071/S (HA1D0)                                   0.053     0.114      0.509 r
  n1499 (net)                    1        0.002               0.000      0.509 r
  U2638/S (FA1D1)                                   0.033     0.090      0.599 f
  n1492 (net)                    2        0.002               0.000      0.599 f
  U2631/Z (OR2D1)                                   0.031     0.060      0.658 f
  n1987 (net)                    2        0.003               0.000      0.658 f
  U2634/ZN (AOI21D2)                                0.067     0.048      0.706 r
  n2071 (net)                    2        0.004               0.000      0.706 r
  U2640/ZN (OAI21D2)                                0.038     0.038      0.745 f
  n2122 (net)                    2        0.003               0.000      0.745 f
  U1071/ZN (INVD0)                                  0.046     0.039      0.783 r
  n2157 (net)                    2        0.002               0.000      0.783 r
  U380/Z (XOR2D0)                                   0.032     0.101      0.884 r
  n2124 (net)                    1        0.001               0.000      0.884 r
  U1614/Z (CKAN2D1)                                 0.033     0.055      0.939 r
  N406 (net)                     1        0.001               0.000      0.939 r
  product7_reg_7_/D (DFQD1)                         0.033     0.000      0.939 r
  data arrival time                                                      0.939

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product7_reg_7_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.032      0.968
  data required time                                                     0.968
  -------------------------------------------------------------------------------
  data required time                                                     0.968
  data arrival time                                                     -0.939
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.029


  Startpoint: product3_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product3_reg_1_/CP (DFQD1)                        0.000     0.000      0.000 r
  product3_reg_1_/Q (DFQD1)                         0.020     0.124      0.124 f
  product3[1] (net)              2        0.001               0.000      0.124 f
  U1095/ZN (NR2D0)                                  0.085     0.060      0.184 r
  n2471 (net)                    2        0.002               0.000      0.184 r
  U911/ZN (OAI21D0)                                 0.062     0.058      0.242 f
  n2460 (net)                    2        0.002               0.000      0.242 f
  U2802/ZN (AOI21D1)                                0.067     0.055      0.297 r
  n2436 (net)                    2        0.002               0.000      0.297 r
  U2806/ZN (OAI21D1)                                0.039     0.038      0.335 f
  n2425 (net)                    2        0.002               0.000      0.335 f
  U463/ZN (AOI21D1)                                 0.080     0.052      0.387 r
  n2424 (net)                    2        0.003               0.000      0.387 r
  U615/ZN (OAI21D1)                                 0.041     0.036      0.423 f
  n2305 (net)                    1        0.001               0.000      0.423 f
  U2899/CO (FA1D0)                                  0.037     0.090      0.513 f
  n2304 (net)                    1        0.001               0.000      0.513 f
  U2898/CO (FA1D0)                                  0.037     0.089      0.602 f
  n2303 (net)                    1        0.001               0.000      0.602 f
  U2897/CO (FA1D0)                                  0.053     0.104      0.706 f
  n2419 (net)                    2        0.003               0.000      0.706 f
  U614/ZN (INVD1)                                   0.024     0.023      0.729 r
  n2036 (net)                    1        0.001               0.000      0.729 r
  U259/ZN (OAI21D0)                                 0.048     0.035      0.764 f
  n2300 (net)                    1        0.001               0.000      0.764 f
  U2896/S (FA1D0)                                   0.036     0.106      0.869 r
  N163 (net)                     1        0.001               0.000      0.869 r
  psum_0_1_reg_15_/D (EDFQD1)                       0.036     0.000      0.869 r
  data arrival time                                                      0.869

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_1_reg_15_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.097      0.903
  data required time                                                     0.903
  -------------------------------------------------------------------------------
  data required time                                                     0.903
  data arrival time                                                     -0.869
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.034


  Startpoint: a[52] (input port clocked by clk)
  Endpoint: product6_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[52] (in)                                        0.017     0.003      0.203 r
  a[52] (net)                    2        0.005               0.000      0.203 r
  U716/ZN (XNR2D4)                                  0.056     0.111      0.314 r
  n752 (net)                    10        0.015               0.000      0.314 r
  U1980/ZN (ND2D4)                                  0.035     0.034      0.348 f
  n753 (net)                     7        0.008               0.000      0.348 f
  U1976/ZN (OAI22D1)                                0.092     0.049      0.397 r
  n675 (net)                     1        0.002               0.000      0.397 r
  U210/CO (HA1D0)                                   0.039     0.078      0.475 r
  n709 (net)                     1        0.001               0.000      0.475 r
  U2296/S (FA1D0)                                   0.053     0.165      0.640 r
  n684 (net)                     2        0.002               0.000      0.640 r
  U1437/ZN (CKND2D0)                                0.054     0.049      0.689 f
  n2112 (net)                    2        0.002               0.000      0.689 f
  U900/ZN (OAI21D1)                                 0.066     0.040      0.729 r
  n2152 (net)                    2        0.002               0.000      0.729 r
  U2851/ZN (INVD1)                                  0.025     0.027      0.756 f
  n2201 (net)                    2        0.002               0.000      0.756 f
  U2869/ZN (OAI21D1)                                0.055     0.040      0.796 r
  n2206 (net)                    1        0.002               0.000      0.796 r
  U372/ZN (XNR2D0)                                  0.032     0.082      0.878 r
  n2207 (net)                    1        0.001               0.000      0.878 r
  U260/Z (CKAN2D1)                                  0.036     0.055      0.933 r
  N391 (net)                     1        0.001               0.000      0.933 r
  product6_reg_8_/D (DFQD1)                         0.036     0.000      0.933 r
  data arrival time                                                      0.933

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  product6_reg_8_/CP (DFQD1)                                  0.000      1.000 r
  library setup time                                         -0.033      0.967
  data required time                                                     0.967
  -------------------------------------------------------------------------------
  data required time                                                     0.967
  data arrival time                                                     -0.933
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.034


  Startpoint: product1_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: psum_0_0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_8in            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  product1_reg_6_/CP (DFQD1)                        0.000     0.000      0.000 r
  product1_reg_6_/Q (DFQD1)                         0.020     0.124      0.124 f
  product1[6] (net)              2        0.001               0.000      0.124 f
  U1059/ZN (NR2D0)                                  0.109     0.073      0.197 r
  n2383 (net)                    3        0.002               0.000      0.197 r
  U764/ZN (NR2D0)                                   0.043     0.045      0.243 f
  n2061 (net)                    2        0.002               0.000      0.243 f
  U2835/ZN (AOI21D1)                                0.055     0.038      0.281 r
  n2062 (net)                    1        0.001               0.000      0.281 r
  U2836/ZN (OAI21D1)                                0.039     0.045      0.326 f
  n2364 (net)                    2        0.002               0.000      0.326 f
  U2837/ZN (AOI21D1)                                0.075     0.049      0.375 r
  n2363 (net)                    2        0.002               0.000      0.375 r
  U1604/ZN (OAI21D0)                                0.051     0.047      0.422 f
  n2323 (net)                    1        0.001               0.000      0.422 f
  U2911/CO (FA1D0)                                  0.037     0.093      0.515 f
  n2322 (net)                    1        0.001               0.000      0.515 f
  U2910/CO (FA1D0)                                  0.037     0.089      0.604 f
  n2321 (net)                    1        0.001               0.000      0.604 f
  U2909/CO (FA1D0)                                  0.050     0.101      0.705 f
  n2358 (net)                    2        0.002               0.000      0.705 f
  U1431/ZN (INVD0)                                  0.035     0.034      0.739 r
  n2066 (net)                    1        0.001               0.000      0.739 r
  U2838/ZN (OAI21D1)                                0.034     0.027      0.766 f
  n2318 (net)                    1        0.001               0.000      0.766 f
  U2908/S (FA1D0)                                   0.036     0.102      0.867 r
  N146 (net)                     1        0.001               0.000      0.867 r
  psum_0_0_reg_15_/D (EDFQD1)                       0.036     0.000      0.867 r
  data arrival time                                                      0.867

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  psum_0_0_reg_15_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.097      0.903
  data required time                                                     0.903
  -------------------------------------------------------------------------------
  data required time                                                     0.903
  data arrival time                                                     -0.867
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.036


1
