/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [21:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_36z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire [27:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_61z;
  wire celloutsig_0_69z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_81z;
  wire [9:0] celloutsig_0_84z;
  wire [2:0] celloutsig_0_85z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[87] ? in_data[48] : in_data[94];
  assign celloutsig_0_69z = celloutsig_0_4z[23] ? celloutsig_0_32z[2] : celloutsig_0_61z[2];
  assign celloutsig_0_7z = celloutsig_0_4z[24] ? in_data[1] : celloutsig_0_0z;
  assign celloutsig_1_16z = celloutsig_1_13z ? in_data[133] : in_data[103];
  assign celloutsig_0_12z = celloutsig_0_9z[0] ? celloutsig_0_0z : celloutsig_0_11z[0];
  assign celloutsig_0_27z = celloutsig_0_6z[6] ? celloutsig_0_5z[1] : celloutsig_0_11z[6];
  assign celloutsig_0_44z = ~(celloutsig_0_36z[0] | celloutsig_0_29z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | celloutsig_1_0z[3]);
  assign celloutsig_1_15z = ~(celloutsig_1_1z | celloutsig_1_10z[0]);
  assign celloutsig_0_38z = celloutsig_0_34z[5] | ~(celloutsig_0_21z[2]);
  assign celloutsig_0_15z = celloutsig_0_13z[5] | in_data[77];
  assign celloutsig_1_1z = { celloutsig_1_0z[6], celloutsig_1_0z, celloutsig_1_0z } > { in_data[108:97], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[14:11] > { celloutsig_1_0z[6:4], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_0z[7:0] > { celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_17z = { celloutsig_1_3z[2:0], celloutsig_1_11z, celloutsig_1_15z } > celloutsig_1_3z[8:1];
  assign celloutsig_0_10z = { celloutsig_0_6z[15:9], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } > { celloutsig_0_2z[1], celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[6], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z } > celloutsig_0_5z[4:1];
  assign celloutsig_0_3z = in_data[50:42] * { in_data[88:81], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_3z[7:3] * in_data[9:5];
  assign celloutsig_0_6z = { in_data[65:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * celloutsig_0_4z[26:10];
  assign celloutsig_0_81z = { celloutsig_0_25z, celloutsig_0_33z } * { celloutsig_0_37z[14:6], celloutsig_0_69z };
  assign celloutsig_0_84z = { celloutsig_0_26z[6:0], celloutsig_0_55z } * in_data[66:57];
  assign celloutsig_1_0z = in_data[111:101] * in_data[187:177];
  assign celloutsig_0_8z = { celloutsig_0_5z[0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z } * { celloutsig_0_4z[14:11], celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_10z[6:4], celloutsig_1_9z } * celloutsig_1_4z[12:9];
  assign celloutsig_0_9z = celloutsig_0_6z[11:8] * { celloutsig_0_3z[7:6], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_14z[8:5] * { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[8:6], celloutsig_0_0z } * { in_data[64:63], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_14z[7:2], celloutsig_0_23z } * { celloutsig_0_13z[8:1], celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_4z[5:3], celloutsig_0_27z } * celloutsig_0_2z;
  assign celloutsig_0_30z = { celloutsig_0_23z[6:1], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_29z } * { celloutsig_0_17z[2], celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_34z = - celloutsig_0_30z[19:2];
  assign celloutsig_0_55z = - celloutsig_0_37z[6:4];
  assign celloutsig_0_45z = ~ { celloutsig_0_4z[26:23], celloutsig_0_33z };
  assign celloutsig_1_18z = ~ { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_7z = & celloutsig_1_4z[16:12];
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = ~^ celloutsig_0_13z[8:4];
  assign celloutsig_0_32z = celloutsig_0_31z[3:0] << celloutsig_0_9z;
  assign celloutsig_0_36z = celloutsig_0_6z[12:1] << { celloutsig_0_26z[10:0], celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[29:24], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } << { in_data[92:66], celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[94:91], celloutsig_0_7z, celloutsig_0_9z } << { celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_23z[6:2] << { celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_11z[6:1] >>> celloutsig_0_13z[8:3];
  assign celloutsig_0_37z = { celloutsig_0_23z[4:2], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z } >>> { celloutsig_0_34z[5], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_33z };
  assign celloutsig_0_85z = { celloutsig_0_81z[9:8], celloutsig_0_44z } >>> celloutsig_0_33z[2:0];
  assign celloutsig_1_4z = { celloutsig_1_3z[14:1], celloutsig_1_3z } >>> { in_data[169:157], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_4z[23:12] >>> { celloutsig_1_2z[3], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_8z[9:2] >>> { celloutsig_1_8z[8:4], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_3z[5], celloutsig_0_11z } >>> { celloutsig_0_8z[7:3], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_5z[1:0], celloutsig_0_12z } >>> { celloutsig_0_18z[2:1], celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_3z[7:4] >>> celloutsig_0_9z;
  assign celloutsig_1_3z = in_data[185:171] - { in_data[137:125], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_3z[5:2] - { celloutsig_1_11z[1:0], celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_13z = celloutsig_0_3z - { celloutsig_0_3z[8:4], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_3z[8:2] - celloutsig_0_13z[6:0];
  assign celloutsig_0_21z = celloutsig_0_9z[3:1] - celloutsig_0_17z[6:4];
  assign celloutsig_0_23z = { in_data[44:42], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_20z } - { celloutsig_0_3z[8:2], celloutsig_0_7z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_61z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_61z = { celloutsig_0_45z[5:4], celloutsig_0_38z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_2z = celloutsig_1_0z[10:7];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_18z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_18z = celloutsig_0_13z[6:4];
  assign { out_data[134:128], out_data[99:96], out_data[41:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
