/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  reg [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  reg [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [46:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [45:0] _00_;
  always_latch
    if (!clkin_data[64]) _00_ = 46'h000000000000;
    else if (!clkin_data[0]) _00_ = { in_data[138:120], celloutsig_1_4z[8:1], celloutsig_1_0z, celloutsig_1_1z };
  assign { celloutsig_1_5z[46:20], celloutsig_1_5z[18:0] } = _00_;
  assign celloutsig_1_6z = ~((celloutsig_1_4z[1] | celloutsig_1_4z[1]) & (celloutsig_1_3z | celloutsig_1_4z[8]));
  assign celloutsig_1_18z = celloutsig_1_16z ^ celloutsig_1_11z;
  assign celloutsig_1_12z = { celloutsig_1_5z[30:20], 1'h0, celloutsig_1_5z[18], celloutsig_1_10z } >= { celloutsig_1_5z[37:20], 1'h0, celloutsig_1_5z[18:16], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_2z = ! { celloutsig_1_0z[11:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = ! in_data[133:122];
  assign celloutsig_0_1z = celloutsig_0_0z[7] ? in_data[81:78] : celloutsig_0_0z[5:2];
  assign celloutsig_1_7z = celloutsig_1_0z[16:4] != { celloutsig_1_5z[30:21], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[179:168] !== celloutsig_1_0z[13:2];
  assign celloutsig_1_9z = { in_data[162:140], celloutsig_1_3z, celloutsig_1_3z } !== { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_13z = in_data[172:144] !== { celloutsig_1_5z[4:0], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_8z[8:7], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z } !== { celloutsig_1_0z[5:4], celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_1_8z = ~ celloutsig_1_5z[44:30];
  assign celloutsig_1_0z = in_data[143:126] | in_data[151:134];
  assign celloutsig_0_9z = | celloutsig_0_8z[10:1];
  assign celloutsig_1_3z = | celloutsig_1_0z[16:1];
  assign celloutsig_0_0z = in_data[9:2] ^ in_data[93:86];
  assign celloutsig_0_2z = { in_data[49:44], celloutsig_0_1z } ^ in_data[35:26];
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_2z[5:2], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_4z[8:4], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_16z = ~((celloutsig_1_12z & celloutsig_1_13z) | (1'h0 & celloutsig_1_5z[8]));
  assign celloutsig_1_4z[8:1] = in_data[169:162] ^ { celloutsig_1_0z[9:3], celloutsig_1_1z };
  assign celloutsig_1_4z[0] = 1'h0;
  assign celloutsig_1_5z[19] = 1'h0;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
