--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 13.100 ns
From           : Rst_UART
To             : design4TJN:inst|inst42
From Clock     : --
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 34.700 ns
From           : design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1]
To             : UB
From Clock     : UART_Recieve
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.800 ns
From           : Rst_UART
To             : design4TJN:inst|inst39
From Clock     : --
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Clock Setup: 'Sim_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 30.12 MHz ( period = 33.200 ns )
From           : design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1]
To             : design4TJN:inst|inst2
From Clock     : Sim_CLK
To Clock       : Sim_CLK
Failed Paths   : 0

Type           : Clock Hold: 'Sim_CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : design4TJN:inst|inst31
To             : design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1]
From Clock     : Sim_CLK
To Clock       : Sim_CLK
Failed Paths   : 8

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 8

--------------------------------------------------------------------------------------

