
*** Running vivado
    with args -log neo430_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neo430_test.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source neo430_test.tcl -notrace
Command: open_checkpoint /usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1262.453 ; gain = 0.000 ; free physical = 13737 ; free virtual = 34503
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1947.109 ; gain = 0.000 ; free physical = 13052 ; free virtual = 33818
Restored from archive | CPU: 0.210000 secs | Memory: 0.930603 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1947.109 ; gain = 0.000 ; free physical = 13052 ; free virtual = 33818
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:01:03 . Memory (MB): peak = 1947.109 ; gain = 684.660 ; free physical = 13052 ; free virtual = 33818
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.141 ; gain = 79.031 ; free physical = 13047 ; free virtual = 33813
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/CAD/Xilinx/2018.1/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2282.859 ; gain = 0.000 ; free physical = 12932 ; free virtual = 33714
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cfa91cd5

Time (s): cpu = 00:03:23 ; elapsed = 00:04:10 . Memory (MB): peak = 2282.859 ; gain = 167.719 ; free physical = 12932 ; free virtual = 33714

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: ee03057c

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12936 ; free virtual = 33717
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c6392db9

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12936 ; free virtual = 33717
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1047c3180

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12936 ; free virtual = 33717
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 72 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1047c3180

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12936 ; free virtual = 33717
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1047c3180

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12935 ; free virtual = 33717
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1469665ac

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12935 ; free virtual = 33717
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.863 ; gain = 0.000 ; free physical = 12935 ; free virtual = 33717
Ending Logic Optimization Task | Checksum: 1469665ac

Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 2282.863 ; gain = 167.723 ; free physical = 12935 ; free virtual = 33717

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.090 | TNS=-21.447 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 248399511

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12916 ; free virtual = 33697
Ending Power Optimization Task | Checksum: 248399511

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.090 ; gain = 448.227 ; free physical = 12924 ; free virtual = 33705
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:28 ; elapsed = 00:04:15 . Memory (MB): peak = 2731.090 ; gain = 783.980 ; free physical = 12924 ; free virtual = 33705
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12916 ; free virtual = 33699
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_drc_opted.rpt -pb neo430_test_drc_opted.pb -rpx neo430_test_drc_opted.rpx
Command: report_drc -file neo430_test_drc_opted.rpt -pb neo430_test_drc_opted.pb -rpx neo430_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_test_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_test_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_top_test_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_top_test_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12913 ; free virtual = 33697
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16b8083ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12913 ; free virtual = 33697
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12918 ; free virtual = 33702

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f733ae69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12914 ; free virtual = 33697

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d5610a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12908 ; free virtual = 33691

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d5610a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12908 ; free virtual = 33691
Phase 1 Placer Initialization | Checksum: 1d5610a8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.090 ; gain = 0.000 ; free physical = 12908 ; free virtual = 33691

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b2239eec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12888 ; free virtual = 33671

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b2239eec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12888 ; free virtual = 33671

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17524c22e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12888 ; free virtual = 33671

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110ff136b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12888 ; free virtual = 33671

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177596d36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12888 ; free virtual = 33671

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12afb7ab0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12886 ; free virtual = 33669

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13af8c5aa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12886 ; free virtual = 33669

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 155951a31

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12886 ; free virtual = 33669
Phase 3 Detail Placement | Checksum: 155951a31

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12886 ; free virtual = 33669

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d73c9760

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d73c9760

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33668
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.569. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13d89d922

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669
Phase 4.1 Post Commit Optimization | Checksum: 13d89d922

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13d89d922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13d89d922

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16352c603

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16352c603

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12885 ; free virtual = 33669
Ending Placer Task | Checksum: 108ab6be3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12894 ; free virtual = 33678
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2755.113 ; gain = 24.023 ; free physical = 12894 ; free virtual = 33678
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12883 ; free virtual = 33673
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file neo430_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12844 ; free virtual = 33629
INFO: [runtcl-4] Executing : report_utilization -file neo430_test_utilization_placed.rpt -pb neo430_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12856 ; free virtual = 33642
INFO: [runtcl-4] Executing : report_control_sets -verbose -file neo430_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12856 ; free virtual = 33642
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2ac9be56 ConstDB: 0 ShapeSum: dde1ad8d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10492ee6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12778 ; free virtual = 33564
Post Restoration Checksum: NetGraph: bd70f3f2 NumContArr: 4721fa78 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10492ee6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12779 ; free virtual = 33565

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10492ee6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12749 ; free virtual = 33535

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10492ee6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12749 ; free virtual = 33535
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f8499211

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12740 ; free virtual = 33525
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.548  | TNS=0.000  | WHS=-0.167 | THS=-97.670|

Phase 2 Router Initialization | Checksum: 13b2d95bf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33525

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15ab6bfe3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12741 ; free virtual = 33527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 552
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.429  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b9e5c558

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.429  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19bfb9a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524
Phase 4 Rip-up And Reroute | Checksum: 19bfb9a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19bfb9a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19bfb9a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524
Phase 5 Delay and Skew Optimization | Checksum: 19bfb9a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17dcee824

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.517  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c7b1069a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524
Phase 6 Post Hold Fix | Checksum: c7b1069a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.896277 %
  Global Horizontal Routing Utilization  = 1.15383 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160eef1e1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12739 ; free virtual = 33524

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160eef1e1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12738 ; free virtual = 33524

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c3effcee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12738 ; free virtual = 33524

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.517  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c3effcee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12738 ; free virtual = 33524
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12771 ; free virtual = 33556

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12771 ; free virtual = 33556
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2755.113 ; gain = 0.000 ; free physical = 12758 ; free virtual = 33551
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_drc_routed.rpt -pb neo430_test_drc_routed.pb -rpx neo430_test_drc_routed.rpx
Command: report_drc -file neo430_test_drc_routed.rpt -pb neo430_test_drc_routed.pb -rpx neo430_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file neo430_test_methodology_drc_routed.rpt -pb neo430_test_methodology_drc_routed.pb -rpx neo430_test_methodology_drc_routed.rpx
Command: report_methodology -file neo430_test_methodology_drc_routed.rpt -pb neo430_test_methodology_drc_routed.pb -rpx neo430_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /usersc/ng18731/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_1/top/top.runs/impl_1/neo430_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file neo430_test_power_routed.rpt -pb neo430_test_power_summary_routed.pb -rpx neo430_test_power_routed.rpx
Command: report_power -file neo430_test_power_routed.rpt -pb neo430_test_power_summary_routed.pb -rpx neo430_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file neo430_test_route_status.rpt -pb neo430_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file neo430_test_timing_summary_routed.rpt -pb neo430_test_timing_summary_routed.pb -rpx neo430_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file neo430_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file neo430_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force neo430_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_test_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_test_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_test_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_top_test_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_top_test_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_test_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_top_test_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_test_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11087104 bits.
Writing bitstream ./neo430_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2807.918 ; gain = 52.805 ; free physical = 12713 ; free virtual = 33506
INFO: [Common 17-206] Exiting Vivado at Mon Jul  2 12:35:03 2018...
