

================================================================
== Vitis HLS Report for 'cnn_Pipeline_3'
================================================================
* Date:           Wed Apr 19 17:49:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      79|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      23|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      23|     151|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_154_fu_118_p2    |         +|   0|  0|  13|           4|           1|
    |empty_158_fu_206_p2    |         +|   0|  0|   7|           7|           7|
    |next_mul_fu_150_p2     |         +|   0|  0|  15|           8|           5|
    |next_urem_fu_130_p2    |         +|   0|  0|  13|           4|           1|
    |empty_156_fu_190_p2    |         -|   0|  0|   7|           7|           7|
    |empty_155_fu_136_p2    |      icmp|   0|  0|   9|           4|           2|
    |exitcond498_fu_112_p2  |      icmp|   0|  0|   9|           4|           4|
    |idx_urem_fu_142_p3     |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  79|          40|          33|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index37_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul_load       |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem_load      |   9|          2|    4|          8|
    |loop_index37_fu_64                  |   9|          2|    4|          8|
    |phi_mul_fu_60                       |   9|          2|    8|         16|
    |phi_urem_fu_56                      |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  72|         16|   34|         68|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |loop_index37_fu_64         |  4|   0|    4|          0|
    |loop_index37_load_reg_276  |  4|   0|    4|          0|
    |phi_mul_fu_60              |  8|   0|    8|          0|
    |phi_urem_fu_56             |  4|   0|    4|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      | 23|   0|   23|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_3|  return value|
|weight_buf_0_address0  |  out|    4|   ap_memory|    weight_buf_0|         array|
|weight_buf_0_ce0       |  out|    1|   ap_memory|    weight_buf_0|         array|
|weight_buf_0_we0       |  out|    1|   ap_memory|    weight_buf_0|         array|
|weight_buf_0_d0        |  out|   32|   ap_memory|    weight_buf_0|         array|
|weight_buf_address0    |  out|    7|   ap_memory|      weight_buf|         array|
|weight_buf_ce0         |  out|    1|   ap_memory|      weight_buf|         array|
|weight_buf_q0          |   in|   32|   ap_memory|      weight_buf|         array|
+-----------------------+-----+-----+------------+----------------+--------------+

