// Seed: 2482437613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_11, id_12;
  wire id_13;
  wire id_14;
  tri1 id_15 = -1 * 1;
  wire id_16, id_17;
  wire id_18, id_19, id_20;
  wire id_21;
  assign id_1 = id_12[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  \id_5 (
      -1
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_4
  );
  wire id_6;
  assign id_3 = 1;
  wire id_7;
  id_8(
      id_4
  );
endmodule
