#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015708b94110 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v0000015708c31fe0_0 .var "clk", 0 0;
v0000015708c33840_0 .var "reset", 0 0;
S_0000015708b94570 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0000015708b94110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000015708c31f40_0 .var "MemtoReg", 0 0;
L_0000015708f90310 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000015708c32940_0 .net/2u *"_ivl_2", 6 0, L_0000015708f90310;  1 drivers
L_0000015708f90358 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000015708c32800_0 .net/2u *"_ivl_6", 6 0, L_0000015708f90358;  1 drivers
v0000015708c319a0_0 .net "alu_control", 3 0, v0000015708c2ead0_0;  1 drivers
v0000015708c32440_0 .var "alu_input1", 31 0;
v0000015708c32f80_0 .var "alu_input2", 31 0;
v0000015708c33660_0 .net "alu_result", 31 0, v0000015708b92660_0;  1 drivers
v0000015708c335c0_0 .var "branch_taken", 0 0;
v0000015708c32a80_0 .net "clk", 0 0, v0000015708c31fe0_0;  1 drivers
v0000015708c324e0_0 .net "current_pc", 31 0, v0000015708c2f6b0_0;  1 drivers
v0000015708c32760_0 .net "funct3", 2 0, L_0000015708c330c0;  1 drivers
v0000015708c328a0_0 .net "funct7", 6 0, L_0000015708c32e40;  1 drivers
v0000015708c329e0_0 .net "imm", 11 0, v0000015708c2e8f0_0;  1 drivers
v0000015708c32d00_0 .net "instruction", 31 0, L_0000015708bcc460;  1 drivers
v0000015708c31ae0_0 .net "mem_read_data", 31 0, L_0000015708bcc8c0;  1 drivers
v0000015708c32b20_0 .var "next_pc", 31 0;
v0000015708c32260_0 .net "opcode", 6 0, L_0000015708c31e00;  1 drivers
v0000015708c33160_0 .var "pc_branch", 31 0;
v0000015708c32bc0_0 .var "pc_plus_4", 31 0;
v0000015708c337a0_0 .net "rd", 4 0, L_0000015708c332a0;  1 drivers
v0000015708c31b80_0 .net "reg_read_data1", 31 0, L_0000015708c44460;  1 drivers
v0000015708c32300_0 .net "reg_read_data2", 31 0, L_0000015708c44820;  1 drivers
L_0000015708f900d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000015708c31c20_0 .net "reg_write", 0 0, L_0000015708f900d0;  1 drivers
v0000015708c32080_0 .var "reg_write_data", 31 0;
v0000015708c33340_0 .net "reset", 0 0, v0000015708c33840_0;  1 drivers
v0000015708c32c60_0 .net "rs1", 4 0, L_0000015708c31d60;  1 drivers
v0000015708c33700_0 .net "rs2", 4 0, L_0000015708c33200;  1 drivers
E_0000015708bd48f0/0 .event anyedge, v0000015708c2e670_0, v0000015708c2e8f0_0, v0000015708c2fcf0_0, v0000015708b92660_0;
E_0000015708bd48f0/1 .event anyedge, v0000015708c335c0_0, v0000015708c33160_0, v0000015708c32bc0_0;
E_0000015708bd48f0 .event/or E_0000015708bd48f0/0, E_0000015708bd48f0/1;
E_0000015708bd4570 .event anyedge, v0000015708c31f40_0, v0000015708c2fc50_0, v0000015708b92660_0;
E_0000015708bd43f0 .event anyedge, v0000015708c2fcf0_0;
E_0000015708bd4bf0 .event anyedge, v0000015708c2fcf0_0, v0000015708c32620_0, v0000015708c2e8f0_0, v0000015708c2f070_0;
L_0000015708c454a0 .cmp/eq 7, L_0000015708c31e00, L_0000015708f90310;
L_0000015708c45360 .cmp/eq 7, L_0000015708c31e00, L_0000015708f90358;
S_0000015708bb43d0 .scope module, "ALU" "ALU" 3 105, 4 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v0000015708b92fc0_0 .net "alu_control", 3 0, v0000015708c2ead0_0;  alias, 1 drivers
v0000015708b92660_0 .var "alu_result", 31 0;
v0000015708b92700_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708b927a0_0 .net "operand1", 31 0, v0000015708c32440_0;  1 drivers
v0000015708b92ac0_0 .net "operand2", 31 0, v0000015708c32f80_0;  1 drivers
E_0000015708bd4870 .event anyedge, v0000015708b92fc0_0, v0000015708b927a0_0, v0000015708b92ac0_0;
S_0000015708bb4560 .scope module, "ALUControl" "ALUControl" 3 63, 5 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v0000015708c2ead0_0 .var "alu_control", 3 0;
v0000015708c30010_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c2fed0_0 .net "funct3", 2 0, L_0000015708c330c0;  alias, 1 drivers
v0000015708c2f1b0_0 .net "funct7", 6 0, L_0000015708c32e40;  alias, 1 drivers
v0000015708c2fcf0_0 .net "opcode", 6 0, L_0000015708c31e00;  alias, 1 drivers
E_0000015708bd4f30 .event anyedge, v0000015708c2fcf0_0, v0000015708c2fed0_0, v0000015708c2f1b0_0;
S_0000015708bbc710 .scope module, "DMem" "DMem" 3 115, 6 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
L_0000015708bcc8c0 .functor BUFZ 32, L_0000015708c43a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015708c2e530_0 .net *"_ivl_0", 31 0, L_0000015708c43a60;  1 drivers
v0000015708c2f4d0_0 .net *"_ivl_3", 7 0, L_0000015708c441e0;  1 drivers
v0000015708c2fbb0_0 .net *"_ivl_4", 9 0, L_0000015708c445a0;  1 drivers
L_0000015708f902c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015708c2fa70_0 .net *"_ivl_7", 1 0, L_0000015708f902c8;  1 drivers
v0000015708c2e170_0 .net "addr", 31 0, v0000015708b92660_0;  alias, 1 drivers
v0000015708c2ef30_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c2f930_0 .net "mem_read", 0 0, L_0000015708c454a0;  1 drivers
v0000015708c2eb70_0 .net "mem_write", 0 0, L_0000015708c45360;  1 drivers
v0000015708c2fb10 .array "memory", 255 0, 31 0;
v0000015708c2fc50_0 .net "read_data", 31 0, L_0000015708bcc8c0;  alias, 1 drivers
v0000015708c2f070_0 .net "write_data", 31 0, L_0000015708c44820;  alias, 1 drivers
E_0000015708bd4970 .event posedge, v0000015708b92700_0;
L_0000015708c43a60 .array/port v0000015708c2fb10, L_0000015708c445a0;
L_0000015708c441e0 .part v0000015708b92660_0, 2, 8;
L_0000015708c445a0 .concat [ 8 2 0 0], L_0000015708c441e0, L_0000015708f902c8;
S_0000015708bbc8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_0000015708bbc710;
 .timescale 0 0;
v0000015708c2f9d0_0 .var/i "i", 31 0;
S_0000015708bc0aa0 .scope module, "Decoder" "Decoder" 3 34, 7 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 12 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v0000015708c2e5d0_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c2edf0_0 .net "funct3", 2 0, L_0000015708c330c0;  alias, 1 drivers
v0000015708c2f250_0 .net "funct7", 6 0, L_0000015708c32e40;  alias, 1 drivers
v0000015708c2e8f0_0 .var "imm", 11 0;
v0000015708c2e210_0 .net "instruction", 31 0, L_0000015708bcc460;  alias, 1 drivers
v0000015708c2ec10_0 .net "opcode", 6 0, L_0000015708c31e00;  alias, 1 drivers
v0000015708c2f2f0_0 .net "rd", 4 0, L_0000015708c332a0;  alias, 1 drivers
v0000015708c2f110_0 .net "rs1", 4 0, L_0000015708c31d60;  alias, 1 drivers
v0000015708c2fd90_0 .net "rs2", 4 0, L_0000015708c33200;  alias, 1 drivers
E_0000015708bd4830 .event anyedge, v0000015708c2fcf0_0, v0000015708c2e210_0;
L_0000015708c32e40 .part L_0000015708bcc460, 25, 7;
L_0000015708c33200 .part L_0000015708bcc460, 20, 5;
L_0000015708c31d60 .part L_0000015708bcc460, 15, 5;
L_0000015708c330c0 .part L_0000015708bcc460, 12, 3;
L_0000015708c332a0 .part L_0000015708bcc460, 7, 5;
L_0000015708c31e00 .part L_0000015708bcc460, 0, 7;
S_0000015708bc0c30 .scope module, "IMem" "IMem" 3 20, 8 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_0000015708bcc460 .functor BUFZ 32, L_0000015708c32da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015708c2ed50_0 .net *"_ivl_0", 31 0, L_0000015708c32da0;  1 drivers
v0000015708c2fe30_0 .net *"_ivl_3", 7 0, L_0000015708c33020;  1 drivers
v0000015708c2ecb0_0 .net *"_ivl_4", 9 0, L_0000015708c31cc0;  1 drivers
L_0000015708f90088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015708c2ea30_0 .net *"_ivl_7", 1 0, L_0000015708f90088;  1 drivers
v0000015708c2e670_0 .net "addr", 31 0, v0000015708c2f6b0_0;  alias, 1 drivers
v0000015708c2e3f0_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c2ee90_0 .net "instruction", 31 0, L_0000015708bcc460;  alias, 1 drivers
v0000015708c2e490 .array "memory", 255 0, 31 0;
L_0000015708c32da0 .array/port v0000015708c2e490, L_0000015708c31cc0;
L_0000015708c33020 .part v0000015708c2f6b0_0, 2, 8;
L_0000015708c31cc0 .concat [ 8 2 0 0], L_0000015708c33020, L_0000015708f90088;
S_0000015708bbcc40 .scope module, "PC" "PC" 3 11, 9 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000015708c2e7b0_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c2efd0_0 .net "pc_in", 31 0, v0000015708c32b20_0;  1 drivers
v0000015708c2f6b0_0 .var "pc_out", 31 0;
v0000015708c2f430_0 .net "reset", 0 0, v0000015708c33840_0;  alias, 1 drivers
E_0000015708bd41f0 .event posedge, v0000015708c2f430_0, v0000015708b92700_0;
S_0000015708bbcdd0 .scope module, "RegisterFile" "RegisterFile" 3 50, 10 1 0, S_0000015708b94570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000015708f90118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015708c2f570_0 .net/2u *"_ivl_0", 4 0, L_0000015708f90118;  1 drivers
L_0000015708f901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015708c2f610_0 .net *"_ivl_11", 1 0, L_0000015708f901a8;  1 drivers
L_0000015708f901f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015708c2f750_0 .net/2u *"_ivl_14", 4 0, L_0000015708f901f0;  1 drivers
v0000015708c2f7f0_0 .net *"_ivl_16", 0 0, L_0000015708c446e0;  1 drivers
L_0000015708f90238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015708c2f890_0 .net/2u *"_ivl_18", 31 0, L_0000015708f90238;  1 drivers
v0000015708c2e2b0_0 .net *"_ivl_2", 0 0, L_0000015708c32120;  1 drivers
v0000015708c2ff70_0 .net *"_ivl_20", 31 0, L_0000015708c44640;  1 drivers
v0000015708c2e350_0 .net *"_ivl_22", 6 0, L_0000015708c43ec0;  1 drivers
L_0000015708f90280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015708c2e710_0 .net *"_ivl_25", 1 0, L_0000015708f90280;  1 drivers
L_0000015708f90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015708c2e850_0 .net/2u *"_ivl_4", 31 0, L_0000015708f90160;  1 drivers
v0000015708c2e990_0 .net *"_ivl_6", 31 0, L_0000015708c440a0;  1 drivers
v0000015708c333e0_0 .net *"_ivl_8", 6 0, L_0000015708c44780;  1 drivers
v0000015708c32ee0_0 .net "clk", 0 0, v0000015708c31fe0_0;  alias, 1 drivers
v0000015708c33480_0 .var/i "i", 31 0;
v0000015708c32620_0 .net "read_data1", 31 0, L_0000015708c44460;  alias, 1 drivers
v0000015708c33520_0 .net "read_data2", 31 0, L_0000015708c44820;  alias, 1 drivers
v0000015708c31a40_0 .net "read_reg1", 4 0, L_0000015708c31d60;  alias, 1 drivers
v0000015708c321c0_0 .net "read_reg2", 4 0, L_0000015708c33200;  alias, 1 drivers
v0000015708c32580_0 .net "reg_write", 0 0, L_0000015708f900d0;  alias, 1 drivers
v0000015708c31ea0 .array "register", 31 0, 31 0;
v0000015708c326c0_0 .net "write_data", 31 0, v0000015708c32080_0;  1 drivers
v0000015708c323a0_0 .net "write_reg", 4 0, L_0000015708c332a0;  alias, 1 drivers
L_0000015708c32120 .cmp/eq 5, L_0000015708c31d60, L_0000015708f90118;
L_0000015708c440a0 .array/port v0000015708c31ea0, L_0000015708c44780;
L_0000015708c44780 .concat [ 5 2 0 0], L_0000015708c31d60, L_0000015708f901a8;
L_0000015708c44460 .functor MUXZ 32, L_0000015708c440a0, L_0000015708f90160, L_0000015708c32120, C4<>;
L_0000015708c446e0 .cmp/eq 5, L_0000015708c33200, L_0000015708f901f0;
L_0000015708c44640 .array/port v0000015708c31ea0, L_0000015708c43ec0;
L_0000015708c43ec0 .concat [ 5 2 0 0], L_0000015708c33200, L_0000015708f90280;
L_0000015708c44820 .functor MUXZ 32, L_0000015708c44640, L_0000015708f90238, L_0000015708c446e0, C4<>;
    .scope S_0000015708bbcc40;
T_0 ;
    %wait E_0000015708bd41f0;
    %load/vec4 v0000015708c2f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015708c2f6b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015708c2efd0_0;
    %assign/vec4 v0000015708c2f6b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015708bc0c30;
T_1 ;
    %vpi_call 8 11 "$readmemh", "program/hex/b_type.hex", v0000015708c2e490 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000015708bc0aa0;
T_2 ;
    %wait E_0000015708bd4830;
    %load/vec4 v0000015708c2ec10_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000015708c2e210_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000015708c2e210_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015708c2e8f0_0, 0, 12;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015708c2ec10_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000015708c2e210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000015708c2e210_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015708c2e210_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000015708c2e210_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015708c2e8f0_0, 0, 12;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000015708c2e210_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000015708c2e8f0_0, 0, 12;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000015708bbcdd0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015708c33480_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000015708c33480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000015708c33480_0;
    %store/vec4a v0000015708c31ea0, 4, 0;
    %load/vec4 v0000015708c33480_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015708c33480_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000015708bbcdd0;
T_4 ;
    %wait E_0000015708bd4970;
    %load/vec4 v0000015708c32580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000015708c323a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000015708c326c0_0;
    %load/vec4 v0000015708c323a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015708c31ea0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015708bb4560;
T_5 ;
    %wait E_0000015708bd4f30;
    %load/vec4 v0000015708c2fcf0_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000015708c2fcf0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015708c2fcf0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.3, 4;
    %load/vec4 v0000015708c2fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000015708c2fcf0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0000015708c2fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000015708c2f1b0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
T_5.18 ;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000015708c2fcf0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v0000015708c2fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000015708c2ead0_0, 0, 4;
T_5.20 ;
T_5.11 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000015708bb43d0;
T_6 ;
    %wait E_0000015708bd4870;
    %load/vec4 v0000015708b92fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %and;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %or;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %add;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %sub;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000015708b927a0_0;
    %load/vec4 v0000015708b92ac0_0;
    %or;
    %inv;
    %assign/vec4 v0000015708b92660_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015708bbc710;
T_7 ;
    %fork t_1, S_0000015708bbc8a0;
    %jmp t_0;
    .scope S_0000015708bbc8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015708c2f9d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000015708c2f9d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000015708c2f9d0_0;
    %store/vec4a v0000015708c2fb10, 4, 0;
    %load/vec4 v0000015708c2f9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015708c2f9d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0000015708bbc710;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0000015708bbc710;
T_8 ;
    %wait E_0000015708bd4970;
    %load/vec4 v0000015708c2eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000015708c2f070_0;
    %load/vec4 v0000015708c2e170_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015708c2fb10, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000015708b94570;
T_9 ;
    %wait E_0000015708bd4bf0;
    %load/vec4 v0000015708c32260_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %load/vec4 v0000015708c329e0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000015708c329e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %load/vec4 v0000015708c329e0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000015708c329e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %load/vec4 v0000015708c329e0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000015708c329e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %load/vec4 v0000015708c32300_0;
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000015708c31b80_0;
    %store/vec4 v0000015708c32440_0, 0, 32;
    %load/vec4 v0000015708c32300_0;
    %store/vec4 v0000015708c32f80_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000015708b94570;
T_10 ;
    %wait E_0000015708bd43f0;
    %load/vec4 v0000015708c32260_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c31f40_0, 0, 1;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015708c31f40_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c31f40_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c31f40_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000015708b94570;
T_11 ;
    %wait E_0000015708bd4570;
    %load/vec4 v0000015708c31f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0000015708c31ae0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000015708c33660_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000015708c32080_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000015708b94570;
T_12 ;
    %wait E_0000015708bd48f0;
    %load/vec4 v0000015708c324e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000015708c32bc0_0, 0, 32;
    %load/vec4 v0000015708c324e0_0;
    %load/vec4 v0000015708c329e0_0;
    %parti/s 1, 11, 5;
    %replicate 19;
    %load/vec4 v0000015708c329e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0000015708c33160_0, 0, 32;
    %load/vec4 v0000015708c32260_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_12.0, 4;
    %load/vec4 v0000015708c33660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.0;
    %store/vec4 v0000015708c335c0_0, 0, 1;
    %load/vec4 v0000015708c335c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.1, 8;
    %load/vec4 v0000015708c33160_0;
    %jmp/1 T_12.2, 8;
T_12.1 ; End of true expr.
    %load/vec4 v0000015708c32bc0_0;
    %jmp/0 T_12.2, 8;
 ; End of false expr.
    %blend;
T_12.2;
    %store/vec4 v0000015708c32b20_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000015708b94110;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c31fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c33840_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000015708b94110;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0000015708c31fe0_0;
    %inv;
    %store/vec4 v0000015708c31fe0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000015708b94110;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015708b94110 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000015708b94110;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015708c33840_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015708c33840_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
