Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 13:40:01 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piso_wrapper_timing_summary_routed.rpt -pb piso_wrapper_timing_summary_routed.pb -rpx piso_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : piso_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cntr_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  106          inf        0.000                      0                  106           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledReg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 4.008ns (62.075%)  route 2.449ns (37.925%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  ledReg_reg[2]_lopt_replica/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledReg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.449     2.905    ledReg_reg[2]_lopt_replica_1
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.457 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.457    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 4.112ns (63.812%)  route 2.332ns (36.188%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  ledReg_reg[4]_lopt_replica/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledReg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.332     2.751    ledReg_reg[4]_lopt_replica_1
    T19                  OBUF (Prop_obuf_I_O)         3.693     6.443 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.443    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.030ns (62.638%)  route 2.404ns (37.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  ledReg_reg[5]_lopt_replica/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledReg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.404     2.860    ledReg_reg[5]_lopt_replica_1
    U13                  OBUF (Prop_obuf_I_O)         3.574     6.435 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.435    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 4.044ns (64.094%)  route 2.266ns (35.906%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  ledReg_reg[8]_lopt_replica/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.266     2.784    ledReg_reg[8]_lopt_replica_1
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.310 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.310    led[8]
    W19                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB_led_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.046ns (65.695%)  route 2.113ns (34.305%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  ledReg_reg[10]_lopt_replica/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.113     2.631    ledReg_reg[10]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.528     6.158 r  RGB_led_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.158    RGB_led_A[0]
    W18                                                               r  RGB_led_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB_led_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 4.071ns (67.533%)  route 1.957ns (32.467%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  ledReg_reg[12]_lopt_replica/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.957     2.475    ledReg_reg[12]_lopt_replica_1
    Y18                  OBUF (Prop_obuf_I_O)         3.553     6.028 r  RGB_led_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.028    RGB_led_A[2]
    Y18                                                               r  RGB_led_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB_led_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 4.158ns (69.088%)  route 1.860ns (30.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  ledReg_reg[13]_lopt_replica/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.860     2.378    ledReg_reg[13]_lopt_replica_1
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.019 r  RGB_led_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.019    RGB_led_B[0]
    Y14                                                               r  RGB_led_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB_led_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.140ns (68.873%)  route 1.871ns (31.127%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  ledReg_reg[14]_lopt_replica/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.871     2.389    ledReg_reg[14]_lopt_replica_1
    Y16                  OBUF (Prop_obuf_I_O)         3.622     6.011 r  RGB_led_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.011    RGB_led_B[1]
    Y16                                                               r  RGB_led_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 4.139ns (68.873%)  route 1.870ns (31.127%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  ledReg_reg[6]_lopt_replica/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ledReg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.870     2.289    ledReg_reg[6]_lopt_replica_1
    V20                  OBUF (Prop_obuf_I_O)         3.720     6.009 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.009    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RGB_led_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.993ns  (logic 4.133ns (68.967%)  route 1.860ns (31.033%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  ledReg_reg[15]_lopt_replica/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ledReg_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.860     2.378    ledReg_reg[15]_lopt_replica_1
    Y17                  OBUF (Prop_obuf_I_O)         3.615     5.993 r  RGB_led_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.993    RGB_led_B[2]
    Y17                                                               r  RGB_led_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE                         0.000     0.000 r  cntr_reg[10]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[8]_i_1_n_5
    SLICE_X22Y43         FDRE                                         r  cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE                         0.000     0.000 r  cntr_reg[14]/C
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE                         0.000     0.000 r  cntr_reg[18]/C
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[18]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE                         0.000     0.000 r  cntr_reg[22]/C
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[22]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE                         0.000     0.000 r  cntr_reg[2]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[0]_i_1_n_5
    SLICE_X22Y41         FDRE                                         r  cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE                         0.000     0.000 r  cntr_reg[6]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[6]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cntr_reg[4]_i_1_n_5
    SLICE_X22Y42         FDRE                                         r  cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledReg_reg[14]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.415%)  route 0.206ns (52.585%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  ledReg_reg[13]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledReg_reg[13]/Q
                         net (fo=1, routed)           0.087     0.228    RGB_led_B_OBUF[0]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  ledReg[14]_i_1/O
                         net (fo=2, routed)           0.119     0.392    p_0_in[14]
    SLICE_X42Y29         FDRE                                         r  ledReg_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.275%)  route 0.216ns (53.725%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  ledReg_reg[1]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledReg_reg[1]/Q
                         net (fo=1, routed)           0.148     0.289    led_OBUF[1]
    SLICE_X42Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.334 r  ledReg[2]_i_1/O
                         net (fo=2, routed)           0.068     0.402    p_0_in[2]
    SLICE_X43Y22         FDRE                                         r  ledReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE                         0.000     0.000 r  cntr_reg[10]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cntr_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE                         0.000     0.000 r  cntr_reg[14]/C
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cntr_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    cntr_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cntr_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------





