```verilog
module top_module( 
    input [31:0] in,
    output [31:0] out );

    // Reverse the byte ordering
    assign out[31:24] = in[7:0];    // Assign last byte of 'in' to first byte of 'out'
    assign out[23:16] = in[15:8];   // Assign third byte of 'in' to second byte of 'out'
    assign out[15:8]  = in[23:16];  // Assign second byte of 'in' to third byte of 'out'
    assign out[7:0]   = in[31:24];  // Assign first byte of 'in' to last byte of 'out'

endmodule
```