&pinctrl {
	cam {
		vis_reset: vis-reset {
			rockchip,pins =
			/* camera power en */
			<3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

&csi2_dphy1_hw {
	status = "okay";
};

&i2c6 {
	status = "okay";
	pinctrl-0 = <&i2c6m0_xfer>;

	jp_ngd_vis: jp_ngd_vis@10 {
		status = "okay";
		compatible = "jpvision,jp_ngd_vis";
		reg = <0x10>;
		clocks = <&cru CLK_MIPI_CAMARAOUT_M4>;
		clock-names = "xvclk";
		power-domains = <&power RK3588_PD_VI>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipim0_camera4_clk &vis_reset>;
		reset-gpios = <&gpio3 RK_PC3 GPIO_ACTIVE_LOW>;
		rockchip,camera-module-index = <3>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "default";
		rockchip,camera-module-lens-name = "default";
		port {
			ngd_vis_out: endpoint {
				remote-endpoint = <&mipidphy3_in_ucam0>;
				data-lanes = <1 2 3 4>;
			};
		};
	};

	gc2155: gc2155@3c {
			compatible = "galaxycore,gc2155";
			reg = <0x3c>;
			status = "okay";
			clocks = <&cru CLK_CIFOUT_OUT>;
			clock-names = "xvclk";
			pinctrl-names = "default";
			pinctrl-0 = <&cif_dvp_bus16>, <&cif_dvp_clk>;
			power-gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
			rockchip,camera-module-index = <0>;
			rockchip,camera-module-facing = "front";
			rockchip,camera-module-name = "default"; 
			rockchip,camera-module-lens-name = "default"; 

			port {
				cam_para_out2: endpoint{
					remote-endpoint = <&cif_para_in>; 
				};
			};
		};
};

&csi2_dphy3 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipidphy3_in_ucam0: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&ngd_vis_out>;
				data-lanes = <1 2 3 4>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy3_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi4_csi2_input>;
			};
		};
	};
};


&mipi4_csi2 {
	status = "okay";
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy3_out>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi4_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi4_in0>;
			};
		};
	};
};

&rkcif {
	status = "okay";
};

&rkcif_mipi_lvds4 {
	status = "okay";

	port {
		cif_mipi4_in0: endpoint {
			remote-endpoint = <&mipi4_csi2_output>;
		};
	};
};


&rkcif_mipi_lvds4_sditf {
	status = "okay";

	port {
		mipi_lvds4_sditf: endpoint {
			remote-endpoint = <&isp0_vir0>;
		};
	};
};

&rkcif_mmu {
	status = "okay";
};

&rkisp0 {
	status = "okay";
};

&isp0_mmu {
	status = "okay";
};

&rkisp0_vir0 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_vir0: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi_lvds4_sditf>;
		};
	};
};

&rkcif_dvp {
	status = "okay";

	port {
		cif_para_in: endpoint {
			remote-endpoint = <&cam_para_out2>;
			bus-width = <8>;
			hsync-active = <1>;
			vsync-active = <1>;
			pclk-sample = <0>;
		};
	};
};