--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 4035 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  17.680ns.
--------------------------------------------------------------------------------
Slack:                  22.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_3 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      17.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.139ns (0.784 - 0.923)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_3 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y98.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_3
    SLICE_X58Y57.G3      net (fanout=10)       4.046   sgnal_pm/siggen_pos_y<3>
    SLICE_X58Y57.Y       Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>674
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<3>11
    SLICE_X40Y90.BX      net (fanout=28)       3.908   paint_pm/score_pm/num_sub0000<3>
    SLICE_X40Y90.X       Tbxx                  0.860   paint_pm/score_pm/number_colour_out_blue<0>350
                                                       paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.F1      net (fanout=1)        0.816   paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>519
                                                       paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.F3      net (fanout=1)        0.992   paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.X       Tif5x                 0.987   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.F2      net (fanout=1)        0.376   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.F3      net (fanout=1)        0.821   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X57Y86.BX      net (fanout=3)        0.526   paint_pm/number_colour_blue<0>
    SLICE_X57Y86.CLK     Tdick                 0.835   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11_f5
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     17.541ns (6.056ns logic, 11.485ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  22.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_3 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      17.508ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.303 - 0.371)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_3 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y98.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_3
    SLICE_X58Y57.G3      net (fanout=10)       4.046   sgnal_pm/siggen_pos_y<3>
    SLICE_X58Y57.Y       Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>674
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<3>11
    SLICE_X40Y90.BX      net (fanout=28)       3.908   paint_pm/score_pm/num_sub0000<3>
    SLICE_X40Y90.X       Tbxx                  0.860   paint_pm/score_pm/number_colour_out_blue<0>350
                                                       paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.F1      net (fanout=1)        0.816   paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>519
                                                       paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.F3      net (fanout=1)        0.992   paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.X       Tif5x                 0.987   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.F2      net (fanout=1)        0.376   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.F3      net (fanout=1)        0.821   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X61Y88.BY      net (fanout=3)        0.540   paint_pm/number_colour_blue<0>
    SLICE_X61Y88.CLK     Tsrck                 0.788   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     17.508ns (6.009ns logic, 11.499ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  22.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_3 (FF)
  Destination:          final_colour.green_1 (FF)
  Requirement:          39.721ns
  Data Path Delay:      17.256ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (0.772 - 0.923)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_3 to final_colour.green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y98.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<3>
                                                       sgnal_pm/siggen_pos_y_3
    SLICE_X58Y57.G3      net (fanout=10)       4.046   sgnal_pm/siggen_pos_y<3>
    SLICE_X58Y57.Y       Tilo                  0.707   paint_pm/score_pm/number_colour_out_blue<0>674
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<3>11
    SLICE_X40Y90.BX      net (fanout=28)       3.908   paint_pm/score_pm/num_sub0000<3>
    SLICE_X40Y90.X       Tbxx                  0.860   paint_pm/score_pm/number_colour_out_blue<0>350
                                                       paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.F1      net (fanout=1)        0.816   paint_pm/score_pm/number_colour_out_blue<0>350
    SLICE_X48Y90.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>519
                                                       paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.F3      net (fanout=1)        0.992   paint_pm/score_pm/number_colour_out_blue<0>519
    SLICE_X60Y78.X       Tif5x                 0.987   paint_pm/score_pm/number_colour_out_blue<0>936
                                                       paint_pm/score_pm/number_colour_out_blue<0>936_G
                                                       paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.F2      net (fanout=1)        0.376   paint_pm/score_pm/number_colour_out_blue<0>936
    SLICE_X62Y79.X       Tilo                  0.692   paint_pm/score_pm/number_colour_out_blue<0>977
                                                       paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.F3      net (fanout=1)        0.821   paint_pm/score_pm/number_colour_out_blue<0>977
    SLICE_X60Y86.X       Tilo                  0.692   final_colour.green_1
                                                       paint_pm/score_pm/number_colour_out_blue<0>1054
    SLICE_X60Y86.G1      net (fanout=3)        0.259   paint_pm/number_colour_blue<0>
    SLICE_X60Y86.CLK     Tgck                  0.817   final_colour.green_1
                                                       paint_pm/pxlgen_colour_out_green<1>11
                                                       final_colour.green_1
    -------------------------------------------------  ---------------------------
    Total                                     17.256ns (6.038ns logic, 11.218ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   17.680|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 4035 paths, 0 nets, and 1368 connections

Design statistics:
   Minimum period:  17.680ns{1}   (Maximum frequency:  56.561MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul  9 15:13:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



