	component TestP5 is
		port (
			audio_and_video_config_0_external_interface_SDAT : inout std_logic                    := 'X';             -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;                                       -- SCLK
			audio_serializer_0_conduit_bclk_export           : in    std_logic                    := 'X';             -- export
			audio_serializer_0_conduit_dacdat_export         : out   std_logic;                                       -- export
			audio_serializer_0_conduit_daclrck_export        : in    std_logic                    := 'X';             -- export
			clk_clk                                          : in    std_logic                    := 'X';             -- clk
			freq_up_down_export                              : in    std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                                    : in    std_logic                    := 'X';             -- reset_n
			square_freq_export                               : in    std_logic                    := 'X';             -- export
			xck_clk                                          : out   std_logic                                        -- clk
		);
	end component TestP5;

