# 32_bit_Processor
Academic Project

This is a 2nd-year academic project for uci digital logic course.

src folder contains all components of the processor.

The processor was implemented on a FPGA, with basys3_wrapper.sv and seg_display.sv

The repo might be removed if requested by uci instructors.
