{
  "items": [
    {
      "page": 1,
      "source": "table",
      "content": [
        [
          "JEDEC"
        ],
        [
          "STANDARD"
        ],
        [
          "DDR5 SDRAM"
        ],
        [
          "JESD79-5"
        ],
        [
          "JULY 2020"
        ],
        [
          "JEDEC SOLID STATE TECHNOLOGY ASSOCIATION"
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 2,
      "source": "table",
      "content": [
        [
          "NOTICE"
        ],
        [
          "JEDEC standards and publications contain material that has been prepared, reviewed, and"
        ],
        [
          "approved through the JEDEC Board of Directors level and subsequently reviewed and approved"
        ],
        [
          "by the JEDEC legal counsel."
        ],
        [
          "JEDEC standards and publications are designed to serve the public interest through eliminating"
        ],
        [
          "misunderstandings between manufacturers and purchasers, facilitating interchangeability and"
        ],
        [
          "improvement of products, and assisting the purchaser in selecting and obtaining with minimum"
        ],
        [
          "delay the proper product for use by those other than JEDEC members, whether the standard is to"
        ],
        [
          "be used either domestically or internationally."
        ],
        [
          "JEDEC standards and publications are adopted without regard to whether or not their adoption"
        ],
        [
          "may involve patents or articles, materials, or processes. By such action JEDEC does not assume"
        ],
        [
          "any liability to any patent owner, nor does it assume any obligation whatever to parties adopting"
        ],
        [
          "the JEDEC standards or publications."
        ],
        [
          "The information included in JEDEC standards and publications represents a sound approach to"
        ],
        [
          "product specification and application, principally from the solid state device manufacturer"
        ],
        [
          "viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or"
        ],
        [
          "publication may be further processed and ultimately become an ANSI standard."
        ],
        [
          "No claims to be in conformance with this standard may be made unless all requirements stated in"
        ],
        [
          "the standard are met."
        ],
        [
          "Inquiries, comments, and suggestions relative to the content of this JEDEC standard or"
        ],
        [
          "publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under"
        ],
        [
          "Standards and Documents for alternative contact information."
        ],
        [
          "Published by"
        ],
        [
          "©JEDEC Solid State Technology Association 2020"
        ],
        [
          "3103 North 10th Street"
        ],
        [
          "Suite 240 South"
        ],
        [
          "Arlington, VA 22201-2108"
        ],
        [
          "JEDEC retains the copyright on this material.  By downloading this file the individual agrees not"
        ],
        [
          "to charge for or resell the resulting material."
        ],
        [
          "PRICE: Contact JEDEC"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0000000000001
      }
    },
    {
      "page": 3,
      "source": "table",
      "content": [
        [
          "PLEASE!"
        ],
        [
          "DON'T VIOLATE"
        ],
        [
          "THE"
        ],
        [
          "LAW!"
        ],
        [
          "This document is copyrighted by JEDEC and may not be"
        ],
        [
          "reproduced without permission."
        ],
        [
          "For information, contact:"
        ],
        [
          "JEDEC Solid State Technology Association"
        ],
        [
          "3103 North 10th Street"
        ],
        [
          "Suite 240 South"
        ],
        [
          "Arlington, VA 22201-2107"
        ],
        [
          "or refer to www.jedec.org under Standards-Documents/Copyright Information."
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999999
      }
    },
    {
      "page": 5,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents"
        ],
        [
          "1   Scope ......................................................................................................................................................1"
        ],
        [
          "1.1   JM7 Verbal Forms and Terms........................................................................................................ 1"
        ],
        [
          "1.2   Significance of Light Grey Text in this Document .......................................................................... 1"
        ],
        [
          "2   DDR5 SDRAM Package, Pinout Description and Addressing.................................................................2"
        ],
        [
          "2.1   DDR5 SDRAM Row for X4, X8 ...................................................................................................... 2"
        ],
        [
          "2.2   DDR5 SDRAM Ball Pitch ............................................................................................................... 2"
        ],
        [
          "2.3   DDR5 SDRAM Columns for X4, X8 ............................................................................................... 2"
        ],
        [
          "2.4   DDR5 SDRAM X4/8 Ballout using MO-210 ................................................................................... 3"
        ],
        [
          "2.5   DDR5 SDRAM X16 Ballout uSing MO-210....................................................................................4"
        ],
        [
          "2.6   Pinout Description ..........................................................................................................................5"
        ],
        [
          "2.7   DDR5 SDRAM Addressing  ........................................................................................................... 6"
        ],
        [
          "3   Functional Description .............................................................................................................................8"
        ],
        [
          "3.1   Simplified State Diagram................................................................................................................8"
        ],
        [
          "3.2   Basic Functionality ......................................................................................................................... 9"
        ],
        [
          "3.3   Reset and Initialization Procedure ................................................................................................. 9"
        ],
        [
          "3.3.1   Power-up Initialization Sequence .......................................................................................10"
        ],
        [
          "3.3.2   Reset Initialization with Stable Power................................................................................. 12"
        ],
        [
          "3.3.3   Input Voltage Power-up and Power-Down Sequence ........................................................13"
        ],
        [
          "3.4   Mode Register Definition..............................................................................................................14"
        ],
        [
          "3.4.1   Mode Register Read (MRR) ............................................................................................... 14"
        ],
        [
          "3.4.2   Mode Register WRITE (MRW) ...........................................................................................17"
        ],
        [
          "3.4.3   DFE Mode Register Write Update Timing .......................................................................... 17"
        ],
        [
          "3.4.4   Mode Register Truth Tables and Timing Constraints ......................................................... 18"
        ],
        [
          "3.5   Mode Registers ............................................................................................................................21"
        ],
        [
          "3.5.1   Mode Register Assignment and Definition in DDR5 SDRAM .............................................21"
        ],
        [
          "3.5.2   MR0 (MA[7:0]=00H) Burst Length and CAS Latency ......................................................... 29"
        ],
        [
          "3.5.3   MR1 (MA [7:0] = 01H) - PDA Mode Details ........................................................................30"
        ],
        [
          "3.5.4   MR2 (MA [7:0] = 02H) - Functional Modes MR2 Register Information ............................... 31"
        ],
        [
          "3.5.5   MR3 (MA[7:0]=03H) - DQS Training................................................................................... 32"
        ],
        [
          "3.5.6   MR4 (MA[7:0]=04H) - Refresh Settings..............................................................................33"
        ],
        [
          "3.5.7   MR5 (MA[7:0]=05H) - IO Settings.......................................................................................34"
        ],
        [
          "3.5.8   MR6 (MA[7:0]=06H) - Write Recovery Time & tRTP ..........................................................35"
        ],
        [
          "3.5.9   MR7 (MA[7:0]=07H) - RFU .................................................................................................35"
        ],
        [
          "3.5.10   MR8 (MA[7:0]=08H) - Preamble / Postamble ...................................................................36"
        ],
        [
          "3.5.11   MR9 (MA[7:0]=09H) - VREF Configuration ......................................................................36"
        ],
        [
          "3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value............................................................37"
        ],
        [
          "3.5.13   MR11 (MA[7:0]=0BH) - Vref CA Calibration Value ...........................................................38"
        ],
        [
          "3.5.14   MR12 (MA[7:0]=0CH) - Vref CS Calibration Value ...........................................................39"
        ],
        [
          "3.5.15   MR13 (MA [7:0] = 0DH) - tCCD_L ....................................................................................40"
        ],
        [
          "3.5.16   MR14 (MA[7:0]=0EH) - Transparency ECC Configuration ...............................................41"
        ],
        [
          "3.5.17   MR15 (MA[7:0]=0FH) - Transparency ECC Threshold per Gb of Memory Cells"
        ],
        [
          "and Automatic ECS in Self Refresh..............................................................................42"
        ],
        [
          "3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1 ...............................................43"
        ],
        [
          "3.5.19   MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2 ...............................................43"
        ],
        [
          "3.5.20   MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3 ...............................................43"
        ],
        [
          "3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count ...............................................................44"
        ],
        [
          "3.5.22   MR20 (MA [7:0] = 14H) - Error Count (EC) ......................................................................44"
        ],
        [
          "3.5.23   MR21 (MA [7:0] = 15H) - RFU ..........................................................................................44"
        ],
        [
          "3.5.24   MR22 (MA [7:0] = 16H) - RFU ..........................................................................................44"
        ],
        [
          "3.5.25   MR23 (MA [7:0] = 17H) - PPR Settings ............................................................................ 45"
        ],
        [
          "3.5.26   MR24 (MA [7:0] = 18H) - PPR Guard Key ........................................................................45"
        ],
        [
          "3.5.27   MR25 (MA[7:0]=19H) - Read Training Mode Settings ......................................................46"
        ],
        [
          "3.5.28   MR26 (MA[7:0]=1AH) - Read Pattern Data0 / LFSR0 ......................................................46"
        ],
        [
          "3.5.29   MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1 ......................................................47"
        ],
        [
          "3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 6,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8) ........................................49"
        ],
        [
          "3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments............................................................50"
        ],
        [
          "3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address...................................................50"
        ],
        [
          "3.5.34   MR32 (MA[7:0]=20H) - CK & CS ODT .............................................................................51"
        ],
        [
          "3.5.35   MR33 (MA[7:0]=21H) - CA & DQS_PARK ODT ...............................................................52"
        ],
        [
          "3.5.36   MR34 (MA[7:0]=22H) - RTT_PARK & RTT_WR .............................................................. 53"
        ],
        [
          "3.5.37   MR35 (MA[7:0]=23H) - RTT_NOM_WR & RTT_NOM_RD ..............................................54"
        ],
        [
          "3.5.38   MR36 (MA[7:0]=24H) - RTT Loopback .............................................................................54"
        ],
        [
          "3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset ......................................................... 55"
        ],
        [
          "3.5.40   MR38 (MA[7:0]=26H) - ODTL NT Write Control Offset ....................................................56"
        ],
        [
          "3.5.41   MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset ....................................................57"
        ],
        [
          "3.5.42   MR40 (MA[7:0]=28H) - Read DQS Offset Timing.............................................................58"
        ],
        [
          "3.5.43   MR41 (MA[7:0]=29H) - RFU .............................................................................................58"
        ],
        [
          "3.5.44   MR42 (MA[7:0]=2AH) - DCA Types Supported ................................................................ 59"
        ],
        [
          "3.5.45   MR43 (MA[7:0]=2BH) - DCA Settings 1 ...........................................................................60"
        ],
        [
          "3.5.46   MR44 (MA[7:0]=2CH) - DCA Settings 2 ...........................................................................61"
        ],
        [
          "3.5.47   MR45 (MA[7:0]=2DH) - DQS Interval Control...................................................................62"
        ],
        [
          "3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB ................................................................ 63"
        ],
        [
          "3.5.49   MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB ...............................................................63"
        ],
        [
          "3.5.50   MR48 (MA[7:0]=30H) - Write Pattern Mode ..................................................................... 64"
        ],
        [
          "3.5.51   MR50 (MA[7:0]=32H) - Write CRC Settings ..................................................................... 64"
        ],
        [
          "3.5.52   MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold.............................................65"
        ],
        [
          "3.5.53   MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window ................................................ 65"
        ],
        [
          "3.5.54   MR53 (MA[7:0]=35H) - Loopback .....................................................................................66"
        ],
        [
          "3.5.55   MR54 (MA[7:0]=36H) - hPPR Resources .........................................................................67"
        ],
        [
          "3.5.56   MR55 (MA[7:0]=37H) - hPPR Resources .........................................................................68"
        ],
        [
          "3.5.57   MR56 (MA[7:0]=38H) - hPPR Resources .........................................................................69"
        ],
        [
          "3.5.58   MR57 (MA[7:0]=39H) - hPPR Resources .........................................................................70"
        ],
        [
          "3.5.59   MR58 (MA[7:0]=3AH) - Refresh Management .................................................................71"
        ],
        [
          "3.5.60   MR59 (MA[7:0]=3BH) - RFM RAA Counter ......................................................................71"
        ],
        [
          "3.5.61   MR60 (MA[7:0]=3CH) - RFU ............................................................................................71"
        ],
        [
          "3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode .............................................72"
        ],
        [
          "3.5.63   MR62 (MA[7:0]=3EH) - Vendor Specified.........................................................................72"
        ],
        [
          "3.5.64   MR63 (MA[7:0]=3FH) - DRAM Scratch Pad ..................................................................... 73"
        ],
        [
          "3.5.65   Mode Register Definitions for DFE ................................................................................... 73"
        ],
        [
          "3.5.66   MR103 (MA[7:0]=67H) - DQSL_t DCA for IBCLK and QCLK........................................... 75"
        ],
        [
          "3.5.67   MR104 (MA[7:0]=68H) - DQSL_t DCA for QBCLK...........................................................75"
        ],
        [
          "3.5.68   MR105 (MA[7:0]=69H) - DQSL_c DCA for IBCLK and QCLK ..........................................76"
        ],
        [
          "3.5.69   MR106 (MA[7:0]=6AH) - DQSL_c DCA for QBCLK ......................................................... 76"
        ],
        [
          "3.5.70   MR107 (MA[7:0]=6BH) - DQSU_t DCA for IBCLK and QCLK..........................................77"
        ],
        [
          "3.5.71   MR108 (MA[7:0]=6CH) - DQSU_t DCA for QBCLK ......................................................... 77"
        ],
        [
          "3.5.72   MR109 (MA[7:0]=6DH) - DQSU_c DCA for IBCLK and QCLK.........................................78"
        ],
        [
          "3.5.73   MR110 (MA[7:0]=6EH) - DQSU_c DCA for QBCLK ......................................................... 78"
        ],
        [
          "3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings ..................................................................79"
        ],
        [
          "3.5.75   MR112 (MA[7:0]=70H) through MR248 (MA[7:0]=F8H) - DFE Gain Bias ........................ 80"
        ],
        [
          "3.5.76   MR113 (MA[7:0]=71H) through MR249 (MA[7:0]=F9H) - DFE Tap-1 ..............................81"
        ],
        [
          "3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2 ..............................82"
        ],
        [
          "3.5.78   MR115 (MA[7:0]=73H) through MR251 (MA[7:0]=FBH) - DFE Tap-3 ..............................83"
        ],
        [
          "3.5.79   MR116 (MA[7:0]=74H) through MR252 (MA[7:0]=FCH) - DFE Tap-4 ..............................84"
        ],
        [
          "3.5.80   MR117 (MA[7:0]=75H) - RFU ...........................................................................................84"
        ],
        [
          "3.5.81   MR118 (MA[7:0]=76H) - DML VrefDQ Offset ...................................................................85"
        ],
        [
          "3.5.82   MR126 (MA[7:0]=7EH) - DMU VrefDQ Offset ..................................................................85"
        ],
        [
          "3.5.83   MR133 (MA[7:0]=85H) - DQL0 DCA for IBCLK and QCLK ..............................................86"
        ],
        [
          "3.5.84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86"
        ],
        [
          "3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 7,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87"
        ],
        [
          "3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK ..............................................88"
        ],
        [
          "3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset .....................88"
        ],
        [
          "3.5.89   MR157 (MA[7:0]=9DH) - DQL3 DCA for IBCLK and QCLK .............................................89"
        ],
        [
          "3.5.90   MR158 (MA[7:0]=9EH) - DQL3 DCA for QBCLK and DQL3 VrefDQ Offset.....................89"
        ],
        [
          "3.5.91   MR165 (MA[7:0]=A5H) - DQL4 DCA for IBCLK and QCLK..............................................90"
        ],
        [
          "3.5.92   MR166 (MA[7:0]=A6H) - DQL4 DCA for QBCLK and DQL4 VrefDQ Offset.....................90"
        ],
        [
          "3.5.93   MR173 (MA[7:0]=ADH) - DQL5 DCA for IBCLK and QCLK .............................................91"
        ],
        [
          "3.5.94   MR174 (MA[7:0]=AEH) - DQL5 DCA for QBCLK and DQL5 VrefDQ Offset ....................91"
        ],
        [
          "3.5.95   MR181 (MA[7:0]=B5H) - DQL6 DCA for IBCLK and QCLK..............................................92"
        ],
        [
          "3.5.96   MR182 (MA[7:0]=B6H) - DQL6 DCA for QBCLK and DQL6 VrefDQ Offset.....................92"
        ],
        [
          "3.5.97   MR189 (MA[7:0]=BDH) - DQL7 DCA for IBCLK and QCLK .............................................93"
        ],
        [
          "3.5.98   MR190 (MA[7:0]=BEH) - DQL7 DCA for QBCLK and DQL7 VrefDQ Offset ....................93"
        ],
        [
          "3.5.99   MR197 (MA[7:0]=C5H) - DQU0 DCA for IBCLK and QCLK .............................................94"
        ],
        [
          "3.5.100   MR198 (MA[7:0]=C6H) - DQU0 DCA for QBCLK and DQU0 VrefDQ Offset ................. 94"
        ],
        [
          "3.5.101   MR205 (MA[7:0]=CDH) - DQU1 DCA for IBCLK and QCLK ..........................................95"
        ],
        [
          "3.5.102   MR206 (MA[7:0]=CEH) - DQU1 DCA for QBCLK and DQU1 VrefDQ Offset ................. 95"
        ],
        [
          "3.5.103   MR213 (MA[7:0]=D5H) - DQU2 DCA for IBCLK and QCLK ........................................... 96"
        ],
        [
          "3.5.104   MR214 (MA[7:0]=D6H) - DQU2 DCA for QBCLK and DQU2 VrefDQ Offset ................. 96"
        ],
        [
          "3.5.105   MR221 (MA[7:0]=DDH) - DQU3 DCA for IBCLK and QCLK ..........................................97"
        ],
        [
          "3.5.106   MR222 (MA[7:0]=DEH) - DQU3 DCA for QBCLK and DQU3 VrefDQ Offset ................. 97"
        ],
        [
          "3.5.107   MR229 (MA[7:0]=E5H) - DQU4 DCA for IBCLK and QCLK ........................................... 98"
        ],
        [
          "3.5.108   MR230 (MA[7:0]=E6H) - DQU4 DCA for QBCLK and DQU4 VrefDQ Offset ................. 98"
        ],
        [
          "3.5.109   MR237 (MA[7:0]=EDH) - DQU5 DCA for IBCLK and QCLK ..........................................99"
        ],
        [
          "3.5.110   MR238 (MA[7:0]=EEH) - DQU5 DCA for QBCLK and DQU5 VrefDQ Offset ................. 99"
        ],
        [
          "3.5.111   MR245 (MA[7:0]=F5H) - DQU6 DCA for IBCLK and QCLK .........................................100"
        ],
        [
          "3.5.112   MR246 (MA[7:0]=F6H) - DQU6 DCA for QBCLK and DQU6 VrefDQ Offset................100"
        ],
        [
          "3.5.113   MR253 (MA[7:0]=FDH) - DQU7 DCA for IBCLK and QCLK.........................................101"
        ],
        [
          "3.5.114   MR254 (MA[7:0]=FEH) - DQU7 DCA for QBCLK and DQU7 VrefDQ Offset ...............101"
        ],
        [
          "3.5.115   Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit"
        ],
        [
          "VrefDQ Sections .........................................................................................................102"
        ],
        [
          "4   DDR5 SDRAM Command Description and Operation ........................................................................103"
        ],
        [
          "4.1   Command Truth Table ...............................................................................................................103"
        ],
        [
          "4.2   Burst Length, Type and Order.................................................................................................... 105"
        ],
        [
          "4.2.1   Burst Type and Burst Order for Optional BL32 Mode....................................................... 105"
        ],
        [
          "4.3   Precharge Command .................................................................................................................106"
        ],
        [
          "4.3.1    Precharge Command Modes...........................................................................................106"
        ],
        [
          "4.4   Programmable Preamble & Postamble......................................................................................107"
        ],
        [
          "4.4.1    Read Preamble & Postamble ..........................................................................................107"
        ],
        [
          "4.4.2   Write Preamble & Postamble ...........................................................................................108"
        ],
        [
          "4.4.3   Write Preamble Timings ...................................................................................................109"
        ],
        [
          "4.5   Interamble ..................................................................................................................................110"
        ],
        [
          "4.5.1   Read Interamble Timing Diagrams ...................................................................................110"
        ],
        [
          "4.5.2   Write Interamble Timing Diagrams ...................................................................................112"
        ],
        [
          "4.6   Activate Command.....................................................................................................................113"
        ],
        [
          "4.7   Read Operation..........................................................................................................................114"
        ],
        [
          "4.7.1   Read Burst Operation.......................................................................................................114"
        ],
        [
          "4.7.2   Burst Read Operation Followed by a Precharge .............................................................. 115"
        ],
        [
          "4.7.3   Read Burst Operation for Optional BL32 Mode................................................................119"
        ],
        [
          "4.7.4   Read and Write Command Interval ..................................................................................121"
        ],
        [
          "4.7.5   Read and Write Command Interval for Optional BL32 Modes .........................................123"
        ],
        [
          "4.7.6   Read and Write Command Interval for 3DS .....................................................................124"
        ],
        [
          "4.8   Write Operation ..........................................................................................................................127"
        ],
        [
          "4.8.1   Write Data Mask ...............................................................................................................127"
        ],
        [
          "4.8.2   Write Burst Operation .......................................................................................................128"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 8,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "4.8.3   Write Timing Parameters..................................................................................................130"
        ],
        [
          "4.8.4   Write Burst Operation for Optional BL32 Mode ................................................................131"
        ],
        [
          "4.8.5   Same Bank Group Write to Write Timings........................................................................133"
        ],
        [
          "4.8.6   Different Bank-Group Write to Write Timings ...................................................................133"
        ],
        [
          "4.8.7   Write Timing Violations .....................................................................................................134"
        ],
        [
          "4.8.8   Write Enable Timings .......................................................................................................135"
        ],
        [
          "4.9   Self Refresh Operation...............................................................................................................138"
        ],
        [
          "4.9.1   Self Refresh in 2N Mode ..................................................................................................141"
        ],
        [
          "4.10   Power Down Mode...................................................................................................................142"
        ],
        [
          "4.10.1   Power-Down Entry and Exit............................................................................................142"
        ],
        [
          "4.11   Input Clock Frequency Change................................................................................................145"
        ],
        [
          "4.11.1   Frequency Change Steps...............................................................................................145"
        ],
        [
          "4.12   Maximum Power Saving Mode (MPSM) ..................................................................................147"
        ],
        [
          "4.12.1   MPSM Idle State.............................................................................................................148"
        ],
        [
          "4.12.2   MPSM Power Down State ..............................................................................................148"
        ],
        [
          "4.12.3   MPSM Deep Power Down State ....................................................................................148"
        ],
        [
          "4.12.4   MPSM Command Timings..............................................................................................148"
        ],
        [
          "4.13   Refresh Operation....................................................................................................................149"
        ],
        [
          "4.13.1   Refresh Modes ...............................................................................................................150"
        ],
        [
          "4.13.2   Changing Refresh Mode.................................................................................................150"
        ],
        [
          "4.13.3    Same Bank Refresh ......................................................................................................153"
        ],
        [
          "4.13.4   tREFI and tRFC Parameters ..........................................................................................155"
        ],
        [
          "4.13.5   tREFI and tRFC Parameters for 3DS Devices ...............................................................155"
        ],
        [
          "4.13.6   Refresh Operation Scheduling Flexibility........................................................................157"
        ],
        [
          "4.13.7   Self Refresh Entry and Exit ............................................................................................158"
        ],
        [
          "4.14   Temperature Sensor ................................................................................................................160"
        ],
        [
          "4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices ..........................................162"
        ],
        [
          "4.14.2   Temperature Encoding ...................................................................................................162"
        ],
        [
          "4.14.3   MR4 Definition – for Reference Only ..............................................................................162"
        ],
        [
          "4.15   Multi-Purpose Command (MPC) ..............................................................................................164"
        ],
        [
          "4.15.1   Introduction.....................................................................................................................164"
        ],
        [
          "4.15.2   MPC Opcodes ................................................................................................................165"
        ],
        [
          "4.15.3   MPC Command Timings ................................................................................................167"
        ],
        [
          "4.16   Per DRAM Addressability (PDA)..............................................................................................169"
        ],
        [
          "4.16.1   PDA Enumerate ID Programming ..................................................................................170"
        ],
        [
          "4.16.2   PDA Select ID Operation................................................................................................173"
        ],
        [
          "4.17   Read Training Pattern ..............................................................................................................175"
        ],
        [
          "4.17.1   Introduction.....................................................................................................................175"
        ],
        [
          "4.17.2   LFSR Pattern Generation ...............................................................................................177"
        ],
        [
          "4.17.3   Read Training Pattern Examples....................................................................................179"
        ],
        [
          "4.17.4   Read Training Pattern Timing Diagrams ........................................................................182"
        ],
        [
          "4.18   Read Preamble Training Mode ................................................................................................183"
        ],
        [
          "4.18.1   Introduction.....................................................................................................................183"
        ],
        [
          "4.18.2   Entry and Exit for Preamble Training Mode....................................................................183"
        ],
        [
          "4.18.3   Preamble Training Mode Operation ...............................................................................183"
        ],
        [
          "4.19   CA Training Mode (CATM).......................................................................................................184"
        ],
        [
          "4.19.1   Introduction.....................................................................................................................184"
        ],
        [
          "4.19.2   Entry and Exit for CA Training Mode ..............................................................................184"
        ],
        [
          "4.19.3   CA Training Mode (CATM) Operation ............................................................................185"
        ],
        [
          "4.20   CS Training Mode (CSTM).......................................................................................................187"
        ],
        [
          "4.20.1   Introduction.....................................................................................................................187"
        ],
        [
          "4.20.2   Entry and Exit for CS Training Mode ..............................................................................187"
        ],
        [
          "4.20.3   CS Training Mode (CSTM) Operation ............................................................................187"
        ],
        [
          "4.21   Write Leveling Training Mode ..................................................................................................191"
        ],
        [
          "4.21.1   Introduction.....................................................................................................................191"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 9,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "4.21.2   Write Leveling Mode Registers.......................................................................................192"
        ],
        [
          "4.21.3   External Write Leveling Training Operation....................................................................193"
        ],
        [
          "4.21.4   Write Leveling Internal Cycle Alignment Operation ........................................................194"
        ],
        [
          "4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation .......... 196"
        ],
        [
          "4.21.6   DRAM Termination During Write Leveling......................................................................197"
        ],
        [
          "4.22   Connectivity Test (CT) Mode ...................................................................................................198"
        ],
        [
          "4.22.1   Introduction.....................................................................................................................198"
        ],
        [
          "4.22.2   Pin Mapping....................................................................................................................198"
        ],
        [
          "4.22.3   Logic Equations ..............................................................................................................199"
        ],
        [
          "4.23   ZQ Calibration Commands.......................................................................................................201"
        ],
        [
          "4.23.1    ZQ Calibration Description ............................................................................................201"
        ],
        [
          "4.23.2   ZQ External Resistor, Tolerance, and Capacitive Loading.............................................201"
        ],
        [
          "4.24   VrefCA Command ....................................................................................................................202"
        ],
        [
          "4.24.1   Introduction.....................................................................................................................202"
        ],
        [
          "4.24.2   VrefCA Command Timing...............................................................................................202"
        ],
        [
          "4.25   VrefCS Command ....................................................................................................................203"
        ],
        [
          "4.25.1   Introduction.....................................................................................................................203"
        ],
        [
          "4.25.2   VrefCS Command Timing...............................................................................................203"
        ],
        [
          "4.26   VrefCA Training Specification ..................................................................................................205"
        ],
        [
          "4.27   VrefCS Training Specification ..................................................................................................211"
        ],
        [
          "4.28   VrefDQ Calibration Specification..............................................................................................217"
        ],
        [
          "4.29   Post Package Repair (PPR).....................................................................................................223"
        ],
        [
          "4.29.1   Hard PPR (hPPR)........................................................................................................... 224"
        ],
        [
          "4.29.2   Soft Post Package Repair (sPPR)..................................................................................226"
        ],
        [
          "4.29.3   MBIST PPR ....................................................................................................................227"
        ],
        [
          "4.30   Decision Feedback Equalization ..............................................................................................228"
        ],
        [
          "4.30.1   Introduction.....................................................................................................................228"
        ],
        [
          "4.30.2   Pulse Response of a Reflective Memory Channel .........................................................228"
        ],
        [
          "4.30.3   Components of the DFE .................................................................................................229"
        ],
        [
          "4.31   DQS Interval Oscillator.............................................................................................................234"
        ],
        [
          "4.32   tDQS2DQ Offset Due to Temperature and Voltage Variation..................................................237"
        ],
        [
          "4.33   2N Mode...................................................................................................................................239"
        ],
        [
          "4.33.1   1N / 2N Mode Clarifications............................................................................................240"
        ],
        [
          "4.34   Write Pattern Command........................................................................................................... 241"
        ],
        [
          "4.35   On-Die ECC .............................................................................................................................243"
        ],
        [
          "4.35.1   SEC Overview ................................................................................................................243"
        ],
        [
          "4.36   DDR5 ECC Transparency and Error Scrub .............................................................................244"
        ],
        [
          "4.36.1   Mode Register and DRAM Initialization Prior to ECS Mode Operation ..........................245"
        ],
        [
          "4.36.2   ECS Operation ...............................................................................................................245"
        ],
        [
          "4.36.3   ECS Error Tracking ........................................................................................................248"
        ],
        [
          "4.36.4   3DS Operation................................................................................................................249"
        ],
        [
          "4.37   CRC .........................................................................................................................................250"
        ],
        [
          "4.37.1   CRC Polynomial and Logic Equation .............................................................................250"
        ],
        [
          "4.37.2   CRC Data Bit Mapping for x4 Devices ...........................................................................251"
        ],
        [
          "4.37.3   CRC Data Bit Mapping for x8 Devices ...........................................................................252"
        ],
        [
          "4.37.4   CRC Data Bit Mapping for x16 Devices .........................................................................252"
        ],
        [
          "4.37.5   Write CRC for x4, x8 and x16 Devices ...........................................................................253"
        ],
        [
          "4.37.6   Write CRC Auto-Disable.................................................................................................254"
        ],
        [
          "4.37.7   Read CRC for x4, x8 and x16 Devices...........................................................................255"
        ],
        [
          "4.37.8   CRC Burst Order ............................................................................................................255"
        ],
        [
          "4.37.9   Write CRC Error Handling ..............................................................................................255"
        ],
        [
          "4.37.10   CRC Bit Mapping in BC8 Mode ....................................................................................256"
        ],
        [
          "4.37.11   CRC Bit Mapping in BL32 Mode...................................................................................257"
        ],
        [
          "4.38   Loopback..................................................................................................................................258"
        ],
        [
          "4.38.1   Loopback Output Definition ............................................................................................258"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 10,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "4.38.2   Loopback Phase.............................................................................................................259"
        ],
        [
          "4.38.3   Loopback Output Mode ..................................................................................................259"
        ],
        [
          "4.38.4   Loopback Timing and Levels..........................................................................................262"
        ],
        [
          "4.39   CA_ODT Strap Operation ........................................................................................................263"
        ],
        [
          "4.39.1   CA/CS/CK ODT Settings ................................................................................................264"
        ],
        [
          "4.40   Duty Cycle Adjuster (DCA).......................................................................................................265"
        ],
        [
          "4.40.1   Duty Cycle Adjuster Range ............................................................................................265"
        ],
        [
          "4.40.2    The Relationship between DCA Code Change and Single/Two-Phase"
        ],
        [
          "Internal Clock(s)/DQS Timing .....................................................................................265"
        ],
        [
          "4.40.3    The Relationship between DCA Code Change and 4-Phase Internal"
        ],
        [
          "Clock(s)/DQS Timing ..................................................................................................267"
        ],
        [
          "4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing...............268"
        ],
        [
          "4.41   Refresh Management (RFM) ...................................................................................................269"
        ],
        [
          "4.42   Package Output Driver Test Mode (Optional) .......................................................................... 271"
        ],
        [
          "4.43   IO Features and Modes ........................................................................................................... 272"
        ],
        [
          "4.43.1   Data Output Disable .......................................................................................................272"
        ],
        [
          "4.43.2   TDQS/DM ....................................................................................................................... 272"
        ],
        [
          "5   On-Die Termination .............................................................................................................................273"
        ],
        [
          "5.1   On-Die Termination for DQ ........................................................................................................273"
        ],
        [
          "5.2   ODT Modes, Timing Diagrams and State Table ........................................................................274"
        ],
        [
          "5.3   Dynamic ODT.............................................................................................................................277"
        ],
        [
          "5.3.1   ODT Functional Description .............................................................................................277"
        ],
        [
          "5.3.2   ODT tADC Clarifications ...................................................................................................280"
        ],
        [
          "5.3.3   ODT Timing Diagrams ......................................................................................................281"
        ],
        [
          "5.4   On-Die Termination for CA, CS, CK_t, CK_c.............................................................................288"
        ],
        [
          "5.4.1   Supported On-Die Termination Values.............................................................................289"
        ],
        [
          "5.5   On-Die Termination for Loopback Signals ................................................................................. 290"
        ],
        [
          "6   AC & DC Operating Conditions ........................................................................................................... 291"
        ],
        [
          "6.1   Absolute Maximum Ratings .......................................................................................................291"
        ],
        [
          "6.2   Recommended DC Operating Conditions..................................................................................291"
        ],
        [
          "6.3   DRAM Component Operating Temperature Range ...................................................................292"
        ],
        [
          "7   AC & DC Global Definitions.................................................................................................................293"
        ],
        [
          "7.1   Transmitter (Tx), Receiver (Rx) and Channel Definitions ..........................................................293"
        ],
        [
          "7.2   Bit Error Rate .............................................................................................................................293"
        ],
        [
          "7.2.1   Introduction....................................................................................................................... 293"
        ],
        [
          "7.2.2   General Equation..............................................................................................................293"
        ],
        [
          "7.2.3   Minimum Bit Error Rate (BER) Requirements ..................................................................294"
        ],
        [
          "7.3   Unit Interval and Jitter Definitions ..............................................................................................295"
        ],
        [
          "7.3.1   Unit Interval (UI) ...............................................................................................................295"
        ],
        [
          "7.3.2   UI Jitter Definition .............................................................................................................295"
        ],
        [
          "7.3.3   UI-UI Jitter Definition ........................................................................................................296"
        ],
        [
          "7.3.4   Accumulated Jitter (Over “N” UI) ......................................................................................296"
        ],
        [
          "8   AC & DC Input Measurement Levels...................................................................................................297"
        ],
        [
          "8.1   Overshoot and Undershoot Specifications for CAC ...................................................................297"
        ],
        [
          "8.2   CA Rx Voltage and Timings .......................................................................................................297"
        ],
        [
          "8.3   Input Clock Jitter Specification ...................................................................................................300"
        ],
        [
          "8.3.1   Overview...........................................................................................................................300"
        ],
        [
          "8.3.2   Specification for DRAM Input Clock Jitter.........................................................................300"
        ],
        [
          "8.4   Differential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)...............................................304"
        ],
        [
          "8.5   Differential Input Clock Voltage Sensitivity................................................................................. 305"
        ],
        [
          "8.5.1   Differential Input Clock Voltage Sensitivity Parameter .....................................................305"
        ],
        [
          "8.5.2   Differential Input Voltage Levels for Clock........................................................................306"
        ],
        [
          "8.5.3   Differential Input Slew Rate Definition for Clock (CK_t, CK_c).........................................307"
        ],
        [
          "8.6   Rx DQS Jitter Sensitivity ............................................................................................................308"
        ],
        [
          "8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 11,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests .........................................................311"
        ],
        [
          "8.7   Rx DQS Voltage Sensitivity........................................................................................................315"
        ],
        [
          "8.7.1   Overview...........................................................................................................................315"
        ],
        [
          "8.7.2   Receiver DQS Voltage Sensitivity Parameter ..................................................................315"
        ],
        [
          "8.8   Differential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)........................................316"
        ],
        [
          "8.8.1   Differential Input Levels for DQS ......................................................................................317"
        ],
        [
          "8.8.2   Differential Input Slew Rate for DQS_t, DQS_c ...............................................................317"
        ],
        [
          "8.9   Rx DQ Voltage Sensitivity ..........................................................................................................319"
        ],
        [
          "8.9.1   Overview...........................................................................................................................319"
        ],
        [
          "8.9.2   Receiver DQ Input Voltage Sensitivity Parameters ..........................................................319"
        ],
        [
          "8.10   Rx Stressed Eye ......................................................................................................................321"
        ],
        [
          "8.10.1   Parameters for DDR5 Rx Stressed Eye Tests ...............................................................321"
        ],
        [
          "8.11   Connectivity Test Mode - Input level and Timing Requirement................................................ 324"
        ],
        [
          "8.11.1   Connectivity Test (CT) Mode Input Levels .....................................................................325"
        ],
        [
          "8.11.2   CMOS Rail to Rail Input Levels for RESET_n ................................................................326"
        ],
        [
          "9   AC & DC Output Measurement Levels and Timing .............................................................................327"
        ],
        [
          "9.1   Output Driver DC Electrical Characteristics for DQS and DQ....................................................327"
        ],
        [
          "9.2   Output Driver DC Electrical Characteristics for Loopback Signals LBDQS, LBDQ....................328"
        ],
        [
          "9.3   Loopback Output Timing ............................................................................................................330"
        ],
        [
          "9.3.1   Alert_n Output Drive Characteristic ..................................................................................332"
        ],
        [
          "9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode ..........................................333"
        ],
        [
          "9.4   Single-Ended Output Levels - VOL/VOH ...................................................................................334"
        ],
        [
          "9.5   Single-Ended Output Levels - VOL/VOH for Loopback Signals.................................................334"
        ],
        [
          "9.6   Single-Ended Output Slew Rate ................................................................................................335"
        ],
        [
          "9.7   Differential Output Levels........................................................................................................... 336"
        ],
        [
          "9.8   Differential Output Slew Rate.....................................................................................................336"
        ],
        [
          "9.9   Tx DQS Jitter.............................................................................................................................. 337"
        ],
        [
          "9.10   Tx DQ Jitter .............................................................................................................................. 341"
        ],
        [
          "9.10.1   Overview.........................................................................................................................341"
        ],
        [
          "9.10.2   Tx DQ Jitter Parameters .................................................................................................342"
        ],
        [
          "9.11   Tx DQ Stressed Eye ................................................................................................................345"
        ],
        [
          "9.11.1   Tx DQ Stressed Eye Parameters ...................................................................................346"
        ],
        [
          "10   Speed Bins ........................................................................................................................................350"
        ],
        [
          "10.1   DDR5-3200 Speed Bins and Operations ................................................................................. 350"
        ],
        [
          "10.2   DDR5-3600 Speed Bins and Operations ................................................................................. 351"
        ],
        [
          "10.3   DDR5-4000 Speed Bins and Operations ................................................................................. 352"
        ],
        [
          "10.4   DDR5-4400 Speed Bins and Operations ................................................................................. 353"
        ],
        [
          "10.5   DDR5-4800 Speed Bins and Operations ................................................................................. 354"
        ],
        [
          "10.6   DDR5-5200 Speed Bins and Operations ................................................................................. 355"
        ],
        [
          "10.7   DDR5-5600 Speed Bins and Operations ................................................................................. 357"
        ],
        [
          "10.8   DDR5-6000 Speed Bins and Operations ................................................................................. 359"
        ],
        [
          "10.9   DDR5-6400 Speed Bins and Operations ................................................................................. 361"
        ],
        [
          "10.10   DDR5 Speed Bin Table Notes for Tables 467 through 475 ...................................................363"
        ],
        [
          "10.11   DDR5-6800 Speed Bins and Operations - (Future Bin Placeholder) .....................................364"
        ],
        [
          "10.12   DDR5-7200 Speed Bins and Operations - (Future Bin Placeholder) .....................................364"
        ],
        [
          "10.13   DDR5-7600 Speed Bins and Operations - (Future Bin Placeholder) .....................................365"
        ],
        [
          "10.14   DDR5-8000 Speed Bins and Operations - (Future Bin Placeholder) .....................................365"
        ],
        [
          "10.15   DDR5-8400 Speed Bins and Operations - (Future Bin Placeholder) .....................................366"
        ],
        [
          "10.16   3DS DDR5-3200 Speed Bins and Operations .......................................................................366"
        ],
        [
          "10.17   3DS DDR5-3600 Speed Bins and Operations .......................................................................367"
        ],
        [
          "10.18   3DS DDR5-4000 Speed Bins and Operations .......................................................................368"
        ],
        [
          "10.19   3DS DDR5-4400 Speed Bins and Operations .......................................................................369"
        ],
        [
          "10.20   3DS DDR5-4800 Speed Bins and Operations .......................................................................370"
        ],
        [
          "10.21   3DS DDR5-5200 Speed Bins and Operations .......................................................................371"
        ],
        [
          "10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 12,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Contents (Cont’d)"
        ],
        [
          "10.23   3DS DDR5-6000 Speed Bins and Operations .......................................................................375"
        ],
        [
          "10.24   3DS DDR5-6400 Speed Bins and Operations .......................................................................377"
        ],
        [
          "10.25   DDR5 Speed Bin Table Notes for Tables 481 through 490 ...................................................379"
        ],
        [
          "11   IDD, IDDQ, IPP Specification Parameters and Test Conditions........................................................380"
        ],
        [
          "11.1   IDD, IPP and IDDQ Measurement Conditions .........................................................................380"
        ],
        [
          "11.2   IDD0, IDDQ0, IPP0 Pattern......................................................................................................387"
        ],
        [
          "11.3   IDD0F, IDDQ0F, IPP0F Pattern ...............................................................................................398"
        ],
        [
          "11.4   IDD2N, IDD2P, IDD3N, IDD3P Pattern....................................................................................409"
        ],
        [
          "11.5   IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT Pattern........................................410"
        ],
        [
          "11.6   IDD4R, IDDQ4R, IPP4R Pattern..............................................................................................411"
        ],
        [
          "11.7   IDD4W, IDDQ4W, IPP4W Pattern ...........................................................................................419"
        ],
        [
          "11.8   IDD5 Pattern ............................................................................................................................431"
        ],
        [
          "11.9   IDD5B, IDDQ5B and IPP5B Patterns.......................................................................................431"
        ],
        [
          "11.10   IDD5C, IDDQ5C and IPP5C Patterns ....................................................................................432"
        ],
        [
          "11.11   IDD6 Pattern ..........................................................................................................................433"
        ],
        [
          "11.12   IDD7, IDDQ7 and IPP7 Patterns............................................................................................434"
        ],
        [
          "12   Input/Output Capacitance..................................................................................................................444"
        ],
        [
          "12.1   Electrostatic Discharge Sensitivity Characteristics ..................................................................448"
        ],
        [
          "13   Electrical Characteristics & AC Timing ..............................................................................................449"
        ],
        [
          "13.1    Reference Load for AC Timing and Output Slew Rate ...........................................................449"
        ],
        [
          "13.2   Rounding Definitions and Algorithms .......................................................................................450"
        ],
        [
          "13.2.1   Example 1, Using Integer Math to Convert tAA(min) from ns to nCK............................. 451"
        ],
        [
          "13.2.2   Example 2, Using Integer Math to Convert tWR(min) from ns to nCK ...........................452"
        ],
        [
          "13.3   Timing Parameters by Speed Grade........................................................................................453"
        ],
        [
          "13.3.1   Timing Parameters for DDR5-3200 to DDR5-4000 ........................................................453"
        ],
        [
          "13.3.2   Timing Parameters for DDR-4400 to DDR5-5200 ..........................................................454"
        ],
        [
          "13.3.3   Timing Parameters for DDR-5600 to DDR5-6400 ..........................................................455"
        ],
        [
          "13.3.4   Timing Parameters for DDR-6800 to DDR5-7600 ..........................................................456"
        ],
        [
          "13.3.5   Timing Parameters for DDR-8000 to DDR5-8400 ..........................................................457"
        ],
        [
          "13.3.6   Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H ....................458"
        ],
        [
          "13.3.7   Timing Parameters for 3DS-DDR5-4400 to 3DS-DDR5-5200 x4 2H & 4H ....................460"
        ],
        [
          "13.3.8   Timing Parameters for 3DS-DDR5-5600 to 3DS-DDR5-6400 x4 2H & 4H ....................462"
        ],
        [
          "14   DDR5 Module Rank and Channel Timings........................................................................................464"
        ],
        [
          "14.1   Module Rank and Channel Limitations for DDR5 DIMMs ........................................................464"
        ],
        [
          "Annex A   Clock, DQS, and DQ Validation Methodology .........................................................................465"
        ]
      ],
      "meta": {
        "rows": 37,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000007
      }
    },
    {
      "page": 13,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables"
        ],
        [
          "Table 1 — DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3"
        ],
        [
          "Table 2 — DDR5 SDRAM X16 Ballout Using MO-210................................................................................. 4"
        ],
        [
          "Table 3 — Pinout Description....................................................................................................................... 5"
        ],
        [
          "Table 4 — 8 Gb Addressing Table ............................................................................................................... 6"
        ],
        [
          "Table 5 — 16 Gb Addressing Table ............................................................................................................. 6"
        ],
        [
          "Table 6 — 24 Gb Addressing Table ............................................................................................................. 6"
        ],
        [
          "Table 7 — 32 Gb Addressing Table ............................................................................................................. 7"
        ],
        [
          "Table 8 — 64 Gb Addressing Table ............................................................................................................. 7"
        ],
        [
          "Table 9 — MR Default Settings .................................................................................................................... 9"
        ],
        [
          "Table 10 — Voltage Ramp Conditions .......................................................................................................10"
        ],
        [
          "Table 11 — Initialization Timing Parameters..............................................................................................12"
        ],
        [
          "Table 12 — Reset Timing Parameters .......................................................................................................13"
        ],
        [
          "Table 13 — Input Voltage Slew Rates........................................................................................................13"
        ],
        [
          "Table 14 — DQ Output Mapping for x4 Device ..........................................................................................14"
        ],
        [
          "Table 15 — DQ Output Mapping for x8 Device ..........................................................................................15"
        ],
        [
          "Table 16 — DQ Output Mapping for x16 Device (OSC Count - MR46 & MR47 Only) ............................... 15"
        ],
        [
          "Table 17 — DQ Output Mapping for x16 Device (DFE Registers Excluded) .............................................15"
        ],
        [
          "Table 18 — DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML) .................................16"
        ],
        [
          "Table 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)............................... 16"
        ],
        [
          "Table 20 — Mode Register Read/Write AC timing .....................................................................................18"
        ],
        [
          "Table 21 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)...................... 18"
        ],
        [
          "Table 22 — MRR/MRW Timing Constraints: DQ ODT is Disable .............................................................. 19"
        ],
        [
          "Table 23 — MRR/MRW Timing Constraints: DQ ODT is Enable ...............................................................20"
        ],
        [
          "Table 24 — Mode Register Assignment in DDR5 SDRAM ........................................................................21"
        ],
        [
          "Table 25 — MR0 Register Information .......................................................................................................29"
        ],
        [
          "Table 26 — MR0 Register Definition ..........................................................................................................29"
        ],
        [
          "Table 27 — MR1 Register Information .......................................................................................................30"
        ],
        [
          "Table 28 — MR1 Register Definition ..........................................................................................................30"
        ],
        [
          "Table 29 — MR2 Register Information .......................................................................................................31"
        ],
        [
          "Table 30 — MR2 Register Definition ..........................................................................................................31"
        ],
        [
          "Table 31 — MR3 Register Information .......................................................................................................32"
        ],
        [
          "Table 32 — MR3 Register Definition ..........................................................................................................32"
        ],
        [
          "Table 33 — MR4 Register Information .......................................................................................................33"
        ],
        [
          "Table 34 — MR4 Register Definition ..........................................................................................................33"
        ],
        [
          "Table 35 — MR5 Register Information .......................................................................................................34"
        ],
        [
          "Table 36 — MR5 Register Definition ..........................................................................................................34"
        ],
        [
          "Table 37 — MR6 Register Information .......................................................................................................35"
        ],
        [
          "Table 38 — MR6 Register Definition ..........................................................................................................35"
        ],
        [
          "Table 39 — MR8 Register Information .......................................................................................................36"
        ],
        [
          "Table 40 — MR8 Register Definition ..........................................................................................................36"
        ],
        [
          "Table 41 — MR9 Register Information .......................................................................................................36"
        ],
        [
          "Table 42 — MR9 Register Definition ..........................................................................................................36"
        ],
        [
          "Table 43 — MR10 Register Information .....................................................................................................37"
        ],
        [
          "Table 44 — MR10 Register Definition ........................................................................................................37"
        ],
        [
          "Table 45 — VrefDQ Setting Range ............................................................................................................37"
        ],
        [
          "Table 46 — MR11 Register Information .....................................................................................................38"
        ],
        [
          "Table 47 — MR11 Register Definition ........................................................................................................38"
        ],
        [
          "Table 48 — VrefCA Setting Range............................................................................................................. 38"
        ],
        [
          "Table 49 — MR12 Register Information .....................................................................................................39"
        ],
        [
          "Table 50 — VrefCS Setting Range............................................................................................................. 39"
        ],
        [
          "Table 51 — MR13 Register Information .....................................................................................................40"
        ],
        [
          "Table 52 — MR13 Register Definition ........................................................................................................40"
        ],
        [
          "Table 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details ......................................................................40"
        ],
        [
          "Table 54 — MR14 Register Information .....................................................................................................41"
        ],
        [
          "Table 55 — MR14 Register Definition ........................................................................................................41"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 14,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 56 — MR15 Register Information .....................................................................................................42"
        ],
        [
          "Table 57 — MR15 Register Definition ........................................................................................................42"
        ],
        [
          "Table 58 — MR16 Register Information .....................................................................................................43"
        ],
        [
          "Table 59 — MR16 Register Definition ........................................................................................................43"
        ],
        [
          "Table 60 — MR17 Register Information .....................................................................................................43"
        ],
        [
          "Table 61 — MR17 Register Definition ........................................................................................................43"
        ],
        [
          "Table 62 — MR18 Register Information .....................................................................................................43"
        ],
        [
          "Table 63 — MR18 Register Definition ........................................................................................................43"
        ],
        [
          "Table 64 — MR19 Register Information .....................................................................................................44"
        ],
        [
          "Table 65 — MR19 Register Definition ........................................................................................................44"
        ],
        [
          "Table 66 — MR20 Register Information .....................................................................................................44"
        ],
        [
          "Table 67 — MR20 Register Definition ........................................................................................................44"
        ],
        [
          "Table 68 — MR23 Register Information .....................................................................................................45"
        ],
        [
          "Table 69 — MR23 Register Definition ........................................................................................................45"
        ],
        [
          "Table 70 — MR24 Register Information .....................................................................................................45"
        ],
        [
          "Table 71 — MR24 Register Definition ........................................................................................................45"
        ],
        [
          "Table 72 — MR25 Register Information .....................................................................................................46"
        ],
        [
          "Table 73 — MR25 Register Definition ........................................................................................................46"
        ],
        [
          "Table 74 — MR26 Register Information .....................................................................................................46"
        ],
        [
          "Table 75 — MR26 Register Information .....................................................................................................46"
        ],
        [
          "Table 76 — MR27 Register Information .....................................................................................................47"
        ],
        [
          "Table 77 — MR27 Register Definition ........................................................................................................47"
        ],
        [
          "Table 78 — MR28 Register Information .....................................................................................................48"
        ],
        [
          "Table 79 — MR28 Register Definition ........................................................................................................48"
        ],
        [
          "Table 80 — MR29 Register Information .....................................................................................................49"
        ],
        [
          "Table 81 — MR29 Register Definition ........................................................................................................49"
        ],
        [
          "Table 82 — MR30 Register Information .....................................................................................................50"
        ],
        [
          "Table 83 — MR30 Register Definition ........................................................................................................50"
        ],
        [
          "Table 84 — MR31 Register Information .....................................................................................................50"
        ],
        [
          "Table 85 — MR31 Register Definition ........................................................................................................50"
        ],
        [
          "Table 86 — MR32 Register Information .....................................................................................................51"
        ],
        [
          "Table 87 — MR32 Register Definition ........................................................................................................51"
        ],
        [
          "Table 88 — MR33 Register Information .....................................................................................................52"
        ],
        [
          "Table 89 — MR33 Register Definition ........................................................................................................52"
        ],
        [
          "Table 90 — MR34 Register Information .....................................................................................................53"
        ],
        [
          "Table 91 — MR34 Register Definition ........................................................................................................53"
        ],
        [
          "Table 92 — MR35 Register Information .....................................................................................................54"
        ],
        [
          "Table 93 — MR35 Register Definition ........................................................................................................54"
        ],
        [
          "Table 94 — MR36 Register Information .....................................................................................................54"
        ],
        [
          "Table 95 — MR36 Register Definition ........................................................................................................54"
        ],
        [
          "Table 96 — MR37 Register Information .....................................................................................................55"
        ],
        [
          "Table 97 — MR37 Register Definition ........................................................................................................55"
        ],
        [
          "Table 98 — MR38 Register Information .....................................................................................................56"
        ],
        [
          "Table 99 — MR38 Register Definition ........................................................................................................56"
        ],
        [
          "Table 100 — MR39 Register Information ...................................................................................................57"
        ],
        [
          "Table 101 — MR39 Register Definition ...................................................................................................... 57"
        ],
        [
          "Table 102 — MR40 Register Information ...................................................................................................58"
        ],
        [
          "Table 103 — MR40 Register Definition ...................................................................................................... 58"
        ],
        [
          "Table 104 — Operation at Low Speed .......................................................................................................58"
        ],
        [
          "Table 105 — MR42 Register Information ...................................................................................................59"
        ],
        [
          "Table 106 — MR42 Register Definition ...................................................................................................... 59"
        ],
        [
          "Table 107 — MR43 Register Information ...................................................................................................60"
        ],
        [
          "Table 108 — MR43 Register Definition ...................................................................................................... 60"
        ],
        [
          "Table 109 — MR44 Register Information ...................................................................................................61"
        ],
        [
          "Table 110 — MR44 Register Definition ...................................................................................................... 61"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 15,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 111 — MR45 Register Information ...................................................................................................62"
        ],
        [
          "Table 112 — MR45 Register Definition ...................................................................................................... 62"
        ],
        [
          "Table 113 — MR46 Register Information ...................................................................................................63"
        ],
        [
          "Table 114 — MR46 Register Definition ...................................................................................................... 63"
        ],
        [
          "Table 115 — MR47 Register Information ...................................................................................................63"
        ],
        [
          "Table 116 — MR47 Register Definition ...................................................................................................... 63"
        ],
        [
          "Table 117 — MR48 Register Information ...................................................................................................64"
        ],
        [
          "Table 118 — MR48 Register Definition ...................................................................................................... 64"
        ],
        [
          "Table 119 — MR50 Register Information ...................................................................................................64"
        ],
        [
          "Table 120 — MR50 Register Definition ...................................................................................................... 64"
        ],
        [
          "Table 121 — MR51 Register Information ...................................................................................................65"
        ],
        [
          "Table 122 — MR51 Register Definition ...................................................................................................... 65"
        ],
        [
          "Table 123 — MR52 Register Information ...................................................................................................65"
        ],
        [
          "Table 124 — MR52 Register Definition ...................................................................................................... 65"
        ],
        [
          "Table 125 — MR53 Register Information ...................................................................................................66"
        ],
        [
          "Table 126 — MR53 Register Definition ...................................................................................................... 66"
        ],
        [
          "Table 127 — MR54 Register Information ...................................................................................................67"
        ],
        [
          "Table 128 — MR54 Register Definition ...................................................................................................... 67"
        ],
        [
          "Table 129 — MR55 Register Information ...................................................................................................68"
        ],
        [
          "Table 130 — MR55 Register Definition ...................................................................................................... 68"
        ],
        [
          "Table 131 — MR56 Register Information ...................................................................................................69"
        ],
        [
          "Table 132 — MR56 Register Definition ...................................................................................................... 69"
        ],
        [
          "Table 133 —  MR57 Register Information ..................................................................................................70"
        ],
        [
          "Table 134 — MR57 Register Definition ...................................................................................................... 70"
        ],
        [
          "Table 135 — MR58 Register Information ...................................................................................................71"
        ],
        [
          "Table 136 — MR58 Register Definition ...................................................................................................... 71"
        ],
        [
          "Table 137 — MR59 Register Information ...................................................................................................71"
        ],
        [
          "Table 138 — MR59 Register Definition ...................................................................................................... 71"
        ],
        [
          "Table 139 — MR61 Register Information ...................................................................................................72"
        ],
        [
          "Table 140 — MR61 Register Definition ...................................................................................................... 72"
        ],
        [
          "Table 141 — MR62 Register Information ...................................................................................................72"
        ],
        [
          "Table 142 — MR63 Register Information ...................................................................................................73"
        ],
        [
          "Table 143 — MR63 Register Definition ...................................................................................................... 73"
        ],
        [
          "Table 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping .......74"
        ],
        [
          "Table 145 — MR103 Register Information .................................................................................................75"
        ],
        [
          "Table 146 — MR103 Register Definition .................................................................................................... 75"
        ],
        [
          "Table 147 — MR104 Register Information .................................................................................................75"
        ],
        [
          "Table 148 — MR104 Register Definition .................................................................................................... 75"
        ],
        [
          "Table 149 — MR105 Register Information .................................................................................................76"
        ],
        [
          "Table 150 — MR105 Register Definition .................................................................................................... 76"
        ],
        [
          "Table 151 — MR106 Register Information .................................................................................................76"
        ],
        [
          "Table 152 — MR106 Register Definition .................................................................................................... 76"
        ],
        [
          "Table 153 — MR107 Register Information .................................................................................................77"
        ],
        [
          "Table 154 — MR107 Register Definition .................................................................................................... 77"
        ],
        [
          "Table 155 — MR108 Register Information .................................................................................................77"
        ],
        [
          "Table 156 — MR108 Register Definition .................................................................................................... 77"
        ],
        [
          "Table 157 — MR109 Register Information .................................................................................................78"
        ],
        [
          "Table 158 — MR109 Register Definition .................................................................................................... 78"
        ],
        [
          "Table 159 — MR110 Register Information .................................................................................................78"
        ],
        [
          "Table 160 — MR110 Register Definition .................................................................................................... 78"
        ],
        [
          "Table 161 — MR111 Register Information .................................................................................................79"
        ],
        [
          "Table 162 — MR111 Register Definition .................................................................................................... 79"
        ],
        [
          "Table 163 — MR112 Register Information .................................................................................................80"
        ],
        [
          "Table 164 — MR112 Register Definition .................................................................................................... 80"
        ],
        [
          "Table 165 — MR113 Register Information .................................................................................................81"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 16,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 166 — MR113 Register Definition .................................................................................................... 81"
        ],
        [
          "Table 167 — MR114 Register Information .................................................................................................82"
        ],
        [
          "Table 168 — MR114 Register Definition .................................................................................................... 82"
        ],
        [
          "Table 169 — MR115 Register Information .................................................................................................83"
        ],
        [
          "Table 170 — MR115 Register Definition .................................................................................................... 83"
        ],
        [
          "Table 171 — MR116 Register Information .................................................................................................84"
        ],
        [
          "Table 172 — MR116 Register Information .................................................................................................84"
        ],
        [
          "Table 173 — MR118 Register Information .................................................................................................85"
        ],
        [
          "Table 174 — MR118 Register Definition .................................................................................................... 85"
        ],
        [
          "Table 175 — MR126 Register Information .................................................................................................85"
        ],
        [
          "Table 176 — MR126 Register Definition .................................................................................................... 85"
        ],
        [
          "Table 177 — MR133 Register Information .................................................................................................86"
        ],
        [
          "Table 178 — MR133 Register Definition .................................................................................................... 86"
        ],
        [
          "Table 179 — MR134 Register Information .................................................................................................86"
        ],
        [
          "Table 180 — MR134 Register Definition .................................................................................................... 86"
        ],
        [
          "Table 181 — MR141 Register Information .................................................................................................87"
        ],
        [
          "Table 182 — MR141 Register Definition .................................................................................................... 87"
        ],
        [
          "Table 183 — MR142 Register Information .................................................................................................87"
        ],
        [
          "Table 184 — MR142 Register Definition .................................................................................................... 87"
        ],
        [
          "Table 185 — MR149 Register Information .................................................................................................88"
        ],
        [
          "Table 186 — MR149 Register Definition .................................................................................................... 88"
        ],
        [
          "Table 187 — MR150 Register Information .................................................................................................88"
        ],
        [
          "Table 188 — MR150 Register Definition .................................................................................................... 88"
        ],
        [
          "Table 189 — MR157 Register Information .................................................................................................89"
        ],
        [
          "Table 190 — MR157 Register Definition .................................................................................................... 89"
        ],
        [
          "Table 191 — MR158 Register Information .................................................................................................89"
        ],
        [
          "Table 192 — MR158 Register Definition .................................................................................................... 89"
        ],
        [
          "Table 193 — MR165 Register Information .................................................................................................90"
        ],
        [
          "Table 194 — MR165 Register Definition .................................................................................................... 90"
        ],
        [
          "Table 195 — MR166 Register Information .................................................................................................90"
        ],
        [
          "Table 196 — MR166 Register Definition .................................................................................................... 90"
        ],
        [
          "Table 197 — MR173 Register Information .................................................................................................91"
        ],
        [
          "Table 198 — MR173 Register Definition .................................................................................................... 91"
        ],
        [
          "Table 199 — MR174 Register Information .................................................................................................91"
        ],
        [
          "Table 200 — MR174 Register Definition .................................................................................................... 91"
        ],
        [
          "Table 201 — MR181 Register Information .................................................................................................92"
        ],
        [
          "Table 202 — MR181 Register Definition .................................................................................................... 92"
        ],
        [
          "Table 203 — MR182 Register Information .................................................................................................92"
        ],
        [
          "Table 204 — MR182 Register Definition .................................................................................................... 92"
        ],
        [
          "Table 205 — MR189 Register Information .................................................................................................93"
        ],
        [
          "Table 206 — MR189 Register Definition .................................................................................................... 93"
        ],
        [
          "Table 207 — MR190 Register Information .................................................................................................93"
        ],
        [
          "Table 208 — MR190 Register Definition .................................................................................................... 93"
        ],
        [
          "Table 209 — MR197 Register Information .................................................................................................94"
        ],
        [
          "Table 210 — MR197 Register Definition .................................................................................................... 94"
        ],
        [
          "Table 211 — MR198 Register Information .................................................................................................94"
        ],
        [
          "Table 212 — MR198 Register Definition .................................................................................................... 94"
        ],
        [
          "Table 213 — MR205 Register Information .................................................................................................95"
        ],
        [
          "Table 214 — MR205 Register Definition .................................................................................................... 95"
        ],
        [
          "Table 215 — MR206 Register Information .................................................................................................95"
        ],
        [
          "Table 216 — MR206 Register Definition .................................................................................................... 95"
        ],
        [
          "Table 217 — MR213 Register Information .................................................................................................96"
        ],
        [
          "Table 218 — MR213 Register Definition .................................................................................................... 96"
        ],
        [
          "Table 219 — MR214 Register Information .................................................................................................96"
        ],
        [
          "Table 220 — MR214 Register Definition .................................................................................................... 96"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 17,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 221 — MR221 Register Information .................................................................................................97"
        ],
        [
          "Table 222 — MR221 Register Definition .................................................................................................... 97"
        ],
        [
          "Table 223 — MR222 Register Information .................................................................................................97"
        ],
        [
          "Table 224 — MR222 Register Definition .................................................................................................... 97"
        ],
        [
          "Table 225 — MR229 Register Information .................................................................................................98"
        ],
        [
          "Table 226 — MR229 Register Definition .................................................................................................... 98"
        ],
        [
          "Table 227 — MR230 Register Information .................................................................................................98"
        ],
        [
          "Table 228 — MR230 Register Definition .................................................................................................... 98"
        ],
        [
          "Table 229 — MR237 Register Information .................................................................................................99"
        ],
        [
          "Table 230 — MR237 Register Definition .................................................................................................... 99"
        ],
        [
          "Table 231 — MR238 Register Information .................................................................................................99"
        ],
        [
          "Table 232 — MR238 Register Definition .................................................................................................... 99"
        ],
        [
          "Table 233 — MR245 Register Information ...............................................................................................100"
        ],
        [
          "Table 234 — MR245 Register Definition ..................................................................................................100"
        ],
        [
          "Table 235 — MR246 Register Information ...............................................................................................100"
        ],
        [
          "Table 236 — MR246 Register Definition ..................................................................................................100"
        ],
        [
          "Table 237 — MR253 Register Information ...............................................................................................101"
        ],
        [
          "Table 238 — MR253 Register Definition ..................................................................................................101"
        ],
        [
          "Table 239 — MR254 Register Information ...............................................................................................101"
        ],
        [
          "Table 240 — MR254 Register Definition ..................................................................................................101"
        ],
        [
          "Table 241 — Command Truth Table ........................................................................................................103"
        ],
        [
          "Table 242 — Burst Type and Burst Order for Read ................................................................................. 105"
        ],
        [
          "Table 243 — Burst Type and Burst Order for Write ................................................................................. 105"
        ],
        [
          "Table 244 — Burst Type and Burst Order for Read BL32........................................................................105"
        ],
        [
          "Table 245 — Burst Type and Burst Order for Write BL32 ........................................................................106"
        ],
        [
          "Table 246 — Precharge Encodings..........................................................................................................107"
        ],
        [
          "Table 247 — Read Preamble & Postamble..............................................................................................107"
        ],
        [
          "Table 248 — Strobe Preamble Timing Parameters for DDR5 3200 to 8400............................................109"
        ],
        [
          "Table 249 — Activate Command (for Reference) ....................................................................................113"
        ],
        [
          "Table 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800 ...................................117"
        ],
        [
          "Table 251 — CLK to Read DQS Timing Parameters DDR5-5200 to DDR5-6400 ...................................117"
        ],
        [
          "Table 252 — Minimum Read and Write Command Timings ....................................................................121"
        ],
        [
          "Table 253 — Minimum Read to Read Timings – Same Bank Group ....................................................... 123"
        ],
        [
          "Table 254 — Minimum Read to Read Timings – Different Bank Group...................................................123"
        ],
        [
          "Table 255 — Minimum Write to Write Timings – Same Bank Group ....................................................... 123"
        ],
        [
          "Table 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices ................................123"
        ],
        [
          "Table 257 — Minimum Write to Write Timings - Different Bank Group ....................................................123"
        ],
        [
          "Table 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800.....124"
        ],
        [
          "Table 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400.....125"
        ],
        [
          "Table 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800... 126"
        ],
        [
          "Table 261 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400... 127"
        ],
        [
          "Table 262 — JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition........................133"
        ],
        [
          "Table 263 — Same Bank-Group Write Access to RMW Access Timings ................................................ 133"
        ],
        [
          "Table 264 — Same Bank-Group Write Access to JW Access Timings....................................................133"
        ],
        [
          "Table 265 — Different Bank-Group Write to Write Timings......................................................................133"
        ],
        [
          "Table 266 — Write Enable Timing Parameters DDR5 3200 to 4800 ....................................................... 136"
        ],
        [
          "Table 267 — Write Leveling Setup/Hold Time .........................................................................................136"
        ],
        [
          "Table 268 — Write Enable Timing Parameters DDR5 5200 to 6400 ....................................................... 136"
        ],
        [
          "Table 269 — Write Enable Timing Parameters DDR5 6800 to 8400 ....................................................... 137"
        ],
        [
          "Table 270 — Self-Refresh Timing Parameters.........................................................................................140"
        ],
        [
          "Table 271 — Power-Down Entry Definitions ............................................................................................143"
        ],
        [
          "Table 272 — Power Down Timing Parameters ........................................................................................144"
        ],
        [
          "Table 273 — Valid Command During Power Down with ODT Enabled ...................................................144"
        ],
        [
          "Table 274 — Self Refresh w/Freq Change (for Reference) .....................................................................146"
        ],
        [
          "Table 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 18,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 276 — MPSM Configuration Options .............................................................................................147"
        ],
        [
          "Table 277 — Maximum Power Saving Mode Timing Parameters............................................................148"
        ],
        [
          "Table 278 — Mode Register Definition for Refresh Mode........................................................................150"
        ],
        [
          "Table 279 — 16Gb and Higher Density DRAM Bank and Refresh Counter Increment Behavior ............154"
        ],
        [
          "Table 280 — Refresh Command Scheduling Separation Requirements .................................................155"
        ],
        [
          "Table 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS) ..............................156"
        ],
        [
          "Table 282 — tRFC Parameters by Device Density ..................................................................................156"
        ],
        [
          "Table 283 — 3DS tRFC Parameters by Logical Rank Density ................................................................156"
        ],
        [
          "Table 284 — Same Bank Refresh Parameters ........................................................................................156"
        ],
        [
          "Table 285 — Same Bank Refresh Parameters for 3DS 2H, 4H...............................................................156"
        ],
        [
          "Table 286 — Temperature Sensor Parameters .......................................................................................161"
        ],
        [
          "Table 287 — R4 Register Information ......................................................................................................162"
        ],
        [
          "Table 288 — MR4 Register Encoding ......................................................................................................163"
        ],
        [
          "Table 289 — MPC Command Definition ..................................................................................................164"
        ],
        [
          "Table 290 — MPC Command Definition for OP[7:0] ................................................................................165"
        ],
        [
          "Table 291 — PDA Enumerate and Select ID Encoding ...........................................................................166"
        ],
        [
          "Table 292 — MPC, VrefCA and VrefCS CS Assertion Duration .............................................................. 167"
        ],
        [
          "Table 293 — AC Parameters for MPC Command....................................................................................168"
        ],
        [
          "Table 294 — MPC Truth Table.................................................................................................................168"
        ],
        [
          "Table 295 — Commands that Support or Don’t Support PDA Select ID Usage ......................................169"
        ],
        [
          "Table 296 — PDA Mode Register Fields..................................................................................................170"
        ],
        [
          "Table 297 — PDA Enumerate Results .....................................................................................................171"
        ],
        [
          "Table 298 — PDA Parametric Timings.....................................................................................................174"
        ],
        [
          "Table 299 — Read Training Pattern Address...........................................................................................175"
        ],
        [
          "Table 300 — Read Training Mode Settings .............................................................................................176"
        ],
        [
          "Table 301 — Read Pattern Data0 / LFSR0 ..............................................................................................176"
        ],
        [
          "Table 302 — Read Pattern Data1 / LFSR1 ..............................................................................................176"
        ],
        [
          "Table 303 — Read Pattern Invert – Lower DQ Bits..................................................................................177"
        ],
        [
          "Table 304 — Read Pattern Invert – Upper DQ Bits..................................................................................177"
        ],
        [
          "Table 305 — Read LFSR Assignments.................................................................................................... 178"
        ],
        [
          "Table 306 — Serial Bit Sequence Example .............................................................................................179"
        ],
        [
          "Table 307 — LFSR Bit Sequence Example 1 ..........................................................................................180"
        ],
        [
          "Table 308 — LFSR Bit Sequence Example 2 ..........................................................................................181"
        ],
        [
          "Table 309 — Timing Parameters for Read Training Patterns ..................................................................183"
        ],
        [
          "Table 310 — MR2 Register Information – for Reference Only .................................................................183"
        ],
        [
          "Table 311 — Timing Parameters for Preamble Training Mode ................................................................184"
        ],
        [
          "Table 312 — AC Parameters for CA Training Mode ................................................................................185"
        ],
        [
          "Table 313 — CA Training Mode Output ...................................................................................................186"
        ],
        [
          "Table 314 — Output Equations per Interface Width................................................................................. 186"
        ],
        [
          "Table 315 — Sample Evaluation for Intermediate Output[0] ....................................................................187"
        ],
        [
          "Table 316 — Sample Evaluation for Intermediate Output[1] ....................................................................187"
        ],
        [
          "Table 317 — Sample Evaluation for Final CSTM Output .........................................................................188"
        ],
        [
          "Table 318 — AC Parameters for CS Training Mode ................................................................................189"
        ],
        [
          "Table 319 — CS Sampled Output per Interface Width.............................................................................190"
        ],
        [
          "Table 320 — MR2 Register – for Reference Only ....................................................................................192"
        ],
        [
          "Table 321 — MR3 Register – for Reference Only ....................................................................................192"
        ],
        [
          "Table 322 — WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting ...........................................195"
        ],
        [
          "Table 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode ........................197"
        ],
        [
          "Table 324 — DRAM Termination During Write Leveling .......................................................................... 197"
        ],
        [
          "Table 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode .....................199"
        ],
        [
          "Table 326 — Signal Description ...............................................................................................................199"
        ],
        [
          "Table 327 — Min Term Equations............................................................................................................199"
        ],
        [
          "Table 328 — Output Equations per Interface Width................................................................................. 200"
        ],
        [
          "Table 329 — ZQ Calibration Timing Parameters .....................................................................................201"
        ],
        [
          "Table 330 — VrefCA/CS Command Definition.........................................................................................202"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 19,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 331 — AC Parameters for VrefCA Command ................................................................................203"
        ],
        [
          "Table 332 — VrefCA/CS Command Definition.........................................................................................203"
        ],
        [
          "Table 333 — AC Parameters for VrefCS Command ................................................................................204"
        ],
        [
          "Table 334 — VREF CA Mode Register .................................................................................................... 207"
        ],
        [
          "Table 335 — CA Internal VREF Specifications ........................................................................................210"
        ],
        [
          "Table 336 — VREF CS Mode Register .................................................................................................... 213"
        ],
        [
          "Table 337 — CS Internal VREF Specifications ........................................................................................216"
        ],
        [
          "Table 338 — VrefDQ Mode Register........................................................................................................219"
        ],
        [
          "Table 339 — VrefDQ Internal Specifications............................................................................................222"
        ],
        [
          "Table 340 — Guard Key Encoding for MR24 ...........................................................................................223"
        ],
        [
          "Table 341 — MR Register Bits for PPR ...................................................................................................225"
        ],
        [
          "Table 342 — hPPR Timings .....................................................................................................................225"
        ],
        [
          "Table 343 — sPPR vs hPPR....................................................................................................................226"
        ],
        [
          "Table 344 — sPPR Timings .....................................................................................................................227"
        ],
        [
          "Table 345 — Min/Max Ranges for the DFE Gain Adjustment ..................................................................230"
        ],
        [
          "Table 346 — Min/Max Ranges for the DFE Tap Coefficients...................................................................230"
        ],
        [
          "Table 347 — DQS Oscillator Matching Error Specification ......................................................................237"
        ],
        [
          "Table 348 — DQS Interval Oscillator Read Out AC Timing .....................................................................237"
        ],
        [
          "Table 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800 ......238"
        ],
        [
          "Table 350 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400 ......238"
        ],
        [
          "Table 351 — MR2 Functional Modes – for Reference Only.....................................................................239"
        ],
        [
          "Table 352 — 2N Mode Register Configuration.........................................................................................239"
        ],
        [
          "Table 353 — CS_n and CA Bus Required Behaviors ..............................................................................240"
        ],
        [
          "Table 354 — Write Pattern Mode Register...............................................................................................241"
        ],
        [
          "Table 355 — Write Pattern DQ output Mapping.......................................................................................242"
        ],
        [
          "Table 356 — MR14 ECC Transparency and Error Scrub Mode Register Information ............................. 244"
        ],
        [
          "Table 357 — ECS Operation Timing Parameter ......................................................................................245"
        ],
        [
          "Table 358 — Number of Code Words Per DRAM ....................................................................................246"
        ],
        [
          "Table 359 — Average Periodic ECS Interval (tECSint)............................................................................246"
        ],
        [
          "Table 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and"
        ],
        [
          "Automatic ECS in Self-Refresh ......................................................................................247"
        ],
        [
          "Table 361 — MR20 Number of Rows or Code Word Errors per DRAM Die ............................................248"
        ],
        [
          "Table 362 — MR16–MR19 Address of Row with Max Errors and Error Count ........................................249"
        ],
        [
          "Table 363 — Row Error Threshold Count (RETC) ...................................................................................249"
        ],
        [
          "Table 364 — Error Detection Details........................................................................................................250"
        ],
        [
          "Table 365 — Read CRC Latency Adder ..................................................................................................255"
        ],
        [
          "Table 366 — CRC Error Handling Timing Parameters.............................................................................256"
        ],
        [
          "Table 367 — Loopback Output Definition.................................................................................................258"
        ],
        [
          "Table 368 — Loopback Output Phase .....................................................................................................261"
        ],
        [
          "Table 369 — Loopback LBDQS Output Timing........................................................................................262"
        ],
        [
          "Table 370 — CA_ODT Pin Defined..........................................................................................................263"
        ],
        [
          "Table 371 — MR32 Defined .....................................................................................................................263"
        ],
        [
          "Table 372 — MPC Opcodes.....................................................................................................................264"
        ],
        [
          "Table 373 — DCA Range.........................................................................................................................265"
        ],
        [
          "Table 374 — DCA Range Examples (Not All Possible Combinations) ....................................................266"
        ],
        [
          "Table 375 — Mode Register Definition for Refresh Management ............................................................269"
        ],
        [
          "Table 376 — Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)................269"
        ],
        [
          "Table 377 — RAA Initial Management Threshold (RAAIMT) Command Definition..................................270"
        ],
        [
          "Table 378 — tRFM Parameters................................................................................................................270"
        ],
        [
          "Table 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT) ............270"
        ],
        [
          "Table 380 — Mode Register Definition for RAA Counter Decrement per REF Command.......................271"
        ],
        [
          "Table 381 — MR5 Register – for Reference Only ....................................................................................271"
        ],
        [
          "Table 382 — MR61 Register – for Reference Only ..................................................................................271"
        ],
        [
          "Table 383 — x8 TDQS Function Matrix.................................................................................................... 272"
        ],
        [
          "Table 384 — Termination State Table......................................................................................................275"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 20,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation"
        ],
        [
          "Range; after Proper ZQ Calibration ................................................................................276"
        ],
        [
          "Table 386 — Allowable ODTL Offset Combinations ................................................................................278"
        ],
        [
          "Table 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled ...........279"
        ],
        [
          "Table 388 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation"
        ],
        [
          "Range; after Proper ZQ Calibration; VDD=VDDQ..........................................................289"
        ],
        [
          "Table 389 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation"
        ],
        [
          "Range; after Proper ZQ Calibration; VDD=VDDQ – Loopback ODT..............................290"
        ],
        [
          "Table 390 — Absolute Maximum DC Ratings ..........................................................................................291"
        ],
        [
          "Table 391 — Recommended DC Operating Conditions...........................................................................291"
        ],
        [
          "Table 392 — Recommended DC Operating Temperature Range ...........................................................292"
        ],
        [
          "Table 393 — Estimated Number of Transmitted Bits (n) for the Confidence Level of 70% to 99.5% ......294"
        ],
        [
          "Table 394 — Minimum BER Requirements for Rx/Tx Timing and Voltage Tests for"
        ],
        [
          "DDR5-3200 to 6400........................................................................................................294"
        ],
        [
          "Table 395 — DRAM CA, CS Parametric Values for DDR5-3200 to 4800................................................ 299"
        ],
        [
          "Table 396 — DRAM CA, CS Parametric Values for DDR5-5200 to 6400................................................ 299"
        ],
        [
          "Table 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400 ........................................300"
        ],
        [
          "Table 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 ........................................301"
        ],
        [
          "Table 399 — DRAM Input Clock Jitter Specifications for DDR5-6800 to 8400 ........................................303"
        ],
        [
          "Table 400 — Crosspoint Voltage (VIX) for Differential Input Clock ..........................................................304"
        ],
        [
          "Table 401 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400....................304"
        ],
        [
          "Table 402 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400....................304"
        ],
        [
          "Table 403 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-3200 to 4800 .................305"
        ],
        [
          "Table 404 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400 .................305"
        ],
        [
          "Table 405 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400 .................306"
        ],
        [
          "Table 406 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400 .....................306"
        ],
        [
          "Table 407 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800 .....................306"
        ],
        [
          "Table 408 — Differential Input Slew Rate Definition for CK_t, CK_c ....................................................... 307"
        ],
        [
          "Table 409 — Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800 ...................... 307"
        ],
        [
          "Table 410 — Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400 ...................... 307"
        ],
        [
          "Table 411 — Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400 ...................... 307"
        ],
        [
          "Table 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 .........................................308"
        ],
        [
          "Table 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 .........................................309"
        ],
        [
          "Table 414 — Rx DQS Jitter Sensitivity Specification for DDR5-6800 to 8400 .........................................311"
        ],
        [
          "Table 415 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800...................312"
        ],
        [
          "Table 416 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-5200 to 6400...................313"
        ],
        [
          "Table 417 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-6800 to 8400...................314"
        ],
        [
          "Table 418 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800 ...............................315"
        ],
        [
          "Table 419 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-5200 to 6400 ...............................315"
        ],
        [
          "Table 420 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400 ...............................316"
        ],
        [
          "Table 421 — Crosspoint Voltage (VIX) for DQS Differential Input Signals ..............................................316"
        ],
        [
          "Table 422 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400 ...........317"
        ],
        [
          "Table 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400 ...........317"
        ],
        [
          "Table 424 — Differential Input Slew Rate Definition for DQS_t, DQS_c..................................................317"
        ],
        [
          "Table 425 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800............................318"
        ],
        [
          "Table 426 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400............................318"
        ],
        [
          "Table 427 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400............................318"
        ],
        [
          "Table 428 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-3200 to 4800 ................................319"
        ],
        [
          "Table 429 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-5200 to 6400 ................................319"
        ],
        [
          "Table 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400 ................................320"
        ],
        [
          "Table 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800 ..................................321"
        ],
        [
          "Table 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400 ..................................322"
        ],
        [
          "Table 433 — Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400 ..................................323"
        ],
        [
          "Table 434 — AC Parameters for Connectivity Test (CT) Mode ...............................................................324"
        ],
        [
          "Table 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 21,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 436 — CMOS Rail to Rail Input Levels for RESET_n ....................................................................326"
        ],
        [
          "Table 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire"
        ],
        [
          "Operating Temperature Range; after Proper ZQ Calibration..........................................327"
        ],
        [
          "Table 438 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire"
        ],
        [
          "Operating Temperature Range; after Proper ZQ Calibration..........................................329"
        ],
        [
          "Table 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800 ...........................................330"
        ],
        [
          "Table 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400 ...........................................330"
        ],
        [
          "Table 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400 ...........................................331"
        ],
        [
          "Table 442 — RONPd Vout Values ........................................................................................................... 332"
        ],
        [
          "Table 443 — RONNOM_CT Vout Values ................................................................................................333"
        ],
        [
          "Table 444 — Single-Ended Output Levels for DDR5-3200 to DDR5-6400 ..............................................334"
        ],
        [
          "Table 445 — Single-Ended Output Levels for DDR5-6800 to DDR5-8400 ..............................................334"
        ],
        [
          "Table 446 — Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400.................334"
        ],
        [
          "Table 447 — Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800.................334"
        ],
        [
          "Table 448 — Single-Ended Output Slew Rate Definition .........................................................................335"
        ],
        [
          "Table 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800 ........................................335"
        ],
        [
          "Table 450 — Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400 ........................................335"
        ],
        [
          "Table 451 — Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400 ........................................335"
        ],
        [
          "Table 452 — Differential Output Levels for DDR5-3200 to DDR5-6400 ..................................................336"
        ],
        [
          "Table 453 — Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400 ...................................336"
        ],
        [
          "Table 454 — Differential Output Slew Rate Definition..............................................................................336"
        ],
        [
          "Table 455 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800 ............................................337"
        ],
        [
          "Table 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400 ............................................337"
        ],
        [
          "Table 457 — Differential Output Slew Rate for DDR5-6800 to DDR5-8400 ............................................337"
        ],
        [
          "Table 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800.............................................................338"
        ],
        [
          "Table 459 — Tx DQS Jitter Parameters for DDR5-5200 to 6400.............................................................339"
        ],
        [
          "Table 460 — Tx DQS Jitter Parameters for DDR5-6800 to 8400.............................................................340"
        ],
        [
          "Table 461 — Tx DQ Jitter Parameters for DDR5-3200 to 4800 ...............................................................342"
        ],
        [
          "Table 462 — Tx DQ Jitter Parameters for DDR5-5200 to 6400 ...............................................................343"
        ],
        [
          "Table 463 — Tx DQ Jitter Parameters for DDR5-6800 to 8400 ...............................................................344"
        ],
        [
          "Table 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 .................................................346"
        ],
        [
          "Table 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400 .................................................348"
        ],
        [
          "Table 466 — Tx DQ Stressed Eye Parameters for DDR5-6800 to 8400 .................................................349"
        ],
        [
          "Table 467 — DDR5-3200 Speed Bins and Operations ............................................................................350"
        ],
        [
          "Table 468 — DDR5-3600 Speed Bins and Operations ............................................................................351"
        ],
        [
          "Table 469 — DDR5-4000 Speed Bins and Operations ............................................................................352"
        ],
        [
          "Table 470 — DDR5-4400 Speed Bins and Operations ............................................................................353"
        ],
        [
          "Table 471 — DDR5-4800 Speed Bins and Operations ............................................................................354"
        ],
        [
          "Table 472 — DDR5-5200 Speed Bins and Operations ............................................................................355"
        ],
        [
          "Table 473 — DDR5-5600 Speed Bins and Operations ............................................................................357"
        ],
        [
          "Table 474 — DDR5-6000 Speed Bins and Operations ............................................................................359"
        ],
        [
          "Table 475 — DDR5-6400 Speed Bins and Operations ............................................................................361"
        ],
        [
          "Table 476 — DDR5-6800 Speed Bins and Operations ............................................................................364"
        ],
        [
          "Table 477 — DDR5-7200 Speed Bins and Operations ............................................................................364"
        ],
        [
          "Table 478 — DDR5-7600 Speed Bins and Operations ............................................................................365"
        ],
        [
          "Table 479 — DDR5-8000 Speed Bins and Operations ............................................................................365"
        ],
        [
          "Table 480 — DDR5-8400 Speed Bins and Operations ............................................................................366"
        ],
        [
          "Table 481 — 3DS DDR5-3200 Speed Bins and Operations ....................................................................366"
        ],
        [
          "Table 482 — 3DS DDR5-3600 Speed Bins and Operations ....................................................................367"
        ],
        [
          "Table 483 — 3DS DDR5-4000 Speed Bins and Operations ....................................................................368"
        ],
        [
          "Table 484 — 3DS DDR5-4400 Speed Bins and Operations ....................................................................369"
        ],
        [
          "Table 485 — 3DS DDR5-4800 Speed Bins and Operations ....................................................................370"
        ],
        [
          "Table 486 — 3DS DDR5-5200 Speed Bins and Operations ....................................................................371"
        ],
        [
          "Table 487 — 3DS DDR5-5600 Speed Bins and Operations ....................................................................373"
        ],
        [
          "Table 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 22,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Tables (Cont’d)"
        ],
        [
          "Table 489 — 3DS DDR5-6400 Speed Bins and Operations ....................................................................377"
        ],
        [
          "Table 490 — Basic IDD, IDDQ and IPP Measurement Conditions ..........................................................381"
        ],
        [
          "Table 491 — IDD0, IDD0Q, and IPP0 ......................................................................................................385"
        ],
        [
          "Table 492 — Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F ..................................................385"
        ],
        [
          "Table 493 — IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N,"
        ],
        [
          "IPP3N, IPP2P, IPP3P .....................................................................................................385"
        ],
        [
          "Table 494 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT ...............................................385"
        ],
        [
          "Table 495 — IDD4R, IDDQ4R, and IPP4R ..............................................................................................385"
        ],
        [
          "Table 496 — IDD4W, IDDQ4W, and IPP4W............................................................................................386"
        ],
        [
          "Table 497 — IDD5, IDDQ5, and IPP5 ......................................................................................................386"
        ],
        [
          "Table 498 — IDD5B, IDDQ5B, and IPP5B...............................................................................................386"
        ],
        [
          "Table 499 — IDD5SB, IDDQSB and IPPSB.............................................................................................386"
        ],
        [
          "Table 500 — IDD7, IDDQ7, and IPP7 ......................................................................................................386"
        ],
        [
          "Table 501 — IDD0, IDDQ0, IPP0 .............................................................................................................387"
        ],
        [
          "Table 502 — IDD0F, IDDQ0F, IPP0F ......................................................................................................398"
        ],
        [
          "Table 503 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,"
        ],
        [
          "IDDQ3N, IDDQ3P, IPP3N, IPP3P ..................................................................................409"
        ],
        [
          "Table 504 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT ...............................................410"
        ],
        [
          "Table 505 — IDD4R, IDDQ4R, IPP4R .....................................................................................................411"
        ],
        [
          "Table 506 — IDD4W, IDDQ4W, IPP4W...................................................................................................419"
        ],
        [
          "Table 507 — IDD5....................................................................................................................................431"
        ],
        [
          "Table 508 — IDD5B, IDDQ5B, IPP5B......................................................................................................431"
        ],
        [
          "Table 519 — IDD5C, IDDQ5C, IPP5C .....................................................................................................432"
        ],
        [
          "Table 510 — IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R ............................433"
        ],
        [
          "Table 511 — IDD7, IDD7Q, IPP7 .............................................................................................................434"
        ],
        [
          "Table 512 — Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400 ...................................................444"
        ],
        [
          "Table 513 — Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400 ...................................................445"
        ],
        [
          "Table 514 — DRAM Package Electrical Specifications (X4/X8) .............................................................. 446"
        ],
        [
          "Table 515 — DRAM Package Electrical Specifications (X16) ..................................................................447"
        ],
        [
          "Table 516 — Electrostatic Discharge Sensitivity Characteristics .............................................................448"
        ],
        [
          "Table 517 — Example 1, Using Integer Math...........................................................................................451"
        ],
        [
          "Table 518 — Example 2, Using Integer Math...........................................................................................452"
        ],
        [
          "Table 519 — Timing Parameters for DDR5-3200 to DDR5-4000 ............................................................453"
        ],
        [
          "Table 520 — Timing Parameters for DDR5-4400 to DDR5-5200 ............................................................454"
        ],
        [
          "Table 521 — Timing Parameters for DDR5-5600 to DDR5-6400 ............................................................455"
        ],
        [
          "Table 522 — Timing Parameters for DDR5-6800 to DDR5-7600 ............................................................456"
        ],
        [
          "Table 523 — Timing Parameters for DDR5-8000 to DDR5-8400 ............................................................457"
        ],
        [
          "Table 524 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000.........................458"
        ],
        [
          "Table 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200.........................460"
        ],
        [
          "Table 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462"
        ],
        [
          "Table 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464"
        ]
      ],
      "meta": {
        "rows": 43,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999991
      }
    },
    {
      "page": 23,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Figures"
        ],
        [
          "Figure 1 — DDR5 Ball Assignments for the x4/8 Component......................................................................3"
        ],
        [
          "Figure 2 — DDR5 Ball Assignments for the x16 Component ....................................................................... 4"
        ],
        [
          "Figure 3 — RESET_n and Initialization Sequence at Power-on Ramping .................................................11"
        ],
        [
          "Figure 4 — Reset Procedure at Power Stable ...........................................................................................12"
        ],
        [
          "Figure 5 — Requirement for Voltage Ramp Control................................................................................... 13"
        ],
        [
          "Figure 6 — Mode Register Read Timing .................................................................................................... 14"
        ],
        [
          "Figure 7 — Mode Register Write Timing .................................................................................................... 17"
        ],
        [
          "Figure 8 — DFE Update Setting.................................................................................................................18"
        ],
        [
          "Figure 9 — Example of Read Preamble Modes (Default) w/0.5 tCK Postamble......................................107"
        ],
        [
          "Figure 10 — Example of Read Preamble Modes (Default) & w/1.5 tCK Postamble ................................108"
        ],
        [
          "Figure 11 — Example of Read Preamble Modes w/ 3tCK DQS offset & w/1.5 tCK Postamble...............108"
        ],
        [
          "Figure 12 — Example of Write Preamble Modes (Default) w/0.5tCK Postamble.....................................108"
        ],
        [
          "Figure 13 — Example of Write Preamble Modes (Default) w/1.5tCK Postamble.....................................109"
        ],
        [
          "Figure 14 — DQS Timing While Write Preamble .....................................................................................109"
        ],
        [
          "Figure 15 — Example of Seamless Reads Operation: tCCD=Min ...........................................................110"
        ],
        [
          "Figure 16 — Example of Consecutive Reads Operation: tCCD=Min+1 ...................................................110"
        ],
        [
          "Figure 17 — Example of Consecutive Reads Operation: tCCD=Min+2 ...................................................110"
        ],
        [
          "Figure 18 — Example of Consecutive Reads Operation: tCCD=Min+3 ...................................................111"
        ],
        [
          "Figure 19 — Example of Consecutive Reads Operation: tCCD=Min+4 ...................................................111"
        ],
        [
          "Figure 20 — Example of Consecutive Reads Operation: tCCD=Min+5 ...................................................111"
        ],
        [
          "Figure 21 — Example of Seamless Writes Operation: tCCD=Min ...........................................................112"
        ],
        [
          "Figure 22 — Example of Consecutive Writes Operation: tCCD=Min+1 ...................................................112"
        ],
        [
          "Figure 23 — Example of Consecutive Writes Operation: tCCD=Min+2 ...................................................112"
        ],
        [
          "Figure 24 — Example of Consecutive Writes Operation: tCCD=Min+3 ...................................................112"
        ],
        [
          "Figure 25 — Example of Consecutive Writes Operation: tCCD=Min+4 ...................................................113"
        ],
        [
          "Figure 26 — Example of Consecutive Writes Operation: tCCD=Min+5 ...................................................113"
        ],
        [
          "Figure 27 — Read Burst Operation (BL16) ..............................................................................................114"
        ],
        [
          "Figure 28 — Read Burst Operation (BC8)................................................................................................114"
        ],
        [
          "Figure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16) ...............115"
        ],
        [
          "Figure 30 — Read to Precharge with 1tCK Preamble..............................................................................116"
        ],
        [
          "Figure 31 — Read to Precharge with 2tCK Preamble..............................................................................116"
        ],
        [
          "Figure 32 — TDQSCK Timing Definition ..................................................................................................118"
        ],
        [
          "Figure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF Mode ................................................ 119"
        ],
        [
          "Figure 34 — Read Timings for BL16 in BL32 OTF Mode.........................................................................119"
        ],
        [
          "Figure 35 — Read to Read to Different Bank Group for BL16 in BL32 OTF............................................120"
        ],
        [
          "Figure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF ................................................ 120"
        ],
        [
          "Figure 37 — Read with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode ..........................120"
        ],
        [
          "Figure 38 — Read with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................121"
        ],
        [
          "Figure 39 — Timing Diagram for Write to Read .......................................................................................122"
        ],
        [
          "Figure 40 — Timing Diagram for Write to Read AutoPrecharge in Same Bank.......................................122"
        ],
        [
          "Figure 41 — Write Burst Operation (BL16) ..............................................................................................128"
        ],
        [
          "Figure 42 — Write Burst Operation (BC8)................................................................................................128"
        ],
        [
          "Figure 43 — Write (BL16) to Precharge Operation with 2tCK Preamble .................................................129"
        ],
        [
          "Figure 44 — Write (BL16) with Auto Precharge Operation and 2tCK Preamble ......................................129"
        ],
        [
          "Figure 45 — DDR5 Write Timing Parameters ..........................................................................................130"
        ],
        [
          "Figure 46 — Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode ................................................ 131"
        ],
        [
          "Figure 47 — Write Timings for BL16 in BL32 OTF Mode.........................................................................131"
        ],
        [
          "Figure 48 — Write to Write to Different Bank Group for BL16 in BL32 OTF ............................................132"
        ],
        [
          "Figure 49 — Write to Write to Same Bank Group for BL16 in BL32 OTF ................................................ 132"
        ],
        [
          "Figure 50 — Write with Auto-Precharge for Fixed BL32 and BL32 in BL32 OTF Mode...........................132"
        ],
        [
          "Figure 51 — Write with Auto-Precharge for BL16 in BL32 OTF Mode.....................................................132"
        ],
        [
          "Figure 52 — tDQSS: DRAM External CLK-to-DQS Variation ..................................................................135"
        ],
        [
          "Figure 53 — tDQSD: DRAM Internal CLK-to-DQS Variation ...................................................................135"
        ],
        [
          "Figure 54 — Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command ..................................................139"
        ],
        [
          "Figure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 24,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Figures (Cont’d)"
        ],
        [
          "Figure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141"
        ],
        [
          "Figure 57 — Power-Down Entry and Exit Mode.......................................................................................143"
        ],
        [
          "Figure 58 — Frequency Change during Self Refresh ..............................................................................146"
        ],
        [
          "Figure 59 — State Diagram for Maximum Power Saving Mode...............................................................147"
        ],
        [
          "Figure 60 — Maximum Power Saving Mode exit timings .........................................................................148"
        ],
        [
          "Figure 61 — Refresh Command Timing (Example of Normal Refresh Mode) .........................................149"
        ],
        [
          "Figure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode) ...........................150"
        ],
        [
          "Figure 63 — Refresh Mode Change Command Timing ...........................................................................151"
        ],
        [
          "Figure 64 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing ................................151"
        ],
        [
          "Figure 65 — 16Gb and Higher Density DRAM Refresh Mode Change from FGR 2x REFsb"
        ],
        [
          "to Normal 1x Command Timing ......................................................................................152"
        ],
        [
          "Figure 66 — Postponing Refresh Commands (Example of Normal Refresh Mode - tREF1, tRFC1) ......157"
        ],
        [
          "Figure 67 — Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2).....157"
        ],
        [
          "Figure 68 — FGR 2x to SREF Command Timing ....................................................................................158"
        ],
        [
          "Figure 69 — 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing ...................159"
        ],
        [
          "Figure 70 — Temp Sensor Timing Diagram.............................................................................................162"
        ],
        [
          "Figure 71 — MPC Command Timing to 1-Cycle Command.....................................................................167"
        ],
        [
          "Figure 72 — MPC Command Timing to 2-Cycle Command.....................................................................167"
        ],
        [
          "Figure 73 — Timing Diagram showing PDA Enumerate Programming Mode Entry, Programming"
        ],
        [
          "of PDA Enumerate ID, and PDA Enumerate Programming Mode Exit...........................172"
        ],
        [
          "Figure 74 — PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram ............172"
        ],
        [
          "Figure 75 — Timing Diagram Showing “Don’t Enumerate” Case.............................................................173"
        ],
        [
          "Figure 76 — Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA"
        ],
        [
          "Enumerate & PDA Select ID...........................................................................................174"
        ],
        [
          "Figure 77 — Read Training Pattern LFSR ...............................................................................................177"
        ],
        [
          "Figure 78 — Timing Diagram for Read Training Pattern .......................................................................... 182"
        ],
        [
          "Figure 79 — Timing Diagram for Back to Back Read Training Patterns ..................................................182"
        ],
        [
          "Figure 80 — Timing Diagram for Continuous Burst Mode Read Training Patterns..................................182"
        ],
        [
          "Figure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern"
        ],
        [
          "Access and Read Preamble Training Mode Exit ............................................................184"
        ],
        [
          "Figure 82 — Timing Diagram for CA Training Mode ................................................................................185"
        ],
        [
          "Figure 83 — Timing Diagram for CS Training Mode with Consecutive Output Samples = 0 ...................188"
        ],
        [
          "Figure 84 — Timing Diagram for CS Training Mode with Output Sample Toggle.................................... 188"
        ],
        [
          "Figure 85 — Timing Diagram for CS Training Mode with Multiple DRAMs Output Sample Toggle .........189"
        ],
        [
          "Figure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)...............193"
        ],
        [
          "Figure 87 — Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)...............194"
        ],
        [
          "Figure 88 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 0 Sample) ... 195"
        ],
        [
          "Figure 89 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 Sample) ... 196"
        ],
        [
          "Figure 90 — Timing Diagram for Final Timings after Write Leveling Training is Complete...................... 196"
        ],
        [
          "Figure 91 — Timing Diagram for VrefCA Command ................................................................................202"
        ],
        [
          "Figure 92 — Timing Diagram for VrefCS Command ................................................................................204"
        ],
        [
          "Figure 93 — VrefCA Operating Range (Vrefmin, Vrefmax)......................................................................205"
        ],
        [
          "Figure 94 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ..............................206"
        ],
        [
          "Figure 95 — Vref_time Timing Diagram ...................................................................................................207"
        ],
        [
          "Figure 96 — Vref Step Single Stepsize Increment Case.......................................................................... 208"
        ],
        [
          "Figure 97 — Vref Step Single Stepsize Decrement Case ........................................................................208"
        ],
        [
          "Figure 98 — Vref Full Step from Vrefmin to Vrefmax Case......................................................................209"
        ],
        [
          "Figure 99 — Vref Full Step from Vrefmax to Vrefmin Case......................................................................209"
        ],
        [
          "Figure 100 — VrefCS Operating Range (Vrefmin, Vrefmax)....................................................................211"
        ],
        [
          "Figure 101 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................212"
        ],
        [
          "Figure 102 — Vref_time Timing Diagram .................................................................................................213"
        ],
        [
          "Figure 103 — Vref Step Single Stepsize Increment Case........................................................................214"
        ],
        [
          "Figure 104 — Vref Step Single Stepsize Decrement Case ......................................................................214"
        ],
        [
          "Figure 105 — Vref Full Step from Vrefmin to Vrefmax Case....................................................................215"
        ],
        [
          "Figure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 25,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Figures (Cont’d)"
        ],
        [
          "Figure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax) ........................................................217"
        ],
        [
          "Figure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................218"
        ],
        [
          "Figure 109 — VrefDQ_time Timing Diagram............................................................................................219"
        ],
        [
          "Figure 110 — VrefDQ Step Single Stepsize Increment Case. .................................................................220"
        ],
        [
          "Figure 111 — VrefDQ Step Single Stepsize Decrement Case.................................................................220"
        ],
        [
          "Figure 112 — VrefDQ Full Step from VrefDQmin to VrefDQmax Case ...................................................221"
        ],
        [
          "Figure 113 — VrefDQ Full Step from VrefDQmax to VrefDQmin Case. ..................................................221"
        ],
        [
          "Figure 114 — Guard Key Timing Diagram ...............................................................................................223"
        ],
        [
          "Figure 115 — hPPR Fail Row Repair .......................................................................................................225"
        ],
        [
          "Figure 116 — sPPR Fail Row Repair .......................................................................................................227"
        ],
        [
          "Figure 117 — Example of Memory Subsystem with DFE Circuit on the DRAM.......................................228"
        ],
        [
          "Figure 118 — Example of Pulse Response of a Reflective Channel ....................................................... 229"
        ],
        [
          "Figure 119 — 4-Tap DFE Example ..........................................................................................................229"
        ],
        [
          "Figure 120 — Example of to be TBD Measurement Method for INL/DNL................................................ 231"
        ],
        [
          "Figure 121 — 1-Way Interleave 4-Tap DFE Example ..............................................................................232"
        ],
        [
          "Figure 122 — 2-Way Interleave 4-Tap DFE Example ..............................................................................232"
        ],
        [
          "Figure 123 — 4-Way Interleave 4-Tap DFE Example ..............................................................................233"
        ],
        [
          "Figure 124 — Interval Oscillator Offset (OSCoffset) ................................................................................236"
        ],
        [
          "Figure 125 — Example of 1N vs 2N Mode – For Reference Only............................................................240"
        ],
        [
          "Figure 126 — Example of Write Pattern Command ................................................................................. 242"
        ],
        [
          "Figure 127 — On Die ECC Block Diagram...............................................................................................243"
        ],
        [
          "Figure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram ................244"
        ],
        [
          "Figure 129 — ECS Operation Timing Diagram ........................................................................................245"
        ],
        [
          "Figure 130 — CRC Bit Mapping for x4 Device .........................................................................................251"
        ],
        [
          "Figure 131 — CRC Bit Mapping for x8 Device .........................................................................................252"
        ],
        [
          "Figure 132 — CRC Bit Mapping for x16 Device .......................................................................................252"
        ],
        [
          "Figure 133 — CRC Error Reporting Timing diagram................................................................................256"
        ],
        [
          "Figure 134 — CRC Bit Mapping in BC8 Modes for x4 Device .................................................................256"
        ],
        [
          "Figure 135 — CRC Bit Mapping in BC8 Modes for x8 Device .................................................................257"
        ],
        [
          "Figure 136 — CRC Bit Mapping in BC8 Modes for x16 Device ...............................................................257"
        ],
        [
          "Figure 137 — Example of 4-Way Interleave Loopback Circuit on a x4 SDRAM ......................................259"
        ],
        [
          "Figure 138 — Loopback Normal Output Mode Entry ...............................................................................260"
        ],
        [
          "Figure 139 — Loopback Normal Output 4-Way Mode PhaseB Example .................................................260"
        ],
        [
          "Figure 140 — Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example ..........................260"
        ],
        [
          "Figure 141 — Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example .................................261"
        ],
        [
          "Figure 142 — Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example .................................261"
        ],
        [
          "Figure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example...................... 262"
        ],
        [
          "Figure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example...................... 262"
        ],
        [
          "Figure 145 — Loopback Write Burst Output Mode 4-Way PhaseB Data Burst Bit and PhaseD"
        ],
        [
          "Strobe Alignment WPRE=4CK Optional Example..........................................................262"
        ],
        [
          "Figure 146 — Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA"
        ],
        [
          "Strobe Alignment WPRE=4CK Optional Example..........................................................262"
        ],
        [
          "Figure 147 — Duty Cycle Adjuster Range................................................................................................265"
        ],
        [
          "Figure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal"
        ],
        [
          "Clock(s)/DQS Waveform (Example) ...............................................................................266"
        ],
        [
          "Figure 149 — Relationship between DCA Code Change for QCLK and the 4-Phase Internal"
        ],
        [
          "Clocks/DQS Waveform (Example) ................................................................................. 267"
        ],
        [
          "Figure 150 — Relationship between DCA Code Change for IBCLK and the 4-Phase Internal"
        ],
        [
          "Clocks/DQS Waveform (Example) ................................................................................. 267"
        ],
        [
          "Figure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal"
        ],
        [
          "Clocks/DQS Waveform (Example) ................................................................................. 268"
        ],
        [
          "Figure 152 — Functional Representation of ODT ....................................................................................273"
        ],
        [
          "Figure 153 — On Die Termination............................................................................................................275"
        ],
        [
          "Figure 154 — tADC Clarification - Example 1 - DQ RTT Park to Read....................................................280"
        ],
        [
          "Figure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 26,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Figures (Cont’d)"
        ],
        [
          "Figure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams .....................281"
        ],
        [
          "Figure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams .....................282"
        ],
        [
          "Figure 158 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams .....................282"
        ],
        [
          "Figure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams .....................283"
        ],
        [
          "Figure 160 — Example of Write to Write Turn Around, Different Ranks ..................................................283"
        ],
        [
          "Figure 161 — Write (BL16) to Write (BL16), Different Bank, Seamless Bursts........................................284"
        ],
        [
          "Figure 162 — Write (BL16) to Write (BL16), Different Bank, 1 tCK Gap ..................................................284"
        ],
        [
          "Figure 163 — Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap ..................................................285"
        ],
        [
          "Figure 164 — Write (BL16) to Write (BL16), Different Bank, 3 tCK Gap ..................................................285"
        ],
        [
          "Figure 165 — Example of Read to Write Turn Around, Different Ranks ..................................................286"
        ],
        [
          "Figure 166 — Example of Burst Read Operation ODT Latencies and Control Diagrams ........................286"
        ],
        [
          "Figure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly ..............287"
        ],
        [
          "Figure 168 — A Simple Functional Representation of the DRAM CA ODT Feature................................288"
        ],
        [
          "Figure 169 — A Functional Representation of the On-Die Termination ...................................................288"
        ],
        [
          "Figure 170 — Functional Representation of Loopback ODT....................................................................290"
        ],
        [
          "Figure 171 — Zprofile/Z(f) of the System at the DRAM Package Solder Ball (without DRAM"
        ],
        [
          "Component) ....................................................................................................................291"
        ],
        [
          "Figure 172 — Simplified Z(f) Electrical Model And Frequency Response of PDN at the DRAM"
        ],
        [
          "Pin without the DRAM Component ................................................................................. 292"
        ],
        [
          "Figure 173 — UI Definition in Terms of Adjacent Edge Timings .............................................................. 295"
        ],
        [
          "Figure 174 — UI Definition Using Clock Waveforms ................................................................................295"
        ],
        [
          "Figure 175 — UI Jitter for “nth” UI Definition (in Terms of Ideal UI) .........................................................295"
        ],
        [
          "Figure 176 — UI-UI Jitter Definitions........................................................................................................296"
        ],
        [
          "Figure 177 — Definition of Accumulated Jitter (over “N” UI) ....................................................................296"
        ],
        [
          "Figure 178 — Definition of UI ...................................................................................................................296"
        ],
        [
          "Figure 179 — CA Receiver (Rx) Mask .....................................................................................................297"
        ],
        [
          "Figure 180 — Across Pin VREFCA Voltage Variation..............................................................................297"
        ],
        [
          "Figure 181 — CA Timings at the DRAM Pins...........................................................................................298"
        ],
        [
          "Figure 182 — CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse) ...........................................298"
        ],
        [
          "Figure 183 — CA VIHL_AC Definition (for Each Input Pulse) ..................................................................298"
        ],
        [
          "Figure 184 — HOST Driving Clock Signals to the DRAM ........................................................................300"
        ],
        [
          "Figure 185 — VIX Definition (CK).............................................................................................................304"
        ],
        [
          "Figure 186 — Example of DDR5 Memory Interconnect ...........................................................................305"
        ],
        [
          "Figure 187 — VRx_CK .............................................................................................................................306"
        ],
        [
          "Figure 188 — Differential Input Slew Rate Definition for CK_t, CK_c ......................................................307"
        ],
        [
          "Figure 189 — SDRAM’s Rx Forwarded Strobes for Jitter Sensitivity Testing ..........................................308"
        ],
        [
          "Figure 190 — Example of DDR5 Memory Interconnect ...........................................................................315"
        ],
        [
          "Figure 191 — VRx_DQS ..........................................................................................................................316"
        ],
        [
          "Figure 192 — VIX Definition (DQS)..........................................................................................................316"
        ],
        [
          "Figure 193 — Differential Input Slew Rate Definition for DQS_t, DQS_c.................................................317"
        ],
        [
          "Figure 194 — Example of DDR5 Memory Interconnect ...........................................................................319"
        ],
        [
          "Figure 195 — VRx_DQ.............................................................................................................................320"
        ],
        [
          "Figure 196 — Example of Rx Stressed Test Setup in the Presence of ISI, Jitter and Crosstalk..............321"
        ],
        [
          "Figure 197 — Example of Rx Stressed Eye Height and Eye Width .........................................................321"
        ],
        [
          "Figure 198 — Timing Diagram for Connectivity Test (CT) Mode .............................................................324"
        ],
        [
          "Figure 199 — TEN Input Slew Rate Definition .........................................................................................325"
        ],
        [
          "Figure 200 — RESET_n Input Slew Rate Definition ................................................................................326"
        ],
        [
          "Figure 201 — Output Drive, Chip In Drive Mode......................................................................................327"
        ],
        [
          "Figure 202 — Output Driver for Loopback Signals...................................................................................328"
        ],
        [
          "Figure 203 — Loopback Strobe to Data Relationship ..............................................................................331"
        ],
        [
          "Figure 204 — Output Buffer Function.......................................................................................................332"
        ],
        [
          "Figure 205 — Output Driver .....................................................................................................................333"
        ],
        [
          "Figure 206 — Single-Ended Output Slew Rate Definition ........................................................................335"
        ],
        [
          "Figure 207 — Differential Output Slew Rate Definition ............................................................................336"
        ],
        [
          "Figure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337"
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 27,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Figures (Cont’d)"
        ],
        [
          "Figure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter ....................................................341"
        ],
        [
          "Figure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye ......................................345"
        ],
        [
          "Figure 211 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge"
        ],
        [
          "or 0 UI Skew ...................................................................................................................345"
        ],
        [
          "Figure 212 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 Relative to the DQS Edge"
        ],
        [
          "for 2 UI Skew with Read DQS Offset Timing set to 1 Clock (2UI) ..................................345"
        ],
        [
          "Figure 213 — Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements ....................381"
        ],
        [
          "Figure 214 — Correlation from Simulated Channel IO Power to Actual Channel IO Power"
        ],
        [
          "Supported by IDDQ Measurement. ................................................................................381"
        ],
        [
          "Figure 215 — Reference Load for AC Timing and Output Slew Rate ......................................................449"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999999
      }
    },
    {
      "page": 28,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "",
          "This page blank."
        ],
        [
          "",
          "xxiv"
        ]
      ],
      "meta": {
        "rows": 3,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 29,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 1"
        ],
        [
          "",
          "DDR5 SDRAM STANDARD",
          ""
        ],
        [
          "",
          "(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on",
          ""
        ],
        [
          "DRAM Memories.)",
          "",
          ""
        ],
        [
          "1",
          "Scope",
          ""
        ],
        [
          "",
          "This document defines the DDR5 SDRAM specification, including features, functionalities, AC and DC",
          ""
        ],
        [
          "",
          "characteristics, packages, and ball/signal assignments. The purpose of this Standard is to define the",
          ""
        ],
        [
          "",
          "minimum set of requirements for JEDEC compliant 8Gb through 32Gb for x4, x8, and x16 DDR5",
          ""
        ],
        [
          "",
          "SDRAM devices. This standard was created based on the DDR4 standards (JESD79-4) and some aspects",
          ""
        ],
        [
          "",
          "of the DDR, DDR2, DDR3 & LPDDR4 standards (JESD79, JESD79-2, JESD79-3 & JESD209-4).",
          ""
        ],
        [
          "1.1",
          "JM7 Verbal Forms and Terms",
          ""
        ],
        [
          "",
          "JEDEC publication JM7 provides examples and directives for the use of verbal forms (e.g., ‘shall’",
          ""
        ],
        [
          "compared with ‘should’ and ‘may’ compared with ‘can’).‘",
          "",
          ""
        ],
        [
          "",
          "This specification adheres to the verbal forms defined in JM7.01 July 2010 revision.",
          ""
        ],
        [
          "1.2",
          "Significance of light grey Text in this Document",
          ""
        ],
        [
          "",
          "All light grey text is defined as something that should be considered TBD. The content may be accurate or",
          ""
        ],
        [
          "",
          "the same as previous technologies but has not yet been reviewed or determined to be the working",
          ""
        ],
        [
          "assumption.",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 69.32005993851271
      }
    },
    {
      "page": 30,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 2",
          ""
        ],
        [
          "2",
          "DDR5 SDRAM Package, Pinout Description and Addressing"
        ],
        [
          "2.1",
          "DDR5 SDRAM Row for X4, X8"
        ],
        [
          "",
          "The DDR5 SDRAM x4/x8 component shall have 13 electrical rows of balls. Electrical is defined as rows"
        ],
        [
          "that contain signal ball or power/ground balls. There may be additional rows of inactive balls for",
          ""
        ],
        [
          "mechanical support.",
          ""
        ],
        [
          "2.2",
          "DDR5 SDRAM Ball Pitch"
        ],
        [
          "The DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.",
          ""
        ],
        [
          "The number of depopulated columns is 3.",
          ""
        ],
        [
          "2.3",
          "DDR5 SDRAM Columns for X4, X8"
        ],
        [
          "The DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.",
          ""
        ],
        [
          "",
          "There shall be columns between the electrical columns where there are no balls populated. The number of"
        ],
        [
          "these is 3.",
          ""
        ],
        [
          "Electrical is defined as columns that contain signal ball or power/ground balls. There may be additional",
          ""
        ],
        [
          "columns of inactive balls for mechanical support.",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 56.53149829591879
      }
    },
    {
      "page": 31,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 1 — DDR5 SDRAM X4/8 Ballout Using MO-210",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          ""
        ],
        [
          "A",
          "LBDQ",
          "VSS",
          "VPP",
          "",
          "",
          "",
          "ZQ",
          "VSS",
          "LBDQS",
          "A"
        ],
        [
          "B",
          "VDD",
          "VDDQ",
          "DQ2",
          "",
          "",
          "",
          "DQ3",
          "VDDQ",
          "VDD",
          "B"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DM_n,",
          "",
          "",
          ""
        ],
        [
          "C",
          "VSS",
          "DQ0",
          "DQS_t",
          "",
          "",
          "",
          "",
          "DQ1",
          "VSS",
          "C"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "TDQS_t",
          "",
          "",
          ""
        ],
        [
          "D",
          "VDDQ",
          "VSS",
          "DQS_c",
          "",
          "",
          "",
          "TDQS_c",
          "VSS",
          "VDDQ",
          "D"
        ],
        [
          "E",
          "VDD",
          "DQ4",
          "DQ6",
          "",
          "",
          "",
          "DQ7",
          "DQ5",
          "VDD",
          "E"
        ],
        [
          "F",
          "VSS",
          "VDDQ",
          "VSS",
          "",
          "",
          "",
          "VSS",
          "VDDQ",
          "VSS",
          "F"
        ],
        [
          "G",
          "CA_ODT",
          "MIR",
          "VDD",
          "",
          "",
          "",
          "CK_t",
          "VDDQ",
          "TEN",
          "G"
        ],
        [
          "H",
          "ALERT_n",
          "VSS",
          "CS_n",
          "",
          "",
          "",
          "CK_c",
          "VSS",
          "VDD",
          "H"
        ],
        [
          "J",
          "VDDQ",
          "CA4",
          "CA0",
          "",
          "",
          "",
          "CA1",
          "CA5",
          "VDDQ",
          "J"
        ],
        [
          "K",
          "VDD",
          "CA6",
          "CA2",
          "",
          "",
          "",
          "CA3",
          "CA7",
          "VDD",
          "K"
        ],
        [
          "L",
          "VDDQ",
          "VSS",
          "CA8",
          "",
          "",
          "",
          "CA9",
          "VSS",
          "VDDQ",
          "L"
        ],
        [
          "M",
          "CAI",
          "CA10",
          "CA12",
          "",
          "",
          "",
          "CA13",
          "CA11",
          "RESET_n",
          "M"
        ],
        [
          "N",
          "VDD",
          "VSS",
          "VDD",
          "",
          "",
          "",
          "VPP",
          "VSS",
          "VDD",
          "N"
        ],
        [
          "NOTE 1",
          "",
          "DQ4-DQ7 are higher order DQ pins and are not connected for the x4 configuration.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 98.4178527760364
      }
    },
    {
      "page": 32,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 2 — DDR5 SDRAM X16 Ballout Using MO-210",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          ""
        ],
        [
          "A",
          "LBDQ",
          "VSS",
          "VPP",
          "",
          "",
          "",
          "ZQ",
          "VSS",
          "LBDQS",
          "A"
        ],
        [
          "B",
          "VDD",
          "VDDQ",
          "DQU2",
          "",
          "",
          "",
          "DQU3",
          "VDDQ",
          "VDD",
          "B"
        ],
        [
          "C",
          "VSS",
          "DQU0",
          "DQSU_t",
          "",
          "",
          "",
          "DMU_n",
          "DQU1",
          "VSS",
          "C"
        ],
        [
          "D",
          "VDDQ",
          "VSS",
          "DQSU_c",
          "",
          "",
          "",
          "RFU",
          "VSS",
          "VDDQ",
          "D"
        ],
        [
          "E",
          "VDD",
          "DQU4",
          "DQU6",
          "",
          "",
          "",
          "DQU7",
          "DQU5",
          "VDD",
          "E"
        ],
        [
          "F",
          "VDD",
          "VDDQ",
          "DQL2",
          "",
          "",
          "",
          "DQL3",
          "VDDQ",
          "VDD",
          "F"
        ],
        [
          "G",
          "VSS",
          "DQL0",
          "DQSL_t",
          "",
          "",
          "",
          "DML_n",
          "DQL1",
          "VSS",
          "G"
        ],
        [
          "H",
          "VDDQ",
          "VSS",
          "DQSL_c",
          "",
          "",
          "",
          "RFU",
          "VSS",
          "VDDQ",
          "H"
        ],
        [
          "J",
          "VDD",
          "DQL4",
          "DQL6",
          "",
          "",
          "",
          "DQL7",
          "DQL5",
          "VDD",
          "J"
        ],
        [
          "K",
          "VSS",
          "VDDQ",
          "VSS",
          "",
          "",
          "",
          "VSS",
          "VDDQ",
          "VSS",
          "K"
        ],
        [
          "L",
          "CA_ODT",
          "MIR",
          "VDD",
          "",
          "",
          "",
          "CK_t",
          "VDDQ",
          "TEN",
          "L"
        ],
        [
          "M",
          "ALERT_n",
          "VSS",
          "CS_n",
          "",
          "",
          "",
          "CK_c",
          "VSS",
          "VDD",
          "M"
        ],
        [
          "N",
          "VDDQ",
          "CA4",
          "CA0",
          "",
          "",
          "",
          "CA1",
          "CA5",
          "VDDQ",
          "N"
        ],
        [
          "P",
          "VDD",
          "CA6",
          "CA2",
          "",
          "",
          "",
          "CA3",
          "CA7",
          "VDD",
          "P"
        ],
        [
          "R",
          "VDDQ",
          "VSS",
          "CA8",
          "",
          "",
          "",
          "CA9",
          "VSS",
          "VDDQ",
          "R"
        ],
        [
          "T",
          "CAI",
          "CA10",
          "CA12",
          "",
          "",
          "",
          "CA13",
          "CA11",
          "RESET_n",
          "T"
        ],
        [
          "U",
          "VDD",
          "VSS",
          "VDD",
          "",
          "",
          "",
          "VPP",
          "VSS",
          "VDD",
          "U"
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.43876205381395
      }
    },
    {
      "page": 33,
      "source": "table",
      "content": [
        [
          "Table 3 provides the pinout descriptions.",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 3 — Pinout Description"
        ],
        [
          "Symbol",
          "Type",
          "Function"
        ],
        [
          "",
          "",
          "Clock: CK_t and CK_c are differential clock inputs. All address and control input signals"
        ],
        [
          "CK_t, CK_c",
          "Input",
          ""
        ],
        [
          "",
          "",
          "are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c."
        ],
        [
          "",
          "",
          "Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides"
        ],
        [
          "",
          "",
          "for external Rank selection on systems with multiple Ranks. CS_n is considered part of"
        ],
        [
          "CS_n",
          "Input",
          ""
        ],
        [
          "",
          "",
          "the command code. CS_n is also used to enter and exit the parts from power down"
        ],
        [
          "",
          "",
          "modes."
        ],
        [
          "",
          "",
          "Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when"
        ],
        [
          "DM_n,",
          "",
          ""
        ],
        [
          "",
          "",
          "DM_n is sampled LOW coincident with that input data during a Write access. DM_n is"
        ],
        [
          "DMU_n,",
          "Input",
          ""
        ],
        [
          "",
          "",
          "sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by"
        ],
        [
          "DML_n",
          "",
          ""
        ],
        [
          "",
          "",
          "MR5:OP[5]=1. DM is not supported for x4 device."
        ],
        [
          "",
          "",
          "Command/Address Inputs: CA signals provide the command and address inputs"
        ],
        [
          "CA [13:0]",
          "Input",
          "according to the Command Truth Table. Note: Since some commands are multi-cycle,"
        ],
        [
          "",
          "",
          "the pins may not be interchanged between devices on the same bus."
        ],
        [
          "",
          "",
          "Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive"
        ],
        [
          "RESET_n",
          "Input",
          "when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is"
        ],
        [
          "",
          "",
          "a CMOS rail to rail signal with DC high and low at 80% and 20% of VDDQ,"
        ],
        [
          "",
          "",
          "Data Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC"
        ],
        [
          "DQ",
          "Input / Output",
          ""
        ],
        [
          "",
          "",
          "code is added at the end of Data Burst."
        ],
        [
          "",
          "",
          "Data Strobe: output with read data, input with write data. Edge-aligned with read data,"
        ],
        [
          "",
          "",
          "centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7;"
        ],
        [
          "DQS_t, DQS_c,",
          "",
          ""
        ],
        [
          "",
          "",
          "DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and"
        ],
        [
          "DQSU_t, DQSU_c,",
          "Input / Output",
          ""
        ],
        [
          "",
          "",
          "DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively,"
        ],
        [
          "DQSL_t, DQSL_c",
          "",
          ""
        ],
        [
          "",
          "",
          "to provide differential pair signaling to the system during reads and writes. DDR5"
        ],
        [
          "",
          "",
          "SDRAM supports differential data strobe only and does not support single-ended."
        ],
        [
          "",
          "",
          "Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When"
        ],
        [
          "",
          "",
          "enabled via MR5:OP[4]=1, the DRAM shall enable the same termination resistance"
        ],
        [
          "",
          "",
          "function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via"
        ],
        [
          "TDQS_t, TDQS_c",
          "Output",
          ""
        ],
        [
          "",
          "",
          "MR5:OP[4]=0, DM_n/TDQS_t shall provide the data mask function depending on"
        ],
        [
          "",
          "",
          "MR5:OP[5]; TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via"
        ],
        [
          "",
          "",
          "MR5:OP[4]=0."
        ],
        [
          "",
          "",
          "Alert: If there is error in CRC, then Alert_n goes LOW for the period time interval and"
        ],
        [
          "",
          "",
          "goes back HIGH. During Connectivity Test mode, this pin works as input."
        ],
        [
          "ALERT_n",
          "Input/Output",
          ""
        ],
        [
          "",
          "",
          "Using this signal or not is dependent on system. In case of not connected as Signal,"
        ],
        [
          "",
          "",
          "ALERT_n Pin must be bounded to VDDQ on board."
        ],
        [
          "",
          "",
          "Connectivity Test Mode Enable: Required on x4, x8 & x16 devices. HIGH in this pin shall"
        ],
        [
          "",
          "",
          "enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail"
        ],
        [
          "TEN",
          "Input",
          "signal with AC high and low at 80% and 20% of VDDQ. Using this signal or not is"
        ],
        [
          "",
          "",
          "dependent on System. This pin may be DRAM internally pulled low through a weak pull-"
        ],
        [
          "",
          "",
          "down resistor to VSS."
        ],
        [
          "",
          "",
          "Mirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs."
        ],
        [
          "",
          "",
          "Standard mode. With the MIR pin connected to VDDQ, the SDRAM internally swaps"
        ],
        [
          "",
          "",
          "even numbered CA with the next higher odd number CA. Normally the MIR pin must be"
        ],
        [
          "MIR",
          "Input",
          "tied to VSSQ if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1)"
        ],
        [
          "",
          "",
          "CA4 with CA5 (not CA3). Note that the CA[13] function is only relevant for certain"
        ],
        [
          "",
          "",
          "densities (including stacking) of DRAM component. In the case that CA[13] is not used,"
        ],
        [
          "",
          "",
          "its ball location, considering whether MIR is used or not, should be connected to VDDQ"
        ],
        [
          "",
          "",
          "Command & Address Inversion: With the CAI pin connected to VDDQ, DRAM internally"
        ],
        [
          "CAI",
          "Input",
          "inverts the logic level present on all the CA signals. Normally the CAI pin must be"
        ],
        [
          "",
          "",
          "connected to VSSQ if no CA inversion is required."
        ],
        [
          "",
          "",
          "ODT for Command and Address. Apply Group A settings if the pin is connected to VSS"
        ],
        [
          "CA_ODT",
          "Input",
          ""
        ],
        [
          "",
          "",
          "and apply Group B settings if the pin is connected to VDDQ."
        ],
        [
          "",
          "",
          "Loopback Data Output: The output of this device on the Loopback Output Select defined"
        ],
        [
          "",
          "",
          "in MR53:OP[4:0]. When Loopback is enabled, it is in driver mode using the default RON"
        ],
        [
          "LBDQ",
          "Output",
          ""
        ],
        [
          "",
          "",
          "described in the Loopback Function section. When Loopback is disabled, the pin is either"
        ],
        [
          "",
          "",
          "terminated or HiZ based on MR36:OP[2:0]."
        ]
      ],
      "meta": {
        "rows": 71,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 99.42786417145398
      }
    },
    {
      "page": 34,
      "source": "table",
      "content": [
        [
          "Page 6",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 3 — Pinout Description (Cont’d)",
          ""
        ],
        [
          "Symbol",
          "Type",
          "",
          "Function"
        ],
        [
          "",
          "",
          "",
          "Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with"
        ],
        [
          "",
          "",
          "",
          "Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it"
        ],
        [
          "LBDQS",
          "Output",
          "",
          ""
        ],
        [
          "",
          "",
          "is in driver mode using the default RON described in the Loopback Function section.",
          ""
        ],
        [
          "",
          "",
          "",
          "When Loopback is disabled, the pin is either terminated or HiZ based on MR36:OP[2:0]."
        ],
        [
          "RFU",
          "Input/Output",
          "Reserved for future use",
          ""
        ],
        [
          "NC",
          "",
          "No Connect: No internal electrical connection is present.",
          ""
        ],
        [
          "VDDQ",
          "Supply",
          "DQ Power Supply: 1.1 V",
          ""
        ],
        [
          "VSSQ",
          "Supply",
          "DQ Ground",
          ""
        ],
        [
          "VDD",
          "Supply",
          "Power Supply: 1.1 V",
          ""
        ],
        [
          "VSS",
          "Supply",
          "Ground",
          ""
        ],
        [
          "VPP",
          "Supply",
          "DRAM Activating Power Supply: 1.8V",
          ""
        ],
        [
          "ZQ",
          "Supply",
          "Reference Pin for ZQ calibration",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 92.9798093177289
      }
    },
    {
      "page": 34,
      "source": "table",
      "content": [
        [
          "Tables 4-8 provide the addressing for 8, 16, 24, 32, and 65 Gb.",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 4 — 8 Gb Addressing Table",
          "",
          ""
        ],
        [
          "Configuration",
          "2 Gb x4",
          "1 Gb x8",
          "512 Mb x16"
        ],
        [
          "BG Address",
          "BG0~BG2",
          "BG0~BG2",
          "BG0~BG1"
        ],
        [
          "Bank",
          "",
          "",
          ""
        ],
        [
          "Bank Address in a BG",
          "BA0",
          "BA0",
          "BA0"
        ],
        [
          "Address",
          "",
          "",
          ""
        ],
        [
          "# BG / # Banks per BG / # Banks",
          "8 / 2 / 16",
          "8 / 2 / 16",
          "4 / 2 / 8"
        ],
        [
          "Row Address",
          "R0~R15",
          "R0~R15",
          "R0~R15"
        ],
        [
          "Column Address",
          "C0~C10",
          "C0~C9",
          "C0~C9"
        ],
        [
          "Page size",
          "1KB",
          "1KB",
          "2KB"
        ],
        [
          "Chip IDs / Maximum Stack Height",
          "CID0~3 / 16H",
          "CID0~3 / 16H",
          "CID0~3 / 16H"
        ],
        [
          "",
          "Table 5 — 16 Gb Addressing Table",
          "",
          ""
        ],
        [
          "Configuration",
          "4 Gb x4",
          "2 Gb x8",
          "1 Gb x16"
        ],
        [
          "BG Address",
          "BG0~BG2",
          "BG0~BG2",
          "BG0~BG1"
        ],
        [
          "Bank",
          "",
          "",
          ""
        ],
        [
          "Bank Address in a BG",
          "BA0~BA1",
          "BA0~BA1",
          "BA0~BA1"
        ],
        [
          "Address",
          "",
          "",
          ""
        ],
        [
          "# BG / # Banks per BG / # Banks",
          "8 / 4 / 32",
          "8 / 4 / 32",
          "4 / 4 / 16"
        ],
        [
          "Row Address",
          "R0~R15",
          "R0~R15",
          "R0~R15"
        ],
        [
          "Column Address",
          "C0~C10",
          "C0~C9",
          "C0~C9"
        ],
        [
          "Page size",
          "1KB",
          "1KB",
          "2KB"
        ],
        [
          "Chip IDs / Maximum Stack Height",
          "CID0~3 / 16H",
          "CID0~3 / 16H",
          "CID0~3 / 16H"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.35039449104802
      }
    },
    {
      "page": 35,
      "source": "table",
      "content": [
        [
          "",
          "Table 7 — 32 Gb Addressing Table",
          "",
          ""
        ],
        [
          "Configuration",
          "8 Gb x4",
          "4 Gb x8",
          "2 Gb x16"
        ],
        [
          "BG Address",
          "BG0~BG2",
          "BG0~BG2",
          "BG0~BG1"
        ],
        [
          "Bank",
          "",
          "",
          ""
        ],
        [
          "Bank Address in a BG",
          "BA0~BA1",
          "BA0~BA1",
          "BA0~BA1"
        ],
        [
          "Address",
          "",
          "",
          ""
        ],
        [
          "# BG / # Banks per BG / # Banks",
          "8 / 4 / 32",
          "8 / 4 / 32",
          "4 / 4 / 16"
        ],
        [
          "Row Address",
          "R0~R16",
          "R0~R16",
          "R0~R16"
        ],
        [
          "Column Address",
          "C0~C10",
          "C0~C9",
          "C0~C9"
        ],
        [
          "Page size",
          "1KB",
          "1KB",
          "2KB"
        ],
        [
          "Chip IDs / Maximum Stack Height",
          "CID0~3 / 16H",
          "CID0~3 / 16H",
          "CID0~3 / 16H"
        ],
        [
          "",
          "Table 8 — 64 Gb Addressing Table",
          "",
          ""
        ],
        [
          "Configuration",
          "16 Gb x4",
          "8 Gb x8",
          "4 Gb x16"
        ],
        [
          "BG Address",
          "BG0~BG2",
          "BG0~BG2",
          "BG0~BG1"
        ],
        [
          "Bank",
          "",
          "",
          ""
        ],
        [
          "Bank Address in a BG",
          "BA0~BA1",
          "BA0~BA1",
          "BA0~BA1"
        ],
        [
          "Address",
          "",
          "",
          ""
        ],
        [
          "# BG / # Banks per BG / # Banks",
          "8 / 4 / 32",
          "8 / 4 / 32",
          "4 / 4 / 16"
        ],
        [
          "Row Address",
          "R0~R17",
          "R0~R17",
          "R0~R17"
        ],
        [
          "Column Address",
          "C0~C10",
          "C0~C9",
          "C0~C9"
        ],
        [
          "Page size",
          "1KB",
          "1KB",
          "2KB"
        ],
        [
          "Chip IDs / Maximum Stack Height",
          "CID0~2 / 8H",
          "CID0~2 / 8H",
          "CID0~2 / 8H"
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.68090066969653
      }
    },
    {
      "page": 36,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Training"
        ],
        [
          "",
          "",
          "",
          "",
          "Idle",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MCP+CA Enter",
          ""
        ],
        [
          "",
          "PDDEE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre-",
          "",
          "MCP+PDA Ennuumm EExit",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "PDDXX",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "charged",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "MRRWW",
          "",
          "",
          "",
          "",
          "ZQ"
        ],
        [
          "Power",
          "",
          "",
          "",
          "",
          "MRRRR",
          "",
          "MCP+ZZQQ SSttaart",
          ""
        ],
        [
          "",
          "",
          "MCP+PDA EEnnuum Enterr",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Calibra-"
        ],
        [
          "Down",
          "",
          "",
          "",
          "ACCTT",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(cid:415)on Idle"
        ],
        [
          "",
          "PDA",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MCP+PDA Enumm ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Enumera-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Mode",
          "",
          "",
          "",
          "Mode",
          "",
          ""
        ],
        [
          "",
          "(cid:415)on",
          "Register",
          "",
          "",
          "",
          "Register",
          "",
          ""
        ],
        [
          "",
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Write",
          "",
          "",
          "",
          "Read",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Ac(cid:415)va(cid:415)ng",
          "",
          "",
          "",
          "ZQ"
        ],
        [
          "Ac(cid:415)ve",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Calibra-"
        ],
        [
          "Power",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MCP+ZQQ SSttaarrtt",
          "(cid:415)on"
        ],
        [
          "Down",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Ac(cid:415)ve"
        ],
        [
          "",
          "PDDEE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 99.11302242727615
      }
    },
    {
      "page": 37,
      "source": "table",
      "content": [
        [
          "values for the following MR settings need to be defined. See Table 9.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 9 — MR Default Settings",
          ""
        ],
        [
          "Item",
          "Mode Register",
          "Default Setting",
          "Description"
        ],
        [
          "Burst Length",
          "MR0 OP[1:0]",
          "00B",
          "BL16"
        ],
        [
          "Read Latency",
          "MR0 OP[6:2]",
          "00010B",
          "RL(CL) = 26 @3200"
        ],
        [
          "Write Latency",
          "n/a",
          "WL=RL-2 (CWL=CL-2)",
          "Fixed based on RL (CL)"
        ],
        [
          "Write Recovery (tWR)",
          "MR6 OP[3:0]",
          "0000B",
          "WR = 48nCK @3200 or 30ns"
        ],
        [
          "Read to Precharge",
          "",
          "",
          ""
        ],
        [
          "",
          "MR6 OP[7:4]",
          "0000B",
          "tRTP=12nCK @3200 or 7.5ns"
        ],
        [
          "Delay (tRTP)",
          "",
          "",
          ""
        ],
        [
          "VrefDQ Value",
          "MR10",
          "0010 1101B",
          "VREF(DQ) Range: 75% of VDDQ"
        ],
        [
          "VrefCA Value",
          "MR11",
          "0010 1101B",
          "VREF(CA) Range: 75% of VDDQ"
        ],
        [
          "VrefCS Value",
          "MR12",
          "0010 1101B",
          "VREF(CS) Range: 75% of VDDQ"
        ],
        [
          "ECS Error Threshold",
          "",
          "",
          ""
        ],
        [
          "",
          "MR15",
          "011B",
          "256"
        ],
        [
          "Count (ETC)",
          "",
          "",
          ""
        ],
        [
          "Post Package Repair",
          "MR23 OP[1:0]",
          "00B",
          "hPPR & sPPR Disabled"
        ],
        [
          "",
          "",
          "",
          "Group A= RTT_OFF=000B"
        ],
        [
          "CK ODT",
          "MR32 OP[2:0]",
          "CK ODT is based on strap value",
          ""
        ],
        [
          "",
          "",
          "",
          "Group B= 40 Ohms=111B"
        ],
        [
          "",
          "",
          "",
          "Group A= RTT_OFF=000B"
        ],
        [
          "CS ODT",
          "MR32 OP[5:3]",
          "CS ODT is based on strap value",
          ""
        ],
        [
          "",
          "",
          "",
          "Group B= 40 Ohms=111B"
        ],
        [
          "",
          "",
          "",
          "Group A= RTT_OFF=000B"
        ],
        [
          "CA ODT",
          "MR33 OP[2:0]",
          "CA ODT is based on strap value",
          ""
        ],
        [
          "",
          "",
          "",
          "Group B= 80 Ohms=100B"
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.6597859059345
      }
    },
    {
      "page": 38,
      "source": "table",
      "content": [
        [
          "Page 10",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 9 — MR Default Settings (Cont’d)",
          ""
        ],
        [
          "Item",
          "Mode Register",
          "Default Setting",
          "Description"
        ],
        [
          "DQS_RTT_PARK",
          "MR33 OP[5:3]",
          "000B",
          "RTT OFF"
        ],
        [
          "RTT_PARK",
          "MR34 OP[2:0]",
          "000B",
          "RTT OFF"
        ],
        [
          "RTT_WR",
          "MR34 OP[5:3]",
          "001B",
          "240 Ohm"
        ],
        [
          "RTT_NOM_WR",
          "MR35 OP[2:0]",
          "011B",
          "80 Ohm"
        ],
        [
          "RTT_NOM_RD",
          "MR35 OP[5:3]",
          "011B",
          "80 Ohm"
        ],
        [
          "RTT Loopback",
          "MR36 OP[2:0]",
          "000B",
          "RTT OFF"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.99928985522547
      }
    },
    {
      "page": 39,
      "source": "table",
      "content": [
        [
          "",
          "t a",
          "t b\nt c",
          "t d",
          "te\ntf",
          "tg",
          "th",
          "ti",
          "tj",
          "t",
          "k",
          "t",
          "Z"
        ],
        [
          "",
          "",
          "",
          "CS CMOS Registration &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Power Ramp",
          "Reset",
          "Initialization\nODT Async On",
          "Configuration",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tCKSRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VPP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VDD/VDDQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tINIT0",
          "tINIT1",
          "tINIT3\ntINIT4",
          "tINIT5\ntXPR",
          "tMRD",
          "",
          "tZQCAL\ntZQLAT",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "RESET_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tDLLK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tINIT2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "At least 3nCK\nNote 3",
          "Note 3",
          "Note 3",
          "Note 3",
          "Note 3",
          "",
          "Note 3",
          "",
          "Note 3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "MPC",
          "MPC",
          "MPC",
          "Mode Reg. or",
          "",
          "Mode Reg. or",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "",
          "",
          "NOP",
          "DLL Reset",
          "ZQCAL Start",
          "ZQCAL Latch",
          "Training Oper.",
          "",
          "Training Oper.",
          "",
          "VALID"
        ],
        [
          "",
          "",
          "CS_RTT_OFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS ODT",
          "",
          "",
          "trans",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA ODT",
          "",
          "CA_RTT_OFF",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CK_RTT_OFF",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK ODT",
          "",
          "",
          "",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS ODT",
          "",
          "DQS_RTT_OFF",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ ODT",
          "",
          "DQ_RTT_OFF",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 92.53186334148835
      }
    },
    {
      "page": 39,
      "source": "table",
      "content": [
        [
          "DQS ODT",
          "trans\nMR ODT STATE\nDQS_RTT_OFF"
        ],
        [
          "DQ ODT",
          "trans\nMR ODT STATE\nDQ_RTT_OFF"
        ],
        [
          "NOTE 1",
          "From time point (Td ) until (Te ), the command bus must be held high."
        ],
        [
          "NOTE 2",
          "From time point (Te ) until (Tf ), NOP commands must be applied on the command bus."
        ],
        [
          "NOTE 3",
          "From time point (Tf ) until (Tz ), DES commands must be applied between legal commands (MRR/MRW/MPC & VREFCA)."
        ],
        [
          "NOTE 4 MRW Commands must be issued to all Mode Registers that require defined settings.",
          ""
        ],
        [
          "NOTE 5",
          "Default ODT tolerances are wider prior to ZQ calibration."
        ],
        [
          "NOTE 6",
          "Prior to ZQcal completion (Tj ), MPC commands shall be multi-cycle as described in the MPC command Timings section."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.23081038215494
      }
    },
    {
      "page": 40,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Value",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "Units"
        ],
        [
          "",
          "",
          "MIN",
          "",
          "MAX",
          ""
        ],
        [
          "Maximum voltage-ramp time",
          "tINIT0",
          "-",
          "",
          "20",
          "ms"
        ],
        [
          "Minimum RESET_n LOW time after completion of voltage",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tINIT1",
          "200",
          "",
          "",
          "µs"
        ],
        [
          "ramp",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum CS_n LOW time before RESET_n HIGH",
          "tINIT2",
          "10",
          "",
          "-",
          "ns"
        ],
        [
          "Minimum CS_n LOW time after RESET_n HIGH",
          "tINIT3",
          "4",
          "",
          "-",
          "ms"
        ],
        [
          "Minimum time for DRAM to register EXIT on CS_n with",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tINIT4",
          "2",
          "",
          "-",
          "µs"
        ],
        [
          "CMOS.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum cycles required after CS_n HIGH",
          "tINIT5",
          "3",
          "",
          "-",
          "nCK"
        ],
        [
          "Minimum time from Exit Reset to first valid Configuration",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.86124356256406
      }
    },
    {
      "page": 40,
      "source": "table",
      "content": [
        [
          "",
          "t a",
          "t b",
          "t c",
          "t d",
          "te\ntf",
          "tg",
          "th",
          "ti",
          "tj",
          "t",
          "k",
          "t",
          "Z"
        ],
        [
          "",
          "",
          "",
          "",
          "CS CMOS Registration &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Initialization\nReset",
          "ODT Async On",
          "Configuration",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCKSRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VPP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VDD/VDDQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tPW_RESET\ntINIT3",
          "tINIT4",
          "tINIT5\ntXPR",
          "tMRD",
          "",
          "tZQCAL\ntZQLAT",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "RESET_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tDLLK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tINIT2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "At least 3nCK\nNote 1",
          "Note 1",
          "Note 1",
          "Note 1",
          "Note 1",
          "",
          "Note 1",
          "",
          "Note 1"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "MPC",
          "MPC",
          "MPC",
          "Mode Reg. or",
          "",
          "Mode Reg. or",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "",
          "",
          "",
          "NOP",
          "DLL Reset",
          "ZQCAL Start",
          "ZQCAL Latch",
          "Training Oper.",
          "",
          "Training Oper.",
          "",
          "VALID"
        ],
        [
          "",
          "",
          "",
          "tRST_ADC",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "CS_RTT_OFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS ODT",
          "",
          "trans",
          "",
          "trans",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "CA_RTT_OFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA ODT",
          "",
          "trans",
          "",
          "trans",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK ODT",
          "",
          "trans",
          "CK_RTT_OFF",
          "trans",
          "STRAP or MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS ODT",
          "",
          "trans",
          "DQS_RTT_OFF",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ ODT",
          "",
          "trans",
          "DQ_RTT_OFF",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 94.76994817831721
      }
    },
    {
      "page": 41,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 13 — Input Voltage Slew Rates",
          "",
          "",
          ""
        ],
        [
          "Description",
          "Symbol",
          "Min",
          "Max",
          "Units",
          "Notes"
        ],
        [
          "",
          "VPP_Ramp_Up_SR",
          "0.2",
          "5",
          "V/ms",
          ""
        ],
        [
          "VPP Rail",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VPP_Ramp_Down_SR",
          "0.1",
          "4.5",
          "V/ms",
          ""
        ],
        [
          "",
          "VDD_Ramp_Up_SR",
          "0.1",
          "4.5",
          "V/ms",
          ""
        ],
        [
          "VDD Rail",
          "",
          "",
          "",
          "",
          "1,2,3,4,5"
        ],
        [
          "",
          "VDD_Ramp_Down_SR",
          "0.1",
          "4.5",
          "V/ms",
          ""
        ],
        [
          "",
          "VDDQ_Ramp_Up_SR",
          "0.1",
          "4.5",
          "V/ms",
          ""
        ],
        [
          "VDDQ Rail",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VDDQ_Ramp_Down_SR",
          "0.1",
          "4.5",
          "V/ms",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.94544068939337
      }
    },
    {
      "page": 42,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 14",
          ""
        ],
        [
          "3.4",
          "Mode Register Definition"
        ],
        [
          "3.4.1   Mode Register Read (MRR)",
          ""
        ],
        [
          "The Mode Register Read (MRR) command is used to read configuration and status data from the DDR5-",
          ""
        ],
        [
          "SDRAM registers. The MRR command is initiated with CS_n and CA[13:0] in the proper state as defined",
          ""
        ],
        [
          "by the Command Truth Table. The mode register address operands (MA[7:0]) allow the user to select one",
          ""
        ],
        [
          "of 256 registers. The mode register contents are available on the second 8 UI’s of the burst and are repeated",
          ""
        ],
        [
          "across all DQ’s after the RL following the MRR command. To avoid a potentially worst-case pattern, every",
          ""
        ],
        [
          "odd DQ bit (represented with !) shall have its contents inverted. Data in the burst (BL0-7) shall be either",
          ""
        ],
        [
          "“0” or “1”, with “1” indicating that the content of the later UI’s (BL8-15) are inverted.",
          ""
        ],
        [
          "DQS is toggled for the duration of the MRR burst. The MRR has a command burst length 16. MRR",
          ""
        ],
        [
          "termination control and ODT timings are the same as for the READ command. The MRR operation must",
          ""
        ],
        [
          "not be interrupted. Non-Target ODT encoding is available for MRR, just like a normal READ. NT ODT",
          ""
        ],
        [
          "MRR termination control and ODT timings are the same as for the READ NT command.",
          ""
        ],
        [
          "In the case that CRC is enabled, MRR’s output will come with BL18 (BL16 plus 2 CRC-bit), but the host",
          ""
        ],
        [
          "has the option to consider the 17th and 18th bits “don’t care” for MRR handling. Regardless on if the host",
          ""
        ],
        [
          "uses the 17th and 18th bits, while CRC is enabled, the strobe needs to toggle for BL18.",
          ""
        ],
        [
          "",
          "Figure 6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for"
        ],
        [
          "various devices.",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 24.836098485060994
      }
    },
    {
      "page": 42,
      "source": "table",
      "content": [
        [
          "various devices.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5\nt a+6",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "tc+4",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "td+4",
          "td+5"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MRA\nCA[13:0]",
          "VALID",
          "",
          "",
          "",
          "",
          "MRA",
          "VALID",
          "",
          "",
          "",
          "",
          "VALID",
          "VALID",
          "",
          "",
          "MRA",
          "VALID",
          "",
          "",
          "",
          "VALID",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MRR",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRR",
          "",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "VALID",
          "",
          "",
          "DES DES",
          "",
          "MRR",
          "DES",
          "DES",
          "DES",
          "VALID",
          "DES",
          "DES",
          "DES",
          "DES DES\nDES\nDES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tMRR",
          "",
          "",
          "",
          "",
          "",
          "tMRD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tMRD",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 26,
        "flavor": "stream",
        "accuracy": 95.03164422999373
      }
    },
    {
      "page": 43,
      "source": "table",
      "content": [
        [
          "3.4.1   Mode Register Read (MRR) (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 15 — DQ Output Mapping for x8 Device",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BL",
          "0-7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15"
        ],
        [
          "DQ0",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ1",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ2",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ3",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ4",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ5",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ6",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ7",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "NOTE",
          "The read pre-amble and post-amble of MRR are same as normal read.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.19714355194827
      }
    },
    {
      "page": 44,
      "source": "table",
      "content": [
        [
          "Page 16",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 17 — DQ Output Mapping for x16 Device (DFE Registers Excluded) (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BL",
          "0-7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15"
        ],
        [
          "DQ8",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ9",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ10",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ11",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Don’t Care",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ12",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ13",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ14",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The read pre-amble and post-amble of MRR are same as normal read.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 94.72759481092592
      }
    },
    {
      "page": 44,
      "source": "table",
      "content": [
        [
          "",
          "Table 18 — DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BL",
          "0-7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15"
        ],
        [
          "DQ0",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ1",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ2",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ3",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ4",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ5",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ6",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ7",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ8",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.23339685781443
      }
    },
    {
      "page": 45,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 17"
        ],
        [
          "",
          "Table 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU) (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BL",
          "0-7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15"
        ],
        [
          "DQ12",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ13",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "DQ14",
          "0",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7"
        ],
        [
          "DQ15",
          "1",
          "!OP0",
          "!OP1",
          "!OP2",
          "!OP3",
          "!OP4",
          "!OP5",
          "!OP6",
          "!OP7"
        ],
        [
          "NOTE 1",
          "The read pre-amble and post-amble of MRR are same as normal read.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 97.27837046319337
      }
    },
    {
      "page": 46,
      "source": "table",
      "content": [
        [
          "t0"
        ],
        [
          "MRW"
        ],
        [
          "CMD"
        ],
        [
          "DFE"
        ],
        [
          "Setting"
        ],
        [
          "Adjustment"
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 46,
      "source": "table",
      "content": [
        [
          "Table 20 provides mode register read/write AC timings.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 20 — Mode Register Read/Write AC timing",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min/Max",
          "Value",
          "Unit",
          "Note"
        ],
        [
          "Mode Register Read command period",
          "tMRR",
          "Min",
          "max(14ns, 16nCK)",
          "nCK",
          "1"
        ],
        [
          "Mode Register Read Pattern to Mode Register Read Pattern",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tMRR_p",
          "Min",
          "8",
          "nCK",
          ""
        ],
        [
          "Command spacing",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Mode Register Write command period",
          "tMRW",
          "Min",
          "max(5ns, 8nCK)",
          "nCK",
          "1"
        ],
        [
          "Mode Register Set command delay",
          "tMRD",
          "Min",
          "max(14ns, 16nCK)",
          "nCK",
          ""
        ],
        [
          "DFE Mode Register Write Update Delay Time",
          "tDFE",
          "Min",
          "80",
          "ns",
          "2"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.52189911286877
      }
    },
    {
      "page": 47,
      "source": "table",
      "content": [
        [
          "Table 22 provides MRR/MRW Timing Constraints: DQ ODT is Disable.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 22 — MRR/MRW Timing Constraints: DQ ODT is Disable",
          "",
          ""
        ],
        [
          "From",
          "",
          "Minimum Delay between “From Command” and “To",
          "",
          ""
        ],
        [
          "",
          "To Command",
          "",
          "Unit",
          "Note"
        ],
        [
          "Command",
          "",
          "Command”",
          "",
          ""
        ],
        [
          "",
          "MRR",
          "tMRR",
          "-",
          "2"
        ],
        [
          "",
          "MRW",
          "CL+BL/2+1",
          "tCK",
          "2"
        ],
        [
          "",
          "MPC",
          "CL+BL/2+1",
          "tCK",
          "2"
        ],
        [
          "MRR",
          "VrefCA",
          "CL+BL/2+1",
          "tCK",
          "2"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 94.54389689539073
      }
    },
    {
      "page": 48,
      "source": "table",
      "content": [
        [
          "Table 23 provides MRR/MRW Timing Constraints: DQ ODT is Enable.",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 23 — MRR/MRW Timing Constraints: DQ ODT is Enable",
          "",
          ""
        ],
        [
          "",
          "",
          "Minimum Delay between “From Command” and “To",
          ""
        ],
        [
          "From Command",
          "To Command",
          "Unit",
          "Note"
        ],
        [
          "",
          "",
          "Command”",
          ""
        ],
        [
          "",
          "MRR",
          "-",
          ""
        ],
        [
          "",
          "MRW",
          "-",
          ""
        ],
        [
          "",
          "MPC",
          "-",
          ""
        ],
        [
          "MRR",
          "VrefCA",
          "-",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 88.39420544621106
      }
    },
    {
      "page": 49,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 21"
        ],
        [
          "3.5\nMode Registers"
        ],
        [
          "With DDR5, the utilization and programming method shall change from the traditional addressing scheme"
        ],
        [
          "found in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register"
        ],
        [
          "Addresses (MRA) and Payload placed in Op Codes (OP) are all packeted in the command bus encoding"
        ],
        [
          "method. Refer to Table 241 for Mode Register Read (MRR) and Mode Register Write (MRW) command"
        ],
        [
          "protocol."
        ],
        [
          "For DDR5, the SDRAM shall support up to 8 MRA’s, each with a byte-wide payload. Allowing for up to"
        ],
        [
          "256 byte-wide registers."
        ],
        [
          "3.5.1   Mode Register Assignment and Definition in DDR5 SDRAM"
        ],
        [
          "Table 24 shows the mode registers for DDR5 SDRAM. Each bit in a register byte (MR#) is denoted as \"R\""
        ],
        [
          "if it can be read but not written, \"W\" if it can be written but reads shall always produce a ZERO for those"
        ],
        [
          "specific bits, and \"R/W\" if it can be read and written. Additionally, a DRAM read-only bit combined with a"
        ],
        [
          "Host write-only bit is denoted as a “SR/W” bit. This bit allows the DRAM to return a defined status during"
        ],
        [
          "a read of that bit (SR = Status Read), independent of what the Host may have written to the bit."
        ],
        [
          "A defined register byte (MR#), is any MR# that has at least one of the bits defined."
        ],
        [
          "When the entire MR# is marked RFU, then it is considered undefined and all the bits from the DRAM shall"
        ],
        [
          "be don’t care for reads or writes. These undefined mode registers (completely empty bytes, not individual"
        ],
        [
          "bits of an MR) may not be supported in the DRAM. When a defined register byte (MR#) contains an"
        ],
        [
          "“RFU” bit, the host must write a ZERO for those specific bits and the DRAM does not guarantee any"
        ],
        [
          "operation of those specific RFU bits. When the host issues an MRR to a defined register (MR#) that"
        ],
        [
          "contains RFU bits in it, those specific bits shall always produce a ZERO."
        ],
        [
          "For cases in which a mode register is specific to a particular device configuration (x16, x8, x4) and/or"
        ],
        [
          "density (32Gb, 16Gb, 8Gb), the following rules shall be applied:"
        ],
        [
          "-\nWhen the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits"
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 50,
      "source": "table",
      "content": [
        [
          "8",
          "Postamble",
          "RFU\nWrite Preamble Settings",
          "Read Preamble Settings"
        ],
        [
          "",
          "",
          "ble Set-",
          ""
        ],
        [
          "",
          "Settings",
          "",
          ""
        ],
        [
          "",
          "",
          "tings",
          ""
        ],
        [
          "9",
          "TM",
          "RFU",
          ""
        ],
        [
          "10",
          "",
          "VrefDQ Calibration Value",
          ""
        ],
        [
          "11",
          "",
          "VrefCA Calibration Value",
          ""
        ],
        [
          "12",
          "",
          "VrefCS Calibration Value",
          ""
        ],
        [
          "13",
          "",
          "RFU\ntCCD_L / tDLLK",
          ""
        ],
        [
          "",
          "",
          "Row",
          ""
        ],
        [
          "",
          "",
          "Reset \nMode/",
          ""
        ],
        [
          "14",
          "ECS Mode",
          "ECS \nCode \nRFU\nCID3\nCID2\nCID1",
          "CID0"
        ],
        [
          "",
          "",
          "Counter\nWord",
          ""
        ],
        [
          "",
          "",
          "Mode",
          ""
        ],
        [
          "",
          "",
          "Automatic",
          ""
        ],
        [
          "",
          "",
          "ECS in",
          ""
        ],
        [
          "15",
          "",
          "RFU",
          "ECS Error Threshold Count (ETC)"
        ],
        [
          "",
          "",
          "Self",
          ""
        ],
        [
          "",
          "",
          "Refresh",
          ""
        ],
        [
          "16",
          "",
          "Transparency - Row Address with Max Errors 1 - See Section 3.5.18 for encoding details",
          ""
        ],
        [
          "17",
          "",
          "Transparency - Row Address with Max Errors 2 - See Section 3.5.19 for encoding details",
          ""
        ],
        [
          "18",
          "",
          "Transparency - Row Address with Max Errors 3 - See Section 3.5.20 for encoding details",
          ""
        ],
        [
          "19",
          "",
          "Transparency - Max Row Error Count - See Section 3.5.21 for encoding details",
          ""
        ],
        [
          "20",
          "",
          "Transparency - Error Count (EC) - See Section 3.5.22 for encoding details",
          ""
        ],
        [
          "21",
          "",
          "RFU",
          ""
        ],
        [
          "22",
          "",
          "RFU",
          ""
        ],
        [
          "23",
          "",
          "RFU\nsPPR",
          "hPPR"
        ],
        [
          "24",
          "",
          "PPR Guard Key",
          ""
        ],
        [
          "",
          "",
          "",
          "Read"
        ],
        [
          "",
          "",
          "LFSR1 \nLFSR0 \nContinu-",
          ""
        ],
        [
          "",
          "",
          "",
          "Training"
        ],
        [
          "25",
          "",
          "RFU\nous Burst \nPattern \nPattern",
          ""
        ],
        [
          "",
          "",
          "",
          "Pattern"
        ],
        [
          "",
          "",
          "Mode\nOption\nOption",
          ""
        ],
        [
          "",
          "",
          "",
          "Format"
        ],
        [
          "26",
          "",
          "Read Training Pattern Data0 / LFSR0 Seed",
          ""
        ],
        [
          "27",
          "",
          "Read Training Pattern Data1 / LFSR1 Seed",
          ""
        ],
        [
          "28",
          "",
          "Read Training Pattern Invert DQL7:0 (DQ7:0)",
          ""
        ],
        [
          "29",
          "",
          "Read Training Pattern Invert DQU7:0 (DQ15:8)",
          ""
        ],
        [
          "",
          "",
          "LFSR \nLFSR \nLFSR \nLFSR \nLFSR",
          ""
        ],
        [
          "",
          "LFSR",
          "LFSR",
          "LFSR"
        ],
        [
          "",
          "",
          "Assign-\nAssign-\nAssign-\nAssign-\nAssign-",
          ""
        ],
        [
          "",
          "Assignment",
          "Assignment",
          "Assignment"
        ],
        [
          "",
          "",
          "ment\nment\nment\nment\nment",
          ""
        ],
        [
          "30",
          "",
          "",
          ""
        ],
        [
          "",
          "DQL7/",
          "DQL1/",
          "DQL0/"
        ],
        [
          "",
          "",
          "DQL6/\nDQL5/\nDQL4/\nDQL3/\nDQL2/",
          ""
        ],
        [
          "",
          "DQU7",
          "DQU1",
          "DQU0"
        ],
        [
          "",
          "",
          "DQU6\nDQU5\nDQU4\nDQU3\nDQU2",
          ""
        ],
        [
          "31",
          "",
          "Read Training Pattern Address",
          ""
        ],
        [
          "",
          "",
          "CA_ODT",
          ""
        ],
        [
          "32",
          "RFU",
          "CS ODT\nCK ODT\nStrap",
          ""
        ],
        [
          "",
          "",
          "Value",
          ""
        ],
        [
          "33",
          "RFU",
          "DQS_RTT_PARK\nCA ODT",
          ""
        ],
        [
          "34",
          "RFU",
          "RTT_WR\nRTT_PARK",
          ""
        ]
      ],
      "meta": {
        "rows": 55,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 97.96238485140734
      }
    },
    {
      "page": 51,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Page 23"
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "",
          "OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "35",
          "",
          "RFU",
          "RTT_NOM_RD",
          "RTT_NOM_WR",
          ""
        ],
        [
          "36",
          "",
          "",
          "RFU",
          "RTT_Loopback",
          ""
        ],
        [
          "37",
          "",
          "RFU",
          "ODTLoff_WR_offset",
          "ODTLon_WR_offset",
          ""
        ],
        [
          "38",
          "",
          "RFU",
          "ODTLoff_WR_NT_offset",
          "ODTLon_WR_NT_offset",
          ""
        ],
        [
          "39",
          "",
          "RFU",
          "ODTLoff_RD_NT_offset",
          "ODTLon_RD_NT_offset",
          ""
        ],
        [
          "40",
          "",
          "",
          "RFU",
          "Read DQS offset timing",
          ""
        ],
        [
          "41",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DCA Training Assist",
          "",
          ""
        ],
        [
          "42",
          "",
          "",
          "RFU",
          "DCA Types Supported",
          ""
        ],
        [
          "",
          "",
          "",
          "Mode",
          "",
          ""
        ],
        [
          "",
          "Sign Bit for",
          "",
          "Sign Bit for",
          "DCA for single/two-phase clock(s) or QCLK",
          ""
        ],
        [
          "43",
          "",
          "",
          "DCA for IBCLK in 4-phase clocks",
          "",
          ""
        ],
        [
          "",
          "OP[6:4]",
          "",
          "OP[2:0]",
          "in 4-phase clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "Sign Bit for",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "QBCLK in",
          "",
          ""
        ],
        [
          "44",
          "",
          "",
          "RFU",
          "DCA for QBCLK in 4-phase clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "4-phase",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "clocks",
          "",
          ""
        ],
        [
          "45",
          "",
          "",
          "DQS Interval Timer Run Time",
          "",
          ""
        ],
        [
          "46",
          "",
          "",
          "DQS Oscillator Count - LSB",
          "",
          ""
        ],
        [
          "47",
          "",
          "",
          "DQS Oscillator Count - MSB",
          "",
          ""
        ],
        [
          "48",
          "",
          "",
          "Write Pattern Mode",
          "",
          ""
        ],
        [
          "49",
          "RFU",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Write CRC",
          "Write CRC",
          ""
        ],
        [
          "",
          "",
          "",
          "Write CRC \nWrite CRC",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Write CRC",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "auto-dis-",
          "enable",
          ""
        ],
        [
          "",
          "",
          "",
          "auto-dis-\nenable",
          "",
          "Read CRC"
        ],
        [
          "50",
          "RFU",
          "",
          "error \nRFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "able \nable \nupper",
          "lower",
          "enable"
        ],
        [
          "",
          "",
          "",
          "status",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "enable\nnibble\nstatus",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "nibble",
          ""
        ],
        [
          "51",
          "RFU",
          "",
          "",
          "Write CRC Auto-Disable Threshold - See MR for encoding details",
          ""
        ],
        [
          "52",
          "RFU",
          "",
          "Write CRC Auto-Disable Window - See MR for encoding details",
          "",
          ""
        ],
        [
          "",
          "Loopback",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Loopback",
          "",
          ""
        ],
        [
          "53",
          "Output",
          "",
          "",
          "Loopback Output Select",
          ""
        ],
        [
          "",
          "",
          "",
          "Select Phase",
          "",
          ""
        ],
        [
          "",
          "Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "hPPR",
          "",
          "hPPR\nhPPR\nhPPR\nhPPR\nhPPR",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "hPPR",
          "hPPR"
        ],
        [
          "",
          "Resource",
          "",
          "Resource\nResource\nResource\nResource\nResource",
          "",
          ""
        ],
        [
          "54",
          "",
          "",
          "",
          "Resource",
          "Resource"
        ],
        [
          "",
          "BG1 Bank",
          "BG1 Bank",
          "BG1 Bank \nBG1 Bank \nBG0 Bank \nBG0 Bank",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "BG0 Bank 1",
          "BG0 Bank 0"
        ],
        [
          "",
          "3",
          "",
          "2\n1\n0\n3\n2",
          "",
          ""
        ],
        [
          "",
          "hPPR",
          "",
          "hPPR\nhPPR\nhPPR\nhPPR\nhPPR",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "hPPR",
          "hPPR"
        ],
        [
          "",
          "Resource",
          "",
          "Resource\nResource\nResource\nResource\nResource",
          "",
          ""
        ],
        [
          "55",
          "",
          "",
          "",
          "Resource",
          "Resource"
        ],
        [
          "",
          "BG3 Bank",
          "BG3 Bank",
          "BG3 Bank \nBG3 Bank \nBG2 Bank \nBG2 Bank",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "BG2 Bank 1",
          "BG2 Bank 0"
        ],
        [
          "",
          "3",
          "",
          "2\n1\n0\n3\n2",
          "",
          ""
        ],
        [
          "",
          "hPPR",
          "",
          "hPPR\nhPPR\nhPPR\nhPPR\nhPPR",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "hPPR",
          "hPPR"
        ],
        [
          "",
          "Resource",
          "",
          "Resource\nResource\nResource\nResource\nResource",
          "",
          ""
        ],
        [
          "56",
          "",
          "",
          "",
          "Resource",
          "Resource"
        ],
        [
          "",
          "BG5 Bank",
          "BG5 Bank",
          "BG5 Bank \nBG5 Bank \nBG4 Bank \nBG4 Bank",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "BG4 Bank 1",
          "BG4 Bank 0"
        ],
        [
          "",
          "3",
          "",
          "2\n1\n0\n3\n2",
          "",
          ""
        ],
        [
          "",
          "hPPR",
          "",
          "hPPR\nhPPR\nhPPR\nhPPR\nhPPR",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "hPPR",
          "hPPR"
        ],
        [
          "",
          "Resource",
          "",
          "Resource\nResource\nResource\nResource\nResource",
          "",
          ""
        ],
        [
          "57",
          "",
          "",
          "",
          "Resource",
          "Resource"
        ],
        [
          "",
          "BG7 Bank",
          "BG7 Bank",
          "BG7 Bank \nBG7 Bank \nBG6 Bank \nBG6 Bank",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "BG6 Bank 1",
          "BG6 Bank 0"
        ],
        [
          "",
          "3",
          "",
          "2\n1\n0\n3\n2",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "RFM"
        ],
        [
          "58",
          "",
          "RAAMMT[2:0]",
          "RAAIMT[3:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Required"
        ],
        [
          "59",
          "",
          "RFM RAA Counter",
          "RFU",
          "",
          ""
        ],
        [
          "60",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "61",
          "",
          "",
          "RSVD",
          "Package Output Driver Test Mode",
          ""
        ]
      ],
      "meta": {
        "rows": 77,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 93.779300338131
      }
    },
    {
      "page": 52,
      "source": "table",
      "content": [
        [
          "Page 24",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "OP[6]",
          "OP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "62",
          "",
          "",
          "Vendor Specified",
          "",
          ""
        ],
        [
          "63",
          "",
          "",
          "DRAM Scratch Pad",
          "",
          ""
        ],
        [
          "64-102",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "DQSL_t",
          "",
          "DQSL_t",
          "",
          ""
        ],
        [
          "103",
          "",
          "RFU",
          "DQSL_t DCA for IBCLK\nRFU",
          "DQSL_t DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQSL_t",
          "",
          ""
        ],
        [
          "104",
          "",
          "",
          "RFU\nQBCLK \nRFU",
          "DQSL_t DCA for QBCLK",
          ""
        ],
        [
          "",
          "",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "",
          "DQSL_c",
          "",
          "DQSL_c",
          "",
          ""
        ],
        [
          "105",
          "",
          "RFU",
          "DQSL_c DCA for IBCLK\nRFU",
          "DQSL_c DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQSL_c",
          "",
          ""
        ],
        [
          "106",
          "",
          "",
          "RFU\nQBCLK \nRFU",
          "DQSL_c DCA for QBCLK",
          ""
        ],
        [
          "",
          "",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "",
          "DQSU_t",
          "",
          "DQSU_t",
          "",
          ""
        ],
        [
          "107",
          "",
          "RFU",
          "DQSU_t DCA for IBCLK\nRFU",
          "DQSU_t DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQSU_t",
          "",
          ""
        ],
        [
          "108",
          "",
          "",
          "RFU\nQBCLK \nRFU",
          "DQSU_t DCA for QBCLK",
          ""
        ],
        [
          "",
          "",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "",
          "DQSU_c",
          "",
          "DQSU_c",
          "",
          ""
        ],
        [
          "109",
          "",
          "RFU",
          "DQSU_c DCA for IBCLK\nRFU",
          "DQSU_c DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQSU_c",
          "",
          ""
        ],
        [
          "110",
          "",
          "",
          "RFU\nQBCLK \nRFU",
          "DQSU_c DCA for QBCLK",
          ""
        ],
        [
          "",
          "",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Global \nGlobal \nGlobal",
          "Global DFE",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Global DFE"
        ],
        [
          "111",
          "",
          "RFU",
          "DFE Tap-\nDFE Tap-3 \nDFE Tap-",
          "Tap-1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "gain Enable"
        ],
        [
          "",
          "",
          "",
          "4 Enable\nEnable\n2 Enable",
          "Enable",
          ""
        ],
        [
          "112",
          "",
          "",
          "RFU",
          "DML DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "113",
          "",
          "",
          "DML DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "114",
          "",
          "",
          "DML DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "115",
          "",
          "",
          "DML DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "116",
          "",
          "",
          "DML DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "117",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "DML",
          "",
          "",
          "",
          ""
        ],
        [
          "118",
          "VREFDQ",
          "",
          "DML VREFDQ Offset\nRFU",
          "",
          ""
        ],
        [
          "",
          "sign",
          "",
          "",
          "",
          ""
        ],
        [
          "119",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "120",
          "",
          "",
          "RFU",
          "DMU DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "121",
          "",
          "",
          "DMU DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "122",
          "",
          "",
          "DMU DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "123",
          "",
          "",
          "DMU DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "124",
          "",
          "",
          "DMU DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "125",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "DMU",
          "",
          "",
          "",
          ""
        ],
        [
          "126",
          "VREFDQ",
          "",
          "DMU VREFDQ Offset\nRFU",
          "",
          ""
        ],
        [
          "",
          "sign",
          "",
          "",
          "",
          ""
        ],
        [
          "127",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "128",
          "",
          "",
          "RFU",
          "DQL0 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "129",
          "",
          "",
          "DQL0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "130",
          "",
          "",
          "DQL0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 58,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.57793729947933
      }
    },
    {
      "page": 53,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Page 25"
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "OP[6]",
          "OP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "131",
          "",
          "",
          "DQL0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "132",
          "",
          "",
          "DQL0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL0",
          "",
          "DQL0",
          "",
          ""
        ],
        [
          "133",
          "",
          "RFU",
          "DQL0 DCA for IBCLK\nRFU",
          "DQL0 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL0",
          "",
          "DQL0",
          "",
          ""
        ],
        [
          "134",
          "VREFDQ",
          "",
          "DQL0 VREFDQ Offset\nQBCLK \nRFU",
          "DQL0 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "135",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "136",
          "",
          "",
          "RFU",
          "DQL1 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "137",
          "",
          "",
          "DQL1 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "138",
          "",
          "",
          "DQL1 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "139",
          "",
          "",
          "DQL1 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "140",
          "",
          "",
          "DQL1 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL1",
          "",
          "DQL1",
          "",
          ""
        ],
        [
          "141",
          "",
          "RFU",
          "DQL1 DCA for IBCLK\nRFU",
          "DQL1 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL1",
          "",
          "DQL1",
          "",
          ""
        ],
        [
          "142",
          "VREFDQ",
          "",
          "DQL1 VREFDQ Offset\nQBCLK \nRFU",
          "DQL1 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "143",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "144",
          "",
          "",
          "RFU",
          "DQL2 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "145",
          "",
          "",
          "DQL2 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "146",
          "",
          "",
          "DQL2 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "147",
          "",
          "",
          "DQL2 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "148",
          "",
          "",
          "DQL2 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL2",
          "",
          "DQL2",
          "",
          ""
        ],
        [
          "149",
          "",
          "RFU",
          "DQL2 DCA for IBCLK\nRFU",
          "DQL2 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL2",
          "",
          "DQL2",
          "",
          ""
        ],
        [
          "150",
          "VREFDQ",
          "",
          "DQL2 VREFDQ Offset\nQBCLK \nRFU",
          "DQL2 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "155",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "152",
          "",
          "",
          "RFU",
          "DQL3 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "153",
          "",
          "",
          "DQL3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "154",
          "",
          "",
          "DQL3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "155",
          "",
          "",
          "DQL3 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "156",
          "",
          "",
          "DQL3 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL3",
          "",
          "DQL3",
          "",
          ""
        ],
        [
          "157",
          "",
          "RFU",
          "DQL3 DCA for IBCLK\nRFU",
          "DQL3 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL3",
          "",
          "DQL3",
          "",
          ""
        ],
        [
          "158",
          "VREFDQ",
          "",
          "DQL3 VREFDQ Offset\nQBCLK \nRFU",
          "DQL3 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "159",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "160",
          "",
          "",
          "RFU",
          "DQL4 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "161",
          "",
          "",
          "DQL4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "162",
          "",
          "",
          "DQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "163",
          "",
          "",
          "DQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 52,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.12921181438266
      }
    },
    {
      "page": 54,
      "source": "table",
      "content": [
        [
          "Page 26",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "OP[6]",
          "OP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "164",
          "",
          "",
          "DQL4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL4",
          "",
          "DQL4",
          "",
          ""
        ],
        [
          "165",
          "",
          "RFU",
          "DQL4 DCA for IBCLK\nRFU",
          "DQL4 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL4",
          "",
          "DQL4",
          "",
          ""
        ],
        [
          "166",
          "VREFDQ",
          "",
          "DQL4 VREFDQ Offset\nQBCLK \nRFU",
          "DQL4 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "167",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "168",
          "",
          "",
          "RFU",
          "DQL5 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "169",
          "",
          "",
          "DQL5 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "170",
          "",
          "",
          "DQL5 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "171",
          "",
          "",
          "DQL5 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "172",
          "",
          "",
          "DQL5 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL5",
          "",
          "DQL5",
          "",
          ""
        ],
        [
          "173",
          "",
          "RFU",
          "DQL5 DCA for IBCLK\nRFU",
          "DQL5 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL5",
          "",
          "DQL5",
          "",
          ""
        ],
        [
          "174",
          "VREFDQ",
          "",
          "DQL5 VREFDQ Offset\nQBCLK \nRFU",
          "DQL5 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "175",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "176",
          "",
          "",
          "RFU",
          "DQL6 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "177",
          "",
          "",
          "DQL6 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "178",
          "",
          "",
          "DQL6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "179",
          "",
          "",
          "DQL6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "180",
          "",
          "",
          "DQL6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL6",
          "",
          "DQL6",
          "",
          ""
        ],
        [
          "181",
          "",
          "RFU",
          "DQL6 DCA for IBCLK\nRFU",
          "DQL6 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL6",
          "",
          "DQL6",
          "",
          ""
        ],
        [
          "182",
          "VREFDQ",
          "",
          "DQL6 VREFDQ Offset\nQBCLK \nRFU",
          "DQL6 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "183",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "184",
          "",
          "",
          "RFU",
          "DQL7 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "185",
          "",
          "",
          "DQL7 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "186",
          "",
          "",
          "DQL7 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "187",
          "",
          "",
          "DQL7 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "188",
          "",
          "",
          "DQL7 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQL7",
          "",
          "DQL7",
          "",
          ""
        ],
        [
          "189",
          "",
          "RFU",
          "DQL6 DCA for IBCLK\nRFU",
          "DQL7 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQL7",
          "",
          "DQL7",
          "",
          ""
        ],
        [
          "190",
          "VREFDQ",
          "",
          "DQL7 VREFDQ Offset\nQBCLK \nRFU",
          "DQL7 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "191",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "192",
          "",
          "",
          "RFU",
          "DQU0 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "193",
          "",
          "",
          "DQU0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "194",
          "",
          "",
          "DQU0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "195",
          "",
          "",
          "DQU0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "196",
          "",
          "",
          "DQU0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 52,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.15877940750028
      }
    },
    {
      "page": 55,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Page 27"
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "OP[6]",
          "OP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "",
          "DQU0",
          "",
          "DQU0",
          "",
          ""
        ],
        [
          "197",
          "",
          "RFU",
          "DQU0 DCA for IBCLK\nRFU",
          "DQU0 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU0",
          "",
          "DQU0",
          "",
          ""
        ],
        [
          "198",
          "VREFDQ",
          "",
          "DQU0 VREFDQ Offset\nQBCLK \nRFU",
          "DQU0 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "199",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "200",
          "",
          "",
          "RFU",
          "DQU1 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "201",
          "",
          "",
          "DQU1 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "202",
          "",
          "",
          "DQU1 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "203",
          "",
          "",
          "DQU1 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "204",
          "",
          "",
          "DQU1 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU1",
          "",
          "DQU1",
          "",
          ""
        ],
        [
          "205",
          "",
          "RFU",
          "DQU1 DCA for IBCLK\nRFU",
          "DQU1 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU1",
          "",
          "DQU1",
          "",
          ""
        ],
        [
          "206",
          "VREFDQ",
          "",
          "DQU1 VREFDQ Offset\nQBCLK \nRFU",
          "DQU1 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "207",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "208",
          "",
          "",
          "RFU",
          "DQU2 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "209",
          "",
          "",
          "DQU2 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "210",
          "",
          "",
          "DQU2 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "211",
          "",
          "",
          "DQU2 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "212",
          "",
          "",
          "DQU2 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU2",
          "",
          "DQU2",
          "",
          ""
        ],
        [
          "213",
          "",
          "RFU",
          "DQU2 DCA for IBCLK\nRFU",
          "DQU2 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU2",
          "",
          "DQU2",
          "",
          ""
        ],
        [
          "214",
          "VREFDQ",
          "",
          "DQU2 VREFDQ Offset\nQBCLK \nRFU",
          "DQU2 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "215",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "216",
          "",
          "",
          "RFU",
          "DQU3 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "217",
          "",
          "",
          "DQU3 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "218",
          "",
          "",
          "DQU3 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "219",
          "",
          "",
          "DQU3 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "220",
          "",
          "",
          "DQU3 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU3",
          "",
          "DQU3",
          "",
          ""
        ],
        [
          "221",
          "",
          "RFU",
          "DQU3 DCA for IBCLK\nRFU",
          "DQU3 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU3",
          "",
          "DQU3",
          "",
          ""
        ],
        [
          "222",
          "VREFDQ",
          "",
          "DQU3 VREFDQ Offset\nQBCLK \nRFU",
          "DQU3 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "223",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "224",
          "",
          "",
          "RFU",
          "DQU4 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "225",
          "",
          "",
          "DQU4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "226",
          "",
          "",
          "DQU4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "227",
          "",
          "",
          "DQU4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "228",
          "",
          "",
          "DQU4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU4",
          "",
          "DQU4",
          "",
          ""
        ],
        [
          "229",
          "",
          "RFU",
          "DQU4 DCA for IBCLK\nRFU",
          "DQU4 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 54,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.05133792157942
      }
    },
    {
      "page": 56,
      "source": "table",
      "content": [
        [
          "Page 28",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "MR#",
          "OP[7]",
          "OP[6]",
          "OP[5]\nOP[4]\nOP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "",
          "DQU4",
          "",
          "DQU4",
          "",
          ""
        ],
        [
          "230",
          "VREFDQ",
          "",
          "DQU4 VREFDQ Offset\nQBCLK \nRFU",
          "DQU4 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "231",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "232",
          "",
          "",
          "RFU",
          "DQU5 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "233",
          "",
          "",
          "DQU5 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "234",
          "",
          "",
          "DQU5 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "235",
          "",
          "",
          "DQU5 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "236",
          "",
          "",
          "DQU5 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU5",
          "",
          "DQU5",
          "",
          ""
        ],
        [
          "237",
          "",
          "RFU",
          "DQU5 DCA for IBCLK\nRFU",
          "DQU5 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU5",
          "",
          "DQU5",
          "",
          ""
        ],
        [
          "238",
          "VREFDQ",
          "",
          "DQU5 VREFDQ Offset\nQBCLK \nRFU",
          "DQU5 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "239",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "240",
          "",
          "",
          "RFU",
          "DQU6 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "241",
          "",
          "",
          "DQU6 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "242",
          "",
          "",
          "DQU6 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "243",
          "",
          "",
          "DQU6 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "244",
          "",
          "",
          "DQU6 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU6",
          "",
          "DQU6",
          "",
          ""
        ],
        [
          "245",
          "",
          "RFU",
          "DQU6 DCA for IBCLK\nRFU",
          "DQU6 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU6",
          "",
          "DQU6",
          "",
          ""
        ],
        [
          "246",
          "VREFDQ",
          "",
          "DQU6 VREFDQ Offset\nQBCLK \nRFU",
          "DQU6 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "247",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "248",
          "",
          "",
          "RFU",
          "DQU7 DFE Gain Bias - See MR for encoding details",
          ""
        ],
        [
          "249",
          "",
          "",
          "DQU7 DFE Tap-1 Bias - See Section 3.5.76 for encoding details",
          "",
          ""
        ],
        [
          "250",
          "",
          "",
          "DQU7 DFE Tap-2 Bias - See Section 3.5.77 for encoding details",
          "",
          ""
        ],
        [
          "251",
          "",
          "",
          "DQU7 DFE Tap-3 Bias - See Section 3.5.78 for encoding details",
          "",
          ""
        ],
        [
          "252",
          "",
          "",
          "DQU7 DFE Tap-4 Bias - See Section 3.5.79 for encoding details",
          "",
          ""
        ],
        [
          "",
          "DQU7",
          "",
          "DQU7",
          "",
          ""
        ],
        [
          "253",
          "",
          "RFU",
          "DQU7 DCA for IBCLK\nRFU",
          "DQU7 DCA for QCLK",
          ""
        ],
        [
          "",
          "IBCLK Sign",
          "",
          "QCLK Sign",
          "",
          ""
        ],
        [
          "",
          "DQU7",
          "",
          "DQU7",
          "",
          ""
        ],
        [
          "254",
          "VREFDQ",
          "",
          "DQU7 VREFDQ Offset\nQBCLK \nRFU",
          "DQU7 DCA for QBCLK",
          ""
        ],
        [
          "",
          "Sign",
          "",
          "Sign",
          "",
          ""
        ],
        [
          "255",
          "",
          "",
          "RFU",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 43,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.09773885078543
      }
    },
    {
      "page": 57,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 26 — MR0 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: BL16",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "01B: BC8 OTF",
          "",
          ""
        ],
        [
          "Burst Length",
          "R/W",
          "OP[1:0]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: BL32 (Optional)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: BL32 OTF (Optional)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00000B: 22",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00001B: 24",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00010B: 26",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00011B: 28",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "...",
          "",
          ""
        ],
        [
          "CAS Latency (RL)",
          "R/W",
          "OP[6:2]",
          "",
          "",
          "1, 2"
        ],
        [
          "",
          "",
          "",
          "10011B: 60",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10100B: 62",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10101B: 64",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10110B: 66",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "All other encodings reserved.",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 96.56192566637183
      }
    },
    {
      "page": 58,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "This is a Read Only MR field, which is only"
        ],
        [
          "",
          "",
          "",
          "programmed through an MPC command with the"
        ],
        [
          "",
          "",
          "",
          "PDA Enumerate ID opcode."
        ],
        [
          "",
          "",
          "",
          "xxxxB Encoding is set with MPC command with the"
        ],
        [
          "PDA Enumerate ID",
          "R",
          "OP[3:0]",
          ""
        ],
        [
          "",
          "",
          "",
          "PDA Enumerate ID opcode. This can only be set"
        ],
        [
          "",
          "",
          "",
          "when PDA Enumerate Programming Mode is"
        ],
        [
          "",
          "",
          "",
          "enabled and the associated DRAM’s DQ0 is"
        ],
        [
          "",
          "",
          "",
          "asserted LOW. The PDA Enumerate ID opcode"
        ],
        [
          "",
          "",
          "",
          "includes 4 bits for this encoding."
        ],
        [
          "",
          "",
          "",
          "Default setting is 1111B"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 88.96903103443056
      }
    },
    {
      "page": 58,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "asserted LOW. The PDA Enumerate ID opcode"
        ],
        [
          "",
          "",
          "",
          "",
          "includes 4 bits for this encoding."
        ],
        [
          "",
          "",
          "",
          "Default setting is 1111B",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "This is a Read Only MR field, which is only"
        ],
        [
          "",
          "",
          "",
          "",
          "programmed through an MPC command with the"
        ],
        [
          "",
          "",
          "",
          "",
          "PDA Select ID opcode."
        ],
        [
          "",
          "",
          "",
          "x",
          "xxxB Encoding is set with MPC command with"
        ],
        [
          "",
          "",
          "",
          "",
          "the PDA Select ID opcode. The PDA Select ID"
        ],
        [
          "",
          "",
          "",
          "",
          "opcode includes 4 bits for this encoding."
        ],
        [
          "PDA Select ID",
          "R",
          "OP[7:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1111B = all DRAMs execute MRW, MPC, and"
        ],
        [
          "",
          "",
          "",
          "",
          "VrefCA commands"
        ],
        [
          "",
          "",
          "",
          "",
          "For all other encodings, DRAMs execute MRW,"
        ],
        [
          "",
          "",
          "",
          "",
          "MPC, and VrefCA commands only if PDA Select"
        ],
        [
          "",
          "",
          "",
          "",
          "ID[3:0] = PDA Enumerate ID[3:0], with some"
        ],
        [
          "",
          "",
          "",
          "",
          "exceptions for specific MPC commands that"
        ],
        [
          "",
          "",
          "",
          "",
          "execute regardless of PDA Select ID."
        ],
        [
          "",
          "",
          "",
          "",
          "Default setting is 1111B"
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 93.14430037949168
      }
    },
    {
      "page": 59,
      "source": "table",
      "content": [
        [
          "Register"
        ],
        [
          "Function\nOperand\nData\nNotes"
        ],
        [
          "Type"
        ],
        [
          "Read \n0B: Normal Mode (Default)"
        ],
        [
          "R/W\nOP[0]"
        ],
        [
          "1B: Read Preamble Training\nPreamble Training"
        ],
        [
          "Write \n0B: Normal Mode (Default)"
        ],
        [
          "R/W\nOP[1]\n1,2,3"
        ],
        [
          "1B: Write Leveling\nLeveling"
        ],
        [
          "0B: 2N Mode (Default)"
        ],
        [
          "2N Mode\nR\nOP[2]\n4"
        ],
        [
          "1B: 1N Mode"
        ],
        [
          "0B: Disable (Default)"
        ],
        [
          "Max Power Saving Mode\nR/W\nOP[3]"
        ],
        [
          "1B: Enable"
        ],
        [
          "0B: Only Multiple cycles of CS assertion"
        ],
        [
          "supported for MPC, VrefCA and VrefCS"
        ],
        [
          "CS Assertion Duration"
        ],
        [
          "R/W\nOP[4]\ncommands (Default)"
        ],
        [
          "(MPC)"
        ],
        [
          "1B: Only a single cycle of CS assertion supported"
        ],
        [
          "for MPC, VrefCA and VrefCS commands"
        ],
        [
          "0B: Disable (Default)\nDevice 15 Maximum Power"
        ],
        [
          "R/W\nOP[5]"
        ],
        [
          "Savings Mode\n1B: Enable"
        ],
        [
          "Reserved\nReserved\nOP[6]\n    Reserved"
        ],
        [
          "0B: Disable"
        ],
        [
          "Internal Write Timing\nR/W\nOP[7]\n5"
        ],
        [
          "1B: Enable"
        ],
        [
          "NOTE 1\nTo enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 59,
      "source": "table",
      "content": [
        [
          "",
          "1B: Enable"
        ],
        [
          "",
          "Reserved\nReserved\nOP[6]\n    Reserved"
        ],
        [
          "",
          "0B: Disable"
        ],
        [
          "Internal Write Timing",
          "R/W\nOP[7]\n5"
        ],
        [
          "",
          "1B: Enable"
        ],
        [
          "NOTE 1",
          "To enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0"
        ],
        [
          "",
          "External WL Training) and when Internal Write Timing = 1 (Internal WL Training)."
        ],
        [
          "NOTE 2",
          "To exit WL Training Mode the MR field must be programmed to 0."
        ],
        [
          "NOTE 3 MRR’s are not supported during Write Leveling.",
          ""
        ],
        [
          "NOTE 4",
          "This mode register is programmed via an explicit MPC command only."
        ],
        [
          "NOTE 5",
          "This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is"
        ],
        [
          "",
          "enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL"
        ],
        [
          "",
          "Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of"
        ],
        [
          "",
          "the write timings"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.33915870608199
      }
    },
    {
      "page": 60,
      "source": "table",
      "content": [
        [
          "Table 32 — MR3 Register Definition"
        ],
        [
          "Register"
        ],
        [
          "Function\nOperand\nData\nNotes"
        ],
        [
          "Type"
        ],
        [
          "0000B: 0 tCK (Default)"
        ],
        [
          "0001B: -1 tCK"
        ],
        [
          "0010B: -2 tCK"
        ],
        [
          "0011B: -3 tCK"
        ],
        [
          "0100B: -4 tCK"
        ],
        [
          "0101B: -5 tCK"
        ],
        [
          "Write Leveling"
        ],
        [
          "0110B: -6 tCK"
        ],
        [
          "Internal Cycle \nR/W\nOP[3:0]\n1,2,3,5"
        ],
        [
          "(Optional OPcode: 0111B through 1111B)"
        ],
        [
          "Alignment - Lower Byte"
        ],
        [
          "0111B: -7 tCK"
        ],
        [
          "1000B: -8 tCK"
        ],
        [
          "..."
        ],
        [
          "1110B: -14 tCK"
        ],
        [
          "1111B: -15 tCK"
        ],
        [
          "0000B: 0 tCK (Default)"
        ],
        [
          "0001B: -1 tCK"
        ],
        [
          "0010B: -2 tCK"
        ],
        [
          "0011B: -3 tCK"
        ],
        [
          "0100B: -4 tCK"
        ],
        [
          "Write Leveling"
        ],
        [
          "0101B: -5 tCK"
        ],
        [
          "Internal Cycle \nR/W\nOP[7:4]\n1,2,4,5\n0110B: -6 tCK"
        ],
        [
          "Alignment - Upper Byte\n(Optional OPcode: 0111B through 1111B)"
        ],
        [
          "0111B: -7 tCK"
        ],
        [
          "1000B: -8 tCK"
        ],
        [
          "..."
        ],
        [
          "1110B: -14 tCK"
        ],
        [
          "1111B: -15 tCK"
        ],
        [
          "NOTE 1\nThis is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is"
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999993
      }
    },
    {
      "page": 60,
      "source": "table",
      "content": [
        [
          "",
          "1000B: -8 tCK"
        ],
        [
          "",
          "..."
        ],
        [
          "",
          "1110B: -14 tCK"
        ],
        [
          "",
          "1111B: -15 tCK"
        ],
        [
          "NOTE 1",
          "This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is"
        ],
        [
          "",
          "enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns within tDQS2CK of the external WL"
        ],
        [
          "",
          "Trained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of"
        ],
        [
          "",
          "the write timings."
        ],
        [
          "NOTE 2",
          "The DRAM implementation may optionally have the same behavior when the Internal Write Timing is enabled vs disabled. This would"
        ],
        [
          "",
          "mean that the CK and DQS timing paths remain matched internally. The WL Internal Cycle Alignment setting must still support pulling"
        ],
        [
          "",
          "the Internal WL Pulse earlier so that the same WL Training Flow will produce the correct result."
        ],
        [
          "NOTE 3",
          "Lower Byte WL Internal Cycle Alignment is intended for x4, x8, and x16 configurations."
        ],
        [
          "NOTE 4",
          "Upper Byte WL Internal Cycle Alignment is intended for x16 configuration only."
        ],
        [
          "NOTE 5",
          "Optional OPcode may be needed for certain speed bins."
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 61,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 34 — MR4 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: tREFI x1 (1x Refresh Rate), <80°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal",
          "1,2,3,4,5,"
        ],
        [
          "Refresh Rate",
          "R",
          "OP[2:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "6,7"
        ],
        [
          "",
          "",
          "",
          "100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: tREFI /2 (2x Refresh Rate), >95°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "DRAM Status Read (SR):",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Not implemented (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Implemented",
          ""
        ],
        [
          "Refresh Interval Rate",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "SR/W",
          "OP[3]",
          "",
          ""
        ],
        [
          "Indicator",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Host Write (W):",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disabled (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enabled",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Normal Refresh Mode (tRFC1)",
          ""
        ],
        [
          "Refresh tRFC Mode",
          "R/W",
          "OP[4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Fine Granularity Refresh Mode (tRFC2)",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[6:5]",
          "RFU",
          ""
        ],
        [
          "TUF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: No change in OP[3:1] since last MR4 read (default)",
          ""
        ],
        [
          "(Temperature Update",
          "R",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Change in OP[3:1] since last MR4 read",
          ""
        ],
        [
          "Flag)",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.46111299425382
      }
    },
    {
      "page": 61,
      "source": "table",
      "content": [
        [
          "",
          "TUF"
        ],
        [
          "",
          "0B: No change in OP[3:1] since last MR4 read (default)"
        ],
        [
          "(Temperature Update",
          "R\nOP[7]"
        ],
        [
          "",
          "1B: Change in OP[3:1] since last MR4 read"
        ],
        [
          "",
          "Flag)"
        ],
        [
          "NOTE 1",
          "The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range."
        ],
        [
          "",
          "The five ranges defined by OP[2:0] are determined by four temperature thresholds."
        ],
        [
          "NOTE 2",
          "The four temperature thresholds are nominally at 80°C, 85°C, 90°C and 95°C. The 85°C and 95°C thresholds have a specified"
        ],
        [
          "",
          "minimum temperature value, but the maximum temperature value is not specified."
        ],
        [
          "NOTE 3",
          "DRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that"
        ],
        [
          "",
          "their device will work at any temperature within the range using the refresh interval requested by their device."
        ],
        [
          "NOTE 4",
          "The 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2°C (Temperature Margin) since"
        ],
        [
          "",
          "the first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B."
        ],
        [
          "NOTE 5",
          "The device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2°C (Temperature Margin) since"
        ],
        [
          "",
          "the first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary"
        ],
        [
          "",
          "condition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of"
        ],
        [
          "",
          "nearby devices."
        ],
        [
          "NOTE 6",
          "OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te)."
        ],
        [
          "NOTE 7",
          "See Section 4.14 for information on the recommended frequency of reading MR4"
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 97.73889194970181
      }
    },
    {
      "page": 62,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          ""
        ],
        [
          "Data",
          "",
          "",
          ""
        ],
        [
          "Output",
          "W",
          "OP[0]",
          "0B: Normal Operation (Default)"
        ],
        [
          "Disable",
          "",
          "",
          "1B: Outputs Disabled"
        ],
        [
          "",
          "",
          "",
          "00B: RZQ/7 (34)"
        ],
        [
          "Pull-up",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "01B: RZQ/6 (40)"
        ],
        [
          "Output Driver",
          "R/W",
          "OP[2:1]",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: RZQ/5 (48)"
        ],
        [
          "Impedance",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: RFU"
        ],
        [
          "Package Output Driver",
          "",
          "",
          ""
        ],
        [
          "",
          "R",
          "OP[3]",
          "0B: Function Not Supported"
        ],
        [
          "Test Mode Supported",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Function Supported"
        ],
        [
          "",
          "",
          "",
          "0B: Disable (Default)"
        ],
        [
          "TDQS Enable",
          "R/W",
          "OP[4]",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enable"
        ],
        [
          "",
          "",
          "",
          "0B: Disable (Default)"
        ],
        [
          "DM Enable",
          "R/W",
          "OP[5]",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enable"
        ],
        [
          "",
          "",
          "",
          "00B: RZQ/7 (34)"
        ],
        [
          "Pull-Down",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "01B: RZQ/6 (40)"
        ],
        [
          "Output Driver",
          "R/W",
          "OP[7:6]",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: RZQ/5 (48)"
        ],
        [
          "Impedance",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: RFU"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 100.00000000000004
      }
    },
    {
      "page": 63,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 38 — MR6 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0000B: 48nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0001B: 54nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0010B: 60nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0011B: 66nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0100B: 72nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0101B: 78nCK",
          "",
          ""
        ],
        [
          "",
          "Write Recovery Time",
          "R/W",
          "OP[3:0]",
          "0110B: 84nCK",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "",
          "0111B: 90nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1000B: 96nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1001B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1010B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1011B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "All other encodings reserved",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0000B: 12nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0001B: 14nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0010B: 15nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0011B: 17nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0100B: 18nCK",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "R/W",
          "OP[7:4]",
          "",
          "",
          "2"
        ],
        [
          "",
          "",
          "",
          "",
          "0101B: 20nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0110B: 21nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0111B: 23nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1000B: 24nCK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "All other encodings reserved",
          "",
          ""
        ],
        [
          "NOTE 1",
          "",
          "tWR is currently defined as 30ns across all bins, this table will convert that value into nCK configuration options",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 93.7399002250474
      }
    },
    {
      "page": 64,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 40 — MR8 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: 1 tCK - 10 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: 2 tCK - 0010 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: 2 tCK - 1110 Pattern (DDR4 Style)",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: 3 tCK - 000010 Pattern",
          ""
        ],
        [
          "Read Preamble Settings",
          "R/W",
          "OP[2:0]",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: 4 tCK - 00001010 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "01B: 2 tCK - 0010 Pattern (Default)",
          ""
        ],
        [
          "Write Preamble Settings",
          "R/W",
          "OP[4:3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: 3 tCK - 000010 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: 4 tCK - 00001010 Pattern",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[5]",
          "RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: 0.5 tCK - 0 Pattern",
          ""
        ],
        [
          "Read Postamble Settings",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: 1.5 tCK - 010 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: 0.5 tCK - 0 Pattern",
          ""
        ],
        [
          "Write Postamble Settings",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: 1.5 tCK - 000 Pattern",
          ""
        ],
        [
          "NOTE 1",
          "Please refer to Section 4.4.1 for details on the Read Preamble modes and patterns.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 88.2640257384959
      }
    },
    {
      "page": 65,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 45 — VrefDQ Setting Range",
          "",
          ""
        ],
        [
          "Function",
          "Operand",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0000 0000B: 97.5% 0001 1011B: 84.0%",
          "0011 0110B: 70.5%",
          "0101 0001B: 57.0%",
          "0110 1100B: 43.5%"
        ],
        [
          "",
          "",
          "0000 0001B: 97.0% 0001 1100B: 83.5%",
          "0011 0111B: 70.0%",
          "0101 0010B: 56.5%",
          "0110 1101B: 43.0%"
        ],
        [
          "",
          "",
          "0000 0010B: 96.5% 0001 1101B: 83.0%",
          "0011 1000B: 69.5%",
          "0101 0011B: 56.0%",
          "0110 1110B: 42.5%"
        ],
        [
          "",
          "",
          "0000 0011B: 96.0%\n0001 1110B: 82.5%",
          "0011 1001B: 69.0%",
          "0101 0100B: 55.5%",
          "0110 1111B: 42.0%"
        ],
        [
          "",
          "",
          "0000 0100B: 95.5%\n0001 1111B: 82.0%",
          "0011 1010B: 68.5%",
          "0101 0101B: 55.0%",
          "0111 0000B: 41.5%"
        ],
        [
          "",
          "",
          "0000 0101B: 95.0% 0010 0000B: 81.5%",
          "0011 1011B: 68.0%",
          "0101 0110B: 54.5%",
          "0111 0001B: 41.0%"
        ],
        [
          "",
          "",
          "0000 0110B: 94.5% 0010 0001B: 81.0%",
          "0011 1100B: 67.5%",
          "0101 0111B: 54.0%",
          "0111 0010B: 40.5%"
        ],
        [
          "",
          "",
          "0000 0111B: 94.0%\n0010 0010B: 80.5%",
          "0011 1101B: 67.0%",
          "0101 1000B: 53.5%",
          "0111 0011B: 40.0%"
        ],
        [
          "",
          "",
          "0000 1000B: 93.5% 0010 0011B: 80.0%",
          "0011 1110B: 66.5%",
          "0101 1001B: 53.0%",
          "0111 0100B: 39.5%"
        ],
        [
          "",
          "",
          "0000 1001B: 93.0% 0010 0100B: 79.5%",
          "0011 1111B: 66.0%",
          "0101 1010B: 52.5%",
          "0111 0101B: 39.0%"
        ],
        [
          "",
          "",
          "0000 1010B: 92.5% 0010 0101B: 79.0%",
          "0100 0000B: 65.5%",
          "0101 1011B: 52.0%",
          "0111 0110B: 38.5%"
        ],
        [
          "",
          "",
          "0000 1011B: 92.0%\n0010 0110B: 78.5%",
          "0100 0001B: 65.0%",
          "0101 1100B: 51.5%",
          "0111 0111B: 38.0%"
        ],
        [
          "",
          "",
          "0000 1100B: 91.5%\n0010 0111B: 78.0%",
          "0100 0010B: 64.5%",
          "0101 1101B: 51.0%",
          "0111 1000B: 37.5%"
        ],
        [
          "VrefDQ Cal",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Value for",
          "OP",
          "0000 1101B: 91.0% 0010 1000B: 77.5%",
          "0100 0011B: 64.0%",
          "0101 1110B: 50.5%",
          "0111 1001B: 37.0%"
        ],
        [
          "MR10",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0000 1110B: 90.5%\n0010 1001B: 77.0%",
          "0100 0100B: 63.5%",
          "0101 1111B: 50.0%",
          "0111 1010B: 36.5%"
        ],
        [
          "",
          "",
          "0000 1111B: 90.0%\n0010 1010B: 76.5%",
          "0100 0101B: 63.0%",
          "0110 0000B: 49.5%",
          "0111 1011B: 36.0%"
        ],
        [
          "",
          "",
          "0001 0000B: 89.5% 0010 1011B: 76.0%",
          "0100 0110B: 62.5%",
          "0110 0001B: 49.0%",
          "0111 1100B: 35.5%"
        ],
        [
          "",
          "",
          "0001 0001B: 89.0% 0010 1100B: 75.5%",
          "0100 0111B: 62.0%",
          "0110 0010B: 48.5%",
          "0111 1101B: 35.0%"
        ],
        [
          "",
          "",
          "0001 0010B: 88.5% 0010 1101B: 75.0%",
          "0100 1000B: 61.5%",
          "0110 0011B: 48.0%",
          ""
        ],
        [
          "",
          "",
          "0001 0011B: 88.0%\n0010 1110B: 74.5%",
          "0100 1001B: 61.0%",
          "0110 0100B: 47.5%",
          ""
        ],
        [
          "",
          "",
          "0001 0100B: 87.5%\n0010 1111B: 74.0%",
          "0100 1010B: 60.5%",
          "0110 0101B: 47.0%",
          ""
        ],
        [
          "",
          "",
          "0001 0101B: 87.0% 0011 0000B: 73.5%",
          "0100 1011B: 60.0%",
          "0110 0110B: 46.5%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All Others:"
        ],
        [
          "",
          "",
          "0001 0110B: 86.5%\n0011 0001B: 73.0%",
          "0100 1100B: 59.5%",
          "0110 0111B: 46.0%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Reserved"
        ],
        [
          "",
          "",
          "0001 0111B: 86.0%\n0011 0010B: 72.5%",
          "0100 1101B: 59.0%",
          "0110 1000B: 45.5%",
          ""
        ],
        [
          "",
          "",
          "0001 1000B: 85.5%\n0011 0011B: 72.0%",
          "0100 1110B: 58.5%",
          "0110 1001B: 45.0%",
          ""
        ],
        [
          "",
          "",
          "0001 1001B: 85.0% 0011 0100B: 71.5%",
          "0100 1111B: 58.0%",
          "0110 1010B: 44.5%",
          ""
        ],
        [
          "",
          "",
          "0001 1010B: 84.5% 0011 0101B: 71.0%",
          "0101 0000B: 57.5%",
          "0110 1011B: 44.0%",
          ""
        ]
      ],
      "meta": {
        "rows": 33,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.52867937655513
      }
    },
    {
      "page": 66,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 48 — VrefCA Setting Range",
          "",
          ""
        ],
        [
          "Function",
          "Operand",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0000 0000B: 97.5% 0001 1011B: 84.0%",
          "0011 0110B: 70.5%",
          "0101 0001B: 57.0%",
          "0110 1100B: 43.5%"
        ],
        [
          "",
          "",
          "0000 0001B: 97.0% 0001 1100B: 83.5%",
          "0011 0111B: 70.0%",
          "0101 0010B: 56.5%",
          "0110 1101B: 43.0%"
        ],
        [
          "",
          "",
          "0000 0010B: 96.5% 0001 1101B: 83.0%",
          "0011 1000B: 69.5%",
          "0101 0011B: 56.0%",
          "0110 1110B: 42.5%"
        ],
        [
          "",
          "",
          "0000 0011B: 96.0% 0001 1110B: 82.5%",
          "0011 1001B: 69.0%",
          "0101 0100B: 55.5%",
          "0110 1111B: 42.0%"
        ],
        [
          "",
          "",
          "0000 0100B: 95.5% 0001 1111B: 82.0%",
          "0011 1010B: 68.5%",
          "0101 0101B: 55.0%",
          "0111 0000B: 41.5%"
        ],
        [
          "",
          "",
          "0000 0101B: 95.0% 0010 0000B: 81.5%",
          "0011 1011B: 68.0%",
          "0101 0110B: 54.5%",
          "0111 0001B: 41.0%"
        ],
        [
          "",
          "",
          "0000 0110B: 94.5% 0010 0001B: 81.0%",
          "0011 1100B: 67.5%",
          "0101 0111B: 54.0%",
          "0111 0010B: 40.5%"
        ],
        [
          "",
          "",
          "0000 0111B: 94.0% 0010 0010B: 80.5%",
          "0011 1101B: 67.0%",
          "0101 1000B: 53.5%",
          "0111 0011B: 40.0%"
        ],
        [
          "",
          "",
          "0000 1000B: 93.5% 0010 0011B: 80.0%",
          "0011 1110B: 66.5%",
          "0101 1001B: 53.0%",
          "0111 0100B: 39.5%"
        ],
        [
          "",
          "",
          "0000 1001B: 93.0% 0010 0100B: 79.5%",
          "0011 1111B: 66.0%",
          "0101 1010B: 52.5%",
          "0111 0101B: 39.0%"
        ],
        [
          "",
          "",
          "0000 1010B: 92.5% 0010 0101B: 79.0%",
          "0100 0000B: 65.5%",
          "0101 1011B: 52.0%",
          "0111 0110B: 38.5%"
        ],
        [
          "",
          "",
          "0000 1011B: 92.0% 0010 0110B: 78.5%",
          "0100 0001B: 65.0%",
          "0101 1100B: 51.5%",
          "0111 0111B: 38.0%"
        ],
        [
          "",
          "",
          "0000 1100B: 91.5% 0010 0111B: 78.0%",
          "0100 0010B: 64.5%",
          "0101 1101B: 51.0%",
          "0111 1000B: 37.5%"
        ],
        [
          "VrefCA Cal",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Value for",
          "OP",
          "0000 1101B: 91.0% 0010 1000B: 77.5%",
          "0100 0011B: 64.0%",
          "0101 1110B: 50.5%",
          "0111 1001B: 37.0%"
        ],
        [
          "MR11",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0000 1110B: 90.5% 0010 1001B: 77.0%",
          "0100 0100B: 63.5%",
          "0101 1111B: 50.0%",
          "0111 1010B: 36.5%"
        ],
        [
          "",
          "",
          "0000 1111B: 90.0% 0010 1010B: 76.5%",
          "0100 0101B: 63.0%",
          "0110 0000B: 49.5%",
          "0111 1011B: 36.0%"
        ],
        [
          "",
          "",
          "0001 0000B: 89.5% 0010 1011B: 76.0%",
          "0100 0110B: 62.5%",
          "0110 0001B: 49.0%",
          "0111 1100B: 35.5%"
        ],
        [
          "",
          "",
          "0001 0001B: 89.0% 0010 1100B: 75.5%",
          "0100 0111B: 62.0%",
          "0110 0010B: 48.5%",
          "0111 1101B: 35.0%"
        ],
        [
          "",
          "",
          "0001 0010B: 88.5% 0010 1101B: 75.0%",
          "0100 1000B: 61.5%",
          "0110 0011B: 48.0%",
          ""
        ],
        [
          "",
          "",
          "0001 0011B: 88.0% 0010 1110B: 74.5%",
          "0100 1001B: 61.0%",
          "0110 0100B: 47.5%",
          ""
        ],
        [
          "",
          "",
          "0001 0100B: 87.5% 0010 1111B: 74.0%",
          "0100 1010B: 60.5%",
          "0110 0101B: 47.0%",
          ""
        ],
        [
          "",
          "",
          "0001 0101B: 87.0% 0011 0000B: 73.5%",
          "0100 1011B: 60.0%",
          "0110 0110B: 46.5%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All Others:"
        ],
        [
          "",
          "",
          "0001 0110B: 86.5% 0011 0001B: 73.0%",
          "0100 1100B: 59.5%",
          "0110 0111B: 46.0%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Reserved"
        ],
        [
          "",
          "",
          "0001 0111B: 86.0% 0011 0010B: 72.5%",
          "0100 1101B: 59.0%",
          "0110 1000B: 45.5%",
          ""
        ],
        [
          "",
          "",
          "0001 1000B: 85.5% 0011 0011B: 72.0%",
          "0100 1110B: 58.5%",
          "0110 1001B: 45.0%",
          ""
        ],
        [
          "",
          "",
          "0001 1001B: 85.0% 0011 0100B: 71.5%",
          "0100 1111B: 58.0%",
          "0110 1010B: 44.5%",
          ""
        ],
        [
          "",
          "",
          "0001 1010B: 84.5% 0011 0101B: 71.0%",
          "0101 0000B: 57.5%",
          "0110 1011B: 44.0%",
          ""
        ]
      ],
      "meta": {
        "rows": 33,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.47702465329502
      }
    },
    {
      "page": 67,
      "source": "table",
      "content": [
        [
          "Function",
          "Operand",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1000 0000B: 97.5% 1001 1011B: 84.0%",
          "1011 0110B: 70.5%",
          "1101 0001B: 57.0%",
          "1110 1100B: 43.5%"
        ],
        [
          "",
          "",
          "1000 0001B: 97.0% 1001 1100B: 83.5%",
          "1011 0111B: 70.0%",
          "1101 0010B: 56.5%",
          "1110 1101B: 43.0%"
        ],
        [
          "",
          "",
          "1000 0010B: 96.5% 1001 1101B: 83.0%",
          "1011 1000B: 69.5%",
          "1101 0011B: 56.0%",
          "1110 1110B: 42.5%"
        ],
        [
          "",
          "",
          "1000 0011B: 96.0% 1001 1110B: 82.5%",
          "1011 1001B: 69.0%",
          "1101 0100B: 55.5%",
          "1110 1111B: 42.0%"
        ],
        [
          "",
          "",
          "1000 0100B: 95.5% 1001 1111B: 82.0%",
          "1011 1010B: 68.5%",
          "1101 0101B: 55.0%",
          "1111 0000B: 41.5%"
        ],
        [
          "",
          "",
          "1000 0101B: 95.0% 1010 0000B: 81.5%",
          "1011 1011B: 68.0%",
          "1101 0110B: 54.5%",
          "1111 0001B: 41.0%"
        ],
        [
          "",
          "",
          "1000 0110B: 94.5% 1010 0001B: 81.0%",
          "1011 1100B: 67.5%",
          "1101 0111B: 54.0%",
          "1111 0010B: 40.5%"
        ],
        [
          "",
          "",
          "1000 0111B: 94.0% 1010 0010B: 80.5%",
          "1011 1101B: 67.0%",
          "1101 1000B: 53.5%",
          "1111 0011B: 40.0%"
        ],
        [
          "",
          "",
          "1000 1000B: 93.5% 1010 0011B: 80.0%",
          "1011 1110B: 66.5%",
          "1101 1001B: 53.0%",
          "1111 0100B: 39.5%"
        ],
        [
          "",
          "",
          "1000 1001B: 93.0% 1010 0100B: 79.5%",
          "1011 1111B: 66.0%",
          "1101 1010B: 52.5%",
          "1111 0101B: 39.0%"
        ],
        [
          "",
          "",
          "1000 1010B: 92.5% 1010 0101B: 79.0% 1100 0000B: 65.5%",
          "",
          "1101 1011B: 52.0%",
          "1111 0110B: 38.5%"
        ],
        [
          "",
          "",
          "1000 1011B: 92.0% 1010 0110B: 78.5%",
          "1100 0001B: 65.0%",
          "1101 1100B: 51.5%",
          "1111 0111B: 38.0%"
        ],
        [
          "",
          "",
          "1000 1100B: 91.5% 1010 0111B: 78.0%",
          "1100 0010B: 64.5%",
          "1101 1101B: 51.0%",
          "1111 1000B: 37.5%"
        ],
        [
          "VrefCS Cal",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Value for",
          "OP",
          "1000 1101B: 91.0% 1010 1000B: 77.5%",
          "1100 0011B: 64.0%",
          "1101 1110B: 50.5%",
          "1111 1001B: 37.0%"
        ],
        [
          "MR12",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1000 1110B: 90.5% 1010 1001B: 77.0% 1100 0100B: 63.5%",
          "",
          "1101 1111B: 50.0%",
          "1111 1010B: 36.5%"
        ],
        [
          "",
          "",
          "1000 1111B: 90.0% 1010 1010B: 76.5% 1100 0101B: 63.0%",
          "",
          "1110 0000B: 49.5%",
          "1111 1011B: 36.0%"
        ],
        [
          "",
          "",
          "1001 0000B: 89.5% 1010 1011B: 76.0%",
          "1100 0110B: 62.5%",
          "1110 0001B: 49.0%",
          "1111 1100B: 35.5%"
        ],
        [
          "",
          "",
          "1001 0001B: 89.0% 1010 1100B: 75.5%",
          "1100 0111B: 62.0%",
          "1110 0010B: 48.5%",
          "1111 1101B: 35.0%"
        ],
        [
          "",
          "",
          "1001 0010B: 88.5% 1010 1101B: 75.0%",
          "1100 1000B: 61.5%",
          "1110 0011B: 48.0%",
          ""
        ],
        [
          "",
          "",
          "1001 0011B: 88.0% 1010 1110B: 74.5%",
          "1100 1001B: 61.0%",
          "1110 0100B: 47.5%",
          ""
        ],
        [
          "",
          "",
          "1001 0100B: 87.5% 1010 1111B: 74.0%",
          "1100 1010B: 60.5%",
          "1110 0101B: 47.0%",
          ""
        ],
        [
          "",
          "",
          "1001 0101B: 87.0% 1011 0000B: 73.5%",
          "1100 1011B: 60.0%",
          "1110 0110B: 46.5%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All Others:"
        ],
        [
          "",
          "",
          "1001 0110B: 86.5% 1011 0001B: 73.0%",
          "1100 1100B: 59.5%",
          "1110 0111B: 46.0%",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Reserved"
        ],
        [
          "",
          "",
          "1001 0111B: 86.0% 1011 0010B: 72.5%",
          "1100 1101B: 59.0%",
          "1110 1000B: 45.5%",
          ""
        ],
        [
          "",
          "",
          "1001 1000B: 85.5% 1011 0011B: 72.0%",
          "1100 1110B: 58.5%",
          "1110 1001B: 45.0%",
          ""
        ],
        [
          "",
          "",
          "1001 1001B: 85.0% 1011 0100B: 71.5%",
          "1100 1111B: 58.0%",
          "1110 1010B: 44.5%",
          ""
        ],
        [
          "",
          "",
          "1001 1010B: 84.5% 1011 0101B: 71.0%",
          "1101 0000B: 57.5%",
          "1110 1011B: 44.0%",
          ""
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.04253287109898
      }
    },
    {
      "page": 68,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L.min",
          "tCCD_L_WR.min",
          "tDLLK.min",
          "",
          ""
        ],
        [
          "Function",
          "OP[3:0]",
          "",
          "",
          "",
          "Details",
          "Notes"
        ],
        [
          "",
          "",
          "(nCK)",
          "(nCK)",
          "(nCK)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "2000Mbps< Data Rate ≤ 2100Mbps &",
          ""
        ],
        [
          "",
          "0000",
          "8",
          "32",
          "1024",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Data Rate = 3200Mbps",
          ""
        ],
        [
          "",
          "0001",
          "9",
          "36",
          "1024",
          "3200Mbps< Data Rate ≤ 3600Mbps",
          ""
        ],
        [
          "",
          "0010",
          "10",
          "40",
          "1280",
          "3600Mbps< Data Rate ≤ 4000Mbps",
          ""
        ],
        [
          "",
          "0011",
          "11",
          "44",
          "1280",
          "4000Mbps< Data Rate ≤ 4400Mbps",
          ""
        ],
        [
          "",
          "0100",
          "12",
          "48",
          "1536",
          "4400Mbps< Data Rate ≤ 4800Mbps",
          ""
        ],
        [
          "tCCD_L /",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tDLLK",
          "0101",
          "13",
          "52",
          "1536",
          "4800Mbps< Data Rate ≤ 5200Mbps",
          "1"
        ],
        [
          "",
          "0110",
          "14",
          "56",
          "1792",
          "5200Mbps< Data Rate ≤ 5600Mbps",
          ""
        ],
        [
          "",
          "0111",
          "15",
          "60",
          "1792",
          "5600Mbps< Data Rate ≤ 6000Mbps",
          ""
        ],
        [
          "",
          "1000",
          "16",
          "64",
          "2048",
          "6000Mbps< Data Rate ≤ 6400Mbps",
          ""
        ],
        [
          "",
          "1001",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "...",
          "",
          "",
          "All other encodings Reserved",
          "",
          ""
        ],
        [
          "",
          "1111",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "tCCD_L /tCCD_L_WR/tDLLK should be programmed according to the value defined in the AC parametric tables, 520 through 522,",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 96.71571286975104
      }
    },
    {
      "page": 69,
      "source": "table",
      "content": [
        [
          "",
          "Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 55 — MR14 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "ECS Error Register Index",
          "R/W",
          "OP[3:0]",
          "CID[3:0]",
          "",
          "1,2,3,4"
        ],
        [
          "RFU",
          "RFU",
          "OP[4]",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: ECS counts Rows with errors",
          ""
        ],
        [
          "Code Word/Row Count",
          "R/W",
          "OP[5]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "",
          "1B: ECS counts Code words with errors",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Normal (Default)",
          "",
          ""
        ],
        [
          "ECS Reset Counter",
          "W",
          "OP[6]",
          "",
          "",
          "1,4"
        ],
        [
          "",
          "",
          "",
          "1B: Reset ECC Counter",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: Manual ECS Mode Disabled (Default)",
          ""
        ],
        [
          "ECS Mode",
          "R/W",
          "OP[7]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: Manual ECS Mode Enabled",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 90.67058860323716
      }
    },
    {
      "page": 70,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: 4"
        ],
        [
          "",
          "",
          "",
          "001B: 16"
        ],
        [
          "",
          "",
          "",
          "010B: 64"
        ],
        [
          "ECS Error Threshold",
          "",
          "",
          "011B: 256 (Default)"
        ],
        [
          "",
          "R/W",
          "OP[2:0]",
          ""
        ],
        [
          "Count (ETC)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: 1024"
        ],
        [
          "",
          "",
          "",
          "101B: 4096"
        ],
        [
          "",
          "",
          "",
          "110B: RFU"
        ],
        [
          "",
          "",
          "",
          "111B: RFU"
        ],
        [
          "",
          "",
          "",
          "0B: Automatic ECS disabled in Self-Refresh in"
        ],
        [
          "Automatic ECS in Self",
          "",
          "",
          "Manual ECS mode (default)"
        ],
        [
          "",
          "W",
          "OP[3]",
          ""
        ],
        [
          "Refresh",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Automatic ECS enabled in Self-Refresh in"
        ],
        [
          "",
          "",
          "",
          "Manual ECS mode"
        ],
        [
          "RFU",
          "R/W",
          "OP[7:4]",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 70,
      "source": "table",
      "content": [
        [
          "",
          "Manual ECS mode"
        ],
        [
          "",
          "RFU\nR/W\nOP[7:4]\nRFU"
        ],
        [
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data."
        ],
        [
          "NOTE 2",
          "DDR5 performs Automatic ECS operation while in Self-Refresh mode either by enabling MR15:OP[3]=1B (Automatic ECS in Self-"
        ],
        [
          "",
          "Refresh enable) or disabling MR14:OP[7]=0B (Automatic ECS mode enable)."
        ],
        [
          "NOTE 3",
          "If the Automatic ECS in Self-Refresh is enabled, transparency mode-registers updated cannot be controlled by the number of Manual"
        ],
        [
          "",
          "ECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation"
        ],
        [
          "",
          "in Self-Refresh mode."
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.32964629267141
      }
    },
    {
      "page": 71,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 43"
        ],
        [
          "3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 58 — MR16 Register Information",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "R7",
          "",
          "R6",
          "",
          "R5",
          "R4",
          "R3",
          "R2",
          "R1",
          "R0"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 59 — MR16 Register Definition",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "Operand",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Max Row Error Address",
          "",
          "",
          "",
          "",
          "",
          "Contains 8 bits of the row address with the",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R",
          "",
          "OP[7:0]",
          "",
          "",
          "",
          "1"
        ],
        [
          "",
          "R[7:0]",
          "",
          "",
          "",
          "",
          "highest error count",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "3.5.19   MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 60 — MR17 Register Information",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "R15",
          "",
          "R14",
          "",
          "R13",
          "R12",
          "R11",
          "R10",
          "R9",
          "R8"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 61 — MR17 Register Definition",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "Operand",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Max Row Error Address",
          "",
          "",
          "",
          "",
          "",
          "Contains 8 bits of the row address with the",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R",
          "",
          "OP[7:0]",
          "",
          "",
          "",
          "1"
        ],
        [
          "",
          "R[15:8]",
          "",
          "",
          "",
          "",
          "highest error count",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "3.5.20   MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 62 — MR18 Register Information",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "RFU",
          "",
          "BG2",
          "",
          "BG1",
          "BG0",
          "BA1",
          "BA0",
          "R17",
          "R16"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 63 — MR18 Register Definition",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "Operand",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Max Row Error Address",
          "",
          "",
          "",
          "",
          "",
          "Contains 8 bits of the row address with the",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R",
          "",
          "OP[7:0]",
          "",
          "",
          "",
          "1"
        ],
        [
          "",
          "BG[2:0],BA[1,0], R[17,16]",
          "",
          "",
          "",
          "",
          "highest error count",
          "",
          "",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "RFU",
          "",
          "OP[7]",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 80.80910082760288
      }
    },
    {
      "page": 72,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 44",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 64 — MR19 Register Information",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "RFU",
          "",
          "RFU",
          "",
          "REC5",
          "REC4",
          "REC3",
          "REC2",
          "REC1",
          "REC0"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 65 — MR19 Register Definition",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "Operand",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Max Row Error Count",
          "",
          "",
          "",
          "",
          "",
          "Contains number of errors within the row with the",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R",
          "",
          "OP[5:0]",
          "",
          "",
          "",
          "1"
        ],
        [
          "",
          "REC[5:0]",
          "",
          "",
          "",
          "",
          "most errors",
          "",
          "",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "RFU",
          "",
          "OP[7:6]",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "",
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "3.5.22   MR20 (MA [7:0] = 14H) - Error Count (EC)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 66 — MR20 Register Information",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "EC7",
          "",
          "EC6",
          "",
          "EC5",
          "EC4",
          "EC3",
          "EC2",
          "EC1",
          "EC0"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Table 67 — MR20 Register Definition",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "Operand",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Error Count EC[7:0]",
          "",
          "R",
          "",
          "OP[7:0]",
          "",
          "Contains the error count range data",
          "",
          "1"
        ],
        [
          "",
          "NOTE 1 MR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the MR14 through MR20 transparency data.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "3.5.23   MR21 (MA [7:0] = 15H) - RFU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "3.5.24   MR22 (MA [7:0] = 16H) - RFU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 79.6329791999749
      }
    },
    {
      "page": 73,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 69 — MR23 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disable",
          ""
        ],
        [
          "hPPR",
          "R/W",
          "OP[0]",
          "",
          ""
        ],
        [
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disable",
          ""
        ],
        [
          "sPPR",
          "R/W",
          "OP[1]",
          "",
          ""
        ],
        [
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:2]",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 88.65672054157726
      }
    },
    {
      "page": 74,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 73 — MR25 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "Read Training",
          "",
          "",
          "0B: Serial",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[0]",
          "",
          "",
          ""
        ],
        [
          "Pattern Format",
          "",
          "",
          "1B: LFSR",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: LFSR",
          "",
          ""
        ],
        [
          "LFSR0 Pattern Option",
          "R/W",
          "OP[1]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Clock",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: LFSR",
          "",
          ""
        ],
        [
          "LFSR1 Pattern Option",
          "R/W",
          "OP[2]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Clock",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: MRR command based (Default)",
          ""
        ],
        [
          "Continuous Burst Mode",
          "R/W",
          "OP[3]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Continuous Burst Output",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:4]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.12548239361882
      }
    },
    {
      "page": 74,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 75 — MR26 Register Information",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 0",
          "R/W",
          "OP[0]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 1",
          "R/W",
          "OP[1]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 2",
          "R/W",
          "OP[2]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 3",
          "R/W",
          "OP[3]",
          "UI<7:0> data for serial mode,",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1"
        ],
        [
          "Read Pattern / LFSR Seed UI 4",
          "R/W",
          "OP[4]",
          "LFSR0 seed for LFSR mode",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 5",
          "R/W",
          "OP[5]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 6",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 7",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The default value for the Read Training Pattern Data0/LFSR0 register setting is: 0x5A.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.28383791120221
      }
    },
    {
      "page": 75,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 77 — MR27 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 8",
          "R/W",
          "OP[0]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 9",
          "R/W",
          "OP[1]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 10",
          "R/W",
          "OP[2]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 11",
          "R/W",
          "OP[3]",
          "UI<15:8> data for serial mode,",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1"
        ],
        [
          "Read Pattern / LFSR Seed UI 12",
          "R/W",
          "OP[4]",
          "LFSR1 seed for LFSR mode",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 13",
          "R/W",
          "OP[5]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 14",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "Read Pattern / LFSR Seed UI 15",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The default value for the Read Training Pattern Data1/LFSR1 register setting is: 0x3C.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.26929328274936
      }
    },
    {
      "page": 76,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 79 — MR28 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL0 (DQ0)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[0]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL1 (DQ1)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[1]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL2 (DQ2)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[2]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL3 (DQ3)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[3]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "DQ Invert",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "DQL4 (DQ4)",
          "",
          ""
        ],
        [
          "(Lower DQ Bits)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[4]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL5 (DQ5)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[5]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL6 (DQ6)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQL7 (DQ7)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.17180866855658
      }
    },
    {
      "page": 77,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 81 — MR29 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU0 (DQ8)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[0]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU1 (DQ9)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[1]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU2 (DQ10)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[2]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU3 (DQ11",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[3]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "DQ Invert",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "1"
        ],
        [
          "(Upper DQ Bits)",
          "",
          "",
          "DQU4 (DQ12)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[4]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQLU5 (DQ13)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[5]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU6 (DQ14)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DQU7 (DQ15)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "0B: Normal",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Invert",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The default value for the Read Training Pattern Invert DQU7:0 (DQ15:8) register setting is: 0x00.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.11763009658618
      }
    },
    {
      "page": 78,
      "source": "table",
      "content": [
        [
          "Table 83 — MR30 Register Definition",
          ""
        ],
        [
          "Register",
          ""
        ],
        [
          "Function\nOperand\nData",
          "Notes"
        ],
        [
          "Type",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[0]",
          ""
        ],
        [
          "DQL0/DQU0\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[1]",
          ""
        ],
        [
          "DQL1/DQU1\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[2]",
          ""
        ],
        [
          "DQL2/DQU2\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[3]",
          ""
        ],
        [
          "DQL3/DQU3\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "",
          "1"
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[4]",
          ""
        ],
        [
          "DQL4/DQU4\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[5]",
          ""
        ],
        [
          "DQL5/DQU5\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[6]",
          ""
        ],
        [
          "DQL6/DQU6\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "LFSR Assignment\n0B: Read Pattern Data0/LFSR0",
          ""
        ],
        [
          "R/W\nOP[7]",
          ""
        ],
        [
          "DQL7/DQU7\n1B: Read Pattern Data1/LFSR1",
          ""
        ],
        [
          "NOTE 1\nThe default value for the Read LFSR Assignments register setting is: 0xFE.",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999991
      }
    },
    {
      "page": 79,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 87 — MR32 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF (Disable) Group A default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ/0.5 (480)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/1 (240)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/2 (120)",
          "",
          ""
        ],
        [
          "CK ODT",
          "R",
          "OP[2:0]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/3 (80)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/4 (60)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/6 (40) Group B default",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.00250465886977
      }
    },
    {
      "page": 80,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF (Disable) Group A default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ/0.5 (480)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/1 (240)",
          "",
          ""
        ],
        [
          "CA ODT",
          "R",
          "OP[2:0]",
          "011B: RZQ/2 (120)",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/3 (80) Group B default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/4 (60)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/6 (40)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ    (240)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/2 (120)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/3 (80)",
          "",
          ""
        ],
        [
          "DQS_RTT_PARK",
          "R",
          "OP[5:3]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.15109205163824
      }
    },
    {
      "page": 81,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 91 — MR34 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ    (240)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/2 (120)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/3 (80)",
          "",
          ""
        ],
        [
          "RTT_PARK",
          "R",
          "OP[2:0]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 96.85872105543376
      }
    },
    {
      "page": 81,
      "source": "table",
      "content": [
        [
          "RTT_PARK",
          "R",
          "OP[2:0]",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)"
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)"
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)"
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)"
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF"
        ],
        [
          "",
          "",
          "",
          "001B: RZQ    (240) default"
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/2 (120)"
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/3 (80)"
        ],
        [
          "RTT_WR",
          "R/W",
          "OP[5:3]",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)"
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)"
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)"
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)"
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 82,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 93 — MR35 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ    (240)",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/2 (120)",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/3 (80) default",
          ""
        ],
        [
          "RTT_NOM_WR",
          "R/W",
          "OP[2:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RZQ    (240)",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RZQ/2 (120)",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RZQ/3 (80) default",
          ""
        ],
        [
          "RTT_NOM_RD",
          "R/W",
          "OP[5:3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RZQ/4 (60)",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RZQ/6 (40)",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RZQ/7 (34)",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.89001807956923
      }
    },
    {
      "page": 82,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 95 — MR36 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RTT_OFF Default",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: RFU",
          "",
          ""
        ],
        [
          "RTT Loopback",
          "R/W",
          "OP[2:0]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RZQ/5 (48)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:3]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 96.33008908591651
      }
    },
    {
      "page": 83,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 55"
        ],
        [
          "3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset"
        ],
        [
          "This byte is setup to allow the host controller to push out or pull in the Write RTT enable time"
        ],
        [
          "(tODTLon_WR) or the Write RTT disable time (tODTLoff_WR) outside of the default setting. The default"
        ],
        [
          "state is based on internal DRAM design and is defined in Table 386 in the ODT Configuration section. The"
        ],
        [
          "DRAM is not responsible for inappropriate states set by the host controller using this register."
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 83,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: -4 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: -3 Clocks",
          ""
        ],
        [
          "ODTLon_WR_Offset",
          "R/W",
          "OP[2:0]",
          "011B: -2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: -1 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: +2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: +4 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: +3 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: +2 Clocks",
          ""
        ],
        [
          "ODTLoff_WR_Offset",
          "R/W",
          "OP[5:3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: -1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: -2 Clocks",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.88543684426196
      }
    },
    {
      "page": 84,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 56"
        ],
        [
          "3.5.40   MR38 (MA[7:0]=26H) - ODTL NT Write Control Offset"
        ],
        [
          "This byte is setup to allow the host controller to push out or pull in the Non-Target Write RTT enable time"
        ],
        [
          "(tODTLon_WR_NT) or the Non-Target Write RTT disable time (tODTLoff_WR_NT) outside of the"
        ],
        [
          "default setting. The default state is based on internal DRAM design and is defined in Table 386in the ODT"
        ],
        [
          "Configuration section. The DRAM is not responsible for inappropriate states set by the host controller"
        ],
        [
          "using this register."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 84,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: -4 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: -3 Clocks",
          ""
        ],
        [
          "ODTLon_WR_NT_Offset",
          "R/W",
          "OP[2:0]",
          "011B: -2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: -1 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: +2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: +4 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: +3 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: +2 Clocks",
          ""
        ],
        [
          "ODTLoff_WR_NT_Offset",
          "R/W",
          "OP[5:3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: -1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: -2 Clocks",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.88543684426196
      }
    },
    {
      "page": 85,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 57"
        ],
        [
          "3.5.41   MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset"
        ],
        [
          "This byte is setup to allow the host controller to push out or pull in the Non-Target Read RTT enable time"
        ],
        [
          "(tODTLon_RD_NT) or the Non-Target Read RTT disable time (tODTLoff_RD_NT) outside of the default"
        ],
        [
          "setting. The default state is based on internal DRAM design and is defined in Table 386 in the ODT"
        ],
        [
          "Configuration section. The DRAM is not responsible for inappropriate states set by the host controller"
        ],
        [
          "using this register."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 85,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: -3 Clocks",
          ""
        ],
        [
          "ODTLon_RD_NT_Offset",
          "R/W",
          "OP[2:0]",
          "011B: -2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: -1 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: +3 Clocks",
          ""
        ],
        [
          "ODTLoff_RD_NT_Offset",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: +2 Clocks",
          ""
        ],
        [
          "",
          "R/W",
          "OP[5:3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: +1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 0 Clock - Default",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: -1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:6]",
          "",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.6652343044081
      }
    },
    {
      "page": 86,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 103 — MR40 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: 0 Clock (DEFAUL)",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: 1 Clock",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: 2 Clocks",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: 3 Clocks",
          ""
        ],
        [
          "Read DQS offset timing",
          "R/W",
          "OP[2:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:3]",
          "",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 95.58609040939339
      }
    },
    {
      "page": 87,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: Device does not support DCA",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "01B: Device supports DCA for single/two-phase",
          ""
        ],
        [
          "DCA Types Supported",
          "R",
          "OP[1:0]",
          "internal clock(s)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: Device supports DCA for 4-phase internal",
          ""
        ],
        [
          "",
          "",
          "",
          "clocks",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: Disable (default)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "01B: MRR (or Read) synchronized with IBCLK is",
          ""
        ],
        [
          "DCA Training Assist Mode",
          "R/W",
          "OP[3:2]",
          "blocked",
          "",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "",
          "",
          "10B: MRR (or Read) synchronized with ICLK is",
          ""
        ],
        [
          "",
          "",
          "",
          "blocked",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11B: RFU",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:4]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 90.2519647253934
      }
    },
    {
      "page": 87,
      "source": "table",
      "content": [
        [
          "",
          "blocked"
        ],
        [
          "",
          "11B: RFU"
        ],
        [
          "",
          "RFU\nRFU\nOP[7:4]\n   RFU"
        ],
        [
          "NOTE 1 When “MRR (or Read) synchronized with IBCLK is blocked” is set by MR42 OP[3:2]=01b, DQs caused by MRR (or Read)",
          ""
        ],
        [
          "",
          "synchronized with IBCLK are driven HIGH."
        ],
        [
          "NOTE 2 When “MRR (or Read) synchronized with ICLK is blocked” is set by MR42 OP[3:2]=10b, DQs caused by MRR (or Read)",
          ""
        ],
        [
          "",
          "synchronized with ICLK are driven HIGH."
        ],
        [
          "NOTE 3",
          "DQS_t/DQS_c output normal toggling waveforms meaning that DQS_t/DQS_c are not affected by the settings of DCA Assist Mode"
        ],
        [
          "",
          "MR42 OP[3:2]."
        ],
        [
          "NOTE 4",
          "The CRC function is not supported during DCA Training Assist Mode."
        ],
        [
          "NOTE 5",
          "DCA Training Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 89.06651151824428
      }
    },
    {
      "page": 88,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: DCA step +0 (default)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: DCA step +1",
          "",
          ""
        ],
        [
          "DCA for single/two-phase",
          "",
          "",
          "010B: DCA step +2",
          "",
          ""
        ],
        [
          "clock(s) or QCLK in 4-",
          "W",
          "OP[2:0]",
          "011B: DCA step +3",
          "",
          "1"
        ],
        [
          "phase clocks",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: DCA step +4",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: DCA step +5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: DCA step +6",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: DCA step +7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive Offset (default)",
          "",
          ""
        ],
        [
          "Sign Bit for OP[2:0]",
          "W",
          "OP[3]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: Negative Offset",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: DCA step +0 (default)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: DCA step +1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: DCA step +2",
          "",
          ""
        ],
        [
          "DCA for IBCLK in 4-phase",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "W",
          "OP[6:4]",
          "011B: DCA step +3",
          "",
          "2"
        ],
        [
          "clocks",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: DCA step +4",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: DCA step +5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: DCA step +6",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: DCA step +7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive Offset (default)",
          "",
          ""
        ],
        [
          "Sign Bit for OP[6:4]",
          "W",
          "OP[7]",
          "",
          "",
          "2"
        ],
        [
          "",
          "",
          "",
          "1B: Negative Offset",
          "",
          ""
        ],
        [
          "NOTE 1",
          "These settings can only be applied if MR42:OP[1:0] =01B or 10B.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.35016157795972
      }
    },
    {
      "page": 89,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 110 — MR44 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: DCA step +0 (default)",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: DCA step +1",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: DCA step +2",
          ""
        ],
        [
          "DCA for QBCLK in 4-phase",
          "",
          "",
          "011B: DCA step +3",
          ""
        ],
        [
          "",
          "W",
          "OP[2:0]",
          "",
          "1"
        ],
        [
          "clocks",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: DCA step +4",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: DCA step +5",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: DCA step +6",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: DCA step +7",
          ""
        ],
        [
          "Sign Bit for QBCLK in 4-",
          "",
          "",
          "0B: Positive Offset (default)",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.9740807418568
      }
    },
    {
      "page": 90,
      "source": "table",
      "content": [
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0000 0000B: DQS interval timer stop via",
          ""
        ],
        [
          "",
          "",
          "",
          "MPC Command (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "0000 0001B: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 16th clocks after timer start",
          ""
        ],
        [
          "",
          "",
          "",
          "0000 0010B: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 32nd clocks after timer start",
          ""
        ],
        [
          "",
          "",
          "",
          "0000 0011B: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 48th clocks after timer start",
          ""
        ],
        [
          "DQS",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0000 0100B: DQS timer stops automatically",
          ""
        ],
        [
          "Interval",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "at 64th clocks after timer start",
          ""
        ],
        [
          "Timer",
          "W",
          "OP[7:0]",
          "",
          "1, 2"
        ],
        [
          "Run",
          "",
          "",
          "-------------- Thru --------------",
          ""
        ],
        [
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0011 1111B: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at (63X16)th clocks after timer start",
          ""
        ],
        [
          "",
          "",
          "",
          "01XX XXXXB: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 2048th clocks after timer start",
          ""
        ],
        [
          "",
          "",
          "",
          "10XX XXXXB: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 4096th clocks after timer start",
          ""
        ],
        [
          "",
          "",
          "",
          "11XX XXXXB: DQS timer stops automatically",
          ""
        ],
        [
          "",
          "",
          "",
          "at 8192nd clocks after timer start",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 88.77827391410307
      }
    },
    {
      "page": 91,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 63"
        ],
        [
          "3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB",
          "",
          ""
        ],
        [
          "",
          "Table 113 — MR46 Register Information",
          ""
        ],
        [
          "OP[7]",
          "OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]",
          "OP[0]"
        ],
        [
          "",
          "DQS Oscillator Count - LSB",
          ""
        ],
        [
          "",
          "Table 114 — MR46 Register Definition",
          ""
        ],
        [
          "",
          "Register",
          ""
        ],
        [
          "",
          "Function\nOperand\nData",
          "Notes"
        ],
        [
          "",
          "Type",
          ""
        ],
        [
          "DQS Oscillator Count -",
          "",
          ""
        ],
        [
          "",
          "R\nOP[7:0]\n0 - 255 LSB DRAM DQS Oscillator Count",
          "1,2,3"
        ],
        [
          "",
          "LSB",
          ""
        ],
        [
          "",
          "NOTE 1 MR46 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the",
          ""
        ],
        [
          "",
          "DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically",
          ""
        ],
        [
          "",
          "adjust the phase of DQS relative to DQ.",
          ""
        ],
        [
          "NOTE 2",
          "Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.",
          ""
        ],
        [
          "NOTE 3",
          "A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.",
          ""
        ],
        [
          "3.5.49   MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB",
          "",
          ""
        ],
        [
          "",
          "Table 115 — MR47 Register Information",
          ""
        ],
        [
          "OP[7]",
          "OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]",
          "OP[0]"
        ],
        [
          "",
          "DQS Oscillator Count - MSB",
          ""
        ],
        [
          "",
          "Table 116 — MR47 Register Definition",
          ""
        ],
        [
          "",
          "Register",
          ""
        ],
        [
          "",
          "Function\nOperand\nData",
          "Notes"
        ],
        [
          "",
          "Type",
          ""
        ],
        [
          "DQS Oscillator Count -",
          "",
          ""
        ],
        [
          "",
          "R\nOP[7:0]\n0 - 255 MSB DRAM DQS Oscillator Count",
          "1,2,3"
        ],
        [
          "",
          "MSB",
          ""
        ],
        [
          "",
          "NOTE 1 MR47 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the",
          ""
        ],
        [
          "",
          "DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically",
          ""
        ],
        [
          "",
          "adjust the phase of DQS relative to DQ.",
          ""
        ],
        [
          "NOTE 2",
          "Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count.",
          ""
        ],
        [
          "NOTE 3",
          "A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.",
          ""
        ]
      ],
      "meta": {
        "rows": 34,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 91.95053400428661
      }
    },
    {
      "page": 92,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 118 — MR48 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "DQL0/DQU0",
          "R/W",
          "OP[0]",
          "",
          ""
        ],
        [
          "DQL1/DQU1",
          "R/W",
          "OP[1]",
          "",
          ""
        ],
        [
          "DQL2/DQU2",
          "R/W",
          "OP[2]",
          "",
          ""
        ],
        [
          "DQL3/DQU3",
          "R/W",
          "OP[3]",
          "Valid",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1,2"
        ],
        [
          "DQL4/DQU4",
          "R/W",
          "OP[4]",
          "",
          ""
        ],
        [
          "DQL5/DQU5",
          "R/W",
          "OP[5]",
          "",
          ""
        ],
        [
          "DQL6/DQU6",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "DQL7/DQU7",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "OP[7:0] can be independently programmed with either “0” or “1”.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.47487568597776
      }
    },
    {
      "page": 92,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 120 — MR50 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disable (Default)",
          "",
          ""
        ],
        [
          "Read CRC enable",
          "R/W",
          "OP[0]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "Write CRC enable",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disable (Default)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[1]",
          "",
          "",
          "1"
        ],
        [
          "lower nibble",
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "Write CRC enable",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disable (Default)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[2]",
          "",
          "",
          "1"
        ],
        [
          "upper nibble",
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Clear",
          "",
          ""
        ],
        [
          "Write CRC error status",
          "R/W",
          "OP[3]",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Error",
          "",
          ""
        ],
        [
          "Write CRC auto-disable",
          "",
          "",
          "0B: Disable (Default)",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[4]",
          "",
          "",
          ""
        ],
        [
          "enable",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enable",
          "",
          ""
        ],
        [
          "Write CRC auto-disable",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Not triggered",
          "",
          ""
        ],
        [
          "",
          "R/W",
          "OP[5]",
          "",
          "",
          ""
        ],
        [
          "status",
          "",
          "",
          "1B: Triggered",
          "",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[6]",
          "",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.52726296901133
      }
    },
    {
      "page": 93,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 65"
        ],
        [
          "3.5.52   MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 121 — MR51 Register Information",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "OP[5]",
          "OP[4]",
          "",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "RFU",
          "",
          "bit[6]",
          "bit[5]",
          "bit[4]",
          "",
          "bit[3]",
          "bit[2]",
          "bit[1]",
          "bit[0]"
        ],
        [
          "",
          "",
          "",
          "",
          "Table 122 — MR51 Register Definition",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "Operand",
          "",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0000000B: 0",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Write CRC auto-disable",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R/W",
          "OP[6:0]",
          "...",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "threshold",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "1111111B: 127",
          "",
          "",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "RFU",
          "OP[7]",
          "",
          "",
          "RFU",
          "",
          ""
        ],
        [
          "3.5.53   MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 123 — MR52 Register Information",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "OP[7]",
          "",
          "OP[6]",
          "OP[5]",
          "OP[4]",
          "",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "RFU",
          "",
          "bit[6]",
          "bit[5]",
          "bit[4]",
          "",
          "bit[3]",
          "bit[2]",
          "bit[1]",
          "bit[0]"
        ],
        [
          "",
          "",
          "",
          "",
          "Table 124 — MR52 Register Definition",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "Operand",
          "",
          "",
          "Data",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0000000B: 0",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Write CRC auto-disable",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "R/W",
          "OP[6:0]",
          "...",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "window",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "1111111B: 127",
          "",
          "",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "RFU",
          "OP[7]",
          "",
          "",
          "RFU",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 86.60024372261955
      }
    },
    {
      "page": 94,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 126 — MR53 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00000B: Loopback Disabled (Default)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00001B: Loopback DML (X8 and X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00010B: Loopback DMU (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00011B: Vendor Specific",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00100B: Vendor Specific",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00101B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "...thru",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "01111B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10000B: Loopback DQL0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10001B: Loopback DQL1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10010B: Loopback DQL2",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10011B: Loopback DQL3",
          "",
          ""
        ],
        [
          "Loopback Output Select",
          "R/W",
          "OP[4:0]",
          "",
          "",
          "1, 2"
        ],
        [
          "",
          "",
          "",
          "",
          "10100B: Loopback DQL4 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10101B: Loopback DQL5 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10110B: Loopback DQL6 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10111B: Loopback DQL7 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11000B: Loopback DQU0 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11001B: Loopback DQU1 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11010B: Loopback DQU2 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11011B: Loopback DQU3 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11100B: Loopback DQU4 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11101B: Loopback DQU5 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11110B: Loopback DQU6 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "11111B: Loopback DQU7 (X16 only)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: Loopback Select Phase A",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "01B: Loopback Select Phase B (4-way and 2-way",
          ""
        ],
        [
          "Loopback",
          "R/W",
          "OP[6:5]",
          "interleave only)",
          "",
          "3"
        ],
        [
          "Select Phase",
          "",
          "",
          "",
          "10B: Loopback Select Phase C (4-way interleave only)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "11B: Loopback Select Phase D (4-way interleave only)",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Normal Output (Default)",
          "",
          ""
        ],
        [
          "Loopback Output Mode",
          "R/W",
          "OP[7]",
          "",
          "",
          "4"
        ],
        [
          "",
          "",
          "",
          "1B: Write Burst Output",
          "",
          ""
        ],
        [
          "NOTE 1 When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 81.61621923553602
      }
    },
    {
      "page": 95,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 67"
        ],
        [
          "3.5.55   MR54 (MA[7:0]=36H) - hPPR Resources"
        ],
        [
          "With hPPR, DDR5 can correct one Row address per Bank Group and the Electrical-fuse cannot be"
        ],
        [
          "switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR"
        ],
        [
          "mode entry and repair (i.e., During the Command/Address training period). Entry into hPPR is through a"
        ],
        [
          "register enable, ACT command is used to transmit the bank and row address of the row to be replaced in"
        ],
        [
          "DRAM. After tRCD time, a WR command is used to select the individual DRAM through the DQ bits and"
        ],
        [
          "to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited"
        ],
        [
          "and normal operation can resume."
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 95,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 128 — MR54 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[0]",
          "",
          "3"
        ],
        [
          "BG0 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[1]",
          "",
          "3"
        ],
        [
          "BG0 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[2]",
          "",
          "1,3"
        ],
        [
          "BG0 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[3]",
          "",
          "1,3"
        ],
        [
          "BG0 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "",
          "R",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[4]",
          "",
          "3"
        ],
        [
          "BG1 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[5]",
          "",
          "3"
        ],
        [
          "BG1 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[6]",
          "",
          "1,3"
        ],
        [
          "BG1 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[7]",
          "",
          "1,3"
        ],
        [
          "BG1 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "NOTE 1\nNot valid for 8Gb",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.73040506245664
      }
    },
    {
      "page": 96,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 130 — MR55 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[0]",
          "",
          "3"
        ],
        [
          "BG2 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[1]",
          "",
          "3"
        ],
        [
          "BG2 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[2]",
          "",
          "1,3"
        ],
        [
          "BG2 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[3]",
          "",
          "1,3"
        ],
        [
          "BG2 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "",
          "R",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[4]",
          "",
          "3"
        ],
        [
          "BG3 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[5]",
          "",
          "3"
        ],
        [
          "BG3 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[6]",
          "",
          "1,3"
        ],
        [
          "BG3 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[7]",
          "",
          "1,3"
        ],
        [
          "BG3 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "NOTE 1\nNot valid for 8Gb",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.72957067041247
      }
    },
    {
      "page": 97,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 132 — MR56 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[0]",
          "",
          "2,3"
        ],
        [
          "BG4 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[1]",
          "",
          "2,3"
        ],
        [
          "BG4 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[2]",
          "",
          "1,2,3"
        ],
        [
          "BG4 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[3]",
          "",
          "1,2,3"
        ],
        [
          "BG4 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "",
          "R",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[4]",
          "",
          "2,3"
        ],
        [
          "BG5 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[5]",
          "",
          "2,3"
        ],
        [
          "BG5 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[6]",
          "",
          "1,2,3"
        ],
        [
          "BG5 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[7]",
          "",
          "1,2,3"
        ],
        [
          "BG5 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "NOTE 1\nNot valid for 8Gb",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.72957067041247
      }
    },
    {
      "page": 98,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 134 — MR57 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[0]",
          "",
          "2,3"
        ],
        [
          "BG6 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[1]",
          "",
          "2,3"
        ],
        [
          "BG6 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[2]",
          "",
          "1,2,3"
        ],
        [
          "BG6 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[3]",
          "",
          "1,2,3"
        ],
        [
          "BG6 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "",
          "R",
          "",
          "",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[4]",
          "",
          "2,3"
        ],
        [
          "BG7 Bank 0",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[5]",
          "",
          "2,3"
        ],
        [
          "BG7 Bank 1",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[6]",
          "",
          "1,2,3"
        ],
        [
          "BG7 Bank 2",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "hPPR Resource",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: hPPR Resource is not available",
          ""
        ],
        [
          "",
          "",
          "OP[7]",
          "",
          "1,2,3"
        ],
        [
          "BG7 Bank 3",
          "",
          "",
          "1B: hPPR Resource is available",
          ""
        ],
        [
          "NOTE 1\nNot valid for 8Gb",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.72957067041247
      }
    },
    {
      "page": 99,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 136 — MR58 Register Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Refresh Management not required",
          "",
          ""
        ],
        [
          "RFM Required",
          "R",
          "OP[0]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: Refresh Management required",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0000B- 0011B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0100B: 32 (Normal), 16 (FGR)",
          "",
          ""
        ],
        [
          "Rolling Accumulated ACT",
          "",
          "",
          "0101B: 40 (Normal), 20 (FGR)",
          "",
          ""
        ],
        [
          "Initial Management",
          "R",
          "OP[4:1]",
          "...",
          "",
          "1"
        ],
        [
          "Threshold (RAAIMT)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1001B: 72 (Normal), 36 (FGR)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1010B: 80 (Normal), 40 (FGR)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1011B-1111B: RFU",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B-010B: RFU",
          "",
          ""
        ],
        [
          "Rolling Accumulated ACT",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: 3x (Normal), 6x (FGR)",
          "",
          ""
        ],
        [
          "Maximum Management",
          "R",
          "OP[7:5]",
          "",
          "",
          "1"
        ],
        [
          "",
          "",
          "",
          "100B: 4x (Normal), 8x (FGR)",
          "",
          ""
        ],
        [
          "Threshold (RAAMMT)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: 5x (Normal), 10x (FGR)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: 6x (Normal), 12x (FGR)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Refresh Management settings are vendor specific by the MR settings.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 88.3833665281454
      }
    },
    {
      "page": 100,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 140 — MR61 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "00000B: Package Test Disabled (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "00001B: Package Test DML",
          ""
        ],
        [
          "",
          "",
          "",
          "00010B: Package Test DMU (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "00011B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "00100B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "00101B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "...thru",
          ""
        ],
        [
          "",
          "",
          "",
          "01111B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "10000B: Package Test DQL0",
          ""
        ],
        [
          "",
          "",
          "",
          "10001B: Package Test DQL1",
          ""
        ],
        [
          "",
          "",
          "",
          "10010B: Package Test DQL2",
          ""
        ],
        [
          "",
          "",
          "",
          "10011B: Package Test DQL3",
          ""
        ],
        [
          "Package Output Driver",
          "",
          "OP[4:0]",
          "",
          ""
        ],
        [
          "",
          "W",
          "",
          "10100B: Package Test DQL4 (X8 and X16 only)",
          "1"
        ],
        [
          "Test Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10101B: Package Test DQL5 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "10110B: Package Test DQL6 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "10111B: Package Test DQL7 (X8 and X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11000B: Package Test DQU0 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11001B: Package Test DQU1 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11010B: Package Test DQU2 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11011B: Package Test DQU3 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11100B: Package Test DQU4 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11101B: Package Test DQU5 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11110B: Package Test DQU6 (X16 only)",
          ""
        ],
        [
          "",
          "",
          "",
          "11111B: Package Test DQU7 (X16 only)",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.2411778574661
      }
    },
    {
      "page": 101,
      "source": "table",
      "content": [
        [
          "",
          "The following data is for reference only and is not part of the DRAM specification."
        ],
        [
          "The method to read an RCD Control Word is as follows:",
          ""
        ],
        [
          "•",
          "The host controller writes to the RCD’s CW Read Pointer, which selects the RCD control word to be read."
        ],
        [
          "•",
          "The host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but"
        ],
        [
          "",
          "is modified by the RCD. The RCD will detect this write to MR63 and replace the data from the host controller"
        ],
        [
          "",
          "with the contents of the RCD register pointed to by the CW Read Pointer."
        ],
        [
          "•",
          "The host controller will then read the DRAM’s MR63, which now contains the value from the desired RCD"
        ],
        [
          "",
          "control word. All DRAMs in the rank will return this same value to the host controller"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 91.23746573101766
      }
    },
    {
      "page": 102,
      "source": "table",
      "content": [
        [
          "Table 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "MRW address bits [2:0]",
          "",
          "",
          "",
          ""
        ],
        [
          "MRW Address,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Function",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Binary",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "000b",
          "001b",
          "010b",
          "011b",
          "100b",
          "101b",
          "110b",
          "111b"
        ],
        [
          "0111-0XXX",
          "DML",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0111-1XXX",
          "DMU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1000-0XXX",
          "DQL0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1000-1XXX",
          "DQL1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1001-0XXX",
          "DQL2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1001-1XXX",
          "DQL3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1010-0XXX",
          "DQL4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1010-1XXX",
          "DQL5",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1011-0XXX",
          "DQL6",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Gain",
          "Tap1",
          "Tap2",
          "Tap3",
          "Tap4",
          "MR Address Space not currently used",
          "",
          ""
        ],
        [
          "1011-1XXX",
          "DQL7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1100-0XXX",
          "DQU0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1100-1XXX",
          "DQU1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1101-0XXX",
          "DQU2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1101-1XXX",
          "DQU3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1110-0XXX",
          "DQU4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1110-1XXX",
          "DQU5",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1111-0XXX",
          "DQU6",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1111-1XXX",
          "DQU7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.30410131268022
      }
    },
    {
      "page": 103,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 146 — MR103 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQSL_t DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSL_t QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQSL_t DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSL_t IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.10744327622795
      }
    },
    {
      "page": 104,
      "source": "table",
      "content": [
        [
          "IBCLK Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 150 — MR105 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQSL_c DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSL_c QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQSL_c DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSL_c IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 93.59012527438303
      }
    },
    {
      "page": 105,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 154 — MR107 Register Definition",
          "",
          ""
        ],
        [
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQSU_t DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "DQSU_t QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQSU_t DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "DQSU_t IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 97.86405011999777
      }
    },
    {
      "page": 106,
      "source": "table",
      "content": [
        [
          "IBCLK Sign",
          "",
          "",
          "",
          "QCLK sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 158 — MR109 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQSU_c DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSU_c QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQSU_c DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQSU_c IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 93.42925667236373
      }
    },
    {
      "page": 107,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 162 — MR111 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "Global DFE Gain Enable",
          "R/W",
          "OP[0]",
          "0B: DFE Gain Enabled (DEFAULT)",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: DFE Gain Disabled",
          ""
        ],
        [
          "Global DFE Tap-1 Enable",
          "R/W",
          "OP[1]",
          "0B: DFE Tap-1 Enabled (DEFAULT)",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: DFE Tap-1 Disabled",
          ""
        ],
        [
          "Global DFE Tap-2 Enable",
          "R/W",
          "OP[2]",
          "0B: DFE Tap-2 Enabled (DEFAULT)",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: DFE Tap-2 Disabled",
          ""
        ],
        [
          "Global DFE Tap-3 Enable",
          "R/W",
          "OP[3]",
          "0B: DFE Tap-3 Enabled (DEFAULT)",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: DFE Tap-3 Disabled",
          ""
        ],
        [
          "Global DFE Tap-4 Enable",
          "R/W",
          "OP[4]",
          "0B: DFE Tap-4 Enabled (DEFAULT)",
          "1"
        ],
        [
          "",
          "",
          "",
          "1B: DFE Tap-4 Disabled",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:5]",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.26818798939709
      }
    },
    {
      "page": 108,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 80"
        ],
        [
          "3.5.75   MR112 (MA[7:0]=70H) through MR248 (MA[7:0]=F8H) - DFE Gain Bias"
        ],
        [
          "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs"
        ],
        [
          "are positioned every 8 MRs (MR112, MR120, MR128, etc.) until all pins are covered. Refer to Table 24"
        ],
        [
          "for details."
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 108,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: DFE Gain Bias Step 0 (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: DFE Gain Bias Step 1",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: DFE Gain Bias Step 2",
          ""
        ],
        [
          "",
          "R/W",
          "OP[2:0]",
          "",
          "1,2,3"
        ],
        [
          "DFE Gain Bias",
          "",
          "",
          "011B: DFE Gain Bias Step 3",
          ""
        ],
        [
          "",
          "",
          "",
          "100B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "Sign Bit",
          "",
          "",
          "0B: Positive DFE Gain Bias (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[3]",
          "",
          ""
        ],
        [
          "Gain Bias",
          "",
          "",
          "1B: Negative DFE Gain Bias",
          ""
        ],
        [
          "RFU",
          "RFU",
          "OP[7:4]",
          "RFU",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 100.00000000000004
      }
    },
    {
      "page": 109,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000000B: DFE Tap-1 Bias Step 0 (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "000001B: DFE Tap-1 Bias Step 1",
          ""
        ],
        [
          "",
          "",
          "",
          "000010B: DFE Tap-1 Bias Step 2",
          ""
        ],
        [
          "",
          "",
          "",
          "000011B: DFE Tap-1 Bias Step 3",
          ""
        ],
        [
          "",
          "",
          "",
          "000100B: DFE Tap-1 Bias Step 4",
          ""
        ],
        [
          "",
          "",
          "",
          "000101B: DFE Tap-1 Bias Step 5",
          ""
        ],
        [
          "DFE Tap-1 Bias",
          "R/W",
          "OP[5:0]",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          ": 1\n00110B: DFE Tap-1 Bias Step 38",
          ""
        ],
        [
          "",
          "",
          "",
          "100111B: DFE Tap-1 Bias Step 39",
          ""
        ],
        [
          "",
          "",
          "",
          "101000B: DFE Tap-1 Bias Step 40",
          ""
        ],
        [
          "",
          "",
          "",
          "101001B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          ": 1\n11111B: RFU",
          ""
        ],
        [
          "Sign Bit",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive DFE Tap-1 Bias (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "DFE Tap-1 Bias",
          "",
          "",
          "1B: Negative DFE Tap-1 Bias",
          ""
        ],
        [
          "Enable/Disable",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: DFE Tap-1 Disable (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "DFE Tap-1",
          "",
          "",
          "1B: DFE Tap-1 Enable",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 110,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 82"
        ],
        [
          "3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2"
        ],
        [
          "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are"
        ],
        [
          "positioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Table 24 for"
        ],
        [
          "details."
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 110,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000000B: DFE Tap-2 Bias Step 0 (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "000001B: DFE Tap-2 Bias Step 1",
          ""
        ],
        [
          "",
          "",
          "",
          "000010B: DFE Tap-2 Bias Step 2",
          ""
        ],
        [
          "",
          "",
          "",
          "000011B: DFE Tap-2 Bias Step 3",
          ""
        ],
        [
          "",
          "",
          "",
          "000100B: DFE Tap-2 Bias Step 4",
          ""
        ],
        [
          "",
          "",
          "",
          "000101B: DFE Tap-2 Bias Step 5",
          ""
        ],
        [
          "DFE Tap-2 Bias",
          "R/W",
          "OP[5:0]",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          ": 0\n01101B: DFE Tap-2 Bias Step 13",
          ""
        ],
        [
          "",
          "",
          "",
          "001110B: DFE Tap-2 Bias Step 14",
          ""
        ],
        [
          "",
          "",
          "",
          "001111B: DFE Tap-2 Bias Step 15",
          ""
        ],
        [
          "",
          "",
          "",
          "010000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          ": 1\n11111B: RFU",
          ""
        ],
        [
          "Sign Bit",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive DFE Tap-2 Bias (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "DFE Tap-2 Bias",
          "",
          "",
          "1B: Negative DFE Tap-2 Bias",
          ""
        ],
        [
          "Enable/Disable",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: DFE Tap-2 Disable (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "DFE Tap-2",
          "",
          "",
          "1B: DFE Tap-2 Enable",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 111,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000000B: DFE Tap-3 Bias Step 0 (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "000001B: DFE Tap-3 Bias Step 1",
          ""
        ],
        [
          "",
          "",
          "",
          "000010B: DFE Tap-3 Bias Step 2",
          ""
        ],
        [
          "",
          "",
          "",
          "000011B: DFE Tap-3 Bias Step 3",
          ""
        ],
        [
          "",
          "",
          "",
          "000100B: DFE Tap-3 Bias Step 4",
          ""
        ],
        [
          "",
          "",
          "",
          "000101B: DFE Tap-3 Bias Step 5",
          ""
        ],
        [
          "DFE Tap-3 Bias",
          "R/W",
          "OP[5:0]",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          ": 0\n01010B: DFE Tap-3 Bias Step 10",
          ""
        ],
        [
          "",
          "",
          "",
          "001011B: DFE Tap-3 Bias Step 11",
          ""
        ],
        [
          "",
          "",
          "",
          "001100B: DFE Tap-3 Bias Step 12",
          ""
        ],
        [
          "",
          "",
          "",
          "001101B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          ":  \n111111B: RFU",
          ""
        ],
        [
          "Sign Bit",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive DFE Tap-3 Bias (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "DFE Tap-3 Bias",
          "",
          "",
          "1B: Negative DFE Tap-3 Bias",
          ""
        ],
        [
          "Enable/Disable",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: DFE Tap-3 Disable (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "DFE Tap-3",
          "",
          "",
          "1B: DFE Tap-3 Enable",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 112,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 84"
        ],
        [
          "3.5.79   MR116 (MA[7:0]=74H) through MR252 (MA[7:0]=FCH) - DFE Tap-4"
        ],
        [
          "This definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-4. The MRs are"
        ],
        [
          "positioned every 8 MRs (MR116, MR124, MR132, etc.) until all pins are covered. Refer to Table 24 for"
        ],
        [
          "details."
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 112,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000000B: DFE Tap-4 Bias Step 0 (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "000001B: DFE Tap-4 Bias Step 1",
          ""
        ],
        [
          "",
          "",
          "",
          "000010B: DFE Tap-4 Bias Step 2",
          ""
        ],
        [
          "",
          "",
          "",
          "000011B: DFE Tap-4 Bias Step 3",
          ""
        ],
        [
          "",
          "",
          "",
          "000100B: DFE Tap-4 Bias Step 4",
          ""
        ],
        [
          "",
          "",
          "",
          "000101B: DFE Tap-4 Bias Step 5",
          ""
        ],
        [
          "DFE Tap-4 Bias",
          "R/W",
          "OP[5:0]",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          "000110B: DFE Tap-4 Bias Step 6",
          ""
        ],
        [
          "",
          "",
          "",
          "000111B: DFE Tap-4 Bias Step 7",
          ""
        ],
        [
          "",
          "",
          "",
          "001000B: DFE Tap-4 Bias Step 8",
          ""
        ],
        [
          "",
          "",
          "",
          "001001B: DFE Tap-4 Bias Step 9",
          ""
        ],
        [
          "",
          "",
          "",
          "001010B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          ":",
          ""
        ],
        [
          "",
          "",
          "",
          "111111B: RFU",
          ""
        ],
        [
          "Sign Bit",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Positive DFE Tap-4 Bias (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[6]",
          "",
          ""
        ],
        [
          "DFE Tap-4 Bias",
          "",
          "",
          "1B: Negative DFE Tap-4 Bias",
          ""
        ],
        [
          "Enable/Disable",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: DFE Tap-4 Disable (Default)",
          ""
        ],
        [
          "",
          "R/W",
          "OP[7]",
          "",
          ""
        ],
        [
          "DFE Tap-4",
          "",
          "",
          "1B: DFE Tap-4 Enable",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 113,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 174 — MR118 Register Definition",
          "",
          ""
        ],
        [
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "RFU",
          "",
          "OP[3:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: step +1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "DML VREFDQ Offset",
          "W",
          "OP[6:4]",
          "010B: step +2",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "011B: step +3",
          ""
        ],
        [
          "",
          "",
          "",
          "100B ~ 111B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "DML VREFDQ sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 93.66863786335237
      }
    },
    {
      "page": 114,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 178 — MR133 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL0 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL0 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL0 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL0 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 115,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 182 — MR141 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL1 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL1 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL1 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL1 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 116,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 186 — MR149 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL2 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL2 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL2 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL2 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 117,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 190 — MR157 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL3 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL3 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL3 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL3 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 118,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 194 — MR165 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL4 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL4 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL4 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL4 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 119,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 198 — MR173 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL5 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL5 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL5 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL5 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 120,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 202 — MR181 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL6 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL6 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL6 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL6 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33130584832483
      }
    },
    {
      "page": 121,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 206 — MR189 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL7 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL7 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQL7 DCA for IBCLK",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQL7 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.33147095567239
      }
    },
    {
      "page": 122,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 210 — MR197 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU0 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU0 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU0 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU0 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 123,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 214 — MR205 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU1 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU1 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU1 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU1 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 124,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 218 — MR213 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU2 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU2 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU2 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU2 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 125,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 222 — MR221 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU3 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU3 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU3 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU3 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 126,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 226 — MR229 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU4 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU4 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU4 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU4 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 127,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 230 — MR237 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU5 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU5 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU5 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU5 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 128,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 234 — MR245 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU6 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU6 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU6 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU6 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 129,
      "source": "table",
      "content": [
        [
          "Sign",
          "",
          "",
          "",
          "sign",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 238 — MR253 Register Definition",
          "",
          ""
        ],
        [
          "",
          "Function",
          "Register Type",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "",
          "DQU7 DCA for QCLK",
          "W",
          "OP[1:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[2]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU7 QCLK sign",
          "W",
          "OP[3]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "00B: disable (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Range: -3 ~ +3 LSB Codes"
        ],
        [
          "",
          "",
          "",
          "",
          "01B: step +1",
          ""
        ],
        [
          "DQU7 DCA for IBCLK",
          "",
          "W",
          "OP[5:4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "10B: step +2",
          "Step Size: 1LSB"
        ],
        [
          "",
          "",
          "",
          "",
          "11B: step +3",
          ""
        ],
        [
          "",
          "RFU",
          "",
          "OP[6]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0B: positive (Default)",
          ""
        ],
        [
          "",
          "DQU7 IBCLK sign",
          "W",
          "OP[7]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1B: negative",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.27723129118148
      }
    },
    {
      "page": 130,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 102"
        ],
        [
          "3.5.115   Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit"
        ],
        [
          "VrefDQ Sections"
        ],
        [
          "MR117"
        ],
        [
          "MR119"
        ],
        [
          "MR125"
        ],
        [
          "MR127"
        ],
        [
          "MR135"
        ],
        [
          "MR143"
        ],
        [
          "MR155"
        ],
        [
          "MR159"
        ],
        [
          "MR167"
        ],
        [
          "MR175"
        ],
        [
          "MR183"
        ],
        [
          "MR191"
        ],
        [
          "MR199"
        ],
        [
          "MR207"
        ],
        [
          "MR215"
        ],
        [
          "MR223"
        ],
        [
          "MR231"
        ],
        [
          "MR239"
        ],
        [
          "MR247"
        ],
        [
          "MR255"
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000003
      }
    },
    {
      "page": 131,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          ""
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "H",
          "H",
          "BL*=L",
          "BA0",
          "BA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "8,15,19,20,"
        ],
        [
          "Read w/Auto Precharge",
          "RDA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "21,23,24"
        ],
        [
          "",
          "",
          "H",
          "C2",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8",
          "C9",
          "C10",
          "V",
          "AP=L",
          "V",
          "V",
          "CID3",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "VrefCA Command",
          "VrefCA",
          "L",
          "H",
          "H",
          "L",
          "L",
          "L",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "L",
          "",
          "22,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "VrefCS Command",
          "VrefCS",
          "L",
          "H",
          "H",
          "L",
          "L",
          "L",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "H",
          "",
          "22,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V or",
          "",
          "",
          "",
          "",
          "CID2/",
          "3,21,23,24,"
        ],
        [
          "Refresh All",
          "REFab",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "V",
          "V",
          "",
          "H",
          "L",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RIR",
          "",
          "",
          "",
          "",
          "DDPID",
          "27, 28"
        ],
        [
          "Refresh Management",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          "3,20,21,23,"
        ],
        [
          "",
          "RFMab",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "V",
          "V",
          "V",
          "L",
          "L",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "All",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V or",
          "",
          "",
          "",
          "",
          "CID2/",
          "4,20,21,23,"
        ],
        [
          "Refresh Same Bank",
          "REFsb",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "BA0",
          "BA1",
          "",
          "H",
          "H",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RIR",
          "",
          "",
          "",
          "",
          "DDPID",
          "24,27, 28"
        ],
        [
          "Refresh Management",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          "4,20,21,23,"
        ],
        [
          "",
          "RFMsb",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "BA0",
          "BA1",
          "V",
          "L",
          "H",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "Same Bank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          "5,20,21,23,"
        ],
        [
          "Precharge All",
          "PREab",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "V",
          "V",
          "V",
          "V",
          "L",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          "6,20,21,23,"
        ],
        [
          "Precharge Same Bank",
          "PREsb",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "BA0",
          "BA1",
          "V",
          "V",
          "H",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "24"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.99096349443177
      }
    },
    {
      "page": 131,
      "source": "table",
      "content": [
        [
          "",
          "Abbrevia-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA Pins",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOTES"
        ],
        [
          "",
          "tion",
          "",
          "CA0",
          "CA1",
          "CA2",
          "CA3",
          "CA4",
          "CA5",
          "CA6\nCA7",
          "CA8",
          "CA9",
          "CA10",
          "CA11",
          "CA12",
          "CA13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "L",
          "L",
          "R0",
          "R1",
          "R2",
          "R3",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID 11,17,20,21,"
        ],
        [
          "Activate",
          "ACT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID3/"
        ],
        [
          "",
          "",
          "H",
          "R4",
          "R5",
          "R6",
          "R7",
          "R8",
          "R9",
          "R10\nR11",
          "R12",
          "R13",
          "R14",
          "R15",
          "R16",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "R17"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "L",
          "L",
          "L",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "RFU",
          "RFU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "L",
          "L",
          "H",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "RFU",
          "RFU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "L",
          "H",
          "L",
          "H",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID 11,15,18,19,"
        ],
        [
          "Write Pattern",
          "WRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "20,21,23,24"
        ],
        [
          "",
          "",
          "H",
          "V",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "H",
          "H",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "L",
          "H",
          "L",
          "H",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "Write Pattern w/ Auto",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID 11,15,18,19,"
        ],
        [
          "",
          "WRPA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Precharge",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "20,21,23,24"
        ],
        [
          "",
          "",
          "H",
          "V",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "AP=L",
          "H",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "L",
          "H",
          "H",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "RFU",
          "RFU",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V\nV",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "L",
          "L",
          "",
          "MRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,11,13,20,"
        ],
        [
          "Mode Register Write",
          "MRW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "22,23,24"
        ],
        [
          "",
          "",
          "H",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6\nOP7",
          "V",
          "V",
          "CW",
          "V",
          "V",
          "V"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "L",
          "H",
          "",
          "MRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,13,20,22,"
        ],
        [
          "Mode Register Read",
          "MRR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "23,24,25,26"
        ],
        [
          "",
          "",
          "H",
          "L",
          "L",
          "V",
          "V",
          "V",
          "V",
          "V\nV",
          "V",
          "V",
          "CW",
          "V",
          "V",
          "V"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "H",
          "L",
          "BL*=L",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,12,15,19,"
        ],
        [
          "Write",
          "WR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_",
          "",
          "20,21,23,24"
        ],
        [
          "",
          "",
          "H",
          "V",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "H",
          "Partial=L",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "H",
          "L",
          "BL*=L",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,12,15,19,"
        ],
        [
          "Write w/Auto Precharge WRA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "20,21,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "V",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "AP=L",
          "",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Partial=L",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "H",
          "H",
          "BL*=L",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,15,19,20,"
        ],
        [
          "Read",
          "RD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "21,23,24"
        ],
        [
          "",
          "",
          "H",
          "C2",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "H",
          "V",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "",
          "",
          "L",
          "H",
          "L",
          "H",
          "H",
          "H",
          "BL*=L",
          "BA0\nBA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n8,15,19,20,"
        ],
        [
          "Read w/Auto Precharge",
          "RDA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "21,23,24"
        ],
        [
          "",
          "",
          "H",
          "C2",
          "C3",
          "C4",
          "C5",
          "C6",
          "C7",
          "C8\nC9",
          "C10",
          "V",
          "AP=L",
          "V",
          "V",
          "CID3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/"
        ],
        [
          "VrefCA Command",
          "VrefCA",
          "L",
          "H",
          "H",
          "L",
          "L",
          "L",
          "OP0",
          "OP1\nOP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "L",
          "22,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/"
        ],
        [
          "VrefCS Command",
          "VrefCS",
          "L",
          "H",
          "H",
          "L",
          "L",
          "L",
          "OP0",
          "OP1\nOP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "H",
          "22,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V or",
          "",
          "",
          "",
          "",
          "CID2/\n3,21,23,24,"
        ],
        [
          "Refresh All",
          "REFab",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "V\nV",
          "",
          "H",
          "L",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RIR",
          "",
          "",
          "",
          "",
          "DDPID\n27, 28"
        ],
        [
          "Refresh Management",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/\n3,20,21,23,"
        ],
        [
          "",
          "RFMab",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "V\nV",
          "V",
          "L",
          "L",
          "CID0",
          "CID1",
          ""
        ],
        [
          "All",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V or",
          "",
          "",
          "",
          "",
          "CID2/\n4,20,21,23,"
        ],
        [
          "Refresh Same Bank",
          "REFsb",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "BA0\nBA1",
          "",
          "H",
          "H",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RIR",
          "",
          "",
          "",
          "",
          "DDPID\n24,27, 28"
        ],
        [
          "Refresh Management",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/\n4,20,21,23,"
        ],
        [
          "",
          "RFMsb",
          "L",
          "H",
          "H",
          "L",
          "L",
          "H",
          "CID3",
          "BA0\nBA1",
          "V",
          "L",
          "H",
          "CID0",
          "CID1",
          ""
        ],
        [
          "Same Bank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/\n5,20,21,23,"
        ],
        [
          "Precharge All",
          "PREab",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "V\nV",
          "V",
          "V",
          "L",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/\n6,20,21,23,"
        ],
        [
          "Precharge Same Bank",
          "PREsb",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "BA0\nBA1",
          "V",
          "V",
          "H",
          "CID0",
          "CID1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID\n24"
        ]
      ],
      "meta": {
        "rows": 94,
        "cols": 16,
        "flavor": "stream",
        "accuracy": 99.66743488994521
      }
    },
    {
      "page": 132,
      "source": "table",
      "content": [
        [
          "",
          "Abbrevia-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA Pins",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOTES"
        ],
        [
          "",
          "tion",
          "",
          "CA0",
          "CA1",
          "CA2",
          "CA3",
          "CA4",
          "CA5",
          "CA6",
          "CA7",
          "CA8",
          "CA9",
          "CA10",
          "CA11",
          "CA12",
          "CA13",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/",
          "7,20,21,23,"
        ],
        [
          "Precharge",
          "PREpb",
          "L",
          "H",
          "H",
          "L",
          "H",
          "H",
          "CID3",
          "BA0",
          "BA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          "24"
        ],
        [
          "RFU",
          "RFU",
          "L",
          "H",
          "H",
          "H",
          "L",
          "L",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          ""
        ],
        [
          "Self Refresh Entry",
          "SRE",
          "L",
          "H",
          "H",
          "H",
          "L",
          "H",
          "V",
          "V",
          "V",
          "V",
          "H",
          "L",
          "V",
          "V",
          "V",
          "9"
        ],
        [
          "Self Refresh Entry w/",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "SREF",
          "L",
          "H",
          "H",
          "H",
          "L",
          "H",
          "V",
          "V",
          "V",
          "V",
          "L",
          "L",
          "V",
          "V",
          "V",
          "9"
        ],
        [
          "Frequency Change",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Power Down Entry",
          "PDE",
          "L",
          "H",
          "H",
          "H",
          "L",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "H",
          "ODT=L",
          "V",
          "V",
          "10,16"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "MPC",
          "MPC",
          "L",
          "H",
          "H",
          "H",
          "H",
          "L",
          "OP0",
          "OP1",
          "OP2",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "OP7",
          "",
          "20,22,23,24"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DDPID",
          ""
        ],
        [
          "NOP",
          "NOP",
          "L",
          "H",
          "H",
          "H",
          "H",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          ""
        ],
        [
          "Power Down Exit",
          "PDX",
          "L",
          "H",
          "H",
          "H",
          "H",
          "H",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          "V",
          ""
        ],
        [
          "Deselect",
          "DES",
          "H",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          "X",
          ""
        ],
        [
          "NOTE 1",
          "V means H or L (a defined logic level). X means don't care in which case the signal may be floated.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.09190998890314
      }
    },
    {
      "page": 132,
      "source": "table",
      "content": [
        [
          "NOP",
          "H\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nNOP\nL"
        ],
        [
          "Power Down Exit",
          "H\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPDX\nL"
        ],
        [
          "Deselect",
          "X\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nDES\nH"
        ],
        [
          "NOTE 1",
          "V means H or L (a defined logic level). X means don't care in which case the signal may be floated."
        ],
        [
          "NOTE 2",
          "Bank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group."
        ],
        [
          "NOTE 3",
          "The Refresh All and Refresh Management All commands are applied to all banks in all bank groups. CA6 and CA7 are required to be valid (“V”)"
        ],
        [
          "NOTE 4",
          "The Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, BA0 and BA1 on"
        ],
        [
          "",
          "CA6 and CA7, respectively, specify the bank within each bank group."
        ],
        [
          "NOTE 5",
          "The Precharge All command applies to all open banks in all bank groups."
        ],
        [
          "NOTE 6",
          "The Precharge Same Bank command applies to the same bank in all bank groups. The bank bits specify the bank within each bank group."
        ],
        [
          "NOTE 7",
          "The Precharge command applies to a single bank as specified by bank address and bank group bits."
        ],
        [
          "NOTE 8",
          "CS_n=LOW during the 2nd cycle of a two cycle command controls ODT in non-target ranks for WR, RD and MRR commands."
        ],
        [
          "NOTE 9",
          "The SRE command places the DRAM in self refresh state"
        ],
        [
          "NOTE 10",
          "The PDE command places the DRAM in power down state"
        ],
        [
          "NOTE 11",
          "Two cycle commands with no ODT control (ACT, MRW, WRP). DRAM does not execute the command if it receives CS as LOW on 2nd cycle."
        ],
        [
          "NOTE 12",
          "WR command with WR_partial = Low indicates a partial write command. This is to help DRAM start an internal read for 'read modify write'."
        ],
        [
          "NOTE 13",
          "If CW=Low during the MRW command then DRAM should execute the command, Mode Register will be written. If CW=HIGH then DRAM ignores the"
        ],
        [
          "",
          "MRW command, and the Mode Register is not changed. During MRR commands the DRAM ignores the value of the CW bit, MRR will be executed if"
        ],
        [
          "",
          "CW=Low or CW=High."
        ],
        [
          "NOTE 14",
          "CID[3:0] bits are used for 3DS stacking support."
        ],
        [
          "NOTE 15",
          "If CA5:BL*=L, the command places the DRAM into the alternate Burst mode described by MR0[1:0] instead of the default Burst Length 16 mode."
        ],
        [
          "NOTE 16",
          "ODT=L is defined to allow On Die Termination (ODT) to persist when the device is in Power Down Mode."
        ],
        [
          "NOTE 17",
          "CID3/R17 is a multi-mode pin allowing for either 16H 3DS stacking with the CID3 bit usage or R17 for high bit density monolithic usage. These usages"
        ],
        [
          "",
          "are mutually exclusive."
        ],
        [
          "NOTE 18",
          "Write Pattern only supports BL16 and BL32."
        ],
        [
          "NOTE 19",
          "When CID3 is not used, its CA decode is VALID."
        ],
        [
          "NOTE 20",
          "In the case of a DRAM where the density or stacking doesn't require CA[13] the ball location for that function (considering the state of MIR) shall be"
        ],
        [
          "",
          "connected to VDDQ, and the DRAM shall decode CA[13]=L so that the proper selection of die and RA is provided."
        ],
        [
          "NOTE 21",
          "CID2/DDPID is a multi-mode pin allowing for either 3DS stacking with CID2 or DDP packaging with DDPID. Use of 3DS and DDP are mutually"
        ],
        [
          "",
          "exclusive."
        ],
        [
          "NOTE 22",
          "V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only."
        ],
        [
          "NOTE 23",
          "Any command using DDPID shall issue a NOP to non-selected device."
        ],
        [
          "NOTE 24",
          "NT-ODT behavior is not influenced by DDPIP value"
        ],
        [
          "NOTE 25",
          "CA[0:1] =[L:L] on the second cycle for burst ordering."
        ],
        [
          "NOTE 26",
          "When host issue MRR with CRC enabled, data comes out with CRC bit."
        ],
        [
          "NOTE 27",
          "If the Refresh Management Required bit is “0” (MR58 OP[0]=0), CA9 is only required to be valid (“V”)."
        ],
        [
          "NOTE 28",
          "If the Refresh Interval Rate indicator bit is disabled (MR4:OP[3]=0), CA8 is only required to be valid (“V”). If the Refresh Interval Rate indicator bit is"
        ],
        [
          "",
          "enabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the"
        ],
        [
          "",
          "2x refresh interval rate."
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.52541758684373
      }
    },
    {
      "page": 133,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Read Burst Cycle and Burst Address Sequence",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Burs",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Burst",
          "",
          "C1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t",
          "",
          "C3",
          "C2",
          "C1",
          "C0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Length",
          "",
          "0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Type",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1-4",
          "5-8",
          "9-12",
          "13-16",
          "17-20",
          "21-24",
          "25-28",
          "29-32"
        ],
        [
          "",
          "",
          "0",
          "0",
          "0",
          "V",
          "V",
          "0-3",
          "4-7",
          "8-B",
          "C-F",
          "10-13",
          "14-17",
          "18-1B",
          "1C-1F"
        ],
        [
          "",
          "",
          "0",
          "0",
          "1",
          "V",
          "V",
          "4-7",
          "0-3",
          "C-F",
          "8-B",
          "14-17",
          "10-13",
          "1C-1F",
          "18-1B"
        ],
        [
          "",
          "",
          "0",
          "1",
          "0",
          "V",
          "V",
          "8-B",
          "C-F",
          "0-3",
          "4-7",
          "18-1B",
          "1C-1F",
          "10-13",
          "14-17"
        ],
        [
          "",
          "",
          "0",
          "1",
          "1",
          "V",
          "V",
          "C-F",
          "8-B",
          "4-7",
          "0-3",
          "1C-1F",
          "18-1B",
          "14-17",
          "10-13"
        ],
        [
          "BL32",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1",
          "0",
          "0",
          "V",
          "V",
          "10-13",
          "14-17",
          "18-1B",
          "1C-1F",
          "0-3",
          "4-7",
          "8-B",
          "C-F"
        ],
        [
          "",
          "",
          "1",
          "0",
          "1",
          "V",
          "V",
          "14-17",
          "10-13",
          "1C-1F",
          "18-1B",
          "4-7",
          "0-3",
          "C-F",
          "8-B"
        ],
        [
          "",
          "",
          "1",
          "1",
          "0",
          "V",
          "V",
          "18-1B",
          "1C-1F",
          "10-13",
          "14-17",
          "8-B",
          "C-F",
          "0-3",
          "4-7"
        ],
        [
          "",
          "",
          "1",
          "1",
          "1",
          "V",
          "V",
          "1C-1F",
          "18-1B",
          "14-17",
          "10-13",
          "C-F",
          "8-B",
          "4-7",
          "0-3"
        ],
        [
          "",
          "SEQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0",
          "0",
          "0",
          "V",
          "V",
          "0-3",
          "4-7",
          "8-B",
          "C-F",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "0",
          "0",
          "1",
          "V",
          "V",
          "4-7",
          "0-3",
          "C-F",
          "8-B",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "0",
          "1",
          "0",
          "V",
          "V",
          "8-B",
          "C-F",
          "0-3",
          "4-7",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "0",
          "1",
          "1",
          "V",
          "V",
          "C-F",
          "8-B",
          "4-7",
          "0-3",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "BL16     in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BL32 OTF",
          "",
          "1",
          "0",
          "0",
          "V",
          "V",
          "10-13",
          "14-17",
          "18-1B",
          "1C-1F",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "1",
          "0",
          "1",
          "V",
          "V",
          "14-17",
          "10-13",
          "1C-1F",
          "18-1B",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "1",
          "1",
          "0",
          "V",
          "V",
          "18-1B",
          "1C-1F",
          "10-13",
          "14-17",
          "X",
          "X",
          "X",
          "X"
        ],
        [
          "",
          "",
          "1",
          "1",
          "1",
          "V",
          "V",
          "1C-1F",
          "18-1B",
          "14-17",
          "10-13",
          "X",
          "X",
          "X",
          "X"
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 15,
        "flavor": "stream",
        "accuracy": 99.6664556820973
      }
    },
    {
      "page": 134,
      "source": "table",
      "content": [
        [
          "BL32",
          "0\nV\nV\nV\nV\n0-7\n8-F\n17-24\n25-32"
        ],
        [
          "BL16     in",
          "X\nX\nSEQ\n0\nV\nV\nV\nV\n0-7\n8-F"
        ],
        [
          "BL32 OTF",
          "X\nX"
        ],
        [
          "",
          "1\nV\nV\nV\nV\n10-17\n18-1F"
        ],
        [
          "NOTE 1",
          "In case of BL16 in BL32 OTF mode by setting MR0[OP1:0=11], the internal write operation starts eight cycles earlier than for BL32 mode. This means that"
        ],
        [
          "",
          "the starting point for tWR and tWTR shall be pulled in by eight clocks."
        ],
        [
          "NOTE 2",
          "T: Output driver for data and strobes are in high impedance."
        ],
        [
          "NOTE 3",
          "V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins."
        ],
        [
          "NOTE 4",
          "X: Don’t Care."
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.9138496381867
      }
    },
    {
      "page": 135,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 246 — Precharge Encodings",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Abbrevia-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA Pins",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CS_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "tion",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "n",
          "CA0",
          "CA1",
          "CA2",
          "CA3",
          "CA4",
          "CA5",
          "CA6",
          "CA7",
          "CA8",
          "CA9",
          "CA10",
          "CA11",
          "CA12",
          "CA13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "Precharge All",
          "PREab",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "V",
          "V",
          "V",
          "V",
          "L",
          "CID0",
          "CID1",
          "DDPI"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "Precharge Same Bank",
          "PREsb",
          "L",
          "H",
          "H",
          "L",
          "H",
          "L",
          "CID3",
          "BA0",
          "BA1",
          "V",
          "V",
          "H",
          "CID0",
          "CID1",
          "DDPI"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CID2/"
        ],
        [
          "Precharge",
          "PREpb",
          "L",
          "H",
          "H",
          "L",
          "H",
          "H",
          "CID3",
          "BA0",
          "BA1",
          "BG0",
          "BG1",
          "BG2",
          "CID0",
          "CID1",
          "DDPI"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 17,
        "flavor": "stream",
        "accuracy": 98.24661047509773
      }
    },
    {
      "page": 135,
      "source": "table",
      "content": [
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "",
          "Data"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: 1 tCK - 10 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: 2 tCK - 0010 Pattern",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "010B: 2 tCK - 1110 Pattern (DDR4 Style)"
        ],
        [
          "",
          "",
          "",
          "011B: 3 tCK - 000010 Pattern",
          ""
        ],
        [
          "Read Preamble Settings",
          "R/W",
          "OP[2:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "100B: 4 tCK - 00001010 Pattern"
        ],
        [
          "",
          "",
          "",
          "101B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: Reserved",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: Reserved",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 87.44039121168635
      }
    },
    {
      "page": 135,
      "source": "table",
      "content": [
        [
          "",
          "",
          "t -4",
          "t -3",
          "t -2",
          "t -1",
          "t 0"
        ],
        [
          "",
          "CK_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "RL",
          "",
          ""
        ],
        [
          "1 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "10 Pattern - MR8:OP[2:0]=000b",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "2 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0010 Pattern - MR8:OP[2:0]=001b",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "2 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1110 Pattern - MR8:OP[2:0]=010b",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DDR4 Style Option",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "3 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "000010 Pattern - MR8:OP[2:0]=011b",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS_c",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "4 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "00001010 Pattern - MR8:OP[2:0]=100b",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 96.91134230034865
      }
    },
    {
      "page": 136,
      "source": "table",
      "content": [
        [
          "",
          "",
          "t -4",
          "t -3",
          "t -2",
          "t -1",
          "t 0"
        ],
        [
          "",
          "CK_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "RL",
          "",
          ""
        ],
        [
          "1 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "10 Pattern - MR8:OP[2:0]=000b",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          ""
        ],
        [
          "2 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0010 Pattern - MR8:OP[2:0]=001b",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "2 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1110 Pattern - MR8:OP[2:0]=010b",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DDR4 Style Option",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "3 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "000010 Pattern - MR8:OP[2:0]=011b",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ],
        [
          "4 tCK Preamble:",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "00001010 Pattern - MR8:OP[2:0]=100b",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.3823709075026
      }
    },
    {
      "page": 136,
      "source": "table",
      "content": [
        [
          "",
          "",
          "t -4",
          "t -3",
          "t -2",
          "t -1",
          "t 0"
        ],
        [
          "",
          "CK_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "CWL",
          ""
        ],
        [
          "2 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 0.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ],
        [
          "3 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 0.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ],
        [
          "4 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 0.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.9026870216963
      }
    },
    {
      "page": 137,
      "source": "table",
      "content": [
        [
          "",
          "CK_t,",
          "t -4",
          "t -3",
          "t -2",
          "t -1",
          "t 0"
        ],
        [
          "",
          "CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "CWL",
          ""
        ],
        [
          "2 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 1.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ],
        [
          "3 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 1.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ],
        [
          "4 tCK Preamble",
          "DQS_t,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "w/ 1.5 tCK Postamble",
          "DQS_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.73822516494332
      }
    },
    {
      "page": 138,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 110",
          ""
        ],
        [
          "4.5",
          "Interamble"
        ],
        [
          "The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of",
          ""
        ],
        [
          "DQS_t with data valid), and it requires a postamble after the last latching edge. The preamble and",
          ""
        ],
        [
          "postamble options are set via Mode Register Write commands. Additionally, the postamble and preamble",
          ""
        ],
        [
          "configured size shall NOT force the HOST to add command gaps in the command interval just to satisfy",
          ""
        ],
        [
          "postamble or preamble settings. (i.e., Preamble=4tCK + Postamble=1.5tCK shall not force tCCD+5).",
          ""
        ],
        [
          "4.5.1   Read Interamble Timing Diagrams",
          ""
        ],
        [
          "In Read to Read operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command",
          ""
        ],
        [
          "shall disappear to create consecutive DQS latching edge for seamless burst operations.",
          ""
        ],
        [
          "In the case of Read to Read operations with command interval of tCCD+1, tCCD+2, etc., if the postamble",
          ""
        ],
        [
          "and preambles overlap, the toggles take precedence over static preambles.",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 25.154648654383536
      }
    },
    {
      "page": 138,
      "source": "table",
      "content": [
        [
          "Post=0.5, Pre=1",
          "",
          "",
          ""
        ],
        [
          "Post=0.5, Pre=2",
          "",
          "",
          "Postamble touches Preamble"
        ],
        [
          "Post=0.5, Pre=2",
          "",
          "",
          ""
        ],
        [
          "DDR4 Style",
          "",
          "",
          "Postamble touches Preamble"
        ],
        [
          "Post=0.5, Pre=3",
          "",
          "",
          "Postamble overlaps Preamble by 1"
        ],
        [
          "",
          "",
          "",
          "Full postamble, shortened preamble"
        ],
        [
          "Post=0.5, Pre=4",
          "",
          "",
          "Postamble overlaps Preamble by 2"
        ],
        [
          "",
          "",
          "",
          "Full postamble, preamble shortened by 2"
        ],
        [
          "",
          "Pre=2",
          "Post=1.5",
          ""
        ],
        [
          "Post=1.5, Pre=1, 2, 3, 4",
          "",
          "",
          "Strobes toggle in all cases"
        ],
        [
          "",
          "shown",
          "shown",
          ""
        ],
        [
          "",
          "",
          "",
          "Postamble"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 139,
      "source": "table",
      "content": [
        [
          "4.5.1   Read Interamble Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(DDR4 style)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(DDR4 style)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 2"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "",
          "D0",
          "D1",
          "D2 D13 D14",
          "D15",
          "D0",
          "D1",
          "D2 D13 D14 D15",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble"
        ],
        [
          "",
          "",
          "",
          "",
          "Gap = 3CLK",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Preamble"
        ]
      ],
      "meta": {
        "rows": 28,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.86052174230457
      }
    },
    {
      "page": 139,
      "source": "table",
      "content": [
        [
          "Post = 0.5,",
          ""
        ],
        [
          "Pre = 3",
          ""
        ],
        [
          "Post = 0.5,",
          "Postamble touches preamble"
        ],
        [
          "Pre = 4",
          ""
        ],
        [
          "Post = 1.5,",
          ""
        ],
        [
          "Pre = 2",
          ""
        ],
        [
          "Post = 1.5,",
          ""
        ],
        [
          "Pre = 2",
          ""
        ],
        [
          "(DDR4 style)",
          ""
        ],
        [
          "Post = 1.5,",
          "Postamble touches preamble"
        ],
        [
          "Pre = 3",
          ""
        ],
        [
          "Post = 1.5,",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 4",
          "Full postamble, preamble shortened"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 140,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 112",
          ""
        ],
        [
          "4.5.2",
          "Write Interamble Timing Diagrams"
        ],
        [
          "In Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd",
          ""
        ],
        [
          "command shall disappear to create consecutive DQS latching edge for seamless burst operations.",
          ""
        ],
        [
          "In the case of Write to Write operations with command interval of tCCD+1, tCCD+2, etc., if the postamble",
          ""
        ],
        [
          "and preambles overlap, the toggles take precedence over static preambles.",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 41.51131809595117
      }
    },
    {
      "page": 140,
      "source": "table",
      "content": [
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 2"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened by 2"
        ],
        [
          "Post = 1.5,",
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 2"
        ],
        [
          "Pre = 2, 3",
          "shown",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened by 1 or 2"
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 3"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4tCK preamble is TBD"
        ],
        [
          "",
          "D0",
          "D1",
          "D2 D13 D14",
          "D15",
          "D0",
          "D1",
          "D2 D13 D14 D15",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble"
        ],
        [
          "",
          "",
          "",
          "",
          "Gap = 2CLK",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Preamble"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 98.6581410773077
      }
    },
    {
      "page": 140,
      "source": "table",
      "content": [
        [
          "",
          "Figure 23 — Example of Consecutive Writes Operation: tCCD=Min+2",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 2"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "",
          "D0",
          "D1",
          "D2 D13 D14",
          "D15",
          "D0",
          "D1",
          "D2 D13 D14 D15",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble"
        ],
        [
          "",
          "",
          "",
          "",
          "Gap = 3CLK",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Preamble"
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 96.43149207455582
      }
    },
    {
      "page": 141,
      "source": "table",
      "content": [
        [
          "4.5.2   Write Interamble Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 0.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pre = 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble touches preamble"
        ],
        [
          "Pre = 3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Post = 1.5,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble overlaps preamble by 1"
        ],
        [
          "Pre = 4",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Full postamble, preamble shortened"
        ],
        [
          "",
          "D0",
          "D1",
          "D2 D13 D14",
          "D15",
          "D0",
          "D1",
          "D2 D13 D14 D15",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Postamble"
        ],
        [
          "",
          "",
          "",
          "",
          "Gap = 4CLK",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Preamble"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 96.2905916525885
      }
    },
    {
      "page": 142,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 114",
          ""
        ],
        [
          "4.7",
          "Read Operation"
        ],
        [
          "The Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation",
          ""
        ],
        [
          "is initiated by the Read Command during which the beginning column address and bank/group address for",
          ""
        ],
        [
          "the data to be retrieved from the array is provided. The data is driven by the DRAM on its DQ pins RL",
          ""
        ],
        [
          "(CL) cycles after the Read Command along with the proper waveform on the DQS inputs. Read Latency",
          ""
        ],
        [
          "(RL or CL) is defined from the Read command to data and is not affected by the Read DQS offset timing",
          ""
        ],
        [
          "(MR40 OP[2:0]).",
          ""
        ],
        [
          "4.7.1   Read Burst Operation",
          ""
        ],
        [
          "During a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF",
          ""
        ],
        [
          "(optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode.",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 28.996302488809796
      }
    },
    {
      "page": 142,
      "source": "table",
      "content": [
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "t a+8",
          "t a+9",
          "t a+10",
          "t b",
          "t b+1",
          "t b+2",
          "tb+3",
          "tb+4",
          "tb+5",
          "tb+6",
          "tb+7",
          "tb+8",
          "tb+9",
          "tb+10",
          "tb+11",
          "tb+12"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,BG\nCA[13:0]",
          "CA,\nBL,AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "Read",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D13\nD14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 97.57591766263957
      }
    },
    {
      "page": 143,
      "source": "table",
      "content": [
        [
          "4.7.1   Read Burst Operation (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a\nt a+1\nt a+2\nt a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t b",
          "t b+1",
          "t b+2\nt b+3\nt c",
          "t c+1",
          "t c+2",
          "t c+3",
          "td",
          "td+1",
          "td+2\ntd+3\nte\nte+1",
          "te+2",
          "te+3",
          "te+4",
          "te+5"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ-0",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nREAD-1",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES",
          "DES\nDES\nDES",
          "DES",
          "DES DES",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Matched - Read DQS Offset Timing set to 0 Clock",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "tRPST",
          "",
          "",
          "",
          "tRPRE",
          "",
          "tRPST",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rank 0 DQS",
          "",
          "",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "trans",
          "",
          "",
          "DQS_RTT_OFF",
          "",
          "trans",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          ""
        ],
        [
          "Rank 1 DQS",
          "",
          "",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "",
          "DQS_RTT_OFF",
          "",
          "",
          "trans",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 23,
        "flavor": "stream",
        "accuracy": 92.69067606112988
      }
    },
    {
      "page": 143,
      "source": "table",
      "content": [
        [
          "",
          "D0\nD1\nD2 D11 D12 D13 D14 D15"
        ],
        [
          "Rank 1 DQ",
          ""
        ],
        [
          "",
          "trans\ntrans\ntrans\ntrans\nRTT_PARK\nRTT_NOM_RD\nRTT_OFF\nRTT_PARK\nRTT_PARK"
        ],
        [
          "NOTE 1",
          "BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble"
        ],
        [
          "NOTE 2",
          "DES commands are shown for ease of illustration; other commands may be valid at these times."
        ],
        [
          "NOTE 3",
          "Two different examples are shown side by side, the top with the default setting for Read DQS Offset = 0 Clock, the lower with a 1 Clock"
        ],
        [
          "",
          "setting. In the lower case, the DQS is started 1 clock earlier than normal with respect to RL (CL)."
        ],
        [
          "NOTE 4",
          "In both cases, the Data does not move"
        ],
        [
          "",
          "Figure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.0522358572548
      }
    },
    {
      "page": 144,
      "source": "table",
      "content": [
        [
          "4.7.2   Burst Read Operation Followed by a Precharge (Con’td)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3\nt b+4",
          "t b+5",
          "t b+6",
          "t b+7",
          "t b+8",
          "tb+9",
          "tb+10",
          "tb+11",
          "tb+12\ntb+13",
          "",
          "tc",
          "tc+1",
          "tc+2",
          "tc+3",
          ""
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RA,",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "CA,",
          "",
          "",
          "",
          "",
          "BA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "RA",
          "",
          ""
        ],
        [
          "",
          "",
          "BL,AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "READ",
          "DES",
          "DES",
          "DES",
          "DES",
          "PRE",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "",
          "ACT",
          "DES",
          "DES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tRTP",
          "",
          "",
          "",
          "",
          "",
          "tRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RL= CL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "BC8 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RPRE\nt",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\n D2",
          "D3\n D4",
          "D5\n D6",
          "D7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "BL16 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\n D2",
          "D3\n D4",
          "D5\n D6",
          "D8\nD7",
          "D9\n D10",
          "D11\n D12",
          "D14\nD13",
          "D15",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 93.36866439461903
      }
    },
    {
      "page": 145,
      "source": "table",
      "content": [
        [
          "",
          "Table 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "",
          "DDR5-3200",
          "DDR5-3600\nDDR5-4000",
          "",
          "DDR5-4400",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Min\nMax\nMin\nMax",
          "Min",
          "Max",
          "Min\nMax",
          "Units",
          "Note"
        ],
        [
          "DQS_t, DQS_c rising edge",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "output timing location from",
          "tDQSCK",
          "-0.240",
          "0.240",
          "-0.252 0.252 -0.270 0.270",
          "-0.286",
          "0.286",
          "-0.300 0.300",
          "tCK",
          "1,4,5"
        ],
        [
          "rising CK_t, CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t, DQS_c rising edge",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSCKi",
          "-",
          "0.410",
          "-\n0.430\n-\n0.460",
          "-",
          "0.475",
          "-\n0.490",
          "tCK",
          "2,3,4,5"
        ],
        [
          "output variance window",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 1 Measured over full VDD and Temperature spec ranges.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 94.40126983705801
      }
    },
    {
      "page": 145,
      "source": "table",
      "content": [
        [
          "rising CK_t, CK_c",
          "",
          ""
        ],
        [
          "DQS_t, DQS_c rising edge",
          "",
          ""
        ],
        [
          "",
          "tDQSCKi\n-\n0.410\n-\n0.430\n-\n0.460\n-\n0.475\n-",
          "0.490"
        ],
        [
          "output variance window",
          "",
          ""
        ],
        [
          "NOTE 1 Measured over full VDD and Temperature spec ranges.",
          "",
          ""
        ],
        [
          "",
          "NOTE 2 Measured for a given DRAM part, and for each DQS_t/DQS_c pair in case of x16 (part variation is excluded).",
          ""
        ],
        [
          "NOTE 3",
          "These parameters are verified by design and characterization, and may not be subject to production test.",
          ""
        ],
        [
          "NOTE 4",
          "Assume no jitter on input clock signals to the DRAM.",
          ""
        ],
        [
          "NOTE 5",
          "Refer to Section 4.7.1 READ Burst Operation.",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 87.573026910227
      }
    },
    {
      "page": 146,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "Page 118",
          "",
          ""
        ],
        [
          "4.7.2.1   CLK to Read DQS Timing Parameters (Cont’d)",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          ""
        ],
        [
          "",
          "tDQSCK,MIN\ntDQSCK,MAX",
          "tDQSCK,MIN\ntDQSCK,MAX"
        ],
        [
          "",
          "tDQSCKi",
          "tDQSCKi"
        ],
        [
          "tDQSCK max",
          "Rising Strobe",
          "Rising Strobe"
        ],
        [
          "",
          "Variance",
          "Variance"
        ],
        [
          "",
          "Window",
          "Window"
        ],
        [
          "",
          "tDQSCKi",
          "tDQSCKi"
        ],
        [
          "",
          "",
          "Rising Strobe"
        ],
        [
          "tDQSCK center",
          "Rising Strobe",
          ""
        ],
        [
          "",
          "Variance",
          "Variance"
        ],
        [
          "",
          "Window",
          "Window"
        ],
        [
          "",
          "tDQSCKi",
          "tDQSCKi"
        ],
        [
          "",
          "",
          "Rising Strobe"
        ],
        [
          "tDQSCK min",
          "Rising Strobe",
          ""
        ],
        [
          "",
          "Variance",
          "Variance"
        ],
        [
          "",
          "Window",
          "Window"
        ],
        [
          "",
          "tDQSCK",
          "tDQSCK"
        ],
        [
          "",
          "tQSH(DQS_t)",
          "tQSL(DQS_t)"
        ],
        [
          "DQS_c",
          "",
          ""
        ],
        [
          "DQS_t",
          "tQH",
          "tQH"
        ],
        [
          "",
          "tDQSQ",
          "tDQSQ"
        ],
        [
          "Associated",
          "",
          ""
        ],
        [
          "DQ Pins",
          "",
          ""
        ],
        [
          "",
          "Figure 32 — TDQSCK Timing Definition",
          ""
        ]
      ],
      "meta": {
        "rows": 28,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 97.49454425026003
      }
    },
    {
      "page": 147,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 119"
        ],
        [
          "4.7.3",
          "Read Burst Operation for Optional BL32 Mode",
          ""
        ],
        [
          "The following read timing diagrams cover write timings for fixed BL32 BL32 in BL32 OTF mode and",
          "",
          ""
        ],
        [
          "BL16 in BL32 OTF mode for x4 devices only.",
          "",
          ""
        ],
        [
          "In these read timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
          "",
          ""
        ],
        [
          "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
          "",
          ""
        ],
        [
          "appropriate.",
          "",
          ""
        ],
        [
          "A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed",
          "",
          ""
        ],
        [
          "in the system then a dummy ODT command must be issued to the non-target rank for second half of the",
          "",
          ""
        ],
        [
          "transfer of BL32",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 45.97004979168271
      }
    },
    {
      "page": 147,
      "source": "table",
      "content": [
        [
          "transfer of BL32",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+11",
          "ta+12",
          "ta+13",
          "ta+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,BG\nCA[13:0]",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES",
          "",
          "READ",
          "DES",
          "DES",
          "DES",
          "",
          "DES",
          "DES",
          "DES",
          "",
          "",
          "",
          "DES",
          "DES",
          "",
          "",
          "",
          "DES",
          "",
          "",
          "",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "",
          "",
          "DES",
          "DES",
          "DES",
          "",
          "",
          "DES",
          "DES",
          "DES",
          "",
          "DES",
          "DES",
          "DES",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Dummy)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS1_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 30,
        "flavor": "stream",
        "accuracy": 96.81135395511919
      }
    },
    {
      "page": 147,
      "source": "table",
      "content": [
        [
          "CS1_n",
          ""
        ],
        [
          "NOTE 1",
          "DES commands are shown for ease of illustration; other commands may be valid at these times."
        ],
        [
          "NOTE 2",
          "A dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command."
        ],
        [
          "NOTE 3",
          "The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer."
        ],
        [
          "NOTE 4",
          "C10 is used for burst ordering and can be LOW or HIGH for the first RD command. C10 for the dummy RD command must be the"
        ],
        [
          "",
          "opposite value from the first RD command."
        ],
        [
          "NOTE 5",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only."
        ],
        [
          "",
          "Figure 33 — Read Timing for Fixed BL32 and BL32 in BL32 OTF mode"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 148,
      "source": "table",
      "content": [
        [
          "4.7.3   Read Burst Operation for Optional BL32 Mode (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+11",
          "ta+12",
          "ta+13",
          "ta+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]\nBG=1",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "BG=2",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "READ",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCCD_S",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 30,
        "flavor": "stream",
        "accuracy": 96.81375533805641
      }
    },
    {
      "page": 149,
      "source": "table",
      "content": [
        [
          "4.7.3   Read Burst Operation for Optional BL32 Mode   (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+11",
          "ta+12",
          "ta+13",
          "ta+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "CA,BL,\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP=L",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 30,
        "flavor": "stream",
        "accuracy": 98.48056179604335
      }
    },
    {
      "page": 149,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 252 — Minimum Read and Write Command Timings",
          "",
          ""
        ],
        [
          "Bank",
          "Timing",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400",
          "Units",
          "Notes"
        ],
        [
          "Group",
          "Parameter",
          "",
          "",
          ""
        ],
        [
          "",
          "Minimum",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1,3,4"
        ],
        [
          "",
          "Read to Write",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          ""
        ],
        [
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL + WBL/2 + tWTR_L",
          "",
          "2,4,5"
        ],
        [
          "same",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "Write to Read AP, same",
          "CWL + WBL/2 + tWTRA",
          "",
          "2,4,6"
        ],
        [
          "",
          "bank",
          "",
          "",
          ""
        ],
        [
          "",
          "Minimum",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "1,3,4"
        ],
        [
          "",
          "Read to Write",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          ""
        ],
        [
          "different",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "2,4"
        ],
        [
          "",
          "Write to Read",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 99.32863814023234
      }
    },
    {
      "page": 149,
      "source": "table",
      "content": [
        [
          "",
          "Minimum\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset)"
        ],
        [
          "",
          "1,3,4"
        ],
        [
          "",
          "Read to Write\n+ (tRPST - 0.5tCK) + tWPRE"
        ],
        [
          "different",
          ""
        ],
        [
          "",
          "Minimum"
        ],
        [
          "",
          "CWL + WBL/2 + tWTR_S\n2,4"
        ],
        [
          "",
          "Write to Read"
        ],
        [
          "NOTE 1",
          "RBL: Read burst length associated with Read command"
        ],
        [
          "",
          "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 2 WBL: Write burst length associated with Write command",
          ""
        ],
        [
          "",
          "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 3",
          "The following is considered for tRTW equation"
        ],
        [
          "",
          "1tCK needs to be added due to tDQS2CK"
        ],
        [
          "",
          "Read DQS offset timing can pull in the tRTW timing"
        ],
        [
          "",
          "1tCK needs to be added when 1.5tCK postamble"
        ],
        [
          "NOTE 4",
          "CWL=CL-2"
        ],
        [
          "NOTE 5",
          "tWTRA must be satisfied instead of tWTR_L for same bank access when Read w/AutoPrecharge"
        ],
        [
          "NOTE 6",
          "tWTRA = tWR - tRTP, allows the precharge generated by the Read AutoPrecharge to meet tWR from the preceding Write when it"
        ],
        [
          "",
          "occurs within the same bank."
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.45552168069594
      }
    },
    {
      "page": 150,
      "source": "table",
      "content": [
        [
          "4.7.4   Read and Write Command Interval (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t0",
          "t1",
          "t2",
          "t3",
          "",
          "ta",
          "ta+1",
          "ta+2",
          "ta+3",
          "ta+4",
          "ta+5",
          "ta+6\nta+7",
          "ta+8",
          "ta+9",
          "t",
          "a+10\nta+11",
          "t",
          "b",
          "tb+1",
          "tb+2",
          "tb+3",
          "tb+4",
          "tc",
          "tc+1",
          "tc+2",
          "tc+4\ntc+3",
          "tc+5",
          "tc+6",
          "tc+7",
          "tc+8",
          "tc+9",
          "tc+10",
          "tc+11",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "te",
          "te+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE",
          "DES",
          "",
          "DES DES DES",
          "",
          "",
          "DES DES DES DES DES DES DES DES DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES DES",
          "",
          "",
          "READ",
          "",
          "DES DES DES DES",
          "",
          "",
          "",
          "DES DES DES DES DES DES DES DES DES DES DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "PRE DES DES DES DES",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWTR_S, tWTR_L",
          "",
          "",
          "",
          "",
          "CL",
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "BC8 OTF Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D3\nD4",
          "D5\nD6",
          "D7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD3\nD4",
          "D5\nD6\nD7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BL16 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D4\nD3",
          "D6\nD5",
          "D7\nD8",
          "D9 D10 D11 D12 D13",
          "",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD3\nD4",
          "D5\nD6\nD7",
          "D8",
          "D9 D10 D11 D12 D13",
          "",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 40,
        "flavor": "stream",
        "accuracy": 88.58443118389877
      }
    },
    {
      "page": 150,
      "source": "table",
      "content": [
        [
          "CK_t,",
          "t0",
          "t1",
          "t2",
          "t3",
          "ta",
          "ta+1",
          "ta+2",
          "ta+3",
          "ta+4",
          "ta+5",
          "ta+6",
          "ta+7",
          "ta+8",
          "ta+9",
          "t",
          "a+10",
          "ta+11",
          "t",
          "b",
          "tb+1",
          "tb+2",
          "tb+3",
          "tb+4",
          "tc",
          "tc+1",
          "tc+2",
          "tc+3",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "td+4",
          "td+5\ntd+6",
          "td+7",
          "td+8",
          "td+9",
          "td+10",
          "td+11",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "te+4"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RA,",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "RA",
          ""
        ],
        [
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP=L",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE",
          "DES",
          "",
          "DES DES DES",
          "",
          "",
          "DES DES DES DES DES DES DES DES DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES DES",
          "",
          "",
          "",
          "READ",
          "",
          "DES DES DES DES",
          "",
          "",
          "",
          "DES DES DES DES DES DES DES DES DES DES DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "DES DES DES DES",
          "",
          "",
          "",
          "ACT",
          "DES DES"
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWTRA",
          "",
          "",
          "",
          "",
          "",
          "tRTP",
          "",
          "Precharge",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CL",
          "",
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "BC8 OTF Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D3\nD4",
          "D5\nD6",
          "D7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D3\nD4\nD5",
          "D6\nD7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BL16 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D4\nD3",
          "D6\nD5",
          "D7\nD8",
          "D9 D10 D11 D12 D13",
          "",
          "",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D3\nD4\nD5",
          "D6\nD7\nD8",
          "D9 D10 D11 D12 D13",
          "",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 44,
        "flavor": "stream",
        "accuracy": 87.48082279663747
      }
    },
    {
      "page": 151,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 123"
        ],
        [
          "4.7.5",
          "Read and Write Command Interval for Optional BL32 Modes",
          ""
        ],
        [
          "",
          "Table 253 — Minimum Read to Read Timings – Same Bank Group",
          ""
        ],
        [
          "",
          "To",
          ""
        ],
        [
          "",
          "From\nUnits",
          "Notes"
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode",
          ""
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\ntCCD_L\ntCCD_L",
          "1"
        ],
        [
          "",
          "BL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks",
          "1"
        ],
        [
          "NOTE 1",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
          ""
        ],
        [
          "",
          "Table 254 — Minimum Read to Read Timings – Different Bank Group",
          ""
        ],
        [
          "",
          "To",
          ""
        ],
        [
          "",
          "From\nUnits",
          "Notes"
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode",
          ""
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S",
          "1"
        ],
        [
          "",
          "BL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks",
          "1"
        ],
        [
          "NOTE 1",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
          ""
        ],
        [
          "",
          "Table 255 — Minimum Write to Write Timings – Same Bank Group",
          ""
        ],
        [
          "",
          "To",
          ""
        ],
        [
          "",
          "From\nUnits",
          "Notes"
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode",
          ""
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\ntCCD_L_WR\ntCCD_L_WR",
          "1"
        ],
        [
          "",
          "BL32 in BL32 OTF Mode\nTBD\nTBD",
          "1"
        ],
        [
          "NOTE 1",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
          ""
        ],
        [
          "DDR5 x8 and x16 devices will have different write to write same bank group timings, based on whether",
          "",
          ""
        ],
        [
          "the second write requires a read-modify-write (RMW), the Burst Length mode of the device set by MR0:",
          "",
          ""
        ],
        [
          "OP[1:0], and whether data masking is enabled by MR5:OP[5]. BL16 Partial Writes and BC8 Writes",
          "",
          ""
        ],
        [
          "require a RMW on x8/x16 devices. BL16 non-partial writes do not require RMW. See Section 13.3 for",
          "",
          ""
        ],
        [
          "details on parametric timings.",
          "",
          ""
        ],
        [
          "",
          "Table 256 — Minimum Write to Write Same Bank Group Timings, x8/x16 Devices",
          ""
        ],
        [
          "",
          "To",
          ""
        ],
        [
          "",
          "From\nUnits",
          "Notes"
        ],
        [
          "",
          "BC8\nBL16 Partial Write\nBL16 not Partial Write",
          ""
        ],
        [
          "",
          "BC8 or BL16\ntCCD_L_WR\ntCCD_L_WR\ntCCD_L_WR2",
          ""
        ],
        [
          "",
          "Table 257 — Minimum Write to Write Timings – Different Bank Group",
          ""
        ],
        [
          "",
          "To",
          ""
        ],
        [
          "",
          "From\nUnits",
          "Notes"
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode",
          ""
        ],
        [
          "",
          "BL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S",
          "1"
        ],
        [
          "",
          "BL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks",
          "1"
        ],
        [
          "NOTE 1",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 93.92965655750629
      }
    },
    {
      "page": 152,
      "source": "table",
      "content": [
        [
          "Table 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DDR5 \nDDR5",
          "",
          ""
        ],
        [
          "Logical",
          "Bank",
          "",
          "Timing",
          "DDR5 \nDDR5 \nDDR5",
          "",
          ""
        ],
        [
          "",
          "",
          "Parameter Name",
          "",
          "4400 \n4800",
          "Units",
          "Note"
        ],
        [
          "Rank",
          "Group",
          "",
          "Parameter",
          "3200 3DS\n3600 3DS\n4000 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "3DS\n3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "same",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "different",
          "",
          "",
          "See Section 13.3 for timing parameters by speed grade",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "for 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Read to Read",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Write to Write",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "different",
          "or differ-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ent",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.83261794732628
      }
    },
    {
      "page": 153,
      "source": "table",
      "content": [
        [
          "Table 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Logical",
          "Bank",
          "",
          "Timing",
          "DDR5 \nDDR5 \nDDR5 \nDDR5",
          "",
          ""
        ],
        [
          "",
          "",
          "Parameter Name",
          "",
          "",
          "Units",
          "Note"
        ],
        [
          "Rank",
          "Group",
          "",
          "Parameter",
          "5200 3DS\n5600 3DS\n6000 3DS\n6400 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "same",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "different",
          "",
          "",
          "See Section 13.3 for timing parameters by speed",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "grade for 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Read to Read",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Write to Write",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "different",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "or different",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 44,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.76693023069468
      }
    },
    {
      "page": 154,
      "source": "table",
      "content": [
        [
          "Table 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DDR5 \nDDR5",
          "",
          ""
        ],
        [
          "Logical",
          "Bank",
          "",
          "Timing",
          "DDR5 \nDDR5 \nDDR5",
          "",
          ""
        ],
        [
          "",
          "",
          "Parameter Name",
          "",
          "4400 \n4800",
          "Units",
          "Note"
        ],
        [
          "Rank",
          "Group",
          "",
          "Parameter",
          "3200 3DS\n3600 3DS\n4000 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "3DS\n3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "same",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "different",
          "",
          "",
          "See Section 13.3 for timing parameters by speed grade",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "for 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Read to Read",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Write to Write",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "different",
          "or differ-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ent",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.83613287808393
      }
    },
    {
      "page": 155,
      "source": "table",
      "content": [
        [
          "Table 261 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Logical",
          "Bank",
          "",
          "Timing",
          "DDR5 \nDDR5 \nDDR5 \nDDR5",
          "",
          ""
        ],
        [
          "",
          "",
          "Parameter Name",
          "",
          "",
          "Units",
          "Note"
        ],
        [
          "Rank",
          "Group",
          "",
          "Parameter",
          "5200 3DS\n5600 3DS\n6000 3DS\n6400 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_L_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "same",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "different",
          "",
          "",
          "See Section 13.3 for timing parameters by speed",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "grade for 3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_slr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Read to Read",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_dlr",
          "Write to Write",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "same",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "different",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "or different",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_RTW_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Read to Write",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Minimum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCCD_S_WTR_dlr",
          "",
          "",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "Write to Read",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 44,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.77063235864308
      }
    },
    {
      "page": 156,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 128",
          ""
        ],
        [
          "4.8.1   Write Data Mask (Cont’d)",
          ""
        ],
        [
          "The WR_partial = Low as part of the write command must be used in conjunction with the DM_n data.",
          ""
        ],
        [
          "The WR_partial = Low is to help DRAM start an internal read for 'read modify write' during masked",
          ""
        ],
        [
          "writes. If WR_partial = High during write, then the mask data on DM_n must be high. If DM is disabled,",
          ""
        ],
        [
          "MR5 OP[5] = 0, WR_Partial must be “H”. DM_n may be high or low.",
          ""
        ],
        [
          "4.8.2",
          "Write Burst Operation"
        ],
        [
          "The following write timing diagrams are to help understand the meaning of each write parameter; the",
          ""
        ],
        [
          "diagrams are just examples. The details of each parameter are defined separately.",
          ""
        ],
        [
          "In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
          ""
        ],
        [
          "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
          ""
        ],
        [
          "appropriate.",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 31.547432438312498
      }
    },
    {
      "page": 156,
      "source": "table",
      "content": [
        [
          "appropriate.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "t a+8",
          "t a+9",
          "t a+10",
          "t b",
          "t b+1\nt b+2",
          "tb+3",
          "tb+4",
          "tb+5",
          "tb+6",
          "tb+7",
          "tb+8",
          "tb+9",
          "tb+10",
          "tb+11",
          "tb+12"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,BG\nCA[13:0]",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WRITE",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "CMD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD13",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 97.26405042936953
      }
    },
    {
      "page": 157,
      "source": "table",
      "content": [
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "t a+8",
          "t a+9",
          "t a+10",
          "t a+11",
          "t a+12",
          "t a+13",
          "t a+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18",
          "ta+19",
          "tb",
          "tb+1",
          "tb+2",
          "tb+3"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,BG\nCA[13:0]",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "",
          ""
        ],
        [
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "WRITE",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "PRE",
          "DES",
          "DES\nDES"
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "WL=CWL=(CL-2)",
          "",
          "",
          "",
          "",
          "",
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWR",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP"
        ],
        [
          "",
          "BC8 OTF Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD3",
          "D4\nD5",
          "D6\nD7",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BL16 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD3",
          "D4\nD5",
          "D6\nD7",
          "D8\nD9",
          "D10\nD11",
          "D12\nD13",
          "D14\nD15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 94.01527963531679
      }
    },
    {
      "page": 158,
      "source": "table",
      "content": [
        [
          "",
          "T0",
          "",
          "T1",
          "T17",
          "",
          "T18",
          "",
          "T19",
          "",
          "T20",
          "T21",
          "Ta",
          "Ta+1",
          "Tb",
          "Tb+1",
          "Tb+2"
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA3",
          "",
          "WRITE",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "CWL = CL - 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "tDQSoffset",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tDQoffset,min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          ""
        ],
        [
          "tDQSS,min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tDQSS,min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DIN",
          "",
          "DIN\nDIN",
          "",
          "DIN\nDIN",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n",
          "",
          "n + 2\nn + 3",
          "",
          "n + 14\nn + 15",
          ""
        ],
        [
          "DM_n2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tDQoffset,nom",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          ""
        ],
        [
          "tDQSS,nom",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DIN",
          "DIN",
          "DIN",
          "DIN\nDIN",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n",
          "n + 2",
          "n + 12",
          "n + 14",
          "n + 15"
        ],
        [
          "DM_n2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 17,
        "flavor": "stream",
        "accuracy": 94.49975009940165
      }
    },
    {
      "page": 158,
      "source": "table",
      "content": [
        [
          "",
          "DM_n2"
        ],
        [
          "",
          "Time Break\nTransitioning Data\nDon’t Care"
        ],
        [
          "NOTE 1",
          "BL=16, Preamble=2CK - 0010 pattern, Postamble=1.5CK,"
        ],
        [
          "NOTE 2",
          "DES commands are shown for ease of illustration, other commands may be valid at these times."
        ],
        [
          "NOTE 3",
          "tDQSS must be met at each rising clock edge."
        ],
        [
          "NOTE 4",
          "Figure assumes DRAM internal WL training complete."
        ],
        [
          "NOTE 5",
          "DQ/DM_n pulse timing and DQS to DQ skew defined by Rx Strobe Jitter Sensitivity Specifications for the respective speed bin."
        ],
        [
          "",
          "Figure 45 — DDR5 Write Timing Parameters"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 159,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Page 131"
        ],
        [
          "4.8.4",
          "Write Burst Operation for Optional BL32 Mode",
          ""
        ],
        [
          "The following write timing diagrams cover write timings for fixed BL32, BL32 in BL32 OTF mode and",
          "",
          ""
        ],
        [
          "BL16 in BL32 OTF mode for x4 devices only.",
          "",
          ""
        ],
        [
          "In these write timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS",
          "",
          ""
        ],
        [
          "and DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be",
          "",
          ""
        ],
        [
          "appropriate.",
          "",
          ""
        ],
        [
          "A dummy CAS command is required for second half of the transfer of BL32. If non-target ODT is needed",
          "",
          ""
        ],
        [
          "in the system then a dummy ODT command must be issued to the non-target rank for second half of the",
          "",
          ""
        ],
        [
          "transfer of BL32",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 41.04490800966937
      }
    },
    {
      "page": 159,
      "source": "table",
      "content": [
        [
          "transfer of BL32",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1\nt 2\nt 3\nt 4",
          "t 5\nt 6\nt 7\nt 8\nt 9\nt 10",
          "t a\nt a+1",
          "t a+2",
          "",
          "t a+3",
          "",
          "t a+4",
          "",
          "t a+5",
          "",
          "t a+6",
          "",
          "t a+7",
          "",
          "ta+8",
          "",
          "ta+9",
          "",
          "ta+10",
          "",
          "ta+11",
          "",
          "ta+12",
          "",
          "ta+13",
          "",
          "ta+14",
          "",
          "ta+15",
          "",
          "ta+16",
          "",
          "ta+17",
          "",
          "ta+18"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "WR_P,",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "CA,BL,\nBA,BG",
          "CA,BL,\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES\nDES\nDES",
          "WRITE \nDES\nDES\nDES",
          "DES\nDES",
          "",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES"
        ],
        [
          "",
          "WRITE",
          "DES",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "",
          "",
          "",
          "DES",
          "",
          "DES",
          "",
          "DES",
          "",
          ""
        ],
        [
          "",
          "",
          "(Dummy)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "8 Clocks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "WL= CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS1_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BL32 Operation:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST"
        ],
        [
          "DQ",
          "",
          "",
          "",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10",
          "D11",
          "D12",
          "D13",
          "D14",
          "D15",
          "D16",
          "D17",
          "D18",
          "D19",
          "D20",
          "D21",
          "D22",
          "D23",
          "D24",
          "D25",
          "D26",
          "D27",
          "D28",
          "D29",
          "D30",
          "D31",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 37,
        "flavor": "stream",
        "accuracy": 88.31488286846658
      }
    },
    {
      "page": 159,
      "source": "table",
      "content": [
        [
          "",
          "tWPRE",
          "tWPST"
        ],
        [
          "DQ",
          "D8\nD9\n D14\n D0\nD1\n D10\nD11\n D12\nD13\n D24\nD25\n D2\nD3\n D4\nD5\n D6\nD7\n D16\nD17\n D26\nD27\n D28\nD29\n D30\nD31\n D22\nD23\nD15\n D18\nD19\n D20\nD21",
          ""
        ],
        [
          "NOTE 1",
          "BL=32, 2tCK Preamble, 1.5tCK Postamble",
          ""
        ],
        [
          "NOTE 2",
          "DES commands are shown for ease of illustration; other commands may be valid at these times.",
          ""
        ],
        [
          "NOTE 3",
          "A dummy WR command is required for the second half of the transfer with a delay of 8 clocks from the first WR command.",
          ""
        ],
        [
          "NOTE 4",
          "The figure also shows a dummy ODT command being issued to non-target rank 1 for the second half of the transfer.",
          ""
        ],
        [
          "NOTE 5",
          "C10 is used for burst ordering and must be LOW for the first WR command.",
          ""
        ],
        [
          "NOTE 6",
          "DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.",
          ""
        ],
        [
          "",
          "Figure 46 — Write Timing for Fixed BL32 and BL32 in BL32 OTF Mode",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 99.99999999999994
      }
    },
    {
      "page": 160,
      "source": "table",
      "content": [
        [
          "4.8.4   Write Burst Operation for Optional BL32 Mode (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+11",
          "ta+12",
          "ta+13",
          "ta+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]\nBG=1",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "BG=2",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "WRITE",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "WRITE",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCCD_S",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 30,
        "flavor": "stream",
        "accuracy": 96.77172971129565
      }
    },
    {
      "page": 161,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 133"
        ],
        [
          "4.8.5",
          "Same Bank Group Write to Write Timings"
        ],
        [
          "DDR5 devices will have separate same bank group write timings, based on whether the second write",
          ""
        ],
        [
          "requires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all",
          ""
        ],
        [
          "128 bits of data on the addressed codeword, while in RMW access, a part of 128 bits is updated.",
          ""
        ],
        [
          "",
          "Table 262 — JW (Just-Write) Access and RMW (Read-Modify-Write) Access Definition"
        ],
        [
          "",
          "BL16\nBC8"
        ],
        [
          "Configuration",
          "Optional BL32\nNotes"
        ],
        [
          "",
          "Normal\nData Mask\nNormal\nData Mask"
        ],
        [
          "",
          "x4\nRMW\n—\nRMW\n—\nJW\n1,2,3"
        ],
        [
          "",
          "x8 / x16\nJW\nRMW\n—\n1,2,3"
        ],
        [
          "NOTE 1",
          "BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 2",
          "Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where"
        ],
        [
          "",
          "Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 3",
          "Data Mask refers to Data Mask mode enabled by MR5 OP[5]=1B, where Write command is issued with WP=L in CA11."
        ],
        [
          "",
          "Table 263 — Same Bank-Group Write Access to RMW Access Timings"
        ],
        [
          "",
          "To"
        ],
        [
          "",
          "From\nNotes"
        ],
        [
          "",
          "BL16\nBC8"
        ],
        [
          "",
          "BL16\ntCCD_L_WR\ntCCD_L_WR\n1,2,3"
        ],
        [
          "",
          "BC8\ntCCD_L_WR\ntCCD_L_WR\n1,2,3"
        ],
        [
          "",
          "Optional BL32\n8nCK+tCCD_L_WR\n—\n1,2,3,4"
        ],
        [
          "NOTE 1",
          "BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 2",
          "Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where"
        ],
        [
          "",
          "Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 3",
          "In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command."
        ],
        [
          "NOTE 4",
          "There is no BL32 to BC8 case."
        ],
        [
          "",
          "Table 264 — Same Bank-Group Write Access to JW Access Timings"
        ],
        [
          "",
          "To"
        ],
        [
          "",
          "From\nNotes"
        ],
        [
          "",
          "BL16\nOptional BL32"
        ],
        [
          "",
          "BL16\ntCCD_L_WR2\ntCCD_L_WR2\n1,2,3"
        ],
        [
          "",
          "BC8\ntCCD_L_WR2\n—\n1,2,3,4"
        ],
        [
          "",
          "Optional BL32\n—\n8nCK+tCCD_L_WR2\n1,2,3"
        ],
        [
          "NOTE 1",
          "BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 2",
          "Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where"
        ],
        [
          "",
          "Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 3",
          "In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command."
        ],
        [
          "NOTE 4",
          "There is no BC8 to BL32 case."
        ],
        [
          "4.8.6",
          "Different Bank-Group Write to Write Timings"
        ],
        [
          "",
          "Table 265 — Different Bank-Group Write to Write Timings"
        ],
        [
          "",
          "To"
        ],
        [
          "",
          "From\nNotes"
        ],
        [
          "",
          "BL16\nBC8\nOptional BL32"
        ],
        [
          "",
          "BL16\n8nCK\n8nCK\n8nCK\n1,2,3"
        ],
        [
          "",
          "BC8\n8nCK\n8nCK\n—\n1,2,3,4"
        ],
        [
          "Optional BL32",
          "16nCK\n—\n16nCK\n1,2,3,4"
        ],
        [
          "NOTE 1",
          "BC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 2",
          "Optional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where"
        ],
        [
          "",
          "Write command is issued with BL=L in CA5."
        ],
        [
          "NOTE 3",
          "In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command."
        ],
        [
          "NOTE 4",
          "There is no BC8 to BL32 case."
        ]
      ],
      "meta": {
        "rows": 53,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.37546468307207
      }
    },
    {
      "page": 162,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 134",
          ""
        ],
        [
          "4.8.7   Write Timing Violations",
          ""
        ],
        [
          "4.8.7.1   Motivation",
          ""
        ],
        [
          "Generally, if Write timing parameters are violated, a complete reset/initialization procedure has to be",
          ""
        ],
        [
          "initiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as",
          ""
        ],
        [
          "specified in this section, the DRAM is guaranteed to not “hang up,” and that errors are limited to that",
          ""
        ],
        [
          "particular operation.",
          ""
        ],
        [
          "For the following cases, it will be assumed that there are no timing violations with regards to the Write",
          ""
        ],
        [
          "command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned in the",
          ""
        ],
        [
          "following sections.",
          ""
        ],
        [
          "4.8.7.2   Data to Strobe Eye Height or Width Violations",
          ""
        ],
        [
          "Should the required data to strobe timing or voltage parameters be violated (Such as: tRx_RDQ_tMargin,",
          ""
        ],
        [
          "tRx_DQS2DQ_Skew, VRx_DQS, VRx_DQ, etc.), for any of the data/strobe timing edges or data/strobe",
          ""
        ],
        [
          "voltage limits associated with a write burst data eye, then incorrect data might be written to the memory",
          ""
        ],
        [
          "locations addressed with this WRITE command.",
          ""
        ],
        [
          "In the example, Figure TBD, the relevant strobe edges for a write burst are associated with the clock edges:",
          ""
        ],
        [
          "Tn,Tn+0.5,Tn+1,...,Tn+8.5",
          ""
        ],
        [
          "Subsequent reads from that location might results in unpredictable read data, however the DRAM will",
          ""
        ],
        [
          "work properly otherwise.",
          ""
        ],
        [
          "4.8.7.3   Strobe and Strobe to Clock Timing Violations",
          ""
        ],
        [
          "Should the strobe timing requirements (tWPRE, tWPST) or the strobe to clock timing requirements",
          ""
        ],
        [
          "(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data",
          ""
        ],
        [
          "might be written to the memory location addressed with the offending WRITE command. Subsequent",
          ""
        ],
        [
          "reads from that location might result in unpredictable read data, however the DRAM will work properly",
          ""
        ],
        [
          "otherwise with the following constraints:",
          ""
        ],
        [
          "1",
          "Both Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS,"
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 11.87548753146488
      }
    },
    {
      "page": 162,
      "source": "table",
      "content": [
        [
          "(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data",
          ""
        ],
        [
          "might be written to the memory location addressed with the offending WRITE command. Subsequent",
          ""
        ],
        [
          "reads from that location might result in unpredictable read data, however the DRAM will work properly",
          ""
        ],
        [
          "otherwise with the following constraints:",
          ""
        ],
        [
          "1",
          "Both Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS,"
        ],
        [
          "",
          "tDQSoffset are not violated."
        ],
        [
          "2",
          "The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-"
        ],
        [
          "",
          "Latency position."
        ],
        [
          "3",
          "A Read command following an offending Write command from any open bank is allowed."
        ],
        [
          "4",
          "One or more subsequent WR or a subsequent WRA {to same bank as offending WR} may be issued tCCD_L"
        ],
        [
          "",
          "later but incorrect data could be written; subsequent WR and WRA can be either offending or non-offending"
        ],
        [
          "",
          "Writes. Reads from these Writes may provide incorrect data."
        ],
        [
          "5",
          "One or more subsequent WR or a subsequent WRA {to a different bank group} may be issued tCCD_S later but"
        ],
        [
          "",
          "incorrect data could be written; subsequent WR and WRA can be either offending or non-offending Writes. Reads"
        ],
        [
          "",
          "from these Writes may provide incorrect data."
        ],
        [
          "6",
          "Once one or more precharge commands (PREpb, PREsb, or PREab) are issued to DDR5 after offending WRITE"
        ],
        [
          "",
          "command and all banks become precharged state (idle state), a subsequent, non-offending WR or WRA to any"
        ],
        [
          "",
          "open bank shall be able to write correct data."
        ],
        [
          "7",
          "DQS strobes including preamble must align to each Write commands data burst length configuration. If the"
        ],
        [
          "",
          "DRAM fails to capture or incorrectly de-serializes the incoming data stream because of misalignment or missing"
        ],
        [
          "",
          "strobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state,"
        ],
        [
          "",
          "i.e., all banks are in the precharged state with tRP satisfied."
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 86.61136686107734
      }
    },
    {
      "page": 163,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 135"
        ],
        [
          "4.8.8   Write Enable Timings",
          "",
          ""
        ],
        [
          "The following specifies the relationship between the write enable timing window tWPRE_EN_ntck and",
          "",
          ""
        ],
        [
          "the DRAM related DQS to CK drift window tDQSD as well as the system related DQS to CK drift window",
          "",
          ""
        ],
        [
          "tDQSS around the final DQS to CK offset trained pass/fail point  tDQSoffset based on write leveling",
          "",
          ""
        ],
        [
          "feedback in order to support n-tck pre-amble mode. Functional operation requires that the following",
          "",
          ""
        ],
        [
          "condition is met:",
          "",
          ""
        ],
        [
          "-",
          "tWPRE_EN_ntck >= |tDQSSmin|+tDQSSmax+|tDQSDmin|+tDQSDmax",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 42.53034802485726
      }
    },
    {
      "page": 164,
      "source": "table",
      "content": [
        [
          "",
          "Table 266 — Write Enable Timing Parameters DDR5 3200 to 4800",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bins x4 & x8",
          "Speed Bins x16",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5 3200-4800",
          "DDR5 3200-4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "2-tck Write pre-amble enable",
          "tWPRE_EN_",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1.5\n-",
          "1.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "2tck",
          "",
          "",
          "",
          ""
        ],
        [
          "3-tck Write pre-amble enable",
          "tWPRE_EN_",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "3tck",
          "",
          "",
          "",
          ""
        ],
        [
          "4-tck Write pre-amble enable",
          "tWPRE_EN_",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "4tck",
          "",
          "",
          "",
          ""
        ],
        [
          "Final trained value of host DQS_t-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c timing relative to CWL",
          "tDQSoffset",
          "-0.5\n0.5",
          "-0.5\n0.5",
          "tCK",
          "3"
        ],
        [
          "CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DRAM voltage/temperature drift",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.25*\n0.25*",
          "",
          ""
        ],
        [
          "window of first rising DQS_t pre-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSD",
          "tWPRE_EN\ntWPRE_EN",
          "tWPRE_EN\ntWPRE_EN",
          "tCK",
          "1"
        ],
        [
          "amble edge relative to CWL CK_t-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "_ntCK\n_ntCK",
          "_ntCK\n_ntCK",
          "",
          ""
        ],
        [
          "CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Host and system voltage/",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.25*\n0.25*",
          "",
          ""
        ],
        [
          "temperature drift window of first",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSS",
          "tWPRE_EN\ntWPRE_EN",
          "tWPRE_EN\ntWPRE_EN",
          "tCK",
          "1"
        ],
        [
          "rising DQS_t pre-amble edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "_ntCK\n_ntCK",
          "_ntCK\n_ntCK",
          "",
          ""
        ],
        [
          "relative to CWL CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.03479568349002
      }
    },
    {
      "page": 164,
      "source": "table",
      "content": [
        [
          "",
          "Table 268 — Write Enable Timing Parameters DDR5 5200 to 6400",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bins x4 & x8",
          "Speed Bins x16",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "DDR5 5200-6400",
          "DDR5 5200-6400",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "2-tck Write pre-amble enable",
          "tWPRE_EN_2t",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1.5\n-",
          "1.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "ck",
          "",
          "",
          "",
          ""
        ],
        [
          "3-tck Write pre-amble enable",
          "tWPRE_EN_3t",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "ck",
          "",
          "",
          "",
          ""
        ],
        [
          "4-tck Write pre-amble enable",
          "tWPRE_EN_4t",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "ck",
          "",
          "",
          "",
          ""
        ],
        [
          "Final trained value of host DQS_t-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c timing relative to CWL",
          "tDQSoffset",
          "-0.5\n0.5",
          "-0.5\n0.5",
          "tCK",
          "3"
        ],
        [
          "CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DRAM voltage/temperature drift",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.25*\n0.25*",
          "",
          ""
        ],
        [
          "window of first rising DQS_t pre-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSD",
          "tWPRE_EN_\ntWPRE_EN_",
          "tWPRE_EN_\ntWPRE_EN_",
          "tCK",
          "1"
        ],
        [
          "amble edge relative to CWL CK_t-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "ntCK\nntCK",
          "ntCK\nntCK",
          "",
          ""
        ],
        [
          "CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Host and system voltage/",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.25*\n0.25*",
          "",
          ""
        ],
        [
          "temperature drift window of first",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSS",
          "tWPRE_EN_\ntWPRE_EN_",
          "tWPRE_EN_\ntWPRE_EN_",
          "tCK",
          "1"
        ],
        [
          "rising DQS_t pre-amble edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "ntCK\nntCK",
          "ntCK\nntCK",
          "",
          ""
        ],
        [
          "relative to CWL CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.7294613604892
      }
    },
    {
      "page": 165,
      "source": "table",
      "content": [
        [
          "",
          "Table 269 — Write Enable Timing Parameters DDR5 6800 to 8400",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bins x4 & x8",
          "Speed Bins x16",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5 5200-6400",
          "DDR5 5200-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "2-tck Write pre-amble enable",
          "tWPRE_EN",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1.5\n-",
          "1.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "_2tck",
          "",
          "",
          "",
          ""
        ],
        [
          "3-tck Write pre-amble enable",
          "tWPRE_EN",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "_3tck",
          "",
          "",
          "",
          ""
        ],
        [
          "4-tck Write pre-amble enable",
          "tWPRE_EN",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "2.5\n-",
          "2.5\n-",
          "tCK",
          "2"
        ],
        [
          "window",
          "_4tck",
          "",
          "",
          "",
          ""
        ],
        [
          "Final trained value of host",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t-DQS_c timing relative to",
          "tDQSoffset",
          "TBD\n0.5",
          "TBD\n0.5",
          "tCK",
          ""
        ],
        [
          "CWL CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DRAM voltage/temperature drift",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.TBD*\n0.TBD*",
          "",
          ""
        ],
        [
          "window of first rising DQS_t pre-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tDQSD",
          "tWPRE_EN\ntWPRE_EN",
          "tWPRE_EN\ntWPRE_EN",
          "tCK",
          "1"
        ],
        [
          "amble edge relative to CWL",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "_ntCK\n_ntCK",
          "_ntCK\n_ntCK",
          "",
          ""
        ],
        [
          "CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Host and system voltage/",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-0.25*\n0.25*",
          "-0.TBD*\n0.TBD*",
          "",
          ""
        ],
        [
          "temperature drift window of first",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tWPRE_EN\ntWPRE_EN",
          "tWPRE_EN\ntWPRE_EN",
          "tCK",
          "1"
        ],
        [
          "rising DQS_t pre-amble edge",
          "tDQSS",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "_ntCK\n_ntCK",
          "_ntCK\n_ntCK",
          "",
          ""
        ],
        [
          "relative to CWL CK_t-CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.08693670764893
      }
    },
    {
      "page": 166,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 138",
          ""
        ],
        [
          "4.9",
          "Self Refresh Operation"
        ],
        [
          "The Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system",
          ""
        ],
        [
          "is powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external",
          ""
        ],
        [
          "clocking. The DDR5 SDRAM device has a built-in timer to accommodate Self-Refresh operation. While",
          ""
        ],
        [
          "in Self Refresh, the DDR5 SDRAM adjusts and updates its internal average periodic refresh interval, as",
          ""
        ],
        [
          "needed, based on its own temperature sensor. The internal average periodic refresh interval adjustment",
          ""
        ],
        [
          "(increasing, decreasing or staying constant) does not require any external control.",
          ""
        ],
        [
          "Self Refresh entry is command based (SRE), while the Self-Refresh Exit Command is defined by the",
          ""
        ],
        [
          "transition of CS_n LOW to HIGH with a defined pulse width tCSH_SRexit, followed by three or more",
          ""
        ],
        [
          "NOP commands (tCSL_SRexit) to ensure DRAM stability in recognizing the exit. This is described in the",
          ""
        ],
        [
          "following sections in more detail.",
          ""
        ],
        [
          "Before issuing the Self-Refresh-Entry command, the DDR5 SDRAM must be idle with all bank precharge",
          ""
        ],
        [
          "state with tRP satisfied. ‘Idle state’ is defined as all banks are closed (tRP, etc. satisfied), no data bursts are",
          ""
        ],
        [
          "in progress, and all timings from previous operations are satisfied (tMRD, tRFC, etc.). A Deselect",
          ""
        ],
        [
          "command must be registered on the last positive clock edge before issuing Self Refresh Entry command.",
          ""
        ],
        [
          "Once the Self Refresh Entry command is registered, Deselect commands must also be registered at the next",
          ""
        ],
        [
          "positive clock edges until tCPDED is satisfied. After tCPDED has been satisfied, CS_n must transition",
          ""
        ],
        [
          "low. After CS_n transitions low at the end of tCPDED, the CS_n shall stay low until exit. The DDR5",
          ""
        ],
        [
          "SDRAM may switch to a CMOS based receiver to save more power and that transition should coincide",
          ""
        ],
        [
          "with CS_n going low.",
          ""
        ],
        [
          "When the CS_n is held low, the DRAM automatically disables ODT termination and sets Hi-Z as",
          ""
        ],
        [
          "termination state regardless of RTT configuration for the duration of Self-Refresh mode. Upon exiting",
          ""
        ],
        [
          "Self-Refresh, DRAM automatically enables ODT termination and set RTT_PARK (for DQs)",
          ""
        ],
        [
          "asynchronously during tXSDLL when RTT_PARK is enabled. CA/CS/CK ODT shall revert to its strapped",
          ""
        ],
        [
          "or its MR ODT Setting state if previously applied. During normal operation (DLL on) the DLL is",
          ""
        ],
        [
          "automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset)",
          ""
        ],
        [
          "upon exiting Self-Refresh.",
          ""
        ],
        [
          "When the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS_n",
          ""
        ],
        [
          "and RESET_n, are “don’t care.” For proper Self-Refresh operation, all power supply and reference pins",
          ""
        ],
        [
          "(VDD, VDDQ, VSS, VSSQ and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA",
          ""
        ],
        [
          "generator circuitry may remain ON or turned OFF depending on DRAM design. If DRAM internal",
          ""
        ],
        [
          "VrefDQ and/or VrefCA circuitry is turned OFF in self refresh, when DRAM exits from self refresh state, it",
          ""
        ],
        [
          "ensures that VrefDQ and/or VrefCA and generator circuitry is powered up and stable within tXS period.",
          ""
        ],
        [
          "First Write operation or first Write Leveling Activity may not occur earlier than tXS after exit from Self",
          ""
        ],
        [
          "Refresh. The DRAM initiates a minimum of one Refresh command internally within tSR period once it",
          ""
        ],
        [
          "enters Self-Refresh mode.",
          ""
        ],
        [
          "The clocks must stay on until tCKLCS but can be DON’T CARE after tCKLCS expires but it should be",
          ""
        ],
        [
          "noted that shortly after tCPDED, the termination for the clocks will be off. The clock is internally disabled",
          ""
        ],
        [
          "(in the DRAM) during Self-Refresh Operation to save power. The minimum time that the DDR5 SDRAM",
          ""
        ],
        [
          "must remain in Self-Refresh mode is tCSL. The user may change the external clock frequency or halt the",
          ""
        ],
        [
          "external clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and",
          ""
        ],
        [
          "stable tCKSRX before the device can exit Self-Refresh operation.",
          ""
        ],
        [
          "The procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a",
          ""
        ],
        [
          "CMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS_n",
          ""
        ],
        [
          "transition from low to high and stay high for tCSH_SRExit. tCASRX prior to CS_n transitioning high, the",
          ""
        ],
        [
          "CA bus must be driven high. Once tCSH_SRExit is satisfied, three NOP commands must be issued,",
          ""
        ],
        [
          "otherwise the DRAM could be put into an unknown state.",
          ""
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 12.509634173913764
      }
    },
    {
      "page": 167,
      "source": "table",
      "content": [
        [
          "",
          "t 0",
          "t 1\nt 2\nt 3\nt 4",
          "t 5",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3\nt a+4\nt a+5\nt b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4\nt c\nt c+1\nt c+2",
          "tc+3",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "td+4",
          "te",
          "te+1",
          "te+2",
          "te+3"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCKLCS",
          "",
          "",
          "",
          "",
          "Maintain Self Refresh",
          "",
          "",
          "",
          "tCKSRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DRAM to transition to",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CMOS based receiver",
          "",
          "",
          "",
          "tCSH_SRexit\ntCSL_SRexit",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCPDED",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCASRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOP",
          "",
          "",
          "",
          "Valid",
          "Valid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA Bus Held High",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tXS",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES",
          "DES\nDES\nDES\nSRE",
          "DES",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES\nNOP",
          "NOP NOP",
          "DES",
          "DES",
          "VALID",
          "",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "First cycle of 2-cycle valid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "command not requiring DLL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CS RTT_OFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS ODT",
          "",
          "MR ODT STATE",
          "",
          "",
          "trans",
          "",
          "",
          "",
          "",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "CA RTT_OFF",
          "",
          "",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA ODT",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK ODT",
          "",
          "MR ODT STATE",
          "",
          "",
          "trans",
          "",
          "CK RTT_OFF",
          "",
          "",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Enter Self Refresh",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit Self Refresh",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 22,
        "flavor": "stream",
        "accuracy": 93.63042755818579
      }
    },
    {
      "page": 167,
      "source": "table",
      "content": [
        [
          "",
          ""
        ],
        [
          "CK ODT",
          "trans\ntrans\nCK RTT_OFF\nMR ODT STATE\nMR ODT STATE"
        ],
        [
          "",
          "Enter Self Refresh\nExit Self Refresh"
        ],
        [
          "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to",
          ""
        ],
        [
          "",
          "Section 4.9.1 for more details."
        ],
        [
          "NOTE 2",
          "Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation."
        ],
        [
          "NOTE 3",
          "When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being"
        ],
        [
          "",
          "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable"
        ],
        [
          "",
          "DRAM input timing parameters."
        ],
        [
          "",
          "Figure 54 — Self-Refresh Entry/Exit Timing w/ 2-Cycle Exit Command"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.40921929712405
      }
    },
    {
      "page": 168,
      "source": "table",
      "content": [
        [
          "",
          "Table 270 — Self-Refresh Timing Parameters",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "Command pass disable delay",
          "tCPDED",
          "max(5ns, 8nCK)",
          "-",
          "ns",
          ""
        ],
        [
          "Self-Refresh CS_n low Pulse width",
          "tCSL",
          "10",
          "-",
          "ns",
          ""
        ],
        [
          "Self-Refresh exit CS_n High Pulse",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCSH_SRexit",
          "13",
          "30",
          "ns",
          ""
        ],
        [
          "width",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Self-Refresh exit CS_n Low Pulse width",
          "tCSL_SRexit",
          "3nCK",
          "30ns",
          "",
          "1"
        ],
        [
          "Valid Clock Requirement before SRX",
          "tCKSRX",
          "max(3.5ns, 8tCK)",
          "-",
          "ns",
          ""
        ],
        [
          "Valid Clock Requirement after SRE",
          "tCKLCS",
          "tCPDED + 1nCK",
          "-",
          "nCK",
          ""
        ],
        [
          "Self-Refresh exit CS_n high",
          "tCASRX",
          "0",
          "",
          "ns",
          ""
        ],
        [
          "Exit Self-Refresh to next valid command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tXS",
          "tRFC1",
          "",
          "ns",
          ""
        ],
        [
          "NOT requiring a DLL",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Exit Self-Refresh to next valid command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tXS_DLL",
          "tDLLK",
          "",
          "ns",
          ""
        ],
        [
          "requiring a DLL",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.67780418619549
      }
    },
    {
      "page": 169,
      "source": "table",
      "content": [
        [
          "Page 141"
        ],
        [
          "4.9.1   Self Refresh in 2N Mode"
        ],
        [
          "Figure 56 shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS_n (NOP-"
        ],
        [
          "DES-NOP-DES-NOP) during tCSL_SRexit, to a 1-cycle command is shown, but behavior is similar for"
        ],
        [
          "SRX to a 2-cycle command. Behavior is similar for Frequency Change during Self Refresh, with or"
        ],
        [
          "without VREF and/or ODT changes. Pulsing CS_n during tCSL_SRexit is not required for Self Refresh"
        ],
        [
          "exit (e.g., CS_n may optionally be held low for the full tCSL_SRexit duration)."
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 169,
      "source": "table",
      "content": [
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t a\nt a+1\nt a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4\nt c\nt c+1\nt c+2",
          "t c+3\nt c+4",
          "tc+5",
          "td\ntd+1\ntd+2",
          "td+3",
          "td+4",
          "te",
          "te+1",
          "te+2",
          "te+3"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCKLCS",
          "",
          "",
          "",
          "Maintain Self Refresh",
          "",
          "",
          "",
          "",
          "",
          "tCKSRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DRAM to transition to",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CMOS based receiver",
          "",
          "",
          "",
          "",
          "",
          "tCSH_SRexit",
          "tCSL_SRexit",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSL",
          "",
          "",
          "",
          "",
          "",
          "Optional",
          "Optional",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CS Toggle",
          "CS Toggle",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCPDED",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCASRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOP",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CA Bus Held High",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tXS",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES/",
          "DES/",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES",
          "SRE",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DES\nNOP\nNOP",
          "NOP\nNOP",
          "NOP",
          "DES\nDES",
          "Valid DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "First Valid 1-cycle",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Command not requiring DLL",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "CS RTT_OFF",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS ODT",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "CA RTT_OFF",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA ODT",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK ODT",
          "",
          "",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "CK RTT_OFF",
          "",
          "",
          "",
          "",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Enter Self Refresh",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit Self Refresh",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 25,
        "flavor": "stream",
        "accuracy": 88.92846158009671
      }
    },
    {
      "page": 170,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 142",
          ""
        ],
        [
          "4.10",
          "Power Down Mode"
        ],
        [
          "DDR5’s power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and",
          ""
        ],
        [
          "exit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n",
          ""
        ],
        [
          "acts effectively like the historic CKE pin, waiting for it to transition from HIGH to LOW (with its",
          ""
        ],
        [
          "command). In PDE mode, it should be sampled on every edge.",
          ""
        ],
        [
          "4.10.1   Power-Down Entry and Exit",
          ""
        ],
        [
          "Power-down is entered when the command is registered. Unlike Self Refresh Mode, CS_n will NOT be",
          ""
        ],
        [
          "held low constantly while in Power-Down. Timing diagrams are shown in Figure 57 with details for entry",
          ""
        ],
        [
          "and exit of Power-Down.",
          ""
        ],
        [
          "The DLL should be in a locked state when power-down is entered for fastest power-down exit timing.",
          ""
        ],
        [
          "SDRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation",
          ""
        ],
        [
          "as long as DRAM controller complies with SDRAM specifications.",
          ""
        ],
        [
          "During Power-Down, if all banks are closed after any in-progress commands are completed, the device",
          ""
        ],
        [
          "will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed,",
          ""
        ],
        [
          "the device will be in active Power-Down mode.",
          ""
        ],
        [
          "Entering power-down deactivates the input and output buffers, excluding CK_t, CK_c, CS_n, RESET_n. If",
          ""
        ],
        [
          "CA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT",
          ""
        ],
        [
          "ODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM",
          ""
        ],
        [
          "remains in power down (i.e., the SDRAM will monitor commands that utilize NT ODT via CA1 and CA4",
          ""
        ],
        [
          "and will not exit Power Down if a valid NT ODT command is registered). If CA11=H during the PDE",
          ""
        ],
        [
          "command, only the PDX command, qualified by CS_n, is legal during power down. If CA11=L during the",
          ""
        ],
        [
          "PDE command, only NT ODT commands and PDX commands, qualified by CS_n, are legal during power",
          ""
        ],
        [
          "down. Refer to Table 241 for more information.",
          ""
        ],
        [
          "MRR NT ODT commands during Power Down are not support with Burst on the fly (OTF) modes in",
          ""
        ],
        [
          "MR0:OP[1:0].",
          ""
        ],
        [
          "When power-down is entered with ODT control enabled (CA11=L) the DRAM will continue to accept NT",
          ""
        ],
        [
          "termination commands throughout the power-down process, including entry and exit. Upon entry, during",
          ""
        ],
        [
          "the tCPDED period, the DRAM will be switching from decoding all CA bus command bits to only",
          ""
        ],
        [
          "decoding CA1 and CA4. During this time all CA command bits must be valid when CS_n is asserted with",
          ""
        ],
        [
          "the full RD or WR command, as the DRAM may still be decoding the full command. Following tCPDED,",
          ""
        ],
        [
          "only CA1 and CA4 need be valid as the DRAM will be ignoring the others. Following the PDX command,",
          ""
        ],
        [
          "all CA command bits must be valid for NT termination commands also, as the DRAM will be transitioning",
          ""
        ],
        [
          "to decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need",
          ""
        ],
        [
          "not be valid.",
          ""
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 17.496008118362376
      }
    },
    {
      "page": 171,
      "source": "table",
      "content": [
        [
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4\nt a+5\nt a+6\nt b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t b+6\nt b+7",
          "tc",
          "tc+1\ntc+2\ntc+3\ntc+4",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "td+4"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CS used to trigger exit of PD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "Valid\nValid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tPD",
          "",
          "",
          "",
          "",
          "",
          "",
          "tXP",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DES\nCMD",
          "PDE",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "",
          "",
          "",
          "",
          "",
          "PDX",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES\nDES\nVALID",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Maintain Power Down",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "First cycle of 2-cycle",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 23,
        "flavor": "stream",
        "accuracy": 96.60698113919076
      }
    },
    {
      "page": 172,
      "source": "table",
      "content": [
        [
          "",
          "Table 272 — Power Down Timing Parameters",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "Command pass disable delay",
          "tCPDED",
          "max(5ns, 8nCK)",
          "-",
          "ns",
          ""
        ],
        [
          "Minimum Power Down Time",
          "tPD",
          "max(7.5ns, 8nCK)",
          "-",
          "ns",
          ""
        ],
        [
          "Exit Power Down to next valid com-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tXP",
          "max(7.5ns, 8nCK)",
          "",
          "ns",
          ""
        ],
        [
          "mand",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of ACT command to Power",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tACTPDEN",
          "2",
          "",
          "nCK",
          "1"
        ],
        [
          "Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of PREab, PREsb or PREpb to",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPRPDEN",
          "2",
          "",
          "nCK",
          "1"
        ],
        [
          "Power Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of RD or RD w/AP to Power",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRDPDEN",
          "RL+RBL/2+1",
          "",
          "nCK",
          "4"
        ],
        [
          "Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of WR to Power Down Entry",
          "",
          "WL+WBL/2+(tWR/",
          "",
          "",
          ""
        ],
        [
          "",
          "tWRPDEN",
          "",
          "",
          "nCK",
          "2, 4"
        ],
        [
          "command",
          "",
          "tCK(avg))+1",
          "",
          "",
          ""
        ],
        [
          "Timing of WR w/AP to Power Down",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWRAPDEN",
          "WL+WBL/2+WR+1",
          "",
          "nCK",
          "3, 4"
        ],
        [
          "Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of REFab or REFsb command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tREFPDEN",
          "2",
          "",
          "nCK",
          ""
        ],
        [
          "to Power Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of MRR to command to Power",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tMRRPDEN",
          "RL+8+1",
          "",
          "nCK",
          "4"
        ],
        [
          "Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of MRW command to Power",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tMRWPDEN",
          "tMRD(min)",
          "",
          "nCK",
          ""
        ],
        [
          "Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Timing of MPC command to Power",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tMPCPDEN",
          "tMPC_delay",
          "",
          "nCK",
          "5"
        ],
        [
          "Down Entry command",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.91889567133136
      }
    },
    {
      "page": 172,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 273 — Valid Command During Power Down with ODT Enabled",
          ""
        ],
        [
          "CA1",
          "CA4",
          "Command",
          "Operation of DRAM in Power Down"
        ],
        [
          "L",
          "L",
          "Write",
          "DRAM will enable ODT_WR_NOM"
        ],
        [
          "L",
          "H",
          "Read",
          "DRAM will enable ODT_RD_NOM"
        ],
        [
          "H",
          "L",
          "Illegal",
          "Illegal. CS_n will NOT be asserted to a powered down DRAM with this combination"
        ],
        [
          "H",
          "H",
          "PDX(NOP)",
          "Exit Power Down"
        ],
        [
          "NOTE",
          "MRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 92.50496233381058
      }
    },
    {
      "page": 173,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 145"
        ],
        [
          "4.11\nInput Clock Frequency Change",
          ""
        ],
        [
          "Once the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be “stable” during almost",
          ""
        ],
        [
          "all states of normal operation. This means that, once the clock frequency has been set and is to be in the",
          ""
        ],
        [
          "“stable state”, the clock period is not allowed to deviate except for what is allowed for by the clock jitter",
          ""
        ],
        [
          "and SSC (spread spectrum clocking) specifications.",
          ""
        ],
        [
          "",
          "The input clock frequency can be changed from one stable clock rate to another stable clock rate under Self"
        ],
        [
          "Refresh w/Frequency Change mode. Outside Self-Refresh w/Frequency Change mode, it is illegal to",
          ""
        ],
        [
          "change the clock frequency.",
          ""
        ],
        [
          "Prior to entering Self-Refresh w/ Frequency Change mode, the host must program tCCD_L/tDLLK via",
          ""
        ],
        [
          "MR13:OP[3:0] to the desired target frequency and configure VREFCA, RTT_CK, RTT_CS and RTT_CA",
          ""
        ],
        [
          "if needed.",
          ""
        ],
        [
          "Once the DDR5 SDRAM has been successfully placed into Self-Refresh w/Frequency Change mode and",
          ""
        ],
        [
          "tCKLCS has been satisfied, the state of the clock becomes a don’t care. Once a don’t care, changing the",
          ""
        ],
        [
          "clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. During",
          ""
        ],
        [
          "tCSL_FreqChg and prior to exiting Self-Refresh, the DRAM will automatically apply the changes to",
          ""
        ],
        [
          "tCCD_L/tDLLK, VREFCA, RTT_CK, RTT_CS and RTT_CA. When entering and exiting Self-Refresh",
          ""
        ],
        [
          "mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications",
          ""
        ],
        [
          "must still be met as outlined in Section 4.9. For the new clock frequency, Mode Registers may need to be",
          ""
        ],
        [
          "configured (to program the appropriate CL, Preambles, Write Leveling Internal Cycle Alignment, etc.)",
          ""
        ],
        [
          "prior to normal operation.",
          ""
        ],
        [
          "The DDR5 SDRAM input clock frequency is allowed to change only within the minimum and maximum",
          ""
        ],
        [
          "operating frequency specified for the particular speed grade.",
          ""
        ],
        [
          "4.11.1   Frequency Change Steps",
          ""
        ],
        [
          "The following steps must be taken:",
          ""
        ],
        [
          "1\nPrior to SRE command, there are several modes that must or can be configured:",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 84.39374944225187
      }
    },
    {
      "page": 173,
      "source": "table",
      "content": [
        [
          "4.11.1   Frequency Change Steps",
          ""
        ],
        [
          "The following steps must be taken:",
          ""
        ],
        [
          "1",
          "Prior to SRE command, there are several modes that must or can be configured:"
        ],
        [
          "",
          "a\nThe host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this"
        ],
        [
          "",
          "stage, the values are set but not enabled."
        ],
        [
          "",
          "b\nThe host can configure the appropriate CS/CA/CK ODT settings via Mode Register (MR32 & MR33) if new"
        ],
        [
          "",
          "values are needed for the new target frequency. During this stage, the values are set but not enabled."
        ],
        [
          "",
          "c\nThe host can configure the VREFCA & VREF CS via the VREFCA or VREFCS command(s). During this"
        ],
        [
          "",
          "stage, the values are set but not enabled."
        ],
        [
          "2",
          "Enter SREF (Self Refresh Entry w/ Frequency Change) by sending the appropriate command (Similar to SRE"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 87.44258710120809
      }
    },
    {
      "page": 174,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Previous Clock Frequency",
          "",
          "",
          "",
          "",
          "New Clock Frequency",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1\nt 2\nt 3\nt 4",
          "t 5",
          "t a\nt a+1",
          "t b\nt b+1\nt b+2",
          "t b+3",
          "t b+4\nt c\nt c+1\nt c+2",
          "tc+3",
          "td\ntd+1\ntd+2",
          "td+3",
          "td+4",
          "te",
          "te+1",
          "te+2",
          "te+3"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCKLCS",
          "",
          "",
          "",
          "",
          "tCKSRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSL_SRexit\ntCSH_SRexit",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "tCSL_FreqChg",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tCPDED",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCASRX",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOP",
          "",
          "Valid",
          "Valid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CA9=L",
          "",
          "",
          "",
          "CA Bus Held High",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tXS",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES",
          "DES\nDES\nDES\nSRE",
          "DES",
          "DES",
          "",
          "",
          "DES\nNOP",
          "NOP NOP",
          "DES\nDES",
          "VALID",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "First cycle of 2-cycle valid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Terminations turn off",
          "Terminations turn on",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "command not requiring DLL",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "trans",
          "CS RTT_OFF",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS ODT",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "MR ODT STATE",
          "",
          "trans",
          "CA RTT_OFF",
          "trans",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA ODT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "trans",
          "",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK ODT",
          "",
          "MR ODT STATE",
          "",
          "",
          "CK RTT_OFF",
          "",
          "MR ODT STATE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Enter Self Refresh",
          "Frequency Change",
          "",
          "",
          "",
          "Exit Self Refresh",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 16,
        "flavor": "stream",
        "accuracy": 92.29597782222015
      }
    },
    {
      "page": 174,
      "source": "table",
      "content": [
        [
          "",
          "Enter Self Refresh\nFrequency Change\nExit Self Refresh"
        ],
        [
          "NOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to",
          ""
        ],
        [
          "",
          "Section 4.9.1 for more details."
        ],
        [
          "NOTE 2",
          "Both tCSH_SRexit and tCSL_SRexit timings must be satisfied to guarantee DRAM operation."
        ],
        [
          "NOTE 3",
          "Diagram is shown with a valid 2-cycle command after tXS for simplicity. 1-cycle valid commands are also legal."
        ],
        [
          "NOTE 4 When tCSH_SRexit,min expires, the CA bus is allowed to transition from all bits High to any valid (V) level. Prior to CS_n being",
          ""
        ],
        [
          "",
          "registered Low at tc+1, the CA bus must transition to NOP conforming to the CAI state of the DRAM and complying with applicable"
        ],
        [
          "",
          "DRAM input timing parameters."
        ],
        [
          "",
          "Figure 58 — Frequency Change during Self Refresh"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 85.63798271978146
      }
    },
    {
      "page": 175,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 147"
        ],
        [
          "4.12",
          "Maximum Power Saving Mode (MPSM)",
          ""
        ],
        [
          "When Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to ‘1’ using",
          "",
          ""
        ],
        [
          "MRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When",
          "",
          ""
        ],
        [
          "Maximum",
          "",
          ""
        ],
        [
          "Power Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to",
          "",
          ""
        ],
        [
          "‘1’ using MRW command, and the device’s PDA Enumerate ID (MR1 bits OP[3:0]) are equal to 15, the",
          "",
          ""
        ],
        [
          "device enters Maximum Power Saving Mode Idle (MPSM Idle) state. Setting the Device 15 MSPM enable",
          "",
          ""
        ],
        [
          "bit to ‘1’ must be done after PDA device enumeration is complete. Once the DRAM is placed into the",
          "",
          ""
        ],
        [
          "MPSM Idle state, it can stay in that state indefinitely, or it can further enter either Maximum Power Saving",
          "",
          ""
        ],
        [
          "Mode Power Down (MPSM Power Down) state or Maximum Power Saving Mode Self Refresh (MPSM",
          "",
          ""
        ],
        [
          "Self Refresh) state.",
          "",
          ""
        ],
        [
          "Data retention is not guaranteed when DRAM is in any of MPSM states. Mode register status and Soft PPR",
          "",
          ""
        ],
        [
          "information is preserved.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 36.55818988819925
      }
    },
    {
      "page": 176,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 148"
        ],
        [
          "4.12.1   MPSM Idle State"
        ],
        [
          "When DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down"
        ],
        [
          "Entry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are"
        ],
        [
          "executed normally. DRAM shall not respond to any other command except these four command types."
        ],
        [
          "DLL status is same as in normal idle state. DRAM continues to drive CA ODT as programmed."
        ],
        [
          "Normal command timing parameters are applied in this state, except that tREFI doesn’t need to be satisfied"
        ],
        [
          "as Refresh command doesn’t need to be issued in this state."
        ],
        [
          "4.12.2   MPSM Power Down State"
        ],
        [
          "MPSM Power Down state is entered by Power Down Entry command from MPSM Idle state. When DDR5"
        ],
        [
          "SDRAM is in this state, it responds to ODT command normally as it does in precharged power down state."
        ],
        [
          "DLL status is same as in normal precharged power down state."
        ],
        [
          "When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXP."
        ],
        [
          "Normal Power Down command timings are applied in this state, except the tREFI requirement."
        ],
        [
          "4.12.3   MPSM Deep Power Down State"
        ],
        [
          "MPSM Deep Power Down (DPD) state is entered and exited by Self Refresh Entry and Exit commands"
        ],
        [
          "from/to MPSM Idle state. Input signal requirements to the DRAM in this state are same to those in the Self"
        ],
        [
          "Refresh mode. DRAM shall not execute any internal Refresh operation in this state."
        ],
        [
          "When the Power Down Exit command is issued, the DRAM goes back to the MPSM Idle state after tXS."
        ],
        [
          "tXS_DLL must be met prior to issuing any commands that require a locked DLL."
        ],
        [
          "Normal Self Refresh command timings are applied in this state."
        ],
        [
          "4.12.4   MPSM Command Timings"
        ],
        [
          "The device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’"
        ],
        [
          "using the MRW command."
        ],
        [
          "MPSM exit to the first valid command delay is tMPSMX."
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999994
      }
    },
    {
      "page": 177,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 149"
        ],
        [
          "4.13\nRefresh Operation",
          ""
        ],
        [
          "The Refresh command (REF) is used during normal operation of the DDR5 SDRAMs. This command is",
          ""
        ],
        [
          "non persistent, so it must be issued each time a refresh is required. The DDR5 SDRAM requires Refresh",
          ""
        ],
        [
          "cycles at an average periodic interval of tREFI.",
          ""
        ],
        [
          "There are three types of refresh operations supported by DDR5 SDRAMs.",
          ""
        ],
        [
          "-\nNormal Refresh: By issuing All Bank Refresh (REFab) command in Normal Refresh mode",
          ""
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.0403788023848
      }
    },
    {
      "page": 178,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 150",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "4.13   Refresh Operation (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "T0\nT1",
          "",
          "Ta0",
          "Ta1",
          "Tb0\nTab1\nTb2\nTb3\nTc0\nTc1",
          "Tc2",
          "Tc3"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF\nDES\nCOMMAND",
          "DES",
          "REF",
          "DES\nDES",
          "VALID\nVALID\nVALID\nVALID\nVALID\nREF\nVALID",
          "VALID",
          "VALID"
        ],
        [
          "tRFC2",
          "",
          "",
          "tRFC2(min)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tREFI(max. 9 xtREFI2)",
          "",
          ""
        ],
        [
          "DRAM must be idle",
          "",
          "",
          "",
          "DRAM must be idle",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Time Break",
          "Don’t Care",
          ""
        ],
        [
          "",
          "NOTE 1   Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC2(min) expires.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 2   Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Figure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "4.13.1   Refresh Modes",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "There is a Normal Refresh mode setting and a Fine Granularity Refresh (FGR) mode setting. The FGR",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "mode provides a shorter refresh cycle time (tRFC2) but also requires All Bank Refresh commands",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "(REFab) to be provided twice as often (tREFI is divided by two, i.e., tREFI2 = tREFI1/2). The Refresh",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "mode setting is programed by MRW command as shown in Table 278. The Refresh Modes are fixed until",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "changed by MRW command to MR4 OP[4]. No on-the-fly Refresh mode change is supported.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 278 — Mode Register Definition for Refresh Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "MR4 OP[4]",
          "",
          "",
          "Refresh Mode (tRFC setting)",
          "",
          ""
        ],
        [
          "",
          "0",
          "",
          "",
          "Normal Refresh Mode (tRFC1)",
          "",
          ""
        ],
        [
          "",
          "1",
          "",
          "",
          "Fine Granularity Refresh Mode (tRFC2)",
          "",
          ""
        ],
        [
          "",
          "4.13.2   Changing Refresh Mode",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "If Refresh Mode is changed by MRW, the new tREFI and tRFC parameters would be applied from the",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "moment of the rate change. As shown in Figure 63, when an All Bank Refresh command is issued to the",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DRAM in Normal Refresh mode, then tRFC1 and tREFI1 are applied from the time that the command",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(REFab) was issued. And when an All Bank Refresh command is issued in Fine Granularity Refresh",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(FGR) mode, then tRFC2 and tREFI2 should be satisfied.",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 74.8773834119632
      }
    },
    {
      "page": 179,
      "source": "table",
      "content": [
        [
          "t0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "INIT\nCMD",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "MRW",
          "",
          "",
          "",
          "REFab",
          "VALID",
          "",
          "REFab",
          "VALID"
        ],
        [
          "",
          "",
          "tRFC2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFC1",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tREFI2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "Global Refresh",
          "n",
          "",
          "n+1",
          "",
          "n+2",
          "",
          "n+3",
          "",
          "",
          "n+4",
          "",
          "",
          "",
          "",
          "n+6",
          "",
          "n+8"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "Even",
          "",
          "Odd",
          "",
          "Even",
          "",
          "Odd",
          "",
          "",
          "Even",
          "",
          "",
          "",
          "",
          "Even",
          "",
          "Even"
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Normal 1x Refresh Mode",
          "",
          ""
        ],
        [
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "FGR 2x, even REFab count, to Normal 1x Refresh Mode (recommended)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "INIT\nCMD",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "",
          "MRW",
          "",
          "REFab",
          "",
          "REFab",
          "VALID",
          "",
          "REFab",
          "VALID"
        ],
        [
          "",
          "",
          "tRFC2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFC1",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tREFI2",
          "",
          "",
          "",
          "",
          "Extra REFab Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "Global Refresh",
          "n",
          "",
          "n+1",
          "",
          "n+2",
          "",
          "n+3",
          "",
          "",
          "",
          "",
          "n+4",
          "",
          "",
          "n+6",
          "",
          "n+8"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "Even",
          "",
          "Odd",
          "",
          "Even",
          "",
          "Odd",
          "",
          "",
          "",
          "",
          "Even",
          "",
          "",
          "Even",
          "",
          "Even"
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Normal 1x Refresh Mode",
          "",
          ""
        ],
        [
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 95.09797950688748
      }
    },
    {
      "page": 180,
      "source": "table",
      "content": [
        [
          "4.13.2   Changing Refresh Mode (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "INIT",
          "REFsb REFsb REFsb REFsb",
          "REFsb REFsb REFsb REFsb",
          "MRW",
          "",
          "REFab",
          "VALID",
          "",
          "REFab",
          "VALID"
        ],
        [
          "BA[1:0]",
          "",
          "0b00\n0b01\n0b10\n0b11",
          "0b10\n0b00\n0b11\n0b01",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Internal Bank",
          "0\n1\n2\n3\n0",
          "1\n2\n3\n0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Global Refresh",
          "n",
          "n+1",
          "",
          "n+2",
          "",
          "",
          "n+4",
          "",
          "n+6"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "Even",
          "Odd",
          "",
          "",
          "",
          "",
          "Even",
          "",
          ""
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 93.36855628855382
      }
    },
    {
      "page": 181,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 153"
        ],
        [
          "4.13.3    Same Bank Refresh"
        ],
        [
          "Same Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific"
        ],
        [
          "bank in each bank group   unlike the All Bank Refresh command (REFab) which applies the refresh"
        ],
        [
          "process to all banks in every bank group. The determination whether a Same Bank Refresh or an All Bank"
        ],
        [
          "Refresh is executed by the DRAM depends on whether REFsb or REFab command is issued, as shown in"
        ],
        [
          "Table 241. The REFsb command is only allowed in FGR mode (MR4[OP4]=1)."
        ],
        [
          "Each Same Bank Refresh command (REFsb) increments an internal bank counter and once the bank"
        ],
        [
          "counter equals the number of available banks in a bank group, it will reset and start over on the next"
        ],
        [
          "subsequent REFsb. Each time the internal bank counter resets and starts over on the next subsequent"
        ],
        [
          "REFsb, the global refresh counter will also increment. A REFsb command can be issued to any bank and in"
        ],
        [
          "any bank order. However, every bank must have one REFsb command issued to it before any bank may be"
        ],
        [
          "issued a subsequent REFsb command; thus, a subsequent REFsb command issued to the same bank prior"
        ],
        [
          "to every bank receiving a REFsb command is illegal. The first REFsb command issued is the"
        ],
        [
          "“Synchronization” REFsb command and the “Synchronization” count resets the internal bank counter to"
        ],
        [
          "zero when either:"
        ],
        [
          "a)  every bank has received one REFsb command,"
        ],
        [
          "b)  RESET is applied,"
        ],
        [
          "c)  entering/exiting self refresh mode, or"
        ],
        [
          "d)  REFab is issued."
        ],
        [
          "The DRAM’s global refresh counter increments when either a REFab is issued or when all banks have"
        ],
        [
          "received their one REFsb command and the “Synchronization” count reset to zero. If a REFab command is"
        ],
        [
          "issued when the bank counter is not zero, i.e., in the middle of same-bank refreshing, the SDRAM’s global"
        ],
        [
          "refresh counter will not increment until the completion of REFab, effectively losing the credits for any"
        ],
        [
          "REFsb commands issued prior to the REFab. See Table 279 for details."
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999994
      }
    },
    {
      "page": 182,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Refresh Bank",
          "Internal Bank",
          "Global Refresh Counter #"
        ],
        [
          "Count #",
          "Command",
          "BA0",
          "BA1",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "#",
          "Counter #",
          "(Row Address #)"
        ],
        [
          "",
          "",
          "RESET, REFab or SRE/SRX command",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "",
          "",
          "",
          "",
          "To 0",
          "-"
        ],
        [
          "",
          "",
          "and FGR mode on (MR4[OP4]=1)",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "REFsb",
          "0",
          "0",
          "0",
          "0 to 1",
          ""
        ],
        [
          "2",
          "REFsb",
          "0",
          "1",
          "1",
          "1 to 2",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "n"
        ],
        [
          "3",
          "REFsb",
          "1",
          "0",
          "2",
          "2 to 3",
          ""
        ],
        [
          "4",
          "REFsb",
          "1",
          "1",
          "3",
          "3 to 0",
          ""
        ],
        [
          "5",
          "REFsb",
          "1",
          "0",
          "2",
          "0 to 1",
          ""
        ],
        [
          "6",
          "REFsb",
          "0",
          "0",
          "0",
          "1 to 2",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "n+1"
        ],
        [
          "7",
          "REFsb",
          "1",
          "1",
          "3",
          "2 to 3",
          ""
        ],
        [
          "8",
          "REFsb",
          "0",
          "1",
          "1",
          "3 to 0",
          ""
        ],
        [
          "9",
          "REFsb",
          "0",
          "0",
          "0",
          "0 to 1",
          ""
        ],
        [
          "10",
          "REFsb",
          "0",
          "1",
          "1",
          "1 to 2",
          "n+2"
        ],
        [
          "11",
          "REFab",
          "V",
          "V",
          "0-3",
          "To 0",
          ""
        ],
        [
          "12",
          "REFsb",
          "1",
          "1",
          "3",
          "0 to 1",
          ""
        ],
        [
          "13",
          "REFsb",
          "0",
          "1",
          "1",
          "1 to 2",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "n+3"
        ],
        [
          "14",
          "REFsb",
          "0",
          "0",
          "0",
          "2 to 3",
          ""
        ],
        [
          "15",
          "REFsb",
          "1",
          "0",
          "2",
          "3 to 0",
          ""
        ],
        [
          "16",
          "REFab",
          "V",
          "V",
          "0-3",
          "To 0",
          "n+4"
        ],
        [
          "17",
          "REFab",
          "V",
          "V",
          "0-3",
          "To 0",
          "n+5"
        ],
        [
          "18",
          "REFab",
          "V",
          "V",
          "0-3",
          "To 0",
          "n+6"
        ],
        [
          "19",
          "REFsb",
          "1",
          "1",
          "3",
          "0 to 1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "n+7"
        ],
        [
          "20",
          "REFab",
          "V",
          "V",
          "0-3",
          "To 0",
          ""
        ],
        [
          "21",
          "REFsb",
          "1",
          "0",
          "2",
          "0 to 1",
          ""
        ],
        [
          "22",
          "REFsb",
          "0",
          "1",
          "1",
          "1 to 2",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "n+8"
        ],
        [
          "23",
          "REFsb",
          "0",
          "0",
          "0",
          "2 to 3",
          ""
        ],
        [
          "24",
          "REFsb",
          "1",
          "1",
          "3",
          "3 to 0",
          ""
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 99.29853885509257
      }
    },
    {
      "page": 182,
      "source": "table",
      "content": [
        [
          "",
          "24\nREFsb\n1\n1\n3\n3 to 0"
        ],
        [
          "The REFsb command must not be issued to the device until the following conditions are met:",
          ""
        ],
        [
          "-",
          "tRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively"
        ],
        [
          "-",
          "tRFCsb has been satisfied after the prior REFsb command"
        ],
        [
          "-",
          "tRP has been satisfied after the prior PRECHARGE command to that bank"
        ],
        [
          "-",
          "tRRD_L has been satisfied after the prior ACTIVATE command (e.g., tRRD_L has to be met from ACTIVATE"
        ],
        [
          "",
          "of a different bank in the same bank group to the REFsb targeted at the same bank group)"
        ],
        [
          "Additional restrictions for issuing the REFsb command:",
          ""
        ],
        [
          "-",
          "tFAW has not been met (each REFsb counts as an ACTIVATE command for the four activate window timing"
        ],
        [
          "",
          "restriction)"
        ],
        [
          "Once a REFsb is issued, the target banks (one in each Bank Group) are inaccessible during the same-bank",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 86.07839080364964
      }
    },
    {
      "page": 183,
      "source": "table",
      "content": [
        [
          "",
          "4.13.3   Same Bank Refresh (Cont’d)",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 280 — Refresh Command Scheduling Separation Requirements",
          ""
        ],
        [
          "Symbol",
          "Min Delay From",
          "To",
          "NOTE"
        ],
        [
          "",
          "",
          "REFab",
          ""
        ],
        [
          "tRFC1",
          "REFab",
          "",
          "1"
        ],
        [
          "",
          "",
          "ACTIVATE command to any bank",
          ""
        ],
        [
          "",
          "",
          "REFab",
          ""
        ],
        [
          "tRFC2",
          "REFab",
          "ACTIVATE command to any bank",
          "2"
        ],
        [
          "",
          "",
          "REFsb",
          ""
        ],
        [
          "",
          "",
          "REFab",
          ""
        ],
        [
          "tRFCsb",
          "REFsb",
          "ACTIVATE command to same bank as REFsb",
          "2"
        ],
        [
          "",
          "",
          "REFsb",
          ""
        ],
        [
          "tREFSBRD",
          "REFsb",
          "ACTIVATE command to different bank from REFsb",
          "2"
        ],
        [
          "tRRD_L",
          "ACTIVATE",
          "REFsb to different bank from ACTIVATE",
          "2"
        ],
        [
          "",
          "NOTE 1 MR4(OP[4]) set to Normal Refresh mode.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 96.57781344349435
      }
    },
    {
      "page": 184,
      "source": "table",
      "content": [
        [
          "",
          "Table 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Command",
          "Refresh Mode",
          "",
          "Symbol & Range",
          "Expression",
          "Value",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "0C <= TCASE <= 85C",
          "tREFI",
          "3.9",
          "us",
          "1,2"
        ],
        [
          "REFab",
          "Normal",
          "tREFI1",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "85C < TCASE <= 95C",
          "tREFI/2",
          "1.95",
          "us",
          "1,2"
        ],
        [
          "",
          "",
          "",
          "0C <= TCASE <= 85C",
          "tREFI/2",
          "1.95",
          "us",
          "1,2"
        ],
        [
          "REFab",
          "Fine Granularity",
          "tREFI2",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "85C < TCASE <= 95C",
          "tREFI/4",
          "0.975",
          "us",
          "1,2"
        ],
        [
          "",
          "",
          "",
          "0C <= TCASE <= 85C",
          "tREFI/(2*n)",
          "1.95/n",
          "us",
          "1,2,3"
        ],
        [
          "REFsb",
          "Fine Granularity",
          "tREFIsb",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "85C < TCASE <= 95C",
          "tREFI/(4*n)",
          "0.975/n",
          "us",
          "1,2,3"
        ],
        [
          "NOTE 1",
          "All 3D Stacked (3DS) devices follow the same requirements as the monolith die regardless of logical rank.",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 96.75961597189033
      }
    },
    {
      "page": 184,
      "source": "table",
      "content": [
        [
          "",
          "Table 283 — 3DS tRFC Parameters by Logical Rank Density",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Refresh Operation",
          "Symbol",
          "8Gb",
          "16Gb \n24Gb",
          "32Gb",
          "Units",
          "Notes"
        ],
        [
          "Normal Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC1_slr(min)",
          "",
          "tRFC1(min)",
          "",
          "ns",
          "1"
        ],
        [
          "3DS same logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Fine Granularity Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC2_slr(min)",
          "",
          "tRFC2(min)",
          "",
          "ns",
          "1"
        ],
        [
          "3DS same logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Same Bank Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFCsb_slr(min)",
          "",
          "tRFCsb(min)",
          "",
          "ns",
          "1"
        ],
        [
          "3DS same logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Normal Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC1_dlr(min)",
          "",
          "tRFC1(min)/3",
          "",
          "ns",
          "3"
        ],
        [
          "3DS different logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Normal Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC1_dpr(min)",
          "",
          "tRFC1min/3",
          "",
          "ns",
          "2, 3"
        ],
        [
          "3DS different physical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Fine Granularity Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC2_dlr(min)",
          "",
          "tRFC2(min)/3",
          "",
          "ns",
          "3"
        ],
        [
          "3DS different logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Fine Granularity Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFC2_dpr(min)",
          "",
          "tRFC2min/3",
          "",
          "ns",
          "2, 3"
        ],
        [
          "3DS different physical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Same Bank Refresh with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRFCsb_dlr(min)",
          "",
          "tRFCsb(min)/3",
          "",
          "ns",
          "3"
        ],
        [
          "3DS different logical rank",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "All 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.61191356118928
      }
    },
    {
      "page": 185,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 157"
        ],
        [
          "4.13.6   Refresh Operation Scheduling Flexibility"
        ],
        [
          "In general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every tREFI interval."
        ],
        [
          "To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the"
        ],
        [
          "absolute refresh interval is provided."
        ],
        [
          "In Normal Refresh mode, a maximum of 4 REFab commands can be postponed, meaning that at no point"
        ],
        [
          "in time more than a total of 4 Refresh commands are allowed to be postponed. In case that 4 REFab"
        ],
        [
          "commands are postponed in a row, the resulting maximum interval between the surrounding REFab"
        ],
        [
          "commands is limited to 5 × tREFI1 (see Figure 66). At any given time, a maximum of 5 REFab commands"
        ],
        [
          "can be issued within 1 x tREFI1 window. Self-refresh mode may be entered with a maximum of 4 REFab"
        ],
        [
          "commands being postponed. After exiting Self-Refresh mode with one or more REFab commands"
        ],
        [
          "postponed, additional REFab commands may be postponed to the extent that the total number of postponed"
        ],
        [
          "REFab commands (before and after the Self-Refresh) will never exceed 4. During Self-Refresh Mode, the"
        ],
        [
          "number of postponed REFab commands does not change."
        ],
        [
          "In FGR Mode, the maximum REFab commands that may be postponed is 8, with the resulting maximum"
        ],
        [
          "interval between the surrounding REFab commands limited to 9 x tREFI2 (see Figure 67). At any given"
        ],
        [
          "time, a maximum of 9 REFab commands can be issued within 1 x tREFI2 window. The same maximum"
        ],
        [
          "count of 8 applies to postponed REFab commands around self-refresh entry and exit."
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 186,
      "source": "table",
      "content": [
        [
          "t0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "INIT\nCMD",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "",
          "SRE",
          "DES",
          "NOP",
          "DES",
          "",
          "",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID"
        ],
        [
          "",
          "",
          "tRFC2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFC2",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tREFI2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI2",
          "",
          ""
        ],
        [
          "Global Refresh",
          "n",
          "",
          "n+1",
          "",
          "n+2",
          "",
          "n+3",
          "",
          "n+4",
          "",
          "",
          "",
          "",
          "",
          "m",
          "",
          "",
          "m+1",
          "",
          "m+2"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "Even",
          "",
          "Odd",
          "",
          "Even",
          "",
          "Odd",
          "",
          "Even",
          "",
          "",
          "",
          "",
          "",
          "Even",
          "",
          "",
          "Odd",
          "",
          "Even"
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Self Refesh Mode",
          "",
          "",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          ""
        ],
        [
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "FGR 2x, even REF count, to Self Refresh (recommended)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "INIT\nCMD",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "REFab",
          "VALID",
          "",
          "",
          "SRE",
          "DES",
          "NOP",
          "DES",
          "",
          "REFab",
          "",
          "REFab",
          "VALID",
          "REFab",
          "VALID"
        ],
        [
          "",
          "",
          "tRFC2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFC2",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tREFI2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Extra REFab Command",
          "",
          "",
          "",
          "",
          "",
          "tREFI2",
          "",
          ""
        ],
        [
          "Global Refresh",
          "n",
          "",
          "n+1",
          "",
          "n+2",
          "",
          "n+3",
          "",
          "",
          "",
          "",
          "",
          "",
          "m-1",
          "",
          "m",
          "",
          "m+1",
          "",
          "m+2"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "Even",
          "",
          "Odd",
          "",
          "Even",
          "",
          "Odd",
          "",
          "",
          "",
          "",
          "",
          "",
          "Odd",
          "",
          "Even",
          "",
          "Odd",
          "",
          "Even"
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Self Refesh Mode",
          "",
          "",
          "",
          "",
          "",
          "FGR 2x Refresh Mode",
          "",
          ""
        ],
        [
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 21,
        "flavor": "stream",
        "accuracy": 95.16697499870294
      }
    },
    {
      "page": 187,
      "source": "table",
      "content": [
        [
          "t0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "INIT\nCMD",
          "",
          "REFsb REFsb REFsb REFsb",
          "",
          "",
          "",
          "",
          "REFsb REFsb REFsb REFsb",
          "",
          "",
          "",
          "",
          "SRE\nDES",
          "DES\nNOP",
          "REFsb REFsb REFsb REFsb",
          "",
          "",
          "",
          "",
          "REFsb REFsb REFsb REFsb",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA[1:0]",
          "",
          "0b00",
          "0b01",
          "0b10",
          "",
          "0b11",
          "0b10",
          "0b00",
          "0b11",
          "",
          "0b01",
          "",
          "",
          "0b11",
          "0b01",
          "0b00",
          "",
          "0b10",
          "0b10",
          "0b01",
          "0b00",
          "",
          "0b11",
          ""
        ],
        [
          "Internal Bank",
          "0",
          "1",
          "",
          "2",
          "3",
          "0",
          "1",
          "",
          "2",
          "3",
          "0",
          "",
          "0",
          "1",
          "",
          "2",
          "3",
          "0",
          "1",
          "",
          "2",
          "3",
          "0",
          ""
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Global Refresh",
          "",
          "",
          "n",
          "",
          "",
          "",
          "",
          "n+1",
          "",
          "",
          "",
          "n+2",
          "",
          "",
          "m",
          "",
          "",
          "",
          "",
          "m+1",
          "",
          "",
          "",
          "m+2"
        ],
        [
          "Counter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "REF",
          "",
          "",
          "Even",
          "",
          "",
          "",
          "",
          "Odd",
          "",
          "",
          "",
          "Even",
          "",
          "",
          "Even",
          "",
          "",
          "",
          "",
          "Odd",
          "",
          "",
          "",
          "Even"
        ],
        [
          "Count",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 25,
        "flavor": "stream",
        "accuracy": 85.83941921215347
      }
    },
    {
      "page": 188,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 160"
        ],
        [
          "4.14\nTemperature Sensor"
        ],
        [
          "DDR5 devices feature a temperature sensor whose status can be read. This sensor can be used to determine"
        ],
        [
          "an appropriate refresh rate (MR4). Either the temperature sensor readout or the device TOPER may be"
        ],
        [
          "used by the system to determine whether the refresh rate and operating temperature requirements are being"
        ],
        [
          "met."
        ],
        [
          "DDR5 devices shall monitor device temperature and update MR4 according to tTSI. Upon completion of"
        ],
        [
          "device initialization, the device temperature status bits shall be no older than tTSI. MR4 will be updated"
        ],
        [
          "even when device is in Self Refresh state."
        ],
        [
          "When using the temperature sensor, the actual device case temperature may be higher than the TOPER"
        ],
        [
          "specification that applies for the standard or elevated temperature ranges. For example, TCASE may be"
        ],
        [
          "above 85°C when MR4:OP[2:0]=010B. DDR5 devices shall allow for 2°C temperature margin between"
        ],
        [
          "the point at which the device updates the MR4 value and the point at which the controller reconfigures the"
        ],
        [
          "system accordingly."
        ],
        [
          "The four thresholds of the temperature sensor will be nominally 80°C, 85°C, 90°C and 95°C. The 2nd"
        ],
        [
          "threshold (nominally 85°C) is used by the system to switch to 2x refresh. The 4th threshold (nominally"
        ],
        [
          "95°C) is used by the system to throttle activity to keep the DRAM at a safe operating temperature. The 1st"
        ],
        [
          "threshold (nominally 80°C) allows the system to take actions which delay reaching the 2nd threshold. The"
        ],
        [
          "3rd threshold (nominally 90°C) allows the system to take actions which delay reaching the 4th threshold."
        ],
        [
          "To ensure proper operation using the temperature sensor, applications should consider the following"
        ],
        [
          "factors:"
        ],
        [
          "•\nTempGradient is the maximum temperature gradient experienced by the memory device at the temperature of"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 188,
      "source": "table",
      "content": [
        [
          "threshold (nominally 80°C) allows the system to take actions which delay reaching the 2nd threshold. The",
          ""
        ],
        [
          "3rd threshold (nominally 90°C) allows the system to take actions which delay reaching the 4th threshold.",
          ""
        ],
        [
          "To ensure proper operation using the temperature sensor, applications should consider the following",
          ""
        ],
        [
          "factors:",
          ""
        ],
        [
          "•",
          "TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of"
        ],
        [
          "",
          "interest over a range of 2°C, measured in the range of interest 80-100°C."
        ],
        [
          "•",
          "ReadInterval is the time period between MR4 reads from the system."
        ],
        [
          "•",
          "TempSensorInterval (tTSI) is the maximum delay between internal updates of MR4."
        ],
        [
          "•",
          "SysRespDelay is the maximum time between a read of MR4 and the response by the system."
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 71.61524393532049
      }
    },
    {
      "page": 189,
      "source": "table",
      "content": [
        [
          "4.14   Temperature Sensor (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 286 — Temperature Sensor Parameters",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "Min/Max",
          "Value",
          "Unit",
          "Notes"
        ],
        [
          "",
          "System Temperature Gradient",
          "TempGradient",
          "Max",
          "System Dependent",
          "°C/s",
          ""
        ],
        [
          "",
          "MR4 Read Interval",
          "ReadInterval",
          "Max",
          "System Dependent",
          "ms",
          ""
        ],
        [
          "",
          "Temperature Sensor Interval",
          "tTSI",
          "Max",
          "32",
          "ms",
          ""
        ],
        [
          "",
          "System Response Delay",
          "SysRespDelay",
          "Max",
          "System Dependent",
          "ms",
          ""
        ],
        [
          "",
          "Device Temperature Margin",
          "TempMargin",
          "Max",
          "2",
          "°C",
          "1"
        ],
        [
          "",
          "Temp Sensor Accuracy,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "TempSensorAcc2",
          "Min",
          "78",
          "°C",
          "1,2"
        ],
        [
          "",
          "2nd threshold trip point",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Temp Sensor Accuracy,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "TempSensorAcc4",
          "Min",
          "88",
          "°C",
          "1,2"
        ],
        [
          "",
          "4th threshold trip point",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Relative Trip Point, 2nd threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RelativeTrip2m1",
          "Min/Max",
          "Min 3 / Max 7",
          "°C",
          "1,3"
        ],
        [
          "",
          "minus 1st threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Relative Trip Point, 3rd threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RelativeTrip3m2",
          "Min/Max",
          "Min 3 / Max 7",
          "°C",
          "1,4"
        ],
        [
          "",
          "minus 2nd threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Relative Trip Point, 4th threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RelativeTrip4m3",
          "Min/Max",
          "Min 3 / Max 7",
          "°C",
          "1,4"
        ],
        [
          "",
          "minus 3rd threshold",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "",
          "Verified by design and characterization, and may not be subject to production test.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.0035091662131
      }
    },
    {
      "page": 190,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          ""
        ],
        [
          "Page 162",
          "",
          "",
          ""
        ],
        [
          "4.14   Temperature Sensor (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "MR4 = 0x02\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83",
          "MR4 = 0x83\nMR4 = 0x03",
          ""
        ],
        [
          "",
          "MRR MR4 = 0x02",
          "MRR MR4 = 0x83",
          ""
        ],
        [
          "NOTE",
          "MR4 encodings in the figure are examples only and assume that MR4:OP[4]=0",
          "",
          ""
        ],
        [
          "",
          "Figure 70 — Temp Sensor Timing Diagram",
          "",
          ""
        ],
        [
          "4.14.1   Temperature Sensor Usage for 3D Stacked (3DS) Devices",
          "",
          "",
          ""
        ],
        [
          "In the case of 3D Stacked devices, the Refresh Rate (MR4) is related to the hottest die in the stack only.",
          "",
          "",
          ""
        ],
        [
          "4.14.2   Temperature Encoding",
          "",
          "",
          ""
        ],
        [
          "The DDR5 DRAM provides temperature related information to the controller via an encoding on MR4:OP[2:0]. The",
          "",
          "",
          ""
        ],
        [
          "encodings define the proper refresh rate expected by the DRAM to maintain data integrity.",
          "",
          "",
          ""
        ],
        [
          "4.14.3   MR4 Definition – for Reference Only",
          "",
          "",
          ""
        ],
        [
          "See Section 3.5.6 for details",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 287 — MR4 Register Information",
          "",
          ""
        ],
        [
          "OP[7]",
          "OP[6]\nOP[5]\nOP[4]\nOP[3]",
          "OP[2]\nOP[1]",
          "OP[0]"
        ],
        [
          "",
          "Refresh Inter-",
          "",
          ""
        ],
        [
          "",
          "Refresh tRFC",
          "",
          ""
        ],
        [
          "TUF",
          "RFU\nval Rate Indi-",
          "Refresh Rate",
          ""
        ],
        [
          "",
          "Mode",
          "",
          ""
        ],
        [
          "",
          "cator",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 73.20133868639921
      }
    },
    {
      "page": 191,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 288 — MR4 Register Encoding",
          "",
          ""
        ],
        [
          "",
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function",
          "",
          "Operand",
          "Data",
          "Notes"
        ],
        [
          "",
          "Type",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "000B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "001B: tREFI x1 (1x Refresh Rate), <80°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal",
          "1,2,3,4,5,"
        ],
        [
          "Refresh Rate",
          "R",
          "OP[2:0]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "6,7"
        ],
        [
          "",
          "",
          "",
          "100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "101B: tREFI /2 (2x Refresh Rate), >95°C nominal",
          ""
        ],
        [
          "",
          "",
          "",
          "110B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "111B: RFU",
          ""
        ],
        [
          "",
          "",
          "",
          "DRAM Status Read (SR):",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Not implemented (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Implemented",
          ""
        ],
        [
          "Refresh Interval Rate",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "SR/W",
          "OP[3]",
          "",
          ""
        ],
        [
          "Indicator",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Host Write (W):",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Disabled (Default)",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Enabled",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Normal Refresh Mode (tRFC1)",
          ""
        ],
        [
          "Refresh tRFC Mode",
          "R/W",
          "OP[4]",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Fine Granularity Refresh Mode (tRFC2)",
          ""
        ],
        [
          "RFU",
          "R/W",
          "OP[6:5]",
          "RFU",
          ""
        ],
        [
          "TUF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: No change in OP[2:0] since last MR4 read (default)",
          ""
        ],
        [
          "(Temperature Update",
          "R",
          "OP[7]",
          "",
          ""
        ],
        [
          "Flag)",
          "",
          "",
          "1B: Change in OP[2:0] since last MR4 read",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.26792366646566
      }
    },
    {
      "page": 191,
      "source": "table",
      "content": [
        [
          "",
          "TUF"
        ],
        [
          "",
          "0B: No change in OP[2:0] since last MR4 read (default)"
        ],
        [
          "(Temperature Update",
          "R\nOP[7]"
        ],
        [
          "",
          "1B: Change in OP[2:0] since last MR4 read \nFlag)"
        ],
        [
          "NOTE 1",
          "The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range."
        ],
        [
          "",
          "The five ranges defined by OP[2:0] are determined by four temperature thresholds."
        ],
        [
          "NOTE 2",
          "The four temperature thresholds are nominally at 80°C, 85°C, 90°C and 95°C. The 85°C and 95°C thresholds have a specified"
        ],
        [
          "",
          "minimum temperature value, but the maximum temperature value is not specified."
        ],
        [
          "NOTE 3",
          "DRAM vendors must report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that"
        ],
        [
          "",
          "their device will work at any temperature within the range using the refresh interval requested by their device."
        ],
        [
          "NOTE 4",
          "The 2x Refresh Rate must be provided by the system before the DRAM Tj has gone up by more than 2°C (Temperature Margin) since"
        ],
        [
          "",
          "the first report out of OP[2:0]=011B. This condition is reset when OP[2:0] is equal to 010B."
        ],
        [
          "NOTE 5",
          "The device may not operate properly when OP[2:0]=101B, if the DRAM Tj has gone up by more than 2°C (Temperature Margin) since"
        ],
        [
          "",
          "the first report out of OP[2:0]=101B. This condition is reset when OP[2:0] is equal to 100B. OP[2:0]=101B must be a temporary"
        ],
        [
          "",
          "condition of the DRAM, to be addressed by immediately reducing the Tj of the DRAM by throttling its power, and/or the power of"
        ],
        [
          "",
          "nearby devices."
        ],
        [
          "NOTE 6",
          "OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te)."
        ],
        [
          "NOTE 7",
          "See Section 4.14 for information on the recommended frequency of reading MR4"
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 97.47895164274844
      }
    },
    {
      "page": 192,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 164",
          ""
        ],
        [
          "4.15",
          "Multi-Purpose Command (MPC)"
        ],
        [
          "4.15.1   Introduction",
          ""
        ],
        [
          "DDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface",
          ""
        ],
        [
          "initialization, training, and periodic calibration. The MPC command is initiated with CS_n, and CA[4:0]",
          ""
        ],
        [
          "asserted to the proper state at the rising edge of CK, as defined in Table 241. The MPC command has eight",
          ""
        ],
        [
          "operands (OP[7:0]) that are decoded to execute specific commands in the SDRAM.",
          ""
        ],
        [
          "The MPC command uses an encoding that includes the command encoding and the opcode payload in a",
          ""
        ],
        [
          "single clock cycle. This enables the host to extend the setup and hold for the CA signals beyond the single",
          ""
        ],
        [
          "cycle when the chip select asserts. In addition, the MPC command will support multiple cycles of CS_n",
          ""
        ],
        [
          "assertion. The multiple cycles of CS_n assertion ensures the DRAM will capture the MPC command",
          ""
        ],
        [
          "during at least one rising CK_t/CK_c edge.",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 27.931536537041808
      }
    },
    {
      "page": 193,
      "source": "table",
      "content": [
        [
          "",
          "Table 290 — MPC Command Definition for OP[7:0]",
          ""
        ],
        [
          "Function\nOperand",
          "Data",
          "Notes"
        ],
        [
          "0000 0000B: Exit CS Training Mode",
          "",
          ""
        ],
        [
          "0000 0001B: Enter CS Training Mode",
          "",
          ""
        ],
        [
          "0000 0010B: DLL RESET",
          "",
          ""
        ],
        [
          "0000 0011B: Enter CA Training Mode",
          "",
          ""
        ],
        [
          "0000 0100B: ZQCal Latch",
          "",
          ""
        ],
        [
          "0000 0101B: ZQCal Start",
          "",
          ""
        ],
        [
          "",
          "0000 0110B: Stop DQS Interval Oscillator",
          ""
        ],
        [
          "",
          "0000 0111B: Start DQS Interval Oscillator",
          ""
        ],
        [
          "0000 1000B: Set 2N Command Timing",
          "",
          ""
        ],
        [
          "0000 1001B: Set 1N Command Timing",
          "",
          ""
        ],
        [
          "",
          "0000 1010B: Exit PDA Enumerate Programming Mode",
          ""
        ],
        [
          "",
          "0000 1011B: Enter PDA Enumerate Programming Mode",
          ""
        ],
        [
          "0000 1100B: Manual ECS Operation",
          "",
          ""
        ],
        [
          "Initialization",
          "",
          "1,2,3,"
        ],
        [
          "0000 1101B: RFU",
          "",
          ""
        ],
        [
          "and",
          "",
          "4,5,6,7,"
        ],
        [
          "OP[7:0]\n...thru",
          "",
          ""
        ],
        [
          "Training",
          "",
          "8, 9,10,"
        ],
        [
          "0001 1110B: RFU\nModes",
          "",
          "11"
        ],
        [
          "",
          "0001 1111B: Apply VrefCA, VrefCS and RTT_CA/CS/CK",
          ""
        ],
        [
          "",
          "0010 0xxxB: Group A RTT_CK = xxx (See Section 3.5.34 for MR32 encoding)",
          ""
        ],
        [
          "",
          "0010 1xxxB: Group B RTT_CK = xxx (See Section 3.5.34 for MR32 encoding)",
          ""
        ],
        [
          "",
          "0011 0xxxB: Group A RTT_CS = xxx (See Section 3.5.34 for MR32 encoding)",
          ""
        ],
        [
          "",
          "0011 1xxxB: Group B RTT_CS = xxx (See Section 3.5.34 for MR32 encoding)",
          ""
        ],
        [
          "",
          "0100 0xxxB: Group A RTT_CA = xxx (See Section 3.5.35 for MR33 encoding)",
          ""
        ],
        [
          "",
          "0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33 encoding)",
          ""
        ],
        [
          "",
          "0101 0xxxB: Set DQS _RTT_PARK = xxx (See Section 3.5.35 for MR33 encoding)",
          ""
        ],
        [
          "",
          "0101 1xxxB: Set RTT_PARK = xxx (See Section 3.5.36 for MR34 encoding)",
          ""
        ],
        [
          "",
          "0110 xxxxB: PDA Enumerate ID = xxxx (See Table 297)",
          ""
        ],
        [
          "",
          "0111 xxxxB: PDA Select ID = xxxx (See Table 298)",
          ""
        ],
        [
          "",
          "1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)",
          ""
        ],
        [
          "All Others: Reserved",
          "",
          ""
        ],
        [
          "NOTE 1\nSee Table 241 for more information.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 77.17756349839019
      }
    },
    {
      "page": 193,
      "source": "table",
      "content": [
        [
          "",
          "0110 xxxxB: PDA Enumerate ID = xxxx (See Table 297)"
        ],
        [
          "",
          "0111 xxxxB: PDA Select ID = xxxx (See Table 298)"
        ],
        [
          "",
          "1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)"
        ],
        [
          "",
          "All Others: Reserved"
        ],
        [
          "NOTE 1",
          "See Table 241 for more information."
        ],
        [
          "NOTE 2",
          "Refer to Section 4.20 for more information regarding CS Training Mode Entry and Exit."
        ],
        [
          "NOTE 3",
          "Refer to Section 4.19 for more information regarding CA Training Mode Entry."
        ],
        [
          "NOTE 4",
          "Refer to Section 4.23 for more information regarding ZQCal Start and ZQCal Latch."
        ],
        [
          "NOTE 5",
          "Refer to Section 4.31 for more information regarding Start DQS Interval Oscillator and Stop DQS Interval Oscillator"
        ],
        [
          "NOTE 6",
          "Refer to Section 4.16 for more information regarding Enter PDA Mode and Exit PDA Mode."
        ],
        [
          "NOTE 7",
          "Refer to Section 4.39 for more information regarding Group A and Group B configurations for RTT_CA, RTT_CS, and RTT_CK."
        ],
        [
          "NOTE 8",
          "“Apply VrefCA, VrefCS  and RTT_CA/CS/CK” applies the settings previously sent with the VrefCA or VrefCS command and “MPC"
        ],
        [
          "",
          "Set RTT_CA/CS/CK”. Until this “MPC Apply VrefCA, VrefCS and RTT_CA/CS/CK” command is sent, the values are in a shadow"
        ],
        [
          "",
          "register. Any MRR to the VrefCA, VrefCS  and RTT_CA/CS/CK settings should return only the applied value. The shadow register"
        ],
        [
          "",
          "shall retain the previously set value, so that any time the “MPC Apply VrefCA, VrefCS  and RTT_CA/CS/CK” command is sent, there"
        ],
        [
          "",
          "is no change in the applied value unless a new VrefCA , VrefCS or RTT_CA/CS/CK value was sent to the shadow register since the"
        ],
        [
          "",
          "previous “MPC Apply VrefCA, VrefCS  and RTT_CA/CS/CK” command."
        ],
        [
          "NOTE 9",
          "The PDA Enumerate ID and PDA Select ID opcodes include a 4-bit value, designated by xxxxB in the table. This is the value that is"
        ],
        [
          "",
          "programmed into the MR for these fields. The PDA Enumerate ID can only be changed while in PDA Enumerate Programming Mode."
        ],
        [
          "NOTE 10",
          "For any MPC command that is associated with a Mode Register, the only way to program that Mode Register is via the MPC"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 194,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 291 — PDA Enumerate and Select ID Encoding"
        ],
        [
          "MPC Function",
          "OP[7:4]",
          "OP[3:0]"
        ],
        [
          "",
          "",
          "0000B: ID 0"
        ],
        [
          "",
          "",
          "0001B: ID 1"
        ],
        [
          "",
          "",
          "0010B: ID 2"
        ],
        [
          "",
          "",
          "0011B: ID 3"
        ],
        [
          "",
          "",
          "0100B: ID 4"
        ],
        [
          "",
          "",
          "0101B: ID 5"
        ],
        [
          "",
          "",
          "0110B: ID 6"
        ],
        [
          "",
          "",
          "0111B: ID 7"
        ],
        [
          "PDA Enumerate ID",
          "0110",
          ""
        ],
        [
          "",
          "",
          "1000B: ID 8"
        ],
        [
          "",
          "",
          "1001B: ID 9"
        ],
        [
          "",
          "",
          "1010B: ID 10"
        ],
        [
          "",
          "",
          "1011B: ID 11"
        ],
        [
          "",
          "",
          "1100B: ID 12"
        ],
        [
          "",
          "",
          "1101B: ID 13"
        ],
        [
          "",
          "",
          "1110B: ID 14"
        ],
        [
          "",
          "",
          "1111B: ID 15 - default"
        ],
        [
          "",
          "",
          "0000B: ID 0"
        ],
        [
          "",
          "",
          "0001B: ID 1"
        ],
        [
          "",
          "",
          "0010B: ID 2"
        ],
        [
          "",
          "",
          "0011B: ID 3"
        ],
        [
          "",
          "",
          "0100B: ID 4"
        ],
        [
          "",
          "",
          "0101B: ID 5"
        ],
        [
          "",
          "",
          "0110B: ID 6"
        ],
        [
          "",
          "",
          "0111B: ID 7"
        ],
        [
          "PDA Select ID",
          "0111",
          ""
        ],
        [
          "",
          "",
          "1000B: ID 8"
        ],
        [
          "",
          "",
          "1001B: ID 9"
        ],
        [
          "",
          "",
          "1010B: ID 10"
        ],
        [
          "",
          "",
          "1011B: ID 11"
        ],
        [
          "",
          "",
          "1100B: ID 12"
        ],
        [
          "",
          "",
          "1101B: ID 13"
        ],
        [
          "",
          "",
          "1110B: ID 14"
        ],
        [
          "",
          "",
          "1111B: ID 15 - This selects all devices regardless of their enumerate ID."
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 99.77601098116573
      }
    },
    {
      "page": 195,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 167"
        ],
        [
          "4.15.3   MPC Command Timings"
        ],
        [
          "As shown in the Figure 71, the MPC CMD timings can be extended to any number of cycles. The CS_n"
        ],
        [
          "can also be asserted many consecutive cycles, limited by tMCP_CS. All timings will be relative to the final"
        ],
        [
          "rising CK_t/CK_c within the CS_n assertion window. The min delay from when the MPC command is"
        ],
        [
          "captured to the next valid command is specified as tMPC_Delay. Prior to CS Training, the CA will be"
        ],
        [
          "driven with additional setup and hold beyond the CS_n assertion. For the DRAM to latch the MPC"
        ],
        [
          "command in cases where the alignment between CS_n, CA, and CK may be unknown, the CA inputs must"
        ],
        [
          "reach the proper command state and provide at least three cycles prior to CS_n transitioning from high to"
        ],
        [
          "low, CS_n must remain low for tMPC_CS, and CA must remain in the proper command state for and"
        ],
        [
          "provide at least three cycles after CS_n transitions from low to high. This additional setup and hold is only"
        ],
        [
          "needed when MR2:OP[2] is set to 0 (Multi-cycle MPC mode)."
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 195,
      "source": "table",
      "content": [
        [
          "needed when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0\nt 1\nt 2",
          "t 3",
          "t a",
          "t a+1",
          "t a+3\nt a+2\nt a+4",
          "t a+5",
          "t a+6",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t b+6"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MPC Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD\nDES DES",
          "",
          "MPC",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "Valid",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "tMPC_CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tMC_MPC_Setup",
          "",
          "",
          "",
          "tMC_MPC_Hold",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 94.94764486633068
      }
    },
    {
      "page": 195,
      "source": "table",
      "content": [
        [
          "for the MPC, VrefCA and VrefCS commands.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t b+6"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "",
          "",
          "MPC Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Valid",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES",
          "DES",
          "",
          "",
          "MPC",
          "",
          "",
          "DES DES",
          "",
          "DES",
          "DES",
          "DES",
          "Valid",
          "",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tMPC_CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tMC_MPC_Setup",
          "",
          "",
          "",
          "",
          "",
          "tMC_MPC_Hold",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 19,
        "flavor": "stream",
        "accuracy": 91.29321578271036
      }
    },
    {
      "page": 196,
      "source": "table",
      "content": [
        [
          "",
          "Table 293 — AC Parameters for MPC Command",
          "",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Description",
          "Min",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "tMPC_Delay",
          "MPC to any other valid command delay",
          "tMRD",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "Min time between stable MPC command and first",
          "",
          "",
          "",
          ""
        ],
        [
          "tMC_MPC_Setup",
          "",
          "3",
          "-",
          "nCK",
          "2"
        ],
        [
          "",
          "falling CS edge (SETUP)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Min time between first rising CS edge and stable",
          "",
          "",
          "",
          ""
        ],
        [
          "tMC_MPC_Hold",
          "",
          "3",
          "-",
          "nCK",
          "2"
        ],
        [
          "",
          "MPC command (HOLD)",
          "",
          "",
          "",
          ""
        ],
        [
          "tMPC_CS",
          "Time CS_n is held low to register MPC command",
          "3.5",
          "8",
          "nCK",
          "1"
        ],
        [
          "NOTE 1",
          "The minimum tMPC_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.63909864585419
      }
    },
    {
      "page": 196,
      "source": "table",
      "content": [
        [
          "",
          "Table 294 — MPC Truth Table",
          ""
        ],
        [
          "Current State",
          "MPC Command",
          "Next State"
        ],
        [
          "",
          "CSTM (Enter/Exit)",
          ""
        ],
        [
          "",
          "DLL RESET",
          ""
        ],
        [
          "",
          "CATM (Enter)",
          ""
        ],
        [
          "",
          "ZQCAL (Latch/Start)",
          ""
        ],
        [
          "",
          "DQS Interval Oscillator (Start/Stop)",
          ""
        ],
        [
          "",
          "Set 1N/2N Command",
          ""
        ],
        [
          "",
          "PDA Enumerate Programming (Enter/Exit)",
          ""
        ],
        [
          "All Banks Idle",
          "",
          "All Banks Idle"
        ],
        [
          "",
          "Manual ECS Operation",
          ""
        ],
        [
          "",
          "Apply VrefCA, VrefCS and RTT_CA/CS/CK",
          ""
        ],
        [
          "",
          "Configure Group A/B RTT_CA/CS/CK",
          ""
        ],
        [
          "",
          "Set DQS_RTT_PARK",
          ""
        ],
        [
          "",
          "Set RTT_PARK",
          ""
        ],
        [
          "",
          "PDA Enumerate/Select ID",
          ""
        ],
        [
          "",
          "Configure tDLLK/tCCD_L",
          ""
        ],
        [
          "",
          "ZQCAL (Latch/Start)",
          ""
        ],
        [
          "",
          "DQS Interval Oscillator (Start/Stop)",
          ""
        ],
        [
          "Active",
          "Set 1N/2N Command",
          "Active"
        ],
        [
          "",
          "Configure Group A/B RTT_CA/CS/CK",
          ""
        ],
        [
          "",
          "Configure tDLLK/tCCD_L",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 100.00000000000004
      }
    },
    {
      "page": 197,
      "source": "table",
      "content": [
        [
          "",
          "Table 295 — Commands that Support or Don’t Support PDA Select ID Usage",
          "",
          ""
        ],
        [
          "",
          "",
          "Uses PDA Select ID to determine",
          ""
        ],
        [
          "Command",
          "Opcode",
          "",
          "NOTE"
        ],
        [
          "",
          "",
          "when to execute command",
          ""
        ],
        [
          "MRW",
          "All",
          "Yes",
          ""
        ],
        [
          "VrefCA",
          "All",
          "Yes",
          ""
        ],
        [
          "VrefCS",
          "All",
          "Yes",
          ""
        ],
        [
          "MPC",
          "(Group A and B) RTT_CA",
          "Yes",
          ""
        ],
        [
          "MPC",
          "(Group A and B) RTT_CS",
          "Yes",
          ""
        ],
        [
          "MPC",
          "(Group A and B) RTT_CK",
          "Yes",
          ""
        ],
        [
          "MPC",
          "Set RTT_PARK",
          "Yes",
          ""
        ],
        [
          "MPC",
          "Set DQS_RTT_PARK",
          "Yes",
          ""
        ],
        [
          "MPC",
          "Apply VrefCA and RTT_CA/CS/CK",
          "No",
          ""
        ],
        [
          "MPC",
          "Enter PDA Enumerate Programming Mode",
          "No",
          ""
        ],
        [
          "MPC",
          "Exit PDA Enumerate Programming Mode",
          "No",
          ""
        ],
        [
          "MPC",
          "PDA Enumerate ID",
          "No",
          "1"
        ],
        [
          "MPC",
          "PDA Select ID",
          "No",
          ""
        ],
        [
          "MPC",
          "All other MPC opcodes",
          "No",
          ""
        ],
        [
          "NOTE 1",
          "The PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 97.89907531463118
      }
    },
    {
      "page": 198,
      "source": "table",
      "content": [
        [
          "",
          "Table 296 — PDA Mode Register Fields",
          ""
        ],
        [
          "MR Address",
          "Operating Mode",
          "Description"
        ],
        [
          "",
          "",
          "This is a Read Only MR field, which is only programmed"
        ],
        [
          "",
          "",
          "through an MPC command with the PDA Enumerate ID opcode."
        ],
        [
          "",
          "",
          "xxxxB Encoding is set with MPC command with the PDA"
        ],
        [
          "",
          "",
          "Enumerate ID opcode. This can only be set when PDA"
        ],
        [
          "MR1:OP[3:0]",
          "PDA Enumerate ID[3:0]",
          ""
        ],
        [
          "",
          "",
          "Enumerate Programming Mode is enabled and the associated"
        ],
        [
          "",
          "",
          "DRAM’s DQ0 is asserted LOW. The PDA Enumerate ID opcode"
        ],
        [
          "",
          "",
          "includes 4 bits for this encoding."
        ],
        [
          "",
          "",
          "Default setting is 1111B"
        ],
        [
          "",
          "",
          "This is a Read Only MR field, which is only programmed"
        ],
        [
          "",
          "",
          "through an MPC command with the PDA Select ID opcode."
        ],
        [
          "",
          "",
          "x\nxxxB Encoding is set with MPC command with the PDA Select"
        ],
        [
          "",
          "",
          "ID opcode. The PDA Select ID opcode includes 4 bits for this"
        ],
        [
          "",
          "",
          "encoding."
        ],
        [
          "MR1:OP[7:4]",
          "PDA Select ID[3:0]",
          "1111B = all DRAMs execute MRW, MPC, and VrefCA commands"
        ],
        [
          "",
          "",
          "For all other encodings, DRAMs execute MRW, MPC, and"
        ],
        [
          "",
          "",
          "VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate"
        ],
        [
          "",
          "",
          "ID[3:0], with some exceptions for specific MPC commands that"
        ],
        [
          "",
          "",
          "execute regardless of PDA Select ID."
        ],
        [
          "",
          "",
          "Default setting is 1111B"
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 97.89155397708026
      }
    },
    {
      "page": 198,
      "source": "table",
      "content": [
        [
          "",
          "Default setting is 1111B"
        ],
        [
          "4.16.1   PDA Enumerate ID Programming",
          ""
        ],
        [
          "1",
          "PDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with"
        ],
        [
          "",
          "OP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data"
        ],
        [
          "",
          "mask shall be disabled or DM_n driven high, while PDA Enumerate Programming Mode is enabled."
        ],
        [
          "2",
          "In the PDA Enumerate Programming Mode, only the MPC command with PDA Enumerate ID opcode is"
        ],
        [
          "",
          "qualified with DQ0 for x4/x8 and DQL0 for x16. The DRAM captures DQ0 for x4/x8 and DQL0 for x16 by using"
        ],
        [
          "",
          "DQS_c and DQS_t for x4/x8 DQSL_c and DQSL_t for x16 signals as shown in Figure 73, when DQ is driven low"
        ],
        [
          "",
          "after the SET PDA Enumerate ID command, and DQS starts toggling after tPDA_DQS_DELAYmin, and stops"
        ],
        [
          "",
          "toggling prior to tPDA_DQS_DELAYmax, and DQ is held until after DQS stops toggling. An alternate method is"
        ],
        [
          "",
          "shown in Figure 74 where DQ is driven low and DQS toggles continuously starting prior to the SET PDA"
        ],
        [
          "",
          "Enumerate ID command, and remains toggling until tPDA_DQS_Delay(max) is satisfied, and the Exit PDA"
        ],
        [
          "",
          "Enumerate Programming Mode command has finished. If the value on DQ0 for x4/x8 or DQL0 for x16 is 0 then"
        ],
        [
          "",
          "the DRAM executes the MPC command to set the PDA Enumerate ID. The controller may choose to drive all the"
        ],
        [
          "",
          "DQ bits. Only the MPC command with PDA Enumerate ID opcodes will be supported in PDA Enumerate"
        ],
        [
          "",
          "Programming Mode, and the MPC command to exit PDA Enumerate Programming Mode does not require a DQ"
        ],
        [
          "",
          "qualification."
        ],
        [
          "3",
          "For the “don’t enumerate” case where the SDRAM ignores the PDA Enumerate ID MPC command in the PDA"
        ],
        [
          "",
          "Enumerate Programming Mode, the DQS_t/DQS_c and DQ signals (DQSL_t/DQSL_c and DQL/DQU for x16)"
        ],
        [
          "",
          "may be high (driven or due to RTT_PARK termination) prior to sending the MPC command to enter PDA"
        ],
        [
          "",
          "Enumerate Programming Mode. After entering PDA Enumerate Programming Mode, the DQS and DQ signals"
        ],
        [
          "",
          "must remain high (driven or due to RTT_PARK termination) until exiting PDA Enumerate Programming Mode."
        ],
        [
          "",
          "Holding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default"
        ],
        [
          "",
          "setting of 0xFH (15). Timing diagram example is shown in Figure 73."
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.4593025391831
      }
    },
    {
      "page": 199,
      "source": "table",
      "content": [
        [
          "",
          "High - “1”\nLow - “0”\nUnknown\n1"
        ],
        [
          "",
          "High - “1”\nHigh - “1”\nDon’t Enumerate\n2"
        ],
        [
          "Differentially Low",
          "Valid\nDon’t Enumerate\n3"
        ],
        [
          "NOTE 1",
          "DQS_t/DQS_c are differential signals and small amounts of noise could appear as “toggling,” resulting in “Unknown” PDA"
        ],
        [
          "",
          "Enumerate Results”."
        ],
        [
          "NOTE 2",
          "The expected usage case where the DQS signals are high is to have the DQs held high as well."
        ],
        [
          "NOTE 3",
          "“Differentially Low” is defined as DQS_t low and DQS_c high (DQSL_t low and DQSL_c high for x16)"
        ],
        [
          "NOTE 4",
          "A complete BL16 set of strobe edges (8 rising edges and 8 falling edges) must be sent by the host within the tPDA_DQS_DELAY min/"
        ],
        [
          "",
          "max range after the MPC command. The DQ value is captured during any strobe edge during the valid low duration of the target DQ."
        ],
        [
          "",
          "Valid low time is defined as the time between tPDA_S and tPDA_H. If the DRAM captures a 0 on DQ0 (or DQL0 for x16 devices) at"
        ],
        [
          "",
          "any strobe edge in the strobe sequence, the PDA Enumerate ID command shall be executed by the DRAM. Since the write timings for"
        ],
        [
          "",
          "the DQ bus have not been trained, the host must ensure a minimum of 16 strobe edges occurs after a period of tPDA_DQS_Delay(min)"
        ],
        [
          "",
          "after the associated MPC command. The BC8 mode register setting in the DRAM is ignored while in PDA Enumerate Programming"
        ],
        [
          "",
          "mode. The DQS assumes preamble/postamble requirements."
        ],
        [
          "NOTE 5",
          "Prior to when the MPC command for PDA Enumerate Programming Mode entry is sent by the host, the host must drive DQS_t and"
        ],
        [
          "",
          "DQS_c differentially low, other than when the burst of 16 strobe edges is sent in association with the PDA Enumerate ID MPC"
        ],
        [
          "",
          "command. The host must send preamble and postamble DQS_t/DQS_c toggles during the qualification of the PDA command. Once"
        ],
        [
          "",
          "PDA Enumerate Programming Mode is enabled in the DRAM, the host memory controller shall wait tMPC_Delay to the time the first"
        ],
        [
          "",
          "PDA Enumerate ID MPC command is issued."
        ],
        [
          "NOTE 6",
          "In the PDA Enumerate Programming Mode, only PDA Enumerate ID MPC commands and Exit PDA Enumerate Programming Mode"
        ],
        [
          "",
          "MPC command are allowed."
        ],
        [
          "NOTE 7",
          "In the PDA Enumerate Programming Mode, the default (or previously programmed) RTT_PARK value will be applied to the DQ"
        ],
        [
          "",
          "signals."
        ],
        [
          "NOTE 8",
          "The MPC PDA Enumerate ID command cycle time is defined as tPDA_DELAY. This time is longer than the normal MPC_Delay and"
        ],
        [
          "",
          "must be met in order to provide the DRAM time to latch the asserted DQ and complete the write operation to the PDA Enumerate ID"
        ],
        [
          "",
          "mode register (MR1:OP[3:0], prior to the next MPC PDA Enumerate ID command shown in Figure 73."
        ],
        [
          "NOTE 9",
          "To remove the DRAM from PDA Enumerate Programming Mode, send an Exit PDA Enumerate Programming MPC command,"
        ],
        [
          "",
          "OP[7:0]=0000 1010B. The Exit PDA Enumerate Programming Mode MPC command is never qualified by the DQ settings and is"
        ],
        [
          "",
          "applied to all DRAMs in the rank."
        ],
        [
          "NOTE 10",
          "During the PDA Enumerate ID Programming mode, only one enumerate command is allowed to a device. Once the PDA Enumerate"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.17808042510448
      }
    },
    {
      "page": 200,
      "source": "table",
      "content": [
        [
          "t 0\nt 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t c+4",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "te",
          "te+1\nte+2",
          "te+3",
          "tf",
          "tf+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PDA Enum",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "PDA Enum",
          "",
          "",
          ""
        ],
        [
          "Programming\nCA[13:0]",
          "",
          "",
          "",
          "",
          "",
          "PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming",
          "",
          "Valid",
          "Vali"
        ],
        [
          "Entry",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "PDA_Delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MPC\nCMD",
          "DES",
          "DES",
          "DES",
          "DES",
          "MPC",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MPC",
          "DES",
          "",
          "Valid"
        ],
        [
          "Enter PDA Enum",
          "",
          "",
          "",
          "",
          "Set PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit PDA Enum",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "Programming Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming Mode",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "t",
          "MPC_Delay",
          "",
          "",
          "",
          "",
          "t",
          "PDA_DQS_DELAY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MPC_Delay",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nPDA_S",
          "",
          "",
          "",
          "",
          "t\nPDA_H",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 91.32304934333668
      }
    },
    {
      "page": 200,
      "source": "table",
      "content": [
        [
          "t 0\nt a",
          "ta+1\nt a+2",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t b+6",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t c+4",
          "t c+5",
          "tc+6",
          "tc+7\ntd",
          "te\ntd+1",
          "te+1",
          "te+"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PDA Enum",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "PDA Enum",
          "",
          "",
          ""
        ],
        [
          "Programming\nCA[13:0]",
          "",
          "",
          "",
          "PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming",
          "Valid",
          "Valid",
          ""
        ],
        [
          "Entry",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tPDA_Delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MPC\nCMD",
          "DES DES",
          "DES",
          "MPC",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "MPC",
          "DES",
          "Valid",
          "DE"
        ],
        [
          "Enter PDA Enum",
          "",
          "",
          "Set PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit PDA Enum",
          "",
          "",
          ""
        ],
        [
          "Programming Mode\nCS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming Mode",
          "",
          "",
          ""
        ],
        [
          "",
          "tMPC_Delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tMPC_Delay",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 20,
        "flavor": "stream",
        "accuracy": 94.61099682393649
      }
    },
    {
      "page": 201,
      "source": "table",
      "content": [
        [
          "4.16.1   PDA Enumerate ID Programming (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0\nt 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t c+4",
          "td",
          "td+1",
          "td+2",
          "td+3",
          "te",
          "te+1\nte+2",
          "te+3",
          "tf"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PDA Enum",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "PDA Enum",
          "",
          ""
        ],
        [
          "Programming\nCA[13:0]",
          "",
          "",
          "",
          "",
          "",
          "PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming",
          "",
          "Valid"
        ],
        [
          "Entry",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "PDA_Delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MPC\nCMD",
          "DES",
          "DES",
          "DES",
          "DES",
          "MPC",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MPC",
          "DES",
          "Va"
        ],
        [
          "Enter PDA Enum",
          "",
          "",
          "",
          "",
          "Set PDA Enum ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Exit PDA Enum",
          "",
          ""
        ],
        [
          "CS_n",
          "Programming Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming Mode",
          "",
          ""
        ],
        [
          "",
          "",
          "t",
          "MPC_Delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MPC_Delay",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 27,
        "flavor": "stream",
        "accuracy": 91.29641968896182
      }
    },
    {
      "page": 201,
      "source": "table",
      "content": [
        [
          "DRAM will execute the command regardless of the PDA Select ID value.",
          ""
        ],
        [
          "As an example, the following sequence could be used to program unique MR fields per device:",
          ""
        ],
        [
          "1",
          "Send MPC with ‘PDA Select ID’ opcode, with encoding 0000 included in the opcode"
        ],
        [
          "2",
          "Send MRW’s for field settings specific to Device 0000. this can be any number of MRW’s"
        ],
        [
          "3",
          "Send MPC with ‘PDA Select ID’ opcode, with encoding 0001 included in the opcode"
        ],
        [
          "4",
          "Send MRW’s for field settings specific to Device 0001. this can be any number of MRW’s"
        ],
        [
          "5",
          "Repeat for any number of devices"
        ],
        [
          "6",
          "Send MPC with ‘PDA Select ID’ opcode, with encoding 1111 included in the opcode to enable all DRAMs to"
        ],
        [
          "",
          "execute all MRW, VrefCA, and MPC commands."
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 87.01793493174824
      }
    },
    {
      "page": 202,
      "source": "table",
      "content": [
        [
          "4.16.2   PDA Enumerate ID Programming Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1",
          "t 2\nt a\nt a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t b",
          "t b+1",
          "t b+2\nt b+3",
          "t b+4",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t c+4",
          "t d",
          "t d+1",
          "td+1\ntd+2",
          "td+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "",
          "te+4",
          "tf",
          "tf+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Enter PDA Enum",
          "",
          "PDA",
          "",
          "",
          "",
          "",
          "Exit PDA Enum",
          "",
          "",
          "",
          "PDA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "PDA",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "Programming",
          "",
          "",
          "",
          "",
          "",
          "",
          "Programming",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "OP Code",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Valid",
          "Valid"
        ],
        [
          "",
          "",
          "",
          "Enumerate ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Select ID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Select ID",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ANY MPC,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MPC",
          "DES\nDES\nDES",
          "MPC",
          "",
          "DES",
          "DES",
          "DES",
          "MPC",
          "DES",
          "DES",
          "DES",
          "MPC",
          "",
          "DES",
          "DES",
          "DES",
          "VrefCA or MRW",
          "DES",
          "DES DES",
          "",
          "",
          "MPC",
          "",
          "DES",
          "",
          "Valid"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "t\nMPC_Delay",
          "",
          "",
          "t",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 27,
        "flavor": "stream",
        "accuracy": 90.93984555080748
      }
    },
    {
      "page": 202,
      "source": "table",
      "content": [
        [
          "",
          "*NOTE 2"
        ],
        [
          "",
          "t\nMPC_Delay"
        ],
        [
          "",
          "For any MRW CMD"
        ],
        [
          "NOTE 1",
          "Commands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the"
        ],
        [
          "",
          "document for details."
        ],
        [
          "NOTE 2",
          "ANY Multi-cycle MPC or VREFCA command spacing is measured from the last valid command cycle to the first following valid"
        ],
        [
          "",
          "command cycle, while standard command spacing goes from last valid command cycle to last valid command cycle. See Figure 7 for"
        ],
        [
          "",
          "details."
        ],
        [
          "",
          "Figure 76 — Timing Diagram Showing Multi-Cycle MPC Command Sequencing with PDA"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.80887446720575
      }
    },
    {
      "page": 203,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 175"
        ],
        [
          "4.17",
          "Read Training Pattern",
          ""
        ],
        [
          "4.17.1   Introduction",
          "",
          ""
        ],
        [
          "",
          "Training of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to",
          ""
        ],
        [
          "",
          "enabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating",
          ""
        ],
        [
          "",
          "pattern will not be sufficient for read training. A Linear-Feedback Shift Register (LFSR) for a pattern",
          ""
        ],
        [
          "",
          "generator will also be required. The read training pattern is accessed when the host issues an MRR",
          ""
        ],
        [
          "",
          "command to the MR31 address, and CRC must be disabled prior to issue this command. In this case, the",
          ""
        ],
        [
          "",
          "returned data will be a pattern instead of the contents of a mode register. The timing of the read data return",
          ""
        ],
        [
          "",
          "is the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c,",
          ""
        ],
        [
          "",
          "DQSU_t, DQSU_c).   The DRAM shall also support non-target ODT.",
          ""
        ],
        [
          "",
          "An alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this",
          ""
        ],
        [
          "",
          "mode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM",
          ""
        ],
        [
          "",
          "will start the pattern output and will automatically continue to output the appropriate pattern until it is",
          ""
        ],
        [
          "",
          "stopped by either a system reset or issuing an MRW MR25:OP[3]=0 command that reverts it to the “MRR",
          ""
        ],
        [
          "",
          "command based (Default)” mode as shown in Figure 80. Once the MR25:OP[3]=0 “MRR command based",
          ""
        ],
        [
          "",
          "(Default)” is registered by the DRAM, it will stop all pattern traffic by tCont_Exit. Since there is no min",
          ""
        ],
        [
          "",
          "time for tCont_Exit, the DRAM may stop the pattern prior to tCont_Exit, potentially truncating any current",
          ""
        ],
        [
          "",
          "burst pattern. To ensure that the DRAM’s state-machine doesn’t get into some meta-stability while turning",
          ""
        ],
        [
          "",
          "off the output pattern, the host must issue a second MR25:OP[3]=0 “MRR command based (Default)” after",
          ""
        ],
        [
          "",
          "waiting tMRR, which will then start tCont_Exit_delay. After tCont_Exit_delay has expired, any other",
          ""
        ],
        [
          "",
          "valid command is then legal. All Read Training Patterns (modes) are supported in continuous burst mode.",
          ""
        ],
        [
          "",
          "The host shall disable Read CRC, if enabled, prior to using continuous burst mode.",
          ""
        ],
        [
          "",
          "Prior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command",
          ""
        ],
        [
          "",
          "Based mode), the initial seed value will need to be programmed in MR26-MR30 else the power on default",
          ""
        ],
        [
          "values will be used.",
          "",
          ""
        ],
        [
          "",
          "The default value for the Read Pattern Data0/LFSR0 (MR26) register setting is: 0x5A and the default",
          ""
        ],
        [
          "",
          "value for the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert",
          ""
        ],
        [
          "(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting",
          "",
          ""
        ],
        [
          "default is 0xFE.",
          "",
          ""
        ],
        [
          "The DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and",
          "",
          ""
        ],
        [
          "may clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the",
          "",
          ""
        ],
        [
          "host to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.",
          "",
          ""
        ],
        [
          "The Read Training Pattern has 2 primary supported modes of operation. One of the modes is referred to as",
          "",
          ""
        ],
        [
          "the serial format. The second mode is LFSR mode. The LFSR mode is required due to the higher",
          "",
          ""
        ],
        [
          "frequency bus operation for DDR5. There is a secondary mode associated with the LFSR mode, which",
          "",
          ""
        ],
        [
          "enables the generation of a simple high frequency clock pattern instead of the LFSR pattern. The Read",
          "",
          ""
        ],
        [
          "Training Pattern is a full BL16 pattern for each MRR command issued to the Read Training Pattern",
          "",
          ""
        ],
        [
          "address.",
          "",
          ""
        ],
        [
          "Only BL16 Mode is supported by the Read Training Pattern and it should not be disturbed by an ACT",
          "",
          ""
        ],
        [
          "command until the completion of training.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 43.19004919266057
      }
    },
    {
      "page": 204,
      "source": "table",
      "content": [
        [
          "Table 300 shows the MR field and encodings for the Read Training Pattern format settings.",
          "",
          ""
        ],
        [
          "",
          "Table 300 — Read Training Mode Settings",
          ""
        ],
        [
          "MR Address",
          "Operating Mode",
          "Description"
        ],
        [
          "",
          "",
          "0B: Serial"
        ],
        [
          "MR25 OP[0]",
          "Read Training Pattern Format",
          ""
        ],
        [
          "",
          "",
          "1B: LFSR"
        ],
        [
          "",
          "",
          "0B: LFSR"
        ],
        [
          "MR25 OP[1]",
          "LFSR0 Pattern Option",
          ""
        ],
        [
          "",
          "",
          "1B: Clock"
        ],
        [
          "",
          "",
          "0B: LFSR"
        ],
        [
          "MR25 OP[2]",
          "LFSR1 Pattern Option",
          ""
        ],
        [
          "",
          "",
          "1B: Clock"
        ],
        [
          "",
          "",
          "0B: MRR command based (Default)"
        ],
        [
          "MR25 OP[3]",
          "Continuous Burst Mode",
          ""
        ],
        [
          "",
          "",
          "1B: Continuous Burst Output"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 93.74445307224677
      }
    },
    {
      "page": 205,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 177"
        ],
        [
          "",
          "4.17.1   Introduction (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 303 — Read Pattern Invert – Lower DQ Bits",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MR Address",
          "",
          "MRW OP",
          "",
          "OP7",
          "OP6",
          "",
          "OP5",
          "OP4",
          "OP3",
          "OP2",
          "OP1",
          "OP0"
        ],
        [
          "MR28",
          "",
          "DQ Invert",
          "",
          "DQL7",
          "DQL6",
          "",
          "DQL5",
          "DQL4",
          "DQL3",
          "DQL2",
          "DQL1",
          "DQL0"
        ],
        [
          "",
          "The default value for the Read Pattern Invert - Lower DQ Bits register setting is: 0x00.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 304 — Read Pattern Invert – Upper DQ Bits",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MR Address",
          "",
          "MRW OP",
          "",
          "OP7",
          "OP6",
          "",
          "OP5",
          "OP4",
          "OP3",
          "OP2",
          "OP1",
          "OP0"
        ],
        [
          "MR29",
          "",
          "DQ Invert",
          "",
          "DQU7",
          "DQU6",
          "",
          "DQU5",
          "DQU4",
          "DQU3",
          "DQU2",
          "DQU1",
          "DQU0"
        ],
        [
          "",
          "The default value for the Read Pattern Invert - Upper DQ Bits register setting is: 0x00.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The values for both Read Pattern Invert - Lower and Upper DQ Bit registers may be restored to the",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "default values under the following conditions:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "•\nSelf Refresh",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "•\nPower-down entry",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "•",
          "Exiting Continuous Burst Output Mode",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "If any of the above conditions occur, the Host will need to reprogram the contents of MR28 and MR29 if",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "non-default values are desired, prior to utilizing either read training pattern mode (Continuous Burst",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Output mode or MRR Command Based mode).",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "A value of 0 in any bit location of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert -",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Upper DQ Bits registers will leave the pattern un-inverted for the associated DQ. A value of 1 in any bit",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "location of the Read Pattern Invert - Lower DQ Bits or Read Pattern Invert - Upper DQ Bits registers",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "will invert the pattern for the associated DQ.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "4.17.2   LFSR Pattern Generation",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The LFSR is an 8-bit Galois LFSR. The polynomial for the Galois LFSR is x8+x6+x5+x4+1. Figure 77",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "shows the logic to implement the LFSR. The numbered locations within the shift register show the",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "mapping of the seed/state positions within the register. There are two instances of the same LFSR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "polynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "outputs.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "6",
          "",
          "5",
          "",
          "",
          "4",
          "",
          "",
          "3\n2",
          "1",
          "0",
          "Output"
        ],
        [
          "",
          "",
          "",
          "Figure 77 — Read Training Pattern LFSR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The seed location in the figure clarifies the mapping for the Read Pattern Data0/LFRS0 and Read",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Pattern Data1/LFSR1 mode registers relative to the LFSR logic. The LFSR output is directed to any",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "number of the DQ outputs, depending on the LFSR assignment programming. These assignments between",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "LFSR0 and LFSR1 to each DQ output will create a unique pattern sequence for better coverage of DQ to",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQ crosstalk interactions. The LFSR assignments are programmed according to Figure 77.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 69.96943527337889
      }
    },
    {
      "page": 206,
      "source": "table",
      "content": [
        [
          "4.17.2   LFSR Pattern Generation (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 305 — Read LFSR Assignments",
          ""
        ],
        [
          "",
          "",
          "LFSR",
          ""
        ],
        [
          "MR Address",
          "MRW OP",
          "",
          "MR Setting"
        ],
        [
          "",
          "",
          "Assignment",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP0",
          "DQL0/DQU0",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP1",
          "DQL1/DQU1",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP2",
          "DQL2/DQU2",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP3",
          "DQL3/DQU3",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "MR30",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP4",
          "DQL4/DQU4",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP5",
          "DQL5/DQU5",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP6",
          "DQL6/DQU6",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ],
        [
          "",
          "",
          "",
          "0B: Read Pattern Data0/LFSR0"
        ],
        [
          "",
          "OP7",
          "DQL7/DQU7",
          ""
        ],
        [
          "",
          "",
          "",
          "1B: Read Pattern Data1/LFSR1"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 86.31880879127617
      }
    },
    {
      "page": 207,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 179"
        ],
        [
          "4.17.2   LFSR Pattern Generation (Cont’d)"
        ],
        [
          "When the LFSR1 Pattern Option MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a"
        ],
        [
          "high frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that"
        ],
        [
          "have a setting of 1 in the corresponding DQ Opcode location in the Read LFSR Assignments register."
        ],
        [
          "The first UI of the pattern will have a value of 0. The second UI will have a value of 1, and this will"
        ],
        [
          "continue to toggle for each subsequent UI."
        ],
        [
          "The state of the LFSR will not change when an MRR to MR31 occurs if the associated LFSR Pattern"
        ],
        [
          "Option is set to 1 in MR25[1] for LFSR0 or MR25[2] for LFSR1, designating the clock pattern. The state"
        ],
        [
          "of both LFSR0 and LFSR1 will also not change when an MRR to MR31 occurs if the serial mode is"
        ],
        [
          "selected by setting MR25[0] = 0. The Read LFSR Assignments settings have no impact on whether or not"
        ],
        [
          "the LFSR state progresses with each MRR to MR31. Only the Read Training Pattern Format and LFSR"
        ],
        [
          "Pattern Option settings determine whether the LFSR is actively computing next states."
        ],
        [
          "4.17.3   Read Training Pattern Examples"
        ],
        [
          "Table 306 shows the bit sequence of the Read Training Pattern, for the following programming:"
        ],
        [
          "Read Training Pattern Format = 0 (Serial)"
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 207,
      "source": "table",
      "content": [
        [
          "4.17.3   Read Training Pattern Examples"
        ],
        [
          "Table 306 shows the bit sequence of the Read Training Pattern, for the following programming:"
        ],
        [
          "Read Training Pattern Format = 0 (Serial)"
        ],
        [
          "LFSR0 Pattern Option = 0 (These are don’t cares when in Serial Read Training Pattern Format)"
        ],
        [
          "LFSR1 Pattern Option = 0 (These are don’t cares when in Serial Read Training Pattern Format)"
        ],
        [
          "Read Pattern Data0/LFSR0 = 0x1C"
        ],
        [
          "Read Pattern Data1/LFSR1 = 0x59"
        ],
        [
          "Read Pattern Invert - Lower DQ Bits = 0x55"
        ],
        [
          "Read Pattern Invert - Upper DQ Bits = 0x55"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 207,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table 306 — Serial Bit Sequence Example",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Bit Sequence",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pin",
          "Invert",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "15",
          "14",
          "13",
          "12",
          "11",
          "10",
          "9",
          "8",
          "7",
          "6",
          "5",
          "4",
          "3",
          "2",
          "1",
          "0"
        ],
        [
          "DQL0",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQL1",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL2",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQL3",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL4",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQL5",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL6",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQL7",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU0",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU1",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU2",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU3",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU4",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU5",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU6",
          "1 (Yes)",
          "1",
          "0",
          "1",
          "0",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU7",
          "0 (No)",
          "0",
          "1",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "0"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.54522483313077
      }
    },
    {
      "page": 208,
      "source": "table",
      "content": [
        [
          "4.17.3   Read Training Pattern Examples (Cont’d)"
        ],
        [
          "Read Training Pattern Format = 1 (LFSR)"
        ],
        [
          "LFSR0 Pattern Option = 0"
        ],
        [
          "LFSR1 Pattern Option = 0"
        ],
        [
          "Read Pattern Data0/LFSR0 = 0x5A"
        ],
        [
          "Read Pattern Data1/LFSR1 = 0x3C"
        ],
        [
          "Read LFSR Assignments = 0xFE"
        ],
        [
          "Read Pattern Invert - Lower DQ Bits = 0x00"
        ],
        [
          "Read Pattern Invert - Upper DQ Bits = 0xFF"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 208,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 307 — LFSR Bit Sequence Example 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Bit Sequence",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pin",
          "Invert",
          "LFSR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "15",
          "14",
          "13",
          "12",
          "11",
          "10",
          "9",
          "8",
          "7",
          "6",
          "5",
          "4",
          "3",
          "2",
          "1",
          "0"
        ],
        [
          "DQL0",
          "0 (No)",
          "0",
          "0",
          "0",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1",
          "1",
          "0",
          "1",
          "0"
        ],
        [
          "DQL1",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL2",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL3",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL4",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL5",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL6",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL7",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU0",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "0",
          "1"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 19,
        "flavor": "stream",
        "accuracy": 99.24316755678838
      }
    },
    {
      "page": 208,
      "source": "table",
      "content": [
        [
          "DQL5",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL6",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQL7",
          "0 (No)",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "0",
          "1",
          "1",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0"
        ],
        [
          "DQU0",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "0",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "0",
          "0",
          "0",
          "1",
          "0",
          "1"
        ],
        [
          "DQU1",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU2",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU3",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU4",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU5",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU6",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ],
        [
          "DQU7",
          "1 (Yes)",
          "1",
          "1",
          "0",
          "0",
          "0",
          "0",
          "1",
          "0",
          "0",
          "1",
          "0",
          "0",
          "0",
          "0",
          "0",
          "1",
          "1"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 19,
        "flavor": "stream",
        "accuracy": 99.99999999999989
      }
    },
    {
      "page": 209,
      "source": "table",
      "content": [
        [
          "4.17.3   Read Training Pattern Examples (Cont’d)"
        ],
        [
          "Table 308 shows the bit sequence of the Read Training Pattern, for the following programming:"
        ],
        [
          "Read Training Pattern Format = 1 (LFSR)"
        ],
        [
          "LFSR0 Pattern Option = 0"
        ],
        [
          "LFSR1 Pattern Option = 1 (Clock Pattern Option)"
        ],
        [
          "Read Pattern Data0/LFSR0 = 0x00 (When the LFSR seed is set to 0, this produces a constant 0 pattern)"
        ],
        [
          "Read Pattern Data1/LFSR1 = 0x3C (This value is a don’t care when LFSR1 Pattern Option = 1)"
        ],
        [
          "Read LFSR Assignments = 0x04"
        ],
        [
          "Read Pattern Invert - Lower DQ Bits = 0xFB"
        ],
        [
          "Read Pattern Invert - Upper DQ Bits = 0xFB"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 209,
      "source": "table",
      "content": [
        [
          "DQL5",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL6",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL7",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU0",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU1",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU2",
          "0 (No)",
          "1",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0"
        ],
        [
          "DQU3",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU4",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU5",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU6",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU7",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 19,
        "flavor": "stream",
        "accuracy": 99.99999999999989
      }
    },
    {
      "page": 209,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 308 — LFSR Bit Sequence Example 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Bit Sequence",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Pin",
          "Invert",
          "LFSR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "15",
          "14",
          "13",
          "12",
          "11",
          "10",
          "9",
          "8",
          "7",
          "6",
          "5",
          "4",
          "3",
          "2",
          "1",
          "0"
        ],
        [
          "DQL0",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL1",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL2",
          "0 (No)",
          "1",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0"
        ],
        [
          "DQL3",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL4",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL5",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL6",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQL7",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU0",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU1",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU2",
          "0 (No)",
          "1",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0",
          "1",
          "0"
        ],
        [
          "DQU3",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU4",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU5",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU6",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ],
        [
          "DQU7",
          "1 (Yes)",
          "0",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 19,
        "flavor": "stream",
        "accuracy": 99.55288667970251
      }
    },
    {
      "page": 210,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 182"
        ],
        [
          "4.17.4  Read Training Pattern Timing Diagrams"
        ],
        [
          "The timing of the data return and strobe sequence should match that of a Read operation. The timing of the"
        ],
        [
          "Read Training Pattern will be similar to the MRR operation, with the exception that the MRR to the"
        ],
        [
          "address that invokes the Read Training Pattern will be a full BL16 pattern. The timing between MRR"
        ],
        [
          "commands to access the Read Training Pattern is defined as tMRR_p, which supports back to back data"
        ],
        [
          "patterns. This is faster than a normal MRR to MRR condition which is defined as tMRR."
        ],
        [
          "Figure 78 shows the general timing sequence for an MRR that accesses the Read Training Pattern:"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 210,
      "source": "table",
      "content": [
        [
          "Figure 78 shows the general timing sequence for an MRR that accesses the Read Training Pattern:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1",
          "t 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t d",
          "t d+1",
          "t d+2",
          "t d+3"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MRA\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MRR",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "tRPST",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "D1\nD2",
          "D13\nD14 D15",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 20,
        "flavor": "stream",
        "accuracy": 97.18312676562046
      }
    },
    {
      "page": 210,
      "source": "table",
      "content": [
        [
          "",
          "sequenced every 8 tCK. Figure 79 shows a back to back pattern example:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt c\nt c+1\nt c+2",
          "t c+3",
          "t d",
          "t d+1",
          "t d+2",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "tf+3",
          "tf+4",
          "tf+5"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MRA\nMRA\nBA,BG\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "MRA",
          "",
          "",
          ""
        ],
        [
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES\nMRR\nDES\nDES\nMRR\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "MRR",
          "DES",
          "DES DE",
          ""
        ],
        [
          "",
          "(Read Pattern)\n(Read Pattern)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Any Other)",
          "",
          "",
          ""
        ],
        [
          "",
          "tMRR_p",
          "",
          "",
          "",
          "",
          "tMRR",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "D0",
          "D1\nD2",
          "D13",
          "D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "D0",
          "D1",
          "D2 D11 D12 D13 D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE",
          "The Read Training Pattern shall align to the DDR5 preamble timings.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 17,
        "flavor": "stream",
        "accuracy": 94.648749216862
      }
    },
    {
      "page": 211,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "",
          "",
          "",
          "Page 183"
        ],
        [
          "4.17.4   Read Training Pattern Timing Diagrams (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 309 — Timing Parameters for Read Training Patterns",
          "",
          ""
        ],
        [
          "Parameter\nSymbol",
          "Min\nMax",
          "Units",
          "Notes"
        ],
        [
          "Registration of MRW Continuous Burst",
          "tCont_Exit+",
          "",
          ""
        ],
        [
          "tCont_Exit_Delay",
          "-",
          "ns",
          ""
        ],
        [
          "Mode Exit to next valid command delay",
          "tMRW",
          "",
          ""
        ],
        [
          "Registration of MRW Continuous Burst",
          "",
          "",
          ""
        ],
        [
          "tCont_Exit",
          "-\nRL+BL/2+10nCK",
          "ns",
          ""
        ],
        [
          "Mode Exit to end of training mode",
          "",
          "",
          ""
        ],
        [
          "4.18\nRead Preamble Training Mode",
          "",
          "",
          ""
        ],
        [
          "4.18.1   Introduction",
          "",
          "",
          ""
        ],
        [
          "",
          "Read preamble training supports read leveling of the host receiver timings. This mode supports MRR",
          "",
          ""
        ],
        [
          "",
          "transactions that access the Read Training Pattern, and cannot be used during any other data transactions.",
          "",
          ""
        ],
        [
          "Just like Read Training Pattern, Read Preamble Training needs to be entered with CRC disabled. Read",
          "",
          "",
          ""
        ],
        [
          "preamble training changes the read strobe behavior such that the strobes are always driven by the DRAM,",
          "",
          "",
          ""
        ],
        [
          "and only toggle during a 1tCK preamble plus the actual burst of the read data. There is no toggle during",
          "",
          "",
          ""
        ],
        [
          "postamble time. This mode enables the host to detect the timing of when the first data and associated strobe",
          "",
          "",
          ""
        ],
        [
          "is returned after a read command.",
          "",
          "",
          ""
        ],
        [
          "4.18.2   Entry and Exit for Preamble Training Mode",
          "",
          "",
          ""
        ],
        [
          "",
          "The DRAM enters Read Preamble Training Mode by setting MR2:OP[0] = 1. Read Preamble Training",
          "",
          ""
        ],
        [
          "",
          "Mode is exited by setting MR2:OP[0] = 0. Read Preamble Training should not be disturbed by an ACT",
          "",
          ""
        ],
        [
          "command until the completion of the training.",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 310 — MR2 Register Information – for Reference Only",
          "",
          ""
        ],
        [
          "",
          "See Section 3.5.4 for Details",
          "",
          ""
        ],
        [
          "OP[7]\nOP[6]\nOP[5]\nOP[4]",
          "OP[3]\nOP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "CS",
          "Max Power",
          "",
          ""
        ],
        [
          "",
          "",
          "Write",
          "Read"
        ],
        [
          "Internal Write \nDevice 15 \nAssertion",
          "Saving",
          "",
          ""
        ],
        [
          "RFU",
          "2N Mode",
          "Leveling",
          "Preamble"
        ],
        [
          "Timing \nMPSM\nDuration",
          "Mode",
          "",
          ""
        ],
        [
          "",
          "",
          "Training",
          "Training"
        ],
        [
          "(MPC)",
          "(MPSM)",
          "",
          ""
        ],
        [
          "Register",
          "",
          "",
          ""
        ],
        [
          "Function\nOperand",
          "Data",
          "",
          "Notes"
        ],
        [
          "Type",
          "",
          "",
          ""
        ],
        [
          "Read",
          "0B: Normal Mode (Default)",
          "",
          ""
        ],
        [
          "R/W\nOP[0]",
          "",
          "",
          ""
        ],
        [
          "Preamble Training",
          "1B: Read Preamble Training",
          "",
          ""
        ],
        [
          "4.18.3   Preamble Training Mode Operation",
          "",
          "",
          ""
        ],
        [
          "",
          "Once the DRAM is placed in Read Preamble Training Mode, the only data transactions supported are",
          "",
          ""
        ],
        [
          "",
          "MRR commands. All non-data commands, such as MRW, are still supported in this mode. Once READ",
          "",
          ""
        ],
        [
          "",
          "Preamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and",
          "",
          ""
        ],
        [
          "remain at these levels until an MRR command is issued.",
          "",
          "",
          ""
        ],
        [
          "",
          "During read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble",
          "",
          ""
        ],
        [
          "",
          "setting. Once the MRR command is issued, the device will drive DQS_t/DQS_c after CL-tRPRE (where",
          "",
          ""
        ],
        [
          "",
          "tRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied.",
          "",
          ""
        ],
        [
          "",
          "In response to the MRR to the designated Read Training Pattern Address, the device must also drive the",
          "",
          ""
        ],
        [
          "",
          "DQ pattern as per the Read Pattern configuration while in this mode. The MRR commands may be",
          "",
          ""
        ],
        [
          "sequenced to enable back to back bursts on the DQ bus.",
          "",
          "",
          ""
        ],
        [
          "Read preamble training mode is exited within tSDOff after setting MR2:OP[0].",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 52,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 85.25860637652136
      }
    },
    {
      "page": 212,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 184"
        ],
        [
          "4.18.3   Preamble Training Mode Operation (Cont’d)"
        ],
        [
          "Figure 81 shows the timing for the strobe driven differential low after Read Preamble Training Mode is"
        ],
        [
          "enabled, and also shows the strobe timings including a 1tCK Preamble, after an MRR command to access"
        ],
        [
          "the Read Training Pattern:"
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 212,
      "source": "table",
      "content": [
        [
          "the Read Training Pattern:",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1\nt 2\nt 3\nt 4\nt a\nt a+1",
          "t a+2",
          "t a+3",
          "t a+4",
          "t a+5",
          "t a+6",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t d",
          "t d+1",
          "td+2",
          "t e+1\nt d+5\ntd+3\ntd+4\nt e\nte+2",
          "te+3"
        ],
        [
          "CK_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "MRA,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "BA,BG\nCA[13:0]",
          "",
          "",
          "BA,BG",
          "MRA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG MRA,",
          "",
          ""
        ],
        [
          "",
          "OP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "OP",
          ""
        ],
        [
          "MRW\nCMD",
          "DES\nDES\nDES\nDES\nDES",
          "DES",
          "MRR",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW",
          "DES\nDES\nDES\nDES\nDES",
          "DES\nDES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tSDOn",
          "",
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tSDOff",
          ""
        ],
        [
          "",
          "Read Preamble Training Mode = Enable: MR2[OP0] = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Read Preamble Training Mode = Disable: MR2[OP0] = 0",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D1",
          "D2  D13  D14 D15",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 95.4296010055708
      }
    },
    {
      "page": 213,
      "source": "table",
      "content": [
        [
          "",
          "Table 312 — AC Parameters for CA Training Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Description",
          "Min",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "",
          "Registration of CATM entry",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_Entry",
          "command to start of training",
          "20",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "samples time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Registration of CATM exit CS_n",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "assertion to end of training",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_Exit",
          "",
          "-",
          "14",
          "ns",
          ""
        ],
        [
          "",
          "mode. This is when DQ is no",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "longer driven by the DRAM",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Registration of CATM exit to",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_Exit_Delay",
          "",
          "20",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "next valid command delay",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Time from sample evaluation to",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_Valid",
          "",
          "-",
          "20",
          "ns",
          ""
        ],
        [
          "",
          "output on DQ bus",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Time output is available on DQ",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_DQ_Window",
          "",
          "2",
          "-",
          "nCK",
          "1"
        ],
        [
          "",
          "Bus",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CS_n assertion duration to exit",
          "",
          "",
          "",
          ""
        ],
        [
          "tCATM_CS_Exit",
          "",
          "2",
          "8",
          "nCK",
          ""
        ],
        [
          "",
          "CATM",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.25268199587458
      }
    },
    {
      "page": 214,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 186"
        ],
        [
          "4.19.3.1   CA Loopback Equations"
        ],
        [
          "The CATM Output is computed based on the CS_n assertion and the values of the CA inputs. Table 313"
        ],
        [
          "clarifies the output computation."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 214,
      "source": "table",
      "content": [
        [
          "CS_n\nCATM Output"
        ],
        [
          "0\nXOR(CA[13:0])1"
        ],
        [
          "1\nHold previous value"
        ],
        [
          "NOTE 1\nThe XOR function occurs after mirroring/"
        ],
        [
          "inversion recovery, and only includes signals"
        ],
        [
          "supported on the DRAM, i.e., may not"
        ],
        [
          "include CA[13], depending on density"
        ],
        [
          "(including stacking). If CA[13] is not needed"
        ],
        [
          "for the DRAM's density, the logical value"
        ],
        [
          "shall be considered 0 for the XOR"
        ],
        [
          "computation, though as indicated in Table 3 ,"
        ],
        [
          "the ball location associated with CA13's"
        ],
        [
          "logical input (which switches with CA12) shall"
        ],
        [
          "be connected to VDDQ."
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 214,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 314 — Output Equations per Interface Width",
          ""
        ],
        [
          "Output",
          "X16",
          "X8",
          "X4"
        ],
        [
          "DQ0",
          "CATM Output",
          "CATM Output",
          "CATM Output"
        ],
        [
          "DQ1",
          "CATM Output",
          "CATM Output",
          "CATM Output"
        ],
        [
          "DQ2",
          "CATM Output",
          "CATM Output",
          "CATM Output"
        ],
        [
          "DQ3",
          "CATM Output",
          "CATM Output",
          "CATM Output"
        ],
        [
          "DQ4",
          "CATM Output",
          "CATM Output",
          ""
        ],
        [
          "DQ5",
          "CATM Output",
          "CATM Output",
          ""
        ],
        [
          "DQ6",
          "CATM Output",
          "CATM Output",
          ""
        ],
        [
          "DQ7",
          "CATM Output",
          "CATM Output",
          ""
        ],
        [
          "DML",
          "",
          "",
          ""
        ],
        [
          "TDQS_c",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.60212083605326
      }
    },
    {
      "page": 214,
      "source": "table",
      "content": [
        [
          "DQSL_c",
          ""
        ],
        [
          "DQ8",
          "CATM Output"
        ],
        [
          "DQ9",
          "CATM Output"
        ],
        [
          "DQ10",
          "CATM Output"
        ],
        [
          "DQ11",
          "CATM Output"
        ],
        [
          "DQ12",
          "CATM Output"
        ],
        [
          "DQ13",
          "CATM Output"
        ],
        [
          "DQ14",
          "CATM Output"
        ],
        [
          "DQ15",
          "CATM Output"
        ],
        [
          "DMU",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 215,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 187"
        ],
        [
          "4.20",
          "CS Training Mode (CSTM)",
          ""
        ],
        [
          "4.20.1   Introduction",
          "",
          ""
        ],
        [
          "The CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In",
          "",
          ""
        ],
        [
          "this mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this",
          "",
          ""
        ],
        [
          "mode is enabled and the DRAM devices are selected to actively sample and drive feedback, The DRAM",
          "",
          ""
        ],
        [
          "will sample the CS_n signal on the rising edge of CK. Every set of four CK rising edge samples will be",
          "",
          ""
        ],
        [
          "included in a logical computation to determine the CSTM Output result that is sent back to the host on the",
          "",
          ""
        ],
        [
          "DQ bus. Once sampling begins, the DRAM must maintain the consecutive grouping of the samples every 4",
          "",
          ""
        ],
        [
          "tCK. When the CS_n Sample[0] and Sample[2] results in a logic 0 and the CS_n Sample[1] and Sample[3]",
          "",
          ""
        ],
        [
          "results in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any",
          "",
          ""
        ],
        [
          "strobes, and the output signal could transition as often as every 4 tCK.",
          "",
          ""
        ],
        [
          "4.20.2   Entry and Exit for CS Training Mode",
          "",
          ""
        ],
        [
          "The CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training",
          "",
          ""
        ],
        [
          "Mode Entry. Since CS Training must occur prior to establishing alignment between CK and CS_n signals,",
          "",
          ""
        ],
        [
          "the MPC command extends beyond multiple tCK cycles, during which the CS_n signal is asserted. When",
          "",
          ""
        ],
        [
          "the DRAM is in this mode, commands are still actively processed. The only commands that should be sent",
          "",
          ""
        ],
        [
          "by the host memory controller while CS Training Mode is enabled are the NOP command and the MPC to",
          "",
          ""
        ],
        [
          "exit CS Training Mode. Any other command may produce unreliable results. Once the DRAM has CS",
          "",
          ""
        ],
        [
          "Training Mode enabled, the DRAM begins sampling on every rising CK edge, with the 4-sample groups",
          "",
          ""
        ],
        [
          "looping consecutively. Depending on the value of the samples, the DQ signals are driven high or low. Prior",
          "",
          ""
        ],
        [
          "to entering CS Training Mode, the DQ signals are not driven by the DRAM and are terminated according",
          "",
          ""
        ],
        [
          "to the default RTT_PARK setting. After CS Training Mode is enabled, the DQ signal will begin driving the",
          "",
          ""
        ],
        [
          "output values based on the CS Training Mode samples. Once the DQ signals are driven by the DRAM,",
          "",
          ""
        ],
        [
          "RTT_PARK termination will no longer be applied, similar to a READ operation.",
          "",
          ""
        ],
        [
          "To exit CS Training Mode, an MPC command must be sent to disable CS Training Mode. Since the timing",
          "",
          ""
        ],
        [
          "relationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either",
          "",
          ""
        ],
        [
          "a multi-cycle CS_n assertion during the MPC command or a single tCK assertion.",
          "",
          ""
        ],
        [
          "4.20.3   CS Training Mode (CSTM) Operation",
          "",
          ""
        ],
        [
          "In CS Training Mode, the CS_n values are sampled on all CK rising edges. Each group of 4 consecutive",
          "",
          ""
        ],
        [
          "samples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the",
          "",
          ""
        ],
        [
          "DQ output. The samples evaluation to determine the output is shown in Tables 315 through 317:",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 33,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 20.823700970722275
      }
    },
    {
      "page": 216,
      "source": "table",
      "content": [
        [
          "illustrated.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0",
          "t 1",
          "t 2",
          "t a",
          "t a+1",
          "t a",
          "t a+1",
          "t b",
          "t b+1",
          "t b+2",
          "t b+3",
          "t b+4",
          "t b+5",
          "t b+6",
          "t b+7",
          "t c",
          "t c+3\nt c+1\nt c+2",
          "tc+4\ntc+5\ntd",
          "t d+1",
          "t e",
          "t e+1",
          "te+2",
          "te+3",
          "te+4"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MPC Command (Opcode = CS Training Mode Enter)",
          "",
          "",
          "",
          "",
          "",
          "NOP",
          "",
          "NOP",
          "",
          "NOP",
          "",
          "NOP",
          "",
          "NOP",
          "",
          "MPC Command (Opcode = CS Training Mode Exit)",
          "",
          "",
          "",
          "",
          "",
          "Valid\nValid"
        ],
        [
          "CMD",
          "",
          "MPC",
          "",
          "",
          "",
          "DES\nDES",
          "",
          "NOP DES",
          "NOP",
          "DES",
          "NOP",
          "DES",
          "NOP",
          "DES",
          "NOP",
          "DES",
          "MPC",
          "",
          "",
          "",
          "DES DES DES",
          "",
          "Valid"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_Exit_Delay",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_Min_to_MPC_exit",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Sample (0)",
          "",
          "Sample (2)",
          "",
          "Sample (0)",
          "",
          "Sample (2)",
          "",
          "Sample (x)",
          "Sample (x+2)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_entry",
          "",
          "Sample (1)",
          "",
          "Sample (3)",
          "",
          "Sample (1)",
          "",
          "Sample (3)",
          "",
          "Sample (x+1)\nSample (x+3)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_exit",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "OUTPUT “0”",
          "OUTPUT “0”",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCSTM_DQ_Window",
          "tCSTM_DQ_Window",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 24,
        "flavor": "stream",
        "accuracy": 92.2304184434755
      }
    },
    {
      "page": 217,
      "source": "table",
      "content": [
        [
          "",
          "Table 318 — AC Parameters for CS Training Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Description",
          "Min",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "",
          "Registration of CSTM entry command to start of",
          "",
          "",
          "",
          ""
        ],
        [
          "tCSTM_Entry",
          "",
          "20",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "training samples time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Min time between last CS_n pulse and first pulse of",
          "",
          "",
          "",
          ""
        ],
        [
          "tCSTM_Min_to_MPC_exit",
          "",
          "4",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "MPC Command to exit CSTM",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Registration of CSTM exit command to end of train-",
          "",
          "",
          "",
          ""
        ],
        [
          "tCSTM_Exit",
          "",
          "-",
          "20",
          "ns",
          ""
        ],
        [
          "",
          "ing mode",
          "",
          "",
          "",
          ""
        ],
        [
          "tCSTM_Valid",
          "Time from sample evaluation to output on DQ bus",
          "-",
          "20",
          "ns",
          ""
        ],
        [
          "tCSTM_DQ_Window",
          "Time output is available on DQ Bus",
          "2",
          "-",
          "nCK",
          "1"
        ],
        [
          "",
          "Registration of CATM exit to next valid command",
          "",
          "",
          "",
          ""
        ],
        [
          "tCSTM_Exit_Delay",
          "",
          "20",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "delay",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "This timing parameter is applied to each DQ independently, not all-DQs valid window perspective.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.9441974426336
      }
    },
    {
      "page": 218,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 190"
        ],
        [
          "4.20.3.1   Output signals"
        ],
        [
          "Table 319 shows which signals will transmit the output of the CS Training Mode loopback sample"
        ],
        [
          "evaluation. These values are driven asynchronously, but may switch as often as every 4tCK."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 218,
      "source": "table",
      "content": [
        [
          "",
          "Table 319 — CS Sampled Output per Interface Width",
          "",
          ""
        ],
        [
          "Output",
          "X16",
          "X8",
          "X4"
        ],
        [
          "DQ0",
          "CSTM Output",
          "CSTM Output",
          "CSTM Output"
        ],
        [
          "DQ1",
          "CSTM Output",
          "CSTM Output",
          "CSTM Output"
        ],
        [
          "DQ2",
          "CSTM Output",
          "CSTM Output",
          "CSTM Output"
        ],
        [
          "DQ3",
          "CSTM Output",
          "CSTM Output",
          "CSTM Output"
        ],
        [
          "DQ4",
          "CSTM Output",
          "CSTM Output",
          ""
        ],
        [
          "DQ5",
          "CSTM Output",
          "CSTM Output",
          ""
        ],
        [
          "DQ6",
          "CSTM Output",
          "CSTM Output",
          ""
        ],
        [
          "DQ7",
          "CSTM Output",
          "CSTM Output",
          ""
        ],
        [
          "DML",
          "",
          "",
          ""
        ],
        [
          "TDQS_c",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 98.61160903791583
      }
    },
    {
      "page": 218,
      "source": "table",
      "content": [
        [
          "DQSL_c",
          ""
        ],
        [
          "DQ8",
          "CSTM Output"
        ],
        [
          "DQ9",
          "CSTM Output"
        ],
        [
          "DQ10",
          "CSTM Output"
        ],
        [
          "DQ11",
          "CSTM Output"
        ],
        [
          "DQ12",
          "CSTM Output"
        ],
        [
          "DQ13",
          "CSTM Output"
        ],
        [
          "DQ14",
          "CSTM Output"
        ],
        [
          "DQ15",
          "CSTM Output"
        ],
        [
          "DMU",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 219,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 191"
        ],
        [
          "4.21",
          "Write Leveling Training Mode",
          ""
        ],
        [
          "4.21.1   Introduction",
          "",
          ""
        ],
        [
          "The DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and",
          "",
          ""
        ],
        [
          "clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes",
          "",
          ""
        ],
        [
          "flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the",
          "",
          ""
        ],
        [
          "memory controller to set the timings of the WRITE DQS_t - DQS_c signaling according to the Write",
          "",
          ""
        ],
        [
          "Latency timing specification at the DRAM. Therefore, the DDR5 SDRAM supports a ‘write leveling’",
          "",
          ""
        ],
        [
          "feature to allow the controller to compensate for channel skew. The DDR5 Write Leveling Training also",
          "",
          ""
        ],
        [
          "allows for an unmatched path between CK and DQS within the DRAM, and thus supports an internal Write",
          "",
          ""
        ],
        [
          "Leveling Training flow to account for the difference in internal delays.",
          "",
          ""
        ],
        [
          "The DDR5 DRAM also provides a programmable timing in its write logic, controlled by the Write",
          "",
          ""
        ],
        [
          "Leveling Internal Cycle Alignment mode register, which provides a means for improved performance of",
          "",
          ""
        ],
        [
          "the device’s receiver. The proper setting of this register shall be determined by the memory controller,",
          "",
          ""
        ],
        [
          "either as described in the following sections, or by some other means. This delay setting is specific to each",
          "",
          ""
        ],
        [
          "DRAM, its Write Preamble setting, and the operating frequency being used. Once the proper setting has",
          "",
          ""
        ],
        [
          "been determined for a given DRAM, Write preamble setting, and operating frequency, that setting may be",
          "",
          ""
        ],
        [
          "subsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating",
          "",
          ""
        ],
        [
          "frequency.",
          "",
          ""
        ],
        [
          "The memory controller can use the ‘write leveling’ feature and feedback from the DDR5 DRAM to adjust",
          "",
          ""
        ],
        [
          "the DQS_t - DQS_c to align to the phase and cycle that corresponds to the Write Latency delay after the",
          "",
          ""
        ],
        [
          "WRITE command. The memory controller involved in the leveling must have adjustable delay setting on",
          "",
          ""
        ],
        [
          "DQS_t - DQS_c to align the rising edge of DQS_t - DQS_c with the timing at the receiver that is the",
          "",
          ""
        ],
        [
          "pin-level Write Latency (external Write Leveling Training) or the internal DRAM Write Latency (internal",
          "",
          ""
        ],
        [
          "Write Leveling Training) timing point. The internal DRAM Write Latency timing point may be skewed",
          "",
          ""
        ],
        [
          "from the pin-level Write Latency timing point. The host will minimize this skew (tDQSoffset) through the",
          "",
          ""
        ],
        [
          "Write Leveling Training flow.",
          "",
          ""
        ],
        [
          "Since the system and DIMM delays vary, the DRAM will support the ability for the host to align the",
          "",
          ""
        ],
        [
          "DQS_t-DQS_c timings with a pin-level Write Latency CK_t-CK_c edge. This alignment is referred to as",
          "",
          ""
        ],
        [
          "External Write Leveling. Once the DQS_t-DQS_c host timings are aligned at the DRAM Write Latency",
          "",
          ""
        ],
        [
          "timing, the internal DRAM timings are optimized for lowest power and internal delay. This is",
          "",
          ""
        ],
        [
          "accomplished when the host enables the Internal Write Timing setting. In order to compensate for the",
          "",
          ""
        ],
        [
          "difference in delay, the host will execute an internal Write Leveling Training sequence, which includes",
          "",
          ""
        ],
        [
          "sweeping the Write Leveling Internal Cycle Alignment and then finalizing the DQS_t-DQS_c phase and",
          "",
          ""
        ],
        [
          "offset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should",
          "",
          ""
        ],
        [
          "include the full preamble and only the first toggle of the normal data burst sequence.",
          "",
          ""
        ],
        [
          "While in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal",
          "",
          ""
        ],
        [
          "Write Leveling Pulse with the last rising DQS_t - DQS_c edge sent by the host and feed back the result of",
          "",
          ""
        ],
        [
          "this sample on the DQ bus.",
          "",
          ""
        ],
        [
          "While in Write Leveling Mode (both External and Internal), the DRAM asynchronously feeds back the",
          "",
          ""
        ],
        [
          "internal Write Leveling pulse, sampled with the last rising edge of DQS_t - DQS_c (first rising edge after",
          "",
          ""
        ],
        [
          "the preamble), through the DQ bus. Optionally, the DRAM could sample the Internal Write Leveling Pulse",
          "",
          ""
        ],
        [
          "on every rising edge, but the host will only use the final rising edge sample feedback on the DQ bus. The",
          "",
          ""
        ],
        [
          "internal Write Leveling pulse is generated in response to a WRITE command, and held statically low",
          "",
          ""
        ],
        [
          "otherwise. The controller repeatedly delays DQS_t - DQS_c, sends a WRITE command, and monitors the",
          "",
          ""
        ],
        [
          "DQ feedback until a transition from 0 to 1 is detected.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 47,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 16.830586107806564
      }
    },
    {
      "page": 220,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 192"
        ],
        [
          "4.21.1   Introduction (Cont’d)"
        ],
        [
          "During Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final"
        ],
        [
          "setting of the DQS_t - DQS_c signals. The offsets are referred to as WL_ADJ_start and WL_ADJ_end."
        ],
        [
          "This will minimize the tDQSoffset variation across different DRAM devices. The WL_ADJ_start and"
        ],
        [
          "WL_ADJ_end values depend on the tWPRE setting."
        ],
        [
          "When External and Internal Write Leveling Training flows are complete and the final WL_ADJ_end offset"
        ],
        [
          "has been applied to the DQS_t - DQS_c timings, the DQS_t - DQS_c is phase aligned and cycle aligned for"
        ],
        [
          "write operations. During the training sequence the DRAM in Write Leveling training mode will apply"
        ],
        [
          "ODT to the strobes in the same way as for functional operation. All non-target ranks (which will not be in"
        ],
        [
          "Write Leveling Training Mode) will apply ODT as defined for functional operation. Prior to executing the"
        ],
        [
          "DDR5 Write Leveling Training Flow, the DRAM tWPRE value must be configured to the functional"
        ],
        [
          "operation setting."
        ],
        [
          "Note that DQS ODT is based on a DQS PARK Mode and is not enabled and disabled with DQ ODT"
        ],
        [
          "timings."
        ],
        [
          "4.21.2   Write Leveling Mode Registers"
        ],
        [
          "The MR fields for Write Leveling Training, Internal Write Timing, and Write Leveling Internal Cycle"
        ],
        [
          "Alignment are listed Tables 320 and 321. To enter Write Leveling Training Mode, program MR2 OP[1]=1,"
        ],
        [
          "to exit the mode program MR2 OP[1]=0. Write Leveling Internal cycle alignment offers two nibbles to"
        ],
        [
          "control the upper and lower bytes. The lower byte WL internal Cycle alignment is intended for x4, x8 and"
        ],
        [
          "x16 configurations while the upper byte is only for x16 configurations. The Internal Write Timing, once"
        ],
        [
          "enabled, shall remain enabled through the Internal Write Leveling Training flow and for functional"
        ],
        [
          "operation. The host is responsible for incrementing the Write Leveling Internal Cycle Alignment setting"
        ],
        [
          "until the Internal Write Leveling Pulse is pulled early enough to align with the DQS_t - DQS_c signals that"
        ],
        [
          "were previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle"
        ],
        [
          "Alignment setting only applies when the Internal Write Timing is Enabled."
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 221,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 193"
        ],
        [
          "4.21.3   External Write Leveling Training Operation"
        ],
        [
          "When Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an"
        ],
        [
          "Internal Write Leveling pulse that indicates how the DQS_t - DQS_c signals shall be aligned to match the"
        ],
        [
          "pin-level Write Latency timings. The rising edge of the Internal Write Leveling Pulse will align to the"
        ],
        [
          "rising edge of the CK signal that coincides with Write Latency."
        ],
        [
          "DQS_t - DQS_c driven by the controller during leveling mode must be terminated by the DRAM based on"
        ],
        [
          "ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller."
        ],
        [
          "All data bits shall carry the leveling feedback to the controller across the DRAM configurations X4, X8,"
        ],
        [
          "and X16. On a X16 device, both byte lanes shall be leveled independently. Therefore, a separate feedback"
        ],
        [
          "mechanism shall be available for each byte lane. The upper data bits should provide the feedback of the"
        ],
        [
          "upper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits"
        ],
        [
          "would indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship."
        ],
        [
          "Figure 86 shows the timing sequence to enter Write Leveling Training Mode, operation during Write"
        ],
        [
          "Leveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write"
        ],
        [
          "Leveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to"
        ],
        [
          "sending the MRW command to enable Write Leveling Training Mode, the host memory controller must"
        ],
        [
          "drive the DQS_t - DQS_c signals differentially low. After tWLPEN time, the controller can send a WRITE"
        ],
        [
          "command, followed by strobe pulses. The DQS_t - DQS_c signals will always drive differentially low,"
        ],
        [
          "except during the preamble toggle or the first toggle of the write burst strobe sequence for the WRITE."
        ],
        [
          "There is no restriction as to how early the strobe pulses are sent, so long as they are after the WRITE"
        ],
        [
          "command. The DRAM asynchronously feeds back the internal Write Leveling pulse, sampled with the last"
        ],
        [
          "rising edge of DQS_t - DQS_c (first rising edge after the preamble), through the DQ bus within tWLO"
        ],
        [
          "after the sample. Optionally, the DRAM could sample the Internal Write Leveling Pulse on every rising"
        ],
        [
          "edge, but the host will only use the final rising edge sample feedback on the DQ bus."
        ],
        [
          "While in Write Leveling Training mode, the host controller may send ACT and PRE commands. The"
        ],
        [
          "DRAM will ignore these commands. The address associated with the ACT and the WRITE commands"
        ],
        [
          "may be any value. The following timing diagrams demonstrate the timing requirements associated with"
        ],
        [
          "Write Leveling Training Mode Entry, the Internal Write Leveling Pulse alignment during External Write"
        ],
        [
          "Leveling Training, and the DQ sample feedback timing."
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999993
      }
    },
    {
      "page": 221,
      "source": "table",
      "content": [
        [
          "Leveling Training, and the DQ sample feedback timing.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3\nt d\nt d+1",
          "t d+2",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "",
          "tf+3",
          "tg",
          "tg+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "t",
          "MRD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "MRW",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "WRITE",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW",
          "",
          "",
          "DES",
          "DES DES",
          ""
        ],
        [
          "",
          "",
          "WL Training Mode = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL Training Mode = 0",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "t",
          "WLPEN",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t WL_Pulse_Width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MRD",
          "",
          ""
        ],
        [
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WL Pulse",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nWLO",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 31,
        "flavor": "stream",
        "accuracy": 90.05821142443202
      }
    },
    {
      "page": 222,
      "source": "table",
      "content": [
        [
          "4.21.3   External Write Leveling Training Operation (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "t 0\nt 1\nt 2",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t d",
          "t d+1",
          "t d+2",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf\ntf+1\ntf+2\ntf+3",
          "tg",
          "tg+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MA, OP\nMRA\nCA[13:0]",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MA, OP\nMRA",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nMRD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DES\nMRW\nCMD",
          "DES",
          "DES",
          "DES",
          "WRITE",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW\nDES\nDES",
          "",
          "DES DES"
        ],
        [
          "WL Training Mode = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL Training Mode = 0",
          "",
          ""
        ],
        [
          "t\nCS_n",
          "WLPEN",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "WL_Pulse_Width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nMRD",
          "",
          ""
        ],
        [
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WL Pulse",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "WLO",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 25,
        "flavor": "stream",
        "accuracy": 93.90376466701328
      }
    },
    {
      "page": 223,
      "source": "table",
      "content": [
        [
          "",
          "Table 322 — WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting",
          "",
          "",
          ""
        ],
        [
          "WL_ADJ term",
          "Description",
          "tWPRE = 2 tCK",
          "tWPRE = 3 tCK",
          "tWPRE = 4 tCK1"
        ],
        [
          "",
          "Offset that the host applies to the DQS_t/",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS_c timing just after external Write",
          "",
          "",
          ""
        ],
        [
          "WL_ADJ_start",
          "",
          "-0.75 tCK",
          "-1.25 tCK",
          "-2.25 tCK"
        ],
        [
          "",
          "Leveling alignment to Write Latency and prior",
          "",
          "",
          ""
        ],
        [
          "",
          "the internal cycle alignment training.",
          "",
          "",
          ""
        ],
        [
          "",
          "Offset that the host applies to the DQS_t/",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS_c timing after final phase alignment to",
          "",
          "",
          ""
        ],
        [
          "",
          "the rising edge of the Write Leveling Internal",
          "",
          "",
          ""
        ],
        [
          "WL_ADJ_end",
          "",
          "1.25 tCK",
          "1.75 tCK",
          "2.75 tCK"
        ],
        [
          "",
          "Pulse. This will center the Write Leveling",
          "",
          "",
          ""
        ],
        [
          "",
          "Internal Pulse rising edge within the preamble",
          "",
          "",
          ""
        ],
        [
          "",
          "window.",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "For tWPRE = 4 tCK, CL is required to be ≥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.03036070552169
      }
    },
    {
      "page": 223,
      "source": "table",
      "content": [
        [
          "DQS_t - DQS_c toggles.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3",
          "t d",
          "t d+1",
          "t d+3\nt d+2\nte",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "",
          "tf+3",
          "tg",
          "tg+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nMRD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "MRW",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "WRITE",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW",
          "",
          "",
          "DES",
          "DES DES",
          ""
        ],
        [
          "",
          "",
          "WL Training Mode = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "WL Training Mode = 0",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL_Pulse_Width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "WLPEN",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MRD",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL_ADJ_start",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WL Pulse",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "WLO",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 31,
        "flavor": "stream",
        "accuracy": 91.47047058748787
      }
    },
    {
      "page": 224,
      "source": "table",
      "content": [
        [
          "4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1\nt c+2",
          "t c+3",
          "t d",
          "t d+1",
          "t d+2",
          "",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "",
          "tf+3",
          "tg",
          "tg+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MRA",
          "MA, OP",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MRD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "MRW",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "WRITE",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW",
          "",
          "",
          "DES",
          "DES DES",
          ""
        ],
        [
          "",
          "",
          "WL Training Mode = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "WL_Pulse_Width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL Training Mode = 0",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "t",
          "WLPEN",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL_ADJ_start",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "MRD",
          "",
          ""
        ],
        [
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WL Pulse",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "WLO",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 33,
        "flavor": "stream",
        "accuracy": 90.62498665960963
      }
    },
    {
      "page": 224,
      "source": "table",
      "content": [
        [
          "Training Mode Measurement to finalize the setting—Figure 90 is only for illustration.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "",
          "t 3",
          "t 4",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2",
          "t c",
          "t c+1",
          "t c+2",
          "t c+3\nt d\nt d+1\nt d+2",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "tf+3",
          "tg",
          "tg+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "MA, OP",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA,BG",
          "MA, OP",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "t\nMRD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "MRW",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "WRITE",
          "",
          "DES",
          "DES",
          "",
          "DES DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "MRW",
          "",
          "DES",
          "",
          "DES DES"
        ],
        [
          "",
          "",
          "WL Training Mode = 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL Training Mode = 0",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL_Pulse_Width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "WLPEN",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL_ADJ_end",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nMRD",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQSOffset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WL Pulse",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t\nWLO",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 91.44253853593153
      }
    },
    {
      "page": 225,
      "source": "table",
      "content": [
        [
          "",
          "Table 323 — Timing Parameter Ranges Associated with Write Leveling Training Mode",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Units",
          "NOTE"
        ],
        [
          "Write Leveling Pulse Enable - Time",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "from Write Leveling Training Enable",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWLPEN",
          "0",
          "15",
          "ns",
          ""
        ],
        [
          "MRW to when Internal Write Level-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ing Pulse logic level is valid",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Write leveling output",
          "tWLO",
          "0",
          "9.5",
          "ns",
          ""
        ],
        [
          "Write leveling output error",
          "tWLOE",
          "0",
          "2",
          "ns",
          ""
        ],
        [
          "Final Trained value of host DQS_t -",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c timing relative to Write",
          "tDQSoffset",
          "-0.5",
          "0.5",
          "tCK",
          "1"
        ],
        [
          "Latency CK_t - CK_c edge",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Width of the Write Leveling Internal",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWL_Pulse_Width",
          "2",
          "-",
          "tCK",
          "2"
        ],
        [
          "Pulse",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "This result is dependent on using the specified WL_ADJ_start and WL_ADJ_end values as specified per tWPRE setting.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 96.71805419254395
      }
    },
    {
      "page": 226,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 198",
          ""
        ],
        [
          "4.22",
          "Connectivity Test (CT) Mode"
        ],
        [
          "4.22.1   Introduction",
          ""
        ],
        [
          "The DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up",
          ""
        ],
        [
          "testing of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices",
          ""
        ],
        [
          "and the memory controller on the SoC. Designed to work seamlessly with any boundary scan devices, the",
          ""
        ],
        [
          "CT mode is required for all DRAM devices independent of density and interface width. This applies to x4,",
          ""
        ],
        [
          "x8, and x16 interface widths. Contrary to other conventional shift register based test modes, where test",
          ""
        ],
        [
          "patterns are shifted in and out of the memory devices serially in each clock, DDR5’s CT mode allows test",
          ""
        ],
        [
          "patterns to be entered in parallel into the test input pins and the test results extracted in parallel from the",
          ""
        ],
        [
          "test output pins of the DDR5 memory device at the same time, significantly enhancing the speed of the",
          ""
        ],
        [
          "connectivity check.",
          ""
        ],
        [
          "Prior to entering CT Mode, RESET_n is registered to High. The CT Mode is enabled by asserting the Test",
          ""
        ],
        [
          "Enable (TEN) pin.",
          ""
        ],
        [
          "Once put in the CT mode by asserting the TEN pin, the DDR5 memory device effectively appears as an",
          ""
        ],
        [
          "asynchronous device to the external controlling agent; after the input test pattern is applied, the",
          ""
        ],
        [
          "connectivity test results are available for extraction in parallel at the test output pins after a fixed",
          ""
        ],
        [
          "propagation delay. A reset of the DDR5 memory device is required after exiting the CT mode.",
          ""
        ],
        [
          "4.22.2   Pin Mapping",
          ""
        ],
        [
          "Only digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are",
          ""
        ],
        [
          "used for the digital logic in the DDR5 memory device are classified as one of the following types:",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 22.463078682160994
      }
    },
    {
      "page": 226,
      "source": "table",
      "content": [
        [
          "4.22.2   Pin Mapping",
          ""
        ],
        [
          "Only digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are",
          ""
        ],
        [
          "used for the digital logic in the DDR5 memory device are classified as one of the following types:",
          ""
        ],
        [
          "1",
          "Test Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In"
        ],
        [
          "",
          "this mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a"
        ],
        [
          "",
          "set of test input and output pins to the external controlling agent. The TEN pin is dedicated to the connectivity"
        ],
        [
          "",
          "check function and will not be used during normal memory operation."
        ],
        [
          "2",
          "Chip Select (CS_n) pin: when asserted low, this pin enables the test output pins in the DDR5 memory device."
        ],
        [
          "",
          "When de-asserted, the output pins in the DDR5 memory device will be Hi-z. The CS_n pin in the DDR5 memory"
        ],
        [
          "",
          "device serves as the CS_n pin when in CT mode."
        ],
        [
          "3",
          "Test Input: a group of pins that are used during normal DDR5 DRAM operation are designated as test input pins."
        ],
        [
          "",
          "These pins are used to enter the test pattern in CT mode. Most Test Input pins are input pins during normal"
        ],
        [
          "",
          "operation. The ALERT_n pin is the only output pin that will be used as a Test Input during CT mode. The CK_t"
        ],
        [
          "",
          "and CK_c pins are single-ended Test Input pins during CT Mode."
        ],
        [
          "4",
          "Test Output: a group of pins that are used during normal DDR5 DRAM operation are designated test output pins."
        ],
        [
          "",
          "These pins are used for extraction of the connectivity test results in CT mode."
        ],
        [
          "5",
          "Reset: Fixed high level for RESET_n is required during CT mode, same as normal function."
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 86.96335464913236
      }
    },
    {
      "page": 227,
      "source": "table",
      "content": [
        [
          "Table 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode"
        ],
        [
          "Pin Type in CT Mode\nPin Names during Normal Memory Operation"
        ],
        [
          "Test Enable\nTEN"
        ],
        [
          "Chip Select\nCS_n"
        ],
        [
          "A\nCA[13:0]"
        ],
        [
          "Test Inputs\nB\nCK_t, CK_c"
        ],
        [
          "C\nALERT_n"
        ],
        [
          "DQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS_t,"
        ],
        [
          "Test Outputs"
        ],
        [
          "TDQS_c"
        ],
        [
          "Reset\nRESET_n"
        ],
        [
          "NOTE 1\nTest Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 227,
      "source": "table",
      "content": [
        [
          "",
          "Table 327 — Min Term Equations"
        ],
        [
          "Min Term",
          "Intermediate Logic Nodes"
        ],
        [
          "MT0",
          "XOR(CA[0,1,2,3,8,9,10,11])"
        ],
        [
          "MT1",
          "XOR(CA[0,4,5,6,8,12,13], ALERT_n)"
        ],
        [
          "MT2",
          "XOR(CA[1,4,9,12], CK_t, CK_c)"
        ],
        [
          "MT3",
          "XOR(CA[2,5,7,10,13], CK_t)"
        ],
        [
          "MT4",
          "XOR(CA[3,6,7,11], CK_c, ALERT_n)"
        ],
        [
          "MT0_B",
          "!(MT0)"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.92362209983948
      }
    },
    {
      "page": 227,
      "source": "table",
      "content": [
        [
          "MT2",
          "XOR(CA[1,4,9,12], CK_t, CK_c)"
        ],
        [
          "MT3",
          "XOR(CA[2,5,7,10,13], CK_t)"
        ],
        [
          "MT4",
          "XOR(CA[3,6,7,11], CK_c, ALERT_n)"
        ],
        [
          "MT0_B",
          "!(MT0)"
        ],
        [
          "MT1_B",
          "!(MT1)"
        ],
        [
          "MT2_B",
          "!(MT2)"
        ],
        [
          "MT3_B",
          "!(MT3)"
        ],
        [
          "MT4_B",
          "!(MT4)"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 228,
      "source": "table",
      "content": [
        [
          "4.22.3.2   Output Equations",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 328 — Output Equations per Interface Width",
          "",
          ""
        ],
        [
          "Output",
          "X16",
          "X8",
          "X4"
        ],
        [
          "DQL0",
          "MT0",
          "MT0",
          "MT0"
        ],
        [
          "DQL1",
          "MT1",
          "MT1",
          "MT1"
        ],
        [
          "DQL2",
          "MT2",
          "MT2",
          "MT2"
        ],
        [
          "DQL3",
          "MT3",
          "MT3",
          "MT3"
        ],
        [
          "DQL4",
          "MT0_B",
          "MT0_B",
          ""
        ],
        [
          "DQL5",
          "MT1_B",
          "MT1_B",
          ""
        ],
        [
          "DQL6",
          "MT2_B",
          "MT2_B",
          ""
        ],
        [
          "DQL7",
          "MT3_B",
          "MT3_B",
          ""
        ],
        [
          "DML",
          "MT4",
          "MT4",
          ""
        ],
        [
          "TDQS_c",
          "",
          "MT4_B",
          ""
        ],
        [
          "DQSL_t",
          "MT4",
          "MT4",
          "MT4"
        ],
        [
          "DQSL_c",
          "MT4_B",
          "MT4_B",
          "MT4_B"
        ],
        [
          "DQU0",
          "MT0",
          "",
          ""
        ],
        [
          "DQU1",
          "MT1",
          "",
          ""
        ],
        [
          "DQU2",
          "MT2",
          "",
          ""
        ],
        [
          "DQU3",
          "MT3",
          "",
          ""
        ],
        [
          "DQU4",
          "MT0_B",
          "",
          ""
        ],
        [
          "DQU5",
          "MT1_B",
          "",
          ""
        ],
        [
          "DQU6",
          "MT2_B",
          "",
          ""
        ],
        [
          "DQU7",
          "MT3_B",
          "",
          ""
        ],
        [
          "DMU",
          "MT4",
          "",
          ""
        ],
        [
          "DQSU_t",
          "MT4",
          "",
          ""
        ],
        [
          "DQSU_c",
          "MT4_B",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 99.04244642349852
      }
    },
    {
      "page": 229,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 201"
        ],
        [
          "4.23",
          "ZQ Calibration Commands",
          ""
        ],
        [
          "4.23.1    ZQ Calibration Description",
          "",
          ""
        ],
        [
          "The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across",
          "",
          ""
        ],
        [
          "process, temperature, and voltage. ZQ Calibration occurs in the background of device operation.",
          "",
          ""
        ],
        [
          "There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.",
          "",
          ""
        ],
        [
          "ZQCal Start initiates the SDRAM’s calibration procedure, and ZQCal Latch captures the result and loads it",
          "",
          ""
        ],
        [
          "into the SDRAM's drivers.",
          "",
          ""
        ],
        [
          "A ZQCal Start command may be issued anytime the DDR5-SDRAM is in a state in which it can receive",
          "",
          ""
        ],
        [
          "valid commands. There are two timing parameters associated with ZQ Calibration. tZQCAL is the time",
          "",
          ""
        ],
        [
          "from when the ZQCal Start MPC command is sent to when the host can send the ZQCal Latch MPC",
          "",
          ""
        ],
        [
          "command. tZQLAT is the time from when the ZQCal Latch MPC command is sent by the host to when the",
          "",
          ""
        ],
        [
          "CA bus (and subsequently the DQ bus) can be used for normal operation. A ZQCal Latch Command may",
          "",
          ""
        ],
        [
          "be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have",
          "",
          ""
        ],
        [
          "completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration",
          "",
          ""
        ],
        [
          "settings to be updated.",
          "",
          ""
        ],
        [
          "After a ZQCal Start and until tZQCAL finishes, neither another ZQCal Start nor a ZQCal Latch is allowed.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 28.866576793433058
      }
    },
    {
      "page": 230,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 202",
          ""
        ],
        [
          "4.24",
          "VrefCA Command"
        ],
        [
          "4.24.1   Introduction",
          ""
        ],
        [
          "The VrefCA setting must be set prior to training the CS_n and CA bus timings relative to CK. In order to",
          ""
        ],
        [
          "accomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA",
          ""
        ],
        [
          "setting. This avoids any timing and/or default VrefCA setting issues with sending a 2UI MRW command,",
          ""
        ],
        [
          "by enabling the host to extend the setup and hold time for the CA signals. In addition, the VrefCA",
          ""
        ],
        [
          "command will support multiple cycles of CS_n assertion. The multiple cycles of CS_n assertion ensures",
          ""
        ],
        [
          "the DRAM will capture the VrefCA command during at least one rising CK_t/CK_c edge.",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 32.94890613469001
      }
    },
    {
      "page": 230,
      "source": "table",
      "content": [
        [
          "",
          "CA Pins",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Abbrevi-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOTES"
        ],
        [
          "",
          "ation",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7",
          "CA8",
          "CA9",
          "CA10",
          "CA11",
          "CA12",
          "CA13",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "VrefCA Command",
          "H\nH\nL\nL\nL\nOP0\nOP1\nOP2\nVrefCA\nL",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "L",
          "DDPI",
          "21,22,23"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VrefCS Command VrefCS",
          "H\nH\nL\nL\nL\nOP0\nOP1\nOP2\nL",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "H",
          "DDPI",
          "21,22,23"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D",
          ""
        ],
        [
          "NOTE 1",
          "V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Any command using DDPID shall issue a NOP to non-selected device.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "NT-ODT behavior is not influenced by DDPIP value",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 96.7821280717426
      }
    },
    {
      "page": 230,
      "source": "table",
      "content": [
        [
          "command state for at least one cycle after CS_n transitions from low to high.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1\n2\na\na+1",
          "a+2",
          "a+3",
          "a+4",
          "b",
          "b+1",
          "b+2",
          "b+3",
          "b+4"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Hostview",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VREFCA Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "VREFCA Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD\nDES",
          "VREFCA",
          "",
          "DES",
          "DES",
          "Valid DES",
          "",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "tVREFCA_CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 95.45193115450913
      }
    },
    {
      "page": 231,
      "source": "table",
      "content": [
        [
          "",
          "CA Pins",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Abbrevi-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Function",
          "CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOTES"
        ],
        [
          "",
          "ation",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7",
          "CA8",
          "CA9",
          "CA10",
          "CA11",
          "CA12",
          "CA13",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "VrefCA Command",
          "H\nH\nL\nL\nL\nOP0\nOP1\nOP2\nVrefCA\nL",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "L",
          "DDPI",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "VrefCS Command",
          "H\nH\nL\nL\nL\nOP0\nOP1\nOP2\nVrefCS\nL",
          "OP3",
          "OP4",
          "OP5",
          "OP6",
          "H",
          "DDPI",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D",
          ""
        ],
        [
          "NOTE 1",
          "V/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Any command using DDPID shall issue a NOP to non-selected device.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "NT-ODT behavior is not influenced by DDPIP value",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.13516291336978
      }
    },
    {
      "page": 232,
      "source": "table",
      "content": [
        [
          "4.25.2   VrefCS Command Timing (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "1\n2\na\na+1",
          "a+2",
          "a+3",
          "a+4",
          "b",
          "b+1",
          "b+2",
          "b+3",
          "b+4"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Hostview",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VREFCS Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "VREFCS Command (Opcode = OP[7:0])",
          "",
          "",
          "",
          "Valid",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD\nDES",
          "VREFCS",
          "",
          "DES",
          "DES",
          "Valid DES",
          "",
          "DES",
          "DES",
          "DES"
        ],
        [
          "",
          "tVREFCS_CS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.56868261263075
      }
    },
    {
      "page": 233,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 205"
        ],
        [
          "4.26",
          "VrefCA Training Specification",
          ""
        ],
        [
          "The DRAM internal VrefCA specification parameters are voltage operating range, stepsize, VrefCA set",
          "",
          ""
        ],
        [
          "tolerance, VrefCA step time and Vref valid level.",
          "",
          ""
        ],
        [
          "The voltage operating range specifies the minimum required VrefCA setting range for DDR5 DRAM",
          "",
          ""
        ],
        [
          "devices. The minimum range is defined by VrefCAmax and VrefCAmin as depicted in Figure 93.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 54.188525499735746
      }
    },
    {
      "page": 234,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 206"
        ],
        [
          "4.26   VrefCA Training Specification (Cont’d)"
        ],
        [
          "Actual VrefCA"
        ],
        [
          "Output"
        ],
        [
          "Straight Line"
        ],
        [
          "(endpoint Fit)"
        ],
        [
          "VrefCA Set"
        ],
        [
          "VrefCA"
        ],
        [
          "Tolerance"
        ],
        [
          "VrefCA"
        ],
        [
          "Stepsize"
        ],
        [
          "Digital Code"
        ],
        [
          "Figure 94 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize"
        ],
        [
          "The VrefCA increment/decrement step times are defined by VrefCA_time.   The VrefCA_time is defined"
        ],
        [
          "from t0 to t1 as shown in the Figure 95 where t1 is referenced to when the VrefCA voltage is at the final"
        ],
        [
          "DC level within the VrefCA valid tolerance (Vref_val_tol)."
        ],
        [
          "The VrefCA valid level is defined by VrefCA_val tolerance to qualify the step time t1 as shown in"
        ],
        [
          "Figure 95. This parameter is used to ensure an adequate RC time constant behavior of the voltage level"
        ],
        [
          "change after any VrefCA increment/decrement adjustment. This parameter is only applicable for DRAM"
        ],
        [
          "component level validation/characterization."
        ],
        [
          "t0 - is referenced to MPC Apply VREFCA and RTT_CA/CS/CK"
        ],
        [
          "t1 - is referenced to the VrefCA_val_tol"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 235,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 207"
        ],
        [
          "",
          "4.26   VrefCA Training Specification (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t0",
          "",
          "",
          "",
          "",
          "",
          "",
          "t1",
          "",
          ""
        ],
        [
          "CMD",
          "Vref CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CMD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vref CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Adjustment",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "O\nld Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "New Vref",
          ""
        ],
        [
          "CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Updating Vref Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Setting",
          ""
        ],
        [
          "",
          "",
          "",
          "V\nref _time",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 95 — Vref_time Timing Diagram",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure 95.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 334 — VREF CA Mode Register",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MR Address",
          "MRW OP",
          "OP7",
          "OP6",
          "OP5",
          "OP4",
          "OP3",
          "OP2",
          "",
          "OP1",
          "OP0"
        ],
        [
          "MR11",
          "UI",
          "",
          "",
          "",
          "VrefCA Calibration Value",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "A VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "programmed via the command but is readable via a normal MRR.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 84.12137125335539
      }
    },
    {
      "page": 236,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 208",
          ""
        ],
        [
          "4.26   VrefCA Training Specification (Cont’d)",
          ""
        ],
        [
          "Vref",
          ""
        ],
        [
          "Voltage",
          ""
        ],
        [
          "",
          "Vref DC"
        ],
        [
          "",
          "(VDDQ DC)"
        ],
        [
          "Stepsize",
          ""
        ],
        [
          "Vref_val_tol",
          ""
        ],
        [
          "t1",
          ""
        ],
        [
          "Time",
          ""
        ],
        [
          "Figure 96 — Vref Step Single Stepsize Increment Case",
          ""
        ],
        [
          "Vref",
          ""
        ],
        [
          "Voltage",
          ""
        ],
        [
          "",
          "t1"
        ],
        [
          "Stepsize",
          ""
        ],
        [
          "Vref_val_tol",
          ""
        ],
        [
          "",
          "Vref DC"
        ],
        [
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "(VDDQ)"
        ],
        [
          "Time",
          ""
        ],
        [
          "Figure 97 — Vref Step Single Stepsize Decrement Case",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 237,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 209"
        ],
        [
          "4.26    VrefCA Training Specification (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "t1",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 98 — Vref Full Step from Vrefmin to Vrefmax Case",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "t1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ)"
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 99 — Vref Full Step from Vrefmax to Vrefmin Case.",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 88.00541670323777
      }
    },
    {
      "page": 238,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 210"
        ],
        [
          "4.26   VrefCA Training Specification (Cont’d)"
        ],
        [
          "Table 335 contains the CA internal vref specifications that will be characterized at the component level for"
        ],
        [
          "compliance. The component level characterization method is TBD."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 238,
      "source": "table",
      "content": [
        [
          "",
          "Table 335 — CA Internal VREF Specifications"
        ],
        [
          "",
          "Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes"
        ],
        [
          "VrefCA Max operating point",
          "97.5%\n-\n-\nVDDQ\n1\nVrefCA_max"
        ],
        [
          "VrefCA Min operating point",
          "-\n-\n45%\nVDDQ\n1\nVrefCA_min"
        ],
        [
          "VrefCA Stepsize",
          "0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCA_step"
        ],
        [
          "",
          "-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_set_tol"
        ],
        [
          "VrefCA Set Tolerance",
          ""
        ],
        [
          "",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCA_set_tol"
        ],
        [
          "VrefCA Step Time",
          "VrefCA_time\n-\n-\n300\nns\n8"
        ],
        [
          "VrefCA Valid Tolerance",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n9\nVrefCA_val_tol"
        ],
        [
          "NOTE 1",
          "VrefCA DC voltage referenced to VDDQ_DC."
        ],
        [
          "NOTE 2",
          "VrefCA stepsize increment/decrement range. VrefCA at DC level."
        ],
        [
          "NOTE 3",
          "VrefCA_new = VrefCA_old + n*VrefCA_step; n= number of steps; if increment use \"+\"; If decrement use \"-\""
        ],
        [
          "NOTE 4",
          "The minimum value of VrefCA setting tolerance = VrefCA_new - 1.625%*VDDQ. The maximum value of VrefCA setting"
        ],
        [
          "",
          "tolerance = VrefCA_new + 1.625%*VDDQ. For n>4"
        ],
        [
          "NOTE 5",
          "The minimum value of VrefCA setting tolerance = VrefCA_new - 0.15%*VDDQ. The maximum value of VrefCA setting tolerance"
        ],
        [
          "",
          "= VrefCA_new + 0.15%*VDDQ. For n< 4"
        ],
        [
          "",
          "NOTE 6 Measured by recording the min and max values of the VrefCA output over the range, drawing a straight line between those points"
        ],
        [
          "",
          "and comparing all other VrefCA output settings to that line"
        ],
        [
          "",
          "NOTE 7 Measured by recording the min and max values of the VrefCA output across 4 consecutive steps(n=4), drawing a straight line"
        ],
        [
          "",
          "between those points and comparing all other VrefCA output settings to that line"
        ],
        [
          "NOTE 8",
          "Time from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement"
        ],
        [
          "NOTE 9",
          "Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCA"
        ],
        [
          "",
          "valid is to qualify the step times which will be characterized at the component level"
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.23819059283012
      }
    },
    {
      "page": 239,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 211"
        ],
        [
          "4.27",
          "VrefCS Training Specification",
          ""
        ],
        [
          "The DRAM internal VrefCS specification parameters are voltage operating range, stepsize, VrefCS set",
          "",
          ""
        ],
        [
          "tolerance, VrefCS step time and Vref valid level.",
          "",
          ""
        ],
        [
          "The voltage operating range specifies the minimum required VrefCS setting range for DDR5 DRAM",
          "",
          ""
        ],
        [
          "devices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 100.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 54.20053772706209
      }
    },
    {
      "page": 240,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 212"
        ],
        [
          "4.27   VrefCS Training Specification (Cont’d)"
        ],
        [
          "Actual VrefCS"
        ],
        [
          "Output"
        ],
        [
          "Straight Line"
        ],
        [
          "(endpoint Fit)"
        ],
        [
          "VrefCS Set"
        ],
        [
          "VrefCS"
        ],
        [
          "Tolerance"
        ],
        [
          "VrefCS"
        ],
        [
          "Stepsize"
        ],
        [
          "Digital Code"
        ],
        [
          "Figure 101 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize"
        ],
        [
          "The VrefCS increment/decrement step times are defined by VrefCS_time.   The VrefCS_time is defined"
        ],
        [
          "from t0 to t1 as shown in the Figure 95 where t1 is referenced to when the VrefCS voltage is at the final DC"
        ],
        [
          "level within the VrefCS valid tolerance (VrefCS_val_tol)."
        ],
        [
          "The VrefCS valid level is defined by VrefCS_val tolerance to qualify the step time t1 as shown in"
        ],
        [
          "Figure 102. This parameter is used to ensure an adequate RC time constant behavior of the voltage level"
        ],
        [
          "change after any VrefCS increment/decrement adjustment. This parameter is only applicable for DRAM"
        ],
        [
          "component level validation/characterization."
        ],
        [
          "t0 - is referenced to VrefCS command clock"
        ],
        [
          "t1 - is referenced to the VrefCS_val_tol"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 241,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 213"
        ],
        [
          "",
          "4.27   VrefCS Training Specification (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "t0",
          "",
          "",
          "",
          "",
          "",
          "t1",
          ""
        ],
        [
          "CMD",
          "",
          "Vref CS",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CMD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Vref CA",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Adjustment",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "Old Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          "New Vref",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Updating Vref Setting",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          "Setting",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Vref _time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Figure 102 — Vref_time Timing Diagram",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "The minimum time required between two Vref commands is VrefCS_time, shown as Vref_time in the timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "diagrams.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Table 336 — VREF CS Mode Register",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MR Address",
          "",
          "MRW OP",
          "OP7",
          "OP6",
          "OP5",
          "OP4\nOP3",
          "OP2",
          "OP1",
          "OP0"
        ],
        [
          "MR12",
          "",
          "UI",
          "",
          "",
          "",
          "VrefCS Calibration Value",
          "",
          "",
          ""
        ],
        [
          "",
          "A VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "programmed via the command but is readable via a normal MRR.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 82.23072994850948
      }
    },
    {
      "page": 242,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 214",
          ""
        ],
        [
          "4.27   VrefCS Training Specification (Cont’d)",
          ""
        ],
        [
          "Vref",
          ""
        ],
        [
          "Voltage",
          ""
        ],
        [
          "",
          "Vref DC"
        ],
        [
          "",
          "(VDDQ DC)"
        ],
        [
          "Stepsize",
          ""
        ],
        [
          "Vref_val_tol",
          ""
        ],
        [
          "t1",
          ""
        ],
        [
          "Time",
          ""
        ],
        [
          "Figure 103 — Vref Step Single Stepsize Increment Case.",
          ""
        ],
        [
          "Vref",
          ""
        ],
        [
          "Voltage",
          ""
        ],
        [
          "",
          "t1"
        ],
        [
          "Stepsize",
          ""
        ],
        [
          "Vref_val_tol",
          ""
        ],
        [
          "",
          "Vref DC"
        ],
        [
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "(VDDQ)"
        ],
        [
          "Time",
          ""
        ],
        [
          "Figure 104 — Vref Step Single Stepsize Decrement Case",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 243,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 215"
        ],
        [
          "4.27   VrefCS Training Specification (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "t1",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 105 — Vref Full Step from Vrefmin to Vrefmax Case",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "t1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ)"
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 106 — Vref Full Step from Vrefmax to Vrefmin Case.",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 87.98662741137439
      }
    },
    {
      "page": 244,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 216"
        ],
        [
          "4.27   VrefCS Training Specification (Cont’d)"
        ],
        [
          "Table 337 contains the CS internal vref specifications that will be characterized at the component level for"
        ],
        [
          "compliance. The component level characterization method is tbd."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 244,
      "source": "table",
      "content": [
        [
          "",
          "Table 337 — CS Internal VREF Specifications"
        ],
        [
          "",
          "Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes"
        ],
        [
          "VrefCS Max operating point",
          "97.5%\n-\n-\nVDDQ\n1\nVrefCS_max"
        ],
        [
          "VrefCS Min operating point",
          "-\n-\n45%\nVDDQ\n1\nVrefCS_min"
        ],
        [
          "VrefCS Stepsize",
          "0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCS_step"
        ],
        [
          "",
          "-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_set_tol"
        ],
        [
          "VrefCS Set Tolerance",
          ""
        ],
        [
          "",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCS_set_tol"
        ],
        [
          "VrefCS Step Time",
          "-\n-\n300\nns\n8\nVrefCS_time"
        ],
        [
          "VrefCS Valid Tolerance",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n9\nVrefCS_val_tol"
        ],
        [
          "NOTE 1",
          "VrefCS DC voltage referenced to VDDQ_DC."
        ],
        [
          "NOTE 2",
          "VrefCS stepsize increment/decrement range. VrefCS at DC level."
        ],
        [
          "NOTE 3",
          "VrefCS_new = VrefCS_old + n*VrefCS_step; n= number of steps; if increment use \"+\"; If decrement use \"-\""
        ],
        [
          "NOTE 4",
          "The minimum value of VrefCA setting tolerance = VrefCS_new - 1.625%*VDDQ. The maximum value of VrefCS setting tolerance"
        ],
        [
          "",
          "= VrefCS_new + 1.625%*VDDQ. For n>4"
        ],
        [
          "NOTE 5",
          "The minimum value of VrefCS setting tolerance = VrefCS_new - 0.15%*VDDQ. The maximum value of VrefCS setting tolerance ="
        ],
        [
          "",
          "VrefCSnew + 0.15%*VDDQ. For n< 4"
        ],
        [
          "NOTE 6 Measured by recording the min and max values of the VrefCS output over the range, drawing a straight line between those points",
          ""
        ],
        [
          "",
          "and comparing all other VrefCS output settings to that line"
        ],
        [
          "NOTE 7 Measured by recording the min and max values of the VrefCS output across 4 consecutive steps(n=4), drawing a straight line",
          ""
        ],
        [
          "",
          "between those points and comparing all other VrefCS output settings to that line"
        ],
        [
          "NOTE 8",
          "Time from MPC (Apply VREFCA, VREFCS, RTT_CK/CS/CA) command to increment or decrement"
        ],
        [
          "NOTE 9",
          "Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCS"
        ],
        [
          "",
          "valid is to qualify the step times which will be characterized at the component level"
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 92.9199016969331
      }
    },
    {
      "page": 245,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 217"
        ],
        [
          "4.28",
          "VrefDQ Calibration Specification",
          ""
        ],
        [
          "The DRAM internal VrefDQ specification parameters are voltage operating range, stepsize, VrefDQ set",
          "",
          ""
        ],
        [
          "tolerance, Vref step time and VrefDQ valid level.",
          "",
          ""
        ],
        [
          "The voltage operating range specifies the minimum required VrefDQ setting range for DDR5 DRAM",
          "",
          ""
        ],
        [
          "devices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 107 .",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 54.1542249757603
      }
    },
    {
      "page": 246,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 218"
        ],
        [
          "4.28   VrefDQ Calibration Specification (Cont’d)"
        ],
        [
          "Actual VrefDQ"
        ],
        [
          "Output"
        ],
        [
          "Straight Line"
        ],
        [
          "(endpoint Fit)"
        ],
        [
          "VrefDQ Set"
        ],
        [
          "VrefDQ"
        ],
        [
          "Tolerance"
        ],
        [
          "VrefDQ"
        ],
        [
          "Stepsize"
        ],
        [
          "Digital Code"
        ],
        [
          "Figure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize"
        ],
        [
          "The VrefDQ increment/decrement step times are defined by VrefDQ_time.   The VrefDQ_time is defined"
        ],
        [
          "from t0 to t1 as shown in the Figure 109 where t1 is referenced to when the VrefDQ voltage is at the final"
        ],
        [
          "DC level within the VrefDQ valid tolerance (VrefDQ_val_tol)."
        ],
        [
          "The VrefDQ valid level is defined by VrefDQ_val tolerance to qualify the step time t1 as shown in"
        ],
        [
          "Figure 109. This parameter is used to ensure an adequate RC time constant behavior of the voltage level"
        ],
        [
          "change after any VrefDQ increment/decrement adjustment. This parameter is only applicable for DRAM"
        ],
        [
          "component level validation/characterization."
        ],
        [
          "t0 - is referenced to the MRW command which updates VrefDQ value"
        ],
        [
          "t1 - is referenced to the VrefDQ_val_tol"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 247,
      "source": "table",
      "content": [
        [
          "t0"
        ],
        [
          "MRW"
        ],
        [
          "CMD"
        ],
        [
          "Vref DQ"
        ],
        [
          "Setting"
        ],
        [
          "Adjustment"
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 248,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 220"
        ],
        [
          "4.28   VrefDQ Calibration Specification (Cont’d)"
        ],
        [
          "Vref"
        ],
        [
          "Voltage"
        ],
        [
          "Vref DC"
        ],
        [
          "(VDDQ DC)"
        ],
        [
          "Stepsize"
        ],
        [
          "Vref_val_tol"
        ],
        [
          "t1"
        ],
        [
          "Time"
        ],
        [
          "Figure 110 — VrefDQ Step Single Stepsize Increment Case."
        ],
        [
          "Vref"
        ],
        [
          "Voltage"
        ],
        [
          "t1"
        ],
        [
          "Stepsize"
        ],
        [
          "Vref_val_tol"
        ],
        [
          "Vref DC"
        ],
        [
          "(VDDQ DC)"
        ],
        [
          "(VDDQ)"
        ],
        [
          "Time"
        ],
        [
          "Figure 111 — VrefDQ Step Single Stepsize Decrement Case"
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 249,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 221"
        ],
        [
          "4.28    VrefDQ Calibration Specification (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "t1",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 112 — VrefDQ Full Step from VrefDQmin to VrefDQmax Case",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Vrefmax",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Full",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Step",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "t1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Vref_val_tol",
          "",
          ""
        ],
        [
          "",
          "Vrefmin",
          "",
          "",
          "",
          "",
          "",
          "Vref DC"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ DC)"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(VDDQ)"
        ],
        [
          "",
          "",
          "",
          "Time",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 113 — VrefDQ Full Step from VrefDQmax to VrefDQmin Case.",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 87.65121552938534
      }
    },
    {
      "page": 250,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 222"
        ],
        [
          "4.28   VrefDQ Calibration Specification (Cont’d)"
        ],
        [
          "Table 339 contains the internal VrefDQ specifications that will be characterized at the component level for"
        ],
        [
          "compliance. The component level characterization method is tbd."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 250,
      "source": "table",
      "content": [
        [
          "",
          "-\n-\n150\nns"
        ],
        [
          "VrefDQ Step Time",
          "8,10\nVrefDQ_time"
        ],
        [
          "",
          "-\n-\n500\nns"
        ],
        [
          "VrefDQ Valid Tolerance",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n9\nVrefDQ_val_tol"
        ],
        [
          "NOTE 1",
          "VrefDQ DC voltage referenced to VDDQ_DC."
        ],
        [
          "NOTE 2",
          "VrefDQ stepsize increment/decrement range. VrefDQ at DC level."
        ],
        [
          "NOTE 3",
          "VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps;  if increment use \"+\"; If decrement use \"-\""
        ],
        [
          "NOTE 4",
          "The minimum value of VrefDQ setting tolerance = VrefDQ_new - 1.625%*VDDQ. The maximum value of VrefDQ setting"
        ],
        [
          "",
          "tolerance = VrefDQ_new + 1.625%*VDDQ. For n>4."
        ],
        [
          "NOTE 5",
          "The minimum value of VrefDQ setting tolerance = VrefDQ_new - 0.15%*VDDQ. The maximum value of VrefDQ setting tolerance"
        ],
        [
          "",
          "= VrefDQ_new + 0.15%*VDDQ. For n< 4."
        ],
        [
          "NOTE 6 Measured by recording the min and max values of the VrefDQ output over the range, drawing a straight line between those points",
          ""
        ],
        [
          "",
          "and comparing all other VrefDQ output settings to that line."
        ],
        [
          "NOTE 7 Measured by recording the min and max values of the VrefDQ output across 4 consecutive steps(n=4), drawing a straight line",
          ""
        ],
        [
          "",
          "between those points and comparing all other VrefDQ output settings to that line."
        ],
        [
          "NOTE 8",
          "Time from MRW command updating VrefDQ to increment or decrement."
        ],
        [
          "NOTE 9",
          "Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefDQ"
        ],
        [
          "",
          "valid is to qualify the step times which will be characterized at the component level."
        ],
        [
          "NOTE 10",
          "The maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps."
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 92.79924419990746
      }
    },
    {
      "page": 250,
      "source": "table",
      "content": [
        [
          "",
          "Table 339 — VrefDQ Internal Specifications"
        ],
        [
          "",
          "Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes"
        ],
        [
          "VrefDQ Max operating point",
          "97.5%\n-\n-\nVDDQ\n1\nVrefDQ_max"
        ],
        [
          "VrefDQ Min operating point",
          "-\n-\n45%\nVDDQ\n1\nVrefDQ_min"
        ],
        [
          "VrefDQ Stepsize",
          "0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefDQ_step"
        ],
        [
          "",
          "-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_set_tol"
        ],
        [
          "VrefDQ Set Tolerance",
          ""
        ],
        [
          "",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefDQ_set_tol"
        ],
        [
          "",
          "-\n-\n150\nns"
        ],
        [
          "VrefDQ Step Time",
          "8,10\nVrefDQ_time"
        ],
        [
          "",
          "-\n-\n500\nns"
        ],
        [
          "VrefDQ Valid Tolerance",
          "-0.15%\n0.00%\n0.15%\nVDDQ\n9\nVrefDQ_val_tol"
        ],
        [
          "NOTE 1",
          "VrefDQ DC voltage referenced to VDDQ_DC."
        ],
        [
          "NOTE 2",
          "VrefDQ stepsize increment/decrement range. VrefDQ at DC level."
        ],
        [
          "NOTE 3",
          "VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps;  if increment use \"+\"; If decrement use \"-\""
        ],
        [
          "NOTE 4",
          "The minimum value of VrefDQ setting tolerance = VrefDQ_new - 1.625%*VDDQ. The maximum value of VrefDQ setting"
        ],
        [
          "",
          "tolerance = VrefDQ_new + 1.625%*VDDQ. For n>4."
        ],
        [
          "NOTE 5",
          "The minimum value of VrefDQ setting tolerance = VrefDQ_new - 0.15%*VDDQ. The maximum value of VrefDQ setting tolerance"
        ],
        [
          "",
          "= VrefDQ_new + 0.15%*VDDQ. For n< 4."
        ],
        [
          "NOTE 6 Measured by recording the min and max values of the VrefDQ output over the range, drawing a straight line between those points",
          ""
        ],
        [
          "",
          "and comparing all other VrefDQ output settings to that line."
        ],
        [
          "NOTE 7 Measured by recording the min and max values of the VrefDQ output across 4 consecutive steps(n=4), drawing a straight line",
          ""
        ],
        [
          "",
          "between those points and comparing all other VrefDQ output settings to that line."
        ],
        [
          "NOTE 8",
          "Time from MRW command updating VrefDQ to increment or decrement."
        ],
        [
          "NOTE 9",
          "Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefDQ"
        ],
        [
          "",
          "valid is to qualify the step times which will be characterized at the component level."
        ],
        [
          "NOTE 10",
          "The maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps."
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.60045706613184
      }
    },
    {
      "page": 251,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 223"
        ],
        [
          "4.29\nPost Package Repair (PPR)",
          ""
        ],
        [
          "DDR5 supports Fail Row address repair, PPR which allows a simple and easy repair method in a system.",
          ""
        ],
        [
          "Two methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post",
          ""
        ],
        [
          "Package Repair (sPPR) for a temporary Row repair.",
          ""
        ],
        [
          "Entry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR",
          ""
        ],
        [
          "programming. The sequential MRW guard key is the same for both hPPR and sPPR.",
          ""
        ],
        [
          "The hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after",
          ""
        ],
        [
          "entering hPPR/sPPR, as shown in Figure 114. The guard key sequence must be entered in the specified",
          ""
        ],
        [
          "order as stated and shown in the spec and in Table 340. Any interruptions of the guard key sequence from",
          ""
        ],
        [
          "other MRW/R commands or non-MR commands such as ACT, WR, RD, are not allowed. Although",
          ""
        ],
        [
          "interruption of the guard key entry is not allowed, if the guard key is not entered in the required order or is",
          ""
        ],
        [
          "interrupted by other commands, the hPPR mode or sPPR mode will not execute and the offending",
          ""
        ],
        [
          "command will be terminated. The hPPR/sPPR entry may or may not execute correctly, however the",
          ""
        ],
        [
          "offending command will not cause the DRAM to lock up. Offending commands which will interrupt",
          ""
        ],
        [
          "hPPR/sPPR include:",
          ""
        ],
        [
          "-\nAny interruptions of the guard key sequence from other MRW/R commands or non-MR commands",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 92.85311119591383
      }
    },
    {
      "page": 252,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 224",
          ""
        ],
        [
          "4.29.1   Hard PPR (hPPR)",
          ""
        ],
        [
          "With hPPR, DDR5 can correct at least one row address per Bank Group. The hPPR resource designation",
          ""
        ],
        [
          "(MR54,55,56,57) will indicate the hPPR resource availability, and can be read/checked prior to",
          ""
        ],
        [
          "implementing a repair. It is important to note that hPPR repairs are permanent; the Electrical-fuse cannot",
          ""
        ],
        [
          "be switched back to un-fused states once it is programmed. The controller should prevent unintended hPPR",
          ""
        ],
        [
          "mode entry and repair. (i.e., During the Command/Address training period). Entry into hPPR is through a",
          ""
        ],
        [
          "register enable, ACT command that is used to transmit the bank and row address of the row to be replaced",
          ""
        ],
        [
          "in DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the",
          ""
        ],
        [
          "DQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can",
          ""
        ],
        [
          "be exited and normal operation can resume.",
          ""
        ],
        [
          "4.29.1.1   hPPR Fail Row Address Repair",
          ""
        ],
        [
          "1",
          "Since the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 17.61871612499848
      }
    },
    {
      "page": 252,
      "source": "table",
      "content": [
        [
          "in DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the",
          ""
        ],
        [
          "DQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can",
          ""
        ],
        [
          "be exited and normal operation can resume.",
          ""
        ],
        [
          "4.29.1.1   hPPR Fail Row Address Repair",
          ""
        ],
        [
          "1",
          "Since the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource"
        ],
        [
          "",
          "designation (MR 54, 55, 56, 57) needs to be read. After user’s checking the hPPR resource availability of each"
        ],
        [
          "",
          "bank from MRR, hPPR mode can be entered. If the MRR of hPPR resource designation (MR 54, 55, 56, 57)"
        ],
        [
          "",
          "appears to not be available, the host controller should not issue hPPR mode."
        ],
        [
          "2",
          "Before entering 'hPPR' mode, all banks shall be in a precharged and idle state, and CRC Mode must be disabled."
        ],
        [
          "3",
          "Enable hPPR using MR23:OP[0]=1 and wait tMRD."
        ],
        [
          "4",
          "Issue guard key as four consecutive MR24 OP[7:0] MRW commands each with a unique address field OP[7:0]."
        ],
        [
          "",
          "Each MRW command should be spaced by tMRD."
        ],
        [
          "5",
          "Issue ACT command with the Bank and Row fail address. Write data is used to select the individual DRAM in the"
        ],
        [
          "",
          "rank for repair."
        ],
        [
          "6",
          "After tRCD, Issue WRA with a valid address. The DRAM will ignore the address given with the WRA command."
        ],
        [
          "7",
          "After WL(WL=RL-2), all DQs of target DRAM should be LOW for 8tCK. If HIGH is driven to all DQs of a"
        ],
        [
          "",
          "DRAM for 8tCK, then DRAM does not conduct hPPR and retains data if REF/REFsb command is properly"
        ],
        [
          "",
          "issued. If more than one DRAM shares the same command bus, DRAMs that are not being repaired should have"
        ],
        [
          "",
          "all of their DQ's driven HIGH for 8tCK. If all DQs are neither all LOW nor all HIGH for 8tCK, then hPPR mode"
        ],
        [
          "",
          "execution is unknown."
        ],
        [
          "8 Wait tPGM_hPPRa or tPGM_hPPRb to allow DRAM repair at the target row address to occur internally, and then",
          ""
        ],
        [
          "",
          "issue PRE command."
        ],
        [
          "9 Wait tPGM_Exit(min) after PRE command to allow DRAM to recognize repaired row address.",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 80.6054712928916
      }
    },
    {
      "page": 253,
      "source": "table",
      "content": [
        [
          "4.29.1.1   hPPR Fail Row Address Repair (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "T0",
          "T1",
          "Ta0",
          "Tb0",
          "Tc0",
          "Tc1",
          "Td0",
          "Td1",
          "Te0",
          "Te1",
          "Te2",
          "Tf0",
          "Tf1",
          "Tg0",
          "Tg1",
          "Th0",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MRS23",
          "MRS24",
          "ACT",
          "WRA",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "REF/DES",
          "REF/DES",
          "PRE",
          "REF/DES",
          "MRS23",
          "DES",
          "VALID",
          "REF/DES"
        ],
        [
          "BG",
          "VALID",
          "VALID",
          "BGf",
          "BGf",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "BA",
          "VALID",
          "VALID",
          "BAf",
          "BAf",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "",
          "VALID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "VALID",
          "",
          "",
          ""
        ],
        [
          "ADDR",
          "",
          "VALID",
          "VALID",
          "VALID",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "",
          "(OP[0])",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(OP[0])",
          "",
          "",
          ""
        ],
        [
          "CKE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.07597750037283
      }
    },
    {
      "page": 253,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 342 — hPPR Timings",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200 to 6400",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Unit",
          "Note"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "",
          ""
        ],
        [
          "hPPR Programming Time: x4/x8",
          "tPGMa",
          "1,000",
          "-",
          "ms",
          ""
        ],
        [
          "hPPR Programming Time: x16",
          "tPGMb",
          "2,000",
          "-",
          "ms",
          ""
        ],
        [
          "hPPR Recognition Time",
          "tPGM_Exit",
          "tRP",
          "-",
          "ns",
          ""
        ],
        [
          "hPPR Program Exit and New",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPGMPST",
          "50",
          "-",
          "us",
          ""
        ],
        [
          "Address Setting time",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 96.78828528495188
      }
    },
    {
      "page": 254,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 226"
        ],
        [
          "4.29.2   Soft Post Package Repair (sPPR)"
        ],
        [
          "Soft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank"
        ],
        [
          "Group on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row"
        ],
        [
          "address. There are some limitations and differences between Soft Repair and a Hard Repair. Entry into"
        ],
        [
          "sPPR is through a register enable, ACT command is used to transmit the bank and row address of the row"
        ],
        [
          "to be replaced in DRAM. After tRCD time, a BL16 WR command is used to select the individual DRAM"
        ],
        [
          "through the DQ bits and to transfer the repair address into an internal register in the DRAM. After a write"
        ],
        [
          "recovery time and PRE, the sPPR mode can be exited and normal operation can resume. Care must be"
        ],
        [
          "taken that refresh is not violated for the other rows in the array during soft repair time. Also note that the"
        ],
        [
          "DRAM will retain the soft repair information inside the DRAM as long as VDD remains within the"
        ],
        [
          "operating region. If DRAM power is removed or the DRAM is RESET, the soft repair will revert to the"
        ],
        [
          "unrepaired state. hPPR and sPPR may not be enabled at the same time. sPPR must have been disabled and"
        ],
        [
          "cleared prior to entering hPPR mode."
        ],
        [
          "With sPPR, DDR5 can repair one Row address per BG. If the hPPR resources for a BG are used up, the"
        ],
        [
          "bank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with"
        ],
        [
          "no repair resources available, the DRAM will ignore the programming sequence."
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 254,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 343 — sPPR vs hPPR",
          ""
        ],
        [
          "",
          "Soft Repair",
          "Hard Repair",
          "Note"
        ],
        [
          "Persistence of Repair",
          "Volatile – Repaired as long",
          "Non-Volatile – repair is",
          ""
        ],
        [
          "",
          "",
          "",
          "Soft Repair is erased when Vdd removed"
        ],
        [
          "",
          "as VDD is within Operating",
          "permanent after the",
          ""
        ],
        [
          "",
          "",
          "",
          "or device reset."
        ],
        [
          "",
          "Range",
          "repair cycle.",
          ""
        ],
        [
          "Length of time to complete repair",
          "",
          "",
          "A subsequent sPPR can be performed"
        ],
        [
          "",
          "",
          "tPGM_hPPRa or tPG-",
          "without affecting the hPPR previously"
        ],
        [
          "cycle",
          "WL+ 8tCK+tWR",
          "",
          ""
        ],
        [
          "",
          "",
          "M_hPPRb",
          "performed provided a row is available in"
        ],
        [
          "",
          "",
          "",
          "that BG."
        ],
        [
          "# of Repair elements",
          "one per BG",
          "at least one per BG",
          ""
        ],
        [
          "Simultaneous use of soft and",
          "",
          "",
          "Clearing sPPR occurs by either:"
        ],
        [
          "",
          "",
          "Any outstanding soft",
          ""
        ],
        [
          "",
          "Previous hard repairs are",
          "",
          "(a) powerdown and power-up"
        ],
        [
          "hard repair within a BG",
          "",
          "repairs must be cleared",
          ""
        ],
        [
          "",
          "allowed before soft repair",
          "",
          "sequence                or (b) Reset and re-ini-"
        ],
        [
          "",
          "",
          "before a hard repair",
          ""
        ],
        [
          "",
          "",
          "",
          "tialize."
        ],
        [
          "Repair Command",
          "1 method - WR",
          "1 method - WRA",
          ""
        ],
        [
          "Bank not having row repair",
          "",
          "",
          ""
        ],
        [
          "",
          "Yes",
          "No",
          ""
        ],
        [
          "retains array data",
          "",
          "",
          ""
        ],
        [
          "Bank having row repair retain",
          "",
          "",
          ""
        ],
        [
          "",
          "Yes",
          "No",
          ""
        ],
        [
          "array data",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 99.08587154315539
      }
    },
    {
      "page": 254,
      "source": "table",
      "content": [
        [
          "4.29.2.1   sPPR Repair of a Fail Row Address",
          ""
        ],
        [
          "The following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no",
          ""
        ],
        [
          "refresh is allowed.",
          ""
        ],
        [
          "1",
          "User should back up the data of the target row address for sPPR in the bank before sPPR execution. The backup"
        ],
        [
          "",
          "data should be one row per bank. After sPPR has been completed, user restores the data in the repaired array."
        ],
        [
          "2",
          "sPPR resources are shared with hPPR. The hPPR resource designation registers (MR 54, 55, 56, 57) should be"
        ],
        [
          "",
          "checked prior to sPPR. If the MRR of hPPR resource designation (MR 54, 55, 56, 57) shows that hPPR resources"
        ],
        [
          "",
          "in the bank that is targeted for sPPR repair is not available, the host controller should not issue sPPR mode."
        ],
        [
          "3",
          "Before entering 'sPPR' mode, all banks shall be in a precharged and idle state. and CRC mode must be disabled."
        ],
        [
          "4",
          "Enable sPPR using MR23 bit \"OP1=1\" and wait tMRD."
        ],
        [
          "5",
          "Issue Guard Key as four consecutive MRW commands each with a unique address field OP[7:0] Each MRW"
        ],
        [
          "",
          "command shall be separated by tMRD. The Guard Key sequence is the same as hPPR in Table 341."
        ],
        [
          "6",
          "Issue ACT command with the Bank and Row Fail address, Write data is used to select the individual DRAM in"
        ],
        [
          "",
          "the Rank for repair."
        ],
        [
          "7",
          "A WR command is issued after tRCD, with valid column address. The DRAM will ignore the column address"
        ],
        [
          "",
          "given with the WR command."
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 87.74310265358487
      }
    },
    {
      "page": 255,
      "source": "table",
      "content": [
        [
          "",
          "During a soft repair, refresh command is not allowed between sPPR MRS entry and exit.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "T0",
          "T1",
          "Ta0",
          "Tb0",
          "Tc0",
          "Tc1",
          "Td0",
          "Td1",
          "Te0",
          "Te1",
          "Te2",
          "Tf0",
          "Tf1",
          "Tg0",
          "Tg1",
          "Th0",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MR23",
          "MR24",
          "ACT",
          "WR",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "PRE",
          "DES",
          "MR23",
          "DES",
          "VALID",
          "REF/DES"
        ],
        [
          "BG",
          "VALID",
          "VALID",
          "BGf",
          "BGf",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "BA",
          "VALID",
          "VALID",
          "BAf",
          "BAf",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "",
          "VALID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "VALID",
          "",
          "",
          ""
        ],
        [
          "ADDR",
          "",
          "VALID",
          "VALID",
          "VALID",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "NA",
          "VALID",
          "NA",
          "",
          "NA",
          "VALID",
          "REF/DES"
        ],
        [
          "",
          "(OP[1])",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(OP[1])",
          "",
          "",
          ""
        ],
        [
          "CKE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.00118772102932
      }
    },
    {
      "page": 255,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 344 — sPPR Timings",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200 to 6400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Unit"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          ""
        ],
        [
          "",
          "",
          "WL+8tCK",
          "",
          ""
        ],
        [
          "sPPR Programming Time: x4/x8, x16",
          "tPGM_sPPR",
          "",
          "-",
          "tCK"
        ],
        [
          "",
          "",
          "+tWR",
          "",
          ""
        ],
        [
          "sPPR Exit Recognition Time",
          "tPGM_Exit",
          "tRP",
          "-",
          "ns"
        ],
        [
          "sPPR Exit and New New Address",
          "tPGMPST",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tMRD",
          "-",
          "ns"
        ],
        [
          "Setting time",
          "_sPPR",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 96.25422493310013
      }
    },
    {
      "page": 256,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 228",
          ""
        ],
        [
          "4.30",
          "Decision Feedback Equalization"
        ],
        [
          "4.30.1   Introduction",
          ""
        ],
        [
          "At data rates >= 3200MT/s, signal degradation due to Inter Symbol Interference (ISI) is expected to",
          ""
        ],
        [
          "increase and the data eye at the DRAM ball is expected to be closed. Since the memory channel is very",
          ""
        ],
        [
          "reflective due to the many impedance mismatched points that exist along the memory subsystem, ISI due",
          ""
        ],
        [
          "to reflections are expected to increase. Traditional methods of characterizing the Receiver using the input",
          ""
        ],
        [
          "eye mask is no longer sufficient. DDR5 requires equalization to help improve (or open up) the data eyes",
          ""
        ],
        [
          "after the data is latched by the receiver. A 4-tap DFE is chosen to help equalize the DQ signals without",
          ""
        ],
        [
          "amplifying the noise due to insertion loss and reflections, which is a common side effect of other",
          ""
        ],
        [
          "equalization techniques (example CTLE). Figure 117 shows an example of a memory subsystem with DFE",
          ""
        ],
        [
          "circuit included on the DRAM.",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 28.274741185007166
      }
    },
    {
      "page": 257,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 229"
        ],
        [
          "",
          "4.30.2   Pulse Response of a Reflective Memory Channel (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Pulse (Host Tx)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Pulse Response (DRAM Rx)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "ISI from previous bit may",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "impact future bits.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Time",
          ""
        ],
        [
          "",
          "Figure 118 — Example of Pulse Response of a Reflective Channel",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "4.30.3   Components of the DFE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The 4-tap DFE subsystem consists of a gain amplifier, a DFE summer, 4 DQ slicers (also called Taps) with",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "outputs that loop back to the DFE summer, and a coefficient multiplier for each Tap (Figure 119). The gain",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "control of the front end is used to ensure that the cursor or the current bit is in a congruent relationship with",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the ISI correction required for the channel. The taps T1, T2, T3, T4 coefficients provide the corrections",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "needed to the current bit by adding or subtracting the effects of ISI of the previous bits.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Taps 1-4",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "T3",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "T2",
          "",
          "Post Cursor Tap-2",
          "",
          ""
        ],
        [
          "",
          "",
          "T4",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Gain",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Adjustment",
          "",
          "",
          "T1",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DQ Slicer",
          "DQ Slicer",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DQ_SUM",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          ". . ."
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "+-",
          "",
          "Σ",
          "",
          "IN    OUT",
          "IN    OUT",
          ""
        ],
        [
          "",
          "Rx",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DFE Sum",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VrefDQ",
          "",
          "",
          "",
          "CLK",
          "CLK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS",
          "+-",
          "",
          "",
          "X2",
          "",
          "",
          ". . ."
        ],
        [
          "DQS#",
          "",
          "DQS_BUF",
          "",
          "",
          "DQSX2_BUF",
          "",
          ""
        ],
        [
          "",
          "Rx",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Figure 119 — 4-Tap DFE Example",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 34,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 75.36972902393288
      }
    },
    {
      "page": 258,
      "source": "table",
      "content": [
        [
          "",
          "Table 345 — Min/Max Ranges for the DFE Gain Adjustment",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5 3200-4800",
          "",
          "",
          "DDR5 5200-6400",
          "",
          "",
          ""
        ],
        [
          "Description",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min",
          "Typ",
          "Max",
          "Min",
          "Typ",
          "Max",
          "",
          ""
        ],
        [
          "DFE Gain Bias Max",
          "6",
          "-",
          "-",
          "6",
          "-",
          "-",
          "dB",
          "1,2,3,4"
        ],
        [
          "DFE Gain Bias Min",
          "-",
          "-",
          "-6",
          "-",
          "-",
          "-6",
          "dB",
          "1,2,3,4"
        ],
        [
          "DFE Gain Bias Average Step Size",
          "",
          "2",
          "",
          "",
          "2",
          "",
          "dB",
          "1,2,3,4"
        ],
        [
          "DFE Gain Bias DNL",
          "-1",
          "-",
          "1",
          "-1",
          "-",
          "1",
          "dB",
          "1,2,3,4"
        ],
        [
          "DFE Gain Bias INL",
          "-1",
          "-",
          "1",
          "-1",
          "-",
          "1",
          "dB",
          "1,2,3,4"
        ],
        [
          "DFE Gain Bias Time",
          "tDFE",
          "-",
          "-",
          "tDFE",
          "-",
          "-",
          "ns",
          "1,2,3,4"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.30015483091945
      }
    },
    {
      "page": 258,
      "source": "table",
      "content": [
        [
          "",
          "Table 346 — Min/Max Ranges for the DFE Tap Coefficients",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5 3200-4800",
          "",
          "",
          "DDR5 5200-6400",
          "",
          "",
          ""
        ],
        [
          "Description",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min",
          "Typ",
          "Max",
          "Min",
          "Typ",
          "Max",
          "",
          ""
        ],
        [
          "DFE Tap-1 Bias Max",
          "50",
          "-",
          "-",
          "50",
          "-",
          "-",
          "mV",
          "1,2,4"
        ],
        [
          "DFE Tap-1 Bias Min",
          "-",
          "-",
          "-200",
          "-",
          "-",
          "-200",
          "mV",
          "1,2,4"
        ],
        [
          "DFE Tap-2 Bias Max",
          "75",
          "-",
          "-",
          "75",
          "-",
          "-",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap-2 Bias Min",
          "-",
          "-",
          "-75",
          "-",
          "-",
          "-75",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap-3 Bias Max",
          "60",
          "-",
          "-",
          "60",
          "-",
          "-",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap-3 Bias Min",
          "-",
          "-",
          "-60",
          "-",
          "-",
          "-60",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap-4 Bias Max",
          "45",
          "-",
          "-",
          "45",
          "-",
          "-",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap-4 Bias Min",
          "-",
          "-",
          "-45",
          "-",
          "-",
          "-45",
          "mV",
          "2,4"
        ],
        [
          "DFE Tap Bias Average Step Size",
          "TBD",
          "5",
          "TBD",
          "TBD",
          "5",
          "TBD",
          "mV",
          "2,3,4"
        ],
        [
          "DFE Tap Bias DNL",
          "-2.5",
          "-",
          "+2.5",
          "-2.5",
          "-",
          "+2.5",
          "mV",
          "2,3,4"
        ],
        [
          "DFE Tap Bias INL",
          "-2.5",
          "-",
          "+2.5",
          "-2.5",
          "-",
          "+2.5",
          "mV",
          "2,3,4"
        ],
        [
          "DFE Tap Bias Step Time",
          "tDFE",
          "",
          "",
          "tDFE",
          "",
          "",
          "ns",
          "2,3,4"
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 98.43680173128925
      }
    },
    {
      "page": 259,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Page 231"
        ],
        [
          "",
          "4.30.3   Components of the DFE (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The method to measure INL and DNL for both DFE gain and DFE taps is TBD.",
          "",
          "",
          "",
          ""
        ],
        [
          "Max",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Actual Bias",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Output",
          "",
          "",
          ""
        ],
        [
          "",
          "Bias Set",
          "",
          "",
          "",
          ""
        ],
        [
          "Vref",
          "",
          "",
          "Straight Line",
          "",
          ""
        ],
        [
          "",
          "Tolerance",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Endpoint Fit)",
          "",
          ""
        ],
        [
          "",
          "",
          "Bias Step",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Size",
          "",
          "",
          ""
        ],
        [
          "Min",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Digital Code",
          ""
        ],
        [
          "",
          "Figure 120 — Example of TBD Measurement Method for INL/DNL",
          "",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 79.09338929101588
      }
    },
    {
      "page": 260,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 232"
        ],
        [
          "4.30.3   Components of the DFE (Cont’d)"
        ],
        [
          "The DRAM may implement 1-way interleave, 2-way interleave, or 4-way interleave 4-tap DFE memory"
        ],
        [
          "circuitry. The 1-way interleaved 4-tap DFE architecture (Figure 121) requires a strobe multiplier, which is"
        ],
        [
          "at Nyquist rate, and the output of the DQ slicer runs at same speed as received data."
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 261,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 233"
        ],
        [
          "",
          "4.30.3   Components of the DFE (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "A 4-way interleaved 4-tap DFE architecture (Figure 123) requires a divided clock. In this case, the output",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "of the DQ slicer runs at 1/4 the speed as received data.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Taps 1-4",
          "",
          "Post Cursor Tap-1",
          "",
          ""
        ],
        [
          "",
          "",
          "See Mode Registers for information on",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Gain Adjustment and Taps 1-4 Bias",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Programming",
          "",
          "",
          "",
          "",
          "T2T3",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T1\nT4",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQ Slicer",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Σ",
          "",
          "IN    OUT",
          ""
        ],
        [
          "",
          "",
          "",
          "Gain",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "DQ Sum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Adjustment",
          "",
          "",
          "DQS_0",
          "CLK",
          ""
        ],
        [
          "",
          "DQ",
          "",
          "+-",
          "",
          "DQ_BUF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T3",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Rx",
          "",
          "",
          "T4",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T2",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T1",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "VrefDQ",
          "",
          "",
          "",
          "",
          "DQ Slicer",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Σ",
          "",
          "IN    OUT",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DQS_BUF",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS#",
          "",
          "+-",
          "",
          "÷2",
          "DQ Sum",
          "DQS_90",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DQS#_BUF",
          "",
          "",
          "",
          "CLK",
          ""
        ],
        [
          "",
          "",
          "",
          "Rx",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS",
          "",
          "",
          "",
          "",
          "",
          "T4",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T1\nT3",
          "",
          "",
          ""
        ],
        [
          "DQS#",
          "",
          "",
          "",
          "",
          "",
          "T2",
          "",
          "",
          ""
        ],
        [
          "DQS_0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQ Slicer",
          ""
        ],
        [
          "DQS_90",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_180",
          "",
          "",
          "",
          "",
          "",
          "Σ",
          "",
          "IN    OUT",
          ""
        ],
        [
          "DQS_270",
          "",
          "",
          "",
          "",
          "",
          "DQ Sum",
          "",
          "",
          ""
        ],
        [
          "",
          "A\nB\nC",
          "",
          ". . .",
          "",
          "",
          "",
          "DQS_180",
          "",
          ""
        ],
        [
          "",
          "",
          "D",
          "",
          "",
          "",
          "",
          "",
          "CLK",
          ""
        ],
        [
          "",
          "A",
          "",
          ". . .",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T1",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "B",
          "",
          ". . .",
          "",
          "T2\nT4",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "T3",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQ Slicer",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          ". . .",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Σ",
          "",
          "IN    OUT",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "D",
          ". . .",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "DQ Sum",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS_270",
          "CLK",
          ""
        ],
        [
          "",
          "",
          "Figure 123 — 4-Way Interleave 4-Tap DFE Example",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 54,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 91.24301906827809
      }
    },
    {
      "page": 262,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 234",
          ""
        ],
        [
          "4.31",
          "DQS Interval Oscillator"
        ],
        [
          "As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may",
          ""
        ],
        [
          "require re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the",
          ""
        ],
        [
          "amount of delay over a given time interval (determined by the controller), allowing the controller to",
          ""
        ],
        [
          "compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the",
          ""
        ],
        [
          "controller with important information regarding the need to re-train, and the magnitude of potential error.",
          ""
        ],
        [
          "The DQS Interval Oscillator is started by issuing an MPC [Start DQS Osc] command with OP[0000",
          ""
        ],
        [
          "0111B] set as described in Section 4.15, which will start an internal ring oscillator that counts the number",
          ""
        ],
        [
          "of times a signal propagates through a copy of the DQS clock tree.",
          ""
        ],
        [
          "",
          "The DQS Oscillator may be stopped by issuing an MPC [Stop DQS Osc] command with OP[0000 0110B]"
        ],
        [
          "set as described in Section 4.15, or the controller may instruct the SDRAM to count for a specific number",
          ""
        ],
        [
          "of clocks and then stop automatically (See MR45,46 & 47 for more information). If MR45 is set to",
          ""
        ],
        [
          "automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used",
          ""
        ],
        [
          "(illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is",
          ""
        ],
        [
          "automatically stored in MR46 and MR47.",
          ""
        ],
        [
          "",
          "The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less"
        ],
        [
          "accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and",
          ""
        ],
        [
          "voltage is determined by the following equation:",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 28.61823509844068
      }
    },
    {
      "page": 263,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 235"
        ],
        [
          "4.31   DQS Interval Oscillator (Cont’d)",
          "",
          ""
        ],
        [
          "Example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree",
          "",
          ""
        ],
        [
          "delay is 400ps (tRX_DQS2DQ max), then the DQS Oscillator Granularity Error is:",
          "",
          ""
        ],
        [
          "",
          "2 * (0.4ns)",
          ""
        ],
        [
          "",
          "DQS Oscillator Granularity Error =                              = 0.8%",
          ""
        ],
        [
          "",
          "100ns",
          ""
        ],
        [
          "This equates to a granularity timing error of 3.2ps.",
          "",
          ""
        ],
        [
          "Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:",
          "",
          ""
        ],
        [
          "",
          "3.2 + 5.5",
          ""
        ],
        [
          "",
          "DQS Oscillator Accuracy = 1-                        = 97.8%",
          ""
        ],
        [
          "",
          "400",
          ""
        ],
        [
          "Example: Running the DQS Oscillator for a longer period improves the accuracy. If the total time between",
          "",
          ""
        ],
        [
          "start and stop commands is 250ns, and the maximum DQS clock tree delay is 400ps (tRX_DQS2DQ max),",
          "",
          ""
        ],
        [
          "then the DQS Oscillator Granularity Error is:",
          "",
          ""
        ],
        [
          "",
          "2 * (0.4ns)",
          ""
        ],
        [
          "",
          "DQS Oscillator Granularity Error =                              = 0.32%",
          ""
        ],
        [
          "",
          "250ns",
          ""
        ],
        [
          "This equates to a granularity timing error of 1.28ps.",
          "",
          ""
        ],
        [
          "Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:",
          "",
          ""
        ],
        [
          "",
          "1.28 + 5.5",
          ""
        ],
        [
          "",
          "DQS Oscillator Accuracy = 1-                        = 98.3%",
          ""
        ],
        [
          "",
          "400",
          ""
        ],
        [
          "The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be",
          "",
          ""
        ],
        [
          "counted within the “run time,” determined by the controller. The result is stored in MR46 and MR47.",
          "",
          ""
        ],
        [
          "MR46 contains the least significant bits (LSB) of the result, and MR47 contains the most significant bits",
          "",
          ""
        ],
        [
          "(MSB) of the result. MR46 and MR47 are overwritten by the SDRAM when an MPC-1 [Stop DQS Osc]",
          "",
          ""
        ],
        [
          "command is received. The SDRAM counter will count to its maximum value (=2^16) and stop. If the",
          "",
          ""
        ],
        [
          "maximum value is read from the mode registers, then the memory controller must assume that the counter",
          "",
          ""
        ],
        [
          "overflowed the register and discard the result. The longest “run time” for the oscillator that will not",
          "",
          ""
        ],
        [
          "overflow the counter registers can be calculated as follows:",
          "",
          ""
        ],
        [
          "",
          "Longest Run Time Interval = 216 * tRX_DQS2DQ(min)",
          ""
        ],
        [
          "",
          "The interval oscillator matching error is defined as the difference between the DQS training circuit",
          ""
        ],
        [
          "",
          "(interval oscillator) and the actual DQS clock tree across voltage and temperature.",
          ""
        ],
        [
          "•",
          "Parameters:",
          ""
        ],
        [
          "",
          "-\ntRX_DQS2DQ: Actual DQS clock tree delay",
          ""
        ],
        [
          "",
          "-\ntDQSOSC: Training circuit (interval oscillator) delay",
          ""
        ],
        [
          "",
          "-\nOSCOffset: Average delay difference over voltage and temp",
          ""
        ],
        [
          "",
          "-\nOSCMatch: DQS oscillator matching error",
          ""
        ]
      ],
      "meta": {
        "rows": 40,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 57.572913293427796
      }
    },
    {
      "page": 264,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "Page 236",
          "",
          "",
          ""
        ],
        [
          "",
          "4.31   DQS Interval Oscillator (Cont’d)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRX_DQS2DQ"
        ],
        [
          "",
          "",
          "",
          "tDQSosc"
        ],
        [
          "",
          "",
          "Figure 124 — Interval Oscillator Offset (OSCoffset)",
          ""
        ],
        [
          "•",
          "OSCMatch:",
          "",
          ""
        ],
        [
          "",
          "",
          "OSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]",
          ""
        ],
        [
          "•",
          "tDQSOSC:",
          "",
          ""
        ],
        [
          "",
          "",
          "Runtime",
          ""
        ],
        [
          "",
          "",
          "tDQSOSC(V,T) =",
          ""
        ],
        [
          "",
          "",
          "2 * Count",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 86.60229975223521
      }
    },
    {
      "page": 265,
      "source": "table",
      "content": [
        [
          "",
          "Table 348 — DQS Interval Oscillator Read Out AC Timing"
        ],
        [
          "",
          "DDR5-3200 to \nDDR5-5200 to"
        ],
        [
          "",
          "DDR5-6800 to 8400"
        ],
        [
          "",
          "4800\n6400\nParameter\nSymbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Delay time from DQS Interval",
          ""
        ],
        [
          "",
          "tMPC_De-"
        ],
        [
          "Oscillator stop to Mode Register",
          "tMPC_Delay\n-\n-\nTBD\n-\nnCK\ntOSCO"
        ],
        [
          "",
          "lay"
        ],
        [
          "Readout",
          ""
        ],
        [
          "DQS Interval Oscillator start gap in",
          ""
        ],
        [
          "",
          "tOSCS\ntMPC_Delay + DQS Interval Timer Run Time\nnCK"
        ],
        [
          "automatic stop mode",
          ""
        ],
        [
          "NOTE",
          "In manual stop mode, DQS osc start command should be followed by DQS osc stop command (MPC). Otherwise, DQS osc result value"
        ],
        [
          "",
          "(MR46 & MR47) cannot be guaranteed."
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 91.16868887576416
      }
    },
    {
      "page": 266,
      "source": "table",
      "content": [
        [
          "Table 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200",
          "",
          "DDR5-3600",
          "",
          "DDR5-4000",
          "",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "",
          "DQS to DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "offset tem-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tDQS2DQ_temp",
          "",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "ps/℃",
          "1,2"
        ],
        [
          "",
          "perature",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "variation",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS to DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "offset volt-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ps/",
          ""
        ],
        [
          "tDQS2DQ_volt",
          "",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "",
          "1,2"
        ],
        [
          "",
          "age varia-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "50mV",
          ""
        ],
        [
          "",
          "tion",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 93.12759995311987
      }
    },
    {
      "page": 266,
      "source": "table",
      "content": [
        [
          "Table 350 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-5200 to 6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-5200",
          "DDR5-5600",
          "",
          "DDR5-6000",
          "",
          "",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "",
          "DQS to DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tDQS2DQ_temp",
          "",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "ps/℃",
          "1,2"
        ],
        [
          "",
          "temperature",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "variation",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS to DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ps/",
          ""
        ],
        [
          "tDQS2DQ_volt",
          "",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "",
          "1,2"
        ],
        [
          "",
          "voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "50mV",
          ""
        ],
        [
          "",
          "variation",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 12,
        "flavor": "stream",
        "accuracy": 94.10637507790511
      }
    },
    {
      "page": 267,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 239"
        ],
        [
          "4.33",
          "2N Mode",
          ""
        ],
        [
          "",
          "2N mode allows the system to provide more setup and hold time on the CA bus. 2N mode is enabled by",
          ""
        ],
        [
          "",
          "default on the DDR5 SDRAM, and an MPC is used to change between 2N and 1N modes. MR2:OP[2]",
          ""
        ],
        [
          "allows the state of the 2N Mode to be read.",
          "",
          ""
        ],
        [
          "",
          "DDR5 has defined two cycle commands, which requires the DRAM to capture the command differently",
          ""
        ],
        [
          "",
          "between 1N and 2N modes. In both modes, the first half of the command is sampled on the clock that the",
          ""
        ],
        [
          "",
          "chip select is active. In 1N mode, the second half of the command is sampled on the next clock edge. In 2N",
          ""
        ],
        [
          "",
          "mode, the second half of the command is sampled 2 clocks after the first half. Non-target ODT signaling",
          ""
        ],
        [
          "",
          "(on the chip select) is also delayed by a clock in 2N mode.",
          ""
        ],
        [
          "",
          "To the DRAM, one clock commands operate the same in 1N and 2N mode, with the command sampled on",
          ""
        ],
        [
          "the same clock as the chip select active.",
          "",
          ""
        ],
        [
          "",
          "A 2-cycle or 1-cycle command can start on any clock (unlike geardown mode). Figure 125 shows the",
          ""
        ],
        [
          "differences between standard 1N mode with a 2-cycle read command, followed by a 1-cycle precharge",
          "",
          ""
        ],
        [
          "command, and what it looks like when operated in 2N mode with the same commands. While in 2N mode,",
          "",
          ""
        ],
        [
          "the host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM",
          "",
          ""
        ],
        [
          "mode.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 50.109129348951704
      }
    },
    {
      "page": 267,
      "source": "table",
      "content": [
        [
          "",
          "Type"
        ],
        [
          "2N Mode",
          "R\nOP[2]\n0B: 2N Mode (Default)\n1, 2"
        ],
        [
          "",
          "1B: 1N Mode"
        ],
        [
          "NOTE 1",
          "To ensure training modes can be enabled and run appropriately, the default (power-on) mode for DDR5 is 2N mode. Post CA"
        ],
        [
          "",
          "Training, the user can configure this bit to put the device into either 1N mode or 2N mode. Both 1N and 2N modes are valid"
        ],
        [
          "",
          "operating conditions for DDR5."
        ],
        [
          "NOTE 2",
          "Since 2N Mode setting is an MPC based command, it can only be programmed via that command and its mode register is therefore"
        ],
        [
          "",
          "read only."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.39508270415874
      }
    },
    {
      "page": 268,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 353 — CS_n and CA Bus Required Behaviors",
          "",
          ""
        ],
        [
          "",
          "CS Assertion",
          "CS_n Required",
          "CS_n Required",
          "CA Bus Required Behavior for"
        ],
        [
          "",
          "Duration",
          "Behavior for 1N",
          "Behavior for 2N",
          "Multi-Cycle CS Assertion / 2N"
        ],
        [
          "Cold or Warm Reset Exit",
          "Multi (default)",
          "NA",
          "Static low for 3+ nCK",
          "Static NOP for 3+ nCK"
        ],
        [
          "MPC (includes CSTM",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Single MPC"
        ],
        [
          "Exit)",
          "Single",
          "Single low pulse",
          "Single low pulse",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Static MPC surrounding CS_n low by"
        ],
        [
          "MPC (includes CSTM",
          "Multi",
          "Static multi-cycle low",
          "Static multi-cycle low",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tMC_MPC_*"
        ],
        [
          "Exit)",
          "",
          "",
          "",
          ""
        ],
        [
          "CATM exit (NOP Com-",
          "",
          "",
          "",
          "Static NOP for the duration of tCAT-"
        ],
        [
          "",
          "Don’t care",
          "Static low for 2+ nCK",
          "Static low for 2+ nCK",
          ""
        ],
        [
          "mand)",
          "",
          "",
          "",
          "M_CS_Exit"
        ],
        [
          "PDX",
          "Don’t care",
          "Single low pulse",
          "Single low pulse",
          "Single NOP"
        ],
        [
          "",
          "",
          "",
          "",
          "Static NOP for 3+ nCK if CS_n held"
        ],
        [
          "",
          "",
          "Static low for 3+ nCK",
          "Static low for 3+ nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "static low"
        ],
        [
          "",
          "",
          "or",
          "or",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "or"
        ],
        [
          "SRX (3 NOPs)",
          "Don’t care",
          "Pulsing low 3+",
          "Pulsing low 3+",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Static NOP for 5+ nCK if CS_n is"
        ],
        [
          "",
          "",
          "cycles (...0, 1, 0, 1,",
          "cycles (...0, 1, 0, 1,",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "pulsed low"
        ],
        [
          "",
          "",
          "0...)",
          "0...)",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.82042477102723
      }
    },
    {
      "page": 269,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 241"
        ],
        [
          "4.34",
          "Write Pattern Command",
          ""
        ],
        [
          "",
          "Due to the significant percentage of writes that contain all zeros, this new mode is being proposed for",
          ""
        ],
        [
          "",
          "inclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the",
          ""
        ],
        [
          "",
          "command can save power by not actually sending the data across the bus.",
          ""
        ],
        [
          "",
          "This new mode is operated very similar to a standard write command with the notable exceptions that it",
          ""
        ],
        [
          "",
          "has its own encoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is",
          ""
        ],
        [
          "",
          "needed, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern Mode",
          ""
        ],
        [
          "data in MR48.",
          "",
          ""
        ],
        [
          "",
          "Upon receiving the command, the DRAM device will source the input for the memory array from the",
          ""
        ],
        [
          "",
          "Write Pattern Mode Registers instead of from the DQ bits themselves. The DQ mapping across the burst is",
          ""
        ],
        [
          "",
          "shown in Table 354. The host will not send any data during this time. All timing constraints are still",
          ""
        ],
        [
          "",
          "measured from the clocks where the write command data would have been transferred. e.g., tWR is",
          ""
        ],
        [
          "",
          "measured from end of write burst to PRE as shown in Figure 126. The pattern used for this mode is",
          ""
        ],
        [
          "provided by the contents of MR48:OP[7:0]. That pattern can be all zeros, all ones, or something else, and",
          "",
          ""
        ],
        [
          "can be changed with an MRW command to MR48. The power on default for this mode register is all zeros.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 57.46951221996258
      }
    },
    {
      "page": 270,
      "source": "table",
      "content": [
        [
          "DQL6 / DQ6",
          "OP6",
          "OP6"
        ],
        [
          "DQL7 / DQ7",
          "OP7",
          "OP7"
        ],
        [
          "DQU0",
          "OP0",
          "-"
        ],
        [
          "DQU1",
          "OP1",
          "-"
        ],
        [
          "DQU2",
          "OP2",
          "-"
        ],
        [
          "DQU3",
          "OP3",
          "-"
        ],
        [
          "DQU4",
          "OP4",
          "-"
        ],
        [
          "DQU0",
          "OP5",
          "-"
        ],
        [
          "DQU6",
          "OP6",
          "-"
        ],
        [
          "DQU7",
          "OP7",
          "-"
        ],
        [
          "DML_n / DM_n",
          "INVALID",
          "INVALID"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 270,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 355 — Write Pattern DQ Output Mapping",
          "",
          ""
        ],
        [
          "SDRAM CONFIG",
          "BL16 x16",
          "BL16 x8",
          "BL16 x4",
          "BL32 x4"
        ],
        [
          "UI",
          "0-15",
          "0-15",
          "0-15",
          "0-31"
        ],
        [
          "DQL0 / DQ0",
          "OP0",
          "OP0",
          "OP0",
          "OP0"
        ],
        [
          "DQL1 / DQ1",
          "OP1",
          "OP1",
          "OP1",
          "OP1"
        ],
        [
          "DQL2 / DQ2",
          "OP2",
          "OP2",
          "OP2",
          "OP2"
        ],
        [
          "DQL3 / DQ3",
          "OP3",
          "OP3",
          "OP3",
          "OP3"
        ],
        [
          "DQL4 / DQ4",
          "OP4",
          "OP4",
          "-",
          ""
        ],
        [
          "DQL5 / DQ5",
          "OP5",
          "OP5",
          "-",
          ""
        ],
        [
          "DQL6 / DQ6",
          "OP6",
          "OP6",
          "-",
          ""
        ],
        [
          "DQL7 / DQ7",
          "OP7",
          "OP7",
          "-",
          ""
        ],
        [
          "DQU0",
          "OP0",
          "-",
          "-",
          ""
        ],
        [
          "DQU1",
          "OP1",
          "-",
          "-",
          ""
        ],
        [
          "DQU2",
          "OP2",
          "-",
          "-",
          ""
        ],
        [
          "DQU3",
          "OP3",
          "-",
          "-",
          ""
        ],
        [
          "DQU4",
          "OP4",
          "-",
          "-",
          ""
        ],
        [
          "DQU0",
          "OP5",
          "-",
          "-",
          ""
        ],
        [
          "DQU6",
          "OP6",
          "-",
          "-",
          ""
        ],
        [
          "DQU7",
          "OP7",
          "-",
          "-",
          ""
        ],
        [
          "DML_n / DM_n",
          "INVALID",
          "INVALID",
          "-",
          ""
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 99.30588605287384
      }
    },
    {
      "page": 270,
      "source": "table",
      "content": [
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "",
          "t 4\nt a\nt a+1",
          "t a+2",
          "t a+3",
          "t b",
          "t b+1",
          "t b+2\nt c\nt c+1",
          "t c+2",
          "t c+3",
          "t c+4",
          "t d",
          "t d+1",
          "t d+2",
          "te",
          "te+1\nte+2\nte+3\nte+4\nte+5\nte+6\nte+7",
          "te+8\nte+9"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BA,BG,",
          "WR_P,",
          "",
          "",
          "",
          "BA,BG,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BL",
          "C,AP",
          "",
          "",
          "",
          "BL",
          "C,AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "8 CLKs",
          "tWR"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "t",
          "CCD_L_WR1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Used for Write Pattern Command",
          "tWTR"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "t",
          "CCD_L_WR2¹",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE",
          "DES",
          "DES",
          "DES",
          "DES",
          "WRP",
          "DES",
          "DES",
          "DES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES DES"
        ],
        [
          "D0 R0 CS_0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R1 CS_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "t WPST",
          "",
          "",
          "No Data sent during this time but normal WL timings persist",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2\nD13",
          "D14 D15",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rank 0 DQ",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rank 1 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "ODTLon_WR\nt",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ODT returns to default state, RTT_PARK shown as example",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "",
          "RTT_WR",
          "",
          "",
          "",
          "trans",
          "",
          ""
        ],
        [
          "D0 R0 RTT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ODTLoff_WR\nt",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "ODTLon_WR_NT\nt",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R1 RTT",
          "",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "trans",
          "",
          "",
          "RTT_NOM_WR",
          "",
          "",
          "",
          "trans",
          "RTT_PARK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ODTLoff_WR_NT\nt",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 28,
        "cols": 21,
        "flavor": "stream",
        "accuracy": 92.67812904079918
      }
    },
    {
      "page": 271,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 243"
        ],
        [
          "4.35",
          "On-Die ECC",
          ""
        ],
        [
          "",
          "DDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity",
          ""
        ],
        [
          "",
          "within the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits.",
          ""
        ],
        [
          "",
          "For a x4 DDR5 device, internal prefetch for on-die ECC is 128 bits even though a x4 is a 64-bit prefetch",
          ""
        ],
        [
          "",
          "device. For each read or write transaction in a x4 device, an additional section of the DRAM array is",
          ""
        ],
        [
          "",
          "accessed internally to provide the required additional 64 bits used in the 128-bit ECC computation. In other",
          ""
        ],
        [
          "",
          "words, in a x4 device, each 8-bit ECC Check Bit word is tied to two 64-bit sections of the DRAM. In the",
          ""
        ],
        [
          "",
          "case of a x8 device, no extra prefetch is required, as the prefetch is the same as the external transfer size.",
          ""
        ],
        [
          "",
          "For a x16 device, two 128-bit data words and their corresponding 8 check bits are fetched from different",
          ""
        ],
        [
          "",
          "internal banks (same external bank address). Each 128 Data bits and the corresponding 8 check bits are",
          ""
        ],
        [
          "checked separately and in parallel.",
          "",
          ""
        ],
        [
          "",
          "On reads, the DRAM corrects any single-bit errors before returning the data to the memory controller. The",
          ""
        ],
        [
          "",
          "DRAM shall not write the corrected data back to the array during a read cycle.",
          ""
        ],
        [
          "",
          "On writes, the DRAM computes ECC and writes data and ECC bits to the array. If the external data",
          ""
        ],
        [
          "",
          "transfer size is smaller than the 128 data bits code word (x4 devices), then DRAM will have to perform an",
          ""
        ],
        [
          "",
          "internal 'read-modify-write' operation. The DRAM will correct any single-bit errors that result from the",
          ""
        ],
        [
          "",
          "internal read before merging the incoming write data and then re-compute 8 ECC Check bits before writing",
          ""
        ],
        [
          "",
          "data and ECC bits to the array. In the case of a x8 and x16 DDR5, no internal read is required.",
          ""
        ],
        [
          "",
          "For a x16 device, two 136-bit code words are read from two internal banks (same external bank address),",
          ""
        ],
        [
          "",
          "one code word is mapped to DQ[0:7] and the other code word is mapped to DQ[8:15].",
          ""
        ],
        [
          "4.35.1   SEC Overview",
          "",
          ""
        ],
        [
          "",
          "The ECC blocks show in Figure 127 are the ECC Check Bit Generator, Syndrome Generator, Syndrome",
          ""
        ],
        [
          "Decode and Correction. The Check Bit Generator and Syndrome Generator blocks are fully specified by",
          "",
          ""
        ],
        [
          "the H matrix.",
          "",
          ""
        ],
        [
          "The Syndrome Decode block executes the following functions:",
          "",
          ""
        ],
        [
          "Zero Syndrome => No Error",
          "",
          ""
        ],
        [
          "Non-Zero Syndrome matches one of the columns of the H matrix => Flip Corresponding bit",
          "",
          ""
        ],
        [
          "Non-Zero Syndrome that does not match any of the columns in the H matrix => DUE",
          "",
          ""
        ],
        [
          "DUE: Detected Uncorrected",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 44.1566412545153
      }
    },
    {
      "page": 272,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 244",
          ""
        ],
        [
          "4.36",
          "DDR5 ECC Transparency and Error Scrub"
        ],
        [
          "DDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with",
          ""
        ],
        [
          "an error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct",
          ""
        ],
        [
          "single bit errors, and write back corrected data bits to the array (scrub errors) while providing transparency",
          ""
        ],
        [
          "to error counts. It is recommended that a full error scrub of the DRAM is performed a minimum of once",
          ""
        ],
        [
          "every 24 hours.",
          ""
        ],
        [
          "There are two options for ECS mode, set via Mode Register. The Manual ECS mode (MR14:OP[7] = 1B)",
          ""
        ],
        [
          "allows for ECS operations via the Multi-Purpose Command. The Automatic ECS mode (MR14:OP[7] =",
          ""
        ],
        [
          "0B, default setting) allows for the ECS to run internal to the DRAM.",
          ""
        ],
        [
          "The ECS feature is available on all device configurations.",
          ""
        ],
        [
          "ECS mode implements two counters to track ECC code word errors detected during operation: Error",
          ""
        ],
        [
          "Counter (EC) and Errors per Row Counter (EpRC). The EC defaults to counting rows with errors;",
          ""
        ],
        [
          "however, it may also be configured to count code words with errors. In row mode (default), the EC tracks",
          ""
        ],
        [
          "the number of rows that have at least one code word error detected subject to a threshold filter. In the code",
          ""
        ],
        [
          "word mode, the EC tracks the total number of code word errors, also subject to the threshold filter. The",
          ""
        ],
        [
          "second counter, EpRC, tracks the error count of the row with the largest number of code word errors along",
          ""
        ],
        [
          "with the address of that row. EpRC error reporting is also subject to a separate threshold filter. A general",
          ""
        ],
        [
          "",
          "functional block diagram example of the ECS Mode operation is shown in Figure 128 while the ECC Error"
        ],
        [
          "Checking and Scrub mode, Mode Register (MR14), is shown in Table 356.",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 24.825999183003027
      }
    },
    {
      "page": 273,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 245"
        ],
        [
          "4.36.1   Mode Register and DRAM Initialization Prior to ECS Mode Operation"
        ],
        [
          "The ECC Transparency and Error Scrub counters are set to zero and the internal ECS Address Counters are"
        ],
        [
          "initialized either by a RESET or by manually writing a 1 to MR14 OP[6]. If manual reset via mode register"
        ],
        [
          "is utilized, mode register bit MR14 OP[6] shall be written back to a 0 before a subsequent reset can be"
        ],
        [
          "applied."
        ],
        [
          "ECS mode selections, MR15 OP[3], Automatic ECS in Self-Refresh, MR14 OP[7], Manual/Automatic"
        ],
        [
          "ECS Mode, and MR14 OP[5], row/code word mode shall be programmed during DRAM initialization and"
        ],
        [
          "shall not be changed once the first ECS operation occurs unless followed by issuing a RESET or setting"
        ],
        [
          "MR14 OP[6]=1B, otherwise an unknown operation could result during subsequent ECS operations."
        ],
        [
          "Manual ECS mode is enabled by MR14 OP[7] = 1B. A manual ECS operation requires an MPC command"
        ],
        [
          "with OP[7:0]=0000 1100B."
        ],
        [
          "The DRAM must have all array bits written to prior to executing ECS operations to avoid generating false"
        ],
        [
          "failures."
        ],
        [
          "4.36.2   ECS Operation"
        ],
        [
          "All banks shall be precharged and in an idle state prior to executing a manual ECS operation."
        ],
        [
          "Executing a manual ECS operation, MPC command with OP[7:0]=0000 1100B, generates the following"
        ],
        [
          "internally self-timed command sequence: ACTRDWRPRE. ECS operation timing is shown in"
        ],
        [
          "Figure 129."
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 273,
      "source": "table",
      "content": [
        [
          "",
          "t0",
          "t1",
          "t2",
          "t3",
          "ta",
          "ta+1",
          "t\nt\nt\nta+2\ntb\nc+3\nta+3\ntb+1\ntb+2\nb+3\ntc\ntc+1\nc+2\ntd\ntd+1\ntd+2\ntd+3\nte\nte+1"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "OP",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "0000",
          "VALID",
          "VALID",
          "VALID",
          "",
          "",
          "VALID"
        ],
        [
          "",
          "1100",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "MPC",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES DES DES DES DES DES DES DES DES DES DES DES DES DES DES CMD"
        ],
        [
          "CS0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tMPC_Delay",
          "",
          "",
          "",
          "tRCD\nWL + tWR\ntRP + ntCK"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.09139561485844
      }
    },
    {
      "page": 274,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 246",
          ""
        ],
        [
          "4.36.2   ECS Operation (Cont’d)",
          ""
        ],
        [
          "Executing a manual ECS operation by an MPC command with OP[7:0]=0000 1100B will issue an",
          ""
        ],
        [
          "internally timed ACT command row activation based on the internal ECS Address Counters' row address,",
          ""
        ],
        [
          "tMPC_Delay after the MPC command. The ACT command is to be followed by a WR command tRCD later.",
          ""
        ],
        [
          "The WR command will perform an internal Read-Modify-Write cycle on the code word determined by the",
          ""
        ],
        [
          "internal ECS Address Counters' column address.",
          ""
        ],
        [
          "The internal Read-Modify-Write cycle will:",
          ""
        ],
        [
          "1",
          "Read the entire code word (128 data bits and 8 check bits) from the array"
        ],
        [
          "2",
          "Correct a single bit error in the code word or check bits, if an error is detected"
        ],
        [
          "3 Write the resultant code word back to the DRAM array",
          ""
        ],
        [
          "The WR command is followed by a PRE command WL + tWR later. The PRE command will automatically",
          ""
        ],
        [
          "re-enable the DRAM's I/Os and address inputs, and it will return the DRAM to idle mode tRP + ntCK later,",
          ""
        ],
        [
          "after tECSc is satisfied.",
          ""
        ],
        [
          "",
          "For each ECS operation, ECS Address Counters increment the column address after each internal ECS WR"
        ],
        [
          "command such that the next code word and check bits are selected. Once the column counter wraps (all",
          ""
        ],
        [
          "code words and check bits on the row have been accessed), the row counter will increment until all code",
          ""
        ],
        [
          "words on each of the rows within a bank are accessed. When the row counter wraps (all rows within the",
          ""
        ],
        [
          "bank have been accessed), the bank counter will increment and the next bank within a bank group will",
          ""
        ],
        [
          "",
          "repeat the process of accessing each code word. When the bank counter wraps, the bank group counter will"
        ],
        [
          "increment and the next bank group will repeat the process of accessing each code word, until all bank",
          ""
        ],
        [
          "groups within the DRAM have been accessed.",
          ""
        ],
        [
          "After all the code words within the DRAM are read, corrected, and written once, the bank group counter",
          ""
        ],
        [
          "will wrap and the process begins again with the next manual ECS operation. The total number of manual",
          ""
        ],
        [
          "ECS operations required to complete one cycle of Error Check and Scrub is density and configuration",
          ""
        ],
        [
          "dependent, as listed in Table 358. The DRAM controller shall track the number of manual ECS operations",
          ""
        ],
        [
          "to complete a full scrub of that device.",
          ""
        ]
      ],
      "meta": {
        "rows": 28,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 23.310426247754254
      }
    },
    {
      "page": 275,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 247"
        ],
        [
          "4.36.2   ECS Operation (Cont’d)"
        ],
        [
          "In order for the DDR5 SDRAM to perform automatic ECS operations when in Automatic ECS Mode, the"
        ],
        [
          "host needs to issue periodic REFab commands or periodically enter Self Refresh mode. The maximum"
        ],
        [
          "spacing between REFab commands or Self Refresh entry for the DRAM to complete the automatic scrub"
        ],
        [
          "within the recommended 24 hours is tECSint. Meeting this REFab/Self-Refresh requirement allows the"
        ],
        [
          "DRAM to perform the automatic ECS operations without placing additional restrictions on refresh mode"
        ],
        [
          "usage, i.e., all bank/same bank refresh or normal/FGR mode refresh, while in Automatic ECS mode."
        ],
        [
          "REFab commands issued in excess of required by the DRAM for automatic ECS operations (one per tECSint)"
        ],
        [
          "may be used by the DRAM for normal refresh operation. Issuing multiple REF commands shall not exceed"
        ],
        [
          "the total number allowed within a 1 x tREFI window, as described in the Refresh Operation Scheduling"
        ],
        [
          "Flexibility section of the spec."
        ],
        [
          "When in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the"
        ],
        [
          "DRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is"
        ],
        [
          "completed and the transparency registers (MR16-20) are updated within the recommended 24-hour period."
        ],
        [
          "The DRAM is required to perform automatic ECS operations while in Self Refresh mode if Automatic"
        ],
        [
          "ECS is enabled by MR14 OP[7]=0B or Automatic ECS in Self-Refresh is enabled by MR15 OP[3]=1B, to"
        ],
        [
          "meet the Average Periodic ECS Interval timings. However, some variation in the DRAM scrubbing rate"
        ],
        [
          "may be encountered while in Self Refresh since the DRAM will need to sync the internal operations to an"
        ],
        [
          "internal oscillator frequency. Entering and exiting Self Refresh will not reset the ECS transparency"
        ],
        [
          "counters/registers. Interval timing for the maximum spacing between REFab commands or another Self"
        ],
        [
          "Refresh entry is allowed to restart upon Self Refresh exit.ECS Threshold Filter"
        ],
        [
          "The ECC Transparency and Error Scrub scheme incorporates a user programmable ECS Threshold Filter"
        ],
        [
          "that masks error counts less than the programmed filter value. The value is set using MR15 as listed in"
        ],
        [
          "Table 360. The default MR15 setting is 256 fails per Gb of memory cells (OP[2:0] = 011B)."
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999994
      }
    },
    {
      "page": 275,
      "source": "table",
      "content": [
        [
          "Table 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Automatic ECS in Self-Refresh",
          ""
        ],
        [
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]\nOP[1]"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 000B = 4"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 001B = 16"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 010B = 64"
        ],
        [
          "",
          "",
          "Automatic ECS",
          "OP[2:0]: 011B = 256 (Default)"
        ],
        [
          "RFU",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "in Self-Refresh",
          "OP[2:0]: 100B = 1024"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 101B = 4096"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 110B = RFU"
        ],
        [
          "",
          "",
          "",
          "OP[2:0]: 111B = RFU"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 93.40852296318889
      }
    },
    {
      "page": 276,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 248"
        ],
        [
          "4.36.3   ECS Error Tracking"
        ],
        [
          "The type of error tracking provided by the ECC Transparency and Error Scrub is selectable using MR14"
        ],
        [
          "OP[5], which can track either the number of rows (default) or code words with errors using the Error"
        ],
        [
          "Counter. The row or code word error count will be tracked and written to MR20 register. MR14 OP[5] is"
        ],
        [
          "programmed during DRAM initialization and should not be changed once the first ECS command has been"
        ],
        [
          "issued, otherwise an unknown operation could result. If MR14 OP[5] is changed without powering down, a"
        ],
        [
          "MR14 OP[6] reset shall be issued prior to subsequent ECS commands to reinitialize the counters."
        ],
        [
          "When the ECC row count mode is selected, the Error Counter (EC) increments each time a row with check"
        ],
        [
          "bit errors is detected. After all rows, in all banks, in all bank groups have ECS operations performed, the"
        ],
        [
          "result of the Error Counter is loaded into MR20, subject to error threshold reporting. The EC is reset after"
        ],
        [
          "the value has been transferred to the mode register."
        ],
        [
          "MR20 is shown in Table 361. EC[7:0] indicate error counts within a range. EC0 is set to “1” if EC0min (the"
        ],
        [
          "ETC set by MR15) has been reached, but the fail count is less than or equal to EC0max = 2 * ETC *"
        ],
        [
          "Density(Gb) - 1. Likewise, the min values of EC[7:1] are defined as EC[x]min = ETC * Density(Gb) * 2x,"
        ],
        [
          "and max values are defined as EC[x]max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max,"
        ],
        [
          "which is unlimited. The corresponding bit will be set if the error count is within the required range."
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 277,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 249"
        ],
        [
          "4.36.3   ECS Error Tracking (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 362 — MR16–MR19 Address of Row with Max Errors and Error Count",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "OP[7]",
          "OP[6]",
          "OP[5]",
          "OP[4]",
          "OP[3]",
          "OP[2]",
          "OP[1]",
          "OP[0]"
        ],
        [
          "MR16",
          "R7",
          "R6",
          "R5",
          "R4",
          "R3",
          "R2",
          "R1",
          "R0"
        ],
        [
          "MR17",
          "R15",
          "R14",
          "R13",
          "R12",
          "R11",
          "R10",
          "R9",
          "R8"
        ],
        [
          "MR18",
          "RFU",
          "BG2",
          "BG1",
          "BG0",
          "BA1",
          "BA0",
          "R17",
          "R16"
        ],
        [
          "MR19",
          "RFU",
          "RFU",
          "REC5",
          "REC4",
          "REC3",
          "REC2",
          "REC1",
          "REC0"
        ],
        [
          "",
          "",
          "",
          "Table 363 — Row Error Threshold Count (RETC)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Error Count",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 94.54843100196994
      }
    },
    {
      "page": 278,
      "source": "table",
      "content": [
        [
          "Table 364 shows error detection coverage of DDR5 CRC.",
          ""
        ],
        [
          "Table 364 — Error Detection Details",
          ""
        ],
        [
          "Error Type",
          "Detection Capability"
        ],
        [
          "Random Single Bit Error",
          "100%"
        ],
        [
          "Random Double Bit Error",
          "100%"
        ],
        [
          "Random Odd Count Error",
          "100%"
        ],
        [
          "Random Multi-Bit Error within Two adjacent Transfers",
          "100%"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.42120751650384
      }
    },
    {
      "page": 278,
      "source": "table",
      "content": [
        [
          "begin"
        ],
        [
          "D = Data"
        ],
        [
          "; N\newCRC[0] = D[63] ^ D[60] ^"
        ],
        [
          "D[56] ^ D[54] ^ D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^"
        ],
        [
          "D[45] ^ D[43] ^ D[40] ^ D[39] ^ D[35] ^ D[34] ^ D[31] ^"
        ],
        [
          "D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^ D[16] ^"
        ],
        [
          "D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ;"
        ],
        [
          "NewCRC[1] = D[63] ^ D[61] ^ D[60] ^ D[57] ^"
        ],
        [
          "D[56] ^ D[55] ^ D[52] ^ D[51] ^ D[48] ^ D[46] ^ D[45] ^"
        ],
        [
          "D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[32] ^"
        ],
        [
          "D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^"
        ],
        [
          "D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^"
        ],
        [
          "D[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0];"
        ],
        [
          "NewCRC[2] = D[63] ^ D[62] ^ D[61] ^ D[60] ^"
        ],
        [
          "D[58] ^ D[57] ^ D[54] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^"
        ],
        [
          "D[44] ^ D[43] ^ D[42] ^ D[39] ^ D[37] ^ D[34] ^ D[33] ^"
        ],
        [
          "D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^"
        ],
        [
          "D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0];"
        ],
        [
          "NewCRC[3] = D[63] ^ D[62] ^ D[61] ^ D[59] ^"
        ],
        [
          "D[58] ^ D[55] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 279,
      "source": "table",
      "content": [
        [
          "4.37.1   CRC Polynomial and Logic Equation (Cont’d)"
        ],
        [
          "D[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^"
        ],
        [
          "D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^"
        ],
        [
          "D[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];"
        ],
        [
          "NewCRC[4] = D[63] ^ D[62] ^ D[60] ^"
        ],
        [
          "D[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^"
        ],
        [
          "D[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ^ D[31] ^"
        ],
        [
          "D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^ D[15] ^"
        ],
        [
          "D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2];"
        ],
        [
          "NewCRC[5] = D[63] ^ D[61] ^ D[60] ^"
        ],
        [
          "D[57] ^ D[53] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^"
        ],
        [
          "D[45] ^ D[42] ^ D[40] ^ D[37] ^ D[36] ^ D[32] ^ D[31] ^"
        ],
        [
          "D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^ D[15] ^"
        ],
        [
          "D[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3];"
        ],
        [
          "NewCRC[6] = D[62] ^ D[61] ^ D[58] ^"
        ],
        [
          "D[54] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[46] ^"
        ],
        [
          "D[43] ^ D[41] ^ D[38] ^ D[37] ^ D[33] ^ D[32] ^ D[29] ^"
        ],
        [
          "D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^ D[14] ^"
        ],
        [
          "D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4];"
        ],
        [
          "NewCRC[7] = D[63] ^ D[62] ^ D[59] ^"
        ],
        [
          "D[55] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^"
        ],
        [
          "D[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^"
        ],
        [
          "D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^"
        ],
        [
          "D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];"
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000003
      }
    },
    {
      "page": 279,
      "source": "table",
      "content": [
        [
          "",
          "Figure 130 shows detailed bit mapping for a x4 device. This bit mapping is common between write and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "read CRC operations.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Transfer",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15",
          "16\n17"
        ],
        [
          "DQ0",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ1",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ2",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ3",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 97.8931699264619
      }
    },
    {
      "page": 280,
      "source": "table",
      "content": [
        [
          "read CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "protect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Transfer",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15",
          "16\n17"
        ],
        [
          "DQ0",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ1",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ2",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ3",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ],
        [
          "DQ4",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ5",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ6",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ7",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 98.61005974086385
      }
    },
    {
      "page": 280,
      "source": "table",
      "content": [
        [
          "read CRC operations. x16 devices have four DQ nibbles and each DQ nibble has its own eight CRC bits to",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "protect 64 data bits. Therefore, a x16 device will have four identical CRC trees implemented.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Transfer",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15",
          "16\n17"
        ],
        [
          "DQ0",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ1",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ2",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ3",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ],
        [
          "DQ4",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ5",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ6",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ7",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ],
        [
          "DQ8",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ9",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ10",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ11",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ],
        [
          "DQ12",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "d32",
          "d36",
          "d40",
          "d44",
          "d48",
          "d52",
          "d56",
          "d60",
          "CRC0 CRC4"
        ],
        [
          "DQ13",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "d33",
          "d37",
          "d41",
          "d45",
          "d49",
          "d53",
          "d57",
          "d61",
          "CRC1 CRC5"
        ],
        [
          "DQ14",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "d34",
          "d38",
          "d42",
          "d46",
          "d50",
          "d54",
          "d58",
          "d62",
          "CRC2 CRC6"
        ],
        [
          "DQ15",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "d35",
          "d39",
          "d43",
          "d47",
          "d51",
          "d55",
          "d59",
          "d63",
          "CRC3 CRC7"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.26029561149821
      }
    },
    {
      "page": 281,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 253"
        ],
        [
          "4.37.5   Write CRC for x4, x8 and x16 Devices"
        ],
        [
          "The controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to"
        ],
        [
          "Section 4.37.4."
        ],
        [
          "Write CRC function can be enabled or disabled per each nibble independently in x8 device. There are two"
        ],
        [
          "separate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two"
        ],
        [
          "write CRC enable bits is set to ‘1’ in x8, the timings of write CRC enable mode is applied to the entire"
        ],
        [
          "device (i.e., both nibbles). When write CRC is enable in one nibble and disabled in the other nibble in x8,"
        ],
        [
          "then the DRAM does not check CRC errors on the disabled nibble, and hence the ALERT_n signal and any"
        ],
        [
          "internal status bit related to CRC error is not impacted by the disabled nibble."
        ],
        [
          "In case of x4 or x16, only one of two write CRC enable bit is used as defined in the MR table (Figure"
        ],
        [
          "TBD). The unused write CRC enable bit is don’t care in x4 and x16, i.e., MR50 OP[2] is set to low for x4"
        ],
        [
          "and x16 devices."
        ],
        [
          "The DRAM checks for an error in received code words per each write CRC enabled nibble by comparing"
        ],
        [
          "the received checksum against the computed checksum and reports errors using the ALERT_n signal if"
        ],
        [
          "there is a mismatch in any of nibbles."
        ],
        [
          "DRAM can write data to the DRAM core without waiting for CRC check for full writes. If bad data is"
        ],
        [
          "written to the DRAM core then controller will retry the transaction and overwrite the bad data. Controller"
        ],
        [
          "is responsible for data coherency."
        ],
        [
          "There is no write latency adder when write CRC is enabled."
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 282,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 254"
        ],
        [
          "4.37.6   Write CRC Auto-Disable"
        ],
        [
          "Write CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit"
        ],
        [
          "MR50:OP[4] to ‘1’. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC"
        ],
        [
          "error occurrences per device, regardless of configuration (x4, x8 or x16). When the number of Write CRC"
        ],
        [
          "errors exceeds the Write CRC Auto-Disable Threshold (between 0 and 127) as programmed in"
        ],
        [
          "MR51:OP[6:0], the DDR5 SDRAM disables Write CRC error checking of all nibbles and sets the Write"
        ],
        [
          "CRC auto-disable status bit MR50:OP[5] to ‘1’. To exceed the Write CRC Auto-Disable Threshold, the"
        ],
        [
          "number of Write CRC errors must occur within the Write CRC Auto-Disable Window described herein."
        ],
        [
          "Unless the Write CRC auto-disable status bit is set, the Write CRC error counter is reset after the"
        ],
        [
          "predetermined number of writes between 0 and 127, where 0 means an infinite window, as programmed in"
        ],
        [
          "MR52:OP[6:0], so that the Write CRC error count will accumulate during each Write CRC Auto-Disable"
        ],
        [
          "Window. Once the Write CRC auto-disable status bit is set, the write CRC error checking is not re-enabled"
        ],
        [
          "at the end of the Write CRC Auto-Disable Window, even though the Write CRC error counter is reset"
        ],
        [
          "below the threshold value."
        ],
        [
          "Write CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit"
        ],
        [
          "MR50:OP[5] to ‘0’. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable"
        ],
        [
          "Window."
        ],
        [
          "Prior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write"
        ],
        [
          "CRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC"
        ],
        [
          "Auto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or"
        ],
        [
          "MR52, Write CRC Auto-Disable mode can be (re)enabled, MR50:OP[4]=1. Disabling the Write CRC"
        ],
        [
          "Auto-Disable mode, if enabled, will reset the DRAM’s Write CRC error counter and restart the Write CRC"
        ],
        [
          "Auto-Disable Window. However, if the Write CRC auto-disable status bit had previously been set to ‘1’,"
        ],
        [
          "MR50:OP[5]=1, the host is required to set MR50:OP[5]=0 to resume error counting."
        ],
        [
          "Changes to the Write CRC auto-disable threshold (MR51) and window (MR52) settings are only allowed"
        ],
        [
          "when the CRC Write auto-disable mode is disabled (MR50[4]=0)."
        ],
        [
          "If the CRC auto-disable threshold is reached and the DDR5 SDRAM was already driving ALERT_n to low"
        ],
        [
          "due to the current or a previous Write CRC error, then ALERT_n may be released upon satisfying"
        ],
        [
          "CRC_ALERT_PW_min."
        ],
        [
          "When Write CRC auto-disable mode is disabled, MR50:OP[4] = 0, Write CRC error counters may remain"
        ],
        [
          "at reset values even if Write CRC errors occur."
        ]
      ],
      "meta": {
        "rows": 33,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 283,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 255"
        ],
        [
          "4.37.7   Read CRC for x4, x8 and x16 Devices"
        ],
        [
          "The DDR5 SDRAM generates the CRC checksum and forms the read data frames as shown in"
        ],
        [
          "Section 4.37.2 to Section 4.37.4. The controller can check for an error in received code words per nibble"
        ],
        [
          "by comparing the received checksum against the computed checksum and if there is a mismatch in any of"
        ],
        [
          "nibbles then controller may retry the transaction."
        ],
        [
          "Read latency adder when read CRC is enabled depends on data rate as shown in Table 365."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 284,
      "source": "table",
      "content": [
        [
          "4.37.9   Write CRC Error Handling (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10\nt a",
          "t a+1",
          "t a+2\nt a+3\nt a+4\nt a+5\nt a+6",
          "t a+7",
          "t a+8",
          "t b",
          "t b+1",
          "t b+2",
          "tb+3",
          "tb+4\ntb+5\ntb+6",
          "tb+7",
          "tb+8",
          "tb+9",
          "tb+10",
          "tb+11",
          "tb+12"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "D0",
          "D1\nD2",
          "D3 D12 D13 D14 D15 CRC CRC",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(BL16)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CRC_ALERT_PW(max)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCRC_ALERT",
          "",
          "CRC_ALERT_PW(min)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Alert_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(BL16)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 6",
          "t 7",
          "t 8",
          "t 9",
          "t 10\nt 11",
          "t 12",
          "t 13\nt 14\nt 15\nt 16\nt 17",
          "t 18",
          "t 19",
          "t a",
          "t a+1",
          "t a+2",
          "ta+3",
          "ta+4\nta+5\nta+6",
          "ta+7",
          "ta+8",
          "ta+9",
          "tb",
          "tb+1",
          "tb+2"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "D0",
          "D1\nD2",
          "D3 D12 D13 D14 D15 CRC CRC",
          "",
          "",
          "D16 D17 D18 D19",
          "",
          "D20 D21 D22 D23 D24 D25 D26 D27",
          "D28 D29 D30 D31 CRC CRC",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(BL32)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "CRC_ALERT_PW(max)",
          "",
          "",
          "",
          "",
          "",
          "",
          "CRC_ALERT_PW(max)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCRC_ALERT",
          "",
          "CRC_ALERT_PW(min)",
          "",
          "",
          "tCRC_ALERT",
          "",
          "",
          "CRC_ALERT_PW(min)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Alert_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "(BL32)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 23,
        "flavor": "stream",
        "accuracy": 93.82102462483972
      }
    },
    {
      "page": 285,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Transfer",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0",
          "1",
          "2",
          "3",
          "4",
          "5",
          "6",
          "7",
          "8",
          "9",
          "10",
          "11",
          "12",
          "13",
          "14",
          "15",
          "16\n17"
        ],
        [
          "DQ0",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC0 CRC4"
        ],
        [
          "DQ1",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC1 CRC5"
        ],
        [
          "DQ2",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC2 CRC6"
        ],
        [
          "DQ3",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC3 CRC7"
        ],
        [
          "DQ4",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC0 CRC4"
        ],
        [
          "DQ5",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC1 CRC5"
        ],
        [
          "DQ6",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC2 CRC6"
        ],
        [
          "DQ7",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC3 CRC7"
        ],
        [
          "",
          "",
          "",
          "",
          "Figure 135 — CRC Bit Mapping in BC8 Modes for x8 Device",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 99.13747595036347
      }
    },
    {
      "page": 285,
      "source": "table",
      "content": [
        [
          "DQ6",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC2 CRC6"
        ],
        [
          "DQ7",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC3 CRC7"
        ],
        [
          "DQ8",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC0 CRC4"
        ],
        [
          "DQ9",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC1 CRC5"
        ],
        [
          "DQ10",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC2 CRC6"
        ],
        [
          "DQ11",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC3 CRC7"
        ],
        [
          "DQ12",
          "d0",
          "d4",
          "d8",
          "d12",
          "d16",
          "d20",
          "d24",
          "d28",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC0 CRC4"
        ],
        [
          "DQ13",
          "d1",
          "d5",
          "d9",
          "d13",
          "d17",
          "d21",
          "d25",
          "d29",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC1 CRC5"
        ],
        [
          "DQ14",
          "d2",
          "d6",
          "d10",
          "d14",
          "d18",
          "d22",
          "d26",
          "d30",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC2 CRC6"
        ],
        [
          "DQ15",
          "d3",
          "d7",
          "d11",
          "d15",
          "d19",
          "d23",
          "d27",
          "d31",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "1",
          "CRC3 CRC7"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 18,
        "flavor": "stream",
        "accuracy": 100.00000000000023
      }
    },
    {
      "page": 286,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 258",
          ""
        ],
        [
          "4.38",
          "Loopback"
        ],
        [
          "With Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple",
          ""
        ],
        [
          "purposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just",
          ""
        ],
        [
          "sent to the DRAM without having to store the data in the DRAM or use READ operations to retrieve data",
          ""
        ],
        [
          "sent to the DRAM. Loopback in DDR5 DRAM requires that the data be sent to the Loopback path before",
          ""
        ],
        [
          "sending it to the core so no READ/WRITE commands are required for Loopback to be operational. There",
          ""
        ],
        [
          "are also inherent limitations when characterizing the receiver using statistical analysis methods such as Bit",
          ""
        ],
        [
          "Error Rate (BER) analysis. At BER=1E-16, for example, (1) there is not enough memory depth in the",
          ""
        ],
        [
          "DRAM to store all the 1E+16 data; (2) the amount of time to perform multiple WRITE/READ commands",
          ""
        ],
        [
          "to/from the memory is prohibitively long; (3) since the amount of time involved performing these",
          ""
        ],
        [
          "operations is much longer than the DRAM refresh rate interval, the host or memory controller must also",
          ""
        ],
        [
          "manage Refreshes during testing to ensure data retention; and (4) limited pattern depth means limited Inter",
          ""
        ],
        [
          "",
          "Symbol Interference (ISI) and limited Random Jitter (Rj), and, therefore, limited errors at the receiver. Use"
        ],
        [
          "of the Loopback feature is a necessity for characterizing the receiver without the limitations and",
          ""
        ],
        [
          "complexities of other traditional validation methods. Loopback can also be used during “normal”",
          ""
        ],
        [
          "operation, i.e., during training and when an operating system is loaded.",
          ""
        ],
        [
          "4.38.1   Loopback Output Definition",
          ""
        ],
        [
          "The Loopback requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended",
          ""
        ],
        [
          "Loopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1",
          ""
        ],
        [
          "for LBDQ.",
          ""
        ],
        [
          "The default RTT state for Loopback is RTT_OFF, designated by MR36:OP[2:0] = 000B. In this state, both",
          ""
        ],
        [
          "the LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are",
          ""
        ],
        [
          "connected together and the “end” device needs termination, there is an RZQ/5 (48ohms) option available",
          ""
        ],
        [
          "by setting MR36:OP[2:0] = 101B.",
          ""
        ],
        [
          "Selecting a Loopback Select Phase A(MR53:OP[6:5]=00B) and Output value via MR53:OP[4:0] other",
          ""
        ],
        [
          "than the default, Loopback Disabled(MR53:OP[4:0]=00000B), will result in the LBDQS and LBDQ pins",
          ""
        ],
        [
          "to transition from the RTT_OFF to a DRAM Drive State.",
          ""
        ],
        [
          "Before changing the Loopback Output Select from upper byte to lower byte or vice versa, host shall set",
          ""
        ],
        [
          "Loopback Output Select to MR53:OP[4:0]=00000B to make Loopback mode be Disabled.",
          ""
        ],
        [
          "The LBDQS output will transition with the differential input crossing point of DQS_t/DQS_c for x4 and",
          ""
        ],
        [
          "x8 device configurations, plus latency. LBDQS will transition with DQSL_t/DQSL_c for x16 devices if",
          ""
        ],
        [
          "DML or a DQL is selected for output, or with DQSU_t/DQSU_c for x16 devices if DMU or a DQU is",
          ""
        ],
        [
          "selected for output. If an RFU output is selected, or if DMU or a DQU is selected on a x4 or x8 device",
          ""
        ],
        [
          "where DQSU_t/DQSU_c are not valid, LBDQS will remain in a DRAM Drive State.",
          ""
        ],
        [
          "The LBDQ output will transition with the receiver data state of the DM or DQ pin selected by",
          ""
        ],
        [
          "MR53:OP[4:0]. If an RFU output is selected, or if an invalid output for device configuration is selected,",
          ""
        ],
        [
          "the LBDQ output will remain in a DRAM Drive State.",
          ""
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 17.660996832110342
      }
    },
    {
      "page": 287,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 259"
        ],
        [
          "4.38.2  Loopback Phase"
        ],
        [
          "Due to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way"
        ],
        [
          "interleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and"
        ],
        [
          "output every 1 CK or 2 UI. Similarly, with a 4-way implementation, the DQS and selected DM/DQ will be"
        ],
        [
          "sampled and output every 2 CK or 4 UI."
        ],
        [
          "To be able to sample all bits with a 2-way or 4-way interleave implementation, the Loopback Select Phase"
        ],
        [
          "programmed in MR53:OP[6:5] allow selection of the DQS/DM/DQ phase to be output. In 2-way mode,"
        ],
        [
          "Phase A and Phase B are valid options. In 4-way mode, Phase A, Phase B, Phase C and Phase D, are valid"
        ],
        [
          "options."
        ],
        [
          "Figure 137 shows an example of a Loopback implementation for 4-way interleave x4 DRAM. This"
        ],
        [
          "example requires a divided clock to produce DQS_0, DQS_90, DQS_180 and DQS_270. Phase A through"
        ],
        [
          "D refers to the 4-bit naturally aligned bits in a data stream. The output of the DQ slicer runs at 1/4 the speed"
        ],
        [
          "as received data. In a 4-way interleave design, the data is received at full speed, but internally the data is"
        ],
        [
          "latched only at quarter speed. For example, if the input bit stream consists of A, B, C, D, then the"
        ],
        [
          "multiplexer input “A” receives data bit A and strobe DQS_0; multiplexer input “B” receives data bit B and"
        ],
        [
          "strobe DQS_90; multiplexer input “C” receives data bit C and strobe DQS_180; and multiplexer input “D”"
        ],
        [
          "receives data bit D and DQS_270."
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 287,
      "source": "table",
      "content": [
        [
          "receives data bit D and DQS_270.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DM",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQS",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQ3",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQS",
          ""
        ],
        [
          "DQS#",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "…",
          "",
          "_DQ2",
          ""
        ],
        [
          "DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQS",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "LBDQ"
        ],
        [
          "DQS_180",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "…",
          "",
          "_DQ1",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQS",
          "LBDQS"
        ],
        [
          "DQS_0",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "A",
          "",
          "Example Output"
        ],
        [
          "DQS_270",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS_0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "…",
          "",
          "",
          "_DQ0\nA0 (DQS_0)"
        ],
        [
          "DQS_90",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "B",
          "_DQ0",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS_90",
          "",
          "_DQS"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "_DQS",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "C",
          "",
          ""
        ],
        [
          "DQ[3:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "A0",
          "B0",
          "C0",
          "D0",
          "A1",
          "B1",
          "C1",
          "D1",
          "A2",
          "B2",
          "C2",
          "",
          "…",
          "DQS_180",
          "",
          ""
        ],
        [
          "DM",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "A0 (DQS_0)",
          "",
          "",
          "",
          "A1 (DQS_0)",
          "",
          "…",
          "",
          "",
          "",
          "DQS_270",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 17,
        "flavor": "stream",
        "accuracy": 96.56829281335105
      }
    },
    {
      "page": 288,
      "source": "table",
      "content": [
        [
          "4.38.3.1   Loopback Normal Output Mode (Default) (Cont’d)",
          ""
        ],
        [
          "Additional requirements for Normal Output Mode:",
          ""
        ],
        [
          "•",
          "Loopback in Normal Output mode is not supported after completing Write Leveling training with Internal Write"
        ],
        [
          "",
          "Timing mode set MR2:OP[7]=1."
        ],
        [
          "•",
          "DQS must be driven differentially low (DQS_t low, DQS_c high) prior to entry into Normal Output Mode."
        ],
        [
          "•",
          "DQS_t/DQS_c must be continuously driven during Loopback operation. (HiZ state not allowed.)"
        ],
        [
          "•",
          "Only DSEL and MRW commands applied at command pins during Normal Output Mode."
        ],
        [
          "•",
          "RESET is required to exit Loopback Normal Output Mode."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 85.18522153931987
      }
    },
    {
      "page": 288,
      "source": "table",
      "content": [
        [
          "",
          "t 1",
          "t 2",
          "t 3",
          "t 4",
          "t 5",
          "t 6",
          "t 7",
          "",
          "t a",
          "t a+1\nt a+2",
          "t a+3",
          "t a+5\nt a+4"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "MRA",
          "VALID",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "DES",
          "MRW",
          "",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES",
          "DES\nDES",
          "DES",
          "DES\nDES"
        ],
        [
          "CS_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tMRD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "",
          "RTT_Loopback",
          "",
          "",
          "",
          "",
          "",
          "tra",
          "",
          "",
          "Valid",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "",
          "RTT_Loopback",
          "",
          "",
          "",
          "",
          "",
          "tra",
          "",
          "",
          "Valid",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE",
          "",
          "TIME BREAK"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 91.23950487170767
      }
    },
    {
      "page": 288,
      "source": "table",
      "content": [
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          ""
        ],
        [
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "",
          "",
          "D13",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "D13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 30,
        "flavor": "stream",
        "accuracy": 95.83177513146674
      }
    },
    {
      "page": 288,
      "source": "table",
      "content": [
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "D0",
          "D1",
          "D2\nD3",
          "D4",
          "D5",
          "D6\nD7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "",
          "Valid",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "",
          "",
          "D13",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9\nD13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 27,
        "flavor": "stream",
        "accuracy": 99.23586473616822
      }
    },
    {
      "page": 289,
      "source": "table",
      "content": [
        [
          "4.38.3.2   Loopback Normal Output Mode Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "D0",
          "D1",
          "D2\nD3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2\nD3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "",
          "Valid",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "D13",
          "",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9\nD13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 27,
        "flavor": "stream",
        "accuracy": 98.13959684503908
      }
    },
    {
      "page": 289,
      "source": "table",
      "content": [
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "D0",
          "D1",
          "D2",
          "D3\nD4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3\nD4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "",
          "Valid",
          "",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10",
          "",
          "D14",
          "",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10\nD14"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 27,
        "flavor": "stream",
        "accuracy": 99.37605648561743
      }
    },
    {
      "page": 290,
      "source": "table",
      "content": [
        [
          "Loopback Write Burst Output Mode timing diagram examples are shown in Figures 143 through 146.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "",
          "D0",
          "D1",
          "D2\nD3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "tWPRE=2CK",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "",
          "",
          "D13",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9\nD13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 97.90240572681553
      }
    },
    {
      "page": 290,
      "source": "table",
      "content": [
        [
          "Figure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "",
          "D0",
          "D1",
          "D2",
          "D3\nD4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "tWPRE=2CK",
          "",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10",
          "",
          "",
          "",
          "D14",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10\nD14"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 97.86946114067605
      }
    },
    {
      "page": 290,
      "source": "table",
      "content": [
        [
          "Figure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "",
          "D0",
          "D1",
          "D2\nD3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "tWPRE=4CK",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9",
          "",
          "",
          "D13",
          "",
          "",
          "",
          "D1",
          "",
          "",
          "",
          "D5",
          "",
          "",
          "D9\nD13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 97.77639292104278
      }
    },
    {
      "page": 290,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Strobe Alignment WPRE=4CK Optional Example",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DM/DQ",
          "",
          "D0",
          "D1",
          "D2",
          "D3\nD4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15",
          "D0",
          "D1",
          "D2",
          "D3",
          "D4",
          "D5",
          "D6",
          "D7",
          "D8",
          "D9",
          "D10 D11",
          "D12",
          "D13",
          "D14 D15"
        ],
        [
          "",
          "",
          "tLBDLY",
          "",
          "",
          "tLBDLY",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWPRE=4CK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQS",
          "Valid",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LBDQ",
          "Valid",
          "",
          "",
          "Optional, state of DQ during\npreamble at D-2",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10",
          "",
          "",
          "",
          "D14",
          "",
          "",
          "",
          "D2",
          "",
          "",
          "D6",
          "",
          "",
          "D10\nD14"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DON'T CARE"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 29,
        "flavor": "stream",
        "accuracy": 94.78544017188366
      }
    },
    {
      "page": 291,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 263"
        ],
        [
          "4.39",
          "CA_ODT Strap Operation",
          ""
        ],
        [
          "With the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the",
          "",
          ""
        ],
        [
          "termination values per DRAM will be different depending on the configuration of DRAMs on the DIMM",
          "",
          ""
        ],
        [
          "or system board. The CA_ODT pin enables the distinction of two “sets” of CA/CS/CK ODT settings.",
          "",
          ""
        ],
        [
          "When the CA_ODT pin is strapped to a constant VSS setting on the DIMM or board, the CA/CS/CK ODT",
          "",
          ""
        ],
        [
          "settings will be referred to as “Group A”. When the CA_ODT pin is strapped to a constant VDD setting on",
          "",
          ""
        ],
        [
          "the DIMM or system board, the CA/CS/CK ODT settings will be referred to as “Group B”. Typical usage",
          "",
          ""
        ],
        [
          "would be to apply a weak termination setting to Group A devices and a stronger termination setting to",
          "",
          ""
        ],
        [
          "Group B devices, which would be at the end of the fly-by routing on the DIMM. To support these different",
          "",
          ""
        ],
        [
          "settings, two sets of MPC opcodes will be used to target either Group A or Group B devices. In addition to",
          "",
          ""
        ],
        [
          "these separate “Groups” of devices based on the CA_ODT pin, the PDA commands will also be supported.",
          "",
          ""
        ],
        [
          "However, the correct combination of the PDA Select ID and MPC opcode must be used according to the",
          "",
          ""
        ],
        [
          "CA_ODT pin value.",
          "",
          ""
        ],
        [
          "The CA_ODT pin is defined in the pinlist as shown in Table 370.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 30.20631123580422
      }
    },
    {
      "page": 292,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 264"
        ],
        [
          "4.39.1   CA/CS/CK ODT Settings"
        ],
        [
          "The following MPC opcodes will be used to set the “Group A” and “Group B” RTT_CA, RTT_CS, and"
        ],
        [
          "RTT_CK values."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 292,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 372 — MPC Opcodes"
        ],
        [
          "Function",
          "Operand",
          "Data"
        ],
        [
          "",
          "",
          "..."
        ],
        [
          "",
          "",
          "0010 0xxxB: Group A RTT_CK = xxx (See Section 3.5.34 for MR32"
        ],
        [
          "",
          "",
          "encoding)"
        ],
        [
          "",
          "",
          "0010 1xxxB: Group B RTT_CK = xxx (See Section 3.5.34 for MR32"
        ],
        [
          "",
          "",
          "encoding)"
        ],
        [
          "",
          "",
          "0011 0xxxB: Group A RTT_CS = xxx (See Section 3.5.34 for MR32"
        ],
        [
          "Initialization and",
          "",
          "encoding)"
        ],
        [
          "",
          "OP[7:0]",
          ""
        ],
        [
          "Training Modes",
          "",
          "0011 1xxxB: Group B RTT_CS = xxx (See Section 3.5.34 for MR32"
        ],
        [
          "",
          "",
          "encoding)"
        ],
        [
          "",
          "",
          "0100 0xxxB: Group A RTT_CA = xxx (See Section 3.5.35 for MR33"
        ],
        [
          "",
          "",
          "encoding)"
        ],
        [
          "",
          "",
          "0100 1xxxB: Group B RTT_CA = xxx (See Section 3.5.35 for MR33"
        ],
        [
          "",
          "",
          "encoding)"
        ],
        [
          "",
          "",
          "..."
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 293,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 265"
        ],
        [
          "4.40",
          "Duty Cycle Adjuster (DCA)",
          ""
        ],
        [
          "DDR5 SDRAM supports a mode register adjustable DCA to allow the memory controller to adjust the",
          "",
          ""
        ],
        [
          "DRAM internally generated DQS clock tree and DQ duty cycle to compensate for systemic duty cycle",
          "",
          ""
        ],
        [
          "error of all DQS and DQs.",
          "",
          ""
        ],
        [
          "The DQS DCA is located before the DQS clock tree or equivalent place. The DCA requires a locked DLL",
          "",
          ""
        ],
        [
          "state and will affect DQS and DQ duty cycle during the following operations.",
          "",
          ""
        ],
        [
          "-\nRead",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 60.329327638728486
      }
    },
    {
      "page": 294,
      "source": "table",
      "content": [
        [
          "Table 374:",
          "",
          ""
        ],
        [
          "",
          "Table 374 — DCA Range Examples (Not All Possible Combinations)",
          ""
        ],
        [
          "Global DCA Adjustment",
          "Per-Pin DCA Adjustment",
          "Total DCA Adjustment at Pin"
        ],
        [
          "DCA Step -3",
          "DCA Step -2",
          "DCA Step -5"
        ],
        [
          "DCA Step -2",
          "DCA Step +2",
          "DCA Step 0"
        ],
        [
          "DCA Step 0",
          "DCA Step +1",
          "DCA Step +1"
        ],
        [
          "DCA Step +2",
          "DCA Step -3",
          "DCA Step -1"
        ],
        [
          "DCA Step +4",
          "DCA Step +3",
          "DCA Step +7"
        ],
        [
          "DCA Step +7",
          "DCA Step +2",
          "DCA Step +9"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 97.74173929101505
      }
    },
    {
      "page": 295,
      "source": "table",
      "content": [
        [
          "",
          "0° (ICLK)"
        ],
        [
          "",
          "90° (QCLK)"
        ],
        [
          "DRAM internal clocks",
          ""
        ],
        [
          "(4‐phase)",
          ""
        ],
        [
          "",
          "180° (IBCLK)"
        ],
        [
          "",
          "270° (QBCLK)"
        ],
        [
          "",
          "DQS_c"
        ],
        [
          "",
          "DQS_t"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 295,
      "source": "table",
      "content": [
        [
          "",
          "0° (ICLK)"
        ],
        [
          "",
          "90° (QCLK)"
        ],
        [
          "DRAM internal clocks",
          ""
        ],
        [
          "(4‐phase)",
          ""
        ],
        [
          "",
          "180° (IBCLK)"
        ],
        [
          "",
          "270° (QBCLK)"
        ],
        [
          "",
          "DQS_c"
        ],
        [
          "",
          "DQS_t"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 296,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "Page 268",
          "",
          ""
        ],
        [
          "4.40.3   The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/DQS Timing (Cont’d)",
          "",
          ""
        ],
        [
          "",
          "DCA Code Increase for QBCLK",
          "DCA Code Decrease for QBCLK"
        ],
        [
          "0° (ICLK)",
          "",
          ""
        ],
        [
          "90° (QCLK)",
          "",
          ""
        ],
        [
          "DRAM internal clocks",
          "",
          ""
        ],
        [
          "(4‐phase)",
          "",
          ""
        ],
        [
          "180° (IBCLK)",
          "",
          ""
        ],
        [
          "270° (QBCLK)",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          ""
        ],
        [
          "",
          "Larger odd duty‐cycle ratio",
          "Smaller odd duty‐cycle ratio"
        ],
        [
          "",
          "Figure 151 — Relationship between DCA Code Change for QBCLK and the 4-Phase Internal",
          ""
        ],
        [
          "",
          "Clocks/DQS Waveform (Example)",
          ""
        ],
        [
          "4.40.4   The Relationship between DCA Code Change and DQs Output/DQS Timing",
          "",
          ""
        ],
        [
          "The DQS DCA code change effect to DQ Output as follows. The rising edge of DQS_t affects the even",
          "",
          ""
        ],
        [
          "data output. The falling edge of DQS_t affects to the falling edge of the odd data output.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 84.13614004754517
      }
    },
    {
      "page": 297,
      "source": "table",
      "content": [
        [
          "RFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.",
          "",
          ""
        ],
        [
          "",
          "Table 376 — Mode Register Definition for the RAA Initial Management Threshold (RAAIMT)",
          ""
        ],
        [
          "",
          "RAAIMT Value",
          "RAAIMT Value"
        ],
        [
          "MR58 OP[4:1]",
          "",
          ""
        ],
        [
          "",
          "Normal Refresh Mode",
          "FGR Refresh Mode"
        ],
        [
          "0000B-0011B",
          "RFU",
          "RFU"
        ],
        [
          "0100B",
          "32",
          "16"
        ],
        [
          "0101B",
          "40",
          "20"
        ],
        [
          "...",
          "...",
          "..."
        ],
        [
          "1001B",
          "72",
          "36"
        ],
        [
          "1010B",
          "80",
          "40"
        ],
        [
          "1011B-1111B",
          "RFU",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 95.26340243603441
      }
    },
    {
      "page": 298,
      "source": "table",
      "content": [
        [
          "4.41   Refresh Management (RFM) (Cont’d)"
        ],
        [
          "Table 377 — RAA Initial Management Threshold (RAAIMT) Command Definition"
        ],
        [
          "CA Pins"
        ],
        [
          "Abbrevi-"
        ],
        [
          "Function \nCS\nNOTES"
        ],
        [
          "ation"
        ],
        [
          "CA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13"
        ],
        [
          "CID2/"
        ],
        [
          "Refresh All\nREFab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nH\nL\nCID0\nCID1\n1, 3"
        ],
        [
          "DDPID"
        ],
        [
          "Refresh Man-\nCID2/"
        ],
        [
          "RFMab\nL\nH\nH\nL\nL\nH\nCID3\nV\nV\nV\nL\nL\nCID0\nCID1\n1"
        ],
        [
          "agement All\nDDPID"
        ],
        [
          "Refresh Same \nCID2/"
        ],
        [
          "REFsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nH\nH\nCID0\nCID1\n2, 3"
        ],
        [
          "Bank\nDDPID"
        ],
        [
          "Refresh Man-"
        ],
        [
          "CID2/"
        ],
        [
          "agement Same \nRFMsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nL\nH\nCID0\nCID1\n2"
        ],
        [
          "DDPID"
        ],
        [
          "Bank"
        ],
        [
          "NOTE 1\nThe Refresh All and Refresh Management All commands is are applied to all banks in all bank groups. CA6 and CA7 are required to"
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000013
      }
    },
    {
      "page": 298,
      "source": "table",
      "content": [
        [
          "Table 379 — Mode Register Definition for RAA Maximum Management Threshold (RAAMMT)",
          "",
          ""
        ],
        [
          "",
          "RAAMMT Value",
          "RAAMMT Value"
        ],
        [
          "MR58 OP[7:5]",
          "",
          ""
        ],
        [
          "",
          "Normal Refresh Mode",
          "FGR Refresh Mode"
        ],
        [
          "000B-010B",
          "RFU",
          "RFU"
        ],
        [
          "011B",
          "3x RAAIMT",
          "6x RAAIMT"
        ],
        [
          "100B",
          "4x RAAIMT",
          "8x RAAIMT"
        ],
        [
          "101B",
          "5x RAAIMT",
          "10x RAAIMT"
        ],
        [
          "110B",
          "6x RAAIMT",
          "12x RAAIMT"
        ],
        [
          "111B",
          "RFU",
          "RFU"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 96.79131166588748
      }
    },
    {
      "page": 299,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 271"
        ],
        [
          "4.41   Refresh Management (RFM) (Cont’d)"
        ],
        [
          "RFM command scheduling shall meet the same minimum separation requirements as those for the REF"
        ],
        [
          "command (see Table 280)."
        ],
        [
          "An RFM command does not replace the requirement for the controller to issue periodic REF commands to"
        ],
        [
          "the DRAM, nor does a RFM command affect internal refresh counters. The RFM commands are bonus"
        ],
        [
          "time for the DRAM to manage refresh internally. However, issuing a REF command also allows"
        ],
        [
          "decrementing the RAA counter by the value set by MR59 OP[7:6], as shown in Table 380. Hence, any"
        ],
        [
          "periodic REF command issued to the DRAM allows the RAA counter of the banks being refreshed to be"
        ],
        [
          "decremented by the MR59 OP[7:6] setting. Issuing a REFab command allows the RAA count in all banks"
        ],
        [
          "to be decremented. Issuing a REFsb command with BA[1:0] allows the RAA count only with that bank"
        ],
        [
          "address in all bank groups to be decremented."
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 300,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 272",
          ""
        ],
        [
          "4.43",
          "IO Features and Modes"
        ],
        [
          "4.43.1   Data Output Disable",
          ""
        ],
        [
          "The device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in",
          ""
        ],
        [
          "Table 36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device",
          ""
        ],
        [
          "outputs.",
          ""
        ],
        [
          "4.43.2   TDQS/DM",
          ""
        ],
        [
          "The DDR5 SDRAM x8 configuration has a package ball that is shared between TDQS_t and DM_n. The",
          ""
        ],
        [
          "Write Data Mask (DM) function is dependent upon Termination Data Strobe (TDQS). If TDQS is enabled,",
          ""
        ],
        [
          "DM is disabled. If TDQS is disabled, then DM may be enabled or disabled via mode register setting, as",
          ""
        ],
        [
          "noted in Table 383.",
          ""
        ],
        [
          "4.43.2.1   TDQS",
          ""
        ],
        [
          "One pair of Termination Data Strobe (TDQS) pins, TDQS_t/TDQS_c, is supported for the x8",
          ""
        ],
        [
          "configuration DDR5 SDRAM. The TDQS function is programmable via Mode Register bit, MR5:OP[4].",
          ""
        ],
        [
          "The x8 is the only configuration which supports the TDQS function. The x4 and x16 DDR5 SDRAMs do",
          ""
        ],
        [
          "not support this function thus, for these configurations, the TDQS MR setting must be disabled,",
          ""
        ],
        [
          "MR5:OP[4] = 0 (default).",
          ""
        ],
        [
          "When TDQS is enabled, MR5:OP[4] = 1, the same termination resistance function is applied to the",
          ""
        ],
        [
          "TDQS_t/TDQS_c pins that is applied to DQS_t/DQS_c pins., except during Read commands where TDQS",
          ""
        ],
        [
          "does not output any data and will remain at RTT_DQS_PARK.",
          ""
        ],
        [
          "4.43.2.2   DM",
          ""
        ],
        [
          "(Reference Section 4.8.1 for data mask functionality.)",
          ""
        ],
        [
          "4.43.2.3   TDQS/DM Disable",
          ""
        ],
        [
          "When the TDQS is disabled, MR5:OP[4] = 0, the MR5:OP[5] bit may be used to enable or disable the",
          ""
        ],
        [
          "DM_n pin function.",
          ""
        ],
        [
          "When both TDQS and DM functions are disabled, termination will be turned off and the pins will drive",
          ""
        ],
        [
          "Hi-Z. The DM_n pin input receiver will be turned-off and does not expect any valid logic level.",
          ""
        ]
      ],
      "meta": {
        "rows": 28,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 25.2969734562533
      }
    },
    {
      "page": 301,
      "source": "table",
      "content": [
        [
          "5",
          "On-Die Termination"
        ],
        [
          "5.1",
          "On-Die Termination for DQ"
        ],
        [
          "ODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change",
          ""
        ],
        [
          "termination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical",
          ""
        ],
        [
          "ODT pin and all ODT based control is now command & mode register based. DQS_t, DQS_c and DM_n",
          ""
        ],
        [
          "for x4 and x8 configuration (and TDQS_t, TDQS_c for X8 configuration), when enabled via Read (for NT",
          ""
        ],
        [
          "ODT usage), Write Commands or Default Parking value with MR setting. For x16 configuration, ODT is",
          ""
        ],
        [
          "applied to each DQU, DQL, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n and DML_n signal. The",
          ""
        ],
        [
          "ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
          ""
        ],
        [
          "controller to independently change termination resistance for any or all DRAM devices. In addition to the",
          ""
        ],
        [
          "control capability of the DQ ODT, the DQS ODT will now be independently programmed via",
          ""
        ],
        [
          "MR33:OP[5:3] and held static. All ODT control will be targeted for the DQs. This addition allows for",
          ""
        ],
        [
          "adjusting the delay common in an unmatched architecture. DQS RTT offset control mode is enabled via",
          ""
        ],
        [
          "MR39:OP[2:0].",
          ""
        ],
        [
          "The ODT feature is turned off and not supported in Self-Refresh mode, but does have an optional mode",
          ""
        ],
        [
          "with in Power Down.   A simple functional representation of the DRAM ODT feature is shown in",
          ""
        ],
        [
          "Figure 152.",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 29.77402265932696
      }
    },
    {
      "page": 302,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 274",
          ""
        ],
        [
          "5.2",
          "ODT Modes, Timing Diagrams and State Table"
        ],
        [
          "The ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT_WR, RTT_NOM_RD,",
          ""
        ],
        [
          "RTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT",
          ""
        ],
        [
          "listed below. In this case, the value of RTT is determined by the settings of those bits.",
          ""
        ],
        [
          "After entering Self-Refresh mode, DRAM automatically disables ODT termination and set Hi-Z as",
          ""
        ],
        [
          "termination state regardless of these setting.",
          ""
        ],
        [
          "Application: Controller can control each RTT condition with WR/RD command and use of ODT Offset",
          ""
        ],
        [
          "Control Mode Registers.",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 31.945365468516854
      }
    },
    {
      "page": 302,
      "source": "table",
      "content": [
        [
          "termination state regardless of these setting.",
          ""
        ],
        [
          "Application: Controller can control each RTT condition with WR/RD command and use of ODT Offset",
          ""
        ],
        [
          "Control Mode Registers.",
          ""
        ],
        [
          "-",
          "RTT_WR: The rank that is being written to provide termination and adjusts timing based on ODT Control Mode"
        ],
        [
          "",
          "Register settings."
        ],
        [
          "-",
          "RTT_NOM_RD: DRAM turns ON RTT_NOM_RD if it sees CS asserted during the second pulse of the READ"
        ],
        [
          "",
          "command (except when ODT is disabled by MR35:OP[5:3])."
        ],
        [
          "-",
          "RTT_NOM_WR: DRAM turns ON RTT_NOM_WR if it sees a CS asserted during the second pulse of the"
        ],
        [
          "",
          "WRITE command (except when ODT is disabled by MR35:OP[2:0])"
        ],
        [
          "-",
          "RTT_PARK: Default parked value set via MR34:OP[2:0] and is to be enabled when a READ or WRITE is not"
        ],
        [
          "",
          "active."
        ],
        [
          "-",
          "DQS_RTT_PARK: Default parked value set for DQS via MR33:OP[5:3] and is to be enabled when a READ is"
        ],
        [
          "",
          "not active"
        ],
        [
          "-",
          "Data Termination Disable: DRAM driving data upon receiving READ command disables the termination after"
        ],
        [
          "",
          "RL-1 and stays off for a duration of BL/2."
        ],
        [
          "-",
          "Strobe Termination Disable: DRAM driving strobe upon receiving READ command disables the termination"
        ],
        [
          "",
          "after RL-1-tRPRE and stays off for a duration of BL/2+tRPST."
        ],
        [
          "Those RTT values have priority as follows:",
          ""
        ],
        [
          "1",
          "Data Termination Disable & Strobe Termination Disable"
        ],
        [
          "2",
          "RTT_WR"
        ],
        [
          "3",
          "RTT_NOM_RD"
        ],
        [
          "4",
          "RTT_NOM_WR"
        ],
        [
          "5",
          "RTT_PARK"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 89.1692339429493
      }
    },
    {
      "page": 303,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 384 — Termination State Table",
          "",
          "",
          ""
        ],
        [
          "",
          "Mode Register Configuration Settings",
          "",
          "",
          "Results",
          ""
        ],
        [
          "Command",
          "",
          "",
          "",
          "",
          "Note"
        ],
        [
          "",
          "RTT_PA\nRTT_W\nRTT_NOM_",
          "RTT_NOM_",
          "Target DRAM Term",
          "Non-Target DRAM",
          ""
        ],
        [
          "ANY",
          "Disabled",
          "",
          "",
          "HI-Z (ODT OFF)",
          "3"
        ],
        [
          "Any Non-",
          "Enabled\nDon’t Care",
          "",
          "RTT_PARK",
          "RTT_PARK",
          "4"
        ],
        [
          "",
          "Disabled",
          "",
          "HI-Z (ODT OFF)",
          "HI-Z (ODT OFF)",
          ""
        ],
        [
          "",
          "Disabled\nEnabled",
          "",
          "HI-Z (ODT OFF)",
          "RTT_NOM_WR",
          ""
        ],
        [
          "",
          "Disabled\nEnabled\nDisabled",
          "",
          "RTT_WR",
          "HI-Z (ODT OFF)",
          ""
        ],
        [
          "WR",
          "Don’t \nEnabled",
          "Don’t Care",
          "RTT_WR",
          "RTT_NOM_WR",
          "2"
        ],
        [
          "",
          "Enabled\nDisabled",
          "",
          "RTT_WR",
          "HI-Z (ODT OFF)",
          "2,5"
        ],
        [
          "",
          "Enabled\nDis-\nEnabled",
          "",
          "RTT_PARK",
          "RTT_NOM_WR",
          ""
        ],
        [
          "",
          "Enabled\nDisabled",
          "",
          "RTT_PARK",
          "HI-Z (ODT OFF)",
          "5"
        ],
        [
          "",
          "Enabled\nDon’t Care",
          "Disabled",
          "HI-Z (ODT OFF)",
          "HI-Z (ODT OFF)",
          "1,5"
        ],
        [
          "RD/MRR",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Don’t Care",
          "Enabled",
          "HI-Z (ODT OFF)",
          "RTT_NOM_RD",
          "1"
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.46867500985303
      }
    },
    {
      "page": 304,
      "source": "table",
      "content": [
        [
          "",
          "Table 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range; after Proper ZQ Calibration",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "RTT",
          "Vout",
          "Min",
          "",
          "Nom",
          "Max",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ",
          "1,2,3"
        ],
        [
          "240",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/2",
          "1,2,3"
        ],
        [
          "120",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/2",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/2",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/3",
          "1,2,3"
        ],
        [
          "80",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/3",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/3",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/4",
          "1,2,3"
        ],
        [
          "60",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/4",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/4",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/5",
          "1,2,3"
        ],
        [
          "48",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/5",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/5",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/6",
          "1,2,3"
        ],
        [
          "40",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/6",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/6",
          "1,2,3"
        ],
        [
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "",
          "1",
          "1.25",
          "RZQ/7",
          "1,2,3"
        ],
        [
          "34",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "",
          "1",
          "1.1",
          "RZQ/7",
          "1,2,3"
        ],
        [
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "",
          "1",
          "1.1",
          "RZQ/7",
          "1,2,3"
        ],
        [
          "DQ-DQ Mismatch",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VOMdc = 0.8* VDDQ",
          "0",
          "",
          "-",
          "8",
          "%",
          "1,2,4,5,6"
        ],
        [
          "within byte",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "temperature or voltage changes after calibration, see Chapter 6.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "The tolerance limits are specified under the condition that VDDQ=VDD and VSSQ=VSS",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 4",
          "DQ to DQ mismatch within byte variation for a given component including DQS_T and DQS_C (characterized)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 5",
          "RTT variance range ratio to RTT Nominal value in a given component, including DQS_t and DQS_c.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RTTMax -RTTMin",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQ-DQ Mismatch in a Device =",
          "",
          "*100",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RTTNOM",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 6",
          "This parameter of x16 device is specified for Upper byte and Lower byte.",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 96.22149068361425
      }
    },
    {
      "page": 305,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 277"
        ],
        [
          "5.3\nDynamic ODT",
          ""
        ],
        [
          "In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the",
          ""
        ],
        [
          "termination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This",
          ""
        ],
        [
          "requirement is supported by the “Dynamic ODT” feature as described as follows:",
          ""
        ],
        [
          "5.3.1   ODT Functional Description",
          ""
        ],
        [
          "The function is described as follows:",
          ""
        ],
        [
          "•\n Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.5316858238641
      }
    },
    {
      "page": 305,
      "source": "table",
      "content": [
        [
          "5.3.1   ODT Functional Description",
          ""
        ],
        [
          "The function is described as follows:",
          ""
        ],
        [
          "•",
          "Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and"
        ],
        [
          "",
          "DQS_RTT_PARK."
        ],
        [
          "",
          "-\nThe value for RTT_NOM_RD is preselected via MR35:OP[5:3]"
        ],
        [
          "",
          "-\nThe value for RTT_NOM_WR is preselected via MR35:OP[2:0]"
        ],
        [
          "",
          "-\nThe value for RTT_WR is preselected via MR34:OP[5:3]"
        ],
        [
          "",
          "-\nThe value for RTT_PARK is preselected via MR34:OP[2:0] - Programmed via MPC command"
        ],
        [
          "",
          "-\nThe value for DQS_RTT_PARK is preselected via MR33:OP[5:3] - Programmed via MPC command"
        ],
        [
          "•",
          "During operation without commands, the termination is controlled as follows;"
        ],
        [
          "",
          "-\nNominal termination strength for all types (RTT_NOM_RD, RTT_NOM_WR, RTT_WR, RTT_PARK &"
        ],
        [
          "",
          "DQS_RTT_PARK) are selected."
        ],
        [
          "",
          "-\nRTT_NOM_RD & RTT_NOM_WR on/off timings are controlled via the respective NT Read and Write"
        ],
        [
          "",
          "command and latencies."
        ],
        [
          "",
          "-\nDQS_RTT_PARK is held static and is based on the value programmed in the MR33."
        ],
        [
          "•",
          "When a write command (WR) is registered, the termination is controlled as follows:"
        ],
        [
          "",
          "-\nA latency ODTLon_WR after the write command, termination strength RTT_WR is selected."
        ],
        [
          "",
          "-\nA latency ODTLoff_WR after the write command, termination strength RTT_WR is de-selected."
        ],
        [
          "•",
          "The termination, RTT_NOM_WR, for the non-target Write command is selected and de-selected by latencies"
        ],
        [
          "",
          "ODTLon_WR_NT and ODTLoff_WR_NT, respectively."
        ],
        [
          "•",
          "When a Read command (RD) is registered, the termination is controlled as follows:"
        ],
        [
          "",
          "-\nA latency ODTLoff_RD after the Read command, data termination is disabled. Then, ODTLon_RD after the"
        ],
        [
          "",
          "Read command, data termination is enabled."
        ],
        [
          "",
          "-\nA latency ODTLoff_RD_DQS after the Read command, strobe termination is disabled. ODTLon_RD_DQS"
        ],
        [
          "",
          "after the Read command, strobe termination is enabled."
        ],
        [
          "•",
          "The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies"
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.69086374948272
      }
    },
    {
      "page": 306,
      "source": "table",
      "content": [
        [
          "",
          "Table 386 — Allowable ODTL Offset Combinations",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "ODTLon_WR_Offset, ODTLon_WR_NT_Offset, ODTLon_RD_NT_Offset Setting",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-4",
          "-3",
          "-2",
          "-1",
          "0",
          "1",
          "2"
        ],
        [
          "",
          "4",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid"
        ],
        [
          "",
          "3",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid"
        ],
        [
          "",
          "2",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid"
        ],
        [
          "ODTLoff_WR_Offset,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODTLoff_WR_NT_Offset,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "1",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Invalid"
        ],
        [
          "ODTLoff_RD_NT_Offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Setting",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Invalid",
          "Invalid"
        ],
        [
          "",
          "-1",
          "Valid",
          "Valid",
          "Valid",
          "Valid",
          "Invalid",
          "Invalid",
          "Invalid"
        ],
        [
          "",
          "-2",
          "Valid",
          "Valid",
          "Valid",
          "Invalid",
          "Invalid",
          "Invalid",
          "Invalid"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.51645824814142
      }
    },
    {
      "page": 307,
      "source": "table",
      "content": [
        [
          "",
          "Table 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Name and",
          "",
          "Defined",
          "",
          "DDR5 speed bins",
          "",
          ""
        ],
        [
          "",
          "Abbr.",
          "",
          "Define to",
          "",
          "Unit",
          "Note"
        ],
        [
          "Description",
          "",
          "from",
          "",
          "3200 to 6400",
          "",
          ""
        ],
        [
          "ODT Latency On",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "",
          "",
          ""
        ],
        [
          "from WRITE",
          "",
          "",
          "Change RTT strength from Previ-",
          "tODTLon_WR =",
          "",
          ""
        ],
        [
          "",
          "tODTLon_WR",
          "external write",
          "",
          "",
          "nCK",
          "1"
        ],
        [
          "command to RTT",
          "",
          "",
          "ous State to RTT_WR",
          "WL+ODTLon_WR_offset",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "",
          "",
          ""
        ],
        [
          "Enable",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT Latency On",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "tODTLon_WR_NT =",
          "",
          ""
        ],
        [
          "from NT WRITE",
          "tODT-",
          "",
          "Change RTT strength from Previ-",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external write",
          "",
          "WL+ODTLon_WR_NT_off-",
          "",
          "1"
        ],
        [
          "command to RTT",
          "Lon_WR_NT",
          "",
          "ous State to RTT_NOM_WR",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "set",
          "",
          ""
        ],
        [
          "Enable",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT Latency Off",
          "",
          "",
          "Change RTT strength from",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "tODTLoff_WR =",
          "",
          ""
        ],
        [
          "from WRITE",
          "",
          "",
          "RTT_WR to RTT_PARK/",
          "",
          "",
          ""
        ],
        [
          "",
          "tODTLoff_WR",
          "external write",
          "",
          "WL+BL/2+",
          "nCK",
          "1"
        ],
        [
          "command to RTT",
          "",
          "",
          "RTT_NOM_RD/RTT_NOM_WR/",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "ODTLoff_WR_offset",
          "",
          ""
        ],
        [
          "Disable",
          "",
          "",
          "Hi-Z",
          "",
          "",
          ""
        ],
        [
          "ODT Latency Off",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "Change RTT strength from",
          "tODTLoff_WR_NT =",
          "",
          ""
        ],
        [
          "from NT WRITE",
          "tODTL-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external write",
          "RTT_NOM_WR to RTT_PARK/",
          "WL+BL/2+",
          "",
          "1"
        ],
        [
          "command to RTT",
          "off_WR_NT",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "RTT_NOM_RD/RTT_WR/ Hi-Z",
          "ODTLoff_WR_NT_offset",
          "",
          ""
        ],
        [
          "Disable",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "",
          "",
          ""
        ],
        [
          "Data Termination",
          "",
          "",
          "Disables the termination upon",
          "Data Termination",
          "",
          ""
        ],
        [
          "",
          "tODTLoff_RD",
          "external read",
          "",
          "",
          "",
          "2"
        ],
        [
          "Disable",
          "",
          "",
          "driving data",
          "Disable = RL-1",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "",
          "",
          ""
        ],
        [
          "Data Termination",
          "",
          "",
          "Re-enables the termination after",
          "Data Termination Enable =",
          "",
          ""
        ],
        [
          "",
          "tODTLon_RD",
          "external read",
          "",
          "",
          "",
          "2"
        ],
        [
          "Enable",
          "",
          "",
          "driving data",
          "RL+BL/2",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "Strobe Termination",
          "",
          ""
        ],
        [
          "Strobe",
          "tODTLoff",
          "",
          "Disables the termination upon",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external read",
          "",
          "Disable = RL-1-tRPRE-",
          "",
          "2"
        ],
        [
          "Termination Disable",
          "_RD_DQS",
          "",
          "driving strobe",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "ReadDQSOffset",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Strobe Termination Enable",
          "",
          ""
        ],
        [
          "Strobe",
          "tODTLon",
          "",
          "Re-enables the termination after",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external read",
          "",
          "= RL+BL/2+tRPST-0.5-",
          "",
          "2"
        ],
        [
          "Termination Enable",
          "_RD_DQS",
          "",
          "driving strobe",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "ReadDQSOffset",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT Latency On",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "",
          "tODTLon_RD_NT =",
          "",
          ""
        ],
        [
          "from NT READ",
          "tODT-",
          "",
          "Change RTT strength from Previ-",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external read",
          "",
          "RL+ODTLon_RD_NT_off-",
          "nCK",
          "1"
        ],
        [
          "command to RTT",
          "Lon_RD_NT",
          "",
          "ous State to RTT_NOM_RD",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "",
          "set",
          "",
          ""
        ],
        [
          "Enable",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT Latency Off",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Registering",
          "Change RTT strength from",
          "tODTLoff_RD_NT =",
          "",
          ""
        ],
        [
          "from NT READ",
          "tODTL-",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "external read",
          "RTT_NOM_RD to RTT_PARK/",
          "RL+BL/2+",
          "",
          "1"
        ],
        [
          "command to RTT",
          "off_RD_NT",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "command",
          "RTT_NOM_WR/RTT_WR/ HI-Z",
          "ODTLoff_RD_NT_offset",
          "",
          ""
        ],
        [
          "Disable",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Transitioning",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "from one RTT",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC(min) = 0.2",
          "",
          ""
        ],
        [
          "RTT change skew",
          "tADC",
          "State to the",
          "RTT valid",
          "",
          "tCK(avg)",
          "3"
        ],
        [
          "",
          "",
          "",
          "",
          "tADC(max) = 0.8",
          "",
          ""
        ],
        [
          "",
          "",
          "next RTT",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "State",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "All “_offset” parameters refer to the ODT Configuration Mode Registers settings in MR37 to MR39.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "For simplicity, Reads are assigned the same type of timing parameter; however, unlike others, it is a fixed timing and does not have",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "an offset mode register to control it. To indicate this, it was named Data (or Strobe) Termination Disable and Enable.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 3 When transitioning from a value of RTT equal to RA, to a value of RTT equal to RB, the RTT termination resistance during the",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "transition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB).",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 80,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 97.05194981787439
      }
    },
    {
      "page": 308,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 280"
        ],
        [
          "5.3.2   ODT tADC Clarifications"
        ],
        [
          "tADC is defined as the time it takes for the DRAM to transition from one RTT state to the next RTT state,"
        ],
        [
          "in case of the read, it’s the time from the RTT state to the DRAM Drive state. Unless the RTT is"
        ],
        [
          "specifically disabled, no High-Z state shall be allowed during tADC. During DRAM Drive state, the"
        ],
        [
          "DRAM RON shall keep the DQ signal high prior to the first DQ transition. The DFE should assume that"
        ],
        [
          "4UI prior to D0 the signal is HIGH."
        ],
        [
          "Figure 154 provides examples showing the tADC(min), tADC(avg) and tADC(max) with respect to the"
        ],
        [
          "RTT status and effects on the DQ lines prior to the burst."
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 308,
      "source": "table",
      "content": [
        [
          "RTT status and effects on the DQ lines prior to the burst.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1\nt 2\nt 3",
          "t 4",
          "t 5",
          "t 6",
          "",
          "t 7\nt 8\nt 9\nt 10",
          "t 11",
          "t 12",
          "t 13",
          "t 14",
          "t 15\nt 16"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "D0",
          "D1",
          "D2",
          "D8\nD9\n D10\nD3\n D4\nD5\n D6\nD7",
          "D11\n D12",
          "D14\nD13",
          "D15",
          "",
          ""
        ],
        [
          "",
          "tODTLoff_RD = RL-1",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RON from driver will pull high prior to data driven in D0",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s",
          ""
        ],
        [
          "ODT",
          "",
          "RTT_PARK",
          "tra",
          "",
          "",
          "",
          "",
          "",
          "",
          "tra",
          "",
          "RTT_PARK"
        ],
        [
          "tADC(min)",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "DRAM Drive State",
          "",
          "",
          "",
          "",
          "RTT_PARK"
        ],
        [
          "tADC(avg)",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "DRAM Drive State",
          "",
          "",
          "",
          "",
          "RTT_PARK"
        ],
        [
          "tADC(max)",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "DRAM Drive State",
          "",
          "",
          "",
          "",
          "RTT_PARK"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 93.50140191987516
      }
    },
    {
      "page": 308,
      "source": "table",
      "content": [
        [
          "",
          "RTT_PARK\nRTT_PARK\ntADC(max)\nDRAM Drive State"
        ],
        [
          "",
          "tODTLon_RD= RL+BL/2"
        ],
        [
          "NOTE 1",
          "The diagram shows a transition from RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state,"
        ],
        [
          "",
          "the DRAM RON from the driver will keep the DQ signal high prior to the data driven in D0. No High-Z time during tADC is allowed in"
        ],
        [
          "",
          "this example."
        ],
        [
          "NOTE 2",
          "In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0."
        ],
        [
          "NOTE 3",
          "The DFE should assume that 4UI prior to D0 the signal is HIGH."
        ],
        [
          "",
          "Figure 154 — tADC Clarification - Example 1 - DQ RTT Park to Read"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999999
      }
    },
    {
      "page": 308,
      "source": "table",
      "content": [
        [
          "status and effects on the DQS lines prior to the burst.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0\nt 1\nt 2\nt 3\nt 4",
          "t 5\nt 6",
          "t 7",
          "t a",
          "t a+1",
          "t a+2",
          "t a+3",
          "t a+4\nt a+5",
          "t a+6",
          "t a+7",
          "t a+8"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRPRE",
          "",
          "",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          ""
        ],
        [
          "",
          "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "RON from driver will pull high prior to DQS driven",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "n s",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          ""
        ],
        [
          "DQS RTT",
          "DQS_RTT_PARK",
          "tra",
          "",
          "",
          "",
          "",
          "tra",
          "",
          "DQS_RTT_PARK",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 12,
        "flavor": "stream",
        "accuracy": 91.50542150966447
      }
    },
    {
      "page": 309,
      "source": "table",
      "content": [
        [
          "Page 281"
        ],
        [
          "5.3.3   ODT Timing Diagrams"
        ],
        [
          "The following pages provide examples of ODT utilization timing diagrams. Examples of write to write,"
        ],
        [
          "read to write and read to read are provided for clarification only. Implementations may vary, including"
        ],
        [
          "termination on other DIMMS."
        ],
        [
          "It is the controller’s responsibility to manage command spacing and the programmable aspect of tODLon/"
        ],
        [
          "off times to ensure that preambles and postambles are included in the RTT ON time."
        ],
        [
          "When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 156), the said"
        ],
        [
          "gap’s RTT value will be the same or smaller (stronger termination) than RTT_PARK."
        ],
        [
          "Note that all timings shown in Figures 156 through 167 are used as reference."
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 309,
      "source": "table",
      "content": [
        [
          "",
          "t",
          "0",
          "t 1",
          "t\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3",
          "t c+4",
          "tc+5",
          "tc+6",
          "tc+7\ntc+8",
          "tc+9",
          "tc+10",
          "td",
          "td+1",
          "td+2",
          "td+3"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "WL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE-0",
          "",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS RTT",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "D0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nDiagram shows term or driver impact on signal",
          "D9\nD10 D11",
          "D12",
          "D13\nD14\nD15",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "tRx_DQS2DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max\ntODTLon_WR = WL+ODTLon_WR_offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "trans\nRTT_PARK\nRTT_PARK",
          "RTT_WR",
          "",
          "",
          "trans",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 15,
        "flavor": "stream",
        "accuracy": 94.50344326022825
      }
    },
    {
      "page": 309,
      "source": "table",
      "content": [
        [
          "",
          "tADC.Max"
        ],
        [
          "",
          "-1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3"
        ],
        [
          "",
          "ODTLon_WL_offset \nODTLoff_WL_offset"
        ],
        [
          "",
          "Mode Register Control Window\nMode Register Control Window"
        ],
        [
          "",
          "(shown with offset -1 used)\n(shown with offset 0 used)"
        ],
        [
          "NOTE 1",
          "The entire range of ODTL control is not shown for simplicity."
        ],
        [
          "NOTE 2",
          "Example details - 2tCK tWPRE, 1.5tCK tWPST, 0.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset"
        ],
        [
          "",
          "configured for 0. Example shows how the host may aggressively adjust the offset of the tODTLon_WR timing to give tADC the min"
        ],
        [
          "",
          "time to settle before data."
        ],
        [
          "NOTE 3",
          "System designs & margins may vary requiring larger RTT_WR windows."
        ],
        [
          "",
          "Figure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.94103869578471
      }
    },
    {
      "page": 310,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t",
          "0",
          "t 1",
          "t\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3",
          "t c+4",
          "tc+5",
          "tc+6",
          "tc+7",
          "tc+8",
          "tc+9",
          "tc+10",
          "td",
          "td+1",
          "td+2",
          "td+3"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "WL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE-0",
          "DES",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS RTT",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "D0\nD1\nD2\nD3\nD4\nD5\nD6\nDiagram shows term or driver impact on signal",
          "D7\nD8\nD9",
          "D10 D11",
          "D12\nD13",
          "D14\nD15",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "tRx_DQS2DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max\ntODTLon_WR = WL+ODTLon_WR_offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "trans\nRTT_PARK\nRTT_PARK",
          "RTT_WR",
          "",
          "",
          "",
          "",
          "trans",
          "RTT_PARK",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 16,
        "flavor": "stream",
        "accuracy": 93.1956223237176
      }
    },
    {
      "page": 310,
      "source": "table",
      "content": [
        [
          "",
          "tADC.Max"
        ],
        [
          "",
          "-1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3"
        ],
        [
          "",
          "ODTLon_WL_offset \nODTLoff_WL_offset"
        ],
        [
          "",
          "Mode Register Control Window\nMode Register Control Window"
        ],
        [
          "",
          "(shown with offset -1 used)\n(shown with offset +1 used)"
        ],
        [
          "NOTE 1",
          "The entire range of ODTL control is not shown for simplicity."
        ],
        [
          "NOTE 2",
          "Example details - 2tCK tWPRE, 1.5tCK tWPST, 1.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset"
        ],
        [
          "",
          "configured for +1. Example shows how host may want to add an offset to the tODTLoff_WR time so that RTT_WR stays on for the"
        ],
        [
          "",
          "actual burst."
        ],
        [
          "NOTE 3",
          "System designs & margins may vary requiring larger RTT_WR windows."
        ],
        [
          "",
          "Figure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.94103869578471
      }
    },
    {
      "page": 311,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t",
          "0",
          "t 1",
          "t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5",
          "t\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3",
          "t c+4",
          "tc+5",
          "tc+6",
          "tc+7",
          "tc+8",
          "tc+9",
          "tc+10",
          "td",
          "td+1",
          "td+2",
          "td+3"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "WL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE-0",
          "",
          "DES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS RTT",
          "",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "D0\nD1\nD2\nD3",
          "D4\nD5",
          "D6\nD7\nD8",
          "D9",
          "D10 D11\nD12",
          "D13\nD14",
          "D15",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "",
          "tRx_DQS2DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tODTLon_WR = WL+ODTLon_WR_offset",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "RTT_PARK\nRTT_PARK",
          "trans",
          "",
          "RTT_WR",
          "",
          "",
          "",
          "",
          "trans",
          "RTT_PARK",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 17,
        "flavor": "stream",
        "accuracy": 93.10292982219502
      }
    },
    {
      "page": 311,
      "source": "table",
      "content": [
        [
          "",
          "tADC.Max"
        ],
        [
          "",
          "-1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3"
        ],
        [
          "",
          "ODTLon_WL_offset \nODTLoff_WL_offset"
        ],
        [
          "",
          "Mode Register Control Window\nMode Register Control Window"
        ],
        [
          "",
          "(shown with offset +1 used)\n(shown with offset +2 used)"
        ],
        [
          "NOTE 1",
          "The entire range of ODTL control is not shown for simplicity."
        ],
        [
          "NOTE 2",
          "Example details - 2tCK tWPRE, 1.5tCK tWPST, 5UI tRX_DQS2DQ, ODTLon_WL_offset configured for +1, ODTLoff_WL_offset"
        ],
        [
          "",
          "configured for +2. Example shows an extreme case where data is significantly delayed from DQS and how the host may want to add an"
        ],
        [
          "",
          "offset to the tODTLon_WR time so that RTT_WR doesn’t turn on too early and how the host may want to delay the tODTLoff_WR time"
        ],
        [
          "",
          "so that it says on for the burst."
        ],
        [
          "NOTE 3",
          "System designs & margins may vary requiring larger RTT_WR windows."
        ],
        [
          "",
          "Figure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.94322244779278
      }
    },
    {
      "page": 312,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4\nt 5\nt 6\nt 7\nt 8\nt 9\nt 10\nt 11\nt 12",
          "t 13",
          "t a",
          "t a+1",
          "t a+4\nt a+2\nt a+3",
          "t a+5\nt a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+13\nta+11\nta+12",
          "ta+14",
          "ta+15",
          "ta+16",
          "ta+17",
          "ta+18",
          "ta+19",
          "ta+20",
          "ta+21",
          "ta+22",
          "ta+23",
          "ta+24",
          "ta+25"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "WR_P,",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "CA,BL,\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "AP",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE",
          "DES",
          "DES",
          "WRITE \nDES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES DES",
          "",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCCD_S",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL= CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WL= CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "D0\nD1\n D2\nD3\n D4\nD5",
          "D8\n D6\nD7",
          "D9\n D10",
          "D11\n D12",
          "D14\nD13",
          "D0\nD15",
          "D1\n D2\nD3\n D4\nD5",
          "D8\n D6\nD7",
          "D9\n D10",
          "D11\n D12",
          "D14\nD13",
          "D15",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRx_DQS2DQ  =  0.75UI",
          "",
          "",
          "",
          "",
          "",
          "tRx_DQS2DQ  =  0.75UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLon_WR = WL+ODTLon_WR_offset",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "n s\ntra",
          "",
          "",
          "Due to overlapping ODT, RTT_WR Continues",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s\ntra",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s\ntra",
          "",
          "RTT_WR for Burst 1",
          "",
          "",
          "",
          "tra",
          "n s",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 22,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 94.68030462707522
      }
    },
    {
      "page": 312,
      "source": "table",
      "content": [
        [
          "",
          "-1\n+1\n-3\n-2\n0",
          "-1"
        ],
        [
          "",
          "ODTLon_WL_offset",
          ""
        ],
        [
          "",
          "Mode Register Control Window",
          ""
        ],
        [
          "",
          "(shown with offset -1 used)",
          ""
        ],
        [
          "NOTE 1",
          "BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
          ""
        ],
        [
          "NOTE 2",
          "DES commands are shown for ease of illustration; other commands may be valid at these times.",
          ""
        ],
        [
          "NOTE 3",
          "Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
          ""
        ],
        [
          "NOTE 4",
          "In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
          ""
        ],
        [
          "NOTE 5",
          "The DFE should assume that 4UI prior to D0 the signal is HIGH.",
          ""
        ],
        [
          "",
          "",
          "Figure 161 — Write (BL16) to Write (BL16), Different Bank, Seamless Bursts"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 95.68606350776655
      }
    },
    {
      "page": 313,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4\nt 5\nt 6\nt 7\nt 8\nt 9\nt 10\nt 11\nt 12",
          "t 13",
          "t a",
          "t a+1",
          "t a+4\nt a+2\nt a+3",
          "t a+5\nt a+6",
          "t a+7",
          "ta+8",
          "ta+9",
          "ta+10",
          "ta+11",
          "ta+12",
          "ta+13\nta+14\nta+15",
          "ta+16",
          "ta+17",
          "ta+18",
          "ta+19",
          "ta+20",
          "ta+21",
          "ta+22",
          "ta+23",
          "ta+24",
          "ta+25"
        ],
        [
          "CK_t,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "WR_P,",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "CA,BL,",
          "",
          "",
          "CA,BL,\nBA,BG",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "AP",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "",
          "WRITE",
          "DES",
          "DES",
          "DES\nWRITE \nDES\nDES\nDES\nDES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES DES",
          "",
          "DES",
          "DES"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCCD_S+2tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL= CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WL= CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Example of DQS for Burst 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Example of DQS for Burst 2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPST",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ",
          "",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "D0\nD1\n D2\nD3\n D4\nD5",
          "D8\n D6\nD7",
          "D9\n D10",
          "D11\n D12",
          "D14\nD13",
          "D15",
          "",
          "D0",
          "D1\n D6\n D2\nD3\n D4\nD5",
          "D8\nD7",
          "D9\n D10",
          "D11\n D12",
          "D14\nD13",
          "D15",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRx_DQS2DQ  =  0.75UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRx_DQS2DQ  =  0.75UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLon_WR = WL+ODTLon_WR_offset",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "K\nR",
          "n s",
          "",
          "",
          "",
          "",
          "",
          "n s",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ODT",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "tra",
          "",
          "RTT_WR for Burst 1",
          "",
          "",
          "",
          "tra",
          "A\nP\ntra",
          "",
          "",
          "RTT_WR for Burst 2",
          "",
          "",
          "",
          "tra",
          "",
          "",
          "RTT_PARK",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "n s\ntra",
          "",
          "RTT_WR for Burst 1",
          "",
          "",
          "",
          "n s\ntra",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 25,
        "cols": 28,
        "flavor": "stream",
        "accuracy": 93.46582291352257
      }
    },
    {
      "page": 313,
      "source": "table",
      "content": [
        [
          "",
          "-1\n+1\n-2\n-3\n0",
          "-1",
          "+1\n+2\n0",
          "+3"
        ],
        [
          "",
          "ODTLon_WL_offset",
          "",
          "ODTLoff_WL_offset",
          ""
        ],
        [
          "",
          "Mode Register Control Window",
          "",
          "Mode Register Control Window",
          ""
        ],
        [
          "",
          "(shown with offset -1 used)",
          "",
          "(shown with offset 0 used)",
          ""
        ],
        [
          "NOTE 1",
          "BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "DES commands are shown for ease of illustration; other commands may be valid at these times.",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "Figure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI",
          "",
          "",
          ""
        ],
        [
          "NOTE 4",
          "Read and Green DQS bursts are shown just for clarification purposes and are not part of an actual signal.",
          "",
          "",
          ""
        ],
        [
          "NOTE 5",
          "In the case of Term to Write, the host will keep the DQ signal HIGH 4UI prior to the data driven in D0.",
          "",
          "",
          ""
        ],
        [
          "NOTE 6",
          "The DFE should assume that 4UI prior to D0 the signal is HIGH.",
          "",
          "",
          ""
        ],
        [
          "NOTE 7 When there is a 1 tCK ODT control gap for any ODT operation (such as shown in Figure 156), the said gap’s RTT value will be the",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "same or smaller (stronger termination) than RTT_PARK.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 163 — Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 93.88355489052495
      }
    },
    {
      "page": 314,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2",
          "t 3",
          "t 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt c\nt c+1\nt c+2\nt c+3",
          "t d",
          "t d+1",
          "t d+3\nt d+2\nte\nte+1\nte+2",
          "te+3\ntf",
          "tf+1",
          "tf+2\ntf+3\ntf+4",
          "tf+5"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CA,",
          "",
          "",
          "WR_P,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "BL,AP",
          "",
          "",
          "BA,BG\nCA,BL,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "AP",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "WL",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ-0",
          "",
          "DES",
          "DES",
          "DES\nWRITE-1\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES",
          "DES",
          "DES\nDES\nDES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES\nDES",
          "DES DES"
        ],
        [
          "",
          "",
          "",
          "",
          "tRTW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R1 CS1_n",
          "",
          "",
          "",
          "",
          "tRPRE",
          "",
          "tRPST",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tWPRE",
          "",
          "",
          "tWPST",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQS RTT",
          "",
          "",
          "",
          "",
          "trans\nDQS_RTT_PARK",
          "DQS_RTT_OFF",
          "",
          "trans",
          "DQS_RTT_PARK",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 DQS RTT",
          "",
          "",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "D0\nD1\nD2",
          "D13\nD14 D15",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "WL+BL/2",
          "",
          "",
          ""
        ],
        [
          "R1 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "D0\nD1",
          "D2 D11 D12 D13 D14 D15",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tODTLon_WR = WL+ODTLon_WR_NT_offset",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tODTLoff_RD = RL-1",
          "tADC.Max",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "tACD.Min",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "",
          "",
          "trans\nRTT_PARK\nRTT_PARK",
          "RTT_OFF",
          "trans",
          "trans\nRTT_PARK",
          "RTT_NOM_WR",
          "",
          "trans",
          "RTT_PARK"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tODTLoff_WR = WL+BL/2 + ODTLoff_WR_NT_offset",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tODTLon_RD = RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "-1\n-2\n-3\n0",
          "+1",
          "-1",
          "+1\n+2\n0",
          "+3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ODTLon_WL_NT_offset",
          "",
          "",
          "ODTLoff_WL_NT_offset",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Mode Register Control Window",
          "",
          "",
          "Mode Register Control Window",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(shown with offset 0 used)",
          "",
          "",
          "(shown with offset 0 used)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 RTT",
          "",
          "",
          "",
          "",
          "trans\nRTT_PARK\nRTT_PARK",
          "RTT_NOM_RD",
          "trans",
          "trans\nRTT_PARK",
          "RTT_WR",
          "",
          "trans",
          "RTT_PARK"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "tADC.Min",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "tADC.Max",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 88.77623243540769
      }
    },
    {
      "page": 314,
      "source": "table",
      "content": [
        [
          "",
          "-1\n-1\n+1\n+1\n+2\n-2\n-3\n0\n+3\n0"
        ],
        [
          "",
          "ODTLoff_RD_NT_offset \nODTLon_RD_NT_offset"
        ],
        [
          "",
          "Mode Register Control Window\nMode Register Control Window"
        ],
        [
          "",
          "(shown with offset 0 used)\n(shown with offset -1 used)"
        ],
        [
          "NOTE 1",
          "ODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or"
        ],
        [
          "",
          "pull in the RTT enable and disable time."
        ],
        [
          "NOTE 2",
          "ODTLon_RD_NT and ODTLoff_RD_NT are based on Mode Register settings that can push out or pull in the RTT enable and disable"
        ],
        [
          "",
          "time."
        ],
        [
          "NOTE 3",
          "ODTLon_WR_offset and ODTLoff_WR_offset not shown for simplicity."
        ],
        [
          "NOTE 4",
          "Example shown with near ideal timings for termination settings, exact offset configurations will vary based on system designs."
        ],
        [
          "",
          "Figure 165 — Example of Read to Write Turn Around, Different Ranks"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000004
      }
    },
    {
      "page": 314,
      "source": "table",
      "content": [
        [
          "",
          "t 0",
          "t 1",
          "t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nt d\nt d+1",
          "t d+3\nt d+2",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "tf+3",
          "tf+4",
          "tf+5"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CA,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "BL,AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ-0",
          "",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R1 CS1_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRPST\ntRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQS RTT",
          "",
          "",
          "trans",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 DQS RTT",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "D0\nD1\nD2\nD13\nD14 D15\nDiagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Max\ntODTLoff_RD = RL-1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "trans\ntrans\nRTT_PARK\nRTT_OFF",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD = RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset\ntADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 RTT",
          "",
          "",
          "trans\nRTT_PARK\nRTT_NOM_RD",
          "trans",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 15,
        "flavor": "stream",
        "accuracy": 95.55788105947552
      }
    },
    {
      "page": 315,
      "source": "table",
      "content": [
        [
          "5.3.3   ODT Timing Diagrams (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "t 0",
          "t 1",
          "t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nt d\nt d+1\nt d+2",
          "t d+3",
          "te",
          "te+1",
          "te+2",
          "te+3",
          "tf",
          "tf+1",
          "tf+2",
          "tf+3",
          "tf+4",
          "tf+5"
        ],
        [
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CK_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CA,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CA[13:0]",
          "BA,BG",
          "BL,AP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "RL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CMD",
          "READ-0",
          "",
          "DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "DES",
          "",
          "DES DES"
        ],
        [
          "D0 R0 CS0_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "D0 R1 CS1_n",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRPST\ntRPRE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_c",
          "",
          "",
          "Diagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS_t",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQS RTT",
          "",
          "",
          "trans",
          "trans",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 DQS RTT",
          "",
          "",
          "DQS_RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQ[15:0]",
          "",
          "",
          "D0\nD1\nD2\nD13\nD14 D15\nDiagram shows term or driver impact on signal",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 DQ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Max\ntODTLoff_RD = RL-1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R0 RTT",
          "",
          "",
          "trans\ntrans\nRTT_PARK\nRTT_OFF",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD = RL+BL/2",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tODTLon_RD_NT = RL+ODTLon_RD_NT_offset\ntADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "R1 RTT",
          "",
          "",
          "trans\ntrans\nRTT_NOM_RD\nRTT_PARK",
          "",
          "",
          "",
          "",
          "",
          "RTT_PARK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "tADC.Max",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 15,
        "flavor": "stream",
        "accuracy": 95.08491732578179
      }
    },
    {
      "page": 315,
      "source": "table",
      "content": [
        [
          "",
          "-1\n-1\n+1\n+1\n+2\n-3\n-2\n0\n+3\n0"
        ],
        [
          "",
          "ODTLoff_RD_NT_offset \nODTLon_RD_NT_offset"
        ],
        [
          "",
          "Mode Register Control Window\nMode Register Control Window"
        ],
        [
          "",
          "(shown with offset 0 used)\n(shown with offset 0 used)"
        ],
        [
          "NOTE 1",
          "The entire range of ODTL control is not shown for simplicity."
        ],
        [
          "NOTE 2",
          "Since the ODTLon_RD_NT_Offset was left at zero offset and tADC still had to be considered, the NT RTT turned on too late for the"
        ],
        [
          "",
          "non-target device. tADC is not instantaneous."
        ],
        [
          "NOTE 3",
          "Since the tODTLoff_RD_NT is referenced from the RL, it is not affected by the offset used for the ‘on’ time and would turn off 1 clock"
        ],
        [
          "",
          "earlier than the read disable RTT if programed to zero offset. tODTLon_RD_NT and tODTLoff_RD_NT are independently set and"
        ],
        [
          "",
          "calculated from RL."
        ],
        [
          "",
          "Figure 167 — Example of Burst Read Operation with ODTLon_RD_NT_offset Set Incorrectly"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.84809789220625
      }
    },
    {
      "page": 316,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 288",
          ""
        ],
        [
          "5.4",
          "On-Die Termination for CA, CS, CK_t, CK_c"
        ],
        [
          "The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for CK_t, CK_c, CS and",
          ""
        ],
        [
          "CA signals.",
          ""
        ],
        [
          "The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
          ""
        ],
        [
          "controller to turn on and off termination resistance for any target DRAM devices via MR setting.",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 44.17787317428861
      }
    },
    {
      "page": 317,
      "source": "table",
      "content": [
        [
          "Table 388 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Range; after Proper ZQ Calibration; VDD=VDDQ",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "MR",
          "RTT",
          "Vout",
          "Min",
          "",
          "Nom",
          "Max",
          "Unit",
          "Note"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.7",
          "1",
          "",
          "1.4",
          "RZQ*2",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "480",
          "VOMdc= 0.8* VDDQ",
          "0.7",
          "1",
          "",
          "1.3",
          "RZQ*2",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.6",
          "1",
          "",
          "1.3",
          "RZQ*2",
          "1,2,3,5"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "",
          "1.25",
          "RZQ",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "240",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "",
          "1.1",
          "RZQ",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "",
          "1.1",
          "RZQ",
          "1,2,3,5"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDD",
          "0.9",
          "1",
          "",
          "1.25",
          "RZQ/2",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "120",
          "VOMdc= 0.8* VDD",
          "0.9",
          "1",
          "",
          "1.1",
          "RZQ/2",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDD",
          "0.8",
          "1",
          "",
          "1.1",
          "RZQ/2",
          "1,2,3,5"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "",
          "1.25",
          "RZQ/3",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "80",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "",
          "1.1",
          "RZQ/3",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "",
          "1.1",
          "RZQ/3",
          "1,2,3,5"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "",
          "1.25",
          "RZQ/4",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "60",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "",
          "1.1",
          "RZQ/4",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "",
          "1.1",
          "RZQ/4",
          "1,2,3,5"
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "",
          "1.25",
          "RZQ/6",
          "1,2,3,5"
        ],
        [
          "MR32 for CK &",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CS",
          "40",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "",
          "1.1",
          "RZQ/6",
          "1,2,3,5"
        ],
        [
          "MR33 for CA",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "",
          "1.1",
          "RZQ/6",
          "1,2,3,5"
        ],
        [
          "Mismatch CA-CA within",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0.8* VDDQ",
          "0",
          "",
          "",
          "10",
          "%",
          "1,2,4,5"
        ],
        [
          "Device",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "limits if temperature or voltage changes after calibration, see Chapter 6.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "the linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "NOTE 3 Measurement definition for RTT:tbd",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 4",
          "CA to CA mismatch within device variation for a given component including CS, CK_t and CK_c (characterized)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 95.81029832714565
      }
    },
    {
      "page": 318,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 290",
          ""
        ],
        [
          "5.5",
          "On-Die Termination for Loopback Signals"
        ],
        [
          "The DDR5 DRAM includes ODT (On-Die Termination) termination resistance for the Loopback signals",
          ""
        ],
        [
          "LBDQS and LBDQ.",
          ""
        ],
        [
          "The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM",
          ""
        ],
        [
          "controller to turn on and off termination resistance for any target DRAM devices via MR setting.",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 41.21210301880077
      }
    },
    {
      "page": 318,
      "source": "table",
      "content": [
        [
          "",
          "VOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3"
        ],
        [
          "Mismatch LBDQS - LBDQ",
          ""
        ],
        [
          "",
          "VOMdc = 0.8* VDDQ \n0\n8\n% \n1,2,3,4"
        ],
        [
          "within device",
          ""
        ],
        [
          "NOTE 1",
          "The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if"
        ],
        [
          "",
          "temperature or voltage changes after calibration, see Chapter 6."
        ],
        [
          "NOTE 2",
          "Pull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration schemes may be used to achieve the"
        ],
        [
          "",
          "linearity spec shown in the table, e.g., calibration at 0.5*VDDQ and 0.95*VDDQ."
        ],
        [
          "NOTE 3 Measurement definition for RTT:tbd",
          ""
        ],
        [
          "NOTE 4",
          "Loopback ODT mismatch within device variation for a given component including LBDQS and LBDQ"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 88.88993523696806
      }
    },
    {
      "page": 319,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 390 — Absolute Maximum DC Ratings",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "Rating",
          "Units",
          "NOTE"
        ],
        [
          "VDD",
          "Voltage on VDD pin relative to Vss",
          "-0.3 ~ 1.4",
          "V",
          "1,3"
        ],
        [
          "VDDQ",
          "Voltage on VDDQ pin relative to Vss",
          "-0.3 ~ 1.4",
          "V",
          "1,3"
        ],
        [
          "VPP",
          "Voltage on VPP pin relative to Vss",
          "-0.3 ~ 2.1",
          "V",
          "4"
        ],
        [
          "VIN, VOUT",
          "Voltage on any pin relative to Vss",
          "-0.3 ~ 1.4",
          "V",
          "1,3,5"
        ],
        [
          "TSTG",
          "Storage Temperature",
          "-55 to +100",
          "°C",
          "1,2"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.30400272248224
      }
    },
    {
      "page": 319,
      "source": "table",
      "content": [
        [
          "VIN, VOUT",
          "-0.3 ~ 1.4\nV \n1,3,5\nVoltage on any pin relative to Vss"
        ],
        [
          "TSTG",
          "-55 to +100\n°C \n1,2\nStorage Temperature"
        ],
        [
          "NOTE 1",
          "Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress"
        ],
        [
          "",
          "rating only and functional operation of the device at these or any other conditions exceeding those indicated in the operational sections"
        ],
        [
          "",
          "of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability"
        ],
        [
          "NOTE 2",
          "Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please"
        ],
        [
          "",
          "refer to JESD51-2 standard."
        ],
        [
          "NOTE 3",
          "VDD and VDDQ must be within 300 mV of each other at all times. When VDD and VDDQ are less than 500 mV"
        ],
        [
          "NOTE 4",
          "VPP must be equal or greater than VDD/VDDQ at all times."
        ],
        [
          "NOTE 5",
          "Overshoot area above 1.5 V is specified in Section 8.3.4, Section 8.3.5, and Section 8.3.6."
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.76366770031555
      }
    },
    {
      "page": 319,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Z(f) Spec",
          "",
          ""
        ],
        [
          "",
          "",
          "Low Freq Voltage Spec",
          "",
          "",
          "",
          "Z(f) Spec",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Freq: 2Mhz to",
          "",
          ""
        ],
        [
          "",
          "",
          "Freq: DC to 2MHz",
          "",
          "",
          "",
          "Freq: 20Mhz",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "",
          "",
          "",
          "10Mhz",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "Min.\nTyp.\nMax.",
          "Unit",
          "Zmax",
          "Unit",
          "Zmax\nUnit",
          ""
        ],
        [
          "",
          "",
          "1.067   \n1.166",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VDD",
          "Device Supply Voltage",
          "1.1",
          "V",
          "10",
          "mOhm",
          "20\nmOhm",
          "1,2,3"
        ],
        [
          "",
          "",
          "(-3%)\n(+6%)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1.067   \n1.166",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VDDQ",
          "Supply Voltage for I/O",
          "1.1",
          "V",
          "10",
          "mOhm",
          "20\nmOhm",
          "1,2,3"
        ],
        [
          "",
          "",
          "(-3%)\n(+6%)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "1.746\n1.908",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "VPP",
          "Core Power Voltage",
          "1.8",
          "V",
          "10",
          "mOhm",
          "20\nmOhm",
          "3"
        ],
        [
          "",
          "",
          "(-3%)\n(+6%)",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 97.85727234887274
      }
    },
    {
      "page": 320,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 292"
        ],
        [
          "6.2   Recommended DC Operating Conditions (Cont’d)"
        ],
        [
          "A simplified electrical system load model for Z(F) with the general frequency response is shown in"
        ],
        [
          "Figure 172. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 320,
      "source": "table",
      "content": [
        [
          "Symbol",
          "Parameter\nRatings\nUnits\nNotes"
        ],
        [
          "",
          "Normal Operating Temperature Range\n0 to 85\n°C\n1,2,3"
        ],
        [
          "TOPER",
          ""
        ],
        [
          "",
          "Extended Operating Temperature Range\n85 to 95\n°C\n1,2,3,4"
        ],
        [
          "NOTE 1",
          "Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement condi-"
        ],
        [
          "",
          "tions, please refer to JESD51-2 standard."
        ],
        [
          "NOTE 2",
          "The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During"
        ],
        [
          "",
          "operation, the DRAM case temperature must be maintained between 0 to 85°C under all operating conditions."
        ],
        [
          "NOTE 3",
          "Operating Temperature for 3DS needs to be derated by the number of DRAM dies as: [TOPER – (2.5°C × log2N)], where"
        ],
        [
          "",
          "N is the number of the stacked dies."
        ],
        [
          "NOTE 4",
          "Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case"
        ],
        [
          "",
          "temperature. Full specifications are supported in this range, but the following additional conditions apply:"
        ],
        [
          "",
          "a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9us. It is also"
        ],
        [
          "",
          "possible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range. Please refer to"
        ],
        [
          "",
          "supplier’s datasheet and/or the DIMM SPD for option availability."
        ],
        [
          "",
          "b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual"
        ],
        [
          "",
          "Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0b and MR2 A7=1b) or enable the"
        ],
        [
          "",
          "optional Auto Self-Refresh mode (MR2 A6=1b and MR2 A7=0b). Please refer to the supplier’s datasheet and/or the"
        ],
        [
          "",
          "DIMM SPD for Auto Self-Refresh option availability. Extended Temperature Range support and tREFI requirements"
        ],
        [
          "",
          "in the Extended Temperature Range."
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99286696024892
      }
    },
    {
      "page": 321,
      "source": "table",
      "content": [
        [
          "7",
          "AC & DC Global Definitions"
        ],
        [
          "7.1",
          "Transmitter (Tx), Receiver (Rx) and Channel Definitions"
        ],
        [
          "TBD",
          ""
        ],
        [
          "7.2",
          "Bit Error Rate"
        ],
        [
          "7.2.1   Introduction",
          ""
        ],
        [
          "This section provides an overview of the Bit Error Rate (BER) and the desired Statistical Level of",
          ""
        ],
        [
          "Confidence.",
          ""
        ],
        [
          "7.2.2   General Equation",
          ""
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 72.89979118958954
      }
    },
    {
      "page": 322,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-\nDDR5"
        ],
        [
          "",
          "3200-4800\n5200-6400"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nNom\nMax\nMin\nNom\nMax"
        ],
        [
          "",
          "0.999* \n0.999* \n1.001* \n1.001*"
        ],
        [
          "",
          ""
        ],
        [
          "",
          "ps\n1000/f\n1\n1000/f\nUIAVG"
        ],
        [
          "",
          "nominal\nnominal\nnominal\nnominal"
        ],
        [
          "",
          "-\n-\n-"
        ],
        [
          "",
          "5.3x109\n5.3x109"
        ],
        [
          "",
          "UI\n-\n2\nNMin_UI_Validation"
        ],
        [
          "",
          "-\n-\n-\n-"
        ],
        [
          "",
          "E-16\nE-16"
        ],
        [
          "",
          "Events\n3,4,5\nBERLane"
        ],
        [
          "NOTE 1",
          "Average UI size, “f” is data rate"
        ],
        [
          "NOTE 2",
          "# of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level"
        ],
        [
          "",
          "at BER=E-9."
        ],
        [
          "NOTE 3",
          "This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not"
        ],
        [
          "",
          "be possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this"
        ],
        [
          "",
          "parameter has to be validated in selected systems using a suitable methodology as deemed by the platform."
        ],
        [
          "NOTE 4",
          "Bit Error Rate per lane. This is a raw bit error rate before any correction. This parameter is primarily used to determine electrical"
        ],
        [
          "",
          "margins during electrical analysis and measurements that are located between two interconnected devices."
        ],
        [
          "NOTE 5",
          "This is the minimum BER requirements for testing timing and voltage parameters listed in Input Clock Jitter, Rx DQS & DQ Voltage"
        ],
        [
          "",
          "Sensitivity, Rx DQS Jitter Sensitivity, Rx DQ Stressed Eye, Tx DQS Jitter, Tx DQ Jitter, and Tx DQ Stressed EH/EW specifications."
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.84583554928277
      }
    },
    {
      "page": 323,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 295"
        ],
        [
          "7.3",
          "Unit Interval and Jitter Definitions",
          ""
        ],
        [
          "This document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in",
          "",
          ""
        ],
        [
          "Rx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.",
          "",
          ""
        ],
        [
          "7.3.1   Unit Interval (UI)",
          "",
          ""
        ],
        [
          "The times at which the differential crossing points of the clock occur are defined at t1, t2, …, tn-1, tn,...,",
          "",
          ""
        ],
        [
          "tK. The UI at index “n” is defined as shown in <Bold>Figure 173 (with n=1,2,…) from an arbitrary time in",
          "",
          ""
        ],
        [
          "steady state, where n=0 is chosen as the starting crossing point.",
          "",
          ""
        ],
        [
          "Mathematical definition of UI is shown in Figure 173 and Figure 174.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 42.11119428302085
      }
    },
    {
      "page": 324,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 296"
        ],
        [
          "7.3.3   UI-UI Jitter Definition"
        ],
        [
          "UI-UI (read as “UI to UI”) jitter is defined to be the jitter between two consecutive UI as shown in"
        ],
        [
          "Figure 176."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 325,
      "source": "table",
      "content": [
        [
          "8",
          "AC & DC Input Measurement Levels"
        ],
        [
          "8.1",
          "Overshoot and Undershoot Specifications for CAC"
        ],
        [
          "TBD",
          ""
        ],
        [
          "8.2",
          "CA Rx Voltage and Timings"
        ],
        [
          "Note that the following spec assumes internal CA VREF. If the VREF is external, the specs will be",
          ""
        ],
        [
          "modified accordingly.",
          ""
        ],
        [
          "The command and address (CA) including CS input receiver compliance mask for voltage and timing is",
          ""
        ],
        [
          "",
          "shown in Figure 179. All CA, CS signals apply the same compliance mask and operate in single data rate"
        ],
        [
          "mode.",
          ""
        ],
        [
          "The CA input receiver mask for voltage and timing is shown in Figure 179 is applied across all CA pins.",
          ""
        ],
        [
          "The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the",
          ""
        ],
        [
          "DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the",
          ""
        ],
        [
          "valid data-eye.",
          ""
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 61.78996019557069
      }
    },
    {
      "page": 326,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          ""
        ],
        [
          "Page 298",
          "",
          "",
          ""
        ],
        [
          "8.2   CA Rx Voltage and Timings (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "CK_t, CK_c Data-in at DRAM Pin",
          "",
          ""
        ],
        [
          "",
          "Minimum CA Eye center aligned",
          "",
          ""
        ],
        [
          "",
          "CK_c",
          "",
          ""
        ],
        [
          "",
          "CK_t",
          "",
          ""
        ],
        [
          "",
          "Rx Mask",
          "",
          ""
        ],
        [
          "",
          "VcIVW\nCA",
          "",
          ""
        ],
        [
          "",
          "DRAM Pin",
          "",
          ""
        ],
        [
          "",
          "TcIVW",
          "",
          ""
        ],
        [
          "",
          "TcIVW for all CA signals is defined as centered on",
          "",
          ""
        ],
        [
          "",
          "the CK_t/CK_c crossing at the DRAM pin.",
          "",
          ""
        ],
        [
          "",
          "Figure 181 — CA Timings at the DRAM Pins",
          "",
          ""
        ],
        [
          "",
          "All of the timing terms in Figure 1 are measured from the CK_t/CK_c to the center (midpoint) of the",
          "",
          ""
        ],
        [
          "TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA (pin mid).",
          "",
          "",
          ""
        ],
        [
          "",
          "tr",
          "tf",
          ""
        ],
        [
          "",
          "Rx Mask",
          "",
          ""
        ],
        [
          "",
          "Vcent_CA(pin mid)",
          "",
          "VcIVW"
        ],
        [
          "",
          "TcIPW",
          "",
          ""
        ],
        [
          "NOTE 1",
          "SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic with tr and Tf range.",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 182 — CA TcIPW and SRIN_cIVW Definition (for Each Input Pulse)",
          ""
        ],
        [
          "",
          "",
          "VIHL_AC(min)/2",
          ""
        ],
        [
          "",
          "Vcent_CA",
          "",
          ""
        ],
        [
          "",
          "Rx Mask\nRx Mask\nRx Mask",
          "VcIVW",
          ""
        ],
        [
          "",
          "",
          "VIHL_AC(min)/2",
          ""
        ],
        [
          "",
          "",
          "Figure 183 — CA VIHL_AC Definition (for Each Input Pulse)",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 82.38132316760183
      }
    },
    {
      "page": 327,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Rx Mask voltage - p-p",
          "VciVW\n-\n140\n-\n140\n-\n140\n-\n130\n-\n130\nmV\n1,2,4"
        ],
        [
          "",
          "1,2,3,4,"
        ],
        [
          "Rx Timing Window",
          "TcIVW\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\nUI*"
        ],
        [
          "",
          "8"
        ],
        [
          "CA Input Pulse Amplitude",
          "VIHL_AC\n-\n160\n-\n160\n-\n160\n-\n150\n-\n150\nmV\n7"
        ],
        [
          "CA Input Pulse Width",
          "TcIPW\n0.58\n0.58\n0.58\n0.58\n0.58\nUI*\n5,8"
        ],
        [
          "Input Slew Rate over",
          ""
        ],
        [
          "",
          "SRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6"
        ],
        [
          "VcIVW",
          ""
        ],
        [
          "NOTE 1",
          "CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift."
        ],
        [
          "NOTE 2",
          "Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid)."
        ],
        [
          "NOTE 3",
          "Rx differential CA to CK jitter total timing window at the VcIVW voltage levels."
        ],
        [
          "NOTE 4",
          "Defined over the CA internal VREF range. The Rx mask at the pin must be within the internal VREF CA range irrespective of the input"
        ],
        [
          "",
          "signal common mode."
        ],
        [
          "NOTE 5",
          "CA only minimum input pulse width defined at the Vcent_CA(pin mid)."
        ],
        [
          "NOTE 6",
          "Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid)."
        ],
        [
          "NOTE 7",
          "VIHL_AC does not have to be met when no transitions are occurring."
        ],
        [
          "NOTE 8",
          "* UI=tCK(avg)min"
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.223080222445
      }
    },
    {
      "page": 327,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "",
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Rx Mask voltage - p-p",
          "VciVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,4"
        ],
        [
          "",
          "1,2,3,4,"
        ],
        [
          "Rx Timing Window",
          "TcIVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI*"
        ],
        [
          "",
          "8"
        ],
        [
          "CA Input Pulse Amplitude",
          "VIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n7"
        ],
        [
          "CA Input Pulse Width",
          "TcIPW\nTBD\nTBD\nTBD\nTBD\nUI*\n5,8"
        ],
        [
          "Input Slew Rate over",
          ""
        ],
        [
          "",
          "SRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6"
        ],
        [
          "VcIVW",
          ""
        ],
        [
          "NOTE 1",
          "1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift."
        ],
        [
          "NOTE 2",
          "Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid)."
        ],
        [
          "NOTE 3",
          "Rx differential CA to CK jitter total timing window at the VcIVW voltage levels."
        ],
        [
          "NOTE 4",
          "Defined over the CA internal VREF range. The Rx mask at the pin must be within the internal VREF CA range irrespective of the input"
        ],
        [
          "",
          "signal common mode."
        ],
        [
          "NOTE 5",
          "CA only minimum input pulse width defined at the Vcent_CA(pin mid)."
        ],
        [
          "NOTE 6",
          "Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid)."
        ],
        [
          "NOTE 7",
          "VIHL_AC does not have to be met when no transitions are occurring."
        ],
        [
          "* UI=tck(avg)min",
          ""
        ]
      ],
      "meta": {
        "rows": 21,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.07727199378503
      }
    },
    {
      "page": 328,
      "source": "table",
      "content": [
        [
          "",
          "Table 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "DDR5-",
          "",
          "",
          "DDR5-",
          "DDR5-",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "3200",
          "",
          "3600",
          "4000",
          "",
          "",
          "4400",
          "",
          "4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.9999",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DRAM Reference",
          "",
          "0.9999*",
          "1.0001*",
          "0.9999*",
          "1.0001*",
          "0.9999*",
          "1.0001*",
          "",
          "1.0001*",
          "0.9999*",
          "1.0001*",
          "",
          ""
        ],
        [
          "",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "*",
          "",
          "",
          "",
          "MHz",
          "1,11"
        ],
        [
          "clock frequency",
          "",
          "f0",
          "f0",
          "f0",
          "f0",
          "f0",
          "f0",
          "",
          "f0",
          "f0",
          "f0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "f0",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.05",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Duty Cycle Error",
          "tCK_Duty_UI_Error",
          "-",
          "0.05",
          "-",
          "0.05",
          "-",
          "",
          "-",
          "0.05",
          "",
          "0.05",
          "UI",
          "1,4,11"
        ],
        [
          "Rj RMS value of 1-",
          "tCK_1UI_R-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          ""
        ],
        [
          "",
          "",
          "-",
          "0.0037",
          "-",
          "0.0037",
          "-",
          "0.0037",
          "-",
          "0.0037",
          "-",
          "0.0037",
          "",
          "3,5,11"
        ],
        [
          "UI Jitter",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          ""
        ],
        [
          "Dj pp value of 1-UI",
          "tCK_1UI_D-",
          "-",
          "",
          "-",
          "0.030",
          "-",
          "0.030",
          "-",
          "0.030",
          "-",
          "0.030",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.030",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          "3,6,11"
        ],
        [
          "Jitter",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCK_1UI_T-",
          "-",
          "",
          "-",
          "0.090",
          "-",
          "0.090",
          "-",
          "0.090",
          "-",
          "0.090",
          "",
          ""
        ],
        [
          "Tj value of 1-UI Jitter",
          "",
          "",
          "0.090",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          "3,6,11"
        ],
        [
          "",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rj RMS value of N-",
          "tCK_NUI_R-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "UI",
          ""
        ],
        [
          "UI Jitter, where",
          "j_NoBUJ,",
          "",
          "0.0040",
          "",
          "0.0040",
          "",
          "0.0040",
          "",
          "0.0040",
          "",
          "0.0040",
          "",
          "3,7,11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          ""
        ],
        [
          "N=2,3",
          "where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCK_NUI_D-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Dj pp value of N-UI",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "",
          ""
        ],
        [
          "",
          "j_NoBUJ,",
          "",
          "0.074",
          "",
          "0.074",
          "",
          "0.074",
          "",
          "0.074",
          "",
          "0.074",
          "UI",
          "3,7,11"
        ],
        [
          "Jitter, where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCK_NUI_T-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Tj value of N-UI Jit-",
          "",
          "-",
          "",
          "-",
          "0.140",
          "-",
          "0.140",
          "-",
          "0.140",
          "-",
          "0.140",
          "",
          ""
        ],
        [
          "",
          "j_NoBUJ, where",
          "",
          "0.140",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          "3,8,11"
        ],
        [
          "ter, where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCK_NUI_R-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rj RMS value of N-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "j_NoBUJ,",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "3,9,11,"
        ],
        [
          "UI Jitter, where",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "where",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          "12"
        ],
        [
          "N=4,5,6,...,30",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "N=4,5,6,...,30",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 44,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 96.46399470619953
      }
    },
    {
      "page": 329,
      "source": "table",
      "content": [
        [
          "DDR5-\nDDR5-\nDDR5-\nDDR5-\nDDR5-"
        ],
        [
          "3200\n3600\n4000\n4400\n4800"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "tCK_NUI_D-"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nDj pp value of N-UI \n3,10,11,"
        ],
        [
          "UI\nj_NoBUJ, where"
        ],
        [
          "12\nJitter, N=4,5,6,...,30"
        ],
        [
          "N=4,5,6,...,30"
        ],
        [
          "tCK_NUI_T-"
        ],
        [
          "-\n-\n-\n-\n-\nTj value of N-UI Jit-\n3,10,11,"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\nj_NoBUJ, where"
        ],
        [
          "12\nter, N=4,5,6,...,30"
        ],
        [
          "N=4,5,6,...,30"
        ],
        [
          "NOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600"
        ],
        [
          "NOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock"
        ],
        [
          "NOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "socket in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within"
        ],
        [
          "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,"
        ],
        [
          "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group"
        ],
        [
          "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the"
        ],
        [
          "corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one"
        ],
        [
          "of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude"
        ],
        [
          "would equal absolute difference between average of all UI and average of all even UI."
        ],
        [
          "NOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction"
        ],
        [
          "of DCD"
        ],
        [
          "NOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-"
        ],
        [
          "Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done"
        ],
        [
          "after software correction of DCD"
        ],
        [
          "NOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac"
        ],
        [
          "fitting, after software correction of DCD"
        ],
        [
          "NOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done"
        ],
        [
          "after software correction of DCD"
        ],
        [
          "NOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-"
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999989
      }
    },
    {
      "page": 329,
      "source": "table",
      "content": [
        [
          "NOTE 8",
          "Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac"
        ],
        [
          "",
          "fitting, after software correction of DCD"
        ],
        [
          "NOTE 9",
          "Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done"
        ],
        [
          "",
          "after software correction of DCD"
        ],
        [
          "NOTE 10",
          "Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-"
        ],
        [
          "",
          "Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 11",
          "The validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 12",
          "If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered"
        ],
        [
          "",
          "optional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999999
      }
    },
    {
      "page": 329,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "5200",
          "",
          "",
          "5600",
          "",
          "",
          "6000",
          "",
          "",
          "6400",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "",
          "Max",
          "Min",
          "",
          "Max",
          "Min",
          "",
          "Max",
          "Min",
          "",
          "Max",
          "",
          ""
        ],
        [
          "DRAM Reference clock",
          "",
          "0.9999*",
          "",
          "1.0001*",
          "0.9999*",
          "",
          "1.0001*",
          "0.9999*",
          "",
          "1.0001*",
          "0.9999*",
          "",
          "1.0001*",
          "",
          ""
        ],
        [
          "",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "MHz",
          "1,11"
        ],
        [
          "frequency",
          "",
          "f0",
          "",
          "f0",
          "f0",
          "",
          "f0",
          "f0",
          "",
          "f0",
          "f0",
          "",
          "f0",
          "",
          ""
        ],
        [
          "Duty Cycle Error",
          "tCK_Duty_UI_Error",
          "-",
          "",
          "TBD",
          "-",
          "",
          "TBD",
          "-",
          "",
          "TBD",
          "-",
          "",
          "TBD",
          "UI",
          "1,4,11"
        ],
        [
          "",
          "",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "UI",
          ""
        ],
        [
          "Rj RMS value of 1-UI Jitter",
          "tCK_1UI_Rj_NoBUJ",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "",
          "3,5,11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          ""
        ],
        [
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "",
          ""
        ],
        [
          "Dj pp value of 1-UI Jitter",
          "tCK_1UI_Dj_NoBUJ",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "UI",
          "3,6,11"
        ],
        [
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "",
          ""
        ],
        [
          "Tj value of 1-UI Jitter",
          "tCK_1UI_Tj_NoBUJ",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "UI",
          "3,6,11"
        ],
        [
          "Rj RMS value of N-UI Jit-",
          "tCK_NUI_Rj_NoBUJ,",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "UI",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "3,7,11"
        ],
        [
          "ter, where N=2,3",
          "where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          ""
        ],
        [
          "Dj pp value of N-UI Jitter,",
          "tCK_NUI_Dj_NoBUJ,",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "UI",
          "3,7,11"
        ],
        [
          "where N=2,3",
          "where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Tj value of N-UI Jitter,",
          "tCK_NUI_Tj_NoBUJ,",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "UI",
          "3,8,11"
        ],
        [
          "where N=2,3",
          "where N=2,3",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rj RMS value of N-UI Jit-",
          "tCK_NUI_Rj_NoBUJ,",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "-",
          "",
          "",
          "UI",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "",
          "TBD",
          "",
          "3,9,11,12"
        ],
        [
          "ter, where N=4,5,6,...,30",
          "where N=4,5,6,...,30",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(RMS)",
          ""
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 16,
        "flavor": "stream",
        "accuracy": 93.8011943720759
      }
    },
    {
      "page": 330,
      "source": "table",
      "content": [
        [
          "DDR5-\nDDR5-\nDDR5-\nDDR5-"
        ],
        [
          "5200\n5600\n6000\n6400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "-\n-\n-\n-\nDj pp value of N-UI Jitter, \ntCK_NUI_Dj_NoBUJ,"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12"
        ],
        [
          "N=4,5,6,...,30\nwhere N=4,5,6,...,30"
        ],
        [
          "-\n-\n-\n-\nTj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ,"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12"
        ],
        [
          "N=4,5,6,...,30\nwhere N=4,5,6,...,30"
        ],
        [
          "NOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600"
        ],
        [
          "NOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock"
        ],
        [
          "NOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket"
        ],
        [
          "in transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within"
        ],
        [
          "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,"
        ],
        [
          "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group of"
        ],
        [
          "selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the"
        ],
        [
          "corresponding Rx receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when one"
        ],
        [
          "of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude"
        ],
        [
          "would equal absolute difference between average of all UI and average of all even UI."
        ],
        [
          "NOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of"
        ],
        [
          "DCD"
        ],
        [
          "NOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-"
        ],
        [
          "Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done"
        ],
        [
          "after software correction of DCD"
        ],
        [
          "NOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac"
        ],
        [
          "fitting, after software correction of DCD"
        ],
        [
          "NOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done"
        ],
        [
          "after software correction of DCD"
        ],
        [
          "NOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-"
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 330,
      "source": "table",
      "content": [
        [
          "NOTE 8",
          "Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac"
        ],
        [
          "",
          "fitting, after software correction of DCD"
        ],
        [
          "NOTE 9",
          "Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done"
        ],
        [
          "",
          "after software correction of DCD"
        ],
        [
          "NOTE 10",
          "Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-"
        ],
        [
          "",
          "Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 11",
          "The validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 12",
          "If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered"
        ],
        [
          "",
          "optional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16"
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999999
      }
    },
    {
      "page": 331,
      "source": "table",
      "content": [
        [
          "Tj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ, \n-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12"
        ],
        [
          "N=4,5,6,...,30\nwhere N=4,5,6,...,30"
        ],
        [
          "NOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600"
        ],
        [
          "NOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock"
        ],
        [
          "NOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in"
        ],
        [
          "many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is"
        ],
        [
          "present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small"
        ],
        [
          "group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as"
        ],
        [
          "to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling"
        ],
        [
          "analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between"
        ],
        [
          "average of all UI and average of all even UI."
        ],
        [
          "NOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of"
        ],
        [
          "DCD"
        ],
        [
          "NOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of"
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999991
      }
    },
    {
      "page": 331,
      "source": "table",
      "content": [
        [
          "6800\n7200\n7600\n8000\n8400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "DRAM Reference clock \n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*"
        ],
        [
          "MHz\n1,11\ntCK"
        ],
        [
          "f0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nfrequency"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,4,11\nDuty Cycle Error \ntCK_Duty_UI_Error"
        ],
        [
          "UI\nRj RMS value of 1-UI \nTBD\nTBD\nTBD\nTBD\nTBD"
        ],
        [
          "-\n-\n-\n-\n-\n3,5,11\ntCK_1UI_Rj_NoBUJ"
        ],
        [
          "(RMS)\nJitter"
        ],
        [
          "-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,6,11\nDj pp value of 1-UI Jitter\ntCK_1UI_Dj_NoBUJ"
        ],
        [
          "-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,6,11\nTj value of 1-UI Jitter\ntCK_1UI_Tj_NoBUJ"
        ],
        [
          "UI\nRj RMS value of N-UI \ntCK_NUI_Rj_NoBUJ,\n-\n-\n-\n-\n-"
        ],
        [
          "3,7,11\nTBD\nTBD\nTBD\nTBD\nTBD"
        ],
        [
          "(RMS)\nJitter, where N=2,3\nwhere N=2,3"
        ],
        [
          "Dj pp value of N-UI Jitter, \ntCK_NUI_Dj_NoBUJ,\n-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,7,11"
        ],
        [
          "where N=2,3\nwhere N=2,3"
        ],
        [
          "Tj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ, \n-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,8,11"
        ],
        [
          "where N=2,3\nwhere N=2,3"
        ],
        [
          "Rj RMS value of N-UI"
        ],
        [
          "UI\ntCK_NUI_Rj_NoBUJ,\n-\n-\n-\n-\n-"
        ],
        [
          "3,9,11,12\nTBD\nTBD\nTBD\nTBD\nTBD\nJitter, where"
        ],
        [
          "(RMS)\nwhere N=4,5,6,...,30"
        ],
        [
          "N=4,5,6,...,30"
        ],
        [
          "Dj pp value of N-UI Jitter, \ntCK_NUI_Dj_NoBUJ, \n-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12"
        ],
        [
          "N=4,5,6,...,30\nwhere N=4,5,6,...,30"
        ],
        [
          "Tj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ, \n-\n-\n-\n-\n-"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12"
        ],
        [
          "N=4,5,6,...,30\nwhere N=4,5,6,...,30"
        ],
        [
          "NOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600"
        ],
        [
          "NOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock"
        ],
        [
          "NOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter measurement setup, in"
        ],
        [
          "many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns. When a socket is"
        ],
        [
          "present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small"
        ],
        [
          "group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining Tx lanes send patterns to the corresponding Rx receivers so as"
        ],
        [
          "to excite realistic on-die noise profile from device switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling"
        ],
        [
          "analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 4\nDuty Cycle Error defined as absolute difference between average value of all UI with that of average of odd UI, which in magnitude would equal absolute difference between"
        ],
        [
          "average of all UI and average of all even UI."
        ],
        [
          "NOTE 5\nRj RMS value of 1-UI jitter without BUJ, but on-die system-like noise present. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 6\nDj pp value of 1-UI jitter (after software assisted DCC). Without BUJ, but on-die system like noise present. Dj indicates Djdd of dual-Dirac fitting, after software correction of"
        ],
        [
          "DCD"
        ],
        [
          "NOTE 7\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 8\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac fitting, after software correction of DCD"
        ],
        [
          "NOTE 9\nRj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of"
        ],
        [
          "DCD"
        ],
        [
          "NOTE 11\nThe validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for"
        ],
        [
          "BER of 1E-16"
        ]
      ],
      "meta": {
        "rows": 55,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000031
      }
    },
    {
      "page": 332,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 304",
          ""
        ],
        [
          "8.4\nDifferential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX)",
          ""
        ],
        [
          "VDDQ",
          ""
        ],
        [
          "CK_t",
          ""
        ],
        [
          "VIX_CK",
          ""
        ],
        [
          "Vswing / 2\nVIX_CK",
          ""
        ],
        [
          "CK_c",
          ""
        ],
        [
          "VSSQ",
          ""
        ],
        [
          "Figure 185 — VIX Definition (CK)",
          ""
        ],
        [
          "Table 400 — Crosspoint Voltage (VIX) for Differential Input Clock",
          ""
        ],
        [
          "DDR5-3200 - 4800\nDDR5-5200 - 6400\nDDR5-6800 - 8400",
          ""
        ],
        [
          "Parameter\nSymbol\nUnit",
          "Notes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax",
          ""
        ],
        [
          "Clock differential input",
          ""
        ],
        [
          "VIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n%",
          "1,2"
        ],
        [
          "crosspoint voltage ratio",
          ""
        ],
        [
          "NOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
          ""
        ],
        [
          "NOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiff)*100%, where Vdiff = |CK_t voltage - CK_c voltage|",
          ""
        ],
        [
          "Table 401 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-5200 to 6400",
          ""
        ],
        [
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400",
          ""
        ],
        [
          "Parameter\nSymbol\nUnit",
          "Notes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
          ""
        ],
        [
          "Clock differential input",
          ""
        ],
        [
          "VIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%",
          "1,2"
        ],
        [
          "crosspoint voltage ratio",
          ""
        ],
        [
          "NOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
          ""
        ],
        [
          "NOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2",
          ""
        ],
        [
          "Table 402 — Crosspoint Voltage (VIX) for Differential Input Clock for DDR5-6800 to 8400",
          ""
        ],
        [
          "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400",
          ""
        ],
        [
          "Parameter\nSymbol",
          "Unit Notes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
          ""
        ],
        [
          "Clock differential input",
          ""
        ],
        [
          "VIX_CK_Ratio\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n%\ncrosspoint voltage",
          "1,2"
        ],
        [
          "ratio",
          ""
        ],
        [
          "NOTE 1\nThe VIX_CK voltage is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI",
          ""
        ],
        [
          "NOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          ""
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.5970806683781
      }
    },
    {
      "page": 333,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 305"
        ],
        [
          "8.5",
          "Differential Input Clock Voltage Sensitivity",
          ""
        ],
        [
          "The differential input clock voltage sensitivity test provides the methodology for testing the receiver’s",
          "",
          ""
        ],
        [
          "sensitivity to clock by varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj,",
          "",
          ""
        ],
        [
          "Dj, DCD) and crosstalk noise. This specifies the Rx voltage sensitivity requirement. The system input",
          "",
          ""
        ],
        [
          "swing to the DRAM must be larger than the DRAM Rx at the specified BER",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 53.14446730749687
      }
    },
    {
      "page": 334,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 306",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "8.5.1   Differential Input Clock Voltage Sensitivity Parameter (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 405 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DDR5-6800\nDDR5-7200\nDDR5-7600",
          "DDR5-8000",
          "",
          "",
          "DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Input Clock Voltage",
          "-\n-",
          "-",
          "",
          "-",
          "",
          "",
          ""
        ],
        [
          "",
          "VRx_CK\n-\nTBD\nTBD\nTBD",
          "",
          "TBD",
          "",
          "TBD",
          "mV",
          "1,2"
        ],
        [
          "Sensitivity (differential pp)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Refer to the minimum BER requirements for DDR5",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "The validation methodology for this parameter will be covered in future ballot(s)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Differential Input Voltage: CK_t, CK_c",
          "VRx_CK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Time",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Figure 187 — VRx_CK",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "8.5.2   Differential Input Voltage Levels for Clock",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 406 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-3200 to DDR5-6400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5",
          "",
          ""
        ],
        [
          "",
          "From\nParameter",
          "",
          "",
          "",
          "",
          "",
          "Note"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3200-6400",
          "",
          ""
        ],
        [
          "",
          "Differential input high measurement level (CK_t, CK_c)\nVIHdiffCK",
          "",
          "",
          "",
          "0.75 x Vdiffpk-pk",
          "",
          "1,2"
        ],
        [
          "",
          "Differential input low measurement level (CK_t, CK_c)\nVILdiffCK",
          "",
          "",
          "",
          "0.25 x Vdiffpk-pk",
          "",
          "1,2"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pk defined in Figure 188",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "All parameters are defined over the entire clock common mode range",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 407 — Differential Clock (CK_t, CK_c) Input Levels for DDR5-6800 to DDR5-6800",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5",
          "",
          ""
        ],
        [
          "",
          "From\nParameter",
          "",
          "",
          "",
          "",
          "",
          "Note"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "6800-8400",
          "",
          ""
        ],
        [
          "",
          "Differential input high measurement level (CK_t, CK_c)\nVIHdiffCK",
          "",
          "",
          "",
          "0.75 x Vdiffpk-pk",
          "",
          "1,2"
        ],
        [
          "",
          "Differential input low measurement level (CK_t, CK_c)\nVILdiffCK",
          "",
          "",
          "",
          "0.25 x Vdiffpk-pk",
          "",
          "1,2"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pk defined in Figure 188",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "All parameters are defined over the entire clock common mode range",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 87.72094198729278
      }
    },
    {
      "page": 335,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 307"
        ],
        [
          "",
          "8.5.3   Differential Input Slew Rate Definition for Clock (CK_t, CK_c)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 188 and",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Tables 408 through 410.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "VIHdiffCK"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Vdiffpk-pk"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "VILdiffCK"
        ],
        [
          "delta TFdiff",
          "",
          "delta TRdiff",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Figure 188 — Differential Input Slew Rate Definition for CK_t, CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 408 — Differential Input Slew Rate Definition for CK_t, CK_c",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Measured",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "",
          "",
          "",
          "",
          "",
          "Defined by\nNotes"
        ],
        [
          "",
          "",
          "From",
          "",
          "To",
          "",
          ""
        ],
        [
          "Differential Input slew rate for rising edge",
          "",
          "VILdiffCK",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "VIHdiffCK",
          "",
          "(VIHdiffCK - VILdiffCK) /deltaTRdiff"
        ],
        [
          "(CK_t - CK_c)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Differential Input slew rate for falling edge",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VIHdiffCK",
          "",
          "VILdiffCK",
          "",
          "(VIHdiffCK - VILdiffCK) /deltaTFdiff"
        ],
        [
          "(CK_t - CK_c)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 409 — Differential Input Slew Rate for CK_t, CK_c for DDR5-3200 to DDR5-4800",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DDR5-3200",
          "",
          "DDR5-3600",
          "DDR5-4000",
          "",
          "DDR5-4400\nDDR5-4800"
        ],
        [
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "Unit\nNotes"
        ],
        [
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max\nMin",
          "Max\nMin\nMax"
        ],
        [
          "Differential Input Slew \nSRIdif-",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "14",
          "2",
          "14",
          "2\n14",
          "",
          "2\n14\n2\n14\nV/ns"
        ],
        [
          "Rate for CK_t, CK_c\nf_CK",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 410 — Differential Input Slew Rate for CK_t, CK_c for DDR5-5200 to DDR5-6400",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-5200",
          "",
          "DDR5-5600",
          "DDR5-6000",
          "DDR5-6400"
        ],
        [
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "Unit\nNotes"
        ],
        [
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max\nMin\nMax"
        ],
        [
          "Differential Input Slew Rate",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "SRIdiff_CK",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD\nTBD\nTBD\nV/ns"
        ],
        [
          "for CK_t, CK_c",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 411 — Differential Input Slew Rate for CK_t, CK_c for DDR5-6800 to DDR5-8400",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DDR5-6800",
          "DDR5-7200",
          "",
          "DDR5-7600",
          "",
          "DDR5-8000\nDDR5-8400"
        ],
        [
          "Symbo",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "",
          "",
          "",
          "",
          "",
          "Unit\nNotes"
        ],
        [
          "l",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min\nMax\nMin\nMax"
        ],
        [
          "Differential Input Slew \nSRIdiff",
          "",
          "",
          "",
          "",
          "",
          "V/"
        ],
        [
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD\nTBD",
          "TBD\nTBD\nTBD"
        ],
        [
          "Rate for CK_t, CK_c\n_CK",
          "",
          "",
          "",
          "",
          "",
          "ns"
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 45,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 88.0575292851942
      }
    },
    {
      "page": 336,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 308",
          ""
        ],
        [
          "8.6",
          "Rx DQS Jitter Sensitivity"
        ],
        [
          "The receiver DQS jitter sensitivity test provides the methodology for testing the receiver’s strobe",
          ""
        ],
        [
          "sensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input",
          ""
        ],
        [
          "without adding jitter, noise and ISI to the data. The receiver must pass the appropriate BER rate when no",
          ""
        ],
        [
          "cross-talk nor ISI is applied, and must pass through the combination of applied DCD and Rj.",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 38.4662401668871
      }
    },
    {
      "page": 336,
      "source": "table",
      "content": [
        [
          "",
          "Table 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200",
          "",
          "",
          "DDR5-4000",
          "DDR5-4400",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "3600",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min\nMax",
          "Min",
          "Max",
          "Min\nMax",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "-",
          "-",
          "-",
          "-",
          "",
          "1,2,3,8,"
        ],
        [
          "DQ Timing Width",
          "tRx_DQ_tMargin",
          "0.900\n-",
          "0.875",
          "",
          "0.825",
          "0.825",
          "0.825",
          "UI",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "Degradation of timing width",
          "tRx_DQ_tMar-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,4,8,9,"
        ],
        [
          "",
          "",
          "-",
          "-",
          "",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "compared to tRx_DQ_tMargin,",
          "gin_DQS_DCD",
          "0.06",
          "",
          "0.06",
          "0.06",
          "0.06",
          "0.06",
          "UI",
          "10"
        ],
        [
          "with DCD injection in DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Degradation of timing width",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,5,8,9,"
        ],
        [
          "",
          "tRx_DQ_tMar-",
          "-",
          "-",
          "",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "compared to tRx_DQ _tMargin,",
          "",
          "0.09",
          "",
          "0.09",
          "0.09",
          "0.09",
          "0.09",
          "UI",
          "10"
        ],
        [
          "",
          "gin_DQS_Rj",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "with Rj injection in DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.38711013352741
      }
    },
    {
      "page": 337,
      "source": "table",
      "content": [
        [
          "in DQS",
          ""
        ],
        [
          "",
          "1,7,8,9,"
        ],
        [
          "Delay of any data lane relative",
          ""
        ],
        [
          "",
          "1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n10\ntRx_DQS2DQ"
        ],
        [
          "to the DQS_t/DQS_c crossing",
          ""
        ],
        [
          "NOTE 1",
          "Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter"
        ],
        [
          "NOTE 2",
          "Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up"
        ],
        [
          "",
          "to 5% if tRx_DQ_tMargin exceeds the spec by 5% or more"
        ],
        [
          "NOTE 3",
          "DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9"
        ],
        [
          "NOTE 4 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe",
          ""
        ],
        [
          "",
          "DQS  compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS"
        ],
        [
          "",
          "Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 “1s” and 3 “0s”"
        ],
        [
          "NOTE 5 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe",
          ""
        ],
        [
          "",
          "DQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter"
        ],
        [
          "",
          "Sensitivity Testing."
        ],
        [
          "NOTE 6 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded",
          ""
        ],
        [
          "",
          "strobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for"
        ],
        [
          "",
          "Rx DQS Jitter Sensitivity Testing."
        ],
        [
          "NOTE 7",
          "Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects"
        ],
        [
          "",
          "of data clock mismatches in Tx and on the medium connecting Tx and Rx."
        ],
        [
          "NOTE 8",
          "All measurements at BER=E-9"
        ],
        [
          "NOTE 9",
          "This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing"
        ],
        [
          "NOTE 10",
          "The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 90.24637557454342
      }
    },
    {
      "page": 337,
      "source": "table",
      "content": [
        [
          "Table 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 (Cont’d)"
        ],
        [
          "BER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter"
        ],
        [
          "DDR5-"
        ],
        [
          "DDR5-3200\nDDR5-4000\nDDR5-4400\nDDR5-4800"
        ],
        [
          "3600"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Degradation of timing width"
        ],
        [
          "1,2,6,8,"
        ],
        [
          "-\n-\n-\n-\n-\ncompared to tRx_DQ_tMargin, \ntRx_DQ_tMar-"
        ],
        [
          "0.15\n0.15\n0.15\n0.15\n0.15\nUI\n9,10"
        ],
        [
          "with both DCD and Rj injection \ngin_DQS_DCD_Rj"
        ],
        [
          "in DQS"
        ],
        [
          "1,7,8,9,"
        ],
        [
          "Delay of any data lane relative"
        ],
        [
          "1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n10\ntRx_DQS2DQ"
        ],
        [
          "to the DQS_t/DQS_c crossing"
        ],
        [
          "NOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter"
        ],
        [
          "NOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up"
        ],
        [
          "to 5% if tRx_DQ_tMargin exceeds the spec by 5% or more"
        ],
        [
          "NOTE 3\nDQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9"
        ],
        [
          "NOTE 4 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe"
        ],
        [
          "DQS  compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS"
        ],
        [
          "Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 “1s” and 3 “0s”"
        ],
        [
          "NOTE 5 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe"
        ],
        [
          "DQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter"
        ],
        [
          "Sensitivity Testing."
        ],
        [
          "NOTE 6 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded"
        ],
        [
          "strobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for"
        ],
        [
          "Rx DQS Jitter Sensitivity Testing."
        ],
        [
          "NOTE 7\nDelay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects"
        ],
        [
          "of data clock mismatches in Tx and on the medium connecting Tx and Rx."
        ],
        [
          "NOTE 8\nAll measurements at BER=E-9"
        ],
        [
          "NOTE 9\nThis test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing"
        ],
        [
          "NOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ],
        [
          "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999984
      }
    },
    {
      "page": 337,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "DDR5-5200",
          "DDR5-5600",
          "DDR5-6000",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "",
          "Symbol",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "Min\nMax",
          "Min\nMax",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "-",
          "-",
          "-",
          "-",
          "",
          "1,2,3,8,9,"
        ],
        [
          "DQ Timing Width",
          "",
          "tRx_DQ_tMargin",
          "0.850",
          "0.850",
          "0.850",
          "0.850",
          "UI",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "Degradation of timing width com-",
          "",
          "tRx_DQ_tMargin_D-",
          "",
          "",
          "",
          "",
          "",
          "1,4,8,9,"
        ],
        [
          "",
          "",
          "",
          "-",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "pared to tRx_DQ_tMargin, with",
          "QS_DCD",
          "",
          "0.05",
          "0.05",
          "0.05",
          "0.05",
          "UI",
          "10"
        ],
        [
          "DCD injection in DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Degradation of timing width com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,5,8,9,"
        ],
        [
          "",
          "",
          "tRx_DQ_tMargin_D-",
          "-",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "pared to tRx_DQ _tMargin, with Rj",
          "",
          "",
          "0.075",
          "0.075",
          "0.075",
          "0.075",
          "UI",
          "10"
        ],
        [
          "",
          "QS_Rj",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "injection in DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.25617418387752
      }
    },
    {
      "page": 338,
      "source": "table",
      "content": [
        [
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Degradation of timing width com-\n1,2,6,8,9,"
        ],
        [
          "-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\ntRx_DQ_tMargin_D-"
        ],
        [
          "UI\n10\npared to tRx_DQ_tMargin, with"
        ],
        [
          "QS_DCD_Rj"
        ],
        [
          "both DCD and Rj injection in DQS"
        ],
        [
          "1,7,8,9,"
        ],
        [
          "Delay of any data lane relative to"
        ],
        [
          "1\n3\n1\n3\n1\n3\n1\n3\nUI\n10\ntRx_DQS2DQ"
        ],
        [
          "the DQS_t/DQS_c crossing"
        ],
        [
          "NOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter"
        ],
        [
          "NOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up"
        ],
        [
          "to 5% if tRx_DQ_tMargin exceeds the spec by 5% or more"
        ],
        [
          "NOTE 3\nDQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9"
        ],
        [
          "NOTE 4 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe"
        ],
        [
          "DQS compared to tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS"
        ],
        [
          "Jitter Sensitivity Testing. Test using clock-like pattern of repeating 3 “1s” and 3 “0s”"
        ],
        [
          "NOTE 5 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe"
        ],
        [
          "DQS measured at BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter"
        ],
        [
          "Sensitivity Testing."
        ],
        [
          "NOTE 6 Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded"
        ],
        [
          "strobe DQS measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for"
        ],
        [
          "Rx DQS Jitter Sensitivity Testing."
        ],
        [
          "NOTE 7\nDelay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects"
        ],
        [
          "of data clock mismatches in Tx and on the medium connecting Tx and Rx."
        ],
        [
          "NOTE 8\nAll measurements at BER=E-9"
        ],
        [
          "NOTE 9\nThis test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing"
        ],
        [
          "NOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ],
        [
          "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999986
      }
    },
    {
      "page": 339,
      "source": "table",
      "content": [
        [
          "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "-\n-\n-\n-\n-\n1,2,3,8,"
        ],
        [
          "0.850\n0.850\n0.850\n0.850\n0.850\nUI\nDQ Timing Width\ntRx_DQ_tMargin"
        ],
        [
          "9,10"
        ],
        [
          "tRx_DQ_tMargin_\nDegradation of timing width"
        ],
        [
          "1,4,8,9,"
        ],
        [
          "-\n-\n-\n-\n-\nDQS_DCD"
        ],
        [
          "10\n0.05\n0.05\n0.05\n0.05\n0.05\nUI\ncompared to tRx_DQ_tMargin,"
        ],
        [
          "with DCD injection in DQS"
        ],
        [
          "Degradation of timing width"
        ],
        [
          "1,5,8,9,"
        ],
        [
          "compared to tRx_DQ \ntRx_DQ_tMargin_\n-\n0.07\n-\n0.07\n-\n-\n-"
        ],
        [
          "10\n0.075\n0.075\n0.075\nUI"
        ],
        [
          "5\n5\n_tMargin, with Rj injection in \nDQS_Rj"
        ],
        [
          "DQS"
        ],
        [
          "Degradation of timing width"
        ],
        [
          "1,2,6,8,\n0.12\n0.12"
        ],
        [
          "compared to tRx_DQ_tMargin, \ntRx_DQ_tMargin_\n-\n-\n-\n0.125\n-\n0.125\n-\n0.125"
        ],
        [
          "9,10\n5\n5\nUI"
        ],
        [
          "with both DCD and Rj injection \nDQS_DCD_Rj"
        ],
        [
          "in DQS"
        ],
        [
          "1,7,8,9,"
        ],
        [
          "Delay of any data lane relative \ntRx_DQS2DQ_ske"
        ],
        [
          "10\n1\n3\n1\n3\n1\n3\n1\n3\n1\n3\nUI"
        ],
        [
          "w\nto the DQS_t/DQS_c crossing"
        ],
        [
          "NOTE 1\n1. Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter"
        ],
        [
          "NOTE 1\n2. Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up to 5% if"
        ],
        [
          "tRx_DQ_tMargin exceeds the spec by 5% or more"
        ],
        [
          "NOTE 1\n3. DQ Timing Width - timing width for any data lane using repetitive patterns (check note 4 for the pattern) measured at BER=E-9"
        ],
        [
          "NOTE 1\n4. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD injection in forwarded strobe DQS  compared to"
        ],
        [
          "tRx_DQ_tMargin, measured at BER=E-9. The magnitude of DCD is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing. Test using"
        ],
        [
          "clock-like pattern of repeating 3 “1s” and 3 “0s”"
        ],
        [
          "NOTE 1\n5. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with only Rj injection in forwarded strobe DQS measured at"
        ],
        [
          "BER=E-9, compared to tRx_tMargin. The magnitude of Rj is specified under Test Conditions for Rx DQS Jitter Sensitivity Testing."
        ],
        [
          "NOTE 1\n6. Magnitude of degradation of timing width for any data lane using repetitive no ISI patterns with DCD and Rj injection in forwarded strobe DQS"
        ],
        [
          "measured at BER=E-9, compared to tRx_tMargin. The magnitudes of DCD and Rj are specified under Test Conditions for Rx DQS Jitter Sensitivity"
        ],
        [
          "Testing."
        ],
        [
          "NOTE 1\n7. Delay of any data lane relative to the strobe lane, as measured at the end of Tx+Channel. This parameter is a collective sum of effects of data clock"
        ],
        [
          "mismatches in Tx and on the medium connecting Tx and Rx."
        ],
        [
          "NOTE 1\n8. All measurements at BER=E-9"
        ],
        [
          "NOTE 1\n9. This test should be done after the DQS and DQ Voltage Sensitivity tests are completed and passing"
        ],
        [
          "NOTE 2\n10. The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ"
        ],
        [
          "input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 45,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999989
      }
    },
    {
      "page": 340,
      "source": "table",
      "content": [
        [
          "",
          "DCD + \nDCD + \nDCD + \nDCD + \nDCD + \n1,2,5,6,"
        ],
        [
          "Rj RMS to the",
          "-\n-\n-\n-\n-\nUI\ntRx_DQS_DCD_Rj"
        ],
        [
          "",
          "0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n7,9, 10"
        ],
        [
          "DQS",
          "Rj RMS\nRj RMS\nRj RMS\nRj RMS\nRj RMS"
        ],
        [
          "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The",
          ""
        ],
        [
          "",
          "specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding"
        ],
        [
          "",
          "the specifications, for this test."
        ],
        [
          "NOTE 2",
          "The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the"
        ],
        [
          "",
          "clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response"
        ],
        [
          "",
          "characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin"
        ],
        [
          "NOTE 3",
          "Various DCD values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 4",
          "Various Rj values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 5",
          "Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin"
        ],
        [
          "",
          "degradation as a result of these injected jitter is specified in Tables 412 and 413."
        ],
        [
          "NOTE 6",
          "Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A"
        ],
        [
          "",
          "continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 “1s” and 3 “0s” is used for this"
        ],
        [
          "",
          "test."
        ],
        [
          "NOTE 7",
          "Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)"
        ],
        [
          "NOTE 8",
          "RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values"
        ],
        [
          "",
          "specified as % of UI)"
        ],
        [
          "NOTE 9",
          "Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from"
        ],
        [
          "",
          "BERT (values of the edge jitter RMS values specified as % of UI)"
        ],
        [
          "NOTE 10",
          "The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 97.75529965420975
      }
    },
    {
      "page": 340,
      "source": "table",
      "content": [
        [
          "DDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Applied DCD to \n1,2,3,6,"
        ],
        [
          "-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\nUI\ntRx_DQS_DCD"
        ],
        [
          "7,10\nthe DQS"
        ],
        [
          "UI\nApplied Rj RMS to \n1,2,,4,6,"
        ],
        [
          "-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\ntRx_DQS_Rj"
        ],
        [
          "8,10\nthe DQS\n(RMS)"
        ],
        [
          "0.045UI \n0.045UI \n0.045UI \n0.045UI \n0.045UI"
        ],
        [
          "Applied DCD and"
        ],
        [
          "DCD + \nDCD + \nDCD + \nDCD + \nDCD + \n1,2,5,6,"
        ],
        [
          "-\n-\n-\n-\n-\nUI\nRj RMS to the \ntRx_DQS_DCD_Rj"
        ],
        [
          "0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n7,9, 10"
        ],
        [
          "DQS\nRj RMS\nRj RMS\nRj RMS\nRj RMS\nRj RMS"
        ],
        [
          "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The"
        ],
        [
          "specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding"
        ],
        [
          "the specifications, for this test."
        ],
        [
          "NOTE 2\nThe jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the"
        ],
        [
          "clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response"
        ],
        [
          "characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin"
        ],
        [
          "NOTE 3\nVarious DCD values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 4\nVarious Rj values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 5\nVarious combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin"
        ],
        [
          "degradation as a result of these injected jitter is specified in Tables 412 and 413."
        ],
        [
          "NOTE 6\nAlthough DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns. A"
        ],
        [
          "continuous strobe and continuous DQ are used for this parameter. The clock like pattern repeating 3 “1s” and 3 “0s” is used for this"
        ],
        [
          "test."
        ],
        [
          "NOTE 7\nDuty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)"
        ],
        [
          "NOTE 8\nRMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values"
        ],
        [
          "specified as % of UI)"
        ],
        [
          "NOTE 9\nDuty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from"
        ],
        [
          "BERT (values of the edge jitter RMS values specified as % of UI)"
        ],
        [
          "NOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ],
        [
          "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000016
      }
    },
    {
      "page": 341,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Applied DCD to the",
          "-\n-\n-\n-"
        ],
        [
          "",
          "TBD\nTBD\nTBD\nTBD\nUI\n1,2,3,6,7,10\ntRx_DQS_DCD"
        ],
        [
          "DQS",
          ""
        ],
        [
          "Applied Rj RMS to the",
          "-\n-\n-\n-\nUI"
        ],
        [
          "",
          "TBD\nTBD\nTBD\nTBD\n1,2,4,6,8,10\ntRx_DQS_Rj"
        ],
        [
          "DQS",
          "(RMS)"
        ],
        [
          "Applied DCD and Rj",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD"
        ],
        [
          "",
          "UI\n1,2,5,6,7,9,10\ntRx_DQS_DCD_Rj"
        ],
        [
          "RMS to the DQS",
          ""
        ],
        [
          "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The",
          ""
        ],
        [
          "",
          "specified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding"
        ],
        [
          "",
          "the specifications, for this test."
        ],
        [
          "NOTE 2",
          "The jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the"
        ],
        [
          "",
          "clock receiver. For this revision, no separate specification of jitter as a function of input amplitude is specified, instead the response"
        ],
        [
          "",
          "characterization done at the specified clock amplitude only. The specified voltages are at the Rx input pin"
        ],
        [
          "NOTE 3",
          "Various DCD values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 4",
          "Various Rj values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 5",
          "Various combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin"
        ],
        [
          "",
          "degradation as a result of these injected jitter is specified in a separate table"
        ],
        [
          "NOTE 6",
          "Although DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns.  A"
        ],
        [
          "",
          "continuous strobe and continuous DQ are used for this parameter.  The clock like pattern repeating 3 “1s” and 3 “0s” is used for this"
        ],
        [
          "",
          "test."
        ],
        [
          "NOTE 7",
          "Duty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)"
        ],
        [
          "NOTE 8",
          "RMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values"
        ],
        [
          "",
          "specified as % of UI)"
        ],
        [
          "NOTE 9",
          "Duty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from"
        ],
        [
          "",
          "BERT (values of the edge jitter RMS values specified as % of UI)"
        ],
        [
          "NOTE 10",
          "The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The"
        ],
        [
          "",
          "DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 32,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.02576772225787
      }
    },
    {
      "page": 342,
      "source": "table",
      "content": [
        [
          "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "-\n-\n-\n-\n-\nApplied DCD to the"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,6,7,10\ntRx_DQS_DCD"
        ],
        [
          "DQS"
        ],
        [
          "Applied Rj RMS to \nUI"
        ],
        [
          "-\n-\n-\n-\n-"
        ],
        [
          "the DQS\nTBD\nTBD\nTBD\nTBD\nTBD\n4,6,8,10\ntRx_DQS_Rj\n(RMS"
        ],
        [
          ")"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nApplied DCD and \ntRx_DQS_DCD_"
        ],
        [
          "UI\n5,6,7,9,10"
        ],
        [
          "Rj RMS to the DQS\nRj"
        ],
        [
          "NOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at"
        ],
        [
          "the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ],
        [
          "NOTE 2\nThe jitter response of the forwarded strobe channel will depend on the input voltage, primarily due to bandwidth limitations of the clock receiver. For this"
        ],
        [
          "revision, no separate specification of jitter as a function of input amplitude is specified, instead the response characterization done at the specified clock"
        ],
        [
          "amplitude only. The specified voltages are at the Rx input pin"
        ],
        [
          "NOTE 3\nVarious DCD values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 4\nVarious Rj values should be tested, complying within the maximum limits"
        ],
        [
          "NOTE 5\nVarious combinations of DCD and Rj should be tested, complying within the maximum limits. The maximum timing margin degradation as a result of"
        ],
        [
          "these injected jitter is specified in a separate table"
        ],
        [
          "NOTE 6\nAlthough DDR5 has bursty traffic, current available BERTs that can be used for this test do not support burst traffic patterns.  A continuous strobe and"
        ],
        [
          "continuous DQ are used for this parameter.  The clock like pattern repeating 3 “1s” and 3 “0s” is used for this test."
        ],
        [
          "NOTE 7\nDuty Cycle Distortion (in UI DCD) as applied to the input forwarded DQS from BERT (UI)"
        ],
        [
          "NOTE 8\nRMS value of Rj (specified as Edge jitter) applied to the input forwarded DQS from BERT (values of the edge jitter RMS values specified as % of UI)"
        ],
        [
          "NOTE 9\nDuty cycle distortion (specified as UI DCD) and rms values of Rj (specified as edge jitter) applied to the input forwarded DQS from BERT (values of the"
        ],
        [
          "edge jitter RMS values specified as % of UI)"
        ],
        [
          "NOTE 10\nThe user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input"
        ],
        [
          "voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test."
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000014
      }
    },
    {
      "page": 343,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 315"
        ],
        [
          "8.7",
          "Rx DQS Voltage Sensitivity",
          ""
        ],
        [
          "8.7.1   Overview",
          "",
          ""
        ],
        [
          "The receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver’s",
          "",
          ""
        ],
        [
          "sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD)",
          "",
          ""
        ],
        [
          "and crosstalk noise.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 58.8773668073455
      }
    },
    {
      "page": 343,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-3200\nDDR5-3600\nDDR5-4000",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "DQS Rx Input Voltage Sensi-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VRx_DQS\n-\n130\n-\n115\n-\n105",
          "-",
          "100",
          "-",
          "100",
          "mV",
          "1,2,3"
        ],
        [
          "tivity (differential pp)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Refer to Section 7.2.3 for the minimum BER requirements for DDR5",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "The validation methodology for this parameter will be covered in future ballot(s)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "Test using clock like pattern of repeating 3 “1s” and 3 “0s”",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 92.09148547788425
      }
    },
    {
      "page": 344,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-6800\nDDR5-7200",
          "DDR5-7600",
          "",
          "DDR5-8000",
          "",
          "DDR5-8400",
          "",
          "",
          ""
        ],
        [
          "",
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "DQS Rx Input Voltage",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VRx_DQS\n-\nTBD\n-\nTBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3"
        ],
        [
          "Sensitivity (differential pp)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Refer to the minimum BER requirements for DDR5",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "The validation methodology for this parameter will be covered in future ballot(s)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "Test using clock like pattern of repeating 3 “1s” and 3 “0s”",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 91.35226218203871
      }
    },
    {
      "page": 345,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "Page 317"
        ],
        [
          "8.8.1   Differential Input Levels for DQS",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 422 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5",
          ""
        ],
        [
          "",
          "From\nParameter",
          "",
          "Note"
        ],
        [
          "",
          "",
          "3200-6400",
          ""
        ],
        [
          "",
          "Differential input high measurement level (DQS_t, DQS_c)\nVIHdiffDQS",
          "0.75 x Vdiffpk-pk",
          "1,2,3"
        ],
        [
          "",
          "Differential input low measurement level (DQS_t, DQS_c)\nVILdiffDQS",
          "0.25 x Vdiffpk-pk",
          "1,2,3"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pk defined in Figure 193",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
          "",
          ""
        ],
        [
          "NOTE 3",
          "All parameters are defined over the entire clock common mode range",
          "",
          ""
        ],
        [
          "",
          "Table 423 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-6800 to DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5",
          ""
        ],
        [
          "",
          "From\nParameter",
          "",
          "Note"
        ],
        [
          "",
          "",
          "6800-8400",
          ""
        ],
        [
          "",
          "Differential input high measurement level (DQS_t, DQS_c)\nVIHdiffDQS",
          "0.75 x Vdiffpk-pk",
          "1,2,3"
        ],
        [
          "",
          "Differential input low measurement level (DQS_t, DQS_c)\nVILdiffDQS",
          "0.25 x Vdiffpk-pk",
          "1,2,3"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pk defined in Figure 193",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Vdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples",
          "",
          ""
        ],
        [
          "NOTE 3",
          "All parameters are defined over the entire clock common mode range",
          "",
          ""
        ],
        [
          "8.8.2   Differential Input Slew Rate for DQS_t, DQS_c",
          "",
          "",
          ""
        ],
        [
          "",
          "Input slew rate for differential signals are defined and measured as shown in Figure 193 and Tables 424",
          "",
          ""
        ],
        [
          "through 426.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VIHdiffDQS",
          ""
        ],
        [
          "",
          "",
          "",
          "Vdiffpk-pk"
        ],
        [
          "",
          "",
          "VILdiffDQS",
          ""
        ],
        [
          "",
          "delta TFdiff\ndelta TRdiff",
          "",
          ""
        ],
        [
          "",
          "Figure 193 — Differential Input Slew Rate Definition for DQS_t, DQS_c",
          "",
          ""
        ],
        [
          "",
          "Table 424 — Differential Input Slew Rate Definition for DQS_t, DQS_c",
          "",
          ""
        ],
        [
          "",
          "Measured",
          "",
          ""
        ],
        [
          "",
          "Parameter",
          "Defined by",
          "Notes"
        ],
        [
          "",
          "From\nTo",
          "",
          ""
        ],
        [
          "Differential Input slew rate for rising edge (DQS_t,",
          "",
          "",
          ""
        ],
        [
          "",
          "VILdiffDQS\nVIHdiffDQS",
          "(VIHdiffDQS - VILdiffDQS) /deltaTRdiff",
          "1,2,3"
        ],
        [
          "DQS_c)",
          "",
          "",
          ""
        ],
        [
          "Differential Input slew rate for falling edge (DQS_t,",
          "",
          "",
          ""
        ],
        [
          "",
          "VIHdiffDQS\nVILdiffDQS",
          "(VIHdiffDQS - VILdiffDQS) /deltaTFdiff",
          "1,2,3"
        ],
        [
          "DQS_c)",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 88.68931347838797
      }
    },
    {
      "page": 346,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 318",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "8.8.2   Differential Input Slew Rate for DQS_t, DQS_c (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 425 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DDR5-3200",
          "DDR5-3600",
          "DDR5-4000",
          "",
          "",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "Min\nMax\nMin",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Differential Input Slew Rate for \nSRIdif-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "TBD\nTBD\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "V/ns",
          "1"
        ],
        [
          "DQS_t, DQS_c\nf_DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1\nOnly applies when both DQS_t and DQS_c are transitioning.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 426 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-5200 to 6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DDR5-5200",
          "",
          "DDR5-5600",
          "",
          "DDR5-6000",
          "",
          "DDR5-6400",
          "",
          "",
          ""
        ],
        [
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "Min\nMax",
          "Min",
          "",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Differential Input Slew Rate for",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "SRIdiff_DQS\nTBD\nTBD",
          "TBD",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "V/ns",
          "1"
        ],
        [
          "DQS_t, DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1\nOnly applies when both DQS_t and DQS_c are transitioning.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 427 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-6800 to 8400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DDR5-6800\nDDR5-7200",
          "",
          "DDR5-7600",
          "",
          "",
          "DDR5-8000",
          "",
          "DDR5-8400",
          "",
          ""
        ],
        [
          "Symbo",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "l",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Min\nMax\nMin",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Differential Input Slew \nSRIdiff",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "V/",
          ""
        ],
        [
          "TBD\nTBD\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          "1"
        ],
        [
          "Rate for DQS_t, DQS_c\n_DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "NOTE 1\n1. Only applies when both DQS_t and DQS_c are transitioning.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 31,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 88.87707051112953
      }
    },
    {
      "page": 347,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 319"
        ],
        [
          "8.9",
          "Rx DQ Voltage Sensitivity",
          ""
        ],
        [
          "8.9.1   Overview",
          "",
          ""
        ],
        [
          "The receiver data input voltage sensitivity test provides the methodology for testing the receiver’s",
          "",
          ""
        ],
        [
          "sensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD)",
          "",
          ""
        ],
        [
          "and crosstalk noise.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 58.935295586903024
      }
    },
    {
      "page": 347,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-3200\nDDR5-3600\nDDR5-4000",
          "DDR5-4400",
          "",
          "",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "",
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Minimum DQ Rx input voltage sen-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "VRx_DQ\n-\n85\n-\n75\n-\n70",
          "-",
          "65",
          "-",
          "65",
          "mV",
          "1,2,3"
        ],
        [
          "sitivity applied around Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Refer to Section 7.2.3 for the minimum BER requirements for DDR5",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "The validation methodology for this parameter will be covered in future ballot(s)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "Recommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 94.13814838576559
      }
    },
    {
      "page": 348,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-6800\nDDR5-7200",
          "DDR5-7600",
          "",
          "DDR5-8000",
          "",
          "DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "Parameter\nSymbol",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Minimum DQ Rx input voltage",
          "-\n-\n-",
          "",
          "-",
          "",
          "-",
          "",
          "",
          ""
        ],
        [
          "",
          "VRx_DQ\n85\n75",
          "70",
          "",
          "65",
          "",
          "65",
          "mV",
          "1,2,3"
        ],
        [
          "sensitivity applied around Vref",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "1. Refer to the minimum BER requirements for DDR5",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "2. The validation methodology for this parameter will be covered in future ballot(s)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 3",
          "3. Recommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 93.01883154308292
      }
    },
    {
      "page": 349,
      "source": "table",
      "content": [
        [
          "",
          "Table 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-3200",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3600",
          "",
          "4000",
          "",
          "4400",
          "",
          "4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Eye height of stressed eye",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,"
        ],
        [
          "",
          "RxEH_Stressed_Eye_-",
          "",
          "95",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "for Golden Reference",
          "",
          "-",
          "",
          "-",
          "85",
          "-",
          "80",
          "-",
          "75",
          "-",
          "70",
          "mV",
          "4,5,6,"
        ],
        [
          "",
          "Golden_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Channel 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "7,8"
        ],
        [
          "Eye width of stressed eye",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,"
        ],
        [
          "",
          "RxEW_Stressed_Eye_-",
          "-",
          "",
          "-",
          "0.25",
          "-",
          "0.25",
          "-",
          "0.25",
          "-",
          "0.25",
          "",
          ""
        ],
        [
          "Golden Reference",
          "",
          "",
          "0.25",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          "4,5,6,"
        ],
        [
          "",
          "Golden_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Channel 1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "7,8"
        ],
        [
          "Vswing stress to meet the",
          "Vswing_Stressed_Eye_-",
          "",
          "",
          "",
          "",
          "",
          "",
          "-",
          "",
          "-",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "-",
          "600",
          "-",
          "600",
          "-",
          "600",
          "",
          "600",
          "",
          "600",
          "mV",
          "1.2"
        ],
        [
          "data eye",
          "Golden_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Injected sinusoidal jitter at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Sj_Stressed_Eye_Gold-",
          "",
          "",
          "",
          "0.45",
          "",
          "0.45",
          "",
          "0.45",
          "",
          "0.45",
          "UI",
          ""
        ],
        [
          "200 MHz to meet the data",
          "",
          "0",
          "0.45",
          "0",
          "",
          "0",
          "",
          "0",
          "",
          "0",
          "",
          "",
          "1,2"
        ],
        [
          "",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "p-p",
          ""
        ],
        [
          "eye",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Injected Random wide band",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Rj_Stressed_Eye_Gold-",
          "0",
          "",
          "0",
          "0.04",
          "0",
          "0.04",
          "0",
          "0.04",
          "0",
          "0.04",
          "UI",
          ""
        ],
        [
          "(10 MHz-1 GHz) Jitter to",
          "",
          "",
          "0.04",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2"
        ],
        [
          "",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RMS",
          ""
        ],
        [
          "meet the data eye",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Injected voltage noise as",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRBS23, or",
          "Vnoise_Stressed_Eye_-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "0",
          "125",
          "0",
          "125",
          "0",
          "125",
          "0",
          "125",
          "0",
          "125",
          "mV p-p",
          "1,2"
        ],
        [
          "Injected voltage noise at 2.1",
          "Golden_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "GHz",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Golden Reference Channel",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Golden_Ref_Chan-",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          "3"
        ],
        [
          "1 Characteristics as",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "dB",
          ""
        ],
        [
          "",
          "nel_1_Characteristics",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "measured at TBD",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 40,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 96.14212541813974
      }
    },
    {
      "page": 350,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-\nDDR5-\nDDR5-\nDDR5-"
        ],
        [
          "",
          "DDR5-3200"
        ],
        [
          "",
          "3600\n4000\n4400\n4800"
        ],
        [
          "Parameter",
          "Notes\nSymbol\nUnit"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "NOTE 1 Must meet minimum BER requirement with eye at receiver after equalization",
          ""
        ],
        [
          "NOTE 2",
          "These parameters are applied on the defined golden reference channel with parameters TBD."
        ],
        [
          "NOTE 3",
          "DFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| <"
        ],
        [
          "",
          "60mV)."
        ],
        [
          "NOTE 4",
          "Evaluated with no DC supply voltage drift."
        ],
        [
          "NOTE 5",
          "Evaluated with no temperature drift."
        ],
        [
          "NOTE 6",
          "Supply voltage noise limited according to DC bandwidth spec, see Section 6.2"
        ],
        [
          "NOTE 7",
          "The stressed eye is to be assumed to have a diamond shape"
        ],
        [
          "NOTE 8",
          "The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,"
        ],
        [
          "",
          "for this test, including the limits placed in Note 3"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.70555727539576
      }
    },
    {
      "page": 350,
      "source": "table",
      "content": [
        [
          "",
          "Table 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-5200",
          "DDR5-5600",
          "DDR5-6000",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min\nMax",
          "Min\nMax",
          "Min\nMax",
          "Min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,"
        ],
        [
          "Eye height of stressed eye for",
          "RxEH_Stressed_Eye_Gold-",
          "",
          "",
          "-",
          "-",
          "",
          ""
        ],
        [
          "",
          "",
          "-\nTBD",
          "-\nTBD",
          "TBD",
          "TBD",
          "mV",
          "4,5,6,"
        ],
        [
          "Golden Reference Channel 1",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "7,8"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,"
        ],
        [
          "Eye width of stressed eye",
          "RxEW_Stressed_Eye_Gold-",
          "",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "",
          "",
          "-\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "UI",
          "4,5,6,"
        ],
        [
          "Golden Reference Channel 1",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "7,8"
        ],
        [
          "Vswing stress to meet the data",
          "Vswing_Stressed_Eye_Gold-",
          "",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "",
          "",
          "-\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "mV",
          "1.2"
        ],
        [
          "eye",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Injected sinusoidal jitter at",
          "Sj_Stressed_Eye_Gold-",
          "",
          "-",
          "-",
          "-",
          "UI",
          ""
        ],
        [
          "",
          "",
          "-\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          "1,2"
        ],
        [
          "200 MHz to meet the data eye",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "p-p",
          ""
        ],
        [
          "Injected Random wide band",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Rj_Stressed_Eye_Gold-",
          "",
          "-",
          "-",
          "-",
          "",
          ""
        ],
        [
          "(10 MHz-1 GHz) Jitter to meet",
          "",
          "-\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "UI RMS",
          "1,2"
        ],
        [
          "",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the data eye",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Injected voltage noise as",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRBS23, or",
          "Vnoise_Stressed_Eye_Gold-",
          "",
          "-",
          "-",
          "-",
          "mV",
          ""
        ],
        [
          "",
          "",
          "-\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          "1,2"
        ],
        [
          "Injected voltage noise",
          "en_Ref_Channel_1",
          "",
          "",
          "",
          "",
          "p-p",
          ""
        ],
        [
          "at 2.1 GHz",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Golden Reference Channel 1",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Golden_Ref_Chan-",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Characteristics as measured at",
          "",
          "TBD\nTBD",
          "TBD\nTBD",
          "TBD\nTBD",
          "TBD\nTBD",
          "dB",
          "3"
        ],
        [
          "",
          "nel_1_Characteristics",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "TBD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.83747745824321
      }
    },
    {
      "page": 351,
      "source": "table",
      "content": [
        [
          "Table 433 — Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400"
        ],
        [
          "BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak"
        ],
        [
          "DDR5-\nDDR5-\nDDR5-\nDDR5-"
        ],
        [
          "DDR5-6800"
        ],
        [
          "7200\n7600\n8000\n8400"
        ],
        [
          "Notes\nParameter\nSymbol\nUnit"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Eye height of stressed eye \n1,2,3,"
        ],
        [
          "RxEH_Stressed_Eye_-\n-\n-\n-\n-"
        ],
        [
          "for Golden Reference \n-\nTBD\nTBD\nTBD\nTBD\nTBD\nmV\n4,5,6,"
        ],
        [
          "Golden_Ref_Channel_1"
        ],
        [
          "Channel 1\n7,8"
        ],
        [
          "Eye width of stressed eye \n1,2,3,"
        ],
        [
          "RxEW_Stressed_Eye_-\nTBD\n-\n-\n-\n-"
        ],
        [
          "Golden Reference\n-\nTBD\nTBD\nTBD\nTBD\nUI\n4,5,6,"
        ],
        [
          "Golden_Ref_Channel_1"
        ],
        [
          "Channel 1\n7,8"
        ],
        [
          "Vswing stress to meet the \nVswing_Stressed_Eye_-\nTBD\n-\n-\n-\n-"
        ],
        [
          "-\nTBD\nTBD\nTBD\nTBD\nmV\n1.2"
        ],
        [
          "data eye\nGolden_Ref_Channel_1"
        ],
        [
          "Injected sinusoidal jitter at"
        ],
        [
          "Sj_Stressed_Eye_Gold-\nTBD\n-\n-\n-\n-\nUI"
        ],
        [
          "200 MHz to meet the data \n-\nTBD\nTBD\nTBD\nTBD\n1,2"
        ],
        [
          "en_Ref_Channel_1\np-p"
        ],
        [
          "eye"
        ],
        [
          "Injected Random wide band"
        ],
        [
          "Rj_Stressed_Eye_Gold-\nTBD\n-\n-\n-\n-\nUI"
        ],
        [
          "(10 MHz-1 GHz) Jitter to \n-\nTBD\nTBD\nTBD\nTBD\n1,2"
        ],
        [
          "en_Ref_Channel_1\nRMS"
        ],
        [
          "meet the data eye"
        ],
        [
          "Injected voltage noise as"
        ],
        [
          "PRBS23, or \nVnoise_Stressed_Eye_-\nTBD\n-\n-\n-\n-\nmV"
        ],
        [
          "-\nTBD\nTBD\nTBD\nTBD\n1,2"
        ],
        [
          "Injected voltage noise\nGolden_Ref_Channel_1\np-p"
        ],
        [
          "at 2.1 GHz"
        ],
        [
          "Golden Reference Channel"
        ],
        [
          "Golden_Ref_Chan-\nTBD\nTBD"
        ],
        [
          "1 Characteristics as\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3"
        ],
        [
          "nel_1_Characteristics"
        ],
        [
          "measured at TBD"
        ],
        [
          "NOTE 1\n1. Must meet minimum BER requirement with eye at receiver after equalization"
        ],
        [
          "NOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD."
        ],
        [
          "NOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| + |Tap-3| + |Tap-4| <"
        ],
        [
          "60mV)."
        ],
        [
          "NOTE 4\nEvaluated with no DC supply voltage drift."
        ],
        [
          "NOTE 5\nEvaluated with no temperature drift."
        ],
        [
          "NOTE 6\nSupply voltage noise limited according to DC bandwidth spec, see Section 6.2."
        ],
        [
          "NOTE 7\nThe stressed eye is to be assumed to have a diamond shape"
        ],
        [
          "NOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,"
        ],
        [
          "for this test, including the limits placed in Note 3"
        ]
      ],
      "meta": {
        "rows": 50,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999966
      }
    },
    {
      "page": 352,
      "source": "table",
      "content": [
        [
          "8.11",
          "Connectivity Test Mode - Input level and Timing Requirement"
        ],
        [
          "During CT Mode, input levels are defined as follows.",
          ""
        ],
        [
          "",
          "TEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ"
        ],
        [
          "",
          "CS_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ."
        ],
        [
          "",
          "Test Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ."
        ],
        [
          "",
          "RESET_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ."
        ],
        [
          "",
          "Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable."
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 86.15032652140223
      }
    },
    {
      "page": 353,
      "source": "table",
      "content": [
        [
          "Test Mode.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Unit",
          "Notes"
        ],
        [
          "TEN AC Input High Voltage",
          "VIH(AC)_TEN",
          "0.8 * VDDQ",
          "VDDQ",
          "V",
          "1"
        ],
        [
          "TEN DC Input High Voltage",
          "VIH(DC)_TEN",
          "0.7 * VDDQ",
          "VDDQ",
          "V",
          ""
        ],
        [
          "TEN DC Input Low Voltage",
          "VIL(DC)_TEN",
          "VSS",
          "0.3 * VDDQ",
          "V",
          ""
        ],
        [
          "TEN AC Input Low Voltage",
          "VIL(AC)_TEN",
          "VSS",
          "0.2 * VDDQ",
          "V",
          "2"
        ],
        [
          "TEN Input signal Falling time",
          "TF_input_TEN",
          "-",
          "10",
          "ns",
          ""
        ],
        [
          "TEN Input signal Rising time",
          "TR_input_TEN",
          "-",
          "10",
          "ns",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.18885304632693
      }
    },
    {
      "page": 354,
      "source": "table",
      "content": [
        [
          "",
          "Table 436 — CMOS Rail to Rail Input Levels for RESET_n",
          "",
          "",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "Min",
          "Max",
          "Unit",
          "NOTE"
        ],
        [
          "AC Input High Voltage",
          "VIH(AC)_RESET",
          "0.8*VDDQ",
          "VDDQ",
          "V",
          "5"
        ],
        [
          "DC Input High Voltage",
          "VIH(DC)_RESET",
          "0.7*VDDQ",
          "VDDQ",
          "V",
          "2"
        ],
        [
          "DC Input Low Voltage",
          "VIL(DC)_RESET",
          "VSS",
          "0.3*VDDQ",
          "V",
          "1"
        ],
        [
          "AC Input Low Voltage",
          "VIL(AC)_RESET",
          "VSS",
          "0.2*VDDQ",
          "V",
          "6"
        ],
        [
          "Rising time",
          "TR_RESET",
          "-",
          "1.0",
          "us",
          ""
        ],
        [
          "RESET pulse width",
          "tPW_RESET",
          "1.0",
          "-",
          "us",
          "3,4"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 98.55067424480444
      }
    },
    {
      "page": 354,
      "source": "table",
      "content": [
        [
          "",
          "Rising time \nTR_RESET \n-\n1.0\nus"
        ],
        [
          "",
          "RESET pulse width \ntPW_RESET \n1.0\n-\nus\n3,4"
        ],
        [
          "NOTE 1",
          "After RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise,"
        ],
        [
          "",
          "SDRAM may not be reset."
        ],
        [
          "NOTE 2",
          "Once RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will"
        ],
        [
          "",
          "not be guaranteed until it is reset asserting RESET_n signal LOW."
        ],
        [
          "NOTE 3",
          "RESET is destructive to data contents."
        ],
        [
          "NOTE 4",
          "This definition is applied only for “Reset Procedure at Power Stable”."
        ],
        [
          "NOTE 5",
          "Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings (see Table 390)."
        ],
        [
          "NOTE 6",
          "Undershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table 390)."
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 355,
      "source": "table",
      "content": [
        [
          "",
          "Table 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Operating Temperature Range; after Proper ZQ Calibration",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "RONNOM",
          "Resistor",
          "Vout",
          "Min",
          "Nom",
          "Max",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "",
          "VOLdc= 0.5*VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RON34Pd",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/7",
          "1,2"
        ],
        [
          "34",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RON34Pu",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOLdc= 0.5*VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/5",
          "1,2"
        ],
        [
          "",
          "RON48Pd",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/5",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/5",
          "1,2"
        ],
        [
          "48",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/5",
          "1,2"
        ],
        [
          "",
          "RON48Pu",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/5",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/5",
          "1,2"
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.30536655700416
      }
    },
    {
      "page": 356,
      "source": "table",
      "content": [
        [
          "Mismatch DQ-DQ within byte",
          ""
        ],
        [
          "",
          "VOMdc= 0.8* VDDQ \n10\n% \n1,2,4"
        ],
        [
          "variation pull-up, MMPudd",
          ""
        ],
        [
          "Mismatch DQ-DQ within byte",
          ""
        ],
        [
          "",
          "VOMdc= 0.8* VDDQ \n10\n% \n1,2,4"
        ],
        [
          "variation pull-dn, MMPddd",
          ""
        ],
        [
          "NOTE 1",
          "The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if"
        ],
        [
          "",
          "temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD)."
        ],
        [
          "NOTE 2",
          "Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be"
        ],
        [
          "",
          "used to achieve the linearity spec shown here, e.g., calibration at 0.5 * VDDQ and 0.95  * VDDQ."
        ],
        [
          "NOTE 3 Measurement definition for mismatch between pull-up and pull-down, MMPuPd : Measure RONPu and RONPD both at 0.8*VDD",
          ""
        ],
        [
          "",
          "separately; Ronnom is the nominal Ron value"
        ],
        [
          "",
          "RONPu -RONPd"
        ],
        [
          "",
          "*100\nMMPuPd ="
        ],
        [
          "",
          "RONNOM"
        ],
        [
          "NOTE 4",
          "RON variance range ratio to RON Nominal value in a given component, including DQS_t and DQS_c."
        ],
        [
          "",
          "RONPuMax -RONPuMin"
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 85.25930403428973
      }
    },
    {
      "page": 356,
      "source": "table",
      "content": [
        [
          "",
          "Chip In Drive Mode"
        ],
        [
          "",
          "Output Drive"
        ],
        [
          "To",
          "IPu"
        ],
        [
          "other",
          ""
        ],
        [
          "circuity",
          ""
        ],
        [
          "like",
          "RONPu"
        ],
        [
          "RCV, ...",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 357,
      "source": "table",
      "content": [
        [
          "",
          "Table 438 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Operating Temperature Range; after Proper ZQ Calibration",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "RONNOM",
          "Resistor",
          "Vout",
          "Min",
          "Nom",
          "Max",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "VOLdc= 0.5*VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RON34Pd",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/7",
          "1,2"
        ],
        [
          "34",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOLdc= 0.5* VDDQ",
          "0.9",
          "1",
          "1.25",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RON34Pu",
          "VOMdc= 0.8* VDDQ",
          "0.9",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc= 0.95* VDDQ",
          "0.8",
          "1",
          "1.1",
          "RZQ/7",
          "1,2"
        ],
        [
          "Mismatch between pull-up and",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOMdc= 0.8* VDDQ",
          "-10",
          "",
          "10",
          "%",
          "1,2,3,4"
        ],
        [
          "pull-down, MMPuPd",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Mismatch LBDQS-LBDQ within",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOMdc= 0.8* VDDQ",
          "",
          "",
          "10",
          "%",
          "1,2,4"
        ],
        [
          "device variation pull-up, MMPudd",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Mismatch LBDQS-LBDQ within",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOMdc= 0.8* VDDQ",
          "",
          "",
          "10",
          "%",
          "1,2,4"
        ],
        [
          "device variation pull-dn, MMPddd",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 93.45687759881814
      }
    },
    {
      "page": 358,
      "source": "table",
      "content": [
        [
          "",
          "Table 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-3200",
          "",
          "",
          "DDR5-3600",
          "",
          "DDR5-4000",
          "",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Loopback Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Loopback LBDQS Output Low Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBQSL",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS Output High Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBQSH",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "0.7",
          "-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS to LBDQ Skew",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBDQSQ",
          "0.2",
          "-",
          "0.2",
          "-",
          "0.2",
          "-",
          "0.2",
          "-",
          "0.2",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "Loopback LBDQ Output Time from",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBQH",
          "3.6",
          "-",
          "3.6",
          "-",
          "3.6",
          "-",
          "3.6",
          "-",
          "3.6",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "LBDQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Loopback Data valid window (tLBQH-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBDVW",
          "3.4",
          "-",
          "3.4",
          "-",
          "3.4",
          "-",
          "3.4",
          "-",
          "3.4",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "tLBDQSQ) of each UI per DRAM",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 96.25752149418815
      }
    },
    {
      "page": 358,
      "source": "table",
      "content": [
        [
          "",
          "Table 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-5200",
          "DDR5-5600",
          "DDR5-6000",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN\nMAX",
          "MIN\nMAX",
          "MIN\nMAX",
          "MIN\nMAX",
          "",
          ""
        ],
        [
          "Loopback Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Loopback LBDQS Output Low Time",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBQSL",
          "TBD\n-",
          "TBD\n-",
          "TBD\n-",
          "TBD\n-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS Output High Time",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBQSH",
          "-",
          "-",
          "-",
          "-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS to LBDQ Skew",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBDQSQ",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "Loopback LBDQ Output Time from LBDQS",
          "tLBQH",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "Loopback Data valid window (tLBQH-tLBD-",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBDVW",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "QSQ) of each UI per DRAM",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.88953951321363
      }
    },
    {
      "page": 359,
      "source": "table",
      "content": [
        [
          "",
          "Table 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-6800",
          "DDR5-7200",
          "DDR5-7600",
          "DDR5-8000",
          "DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "NOT"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "E"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN\nMAX",
          "MIN\nMAX",
          "MIN\nMAX",
          "MIN\nMAX",
          "MIN\nMAX",
          "",
          ""
        ],
        [
          "Loopback Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Loopback LBDQS Output Low Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tLBQSL",
          "TBD\n-",
          "TBD\n-",
          "TBD\n-",
          "TBD\n-",
          "TBD\n-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS Output High Time",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBQSH",
          "-",
          "-",
          "-",
          "-",
          "-",
          "tCK",
          "1"
        ],
        [
          "Loopback LBDQS to LBDQ Skew",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBDQSQ",
          "-",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "Loopback LBDQ Output Time from LB-",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBQH",
          "-",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Loopback Data valid window (tLBQH-",
          "",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          ""
        ],
        [
          "",
          "tLBDVW",
          "-",
          "-",
          "-",
          "-",
          "-",
          "tCK/2",
          "1"
        ],
        [
          "tLBDQSQ) of each UI per DRAM",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 19,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 99.05651141192394
      }
    },
    {
      "page": 360,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 332"
        ],
        [
          "9.3.1   Alert_n Output Drive Characteristic"
        ],
        [
          "A functional representation of the output buffer is shown in Figure 204. Output driver impedance RON is"
        ],
        [
          "defined as follows:"
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 361,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "VDDQ"
        ],
        [
          "",
          "IPu_CT",
          "",
          ""
        ],
        [
          "To",
          "",
          "",
          ""
        ],
        [
          "",
          "RON",
          "",
          ""
        ],
        [
          "other",
          "Pu_CT",
          "",
          ""
        ],
        [
          "circuity",
          "",
          "",
          ""
        ],
        [
          "like",
          "",
          "",
          "DQ"
        ],
        [
          "RCV,...",
          "",
          "Iout",
          ""
        ],
        [
          "",
          "RON",
          "",
          ""
        ],
        [
          "",
          "Pd_CT",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 361,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 443 — RONNOM_CT Vout Values",
          "",
          "",
          ""
        ],
        [
          "RONNOM_CT",
          "Resistor",
          "Vout",
          "Max",
          "Units",
          "NOTE"
        ],
        [
          "",
          "",
          "VOBdc = 0.2 x VDDQ",
          "1.9",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOLdc = 0.5 x VDDQ",
          "2.0",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RONPd_CT",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOMdc = 0.8 x VDDQ",
          "2.2",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc = 0.95 x VDDQ",
          "2.5",
          "RZQ/7",
          "1,2"
        ],
        [
          "34",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOBdc = 0.2 x VDDQ",
          "1.9",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOLdc = 0.5 x VDDQ",
          "2.0",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "RONPu_CT",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "VOMdc = 0.8 x VDDQ",
          "2.2",
          "RZQ/7",
          "1,2"
        ],
        [
          "",
          "",
          "VOHdc = 0.95 x VDDQ",
          "2.5",
          "RZQ/7",
          "1,2"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 99.17771150209583
      }
    },
    {
      "page": 362,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 334",
          "",
          "",
          "",
          ""
        ],
        [
          "9.4",
          "Single-Ended Output Levels - VOL/VOH",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 444 — Single-Ended Output Levels for DDR5-3200 to DDR5-6400",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "DDR5-3200-6400",
          "Units",
          "Note"
        ],
        [
          "",
          "",
          "",
          "",
          "s"
        ],
        [
          "VOH",
          "Output high measurement level (for output SR)",
          "0.75 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "VOL",
          "Output low measurement level (for output SR)",
          "0.25 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 445 — Single-Ended Output Levels for DDR5-6800 to DDR5-8400",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "DDR5-6800-8400",
          "Units",
          "Notes"
        ],
        [
          "VOH",
          "Output high measurement level (for output SR)",
          "0.75 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "VOL",
          "Output low measurement level (for output SR)",
          "0.25 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          "",
          ""
        ],
        [
          "9.5",
          "Single-Ended Output Levels - VOL/VOH for Loopback Signals",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 446 — Single-Ended Output Levels for Loopback Signals DDR5-3200 to DDR5-6400",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "DDR5-3200-6400",
          "Units",
          "Notes"
        ],
        [
          "VOH",
          "Output high measurement level (for output SR)",
          "0.75 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "VOL",
          "Output low measurement level (for output SR)",
          "0.25 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 447 — Single-Ended Output Levels for Loopback Signals DDR5-6800 to DDR5-6800",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "DDR5-3200-6400",
          "Units",
          "Notes"
        ],
        [
          "VOH",
          "Output high measurement level (for output SR)",
          "0.75 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "VOL",
          "Output low measurement level (for output SR)",
          "0.25 x Vpk-pk",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 27,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 93.59487867505916
      }
    },
    {
      "page": 363,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Page 335"
        ],
        [
          "9.6",
          "Single-Ended Output Slew Rate",
          "",
          "",
          ""
        ],
        [
          "",
          "With the reference load for timing measurements, output slew rate for falling and rising edges is defined",
          "",
          "",
          ""
        ],
        [
          "",
          "and measured between VOL and VOH for single ended signals as shown in Table 448 and Figure 206.",
          "",
          "",
          ""
        ],
        [
          "",
          "Table 448 — Single-Ended Output Slew Rate Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "Measured",
          "",
          "",
          ""
        ],
        [
          "",
          "Description",
          "",
          "Defined by",
          ""
        ],
        [
          "",
          "From\nTo",
          "",
          "",
          ""
        ],
        [
          "Single ended output slew rate for rising edge",
          "VOL\nVOH",
          "",
          "[VOH-VOL] / delta TRse",
          ""
        ],
        [
          "Single ended output slew rate for falling edge",
          "VOH\nVOL",
          "",
          "[VOH-VOL] / delta TFse",
          ""
        ],
        [
          "NOTE 1",
          "Output slew rate is verified by design and characterization, and may not be subject to production test.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "VOH",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Vpk-pk"
        ],
        [
          "",
          "",
          "",
          "VOL",
          ""
        ],
        [
          "",
          "delta TFdiff\ndelta TRdiff",
          "",
          "",
          ""
        ],
        [
          "",
          "Figure 206 — Single-Ended Output Slew Rate Definition",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 449 — Single-Ended Output Slew Rate for DDR5-3200 to DDR5-4800",
          "",
          ""
        ],
        [
          "",
          "Speed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
          "MIN",
          "MAX",
          ""
        ],
        [
          "Single ended output slew rate",
          "SRQse\n8\n18\n8\n18\n8\n18\n8\n18",
          "8",
          "18\nV/ns",
          ""
        ],
        [
          "",
          "",
          "Table 450 — Single-Ended Output Slew Rate for DDR5-5200 to DDR5-6400",
          "",
          ""
        ],
        [
          "",
          "Speed\nDDR5-5200\nDDR5-5600\nDDR5-6000",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "",
          "Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN",
          "",
          "MAX",
          ""
        ],
        [
          "Single ended output slew rate",
          "SRQse\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD",
          "",
          "TBD\nV/ns",
          ""
        ],
        [
          "",
          "",
          "Table 451 — Single-Ended Output Slew Rate for DDR5-6800 to DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "Speed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000",
          "DDR5-8400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
          "MIN",
          "MAX",
          ""
        ],
        [
          "Single ended output slew rate",
          "SRQse\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD",
          "TBD",
          "TBD\nV/ns",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 34,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 88.70317624691954
      }
    },
    {
      "page": 364,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          ""
        ],
        [
          "Page 336",
          "",
          "",
          ""
        ],
        [
          "9.7",
          "Differential Output Levels",
          "",
          ""
        ],
        [
          "",
          "Table 452 — Differential Output Levels for DDR5-3200 to DDR5-6400",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter\nDDR5-3200-6400",
          "Units",
          "Notes"
        ],
        [
          "VOHdiff",
          "Differential output high measurement level (for output SR)\n0.75 x Vdiffpk-pk",
          "V",
          "1"
        ],
        [
          "VOLdiff",
          "Differential output low measurement level (for output SR)\n0.25 x Vdiffpk-pk",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          ""
        ],
        [
          "",
          "Table 453 — Differential AC & DC Output Levels for DDR5-6800 to DDR5-8400",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter\nDDR5-6800-8400",
          "Units",
          "Notes"
        ],
        [
          "VOHdiff",
          "Differential output high measurement level (for output SR)\n0.7 x Vpeak2peak",
          "V",
          "1"
        ],
        [
          "VOLdiff",
          "Differential output low measurement level (for output SR)\n0.3 x Vpeak2peak",
          "V",
          "1"
        ],
        [
          "NOTE 1",
          "Vdiffpk-pkis the mean high voltage minus the mean low voltage over TBD samples.",
          "",
          ""
        ],
        [
          "9.8",
          "Differential Output Slew Rate",
          "",
          ""
        ],
        [
          "",
          "With the reference load for timing measurements, output slew rate for falling and rising edges is defined",
          "",
          ""
        ],
        [
          "",
          "and measured between VOLdiff and VOHdiff for differential signals as shown in Table 454 and Figure 207",
          "",
          ""
        ],
        [
          "",
          "Table 454 — Differential Output Slew Rate Definition",
          "",
          ""
        ],
        [
          "",
          "Measured",
          "",
          ""
        ],
        [
          "",
          "Description",
          "Defined by",
          ""
        ],
        [
          "",
          "From\nTo",
          "",
          ""
        ],
        [
          "",
          "Differential output slew rate for rising edge \nVOLdiff\nVOHdiff",
          "[VOHdiff-VOLdiff] / delta TRdiff",
          ""
        ],
        [
          "",
          "Differential output slew rate for falling edge \nVOHdiff\nVOLdiff",
          "[VOHdiff-VOLdiff] / delta TFdiff",
          ""
        ],
        [
          "NOTE",
          "Output slew rate is verified by design and characterization, and may not be subject to production test.",
          "",
          ""
        ],
        [
          "",
          "",
          "VOHdiff",
          ""
        ],
        [
          "",
          "",
          "",
          "Vdiffpk-pk"
        ],
        [
          "",
          "",
          "VOLdiff",
          ""
        ],
        [
          "",
          "delta TFdiff\ndelta TRdiff",
          "",
          ""
        ],
        [
          "",
          "Figure 207 — Differential Output Slew Rate Definition",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 91.13541712430903
      }
    },
    {
      "page": 365,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 337"
        ],
        [
          "",
          "9.8   Differential Output Slew Rate (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 455 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed",
          "",
          "DDR5-3200",
          "DDR5-3600",
          "DDR5-4000",
          "",
          "",
          "DDR5-4400",
          "DDR5-4800",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "",
          "Parameter\nSymbol",
          "MIN",
          "MAX",
          "MIN\nMAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Differential output slew rate",
          "SRQdiff",
          "16",
          "36",
          "16\n36",
          "16",
          "36",
          "16",
          "36",
          "16",
          "36",
          "V/ns",
          ""
        ],
        [
          "",
          "",
          "Table 456 — Differential Output Slew Rate for DDR5-5200 to DDR5-6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed",
          "",
          "DDR5-5200",
          "DDR5-5600",
          "",
          "",
          "DDR5-6000",
          "",
          "DDR5-6400",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "",
          "Parameter\nSymbol",
          "",
          "MIN",
          "MAX\nMIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          "MIN\nMAX",
          "",
          "",
          ""
        ],
        [
          "Differential output slew rate",
          "SRQdiff",
          "",
          "TBD",
          "TBD\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD\nTBD",
          "",
          "V/ns",
          ""
        ],
        [
          "",
          "",
          "Table 457 — Differential Output Slew Rate for DDR5-6800 to DDR5-8400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed",
          "",
          "DDR5-6800",
          "DDR5-7200",
          "DDR5-7600",
          "",
          "",
          "DDR5-8000",
          "DDR5-8400",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "",
          "Parameter\nSymbol",
          "MIN",
          "MAX",
          "MIN\nMAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Differential output slew rate",
          "SRQdiff",
          "TBD",
          "TBD",
          "TBD\nTBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "TBD",
          "V/ns",
          ""
        ],
        [
          "9.9",
          "Tx DQS Jitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "in Table 458.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Rx",
          "",
          "",
          "",
          "",
          "",
          "",
          "Tx",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQ",
          "",
          "",
          "Interconnect",
          "",
          "",
          "",
          "",
          "Array",
          "",
          "",
          ""
        ],
        [
          "",
          "Rx",
          "",
          "",
          "",
          "",
          "",
          "",
          "Tx",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "DQS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "+",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS",
          "",
          "",
          ""
        ],
        [
          "",
          "-\nDQS#",
          "",
          "",
          "Interconnect",
          "",
          "",
          "",
          "+-",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DQS#",
          "",
          "",
          ""
        ],
        [
          "",
          "Host",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "DRAM",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Figure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 85.38923429957799
      }
    },
    {
      "page": 366,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-3200",
          "",
          "DDR5-3600",
          "",
          "DDR5-4000",
          "",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tCK_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "1UI_Rj",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "1UI_Rj_",
          "",
          "1UI_Rj_",
          "",
          "1UI_Rj_",
          "",
          "1UI_Rj_",
          "",
          ""
        ],
        [
          "",
          "tTx_D-",
          "",
          "_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "UI",
          "1,2,3,4,"
        ],
        [
          "Rj RMS Value of 1-UI",
          "",
          "",
          "",
          "",
          "NoBUJ",
          "",
          "NoBUJ",
          "",
          "NoBUJ",
          "",
          "NoBUJ",
          "",
          ""
        ],
        [
          "",
          "QS_1UI_R-",
          "-",
          "NoBUJ",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "(RMS",
          "5,6,7,8,9,"
        ],
        [
          "Jitter without BUJ",
          "",
          "",
          "",
          "",
          "+",
          "",
          "+",
          "",
          "+",
          "",
          "+",
          "",
          ""
        ],
        [
          "",
          "j_NoBUJ",
          "",
          "+",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ")",
          "10,11,12"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.002",
          "",
          "0.002",
          "",
          "0.002",
          "",
          "0.002",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.002",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tTx_D-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,5,6,"
        ],
        [
          "Dj pp Value of 1-UI Jit-",
          "",
          "",
          "",
          "",
          "0.150",
          "",
          "0.150",
          "",
          "0.150",
          "",
          "0.150",
          "",
          ""
        ],
        [
          "",
          "QS_1UI_D-",
          "-",
          "0.150",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "UI",
          "7,8,9,10,"
        ],
        [
          "ter without BUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          "tCK_",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "NUI_Rj",
          "",
          "NUI_Rj",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Rj RMS Value of N-UI",
          "tTx_D-",
          "",
          "",
          "",
          "",
          "",
          "NUI_Rj_",
          "",
          "NUI_Rj_",
          "",
          "NUI_Rj_",
          "UI",
          "1,2,3,5,6,"
        ],
        [
          "",
          "",
          "",
          "_",
          "",
          "_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "jitter without BUJ,",
          "QS_NUI_R-",
          "-",
          "",
          "-",
          "",
          "-",
          "NoBUJ",
          "-",
          "NoBUJ",
          "-",
          "NoBUJ",
          "(RMS",
          "7,8,9,10,"
        ],
        [
          "",
          "",
          "",
          "NoBUJ",
          "",
          "NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "where 1<N< 4",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "+",
          "",
          "+",
          "",
          "+",
          ")",
          "11,12"
        ],
        [
          "",
          "",
          "",
          "+",
          "",
          "+",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.002",
          "",
          "0.002",
          "",
          "0.002",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.002",
          "",
          "0.002",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Dj pp Value of N-UI Jit-",
          "tTx_D-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,5,6,"
        ],
        [
          "",
          "",
          "",
          "0.150",
          "",
          "0.150",
          "",
          "0.150",
          "",
          "0.150",
          "",
          "0.150",
          "",
          ""
        ],
        [
          "ter without BUJ,",
          "QS_NUI_D-",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "UI",
          "7,8,9,10,"
        ],
        [
          "where 1<N < 4",
          "j_NoBUJ",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 97.70228878976873
      }
    },
    {
      "page": 367,
      "source": "table",
      "content": [
        [
          "",
          "Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak"
        ],
        [
          "",
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "",
          "1,2,3,4,"
        ],
        [
          "Strobe Duty Cycle Error",
          "tTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n5,6,7,8,9,"
        ],
        [
          "",
          "10,11,12"
        ],
        [
          "",
          "1,2,3,5,6,"
        ],
        [
          "Strobe Duty Cycle Error",
          "tTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n7,8,9,10,"
        ],
        [
          "",
          "11"
        ],
        [
          "",
          "1,2,3,5,6,"
        ],
        [
          "Strobe Duty Cycle Error",
          "tTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n7,8,9,10,"
        ],
        [
          "",
          "11,12"
        ],
        [
          "",
          "1,2,3,5,6,"
        ],
        [
          "Strobe Duty Cycle Error",
          "tTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n7,8,9,10,"
        ],
        [
          "",
          "11"
        ],
        [
          "NOTE 1",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "",
          "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated"
        ],
        [
          "",
          "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM"
        ],
        [
          "",
          "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a"
        ],
        [
          "",
          "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send"
        ],
        [
          "",
          "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be"
        ],
        [
          "",
          "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link"
        ],
        [
          "",
          "feasibility"
        ],
        [
          "NOTE 2",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "",
          "socket in the transmitter measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within"
        ],
        [
          "",
          "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,"
        ],
        [
          "",
          "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group"
        ],
        [
          "",
          "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to"
        ],
        [
          "",
          "the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that there may be cases when"
        ],
        [
          "",
          "one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 3",
          "The validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 4",
          "Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction"
        ],
        [
          "",
          "of DCD"
        ],
        [
          "NOTE 5",
          "See Section 7.2 for details on the minimum BER requirements"
        ],
        [
          "NOTE 6",
          "See Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 7",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "",
          "prior to running the Tx DQ Jitter test"
        ],
        [
          "NOTE 8",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44, the Mode Register for the Per Pin DCA of DQS are MR103 -"
        ],
        [
          "",
          "MR110."
        ],
        [
          "NOTE 9",
          "Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test"
        ],
        [
          "NOTE 10",
          "These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending"
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 97.22042443446225
      }
    },
    {
      "page": 368,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Rj RMS Value of 1-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\ntTx_DQS_1UI_"
        ],
        [
          "Jitter without BUJ",
          ", \nRj_NoBUJ\n(RMS"
        ],
        [
          "",
          ")\n5,6,7,8"
        ],
        [
          "",
          ",9,"
        ],
        [
          "",
          "10,11,"
        ],
        [
          "",
          "12"
        ],
        [
          "Dj pp Value of 1-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\ntTx_DQS_1UI_"
        ],
        [
          "Jitter without BUJ",
          ",6,7,8,\nDj_NoBUJ"
        ],
        [
          "",
          "9,10,1"
        ],
        [
          "",
          "1"
        ],
        [
          "Rj RMS Value of N-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\ntTx_DQS_NUI_"
        ],
        [
          "jitter without BUJ,",
          ",6,7,8,\n(RMS\nRj_NoBUJ"
        ],
        [
          "",
          ")\n9,10,1"
        ],
        [
          "where 1<N< 4",
          ""
        ],
        [
          "",
          "1,12"
        ],
        [
          "Dj pp Value of N-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\ntTx_DQS_NUI_"
        ],
        [
          "Jitter without BUJ,",
          ",6,7,8,\nDj_NoBUJ"
        ],
        [
          "",
          "9,10,1"
        ],
        [
          "where 1<N < 4",
          ""
        ],
        [
          "",
          "1"
        ],
        [
          "NOTE 1",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter"
        ],
        [
          "",
          "measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the"
        ],
        [
          "",
          "transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant."
        ],
        [
          "",
          "To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off"
        ],
        [
          "",
          "(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device"
        ],
        [
          "",
          "switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to"
        ],
        [
          "",
          "determine link feasibility"
        ],
        [
          "NOTE 2",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter"
        ],
        [
          "",
          "measurement setup, in many cases the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes"
        ],
        [
          "",
          "sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the"
        ],
        [
          "",
          "impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while"
        ],
        [
          "",
          "the remaining TX lanes send patterns to the corresponding RX receivers, so as to excite realistic on-die noise profile from device switching. Note that"
        ],
        [
          "",
          "there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 3",
          "The validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 4",
          "Rj RMS value of 1-UI jitter. Without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 5",
          "See Section 7.2 for details on the minimum BER requirements"
        ],
        [
          "NOTE 6",
          "See Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 7",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running the Tx DQ Jitter test"
        ],
        [
          "NOTE 8",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44"
        ],
        [
          "NOTE 9",
          "Spread Spectrum Clocking (SSC) must be disabled while running the Tx DQ Jitter test"
        ],
        [
          "NOTE 10",
          "These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous"
        ]
      ],
      "meta": {
        "rows": 44,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.83967993043863
      }
    },
    {
      "page": 369,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 341"
        ],
        [
          "9.10",
          "Tx DQ Jitter",
          ""
        ],
        [
          "9.10.1   Overview",
          "",
          ""
        ],
        [
          "The Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic",
          "",
          ""
        ],
        [
          "Jitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified",
          "",
          ""
        ],
        [
          "in Table 461.",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 66.22536025801888
      }
    },
    {
      "page": 370,
      "source": "table",
      "content": [
        [
          "DDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "tCK_ \n tCK_ \n tCK_ \n tCK_"
        ],
        [
          "tCK_ \n1UI_Rj_ \n1UI_Rj_ \n1UI_Rj_ \n1UI_Rj_"
        ],
        [
          "1,3,4,5,7,"
        ],
        [
          "1UI_Rj_"
        ],
        [
          "NoBUJ \nNoBUJ \nNoBUJ \nNoBUJ \ntTx_D-\n8,9,10,"
        ],
        [
          "UI\nRj RMS of 1-UI jit-\nNoBUJ"
        ],
        [
          "-\n-\n-\n-\n-\n11,12,13,\nQ_1UI_R-\n+ \n+ \n+ \n+"
        ],
        [
          "ter without BUJ\n(RMS)"
        ],
        [
          "+ \n14\nj_NoBUJ"
        ],
        [
          "0.002\n0.002\n0.002\n0.002"
        ],
        [
          "0.002"
        ],
        [
          "3,5,7,"
        ],
        [
          "tTx_D-"
        ],
        [
          "0.150\n0.150\n0.150\n0.150\n0.150\nDj pp 1-UI jitter \n8,9,10,"
        ],
        [
          "-\n-\n-\n-\n-\nUI\nQ_1UI_D-"
        ],
        [
          "11,12,13\nwithout BUJ"
        ],
        [
          "j_NoBUJ"
        ],
        [
          "tCK_ \n tCK_ \n tCK_ \n tCK_ \n tCK_"
        ],
        [
          "NUI_Rj_ \nNUI_Rj_ \nNUI_Rj_ \nNUI_Rj_ \nNUI_Rj_"
        ],
        [
          "3,5,7,"
        ],
        [
          "NoBUJ \nNoBUJ \nNoBUJ \nNoBUJ \nNoBUJ \nRj RMS of N-UI jit-\ntTx_D-"
        ],
        [
          "UI\n8,9,10,"
        ],
        [
          "-\n-\n-\n-\n-\nter without BUJ, \nQ_NUI_R-\n+ \n+ \n+ \n+ \n+"
        ],
        [
          "11,12,13,\n(RMS)"
        ],
        [
          "where 1<N<4\nj_NoBUJ\n14"
        ],
        [
          "0.002\n0.002\n0.002\n0.002\n0.002"
        ],
        [
          "3,6,7,"
        ],
        [
          "Dj pp N-UI jitter \ntTx_D-"
        ],
        [
          "0.150\n0.150\n0.150\n0.150\n0.150\n8,9,10,"
        ],
        [
          "-\n-\n-\n-\n-\nUI\nwithout BUJ, where \nQ_NUI_D-"
        ],
        [
          "11,12,13"
        ],
        [
          "1<N<4 \nj_NoBUJ"
        ],
        [
          "3,5,6,7,9,"
        ],
        [
          "Delay of any data"
        ],
        [
          "tTx_D-\n10,11,12,"
        ],
        [
          "-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\nUI\nlane relative to"
        ],
        [
          "13\nQS2DQ"
        ],
        [
          "strobe lane"
        ],
        [
          "NOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated"
        ],
        [
          "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM"
        ],
        [
          "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a"
        ],
        [
          "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send"
        ],
        [
          "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be"
        ],
        [
          "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link"
        ],
        [
          "feasibility."
        ],
        [
          "NOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "socket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within"
        ],
        [
          "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,"
        ],
        [
          "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group"
        ],
        [
          "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to"
        ],
        [
          "the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases when"
        ],
        [
          "one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 3\nThe validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 4\nRj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction"
        ],
        [
          "of DCD"
        ],
        [
          "NOTE 5\nDelay of any data lane relative to strobe lane, as measured at Tx output"
        ],
        [
          "NOTE 6\nVref noise level to DQ jitter should be adjusted to minimize DCD"
        ],
        [
          "NOTE 7\nSee Section 7.2 for details on the minimum BER requirements"
        ],
        [
          "NOTE 8\nSee Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "prior to running this test"
        ],
        [
          "NOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are"
        ]
      ],
      "meta": {
        "rows": 66,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.9999999999997
      }
    },
    {
      "page": 370,
      "source": "table",
      "content": [
        [
          "NOTE 8",
          "See Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "",
          "prior to running this test"
        ],
        [
          "NOTE 10",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are"
        ],
        [
          "",
          "MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and"
        ],
        [
          "",
          "MR(198+8y), where 0≤y≤7."
        ],
        [
          "NOTE 11",
          "Spread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 12",
          "These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending"
        ],
        [
          "",
          "out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ],
        [
          "NOTE 13",
          "Tested on the CTC2 card only"
        ],
        [
          "NOTE 14",
          "The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 371,
      "source": "table",
      "content": [
        [
          "DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "Parameter\nSymbol\nUnit\nNotes"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "3,4,10,11,"
        ],
        [
          "tTx_DQ_Du-"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n12,13,14,15, \nDQ Duty Cycle Error"
        ],
        [
          "ty_UI"
        ],
        [
          "16,17"
        ],
        [
          "tTx_D-\n1,3,5,9,11,12,"
        ],
        [
          "UI\nRj RMS of 1-UI jitter"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n13,14, 15, \nQ_1UI_R-"
        ],
        [
          "without BUJ\n(RMS)"
        ],
        [
          "16,17,18\nj_NoBUJ"
        ],
        [
          "3,6,9,11,"
        ],
        [
          "tTx_D-"
        ],
        [
          "Dj pp 1-UI jitter with-\n12,13,14,"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\nQ_1UI_D-"
        ],
        [
          "15,16,17\nout BUJ"
        ],
        [
          "j_NoBUJ"
        ],
        [
          "Rj RMS of N-UI jitter \ntTx_D-\n3,7,9,11,"
        ],
        [
          "UI"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n12,13,14, \nwithout BUJ, where \nQ_NUI_R-"
        ],
        [
          "(RMS)\n15,16,17,18"
        ],
        [
          "1<N<4\nj_NoBUJ"
        ],
        [
          "3,8,10,11,"
        ],
        [
          "Dj pp N-UI jitter with-\ntTx_D-"
        ],
        [
          "12,13,14,"
        ],
        [
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\nout BUJ, where \nQ_NUI_D-"
        ],
        [
          "15,16,17"
        ],
        [
          "1<N<4 \nj_NoBUJ"
        ],
        [
          "Delay of any data \n3,9,10,11,13,"
        ],
        [
          "-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n14, 15,16,17\nlane relative to strobe \ntTx_DQS2DQ"
        ],
        [
          "lane"
        ],
        [
          "NOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "socket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated"
        ],
        [
          "within tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM"
        ],
        [
          "component, the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a"
        ],
        [
          "small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send"
        ],
        [
          "patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be"
        ],
        [
          "cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link"
        ],
        [
          "feasibility."
        ],
        [
          "NOTE 2\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no"
        ],
        [
          "socket in the transmitter measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within"
        ],
        [
          "tolerable error even with all the transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component,"
        ],
        [
          "the contribution of the cross-talk could be significant. To minimize the impact of crosstalk on the measurement results, a small group"
        ],
        [
          "of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while the remaining TX lanes send patterns to"
        ],
        [
          "the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there may be cases"
        ],
        [
          "when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link"
        ],
        [
          "feasibility"
        ],
        [
          "NOTE 3\nThe validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 4\nRj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction"
        ],
        [
          "of DCD"
        ],
        [
          "NOTE 5\nDelay of any data lane relative to strobe lane, as measured at Tx output"
        ],
        [
          "NOTE 6\nVref noise level to DQ jitter should be adjusted to minimize DCD"
        ],
        [
          "NOTE 7\nSee Section 7.2 for details on the minimum BER requirements"
        ],
        [
          "NOTE 8\nSee Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "prior to running this test"
        ],
        [
          "NOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are"
        ]
      ],
      "meta": {
        "rows": 59,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0000000000002
      }
    },
    {
      "page": 371,
      "source": "table",
      "content": [
        [
          "NOTE 7",
          "See Section 7.2 for details on the minimum BER requirements"
        ],
        [
          "NOTE 8",
          "See Section 7.3 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "",
          "prior to running this test"
        ],
        [
          "NOTE 10",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are"
        ],
        [
          "",
          "MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode Registers for the Per Pin DCA of DQUy are MR(197+8y) and"
        ],
        [
          "",
          "MR(198+8y), where 0≤y≤7."
        ],
        [
          "NOTE 11",
          "Spread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 12",
          "These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for"
        ],
        [
          "",
          "sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ],
        [
          "NOTE 13",
          "Tested on the CTC2 card only"
        ],
        [
          "NOTE 14",
          "The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 372,
      "source": "table",
      "content": [
        [
          "",
          "DDR5-6800\nDDR5-7200\nDDR5-766000\nDDR5-6000\nDDR5-6400"
        ],
        [
          "Parameter",
          "Symbol\nUnit\nNotes"
        ],
        [
          "",
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "DQ Duty Cycle",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,4,10, \ntTx_DQ_Dut"
        ],
        [
          "Error",
          "11,12,13,1\ny_UI"
        ],
        [
          "",
          "4,15,16,17"
        ],
        [
          "Rj RMS of 1-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,3,5,9,11,\ntTx_DQ_1UI"
        ],
        [
          "jitter without BUJ",
          "12,13,14, \n(RMS\n_Rj_NoBUJ"
        ],
        [
          "",
          "15, \n)"
        ],
        [
          "",
          "16,17,18"
        ],
        [
          "Dj pp 1-UI jitter",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,9,11,\ntTx_DQ_1UI"
        ],
        [
          "without BUJ",
          "12,13,14, \n_Dj_NoBUJ"
        ],
        [
          "",
          "15,16,17"
        ],
        [
          "Rj RMS of N-UI",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,7,9,11,1\ntTx_DQ_NUI"
        ],
        [
          "jitter without BUJ,",
          "2,13,14, \n(RMS\n_Rj_NoBUJ"
        ],
        [
          "",
          "15,16,17,1\n)"
        ],
        [
          "where 1<N<4",
          ""
        ],
        [
          "",
          "8"
        ],
        [
          "Dj pp N-UI jitter",
          "-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \ntTx_DQ_NUI"
        ],
        [
          "without BUJ,",
          "12,13,14, \n_Dj_NoBUJ"
        ],
        [
          "",
          "15,16,17"
        ],
        [
          "where 1<N<4",
          ""
        ],
        [
          "Delay of any data",
          "-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10, \ntTx_DQS2D"
        ],
        [
          "lane relative to",
          "11,13,14, \nQ"
        ],
        [
          "",
          "15,16,17"
        ],
        [
          "strobe lane",
          ""
        ],
        [
          "NOTE 1",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter"
        ],
        [
          "",
          "measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even with all the"
        ],
        [
          "",
          "transmitter lanes sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant."
        ],
        [
          "",
          "To minimize the impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off"
        ],
        [
          "",
          "(sending DC), while the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device"
        ],
        [
          "",
          "switching. Note that there may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to"
        ],
        [
          "",
          "determine link feasibility."
        ],
        [
          "NOTE 2",
          "On-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter"
        ],
        [
          "",
          "measurement setup, in many cases, the contribution of BUJ is not significant or can be estimated within tolerable error even with all the transmitter lanes"
        ],
        [
          "",
          "sending patterns. When a socket is present, such as DUT being DRAM component, the contribution of the cross-talk could be significant. To minimize the"
        ],
        [
          "",
          "impact of crosstalk on the measurement results, a small group of selected lanes in the vicinity of the lane under test may be turned off (sending DC), while"
        ],
        [
          "",
          "the remaining TX lanes send patterns to the corresponding RX receivers so as to excite realistic on-die noise profile from device switching. Note that there"
        ],
        [
          "",
          "may be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be run to determine link feasibility"
        ],
        [
          "NOTE 3",
          "The validation methodology for these parameters will be covered in future ballots"
        ],
        [
          "NOTE 4",
          "Rj RMS value of 1-UI jitter without BUJ, but on-die system like noise present. This extraction is to be done after software correction of DCD"
        ],
        [
          "NOTE 5",
          "Delay of any data lane relative to strobe lane, as measured at Tx output"
        ],
        [
          "NOTE 6",
          "Vref noise level to DQ jitter should be adjusted to minimize DCD"
        ],
        [
          "NOTE 7",
          "See Chapter 7 for details on the minimum BER requirements"
        ],
        [
          "NOTE 8",
          "See Chapter 7 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test"
        ],
        [
          "NOTE 10",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44"
        ]
      ],
      "meta": {
        "rows": 47,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.57887347885342
      }
    },
    {
      "page": 372,
      "source": "table",
      "content": [
        [
          "NOTE 6",
          "Vref noise level to DQ jitter should be adjusted to minimize DCD"
        ],
        [
          "NOTE 7",
          "See Chapter 7 for details on the minimum BER requirements"
        ],
        [
          "NOTE 8",
          "See Chapter 7 for details on UI, NUI and Jitter definitions"
        ],
        [
          "NOTE 9",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test"
        ],
        [
          "NOTE 10",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44"
        ],
        [
          "NOTE 11",
          "Spread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 12",
          "These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous"
        ],
        [
          "",
          "MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ],
        [
          "NOTE 13",
          "Tested on the CTC2 card only"
        ],
        [
          "NOTE 14",
          "The max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS"
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 373,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 345"
        ],
        [
          "9.11",
          "Tx DQ Stressed Eye",
          ""
        ],
        [
          "",
          "Tx DQ stressed eye height and eye width must meet minimum specification values at BER=E-9 and",
          ""
        ],
        [
          "confidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye",
          "",
          ""
        ],
        [
          "Height. In order to support different Host Receiver (Rx) designs, it is the responsibility of the Host to",
          "",
          ""
        ],
        [
          "ensure the advanced DQS edges are adjusted accordingly via the Read DQS Offset Timing mode register",
          "",
          ""
        ],
        [
          "settings (MR40 OP[3:0]).",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 54.98579006662455
      }
    },
    {
      "page": 374,
      "source": "table",
      "content": [
        [
          "",
          "EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          ""
        ],
        [
          "",
          "",
          "3200",
          "",
          "3600",
          "",
          "4000",
          "",
          "4400",
          "",
          "4800",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "Eye Height specified at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          ""
        ],
        [
          "the transmitter with a",
          "TxEH_DQ_SES_1UI",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "6,7,8,9,"
        ],
        [
          "skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "DQS of 1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Width specified at the",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "0.72\nTxEW_DQ_SES_1UI",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "",
          ""
        ],
        [
          "transmitter with a skew",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "between DQ and DQS of",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "Eye Height specified at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TBD\nTxEH_DQ_SES_2UI",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          "6,7,8,9,"
        ],
        [
          "the transmitter with a",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "DQS of 2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "0.72",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Width specified at the",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TxEW_DQ_SES_2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "transmitter with a skew",
          "",
          "-",
          "0.72",
          "-",
          "0.72",
          "-",
          "0.72",
          "-",
          "0.72",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "between DQ and DQS of",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Height specified at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          ""
        ],
        [
          "the transmitter with a",
          "TxEH_DQ_SES_3UI",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "6,7,8,9,"
        ],
        [
          "skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "DQS of 3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Width specified at the",
          "0.72",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "0.72",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TxEW_DQ_SES_3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "transmitter with a skew",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "between DQ and DQS of",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Height specified at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TBD\nTxEH_DQ_SES_4UI",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          ""
        ],
        [
          "the transmitter with a",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "5,6,7,8,"
        ],
        [
          "skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Width specified at the",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TBD\nTxEW_DQ_SES_4UI",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          ""
        ],
        [
          "transmitter with a skew",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "5,6,7,8,"
        ],
        [
          "between DQ and DQS of",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Height specified at",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "",
          ""
        ],
        [
          "the transmitter with a",
          "TxEH_DQ_SES_5UI",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "5,6,7,8,"
        ],
        [
          "skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 5UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 53,
        "cols": 13,
        "flavor": "stream",
        "accuracy": 94.15365984983974
      }
    },
    {
      "page": 375,
      "source": "table",
      "content": [
        [
          "DDR5-\nDDR5-\nDDR5-\nDDR5-\nDDR5-"
        ],
        [
          "3200\n3600\n4000\n4400\n4800"
        ],
        [
          "Notes\nParameter\nSymbol\nUnit"
        ],
        [
          "Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax"
        ],
        [
          "Eye Width specified at the \n1,2,3,4,"
        ],
        [
          "TBD\nTBD\nTBD\nTBD\nTBD\nTxEW_DQ_SES_5UI"
        ],
        [
          "5,6,7,8,\ntransmitter with a skew \n-\n-\n-\n-\n-\nUI"
        ],
        [
          "9,10\nbetween DQ and DQS of"
        ],
        [
          "5UI"
        ],
        [
          "NOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin"
        ],
        [
          "NOTE 2\nRefer to Section 7.2.3"
        ],
        [
          "NOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)"
        ],
        [
          "NOTE 4 Mismatch is defined as DQS to DQ mismatch, in UI increments"
        ],
        [
          "NOTE 5\nThe number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified."
        ],
        [
          "For lower speeds, N=4,5 UI may not be applicable"
        ],
        [
          "NOTE 6\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature"
        ],
        [
          "prior to running this test"
        ],
        [
          "NOTE 7\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are"
        ],
        [
          "MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode"
        ],
        [
          "Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7."
        ],
        [
          "NOTE 8\nSpread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 9\nThese parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device"
        ],
        [
          "without the need for sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ],
        [
          "NOTE 10\nTested on the CTC2 card only"
        ],
        [
          "NOTE 11 Matched DQS to DQ would require the DQs to be adjusted by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would"
        ],
        [
          "require the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center"
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999991
      }
    },
    {
      "page": 376,
      "source": "table",
      "content": [
        [
          "",
          "Table 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "EH=Eye Height, EW=Eye Width; BER=Bit Error Rate",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          ""
        ],
        [
          "",
          "",
          "5200",
          "5600",
          "",
          "6000",
          "",
          "6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "Notes"
        ],
        [
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          ""
        ],
        [
          "Eye Height specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEH_DQ_SES_1UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "6,7,8,9,"
        ],
        [
          "1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "Eye Width specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEW_DQ_SES_1UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "Eye Height specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "6,7,8,9"
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEH_DQ_SES_2UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",10"
        ],
        [
          "2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Eye Width specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEW_DQ_SES_2UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "Eye Height specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEH_DQ_SES_3UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "6,7,8,9,"
        ],
        [
          "3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "Eye Width specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEW_DQ_SES_3UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "6,7,8,9,"
        ],
        [
          "3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "Eye Height specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEH_DQ_SES_4UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "5,6,7,8,"
        ],
        [
          "4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "Eye Width specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEW_DQ_SES_4UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "5,6,7,8,"
        ],
        [
          "4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "Eye Height specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEH_DQ_SES_5UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "mV",
          "5,6,7,8,"
        ],
        [
          "5UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "Eye Width specified at the transmitter",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,4,"
        ],
        [
          "",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          "",
          "TBD",
          ""
        ],
        [
          "with a skew between DQ and DQS of",
          "TxEW_DQ_SES_5UI\n-",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "UI",
          "5,6,7,8,"
        ],
        [
          "5UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ]
      ],
      "meta": {
        "rows": 48,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 90.64025468065955
      }
    },
    {
      "page": 376,
      "source": "table",
      "content": [
        [
          "Eye Width specified at the transmitter \n1,2,3,4,"
        ],
        [
          "TBD\nTBD\nTBD\nTBD"
        ],
        [
          "with a skew between DQ and DQS of \nTxEW_DQ_SES_5UI\n-\n-\n-\n-\nUI\n5,6,7,8,"
        ],
        [
          "5UI\n9,10"
        ],
        [
          "NOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin"
        ],
        [
          "NOTE 2\nRefer to Section 7.2.3"
        ],
        [
          "NOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)"
        ],
        [
          "NOTE 4 Mismatch is defined as DQS to DQ mismatch, in UI increments"
        ],
        [
          "NOTE 5\nThe number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified."
        ],
        [
          "For lower speeds, N=4,5 UI may not be applicable"
        ],
        [
          "NOTE 6\nDuty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature prior"
        ],
        [
          "to running this test"
        ],
        [
          "NOTE 7\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQS are"
        ],
        [
          "MR103-MR110, the Mode Registers for the Per Pin DCA of DQLx are MR(133+8x) and MR(134+8x), where 0≤x≤7, and the Mode"
        ],
        [
          "Registers for the Per Pin DCA of DQUy are MR(197+8y) and MR(198+8y), where 0≤y≤7"
        ],
        [
          "NOTE 8\nSpread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 9\nThese parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device"
        ],
        [
          "without the need for sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000007
      }
    },
    {
      "page": 377,
      "source": "table",
      "content": [
        [
          "",
          "",
          "[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "DDR5-",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "6800",
          "",
          "7200",
          "",
          "7600",
          "",
          "8000",
          "",
          "8400",
          "Uni",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "t",
          ""
        ],
        [
          "",
          "",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "Min",
          "Max",
          "",
          ""
        ],
        [
          "",
          "TxEH_DQ_SES_1UI",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3,4"
        ],
        [
          "Eye Height specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEW_DQ_SES_1U",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "I",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 1UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEH_DQ_SES_2UI",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3,4"
        ],
        [
          "Eye Height specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEW_DQ_SES_2U",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "I",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 2UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEH_DQ_SES_3UI",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3,4"
        ],
        [
          "Eye Height specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEW_DQ_SES_3U",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "I",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",6,7,8,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "9,10"
        ],
        [
          "DQS of 3UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEH_DQ_SES_4UI",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3,4"
        ],
        [
          "Eye Height specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",5,6,7,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "8,9,10"
        ],
        [
          "DQS of 4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEW_DQ_SES_4U",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "I",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",5,6,7,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "8,9,10"
        ],
        [
          "DQS of 4UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEH_DQ_SES_5UI",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "mV",
          "1,2,3,4"
        ],
        [
          "Eye Height specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",5,6,7,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "8,9,10"
        ],
        [
          "DQS of 5UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "TxEW_DQ_SES_5U",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "UI",
          "1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "I",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ",5,6,7,"
        ],
        [
          "ter with a skew between DQ and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "8,9,10"
        ],
        [
          "DQS of 5UI",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 1",
          "Minimum BER E-9 and Confidence Level of 99.5% per pin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 67,
        "cols": 14,
        "flavor": "stream",
        "accuracy": 97.05410895601604
      }
    },
    {
      "page": 377,
      "source": "table",
      "content": [
        [
          "",
          "TxEW_DQ_SES_5U\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4"
        ],
        [
          "Eye Width specified at the transmit-",
          ""
        ],
        [
          "",
          "I\n,5,6,7,"
        ],
        [
          "ter with a skew between DQ and",
          ""
        ],
        [
          "",
          "8,9,10"
        ],
        [
          "DQS of 5UI",
          ""
        ],
        [
          "NOTE 1",
          "Minimum BER E-9 and Confidence Level of 99.5% per pin"
        ],
        [
          "NOTE 2",
          "Refer to the minimum Bit Error Rate (BER) requirements for DDR5"
        ],
        [
          "NOTE 3",
          "The validation methodology for these parameters will be covered in future ballot(s)"
        ],
        [
          "NOTE 4",
          "Mismatch is defined as DQS to DQ mismatch, in UI increments"
        ],
        [
          "NOTE 5",
          "The number of UI’s accumulated will depend on the speed of the link. For higher speeds, higher UI accumulation may be specified. For lower speeds, N=4,5"
        ],
        [
          "",
          "UI may not be applicable"
        ],
        [
          "NOTE 6",
          "Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test"
        ],
        [
          "NOTE 7",
          "The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44"
        ],
        [
          "NOTE 8",
          "Spread Spectrum Clocking (SSC) must be disabled while running this test"
        ],
        [
          "NOTE 9",
          "These parameters are tested using the continuous PRBS8 LFSR training pattern which are sent out on all DQ lanes off the dram device without the need for"
        ],
        [
          "",
          "sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature."
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.55587708464093
      }
    },
    {
      "page": 378,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-3200A",
          "DDR5-3200B",
          "DDR5-3200C",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "22-22-22",
          "26-26-26",
          "28-28-28",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "13.750",
          "16.250",
          "17.500",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "13.750",
          "16.250",
          "17.500",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "13.750",
          "16.250",
          "17.500",
          "ns",
          "7"
        ],
        [
          "ACT to PRE command",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "45.750",
          "48.250",
          "49.500",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(20)",
          "(24)",
          "(26)",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "<= 1.010",
          "<= 1.010",
          "<= 1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "0.625 (3200)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=20",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "22,26,28",
          "22,26,28",
          "22,28",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 37,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.80393332587877
      }
    },
    {
      "page": 379,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-3600A",
          "",
          "DDR5-3600B",
          "",
          "DDR5-3600C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "26-26-26",
          "",
          "30-30-30",
          "",
          "32-32-32",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "16.650",
          "",
          "17.760",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.430",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(16.250)5,7",
          "",
          "(17.500)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "16.650",
          "",
          "17.760",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.430",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(16.250)5,7",
          "",
          "(17.500)5,7",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "16.650",
          "",
          "17.760",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.430",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(16.250)5,7",
          "",
          "(17.500)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "",
          "5 x",
          "",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "",
          "32.00",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "48.650",
          "",
          "49.760",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.430",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(48.250)5,7",
          "",
          "(49.500)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(24)",
          "",
          "(28)",
          "",
          "(30)",
          "",
          "",
          ""
        ],
        [
          "Read CL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          "",
          ""
        ],
        [
          "Write CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<= 1.010",
          "",
          "<=1.010",
          "",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(1980)",
          "",
          "(1980)",
          "",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "22,26,28,30,32",
          "",
          "22,(26),28,30,32",
          "",
          "22,(28),32",
          "",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 56,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 95.83416836173011
      }
    },
    {
      "page": 380,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-4000A",
          "",
          "",
          "DDR5-4000B",
          "DDR5-4000C",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "28-28-28",
          "",
          "",
          "32-32-32",
          "36-36-36",
          "",
          "Unit\nNOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "",
          "",
          "18.000",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.000",
          "",
          "16.000",
          "",
          "",
          "",
          "ns\n7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "",
          "",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          "18.000",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.000",
          "",
          "16.000",
          "",
          "",
          "",
          "ns\n7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "18.000",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.000",
          "",
          "16.000",
          "",
          "",
          "",
          "ns\n7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "",
          "5 x",
          "",
          "5 x",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "",
          "32.00",
          "",
          "ns\n7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "",
          "tREFI1",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "",
          "",
          "50.000",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.000",
          "",
          "48.000",
          "",
          "",
          "",
          "ns\n7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "",
          "",
          "(49.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns"
        ],
        [
          "",
          "",
          "(26)",
          "",
          "(30)",
          "",
          "(34)",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<= 1.010",
          "",
          "<=1.010",
          "",
          "<= 1.010",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "",
          "ns\n1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(980)",
          "",
          "(1980)",
          "",
          "(1980)",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns\n4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "RESERVED",
          "",
          "ns\n1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "1,2,3"
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          "(2933)",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          "ns"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "",
          "<0.681",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "ns\n1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "(2933)",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns\n1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "RESERVED",
          "",
          "ns\n1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "",
          "",
          "ns"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "<0.625",
          ""
        ],
        [
          "19.980",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "ns\n1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "(3200)",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns\n1,2,3,4"
        ],
        [
          "CWL=26",
          "",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.555",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "",
          "RESERVED",
          "",
          "ns\n1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3600)",
          "",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.555",
          "",
          "<0.555",
          "",
          "<0.555",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "",
          "ns\n1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3600)",
          "",
          "(3600)",
          "",
          "(3600)",
          ""
        ],
        [
          "Supported CL",
          "",
          "22,26,28,30,32,36",
          "",
          "",
          "22,26,28,30,32,36",
          "22,(28),(32),36",
          "",
          "nCK\n8"
        ]
      ],
      "meta": {
        "rows": 68,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 95.03392949221045
      }
    },
    {
      "page": 381,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-4400A",
          "",
          "DDR5-4400B",
          "DDR5-4400C",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "32-32-32",
          "",
          "36-36-36",
          "40-40-40",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min\nmax\nmin",
          "Max",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "18.160\n16.344",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.528",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(17.500)5,7\n(16.000)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "18.160\n16.344",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.528",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(17.500)5,7\n(16.000)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "18.160\n16.344",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "tRP",
          "14.528",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(17.500)5,7\n(16.000)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00\n32.00",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "50.160\n48.344",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.528",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(49.500)5,7\n(48.000)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2\nCWL=CL-2",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(30)",
          "",
          "(34)\n(38)",
          "",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)\n0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)\n0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=24",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)\n0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.555",
          "<0.555",
          "(3600)",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3600)",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)\n0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)\n0.454 (4400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "",
          "22,26,28,30,32,36,40",
          "22,(26),28,30,(32),36,40",
          "22,(28),(32),(36),40",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 89,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 96.22078403509244
      }
    },
    {
      "page": 382,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-4800A",
          "",
          "DDR5-4800B",
          "",
          "DDR5-4800C",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "34-34-34",
          "",
          "40-40-40",
          "",
          "42-42-42",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "16.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.144",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "16.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.144",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "16.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.144",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "",
          "32.00",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "48.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.144",
          "",
          "",
          "",
          "49.472",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(48.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(32)",
          "",
          "(38)",
          "",
          "(40)",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<=1.010",
          "",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(1980)",
          "",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.555",
          "",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.555",
          "",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3600)",
          "",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.500",
          "",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4000)",
          "",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "CL=34,",
          "",
          "",
          "<0.454",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=32",
          "",
          "",
          "(4400)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.454",
          "",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4400)",
          "",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "CL=42,",
          "",
          "",
          "<0.454",
          "",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "17.472",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=40",
          "",
          "",
          "(4400)",
          "",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "22,(26),28,30,(32),(36),40,",
          "",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "",
          "22,26,28,30,32,34,36,40,42",
          "",
          "",
          "22,28,32,36,40,42",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "",
          "42",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 85,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.38107887176255
      }
    },
    {
      "page": 383,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-5200A",
          "",
          "DDR5-5200B",
          "DDR5-5200C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "38-38-38",
          "",
          "42-42-42",
          "46-46-46",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min\nmax",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "16.128",
          "17.664",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "16.128",
          "17.664",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "16.128",
          "17.664",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "5 x",
          "",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "32.00",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "48.128",
          "49.664",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(48.000)5,7",
          "(49.472)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(36)",
          "",
          "(40)",
          "(44)",
          "",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "Supported Frequency Table",
          "",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<=1.010",
          "<= 1.010",
          "",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(1980)",
          "(1980)",
          "",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "<0.681",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.681",
          "<0.681",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=24",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.555",
          "<0.555",
          "",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3600)",
          "(3600)",
          "",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=30",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.500",
          "<0.500",
          "",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4000)",
          "(4000)",
          "",
          "(4000)",
          "",
          ""
        ],
        [
          "CL=34,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=32",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          ""
        ],
        [
          "CL=42,",
          "",
          "",
          "<0.454",
          "<0.454",
          "",
          "(4400)",
          "",
          ""
        ],
        [
          "17.472",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=40",
          "",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=48,",
          "",
          "",
          "<0.454",
          "<0.454",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "19.968",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=46",
          "",
          "",
          "(4400)",
          "(4400)",
          "",
          "(4400)",
          "",
          ""
        ],
        [
          "CL=38,",
          "",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.592",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=36",
          "",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 90,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 96.89610769042305
      }
    },
    {
      "page": 384,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 356",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 472 — DDR5-5200 Speed Bins and Operations (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "DDR5-5200A",
          "DDR5-5200B",
          "DDR5-5200C",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "38-38-38",
          "42-42-42",
          "46-46-46",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.416",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "16.128",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4800)",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.416",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "17.664",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=44",
          "",
          "(4800)",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,26,28,30,32,36,38,40,",
          "22,26,28,30,(32),36,40,42,",
          "",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "22,(28),32,36,40,(42),46,48",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "42,46,48",
          "46,48",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 95.0756872111433
      }
    },
    {
      "page": 385,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-5600A",
          "",
          "DDR5-5600B",
          "DDR5-5600C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "40-40-40",
          "",
          "46-46-46",
          "50-50-50",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min\nmax",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "16.422",
          "17.850",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "16.422",
          "17.850",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "16.422",
          "17.850",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "5 x",
          "",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "32.00",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "48.422",
          "49.850",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(48.000)5,7",
          "(49.472)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(38)",
          "",
          "(44)",
          "(48)",
          "",
          "",
          ""
        ],
        [
          "tAAmin \nRead CL",
          "",
          "",
          "",
          "Supported Frequency Table",
          "",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "<=1.010",
          "<=1.010",
          "",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "",
          "(1980)",
          "(1980)",
          "",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.681",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(2933)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "<0.681",
          "<0.681",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.681",
          "<0.681",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(2933)",
          "(2933)",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.625",
          "<0.625",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3200)",
          "(3200)",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.555",
          "<0.555",
          "",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "",
          "(3600)",
          "(3600)",
          "",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "",
          "<0.500",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.500",
          "<0.500",
          "",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4000)",
          "(4000)",
          "",
          "(4000)",
          "",
          ""
        ],
        [
          "CL=34,",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "CWL=32",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=38",
          "",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 90,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.10101155070856
      }
    },
    {
      "page": 386,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "DDR5-5600A",
          "DDR5-5600B",
          "DDR5-5600C",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "40-40-40",
          "46-46-46",
          "50-50-50",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.454",
          "<0.454",
          "(4400)",
          "",
          ""
        ],
        [
          "17.472",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "",
          "<0.454",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "0.416 (4800)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=46",
          "",
          "(4400)",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=38,",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "14.592",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=36",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.416",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "16.128",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.416",
          "<0.416",
          "(4800)",
          "",
          ""
        ],
        [
          "17.664",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=44",
          "",
          "(4800)",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "",
          "<0.416",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "",
          "(4800)",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.384",
          "",
          "",
          "",
          ""
        ],
        [
          "14.280",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=38",
          "",
          "(5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.384",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "",
          "(5200)",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "",
          "<0.384",
          "<0.384",
          "<0.384",
          "",
          ""
        ],
        [
          "17.850",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "0.357 (5600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=48",
          "",
          "(5200)",
          "(5200)",
          "(5200)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,26,28,30,32,36,38,40,",
          "22,(26),28,30,(32),(36),40,(",
          "22,(28),(32),36,40,(42),(46),",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "42,46,48,50,52",
          "42),46,48,50,52",
          "48,50,52",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 43,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.20539051450997
      }
    },
    {
      "page": 387,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-6000A",
          "DDR5-6000B",
          "DDR5-6000C",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "42-42-42",
          "50-50-50",
          "54-54-54",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "16.650",
          "17.982",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "13.986",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "16.650",
          "17.982",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "13.986",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "16.650",
          "17.982",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "13.986",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "48.650",
          "49.982",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "45.986",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "(48.000)5,7",
          "(49.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(40)",
          "(48)",
          "(52)",
          "",
          ""
        ],
        [
          "tAAmin \nReadCL",
          "",
          "",
          "Supported Frequency Table",
          "",
          "",
          ""
        ],
        [
          "(ns)\nWrite CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "<= 1.010",
          "<= 1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "",
          "(1980)",
          "(1980)",
          "(980)",
          "",
          ""
        ],
        [
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=26",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=26",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (3600)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=24",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "<0.625",
          "<0.625",
          "(3200)",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "tCK(AVG)",
          "0.555 (3600)",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=28",
          "",
          "<0.555",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=26",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=32,",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "0.454 (4400)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=30",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "0.454 (4400)",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "",
          "(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "CL=34,",
          "",
          "<0.454",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "tCK(AVG)",
          "0.416 (4800)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=32",
          "",
          "(4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          ""
        ],
        [
          "CL=40,",
          "",
          "<0.454",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=38",
          "",
          "(4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 94,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 99.12183623604408
      }
    },
    {
      "page": 388,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "DDR5-6000A",
          "DDR5-6000B",
          "DDR5-6000C",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "42-42-42",
          "50-50-50",
          "54-54-54",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.454",
          "<0.454",
          "(4400)",
          "",
          ""
        ],
        [
          "17.472",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "",
          "<0.454",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "0.416 (4800)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=46",
          "",
          "(4400)",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=38,",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "14.592",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=36",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "16.128",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.416",
          "<0.416",
          "(4800)",
          "",
          ""
        ],
        [
          "17.664",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=44",
          "",
          "(4800)",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "",
          "<0.416",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "",
          "(4800)",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.384",
          "",
          "",
          "",
          ""
        ],
        [
          "14.280",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=38",
          "",
          "(5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.384",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "",
          "(5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "<0.384",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "",
          "<0.384",
          "<0.384",
          "(5200)",
          "",
          ""
        ],
        [
          "17.850",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=48",
          "",
          "(5200)",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "",
          "<0.384",
          "<0.384",
          "<0.384",
          "",
          ""
        ],
        [
          "19.992",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "0.357 (5600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "",
          "(5200)",
          "(5200)",
          "(5200)",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.357",
          "",
          "",
          "",
          ""
        ],
        [
          "13.986",
          "",
          "tCK(AVG)",
          "0.333 (6000)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(5600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "",
          "<0.357",
          "<0.357",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "tCK(AVG)",
          "0.333 (6000)",
          "0.333 (6000)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=48",
          "",
          "(5600)",
          "(5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=54,",
          "",
          "<0.357",
          "<0.357",
          "<0.357",
          "",
          ""
        ],
        [
          "17.982",
          "",
          "tCK(AVG)",
          "0.333 (6000)",
          "0.333 (6000)",
          "0.333 (6000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=52",
          "",
          "(5600)",
          "(5600)",
          "(5600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "22,(26),28,30,(32),(36),",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,26,28,30,32,34,36,38,",
          "",
          "22,(28),(32),36,40,(42),",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "(40),(42),(46),48,50,52,54,5",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "40,42,46,48,50,52,54,56",
          "",
          "(46),48,(50),52,54,56",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "6",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 64,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.63371778120951
      }
    },
    {
      "page": 389,
      "source": "table",
      "content": [
        [
          "",
          "CL-nRCD-nRP",
          "46-46-46",
          "",
          "52-52-52",
          "56-56-56",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min\nmax",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read command to",
          "",
          "",
          "",
          "16.224",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "14.352",
          "",
          "",
          "17.472",
          "",
          "ns",
          "7"
        ],
        [
          "first data",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "16.224",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.352",
          "",
          "",
          "17.472",
          "",
          "ns",
          "7"
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "16.224",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.352",
          "",
          "",
          "17.472",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "5 x",
          "5 x",
          "",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "32.00",
          "",
          "32.00",
          "32.00",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF com-",
          "",
          "",
          "",
          "48.224",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.352",
          "",
          "",
          "49.472",
          "",
          "ns",
          "7"
        ],
        [
          "mand period",
          "",
          "",
          "",
          "(48.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL-2",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(44)",
          "",
          "(50)",
          "(54)",
          "",
          "",
          ""
        ],
        [
          "tAAmin",
          "Read CL",
          "",
          "",
          "Supported Frequency Table",
          "",
          "",
          "",
          ""
        ],
        [
          "(ns)",
          "Write CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "",
          "<=1.010",
          "<=1.010",
          "",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "tCK(AVG)",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "CWL=20",
          "",
          "(1980)",
          "(1980)",
          "",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=26",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=24",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=28",
          "",
          "<0.681",
          "<0.681",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "17.500",
          "tCK(AVG)",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=26",
          "",
          "(2933)",
          "(2933)",
          "",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "CL=26",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "tCK(AVG)",
          "0.555 (4400)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=24",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=30,",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=28",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.625",
          "<0.625",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "17.760",
          "tCK(AVG)",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=30",
          "",
          "(3200)",
          "(3200)",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=30",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "",
          "<0.555",
          "<0.555",
          "",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=34",
          "",
          "(3600)",
          "(3600)",
          "",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=30",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=34",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.500",
          "<0.500",
          "",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "tCK(AVG)",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=38",
          "",
          "(4000)",
          "(4000)",
          "",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "CL=34,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=32",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=38",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.454",
          "<0.454",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "17.472",
          "tCK(AVG)",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4400)",
          "(4400)",
          "",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=38,",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.592",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=36",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.128",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.416",
          "<0.416",
          "",
          "<0.416",
          "",
          ""
        ],
        [
          "17.664",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "0.384 (5200)",
          "0.384 (5200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=44",
          "",
          "(4800)",
          "(4800)",
          "",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.280",
          "tCK(AVG)",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=38",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.384",
          "<0.384",
          "",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "tCK(AVG)",
          "0.357 (5600)",
          "",
          "0.357 (5600)",
          "RESERVED",
          "",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "",
          "(5200)",
          "(5200)",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 92,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 89.83147917294858
      }
    },
    {
      "page": 389,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "CWL=CL-2",
          "CWL=CL-2",
          "CWL=CL-2",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "",
          "CWL",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "(44)",
          "(50)",
          "(54)",
          "",
          ""
        ],
        [
          "tAAmin",
          "Read CL",
          "",
          "",
          "Supported Frequency Table",
          "",
          "",
          ""
        ],
        [
          "(ns)",
          "Write CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "",
          "<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "tCK(AVG)",
          "0.952 (2100)",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "CWL=20",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.750",
          "",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=20",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=26",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=24",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=28",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "17.500",
          "",
          "tCK(AVG)",
          "0.625 (3200)",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=26",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "CL=26",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "14.430",
          "",
          "tCK(AVG)",
          "0.555 (4400)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=24",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=30,",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "tCK(AVG)",
          "0.555 (3600)",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=28",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "17.760",
          "",
          "tCK(AVG)",
          "0.555 (3600)",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=30",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "CL=28",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.000",
          "",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=26",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "tCK(AVG)",
          "0.500 (4000)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=30",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "18.000",
          "",
          "tCK(AVG)",
          "0.500 (4000)",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=34",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "14.528",
          "",
          "tCK(AVG)",
          "0.454 (4400)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=30",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "tCK(AVG)",
          "0.454 (4400)",
          "0.454 (4400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=34",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "18.160",
          "",
          "tCK(AVG)",
          "0.454 (4400)",
          "0.454 (4400)",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=38",
          "",
          "(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "CL=34,",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.144",
          "",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=32",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=38",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.454",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "17.472",
          "",
          "tCK(AVG)",
          "0.416 (4800)",
          "0.416 (4800)",
          "0.416 (4800)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4400)",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=38,",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "14.592",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=36",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "16.128",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.416",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "17.664",
          "",
          "tCK(AVG)",
          "0.384 (5200)",
          "0.384 (5200)",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=44",
          "",
          "(4800)",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14.280",
          "",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=38",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.384",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "",
          "(5200)",
          "(5200)",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 75,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.78925329632366
      }
    },
    {
      "page": 390,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 475 — DDR5-6400 Speed Bins and Operations (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.10.",
          "",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "DDR5-6400A",
          "DDR5-6400B",
          "DDR5-6400C",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "46-46-46",
          "52-52-52",
          "56-56-56",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "",
          "<0.384",
          "<0.384",
          "<0.384",
          "",
          ""
        ],
        [
          "17.850",
          "",
          "tCK(AVG)",
          "0.357 (5600)",
          "0.357 (5600)",
          "0.357 (5600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=48",
          "",
          "(5200)",
          "(5200)",
          "(5200)",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13.986",
          "",
          "tCK(AVG)",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=40",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "",
          "<0.357",
          "<0.357",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "tCK(AVG)",
          "0.333 (6000)",
          "0.333 (6000)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=48",
          "",
          "(5600)",
          "(5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=54,",
          "",
          "<0.357",
          "<0.357",
          "<0.357",
          "",
          ""
        ],
        [
          "17.982",
          "",
          "tCK(AVG)",
          "0.333 (6000)",
          "0.333 (6000)",
          "0.333 (6000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=52",
          "",
          "(5600)",
          "(5600)",
          "(5600)",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "",
          "<0.333",
          "",
          "",
          "",
          ""
        ],
        [
          "14.352",
          "",
          "tCK(AVG)",
          "0.312 (6400)",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "",
          "(6000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "",
          "<0.333",
          "<0.333",
          "",
          "",
          ""
        ],
        [
          "16.224",
          "",
          "tCK(AVG)",
          "0.312 (6400)",
          "0.312 (6400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=50",
          "",
          "(6000)",
          "(6000)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "",
          "<0.333",
          "<0.333",
          "<0.333",
          "",
          ""
        ],
        [
          "17.472",
          "",
          "tCK(AVG)",
          "0.312 (6400)",
          "0.312 (6400)",
          "0.312 (6400)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "",
          "(6000)",
          "(6000)",
          "(6000)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,26,28,30,32,36,40,42,",
          "22,26,28,30,(32),36,40,",
          "22,28,32,36,40,42,46,50,54,",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "46,48,50,52,54,56",
          "(42),46,50,52,54,56",
          "56",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.75890693788389
      }
    },
    {
      "page": 391,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 363"
        ],
        [
          "10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475",
          ""
        ],
        [
          "NOTE 1",
          "tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy."
        ],
        [
          "NOTE 2",
          "The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making"
        ],
        [
          "",
          "a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements"
        ],
        [
          "",
          "from CWL setting."
        ],
        [
          "NOTE 3",
          "tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized"
        ],
        [
          "",
          "by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated"
        ],
        [
          "",
          "from tAA following rounding algorithm defined in Section 13.2."
        ],
        [
          "NOTE 4",
          "‘Reserved’ settings are not allowed. User must program a different value."
        ],
        [
          "NOTE 5",
          "'Optional' settings allow certain devices in the industry to support this setting, however, it is not a"
        ],
        [
          "",
          "mandatory feature. Any combination of the ‘optional’ CL’s is supported. The associated ‘optional’ tAA,"
        ],
        [
          "",
          "tRCD, tRP, and tRC values must be adjusted based upon the CL combination supported.Refer to supplier's"
        ],
        [
          "",
          "data sheet and/or the DIMM SPD information if and how this setting is supported."
        ],
        [
          "NOTE 6",
          "DDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate."
        ],
        [
          "NOTE 7",
          "Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated"
        ],
        [
          "",
          "in the Speed Bin Tables."
        ],
        [
          "NOTE 8",
          "CL number in parentheses, it means that these numbers are optional."
        ],
        [
          "NOTE 9",
          "fCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps."
        ],
        [
          "NOTE 10",
          "Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be"
        ],
        [
          "",
          "JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed."
        ],
        [
          "",
          "JEDEC compliance requires meeting the parameters for a least one of the listed speed bins."
        ],
        [
          "NOTE 11",
          "Any DDR5-3600 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 12",
          "Any DDR5-4000 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 13",
          "Any DDR5-4400 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 14",
          "Any DDR5-4800 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 15",
          "Any DDR5-5200 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 16",
          "Any DDR5-5600 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 17",
          "Any DDR5-6000 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 18",
          "Any DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table"
        ],
        [
          "",
          "which are not subject to Production Tests but verified by Design/Characterization."
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.458104647475
      }
    },
    {
      "page": 392,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 476 — DDR5-6800 Speed Bins and Operations",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-6800A",
          "",
          "DDR5-6800B",
          "",
          "DDR5-6800C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "mand to first data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "ns",
          ""
        ],
        [
          "period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to ACT or REF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "47.00",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "command period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "Supported CL, CWL Settings",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "nCK",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.19813343934875
      }
    },
    {
      "page": 392,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 477 — DDR5-7200 Speed Bins and Operations",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-7200A",
          "",
          "DDR5-7200B",
          "",
          "DDR5-7200C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "mand to first data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "ns",
          ""
        ],
        [
          "period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to ACT or REF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "47.00",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "command period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "Supported CL, CWL Settings",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "nCK",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.22470659161665
      }
    },
    {
      "page": 393,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 478 — DDR5-7600 Speed Bins and Operations",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-7600A",
          "",
          "DDR5-7600B",
          "",
          "DDR5-7600C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "mand to first data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "ns",
          ""
        ],
        [
          "period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to ACT or REF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "47.00",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "command period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "Supported CL, CWL Settings",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "nCK",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.22470659161665
      }
    },
    {
      "page": 394,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 480 — DDR5-8400 Speed Bins and Operations",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "DDR5-8400A",
          "",
          "DDR5-8400B",
          "",
          "DDR5-8400C",
          "",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min",
          "max",
          "min",
          "max",
          "min",
          "Max",
          "",
          ""
        ],
        [
          "Internal read com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "mand to first data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "write delay time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "15.00",
          "",
          "16.50",
          "",
          "18.00",
          "",
          "ns",
          ""
        ],
        [
          "ACT to PRE command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRAS",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "",
          "9 x tREFI",
          "ns",
          ""
        ],
        [
          "period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to ACT or REF",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "47.00",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "command period",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "CWL=CL",
          "",
          "",
          ""
        ],
        [
          "CAS Write Latency,",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "CWL=CL=TBD",
          "tCK(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "Supported CL, CWL Settings",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "nCK",
          ""
        ]
      ],
      "meta": {
        "rows": 24,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.22470659161665
      }
    },
    {
      "page": 394,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-3200A",
          "DDR5-3200B",
          "DDR5-3200C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "3DS",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "26-22-22",
          "30-26-26",
          "32-28-28",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to first data",
          "",
          "tAA",
          "16.250",
          "18.750",
          "20.000",
          "ns",
          "7"
        ],
        [
          "ACT to internal read or write delay",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRCD",
          "13.750",
          "16.250",
          "17.500",
          "ns",
          "7"
        ],
        [
          "",
          "time",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRP",
          "13.750",
          "16.250",
          "17.500",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "tRAS",
          "32.00",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "",
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRC",
          "45.750",
          "48.250",
          "49.500",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "CWL=",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "CWL",
          "CL-2",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "(24)",
          "(28)",
          "(30)",
          "",
          ""
        ],
        [
          "",
          "Read CL Write",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "tCK",
          "0.952 \n<=1.010",
          "0.952 \n<=1.010",
          "0.952 \n<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "CWL=20",
          "(AVG)",
          "(2100)\n(1980)",
          "(2100)\n(1980)",
          "(2100)\n(1980)",
          "",
          ""
        ],
        [
          "",
          "CL=26,",
          "tCK",
          "0.625 \n<0.681",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=24",
          "(AVG)",
          "(3200)\n(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=30,",
          "tCK",
          "0.625 \n<0.681",
          "0.625 \n<0.681",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=28",
          "(AVG)",
          "(3200)\n(2933)",
          "(3200)\n(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "tCK",
          "0.625 \n<0.681",
          "0.625 \n<0.681",
          "0.625 \n<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=30",
          "(AVG)",
          "(3200)\n(2933)",
          "(3200)\n(2933)",
          "(3200)\n(2933)",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "22,26,30,32",
          "22,30,32",
          "22,32",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 37,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 96.83809254299418
      }
    },
    {
      "page": 395,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3600A",
          "DDR5-3600B",
          "DDR5-3600C",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "3DS",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "30-26-26",
          "34-30-30",
          "36-32-32",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to first",
          "",
          "",
          "18.870",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "16.650",
          "",
          "19.980",
          "ns",
          "7"
        ],
        [
          "data",
          "",
          "",
          "(18.750)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or write",
          "",
          "",
          "16.650",
          "17.760",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.430",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "delay time",
          "",
          "",
          "(16.250)5,7",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "16.650",
          "17.760",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.430",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "(16.250)5,7",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "ACT to PRE command period",
          "tRAS",
          "32.00",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "48.650",
          "49.760",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.430",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "(48.250)5,7",
          "(49.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "CL-2",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(28)",
          "(32)",
          "(34)",
          "",
          ""
        ],
        [
          "Read CL Write",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "tCK",
          "0.952 \n<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "(AVG)",
          "(2100)\n(1980)",
          "(1980)",
          "(21980)",
          "",
          ""
        ],
        [
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "tCK",
          "0.625 \n<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "(AVG)",
          "(3200)\n(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "CL=32,",
          "tCK",
          "0.625 \n<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "(AVG)",
          "(3200)\n(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=34,",
          "tCK",
          "0.625 \n<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=32",
          "(AVG)",
          "(3200)\n(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=30",
          "tCK",
          "0.555 \n<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "(AVG)",
          "(3600)\n(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=34,",
          "tCK",
          "0.555 \n<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=32",
          "(AVG)",
          "(3600)\n(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "CL=36,",
          "tCK",
          "0.555 \n<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "(AVG)",
          "(3600)\n(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "22,30,32,34,36",
          "22,(30),32,34,36",
          "22,(32),34,36",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 58,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 99.67181884820636
      }
    },
    {
      "page": 396,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-4000A",
          "",
          "DDR5-4000B",
          "DDR5-4000C",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "32-28-28",
          "",
          "38-32-32",
          "40-36-36",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "",
          "19.000",
          "20.000",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tAA",
          "16.000",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "",
          "(18.750)5,7",
          "(19.980)5,7",
          "",
          ""
        ],
        [
          "",
          "ACT to internal read or write",
          "",
          "",
          "",
          "",
          "",
          "",
          "18.000",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRCD",
          "14.000",
          "",
          "",
          "16.000",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "delay time",
          "",
          "",
          "",
          "",
          "",
          "",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "",
          "18.000",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRP",
          "14.000",
          "",
          "",
          "16.000",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "50.000",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRC",
          "46.000",
          "",
          "",
          "48.000",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          "",
          "(49.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(30)",
          "",
          "",
          "(36)",
          "(38)",
          "",
          ""
        ],
        [
          "",
          "",
          "Read CL Write",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "21.090",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "Supported CL",
          "",
          "",
          "22,30,32,34,36,38,40",
          "",
          "22,(30),32,(34),36,38, 40",
          "22,(32),34,(36),38,40",
          "nCK",
          "8"
        ]
      ],
      "meta": {
        "rows": 78,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 96.47856679848614
      }
    },
    {
      "page": 397,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-4400A",
          "DDR5-4400B",
          "DDR5-4400C",
          "",
          ""
        ],
        [
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "3DS",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "CL-nRCD-nRP",
          "",
          "36-32-32",
          "42-36-36",
          "44-40-40",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "Internal read command to first",
          "",
          "",
          "19.068",
          "",
          "",
          ""
        ],
        [
          "",
          "tAA",
          "16.344",
          "",
          "19.976",
          "ns",
          "7"
        ],
        [
          "data",
          "",
          "",
          "(18.750)5,7",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or write",
          "",
          "",
          "16.344",
          "18.160",
          "",
          ""
        ],
        [
          "",
          "tRCD",
          "14.528",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "delay time",
          "",
          "",
          "(16.000)5,7",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "Row Precharge Time",
          "",
          "",
          "16.344",
          "18.160",
          "",
          ""
        ],
        [
          "",
          "tRP",
          "14.528",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "ACT to PRE command period",
          "tRAS",
          "32.00",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "48.344",
          "50.160",
          "",
          ""
        ],
        [
          "",
          "tRC",
          "46.528",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "period",
          "",
          "",
          "(48.000)5,7",
          "(49.500)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL=",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "CAS Write Latency",
          "CWL",
          "CL-2",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "(34)",
          "(40)",
          "(42)",
          "",
          ""
        ],
        [
          "Read CL Write",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CWL",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=22,",
          "tCK",
          "0.952 \n<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "CWL=20",
          "(AVG)",
          "(2100)\n(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "CL=30,",
          "tCK",
          "0.625 \n<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=28",
          "(AVG)",
          "(3200)\n(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "CL=32,",
          "tCK",
          "0.625 \n<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=30",
          "(AVG)",
          "(3200)\n(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=34,",
          "tCK",
          "0.625 \n<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=32",
          "(AVG)",
          "(3200)\n(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "CL=30",
          "tCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=28",
          "(AVG)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "CL=34,",
          "tCK",
          "0.555 \n<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=32",
          "(AVG)",
          "(3600)\n(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=36,",
          "tCK",
          "0.555 \n<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=34",
          "(AVG)",
          "(3600)\n(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=38,",
          "tCK",
          "0.555 \n<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "21.090",
          "",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=36",
          "(AVG)",
          "(3600)\n(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "CL=38,",
          "tCK",
          "0.500 \n<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=36",
          "(AVG)",
          "(4000)\n(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          ""
        ],
        [
          "CL=40,",
          "tCK",
          "0.500 \n<0.555",
          "<0.555",
          "(3600)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=38",
          "(AVG)",
          "(4000)\n(3600)",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "CL=42,",
          "tCK",
          "0.500 \n<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "21.000",
          "",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=40",
          "(AVG)",
          "(4000)\n(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "CL=36,",
          "tCK",
          "0.454 \n<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=34",
          "(AVG)",
          "(4400)\n(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "CL=42,",
          "tCK",
          "0.454 \n<0.500",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "0.454 (4400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "CWL=40",
          "(AVG)",
          "(4400)\n(4000)",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "CL=44,",
          "tCK",
          "0.454 \n<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "CWL=42",
          "(AVG)",
          "(4400)\n(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "",
          "22,30,32,34,36,38,40,",
          "22,(30),32,(34),36,(38),40,",
          "22,(32),34,(36),38,(40),",
          "",
          ""
        ],
        [
          "Supported CL",
          "",
          "",
          "",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "42",
          "42,44",
          "42,44",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 98,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 99.58116793755413
      }
    },
    {
      "page": 398,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DDR5-4800A",
          "",
          "DDR5-4800B",
          "",
          "DDR5-4800C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "40-34-34",
          "",
          "46-40-40",
          "",
          "48-42-42",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min",
          "",
          "max",
          "min",
          "max",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "19.136",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tAA",
          "16.640",
          "",
          "",
          "",
          "",
          "19.968",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "(18.750)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "ACT to internal read or write delay",
          "",
          "",
          "",
          "",
          "",
          "16.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRCD",
          "14.144",
          "",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "",
          "time",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "16.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRP",
          "14.144",
          "",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "",
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "48.640",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "tRC",
          "46.144",
          "",
          "",
          "",
          "",
          "49.472",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "(48.000)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "(38)",
          "",
          "",
          "(44)",
          "",
          "(46)",
          "",
          ""
        ],
        [
          "",
          "Read CL Write",
          "",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "",
          "<=1.010",
          "0.952 \n<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "",
          "(1980)",
          "(2100)\n(1980)",
          "",
          ""
        ],
        [
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=30,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "",
          "<0.681",
          "0.625 \n<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "(2933)",
          "(3200)\n(2933)",
          "",
          ""
        ],
        [
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "<0.625",
          "0.555 \n<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "(3200)",
          "(3600)\n(3200)",
          "",
          ""
        ],
        [
          "",
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "",
          "<0.555",
          "0.500 \n<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "(3600)",
          "(4000)\n(3600)",
          "",
          ""
        ],
        [
          "",
          "CL=36,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=34",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=42,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=40",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=44,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "<0.500",
          "0.454 \n<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=42",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "(4000)",
          "(4400)\n(4000)",
          "",
          ""
        ],
        [
          "",
          "CL=40,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=38",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "19.136",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "0.416 \n<0.454",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "(4800)\n(4400)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "22,30,32,34,36,38,40,",
          "",
          "22,(30),32,(34),36,",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "",
          "",
          "",
          "22,32,36,40,44, 48",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "",
          "42,44,46,48",
          "",
          "(38),40,(42),44,46,48",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 92,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 95.99903473362306
      }
    },
    {
      "page": 399,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-5200A",
          "",
          "DDR5-5200B",
          "DDR5-5200C",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "44-38-38",
          "",
          "48-42-42",
          "52-46-46",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tAA",
          "16.896",
          "",
          "",
          "18.432",
          "19.968",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACT to internal read or write",
          "",
          "",
          "",
          "",
          "",
          "16.128",
          "17.664",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRCD",
          "14.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "delay time",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "16.128",
          "17.664",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRP",
          "14.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          "",
          "48.128",
          "49.664",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRC",
          "46.592",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          "(48.000)5,7",
          "(49.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(42)",
          "",
          "",
          "(46)",
          "(50)",
          "",
          ""
        ],
        [
          "",
          "",
          "Read CL Write",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=42,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=40",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=46,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "19.136",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=44",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=48,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "(4400)",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=46",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=52,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "21.632",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "0.416 (4800)",
          "",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=50",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "16.896",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 93,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 97.1348389238237
      }
    },
    {
      "page": 400,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 486 — 3DS DDR5-5200 Speed Bins and Operations (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-5200A",
          "DDR5-5200B",
          "DDR5-5200C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "3DS",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "44-38-38",
          "48-42-42",
          "52-46-46",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.384 \n<0.416",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "18.432",
          "",
          "",
          "",
          "0.384 (5200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(5200)\n(4800)",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.384 \n<0.416",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "0.384 (5200)",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5200)\n(4800)",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,30,32,34,36,38,40,",
          "22,30,32,34,36,(38),",
          "22,(32),34,36,40,44,",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "42,44,46,48,52",
          "40,42,44,46,48,52",
          "(48),52",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 97.3953493890455
      }
    },
    {
      "page": 401,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-5600A",
          "",
          "DDR5-5600B",
          "DDR5-5600C",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "46-40-40",
          "",
          "52-46-46",
          "56-50-50",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "",
          "18.564",
          "19.992",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tAA",
          "16.422",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "",
          "(18.432)5,7",
          "(19.968)5,7",
          "",
          ""
        ],
        [
          "",
          "ACT to internal read or write",
          "",
          "",
          "",
          "",
          "",
          "16.650",
          "17.850",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRCD",
          "14.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "delay time",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "16.422",
          "17.850",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRP",
          "14.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          "",
          "48.422",
          "49.850",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRC",
          "46.280",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          "(48.000)5,7",
          "(49.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(44)",
          "",
          "",
          "(50)",
          "(54)",
          "",
          ""
        ],
        [
          "",
          "",
          "Read CL",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Write CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optimal)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "21.090",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=42,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=40",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=46,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "19.136",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=44",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 95,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 96.97006414758597
      }
    },
    {
      "page": 402,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DDR5-5600A",
          "",
          "DDR5-5600B",
          "",
          "DDR5-5600C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "46-40-40",
          "",
          "52-46-46",
          "",
          "56-50-50",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min",
          "max",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "(4400)",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "21.632",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=44,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.896",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=42",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "18.432",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "21.504",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=44",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "18.564",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "<0.384",
          "<0.384",
          "",
          ""
        ],
        [
          "19.992",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "0.357 (5600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "(5200)",
          "(5200)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "22,30,32,34,36,38,40,",
          "",
          "",
          "22,(30),32,34,36,(38),",
          "22,(32),34,(36),38,40,44,(",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "",
          "42,44,46,48,52,56",
          "",
          "",
          "40,(42),44,46,(48),52,56",
          "48),(52),56",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 47,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 95.94839318194165
      }
    },
    {
      "page": 403,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-6000A",
          "",
          "DDR5-6000B",
          "",
          "DDR5-6000C",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "50-42-42",
          "",
          "58-50-50",
          "",
          "60-54-54",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min",
          "max",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "",
          "19.314",
          "",
          "19.980",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tAA",
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "",
          "(18.432)5,7",
          "",
          "(19.968)5,7",
          "",
          ""
        ],
        [
          "",
          "ACT to internal read or write",
          "",
          "",
          "",
          "",
          "",
          "16.650",
          "",
          "17.982",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRCD",
          "13.986",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "delay time",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "16.650",
          "",
          "17.982",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRP",
          "13.986",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "(17.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          "",
          "48.650",
          "",
          "49.982",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRC",
          "45.986",
          "",
          "",
          "",
          "",
          "",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          "(48.000)5,7",
          "",
          "(49.472)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(48)",
          "",
          "",
          "(56)",
          "",
          "(58)",
          "",
          ""
        ],
        [
          "",
          "",
          "Read CL Write",
          "",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "",
          "<=1.010",
          "<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "",
          "0.952 (2100)",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "",
          "(1980)",
          "(1980)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.681",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "",
          "<0.681",
          "(2933)",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "",
          "<0.681",
          "<0.681",
          "",
          ""
        ],
        [
          "21.250",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "0.625 (3200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "",
          "(2933)",
          "(2933)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.625",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "<0.625",
          "<0.625",
          "",
          ""
        ],
        [
          "21.090",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "0.555 (3600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "(3200)",
          "(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "",
          "<0.555",
          "<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "0.500 (4000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "(3600)",
          "(3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=42,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=40",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "<0.500",
          "<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "0.454 (4400)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "(4000)",
          "(4000)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=46,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "19.136",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=44",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 98,
        "cols": 12,
        "flavor": "stream",
        "accuracy": 95.33280008734451
      }
    },
    {
      "page": 404,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "DDR5-6000A",
          "",
          "DDR5-6000B",
          "",
          "DDR5-6000C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "50-42-42",
          "",
          "58-50-50",
          "",
          "60-54-54",
          "Unit",
          "NOTE"
        ],
        [
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min",
          "max",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.454",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "(4400)",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "",
          "<0.454",
          "<0.454",
          "",
          ""
        ],
        [
          "21.632",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "0.416 (4800)",
          "",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "",
          "(4400)",
          "(4400)",
          "",
          ""
        ],
        [
          "",
          "CL=44,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.896",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=42",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=48,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "18.432",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=46",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "<0.416",
          "<0.416",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "0.384 (5200)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "(4800)",
          "(4800)",
          "",
          ""
        ],
        [
          "",
          "CL=46,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=44",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "18.564",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.384",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "<0.384",
          "(5200)",
          "",
          ""
        ],
        [
          "19.992",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          ""
        ],
        [
          "",
          "CL=60,",
          "tCK",
          "0.357",
          "",
          "<0.384",
          "",
          "<0.384",
          "<0.384",
          "",
          ""
        ],
        [
          "21.420",
          "",
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "0.357 (5600)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=58",
          "(AVG)",
          "(5600)",
          "",
          "(5200)",
          "",
          "(5200)",
          "(5200)",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "tCK",
          "0.333",
          "",
          "<0.357",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=48",
          "(AVG)",
          "(6000)",
          "",
          "(5600)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=58,",
          "tCK",
          "0.333",
          "",
          "<0.357",
          "",
          "<0.357",
          "",
          "",
          ""
        ],
        [
          "19.314",
          "",
          "",
          "",
          "",
          "",
          "0.333 (6000)",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=56",
          "(AVG)",
          "(6000)",
          "",
          "(5600)",
          "",
          "(5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=60,",
          "tCK",
          "0.333",
          "",
          "<0.357",
          "",
          "<0.357",
          "<0.357",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "0.333 (6000)",
          "",
          "0.333 (6000)",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=58",
          "(AVG)",
          "(6000)",
          "",
          "(5600)",
          "",
          "(5600)",
          "(5600)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "22,30,32,34,36,38,40,",
          "",
          "",
          "22,30,32,34,36,(38),",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "22,(32).34,(36),38,40,",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "",
          "42,44,46,48,50,52,56,",
          "",
          "",
          "40,(42),44,(46),(48),50,",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "44,(48),52,(56),60",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "60",
          "",
          "(52),56,58,60",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 60,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 96.02306067915998
      }
    },
    {
      "page": 405,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "DDR5-6400A",
          "",
          "DDR5-6400B",
          "DDR5-6400C",
          "",
          ""
        ],
        [
          "",
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "3DS",
          "",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "",
          "CL-nRCD-nRP",
          "",
          "",
          "52-46-46",
          "",
          "60-52-52",
          "64-56-56",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "",
          "Symbol",
          "min",
          "",
          "max",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "Internal read command to first",
          "",
          "",
          "",
          "",
          "",
          "18.720",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tAA",
          "16.224",
          "",
          "",
          "",
          "19.968",
          "ns",
          "7"
        ],
        [
          "",
          "data",
          "",
          "",
          "",
          "",
          "",
          "(18.432)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "ACT to internal read or write",
          "",
          "",
          "",
          "",
          "",
          "16.224",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRCD",
          "14.352",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "",
          "delay time",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "Row Precharge Time",
          "",
          "",
          "",
          "",
          "",
          "16.224",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRP",
          "14.352",
          "",
          "",
          "",
          "17.472",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(16.000)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "5 x",
          "5 x",
          "5 x",
          "",
          ""
        ],
        [
          "",
          "ACT to PRE command period",
          "",
          "tRAS",
          "32.00",
          "",
          "",
          "32.00",
          "32.00",
          "ns",
          "7"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "tREFI1",
          "tREFI1",
          "tREFI1",
          "",
          ""
        ],
        [
          "ACT to ACT or REF command",
          "",
          "",
          "",
          "",
          "",
          "",
          "48.244",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "tRC",
          "46.352",
          "",
          "",
          "",
          "49.472",
          "ns",
          "7"
        ],
        [
          "",
          "period",
          "",
          "",
          "",
          "",
          "",
          "(48.000)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL=",
          "",
          "",
          "CWL=",
          "CWL=",
          "",
          ""
        ],
        [
          "",
          "CAS Write Latency",
          "",
          "CWL",
          "CL-2",
          "",
          "",
          "CL-2",
          "CL-2",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(50)",
          "",
          "",
          "(58)",
          "(62)",
          "",
          ""
        ],
        [
          "",
          "",
          "Read CL Write",
          "",
          "",
          "",
          "",
          "Supported Frequency Down Bins",
          "",
          "",
          ""
        ],
        [
          "tAAmin (ns)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CWL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=22,",
          "tCK",
          "0.952",
          "",
          "<=1.010",
          "<=1.010",
          "0.952 \n<=1.010",
          "",
          ""
        ],
        [
          "20.944",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.952 (2100)",
          "",
          "ns",
          "1,2,3,6,9"
        ],
        [
          "",
          "",
          "CWL=20",
          "(AVG)",
          "(2100)",
          "",
          "(1980)",
          "(1980)",
          "(2100)\n(1980)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=26,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.250",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=24",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "",
          "",
          ""
        ],
        [
          "18.750",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32",
          "tCK",
          "0.625",
          "",
          "<0.681",
          "<0.681",
          "0.625 \n<0.681",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.625 (3200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "(3200)",
          "",
          "(2933)",
          "(2933)",
          "(3200)\n(2933)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=30",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=28",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=34,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "",
          "",
          ""
        ],
        [
          "18.870",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=32",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.555",
          "",
          "<0.625",
          "<0.625",
          "0.555 \n<0.625",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.555 (3600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(3600)",
          "",
          "(3200)",
          "(3200)",
          "(3600)\n(3200)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=32,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.000",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=30",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.555",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=38,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "(3600)",
          "",
          "",
          ""
        ],
        [
          "19.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=36",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "0.500",
          "",
          "<0.555",
          "<0.555",
          "0.500 \n<0.555",
          "",
          ""
        ],
        [
          "20.000",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.500 (4000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "(4000)",
          "",
          "(3600)",
          "(3600)",
          "(4000)\n(3600)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=36,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "",
          "",
          "",
          ""
        ],
        [
          "16.344",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=34",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=42,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "<0.500",
          "",
          "",
          ""
        ],
        [
          "19.068",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=40",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "(4000)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.454",
          "",
          "<0.500",
          "<0.500",
          "0.454 \n<0.500",
          "",
          ""
        ],
        [
          "19.976",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.454 (4400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(4400)",
          "",
          "(4000)",
          "(4000)",
          "(4400)\n(4000)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=40,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.640",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=38",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=46,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "",
          "",
          ""
        ],
        [
          "19.136",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=44",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=48,",
          "tCK",
          "0.416",
          "",
          "<0.454",
          "<0.454",
          "0.416 \n<0.454",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.416 (4800)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=46",
          "(AVG)",
          "(4800)",
          "",
          "(4400)",
          "(4400)",
          "(4800)\n(4400)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=44,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "16.896",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=42",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "<0.416",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(4800)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=48,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "",
          "",
          "",
          ""
        ],
        [
          "18.432",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "",
          "CWL=46",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=52,",
          "tCK",
          "0.384",
          "",
          "<0.416",
          "<0.416",
          "0.384 \n<0.416",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "",
          "",
          "",
          "0.384 (5200)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "",
          "CWL=50",
          "(AVG)",
          "(5200)",
          "",
          "(4800)",
          "(4800)",
          "(5200)\n(4800)",
          "",
          ""
        ],
        [
          "",
          "",
          "CL=46,",
          "tCK",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.422",
          "",
          "",
          "",
          "",
          "RESERVED",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "",
          "CWL=44",
          "(AVG)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 94,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 97.37902491004603
      }
    },
    {
      "page": 406,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 489 — 3DS DDR5-6400 Speed Bins and Operations (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Table Notes are in provided in Section 10.25.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-6400A",
          "DDR5-6400B",
          "DDR5-6400C",
          "",
          ""
        ],
        [
          "",
          "Speed Bin",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "3DS",
          "3DS",
          "3DS",
          "",
          ""
        ],
        [
          "",
          "CL-nRCD-nRP",
          "",
          "52-46-46",
          "60-52-52",
          "64-56-56",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "Parameter",
          "Symbol",
          "min\nmax",
          "min\nmax",
          "min\nMax",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "<0.384",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.357 \n<0.384",
          "(5200)",
          "",
          "",
          ""
        ],
        [
          "18.564",
          "",
          "",
          "",
          "",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(5600)\n(5200)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "(Optional)5,7",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=56,",
          "tCK",
          "0.357 \n<0.384",
          "<0.384",
          "0.357 \n<0.384",
          "",
          ""
        ],
        [
          "19.992",
          "",
          "",
          "",
          "0.357 (5600)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=54",
          "(AVG)",
          "(5600)\n(5200)",
          "(5200)",
          "(5600)\n(5200)",
          "",
          ""
        ],
        [
          "",
          "CL=50,",
          "tCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16.650",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "RESERVED",
          "ns",
          "4"
        ],
        [
          "",
          "CWL=48",
          "(AVG)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=58,",
          "tCK",
          "0.333 \n<0.357",
          "<0.357",
          "",
          "",
          ""
        ],
        [
          "19.314",
          "",
          "",
          "",
          "0.333 (6000)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=56",
          "(AVG)",
          "(6000)\n(5600)",
          "(5600)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=60,",
          "tCK",
          "0.333 \n<0.357",
          "<0.357",
          "0.333 \n<0.357",
          "",
          ""
        ],
        [
          "19.980",
          "",
          "",
          "",
          "0.333 (6000)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=58",
          "(AVG)",
          "(6000)\n(5600)",
          "(5600)",
          "(6000)\n(5600)",
          "",
          ""
        ],
        [
          "",
          "CL=52,",
          "tCK",
          "0.312 \n<0.333",
          "",
          "",
          "",
          ""
        ],
        [
          "16.224",
          "",
          "",
          "",
          "RESERVED",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=50",
          "(AVG)",
          "(6400)\n(6000)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=60,",
          "tCK",
          "0.312 \n<0.333",
          "<0.333",
          "",
          "",
          ""
        ],
        [
          "18.720",
          "",
          "",
          "",
          "0.312 (6400)",
          "RESERVED",
          "ns",
          "1,2,3,4"
        ],
        [
          "",
          "CWL=58",
          "(AVG)",
          "(6400)\n(6000)",
          "(6000)",
          "",
          "",
          ""
        ],
        [
          "",
          "CL=64,",
          "tCK",
          "0.312 \n<0.333",
          "<0.333",
          "0.312 \n<0.333",
          "",
          ""
        ],
        [
          "19.968",
          "",
          "",
          "",
          "0.312 (6400)",
          "",
          "ns",
          "1,2,3"
        ],
        [
          "",
          "CWL=62",
          "(AVG)",
          "(6400)\n(6000)",
          "(6000)",
          "(6400)\n(6000)",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "22,30,32,34,36,38,40,",
          "22,30,32,34,36,(38),",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "22,32,36,40,44,48,52,",
          "",
          ""
        ],
        [
          "",
          "Supported CL",
          "",
          "42,44,46,48,52,56,60,",
          "40,42,44,46,(48),(52),",
          "",
          "nCK",
          "8"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "56,60,64",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "64",
          "56,58,60,64",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.91460445467469
      }
    },
    {
      "page": 407,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 379"
        ],
        [
          "10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489",
          ""
        ],
        [
          "NOTE 1",
          "tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy."
        ],
        [
          "NOTE 2",
          "The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When"
        ],
        [
          "",
          "making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as"
        ],
        [
          "",
          "requirements from CWL setting."
        ],
        [
          "NOTE 3",
          "tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized"
        ],
        [
          "",
          "by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated"
        ],
        [
          "",
          "from tAA following rounding algorithm defined in Section 13.2"
        ],
        [
          "NOTE 4",
          "‘Reserved’ settings are not allowed. User must program a different value."
        ],
        [
          "NOTE 5",
          "'Optional' settings allow certain devices in the industry to support this setting, however, it is not a"
        ],
        [
          "",
          "mandatory feature. Any combination of the ‘optional’ CL’s is supported. The associated ‘optional’ tAA,"
        ],
        [
          "",
          "tRCD, tRP, and tRC values must be adjusted based upon the CL combination supported. Refer to supplier's"
        ],
        [
          "",
          "data sheet and/or the DIMM SPD information if and how this setting is supported."
        ],
        [
          "NOTE 6",
          "DDR5-3200 AC timing apply if DRAM operates at lower than 3200 MT/s data rate."
        ],
        [
          "NOTE 7",
          "Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated"
        ],
        [
          "",
          "in the Speed Bin Tables."
        ],
        [
          "NOTE 8",
          "CL number in parentheses, it means that these numbers are optional."
        ],
        [
          "NOTE 9",
          "fCK(min) of 1980Mbps defined to allow for 1% SSC down-spreading at a fCK(avg) of 2000Mbps"
        ],
        [
          "NOTE 10",
          "Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be"
        ],
        [
          "",
          "JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed."
        ],
        [
          "",
          "JEDEC compliance requires meeting the parameters for a least one of the listed speed bins."
        ],
        [
          "NOTE 11",
          "Any DDR5-3DS-3600 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 12",
          "Any DDR5-3DS-4000 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 13",
          "Any DDR5-3DS-4400 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 14",
          "Any DDR5-3DS-4800 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 15",
          "Any DDR5-3DS-5200 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 16",
          "Any DDR5-3DS-5600 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 17",
          "Any DDR5-3DS-6000 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ],
        [
          "NOTE 18",
          "Any DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the"
        ],
        [
          "",
          "table which are not subject to Production Tests but verified by Design/Characterization."
        ]
      ],
      "meta": {
        "rows": 39,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.458104647475
      }
    },
    {
      "page": 408,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 380",
          ""
        ],
        [
          "11",
          "IDD, IDDQ, IPP Specification Parameters and Test conditions"
        ],
        [
          "11.1",
          "IDD, IPP and IDDQ Measurement Conditions"
        ],
        [
          "In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined.",
          ""
        ],
        [
          "Figure 213 shows the setup and test load for IDD, IPP and IDDQ measurements.",
          ""
        ]
      ],
      "meta": {
        "rows": 6,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 63.51736705120356
      }
    },
    {
      "page": 408,
      "source": "table",
      "content": [
        [
          "11.1\nIDD, IPP and IDDQ Measurement Conditions"
        ],
        [
          "In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined."
        ],
        [
          "Figure 213 shows the setup and test load for IDD, IPP and IDDQ measurements."
        ],
        [
          "•\nIDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT,"
        ],
        [
          "IDDQ2NT, IPP2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R,"
        ],
        [
          "IDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B,"
        ],
        [
          "IPP5B, IDD5C, IDDQ5C, IPP5C, IDD6N, IDDQ6N, IPP6N, IDD6E, IDDQ6E, IPP6E, IDD7, IDDQ7, IPP7, and"
        ],
        [
          "IDD8, IDDQ8, IPP8) are measured as time-averaged currents with all VDD balls of the DDR5 SDRAM under"
        ],
        [
          "test tied together. Any IDDQ or IPP current is not included in IDD currents."
        ],
        [
          "•\nIDDQ currents are measured as time-averaged currents with all VDDQ balls of the DDR5 SDRAM under test tied"
        ],
        [
          "together. Any IDD or IPP current is not included in IDDQ currents."
        ],
        [
          "•\nIPP currents are measured as time-averaged currents with all VPP balls of the DDR5 SDRAM under test tied"
        ],
        [
          "together. Any IDD or IDDQ current is not included in IPP currents."
        ],
        [
          "Attention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 408,
      "source": "table",
      "content": [
        [
          "Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 491.",
          ""
        ],
        [
          "Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Tables 492 through 502.",
          ""
        ],
        [
          "IDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not",
          ""
        ],
        [
          "limited to setting:",
          ""
        ],
        [
          "-",
          "RON = RZQ/7 (34 Ohm in MR5);"
        ],
        [
          "-",
          "RTT_NOM = RZQ/6 (40 Ohm in MR35);"
        ],
        [
          "-",
          "RTT_WR = RZQ/2 (120 Ohm in MR34), only during IDD4 & IDD7 measurements, RTT_OFF for all other"
        ],
        [
          "",
          "IDD measurements"
        ],
        [
          "-",
          "RTT_PARK = Disable in MR33 and MR34;"
        ],
        [
          "-",
          "Qoff = 0B (Output Buffer enabled) in MR5;"
        ],
        [
          "-",
          "TDQS_t disabled in MR5;"
        ],
        [
          "-",
          "CRC disabled in MR50;"
        ],
        [
          "-",
          "DM disabled in MR5;"
        ],
        [
          "",
          "1N mode enabled in MR2, unless otherwise specified in the IDD, IDDQ and IPP patterns’ conditions definitions;"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 82.59743188741983
      }
    },
    {
      "page": 409,
      "source": "table",
      "content": [
        [
          "",
          "Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions"
        ],
        [
          "Symbol",
          "Description"
        ],
        [
          "",
          "Operating One Bank Active-Precharge Current"
        ],
        [
          "",
          "External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table TBD; BL: 161; CS_n: High between ACT and"
        ],
        [
          "IDD0",
          "PRE; CA Inputs: partially toggling according to Table 502; Data IO: VDDQ; DM_n: stable at 1; Bank"
        ],
        [
          "",
          "Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 502); Output Buffer and RTT:"
        ],
        [
          "",
          "Enabled in Mode Registers2; Pattern Details: see Table 502"
        ],
        [
          "",
          "Operating One Bank Active-Precharge IDDQ Current"
        ],
        [
          "IDDQ0",
          ""
        ],
        [
          "",
          "Same condition with IDD0, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Operating One Bank Active-Precharge IPP Current"
        ],
        [
          "IPP0",
          ""
        ],
        [
          "",
          "Same condition with IDD0, however measuring IPP current instead of IDD current"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000001
      }
    },
    {
      "page": 410,
      "source": "table",
      "content": [
        [
          "",
          "Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)"
        ],
        [
          "Symbol",
          "Description"
        ],
        [
          "",
          "Operating Four Bank Active-Precharge IPP Current"
        ],
        [
          "IDD0F",
          ""
        ],
        [
          "",
          "Same condition with IDD0F, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Operating Four Bank Active-Precharge IDDQ Current"
        ],
        [
          "IDDQ0F",
          ""
        ],
        [
          "",
          "Same condition with IDD0F, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Operating Four Bank Active-Precharge IPP Current"
        ],
        [
          "IPP0F",
          ""
        ],
        [
          "",
          "Same condition with IDD0F, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Precharge Standby Current"
        ],
        [
          "",
          "External clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to"
        ],
        [
          "IDD2N",
          ""
        ],
        [
          "",
          "Table 504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:"
        ],
        [
          "",
          "Enabled in Mode Registers2; Pattern Details: see Table 504"
        ],
        [
          "",
          "Precharge Standby IDDQ Current"
        ],
        [
          "IDDQ2N",
          ""
        ],
        [
          "",
          "Same condition with IDD2N, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Precharge Standby IPP Current"
        ],
        [
          "IPP2N",
          ""
        ],
        [
          "",
          "Same condition with IDD2N, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Precharge Standby Non-Target Command Current"
        ],
        [
          "",
          "External clock: On; tCK: see Table TBD; BL: 161; CS_n: High between WRITE commands; CS_n, CA"
        ],
        [
          "IDD2NT",
          ""
        ],
        [
          "",
          "Inputs: partially toggling according to Table 505; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all"
        ],
        [
          "",
          "banks closed; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 505"
        ],
        [
          "IDDQ2NT",
          "Precharge Standby Non-Target Command IDDQ Current"
        ],
        [
          "(Optional)",
          "Same condition with IDD2NT, however measuring IDDQ current instead of IDD current"
        ],
        [
          "IPP2NT",
          "Precharge Standby Non-Target Command IPP Current"
        ],
        [
          "(Optional)",
          "Same condition with IDD2NT, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Precharge Power-Down"
        ],
        [
          "",
          "Device in Precharge Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after"
        ],
        [
          "IDD2P",
          ""
        ],
        [
          "",
          "Power Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all"
        ],
        [
          "",
          "banks closed; Output Buffer and RTT: Enabled in Mode Registers2;"
        ],
        [
          "",
          "Precharge Power-Down"
        ],
        [
          "IDDQ2P",
          ""
        ],
        [
          "",
          "Same condition with IDD2P, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Precharge Power-Down"
        ],
        [
          "IPP2P",
          ""
        ],
        [
          "",
          "Same condition with IDD2P, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Active Standby Current"
        ],
        [
          "",
          "External clock: On; tCK: see Table TBD; CS_n: stable at 1; CA Inputs: partially toggling according to"
        ],
        [
          "IDD3N",
          ""
        ],
        [
          "",
          "Table 504; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT:"
        ],
        [
          "",
          "Enabled in Mode Registers2; Pattern Details: see Table 504"
        ],
        [
          "",
          "Active Standby IDDQ Current"
        ],
        [
          "IDDQ3N",
          ""
        ],
        [
          "",
          "Same condition with IDD3N, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Active Standby IPP Current"
        ],
        [
          "IPP3N",
          ""
        ],
        [
          "",
          "Same condition with IDD3N, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Active Power-Down Current"
        ],
        [
          "",
          "Device in Active Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after Power"
        ],
        [
          "IDD3P",
          ""
        ],
        [
          "",
          "Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks"
        ],
        [
          "",
          "open; Output Buffer and RTT: Enabled in Mode Registers2;"
        ],
        [
          "",
          "Active Power-Down IDDQ Current"
        ],
        [
          "IDDQ3P",
          ""
        ],
        [
          "",
          "Same condition with IDD3P, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Active Power-Down IPP Current"
        ],
        [
          "IPP3P",
          ""
        ],
        [
          "",
          "Same condition with IDD3P, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Operating Burst Read Current"
        ],
        [
          "",
          "External clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between RD; CA Inputs:"
        ],
        [
          "",
          "partially toggling according to Table 506; Data IO: seamless read data burst with different data between one"
        ],
        [
          "IDD4R",
          ""
        ],
        [
          "",
          "burst and the next one according to Table 506; DM_n: stable at 1; Bank Activity: all banks open, RD"
        ],
        [
          "",
          "commands cycling through banks: 0,0,1,1,2,2,... (see Table 506); Output Buffer and RTT: Enabled in Mode"
        ],
        [
          "",
          "Registers2; Pattern Details: see Table 506"
        ],
        [
          "",
          "Operating Burst Read Current with Read CRC"
        ],
        [
          "IDD4RC",
          ""
        ],
        [
          "",
          "Read CRC enabled4. Other conditions: see IDD4R"
        ],
        [
          "",
          "Operating Burst Read IDDQ Current"
        ],
        [
          "IDDQ4R",
          ""
        ],
        [
          "",
          "Same definition like for IDD4R, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Operating Burst Read IPP Current"
        ],
        [
          "IPP4R",
          ""
        ],
        [
          "",
          "Same condition with IDD4R, however measuring IPP current instead of IDD current"
        ]
      ],
      "meta": {
        "rows": 80,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.96122386510598
      }
    },
    {
      "page": 411,
      "source": "table",
      "content": [
        [
          "",
          "Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)"
        ],
        [
          "Symbol",
          "Description"
        ],
        [
          "",
          "Operating Burst Write Current"
        ],
        [
          "",
          "External clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs:"
        ],
        [
          "",
          "partially toggling according to Table 507; Data IO: seamless write data burst with different data between one"
        ],
        [
          "IDD4W",
          ""
        ],
        [
          "",
          "burst and the next one according to Table 507; DM_n: stable at 1; Bank Activity: all banks open, WR"
        ],
        [
          "",
          "commands cycling through banks: 0,0,1,1,2,2,... (see Table 507); Output Buffer and RTT: Enabled in Mode"
        ],
        [
          "",
          "Registers2; Pattern Details: see Table 507"
        ],
        [
          "",
          "Operating Burst Write Current with Write CRC"
        ],
        [
          "IDD4WC",
          ""
        ],
        [
          "",
          "Write CRC enabled3, Other conditions: see IDD4W"
        ],
        [
          "",
          "Operating Burst Write IDDQ Current"
        ],
        [
          "IDDQ4W",
          ""
        ],
        [
          "",
          "Same condition with IDD4W, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Operating Burst Write IPP Current"
        ],
        [
          "IPP4W",
          ""
        ],
        [
          "",
          "Same condition with IDD4W, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh Current (Normal Refresh Mode)"
        ],
        [
          "",
          "External clock: On; tCK, nRFC1: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially"
        ],
        [
          "IDD5B",
          "toggling according to Table 509; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every"
        ],
        [
          "",
          "nRFC1 (see Table 509); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see"
        ],
        [
          "",
          "Table 509"
        ],
        [
          "",
          "Burst Refresh IDDQ Current (Normal Refresh Mode)"
        ],
        [
          "IDDQ5B",
          ""
        ],
        [
          "",
          "Same condition with IDD5B, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh IPP Current (Normal Refresh Mode)"
        ],
        [
          "IPP5B",
          ""
        ],
        [
          "",
          "Same condition with IDD5B, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh Current (Fine Granularity Refresh Mode)"
        ],
        [
          "IDD5F",
          ""
        ],
        [
          "",
          "tRFC=tRFC2, Other conditions: see IDD5B"
        ],
        [
          "",
          "Burst Refresh IDDQPP Current (Fine Granularity Refresh Mode)"
        ],
        [
          "IDDQ5F",
          ""
        ],
        [
          "",
          "Same condition with IDD5F, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh IPP Current (Fine Granularity Refresh Mode)"
        ],
        [
          "IPP5F",
          ""
        ],
        [
          "",
          "Same condition with IDD5F, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh Current (Same Bank Refresh Mode)"
        ],
        [
          "",
          "External clock: On; tCK, nRFCsb: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially"
        ],
        [
          "IDD5C",
          "toggling according to Table 510; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every"
        ],
        [
          "",
          "nRFCsb (see Table 510); Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see"
        ],
        [
          "",
          "Table 510"
        ],
        [
          "",
          "Burst Refresh IDDQPP Current (Same Bank Refresh Mode)"
        ],
        [
          "IDDQ5C",
          ""
        ],
        [
          "",
          "Same condition with IDD5C, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Burst Refresh IPP Current (Same Bank Refresh Mode)"
        ],
        [
          "IPP5C",
          ""
        ],
        [
          "",
          "Same condition with IDD5C, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Self Refresh Current: Normal Temperature Range"
        ],
        [
          "",
          "TCASE: 0 - 85°C; External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161;"
        ],
        [
          "IDD6N",
          ""
        ],
        [
          "",
          "CS_n#: low; CA, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer"
        ],
        [
          "",
          "and RTT: Enabled in Mode Registers2;"
        ],
        [
          "",
          "Self Refresh IDDQ Current: Normal Temperature Range"
        ],
        [
          "IDDQ6N",
          ""
        ],
        [
          "",
          "Same condition with IDD6N, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Self Refresh IPP Current: Normal Temperature Range"
        ],
        [
          "IPP6N",
          ""
        ],
        [
          "",
          "Same condition with IDD6N, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Self Refresh Current: Extended Temperature Range)"
        ],
        [
          "",
          "TCASE: 85 - 95°C; Extended4; External clock: Off; CK_t and CK_c: HIGH; tCK, nCPDED: see Table TBD;"
        ],
        [
          "IDD6E",
          ""
        ],
        [
          "",
          "BL: 161; CS_n: low; CA, Data IO: High; DM_n:stable at 1; Bank Activity: Self-Refresh operation; Output"
        ],
        [
          "",
          "Buffer and RTT: Enabled in Mode Registers2"
        ],
        [
          "",
          "Self Refresh IDDQ Current: Extended Temperature Range"
        ],
        [
          "IDDQ6E",
          ""
        ],
        [
          "",
          "Same condition with IDD6E, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Self Refresh IPP Current: Extended Temperature Range"
        ],
        [
          "IPP6E",
          ""
        ],
        [
          "",
          "Same condition with IDD6E, however measuring IPP current instead of IDD current"
        ],
        [
          "",
          "Operating Bank Interleave Read Current"
        ],
        [
          "",
          "External clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table TBD; BL: 161;"
        ],
        [
          "",
          "CS_n: High between ACT and RDA; CA Inputs: partially toggling according to Table 512; Data IO: read"
        ],
        [
          "IDD7",
          ""
        ],
        [
          "",
          "data bursts with different data between one burst and the next one according to Table 512; DM_n: stable at"
        ],
        [
          "",
          "1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see"
        ],
        [
          "",
          "Table 512; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 512"
        ]
      ],
      "meta": {
        "rows": 78,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.96491534841303
      }
    },
    {
      "page": 412,
      "source": "table",
      "content": [
        [
          "Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)"
        ],
        [
          "Symbol\nDescription"
        ],
        [
          "Operating Bank Interleave Read IDDQ Current"
        ],
        [
          "IDDQ7"
        ],
        [
          "Same condition with IDD7, however measuring IDDQ current instead of IDD current"
        ],
        [
          "Operating Bank Interleave Read IPP Current"
        ],
        [
          "IPP7"
        ],
        [
          "Same condition with IDD7, however measuring IPP current instead of IDD current"
        ],
        [
          "Maximum Power Saving Deep Power Down Current"
        ],
        [
          "External clock: Off; CK_t and CK_c#: HIGH; tCK, nCPDED: see Table TBD; BL: 161; CS_n#: low;"
        ],
        [
          "IDD8\nCA:High, DM_n: stable at 1; Bank Activity: All banks closed and device in MPSM deep power down"
        ],
        [
          "mode5; Output Buffer and RTT: Enabled in Mode Registers2; Patterns Details: same as IDD6N but MPSM"
        ],
        [
          "is enabled in mode register."
        ],
        [
          "Maximum Power Saving Deep Power Down IDDQ Current"
        ],
        [
          "IDDQ8"
        ],
        [
          "Same condition with IDD8, however measuring IDDQ current instead of IDD current"
        ],
        [
          "Maximum Power Saving Deep Power Down IPP Current"
        ],
        [
          "IPP8"
        ],
        [
          "Same condition with IDD8, however measuring IPP current instead of IDD current"
        ],
        [
          "NOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00."
        ]
      ],
      "meta": {
        "rows": 20,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 412,
      "source": "table",
      "content": [
        [
          "IDDQ8",
          ""
        ],
        [
          "",
          "Same condition with IDD8, however measuring IDDQ current instead of IDD current"
        ],
        [
          "",
          "Maximum Power Saving Deep Power Down IPP Current"
        ],
        [
          "IPP8",
          ""
        ],
        [
          "",
          "Same condition with IDD8, however measuring IPP current instead of IDD current"
        ],
        [
          "NOTE 1",
          "Burst Length: BL16 fixed by MR0 OP[1:0]=00."
        ],
        [
          "NOTE 2",
          "Output Buffer Enable"
        ],
        [
          "",
          "-\nset MR5 OP[0] = 0] : Qoff = Output buffer enabled"
        ],
        [
          "",
          "-\nset MR5 OP[2:1] = 00] : Pull-Up Output Driver Impedance Control = RZQ/7"
        ],
        [
          "",
          "-\nset MR5 OP[7:6] = 00] : Pull-Down Output Driver Impedance Control = RZQ/7"
        ],
        [
          "",
          "RTT_Nom enable"
        ],
        [
          "",
          "-\n set MR35 OP[5:0] = 110110: RTT_NOM_WR = RTT_NOM_RD = RZQ/6"
        ],
        [
          "",
          "RTT_WR enable"
        ],
        [
          "",
          "-\nset MR34 OP[5:3] = 010 RTT_WR = RZQ/2"
        ],
        [
          "",
          "RTT_PARK disable"
        ],
        [
          "",
          "-\nset MR34 OP[2:0] = 000"
        ],
        [
          "NOTE 3 WRITE CRC enabled",
          ""
        ],
        [
          "",
          "-\nset MR50 OP[2:1] = 11"
        ],
        [
          "NOTE 4",
          "Read CRC enabled"
        ],
        [
          "",
          "-\nset MR50:OP[0]=1"
        ],
        [
          "NOTE 5 MPSM Deep Power Down Mode",
          ""
        ],
        [
          "",
          "-\nset MR2:OP[3]=1 if PDA Enumerate ID not equal to 15"
        ],
        [
          "",
          "-\nset MR2:OP[5]=1 if PDA Enumerate ID equal to 15"
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 91.16466980065768
      }
    },
    {
      "page": 413,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Page 385"
        ],
        [
          "",
          "11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 492 — IDD0, IDD0Q, and IPP0",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Executes Active and PreCharge commands with tightest timing possible while exercising all Bank and Bank Group",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "addresses. All notes apply to entire table.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "BG [2:0]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "ACTIVE",
          "L",
          "0x0000",
          "0x00000",
          "0x0",
          "0x00",
          "0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 493 — Four Bank Active-Precharge IDD0F, IDDQ0F and IPP0F",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "Row Address",
          "BA",
          "BG",
          "CID",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "[13:0]",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "Special Instructions"
        ],
        [
          "",
          "Table 494 — IDD2N, IDD3N, IDD2P, IDD3P, IDDQ2N, IDDQ3N, IDDQ2P, IDDQ3P, IPP2N, IPP3N,",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "IPP2P, IPP3P",
          "",
          "",
          ""
        ],
        [
          "",
          "Executes DESELECT commands while exercising all command/address pins in a predefined pattern. All notes apply to entire table.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "",
          "CS",
          "C/A[13:0]",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "DES",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Table 495 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "ACTIVE",
          "L",
          "0x0000",
          "0x00000",
          "0x0",
          "0x00",
          "0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 496 — IDD4R, IDDQ4R, and IPP4R",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes READ commands with tightest timing possible while exercising all Bank and Bank Group",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "addresses. All notes apply to entire table",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "ACTIVE",
          "L",
          "0x0000",
          "0x00000",
          "0x0",
          "0x00",
          "0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 36,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 86.76474285710064
      }
    },
    {
      "page": 414,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Page 386",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 497 — IDD4W, IDDQ4W, and IPP4W",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes WRITE commands with tightest timing possible while exercising all Bank and Bank Group",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "addresses. All notes apply to entire table",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "[2:0]\nCID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "ACTIVE",
          "L",
          "0x0000",
          "0x00000",
          "0x0",
          "0x00\n0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 498 — IDD5, IDDQ5, and IPP5",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "",
          "Special Instructions"
        ],
        [
          "0",
          "REF",
          "L",
          "0x0003",
          "L",
          "0x0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 499 — IDD5B, IDDQ5B, and IPP5B",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes Refresh (all banks) commands at minimum tREFI1. All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "",
          "Special Instructions"
        ],
        [
          "0",
          "REF",
          "L",
          "0x0003",
          "L",
          "0x0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 500 — IDD5SB, IDDQSB and IPPSB",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "(same bank) commands at minimum tREFI1. All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Address",
          "BA",
          "",
          "Special Instruction"
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "[1:0]",
          "",
          "s"
        ],
        [
          "0",
          "REF",
          "L",
          "0x0003",
          "L",
          "0x0",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Table 501 — IDD7, IDDQ7, and IPP7",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Executes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank and",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Bank Group addresses. All notes apply to entire table",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "",
          "",
          ""
        ],
        [
          "Sequenc",
          "",
          "",
          "",
          "Address",
          "",
          "CID",
          ""
        ],
        [
          "e",
          "Command",
          "CS",
          "C/A [13:0]",
          "[17:0]",
          "BA [1:0]",
          "BG [2:0]\n[2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "ACTIVE",
          "L",
          "0x0000",
          "0x00000",
          "0x0",
          "0x00\n0x0",
          ""
        ],
        [
          "LIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "the same as previous technologies but has not yet been reviewed or determined to be the working assumption.",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 87.1977304302497
      }
    },
    {
      "page": 415,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "3",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-8 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "5",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "8",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "9",
          "PRE(pb)",
          "L",
          "0x001B",
          "",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "10",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "11",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "13",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 10-17 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP(min), truncate if required"
        ],
        [
          "14",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "16",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "17",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x003C",
          "",
          "",
          "",
          ""
        ],
        [
          "18",
          "",
          "",
          "",
          "0x00FFF",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x00FF",
          "",
          "",
          "",
          ""
        ],
        [
          "19",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "20",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "21",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 19-26 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "23",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "24",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "26",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "27",
          "PRE(pb)",
          "L",
          "0x001B",
          "",
          "0x0",
          "0x00",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 43,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.1095911801384
      }
    },
    {
      "page": 416,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "",
          ""
        ],
        [
          "28",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "29",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "31",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 28-35 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP(min), truncate if required"
        ],
        [
          "32",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "33",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "34",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "35",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0100",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "36",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x01",
          "0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "37",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "38",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "40",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 37 - 44 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "41",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "42",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "43",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "44",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "45",
          "PRE(pb)",
          "L",
          "0x011B",
          "",
          "0x0",
          "0x01",
          "0x0",
          ""
        ],
        [
          "46",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "47",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "48",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "49",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 46 - 53 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP(min), truncate if required"
        ],
        [
          "50",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "51",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "52",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "53",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x013C",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "54",
          "",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x01",
          "0x0",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 98.5626969503701
      }
    },
    {
      "page": 417,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "55",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "56",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "57",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "58",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 55 - 62 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "59",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "60",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "61",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "62",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "63",
          "PRE(pb)",
          "L",
          "0x011B",
          "",
          "0x0",
          "0x01",
          "0x0"
        ],
        [
          "64",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "65",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "66",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "67",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 64 - 71 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP(min), truncate if required"
        ],
        [
          "68",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "69",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "70",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "71",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0200",
          "",
          "",
          "",
          ""
        ],
        [
          "72",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x02",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "73",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "74",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "75",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "76",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 73 - 80 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "77",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "78",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "79",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "80",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "81",
          "PRE(pb)",
          "L",
          "0x021B",
          "",
          "0x0",
          "0x02",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 40,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.98597574250549
      }
    },
    {
      "page": 418,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "82",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "83",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "84",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "85",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 82 - 89 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRP(min), truncate if required"
        ],
        [
          "86",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "87",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "88",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "89",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x023C",
          "",
          "",
          "",
          ""
        ],
        [
          "90",
          "",
          "",
          "",
          "0x00FFF",
          "0x0",
          "0x02",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x00FF",
          "",
          "",
          "",
          ""
        ],
        [
          "91",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "92",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "93",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "94",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 91 - 98 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "95",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "96",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "97",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "98",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "99",
          "PRE(pb)",
          "L",
          "0x021B",
          "",
          "0x0",
          "0x02",
          "0x0"
        ],
        [
          "100",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "101",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "102",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "103",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 100 - 107 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "104",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "105",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "106",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "107",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0300",
          "",
          "",
          "",
          ""
        ],
        [
          "108",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x03",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 42,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.00492121579441
      }
    },
    {
      "page": 419,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "109",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "110",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "111",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "112",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 109 - 116 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "113",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "114",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "115",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "116",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "117",
          "PRE(pb)",
          "L",
          "0x031B",
          "",
          "0x0",
          "0x03",
          "0x0"
        ],
        [
          "118",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "119",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "120",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "121",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 118 - 125 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "122",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "123",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "124",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "125",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x033C",
          "",
          "",
          "",
          ""
        ],
        [
          "126",
          "",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x03",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "127",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "128",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "129",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "130",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 127 - 134 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "131",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "132",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "133",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "134",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "135",
          "PRE(pb)",
          "L",
          "0x031B",
          "",
          "0x0",
          "0x03",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.01879416223888
      }
    },
    {
      "page": 420,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "136",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "137",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "138",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "139",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 136 - 143 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "140",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "141",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "142",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "143",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0400",
          "",
          "",
          "",
          ""
        ],
        [
          "144",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x04",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "145",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "146",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "147",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "148",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 145 - 152 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "149",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "150",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "151",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "152",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "153",
          "PRE(pb)",
          "L",
          "0x041B",
          "",
          "0x0",
          "0x04",
          "0x0"
        ],
        [
          "154",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "155",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "156",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "157",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 154 - 161 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "158",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "159",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "160",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "161",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x043C",
          "",
          "",
          "",
          ""
        ],
        [
          "162",
          "",
          "",
          "",
          "0x00FFF",
          "0x0",
          "0x04",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x00FF",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.01872939279667
      }
    },
    {
      "page": 421,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "163",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "164",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "165",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "166",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 163 - 170 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "167",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "168",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "169",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "170",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "171",
          "PRE(pb)",
          "L",
          "0x041B",
          "",
          "0x0",
          "0x04",
          "0x0"
        ],
        [
          "172",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "173",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "174",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "175",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 172 - 179 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "176",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "177",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "178",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "179",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0500",
          "",
          "",
          "",
          ""
        ],
        [
          "180",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x05",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "181",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "182",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "183",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "184",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 181 - 188 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "185",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "186",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "187",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "188",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "189",
          "PRE(pb)",
          "L",
          "0x051B",
          "",
          "0x0",
          "0x05",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.01377882390616
      }
    },
    {
      "page": 422,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "190",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "191",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "192",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "193",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 190 - 197 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "194",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "195",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "196",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "197",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x053C",
          "",
          "",
          "",
          ""
        ],
        [
          "198",
          "",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x05",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "199",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "200",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "201",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "202",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 199 - 206 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "203",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "204",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "205",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "206",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "207",
          "PRE(pb)",
          "L",
          "0x051B",
          "",
          "0x0",
          "0x05",
          "0x0"
        ],
        [
          "208",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "209",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "210",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "211",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 208 - 215 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "212",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "213",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "214",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "215",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0600",
          "",
          "",
          "",
          ""
        ],
        [
          "216",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x06",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.01870090546815
      }
    },
    {
      "page": 423,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "217",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "218",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "219",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "220",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 217 - 224 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "221",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "222",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "223",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "224",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "225",
          "PRE(pb)",
          "L",
          "0x061B",
          "",
          "0x0",
          "0x06",
          "0x0"
        ],
        [
          "226",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "227",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "228",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "229",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 226 - 233 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "230",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "231",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "232",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "233",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x063C",
          "",
          "",
          "",
          ""
        ],
        [
          "234",
          "",
          "",
          "",
          "0x00FFF",
          "0x0",
          "0x06",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x00FF",
          "",
          "",
          "",
          ""
        ],
        [
          "235",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "236",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "237",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "238",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 235 - 242 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "239",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "240",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "241",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "242",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "243",
          "PRE(pb)",
          "L",
          "0x061B",
          "",
          "0x0",
          "0x06",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 38,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.01879416223888
      }
    },
    {
      "page": 424,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "",
          ""
        ],
        [
          "244",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "245",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "246",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "247",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 244 - 251 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "248",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "249",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "250",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "251",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0700",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "252",
          "",
          "",
          "",
          "0x00000",
          "0x0",
          "0x07",
          "0x0",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "253",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "254",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "255",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "256",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          "Repeat sequence 253 - 260 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "257",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "258",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "259",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "260",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "261",
          "PRE(pb)",
          "L",
          "0x071B",
          "",
          "0x0",
          "0x07",
          "0x0",
          ""
        ],
        [
          "262",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "263",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "264",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "265",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 262 - 269 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "266",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "267",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "268",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "269",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x073C",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "270",
          "",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x07",
          "0x0",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 41,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 98.58396620752495
      }
    },
    {
      "page": 425,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 502 — IDD0, IDDQ0, IPP0 (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "271",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "272",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "273",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "274",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "Repeat sequence 271 - 279 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "275",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "required"
        ],
        [
          "276",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "278",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "279",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "280",
          "PRE(pb)",
          "L",
          "0x071B",
          "",
          "0x0",
          "0x07",
          "0x0"
        ],
        [
          "281",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "282",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "283",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "284",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 281 - 288 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRP(min), truncate if required"
        ],
        [
          "285",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "286",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "287",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "288",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 0-288 using"
        ],
        [
          "289 - 576",
          "",
          "",
          "",
          "",
          "0x1",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA = 0x1"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 0-288 using"
        ],
        [
          "577 - 865",
          "",
          "",
          "",
          "",
          "0x2",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA = 0x2"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 0-288 using"
        ],
        [
          "866 - 1154",
          "",
          "",
          "",
          "",
          "0x3",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "BA = 0x3"
        ]
      ],
      "meta": {
        "rows": 34,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.6271858286579
      }
    },
    {
      "page": 425,
      "source": "table",
      "content": [
        [
          "Repeat sequence 0-288 using"
        ],
        [
          "577 - 865\n0x2"
        ],
        [
          "BA = 0x2"
        ],
        [
          "Repeat sequence 0-288 using"
        ],
        [
          "866 - 1154\n0x3"
        ],
        [
          "BA = 0x3"
        ],
        [
          "NOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits as defined."
        ],
        [
          "NOTE 2\nTime between Activates reflect tRAS (min)."
        ],
        [
          "NOTE 3\nTime between PreCharge reflect tRP (min)."
        ],
        [
          "NOTE 4\nx8 or x16 may have different Bank or Bank Group Address."
        ],
        [
          "NOTE 5\nFor sequence 289 - 1,154 due to changing the Bank Address the C/A value for Activate and PreCharge commands will be different than"
        ],
        [
          "listed here"
        ],
        [
          "NOTE 6\nFor 3DS, all banks of all “non-target” logical ranks are Idd2N condition"
        ],
        [
          "NOTE 7\nRepeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 99.99999999999997
      }
    },
    {
      "page": 426,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-4 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD(min), truncate if required"
        ],
        [
          "3",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013C",
          "",
          "",
          "",
          ""
        ],
        [
          "5",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x01",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 6-9 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD(min), truncate if required"
        ],
        [
          "8",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0200",
          "",
          "",
          "",
          ""
        ],
        [
          "10",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x0",
          "0x02",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "11",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 11-14 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "13",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "14",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "PRE(pb)",
          "L",
          "0x001B",
          "",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "16",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "17",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 15-19 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "18",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "19",
          "DES",
          "H",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033C",
          "",
          "",
          "",
          ""
        ],
        [
          "20",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x03",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "21",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 21-24 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "23",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "24",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "PRE(pb)",
          "L",
          "0x011B",
          "",
          "0x0",
          "0x01",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.14781274277554
      }
    },
    {
      "page": 427,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "25",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "26",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 25-28 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "27",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "28",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0400",
          "",
          "",
          "",
          ""
        ],
        [
          "29",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x0",
          "0x04",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "31",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 30-33 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "32",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "33",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "34",
          "PRE(pb)",
          "L",
          "0x021B",
          "",
          "0x0",
          "0x02",
          "0x0"
        ],
        [
          "35",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "36",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 35-38 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "37",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "38",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053C",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x05",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "40",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "41",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 40-43 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "42",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "43",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "44",
          "PRE(pb)",
          "L",
          "0x031B",
          "",
          "0x0",
          "0x03",
          "0x0"
        ],
        [
          "45",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "46",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 45-48 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "47",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "48",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0600",
          "",
          "",
          "",
          ""
        ],
        [
          "49",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x0",
          "0x06",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "50",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "51",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 50-53 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "52",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "53",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "54",
          "PRE(pb)",
          "L",
          "0x041B",
          "",
          "0x0",
          "0x04",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 52,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.19349640018417
      }
    },
    {
      "page": 428,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "55",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "56",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 55-58 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "57",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "58",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0700",
          "",
          "",
          "",
          ""
        ],
        [
          "59",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x0",
          "0x07",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "60",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "61",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 60-63 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "62",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "63",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "64",
          "PRE(pb)",
          "L",
          "0x051B",
          "",
          "0x0",
          "0x05",
          "0x0"
        ],
        [
          "65",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "66",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 65-68 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "67",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "68",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x007C",
          "",
          "",
          "",
          ""
        ],
        [
          "69",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x1",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "70",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "71",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 70-73 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "72",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "73",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "74",
          "PRE(pb)",
          "L",
          "0x061B",
          "",
          "0x0",
          "0x06",
          "0x0"
        ],
        [
          "75",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "76",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 75-78 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "77",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "78",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0140",
          "",
          "",
          "",
          ""
        ],
        [
          "79",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x1",
          "0x01",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "78",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "79",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 78-81 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "80",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "81",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "82",
          "PRE(pb)",
          "L",
          "0x071B",
          "",
          "0x0",
          "0x07",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 51,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.2023518741916
      }
    },
    {
      "page": 429,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "83",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "84",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 83-86 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "85",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "86",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x027C",
          "",
          "",
          "",
          ""
        ],
        [
          "87",
          "",
          "",
          "",
          "0x00000",
          "0x1",
          "0x02",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "88",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "89",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 88-91 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "90",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "91",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "92",
          "PRE(pb)",
          "L",
          "0x005B",
          "",
          "0x1",
          "0x00",
          "0x0"
        ],
        [
          "93",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "94",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 93-96 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "95",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "96",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0340",
          "0x03FFF",
          "0x1",
          "0x03",
          "0x0"
        ],
        [
          "97",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "98",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "99",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 98-101 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "100",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "101",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "102",
          "PRE(pb)",
          "L",
          "0x015B",
          "",
          "0x1",
          "0x01",
          "0x0"
        ],
        [
          "103",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "104",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 103-106 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "105",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "106",
          "DES",
          "H",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0440",
          "0x00000",
          "0x1",
          "0x04",
          "0x0"
        ],
        [
          "107",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "108",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "109",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 108-111 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "110",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "111",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "112",
          "PRE(pb)",
          "L",
          "0x025B",
          "",
          "0x1",
          "0x02",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 50,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.19801940018671
      }
    },
    {
      "page": 430,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "113",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "113",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 113-115 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRC(min)/4, truncate if required"
        ],
        [
          "114",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "115",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0540",
          "0x03FFF",
          "0x1",
          "0x05",
          "0x0"
        ],
        [
          "116",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "117",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "118",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 117-120 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRAS(min), truncate if required"
        ],
        [
          "119",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "120",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "121",
          "PRE(pb)",
          "L",
          "0x035B",
          "",
          "0x1",
          "0x03",
          "0x0"
        ],
        [
          "122",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "123",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 122-124 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "124",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "125",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x067C",
          "0x00000",
          "0x1",
          "0x06",
          "0x0"
        ],
        [
          "126",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "127",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "128",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 127-130 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "129",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "130",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "131",
          "PRE(pb)",
          "L",
          "0x045B",
          "",
          "0x1",
          "0x04",
          "0x0"
        ],
        [
          "132",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 132-135 to"
        ],
        [
          "133",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "134",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "135",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0740",
          "",
          "",
          "",
          ""
        ],
        [
          "136",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x1",
          "x07",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "137",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "138",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 137-140 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "139",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "140",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "141",
          "PRE(pb)",
          "L",
          "0x055B",
          "",
          "0x1",
          "0x05",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 51,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.2154856244413
      }
    },
    {
      "page": 431,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "142",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 142-145 to"
        ],
        [
          "143",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "144",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "145",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00BC",
          "",
          "",
          "",
          ""
        ],
        [
          "146",
          "ACTIVATE",
          "",
          "",
          "0x00000",
          "0x2",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "147",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "148",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 147-150 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "149",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "150",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "151",
          "PRE(pb)",
          "L",
          "0x065B",
          "",
          "0x1",
          "0x06",
          "0x0"
        ],
        [
          "152",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence152-155 to"
        ],
        [
          "153",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "154",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "155",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0180",
          "",
          "",
          "",
          ""
        ],
        [
          "156",
          "ACTIVATE",
          "",
          "",
          "0x03FFF",
          "0x2",
          "0x01",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "157",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "158",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 157-160 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "159",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "160",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "161",
          "PRE(pb)",
          "L",
          "0x075B",
          "",
          "0x1",
          "0x07",
          "0x0"
        ],
        [
          "162",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 162-165 to"
        ],
        [
          "163",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "164",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "165",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x0280",
          "",
          "",
          "",
          ""
        ],
        [
          "166",
          "",
          "",
          "",
          "0x00000",
          "0x2",
          "0x02",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "167",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "168",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 167-170 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "169",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "170",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "171",
          "PRE(pb)",
          "L",
          "0x009B",
          "",
          "0x2",
          "0x00",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 53,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.21977742751147
      }
    },
    {
      "page": 432,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "172",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "173",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 172-175 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "174",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "175",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03BC",
          "0x03FFF",
          "0x2",
          "0x03",
          "0x0"
        ],
        [
          "176",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "177",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 177-180 to"
        ],
        [
          "178",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy  tRAS(min), truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "179",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "180",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "181",
          "PRE(pb)",
          "L",
          "0x019B",
          "",
          "0x2",
          "0x01",
          "0x0"
        ],
        [
          "182",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "183",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 182-185 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "184",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "185",
          "DES",
          "H",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0480",
          "0x00000",
          "0x2",
          "0x04",
          "0x0"
        ],
        [
          "186",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0080",
          "",
          "",
          "",
          ""
        ],
        [
          "187",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "189",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 187-191 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "190",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "191",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "192",
          "PRE(pb)",
          "L",
          "0x029B",
          "",
          "0x2",
          "0x02",
          "0x0"
        ],
        [
          "193",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "193",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 193-195 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "194",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "195",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05BC",
          "0x03FFF",
          "0x2",
          "0x05",
          "0x0"
        ],
        [
          "196",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "197",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "198",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 197-200 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "199",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "200",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "201",
          "PRE(pb)",
          "L",
          "0x039B",
          "",
          "0x2",
          "0x03",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.23201591347035
      }
    },
    {
      "page": 433,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "202",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "203",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 202-205 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)4, truncate if"
        ],
        [
          "204",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "205",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0680",
          "0x00000",
          "0x2",
          "0x06",
          "0x0"
        ],
        [
          "206",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "207",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "208",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 207-210 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "209",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "210",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "211",
          "PRE(pb)",
          "L",
          "0x049B",
          "",
          "0x2",
          "0x04",
          "0x0"
        ],
        [
          "212",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 212-215 to"
        ],
        [
          "213",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "214",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "215",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0780",
          "0x03FFF",
          "0x2",
          "0x07",
          "0x0"
        ],
        [
          "216",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "217",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "218",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 217-220 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "219",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "220",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "221",
          "PRE(pb)",
          "L",
          "0x059B",
          "",
          "0x2",
          "0x05",
          "0x0"
        ],
        [
          "222",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 222-225 to"
        ],
        [
          "223",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "224",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "225",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "ACTIVATE",
          "L",
          "0x00C0",
          "",
          "",
          "",
          ""
        ],
        [
          "226",
          "",
          "",
          "",
          "0x00000",
          "0x3",
          "0x00",
          "0x0"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "227",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 227-230 to"
        ],
        [
          "228",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "229",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "230",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "231",
          "PRE(pb)",
          "L",
          "0x069B",
          "",
          "0x2",
          "0x06",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 53,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.2278295355879
      }
    },
    {
      "page": 434,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "",
          ""
        ],
        [
          "232",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "233",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 232-235 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "234",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "235",
          "DES",
          "H",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01FC",
          "0x03FFF",
          "0x3",
          "0x01",
          "0x0",
          ""
        ],
        [
          "236",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "237",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "238",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 237-240 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "239",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "240",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "241",
          "PRE(pb)",
          "L",
          "0x079B",
          "",
          "0x2",
          "0x07",
          "0x0",
          ""
        ],
        [
          "242",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "243",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 242-245 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "244",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "245",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02C0",
          "0x00000",
          "0x3",
          "0x02",
          "0x0",
          ""
        ],
        [
          "246",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "247",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "248",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 247-300 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "249",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "300",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "301",
          "PRE(pb)",
          "L",
          "0x00DB",
          "",
          "0x3",
          "0x00",
          "0x0",
          ""
        ],
        [
          "302",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "303",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 302-305 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "304",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "305",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FC",
          "0x03FFF",
          "0x3",
          "0x03",
          "0x0",
          ""
        ],
        [
          "306",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "307",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "308",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 307-310 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "309",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "310",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "311",
          "PRE(pb)",
          "L",
          "0x01DB",
          "",
          "0x3",
          "0x01",
          "0x0",
          ""
        ]
      ],
      "meta": {
        "rows": 47,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 99.23199520458571
      }
    },
    {
      "page": 435,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "312",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 312-315 to"
        ],
        [
          "313",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "314",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "315",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04C0",
          "0x00000",
          "0x3",
          "0x04",
          "0x0"
        ],
        [
          "316",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "317",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "318",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 317-320 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "319",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "320",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "321",
          "PRE(pb)",
          "L",
          "0x02DB",
          "",
          "0x3",
          "0x02",
          "0x0"
        ],
        [
          "322",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "323",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 322-325 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "324",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "325",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05C0",
          "0x03FFF",
          "0x3",
          "0x05",
          "0x0"
        ],
        [
          "326",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "327",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "328",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 327-330 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "329",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "330",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "331",
          "PRE(pb)",
          "L",
          "0x03DB",
          "",
          "0x3",
          "0x03",
          "0x0"
        ],
        [
          "332",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "333",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 332-335 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "334",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "335",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06C0",
          "0x00000",
          "0x3",
          "0x06",
          "0x0"
        ],
        [
          "336",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "337",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "338",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 337-340 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "339",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "340",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "341",
          "PRE(pb)",
          "L",
          "0x04DB",
          "",
          "0x3",
          "0x04",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.23197298148649
      }
    },
    {
      "page": 436,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]\nSpecial Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          ""
        ],
        [
          "342",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "343",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence342-345 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "344",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "345",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07C0",
          "0x03FFF",
          "0x3",
          "0x07",
          "0x0"
        ],
        [
          "346",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "347",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "348",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 347-350 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "349",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "350",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "351",
          "PRE(pb)",
          "L",
          "0x05DB",
          "",
          "0x3",
          "0x05",
          "0x0"
        ],
        [
          "352",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 352-355 to"
        ],
        [
          "353",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "354",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          ""
        ],
        [
          "355",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00000",
          "0x00000",
          "0x0",
          "0x00",
          "0x0"
        ],
        [
          "356",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "357",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "358",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 357-360 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "359",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "360",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "361",
          "PRE(pb)",
          "L",
          "0x06DB",
          "",
          "0x3",
          "0x06",
          "0x0"
        ],
        [
          "367",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "368",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 367-370 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "369",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "370",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013C",
          "0x03FFF",
          "0x0",
          "0x01",
          "0x0"
        ],
        [
          "376",
          "ACTIVATE",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          ""
        ],
        [
          "377",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          ""
        ],
        [
          "379",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "Repeat sequence 377-371 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRAS(min), truncate if"
        ],
        [
          "370",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "required"
        ],
        [
          "371",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          ""
        ],
        [
          "372",
          "PRE(pb)",
          "L",
          "0x07DB",
          "",
          "0x3",
          "0x07",
          "0x0"
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.22801408223889
      }
    },
    {
      "page": 437,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row Address",
          "BA",
          "BG",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "",
          "",
          "",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "[1:0]",
          "[2:0]",
          "",
          ""
        ],
        [
          "373",
          "DES",
          "H",
          "0x2AAA",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "373",
          "DES",
          "H",
          "0x0CCC",
          "",
          "",
          "",
          "",
          "Repeat sequence 373-375 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tRC(min)/4, truncate if"
        ],
        [
          "374",
          "DES",
          "H",
          "0x1555",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "375",
          "DES",
          "H",
          "0x3333",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 10,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 95.72219100236997
      }
    },
    {
      "page": 437,
      "source": "table",
      "content": [
        [
          "374",
          "DES\nH\n0x1555"
        ],
        [
          "375",
          "DES\nH\n0x3333"
        ],
        [
          "NOTE 1",
          "Utilize DESELECTs between commands while toggling all C/A bits as defined."
        ],
        [
          "NOTE 2",
          "x8 or x16 may have different Bank or Bank Group Address."
        ],
        [
          "NOTE 3",
          "Repeat sequence 10 through 375"
        ],
        [
          "NOTE 4",
          "For 3DS, all banks of all “non-target” logical ranks are Idd2N condition"
        ],
        [
          "NOTE 5",
          "For 3DS,repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank"
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.00000000000006
      }
    },
    {
      "page": 437,
      "source": "table",
      "content": [
        [
          "Table 504 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,",
          "",
          "",
          ""
        ],
        [
          "",
          "IDDQ3N, IDDQ3P, IPP3N, IPP3P",
          "",
          ""
        ],
        [
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]"
        ],
        [
          "0",
          "DES",
          "H",
          "0x0000"
        ],
        [
          "1",
          "DES",
          "H",
          "0x3FFF"
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF"
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 92.56282720949349
      }
    },
    {
      "page": 438,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 505 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "All notes apply to entire table."
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Special Instructions"
        ],
        [
          "",
          "",
          "L",
          "0x002D",
          ""
        ],
        [
          "0",
          "WRITE NT",
          "",
          "",
          "All valid C/A inputs to VSS"
        ],
        [
          "",
          "",
          "L",
          "0x0000",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Repeat sequence 1 - 6 for 16 cycles to satisfy two ranks of tCCD(min)"
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "5",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0000",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x3FED",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "All valid C/A inputs to VDDQ"
        ],
        [
          "7",
          "WRITE NT",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x3FFF",
          ""
        ],
        [
          "8",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "10",
          "DES",
          "H",
          "0x3FFF",
          "Repeat sequence 8 - 12 for 16 cycles to satisfy two ranks of tCCD(min)"
        ],
        [
          "11",
          "DES",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x0000",
          ""
        ]
      ],
      "meta": {
        "rows": 23,
        "cols": 5,
        "flavor": "stream",
        "accuracy": 98.71958428872476
      }
    },
    {
      "page": 438,
      "source": "table",
      "content": [
        [
          "11",
          "DES\nH\n0x3FFF"
        ],
        [
          "12",
          "DES\nH\n0x0000"
        ],
        [
          "NOTE 1",
          "Utilize DESELECTs between commands as specified."
        ],
        [
          "NOTE 2",
          "Time between Non-Target WRITEs reflect tCCD_S (min) for two ranks"
        ],
        [
          "NOTE 3",
          "Burst Chop = High"
        ],
        [
          "NOTE 4",
          "DQ signals are VDDQ"
        ],
        [
          "NOTE 5",
          "DQS_t, DQS_c are VSSQ"
        ],
        [
          "NOTE 6",
          "Repeat 0 through 12."
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 439,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x003D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "READ",
          "",
          "",
          "0x000",
          "0x00",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-2 to sat-"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "isfy tCCD_S(min)"
        ],
        [
          "2",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x017D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "3",
          "READ",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 4-5 to sat-"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "isfy tCCD_S(min)"
        ],
        [
          "5",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "6",
          "READ",
          "",
          "",
          "0x000",
          "0x02",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 7-8 to sat-"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "isfy tCCD_S(min)"
        ],
        [
          "8",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "9",
          "READ",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "10",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 10-11 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "11",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x043D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "READ",
          "",
          "",
          "0x000",
          "0x04",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "13",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 13-14 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "14",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x057D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "READ",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 16-17 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "17",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "18",
          "READ",
          "",
          "",
          "0x000",
          "0x06",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "19",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 19-20 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "20",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "21",
          "READ",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 59,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.69912161503467
      }
    },
    {
      "page": 440,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 22-23 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "23",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x003D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "24",
          "READ",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 25-26 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "26",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x017D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "27",
          "READ",
          "",
          "",
          "0x000",
          "0x01",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "28",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 28-29 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "29",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "READ",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "31",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 31-32 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "32",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "33",
          "READ",
          "",
          "",
          "0x000",
          "0x03",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "34",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 34-35 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "35",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x043D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "36",
          "READ",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "37",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 37-38 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "38",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x057D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "READ",
          "",
          "",
          "0x000",
          "0x05",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "40",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 40-41 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "41",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "42",
          "READ",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "43",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 43-44 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "44",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "45",
          "READ",
          "",
          "",
          "0x000",
          "0x07",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "46",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 46-47 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "47",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 67,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.26539837289616
      }
    },
    {
      "page": 441,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x007D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "48",
          "READ",
          "",
          "",
          "0x000",
          "0x00",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "49",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 49-50 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "50",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "51",
          "READ",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "52",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 52-53 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "53",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "54",
          "READ",
          "",
          "",
          "0x000",
          "0x02",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "55",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 55-56 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "56",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "57",
          "READ",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "58",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 58-59 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "59",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x047D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "60",
          "READ",
          "",
          "",
          "0x000",
          "0x04",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "61",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 61-62 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "62",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "63",
          "READ",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "64",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 64-65 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "65",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "66",
          "READ",
          "",
          "",
          "0x000",
          "0x06",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "67",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 67-68 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "68",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x073D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "69",
          "READ",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "70",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 70-71 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "71",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x007D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "72",
          "READ",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 70,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.82802583329783
      }
    },
    {
      "page": 442,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "73",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 73-74 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "74",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "75",
          "READ",
          "",
          "",
          "0x000",
          "0x01",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "76",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 76-77 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "77",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "78",
          "READ",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "79",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 79-80 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "80",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "81",
          "READ",
          "",
          "",
          "0x000",
          "0x03",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "82",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 82-83 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "83",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x047D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "84",
          "READ",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "85",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 85-86 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "86",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "87",
          "READ",
          "",
          "",
          "0x000",
          "0x05",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "88",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 88-89 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "89",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "90",
          "READ",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "91",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 91-92 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "92",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x073D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "93",
          "READ",
          "",
          "",
          "0x000",
          "0x07",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "94",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 94-95 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "95",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "96",
          "READ",
          "",
          "",
          "0x000",
          "0x00",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "97",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 97-98 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "98",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 71,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.26539837289616
      }
    },
    {
      "page": 443,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "99",
          "READ",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "100",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 100-101"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "101",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x023D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "102",
          "READ",
          "",
          "",
          "0x000",
          "0x02",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "103",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 103-104"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "104",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x037D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "105",
          "READ",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "106",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 106-107"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "107",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "108",
          "READ",
          "",
          "",
          "0x000",
          "0x04",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "109",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 109-110"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "110",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "111",
          "READ",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "112",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 112-113"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "113",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x063D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "114",
          "READ",
          "",
          "",
          "0x000",
          "0x06",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "115",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 115-116"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "116",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x077D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "117",
          "READ",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "118",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence118-119 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "119",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "120",
          "READ",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "121",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 121-122"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "122",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "123",
          "READ",
          "",
          "",
          "0x000",
          "0x01",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 69,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.64181642572527
      }
    },
    {
      "page": 444,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "124",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 124-125"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "125",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "126",
          "READ",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "127",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 127-128"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "128",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x037D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "129",
          "READ",
          "",
          "",
          "0x000",
          "0x03",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "130",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 130-131"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "131",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "132",
          "READ",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "133",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 133-134"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "134",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "135",
          "READ",
          "",
          "",
          "0x000",
          "0x05",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "136",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 136-137"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "137",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x063D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "138",
          "READ",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "139",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 139-140"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "140",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x077D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "141",
          "READ",
          "",
          "",
          "0x000",
          "0x07",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "142",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 142-143"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "143",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "144",
          "READ",
          "",
          "",
          "0x000",
          "0x00",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "145",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence145-146 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "146",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "147",
          "READ",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "148",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 148-149"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "149",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 71,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.26306044395409
      }
    },
    {
      "page": 445,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x027D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "150",
          "READ",
          "",
          "",
          "0x000",
          "0x02",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "151",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 151-152"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "152",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "153",
          "READ",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "154",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 154-155"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "155",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "156",
          "READ",
          "",
          "",
          "0x000",
          "0x04",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "157",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 157-158"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "158",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "159",
          "READ",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "160",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 160-161"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "161",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x067D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "162",
          "READ",
          "",
          "",
          "0x000",
          "0x06",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "163",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 163-164"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "164",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "165",
          "READ",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "166",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 166-167"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "167",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "168",
          "READ",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "169",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 169-170"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "170",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "171",
          "READ",
          "",
          "",
          "0x000",
          "0x01",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "172",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 172-173"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "173",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x027D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "174",
          "READ",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 70,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.62352406670318
      }
    },
    {
      "page": 446,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[3:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "175",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence175-176 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD_S(min)"
        ],
        [
          "176",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "177",
          "READ",
          "",
          "",
          "0x000",
          "0x03",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "178",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 178-179"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "179",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "180",
          "READ",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "181",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 181-182"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "182",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "183",
          "READ",
          "",
          "",
          "0x000",
          "0x05",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "184",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 184-185"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "185",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x067D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "186",
          "READ",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "187",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 187-188"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "188",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07BD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "189",
          "READ",
          "",
          "",
          "0x000",
          "0x07",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "190",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 190-191"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "191",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 49,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.91043579622665
      }
    },
    {
      "page": 446,
      "source": "table",
      "content": [
        [
          "190",
          "DES\nH\n0x3FFF"
        ],
        [
          "",
          "Repeat sequence 190-191"
        ],
        [
          "",
          "to satisfy tCCD_S(min)"
        ],
        [
          "191",
          "DES\nH\n0x0000"
        ],
        [
          "NOTE 1",
          "Utilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...)."
        ],
        [
          "NOTE 2",
          "Time between READs reflect tCCD_S (min)."
        ],
        [
          "NOTE 3",
          "READs performed with Auto Precharge = H, Burst Chop = H"
        ],
        [
          "NOTE 4",
          "x8 or x16 may have different Bank or Bank Group Address."
        ],
        [
          "NOTE 5",
          "Data reflects burst length of 16."
        ],
        [
          "NOTE 6",
          "Data Pattern A for x4: 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0, 0xF"
        ],
        [
          "NOTE 7",
          "Data Pattern B for x4: 0xF, 0x0, 0x0, 0xF, 0x0, 0x0, 0xF, 0xF, 0xF, 0xF, 0x0, 0x0, 0xF, 0x0, 0xF, 0x0"
        ],
        [
          "NOTE 8",
          "Data Pattern for x8 each beat will reflect two like nibbles (Data Pattern A = 0x00, 0xFF, 0xFF...)"
        ],
        [
          "NOTE 9",
          "Data Pattern for x16 each beat will reflect two like bytes (Data Pattern A = 0x0000, 0xFFFF, 0xFFFF...)"
        ],
        [
          "NOTE 10",
          "Repeat sequences 0 through 191 while cycling through all logical ranks"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 99.99999999999993
      }
    },
    {
      "page": 447,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x002D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "WRITE",
          "",
          "",
          "0x000",
          "0x00",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-4 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x016D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "5",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 6 - 9 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "8",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "10",
          "WRITE",
          "",
          "",
          "0x000",
          "0x02",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "11",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 11 - 14 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "13",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "14",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "17",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 16 - 19 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "18",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "19",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x042D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "20",
          "WRITE",
          "",
          "",
          "0x000",
          "0x04",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "21",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 21 - 24 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "23",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "24",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 52,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.10651667978979
      }
    },
    {
      "page": 448,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x056D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "26",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "27",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 26 - 29 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy  tCCD(min)"
        ],
        [
          "28",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "29",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "WRITE",
          "",
          "",
          "0x000",
          "0x06",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "31",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "32",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 31 - 34 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "33",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "34",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "35",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "36",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "37",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 36 - 39 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "38",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x002D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "40",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "41",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "42",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 41 - 44 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "43",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "44",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x016D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "45",
          "WRITE",
          "",
          "",
          "0x000",
          "0x01",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "46",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "47",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 46 - 49 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "48",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "49",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "50",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 55,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.13770429428875
      }
    },
    {
      "page": 449,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "51",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "52",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 51 - 54 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "53",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "54",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "55",
          "WRITE",
          "",
          "",
          "0x000",
          "0x03",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "56",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "57",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 56 - 59 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "58",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "59",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x042D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "60",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "61",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "62",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 61 - 64 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "63",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "64",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x056D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "65",
          "WRITE",
          "",
          "",
          "0x000",
          "0x05",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "66",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "67",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 66 - 69 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "68",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "69",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "70",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "71",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "72",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 71 - 74 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "73",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "74",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "75",
          "WRITE",
          "",
          "",
          "0x000",
          "0x07",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "76",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "77",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 76 - 79 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "78",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "79",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 58,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.16552028479508
      }
    },
    {
      "page": 450,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x006D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "80",
          "WRITE",
          "",
          "",
          "0x000",
          "0x00",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "81",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "82",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 81 - 84 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "83",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "84",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "85",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "86",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "87",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 86 - 89 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "88",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "89",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "90",
          "WRITE",
          "",
          "",
          "0x000",
          "0x02",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "91",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "92",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 91 - 94 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "93",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "94",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x032D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "95",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "96",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "97",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 96 - 99 to"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "satisfy tCCD(min)"
        ],
        [
          "98",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "99",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x046D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "100",
          "WRITE",
          "",
          "",
          "0x000",
          "0x04",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "101",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "102",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 101 - 104"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "103",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "104",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "105",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 58,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.13773336752132
      }
    },
    {
      "page": 451,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "106",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "107",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 106 - 109"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "108",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "109",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "110",
          "WRITE",
          "",
          "",
          "0x000",
          "0x06",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "111",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "112",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence111 - 114"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "113",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "114",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x072D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "115",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x07",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "116",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "117",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 116 - 119"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "118",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "119",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x006D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "120",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "121",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "122",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 121 -124"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min))"
        ],
        [
          "123",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "124",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "125",
          "WRITE",
          "",
          "",
          "0x000",
          "0x01",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "126",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "127",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 126 - 129"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "128",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "129",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "130",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "131",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "132",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 131 - 134"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "133",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "134",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 60,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.16559378849193
      }
    },
    {
      "page": 452,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x032D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "135",
          "WRITE",
          "",
          "",
          "0x000",
          "0x03",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "136",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 136 - 139"
        ],
        [
          "137",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "138",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "139",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x046D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "140",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "141",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "142",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 141 - 144"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "143",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "144",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "145",
          "WRITE",
          "",
          "",
          "0x000",
          "0x05",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "146",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "147",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 146 - 149"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "148",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "149",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "150",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "151",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "152",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 151 - 154"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "153",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "154",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x072D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "155",
          "WRITE",
          "",
          "",
          "0x000",
          "0x07",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "156",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "157",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 156 - 159"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "158",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "159",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "160",
          "WRITE",
          "",
          "",
          "0x000",
          "0x00",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 58,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.14256316821799
      }
    },
    {
      "page": 453,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "161",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "162",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 161 - 164"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "163",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "164",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "165",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "166",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "167",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 166 - 169"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "168",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "169",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x022D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "170",
          "WRITE",
          "",
          "",
          "0x000",
          "0x02",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "171",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "172",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 171 - 174"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "173",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "174",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x036D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "175",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x03",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "176",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "177",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 176 - 179"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "178",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "179",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "180",
          "WRITE",
          "",
          "",
          "0x000",
          "0x04",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "181",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "182",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 181 - 184"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "183",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "184",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "185",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x05",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "186",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "187",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 186 - 189"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "188",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "189",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 60,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.16561254541617
      }
    },
    {
      "page": 454,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x062D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "190",
          "WRITE",
          "",
          "",
          "0x000",
          "0x06",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "191",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "192",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 191 - 194"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "193",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "194",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "195",
          "WRITE",
          "L",
          "0x076D",
          "0x3F0",
          "0x07",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "196",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 196 -199"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "197",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "198",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "199",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "200",
          "WRITE",
          "L",
          "0x00AD",
          "0x3F0",
          "0x00",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "201",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 201 - 204"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "202",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "203",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "204",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "205",
          "WRITE",
          "L",
          "0x03ED",
          "0x000",
          "0x01",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "206",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 206 - 209"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "207",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "208",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "209",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "210",
          "WRITE",
          "L",
          "0x032D",
          "0x3F0",
          "0x02",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "211",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 211 - 214"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "212",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "213",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "214",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "215",
          "WRITE",
          "L",
          "0x036D",
          "0x000",
          "0x03",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.15653363616006
      }
    },
    {
      "page": 455,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "216",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 216 - 219"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "217",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "218",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "219",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "220",
          "WRITE",
          "L",
          "0x04AD",
          "0x3F0",
          "0x04",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "221",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "223",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 221 - 224"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "223",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "224",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "225",
          "WRITE",
          "",
          "",
          "0x000",
          "0x05",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "226",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "227",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 226 - 229"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "228",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "229",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x062D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "230",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "231",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "232",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 231 - 234"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "233",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "234",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x076D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "235",
          "WRITE",
          "",
          "",
          "0x000",
          "0x07",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "236",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "237",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 236 - 239"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "238",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "239",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "240",
          "WRITE",
          "",
          "",
          "0x000",
          "0x00",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "241",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "242",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 241 - 244"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "243",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "244",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.17008383872374
      }
    },
    {
      "page": 456,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x012D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "245",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x01",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "246",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "247",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 246 - 249"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "248",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "249",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "250",
          "WRITE",
          "L",
          "0x026D",
          "0x000",
          "0x02",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "251",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 251 - 254"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "252",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "253",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "254",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "255",
          "WRITE",
          "L",
          "0x03AD",
          "0x3F0",
          "0x03",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "256",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 256 - 259"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "257",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "258",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "259",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "260",
          "WRITE",
          "L",
          "0x04ED",
          "0x000",
          "0x04",
          "0x3",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "261",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 261 - 264"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "262",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "263",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "264",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "265",
          "WRITE",
          "L",
          "0x052D",
          "0x3F0",
          "0x05",
          "0x0",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "266",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 266 - 269"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "267",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "268",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "269",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "270",
          "WRITE",
          "L",
          "0x066D",
          "0x000",
          "0x06",
          "0x1",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 47,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.15653363616006
      }
    },
    {
      "page": 457,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "271",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 271 - 274"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "272",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "273",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "274",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "275",
          "WRITE",
          "L",
          "0x07AD",
          "0x3F0",
          "0x07",
          "0x2",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "276",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "277",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 276 - 279"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "278",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "279",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "280",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x00",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "281",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "282",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 281 - 284"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "283",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "284",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x012D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "285",
          "WRITE",
          "",
          "",
          "0x000",
          "0x01",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "286",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "287",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 286 - 289"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "288",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "289",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x026D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "290",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x02",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "291",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "292",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 291 - 294"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "293",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "294",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "295",
          "WRITE",
          "",
          "",
          "0x000",
          "0x03",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "296",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "297",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 296 - 299"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "298",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "299",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 57,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.17008383872374
      }
    },
    {
      "page": 458,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "Address",
          "",
          "",
          "",
          "",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[10:0]",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04ED",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "300",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x04",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "301",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "302",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 301 - 304"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "303",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "304",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x052D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "305",
          "WRITE",
          "",
          "",
          "0x000",
          "0x05",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "306",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "307",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 306 - 309"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy  tCCD(min)"
        ],
        [
          "308",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "309",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x066D",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "310",
          "WRITE",
          "",
          "",
          "0x3F0",
          "0x06",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "311",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "312",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 311 -314"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "313",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "314",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07AD",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "315",
          "WRITE",
          "",
          "",
          "0x000",
          "0x07",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1E00",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "316",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "317",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 316 -319"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy tCCD(min)"
        ],
        [
          "318",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "319",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.87534025993959
      }
    },
    {
      "page": 458,
      "source": "table",
      "content": [
        [
          "318",
          "DES\nH\n0x3FFF"
        ],
        [
          "319",
          "DES\nH\n0x3FFF"
        ],
        [
          "NOTE 1",
          "Utilize DESELECTs between commands as specified."
        ],
        [
          "NOTE 2",
          "Time between WRITEs reflect tCCD (min)."
        ],
        [
          "NOTE 3 WRITEs performed with Auto Precharge = H, Burst Chop = H",
          ""
        ],
        [
          "NOTE 4",
          "x8 or x16 may have different Bank or Bank Group Address."
        ],
        [
          "NOTE 5",
          "Row address is set to 0x0000"
        ],
        [
          "NOTE 6",
          "Data reflects burst length of 16."
        ],
        [
          "NOTE 7",
          "For x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF...."
        ],
        [
          "NOTE 8",
          "For x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF..."
        ],
        [
          "NOTE 9",
          "For x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF..."
        ],
        [
          "NOTE 10",
          "Repeat sequences 0 through 319 with the order of column and data patterns swapped (Replace 0x000/Pattern A with"
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.92508785097742
      }
    },
    {
      "page": 459,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "Table 508 — IDD5",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "CA[10]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "REF",
          "L",
          "0x0213",
          "L",
          "0x0",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1 - 4 to satisfy tREFI1(min), truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ],
        [
          "5",
          "REF",
          "L",
          "0x03D3",
          "L",
          "0x0",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 6 - 9 to satisfy tREFI1(min), truncate if"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "required"
        ],
        [
          "8",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 98.77368039305178
      }
    },
    {
      "page": 460,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 510 — IDD5C, IDDQ5C, IPP5C",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "BA [1:0]",
          "CA[10]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "0",
          "REFsb",
          "L",
          "0x0613",
          "0x0",
          "H",
          "0x0",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1 - 4 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "5",
          "REFsb",
          "L",
          "0x0653",
          "0x1",
          "H",
          "0x0",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 6 - 9 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "8",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "10",
          "REFsb",
          "L",
          "0x0693",
          "0x2",
          "H",
          "0x0",
          ""
        ],
        [
          "11",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 11 - 14 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "13",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "14",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "REFsb",
          "L",
          "0x06D3",
          "0x3",
          "H",
          "0x0",
          ""
        ],
        [
          "16",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "17",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 16 - 19 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "18",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "19",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "20",
          "REFsb",
          "L",
          "0x0713",
          "0x0",
          "H",
          "0x0",
          ""
        ],
        [
          "21",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 21 - 24 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "23",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "24",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "REFsb",
          "L",
          "0x0753",
          "0x1",
          "H",
          "0x0",
          ""
        ],
        [
          "26",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "27",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 26 - 29 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "28",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "29",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "REFsb",
          "L",
          "0x0793",
          "0x2",
          "H",
          "0x0",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.21752790500979
      }
    },
    {
      "page": 461,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 510 — IDD5C, IDDQ5C, IPP5C (Cont’d)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "C/A [13:0]",
          "BA [1:0]",
          "CA[10]",
          "CID [2:0]",
          "Special Instructions"
        ],
        [
          "31",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "32",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 31 - 34 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "33",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "34",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "35",
          "REFsb",
          "L",
          "0x07D3",
          "0x3",
          "H",
          "0x0",
          ""
        ],
        [
          "36",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          ""
        ],
        [
          "37",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 36 - 39 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRFCsb(min), truncate if required"
        ],
        [
          "38",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 16,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 97.38868918366714
      }
    },
    {
      "page": 461,
      "source": "table",
      "content": [
        [
          "",
          "Table 511 — IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "Clock",
          "CS",
          "C/A [13:0]",
          "Special Instructions"
        ],
        [
          "0",
          "SRE",
          "Valid",
          "L",
          "0x3BF7",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Clocks must be valid tCKLCS(min) time"
        ],
        [
          "1",
          "DES",
          "Valid",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-3 to satisfy"
        ],
        [
          "2",
          "DES",
          "Valid",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "tCPDED(min), truncate if required"
        ],
        [
          "3",
          "DES",
          "Valid",
          "H",
          "0x3FFF",
          ""
        ],
        [
          "4",
          "All C/A = H",
          "CK_t = CK_c = H",
          "L",
          "0x3FFF",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 4 indefinitely"
        ],
        [
          "NOTE 1",
          "Data is pulled to VDDQ",
          "",
          "",
          "",
          ""
        ],
        [
          "NOTE 2",
          "DQS_t and DQS_c are pulled to VDDQ",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 94.29156636190024
      }
    },
    {
      "page": 462,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "0",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x0",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "1",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "2",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 1-4"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy"
        ],
        [
          "3",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "4",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "5",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x1",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "6",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "7",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence 6 -9"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "to satisfy"
        ],
        [
          "8",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "9",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0200",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "10",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x2",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "11",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "12",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11 - 14 to satisfy"
        ],
        [
          "13",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "14",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "15",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x3",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "16",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "17",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "16 - 19 to satisfy"
        ],
        [
          "18",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "19",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0400",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "20",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x4",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "21",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "22",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "21 -24 to satisfy"
        ],
        [
          "23",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "24",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 46,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.66493371174036
      }
    },
    {
      "page": 463,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "25",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x5",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "26",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "27",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "26 - 29 to satisfy"
        ],
        [
          "28",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "29",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0600",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "30",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x6",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "31",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "32",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "31 - 34 to satisfy"
        ],
        [
          "33",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRRD_S(min)"
        ],
        [
          "34",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x073C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "35",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x7",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "36",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "37",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "36 - 39 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tRCD(min)"
        ],
        [
          "38",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "39",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x003D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "40",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x0",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0040",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "41",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x1",
          "0x0",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "42",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "43",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "42 - 45 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "44",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "45",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "46",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x0",
          "0x1",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x017C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "47",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x1",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "48",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "49",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "48 - 51 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "50",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "51",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 61,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.31368282653102
      }
    },
    {
      "page": 464,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x023D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "52",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x0",
          "0x2",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0240",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "53",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x1",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "54",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "55",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "54 - 57 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "56",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "57",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "58",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x0",
          "0x3",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x037C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "59",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x1",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "60",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "61",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "60 - 63 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "62",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "63",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x043D",
          "na",
          "0x3F0",
          "0x0",
          "0x4",
          "0x0",
          "Pattern A",
          ""
        ],
        [
          "64",
          "READ/A",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0440",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "65",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x1",
          "0x4",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "66",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "67",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "66 - 69 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "68",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "69",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "70",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x0",
          "0x5",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x057C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "71",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x1",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "72",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "73",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "72 - 75 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "74",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "75",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x063D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "76",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x0",
          "0x6",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 66,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.32312410490415
      }
    },
    {
      "page": 465,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0640",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "77",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x1",
          "0x6",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "78",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "79",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "78 - 81 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "80",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "81",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x073D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "82",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x0",
          "0x7",
          "0x0",
          "Pattern B",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x077C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "83",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x1",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "84",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "85",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "84 - 87 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "86",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "87",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x007D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "88",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x1",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0080",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "89",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x2",
          "0x0",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "90",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "91",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "90 - 93 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "92",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "93",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x017D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "94",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x1",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01BC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "95",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x2",
          "0x1",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "96",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "97",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "96 - 99 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "98",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "99",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x027D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "100",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x1",
          "0x02",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0280",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "101",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x2",
          "0x2",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 65,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.32316259450319
      }
    },
    {
      "page": 466,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "102",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "103",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "102 - 105 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "104",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "105",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x037D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "106",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x1",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03BC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "107",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x2",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "108",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "109",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "108 - 111  to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "110",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "111",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x047D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "112",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x1",
          "0x4",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0480",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "113",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x2",
          "0x4",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "114",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "115",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "114 - 117 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "116",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "117",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x057D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "118",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x1",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05BC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "119",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x2",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "120",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "121",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "120 - 123 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "122",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "123",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "124",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x1",
          "0x6",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0680",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "125",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x2",
          "0x6",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 64,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.27975174192217
      }
    },
    {
      "page": 467,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "126",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "127",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "126 - 129 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "128",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "129",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x077D",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "130",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x1",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07BC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "131",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x2",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "132",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "133",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "132 - 135 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "134",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "135",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "136",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x2",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00C0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "137",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x3",
          "0x0",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "138",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "139",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "138 - 141 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "140",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "141",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "142",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x2",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01FC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "143",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x3",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "144",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "145",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "144 - 147 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "146",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "147",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "148",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x2",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02C0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "149",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x3",
          "0x2",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 64,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.27973287211066
      }
    },
    {
      "page": 468,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "150",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "151",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "150 - 153 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "152",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "153",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "154",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x2",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "155",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x3",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "156",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "157",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "156 - 159 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "158",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "159",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "160",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x2",
          "0x4",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04C0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "161",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x3",
          "0x4",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "162",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "163",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "162 - 165 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "164",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "165",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "166",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x2",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05FC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "167",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x3",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "168",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "169",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "168 - 171 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "170",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "171",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "172",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x2",
          "0x6",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06C0",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "173",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x3",
          "0x6",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 63,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.27973287211066
      }
    },
    {
      "page": 469,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "174",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "175",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "174 - 177 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "176",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "177",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07BD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "178",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x2",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07FC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "179",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x3",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "180",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "181",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "180 - 183 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "182",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "183",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x00FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "184",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x3",
          "0x0",
          "0x0",
          "Pattern A",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "185",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x0",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "186",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "187",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "186 - 189 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "188",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "189",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x01FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "190",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x3",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x013C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "191",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x1",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "192",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "193",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "192 - 195 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "194",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "195",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x02FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "196",
          "READ/A",
          "",
          "",
          "na",
          "0x3F0",
          "0x3",
          "0x2",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0200",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "197",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x2",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 64,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.27972289936667
      }
    },
    {
      "page": 470,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "198",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "199",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "198 - 201 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "200",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "201",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x03FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "202",
          "READ/A",
          "",
          "",
          "na",
          "0x000",
          "0x3",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x033C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "na",
          ""
        ],
        [
          "203",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x3",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "204",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "205",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "204 - 207 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "206",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "207",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x04FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0x3F0",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "208",
          "READ/A",
          "",
          "",
          "na",
          "",
          "0x3",
          "0x4",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1FFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0400",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "209",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x4",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "210",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "211",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "210 - 213 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "212",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "213",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x05FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0x000",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "214",
          "READ/A",
          "",
          "",
          "na",
          "",
          "0x3",
          "0x5",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x053C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "215",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x5",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "216",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "217",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "216 - 219 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "218",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "219",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x06FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0x3F0",
          "",
          "",
          "",
          "Pattern A",
          ""
        ],
        [
          "220",
          "READ/A",
          "",
          "",
          "na",
          "",
          "0x3",
          "0x6",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1EFC",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x0600",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "221",
          "ACT",
          "",
          "",
          "0x00000",
          "na",
          "0x0",
          "0x6",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 64,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 99.27969405681117
      }
    },
    {
      "page": 471,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "",
          "Table 512 — IDD7, IDD7Q, IPP7 (Cont’d)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "All notes apply to entire table.",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "Row",
          "Column",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "C/A",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Sequence",
          "Command",
          "CS",
          "",
          "Address",
          "Addres",
          "BA",
          "BG",
          "CID",
          "Data Burst",
          "Special Instructions"
        ],
        [
          "",
          "",
          "",
          "[13:0]",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "[17:0]",
          "s [10:0]",
          "[1:0]",
          "[2:0]",
          "[2:0]",
          "(BL=16)",
          ""
        ],
        [
          "222",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "223",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "222 - 225 to satisfy"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "224",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "225",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x07FD",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "0x000",
          "",
          "",
          "",
          "Pattern B",
          ""
        ],
        [
          "226",
          "READ/A",
          "",
          "",
          "na",
          "",
          "0x3",
          "0x7",
          "0x0",
          "",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x1A00",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "L",
          "0x073C",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "227",
          "ACT",
          "",
          "",
          "0x03FFF",
          "na",
          "0x0",
          "0x7",
          "0x0",
          "na",
          "na"
        ],
        [
          "",
          "",
          "H",
          "0x03FF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "228",
          "DES",
          "H",
          "0x0000",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "229",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "Repeat sequence"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "228 - 231 to satisfy"
        ],
        [
          "230",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          "tCCD(min)"
        ],
        [
          "231",
          "DES",
          "H",
          "0x3FFF",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 26,
        "cols": 11,
        "flavor": "stream",
        "accuracy": 98.32918636868791
      }
    },
    {
      "page": 471,
      "source": "table",
      "content": [
        [
          "",
          "228 - 231 to satisfy"
        ],
        [
          "230",
          "tCCD(min)\nDES\nH\n0x3FFF"
        ],
        [
          "231",
          "DES\nH\n0x3FFF"
        ],
        [
          "NOTE 1",
          "Utilize DESELECTs between commands as specified."
        ],
        [
          "NOTE 2",
          "READs performed with Auto Precharge = H, Burst Chop = H"
        ],
        [
          "NOTE 3",
          "x8 or x16 may have different Bank or Bank Group Address."
        ],
        [
          "NOTE 4",
          "Data reflects burst length of 16."
        ],
        [
          "NOTE 5",
          "For x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0, 0xF...."
        ],
        [
          "NOTE 6",
          "For x8: Pattern A = 0x00, 0xFF, 0xFF, 0x00... Pattern B = 0xFF, 0x00, 0x00, 0xFF..."
        ],
        [
          "NOTE 7",
          "For x16: Pattern A = 0x0000, 0xFFFF, 0xFFFF, 0x0000... Pattern B = 0xFFFF, 0x0000, 0x0000, 0xFFFF..."
        ],
        [
          "NOTE 8",
          "Repeat sequences 40 through 231 with column and data patterns swapped (Replace 0x000 with 0x3F0 and Pattern A with Pattern B),"
        ],
        [
          "",
          "(Replace 0x3F0 with 0x000 and Pattern B with Pattern A)"
        ],
        [
          "NOTE 9",
          "For 3DS, all banks of all “non-target” logical ranks are Idd2N condition"
        ],
        [
          "NOTE 10",
          "Repeat pattern for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank."
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 472,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 513 — Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-3200/",
          "",
          "DDR5-4400/",
          "",
          "",
          "DDR5-5200/5600/",
          "",
          ""
        ],
        [
          "",
          "",
          "3600/4000",
          "",
          "4800",
          "",
          "6000/6400",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "",
          "min",
          "max",
          "min",
          "max",
          "min",
          "max",
          "",
          ""
        ],
        [
          "CIO",
          "Input/output capacitance",
          "0.45",
          "0.9",
          "0.45",
          "0.9",
          "TBD",
          "TBD",
          "pF",
          "1,2,3"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,3,"
        ],
        [
          "CDIO",
          "Input/output capacitance delta",
          "-0.1",
          "0.1",
          "-0.1",
          "0.1",
          "TBD",
          "TBD",
          "pF",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "Input/output capacitance delta DQS_t",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CDDQS",
          "",
          "",
          "0.04",
          "",
          "0.04",
          "TBD",
          "TBD",
          "pF",
          "1,2,3,5"
        ],
        [
          "",
          "and DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CCK",
          "Input capacitance, CK_t and CK_c",
          "0.2",
          "0.7",
          "0.2",
          "0.6",
          "TBD",
          "TBD",
          "pF",
          "1,3"
        ],
        [
          "",
          "Input capacitance delta CK_t and",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CDCK",
          "",
          "",
          "0.05",
          "",
          "0.05",
          "TBD",
          "TBD",
          "pF",
          "1,3,4"
        ],
        [
          "",
          "CK_c",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Input capacitance(CTRL & ADD pins",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CI",
          "",
          "0.2",
          "0.7",
          "0.2",
          "0.6",
          "TBD",
          "TBD",
          "pF",
          "1,3,6"
        ],
        [
          "",
          "only)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Input capacitance delta(All CTRL",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CDI_ CTRL",
          "",
          "-0.1",
          "0.1",
          "-0.1",
          "0.1",
          "TBD",
          "TBD",
          "pF",
          "1,3,7,8"
        ],
        [
          "",
          "pins only)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "Input capacitance delta(All ADD pins",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,9,"
        ],
        [
          "CDI_ ADD",
          "",
          "-0.1",
          "0.1",
          "-0.1",
          "0.1",
          "TBD",
          "TBD",
          "pF",
          ""
        ],
        [
          "",
          "only)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "10"
        ],
        [
          "CALERT",
          "Input/output capacitance of ALERT",
          "0.4",
          "1.5",
          "0.4",
          "1.5",
          "TBD",
          "TBD",
          "pF",
          "1,3"
        ],
        [
          "",
          "Input/output capacitance of Loop-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CLoopback",
          "",
          "0.3",
          "1.0",
          "0.3",
          "1.0",
          "TBD",
          "TBD",
          "pF",
          ""
        ],
        [
          "",
          "back",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CTEN",
          "Input capacitance of TEN",
          "0.2",
          "2.3",
          "0.2",
          "2.3",
          "TBD",
          "TBD",
          "pF",
          "1,3,12"
        ]
      ],
      "meta": {
        "rows": 30,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 97.27340017056791
      }
    },
    {
      "page": 472,
      "source": "table",
      "content": [
        [
          "",
          "Input/output capacitance of Loop-"
        ],
        [
          "CLoopback",
          "0.3\n1.0\n0.3\n1.0\nTBD\nTBD\npF"
        ],
        [
          "",
          "back"
        ],
        [
          "CTEN",
          "Input capacitance of TEN \n0.2\n2.3\n0.2\n2.3\nTBD\nTBD\npF \n1,3,12"
        ],
        [
          "NOTE 1",
          "This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated"
        ],
        [
          "",
          "by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VPP applied with all other"
        ],
        [
          "",
          "signal pins floating. Measurement procedure TBD."
        ],
        [
          "NOTE 2",
          "DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS"
        ],
        [
          "",
          "pins have different functions, the loading matches DQ and DQS"
        ],
        [
          "NOTE 3",
          "This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here"
        ],
        [
          "NOTE 4",
          "Absolute value CK_T-CK_C"
        ],
        [
          "NOTE 5",
          "Absolute value of CIO(DQS_T)-CIO(DQS_C)"
        ],
        [
          "NOTE 6",
          "CI applies to CS_n and CA[13:0]"
        ],
        [
          "NOTE 7",
          "CDI CTRL applies to CS_n"
        ],
        [
          "NOTE 8",
          "CDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C))"
        ],
        [
          "NOTE 9",
          "CDI_ADD_ CMD applies to CA[13:0]"
        ],
        [
          "NOTE 10",
          "CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C))"
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 98.76849541757926
      }
    },
    {
      "page": 473,
      "source": "table",
      "content": [
        [
          "",
          "",
          "Table 514 — Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-6800/",
          "",
          "",
          "DDR5-8000/",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "7200/7600",
          "",
          "",
          "8400",
          "",
          "",
          ""
        ],
        [
          "Symbol",
          "Parameter",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "",
          "min",
          "max",
          "min",
          "",
          "max",
          "",
          ""
        ],
        [
          "CIO",
          "Input/output capacitance",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,2,3"
        ],
        [
          "CDIO",
          "Input/output capacitance delta",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,2,3,11"
        ],
        [
          "",
          "Input/output capacitance delta DQS_t and",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CDDQS",
          "",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,2,3,5"
        ],
        [
          "",
          "DQS_c",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CCK",
          "Input capacitance, CK_t and CK_c",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3"
        ],
        [
          "CDCK",
          "Input capacitance delta CK_t and CK_c",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3,4"
        ],
        [
          "CI",
          "Input capacitance(CTRL & ADD pins only)",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3,6"
        ],
        [
          "CDI_ CTRL",
          "Input capacitance delta(All CTRL pins only)",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3,7,8"
        ],
        [
          "CDI_ ADD",
          "Input capacitance delta(All ADD pins only)",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,2,9,10"
        ],
        [
          "CALERT",
          "Input/output capacitance of ALERT",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3"
        ],
        [
          "CLoopback",
          "Input/output capacitance of Loopback",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          ""
        ],
        [
          "CTEN",
          "Input capacitance of TEN",
          "TBD",
          "TBD",
          "TBD",
          "",
          "TBD",
          "pF",
          "1,3,12"
        ]
      ],
      "meta": {
        "rows": 18,
        "cols": 9,
        "flavor": "stream",
        "accuracy": 97.70427278781541
      }
    },
    {
      "page": 473,
      "source": "table",
      "content": [
        [
          "CLoopback",
          "Input/output capacitance of Loopback\nTBD\nTBD\nTBD\nTBD\npF"
        ],
        [
          "CTEN",
          "Input capacitance of TEN \nTBD\nTBD\nTBD\nTBD\npF \n1,3,12"
        ],
        [
          "NOTE 1",
          "This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated"
        ],
        [
          "",
          "by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other"
        ],
        [
          "",
          "signal pins floating. Measurement procedure tbd."
        ],
        [
          "NOTE 2",
          "DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C, LBDQ and LBDQS. Although the DM, TDQS_T, TDQS_C, LBDQ and LBDQS"
        ],
        [
          "",
          "pins have different functions, the loading matches DQ and DQS"
        ],
        [
          "NOTE 3",
          "This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here"
        ],
        [
          "NOTE 4",
          "Absolute value CK_T-CK_C"
        ],
        [
          "NOTE 5",
          "Absolute value of CIO(DQS_T)-CIO(DQS_C)"
        ],
        [
          "NOTE 6",
          "CI applies to CS_n and CA[13:0]"
        ],
        [
          "NOTE 7",
          "CDI CTRL applies to ODT and CS_n"
        ],
        [
          "NOTE 8",
          "CDI_CTRL = CI(CTRL)-0.5*(CI(CK_T)+CI(CK_C))"
        ],
        [
          "NOTE 9",
          "CDI_ADD_ CMD applies to CA[13:0]"
        ],
        [
          "NOTE 10",
          "CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CK_T)+CI(CK_C))"
        ]
      ],
      "meta": {
        "rows": 15,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 97.51854107832065
      }
    },
    {
      "page": 474,
      "source": "table",
      "content": [
        [
          "",
          "Table 515 — DRAM Package Electrical Specifications (X4/X8)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-3200 to",
          "",
          "DDR5-5200 to",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-4800",
          "",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "",
          "min",
          "max",
          "min",
          "max",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,4,5,10,"
        ],
        [
          "Input/output Zpkg",
          "Zpkg_DQ",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "Input/output Pkg Delay",
          "Tpkg_delay_DQ",
          "10",
          "35",
          "TBD",
          "TBD",
          "ps",
          "1,3,4,5,11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,5,10,"
        ],
        [
          "DQS_t, DQS_c Zpkg",
          "Zpkg_DQS",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11,13"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,3,5,10,"
        ],
        [
          "DQS_t, DQS_c Pkg Delay",
          "Tpkg_delay_DQS",
          "10",
          "35",
          "TBD",
          "TBD",
          "ps",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11,13"
        ],
        [
          "Delta Zpkg DQS_t, DQS_c",
          "DZpkg_DQS",
          "-",
          "5",
          "TBD",
          "TBD",
          "W",
          "1,2,5,7,10"
        ],
        [
          "Delta Delay DQS_t, DQS_c",
          "DTpkg_delay_DQS",
          "-",
          "2",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,7,10"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,5,9,10,"
        ],
        [
          "Input- CTRL pins Zpkg",
          "Zpkg_CTRL",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,3,5,9,10,"
        ],
        [
          "Input- CTRL pins Pkg Delay",
          "Tpkg_delay_CTRL",
          "10",
          "35",
          "TBD",
          "TBD",
          "ps",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,5,8,10,"
        ],
        [
          "Input- CMD ADD pins Zpkg",
          "Zpkg_CA",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,3,5,8,10,"
        ],
        [
          "Input- CMD ADD pins Pkg Delay",
          "Tpkg_delay_CA",
          "10",
          "35",
          "TBD",
          "TBD",
          "ps",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "CK_t & CK_c Zpkg",
          "Zpkg_CK",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "CK_t & CK_c Pkg Delay",
          "Tpkg_delay_CK",
          "10",
          "30",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ],
        [
          "Delta Zpkg CK_t & CK_c",
          "DZpkg_delay_CK",
          "-",
          "5",
          "TBD",
          "TBD",
          "W",
          "1,2,5,6,10"
        ],
        [
          "Delta Delay CK_t & CK_c",
          "DTpkg_delay_CK",
          "-",
          "2",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,6,10"
        ],
        [
          "ALERT Zpkg",
          "Zpkg_ALERT",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "ALERT Delay",
          "Tpkg_delay_ALERT",
          "10",
          "60",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ],
        [
          "Loopback Zpkg",
          "Zpkg_Loopback",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "Loopback Delay",
          "Tpkg_delay_Loopback",
          "10",
          "60",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ]
      ],
      "meta": {
        "rows": 37,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.37672508899706
      }
    },
    {
      "page": 474,
      "source": "table",
      "content": [
        [
          "",
          "45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Zpkg \nZpkg_Loopback"
        ],
        [
          "",
          "10\n60\nTBD\nTBD\nps\n1,3,5,10,11\n Loopback Delay \nTpkg_delay_Loopback"
        ],
        [
          "NOTE 1",
          "This parameter is not subject to production test."
        ],
        [
          "NOTE 2",
          "This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval"
        ],
        [
          "",
          "Tpkg_delay_xx"
        ],
        [
          "NOTE 3",
          "This parameter is validated by using TDR data. Measurement methodology is TBD."
        ],
        [
          "NOTE 4",
          "Zpkg_DQ & Tpkg_delay_DQ applies to DQ, DM"
        ],
        [
          "NOTE 5",
          "This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here"
        ],
        [
          "NOTE 6",
          "Absolute value of Zpkg_CK_t - Zpkg_CK_c for impedance(Z) or absolute value of Tpkg_delay_CK_t - Tpkg_delay_CK_c for delay (Tpkg_delay)."
        ],
        [
          "NOTE 7",
          "Absolute value of Zpkg(DQS_t)-Zpkg(DQS_c) for impedance(Z) or absolute value of Tpkg_delay_DQS_t - Tpkg_delay_DQS_c for delay"
        ],
        [
          "",
          "(Tpkg_delay)"
        ],
        [
          "NOTE 8",
          "Zpkg_CA & Tpkg_delay_CA applies to CA[13:0]"
        ],
        [
          "NOTE 9",
          "Zpkg_CA & Tpkg_delay_CTRL applies to CS_n"
        ],
        [
          "NOTE 10",
          "This table applies to monolithic X4 and X8 devices."
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0000000000001
      }
    },
    {
      "page": 475,
      "source": "table",
      "content": [
        [
          "",
          "Table 516 — DRAM Package Electrical Specifications (X16)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5-3200 to",
          "",
          "DDR5-5200 to",
          "",
          ""
        ],
        [
          "",
          "",
          "DDR5-4800",
          "",
          "",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "",
          "",
          "",
          "",
          "Unit",
          "NOTE"
        ],
        [
          "",
          "",
          "min",
          "max",
          "min",
          "max",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,4,5,10,"
        ],
        [
          "Input/output Zpkg",
          "Zpkg_DQ",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "Input/output Pkg Delay",
          "Tpkg_delay_DQ",
          "10",
          "40",
          "TBD",
          "TBD",
          "ps",
          "1,3,4,5,11"
        ],
        [
          "DQS_t, DQS_c Zpkg",
          "Zpkg_DQS",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "DQS_t, DQS_c Pkg Delay",
          "Tpkg_delay_DQS",
          "10",
          "40",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ],
        [
          "Delta Zpkg DQS_t, DQS_c",
          "DZpkg_DQS",
          "-",
          "5",
          "TBD",
          "TBD",
          "W",
          "1,2,5,7,10"
        ],
        [
          "Delta Delay DQS_t, DQS_c",
          "DTpkg_delay_DQS",
          "-",
          "2",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,7,10"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,5,9,10,"
        ],
        [
          "Input- CTRL pins Zpkg",
          "Zpkg_CTRL",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,3,5,9,10,"
        ],
        [
          "Input- CTRL pins Pkg Delay",
          "Tpkg_delay_CTRL",
          "10",
          "40",
          "TBD",
          "TBD",
          "ps",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,5,8,10,"
        ],
        [
          "Input- CMD ADD pins Zpkg",
          "Zpkg_CA",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,3,5,8,10,"
        ],
        [
          "Input- CMD ADD pins Pkg Delay",
          "Tpkg_delay_CA",
          "10",
          "45",
          "TBD",
          "TBD",
          "ps",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11"
        ],
        [
          "CK_t & CK_c Zpkg",
          "Zpkg_CK",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "CK_t & CK_c Pkg Delay",
          "Tpkg_delay_CK",
          "10",
          "45",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ],
        [
          "Delta Zpkg CK_t & CK_c",
          "DZpkg_delay_CK",
          "-",
          "5",
          "TBD",
          "TBD",
          "W",
          "1,2,5,6,10"
        ],
        [
          "Delta Delay CK_t & CK_c",
          "DTpkg_delay_CK",
          "-",
          "2",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,6,10"
        ],
        [
          "ALERT Zpkg",
          "Zpkg_ALERT",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "ALERT Delay",
          "Tpkg_delay_ALERT",
          "10",
          "60",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ],
        [
          "Loopback Zpkg",
          "Zpkg_Loopback",
          "45",
          "75",
          "TBD",
          "TBD",
          "W",
          "1,2,5,10,11"
        ],
        [
          "Loopback Delay",
          "Tpkg_delay_Loopback",
          "10",
          "60",
          "TBD",
          "TBD",
          "ps",
          "1,3,5,10,11"
        ]
      ],
      "meta": {
        "rows": 33,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 98.39544205330027
      }
    },
    {
      "page": 475,
      "source": "table",
      "content": [
        [
          "",
          "Loopback Zpkg \n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nZpkg_Loopback"
        ],
        [
          "",
          "10\n60\nTBD\nTBD\nps\n1,3,5,10,11\n Loopback Delay \nTpkg_delay_Loopback"
        ],
        [
          "NOTE 1",
          "This parameter is not subject to production test."
        ],
        [
          "NOTE 2",
          "This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval"
        ],
        [
          "",
          "Tpkg_delay_xx"
        ],
        [
          "NOTE 3",
          "This parameter is validated by using TDR data. Measurement methodology is TBD."
        ],
        [
          "NOTE 4",
          "Zpkg_DQ & Tpkg_delay_DQ applies to DQ, DM,  TDQS_T, TDQS_C"
        ],
        [
          "NOTE 5",
          "This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here"
        ],
        [
          "NOTE 6",
          "Absolute value of Zpkg_CK_t - Zpkg_CK_c for impedance(Z) or absolute value of Tpkg_delay_CK_t - Tpkg_delay_CK_c for delay (Tpkg_delay)."
        ],
        [
          "NOTE 7",
          "Absolute value of Zpkg(DQS_t)-Zpkg(DQS_c) for impedance(Z) or absolute value of Tpkg_delay_DQS_t - Tpkg_delay_DQS_c for delay"
        ],
        [
          "",
          "(Tpkg_delay)"
        ],
        [
          "NOTE 8",
          "Zpkg_CA & Tpkg_delay_CA applies to CA[13:0]"
        ],
        [
          "NOTE 9",
          "Zpkg_CA & Tpkg_delay_CTRL applies to CS_n"
        ],
        [
          "NOTE 10",
          "This table applies to monolithic X16 devices."
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 100.0000000000001
      }
    },
    {
      "page": 476,
      "source": "table",
      "content": [
        [
          "",
          "Table 517 — Electrostatic Discharge Sensitivity Characteristics",
          "",
          ""
        ],
        [
          "",
          "PARAMETER 1\nSYMBOL\nMIN\nMAX",
          "UNIT",
          "NOTES"
        ],
        [
          "Human body model (HBM)",
          "1000\n-\nESDHBM",
          "V",
          "2"
        ],
        [
          "Charged-device model (CDM)",
          "250\n-\nESDCDM",
          "V",
          "3"
        ],
        [
          "NOTE 1",
          "State-of-the-art basic ESD control measures have to be in place when handling devices",
          "",
          ""
        ],
        [
          "NOTE 2",
          "Refer to ESDA / JEDEC Joint Standard JS-001 for measurement procedures.",
          "",
          ""
        ],
        [
          "NOTE 3",
          "Refer to ESDA / JEDEC Joint Standard JS-002 f for measurement procedures",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 7,
        "cols": 4,
        "flavor": "stream",
        "accuracy": 93.81687761160512
      }
    },
    {
      "page": 477,
      "source": "table",
      "content": [
        [
          "",
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "",
          "Page 449"
        ],
        [
          "13",
          "Electrical Characteristics & AC Timing",
          ""
        ],
        [
          "13.1",
          "Reference Load for AC Timing and Output Slew Rate",
          ""
        ],
        [
          "Figure 215 represents the effective reference load of 50 ohms used in defining the relevant AC timing parameters of the device as",
          "",
          ""
        ],
        [
          "well as output slew rate measurements.",
          "",
          ""
        ],
        [
          "Ron nominal of DQ, DQS_t and DQS_c drivers uses 34 ohms to specify the relevant AC timing parameter values of the",
          "",
          ""
        ],
        [
          "device.",
          "",
          ""
        ],
        [
          "",
          "The maximum DC High level of Output signal = 1.0 * VDDQ,",
          ""
        ]
      ],
      "meta": {
        "rows": 9,
        "cols": 3,
        "flavor": "stream",
        "accuracy": 75.86724311629499
      }
    },
    {
      "page": 478,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 450",
          ""
        ],
        [
          "13.2",
          "Rounding Definitions and Algorithms"
        ],
        [
          "Software algorithms for calculation of timing parameters are subject to rounding errors from many",
          ""
        ],
        [
          "sources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a",
          ""
        ],
        [
          "clock period of 0.454545... ns. Similarly, a system with a memory clock frequency of 2800 MHz yields",
          ""
        ],
        [
          "mathematically a clock period of 0.357142... ns. In most cases, it is impossible to express all digits after",
          ""
        ],
        [
          "the decimal point exactly, and rounding must be done because the DDR5 SDRAM specification establishes",
          ""
        ],
        [
          "a minimum granularity for timing parameters of 1 ps.",
          ""
        ],
        [
          "Rules for rounding must be defined to allow optimization of device performance without violating device",
          ""
        ],
        [
          "parameters. These algorithms rely on results that are within correction factors on device testing and",
          ""
        ],
        [
          "specification to avoid losing performance due to rounding errors. All timing parameters should be defined",
          ""
        ],
        [
          "to align with the rules defined.",
          ""
        ],
        [
          "These rules are:",
          ""
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 28.249515784189747
      }
    },
    {
      "page": 478,
      "source": "table",
      "content": [
        [
          "parameters. These algorithms rely on results that are within correction factors on device testing and",
          ""
        ],
        [
          "specification to avoid losing performance due to rounding errors. All timing parameters should be defined",
          ""
        ],
        [
          "to align with the rules defined.",
          ""
        ],
        [
          "These rules are:",
          ""
        ],
        [
          "•",
          "Parameter values are to be defined to 1 ps of accuracy."
        ],
        [
          "•",
          "Clock periods such as tCKAVG(min) are rounded down (RD) to 1 ps of accuracy; for example, 0.454545... ns is"
        ],
        [
          "",
          "defined as 454 ps and 0.357142... ns is defined as 357 ps."
        ],
        [
          "•",
          "Using real number math, parameters like tWRmin, tRCDmin, etc. which are programmed in systems in numbers"
        ],
        [
          "",
          "of clocks (nCK) but expressed in units of time (in ns) are divided by the application clock period (in ns) (rounded"
        ],
        [
          "",
          "down (RD) to the nearest ps) yielding a ratio of clock units (nCK), a correction factor of 1% or (0.01)is"
        ],
        [
          "",
          "subtracted, then the result (is rounded up) and set to the next higher integer number of clocks:"
        ]
      ],
      "meta": {
        "rows": 11,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 73.1063100980493
      }
    },
    {
      "page": 479,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 518 — Example 1, Using Integer Math",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5 Device Operating at Standard Application Frequencies",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Timing Parameter: tAA(min) = 16.250ns (3200)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "(Device tAA /",
          "",
          "",
          ""
        ],
        [
          "Application",
          "",
          "Application",
          "",
          "",
          "(tAA / tCK (RD)) -",
          ""
        ],
        [
          "",
          "Device tAA",
          "",
          "Application  tCK",
          "0.1% Correction",
          "",
          "Ceiling Result"
        ],
        [
          "Speed Grade",
          "",
          "tCK (RD)",
          "",
          "",
          "Correction",
          ""
        ],
        [
          "",
          "",
          "",
          "(RD))",
          "",
          "",
          ""
        ],
        [
          "",
          "ns",
          "ns",
          "ratio (real)",
          "(real)",
          "ratio (real)",
          "nCK (Integer)"
        ],
        [
          "3200",
          "16.250",
          "0.625",
          "26.000",
          "0.01",
          "25.990",
          "26"
        ],
        [
          "3600",
          "16.650",
          "0.555",
          "30.000",
          "0.01",
          "29.990",
          "30"
        ],
        [
          "4000",
          "16.000",
          "0.500",
          "32.000",
          "0.01",
          "31.990",
          "32"
        ],
        [
          "4400",
          "16.344",
          "0.454",
          "36.000",
          "0.01",
          "35.990",
          "36"
        ],
        [
          "4800",
          "16.640",
          "0.416",
          "40.000",
          "0.01",
          "39.990",
          "40"
        ]
      ],
      "meta": {
        "rows": 14,
        "cols": 7,
        "flavor": "stream",
        "accuracy": 96.55581139644414
      }
    },
    {
      "page": 480,
      "source": "table",
      "content": [
        [
          "",
          "",
          "",
          "Table 519 — Example 2, Using Integer Math",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "DDR5 Device Operating at Standard Application Frequencies",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "Timing Parameter: tWR(min) = 30ns = 30000ps",
          "",
          ""
        ],
        [
          "Application",
          "",
          "Application",
          "(Device tWR * 1000)",
          "Add Inverse",
          "Truncate Corrected"
        ],
        [
          "",
          "Device tWR",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed Grade",
          "",
          "tCK (RD)",
          "Application tCK",
          "Correction",
          "nCK / 1000"
        ],
        [
          "",
          "ps",
          "ps",
          "Scaled nCK",
          "Scaled nCK",
          "nCK (Integer)"
        ],
        [
          "3200",
          "30000",
          "625",
          "48000",
          "48990",
          "48"
        ],
        [
          "3600",
          "29970",
          "555",
          "54000",
          "54990",
          "54"
        ],
        [
          "4000",
          "30000",
          "500",
          "60000",
          "60990",
          "60"
        ],
        [
          "4400",
          "29964",
          "454",
          "66000",
          "66990",
          "66"
        ],
        [
          "4800",
          "29952",
          "416",
          "72000",
          "72990",
          "72"
        ],
        [
          "5600",
          "29988",
          "357",
          "84000",
          "84990",
          "84"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 97.29602484321956
      }
    },
    {
      "page": 481,
      "source": "table",
      "content": [
        [
          "Speed",
          "",
          "DDR5-3200",
          "",
          "DDR5-3600",
          "",
          "DDR5-4000",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Clock Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Average Clock Period",
          "tCK(avg)",
          "0.625",
          "<0.681",
          "0.555",
          "<0.625",
          "0.500",
          "<0.555",
          "",
          "1"
        ],
        [
          "Command and Address Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "same bank group",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_WR",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "mand delay for same bank group",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "",
          ""
        ],
        [
          "mand delay for same bank group, sec-",
          "tCCD_L_WR2",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "",
          ""
        ],
        [
          "ond write not RMW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "different bank group for BL16,",
          "tCCD_S",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "BC8(fixed) and BC8(on-the-fly)",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(2K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 1KB",
          "tRRD_S(1K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 2KB page",
          "tRRD_L(2K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "size",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 1KB page",
          "tRRD_L(1K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "size",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 2KB page size",
          "tFAW_2K",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "1"
        ],
        [
          "",
          "",
          "25ns)",
          "",
          "22.200ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 1KB page size",
          "tFAW_1K",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "1"
        ],
        [
          "",
          "",
          "20ns)",
          "",
          "17.760ns)",
          "",
          "16ns)",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(4nCK,",
          "",
          "Max(4nCK,",
          "",
          "Max(4nCK,",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for dif-",
          "tWTR_S",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "",
          "2.5ns)",
          "",
          "2.5ns)",
          "",
          "2.5ns)",
          "",
          "",
          ""
        ],
        [
          "ferent bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for",
          "tWTR_L",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "",
          ""
        ],
        [
          "same bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read with auto pre-",
          "tWTRA",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "",
          ""
        ],
        [
          "charge command for same bank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal READ Command to PRE-",
          "",
          "Max(12nCK,",
          "",
          "Max(12nCK,",
          "",
          "Max(12nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "ns",
          ""
        ],
        [
          "CHARGE Command delay",
          "",
          "7.5ns)",
          "",
          "7.5ns)",
          "",
          "7.5ns)",
          "",
          "",
          ""
        ],
        [
          "PRECHARGE (PRE) to PRECHARGE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPPD",
          "2",
          "",
          "2",
          "",
          "2",
          "",
          "nCK(avg)",
          ""
        ],
        [
          "(PRE) delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WRITE recovery time",
          "tWR",
          "30.000",
          "-",
          "29.970",
          "-",
          "30.000",
          "-",
          "ns",
          ""
        ],
        [
          "NOTE 1",
          "Timing Parameters that scale are rounded down to 1ps of accuracy.",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 59,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.62320766034735
      }
    },
    {
      "page": 482,
      "source": "table",
      "content": [
        [
          "",
          "Table 521 — Timing Parameters for DDR5-4400 to DDR5-5200",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-4400",
          "",
          "DDR5-4800",
          "",
          "DDR5-5200",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Clock Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Average Clock Period",
          "tCK(avg)",
          "0.454",
          "<0.500",
          "0.416",
          "<0.454",
          "0.384",
          "<0.416",
          "",
          "1"
        ],
        [
          "Command and Address Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "same bank group",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_WR",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "mand delay for same bank group",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "",
          ""
        ],
        [
          "mand delay for same bank group, sec-",
          "tCCD_L_WR2",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "",
          ""
        ],
        [
          "ond write not RMW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "different bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(2K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(1K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 2KB page",
          "tRRD_L(2K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 1KB page",
          "tRRD_L(1K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 2KB page size",
          "tFAW_2K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "1"
        ],
        [
          "",
          "",
          "18.160ns)",
          "",
          "16.640ns)",
          "",
          "15.360ns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 1KB page size",
          "tFAW_1K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "1"
        ],
        [
          "",
          "",
          "14.528ns)",
          "",
          "13.312ns)",
          "",
          "12.288ns)",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(4nCK,",
          "",
          "Max(4nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for dif-",
          "tWTR_S",
          "",
          "-",
          "",
          "",
          "2.5",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "",
          "2.5ns)",
          "",
          "2.5ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ferent bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for",
          "tWTR_L",
          "",
          "-",
          "",
          "",
          "10",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "same bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read with auto pre-",
          "tWTRA",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "ns",
          ""
        ],
        [
          "charge command for same bank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal READ Command to PRE-",
          "",
          "Max(12nCK,",
          "",
          "Max(12nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "",
          "-",
          "",
          "",
          "7.5",
          "-",
          "ns",
          ""
        ],
        [
          "CHARGE Command delay",
          "",
          "7.5ns)",
          "",
          "7.5ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRECHARGE (PRE) to PRECHARGE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPPD",
          "2",
          "",
          "2",
          "",
          "2",
          "",
          "nCK(avg)",
          ""
        ],
        [
          "(PRE) delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WRITE recovery time",
          "tWR",
          "29.964",
          "-",
          "29.952",
          "-",
          "TBD",
          "-",
          "ns",
          "1"
        ]
      ],
      "meta": {
        "rows": 63,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.15667836467195
      }
    },
    {
      "page": 483,
      "source": "table",
      "content": [
        [
          "",
          "Table 522 — Timing Parameters for DDR5-5600 to DDR5-6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-5600",
          "",
          "DDR5-6000",
          "",
          "DDR5-6400",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Clock Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Average Clock Period",
          "tCK(avg)",
          "0.357",
          "<0.384",
          "0.333",
          "<0.357",
          "0.312",
          "<0.333",
          "",
          "1"
        ],
        [
          "Command and Address Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "same bank group",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_WR",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "mand delay for same bank group",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "Max(16nCK,",
          "",
          "",
          ""
        ],
        [
          "mand delay for same bank group, sec-",
          "tCCD_L_WR2",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "10ns)",
          "",
          "",
          ""
        ],
        [
          "ond write not RMW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "different bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(2K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(1K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 2KB page",
          "tRRD_L(2K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 1KB page",
          "tRRD_L(1K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 2KB page size",
          "tFAW_2K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "1"
        ],
        [
          "",
          "",
          "14.280ns)",
          "",
          "13.320ns)",
          "",
          "12.480ns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 1KB page size",
          "tFAW_1K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "1"
        ],
        [
          "",
          "",
          "11.424ns)",
          "",
          "10.656ns)",
          "",
          "10.240ns)",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for dif-",
          "tWTR_S",
          "2.5",
          "",
          "2.5",
          "",
          "2.5",
          "-",
          "ns",
          ""
        ],
        [
          "ferent bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for",
          "tWTR_L",
          "10",
          "",
          "10",
          "",
          "10",
          "-",
          "ns",
          ""
        ],
        [
          "same bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read with auto pre-",
          "tWTRA",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "=tWR-tRTP",
          "",
          "ns",
          ""
        ],
        [
          "charge command for same bank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal READ Command to PRE-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "7.5",
          "",
          "7.5",
          "",
          "7.5",
          "-",
          "ns",
          ""
        ],
        [
          "CHARGE Command delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRECHARGE (PRE) to PRECHARGE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPPD",
          "2",
          "",
          "2",
          "",
          "2",
          "",
          "nCK(avg)",
          ""
        ],
        [
          "(PRE) delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WRITE recovery time",
          "tWR",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "ns",
          ""
        ]
      ],
      "meta": {
        "rows": 59,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 98.9988595408737
      }
    },
    {
      "page": 484,
      "source": "table",
      "content": [
        [
          "",
          "Table 523 — Timing Parameters for DDR5-6800 to DDR5-7600",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-6800",
          "",
          "DDR5-7200",
          "",
          "DDR5-7600",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Command and Address Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "same bank group",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n com-",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_WR",
          "",
          "",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "mand delay for same bank group",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "different bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(2K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group for 2KB",
          "tRRD_S(1K)",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "page size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 2KB page",
          "tRRD_L(2K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group for 1KB page",
          "tRRD_L(1K)",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "size",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 2KB page size",
          "tFAW_2K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "34"
        ],
        [
          "",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 1KB page size",
          "tFAW_1K",
          "",
          "",
          "",
          "",
          "",
          "-",
          "ns",
          "34"
        ],
        [
          "",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,2,e,"
        ],
        [
          "action to internal read command for dif-",
          "tWTR_S",
          "2.5",
          "",
          "2.5",
          "",
          "2.5",
          "-",
          "ns",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "34"
        ],
        [
          "ferent bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write trans-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "action to internal read command for",
          "tWTR_L",
          "10",
          "",
          "10",
          "",
          "10",
          "-",
          "ns",
          "1,34"
        ],
        [
          "same bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal READ Command to PRE-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "7.5",
          "",
          "7.5",
          "",
          "7.5",
          "-",
          "ns",
          ""
        ],
        [
          "CHARGE Command delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRECHARGE (PRE) to PRECHARGE",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPPD",
          "2",
          "",
          "2",
          "",
          "2",
          "",
          "nCK(avg)",
          ""
        ],
        [
          "(PRE) delay",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WRITE recovery time",
          "tWR",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "ns",
          "1"
        ]
      ],
      "meta": {
        "rows": 51,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 99.06118158174725
      }
    },
    {
      "page": 485,
      "source": "table",
      "content": [
        [
          "",
          "Table 524 — Timing Parameters for DDR5-8000 to DDR5-8400",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-8000",
          "",
          "DDR5-8400",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "NOTE"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Command and Address Timing",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for same",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "bank group",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "WRITE CAS_n to WRITE CAS_n command",
          "",
          "max(32nCK,",
          "",
          "max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_WR",
          "",
          "",
          "",
          "",
          "ns",
          ""
        ],
        [
          "delay for same bank group",
          "",
          "20ns)",
          "",
          "20ns)",
          "",
          "",
          ""
        ],
        [
          "CAS_n to CAS_n command delay for different",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command delay to dif-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_S(2K)",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "ferent bank group for 2KB page size",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command delay to dif-",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_S(1K)",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "34"
        ],
        [
          "ferent bank group for 2KB page size",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command delay to",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_L(2K)",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "same bank group for 2KB page size",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command delay to",
          "",
          "max(8nCK,",
          "",
          "max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_L(1K)",
          "",
          "-",
          "",
          "-",
          "nCK",
          "34"
        ],
        [
          "same bank group for 1KB page size",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(40nCK,",
          "",
          "Max(40nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 2KB page size",
          "tFAW_2K",
          "",
          "",
          "",
          "",
          "ns",
          "34"
        ],
        [
          "",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(32nCK,",
          "",
          "Max(32nCK,",
          "",
          "",
          ""
        ],
        [
          "Four activate window for 1KB page size",
          "tFAW_1K",
          "",
          "",
          "",
          "",
          "ns",
          "34"
        ],
        [
          "",
          "",
          "xxns)",
          "",
          "xxns)",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write transaction to",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWTR_S",
          "2.5",
          "",
          "2.5",
          "",
          "ns",
          "1,2,e,34"
        ],
        [
          "internal read command for different bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Delay from start of internal write transaction to",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tWTR_L",
          "10",
          "",
          "10",
          "",
          "ns",
          "1,34"
        ],
        [
          "internal read command for same bank group",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Internal READ Command to PRECHARGE",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRTP",
          "7.5",
          "",
          "7.5",
          "",
          "ns",
          ""
        ],
        [
          "Command delay",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "PRECHARGE (PRE) to PRECHARGE (PRE)",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tPPD",
          "2",
          "",
          "2",
          "",
          "nCK(avg)",
          ""
        ],
        [
          "delay",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "WRITE recovery time",
          "tWR",
          "TBD",
          "-",
          "TBD",
          "-",
          "ns",
          "1"
        ]
      ],
      "meta": {
        "rows": 45,
        "cols": 8,
        "flavor": "stream",
        "accuracy": 99.04830670697709
      }
    },
    {
      "page": 486,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5"
        ],
        [
          "Page 458"
        ],
        [
          "13.3.6   Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H"
        ],
        [
          "Analog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min"
        ],
        [
          "values which scale with tCKmin are to be defined using the tCKmin in the associated data rate."
        ]
      ],
      "meta": {
        "rows": 5,
        "cols": 1,
        "flavor": "stream",
        "accuracy": 100.0
      }
    },
    {
      "page": 486,
      "source": "table",
      "content": [
        [
          "",
          "Table 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-3200",
          "",
          "DDR5-3600",
          "",
          "",
          "DDR5-4000",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Unit",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Notes"
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "s",
          ""
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Command and Address Timing for 3DS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "tCCD_L_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "4"
        ],
        [
          "logical rank",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_",
          "Max(32nCK",
          "",
          "Max(32nCK",
          "",
          "Max(32nCK",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          ", 20ns)",
          "",
          ", 20ns)",
          "",
          ", 20ns)",
          "",
          "",
          ""
        ],
        [
          "logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_L_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_L",
          "",
          "",
          "",
          "nCK",
          "4.6,8"
        ],
        [
          "logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "tCCD_S_slr",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "same logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "same logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_dlr",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay in different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4,12"
        ],
        [
          "delay in different logical ranks",
          "WR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,12,1"
        ],
        [
          "",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "delay in different physical ranks",
          "WR_dpr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "3"
        ],
        [
          "Minimum Read to Write command",
          "tCCD_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "delay in different logical ranks",
          "RTW_dlr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "delay in different logical ranks",
          "WTR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group in the",
          "tRRD_S_slr",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(8nCK,",
          "",
          "Max(9nCK,",
          "",
          "Max(10nCK",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group in the",
          "tRRD_L_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          ", 5ns)",
          "",
          "",
          ""
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_dlr",
          "4",
          "-",
          "4",
          "-",
          "4",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay to different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Four activate window to the same",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "1,4,9"
        ],
        [
          "logical rank",
          "",
          ",20ns)",
          "",
          ",17.760ns)",
          "",
          ",16ns)",
          "",
          "",
          ""
        ],
        [
          "Four activate window to different logi-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_dlr",
          "16",
          "-",
          "16",
          "-",
          "16",
          "-",
          "nCK",
          "4"
        ],
        [
          "cal ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,10,1"
        ],
        [
          "Activate window by DIMM channel",
          "tDCAW",
          "128",
          "-",
          "128",
          "-",
          "128",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,13"
        ],
        [
          "DIMM Channel Activate Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,10,1"
        ],
        [
          "",
          "nDCAC",
          "-",
          "32",
          "-",
          "32",
          "-",
          "32",
          "ACT",
          ""
        ],
        [
          "Count in tDCAW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "1,13"
        ]
      ],
      "meta": {
        "rows": 75,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.66322899439007
      }
    },
    {
      "page": 487,
      "source": "table",
      "content": [
        [
          "",
          "Table 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)"
        ],
        [
          "",
          "Speed\nDDR5-3200\nDDR5-3600\nDDR5-4000"
        ],
        [
          "",
          "Unit"
        ],
        [
          "",
          "Notes"
        ],
        [
          "",
          "s"
        ],
        [
          "",
          "Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX"
        ],
        [
          "Reset/Self Refresh Timing",
          ""
        ],
        [
          "",
          "max(5nCK,    \nmax(5nCK,    \nmax(5nCK,"
        ],
        [
          "Exit Self Refresh to commands not",
          "tRFC_ \ntRFC_ \ntRFC_"
        ],
        [
          "",
          "tXS_3DS\n-\n-\n-\n2,3,4"
        ],
        [
          "requiring a locked DLL",
          "slr1(min) \nslr1(min) \nslr1(min)"
        ],
        [
          "",
          "+10ns)\n+10ns)\n+10ns)"
        ],
        [
          "NOTE 1",
          "For x4 devices only. x8 device timings are TBD."
        ],
        [
          "NOTE 2",
          "Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks"
        ],
        [
          "",
          "before it is put back into Self-Refresh Mode."
        ],
        [
          "NOTE 3",
          "This parameter utilizes a component that varies based on density. Refer to Section 4.13.5 for more information 3DS Refresh."
        ],
        [
          "NOTE 4",
          "These timings are for x4 2H and 4H 3Ds devices"
        ],
        [
          "NOTE 5",
          "RBL: Read burst length associated with Read command"
        ],
        [
          "",
          "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 6 WBL: Write burst length associated with Write command",
          ""
        ],
        [
          "",
          "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 7",
          "The following is considered for tRTW equation"
        ],
        [
          "",
          "1tCK needs to be added due to tDQS2CK"
        ],
        [
          "",
          "Read DQS offset timing can pull in the tRTW timing"
        ],
        [
          "",
          "1tCK needs to be added when 1.5tCK postamble"
        ],
        [
          "NOTE 8",
          "CWL=CL-2"
        ],
        [
          "NOTE 9",
          "Timing Parameters that scale are rounded down to 1ps of accuracy."
        ],
        [
          "NOTE 10",
          "Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger."
        ],
        [
          "NOTE 11",
          "Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued"
        ],
        [
          "",
          "to the same channel on a DIMM within tDCAW."
        ],
        [
          "NOTE 12",
          "tCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command."
        ],
        [
          "NOTE 13",
          "Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not"
        ],
        [
          "",
          "apply to DIMMs built with higher current capacity PMICs"
        ]
      ],
      "meta": {
        "rows": 37,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.38960905124412
      }
    },
    {
      "page": 488,
      "source": "table",
      "content": [
        [
          "",
          "Table 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-4400",
          "",
          "",
          "DDR5-4800",
          "",
          "DDR5-5200",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "Notes"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Command and Address Timing for 3DS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "tCCD_L_slr",
          "",
          "-",
          "",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "logical rank",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_",
          "Max(32nCK",
          "",
          "Max(32nCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "-",
          "",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          ", 20ns)",
          "",
          ", 20ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_L_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_L",
          "",
          "",
          "",
          "nCK",
          "4.6,8"
        ],
        [
          "logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "tCCD_S_slr",
          "8",
          "-",
          "8",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "8",
          "-",
          "8",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "same logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "same logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_dlr",
          "8",
          "-",
          "8",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay in different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "8",
          "-",
          "8",
          "-",
          "TBD",
          "-",
          "nCK",
          "4,12"
        ],
        [
          "delay in different logical ranks",
          "WR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,12,"
        ],
        [
          "",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          ""
        ],
        [
          "delay in different physical ranks",
          "WR_dpr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "13"
        ],
        [
          "Minimum Read to Write command",
          "tCCD_",
          "",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "delay in different logical ranks",
          "RTW_dlr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "delay in different logical ranks",
          "WTR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group in the",
          "tRRD_S_slr",
          "8",
          "-",
          "8",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(11nCK",
          "",
          "Max(12nCK",
          "",
          "Max(13nCK",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group in the",
          "tRRD_L_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "",
          ", 5ns)",
          "",
          ", 5ns)",
          "",
          ", 5ns)",
          "",
          "",
          ""
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_dlr",
          "4",
          "-",
          "4",
          "-",
          "4",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay to different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Four activate window to the same",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "1,4,9"
        ],
        [
          "logical rank",
          "",
          ",14.528ns)",
          "",
          ",13.312ns)",
          "",
          ",12.288ns)",
          "",
          "",
          ""
        ],
        [
          "Four activate window to different logi-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_dlr",
          "16",
          "-",
          "16",
          "-",
          "16",
          "-",
          "nCK",
          "4"
        ],
        [
          "cal ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,10,"
        ],
        [
          "Activate window by DIMM channel",
          "tDCAW",
          "128",
          "-",
          "128",
          "-",
          "128",
          "-",
          "nCK",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11,13"
        ],
        [
          "DIMM Channel Activate Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,10,"
        ],
        [
          "",
          "nDCAC",
          "-",
          "32",
          "-",
          "32",
          "-",
          "32",
          "ACT",
          ""
        ],
        [
          "Count in tDCAW",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "11,13"
        ]
      ],
      "meta": {
        "rows": 73,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.5209435916289
      }
    },
    {
      "page": 489,
      "source": "table",
      "content": [
        [
          "",
          "Table 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)"
        ],
        [
          "",
          "Speed\nDDR5-4400\nDDR5-4800\nDDR5-5200"
        ],
        [
          "",
          "Notes\nUnits"
        ],
        [
          "",
          "Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX"
        ],
        [
          "Reset/Self Refresh Timing",
          ""
        ],
        [
          "",
          "max(5nCK,    \nmax(5nCK,    \nmax(5nCK,"
        ],
        [
          "Exit Self Refresh to commands not",
          "tRFC_ \ntRFC_ \ntRFC_"
        ],
        [
          "",
          "tXS_3DS\n-\n-\n-\n2,3,4"
        ],
        [
          "requiring a locked DLL",
          "slr1(min) \nslr1(min) \nslr1(min)"
        ],
        [
          "",
          "+10ns)\n+10ns)\n+10ns)"
        ],
        [
          "NOTE 1",
          "For x4 devices only. x8 device timings are TBD."
        ],
        [
          "NOTE 2",
          "Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks"
        ],
        [
          "",
          "before it is put back into Self-Refresh Mode."
        ],
        [
          "NOTE 3",
          "This parameter utilizes a component that varies based on density. Refer to Section 4.13.5 for more information 3DS Refresh."
        ],
        [
          "NOTE 4",
          "These timings are for x4 2H and 4H 3Ds devices"
        ],
        [
          "NOTE 5",
          "RBL: Read burst length associated with Read command"
        ],
        [
          "",
          "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 6 WBL: Write burst length associated with Write command",
          ""
        ],
        [
          "",
          "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 7",
          "The following is considered for tRTW equation"
        ],
        [
          "",
          "1tCK needs to be added due to tDQS2CK"
        ],
        [
          "",
          "Read DQS offset timing can pull in the tRTW timing"
        ],
        [
          "",
          "1tCK needs to be added when 1.5tCK postamble"
        ],
        [
          "NOTE 8",
          "CWL=CL-2"
        ],
        [
          "NOTE 9",
          "Timing Parameters that scale are rounded down to 1ps of accuracy."
        ],
        [
          "NOTE 10",
          "Activate commands to different channels on the same DIMM may be issued on the same cycle, not requiring any stagger."
        ],
        [
          "NOTE 11",
          "Activate commands to the same channel on a DIMM are subject to tDCAW. No more than nDCAC activate commands may be issued"
        ],
        [
          "",
          "to the same channel on a DIMM within tDCAW."
        ],
        [
          "NOTE 12",
          "tCCD_ WR_dlr and tCCD_ WR_dpr also apply to the WRITE PATTERN command."
        ],
        [
          "NOTE 13",
          "Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply"
        ],
        [
          "",
          "to DIMMs built with higher current capacity PMICs"
        ]
      ],
      "meta": {
        "rows": 35,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 96.3402470737406
      }
    },
    {
      "page": 490,
      "source": "table",
      "content": [
        [
          "",
          "Table 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Speed",
          "",
          "DDR5-5600",
          "",
          "DDR5-6000",
          "",
          "",
          "DDR5-6400",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "Units",
          "Notes"
        ],
        [
          "Parameter",
          "Symbol",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "MIN",
          "MAX",
          "",
          ""
        ],
        [
          "Command and Address Timing for 3DS",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "Max(8nCK,",
          "",
          "Max(8nCK,",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "tCCD_L_slr",
          "",
          "-",
          "",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "",
          "5ns)",
          "",
          "5ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_L_",
          "Max(32nCK",
          "",
          "Max(32nCK",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "-",
          "",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          ", 20ns)",
          "",
          ", 20ns)",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "tCCD_L_",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_L_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for same bank group in same",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_L",
          "",
          "",
          "",
          "nCK",
          "4.6,8"
        ],
        [
          "logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "tCCD_S_slr",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "",
          "WR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "tCCD_S_",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "same logical rank",
          "RTW_slr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay for different bank group in",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "same logical rank",
          "WTR_slr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Read command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tCCD_dlr",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay in different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Write command",
          "tCCD_S_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "8",
          "-",
          "8",
          "-",
          "8",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay in different logical ranks",
          "WR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Read to Write command",
          "tCCD_",
          "",
          "CL - CWL + RBL/2 + 2tCK - (Read DQS offset)",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "4,5,7,8"
        ],
        [
          "delay in different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "RTW_dlr",
          "",
          "",
          "+ (tRPST - 0.5tCK) + tWPRE",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Minimum Write to Read command",
          "tCCD_",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "",
          "",
          "",
          "CWL + WBL/2 + tWTR_S",
          "",
          "",
          "",
          "nCK",
          "4,6,8"
        ],
        [
          "delay in different logical ranks",
          "WTR_dlr",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to different bank group in the",
          "tRRD_S_slr",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "delay to same bank group in the",
          "tRRD_L_slr",
          "TBD",
          "-",
          "TBD",
          "-",
          "TBD",
          "-",
          "nCK",
          "4"
        ],
        [
          "same logical rank",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "ACTIVATE to ACTIVATE Command",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tRRD_dlr",
          "4",
          "-",
          "4",
          "-",
          "4",
          "-",
          "nCK",
          "4"
        ],
        [
          "delay to different logical ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "Four activate window to the same",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "max(32nCK",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_slr",
          "",
          "-",
          "",
          "-",
          "",
          "-",
          "nCK",
          "1,4,9"
        ],
        [
          "logical rank",
          "",
          ",xxns)",
          "",
          ",xxns)",
          "",
          ",xxns)",
          "",
          "",
          ""
        ],
        [
          "Four activate window to different logi-",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ],
        [
          "",
          "tFAW_dlr",
          "16",
          "-",
          "16",
          "-",
          "16",
          "-",
          "nCK",
          "4"
        ],
        [
          "cal ranks",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          "",
          ""
        ]
      ],
      "meta": {
        "rows": 63,
        "cols": 10,
        "flavor": "stream",
        "accuracy": 96.13507115914747
      }
    },
    {
      "page": 491,
      "source": "table",
      "content": [
        [
          "",
          "Table 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 (Cont’d)"
        ],
        [
          "",
          "Speed\nDDR5-5600\nDDR5-6000\nDDR5-6400"
        ],
        [
          "",
          "Notes\nUnits"
        ],
        [
          "",
          "Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX"
        ],
        [
          "Reset/Self Refresh Timing",
          ""
        ],
        [
          "",
          "max(5nCK,    \nmax(5nCK,    \nmax(5nCK,"
        ],
        [
          "Exit Self Refresh to commands not",
          "tRFC_ \ntRFC_ \ntRFC_"
        ],
        [
          "",
          "tXS_3DS\n-\n-\n-\n2,3,4"
        ],
        [
          "requiring a locked DLL",
          "slr1(min) \nslr1(min) \nslr1(min)"
        ],
        [
          "",
          "+10ns)\n+10ns)\n+10ns)"
        ],
        [
          "NOTE 1",
          "For x4 devices only. x8 device timings are TBD."
        ],
        [
          "NOTE 2",
          "Upon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks"
        ],
        [
          "",
          "before it is put back into Self-Refresh Mode."
        ],
        [
          "NOTE 3",
          "This parameter utilizes a component that varies based on density. Refer to the 3DS Refresh section for more information."
        ],
        [
          "NOTE 4",
          "These timings are for x4 2H and 4H 3Ds devices"
        ],
        [
          "NOTE 5",
          "RBL: Read burst length associated with Read command"
        ],
        [
          "",
          "RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "RBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 6 WBL: Write burst length associated with Write command",
          ""
        ],
        [
          "",
          "WBL = 32 for fixed BL32 and BL32 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for fixed BL16 and BL16 in BL32 OTF mode"
        ],
        [
          "",
          "WBL = 16 for BL16 in BC8 OTF mode and BC8 in BC8 OTF mode"
        ],
        [
          "NOTE 7",
          "The following is considered for tRTW equation"
        ],
        [
          "",
          "1tCK needs to be added due to tDQS2CK"
        ],
        [
          "",
          "Read DQS offset timing can pull in the tRTW timing"
        ],
        [
          "",
          "1tCK needs to be added when 1.5tCK postamble"
        ],
        [
          "NOTE 8",
          "CWL=CL-2"
        ],
        [
          "NOTE 9",
          "Timing Parameters that scale are rounded down to 1ps of accuracy."
        ]
      ],
      "meta": {
        "rows": 29,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 95.62199676215333
      }
    },
    {
      "page": 492,
      "source": "table",
      "content": [
        [
          "JEDEC Standard No. 79-5",
          ""
        ],
        [
          "Page 464",
          ""
        ],
        [
          "14",
          "DDR5 Module Rank and Channel Timings"
        ],
        [
          "14.1",
          "Module Rank and Channel Limitations for DDR5 DIMMs"
        ],
        [
          "To achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as",
          ""
        ],
        [
          "limitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As",
          ""
        ],
        [
          "well, since these modules are organized as two independent 36-bit or 40-bit channels (32 bits for non-ECC DIMMs),",
          ""
        ],
        [
          "additional restrictions apply in order to limit localized power delivery noise on the module. To provide best",
          ""
        ],
        [
          "performance, the different channels may initiate commands on the same cycle provided the rank to rank timings are",
          ""
        ],
        [
          "met, the maximum number of DRAMs in a given activity is not exceeded, and the applicable component timings",
          ""
        ],
        [
          "shown elsewhere in this specification are met. The timing and operational relationships for DDR5 DIMMs are shown",
          ""
        ],
        [
          "in Table 528.",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 42.31361638607429
      }
    },
    {
      "page": 492,
      "source": "table",
      "content": [
        [
          "DR x16",
          "",
          "No restriction",
          "",
          "2",
          "4"
        ],
        [
          "SR x8",
          "",
          "",
          "No restriction",
          "",
          ""
        ],
        [
          "DR x8",
          "",
          "No restriction",
          "",
          "5",
          "10"
        ],
        [
          "SR x4",
          "",
          "",
          "No restriction",
          "",
          ""
        ],
        [
          "DR x4",
          "",
          "No restriction",
          "",
          "10",
          "20"
        ],
        [
          "DR x4 (2H 3DS)",
          "No restriction",
          "",
          "40",
          "10",
          "20"
        ],
        [
          "DR x4 (4H 3DS)",
          "30",
          "",
          "40",
          "10",
          "20"
        ],
        [
          "DR x4 (8H 3DS)",
          "30",
          "",
          "40",
          "10",
          "20"
        ]
      ],
      "meta": {
        "rows": 8,
        "cols": 6,
        "flavor": "stream",
        "accuracy": 95.92498323027102
      }
    },
    {
      "page": 492,
      "source": "table",
      "content": [
        [
          "DR x4 (8H 3DS)",
          "30\n40\n10\n20"
        ],
        [
          "",
          "Notes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9"
        ],
        [
          "NOTE 1",
          "Any combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed."
        ],
        [
          "NOTE 2",
          "Refresh commands to different channels do not require stagger."
        ],
        [
          "NOTE 3",
          "tRFC_dlr must be met for refresh commands to different logical ranks within a package rank on the same channel."
        ],
        [
          "NOTE 4",
          "Any DRAM is considered to be in Refresh mode until tRFC time has been met."
        ],
        [
          "NOTE 5",
          "tCCD parameters must be met for Write and Write-Pattern commands to different logical ranks or physical ranks within the same"
        ],
        [
          "",
          "channel; no overlapping write data bus activity is allowed on two physical or logical ranks within the same channel."
        ],
        [
          "NOTE 6 Write and Write-Pattern commands to different channels do not require stagger.",
          ""
        ],
        [
          "NOTE 7",
          "Each rank consists of one group of DRAMs making up a 36 or 40 bit channel (32 bits for non-ECC DIMMs)."
        ],
        [
          "NOTE 8",
          "These restrictions only apply to explicit all-banks refresh commands (REFab) and not to self-refresh entry or exit"
        ],
        [
          "NOTE 9",
          "Restrictions apply to DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity"
        ],
        [
          "",
          "PMICs"
        ]
      ],
      "meta": {
        "rows": 13,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 93.85036729317379
      }
    },
    {
      "page": 493,
      "source": "table",
      "content": [
        [
          "",
          "JEDEC Standard No. 79-5"
        ],
        [
          "",
          "Page 465"
        ],
        [
          "Annex A\nClock, DQS and DQ Validation Methodology",
          ""
        ],
        [
          "*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK*",
          ""
        ],
        [
          "A.1\nOverview",
          ""
        ],
        [
          "This Annex describes the methodologies for validating specifications described in this document. Note that",
          ""
        ],
        [
          "some of the methodologies in this document may reference qualitative means (for example, “slowly”, “a",
          ""
        ],
        [
          "lot”). In such cases this document attempts to give some guidance as to what quantitative term should be",
          ""
        ],
        [
          "assigned to those qualitative statements. However, it must be noted that the numbers assigned are not",
          ""
        ],
        [
          "absolute.",
          ""
        ],
        [
          "A.2\nValidation Equipment",
          ""
        ],
        [
          "Most of the voltage and timing measurements are performed using real time scopes and/or Bit Error Rate",
          ""
        ],
        [
          "(BER) testers.",
          ""
        ],
        [
          "A.2.1\n Oscilloscope",
          ""
        ],
        [
          "A.2.2\n Bit Error Rate Tester (BERT)",
          ""
        ],
        [
          "A.3\nDDR5 DRAM Input Clock Jitter Validation",
          ""
        ],
        [
          "A.3.1\n Validation of DRAM Input Clock Jitter Specifications",
          ""
        ]
      ],
      "meta": {
        "rows": 17,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 94.09532717284114
      }
    },
    {
      "page": 495,
      "source": "table",
      "content": [
        [
          "Standard Improvement Form",
          "JEDEC"
        ],
        [
          "",
          "The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry"
        ],
        [
          "regarding  usage  of  the  subject  standard.    Individuals  or  companies  are  invited  to  submit  comments  to",
          ""
        ],
        [
          "JEDEC.  All comments will be collected and dispersed to the appropriate committee(s).",
          ""
        ],
        [
          "If you can provide input, please complete this form and return to:",
          ""
        ],
        [
          "JEDEC",
          "Fax: 703.907.7583"
        ],
        [
          "Attn: Publications Department",
          ""
        ],
        [
          "3103 North 10th Street",
          ""
        ],
        [
          "Suite 240 South",
          ""
        ],
        [
          "Arlington, VA  22201-2107",
          ""
        ],
        [
          "1.\nI recommend changes to the following:",
          ""
        ],
        [
          "Requirement, clause number",
          ""
        ]
      ],
      "meta": {
        "rows": 12,
        "cols": 2,
        "flavor": "stream",
        "accuracy": 88.68005567768395
      }
    }
  ]
}