<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100BN Series BSP: C:/Users/yachen/workzone/bsp/nano100bbsp/Library/StdDriver/src/spi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100BN Series BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e4d6fc7985037f1aa8a08cd2e2128471.html">nano100bbsp</a></li><li class="navelem"><a class="el" href="dir_3d83623d945672da9564450d60a68063.html">Library</a></li><li class="navelem"><a class="el" href="dir_c68e13ee37eb577ed551e16c8ed263ac.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_c821ff77ddedf9305d01f79bb0dc861e.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nano100_series_8h.html">Nano100Series.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">   46</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                  uint32_t u32MasterSlave,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                  uint32_t u32SPIMode,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                  uint32_t u32DataWidth,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                  uint32_t u32BusClock)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">if</span>(u32DataWidth == 32)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        u32DataWidth = 0;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>) | (u32SPIMode);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> ( <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(spi, u32BusClock) );</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">   65</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">/* Reset SPI */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 |= <a class="code" href="_nano100_series_8h.html#a3b035be14d9a0eebb5f6d82c322b19c5">SYS_IPRST_CTL2_SPI0_RST_Msk</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 &amp;= ~<a class="code" href="_nano100_series_8h.html#a3b035be14d9a0eebb5f6d82c322b19c5">SYS_IPRST_CTL2_SPI0_RST_Msk</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 |= <a class="code" href="_nano100_series_8h.html#a1482bb3099f1650043b226776f9487d5">SYS_IPRST_CTL2_SPI1_RST_Msk</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 &amp;= ~<a class="code" href="_nano100_series_8h.html#a1482bb3099f1650043b226776f9487d5">SYS_IPRST_CTL2_SPI1_RST_Msk</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 |= <a class="code" href="_nano100_series_8h.html#ad4a1bcb6eb3421ae75cd231b5710cff2">SYS_IPRST_CTL2_SPI2_RST_Msk</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST_CTL2 &amp;= ~<a class="code" href="_nano100_series_8h.html#ad4a1bcb6eb3421ae75cd231b5710cff2">SYS_IPRST_CTL2_SPI2_RST_Msk</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">   90</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#ab3862f088926109a21870fae4d99b57c">SPI_FFCTL_RX_CLR_Msk</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">  100</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#aed340078b444eec6b66fbb502dfe64d8">SPI_FFCTL_TX_CLR_Msk</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">  110</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">  126</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a> | <a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>)) | (u32SSPinMask | u32ActiveLevel) | <a class="code" href="_nano100_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">  137</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    uint32_t u32ClkSrc, u32Div = 0;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gaf70b7895cc025ff3581278f6af4b62b9">CLK_CLKSEL2_SPI0_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">CLK_CLKSEL2_SPI0_S_HCLK</a>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gafc7fbca6226126adda49f509be686375">CLK_CLKSEL2_SPI1_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">CLK_CLKSEL2_SPI1_S_HCLK</a>)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga62e74e6df5d30895e07c61b4cb5f342f">CLK_CLKSEL2_SPI2_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd81fc89bb8675b5c7a0347bfd582429">CLK_CLKSEL2_SPI2_S_HCLK</a>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt; u32ClkSrc)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        u32BusClock = u32ClkSrc;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span>(u32BusClock != 0 )</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        u32Div = (u32ClkSrc / u32BusClock) - 1;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">if</span>(u32Div &gt; <a class="code" href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a>)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            u32Div = <a class="code" href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        u32Div = 0;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a6ea1e761f8c180884bc051c73db22e13">CLKDIV</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a6ea1e761f8c180884bc051c73db22e13">CLKDIV</a> &amp; ~<a class="code" href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a>) | u32Div;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> ( u32ClkSrc / (u32Div+1) );</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">  187</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">SPI_EnableFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#a109273e1a2c84c0c6e62d5a833d8a81b">SPI_FFCTL_TX_THRESHOLD_Msk</a> | <a class="code" href="_nano100_series_8h.html#ac83c8eef580457903a81d733f8fc295c">SPI_FFCTL_RX_THRESHOLD_Msk</a>) |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                  (u32TxThreshold &lt;&lt; <a class="code" href="_nano100_series_8h.html#ad066fc33774f40417a8ce53047c35321">SPI_FFCTL_TX_THRESHOLD_Pos</a>) |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                  (u32RxThreshold &lt;&lt; <a class="code" href="_nano100_series_8h.html#a196c738c33772ccdc378590c1e6ab6a0">SPI_FFCTL_RX_THRESHOLD_Pos</a>));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> |= <a class="code" href="_nano100_series_8h.html#acf1db8f6625afe986cc757de4cfabd2f">SPI_CTL_FIFOM_Msk</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">  201</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">SPI_DisableFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#acf1db8f6625afe986cc757de4cfabd2f">SPI_CTL_FIFOM_Msk</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">  211</a></span>&#160;uint32_t <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    uint32_t u32ClkSrc;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gaf70b7895cc025ff3581278f6af4b62b9">CLK_CLKSEL2_SPI0_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">CLK_CLKSEL2_SPI0_S_HCLK</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(spi == <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#gafc7fbca6226126adda49f509be686375">CLK_CLKSEL2_SPI1_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">CLK_CLKSEL2_SPI1_S_HCLK</a>)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___n_a_n_o100___definitions.html#ga62e74e6df5d30895e07c61b4cb5f342f">CLK_CLKSEL2_SPI2_S_Msk</a>) == <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd81fc89bb8675b5c7a0347bfd582429">CLK_CLKSEL2_SPI2_S_HCLK</a>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            u32ClkSrc = <a class="code" href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    u32Div = spi-&gt;<a class="code" href="struct_s_p_i___t.html#a6ea1e761f8c180884bc051c73db22e13">CLKDIV</a> &amp; <a class="code" href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> (u32ClkSrc / (u32Div + 1));</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">  256</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> |= <a class="code" href="_nano100_series_8h.html#a730d3a8bbcaddf2620b60b5ae2532bde">SPI_CTL_INTEN_Msk</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a> |= <a class="code" href="_nano100_series_8h.html#a79b03318e0c3d64b4a40cf3d5b8131b1">SPI_SSR_SSTA_INTEN_Msk</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#a5251f821aba152f2aa8515d9a5f9378c">SPI_FFCTL_TX_INTEN_Msk</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#a36b9f93b23a5bbf32b0072d1d812a8f2">SPI_FFCTL_RX_INTEN_Msk</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#a6a1aace15e3d4d378b17100194d6a4ab">SPI_FFCTL_RXOVR_INTEN_Msk</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> |= <a class="code" href="_nano100_series_8h.html#aa478af53b5261d7ffbf0322596a22f06">SPI_FFCTL_TIMEOUT_EN_Msk</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">  291</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a730d3a8bbcaddf2620b60b5ae2532bde">SPI_CTL_INTEN_Msk</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a79b03318e0c3d64b4a40cf3d5b8131b1">SPI_SSR_SSTA_INTEN_Msk</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a5251f821aba152f2aa8515d9a5f9378c">SPI_FFCTL_TX_INTEN_Msk</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a36b9f93b23a5bbf32b0072d1d812a8f2">SPI_FFCTL_RX_INTEN_Msk</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a>)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a6a1aace15e3d4d378b17100194d6a4ab">SPI_FFCTL_RXOVR_INTEN_Msk</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>) == <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">FFCTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#aa478af53b5261d7ffbf0322596a22f06">SPI_FFCTL_TIMEOUT_EN_Msk</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f6203152d82e50dc0a0f8257bf862cb">  317</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f6203152d82e50dc0a0f8257bf862cb">SPI_EnableWakeup</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> |= <a class="code" href="_nano100_series_8h.html#a16b3b4d9f5db720f844942c31e5628e7">SPI_CTL_WKEUP_EN_Msk</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf84c991f91bd473bf678093435ff51a5">  327</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf84c991f91bd473bf678093435ff51a5">SPI_DisableWakeup</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;{</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">CTL</a> &amp;= ~<a class="code" href="_nano100_series_8h.html#a16b3b4d9f5db720f844942c31e5628e7">SPI_CTL_WKEUP_EN_Msk</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; <span class="comment">/* end of group NANO100_SPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; <span class="comment">/* end of group NANO100_SPI_Driver */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; <span class="comment">/* end of group NANO100_Device_Driver */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2014 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="_nano100_series_8h_html_a730d3a8bbcaddf2620b60b5ae2532bde"><div class="ttname"><a href="_nano100_series_8h.html#a730d3a8bbcaddf2620b60b5ae2532bde">SPI_CTL_INTEN_Msk</a></div><div class="ttdeci">#define SPI_CTL_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09593">Nano100Series.h:9593</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga7fec9626224f4bf31a1d318f2fea412c"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a></div><div class="ttdeci">#define SPI_SSTA_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00050">spi.h:50</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58b7eef9f93f8c3d3818d1a4b74f5be6"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a></div><div class="ttdeci">void SPI_DisableAutoSS(SPI_T *spi)</div><div class="ttdoc">Disable the automatic slave select function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00110">spi.c:110</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a94dbdd0b36e57a878893c61b18fbfad6"><div class="ttname"><a href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a></div><div class="ttdeci">#define SPI_CTL_TX_BIT_LEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09580">Nano100Series.h:9580</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a109273e1a2c84c0c6e62d5a833d8a81b"><div class="ttname"><a href="_nano100_series_8h.html#a109273e1a2c84c0c6e62d5a833d8a81b">SPI_FFCTL_TX_THRESHOLD_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_TX_THRESHOLD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09734">Nano100Series.h:9734</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7cee248bcbe05dfae8ab8b3bf89e8f13"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a></div><div class="ttdeci">uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)</div><div class="ttdoc">Set the SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00137">spi.c:137</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_acf1db8f6625afe986cc757de4cfabd2f"><div class="ttname"><a href="_nano100_series_8h.html#acf1db8f6625afe986cc757de4cfabd2f">SPI_CTL_FIFOM_Msk</a></div><div class="ttdeci">#define SPI_CTL_FIFOM_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09602">Nano100Series.h:9602</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ace3f423d206a3b88ee42f78cd4bb5b08"><div class="ttname"><a href="_nano100_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a></div><div class="ttdeci">#define SPI_SSR_SS_LVL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09668">Nano100Series.h:9668</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_acd5d65619694a5df1436bb9bc1f548d4"><div class="ttname"><a href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SPI_T::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09418">Nano100Series.h:9418</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gaf26e39c91b262cc480085abcc450d3d5"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a></div><div class="ttdeci">#define SPI0</div><div class="ttdoc">Pointer to SPI0 register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11677">Nano100Series.h:11677</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdoc">Pointer to CLK register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11694">Nano100Series.h:11694</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00118">clk.c:118</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gad483be344a28ac800be8f03654a9612f"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gad483be344a28ac800be8f03654a9612f">SPI1</a></div><div class="ttdeci">#define SPI1</div><div class="ttdoc">Pointer to SPI1 register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11678">Nano100Series.h:11678</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_aed340078b444eec6b66fbb502dfe64d8"><div class="ttname"><a href="_nano100_series_8h.html#aed340078b444eec6b66fbb502dfe64d8">SPI_FFCTL_TX_CLR_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_TX_CLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09716">Nano100Series.h:9716</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3d27a219e6d7e2c767775a2ed26fbc4b"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a></div><div class="ttdeci">void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Enable FIFO related interrupts specified by u32Mask parameter.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00256">spi.c:256</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a6a1aace15e3d4d378b17100194d6a4ab"><div class="ttname"><a href="_nano100_series_8h.html#a6a1aace15e3d4d378b17100194d6a4ab">SPI_FFCTL_RXOVR_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_RXOVR_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09725">Nano100Series.h:9725</a></div></div>
<div class="ttc" id="_nano100_series_8h_html"><div class="ttname"><a href="_nano100_series_8h.html">Nano100Series.h</a></div><div class="ttdoc">Nano100 series peripheral access layer header file. This file contains all the peripheral register's ...</div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae59c481764af06e5512f4416a91c5da2"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a></div><div class="ttdeci">void SPI_ClearRxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear Rx FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00090">spi.c:90</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00141">clk.c:141</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09191">Nano100Series.h:9191</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga529ec79afe2917ac1973fde46dfedc54"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RX_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00052">spi.h:52</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gafc7fbca6226126adda49f509be686375"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gafc7fbca6226126adda49f509be686375">CLK_CLKSEL2_SPI1_S_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1_S_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01409">Nano100Series.h:1409</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a3b035be14d9a0eebb5f6d82c322b19c5"><div class="ttname"><a href="_nano100_series_8h.html#a3b035be14d9a0eebb5f6d82c322b19c5">SYS_IPRST_CTL2_SPI0_RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST_CTL2_SPI0_RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l03009">Nano100Series.h:3009</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a5251f821aba152f2aa8515d9a5f9378c"><div class="ttname"><a href="_nano100_series_8h.html#a5251f821aba152f2aa8515d9a5f9378c">SPI_FFCTL_TX_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_TX_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09722">Nano100Series.h:9722</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga3ab435fa967f10af0997d3d51b95fc7f"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">CLK_CLKSEL2_SPI1_S_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1_S_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00146">clk.h:146</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8074f716aa1c65ecc93d79062b5d4b1b"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a></div><div class="ttdeci">void SPI_Close(SPI_T *spi)</div><div class="ttdoc">Reset SPI module and disable SPI peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00065">spi.c:65</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a069fd6acdea1842f24bba35267ff3ea5"><div class="ttname"><a href="struct_s_p_i___t.html#a069fd6acdea1842f24bba35267ff3ea5">SPI_T::CTL</a></div><div class="ttdeci">__IO uint32_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09292">Nano100Series.h:9292</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a7f0e465ec51f5ef116227dd4cbea2295"><div class="ttname"><a href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER1_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09659">Nano100Series.h:9659</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a36b9f93b23a5bbf32b0072d1d812a8f2"><div class="ttname"><a href="_nano100_series_8h.html#a36b9f93b23a5bbf32b0072d1d812a8f2">SPI_FFCTL_RX_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_RX_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09719">Nano100Series.h:9719</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_aa478af53b5261d7ffbf0322596a22f06"><div class="ttname"><a href="_nano100_series_8h.html#aa478af53b5261d7ffbf0322596a22f06">SPI_FFCTL_TIMEOUT_EN_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_TIMEOUT_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09728">Nano100Series.h:9728</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga66e079ad947a57568ac97d664878e23e"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">CLK_CLKSEL2_SPI0_S_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0_S_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00149">clk.h:149</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0450c2c279d9f5254f172d3a6fd7f47b"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a></div><div class="ttdeci">void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Disable FIFO related interrupts specified by u32Mask parameter.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00291">spi.c:291</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae3a43e332cf4de4b416980eeab502d07"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a></div><div class="ttdeci">uint32_t SPI_GetBusClock(SPI_T *spi)</div><div class="ttdoc">Get the actual frequency of SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00211">spi.c:211</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a1482bb3099f1650043b226776f9487d5"><div class="ttname"><a href="_nano100_series_8h.html#a1482bb3099f1650043b226776f9487d5">SYS_IPRST_CTL2_SPI1_RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST_CTL2_SPI1_RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l03012">Nano100Series.h:3012</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga38d6219787921363efa7dcd46fdb6846"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">SPI_DisableFIFO</a></div><div class="ttdeci">void SPI_DisableFIFO(SPI_T *spi)</div><div class="ttdoc">Disable FIFO mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00201">spi.c:201</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad1c25325aceb6a6ed417055225aff01b"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a></div><div class="ttdeci">void SPI_ClearTxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear Tx FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00100">spi.c:100</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga40af81a5621db7a8b7883fff421a65b7"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_TIMEOUT_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00054">spi.h:54</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf84c991f91bd473bf678093435ff51a5"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf84c991f91bd473bf678093435ff51a5">SPI_DisableWakeup</a></div><div class="ttdeci">void SPI_DisableWakeup(SPI_T *spi)</div><div class="ttdoc">Disable wake-up function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00327">spi.c:327</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafcdee9562fdac3dc6db5dbd67f53b4fa"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a></div><div class="ttdeci">#define SPI_IE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00049">spi.h:49</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ac83c8eef580457903a81d733f8fc295c"><div class="ttname"><a href="_nano100_series_8h.html#ac83c8eef580457903a81d733f8fc295c">SPI_FFCTL_RX_THRESHOLD_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_RX_THRESHOLD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09731">Nano100Series.h:9731</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga55b31f9a751c6e784ad0022bc9155153"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a></div><div class="ttdeci">void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave select function. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00126">spi.c:126</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gaf70b7895cc025ff3581278f6af4b62b9"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gaf70b7895cc025ff3581278f6af4b62b9">CLK_CLKSEL2_SPI0_S_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0_S_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01406">Nano100Series.h:1406</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad923655d26fb14da88c61d4ed0125c44"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a></div><div class="ttdeci">uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs...</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00046">spi.c:46</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaffe1b232d0a5b281022046166f5234fd"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaffe1b232d0a5b281022046166f5234fd">SPI_FIFO_RXOVR_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RXOVR_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00053">spi.h:53</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a74835feceed72dcec4ce2d552625a7e3"><div class="ttname"><a href="_nano100_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a></div><div class="ttdeci">#define SPI_SSR_AUTOSS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09671">Nano100Series.h:9671</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ad066fc33774f40417a8ce53047c35321"><div class="ttname"><a href="_nano100_series_8h.html#ad066fc33774f40417a8ce53047c35321">SPI_FFCTL_TX_THRESHOLD_Pos</a></div><div class="ttdeci">#define SPI_FFCTL_TX_THRESHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09733">Nano100Series.h:9733</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a6ea1e761f8c180884bc051c73db22e13"><div class="ttname"><a href="struct_s_p_i___t.html#a6ea1e761f8c180884bc051c73db22e13">SPI_T::CLKDIV</a></div><div class="ttdeci">__IO uint32_t CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09365">Nano100Series.h:9365</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a4d0ff5ea2d8b54bc0c0903edfa392906"><div class="ttname"><a href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a></div><div class="ttdeci">#define SPI_SSR_SSR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09665">Nano100Series.h:9665</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a4cd9a89d3d1c7a3a6f3e3c5c4beb0727"><div class="ttname"><a href="struct_s_p_i___t.html#a4cd9a89d3d1c7a3a6f3e3c5c4beb0727">SPI_T::FFCTL</a></div><div class="ttdeci">__IO uint32_t FFCTL</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09563">Nano100Series.h:9563</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a79b03318e0c3d64b4a40cf3d5b8131b1"><div class="ttname"><a href="_nano100_series_8h.html#a79b03318e0c3d64b4a40cf3d5b8131b1">SPI_SSR_SSTA_INTEN_Msk</a></div><div class="ttdeci">#define SPI_SSR_SSTA_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09683">Nano100Series.h:9683</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga9f6203152d82e50dc0a0f8257bf862cb"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f6203152d82e50dc0a0f8257bf862cb">SPI_EnableWakeup</a></div><div class="ttdeci">void SPI_EnableWakeup(SPI_T *spi)</div><div class="ttdoc">Enable wake-up function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00317">spi.c:317</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ab3862f088926109a21870fae4d99b57c"><div class="ttname"><a href="_nano100_series_8h.html#ab3862f088926109a21870fae4d99b57c">SPI_FFCTL_RX_CLR_Msk</a></div><div class="ttdeci">#define SPI_FFCTL_RX_CLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09713">Nano100Series.h:9713</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a196c738c33772ccdc378590c1e6ab6a0"><div class="ttname"><a href="_nano100_series_8h.html#a196c738c33772ccdc378590c1e6ab6a0">SPI_FFCTL_RX_THRESHOLD_Pos</a></div><div class="ttdeci">#define SPI_FFCTL_RX_THRESHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09730">Nano100Series.h:9730</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga62e74e6df5d30895e07c61b4cb5f342f"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga62e74e6df5d30895e07c61b4cb5f342f">CLK_CLKSEL2_SPI2_S_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI2_S_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01412">Nano100Series.h:1412</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58733a1f2730db4943ee270c5aad39ba"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">SPI_EnableFIFO</a></div><div class="ttdeci">void SPI_EnableFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Enable FIFO mode with user-specified Tx FIFO threshold and Rx FIFO threshold configurations.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00187">spi.c:187</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ad4a1bcb6eb3421ae75cd231b5710cff2"><div class="ttname"><a href="_nano100_series_8h.html#ad4a1bcb6eb3421ae75cd231b5710cff2">SYS_IPRST_CTL2_SPI2_RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST_CTL2_SPI2_RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l03015">Nano100Series.h:3015</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a16b3b4d9f5db720f844942c31e5628e7"><div class="ttname"><a href="_nano100_series_8h.html#a16b3b4d9f5db720f844942c31e5628e7">SPI_CTL_WKEUP_EN_Msk</a></div><div class="ttdeci">#define SPI_CTL_WKEUP_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09617">Nano100Series.h:9617</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaa0d3769c378f99dc6e3e278b783f449"><div class="ttname"><a href="group___n_a_n_o100___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_TX_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00051">spi.h:51</a></div></div>
<div class="ttc" id="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gacd81fc89bb8675b5c7a0347bfd582429"><div class="ttname"><a href="group___n_a_n_o100___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd81fc89bb8675b5c7a0347bfd582429">CLK_CLKSEL2_SPI2_S_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI2_S_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00143">clk.h:143</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdoc">Pointer to SYS register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11693">Nano100Series.h:11693</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:02:17 for Nano100BN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
