#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f73f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f740c0 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1f5bf90 .functor NOT 1, L_0x1fb0650, C4<0>, C4<0>, C4<0>;
L_0x1f5c490 .functor XOR 1, L_0x1fb0270, L_0x1fb03a0, C4<0>, C4<0>;
L_0x1f749a0 .functor XOR 1, L_0x1f5c490, L_0x1fb04e0, C4<0>, C4<0>;
v0x1f9ee90_0 .net *"_ivl_10", 0 0, L_0x1fb04e0;  1 drivers
v0x1f9ef90_0 .net *"_ivl_12", 0 0, L_0x1f749a0;  1 drivers
v0x1f9f070_0 .net *"_ivl_2", 0 0, L_0x1fb01d0;  1 drivers
v0x1f9f130_0 .net *"_ivl_4", 0 0, L_0x1fb0270;  1 drivers
v0x1f9f210_0 .net *"_ivl_6", 0 0, L_0x1fb03a0;  1 drivers
v0x1f9f340_0 .net *"_ivl_8", 0 0, L_0x1f5c490;  1 drivers
v0x1f9f420_0 .var "clk", 0 0;
v0x1f9f4c0_0 .net "reset", 0 0, v0x1f9ddd0_0;  1 drivers
v0x1f9f560_0 .var/2u "stats1", 159 0;
v0x1f9f6d0_0 .var/2u "strobe", 0 0;
v0x1f9f790_0 .net "tb_match", 0 0, L_0x1fb0650;  1 drivers
v0x1f9f850_0 .net "tb_mismatch", 0 0, L_0x1f5bf90;  1 drivers
v0x1f9f910_0 .net "x", 0 0, v0x1f9de70_0;  1 drivers
v0x1f9f9b0_0 .net "z_dut", 0 0, v0x1f9eaf0_0;  1 drivers
v0x1f9fa50_0 .net "z_ref", 0 0, L_0x1f5c240;  1 drivers
E_0x1f6e970/0 .event negedge, v0x1f9d550_0;
E_0x1f6e970/1 .event posedge, v0x1f9d550_0;
E_0x1f6e970 .event/or E_0x1f6e970/0, E_0x1f6e970/1;
L_0x1fb01d0 .concat [ 1 0 0 0], L_0x1f5c240;
L_0x1fb0270 .concat [ 1 0 0 0], L_0x1f5c240;
L_0x1fb03a0 .concat [ 1 0 0 0], v0x1f9eaf0_0;
L_0x1fb04e0 .concat [ 1 0 0 0], L_0x1f5c240;
L_0x1fb0650 .cmp/eeq 1, L_0x1fb01d0, L_0x1f749a0;
S_0x1f74250 .scope module, "good1" "reference_module" 3 100, 3 4 0, S_0x1f740c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f40a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1f40a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f40ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1f40b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1f40b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
L_0x1f5c240 .functor OR 1, L_0x1fafc90, L_0x1faff40, C4<0>, C4<0>;
v0x1f5be20_0 .net *"_ivl_0", 31 0, L_0x1f9fb20;  1 drivers
L_0x7f0268ab80a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f5c000_0 .net *"_ivl_11", 28 0, L_0x7f0268ab80a8;  1 drivers
L_0x7f0268ab80f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f5c350_0 .net/2u *"_ivl_12", 31 0, L_0x7f0268ab80f0;  1 drivers
v0x1f5c560_0 .net *"_ivl_14", 0 0, L_0x1faff40;  1 drivers
L_0x7f0268ab8018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f9d1a0_0 .net *"_ivl_3", 28 0, L_0x7f0268ab8018;  1 drivers
L_0x7f0268ab8060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1f9d2d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f0268ab8060;  1 drivers
v0x1f9d3b0_0 .net *"_ivl_6", 0 0, L_0x1fafc90;  1 drivers
v0x1f9d470_0 .net *"_ivl_8", 31 0, L_0x1fafe00;  1 drivers
v0x1f9d550_0 .net "clk", 0 0, v0x1f9f420_0;  1 drivers
v0x1f9d6a0_0 .var "next", 2 0;
v0x1f9d780_0 .net "reset", 0 0, v0x1f9ddd0_0;  alias, 1 drivers
v0x1f9d840_0 .var "state", 2 0;
v0x1f9d920_0 .net "x", 0 0, v0x1f9de70_0;  alias, 1 drivers
v0x1f9d9e0_0 .net "z", 0 0, L_0x1f5c240;  alias, 1 drivers
E_0x1f6db90 .event anyedge, v0x1f9d840_0, v0x1f9d920_0;
E_0x1f6de60 .event posedge, v0x1f9d550_0;
L_0x1f9fb20 .concat [ 3 29 0 0], v0x1f9d840_0, L_0x7f0268ab8018;
L_0x1fafc90 .cmp/eq 32, L_0x1f9fb20, L_0x7f0268ab8060;
L_0x1fafe00 .concat [ 3 29 0 0], v0x1f9d840_0, L_0x7f0268ab80a8;
L_0x1faff40 .cmp/eq 32, L_0x1fafe00, L_0x7f0268ab80f0;
S_0x1f9db20 .scope module, "stim1" "stimulus_gen" 3 95, 3 34 0, S_0x1f740c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v0x1f9dd10_0 .net "clk", 0 0, v0x1f9f420_0;  alias, 1 drivers
v0x1f9ddd0_0 .var "reset", 0 0;
v0x1f9de70_0 .var "x", 0 0;
E_0x1f559f0 .event negedge, v0x1f9d550_0;
S_0x1f9df40 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f740c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f9e150 .param/l "S0" 1 4 11, C4<000>;
P_0x1f9e190 .param/l "S1" 1 4 12, C4<001>;
P_0x1f9e1d0 .param/l "S2" 1 4 13, C4<010>;
P_0x1f9e210 .param/l "S3" 1 4 14, C4<011>;
P_0x1f9e250 .param/l "S4" 1 4 15, C4<100>;
v0x1f9e610_0 .net "clk", 0 0, v0x1f9f420_0;  alias, 1 drivers
v0x1f9e720_0 .var "next_state", 2 0;
v0x1f9e800_0 .net "reset", 0 0, v0x1f9ddd0_0;  alias, 1 drivers
v0x1f9e8f0_0 .var "state", 2 0;
v0x1f9e9b0_0 .net "x", 0 0, v0x1f9de70_0;  alias, 1 drivers
v0x1f9eaf0_0 .var "z", 0 0;
E_0x1f7e900 .event posedge, v0x1f9d780_0, v0x1f9d550_0;
E_0x1f7ec20 .event anyedge, v0x1f9e8f0_0;
E_0x1f9e5b0 .event anyedge, v0x1f9e8f0_0, v0x1f9d920_0;
S_0x1f9ec30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0x1f740c0;
 .timescale -12 -12;
E_0x1f9ee10 .event anyedge, v0x1f9f6d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f9f6d0_0;
    %nor/r;
    %assign/vec4 v0x1f9f6d0_0, 0;
    %wait E_0x1f9ee10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f9db20;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f9ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9de70_0, 0, 1;
    %wait E_0x1f6de60;
    %wait E_0x1f6de60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9ddd0_0, 0, 1;
    %wait E_0x1f6de60;
    %wait E_0x1f6de60;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f559f0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1f9ddd0_0, 0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f9de70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f74250;
T_2 ;
    %wait E_0x1f6de60;
    %load/vec4 v0x1f9d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f9d840_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f9d6a0_0;
    %assign/vec4 v0x1f9d840_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f74250;
T_3 ;
Ewait_0 .event/or E_0x1f6db90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1f9d840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1f9d920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1f9d920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1f9d920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1f9d920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1f9d920_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v0x1f9d6a0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f9df40;
T_4 ;
    %wait E_0x1f9e5b0;
    %load/vec4 v0x1f9e8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x1f9e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x1f9e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1f9e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x1f9e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x1f9e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x1f9e720_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f9df40;
T_5 ;
    %wait E_0x1f7ec20;
    %load/vec4 v0x1f9e8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f9eaf0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f9df40;
T_6 ;
    %wait E_0x1f7e900;
    %load/vec4 v0x1f9e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f9e8f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f9e720_0;
    %assign/vec4 v0x1f9e8f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f740c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f6d0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1f740c0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f9f420_0;
    %inv;
    %store/vec4 v0x1f9f420_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1f740c0;
T_9 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f9dd10_0, v0x1f9f850_0, v0x1f9f420_0, v0x1f9f4c0_0, v0x1f9f910_0, v0x1f9fa50_0, v0x1f9f9b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1f740c0;
T_10 ;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1f740c0;
T_11 ;
    %wait E_0x1f6e970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9f560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f560_0, 4, 32;
    %load/vec4 v0x1f9f790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f560_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9f560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f560_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1f9fa50_0;
    %load/vec4 v0x1f9fa50_0;
    %load/vec4 v0x1f9f9b0_0;
    %xor;
    %load/vec4 v0x1f9fa50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f560_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1f9f560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f560_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2014_q3bfsm/2014_q3bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/2014_q3bfsm/iter0/response15/top_module.sv";
