# TCL File Generated by Component Editor 15.0
# Thu Jan 12 15:49:54 BRST 2017
# DO NOT MODIFY


# 
# SIMUSpW "SIMUSpW" v1.0
#  2017.01.12.15:49:54
# 
# 

# 
# request TCL package from ACDS 15.0
# 
package require -exact qsys 15.0


# 
# module SIMUSpW
# 
set_module_property DESCRIPTION ""
set_module_property NAME SIMUSpW
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME SIMUSpW
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL SIMUSpW
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false


add_fileset_file spwpkg.vhd VHDL PATH SpW_Codec/SpW_light/spwpkg.vhd
add_fileset_file syncdff_altera.vhd VHDL PATH SpW_Codec/SpW_light/syncdff_altera.vhd
add_fileset_file spwlink.vhd VHDL PATH SpW_Codec/SpW_light/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH SpW_Codec/SpW_light/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH SpW_Codec/SpW_light/spwrecv.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_generic.vhd
add_fileset_file spwstream.vhd VHDL PATH SpW_Codec/SpW_light/spwstream.vhd
add_fileset_file spwxmit.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit.vhd
add_fileset_file streamtest.vhd VHDL PATH SpW_Codec/SpW_light/streamtest.vhd
add_fileset_file spwrecvfront_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_fast_altera.vhd
add_fileset_file spwxmit_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit_fast_altera.vhd

add_fileset_file SIMUSpW.vhd VHDL PATH SIMUSpW.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL SIMUSpW
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true


add_fileset_file spwpkg.vhd VHDL PATH SpW_Codec/SpW_light/spwpkg.vhd
add_fileset_file syncdff_altera.vhd VHDL PATH SpW_Codec/SpW_light/syncdff_altera.vhd
add_fileset_file spwlink.vhd VHDL PATH SpW_Codec/SpW_light/spwlink.vhd
add_fileset_file spwram.vhd VHDL PATH SpW_Codec/SpW_light/spwram.vhd
add_fileset_file spwrecv.vhd VHDL PATH SpW_Codec/SpW_light/spwrecv.vhd
add_fileset_file spwrecvfront_generic.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_generic.vhd
add_fileset_file spwstream.vhd VHDL PATH SpW_Codec/SpW_light/spwstream.vhd
add_fileset_file spwxmit.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit.vhd
add_fileset_file streamtest.vhd VHDL PATH SpW_Codec/SpW_light/streamtest.vhd
add_fileset_file spwrecvfront_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwrecvfront_fast_altera.vhd
add_fileset_file spwxmit_fast_altera.vhd VHDL PATH SpW_Codec/SpW_light/spwxmit_fast_altera.vhd

add_fileset_file SIMUSpW.vhd VHDL PATH SIMUSpW.vhd



# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_codec
# 
add_interface clock_codec clock end
set_interface_property clock_codec clockRate 0
set_interface_property clock_codec ENABLED true
set_interface_property clock_codec EXPORT_OF ""
set_interface_property clock_codec PORT_NAME_MAP ""
set_interface_property clock_codec CMSIS_SVD_VARIABLES ""
set_interface_property clock_codec SVD_ADDRESS_GROUP ""

add_interface_port clock_codec clock_codec clk Input 1


# 
# connection point rst
# 
add_interface rst reset end
set_interface_property rst associatedClock clock_avalon
set_interface_property rst synchronousEdges DEASSERT
set_interface_property rst ENABLED true
set_interface_property rst EXPORT_OF ""
set_interface_property rst PORT_NAME_MAP ""
set_interface_property rst CMSIS_SVD_VARIABLES ""
set_interface_property rst SVD_ADDRESS_GROUP ""

add_interface_port rst rst reset Input 1


# 
# connection point spw
# 
add_interface spw conduit end
set_interface_property spw associatedClock clock_codec
set_interface_property spw associatedReset rst
set_interface_property spw ENABLED true
set_interface_property spw EXPORT_OF ""
set_interface_property spw PORT_NAME_MAP ""
set_interface_property spw CMSIS_SVD_VARIABLES ""
set_interface_property spw SVD_ADDRESS_GROUP ""

add_interface_port spw spw_so si Output 1
add_interface_port spw spw_si so Input 1
add_interface_port spw spw_do di Output 1
add_interface_port spw spw_di do Input 1


# 
# connection point s0
# 
add_interface s0 avalon end
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock clock_avalon
set_interface_property s0 associatedReset rst
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 0
set_interface_property s0 maximumPendingWriteTransactions 0
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 writeWaitTime 0
set_interface_property s0 ENABLED true
set_interface_property s0 EXPORT_OF ""
set_interface_property s0 PORT_NAME_MAP ""
set_interface_property s0 CMSIS_SVD_VARIABLES ""
set_interface_property s0 SVD_ADDRESS_GROUP ""

add_interface_port s0 avs_s0_address address Input 8
add_interface_port s0 avs_s0_read read Input 1
add_interface_port s0 avs_s0_readdata readdata Output 32
add_interface_port s0 avs_s0_write write Input 1
add_interface_port s0 avs_s0_writedata writedata Input 32
add_interface_port s0 avs_s0_waitrequest waitrequest Output 1
set_interface_assignment s0 embeddedsw.configuration.isFlash 0
set_interface_assignment s0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_avalon
# 
add_interface clock_avalon clock end
set_interface_property clock_avalon clockRate 0
set_interface_property clock_avalon ENABLED true
set_interface_property clock_avalon EXPORT_OF ""
set_interface_property clock_avalon PORT_NAME_MAP ""
set_interface_property clock_avalon CMSIS_SVD_VARIABLES ""
set_interface_property clock_avalon SVD_ADDRESS_GROUP ""

add_interface_port clock_avalon clock_avalon clk Input 1

