<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.964</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.964</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.964</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.036</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.036</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.036</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.036</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>5</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>2898</FF>
      <LATCH>0</LATCH>
      <LUT>2208</LUT>
      <SRL>278</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="pynqrypt_encrypt" DISPNAME="inst" RTLNAME="pynqrypt_encrypt">
      <SubModules count="6">block_U block_nonce_U control_s_axi_U gmem_m_axi_U grp_aes_encrypt_block_fu_315 pynqrypt_nonce_U</SubModules>
      <Resources BRAM="5" FF="2898" LUT="2208"/>
      <LocalResources FF="220" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/block_U" BINDMODULE="pynqrypt_encrypt_block_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="block_RAM_AUTO_1R1W" DISPNAME="block_U" RTLNAME="pynqrypt_encrypt_block_RAM_AUTO_1R1W">
      <Resources FF="8" LUT="18"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="block_U" SOURCE="hw-impl/src/pynqrypt.cpp:21" URAM="0" VARIABLE="block"/>
    </RtlModule>
    <RtlModule CELL="inst/block_nonce_U" BINDMODULE="pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="block_nonce_RAM_AUTO_1R1W" DISPNAME="block_nonce_U" RTLNAME="pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="14"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="block_nonce_U" SOURCE="hw-impl/src/pynqrypt.cpp:20" URAM="0" VARIABLE="block_nonce"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="pynqrypt_encrypt_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="pynqrypt_encrypt_control_s_axi">
      <Resources FF="183" LUT="164"/>
    </RtlModule>
    <RtlModule CELL="inst/gmem_m_axi_U" BINDMODULE="pynqrypt_encrypt_gmem_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="gmem_m_axi" DISPNAME="gmem_m_axi_U" RTLNAME="pynqrypt_encrypt_gmem_m_axi">
      <Resources BRAM="2" FF="1922" LUT="1323"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315" DEPTH="1" TYPE="function" MODULENAME="aes_encrypt_block" DISPNAME="grp_aes_encrypt_block_fu_315" RTLNAME="pynqrypt_encrypt_aes_encrypt_block">
      <SubModules count="4">crypto_aes_sbox_U grp_aes_encrypt_block_Pipeline_2_fu_628 grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601 temp_U</SubModules>
      <Resources BRAM="2" FF="557" LUT="659"/>
      <LocalResources FF="160" LUT="97"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/crypto_aes_sbox_U" BINDMODULE="pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R" DISPNAME="crypto_aes_sbox_U" RTLNAME="pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R">
      <Resources BRAM="1" LUT="30"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="crypto_aes_sbox_U" SOURCE="" URAM="0" VARIABLE="crypto_aes_sbox"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_2_fu_628" DEPTH="2" TYPE="function" MODULENAME="aes_encrypt_block_Pipeline_2" DISPNAME="grp_aes_encrypt_block_Pipeline_2_fu_628" RTLNAME="pynqrypt_encrypt_aes_encrypt_block_Pipeline_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="12" LUT="22"/>
      <LocalResources FF="10" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_2_fu_628/flow_control_loop_pipe_sequential_init_U" BINDMODULE="pynqrypt_encrypt_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="pynqrypt_encrypt_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601" DEPTH="2" TYPE="function" MODULENAME="aes_encrypt_block_Pipeline_loop_aes_encrypt_block" DISPNAME="grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601" RTLNAME="pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U pynqrypt_round_keys_U</SubModules>
      <Resources BRAM="1" FF="369" LUT="458"/>
      <LocalResources FF="367" LUT="311"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601/flow_control_loop_pipe_sequential_init_U" BINDMODULE="pynqrypt_encrypt_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="pynqrypt_encrypt_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="62"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601/pynqrypt_round_keys_U" BINDMODULE="pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb" DEPTH="3" TYPE="resource" MODULENAME="aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb" DISPNAME="pynqrypt_round_keys_U" RTLNAME="pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb">
      <Resources BRAM="1" LUT="85"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pynqrypt_round_keys_U" SOURCE="" URAM="0" VARIABLE="pynqrypt_round_keys"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_aes_encrypt_block_fu_315/temp_U" BINDMODULE="pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W" DEPTH="2" TYPE="resource" MODULENAME="aes_encrypt_block_temp_RAM_AUTO_1R1W" DISPNAME="temp_U" RTLNAME="pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="52"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_U" SOURCE="hw-impl/src/pynqrypt.cpp:79" URAM="0" VARIABLE="temp"/>
    </RtlModule>
    <RtlModule CELL="inst/pynqrypt_nonce_U" BINDMODULE="pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R" DEPTH="1" TYPE="resource" MODULENAME="pynqrypt_nonce_ROM_AUTO_1R" DISPNAME="pynqrypt_nonce_U" RTLNAME="pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R">
      <Resources FF="8" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pynqrypt_nonce_U" SOURCE="" URAM="0" VARIABLE="pynqrypt_nonce"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.437" DATAPATH_LOGIC_DELAY="2.942" DATAPATH_NET_DELAY="3.495" ENDPOINT_PIN="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN" LOGIC_LEVELS="4" MAX_FANOUT="12" SLACK="3.036" STARTPOINT_PIN="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK">
      <CELL NAME="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="2807"/>
      <CELL NAME="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_2__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.284" DATAPATH_LOGIC_DELAY="1.425" DATAPATH_NET_DELAY="4.859" ENDPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R" LOGIC_LEVELS="6" MAX_FANOUT="30" SLACK="3.108" STARTPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C">
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="10"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.284" DATAPATH_LOGIC_DELAY="1.425" DATAPATH_NET_DELAY="4.859" ENDPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R" LOGIC_LEVELS="6" MAX_FANOUT="30" SLACK="3.108" STARTPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C">
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="10"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.284" DATAPATH_LOGIC_DELAY="1.425" DATAPATH_NET_DELAY="4.859" ENDPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R" LOGIC_LEVELS="6" MAX_FANOUT="30" SLACK="3.108" STARTPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C">
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="10"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.284" DATAPATH_LOGIC_DELAY="1.425" DATAPATH_NET_DELAY="4.859" ENDPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R" LOGIC_LEVELS="6" MAX_FANOUT="30" SLACK="3.108" STARTPOINT_PIN="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C">
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="10"/>
      <CELL NAME="gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1066"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/pynqrypt_encrypt_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/pynqrypt_encrypt_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/pynqrypt_encrypt_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/pynqrypt_encrypt_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/pynqrypt_encrypt_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/pynqrypt_encrypt_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Dec 07 00:14:54 CET 2022"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="pynqrypt-vitis-hls"/>
    <item NAME="Solution" VALUE="pynqrypt (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020i-clg400-1L"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

