\hypertarget{group__RCC__APB1__APB2__Clock__Source}{}\doxysection{APB1 APB2 Clock Source}
\label{group__RCC__APB1__APB2__Clock__Source}\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
Collaboration diagram for APB1 APB2 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__APB2__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__APB2__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__APB2__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__APB2__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__APB2__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__APB1__APB2__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}\label{group__RCC__APB1__APB2__Clock__Source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}} 
\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV1}{RCC\_HCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}}

HCLK not divided \mbox{\Hypertarget{group__RCC__APB1__APB2__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}\label{group__RCC__APB1__APB2__Clock__Source_ga27ac27d48360121bc2dc68b99dc8845d}} 
\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV16}{RCC\_HCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}}

HCLK divided by 16 \mbox{\Hypertarget{group__RCC__APB1__APB2__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}\label{group__RCC__APB1__APB2__Clock__Source_ga4d2ebcf280d85e8449a5fb7b994b5169}} 
\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV2}{RCC\_HCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}}

HCLK divided by 2 \mbox{\Hypertarget{group__RCC__APB1__APB2__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}\label{group__RCC__APB1__APB2__Clock__Source_ga85b5f4fd936e22a3f4df5ed756f6e083}} 
\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV4}{RCC\_HCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}}

HCLK divided by 4 \mbox{\Hypertarget{group__RCC__APB1__APB2__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}\label{group__RCC__APB1__APB2__Clock__Source_gadb18bc60e2c639cb59244bedb54f7bb3}} 
\index{APB1 APB2 Clock Source@{APB1 APB2 Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!APB1 APB2 Clock Source@{APB1 APB2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV8}{RCC\_HCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}}

HCLK divided by 8 