$date
	Fri Jun 24 13:04:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock_tb $end
$var wire 1 ! l_clk $end
$var reg 1 " l_reset $end
$var reg 1 # l_roll_over $end
$scope module dut $end
$var wire 1 " i_reset $end
$var wire 1 # i_roll_over $end
$var wire 1 ! o_clk $end
$var reg 1 $ m_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
1!
$end
#3
0"
#35
0!
0$
1#
#46
0#
#76
1!
1$
1#
#87
0#
#117
0!
0$
1#
#128
0#
#158
1!
1$
1#
#169
0#
#179
0!
0$
1#
#190
0#
#201
1!
1$
1"
#202
0"
#224
0!
0$
1#
#235
0#
#268
1!
1$
1#
#279
0#
#290
