module datamem(
 input clk,
 input [31:0] address,
 input [31:0] write_data,
 input mem_write,
 input mem_read,
 output reg [31:0] read_data
);

reg [31:0] mem[32:0];

always@(posedge clk) begin
 if(mem_write) begin
   mem[address] <= write_data;
 end
 if(mem_read) begin
   read_data <= mem[address];
 end
end

endmodule
