
ias0360-final-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb78  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001734c  0800cd40  0800cd40  0001cd40  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802408c  0802408c  0003408c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08024094  08024094  00034094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08024098  08024098  00034098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000149a0  20000000  0802409c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000549a0  2**0
                  CONTENTS
  8 .bss          0000ac1c  200149a0  200149a0  000549a0  2**5
                  ALLOC
  9 ._user_heap_stack 00006004  2001f5bc  2001f5bc  000549a0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000549a0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00030dc6  00000000  00000000  000549d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000061ce  00000000  00000000  00085796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loc    0001a1b3  00000000  00000000  0008b964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  000a5b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002010  00000000  00000000  000a7210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a163  00000000  00000000  000a9220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ce0e  00000000  00000000  000d3383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6a85  00000000  00000000  00100191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  001f6c16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f28  00000000  00000000  001f6ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001fcc0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001fccd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200149a0 	.word	0x200149a0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800cd10 	.word	0x0800cd10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200149a4 	.word	0x200149a4
 80001ec:	0800cd10 	.word	0x0800cd10

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <ili9341_GetLcdPixelWidth>:
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
}
 800100c:	20f0      	movs	r0, #240	; 0xf0
 800100e:	4770      	bx	lr

08001010 <ili9341_GetLcdPixelHeight>:
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
}
 8001010:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8001014:	4770      	bx	lr

08001016 <ili9341_DisplayOn>:
  LCD_IO_WriteReg(LCD_Reg);
 8001016:	2029      	movs	r0, #41	; 0x29
 8001018:	f000 ba7a 	b.w	8001510 <LCD_IO_WriteReg>

0800101c <ili9341_DisplayOff>:
 800101c:	2028      	movs	r0, #40	; 0x28
 800101e:	f000 ba77 	b.w	8001510 <LCD_IO_WriteReg>

08001022 <ili9341_Init>:
{
 8001022:	b508      	push	{r3, lr}
  LCD_IO_Init();
 8001024:	f000 f9fa 	bl	800141c <LCD_IO_Init>
  LCD_IO_WriteReg(LCD_Reg);
 8001028:	20ca      	movs	r0, #202	; 0xca
 800102a:	f000 fa71 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800102e:	20c3      	movs	r0, #195	; 0xc3
 8001030:	f000 fa52 	bl	80014d8 <LCD_IO_WriteData>
 8001034:	2008      	movs	r0, #8
 8001036:	f000 fa4f 	bl	80014d8 <LCD_IO_WriteData>
 800103a:	2050      	movs	r0, #80	; 0x50
 800103c:	f000 fa4c 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001040:	20cf      	movs	r0, #207	; 0xcf
 8001042:	f000 fa65 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001046:	2000      	movs	r0, #0
 8001048:	f000 fa46 	bl	80014d8 <LCD_IO_WriteData>
 800104c:	20c1      	movs	r0, #193	; 0xc1
 800104e:	f000 fa43 	bl	80014d8 <LCD_IO_WriteData>
 8001052:	2030      	movs	r0, #48	; 0x30
 8001054:	f000 fa40 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001058:	20ed      	movs	r0, #237	; 0xed
 800105a:	f000 fa59 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800105e:	2064      	movs	r0, #100	; 0x64
 8001060:	f000 fa3a 	bl	80014d8 <LCD_IO_WriteData>
 8001064:	2003      	movs	r0, #3
 8001066:	f000 fa37 	bl	80014d8 <LCD_IO_WriteData>
 800106a:	2012      	movs	r0, #18
 800106c:	f000 fa34 	bl	80014d8 <LCD_IO_WriteData>
 8001070:	2081      	movs	r0, #129	; 0x81
 8001072:	f000 fa31 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001076:	20e8      	movs	r0, #232	; 0xe8
 8001078:	f000 fa4a 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800107c:	2085      	movs	r0, #133	; 0x85
 800107e:	f000 fa2b 	bl	80014d8 <LCD_IO_WriteData>
 8001082:	2000      	movs	r0, #0
 8001084:	f000 fa28 	bl	80014d8 <LCD_IO_WriteData>
 8001088:	2078      	movs	r0, #120	; 0x78
 800108a:	f000 fa25 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800108e:	20cb      	movs	r0, #203	; 0xcb
 8001090:	f000 fa3e 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001094:	2039      	movs	r0, #57	; 0x39
 8001096:	f000 fa1f 	bl	80014d8 <LCD_IO_WriteData>
 800109a:	202c      	movs	r0, #44	; 0x2c
 800109c:	f000 fa1c 	bl	80014d8 <LCD_IO_WriteData>
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 fa19 	bl	80014d8 <LCD_IO_WriteData>
 80010a6:	2034      	movs	r0, #52	; 0x34
 80010a8:	f000 fa16 	bl	80014d8 <LCD_IO_WriteData>
 80010ac:	2002      	movs	r0, #2
 80010ae:	f000 fa13 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80010b2:	20f7      	movs	r0, #247	; 0xf7
 80010b4:	f000 fa2c 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80010b8:	2020      	movs	r0, #32
 80010ba:	f000 fa0d 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80010be:	20ea      	movs	r0, #234	; 0xea
 80010c0:	f000 fa26 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 fa07 	bl	80014d8 <LCD_IO_WriteData>
 80010ca:	2000      	movs	r0, #0
 80010cc:	f000 fa04 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80010d0:	20b1      	movs	r0, #177	; 0xb1
 80010d2:	f000 fa1d 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 f9fe 	bl	80014d8 <LCD_IO_WriteData>
 80010dc:	201b      	movs	r0, #27
 80010de:	f000 f9fb 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80010e2:	20b6      	movs	r0, #182	; 0xb6
 80010e4:	f000 fa14 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80010e8:	200a      	movs	r0, #10
 80010ea:	f000 f9f5 	bl	80014d8 <LCD_IO_WriteData>
 80010ee:	20a2      	movs	r0, #162	; 0xa2
 80010f0:	f000 f9f2 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80010f4:	20c0      	movs	r0, #192	; 0xc0
 80010f6:	f000 fa0b 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80010fa:	2010      	movs	r0, #16
 80010fc:	f000 f9ec 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001100:	20c1      	movs	r0, #193	; 0xc1
 8001102:	f000 fa05 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001106:	2010      	movs	r0, #16
 8001108:	f000 f9e6 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800110c:	20c5      	movs	r0, #197	; 0xc5
 800110e:	f000 f9ff 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001112:	2045      	movs	r0, #69	; 0x45
 8001114:	f000 f9e0 	bl	80014d8 <LCD_IO_WriteData>
 8001118:	2015      	movs	r0, #21
 800111a:	f000 f9dd 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800111e:	20c7      	movs	r0, #199	; 0xc7
 8001120:	f000 f9f6 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001124:	2090      	movs	r0, #144	; 0x90
 8001126:	f000 f9d7 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800112a:	2036      	movs	r0, #54	; 0x36
 800112c:	f000 f9f0 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001130:	20c8      	movs	r0, #200	; 0xc8
 8001132:	f000 f9d1 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001136:	20f2      	movs	r0, #242	; 0xf2
 8001138:	f000 f9ea 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800113c:	2000      	movs	r0, #0
 800113e:	f000 f9cb 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001142:	20b0      	movs	r0, #176	; 0xb0
 8001144:	f000 f9e4 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001148:	20c2      	movs	r0, #194	; 0xc2
 800114a:	f000 f9c5 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800114e:	20b6      	movs	r0, #182	; 0xb6
 8001150:	f000 f9de 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001154:	200a      	movs	r0, #10
 8001156:	f000 f9bf 	bl	80014d8 <LCD_IO_WriteData>
 800115a:	20a7      	movs	r0, #167	; 0xa7
 800115c:	f000 f9bc 	bl	80014d8 <LCD_IO_WriteData>
 8001160:	2027      	movs	r0, #39	; 0x27
 8001162:	f000 f9b9 	bl	80014d8 <LCD_IO_WriteData>
 8001166:	2004      	movs	r0, #4
 8001168:	f000 f9b6 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800116c:	202a      	movs	r0, #42	; 0x2a
 800116e:	f000 f9cf 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001172:	2000      	movs	r0, #0
 8001174:	f000 f9b0 	bl	80014d8 <LCD_IO_WriteData>
 8001178:	2000      	movs	r0, #0
 800117a:	f000 f9ad 	bl	80014d8 <LCD_IO_WriteData>
 800117e:	2000      	movs	r0, #0
 8001180:	f000 f9aa 	bl	80014d8 <LCD_IO_WriteData>
 8001184:	20ef      	movs	r0, #239	; 0xef
 8001186:	f000 f9a7 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800118a:	202b      	movs	r0, #43	; 0x2b
 800118c:	f000 f9c0 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8001190:	2000      	movs	r0, #0
 8001192:	f000 f9a1 	bl	80014d8 <LCD_IO_WriteData>
 8001196:	2000      	movs	r0, #0
 8001198:	f000 f99e 	bl	80014d8 <LCD_IO_WriteData>
 800119c:	2001      	movs	r0, #1
 800119e:	f000 f99b 	bl	80014d8 <LCD_IO_WriteData>
 80011a2:	203f      	movs	r0, #63	; 0x3f
 80011a4:	f000 f998 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80011a8:	20f6      	movs	r0, #246	; 0xf6
 80011aa:	f000 f9b1 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80011ae:	2001      	movs	r0, #1
 80011b0:	f000 f992 	bl	80014d8 <LCD_IO_WriteData>
 80011b4:	2000      	movs	r0, #0
 80011b6:	f000 f98f 	bl	80014d8 <LCD_IO_WriteData>
 80011ba:	2006      	movs	r0, #6
 80011bc:	f000 f98c 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80011c0:	202c      	movs	r0, #44	; 0x2c
 80011c2:	f000 f9a5 	bl	8001510 <LCD_IO_WriteReg>
  LCD_Delay(200);
 80011c6:	20c8      	movs	r0, #200	; 0xc8
 80011c8:	f000 f9f4 	bl	80015b4 <LCD_Delay>
  LCD_IO_WriteReg(LCD_Reg);
 80011cc:	2026      	movs	r0, #38	; 0x26
 80011ce:	f000 f99f 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f000 f980 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80011d8:	20e0      	movs	r0, #224	; 0xe0
 80011da:	f000 f999 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80011de:	200f      	movs	r0, #15
 80011e0:	f000 f97a 	bl	80014d8 <LCD_IO_WriteData>
 80011e4:	2029      	movs	r0, #41	; 0x29
 80011e6:	f000 f977 	bl	80014d8 <LCD_IO_WriteData>
 80011ea:	2024      	movs	r0, #36	; 0x24
 80011ec:	f000 f974 	bl	80014d8 <LCD_IO_WriteData>
 80011f0:	200c      	movs	r0, #12
 80011f2:	f000 f971 	bl	80014d8 <LCD_IO_WriteData>
 80011f6:	200e      	movs	r0, #14
 80011f8:	f000 f96e 	bl	80014d8 <LCD_IO_WriteData>
 80011fc:	2009      	movs	r0, #9
 80011fe:	f000 f96b 	bl	80014d8 <LCD_IO_WriteData>
 8001202:	204e      	movs	r0, #78	; 0x4e
 8001204:	f000 f968 	bl	80014d8 <LCD_IO_WriteData>
 8001208:	2078      	movs	r0, #120	; 0x78
 800120a:	f000 f965 	bl	80014d8 <LCD_IO_WriteData>
 800120e:	203c      	movs	r0, #60	; 0x3c
 8001210:	f000 f962 	bl	80014d8 <LCD_IO_WriteData>
 8001214:	2009      	movs	r0, #9
 8001216:	f000 f95f 	bl	80014d8 <LCD_IO_WriteData>
 800121a:	2013      	movs	r0, #19
 800121c:	f000 f95c 	bl	80014d8 <LCD_IO_WriteData>
 8001220:	2005      	movs	r0, #5
 8001222:	f000 f959 	bl	80014d8 <LCD_IO_WriteData>
 8001226:	2017      	movs	r0, #23
 8001228:	f000 f956 	bl	80014d8 <LCD_IO_WriteData>
 800122c:	2011      	movs	r0, #17
 800122e:	f000 f953 	bl	80014d8 <LCD_IO_WriteData>
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f950 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001238:	20e1      	movs	r0, #225	; 0xe1
 800123a:	f000 f969 	bl	8001510 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f94a 	bl	80014d8 <LCD_IO_WriteData>
 8001244:	2016      	movs	r0, #22
 8001246:	f000 f947 	bl	80014d8 <LCD_IO_WriteData>
 800124a:	201b      	movs	r0, #27
 800124c:	f000 f944 	bl	80014d8 <LCD_IO_WriteData>
 8001250:	2004      	movs	r0, #4
 8001252:	f000 f941 	bl	80014d8 <LCD_IO_WriteData>
 8001256:	2011      	movs	r0, #17
 8001258:	f000 f93e 	bl	80014d8 <LCD_IO_WriteData>
 800125c:	2007      	movs	r0, #7
 800125e:	f000 f93b 	bl	80014d8 <LCD_IO_WriteData>
 8001262:	2031      	movs	r0, #49	; 0x31
 8001264:	f000 f938 	bl	80014d8 <LCD_IO_WriteData>
 8001268:	2033      	movs	r0, #51	; 0x33
 800126a:	f000 f935 	bl	80014d8 <LCD_IO_WriteData>
 800126e:	2042      	movs	r0, #66	; 0x42
 8001270:	f000 f932 	bl	80014d8 <LCD_IO_WriteData>
 8001274:	2005      	movs	r0, #5
 8001276:	f000 f92f 	bl	80014d8 <LCD_IO_WriteData>
 800127a:	200c      	movs	r0, #12
 800127c:	f000 f92c 	bl	80014d8 <LCD_IO_WriteData>
 8001280:	200a      	movs	r0, #10
 8001282:	f000 f929 	bl	80014d8 <LCD_IO_WriteData>
 8001286:	2028      	movs	r0, #40	; 0x28
 8001288:	f000 f926 	bl	80014d8 <LCD_IO_WriteData>
 800128c:	202f      	movs	r0, #47	; 0x2f
 800128e:	f000 f923 	bl	80014d8 <LCD_IO_WriteData>
 8001292:	200f      	movs	r0, #15
 8001294:	f000 f920 	bl	80014d8 <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8001298:	2011      	movs	r0, #17
 800129a:	f000 f939 	bl	8001510 <LCD_IO_WriteReg>
  LCD_Delay(200);
 800129e:	20c8      	movs	r0, #200	; 0xc8
 80012a0:	f000 f988 	bl	80015b4 <LCD_Delay>
  LCD_IO_WriteReg(LCD_Reg);
 80012a4:	2029      	movs	r0, #41	; 0x29
 80012a6:	f000 f933 	bl	8001510 <LCD_IO_WriteReg>
}
 80012aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LCD_IO_WriteReg(LCD_Reg);
 80012ae:	202c      	movs	r0, #44	; 0x2c
 80012b0:	f000 b92e 	b.w	8001510 <LCD_IO_WriteReg>

080012b4 <ili9341_ReadID>:
{
 80012b4:	b508      	push	{r3, lr}
  LCD_IO_Init();
 80012b6:	f000 f8b1 	bl	800141c <LCD_IO_Init>
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80012ba:	2103      	movs	r1, #3
 80012bc:	20d3      	movs	r0, #211	; 0xd3
 80012be:	f000 f943 	bl	8001548 <LCD_IO_ReadData>
}
 80012c2:	b280      	uxth	r0, r0
 80012c4:	bd08      	pop	{r3, pc}
	...

080012c8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80012c8:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80012ca:	4c21      	ldr	r4, [pc, #132]	; (8001350 <SPIx_Init+0x88>)
{
 80012cc:	b088      	sub	sp, #32
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80012ce:	4620      	mov	r0, r4
 80012d0:	f002 fbb2 	bl	8003a38 <HAL_SPI_GetState>
 80012d4:	2800      	cmp	r0, #0
 80012d6:	d138      	bne.n	800134a <SPIx_Init+0x82>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80012d8:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <SPIx_Init+0x8c>)
 80012da:	6023      	str	r3, [r4, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012dc:	2318      	movs	r3, #24
 80012de:	61e3      	str	r3, [r4, #28]
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial  = 7;
 80012e0:	2307      	movs	r3, #7
 80012e2:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80012e4:	f44f 7300 	mov.w	r3, #512	; 0x200
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80012e8:	e9c4 0004 	strd	r0, r0, [r4, #16]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80012ec:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80012ee:	f44f 7382 	mov.w	r3, #260	; 0x104
 80012f2:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80012f4:	4b18      	ldr	r3, [pc, #96]	; (8001358 <SPIx_Init+0x90>)
 80012f6:	9001      	str	r0, [sp, #4]
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80012f8:	60a0      	str	r0, [r4, #8]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80012fa:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80012fc:	60e0      	str	r0, [r4, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80012fe:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001300:	6260      	str	r0, [r4, #36]	; 0x24
  DISCOVERY_SPIx_CLK_ENABLE();
 8001302:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001304:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001308:	645a      	str	r2, [r3, #68]	; 0x44
 800130a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800130c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001310:	9201      	str	r2, [sp, #4]
 8001312:	9a01      	ldr	r2, [sp, #4]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001314:	9002      	str	r0, [sp, #8]
 8001316:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001318:	f042 0220 	orr.w	r2, r2, #32
 800131c:	631a      	str	r2, [r3, #48]	; 0x30
 800131e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001320:	f003 0320 	and.w	r3, r3, #32
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	9b02      	ldr	r3, [sp, #8]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001328:	f44f 7160 	mov.w	r1, #896	; 0x380
 800132c:	2302      	movs	r3, #2
 800132e:	e9cd 1303 	strd	r1, r3, [sp, #12]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001332:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8001334:	2001      	movs	r0, #1
 8001336:	2305      	movs	r3, #5
 8001338:	e9cd 0306 	strd	r0, r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800133c:	a903      	add	r1, sp, #12
 800133e:	4807      	ldr	r0, [pc, #28]	; (800135c <SPIx_Init+0x94>)
 8001340:	f001 f818 	bl	8002374 <HAL_GPIO_Init>
    HAL_SPI_Init(&SpiHandle);
 8001344:	4620      	mov	r0, r4
 8001346:	f002 f8cd 	bl	80034e4 <HAL_SPI_Init>
}
 800134a:	b008      	add	sp, #32
 800134c:	bd10      	pop	{r4, pc}
 800134e:	bf00      	nop
 8001350:	200149bc 	.word	0x200149bc
 8001354:	40015000 	.word	0x40015000
 8001358:	40023800 	.word	0x40023800
 800135c:	40021400 	.word	0x40021400

08001360 <SPIx_Write>:
{
 8001360:	b507      	push	{r0, r1, r2, lr}
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8001362:	4b09      	ldr	r3, [pc, #36]	; (8001388 <SPIx_Write+0x28>)
{
 8001364:	f8ad 0006 	strh.w	r0, [sp, #6]
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4808      	ldr	r0, [pc, #32]	; (800138c <SPIx_Write+0x2c>)
 800136c:	2201      	movs	r2, #1
 800136e:	f10d 0106 	add.w	r1, sp, #6
 8001372:	f002 f929 	bl	80035c8 <HAL_SPI_Transmit>
  if(status != HAL_OK)
 8001376:	b120      	cbz	r0, 8001382 <SPIx_Write+0x22>
  HAL_SPI_DeInit(&SpiHandle);
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <SPIx_Write+0x2c>)
 800137a:	f002 f90f 	bl	800359c <HAL_SPI_DeInit>
  SPIx_Init();
 800137e:	f7ff ffa3 	bl	80012c8 <SPIx_Init>
}
 8001382:	b003      	add	sp, #12
 8001384:	f85d fb04 	ldr.w	pc, [sp], #4
 8001388:	20000038 	.word	0x20000038
 800138c:	200149bc 	.word	0x200149bc

08001390 <BSP_PB_Init>:
{
 8001390:	b510      	push	{r4, lr}
 8001392:	b086      	sub	sp, #24
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8001394:	b950      	cbnz	r0, 80013ac <BSP_PB_Init+0x1c>
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <BSP_PB_Init+0x6c>)
 8001398:	9000      	str	r0, [sp, #0]
 800139a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800139c:	f042 0201 	orr.w	r2, r2, #1
 80013a0:	631a      	str	r2, [r3, #48]	; 0x30
 80013a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	9b00      	ldr	r3, [sp, #0]
  if (ButtonMode == BUTTON_MODE_GPIO)
 80013ac:	b971      	cbnz	r1, 80013cc <BSP_PB_Init+0x3c>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80013ae:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b0:	e9cd 3101 	strd	r3, r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013b4:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80013b6:	e9cd 3303 	strd	r3, r3, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <BSP_PB_Init+0x70>)
 80013bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80013c0:	a901      	add	r1, sp, #4
 80013c2:	68c0      	ldr	r0, [r0, #12]
 80013c4:	f000 ffd6 	bl	8002374 <HAL_GPIO_Init>
}
 80013c8:	b006      	add	sp, #24
 80013ca:	bd10      	pop	{r4, pc}
  if (ButtonMode == BUTTON_MODE_EXTI)
 80013cc:	2901      	cmp	r1, #1
 80013ce:	d1fb      	bne.n	80013c8 <BSP_PB_Init+0x38>
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80013d0:	2400      	movs	r4, #0
 80013d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <BSP_PB_Init+0x70>)
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80013dc:	9101      	str	r1, [sp, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80013de:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80013e2:	a901      	add	r1, sp, #4
 80013e4:	68c0      	ldr	r0, [r0, #12]
 80013e6:	f000 ffc5 	bl	8002374 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80013ea:	4622      	mov	r2, r4
 80013ec:	210f      	movs	r1, #15
 80013ee:	2006      	movs	r0, #6
 80013f0:	f000 fd62 	bl	8001eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80013f4:	2006      	movs	r0, #6
 80013f6:	f000 fd91 	bl	8001f1c <HAL_NVIC_EnableIRQ>
}
 80013fa:	e7e5      	b.n	80013c8 <BSP_PB_Init+0x38>
 80013fc:	40023800 	.word	0x40023800
 8001400:	20000038 	.word	0x20000038

08001404 <BSP_PB_GetState>:
{
 8001404:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <BSP_PB_GetState+0x14>)
 8001408:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800140c:	2101      	movs	r1, #1
 800140e:	68c0      	ldr	r0, [r0, #12]
 8001410:	f001 f938 	bl	8002684 <HAL_GPIO_ReadPin>
}
 8001414:	bd08      	pop	{r3, pc}
 8001416:	bf00      	nop
 8001418:	20000038 	.word	0x20000038

0800141c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800141e:	4b2a      	ldr	r3, [pc, #168]	; (80014c8 <LCD_IO_Init+0xac>)
 8001420:	f893 5058 	ldrb.w	r5, [r3, #88]	; 0x58
{
 8001424:	b089      	sub	sp, #36	; 0x24
  if(Is_LCD_IO_Initialized == 0)
 8001426:	2d00      	cmp	r5, #0
 8001428:	d14b      	bne.n	80014c2 <LCD_IO_Init+0xa6>
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800142a:	4c28      	ldr	r4, [pc, #160]	; (80014cc <LCD_IO_Init+0xb0>)
 800142c:	9500      	str	r5, [sp, #0]
    Is_LCD_IO_Initialized = 1; 
 800142e:	2601      	movs	r6, #1
 8001430:	f883 6058 	strb.w	r6, [r3, #88]	; 0x58
    LCD_WRX_GPIO_CLK_ENABLE();
 8001434:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001436:	4826      	ldr	r0, [pc, #152]	; (80014d0 <LCD_IO_Init+0xb4>)
    LCD_WRX_GPIO_CLK_ENABLE();
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	6323      	str	r3, [r4, #48]	; 0x30
 800143e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001440:	9505      	str	r5, [sp, #20]
    LCD_WRX_GPIO_CLK_ENABLE();
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	9300      	str	r3, [sp, #0]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001448:	2702      	movs	r7, #2
    LCD_WRX_GPIO_CLK_ENABLE();
 800144a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800144c:	9706      	str	r7, [sp, #24]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800144e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001452:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001454:	e9cd 3603 	strd	r3, r6, [sp, #12]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001458:	f000 ff8c 	bl	8002374 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800145c:	9501      	str	r5, [sp, #4]
 800145e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001460:	481b      	ldr	r0, [pc, #108]	; (80014d0 <LCD_IO_Init+0xb4>)
    LCD_RDX_GPIO_CLK_ENABLE();
 8001462:	f043 0308 	orr.w	r3, r3, #8
 8001466:	6323      	str	r3, [r4, #48]	; 0x30
 8001468:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001472:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001478:	e9cd 3603 	strd	r3, r6, [sp, #12]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800147c:	e9cd 5705 	strd	r5, r7, [sp, #20]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001480:	f000 ff78 	bl	8002374 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001484:	9502      	str	r5, [sp, #8]
 8001486:	6b23      	ldr	r3, [r4, #48]	; 0x30
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001488:	4812      	ldr	r0, [pc, #72]	; (80014d4 <LCD_IO_Init+0xb8>)
    LCD_NCS_GPIO_CLK_ENABLE();
 800148a:	f043 0304 	orr.w	r3, r3, #4
 800148e:	6323      	str	r3, [r4, #48]	; 0x30
 8001490:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001492:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001496:	2404      	movs	r4, #4
    LCD_NCS_GPIO_CLK_ENABLE();
 8001498:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800149a:	a903      	add	r1, sp, #12
    LCD_NCS_GPIO_CLK_ENABLE();
 800149c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800149e:	e9cd 4603 	strd	r4, r6, [sp, #12]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80014a2:	e9cd 5705 	strd	r5, r7, [sp, #20]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80014a6:	f000 ff65 	bl	8002374 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80014aa:	480a      	ldr	r0, [pc, #40]	; (80014d4 <LCD_IO_Init+0xb8>)
 80014ac:	462a      	mov	r2, r5
 80014ae:	4621      	mov	r1, r4
 80014b0:	f001 f8ee 	bl	8002690 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80014b4:	4807      	ldr	r0, [pc, #28]	; (80014d4 <LCD_IO_Init+0xb8>)
 80014b6:	4632      	mov	r2, r6
 80014b8:	4621      	mov	r1, r4
 80014ba:	f001 f8e9 	bl	8002690 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80014be:	f7ff ff03 	bl	80012c8 <SPIx_Init>
  }
}
 80014c2:	b009      	add	sp, #36	; 0x24
 80014c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200149bc 	.word	0x200149bc
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020c00 	.word	0x40020c00
 80014d4:	40020800 	.word	0x40020800

080014d8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80014d8:	b538      	push	{r3, r4, r5, lr}
  /* Set WRX to send data */
  LCD_WRX_HIGH();
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80014da:	4d0b      	ldr	r5, [pc, #44]	; (8001508 <LCD_IO_WriteData+0x30>)
{
 80014dc:	4604      	mov	r4, r0
  LCD_WRX_HIGH();
 80014de:	2201      	movs	r2, #1
 80014e0:	480a      	ldr	r0, [pc, #40]	; (800150c <LCD_IO_WriteData+0x34>)
 80014e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e6:	f001 f8d3 	bl	8002690 <HAL_GPIO_WritePin>
  LCD_CS_LOW();
 80014ea:	2200      	movs	r2, #0
 80014ec:	2104      	movs	r1, #4
 80014ee:	4628      	mov	r0, r5
 80014f0:	f001 f8ce 	bl	8002690 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80014f4:	4620      	mov	r0, r4
 80014f6:	f7ff ff33 	bl	8001360 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80014fa:	4628      	mov	r0, r5
 80014fc:	2201      	movs	r2, #1
}
 80014fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  LCD_CS_HIGH();
 8001502:	2104      	movs	r1, #4
 8001504:	f001 b8c4 	b.w	8002690 <HAL_GPIO_WritePin>
 8001508:	40020800 	.word	0x40020800
 800150c:	40020c00 	.word	0x40020c00

08001510 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8001510:	b538      	push	{r3, r4, r5, lr}
  /* Reset WRX to send command */
  LCD_WRX_LOW();
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001512:	4d0b      	ldr	r5, [pc, #44]	; (8001540 <LCD_IO_WriteReg+0x30>)
{
 8001514:	4604      	mov	r4, r0
  LCD_WRX_LOW();
 8001516:	2200      	movs	r2, #0
 8001518:	480a      	ldr	r0, [pc, #40]	; (8001544 <LCD_IO_WriteReg+0x34>)
 800151a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800151e:	f001 f8b7 	bl	8002690 <HAL_GPIO_WritePin>
  LCD_CS_LOW();
 8001522:	2200      	movs	r2, #0
 8001524:	2104      	movs	r1, #4
 8001526:	4628      	mov	r0, r5
 8001528:	f001 f8b2 	bl	8002690 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 800152c:	4620      	mov	r0, r4
 800152e:	f7ff ff17 	bl	8001360 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001532:	4628      	mov	r0, r5
 8001534:	2201      	movs	r2, #1
}
 8001536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  LCD_CS_HIGH();
 800153a:	2104      	movs	r1, #4
 800153c:	f001 b8a8 	b.w	8002690 <HAL_GPIO_WritePin>
 8001540:	40020800 	.word	0x40020800
 8001544:	40020c00 	.word	0x40020c00

08001548 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8001548:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800154a:	4605      	mov	r5, r0
 800154c:	460c      	mov	r4, r1
  uint32_t readvalue = 0;

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800154e:	4815      	ldr	r0, [pc, #84]	; (80015a4 <LCD_IO_ReadData+0x5c>)
 8001550:	2200      	movs	r2, #0
 8001552:	2104      	movs	r1, #4
 8001554:	f001 f89c 	bl	8002690 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001558:	2200      	movs	r2, #0
 800155a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800155e:	4812      	ldr	r0, [pc, #72]	; (80015a8 <LCD_IO_ReadData+0x60>)
 8001560:	f001 f896 	bl	8002690 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8001564:	4628      	mov	r0, r5
 8001566:	f7ff fefb 	bl	8001360 <SPIx_Write>
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800156a:	4b10      	ldr	r3, [pc, #64]	; (80015ac <LCD_IO_ReadData+0x64>)
 800156c:	4810      	ldr	r0, [pc, #64]	; (80015b0 <LCD_IO_ReadData+0x68>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4622      	mov	r2, r4
 8001572:	a901      	add	r1, sp, #4
 8001574:	f002 f9c4 	bl	8003900 <HAL_SPI_Receive>
  if(status != HAL_OK)
 8001578:	b120      	cbz	r0, 8001584 <LCD_IO_ReadData+0x3c>
  HAL_SPI_DeInit(&SpiHandle);
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <LCD_IO_ReadData+0x68>)
 800157c:	f002 f80e 	bl	800359c <HAL_SPI_DeInit>
  SPIx_Init();
 8001580:	f7ff fea2 	bl	80012c8 <SPIx_Init>
  
  readvalue = SPIx_Read(ReadSize);

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001584:	4808      	ldr	r0, [pc, #32]	; (80015a8 <LCD_IO_ReadData+0x60>)
  return readvalue;
 8001586:	9c01      	ldr	r4, [sp, #4]
  LCD_WRX_HIGH();
 8001588:	2201      	movs	r2, #1
 800158a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158e:	f001 f87f 	bl	8002690 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001592:	4804      	ldr	r0, [pc, #16]	; (80015a4 <LCD_IO_ReadData+0x5c>)
 8001594:	2201      	movs	r2, #1
 8001596:	2104      	movs	r1, #4
 8001598:	f001 f87a 	bl	8002690 <HAL_GPIO_WritePin>
  
  return readvalue;
}
 800159c:	4620      	mov	r0, r4
 800159e:	b003      	add	sp, #12
 80015a0:	bd30      	pop	{r4, r5, pc}
 80015a2:	bf00      	nop
 80015a4:	40020800 	.word	0x40020800
 80015a8:	40020c00 	.word	0x40020c00
 80015ac:	20000038 	.word	0x20000038
 80015b0:	200149bc 	.word	0x200149bc

080015b4 <LCD_Delay>:
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 80015b4:	f000 bc5a 	b.w	8001e6c <HAL_Delay>

080015b8 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80015b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80015bc:	4c15      	ldr	r4, [pc, #84]	; (8001614 <FillBuffer+0x5c>)
{
 80015be:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80015c2:	4616      	mov	r6, r2
 80015c4:	461f      	mov	r7, r3
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80015c6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80015ca:	2300      	movs	r3, #0
 80015cc:	e9c4 2301 	strd	r2, r3, [r4, #4]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80015d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80015d2:	60e3      	str	r3, [r4, #12]
{
 80015d4:	4680      	mov	r8, r0
  
  Dma2dHandler.Instance = DMA2D; 
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <FillBuffer+0x60>)
 80015d8:	6023      	str	r3, [r4, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80015da:	4620      	mov	r0, r4
{
 80015dc:	460d      	mov	r5, r1
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80015de:	f000 fdbd 	bl	800215c <HAL_DMA2D_Init>
 80015e2:	b998      	cbnz	r0, 800160c <FillBuffer+0x54>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80015e4:	4641      	mov	r1, r8
 80015e6:	4620      	mov	r0, r4
 80015e8:	f000 fe80 	bl	80022ec <HAL_DMA2D_ConfigLayer>
 80015ec:	b970      	cbnz	r0, 800160c <FillBuffer+0x54>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80015ee:	9700      	str	r7, [sp, #0]
 80015f0:	4633      	mov	r3, r6
 80015f2:	462a      	mov	r2, r5
 80015f4:	4649      	mov	r1, r9
 80015f6:	4620      	mov	r0, r4
 80015f8:	f000 fddc 	bl	80021b4 <HAL_DMA2D_Start>
 80015fc:	b930      	cbnz	r0, 800160c <FillBuffer+0x54>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 80015fe:	210a      	movs	r1, #10
 8001600:	4620      	mov	r0, r4
      }
    }
  } 
}
 8001602:	b003      	add	sp, #12
 8001604:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8001608:	f000 bdee 	b.w	80021e8 <HAL_DMA2D_PollForTransfer>
}
 800160c:	b003      	add	sp, #12
 800160e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001612:	bf00      	nop
 8001614:	20014a18 	.word	0x20014a18
 8001618:	4002b000 	.word	0x4002b000

0800161c <BSP_LCD_GetXSize>:
{
 800161c:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelWidth();
 800161e:	4b02      	ldr	r3, [pc, #8]	; (8001628 <BSP_LCD_GetXSize+0xc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001624:	4798      	blx	r3
}
 8001626:	bd08      	pop	{r3, pc}
 8001628:	2001f300 	.word	0x2001f300

0800162c <BSP_LCD_GetYSize>:
{
 800162c:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelHeight();
 800162e:	4b02      	ldr	r3, [pc, #8]	; (8001638 <BSP_LCD_GetYSize+0xc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001634:	4798      	blx	r3
}
 8001636:	bd08      	pop	{r3, pc}
 8001638:	2001f300 	.word	0x2001f300

0800163c <BSP_LCD_LayerDefaultInit>:
{     
 800163c:	b570      	push	{r4, r5, r6, lr}
 800163e:	b08e      	sub	sp, #56	; 0x38
  Layercfg.WindowX0 = 0;
 8001640:	2500      	movs	r5, #0
{     
 8001642:	460e      	mov	r6, r1
 8001644:	4604      	mov	r4, r0
  Layercfg.WindowX0 = 0;
 8001646:	9501      	str	r5, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001648:	f7ff ffe8 	bl	800161c <BSP_LCD_GetXSize>
  Layercfg.WindowY0 = 0;
 800164c:	e9cd 0502 	strd	r0, r5, [sp, #8]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001650:	f7ff ffec 	bl	800162c <BSP_LCD_GetYSize>
  Layercfg.Alpha = 255;
 8001654:	23ff      	movs	r3, #255	; 0xff
  Layercfg.Alpha0 = 0;
 8001656:	e9cd 3506 	strd	r3, r5, [sp, #24]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800165a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800165e:	2307      	movs	r3, #7
 8001660:	e9cd 2308 	strd	r2, r3, [sp, #32]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001664:	e9cd 0504 	strd	r0, r5, [sp, #16]
  Layercfg.Backcolor.Blue = 0;
 8001668:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Red = 0;
 800166c:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.FBStartAdress = FB_Address;
 8001670:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001672:	f7ff ffd3 	bl	800161c <BSP_LCD_GetXSize>
 8001676:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001678:	f7ff ffd8 	bl	800162c <BSP_LCD_GetYSize>
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 800167c:	4d0b      	ldr	r5, [pc, #44]	; (80016ac <BSP_LCD_LayerDefaultInit+0x70>)
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800167e:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8001680:	4622      	mov	r2, r4
 8001682:	a901      	add	r1, sp, #4
 8001684:	4628      	mov	r0, r5
 8001686:	f001 f9e1 	bl	8002a4c <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800168a:	4809      	ldr	r0, [pc, #36]	; (80016b0 <BSP_LCD_LayerDefaultInit+0x74>)
 800168c:	220c      	movs	r2, #12
 800168e:	fb02 0004 	mla	r0, r2, r4, r0
 8001692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001696:	6443      	str	r3, [r0, #68]	; 0x44
  DrawProp[LayerIndex].pFont     = &Font24;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <BSP_LCD_LayerDefaultInit+0x78>)
 800169a:	6483      	str	r3, [r0, #72]	; 0x48
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800169c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80016a0:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_LTDC_EnableDither(&LtdcHandler);
 80016a2:	4628      	mov	r0, r5
 80016a4:	f001 fa34 	bl	8002b10 <HAL_LTDC_EnableDither>
}
 80016a8:	b00e      	add	sp, #56	; 0x38
 80016aa:	bd70      	pop	{r4, r5, r6, pc}
 80016ac:	2001f258 	.word	0x2001f258
 80016b0:	20014a18 	.word	0x20014a18
 80016b4:	2000004c 	.word	0x2000004c

080016b8 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 80016b8:	4b01      	ldr	r3, [pc, #4]	; (80016c0 <BSP_LCD_SelectLayer+0x8>)
 80016ba:	6598      	str	r0, [r3, #88]	; 0x58
}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	20014a18 	.word	0x20014a18

080016c4 <BSP_LCD_SetLayerVisible>:
  if(state == ENABLE)
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <BSP_LCD_SetLayerVisible+0x24>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	01c0      	lsls	r0, r0, #7
 80016ca:	f102 0384 	add.w	r3, r2, #132	; 0x84
 80016ce:	2901      	cmp	r1, #1
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 80016d0:	58c1      	ldr	r1, [r0, r3]
 80016d2:	bf0c      	ite	eq
 80016d4:	f041 0101 	orreq.w	r1, r1, #1
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 80016d8:	f021 0101 	bicne.w	r1, r1, #1
 80016dc:	50c1      	str	r1, [r0, r3]
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 80016de:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80016e6:	4770      	bx	lr
 80016e8:	2001f258 	.word	0x2001f258

080016ec <BSP_LCD_SetColorKeying>:
{  
 80016ec:	b538      	push	{r3, r4, r5, lr}
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 80016ee:	4d06      	ldr	r5, [pc, #24]	; (8001708 <BSP_LCD_SetColorKeying+0x1c>)
{  
 80016f0:	4604      	mov	r4, r0
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 80016f2:	4602      	mov	r2, r0
 80016f4:	4628      	mov	r0, r5
 80016f6:	f001 f9d6 	bl	8002aa6 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 80016fa:	4621      	mov	r1, r4
 80016fc:	4628      	mov	r0, r5
}
 80016fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8001702:	f001 b9ed 	b.w	8002ae0 <HAL_LTDC_EnableColorKeying>
 8001706:	bf00      	nop
 8001708:	2001f258 	.word	0x2001f258

0800170c <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 800170c:	4a03      	ldr	r2, [pc, #12]	; (800171c <BSP_LCD_SetTextColor+0x10>)
 800170e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001710:	210c      	movs	r1, #12
 8001712:	fb01 2303 	mla	r3, r1, r3, r2
 8001716:	6418      	str	r0, [r3, #64]	; 0x40
}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	20014a18 	.word	0x20014a18

08001720 <BSP_LCD_SetBackColor>:
  DrawProp[ActiveLayer].BackColor = Color;
 8001720:	4a03      	ldr	r2, [pc, #12]	; (8001730 <BSP_LCD_SetBackColor+0x10>)
 8001722:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001724:	210c      	movs	r1, #12
 8001726:	fb01 2303 	mla	r3, r1, r3, r2
 800172a:	6458      	str	r0, [r3, #68]	; 0x44
}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20014a18 	.word	0x20014a18

08001734 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = pFonts;
 8001734:	4a03      	ldr	r2, [pc, #12]	; (8001744 <BSP_LCD_SetFont+0x10>)
 8001736:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001738:	210c      	movs	r1, #12
 800173a:	fb01 2303 	mla	r3, r1, r3, r2
 800173e:	6498      	str	r0, [r3, #72]	; 0x48
}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	20014a18 	.word	0x20014a18

08001748 <BSP_LCD_Clear>:
{ 
 8001748:	b530      	push	{r4, r5, lr}
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <BSP_LCD_Clear+0x38>)
 800174c:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <BSP_LCD_Clear+0x3c>)
 800174e:	6d9d      	ldr	r5, [r3, #88]	; 0x58
 8001750:	2334      	movs	r3, #52	; 0x34
 8001752:	fb03 2305 	mla	r3, r3, r5, r2
{ 
 8001756:	b085      	sub	sp, #20
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001758:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800175a:	9103      	str	r1, [sp, #12]
{ 
 800175c:	4604      	mov	r4, r0
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800175e:	f7ff ff5d 	bl	800161c <BSP_LCD_GetXSize>
 8001762:	9002      	str	r0, [sp, #8]
 8001764:	f7ff ff62 	bl	800162c <BSP_LCD_GetYSize>
 8001768:	4603      	mov	r3, r0
 800176a:	2000      	movs	r0, #0
 800176c:	9000      	str	r0, [sp, #0]
 800176e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8001772:	9401      	str	r4, [sp, #4]
 8001774:	4628      	mov	r0, r5
 8001776:	f7ff ff1f 	bl	80015b8 <FillBuffer>
}
 800177a:	b005      	add	sp, #20
 800177c:	bd30      	pop	{r4, r5, pc}
 800177e:	bf00      	nop
 8001780:	20014a18 	.word	0x20014a18
 8001784:	2001f258 	.word	0x2001f258

08001788 <BSP_LCD_FillRect>:
{
 8001788:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800178c:	4d12      	ldr	r5, [pc, #72]	; (80017d8 <BSP_LCD_FillRect+0x50>)
{
 800178e:	9303      	str	r3, [sp, #12]
 8001790:	4616      	mov	r6, r2
 8001792:	460c      	mov	r4, r1
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001794:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8001796:	4911      	ldr	r1, [pc, #68]	; (80017dc <BSP_LCD_FillRect+0x54>)
{
 8001798:	4681      	mov	r9, r0
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800179a:	2034      	movs	r0, #52	; 0x34
 800179c:	fb00 1202 	mla	r2, r0, r2, r1
 80017a0:	f8d2 805c 	ldr.w	r8, [r2, #92]	; 0x5c
 80017a4:	f7ff ff3a 	bl	800161c <BSP_LCD_GetXSize>
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80017a8:	6daf      	ldr	r7, [r5, #88]	; 0x58
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80017aa:	4682      	mov	sl, r0
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80017ac:	f7ff ff36 	bl	800161c <BSP_LCD_GetXSize>
 80017b0:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80017b2:	9b03      	ldr	r3, [sp, #12]
 80017b4:	210c      	movs	r1, #12
 80017b6:	fb01 5502 	mla	r5, r1, r2, r5
 80017ba:	1b80      	subs	r0, r0, r6
 80017bc:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80017be:	9201      	str	r2, [sp, #4]
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80017c0:	fb0a 9404 	mla	r4, sl, r4, r9
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80017c4:	9000      	str	r0, [sp, #0]
 80017c6:	4632      	mov	r2, r6
 80017c8:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 80017cc:	4638      	mov	r0, r7
 80017ce:	f7ff fef3 	bl	80015b8 <FillBuffer>
}
 80017d2:	b004      	add	sp, #16
 80017d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017d8:	20014a18 	.word	0x20014a18
 80017dc:	2001f258 	.word	0x2001f258

080017e0 <BSP_LCD_DisplayOn>:
  if(LcdDrv->DisplayOn != NULL)
 80017e0:	4b02      	ldr	r3, [pc, #8]	; (80017ec <BSP_LCD_DisplayOn+0xc>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	b103      	cbz	r3, 80017ea <BSP_LCD_DisplayOn+0xa>
    LcdDrv->DisplayOn();
 80017e8:	4718      	bx	r3
}
 80017ea:	4770      	bx	lr
 80017ec:	2001f300 	.word	0x2001f300

080017f0 <BSP_LCD_MspInit>:
{
 80017f0:	b530      	push	{r4, r5, lr}
 80017f2:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
 80017f4:	4b49      	ldr	r3, [pc, #292]	; (800191c <BSP_LCD_MspInit+0x12c>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80017f6:	4d4a      	ldr	r5, [pc, #296]	; (8001920 <BSP_LCD_MspInit+0x130>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80017f8:	484a      	ldr	r0, [pc, #296]	; (8001924 <BSP_LCD_MspInit+0x134>)
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80017fa:	4c4b      	ldr	r4, [pc, #300]	; (8001928 <BSP_LCD_MspInit+0x138>)
  __HAL_RCC_LTDC_CLK_ENABLE();
 80017fc:	2200      	movs	r2, #0
 80017fe:	9201      	str	r2, [sp, #4]
 8001800:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001802:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8001806:	6459      	str	r1, [r3, #68]	; 0x44
 8001808:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800180a:	f001 6180 	and.w	r1, r1, #67108864	; 0x4000000
 800180e:	9101      	str	r1, [sp, #4]
 8001810:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8001812:	9202      	str	r2, [sp, #8]
 8001814:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001816:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800181a:	6319      	str	r1, [r3, #48]	; 0x30
 800181c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800181e:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 8001822:	9102      	str	r1, [sp, #8]
 8001824:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	9203      	str	r2, [sp, #12]
 8001828:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800182a:	f041 0101 	orr.w	r1, r1, #1
 800182e:	6319      	str	r1, [r3, #48]	; 0x30
 8001830:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001832:	f001 0101 	and.w	r1, r1, #1
 8001836:	9103      	str	r1, [sp, #12]
 8001838:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	9204      	str	r2, [sp, #16]
 800183c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800183e:	f041 0102 	orr.w	r1, r1, #2
 8001842:	6319      	str	r1, [r3, #48]	; 0x30
 8001844:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001846:	f001 0102 	and.w	r1, r1, #2
 800184a:	9104      	str	r1, [sp, #16]
 800184c:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	9205      	str	r2, [sp, #20]
 8001850:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001852:	f041 0104 	orr.w	r1, r1, #4
 8001856:	6319      	str	r1, [r3, #48]	; 0x30
 8001858:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800185a:	f001 0104 	and.w	r1, r1, #4
 800185e:	9105      	str	r1, [sp, #20]
 8001860:	9905      	ldr	r1, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001862:	9206      	str	r2, [sp, #24]
 8001864:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001866:	f041 0108 	orr.w	r1, r1, #8
 800186a:	6319      	str	r1, [r3, #48]	; 0x30
 800186c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800186e:	f001 0108 	and.w	r1, r1, #8
 8001872:	9106      	str	r1, [sp, #24]
 8001874:	9906      	ldr	r1, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001876:	9207      	str	r2, [sp, #28]
 8001878:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800187a:	f041 0120 	orr.w	r1, r1, #32
 800187e:	6319      	str	r1, [r3, #48]	; 0x30
 8001880:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001882:	f001 0120 	and.w	r1, r1, #32
 8001886:	9107      	str	r1, [sp, #28]
 8001888:	9907      	ldr	r1, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800188a:	9208      	str	r2, [sp, #32]
 800188c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800188e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001892:	6319      	str	r1, [r3, #48]	; 0x30
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800189a:	9308      	str	r3, [sp, #32]
 800189c:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800189e:	f641 0158 	movw	r1, #6232	; 0x1858
 80018a2:	2302      	movs	r3, #2
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80018a4:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80018a8:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80018ac:	230e      	movs	r3, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80018ae:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80018b0:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80018b2:	f000 fd5f 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80018b6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018ba:	a909      	add	r1, sp, #36	; 0x24
 80018bc:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80018be:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018c0:	f000 fd58 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80018c4:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80018c8:	a909      	add	r1, sp, #36	; 0x24
 80018ca:	4818      	ldr	r0, [pc, #96]	; (800192c <BSP_LCD_MspInit+0x13c>)
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80018cc:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80018ce:	f000 fd51 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80018d2:	2348      	movs	r3, #72	; 0x48
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80018d4:	a909      	add	r1, sp, #36	; 0x24
 80018d6:	4816      	ldr	r0, [pc, #88]	; (8001930 <BSP_LCD_MspInit+0x140>)
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80018d8:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80018da:	f000 fd4b 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80018de:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80018e2:	a909      	add	r1, sp, #36	; 0x24
 80018e4:	4813      	ldr	r0, [pc, #76]	; (8001934 <BSP_LCD_MspInit+0x144>)
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80018e6:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80018e8:	f000 fd44 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80018ec:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80018f0:	a909      	add	r1, sp, #36	; 0x24
 80018f2:	4620      	mov	r0, r4
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80018f4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80018f6:	f000 fd3d 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80018fa:	2303      	movs	r3, #3
 80018fc:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018fe:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001900:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001902:	4628      	mov	r0, r5
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001904:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001906:	f000 fd35 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800190a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800190e:	a909      	add	r1, sp, #36	; 0x24
 8001910:	4620      	mov	r0, r4
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001912:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001914:	f000 fd2e 	bl	8002374 <HAL_GPIO_Init>
}
 8001918:	b00f      	add	sp, #60	; 0x3c
 800191a:	bd30      	pop	{r4, r5, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	40020400 	.word	0x40020400
 8001924:	40020000 	.word	0x40020000
 8001928:	40021800 	.word	0x40021800
 800192c:	40020800 	.word	0x40020800
 8001930:	40020c00 	.word	0x40020c00
 8001934:	40021400 	.word	0x40021400

08001938 <BSP_LCD_Init>:
{ 
 8001938:	b570      	push	{r4, r5, r6, lr}
    LtdcHandler.Instance = LTDC;
 800193a:	4c21      	ldr	r4, [pc, #132]	; (80019c0 <BSP_LCD_Init+0x88>)
 800193c:	4b21      	ldr	r3, [pc, #132]	; (80019c4 <BSP_LCD_Init+0x8c>)
 800193e:	6023      	str	r3, [r4, #0]
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8001940:	2109      	movs	r1, #9
 8001942:	2301      	movs	r3, #1
 8001944:	e9c4 1305 	strd	r1, r3, [r4, #20]
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8001948:	201d      	movs	r0, #29
 800194a:	2303      	movs	r3, #3
 800194c:	e9c4 0307 	strd	r0, r3, [r4, #28]
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8001950:	f240 150d 	movw	r5, #269	; 0x10d
 8001954:	f240 1343 	movw	r3, #323	; 0x143
 8001958:	e9c4 5309 	strd	r5, r3, [r4, #36]	; 0x24
    LtdcHandler.Init.TotalHeigh = 327;
 800195c:	f240 1617 	movw	r6, #279	; 0x117
 8001960:	f240 1347 	movw	r3, #327	; 0x147
 8001964:	e9c4 630b 	strd	r6, r3, [r4, #44]	; 0x2c
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001968:	4e17      	ldr	r6, [pc, #92]	; (80019c8 <BSP_LCD_Init+0x90>)
 800196a:	2308      	movs	r3, #8
 800196c:	65f3      	str	r3, [r6, #92]	; 0x5c
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800196e:	23c0      	movs	r3, #192	; 0xc0
 8001970:	66f3      	str	r3, [r6, #108]	; 0x6c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001972:	2304      	movs	r3, #4
    LtdcHandler.Init.Backcolor.Blue= 0;
 8001974:	2500      	movs	r5, #0
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001976:	6773      	str	r3, [r6, #116]	; 0x74
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8001978:	f106 005c 	add.w	r0, r6, #92	; 0x5c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800197c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001980:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
    LtdcHandler.Init.Backcolor.Blue= 0;
 8001984:	86a5      	strh	r5, [r4, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Red= 0;
 8001986:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 800198a:	f001 fb8d 	bl	80030a8 <HAL_RCCEx_PeriphCLKConfig>
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800198e:	e9c4 5501 	strd	r5, r5, [r4, #4]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001992:	e9c4 5503 	strd	r5, r5, [r4, #12]
    BSP_LCD_MspInit();
 8001996:	f7ff ff2b 	bl	80017f0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800199a:	4620      	mov	r0, r4
 800199c:	f000 ffea 	bl	8002974 <HAL_LTDC_Init>
    LcdDrv = &ili9341_drv;
 80019a0:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <BSP_LCD_Init+0x94>)
 80019a2:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <BSP_LCD_Init+0x98>)
 80019a4:	6013      	str	r3, [r2, #0]
    LcdDrv->Init();
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4798      	blx	r3
    BSP_SDRAM_Init();
 80019aa:	f000 f9f5 	bl	8001d98 <BSP_SDRAM_Init>
  DrawProp[ActiveLayer].pFont = pFonts;
 80019ae:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80019b0:	220c      	movs	r2, #12
 80019b2:	fb02 6603 	mla	r6, r2, r3, r6
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <BSP_LCD_Init+0x9c>)
 80019b8:	64b3      	str	r3, [r6, #72]	; 0x48
}  
 80019ba:	4628      	mov	r0, r5
 80019bc:	bd70      	pop	{r4, r5, r6, pc}
 80019be:	bf00      	nop
 80019c0:	2001f258 	.word	0x2001f258
 80019c4:	40016800 	.word	0x40016800
 80019c8:	20014a18 	.word	0x20014a18
 80019cc:	2001f300 	.word	0x2001f300
 80019d0:	20000000 	.word	0x20000000
 80019d4:	2000004c 	.word	0x2000004c

080019d8 <BSP_LCD_DrawPixel>:
{
 80019d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <BSP_LCD_DrawPixel+0x24>)
{
 80019dc:	4615      	mov	r5, r2
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e0:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <BSP_LCD_DrawPixel+0x28>)
{
 80019e2:	460c      	mov	r4, r1
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019e4:	2134      	movs	r1, #52	; 0x34
 80019e6:	fb01 2303 	mla	r3, r1, r3, r2
{
 80019ea:	4606      	mov	r6, r0
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80019ec:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 80019ee:	f7ff fe15 	bl	800161c <BSP_LCD_GetXSize>
 80019f2:	fb00 6004 	mla	r0, r0, r4, r6
 80019f6:	f847 5020 	str.w	r5, [r7, r0, lsl #2]
}
 80019fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019fc:	20014a18 	.word	0x20014a18
 8001a00:	2001f258 	.word	0x2001f258

08001a04 <BSP_LCD_DisplayChar>:
{
 8001a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a08:	4f2f      	ldr	r7, [pc, #188]	; (8001ac8 <BSP_LCD_DisplayChar+0xc4>)
{
 8001a0a:	b087      	sub	sp, #28
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
{
 8001a0e:	e9cd 0101 	strd	r0, r1, [sp, #4]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a12:	210c      	movs	r1, #12
 8001a14:	fb01 7303 	mla	r3, r1, r3, r7
 8001a18:	f1a2 0520 	sub.w	r5, r2, #32
 8001a1c:	6c99      	ldr	r1, [r3, #72]	; 0x48
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001a1e:	f8b1 b004 	ldrh.w	fp, [r1, #4]
 8001a22:	f8b1 a006 	ldrh.w	sl, [r1, #6]
 8001a26:	680a      	ldr	r2, [r1, #0]
 8001a28:	f10b 0607 	add.w	r6, fp, #7
 8001a2c:	10f6      	asrs	r6, r6, #3
  offset = 8 *((width + 7)/8) -  width ;
 8001a2e:	ebcb 00c6 	rsb	r0, fp, r6, lsl #3
 8001a32:	b2c3      	uxtb	r3, r0
 8001a34:	9300      	str	r3, [sp, #0]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001a36:	fb0a f505 	mul.w	r5, sl, r5
      if(line & (1 << (width- j + offset- 1))) 
 8001a3a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8001a3e:	fb06 2505 	mla	r5, r6, r5, r2
  for(i = 0; i < height; i++)
 8001a42:	f04f 0900 	mov.w	r9, #0
      if(line & (1 << (width- j + offset- 1))) 
 8001a46:	9304      	str	r3, [sp, #16]
 8001a48:	9b02      	ldr	r3, [sp, #8]
  for(i = 0; i < height; i++)
 8001a4a:	45d1      	cmp	r9, sl
 8001a4c:	eb03 0109 	add.w	r1, r3, r9
 8001a50:	b289      	uxth	r1, r1
 8001a52:	d302      	bcc.n	8001a5a <BSP_LCD_DisplayChar+0x56>
}
 8001a54:	b007      	add	sp, #28
 8001a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch(((width + 7)/8))
 8001a5a:	2e01      	cmp	r6, #1
 8001a5c:	782c      	ldrb	r4, [r5, #0]
 8001a5e:	d004      	beq.n	8001a6a <BSP_LCD_DisplayChar+0x66>
 8001a60:	2e02      	cmp	r6, #2
 8001a62:	d10e      	bne.n	8001a82 <BSP_LCD_DisplayChar+0x7e>
      line =  (pchar[0]<< 8) | pchar[1];
 8001a64:	882c      	ldrh	r4, [r5, #0]
 8001a66:	ba64      	rev16	r4, r4
 8001a68:	b2a4      	uxth	r4, r4
      if(line & (1 << (width- j + offset- 1))) 
 8001a6a:	9b04      	ldr	r3, [sp, #16]
 8001a6c:	9a00      	ldr	r2, [sp, #0]
 8001a6e:	4413      	add	r3, r2
    for (j = 0; j < width; j++)
 8001a70:	f04f 0800 	mov.w	r8, #0
      if(line & (1 << (width- j + offset- 1))) 
 8001a74:	9303      	str	r3, [sp, #12]
    for (j = 0; j < width; j++)
 8001a76:	45c3      	cmp	fp, r8
 8001a78:	d80a      	bhi.n	8001a90 <BSP_LCD_DisplayChar+0x8c>
  for(i = 0; i < height; i++)
 8001a7a:	f109 0901 	add.w	r9, r9, #1
 8001a7e:	4435      	add	r5, r6
 8001a80:	e7e2      	b.n	8001a48 <BSP_LCD_DisplayChar+0x44>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8001a82:	786a      	ldrb	r2, [r5, #1]
 8001a84:	0424      	lsls	r4, r4, #16
 8001a86:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 8001a8a:	78aa      	ldrb	r2, [r5, #2]
 8001a8c:	4314      	orrs	r4, r2
      break;
 8001a8e:	e7ec      	b.n	8001a6a <BSP_LCD_DisplayChar+0x66>
      if(line & (1 << (width- j + offset- 1))) 
 8001a90:	9b01      	ldr	r3, [sp, #4]
 8001a92:	6dba      	ldr	r2, [r7, #88]	; 0x58
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001a94:	9105      	str	r1, [sp, #20]
 8001a96:	eb03 0008 	add.w	r0, r3, r8
      if(line & (1 << (width- j + offset- 1))) 
 8001a9a:	9b03      	ldr	r3, [sp, #12]
 8001a9c:	f04f 0c01 	mov.w	ip, #1
 8001aa0:	eba3 0e08 	sub.w	lr, r3, r8
 8001aa4:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001aa8:	ea1c 0f04 	tst.w	ip, r4
 8001aac:	f04f 0c0c 	mov.w	ip, #12
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001ab0:	fb0c 7202 	mla	r2, ip, r2, r7
 8001ab4:	b280      	uxth	r0, r0
 8001ab6:	bf14      	ite	ne
 8001ab8:	6c12      	ldrne	r2, [r2, #64]	; 0x40
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001aba:	6c52      	ldreq	r2, [r2, #68]	; 0x44
 8001abc:	f7ff ff8c 	bl	80019d8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001ac0:	f108 0801 	add.w	r8, r8, #1
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001ac4:	9905      	ldr	r1, [sp, #20]
    for (j = 0; j < width; j++)
 8001ac6:	e7d6      	b.n	8001a76 <BSP_LCD_DisplayChar+0x72>
 8001ac8:	20014a18 	.word	0x20014a18

08001acc <BSP_LCD_DisplayStringAt>:
{
 8001acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	4606      	mov	r6, r0
 8001ad4:	4688      	mov	r8, r1
 8001ad6:	4615      	mov	r5, r2
  uint8_t  *ptr = pText;
 8001ad8:	4613      	mov	r3, r2
 8001ada:	461c      	mov	r4, r3
  while (*ptr++) size ++ ;
 8001adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001ae0:	2a00      	cmp	r2, #0
 8001ae2:	d1fa      	bne.n	8001ada <BSP_LCD_DisplayStringAt+0xe>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001ae4:	4f23      	ldr	r7, [pc, #140]	; (8001b74 <BSP_LCD_DisplayStringAt+0xa8>)
 8001ae6:	f7ff fd99 	bl	800161c <BSP_LCD_GetXSize>
 8001aea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001aec:	220c      	movs	r2, #12
 8001aee:	fb02 7303 	mla	r3, r2, r3, r7
  switch (mode)
 8001af2:	f1b9 0f01 	cmp.w	r9, #1
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001af8:	889a      	ldrh	r2, [r3, #4]
 8001afa:	fbb0 f0f2 	udiv	r0, r0, r2
  switch (mode)
 8001afe:	d01b      	beq.n	8001b38 <BSP_LCD_DisplayStringAt+0x6c>
 8001b00:	f1b9 0f02 	cmp.w	r9, #2
 8001b04:	d01f      	beq.n	8001b46 <BSP_LCD_DisplayStringAt+0x7a>
 8001b06:	3d01      	subs	r5, #1
  uint8_t  *ptr = pText;
 8001b08:	f04f 0900 	mov.w	r9, #0
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001b0c:	f04f 0a0c 	mov.w	sl, #12
 8001b10:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 8001b14:	3c00      	subs	r4, #0
 8001b16:	bf18      	it	ne
 8001b18:	2401      	movne	r4, #1
 8001b1a:	f7ff fd7f 	bl	800161c <BSP_LCD_GetXSize>
 8001b1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b20:	fb0a 7303 	mla	r3, sl, r3, r7
 8001b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b26:	889b      	ldrh	r3, [r3, #4]
 8001b28:	fb03 0019 	mls	r0, r3, r9, r0
 8001b2c:	b280      	uxth	r0, r0
 8001b2e:	4298      	cmp	r0, r3
 8001b30:	d300      	bcc.n	8001b34 <BSP_LCD_DisplayStringAt+0x68>
 8001b32:	b96c      	cbnz	r4, 8001b50 <BSP_LCD_DisplayStringAt+0x84>
}
 8001b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001b38:	1b2c      	subs	r4, r5, r4
 8001b3a:	4420      	add	r0, r4
 8001b3c:	4350      	muls	r0, r2
 8001b3e:	eb06 0050 	add.w	r0, r6, r0, lsr #1
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001b42:	b286      	uxth	r6, r0
      break;
 8001b44:	e7df      	b.n	8001b06 <BSP_LCD_DisplayStringAt+0x3a>
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001b46:	1b2c      	subs	r4, r5, r4
 8001b48:	4404      	add	r4, r0
 8001b4a:	fb14 6002 	smlabb	r0, r4, r2, r6
 8001b4e:	e7f8      	b.n	8001b42 <BSP_LCD_DisplayStringAt+0x76>
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8001b50:	4630      	mov	r0, r6
 8001b52:	782a      	ldrb	r2, [r5, #0]
 8001b54:	4641      	mov	r1, r8
 8001b56:	f7ff ff55 	bl	8001a04 <BSP_LCD_DisplayChar>
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001b5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b5c:	fb0a 7303 	mla	r3, sl, r3, r7
    i++;
 8001b60:	f109 0901 	add.w	r9, r9, #1
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b66:	8898      	ldrh	r0, [r3, #4]
 8001b68:	4430      	add	r0, r6
 8001b6a:	b286      	uxth	r6, r0
    i++;
 8001b6c:	fa1f f989 	uxth.w	r9, r9
 8001b70:	e7ce      	b.n	8001b10 <BSP_LCD_DisplayStringAt+0x44>
 8001b72:	bf00      	nop
 8001b74:	20014a18 	.word	0x20014a18

08001b78 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001b78:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8001b7c:	4c21      	ldr	r4, [pc, #132]	; (8001c04 <BSP_SDRAM_Initialization_sequence+0x8c>)
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001b7e:	f104 0510 	add.w	r5, r4, #16
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b82:	2601      	movs	r6, #1
  __IO uint32_t tmpmrd =0;
 8001b84:	f04f 0800 	mov.w	r8, #0
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b88:	2708      	movs	r7, #8
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001b8a:	4621      	mov	r1, r4
{
 8001b8c:	4681      	mov	r9, r0
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001b8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b92:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001b94:	e9c4 6700 	strd	r6, r7, [r4]
  Command.ModeRegisterDefinition  = 0;
 8001b98:	e9c4 6802 	strd	r6, r8, [r4, #8]
  __IO uint32_t tmpmrd =0;
 8001b9c:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001ba0:	f001 fbcc 	bl	800333c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001ba4:	4630      	mov	r0, r6
 8001ba6:	f000 f961 	bl	8001e6c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8001baa:	2302      	movs	r3, #2
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8001bac:	4621      	mov	r1, r4
 8001bae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bb2:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001bb4:	e9c4 3700 	strd	r3, r7, [r4]
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
 8001bb8:	f04f 0a04 	mov.w	sl, #4
  Command.ModeRegisterDefinition  = 0;
 8001bbc:	e9c4 6802 	strd	r6, r8, [r4, #8]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8001bc0:	f001 fbbc 	bl	800333c <HAL_SDRAM_SendCommand>
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001bc4:	2303      	movs	r3, #3
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bcc:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001bce:	e9c4 3700 	strd	r3, r7, [r4]
  Command.ModeRegisterDefinition  = 0;
 8001bd2:	e9c4 a802 	strd	sl, r8, [r4, #8]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001bd6:	f001 fbb1 	bl	800333c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8001bda:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001bde:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = tmpmrd;
 8001be0:	9b01      	ldr	r3, [sp, #4]
  Command.AutoRefreshNumber       = 1;
 8001be2:	60a6      	str	r6, [r4, #8]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001be4:	4621      	mov	r1, r4
 8001be6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bea:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001bec:	e9c4 a700 	strd	sl, r7, [r4]
  Command.ModeRegisterDefinition  = tmpmrd;
 8001bf0:	60e3      	str	r3, [r4, #12]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8001bf2:	f001 fba3 	bl	800333c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	4628      	mov	r0, r5
}
 8001bfa:	b002      	add	sp, #8
 8001bfc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8001c00:	f001 bbb3 	b.w	800336a <HAL_SDRAM_ProgramRefreshRate>
 8001c04:	20014aa4 	.word	0x20014aa4

08001c08 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8001c08:	b570      	push	{r4, r5, r6, lr}
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8001c0a:	4606      	mov	r6, r0
{
 8001c0c:	b08e      	sub	sp, #56	; 0x38
  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8001c0e:	2800      	cmp	r0, #0
 8001c10:	f000 80ad 	beq.w	8001d6e <BSP_SDRAM_MspInit+0x166>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001c14:	4b57      	ldr	r3, [pc, #348]	; (8001d74 <BSP_SDRAM_MspInit+0x16c>)
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8001c16:	4858      	ldr	r0, [pc, #352]	; (8001d78 <BSP_SDRAM_MspInit+0x170>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8001c18:	2400      	movs	r4, #0
 8001c1a:	9401      	str	r4, [sp, #4]
 8001c1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c1e:	f042 0201 	orr.w	r2, r2, #1
 8001c22:	639a      	str	r2, [r3, #56]	; 0x38
 8001c24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c26:	f002 0201 	and.w	r2, r2, #1
 8001c2a:	9201      	str	r2, [sp, #4]
 8001c2c:	9a01      	ldr	r2, [sp, #4]
  __DMAx_CLK_ENABLE();
 8001c2e:	9402      	str	r4, [sp, #8]
 8001c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c32:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001c36:	631a      	str	r2, [r3, #48]	; 0x30
 8001c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c3a:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001c3e:	9202      	str	r2, [sp, #8]
 8001c40:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c42:	9403      	str	r4, [sp, #12]
 8001c44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c46:	f042 0202 	orr.w	r2, r2, #2
 8001c4a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c4e:	f002 0202 	and.w	r2, r2, #2
 8001c52:	9203      	str	r2, [sp, #12]
 8001c54:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c56:	9404      	str	r4, [sp, #16]
 8001c58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c5a:	f042 0204 	orr.w	r2, r2, #4
 8001c5e:	631a      	str	r2, [r3, #48]	; 0x30
 8001c60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c62:	f002 0204 	and.w	r2, r2, #4
 8001c66:	9204      	str	r2, [sp, #16]
 8001c68:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6a:	9405      	str	r4, [sp, #20]
 8001c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c6e:	f042 0208 	orr.w	r2, r2, #8
 8001c72:	631a      	str	r2, [r3, #48]	; 0x30
 8001c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c76:	f002 0208 	and.w	r2, r2, #8
 8001c7a:	9205      	str	r2, [sp, #20]
 8001c7c:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c7e:	9406      	str	r4, [sp, #24]
 8001c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c82:	f042 0210 	orr.w	r2, r2, #16
 8001c86:	631a      	str	r2, [r3, #48]	; 0x30
 8001c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c8a:	f002 0210 	and.w	r2, r2, #16
 8001c8e:	9206      	str	r2, [sp, #24]
 8001c90:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c92:	9407      	str	r4, [sp, #28]
 8001c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c96:	f042 0220 	orr.w	r2, r2, #32
 8001c9a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c9e:	f002 0220 	and.w	r2, r2, #32
 8001ca2:	9207      	str	r2, [sp, #28]
 8001ca4:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ca6:	9408      	str	r4, [sp, #32]
 8001ca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001caa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cae:	631a      	str	r2, [r3, #48]	; 0x30
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb6:	9308      	str	r3, [sp, #32]
 8001cb8:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001cbc:	e9cd 430b 	strd	r4, r3, [sp, #44]	; 0x2c
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8001cc0:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8001cc2:	230c      	movs	r3, #12
 8001cc4:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8001cc6:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8001cc8:	2360      	movs	r3, #96	; 0x60
 8001cca:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8001ccc:	f000 fb52 	bl	8002374 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8001cd0:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8001cd2:	482a      	ldr	r0, [pc, #168]	; (8001d7c <BSP_SDRAM_MspInit+0x174>)
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8001cd4:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8001cd6:	a909      	add	r1, sp, #36	; 0x24
 8001cd8:	f000 fb4c 	bl	8002374 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8001cdc:	f24c 7303 	movw	r3, #50947	; 0xc703
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001ce0:	4827      	ldr	r0, [pc, #156]	; (8001d80 <BSP_SDRAM_MspInit+0x178>)
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8001ce2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001ce4:	a909      	add	r1, sp, #36	; 0x24
 8001ce6:	f000 fb45 	bl	8002374 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8001cea:	f64f 7383 	movw	r3, #65411	; 0xff83
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001cee:	4825      	ldr	r0, [pc, #148]	; (8001d84 <BSP_SDRAM_MspInit+0x17c>)
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8001cf0:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001cf2:	a909      	add	r1, sp, #36	; 0x24
 8001cf4:	f000 fb3e 	bl	8002374 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8001cf8:	f64f 033f 	movw	r3, #63551	; 0xf83f
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001cfc:	4822      	ldr	r0, [pc, #136]	; (8001d88 <BSP_SDRAM_MspInit+0x180>)
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8001cfe:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8001d00:	a909      	add	r1, sp, #36	; 0x24
 8001d02:	f000 fb37 	bl	8002374 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8001d06:	f248 1333 	movw	r3, #33075	; 0x8133
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001d0a:	4820      	ldr	r0, [pc, #128]	; (8001d8c <BSP_SDRAM_MspInit+0x184>)
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8001d0c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001d0e:	a909      	add	r1, sp, #36	; 0x24
 8001d10:	f000 fb30 	bl	8002374 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <BSP_SDRAM_MspInit+0x188>)
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8001d16:	2180      	movs	r1, #128	; 0x80
 8001d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d1c:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d20:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001d24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d28:	e9c3 0215 	strd	r0, r2, [r3, #84]	; 0x54
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001d2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8001d30:	e9c3 2417 	strd	r2, r4, [r3, #92]	; 0x5c
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8001d34:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8001d38:	461d      	mov	r5, r3
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001d3a:	e9c3 2419 	strd	r2, r4, [r3, #100]	; 0x64
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001d3e:	2203      	movs	r2, #3
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001d40:	e9c3 241b 	strd	r2, r4, [r3, #108]	; 0x6c
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8001d44:	4a13      	ldr	r2, [pc, #76]	; (8001d94 <BSP_SDRAM_MspInit+0x18c>)
 8001d46:	f845 2f44 	str.w	r2, [r5, #68]!
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001d4a:	675c      	str	r4, [r3, #116]	; 0x74
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8001d4c:	4628      	mov	r0, r5
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8001d4e:	6335      	str	r5, [r6, #48]	; 0x30
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8001d50:	649c      	str	r4, [r3, #72]	; 0x48
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8001d52:	67de      	str	r6, [r3, #124]	; 0x7c
  HAL_DMA_DeInit(&dmaHandle);
 8001d54:	f000 f996 	bl	8002084 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8001d58:	4628      	mov	r0, r5
 8001d5a:	f000 f913 	bl	8001f84 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8001d5e:	2038      	movs	r0, #56	; 0x38
 8001d60:	4622      	mov	r2, r4
 8001d62:	210f      	movs	r1, #15
 8001d64:	f000 f8a8 	bl	8001eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8001d68:	2038      	movs	r0, #56	; 0x38
 8001d6a:	f000 f8d7 	bl	8001f1c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8001d6e:	b00e      	add	sp, #56	; 0x38
 8001d70:	bd70      	pop	{r4, r5, r6, pc}
 8001d72:	bf00      	nop
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020400 	.word	0x40020400
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	40020c00 	.word	0x40020c00
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40021400 	.word	0x40021400
 8001d8c:	40021800 	.word	0x40021800
 8001d90:	20014aa4 	.word	0x20014aa4
 8001d94:	40026410 	.word	0x40026410

08001d98 <BSP_SDRAM_Init>:
{
 8001d98:	b510      	push	{r4, lr}
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001d9a:	4c1b      	ldr	r4, [pc, #108]	; (8001e08 <BSP_SDRAM_Init+0x70>)
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	; (8001e0c <BSP_SDRAM_Init+0x74>)
 8001d9e:	6123      	str	r3, [r4, #16]
  Timing.SelfRefreshTime      = 4;
 8001da0:	2204      	movs	r2, #4
  Timing.ExitSelfRefreshDelay = 7;
 8001da2:	2302      	movs	r3, #2
 8001da4:	2107      	movs	r1, #7
  Timing.RowCycleDelay        = 7;
 8001da6:	e9c4 212b 	strd	r2, r1, [r4, #172]	; 0xac
  Timing.ExitSelfRefreshDelay = 7;
 8001daa:	e9c4 3129 	strd	r3, r1, [r4, #164]	; 0xa4
  Timing.RPDelay              = 2;
 8001dae:	e9c4 332d 	strd	r3, r3, [r4, #180]	; 0xb4
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001db2:	2100      	movs	r1, #0
  Timing.RCDDelay             = 2;
 8001db4:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e9c4 3105 	strd	r3, r1, [r4, #20]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001dbe:	2010      	movs	r0, #16
 8001dc0:	2340      	movs	r3, #64	; 0x40
 8001dc2:	e9c4 0308 	strd	r0, r3, [r4, #32]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8001dc6:	f44f 73c0 	mov.w	r3, #384	; 0x180
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001dca:	e9c4 310a 	strd	r3, r1, [r4, #40]	; 0x28
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001dce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8001dd2:	e9c4 310c 	strd	r3, r1, [r4, #48]	; 0x30
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8001dd6:	f104 0010 	add.w	r0, r4, #16
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8001dda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001dde:	61e2      	str	r2, [r4, #28]
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8001de0:	63a3      	str	r3, [r4, #56]	; 0x38
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8001de2:	f7ff ff11 	bl	8001c08 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8001de6:	f104 01a4 	add.w	r1, r4, #164	; 0xa4
 8001dea:	f1a1 0094 	sub.w	r0, r1, #148	; 0x94
 8001dee:	f001 fa85 	bl	80032fc <HAL_SDRAM_Init>
 8001df2:	4c07      	ldr	r4, [pc, #28]	; (8001e10 <BSP_SDRAM_Init+0x78>)
 8001df4:	3800      	subs	r0, #0
 8001df6:	bf18      	it	ne
 8001df8:	2001      	movne	r0, #1
 8001dfa:	7020      	strb	r0, [r4, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8001dfc:	f240 506a 	movw	r0, #1386	; 0x56a
 8001e00:	f7ff feba 	bl	8001b78 <BSP_SDRAM_Initialization_sequence>
}
 8001e04:	7820      	ldrb	r0, [r4, #0]
 8001e06:	bd10      	pop	{r4, pc}
 8001e08:	20014aa4 	.word	0x20014aa4
 8001e0c:	a0000140 	.word	0xa0000140
 8001e10:	20000074 	.word	0x20000074

08001e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e14:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <HAL_Init+0x30>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e1e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e26:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e2e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e30:	2003      	movs	r0, #3
 8001e32:	f000 f82f 	bl	8001e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f003 f896 	bl	8004f68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e3c:	f003 f878 	bl	8004f30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001e40:	2000      	movs	r0, #0
 8001e42:	bd08      	pop	{r3, pc}
 8001e44:	40023c00 	.word	0x40023c00

08001e48 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e48:	4a03      	ldr	r2, [pc, #12]	; (8001e58 <HAL_IncTick+0x10>)
 8001e4a:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <HAL_IncTick+0x14>)
 8001e4c:	6811      	ldr	r1, [r2, #0]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	440b      	add	r3, r1
 8001e52:	6013      	str	r3, [r2, #0]
}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2001f304 	.word	0x2001f304
 8001e5c:	20000078 	.word	0x20000078

08001e60 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e60:	4b01      	ldr	r3, [pc, #4]	; (8001e68 <HAL_GetTick+0x8>)
 8001e62:	6818      	ldr	r0, [r3, #0]
}
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	2001f304 	.word	0x2001f304

08001e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e6c:	b538      	push	{r3, r4, r5, lr}
 8001e6e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff fff6 	bl	8001e60 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e74:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001e76:	bf1c      	itt	ne
 8001e78:	4b05      	ldrne	r3, [pc, #20]	; (8001e90 <HAL_Delay+0x24>)
 8001e7a:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001e7c:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001e7e:	bf18      	it	ne
 8001e80:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e82:	f7ff ffed 	bl	8001e60 <HAL_GetTick>
 8001e86:	1b43      	subs	r3, r0, r5
 8001e88:	42a3      	cmp	r3, r4
 8001e8a:	d3fa      	bcc.n	8001e82 <HAL_Delay+0x16>
  {
  }
}
 8001e8c:	bd38      	pop	{r3, r4, r5, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000078 	.word	0x20000078

08001e94 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e94:	4907      	ldr	r1, [pc, #28]	; (8001eb4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e96:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e9c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e9e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001eb0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001eb2:	4770      	bx	lr
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb8:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eba:	b530      	push	{r4, r5, lr}
 8001ebc:	68dc      	ldr	r4, [r3, #12]
 8001ebe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec2:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec6:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec8:	2d04      	cmp	r5, #4
 8001eca:	bf28      	it	cs
 8001ecc:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ece:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ed4:	bf8c      	ite	hi
 8001ed6:	3c03      	subhi	r4, #3
 8001ed8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eda:	fa03 f505 	lsl.w	r5, r3, r5
 8001ede:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee2:	40a3      	lsls	r3, r4
 8001ee4:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8001eea:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	bfac      	ite	ge
 8001ef2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef6:	4a08      	ldrlt	r2, [pc, #32]	; (8001f18 <HAL_NVIC_SetPriority+0x60>)
 8001ef8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001efc:	bfb8      	it	lt
 8001efe:	f000 000f 	andlt.w	r0, r0, #15
 8001f02:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	bfaa      	itet	ge
 8001f06:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f10:	bd30      	pop	{r4, r5, pc}
 8001f12:	bf00      	nop
 8001f14:	e000ed00 	.word	0xe000ed00
 8001f18:	e000ed14 	.word	0xe000ed14

08001f1c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	db08      	blt.n	8001f32 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f20:	0942      	lsrs	r2, r0, #5
 8001f22:	2301      	movs	r3, #1
 8001f24:	f000 001f 	and.w	r0, r0, #31
 8001f28:	fa03 f000 	lsl.w	r0, r3, r0
 8001f2c:	4b01      	ldr	r3, [pc, #4]	; (8001f34 <HAL_NVIC_EnableIRQ+0x18>)
 8001f2e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f32:	4770      	bx	lr
 8001f34:	e000e100 	.word	0xe000e100

08001f38 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001f38:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001f3a:	4604      	mov	r4, r0
 8001f3c:	b150      	cbz	r0, 8001f54 <HAL_CRC_Init+0x1c>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f3e:	7943      	ldrb	r3, [r0, #5]
 8001f40:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f44:	b913      	cbnz	r3, 8001f4c <HAL_CRC_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001f46:	7102      	strb	r2, [r0, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001f48:	f002 f90e 	bl	8004168 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001f50:	2000      	movs	r0, #0
}
 8001f52:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f54:	2001      	movs	r0, #1
 8001f56:	e7fc      	b.n	8001f52 <HAL_CRC_Init+0x1a>

08001f58 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f58:	6803      	ldr	r3, [r0, #0]
{
 8001f5a:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f5c:	4c08      	ldr	r4, [pc, #32]	; (8001f80 <DMA_CalcBaseAndBitshift+0x28>)
{
 8001f5e:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f60:	b2d9      	uxtb	r1, r3
 8001f62:	3910      	subs	r1, #16
 8001f64:	2018      	movs	r0, #24
 8001f66:	fbb1 f0f0 	udiv	r0, r1, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f6a:	5c20      	ldrb	r0, [r4, r0]
 8001f6c:	65d0      	str	r0, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f6e:	f423 707f 	bic.w	r0, r3, #1020	; 0x3fc
 8001f72:	f020 0003 	bic.w	r0, r0, #3
 8001f76:	295f      	cmp	r1, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f78:	bf88      	it	hi
 8001f7a:	3004      	addhi	r0, #4
 8001f7c:	6590      	str	r0, [r2, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001f7e:	bd10      	pop	{r4, pc}
 8001f80:	08010a1c 	.word	0x08010a1c

08001f84 <HAL_DMA_Init>:
{
 8001f84:	b570      	push	{r4, r5, r6, lr}
 8001f86:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f88:	f7ff ff6a 	bl	8001e60 <HAL_GetTick>
 8001f8c:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001f8e:	2c00      	cmp	r4, #0
 8001f90:	d073      	beq.n	800207a <HAL_DMA_Init+0xf6>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f92:	2302      	movs	r3, #2
 8001f94:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001f98:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001fa0:	6813      	ldr	r3, [r2, #0]
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fa8:	6821      	ldr	r1, [r4, #0]
 8001faa:	680b      	ldr	r3, [r1, #0]
 8001fac:	07d8      	lsls	r0, r3, #31
 8001fae:	d42f      	bmi.n	8002010 <HAL_DMA_Init+0x8c>
  tmp = hdma->Instance->CR;
 8001fb0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fb2:	4d33      	ldr	r5, [pc, #204]	; (8002080 <HAL_DMA_Init+0xfc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb4:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fb6:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb8:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	68e2      	ldr	r2, [r4, #12]
 8001fc0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc2:	6922      	ldr	r2, [r4, #16]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	6962      	ldr	r2, [r4, #20]
 8001fc8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fca:	69e2      	ldr	r2, [r4, #28]
 8001fcc:	4303      	orrs	r3, r0
 8001fce:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd0:	6a22      	ldr	r2, [r4, #32]
 8001fd2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fd6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fd8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fdc:	bf02      	ittt	eq
 8001fde:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8001fe2:	4335      	orreq	r5, r6
 8001fe4:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001fe6:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001fe8:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fea:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fec:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001ff0:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ff4:	d133      	bne.n	800205e <HAL_DMA_Init+0xda>
    tmp |= hdma->Init.FIFOThreshold;
 8001ff6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ff8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001ffa:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ffc:	b37d      	cbz	r5, 800205e <HAL_DMA_Init+0xda>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001ffe:	b990      	cbnz	r0, 8002026 <HAL_DMA_Init+0xa2>
  {
    switch (tmp)
 8002000:	2a01      	cmp	r2, #1
 8002002:	d021      	beq.n	8002048 <HAL_DMA_Init+0xc4>
 8002004:	f032 0202 	bics.w	r2, r2, #2
 8002008:	d129      	bne.n	800205e <HAL_DMA_Init+0xda>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800200a:	01ea      	lsls	r2, r5, #7
 800200c:	d527      	bpl.n	800205e <HAL_DMA_Init+0xda>
 800200e:	e01e      	b.n	800204e <HAL_DMA_Init+0xca>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002010:	f7ff ff26 	bl	8001e60 <HAL_GetTick>
 8002014:	1b40      	subs	r0, r0, r5
 8002016:	2805      	cmp	r0, #5
 8002018:	d9c6      	bls.n	8001fa8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800201a:	2320      	movs	r3, #32
 800201c:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800201e:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8002020:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002024:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002026:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800202a:	d114      	bne.n	8002056 <HAL_DMA_Init+0xd2>
    switch (tmp)
 800202c:	2a03      	cmp	r2, #3
 800202e:	d816      	bhi.n	800205e <HAL_DMA_Init+0xda>
 8002030:	a001      	add	r0, pc, #4	; (adr r0, 8002038 <HAL_DMA_Init+0xb4>)
 8002032:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002036:	bf00      	nop
 8002038:	0800204f 	.word	0x0800204f
 800203c:	0800200b 	.word	0x0800200b
 8002040:	0800204f 	.word	0x0800204f
 8002044:	08002049 	.word	0x08002049
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002048:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800204c:	d107      	bne.n	800205e <HAL_DMA_Init+0xda>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800204e:	2340      	movs	r3, #64	; 0x40
 8002050:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002052:	2001      	movs	r0, #1
 8002054:	e7e4      	b.n	8002020 <HAL_DMA_Init+0x9c>
    switch (tmp)
 8002056:	2a02      	cmp	r2, #2
 8002058:	d9f9      	bls.n	800204e <HAL_DMA_Init+0xca>
 800205a:	2a03      	cmp	r2, #3
 800205c:	d0d5      	beq.n	800200a <HAL_DMA_Init+0x86>
  hdma->Instance->FCR = tmp;
 800205e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002060:	4620      	mov	r0, r4
 8002062:	f7ff ff79 	bl	8001f58 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002066:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002068:	233f      	movs	r3, #63	; 0x3f
 800206a:	4093      	lsls	r3, r2
 800206c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800206e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002070:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002072:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002074:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002078:	e7d4      	b.n	8002024 <HAL_DMA_Init+0xa0>
    return HAL_ERROR;
 800207a:	2001      	movs	r0, #1
 800207c:	e7d2      	b.n	8002024 <HAL_DMA_Init+0xa0>
 800207e:	bf00      	nop
 8002080:	f010803f 	.word	0xf010803f

08002084 <HAL_DMA_DeInit>:
{
 8002084:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 8002086:	4605      	mov	r5, r0
 8002088:	b320      	cbz	r0, 80020d4 <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800208a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800208e:	2b02      	cmp	r3, #2
 8002090:	b2dc      	uxtb	r4, r3
 8002092:	d01d      	beq.n	80020d0 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 8002094:	6803      	ldr	r3, [r0, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 800209c:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 800209e:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 80020a0:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 80020a2:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 80020a4:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 80020a6:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 80020a8:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 80020aa:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 80020ac:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020ae:	f7ff ff53 	bl	8001f58 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b2:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80020b4:	233f      	movs	r3, #63	; 0x3f
 80020b6:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 80020b8:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 80020bc:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 80020c0:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020c4:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c6:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 80020c8:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 80020cc:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
}
 80020d0:	4620      	mov	r0, r4
 80020d2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80020d4:	2401      	movs	r4, #1
 80020d6:	e7fb      	b.n	80020d0 <HAL_DMA_DeInit+0x4c>

080020d8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80020d8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80020da:	6804      	ldr	r4, [r0, #0]
 80020dc:	9d04      	ldr	r5, [sp, #16]
 80020de:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80020e0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80020e4:	f006 4640 	and.w	r6, r6, #3221225472	; 0xc0000000
 80020e8:	4333      	orrs	r3, r6
 80020ea:	6463      	str	r3, [r4, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80020ec:	6843      	ldr	r3, [r0, #4]
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80020ee:	63e2      	str	r2, [r4, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80020f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80020f4:	d130      	bne.n	8002158 <DMA2D_SetConfig+0x80>
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80020f6:	6886      	ldr	r6, [r0, #8]
 80020f8:	b11e      	cbz	r6, 8002102 <DMA2D_SetConfig+0x2a>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80020fa:	2e01      	cmp	r6, #1
 80020fc:	d103      	bne.n	8002106 <DMA2D_SetConfig+0x2e>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80020fe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
      tmp3 = (tmp3 >> 12U);
      tmp4 = (tmp4 >> 4U);
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8002102:	63a1      	str	r1, [r4, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002104:	bd70      	pop	{r4, r5, r6, pc}
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002106:	2e02      	cmp	r6, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002108:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800210c:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002110:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002112:	d107      	bne.n	8002124 <DMA2D_SetConfig+0x4c>
      tmp2 = (tmp2 >> 19U);
 8002114:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 8002116:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002118:	02db      	lsls	r3, r3, #11
 800211a:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 800211e:	ea43 01d0 	orr.w	r1, r3, r0, lsr #3
 8002122:	e7ee      	b.n	8002102 <DMA2D_SetConfig+0x2a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002124:	2e03      	cmp	r6, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002126:	f001 427f 	and.w	r2, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800212a:	d10a      	bne.n	8002142 <DMA2D_SetConfig+0x6a>
      tmp2 = (tmp2 >> 19U);
 800212c:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 800212e:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002130:	029b      	lsls	r3, r3, #10
 8002132:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8002136:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
      tmp1 = (tmp1 >> 31U);
 800213a:	0fd1      	lsrs	r1, r2, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800213c:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8002140:	e7df      	b.n	8002102 <DMA2D_SetConfig+0x2a>
      tmp2 = (tmp2 >> 20U);
 8002142:	0d19      	lsrs	r1, r3, #20
      tmp3 = (tmp3 >> 12U);
 8002144:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002146:	0209      	lsls	r1, r1, #8
 8002148:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 800214c:	ea41 1110 	orr.w	r1, r1, r0, lsr #4
      tmp1 = (tmp1 >> 28U);
 8002150:	0f13      	lsrs	r3, r2, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002152:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
 8002156:	e7d4      	b.n	8002102 <DMA2D_SetConfig+0x2a>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002158:	60e1      	str	r1, [r4, #12]
}
 800215a:	e7d3      	b.n	8002104 <DMA2D_SetConfig+0x2c>

0800215c <HAL_DMA2D_Init>:
{
 800215c:	b510      	push	{r4, lr}
  if (hdma2d == NULL)
 800215e:	4604      	mov	r4, r0
 8002160:	b330      	cbz	r0, 80021b0 <HAL_DMA2D_Init+0x54>
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002162:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002166:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800216a:	b91b      	cbnz	r3, 8002174 <HAL_DMA2D_Init+0x18>
    hdma2d->Lock = HAL_UNLOCKED;
 800216c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8002170:	f002 f832 	bl	80041d8 <HAL_DMA2D_MspInit>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002174:	6822      	ldr	r2, [r4, #0]
 8002176:	6861      	ldr	r1, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002178:	2302      	movs	r3, #2
 800217a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800217e:	6813      	ldr	r3, [r2, #0]
 8002180:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002184:	430b      	orrs	r3, r1
 8002186:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002188:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800218a:	68a1      	ldr	r1, [r4, #8]
 800218c:	f023 0307 	bic.w	r3, r3, #7
 8002190:	430b      	orrs	r3, r1
 8002192:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002194:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002196:	68e1      	ldr	r1, [r4, #12]
 8002198:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800219c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021a0:	430b      	orrs	r3, r1
 80021a2:	6413      	str	r3, [r2, #64]	; 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80021a4:	2000      	movs	r0, #0
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80021a6:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80021a8:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80021aa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 80021ae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021b0:	2001      	movs	r0, #1
 80021b2:	e7fc      	b.n	80021ae <HAL_DMA2D_Init+0x52>

080021b4 <HAL_DMA2D_Start>:
{
 80021b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 80021b6:	f890 5038 	ldrb.w	r5, [r0, #56]	; 0x38
 80021ba:	2d01      	cmp	r5, #1
{
 80021bc:	4604      	mov	r4, r0
 80021be:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hdma2d);
 80021c2:	d00f      	beq.n	80021e4 <HAL_DMA2D_Start+0x30>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80021c4:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
  __HAL_LOCK(hdma2d);
 80021c8:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80021ca:	9d06      	ldr	r5, [sp, #24]
  __HAL_LOCK(hdma2d);
 80021cc:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80021d0:	9500      	str	r5, [sp, #0]
 80021d2:	f7ff ff81 	bl	80020d8 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 80021d6:	6822      	ldr	r2, [r4, #0]
 80021d8:	6813      	ldr	r3, [r2, #0]
 80021da:	4333      	orrs	r3, r6
 80021dc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80021de:	2000      	movs	r0, #0
}
 80021e0:	b002      	add	sp, #8
 80021e2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdma2d);
 80021e4:	4628      	mov	r0, r5
 80021e6:	e7fb      	b.n	80021e0 <HAL_DMA2D_Start+0x2c>

080021e8 <HAL_DMA2D_PollForTransfer>:
{
 80021e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80021ee:	6803      	ldr	r3, [r0, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	07db      	lsls	r3, r3, #31
{
 80021f4:	4604      	mov	r4, r0
 80021f6:	460d      	mov	r5, r1
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80021f8:	d417      	bmi.n	800222a <HAL_DMA2D_PollForTransfer+0x42>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80021fa:	6822      	ldr	r2, [r4, #0]
 80021fc:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80021fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002200:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 8002202:	069e      	lsls	r6, r3, #26
 8002204:	d506      	bpl.n	8002214 <HAL_DMA2D_PollForTransfer+0x2c>
    tickstart = HAL_GetTick();
 8002206:	f7ff fe2b 	bl	8001e60 <HAL_GetTick>
 800220a:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800220c:	6823      	ldr	r3, [r4, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	06d2      	lsls	r2, r2, #27
 8002212:	d543      	bpl.n	800229c <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002214:	6823      	ldr	r3, [r4, #0]
 8002216:	2212      	movs	r2, #18
 8002218:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 800221a:	2000      	movs	r0, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800221c:	2301      	movs	r3, #1
 800221e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 8002222:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002226:	b002      	add	sp, #8
 8002228:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 800222a:	f7ff fe19 	bl	8001e60 <HAL_GetTick>
 800222e:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	0792      	lsls	r2, r2, #30
 8002236:	d4e0      	bmi.n	80021fa <HAL_DMA2D_PollForTransfer+0x12>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800223c:	9a01      	ldr	r2, [sp, #4]
 800223e:	f012 0f21 	tst.w	r2, #33	; 0x21
 8002242:	d017      	beq.n	8002274 <HAL_DMA2D_PollForTransfer+0x8c>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002244:	9a01      	ldr	r2, [sp, #4]
 8002246:	0695      	lsls	r5, r2, #26
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002248:	bf42      	ittt	mi
 800224a:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 800224c:	f042 0202 	orrmi.w	r2, r2, #2
 8002250:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002252:	9a01      	ldr	r2, [sp, #4]
 8002254:	07d0      	lsls	r0, r2, #31
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002256:	bf42      	ittt	mi
 8002258:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 800225a:	f042 0201 	orrmi.w	r2, r2, #1
 800225e:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002260:	2221      	movs	r2, #33	; 0x21
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002262:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002264:	2304      	movs	r3, #4
 8002266:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 800226a:	2300      	movs	r3, #0
 800226c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 8002270:	2001      	movs	r0, #1
 8002272:	e7d8      	b.n	8002226 <HAL_DMA2D_PollForTransfer+0x3e>
      if (Timeout != HAL_MAX_DELAY)
 8002274:	1c69      	adds	r1, r5, #1
 8002276:	d0dc      	beq.n	8002232 <HAL_DMA2D_PollForTransfer+0x4a>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002278:	f7ff fdf2 	bl	8001e60 <HAL_GetTick>
 800227c:	1b80      	subs	r0, r0, r6
 800227e:	42a8      	cmp	r0, r5
 8002280:	d801      	bhi.n	8002286 <HAL_DMA2D_PollForTransfer+0x9e>
 8002282:	2d00      	cmp	r5, #0
 8002284:	d1d4      	bne.n	8002230 <HAL_DMA2D_PollForTransfer+0x48>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002286:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002288:	f043 0320 	orr.w	r3, r3, #32
 800228c:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800228e:	2003      	movs	r0, #3
          __HAL_UNLOCK(hdma2d);
 8002290:	2300      	movs	r3, #0
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8002292:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 8002296:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 800229a:	e7c4      	b.n	8002226 <HAL_DMA2D_PollForTransfer+0x3e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80022a0:	9a01      	ldr	r2, [sp, #4]
 80022a2:	f012 0f29 	tst.w	r2, #41	; 0x29
 80022a6:	d016      	beq.n	80022d6 <HAL_DMA2D_PollForTransfer+0xee>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80022a8:	9a01      	ldr	r2, [sp, #4]
 80022aa:	0716      	lsls	r6, r2, #28
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80022ac:	bf42      	ittt	mi
 80022ae:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 80022b0:	f042 0204 	orrmi.w	r2, r2, #4
 80022b4:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80022b6:	9a01      	ldr	r2, [sp, #4]
 80022b8:	0695      	lsls	r5, r2, #26
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80022ba:	bf42      	ittt	mi
 80022bc:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 80022be:	f042 0202 	orrmi.w	r2, r2, #2
 80022c2:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80022c4:	9a01      	ldr	r2, [sp, #4]
 80022c6:	07d0      	lsls	r0, r2, #31
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80022c8:	bf42      	ittt	mi
 80022ca:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 80022cc:	f042 0201 	orrmi.w	r2, r2, #1
 80022d0:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80022d2:	2229      	movs	r2, #41	; 0x29
 80022d4:	e7c5      	b.n	8002262 <HAL_DMA2D_PollForTransfer+0x7a>
      if (Timeout != HAL_MAX_DELAY)
 80022d6:	1c69      	adds	r1, r5, #1
 80022d8:	d099      	beq.n	800220e <HAL_DMA2D_PollForTransfer+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022da:	f7ff fdc1 	bl	8001e60 <HAL_GetTick>
 80022de:	1b80      	subs	r0, r0, r6
 80022e0:	42a8      	cmp	r0, r5
 80022e2:	d8d0      	bhi.n	8002286 <HAL_DMA2D_PollForTransfer+0x9e>
 80022e4:	2d00      	cmp	r5, #0
 80022e6:	d191      	bne.n	800220c <HAL_DMA2D_PollForTransfer+0x24>
 80022e8:	e7cd      	b.n	8002286 <HAL_DMA2D_PollForTransfer+0x9e>
	...

080022ec <HAL_DMA2D_ConfigLayer>:
{
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
 80022ee:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	f04f 0302 	mov.w	r3, #2
 80022f8:	d02b      	beq.n	8002352 <HAL_DMA2D_ConfigLayer+0x66>
 80022fa:	2201      	movs	r2, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80022fc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_LOCK(hdma2d);
 8002300:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002304:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8002308:	e9d3 4207 	ldrd	r4, r2, [r3, #28]
 800230c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 800230e:	4f18      	ldr	r7, [pc, #96]	; (8002370 <HAL_DMA2D_ConfigLayer+0x84>)
 8002310:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002314:	3c09      	subs	r4, #9
 8002316:	2c01      	cmp	r4, #1
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002318:	bf9c      	itt	ls
 800231a:	f005 437f 	andls.w	r3, r5, #4278190080	; 0xff000000
 800231e:	431a      	orrls	r2, r3
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002320:	ea4f 1601 	mov.w	r6, r1, lsl #4
 8002324:	6803      	ldr	r3, [r0, #0]
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002326:	bf88      	it	hi
 8002328:	ea42 6205 	orrhi.w	r2, r2, r5, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800232c:	b999      	cbnz	r1, 8002356 <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800232e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002330:	4039      	ands	r1, r7
 8002332:	430a      	orrs	r2, r1
 8002334:	625a      	str	r2, [r3, #36]	; 0x24
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002336:	2c01      	cmp	r4, #1
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002338:	6982      	ldr	r2, [r0, #24]
 800233a:	619a      	str	r2, [r3, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800233c:	d803      	bhi.n	8002346 <HAL_DMA2D_ConfigLayer+0x5a>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800233e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002340:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002344:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002346:	2301      	movs	r3, #1
 8002348:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 800234c:	2300      	movs	r3, #0
 800234e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(hdma2d);
 8002352:	4618      	mov	r0, r3
}
 8002354:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002356:	69d9      	ldr	r1, [r3, #28]
 8002358:	4039      	ands	r1, r7
 800235a:	430a      	orrs	r2, r1
 800235c:	61da      	str	r2, [r3, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800235e:	1982      	adds	r2, r0, r6
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002360:	2c01      	cmp	r4, #1
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002362:	6992      	ldr	r2, [r2, #24]
 8002364:	611a      	str	r2, [r3, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002366:	bf9c      	itt	ls
 8002368:	f025 457f 	bicls.w	r5, r5, #4278190080	; 0xff000000
 800236c:	621d      	strls	r5, [r3, #32]
 800236e:	e7ea      	b.n	8002346 <HAL_DMA2D_ConfigLayer+0x5a>
 8002370:	00fcfff0 	.word	0x00fcfff0

08002374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002374:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002378:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 800253c <HAL_GPIO_Init+0x1c8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237c:	4a6d      	ldr	r2, [pc, #436]	; (8002534 <HAL_GPIO_Init+0x1c0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800237e:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002380:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8002382:	2401      	movs	r4, #1
 8002384:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002386:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 800238a:	43ac      	bics	r4, r5
 800238c:	f040 80b9 	bne.w	8002502 <HAL_GPIO_Init+0x18e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002390:	684d      	ldr	r5, [r1, #4]
 8002392:	f005 0403 	and.w	r4, r5, #3
 8002396:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800239a:	2603      	movs	r6, #3
 800239c:	1e67      	subs	r7, r4, #1
 800239e:	fa06 f608 	lsl.w	r6, r6, r8
 80023a2:	2f01      	cmp	r7, #1
 80023a4:	ea6f 0606 	mvn.w	r6, r6
 80023a8:	d834      	bhi.n	8002414 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 80023aa:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023ac:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023b0:	68cf      	ldr	r7, [r1, #12]
 80023b2:	fa07 f708 	lsl.w	r7, r7, r8
 80023b6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80023ba:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80023bc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023be:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023c2:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80023c6:	409f      	lsls	r7, r3
 80023c8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80023cc:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80023ce:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023d0:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023d4:	688f      	ldr	r7, [r1, #8]
 80023d6:	fa07 f708 	lsl.w	r7, r7, r8
 80023da:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023de:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80023e0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e2:	d119      	bne.n	8002418 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 80023e4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80023e8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ec:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80023f0:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023f4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80023f8:	f04f 0e0f 	mov.w	lr, #15
 80023fc:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002400:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002404:	690f      	ldr	r7, [r1, #16]
 8002406:	fa07 f70b 	lsl.w	r7, r7, fp
 800240a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800240e:	f8ca 7020 	str.w	r7, [sl, #32]
 8002412:	e001      	b.n	8002418 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002414:	2c03      	cmp	r4, #3
 8002416:	d1da      	bne.n	80023ce <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8002418:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800241a:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800241e:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002420:	4326      	orrs	r6, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002422:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002426:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002428:	d06b      	beq.n	8002502 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	f04f 0a00 	mov.w	sl, #0
 800242e:	f8cd a004 	str.w	sl, [sp, #4]
 8002432:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002436:	4c40      	ldr	r4, [pc, #256]	; (8002538 <HAL_GPIO_Init+0x1c4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002438:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800243c:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8002440:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002444:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002448:	9601      	str	r6, [sp, #4]
 800244a:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800244c:	f023 0603 	bic.w	r6, r3, #3
 8002450:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002454:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002458:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800245c:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002460:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002464:	270f      	movs	r7, #15
 8002466:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800246a:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800246c:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002470:	d04e      	beq.n	8002510 <HAL_GPIO_Init+0x19c>
 8002472:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002476:	42a0      	cmp	r0, r4
 8002478:	d04c      	beq.n	8002514 <HAL_GPIO_Init+0x1a0>
 800247a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800247e:	42a0      	cmp	r0, r4
 8002480:	d04a      	beq.n	8002518 <HAL_GPIO_Init+0x1a4>
 8002482:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002486:	42a0      	cmp	r0, r4
 8002488:	d048      	beq.n	800251c <HAL_GPIO_Init+0x1a8>
 800248a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800248e:	42a0      	cmp	r0, r4
 8002490:	d046      	beq.n	8002520 <HAL_GPIO_Init+0x1ac>
 8002492:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002496:	42a0      	cmp	r0, r4
 8002498:	d044      	beq.n	8002524 <HAL_GPIO_Init+0x1b0>
 800249a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800249e:	42a0      	cmp	r0, r4
 80024a0:	d042      	beq.n	8002528 <HAL_GPIO_Init+0x1b4>
 80024a2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80024a6:	42a0      	cmp	r0, r4
 80024a8:	d040      	beq.n	800252c <HAL_GPIO_Init+0x1b8>
 80024aa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80024ae:	42a0      	cmp	r0, r4
 80024b0:	d03e      	beq.n	8002530 <HAL_GPIO_Init+0x1bc>
 80024b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80024b6:	42a0      	cmp	r0, r4
 80024b8:	bf0c      	ite	eq
 80024ba:	2409      	moveq	r4, #9
 80024bc:	240a      	movne	r4, #10
 80024be:	fa04 f40e 	lsl.w	r4, r4, lr
 80024c2:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024c4:	60b4      	str	r4, [r6, #8]
        temp = EXTI->IMR;
 80024c6:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024cc:	03ef      	lsls	r7, r5, #15
        temp &= ~((uint32_t)iocurrent);
 80024ce:	bf54      	ite	pl
 80024d0:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80024d2:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 80024d6:	6014      	str	r4, [r2, #0]

        temp = EXTI->EMR;
 80024d8:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024da:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 80024dc:	bf54      	ite	pl
 80024de:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80024e0:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 80024e4:	6054      	str	r4, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024e6:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e8:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 80024ea:	bf54      	ite	pl
 80024ec:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80024ee:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 80024f2:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 80024f4:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024f6:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 80024f8:	bf54      	ite	pl
 80024fa:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80024fc:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8002500:	60d4      	str	r4, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002502:	3301      	adds	r3, #1
 8002504:	2b10      	cmp	r3, #16
 8002506:	f47f af3b 	bne.w	8002380 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 800250a:	b003      	add	sp, #12
 800250c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002510:	4654      	mov	r4, sl
 8002512:	e7d4      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002514:	2401      	movs	r4, #1
 8002516:	e7d2      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002518:	2402      	movs	r4, #2
 800251a:	e7d0      	b.n	80024be <HAL_GPIO_Init+0x14a>
 800251c:	2403      	movs	r4, #3
 800251e:	e7ce      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002520:	2404      	movs	r4, #4
 8002522:	e7cc      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002524:	2405      	movs	r4, #5
 8002526:	e7ca      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002528:	2406      	movs	r4, #6
 800252a:	e7c8      	b.n	80024be <HAL_GPIO_Init+0x14a>
 800252c:	2407      	movs	r4, #7
 800252e:	e7c6      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002530:	2408      	movs	r4, #8
 8002532:	e7c4      	b.n	80024be <HAL_GPIO_Init+0x14a>
 8002534:	40013c00 	.word	0x40013c00
 8002538:	40020000 	.word	0x40020000
 800253c:	40023800 	.word	0x40023800

08002540 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002544:	4c4a      	ldr	r4, [pc, #296]	; (8002670 <HAL_GPIO_DeInit+0x130>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002546:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8002678 <HAL_GPIO_DeInit+0x138>
 800254a:	f8df a130 	ldr.w	sl, [pc, #304]	; 800267c <HAL_GPIO_DeInit+0x13c>
 800254e:	f8df b130 	ldr.w	fp, [pc, #304]	; 8002680 <HAL_GPIO_DeInit+0x140>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002552:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 8002554:	2301      	movs	r3, #1
 8002556:	fa03 fe02 	lsl.w	lr, r3, r2
    if(iocurrent == ioposition)
 800255a:	ea3e 0301 	bics.w	r3, lr, r1
    iocurrent = (GPIO_Pin) & ioposition;
 800255e:	ea0e 0701 	and.w	r7, lr, r1
    if(iocurrent == ioposition)
 8002562:	d16e      	bne.n	8002642 <HAL_GPIO_DeInit+0x102>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002564:	f022 0503 	bic.w	r5, r2, #3
 8002568:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800256c:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002570:	4b40      	ldr	r3, [pc, #256]	; (8002674 <HAL_GPIO_DeInit+0x134>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002572:	f8d5 8008 	ldr.w	r8, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002576:	f002 0c03 	and.w	ip, r2, #3
 800257a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800257e:	260f      	movs	r6, #15
 8002580:	fa06 f60c 	lsl.w	r6, r6, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002584:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002586:	ea06 0808 	and.w	r8, r6, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800258a:	d05f      	beq.n	800264c <HAL_GPIO_DeInit+0x10c>
 800258c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002590:	4298      	cmp	r0, r3
 8002592:	d05d      	beq.n	8002650 <HAL_GPIO_DeInit+0x110>
 8002594:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002598:	4298      	cmp	r0, r3
 800259a:	d05b      	beq.n	8002654 <HAL_GPIO_DeInit+0x114>
 800259c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025a0:	4298      	cmp	r0, r3
 80025a2:	d059      	beq.n	8002658 <HAL_GPIO_DeInit+0x118>
 80025a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025a8:	4298      	cmp	r0, r3
 80025aa:	d057      	beq.n	800265c <HAL_GPIO_DeInit+0x11c>
 80025ac:	4548      	cmp	r0, r9
 80025ae:	d057      	beq.n	8002660 <HAL_GPIO_DeInit+0x120>
 80025b0:	4550      	cmp	r0, sl
 80025b2:	d057      	beq.n	8002664 <HAL_GPIO_DeInit+0x124>
 80025b4:	4558      	cmp	r0, fp
 80025b6:	d057      	beq.n	8002668 <HAL_GPIO_DeInit+0x128>
 80025b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025bc:	4298      	cmp	r0, r3
 80025be:	d055      	beq.n	800266c <HAL_GPIO_DeInit+0x12c>
 80025c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025c4:	4298      	cmp	r0, r3
 80025c6:	bf0c      	ite	eq
 80025c8:	2309      	moveq	r3, #9
 80025ca:	230a      	movne	r3, #10
 80025cc:	fa03 f30c 	lsl.w	r3, r3, ip
 80025d0:	4543      	cmp	r3, r8
 80025d2:	d113      	bne.n	80025fc <HAL_GPIO_DeInit+0xbc>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	ea23 0307 	bic.w	r3, r3, r7
 80025da:	6023      	str	r3, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80025dc:	6863      	ldr	r3, [r4, #4]
 80025de:	ea23 0307 	bic.w	r3, r3, r7
 80025e2:	6063      	str	r3, [r4, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80025e4:	68a3      	ldr	r3, [r4, #8]
 80025e6:	ea23 0307 	bic.w	r3, r3, r7
 80025ea:	60a3      	str	r3, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80025ec:	68e3      	ldr	r3, [r4, #12]
 80025ee:	ea23 0707 	bic.w	r7, r3, r7
 80025f2:	60e7      	str	r7, [r4, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80025f4:	68ab      	ldr	r3, [r5, #8]
 80025f6:	ea23 0606 	bic.w	r6, r3, r6
 80025fa:	60ae      	str	r6, [r5, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025fc:	6805      	ldr	r5, [r0, #0]
 80025fe:	2603      	movs	r6, #3
 8002600:	0053      	lsls	r3, r2, #1
 8002602:	fa06 f303 	lsl.w	r3, r6, r3
 8002606:	ea25 0503 	bic.w	r5, r5, r3
 800260a:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800260c:	fa22 f506 	lsr.w	r5, r2, r6
 8002610:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8002614:	f002 0c07 	and.w	ip, r2, #7
 8002618:	6a2e      	ldr	r6, [r5, #32]
 800261a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800261e:	270f      	movs	r7, #15
 8002620:	fa07 f70c 	lsl.w	r7, r7, ip
 8002624:	ea26 0707 	bic.w	r7, r6, r7
 8002628:	622f      	str	r7, [r5, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800262a:	68c5      	ldr	r5, [r0, #12]
 800262c:	ea25 0503 	bic.w	r5, r5, r3
 8002630:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002632:	6845      	ldr	r5, [r0, #4]
 8002634:	ea25 050e 	bic.w	r5, r5, lr
 8002638:	6045      	str	r5, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800263a:	6885      	ldr	r5, [r0, #8]
 800263c:	ea25 0303 	bic.w	r3, r5, r3
 8002640:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002642:	3201      	adds	r2, #1
 8002644:	2a10      	cmp	r2, #16
 8002646:	d185      	bne.n	8002554 <HAL_GPIO_DeInit+0x14>
    }
  }
}
 8002648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800264c:	2300      	movs	r3, #0
 800264e:	e7bd      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002650:	2301      	movs	r3, #1
 8002652:	e7bb      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002654:	2302      	movs	r3, #2
 8002656:	e7b9      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002658:	2303      	movs	r3, #3
 800265a:	e7b7      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 800265c:	2304      	movs	r3, #4
 800265e:	e7b5      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002660:	2305      	movs	r3, #5
 8002662:	e7b3      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002664:	2306      	movs	r3, #6
 8002666:	e7b1      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002668:	2307      	movs	r3, #7
 800266a:	e7af      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 800266c:	2308      	movs	r3, #8
 800266e:	e7ad      	b.n	80025cc <HAL_GPIO_DeInit+0x8c>
 8002670:	40013c00 	.word	0x40013c00
 8002674:	40020000 	.word	0x40020000
 8002678:	40021400 	.word	0x40021400
 800267c:	40021800 	.word	0x40021800
 8002680:	40021c00 	.word	0x40021c00

08002684 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002684:	6903      	ldr	r3, [r0, #16]
 8002686:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002688:	bf14      	ite	ne
 800268a:	2001      	movne	r0, #1
 800268c:	2000      	moveq	r0, #0
 800268e:	4770      	bx	lr

08002690 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002690:	b10a      	cbz	r2, 8002696 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002692:	6181      	str	r1, [r0, #24]
  }
}
 8002694:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002696:	0409      	lsls	r1, r1, #16
 8002698:	e7fb      	b.n	8002692 <HAL_GPIO_WritePin+0x2>
	...

0800269c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800269c:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800269e:	4604      	mov	r4, r0
 80026a0:	b908      	cbnz	r0, 80026a6 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80026a2:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026ae:	b91b      	cbnz	r3, 80026b8 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80026b0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80026b4:	f001 ff58 	bl	8004568 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80026b8:	2324      	movs	r3, #36	; 0x24
 80026ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80026be:	6823      	ldr	r3, [r4, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	f022 0201 	bic.w	r2, r2, #1
 80026c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026d6:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026d8:	f000 fca8 	bl	800302c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026dc:	4a3f      	ldr	r2, [pc, #252]	; (80027dc <HAL_I2C_Init+0x140>)
 80026de:	6863      	ldr	r3, [r4, #4]
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bf94      	ite	ls
 80026e4:	4a3e      	ldrls	r2, [pc, #248]	; (80027e0 <HAL_I2C_Init+0x144>)
 80026e6:	4a3f      	ldrhi	r2, [pc, #252]	; (80027e4 <HAL_I2C_Init+0x148>)
 80026e8:	4290      	cmp	r0, r2
 80026ea:	bf8c      	ite	hi
 80026ec:	2200      	movhi	r2, #0
 80026ee:	2201      	movls	r2, #1
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d1d6      	bne.n	80026a2 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026f4:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80026f6:	4e3c      	ldr	r6, [pc, #240]	; (80027e8 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026f8:	684a      	ldr	r2, [r1, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80026fa:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026fe:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002702:	4332      	orrs	r2, r6
 8002704:	604a      	str	r2, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002706:	4a35      	ldr	r2, [pc, #212]	; (80027dc <HAL_I2C_Init+0x140>)
 8002708:	6a0d      	ldr	r5, [r1, #32]
 800270a:	4293      	cmp	r3, r2
 800270c:	bf84      	itt	hi
 800270e:	f44f 7296 	movhi.w	r2, #300	; 0x12c
 8002712:	4372      	mulhi	r2, r6
 8002714:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002718:	bf91      	iteee	ls
 800271a:	1c72      	addls	r2, r6, #1
 800271c:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8002720:	fbb2 f2f6 	udivhi	r2, r2, r6
 8002724:	3201      	addhi	r2, #1
 8002726:	432a      	orrs	r2, r5
 8002728:	620a      	str	r2, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800272a:	69cd      	ldr	r5, [r1, #28]
 800272c:	1e42      	subs	r2, r0, #1
 800272e:	482b      	ldr	r0, [pc, #172]	; (80027dc <HAL_I2C_Init+0x140>)
 8002730:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002734:	4283      	cmp	r3, r0
 8002736:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 800273a:	d832      	bhi.n	80027a2 <HAL_I2C_Init+0x106>
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002742:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002746:	3301      	adds	r3, #1
 8002748:	4213      	tst	r3, r2
 800274a:	d042      	beq.n	80027d2 <HAL_I2C_Init+0x136>
 800274c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002750:	432b      	orrs	r3, r5
 8002752:	61cb      	str	r3, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002754:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002758:	680a      	ldr	r2, [r1, #0]
 800275a:	4303      	orrs	r3, r0
 800275c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002760:	4313      	orrs	r3, r2
 8002762:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002764:	688a      	ldr	r2, [r1, #8]
 8002766:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800276a:	f422 4203 	bic.w	r2, r2, #33536	; 0x8300
 800276e:	4303      	orrs	r3, r0
 8002770:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002774:	4313      	orrs	r3, r2
 8002776:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002778:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 800277c:	68ca      	ldr	r2, [r1, #12]
 800277e:	4303      	orrs	r3, r0
 8002780:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002784:	4313      	orrs	r3, r2
 8002786:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002788:	680b      	ldr	r3, [r1, #0]
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	600b      	str	r3, [r1, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002790:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002792:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002794:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002796:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800279a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800279c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80027a0:	e780      	b.n	80026a4 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027a2:	68a0      	ldr	r0, [r4, #8]
 80027a4:	b950      	cbnz	r0, 80027bc <HAL_I2C_Init+0x120>
 80027a6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	3301      	adds	r3, #1
 80027b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b4:	b17b      	cbz	r3, 80027d6 <HAL_I2C_Init+0x13a>
 80027b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ba:	e7c9      	b.n	8002750 <HAL_I2C_Init+0xb4>
 80027bc:	2019      	movs	r0, #25
 80027be:	4343      	muls	r3, r0
 80027c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c4:	3301      	adds	r3, #1
 80027c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ca:	b123      	cbz	r3, 80027d6 <HAL_I2C_Init+0x13a>
 80027cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027d0:	e7be      	b.n	8002750 <HAL_I2C_Init+0xb4>
 80027d2:	2304      	movs	r3, #4
 80027d4:	e7bc      	b.n	8002750 <HAL_I2C_Init+0xb4>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e7ba      	b.n	8002750 <HAL_I2C_Init+0xb4>
 80027da:	bf00      	nop
 80027dc:	000186a0 	.word	0x000186a0
 80027e0:	001e847f 	.word	0x001e847f
 80027e4:	003d08ff 	.word	0x003d08ff
 80027e8:	000f4240 	.word	0x000f4240

080027ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027ec:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027f2:	2b20      	cmp	r3, #32
 80027f4:	b2dc      	uxtb	r4, r3
 80027f6:	d116      	bne.n	8002826 <HAL_I2CEx_ConfigAnalogFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80027f8:	2324      	movs	r3, #36	; 0x24
 80027fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027fe:	6803      	ldr	r3, [r0, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002808:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800280a:	f022 0210 	bic.w	r2, r2, #16
 800280e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002812:	4311      	orrs	r1, r2
 8002814:	6259      	str	r1, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800281e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d

    return HAL_OK;
 8002822:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002824:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8002826:	2002      	movs	r0, #2
 8002828:	e7fc      	b.n	8002824 <HAL_I2CEx_ConfigAnalogFilter+0x38>

0800282a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800282a:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002830:	2b20      	cmp	r3, #32
 8002832:	b2dc      	uxtb	r4, r3
 8002834:	d116      	bne.n	8002864 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002836:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002838:	2324      	movs	r3, #36	; 0x24
 800283a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_I2C_DISABLE(hi2c);
 800283e:	6813      	ldr	r3, [r2, #0]
 8002840:	f023 0301 	bic.w	r3, r3, #1
 8002844:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002846:	6a55      	ldr	r5, [r2, #36]	; 0x24

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002848:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800284c:	402b      	ands	r3, r5

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800284e:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002850:	b289      	uxth	r1, r1
 8002852:	6251      	str	r1, [r2, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002854:	6813      	ldr	r3, [r2, #0]
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800285c:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d

    return HAL_OK;
 8002860:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002862:	bd30      	pop	{r4, r5, pc}
    return HAL_BUSY;
 8002864:	2002      	movs	r0, #2
 8002866:	e7fc      	b.n	8002862 <HAL_I2CEx_ConfigDigitalFilter+0x38>

08002868 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002868:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800286c:	01d2      	lsls	r2, r2, #7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800286e:	6804      	ldr	r4, [r0, #0]
 8002870:	684f      	ldr	r7, [r1, #4]
 8002872:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002874:	f8d1 c000 	ldr.w	ip, [r1]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002878:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800287c:	3284      	adds	r2, #132	; 0x84
 800287e:	18a3      	adds	r3, r4, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002880:	f10c 0601 	add.w	r6, ip, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002884:	6858      	ldr	r0, [r3, #4]
 8002886:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 800288a:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800288c:	68e0      	ldr	r0, [r4, #12]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800288e:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002892:	f3c0 400b 	ubfx	r0, r0, #16, #12
 8002896:	4430      	add	r0, r6
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002898:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800289a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800289e:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80028a0:	68e0      	ldr	r0, [r4, #12]
 80028a2:	68cd      	ldr	r5, [r1, #12]
 80028a4:	f3c0 000a 	ubfx	r0, r0, #0, #11
 80028a8:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80028aa:	6898      	ldr	r0, [r3, #8]
 80028ac:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 80028b0:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80028b2:	68e6      	ldr	r6, [r4, #12]
 80028b4:	6888      	ldr	r0, [r1, #8]
 80028b6:	f3c6 060a 	ubfx	r6, r6, #0, #11
 80028ba:	3001      	adds	r0, #1
 80028bc:	4430      	add	r0, r6
 80028be:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80028c2:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80028c4:	6918      	ldr	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80028c6:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80028c8:	f020 0007 	bic.w	r0, r0, #7
 80028cc:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80028ce:	f04f 0e00 	mov.w	lr, #0
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80028d2:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80028d4:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80028d6:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80028da:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80028de:	f8c3 e018 	str.w	lr, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80028e2:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 80028e6:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 80028ea:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 80028ee:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80028f2:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80028f4:	6958      	ldr	r0, [r3, #20]
 80028f6:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80028fa:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80028fc:	6948      	ldr	r0, [r1, #20]
 80028fe:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002900:	69d8      	ldr	r0, [r3, #28]
 8002902:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8002906:	f020 0007 	bic.w	r0, r0, #7
 800290a:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800290c:	e9d1 5007 	ldrd	r5, r0, [r1, #28]
 8002910:	4305      	orrs	r5, r0
 8002912:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002914:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002916:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002918:	f8c3 e028 	str.w	lr, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800291c:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800291e:	b31e      	cbz	r6, 8002968 <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002920:	2e01      	cmp	r6, #1
 8002922:	d023      	beq.n	800296c <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002924:	1eb0      	subs	r0, r6, #2
 8002926:	2802      	cmp	r0, #2
 8002928:	d922      	bls.n	8002970 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800292a:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 800292c:	bf0c      	ite	eq
 800292e:	2002      	moveq	r0, #2
 8002930:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002932:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8002934:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8002938:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800293a:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800293c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800293e:	eba7 070c 	sub.w	r7, r7, ip
 8002942:	4345      	muls	r5, r0
 8002944:	4378      	muls	r0, r7
 8002946:	3003      	adds	r0, #3
 8002948:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800294c:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800294e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002950:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8002954:	f020 0007 	bic.w	r0, r0, #7
 8002958:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800295a:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800295c:	58a3      	ldr	r3, [r4, r2]
 800295e:	f043 0301 	orr.w	r3, r3, #1
 8002962:	50a3      	str	r3, [r4, r2]
}
 8002964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 8002968:	2004      	movs	r0, #4
 800296a:	e7e2      	b.n	8002932 <LTDC_SetConfig+0xca>
    tmp = 3U;
 800296c:	2003      	movs	r0, #3
 800296e:	e7e0      	b.n	8002932 <LTDC_SetConfig+0xca>
    tmp = 2U;
 8002970:	2002      	movs	r0, #2
 8002972:	e7de      	b.n	8002932 <LTDC_SetConfig+0xca>

08002974 <HAL_LTDC_Init>:
{
 8002974:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
 8002976:	4604      	mov	r4, r0
 8002978:	2800      	cmp	r0, #0
 800297a:	d063      	beq.n	8002a44 <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800297c:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8002980:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002984:	b91b      	cbnz	r3, 800298e <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 8002986:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 800298a:	f001 fe95 	bl	80046b8 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800298e:	2302      	movs	r3, #2
 8002990:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	699a      	ldr	r2, [r3, #24]
 8002998:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800299c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800299e:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80029a2:	4302      	orrs	r2, r0
 80029a4:	68e0      	ldr	r0, [r4, #12]
 80029a6:	6999      	ldr	r1, [r3, #24]
 80029a8:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80029aa:	6920      	ldr	r0, [r4, #16]
 80029ac:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80029ae:	430a      	orrs	r2, r1
 80029b0:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	4924      	ldr	r1, [pc, #144]	; (8002a48 <HAL_LTDC_Init+0xd4>)
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80029b6:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80029b8:	400a      	ands	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80029c2:	69a0      	ldr	r0, [r4, #24]
 80029c4:	4302      	orrs	r2, r0
 80029c6:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80029c8:	68da      	ldr	r2, [r3, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80029ca:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80029cc:	400a      	ands	r2, r1
 80029ce:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80029d6:	6a20      	ldr	r0, [r4, #32]
 80029d8:	4302      	orrs	r2, r0
 80029da:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80029dc:	691a      	ldr	r2, [r3, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80029de:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80029e0:	400a      	ands	r2, r1
 80029e2:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80029e4:	691a      	ldr	r2, [r3, #16]
 80029e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80029ea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80029ec:	4302      	orrs	r2, r0
 80029ee:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80029f0:	695a      	ldr	r2, [r3, #20]
 80029f2:	4011      	ands	r1, r2
 80029f4:	6159      	str	r1, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80029f6:	695a      	ldr	r2, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80029f8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80029fa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80029fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a00:	430a      	orrs	r2, r1
 8002a02:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002a04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002a06:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002a0a:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002a0e:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 8002a12:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002a14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a16:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002a20:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002a24:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a28:	f042 0206 	orr.w	r2, r2, #6
 8002a2c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8002a2e:	699a      	ldr	r2, [r3, #24]
 8002a30:	f042 0201 	orr.w	r2, r2, #1
 8002a34:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002a36:	2000      	movs	r0, #0
  hltdc->State = HAL_LTDC_STATE_READY;
 8002a38:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002a3a:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8002a3e:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8002a42:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002a44:	2001      	movs	r0, #1
 8002a46:	e7fc      	b.n	8002a42 <HAL_LTDC_Init+0xce>
 8002a48:	f000f800 	.word	0xf000f800

08002a4c <HAL_LTDC_ConfigLayer>:
{
 8002a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hltdc);
 8002a50:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002a54:	2b01      	cmp	r3, #1
{
 8002a56:	4606      	mov	r6, r0
 8002a58:	460f      	mov	r7, r1
 8002a5a:	4694      	mov	ip, r2
 8002a5c:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hltdc);
 8002a60:	d01f      	beq.n	8002aa2 <HAL_LTDC_ConfigLayer+0x56>
 8002a62:	f04f 0801 	mov.w	r8, #1
 8002a66:	f886 80a0 	strb.w	r8, [r6, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002a6a:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002a6e:	2434      	movs	r4, #52	; 0x34
 8002a70:	460d      	mov	r5, r1
 8002a72:	fb04 6402 	mla	r4, r4, r2, r6
 8002a76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a78:	3438      	adds	r4, #56	; 0x38
 8002a7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a84:	682b      	ldr	r3, [r5, #0]
 8002a86:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002a88:	4630      	mov	r0, r6
 8002a8a:	4662      	mov	r2, ip
 8002a8c:	4639      	mov	r1, r7
 8002a8e:	f7ff feeb 	bl	8002868 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002a92:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 8002a94:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002a96:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002a9a:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002a9e:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8002aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002aa6 <HAL_LTDC_ConfigColorKeying>:
{
 8002aa6:	b510      	push	{r4, lr}
  __HAL_LOCK(hltdc);
 8002aa8:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	f04f 0302 	mov.w	r3, #2
 8002ab2:	d013      	beq.n	8002adc <HAL_LTDC_ConfigColorKeying+0x36>
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8002ab4:	6804      	ldr	r4, [r0, #0]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002ab6:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 8002aba:	eb04 12c2 	add.w	r2, r4, r2, lsl #7
 8002abe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ac2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002ac6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002aca:	2301      	movs	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 8002acc:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002ad0:	6263      	str	r3, [r4, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 8002ad2:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
  __HAL_LOCK(hltdc);
 8002adc:	4618      	mov	r0, r3
}
 8002ade:	bd10      	pop	{r4, pc}

08002ae0 <HAL_LTDC_EnableColorKeying>:
  __HAL_LOCK(hltdc);
 8002ae0:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	f04f 0302 	mov.w	r3, #2
 8002aea:	d00f      	beq.n	8002b0c <HAL_LTDC_EnableColorKeying+0x2c>
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8002aec:	01c9      	lsls	r1, r1, #7
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002aee:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 8002af2:	3184      	adds	r1, #132	; 0x84
 8002af4:	6803      	ldr	r3, [r0, #0]
 8002af6:	585a      	ldr	r2, [r3, r1]
 8002af8:	f042 0202 	orr.w	r2, r2, #2
 8002afc:	505a      	str	r2, [r3, r1]
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002afe:	2201      	movs	r2, #1
 8002b00:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hltdc);
 8002b02:	2300      	movs	r3, #0
  hltdc->State = HAL_LTDC_STATE_READY;
 8002b04:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002b08:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
  __HAL_LOCK(hltdc);
 8002b0c:	4618      	mov	r0, r3
}
 8002b0e:	4770      	bx	lr

08002b10 <HAL_LTDC_EnableDither>:
  __HAL_LOCK(hltdc);
 8002b10:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	f04f 0302 	mov.w	r3, #2
 8002b1a:	d00c      	beq.n	8002b36 <HAL_LTDC_EnableDither+0x26>
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8002b1c:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <HAL_LTDC_EnableDither+0x2c>)
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002b1e:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8002b22:	6993      	ldr	r3, [r2, #24]
 8002b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b28:	6193      	str	r3, [r2, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8002b30:	2300      	movs	r3, #0
 8002b32:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
  __HAL_LOCK(hltdc);
 8002b36:	4618      	mov	r0, r3
}
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40016800 	.word	0x40016800

08002b40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b44:	4604      	mov	r4, r0
 8002b46:	b340      	cbz	r0, 8002b9a <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b48:	6803      	ldr	r3, [r0, #0]
 8002b4a:	07dd      	lsls	r5, r3, #31
 8002b4c:	d410      	bmi.n	8002b70 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4e:	6823      	ldr	r3, [r4, #0]
 8002b50:	0798      	lsls	r0, r3, #30
 8002b52:	d45e      	bmi.n	8002c12 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	071a      	lsls	r2, r3, #28
 8002b58:	f100 80a0 	bmi.w	8002c9c <HAL_RCC_OscConfig+0x15c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b5c:	6823      	ldr	r3, [r4, #0]
 8002b5e:	075b      	lsls	r3, r3, #29
 8002b60:	f100 80be 	bmi.w	8002ce0 <HAL_RCC_OscConfig+0x1a0>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b64:	69a0      	ldr	r0, [r4, #24]
 8002b66:	2800      	cmp	r0, #0
 8002b68:	f040 811f 	bne.w	8002daa <HAL_RCC_OscConfig+0x26a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	e02b      	b.n	8002bc8 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b70:	4ba6      	ldr	r3, [pc, #664]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	f002 020c 	and.w	r2, r2, #12
 8002b78:	2a04      	cmp	r2, #4
 8002b7a:	d007      	beq.n	8002b8c <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b82:	2a08      	cmp	r2, #8
 8002b84:	d10b      	bne.n	8002b9e <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	0251      	lsls	r1, r2, #9
 8002b8a:	d508      	bpl.n	8002b9e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8c:	4b9f      	ldr	r3, [pc, #636]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	039a      	lsls	r2, r3, #14
 8002b92:	d5dc      	bpl.n	8002b4e <HAL_RCC_OscConfig+0xe>
 8002b94:	6863      	ldr	r3, [r4, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1d9      	bne.n	8002b4e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	e014      	b.n	8002bc8 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b9e:	6862      	ldr	r2, [r4, #4]
 8002ba0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002ba4:	d113      	bne.n	8002bce <HAL_RCC_OscConfig+0x8e>
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002bac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002bae:	f7ff f957 	bl	8001e60 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4e96      	ldr	r6, [pc, #600]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8002bb4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb6:	6833      	ldr	r3, [r6, #0]
 8002bb8:	039b      	lsls	r3, r3, #14
 8002bba:	d4c8      	bmi.n	8002b4e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bbc:	f7ff f950 	bl	8001e60 <HAL_GetTick>
 8002bc0:	1b40      	subs	r0, r0, r5
 8002bc2:	2864      	cmp	r0, #100	; 0x64
 8002bc4:	d9f7      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 8002bc6:	2003      	movs	r0, #3
}
 8002bc8:	b002      	add	sp, #8
 8002bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bce:	4d8f      	ldr	r5, [pc, #572]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002bd0:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002bd4:	682b      	ldr	r3, [r5, #0]
 8002bd6:	d107      	bne.n	8002be8 <HAL_RCC_OscConfig+0xa8>
 8002bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bdc:	602b      	str	r3, [r5, #0]
 8002bde:	682b      	ldr	r3, [r5, #0]
 8002be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be4:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002be6:	e7e2      	b.n	8002bae <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bec:	602b      	str	r3, [r5, #0]
 8002bee:	682b      	ldr	r3, [r5, #0]
 8002bf0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf4:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bf6:	2a00      	cmp	r2, #0
 8002bf8:	d1d9      	bne.n	8002bae <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8002bfa:	f7ff f931 	bl	8001e60 <HAL_GetTick>
 8002bfe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	039f      	lsls	r7, r3, #14
 8002c04:	d5a3      	bpl.n	8002b4e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c06:	f7ff f92b 	bl	8001e60 <HAL_GetTick>
 8002c0a:	1b80      	subs	r0, r0, r6
 8002c0c:	2864      	cmp	r0, #100	; 0x64
 8002c0e:	d9f7      	bls.n	8002c00 <HAL_RCC_OscConfig+0xc0>
 8002c10:	e7d9      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c12:	4b7e      	ldr	r3, [pc, #504]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	f012 0f0c 	tst.w	r2, #12
 8002c1a:	d007      	beq.n	8002c2c <HAL_RCC_OscConfig+0xec>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c22:	2a08      	cmp	r2, #8
 8002c24:	d111      	bne.n	8002c4a <HAL_RCC_OscConfig+0x10a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	025e      	lsls	r6, r3, #9
 8002c2a:	d40e      	bmi.n	8002c4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2c:	4b77      	ldr	r3, [pc, #476]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	0795      	lsls	r5, r2, #30
 8002c32:	d502      	bpl.n	8002c3a <HAL_RCC_OscConfig+0xfa>
 8002c34:	68e2      	ldr	r2, [r4, #12]
 8002c36:	2a01      	cmp	r2, #1
 8002c38:	d1af      	bne.n	8002b9a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	6921      	ldr	r1, [r4, #16]
 8002c3e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002c42:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002c46:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c48:	e784      	b.n	8002b54 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c4a:	68e2      	ldr	r2, [r4, #12]
 8002c4c:	4b70      	ldr	r3, [pc, #448]	; (8002e10 <HAL_RCC_OscConfig+0x2d0>)
 8002c4e:	b1b2      	cbz	r2, 8002c7e <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_ENABLE();
 8002c50:	2201      	movs	r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c54:	f7ff f904 	bl	8001e60 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c58:	4d6c      	ldr	r5, [pc, #432]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8002c5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	0798      	lsls	r0, r3, #30
 8002c60:	d507      	bpl.n	8002c72 <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c62:	682b      	ldr	r3, [r5, #0]
 8002c64:	6922      	ldr	r2, [r4, #16]
 8002c66:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002c6a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002c6e:	602b      	str	r3, [r5, #0]
 8002c70:	e770      	b.n	8002b54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c72:	f7ff f8f5 	bl	8001e60 <HAL_GetTick>
 8002c76:	1b80      	subs	r0, r0, r6
 8002c78:	2802      	cmp	r0, #2
 8002c7a:	d9ef      	bls.n	8002c5c <HAL_RCC_OscConfig+0x11c>
 8002c7c:	e7a3      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
 8002c7e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c80:	f7ff f8ee 	bl	8001e60 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c84:	4e61      	ldr	r6, [pc, #388]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8002c86:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c88:	6833      	ldr	r3, [r6, #0]
 8002c8a:	0799      	lsls	r1, r3, #30
 8002c8c:	f57f af62 	bpl.w	8002b54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c90:	f7ff f8e6 	bl	8001e60 <HAL_GetTick>
 8002c94:	1b40      	subs	r0, r0, r5
 8002c96:	2802      	cmp	r0, #2
 8002c98:	d9f6      	bls.n	8002c88 <HAL_RCC_OscConfig+0x148>
 8002c9a:	e794      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c9c:	6962      	ldr	r2, [r4, #20]
 8002c9e:	4b5d      	ldr	r3, [pc, #372]	; (8002e14 <HAL_RCC_OscConfig+0x2d4>)
 8002ca0:	b17a      	cbz	r2, 8002cc2 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_ENABLE();
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002ca6:	f7ff f8db 	bl	8001e60 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002caa:	4e58      	ldr	r6, [pc, #352]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8002cac:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cae:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002cb0:	079f      	lsls	r7, r3, #30
 8002cb2:	f53f af53 	bmi.w	8002b5c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cb6:	f7ff f8d3 	bl	8001e60 <HAL_GetTick>
 8002cba:	1b40      	subs	r0, r0, r5
 8002cbc:	2802      	cmp	r0, #2
 8002cbe:	d9f6      	bls.n	8002cae <HAL_RCC_OscConfig+0x16e>
 8002cc0:	e781      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 8002cc2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002cc4:	f7ff f8cc 	bl	8001e60 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc8:	4e50      	ldr	r6, [pc, #320]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8002cca:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ccc:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002cce:	0798      	lsls	r0, r3, #30
 8002cd0:	f57f af44 	bpl.w	8002b5c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cd4:	f7ff f8c4 	bl	8001e60 <HAL_GetTick>
 8002cd8:	1b40      	subs	r0, r0, r5
 8002cda:	2802      	cmp	r0, #2
 8002cdc:	d9f6      	bls.n	8002ccc <HAL_RCC_OscConfig+0x18c>
 8002cde:	e772      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ce0:	4b4a      	ldr	r3, [pc, #296]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ce4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002ce8:	d128      	bne.n	8002d3c <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	9201      	str	r2, [sp, #4]
 8002cec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002cf2:	641a      	str	r2, [r3, #64]	; 0x40
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002cfe:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d00:	4d45      	ldr	r5, [pc, #276]	; (8002e18 <HAL_RCC_OscConfig+0x2d8>)
 8002d02:	682b      	ldr	r3, [r5, #0]
 8002d04:	05d9      	lsls	r1, r3, #23
 8002d06:	d51b      	bpl.n	8002d40 <HAL_RCC_OscConfig+0x200>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d08:	68a3      	ldr	r3, [r4, #8]
 8002d0a:	4d40      	ldr	r5, [pc, #256]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d127      	bne.n	8002d60 <HAL_RCC_OscConfig+0x220>
 8002d10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002d18:	f7ff f8a2 	bl	8001e60 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d1c:	4e3b      	ldr	r6, [pc, #236]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8002d1e:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d20:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d24:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002d26:	079b      	lsls	r3, r3, #30
 8002d28:	d539      	bpl.n	8002d9e <HAL_RCC_OscConfig+0x25e>
    if(pwrclkchanged == SET)
 8002d2a:	2f00      	cmp	r7, #0
 8002d2c:	f43f af1a 	beq.w	8002b64 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d30:	4a36      	ldr	r2, [pc, #216]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002d32:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	e713      	b.n	8002b64 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002d3c:	2700      	movs	r7, #0
 8002d3e:	e7df      	b.n	8002d00 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d40:	682b      	ldr	r3, [r5, #0]
 8002d42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d46:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002d48:	f7ff f88a 	bl	8001e60 <HAL_GetTick>
 8002d4c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4e:	682b      	ldr	r3, [r5, #0]
 8002d50:	05da      	lsls	r2, r3, #23
 8002d52:	d4d9      	bmi.n	8002d08 <HAL_RCC_OscConfig+0x1c8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d54:	f7ff f884 	bl	8001e60 <HAL_GetTick>
 8002d58:	1b80      	subs	r0, r0, r6
 8002d5a:	2802      	cmp	r0, #2
 8002d5c:	d9f7      	bls.n	8002d4e <HAL_RCC_OscConfig+0x20e>
 8002d5e:	e732      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d60:	2b05      	cmp	r3, #5
 8002d62:	d104      	bne.n	8002d6e <HAL_RCC_OscConfig+0x22e>
 8002d64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d66:	f043 0304 	orr.w	r3, r3, #4
 8002d6a:	672b      	str	r3, [r5, #112]	; 0x70
 8002d6c:	e7d0      	b.n	8002d10 <HAL_RCC_OscConfig+0x1d0>
 8002d6e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002d70:	f022 0201 	bic.w	r2, r2, #1
 8002d74:	672a      	str	r2, [r5, #112]	; 0x70
 8002d76:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002d78:	f022 0204 	bic.w	r2, r2, #4
 8002d7c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ca      	bne.n	8002d18 <HAL_RCC_OscConfig+0x1d8>
      tickstart = HAL_GetTick();
 8002d82:	f7ff f86d 	bl	8001e60 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d86:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002d8a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d8c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d8e:	0798      	lsls	r0, r3, #30
 8002d90:	d5cb      	bpl.n	8002d2a <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d92:	f7ff f865 	bl	8001e60 <HAL_GetTick>
 8002d96:	1b80      	subs	r0, r0, r6
 8002d98:	4540      	cmp	r0, r8
 8002d9a:	d9f7      	bls.n	8002d8c <HAL_RCC_OscConfig+0x24c>
 8002d9c:	e713      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7ff f85f 	bl	8001e60 <HAL_GetTick>
 8002da2:	1b40      	subs	r0, r0, r5
 8002da4:	4540      	cmp	r0, r8
 8002da6:	d9bd      	bls.n	8002d24 <HAL_RCC_OscConfig+0x1e4>
 8002da8:	e70d      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002daa:	4d18      	ldr	r5, [pc, #96]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
 8002dac:	68ab      	ldr	r3, [r5, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d047      	beq.n	8002e46 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db6:	4e19      	ldr	r6, [pc, #100]	; (8002e1c <HAL_RCC_OscConfig+0x2dc>)
 8002db8:	2300      	movs	r3, #0
 8002dba:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002dbc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dbe:	d135      	bne.n	8002e2c <HAL_RCC_OscConfig+0x2ec>
        tickstart = HAL_GetTick();
 8002dc0:	f7ff f84e 	bl	8001e60 <HAL_GetTick>
 8002dc4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc6:	682b      	ldr	r3, [r5, #0]
 8002dc8:	0199      	lsls	r1, r3, #6
 8002dca:	d429      	bmi.n	8002e20 <HAL_RCC_OscConfig+0x2e0>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dcc:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002dd4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002dd8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002dda:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002dde:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002de0:	0852      	lsrs	r2, r2, #1
 8002de2:	3a01      	subs	r2, #1
 8002de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002de8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002dea:	2301      	movs	r3, #1
 8002dec:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002dee:	f7ff f837 	bl	8001e60 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df2:	4d06      	ldr	r5, [pc, #24]	; (8002e0c <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8002df4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df6:	682b      	ldr	r3, [r5, #0]
 8002df8:	019a      	lsls	r2, r3, #6
 8002dfa:	f53f aeb7 	bmi.w	8002b6c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dfe:	f7ff f82f 	bl	8001e60 <HAL_GetTick>
 8002e02:	1b00      	subs	r0, r0, r4
 8002e04:	2802      	cmp	r0, #2
 8002e06:	d9f6      	bls.n	8002df6 <HAL_RCC_OscConfig+0x2b6>
 8002e08:	e6dd      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	42470000 	.word	0x42470000
 8002e14:	42470e80 	.word	0x42470e80
 8002e18:	40007000 	.word	0x40007000
 8002e1c:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e20:	f7ff f81e 	bl	8001e60 <HAL_GetTick>
 8002e24:	1bc0      	subs	r0, r0, r7
 8002e26:	2802      	cmp	r0, #2
 8002e28:	d9cd      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x286>
 8002e2a:	e6cc      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8002e2c:	f7ff f818 	bl	8001e60 <HAL_GetTick>
 8002e30:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e32:	682b      	ldr	r3, [r5, #0]
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	f57f ae99 	bpl.w	8002b6c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e3a:	f7ff f811 	bl	8001e60 <HAL_GetTick>
 8002e3e:	1b00      	subs	r0, r0, r4
 8002e40:	2802      	cmp	r0, #2
 8002e42:	d9f6      	bls.n	8002e32 <HAL_RCC_OscConfig+0x2f2>
 8002e44:	e6bf      	b.n	8002bc6 <HAL_RCC_OscConfig+0x86>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e46:	2801      	cmp	r0, #1
 8002e48:	f43f aebe 	beq.w	8002bc8 <HAL_RCC_OscConfig+0x88>
        pll_config = RCC->PLLCFGR;
 8002e4c:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e4e:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e50:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e54:	4291      	cmp	r1, r2
 8002e56:	f47f aea0 	bne.w	8002b9a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5a:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e60:	428a      	cmp	r2, r1
 8002e62:	f47f ae9a 	bne.w	8002b9a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e66:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e68:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002e6c:	401a      	ands	r2, r3
 8002e6e:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002e72:	f47f ae92 	bne.w	8002b9a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e76:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002e78:	0852      	lsrs	r2, r2, #1
 8002e7a:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002e7e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e80:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002e84:	f47f ae89 	bne.w	8002b9a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002e8a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e8e:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002e92:	f43f ae6b 	beq.w	8002b6c <HAL_RCC_OscConfig+0x2c>
 8002e96:	e680      	b.n	8002b9a <HAL_RCC_OscConfig+0x5a>

08002e98 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e98:	4913      	ldr	r1, [pc, #76]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002e9a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e9c:	688b      	ldr	r3, [r1, #8]
 8002e9e:	f003 030c 	and.w	r3, r3, #12
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d01c      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x48>
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d11c      	bne.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002eaa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eac:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eae:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eb0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb4:	bf14      	ite	ne
 8002eb6:	480d      	ldrne	r0, [pc, #52]	; (8002eec <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eb8:	480d      	ldreq	r0, [pc, #52]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eba:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ebe:	bf18      	it	ne
 8002ec0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ec2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec6:	fba1 0100 	umull	r0, r1, r1, r0
 8002eca:	f7fd feed 	bl	8000ca8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ece:	4b06      	ldr	r3, [pc, #24]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x50>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002eda:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002ede:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ee0:	4802      	ldr	r0, [pc, #8]	; (8002eec <HAL_RCC_GetSysClockFreq+0x54>)
 8002ee2:	e7fc      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8002ee4:	4802      	ldr	r0, [pc, #8]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8002ee6:	e7fa      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0x46>
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	007a1200 	.word	0x007a1200
 8002ef0:	00f42400 	.word	0x00f42400

08002ef4 <HAL_RCC_ClockConfig>:
{
 8002ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002efa:	4604      	mov	r4, r0
 8002efc:	b910      	cbnz	r0, 8002f04 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002efe:	2001      	movs	r0, #1
}
 8002f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f04:	4b44      	ldr	r3, [pc, #272]	; (8003018 <HAL_RCC_ClockConfig+0x124>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	f002 020f 	and.w	r2, r2, #15
 8002f0c:	428a      	cmp	r2, r1
 8002f0e:	d328      	bcc.n	8002f62 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f10:	6822      	ldr	r2, [r4, #0]
 8002f12:	0797      	lsls	r7, r2, #30
 8002f14:	d42d      	bmi.n	8002f72 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f16:	07d0      	lsls	r0, r2, #31
 8002f18:	d441      	bmi.n	8002f9e <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f1a:	4b3f      	ldr	r3, [pc, #252]	; (8003018 <HAL_RCC_ClockConfig+0x124>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	f002 020f 	and.w	r2, r2, #15
 8002f22:	42aa      	cmp	r2, r5
 8002f24:	d866      	bhi.n	8002ff4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f26:	6822      	ldr	r2, [r4, #0]
 8002f28:	0751      	lsls	r1, r2, #29
 8002f2a:	d46c      	bmi.n	8003006 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2c:	0713      	lsls	r3, r2, #28
 8002f2e:	d507      	bpl.n	8002f40 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f30:	4a3a      	ldr	r2, [pc, #232]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002f32:	6921      	ldr	r1, [r4, #16]
 8002f34:	6893      	ldr	r3, [r2, #8]
 8002f36:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002f3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002f3e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f40:	f7ff ffaa 	bl	8002e98 <HAL_RCC_GetSysClockFreq>
 8002f44:	4b35      	ldr	r3, [pc, #212]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002f46:	4a36      	ldr	r2, [pc, #216]	; (8003020 <HAL_RCC_ClockConfig+0x12c>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002f4e:	5cd3      	ldrb	r3, [r2, r3]
 8002f50:	40d8      	lsrs	r0, r3
 8002f52:	4b34      	ldr	r3, [pc, #208]	; (8003024 <HAL_RCC_ClockConfig+0x130>)
 8002f54:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002f56:	4b34      	ldr	r3, [pc, #208]	; (8003028 <HAL_RCC_ClockConfig+0x134>)
 8002f58:	6818      	ldr	r0, [r3, #0]
 8002f5a:	f002 f805 	bl	8004f68 <HAL_InitTick>
  return HAL_OK;
 8002f5e:	2000      	movs	r0, #0
 8002f60:	e7ce      	b.n	8002f00 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f62:	b2ca      	uxtb	r2, r1
 8002f64:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 030f 	and.w	r3, r3, #15
 8002f6c:	428b      	cmp	r3, r1
 8002f6e:	d1c6      	bne.n	8002efe <HAL_RCC_ClockConfig+0xa>
 8002f70:	e7ce      	b.n	8002f10 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f72:	4b2a      	ldr	r3, [pc, #168]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002f74:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f78:	bf1e      	ittt	ne
 8002f7a:	6899      	ldrne	r1, [r3, #8]
 8002f7c:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 8002f80:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f82:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f84:	bf42      	ittt	mi
 8002f86:	6899      	ldrmi	r1, [r3, #8]
 8002f88:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 8002f8c:	6099      	strmi	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8e:	4923      	ldr	r1, [pc, #140]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002f90:	68a0      	ldr	r0, [r4, #8]
 8002f92:	688b      	ldr	r3, [r1, #8]
 8002f94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f98:	4303      	orrs	r3, r0
 8002f9a:	608b      	str	r3, [r1, #8]
 8002f9c:	e7bb      	b.n	8002f16 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9e:	6862      	ldr	r2, [r4, #4]
 8002fa0:	4b1e      	ldr	r3, [pc, #120]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002fa2:	2a01      	cmp	r2, #1
 8002fa4:	d11c      	bne.n	8002fe0 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fac:	d0a7      	beq.n	8002efe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fae:	4e1b      	ldr	r6, [pc, #108]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8002fb0:	68b3      	ldr	r3, [r6, #8]
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002fba:	f7fe ff51 	bl	8001e60 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fbe:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002fc2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc4:	68b3      	ldr	r3, [r6, #8]
 8002fc6:	6862      	ldr	r2, [r4, #4]
 8002fc8:	f003 030c 	and.w	r3, r3, #12
 8002fcc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002fd0:	d0a3      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd2:	f7fe ff45 	bl	8001e60 <HAL_GetTick>
 8002fd6:	1bc0      	subs	r0, r0, r7
 8002fd8:	4540      	cmp	r0, r8
 8002fda:	d9f3      	bls.n	8002fc4 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8002fdc:	2003      	movs	r0, #3
 8002fde:	e78f      	b.n	8002f00 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe0:	1e91      	subs	r1, r2, #2
 8002fe2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	d802      	bhi.n	8002fee <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002fec:	e7de      	b.n	8002fac <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fee:	f013 0f02 	tst.w	r3, #2
 8002ff2:	e7db      	b.n	8002fac <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff4:	b2ea      	uxtb	r2, r5
 8002ff6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	42ab      	cmp	r3, r5
 8003000:	f47f af7d 	bne.w	8002efe <HAL_RCC_ClockConfig+0xa>
 8003004:	e78f      	b.n	8002f26 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003006:	4905      	ldr	r1, [pc, #20]	; (800301c <HAL_RCC_ClockConfig+0x128>)
 8003008:	68e0      	ldr	r0, [r4, #12]
 800300a:	688b      	ldr	r3, [r1, #8]
 800300c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003010:	4303      	orrs	r3, r0
 8003012:	608b      	str	r3, [r1, #8]
 8003014:	e78a      	b.n	8002f2c <HAL_RCC_ClockConfig+0x38>
 8003016:	bf00      	nop
 8003018:	40023c00 	.word	0x40023c00
 800301c:	40023800 	.word	0x40023800
 8003020:	080239e8 	.word	0x080239e8
 8003024:	200147c4 	.word	0x200147c4
 8003028:	2000007c 	.word	0x2000007c

0800302c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_RCC_GetPCLK1Freq+0x14>)
 800302e:	4a05      	ldr	r2, [pc, #20]	; (8003044 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003036:	5cd3      	ldrb	r3, [r2, r3]
 8003038:	4a03      	ldr	r2, [pc, #12]	; (8003048 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800303a:	6810      	ldr	r0, [r2, #0]
}
 800303c:	40d8      	lsrs	r0, r3
 800303e:	4770      	bx	lr
 8003040:	40023800 	.word	0x40023800
 8003044:	080239f8 	.word	0x080239f8
 8003048:	200147c4 	.word	0x200147c4

0800304c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <HAL_RCC_GetPCLK2Freq+0x14>)
 800304e:	4a05      	ldr	r2, [pc, #20]	; (8003064 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003056:	5cd3      	ldrb	r3, [r2, r3]
 8003058:	4a03      	ldr	r2, [pc, #12]	; (8003068 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800305a:	6810      	ldr	r0, [r2, #0]
}
 800305c:	40d8      	lsrs	r0, r3
 800305e:	4770      	bx	lr
 8003060:	40023800 	.word	0x40023800
 8003064:	080239f8 	.word	0x080239f8
 8003068:	200147c4 	.word	0x200147c4

0800306c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800306c:	230f      	movs	r3, #15
 800306e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <HAL_RCC_GetClockConfig+0x34>)
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	f002 0203 	and.w	r2, r2, #3
 8003078:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003080:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003088:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	08db      	lsrs	r3, r3, #3
 800308e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003092:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <HAL_RCC_GetClockConfig+0x38>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 030f 	and.w	r3, r3, #15
 800309c:	600b      	str	r3, [r1, #0]
}
 800309e:	4770      	bx	lr
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40023c00 	.word	0x40023c00

080030a8 <HAL_RCCEx_PeriphCLKConfig>:
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80030a8:	6803      	ldr	r3, [r0, #0]
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80030aa:	f013 0f43 	tst.w	r3, #67	; 0x43
{
 80030ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030b0:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80030b2:	f040 808a 	bne.w	80031ca <HAL_RCCEx_PeriphCLKConfig+0x122>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	f013 0f0c 	tst.w	r3, #12
 80030bc:	d044      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80030be:	4d89      	ldr	r5, [pc, #548]	; (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030c0:	4e89      	ldr	r6, [pc, #548]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
    __HAL_RCC_PLLSAI_DISABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80030c6:	f7fe fecb 	bl	8001e60 <HAL_GetTick>
 80030ca:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030cc:	6833      	ldr	r3, [r6, #0]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	f100 80cc 	bmi.w	800326c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80030d4:	6821      	ldr	r1, [r4, #0]
 80030d6:	074f      	lsls	r7, r1, #29
 80030d8:	d515      	bpl.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030da:	e9d4 0304 	ldrd	r0, r3, [r4, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030de:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030e2:	061b      	lsls	r3, r3, #24
 80030e4:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80030e8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80030ec:	4313      	orrs	r3, r2
 80030ee:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030f2:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80030f6:	6a22      	ldr	r2, [r4, #32]
 80030f8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80030fc:	3a01      	subs	r2, #1
 80030fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003102:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003106:	070e      	lsls	r6, r1, #28
 8003108:	d514      	bpl.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800310a:	4a77      	ldr	r2, [pc, #476]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800310c:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800310e:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003112:	6920      	ldr	r0, [r4, #16]
 8003114:	071b      	lsls	r3, r3, #28
 8003116:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800311a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800311e:	430b      	orrs	r3, r1
 8003120:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003124:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003128:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800312a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800312e:	430b      	orrs	r3, r1
 8003130:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003134:	2301      	movs	r3, #1
 8003136:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003138:	f7fe fe92 	bl	8001e60 <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800313c:	4e6a      	ldr	r6, [pc, #424]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
    tickstart = HAL_GetTick();
 800313e:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003140:	6833      	ldr	r3, [r6, #0]
 8003142:	0098      	lsls	r0, r3, #2
 8003144:	f140 8099 	bpl.w	800327a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	069a      	lsls	r2, r3, #26
 800314c:	d533      	bpl.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	9301      	str	r3, [sp, #4]
 8003152:	4b65      	ldr	r3, [pc, #404]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003154:	4d65      	ldr	r5, [pc, #404]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x244>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8003156:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003158:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8003168:	682b      	ldr	r3, [r5, #0]
 800316a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800316e:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003170:	f7fe fe76 	bl	8001e60 <HAL_GetTick>
 8003174:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003176:	682b      	ldr	r3, [r5, #0]
 8003178:	05d9      	lsls	r1, r3, #23
 800317a:	f140 8085 	bpl.w	8003288 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800317e:	4d5a      	ldr	r5, [pc, #360]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003180:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003182:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003186:	f040 8086 	bne.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800318a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800318c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003190:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003194:	4a54      	ldr	r2, [pc, #336]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003196:	f040 80a0 	bne.w	80032da <HAL_RCCEx_PeriphCLKConfig+0x232>
 800319a:	6891      	ldr	r1, [r2, #8]
 800319c:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80031a0:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80031a4:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80031a8:	4301      	orrs	r1, r0
 80031aa:	6091      	str	r1, [r2, #8]
 80031ac:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80031ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b2:	430b      	orrs	r3, r1
 80031b4:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80031bc:	bf1f      	itttt	ne
 80031be:	4b4c      	ldrne	r3, [pc, #304]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80031c0:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 80031c4:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 80031c6:	2000      	movne	r0, #0
 80031c8:	e04e      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    __HAL_RCC_PLLI2S_DISABLE();
 80031ca:	4d4a      	ldr	r5, [pc, #296]	; (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031cc:	4f46      	ldr	r7, [pc, #280]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
    __HAL_RCC_PLLI2S_DISABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80031d2:	f7fe fe45 	bl	8001e60 <HAL_GetTick>
 80031d6:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	011a      	lsls	r2, r3, #4
 80031dc:	d43e      	bmi.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	07cb      	lsls	r3, r1, #31
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80031e2:	bf41      	itttt	mi
 80031e4:	e9d4 2301 	ldrdmi	r2, r3, [r4, #4]
 80031e8:	071b      	lslmi	r3, r3, #28
 80031ea:	ea43 1382 	orrmi.w	r3, r3, r2, lsl #6
 80031ee:	f8c7 3084 	strmi.w	r3, [r7, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80031f2:	078e      	lsls	r6, r1, #30
 80031f4:	d515      	bpl.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031f6:	4a3c      	ldr	r2, [pc, #240]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80031f8:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031fa:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80031fe:	6866      	ldr	r6, [r4, #4]
 8003200:	061b      	lsls	r3, r3, #24
 8003202:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8003206:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800320a:	4303      	orrs	r3, r0
 800320c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003210:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 8003214:	69e3      	ldr	r3, [r4, #28]
 8003216:	f020 001f 	bic.w	r0, r0, #31
 800321a:	3b01      	subs	r3, #1
 800321c:	4303      	orrs	r3, r0
 800321e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003222:	0648      	lsls	r0, r1, #25
 8003224:	d50a      	bpl.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x194>
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003226:	68e3      	ldr	r3, [r4, #12]
 8003228:	6862      	ldr	r2, [r4, #4]
 800322a:	061b      	lsls	r3, r3, #24
 800322c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003230:	68a2      	ldr	r2, [r4, #8]
 8003232:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8003236:	4a2c      	ldr	r2, [pc, #176]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003238:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800323c:	2301      	movs	r3, #1
 800323e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003240:	f7fe fe0e 	bl	8001e60 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003244:	4e28      	ldr	r6, [pc, #160]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
    tickstart = HAL_GetTick();
 8003246:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003248:	6833      	ldr	r3, [r6, #0]
 800324a:	0119      	lsls	r1, r3, #4
 800324c:	f53f af33 	bmi.w	80030b6 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003250:	f7fe fe06 	bl	8001e60 <HAL_GetTick>
 8003254:	1b40      	subs	r0, r0, r5
 8003256:	2802      	cmp	r0, #2
 8003258:	d9f6      	bls.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 800325a:	e004      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x1be>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800325c:	f7fe fe00 	bl	8001e60 <HAL_GetTick>
 8003260:	1b80      	subs	r0, r0, r6
 8003262:	2802      	cmp	r0, #2
 8003264:	d9b8      	bls.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
        return HAL_TIMEOUT;
 8003266:	2003      	movs	r0, #3
}
 8003268:	b003      	add	sp, #12
 800326a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800326c:	f7fe fdf8 	bl	8001e60 <HAL_GetTick>
 8003270:	1bc0      	subs	r0, r0, r7
 8003272:	2802      	cmp	r0, #2
 8003274:	f67f af2a 	bls.w	80030cc <HAL_RCCEx_PeriphCLKConfig+0x24>
 8003278:	e7f5      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x1be>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800327a:	f7fe fdf1 	bl	8001e60 <HAL_GetTick>
 800327e:	1b40      	subs	r0, r0, r5
 8003280:	2802      	cmp	r0, #2
 8003282:	f67f af5d 	bls.w	8003140 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003286:	e7ee      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x1be>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003288:	f7fe fdea 	bl	8001e60 <HAL_GetTick>
 800328c:	1b80      	subs	r0, r0, r6
 800328e:	2802      	cmp	r0, #2
 8003290:	f67f af71 	bls.w	8003176 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8003294:	e7e7      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003296:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003298:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800329c:	4293      	cmp	r3, r2
 800329e:	f43f af74 	beq.w	800318a <HAL_RCCEx_PeriphCLKConfig+0xe2>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032a2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a4:	4a14      	ldr	r2, [pc, #80]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80032a6:	2101      	movs	r1, #1
 80032a8:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032ae:	2100      	movs	r1, #0
 80032b0:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80032b2:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80032b4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032b6:	07da      	lsls	r2, r3, #31
 80032b8:	f57f af67 	bpl.w	800318a <HAL_RCCEx_PeriphCLKConfig+0xe2>
        tickstart = HAL_GetTick();
 80032bc:	f7fe fdd0 	bl	8001e60 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c0:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80032c4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80032c8:	079b      	lsls	r3, r3, #30
 80032ca:	f53f af5e 	bmi.w	800318a <HAL_RCCEx_PeriphCLKConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ce:	f7fe fdc7 	bl	8001e60 <HAL_GetTick>
 80032d2:	1b80      	subs	r0, r0, r6
 80032d4:	42b8      	cmp	r0, r7
 80032d6:	d9f6      	bls.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80032d8:	e7c5      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032da:	6891      	ldr	r1, [r2, #8]
 80032dc:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80032e0:	e763      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x102>
 80032e2:	bf00      	nop
 80032e4:	42470070 	.word	0x42470070
 80032e8:	40023800 	.word	0x40023800
 80032ec:	40007000 	.word	0x40007000
 80032f0:	424711e0 	.word	0x424711e0
 80032f4:	42470068 	.word	0x42470068
 80032f8:	42470e40 	.word	0x42470e40

080032fc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80032fc:	b538      	push	{r3, r4, r5, lr}
 80032fe:	460d      	mov	r5, r1
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8003300:	4604      	mov	r4, r0
 8003302:	b1c8      	cbz	r0, 8003338 <HAL_SDRAM_Init+0x3c>
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8003304:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003308:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800330c:	b91b      	cbnz	r3, 8003316 <HAL_SDRAM_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800330e:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8003312:	f000 ffab 	bl	800426c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003316:	2302      	movs	r3, #2
 8003318:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800331c:	1d21      	adds	r1, r4, #4
 800331e:	6820      	ldr	r0, [r4, #0]
 8003320:	f000 fe72 	bl	8004008 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8003324:	6862      	ldr	r2, [r4, #4]
 8003326:	6820      	ldr	r0, [r4, #0]
 8003328:	4629      	mov	r1, r5
 800332a:	f000 fea3 	bl	8004074 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800332e:	2301      	movs	r3, #1
 8003330:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8003334:	2000      	movs	r0, #0
}
 8003336:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003338:	2001      	movs	r0, #1
 800333a:	e7fc      	b.n	8003336 <HAL_SDRAM_Init+0x3a>

0800333c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800333c:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800333e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003342:	2b02      	cmp	r3, #2
{
 8003344:	4604      	mov	r4, r0
 8003346:	460d      	mov	r5, r1
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8003348:	b2d8      	uxtb	r0, r3
 800334a:	d00d      	beq.n	8003368 <HAL_SDRAM_SendCommand+0x2c>
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800334c:	2302      	movs	r3, #2
 800334e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8003352:	6820      	ldr	r0, [r4, #0]
 8003354:	f000 feca 	bl	80040ec <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	2b02      	cmp	r3, #2
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800335c:	bf0c      	ite	eq
 800335e:	2305      	moveq	r3, #5
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8003360:	2301      	movne	r3, #1
 8003362:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8003366:	2000      	movs	r0, #0
}
 8003368:	bd38      	pop	{r3, r4, r5, pc}

0800336a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800336a:	b510      	push	{r4, lr}
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800336c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003370:	2b02      	cmp	r3, #2
{
 8003372:	4604      	mov	r4, r0
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8003374:	b2d8      	uxtb	r0, r3
 8003376:	d009      	beq.n	800338c <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8003378:	2302      	movs	r3, #2
 800337a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800337e:	6820      	ldr	r0, [r4, #0]
 8003380:	f000 fedb 	bl	800413a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8003384:	2301      	movs	r3, #1
 8003386:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 800338a:	2000      	movs	r0, #0
}
 800338c:	bd10      	pop	{r4, pc}
	...

08003390 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8003390:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003394:	461d      	mov	r5, r3
 8003396:	4617      	mov	r7, r2
 8003398:	4688      	mov	r8, r1
 800339a:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800339c:	f7fe fd60 	bl	8001e60 <HAL_GetTick>
 80033a0:	443d      	add	r5, r7
 80033a2:	1a2c      	subs	r4, r5, r0
  tmp_tickstart = HAL_GetTick();
 80033a4:	f7fe fd5c 	bl	8001e60 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033a8:	4b22      	ldr	r3, [pc, #136]	; (8003434 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f3c3 33cb 	ubfx	r3, r3, #15, #12
  tmp_tickstart = HAL_GetTick();
 80033b0:	4605      	mov	r5, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033b2:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033b4:	6832      	ldr	r2, [r6, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80033b6:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033b8:	6893      	ldr	r3, [r2, #8]
 80033ba:	ea38 0303 	bics.w	r3, r8, r3
 80033be:	d001      	beq.n	80033c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80033c0:	2000      	movs	r0, #0
 80033c2:	e02d      	b.n	8003420 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
    if (Timeout != HAL_MAX_DELAY)
 80033c4:	1c7b      	adds	r3, r7, #1
 80033c6:	d0f7      	beq.n	80033b8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033c8:	f7fe fd4a 	bl	8001e60 <HAL_GetTick>
 80033cc:	1b40      	subs	r0, r0, r5
 80033ce:	42a0      	cmp	r0, r4
 80033d0:	d329      	bcc.n	8003426 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x96>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033d2:	6833      	ldr	r3, [r6, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033da:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033dc:	6872      	ldr	r2, [r6, #4]
 80033de:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80033e2:	d10a      	bne.n	80033fa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 80033e4:	68b2      	ldr	r2, [r6, #8]
 80033e6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80033ea:	d002      	beq.n	80033f2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033ec:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80033f0:	d103      	bne.n	80033fa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033f8:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033fa:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80033fc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003400:	d107      	bne.n	8003412 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
          SPI_RESET_CRC(hspi);
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003410:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003412:	2301      	movs	r3, #1
 8003414:	f886 3051 	strb.w	r3, [r6, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003418:	2300      	movs	r3, #0
 800341a:	f886 3050 	strb.w	r3, [r6, #80]	; 0x50
 800341e:	2003      	movs	r0, #3
}
 8003420:	b002      	add	sp, #8
 8003422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(count == 0U)
 8003426:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8003428:	2b00      	cmp	r3, #0
      count--;
 800342a:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800342c:	bf08      	it	eq
 800342e:	2400      	moveq	r4, #0
      count--;
 8003430:	3b01      	subs	r3, #1
 8003432:	e7bf      	b.n	80033b4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8003434:	200147c4 	.word	0x200147c4

08003438 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003438:	b538      	push	{r3, r4, r5, lr}
 800343a:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800343c:	6842      	ldr	r2, [r0, #4]
 800343e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8003442:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003444:	d11f      	bne.n	8003486 <SPI_EndRxTransaction+0x4e>
 8003446:	6882      	ldr	r2, [r0, #8]
 8003448:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800344c:	d002      	beq.n	8003454 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800344e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003452:	d107      	bne.n	8003464 <SPI_EndRxTransaction+0x2c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003454:	6825      	ldr	r5, [r4, #0]
 8003456:	6828      	ldr	r0, [r5, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003458:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 800345c:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8003460:	6028      	str	r0, [r5, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003462:	d007      	beq.n	8003474 <SPI_EndRxTransaction+0x3c>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003464:	460a      	mov	r2, r1
 8003466:	2180      	movs	r1, #128	; 0x80
 8003468:	4620      	mov	r0, r4
 800346a:	f7ff ff91 	bl	8003390 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800346e:	b920      	cbnz	r0, 800347a <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8003470:	2000      	movs	r0, #0
}
 8003472:	bd38      	pop	{r3, r4, r5, pc}
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003474:	460a      	mov	r2, r1
 8003476:	2101      	movs	r1, #1
 8003478:	e7f6      	b.n	8003468 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800347a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800347c:	f043 0320 	orr.w	r3, r3, #32
 8003480:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8003482:	2003      	movs	r0, #3
 8003484:	e7f5      	b.n	8003472 <SPI_EndRxTransaction+0x3a>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003486:	460a      	mov	r2, r1
 8003488:	2101      	movs	r1, #1
 800348a:	e7ee      	b.n	800346a <SPI_EndRxTransaction+0x32>

0800348c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800348c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800348e:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003490:	4a12      	ldr	r2, [pc, #72]	; (80034dc <SPI_EndRxTxTransaction+0x50>)
 8003492:	4d13      	ldr	r5, [pc, #76]	; (80034e0 <SPI_EndRxTxTransaction+0x54>)
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	fbb2 f5f5 	udiv	r5, r2, r5
 800349a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800349e:	436a      	muls	r2, r5
 80034a0:	9201      	str	r2, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034a2:	6842      	ldr	r2, [r0, #4]
 80034a4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 80034a8:	4604      	mov	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034aa:	d10b      	bne.n	80034c4 <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034ac:	460a      	mov	r2, r1
 80034ae:	2180      	movs	r1, #128	; 0x80
 80034b0:	f7ff ff6e 	bl	8003390 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80034b4:	b178      	cbz	r0, 80034d6 <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80034b8:	f043 0320 	orr.w	r3, r3, #32
 80034bc:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80034be:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 80034c0:	b003      	add	sp, #12
 80034c2:	bd30      	pop	{r4, r5, pc}
      if (count == 0U)
 80034c4:	9b01      	ldr	r3, [sp, #4]
 80034c6:	b133      	cbz	r3, 80034d6 <SPI_EndRxTxTransaction+0x4a>
      count--;
 80034c8:	9b01      	ldr	r3, [sp, #4]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80034ce:	6823      	ldr	r3, [r4, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	061b      	lsls	r3, r3, #24
 80034d4:	d4f6      	bmi.n	80034c4 <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 80034d6:	2000      	movs	r0, #0
 80034d8:	e7f2      	b.n	80034c0 <SPI_EndRxTxTransaction+0x34>
 80034da:	bf00      	nop
 80034dc:	200147c4 	.word	0x200147c4
 80034e0:	016e3600 	.word	0x016e3600

080034e4 <HAL_SPI_Init>:
{
 80034e4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80034e6:	4604      	mov	r4, r0
 80034e8:	2800      	cmp	r0, #0
 80034ea:	d055      	beq.n	8003598 <HAL_SPI_Init+0xb4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d14e      	bne.n	8003590 <HAL_SPI_Init+0xac>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034f2:	6842      	ldr	r2, [r0, #4]
 80034f4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80034f8:	d000      	beq.n	80034fc <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034fa:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034fc:	2300      	movs	r3, #0
 80034fe:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003500:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8003504:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003508:	b923      	cbnz	r3, 8003514 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 800350a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800350e:	4620      	mov	r0, r4
 8003510:	f001 fcc2 	bl	8004e98 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8003514:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003516:	68a0      	ldr	r0, [r4, #8]
 8003518:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 800351a:	2302      	movs	r3, #2
 800351c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8003520:	680b      	ldr	r3, [r1, #0]
 8003522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003526:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003528:	6863      	ldr	r3, [r4, #4]
 800352a:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 800352e:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8003532:	4303      	orrs	r3, r0
 8003534:	68e0      	ldr	r0, [r4, #12]
 8003536:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 800353a:	4303      	orrs	r3, r0
 800353c:	6920      	ldr	r0, [r4, #16]
 800353e:	f000 0002 	and.w	r0, r0, #2
 8003542:	4303      	orrs	r3, r0
 8003544:	6960      	ldr	r0, [r4, #20]
 8003546:	f000 0001 	and.w	r0, r0, #1
 800354a:	4303      	orrs	r3, r0
 800354c:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8003550:	4303      	orrs	r3, r0
 8003552:	69e0      	ldr	r0, [r4, #28]
 8003554:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8003558:	4303      	orrs	r3, r0
 800355a:	6a20      	ldr	r0, [r4, #32]
 800355c:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8003560:	4303      	orrs	r3, r0
 8003562:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003564:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8003568:	4303      	orrs	r3, r0
 800356a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800356c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800356e:	0c12      	lsrs	r2, r2, #16
 8003570:	f003 0310 	and.w	r3, r3, #16
 8003574:	f002 0204 	and.w	r2, r2, #4
 8003578:	431a      	orrs	r2, r3
 800357a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800357c:	69cb      	ldr	r3, [r1, #28]
 800357e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003582:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003584:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8003586:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003588:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800358a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800358e:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003590:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003592:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003596:	e7b1      	b.n	80034fc <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8003598:	2001      	movs	r0, #1
 800359a:	e7f8      	b.n	800358e <HAL_SPI_Init+0xaa>

0800359c <HAL_SPI_DeInit>:
{
 800359c:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800359e:	4604      	mov	r4, r0
 80035a0:	b180      	cbz	r0, 80035c4 <HAL_SPI_DeInit+0x28>
  __HAL_SPI_DISABLE(hspi);
 80035a2:	6802      	ldr	r2, [r0, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80035a4:	2302      	movs	r3, #2
 80035a6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80035aa:	6813      	ldr	r3, [r2, #0]
 80035ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035b0:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 80035b2:	f001 fca7 	bl	8004f04 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035b6:	2000      	movs	r0, #0
 80035b8:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_UNLOCK(hspi);
 80035ba:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hspi->State = HAL_SPI_STATE_RESET;
 80035be:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
}
 80035c2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80035c4:	2001      	movs	r0, #1
 80035c6:	e7fc      	b.n	80035c2 <HAL_SPI_DeInit+0x26>

080035c8 <HAL_SPI_Transmit>:
{
 80035c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80035cc:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 80035ce:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80035d2:	2b01      	cmp	r3, #1
{
 80035d4:	4604      	mov	r4, r0
 80035d6:	460d      	mov	r5, r1
 80035d8:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80035da:	f000 80a0 	beq.w	800371e <HAL_SPI_Transmit+0x156>
 80035de:	2301      	movs	r3, #1
 80035e0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80035e4:	f7fe fc3c 	bl	8001e60 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80035e8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80035ec:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80035ee:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80035f0:	b2d8      	uxtb	r0, r3
 80035f2:	f040 8092 	bne.w	800371a <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	d061      	beq.n	80036be <HAL_SPI_Transmit+0xf6>
 80035fa:	f1b8 0f00 	cmp.w	r8, #0
 80035fe:	d05e      	beq.n	80036be <HAL_SPI_Transmit+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003600:	2303      	movs	r3, #3
 8003602:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003606:	2300      	movs	r3, #0
 8003608:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800360a:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800360e:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003612:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003614:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003616:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003618:	68a3      	ldr	r3, [r4, #8]
 800361a:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800361c:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800361e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  hspi->TxXferSize  = Size;
 8003622:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003626:	d107      	bne.n	8003638 <HAL_SPI_Transmit+0x70>
    __HAL_SPI_DISABLE(hspi);
 8003628:	6833      	ldr	r3, [r6, #0]
 800362a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800362e:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8003630:	6833      	ldr	r3, [r6, #0]
 8003632:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003636:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003638:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800363a:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800363c:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800363e:	bf5e      	ittt	pl
 8003640:	6833      	ldrpl	r3, [r6, #0]
 8003642:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8003646:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003648:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800364c:	6863      	ldr	r3, [r4, #4]
 800364e:	d13f      	bne.n	80036d0 <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003650:	b113      	cbz	r3, 8003658 <HAL_SPI_Transmit+0x90>
 8003652:	f1b8 0f01 	cmp.w	r8, #1
 8003656:	d107      	bne.n	8003668 <HAL_SPI_Transmit+0xa0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003658:	f835 3b02 	ldrh.w	r3, [r5], #2
 800365c:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800365e:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003660:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003662:	3b01      	subs	r3, #1
 8003664:	b29b      	uxth	r3, r3
 8003666:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003668:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800366a:	b29b      	uxth	r3, r3
 800366c:	b9a3      	cbnz	r3, 8003698 <HAL_SPI_Transmit+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800366e:	464a      	mov	r2, r9
 8003670:	4639      	mov	r1, r7
 8003672:	4620      	mov	r0, r4
 8003674:	f7ff ff0a 	bl	800348c <SPI_EndRxTxTransaction>
 8003678:	2800      	cmp	r0, #0
 800367a:	d14b      	bne.n	8003714 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800367c:	68a3      	ldr	r3, [r4, #8]
 800367e:	b933      	cbnz	r3, 800368e <HAL_SPI_Transmit+0xc6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003680:	9301      	str	r3, [sp, #4]
 8003682:	6823      	ldr	r3, [r4, #0]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	9201      	str	r2, [sp, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	9301      	str	r3, [sp, #4]
 800368c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800368e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8003690:	3800      	subs	r0, #0
 8003692:	bf18      	it	ne
 8003694:	2001      	movne	r0, #1
error:
 8003696:	e012      	b.n	80036be <HAL_SPI_Transmit+0xf6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003698:	6822      	ldr	r2, [r4, #0]
 800369a:	6893      	ldr	r3, [r2, #8]
 800369c:	0798      	lsls	r0, r3, #30
 800369e:	d505      	bpl.n	80036ac <HAL_SPI_Transmit+0xe4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80036a2:	f833 1b02 	ldrh.w	r1, [r3], #2
 80036a6:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036a8:	6323      	str	r3, [r4, #48]	; 0x30
 80036aa:	e7d9      	b.n	8003660 <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036ac:	f7fe fbd8 	bl	8001e60 <HAL_GetTick>
 80036b0:	eba0 0009 	sub.w	r0, r0, r9
 80036b4:	42b8      	cmp	r0, r7
 80036b6:	d3d7      	bcc.n	8003668 <HAL_SPI_Transmit+0xa0>
 80036b8:	1c79      	adds	r1, r7, #1
 80036ba:	d0d5      	beq.n	8003668 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 80036bc:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80036be:	2301      	movs	r3, #1
 80036c0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80036c4:	2300      	movs	r3, #0
 80036c6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80036ca:	b003      	add	sp, #12
 80036cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036d0:	b113      	cbz	r3, 80036d8 <HAL_SPI_Transmit+0x110>
 80036d2:	f1b8 0f01 	cmp.w	r8, #1
 80036d6:	d108      	bne.n	80036ea <HAL_SPI_Transmit+0x122>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036d8:	782b      	ldrb	r3, [r5, #0]
 80036da:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80036dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80036de:	3301      	adds	r3, #1
 80036e0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80036e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80036ea:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0bd      	beq.n	800366e <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036f2:	6823      	ldr	r3, [r4, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	0792      	lsls	r2, r2, #30
 80036f8:	d503      	bpl.n	8003702 <HAL_SPI_Transmit+0x13a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036fa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80036fc:	7812      	ldrb	r2, [r2, #0]
 80036fe:	731a      	strb	r2, [r3, #12]
 8003700:	e7ec      	b.n	80036dc <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003702:	f7fe fbad 	bl	8001e60 <HAL_GetTick>
 8003706:	eba0 0009 	sub.w	r0, r0, r9
 800370a:	42b8      	cmp	r0, r7
 800370c:	d3ed      	bcc.n	80036ea <HAL_SPI_Transmit+0x122>
 800370e:	1c7b      	adds	r3, r7, #1
 8003710:	d0eb      	beq.n	80036ea <HAL_SPI_Transmit+0x122>
 8003712:	e7d3      	b.n	80036bc <HAL_SPI_Transmit+0xf4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003714:	2320      	movs	r3, #32
 8003716:	6563      	str	r3, [r4, #84]	; 0x54
 8003718:	e7b0      	b.n	800367c <HAL_SPI_Transmit+0xb4>
    errorcode = HAL_BUSY;
 800371a:	2002      	movs	r0, #2
 800371c:	e7cf      	b.n	80036be <HAL_SPI_Transmit+0xf6>
  __HAL_LOCK(hspi);
 800371e:	2002      	movs	r0, #2
 8003720:	e7d3      	b.n	80036ca <HAL_SPI_Transmit+0x102>

08003722 <HAL_SPI_TransmitReceive>:
{
 8003722:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003726:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8003728:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800372c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8003730:	2b01      	cmp	r3, #1
{
 8003732:	4604      	mov	r4, r0
 8003734:	460d      	mov	r5, r1
 8003736:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8003738:	f000 80e0 	beq.w	80038fc <HAL_SPI_TransmitReceive+0x1da>
 800373c:	2301      	movs	r3, #1
 800373e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003742:	f7fe fb8d 	bl	8001e60 <HAL_GetTick>
  tmp_state           = hspi->State;
 8003746:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800374a:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800374c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800374e:	4607      	mov	r7, r0
  tmp_state           = hspi->State;
 8003750:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003752:	d00a      	beq.n	800376a <HAL_SPI_TransmitReceive+0x48>
 8003754:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003758:	f040 80ce 	bne.w	80038f8 <HAL_SPI_TransmitReceive+0x1d6>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800375c:	68a3      	ldr	r3, [r4, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	f040 80ca 	bne.w	80038f8 <HAL_SPI_TransmitReceive+0x1d6>
 8003764:	2904      	cmp	r1, #4
 8003766:	f040 80c7 	bne.w	80038f8 <HAL_SPI_TransmitReceive+0x1d6>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800376a:	2d00      	cmp	r5, #0
 800376c:	d03f      	beq.n	80037ee <HAL_SPI_TransmitReceive+0xcc>
 800376e:	f1b9 0f00 	cmp.w	r9, #0
 8003772:	d03c      	beq.n	80037ee <HAL_SPI_TransmitReceive+0xcc>
 8003774:	2e00      	cmp	r6, #0
 8003776:	d03a      	beq.n	80037ee <HAL_SPI_TransmitReceive+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003778:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800377c:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003780:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003782:	bf1c      	itt	ne
 8003784:	2305      	movne	r3, #5
 8003786:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800378a:	2300      	movs	r3, #0
 800378c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 800378e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003792:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8003794:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003796:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003798:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 800379a:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800379c:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 800379e:	bf58      	it	pl
 80037a0:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80037a2:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80037a4:	bf58      	it	pl
 80037a6:	f041 0140 	orrpl.w	r1, r1, #64	; 0x40
  hspi->TxXferSize  = Size;
 80037aa:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80037ac:	bf58      	it	pl
 80037ae:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037b0:	68e1      	ldr	r1, [r4, #12]
 80037b2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80037b6:	d151      	bne.n	800385c <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037b8:	b10a      	cbz	r2, 80037be <HAL_SPI_TransmitReceive+0x9c>
 80037ba:	2e01      	cmp	r6, #1
 80037bc:	d107      	bne.n	80037ce <HAL_SPI_TransmitReceive+0xac>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037be:	f835 2b02 	ldrh.w	r2, [r5], #2
 80037c2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80037c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037c6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80037c8:	3b01      	subs	r3, #1
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80037ce:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	b96b      	cbnz	r3, 80037f2 <HAL_SPI_TransmitReceive+0xd0>
 80037d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037d8:	b29b      	uxth	r3, r3
 80037da:	b953      	cbnz	r3, 80037f2 <HAL_SPI_TransmitReceive+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037dc:	463a      	mov	r2, r7
 80037de:	4641      	mov	r1, r8
 80037e0:	4620      	mov	r0, r4
 80037e2:	f7ff fe53 	bl	800348c <SPI_EndRxTxTransaction>
 80037e6:	2800      	cmp	r0, #0
 80037e8:	d07b      	beq.n	80038e2 <HAL_SPI_TransmitReceive+0x1c0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037ea:	2320      	movs	r3, #32
 80037ec:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80037ee:	2001      	movs	r0, #1
 80037f0:	e02b      	b.n	800384a <HAL_SPI_TransmitReceive+0x128>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037f2:	6821      	ldr	r1, [r4, #0]
 80037f4:	688b      	ldr	r3, [r1, #8]
 80037f6:	079a      	lsls	r2, r3, #30
 80037f8:	d50d      	bpl.n	8003816 <HAL_SPI_TransmitReceive+0xf4>
 80037fa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	b153      	cbz	r3, 8003816 <HAL_SPI_TransmitReceive+0xf4>
 8003800:	b14d      	cbz	r5, 8003816 <HAL_SPI_TransmitReceive+0xf4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003802:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003804:	f833 2b02 	ldrh.w	r2, [r3], #2
 8003808:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800380a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800380c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800380e:	3b01      	subs	r3, #1
 8003810:	b29b      	uxth	r3, r3
 8003812:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8003814:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003816:	688a      	ldr	r2, [r1, #8]
 8003818:	f012 0201 	ands.w	r2, r2, #1
 800381c:	d00c      	beq.n	8003838 <HAL_SPI_TransmitReceive+0x116>
 800381e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003820:	b29b      	uxth	r3, r3
 8003822:	b14b      	cbz	r3, 8003838 <HAL_SPI_TransmitReceive+0x116>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003824:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003826:	68c9      	ldr	r1, [r1, #12]
 8003828:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800382c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800382e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003830:	3b01      	subs	r3, #1
 8003832:	b29b      	uxth	r3, r3
 8003834:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003836:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003838:	f7fe fb12 	bl	8001e60 <HAL_GetTick>
 800383c:	1bc0      	subs	r0, r0, r7
 800383e:	4540      	cmp	r0, r8
 8003840:	d3c6      	bcc.n	80037d0 <HAL_SPI_TransmitReceive+0xae>
 8003842:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8003846:	d0c3      	beq.n	80037d0 <HAL_SPI_TransmitReceive+0xae>
        errorcode = HAL_TIMEOUT;
 8003848:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800384a:	2301      	movs	r3, #1
 800384c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003850:	2300      	movs	r3, #0
 8003852:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003856:	b003      	add	sp, #12
 8003858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800385c:	b10a      	cbz	r2, 8003862 <HAL_SPI_TransmitReceive+0x140>
 800385e:	2e01      	cmp	r6, #1
 8003860:	d108      	bne.n	8003874 <HAL_SPI_TransmitReceive+0x152>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003862:	782a      	ldrb	r2, [r5, #0]
 8003864:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003866:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003868:	3301      	adds	r3, #1
 800386a:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800386c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800386e:	3b01      	subs	r3, #1
 8003870:	b29b      	uxth	r3, r3
 8003872:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8003874:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003876:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003878:	b29b      	uxth	r3, r3
 800387a:	b91b      	cbnz	r3, 8003884 <HAL_SPI_TransmitReceive+0x162>
 800387c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800387e:	b29b      	uxth	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ab      	beq.n	80037dc <HAL_SPI_TransmitReceive+0xba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003884:	6822      	ldr	r2, [r4, #0]
 8003886:	6893      	ldr	r3, [r2, #8]
 8003888:	079b      	lsls	r3, r3, #30
 800388a:	d50e      	bpl.n	80038aa <HAL_SPI_TransmitReceive+0x188>
 800388c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800388e:	b29b      	uxth	r3, r3
 8003890:	b15b      	cbz	r3, 80038aa <HAL_SPI_TransmitReceive+0x188>
 8003892:	b155      	cbz	r5, 80038aa <HAL_SPI_TransmitReceive+0x188>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003894:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800389a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800389c:	3301      	adds	r3, #1
 800389e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80038a0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80038a8:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038aa:	6822      	ldr	r2, [r4, #0]
 80038ac:	6891      	ldr	r1, [r2, #8]
 80038ae:	f011 0101 	ands.w	r1, r1, #1
 80038b2:	d00d      	beq.n	80038d0 <HAL_SPI_TransmitReceive+0x1ae>
 80038b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	b153      	cbz	r3, 80038d0 <HAL_SPI_TransmitReceive+0x1ae>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80038ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80038bc:	68d2      	ldr	r2, [r2, #12]
 80038be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80038c2:	3301      	adds	r3, #1
 80038c4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80038c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80038ce:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80038d0:	f7fe fac6 	bl	8001e60 <HAL_GetTick>
 80038d4:	1bc0      	subs	r0, r0, r7
 80038d6:	4540      	cmp	r0, r8
 80038d8:	d3cd      	bcc.n	8003876 <HAL_SPI_TransmitReceive+0x154>
 80038da:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80038de:	d0ca      	beq.n	8003876 <HAL_SPI_TransmitReceive+0x154>
 80038e0:	e7b2      	b.n	8003848 <HAL_SPI_TransmitReceive+0x126>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e2:	68a3      	ldr	r3, [r4, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1b0      	bne.n	800384a <HAL_SPI_TransmitReceive+0x128>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	9001      	str	r0, [sp, #4]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	9201      	str	r2, [sp, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	9301      	str	r3, [sp, #4]
 80038f4:	9b01      	ldr	r3, [sp, #4]
 80038f6:	e7a8      	b.n	800384a <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 80038f8:	2002      	movs	r0, #2
 80038fa:	e7a6      	b.n	800384a <HAL_SPI_TransmitReceive+0x128>
  __HAL_LOCK(hspi);
 80038fc:	2002      	movs	r0, #2
 80038fe:	e7aa      	b.n	8003856 <HAL_SPI_TransmitReceive+0x134>

08003900 <HAL_SPI_Receive>:
{
 8003900:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003904:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003906:	6843      	ldr	r3, [r0, #4]
 8003908:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 800390c:	4604      	mov	r4, r0
 800390e:	4688      	mov	r8, r1
 8003910:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003912:	d10c      	bne.n	800392e <HAL_SPI_Receive+0x2e>
 8003914:	6883      	ldr	r3, [r0, #8]
 8003916:	b953      	cbnz	r3, 800392e <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003918:	2304      	movs	r3, #4
 800391a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800391e:	4613      	mov	r3, r2
 8003920:	9500      	str	r5, [sp, #0]
 8003922:	460a      	mov	r2, r1
 8003924:	f7ff fefd 	bl	8003722 <HAL_SPI_TransmitReceive>
}
 8003928:	b002      	add	sp, #8
 800392a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 800392e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8003932:	2b01      	cmp	r3, #1
 8003934:	d07e      	beq.n	8003a34 <HAL_SPI_Receive+0x134>
 8003936:	2301      	movs	r3, #1
 8003938:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800393c:	f7fe fa90 	bl	8001e60 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003940:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8003944:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8003946:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003948:	b2d8      	uxtb	r0, r3
 800394a:	d171      	bne.n	8003a30 <HAL_SPI_Receive+0x130>
  if ((pData == NULL) || (Size == 0U))
 800394c:	f1b8 0f00 	cmp.w	r8, #0
 8003950:	d05c      	beq.n	8003a0c <HAL_SPI_Receive+0x10c>
 8003952:	2e00      	cmp	r6, #0
 8003954:	d05a      	beq.n	8003a0c <HAL_SPI_Receive+0x10c>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003956:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003958:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800395c:	2304      	movs	r3, #4
 800395e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003962:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 800396c:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003970:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003972:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003974:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003976:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferSize  = Size;
 8003978:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	d107      	bne.n	800398e <HAL_SPI_Receive+0x8e>
    __HAL_SPI_DISABLE(hspi);
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003984:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800398c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	0656      	lsls	r6, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8003992:	bf5e      	ittt	pl
 8003994:	681a      	ldrpl	r2, [r3, #0]
 8003996:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800399a:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800399c:	68e3      	ldr	r3, [r4, #12]
 800399e:	b1f3      	cbz	r3, 80039de <HAL_SPI_Receive+0xde>
    while (hspi->RxXferCount > 0U)
 80039a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	b1fb      	cbz	r3, 80039e6 <HAL_SPI_Receive+0xe6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	07d2      	lsls	r2, r2, #31
 80039ac:	d535      	bpl.n	8003a1a <HAL_SPI_Receive+0x11a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039b2:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039b6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80039b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039ba:	3b01      	subs	r3, #1
 80039bc:	b29b      	uxth	r3, r3
 80039be:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80039c0:	e7ee      	b.n	80039a0 <HAL_SPI_Receive+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80039c2:	6823      	ldr	r3, [r4, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	07d0      	lsls	r0, r2, #31
 80039c8:	d518      	bpl.n	80039fc <HAL_SPI_Receive+0xfc>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80039ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80039cc:	7b1b      	ldrb	r3, [r3, #12]
 80039ce:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80039d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039d2:	3301      	adds	r3, #1
 80039d4:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80039d6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29b      	uxth	r3, r3
 80039dc:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80039de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1ed      	bne.n	80039c2 <HAL_SPI_Receive+0xc2>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039e6:	463a      	mov	r2, r7
 80039e8:	4629      	mov	r1, r5
 80039ea:	4620      	mov	r0, r4
 80039ec:	f7ff fd24 	bl	8003438 <SPI_EndRxTransaction>
 80039f0:	b9d8      	cbnz	r0, 8003a2a <HAL_SPI_Receive+0x12a>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80039f4:	3800      	subs	r0, #0
 80039f6:	bf18      	it	ne
 80039f8:	2001      	movne	r0, #1
error :
 80039fa:	e007      	b.n	8003a0c <HAL_SPI_Receive+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039fc:	f7fe fa30 	bl	8001e60 <HAL_GetTick>
 8003a00:	1bc0      	subs	r0, r0, r7
 8003a02:	42a8      	cmp	r0, r5
 8003a04:	d3eb      	bcc.n	80039de <HAL_SPI_Receive+0xde>
 8003a06:	1c69      	adds	r1, r5, #1
 8003a08:	d0e9      	beq.n	80039de <HAL_SPI_Receive+0xde>
          errorcode = HAL_TIMEOUT;
 8003a0a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003a12:	2300      	movs	r3, #0
 8003a14:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8003a18:	e786      	b.n	8003928 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a1a:	f7fe fa21 	bl	8001e60 <HAL_GetTick>
 8003a1e:	1bc0      	subs	r0, r0, r7
 8003a20:	42a8      	cmp	r0, r5
 8003a22:	d3bd      	bcc.n	80039a0 <HAL_SPI_Receive+0xa0>
 8003a24:	1c6b      	adds	r3, r5, #1
 8003a26:	d0bb      	beq.n	80039a0 <HAL_SPI_Receive+0xa0>
 8003a28:	e7ef      	b.n	8003a0a <HAL_SPI_Receive+0x10a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a2a:	2320      	movs	r3, #32
 8003a2c:	6563      	str	r3, [r4, #84]	; 0x54
 8003a2e:	e7e0      	b.n	80039f2 <HAL_SPI_Receive+0xf2>
    errorcode = HAL_BUSY;
 8003a30:	2002      	movs	r0, #2
 8003a32:	e7eb      	b.n	8003a0c <HAL_SPI_Receive+0x10c>
  __HAL_LOCK(hspi);
 8003a34:	2002      	movs	r0, #2
 8003a36:	e777      	b.n	8003928 <HAL_SPI_Receive+0x28>

08003a38 <HAL_SPI_GetState>:
  return hspi->State;
 8003a38:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8003a3c:	4770      	bx	lr
	...

08003a40 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d130      	bne.n	8003aaa <HAL_TIM_Base_Start_IT+0x6a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a4e:	6803      	ldr	r3, [r0, #0]
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	f042 0201 	orr.w	r2, r2, #1
 8003a56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a58:	4a15      	ldr	r2, [pc, #84]	; (8003ab0 <HAL_TIM_Base_Start_IT+0x70>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d01a      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a62:	d017      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a64:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d013      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d00f      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00b      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a7c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d007      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a84:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d003      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x54>
 8003a8c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d104      	bne.n	8003a9e <HAL_TIM_Base_Start_IT+0x5e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9a:	2a06      	cmp	r2, #6
 8003a9c:	d003      	beq.n	8003aa6 <HAL_TIM_Base_Start_IT+0x66>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	f042 0201 	orr.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aa6:	2000      	movs	r0, #0
}
 8003aa8:	4770      	bx	lr
    return HAL_ERROR;
 8003aaa:	2001      	movs	r0, #1
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40010000 	.word	0x40010000

08003ab4 <HAL_TIM_OC_DelayElapsedCallback>:
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_TIM_IC_CaptureCallback>:
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003ab8:	4770      	bx	lr

08003aba <HAL_TIM_TriggerCallback>:
 8003aba:	4770      	bx	lr

08003abc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003abc:	6803      	ldr	r3, [r0, #0]
 8003abe:	691a      	ldr	r2, [r3, #16]
 8003ac0:	0791      	lsls	r1, r2, #30
{
 8003ac2:	b510      	push	{r4, lr}
 8003ac4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ac6:	d50e      	bpl.n	8003ae6 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	0792      	lsls	r2, r2, #30
 8003acc:	d50b      	bpl.n	8003ae6 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ace:	f06f 0202 	mvn.w	r2, #2
 8003ad2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	079b      	lsls	r3, r3, #30
 8003adc:	d077      	beq.n	8003bce <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ade:	f7ff ffea 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	0750      	lsls	r0, r2, #29
 8003aec:	d510      	bpl.n	8003b10 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003aee:	68da      	ldr	r2, [r3, #12]
 8003af0:	0751      	lsls	r1, r2, #29
 8003af2:	d50d      	bpl.n	8003b10 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003af4:	f06f 0204 	mvn.w	r2, #4
 8003af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003afa:	2202      	movs	r2, #2
 8003afc:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b04:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b06:	d068      	beq.n	8003bda <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b08:	f7ff ffd5 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b10:	6823      	ldr	r3, [r4, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	0712      	lsls	r2, r2, #28
 8003b16:	d50f      	bpl.n	8003b38 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	0710      	lsls	r0, r2, #28
 8003b1c:	d50c      	bpl.n	8003b38 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b1e:	f06f 0208 	mvn.w	r2, #8
 8003b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b24:	2204      	movs	r2, #4
 8003b26:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b2c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b2e:	d05a      	beq.n	8003be6 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b30:	f7ff ffc1 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b34:	2300      	movs	r3, #0
 8003b36:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	06d2      	lsls	r2, r2, #27
 8003b3e:	d510      	bpl.n	8003b62 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b40:	68da      	ldr	r2, [r3, #12]
 8003b42:	06d0      	lsls	r0, r2, #27
 8003b44:	d50d      	bpl.n	8003b62 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b46:	f06f 0210 	mvn.w	r2, #16
 8003b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b4c:	2208      	movs	r2, #8
 8003b4e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b56:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b58:	d04b      	beq.n	8003bf2 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	f7ff ffac 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	691a      	ldr	r2, [r3, #16]
 8003b66:	07d1      	lsls	r1, r2, #31
 8003b68:	d508      	bpl.n	8003b7c <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b6a:	68da      	ldr	r2, [r3, #12]
 8003b6c:	07d2      	lsls	r2, r2, #31
 8003b6e:	d505      	bpl.n	8003b7c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b70:	f06f 0201 	mvn.w	r2, #1
 8003b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b76:	4620      	mov	r0, r4
 8003b78:	f001 f8d4 	bl	8004d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	691a      	ldr	r2, [r3, #16]
 8003b80:	0610      	lsls	r0, r2, #24
 8003b82:	d508      	bpl.n	8003b96 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	0611      	lsls	r1, r2, #24
 8003b88:	d505      	bpl.n	8003b96 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b90:	4620      	mov	r0, r4
 8003b92:	f000 f9ac 	bl	8003eee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b96:	6823      	ldr	r3, [r4, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	0652      	lsls	r2, r2, #25
 8003b9c:	d508      	bpl.n	8003bb0 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b9e:	68da      	ldr	r2, [r3, #12]
 8003ba0:	0650      	lsls	r0, r2, #25
 8003ba2:	d505      	bpl.n	8003bb0 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ba4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003baa:	4620      	mov	r0, r4
 8003bac:	f7ff ff85 	bl	8003aba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bb0:	6823      	ldr	r3, [r4, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	0691      	lsls	r1, r2, #26
 8003bb6:	d522      	bpl.n	8003bfe <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	0692      	lsls	r2, r2, #26
 8003bbc:	d51f      	bpl.n	8003bfe <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bbe:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bc2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bc4:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003bca:	f000 b98f 	b.w	8003eec <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bce:	f7ff ff71 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd2:	4620      	mov	r0, r4
 8003bd4:	f7ff ff70 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bd8:	e783      	b.n	8003ae2 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	f7ff ff6b 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bde:	4620      	mov	r0, r4
 8003be0:	f7ff ff6a 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003be4:	e792      	b.n	8003b0c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003be6:	f7ff ff65 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bea:	4620      	mov	r0, r4
 8003bec:	f7ff ff64 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bf0:	e7a0      	b.n	8003b34 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf2:	f7ff ff5f 	bl	8003ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf6:	4620      	mov	r0, r4
 8003bf8:	f7ff ff5e 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
 8003bfc:	e7af      	b.n	8003b5e <HAL_TIM_IRQHandler+0xa2>
}
 8003bfe:	bd10      	pop	{r4, pc}

08003c00 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c00:	4a30      	ldr	r2, [pc, #192]	; (8003cc4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8003c02:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c04:	4290      	cmp	r0, r2
 8003c06:	d012      	beq.n	8003c2e <TIM_Base_SetConfig+0x2e>
 8003c08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003c0c:	d00f      	beq.n	8003c2e <TIM_Base_SetConfig+0x2e>
 8003c0e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003c12:	4290      	cmp	r0, r2
 8003c14:	d00b      	beq.n	8003c2e <TIM_Base_SetConfig+0x2e>
 8003c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c1a:	4290      	cmp	r0, r2
 8003c1c:	d007      	beq.n	8003c2e <TIM_Base_SetConfig+0x2e>
 8003c1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c22:	4290      	cmp	r0, r2
 8003c24:	d003      	beq.n	8003c2e <TIM_Base_SetConfig+0x2e>
 8003c26:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003c2a:	4290      	cmp	r0, r2
 8003c2c:	d119      	bne.n	8003c62 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003c2e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c34:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c36:	4a23      	ldr	r2, [pc, #140]	; (8003cc4 <TIM_Base_SetConfig+0xc4>)
 8003c38:	4290      	cmp	r0, r2
 8003c3a:	d029      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003c40:	d026      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c42:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003c46:	4290      	cmp	r0, r2
 8003c48:	d022      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c4e:	4290      	cmp	r0, r2
 8003c50:	d01e      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c56:	4290      	cmp	r0, r2
 8003c58:	d01a      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003c5e:	4290      	cmp	r0, r2
 8003c60:	d016      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c62:	4a19      	ldr	r2, [pc, #100]	; (8003cc8 <TIM_Base_SetConfig+0xc8>)
 8003c64:	4290      	cmp	r0, r2
 8003c66:	d013      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c6c:	4290      	cmp	r0, r2
 8003c6e:	d00f      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c74:	4290      	cmp	r0, r2
 8003c76:	d00b      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c78:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003c7c:	4290      	cmp	r0, r2
 8003c7e:	d007      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c84:	4290      	cmp	r0, r2
 8003c86:	d003      	beq.n	8003c90 <TIM_Base_SetConfig+0x90>
 8003c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c8c:	4290      	cmp	r0, r2
 8003c8e:	d103      	bne.n	8003c98 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c90:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c96:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c98:	694a      	ldr	r2, [r1, #20]
 8003c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c9e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003ca0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ca2:	688b      	ldr	r3, [r1, #8]
 8003ca4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ca6:	680b      	ldr	r3, [r1, #0]
 8003ca8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003caa:	4b06      	ldr	r3, [pc, #24]	; (8003cc4 <TIM_Base_SetConfig+0xc4>)
 8003cac:	4298      	cmp	r0, r3
 8003cae:	d003      	beq.n	8003cb8 <TIM_Base_SetConfig+0xb8>
 8003cb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cb4:	4298      	cmp	r0, r3
 8003cb6:	d101      	bne.n	8003cbc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cb8:	690b      	ldr	r3, [r1, #16]
 8003cba:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	6143      	str	r3, [r0, #20]
}
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	40010000 	.word	0x40010000
 8003cc8:	40014000 	.word	0x40014000

08003ccc <HAL_TIM_Base_Init>:
{
 8003ccc:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003cce:	4604      	mov	r4, r0
 8003cd0:	b330      	cbz	r0, 8003d20 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003cd2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003cd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003cda:	b91b      	cbnz	r3, 8003ce4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003cdc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003ce0:	f001 f9d0 	bl	8005084 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ce6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cec:	1d21      	adds	r1, r4, #4
 8003cee:	f7ff ff87 	bl	8003c00 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8003cf8:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cfa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003cfe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003d02:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003d06:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d12:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003d16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003d1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003d1e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003d20:	2001      	movs	r0, #1
 8003d22:	e7fc      	b.n	8003d1e <HAL_TIM_Base_Init+0x52>

08003d24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d24:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d26:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d28:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d2a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d2e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8003d32:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d34:	6083      	str	r3, [r0, #8]
}
 8003d36:	bd10      	pop	{r4, pc}

08003d38 <HAL_TIM_ConfigClockSource>:
{
 8003d38:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003d3a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003d3e:	2b01      	cmp	r3, #1
{
 8003d40:	4604      	mov	r4, r0
 8003d42:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003d46:	f000 8091 	beq.w	8003e6c <HAL_TIM_ConfigClockSource+0x134>
 8003d4a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003d50:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003d54:	6800      	ldr	r0, [r0, #0]
 8003d56:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d5c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003d60:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003d62:	680b      	ldr	r3, [r1, #0]
 8003d64:	2b60      	cmp	r3, #96	; 0x60
 8003d66:	d052      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xd6>
 8003d68:	d833      	bhi.n	8003dd2 <HAL_TIM_ConfigClockSource+0x9a>
 8003d6a:	2b40      	cmp	r3, #64	; 0x40
 8003d6c:	d067      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x106>
 8003d6e:	d816      	bhi.n	8003d9e <HAL_TIM_ConfigClockSource+0x66>
 8003d70:	2b20      	cmp	r3, #32
 8003d72:	d00d      	beq.n	8003d90 <HAL_TIM_ConfigClockSource+0x58>
 8003d74:	d80a      	bhi.n	8003d8c <HAL_TIM_ConfigClockSource+0x54>
 8003d76:	f033 0110 	bics.w	r1, r3, #16
 8003d7a:	d009      	beq.n	8003d90 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003d82:	2300      	movs	r3, #0
 8003d84:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003d88:	4610      	mov	r0, r2
 8003d8a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003d8c:	2b30      	cmp	r3, #48	; 0x30
 8003d8e:	d1f5      	bne.n	8003d7c <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8003d90:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f043 0307 	orr.w	r3, r3, #7
 8003d9c:	e017      	b.n	8003dce <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003d9e:	2b50      	cmp	r3, #80	; 0x50
 8003da0:	d1ec      	bne.n	8003d7c <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003da2:	684a      	ldr	r2, [r1, #4]
 8003da4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003da6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003da8:	6a05      	ldr	r5, [r0, #32]
 8003daa:	f025 0501 	bic.w	r5, r5, #1
 8003dae:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db0:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003db2:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003db6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dba:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003dbe:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003dc0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003dc2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003dc4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dca:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003dce:	6083      	str	r3, [r0, #8]
 8003dd0:	e011      	b.n	8003df6 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8003dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd6:	d00e      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0xbe>
 8003dd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ddc:	d00d      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0xc2>
 8003dde:	2b70      	cmp	r3, #112	; 0x70
 8003de0:	d1cc      	bne.n	8003d7c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8003de2:	68cb      	ldr	r3, [r1, #12]
 8003de4:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003de8:	f7ff ff9c 	bl	8003d24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dec:	6822      	ldr	r2, [r4, #0]
 8003dee:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003df0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003df4:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003df6:	2200      	movs	r2, #0
 8003df8:	e7c0      	b.n	8003d7c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8003dfa:	68cb      	ldr	r3, [r1, #12]
 8003dfc:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003e00:	f7ff ff90 	bl	8003d24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	6893      	ldr	r3, [r2, #8]
 8003e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e0c:	e7f2      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0xbc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e0e:	684d      	ldr	r5, [r1, #4]
 8003e10:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e12:	6a01      	ldr	r1, [r0, #32]
 8003e14:	f021 0110 	bic.w	r1, r1, #16
 8003e18:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8003e1c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e1e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e26:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e2a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003e2e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e30:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003e32:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e38:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003e3c:	e7c7      	b.n	8003dce <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e3e:	684a      	ldr	r2, [r1, #4]
 8003e40:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003e42:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e44:	6a05      	ldr	r5, [r0, #32]
 8003e46:	f025 0501 	bic.w	r5, r5, #1
 8003e4a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e4c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e4e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e56:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003e5a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003e5c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e5e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003e60:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e66:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003e6a:	e7b0      	b.n	8003dce <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	e78b      	b.n	8003d88 <HAL_TIM_ConfigClockSource+0x50>

08003e70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e70:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e72:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	f04f 0302 	mov.w	r3, #2
 8003e7c:	d032      	beq.n	8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0x74>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e7e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e82:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e84:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8003e86:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003e88:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e8a:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e8e:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e90:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	4c15      	ldr	r4, [pc, #84]	; (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8003e94:	42a3      	cmp	r3, r4
 8003e96:	d01a      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e9c:	d017      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003e9e:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8003ea2:	42a3      	cmp	r3, r4
 8003ea4:	d013      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003ea6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003eaa:	42a3      	cmp	r3, r4
 8003eac:	d00f      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003eae:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003eb2:	42a3      	cmp	r3, r4
 8003eb4:	d00b      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003eb6:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	d007      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003ebe:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8003ec2:	42a3      	cmp	r3, r4
 8003ec4:	d003      	beq.n	8003ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003ec6:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003eca:	42a3      	cmp	r3, r4
 8003ecc:	d104      	bne.n	8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ece:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ed4:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ed6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003ee4:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003ee6:	bd30      	pop	{r4, r5, pc}
 8003ee8:	40010000 	.word	0x40010000

08003eec <HAL_TIMEx_CommutCallback>:
 8003eec:	4770      	bx	lr

08003eee <HAL_TIMEx_BreakCallback>:
 8003eee:	4770      	bx	lr

08003ef0 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef0:	6802      	ldr	r2, [r0, #0]
 8003ef2:	68c1      	ldr	r1, [r0, #12]
{
 8003ef4:	b538      	push	{r3, r4, r5, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef6:	6913      	ldr	r3, [r2, #16]
 8003ef8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003efc:	430b      	orrs	r3, r1
 8003efe:	6113      	str	r3, [r2, #16]
{
 8003f00:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f02:	6883      	ldr	r3, [r0, #8]
 8003f04:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003f06:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f08:	4303      	orrs	r3, r0
 8003f0a:	6968      	ldr	r0, [r5, #20]
 8003f0c:	4303      	orrs	r3, r0
 8003f0e:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8003f10:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8003f14:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f18:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003f1a:	430b      	orrs	r3, r1
 8003f1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f1e:	6953      	ldr	r3, [r2, #20]
 8003f20:	69a9      	ldr	r1, [r5, #24]
 8003f22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f26:	430b      	orrs	r3, r1
 8003f28:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f2a:	4b1f      	ldr	r3, [pc, #124]	; (8003fa8 <UART_SetConfig+0xb8>)
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d003      	beq.n	8003f38 <UART_SetConfig+0x48>
 8003f30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d124      	bne.n	8003f82 <UART_SetConfig+0x92>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f38:	f7ff f888 	bl	800304c <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f3c:	69ea      	ldr	r2, [r5, #28]
 8003f3e:	2319      	movs	r3, #25
 8003f40:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003f44:	fba0 0103 	umull	r0, r1, r0, r3
 8003f48:	e9d5 4300 	ldrd	r4, r3, [r5]
 8003f4c:	d11c      	bne.n	8003f88 <UART_SetConfig+0x98>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f4e:	461a      	mov	r2, r3
 8003f50:	1892      	adds	r2, r2, r2
 8003f52:	f04f 0300 	mov.w	r3, #0
 8003f56:	415b      	adcs	r3, r3
 8003f58:	f7fc fea6 	bl	8000ca8 <__aeabi_uldivmod>
 8003f5c:	2164      	movs	r1, #100	; 0x64
 8003f5e:	fbb0 f5f1 	udiv	r5, r0, r1
 8003f62:	fb01 0315 	mls	r3, r1, r5, r0
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	3332      	adds	r3, #50	; 0x32
 8003f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f6e:	f003 0207 	and.w	r2, r3, #7
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8003f78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f7c:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f7e:	60a3      	str	r3, [r4, #8]
  }
}
 8003f80:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f82:	f7ff f853 	bl	800302c <HAL_RCC_GetPCLK1Freq>
 8003f86:	e7d9      	b.n	8003f3c <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f88:	009a      	lsls	r2, r3, #2
 8003f8a:	0f9b      	lsrs	r3, r3, #30
 8003f8c:	f7fc fe8c 	bl	8000ca8 <__aeabi_uldivmod>
 8003f90:	2264      	movs	r2, #100	; 0x64
 8003f92:	fbb0 f1f2 	udiv	r1, r0, r2
 8003f96:	fb02 0311 	mls	r3, r2, r1, r0
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	3332      	adds	r3, #50	; 0x32
 8003f9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fa2:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003fa6:	e7ea      	b.n	8003f7e <UART_SetConfig+0x8e>
 8003fa8:	40011000 	.word	0x40011000

08003fac <HAL_UART_Init>:
{
 8003fac:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003fae:	4604      	mov	r4, r0
 8003fb0:	b340      	cbz	r0, 8004004 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003fb2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003fb6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003fba:	b91b      	cbnz	r3, 8003fc4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003fbc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003fc0:	f001 f894 	bl	80050ec <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003fc4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003fc6:	2324      	movs	r3, #36	; 0x24
 8003fc8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8003fcc:	68d3      	ldr	r3, [r2, #12]
 8003fce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fd2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	f7ff ff8b 	bl	8003ef0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fda:	6823      	ldr	r3, [r4, #0]
 8003fdc:	691a      	ldr	r2, [r3, #16]
 8003fde:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fe2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fea:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003fec:	68da      	ldr	r2, [r3, #12]
 8003fee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff4:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003ff6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff8:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ffa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8004002:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004004:	2001      	movs	r0, #1
 8004006:	e7fc      	b.n	8004002 <HAL_UART_Init+0x56>

08004008 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8004008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800400c:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 800400e:	e9d1 4307 	ldrd	r4, r3, [r1, #28]
 8004012:	e9d1 5801 	ldrd	r5, r8, [r1, #4]
 8004016:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
 800401a:	e9d1 7605 	ldrd	r7, r6, [r1, #20]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800401e:	6809      	ldr	r1, [r1, #0]
 8004020:	2901      	cmp	r1, #1
 8004022:	ea43 0304 	orr.w	r3, r3, r4
 8004026:	4912      	ldr	r1, [pc, #72]	; (8004070 <FMC_SDRAM_Init+0x68>)
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8004028:	6804      	ldr	r4, [r0, #0]
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800402a:	d00f      	beq.n	800404c <FMC_SDRAM_Init+0x44>
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800402c:	431a      	orrs	r2, r3
 800402e:	432a      	orrs	r2, r5
 8004030:	ea42 0308 	orr.w	r3, r2, r8
 8004034:	ea43 030e 	orr.w	r3, r3, lr
 8004038:	ea43 030c 	orr.w	r3, r3, ip
 800403c:	433b      	orrs	r3, r7
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800403e:	4021      	ands	r1, r4
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004040:	4333      	orrs	r3, r6
 8004042:	430b      	orrs	r3, r1
                                               Init->WriteProtection    |\
                                               Init->SDClockPeriod      |\
                                               Init->ReadBurst          |\
                                               Init->ReadPipeDelay
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004044:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 8004046:	2000      	movs	r0, #0
 8004048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800404c:	4313      	orrs	r3, r2
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800404e:	6842      	ldr	r2, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004050:	4011      	ands	r1, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004052:	ea45 0208 	orr.w	r2, r5, r8
 8004056:	ea42 020e 	orr.w	r2, r2, lr
 800405a:	ea42 020c 	orr.w	r2, r2, ip
 800405e:	433a      	orrs	r2, r7
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8004060:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004064:	4332      	orrs	r2, r6
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004066:	4323      	orrs	r3, r4
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004068:	430a      	orrs	r2, r1
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800406a:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800406c:	6042      	str	r2, [r0, #4]
 800406e:	e7ea      	b.n	8004046 <FMC_SDRAM_Init+0x3e>
 8004070:	ffff8000 	.word	0xffff8000

08004074 <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8004074:	68cb      	ldr	r3, [r1, #12]
{
 8004076:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004078:	680c      	ldr	r4, [r1, #0]
 800407a:	688e      	ldr	r6, [r1, #8]
 800407c:	690d      	ldr	r5, [r1, #16]
 800407e:	1e5f      	subs	r7, r3, #1
 8004080:	694b      	ldr	r3, [r1, #20]
 8004082:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8004086:	684c      	ldr	r4, [r1, #4]
 8004088:	6989      	ldr	r1, [r1, #24]
 800408a:	3b01      	subs	r3, #1
 800408c:	051b      	lsls	r3, r3, #20
 800408e:	3c01      	subs	r4, #1
 8004090:	3e01      	subs	r6, #1
 8004092:	3d01      	subs	r5, #1
 8004094:	3901      	subs	r1, #1
  if (Bank != FMC_SDRAM_BANK2) 
 8004096:	2a01      	cmp	r2, #1
 8004098:	ea4f 1404 	mov.w	r4, r4, lsl #4
 800409c:	ea4f 2606 	mov.w	r6, r6, lsl #8
 80040a0:	ea4f 4505 	mov.w	r5, r5, lsl #16
 80040a4:	ea4f 6101 	mov.w	r1, r1, lsl #24
 80040a8:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
 80040ac:	d00c      	beq.n	80040c8 <FMC_SDRAM_Timing_Init+0x54>
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80040ae:	ea43 030c 	orr.w	r3, r3, ip
 80040b2:	4323      	orrs	r3, r4
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80040b4:	6882      	ldr	r2, [r0, #8]
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80040b6:	4333      	orrs	r3, r6
 80040b8:	432b      	orrs	r3, r5
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80040ba:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80040be:	430b      	orrs	r3, r1
 80040c0:	4313      	orrs	r3, r2
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
                       (((Timing->RPDelay)-1U) << 20U)             |\
                       (((Timing->RCDDelay)-1U) << 24U));
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80040c2:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 80040c4:	2000      	movs	r0, #0
 80040c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80040c8:	6887      	ldr	r7, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80040ca:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
 80040ce:	f427 4770 	bic.w	r7, r7, #61440	; 0xf000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80040d2:	4334      	orrs	r4, r6
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80040d4:	433b      	orrs	r3, r7
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80040d6:	ea44 020c 	orr.w	r2, r4, ip
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80040da:	68c7      	ldr	r7, [r0, #12]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80040dc:	6083      	str	r3, [r0, #8]
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80040de:	432a      	orrs	r2, r5
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80040e0:	f007 4770 	and.w	r7, r7, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80040e4:	430a      	orrs	r2, r1
 80040e6:	433a      	orrs	r2, r7
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80040e8:	60c2      	str	r2, [r0, #12]
 80040ea:	e7eb      	b.n	80040c4 <FMC_SDRAM_Timing_Init+0x50>

080040ec <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80040ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t tmpr = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	9301      	str	r3, [sp, #4]
{
 80040f2:	4615      	mov	r5, r2
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80040f4:	e9d1 3200 	ldrd	r3, r2, [r1]
 80040f8:	4313      	orrs	r3, r2
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
                    ((Command->ModeRegisterDefinition) << 9U)
 80040fa:	68ca      	ldr	r2, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80040fc:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8004100:	688a      	ldr	r2, [r1, #8]
 8004102:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8004104:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 8004108:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 800410a:	9b01      	ldr	r3, [sp, #4]
 800410c:	6103      	str	r3, [r0, #16]
{
 800410e:	4604      	mov	r4, r0

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004110:	f7fd fea6 	bl	8001e60 <HAL_GetTick>
 8004114:	4606      	mov	r6, r0

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8004116:	69a3      	ldr	r3, [r4, #24]
 8004118:	f013 0320 	ands.w	r3, r3, #32
 800411c:	d101      	bne.n	8004122 <FMC_SDRAM_SendCommand+0x36>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800411e:	4618      	mov	r0, r3
 8004120:	e003      	b.n	800412a <FMC_SDRAM_SendCommand+0x3e>
    if(Timeout != HAL_MAX_DELAY)
 8004122:	1c6b      	adds	r3, r5, #1
 8004124:	d0f7      	beq.n	8004116 <FMC_SDRAM_SendCommand+0x2a>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004126:	b915      	cbnz	r5, 800412e <FMC_SDRAM_SendCommand+0x42>
        return HAL_TIMEOUT;
 8004128:	2003      	movs	r0, #3
}
 800412a:	b002      	add	sp, #8
 800412c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800412e:	f7fd fe97 	bl	8001e60 <HAL_GetTick>
 8004132:	1b80      	subs	r0, r0, r6
 8004134:	42a8      	cmp	r0, r5
 8004136:	d9ee      	bls.n	8004116 <FMC_SDRAM_SendCommand+0x2a>
 8004138:	e7f6      	b.n	8004128 <FMC_SDRAM_SendCommand+0x3c>

0800413a <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800413a:	6943      	ldr	r3, [r0, #20]
 800413c:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8004140:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
 8004142:	2000      	movs	r0, #0
 8004144:	4770      	bx	lr
	...

08004148 <MX_CRC_Init>:
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004148:	4805      	ldr	r0, [pc, #20]	; (8004160 <MX_CRC_Init+0x18>)
{
 800414a:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <MX_CRC_Init+0x1c>)
 800414e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8004150:	f7fd fef2 	bl	8001f38 <HAL_CRC_Init>
 8004154:	b118      	cbz	r0, 800415e <MX_CRC_Init+0x16>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8004156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800415a:	f000 bded 	b.w	8004d38 <Error_Handler>
}
 800415e:	bd08      	pop	{r3, pc}
 8004160:	2001f308 	.word	0x2001f308
 8004164:	40023000 	.word	0x40023000

08004168 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8004168:	6802      	ldr	r2, [r0, #0]
 800416a:	4b09      	ldr	r3, [pc, #36]	; (8004190 <HAL_CRC_MspInit+0x28>)
 800416c:	429a      	cmp	r2, r3
{
 800416e:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8004170:	d10b      	bne.n	800418a <HAL_CRC_MspInit+0x22>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004172:	2300      	movs	r3, #0
 8004174:	9301      	str	r3, [sp, #4]
 8004176:	4b07      	ldr	r3, [pc, #28]	; (8004194 <HAL_CRC_MspInit+0x2c>)
 8004178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800417a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
 8004180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004182:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004186:	9301      	str	r3, [sp, #4]
 8004188:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800418a:	b002      	add	sp, #8
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40023000 	.word	0x40023000
 8004194:	40023800 	.word	0x40023800

08004198 <MX_DMA2D_Init>:
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8004198:	480d      	ldr	r0, [pc, #52]	; (80041d0 <MX_DMA2D_Init+0x38>)
  hdma2d.Init.Mode = DMA2D_M2M;
 800419a:	4a0e      	ldr	r2, [pc, #56]	; (80041d4 <MX_DMA2D_Init+0x3c>)
{
 800419c:	b508      	push	{r3, lr}
  hdma2d.Init.Mode = DMA2D_M2M;
 800419e:	2300      	movs	r3, #0
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
  hdma2d.Init.OutputOffset = 0;
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80041a0:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80041a4:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  hdma2d.Init.Mode = DMA2D_M2M;
 80041a8:	e9c0 2300 	strd	r2, r3, [r0]
  hdma2d.Init.OutputOffset = 0;
 80041ac:	e9c0 3302 	strd	r3, r3, [r0, #8]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80041b0:	f7fd ffd4 	bl	800215c <HAL_DMA2D_Init>
 80041b4:	b108      	cbz	r0, 80041ba <MX_DMA2D_Init+0x22>
  {
    Error_Handler();
 80041b6:	f000 fdbf 	bl	8004d38 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80041ba:	4805      	ldr	r0, [pc, #20]	; (80041d0 <MX_DMA2D_Init+0x38>)
 80041bc:	2101      	movs	r1, #1
 80041be:	f7fe f895 	bl	80022ec <HAL_DMA2D_ConfigLayer>
 80041c2:	b118      	cbz	r0, 80041cc <MX_DMA2D_Init+0x34>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80041c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80041c8:	f000 bdb6 	b.w	8004d38 <Error_Handler>
}
 80041cc:	bd08      	pop	{r3, pc}
 80041ce:	bf00      	nop
 80041d0:	2001f310 	.word	0x2001f310
 80041d4:	4002b000 	.word	0x4002b000

080041d8 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{

  if(dma2dHandle->Instance==DMA2D)
 80041d8:	6802      	ldr	r2, [r0, #0]
 80041da:	4b09      	ldr	r3, [pc, #36]	; (8004200 <HAL_DMA2D_MspInit+0x28>)
 80041dc:	429a      	cmp	r2, r3
{
 80041de:	b082      	sub	sp, #8
  if(dma2dHandle->Instance==DMA2D)
 80041e0:	d10b      	bne.n	80041fa <HAL_DMA2D_MspInit+0x22>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	9301      	str	r3, [sp, #4]
 80041e6:	4b07      	ldr	r3, [pc, #28]	; (8004204 <HAL_DMA2D_MspInit+0x2c>)
 80041e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041ea:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80041ee:	631a      	str	r2, [r3, #48]	; 0x30
 80041f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041f6:	9301      	str	r3, [sp, #4]
 80041f8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80041fa:	b002      	add	sp, #8
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	4002b000 	.word	0x4002b000
 8004204:	40023800 	.word	0x40023800

08004208 <MX_FMC_Init>:

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8004208:	4816      	ldr	r0, [pc, #88]	; (8004264 <MX_FMC_Init+0x5c>)
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800420a:	4a17      	ldr	r2, [pc, #92]	; (8004268 <MX_FMC_Init+0x60>)
{
 800420c:	b500      	push	{lr}
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800420e:	2301      	movs	r3, #1
 8004210:	e9c0 2300 	strd	r2, r3, [r0]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004214:	f04f 0c10 	mov.w	ip, #16
 8004218:	2240      	movs	r2, #64	; 0x40
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800421a:	2300      	movs	r3, #0
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800421c:	e9c0 c204 	strd	ip, r2, [r0, #16]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8004220:	f44f 72c0 	mov.w	r2, #384	; 0x180
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8004224:	2104      	movs	r1, #4
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8004226:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800422a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800422e:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8004232:	e9c0 2308 	strd	r2, r3, [r0, #32]
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8004236:	f44f 5300 	mov.w	r3, #8192	; 0x2000
{
 800423a:	b089      	sub	sp, #36	; 0x24
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
  SdramTiming.ExitSelfRefreshDelay = 7;
 800423c:	2207      	movs	r2, #7
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800423e:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.ExitSelfRefreshDelay = 7;
 8004240:	2302      	movs	r3, #2
  SdramTiming.SelfRefreshTime = 4;
  SdramTiming.RowCycleDelay = 7;
 8004242:	e9cd 1203 	strd	r1, r2, [sp, #12]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8004246:	e9cd 3201 	strd	r3, r2, [sp, #4]
  SdramTiming.WriteRecoveryTime = 3;
  SdramTiming.RPDelay = 2;
  SdramTiming.RCDDelay = 2;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800424a:	4469      	add	r1, sp
  SdramTiming.WriteRecoveryTime = 3;
 800424c:	2203      	movs	r2, #3
  SdramTiming.RPDelay = 2;
 800424e:	e9cd 2305 	strd	r2, r3, [sp, #20]
  SdramTiming.RCDDelay = 2;
 8004252:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8004254:	f7ff f852 	bl	80032fc <HAL_SDRAM_Init>
 8004258:	b108      	cbz	r0, 800425e <MX_FMC_Init+0x56>
  {
    Error_Handler( );
 800425a:	f000 fd6d 	bl	8004d38 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800425e:	b009      	add	sp, #36	; 0x24
 8004260:	f85d fb04 	ldr.w	pc, [sp], #4
 8004264:	2001f350 	.word	0x2001f350
 8004268:	a0000140 	.word	0xa0000140

0800426c <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800426c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FMC_Initialized) {
 8004270:	4b2c      	ldr	r3, [pc, #176]	; (8004324 <HAL_SDRAM_MspInit+0xb8>)
 8004272:	681c      	ldr	r4, [r3, #0]
void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8004274:	b086      	sub	sp, #24
  if (FMC_Initialized) {
 8004276:	2c00      	cmp	r4, #0
 8004278:	d150      	bne.n	800431c <HAL_SDRAM_MspInit+0xb0>
  FMC_Initialized = 1;
 800427a:	f04f 0801 	mov.w	r8, #1
 800427e:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8004282:	4b29      	ldr	r3, [pc, #164]	; (8004328 <HAL_SDRAM_MspInit+0xbc>)
 8004284:	9400      	str	r4, [sp, #0]
 8004286:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004288:	4828      	ldr	r0, [pc, #160]	; (800432c <HAL_SDRAM_MspInit+0xc0>)
  __HAL_RCC_FMC_CLK_ENABLE();
 800428a:	ea42 0208 	orr.w	r2, r2, r8
 800428e:	639a      	str	r2, [r3, #56]	; 0x38
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004292:	9403      	str	r4, [sp, #12]
  __HAL_RCC_FMC_CLK_ENABLE();
 8004294:	ea03 0308 	and.w	r3, r3, r8
 8004298:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429a:	2702      	movs	r7, #2
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800429c:	2603      	movs	r6, #3
 800429e:	250c      	movs	r5, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 80042a0:	9b00      	ldr	r3, [sp, #0]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042a2:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a4:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80042a8:	e9cd 3701 	strd	r3, r7, [sp, #4]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80042ac:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042b0:	f7fe f860 	bl	8002374 <HAL_GPIO_Init>
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80042b4:	481e      	ldr	r0, [pc, #120]	; (8004330 <HAL_SDRAM_MspInit+0xc4>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80042b6:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80042b8:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ba:	e9cd 8701 	strd	r8, r7, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042be:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80042c2:	f7fe f857 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80042c6:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80042ca:	481a      	ldr	r0, [pc, #104]	; (8004334 <HAL_SDRAM_MspInit+0xc8>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80042cc:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80042ce:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d0:	e9cd 3701 	strd	r3, r7, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042d4:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80042d8:	f7fe f84c 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80042dc:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042e0:	4815      	ldr	r0, [pc, #84]	; (8004338 <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80042e2:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042e4:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e6:	e9cd 3701 	strd	r3, r7, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ea:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042ee:	f7fe f841 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80042f2:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042f6:	4811      	ldr	r0, [pc, #68]	; (800433c <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80042f8:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042fa:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042fc:	e9cd 3701 	strd	r3, r7, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004300:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004304:	f7fe f836 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8004308:	2360      	movs	r3, #96	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800430a:	480d      	ldr	r0, [pc, #52]	; (8004340 <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800430c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800430e:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004310:	e9cd 3701 	strd	r3, r7, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004314:	e9cd 4603 	strd	r4, r6, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004318:	f7fe f82c 	bl	8002374 <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800431c:	b006      	add	sp, #24
 800431e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004322:	bf00      	nop
 8004324:	20014bc4 	.word	0x20014bc4
 8004328:	40023800 	.word	0x40023800
 800432c:	40021400 	.word	0x40021400
 8004330:	40020800 	.word	0x40020800
 8004334:	40021800 	.word	0x40021800
 8004338:	40021000 	.word	0x40021000
 800433c:	40020c00 	.word	0x40020c00
 8004340:	40020400 	.word	0x40020400

08004344 <MX_GPIO_Init>:
     PB13   ------> USB_OTG_HS_VBUS
     PB14   ------> USB_OTG_HS_DM
     PB15   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 8004344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004348:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800434a:	2214      	movs	r2, #20
 800434c:	2100      	movs	r1, #0
 800434e:	a809      	add	r0, sp, #36	; 0x24
 8004350:	f003 ff2a 	bl	80081a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004354:	2400      	movs	r4, #0
 8004356:	4b68      	ldr	r3, [pc, #416]	; (80044f8 <MX_GPIO_Init+0x1b4>)
 8004358:	9401      	str	r4, [sp, #4]
 800435a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800435c:	4f67      	ldr	r7, [pc, #412]	; (80044fc <MX_GPIO_Init+0x1b8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 800435e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004508 <MX_GPIO_Init+0x1c4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8004362:	4e67      	ldr	r6, [pc, #412]	; (8004500 <MX_GPIO_Init+0x1bc>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8004364:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 800450c <MX_GPIO_Init+0x1c8>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004368:	f042 0204 	orr.w	r2, r2, #4
 800436c:	631a      	str	r2, [r3, #48]	; 0x30
 800436e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004370:	f002 0204 	and.w	r2, r2, #4
 8004374:	9201      	str	r2, [sp, #4]
 8004376:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004378:	9402      	str	r4, [sp, #8]
 800437a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800437c:	f042 0220 	orr.w	r2, r2, #32
 8004380:	631a      	str	r2, [r3, #48]	; 0x30
 8004382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004384:	f002 0220 	and.w	r2, r2, #32
 8004388:	9202      	str	r2, [sp, #8]
 800438a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800438c:	9403      	str	r4, [sp, #12]
 800438e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004390:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004394:	631a      	str	r2, [r3, #48]	; 0x30
 8004396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004398:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800439c:	9203      	str	r2, [sp, #12]
 800439e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a0:	9404      	str	r4, [sp, #16]
 80043a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043a4:	f042 0201 	orr.w	r2, r2, #1
 80043a8:	631a      	str	r2, [r3, #48]	; 0x30
 80043aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043ac:	f002 0201 	and.w	r2, r2, #1
 80043b0:	9204      	str	r2, [sp, #16]
 80043b2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043b4:	9405      	str	r4, [sp, #20]
 80043b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043b8:	f042 0202 	orr.w	r2, r2, #2
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
 80043be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043c0:	f002 0202 	and.w	r2, r2, #2
 80043c4:	9205      	str	r2, [sp, #20]
 80043c6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80043c8:	9406      	str	r4, [sp, #24]
 80043ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043d0:	631a      	str	r2, [r3, #48]	; 0x30
 80043d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043d4:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80043d8:	9206      	str	r2, [sp, #24]
 80043da:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80043dc:	9407      	str	r4, [sp, #28]
 80043de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043e0:	f042 0210 	orr.w	r2, r2, #16
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
 80043e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043e8:	f002 0210 	and.w	r2, r2, #16
 80043ec:	9207      	str	r2, [sp, #28]
 80043ee:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80043f0:	9408      	str	r4, [sp, #32]
 80043f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043f4:	f042 0208 	orr.w	r2, r2, #8
 80043f8:	631a      	str	r2, [r3, #48]	; 0x30
 80043fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8004402:	4622      	mov	r2, r4
 8004404:	4638      	mov	r0, r7
 8004406:	2116      	movs	r1, #22
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004408:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800440a:	f7fe f941 	bl	8002690 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 800440e:	4622      	mov	r2, r4
 8004410:	4640      	mov	r0, r8
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	f7fe f93c 	bl	8002690 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8004418:	4622      	mov	r2, r4
 800441a:	4630      	mov	r0, r6
 800441c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004420:	f7fe f936 	bl	8002690 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8004424:	4622      	mov	r2, r4
 8004426:	4648      	mov	r0, r9
 8004428:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800442c:	f7fe f930 	bl	8002690 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004430:	2501      	movs	r5, #1
 8004432:	2316      	movs	r3, #22
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004434:	a909      	add	r1, sp, #36	; 0x24
 8004436:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004438:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800443c:	f44f 1a90 	mov.w	sl, #1179648	; 0x120000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004440:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004444:	f7fd ff96 	bl	8002374 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004448:	f248 0307 	movw	r3, #32775	; 0x8007
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800444c:	a909      	add	r1, sp, #36	; 0x24
 800444e:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004450:	e9cd 3a09 	strd	r3, sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004454:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004456:	f7fd ff8d 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800445a:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800445c:	a909      	add	r1, sp, #36	; 0x24
 800445e:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004460:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004464:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8004468:	f7fd ff84 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800446c:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800446e:	a909      	add	r1, sp, #36	; 0x24
 8004470:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004472:	e9cd 3a09 	strd	r3, sl, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004476:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8004478:	f7fd ff7c 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800447c:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800447e:	a909      	add	r1, sp, #36	; 0x24
 8004480:	4820      	ldr	r0, [pc, #128]	; (8004504 <MX_GPIO_Init+0x1c0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004482:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004484:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8004488:	f7fd ff74 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448c:	f44f 4250 	mov.w	r2, #53248	; 0xd000
 8004490:	2302      	movs	r3, #2
 8004492:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004496:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8004498:	230c      	movs	r3, #12
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800449a:	481a      	ldr	r0, [pc, #104]	; (8004504 <MX_GPIO_Init+0x1c0>)
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800449c:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800449e:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044a2:	f7fd ff67 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80044a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80044aa:	a909      	add	r1, sp, #36	; 0x24
 80044ac:	4815      	ldr	r0, [pc, #84]	; (8004504 <MX_GPIO_Init+0x1c0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ae:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044b0:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80044b4:	f7fd ff5e 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 80044b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80044bc:	a909      	add	r1, sp, #36	; 0x24
 80044be:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044c0:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80044c6:	f7fd ff55 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80044ca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044ce:	a909      	add	r1, sp, #36	; 0x24
 80044d0:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044d2:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044d6:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044da:	f7fd ff4b 	bl	8002374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80044de:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80044e2:	a909      	add	r1, sp, #36	; 0x24
 80044e4:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044e6:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ea:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80044ee:	f7fd ff41 	bl	8002374 <HAL_GPIO_Init>

}
 80044f2:	b00e      	add	sp, #56	; 0x38
 80044f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044f8:	40023800 	.word	0x40023800
 80044fc:	40020800 	.word	0x40020800
 8004500:	40020c00 	.word	0x40020c00
 8004504:	40020400 	.word	0x40020400
 8004508:	40020000 	.word	0x40020000
 800450c:	40021800 	.word	0x40021800

08004510 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004510:	b508      	push	{r3, lr}
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004512:	4812      	ldr	r0, [pc, #72]	; (800455c <MX_I2C3_Init+0x4c>)
  hi2c3.Init.ClockSpeed = 100000;
 8004514:	4a12      	ldr	r2, [pc, #72]	; (8004560 <MX_I2C3_Init+0x50>)
 8004516:	4b13      	ldr	r3, [pc, #76]	; (8004564 <MX_I2C3_Init+0x54>)
 8004518:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800451c:	2300      	movs	r3, #0
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800451e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c3.Init.OwnAddress1 = 0;
 8004522:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004526:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800452a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800452e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004530:	f7fe f8b4 	bl	800269c <HAL_I2C_Init>
 8004534:	b108      	cbz	r0, 800453a <MX_I2C3_Init+0x2a>
  {
    Error_Handler();
 8004536:	f000 fbff 	bl	8004d38 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800453a:	4808      	ldr	r0, [pc, #32]	; (800455c <MX_I2C3_Init+0x4c>)
 800453c:	2100      	movs	r1, #0
 800453e:	f7fe f955 	bl	80027ec <HAL_I2CEx_ConfigAnalogFilter>
 8004542:	b108      	cbz	r0, 8004548 <MX_I2C3_Init+0x38>
  {
    Error_Handler();
 8004544:	f000 fbf8 	bl	8004d38 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8004548:	4804      	ldr	r0, [pc, #16]	; (800455c <MX_I2C3_Init+0x4c>)
 800454a:	2100      	movs	r1, #0
 800454c:	f7fe f96d 	bl	800282a <HAL_I2CEx_ConfigDigitalFilter>
 8004550:	b118      	cbz	r0, 800455a <MX_I2C3_Init+0x4a>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004552:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004556:	f000 bbef 	b.w	8004d38 <Error_Handler>
}
 800455a:	bd08      	pop	{r3, pc}
 800455c:	2001f384 	.word	0x2001f384
 8004560:	40005c00 	.word	0x40005c00
 8004564:	000186a0 	.word	0x000186a0

08004568 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800456c:	4604      	mov	r4, r0
 800456e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	2214      	movs	r2, #20
 8004572:	2100      	movs	r1, #0
 8004574:	a803      	add	r0, sp, #12
 8004576:	f003 fe17 	bl	80081a8 <memset>
  if(i2cHandle->Instance==I2C3)
 800457a:	6822      	ldr	r2, [r4, #0]
 800457c:	4b1f      	ldr	r3, [pc, #124]	; (80045fc <HAL_I2C_MspInit+0x94>)
 800457e:	429a      	cmp	r2, r3
 8004580:	d139      	bne.n	80045f6 <HAL_I2C_MspInit+0x8e>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004582:	4c1f      	ldr	r4, [pc, #124]	; (8004600 <HAL_I2C_MspInit+0x98>)
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8004584:	481f      	ldr	r0, [pc, #124]	; (8004604 <HAL_I2C_MspInit+0x9c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004586:	2500      	movs	r5, #0
 8004588:	9500      	str	r5, [sp, #0]
 800458a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800458c:	f043 0304 	orr.w	r3, r3, #4
 8004590:	6323      	str	r3, [r4, #48]	; 0x30
 8004592:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800459c:	9501      	str	r5, [sp, #4]
 800459e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	6323      	str	r3, [r4, #48]	; 0x30
 80045a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	9301      	str	r3, [sp, #4]
 80045ae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045b0:	f04f 0812 	mov.w	r8, #18
 80045b4:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045b8:	2701      	movs	r7, #1
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045ba:	2604      	movs	r6, #4
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80045bc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045be:	e9cd 3803 	strd	r3, r8, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045c2:	e9cd 7505 	strd	r7, r5, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045c6:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80045c8:	f7fd fed4 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80045cc:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80045d0:	480d      	ldr	r0, [pc, #52]	; (8004608 <HAL_I2C_MspInit+0xa0>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045d2:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80045d4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045d6:	e9cd 3803 	strd	r3, r8, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045da:	e9cd 7505 	strd	r7, r5, [sp, #20]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80045de:	f7fd fec9 	bl	8002374 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80045e2:	9502      	str	r5, [sp, #8]
 80045e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045ea:	6423      	str	r3, [r4, #64]	; 0x40
 80045ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045f2:	9302      	str	r3, [sp, #8]
 80045f4:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80045f6:	b008      	add	sp, #32
 80045f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045fc:	40005c00 	.word	0x40005c00
 8004600:	40023800 	.word	0x40023800
 8004604:	40020800 	.word	0x40020800
 8004608:	40020000 	.word	0x40020000

0800460c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800460c:	b510      	push	{r4, lr}
 800460e:	b08e      	sub	sp, #56	; 0x38

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8004610:	2234      	movs	r2, #52	; 0x34
 8004612:	2100      	movs	r1, #0
 8004614:	a801      	add	r0, sp, #4
 8004616:	f003 fdc7 	bl	80081a8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800461a:	4825      	ldr	r0, [pc, #148]	; (80046b0 <MX_LTDC_Init+0xa4>)
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800461c:	4b25      	ldr	r3, [pc, #148]	; (80046b4 <MX_LTDC_Init+0xa8>)
 800461e:	2400      	movs	r4, #0
 8004620:	e9c0 3400 	strd	r3, r4, [r0]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 9;
  hltdc.Init.VerticalSync = 1;
 8004624:	f04f 0c09 	mov.w	ip, #9
 8004628:	2301      	movs	r3, #1
 800462a:	e9c0 c305 	strd	ip, r3, [r0, #20]
  hltdc.Init.AccumulatedHBP = 29;
  hltdc.Init.AccumulatedVBP = 3;
 800462e:	f04f 0e1d 	mov.w	lr, #29
 8004632:	2303      	movs	r3, #3
 8004634:	e9c0 e307 	strd	lr, r3, [r0, #28]
  hltdc.Init.AccumulatedActiveW = 269;
  hltdc.Init.AccumulatedActiveH = 323;
 8004638:	f240 120d 	movw	r2, #269	; 0x10d
 800463c:	f240 1343 	movw	r3, #323	; 0x143
 8004640:	e9c0 2309 	strd	r2, r3, [r0, #36]	; 0x24
  hltdc.Init.TotalWidth = 279;
  hltdc.Init.TotalHeigh = 327;
 8004644:	f240 1117 	movw	r1, #279	; 0x117
 8004648:	f240 1347 	movw	r3, #327	; 0x147
  hltdc.Init.Backcolor.Blue = 0;
 800464c:	8684      	strh	r4, [r0, #52]	; 0x34
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800464e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hltdc.Init.TotalHeigh = 327;
 8004652:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004656:	6104      	str	r4, [r0, #16]
  hltdc.Init.Backcolor.Green = 0;
  hltdc.Init.Backcolor.Red = 0;
 8004658:	f880 4036 	strb.w	r4, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800465c:	f7fe f98a 	bl	8002974 <HAL_LTDC_Init>
 8004660:	b108      	cbz	r0, 8004666 <MX_LTDC_Init+0x5a>
  {
    Error_Handler();
 8004662:	f000 fb69 	bl	8004d38 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
  pLayerCfg.WindowX1 = 240;
  pLayerCfg.WindowY0 = 0;
  pLayerCfg.WindowY1 = 320;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8004666:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800466a:	2102      	movs	r1, #2
 800466c:	e9cd 3104 	strd	r3, r1, [sp, #16]
  pLayerCfg.Alpha = 255;
 8004670:	21ff      	movs	r1, #255	; 0xff
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004672:	f44f 60c0 	mov.w	r0, #1536	; 0x600
  pLayerCfg.Alpha0 = 0;
 8004676:	e9cd 1406 	strd	r1, r4, [sp, #24]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800467a:	2107      	movs	r1, #7
  pLayerCfg.WindowX1 = 240;
 800467c:	22f0      	movs	r2, #240	; 0xf0
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800467e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  pLayerCfg.FBStartAdress = 0xD0000000;
 8004682:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
  pLayerCfg.ImageWidth = 240;
 8004686:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
  pLayerCfg.WindowY0 = 0;
 800468a:	e9cd 2402 	strd	r2, r4, [sp, #8]
  pLayerCfg.ImageHeight = 320;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800468e:	4808      	ldr	r0, [pc, #32]	; (80046b0 <MX_LTDC_Init+0xa4>)
  pLayerCfg.WindowX0 = 0;
 8004690:	9401      	str	r4, [sp, #4]
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8004692:	2200      	movs	r2, #0
 8004694:	a901      	add	r1, sp, #4
  pLayerCfg.ImageHeight = 320;
 8004696:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8004698:	f8ad 4034 	strh.w	r4, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Red = 0;
 800469c:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80046a0:	f7fe f9d4 	bl	8002a4c <HAL_LTDC_ConfigLayer>
 80046a4:	b108      	cbz	r0, 80046aa <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80046a6:	f000 fb47 	bl	8004d38 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80046aa:	b00e      	add	sp, #56	; 0x38
 80046ac:	bd10      	pop	{r4, pc}
 80046ae:	bf00      	nop
 80046b0:	2001f3d8 	.word	0x2001f3d8
 80046b4:	40016800 	.word	0x40016800

080046b8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80046b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046ba:	4604      	mov	r4, r0
 80046bc:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046be:	2214      	movs	r2, #20
 80046c0:	2100      	movs	r1, #0
 80046c2:	a807      	add	r0, sp, #28
 80046c4:	f003 fd70 	bl	80081a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  if(ltdcHandle->Instance==LTDC)
 80046c8:	6822      	ldr	r2, [r4, #0]
 80046ca:	4b54      	ldr	r3, [pc, #336]	; (800481c <HAL_LTDC_MspInit+0x164>)
 80046cc:	429a      	cmp	r2, r3
 80046ce:	f040 80a2 	bne.w	8004816 <HAL_LTDC_MspInit+0x15e>
//    {
//      Error_Handler();
//    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80046d2:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 80046d6:	2400      	movs	r4, #0
 80046d8:	9400      	str	r4, [sp, #0]
 80046da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = ENABLE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80046dc:	4850      	ldr	r0, [pc, #320]	; (8004820 <HAL_LTDC_MspInit+0x168>)
    __HAL_RCC_LTDC_CLK_ENABLE();
 80046de:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80046e2:	645a      	str	r2, [r3, #68]	; 0x44
 80046e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046e6:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80046ea:	9200      	str	r2, [sp, #0]
 80046ec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80046ee:	9401      	str	r4, [sp, #4]
 80046f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f2:	f042 0220 	orr.w	r2, r2, #32
 80046f6:	631a      	str	r2, [r3, #48]	; 0x30
 80046f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046fa:	f002 0220 	and.w	r2, r2, #32
 80046fe:	9201      	str	r2, [sp, #4]
 8004700:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004702:	9402      	str	r4, [sp, #8]
 8004704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	631a      	str	r2, [r3, #48]	; 0x30
 800470c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800470e:	f002 0201 	and.w	r2, r2, #1
 8004712:	9202      	str	r2, [sp, #8]
 8004714:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004716:	9403      	str	r4, [sp, #12]
 8004718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800471a:	f042 0202 	orr.w	r2, r2, #2
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
 8004720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004722:	f002 0202 	and.w	r2, r2, #2
 8004726:	9203      	str	r2, [sp, #12]
 8004728:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800472a:	9404      	str	r4, [sp, #16]
 800472c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
 8004734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004736:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800473a:	9204      	str	r2, [sp, #16]
 800473c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800473e:	9405      	str	r4, [sp, #20]
 8004740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004742:	f042 0204 	orr.w	r2, r2, #4
 8004746:	631a      	str	r2, [r3, #48]	; 0x30
 8004748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800474a:	f002 0204 	and.w	r2, r2, #4
 800474e:	9205      	str	r2, [sp, #20]
 8004750:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004752:	9406      	str	r4, [sp, #24]
 8004754:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004756:	f042 0208 	orr.w	r2, r2, #8
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
 800475c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004764:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004766:	260e      	movs	r6, #14
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004768:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800476a:	960b      	str	r6, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800476c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8004770:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004772:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004776:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800477a:	f7fd fdfb 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800477e:	f641 0358 	movw	r3, #6232	; 0x1858
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004782:	4828      	ldr	r0, [pc, #160]	; (8004824 <HAL_LTDC_MspInit+0x16c>)
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004784:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004786:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004788:	e9cd 3507 	strd	r3, r5, [sp, #28]

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800478c:	2709      	movs	r7, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800478e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004792:	f7fd fdef 	bl	8002374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8004796:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004798:	4823      	ldr	r0, [pc, #140]	; (8004828 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800479a:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800479c:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a2:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047a6:	f7fd fde5 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80047aa:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ae:	481e      	ldr	r0, [pc, #120]	; (8004828 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047b0:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b2:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b4:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047bc:	f7fd fdda 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80047c0:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80047c4:	4819      	ldr	r0, [pc, #100]	; (800482c <HAL_LTDC_MspInit+0x174>)
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047c6:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80047c8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ca:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ce:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80047d2:	f7fd fdcf 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80047d6:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047da:	4815      	ldr	r0, [pc, #84]	; (8004830 <HAL_LTDC_MspInit+0x178>)
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047dc:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047de:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e0:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047e4:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047e8:	f7fd fdc4 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80047ec:	2348      	movs	r3, #72	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047ee:	4811      	ldr	r0, [pc, #68]	; (8004834 <HAL_LTDC_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80047f0:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047f2:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047f4:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047f8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047fc:	f7fd fdba 	bl	8002374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8004800:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004804:	4809      	ldr	r0, [pc, #36]	; (800482c <HAL_LTDC_MspInit+0x174>)
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004806:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004808:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800480a:	e9cd 3507 	strd	r3, r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800480e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004812:	f7fd fdaf 	bl	8002374 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8004816:	b00d      	add	sp, #52	; 0x34
 8004818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800481a:	bf00      	nop
 800481c:	40016800 	.word	0x40016800
 8004820:	40021400 	.word	0x40021400
 8004824:	40020000 	.word	0x40020000
 8004828:	40020400 	.word	0x40020400
 800482c:	40021800 	.word	0x40021800
 8004830:	40020800 	.word	0x40020800
 8004834:	40020c00 	.word	0x40020c00

08004838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004838:	b530      	push	{r4, r5, lr}
 800483a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800483c:	2210      	movs	r2, #16
 800483e:	2100      	movs	r1, #0
 8004840:	a80a      	add	r0, sp, #40	; 0x28
 8004842:	f003 fcb1 	bl	80081a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004846:	2214      	movs	r2, #20
 8004848:	2100      	movs	r1, #0
 800484a:	a803      	add	r0, sp, #12
 800484c:	f003 fcac 	bl	80081a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004850:	2400      	movs	r4, #0
 8004852:	4b1d      	ldr	r3, [pc, #116]	; (80048c8 <SystemClock_Config+0x90>)
 8004854:	9401      	str	r4, [sp, #4]
 8004856:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004858:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800485c:	641a      	str	r2, [r3, #64]	; 0x40
 800485e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004864:	9301      	str	r3, [sp, #4]
 8004866:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004868:	4b18      	ldr	r3, [pc, #96]	; (80048cc <SystemClock_Config+0x94>)
 800486a:	9402      	str	r4, [sp, #8]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800487a:	9302      	str	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800487c:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800487e:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004880:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004884:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004888:	2502      	movs	r5, #2
 800488a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800488e:	e9cd 530e 	strd	r5, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004892:	2104      	movs	r1, #4
 8004894:	23a8      	movs	r3, #168	; 0xa8
 8004896:	e9cd 1310 	strd	r1, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800489a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800489c:	2307      	movs	r3, #7
 800489e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048a0:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048a2:	f7fe f94d 	bl	8002b40 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048a6:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048a8:	e9cd 3503 	strd	r3, r5, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80048ac:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80048b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048b4:	e9cd 0306 	strd	r0, r3, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048b8:	2105      	movs	r1, #5
 80048ba:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048bc:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048be:	f7fe fb19 	bl	8002ef4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80048c2:	b015      	add	sp, #84	; 0x54
 80048c4:	bd30      	pop	{r4, r5, pc}
 80048c6:	bf00      	nop
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40007000 	.word	0x40007000

080048d0 <reset_nn>:

/* USER CODE BEGIN 4 */

// Reset function
void reset_nn(ai_float *in_data, ai_float *out_data,
		pred_probType *_1st_pred, pred_probType *_2nd_pred) {
 80048d0:	b570      	push	{r4, r5, r6, lr}
 80048d2:	461c      	mov	r4, r3
 80048d4:	460e      	mov	r6, r1
 80048d6:	4615      	mov	r5, r2
	memset(in_data, 0.0, sizeof(in_data[0]) * AI_NETWORK_IN_1_SIZE);
 80048d8:	2100      	movs	r1, #0
 80048da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80048de:	f003 fc63 	bl	80081a8 <memset>
	memset(out_data, 0.0, sizeof(out_data[0]) * AI_NETWORK_OUT_1_SIZE);
 80048e2:	2300      	movs	r3, #0
	_2nd_pred->label = _2nd_pred->prob = _1st_pred->label = _1st_pred->prob =
 80048e4:	2200      	movs	r2, #0
	memset(out_data, 0.0, sizeof(out_data[0]) * AI_NETWORK_OUT_1_SIZE);
 80048e6:	6033      	str	r3, [r6, #0]
 80048e8:	6073      	str	r3, [r6, #4]
	_2nd_pred->label = _2nd_pred->prob = _1st_pred->label = _1st_pred->prob =
 80048ea:	602a      	str	r2, [r5, #0]
 80048ec:	712b      	strb	r3, [r5, #4]
 80048ee:	6022      	str	r2, [r4, #0]
 80048f0:	7123      	strb	r3, [r4, #4]
			0.0;
}
 80048f2:	bd70      	pop	{r4, r5, r6, pc}

080048f4 <aiInit>:

/*
 * Bootstrap code
 */
int aiInit(void) {
 80048f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	ai_error err;

	/* 1 - Create an instance of the model */
	err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG /* or NULL */);
 80048f6:	4d1c      	ldr	r5, [pc, #112]	; (8004968 <aiInit+0x74>)
int aiInit(void) {
 80048f8:	b08d      	sub	sp, #52	; 0x34
	err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG /* or NULL */);
 80048fa:	2100      	movs	r1, #0
 80048fc:	4628      	mov	r0, r5
 80048fe:	f000 fa1f 	bl	8004d40 <ai_network_create>
	if (err.type != AI_ERROR_NONE) {
 8004902:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
 8004906:	d008      	beq.n	800491a <aiInit+0x26>
		printf("E: AI ai_network_create error - type=%d code=%d\r\n", err.type,
 8004908:	0a02      	lsrs	r2, r0, #8
 800490a:	4818      	ldr	r0, [pc, #96]	; (800496c <aiInit+0x78>)
 800490c:	4621      	mov	r1, r4
			AI_NETWORK_DATA_ACTIVATIONS(activations)
	);

	if (!ai_network_init(network, &params)) {
		err = ai_network_get_error(network);
		printf("E: AI ai_network_init error - type=%d code=%d\r\n", err.type,
 800490e:	f004 fb77 	bl	8009000 <iprintf>
				err.code);
		return -1;
 8004912:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return 0;
}
 8004916:	b00d      	add	sp, #52	; 0x34
 8004918:	bdf0      	pop	{r4, r5, r6, r7, pc}
	const ai_network_params params = AI_NETWORK_PARAMS_INIT(
 800491a:	4b15      	ldr	r3, [pc, #84]	; (8004970 <aiInit+0x7c>)
 800491c:	f04f 1701 	mov.w	r7, #65537	; 0x10001
 8004920:	e9cd 3700 	strd	r3, r7, [sp]
 8004924:	2601      	movs	r6, #1
 8004926:	4b13      	ldr	r3, [pc, #76]	; (8004974 <aiInit+0x80>)
 8004928:	9303      	str	r3, [sp, #12]
 800492a:	f8ad 6008 	strh.w	r6, [sp, #8]
 800492e:	f000 fa8d 	bl	8004e4c <ai_network_data_weights_get>
 8004932:	4b11      	ldr	r3, [pc, #68]	; (8004978 <aiInit+0x84>)
 8004934:	f8ad 6020 	strh.w	r6, [sp, #32]
 8004938:	e9cd 3706 	strd	r3, r7, [sp, #24]
 800493c:	f249 5380 	movw	r3, #38272	; 0x9580
 8004940:	9309      	str	r3, [sp, #36]	; 0x24
 8004942:	4b0e      	ldr	r3, [pc, #56]	; (800497c <aiInit+0x88>)
 8004944:	e9cd 0404 	strd	r0, r4, [sp, #16]
	if (!ai_network_init(network, &params)) {
 8004948:	4669      	mov	r1, sp
 800494a:	6828      	ldr	r0, [r5, #0]
	const ai_network_params params = AI_NETWORK_PARAMS_INIT(
 800494c:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
	if (!ai_network_init(network, &params)) {
 8004950:	f000 fa04 	bl	8004d5c <ai_network_init>
 8004954:	b930      	cbnz	r0, 8004964 <aiInit+0x70>
		err = ai_network_get_error(network);
 8004956:	6828      	ldr	r0, [r5, #0]
 8004958:	f000 f9ef 	bl	8004d3a <ai_network_get_error>
		printf("E: AI ai_network_init error - type=%d code=%d\r\n", err.type,
 800495c:	0a02      	lsrs	r2, r0, #8
 800495e:	b2c1      	uxtb	r1, r0
 8004960:	4807      	ldr	r0, [pc, #28]	; (8004980 <aiInit+0x8c>)
 8004962:	e7d4      	b.n	800490e <aiInit+0x1a>
	return 0;
 8004964:	4620      	mov	r0, r4
 8004966:	e7d6      	b.n	8004916 <aiInit+0x22>
 8004968:	20014be0 	.word	0x20014be0
 800496c:	08023a04 	.word	0x08023a04
 8004970:	40040440 	.word	0x40040440
 8004974:	00012f48 	.word	0x00012f48
 8004978:	00040440 	.word	0x00040440
 800497c:	20015c20 	.word	0x20015c20
 8004980:	08023a36 	.word	0x08023a36

08004984 <aiRun>:

/*
 * Run inference code
 */
int aiRun(const void *in_data, void *out_data) {
 8004984:	b5f0      	push	{r4, r5, r6, r7, lr}
	ai_i32 n_batch;
	ai_error err;

	/* 1 - Create the AI buffer IO handlers with the default definition */
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 8004986:	4c18      	ldr	r4, [pc, #96]	; (80049e8 <aiRun+0x64>)
int aiRun(const void *in_data, void *out_data) {
 8004988:	4607      	mov	r7, r0
 800498a:	460e      	mov	r6, r1
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 800498c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
int aiRun(const void *in_data, void *out_data) {
 800498e:	b08d      	sub	sp, #52	; 0x34
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 8004990:	466d      	mov	r5, sp
 8004992:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004994:	e894 0003 	ldmia.w	r4, {r0, r1}
	ai_buffer ai_output[AI_NETWORK_OUT_NUM] = AI_NETWORK_OUT;
 8004998:	3408      	adds	r4, #8
	ai_buffer ai_input[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 800499a:	e885 0003 	stmia.w	r5, {r0, r1}
	ai_buffer ai_output[AI_NETWORK_OUT_NUM] = AI_NETWORK_OUT;
 800499e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049a0:	ad06      	add	r5, sp, #24
 80049a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049a4:	e894 0003 	ldmia.w	r4, {r0, r1}
	ai_input[0].data = AI_HANDLE_PTR(in_data);
	ai_output[0].n_batches = 1;
	ai_output[0].data = AI_HANDLE_PTR(out_data);

	/* 3 - Perform the inference */
	n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80049a8:	4c10      	ldr	r4, [pc, #64]	; (80049ec <aiRun+0x68>)
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 80049aa:	9704      	str	r7, [sp, #16]
	ai_buffer ai_output[AI_NETWORK_OUT_NUM] = AI_NETWORK_OUT;
 80049ac:	e885 0003 	stmia.w	r5, {r0, r1}
	ai_input[0].n_batches = 1;
 80049b0:	2301      	movs	r3, #1
	n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80049b2:	6820      	ldr	r0, [r4, #0]
	ai_input[0].n_batches = 1;
 80049b4:	f8ad 3004 	strh.w	r3, [sp, #4]
	n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80049b8:	aa06      	add	r2, sp, #24
 80049ba:	4669      	mov	r1, sp
	ai_output[0].n_batches = 1;
 80049bc:	f8ad 301c 	strh.w	r3, [sp, #28]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 80049c0:	960a      	str	r6, [sp, #40]	; 0x28
	n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80049c2:	f000 fa41 	bl	8004e48 <ai_network_run>
	if (n_batch != 1) {
 80049c6:	2801      	cmp	r0, #1
 80049c8:	d00b      	beq.n	80049e2 <aiRun+0x5e>
		err = ai_network_get_error(network);
 80049ca:	6820      	ldr	r0, [r4, #0]
 80049cc:	f000 f9b5 	bl	8004d3a <ai_network_get_error>
		printf("E: AI ai_network_run error - type=%d code=%d\r\n", err.type,
 80049d0:	0a02      	lsrs	r2, r0, #8
 80049d2:	b2c1      	uxtb	r1, r0
 80049d4:	4806      	ldr	r0, [pc, #24]	; (80049f0 <aiRun+0x6c>)
 80049d6:	f004 fb13 	bl	8009000 <iprintf>
				err.code);
		return -1;
 80049da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	};

	return 0;
}
 80049de:	b00d      	add	sp, #52	; 0x34
 80049e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return 0;
 80049e2:	2000      	movs	r0, #0
 80049e4:	e7fb      	b.n	80049de <aiRun+0x5a>
 80049e6:	bf00      	nop
 80049e8:	08010a24 	.word	0x08010a24
 80049ec:	20014be0 	.word	0x20014be0
 80049f0:	08023a66 	.word	0x08023a66

080049f4 <user_interface_init>:
 *
 * @brief: TLCD INIT Implementation
 * @Param: Board Support Package
 *
 */
void user_interface_init(void) {
 80049f4:	b508      	push	{r3, lr}
	// Initialise LCD. Use functions from stm32f429i_discovery_lcd.h
	BSP_LCD_Init();
 80049f6:	f7fc ff9f 	bl	8001938 <BSP_LCD_Init>

	// Initialise LCD Layer 1 (background layer) with FB address that points to layer 1
	BSP_LCD_LayerDefaultInit(LCD_LAYER_1, LCD_FRAME_BUFFER_LAYER1);
 80049fa:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80049fe:	2001      	movs	r0, #1
 8004a00:	f7fc fe1c 	bl	800163c <BSP_LCD_LayerDefaultInit>

	// Select layer 1
	BSP_LCD_SelectLayer(LCD_LAYER_1);
 8004a04:	2001      	movs	r0, #1
 8004a06:	f7fc fe57 	bl	80016b8 <BSP_LCD_SelectLayer>

	// Clear LCD (color red)
	BSP_LCD_Clear(LCD_COLOR_RED);
 8004a0a:	4811      	ldr	r0, [pc, #68]	; (8004a50 <user_interface_init+0x5c>)
 8004a0c:	f7fc fe9c 	bl	8001748 <BSP_LCD_Clear>

	// Set colour keyring for layer 1 (colour dark cyan)
	BSP_LCD_SetColorKeying(LCD_LAYER_1, LCD_COLOR_DARKCYAN);
 8004a10:	4910      	ldr	r1, [pc, #64]	; (8004a54 <user_interface_init+0x60>)
 8004a12:	2001      	movs	r0, #1
 8004a14:	f7fc fe6a 	bl	80016ec <BSP_LCD_SetColorKeying>

	// Set layer 1 visibility to disabled
	BSP_LCD_SetLayerVisible(LCD_LAYER_1, DISABLE);
 8004a18:	2100      	movs	r1, #0
 8004a1a:	2001      	movs	r0, #1
 8004a1c:	f7fc fe52 	bl	80016c4 <BSP_LCD_SetLayerVisible>

	// Initialise Layer 0 (foreground or visible layer) with FB address that points to layer 0
	BSP_LCD_LayerDefaultInit(LCD_LAYER_0, LCD_FRAME_BUFFER_LAYER0);
 8004a20:	490d      	ldr	r1, [pc, #52]	; (8004a58 <user_interface_init+0x64>)
 8004a22:	2000      	movs	r0, #0
 8004a24:	f7fc fe0a 	bl	800163c <BSP_LCD_LayerDefaultInit>

	// Select Layer 0
	BSP_LCD_SelectLayer(LCD_LAYER_0);
 8004a28:	2000      	movs	r0, #0
 8004a2a:	f7fc fe45 	bl	80016b8 <BSP_LCD_SelectLayer>

	// Switch LCD display on
	BSP_LCD_DisplayOn();
 8004a2e:	f7fc fed7 	bl	80017e0 <BSP_LCD_DisplayOn>

	HAL_Delay(200);
 8004a32:	20c8      	movs	r0, #200	; 0xc8
 8004a34:	f7fd fa1a 	bl	8001e6c <HAL_Delay>

	// Clear the whole LCD with color lightcyan
	BSP_LCD_Clear(LCD_COLOR_LIGHTCYAN);
 8004a38:	f46f 00fe 	mvn.w	r0, #8323072	; 0x7f0000
 8004a3c:	f7fc fe84 	bl	8001748 <BSP_LCD_Clear>

	HAL_Delay(100);
 8004a40:	2064      	movs	r0, #100	; 0x64
 8004a42:	f7fd fa13 	bl	8001e6c <HAL_Delay>

	printf("LCD initialisation completed \r\n");
}
 8004a46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printf("LCD initialisation completed \r\n");
 8004a4a:	4804      	ldr	r0, [pc, #16]	; (8004a5c <user_interface_init+0x68>)
 8004a4c:	f004 bb5e 	b.w	800910c <puts>
 8004a50:	ffff0000 	.word	0xffff0000
 8004a54:	ff008080 	.word	0xff008080
 8004a58:	d0130000 	.word	0xd0130000
 8004a5c:	08023a95 	.word	0x08023a95

08004a60 <user_interface_reset>:
 *
 * @brief: User Interface Control Function Implementation
 * @Param: Board Support Package
 *
 */
void user_interface_reset(void) {
 8004a60:	b508      	push	{r3, lr}
	// Clear LCD with light cyan color. Possible color definitions in stm32f429i_discovery_lcd.h
	BSP_LCD_Clear(LCD_COLOR_LIGHTCYAN);
 8004a62:	f46f 00fe 	mvn.w	r0, #8323072	; 0x7f0000
 8004a66:	f7fc fe6f 	bl	8001748 <BSP_LCD_Clear>

	// Set background color (lightcyan)
	BSP_LCD_SetBackColor(LCD_COLOR_LIGHTCYAN);
 8004a6a:	f46f 00fe 	mvn.w	r0, #8323072	; 0x7f0000
 8004a6e:	f7fc fe57 	bl	8001720 <BSP_LCD_SetBackColor>

	// set font size 16
	BSP_LCD_SetFont(&Font20);
 8004a72:	4816      	ldr	r0, [pc, #88]	; (8004acc <user_interface_reset+0x6c>)
 8004a74:	f7fc fe5e 	bl	8001734 <BSP_LCD_SetFont>
	// Set text color to blue
	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8004a78:	4815      	ldr	r0, [pc, #84]	; (8004ad0 <user_interface_reset+0x70>)
 8004a7a:	f7fc fe47 	bl	800170c <BSP_LCD_SetTextColor>
	// Write prediction output string "NN OUTPUT" to position x,y = (5, 255)
	BSP_LCD_DisplayStringAt(15, 5, (uint8_t*) "Thermal Picture ", CENTER_MODE);
 8004a7e:	4a15      	ldr	r2, [pc, #84]	; (8004ad4 <user_interface_reset+0x74>)
 8004a80:	2301      	movs	r3, #1
 8004a82:	2105      	movs	r1, #5
 8004a84:	200f      	movs	r0, #15
 8004a86:	f7fd f821 	bl	8001acc <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(15, 25, (uint8_t*) "Prediction ", CENTER_MODE);
 8004a8a:	4a13      	ldr	r2, [pc, #76]	; (8004ad8 <user_interface_reset+0x78>)
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	2119      	movs	r1, #25
 8004a90:	200f      	movs	r0, #15
 8004a92:	f7fd f81b 	bl	8001acc <BSP_LCD_DisplayStringAt>

	// Set text color to black
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8004a96:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8004a9a:	f7fc fe37 	bl	800170c <BSP_LCD_SetTextColor>

	// Picture box
	BSP_LCD_FillRect(64, 64, 128, 128);
 8004a9e:	2380      	movs	r3, #128	; 0x80
 8004aa0:	2140      	movs	r1, #64	; 0x40
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	4608      	mov	r0, r1
 8004aa6:	f7fc fe6f 	bl	8001788 <BSP_LCD_FillRect>

	// set font size 16
	BSP_LCD_SetFont(&Font16);
 8004aaa:	480c      	ldr	r0, [pc, #48]	; (8004adc <user_interface_reset+0x7c>)
 8004aac:	f7fc fe42 	bl	8001734 <BSP_LCD_SetFont>
	// Write prediction output string "NN OUTPUT" to position x,y = (5, 255)
	BSP_LCD_DisplayStringAt(5, 220, (uint8_t*) "NN OUTPUT: ", LEFT_MODE);
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	4a0b      	ldr	r2, [pc, #44]	; (8004ae0 <user_interface_reset+0x80>)
 8004ab4:	21dc      	movs	r1, #220	; 0xdc
 8004ab6:	2005      	movs	r0, #5
 8004ab8:	f7fd f808 	bl	8001acc <BSP_LCD_DisplayStringAt>

	// Set text color to blue
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8004abc:	4809      	ldr	r0, [pc, #36]	; (8004ae4 <user_interface_reset+0x84>)
 8004abe:	f7fc fe25 	bl	800170c <BSP_LCD_SetTextColor>

	// Set text color as black
	// BSP_LCD_SetTextColor(LCD_COLOR_BLACK);

	printf("LCD Interface INIT successful \r\n");
}
 8004ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printf("LCD Interface INIT successful \r\n");
 8004ac6:	4808      	ldr	r0, [pc, #32]	; (8004ae8 <user_interface_reset+0x88>)
 8004ac8:	f004 bb20 	b.w	800910c <puts>
 8004acc:	2000006c 	.word	0x2000006c
 8004ad0:	ffff0000 	.word	0xffff0000
 8004ad4:	08023ab4 	.word	0x08023ab4
 8004ad8:	08023ac5 	.word	0x08023ac5
 8004adc:	20000064 	.word	0x20000064
 8004ae0:	08023ad1 	.word	0x08023ad1
 8004ae4:	ff0000ff 	.word	0xff0000ff
 8004ae8:	08023add 	.word	0x08023add

08004aec <main>:
{
 8004aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	setvbuf(stdin, NULL, _IONBF, 0);
 8004af0:	4b7e      	ldr	r3, [pc, #504]	; (8004cec <main+0x200>)
						color = LCD_COLOR_GRAY;
 8004af2:	f8df b228 	ldr.w	fp, [pc, #552]	; 8004d1c <main+0x230>
	setvbuf(stdin, NULL, _IONBF, 0);
 8004af6:	6818      	ldr	r0, [r3, #0]
						color = LCD_COLOR_RED;
 8004af8:	f8df 8224 	ldr.w	r8, [pc, #548]	; 8004d20 <main+0x234>
	setvbuf(stdin, NULL, _IONBF, 0);
 8004afc:	6840      	ldr	r0, [r0, #4]
{
 8004afe:	ed2d 8b02 	vpush	{d8}
	setvbuf(stdin, NULL, _IONBF, 0);
 8004b02:	2300      	movs	r3, #0
{
 8004b04:	b093      	sub	sp, #76	; 0x4c
	setvbuf(stdin, NULL, _IONBF, 0);
 8004b06:	4619      	mov	r1, r3
 8004b08:	2202      	movs	r2, #2
 8004b0a:	f004 fb17 	bl	800913c <setvbuf>
  HAL_Init();
 8004b0e:	f7fd f981 	bl	8001e14 <HAL_Init>
  SystemClock_Config();
 8004b12:	f7ff fe91 	bl	8004838 <SystemClock_Config>
  MX_GPIO_Init();
 8004b16:	f7ff fc15 	bl	8004344 <MX_GPIO_Init>
  MX_CRC_Init();
 8004b1a:	f7ff fb15 	bl	8004148 <MX_CRC_Init>
  MX_DMA2D_Init();
 8004b1e:	f7ff fb3b 	bl	8004198 <MX_DMA2D_Init>
  MX_FMC_Init();
 8004b22:	f7ff fb71 	bl	8004208 <MX_FMC_Init>
  MX_I2C3_Init();
 8004b26:	f7ff fcf3 	bl	8004510 <MX_I2C3_Init>
  MX_LTDC_Init();
 8004b2a:	f7ff fd6f 	bl	800460c <MX_LTDC_Init>
  MX_SPI5_Init();
 8004b2e:	f000 f991 	bl	8004e54 <MX_SPI5_Init>
  MX_TIM1_Init();
 8004b32:	f000 fa73 	bl	800501c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8004b36:	f000 fabd 	bl	80050b4 <MX_USART1_UART_Init>
	printf("ias0360-final-project running \r\n");
 8004b3a:	486d      	ldr	r0, [pc, #436]	; (8004cf0 <main+0x204>)
 8004b3c:	f004 fae6 	bl	800910c <puts>
	BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 8004b40:	2100      	movs	r1, #0
 8004b42:	4608      	mov	r0, r1
 8004b44:	f7fc fc24 	bl	8001390 <BSP_PB_Init>
	user_interface_init();
 8004b48:	f7ff ff54 	bl	80049f4 <user_interface_init>
	user_interface_reset();
 8004b4c:	f7ff ff88 	bl	8004a60 <user_interface_reset>
	_1st_pred.prob = _2nd_pred.prob = 0.0f;
 8004b50:	2300      	movs	r3, #0
	reset_nn(in_data, out_data, &_1st_pred, &_2nd_pred);
 8004b52:	4968      	ldr	r1, [pc, #416]	; (8004cf4 <main+0x208>)
 8004b54:	4868      	ldr	r0, [pc, #416]	; (8004cf8 <main+0x20c>)
	_1st_pred.prob = _2nd_pred.prob = 0.0f;
 8004b56:	9303      	str	r3, [sp, #12]
 8004b58:	9301      	str	r3, [sp, #4]
	reset_nn(in_data, out_data, &_1st_pred, &_2nd_pred);
 8004b5a:	aa01      	add	r2, sp, #4
 8004b5c:	ab03      	add	r3, sp, #12
 8004b5e:	f7ff feb7 	bl	80048d0 <reset_nn>
	aiInit();
 8004b62:	f7ff fec7 	bl	80048f4 <aiInit>
	int image_idx = 0;
 8004b66:	2400      	movs	r4, #0
		if (BSP_PB_GetState(BUTTON_KEY)) {
 8004b68:	2000      	movs	r0, #0
 8004b6a:	f7fc fc4b 	bl	8001404 <BSP_PB_GetState>
 8004b6e:	2800      	cmp	r0, #0
 8004b70:	d0fa      	beq.n	8004b68 <main+0x7c>
			user_interface_reset();
 8004b72:	f7ff ff75 	bl	8004a60 <user_interface_reset>
			for(int x=0; x<32; x++){
 8004b76:	4b61      	ldr	r3, [pc, #388]	; (8004cfc <main+0x210>)
 8004b78:	2600      	movs	r6, #0
 8004b7a:	eb03 3704 	add.w	r7, r3, r4, lsl #12
					BSP_LCD_FillRect(64+(x*4), 64+(y*4), 4, 4);
 8004b7e:	00b5      	lsls	r5, r6, #2
 8004b80:	3540      	adds	r5, #64	; 0x40
 8004b82:	b2ad      	uxth	r5, r5
 8004b84:	46b9      	mov	r9, r7
 8004b86:	f04f 0a40 	mov.w	sl, #64	; 0x40
					int repr_data = (int)( X_test[image_idx][(int)(x*32+y)]*10);
 8004b8a:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
 8004b8e:	ecf9 7a01 	vldmia	r9!, {s15}
 8004b92:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b9a:	ee17 0a90 	vmov	r0, s15
					if (repr_data == 150) {
 8004b9e:	2896      	cmp	r0, #150	; 0x96
 8004ba0:	f000 8095 	beq.w	8004cce <main+0x1e2>
					else if (repr_data >= 255) {
 8004ba4:	28fe      	cmp	r0, #254	; 0xfe
 8004ba6:	f300 8094 	bgt.w	8004cd2 <main+0x1e6>
						color = 0xFF000000 | (repr_data << 16);
 8004baa:	0400      	lsls	r0, r0, #16
 8004bac:	f040 407f 	orr.w	r0, r0, #4278190080	; 0xff000000
					BSP_LCD_SetTextColor(color);
 8004bb0:	f7fc fdac 	bl	800170c <BSP_LCD_SetTextColor>
					BSP_LCD_FillRect(64+(x*4), 64+(y*4), 4, 4);
 8004bb4:	2304      	movs	r3, #4
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	461a      	mov	r2, r3
 8004bba:	4628      	mov	r0, r5
 8004bbc:	f7fc fde4 	bl	8001788 <BSP_LCD_FillRect>
				for(int y=0; y<32; y++){
 8004bc0:	f10a 0104 	add.w	r1, sl, #4
 8004bc4:	fa1f fa81 	uxth.w	sl, r1
 8004bc8:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
 8004bcc:	d1df      	bne.n	8004b8e <main+0xa2>
			for(int x=0; x<32; x++){
 8004bce:	3601      	adds	r6, #1
 8004bd0:	2e20      	cmp	r6, #32
 8004bd2:	f107 0780 	add.w	r7, r7, #128	; 0x80
 8004bd6:	d1d2      	bne.n	8004b7e <main+0x92>
			aiRun(in_data, out_data);
 8004bd8:	4946      	ldr	r1, [pc, #280]	; (8004cf4 <main+0x208>)
 8004bda:	4847      	ldr	r0, [pc, #284]	; (8004cf8 <main+0x20c>)
 8004bdc:	4e45      	ldr	r6, [pc, #276]	; (8004cf4 <main+0x208>)
 8004bde:	f7ff fed1 	bl	8004984 <aiRun>
 8004be2:	2300      	movs	r3, #0
 8004be4:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004be8:	eddd 7a03 	vldr	s15, [sp, #12]
 8004bec:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004bf0:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8004bf4:	461d      	mov	r5, r3
			for (int i = 0; i < NUM_CLASSES; i++) {
 8004bf6:	461a      	mov	r2, r3
				if (_1st_pred.prob < out_data[i]) {
 8004bf8:	ecf6 6a01 	vldmia	r6!, {s13}
 8004bfc:	eef4 6ac7 	vcmpe.f32	s13, s14
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	dd67      	ble.n	8004cd6 <main+0x1ea>
					_1st_pred.label = i;
 8004c06:	2301      	movs	r3, #1
					_2nd_pred.prob = _1st_pred.prob;
 8004c08:	eef0 7a47 	vmov.f32	s15, s14
					_2nd_pred.label = _1st_pred.label;
 8004c0c:	4601      	mov	r1, r0
					_1st_pred.prob = out_data[i];
 8004c0e:	eeb0 7a66 	vmov.f32	s14, s13
					_1st_pred.label = i;
 8004c12:	b2d0      	uxtb	r0, r2
 8004c14:	461d      	mov	r5, r3
			for (int i = 0; i < NUM_CLASSES; i++) {
 8004c16:	3201      	adds	r2, #1
 8004c18:	2a0a      	cmp	r2, #10
 8004c1a:	d1ed      	bne.n	8004bf8 <main+0x10c>
 8004c1c:	b11d      	cbz	r5, 8004c26 <main+0x13a>
 8004c1e:	ed8d 7a01 	vstr	s14, [sp, #4]
 8004c22:	f88d 0008 	strb.w	r0, [sp, #8]
 8004c26:	b11b      	cbz	r3, 8004c30 <main+0x144>
 8004c28:	f88d 1010 	strb.w	r1, [sp, #16]
 8004c2c:	edcd 7a03 	vstr	s15, [sp, #12]
			printf("NN First Guess: %d  %f \n\r", _1st_pred.label,
 8004c30:	9801      	ldr	r0, [sp, #4]
 8004c32:	f7fb fc99 	bl	8000568 <__aeabi_f2d>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4831      	ldr	r0, [pc, #196]	; (8004d00 <main+0x214>)
 8004c3c:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8004c40:	f004 f9de 	bl	8009000 <iprintf>
			printf("NN Second Guess: %d  %f \n\r", _2nd_pred.label,
 8004c44:	9803      	ldr	r0, [sp, #12]
 8004c46:	f7fb fc8f 	bl	8000568 <__aeabi_f2d>
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8004c52:	482c      	ldr	r0, [pc, #176]	; (8004d04 <main+0x218>)
 8004c54:	f004 f9d4 	bl	8009000 <iprintf>
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8004c58:	4640      	mov	r0, r8
 8004c5a:	f7fc fd57 	bl	800170c <BSP_LCD_SetTextColor>
			BSP_LCD_SetFont(&Font20);
 8004c5e:	482a      	ldr	r0, [pc, #168]	; (8004d08 <main+0x21c>)
 8004c60:	f7fc fd68 	bl	8001734 <BSP_LCD_SetFont>
			BSP_LCD_SetBackColor(LCD_COLOR_LIGHTCYAN);
 8004c64:	f46f 00fe 	mvn.w	r0, #8323072	; 0x7f0000
 8004c68:	f7fc fd5a 	bl	8001720 <BSP_LCD_SetBackColor>
			sprintf(_1st_pred_str, "Pred.: %d", _1st_pred.label);
 8004c6c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004c70:	4926      	ldr	r1, [pc, #152]	; (8004d0c <main+0x220>)
 8004c72:	a805      	add	r0, sp, #20
 8004c74:	f004 fb28 	bl	80092c8 <siprintf>
			BSP_LCD_DisplayStringAt(10, 240, (uint8_t*) _1st_pred_str, CENTER_MODE);
 8004c78:	2301      	movs	r3, #1
 8004c7a:	aa05      	add	r2, sp, #20
 8004c7c:	21f0      	movs	r1, #240	; 0xf0
 8004c7e:	200a      	movs	r0, #10
 8004c80:	f7fc ff24 	bl	8001acc <BSP_LCD_DisplayStringAt>
			sprintf(_1st_pred_str, "Truth: %d", y_test[image_idx]);
 8004c84:	4b22      	ldr	r3, [pc, #136]	; (8004d10 <main+0x224>)
 8004c86:	4923      	ldr	r1, [pc, #140]	; (8004d14 <main+0x228>)
 8004c88:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 8004c8c:	a805      	add	r0, sp, #20
 8004c8e:	f004 fb1b 	bl	80092c8 <siprintf>
			BSP_LCD_DisplayStringAt(10, 260, (uint8_t*) _1st_pred_str, CENTER_MODE);
 8004c92:	2301      	movs	r3, #1
 8004c94:	aa05      	add	r2, sp, #20
 8004c96:	f44f 7182 	mov.w	r1, #260	; 0x104
 8004c9a:	200a      	movs	r0, #10
 8004c9c:	f7fc ff16 	bl	8001acc <BSP_LCD_DisplayStringAt>
			sprintf(_1st_pred_str, "Time: %.1f", _1st_pred.prob);
 8004ca0:	9801      	ldr	r0, [sp, #4]
 8004ca2:	f7fb fc61 	bl	8000568 <__aeabi_f2d>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	a805      	add	r0, sp, #20
 8004cac:	491a      	ldr	r1, [pc, #104]	; (8004d18 <main+0x22c>)
 8004cae:	f004 fb0b 	bl	80092c8 <siprintf>
			BSP_LCD_DisplayStringAt(10, 280, (uint8_t*) _1st_pred_str, CENTER_MODE);
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	aa05      	add	r2, sp, #20
 8004cb6:	f44f 718c 	mov.w	r1, #280	; 0x118
 8004cba:	200a      	movs	r0, #10
 8004cbc:	f7fc ff06 	bl	8001acc <BSP_LCD_DisplayStringAt>
			image_idx += 1;
 8004cc0:	3401      	adds	r4, #1
			image_idx %= 20;
 8004cc2:	2314      	movs	r3, #20
 8004cc4:	fbb4 f2f3 	udiv	r2, r4, r3
 8004cc8:	fb03 4412 	mls	r4, r3, r2, r4
 8004ccc:	e74c      	b.n	8004b68 <main+0x7c>
						color = LCD_COLOR_GRAY;
 8004cce:	4658      	mov	r0, fp
 8004cd0:	e76e      	b.n	8004bb0 <main+0xc4>
						color = LCD_COLOR_RED;
 8004cd2:	4640      	mov	r0, r8
 8004cd4:	e76c      	b.n	8004bb0 <main+0xc4>
				} else if (_2nd_pred.prob < out_data[i]) {
 8004cd6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8004cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
					_2nd_pred.label = i;
 8004cde:	bfc2      	ittt	gt
 8004ce0:	b2d1      	uxtbgt	r1, r2
					_2nd_pred.prob = out_data[i];
 8004ce2:	eef0 7a66 	vmovgt.f32	s15, s13
				} else if (_2nd_pred.prob < out_data[i]) {
 8004ce6:	2301      	movgt	r3, #1
 8004ce8:	e795      	b.n	8004c16 <main+0x12a>
 8004cea:	bf00      	nop
 8004cec:	200147cc 	.word	0x200147cc
 8004cf0:	08023afd 	.word	0x08023afd
 8004cf4:	20014c00 	.word	0x20014c00
 8004cf8:	20014c20 	.word	0x20014c20
 8004cfc:	200000d0 	.word	0x200000d0
 8004d00:	08023b1d 	.word	0x08023b1d
 8004d04:	08023b37 	.word	0x08023b37
 8004d08:	2000006c 	.word	0x2000006c
 8004d0c:	08023b52 	.word	0x08023b52
 8004d10:	20000080 	.word	0x20000080
 8004d14:	08023b5c 	.word	0x08023b5c
 8004d18:	08023b66 	.word	0x08023b66
 8004d1c:	ff808080 	.word	0xff808080
 8004d20:	ffff0000 	.word	0xffff0000

08004d24 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004d24:	6802      	ldr	r2, [r0, #0]
 8004d26:	4b03      	ldr	r3, [pc, #12]	; (8004d34 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d101      	bne.n	8004d30 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8004d2c:	f7fd b88c 	b.w	8001e48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40001000 	.word	0x40001000

08004d38 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004d38:	4770      	bx	lr

08004d3a <ai_network_get_error>:
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8004d3a:	f000 baa5 	b.w	8005288 <ai_platform_network_get_error>
	...

08004d40 <ai_network_create>:
}

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8004d40:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8004d42:	2304      	movs	r3, #4
 8004d44:	2200      	movs	r2, #0
 8004d46:	e9cd 3200 	strd	r3, r2, [sp]
 8004d4a:	4a03      	ldr	r2, [pc, #12]	; (8004d58 <ai_network_create+0x18>)
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f000 fb15 	bl	800537c <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8004d52:	b003      	add	sp, #12
 8004d54:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d58:	200140d0 	.word	0x200140d0

08004d5c <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8004d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	4606      	mov	r6, r0
 8004d62:	9101      	str	r1, [sp, #4]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8004d64:	f000 fbe0 	bl	8005528 <ai_platform_network_init>
  if (!net_ctx) return false;
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d068      	beq.n	8004e3e <ai_network_init+0xe2>
  if (ai_platform_get_weights_map(weights_map, 1, params)) {
 8004d6c:	9a01      	ldr	r2, [sp, #4]
  ai_ptr weights_map[1] = AI_C_ARRAY_INIT;
 8004d6e:	2300      	movs	r3, #0
  if (ai_platform_get_weights_map(weights_map, 1, params)) {
 8004d70:	2101      	movs	r1, #1
 8004d72:	a803      	add	r0, sp, #12
  ai_ptr weights_map[1] = AI_C_ARRAY_INIT;
 8004d74:	9303      	str	r3, [sp, #12]
  if (ai_platform_get_weights_map(weights_map, 1, params)) {
 8004d76:	f000 fa1f 	bl	80051b8 <ai_platform_get_weights_map>
 8004d7a:	9a01      	ldr	r2, [sp, #4]
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	2800      	cmp	r0, #0
 8004d80:	d039      	beq.n	8004df6 <ai_network_init+0x9a>
    conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8004d82:	4b30      	ldr	r3, [pc, #192]	; (8004e44 <ai_network_init+0xe8>)
    conv2d_weights_array.data = AI_PTR(weights_map[0] + 0);
 8004d84:	9d03      	ldr	r5, [sp, #12]
    conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8004d86:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004d88:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004d8c:	6499      	str	r1, [r3, #72]	; 0x48
    conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8004d8e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004d90:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004d94:	6599      	str	r1, [r3, #88]	; 0x58
    conv2d_bias_array.data = AI_PTR(weights_map[0] + 1152);
 8004d96:	f505 6190 	add.w	r1, r5, #1152	; 0x480
    conv2d_bias_array.data_start = AI_PTR(weights_map[0] + 1152);
 8004d9a:	e9c3 1118 	strd	r1, r1, [r3, #96]	; 0x60
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8004d9e:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004da0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004da4:	6699      	str	r1, [r3, #104]	; 0x68
    conv2d_1_weights_array.data = AI_PTR(weights_map[0] + 1280);
 8004da6:	f505 61a0 	add.w	r1, r5, #1280	; 0x500
    conv2d_1_weights_array.data_start = AI_PTR(weights_map[0] + 1280);
 8004daa:	e9c3 111c 	strd	r1, r1, [r3, #112]	; 0x70
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8004dae:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8004db0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004db4:	6799      	str	r1, [r3, #120]	; 0x78
    conv2d_1_bias_array.data = AI_PTR(weights_map[0] + 75008);
 8004db6:	f505 3192 	add.w	r1, r5, #74752	; 0x12400
 8004dba:	f501 7180 	add.w	r1, r1, #256	; 0x100
    conv2d_1_bias_array.data_start = AI_PTR(weights_map[0] + 75008);
 8004dbe:	e9c3 1120 	strd	r1, r1, [r3, #128]	; 0x80
    dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8004dc2:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004dc6:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004dca:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
    dense_weights_array.data = AI_PTR(weights_map[0] + 75328);
 8004dce:	f505 3193 	add.w	r1, r5, #75264	; 0x12600
 8004dd2:	f101 0040 	add.w	r0, r1, #64	; 0x40
    conv2d_weights_array.data_start = AI_PTR(weights_map[0] + 0);
 8004dd6:	e9c3 5514 	strd	r5, r5, [r3, #80]	; 0x50
    dense_bias_array.data = AI_PTR(weights_map[0] + 77632);
 8004dda:	f505 3597 	add.w	r5, r5, #77312	; 0x12e00
    dense_weights_array.data_start = AI_PTR(weights_map[0] + 75264);
 8004dde:	e9c3 0124 	strd	r0, r1, [r3, #144]	; 0x90
    dense_bias_array.data = AI_PTR(weights_map[0] + 77632);
 8004de2:	f505 75a0 	add.w	r5, r5, #320	; 0x140
    dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8004de6:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    dense_bias_array.data_start = AI_PTR(weights_map[0] + 77632);
 8004dea:	e9c3 5528 	strd	r5, r5, [r3, #160]	; 0xa0
    dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8004dee:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8004df2:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  ai_ptr activations_map[1] = AI_C_ARRAY_INIT;
 8004df6:	2500      	movs	r5, #0
  if (ai_platform_get_activations_map(activations_map, 1, params)) {
 8004df8:	2101      	movs	r1, #1
 8004dfa:	a803      	add	r0, sp, #12
  ai_ptr activations_map[1] = AI_C_ARRAY_INIT;
 8004dfc:	9503      	str	r5, [sp, #12]
  if (ai_platform_get_activations_map(activations_map, 1, params)) {
 8004dfe:	f000 fa0f 	bl	8005220 <ai_platform_get_activations_map>
 8004e02:	4607      	mov	r7, r0
 8004e04:	b1a8      	cbz	r0, 8004e32 <ai_network_init+0xd6>
    conv2d_output_array.data = AI_PTR(activations_map[0] + 1792);
 8004e06:	9a03      	ldr	r2, [sp, #12]
    input_0_output_array.data = AI_PTR(NULL);
 8004e08:	4b0e      	ldr	r3, [pc, #56]	; (8004e44 <ai_network_init+0xe8>)
    conv2d_output_array.data = AI_PTR(activations_map[0] + 1792);
 8004e0a:	f502 61e0 	add.w	r1, r2, #1792	; 0x700
    conv2d_output_array.data_start = AI_PTR(activations_map[0] + 1792);
 8004e0e:	e9c3 1130 	strd	r1, r1, [r3, #192]	; 0xc0
    conv2d_1_output_array.data_start = AI_PTR(activations_map[0] + 0);
 8004e12:	e9c3 2234 	strd	r2, r2, [r3, #208]	; 0xd0
    dense_output_array.data = AI_PTR(activations_map[0] + 9216);
 8004e16:	f502 5110 	add.w	r1, r2, #9216	; 0x2400
    conv2d_scratch0_array.data = AI_PTR(activations_map[0] + 30592);
 8004e1a:	f502 42ef 	add.w	r2, r2, #30592	; 0x7780
    input_0_output_array.data_start = AI_PTR(NULL);
 8004e1e:	e9c3 552c 	strd	r5, r5, [r3, #176]	; 0xb0
    dense_output_array.data_start = AI_PTR(activations_map[0] + 9216);
 8004e22:	e9c3 1138 	strd	r1, r1, [r3, #224]	; 0xe0
    dense_nl_output_array.data_start = AI_PTR(NULL);
 8004e26:	e9c3 553c 	strd	r5, r5, [r3, #240]	; 0xf0
    conv2d_scratch0_array.data_start = AI_PTR(activations_map[0] + 30592);
 8004e2a:	e9c3 2240 	strd	r2, r2, [r3, #256]	; 0x100
    conv2d_1_scratch0_array.data_start = AI_PTR(activations_map[0] + 30592);
 8004e2e:	e9c3 2244 	strd	r2, r2, [r3, #272]	; 0x110

  ai_bool ok = true;
  ok &= network_configure_weights(net_ctx, params);
  ok &= network_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 8004e32:	4630      	mov	r0, r6
 8004e34:	f000 fc8a 	bl	800574c <ai_platform_network_post_init>
 8004e38:	4038      	ands	r0, r7
 8004e3a:	4020      	ands	r0, r4
 8004e3c:	b2c0      	uxtb	r0, r0

  return ok;
}
 8004e3e:	b005      	add	sp, #20
 8004e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e42:	bf00      	nop
 8004e44:	200140d0 	.word	0x200140d0

08004e48 <ai_network_run>:

AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 8004e48:	f000 bd14 	b.w	8005874 <ai_platform_network_process>

08004e4c <ai_network_data_weights_get>:
    AI_PTR(AI_MAGIC_MARKER)
  };

  return AI_HANDLE_PTR(s_network_weights_map);

}
 8004e4c:	4800      	ldr	r0, [pc, #0]	; (8004e50 <ai_network_data_weights_get+0x4>)
 8004e4e:	4770      	bx	lr
 8004e50:	08010a80 	.word	0x08010a80

08004e54 <MX_SPI5_Init>:
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8004e54:	480e      	ldr	r0, [pc, #56]	; (8004e90 <MX_SPI5_Init+0x3c>)
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8004e56:	4a0f      	ldr	r2, [pc, #60]	; (8004e94 <MX_SPI5_Init+0x40>)
{
 8004e58:	b508      	push	{r3, lr}
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8004e5a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004e5e:	e9c0 2300 	strd	r2, r3, [r0]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8004e62:	2300      	movs	r3, #0
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8004e64:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8004e68:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004e6c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e70:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e74:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e78:	6283      	str	r3, [r0, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8004e7a:	230a      	movs	r3, #10
 8004e7c:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8004e7e:	f7fe fb31 	bl	80034e4 <HAL_SPI_Init>
 8004e82:	b118      	cbz	r0, 8004e8c <MX_SPI5_Init+0x38>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8004e84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004e88:	f7ff bf56 	b.w	8004d38 <Error_Handler>
}
 8004e8c:	bd08      	pop	{r3, pc}
 8004e8e:	bf00      	nop
 8004e90:	2001f480 	.word	0x2001f480
 8004e94:	40015000 	.word	0x40015000

08004e98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004e98:	b510      	push	{r4, lr}
 8004e9a:	4604      	mov	r4, r0
 8004e9c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e9e:	2214      	movs	r2, #20
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	a803      	add	r0, sp, #12
 8004ea4:	f003 f980 	bl	80081a8 <memset>
  if(spiHandle->Instance==SPI5)
 8004ea8:	6822      	ldr	r2, [r4, #0]
 8004eaa:	4b14      	ldr	r3, [pc, #80]	; (8004efc <HAL_SPI_MspInit+0x64>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d123      	bne.n	8004ef8 <HAL_SPI_MspInit+0x60>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004eb0:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	9201      	str	r2, [sp, #4]
 8004eb8:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004eba:	4811      	ldr	r0, [pc, #68]	; (8004f00 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004ebc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004ec0:	6459      	str	r1, [r3, #68]	; 0x44
 8004ec2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004ec4:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 8004ec8:	9101      	str	r1, [sp, #4]
 8004eca:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ecc:	9202      	str	r2, [sp, #8]
 8004ece:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ed0:	f041 0120 	orr.w	r1, r1, #32
 8004ed4:	6319      	str	r1, [r3, #48]	; 0x30
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	f003 0320 	and.w	r3, r3, #32
 8004edc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ede:	f44f 7160 	mov.w	r1, #896	; 0x380
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ee2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8004eea:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004eec:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eee:	e9cd 2205 	strd	r2, r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8004ef2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004ef4:	f7fd fa3e 	bl	8002374 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8004ef8:	b008      	add	sp, #32
 8004efa:	bd10      	pop	{r4, pc}
 8004efc:	40015000 	.word	0x40015000
 8004f00:	40021400 	.word	0x40021400

08004f04 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{

  if(spiHandle->Instance==SPI5)
 8004f04:	6802      	ldr	r2, [r0, #0]
 8004f06:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <HAL_SPI_MspDeInit+0x20>)
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d109      	bne.n	8004f20 <HAL_SPI_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8004f0c:	4a06      	ldr	r2, [pc, #24]	; (8004f28 <HAL_SPI_MspDeInit+0x24>)
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8004f0e:	4807      	ldr	r0, [pc, #28]	; (8004f2c <HAL_SPI_MspDeInit+0x28>)
    __HAL_RCC_SPI5_CLK_DISABLE();
 8004f10:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004f12:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004f16:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8004f18:	f44f 7160 	mov.w	r1, #896	; 0x380
 8004f1c:	f7fd bb10 	b.w	8002540 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40015000 	.word	0x40015000
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	40021400 	.word	0x40021400

08004f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f30:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f32:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <HAL_MspInit+0x34>)
 8004f34:	2100      	movs	r1, #0
 8004f36:	9100      	str	r1, [sp, #0]
 8004f38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f3e:	645a      	str	r2, [r3, #68]	; 0x44
 8004f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f42:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004f46:	9200      	str	r2, [sp, #0]
 8004f48:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f4a:	9101      	str	r1, [sp, #4]
 8004f4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f4e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004f52:	641a      	str	r2, [r3, #64]	; 0x40
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	9301      	str	r3, [sp, #4]
 8004f5c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f5e:	b002      	add	sp, #8
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	40023800 	.word	0x40023800

08004f68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f68:	b530      	push	{r4, r5, lr}
 8004f6a:	4601      	mov	r1, r0
 8004f6c:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2036      	movs	r0, #54	; 0x36
 8004f72:	f7fc ffa1 	bl	8001eb8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004f76:	2036      	movs	r0, #54	; 0x36
 8004f78:	f7fc ffd0 	bl	8001f1c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004f7c:	2500      	movs	r5, #0
 8004f7e:	4b15      	ldr	r3, [pc, #84]	; (8004fd4 <HAL_InitTick+0x6c>)
 8004f80:	9502      	str	r5, [sp, #8]
 8004f82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004f84:	4c14      	ldr	r4, [pc, #80]	; (8004fd8 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004f86:	f042 0210 	orr.w	r2, r2, #16
 8004f8a:	641a      	str	r2, [r3, #64]	; 0x40
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	f003 0310 	and.w	r3, r3, #16
 8004f92:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f94:	a901      	add	r1, sp, #4
 8004f96:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004f98:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f9a:	f7fe f867 	bl	800306c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004f9e:	f7fe f845 	bl	800302c <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 8004fa2:	4b0e      	ldr	r3, [pc, #56]	; (8004fdc <HAL_InitTick+0x74>)
 8004fa4:	6023      	str	r3, [r4, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004fa6:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004faa:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004fac:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004fae:	4b0c      	ldr	r3, [pc, #48]	; (8004fe0 <HAL_InitTick+0x78>)
 8004fb0:	fbb0 f0f3 	udiv	r0, r0, r3
 8004fb4:	3801      	subs	r0, #1
  htim6.Init.Prescaler = uwPrescalerValue;
 8004fb6:	6060      	str	r0, [r4, #4]
  htim6.Init.ClockDivision = 0;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004fb8:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 8004fba:	6125      	str	r5, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fbc:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004fbe:	f7fe fe85 	bl	8003ccc <HAL_TIM_Base_Init>
 8004fc2:	b920      	cbnz	r0, 8004fce <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004fc4:	4620      	mov	r0, r4
 8004fc6:	f7fe fd3b 	bl	8003a40 <HAL_TIM_Base_Start_IT>
  }

  /* Return function status */
  return HAL_ERROR;
}
 8004fca:	b009      	add	sp, #36	; 0x24
 8004fcc:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8004fce:	2001      	movs	r0, #1
 8004fd0:	e7fb      	b.n	8004fca <HAL_InitTick+0x62>
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	2001f4d8 	.word	0x2001f4d8
 8004fdc:	40001000 	.word	0x40001000
 8004fe0:	000f4240 	.word	0x000f4240

08004fe4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004fe4:	4770      	bx	lr

08004fe6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fe6:	e7fe      	b.n	8004fe6 <HardFault_Handler>

08004fe8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fe8:	e7fe      	b.n	8004fe8 <MemManage_Handler>

08004fea <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fea:	e7fe      	b.n	8004fea <BusFault_Handler>

08004fec <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fec:	e7fe      	b.n	8004fec <UsageFault_Handler>

08004fee <SVC_Handler>:
 8004fee:	4770      	bx	lr

08004ff0 <DebugMon_Handler>:
 8004ff0:	4770      	bx	lr

08004ff2 <PendSV_Handler>:
 8004ff2:	4770      	bx	lr

08004ff4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ff4:	4801      	ldr	r0, [pc, #4]	; (8004ffc <TIM6_DAC_IRQHandler+0x8>)
 8004ff6:	f7fe bd61 	b.w	8003abc <HAL_TIM_IRQHandler>
 8004ffa:	bf00      	nop
 8004ffc:	2001f4d8 	.word	0x2001f4d8

08005000 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005000:	4b05      	ldr	r3, [pc, #20]	; (8005018 <SystemInit+0x18>)
 8005002:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005006:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800500a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800500e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005012:	609a      	str	r2, [r3, #8]
#endif
}
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800501c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800501e:	2210      	movs	r2, #16
 8005020:	2100      	movs	r1, #0
 8005022:	a802      	add	r0, sp, #8
 8005024:	f003 f8c0 	bl	80081a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005028:	4814      	ldr	r0, [pc, #80]	; (800507c <MX_TIM1_Init+0x60>)
 800502a:	4a15      	ldr	r2, [pc, #84]	; (8005080 <MX_TIM1_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800502c:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 0;
 800502e:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 8005032:	f64f 72ff 	movw	r2, #65535	; 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005036:	e9cd 3300 	strd	r3, r3, [sp]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800503a:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800503e:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005042:	6083      	str	r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005044:	f7fe fe42 	bl	8003ccc <HAL_TIM_Base_Init>
 8005048:	b108      	cbz	r0, 800504e <MX_TIM1_Init+0x32>
  {
    Error_Handler();
 800504a:	f7ff fe75 	bl	8004d38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800504e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005052:	480a      	ldr	r0, [pc, #40]	; (800507c <MX_TIM1_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005054:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005056:	a902      	add	r1, sp, #8
 8005058:	f7fe fe6e 	bl	8003d38 <HAL_TIM_ConfigClockSource>
 800505c:	b108      	cbz	r0, 8005062 <MX_TIM1_Init+0x46>
  {
    Error_Handler();
 800505e:	f7ff fe6b 	bl	8004d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005062:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005064:	4805      	ldr	r0, [pc, #20]	; (800507c <MX_TIM1_Init+0x60>)
 8005066:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005068:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800506c:	f7fe ff00 	bl	8003e70 <HAL_TIMEx_MasterConfigSynchronization>
 8005070:	b108      	cbz	r0, 8005076 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8005072:	f7ff fe61 	bl	8004d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005076:	b007      	add	sp, #28
 8005078:	f85d fb04 	ldr.w	pc, [sp], #4
 800507c:	2001f520 	.word	0x2001f520
 8005080:	40010000 	.word	0x40010000

08005084 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8005084:	6802      	ldr	r2, [r0, #0]
 8005086:	4b09      	ldr	r3, [pc, #36]	; (80050ac <HAL_TIM_Base_MspInit+0x28>)
 8005088:	429a      	cmp	r2, r3
{
 800508a:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 800508c:	d10b      	bne.n	80050a6 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	9301      	str	r3, [sp, #4]
 8005092:	4b07      	ldr	r3, [pc, #28]	; (80050b0 <HAL_TIM_Base_MspInit+0x2c>)
 8005094:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005096:	f042 0201 	orr.w	r2, r2, #1
 800509a:	645a      	str	r2, [r3, #68]	; 0x44
 800509c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	9301      	str	r3, [sp, #4]
 80050a4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80050a6:	b002      	add	sp, #8
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40023800 	.word	0x40023800

080050b4 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80050b4:	480b      	ldr	r0, [pc, #44]	; (80050e4 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80050b6:	4a0c      	ldr	r2, [pc, #48]	; (80050e8 <MX_USART1_UART_Init+0x34>)
{
 80050b8:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 80050ba:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80050be:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80050c2:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80050c4:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80050c6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050ca:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80050ce:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80050d0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80050d2:	f7fe ff6b 	bl	8003fac <HAL_UART_Init>
 80050d6:	b118      	cbz	r0, 80050e0 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80050d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80050dc:	f7ff be2c 	b.w	8004d38 <Error_Handler>
}
 80050e0:	bd08      	pop	{r3, pc}
 80050e2:	bf00      	nop
 80050e4:	2001f568 	.word	0x2001f568
 80050e8:	40011000 	.word	0x40011000

080050ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80050ec:	b510      	push	{r4, lr}
 80050ee:	4604      	mov	r4, r0
 80050f0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050f2:	2214      	movs	r2, #20
 80050f4:	2100      	movs	r1, #0
 80050f6:	a803      	add	r0, sp, #12
 80050f8:	f003 f856 	bl	80081a8 <memset>
  if(uartHandle->Instance==USART1)
 80050fc:	6822      	ldr	r2, [r4, #0]
 80050fe:	4b15      	ldr	r3, [pc, #84]	; (8005154 <HAL_UART_MspInit+0x68>)
 8005100:	429a      	cmp	r2, r3
 8005102:	d124      	bne.n	800514e <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005104:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8005108:	2200      	movs	r2, #0
 800510a:	9201      	str	r2, [sp, #4]
 800510c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800510e:	f041 0110 	orr.w	r1, r1, #16
 8005112:	6459      	str	r1, [r3, #68]	; 0x44
 8005114:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005116:	f001 0110 	and.w	r1, r1, #16
 800511a:	9101      	str	r1, [sp, #4]
 800511c:	9901      	ldr	r1, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800511e:	9202      	str	r2, [sp, #8]
 8005120:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005122:	f041 0101 	orr.w	r1, r1, #1
 8005126:	6319      	str	r1, [r3, #48]	; 0x30
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800512a:	9205      	str	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005132:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005136:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005138:	2302      	movs	r3, #2
 800513a:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800513e:	2003      	movs	r0, #3
 8005140:	2307      	movs	r3, #7
 8005142:	e9cd 0306 	strd	r0, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005146:	a903      	add	r1, sp, #12
 8005148:	4803      	ldr	r0, [pc, #12]	; (8005158 <HAL_UART_MspInit+0x6c>)
 800514a:	f7fd f913 	bl	8002374 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800514e:	b008      	add	sp, #32
 8005150:	bd10      	pop	{r4, pc}
 8005152:	bf00      	nop
 8005154:	40011000 	.word	0x40011000
 8005158:	40020000 	.word	0x40020000

0800515c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800515c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005194 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005160:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005162:	e003      	b.n	800516c <LoopCopyDataInit>

08005164 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005164:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005166:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005168:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800516a:	3104      	adds	r1, #4

0800516c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800516c:	480b      	ldr	r0, [pc, #44]	; (800519c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800516e:	4b0c      	ldr	r3, [pc, #48]	; (80051a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005170:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005172:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005174:	d3f6      	bcc.n	8005164 <CopyDataInit>
  ldr  r2, =_sbss
 8005176:	4a0b      	ldr	r2, [pc, #44]	; (80051a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005178:	e002      	b.n	8005180 <LoopFillZerobss>

0800517a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800517a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800517c:	f842 3b04 	str.w	r3, [r2], #4

08005180 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005180:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005182:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005184:	d3f9      	bcc.n	800517a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005186:	f7ff ff3b 	bl	8005000 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800518a:	f002 ffd3 	bl	8008134 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800518e:	f7ff fcad 	bl	8004aec <main>
  bx  lr    
 8005192:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005194:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005198:	0802409c 	.word	0x0802409c
  ldr  r0, =_sdata
 800519c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80051a0:	200149a0 	.word	0x200149a0
  ldr  r2, =_sbss
 80051a4:	200149a0 	.word	0x200149a0
  ldr  r3, = _ebss
 80051a8:	2001f5bc 	.word	0x2001f5bc

080051ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051ac:	e7fe      	b.n	80051ac <ADC_IRQHandler>
	...

080051b0 <_ai_platform_acquire_crc>:
 80051b0:	2001      	movs	r0, #1
 80051b2:	4770      	bx	lr

080051b4 <_ai_platform_release_crc>:
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop

080051b8 <ai_platform_get_weights_map>:
 80051b8:	b132      	cbz	r2, 80051c8 <ai_platform_get_weights_map+0x10>
 80051ba:	6912      	ldr	r2, [r2, #16]
 80051bc:	b122      	cbz	r2, 80051c8 <ai_platform_get_weights_map+0x10>
 80051be:	b110      	cbz	r0, 80051c6 <ai_platform_get_weights_map+0xe>
 80051c0:	b921      	cbnz	r1, 80051cc <ai_platform_get_weights_map+0x14>
 80051c2:	4608      	mov	r0, r1
 80051c4:	4770      	bx	lr
 80051c6:	4770      	bx	lr
 80051c8:	4610      	mov	r0, r2
 80051ca:	4770      	bx	lr
 80051cc:	b470      	push	{r4, r5, r6}
 80051ce:	4b13      	ldr	r3, [pc, #76]	; (800521c <ai_platform_get_weights_map+0x64>)
 80051d0:	6815      	ldr	r5, [r2, #0]
 80051d2:	429d      	cmp	r5, r3
 80051d4:	d007      	beq.n	80051e6 <ai_platform_get_weights_map+0x2e>
 80051d6:	6002      	str	r2, [r0, #0]
 80051d8:	f1a1 0001 	sub.w	r0, r1, #1
 80051dc:	fab0 f080 	clz	r0, r0
 80051e0:	0940      	lsrs	r0, r0, #5
 80051e2:	bc70      	pop	{r4, r5, r6}
 80051e4:	4770      	bx	lr
 80051e6:	6854      	ldr	r4, [r2, #4]
 80051e8:	42ac      	cmp	r4, r5
 80051ea:	f102 0204 	add.w	r2, r2, #4
 80051ee:	d011      	beq.n	8005214 <ai_platform_get_weights_map+0x5c>
 80051f0:	1f03      	subs	r3, r0, #4
 80051f2:	4616      	mov	r6, r2
 80051f4:	2000      	movs	r0, #0
 80051f6:	e003      	b.n	8005200 <ai_platform_get_weights_map+0x48>
 80051f8:	f856 4f04 	ldr.w	r4, [r6, #4]!
 80051fc:	42ac      	cmp	r4, r5
 80051fe:	d009      	beq.n	8005214 <ai_platform_get_weights_map+0x5c>
 8005200:	3001      	adds	r0, #1
 8005202:	4281      	cmp	r1, r0
 8005204:	f843 4f04 	str.w	r4, [r3, #4]!
 8005208:	d1f6      	bne.n	80051f8 <ai_platform_get_weights_map+0x40>
 800520a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800520e:	4b03      	ldr	r3, [pc, #12]	; (800521c <ai_platform_get_weights_map+0x64>)
 8005210:	429a      	cmp	r2, r3
 8005212:	d001      	beq.n	8005218 <ai_platform_get_weights_map+0x60>
 8005214:	2000      	movs	r0, #0
 8005216:	e7e4      	b.n	80051e2 <ai_platform_get_weights_map+0x2a>
 8005218:	2001      	movs	r0, #1
 800521a:	e7e2      	b.n	80051e2 <ai_platform_get_weights_map+0x2a>
 800521c:	a1facade 	.word	0xa1facade

08005220 <ai_platform_get_activations_map>:
 8005220:	b132      	cbz	r2, 8005230 <ai_platform_get_activations_map+0x10>
 8005222:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005224:	b122      	cbz	r2, 8005230 <ai_platform_get_activations_map+0x10>
 8005226:	b110      	cbz	r0, 800522e <ai_platform_get_activations_map+0xe>
 8005228:	b921      	cbnz	r1, 8005234 <ai_platform_get_activations_map+0x14>
 800522a:	4608      	mov	r0, r1
 800522c:	4770      	bx	lr
 800522e:	4770      	bx	lr
 8005230:	4610      	mov	r0, r2
 8005232:	4770      	bx	lr
 8005234:	b470      	push	{r4, r5, r6}
 8005236:	4b13      	ldr	r3, [pc, #76]	; (8005284 <ai_platform_get_activations_map+0x64>)
 8005238:	6815      	ldr	r5, [r2, #0]
 800523a:	429d      	cmp	r5, r3
 800523c:	d007      	beq.n	800524e <ai_platform_get_activations_map+0x2e>
 800523e:	6002      	str	r2, [r0, #0]
 8005240:	f1a1 0001 	sub.w	r0, r1, #1
 8005244:	fab0 f080 	clz	r0, r0
 8005248:	0940      	lsrs	r0, r0, #5
 800524a:	bc70      	pop	{r4, r5, r6}
 800524c:	4770      	bx	lr
 800524e:	6854      	ldr	r4, [r2, #4]
 8005250:	42ac      	cmp	r4, r5
 8005252:	f102 0204 	add.w	r2, r2, #4
 8005256:	d011      	beq.n	800527c <ai_platform_get_activations_map+0x5c>
 8005258:	1f03      	subs	r3, r0, #4
 800525a:	4616      	mov	r6, r2
 800525c:	2000      	movs	r0, #0
 800525e:	e003      	b.n	8005268 <ai_platform_get_activations_map+0x48>
 8005260:	f856 4f04 	ldr.w	r4, [r6, #4]!
 8005264:	42ac      	cmp	r4, r5
 8005266:	d009      	beq.n	800527c <ai_platform_get_activations_map+0x5c>
 8005268:	3001      	adds	r0, #1
 800526a:	4281      	cmp	r1, r0
 800526c:	f843 4f04 	str.w	r4, [r3, #4]!
 8005270:	d1f6      	bne.n	8005260 <ai_platform_get_activations_map+0x40>
 8005272:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8005276:	4b03      	ldr	r3, [pc, #12]	; (8005284 <ai_platform_get_activations_map+0x64>)
 8005278:	429a      	cmp	r2, r3
 800527a:	d001      	beq.n	8005280 <ai_platform_get_activations_map+0x60>
 800527c:	2000      	movs	r0, #0
 800527e:	e7e4      	b.n	800524a <ai_platform_get_activations_map+0x2a>
 8005280:	2001      	movs	r0, #1
 8005282:	e7e2      	b.n	800524a <ai_platform_get_activations_map+0x2a>
 8005284:	a1facade 	.word	0xa1facade

08005288 <ai_platform_network_get_error>:
 8005288:	b510      	push	{r4, lr}
 800528a:	b120      	cbz	r0, 8005296 <ai_platform_network_get_error+0xe>
 800528c:	4b32      	ldr	r3, [pc, #200]	; (8005358 <ai_platform_network_get_error+0xd0>)
 800528e:	6802      	ldr	r2, [r0, #0]
 8005290:	429a      	cmp	r2, r3
 8005292:	4604      	mov	r4, r0
 8005294:	d02e      	beq.n	80052f4 <ai_platform_network_get_error+0x6c>
 8005296:	4a31      	ldr	r2, [pc, #196]	; (800535c <ai_platform_network_get_error+0xd4>)
 8005298:	6813      	ldr	r3, [r2, #0]
 800529a:	f023 0301 	bic.w	r3, r3, #1
 800529e:	6013      	str	r3, [r2, #0]
 80052a0:	f7ff ff86 	bl	80051b0 <_ai_platform_acquire_crc>
 80052a4:	4b2e      	ldr	r3, [pc, #184]	; (8005360 <ai_platform_network_get_error+0xd8>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80052ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052b0:	d00d      	beq.n	80052ce <ai_platform_network_get_error+0x46>
 80052b2:	4b2c      	ldr	r3, [pc, #176]	; (8005364 <ai_platform_network_get_error+0xdc>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	601a      	str	r2, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	2a00      	cmp	r2, #0
 80052bc:	d1fc      	bne.n	80052b8 <ai_platform_network_get_error+0x30>
 80052be:	4b2a      	ldr	r3, [pc, #168]	; (8005368 <ai_platform_network_get_error+0xe0>)
 80052c0:	4a2a      	ldr	r2, [pc, #168]	; (800536c <ai_platform_network_get_error+0xe4>)
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	4b2a      	ldr	r3, [pc, #168]	; (8005370 <ai_platform_network_get_error+0xe8>)
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d00d      	beq.n	80052e8 <ai_platform_network_get_error+0x60>
 80052cc:	e7fe      	b.n	80052cc <ai_platform_network_get_error+0x44>
 80052ce:	4b29      	ldr	r3, [pc, #164]	; (8005374 <ai_platform_network_get_error+0xec>)
 80052d0:	2201      	movs	r2, #1
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	2a00      	cmp	r2, #0
 80052d8:	d1fc      	bne.n	80052d4 <ai_platform_network_get_error+0x4c>
 80052da:	4b27      	ldr	r3, [pc, #156]	; (8005378 <ai_platform_network_get_error+0xf0>)
 80052dc:	4a23      	ldr	r2, [pc, #140]	; (800536c <ai_platform_network_get_error+0xe4>)
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	4b23      	ldr	r3, [pc, #140]	; (8005370 <ai_platform_network_get_error+0xe8>)
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d104      	bne.n	80052f2 <ai_platform_network_get_error+0x6a>
 80052e8:	f7ff ff64 	bl	80051b4 <_ai_platform_release_crc>
 80052ec:	f241 0010 	movw	r0, #4112	; 0x1010
 80052f0:	bd10      	pop	{r4, pc}
 80052f2:	e7fe      	b.n	80052f2 <ai_platform_network_get_error+0x6a>
 80052f4:	4a19      	ldr	r2, [pc, #100]	; (800535c <ai_platform_network_get_error+0xd4>)
 80052f6:	6813      	ldr	r3, [r2, #0]
 80052f8:	f023 0301 	bic.w	r3, r3, #1
 80052fc:	6013      	str	r3, [r2, #0]
 80052fe:	f7ff ff57 	bl	80051b0 <_ai_platform_acquire_crc>
 8005302:	4b17      	ldr	r3, [pc, #92]	; (8005360 <ai_platform_network_get_error+0xd8>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800530a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800530e:	d00d      	beq.n	800532c <ai_platform_network_get_error+0xa4>
 8005310:	4b14      	ldr	r3, [pc, #80]	; (8005364 <ai_platform_network_get_error+0xdc>)
 8005312:	2201      	movs	r2, #1
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	2a00      	cmp	r2, #0
 800531a:	d1fc      	bne.n	8005316 <ai_platform_network_get_error+0x8e>
 800531c:	4b12      	ldr	r3, [pc, #72]	; (8005368 <ai_platform_network_get_error+0xe0>)
 800531e:	4a13      	ldr	r2, [pc, #76]	; (800536c <ai_platform_network_get_error+0xe4>)
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	4b12      	ldr	r3, [pc, #72]	; (8005370 <ai_platform_network_get_error+0xe8>)
 8005326:	429a      	cmp	r2, r3
 8005328:	d00e      	beq.n	8005348 <ai_platform_network_get_error+0xc0>
 800532a:	e7fe      	b.n	800532a <ai_platform_network_get_error+0xa2>
 800532c:	4b11      	ldr	r3, [pc, #68]	; (8005374 <ai_platform_network_get_error+0xec>)
 800532e:	2201      	movs	r2, #1
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	2a00      	cmp	r2, #0
 8005336:	d1fc      	bne.n	8005332 <ai_platform_network_get_error+0xaa>
 8005338:	4b0f      	ldr	r3, [pc, #60]	; (8005378 <ai_platform_network_get_error+0xf0>)
 800533a:	4a0c      	ldr	r2, [pc, #48]	; (800536c <ai_platform_network_get_error+0xe4>)
 800533c:	601a      	str	r2, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <ai_platform_network_get_error+0xe8>)
 8005342:	429a      	cmp	r2, r3
 8005344:	d000      	beq.n	8005348 <ai_platform_network_get_error+0xc0>
 8005346:	e7fe      	b.n	8005346 <ai_platform_network_get_error+0xbe>
 8005348:	f7ff ff34 	bl	80051b4 <_ai_platform_release_crc>
 800534c:	f104 0010 	add.w	r0, r4, #16
 8005350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005354:	f000 bd0e 	b.w	8005d74 <core_get_error>
 8005358:	a1c00100 	.word	0xa1c00100
 800535c:	e0002000 	.word	0xe0002000
 8005360:	e0042000 	.word	0xe0042000
 8005364:	58024c08 	.word	0x58024c08
 8005368:	58024c00 	.word	0x58024c00
 800536c:	f407a5c2 	.word	0xf407a5c2
 8005370:	b5e8b5cd 	.word	0xb5e8b5cd
 8005374:	40023008 	.word	0x40023008
 8005378:	40023000 	.word	0x40023000

0800537c <ai_platform_network_create>:
 800537c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005380:	b082      	sub	sp, #8
 8005382:	4607      	mov	r7, r0
 8005384:	4616      	mov	r6, r2
 8005386:	461d      	mov	r5, r3
 8005388:	f89d 4020 	ldrb.w	r4, [sp, #32]
 800538c:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
 8005390:	f7ff ff0e 	bl	80051b0 <_ai_platform_acquire_crc>
 8005394:	b178      	cbz	r0, 80053b6 <ai_platform_network_create+0x3a>
 8005396:	4b5a      	ldr	r3, [pc, #360]	; (8005500 <ai_platform_network_create+0x184>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800539e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a2:	4602      	mov	r2, r0
 80053a4:	d00c      	beq.n	80053c0 <ai_platform_network_create+0x44>
 80053a6:	4b57      	ldr	r3, [pc, #348]	; (8005504 <ai_platform_network_create+0x188>)
 80053a8:	2118      	movs	r1, #24
 80053aa:	6019      	str	r1, [r3, #0]
 80053ac:	6819      	ldr	r1, [r3, #0]
 80053ae:	2918      	cmp	r1, #24
 80053b0:	d034      	beq.n	800541c <ai_platform_network_create+0xa0>
 80053b2:	f7ff feff 	bl	80051b4 <_ai_platform_release_crc>
 80053b6:	f241 0033 	movw	r0, #4147	; 0x1033
 80053ba:	b002      	add	sp, #8
 80053bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053c0:	4b51      	ldr	r3, [pc, #324]	; (8005508 <ai_platform_network_create+0x18c>)
 80053c2:	2101      	movs	r1, #1
 80053c4:	6019      	str	r1, [r3, #0]
 80053c6:	2114      	movs	r1, #20
 80053c8:	e001      	b.n	80053ce <ai_platform_network_create+0x52>
 80053ca:	3901      	subs	r1, #1
 80053cc:	d002      	beq.n	80053d4 <ai_platform_network_create+0x58>
 80053ce:	6818      	ldr	r0, [r3, #0]
 80053d0:	2800      	cmp	r0, #0
 80053d2:	d1fa      	bne.n	80053ca <ai_platform_network_create+0x4e>
 80053d4:	4b4c      	ldr	r3, [pc, #304]	; (8005508 <ai_platform_network_create+0x18c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	b9f3      	cbnz	r3, 8005418 <ai_platform_network_create+0x9c>
 80053da:	4610      	mov	r0, r2
 80053dc:	f7ff feea 	bl	80051b4 <_ai_platform_release_crc>
 80053e0:	4a4a      	ldr	r2, [pc, #296]	; (800550c <ai_platform_network_create+0x190>)
 80053e2:	6813      	ldr	r3, [r2, #0]
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	6013      	str	r3, [r2, #0]
 80053ea:	f7ff fee1 	bl	80051b0 <_ai_platform_acquire_crc>
 80053ee:	4b44      	ldr	r3, [pc, #272]	; (8005500 <ai_platform_network_create+0x184>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053fa:	d015      	beq.n	8005428 <ai_platform_network_create+0xac>
 80053fc:	4b41      	ldr	r3, [pc, #260]	; (8005504 <ai_platform_network_create+0x188>)
 80053fe:	2201      	movs	r2, #1
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	2a00      	cmp	r2, #0
 8005406:	d1fc      	bne.n	8005402 <ai_platform_network_create+0x86>
 8005408:	4b41      	ldr	r3, [pc, #260]	; (8005510 <ai_platform_network_create+0x194>)
 800540a:	4a42      	ldr	r2, [pc, #264]	; (8005514 <ai_platform_network_create+0x198>)
 800540c:	601a      	str	r2, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	4b41      	ldr	r3, [pc, #260]	; (8005518 <ai_platform_network_create+0x19c>)
 8005412:	429a      	cmp	r2, r3
 8005414:	d016      	beq.n	8005444 <ai_platform_network_create+0xc8>
 8005416:	e7fe      	b.n	8005416 <ai_platform_network_create+0x9a>
 8005418:	4610      	mov	r0, r2
 800541a:	e7ca      	b.n	80053b2 <ai_platform_network_create+0x36>
 800541c:	2101      	movs	r1, #1
 800541e:	6019      	str	r1, [r3, #0]
 8005420:	6819      	ldr	r1, [r3, #0]
 8005422:	2900      	cmp	r1, #0
 8005424:	d1fc      	bne.n	8005420 <ai_platform_network_create+0xa4>
 8005426:	e7d8      	b.n	80053da <ai_platform_network_create+0x5e>
 8005428:	4b37      	ldr	r3, [pc, #220]	; (8005508 <ai_platform_network_create+0x18c>)
 800542a:	2201      	movs	r2, #1
 800542c:	601a      	str	r2, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	2a00      	cmp	r2, #0
 8005432:	d1fc      	bne.n	800542e <ai_platform_network_create+0xb2>
 8005434:	4b39      	ldr	r3, [pc, #228]	; (800551c <ai_platform_network_create+0x1a0>)
 8005436:	4a37      	ldr	r2, [pc, #220]	; (8005514 <ai_platform_network_create+0x198>)
 8005438:	601a      	str	r2, [r3, #0]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	4b36      	ldr	r3, [pc, #216]	; (8005518 <ai_platform_network_create+0x19c>)
 800543e:	429a      	cmp	r2, r3
 8005440:	d000      	beq.n	8005444 <ai_platform_network_create+0xc8>
 8005442:	e7fe      	b.n	8005442 <ai_platform_network_create+0xc6>
 8005444:	f7ff feb6 	bl	80051b4 <_ai_platform_release_crc>
 8005448:	b1af      	cbz	r7, 8005476 <ai_platform_network_create+0xfa>
 800544a:	4b35      	ldr	r3, [pc, #212]	; (8005520 <ai_platform_network_create+0x1a4>)
 800544c:	6033      	str	r3, [r6, #0]
 800544e:	603e      	str	r6, [r7, #0]
 8005450:	f000 fc8e 	bl	8005d70 <core_init>
 8005454:	b990      	cbnz	r0, 800547c <ai_platform_network_create+0x100>
 8005456:	062d      	lsls	r5, r5, #24
 8005458:	0424      	lsls	r4, r4, #16
 800545a:	2230      	movs	r2, #48	; 0x30
 800545c:	2300      	movs	r3, #0
 800545e:	603b      	str	r3, [r7, #0]
 8005460:	2110      	movs	r1, #16
 8005462:	ea44 2308 	orr.w	r3, r4, r8, lsl #8
 8005466:	2000      	movs	r0, #0
 8005468:	432b      	orrs	r3, r5
 800546a:	f362 0007 	bfi	r0, r2, #0, #8
 800546e:	6473      	str	r3, [r6, #68]	; 0x44
 8005470:	f361 201f 	bfi	r0, r1, #8, #24
 8005474:	e7a1      	b.n	80053ba <ai_platform_network_create+0x3e>
 8005476:	f241 0010 	movw	r0, #4112	; 0x1010
 800547a:	e79e      	b.n	80053ba <ai_platform_network_create+0x3e>
 800547c:	4a23      	ldr	r2, [pc, #140]	; (800550c <ai_platform_network_create+0x190>)
 800547e:	6813      	ldr	r3, [r2, #0]
 8005480:	f023 0301 	bic.w	r3, r3, #1
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	f7ff fe93 	bl	80051b0 <_ai_platform_acquire_crc>
 800548a:	4b1d      	ldr	r3, [pc, #116]	; (8005500 <ai_platform_network_create+0x184>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005496:	d00d      	beq.n	80054b4 <ai_platform_network_create+0x138>
 8005498:	4b1a      	ldr	r3, [pc, #104]	; (8005504 <ai_platform_network_create+0x188>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	2a00      	cmp	r2, #0
 80054a2:	d1fc      	bne.n	800549e <ai_platform_network_create+0x122>
 80054a4:	4b1a      	ldr	r3, [pc, #104]	; (8005510 <ai_platform_network_create+0x194>)
 80054a6:	4a1b      	ldr	r2, [pc, #108]	; (8005514 <ai_platform_network_create+0x198>)
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	4b1a      	ldr	r3, [pc, #104]	; (8005518 <ai_platform_network_create+0x19c>)
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d00e      	beq.n	80054d0 <ai_platform_network_create+0x154>
 80054b2:	e7fe      	b.n	80054b2 <ai_platform_network_create+0x136>
 80054b4:	4b14      	ldr	r3, [pc, #80]	; (8005508 <ai_platform_network_create+0x18c>)
 80054b6:	2201      	movs	r2, #1
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	2a00      	cmp	r2, #0
 80054be:	d1fc      	bne.n	80054ba <ai_platform_network_create+0x13e>
 80054c0:	4b16      	ldr	r3, [pc, #88]	; (800551c <ai_platform_network_create+0x1a0>)
 80054c2:	4a14      	ldr	r2, [pc, #80]	; (8005514 <ai_platform_network_create+0x198>)
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	4b13      	ldr	r3, [pc, #76]	; (8005518 <ai_platform_network_create+0x19c>)
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d000      	beq.n	80054d0 <ai_platform_network_create+0x154>
 80054ce:	e7fe      	b.n	80054ce <ai_platform_network_create+0x152>
 80054d0:	062d      	lsls	r5, r5, #24
 80054d2:	0424      	lsls	r4, r4, #16
 80054d4:	f7ff fe6e 	bl	80051b4 <_ai_platform_release_crc>
 80054d8:	ea45 0304 	orr.w	r3, r5, r4
 80054dc:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 80054e0:	d001      	beq.n	80054e6 <ai_platform_network_create+0x16a>
 80054e2:	2201      	movs	r2, #1
 80054e4:	e7ba      	b.n	800545c <ai_platform_network_create+0xe0>
 80054e6:	a802      	add	r0, sp, #8
 80054e8:	4b0e      	ldr	r3, [pc, #56]	; (8005524 <ai_platform_network_create+0x1a8>)
 80054ea:	f840 3d04 	str.w	r3, [r0, #-4]!
 80054ee:	f002 fbd7 	bl	8007ca0 <ai_check_custom_types>
 80054f2:	b110      	cbz	r0, 80054fa <ai_platform_network_create+0x17e>
 80054f4:	2100      	movs	r1, #0
 80054f6:	460a      	mov	r2, r1
 80054f8:	e7b3      	b.n	8005462 <ai_platform_network_create+0xe6>
 80054fa:	2202      	movs	r2, #2
 80054fc:	e7ae      	b.n	800545c <ai_platform_network_create+0xe0>
 80054fe:	bf00      	nop
 8005500:	e0042000 	.word	0xe0042000
 8005504:	58024c08 	.word	0x58024c08
 8005508:	40023008 	.word	0x40023008
 800550c:	e0002000 	.word	0xe0002000
 8005510:	58024c00 	.word	0x58024c00
 8005514:	f407a5c2 	.word	0xf407a5c2
 8005518:	b5e8b5cd 	.word	0xb5e8b5cd
 800551c:	40023000 	.word	0x40023000
 8005520:	a1c00100 	.word	0xa1c00100
 8005524:	84048403 	.word	0x84048403

08005528 <ai_platform_network_init>:
 8005528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800552c:	2800      	cmp	r0, #0
 800552e:	d04d      	beq.n	80055cc <ai_platform_network_init+0xa4>
 8005530:	4b7c      	ldr	r3, [pc, #496]	; (8005724 <ai_platform_network_init+0x1fc>)
 8005532:	6802      	ldr	r2, [r0, #0]
 8005534:	429a      	cmp	r2, r3
 8005536:	4604      	mov	r4, r0
 8005538:	d148      	bne.n	80055cc <ai_platform_network_init+0xa4>
 800553a:	4a7b      	ldr	r2, [pc, #492]	; (8005728 <ai_platform_network_init+0x200>)
 800553c:	6813      	ldr	r3, [r2, #0]
 800553e:	f023 0301 	bic.w	r3, r3, #1
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	460d      	mov	r5, r1
 8005546:	f7ff fe33 	bl	80051b0 <_ai_platform_acquire_crc>
 800554a:	4b78      	ldr	r3, [pc, #480]	; (800572c <ai_platform_network_init+0x204>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005556:	d00d      	beq.n	8005574 <ai_platform_network_init+0x4c>
 8005558:	4b75      	ldr	r3, [pc, #468]	; (8005730 <ai_platform_network_init+0x208>)
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	2a00      	cmp	r2, #0
 8005562:	d1fc      	bne.n	800555e <ai_platform_network_init+0x36>
 8005564:	4b73      	ldr	r3, [pc, #460]	; (8005734 <ai_platform_network_init+0x20c>)
 8005566:	4a74      	ldr	r2, [pc, #464]	; (8005738 <ai_platform_network_init+0x210>)
 8005568:	601a      	str	r2, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4b73      	ldr	r3, [pc, #460]	; (800573c <ai_platform_network_init+0x214>)
 800556e:	429a      	cmp	r2, r3
 8005570:	d00d      	beq.n	800558e <ai_platform_network_init+0x66>
 8005572:	e7fe      	b.n	8005572 <ai_platform_network_init+0x4a>
 8005574:	4b72      	ldr	r3, [pc, #456]	; (8005740 <ai_platform_network_init+0x218>)
 8005576:	2201      	movs	r2, #1
 8005578:	601a      	str	r2, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	2a00      	cmp	r2, #0
 800557e:	d1fc      	bne.n	800557a <ai_platform_network_init+0x52>
 8005580:	4b70      	ldr	r3, [pc, #448]	; (8005744 <ai_platform_network_init+0x21c>)
 8005582:	4a6d      	ldr	r2, [pc, #436]	; (8005738 <ai_platform_network_init+0x210>)
 8005584:	601a      	str	r2, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	4b6c      	ldr	r3, [pc, #432]	; (800573c <ai_platform_network_init+0x214>)
 800558a:	429a      	cmp	r2, r3
 800558c:	d11d      	bne.n	80055ca <ai_platform_network_init+0xa2>
 800558e:	f7ff fe11 	bl	80051b4 <_ai_platform_release_crc>
 8005592:	2d00      	cmp	r5, #0
 8005594:	d076      	beq.n	8005684 <ai_platform_network_init+0x15c>
 8005596:	4b6c      	ldr	r3, [pc, #432]	; (8005748 <ai_platform_network_init+0x220>)
 8005598:	682a      	ldr	r2, [r5, #0]
 800559a:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d030      	beq.n	8005604 <ai_platform_network_init+0xdc>
 80055a2:	6aae      	ldr	r6, [r5, #40]	; 0x28
 80055a4:	46a9      	mov	r9, r5
 80055a6:	f105 0118 	add.w	r1, r5, #24
 80055aa:	2e00      	cmp	r6, #0
 80055ac:	f000 8095 	beq.w	80056da <ai_platform_network_init+0x1b2>
 80055b0:	f1bc 0f00 	cmp.w	ip, #0
 80055b4:	f000 80a4 	beq.w	8005700 <ai_platform_network_init+0x1d8>
 80055b8:	f8b4 801e 	ldrh.w	r8, [r4, #30]
 80055bc:	f1b8 0f01 	cmp.w	r8, #1
 80055c0:	d16a      	bne.n	8005698 <ai_platform_network_init+0x170>
 80055c2:	2700      	movs	r7, #0
 80055c4:	468c      	mov	ip, r1
 80055c6:	83a7      	strh	r7, [r4, #28]
 80055c8:	e028      	b.n	800561c <ai_platform_network_init+0xf4>
 80055ca:	e7fe      	b.n	80055ca <ai_platform_network_init+0xa2>
 80055cc:	4a56      	ldr	r2, [pc, #344]	; (8005728 <ai_platform_network_init+0x200>)
 80055ce:	6813      	ldr	r3, [r2, #0]
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	6013      	str	r3, [r2, #0]
 80055d6:	f7ff fdeb 	bl	80051b0 <_ai_platform_acquire_crc>
 80055da:	4b54      	ldr	r3, [pc, #336]	; (800572c <ai_platform_network_init+0x204>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80055e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e6:	d067      	beq.n	80056b8 <ai_platform_network_init+0x190>
 80055e8:	4b51      	ldr	r3, [pc, #324]	; (8005730 <ai_platform_network_init+0x208>)
 80055ea:	2201      	movs	r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	2a00      	cmp	r2, #0
 80055f2:	d1fc      	bne.n	80055ee <ai_platform_network_init+0xc6>
 80055f4:	4b4f      	ldr	r3, [pc, #316]	; (8005734 <ai_platform_network_init+0x20c>)
 80055f6:	4a50      	ldr	r2, [pc, #320]	; (8005738 <ai_platform_network_init+0x210>)
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	4b4f      	ldr	r3, [pc, #316]	; (800573c <ai_platform_network_init+0x214>)
 80055fe:	429a      	cmp	r2, r3
 8005600:	d067      	beq.n	80056d2 <ai_platform_network_init+0x1aa>
 8005602:	e7fe      	b.n	8005602 <ai_platform_network_init+0xda>
 8005604:	8be1      	ldrh	r1, [r4, #30]
 8005606:	88eb      	ldrh	r3, [r5, #6]
 8005608:	89af      	ldrh	r7, [r5, #12]
 800560a:	f8b5 800e 	ldrh.w	r8, [r5, #14]
 800560e:	88aa      	ldrh	r2, [r5, #4]
 8005610:	f8d5 9008 	ldr.w	r9, [r5, #8]
 8005614:	428b      	cmp	r3, r1
 8005616:	d13f      	bne.n	8005698 <ai_platform_network_init+0x170>
 8005618:	83a2      	strh	r2, [r4, #28]
 800561a:	b19b      	cbz	r3, 8005644 <ai_platform_network_init+0x11c>
 800561c:	f04f 0e00 	mov.w	lr, #0
 8005620:	46f2      	mov	sl, lr
 8005622:	eb09 060e 	add.w	r6, r9, lr
 8005626:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005628:	6a25      	ldr	r5, [r4, #32]
 800562a:	4475      	add	r5, lr
 800562c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800562e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8005632:	e885 0003 	stmia.w	r5, {r0, r1}
 8005636:	8be3      	ldrh	r3, [r4, #30]
 8005638:	f10a 0a01 	add.w	sl, sl, #1
 800563c:	459a      	cmp	sl, r3
 800563e:	f10e 0e18 	add.w	lr, lr, #24
 8005642:	d3ee      	bcc.n	8005622 <ai_platform_network_init+0xfa>
 8005644:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8005646:	4598      	cmp	r8, r3
 8005648:	d12e      	bne.n	80056a8 <ai_platform_network_init+0x180>
 800564a:	84a7      	strh	r7, [r4, #36]	; 0x24
 800564c:	f1b8 0f00 	cmp.w	r8, #0
 8005650:	d012      	beq.n	8005678 <ai_platform_network_init+0x150>
 8005652:	2700      	movs	r7, #0
 8005654:	46be      	mov	lr, r7
 8005656:	eb0c 0607 	add.w	r6, ip, r7
 800565a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800565c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800565e:	443d      	add	r5, r7
 8005660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005662:	e896 0003 	ldmia.w	r6, {r0, r1}
 8005666:	e885 0003 	stmia.w	r5, {r0, r1}
 800566a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800566c:	f10e 0e01 	add.w	lr, lr, #1
 8005670:	459e      	cmp	lr, r3
 8005672:	f107 0718 	add.w	r7, r7, #24
 8005676:	d3ee      	bcc.n	8005656 <ai_platform_network_init+0x12e>
 8005678:	2303      	movs	r3, #3
 800567a:	60e3      	str	r3, [r4, #12]
 800567c:	4620      	mov	r0, r4
 800567e:	f002 fb39 	bl	8007cf4 <ai_layers_init_all>
 8005682:	e006      	b.n	8005692 <ai_platform_network_init+0x16a>
 8005684:	f104 0010 	add.w	r0, r4, #16
 8005688:	2211      	movs	r2, #17
 800568a:	2110      	movs	r1, #16
 800568c:	462c      	mov	r4, r5
 800568e:	f000 fb77 	bl	8005d80 <core_set_error>
 8005692:	4620      	mov	r0, r4
 8005694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005698:	f104 0010 	add.w	r0, r4, #16
 800569c:	2212      	movs	r2, #18
 800569e:	2116      	movs	r1, #22
 80056a0:	f000 fb6e 	bl	8005d80 <core_set_error>
 80056a4:	2400      	movs	r4, #0
 80056a6:	e7f4      	b.n	8005692 <ai_platform_network_init+0x16a>
 80056a8:	f104 0010 	add.w	r0, r4, #16
 80056ac:	2213      	movs	r2, #19
 80056ae:	2116      	movs	r1, #22
 80056b0:	f000 fb66 	bl	8005d80 <core_set_error>
 80056b4:	2400      	movs	r4, #0
 80056b6:	e7ec      	b.n	8005692 <ai_platform_network_init+0x16a>
 80056b8:	4b21      	ldr	r3, [pc, #132]	; (8005740 <ai_platform_network_init+0x218>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	2a00      	cmp	r2, #0
 80056c2:	d1fc      	bne.n	80056be <ai_platform_network_init+0x196>
 80056c4:	4b1f      	ldr	r3, [pc, #124]	; (8005744 <ai_platform_network_init+0x21c>)
 80056c6:	4a1c      	ldr	r2, [pc, #112]	; (8005738 <ai_platform_network_init+0x210>)
 80056c8:	601a      	str	r2, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	4b1b      	ldr	r3, [pc, #108]	; (800573c <ai_platform_network_init+0x214>)
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d115      	bne.n	80056fe <ai_platform_network_init+0x1d6>
 80056d2:	f7ff fd6f 	bl	80051b4 <_ai_platform_release_crc>
 80056d6:	2400      	movs	r4, #0
 80056d8:	e7db      	b.n	8005692 <ai_platform_network_init+0x16a>
 80056da:	8c28      	ldrh	r0, [r5, #32]
 80056dc:	8bea      	ldrh	r2, [r5, #30]
 80056de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80056e0:	fb02 f200 	mul.w	r2, r2, r0
 80056e4:	fb03 f302 	mul.w	r3, r3, r2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f43f af61 	beq.w	80055b0 <ai_platform_network_init+0x88>
 80056ee:	f104 0010 	add.w	r0, r4, #16
 80056f2:	2213      	movs	r2, #19
 80056f4:	2110      	movs	r1, #16
 80056f6:	4634      	mov	r4, r6
 80056f8:	f000 fb42 	bl	8005d80 <core_set_error>
 80056fc:	e7c9      	b.n	8005692 <ai_platform_network_init+0x16a>
 80056fe:	e7fe      	b.n	80056fe <ai_platform_network_init+0x1d6>
 8005700:	8928      	ldrh	r0, [r5, #8]
 8005702:	88ea      	ldrh	r2, [r5, #6]
 8005704:	68eb      	ldr	r3, [r5, #12]
 8005706:	fb02 f200 	mul.w	r2, r2, r0
 800570a:	fb03 f302 	mul.w	r3, r3, r2
 800570e:	2b00      	cmp	r3, #0
 8005710:	f43f af52 	beq.w	80055b8 <ai_platform_network_init+0x90>
 8005714:	f104 0010 	add.w	r0, r4, #16
 8005718:	2212      	movs	r2, #18
 800571a:	2110      	movs	r1, #16
 800571c:	4664      	mov	r4, ip
 800571e:	f000 fb2f 	bl	8005d80 <core_set_error>
 8005722:	e7b6      	b.n	8005692 <ai_platform_network_init+0x16a>
 8005724:	a1c00100 	.word	0xa1c00100
 8005728:	e0002000 	.word	0xe0002000
 800572c:	e0042000 	.word	0xe0042000
 8005730:	58024c08 	.word	0x58024c08
 8005734:	58024c00 	.word	0x58024c00
 8005738:	f407a5c2 	.word	0xf407a5c2
 800573c:	b5e8b5cd 	.word	0xb5e8b5cd
 8005740:	40023008 	.word	0x40023008
 8005744:	40023000 	.word	0x40023000
 8005748:	a1facade 	.word	0xa1facade

0800574c <ai_platform_network_post_init>:
 800574c:	b538      	push	{r3, r4, r5, lr}
 800574e:	b120      	cbz	r0, 800575a <ai_platform_network_post_init+0xe>
 8005750:	4b3f      	ldr	r3, [pc, #252]	; (8005850 <ai_platform_network_post_init+0x104>)
 8005752:	6802      	ldr	r2, [r0, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	4604      	mov	r4, r0
 8005758:	d02d      	beq.n	80057b6 <ai_platform_network_post_init+0x6a>
 800575a:	4a3e      	ldr	r2, [pc, #248]	; (8005854 <ai_platform_network_post_init+0x108>)
 800575c:	6813      	ldr	r3, [r2, #0]
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	6013      	str	r3, [r2, #0]
 8005764:	f7ff fd24 	bl	80051b0 <_ai_platform_acquire_crc>
 8005768:	4b3b      	ldr	r3, [pc, #236]	; (8005858 <ai_platform_network_post_init+0x10c>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005770:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005774:	d00d      	beq.n	8005792 <ai_platform_network_post_init+0x46>
 8005776:	4b39      	ldr	r3, [pc, #228]	; (800585c <ai_platform_network_post_init+0x110>)
 8005778:	2201      	movs	r2, #1
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	2a00      	cmp	r2, #0
 8005780:	d1fc      	bne.n	800577c <ai_platform_network_post_init+0x30>
 8005782:	4b37      	ldr	r3, [pc, #220]	; (8005860 <ai_platform_network_post_init+0x114>)
 8005784:	4a37      	ldr	r2, [pc, #220]	; (8005864 <ai_platform_network_post_init+0x118>)
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4b37      	ldr	r3, [pc, #220]	; (8005868 <ai_platform_network_post_init+0x11c>)
 800578c:	429a      	cmp	r2, r3
 800578e:	d00d      	beq.n	80057ac <ai_platform_network_post_init+0x60>
 8005790:	e7fe      	b.n	8005790 <ai_platform_network_post_init+0x44>
 8005792:	4b36      	ldr	r3, [pc, #216]	; (800586c <ai_platform_network_post_init+0x120>)
 8005794:	2201      	movs	r2, #1
 8005796:	601a      	str	r2, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	2a00      	cmp	r2, #0
 800579c:	d1fc      	bne.n	8005798 <ai_platform_network_post_init+0x4c>
 800579e:	4b34      	ldr	r3, [pc, #208]	; (8005870 <ai_platform_network_post_init+0x124>)
 80057a0:	4a30      	ldr	r2, [pc, #192]	; (8005864 <ai_platform_network_post_init+0x118>)
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	4b30      	ldr	r3, [pc, #192]	; (8005868 <ai_platform_network_post_init+0x11c>)
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d103      	bne.n	80057b4 <ai_platform_network_post_init+0x68>
 80057ac:	f7ff fd02 	bl	80051b4 <_ai_platform_release_crc>
 80057b0:	2000      	movs	r0, #0
 80057b2:	bd38      	pop	{r3, r4, r5, pc}
 80057b4:	e7fe      	b.n	80057b4 <ai_platform_network_post_init+0x68>
 80057b6:	4a27      	ldr	r2, [pc, #156]	; (8005854 <ai_platform_network_post_init+0x108>)
 80057b8:	6813      	ldr	r3, [r2, #0]
 80057ba:	f023 0301 	bic.w	r3, r3, #1
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	f7ff fcf6 	bl	80051b0 <_ai_platform_acquire_crc>
 80057c4:	4b24      	ldr	r3, [pc, #144]	; (8005858 <ai_platform_network_post_init+0x10c>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80057cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d0:	d00d      	beq.n	80057ee <ai_platform_network_post_init+0xa2>
 80057d2:	4b22      	ldr	r3, [pc, #136]	; (800585c <ai_platform_network_post_init+0x110>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	601a      	str	r2, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	2a00      	cmp	r2, #0
 80057dc:	d1fc      	bne.n	80057d8 <ai_platform_network_post_init+0x8c>
 80057de:	4b20      	ldr	r3, [pc, #128]	; (8005860 <ai_platform_network_post_init+0x114>)
 80057e0:	4a20      	ldr	r2, [pc, #128]	; (8005864 <ai_platform_network_post_init+0x118>)
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	4b20      	ldr	r3, [pc, #128]	; (8005868 <ai_platform_network_post_init+0x11c>)
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d00e      	beq.n	800580a <ai_platform_network_post_init+0xbe>
 80057ec:	e7fe      	b.n	80057ec <ai_platform_network_post_init+0xa0>
 80057ee:	4b1f      	ldr	r3, [pc, #124]	; (800586c <ai_platform_network_post_init+0x120>)
 80057f0:	2201      	movs	r2, #1
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	2a00      	cmp	r2, #0
 80057f8:	d1fc      	bne.n	80057f4 <ai_platform_network_post_init+0xa8>
 80057fa:	4b1d      	ldr	r3, [pc, #116]	; (8005870 <ai_platform_network_post_init+0x124>)
 80057fc:	4a19      	ldr	r2, [pc, #100]	; (8005864 <ai_platform_network_post_init+0x118>)
 80057fe:	601a      	str	r2, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	4b19      	ldr	r3, [pc, #100]	; (8005868 <ai_platform_network_post_init+0x11c>)
 8005804:	429a      	cmp	r2, r3
 8005806:	d000      	beq.n	800580a <ai_platform_network_post_init+0xbe>
 8005808:	e7fe      	b.n	8005808 <ai_platform_network_post_init+0xbc>
 800580a:	f7ff fcd3 	bl	80051b4 <_ai_platform_release_crc>
 800580e:	68e3      	ldr	r3, [r4, #12]
 8005810:	f013 0502 	ands.w	r5, r3, #2
 8005814:	d011      	beq.n	800583a <ai_platform_network_post_init+0xee>
 8005816:	4620      	mov	r0, r4
 8005818:	f002 fa80 	bl	8007d1c <ai_layers_post_init_all>
 800581c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800581e:	b1a3      	cbz	r3, 800584a <ai_platform_network_post_init+0xfe>
 8005820:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005822:	b195      	cbz	r5, 800584a <ai_platform_network_post_init+0xfe>
 8005824:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005826:	4629      	mov	r1, r5
 8005828:	2000      	movs	r0, #0
 800582a:	4798      	blx	r3
 800582c:	692b      	ldr	r3, [r5, #16]
 800582e:	42ab      	cmp	r3, r5
 8005830:	d00b      	beq.n	800584a <ai_platform_network_post_init+0xfe>
 8005832:	461d      	mov	r5, r3
 8005834:	b14b      	cbz	r3, 800584a <ai_platform_network_post_init+0xfe>
 8005836:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005838:	e7f4      	b.n	8005824 <ai_platform_network_post_init+0xd8>
 800583a:	f104 0010 	add.w	r0, r4, #16
 800583e:	2210      	movs	r2, #16
 8005840:	2111      	movs	r1, #17
 8005842:	f000 fa9d 	bl	8005d80 <core_set_error>
 8005846:	4628      	mov	r0, r5
 8005848:	bd38      	pop	{r3, r4, r5, pc}
 800584a:	2001      	movs	r0, #1
 800584c:	bd38      	pop	{r3, r4, r5, pc}
 800584e:	bf00      	nop
 8005850:	a1c00100 	.word	0xa1c00100
 8005854:	e0002000 	.word	0xe0002000
 8005858:	e0042000 	.word	0xe0042000
 800585c:	58024c08 	.word	0x58024c08
 8005860:	58024c00 	.word	0x58024c00
 8005864:	f407a5c2 	.word	0xf407a5c2
 8005868:	b5e8b5cd 	.word	0xb5e8b5cd
 800586c:	40023008 	.word	0x40023008
 8005870:	40023000 	.word	0x40023000

08005874 <ai_platform_network_process>:
 8005874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005878:	b085      	sub	sp, #20
 800587a:	460d      	mov	r5, r1
 800587c:	9202      	str	r2, [sp, #8]
 800587e:	4604      	mov	r4, r0
 8005880:	b120      	cbz	r0, 800588c <ai_platform_network_process+0x18>
 8005882:	4b7b      	ldr	r3, [pc, #492]	; (8005a70 <ai_platform_network_process+0x1fc>)
 8005884:	6802      	ldr	r2, [r0, #0]
 8005886:	429a      	cmp	r2, r3
 8005888:	bf18      	it	ne
 800588a:	2400      	movne	r4, #0
 800588c:	4a79      	ldr	r2, [pc, #484]	; (8005a74 <ai_platform_network_process+0x200>)
 800588e:	6813      	ldr	r3, [r2, #0]
 8005890:	f023 0301 	bic.w	r3, r3, #1
 8005894:	6013      	str	r3, [r2, #0]
 8005896:	f7ff fc8b 	bl	80051b0 <_ai_platform_acquire_crc>
 800589a:	4b77      	ldr	r3, [pc, #476]	; (8005a78 <ai_platform_network_process+0x204>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058a6:	d00d      	beq.n	80058c4 <ai_platform_network_process+0x50>
 80058a8:	4b74      	ldr	r3, [pc, #464]	; (8005a7c <ai_platform_network_process+0x208>)
 80058aa:	2201      	movs	r2, #1
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	2a00      	cmp	r2, #0
 80058b2:	d1fc      	bne.n	80058ae <ai_platform_network_process+0x3a>
 80058b4:	4b72      	ldr	r3, [pc, #456]	; (8005a80 <ai_platform_network_process+0x20c>)
 80058b6:	4a73      	ldr	r2, [pc, #460]	; (8005a84 <ai_platform_network_process+0x210>)
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4b72      	ldr	r3, [pc, #456]	; (8005a88 <ai_platform_network_process+0x214>)
 80058be:	429a      	cmp	r2, r3
 80058c0:	d00e      	beq.n	80058e0 <ai_platform_network_process+0x6c>
 80058c2:	e7fe      	b.n	80058c2 <ai_platform_network_process+0x4e>
 80058c4:	4b71      	ldr	r3, [pc, #452]	; (8005a8c <ai_platform_network_process+0x218>)
 80058c6:	2201      	movs	r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	2a00      	cmp	r2, #0
 80058ce:	d1fc      	bne.n	80058ca <ai_platform_network_process+0x56>
 80058d0:	4b6f      	ldr	r3, [pc, #444]	; (8005a90 <ai_platform_network_process+0x21c>)
 80058d2:	4a6c      	ldr	r2, [pc, #432]	; (8005a84 <ai_platform_network_process+0x210>)
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	4b6b      	ldr	r3, [pc, #428]	; (8005a88 <ai_platform_network_process+0x214>)
 80058da:	429a      	cmp	r2, r3
 80058dc:	d000      	beq.n	80058e0 <ai_platform_network_process+0x6c>
 80058de:	e7fe      	b.n	80058de <ai_platform_network_process+0x6a>
 80058e0:	f7ff fc68 	bl	80051b4 <_ai_platform_release_crc>
 80058e4:	2c00      	cmp	r4, #0
 80058e6:	f000 808e 	beq.w	8005a06 <ai_platform_network_process+0x192>
 80058ea:	8da7      	ldrh	r7, [r4, #44]	; 0x2c
 80058ec:	2f00      	cmp	r7, #0
 80058ee:	f040 823c 	bne.w	8005d6a <ai_platform_network_process+0x4f6>
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	f04f 0b00 	mov.w	fp, #0
 80058fc:	2b03      	cmp	r3, #3
 80058fe:	f8c4 b014 	str.w	fp, [r4, #20]
 8005902:	f040 822b 	bne.w	8005d5c <ai_platform_network_process+0x4e8>
 8005906:	2d00      	cmp	r5, #0
 8005908:	f000 80a8 	beq.w	8005a5c <ai_platform_network_process+0x1e8>
 800590c:	2f00      	cmp	r7, #0
 800590e:	f000 80a5 	beq.w	8005a5c <ai_platform_network_process+0x1e8>
 8005912:	883b      	ldrh	r3, [r7, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 80a1 	beq.w	8005a5c <ai_platform_network_process+0x1e8>
 800591a:	f8b5 9004 	ldrh.w	r9, [r5, #4]
 800591e:	9401      	str	r4, [sp, #4]
 8005920:	46d8      	mov	r8, fp
 8005922:	4598      	cmp	r8, r3
 8005924:	f080 80b6 	bcs.w	8005a94 <ai_platform_network_process+0x220>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 80b2 	beq.w	8005a94 <ai_platform_network_process+0x220>
 8005930:	f853 6028 	ldr.w	r6, [r3, r8, lsl #2]
 8005934:	2e00      	cmp	r6, #0
 8005936:	f000 80ad 	beq.w	8005a94 <ai_platform_network_process+0x220>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	9303      	str	r3, [sp, #12]
 8005940:	ea4f 1408 	mov.w	r4, r8, lsl #4
 8005944:	eb13 0a04 	adds.w	sl, r3, r4
 8005948:	f000 8087 	beq.w	8005a5a <ai_platform_network_process+0x1e6>
 800594c:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 8005950:	f8b5 b006 	ldrh.w	fp, [r5, #6]
 8005954:	69b0      	ldr	r0, [r6, #24]
 8005956:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 800595a:	6841      	ldr	r1, [r0, #4]
 800595c:	fb0b f30e 	mul.w	r3, fp, lr
 8005960:	fb0c f303 	mul.w	r3, ip, r3
 8005964:	4299      	cmp	r1, r3
 8005966:	d36e      	bcc.n	8005a46 <ai_platform_network_process+0x1d2>
 8005968:	68f3      	ldr	r3, [r6, #12]
 800596a:	68da      	ldr	r2, [r3, #12]
 800596c:	455a      	cmp	r2, fp
 800596e:	d16a      	bne.n	8005a46 <ai_platform_network_process+0x1d2>
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	4572      	cmp	r2, lr
 8005974:	d167      	bne.n	8005a46 <ai_platform_network_process+0x1d2>
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	459c      	cmp	ip, r3
 800597a:	d164      	bne.n	8005a46 <ai_platform_network_process+0x1d2>
 800597c:	6800      	ldr	r0, [r0, #0]
 800597e:	f002 fa8b 	bl	8007e98 <ai_array_get_byte_size>
 8005982:	68f2      	ldr	r2, [r6, #12]
 8005984:	6973      	ldr	r3, [r6, #20]
 8005986:	68d2      	ldr	r2, [r2, #12]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	fb03 f302 	mul.w	r3, r3, r2
 800598e:	4298      	cmp	r0, r3
 8005990:	d359      	bcc.n	8005a46 <ai_platform_network_process+0x1d2>
 8005992:	69b3      	ldr	r3, [r6, #24]
 8005994:	6818      	ldr	r0, [r3, #0]
 8005996:	f002 fa27 	bl	8007de8 <ai_array_to_buffer_fmt>
 800599a:	682b      	ldr	r3, [r5, #0]
 800599c:	4043      	eors	r3, r0
 800599e:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 80059a2:	d146      	bne.n	8005a32 <ai_platform_network_process+0x1be>
 80059a4:	692b      	ldr	r3, [r5, #16]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d03a      	beq.n	8005a20 <ai_platform_network_process+0x1ac>
 80059aa:	f8b5 b004 	ldrh.w	fp, [r5, #4]
 80059ae:	f1bb 0f00 	cmp.w	fp, #0
 80059b2:	d02d      	beq.n	8005a10 <ai_platform_network_process+0x19c>
 80059b4:	68f2      	ldr	r2, [r6, #12]
 80059b6:	6973      	ldr	r3, [r6, #20]
 80059b8:	68d1      	ldr	r1, [r2, #12]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	fb02 f201 	mul.w	r2, r2, r1
 80059c0:	f8ca 2008 	str.w	r2, [sl, #8]
 80059c4:	88ab      	ldrh	r3, [r5, #4]
 80059c6:	fb02 f203 	mul.w	r2, r2, r3
 80059ca:	f8ca 200c 	str.w	r2, [sl, #12]
 80059ce:	6929      	ldr	r1, [r5, #16]
 80059d0:	f8ca 1004 	str.w	r1, [sl, #4]
 80059d4:	692b      	ldr	r3, [r5, #16]
 80059d6:	4413      	add	r3, r2
 80059d8:	9a03      	ldr	r2, [sp, #12]
 80059da:	5113      	str	r3, [r2, r4]
 80059dc:	69b0      	ldr	r0, [r6, #24]
 80059de:	6803      	ldr	r3, [r0, #0]
 80059e0:	45d9      	cmp	r9, fp
 80059e2:	bf38      	it	cc
 80059e4:	46d9      	movcc	r9, fp
 80059e6:	009a      	lsls	r2, r3, #2
 80059e8:	d408      	bmi.n	80059fc <ai_platform_network_process+0x188>
 80059ea:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80059ee:	1a9b      	subs	r3, r3, r2
 80059f0:	4419      	add	r1, r3
 80059f2:	6081      	str	r1, [r0, #8]
 80059f4:	69b3      	ldr	r3, [r6, #24]
 80059f6:	f8da 2004 	ldr.w	r2, [sl, #4]
 80059fa:	60da      	str	r2, [r3, #12]
 80059fc:	883b      	ldrh	r3, [r7, #0]
 80059fe:	f108 0801 	add.w	r8, r8, #1
 8005a02:	3518      	adds	r5, #24
 8005a04:	e78d      	b.n	8005922 <ai_platform_network_process+0xae>
 8005a06:	46a3      	mov	fp, r4
 8005a08:	4658      	mov	r0, fp
 8005a0a:	b005      	add	sp, #20
 8005a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a10:	9c01      	ldr	r4, [sp, #4]
 8005a12:	2221      	movs	r2, #33	; 0x21
 8005a14:	f104 0010 	add.w	r0, r4, #16
 8005a18:	2112      	movs	r1, #18
 8005a1a:	f000 f9b1 	bl	8005d80 <core_set_error>
 8005a1e:	e7f3      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005a20:	9c01      	ldr	r4, [sp, #4]
 8005a22:	2217      	movs	r2, #23
 8005a24:	f104 0010 	add.w	r0, r4, #16
 8005a28:	2112      	movs	r1, #18
 8005a2a:	469b      	mov	fp, r3
 8005a2c:	f000 f9a8 	bl	8005d80 <core_set_error>
 8005a30:	e7ea      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005a32:	9c01      	ldr	r4, [sp, #4]
 8005a34:	2219      	movs	r2, #25
 8005a36:	f104 0010 	add.w	r0, r4, #16
 8005a3a:	2112      	movs	r1, #18
 8005a3c:	f000 f9a0 	bl	8005d80 <core_set_error>
 8005a40:	f04f 0b00 	mov.w	fp, #0
 8005a44:	e7e0      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005a46:	9c01      	ldr	r4, [sp, #4]
 8005a48:	2218      	movs	r2, #24
 8005a4a:	f104 0010 	add.w	r0, r4, #16
 8005a4e:	2112      	movs	r1, #18
 8005a50:	f000 f996 	bl	8005d80 <core_set_error>
 8005a54:	f04f 0b00 	mov.w	fp, #0
 8005a58:	e7d6      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005a5a:	9c01      	ldr	r4, [sp, #4]
 8005a5c:	f104 0010 	add.w	r0, r4, #16
 8005a60:	2217      	movs	r2, #23
 8005a62:	2112      	movs	r1, #18
 8005a64:	f000 f98c 	bl	8005d80 <core_set_error>
 8005a68:	f04f 0b00 	mov.w	fp, #0
 8005a6c:	e7cc      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005a6e:	bf00      	nop
 8005a70:	a1c00100 	.word	0xa1c00100
 8005a74:	e0002000 	.word	0xe0002000
 8005a78:	e0042000 	.word	0xe0042000
 8005a7c:	58024c08 	.word	0x58024c08
 8005a80:	58024c00 	.word	0x58024c00
 8005a84:	f407a5c2 	.word	0xf407a5c2
 8005a88:	b5e8b5cd 	.word	0xb5e8b5cd
 8005a8c:	40023008 	.word	0x40023008
 8005a90:	40023000 	.word	0x40023000
 8005a94:	9c01      	ldr	r4, [sp, #4]
 8005a96:	9a02      	ldr	r2, [sp, #8]
 8005a98:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8005a9a:	2a00      	cmp	r2, #0
 8005a9c:	f000 80a9 	beq.w	8005bf2 <ai_platform_network_process+0x37e>
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	f240 809b 	bls.w	8005bdc <ai_platform_network_process+0x368>
 8005aa6:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8005aaa:	f11a 0f0c 	cmn.w	sl, #12
 8005aae:	f000 8095 	beq.w	8005bdc <ai_platform_network_process+0x368>
 8005ab2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f000 8090 	beq.w	8005bdc <ai_platform_network_process+0x368>
 8005abc:	9d02      	ldr	r5, [sp, #8]
 8005abe:	9401      	str	r4, [sp, #4]
 8005ac0:	f04f 0800 	mov.w	r8, #0
 8005ac4:	4598      	cmp	r8, r3
 8005ac6:	f080 8092 	bcs.w	8005bee <ai_platform_network_process+0x37a>
 8005aca:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f000 808d 	beq.w	8005bee <ai_platform_network_process+0x37a>
 8005ad4:	f853 6028 	ldr.w	r6, [r3, r8, lsl #2]
 8005ad8:	2e00      	cmp	r6, #0
 8005ada:	f000 8088 	beq.w	8005bee <ai_platform_network_process+0x37a>
 8005ade:	f8da 3014 	ldr.w	r3, [sl, #20]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	9302      	str	r3, [sp, #8]
 8005ae6:	ea4f 1408 	mov.w	r4, r8, lsl #4
 8005aea:	191f      	adds	r7, r3, r4
 8005aec:	f000 812d 	beq.w	8005d4a <ai_platform_network_process+0x4d6>
 8005af0:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 8005af4:	f8b5 b006 	ldrh.w	fp, [r5, #6]
 8005af8:	69b0      	ldr	r0, [r6, #24]
 8005afa:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 8005afe:	6841      	ldr	r1, [r0, #4]
 8005b00:	fb0b f30e 	mul.w	r3, fp, lr
 8005b04:	fb0c f303 	mul.w	r3, ip, r3
 8005b08:	4299      	cmp	r1, r3
 8005b0a:	d366      	bcc.n	8005bda <ai_platform_network_process+0x366>
 8005b0c:	68f3      	ldr	r3, [r6, #12]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	455a      	cmp	r2, fp
 8005b12:	d162      	bne.n	8005bda <ai_platform_network_process+0x366>
 8005b14:	689a      	ldr	r2, [r3, #8]
 8005b16:	4572      	cmp	r2, lr
 8005b18:	d15f      	bne.n	8005bda <ai_platform_network_process+0x366>
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	459c      	cmp	ip, r3
 8005b1e:	d15c      	bne.n	8005bda <ai_platform_network_process+0x366>
 8005b20:	6800      	ldr	r0, [r0, #0]
 8005b22:	f002 f9b9 	bl	8007e98 <ai_array_get_byte_size>
 8005b26:	68f2      	ldr	r2, [r6, #12]
 8005b28:	6973      	ldr	r3, [r6, #20]
 8005b2a:	68d2      	ldr	r2, [r2, #12]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	fb03 f302 	mul.w	r3, r3, r2
 8005b32:	4298      	cmp	r0, r3
 8005b34:	d351      	bcc.n	8005bda <ai_platform_network_process+0x366>
 8005b36:	69b3      	ldr	r3, [r6, #24]
 8005b38:	6818      	ldr	r0, [r3, #0]
 8005b3a:	f002 f955 	bl	8007de8 <ai_array_to_buffer_fmt>
 8005b3e:	682b      	ldr	r3, [r5, #0]
 8005b40:	4043      	eors	r3, r0
 8005b42:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8005b46:	d13e      	bne.n	8005bc6 <ai_platform_network_process+0x352>
 8005b48:	692b      	ldr	r3, [r5, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d032      	beq.n	8005bb4 <ai_platform_network_process+0x340>
 8005b4e:	f8b5 b004 	ldrh.w	fp, [r5, #4]
 8005b52:	f1bb 0f00 	cmp.w	fp, #0
 8005b56:	d025      	beq.n	8005ba4 <ai_platform_network_process+0x330>
 8005b58:	68f2      	ldr	r2, [r6, #12]
 8005b5a:	6973      	ldr	r3, [r6, #20]
 8005b5c:	68d1      	ldr	r1, [r2, #12]
 8005b5e:	68da      	ldr	r2, [r3, #12]
 8005b60:	fb02 f201 	mul.w	r2, r2, r1
 8005b64:	60ba      	str	r2, [r7, #8]
 8005b66:	88ab      	ldrh	r3, [r5, #4]
 8005b68:	fb02 f203 	mul.w	r2, r2, r3
 8005b6c:	60fa      	str	r2, [r7, #12]
 8005b6e:	6929      	ldr	r1, [r5, #16]
 8005b70:	6079      	str	r1, [r7, #4]
 8005b72:	692b      	ldr	r3, [r5, #16]
 8005b74:	4413      	add	r3, r2
 8005b76:	9a02      	ldr	r2, [sp, #8]
 8005b78:	5113      	str	r3, [r2, r4]
 8005b7a:	69b0      	ldr	r0, [r6, #24]
 8005b7c:	6803      	ldr	r3, [r0, #0]
 8005b7e:	45d9      	cmp	r9, fp
 8005b80:	bf38      	it	cc
 8005b82:	46d9      	movcc	r9, fp
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	d407      	bmi.n	8005b98 <ai_platform_network_process+0x324>
 8005b88:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8005b8c:	1a9b      	subs	r3, r3, r2
 8005b8e:	4419      	add	r1, r3
 8005b90:	6081      	str	r1, [r0, #8]
 8005b92:	69b3      	ldr	r3, [r6, #24]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	60da      	str	r2, [r3, #12]
 8005b98:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005b9c:	f108 0801 	add.w	r8, r8, #1
 8005ba0:	3518      	adds	r5, #24
 8005ba2:	e78f      	b.n	8005ac4 <ai_platform_network_process+0x250>
 8005ba4:	9c01      	ldr	r4, [sp, #4]
 8005ba6:	2221      	movs	r2, #33	; 0x21
 8005ba8:	f104 0010 	add.w	r0, r4, #16
 8005bac:	2113      	movs	r1, #19
 8005bae:	f000 f8e7 	bl	8005d80 <core_set_error>
 8005bb2:	e729      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005bb4:	9c01      	ldr	r4, [sp, #4]
 8005bb6:	2217      	movs	r2, #23
 8005bb8:	f104 0010 	add.w	r0, r4, #16
 8005bbc:	2113      	movs	r1, #19
 8005bbe:	469b      	mov	fp, r3
 8005bc0:	f000 f8de 	bl	8005d80 <core_set_error>
 8005bc4:	e720      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005bc6:	9c01      	ldr	r4, [sp, #4]
 8005bc8:	2219      	movs	r2, #25
 8005bca:	f104 0010 	add.w	r0, r4, #16
 8005bce:	2113      	movs	r1, #19
 8005bd0:	f000 f8d6 	bl	8005d80 <core_set_error>
 8005bd4:	f04f 0b00 	mov.w	fp, #0
 8005bd8:	e716      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005bda:	9c01      	ldr	r4, [sp, #4]
 8005bdc:	f104 0010 	add.w	r0, r4, #16
 8005be0:	2218      	movs	r2, #24
 8005be2:	2113      	movs	r1, #19
 8005be4:	f000 f8cc 	bl	8005d80 <core_set_error>
 8005be8:	f04f 0b00 	mov.w	fp, #0
 8005bec:	e70c      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005bee:	9c01      	ldr	r4, [sp, #4]
 8005bf0:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8005bf2:	f8a4 9014 	strh.w	r9, [r4, #20]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 80a4 	beq.w	8005d44 <ai_platform_network_process+0x4d0>
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8005c00:	f240 809e 	bls.w	8005d40 <ai_platform_network_process+0x4cc>
 8005c04:	f105 070c 	add.w	r7, r5, #12
 8005c08:	f8b4 b016 	ldrh.w	fp, [r4, #22]
 8005c0c:	8aa3      	ldrh	r3, [r4, #20]
 8005c0e:	455b      	cmp	r3, fp
 8005c10:	f67f aefa 	bls.w	8005a08 <ai_platform_network_process+0x194>
 8005c14:	9401      	str	r4, [sp, #4]
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	d036      	beq.n	8005c88 <ai_platform_network_process+0x414>
 8005c1a:	882b      	ldrh	r3, [r5, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d033      	beq.n	8005c88 <ai_platform_network_process+0x414>
 8005c20:	686b      	ldr	r3, [r5, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d030      	beq.n	8005c88 <ai_platform_network_process+0x414>
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f04f 0800 	mov.w	r8, #0
 8005c2c:	b9db      	cbnz	r3, 8005c66 <ai_platform_network_process+0x3f2>
 8005c2e:	e02b      	b.n	8005c88 <ai_platform_network_process+0x414>
 8005c30:	68d4      	ldr	r4, [r2, #12]
 8005c32:	1b00      	subs	r0, r0, r4
 8005c34:	4401      	add	r1, r0
 8005c36:	6091      	str	r1, [r2, #8]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	6872      	ldr	r2, [r6, #4]
 8005c3c:	60da      	str	r2, [r3, #12]
 8005c3e:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8005c42:	f85a 2009 	ldr.w	r2, [sl, r9]
 8005c46:	440b      	add	r3, r1
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	bf24      	itt	cs
 8005c4c:	68f3      	ldrcs	r3, [r6, #12]
 8005c4e:	1ad3      	subcs	r3, r2, r3
 8005c50:	6073      	str	r3, [r6, #4]
 8005c52:	882b      	ldrh	r3, [r5, #0]
 8005c54:	f108 0801 	add.w	r8, r8, #1
 8005c58:	4598      	cmp	r8, r3
 8005c5a:	d215      	bcs.n	8005c88 <ai_platform_network_process+0x414>
 8005c5c:	686b      	ldr	r3, [r5, #4]
 8005c5e:	b19b      	cbz	r3, 8005c88 <ai_platform_network_process+0x414>
 8005c60:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8005c64:	b183      	cbz	r3, 8005c88 <ai_platform_network_process+0x414>
 8005c66:	68a9      	ldr	r1, [r5, #8]
 8005c68:	699a      	ldr	r2, [r3, #24]
 8005c6a:	f8d1 a000 	ldr.w	sl, [r1]
 8005c6e:	6814      	ldr	r4, [r2, #0]
 8005c70:	6890      	ldr	r0, [r2, #8]
 8005c72:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8005c76:	eb0a 0609 	add.w	r6, sl, r9
 8005c7a:	00a4      	lsls	r4, r4, #2
 8005c7c:	6871      	ldr	r1, [r6, #4]
 8005c7e:	d5d7      	bpl.n	8005c30 <ai_platform_network_process+0x3bc>
 8005c80:	68b2      	ldr	r2, [r6, #8]
 8005c82:	f002 fa83 	bl	800818c <memcpy>
 8005c86:	e7da      	b.n	8005c3e <ai_platform_network_process+0x3ca>
 8005c88:	9801      	ldr	r0, [sp, #4]
 8005c8a:	f002 f85f 	bl	8007d4c <ai_layers_forward_all>
 8005c8e:	2f00      	cmp	r7, #0
 8005c90:	d047      	beq.n	8005d22 <ai_platform_network_process+0x4ae>
 8005c92:	883b      	ldrh	r3, [r7, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d044      	beq.n	8005d22 <ai_platform_network_process+0x4ae>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d041      	beq.n	8005d22 <ai_platform_network_process+0x4ae>
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d03e      	beq.n	8005d22 <ai_platform_network_process+0x4ae>
 8005ca4:	f04f 0800 	mov.w	r8, #0
 8005ca8:	e019      	b.n	8005cde <ai_platform_network_process+0x46a>
 8005caa:	f85a 2009 	ldr.w	r2, [sl, r9]
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	bf24      	itt	cs
 8005cb2:	68f3      	ldrcs	r3, [r6, #12]
 8005cb4:	1ad3      	subcs	r3, r2, r3
 8005cb6:	6073      	str	r3, [r6, #4]
 8005cb8:	6981      	ldr	r1, [r0, #24]
 8005cba:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8005cbe:	1b12      	subs	r2, r2, r4
 8005cc0:	4413      	add	r3, r2
 8005cc2:	608b      	str	r3, [r1, #8]
 8005cc4:	6983      	ldr	r3, [r0, #24]
 8005cc6:	6872      	ldr	r2, [r6, #4]
 8005cc8:	60da      	str	r2, [r3, #12]
 8005cca:	883b      	ldrh	r3, [r7, #0]
 8005ccc:	f108 0801 	add.w	r8, r8, #1
 8005cd0:	4598      	cmp	r8, r3
 8005cd2:	d226      	bcs.n	8005d22 <ai_platform_network_process+0x4ae>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	b323      	cbz	r3, 8005d22 <ai_platform_network_process+0x4ae>
 8005cd8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005cdc:	b308      	cbz	r0, 8005d22 <ai_platform_network_process+0x4ae>
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	6981      	ldr	r1, [r0, #24]
 8005ce2:	f8d3 a000 	ldr.w	sl, [r3]
 8005ce6:	680c      	ldr	r4, [r1, #0]
 8005ce8:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8005cec:	eb0a 0609 	add.w	r6, sl, r9
 8005cf0:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 8005cf4:	00a4      	lsls	r4, r4, #2
 8005cf6:	eb0c 0302 	add.w	r3, ip, r2
 8005cfa:	d5d6      	bpl.n	8005caa <ai_platform_network_process+0x436>
 8005cfc:	6889      	ldr	r1, [r1, #8]
 8005cfe:	4660      	mov	r0, ip
 8005d00:	f002 fa44 	bl	800818c <memcpy>
 8005d04:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8005d08:	f85a 2009 	ldr.w	r2, [sl, r9]
 8005d0c:	440b      	add	r3, r1
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	bf24      	itt	cs
 8005d12:	68f3      	ldrcs	r3, [r6, #12]
 8005d14:	1ad3      	subcs	r3, r2, r3
 8005d16:	6073      	str	r3, [r6, #4]
 8005d18:	883b      	ldrh	r3, [r7, #0]
 8005d1a:	f108 0801 	add.w	r8, r8, #1
 8005d1e:	4598      	cmp	r8, r3
 8005d20:	d3d8      	bcc.n	8005cd4 <ai_platform_network_process+0x460>
 8005d22:	9b01      	ldr	r3, [sp, #4]
 8005d24:	f8b3 b016 	ldrh.w	fp, [r3, #22]
 8005d28:	461a      	mov	r2, r3
 8005d2a:	f10b 0b01 	add.w	fp, fp, #1
 8005d2e:	8a9b      	ldrh	r3, [r3, #20]
 8005d30:	fa1f fb8b 	uxth.w	fp, fp
 8005d34:	455b      	cmp	r3, fp
 8005d36:	f8a2 b016 	strh.w	fp, [r2, #22]
 8005d3a:	f63f af6c 	bhi.w	8005c16 <ai_platform_network_process+0x3a2>
 8005d3e:	e663      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005d40:	2700      	movs	r7, #0
 8005d42:	e761      	b.n	8005c08 <ai_platform_network_process+0x394>
 8005d44:	461d      	mov	r5, r3
 8005d46:	461f      	mov	r7, r3
 8005d48:	e75e      	b.n	8005c08 <ai_platform_network_process+0x394>
 8005d4a:	9c01      	ldr	r4, [sp, #4]
 8005d4c:	2217      	movs	r2, #23
 8005d4e:	f104 0010 	add.w	r0, r4, #16
 8005d52:	2113      	movs	r1, #19
 8005d54:	f000 f814 	bl	8005d80 <core_set_error>
 8005d58:	46bb      	mov	fp, r7
 8005d5a:	e655      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005d5c:	f104 0010 	add.w	r0, r4, #16
 8005d60:	2230      	movs	r2, #48	; 0x30
 8005d62:	2111      	movs	r1, #17
 8005d64:	f000 f80c 	bl	8005d80 <core_set_error>
 8005d68:	e64e      	b.n	8005a08 <ai_platform_network_process+0x194>
 8005d6a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8005d6c:	e5c1      	b.n	80058f2 <ai_platform_network_process+0x7e>
 8005d6e:	bf00      	nop

08005d70 <core_init>:
 8005d70:	2001      	movs	r0, #1
 8005d72:	4770      	bx	lr

08005d74 <core_get_error>:
 8005d74:	4603      	mov	r3, r0
 8005d76:	2200      	movs	r2, #0
 8005d78:	6800      	ldr	r0, [r0, #0]
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop

08005d80 <core_set_error>:
 8005d80:	7803      	ldrb	r3, [r0, #0]
 8005d82:	b933      	cbnz	r3, 8005d92 <core_set_error+0x12>
 8005d84:	7001      	strb	r1, [r0, #0]
 8005d86:	6803      	ldr	r3, [r0, #0]
 8005d88:	f362 231f 	bfi	r3, r2, #8, #24
 8005d8c:	6003      	str	r3, [r0, #0]
 8005d8e:	2001      	movs	r0, #1
 8005d90:	4770      	bx	lr
 8005d92:	2000      	movs	r0, #0
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop

08005d98 <func_dummy>:
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop

08005d9c <ai_dict8_dot_array_f32>:
 8005d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005da4:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 8005da8:	f000 80c0 	beq.w	8005f2c <ai_dict8_dot_array_f32+0x190>
 8005dac:	f101 0408 	add.w	r4, r1, #8
 8005db0:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8005db4:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005f34 <ai_dict8_dot_array_f32+0x198>
 8005db8:	eb04 0e09 	add.w	lr, r4, r9
 8005dbc:	f103 0520 	add.w	r5, r3, #32
 8005dc0:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 8005dc4:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 8005dc8:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 8005dcc:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 8005dd0:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 8005dd4:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 8005dd8:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 8005ddc:	ed55 3a04 	vldr	s7, [r5, #-16]
 8005de0:	ed55 4a03 	vldr	s9, [r5, #-12]
 8005de4:	ed55 5a02 	vldr	s11, [r5, #-8]
 8005de8:	ed55 6a01 	vldr	s13, [r5, #-4]
 8005dec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005df0:	edd6 7a00 	vldr	s15, [r6]
 8005df4:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 8005df8:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8005dfc:	ee67 7a83 	vmul.f32	s15, s15, s6
 8005e00:	ed9a 3a00 	vldr	s6, [sl]
 8005e04:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 8005e08:	eee3 7a05 	vfma.f32	s15, s6, s10
 8005e0c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8005e10:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005e14:	ed97 3a00 	vldr	s6, [r7]
 8005e18:	ed96 5a00 	vldr	s10, [r6]
 8005e1c:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 8005e20:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 8005e24:	eee3 7a04 	vfma.f32	s15, s6, s8
 8005e28:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8005e2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005e30:	ed9a 3a00 	vldr	s6, [sl]
 8005e34:	ed96 4a00 	vldr	s8, [r6]
 8005e38:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 8005e3c:	eee5 7a06 	vfma.f32	s15, s10, s12
 8005e40:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8005e44:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005e48:	ed97 5a00 	vldr	s10, [r7]
 8005e4c:	ed96 6a00 	vldr	s12, [r6]
 8005e50:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005e54:	3408      	adds	r4, #8
 8005e56:	45a6      	cmp	lr, r4
 8005e58:	f105 0520 	add.w	r5, r5, #32
 8005e5c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005e60:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005e64:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005e68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e6c:	d1a8      	bne.n	8005dc0 <ai_dict8_dot_array_f32+0x24>
 8005e6e:	4449      	add	r1, r9
 8005e70:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8005e74:	f01c 0c07 	ands.w	ip, ip, #7
 8005e78:	d050      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005e7a:	780c      	ldrb	r4, [r1, #0]
 8005e7c:	edd3 6a00 	vldr	s13, [r3]
 8005e80:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005e84:	edd4 7a00 	vldr	s15, [r4]
 8005e88:	f1bc 0f01 	cmp.w	ip, #1
 8005e8c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005e90:	d044      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005e92:	784c      	ldrb	r4, [r1, #1]
 8005e94:	edd3 6a01 	vldr	s13, [r3, #4]
 8005e98:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005e9c:	edd4 7a00 	vldr	s15, [r4]
 8005ea0:	f1bc 0f02 	cmp.w	ip, #2
 8005ea4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005ea8:	d038      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005eaa:	788c      	ldrb	r4, [r1, #2]
 8005eac:	edd3 6a02 	vldr	s13, [r3, #8]
 8005eb0:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005eb4:	edd4 7a00 	vldr	s15, [r4]
 8005eb8:	f1bc 0f03 	cmp.w	ip, #3
 8005ebc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005ec0:	d02c      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005ec2:	78cc      	ldrb	r4, [r1, #3]
 8005ec4:	edd3 6a03 	vldr	s13, [r3, #12]
 8005ec8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005ecc:	edd4 7a00 	vldr	s15, [r4]
 8005ed0:	f1bc 0f04 	cmp.w	ip, #4
 8005ed4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005ed8:	d020      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005eda:	790c      	ldrb	r4, [r1, #4]
 8005edc:	edd3 6a04 	vldr	s13, [r3, #16]
 8005ee0:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005ee4:	edd4 7a00 	vldr	s15, [r4]
 8005ee8:	f1bc 0f05 	cmp.w	ip, #5
 8005eec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005ef0:	d014      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005ef2:	794c      	ldrb	r4, [r1, #5]
 8005ef4:	edd3 6a05 	vldr	s13, [r3, #20]
 8005ef8:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8005efc:	edd4 7a00 	vldr	s15, [r4]
 8005f00:	f1bc 0f06 	cmp.w	ip, #6
 8005f04:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005f08:	d008      	beq.n	8005f1c <ai_dict8_dot_array_f32+0x180>
 8005f0a:	7989      	ldrb	r1, [r1, #6]
 8005f0c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f10:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005f14:	edd2 6a00 	vldr	s13, [r2]
 8005f18:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005f1c:	edd0 7a00 	vldr	s15, [r0]
 8005f20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f24:	ed80 7a00 	vstr	s14, [r0]
 8005f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f2c:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8005f34 <ai_dict8_dot_array_f32+0x198>
 8005f30:	e7a0      	b.n	8005e74 <ai_dict8_dot_array_f32+0xd8>
 8005f32:	bf00      	nop
 8005f34:	00000000 	.word	0x00000000

08005f38 <ai_dict4_dot_array_f32>:
 8005f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005f3e:	f027 0c01 	bic.w	ip, r7, #1
 8005f42:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 8005f46:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8005f4a:	f000 80ae 	beq.w	80060aa <ai_dict4_dot_array_f32+0x172>
 8005f4e:	1d0d      	adds	r5, r1, #4
 8005f50:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8005f54:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80060b0 <ai_dict4_dot_array_f32+0x178>
 8005f58:	eb05 0e09 	add.w	lr, r5, r9
 8005f5c:	f103 0420 	add.w	r4, r3, #32
 8005f60:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 8005f64:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 8005f68:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 8005f6c:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 8005f70:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 8005f74:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 8005f78:	ed14 5a04 	vldr	s10, [r4, #-16]
 8005f7c:	ed54 5a03 	vldr	s11, [r4, #-12]
 8005f80:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005f84:	ed54 6a01 	vldr	s13, [r4, #-4]
 8005f88:	f006 0a0f 	and.w	sl, r6, #15
 8005f8c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8005f90:	edda 7a00 	vldr	s15, [sl]
 8005f94:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 8005f98:	0936      	lsrs	r6, r6, #4
 8005f9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005f9e:	ee67 7a83 	vmul.f32	s15, s15, s6
 8005fa2:	ed96 3a00 	vldr	s6, [r6]
 8005fa6:	ea4f 161b 	mov.w	r6, fp, lsr #4
 8005faa:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005fae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005fb2:	f00b 0b0f 	and.w	fp, fp, #15
 8005fb6:	edd6 3a00 	vldr	s7, [r6]
 8005fba:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 8005fbe:	eee3 7a84 	vfma.f32	s15, s7, s8
 8005fc2:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8005fc6:	3504      	adds	r5, #4
 8005fc8:	ed9b 4a00 	vldr	s8, [fp]
 8005fcc:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 8005fd0:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005fd4:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8005fd8:	f00a 0a0f 	and.w	sl, sl, #15
 8005fdc:	eddb 4a00 	vldr	s9, [fp]
 8005fe0:	eee4 7a85 	vfma.f32	s15, s9, s10
 8005fe4:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8005fe8:	45ae      	cmp	lr, r5
 8005fea:	ed9a 5a00 	vldr	s10, [sl]
 8005fee:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 8005ff2:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005ff6:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8005ffa:	f006 060f 	and.w	r6, r6, #15
 8005ffe:	edda 5a00 	vldr	s11, [sl]
 8006002:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006006:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800600a:	f104 0420 	add.w	r4, r4, #32
 800600e:	ed96 6a00 	vldr	s12, [r6]
 8006012:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006016:	ee37 7a27 	vadd.f32	s14, s14, s15
 800601a:	d1a1      	bne.n	8005f60 <ai_dict4_dot_array_f32+0x28>
 800601c:	4449      	add	r1, r9
 800601e:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8006022:	459c      	cmp	ip, r3
 8006024:	d92d      	bls.n	8006082 <ai_dict4_dot_array_f32+0x14a>
 8006026:	f10c 0c07 	add.w	ip, ip, #7
 800602a:	f103 0508 	add.w	r5, r3, #8
 800602e:	ebac 0c05 	sub.w	ip, ip, r5
 8006032:	f02c 0407 	bic.w	r4, ip, #7
 8006036:	f103 0810 	add.w	r8, r3, #16
 800603a:	44a0      	add	r8, r4
 800603c:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8006040:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8006044:	ed15 6a01 	vldr	s12, [r5, #-4]
 8006048:	ed55 6a02 	vldr	s13, [r5, #-8]
 800604c:	f004 060f 	and.w	r6, r4, #15
 8006050:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006054:	0924      	lsrs	r4, r4, #4
 8006056:	edd6 7a00 	vldr	s15, [r6]
 800605a:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800605e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006062:	ed94 6a00 	vldr	s12, [r4]
 8006066:	eee6 7a26 	vfma.f32	s15, s12, s13
 800606a:	3508      	adds	r5, #8
 800606c:	45a8      	cmp	r8, r5
 800606e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006072:	d1e5      	bne.n	8006040 <ai_dict4_dot_array_f32+0x108>
 8006074:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8006078:	f10c 0c01 	add.w	ip, ip, #1
 800607c:	4461      	add	r1, ip
 800607e:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8006082:	07fc      	lsls	r4, r7, #31
 8006084:	d509      	bpl.n	800609a <ai_dict4_dot_array_f32+0x162>
 8006086:	7809      	ldrb	r1, [r1, #0]
 8006088:	edd3 7a00 	vldr	s15, [r3]
 800608c:	090b      	lsrs	r3, r1, #4
 800608e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006092:	edd2 6a00 	vldr	s13, [r2]
 8006096:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800609a:	edd0 7a00 	vldr	s15, [r0]
 800609e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060a2:	ed80 7a00 	vstr	s14, [r0]
 80060a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060aa:	ed9f 7a01 	vldr	s14, [pc, #4]	; 80060b0 <ai_dict4_dot_array_f32+0x178>
 80060ae:	e7b8      	b.n	8006022 <ai_dict4_dot_array_f32+0xea>
 80060b0:	00000000 	.word	0x00000000

080060b4 <ai_dict_decompress_f32>:
 80060b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060b8:	9f08      	ldr	r7, [sp, #32]
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80060c0:	d00e      	beq.n	80060e0 <ai_dict_decompress_f32+0x2c>
 80060c2:	2b08      	cmp	r3, #8
 80060c4:	d10a      	bne.n	80060dc <ai_dict_decompress_f32+0x28>
 80060c6:	42b8      	cmp	r0, r7
 80060c8:	d208      	bcs.n	80060dc <ai_dict_decompress_f32+0x28>
 80060ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f840 3b04 	str.w	r3, [r0], #4
 80060d8:	4287      	cmp	r7, r0
 80060da:	d8f6      	bhi.n	80060ca <ai_dict_decompress_f32+0x16>
 80060dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060e0:	9b07      	ldr	r3, [sp, #28]
 80060e2:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 80060e6:	ea4f 09cc 	mov.w	r9, ip, lsl #3
 80060ea:	f10c 38ff 	add.w	r8, ip, #4294967295	; 0xffffffff
 80060ee:	f003 0e01 	and.w	lr, r3, #1
 80060f2:	42b8      	cmp	r0, r7
 80060f4:	d2f2      	bcs.n	80060dc <ai_dict_decompress_f32+0x28>
 80060f6:	f1bc 0f00 	cmp.w	ip, #0
 80060fa:	d01a      	beq.n	8006132 <ai_dict_decompress_f32+0x7e>
 80060fc:	f100 0508 	add.w	r5, r0, #8
 8006100:	1e4c      	subs	r4, r1, #1
 8006102:	eb01 0608 	add.w	r6, r1, r8
 8006106:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800610a:	091b      	lsrs	r3, r3, #4
 800610c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006110:	42a6      	cmp	r6, r4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f845 3c08 	str.w	r3, [r5, #-8]
 8006118:	7823      	ldrb	r3, [r4, #0]
 800611a:	f003 030f 	and.w	r3, r3, #15
 800611e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006122:	f105 0508 	add.w	r5, r5, #8
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f845 3c0c 	str.w	r3, [r5, #-12]
 800612c:	d1eb      	bne.n	8006106 <ai_dict_decompress_f32+0x52>
 800612e:	4461      	add	r1, ip
 8006130:	4448      	add	r0, r9
 8006132:	f1be 0f00 	cmp.w	lr, #0
 8006136:	d103      	bne.n	8006140 <ai_dict_decompress_f32+0x8c>
 8006138:	4287      	cmp	r7, r0
 800613a:	d8dc      	bhi.n	80060f6 <ai_dict_decompress_f32+0x42>
 800613c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006140:	780b      	ldrb	r3, [r1, #0]
 8006142:	091b      	lsrs	r3, r3, #4
 8006144:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006148:	3101      	adds	r1, #1
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6003      	str	r3, [r0, #0]
 800614e:	3004      	adds	r0, #4
 8006150:	e7cf      	b.n	80060f2 <ai_dict_decompress_f32+0x3e>
 8006152:	bf00      	nop

08006154 <forward_conv2d_nl_pool>:
 8006154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006158:	ed2d 8b10 	vpush	{d8-d15}
 800615c:	b0e1      	sub	sp, #388	; 0x184
 800615e:	6983      	ldr	r3, [r0, #24]
 8006160:	881e      	ldrh	r6, [r3, #0]
 8006162:	af0a      	add	r7, sp, #40	; 0x28
 8006164:	2e00      	cmp	r6, #0
 8006166:	f000 859b 	beq.w	8006ca0 <forward_conv2d_nl_pool+0xb4c>
 800616a:	6859      	ldr	r1, [r3, #4]
 800616c:	684a      	ldr	r2, [r1, #4]
 800616e:	2a00      	cmp	r2, #0
 8006170:	f000 8593 	beq.w	8006c9a <forward_conv2d_nl_pool+0xb46>
 8006174:	f8d2 c000 	ldr.w	ip, [r2]
 8006178:	2e01      	cmp	r6, #1
 800617a:	f240 858b 	bls.w	8006c94 <forward_conv2d_nl_pool+0xb40>
 800617e:	690a      	ldr	r2, [r1, #16]
 8006180:	2a00      	cmp	r2, #0
 8006182:	f000 8582 	beq.w	8006c8a <forward_conv2d_nl_pool+0xb36>
 8006186:	f8d2 9000 	ldr.w	r9, [r2]
 800618a:	2e02      	cmp	r6, #2
 800618c:	f000 8582 	beq.w	8006c94 <forward_conv2d_nl_pool+0xb40>
 8006190:	69cd      	ldr	r5, [r1, #28]
 8006192:	2d00      	cmp	r5, #0
 8006194:	f000 8571 	beq.w	8006c7a <forward_conv2d_nl_pool+0xb26>
 8006198:	682a      	ldr	r2, [r5, #0]
 800619a:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800619e:	f111 0218 	adds.w	r2, r1, #24
 80061a2:	d004      	beq.n	80061ae <forward_conv2d_nl_pool+0x5a>
 80061a4:	8b0a      	ldrh	r2, [r1, #24]
 80061a6:	2a01      	cmp	r2, #1
 80061a8:	f240 857c 	bls.w	8006ca4 <forward_conv2d_nl_pool+0xb50>
 80061ac:	686a      	ldr	r2, [r5, #4]
 80061ae:	68a9      	ldr	r1, [r5, #8]
 80061b0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80061b2:	f8c7 4154 	str.w	r4, [r7, #340]	; 0x154
 80061b6:	f8dc b018 	ldr.w	fp, [ip, #24]
 80061ba:	f8d7 4150 	ldr.w	r4, [r7, #336]	; 0x150
 80061be:	f8dc 800c 	ldr.w	r8, [ip, #12]
 80061c2:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 80061c6:	f8d4 c018 	ldr.w	ip, [r4, #24]
 80061ca:	f8db 4008 	ldr.w	r4, [fp, #8]
 80061ce:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 80061d2:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80061d6:	f8d9 e00c 	ldr.w	lr, [r9, #12]
 80061da:	f8c7 413c 	str.w	r4, [r7, #316]	; 0x13c
 80061de:	f8d8 400c 	ldr.w	r4, [r8, #12]
 80061e2:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80061e6:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061ea:	f8c7 4148 	str.w	r4, [r7, #328]	; 0x148
 80061ee:	f8de 4004 	ldr.w	r4, [lr, #4]
 80061f2:	f8c7 4138 	str.w	r4, [r7, #312]	; 0x138
 80061f6:	f8de 400c 	ldr.w	r4, [lr, #12]
 80061fa:	f8c7 40c0 	str.w	r4, [r7, #192]	; 0xc0
 80061fe:	f8de 4008 	ldr.w	r4, [lr, #8]
 8006202:	f8c7 4094 	str.w	r4, [r7, #148]	; 0x94
 8006206:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800620a:	6824      	ldr	r4, [r4, #0]
 800620c:	f8c7 4144 	str.w	r4, [r7, #324]	; 0x144
 8006210:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 8006214:	6864      	ldr	r4, [r4, #4]
 8006216:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800621a:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800621e:	68a5      	ldr	r5, [r4, #8]
 8006220:	f8da 4004 	ldr.w	r4, [sl, #4]
 8006224:	f8c7 4154 	str.w	r4, [r7, #340]	; 0x154
 8006228:	f8da 4008 	ldr.w	r4, [sl, #8]
 800622c:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8006230:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8006232:	6824      	ldr	r4, [r4, #0]
 8006234:	f8c7 4134 	str.w	r4, [r7, #308]	; 0x134
 8006238:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800623a:	6864      	ldr	r4, [r4, #4]
 800623c:	643c      	str	r4, [r7, #64]	; 0x40
 800623e:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8006242:	f8c7 4128 	str.w	r4, [r7, #296]	; 0x128
 8006246:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8006248:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800624c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800624e:	f8c7 414c 	str.w	r4, [r7, #332]	; 0x14c
 8006252:	69c4      	ldr	r4, [r0, #28]
 8006254:	f8c7 4124 	str.w	r4, [r7, #292]	; 0x124
 8006258:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800625a:	64bc      	str	r4, [r7, #72]	; 0x48
 800625c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800625e:	647c      	str	r4, [r7, #68]	; 0x44
 8006260:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8006262:	f8c7 40bc 	str.w	r4, [r7, #188]	; 0xbc
 8006266:	e9d0 ba0c 	ldrd	fp, sl, [r0, #48]	; 0x30
 800626a:	2a00      	cmp	r2, #0
 800626c:	f000 84f8 	beq.w	8006c60 <forward_conv2d_nl_pool+0xb0c>
 8006270:	6992      	ldr	r2, [r2, #24]
 8006272:	6892      	ldr	r2, [r2, #8]
 8006274:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8006278:	4680      	mov	r8, r0
 800627a:	6a00      	ldr	r0, [r0, #32]
 800627c:	2900      	cmp	r1, #0
 800627e:	f000 84e4 	beq.w	8006c4a <forward_conv2d_nl_pool+0xaf6>
 8006282:	698a      	ldr	r2, [r1, #24]
 8006284:	2a00      	cmp	r2, #0
 8006286:	f000 8533 	beq.w	8006cf0 <forward_conv2d_nl_pool+0xb9c>
 800628a:	694b      	ldr	r3, [r1, #20]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006292:	e9d2 0100 	ldrd	r0, r1, [r2]
 8006296:	6893      	ldr	r3, [r2, #8]
 8006298:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800629c:	f001 fdfc 	bl	8007e98 <ai_array_get_byte_size>
 80062a0:	f8d8 3018 	ldr.w	r3, [r8, #24]
 80062a4:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 80062a8:	881e      	ldrh	r6, [r3, #0]
 80062aa:	f8d2 c018 	ldr.w	ip, [r2, #24]
 80062ae:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 80062b2:	f8d8 1058 	ldr.w	r1, [r8, #88]	; 0x58
 80062b6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80062b8:	f8b7 1144 	ldrh.w	r1, [r7, #324]	; 0x144
 80062bc:	f8c7 1118 	str.w	r1, [r7, #280]	; 0x118
 80062c0:	fa11 f585 	uxtah	r5, r1, r5
 80062c4:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80062c8:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80062cc:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80062d0:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 80062d4:	3901      	subs	r1, #1
 80062d6:	f8c7 1150 	str.w	r1, [r7, #336]	; 0x150
 80062da:	eb05 0e00 	add.w	lr, r5, r0
 80062de:	fa1f f28a 	uxth.w	r2, sl
 80062e2:	f8d7 5120 	ldr.w	r5, [r7, #288]	; 0x120
 80062e6:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 80062ea:	f8dc 4000 	ldr.w	r4, [ip]
 80062ee:	f8dc 1000 	ldr.w	r1, [ip]
 80062f2:	3a01      	subs	r2, #1
 80062f4:	fb00 5002 	mla	r0, r0, r2, r5
 80062f8:	fa1f f28b 	uxth.w	r2, fp
 80062fc:	f3c4 14c6 	ubfx	r4, r4, #7, #7
 8006300:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 8006304:	f3c1 5141 	ubfx	r1, r1, #21, #2
 8006308:	1e50      	subs	r0, r2, #1
 800630a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	; 0x14c
 800630e:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8006312:	fa44 f101 	asr.w	r1, r4, r1
 8006316:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800631a:	f8dc 4000 	ldr.w	r4, [ip]
 800631e:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8006322:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8006326:	f3c4 4543 	ubfx	r5, r4, #17, #4
 800632a:	f8d7 4154 	ldr.w	r4, [r7, #340]	; 0x154
 800632e:	ebae 0202 	sub.w	r2, lr, r2
 8006332:	fa1f fe81 	uxth.w	lr, r1
 8006336:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800633a:	fbb2 f2f1 	udiv	r2, r2, r1
 800633e:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 8006342:	3c01      	subs	r4, #1
 8006344:	fb04 1100 	mla	r1, r4, r0, r1
 8006348:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800634c:	1c51      	adds	r1, r2, #1
 800634e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006352:	487c      	ldr	r0, [pc, #496]	; (8006544 <forward_conv2d_nl_pool+0x3f0>)
 8006354:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 8006358:	4611      	mov	r1, r2
 800635a:	2a00      	cmp	r2, #0
 800635c:	bf08      	it	eq
 800635e:	4601      	moveq	r1, r0
 8006360:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 8006364:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8006368:	2d04      	cmp	r5, #4
 800636a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800636e:	f000 849e 	beq.w	8006cae <forward_conv2d_nl_pool+0xb5a>
 8006372:	2d08      	cmp	r5, #8
 8006374:	f000 849b 	beq.w	8006cae <forward_conv2d_nl_pool+0xb5a>
 8006378:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800637c:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 8006380:	2e03      	cmp	r6, #3
 8006382:	f9b7 2134 	ldrsh.w	r2, [r7, #308]	; 0x134
 8006386:	f8c7 2140 	str.w	r2, [r7, #320]	; 0x140
 800638a:	f240 8483 	bls.w	8006c94 <forward_conv2d_nl_pool+0xb40>
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006392:	2b00      	cmp	r3, #0
 8006394:	f000 8489 	beq.w	8006caa <forward_conv2d_nl_pool+0xb56>
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800639e:	68da      	ldr	r2, [r3, #12]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80063a6:	6899      	ldr	r1, [r3, #8]
 80063a8:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 80063ac:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 80063b0:	6896      	ldr	r6, [r2, #8]
 80063b2:	f8c7 6144 	str.w	r6, [r7, #324]	; 0x144
 80063b6:	4249      	negs	r1, r1
 80063b8:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 80063bc:	2800      	cmp	r0, #0
 80063be:	f000 82dd 	beq.w	800697c <forward_conv2d_nl_pool+0x828>
 80063c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80063c6:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 80063ca:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80063ce:	f8d7 50bc 	ldr.w	r5, [r7, #188]	; 0xbc
 80063d2:	ed9f 8a5d 	vldr	s16, [pc, #372]	; 8006548 <forward_conv2d_nl_pool+0x3f4>
 80063d6:	fb03 f200 	mul.w	r2, r3, r0
 80063da:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 80063de:	008c      	lsls	r4, r1, #2
 80063e0:	fb04 f000 	mul.w	r0, r4, r0
 80063e4:	f8c7 40d4 	str.w	r4, [r7, #212]	; 0xd4
 80063e8:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 80063ec:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
 80063f0:	fb01 fc02 	mul.w	ip, r1, r2
 80063f4:	00a2      	lsls	r2, r4, #2
 80063f6:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 80063fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063fe:	f8c7 c080 	str.w	ip, [r7, #128]	; 0x80
 8006402:	00ab      	lsls	r3, r5, #2
 8006404:	4694      	mov	ip, r2
 8006406:	fb0c f204 	mul.w	r2, ip, r4
 800640a:	fb04 f303 	mul.w	r3, r4, r3
 800640e:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 8006412:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 8006416:	00a4      	lsls	r4, r4, #2
 8006418:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800641c:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 8006420:	f04f 0c00 	mov.w	ip, #0
 8006424:	fa0f f58b 	sxth.w	r5, fp
 8006428:	f8c7 c0e0 	str.w	ip, [r7, #224]	; 0xe0
 800642c:	46a4      	mov	ip, r4
 800642e:	f8d7 4120 	ldr.w	r4, [r7, #288]	; 0x120
 8006432:	f8c7 50e8 	str.w	r5, [r7, #232]	; 0xe8
 8006436:	fa0f f58a 	sxth.w	r5, sl
 800643a:	f8c7 5100 	str.w	r5, [r7, #256]	; 0x100
 800643e:	fb0c fc04 	mul.w	ip, ip, r4
 8006442:	f8c7 c034 	str.w	ip, [r7, #52]	; 0x34
 8006446:	fb06 fc03 	mul.w	ip, r6, r3
 800644a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800644e:	f8c7 c050 	str.w	ip, [r7, #80]	; 0x50
 8006452:	4240      	negs	r0, r0
 8006454:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
 8006458:	469c      	mov	ip, r3
 800645a:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800645e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006462:	f8d7 40e8 	ldr.w	r4, [r7, #232]	; 0xe8
 8006466:	f8b7 5130 	ldrh.w	r5, [r7, #304]	; 0x130
 800646a:	f8c7 50ec 	str.w	r5, [r7, #236]	; 0xec
 800646e:	fb00 f303 	mul.w	r3, r0, r3
 8006472:	460d      	mov	r5, r1
 8006474:	fb0c fc04 	mul.w	ip, ip, r4
 8006478:	627b      	str	r3, [r7, #36]	; 0x24
 800647a:	fb04 f305 	mul.w	r3, r4, r5
 800647e:	f8c7 c07c 	str.w	ip, [r7, #124]	; 0x7c
 8006482:	f8d7 50ec 	ldr.w	r5, [r7, #236]	; 0xec
 8006486:	623b      	str	r3, [r7, #32]
 8006488:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800648c:	46a6      	mov	lr, r4
 800648e:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 8006492:	fb05 f503 	mul.w	r5, r5, r3
 8006496:	667d      	str	r5, [r7, #100]	; 0x64
 8006498:	4625      	mov	r5, r4
 800649a:	fb05 f503 	mul.w	r5, r5, r3
 800649e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80064a2:	66bd      	str	r5, [r7, #104]	; 0x68
 80064a4:	fb00 f101 	mul.w	r1, r0, r1
 80064a8:	fb03 f306 	mul.w	r3, r3, r6
 80064ac:	657b      	str	r3, [r7, #84]	; 0x54
 80064ae:	008b      	lsls	r3, r1, #2
 80064b0:	633b      	str	r3, [r7, #48]	; 0x30
 80064b2:	0093      	lsls	r3, r2, #2
 80064b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b6:	0083      	lsls	r3, r0, #2
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80064be:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 80064c2:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80064c6:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80064ca:	2400      	movs	r4, #0
 80064cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80064ce:	4603      	mov	r3, r0
 80064d0:	fb03 f301 	mul.w	r3, r3, r1
 80064d4:	f8c7 40c4 	str.w	r4, [r7, #196]	; 0xc4
 80064d8:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 80064dc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80064e0:	00d1      	lsls	r1, r2, #3
 80064e2:	0113      	lsls	r3, r2, #4
 80064e4:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 80064e8:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80064ec:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80064f0:	fb00 f004 	mul.w	r0, r0, r4
 80064f4:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80064f8:	66f8      	str	r0, [r7, #108]	; 0x6c
 80064fa:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 80064fe:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8006502:	469a      	mov	sl, r3
 8006504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006508:	2b00      	cmp	r3, #0
 800650a:	f340 81d0 	ble.w	80068ae <forward_conv2d_nl_pool+0x75a>
 800650e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 8006512:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8006516:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800651a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800651e:	2900      	cmp	r1, #0
 8006520:	441a      	add	r2, r3
 8006522:	bfb4      	ite	lt
 8006524:	2100      	movlt	r1, #0
 8006526:	2300      	movge	r3, #0
 8006528:	4282      	cmp	r2, r0
 800652a:	bf28      	it	cs
 800652c:	4602      	movcs	r2, r0
 800652e:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8006532:	2801      	cmp	r0, #1
 8006534:	f000 83f6 	beq.w	8006d24 <forward_conv2d_nl_pool+0xbd0>
 8006538:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800653c:	4281      	cmp	r1, r0
 800653e:	f000 822a 	beq.w	8006996 <forward_conv2d_nl_pool+0x842>
 8006542:	e003      	b.n	800654c <forward_conv2d_nl_pool+0x3f8>
 8006544:	08005d99 	.word	0x08005d99
 8006548:	00000000 	.word	0x00000000
 800654c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8006550:	2900      	cmp	r1, #0
 8006552:	f000 819f 	beq.w	8006894 <forward_conv2d_nl_pool+0x740>
 8006556:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800655a:	fb93 f1f0 	sdiv	r1, r3, r0
 800655e:	fb00 3111 	mls	r1, r0, r1, r3
 8006562:	1a41      	subs	r1, r0, r1
 8006564:	1ad2      	subs	r2, r2, r3
 8006566:	fb91 f5f0 	sdiv	r5, r1, r0
 800656a:	fb00 1515 	mls	r5, r0, r5, r1
 800656e:	1b52      	subs	r2, r2, r5
 8006570:	4601      	mov	r1, r0
 8006572:	4402      	add	r2, r0
 8006574:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8006578:	f8d7 6120 	ldr.w	r6, [r7, #288]	; 0x120
 800657c:	4604      	mov	r4, r0
 800657e:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 8006582:	fbb4 f4f0 	udiv	r4, r4, r0
 8006586:	6a38      	ldr	r0, [r7, #32]
 8006588:	3a01      	subs	r2, #1
 800658a:	fb92 f8f1 	sdiv	r8, r2, r1
 800658e:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8006592:	eba0 0c04 	sub.w	ip, r0, r4
 8006596:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800659a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800659e:	4614      	mov	r4, r2
 80065a0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80065a4:	fbb4 f2f2 	udiv	r2, r4, r2
 80065a8:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 80065ac:	663a      	str	r2, [r7, #96]	; 0x60
 80065ae:	441d      	add	r5, r3
 80065b0:	fb0e f000 	mul.w	r0, lr, r0
 80065b4:	440b      	add	r3, r1
 80065b6:	eba6 0608 	sub.w	r6, r6, r8
 80065ba:	fb04 f505 	mul.w	r5, r4, r5
 80065be:	3b01      	subs	r3, #1
 80065c0:	f8d7 4100 	ldr.w	r4, [r7, #256]	; 0x100
 80065c4:	fb93 f3f4 	sdiv	r3, r3, r4
 80065c8:	fb00 f406 	mul.w	r4, r0, r6
 80065cc:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 80065d0:	677d      	str	r5, [r7, #116]	; 0x74
 80065d2:	0091      	lsls	r1, r2, #2
 80065d4:	fb00 f003 	mul.w	r0, r0, r3
 80065d8:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 80065dc:	65f8      	str	r0, [r7, #92]	; 0x5c
 80065de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065e2:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 80065e6:	f8c7 40d8 	str.w	r4, [r7, #216]	; 0xd8
 80065ea:	ebc2 7182 	rsb	r1, r2, r2, lsl #30
 80065ee:	1ac3      	subs	r3, r0, r3
 80065f0:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 80065f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065f8:	008b      	lsls	r3, r1, #2
 80065fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065fc:	00d3      	lsls	r3, r2, #3
 80065fe:	61fb      	str	r3, [r7, #28]
 8006600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006604:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006608:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800660c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006610:	2300      	movs	r3, #0
 8006612:	e9c7 ab04 	strd	sl, fp, [r7, #16]
 8006616:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800661a:	67bb      	str	r3, [r7, #120]	; 0x78
 800661c:	46c2      	mov	sl, r8
 800661e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006622:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8006626:	eb03 0c02 	add.w	ip, r3, r2
 800662a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800662e:	2b00      	cmp	r3, #0
 8006630:	f2c0 811c 	blt.w	800686c <forward_conv2d_nl_pool+0x718>
 8006634:	2000      	movs	r0, #0
 8006636:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 8006638:	f8d7 80e8 	ldr.w	r8, [r7, #232]	; 0xe8
 800663c:	4605      	mov	r5, r0
 800663e:	4606      	mov	r6, r0
 8006640:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006644:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8006648:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800664c:	4413      	add	r3, r2
 800664e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006652:	440a      	add	r2, r1
 8006654:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8006658:	428b      	cmp	r3, r1
 800665a:	bf94      	ite	ls
 800665c:	ebc6 0303 	rsbls	r3, r6, r3
 8006660:	ebc6 0301 	rsbhi	r3, r6, r1
 8006664:	4415      	add	r5, r2
 8006666:	1a1b      	subs	r3, r3, r0
 8006668:	00a4      	lsls	r4, r4, #2
 800666a:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800666e:	f8d7 60b8 	ldr.w	r6, [r7, #184]	; 0xb8
 8006672:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8006676:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 8006678:	4602      	mov	r2, r0
 800667a:	2800      	cmp	r0, #0
 800667c:	bf08      	it	eq
 800667e:	4662      	moveq	r2, ip
 8006680:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8006684:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8006688:	fb91 f1f0 	sdiv	r1, r1, r0
 800668c:	4429      	add	r1, r5
 800668e:	f8d7 5128 	ldr.w	r5, [r7, #296]	; 0x128
 8006692:	fb0e 5501 	mla	r5, lr, r1, r5
 8006696:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800669a:	4403      	add	r3, r0
 800669c:	fb01 6104 	mla	r1, r1, r4, r6
 80066a0:	3b01      	subs	r3, #1
 80066a2:	fb93 f6f0 	sdiv	r6, r3, r0
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 80066ac:	fb06 3110 	mls	r1, r6, r0, r3
 80066b0:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80066b4:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 80066b8:	4562      	cmp	r2, ip
 80066ba:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80066be:	bf08      	it	eq
 80066c0:	eeb0 6a48 	vmoveq.f32	s12, s16
 80066c4:	1b9b      	subs	r3, r3, r6
 80066c6:	2800      	cmp	r0, #0
 80066c8:	d070      	beq.n	80067ac <forward_conv2d_nl_pool+0x658>
 80066ca:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80066ce:	fb0e f803 	mul.w	r8, lr, r3
 80066d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066d4:	fb00 fb01 	mul.w	fp, r0, r1
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d067      	beq.n	80067ac <forward_conv2d_nl_pool+0x658>
 80066dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80066e0:	18d3      	adds	r3, r2, r3
 80066e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80066e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80066ea:	1a9b      	subs	r3, r3, r2
 80066ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80066ee:	2300      	movs	r3, #0
 80066f0:	673b      	str	r3, [r7, #112]	; 0x70
 80066f2:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80066f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f8:	4413      	add	r3, r2
 80066fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80066fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006702:	4413      	add	r3, r2
 8006704:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006708:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800670c:	ecf3 7a01 	vldmia	r3!, {s15}
 8006710:	f1ba 0f00 	cmp.w	sl, #0
 8006714:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006718:	ee67 7a86 	vmul.f32	s15, s15, s12
 800671c:	f340 80a4 	ble.w	8006868 <forward_conv2d_nl_pool+0x714>
 8006720:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8006724:	f04f 0c00 	mov.w	ip, #0
 8006728:	2e00      	cmp	r6, #0
 800672a:	dd19      	ble.n	8006760 <forward_conv2d_nl_pool+0x60c>
 800672c:	2100      	movs	r1, #0
 800672e:	eb00 040e 	add.w	r4, r0, lr
 8006732:	4284      	cmp	r4, r0
 8006734:	d910      	bls.n	8006758 <forward_conv2d_nl_pool+0x604>
 8006736:	4603      	mov	r3, r0
 8006738:	462a      	mov	r2, r5
 800673a:	ecb3 7a01 	vldmia	r3!, {s14}
 800673e:	ecf2 6a01 	vldmia	r2!, {s13}
 8006742:	429c      	cmp	r4, r3
 8006744:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006748:	d8f7      	bhi.n	800673a <forward_conv2d_nl_pool+0x5e6>
 800674a:	43c3      	mvns	r3, r0
 800674c:	441c      	add	r4, r3
 800674e:	f024 0403 	bic.w	r4, r4, #3
 8006752:	3404      	adds	r4, #4
 8006754:	4425      	add	r5, r4
 8006756:	4420      	add	r0, r4
 8006758:	3101      	adds	r1, #1
 800675a:	428e      	cmp	r6, r1
 800675c:	4448      	add	r0, r9
 800675e:	d1e6      	bne.n	800672e <forward_conv2d_nl_pool+0x5da>
 8006760:	f10c 0c01 	add.w	ip, ip, #1
 8006764:	45e2      	cmp	sl, ip
 8006766:	4458      	add	r0, fp
 8006768:	4445      	add	r5, r8
 800676a:	d1dd      	bne.n	8006728 <forward_conv2d_nl_pool+0x5d4>
 800676c:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8006770:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006774:	441d      	add	r5, r3
 8006776:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800677a:	ece3 7a01 	vstmia	r3!, {s15}
 800677e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8006782:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006786:	4293      	cmp	r3, r2
 8006788:	d1be      	bne.n	8006708 <forward_conv2d_nl_pool+0x5b4>
 800678a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800678e:	69f9      	ldr	r1, [r7, #28]
 8006790:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006792:	4472      	add	r2, lr
 8006794:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8006798:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800679a:	1a52      	subs	r2, r2, r1
 800679c:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80067a0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80067a4:	3301      	adds	r3, #1
 80067a6:	429a      	cmp	r2, r3
 80067a8:	673b      	str	r3, [r7, #112]	; 0x70
 80067aa:	d1a2      	bne.n	80066f2 <forward_conv2d_nl_pool+0x59e>
 80067ac:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80067b0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80067b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067b6:	4608      	mov	r0, r1
 80067b8:	4410      	add	r0, r2
 80067ba:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80067be:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 80067c2:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 80067c6:	4401      	add	r1, r0
 80067c8:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 80067cc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80067d0:	1a8a      	subs	r2, r1, r2
 80067d2:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80067d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80067da:	3301      	adds	r3, #1
 80067dc:	429a      	cmp	r2, r3
 80067de:	67bb      	str	r3, [r7, #120]	; 0x78
 80067e0:	f47f af1d 	bne.w	800661e <forward_conv2d_nl_pool+0x4ca>
 80067e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80067ec:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	2a00      	cmp	r2, #0
 80067f4:	f000 8210 	beq.w	8006c18 <forward_conv2d_nl_pool+0xac4>
 80067f8:	2400      	movs	r4, #0
 80067fa:	f8d7 5098 	ldr.w	r5, [r7, #152]	; 0x98
 80067fe:	f8d7 614c 	ldr.w	r6, [r7, #332]	; 0x14c
 8006802:	f8d7 8134 	ldr.w	r8, [r7, #308]	; 0x134
 8006806:	f8d7 9108 	ldr.w	r9, [r7, #264]	; 0x108
 800680a:	f8c7 4150 	str.w	r4, [r7, #336]	; 0x150
 800680e:	609e      	str	r6, [r3, #8]
 8006810:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8006814:	f8d7 40c8 	ldr.w	r4, [r7, #200]	; 0xc8
 8006818:	462b      	mov	r3, r5
 800681a:	4641      	mov	r1, r8
 800681c:	4640      	mov	r0, r8
 800681e:	47a0      	blx	r4
 8006820:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006824:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 8006828:	6859      	ldr	r1, [r3, #4]
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	f8d7 40f4 	ldr.w	r4, [r7, #244]	; 0xf4
 8006830:	4405      	add	r5, r0
 8006832:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8006836:	0089      	lsls	r1, r1, #2
 8006838:	4406      	add	r6, r0
 800683a:	eba5 0c09 	sub.w	ip, r5, r9
 800683e:	1850      	adds	r0, r2, r1
 8006840:	45a4      	cmp	ip, r4
 8006842:	bfa8      	it	ge
 8006844:	464d      	movge	r5, r9
 8006846:	4286      	cmp	r6, r0
 8006848:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800684c:	bf28      	it	cs
 800684e:	1a76      	subcs	r6, r6, r1
 8006850:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8006854:	3001      	adds	r0, #1
 8006856:	4281      	cmp	r1, r0
 8006858:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
 800685c:	d1d7      	bne.n	800680e <forward_conv2d_nl_pool+0x6ba>
 800685e:	f8c7 5098 	str.w	r5, [r7, #152]	; 0x98
 8006862:	f8c7 614c 	str.w	r6, [r7, #332]	; 0x14c
 8006866:	e019      	b.n	800689c <forward_conv2d_nl_pool+0x748>
 8006868:	461a      	mov	r2, r3
 800686a:	e781      	b.n	8006770 <forward_conv2d_nl_pool+0x61c>
 800686c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8006870:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8006874:	fb90 f3f2 	sdiv	r3, r0, r2
 8006878:	fb02 0313 	mls	r3, r2, r3, r0
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	4605      	mov	r5, r0
 8006880:	fb93 f0f2 	sdiv	r0, r3, r2
 8006884:	fb02 3010 	mls	r0, r2, r0, r3
 8006888:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800688a:	462e      	mov	r6, r5
 800688c:	18c4      	adds	r4, r0, r3
 800688e:	eb02 0805 	add.w	r8, r2, r5
 8006892:	e6d5      	b.n	8006640 <forward_conv2d_nl_pool+0x4ec>
 8006894:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	609a      	str	r2, [r3, #8]
 800689e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80068a2:	3301      	adds	r3, #1
 80068a4:	b21b      	sxth	r3, r3
 80068a6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80068aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80068ae:	3b01      	subs	r3, #1
 80068b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80068b4:	f100 83bf 	bmi.w	8007036 <forward_conv2d_nl_pool+0xee2>
 80068b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80068bc:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 80068c0:	42a3      	cmp	r3, r4
 80068c2:	f200 839d 	bhi.w	8007000 <forward_conv2d_nl_pool+0xeac>
 80068c6:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	6990      	ldr	r0, [r2, #24]
 80068ce:	9301      	str	r3, [sp, #4]
 80068d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068d4:	f8d7 80bc 	ldr.w	r8, [r7, #188]	; 0xbc
 80068d8:	f8b7 5094 	ldrh.w	r5, [r7, #148]	; 0x94
 80068dc:	1a9b      	subs	r3, r3, r2
 80068de:	fa1f f188 	uxth.w	r1, r8
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80068e8:	9308      	str	r3, [sp, #32]
 80068ea:	9105      	str	r1, [sp, #20]
 80068ec:	2601      	movs	r6, #1
 80068ee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80068f2:	9607      	str	r6, [sp, #28]
 80068f4:	f8d7 6084 	ldr.w	r6, [r7, #132]	; 0x84
 80068f8:	9506      	str	r5, [sp, #24]
 80068fa:	f8b7 5040 	ldrh.w	r5, [r7, #64]	; 0x40
 80068fe:	9304      	str	r3, [sp, #16]
 8006900:	1a64      	subs	r4, r4, r1
 8006902:	b2b1      	uxth	r1, r6
 8006904:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	e9cd 5102 	strd	r5, r1, [sp, #8]
 800690e:	b224      	sxth	r4, r4
 8006910:	f8b7 3138 	ldrh.w	r3, [r7, #312]	; 0x138
 8006914:	f8b7 1144 	ldrh.w	r1, [r7, #324]	; 0x144
 8006918:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800691c:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800691e:	47a0      	blx	r4
 8006920:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8006924:	f8d7 511c 	ldr.w	r5, [r7, #284]	; 0x11c
 8006928:	688a      	ldr	r2, [r1, #8]
 800692a:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 800692c:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 8006930:	fa0f f388 	sxth.w	r3, r8
 8006934:	1af3      	subs	r3, r6, r3
 8006936:	4422      	add	r2, r4
 8006938:	462e      	mov	r6, r5
 800693a:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 800693e:	f8d7 5118 	ldr.w	r5, [r7, #280]	; 0x118
 8006942:	608a      	str	r2, [r1, #8]
 8006944:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006948:	4426      	add	r6, r4
 800694a:	b21b      	sxth	r3, r3
 800694c:	1b2c      	subs	r4, r5, r4
 800694e:	f8c7 4118 	str.w	r4, [r7, #280]	; 0x118
 8006952:	6efd      	ldr	r5, [r7, #108]	; 0x6c
 8006954:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 8006958:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800695c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006960:	f8c7 611c 	str.w	r6, [r7, #284]	; 0x11c
 8006964:	3001      	adds	r0, #1
 8006966:	442c      	add	r4, r5
 8006968:	4283      	cmp	r3, r0
 800696a:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
 800696e:	f8c7 4114 	str.w	r4, [r7, #276]	; 0x114
 8006972:	f63f adc7 	bhi.w	8006504 <forward_conv2d_nl_pool+0x3b0>
 8006976:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	609a      	str	r2, [r3, #8]
 8006980:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006984:	68d3      	ldr	r3, [r2, #12]
 8006986:	6093      	str	r3, [r2, #8]
 8006988:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800698c:	46bd      	mov	sp, r7
 800698e:	ecbd 8b10 	vpop	{d8-d15}
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006996:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006998:	2901      	cmp	r1, #1
 800699a:	f47f add7 	bne.w	800654c <forward_conv2d_nl_pool+0x3f8>
 800699e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80069a2:	2900      	cmp	r1, #0
 80069a4:	f43f af76 	beq.w	8006894 <forward_conv2d_nl_pool+0x740>
 80069a8:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80069ac:	f8d7 6154 	ldr.w	r6, [r7, #340]	; 0x154
 80069b0:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 80069b4:	1ad2      	subs	r2, r2, r3
 80069b6:	1a8c      	subs	r4, r1, r2
 80069b8:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 80069bc:	00b2      	lsls	r2, r6, #2
 80069be:	fb02 f204 	mul.w	r2, r2, r4
 80069c2:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 80069c6:	fbb1 f1f0 	udiv	r1, r1, r0
 80069ca:	ebc1 7081 	rsb	r0, r1, r1, lsl #30
 80069ce:	460d      	mov	r5, r1
 80069d0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80069d2:	62ba      	str	r2, [r7, #40]	; 0x28
 80069d4:	ebc1 7141 	rsb	r1, r1, r1, lsl #29
 80069d8:	0082      	lsls	r2, r0, #2
 80069da:	65ba      	str	r2, [r7, #88]	; 0x58
 80069dc:	00ca      	lsls	r2, r1, #3
 80069de:	607a      	str	r2, [r7, #4]
 80069e0:	00aa      	lsls	r2, r5, #2
 80069e2:	60ba      	str	r2, [r7, #8]
 80069e4:	fb03 f206 	mul.w	r2, r3, r6
 80069e8:	67ba      	str	r2, [r7, #120]	; 0x78
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	fb02 f303 	mul.w	r3, r2, r3
 80069f0:	617b      	str	r3, [r7, #20]
 80069f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80069fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80069fe:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006a02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f2c0 8112 	blt.w	8006c3e <forward_conv2d_nl_pool+0xaea>
 8006a1a:	2100      	movs	r1, #0
 8006a1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a1e:	460a      	mov	r2, r1
 8006a20:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 8006a24:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8006a28:	f8d7 5088 	ldr.w	r5, [r7, #136]	; 0x88
 8006a2c:	4420      	add	r0, r4
 8006a2e:	4408      	add	r0, r1
 8006a30:	f8d7 4104 	ldr.w	r4, [r7, #260]	; 0x104
 8006a34:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 8006a38:	190c      	adds	r4, r1, r4
 8006a3a:	42ac      	cmp	r4, r5
 8006a3c:	bf28      	it	cs
 8006a3e:	462c      	movcs	r4, r5
 8006a40:	f8d7 512c 	ldr.w	r5, [r7, #300]	; 0x12c
 8006a44:	0080      	lsls	r0, r0, #2
 8006a46:	1aa4      	subs	r4, r4, r2
 8006a48:	2d00      	cmp	r5, #0
 8006a4a:	f000 80e9 	beq.w	8006c20 <forward_conv2d_nl_pool+0xacc>
 8006a4e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006a52:	f8d7 6150 	ldr.w	r6, [r7, #336]	; 0x150
 8006a56:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8006a5a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8006a5e:	42b5      	cmp	r5, r6
 8006a60:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 8006a64:	eba3 0204 	sub.w	r2, r3, r4
 8006a68:	eba1 0104 	sub.w	r1, r1, r4
 8006a6c:	bf08      	it	eq
 8006a6e:	eef0 3a48 	vmoveq.f32	s7, s16
 8006a72:	462b      	mov	r3, r5
 8006a74:	697d      	ldr	r5, [r7, #20]
 8006a76:	f8d7 60b8 	ldr.w	r6, [r7, #184]	; 0xb8
 8006a7a:	4428      	add	r0, r5
 8006a7c:	f8d7 513c 	ldr.w	r5, [r7, #316]	; 0x13c
 8006a80:	fb05 6e00 	mla	lr, r5, r0, r6
 8006a84:	eb0e 000b 	add.w	r0, lr, fp
 8006a88:	4586      	cmp	lr, r0
 8006a8a:	61f8      	str	r0, [r7, #28]
 8006a8c:	f080 80a5 	bcs.w	8006bda <forward_conv2d_nl_pool+0xa86>
 8006a90:	0092      	lsls	r2, r2, #2
 8006a92:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8006a96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a98:	fb01 f10b 	mul.w	r1, r1, fp
 8006a9c:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8006aa0:	f024 0803 	bic.w	r8, r4, #3
 8006aa4:	2a00      	cmp	r2, #0
 8006aa6:	f000 8098 	beq.w	8006bda <forward_conv2d_nl_pool+0xa86>
 8006aaa:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8006aae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006ab0:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8006ab4:	0892      	lsrs	r2, r2, #2
 8006ab6:	3201      	adds	r2, #1
 8006ab8:	4401      	add	r1, r0
 8006aba:	fb02 f00a 	mul.w	r0, r2, sl
 8006abe:	6638      	str	r0, [r7, #96]	; 0x60
 8006ac0:	0110      	lsls	r0, r2, #4
 8006ac2:	0092      	lsls	r2, r2, #2
 8006ac4:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006ac6:	1aca      	subs	r2, r1, r3
 8006ac8:	613a      	str	r2, [r7, #16]
 8006aca:	68ba      	ldr	r2, [r7, #8]
 8006acc:	6738      	str	r0, [r7, #112]	; 0x70
 8006ace:	4413      	add	r3, r2
 8006ad0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ad4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ad8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ada:	4413      	add	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
 8006ade:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	677b      	str	r3, [r7, #116]	; 0x74
 8006ae8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006aec:	ecf3 6a01 	vldmia	r3!, {s13}
 8006af0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006af4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006afe:	dd57      	ble.n	8006bb0 <forward_conv2d_nl_pool+0xa5c>
 8006b00:	4676      	mov	r6, lr
 8006b02:	f04f 0c00 	mov.w	ip, #0
 8006b06:	f1b8 0f00 	cmp.w	r8, #0
 8006b0a:	f340 8087 	ble.w	8006c1c <forward_conv2d_nl_pool+0xac8>
 8006b0e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006b12:	f109 0310 	add.w	r3, r9, #16
 8006b16:	18b1      	adds	r1, r6, r2
 8006b18:	2000      	movs	r0, #0
 8006b1a:	4632      	mov	r2, r6
 8006b1c:	eb02 050b 	add.w	r5, r2, fp
 8006b20:	ed95 7a00 	vldr	s14, [r5]
 8006b24:	ed53 7a03 	vldr	s15, [r3, #-12]
 8006b28:	ed92 4a00 	vldr	s8, [r2]
 8006b2c:	ed53 4a04 	vldr	s9, [r3, #-16]
 8006b30:	ed91 5a00 	vldr	s10, [r1]
 8006b34:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006b38:	ed13 6a01 	vldr	s12, [r3, #-4]
 8006b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b40:	eb01 050b 	add.w	r5, r1, fp
 8006b44:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006b48:	3004      	adds	r0, #4
 8006b4a:	4540      	cmp	r0, r8
 8006b4c:	ed95 7a00 	vldr	s14, [r5]
 8006b50:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006b54:	4452      	add	r2, sl
 8006b56:	4451      	add	r1, sl
 8006b58:	f103 0310 	add.w	r3, r3, #16
 8006b5c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8006b60:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006b64:	dbda      	blt.n	8006b1c <forward_conv2d_nl_pool+0x9c8>
 8006b66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b68:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8006b6a:	441e      	add	r6, r3
 8006b6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b6e:	4499      	add	r9, r3
 8006b70:	42a0      	cmp	r0, r4
 8006b72:	da11      	bge.n	8006b98 <forward_conv2d_nl_pool+0xa44>
 8006b74:	4602      	mov	r2, r0
 8006b76:	4633      	mov	r3, r6
 8006b78:	4649      	mov	r1, r9
 8006b7a:	edd3 7a00 	vldr	s15, [r3]
 8006b7e:	ecb1 7a01 	vldmia	r1!, {s14}
 8006b82:	3201      	adds	r2, #1
 8006b84:	42a2      	cmp	r2, r4
 8006b86:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006b8a:	445b      	add	r3, fp
 8006b8c:	d1f5      	bne.n	8006b7a <forward_conv2d_nl_pool+0xa26>
 8006b8e:	1a20      	subs	r0, r4, r0
 8006b90:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 8006b94:	fb00 660b 	mla	r6, r0, fp, r6
 8006b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b9c:	441e      	add	r6, r3
 8006b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ba2:	4499      	add	r9, r3
 8006ba4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006ba8:	f10c 0c01 	add.w	ip, ip, #1
 8006bac:	4563      	cmp	r3, ip
 8006bae:	d1aa      	bne.n	8006b06 <forward_conv2d_nl_pool+0x9b2>
 8006bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb2:	4499      	add	r9, r3
 8006bb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bb6:	ece3 6a01 	vstmia	r3!, {s13}
 8006bba:	677b      	str	r3, [r7, #116]	; 0x74
 8006bbc:	e9d7 2333 	ldrd	r2, r3, [r7, #204]	; 0xcc
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d191      	bne.n	8006ae8 <forward_conv2d_nl_pool+0x994>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	1a9b      	subs	r3, r3, r2
 8006bca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	f10e 0e04 	add.w	lr, lr, #4
 8006bd4:	459e      	cmp	lr, r3
 8006bd6:	f4ff af7d 	bcc.w	8006ad4 <forward_conv2d_nl_pool+0x980>
 8006bda:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8006bde:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8006be2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006be6:	440a      	add	r2, r1
 8006be8:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8006bec:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 8006bf0:	4608      	mov	r0, r1
 8006bf2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8006bf6:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8006bfa:	4410      	add	r0, r2
 8006bfc:	1a8a      	subs	r2, r1, r2
 8006bfe:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8006c02:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8006c06:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c12:	f47f aefd 	bne.w	8006a10 <forward_conv2d_nl_pool+0x8bc>
 8006c16:	e5e7      	b.n	80067e8 <forward_conv2d_nl_pool+0x694>
 8006c18:	68da      	ldr	r2, [r3, #12]
 8006c1a:	e63f      	b.n	800689c <forward_conv2d_nl_pool+0x748>
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	e7a7      	b.n	8006b70 <forward_conv2d_nl_pool+0xa1c>
 8006c20:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006c24:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8006c28:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8006c2c:	1b19      	subs	r1, r3, r4
 8006c2e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8006c32:	eef0 3a48 	vmov.f32	s7, s16
 8006c36:	1b1a      	subs	r2, r3, r4
 8006c38:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8006c3c:	e71a      	b.n	8006a74 <forward_conv2d_nl_pool+0x920>
 8006c3e:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8006c42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c44:	460a      	mov	r2, r1
 8006c46:	440b      	add	r3, r1
 8006c48:	e6ea      	b.n	8006a20 <forward_conv2d_nl_pool+0x8cc>
 8006c4a:	b168      	cbz	r0, 8006c68 <forward_conv2d_nl_pool+0xb14>
 8006c4c:	6882      	ldr	r2, [r0, #8]
 8006c4e:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 8006c52:	2201      	movs	r2, #1
 8006c54:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8006c58:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006c5c:	f7ff bb29 	b.w	80062b2 <forward_conv2d_nl_pool+0x15e>
 8006c60:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8006c64:	f7ff bb08 	b.w	8006278 <forward_conv2d_nl_pool+0x124>
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 8006c6e:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 8006c72:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006c76:	f7ff bb1c 	b.w	80062b2 <forward_conv2d_nl_pool+0x15e>
 8006c7a:	3118      	adds	r1, #24
 8006c7c:	d008      	beq.n	8006c90 <forward_conv2d_nl_pool+0xb3c>
 8006c7e:	462a      	mov	r2, r5
 8006c80:	f8c7 5150 	str.w	r5, [r7, #336]	; 0x150
 8006c84:	4629      	mov	r1, r5
 8006c86:	f7ff ba93 	b.w	80061b0 <forward_conv2d_nl_pool+0x5c>
 8006c8a:	4691      	mov	r9, r2
 8006c8c:	f7ff ba7d 	b.w	800618a <forward_conv2d_nl_pool+0x36>
 8006c90:	68cb      	ldr	r3, [r1, #12]
 8006c92:	deff      	udf	#255	; 0xff
 8006c94:	2300      	movs	r3, #0
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	deff      	udf	#255	; 0xff
 8006c9a:	4694      	mov	ip, r2
 8006c9c:	f7ff ba6c 	b.w	8006178 <forward_conv2d_nl_pool+0x24>
 8006ca0:	6873      	ldr	r3, [r6, #4]
 8006ca2:	deff      	udf	#255	; 0xff
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f7ff ba82 	b.w	80061ae <forward_conv2d_nl_pool+0x5a>
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	deff      	udf	#255	; 0xff
 8006cae:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8006cb2:	2a00      	cmp	r2, #0
 8006cb4:	f43f ab60 	beq.w	8006378 <forward_conv2d_nl_pool+0x224>
 8006cb8:	2e03      	cmp	r6, #3
 8006cba:	d9eb      	bls.n	8006c94 <forward_conv2d_nl_pool+0xb40>
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc0:	b323      	cbz	r3, 8006d0c <forward_conv2d_nl_pool+0xbb8>
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	b313      	cbz	r3, 8006d0c <forward_conv2d_nl_pool+0xbb8>
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006ccc:	e9d3 3401 	ldrd	r3, r4, [r3, #4]
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8006cd6:	9000      	str	r0, [sp, #0]
 8006cd8:	4673      	mov	r3, lr
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f7ff f9ea 	bl	80060b4 <ai_dict_decompress_f32>
 8006ce0:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8006ce4:	b17c      	cbz	r4, 8006d06 <forward_conv2d_nl_pool+0xbb2>
 8006ce6:	f8c7 4128 	str.w	r4, [r7, #296]	; 0x128
 8006cea:	881e      	ldrh	r6, [r3, #0]
 8006cec:	f7ff bb44 	b.w	8006378 <forward_conv2d_nl_pool+0x224>
 8006cf0:	b178      	cbz	r0, 8006d12 <forward_conv2d_nl_pool+0xbbe>
 8006cf2:	6881      	ldr	r1, [r0, #8]
 8006cf4:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 8006cfe:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006d02:	f7ff bad6 	b.w	80062b2 <forward_conv2d_nl_pool+0x15e>
 8006d06:	881e      	ldrh	r6, [r3, #0]
 8006d08:	f7ff bb36 	b.w	8006378 <forward_conv2d_nl_pool+0x224>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	deff      	udf	#255	; 0xff
 8006d12:	2201      	movs	r2, #1
 8006d14:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
 8006d18:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
 8006d1c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8006d20:	f7ff bac7 	b.w	80062b2 <forward_conv2d_nl_pool+0x15e>
 8006d24:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8006d26:	2801      	cmp	r0, #1
 8006d28:	f47f ac10 	bne.w	800654c <forward_conv2d_nl_pool+0x3f8>
 8006d2c:	1ad2      	subs	r2, r2, r3
 8006d2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d30:	f8d7 40b8 	ldr.w	r4, [r7, #184]	; 0xb8
 8006d34:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 8006d38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d3a:	fb00 4101 	mla	r1, r0, r1, r4
 8006d3e:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8006d42:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 8006d46:	f080 81c4 	bcs.w	80070d2 <forward_conv2d_nl_pool+0xf7e>
 8006d4a:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8006d4e:	2a00      	cmp	r2, #0
 8006d50:	f43f ad4a 	beq.w	80067e8 <forward_conv2d_nl_pool+0x694>
 8006d54:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8006d58:	fb02 f303 	mul.w	r3, r2, r3
 8006d5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d5e:	677b      	str	r3, [r7, #116]	; 0x74
 8006d60:	1a9b      	subs	r3, r3, r2
 8006d62:	663b      	str	r3, [r7, #96]	; 0x60
 8006d64:	188b      	adds	r3, r1, r2
 8006d66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d68:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006d6c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006d70:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8006d74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006d78:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
 8006d7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d84:	2300      	movs	r3, #0
 8006d86:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006d8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	f000 8133 	beq.w	8006ffa <forward_conv2d_nl_pool+0xea6>
 8006d94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d98:	ed93 6a00 	vldr	s12, [r3]
 8006d9c:	3304      	adds	r3, #4
 8006d9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006da2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 8101 	beq.w	8006fae <forward_conv2d_nl_pool+0xe5a>
 8006dac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006db0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006db4:	eb03 0802 	add.w	r8, r3, r2
 8006db8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006dba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006dc8:	67bb      	str	r3, [r7, #120]	; 0x78
 8006dca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006dce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006dd2:	f04f 0b00 	mov.w	fp, #0
 8006dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f2c0 8104 	blt.w	8006fe8 <forward_conv2d_nl_pool+0xe94>
 8006de0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006de4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006de6:	2300      	movs	r3, #0
 8006de8:	f8d7 410c 	ldr.w	r4, [r7, #268]	; 0x10c
 8006dec:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 8006df0:	eb02 0c04 	add.w	ip, r2, r4
 8006df4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006df8:	4540      	cmp	r0, r8
 8006dfa:	bf94      	ite	ls
 8006dfc:	ebc3 0300 	rsbls	r3, r3, r0
 8006e00:	ebc3 0308 	rsbhi	r3, r3, r8
 8006e04:	eba2 0903 	sub.w	r9, r2, r3
 8006e08:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8006e0c:	1ac4      	subs	r4, r0, r3
 8006e0e:	fb03 f302 	mul.w	r3, r3, r2
 8006e12:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	f340 80e3 	ble.w	8006fe2 <forward_conv2d_nl_pool+0xe8e>
 8006e1c:	f023 050f 	bic.w	r5, r3, #15
 8006e20:	f8d7 60d4 	ldr.w	r6, [r7, #212]	; 0xd4
 8006e24:	1e68      	subs	r0, r5, #1
 8006e26:	0900      	lsrs	r0, r0, #4
 8006e28:	3001      	adds	r0, #1
 8006e2a:	fb06 f204 	mul.w	r2, r6, r4
 8006e2e:	673a      	str	r2, [r7, #112]	; 0x70
 8006e30:	0102      	lsls	r2, r0, #4
 8006e32:	65ba      	str	r2, [r7, #88]	; 0x58
 8006e34:	fb06 f909 	mul.w	r9, r6, r9
 8006e38:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 8006e3c:	eef0 6a46 	vmov.f32	s13, s12
 8006e40:	f04f 0e00 	mov.w	lr, #0
 8006e44:	4662      	mov	r2, ip
 8006e46:	2d00      	cmp	r5, #0
 8006e48:	f340 80c9 	ble.w	8006fde <forward_conv2d_nl_pool+0xe8a>
 8006e4c:	f101 0440 	add.w	r4, r1, #64	; 0x40
 8006e50:	f102 0040 	add.w	r0, r2, #64	; 0x40
 8006e54:	2600      	movs	r6, #0
 8006e56:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 8006e5a:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 8006e5e:	ed14 fa10 	vldr	s30, [r4, #-64]	; 0xffffffc0
 8006e62:	ed50 ea10 	vldr	s29, [r0, #-64]	; 0xffffffc0
 8006e66:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 8006e6a:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 8006e6e:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 8006e72:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 8006e76:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 8006e7a:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 8006e7e:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 8006e82:	ed50 aa0a 	vldr	s21, [r0, #-40]	; 0xffffffd8
 8006e86:	ed14 aa0a 	vldr	s20, [r4, #-40]	; 0xffffffd8
 8006e8a:	ed50 9a09 	vldr	s19, [r0, #-36]	; 0xffffffdc
 8006e8e:	ed14 9a09 	vldr	s18, [r4, #-36]	; 0xffffffdc
 8006e92:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 8006e96:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 8006e9a:	ed54 0a07 	vldr	s1, [r4, #-28]	; 0xffffffe4
 8006e9e:	ed10 1a07 	vldr	s2, [r0, #-28]	; 0xffffffe4
 8006ea2:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 8006ea6:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 8006eaa:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 8006eae:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
 8006eb2:	ed50 3a04 	vldr	s7, [r0, #-16]
 8006eb6:	ed14 4a04 	vldr	s8, [r4, #-16]
 8006eba:	ed50 4a03 	vldr	s9, [r0, #-12]
 8006ebe:	ed14 5a03 	vldr	s10, [r4, #-12]
 8006ec2:	ed50 5a02 	vldr	s11, [r0, #-8]
 8006ec6:	ed14 7a02 	vldr	s14, [r4, #-8]
 8006eca:	ee67 7aaf 	vmul.f32	s15, s15, s31
 8006ece:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 8006ed2:	eeef 7a2e 	vfma.f32	s15, s30, s29
 8006ed6:	3610      	adds	r6, #16
 8006ed8:	42ae      	cmp	r6, r5
 8006eda:	ed14 fa01 	vldr	s30, [r4, #-4]
 8006ede:	ed50 ea01 	vldr	s29, [r0, #-4]
 8006ee2:	eeee 7a2f 	vfma.f32	s15, s28, s31
 8006ee6:	f104 0440 	add.w	r4, r4, #64	; 0x40
 8006eea:	f100 0040 	add.w	r0, r0, #64	; 0x40
 8006eee:	eeed 7a8d 	vfma.f32	s15, s27, s26
 8006ef2:	eeec 7a8c 	vfma.f32	s15, s25, s24
 8006ef6:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8006efa:	eeea 7a8a 	vfma.f32	s15, s21, s20
 8006efe:	eee9 7a89 	vfma.f32	s15, s19, s18
 8006f02:	eee8 7a80 	vfma.f32	s15, s17, s0
 8006f06:	eee0 7a81 	vfma.f32	s15, s1, s2
 8006f0a:	eee1 7a82 	vfma.f32	s15, s3, s4
 8006f0e:	eee2 7a83 	vfma.f32	s15, s5, s6
 8006f12:	eee3 7a84 	vfma.f32	s15, s7, s8
 8006f16:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006f1a:	eee5 7a87 	vfma.f32	s15, s11, s14
 8006f1e:	eeef 7a2e 	vfma.f32	s15, s30, s29
 8006f22:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006f26:	db96      	blt.n	8006e56 <forward_conv2d_nl_pool+0xd02>
 8006f28:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006f2a:	4451      	add	r1, sl
 8006f2c:	4452      	add	r2, sl
 8006f2e:	4283      	cmp	r3, r0
 8006f30:	dd0f      	ble.n	8006f52 <forward_conv2d_nl_pool+0xdfe>
 8006f32:	4604      	mov	r4, r0
 8006f34:	468c      	mov	ip, r1
 8006f36:	4616      	mov	r6, r2
 8006f38:	ecb6 7a01 	vldmia	r6!, {s14}
 8006f3c:	ecfc 7a01 	vldmia	ip!, {s15}
 8006f40:	3401      	adds	r4, #1
 8006f42:	42a3      	cmp	r3, r4
 8006f44:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006f48:	d1f6      	bne.n	8006f38 <forward_conv2d_nl_pool+0xde4>
 8006f4a:	1a18      	subs	r0, r3, r0
 8006f4c:	0080      	lsls	r0, r0, #2
 8006f4e:	4402      	add	r2, r0
 8006f50:	4401      	add	r1, r0
 8006f52:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8006f54:	4402      	add	r2, r0
 8006f56:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8006f5a:	f10e 0e01 	add.w	lr, lr, #1
 8006f5e:	4570      	cmp	r0, lr
 8006f60:	4449      	add	r1, r9
 8006f62:	f47f af70 	bne.w	8006e46 <forward_conv2d_nl_pool+0xcf2>
 8006f66:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8006f6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f6c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8006f70:	edc3 6a00 	vstr	s13, [r3]
 8006f74:	4608      	mov	r0, r1
 8006f76:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8006f7a:	440b      	add	r3, r1
 8006f7c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006f80:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f82:	4410      	add	r0, r2
 8006f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f86:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 8006f8a:	4608      	mov	r0, r1
 8006f8c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8006f90:	4418      	add	r0, r3
 8006f92:	1acb      	subs	r3, r1, r3
 8006f94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006f98:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8006f9c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 8006fa0:	f10b 0b01 	add.w	fp, fp, #1
 8006fa4:	455b      	cmp	r3, fp
 8006fa6:	eba8 0802 	sub.w	r8, r8, r2
 8006faa:	f47f af14 	bne.w	8006dd6 <forward_conv2d_nl_pool+0xc82>
 8006fae:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8006fb2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006fb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006fb8:	440a      	add	r2, r1
 8006fba:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8006fbe:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8006fc2:	3204      	adds	r2, #4
 8006fc4:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8006fc8:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8006fcc:	3301      	adds	r3, #1
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006fd4:	f47f aed9 	bne.w	8006d8a <forward_conv2d_nl_pool+0xc36>
 8006fd8:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8006fdc:	e404      	b.n	80067e8 <forward_conv2d_nl_pool+0x694>
 8006fde:	2000      	movs	r0, #0
 8006fe0:	e7a5      	b.n	8006f2e <forward_conv2d_nl_pool+0xdda>
 8006fe2:	eef0 6a46 	vmov.f32	s13, s12
 8006fe6:	e7be      	b.n	8006f66 <forward_conv2d_nl_pool+0xe12>
 8006fe8:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8006fec:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8006ff0:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 8006ff4:	eba8 0303 	sub.w	r3, r8, r3
 8006ff8:	e6f6      	b.n	8006de8 <forward_conv2d_nl_pool+0xc94>
 8006ffa:	eeb0 6a48 	vmov.f32	s12, s16
 8006ffe:	e6d0      	b.n	8006da2 <forward_conv2d_nl_pool+0xc4e>
 8007000:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007008:	4611      	mov	r1, r2
 800700a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800700e:	4419      	add	r1, r3
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007016:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007018:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800701c:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 8007020:	4413      	add	r3, r2
 8007022:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007026:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800702a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800702e:	4293      	cmp	r3, r2
 8007030:	f63f aa68 	bhi.w	8006504 <forward_conv2d_nl_pool+0x3b0>
 8007034:	e49f      	b.n	8006976 <forward_conv2d_nl_pool+0x822>
 8007036:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800703a:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800703e:	699a      	ldr	r2, [r3, #24]
 8007040:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 8007044:	68d1      	ldr	r1, [r2, #12]
 8007046:	6853      	ldr	r3, [r2, #4]
 8007048:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800704a:	fb00 4012 	mls	r0, r0, r2, r4
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4281      	cmp	r1, r0
 8007052:	bf88      	it	hi
 8007054:	18c0      	addhi	r0, r0, r3
 8007056:	4281      	cmp	r1, r0
 8007058:	eb01 0203 	add.w	r2, r1, r3
 800705c:	d216      	bcs.n	800708c <forward_conv2d_nl_pool+0xf38>
 800705e:	f9b7 10b4 	ldrsh.w	r1, [r7, #180]	; 0xb4
 8007062:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 8007066:	42a1      	cmp	r1, r4
 8007068:	d010      	beq.n	800708c <forward_conv2d_nl_pool+0xf38>
 800706a:	4290      	cmp	r0, r2
 800706c:	d20e      	bcs.n	800708c <forward_conv2d_nl_pool+0xf38>
 800706e:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8007072:	f8d7 4134 	ldr.w	r4, [r7, #308]	; 0x134
 8007076:	f850 3b04 	ldr.w	r3, [r0], #4
 800707a:	f841 3b04 	str.w	r3, [r1], #4
 800707e:	69a2      	ldr	r2, [r4, #24]
 8007080:	6853      	ldr	r3, [r2, #4]
 8007082:	68d2      	ldr	r2, [r2, #12]
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	441a      	add	r2, r3
 8007088:	4282      	cmp	r2, r0
 800708a:	d8f4      	bhi.n	8007076 <forward_conv2d_nl_pool+0xf22>
 800708c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8007090:	f8d7 40b4 	ldr.w	r4, [r7, #180]	; 0xb4
 8007094:	f8b7 1140 	ldrh.w	r1, [r7, #320]	; 0x140
 8007098:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800709a:	4420      	add	r0, r4
 800709c:	f8d7 40bc 	ldr.w	r4, [r7, #188]	; 0xbc
 80070a0:	1a40      	subs	r0, r0, r1
 80070a2:	4421      	add	r1, r4
 80070a4:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 80070a8:	442c      	add	r4, r5
 80070aa:	b209      	sxth	r1, r1
 80070ac:	b200      	sxth	r0, r0
 80070ae:	4294      	cmp	r4, r2
 80070b0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 80070b4:	f8c7 414c 	str.w	r4, [r7, #332]	; 0x14c
 80070b8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 80070bc:	4621      	mov	r1, r4
 80070be:	f4ff abfb 	bcc.w	80068b8 <forward_conv2d_nl_pool+0x764>
 80070c2:	425b      	negs	r3, r3
 80070c4:	4419      	add	r1, r3
 80070c6:	4291      	cmp	r1, r2
 80070c8:	d2fc      	bcs.n	80070c4 <forward_conv2d_nl_pool+0xf70>
 80070ca:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 80070ce:	f7ff bbf3 	b.w	80068b8 <forward_conv2d_nl_pool+0x764>
 80070d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80070d6:	f8c7 d070 	str.w	sp, [r7, #112]	; 0x70
 80070da:	320a      	adds	r2, #10
 80070dc:	f022 0207 	bic.w	r2, r2, #7
 80070e0:	ebad 0d02 	sub.w	sp, sp, r2
 80070e4:	aa0a      	add	r2, sp, #40	; 0x28
 80070e6:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80070ea:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	f000 8153 	beq.w	800739a <forward_conv2d_nl_pool+0x1246>
 80070f4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80070f8:	f8c7 b01c 	str.w	fp, [r7, #28]
 80070fc:	fb02 f303 	mul.w	r3, r2, r3
 8007100:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007102:	663b      	str	r3, [r7, #96]	; 0x60
 8007104:	1a9b      	subs	r3, r3, r2
 8007106:	65bb      	str	r3, [r7, #88]	; 0x58
 8007108:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800710c:	f8c7 a014 	str.w	sl, [r7, #20]
 8007110:	4413      	add	r3, r2
 8007112:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007114:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8007118:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800711c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007120:	67bb      	str	r3, [r7, #120]	; 0x78
 8007122:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007126:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800712a:	2300      	movs	r3, #0
 800712c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007130:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007134:	b13b      	cbz	r3, 8007146 <forward_conv2d_nl_pool+0xff2>
 8007136:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800713a:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800713e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8007142:	f001 f823 	bl	800818c <memcpy>
 8007146:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 8137 	beq.w	80073be <forward_conv2d_nl_pool+0x126a>
 8007150:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007152:	ed93 6a00 	vldr	s12, [r3]
 8007156:	3304      	adds	r3, #4
 8007158:	67bb      	str	r3, [r7, #120]	; 0x78
 800715a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 8101 	beq.w	8007366 <forward_conv2d_nl_pool+0x1212>
 8007164:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007168:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800716c:	eb03 0802 	add.w	r8, r3, r2
 8007170:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007172:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007178:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800717c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007180:	677b      	str	r3, [r7, #116]	; 0x74
 8007182:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007186:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800718a:	f04f 0b00 	mov.w	fp, #0
 800718e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007192:	2b00      	cmp	r3, #0
 8007194:	f2c0 810a 	blt.w	80073ac <forward_conv2d_nl_pool+0x1258>
 8007198:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800719c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800719e:	2300      	movs	r3, #0
 80071a0:	f8d7 40cc 	ldr.w	r4, [r7, #204]	; 0xcc
 80071a4:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 80071a8:	eb02 0c04 	add.w	ip, r2, r4
 80071ac:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80071b0:	4540      	cmp	r0, r8
 80071b2:	bf94      	ite	ls
 80071b4:	ebc3 0300 	rsbls	r3, r3, r0
 80071b8:	ebc3 0308 	rsbhi	r3, r3, r8
 80071bc:	eba2 0903 	sub.w	r9, r2, r3
 80071c0:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80071c4:	1ac4      	subs	r4, r0, r3
 80071c6:	fb03 f302 	mul.w	r3, r3, r2
 80071ca:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 80071ce:	2a00      	cmp	r2, #0
 80071d0:	f340 80e9 	ble.w	80073a6 <forward_conv2d_nl_pool+0x1252>
 80071d4:	f023 050f 	bic.w	r5, r3, #15
 80071d8:	f8d7 60d4 	ldr.w	r6, [r7, #212]	; 0xd4
 80071dc:	1e68      	subs	r0, r5, #1
 80071de:	0900      	lsrs	r0, r0, #4
 80071e0:	3001      	adds	r0, #1
 80071e2:	fb06 f204 	mul.w	r2, r6, r4
 80071e6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80071e8:	0102      	lsls	r2, r0, #4
 80071ea:	62ba      	str	r2, [r7, #40]	; 0x28
 80071ec:	fb06 f909 	mul.w	r9, r6, r9
 80071f0:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 80071f4:	eef0 6a46 	vmov.f32	s13, s12
 80071f8:	f04f 0e00 	mov.w	lr, #0
 80071fc:	4662      	mov	r2, ip
 80071fe:	2d00      	cmp	r5, #0
 8007200:	f340 80cf 	ble.w	80073a2 <forward_conv2d_nl_pool+0x124e>
 8007204:	f101 0440 	add.w	r4, r1, #64	; 0x40
 8007208:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800720c:	2600      	movs	r6, #0
 800720e:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 8007212:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 8007216:	ed14 fa10 	vldr	s30, [r4, #-64]	; 0xffffffc0
 800721a:	ed50 ea10 	vldr	s29, [r0, #-64]	; 0xffffffc0
 800721e:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 8007222:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 8007226:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800722a:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800722e:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 8007232:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 8007236:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800723a:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800723e:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 8007242:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 8007246:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800724a:	ed50 8a08 	vldr	s17, [r0, #-32]	; 0xffffffe0
 800724e:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 8007252:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 8007256:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800725a:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800725e:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 8007262:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 8007266:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800726a:	ed50 3a04 	vldr	s7, [r0, #-16]
 800726e:	ed14 4a04 	vldr	s8, [r4, #-16]
 8007272:	ed54 4a03 	vldr	s9, [r4, #-12]
 8007276:	ed10 5a03 	vldr	s10, [r0, #-12]
 800727a:	ed50 5a02 	vldr	s11, [r0, #-8]
 800727e:	ed14 7a02 	vldr	s14, [r4, #-8]
 8007282:	ee67 7aaf 	vmul.f32	s15, s15, s31
 8007286:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800728a:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800728e:	3610      	adds	r6, #16
 8007290:	42ae      	cmp	r6, r5
 8007292:	ed14 fa01 	vldr	s30, [r4, #-4]
 8007296:	ed50 ea01 	vldr	s29, [r0, #-4]
 800729a:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800729e:	f104 0440 	add.w	r4, r4, #64	; 0x40
 80072a2:	f100 0040 	add.w	r0, r0, #64	; 0x40
 80072a6:	eeed 7a8d 	vfma.f32	s15, s27, s26
 80072aa:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80072ae:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80072b2:	eeea 7a8a 	vfma.f32	s15, s21, s20
 80072b6:	eee9 7a89 	vfma.f32	s15, s19, s18
 80072ba:	eee8 7a80 	vfma.f32	s15, s17, s0
 80072be:	eee0 7a81 	vfma.f32	s15, s1, s2
 80072c2:	eee1 7a82 	vfma.f32	s15, s3, s4
 80072c6:	eee2 7a83 	vfma.f32	s15, s5, s6
 80072ca:	eee3 7a84 	vfma.f32	s15, s7, s8
 80072ce:	eee4 7a85 	vfma.f32	s15, s9, s10
 80072d2:	eee5 7a87 	vfma.f32	s15, s11, s14
 80072d6:	eeef 7a2e 	vfma.f32	s15, s30, s29
 80072da:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80072de:	db96      	blt.n	800720e <forward_conv2d_nl_pool+0x10ba>
 80072e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072e2:	4451      	add	r1, sl
 80072e4:	4452      	add	r2, sl
 80072e6:	4283      	cmp	r3, r0
 80072e8:	dd0f      	ble.n	800730a <forward_conv2d_nl_pool+0x11b6>
 80072ea:	4604      	mov	r4, r0
 80072ec:	468c      	mov	ip, r1
 80072ee:	4616      	mov	r6, r2
 80072f0:	ecb6 7a01 	vldmia	r6!, {s14}
 80072f4:	ecfc 7a01 	vldmia	ip!, {s15}
 80072f8:	3401      	adds	r4, #1
 80072fa:	42a3      	cmp	r3, r4
 80072fc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007300:	d1f6      	bne.n	80072f0 <forward_conv2d_nl_pool+0x119c>
 8007302:	1a18      	subs	r0, r3, r0
 8007304:	0080      	lsls	r0, r0, #2
 8007306:	4402      	add	r2, r0
 8007308:	4401      	add	r1, r0
 800730a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800730c:	4402      	add	r2, r0
 800730e:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8007312:	f10e 0e01 	add.w	lr, lr, #1
 8007316:	4570      	cmp	r0, lr
 8007318:	4449      	add	r1, r9
 800731a:	f47f af70 	bne.w	80071fe <forward_conv2d_nl_pool+0x10aa>
 800731e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8007322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007324:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8007328:	edc3 6a00 	vstr	s13, [r3]
 800732c:	4608      	mov	r0, r1
 800732e:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8007332:	440b      	add	r3, r1
 8007334:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8007338:	677b      	str	r3, [r7, #116]	; 0x74
 800733a:	4410      	add	r0, r2
 800733c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800733e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 8007342:	4608      	mov	r0, r1
 8007344:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8007348:	4418      	add	r0, r3
 800734a:	1acb      	subs	r3, r1, r3
 800734c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007350:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8007354:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 8007358:	f10b 0b01 	add.w	fp, fp, #1
 800735c:	455b      	cmp	r3, fp
 800735e:	eba8 0802 	sub.w	r8, r8, r2
 8007362:	f47f af14 	bne.w	800718e <forward_conv2d_nl_pool+0x103a>
 8007366:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800736a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800736e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007372:	440a      	add	r2, r1
 8007374:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8007378:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800737c:	3204      	adds	r2, #4
 800737e:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8007382:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8007386:	3301      	adds	r3, #1
 8007388:	429a      	cmp	r2, r3
 800738a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800738e:	f47f aecf 	bne.w	8007130 <forward_conv2d_nl_pool+0xfdc>
 8007392:	f8d7 b01c 	ldr.w	fp, [r7, #28]
 8007396:	f8d7 a014 	ldr.w	sl, [r7, #20]
 800739a:	f8d7 d070 	ldr.w	sp, [r7, #112]	; 0x70
 800739e:	f7ff ba23 	b.w	80067e8 <forward_conv2d_nl_pool+0x694>
 80073a2:	2000      	movs	r0, #0
 80073a4:	e79f      	b.n	80072e6 <forward_conv2d_nl_pool+0x1192>
 80073a6:	eef0 6a46 	vmov.f32	s13, s12
 80073aa:	e7b8      	b.n	800731e <forward_conv2d_nl_pool+0x11ca>
 80073ac:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80073b0:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80073b4:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 80073b8:	eba8 0303 	sub.w	r3, r8, r3
 80073bc:	e6f0      	b.n	80071a0 <forward_conv2d_nl_pool+0x104c>
 80073be:	eeb0 6a48 	vmov.f32	s12, s16
 80073c2:	e6ca      	b.n	800715a <forward_conv2d_nl_pool+0x1006>

080073c4 <forward_dense>:
 80073c4:	6983      	ldr	r3, [r0, #24]
 80073c6:	881a      	ldrh	r2, [r3, #0]
 80073c8:	2a00      	cmp	r2, #0
 80073ca:	f000 80b5 	beq.w	8007538 <forward_dense+0x174>
 80073ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d2:	ed2d 8b10 	vpush	{d8-d15}
 80073d6:	685f      	ldr	r7, [r3, #4]
 80073d8:	687e      	ldr	r6, [r7, #4]
 80073da:	b091      	sub	sp, #68	; 0x44
 80073dc:	b106      	cbz	r6, 80073e0 <forward_dense+0x1c>
 80073de:	6836      	ldr	r6, [r6, #0]
 80073e0:	2a01      	cmp	r2, #1
 80073e2:	f240 80a6 	bls.w	8007532 <forward_dense+0x16e>
 80073e6:	693d      	ldr	r5, [r7, #16]
 80073e8:	b105      	cbz	r5, 80073ec <forward_dense+0x28>
 80073ea:	682d      	ldr	r5, [r5, #0]
 80073ec:	2a02      	cmp	r2, #2
 80073ee:	f000 80a5 	beq.w	800753c <forward_dense+0x178>
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 821b 	beq.w	8007830 <forward_dense+0x46c>
 80073fa:	6819      	ldr	r1, [r3, #0]
 80073fc:	9106      	str	r1, [sp, #24]
 80073fe:	f117 0118 	adds.w	r1, r7, #24
 8007402:	f000 80c9 	beq.w	8007598 <forward_dense+0x1d4>
 8007406:	8b39      	ldrh	r1, [r7, #24]
 8007408:	2901      	cmp	r1, #1
 800740a:	f240 820e 	bls.w	800782a <forward_dense+0x466>
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80c4 	beq.w	800759c <forward_dense+0x1d8>
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	9307      	str	r3, [sp, #28]
 8007418:	9b06      	ldr	r3, [sp, #24]
 800741a:	68ec      	ldr	r4, [r5, #12]
 800741c:	6998      	ldr	r0, [r3, #24]
 800741e:	68f1      	ldr	r1, [r6, #12]
 8007420:	6803      	ldr	r3, [r0, #0]
 8007422:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007426:	e9d4 ce02 	ldrd	ip, lr, [r4, #8]
 800742a:	f3c3 19c6 	ubfx	r9, r3, #7, #7
 800742e:	f3c3 5141 	ubfx	r1, r3, #21, #2
 8007432:	fa49 f101 	asr.w	r1, r9, r1
 8007436:	910b      	str	r1, [sp, #44]	; 0x2c
 8007438:	2a03      	cmp	r2, #3
 800743a:	fb0e f10c 	mul.w	r1, lr, ip
 800743e:	6864      	ldr	r4, [r4, #4]
 8007440:	9108      	str	r1, [sp, #32]
 8007442:	f000 81de 	beq.w	8007802 <forward_dense+0x43e>
 8007446:	6abf      	ldr	r7, [r7, #40]	; 0x28
 8007448:	b117      	cbz	r7, 8007450 <forward_dense+0x8c>
 800744a:	683f      	ldr	r7, [r7, #0]
 800744c:	b107      	cbz	r7, 8007450 <forward_dense+0x8c>
 800744e:	69bf      	ldr	r7, [r7, #24]
 8007450:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8007454:	2b04      	cmp	r3, #4
 8007456:	f000 81d7 	beq.w	8007808 <forward_dense+0x444>
 800745a:	2b08      	cmp	r3, #8
 800745c:	f000 81d4 	beq.w	8007808 <forward_dense+0x444>
 8007460:	f04f 0a00 	mov.w	sl, #0
 8007464:	69ab      	ldr	r3, [r5, #24]
 8007466:	69b2      	ldr	r2, [r6, #24]
 8007468:	6899      	ldr	r1, [r3, #8]
 800746a:	9b06      	ldr	r3, [sp, #24]
 800746c:	9104      	str	r1, [sp, #16]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	6897      	ldr	r7, [r2, #8]
 8007472:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8007476:	00a3      	lsls	r3, r4, #2
 8007478:	9309      	str	r3, [sp, #36]	; 0x24
 800747a:	18ce      	adds	r6, r1, r3
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d052      	beq.n	8007528 <forward_dense+0x164>
 8007482:	f1a8 0310 	sub.w	r3, r8, #16
 8007486:	091b      	lsrs	r3, r3, #4
 8007488:	3301      	adds	r3, #1
 800748a:	019b      	lsls	r3, r3, #6
 800748c:	930c      	str	r3, [sp, #48]	; 0x30
 800748e:	ea4f 0388 	mov.w	r3, r8, lsl #2
 8007492:	930a      	str	r3, [sp, #40]	; 0x28
 8007494:	2300      	movs	r3, #0
 8007496:	9305      	str	r3, [sp, #20]
 8007498:	eddf aace 	vldr	s21, [pc, #824]	; 80077d4 <forward_dense+0x410>
 800749c:	f008 030f 	and.w	r3, r8, #15
 80074a0:	930d      	str	r3, [sp, #52]	; 0x34
 80074a2:	9b06      	ldr	r3, [sp, #24]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	689d      	ldr	r5, [r3, #8]
 80074a8:	9b07      	ldr	r3, [sp, #28]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 818f 	beq.w	80077ce <forward_dense+0x40a>
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	689c      	ldr	r4, [r3, #8]
 80074b4:	9b04      	ldr	r3, [sp, #16]
 80074b6:	f1ba 0f00 	cmp.w	sl, #0
 80074ba:	d071      	beq.n	80075a0 <forward_dense+0x1dc>
 80074bc:	42b3      	cmp	r3, r6
 80074be:	d229      	bcs.n	8007514 <forward_dense+0x150>
 80074c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074c2:	469b      	mov	fp, r3
 80074c4:	ab0f      	add	r3, sp, #60	; 0x3c
 80074c6:	9303      	str	r3, [sp, #12]
 80074c8:	2a04      	cmp	r2, #4
 80074ca:	4633      	mov	r3, r6
 80074cc:	4646      	mov	r6, r8
 80074ce:	4698      	mov	r8, r3
 80074d0:	d037      	beq.n	8007542 <forward_dense+0x17e>
 80074d2:	2c00      	cmp	r4, #0
 80074d4:	f000 8180 	beq.w	80077d8 <forward_dense+0x414>
 80074d8:	f8d4 c000 	ldr.w	ip, [r4]
 80074dc:	9803      	ldr	r0, [sp, #12]
 80074de:	9600      	str	r6, [sp, #0]
 80074e0:	463b      	mov	r3, r7
 80074e2:	4629      	mov	r1, r5
 80074e4:	4652      	mov	r2, sl
 80074e6:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 80074ea:	f7fe fc57 	bl	8005d9c <ai_dict8_dot_array_f32>
 80074ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074f0:	f84b 3b04 	str.w	r3, [fp], #4
 80074f4:	45c3      	cmp	fp, r8
 80074f6:	f104 0404 	add.w	r4, r4, #4
 80074fa:	444d      	add	r5, r9
 80074fc:	d3e9      	bcc.n	80074d2 <forward_dense+0x10e>
 80074fe:	4643      	mov	r3, r8
 8007500:	46b0      	mov	r8, r6
 8007502:	461e      	mov	r6, r3
 8007504:	9a04      	ldr	r2, [sp, #16]
 8007506:	43d3      	mvns	r3, r2
 8007508:	4433      	add	r3, r6
 800750a:	f023 0303 	bic.w	r3, r3, #3
 800750e:	3304      	adds	r3, #4
 8007510:	18d3      	adds	r3, r2, r3
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007516:	9b05      	ldr	r3, [sp, #20]
 8007518:	4417      	add	r7, r2
 800751a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800751c:	4416      	add	r6, r2
 800751e:	9a08      	ldr	r2, [sp, #32]
 8007520:	3301      	adds	r3, #1
 8007522:	4293      	cmp	r3, r2
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	d1bc      	bne.n	80074a2 <forward_dense+0xde>
 8007528:	b011      	add	sp, #68	; 0x44
 800752a:	ecbd 8b10 	vpop	{d8-d15}
 800752e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007532:	2300      	movs	r3, #0
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	deff      	udf	#255	; 0xff
 8007538:	6853      	ldr	r3, [r2, #4]
 800753a:	deff      	udf	#255	; 0xff
 800753c:	2300      	movs	r3, #0
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	deff      	udf	#255	; 0xff
 8007542:	b1a4      	cbz	r4, 800756e <forward_dense+0x1aa>
 8007544:	f8d4 c000 	ldr.w	ip, [r4]
 8007548:	9803      	ldr	r0, [sp, #12]
 800754a:	9600      	str	r6, [sp, #0]
 800754c:	463b      	mov	r3, r7
 800754e:	4629      	mov	r1, r5
 8007550:	4652      	mov	r2, sl
 8007552:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8007556:	f7fe fcef 	bl	8005f38 <ai_dict4_dot_array_f32>
 800755a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800755c:	f84b 3b04 	str.w	r3, [fp], #4
 8007560:	45c3      	cmp	fp, r8
 8007562:	f104 0404 	add.w	r4, r4, #4
 8007566:	444d      	add	r5, r9
 8007568:	d2c9      	bcs.n	80074fe <forward_dense+0x13a>
 800756a:	2c00      	cmp	r4, #0
 800756c:	d1ea      	bne.n	8007544 <forward_dense+0x180>
 800756e:	4634      	mov	r4, r6
 8007570:	4646      	mov	r6, r8
 8007572:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007576:	9400      	str	r4, [sp, #0]
 8007578:	463b      	mov	r3, r7
 800757a:	4629      	mov	r1, r5
 800757c:	4652      	mov	r2, sl
 800757e:	4640      	mov	r0, r8
 8007580:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8007584:	f7fe fcd8 	bl	8005f38 <ai_dict4_dot_array_f32>
 8007588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800758a:	f84b 3b04 	str.w	r3, [fp], #4
 800758e:	45b3      	cmp	fp, r6
 8007590:	444d      	add	r5, r9
 8007592:	d3f0      	bcc.n	8007576 <forward_dense+0x1b2>
 8007594:	46a0      	mov	r8, r4
 8007596:	e7b5      	b.n	8007504 <forward_dense+0x140>
 8007598:	9107      	str	r1, [sp, #28]
 800759a:	e73d      	b.n	8007418 <forward_dense+0x54>
 800759c:	9307      	str	r3, [sp, #28]
 800759e:	e73b      	b.n	8007418 <forward_dense+0x54>
 80075a0:	42b3      	cmp	r3, r6
 80075a2:	d2b7      	bcs.n	8007514 <forward_dense+0x150>
 80075a4:	4618      	mov	r0, r3
 80075a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075a8:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80075ac:	eb07 0c03 	add.w	ip, r7, r3
 80075b0:	469e      	mov	lr, r3
 80075b2:	2c00      	cmp	r4, #0
 80075b4:	f000 80ff 	beq.w	80077b6 <forward_dense+0x3f2>
 80075b8:	f1b8 0f0f 	cmp.w	r8, #15
 80075bc:	edd4 fa00 	vldr	s31, [r4]
 80075c0:	eddf 6a84 	vldr	s13, [pc, #528]	; 80077d4 <forward_dense+0x410>
 80075c4:	f104 0404 	add.w	r4, r4, #4
 80075c8:	f240 80fd 	bls.w	80077c6 <forward_dense+0x402>
 80075cc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80075d0:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80075d4:	4641      	mov	r1, r8
 80075d6:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 80075da:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80075de:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 80075e2:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 80075e6:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 80075ea:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 80075ee:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 80075f2:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 80075f6:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 80075fa:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 80075fe:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 8007602:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 8007606:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 800760a:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 800760e:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 8007612:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 8007616:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 800761a:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 800761e:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8007622:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 8007626:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 800762a:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 800762e:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 8007632:	ed12 4a04 	vldr	s8, [r2, #-16]
 8007636:	ed53 4a04 	vldr	s9, [r3, #-16]
 800763a:	ed13 5a03 	vldr	s10, [r3, #-12]
 800763e:	ed52 5a03 	vldr	s11, [r2, #-12]
 8007642:	ed13 6a02 	vldr	s12, [r3, #-8]
 8007646:	ed12 7a02 	vldr	s14, [r2, #-8]
 800764a:	ee67 7a8f 	vmul.f32	s15, s15, s30
 800764e:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 8007652:	eeee 7a8e 	vfma.f32	s15, s29, s28
 8007656:	3910      	subs	r1, #16
 8007658:	290f      	cmp	r1, #15
 800765a:	ed52 ea01 	vldr	s29, [r2, #-4]
 800765e:	ed13 ea01 	vldr	s28, [r3, #-4]
 8007662:	eeed 7a8f 	vfma.f32	s15, s27, s30
 8007666:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800766a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800766e:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8007672:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8007676:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 800767a:	eee9 7a89 	vfma.f32	s15, s19, s18
 800767e:	eee8 7a88 	vfma.f32	s15, s17, s16
 8007682:	eee0 7a20 	vfma.f32	s15, s0, s1
 8007686:	eee1 7a21 	vfma.f32	s15, s2, s3
 800768a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800768e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007692:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007696:	eee5 7a25 	vfma.f32	s15, s10, s11
 800769a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800769e:	eeee 7a8e 	vfma.f32	s15, s29, s28
 80076a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80076a6:	d896      	bhi.n	80075d6 <forward_dense+0x212>
 80076a8:	eb05 010e 	add.w	r1, r5, lr
 80076ac:	465b      	mov	r3, fp
 80076ae:	4662      	mov	r2, ip
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d075      	beq.n	80077a0 <forward_dense+0x3dc>
 80076b4:	ed91 7a00 	vldr	s14, [r1]
 80076b8:	edd2 7a00 	vldr	s15, [r2]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	eee7 6a27 	vfma.f32	s13, s14, s15
 80076c2:	d06d      	beq.n	80077a0 <forward_dense+0x3dc>
 80076c4:	ed91 7a01 	vldr	s14, [r1, #4]
 80076c8:	edd2 7a01 	vldr	s15, [r2, #4]
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	eee7 6a27 	vfma.f32	s13, s14, s15
 80076d2:	d065      	beq.n	80077a0 <forward_dense+0x3dc>
 80076d4:	ed91 7a02 	vldr	s14, [r1, #8]
 80076d8:	edd2 7a02 	vldr	s15, [r2, #8]
 80076dc:	2b03      	cmp	r3, #3
 80076de:	eee7 6a27 	vfma.f32	s13, s14, s15
 80076e2:	d05d      	beq.n	80077a0 <forward_dense+0x3dc>
 80076e4:	ed91 7a03 	vldr	s14, [r1, #12]
 80076e8:	edd2 7a03 	vldr	s15, [r2, #12]
 80076ec:	2b04      	cmp	r3, #4
 80076ee:	eee7 6a27 	vfma.f32	s13, s14, s15
 80076f2:	d055      	beq.n	80077a0 <forward_dense+0x3dc>
 80076f4:	ed91 7a04 	vldr	s14, [r1, #16]
 80076f8:	edd2 7a04 	vldr	s15, [r2, #16]
 80076fc:	2b05      	cmp	r3, #5
 80076fe:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007702:	d04d      	beq.n	80077a0 <forward_dense+0x3dc>
 8007704:	ed91 7a05 	vldr	s14, [r1, #20]
 8007708:	edd2 7a05 	vldr	s15, [r2, #20]
 800770c:	2b06      	cmp	r3, #6
 800770e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007712:	d045      	beq.n	80077a0 <forward_dense+0x3dc>
 8007714:	ed91 7a06 	vldr	s14, [r1, #24]
 8007718:	edd2 7a06 	vldr	s15, [r2, #24]
 800771c:	2b07      	cmp	r3, #7
 800771e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007722:	d03d      	beq.n	80077a0 <forward_dense+0x3dc>
 8007724:	ed91 7a07 	vldr	s14, [r1, #28]
 8007728:	edd2 7a07 	vldr	s15, [r2, #28]
 800772c:	2b08      	cmp	r3, #8
 800772e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007732:	d035      	beq.n	80077a0 <forward_dense+0x3dc>
 8007734:	ed91 7a08 	vldr	s14, [r1, #32]
 8007738:	edd2 7a08 	vldr	s15, [r2, #32]
 800773c:	2b09      	cmp	r3, #9
 800773e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007742:	d02d      	beq.n	80077a0 <forward_dense+0x3dc>
 8007744:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 8007748:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 800774c:	2b0a      	cmp	r3, #10
 800774e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007752:	d025      	beq.n	80077a0 <forward_dense+0x3dc>
 8007754:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 8007758:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 800775c:	2b0b      	cmp	r3, #11
 800775e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007762:	d01d      	beq.n	80077a0 <forward_dense+0x3dc>
 8007764:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 8007768:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800776c:	2b0c      	cmp	r3, #12
 800776e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007772:	d015      	beq.n	80077a0 <forward_dense+0x3dc>
 8007774:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 8007778:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 800777c:	2b0d      	cmp	r3, #13
 800777e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007782:	d00d      	beq.n	80077a0 <forward_dense+0x3dc>
 8007784:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 8007788:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800778c:	2b0e      	cmp	r3, #14
 800778e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007792:	d005      	beq.n	80077a0 <forward_dense+0x3dc>
 8007794:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 8007798:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 800779c:	eee7 6a27 	vfma.f32	s13, s14, s15
 80077a0:	444d      	add	r5, r9
 80077a2:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 80077a6:	ece0 6a01 	vstmia	r0!, {s13}
 80077aa:	42b0      	cmp	r0, r6
 80077ac:	f4bf aeaa 	bcs.w	8007504 <forward_dense+0x140>
 80077b0:	2c00      	cmp	r4, #0
 80077b2:	f47f af01 	bne.w	80075b8 <forward_dense+0x1f4>
 80077b6:	f1b8 0f0f 	cmp.w	r8, #15
 80077ba:	eef0 fa6a 	vmov.f32	s31, s21
 80077be:	eddf 6a05 	vldr	s13, [pc, #20]	; 80077d4 <forward_dense+0x410>
 80077c2:	f63f af03 	bhi.w	80075cc <forward_dense+0x208>
 80077c6:	4643      	mov	r3, r8
 80077c8:	4629      	mov	r1, r5
 80077ca:	463a      	mov	r2, r7
 80077cc:	e770      	b.n	80076b0 <forward_dense+0x2ec>
 80077ce:	461c      	mov	r4, r3
 80077d0:	e670      	b.n	80074b4 <forward_dense+0xf0>
 80077d2:	bf00      	nop
 80077d4:	00000000 	.word	0x00000000
 80077d8:	4634      	mov	r4, r6
 80077da:	4646      	mov	r6, r8
 80077dc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80077e0:	9400      	str	r4, [sp, #0]
 80077e2:	463b      	mov	r3, r7
 80077e4:	4629      	mov	r1, r5
 80077e6:	4652      	mov	r2, sl
 80077e8:	4640      	mov	r0, r8
 80077ea:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 80077ee:	f7fe fad5 	bl	8005d9c <ai_dict8_dot_array_f32>
 80077f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077f4:	f84b 3b04 	str.w	r3, [fp], #4
 80077f8:	455e      	cmp	r6, fp
 80077fa:	444d      	add	r5, r9
 80077fc:	d8f0      	bhi.n	80077e0 <forward_dense+0x41c>
 80077fe:	46a0      	mov	r8, r4
 8007800:	e680      	b.n	8007504 <forward_dense+0x140>
 8007802:	2300      	movs	r3, #0
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	deff      	udf	#255	; 0xff
 8007808:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800780c:	2f00      	cmp	r7, #0
 800780e:	f43f ae29 	beq.w	8007464 <forward_dense+0xa0>
 8007812:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007816:	f000 fb3f 	bl	8007e98 <ai_array_get_byte_size>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	4602      	mov	r2, r0
 800781e:	4651      	mov	r1, sl
 8007820:	4618      	mov	r0, r3
 8007822:	f000 fcb3 	bl	800818c <memcpy>
 8007826:	4682      	mov	sl, r0
 8007828:	e61c      	b.n	8007464 <forward_dense+0xa0>
 800782a:	2300      	movs	r3, #0
 800782c:	9307      	str	r3, [sp, #28]
 800782e:	e5f3      	b.n	8007418 <forward_dense+0x54>
 8007830:	9306      	str	r3, [sp, #24]
 8007832:	e5e4      	b.n	80073fe <forward_dense+0x3a>

08007834 <nl_func_relu_array_f32>:
 8007834:	b410      	push	{r4}
 8007836:	698c      	ldr	r4, [r1, #24]
 8007838:	6981      	ldr	r1, [r0, #24]
 800783a:	68a3      	ldr	r3, [r4, #8]
 800783c:	6889      	ldr	r1, [r1, #8]
 800783e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007842:	3a01      	subs	r2, #1
 8007844:	0092      	lsls	r2, r2, #2
 8007846:	189b      	adds	r3, r3, r2
 8007848:	d216      	bcs.n	8007878 <nl_func_relu_array_f32+0x44>
 800784a:	3204      	adds	r2, #4
 800784c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007880 <nl_func_relu_array_f32+0x4c>
 8007850:	4411      	add	r1, r2
 8007852:	3304      	adds	r3, #4
 8007854:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007858:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800785c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007860:	bfb8      	it	lt
 8007862:	eef0 7a47 	vmovlt.f32	s15, s14
 8007866:	ed61 7a01 	vstmdb	r1!, {s15}
 800786a:	68a0      	ldr	r0, [r4, #8]
 800786c:	f1a3 0208 	sub.w	r2, r3, #8
 8007870:	4290      	cmp	r0, r2
 8007872:	f1a3 0304 	sub.w	r3, r3, #4
 8007876:	d9ed      	bls.n	8007854 <nl_func_relu_array_f32+0x20>
 8007878:	f85d 4b04 	ldr.w	r4, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	00000000 	.word	0x00000000

08007884 <nl_func_sm_array_f32>:
 8007884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007888:	ed2d 8b04 	vpush	{d8-d9}
 800788c:	b089      	sub	sp, #36	; 0x24
 800788e:	698f      	ldr	r7, [r1, #24]
 8007890:	6984      	ldr	r4, [r0, #24]
 8007892:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
 8007896:	68bd      	ldr	r5, [r7, #8]
 8007898:	9402      	str	r4, [sp, #8]
 800789a:	4626      	mov	r6, r4
 800789c:	4696      	mov	lr, r2
 800789e:	eba2 020c 	sub.w	r2, r2, ip
 80078a2:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 80078a6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	68b6      	ldr	r6, [r6, #8]
 80078ac:	ebae 0e04 	sub.w	lr, lr, r4
 80078b0:	4295      	cmp	r5, r2
 80078b2:	eb06 068e 	add.w	r6, r6, lr, lsl #2
 80078b6:	d354      	bcc.n	8007962 <nl_func_sm_array_f32+0xde>
 80078b8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80078bc:	f1cc 0200 	rsb	r2, ip, #0
 80078c0:	00a4      	lsls	r4, r4, #2
 80078c2:	e9cd 1006 	strd	r1, r0, [sp, #24]
 80078c6:	9303      	str	r3, [sp, #12]
 80078c8:	9204      	str	r2, [sp, #16]
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4262      	negs	r2, r4
 80078ce:	9205      	str	r2, [sp, #20]
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 80078d6:	9b02      	ldr	r3, [sp, #8]
 80078d8:	9a07      	ldr	r2, [sp, #28]
 80078da:	60bd      	str	r5, [r7, #8]
 80078dc:	609e      	str	r6, [r3, #8]
 80078de:	9b06      	ldr	r3, [sp, #24]
 80078e0:	6992      	ldr	r2, [r2, #24]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	6894      	ldr	r4, [r2, #8]
 80078e6:	9a03      	ldr	r2, [sp, #12]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	2a01      	cmp	r2, #1
 80078ec:	ed93 8a00 	vldr	s16, [r3]
 80078f0:	d940      	bls.n	8007974 <nl_func_sm_array_f32+0xf0>
 80078f2:	9901      	ldr	r1, [sp, #4]
 80078f4:	1d1a      	adds	r2, r3, #4
 80078f6:	eb03 0b01 	add.w	fp, r3, r1
 80078fa:	ecf2 7a01 	vldmia	r2!, {s15}
 80078fe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007906:	bfb8      	it	lt
 8007908:	eeb0 8a67 	vmovlt.f32	s16, s15
 800790c:	4593      	cmp	fp, r2
 800790e:	d1f4      	bne.n	80078fa <nl_func_sm_array_f32+0x76>
 8007910:	eddf 8a1b 	vldr	s17, [pc, #108]	; 8007980 <nl_func_sm_array_f32+0xfc>
 8007914:	469a      	mov	sl, r3
 8007916:	46a1      	mov	r9, r4
 8007918:	46a0      	mov	r8, r4
 800791a:	ecba 0a01 	vldmia	sl!, {s0}
 800791e:	ee30 0a48 	vsub.f32	s0, s0, s16
 8007922:	f000 fadb 	bl	8007edc <expf>
 8007926:	45d3      	cmp	fp, sl
 8007928:	eca8 0a01 	vstmia	r8!, {s0}
 800792c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8007930:	d1f3      	bne.n	800791a <nl_func_sm_array_f32+0x96>
 8007932:	eef5 8a40 	vcmp.f32	s17, #0.0
 8007936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800793a:	d00b      	beq.n	8007954 <nl_func_sm_array_f32+0xd0>
 800793c:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8007940:	9b01      	ldr	r3, [sp, #4]
 8007942:	441c      	add	r4, r3
 8007944:	edd9 7a00 	vldr	s15, [r9]
 8007948:	ee67 7a87 	vmul.f32	s15, s15, s14
 800794c:	ece9 7a01 	vstmia	r9!, {s15}
 8007950:	454c      	cmp	r4, r9
 8007952:	d1f7      	bne.n	8007944 <nl_func_sm_array_f32+0xc0>
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	441d      	add	r5, r3
 800795a:	9b05      	ldr	r3, [sp, #20]
 800795c:	42aa      	cmp	r2, r5
 800795e:	441e      	add	r6, r3
 8007960:	d9b9      	bls.n	80078d6 <nl_func_sm_array_f32+0x52>
 8007962:	60ba      	str	r2, [r7, #8]
 8007964:	9a02      	ldr	r2, [sp, #8]
 8007966:	68d3      	ldr	r3, [r2, #12]
 8007968:	6093      	str	r3, [r2, #8]
 800796a:	b009      	add	sp, #36	; 0x24
 800796c:	ecbd 8b04 	vpop	{d8-d9}
 8007970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007974:	2a00      	cmp	r2, #0
 8007976:	d0ed      	beq.n	8007954 <nl_func_sm_array_f32+0xd0>
 8007978:	9a01      	ldr	r2, [sp, #4]
 800797a:	eb03 0b02 	add.w	fp, r3, r2
 800797e:	e7c7      	b.n	8007910 <nl_func_sm_array_f32+0x8c>
 8007980:	00000000 	.word	0x00000000

08007984 <forward_sm>:
 8007984:	6982      	ldr	r2, [r0, #24]
 8007986:	8813      	ldrh	r3, [r2, #0]
 8007988:	b32b      	cbz	r3, 80079d6 <forward_sm+0x52>
 800798a:	6852      	ldr	r2, [r2, #4]
 800798c:	6851      	ldr	r1, [r2, #4]
 800798e:	b101      	cbz	r1, 8007992 <forward_sm+0xe>
 8007990:	6809      	ldr	r1, [r1, #0]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d91c      	bls.n	80079d0 <forward_sm+0x4c>
 8007996:	6913      	ldr	r3, [r2, #16]
 8007998:	b1c3      	cbz	r3, 80079cc <forward_sm+0x48>
 800799a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800799c:	6818      	ldr	r0, [r3, #0]
 800799e:	688c      	ldr	r4, [r1, #8]
 80079a0:	68c3      	ldr	r3, [r0, #12]
 80079a2:	68ce      	ldr	r6, [r1, #12]
 80079a4:	685f      	ldr	r7, [r3, #4]
 80079a6:	6873      	ldr	r3, [r6, #4]
 80079a8:	0a24      	lsrs	r4, r4, #8
 80079aa:	b083      	sub	sp, #12
 80079ac:	d015      	beq.n	80079da <forward_sm+0x56>
 80079ae:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80079b2:	2201      	movs	r2, #1
 80079b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079b8:	42a6      	cmp	r6, r4
 80079ba:	fb05 f202 	mul.w	r2, r5, r2
 80079be:	d1f9      	bne.n	80079b4 <forward_sm+0x30>
 80079c0:	e9cd 3700 	strd	r3, r7, [sp]
 80079c4:	f7ff ff5e 	bl	8007884 <nl_func_sm_array_f32>
 80079c8:	b003      	add	sp, #12
 80079ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	deff      	udf	#255	; 0xff
 80079d0:	2300      	movs	r3, #0
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	deff      	udf	#255	; 0xff
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	deff      	udf	#255	; 0xff
 80079da:	2201      	movs	r2, #1
 80079dc:	e9cd 3700 	strd	r3, r7, [sp]
 80079e0:	f7ff ff50 	bl	8007884 <nl_func_sm_array_f32>
 80079e4:	b003      	add	sp, #12
 80079e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080079e8 <pool_func_mp_array_f32>:
 80079e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	b093      	sub	sp, #76	; 0x4c
 80079ee:	f8d0 b008 	ldr.w	fp, [r0, #8]
 80079f2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80079f4:	f8bd 407c 	ldrh.w	r4, [sp, #124]	; 0x7c
 80079f8:	68a8      	ldr	r0, [r5, #8]
 80079fa:	f8bd 5080 	ldrh.w	r5, [sp, #128]	; 0x80
 80079fe:	9508      	str	r5, [sp, #32]
 8007a00:	f8bd 5084 	ldrh.w	r5, [sp, #132]	; 0x84
 8007a04:	9002      	str	r0, [sp, #8]
 8007a06:	950d      	str	r5, [sp, #52]	; 0x34
 8007a08:	f8bd 0070 	ldrh.w	r0, [sp, #112]	; 0x70
 8007a0c:	f8bd 5088 	ldrh.w	r5, [sp, #136]	; 0x88
 8007a10:	9004      	str	r0, [sp, #16]
 8007a12:	9506      	str	r5, [sp, #24]
 8007a14:	f8bd 0074 	ldrh.w	r0, [sp, #116]	; 0x74
 8007a18:	f8bd 508c 	ldrh.w	r5, [sp, #140]	; 0x8c
 8007a1c:	9009      	str	r0, [sp, #36]	; 0x24
 8007a1e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007a20:	f8bd 0078 	ldrh.w	r0, [sp, #120]	; 0x78
 8007a24:	9200      	str	r2, [sp, #0]
 8007a26:	468a      	mov	sl, r1
 8007a28:	4699      	mov	r9, r3
 8007a2a:	b95c      	cbnz	r4, 8007a44 <pool_func_mp_array_f32+0x5c>
 8007a2c:	b950      	cbnz	r0, 8007a44 <pool_func_mp_array_f32+0x5c>
 8007a2e:	9b04      	ldr	r3, [sp, #16]
 8007a30:	1a5a      	subs	r2, r3, r1
 8007a32:	9b06      	ldr	r3, [sp, #24]
 8007a34:	9908      	ldr	r1, [sp, #32]
 8007a36:	3a01      	subs	r2, #1
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	fb13 2301 	smlabb	r3, r3, r1, r2
 8007a3e:	041a      	lsls	r2, r3, #16
 8007a40:	f100 809b 	bmi.w	8007b7a <pool_func_mp_array_f32+0x192>
 8007a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f000 808b 	beq.w	8007b62 <pool_func_mp_array_f32+0x17a>
 8007a4c:	9b06      	ldr	r3, [sp, #24]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 8087 	beq.w	8007b62 <pool_func_mp_array_f32+0x17a>
 8007a54:	f1b9 0f00 	cmp.w	r9, #0
 8007a58:	f000 8083 	beq.w	8007b62 <pool_func_mp_array_f32+0x17a>
 8007a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a5e:	1b1c      	subs	r4, r3, r4
 8007a60:	9b04      	ldr	r3, [sp, #16]
 8007a62:	1a1b      	subs	r3, r3, r0
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	4240      	negs	r0, r0
 8007a68:	2200      	movs	r2, #0
 8007a6a:	b2a1      	uxth	r1, r4
 8007a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a6e:	b283      	uxth	r3, r0
 8007a70:	920e      	str	r2, [sp, #56]	; 0x38
 8007a72:	910c      	str	r1, [sp, #48]	; 0x30
 8007a74:	9310      	str	r3, [sp, #64]	; 0x40
 8007a76:	9c06      	ldr	r4, [sp, #24]
 8007a78:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a7c:	fb02 f204 	mul.w	r2, r2, r4
 8007a80:	1acb      	subs	r3, r1, r3
 8007a82:	920a      	str	r2, [sp, #40]	; 0x28
 8007a84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a86:	9205      	str	r2, [sp, #20]
 8007a88:	2000      	movs	r0, #0
 8007a8a:	b21b      	sxth	r3, r3
 8007a8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a8e:	9303      	str	r3, [sp, #12]
 8007a90:	9007      	str	r0, [sp, #28]
 8007a92:	4603      	mov	r3, r0
 8007a94:	fa0f f881 	sxth.w	r8, r1
 8007a98:	9204      	str	r2, [sp, #16]
 8007a9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a9c:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 8007aa0:	f9bd c010 	ldrsh.w	ip, [sp, #16]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f04f 0e00 	mov.w	lr, #0
 8007aaa:	fb09 f303 	mul.w	r3, r9, r3
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 8007ab4:	4675      	mov	r5, lr
 8007ab6:	9903      	ldr	r1, [sp, #12]
 8007ab8:	eddf 7a78 	vldr	s15, [pc, #480]	; 8007c9c <pool_func_mp_array_f32+0x2b4>
 8007abc:	4588      	cmp	r8, r1
 8007abe:	dd24      	ble.n	8007b0a <pool_func_mp_array_f32+0x122>
 8007ac0:	4564      	cmp	r4, ip
 8007ac2:	dd1e      	ble.n	8007b02 <pool_func_mp_array_f32+0x11a>
 8007ac4:	2900      	cmp	r1, #0
 8007ac6:	fb0a f601 	mul.w	r6, sl, r1
 8007aca:	db1a      	blt.n	8007b02 <pool_func_mp_array_f32+0x11a>
 8007acc:	9b00      	ldr	r3, [sp, #0]
 8007ace:	4299      	cmp	r1, r3
 8007ad0:	da17      	bge.n	8007b02 <pool_func_mp_array_f32+0x11a>
 8007ad2:	f1bc 0f00 	cmp.w	ip, #0
 8007ad6:	4663      	mov	r3, ip
 8007ad8:	db46      	blt.n	8007b68 <pool_func_mp_array_f32+0x180>
 8007ada:	18f2      	adds	r2, r6, r3
 8007adc:	fb09 5202 	mla	r2, r9, r2, r5
 8007ae0:	1c58      	adds	r0, r3, #1
 8007ae2:	459a      	cmp	sl, r3
 8007ae4:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8007ae8:	b203      	sxth	r3, r0
 8007aea:	dd08      	ble.n	8007afe <pool_func_mp_array_f32+0x116>
 8007aec:	ed92 7a00 	vldr	s14, [r2]
 8007af0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007af8:	bfb8      	it	lt
 8007afa:	eef0 7a47 	vmovlt.f32	s15, s14
 8007afe:	429c      	cmp	r4, r3
 8007b00:	dceb      	bgt.n	8007ada <pool_func_mp_array_f32+0xf2>
 8007b02:	3101      	adds	r1, #1
 8007b04:	b209      	sxth	r1, r1
 8007b06:	4588      	cmp	r8, r1
 8007b08:	dcda      	bgt.n	8007ac0 <pool_func_mp_array_f32+0xd8>
 8007b0a:	9b01      	ldr	r3, [sp, #4]
 8007b0c:	f10e 0e01 	add.w	lr, lr, #1
 8007b10:	441d      	add	r5, r3
 8007b12:	9b02      	ldr	r3, [sp, #8]
 8007b14:	fa0f fe8e 	sxth.w	lr, lr
 8007b18:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007b1c:	45ce      	cmp	lr, r9
 8007b1e:	edc5 7a00 	vstr	s15, [r5]
 8007b22:	4675      	mov	r5, lr
 8007b24:	dbc7      	blt.n	8007ab6 <pool_func_mp_array_f32+0xce>
 8007b26:	9b07      	ldr	r3, [sp, #28]
 8007b28:	9808      	ldr	r0, [sp, #32]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	b219      	sxth	r1, r3
 8007b2e:	9b05      	ldr	r3, [sp, #20]
 8007b30:	9107      	str	r1, [sp, #28]
 8007b32:	461a      	mov	r2, r3
 8007b34:	4402      	add	r2, r0
 8007b36:	9b04      	ldr	r3, [sp, #16]
 8007b38:	b292      	uxth	r2, r2
 8007b3a:	9205      	str	r2, [sp, #20]
 8007b3c:	9a06      	ldr	r2, [sp, #24]
 8007b3e:	4403      	add	r3, r0
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	428a      	cmp	r2, r1
 8007b44:	9304      	str	r3, [sp, #16]
 8007b46:	460b      	mov	r3, r1
 8007b48:	dca7      	bgt.n	8007a9a <pool_func_mp_array_f32+0xb2>
 8007b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	b21a      	sxth	r2, r3
 8007b50:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 8007b54:	440b      	add	r3, r1
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	930c      	str	r3, [sp, #48]	; 0x30
 8007b5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b5c:	920e      	str	r2, [sp, #56]	; 0x38
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	dc89      	bgt.n	8007a76 <pool_func_mp_array_f32+0x8e>
 8007b62:	b013      	add	sp, #76	; 0x4c
 8007b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b68:	3301      	adds	r3, #1
 8007b6a:	b21b      	sxth	r3, r3
 8007b6c:	42bb      	cmp	r3, r7
 8007b6e:	dac6      	bge.n	8007afe <pool_func_mp_array_f32+0x116>
 8007b70:	3301      	adds	r3, #1
 8007b72:	b21b      	sxth	r3, r3
 8007b74:	42bb      	cmp	r3, r7
 8007b76:	dbf7      	blt.n	8007b68 <pool_func_mp_array_f32+0x180>
 8007b78:	e7c1      	b.n	8007afe <pool_func_mp_array_f32+0x116>
 8007b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b7c:	9a00      	ldr	r2, [sp, #0]
 8007b7e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007b80:	1a9a      	subs	r2, r3, r2
 8007b82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b84:	3a01      	subs	r2, #1
 8007b86:	3b01      	subs	r3, #1
 8007b88:	fb13 2301 	smlabb	r3, r3, r1, r2
 8007b8c:	041b      	lsls	r3, r3, #16
 8007b8e:	f57f af59 	bpl.w	8007a44 <pool_func_mp_array_f32+0x5c>
 8007b92:	fb0a f309 	mul.w	r3, sl, r9
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	e9cd ba0f 	strd	fp, sl, [sp, #60]	; 0x3c
 8007b9c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba0:	9001      	str	r0, [sp, #4]
 8007ba2:	ea4f 0c89 	mov.w	ip, r9, lsl #2
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 8007bac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	ddd7      	ble.n	8007b62 <pool_func_mp_array_f32+0x17a>
 8007bb2:	9a00      	ldr	r2, [sp, #0]
 8007bb4:	9906      	ldr	r1, [sp, #24]
 8007bb6:	fa0f f882 	sxth.w	r8, r2
 8007bba:	2900      	cmp	r1, #0
 8007bbc:	d062      	beq.n	8007c84 <pool_func_mp_array_f32+0x29c>
 8007bbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bc0:	fb01 f303 	mul.w	r3, r1, r3
 8007bc4:	1a12      	subs	r2, r2, r0
 8007bc6:	9305      	str	r3, [sp, #20]
 8007bc8:	b213      	sxth	r3, r2
 8007bca:	9307      	str	r3, [sp, #28]
 8007bcc:	f1b9 0f00 	cmp.w	r9, #0
 8007bd0:	d058      	beq.n	8007c84 <pool_func_mp_array_f32+0x29c>
 8007bd2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bd4:	fb02 f303 	mul.w	r3, r2, r3
 8007bd8:	2600      	movs	r6, #0
 8007bda:	930c      	str	r3, [sp, #48]	; 0x30
 8007bdc:	9b04      	ldr	r3, [sp, #16]
 8007bde:	9303      	str	r3, [sp, #12]
 8007be0:	4637      	mov	r7, r6
 8007be2:	46b2      	mov	sl, r6
 8007be4:	9b05      	ldr	r3, [sp, #20]
 8007be6:	9611      	str	r6, [sp, #68]	; 0x44
 8007be8:	eb0a 0b03 	add.w	fp, sl, r3
 8007bec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bee:	f9bd 100c 	ldrsh.w	r1, [sp, #12]
 8007bf2:	b235      	sxth	r5, r6
 8007bf4:	18eb      	adds	r3, r5, r3
 8007bf6:	f04f 0a00 	mov.w	sl, #0
 8007bfa:	fb09 f303 	mul.w	r3, r9, r3
 8007bfe:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007c00:	930a      	str	r3, [sp, #40]	; 0x28
 8007c02:	fb09 fb0b 	mul.w	fp, r9, fp
 8007c06:	46d6      	mov	lr, sl
 8007c08:	9807      	ldr	r0, [sp, #28]
 8007c0a:	4580      	cmp	r8, r0
 8007c0c:	dd43      	ble.n	8007c96 <pool_func_mp_array_f32+0x2ae>
 8007c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c10:	eddf 7a22 	vldr	s15, [pc, #136]	; 8007c9c <pool_func_mp_array_f32+0x2b4>
 8007c14:	eb0e 0403 	add.w	r4, lr, r3
 8007c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c1a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007c1e:	42a9      	cmp	r1, r5
 8007c20:	dd0f      	ble.n	8007c42 <pool_func_mp_array_f32+0x25a>
 8007c22:	4622      	mov	r2, r4
 8007c24:	462b      	mov	r3, r5
 8007c26:	ed92 7a00 	vldr	s14, [r2]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c34:	b21b      	sxth	r3, r3
 8007c36:	bfb8      	it	lt
 8007c38:	eef0 7a47 	vmovlt.f32	s15, s14
 8007c3c:	4299      	cmp	r1, r3
 8007c3e:	4462      	add	r2, ip
 8007c40:	d1f1      	bne.n	8007c26 <pool_func_mp_array_f32+0x23e>
 8007c42:	3001      	adds	r0, #1
 8007c44:	b200      	sxth	r0, r0
 8007c46:	4580      	cmp	r8, r0
 8007c48:	4434      	add	r4, r6
 8007c4a:	d1e8      	bne.n	8007c1e <pool_func_mp_array_f32+0x236>
 8007c4c:	f10a 0a01 	add.w	sl, sl, #1
 8007c50:	9a02      	ldr	r2, [sp, #8]
 8007c52:	eb0b 030e 	add.w	r3, fp, lr
 8007c56:	fa0f fa8a 	sxth.w	sl, sl
 8007c5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007c5e:	45ca      	cmp	sl, r9
 8007c60:	edc3 7a00 	vstr	s15, [r3]
 8007c64:	46d6      	mov	lr, sl
 8007c66:	dbcf      	blt.n	8007c08 <pool_func_mp_array_f32+0x220>
 8007c68:	9b03      	ldr	r3, [sp, #12]
 8007c6a:	9a08      	ldr	r2, [sp, #32]
 8007c6c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8007c6e:	4413      	add	r3, r2
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	3701      	adds	r7, #1
 8007c74:	9303      	str	r3, [sp, #12]
 8007c76:	9b06      	ldr	r3, [sp, #24]
 8007c78:	b23f      	sxth	r7, r7
 8007c7a:	4416      	add	r6, r2
 8007c7c:	42bb      	cmp	r3, r7
 8007c7e:	b2b6      	uxth	r6, r6
 8007c80:	46ba      	mov	sl, r7
 8007c82:	dcaf      	bgt.n	8007be4 <pool_func_mp_array_f32+0x1fc>
 8007c84:	9b00      	ldr	r3, [sp, #0]
 8007c86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c88:	4413      	add	r3, r2
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	9b01      	ldr	r3, [sp, #4]
 8007c90:	3301      	adds	r3, #1
 8007c92:	9301      	str	r3, [sp, #4]
 8007c94:	e788      	b.n	8007ba8 <pool_func_mp_array_f32+0x1c0>
 8007c96:	eddf 7a01 	vldr	s15, [pc, #4]	; 8007c9c <pool_func_mp_array_f32+0x2b4>
 8007c9a:	e7d7      	b.n	8007c4c <pool_func_mp_array_f32+0x264>
 8007c9c:	cf000000 	.word	0xcf000000

08007ca0 <ai_check_custom_types>:
 8007ca0:	4b13      	ldr	r3, [pc, #76]	; (8007cf0 <ai_check_custom_types+0x50>)
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	b118      	cbz	r0, 8007cb2 <ai_check_custom_types+0x12>
 8007caa:	7803      	ldrb	r3, [r0, #0]
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d002      	beq.n	8007cb6 <ai_check_custom_types+0x16>
 8007cb0:	2000      	movs	r0, #0
 8007cb2:	b002      	add	sp, #8
 8007cb4:	4770      	bx	lr
 8007cb6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d004      	beq.n	8007cc8 <ai_check_custom_types+0x28>
 8007cbe:	2001      	movs	r0, #1
 8007cc0:	f080 0001 	eor.w	r0, r0, #1
 8007cc4:	b002      	add	sp, #8
 8007cc6:	4770      	bx	lr
 8007cc8:	7842      	ldrb	r2, [r0, #1]
 8007cca:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	f100 0001 	add.w	r0, r0, #1
 8007cd4:	d1f3      	bne.n	8007cbe <ai_check_custom_types+0x1e>
 8007cd6:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007cda:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d1ed      	bne.n	8007cbe <ai_check_custom_types+0x1e>
 8007ce2:	7842      	ldrb	r2, [r0, #1]
 8007ce4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d1e8      	bne.n	8007cbe <ai_check_custom_types+0x1e>
 8007cec:	2000      	movs	r0, #0
 8007cee:	e7e7      	b.n	8007cc0 <ai_check_custom_types+0x20>
 8007cf0:	08023a00 	.word	0x08023a00

08007cf4 <ai_layers_init_all>:
 8007cf4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007cf6:	b17a      	cbz	r2, 8007d18 <ai_layers_init_all+0x24>
 8007cf8:	6913      	ldr	r3, [r2, #16]
 8007cfa:	60d0      	str	r0, [r2, #12]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	f04f 0201 	mov.w	r2, #1
 8007d02:	d009      	beq.n	8007d18 <ai_layers_init_all+0x24>
 8007d04:	b143      	cbz	r3, 8007d18 <ai_layers_init_all+0x24>
 8007d06:	6919      	ldr	r1, [r3, #16]
 8007d08:	60d8      	str	r0, [r3, #12]
 8007d0a:	4299      	cmp	r1, r3
 8007d0c:	f102 0201 	add.w	r2, r2, #1
 8007d10:	d002      	beq.n	8007d18 <ai_layers_init_all+0x24>
 8007d12:	460b      	mov	r3, r1
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1f6      	bne.n	8007d06 <ai_layers_init_all+0x12>
 8007d18:	4610      	mov	r0, r2
 8007d1a:	4770      	bx	lr

08007d1c <ai_layers_post_init_all>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007d20:	b18c      	cbz	r4, 8007d46 <ai_layers_post_init_all+0x2a>
 8007d22:	2500      	movs	r5, #0
 8007d24:	6863      	ldr	r3, [r4, #4]
 8007d26:	f013 0f01 	tst.w	r3, #1
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	d003      	beq.n	8007d36 <ai_layers_post_init_all+0x1a>
 8007d2e:	6a23      	ldr	r3, [r4, #32]
 8007d30:	b10b      	cbz	r3, 8007d36 <ai_layers_post_init_all+0x1a>
 8007d32:	4798      	blx	r3
 8007d34:	3501      	adds	r5, #1
 8007d36:	6923      	ldr	r3, [r4, #16]
 8007d38:	42a3      	cmp	r3, r4
 8007d3a:	d002      	beq.n	8007d42 <ai_layers_post_init_all+0x26>
 8007d3c:	461c      	mov	r4, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1f0      	bne.n	8007d24 <ai_layers_post_init_all+0x8>
 8007d42:	4628      	mov	r0, r5
 8007d44:	bd38      	pop	{r3, r4, r5, pc}
 8007d46:	4625      	mov	r5, r4
 8007d48:	e7fb      	b.n	8007d42 <ai_layers_post_init_all+0x26>
 8007d4a:	bf00      	nop

08007d4c <ai_layers_forward_all>:
 8007d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d50:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 8007d52:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007d54:	4604      	mov	r4, r0
 8007d56:	2f00      	cmp	r7, #0
 8007d58:	d02c      	beq.n	8007db4 <ai_layers_forward_all+0x68>
 8007d5a:	2d00      	cmp	r5, #0
 8007d5c:	d03f      	beq.n	8007dde <ai_layers_forward_all+0x92>
 8007d5e:	6385      	str	r5, [r0, #56]	; 0x38
 8007d60:	4629      	mov	r1, r5
 8007d62:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8007d64:	2001      	movs	r0, #1
 8007d66:	47b8      	blx	r7
 8007d68:	2600      	movs	r6, #0
 8007d6a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007d6c:	46b0      	mov	r8, r6
 8007d6e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007d70:	2002      	movs	r0, #2
 8007d72:	47b8      	blx	r7
 8007d74:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007d76:	696b      	ldr	r3, [r5, #20]
 8007d78:	4628      	mov	r0, r5
 8007d7a:	4798      	blx	r3
 8007d7c:	692b      	ldr	r3, [r5, #16]
 8007d7e:	429d      	cmp	r5, r3
 8007d80:	f04f 0003 	mov.w	r0, #3
 8007d84:	4619      	mov	r1, r3
 8007d86:	d009      	beq.n	8007d9c <ai_layers_forward_all+0x50>
 8007d88:	63a3      	str	r3, [r4, #56]	; 0x38
 8007d8a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007d8c:	47b8      	blx	r7
 8007d8e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007d90:	3601      	adds	r6, #1
 8007d92:	2900      	cmp	r1, #0
 8007d94:	d1eb      	bne.n	8007d6e <ai_layers_forward_all+0x22>
 8007d96:	4630      	mov	r0, r6
 8007d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d9c:	2100      	movs	r1, #0
 8007d9e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
 8007da2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007da4:	47b8      	blx	r7
 8007da6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007da8:	3601      	adds	r6, #1
 8007daa:	2900      	cmp	r1, #0
 8007dac:	d1df      	bne.n	8007d6e <ai_layers_forward_all+0x22>
 8007dae:	4630      	mov	r0, r6
 8007db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db4:	b19d      	cbz	r5, 8007dde <ai_layers_forward_all+0x92>
 8007db6:	6385      	str	r5, [r0, #56]	; 0x38
 8007db8:	463e      	mov	r6, r7
 8007dba:	696b      	ldr	r3, [r5, #20]
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	4798      	blx	r3
 8007dc0:	692b      	ldr	r3, [r5, #16]
 8007dc2:	42ab      	cmp	r3, r5
 8007dc4:	f106 0601 	add.w	r6, r6, #1
 8007dc8:	d004      	beq.n	8007dd4 <ai_layers_forward_all+0x88>
 8007dca:	63a3      	str	r3, [r4, #56]	; 0x38
 8007dcc:	461d      	mov	r5, r3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1f3      	bne.n	8007dba <ai_layers_forward_all+0x6e>
 8007dd2:	e7e0      	b.n	8007d96 <ai_layers_forward_all+0x4a>
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	63a3      	str	r3, [r4, #56]	; 0x38
 8007dd8:	4630      	mov	r0, r6
 8007dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dde:	462e      	mov	r6, r5
 8007de0:	4630      	mov	r0, r6
 8007de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007de6:	bf00      	nop

08007de8 <ai_array_to_buffer_fmt>:
 8007de8:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	d029      	beq.n	8007e44 <ai_array_to_buffer_fmt+0x5c>
 8007df0:	4a22      	ldr	r2, [pc, #136]	; (8007e7c <ai_array_to_buffer_fmt+0x94>)
 8007df2:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d010      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007dfa:	dd13      	ble.n	8007e24 <ai_array_to_buffer_fmt+0x3c>
 8007dfc:	4a20      	ldr	r2, [pc, #128]	; (8007e80 <ai_array_to_buffer_fmt+0x98>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d00c      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e02:	dc27      	bgt.n	8007e54 <ai_array_to_buffer_fmt+0x6c>
 8007e04:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d007      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e0c:	3207      	adds	r2, #7
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d004      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e12:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d000      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e1a:	2340      	movs	r3, #64	; 0x40
 8007e1c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007e20:	4318      	orrs	r0, r3
 8007e22:	4770      	bx	lr
 8007e24:	4a17      	ldr	r2, [pc, #92]	; (8007e84 <ai_array_to_buffer_fmt+0x9c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d0f8      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e2a:	dd1e      	ble.n	8007e6a <ai_array_to_buffer_fmt+0x82>
 8007e2c:	4a16      	ldr	r2, [pc, #88]	; (8007e88 <ai_array_to_buffer_fmt+0xa0>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d0f4      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e32:	f202 72f1 	addw	r2, r2, #2033	; 0x7f1
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d0f0      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e3a:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d1eb      	bne.n	8007e1a <ai_array_to_buffer_fmt+0x32>
 8007e42:	e7eb      	b.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e44:	4b11      	ldr	r3, [pc, #68]	; (8007e8c <ai_array_to_buffer_fmt+0xa4>)
 8007e46:	4003      	ands	r3, r0
 8007e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e4c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8007e50:	4318      	orrs	r0, r3
 8007e52:	4770      	bx	lr
 8007e54:	4a0e      	ldr	r2, [pc, #56]	; (8007e90 <ai_array_to_buffer_fmt+0xa8>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d0e0      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e5a:	f502 027e 	add.w	r2, r2, #16646144	; 0xfe0000
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d0dc      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e62:	4a0c      	ldr	r2, [pc, #48]	; (8007e94 <ai_array_to_buffer_fmt+0xac>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d1d8      	bne.n	8007e1a <ai_array_to_buffer_fmt+0x32>
 8007e68:	e7d8      	b.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e6a:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d0d4      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d0d0      	beq.n	8007e1c <ai_array_to_buffer_fmt+0x34>
 8007e7a:	e7ce      	b.n	8007e1a <ai_array_to_buffer_fmt+0x32>
 8007e7c:	00060440 	.word	0x00060440
 8007e80:	00840840 	.word	0x00840840
 8007e84:	00040447 	.word	0x00040447
 8007e88:	0004084f 	.word	0x0004084f
 8007e8c:	00803fff 	.word	0x00803fff
 8007e90:	00841040 	.word	0x00841040
 8007e94:	0084084f 	.word	0x0084084f

08007e98 <ai_array_get_byte_size>:
 8007e98:	b1c1      	cbz	r1, 8007ecc <ai_array_get_byte_size+0x34>
 8007e9a:	f3c0 3282 	ubfx	r2, r0, #14, #3
 8007e9e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8007ea2:	4413      	add	r3, r2
 8007ea4:	fb01 f103 	mul.w	r1, r1, r3
 8007ea8:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8007eac:	3107      	adds	r1, #7
 8007eae:	f3c0 4043 	ubfx	r0, r0, #17, #4
 8007eb2:	f021 0107 	bic.w	r1, r1, #7
 8007eb6:	2804      	cmp	r0, #4
 8007eb8:	fa21 f102 	lsr.w	r1, r1, r2
 8007ebc:	d008      	beq.n	8007ed0 <ai_array_get_byte_size+0x38>
 8007ebe:	2808      	cmp	r0, #8
 8007ec0:	d101      	bne.n	8007ec6 <ai_array_get_byte_size+0x2e>
 8007ec2:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8007ec6:	3107      	adds	r1, #7
 8007ec8:	08c8      	lsrs	r0, r1, #3
 8007eca:	4770      	bx	lr
 8007ecc:	4608      	mov	r0, r1
 8007ece:	4770      	bx	lr
 8007ed0:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8007ed4:	3107      	adds	r1, #7
 8007ed6:	08c8      	lsrs	r0, r1, #3
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop

08007edc <expf>:
 8007edc:	b508      	push	{r3, lr}
 8007ede:	ed2d 8b02 	vpush	{d8}
 8007ee2:	eef0 8a40 	vmov.f32	s17, s0
 8007ee6:	f000 f837 	bl	8007f58 <__ieee754_expf>
 8007eea:	4b16      	ldr	r3, [pc, #88]	; (8007f44 <expf+0x68>)
 8007eec:	f993 3000 	ldrsb.w	r3, [r3]
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	eeb0 8a40 	vmov.f32	s16, s0
 8007ef6:	d011      	beq.n	8007f1c <expf+0x40>
 8007ef8:	eeb0 0a68 	vmov.f32	s0, s17
 8007efc:	f000 f900 	bl	8008100 <finitef>
 8007f00:	b160      	cbz	r0, 8007f1c <expf+0x40>
 8007f02:	eddf 7a11 	vldr	s15, [pc, #68]	; 8007f48 <expf+0x6c>
 8007f06:	eef4 8ae7 	vcmpe.f32	s17, s15
 8007f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f0e:	dd0a      	ble.n	8007f26 <expf+0x4a>
 8007f10:	f000 f90a 	bl	8008128 <__errno>
 8007f14:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 8007f4c <expf+0x70>
 8007f18:	2322      	movs	r3, #34	; 0x22
 8007f1a:	6003      	str	r3, [r0, #0]
 8007f1c:	eeb0 0a48 	vmov.f32	s0, s16
 8007f20:	ecbd 8b02 	vpop	{d8}
 8007f24:	bd08      	pop	{r3, pc}
 8007f26:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8007f50 <expf+0x74>
 8007f2a:	eef4 8ae7 	vcmpe.f32	s17, s15
 8007f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f32:	d5f3      	bpl.n	8007f1c <expf+0x40>
 8007f34:	f000 f8f8 	bl	8008128 <__errno>
 8007f38:	2322      	movs	r3, #34	; 0x22
 8007f3a:	ed9f 8a06 	vldr	s16, [pc, #24]	; 8007f54 <expf+0x78>
 8007f3e:	6003      	str	r3, [r0, #0]
 8007f40:	e7ec      	b.n	8007f1c <expf+0x40>
 8007f42:	bf00      	nop
 8007f44:	200147c8 	.word	0x200147c8
 8007f48:	42b17180 	.word	0x42b17180
 8007f4c:	7f800000 	.word	0x7f800000
 8007f50:	c2cff1b5 	.word	0xc2cff1b5
 8007f54:	00000000 	.word	0x00000000

08007f58 <__ieee754_expf>:
 8007f58:	ee10 2a10 	vmov	r2, s0
 8007f5c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8007f60:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007f64:	d902      	bls.n	8007f6c <__ieee754_expf+0x14>
 8007f66:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007f6a:	4770      	bx	lr
 8007f6c:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8007f70:	d106      	bne.n	8007f80 <__ieee754_expf+0x28>
 8007f72:	eddf 7a51 	vldr	s15, [pc, #324]	; 80080b8 <__ieee754_expf+0x160>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bf18      	it	ne
 8007f7a:	eeb0 0a67 	vmovne.f32	s0, s15
 8007f7e:	4770      	bx	lr
 8007f80:	484e      	ldr	r0, [pc, #312]	; (80080bc <__ieee754_expf+0x164>)
 8007f82:	4282      	cmp	r2, r0
 8007f84:	dd04      	ble.n	8007f90 <__ieee754_expf+0x38>
 8007f86:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80080c0 <__ieee754_expf+0x168>
 8007f8a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007f8e:	4770      	bx	lr
 8007f90:	2a00      	cmp	r2, #0
 8007f92:	da03      	bge.n	8007f9c <__ieee754_expf+0x44>
 8007f94:	4a4b      	ldr	r2, [pc, #300]	; (80080c4 <__ieee754_expf+0x16c>)
 8007f96:	4291      	cmp	r1, r2
 8007f98:	f200 808a 	bhi.w	80080b0 <__ieee754_expf+0x158>
 8007f9c:	4a4a      	ldr	r2, [pc, #296]	; (80080c8 <__ieee754_expf+0x170>)
 8007f9e:	4291      	cmp	r1, r2
 8007fa0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007fa4:	d954      	bls.n	8008050 <__ieee754_expf+0xf8>
 8007fa6:	4a49      	ldr	r2, [pc, #292]	; (80080cc <__ieee754_expf+0x174>)
 8007fa8:	4291      	cmp	r1, r2
 8007faa:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8007fae:	d836      	bhi.n	800801e <__ieee754_expf+0xc6>
 8007fb0:	4947      	ldr	r1, [pc, #284]	; (80080d0 <__ieee754_expf+0x178>)
 8007fb2:	4411      	add	r1, r2
 8007fb4:	ed91 7a00 	vldr	s14, [r1]
 8007fb8:	4946      	ldr	r1, [pc, #280]	; (80080d4 <__ieee754_expf+0x17c>)
 8007fba:	440a      	add	r2, r1
 8007fbc:	edd2 7a00 	vldr	s15, [r2]
 8007fc0:	ee30 7a47 	vsub.f32	s14, s0, s14
 8007fc4:	f1c3 0201 	rsb	r2, r3, #1
 8007fc8:	1ad2      	subs	r2, r2, r3
 8007fca:	ee37 0a67 	vsub.f32	s0, s14, s15
 8007fce:	ee60 6a00 	vmul.f32	s13, s0, s0
 8007fd2:	eddf 5a41 	vldr	s11, [pc, #260]	; 80080d8 <__ieee754_expf+0x180>
 8007fd6:	ed9f 5a41 	vldr	s10, [pc, #260]	; 80080dc <__ieee754_expf+0x184>
 8007fda:	eea6 5aa5 	vfma.f32	s10, s13, s11
 8007fde:	eddf 5a40 	vldr	s11, [pc, #256]	; 80080e0 <__ieee754_expf+0x188>
 8007fe2:	eee5 5a26 	vfma.f32	s11, s10, s13
 8007fe6:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 80080e4 <__ieee754_expf+0x18c>
 8007fea:	eea5 5aa6 	vfma.f32	s10, s11, s13
 8007fee:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80080e8 <__ieee754_expf+0x190>
 8007ff2:	eee5 5a26 	vfma.f32	s11, s10, s13
 8007ff6:	eeb0 5a40 	vmov.f32	s10, s0
 8007ffa:	eea5 5ae6 	vfms.f32	s10, s11, s13
 8007ffe:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8008002:	eef0 6a45 	vmov.f32	s13, s10
 8008006:	ee20 5a05 	vmul.f32	s10, s0, s10
 800800a:	bb92      	cbnz	r2, 8008072 <__ieee754_expf+0x11a>
 800800c:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8008010:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8008014:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008018:	ee36 0a40 	vsub.f32	s0, s12, s0
 800801c:	4770      	bx	lr
 800801e:	4b33      	ldr	r3, [pc, #204]	; (80080ec <__ieee754_expf+0x194>)
 8008020:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80080f0 <__ieee754_expf+0x198>
 8008024:	4413      	add	r3, r2
 8008026:	edd3 7a00 	vldr	s15, [r3]
 800802a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800802e:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80080f4 <__ieee754_expf+0x19c>
 8008032:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008036:	ee17 2a90 	vmov	r2, s15
 800803a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800803e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008042:	eeb0 7a40 	vmov.f32	s14, s0
 8008046:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80080f8 <__ieee754_expf+0x1a0>
 800804a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800804e:	e7bc      	b.n	8007fca <__ieee754_expf+0x72>
 8008050:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 8008054:	d20b      	bcs.n	800806e <__ieee754_expf+0x116>
 8008056:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80080c0 <__ieee754_expf+0x168>
 800805a:	ee70 6a26 	vadd.f32	s13, s0, s13
 800805e:	eef4 6ac6 	vcmpe.f32	s13, s12
 8008062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008066:	dd02      	ble.n	800806e <__ieee754_expf+0x116>
 8008068:	ee30 0a06 	vadd.f32	s0, s0, s12
 800806c:	4770      	bx	lr
 800806e:	2200      	movs	r2, #0
 8008070:	e7ad      	b.n	8007fce <__ieee754_expf+0x76>
 8008072:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8008076:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800807a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800807e:	bfb8      	it	lt
 8008080:	3264      	addlt	r2, #100	; 0x64
 8008082:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008086:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800808a:	ee76 7a40 	vsub.f32	s15, s12, s0
 800808e:	ee17 3a90 	vmov	r3, s15
 8008092:	bfab      	itete	ge
 8008094:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8008098:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800809c:	ee00 3a10 	vmovge	s0, r3
 80080a0:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 80080fc <__ieee754_expf+0x1a4>
 80080a4:	bfbc      	itt	lt
 80080a6:	ee00 3a10 	vmovlt	s0, r3
 80080aa:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80080ae:	4770      	bx	lr
 80080b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80080b8 <__ieee754_expf+0x160>
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	00000000 	.word	0x00000000
 80080bc:	42b17217 	.word	0x42b17217
 80080c0:	7149f2ca 	.word	0x7149f2ca
 80080c4:	42cff1b5 	.word	0x42cff1b5
 80080c8:	3eb17218 	.word	0x3eb17218
 80080cc:	3f851591 	.word	0x3f851591
 80080d0:	08023bc8 	.word	0x08023bc8
 80080d4:	08023bd0 	.word	0x08023bd0
 80080d8:	3331bb4c 	.word	0x3331bb4c
 80080dc:	b5ddea0e 	.word	0xb5ddea0e
 80080e0:	388ab355 	.word	0x388ab355
 80080e4:	bb360b61 	.word	0xbb360b61
 80080e8:	3e2aaaab 	.word	0x3e2aaaab
 80080ec:	08023bc0 	.word	0x08023bc0
 80080f0:	3fb8aa3b 	.word	0x3fb8aa3b
 80080f4:	3f317180 	.word	0x3f317180
 80080f8:	3717f7d1 	.word	0x3717f7d1
 80080fc:	0d800000 	.word	0x0d800000

08008100 <finitef>:
 8008100:	b082      	sub	sp, #8
 8008102:	ed8d 0a01 	vstr	s0, [sp, #4]
 8008106:	9801      	ldr	r0, [sp, #4]
 8008108:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800810c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8008110:	bfac      	ite	ge
 8008112:	2000      	movge	r0, #0
 8008114:	2001      	movlt	r0, #1
 8008116:	b002      	add	sp, #8
 8008118:	4770      	bx	lr
	...

0800811c <nanf>:
 800811c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008124 <nanf+0x8>
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	7fc00000 	.word	0x7fc00000

08008128 <__errno>:
 8008128:	4b01      	ldr	r3, [pc, #4]	; (8008130 <__errno+0x8>)
 800812a:	6818      	ldr	r0, [r3, #0]
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop
 8008130:	200147cc 	.word	0x200147cc

08008134 <__libc_init_array>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	4d0d      	ldr	r5, [pc, #52]	; (800816c <__libc_init_array+0x38>)
 8008138:	4c0d      	ldr	r4, [pc, #52]	; (8008170 <__libc_init_array+0x3c>)
 800813a:	1b64      	subs	r4, r4, r5
 800813c:	10a4      	asrs	r4, r4, #2
 800813e:	2600      	movs	r6, #0
 8008140:	42a6      	cmp	r6, r4
 8008142:	d109      	bne.n	8008158 <__libc_init_array+0x24>
 8008144:	4d0b      	ldr	r5, [pc, #44]	; (8008174 <__libc_init_array+0x40>)
 8008146:	4c0c      	ldr	r4, [pc, #48]	; (8008178 <__libc_init_array+0x44>)
 8008148:	f004 fde2 	bl	800cd10 <_init>
 800814c:	1b64      	subs	r4, r4, r5
 800814e:	10a4      	asrs	r4, r4, #2
 8008150:	2600      	movs	r6, #0
 8008152:	42a6      	cmp	r6, r4
 8008154:	d105      	bne.n	8008162 <__libc_init_array+0x2e>
 8008156:	bd70      	pop	{r4, r5, r6, pc}
 8008158:	f855 3b04 	ldr.w	r3, [r5], #4
 800815c:	4798      	blx	r3
 800815e:	3601      	adds	r6, #1
 8008160:	e7ee      	b.n	8008140 <__libc_init_array+0xc>
 8008162:	f855 3b04 	ldr.w	r3, [r5], #4
 8008166:	4798      	blx	r3
 8008168:	3601      	adds	r6, #1
 800816a:	e7f2      	b.n	8008152 <__libc_init_array+0x1e>
 800816c:	08024094 	.word	0x08024094
 8008170:	08024094 	.word	0x08024094
 8008174:	08024094 	.word	0x08024094
 8008178:	08024098 	.word	0x08024098

0800817c <malloc>:
 800817c:	4b02      	ldr	r3, [pc, #8]	; (8008188 <malloc+0xc>)
 800817e:	4601      	mov	r1, r0
 8008180:	6818      	ldr	r0, [r3, #0]
 8008182:	f000 b869 	b.w	8008258 <_malloc_r>
 8008186:	bf00      	nop
 8008188:	200147cc 	.word	0x200147cc

0800818c <memcpy>:
 800818c:	440a      	add	r2, r1
 800818e:	4291      	cmp	r1, r2
 8008190:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008194:	d100      	bne.n	8008198 <memcpy+0xc>
 8008196:	4770      	bx	lr
 8008198:	b510      	push	{r4, lr}
 800819a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800819e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081a2:	4291      	cmp	r1, r2
 80081a4:	d1f9      	bne.n	800819a <memcpy+0xe>
 80081a6:	bd10      	pop	{r4, pc}

080081a8 <memset>:
 80081a8:	4402      	add	r2, r0
 80081aa:	4603      	mov	r3, r0
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d100      	bne.n	80081b2 <memset+0xa>
 80081b0:	4770      	bx	lr
 80081b2:	f803 1b01 	strb.w	r1, [r3], #1
 80081b6:	e7f9      	b.n	80081ac <memset+0x4>

080081b8 <_free_r>:
 80081b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081ba:	2900      	cmp	r1, #0
 80081bc:	d048      	beq.n	8008250 <_free_r+0x98>
 80081be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081c2:	9001      	str	r0, [sp, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f1a1 0404 	sub.w	r4, r1, #4
 80081ca:	bfb8      	it	lt
 80081cc:	18e4      	addlt	r4, r4, r3
 80081ce:	f003 fc2b 	bl	800ba28 <__malloc_lock>
 80081d2:	4a20      	ldr	r2, [pc, #128]	; (8008254 <_free_r+0x9c>)
 80081d4:	9801      	ldr	r0, [sp, #4]
 80081d6:	6813      	ldr	r3, [r2, #0]
 80081d8:	4615      	mov	r5, r2
 80081da:	b933      	cbnz	r3, 80081ea <_free_r+0x32>
 80081dc:	6063      	str	r3, [r4, #4]
 80081de:	6014      	str	r4, [r2, #0]
 80081e0:	b003      	add	sp, #12
 80081e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081e6:	f003 bc25 	b.w	800ba34 <__malloc_unlock>
 80081ea:	42a3      	cmp	r3, r4
 80081ec:	d90b      	bls.n	8008206 <_free_r+0x4e>
 80081ee:	6821      	ldr	r1, [r4, #0]
 80081f0:	1862      	adds	r2, r4, r1
 80081f2:	4293      	cmp	r3, r2
 80081f4:	bf04      	itt	eq
 80081f6:	681a      	ldreq	r2, [r3, #0]
 80081f8:	685b      	ldreq	r3, [r3, #4]
 80081fa:	6063      	str	r3, [r4, #4]
 80081fc:	bf04      	itt	eq
 80081fe:	1852      	addeq	r2, r2, r1
 8008200:	6022      	streq	r2, [r4, #0]
 8008202:	602c      	str	r4, [r5, #0]
 8008204:	e7ec      	b.n	80081e0 <_free_r+0x28>
 8008206:	461a      	mov	r2, r3
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	b10b      	cbz	r3, 8008210 <_free_r+0x58>
 800820c:	42a3      	cmp	r3, r4
 800820e:	d9fa      	bls.n	8008206 <_free_r+0x4e>
 8008210:	6811      	ldr	r1, [r2, #0]
 8008212:	1855      	adds	r5, r2, r1
 8008214:	42a5      	cmp	r5, r4
 8008216:	d10b      	bne.n	8008230 <_free_r+0x78>
 8008218:	6824      	ldr	r4, [r4, #0]
 800821a:	4421      	add	r1, r4
 800821c:	1854      	adds	r4, r2, r1
 800821e:	42a3      	cmp	r3, r4
 8008220:	6011      	str	r1, [r2, #0]
 8008222:	d1dd      	bne.n	80081e0 <_free_r+0x28>
 8008224:	681c      	ldr	r4, [r3, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	6053      	str	r3, [r2, #4]
 800822a:	4421      	add	r1, r4
 800822c:	6011      	str	r1, [r2, #0]
 800822e:	e7d7      	b.n	80081e0 <_free_r+0x28>
 8008230:	d902      	bls.n	8008238 <_free_r+0x80>
 8008232:	230c      	movs	r3, #12
 8008234:	6003      	str	r3, [r0, #0]
 8008236:	e7d3      	b.n	80081e0 <_free_r+0x28>
 8008238:	6825      	ldr	r5, [r4, #0]
 800823a:	1961      	adds	r1, r4, r5
 800823c:	428b      	cmp	r3, r1
 800823e:	bf04      	itt	eq
 8008240:	6819      	ldreq	r1, [r3, #0]
 8008242:	685b      	ldreq	r3, [r3, #4]
 8008244:	6063      	str	r3, [r4, #4]
 8008246:	bf04      	itt	eq
 8008248:	1949      	addeq	r1, r1, r5
 800824a:	6021      	streq	r1, [r4, #0]
 800824c:	6054      	str	r4, [r2, #4]
 800824e:	e7c7      	b.n	80081e0 <_free_r+0x28>
 8008250:	b003      	add	sp, #12
 8008252:	bd30      	pop	{r4, r5, pc}
 8008254:	2001f24c 	.word	0x2001f24c

08008258 <_malloc_r>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	1ccd      	adds	r5, r1, #3
 800825c:	f025 0503 	bic.w	r5, r5, #3
 8008260:	3508      	adds	r5, #8
 8008262:	2d0c      	cmp	r5, #12
 8008264:	bf38      	it	cc
 8008266:	250c      	movcc	r5, #12
 8008268:	2d00      	cmp	r5, #0
 800826a:	4606      	mov	r6, r0
 800826c:	db01      	blt.n	8008272 <_malloc_r+0x1a>
 800826e:	42a9      	cmp	r1, r5
 8008270:	d903      	bls.n	800827a <_malloc_r+0x22>
 8008272:	230c      	movs	r3, #12
 8008274:	6033      	str	r3, [r6, #0]
 8008276:	2000      	movs	r0, #0
 8008278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800827a:	f003 fbd5 	bl	800ba28 <__malloc_lock>
 800827e:	4921      	ldr	r1, [pc, #132]	; (8008304 <_malloc_r+0xac>)
 8008280:	680a      	ldr	r2, [r1, #0]
 8008282:	4614      	mov	r4, r2
 8008284:	b99c      	cbnz	r4, 80082ae <_malloc_r+0x56>
 8008286:	4f20      	ldr	r7, [pc, #128]	; (8008308 <_malloc_r+0xb0>)
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	b923      	cbnz	r3, 8008296 <_malloc_r+0x3e>
 800828c:	4621      	mov	r1, r4
 800828e:	4630      	mov	r0, r6
 8008290:	f000 ff44 	bl	800911c <_sbrk_r>
 8008294:	6038      	str	r0, [r7, #0]
 8008296:	4629      	mov	r1, r5
 8008298:	4630      	mov	r0, r6
 800829a:	f000 ff3f 	bl	800911c <_sbrk_r>
 800829e:	1c43      	adds	r3, r0, #1
 80082a0:	d123      	bne.n	80082ea <_malloc_r+0x92>
 80082a2:	230c      	movs	r3, #12
 80082a4:	6033      	str	r3, [r6, #0]
 80082a6:	4630      	mov	r0, r6
 80082a8:	f003 fbc4 	bl	800ba34 <__malloc_unlock>
 80082ac:	e7e3      	b.n	8008276 <_malloc_r+0x1e>
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	1b5b      	subs	r3, r3, r5
 80082b2:	d417      	bmi.n	80082e4 <_malloc_r+0x8c>
 80082b4:	2b0b      	cmp	r3, #11
 80082b6:	d903      	bls.n	80082c0 <_malloc_r+0x68>
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	441c      	add	r4, r3
 80082bc:	6025      	str	r5, [r4, #0]
 80082be:	e004      	b.n	80082ca <_malloc_r+0x72>
 80082c0:	6863      	ldr	r3, [r4, #4]
 80082c2:	42a2      	cmp	r2, r4
 80082c4:	bf0c      	ite	eq
 80082c6:	600b      	streq	r3, [r1, #0]
 80082c8:	6053      	strne	r3, [r2, #4]
 80082ca:	4630      	mov	r0, r6
 80082cc:	f003 fbb2 	bl	800ba34 <__malloc_unlock>
 80082d0:	f104 000b 	add.w	r0, r4, #11
 80082d4:	1d23      	adds	r3, r4, #4
 80082d6:	f020 0007 	bic.w	r0, r0, #7
 80082da:	1ac2      	subs	r2, r0, r3
 80082dc:	d0cc      	beq.n	8008278 <_malloc_r+0x20>
 80082de:	1a1b      	subs	r3, r3, r0
 80082e0:	50a3      	str	r3, [r4, r2]
 80082e2:	e7c9      	b.n	8008278 <_malloc_r+0x20>
 80082e4:	4622      	mov	r2, r4
 80082e6:	6864      	ldr	r4, [r4, #4]
 80082e8:	e7cc      	b.n	8008284 <_malloc_r+0x2c>
 80082ea:	1cc4      	adds	r4, r0, #3
 80082ec:	f024 0403 	bic.w	r4, r4, #3
 80082f0:	42a0      	cmp	r0, r4
 80082f2:	d0e3      	beq.n	80082bc <_malloc_r+0x64>
 80082f4:	1a21      	subs	r1, r4, r0
 80082f6:	4630      	mov	r0, r6
 80082f8:	f000 ff10 	bl	800911c <_sbrk_r>
 80082fc:	3001      	adds	r0, #1
 80082fe:	d1dd      	bne.n	80082bc <_malloc_r+0x64>
 8008300:	e7cf      	b.n	80082a2 <_malloc_r+0x4a>
 8008302:	bf00      	nop
 8008304:	2001f24c 	.word	0x2001f24c
 8008308:	2001f250 	.word	0x2001f250

0800830c <__cvt>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	ec55 4b10 	vmov	r4, r5, d0
 8008314:	2d00      	cmp	r5, #0
 8008316:	460e      	mov	r6, r1
 8008318:	4619      	mov	r1, r3
 800831a:	462b      	mov	r3, r5
 800831c:	bfbb      	ittet	lt
 800831e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008322:	461d      	movlt	r5, r3
 8008324:	2300      	movge	r3, #0
 8008326:	232d      	movlt	r3, #45	; 0x2d
 8008328:	700b      	strb	r3, [r1, #0]
 800832a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800832c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008330:	4691      	mov	r9, r2
 8008332:	f023 0820 	bic.w	r8, r3, #32
 8008336:	bfbc      	itt	lt
 8008338:	4622      	movlt	r2, r4
 800833a:	4614      	movlt	r4, r2
 800833c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008340:	d005      	beq.n	800834e <__cvt+0x42>
 8008342:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008346:	d100      	bne.n	800834a <__cvt+0x3e>
 8008348:	3601      	adds	r6, #1
 800834a:	2102      	movs	r1, #2
 800834c:	e000      	b.n	8008350 <__cvt+0x44>
 800834e:	2103      	movs	r1, #3
 8008350:	ab03      	add	r3, sp, #12
 8008352:	9301      	str	r3, [sp, #4]
 8008354:	ab02      	add	r3, sp, #8
 8008356:	9300      	str	r3, [sp, #0]
 8008358:	ec45 4b10 	vmov	d0, r4, r5
 800835c:	4653      	mov	r3, sl
 800835e:	4632      	mov	r2, r6
 8008360:	f001 ffd2 	bl	800a308 <_dtoa_r>
 8008364:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008368:	4607      	mov	r7, r0
 800836a:	d102      	bne.n	8008372 <__cvt+0x66>
 800836c:	f019 0f01 	tst.w	r9, #1
 8008370:	d022      	beq.n	80083b8 <__cvt+0xac>
 8008372:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008376:	eb07 0906 	add.w	r9, r7, r6
 800837a:	d110      	bne.n	800839e <__cvt+0x92>
 800837c:	783b      	ldrb	r3, [r7, #0]
 800837e:	2b30      	cmp	r3, #48	; 0x30
 8008380:	d10a      	bne.n	8008398 <__cvt+0x8c>
 8008382:	2200      	movs	r2, #0
 8008384:	2300      	movs	r3, #0
 8008386:	4620      	mov	r0, r4
 8008388:	4629      	mov	r1, r5
 800838a:	f7f8 fbad 	bl	8000ae8 <__aeabi_dcmpeq>
 800838e:	b918      	cbnz	r0, 8008398 <__cvt+0x8c>
 8008390:	f1c6 0601 	rsb	r6, r6, #1
 8008394:	f8ca 6000 	str.w	r6, [sl]
 8008398:	f8da 3000 	ldr.w	r3, [sl]
 800839c:	4499      	add	r9, r3
 800839e:	2200      	movs	r2, #0
 80083a0:	2300      	movs	r3, #0
 80083a2:	4620      	mov	r0, r4
 80083a4:	4629      	mov	r1, r5
 80083a6:	f7f8 fb9f 	bl	8000ae8 <__aeabi_dcmpeq>
 80083aa:	b108      	cbz	r0, 80083b0 <__cvt+0xa4>
 80083ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80083b0:	2230      	movs	r2, #48	; 0x30
 80083b2:	9b03      	ldr	r3, [sp, #12]
 80083b4:	454b      	cmp	r3, r9
 80083b6:	d307      	bcc.n	80083c8 <__cvt+0xbc>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083bc:	1bdb      	subs	r3, r3, r7
 80083be:	4638      	mov	r0, r7
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	b004      	add	sp, #16
 80083c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083c8:	1c59      	adds	r1, r3, #1
 80083ca:	9103      	str	r1, [sp, #12]
 80083cc:	701a      	strb	r2, [r3, #0]
 80083ce:	e7f0      	b.n	80083b2 <__cvt+0xa6>

080083d0 <__exponent>:
 80083d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083d2:	4603      	mov	r3, r0
 80083d4:	2900      	cmp	r1, #0
 80083d6:	bfb8      	it	lt
 80083d8:	4249      	neglt	r1, r1
 80083da:	f803 2b02 	strb.w	r2, [r3], #2
 80083de:	bfb4      	ite	lt
 80083e0:	222d      	movlt	r2, #45	; 0x2d
 80083e2:	222b      	movge	r2, #43	; 0x2b
 80083e4:	2909      	cmp	r1, #9
 80083e6:	7042      	strb	r2, [r0, #1]
 80083e8:	dd2a      	ble.n	8008440 <__exponent+0x70>
 80083ea:	f10d 0407 	add.w	r4, sp, #7
 80083ee:	46a4      	mov	ip, r4
 80083f0:	270a      	movs	r7, #10
 80083f2:	46a6      	mov	lr, r4
 80083f4:	460a      	mov	r2, r1
 80083f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80083fa:	fb07 1516 	mls	r5, r7, r6, r1
 80083fe:	3530      	adds	r5, #48	; 0x30
 8008400:	2a63      	cmp	r2, #99	; 0x63
 8008402:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008406:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800840a:	4631      	mov	r1, r6
 800840c:	dcf1      	bgt.n	80083f2 <__exponent+0x22>
 800840e:	3130      	adds	r1, #48	; 0x30
 8008410:	f1ae 0502 	sub.w	r5, lr, #2
 8008414:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008418:	1c44      	adds	r4, r0, #1
 800841a:	4629      	mov	r1, r5
 800841c:	4561      	cmp	r1, ip
 800841e:	d30a      	bcc.n	8008436 <__exponent+0x66>
 8008420:	f10d 0209 	add.w	r2, sp, #9
 8008424:	eba2 020e 	sub.w	r2, r2, lr
 8008428:	4565      	cmp	r5, ip
 800842a:	bf88      	it	hi
 800842c:	2200      	movhi	r2, #0
 800842e:	4413      	add	r3, r2
 8008430:	1a18      	subs	r0, r3, r0
 8008432:	b003      	add	sp, #12
 8008434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008436:	f811 2b01 	ldrb.w	r2, [r1], #1
 800843a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800843e:	e7ed      	b.n	800841c <__exponent+0x4c>
 8008440:	2330      	movs	r3, #48	; 0x30
 8008442:	3130      	adds	r1, #48	; 0x30
 8008444:	7083      	strb	r3, [r0, #2]
 8008446:	70c1      	strb	r1, [r0, #3]
 8008448:	1d03      	adds	r3, r0, #4
 800844a:	e7f1      	b.n	8008430 <__exponent+0x60>

0800844c <_printf_float>:
 800844c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008450:	ed2d 8b02 	vpush	{d8}
 8008454:	b08d      	sub	sp, #52	; 0x34
 8008456:	460c      	mov	r4, r1
 8008458:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800845c:	4616      	mov	r6, r2
 800845e:	461f      	mov	r7, r3
 8008460:	4605      	mov	r5, r0
 8008462:	f003 fa63 	bl	800b92c <_localeconv_r>
 8008466:	f8d0 a000 	ldr.w	sl, [r0]
 800846a:	4650      	mov	r0, sl
 800846c:	f7f7 fec0 	bl	80001f0 <strlen>
 8008470:	2300      	movs	r3, #0
 8008472:	930a      	str	r3, [sp, #40]	; 0x28
 8008474:	6823      	ldr	r3, [r4, #0]
 8008476:	9305      	str	r3, [sp, #20]
 8008478:	f8d8 3000 	ldr.w	r3, [r8]
 800847c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008480:	3307      	adds	r3, #7
 8008482:	f023 0307 	bic.w	r3, r3, #7
 8008486:	f103 0208 	add.w	r2, r3, #8
 800848a:	f8c8 2000 	str.w	r2, [r8]
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008496:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800849a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800849e:	9307      	str	r3, [sp, #28]
 80084a0:	f8cd 8018 	str.w	r8, [sp, #24]
 80084a4:	ee08 0a10 	vmov	s16, r0
 80084a8:	4b9f      	ldr	r3, [pc, #636]	; (8008728 <_printf_float+0x2dc>)
 80084aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084b2:	f7f8 fb4b 	bl	8000b4c <__aeabi_dcmpun>
 80084b6:	bb88      	cbnz	r0, 800851c <_printf_float+0xd0>
 80084b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084bc:	4b9a      	ldr	r3, [pc, #616]	; (8008728 <_printf_float+0x2dc>)
 80084be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084c2:	f7f8 fb25 	bl	8000b10 <__aeabi_dcmple>
 80084c6:	bb48      	cbnz	r0, 800851c <_printf_float+0xd0>
 80084c8:	2200      	movs	r2, #0
 80084ca:	2300      	movs	r3, #0
 80084cc:	4640      	mov	r0, r8
 80084ce:	4649      	mov	r1, r9
 80084d0:	f7f8 fb14 	bl	8000afc <__aeabi_dcmplt>
 80084d4:	b110      	cbz	r0, 80084dc <_printf_float+0x90>
 80084d6:	232d      	movs	r3, #45	; 0x2d
 80084d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084dc:	4b93      	ldr	r3, [pc, #588]	; (800872c <_printf_float+0x2e0>)
 80084de:	4894      	ldr	r0, [pc, #592]	; (8008730 <_printf_float+0x2e4>)
 80084e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80084e4:	bf94      	ite	ls
 80084e6:	4698      	movls	r8, r3
 80084e8:	4680      	movhi	r8, r0
 80084ea:	2303      	movs	r3, #3
 80084ec:	6123      	str	r3, [r4, #16]
 80084ee:	9b05      	ldr	r3, [sp, #20]
 80084f0:	f023 0204 	bic.w	r2, r3, #4
 80084f4:	6022      	str	r2, [r4, #0]
 80084f6:	f04f 0900 	mov.w	r9, #0
 80084fa:	9700      	str	r7, [sp, #0]
 80084fc:	4633      	mov	r3, r6
 80084fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8008500:	4621      	mov	r1, r4
 8008502:	4628      	mov	r0, r5
 8008504:	f000 f9d8 	bl	80088b8 <_printf_common>
 8008508:	3001      	adds	r0, #1
 800850a:	f040 8090 	bne.w	800862e <_printf_float+0x1e2>
 800850e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008512:	b00d      	add	sp, #52	; 0x34
 8008514:	ecbd 8b02 	vpop	{d8}
 8008518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851c:	4642      	mov	r2, r8
 800851e:	464b      	mov	r3, r9
 8008520:	4640      	mov	r0, r8
 8008522:	4649      	mov	r1, r9
 8008524:	f7f8 fb12 	bl	8000b4c <__aeabi_dcmpun>
 8008528:	b140      	cbz	r0, 800853c <_printf_float+0xf0>
 800852a:	464b      	mov	r3, r9
 800852c:	2b00      	cmp	r3, #0
 800852e:	bfbc      	itt	lt
 8008530:	232d      	movlt	r3, #45	; 0x2d
 8008532:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008536:	487f      	ldr	r0, [pc, #508]	; (8008734 <_printf_float+0x2e8>)
 8008538:	4b7f      	ldr	r3, [pc, #508]	; (8008738 <_printf_float+0x2ec>)
 800853a:	e7d1      	b.n	80084e0 <_printf_float+0x94>
 800853c:	6863      	ldr	r3, [r4, #4]
 800853e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008542:	9206      	str	r2, [sp, #24]
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	d13f      	bne.n	80085c8 <_printf_float+0x17c>
 8008548:	2306      	movs	r3, #6
 800854a:	6063      	str	r3, [r4, #4]
 800854c:	9b05      	ldr	r3, [sp, #20]
 800854e:	6861      	ldr	r1, [r4, #4]
 8008550:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008554:	2300      	movs	r3, #0
 8008556:	9303      	str	r3, [sp, #12]
 8008558:	ab0a      	add	r3, sp, #40	; 0x28
 800855a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800855e:	ab09      	add	r3, sp, #36	; 0x24
 8008560:	ec49 8b10 	vmov	d0, r8, r9
 8008564:	9300      	str	r3, [sp, #0]
 8008566:	6022      	str	r2, [r4, #0]
 8008568:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800856c:	4628      	mov	r0, r5
 800856e:	f7ff fecd 	bl	800830c <__cvt>
 8008572:	9b06      	ldr	r3, [sp, #24]
 8008574:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008576:	2b47      	cmp	r3, #71	; 0x47
 8008578:	4680      	mov	r8, r0
 800857a:	d108      	bne.n	800858e <_printf_float+0x142>
 800857c:	1cc8      	adds	r0, r1, #3
 800857e:	db02      	blt.n	8008586 <_printf_float+0x13a>
 8008580:	6863      	ldr	r3, [r4, #4]
 8008582:	4299      	cmp	r1, r3
 8008584:	dd41      	ble.n	800860a <_printf_float+0x1be>
 8008586:	f1ab 0b02 	sub.w	fp, fp, #2
 800858a:	fa5f fb8b 	uxtb.w	fp, fp
 800858e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008592:	d820      	bhi.n	80085d6 <_printf_float+0x18a>
 8008594:	3901      	subs	r1, #1
 8008596:	465a      	mov	r2, fp
 8008598:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800859c:	9109      	str	r1, [sp, #36]	; 0x24
 800859e:	f7ff ff17 	bl	80083d0 <__exponent>
 80085a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085a4:	1813      	adds	r3, r2, r0
 80085a6:	2a01      	cmp	r2, #1
 80085a8:	4681      	mov	r9, r0
 80085aa:	6123      	str	r3, [r4, #16]
 80085ac:	dc02      	bgt.n	80085b4 <_printf_float+0x168>
 80085ae:	6822      	ldr	r2, [r4, #0]
 80085b0:	07d2      	lsls	r2, r2, #31
 80085b2:	d501      	bpl.n	80085b8 <_printf_float+0x16c>
 80085b4:	3301      	adds	r3, #1
 80085b6:	6123      	str	r3, [r4, #16]
 80085b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d09c      	beq.n	80084fa <_printf_float+0xae>
 80085c0:	232d      	movs	r3, #45	; 0x2d
 80085c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085c6:	e798      	b.n	80084fa <_printf_float+0xae>
 80085c8:	9a06      	ldr	r2, [sp, #24]
 80085ca:	2a47      	cmp	r2, #71	; 0x47
 80085cc:	d1be      	bne.n	800854c <_printf_float+0x100>
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1bc      	bne.n	800854c <_printf_float+0x100>
 80085d2:	2301      	movs	r3, #1
 80085d4:	e7b9      	b.n	800854a <_printf_float+0xfe>
 80085d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80085da:	d118      	bne.n	800860e <_printf_float+0x1c2>
 80085dc:	2900      	cmp	r1, #0
 80085de:	6863      	ldr	r3, [r4, #4]
 80085e0:	dd0b      	ble.n	80085fa <_printf_float+0x1ae>
 80085e2:	6121      	str	r1, [r4, #16]
 80085e4:	b913      	cbnz	r3, 80085ec <_printf_float+0x1a0>
 80085e6:	6822      	ldr	r2, [r4, #0]
 80085e8:	07d0      	lsls	r0, r2, #31
 80085ea:	d502      	bpl.n	80085f2 <_printf_float+0x1a6>
 80085ec:	3301      	adds	r3, #1
 80085ee:	440b      	add	r3, r1
 80085f0:	6123      	str	r3, [r4, #16]
 80085f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80085f4:	f04f 0900 	mov.w	r9, #0
 80085f8:	e7de      	b.n	80085b8 <_printf_float+0x16c>
 80085fa:	b913      	cbnz	r3, 8008602 <_printf_float+0x1b6>
 80085fc:	6822      	ldr	r2, [r4, #0]
 80085fe:	07d2      	lsls	r2, r2, #31
 8008600:	d501      	bpl.n	8008606 <_printf_float+0x1ba>
 8008602:	3302      	adds	r3, #2
 8008604:	e7f4      	b.n	80085f0 <_printf_float+0x1a4>
 8008606:	2301      	movs	r3, #1
 8008608:	e7f2      	b.n	80085f0 <_printf_float+0x1a4>
 800860a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800860e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008610:	4299      	cmp	r1, r3
 8008612:	db05      	blt.n	8008620 <_printf_float+0x1d4>
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	6121      	str	r1, [r4, #16]
 8008618:	07d8      	lsls	r0, r3, #31
 800861a:	d5ea      	bpl.n	80085f2 <_printf_float+0x1a6>
 800861c:	1c4b      	adds	r3, r1, #1
 800861e:	e7e7      	b.n	80085f0 <_printf_float+0x1a4>
 8008620:	2900      	cmp	r1, #0
 8008622:	bfd4      	ite	le
 8008624:	f1c1 0202 	rsble	r2, r1, #2
 8008628:	2201      	movgt	r2, #1
 800862a:	4413      	add	r3, r2
 800862c:	e7e0      	b.n	80085f0 <_printf_float+0x1a4>
 800862e:	6823      	ldr	r3, [r4, #0]
 8008630:	055a      	lsls	r2, r3, #21
 8008632:	d407      	bmi.n	8008644 <_printf_float+0x1f8>
 8008634:	6923      	ldr	r3, [r4, #16]
 8008636:	4642      	mov	r2, r8
 8008638:	4631      	mov	r1, r6
 800863a:	4628      	mov	r0, r5
 800863c:	47b8      	blx	r7
 800863e:	3001      	adds	r0, #1
 8008640:	d12c      	bne.n	800869c <_printf_float+0x250>
 8008642:	e764      	b.n	800850e <_printf_float+0xc2>
 8008644:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008648:	f240 80e0 	bls.w	800880c <_printf_float+0x3c0>
 800864c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008650:	2200      	movs	r2, #0
 8008652:	2300      	movs	r3, #0
 8008654:	f7f8 fa48 	bl	8000ae8 <__aeabi_dcmpeq>
 8008658:	2800      	cmp	r0, #0
 800865a:	d034      	beq.n	80086c6 <_printf_float+0x27a>
 800865c:	4a37      	ldr	r2, [pc, #220]	; (800873c <_printf_float+0x2f0>)
 800865e:	2301      	movs	r3, #1
 8008660:	4631      	mov	r1, r6
 8008662:	4628      	mov	r0, r5
 8008664:	47b8      	blx	r7
 8008666:	3001      	adds	r0, #1
 8008668:	f43f af51 	beq.w	800850e <_printf_float+0xc2>
 800866c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008670:	429a      	cmp	r2, r3
 8008672:	db02      	blt.n	800867a <_printf_float+0x22e>
 8008674:	6823      	ldr	r3, [r4, #0]
 8008676:	07d8      	lsls	r0, r3, #31
 8008678:	d510      	bpl.n	800869c <_printf_float+0x250>
 800867a:	ee18 3a10 	vmov	r3, s16
 800867e:	4652      	mov	r2, sl
 8008680:	4631      	mov	r1, r6
 8008682:	4628      	mov	r0, r5
 8008684:	47b8      	blx	r7
 8008686:	3001      	adds	r0, #1
 8008688:	f43f af41 	beq.w	800850e <_printf_float+0xc2>
 800868c:	f04f 0800 	mov.w	r8, #0
 8008690:	f104 091a 	add.w	r9, r4, #26
 8008694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008696:	3b01      	subs	r3, #1
 8008698:	4543      	cmp	r3, r8
 800869a:	dc09      	bgt.n	80086b0 <_printf_float+0x264>
 800869c:	6823      	ldr	r3, [r4, #0]
 800869e:	079b      	lsls	r3, r3, #30
 80086a0:	f100 8105 	bmi.w	80088ae <_printf_float+0x462>
 80086a4:	68e0      	ldr	r0, [r4, #12]
 80086a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086a8:	4298      	cmp	r0, r3
 80086aa:	bfb8      	it	lt
 80086ac:	4618      	movlt	r0, r3
 80086ae:	e730      	b.n	8008512 <_printf_float+0xc6>
 80086b0:	2301      	movs	r3, #1
 80086b2:	464a      	mov	r2, r9
 80086b4:	4631      	mov	r1, r6
 80086b6:	4628      	mov	r0, r5
 80086b8:	47b8      	blx	r7
 80086ba:	3001      	adds	r0, #1
 80086bc:	f43f af27 	beq.w	800850e <_printf_float+0xc2>
 80086c0:	f108 0801 	add.w	r8, r8, #1
 80086c4:	e7e6      	b.n	8008694 <_printf_float+0x248>
 80086c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	dc39      	bgt.n	8008740 <_printf_float+0x2f4>
 80086cc:	4a1b      	ldr	r2, [pc, #108]	; (800873c <_printf_float+0x2f0>)
 80086ce:	2301      	movs	r3, #1
 80086d0:	4631      	mov	r1, r6
 80086d2:	4628      	mov	r0, r5
 80086d4:	47b8      	blx	r7
 80086d6:	3001      	adds	r0, #1
 80086d8:	f43f af19 	beq.w	800850e <_printf_float+0xc2>
 80086dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086e0:	4313      	orrs	r3, r2
 80086e2:	d102      	bne.n	80086ea <_printf_float+0x29e>
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	07d9      	lsls	r1, r3, #31
 80086e8:	d5d8      	bpl.n	800869c <_printf_float+0x250>
 80086ea:	ee18 3a10 	vmov	r3, s16
 80086ee:	4652      	mov	r2, sl
 80086f0:	4631      	mov	r1, r6
 80086f2:	4628      	mov	r0, r5
 80086f4:	47b8      	blx	r7
 80086f6:	3001      	adds	r0, #1
 80086f8:	f43f af09 	beq.w	800850e <_printf_float+0xc2>
 80086fc:	f04f 0900 	mov.w	r9, #0
 8008700:	f104 0a1a 	add.w	sl, r4, #26
 8008704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008706:	425b      	negs	r3, r3
 8008708:	454b      	cmp	r3, r9
 800870a:	dc01      	bgt.n	8008710 <_printf_float+0x2c4>
 800870c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800870e:	e792      	b.n	8008636 <_printf_float+0x1ea>
 8008710:	2301      	movs	r3, #1
 8008712:	4652      	mov	r2, sl
 8008714:	4631      	mov	r1, r6
 8008716:	4628      	mov	r0, r5
 8008718:	47b8      	blx	r7
 800871a:	3001      	adds	r0, #1
 800871c:	f43f aef7 	beq.w	800850e <_printf_float+0xc2>
 8008720:	f109 0901 	add.w	r9, r9, #1
 8008724:	e7ee      	b.n	8008704 <_printf_float+0x2b8>
 8008726:	bf00      	nop
 8008728:	7fefffff 	.word	0x7fefffff
 800872c:	08023bdc 	.word	0x08023bdc
 8008730:	08023be0 	.word	0x08023be0
 8008734:	08023be8 	.word	0x08023be8
 8008738:	08023be4 	.word	0x08023be4
 800873c:	08023bec 	.word	0x08023bec
 8008740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008742:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008744:	429a      	cmp	r2, r3
 8008746:	bfa8      	it	ge
 8008748:	461a      	movge	r2, r3
 800874a:	2a00      	cmp	r2, #0
 800874c:	4691      	mov	r9, r2
 800874e:	dc37      	bgt.n	80087c0 <_printf_float+0x374>
 8008750:	f04f 0b00 	mov.w	fp, #0
 8008754:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008758:	f104 021a 	add.w	r2, r4, #26
 800875c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800875e:	9305      	str	r3, [sp, #20]
 8008760:	eba3 0309 	sub.w	r3, r3, r9
 8008764:	455b      	cmp	r3, fp
 8008766:	dc33      	bgt.n	80087d0 <_printf_float+0x384>
 8008768:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800876c:	429a      	cmp	r2, r3
 800876e:	db3b      	blt.n	80087e8 <_printf_float+0x39c>
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	07da      	lsls	r2, r3, #31
 8008774:	d438      	bmi.n	80087e8 <_printf_float+0x39c>
 8008776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008778:	9b05      	ldr	r3, [sp, #20]
 800877a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800877c:	1ad3      	subs	r3, r2, r3
 800877e:	eba2 0901 	sub.w	r9, r2, r1
 8008782:	4599      	cmp	r9, r3
 8008784:	bfa8      	it	ge
 8008786:	4699      	movge	r9, r3
 8008788:	f1b9 0f00 	cmp.w	r9, #0
 800878c:	dc35      	bgt.n	80087fa <_printf_float+0x3ae>
 800878e:	f04f 0800 	mov.w	r8, #0
 8008792:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008796:	f104 0a1a 	add.w	sl, r4, #26
 800879a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800879e:	1a9b      	subs	r3, r3, r2
 80087a0:	eba3 0309 	sub.w	r3, r3, r9
 80087a4:	4543      	cmp	r3, r8
 80087a6:	f77f af79 	ble.w	800869c <_printf_float+0x250>
 80087aa:	2301      	movs	r3, #1
 80087ac:	4652      	mov	r2, sl
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	f43f aeaa 	beq.w	800850e <_printf_float+0xc2>
 80087ba:	f108 0801 	add.w	r8, r8, #1
 80087be:	e7ec      	b.n	800879a <_printf_float+0x34e>
 80087c0:	4613      	mov	r3, r2
 80087c2:	4631      	mov	r1, r6
 80087c4:	4642      	mov	r2, r8
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b8      	blx	r7
 80087ca:	3001      	adds	r0, #1
 80087cc:	d1c0      	bne.n	8008750 <_printf_float+0x304>
 80087ce:	e69e      	b.n	800850e <_printf_float+0xc2>
 80087d0:	2301      	movs	r3, #1
 80087d2:	4631      	mov	r1, r6
 80087d4:	4628      	mov	r0, r5
 80087d6:	9205      	str	r2, [sp, #20]
 80087d8:	47b8      	blx	r7
 80087da:	3001      	adds	r0, #1
 80087dc:	f43f ae97 	beq.w	800850e <_printf_float+0xc2>
 80087e0:	9a05      	ldr	r2, [sp, #20]
 80087e2:	f10b 0b01 	add.w	fp, fp, #1
 80087e6:	e7b9      	b.n	800875c <_printf_float+0x310>
 80087e8:	ee18 3a10 	vmov	r3, s16
 80087ec:	4652      	mov	r2, sl
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	d1be      	bne.n	8008776 <_printf_float+0x32a>
 80087f8:	e689      	b.n	800850e <_printf_float+0xc2>
 80087fa:	9a05      	ldr	r2, [sp, #20]
 80087fc:	464b      	mov	r3, r9
 80087fe:	4442      	add	r2, r8
 8008800:	4631      	mov	r1, r6
 8008802:	4628      	mov	r0, r5
 8008804:	47b8      	blx	r7
 8008806:	3001      	adds	r0, #1
 8008808:	d1c1      	bne.n	800878e <_printf_float+0x342>
 800880a:	e680      	b.n	800850e <_printf_float+0xc2>
 800880c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800880e:	2a01      	cmp	r2, #1
 8008810:	dc01      	bgt.n	8008816 <_printf_float+0x3ca>
 8008812:	07db      	lsls	r3, r3, #31
 8008814:	d538      	bpl.n	8008888 <_printf_float+0x43c>
 8008816:	2301      	movs	r3, #1
 8008818:	4642      	mov	r2, r8
 800881a:	4631      	mov	r1, r6
 800881c:	4628      	mov	r0, r5
 800881e:	47b8      	blx	r7
 8008820:	3001      	adds	r0, #1
 8008822:	f43f ae74 	beq.w	800850e <_printf_float+0xc2>
 8008826:	ee18 3a10 	vmov	r3, s16
 800882a:	4652      	mov	r2, sl
 800882c:	4631      	mov	r1, r6
 800882e:	4628      	mov	r0, r5
 8008830:	47b8      	blx	r7
 8008832:	3001      	adds	r0, #1
 8008834:	f43f ae6b 	beq.w	800850e <_printf_float+0xc2>
 8008838:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800883c:	2200      	movs	r2, #0
 800883e:	2300      	movs	r3, #0
 8008840:	f7f8 f952 	bl	8000ae8 <__aeabi_dcmpeq>
 8008844:	b9d8      	cbnz	r0, 800887e <_printf_float+0x432>
 8008846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008848:	f108 0201 	add.w	r2, r8, #1
 800884c:	3b01      	subs	r3, #1
 800884e:	4631      	mov	r1, r6
 8008850:	4628      	mov	r0, r5
 8008852:	47b8      	blx	r7
 8008854:	3001      	adds	r0, #1
 8008856:	d10e      	bne.n	8008876 <_printf_float+0x42a>
 8008858:	e659      	b.n	800850e <_printf_float+0xc2>
 800885a:	2301      	movs	r3, #1
 800885c:	4652      	mov	r2, sl
 800885e:	4631      	mov	r1, r6
 8008860:	4628      	mov	r0, r5
 8008862:	47b8      	blx	r7
 8008864:	3001      	adds	r0, #1
 8008866:	f43f ae52 	beq.w	800850e <_printf_float+0xc2>
 800886a:	f108 0801 	add.w	r8, r8, #1
 800886e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008870:	3b01      	subs	r3, #1
 8008872:	4543      	cmp	r3, r8
 8008874:	dcf1      	bgt.n	800885a <_printf_float+0x40e>
 8008876:	464b      	mov	r3, r9
 8008878:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800887c:	e6dc      	b.n	8008638 <_printf_float+0x1ec>
 800887e:	f04f 0800 	mov.w	r8, #0
 8008882:	f104 0a1a 	add.w	sl, r4, #26
 8008886:	e7f2      	b.n	800886e <_printf_float+0x422>
 8008888:	2301      	movs	r3, #1
 800888a:	4642      	mov	r2, r8
 800888c:	e7df      	b.n	800884e <_printf_float+0x402>
 800888e:	2301      	movs	r3, #1
 8008890:	464a      	mov	r2, r9
 8008892:	4631      	mov	r1, r6
 8008894:	4628      	mov	r0, r5
 8008896:	47b8      	blx	r7
 8008898:	3001      	adds	r0, #1
 800889a:	f43f ae38 	beq.w	800850e <_printf_float+0xc2>
 800889e:	f108 0801 	add.w	r8, r8, #1
 80088a2:	68e3      	ldr	r3, [r4, #12]
 80088a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088a6:	1a5b      	subs	r3, r3, r1
 80088a8:	4543      	cmp	r3, r8
 80088aa:	dcf0      	bgt.n	800888e <_printf_float+0x442>
 80088ac:	e6fa      	b.n	80086a4 <_printf_float+0x258>
 80088ae:	f04f 0800 	mov.w	r8, #0
 80088b2:	f104 0919 	add.w	r9, r4, #25
 80088b6:	e7f4      	b.n	80088a2 <_printf_float+0x456>

080088b8 <_printf_common>:
 80088b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088bc:	4616      	mov	r6, r2
 80088be:	4699      	mov	r9, r3
 80088c0:	688a      	ldr	r2, [r1, #8]
 80088c2:	690b      	ldr	r3, [r1, #16]
 80088c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088c8:	4293      	cmp	r3, r2
 80088ca:	bfb8      	it	lt
 80088cc:	4613      	movlt	r3, r2
 80088ce:	6033      	str	r3, [r6, #0]
 80088d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088d4:	4607      	mov	r7, r0
 80088d6:	460c      	mov	r4, r1
 80088d8:	b10a      	cbz	r2, 80088de <_printf_common+0x26>
 80088da:	3301      	adds	r3, #1
 80088dc:	6033      	str	r3, [r6, #0]
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	0699      	lsls	r1, r3, #26
 80088e2:	bf42      	ittt	mi
 80088e4:	6833      	ldrmi	r3, [r6, #0]
 80088e6:	3302      	addmi	r3, #2
 80088e8:	6033      	strmi	r3, [r6, #0]
 80088ea:	6825      	ldr	r5, [r4, #0]
 80088ec:	f015 0506 	ands.w	r5, r5, #6
 80088f0:	d106      	bne.n	8008900 <_printf_common+0x48>
 80088f2:	f104 0a19 	add.w	sl, r4, #25
 80088f6:	68e3      	ldr	r3, [r4, #12]
 80088f8:	6832      	ldr	r2, [r6, #0]
 80088fa:	1a9b      	subs	r3, r3, r2
 80088fc:	42ab      	cmp	r3, r5
 80088fe:	dc26      	bgt.n	800894e <_printf_common+0x96>
 8008900:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008904:	1e13      	subs	r3, r2, #0
 8008906:	6822      	ldr	r2, [r4, #0]
 8008908:	bf18      	it	ne
 800890a:	2301      	movne	r3, #1
 800890c:	0692      	lsls	r2, r2, #26
 800890e:	d42b      	bmi.n	8008968 <_printf_common+0xb0>
 8008910:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008914:	4649      	mov	r1, r9
 8008916:	4638      	mov	r0, r7
 8008918:	47c0      	blx	r8
 800891a:	3001      	adds	r0, #1
 800891c:	d01e      	beq.n	800895c <_printf_common+0xa4>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	68e5      	ldr	r5, [r4, #12]
 8008922:	6832      	ldr	r2, [r6, #0]
 8008924:	f003 0306 	and.w	r3, r3, #6
 8008928:	2b04      	cmp	r3, #4
 800892a:	bf08      	it	eq
 800892c:	1aad      	subeq	r5, r5, r2
 800892e:	68a3      	ldr	r3, [r4, #8]
 8008930:	6922      	ldr	r2, [r4, #16]
 8008932:	bf0c      	ite	eq
 8008934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008938:	2500      	movne	r5, #0
 800893a:	4293      	cmp	r3, r2
 800893c:	bfc4      	itt	gt
 800893e:	1a9b      	subgt	r3, r3, r2
 8008940:	18ed      	addgt	r5, r5, r3
 8008942:	2600      	movs	r6, #0
 8008944:	341a      	adds	r4, #26
 8008946:	42b5      	cmp	r5, r6
 8008948:	d11a      	bne.n	8008980 <_printf_common+0xc8>
 800894a:	2000      	movs	r0, #0
 800894c:	e008      	b.n	8008960 <_printf_common+0xa8>
 800894e:	2301      	movs	r3, #1
 8008950:	4652      	mov	r2, sl
 8008952:	4649      	mov	r1, r9
 8008954:	4638      	mov	r0, r7
 8008956:	47c0      	blx	r8
 8008958:	3001      	adds	r0, #1
 800895a:	d103      	bne.n	8008964 <_printf_common+0xac>
 800895c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008964:	3501      	adds	r5, #1
 8008966:	e7c6      	b.n	80088f6 <_printf_common+0x3e>
 8008968:	18e1      	adds	r1, r4, r3
 800896a:	1c5a      	adds	r2, r3, #1
 800896c:	2030      	movs	r0, #48	; 0x30
 800896e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008972:	4422      	add	r2, r4
 8008974:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008978:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800897c:	3302      	adds	r3, #2
 800897e:	e7c7      	b.n	8008910 <_printf_common+0x58>
 8008980:	2301      	movs	r3, #1
 8008982:	4622      	mov	r2, r4
 8008984:	4649      	mov	r1, r9
 8008986:	4638      	mov	r0, r7
 8008988:	47c0      	blx	r8
 800898a:	3001      	adds	r0, #1
 800898c:	d0e6      	beq.n	800895c <_printf_common+0xa4>
 800898e:	3601      	adds	r6, #1
 8008990:	e7d9      	b.n	8008946 <_printf_common+0x8e>
	...

08008994 <_printf_i>:
 8008994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008998:	460c      	mov	r4, r1
 800899a:	4691      	mov	r9, r2
 800899c:	7e27      	ldrb	r7, [r4, #24]
 800899e:	990c      	ldr	r1, [sp, #48]	; 0x30
 80089a0:	2f78      	cmp	r7, #120	; 0x78
 80089a2:	4680      	mov	r8, r0
 80089a4:	469a      	mov	sl, r3
 80089a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089aa:	d807      	bhi.n	80089bc <_printf_i+0x28>
 80089ac:	2f62      	cmp	r7, #98	; 0x62
 80089ae:	d80a      	bhi.n	80089c6 <_printf_i+0x32>
 80089b0:	2f00      	cmp	r7, #0
 80089b2:	f000 80d8 	beq.w	8008b66 <_printf_i+0x1d2>
 80089b6:	2f58      	cmp	r7, #88	; 0x58
 80089b8:	f000 80a3 	beq.w	8008b02 <_printf_i+0x16e>
 80089bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80089c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80089c4:	e03a      	b.n	8008a3c <_printf_i+0xa8>
 80089c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80089ca:	2b15      	cmp	r3, #21
 80089cc:	d8f6      	bhi.n	80089bc <_printf_i+0x28>
 80089ce:	a001      	add	r0, pc, #4	; (adr r0, 80089d4 <_printf_i+0x40>)
 80089d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80089d4:	08008a2d 	.word	0x08008a2d
 80089d8:	08008a41 	.word	0x08008a41
 80089dc:	080089bd 	.word	0x080089bd
 80089e0:	080089bd 	.word	0x080089bd
 80089e4:	080089bd 	.word	0x080089bd
 80089e8:	080089bd 	.word	0x080089bd
 80089ec:	08008a41 	.word	0x08008a41
 80089f0:	080089bd 	.word	0x080089bd
 80089f4:	080089bd 	.word	0x080089bd
 80089f8:	080089bd 	.word	0x080089bd
 80089fc:	080089bd 	.word	0x080089bd
 8008a00:	08008b4d 	.word	0x08008b4d
 8008a04:	08008a71 	.word	0x08008a71
 8008a08:	08008b2f 	.word	0x08008b2f
 8008a0c:	080089bd 	.word	0x080089bd
 8008a10:	080089bd 	.word	0x080089bd
 8008a14:	08008b6f 	.word	0x08008b6f
 8008a18:	080089bd 	.word	0x080089bd
 8008a1c:	08008a71 	.word	0x08008a71
 8008a20:	080089bd 	.word	0x080089bd
 8008a24:	080089bd 	.word	0x080089bd
 8008a28:	08008b37 	.word	0x08008b37
 8008a2c:	680b      	ldr	r3, [r1, #0]
 8008a2e:	1d1a      	adds	r2, r3, #4
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	600a      	str	r2, [r1, #0]
 8008a34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008a38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e0a3      	b.n	8008b88 <_printf_i+0x1f4>
 8008a40:	6825      	ldr	r5, [r4, #0]
 8008a42:	6808      	ldr	r0, [r1, #0]
 8008a44:	062e      	lsls	r6, r5, #24
 8008a46:	f100 0304 	add.w	r3, r0, #4
 8008a4a:	d50a      	bpl.n	8008a62 <_printf_i+0xce>
 8008a4c:	6805      	ldr	r5, [r0, #0]
 8008a4e:	600b      	str	r3, [r1, #0]
 8008a50:	2d00      	cmp	r5, #0
 8008a52:	da03      	bge.n	8008a5c <_printf_i+0xc8>
 8008a54:	232d      	movs	r3, #45	; 0x2d
 8008a56:	426d      	negs	r5, r5
 8008a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a5c:	485e      	ldr	r0, [pc, #376]	; (8008bd8 <_printf_i+0x244>)
 8008a5e:	230a      	movs	r3, #10
 8008a60:	e019      	b.n	8008a96 <_printf_i+0x102>
 8008a62:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008a66:	6805      	ldr	r5, [r0, #0]
 8008a68:	600b      	str	r3, [r1, #0]
 8008a6a:	bf18      	it	ne
 8008a6c:	b22d      	sxthne	r5, r5
 8008a6e:	e7ef      	b.n	8008a50 <_printf_i+0xbc>
 8008a70:	680b      	ldr	r3, [r1, #0]
 8008a72:	6825      	ldr	r5, [r4, #0]
 8008a74:	1d18      	adds	r0, r3, #4
 8008a76:	6008      	str	r0, [r1, #0]
 8008a78:	0628      	lsls	r0, r5, #24
 8008a7a:	d501      	bpl.n	8008a80 <_printf_i+0xec>
 8008a7c:	681d      	ldr	r5, [r3, #0]
 8008a7e:	e002      	b.n	8008a86 <_printf_i+0xf2>
 8008a80:	0669      	lsls	r1, r5, #25
 8008a82:	d5fb      	bpl.n	8008a7c <_printf_i+0xe8>
 8008a84:	881d      	ldrh	r5, [r3, #0]
 8008a86:	4854      	ldr	r0, [pc, #336]	; (8008bd8 <_printf_i+0x244>)
 8008a88:	2f6f      	cmp	r7, #111	; 0x6f
 8008a8a:	bf0c      	ite	eq
 8008a8c:	2308      	moveq	r3, #8
 8008a8e:	230a      	movne	r3, #10
 8008a90:	2100      	movs	r1, #0
 8008a92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a96:	6866      	ldr	r6, [r4, #4]
 8008a98:	60a6      	str	r6, [r4, #8]
 8008a9a:	2e00      	cmp	r6, #0
 8008a9c:	bfa2      	ittt	ge
 8008a9e:	6821      	ldrge	r1, [r4, #0]
 8008aa0:	f021 0104 	bicge.w	r1, r1, #4
 8008aa4:	6021      	strge	r1, [r4, #0]
 8008aa6:	b90d      	cbnz	r5, 8008aac <_printf_i+0x118>
 8008aa8:	2e00      	cmp	r6, #0
 8008aaa:	d04d      	beq.n	8008b48 <_printf_i+0x1b4>
 8008aac:	4616      	mov	r6, r2
 8008aae:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ab2:	fb03 5711 	mls	r7, r3, r1, r5
 8008ab6:	5dc7      	ldrb	r7, [r0, r7]
 8008ab8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008abc:	462f      	mov	r7, r5
 8008abe:	42bb      	cmp	r3, r7
 8008ac0:	460d      	mov	r5, r1
 8008ac2:	d9f4      	bls.n	8008aae <_printf_i+0x11a>
 8008ac4:	2b08      	cmp	r3, #8
 8008ac6:	d10b      	bne.n	8008ae0 <_printf_i+0x14c>
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	07df      	lsls	r7, r3, #31
 8008acc:	d508      	bpl.n	8008ae0 <_printf_i+0x14c>
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	6861      	ldr	r1, [r4, #4]
 8008ad2:	4299      	cmp	r1, r3
 8008ad4:	bfde      	ittt	le
 8008ad6:	2330      	movle	r3, #48	; 0x30
 8008ad8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008adc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008ae0:	1b92      	subs	r2, r2, r6
 8008ae2:	6122      	str	r2, [r4, #16]
 8008ae4:	f8cd a000 	str.w	sl, [sp]
 8008ae8:	464b      	mov	r3, r9
 8008aea:	aa03      	add	r2, sp, #12
 8008aec:	4621      	mov	r1, r4
 8008aee:	4640      	mov	r0, r8
 8008af0:	f7ff fee2 	bl	80088b8 <_printf_common>
 8008af4:	3001      	adds	r0, #1
 8008af6:	d14c      	bne.n	8008b92 <_printf_i+0x1fe>
 8008af8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008afc:	b004      	add	sp, #16
 8008afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b02:	4835      	ldr	r0, [pc, #212]	; (8008bd8 <_printf_i+0x244>)
 8008b04:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	680e      	ldr	r6, [r1, #0]
 8008b0c:	061f      	lsls	r7, r3, #24
 8008b0e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008b12:	600e      	str	r6, [r1, #0]
 8008b14:	d514      	bpl.n	8008b40 <_printf_i+0x1ac>
 8008b16:	07d9      	lsls	r1, r3, #31
 8008b18:	bf44      	itt	mi
 8008b1a:	f043 0320 	orrmi.w	r3, r3, #32
 8008b1e:	6023      	strmi	r3, [r4, #0]
 8008b20:	b91d      	cbnz	r5, 8008b2a <_printf_i+0x196>
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	f023 0320 	bic.w	r3, r3, #32
 8008b28:	6023      	str	r3, [r4, #0]
 8008b2a:	2310      	movs	r3, #16
 8008b2c:	e7b0      	b.n	8008a90 <_printf_i+0xfc>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	f043 0320 	orr.w	r3, r3, #32
 8008b34:	6023      	str	r3, [r4, #0]
 8008b36:	2378      	movs	r3, #120	; 0x78
 8008b38:	4828      	ldr	r0, [pc, #160]	; (8008bdc <_printf_i+0x248>)
 8008b3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b3e:	e7e3      	b.n	8008b08 <_printf_i+0x174>
 8008b40:	065e      	lsls	r6, r3, #25
 8008b42:	bf48      	it	mi
 8008b44:	b2ad      	uxthmi	r5, r5
 8008b46:	e7e6      	b.n	8008b16 <_printf_i+0x182>
 8008b48:	4616      	mov	r6, r2
 8008b4a:	e7bb      	b.n	8008ac4 <_printf_i+0x130>
 8008b4c:	680b      	ldr	r3, [r1, #0]
 8008b4e:	6826      	ldr	r6, [r4, #0]
 8008b50:	6960      	ldr	r0, [r4, #20]
 8008b52:	1d1d      	adds	r5, r3, #4
 8008b54:	600d      	str	r5, [r1, #0]
 8008b56:	0635      	lsls	r5, r6, #24
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	d501      	bpl.n	8008b60 <_printf_i+0x1cc>
 8008b5c:	6018      	str	r0, [r3, #0]
 8008b5e:	e002      	b.n	8008b66 <_printf_i+0x1d2>
 8008b60:	0671      	lsls	r1, r6, #25
 8008b62:	d5fb      	bpl.n	8008b5c <_printf_i+0x1c8>
 8008b64:	8018      	strh	r0, [r3, #0]
 8008b66:	2300      	movs	r3, #0
 8008b68:	6123      	str	r3, [r4, #16]
 8008b6a:	4616      	mov	r6, r2
 8008b6c:	e7ba      	b.n	8008ae4 <_printf_i+0x150>
 8008b6e:	680b      	ldr	r3, [r1, #0]
 8008b70:	1d1a      	adds	r2, r3, #4
 8008b72:	600a      	str	r2, [r1, #0]
 8008b74:	681e      	ldr	r6, [r3, #0]
 8008b76:	6862      	ldr	r2, [r4, #4]
 8008b78:	2100      	movs	r1, #0
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	f7f7 fb40 	bl	8000200 <memchr>
 8008b80:	b108      	cbz	r0, 8008b86 <_printf_i+0x1f2>
 8008b82:	1b80      	subs	r0, r0, r6
 8008b84:	6060      	str	r0, [r4, #4]
 8008b86:	6863      	ldr	r3, [r4, #4]
 8008b88:	6123      	str	r3, [r4, #16]
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b90:	e7a8      	b.n	8008ae4 <_printf_i+0x150>
 8008b92:	6923      	ldr	r3, [r4, #16]
 8008b94:	4632      	mov	r2, r6
 8008b96:	4649      	mov	r1, r9
 8008b98:	4640      	mov	r0, r8
 8008b9a:	47d0      	blx	sl
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	d0ab      	beq.n	8008af8 <_printf_i+0x164>
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	079b      	lsls	r3, r3, #30
 8008ba4:	d413      	bmi.n	8008bce <_printf_i+0x23a>
 8008ba6:	68e0      	ldr	r0, [r4, #12]
 8008ba8:	9b03      	ldr	r3, [sp, #12]
 8008baa:	4298      	cmp	r0, r3
 8008bac:	bfb8      	it	lt
 8008bae:	4618      	movlt	r0, r3
 8008bb0:	e7a4      	b.n	8008afc <_printf_i+0x168>
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	4632      	mov	r2, r6
 8008bb6:	4649      	mov	r1, r9
 8008bb8:	4640      	mov	r0, r8
 8008bba:	47d0      	blx	sl
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d09b      	beq.n	8008af8 <_printf_i+0x164>
 8008bc0:	3501      	adds	r5, #1
 8008bc2:	68e3      	ldr	r3, [r4, #12]
 8008bc4:	9903      	ldr	r1, [sp, #12]
 8008bc6:	1a5b      	subs	r3, r3, r1
 8008bc8:	42ab      	cmp	r3, r5
 8008bca:	dcf2      	bgt.n	8008bb2 <_printf_i+0x21e>
 8008bcc:	e7eb      	b.n	8008ba6 <_printf_i+0x212>
 8008bce:	2500      	movs	r5, #0
 8008bd0:	f104 0619 	add.w	r6, r4, #25
 8008bd4:	e7f5      	b.n	8008bc2 <_printf_i+0x22e>
 8008bd6:	bf00      	nop
 8008bd8:	08023bee 	.word	0x08023bee
 8008bdc:	08023bff 	.word	0x08023bff

08008be0 <_scanf_float>:
 8008be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be4:	b087      	sub	sp, #28
 8008be6:	4617      	mov	r7, r2
 8008be8:	9303      	str	r3, [sp, #12]
 8008bea:	688b      	ldr	r3, [r1, #8]
 8008bec:	1e5a      	subs	r2, r3, #1
 8008bee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008bf2:	bf83      	ittte	hi
 8008bf4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008bf8:	195b      	addhi	r3, r3, r5
 8008bfa:	9302      	strhi	r3, [sp, #8]
 8008bfc:	2300      	movls	r3, #0
 8008bfe:	bf86      	itte	hi
 8008c00:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008c04:	608b      	strhi	r3, [r1, #8]
 8008c06:	9302      	strls	r3, [sp, #8]
 8008c08:	680b      	ldr	r3, [r1, #0]
 8008c0a:	468b      	mov	fp, r1
 8008c0c:	2500      	movs	r5, #0
 8008c0e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008c12:	f84b 3b1c 	str.w	r3, [fp], #28
 8008c16:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008c1a:	4680      	mov	r8, r0
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	465e      	mov	r6, fp
 8008c20:	46aa      	mov	sl, r5
 8008c22:	46a9      	mov	r9, r5
 8008c24:	9501      	str	r5, [sp, #4]
 8008c26:	68a2      	ldr	r2, [r4, #8]
 8008c28:	b152      	cbz	r2, 8008c40 <_scanf_float+0x60>
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b4e      	cmp	r3, #78	; 0x4e
 8008c30:	d864      	bhi.n	8008cfc <_scanf_float+0x11c>
 8008c32:	2b40      	cmp	r3, #64	; 0x40
 8008c34:	d83c      	bhi.n	8008cb0 <_scanf_float+0xd0>
 8008c36:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008c3a:	b2c8      	uxtb	r0, r1
 8008c3c:	280e      	cmp	r0, #14
 8008c3e:	d93a      	bls.n	8008cb6 <_scanf_float+0xd6>
 8008c40:	f1b9 0f00 	cmp.w	r9, #0
 8008c44:	d003      	beq.n	8008c4e <_scanf_float+0x6e>
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c4c:	6023      	str	r3, [r4, #0]
 8008c4e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008c52:	f1ba 0f01 	cmp.w	sl, #1
 8008c56:	f200 8113 	bhi.w	8008e80 <_scanf_float+0x2a0>
 8008c5a:	455e      	cmp	r6, fp
 8008c5c:	f200 8105 	bhi.w	8008e6a <_scanf_float+0x28a>
 8008c60:	2501      	movs	r5, #1
 8008c62:	4628      	mov	r0, r5
 8008c64:	b007      	add	sp, #28
 8008c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008c6e:	2a0d      	cmp	r2, #13
 8008c70:	d8e6      	bhi.n	8008c40 <_scanf_float+0x60>
 8008c72:	a101      	add	r1, pc, #4	; (adr r1, 8008c78 <_scanf_float+0x98>)
 8008c74:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c78:	08008db7 	.word	0x08008db7
 8008c7c:	08008c41 	.word	0x08008c41
 8008c80:	08008c41 	.word	0x08008c41
 8008c84:	08008c41 	.word	0x08008c41
 8008c88:	08008e17 	.word	0x08008e17
 8008c8c:	08008def 	.word	0x08008def
 8008c90:	08008c41 	.word	0x08008c41
 8008c94:	08008c41 	.word	0x08008c41
 8008c98:	08008dc5 	.word	0x08008dc5
 8008c9c:	08008c41 	.word	0x08008c41
 8008ca0:	08008c41 	.word	0x08008c41
 8008ca4:	08008c41 	.word	0x08008c41
 8008ca8:	08008c41 	.word	0x08008c41
 8008cac:	08008d7d 	.word	0x08008d7d
 8008cb0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008cb4:	e7db      	b.n	8008c6e <_scanf_float+0x8e>
 8008cb6:	290e      	cmp	r1, #14
 8008cb8:	d8c2      	bhi.n	8008c40 <_scanf_float+0x60>
 8008cba:	a001      	add	r0, pc, #4	; (adr r0, 8008cc0 <_scanf_float+0xe0>)
 8008cbc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008cc0:	08008d6f 	.word	0x08008d6f
 8008cc4:	08008c41 	.word	0x08008c41
 8008cc8:	08008d6f 	.word	0x08008d6f
 8008ccc:	08008e03 	.word	0x08008e03
 8008cd0:	08008c41 	.word	0x08008c41
 8008cd4:	08008d1d 	.word	0x08008d1d
 8008cd8:	08008d59 	.word	0x08008d59
 8008cdc:	08008d59 	.word	0x08008d59
 8008ce0:	08008d59 	.word	0x08008d59
 8008ce4:	08008d59 	.word	0x08008d59
 8008ce8:	08008d59 	.word	0x08008d59
 8008cec:	08008d59 	.word	0x08008d59
 8008cf0:	08008d59 	.word	0x08008d59
 8008cf4:	08008d59 	.word	0x08008d59
 8008cf8:	08008d59 	.word	0x08008d59
 8008cfc:	2b6e      	cmp	r3, #110	; 0x6e
 8008cfe:	d809      	bhi.n	8008d14 <_scanf_float+0x134>
 8008d00:	2b60      	cmp	r3, #96	; 0x60
 8008d02:	d8b2      	bhi.n	8008c6a <_scanf_float+0x8a>
 8008d04:	2b54      	cmp	r3, #84	; 0x54
 8008d06:	d077      	beq.n	8008df8 <_scanf_float+0x218>
 8008d08:	2b59      	cmp	r3, #89	; 0x59
 8008d0a:	d199      	bne.n	8008c40 <_scanf_float+0x60>
 8008d0c:	2d07      	cmp	r5, #7
 8008d0e:	d197      	bne.n	8008c40 <_scanf_float+0x60>
 8008d10:	2508      	movs	r5, #8
 8008d12:	e029      	b.n	8008d68 <_scanf_float+0x188>
 8008d14:	2b74      	cmp	r3, #116	; 0x74
 8008d16:	d06f      	beq.n	8008df8 <_scanf_float+0x218>
 8008d18:	2b79      	cmp	r3, #121	; 0x79
 8008d1a:	e7f6      	b.n	8008d0a <_scanf_float+0x12a>
 8008d1c:	6821      	ldr	r1, [r4, #0]
 8008d1e:	05c8      	lsls	r0, r1, #23
 8008d20:	d51a      	bpl.n	8008d58 <_scanf_float+0x178>
 8008d22:	9b02      	ldr	r3, [sp, #8]
 8008d24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008d28:	6021      	str	r1, [r4, #0]
 8008d2a:	f109 0901 	add.w	r9, r9, #1
 8008d2e:	b11b      	cbz	r3, 8008d38 <_scanf_float+0x158>
 8008d30:	3b01      	subs	r3, #1
 8008d32:	3201      	adds	r2, #1
 8008d34:	9302      	str	r3, [sp, #8]
 8008d36:	60a2      	str	r2, [r4, #8]
 8008d38:	68a3      	ldr	r3, [r4, #8]
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	60a3      	str	r3, [r4, #8]
 8008d3e:	6923      	ldr	r3, [r4, #16]
 8008d40:	3301      	adds	r3, #1
 8008d42:	6123      	str	r3, [r4, #16]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	3b01      	subs	r3, #1
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	607b      	str	r3, [r7, #4]
 8008d4c:	f340 8084 	ble.w	8008e58 <_scanf_float+0x278>
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	3301      	adds	r3, #1
 8008d54:	603b      	str	r3, [r7, #0]
 8008d56:	e766      	b.n	8008c26 <_scanf_float+0x46>
 8008d58:	eb1a 0f05 	cmn.w	sl, r5
 8008d5c:	f47f af70 	bne.w	8008c40 <_scanf_float+0x60>
 8008d60:	6822      	ldr	r2, [r4, #0]
 8008d62:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008d66:	6022      	str	r2, [r4, #0]
 8008d68:	f806 3b01 	strb.w	r3, [r6], #1
 8008d6c:	e7e4      	b.n	8008d38 <_scanf_float+0x158>
 8008d6e:	6822      	ldr	r2, [r4, #0]
 8008d70:	0610      	lsls	r0, r2, #24
 8008d72:	f57f af65 	bpl.w	8008c40 <_scanf_float+0x60>
 8008d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d7a:	e7f4      	b.n	8008d66 <_scanf_float+0x186>
 8008d7c:	f1ba 0f00 	cmp.w	sl, #0
 8008d80:	d10e      	bne.n	8008da0 <_scanf_float+0x1c0>
 8008d82:	f1b9 0f00 	cmp.w	r9, #0
 8008d86:	d10e      	bne.n	8008da6 <_scanf_float+0x1c6>
 8008d88:	6822      	ldr	r2, [r4, #0]
 8008d8a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008d8e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008d92:	d108      	bne.n	8008da6 <_scanf_float+0x1c6>
 8008d94:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d98:	6022      	str	r2, [r4, #0]
 8008d9a:	f04f 0a01 	mov.w	sl, #1
 8008d9e:	e7e3      	b.n	8008d68 <_scanf_float+0x188>
 8008da0:	f1ba 0f02 	cmp.w	sl, #2
 8008da4:	d055      	beq.n	8008e52 <_scanf_float+0x272>
 8008da6:	2d01      	cmp	r5, #1
 8008da8:	d002      	beq.n	8008db0 <_scanf_float+0x1d0>
 8008daa:	2d04      	cmp	r5, #4
 8008dac:	f47f af48 	bne.w	8008c40 <_scanf_float+0x60>
 8008db0:	3501      	adds	r5, #1
 8008db2:	b2ed      	uxtb	r5, r5
 8008db4:	e7d8      	b.n	8008d68 <_scanf_float+0x188>
 8008db6:	f1ba 0f01 	cmp.w	sl, #1
 8008dba:	f47f af41 	bne.w	8008c40 <_scanf_float+0x60>
 8008dbe:	f04f 0a02 	mov.w	sl, #2
 8008dc2:	e7d1      	b.n	8008d68 <_scanf_float+0x188>
 8008dc4:	b97d      	cbnz	r5, 8008de6 <_scanf_float+0x206>
 8008dc6:	f1b9 0f00 	cmp.w	r9, #0
 8008dca:	f47f af3c 	bne.w	8008c46 <_scanf_float+0x66>
 8008dce:	6822      	ldr	r2, [r4, #0]
 8008dd0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008dd4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008dd8:	f47f af39 	bne.w	8008c4e <_scanf_float+0x6e>
 8008ddc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008de0:	6022      	str	r2, [r4, #0]
 8008de2:	2501      	movs	r5, #1
 8008de4:	e7c0      	b.n	8008d68 <_scanf_float+0x188>
 8008de6:	2d03      	cmp	r5, #3
 8008de8:	d0e2      	beq.n	8008db0 <_scanf_float+0x1d0>
 8008dea:	2d05      	cmp	r5, #5
 8008dec:	e7de      	b.n	8008dac <_scanf_float+0x1cc>
 8008dee:	2d02      	cmp	r5, #2
 8008df0:	f47f af26 	bne.w	8008c40 <_scanf_float+0x60>
 8008df4:	2503      	movs	r5, #3
 8008df6:	e7b7      	b.n	8008d68 <_scanf_float+0x188>
 8008df8:	2d06      	cmp	r5, #6
 8008dfa:	f47f af21 	bne.w	8008c40 <_scanf_float+0x60>
 8008dfe:	2507      	movs	r5, #7
 8008e00:	e7b2      	b.n	8008d68 <_scanf_float+0x188>
 8008e02:	6822      	ldr	r2, [r4, #0]
 8008e04:	0591      	lsls	r1, r2, #22
 8008e06:	f57f af1b 	bpl.w	8008c40 <_scanf_float+0x60>
 8008e0a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008e0e:	6022      	str	r2, [r4, #0]
 8008e10:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e14:	e7a8      	b.n	8008d68 <_scanf_float+0x188>
 8008e16:	6822      	ldr	r2, [r4, #0]
 8008e18:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008e1c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008e20:	d006      	beq.n	8008e30 <_scanf_float+0x250>
 8008e22:	0550      	lsls	r0, r2, #21
 8008e24:	f57f af0c 	bpl.w	8008c40 <_scanf_float+0x60>
 8008e28:	f1b9 0f00 	cmp.w	r9, #0
 8008e2c:	f43f af0f 	beq.w	8008c4e <_scanf_float+0x6e>
 8008e30:	0591      	lsls	r1, r2, #22
 8008e32:	bf58      	it	pl
 8008e34:	9901      	ldrpl	r1, [sp, #4]
 8008e36:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e3a:	bf58      	it	pl
 8008e3c:	eba9 0101 	subpl.w	r1, r9, r1
 8008e40:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008e44:	bf58      	it	pl
 8008e46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e4a:	6022      	str	r2, [r4, #0]
 8008e4c:	f04f 0900 	mov.w	r9, #0
 8008e50:	e78a      	b.n	8008d68 <_scanf_float+0x188>
 8008e52:	f04f 0a03 	mov.w	sl, #3
 8008e56:	e787      	b.n	8008d68 <_scanf_float+0x188>
 8008e58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008e5c:	4639      	mov	r1, r7
 8008e5e:	4640      	mov	r0, r8
 8008e60:	4798      	blx	r3
 8008e62:	2800      	cmp	r0, #0
 8008e64:	f43f aedf 	beq.w	8008c26 <_scanf_float+0x46>
 8008e68:	e6ea      	b.n	8008c40 <_scanf_float+0x60>
 8008e6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e72:	463a      	mov	r2, r7
 8008e74:	4640      	mov	r0, r8
 8008e76:	4798      	blx	r3
 8008e78:	6923      	ldr	r3, [r4, #16]
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	6123      	str	r3, [r4, #16]
 8008e7e:	e6ec      	b.n	8008c5a <_scanf_float+0x7a>
 8008e80:	1e6b      	subs	r3, r5, #1
 8008e82:	2b06      	cmp	r3, #6
 8008e84:	d825      	bhi.n	8008ed2 <_scanf_float+0x2f2>
 8008e86:	2d02      	cmp	r5, #2
 8008e88:	d836      	bhi.n	8008ef8 <_scanf_float+0x318>
 8008e8a:	455e      	cmp	r6, fp
 8008e8c:	f67f aee8 	bls.w	8008c60 <_scanf_float+0x80>
 8008e90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e94:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e98:	463a      	mov	r2, r7
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	4798      	blx	r3
 8008e9e:	6923      	ldr	r3, [r4, #16]
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	6123      	str	r3, [r4, #16]
 8008ea4:	e7f1      	b.n	8008e8a <_scanf_float+0x2aa>
 8008ea6:	9802      	ldr	r0, [sp, #8]
 8008ea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008eac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008eb0:	9002      	str	r0, [sp, #8]
 8008eb2:	463a      	mov	r2, r7
 8008eb4:	4640      	mov	r0, r8
 8008eb6:	4798      	blx	r3
 8008eb8:	6923      	ldr	r3, [r4, #16]
 8008eba:	3b01      	subs	r3, #1
 8008ebc:	6123      	str	r3, [r4, #16]
 8008ebe:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008ec2:	fa5f fa8a 	uxtb.w	sl, sl
 8008ec6:	f1ba 0f02 	cmp.w	sl, #2
 8008eca:	d1ec      	bne.n	8008ea6 <_scanf_float+0x2c6>
 8008ecc:	3d03      	subs	r5, #3
 8008ece:	b2ed      	uxtb	r5, r5
 8008ed0:	1b76      	subs	r6, r6, r5
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	05da      	lsls	r2, r3, #23
 8008ed6:	d52f      	bpl.n	8008f38 <_scanf_float+0x358>
 8008ed8:	055b      	lsls	r3, r3, #21
 8008eda:	d510      	bpl.n	8008efe <_scanf_float+0x31e>
 8008edc:	455e      	cmp	r6, fp
 8008ede:	f67f aebf 	bls.w	8008c60 <_scanf_float+0x80>
 8008ee2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ee6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008eea:	463a      	mov	r2, r7
 8008eec:	4640      	mov	r0, r8
 8008eee:	4798      	blx	r3
 8008ef0:	6923      	ldr	r3, [r4, #16]
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	6123      	str	r3, [r4, #16]
 8008ef6:	e7f1      	b.n	8008edc <_scanf_float+0x2fc>
 8008ef8:	46aa      	mov	sl, r5
 8008efa:	9602      	str	r6, [sp, #8]
 8008efc:	e7df      	b.n	8008ebe <_scanf_float+0x2de>
 8008efe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008f02:	6923      	ldr	r3, [r4, #16]
 8008f04:	2965      	cmp	r1, #101	; 0x65
 8008f06:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008f0a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008f0e:	6123      	str	r3, [r4, #16]
 8008f10:	d00c      	beq.n	8008f2c <_scanf_float+0x34c>
 8008f12:	2945      	cmp	r1, #69	; 0x45
 8008f14:	d00a      	beq.n	8008f2c <_scanf_float+0x34c>
 8008f16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f1a:	463a      	mov	r2, r7
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	4798      	blx	r3
 8008f20:	6923      	ldr	r3, [r4, #16]
 8008f22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	1eb5      	subs	r5, r6, #2
 8008f2a:	6123      	str	r3, [r4, #16]
 8008f2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f30:	463a      	mov	r2, r7
 8008f32:	4640      	mov	r0, r8
 8008f34:	4798      	blx	r3
 8008f36:	462e      	mov	r6, r5
 8008f38:	6825      	ldr	r5, [r4, #0]
 8008f3a:	f015 0510 	ands.w	r5, r5, #16
 8008f3e:	d158      	bne.n	8008ff2 <_scanf_float+0x412>
 8008f40:	7035      	strb	r5, [r6, #0]
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f4c:	d11c      	bne.n	8008f88 <_scanf_float+0x3a8>
 8008f4e:	9b01      	ldr	r3, [sp, #4]
 8008f50:	454b      	cmp	r3, r9
 8008f52:	eba3 0209 	sub.w	r2, r3, r9
 8008f56:	d124      	bne.n	8008fa2 <_scanf_float+0x3c2>
 8008f58:	2200      	movs	r2, #0
 8008f5a:	4659      	mov	r1, fp
 8008f5c:	4640      	mov	r0, r8
 8008f5e:	f000 fff9 	bl	8009f54 <_strtod_r>
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	6821      	ldr	r1, [r4, #0]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f011 0f02 	tst.w	r1, #2
 8008f6c:	ec57 6b10 	vmov	r6, r7, d0
 8008f70:	f103 0204 	add.w	r2, r3, #4
 8008f74:	d020      	beq.n	8008fb8 <_scanf_float+0x3d8>
 8008f76:	9903      	ldr	r1, [sp, #12]
 8008f78:	600a      	str	r2, [r1, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	e9c3 6700 	strd	r6, r7, [r3]
 8008f80:	68e3      	ldr	r3, [r4, #12]
 8008f82:	3301      	adds	r3, #1
 8008f84:	60e3      	str	r3, [r4, #12]
 8008f86:	e66c      	b.n	8008c62 <_scanf_float+0x82>
 8008f88:	9b04      	ldr	r3, [sp, #16]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d0e4      	beq.n	8008f58 <_scanf_float+0x378>
 8008f8e:	9905      	ldr	r1, [sp, #20]
 8008f90:	230a      	movs	r3, #10
 8008f92:	462a      	mov	r2, r5
 8008f94:	3101      	adds	r1, #1
 8008f96:	4640      	mov	r0, r8
 8008f98:	f001 f866 	bl	800a068 <_strtol_r>
 8008f9c:	9b04      	ldr	r3, [sp, #16]
 8008f9e:	9e05      	ldr	r6, [sp, #20]
 8008fa0:	1ac2      	subs	r2, r0, r3
 8008fa2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008fa6:	429e      	cmp	r6, r3
 8008fa8:	bf28      	it	cs
 8008faa:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008fae:	4912      	ldr	r1, [pc, #72]	; (8008ff8 <_scanf_float+0x418>)
 8008fb0:	4630      	mov	r0, r6
 8008fb2:	f000 f989 	bl	80092c8 <siprintf>
 8008fb6:	e7cf      	b.n	8008f58 <_scanf_float+0x378>
 8008fb8:	f011 0f04 	tst.w	r1, #4
 8008fbc:	9903      	ldr	r1, [sp, #12]
 8008fbe:	600a      	str	r2, [r1, #0]
 8008fc0:	d1db      	bne.n	8008f7a <_scanf_float+0x39a>
 8008fc2:	f8d3 8000 	ldr.w	r8, [r3]
 8008fc6:	ee10 2a10 	vmov	r2, s0
 8008fca:	ee10 0a10 	vmov	r0, s0
 8008fce:	463b      	mov	r3, r7
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	f7f7 fdbb 	bl	8000b4c <__aeabi_dcmpun>
 8008fd6:	b128      	cbz	r0, 8008fe4 <_scanf_float+0x404>
 8008fd8:	4808      	ldr	r0, [pc, #32]	; (8008ffc <_scanf_float+0x41c>)
 8008fda:	f7ff f89f 	bl	800811c <nanf>
 8008fde:	ed88 0a00 	vstr	s0, [r8]
 8008fe2:	e7cd      	b.n	8008f80 <_scanf_float+0x3a0>
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	f7f7 fe0e 	bl	8000c08 <__aeabi_d2f>
 8008fec:	f8c8 0000 	str.w	r0, [r8]
 8008ff0:	e7c6      	b.n	8008f80 <_scanf_float+0x3a0>
 8008ff2:	2500      	movs	r5, #0
 8008ff4:	e635      	b.n	8008c62 <_scanf_float+0x82>
 8008ff6:	bf00      	nop
 8008ff8:	08023c10 	.word	0x08023c10
 8008ffc:	08023a35 	.word	0x08023a35

08009000 <iprintf>:
 8009000:	b40f      	push	{r0, r1, r2, r3}
 8009002:	4b0a      	ldr	r3, [pc, #40]	; (800902c <iprintf+0x2c>)
 8009004:	b513      	push	{r0, r1, r4, lr}
 8009006:	681c      	ldr	r4, [r3, #0]
 8009008:	b124      	cbz	r4, 8009014 <iprintf+0x14>
 800900a:	69a3      	ldr	r3, [r4, #24]
 800900c:	b913      	cbnz	r3, 8009014 <iprintf+0x14>
 800900e:	4620      	mov	r0, r4
 8009010:	f002 f880 	bl	800b114 <__sinit>
 8009014:	ab05      	add	r3, sp, #20
 8009016:	9a04      	ldr	r2, [sp, #16]
 8009018:	68a1      	ldr	r1, [r4, #8]
 800901a:	9301      	str	r3, [sp, #4]
 800901c:	4620      	mov	r0, r4
 800901e:	f003 fb85 	bl	800c72c <_vfiprintf_r>
 8009022:	b002      	add	sp, #8
 8009024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009028:	b004      	add	sp, #16
 800902a:	4770      	bx	lr
 800902c:	200147cc 	.word	0x200147cc

08009030 <_puts_r>:
 8009030:	b570      	push	{r4, r5, r6, lr}
 8009032:	460e      	mov	r6, r1
 8009034:	4605      	mov	r5, r0
 8009036:	b118      	cbz	r0, 8009040 <_puts_r+0x10>
 8009038:	6983      	ldr	r3, [r0, #24]
 800903a:	b90b      	cbnz	r3, 8009040 <_puts_r+0x10>
 800903c:	f002 f86a 	bl	800b114 <__sinit>
 8009040:	69ab      	ldr	r3, [r5, #24]
 8009042:	68ac      	ldr	r4, [r5, #8]
 8009044:	b913      	cbnz	r3, 800904c <_puts_r+0x1c>
 8009046:	4628      	mov	r0, r5
 8009048:	f002 f864 	bl	800b114 <__sinit>
 800904c:	4b2c      	ldr	r3, [pc, #176]	; (8009100 <_puts_r+0xd0>)
 800904e:	429c      	cmp	r4, r3
 8009050:	d120      	bne.n	8009094 <_puts_r+0x64>
 8009052:	686c      	ldr	r4, [r5, #4]
 8009054:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009056:	07db      	lsls	r3, r3, #31
 8009058:	d405      	bmi.n	8009066 <_puts_r+0x36>
 800905a:	89a3      	ldrh	r3, [r4, #12]
 800905c:	0598      	lsls	r0, r3, #22
 800905e:	d402      	bmi.n	8009066 <_puts_r+0x36>
 8009060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009062:	f002 fc68 	bl	800b936 <__retarget_lock_acquire_recursive>
 8009066:	89a3      	ldrh	r3, [r4, #12]
 8009068:	0719      	lsls	r1, r3, #28
 800906a:	d51d      	bpl.n	80090a8 <_puts_r+0x78>
 800906c:	6923      	ldr	r3, [r4, #16]
 800906e:	b1db      	cbz	r3, 80090a8 <_puts_r+0x78>
 8009070:	3e01      	subs	r6, #1
 8009072:	68a3      	ldr	r3, [r4, #8]
 8009074:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009078:	3b01      	subs	r3, #1
 800907a:	60a3      	str	r3, [r4, #8]
 800907c:	bb39      	cbnz	r1, 80090ce <_puts_r+0x9e>
 800907e:	2b00      	cmp	r3, #0
 8009080:	da38      	bge.n	80090f4 <_puts_r+0xc4>
 8009082:	4622      	mov	r2, r4
 8009084:	210a      	movs	r1, #10
 8009086:	4628      	mov	r0, r5
 8009088:	f000 fff0 	bl	800a06c <__swbuf_r>
 800908c:	3001      	adds	r0, #1
 800908e:	d011      	beq.n	80090b4 <_puts_r+0x84>
 8009090:	250a      	movs	r5, #10
 8009092:	e011      	b.n	80090b8 <_puts_r+0x88>
 8009094:	4b1b      	ldr	r3, [pc, #108]	; (8009104 <_puts_r+0xd4>)
 8009096:	429c      	cmp	r4, r3
 8009098:	d101      	bne.n	800909e <_puts_r+0x6e>
 800909a:	68ac      	ldr	r4, [r5, #8]
 800909c:	e7da      	b.n	8009054 <_puts_r+0x24>
 800909e:	4b1a      	ldr	r3, [pc, #104]	; (8009108 <_puts_r+0xd8>)
 80090a0:	429c      	cmp	r4, r3
 80090a2:	bf08      	it	eq
 80090a4:	68ec      	ldreq	r4, [r5, #12]
 80090a6:	e7d5      	b.n	8009054 <_puts_r+0x24>
 80090a8:	4621      	mov	r1, r4
 80090aa:	4628      	mov	r0, r5
 80090ac:	f001 f830 	bl	800a110 <__swsetup_r>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d0dd      	beq.n	8009070 <_puts_r+0x40>
 80090b4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80090b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090ba:	07da      	lsls	r2, r3, #31
 80090bc:	d405      	bmi.n	80090ca <_puts_r+0x9a>
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	059b      	lsls	r3, r3, #22
 80090c2:	d402      	bmi.n	80090ca <_puts_r+0x9a>
 80090c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090c6:	f002 fc37 	bl	800b938 <__retarget_lock_release_recursive>
 80090ca:	4628      	mov	r0, r5
 80090cc:	bd70      	pop	{r4, r5, r6, pc}
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	da04      	bge.n	80090dc <_puts_r+0xac>
 80090d2:	69a2      	ldr	r2, [r4, #24]
 80090d4:	429a      	cmp	r2, r3
 80090d6:	dc06      	bgt.n	80090e6 <_puts_r+0xb6>
 80090d8:	290a      	cmp	r1, #10
 80090da:	d004      	beq.n	80090e6 <_puts_r+0xb6>
 80090dc:	6823      	ldr	r3, [r4, #0]
 80090de:	1c5a      	adds	r2, r3, #1
 80090e0:	6022      	str	r2, [r4, #0]
 80090e2:	7019      	strb	r1, [r3, #0]
 80090e4:	e7c5      	b.n	8009072 <_puts_r+0x42>
 80090e6:	4622      	mov	r2, r4
 80090e8:	4628      	mov	r0, r5
 80090ea:	f000 ffbf 	bl	800a06c <__swbuf_r>
 80090ee:	3001      	adds	r0, #1
 80090f0:	d1bf      	bne.n	8009072 <_puts_r+0x42>
 80090f2:	e7df      	b.n	80090b4 <_puts_r+0x84>
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	250a      	movs	r5, #10
 80090f8:	1c5a      	adds	r2, r3, #1
 80090fa:	6022      	str	r2, [r4, #0]
 80090fc:	701d      	strb	r5, [r3, #0]
 80090fe:	e7db      	b.n	80090b8 <_puts_r+0x88>
 8009100:	08023e20 	.word	0x08023e20
 8009104:	08023e40 	.word	0x08023e40
 8009108:	08023e00 	.word	0x08023e00

0800910c <puts>:
 800910c:	4b02      	ldr	r3, [pc, #8]	; (8009118 <puts+0xc>)
 800910e:	4601      	mov	r1, r0
 8009110:	6818      	ldr	r0, [r3, #0]
 8009112:	f7ff bf8d 	b.w	8009030 <_puts_r>
 8009116:	bf00      	nop
 8009118:	200147cc 	.word	0x200147cc

0800911c <_sbrk_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4d06      	ldr	r5, [pc, #24]	; (8009138 <_sbrk_r+0x1c>)
 8009120:	2300      	movs	r3, #0
 8009122:	4604      	mov	r4, r0
 8009124:	4608      	mov	r0, r1
 8009126:	602b      	str	r3, [r5, #0]
 8009128:	f003 fdda 	bl	800cce0 <_sbrk>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_sbrk_r+0x1a>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_sbrk_r+0x1a>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	2001f5b8 	.word	0x2001f5b8

0800913c <setvbuf>:
 800913c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009140:	461d      	mov	r5, r3
 8009142:	4b5d      	ldr	r3, [pc, #372]	; (80092b8 <setvbuf+0x17c>)
 8009144:	681f      	ldr	r7, [r3, #0]
 8009146:	4604      	mov	r4, r0
 8009148:	460e      	mov	r6, r1
 800914a:	4690      	mov	r8, r2
 800914c:	b127      	cbz	r7, 8009158 <setvbuf+0x1c>
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	b913      	cbnz	r3, 8009158 <setvbuf+0x1c>
 8009152:	4638      	mov	r0, r7
 8009154:	f001 ffde 	bl	800b114 <__sinit>
 8009158:	4b58      	ldr	r3, [pc, #352]	; (80092bc <setvbuf+0x180>)
 800915a:	429c      	cmp	r4, r3
 800915c:	d167      	bne.n	800922e <setvbuf+0xf2>
 800915e:	687c      	ldr	r4, [r7, #4]
 8009160:	f1b8 0f02 	cmp.w	r8, #2
 8009164:	d006      	beq.n	8009174 <setvbuf+0x38>
 8009166:	f1b8 0f01 	cmp.w	r8, #1
 800916a:	f200 809f 	bhi.w	80092ac <setvbuf+0x170>
 800916e:	2d00      	cmp	r5, #0
 8009170:	f2c0 809c 	blt.w	80092ac <setvbuf+0x170>
 8009174:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009176:	07db      	lsls	r3, r3, #31
 8009178:	d405      	bmi.n	8009186 <setvbuf+0x4a>
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	0598      	lsls	r0, r3, #22
 800917e:	d402      	bmi.n	8009186 <setvbuf+0x4a>
 8009180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009182:	f002 fbd8 	bl	800b936 <__retarget_lock_acquire_recursive>
 8009186:	4621      	mov	r1, r4
 8009188:	4638      	mov	r0, r7
 800918a:	f001 ff2f 	bl	800afec <_fflush_r>
 800918e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009190:	b141      	cbz	r1, 80091a4 <setvbuf+0x68>
 8009192:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009196:	4299      	cmp	r1, r3
 8009198:	d002      	beq.n	80091a0 <setvbuf+0x64>
 800919a:	4638      	mov	r0, r7
 800919c:	f7ff f80c 	bl	80081b8 <_free_r>
 80091a0:	2300      	movs	r3, #0
 80091a2:	6363      	str	r3, [r4, #52]	; 0x34
 80091a4:	2300      	movs	r3, #0
 80091a6:	61a3      	str	r3, [r4, #24]
 80091a8:	6063      	str	r3, [r4, #4]
 80091aa:	89a3      	ldrh	r3, [r4, #12]
 80091ac:	0619      	lsls	r1, r3, #24
 80091ae:	d503      	bpl.n	80091b8 <setvbuf+0x7c>
 80091b0:	6921      	ldr	r1, [r4, #16]
 80091b2:	4638      	mov	r0, r7
 80091b4:	f7ff f800 	bl	80081b8 <_free_r>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80091be:	f023 0303 	bic.w	r3, r3, #3
 80091c2:	f1b8 0f02 	cmp.w	r8, #2
 80091c6:	81a3      	strh	r3, [r4, #12]
 80091c8:	d06c      	beq.n	80092a4 <setvbuf+0x168>
 80091ca:	ab01      	add	r3, sp, #4
 80091cc:	466a      	mov	r2, sp
 80091ce:	4621      	mov	r1, r4
 80091d0:	4638      	mov	r0, r7
 80091d2:	f002 fbb2 	bl	800b93a <__swhatbuf_r>
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	4318      	orrs	r0, r3
 80091da:	81a0      	strh	r0, [r4, #12]
 80091dc:	2d00      	cmp	r5, #0
 80091de:	d130      	bne.n	8009242 <setvbuf+0x106>
 80091e0:	9d00      	ldr	r5, [sp, #0]
 80091e2:	4628      	mov	r0, r5
 80091e4:	f7fe ffca 	bl	800817c <malloc>
 80091e8:	4606      	mov	r6, r0
 80091ea:	2800      	cmp	r0, #0
 80091ec:	d155      	bne.n	800929a <setvbuf+0x15e>
 80091ee:	f8dd 9000 	ldr.w	r9, [sp]
 80091f2:	45a9      	cmp	r9, r5
 80091f4:	d14a      	bne.n	800928c <setvbuf+0x150>
 80091f6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80091fa:	2200      	movs	r2, #0
 80091fc:	60a2      	str	r2, [r4, #8]
 80091fe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009202:	6022      	str	r2, [r4, #0]
 8009204:	6122      	str	r2, [r4, #16]
 8009206:	2201      	movs	r2, #1
 8009208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800920c:	6162      	str	r2, [r4, #20]
 800920e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009210:	f043 0302 	orr.w	r3, r3, #2
 8009214:	07d2      	lsls	r2, r2, #31
 8009216:	81a3      	strh	r3, [r4, #12]
 8009218:	d405      	bmi.n	8009226 <setvbuf+0xea>
 800921a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800921e:	d102      	bne.n	8009226 <setvbuf+0xea>
 8009220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009222:	f002 fb89 	bl	800b938 <__retarget_lock_release_recursive>
 8009226:	4628      	mov	r0, r5
 8009228:	b003      	add	sp, #12
 800922a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800922e:	4b24      	ldr	r3, [pc, #144]	; (80092c0 <setvbuf+0x184>)
 8009230:	429c      	cmp	r4, r3
 8009232:	d101      	bne.n	8009238 <setvbuf+0xfc>
 8009234:	68bc      	ldr	r4, [r7, #8]
 8009236:	e793      	b.n	8009160 <setvbuf+0x24>
 8009238:	4b22      	ldr	r3, [pc, #136]	; (80092c4 <setvbuf+0x188>)
 800923a:	429c      	cmp	r4, r3
 800923c:	bf08      	it	eq
 800923e:	68fc      	ldreq	r4, [r7, #12]
 8009240:	e78e      	b.n	8009160 <setvbuf+0x24>
 8009242:	2e00      	cmp	r6, #0
 8009244:	d0cd      	beq.n	80091e2 <setvbuf+0xa6>
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	b913      	cbnz	r3, 8009250 <setvbuf+0x114>
 800924a:	4638      	mov	r0, r7
 800924c:	f001 ff62 	bl	800b114 <__sinit>
 8009250:	f1b8 0f01 	cmp.w	r8, #1
 8009254:	bf08      	it	eq
 8009256:	89a3      	ldrheq	r3, [r4, #12]
 8009258:	6026      	str	r6, [r4, #0]
 800925a:	bf04      	itt	eq
 800925c:	f043 0301 	orreq.w	r3, r3, #1
 8009260:	81a3      	strheq	r3, [r4, #12]
 8009262:	89a2      	ldrh	r2, [r4, #12]
 8009264:	f012 0308 	ands.w	r3, r2, #8
 8009268:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800926c:	d01c      	beq.n	80092a8 <setvbuf+0x16c>
 800926e:	07d3      	lsls	r3, r2, #31
 8009270:	bf41      	itttt	mi
 8009272:	2300      	movmi	r3, #0
 8009274:	426d      	negmi	r5, r5
 8009276:	60a3      	strmi	r3, [r4, #8]
 8009278:	61a5      	strmi	r5, [r4, #24]
 800927a:	bf58      	it	pl
 800927c:	60a5      	strpl	r5, [r4, #8]
 800927e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009280:	f015 0501 	ands.w	r5, r5, #1
 8009284:	d115      	bne.n	80092b2 <setvbuf+0x176>
 8009286:	f412 7f00 	tst.w	r2, #512	; 0x200
 800928a:	e7c8      	b.n	800921e <setvbuf+0xe2>
 800928c:	4648      	mov	r0, r9
 800928e:	f7fe ff75 	bl	800817c <malloc>
 8009292:	4606      	mov	r6, r0
 8009294:	2800      	cmp	r0, #0
 8009296:	d0ae      	beq.n	80091f6 <setvbuf+0xba>
 8009298:	464d      	mov	r5, r9
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092a0:	81a3      	strh	r3, [r4, #12]
 80092a2:	e7d0      	b.n	8009246 <setvbuf+0x10a>
 80092a4:	2500      	movs	r5, #0
 80092a6:	e7a8      	b.n	80091fa <setvbuf+0xbe>
 80092a8:	60a3      	str	r3, [r4, #8]
 80092aa:	e7e8      	b.n	800927e <setvbuf+0x142>
 80092ac:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80092b0:	e7b9      	b.n	8009226 <setvbuf+0xea>
 80092b2:	2500      	movs	r5, #0
 80092b4:	e7b7      	b.n	8009226 <setvbuf+0xea>
 80092b6:	bf00      	nop
 80092b8:	200147cc 	.word	0x200147cc
 80092bc:	08023e20 	.word	0x08023e20
 80092c0:	08023e40 	.word	0x08023e40
 80092c4:	08023e00 	.word	0x08023e00

080092c8 <siprintf>:
 80092c8:	b40e      	push	{r1, r2, r3}
 80092ca:	b500      	push	{lr}
 80092cc:	b09c      	sub	sp, #112	; 0x70
 80092ce:	ab1d      	add	r3, sp, #116	; 0x74
 80092d0:	9002      	str	r0, [sp, #8]
 80092d2:	9006      	str	r0, [sp, #24]
 80092d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092d8:	4809      	ldr	r0, [pc, #36]	; (8009300 <siprintf+0x38>)
 80092da:	9107      	str	r1, [sp, #28]
 80092dc:	9104      	str	r1, [sp, #16]
 80092de:	4909      	ldr	r1, [pc, #36]	; (8009304 <siprintf+0x3c>)
 80092e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e4:	9105      	str	r1, [sp, #20]
 80092e6:	6800      	ldr	r0, [r0, #0]
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	a902      	add	r1, sp, #8
 80092ec:	f003 f8f4 	bl	800c4d8 <_svfiprintf_r>
 80092f0:	9b02      	ldr	r3, [sp, #8]
 80092f2:	2200      	movs	r2, #0
 80092f4:	701a      	strb	r2, [r3, #0]
 80092f6:	b01c      	add	sp, #112	; 0x70
 80092f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092fc:	b003      	add	sp, #12
 80092fe:	4770      	bx	lr
 8009300:	200147cc 	.word	0x200147cc
 8009304:	ffff0208 	.word	0xffff0208

08009308 <sulp>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	4604      	mov	r4, r0
 800930c:	460d      	mov	r5, r1
 800930e:	ec45 4b10 	vmov	d0, r4, r5
 8009312:	4616      	mov	r6, r2
 8009314:	f002 ff00 	bl	800c118 <__ulp>
 8009318:	ec51 0b10 	vmov	r0, r1, d0
 800931c:	b17e      	cbz	r6, 800933e <sulp+0x36>
 800931e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009322:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009326:	2b00      	cmp	r3, #0
 8009328:	dd09      	ble.n	800933e <sulp+0x36>
 800932a:	051b      	lsls	r3, r3, #20
 800932c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009330:	2400      	movs	r4, #0
 8009332:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009336:	4622      	mov	r2, r4
 8009338:	462b      	mov	r3, r5
 800933a:	f7f7 f96d 	bl	8000618 <__aeabi_dmul>
 800933e:	bd70      	pop	{r4, r5, r6, pc}

08009340 <_strtod_l>:
 8009340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009344:	b0a3      	sub	sp, #140	; 0x8c
 8009346:	461f      	mov	r7, r3
 8009348:	2300      	movs	r3, #0
 800934a:	931e      	str	r3, [sp, #120]	; 0x78
 800934c:	4ba4      	ldr	r3, [pc, #656]	; (80095e0 <_strtod_l+0x2a0>)
 800934e:	9219      	str	r2, [sp, #100]	; 0x64
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	9307      	str	r3, [sp, #28]
 8009354:	4604      	mov	r4, r0
 8009356:	4618      	mov	r0, r3
 8009358:	4688      	mov	r8, r1
 800935a:	f7f6 ff49 	bl	80001f0 <strlen>
 800935e:	f04f 0a00 	mov.w	sl, #0
 8009362:	4605      	mov	r5, r0
 8009364:	f04f 0b00 	mov.w	fp, #0
 8009368:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800936c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800936e:	781a      	ldrb	r2, [r3, #0]
 8009370:	2a2b      	cmp	r2, #43	; 0x2b
 8009372:	d04c      	beq.n	800940e <_strtod_l+0xce>
 8009374:	d839      	bhi.n	80093ea <_strtod_l+0xaa>
 8009376:	2a0d      	cmp	r2, #13
 8009378:	d832      	bhi.n	80093e0 <_strtod_l+0xa0>
 800937a:	2a08      	cmp	r2, #8
 800937c:	d832      	bhi.n	80093e4 <_strtod_l+0xa4>
 800937e:	2a00      	cmp	r2, #0
 8009380:	d03c      	beq.n	80093fc <_strtod_l+0xbc>
 8009382:	2300      	movs	r3, #0
 8009384:	930e      	str	r3, [sp, #56]	; 0x38
 8009386:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009388:	7833      	ldrb	r3, [r6, #0]
 800938a:	2b30      	cmp	r3, #48	; 0x30
 800938c:	f040 80b4 	bne.w	80094f8 <_strtod_l+0x1b8>
 8009390:	7873      	ldrb	r3, [r6, #1]
 8009392:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009396:	2b58      	cmp	r3, #88	; 0x58
 8009398:	d16c      	bne.n	8009474 <_strtod_l+0x134>
 800939a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800939c:	9301      	str	r3, [sp, #4]
 800939e:	ab1e      	add	r3, sp, #120	; 0x78
 80093a0:	9702      	str	r7, [sp, #8]
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	4a8f      	ldr	r2, [pc, #572]	; (80095e4 <_strtod_l+0x2a4>)
 80093a6:	ab1f      	add	r3, sp, #124	; 0x7c
 80093a8:	a91d      	add	r1, sp, #116	; 0x74
 80093aa:	4620      	mov	r0, r4
 80093ac:	f001 ffb6 	bl	800b31c <__gethex>
 80093b0:	f010 0707 	ands.w	r7, r0, #7
 80093b4:	4605      	mov	r5, r0
 80093b6:	d005      	beq.n	80093c4 <_strtod_l+0x84>
 80093b8:	2f06      	cmp	r7, #6
 80093ba:	d12a      	bne.n	8009412 <_strtod_l+0xd2>
 80093bc:	3601      	adds	r6, #1
 80093be:	2300      	movs	r3, #0
 80093c0:	961d      	str	r6, [sp, #116]	; 0x74
 80093c2:	930e      	str	r3, [sp, #56]	; 0x38
 80093c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f040 8596 	bne.w	8009ef8 <_strtod_l+0xbb8>
 80093cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093ce:	b1db      	cbz	r3, 8009408 <_strtod_l+0xc8>
 80093d0:	4652      	mov	r2, sl
 80093d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80093d6:	ec43 2b10 	vmov	d0, r2, r3
 80093da:	b023      	add	sp, #140	; 0x8c
 80093dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e0:	2a20      	cmp	r2, #32
 80093e2:	d1ce      	bne.n	8009382 <_strtod_l+0x42>
 80093e4:	3301      	adds	r3, #1
 80093e6:	931d      	str	r3, [sp, #116]	; 0x74
 80093e8:	e7c0      	b.n	800936c <_strtod_l+0x2c>
 80093ea:	2a2d      	cmp	r2, #45	; 0x2d
 80093ec:	d1c9      	bne.n	8009382 <_strtod_l+0x42>
 80093ee:	2201      	movs	r2, #1
 80093f0:	920e      	str	r2, [sp, #56]	; 0x38
 80093f2:	1c5a      	adds	r2, r3, #1
 80093f4:	921d      	str	r2, [sp, #116]	; 0x74
 80093f6:	785b      	ldrb	r3, [r3, #1]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1c4      	bne.n	8009386 <_strtod_l+0x46>
 80093fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093fe:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8009402:	2b00      	cmp	r3, #0
 8009404:	f040 8576 	bne.w	8009ef4 <_strtod_l+0xbb4>
 8009408:	4652      	mov	r2, sl
 800940a:	465b      	mov	r3, fp
 800940c:	e7e3      	b.n	80093d6 <_strtod_l+0x96>
 800940e:	2200      	movs	r2, #0
 8009410:	e7ee      	b.n	80093f0 <_strtod_l+0xb0>
 8009412:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009414:	b13a      	cbz	r2, 8009426 <_strtod_l+0xe6>
 8009416:	2135      	movs	r1, #53	; 0x35
 8009418:	a820      	add	r0, sp, #128	; 0x80
 800941a:	f002 ff88 	bl	800c32e <__copybits>
 800941e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009420:	4620      	mov	r0, r4
 8009422:	f002 fb4d 	bl	800bac0 <_Bfree>
 8009426:	3f01      	subs	r7, #1
 8009428:	2f05      	cmp	r7, #5
 800942a:	d807      	bhi.n	800943c <_strtod_l+0xfc>
 800942c:	e8df f007 	tbb	[pc, r7]
 8009430:	1d180b0e 	.word	0x1d180b0e
 8009434:	030e      	.short	0x030e
 8009436:	f04f 0b00 	mov.w	fp, #0
 800943a:	46da      	mov	sl, fp
 800943c:	0728      	lsls	r0, r5, #28
 800943e:	d5c1      	bpl.n	80093c4 <_strtod_l+0x84>
 8009440:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009444:	e7be      	b.n	80093c4 <_strtod_l+0x84>
 8009446:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800944a:	e7f7      	b.n	800943c <_strtod_l+0xfc>
 800944c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8009450:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009452:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009456:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800945a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800945e:	e7ed      	b.n	800943c <_strtod_l+0xfc>
 8009460:	f8df b184 	ldr.w	fp, [pc, #388]	; 80095e8 <_strtod_l+0x2a8>
 8009464:	f04f 0a00 	mov.w	sl, #0
 8009468:	e7e8      	b.n	800943c <_strtod_l+0xfc>
 800946a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800946e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009472:	e7e3      	b.n	800943c <_strtod_l+0xfc>
 8009474:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009476:	1c5a      	adds	r2, r3, #1
 8009478:	921d      	str	r2, [sp, #116]	; 0x74
 800947a:	785b      	ldrb	r3, [r3, #1]
 800947c:	2b30      	cmp	r3, #48	; 0x30
 800947e:	d0f9      	beq.n	8009474 <_strtod_l+0x134>
 8009480:	2b00      	cmp	r3, #0
 8009482:	d09f      	beq.n	80093c4 <_strtod_l+0x84>
 8009484:	2301      	movs	r3, #1
 8009486:	f04f 0900 	mov.w	r9, #0
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800948e:	930a      	str	r3, [sp, #40]	; 0x28
 8009490:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009494:	464f      	mov	r7, r9
 8009496:	220a      	movs	r2, #10
 8009498:	981d      	ldr	r0, [sp, #116]	; 0x74
 800949a:	7806      	ldrb	r6, [r0, #0]
 800949c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80094a0:	b2d9      	uxtb	r1, r3
 80094a2:	2909      	cmp	r1, #9
 80094a4:	d92a      	bls.n	80094fc <_strtod_l+0x1bc>
 80094a6:	9907      	ldr	r1, [sp, #28]
 80094a8:	462a      	mov	r2, r5
 80094aa:	f003 fabc 	bl	800ca26 <strncmp>
 80094ae:	b398      	cbz	r0, 8009518 <_strtod_l+0x1d8>
 80094b0:	2000      	movs	r0, #0
 80094b2:	4633      	mov	r3, r6
 80094b4:	463d      	mov	r5, r7
 80094b6:	9007      	str	r0, [sp, #28]
 80094b8:	4602      	mov	r2, r0
 80094ba:	2b65      	cmp	r3, #101	; 0x65
 80094bc:	d001      	beq.n	80094c2 <_strtod_l+0x182>
 80094be:	2b45      	cmp	r3, #69	; 0x45
 80094c0:	d118      	bne.n	80094f4 <_strtod_l+0x1b4>
 80094c2:	b91d      	cbnz	r5, 80094cc <_strtod_l+0x18c>
 80094c4:	9b04      	ldr	r3, [sp, #16]
 80094c6:	4303      	orrs	r3, r0
 80094c8:	d098      	beq.n	80093fc <_strtod_l+0xbc>
 80094ca:	2500      	movs	r5, #0
 80094cc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80094d0:	f108 0301 	add.w	r3, r8, #1
 80094d4:	931d      	str	r3, [sp, #116]	; 0x74
 80094d6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80094da:	2b2b      	cmp	r3, #43	; 0x2b
 80094dc:	d075      	beq.n	80095ca <_strtod_l+0x28a>
 80094de:	2b2d      	cmp	r3, #45	; 0x2d
 80094e0:	d07b      	beq.n	80095da <_strtod_l+0x29a>
 80094e2:	f04f 0c00 	mov.w	ip, #0
 80094e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80094ea:	2909      	cmp	r1, #9
 80094ec:	f240 8082 	bls.w	80095f4 <_strtod_l+0x2b4>
 80094f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80094f4:	2600      	movs	r6, #0
 80094f6:	e09d      	b.n	8009634 <_strtod_l+0x2f4>
 80094f8:	2300      	movs	r3, #0
 80094fa:	e7c4      	b.n	8009486 <_strtod_l+0x146>
 80094fc:	2f08      	cmp	r7, #8
 80094fe:	bfd8      	it	le
 8009500:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009502:	f100 0001 	add.w	r0, r0, #1
 8009506:	bfda      	itte	le
 8009508:	fb02 3301 	mlale	r3, r2, r1, r3
 800950c:	9309      	strle	r3, [sp, #36]	; 0x24
 800950e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009512:	3701      	adds	r7, #1
 8009514:	901d      	str	r0, [sp, #116]	; 0x74
 8009516:	e7bf      	b.n	8009498 <_strtod_l+0x158>
 8009518:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800951a:	195a      	adds	r2, r3, r5
 800951c:	921d      	str	r2, [sp, #116]	; 0x74
 800951e:	5d5b      	ldrb	r3, [r3, r5]
 8009520:	2f00      	cmp	r7, #0
 8009522:	d037      	beq.n	8009594 <_strtod_l+0x254>
 8009524:	9007      	str	r0, [sp, #28]
 8009526:	463d      	mov	r5, r7
 8009528:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800952c:	2a09      	cmp	r2, #9
 800952e:	d912      	bls.n	8009556 <_strtod_l+0x216>
 8009530:	2201      	movs	r2, #1
 8009532:	e7c2      	b.n	80094ba <_strtod_l+0x17a>
 8009534:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009536:	1c5a      	adds	r2, r3, #1
 8009538:	921d      	str	r2, [sp, #116]	; 0x74
 800953a:	785b      	ldrb	r3, [r3, #1]
 800953c:	3001      	adds	r0, #1
 800953e:	2b30      	cmp	r3, #48	; 0x30
 8009540:	d0f8      	beq.n	8009534 <_strtod_l+0x1f4>
 8009542:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009546:	2a08      	cmp	r2, #8
 8009548:	f200 84db 	bhi.w	8009f02 <_strtod_l+0xbc2>
 800954c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800954e:	9007      	str	r0, [sp, #28]
 8009550:	2000      	movs	r0, #0
 8009552:	920a      	str	r2, [sp, #40]	; 0x28
 8009554:	4605      	mov	r5, r0
 8009556:	3b30      	subs	r3, #48	; 0x30
 8009558:	f100 0201 	add.w	r2, r0, #1
 800955c:	d014      	beq.n	8009588 <_strtod_l+0x248>
 800955e:	9907      	ldr	r1, [sp, #28]
 8009560:	4411      	add	r1, r2
 8009562:	9107      	str	r1, [sp, #28]
 8009564:	462a      	mov	r2, r5
 8009566:	eb00 0e05 	add.w	lr, r0, r5
 800956a:	210a      	movs	r1, #10
 800956c:	4572      	cmp	r2, lr
 800956e:	d113      	bne.n	8009598 <_strtod_l+0x258>
 8009570:	182a      	adds	r2, r5, r0
 8009572:	2a08      	cmp	r2, #8
 8009574:	f105 0501 	add.w	r5, r5, #1
 8009578:	4405      	add	r5, r0
 800957a:	dc1c      	bgt.n	80095b6 <_strtod_l+0x276>
 800957c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800957e:	220a      	movs	r2, #10
 8009580:	fb02 3301 	mla	r3, r2, r1, r3
 8009584:	9309      	str	r3, [sp, #36]	; 0x24
 8009586:	2200      	movs	r2, #0
 8009588:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800958a:	1c59      	adds	r1, r3, #1
 800958c:	911d      	str	r1, [sp, #116]	; 0x74
 800958e:	785b      	ldrb	r3, [r3, #1]
 8009590:	4610      	mov	r0, r2
 8009592:	e7c9      	b.n	8009528 <_strtod_l+0x1e8>
 8009594:	4638      	mov	r0, r7
 8009596:	e7d2      	b.n	800953e <_strtod_l+0x1fe>
 8009598:	2a08      	cmp	r2, #8
 800959a:	dc04      	bgt.n	80095a6 <_strtod_l+0x266>
 800959c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800959e:	434e      	muls	r6, r1
 80095a0:	9609      	str	r6, [sp, #36]	; 0x24
 80095a2:	3201      	adds	r2, #1
 80095a4:	e7e2      	b.n	800956c <_strtod_l+0x22c>
 80095a6:	f102 0c01 	add.w	ip, r2, #1
 80095aa:	f1bc 0f10 	cmp.w	ip, #16
 80095ae:	bfd8      	it	le
 80095b0:	fb01 f909 	mulle.w	r9, r1, r9
 80095b4:	e7f5      	b.n	80095a2 <_strtod_l+0x262>
 80095b6:	2d10      	cmp	r5, #16
 80095b8:	bfdc      	itt	le
 80095ba:	220a      	movle	r2, #10
 80095bc:	fb02 3909 	mlale	r9, r2, r9, r3
 80095c0:	e7e1      	b.n	8009586 <_strtod_l+0x246>
 80095c2:	2300      	movs	r3, #0
 80095c4:	9307      	str	r3, [sp, #28]
 80095c6:	2201      	movs	r2, #1
 80095c8:	e77c      	b.n	80094c4 <_strtod_l+0x184>
 80095ca:	f04f 0c00 	mov.w	ip, #0
 80095ce:	f108 0302 	add.w	r3, r8, #2
 80095d2:	931d      	str	r3, [sp, #116]	; 0x74
 80095d4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80095d8:	e785      	b.n	80094e6 <_strtod_l+0x1a6>
 80095da:	f04f 0c01 	mov.w	ip, #1
 80095de:	e7f6      	b.n	80095ce <_strtod_l+0x28e>
 80095e0:	08023ecc 	.word	0x08023ecc
 80095e4:	08023c18 	.word	0x08023c18
 80095e8:	7ff00000 	.word	0x7ff00000
 80095ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80095ee:	1c59      	adds	r1, r3, #1
 80095f0:	911d      	str	r1, [sp, #116]	; 0x74
 80095f2:	785b      	ldrb	r3, [r3, #1]
 80095f4:	2b30      	cmp	r3, #48	; 0x30
 80095f6:	d0f9      	beq.n	80095ec <_strtod_l+0x2ac>
 80095f8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80095fc:	2908      	cmp	r1, #8
 80095fe:	f63f af79 	bhi.w	80094f4 <_strtod_l+0x1b4>
 8009602:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8009606:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009608:	9308      	str	r3, [sp, #32]
 800960a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800960c:	1c59      	adds	r1, r3, #1
 800960e:	911d      	str	r1, [sp, #116]	; 0x74
 8009610:	785b      	ldrb	r3, [r3, #1]
 8009612:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8009616:	2e09      	cmp	r6, #9
 8009618:	d937      	bls.n	800968a <_strtod_l+0x34a>
 800961a:	9e08      	ldr	r6, [sp, #32]
 800961c:	1b89      	subs	r1, r1, r6
 800961e:	2908      	cmp	r1, #8
 8009620:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009624:	dc02      	bgt.n	800962c <_strtod_l+0x2ec>
 8009626:	4576      	cmp	r6, lr
 8009628:	bfa8      	it	ge
 800962a:	4676      	movge	r6, lr
 800962c:	f1bc 0f00 	cmp.w	ip, #0
 8009630:	d000      	beq.n	8009634 <_strtod_l+0x2f4>
 8009632:	4276      	negs	r6, r6
 8009634:	2d00      	cmp	r5, #0
 8009636:	d14f      	bne.n	80096d8 <_strtod_l+0x398>
 8009638:	9904      	ldr	r1, [sp, #16]
 800963a:	4301      	orrs	r1, r0
 800963c:	f47f aec2 	bne.w	80093c4 <_strtod_l+0x84>
 8009640:	2a00      	cmp	r2, #0
 8009642:	f47f aedb 	bne.w	80093fc <_strtod_l+0xbc>
 8009646:	2b69      	cmp	r3, #105	; 0x69
 8009648:	d027      	beq.n	800969a <_strtod_l+0x35a>
 800964a:	dc24      	bgt.n	8009696 <_strtod_l+0x356>
 800964c:	2b49      	cmp	r3, #73	; 0x49
 800964e:	d024      	beq.n	800969a <_strtod_l+0x35a>
 8009650:	2b4e      	cmp	r3, #78	; 0x4e
 8009652:	f47f aed3 	bne.w	80093fc <_strtod_l+0xbc>
 8009656:	499e      	ldr	r1, [pc, #632]	; (80098d0 <_strtod_l+0x590>)
 8009658:	a81d      	add	r0, sp, #116	; 0x74
 800965a:	f002 f8b7 	bl	800b7cc <__match>
 800965e:	2800      	cmp	r0, #0
 8009660:	f43f aecc 	beq.w	80093fc <_strtod_l+0xbc>
 8009664:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2b28      	cmp	r3, #40	; 0x28
 800966a:	d12d      	bne.n	80096c8 <_strtod_l+0x388>
 800966c:	4999      	ldr	r1, [pc, #612]	; (80098d4 <_strtod_l+0x594>)
 800966e:	aa20      	add	r2, sp, #128	; 0x80
 8009670:	a81d      	add	r0, sp, #116	; 0x74
 8009672:	f002 f8bf 	bl	800b7f4 <__hexnan>
 8009676:	2805      	cmp	r0, #5
 8009678:	d126      	bne.n	80096c8 <_strtod_l+0x388>
 800967a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800967c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009680:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009684:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009688:	e69c      	b.n	80093c4 <_strtod_l+0x84>
 800968a:	210a      	movs	r1, #10
 800968c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009690:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009694:	e7b9      	b.n	800960a <_strtod_l+0x2ca>
 8009696:	2b6e      	cmp	r3, #110	; 0x6e
 8009698:	e7db      	b.n	8009652 <_strtod_l+0x312>
 800969a:	498f      	ldr	r1, [pc, #572]	; (80098d8 <_strtod_l+0x598>)
 800969c:	a81d      	add	r0, sp, #116	; 0x74
 800969e:	f002 f895 	bl	800b7cc <__match>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f43f aeaa 	beq.w	80093fc <_strtod_l+0xbc>
 80096a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80096aa:	498c      	ldr	r1, [pc, #560]	; (80098dc <_strtod_l+0x59c>)
 80096ac:	3b01      	subs	r3, #1
 80096ae:	a81d      	add	r0, sp, #116	; 0x74
 80096b0:	931d      	str	r3, [sp, #116]	; 0x74
 80096b2:	f002 f88b 	bl	800b7cc <__match>
 80096b6:	b910      	cbnz	r0, 80096be <_strtod_l+0x37e>
 80096b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80096ba:	3301      	adds	r3, #1
 80096bc:	931d      	str	r3, [sp, #116]	; 0x74
 80096be:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80098ec <_strtod_l+0x5ac>
 80096c2:	f04f 0a00 	mov.w	sl, #0
 80096c6:	e67d      	b.n	80093c4 <_strtod_l+0x84>
 80096c8:	4885      	ldr	r0, [pc, #532]	; (80098e0 <_strtod_l+0x5a0>)
 80096ca:	f003 f961 	bl	800c990 <nan>
 80096ce:	ed8d 0b04 	vstr	d0, [sp, #16]
 80096d2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80096d6:	e675      	b.n	80093c4 <_strtod_l+0x84>
 80096d8:	9b07      	ldr	r3, [sp, #28]
 80096da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096dc:	1af3      	subs	r3, r6, r3
 80096de:	2f00      	cmp	r7, #0
 80096e0:	bf08      	it	eq
 80096e2:	462f      	moveq	r7, r5
 80096e4:	2d10      	cmp	r5, #16
 80096e6:	9308      	str	r3, [sp, #32]
 80096e8:	46a8      	mov	r8, r5
 80096ea:	bfa8      	it	ge
 80096ec:	f04f 0810 	movge.w	r8, #16
 80096f0:	f7f6 ff18 	bl	8000524 <__aeabi_ui2d>
 80096f4:	2d09      	cmp	r5, #9
 80096f6:	4682      	mov	sl, r0
 80096f8:	468b      	mov	fp, r1
 80096fa:	dd13      	ble.n	8009724 <_strtod_l+0x3e4>
 80096fc:	4b79      	ldr	r3, [pc, #484]	; (80098e4 <_strtod_l+0x5a4>)
 80096fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009702:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009706:	f7f6 ff87 	bl	8000618 <__aeabi_dmul>
 800970a:	4682      	mov	sl, r0
 800970c:	4648      	mov	r0, r9
 800970e:	468b      	mov	fp, r1
 8009710:	f7f6 ff08 	bl	8000524 <__aeabi_ui2d>
 8009714:	4602      	mov	r2, r0
 8009716:	460b      	mov	r3, r1
 8009718:	4650      	mov	r0, sl
 800971a:	4659      	mov	r1, fp
 800971c:	f7f6 fdc6 	bl	80002ac <__adddf3>
 8009720:	4682      	mov	sl, r0
 8009722:	468b      	mov	fp, r1
 8009724:	2d0f      	cmp	r5, #15
 8009726:	dc38      	bgt.n	800979a <_strtod_l+0x45a>
 8009728:	9b08      	ldr	r3, [sp, #32]
 800972a:	2b00      	cmp	r3, #0
 800972c:	f43f ae4a 	beq.w	80093c4 <_strtod_l+0x84>
 8009730:	dd24      	ble.n	800977c <_strtod_l+0x43c>
 8009732:	2b16      	cmp	r3, #22
 8009734:	dc0b      	bgt.n	800974e <_strtod_l+0x40e>
 8009736:	4d6b      	ldr	r5, [pc, #428]	; (80098e4 <_strtod_l+0x5a4>)
 8009738:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800973c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009740:	4652      	mov	r2, sl
 8009742:	465b      	mov	r3, fp
 8009744:	f7f6 ff68 	bl	8000618 <__aeabi_dmul>
 8009748:	4682      	mov	sl, r0
 800974a:	468b      	mov	fp, r1
 800974c:	e63a      	b.n	80093c4 <_strtod_l+0x84>
 800974e:	9a08      	ldr	r2, [sp, #32]
 8009750:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009754:	4293      	cmp	r3, r2
 8009756:	db20      	blt.n	800979a <_strtod_l+0x45a>
 8009758:	4c62      	ldr	r4, [pc, #392]	; (80098e4 <_strtod_l+0x5a4>)
 800975a:	f1c5 050f 	rsb	r5, r5, #15
 800975e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009762:	4652      	mov	r2, sl
 8009764:	465b      	mov	r3, fp
 8009766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800976a:	f7f6 ff55 	bl	8000618 <__aeabi_dmul>
 800976e:	9b08      	ldr	r3, [sp, #32]
 8009770:	1b5d      	subs	r5, r3, r5
 8009772:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009776:	e9d4 2300 	ldrd	r2, r3, [r4]
 800977a:	e7e3      	b.n	8009744 <_strtod_l+0x404>
 800977c:	9b08      	ldr	r3, [sp, #32]
 800977e:	3316      	adds	r3, #22
 8009780:	db0b      	blt.n	800979a <_strtod_l+0x45a>
 8009782:	9b07      	ldr	r3, [sp, #28]
 8009784:	4a57      	ldr	r2, [pc, #348]	; (80098e4 <_strtod_l+0x5a4>)
 8009786:	1b9e      	subs	r6, r3, r6
 8009788:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800978c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009790:	4650      	mov	r0, sl
 8009792:	4659      	mov	r1, fp
 8009794:	f7f7 f86a 	bl	800086c <__aeabi_ddiv>
 8009798:	e7d6      	b.n	8009748 <_strtod_l+0x408>
 800979a:	9b08      	ldr	r3, [sp, #32]
 800979c:	eba5 0808 	sub.w	r8, r5, r8
 80097a0:	4498      	add	r8, r3
 80097a2:	f1b8 0f00 	cmp.w	r8, #0
 80097a6:	dd71      	ble.n	800988c <_strtod_l+0x54c>
 80097a8:	f018 030f 	ands.w	r3, r8, #15
 80097ac:	d00a      	beq.n	80097c4 <_strtod_l+0x484>
 80097ae:	494d      	ldr	r1, [pc, #308]	; (80098e4 <_strtod_l+0x5a4>)
 80097b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097b4:	4652      	mov	r2, sl
 80097b6:	465b      	mov	r3, fp
 80097b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097bc:	f7f6 ff2c 	bl	8000618 <__aeabi_dmul>
 80097c0:	4682      	mov	sl, r0
 80097c2:	468b      	mov	fp, r1
 80097c4:	f038 080f 	bics.w	r8, r8, #15
 80097c8:	d04d      	beq.n	8009866 <_strtod_l+0x526>
 80097ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80097ce:	dd22      	ble.n	8009816 <_strtod_l+0x4d6>
 80097d0:	2500      	movs	r5, #0
 80097d2:	462e      	mov	r6, r5
 80097d4:	9509      	str	r5, [sp, #36]	; 0x24
 80097d6:	9507      	str	r5, [sp, #28]
 80097d8:	2322      	movs	r3, #34	; 0x22
 80097da:	f8df b110 	ldr.w	fp, [pc, #272]	; 80098ec <_strtod_l+0x5ac>
 80097de:	6023      	str	r3, [r4, #0]
 80097e0:	f04f 0a00 	mov.w	sl, #0
 80097e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f43f adec 	beq.w	80093c4 <_strtod_l+0x84>
 80097ec:	991e      	ldr	r1, [sp, #120]	; 0x78
 80097ee:	4620      	mov	r0, r4
 80097f0:	f002 f966 	bl	800bac0 <_Bfree>
 80097f4:	9907      	ldr	r1, [sp, #28]
 80097f6:	4620      	mov	r0, r4
 80097f8:	f002 f962 	bl	800bac0 <_Bfree>
 80097fc:	4631      	mov	r1, r6
 80097fe:	4620      	mov	r0, r4
 8009800:	f002 f95e 	bl	800bac0 <_Bfree>
 8009804:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009806:	4620      	mov	r0, r4
 8009808:	f002 f95a 	bl	800bac0 <_Bfree>
 800980c:	4629      	mov	r1, r5
 800980e:	4620      	mov	r0, r4
 8009810:	f002 f956 	bl	800bac0 <_Bfree>
 8009814:	e5d6      	b.n	80093c4 <_strtod_l+0x84>
 8009816:	2300      	movs	r3, #0
 8009818:	ea4f 1828 	mov.w	r8, r8, asr #4
 800981c:	4650      	mov	r0, sl
 800981e:	4659      	mov	r1, fp
 8009820:	4699      	mov	r9, r3
 8009822:	f1b8 0f01 	cmp.w	r8, #1
 8009826:	dc21      	bgt.n	800986c <_strtod_l+0x52c>
 8009828:	b10b      	cbz	r3, 800982e <_strtod_l+0x4ee>
 800982a:	4682      	mov	sl, r0
 800982c:	468b      	mov	fp, r1
 800982e:	4b2e      	ldr	r3, [pc, #184]	; (80098e8 <_strtod_l+0x5a8>)
 8009830:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009834:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009838:	4652      	mov	r2, sl
 800983a:	465b      	mov	r3, fp
 800983c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009840:	f7f6 feea 	bl	8000618 <__aeabi_dmul>
 8009844:	4b29      	ldr	r3, [pc, #164]	; (80098ec <_strtod_l+0x5ac>)
 8009846:	460a      	mov	r2, r1
 8009848:	400b      	ands	r3, r1
 800984a:	4929      	ldr	r1, [pc, #164]	; (80098f0 <_strtod_l+0x5b0>)
 800984c:	428b      	cmp	r3, r1
 800984e:	4682      	mov	sl, r0
 8009850:	d8be      	bhi.n	80097d0 <_strtod_l+0x490>
 8009852:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009856:	428b      	cmp	r3, r1
 8009858:	bf86      	itte	hi
 800985a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80098f4 <_strtod_l+0x5b4>
 800985e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8009862:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009866:	2300      	movs	r3, #0
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	e081      	b.n	8009970 <_strtod_l+0x630>
 800986c:	f018 0f01 	tst.w	r8, #1
 8009870:	d007      	beq.n	8009882 <_strtod_l+0x542>
 8009872:	4b1d      	ldr	r3, [pc, #116]	; (80098e8 <_strtod_l+0x5a8>)
 8009874:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987c:	f7f6 fecc 	bl	8000618 <__aeabi_dmul>
 8009880:	2301      	movs	r3, #1
 8009882:	f109 0901 	add.w	r9, r9, #1
 8009886:	ea4f 0868 	mov.w	r8, r8, asr #1
 800988a:	e7ca      	b.n	8009822 <_strtod_l+0x4e2>
 800988c:	d0eb      	beq.n	8009866 <_strtod_l+0x526>
 800988e:	f1c8 0800 	rsb	r8, r8, #0
 8009892:	f018 020f 	ands.w	r2, r8, #15
 8009896:	d00a      	beq.n	80098ae <_strtod_l+0x56e>
 8009898:	4b12      	ldr	r3, [pc, #72]	; (80098e4 <_strtod_l+0x5a4>)
 800989a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800989e:	4650      	mov	r0, sl
 80098a0:	4659      	mov	r1, fp
 80098a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a6:	f7f6 ffe1 	bl	800086c <__aeabi_ddiv>
 80098aa:	4682      	mov	sl, r0
 80098ac:	468b      	mov	fp, r1
 80098ae:	ea5f 1828 	movs.w	r8, r8, asr #4
 80098b2:	d0d8      	beq.n	8009866 <_strtod_l+0x526>
 80098b4:	f1b8 0f1f 	cmp.w	r8, #31
 80098b8:	dd1e      	ble.n	80098f8 <_strtod_l+0x5b8>
 80098ba:	2500      	movs	r5, #0
 80098bc:	462e      	mov	r6, r5
 80098be:	9509      	str	r5, [sp, #36]	; 0x24
 80098c0:	9507      	str	r5, [sp, #28]
 80098c2:	2322      	movs	r3, #34	; 0x22
 80098c4:	f04f 0a00 	mov.w	sl, #0
 80098c8:	f04f 0b00 	mov.w	fp, #0
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	e789      	b.n	80097e4 <_strtod_l+0x4a4>
 80098d0:	08023be9 	.word	0x08023be9
 80098d4:	08023c2c 	.word	0x08023c2c
 80098d8:	08023be1 	.word	0x08023be1
 80098dc:	08023d6c 	.word	0x08023d6c
 80098e0:	08023a35 	.word	0x08023a35
 80098e4:	08023f68 	.word	0x08023f68
 80098e8:	08023f40 	.word	0x08023f40
 80098ec:	7ff00000 	.word	0x7ff00000
 80098f0:	7ca00000 	.word	0x7ca00000
 80098f4:	7fefffff 	.word	0x7fefffff
 80098f8:	f018 0310 	ands.w	r3, r8, #16
 80098fc:	bf18      	it	ne
 80098fe:	236a      	movne	r3, #106	; 0x6a
 8009900:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009cb8 <_strtod_l+0x978>
 8009904:	9304      	str	r3, [sp, #16]
 8009906:	4650      	mov	r0, sl
 8009908:	4659      	mov	r1, fp
 800990a:	2300      	movs	r3, #0
 800990c:	f018 0f01 	tst.w	r8, #1
 8009910:	d004      	beq.n	800991c <_strtod_l+0x5dc>
 8009912:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009916:	f7f6 fe7f 	bl	8000618 <__aeabi_dmul>
 800991a:	2301      	movs	r3, #1
 800991c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009920:	f109 0908 	add.w	r9, r9, #8
 8009924:	d1f2      	bne.n	800990c <_strtod_l+0x5cc>
 8009926:	b10b      	cbz	r3, 800992c <_strtod_l+0x5ec>
 8009928:	4682      	mov	sl, r0
 800992a:	468b      	mov	fp, r1
 800992c:	9b04      	ldr	r3, [sp, #16]
 800992e:	b1bb      	cbz	r3, 8009960 <_strtod_l+0x620>
 8009930:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009934:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009938:	2b00      	cmp	r3, #0
 800993a:	4659      	mov	r1, fp
 800993c:	dd10      	ble.n	8009960 <_strtod_l+0x620>
 800993e:	2b1f      	cmp	r3, #31
 8009940:	f340 8128 	ble.w	8009b94 <_strtod_l+0x854>
 8009944:	2b34      	cmp	r3, #52	; 0x34
 8009946:	bfde      	ittt	le
 8009948:	3b20      	suble	r3, #32
 800994a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800994e:	fa02 f303 	lslle.w	r3, r2, r3
 8009952:	f04f 0a00 	mov.w	sl, #0
 8009956:	bfcc      	ite	gt
 8009958:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800995c:	ea03 0b01 	andle.w	fp, r3, r1
 8009960:	2200      	movs	r2, #0
 8009962:	2300      	movs	r3, #0
 8009964:	4650      	mov	r0, sl
 8009966:	4659      	mov	r1, fp
 8009968:	f7f7 f8be 	bl	8000ae8 <__aeabi_dcmpeq>
 800996c:	2800      	cmp	r0, #0
 800996e:	d1a4      	bne.n	80098ba <_strtod_l+0x57a>
 8009970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009972:	9300      	str	r3, [sp, #0]
 8009974:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009976:	462b      	mov	r3, r5
 8009978:	463a      	mov	r2, r7
 800997a:	4620      	mov	r0, r4
 800997c:	f002 f90c 	bl	800bb98 <__s2b>
 8009980:	9009      	str	r0, [sp, #36]	; 0x24
 8009982:	2800      	cmp	r0, #0
 8009984:	f43f af24 	beq.w	80097d0 <_strtod_l+0x490>
 8009988:	9b07      	ldr	r3, [sp, #28]
 800998a:	1b9e      	subs	r6, r3, r6
 800998c:	9b08      	ldr	r3, [sp, #32]
 800998e:	2b00      	cmp	r3, #0
 8009990:	bfb4      	ite	lt
 8009992:	4633      	movlt	r3, r6
 8009994:	2300      	movge	r3, #0
 8009996:	9310      	str	r3, [sp, #64]	; 0x40
 8009998:	9b08      	ldr	r3, [sp, #32]
 800999a:	2500      	movs	r5, #0
 800999c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80099a0:	9318      	str	r3, [sp, #96]	; 0x60
 80099a2:	462e      	mov	r6, r5
 80099a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a6:	4620      	mov	r0, r4
 80099a8:	6859      	ldr	r1, [r3, #4]
 80099aa:	f002 f849 	bl	800ba40 <_Balloc>
 80099ae:	9007      	str	r0, [sp, #28]
 80099b0:	2800      	cmp	r0, #0
 80099b2:	f43f af11 	beq.w	80097d8 <_strtod_l+0x498>
 80099b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b8:	691a      	ldr	r2, [r3, #16]
 80099ba:	3202      	adds	r2, #2
 80099bc:	f103 010c 	add.w	r1, r3, #12
 80099c0:	0092      	lsls	r2, r2, #2
 80099c2:	300c      	adds	r0, #12
 80099c4:	f7fe fbe2 	bl	800818c <memcpy>
 80099c8:	ec4b ab10 	vmov	d0, sl, fp
 80099cc:	aa20      	add	r2, sp, #128	; 0x80
 80099ce:	a91f      	add	r1, sp, #124	; 0x7c
 80099d0:	4620      	mov	r0, r4
 80099d2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80099d6:	f002 fc1b 	bl	800c210 <__d2b>
 80099da:	901e      	str	r0, [sp, #120]	; 0x78
 80099dc:	2800      	cmp	r0, #0
 80099de:	f43f aefb 	beq.w	80097d8 <_strtod_l+0x498>
 80099e2:	2101      	movs	r1, #1
 80099e4:	4620      	mov	r0, r4
 80099e6:	f002 f971 	bl	800bccc <__i2b>
 80099ea:	4606      	mov	r6, r0
 80099ec:	2800      	cmp	r0, #0
 80099ee:	f43f aef3 	beq.w	80097d8 <_strtod_l+0x498>
 80099f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099f4:	9904      	ldr	r1, [sp, #16]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	bfab      	itete	ge
 80099fa:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80099fc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80099fe:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8009a00:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8009a04:	bfac      	ite	ge
 8009a06:	eb03 0902 	addge.w	r9, r3, r2
 8009a0a:	1ad7      	sublt	r7, r2, r3
 8009a0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009a0e:	eba3 0801 	sub.w	r8, r3, r1
 8009a12:	4490      	add	r8, r2
 8009a14:	4ba3      	ldr	r3, [pc, #652]	; (8009ca4 <_strtod_l+0x964>)
 8009a16:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009a1a:	4598      	cmp	r8, r3
 8009a1c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a20:	f280 80cc 	bge.w	8009bbc <_strtod_l+0x87c>
 8009a24:	eba3 0308 	sub.w	r3, r3, r8
 8009a28:	2b1f      	cmp	r3, #31
 8009a2a:	eba2 0203 	sub.w	r2, r2, r3
 8009a2e:	f04f 0101 	mov.w	r1, #1
 8009a32:	f300 80b6 	bgt.w	8009ba2 <_strtod_l+0x862>
 8009a36:	fa01 f303 	lsl.w	r3, r1, r3
 8009a3a:	9311      	str	r3, [sp, #68]	; 0x44
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	930c      	str	r3, [sp, #48]	; 0x30
 8009a40:	eb09 0802 	add.w	r8, r9, r2
 8009a44:	9b04      	ldr	r3, [sp, #16]
 8009a46:	45c1      	cmp	r9, r8
 8009a48:	4417      	add	r7, r2
 8009a4a:	441f      	add	r7, r3
 8009a4c:	464b      	mov	r3, r9
 8009a4e:	bfa8      	it	ge
 8009a50:	4643      	movge	r3, r8
 8009a52:	42bb      	cmp	r3, r7
 8009a54:	bfa8      	it	ge
 8009a56:	463b      	movge	r3, r7
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	bfc2      	ittt	gt
 8009a5c:	eba8 0803 	subgt.w	r8, r8, r3
 8009a60:	1aff      	subgt	r7, r7, r3
 8009a62:	eba9 0903 	subgt.w	r9, r9, r3
 8009a66:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	dd17      	ble.n	8009a9c <_strtod_l+0x75c>
 8009a6c:	4631      	mov	r1, r6
 8009a6e:	461a      	mov	r2, r3
 8009a70:	4620      	mov	r0, r4
 8009a72:	f002 f9e7 	bl	800be44 <__pow5mult>
 8009a76:	4606      	mov	r6, r0
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	f43f aead 	beq.w	80097d8 <_strtod_l+0x498>
 8009a7e:	4601      	mov	r1, r0
 8009a80:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009a82:	4620      	mov	r0, r4
 8009a84:	f002 f938 	bl	800bcf8 <__multiply>
 8009a88:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a8a:	2800      	cmp	r0, #0
 8009a8c:	f43f aea4 	beq.w	80097d8 <_strtod_l+0x498>
 8009a90:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009a92:	4620      	mov	r0, r4
 8009a94:	f002 f814 	bl	800bac0 <_Bfree>
 8009a98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a9a:	931e      	str	r3, [sp, #120]	; 0x78
 8009a9c:	f1b8 0f00 	cmp.w	r8, #0
 8009aa0:	f300 8091 	bgt.w	8009bc6 <_strtod_l+0x886>
 8009aa4:	9b08      	ldr	r3, [sp, #32]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	dd08      	ble.n	8009abc <_strtod_l+0x77c>
 8009aaa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009aac:	9907      	ldr	r1, [sp, #28]
 8009aae:	4620      	mov	r0, r4
 8009ab0:	f002 f9c8 	bl	800be44 <__pow5mult>
 8009ab4:	9007      	str	r0, [sp, #28]
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f43f ae8e 	beq.w	80097d8 <_strtod_l+0x498>
 8009abc:	2f00      	cmp	r7, #0
 8009abe:	dd08      	ble.n	8009ad2 <_strtod_l+0x792>
 8009ac0:	9907      	ldr	r1, [sp, #28]
 8009ac2:	463a      	mov	r2, r7
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	f002 fa17 	bl	800bef8 <__lshift>
 8009aca:	9007      	str	r0, [sp, #28]
 8009acc:	2800      	cmp	r0, #0
 8009ace:	f43f ae83 	beq.w	80097d8 <_strtod_l+0x498>
 8009ad2:	f1b9 0f00 	cmp.w	r9, #0
 8009ad6:	dd08      	ble.n	8009aea <_strtod_l+0x7aa>
 8009ad8:	4631      	mov	r1, r6
 8009ada:	464a      	mov	r2, r9
 8009adc:	4620      	mov	r0, r4
 8009ade:	f002 fa0b 	bl	800bef8 <__lshift>
 8009ae2:	4606      	mov	r6, r0
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	f43f ae77 	beq.w	80097d8 <_strtod_l+0x498>
 8009aea:	9a07      	ldr	r2, [sp, #28]
 8009aec:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009aee:	4620      	mov	r0, r4
 8009af0:	f002 fa8a 	bl	800c008 <__mdiff>
 8009af4:	4605      	mov	r5, r0
 8009af6:	2800      	cmp	r0, #0
 8009af8:	f43f ae6e 	beq.w	80097d8 <_strtod_l+0x498>
 8009afc:	68c3      	ldr	r3, [r0, #12]
 8009afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b00:	2300      	movs	r3, #0
 8009b02:	60c3      	str	r3, [r0, #12]
 8009b04:	4631      	mov	r1, r6
 8009b06:	f002 fa63 	bl	800bfd0 <__mcmp>
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	da65      	bge.n	8009bda <_strtod_l+0x89a>
 8009b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b10:	ea53 030a 	orrs.w	r3, r3, sl
 8009b14:	f040 8087 	bne.w	8009c26 <_strtod_l+0x8e6>
 8009b18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f040 8082 	bne.w	8009c26 <_strtod_l+0x8e6>
 8009b22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b26:	0d1b      	lsrs	r3, r3, #20
 8009b28:	051b      	lsls	r3, r3, #20
 8009b2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009b2e:	d97a      	bls.n	8009c26 <_strtod_l+0x8e6>
 8009b30:	696b      	ldr	r3, [r5, #20]
 8009b32:	b913      	cbnz	r3, 8009b3a <_strtod_l+0x7fa>
 8009b34:	692b      	ldr	r3, [r5, #16]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	dd75      	ble.n	8009c26 <_strtod_l+0x8e6>
 8009b3a:	4629      	mov	r1, r5
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	4620      	mov	r0, r4
 8009b40:	f002 f9da 	bl	800bef8 <__lshift>
 8009b44:	4631      	mov	r1, r6
 8009b46:	4605      	mov	r5, r0
 8009b48:	f002 fa42 	bl	800bfd0 <__mcmp>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	dd6a      	ble.n	8009c26 <_strtod_l+0x8e6>
 8009b50:	9904      	ldr	r1, [sp, #16]
 8009b52:	4a55      	ldr	r2, [pc, #340]	; (8009ca8 <_strtod_l+0x968>)
 8009b54:	465b      	mov	r3, fp
 8009b56:	2900      	cmp	r1, #0
 8009b58:	f000 8085 	beq.w	8009c66 <_strtod_l+0x926>
 8009b5c:	ea02 010b 	and.w	r1, r2, fp
 8009b60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009b64:	dc7f      	bgt.n	8009c66 <_strtod_l+0x926>
 8009b66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009b6a:	f77f aeaa 	ble.w	80098c2 <_strtod_l+0x582>
 8009b6e:	4a4f      	ldr	r2, [pc, #316]	; (8009cac <_strtod_l+0x96c>)
 8009b70:	2300      	movs	r3, #0
 8009b72:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8009b76:	4650      	mov	r0, sl
 8009b78:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8009b7c:	4659      	mov	r1, fp
 8009b7e:	f7f6 fd4b 	bl	8000618 <__aeabi_dmul>
 8009b82:	460b      	mov	r3, r1
 8009b84:	4303      	orrs	r3, r0
 8009b86:	bf08      	it	eq
 8009b88:	2322      	moveq	r3, #34	; 0x22
 8009b8a:	4682      	mov	sl, r0
 8009b8c:	468b      	mov	fp, r1
 8009b8e:	bf08      	it	eq
 8009b90:	6023      	streq	r3, [r4, #0]
 8009b92:	e62b      	b.n	80097ec <_strtod_l+0x4ac>
 8009b94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b98:	fa02 f303 	lsl.w	r3, r2, r3
 8009b9c:	ea03 0a0a 	and.w	sl, r3, sl
 8009ba0:	e6de      	b.n	8009960 <_strtod_l+0x620>
 8009ba2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009ba6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009baa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009bae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009bb2:	fa01 f308 	lsl.w	r3, r1, r8
 8009bb6:	930c      	str	r3, [sp, #48]	; 0x30
 8009bb8:	9111      	str	r1, [sp, #68]	; 0x44
 8009bba:	e741      	b.n	8009a40 <_strtod_l+0x700>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	9311      	str	r3, [sp, #68]	; 0x44
 8009bc4:	e73c      	b.n	8009a40 <_strtod_l+0x700>
 8009bc6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009bc8:	4642      	mov	r2, r8
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f002 f994 	bl	800bef8 <__lshift>
 8009bd0:	901e      	str	r0, [sp, #120]	; 0x78
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	f47f af66 	bne.w	8009aa4 <_strtod_l+0x764>
 8009bd8:	e5fe      	b.n	80097d8 <_strtod_l+0x498>
 8009bda:	465f      	mov	r7, fp
 8009bdc:	d16e      	bne.n	8009cbc <_strtod_l+0x97c>
 8009bde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009be0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be4:	b342      	cbz	r2, 8009c38 <_strtod_l+0x8f8>
 8009be6:	4a32      	ldr	r2, [pc, #200]	; (8009cb0 <_strtod_l+0x970>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d128      	bne.n	8009c3e <_strtod_l+0x8fe>
 8009bec:	9b04      	ldr	r3, [sp, #16]
 8009bee:	4650      	mov	r0, sl
 8009bf0:	b1eb      	cbz	r3, 8009c2e <_strtod_l+0x8ee>
 8009bf2:	4a2d      	ldr	r2, [pc, #180]	; (8009ca8 <_strtod_l+0x968>)
 8009bf4:	403a      	ands	r2, r7
 8009bf6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009bfa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009bfe:	d819      	bhi.n	8009c34 <_strtod_l+0x8f4>
 8009c00:	0d12      	lsrs	r2, r2, #20
 8009c02:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009c06:	fa01 f303 	lsl.w	r3, r1, r3
 8009c0a:	4298      	cmp	r0, r3
 8009c0c:	d117      	bne.n	8009c3e <_strtod_l+0x8fe>
 8009c0e:	4b29      	ldr	r3, [pc, #164]	; (8009cb4 <_strtod_l+0x974>)
 8009c10:	429f      	cmp	r7, r3
 8009c12:	d102      	bne.n	8009c1a <_strtod_l+0x8da>
 8009c14:	3001      	adds	r0, #1
 8009c16:	f43f addf 	beq.w	80097d8 <_strtod_l+0x498>
 8009c1a:	4b23      	ldr	r3, [pc, #140]	; (8009ca8 <_strtod_l+0x968>)
 8009c1c:	403b      	ands	r3, r7
 8009c1e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009c22:	f04f 0a00 	mov.w	sl, #0
 8009c26:	9b04      	ldr	r3, [sp, #16]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d1a0      	bne.n	8009b6e <_strtod_l+0x82e>
 8009c2c:	e5de      	b.n	80097ec <_strtod_l+0x4ac>
 8009c2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c32:	e7ea      	b.n	8009c0a <_strtod_l+0x8ca>
 8009c34:	460b      	mov	r3, r1
 8009c36:	e7e8      	b.n	8009c0a <_strtod_l+0x8ca>
 8009c38:	ea53 030a 	orrs.w	r3, r3, sl
 8009c3c:	d088      	beq.n	8009b50 <_strtod_l+0x810>
 8009c3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c40:	b1db      	cbz	r3, 8009c7a <_strtod_l+0x93a>
 8009c42:	423b      	tst	r3, r7
 8009c44:	d0ef      	beq.n	8009c26 <_strtod_l+0x8e6>
 8009c46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c48:	9a04      	ldr	r2, [sp, #16]
 8009c4a:	4650      	mov	r0, sl
 8009c4c:	4659      	mov	r1, fp
 8009c4e:	b1c3      	cbz	r3, 8009c82 <_strtod_l+0x942>
 8009c50:	f7ff fb5a 	bl	8009308 <sulp>
 8009c54:	4602      	mov	r2, r0
 8009c56:	460b      	mov	r3, r1
 8009c58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c5c:	f7f6 fb26 	bl	80002ac <__adddf3>
 8009c60:	4682      	mov	sl, r0
 8009c62:	468b      	mov	fp, r1
 8009c64:	e7df      	b.n	8009c26 <_strtod_l+0x8e6>
 8009c66:	4013      	ands	r3, r2
 8009c68:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009c6c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c70:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c74:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009c78:	e7d5      	b.n	8009c26 <_strtod_l+0x8e6>
 8009c7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c7c:	ea13 0f0a 	tst.w	r3, sl
 8009c80:	e7e0      	b.n	8009c44 <_strtod_l+0x904>
 8009c82:	f7ff fb41 	bl	8009308 <sulp>
 8009c86:	4602      	mov	r2, r0
 8009c88:	460b      	mov	r3, r1
 8009c8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c8e:	f7f6 fb0b 	bl	80002a8 <__aeabi_dsub>
 8009c92:	2200      	movs	r2, #0
 8009c94:	2300      	movs	r3, #0
 8009c96:	4682      	mov	sl, r0
 8009c98:	468b      	mov	fp, r1
 8009c9a:	f7f6 ff25 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d0c1      	beq.n	8009c26 <_strtod_l+0x8e6>
 8009ca2:	e60e      	b.n	80098c2 <_strtod_l+0x582>
 8009ca4:	fffffc02 	.word	0xfffffc02
 8009ca8:	7ff00000 	.word	0x7ff00000
 8009cac:	39500000 	.word	0x39500000
 8009cb0:	000fffff 	.word	0x000fffff
 8009cb4:	7fefffff 	.word	0x7fefffff
 8009cb8:	08023c40 	.word	0x08023c40
 8009cbc:	4631      	mov	r1, r6
 8009cbe:	4628      	mov	r0, r5
 8009cc0:	f002 fb02 	bl	800c2c8 <__ratio>
 8009cc4:	ec59 8b10 	vmov	r8, r9, d0
 8009cc8:	ee10 0a10 	vmov	r0, s0
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009cd2:	4649      	mov	r1, r9
 8009cd4:	f7f6 ff1c 	bl	8000b10 <__aeabi_dcmple>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	d07c      	beq.n	8009dd6 <_strtod_l+0xa96>
 8009cdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d04c      	beq.n	8009d7c <_strtod_l+0xa3c>
 8009ce2:	4b95      	ldr	r3, [pc, #596]	; (8009f38 <_strtod_l+0xbf8>)
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009cea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009f38 <_strtod_l+0xbf8>
 8009cee:	f04f 0800 	mov.w	r8, #0
 8009cf2:	4b92      	ldr	r3, [pc, #584]	; (8009f3c <_strtod_l+0xbfc>)
 8009cf4:	403b      	ands	r3, r7
 8009cf6:	9311      	str	r3, [sp, #68]	; 0x44
 8009cf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009cfa:	4b91      	ldr	r3, [pc, #580]	; (8009f40 <_strtod_l+0xc00>)
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	f040 80b2 	bne.w	8009e66 <_strtod_l+0xb26>
 8009d02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d0a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009d0e:	ec4b ab10 	vmov	d0, sl, fp
 8009d12:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8009d16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009d1a:	f002 f9fd 	bl	800c118 <__ulp>
 8009d1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d22:	ec53 2b10 	vmov	r2, r3, d0
 8009d26:	f7f6 fc77 	bl	8000618 <__aeabi_dmul>
 8009d2a:	4652      	mov	r2, sl
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	f7f6 fabd 	bl	80002ac <__adddf3>
 8009d32:	460b      	mov	r3, r1
 8009d34:	4981      	ldr	r1, [pc, #516]	; (8009f3c <_strtod_l+0xbfc>)
 8009d36:	4a83      	ldr	r2, [pc, #524]	; (8009f44 <_strtod_l+0xc04>)
 8009d38:	4019      	ands	r1, r3
 8009d3a:	4291      	cmp	r1, r2
 8009d3c:	4682      	mov	sl, r0
 8009d3e:	d95e      	bls.n	8009dfe <_strtod_l+0xabe>
 8009d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d42:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d103      	bne.n	8009d52 <_strtod_l+0xa12>
 8009d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	f43f ad43 	beq.w	80097d8 <_strtod_l+0x498>
 8009d52:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8009f50 <_strtod_l+0xc10>
 8009d56:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009d5a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	f001 feaf 	bl	800bac0 <_Bfree>
 8009d62:	9907      	ldr	r1, [sp, #28]
 8009d64:	4620      	mov	r0, r4
 8009d66:	f001 feab 	bl	800bac0 <_Bfree>
 8009d6a:	4631      	mov	r1, r6
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f001 fea7 	bl	800bac0 <_Bfree>
 8009d72:	4629      	mov	r1, r5
 8009d74:	4620      	mov	r0, r4
 8009d76:	f001 fea3 	bl	800bac0 <_Bfree>
 8009d7a:	e613      	b.n	80099a4 <_strtod_l+0x664>
 8009d7c:	f1ba 0f00 	cmp.w	sl, #0
 8009d80:	d11b      	bne.n	8009dba <_strtod_l+0xa7a>
 8009d82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d86:	b9f3      	cbnz	r3, 8009dc6 <_strtod_l+0xa86>
 8009d88:	4b6b      	ldr	r3, [pc, #428]	; (8009f38 <_strtod_l+0xbf8>)
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	4640      	mov	r0, r8
 8009d8e:	4649      	mov	r1, r9
 8009d90:	f7f6 feb4 	bl	8000afc <__aeabi_dcmplt>
 8009d94:	b9d0      	cbnz	r0, 8009dcc <_strtod_l+0xa8c>
 8009d96:	4640      	mov	r0, r8
 8009d98:	4649      	mov	r1, r9
 8009d9a:	4b6b      	ldr	r3, [pc, #428]	; (8009f48 <_strtod_l+0xc08>)
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f7f6 fc3b 	bl	8000618 <__aeabi_dmul>
 8009da2:	4680      	mov	r8, r0
 8009da4:	4689      	mov	r9, r1
 8009da6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009daa:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8009dae:	931b      	str	r3, [sp, #108]	; 0x6c
 8009db0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009db4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009db8:	e79b      	b.n	8009cf2 <_strtod_l+0x9b2>
 8009dba:	f1ba 0f01 	cmp.w	sl, #1
 8009dbe:	d102      	bne.n	8009dc6 <_strtod_l+0xa86>
 8009dc0:	2f00      	cmp	r7, #0
 8009dc2:	f43f ad7e 	beq.w	80098c2 <_strtod_l+0x582>
 8009dc6:	4b61      	ldr	r3, [pc, #388]	; (8009f4c <_strtod_l+0xc0c>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	e78c      	b.n	8009ce6 <_strtod_l+0x9a6>
 8009dcc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009f48 <_strtod_l+0xc08>
 8009dd0:	f04f 0800 	mov.w	r8, #0
 8009dd4:	e7e7      	b.n	8009da6 <_strtod_l+0xa66>
 8009dd6:	4b5c      	ldr	r3, [pc, #368]	; (8009f48 <_strtod_l+0xc08>)
 8009dd8:	4640      	mov	r0, r8
 8009dda:	4649      	mov	r1, r9
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f7f6 fc1b 	bl	8000618 <__aeabi_dmul>
 8009de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009de4:	4680      	mov	r8, r0
 8009de6:	4689      	mov	r9, r1
 8009de8:	b933      	cbnz	r3, 8009df8 <_strtod_l+0xab8>
 8009dea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dee:	9012      	str	r0, [sp, #72]	; 0x48
 8009df0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009df2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009df6:	e7dd      	b.n	8009db4 <_strtod_l+0xa74>
 8009df8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8009dfc:	e7f9      	b.n	8009df2 <_strtod_l+0xab2>
 8009dfe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009e02:	9b04      	ldr	r3, [sp, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1a8      	bne.n	8009d5a <_strtod_l+0xa1a>
 8009e08:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009e0e:	0d1b      	lsrs	r3, r3, #20
 8009e10:	051b      	lsls	r3, r3, #20
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d1a1      	bne.n	8009d5a <_strtod_l+0xa1a>
 8009e16:	4640      	mov	r0, r8
 8009e18:	4649      	mov	r1, r9
 8009e1a:	f7f6 ff5d 	bl	8000cd8 <__aeabi_d2lz>
 8009e1e:	f7f6 fbcd 	bl	80005bc <__aeabi_l2d>
 8009e22:	4602      	mov	r2, r0
 8009e24:	460b      	mov	r3, r1
 8009e26:	4640      	mov	r0, r8
 8009e28:	4649      	mov	r1, r9
 8009e2a:	f7f6 fa3d 	bl	80002a8 <__aeabi_dsub>
 8009e2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e34:	ea43 030a 	orr.w	r3, r3, sl
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	4680      	mov	r8, r0
 8009e3c:	4689      	mov	r9, r1
 8009e3e:	d053      	beq.n	8009ee8 <_strtod_l+0xba8>
 8009e40:	a335      	add	r3, pc, #212	; (adr r3, 8009f18 <_strtod_l+0xbd8>)
 8009e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e46:	f7f6 fe59 	bl	8000afc <__aeabi_dcmplt>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	f47f acce 	bne.w	80097ec <_strtod_l+0x4ac>
 8009e50:	a333      	add	r3, pc, #204	; (adr r3, 8009f20 <_strtod_l+0xbe0>)
 8009e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e56:	4640      	mov	r0, r8
 8009e58:	4649      	mov	r1, r9
 8009e5a:	f7f6 fe6d 	bl	8000b38 <__aeabi_dcmpgt>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	f43f af7b 	beq.w	8009d5a <_strtod_l+0xa1a>
 8009e64:	e4c2      	b.n	80097ec <_strtod_l+0x4ac>
 8009e66:	9b04      	ldr	r3, [sp, #16]
 8009e68:	b333      	cbz	r3, 8009eb8 <_strtod_l+0xb78>
 8009e6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e6c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009e70:	d822      	bhi.n	8009eb8 <_strtod_l+0xb78>
 8009e72:	a32d      	add	r3, pc, #180	; (adr r3, 8009f28 <_strtod_l+0xbe8>)
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	4640      	mov	r0, r8
 8009e7a:	4649      	mov	r1, r9
 8009e7c:	f7f6 fe48 	bl	8000b10 <__aeabi_dcmple>
 8009e80:	b1a0      	cbz	r0, 8009eac <_strtod_l+0xb6c>
 8009e82:	4649      	mov	r1, r9
 8009e84:	4640      	mov	r0, r8
 8009e86:	f7f6 fe9f 	bl	8000bc8 <__aeabi_d2uiz>
 8009e8a:	2801      	cmp	r0, #1
 8009e8c:	bf38      	it	cc
 8009e8e:	2001      	movcc	r0, #1
 8009e90:	f7f6 fb48 	bl	8000524 <__aeabi_ui2d>
 8009e94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e96:	4680      	mov	r8, r0
 8009e98:	4689      	mov	r9, r1
 8009e9a:	bb13      	cbnz	r3, 8009ee2 <_strtod_l+0xba2>
 8009e9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ea0:	9014      	str	r0, [sp, #80]	; 0x50
 8009ea2:	9315      	str	r3, [sp, #84]	; 0x54
 8009ea4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009ea8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009eac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009eb0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009eb4:	1a9b      	subs	r3, r3, r2
 8009eb6:	930d      	str	r3, [sp, #52]	; 0x34
 8009eb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009ebc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009ec0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009ec4:	f002 f928 	bl	800c118 <__ulp>
 8009ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009ecc:	ec53 2b10 	vmov	r2, r3, d0
 8009ed0:	f7f6 fba2 	bl	8000618 <__aeabi_dmul>
 8009ed4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ed8:	f7f6 f9e8 	bl	80002ac <__adddf3>
 8009edc:	4682      	mov	sl, r0
 8009ede:	468b      	mov	fp, r1
 8009ee0:	e78f      	b.n	8009e02 <_strtod_l+0xac2>
 8009ee2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009ee6:	e7dd      	b.n	8009ea4 <_strtod_l+0xb64>
 8009ee8:	a311      	add	r3, pc, #68	; (adr r3, 8009f30 <_strtod_l+0xbf0>)
 8009eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eee:	f7f6 fe05 	bl	8000afc <__aeabi_dcmplt>
 8009ef2:	e7b4      	b.n	8009e5e <_strtod_l+0xb1e>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	930e      	str	r3, [sp, #56]	; 0x38
 8009ef8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009efa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009efc:	6013      	str	r3, [r2, #0]
 8009efe:	f7ff ba65 	b.w	80093cc <_strtod_l+0x8c>
 8009f02:	2b65      	cmp	r3, #101	; 0x65
 8009f04:	f43f ab5d 	beq.w	80095c2 <_strtod_l+0x282>
 8009f08:	2b45      	cmp	r3, #69	; 0x45
 8009f0a:	f43f ab5a 	beq.w	80095c2 <_strtod_l+0x282>
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f7ff bb92 	b.w	8009638 <_strtod_l+0x2f8>
 8009f14:	f3af 8000 	nop.w
 8009f18:	94a03595 	.word	0x94a03595
 8009f1c:	3fdfffff 	.word	0x3fdfffff
 8009f20:	35afe535 	.word	0x35afe535
 8009f24:	3fe00000 	.word	0x3fe00000
 8009f28:	ffc00000 	.word	0xffc00000
 8009f2c:	41dfffff 	.word	0x41dfffff
 8009f30:	94a03595 	.word	0x94a03595
 8009f34:	3fcfffff 	.word	0x3fcfffff
 8009f38:	3ff00000 	.word	0x3ff00000
 8009f3c:	7ff00000 	.word	0x7ff00000
 8009f40:	7fe00000 	.word	0x7fe00000
 8009f44:	7c9fffff 	.word	0x7c9fffff
 8009f48:	3fe00000 	.word	0x3fe00000
 8009f4c:	bff00000 	.word	0xbff00000
 8009f50:	7fefffff 	.word	0x7fefffff

08009f54 <_strtod_r>:
 8009f54:	4b01      	ldr	r3, [pc, #4]	; (8009f5c <_strtod_r+0x8>)
 8009f56:	f7ff b9f3 	b.w	8009340 <_strtod_l>
 8009f5a:	bf00      	nop
 8009f5c:	20014834 	.word	0x20014834

08009f60 <_strtol_l.isra.0>:
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f66:	d001      	beq.n	8009f6c <_strtol_l.isra.0+0xc>
 8009f68:	2b24      	cmp	r3, #36	; 0x24
 8009f6a:	d906      	bls.n	8009f7a <_strtol_l.isra.0+0x1a>
 8009f6c:	f7fe f8dc 	bl	8008128 <__errno>
 8009f70:	2316      	movs	r3, #22
 8009f72:	6003      	str	r3, [r0, #0]
 8009f74:	2000      	movs	r0, #0
 8009f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f7a:	4f3a      	ldr	r7, [pc, #232]	; (800a064 <_strtol_l.isra.0+0x104>)
 8009f7c:	468e      	mov	lr, r1
 8009f7e:	4676      	mov	r6, lr
 8009f80:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009f84:	5de5      	ldrb	r5, [r4, r7]
 8009f86:	f015 0508 	ands.w	r5, r5, #8
 8009f8a:	d1f8      	bne.n	8009f7e <_strtol_l.isra.0+0x1e>
 8009f8c:	2c2d      	cmp	r4, #45	; 0x2d
 8009f8e:	d134      	bne.n	8009ffa <_strtol_l.isra.0+0x9a>
 8009f90:	f89e 4000 	ldrb.w	r4, [lr]
 8009f94:	f04f 0801 	mov.w	r8, #1
 8009f98:	f106 0e02 	add.w	lr, r6, #2
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d05c      	beq.n	800a05a <_strtol_l.isra.0+0xfa>
 8009fa0:	2b10      	cmp	r3, #16
 8009fa2:	d10c      	bne.n	8009fbe <_strtol_l.isra.0+0x5e>
 8009fa4:	2c30      	cmp	r4, #48	; 0x30
 8009fa6:	d10a      	bne.n	8009fbe <_strtol_l.isra.0+0x5e>
 8009fa8:	f89e 4000 	ldrb.w	r4, [lr]
 8009fac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009fb0:	2c58      	cmp	r4, #88	; 0x58
 8009fb2:	d14d      	bne.n	800a050 <_strtol_l.isra.0+0xf0>
 8009fb4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009fb8:	2310      	movs	r3, #16
 8009fba:	f10e 0e02 	add.w	lr, lr, #2
 8009fbe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009fc2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8009fc6:	2600      	movs	r6, #0
 8009fc8:	fbbc f9f3 	udiv	r9, ip, r3
 8009fcc:	4635      	mov	r5, r6
 8009fce:	fb03 ca19 	mls	sl, r3, r9, ip
 8009fd2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009fd6:	2f09      	cmp	r7, #9
 8009fd8:	d818      	bhi.n	800a00c <_strtol_l.isra.0+0xac>
 8009fda:	463c      	mov	r4, r7
 8009fdc:	42a3      	cmp	r3, r4
 8009fde:	dd24      	ble.n	800a02a <_strtol_l.isra.0+0xca>
 8009fe0:	2e00      	cmp	r6, #0
 8009fe2:	db1f      	blt.n	800a024 <_strtol_l.isra.0+0xc4>
 8009fe4:	45a9      	cmp	r9, r5
 8009fe6:	d31d      	bcc.n	800a024 <_strtol_l.isra.0+0xc4>
 8009fe8:	d101      	bne.n	8009fee <_strtol_l.isra.0+0x8e>
 8009fea:	45a2      	cmp	sl, r4
 8009fec:	db1a      	blt.n	800a024 <_strtol_l.isra.0+0xc4>
 8009fee:	fb05 4503 	mla	r5, r5, r3, r4
 8009ff2:	2601      	movs	r6, #1
 8009ff4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009ff8:	e7eb      	b.n	8009fd2 <_strtol_l.isra.0+0x72>
 8009ffa:	2c2b      	cmp	r4, #43	; 0x2b
 8009ffc:	bf08      	it	eq
 8009ffe:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a002:	46a8      	mov	r8, r5
 800a004:	bf08      	it	eq
 800a006:	f106 0e02 	addeq.w	lr, r6, #2
 800a00a:	e7c7      	b.n	8009f9c <_strtol_l.isra.0+0x3c>
 800a00c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a010:	2f19      	cmp	r7, #25
 800a012:	d801      	bhi.n	800a018 <_strtol_l.isra.0+0xb8>
 800a014:	3c37      	subs	r4, #55	; 0x37
 800a016:	e7e1      	b.n	8009fdc <_strtol_l.isra.0+0x7c>
 800a018:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a01c:	2f19      	cmp	r7, #25
 800a01e:	d804      	bhi.n	800a02a <_strtol_l.isra.0+0xca>
 800a020:	3c57      	subs	r4, #87	; 0x57
 800a022:	e7db      	b.n	8009fdc <_strtol_l.isra.0+0x7c>
 800a024:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800a028:	e7e4      	b.n	8009ff4 <_strtol_l.isra.0+0x94>
 800a02a:	2e00      	cmp	r6, #0
 800a02c:	da05      	bge.n	800a03a <_strtol_l.isra.0+0xda>
 800a02e:	2322      	movs	r3, #34	; 0x22
 800a030:	6003      	str	r3, [r0, #0]
 800a032:	4665      	mov	r5, ip
 800a034:	b942      	cbnz	r2, 800a048 <_strtol_l.isra.0+0xe8>
 800a036:	4628      	mov	r0, r5
 800a038:	e79d      	b.n	8009f76 <_strtol_l.isra.0+0x16>
 800a03a:	f1b8 0f00 	cmp.w	r8, #0
 800a03e:	d000      	beq.n	800a042 <_strtol_l.isra.0+0xe2>
 800a040:	426d      	negs	r5, r5
 800a042:	2a00      	cmp	r2, #0
 800a044:	d0f7      	beq.n	800a036 <_strtol_l.isra.0+0xd6>
 800a046:	b10e      	cbz	r6, 800a04c <_strtol_l.isra.0+0xec>
 800a048:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800a04c:	6011      	str	r1, [r2, #0]
 800a04e:	e7f2      	b.n	800a036 <_strtol_l.isra.0+0xd6>
 800a050:	2430      	movs	r4, #48	; 0x30
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1b3      	bne.n	8009fbe <_strtol_l.isra.0+0x5e>
 800a056:	2308      	movs	r3, #8
 800a058:	e7b1      	b.n	8009fbe <_strtol_l.isra.0+0x5e>
 800a05a:	2c30      	cmp	r4, #48	; 0x30
 800a05c:	d0a4      	beq.n	8009fa8 <_strtol_l.isra.0+0x48>
 800a05e:	230a      	movs	r3, #10
 800a060:	e7ad      	b.n	8009fbe <_strtol_l.isra.0+0x5e>
 800a062:	bf00      	nop
 800a064:	08023c69 	.word	0x08023c69

0800a068 <_strtol_r>:
 800a068:	f7ff bf7a 	b.w	8009f60 <_strtol_l.isra.0>

0800a06c <__swbuf_r>:
 800a06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06e:	460e      	mov	r6, r1
 800a070:	4614      	mov	r4, r2
 800a072:	4605      	mov	r5, r0
 800a074:	b118      	cbz	r0, 800a07e <__swbuf_r+0x12>
 800a076:	6983      	ldr	r3, [r0, #24]
 800a078:	b90b      	cbnz	r3, 800a07e <__swbuf_r+0x12>
 800a07a:	f001 f84b 	bl	800b114 <__sinit>
 800a07e:	4b21      	ldr	r3, [pc, #132]	; (800a104 <__swbuf_r+0x98>)
 800a080:	429c      	cmp	r4, r3
 800a082:	d12b      	bne.n	800a0dc <__swbuf_r+0x70>
 800a084:	686c      	ldr	r4, [r5, #4]
 800a086:	69a3      	ldr	r3, [r4, #24]
 800a088:	60a3      	str	r3, [r4, #8]
 800a08a:	89a3      	ldrh	r3, [r4, #12]
 800a08c:	071a      	lsls	r2, r3, #28
 800a08e:	d52f      	bpl.n	800a0f0 <__swbuf_r+0x84>
 800a090:	6923      	ldr	r3, [r4, #16]
 800a092:	b36b      	cbz	r3, 800a0f0 <__swbuf_r+0x84>
 800a094:	6923      	ldr	r3, [r4, #16]
 800a096:	6820      	ldr	r0, [r4, #0]
 800a098:	1ac0      	subs	r0, r0, r3
 800a09a:	6963      	ldr	r3, [r4, #20]
 800a09c:	b2f6      	uxtb	r6, r6
 800a09e:	4283      	cmp	r3, r0
 800a0a0:	4637      	mov	r7, r6
 800a0a2:	dc04      	bgt.n	800a0ae <__swbuf_r+0x42>
 800a0a4:	4621      	mov	r1, r4
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	f000 ffa0 	bl	800afec <_fflush_r>
 800a0ac:	bb30      	cbnz	r0, 800a0fc <__swbuf_r+0x90>
 800a0ae:	68a3      	ldr	r3, [r4, #8]
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	60a3      	str	r3, [r4, #8]
 800a0b4:	6823      	ldr	r3, [r4, #0]
 800a0b6:	1c5a      	adds	r2, r3, #1
 800a0b8:	6022      	str	r2, [r4, #0]
 800a0ba:	701e      	strb	r6, [r3, #0]
 800a0bc:	6963      	ldr	r3, [r4, #20]
 800a0be:	3001      	adds	r0, #1
 800a0c0:	4283      	cmp	r3, r0
 800a0c2:	d004      	beq.n	800a0ce <__swbuf_r+0x62>
 800a0c4:	89a3      	ldrh	r3, [r4, #12]
 800a0c6:	07db      	lsls	r3, r3, #31
 800a0c8:	d506      	bpl.n	800a0d8 <__swbuf_r+0x6c>
 800a0ca:	2e0a      	cmp	r6, #10
 800a0cc:	d104      	bne.n	800a0d8 <__swbuf_r+0x6c>
 800a0ce:	4621      	mov	r1, r4
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	f000 ff8b 	bl	800afec <_fflush_r>
 800a0d6:	b988      	cbnz	r0, 800a0fc <__swbuf_r+0x90>
 800a0d8:	4638      	mov	r0, r7
 800a0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0dc:	4b0a      	ldr	r3, [pc, #40]	; (800a108 <__swbuf_r+0x9c>)
 800a0de:	429c      	cmp	r4, r3
 800a0e0:	d101      	bne.n	800a0e6 <__swbuf_r+0x7a>
 800a0e2:	68ac      	ldr	r4, [r5, #8]
 800a0e4:	e7cf      	b.n	800a086 <__swbuf_r+0x1a>
 800a0e6:	4b09      	ldr	r3, [pc, #36]	; (800a10c <__swbuf_r+0xa0>)
 800a0e8:	429c      	cmp	r4, r3
 800a0ea:	bf08      	it	eq
 800a0ec:	68ec      	ldreq	r4, [r5, #12]
 800a0ee:	e7ca      	b.n	800a086 <__swbuf_r+0x1a>
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	f000 f80c 	bl	800a110 <__swsetup_r>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d0cb      	beq.n	800a094 <__swbuf_r+0x28>
 800a0fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a100:	e7ea      	b.n	800a0d8 <__swbuf_r+0x6c>
 800a102:	bf00      	nop
 800a104:	08023e20 	.word	0x08023e20
 800a108:	08023e40 	.word	0x08023e40
 800a10c:	08023e00 	.word	0x08023e00

0800a110 <__swsetup_r>:
 800a110:	4b32      	ldr	r3, [pc, #200]	; (800a1dc <__swsetup_r+0xcc>)
 800a112:	b570      	push	{r4, r5, r6, lr}
 800a114:	681d      	ldr	r5, [r3, #0]
 800a116:	4606      	mov	r6, r0
 800a118:	460c      	mov	r4, r1
 800a11a:	b125      	cbz	r5, 800a126 <__swsetup_r+0x16>
 800a11c:	69ab      	ldr	r3, [r5, #24]
 800a11e:	b913      	cbnz	r3, 800a126 <__swsetup_r+0x16>
 800a120:	4628      	mov	r0, r5
 800a122:	f000 fff7 	bl	800b114 <__sinit>
 800a126:	4b2e      	ldr	r3, [pc, #184]	; (800a1e0 <__swsetup_r+0xd0>)
 800a128:	429c      	cmp	r4, r3
 800a12a:	d10f      	bne.n	800a14c <__swsetup_r+0x3c>
 800a12c:	686c      	ldr	r4, [r5, #4]
 800a12e:	89a3      	ldrh	r3, [r4, #12]
 800a130:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a134:	0719      	lsls	r1, r3, #28
 800a136:	d42c      	bmi.n	800a192 <__swsetup_r+0x82>
 800a138:	06dd      	lsls	r5, r3, #27
 800a13a:	d411      	bmi.n	800a160 <__swsetup_r+0x50>
 800a13c:	2309      	movs	r3, #9
 800a13e:	6033      	str	r3, [r6, #0]
 800a140:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a144:	81a3      	strh	r3, [r4, #12]
 800a146:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a14a:	e03e      	b.n	800a1ca <__swsetup_r+0xba>
 800a14c:	4b25      	ldr	r3, [pc, #148]	; (800a1e4 <__swsetup_r+0xd4>)
 800a14e:	429c      	cmp	r4, r3
 800a150:	d101      	bne.n	800a156 <__swsetup_r+0x46>
 800a152:	68ac      	ldr	r4, [r5, #8]
 800a154:	e7eb      	b.n	800a12e <__swsetup_r+0x1e>
 800a156:	4b24      	ldr	r3, [pc, #144]	; (800a1e8 <__swsetup_r+0xd8>)
 800a158:	429c      	cmp	r4, r3
 800a15a:	bf08      	it	eq
 800a15c:	68ec      	ldreq	r4, [r5, #12]
 800a15e:	e7e6      	b.n	800a12e <__swsetup_r+0x1e>
 800a160:	0758      	lsls	r0, r3, #29
 800a162:	d512      	bpl.n	800a18a <__swsetup_r+0x7a>
 800a164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a166:	b141      	cbz	r1, 800a17a <__swsetup_r+0x6a>
 800a168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a16c:	4299      	cmp	r1, r3
 800a16e:	d002      	beq.n	800a176 <__swsetup_r+0x66>
 800a170:	4630      	mov	r0, r6
 800a172:	f7fe f821 	bl	80081b8 <_free_r>
 800a176:	2300      	movs	r3, #0
 800a178:	6363      	str	r3, [r4, #52]	; 0x34
 800a17a:	89a3      	ldrh	r3, [r4, #12]
 800a17c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a180:	81a3      	strh	r3, [r4, #12]
 800a182:	2300      	movs	r3, #0
 800a184:	6063      	str	r3, [r4, #4]
 800a186:	6923      	ldr	r3, [r4, #16]
 800a188:	6023      	str	r3, [r4, #0]
 800a18a:	89a3      	ldrh	r3, [r4, #12]
 800a18c:	f043 0308 	orr.w	r3, r3, #8
 800a190:	81a3      	strh	r3, [r4, #12]
 800a192:	6923      	ldr	r3, [r4, #16]
 800a194:	b94b      	cbnz	r3, 800a1aa <__swsetup_r+0x9a>
 800a196:	89a3      	ldrh	r3, [r4, #12]
 800a198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a19c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1a0:	d003      	beq.n	800a1aa <__swsetup_r+0x9a>
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f001 fbed 	bl	800b984 <__smakebuf_r>
 800a1aa:	89a0      	ldrh	r0, [r4, #12]
 800a1ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1b0:	f010 0301 	ands.w	r3, r0, #1
 800a1b4:	d00a      	beq.n	800a1cc <__swsetup_r+0xbc>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	60a3      	str	r3, [r4, #8]
 800a1ba:	6963      	ldr	r3, [r4, #20]
 800a1bc:	425b      	negs	r3, r3
 800a1be:	61a3      	str	r3, [r4, #24]
 800a1c0:	6923      	ldr	r3, [r4, #16]
 800a1c2:	b943      	cbnz	r3, 800a1d6 <__swsetup_r+0xc6>
 800a1c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a1c8:	d1ba      	bne.n	800a140 <__swsetup_r+0x30>
 800a1ca:	bd70      	pop	{r4, r5, r6, pc}
 800a1cc:	0781      	lsls	r1, r0, #30
 800a1ce:	bf58      	it	pl
 800a1d0:	6963      	ldrpl	r3, [r4, #20]
 800a1d2:	60a3      	str	r3, [r4, #8]
 800a1d4:	e7f4      	b.n	800a1c0 <__swsetup_r+0xb0>
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	e7f7      	b.n	800a1ca <__swsetup_r+0xba>
 800a1da:	bf00      	nop
 800a1dc:	200147cc 	.word	0x200147cc
 800a1e0:	08023e20 	.word	0x08023e20
 800a1e4:	08023e40 	.word	0x08023e40
 800a1e8:	08023e00 	.word	0x08023e00

0800a1ec <quorem>:
 800a1ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f0:	6903      	ldr	r3, [r0, #16]
 800a1f2:	690c      	ldr	r4, [r1, #16]
 800a1f4:	42a3      	cmp	r3, r4
 800a1f6:	4607      	mov	r7, r0
 800a1f8:	f2c0 8081 	blt.w	800a2fe <quorem+0x112>
 800a1fc:	3c01      	subs	r4, #1
 800a1fe:	f101 0814 	add.w	r8, r1, #20
 800a202:	f100 0514 	add.w	r5, r0, #20
 800a206:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a20a:	9301      	str	r3, [sp, #4]
 800a20c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a210:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a214:	3301      	adds	r3, #1
 800a216:	429a      	cmp	r2, r3
 800a218:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a21c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a220:	fbb2 f6f3 	udiv	r6, r2, r3
 800a224:	d331      	bcc.n	800a28a <quorem+0x9e>
 800a226:	f04f 0e00 	mov.w	lr, #0
 800a22a:	4640      	mov	r0, r8
 800a22c:	46ac      	mov	ip, r5
 800a22e:	46f2      	mov	sl, lr
 800a230:	f850 2b04 	ldr.w	r2, [r0], #4
 800a234:	b293      	uxth	r3, r2
 800a236:	fb06 e303 	mla	r3, r6, r3, lr
 800a23a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a23e:	b29b      	uxth	r3, r3
 800a240:	ebaa 0303 	sub.w	r3, sl, r3
 800a244:	0c12      	lsrs	r2, r2, #16
 800a246:	f8dc a000 	ldr.w	sl, [ip]
 800a24a:	fb06 e202 	mla	r2, r6, r2, lr
 800a24e:	fa13 f38a 	uxtah	r3, r3, sl
 800a252:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a256:	fa1f fa82 	uxth.w	sl, r2
 800a25a:	f8dc 2000 	ldr.w	r2, [ip]
 800a25e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a262:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a266:	b29b      	uxth	r3, r3
 800a268:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a26c:	4581      	cmp	r9, r0
 800a26e:	f84c 3b04 	str.w	r3, [ip], #4
 800a272:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a276:	d2db      	bcs.n	800a230 <quorem+0x44>
 800a278:	f855 300b 	ldr.w	r3, [r5, fp]
 800a27c:	b92b      	cbnz	r3, 800a28a <quorem+0x9e>
 800a27e:	9b01      	ldr	r3, [sp, #4]
 800a280:	3b04      	subs	r3, #4
 800a282:	429d      	cmp	r5, r3
 800a284:	461a      	mov	r2, r3
 800a286:	d32e      	bcc.n	800a2e6 <quorem+0xfa>
 800a288:	613c      	str	r4, [r7, #16]
 800a28a:	4638      	mov	r0, r7
 800a28c:	f001 fea0 	bl	800bfd0 <__mcmp>
 800a290:	2800      	cmp	r0, #0
 800a292:	db24      	blt.n	800a2de <quorem+0xf2>
 800a294:	3601      	adds	r6, #1
 800a296:	4628      	mov	r0, r5
 800a298:	f04f 0c00 	mov.w	ip, #0
 800a29c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a2a0:	f8d0 e000 	ldr.w	lr, [r0]
 800a2a4:	b293      	uxth	r3, r2
 800a2a6:	ebac 0303 	sub.w	r3, ip, r3
 800a2aa:	0c12      	lsrs	r2, r2, #16
 800a2ac:	fa13 f38e 	uxtah	r3, r3, lr
 800a2b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a2b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2be:	45c1      	cmp	r9, r8
 800a2c0:	f840 3b04 	str.w	r3, [r0], #4
 800a2c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a2c8:	d2e8      	bcs.n	800a29c <quorem+0xb0>
 800a2ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2d2:	b922      	cbnz	r2, 800a2de <quorem+0xf2>
 800a2d4:	3b04      	subs	r3, #4
 800a2d6:	429d      	cmp	r5, r3
 800a2d8:	461a      	mov	r2, r3
 800a2da:	d30a      	bcc.n	800a2f2 <quorem+0x106>
 800a2dc:	613c      	str	r4, [r7, #16]
 800a2de:	4630      	mov	r0, r6
 800a2e0:	b003      	add	sp, #12
 800a2e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e6:	6812      	ldr	r2, [r2, #0]
 800a2e8:	3b04      	subs	r3, #4
 800a2ea:	2a00      	cmp	r2, #0
 800a2ec:	d1cc      	bne.n	800a288 <quorem+0x9c>
 800a2ee:	3c01      	subs	r4, #1
 800a2f0:	e7c7      	b.n	800a282 <quorem+0x96>
 800a2f2:	6812      	ldr	r2, [r2, #0]
 800a2f4:	3b04      	subs	r3, #4
 800a2f6:	2a00      	cmp	r2, #0
 800a2f8:	d1f0      	bne.n	800a2dc <quorem+0xf0>
 800a2fa:	3c01      	subs	r4, #1
 800a2fc:	e7eb      	b.n	800a2d6 <quorem+0xea>
 800a2fe:	2000      	movs	r0, #0
 800a300:	e7ee      	b.n	800a2e0 <quorem+0xf4>
 800a302:	0000      	movs	r0, r0
 800a304:	0000      	movs	r0, r0
	...

0800a308 <_dtoa_r>:
 800a308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30c:	ed2d 8b02 	vpush	{d8}
 800a310:	ec57 6b10 	vmov	r6, r7, d0
 800a314:	b095      	sub	sp, #84	; 0x54
 800a316:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a318:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a31c:	9105      	str	r1, [sp, #20]
 800a31e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a322:	4604      	mov	r4, r0
 800a324:	9209      	str	r2, [sp, #36]	; 0x24
 800a326:	930f      	str	r3, [sp, #60]	; 0x3c
 800a328:	b975      	cbnz	r5, 800a348 <_dtoa_r+0x40>
 800a32a:	2010      	movs	r0, #16
 800a32c:	f7fd ff26 	bl	800817c <malloc>
 800a330:	4602      	mov	r2, r0
 800a332:	6260      	str	r0, [r4, #36]	; 0x24
 800a334:	b920      	cbnz	r0, 800a340 <_dtoa_r+0x38>
 800a336:	4bb2      	ldr	r3, [pc, #712]	; (800a600 <_dtoa_r+0x2f8>)
 800a338:	21ea      	movs	r1, #234	; 0xea
 800a33a:	48b2      	ldr	r0, [pc, #712]	; (800a604 <_dtoa_r+0x2fc>)
 800a33c:	f002 fba4 	bl	800ca88 <__assert_func>
 800a340:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a344:	6005      	str	r5, [r0, #0]
 800a346:	60c5      	str	r5, [r0, #12]
 800a348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a34a:	6819      	ldr	r1, [r3, #0]
 800a34c:	b151      	cbz	r1, 800a364 <_dtoa_r+0x5c>
 800a34e:	685a      	ldr	r2, [r3, #4]
 800a350:	604a      	str	r2, [r1, #4]
 800a352:	2301      	movs	r3, #1
 800a354:	4093      	lsls	r3, r2
 800a356:	608b      	str	r3, [r1, #8]
 800a358:	4620      	mov	r0, r4
 800a35a:	f001 fbb1 	bl	800bac0 <_Bfree>
 800a35e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a360:	2200      	movs	r2, #0
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	1e3b      	subs	r3, r7, #0
 800a366:	bfb9      	ittee	lt
 800a368:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a36c:	9303      	strlt	r3, [sp, #12]
 800a36e:	2300      	movge	r3, #0
 800a370:	f8c8 3000 	strge.w	r3, [r8]
 800a374:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a378:	4ba3      	ldr	r3, [pc, #652]	; (800a608 <_dtoa_r+0x300>)
 800a37a:	bfbc      	itt	lt
 800a37c:	2201      	movlt	r2, #1
 800a37e:	f8c8 2000 	strlt.w	r2, [r8]
 800a382:	ea33 0309 	bics.w	r3, r3, r9
 800a386:	d11b      	bne.n	800a3c0 <_dtoa_r+0xb8>
 800a388:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a38a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a38e:	6013      	str	r3, [r2, #0]
 800a390:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a394:	4333      	orrs	r3, r6
 800a396:	f000 857a 	beq.w	800ae8e <_dtoa_r+0xb86>
 800a39a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a39c:	b963      	cbnz	r3, 800a3b8 <_dtoa_r+0xb0>
 800a39e:	4b9b      	ldr	r3, [pc, #620]	; (800a60c <_dtoa_r+0x304>)
 800a3a0:	e024      	b.n	800a3ec <_dtoa_r+0xe4>
 800a3a2:	4b9b      	ldr	r3, [pc, #620]	; (800a610 <_dtoa_r+0x308>)
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	3308      	adds	r3, #8
 800a3a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3aa:	6013      	str	r3, [r2, #0]
 800a3ac:	9800      	ldr	r0, [sp, #0]
 800a3ae:	b015      	add	sp, #84	; 0x54
 800a3b0:	ecbd 8b02 	vpop	{d8}
 800a3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3b8:	4b94      	ldr	r3, [pc, #592]	; (800a60c <_dtoa_r+0x304>)
 800a3ba:	9300      	str	r3, [sp, #0]
 800a3bc:	3303      	adds	r3, #3
 800a3be:	e7f3      	b.n	800a3a8 <_dtoa_r+0xa0>
 800a3c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	ec51 0b17 	vmov	r0, r1, d7
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a3d0:	f7f6 fb8a 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3d4:	4680      	mov	r8, r0
 800a3d6:	b158      	cbz	r0, 800a3f0 <_dtoa_r+0xe8>
 800a3d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a3da:	2301      	movs	r3, #1
 800a3dc:	6013      	str	r3, [r2, #0]
 800a3de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	f000 8551 	beq.w	800ae88 <_dtoa_r+0xb80>
 800a3e6:	488b      	ldr	r0, [pc, #556]	; (800a614 <_dtoa_r+0x30c>)
 800a3e8:	6018      	str	r0, [r3, #0]
 800a3ea:	1e43      	subs	r3, r0, #1
 800a3ec:	9300      	str	r3, [sp, #0]
 800a3ee:	e7dd      	b.n	800a3ac <_dtoa_r+0xa4>
 800a3f0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a3f4:	aa12      	add	r2, sp, #72	; 0x48
 800a3f6:	a913      	add	r1, sp, #76	; 0x4c
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f001 ff09 	bl	800c210 <__d2b>
 800a3fe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a402:	4683      	mov	fp, r0
 800a404:	2d00      	cmp	r5, #0
 800a406:	d07c      	beq.n	800a502 <_dtoa_r+0x1fa>
 800a408:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a40a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a40e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a412:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a416:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a41a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a41e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a422:	4b7d      	ldr	r3, [pc, #500]	; (800a618 <_dtoa_r+0x310>)
 800a424:	2200      	movs	r2, #0
 800a426:	4630      	mov	r0, r6
 800a428:	4639      	mov	r1, r7
 800a42a:	f7f5 ff3d 	bl	80002a8 <__aeabi_dsub>
 800a42e:	a36e      	add	r3, pc, #440	; (adr r3, 800a5e8 <_dtoa_r+0x2e0>)
 800a430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a434:	f7f6 f8f0 	bl	8000618 <__aeabi_dmul>
 800a438:	a36d      	add	r3, pc, #436	; (adr r3, 800a5f0 <_dtoa_r+0x2e8>)
 800a43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43e:	f7f5 ff35 	bl	80002ac <__adddf3>
 800a442:	4606      	mov	r6, r0
 800a444:	4628      	mov	r0, r5
 800a446:	460f      	mov	r7, r1
 800a448:	f7f6 f87c 	bl	8000544 <__aeabi_i2d>
 800a44c:	a36a      	add	r3, pc, #424	; (adr r3, 800a5f8 <_dtoa_r+0x2f0>)
 800a44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a452:	f7f6 f8e1 	bl	8000618 <__aeabi_dmul>
 800a456:	4602      	mov	r2, r0
 800a458:	460b      	mov	r3, r1
 800a45a:	4630      	mov	r0, r6
 800a45c:	4639      	mov	r1, r7
 800a45e:	f7f5 ff25 	bl	80002ac <__adddf3>
 800a462:	4606      	mov	r6, r0
 800a464:	460f      	mov	r7, r1
 800a466:	f7f6 fb87 	bl	8000b78 <__aeabi_d2iz>
 800a46a:	2200      	movs	r2, #0
 800a46c:	4682      	mov	sl, r0
 800a46e:	2300      	movs	r3, #0
 800a470:	4630      	mov	r0, r6
 800a472:	4639      	mov	r1, r7
 800a474:	f7f6 fb42 	bl	8000afc <__aeabi_dcmplt>
 800a478:	b148      	cbz	r0, 800a48e <_dtoa_r+0x186>
 800a47a:	4650      	mov	r0, sl
 800a47c:	f7f6 f862 	bl	8000544 <__aeabi_i2d>
 800a480:	4632      	mov	r2, r6
 800a482:	463b      	mov	r3, r7
 800a484:	f7f6 fb30 	bl	8000ae8 <__aeabi_dcmpeq>
 800a488:	b908      	cbnz	r0, 800a48e <_dtoa_r+0x186>
 800a48a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a48e:	f1ba 0f16 	cmp.w	sl, #22
 800a492:	d854      	bhi.n	800a53e <_dtoa_r+0x236>
 800a494:	4b61      	ldr	r3, [pc, #388]	; (800a61c <_dtoa_r+0x314>)
 800a496:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a4a2:	f7f6 fb2b 	bl	8000afc <__aeabi_dcmplt>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	d04b      	beq.n	800a542 <_dtoa_r+0x23a>
 800a4aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	930e      	str	r3, [sp, #56]	; 0x38
 800a4b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4b4:	1b5d      	subs	r5, r3, r5
 800a4b6:	1e6b      	subs	r3, r5, #1
 800a4b8:	9304      	str	r3, [sp, #16]
 800a4ba:	bf43      	ittte	mi
 800a4bc:	2300      	movmi	r3, #0
 800a4be:	f1c5 0801 	rsbmi	r8, r5, #1
 800a4c2:	9304      	strmi	r3, [sp, #16]
 800a4c4:	f04f 0800 	movpl.w	r8, #0
 800a4c8:	f1ba 0f00 	cmp.w	sl, #0
 800a4cc:	db3b      	blt.n	800a546 <_dtoa_r+0x23e>
 800a4ce:	9b04      	ldr	r3, [sp, #16]
 800a4d0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a4d4:	4453      	add	r3, sl
 800a4d6:	9304      	str	r3, [sp, #16]
 800a4d8:	2300      	movs	r3, #0
 800a4da:	9306      	str	r3, [sp, #24]
 800a4dc:	9b05      	ldr	r3, [sp, #20]
 800a4de:	2b09      	cmp	r3, #9
 800a4e0:	d869      	bhi.n	800a5b6 <_dtoa_r+0x2ae>
 800a4e2:	2b05      	cmp	r3, #5
 800a4e4:	bfc4      	itt	gt
 800a4e6:	3b04      	subgt	r3, #4
 800a4e8:	9305      	strgt	r3, [sp, #20]
 800a4ea:	9b05      	ldr	r3, [sp, #20]
 800a4ec:	f1a3 0302 	sub.w	r3, r3, #2
 800a4f0:	bfcc      	ite	gt
 800a4f2:	2500      	movgt	r5, #0
 800a4f4:	2501      	movle	r5, #1
 800a4f6:	2b03      	cmp	r3, #3
 800a4f8:	d869      	bhi.n	800a5ce <_dtoa_r+0x2c6>
 800a4fa:	e8df f003 	tbb	[pc, r3]
 800a4fe:	4e2c      	.short	0x4e2c
 800a500:	5a4c      	.short	0x5a4c
 800a502:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a506:	441d      	add	r5, r3
 800a508:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a50c:	2b20      	cmp	r3, #32
 800a50e:	bfc1      	itttt	gt
 800a510:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a514:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a518:	fa09 f303 	lslgt.w	r3, r9, r3
 800a51c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a520:	bfda      	itte	le
 800a522:	f1c3 0320 	rsble	r3, r3, #32
 800a526:	fa06 f003 	lslle.w	r0, r6, r3
 800a52a:	4318      	orrgt	r0, r3
 800a52c:	f7f5 fffa 	bl	8000524 <__aeabi_ui2d>
 800a530:	2301      	movs	r3, #1
 800a532:	4606      	mov	r6, r0
 800a534:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a538:	3d01      	subs	r5, #1
 800a53a:	9310      	str	r3, [sp, #64]	; 0x40
 800a53c:	e771      	b.n	800a422 <_dtoa_r+0x11a>
 800a53e:	2301      	movs	r3, #1
 800a540:	e7b6      	b.n	800a4b0 <_dtoa_r+0x1a8>
 800a542:	900e      	str	r0, [sp, #56]	; 0x38
 800a544:	e7b5      	b.n	800a4b2 <_dtoa_r+0x1aa>
 800a546:	f1ca 0300 	rsb	r3, sl, #0
 800a54a:	9306      	str	r3, [sp, #24]
 800a54c:	2300      	movs	r3, #0
 800a54e:	eba8 080a 	sub.w	r8, r8, sl
 800a552:	930d      	str	r3, [sp, #52]	; 0x34
 800a554:	e7c2      	b.n	800a4dc <_dtoa_r+0x1d4>
 800a556:	2300      	movs	r3, #0
 800a558:	9308      	str	r3, [sp, #32]
 800a55a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	dc39      	bgt.n	800a5d4 <_dtoa_r+0x2cc>
 800a560:	f04f 0901 	mov.w	r9, #1
 800a564:	f8cd 9004 	str.w	r9, [sp, #4]
 800a568:	464b      	mov	r3, r9
 800a56a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a56e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a570:	2200      	movs	r2, #0
 800a572:	6042      	str	r2, [r0, #4]
 800a574:	2204      	movs	r2, #4
 800a576:	f102 0614 	add.w	r6, r2, #20
 800a57a:	429e      	cmp	r6, r3
 800a57c:	6841      	ldr	r1, [r0, #4]
 800a57e:	d92f      	bls.n	800a5e0 <_dtoa_r+0x2d8>
 800a580:	4620      	mov	r0, r4
 800a582:	f001 fa5d 	bl	800ba40 <_Balloc>
 800a586:	9000      	str	r0, [sp, #0]
 800a588:	2800      	cmp	r0, #0
 800a58a:	d14b      	bne.n	800a624 <_dtoa_r+0x31c>
 800a58c:	4b24      	ldr	r3, [pc, #144]	; (800a620 <_dtoa_r+0x318>)
 800a58e:	4602      	mov	r2, r0
 800a590:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a594:	e6d1      	b.n	800a33a <_dtoa_r+0x32>
 800a596:	2301      	movs	r3, #1
 800a598:	e7de      	b.n	800a558 <_dtoa_r+0x250>
 800a59a:	2300      	movs	r3, #0
 800a59c:	9308      	str	r3, [sp, #32]
 800a59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5a0:	eb0a 0903 	add.w	r9, sl, r3
 800a5a4:	f109 0301 	add.w	r3, r9, #1
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	9301      	str	r3, [sp, #4]
 800a5ac:	bfb8      	it	lt
 800a5ae:	2301      	movlt	r3, #1
 800a5b0:	e7dd      	b.n	800a56e <_dtoa_r+0x266>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	e7f2      	b.n	800a59c <_dtoa_r+0x294>
 800a5b6:	2501      	movs	r5, #1
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	9305      	str	r3, [sp, #20]
 800a5bc:	9508      	str	r5, [sp, #32]
 800a5be:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f8cd 9004 	str.w	r9, [sp, #4]
 800a5c8:	2312      	movs	r3, #18
 800a5ca:	9209      	str	r2, [sp, #36]	; 0x24
 800a5cc:	e7cf      	b.n	800a56e <_dtoa_r+0x266>
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	9308      	str	r3, [sp, #32]
 800a5d2:	e7f4      	b.n	800a5be <_dtoa_r+0x2b6>
 800a5d4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a5d8:	f8cd 9004 	str.w	r9, [sp, #4]
 800a5dc:	464b      	mov	r3, r9
 800a5de:	e7c6      	b.n	800a56e <_dtoa_r+0x266>
 800a5e0:	3101      	adds	r1, #1
 800a5e2:	6041      	str	r1, [r0, #4]
 800a5e4:	0052      	lsls	r2, r2, #1
 800a5e6:	e7c6      	b.n	800a576 <_dtoa_r+0x26e>
 800a5e8:	636f4361 	.word	0x636f4361
 800a5ec:	3fd287a7 	.word	0x3fd287a7
 800a5f0:	8b60c8b3 	.word	0x8b60c8b3
 800a5f4:	3fc68a28 	.word	0x3fc68a28
 800a5f8:	509f79fb 	.word	0x509f79fb
 800a5fc:	3fd34413 	.word	0x3fd34413
 800a600:	08023d76 	.word	0x08023d76
 800a604:	08023d8d 	.word	0x08023d8d
 800a608:	7ff00000 	.word	0x7ff00000
 800a60c:	08023d72 	.word	0x08023d72
 800a610:	08023d69 	.word	0x08023d69
 800a614:	08023bed 	.word	0x08023bed
 800a618:	3ff80000 	.word	0x3ff80000
 800a61c:	08023f68 	.word	0x08023f68
 800a620:	08023dec 	.word	0x08023dec
 800a624:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a626:	9a00      	ldr	r2, [sp, #0]
 800a628:	601a      	str	r2, [r3, #0]
 800a62a:	9b01      	ldr	r3, [sp, #4]
 800a62c:	2b0e      	cmp	r3, #14
 800a62e:	f200 80ad 	bhi.w	800a78c <_dtoa_r+0x484>
 800a632:	2d00      	cmp	r5, #0
 800a634:	f000 80aa 	beq.w	800a78c <_dtoa_r+0x484>
 800a638:	f1ba 0f00 	cmp.w	sl, #0
 800a63c:	dd36      	ble.n	800a6ac <_dtoa_r+0x3a4>
 800a63e:	4ac3      	ldr	r2, [pc, #780]	; (800a94c <_dtoa_r+0x644>)
 800a640:	f00a 030f 	and.w	r3, sl, #15
 800a644:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a648:	ed93 7b00 	vldr	d7, [r3]
 800a64c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a650:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a654:	eeb0 8a47 	vmov.f32	s16, s14
 800a658:	eef0 8a67 	vmov.f32	s17, s15
 800a65c:	d016      	beq.n	800a68c <_dtoa_r+0x384>
 800a65e:	4bbc      	ldr	r3, [pc, #752]	; (800a950 <_dtoa_r+0x648>)
 800a660:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a664:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a668:	f7f6 f900 	bl	800086c <__aeabi_ddiv>
 800a66c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a670:	f007 070f 	and.w	r7, r7, #15
 800a674:	2503      	movs	r5, #3
 800a676:	4eb6      	ldr	r6, [pc, #728]	; (800a950 <_dtoa_r+0x648>)
 800a678:	b957      	cbnz	r7, 800a690 <_dtoa_r+0x388>
 800a67a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a67e:	ec53 2b18 	vmov	r2, r3, d8
 800a682:	f7f6 f8f3 	bl	800086c <__aeabi_ddiv>
 800a686:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a68a:	e029      	b.n	800a6e0 <_dtoa_r+0x3d8>
 800a68c:	2502      	movs	r5, #2
 800a68e:	e7f2      	b.n	800a676 <_dtoa_r+0x36e>
 800a690:	07f9      	lsls	r1, r7, #31
 800a692:	d508      	bpl.n	800a6a6 <_dtoa_r+0x39e>
 800a694:	ec51 0b18 	vmov	r0, r1, d8
 800a698:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a69c:	f7f5 ffbc 	bl	8000618 <__aeabi_dmul>
 800a6a0:	ec41 0b18 	vmov	d8, r0, r1
 800a6a4:	3501      	adds	r5, #1
 800a6a6:	107f      	asrs	r7, r7, #1
 800a6a8:	3608      	adds	r6, #8
 800a6aa:	e7e5      	b.n	800a678 <_dtoa_r+0x370>
 800a6ac:	f000 80a6 	beq.w	800a7fc <_dtoa_r+0x4f4>
 800a6b0:	f1ca 0600 	rsb	r6, sl, #0
 800a6b4:	4ba5      	ldr	r3, [pc, #660]	; (800a94c <_dtoa_r+0x644>)
 800a6b6:	4fa6      	ldr	r7, [pc, #664]	; (800a950 <_dtoa_r+0x648>)
 800a6b8:	f006 020f 	and.w	r2, r6, #15
 800a6bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a6c8:	f7f5 ffa6 	bl	8000618 <__aeabi_dmul>
 800a6cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6d0:	1136      	asrs	r6, r6, #4
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	2502      	movs	r5, #2
 800a6d6:	2e00      	cmp	r6, #0
 800a6d8:	f040 8085 	bne.w	800a7e6 <_dtoa_r+0x4de>
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d1d2      	bne.n	800a686 <_dtoa_r+0x37e>
 800a6e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 808c 	beq.w	800a800 <_dtoa_r+0x4f8>
 800a6e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a6ec:	4b99      	ldr	r3, [pc, #612]	; (800a954 <_dtoa_r+0x64c>)
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	4630      	mov	r0, r6
 800a6f2:	4639      	mov	r1, r7
 800a6f4:	f7f6 fa02 	bl	8000afc <__aeabi_dcmplt>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	f000 8081 	beq.w	800a800 <_dtoa_r+0x4f8>
 800a6fe:	9b01      	ldr	r3, [sp, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d07d      	beq.n	800a800 <_dtoa_r+0x4f8>
 800a704:	f1b9 0f00 	cmp.w	r9, #0
 800a708:	dd3c      	ble.n	800a784 <_dtoa_r+0x47c>
 800a70a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a70e:	9307      	str	r3, [sp, #28]
 800a710:	2200      	movs	r2, #0
 800a712:	4b91      	ldr	r3, [pc, #580]	; (800a958 <_dtoa_r+0x650>)
 800a714:	4630      	mov	r0, r6
 800a716:	4639      	mov	r1, r7
 800a718:	f7f5 ff7e 	bl	8000618 <__aeabi_dmul>
 800a71c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a720:	3501      	adds	r5, #1
 800a722:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a726:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a72a:	4628      	mov	r0, r5
 800a72c:	f7f5 ff0a 	bl	8000544 <__aeabi_i2d>
 800a730:	4632      	mov	r2, r6
 800a732:	463b      	mov	r3, r7
 800a734:	f7f5 ff70 	bl	8000618 <__aeabi_dmul>
 800a738:	4b88      	ldr	r3, [pc, #544]	; (800a95c <_dtoa_r+0x654>)
 800a73a:	2200      	movs	r2, #0
 800a73c:	f7f5 fdb6 	bl	80002ac <__adddf3>
 800a740:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a744:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a748:	9303      	str	r3, [sp, #12]
 800a74a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d15c      	bne.n	800a80a <_dtoa_r+0x502>
 800a750:	4b83      	ldr	r3, [pc, #524]	; (800a960 <_dtoa_r+0x658>)
 800a752:	2200      	movs	r2, #0
 800a754:	4630      	mov	r0, r6
 800a756:	4639      	mov	r1, r7
 800a758:	f7f5 fda6 	bl	80002a8 <__aeabi_dsub>
 800a75c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a760:	4606      	mov	r6, r0
 800a762:	460f      	mov	r7, r1
 800a764:	f7f6 f9e8 	bl	8000b38 <__aeabi_dcmpgt>
 800a768:	2800      	cmp	r0, #0
 800a76a:	f040 8296 	bne.w	800ac9a <_dtoa_r+0x992>
 800a76e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a772:	4630      	mov	r0, r6
 800a774:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a778:	4639      	mov	r1, r7
 800a77a:	f7f6 f9bf 	bl	8000afc <__aeabi_dcmplt>
 800a77e:	2800      	cmp	r0, #0
 800a780:	f040 8288 	bne.w	800ac94 <_dtoa_r+0x98c>
 800a784:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a788:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a78c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a78e:	2b00      	cmp	r3, #0
 800a790:	f2c0 8158 	blt.w	800aa44 <_dtoa_r+0x73c>
 800a794:	f1ba 0f0e 	cmp.w	sl, #14
 800a798:	f300 8154 	bgt.w	800aa44 <_dtoa_r+0x73c>
 800a79c:	4b6b      	ldr	r3, [pc, #428]	; (800a94c <_dtoa_r+0x644>)
 800a79e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f280 80e3 	bge.w	800a974 <_dtoa_r+0x66c>
 800a7ae:	9b01      	ldr	r3, [sp, #4]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f300 80df 	bgt.w	800a974 <_dtoa_r+0x66c>
 800a7b6:	f040 826d 	bne.w	800ac94 <_dtoa_r+0x98c>
 800a7ba:	4b69      	ldr	r3, [pc, #420]	; (800a960 <_dtoa_r+0x658>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4640      	mov	r0, r8
 800a7c0:	4649      	mov	r1, r9
 800a7c2:	f7f5 ff29 	bl	8000618 <__aeabi_dmul>
 800a7c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7ca:	f7f6 f9ab 	bl	8000b24 <__aeabi_dcmpge>
 800a7ce:	9e01      	ldr	r6, [sp, #4]
 800a7d0:	4637      	mov	r7, r6
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	f040 8243 	bne.w	800ac5e <_dtoa_r+0x956>
 800a7d8:	9d00      	ldr	r5, [sp, #0]
 800a7da:	2331      	movs	r3, #49	; 0x31
 800a7dc:	f805 3b01 	strb.w	r3, [r5], #1
 800a7e0:	f10a 0a01 	add.w	sl, sl, #1
 800a7e4:	e23f      	b.n	800ac66 <_dtoa_r+0x95e>
 800a7e6:	07f2      	lsls	r2, r6, #31
 800a7e8:	d505      	bpl.n	800a7f6 <_dtoa_r+0x4ee>
 800a7ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7ee:	f7f5 ff13 	bl	8000618 <__aeabi_dmul>
 800a7f2:	3501      	adds	r5, #1
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	1076      	asrs	r6, r6, #1
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	e76c      	b.n	800a6d6 <_dtoa_r+0x3ce>
 800a7fc:	2502      	movs	r5, #2
 800a7fe:	e76f      	b.n	800a6e0 <_dtoa_r+0x3d8>
 800a800:	9b01      	ldr	r3, [sp, #4]
 800a802:	f8cd a01c 	str.w	sl, [sp, #28]
 800a806:	930c      	str	r3, [sp, #48]	; 0x30
 800a808:	e78d      	b.n	800a726 <_dtoa_r+0x41e>
 800a80a:	9900      	ldr	r1, [sp, #0]
 800a80c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a80e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a810:	4b4e      	ldr	r3, [pc, #312]	; (800a94c <_dtoa_r+0x644>)
 800a812:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a816:	4401      	add	r1, r0
 800a818:	9102      	str	r1, [sp, #8]
 800a81a:	9908      	ldr	r1, [sp, #32]
 800a81c:	eeb0 8a47 	vmov.f32	s16, s14
 800a820:	eef0 8a67 	vmov.f32	s17, s15
 800a824:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a828:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a82c:	2900      	cmp	r1, #0
 800a82e:	d045      	beq.n	800a8bc <_dtoa_r+0x5b4>
 800a830:	494c      	ldr	r1, [pc, #304]	; (800a964 <_dtoa_r+0x65c>)
 800a832:	2000      	movs	r0, #0
 800a834:	f7f6 f81a 	bl	800086c <__aeabi_ddiv>
 800a838:	ec53 2b18 	vmov	r2, r3, d8
 800a83c:	f7f5 fd34 	bl	80002a8 <__aeabi_dsub>
 800a840:	9d00      	ldr	r5, [sp, #0]
 800a842:	ec41 0b18 	vmov	d8, r0, r1
 800a846:	4639      	mov	r1, r7
 800a848:	4630      	mov	r0, r6
 800a84a:	f7f6 f995 	bl	8000b78 <__aeabi_d2iz>
 800a84e:	900c      	str	r0, [sp, #48]	; 0x30
 800a850:	f7f5 fe78 	bl	8000544 <__aeabi_i2d>
 800a854:	4602      	mov	r2, r0
 800a856:	460b      	mov	r3, r1
 800a858:	4630      	mov	r0, r6
 800a85a:	4639      	mov	r1, r7
 800a85c:	f7f5 fd24 	bl	80002a8 <__aeabi_dsub>
 800a860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a862:	3330      	adds	r3, #48	; 0x30
 800a864:	f805 3b01 	strb.w	r3, [r5], #1
 800a868:	ec53 2b18 	vmov	r2, r3, d8
 800a86c:	4606      	mov	r6, r0
 800a86e:	460f      	mov	r7, r1
 800a870:	f7f6 f944 	bl	8000afc <__aeabi_dcmplt>
 800a874:	2800      	cmp	r0, #0
 800a876:	d165      	bne.n	800a944 <_dtoa_r+0x63c>
 800a878:	4632      	mov	r2, r6
 800a87a:	463b      	mov	r3, r7
 800a87c:	4935      	ldr	r1, [pc, #212]	; (800a954 <_dtoa_r+0x64c>)
 800a87e:	2000      	movs	r0, #0
 800a880:	f7f5 fd12 	bl	80002a8 <__aeabi_dsub>
 800a884:	ec53 2b18 	vmov	r2, r3, d8
 800a888:	f7f6 f938 	bl	8000afc <__aeabi_dcmplt>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	f040 80b9 	bne.w	800aa04 <_dtoa_r+0x6fc>
 800a892:	9b02      	ldr	r3, [sp, #8]
 800a894:	429d      	cmp	r5, r3
 800a896:	f43f af75 	beq.w	800a784 <_dtoa_r+0x47c>
 800a89a:	4b2f      	ldr	r3, [pc, #188]	; (800a958 <_dtoa_r+0x650>)
 800a89c:	ec51 0b18 	vmov	r0, r1, d8
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f7f5 feb9 	bl	8000618 <__aeabi_dmul>
 800a8a6:	4b2c      	ldr	r3, [pc, #176]	; (800a958 <_dtoa_r+0x650>)
 800a8a8:	ec41 0b18 	vmov	d8, r0, r1
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	4639      	mov	r1, r7
 800a8b2:	f7f5 feb1 	bl	8000618 <__aeabi_dmul>
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	460f      	mov	r7, r1
 800a8ba:	e7c4      	b.n	800a846 <_dtoa_r+0x53e>
 800a8bc:	ec51 0b17 	vmov	r0, r1, d7
 800a8c0:	f7f5 feaa 	bl	8000618 <__aeabi_dmul>
 800a8c4:	9b02      	ldr	r3, [sp, #8]
 800a8c6:	9d00      	ldr	r5, [sp, #0]
 800a8c8:	930c      	str	r3, [sp, #48]	; 0x30
 800a8ca:	ec41 0b18 	vmov	d8, r0, r1
 800a8ce:	4639      	mov	r1, r7
 800a8d0:	4630      	mov	r0, r6
 800a8d2:	f7f6 f951 	bl	8000b78 <__aeabi_d2iz>
 800a8d6:	9011      	str	r0, [sp, #68]	; 0x44
 800a8d8:	f7f5 fe34 	bl	8000544 <__aeabi_i2d>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	460b      	mov	r3, r1
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	f7f5 fce0 	bl	80002a8 <__aeabi_dsub>
 800a8e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8ea:	3330      	adds	r3, #48	; 0x30
 800a8ec:	f805 3b01 	strb.w	r3, [r5], #1
 800a8f0:	9b02      	ldr	r3, [sp, #8]
 800a8f2:	429d      	cmp	r5, r3
 800a8f4:	4606      	mov	r6, r0
 800a8f6:	460f      	mov	r7, r1
 800a8f8:	f04f 0200 	mov.w	r2, #0
 800a8fc:	d134      	bne.n	800a968 <_dtoa_r+0x660>
 800a8fe:	4b19      	ldr	r3, [pc, #100]	; (800a964 <_dtoa_r+0x65c>)
 800a900:	ec51 0b18 	vmov	r0, r1, d8
 800a904:	f7f5 fcd2 	bl	80002ac <__adddf3>
 800a908:	4602      	mov	r2, r0
 800a90a:	460b      	mov	r3, r1
 800a90c:	4630      	mov	r0, r6
 800a90e:	4639      	mov	r1, r7
 800a910:	f7f6 f912 	bl	8000b38 <__aeabi_dcmpgt>
 800a914:	2800      	cmp	r0, #0
 800a916:	d175      	bne.n	800aa04 <_dtoa_r+0x6fc>
 800a918:	ec53 2b18 	vmov	r2, r3, d8
 800a91c:	4911      	ldr	r1, [pc, #68]	; (800a964 <_dtoa_r+0x65c>)
 800a91e:	2000      	movs	r0, #0
 800a920:	f7f5 fcc2 	bl	80002a8 <__aeabi_dsub>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4630      	mov	r0, r6
 800a92a:	4639      	mov	r1, r7
 800a92c:	f7f6 f8e6 	bl	8000afc <__aeabi_dcmplt>
 800a930:	2800      	cmp	r0, #0
 800a932:	f43f af27 	beq.w	800a784 <_dtoa_r+0x47c>
 800a936:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a938:	1e6b      	subs	r3, r5, #1
 800a93a:	930c      	str	r3, [sp, #48]	; 0x30
 800a93c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a940:	2b30      	cmp	r3, #48	; 0x30
 800a942:	d0f8      	beq.n	800a936 <_dtoa_r+0x62e>
 800a944:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a948:	e04a      	b.n	800a9e0 <_dtoa_r+0x6d8>
 800a94a:	bf00      	nop
 800a94c:	08023f68 	.word	0x08023f68
 800a950:	08023f40 	.word	0x08023f40
 800a954:	3ff00000 	.word	0x3ff00000
 800a958:	40240000 	.word	0x40240000
 800a95c:	401c0000 	.word	0x401c0000
 800a960:	40140000 	.word	0x40140000
 800a964:	3fe00000 	.word	0x3fe00000
 800a968:	4baf      	ldr	r3, [pc, #700]	; (800ac28 <_dtoa_r+0x920>)
 800a96a:	f7f5 fe55 	bl	8000618 <__aeabi_dmul>
 800a96e:	4606      	mov	r6, r0
 800a970:	460f      	mov	r7, r1
 800a972:	e7ac      	b.n	800a8ce <_dtoa_r+0x5c6>
 800a974:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a978:	9d00      	ldr	r5, [sp, #0]
 800a97a:	4642      	mov	r2, r8
 800a97c:	464b      	mov	r3, r9
 800a97e:	4630      	mov	r0, r6
 800a980:	4639      	mov	r1, r7
 800a982:	f7f5 ff73 	bl	800086c <__aeabi_ddiv>
 800a986:	f7f6 f8f7 	bl	8000b78 <__aeabi_d2iz>
 800a98a:	9002      	str	r0, [sp, #8]
 800a98c:	f7f5 fdda 	bl	8000544 <__aeabi_i2d>
 800a990:	4642      	mov	r2, r8
 800a992:	464b      	mov	r3, r9
 800a994:	f7f5 fe40 	bl	8000618 <__aeabi_dmul>
 800a998:	4602      	mov	r2, r0
 800a99a:	460b      	mov	r3, r1
 800a99c:	4630      	mov	r0, r6
 800a99e:	4639      	mov	r1, r7
 800a9a0:	f7f5 fc82 	bl	80002a8 <__aeabi_dsub>
 800a9a4:	9e02      	ldr	r6, [sp, #8]
 800a9a6:	9f01      	ldr	r7, [sp, #4]
 800a9a8:	3630      	adds	r6, #48	; 0x30
 800a9aa:	f805 6b01 	strb.w	r6, [r5], #1
 800a9ae:	9e00      	ldr	r6, [sp, #0]
 800a9b0:	1bae      	subs	r6, r5, r6
 800a9b2:	42b7      	cmp	r7, r6
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	d137      	bne.n	800aa2a <_dtoa_r+0x722>
 800a9ba:	f7f5 fc77 	bl	80002ac <__adddf3>
 800a9be:	4642      	mov	r2, r8
 800a9c0:	464b      	mov	r3, r9
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460f      	mov	r7, r1
 800a9c6:	f7f6 f8b7 	bl	8000b38 <__aeabi_dcmpgt>
 800a9ca:	b9c8      	cbnz	r0, 800aa00 <_dtoa_r+0x6f8>
 800a9cc:	4642      	mov	r2, r8
 800a9ce:	464b      	mov	r3, r9
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	4639      	mov	r1, r7
 800a9d4:	f7f6 f888 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9d8:	b110      	cbz	r0, 800a9e0 <_dtoa_r+0x6d8>
 800a9da:	9b02      	ldr	r3, [sp, #8]
 800a9dc:	07d9      	lsls	r1, r3, #31
 800a9de:	d40f      	bmi.n	800aa00 <_dtoa_r+0x6f8>
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	4659      	mov	r1, fp
 800a9e4:	f001 f86c 	bl	800bac0 <_Bfree>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	702b      	strb	r3, [r5, #0]
 800a9ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9ee:	f10a 0001 	add.w	r0, sl, #1
 800a9f2:	6018      	str	r0, [r3, #0]
 800a9f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	f43f acd8 	beq.w	800a3ac <_dtoa_r+0xa4>
 800a9fc:	601d      	str	r5, [r3, #0]
 800a9fe:	e4d5      	b.n	800a3ac <_dtoa_r+0xa4>
 800aa00:	f8cd a01c 	str.w	sl, [sp, #28]
 800aa04:	462b      	mov	r3, r5
 800aa06:	461d      	mov	r5, r3
 800aa08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa0c:	2a39      	cmp	r2, #57	; 0x39
 800aa0e:	d108      	bne.n	800aa22 <_dtoa_r+0x71a>
 800aa10:	9a00      	ldr	r2, [sp, #0]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d1f7      	bne.n	800aa06 <_dtoa_r+0x6fe>
 800aa16:	9a07      	ldr	r2, [sp, #28]
 800aa18:	9900      	ldr	r1, [sp, #0]
 800aa1a:	3201      	adds	r2, #1
 800aa1c:	9207      	str	r2, [sp, #28]
 800aa1e:	2230      	movs	r2, #48	; 0x30
 800aa20:	700a      	strb	r2, [r1, #0]
 800aa22:	781a      	ldrb	r2, [r3, #0]
 800aa24:	3201      	adds	r2, #1
 800aa26:	701a      	strb	r2, [r3, #0]
 800aa28:	e78c      	b.n	800a944 <_dtoa_r+0x63c>
 800aa2a:	4b7f      	ldr	r3, [pc, #508]	; (800ac28 <_dtoa_r+0x920>)
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f7f5 fdf3 	bl	8000618 <__aeabi_dmul>
 800aa32:	2200      	movs	r2, #0
 800aa34:	2300      	movs	r3, #0
 800aa36:	4606      	mov	r6, r0
 800aa38:	460f      	mov	r7, r1
 800aa3a:	f7f6 f855 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	d09b      	beq.n	800a97a <_dtoa_r+0x672>
 800aa42:	e7cd      	b.n	800a9e0 <_dtoa_r+0x6d8>
 800aa44:	9a08      	ldr	r2, [sp, #32]
 800aa46:	2a00      	cmp	r2, #0
 800aa48:	f000 80c4 	beq.w	800abd4 <_dtoa_r+0x8cc>
 800aa4c:	9a05      	ldr	r2, [sp, #20]
 800aa4e:	2a01      	cmp	r2, #1
 800aa50:	f300 80a8 	bgt.w	800aba4 <_dtoa_r+0x89c>
 800aa54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa56:	2a00      	cmp	r2, #0
 800aa58:	f000 80a0 	beq.w	800ab9c <_dtoa_r+0x894>
 800aa5c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa60:	9e06      	ldr	r6, [sp, #24]
 800aa62:	4645      	mov	r5, r8
 800aa64:	9a04      	ldr	r2, [sp, #16]
 800aa66:	2101      	movs	r1, #1
 800aa68:	441a      	add	r2, r3
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	4498      	add	r8, r3
 800aa6e:	9204      	str	r2, [sp, #16]
 800aa70:	f001 f92c 	bl	800bccc <__i2b>
 800aa74:	4607      	mov	r7, r0
 800aa76:	2d00      	cmp	r5, #0
 800aa78:	dd0b      	ble.n	800aa92 <_dtoa_r+0x78a>
 800aa7a:	9b04      	ldr	r3, [sp, #16]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	dd08      	ble.n	800aa92 <_dtoa_r+0x78a>
 800aa80:	42ab      	cmp	r3, r5
 800aa82:	9a04      	ldr	r2, [sp, #16]
 800aa84:	bfa8      	it	ge
 800aa86:	462b      	movge	r3, r5
 800aa88:	eba8 0803 	sub.w	r8, r8, r3
 800aa8c:	1aed      	subs	r5, r5, r3
 800aa8e:	1ad3      	subs	r3, r2, r3
 800aa90:	9304      	str	r3, [sp, #16]
 800aa92:	9b06      	ldr	r3, [sp, #24]
 800aa94:	b1fb      	cbz	r3, 800aad6 <_dtoa_r+0x7ce>
 800aa96:	9b08      	ldr	r3, [sp, #32]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 809f 	beq.w	800abdc <_dtoa_r+0x8d4>
 800aa9e:	2e00      	cmp	r6, #0
 800aaa0:	dd11      	ble.n	800aac6 <_dtoa_r+0x7be>
 800aaa2:	4639      	mov	r1, r7
 800aaa4:	4632      	mov	r2, r6
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f001 f9cc 	bl	800be44 <__pow5mult>
 800aaac:	465a      	mov	r2, fp
 800aaae:	4601      	mov	r1, r0
 800aab0:	4607      	mov	r7, r0
 800aab2:	4620      	mov	r0, r4
 800aab4:	f001 f920 	bl	800bcf8 <__multiply>
 800aab8:	4659      	mov	r1, fp
 800aaba:	9007      	str	r0, [sp, #28]
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 ffff 	bl	800bac0 <_Bfree>
 800aac2:	9b07      	ldr	r3, [sp, #28]
 800aac4:	469b      	mov	fp, r3
 800aac6:	9b06      	ldr	r3, [sp, #24]
 800aac8:	1b9a      	subs	r2, r3, r6
 800aaca:	d004      	beq.n	800aad6 <_dtoa_r+0x7ce>
 800aacc:	4659      	mov	r1, fp
 800aace:	4620      	mov	r0, r4
 800aad0:	f001 f9b8 	bl	800be44 <__pow5mult>
 800aad4:	4683      	mov	fp, r0
 800aad6:	2101      	movs	r1, #1
 800aad8:	4620      	mov	r0, r4
 800aada:	f001 f8f7 	bl	800bccc <__i2b>
 800aade:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	4606      	mov	r6, r0
 800aae4:	dd7c      	ble.n	800abe0 <_dtoa_r+0x8d8>
 800aae6:	461a      	mov	r2, r3
 800aae8:	4601      	mov	r1, r0
 800aaea:	4620      	mov	r0, r4
 800aaec:	f001 f9aa 	bl	800be44 <__pow5mult>
 800aaf0:	9b05      	ldr	r3, [sp, #20]
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	4606      	mov	r6, r0
 800aaf6:	dd76      	ble.n	800abe6 <_dtoa_r+0x8de>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	9306      	str	r3, [sp, #24]
 800aafc:	6933      	ldr	r3, [r6, #16]
 800aafe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ab02:	6918      	ldr	r0, [r3, #16]
 800ab04:	f001 f892 	bl	800bc2c <__hi0bits>
 800ab08:	f1c0 0020 	rsb	r0, r0, #32
 800ab0c:	9b04      	ldr	r3, [sp, #16]
 800ab0e:	4418      	add	r0, r3
 800ab10:	f010 001f 	ands.w	r0, r0, #31
 800ab14:	f000 8086 	beq.w	800ac24 <_dtoa_r+0x91c>
 800ab18:	f1c0 0320 	rsb	r3, r0, #32
 800ab1c:	2b04      	cmp	r3, #4
 800ab1e:	dd7f      	ble.n	800ac20 <_dtoa_r+0x918>
 800ab20:	f1c0 001c 	rsb	r0, r0, #28
 800ab24:	9b04      	ldr	r3, [sp, #16]
 800ab26:	4403      	add	r3, r0
 800ab28:	4480      	add	r8, r0
 800ab2a:	4405      	add	r5, r0
 800ab2c:	9304      	str	r3, [sp, #16]
 800ab2e:	f1b8 0f00 	cmp.w	r8, #0
 800ab32:	dd05      	ble.n	800ab40 <_dtoa_r+0x838>
 800ab34:	4659      	mov	r1, fp
 800ab36:	4642      	mov	r2, r8
 800ab38:	4620      	mov	r0, r4
 800ab3a:	f001 f9dd 	bl	800bef8 <__lshift>
 800ab3e:	4683      	mov	fp, r0
 800ab40:	9b04      	ldr	r3, [sp, #16]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	dd05      	ble.n	800ab52 <_dtoa_r+0x84a>
 800ab46:	4631      	mov	r1, r6
 800ab48:	461a      	mov	r2, r3
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f001 f9d4 	bl	800bef8 <__lshift>
 800ab50:	4606      	mov	r6, r0
 800ab52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d069      	beq.n	800ac2c <_dtoa_r+0x924>
 800ab58:	4631      	mov	r1, r6
 800ab5a:	4658      	mov	r0, fp
 800ab5c:	f001 fa38 	bl	800bfd0 <__mcmp>
 800ab60:	2800      	cmp	r0, #0
 800ab62:	da63      	bge.n	800ac2c <_dtoa_r+0x924>
 800ab64:	2300      	movs	r3, #0
 800ab66:	4659      	mov	r1, fp
 800ab68:	220a      	movs	r2, #10
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	f000 ffca 	bl	800bb04 <__multadd>
 800ab70:	9b08      	ldr	r3, [sp, #32]
 800ab72:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ab76:	4683      	mov	fp, r0
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	f000 818f 	beq.w	800ae9c <_dtoa_r+0xb94>
 800ab7e:	4639      	mov	r1, r7
 800ab80:	2300      	movs	r3, #0
 800ab82:	220a      	movs	r2, #10
 800ab84:	4620      	mov	r0, r4
 800ab86:	f000 ffbd 	bl	800bb04 <__multadd>
 800ab8a:	f1b9 0f00 	cmp.w	r9, #0
 800ab8e:	4607      	mov	r7, r0
 800ab90:	f300 808e 	bgt.w	800acb0 <_dtoa_r+0x9a8>
 800ab94:	9b05      	ldr	r3, [sp, #20]
 800ab96:	2b02      	cmp	r3, #2
 800ab98:	dc50      	bgt.n	800ac3c <_dtoa_r+0x934>
 800ab9a:	e089      	b.n	800acb0 <_dtoa_r+0x9a8>
 800ab9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aba2:	e75d      	b.n	800aa60 <_dtoa_r+0x758>
 800aba4:	9b01      	ldr	r3, [sp, #4]
 800aba6:	1e5e      	subs	r6, r3, #1
 800aba8:	9b06      	ldr	r3, [sp, #24]
 800abaa:	42b3      	cmp	r3, r6
 800abac:	bfbf      	itttt	lt
 800abae:	9b06      	ldrlt	r3, [sp, #24]
 800abb0:	9606      	strlt	r6, [sp, #24]
 800abb2:	1af2      	sublt	r2, r6, r3
 800abb4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800abb6:	bfb6      	itet	lt
 800abb8:	189b      	addlt	r3, r3, r2
 800abba:	1b9e      	subge	r6, r3, r6
 800abbc:	930d      	strlt	r3, [sp, #52]	; 0x34
 800abbe:	9b01      	ldr	r3, [sp, #4]
 800abc0:	bfb8      	it	lt
 800abc2:	2600      	movlt	r6, #0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	bfb5      	itete	lt
 800abc8:	eba8 0503 	sublt.w	r5, r8, r3
 800abcc:	9b01      	ldrge	r3, [sp, #4]
 800abce:	2300      	movlt	r3, #0
 800abd0:	4645      	movge	r5, r8
 800abd2:	e747      	b.n	800aa64 <_dtoa_r+0x75c>
 800abd4:	9e06      	ldr	r6, [sp, #24]
 800abd6:	9f08      	ldr	r7, [sp, #32]
 800abd8:	4645      	mov	r5, r8
 800abda:	e74c      	b.n	800aa76 <_dtoa_r+0x76e>
 800abdc:	9a06      	ldr	r2, [sp, #24]
 800abde:	e775      	b.n	800aacc <_dtoa_r+0x7c4>
 800abe0:	9b05      	ldr	r3, [sp, #20]
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	dc18      	bgt.n	800ac18 <_dtoa_r+0x910>
 800abe6:	9b02      	ldr	r3, [sp, #8]
 800abe8:	b9b3      	cbnz	r3, 800ac18 <_dtoa_r+0x910>
 800abea:	9b03      	ldr	r3, [sp, #12]
 800abec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abf0:	b9a3      	cbnz	r3, 800ac1c <_dtoa_r+0x914>
 800abf2:	9b03      	ldr	r3, [sp, #12]
 800abf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abf8:	0d1b      	lsrs	r3, r3, #20
 800abfa:	051b      	lsls	r3, r3, #20
 800abfc:	b12b      	cbz	r3, 800ac0a <_dtoa_r+0x902>
 800abfe:	9b04      	ldr	r3, [sp, #16]
 800ac00:	3301      	adds	r3, #1
 800ac02:	9304      	str	r3, [sp, #16]
 800ac04:	f108 0801 	add.w	r8, r8, #1
 800ac08:	2301      	movs	r3, #1
 800ac0a:	9306      	str	r3, [sp, #24]
 800ac0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f47f af74 	bne.w	800aafc <_dtoa_r+0x7f4>
 800ac14:	2001      	movs	r0, #1
 800ac16:	e779      	b.n	800ab0c <_dtoa_r+0x804>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	e7f6      	b.n	800ac0a <_dtoa_r+0x902>
 800ac1c:	9b02      	ldr	r3, [sp, #8]
 800ac1e:	e7f4      	b.n	800ac0a <_dtoa_r+0x902>
 800ac20:	d085      	beq.n	800ab2e <_dtoa_r+0x826>
 800ac22:	4618      	mov	r0, r3
 800ac24:	301c      	adds	r0, #28
 800ac26:	e77d      	b.n	800ab24 <_dtoa_r+0x81c>
 800ac28:	40240000 	.word	0x40240000
 800ac2c:	9b01      	ldr	r3, [sp, #4]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dc38      	bgt.n	800aca4 <_dtoa_r+0x99c>
 800ac32:	9b05      	ldr	r3, [sp, #20]
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	dd35      	ble.n	800aca4 <_dtoa_r+0x99c>
 800ac38:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ac3c:	f1b9 0f00 	cmp.w	r9, #0
 800ac40:	d10d      	bne.n	800ac5e <_dtoa_r+0x956>
 800ac42:	4631      	mov	r1, r6
 800ac44:	464b      	mov	r3, r9
 800ac46:	2205      	movs	r2, #5
 800ac48:	4620      	mov	r0, r4
 800ac4a:	f000 ff5b 	bl	800bb04 <__multadd>
 800ac4e:	4601      	mov	r1, r0
 800ac50:	4606      	mov	r6, r0
 800ac52:	4658      	mov	r0, fp
 800ac54:	f001 f9bc 	bl	800bfd0 <__mcmp>
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	f73f adbd 	bgt.w	800a7d8 <_dtoa_r+0x4d0>
 800ac5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac60:	9d00      	ldr	r5, [sp, #0]
 800ac62:	ea6f 0a03 	mvn.w	sl, r3
 800ac66:	f04f 0800 	mov.w	r8, #0
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f000 ff27 	bl	800bac0 <_Bfree>
 800ac72:	2f00      	cmp	r7, #0
 800ac74:	f43f aeb4 	beq.w	800a9e0 <_dtoa_r+0x6d8>
 800ac78:	f1b8 0f00 	cmp.w	r8, #0
 800ac7c:	d005      	beq.n	800ac8a <_dtoa_r+0x982>
 800ac7e:	45b8      	cmp	r8, r7
 800ac80:	d003      	beq.n	800ac8a <_dtoa_r+0x982>
 800ac82:	4641      	mov	r1, r8
 800ac84:	4620      	mov	r0, r4
 800ac86:	f000 ff1b 	bl	800bac0 <_Bfree>
 800ac8a:	4639      	mov	r1, r7
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f000 ff17 	bl	800bac0 <_Bfree>
 800ac92:	e6a5      	b.n	800a9e0 <_dtoa_r+0x6d8>
 800ac94:	2600      	movs	r6, #0
 800ac96:	4637      	mov	r7, r6
 800ac98:	e7e1      	b.n	800ac5e <_dtoa_r+0x956>
 800ac9a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ac9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aca0:	4637      	mov	r7, r6
 800aca2:	e599      	b.n	800a7d8 <_dtoa_r+0x4d0>
 800aca4:	9b08      	ldr	r3, [sp, #32]
 800aca6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80fd 	beq.w	800aeaa <_dtoa_r+0xba2>
 800acb0:	2d00      	cmp	r5, #0
 800acb2:	dd05      	ble.n	800acc0 <_dtoa_r+0x9b8>
 800acb4:	4639      	mov	r1, r7
 800acb6:	462a      	mov	r2, r5
 800acb8:	4620      	mov	r0, r4
 800acba:	f001 f91d 	bl	800bef8 <__lshift>
 800acbe:	4607      	mov	r7, r0
 800acc0:	9b06      	ldr	r3, [sp, #24]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d05c      	beq.n	800ad80 <_dtoa_r+0xa78>
 800acc6:	6879      	ldr	r1, [r7, #4]
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 feb9 	bl	800ba40 <_Balloc>
 800acce:	4605      	mov	r5, r0
 800acd0:	b928      	cbnz	r0, 800acde <_dtoa_r+0x9d6>
 800acd2:	4b80      	ldr	r3, [pc, #512]	; (800aed4 <_dtoa_r+0xbcc>)
 800acd4:	4602      	mov	r2, r0
 800acd6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800acda:	f7ff bb2e 	b.w	800a33a <_dtoa_r+0x32>
 800acde:	693a      	ldr	r2, [r7, #16]
 800ace0:	3202      	adds	r2, #2
 800ace2:	0092      	lsls	r2, r2, #2
 800ace4:	f107 010c 	add.w	r1, r7, #12
 800ace8:	300c      	adds	r0, #12
 800acea:	f7fd fa4f 	bl	800818c <memcpy>
 800acee:	2201      	movs	r2, #1
 800acf0:	4629      	mov	r1, r5
 800acf2:	4620      	mov	r0, r4
 800acf4:	f001 f900 	bl	800bef8 <__lshift>
 800acf8:	9b00      	ldr	r3, [sp, #0]
 800acfa:	3301      	adds	r3, #1
 800acfc:	9301      	str	r3, [sp, #4]
 800acfe:	9b00      	ldr	r3, [sp, #0]
 800ad00:	444b      	add	r3, r9
 800ad02:	9307      	str	r3, [sp, #28]
 800ad04:	9b02      	ldr	r3, [sp, #8]
 800ad06:	f003 0301 	and.w	r3, r3, #1
 800ad0a:	46b8      	mov	r8, r7
 800ad0c:	9306      	str	r3, [sp, #24]
 800ad0e:	4607      	mov	r7, r0
 800ad10:	9b01      	ldr	r3, [sp, #4]
 800ad12:	4631      	mov	r1, r6
 800ad14:	3b01      	subs	r3, #1
 800ad16:	4658      	mov	r0, fp
 800ad18:	9302      	str	r3, [sp, #8]
 800ad1a:	f7ff fa67 	bl	800a1ec <quorem>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	3330      	adds	r3, #48	; 0x30
 800ad22:	9004      	str	r0, [sp, #16]
 800ad24:	4641      	mov	r1, r8
 800ad26:	4658      	mov	r0, fp
 800ad28:	9308      	str	r3, [sp, #32]
 800ad2a:	f001 f951 	bl	800bfd0 <__mcmp>
 800ad2e:	463a      	mov	r2, r7
 800ad30:	4681      	mov	r9, r0
 800ad32:	4631      	mov	r1, r6
 800ad34:	4620      	mov	r0, r4
 800ad36:	f001 f967 	bl	800c008 <__mdiff>
 800ad3a:	68c2      	ldr	r2, [r0, #12]
 800ad3c:	9b08      	ldr	r3, [sp, #32]
 800ad3e:	4605      	mov	r5, r0
 800ad40:	bb02      	cbnz	r2, 800ad84 <_dtoa_r+0xa7c>
 800ad42:	4601      	mov	r1, r0
 800ad44:	4658      	mov	r0, fp
 800ad46:	f001 f943 	bl	800bfd0 <__mcmp>
 800ad4a:	9b08      	ldr	r3, [sp, #32]
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	4629      	mov	r1, r5
 800ad50:	4620      	mov	r0, r4
 800ad52:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800ad56:	f000 feb3 	bl	800bac0 <_Bfree>
 800ad5a:	9b05      	ldr	r3, [sp, #20]
 800ad5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad5e:	9d01      	ldr	r5, [sp, #4]
 800ad60:	ea43 0102 	orr.w	r1, r3, r2
 800ad64:	9b06      	ldr	r3, [sp, #24]
 800ad66:	430b      	orrs	r3, r1
 800ad68:	9b08      	ldr	r3, [sp, #32]
 800ad6a:	d10d      	bne.n	800ad88 <_dtoa_r+0xa80>
 800ad6c:	2b39      	cmp	r3, #57	; 0x39
 800ad6e:	d029      	beq.n	800adc4 <_dtoa_r+0xabc>
 800ad70:	f1b9 0f00 	cmp.w	r9, #0
 800ad74:	dd01      	ble.n	800ad7a <_dtoa_r+0xa72>
 800ad76:	9b04      	ldr	r3, [sp, #16]
 800ad78:	3331      	adds	r3, #49	; 0x31
 800ad7a:	9a02      	ldr	r2, [sp, #8]
 800ad7c:	7013      	strb	r3, [r2, #0]
 800ad7e:	e774      	b.n	800ac6a <_dtoa_r+0x962>
 800ad80:	4638      	mov	r0, r7
 800ad82:	e7b9      	b.n	800acf8 <_dtoa_r+0x9f0>
 800ad84:	2201      	movs	r2, #1
 800ad86:	e7e2      	b.n	800ad4e <_dtoa_r+0xa46>
 800ad88:	f1b9 0f00 	cmp.w	r9, #0
 800ad8c:	db06      	blt.n	800ad9c <_dtoa_r+0xa94>
 800ad8e:	9905      	ldr	r1, [sp, #20]
 800ad90:	ea41 0909 	orr.w	r9, r1, r9
 800ad94:	9906      	ldr	r1, [sp, #24]
 800ad96:	ea59 0101 	orrs.w	r1, r9, r1
 800ad9a:	d120      	bne.n	800adde <_dtoa_r+0xad6>
 800ad9c:	2a00      	cmp	r2, #0
 800ad9e:	ddec      	ble.n	800ad7a <_dtoa_r+0xa72>
 800ada0:	4659      	mov	r1, fp
 800ada2:	2201      	movs	r2, #1
 800ada4:	4620      	mov	r0, r4
 800ada6:	9301      	str	r3, [sp, #4]
 800ada8:	f001 f8a6 	bl	800bef8 <__lshift>
 800adac:	4631      	mov	r1, r6
 800adae:	4683      	mov	fp, r0
 800adb0:	f001 f90e 	bl	800bfd0 <__mcmp>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	dc02      	bgt.n	800adc0 <_dtoa_r+0xab8>
 800adba:	d1de      	bne.n	800ad7a <_dtoa_r+0xa72>
 800adbc:	07da      	lsls	r2, r3, #31
 800adbe:	d5dc      	bpl.n	800ad7a <_dtoa_r+0xa72>
 800adc0:	2b39      	cmp	r3, #57	; 0x39
 800adc2:	d1d8      	bne.n	800ad76 <_dtoa_r+0xa6e>
 800adc4:	9a02      	ldr	r2, [sp, #8]
 800adc6:	2339      	movs	r3, #57	; 0x39
 800adc8:	7013      	strb	r3, [r2, #0]
 800adca:	462b      	mov	r3, r5
 800adcc:	461d      	mov	r5, r3
 800adce:	3b01      	subs	r3, #1
 800add0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800add4:	2a39      	cmp	r2, #57	; 0x39
 800add6:	d050      	beq.n	800ae7a <_dtoa_r+0xb72>
 800add8:	3201      	adds	r2, #1
 800adda:	701a      	strb	r2, [r3, #0]
 800addc:	e745      	b.n	800ac6a <_dtoa_r+0x962>
 800adde:	2a00      	cmp	r2, #0
 800ade0:	dd03      	ble.n	800adea <_dtoa_r+0xae2>
 800ade2:	2b39      	cmp	r3, #57	; 0x39
 800ade4:	d0ee      	beq.n	800adc4 <_dtoa_r+0xabc>
 800ade6:	3301      	adds	r3, #1
 800ade8:	e7c7      	b.n	800ad7a <_dtoa_r+0xa72>
 800adea:	9a01      	ldr	r2, [sp, #4]
 800adec:	9907      	ldr	r1, [sp, #28]
 800adee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800adf2:	428a      	cmp	r2, r1
 800adf4:	d02a      	beq.n	800ae4c <_dtoa_r+0xb44>
 800adf6:	4659      	mov	r1, fp
 800adf8:	2300      	movs	r3, #0
 800adfa:	220a      	movs	r2, #10
 800adfc:	4620      	mov	r0, r4
 800adfe:	f000 fe81 	bl	800bb04 <__multadd>
 800ae02:	45b8      	cmp	r8, r7
 800ae04:	4683      	mov	fp, r0
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	f04f 020a 	mov.w	r2, #10
 800ae0e:	4641      	mov	r1, r8
 800ae10:	4620      	mov	r0, r4
 800ae12:	d107      	bne.n	800ae24 <_dtoa_r+0xb1c>
 800ae14:	f000 fe76 	bl	800bb04 <__multadd>
 800ae18:	4680      	mov	r8, r0
 800ae1a:	4607      	mov	r7, r0
 800ae1c:	9b01      	ldr	r3, [sp, #4]
 800ae1e:	3301      	adds	r3, #1
 800ae20:	9301      	str	r3, [sp, #4]
 800ae22:	e775      	b.n	800ad10 <_dtoa_r+0xa08>
 800ae24:	f000 fe6e 	bl	800bb04 <__multadd>
 800ae28:	4639      	mov	r1, r7
 800ae2a:	4680      	mov	r8, r0
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	220a      	movs	r2, #10
 800ae30:	4620      	mov	r0, r4
 800ae32:	f000 fe67 	bl	800bb04 <__multadd>
 800ae36:	4607      	mov	r7, r0
 800ae38:	e7f0      	b.n	800ae1c <_dtoa_r+0xb14>
 800ae3a:	f1b9 0f00 	cmp.w	r9, #0
 800ae3e:	9a00      	ldr	r2, [sp, #0]
 800ae40:	bfcc      	ite	gt
 800ae42:	464d      	movgt	r5, r9
 800ae44:	2501      	movle	r5, #1
 800ae46:	4415      	add	r5, r2
 800ae48:	f04f 0800 	mov.w	r8, #0
 800ae4c:	4659      	mov	r1, fp
 800ae4e:	2201      	movs	r2, #1
 800ae50:	4620      	mov	r0, r4
 800ae52:	9301      	str	r3, [sp, #4]
 800ae54:	f001 f850 	bl	800bef8 <__lshift>
 800ae58:	4631      	mov	r1, r6
 800ae5a:	4683      	mov	fp, r0
 800ae5c:	f001 f8b8 	bl	800bfd0 <__mcmp>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	dcb2      	bgt.n	800adca <_dtoa_r+0xac2>
 800ae64:	d102      	bne.n	800ae6c <_dtoa_r+0xb64>
 800ae66:	9b01      	ldr	r3, [sp, #4]
 800ae68:	07db      	lsls	r3, r3, #31
 800ae6a:	d4ae      	bmi.n	800adca <_dtoa_r+0xac2>
 800ae6c:	462b      	mov	r3, r5
 800ae6e:	461d      	mov	r5, r3
 800ae70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae74:	2a30      	cmp	r2, #48	; 0x30
 800ae76:	d0fa      	beq.n	800ae6e <_dtoa_r+0xb66>
 800ae78:	e6f7      	b.n	800ac6a <_dtoa_r+0x962>
 800ae7a:	9a00      	ldr	r2, [sp, #0]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d1a5      	bne.n	800adcc <_dtoa_r+0xac4>
 800ae80:	f10a 0a01 	add.w	sl, sl, #1
 800ae84:	2331      	movs	r3, #49	; 0x31
 800ae86:	e779      	b.n	800ad7c <_dtoa_r+0xa74>
 800ae88:	4b13      	ldr	r3, [pc, #76]	; (800aed8 <_dtoa_r+0xbd0>)
 800ae8a:	f7ff baaf 	b.w	800a3ec <_dtoa_r+0xe4>
 800ae8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	f47f aa86 	bne.w	800a3a2 <_dtoa_r+0x9a>
 800ae96:	4b11      	ldr	r3, [pc, #68]	; (800aedc <_dtoa_r+0xbd4>)
 800ae98:	f7ff baa8 	b.w	800a3ec <_dtoa_r+0xe4>
 800ae9c:	f1b9 0f00 	cmp.w	r9, #0
 800aea0:	dc03      	bgt.n	800aeaa <_dtoa_r+0xba2>
 800aea2:	9b05      	ldr	r3, [sp, #20]
 800aea4:	2b02      	cmp	r3, #2
 800aea6:	f73f aec9 	bgt.w	800ac3c <_dtoa_r+0x934>
 800aeaa:	9d00      	ldr	r5, [sp, #0]
 800aeac:	4631      	mov	r1, r6
 800aeae:	4658      	mov	r0, fp
 800aeb0:	f7ff f99c 	bl	800a1ec <quorem>
 800aeb4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aeb8:	f805 3b01 	strb.w	r3, [r5], #1
 800aebc:	9a00      	ldr	r2, [sp, #0]
 800aebe:	1aaa      	subs	r2, r5, r2
 800aec0:	4591      	cmp	r9, r2
 800aec2:	ddba      	ble.n	800ae3a <_dtoa_r+0xb32>
 800aec4:	4659      	mov	r1, fp
 800aec6:	2300      	movs	r3, #0
 800aec8:	220a      	movs	r2, #10
 800aeca:	4620      	mov	r0, r4
 800aecc:	f000 fe1a 	bl	800bb04 <__multadd>
 800aed0:	4683      	mov	fp, r0
 800aed2:	e7eb      	b.n	800aeac <_dtoa_r+0xba4>
 800aed4:	08023dec 	.word	0x08023dec
 800aed8:	08023bec 	.word	0x08023bec
 800aedc:	08023d69 	.word	0x08023d69

0800aee0 <__sflush_r>:
 800aee0:	898a      	ldrh	r2, [r1, #12]
 800aee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee6:	4605      	mov	r5, r0
 800aee8:	0710      	lsls	r0, r2, #28
 800aeea:	460c      	mov	r4, r1
 800aeec:	d458      	bmi.n	800afa0 <__sflush_r+0xc0>
 800aeee:	684b      	ldr	r3, [r1, #4]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	dc05      	bgt.n	800af00 <__sflush_r+0x20>
 800aef4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	dc02      	bgt.n	800af00 <__sflush_r+0x20>
 800aefa:	2000      	movs	r0, #0
 800aefc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af02:	2e00      	cmp	r6, #0
 800af04:	d0f9      	beq.n	800aefa <__sflush_r+0x1a>
 800af06:	2300      	movs	r3, #0
 800af08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af0c:	682f      	ldr	r7, [r5, #0]
 800af0e:	602b      	str	r3, [r5, #0]
 800af10:	d032      	beq.n	800af78 <__sflush_r+0x98>
 800af12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	075a      	lsls	r2, r3, #29
 800af18:	d505      	bpl.n	800af26 <__sflush_r+0x46>
 800af1a:	6863      	ldr	r3, [r4, #4]
 800af1c:	1ac0      	subs	r0, r0, r3
 800af1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af20:	b10b      	cbz	r3, 800af26 <__sflush_r+0x46>
 800af22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af24:	1ac0      	subs	r0, r0, r3
 800af26:	2300      	movs	r3, #0
 800af28:	4602      	mov	r2, r0
 800af2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af2c:	6a21      	ldr	r1, [r4, #32]
 800af2e:	4628      	mov	r0, r5
 800af30:	47b0      	blx	r6
 800af32:	1c43      	adds	r3, r0, #1
 800af34:	89a3      	ldrh	r3, [r4, #12]
 800af36:	d106      	bne.n	800af46 <__sflush_r+0x66>
 800af38:	6829      	ldr	r1, [r5, #0]
 800af3a:	291d      	cmp	r1, #29
 800af3c:	d82c      	bhi.n	800af98 <__sflush_r+0xb8>
 800af3e:	4a2a      	ldr	r2, [pc, #168]	; (800afe8 <__sflush_r+0x108>)
 800af40:	40ca      	lsrs	r2, r1
 800af42:	07d6      	lsls	r6, r2, #31
 800af44:	d528      	bpl.n	800af98 <__sflush_r+0xb8>
 800af46:	2200      	movs	r2, #0
 800af48:	6062      	str	r2, [r4, #4]
 800af4a:	04d9      	lsls	r1, r3, #19
 800af4c:	6922      	ldr	r2, [r4, #16]
 800af4e:	6022      	str	r2, [r4, #0]
 800af50:	d504      	bpl.n	800af5c <__sflush_r+0x7c>
 800af52:	1c42      	adds	r2, r0, #1
 800af54:	d101      	bne.n	800af5a <__sflush_r+0x7a>
 800af56:	682b      	ldr	r3, [r5, #0]
 800af58:	b903      	cbnz	r3, 800af5c <__sflush_r+0x7c>
 800af5a:	6560      	str	r0, [r4, #84]	; 0x54
 800af5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af5e:	602f      	str	r7, [r5, #0]
 800af60:	2900      	cmp	r1, #0
 800af62:	d0ca      	beq.n	800aefa <__sflush_r+0x1a>
 800af64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af68:	4299      	cmp	r1, r3
 800af6a:	d002      	beq.n	800af72 <__sflush_r+0x92>
 800af6c:	4628      	mov	r0, r5
 800af6e:	f7fd f923 	bl	80081b8 <_free_r>
 800af72:	2000      	movs	r0, #0
 800af74:	6360      	str	r0, [r4, #52]	; 0x34
 800af76:	e7c1      	b.n	800aefc <__sflush_r+0x1c>
 800af78:	6a21      	ldr	r1, [r4, #32]
 800af7a:	2301      	movs	r3, #1
 800af7c:	4628      	mov	r0, r5
 800af7e:	47b0      	blx	r6
 800af80:	1c41      	adds	r1, r0, #1
 800af82:	d1c7      	bne.n	800af14 <__sflush_r+0x34>
 800af84:	682b      	ldr	r3, [r5, #0]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d0c4      	beq.n	800af14 <__sflush_r+0x34>
 800af8a:	2b1d      	cmp	r3, #29
 800af8c:	d001      	beq.n	800af92 <__sflush_r+0xb2>
 800af8e:	2b16      	cmp	r3, #22
 800af90:	d101      	bne.n	800af96 <__sflush_r+0xb6>
 800af92:	602f      	str	r7, [r5, #0]
 800af94:	e7b1      	b.n	800aefa <__sflush_r+0x1a>
 800af96:	89a3      	ldrh	r3, [r4, #12]
 800af98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af9c:	81a3      	strh	r3, [r4, #12]
 800af9e:	e7ad      	b.n	800aefc <__sflush_r+0x1c>
 800afa0:	690f      	ldr	r7, [r1, #16]
 800afa2:	2f00      	cmp	r7, #0
 800afa4:	d0a9      	beq.n	800aefa <__sflush_r+0x1a>
 800afa6:	0793      	lsls	r3, r2, #30
 800afa8:	680e      	ldr	r6, [r1, #0]
 800afaa:	bf08      	it	eq
 800afac:	694b      	ldreq	r3, [r1, #20]
 800afae:	600f      	str	r7, [r1, #0]
 800afb0:	bf18      	it	ne
 800afb2:	2300      	movne	r3, #0
 800afb4:	eba6 0807 	sub.w	r8, r6, r7
 800afb8:	608b      	str	r3, [r1, #8]
 800afba:	f1b8 0f00 	cmp.w	r8, #0
 800afbe:	dd9c      	ble.n	800aefa <__sflush_r+0x1a>
 800afc0:	6a21      	ldr	r1, [r4, #32]
 800afc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afc4:	4643      	mov	r3, r8
 800afc6:	463a      	mov	r2, r7
 800afc8:	4628      	mov	r0, r5
 800afca:	47b0      	blx	r6
 800afcc:	2800      	cmp	r0, #0
 800afce:	dc06      	bgt.n	800afde <__sflush_r+0xfe>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afd6:	81a3      	strh	r3, [r4, #12]
 800afd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afdc:	e78e      	b.n	800aefc <__sflush_r+0x1c>
 800afde:	4407      	add	r7, r0
 800afe0:	eba8 0800 	sub.w	r8, r8, r0
 800afe4:	e7e9      	b.n	800afba <__sflush_r+0xda>
 800afe6:	bf00      	nop
 800afe8:	20400001 	.word	0x20400001

0800afec <_fflush_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	690b      	ldr	r3, [r1, #16]
 800aff0:	4605      	mov	r5, r0
 800aff2:	460c      	mov	r4, r1
 800aff4:	b913      	cbnz	r3, 800affc <_fflush_r+0x10>
 800aff6:	2500      	movs	r5, #0
 800aff8:	4628      	mov	r0, r5
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	b118      	cbz	r0, 800b006 <_fflush_r+0x1a>
 800affe:	6983      	ldr	r3, [r0, #24]
 800b000:	b90b      	cbnz	r3, 800b006 <_fflush_r+0x1a>
 800b002:	f000 f887 	bl	800b114 <__sinit>
 800b006:	4b14      	ldr	r3, [pc, #80]	; (800b058 <_fflush_r+0x6c>)
 800b008:	429c      	cmp	r4, r3
 800b00a:	d11b      	bne.n	800b044 <_fflush_r+0x58>
 800b00c:	686c      	ldr	r4, [r5, #4]
 800b00e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d0ef      	beq.n	800aff6 <_fflush_r+0xa>
 800b016:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b018:	07d0      	lsls	r0, r2, #31
 800b01a:	d404      	bmi.n	800b026 <_fflush_r+0x3a>
 800b01c:	0599      	lsls	r1, r3, #22
 800b01e:	d402      	bmi.n	800b026 <_fflush_r+0x3a>
 800b020:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b022:	f000 fc88 	bl	800b936 <__retarget_lock_acquire_recursive>
 800b026:	4628      	mov	r0, r5
 800b028:	4621      	mov	r1, r4
 800b02a:	f7ff ff59 	bl	800aee0 <__sflush_r>
 800b02e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b030:	07da      	lsls	r2, r3, #31
 800b032:	4605      	mov	r5, r0
 800b034:	d4e0      	bmi.n	800aff8 <_fflush_r+0xc>
 800b036:	89a3      	ldrh	r3, [r4, #12]
 800b038:	059b      	lsls	r3, r3, #22
 800b03a:	d4dd      	bmi.n	800aff8 <_fflush_r+0xc>
 800b03c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b03e:	f000 fc7b 	bl	800b938 <__retarget_lock_release_recursive>
 800b042:	e7d9      	b.n	800aff8 <_fflush_r+0xc>
 800b044:	4b05      	ldr	r3, [pc, #20]	; (800b05c <_fflush_r+0x70>)
 800b046:	429c      	cmp	r4, r3
 800b048:	d101      	bne.n	800b04e <_fflush_r+0x62>
 800b04a:	68ac      	ldr	r4, [r5, #8]
 800b04c:	e7df      	b.n	800b00e <_fflush_r+0x22>
 800b04e:	4b04      	ldr	r3, [pc, #16]	; (800b060 <_fflush_r+0x74>)
 800b050:	429c      	cmp	r4, r3
 800b052:	bf08      	it	eq
 800b054:	68ec      	ldreq	r4, [r5, #12]
 800b056:	e7da      	b.n	800b00e <_fflush_r+0x22>
 800b058:	08023e20 	.word	0x08023e20
 800b05c:	08023e40 	.word	0x08023e40
 800b060:	08023e00 	.word	0x08023e00

0800b064 <std>:
 800b064:	2300      	movs	r3, #0
 800b066:	b510      	push	{r4, lr}
 800b068:	4604      	mov	r4, r0
 800b06a:	e9c0 3300 	strd	r3, r3, [r0]
 800b06e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b072:	6083      	str	r3, [r0, #8]
 800b074:	8181      	strh	r1, [r0, #12]
 800b076:	6643      	str	r3, [r0, #100]	; 0x64
 800b078:	81c2      	strh	r2, [r0, #14]
 800b07a:	6183      	str	r3, [r0, #24]
 800b07c:	4619      	mov	r1, r3
 800b07e:	2208      	movs	r2, #8
 800b080:	305c      	adds	r0, #92	; 0x5c
 800b082:	f7fd f891 	bl	80081a8 <memset>
 800b086:	4b05      	ldr	r3, [pc, #20]	; (800b09c <std+0x38>)
 800b088:	6263      	str	r3, [r4, #36]	; 0x24
 800b08a:	4b05      	ldr	r3, [pc, #20]	; (800b0a0 <std+0x3c>)
 800b08c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b08e:	4b05      	ldr	r3, [pc, #20]	; (800b0a4 <std+0x40>)
 800b090:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b092:	4b05      	ldr	r3, [pc, #20]	; (800b0a8 <std+0x44>)
 800b094:	6224      	str	r4, [r4, #32]
 800b096:	6323      	str	r3, [r4, #48]	; 0x30
 800b098:	bd10      	pop	{r4, pc}
 800b09a:	bf00      	nop
 800b09c:	0800c9a1 	.word	0x0800c9a1
 800b0a0:	0800c9c3 	.word	0x0800c9c3
 800b0a4:	0800c9fb 	.word	0x0800c9fb
 800b0a8:	0800ca1f 	.word	0x0800ca1f

0800b0ac <_cleanup_r>:
 800b0ac:	4901      	ldr	r1, [pc, #4]	; (800b0b4 <_cleanup_r+0x8>)
 800b0ae:	f000 b8af 	b.w	800b210 <_fwalk_reent>
 800b0b2:	bf00      	nop
 800b0b4:	0800afed 	.word	0x0800afed

0800b0b8 <__sfmoreglue>:
 800b0b8:	b570      	push	{r4, r5, r6, lr}
 800b0ba:	1e4a      	subs	r2, r1, #1
 800b0bc:	2568      	movs	r5, #104	; 0x68
 800b0be:	4355      	muls	r5, r2
 800b0c0:	460e      	mov	r6, r1
 800b0c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b0c6:	f7fd f8c7 	bl	8008258 <_malloc_r>
 800b0ca:	4604      	mov	r4, r0
 800b0cc:	b140      	cbz	r0, 800b0e0 <__sfmoreglue+0x28>
 800b0ce:	2100      	movs	r1, #0
 800b0d0:	e9c0 1600 	strd	r1, r6, [r0]
 800b0d4:	300c      	adds	r0, #12
 800b0d6:	60a0      	str	r0, [r4, #8]
 800b0d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b0dc:	f7fd f864 	bl	80081a8 <memset>
 800b0e0:	4620      	mov	r0, r4
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}

0800b0e4 <__sfp_lock_acquire>:
 800b0e4:	4801      	ldr	r0, [pc, #4]	; (800b0ec <__sfp_lock_acquire+0x8>)
 800b0e6:	f000 bc26 	b.w	800b936 <__retarget_lock_acquire_recursive>
 800b0ea:	bf00      	nop
 800b0ec:	2001f5b4 	.word	0x2001f5b4

0800b0f0 <__sfp_lock_release>:
 800b0f0:	4801      	ldr	r0, [pc, #4]	; (800b0f8 <__sfp_lock_release+0x8>)
 800b0f2:	f000 bc21 	b.w	800b938 <__retarget_lock_release_recursive>
 800b0f6:	bf00      	nop
 800b0f8:	2001f5b4 	.word	0x2001f5b4

0800b0fc <__sinit_lock_acquire>:
 800b0fc:	4801      	ldr	r0, [pc, #4]	; (800b104 <__sinit_lock_acquire+0x8>)
 800b0fe:	f000 bc1a 	b.w	800b936 <__retarget_lock_acquire_recursive>
 800b102:	bf00      	nop
 800b104:	2001f5af 	.word	0x2001f5af

0800b108 <__sinit_lock_release>:
 800b108:	4801      	ldr	r0, [pc, #4]	; (800b110 <__sinit_lock_release+0x8>)
 800b10a:	f000 bc15 	b.w	800b938 <__retarget_lock_release_recursive>
 800b10e:	bf00      	nop
 800b110:	2001f5af 	.word	0x2001f5af

0800b114 <__sinit>:
 800b114:	b510      	push	{r4, lr}
 800b116:	4604      	mov	r4, r0
 800b118:	f7ff fff0 	bl	800b0fc <__sinit_lock_acquire>
 800b11c:	69a3      	ldr	r3, [r4, #24]
 800b11e:	b11b      	cbz	r3, 800b128 <__sinit+0x14>
 800b120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b124:	f7ff bff0 	b.w	800b108 <__sinit_lock_release>
 800b128:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b12c:	6523      	str	r3, [r4, #80]	; 0x50
 800b12e:	4b13      	ldr	r3, [pc, #76]	; (800b17c <__sinit+0x68>)
 800b130:	4a13      	ldr	r2, [pc, #76]	; (800b180 <__sinit+0x6c>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	62a2      	str	r2, [r4, #40]	; 0x28
 800b136:	42a3      	cmp	r3, r4
 800b138:	bf04      	itt	eq
 800b13a:	2301      	moveq	r3, #1
 800b13c:	61a3      	streq	r3, [r4, #24]
 800b13e:	4620      	mov	r0, r4
 800b140:	f000 f820 	bl	800b184 <__sfp>
 800b144:	6060      	str	r0, [r4, #4]
 800b146:	4620      	mov	r0, r4
 800b148:	f000 f81c 	bl	800b184 <__sfp>
 800b14c:	60a0      	str	r0, [r4, #8]
 800b14e:	4620      	mov	r0, r4
 800b150:	f000 f818 	bl	800b184 <__sfp>
 800b154:	2200      	movs	r2, #0
 800b156:	60e0      	str	r0, [r4, #12]
 800b158:	2104      	movs	r1, #4
 800b15a:	6860      	ldr	r0, [r4, #4]
 800b15c:	f7ff ff82 	bl	800b064 <std>
 800b160:	68a0      	ldr	r0, [r4, #8]
 800b162:	2201      	movs	r2, #1
 800b164:	2109      	movs	r1, #9
 800b166:	f7ff ff7d 	bl	800b064 <std>
 800b16a:	68e0      	ldr	r0, [r4, #12]
 800b16c:	2202      	movs	r2, #2
 800b16e:	2112      	movs	r1, #18
 800b170:	f7ff ff78 	bl	800b064 <std>
 800b174:	2301      	movs	r3, #1
 800b176:	61a3      	str	r3, [r4, #24]
 800b178:	e7d2      	b.n	800b120 <__sinit+0xc>
 800b17a:	bf00      	nop
 800b17c:	08023bd8 	.word	0x08023bd8
 800b180:	0800b0ad 	.word	0x0800b0ad

0800b184 <__sfp>:
 800b184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b186:	4607      	mov	r7, r0
 800b188:	f7ff ffac 	bl	800b0e4 <__sfp_lock_acquire>
 800b18c:	4b1e      	ldr	r3, [pc, #120]	; (800b208 <__sfp+0x84>)
 800b18e:	681e      	ldr	r6, [r3, #0]
 800b190:	69b3      	ldr	r3, [r6, #24]
 800b192:	b913      	cbnz	r3, 800b19a <__sfp+0x16>
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff ffbd 	bl	800b114 <__sinit>
 800b19a:	3648      	adds	r6, #72	; 0x48
 800b19c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b1a0:	3b01      	subs	r3, #1
 800b1a2:	d503      	bpl.n	800b1ac <__sfp+0x28>
 800b1a4:	6833      	ldr	r3, [r6, #0]
 800b1a6:	b30b      	cbz	r3, 800b1ec <__sfp+0x68>
 800b1a8:	6836      	ldr	r6, [r6, #0]
 800b1aa:	e7f7      	b.n	800b19c <__sfp+0x18>
 800b1ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b1b0:	b9d5      	cbnz	r5, 800b1e8 <__sfp+0x64>
 800b1b2:	4b16      	ldr	r3, [pc, #88]	; (800b20c <__sfp+0x88>)
 800b1b4:	60e3      	str	r3, [r4, #12]
 800b1b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b1ba:	6665      	str	r5, [r4, #100]	; 0x64
 800b1bc:	f000 fbba 	bl	800b934 <__retarget_lock_init_recursive>
 800b1c0:	f7ff ff96 	bl	800b0f0 <__sfp_lock_release>
 800b1c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b1c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b1cc:	6025      	str	r5, [r4, #0]
 800b1ce:	61a5      	str	r5, [r4, #24]
 800b1d0:	2208      	movs	r2, #8
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b1d8:	f7fc ffe6 	bl	80081a8 <memset>
 800b1dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b1e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1e8:	3468      	adds	r4, #104	; 0x68
 800b1ea:	e7d9      	b.n	800b1a0 <__sfp+0x1c>
 800b1ec:	2104      	movs	r1, #4
 800b1ee:	4638      	mov	r0, r7
 800b1f0:	f7ff ff62 	bl	800b0b8 <__sfmoreglue>
 800b1f4:	4604      	mov	r4, r0
 800b1f6:	6030      	str	r0, [r6, #0]
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	d1d5      	bne.n	800b1a8 <__sfp+0x24>
 800b1fc:	f7ff ff78 	bl	800b0f0 <__sfp_lock_release>
 800b200:	230c      	movs	r3, #12
 800b202:	603b      	str	r3, [r7, #0]
 800b204:	e7ee      	b.n	800b1e4 <__sfp+0x60>
 800b206:	bf00      	nop
 800b208:	08023bd8 	.word	0x08023bd8
 800b20c:	ffff0001 	.word	0xffff0001

0800b210 <_fwalk_reent>:
 800b210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b214:	4606      	mov	r6, r0
 800b216:	4688      	mov	r8, r1
 800b218:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b21c:	2700      	movs	r7, #0
 800b21e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b222:	f1b9 0901 	subs.w	r9, r9, #1
 800b226:	d505      	bpl.n	800b234 <_fwalk_reent+0x24>
 800b228:	6824      	ldr	r4, [r4, #0]
 800b22a:	2c00      	cmp	r4, #0
 800b22c:	d1f7      	bne.n	800b21e <_fwalk_reent+0xe>
 800b22e:	4638      	mov	r0, r7
 800b230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b234:	89ab      	ldrh	r3, [r5, #12]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d907      	bls.n	800b24a <_fwalk_reent+0x3a>
 800b23a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b23e:	3301      	adds	r3, #1
 800b240:	d003      	beq.n	800b24a <_fwalk_reent+0x3a>
 800b242:	4629      	mov	r1, r5
 800b244:	4630      	mov	r0, r6
 800b246:	47c0      	blx	r8
 800b248:	4307      	orrs	r7, r0
 800b24a:	3568      	adds	r5, #104	; 0x68
 800b24c:	e7e9      	b.n	800b222 <_fwalk_reent+0x12>

0800b24e <rshift>:
 800b24e:	6903      	ldr	r3, [r0, #16]
 800b250:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b254:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b258:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b25c:	f100 0414 	add.w	r4, r0, #20
 800b260:	dd45      	ble.n	800b2ee <rshift+0xa0>
 800b262:	f011 011f 	ands.w	r1, r1, #31
 800b266:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b26a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b26e:	d10c      	bne.n	800b28a <rshift+0x3c>
 800b270:	f100 0710 	add.w	r7, r0, #16
 800b274:	4629      	mov	r1, r5
 800b276:	42b1      	cmp	r1, r6
 800b278:	d334      	bcc.n	800b2e4 <rshift+0x96>
 800b27a:	1a9b      	subs	r3, r3, r2
 800b27c:	009b      	lsls	r3, r3, #2
 800b27e:	1eea      	subs	r2, r5, #3
 800b280:	4296      	cmp	r6, r2
 800b282:	bf38      	it	cc
 800b284:	2300      	movcc	r3, #0
 800b286:	4423      	add	r3, r4
 800b288:	e015      	b.n	800b2b6 <rshift+0x68>
 800b28a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b28e:	f1c1 0820 	rsb	r8, r1, #32
 800b292:	40cf      	lsrs	r7, r1
 800b294:	f105 0e04 	add.w	lr, r5, #4
 800b298:	46a1      	mov	r9, r4
 800b29a:	4576      	cmp	r6, lr
 800b29c:	46f4      	mov	ip, lr
 800b29e:	d815      	bhi.n	800b2cc <rshift+0x7e>
 800b2a0:	1a9b      	subs	r3, r3, r2
 800b2a2:	009a      	lsls	r2, r3, #2
 800b2a4:	3a04      	subs	r2, #4
 800b2a6:	3501      	adds	r5, #1
 800b2a8:	42ae      	cmp	r6, r5
 800b2aa:	bf38      	it	cc
 800b2ac:	2200      	movcc	r2, #0
 800b2ae:	18a3      	adds	r3, r4, r2
 800b2b0:	50a7      	str	r7, [r4, r2]
 800b2b2:	b107      	cbz	r7, 800b2b6 <rshift+0x68>
 800b2b4:	3304      	adds	r3, #4
 800b2b6:	1b1a      	subs	r2, r3, r4
 800b2b8:	42a3      	cmp	r3, r4
 800b2ba:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b2be:	bf08      	it	eq
 800b2c0:	2300      	moveq	r3, #0
 800b2c2:	6102      	str	r2, [r0, #16]
 800b2c4:	bf08      	it	eq
 800b2c6:	6143      	streq	r3, [r0, #20]
 800b2c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2cc:	f8dc c000 	ldr.w	ip, [ip]
 800b2d0:	fa0c fc08 	lsl.w	ip, ip, r8
 800b2d4:	ea4c 0707 	orr.w	r7, ip, r7
 800b2d8:	f849 7b04 	str.w	r7, [r9], #4
 800b2dc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b2e0:	40cf      	lsrs	r7, r1
 800b2e2:	e7da      	b.n	800b29a <rshift+0x4c>
 800b2e4:	f851 cb04 	ldr.w	ip, [r1], #4
 800b2e8:	f847 cf04 	str.w	ip, [r7, #4]!
 800b2ec:	e7c3      	b.n	800b276 <rshift+0x28>
 800b2ee:	4623      	mov	r3, r4
 800b2f0:	e7e1      	b.n	800b2b6 <rshift+0x68>

0800b2f2 <__hexdig_fun>:
 800b2f2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b2f6:	2b09      	cmp	r3, #9
 800b2f8:	d802      	bhi.n	800b300 <__hexdig_fun+0xe>
 800b2fa:	3820      	subs	r0, #32
 800b2fc:	b2c0      	uxtb	r0, r0
 800b2fe:	4770      	bx	lr
 800b300:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b304:	2b05      	cmp	r3, #5
 800b306:	d801      	bhi.n	800b30c <__hexdig_fun+0x1a>
 800b308:	3847      	subs	r0, #71	; 0x47
 800b30a:	e7f7      	b.n	800b2fc <__hexdig_fun+0xa>
 800b30c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b310:	2b05      	cmp	r3, #5
 800b312:	d801      	bhi.n	800b318 <__hexdig_fun+0x26>
 800b314:	3827      	subs	r0, #39	; 0x27
 800b316:	e7f1      	b.n	800b2fc <__hexdig_fun+0xa>
 800b318:	2000      	movs	r0, #0
 800b31a:	4770      	bx	lr

0800b31c <__gethex>:
 800b31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b320:	ed2d 8b02 	vpush	{d8}
 800b324:	b089      	sub	sp, #36	; 0x24
 800b326:	ee08 0a10 	vmov	s16, r0
 800b32a:	9304      	str	r3, [sp, #16]
 800b32c:	4bbc      	ldr	r3, [pc, #752]	; (800b620 <__gethex+0x304>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	9301      	str	r3, [sp, #4]
 800b332:	4618      	mov	r0, r3
 800b334:	468b      	mov	fp, r1
 800b336:	4690      	mov	r8, r2
 800b338:	f7f4 ff5a 	bl	80001f0 <strlen>
 800b33c:	9b01      	ldr	r3, [sp, #4]
 800b33e:	f8db 2000 	ldr.w	r2, [fp]
 800b342:	4403      	add	r3, r0
 800b344:	4682      	mov	sl, r0
 800b346:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b34a:	9305      	str	r3, [sp, #20]
 800b34c:	1c93      	adds	r3, r2, #2
 800b34e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b352:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b356:	32fe      	adds	r2, #254	; 0xfe
 800b358:	18d1      	adds	r1, r2, r3
 800b35a:	461f      	mov	r7, r3
 800b35c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b360:	9100      	str	r1, [sp, #0]
 800b362:	2830      	cmp	r0, #48	; 0x30
 800b364:	d0f8      	beq.n	800b358 <__gethex+0x3c>
 800b366:	f7ff ffc4 	bl	800b2f2 <__hexdig_fun>
 800b36a:	4604      	mov	r4, r0
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d13a      	bne.n	800b3e6 <__gethex+0xca>
 800b370:	9901      	ldr	r1, [sp, #4]
 800b372:	4652      	mov	r2, sl
 800b374:	4638      	mov	r0, r7
 800b376:	f001 fb56 	bl	800ca26 <strncmp>
 800b37a:	4605      	mov	r5, r0
 800b37c:	2800      	cmp	r0, #0
 800b37e:	d168      	bne.n	800b452 <__gethex+0x136>
 800b380:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b384:	eb07 060a 	add.w	r6, r7, sl
 800b388:	f7ff ffb3 	bl	800b2f2 <__hexdig_fun>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	d062      	beq.n	800b456 <__gethex+0x13a>
 800b390:	4633      	mov	r3, r6
 800b392:	7818      	ldrb	r0, [r3, #0]
 800b394:	2830      	cmp	r0, #48	; 0x30
 800b396:	461f      	mov	r7, r3
 800b398:	f103 0301 	add.w	r3, r3, #1
 800b39c:	d0f9      	beq.n	800b392 <__gethex+0x76>
 800b39e:	f7ff ffa8 	bl	800b2f2 <__hexdig_fun>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	fab0 f480 	clz	r4, r0
 800b3a8:	0964      	lsrs	r4, r4, #5
 800b3aa:	4635      	mov	r5, r6
 800b3ac:	9300      	str	r3, [sp, #0]
 800b3ae:	463a      	mov	r2, r7
 800b3b0:	4616      	mov	r6, r2
 800b3b2:	3201      	adds	r2, #1
 800b3b4:	7830      	ldrb	r0, [r6, #0]
 800b3b6:	f7ff ff9c 	bl	800b2f2 <__hexdig_fun>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d1f8      	bne.n	800b3b0 <__gethex+0x94>
 800b3be:	9901      	ldr	r1, [sp, #4]
 800b3c0:	4652      	mov	r2, sl
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	f001 fb2f 	bl	800ca26 <strncmp>
 800b3c8:	b980      	cbnz	r0, 800b3ec <__gethex+0xd0>
 800b3ca:	b94d      	cbnz	r5, 800b3e0 <__gethex+0xc4>
 800b3cc:	eb06 050a 	add.w	r5, r6, sl
 800b3d0:	462a      	mov	r2, r5
 800b3d2:	4616      	mov	r6, r2
 800b3d4:	3201      	adds	r2, #1
 800b3d6:	7830      	ldrb	r0, [r6, #0]
 800b3d8:	f7ff ff8b 	bl	800b2f2 <__hexdig_fun>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d1f8      	bne.n	800b3d2 <__gethex+0xb6>
 800b3e0:	1bad      	subs	r5, r5, r6
 800b3e2:	00ad      	lsls	r5, r5, #2
 800b3e4:	e004      	b.n	800b3f0 <__gethex+0xd4>
 800b3e6:	2400      	movs	r4, #0
 800b3e8:	4625      	mov	r5, r4
 800b3ea:	e7e0      	b.n	800b3ae <__gethex+0x92>
 800b3ec:	2d00      	cmp	r5, #0
 800b3ee:	d1f7      	bne.n	800b3e0 <__gethex+0xc4>
 800b3f0:	7833      	ldrb	r3, [r6, #0]
 800b3f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3f6:	2b50      	cmp	r3, #80	; 0x50
 800b3f8:	d13b      	bne.n	800b472 <__gethex+0x156>
 800b3fa:	7873      	ldrb	r3, [r6, #1]
 800b3fc:	2b2b      	cmp	r3, #43	; 0x2b
 800b3fe:	d02c      	beq.n	800b45a <__gethex+0x13e>
 800b400:	2b2d      	cmp	r3, #45	; 0x2d
 800b402:	d02e      	beq.n	800b462 <__gethex+0x146>
 800b404:	1c71      	adds	r1, r6, #1
 800b406:	f04f 0900 	mov.w	r9, #0
 800b40a:	7808      	ldrb	r0, [r1, #0]
 800b40c:	f7ff ff71 	bl	800b2f2 <__hexdig_fun>
 800b410:	1e43      	subs	r3, r0, #1
 800b412:	b2db      	uxtb	r3, r3
 800b414:	2b18      	cmp	r3, #24
 800b416:	d82c      	bhi.n	800b472 <__gethex+0x156>
 800b418:	f1a0 0210 	sub.w	r2, r0, #16
 800b41c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b420:	f7ff ff67 	bl	800b2f2 <__hexdig_fun>
 800b424:	1e43      	subs	r3, r0, #1
 800b426:	b2db      	uxtb	r3, r3
 800b428:	2b18      	cmp	r3, #24
 800b42a:	d91d      	bls.n	800b468 <__gethex+0x14c>
 800b42c:	f1b9 0f00 	cmp.w	r9, #0
 800b430:	d000      	beq.n	800b434 <__gethex+0x118>
 800b432:	4252      	negs	r2, r2
 800b434:	4415      	add	r5, r2
 800b436:	f8cb 1000 	str.w	r1, [fp]
 800b43a:	b1e4      	cbz	r4, 800b476 <__gethex+0x15a>
 800b43c:	9b00      	ldr	r3, [sp, #0]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	bf14      	ite	ne
 800b442:	2700      	movne	r7, #0
 800b444:	2706      	moveq	r7, #6
 800b446:	4638      	mov	r0, r7
 800b448:	b009      	add	sp, #36	; 0x24
 800b44a:	ecbd 8b02 	vpop	{d8}
 800b44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b452:	463e      	mov	r6, r7
 800b454:	4625      	mov	r5, r4
 800b456:	2401      	movs	r4, #1
 800b458:	e7ca      	b.n	800b3f0 <__gethex+0xd4>
 800b45a:	f04f 0900 	mov.w	r9, #0
 800b45e:	1cb1      	adds	r1, r6, #2
 800b460:	e7d3      	b.n	800b40a <__gethex+0xee>
 800b462:	f04f 0901 	mov.w	r9, #1
 800b466:	e7fa      	b.n	800b45e <__gethex+0x142>
 800b468:	230a      	movs	r3, #10
 800b46a:	fb03 0202 	mla	r2, r3, r2, r0
 800b46e:	3a10      	subs	r2, #16
 800b470:	e7d4      	b.n	800b41c <__gethex+0x100>
 800b472:	4631      	mov	r1, r6
 800b474:	e7df      	b.n	800b436 <__gethex+0x11a>
 800b476:	1bf3      	subs	r3, r6, r7
 800b478:	3b01      	subs	r3, #1
 800b47a:	4621      	mov	r1, r4
 800b47c:	2b07      	cmp	r3, #7
 800b47e:	dc0b      	bgt.n	800b498 <__gethex+0x17c>
 800b480:	ee18 0a10 	vmov	r0, s16
 800b484:	f000 fadc 	bl	800ba40 <_Balloc>
 800b488:	4604      	mov	r4, r0
 800b48a:	b940      	cbnz	r0, 800b49e <__gethex+0x182>
 800b48c:	4b65      	ldr	r3, [pc, #404]	; (800b624 <__gethex+0x308>)
 800b48e:	4602      	mov	r2, r0
 800b490:	21de      	movs	r1, #222	; 0xde
 800b492:	4865      	ldr	r0, [pc, #404]	; (800b628 <__gethex+0x30c>)
 800b494:	f001 faf8 	bl	800ca88 <__assert_func>
 800b498:	3101      	adds	r1, #1
 800b49a:	105b      	asrs	r3, r3, #1
 800b49c:	e7ee      	b.n	800b47c <__gethex+0x160>
 800b49e:	f100 0914 	add.w	r9, r0, #20
 800b4a2:	f04f 0b00 	mov.w	fp, #0
 800b4a6:	f1ca 0301 	rsb	r3, sl, #1
 800b4aa:	f8cd 9008 	str.w	r9, [sp, #8]
 800b4ae:	f8cd b000 	str.w	fp, [sp]
 800b4b2:	9306      	str	r3, [sp, #24]
 800b4b4:	42b7      	cmp	r7, r6
 800b4b6:	d340      	bcc.n	800b53a <__gethex+0x21e>
 800b4b8:	9802      	ldr	r0, [sp, #8]
 800b4ba:	9b00      	ldr	r3, [sp, #0]
 800b4bc:	f840 3b04 	str.w	r3, [r0], #4
 800b4c0:	eba0 0009 	sub.w	r0, r0, r9
 800b4c4:	1080      	asrs	r0, r0, #2
 800b4c6:	0146      	lsls	r6, r0, #5
 800b4c8:	6120      	str	r0, [r4, #16]
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f000 fbae 	bl	800bc2c <__hi0bits>
 800b4d0:	1a30      	subs	r0, r6, r0
 800b4d2:	f8d8 6000 	ldr.w	r6, [r8]
 800b4d6:	42b0      	cmp	r0, r6
 800b4d8:	dd63      	ble.n	800b5a2 <__gethex+0x286>
 800b4da:	1b87      	subs	r7, r0, r6
 800b4dc:	4639      	mov	r1, r7
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f000 ff48 	bl	800c374 <__any_on>
 800b4e4:	4682      	mov	sl, r0
 800b4e6:	b1a8      	cbz	r0, 800b514 <__gethex+0x1f8>
 800b4e8:	1e7b      	subs	r3, r7, #1
 800b4ea:	1159      	asrs	r1, r3, #5
 800b4ec:	f003 021f 	and.w	r2, r3, #31
 800b4f0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b4f4:	f04f 0a01 	mov.w	sl, #1
 800b4f8:	fa0a f202 	lsl.w	r2, sl, r2
 800b4fc:	420a      	tst	r2, r1
 800b4fe:	d009      	beq.n	800b514 <__gethex+0x1f8>
 800b500:	4553      	cmp	r3, sl
 800b502:	dd05      	ble.n	800b510 <__gethex+0x1f4>
 800b504:	1eb9      	subs	r1, r7, #2
 800b506:	4620      	mov	r0, r4
 800b508:	f000 ff34 	bl	800c374 <__any_on>
 800b50c:	2800      	cmp	r0, #0
 800b50e:	d145      	bne.n	800b59c <__gethex+0x280>
 800b510:	f04f 0a02 	mov.w	sl, #2
 800b514:	4639      	mov	r1, r7
 800b516:	4620      	mov	r0, r4
 800b518:	f7ff fe99 	bl	800b24e <rshift>
 800b51c:	443d      	add	r5, r7
 800b51e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b522:	42ab      	cmp	r3, r5
 800b524:	da4c      	bge.n	800b5c0 <__gethex+0x2a4>
 800b526:	ee18 0a10 	vmov	r0, s16
 800b52a:	4621      	mov	r1, r4
 800b52c:	f000 fac8 	bl	800bac0 <_Bfree>
 800b530:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b532:	2300      	movs	r3, #0
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	27a3      	movs	r7, #163	; 0xa3
 800b538:	e785      	b.n	800b446 <__gethex+0x12a>
 800b53a:	1e73      	subs	r3, r6, #1
 800b53c:	9a05      	ldr	r2, [sp, #20]
 800b53e:	9303      	str	r3, [sp, #12]
 800b540:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b544:	4293      	cmp	r3, r2
 800b546:	d019      	beq.n	800b57c <__gethex+0x260>
 800b548:	f1bb 0f20 	cmp.w	fp, #32
 800b54c:	d107      	bne.n	800b55e <__gethex+0x242>
 800b54e:	9b02      	ldr	r3, [sp, #8]
 800b550:	9a00      	ldr	r2, [sp, #0]
 800b552:	f843 2b04 	str.w	r2, [r3], #4
 800b556:	9302      	str	r3, [sp, #8]
 800b558:	2300      	movs	r3, #0
 800b55a:	9300      	str	r3, [sp, #0]
 800b55c:	469b      	mov	fp, r3
 800b55e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b562:	f7ff fec6 	bl	800b2f2 <__hexdig_fun>
 800b566:	9b00      	ldr	r3, [sp, #0]
 800b568:	f000 000f 	and.w	r0, r0, #15
 800b56c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b570:	4303      	orrs	r3, r0
 800b572:	9300      	str	r3, [sp, #0]
 800b574:	f10b 0b04 	add.w	fp, fp, #4
 800b578:	9b03      	ldr	r3, [sp, #12]
 800b57a:	e00d      	b.n	800b598 <__gethex+0x27c>
 800b57c:	9b03      	ldr	r3, [sp, #12]
 800b57e:	9a06      	ldr	r2, [sp, #24]
 800b580:	4413      	add	r3, r2
 800b582:	42bb      	cmp	r3, r7
 800b584:	d3e0      	bcc.n	800b548 <__gethex+0x22c>
 800b586:	4618      	mov	r0, r3
 800b588:	9901      	ldr	r1, [sp, #4]
 800b58a:	9307      	str	r3, [sp, #28]
 800b58c:	4652      	mov	r2, sl
 800b58e:	f001 fa4a 	bl	800ca26 <strncmp>
 800b592:	9b07      	ldr	r3, [sp, #28]
 800b594:	2800      	cmp	r0, #0
 800b596:	d1d7      	bne.n	800b548 <__gethex+0x22c>
 800b598:	461e      	mov	r6, r3
 800b59a:	e78b      	b.n	800b4b4 <__gethex+0x198>
 800b59c:	f04f 0a03 	mov.w	sl, #3
 800b5a0:	e7b8      	b.n	800b514 <__gethex+0x1f8>
 800b5a2:	da0a      	bge.n	800b5ba <__gethex+0x29e>
 800b5a4:	1a37      	subs	r7, r6, r0
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	ee18 0a10 	vmov	r0, s16
 800b5ac:	463a      	mov	r2, r7
 800b5ae:	f000 fca3 	bl	800bef8 <__lshift>
 800b5b2:	1bed      	subs	r5, r5, r7
 800b5b4:	4604      	mov	r4, r0
 800b5b6:	f100 0914 	add.w	r9, r0, #20
 800b5ba:	f04f 0a00 	mov.w	sl, #0
 800b5be:	e7ae      	b.n	800b51e <__gethex+0x202>
 800b5c0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b5c4:	42a8      	cmp	r0, r5
 800b5c6:	dd72      	ble.n	800b6ae <__gethex+0x392>
 800b5c8:	1b45      	subs	r5, r0, r5
 800b5ca:	42ae      	cmp	r6, r5
 800b5cc:	dc36      	bgt.n	800b63c <__gethex+0x320>
 800b5ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d02a      	beq.n	800b62c <__gethex+0x310>
 800b5d6:	2b03      	cmp	r3, #3
 800b5d8:	d02c      	beq.n	800b634 <__gethex+0x318>
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d115      	bne.n	800b60a <__gethex+0x2ee>
 800b5de:	42ae      	cmp	r6, r5
 800b5e0:	d113      	bne.n	800b60a <__gethex+0x2ee>
 800b5e2:	2e01      	cmp	r6, #1
 800b5e4:	d10b      	bne.n	800b5fe <__gethex+0x2e2>
 800b5e6:	9a04      	ldr	r2, [sp, #16]
 800b5e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b5ec:	6013      	str	r3, [r2, #0]
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	6123      	str	r3, [r4, #16]
 800b5f2:	f8c9 3000 	str.w	r3, [r9]
 800b5f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5f8:	2762      	movs	r7, #98	; 0x62
 800b5fa:	601c      	str	r4, [r3, #0]
 800b5fc:	e723      	b.n	800b446 <__gethex+0x12a>
 800b5fe:	1e71      	subs	r1, r6, #1
 800b600:	4620      	mov	r0, r4
 800b602:	f000 feb7 	bl	800c374 <__any_on>
 800b606:	2800      	cmp	r0, #0
 800b608:	d1ed      	bne.n	800b5e6 <__gethex+0x2ca>
 800b60a:	ee18 0a10 	vmov	r0, s16
 800b60e:	4621      	mov	r1, r4
 800b610:	f000 fa56 	bl	800bac0 <_Bfree>
 800b614:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b616:	2300      	movs	r3, #0
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	2750      	movs	r7, #80	; 0x50
 800b61c:	e713      	b.n	800b446 <__gethex+0x12a>
 800b61e:	bf00      	nop
 800b620:	08023ecc 	.word	0x08023ecc
 800b624:	08023dec 	.word	0x08023dec
 800b628:	08023e60 	.word	0x08023e60
 800b62c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d1eb      	bne.n	800b60a <__gethex+0x2ee>
 800b632:	e7d8      	b.n	800b5e6 <__gethex+0x2ca>
 800b634:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b636:	2b00      	cmp	r3, #0
 800b638:	d1d5      	bne.n	800b5e6 <__gethex+0x2ca>
 800b63a:	e7e6      	b.n	800b60a <__gethex+0x2ee>
 800b63c:	1e6f      	subs	r7, r5, #1
 800b63e:	f1ba 0f00 	cmp.w	sl, #0
 800b642:	d131      	bne.n	800b6a8 <__gethex+0x38c>
 800b644:	b127      	cbz	r7, 800b650 <__gethex+0x334>
 800b646:	4639      	mov	r1, r7
 800b648:	4620      	mov	r0, r4
 800b64a:	f000 fe93 	bl	800c374 <__any_on>
 800b64e:	4682      	mov	sl, r0
 800b650:	117b      	asrs	r3, r7, #5
 800b652:	2101      	movs	r1, #1
 800b654:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b658:	f007 071f 	and.w	r7, r7, #31
 800b65c:	fa01 f707 	lsl.w	r7, r1, r7
 800b660:	421f      	tst	r7, r3
 800b662:	4629      	mov	r1, r5
 800b664:	4620      	mov	r0, r4
 800b666:	bf18      	it	ne
 800b668:	f04a 0a02 	orrne.w	sl, sl, #2
 800b66c:	1b76      	subs	r6, r6, r5
 800b66e:	f7ff fdee 	bl	800b24e <rshift>
 800b672:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b676:	2702      	movs	r7, #2
 800b678:	f1ba 0f00 	cmp.w	sl, #0
 800b67c:	d048      	beq.n	800b710 <__gethex+0x3f4>
 800b67e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b682:	2b02      	cmp	r3, #2
 800b684:	d015      	beq.n	800b6b2 <__gethex+0x396>
 800b686:	2b03      	cmp	r3, #3
 800b688:	d017      	beq.n	800b6ba <__gethex+0x39e>
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d109      	bne.n	800b6a2 <__gethex+0x386>
 800b68e:	f01a 0f02 	tst.w	sl, #2
 800b692:	d006      	beq.n	800b6a2 <__gethex+0x386>
 800b694:	f8d9 0000 	ldr.w	r0, [r9]
 800b698:	ea4a 0a00 	orr.w	sl, sl, r0
 800b69c:	f01a 0f01 	tst.w	sl, #1
 800b6a0:	d10e      	bne.n	800b6c0 <__gethex+0x3a4>
 800b6a2:	f047 0710 	orr.w	r7, r7, #16
 800b6a6:	e033      	b.n	800b710 <__gethex+0x3f4>
 800b6a8:	f04f 0a01 	mov.w	sl, #1
 800b6ac:	e7d0      	b.n	800b650 <__gethex+0x334>
 800b6ae:	2701      	movs	r7, #1
 800b6b0:	e7e2      	b.n	800b678 <__gethex+0x35c>
 800b6b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6b4:	f1c3 0301 	rsb	r3, r3, #1
 800b6b8:	9315      	str	r3, [sp, #84]	; 0x54
 800b6ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d0f0      	beq.n	800b6a2 <__gethex+0x386>
 800b6c0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6c4:	f104 0314 	add.w	r3, r4, #20
 800b6c8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b6cc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b6d0:	f04f 0c00 	mov.w	ip, #0
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6da:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800b6de:	d01c      	beq.n	800b71a <__gethex+0x3fe>
 800b6e0:	3201      	adds	r2, #1
 800b6e2:	6002      	str	r2, [r0, #0]
 800b6e4:	2f02      	cmp	r7, #2
 800b6e6:	f104 0314 	add.w	r3, r4, #20
 800b6ea:	d13f      	bne.n	800b76c <__gethex+0x450>
 800b6ec:	f8d8 2000 	ldr.w	r2, [r8]
 800b6f0:	3a01      	subs	r2, #1
 800b6f2:	42b2      	cmp	r2, r6
 800b6f4:	d10a      	bne.n	800b70c <__gethex+0x3f0>
 800b6f6:	1171      	asrs	r1, r6, #5
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b6fe:	f006 061f 	and.w	r6, r6, #31
 800b702:	fa02 f606 	lsl.w	r6, r2, r6
 800b706:	421e      	tst	r6, r3
 800b708:	bf18      	it	ne
 800b70a:	4617      	movne	r7, r2
 800b70c:	f047 0720 	orr.w	r7, r7, #32
 800b710:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b712:	601c      	str	r4, [r3, #0]
 800b714:	9b04      	ldr	r3, [sp, #16]
 800b716:	601d      	str	r5, [r3, #0]
 800b718:	e695      	b.n	800b446 <__gethex+0x12a>
 800b71a:	4299      	cmp	r1, r3
 800b71c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b720:	d8d8      	bhi.n	800b6d4 <__gethex+0x3b8>
 800b722:	68a3      	ldr	r3, [r4, #8]
 800b724:	459b      	cmp	fp, r3
 800b726:	db19      	blt.n	800b75c <__gethex+0x440>
 800b728:	6861      	ldr	r1, [r4, #4]
 800b72a:	ee18 0a10 	vmov	r0, s16
 800b72e:	3101      	adds	r1, #1
 800b730:	f000 f986 	bl	800ba40 <_Balloc>
 800b734:	4681      	mov	r9, r0
 800b736:	b918      	cbnz	r0, 800b740 <__gethex+0x424>
 800b738:	4b1a      	ldr	r3, [pc, #104]	; (800b7a4 <__gethex+0x488>)
 800b73a:	4602      	mov	r2, r0
 800b73c:	2184      	movs	r1, #132	; 0x84
 800b73e:	e6a8      	b.n	800b492 <__gethex+0x176>
 800b740:	6922      	ldr	r2, [r4, #16]
 800b742:	3202      	adds	r2, #2
 800b744:	f104 010c 	add.w	r1, r4, #12
 800b748:	0092      	lsls	r2, r2, #2
 800b74a:	300c      	adds	r0, #12
 800b74c:	f7fc fd1e 	bl	800818c <memcpy>
 800b750:	4621      	mov	r1, r4
 800b752:	ee18 0a10 	vmov	r0, s16
 800b756:	f000 f9b3 	bl	800bac0 <_Bfree>
 800b75a:	464c      	mov	r4, r9
 800b75c:	6923      	ldr	r3, [r4, #16]
 800b75e:	1c5a      	adds	r2, r3, #1
 800b760:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b764:	6122      	str	r2, [r4, #16]
 800b766:	2201      	movs	r2, #1
 800b768:	615a      	str	r2, [r3, #20]
 800b76a:	e7bb      	b.n	800b6e4 <__gethex+0x3c8>
 800b76c:	6922      	ldr	r2, [r4, #16]
 800b76e:	455a      	cmp	r2, fp
 800b770:	dd0b      	ble.n	800b78a <__gethex+0x46e>
 800b772:	2101      	movs	r1, #1
 800b774:	4620      	mov	r0, r4
 800b776:	f7ff fd6a 	bl	800b24e <rshift>
 800b77a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b77e:	3501      	adds	r5, #1
 800b780:	42ab      	cmp	r3, r5
 800b782:	f6ff aed0 	blt.w	800b526 <__gethex+0x20a>
 800b786:	2701      	movs	r7, #1
 800b788:	e7c0      	b.n	800b70c <__gethex+0x3f0>
 800b78a:	f016 061f 	ands.w	r6, r6, #31
 800b78e:	d0fa      	beq.n	800b786 <__gethex+0x46a>
 800b790:	449a      	add	sl, r3
 800b792:	f1c6 0620 	rsb	r6, r6, #32
 800b796:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b79a:	f000 fa47 	bl	800bc2c <__hi0bits>
 800b79e:	42b0      	cmp	r0, r6
 800b7a0:	dbe7      	blt.n	800b772 <__gethex+0x456>
 800b7a2:	e7f0      	b.n	800b786 <__gethex+0x46a>
 800b7a4:	08023dec 	.word	0x08023dec

0800b7a8 <L_shift>:
 800b7a8:	f1c2 0208 	rsb	r2, r2, #8
 800b7ac:	0092      	lsls	r2, r2, #2
 800b7ae:	b570      	push	{r4, r5, r6, lr}
 800b7b0:	f1c2 0620 	rsb	r6, r2, #32
 800b7b4:	6843      	ldr	r3, [r0, #4]
 800b7b6:	6804      	ldr	r4, [r0, #0]
 800b7b8:	fa03 f506 	lsl.w	r5, r3, r6
 800b7bc:	432c      	orrs	r4, r5
 800b7be:	40d3      	lsrs	r3, r2
 800b7c0:	6004      	str	r4, [r0, #0]
 800b7c2:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7c6:	4288      	cmp	r0, r1
 800b7c8:	d3f4      	bcc.n	800b7b4 <L_shift+0xc>
 800b7ca:	bd70      	pop	{r4, r5, r6, pc}

0800b7cc <__match>:
 800b7cc:	b530      	push	{r4, r5, lr}
 800b7ce:	6803      	ldr	r3, [r0, #0]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7d6:	b914      	cbnz	r4, 800b7de <__match+0x12>
 800b7d8:	6003      	str	r3, [r0, #0]
 800b7da:	2001      	movs	r0, #1
 800b7dc:	bd30      	pop	{r4, r5, pc}
 800b7de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7e2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b7e6:	2d19      	cmp	r5, #25
 800b7e8:	bf98      	it	ls
 800b7ea:	3220      	addls	r2, #32
 800b7ec:	42a2      	cmp	r2, r4
 800b7ee:	d0f0      	beq.n	800b7d2 <__match+0x6>
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	e7f3      	b.n	800b7dc <__match+0x10>

0800b7f4 <__hexnan>:
 800b7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f8:	680b      	ldr	r3, [r1, #0]
 800b7fa:	6801      	ldr	r1, [r0, #0]
 800b7fc:	115e      	asrs	r6, r3, #5
 800b7fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b802:	f013 031f 	ands.w	r3, r3, #31
 800b806:	b087      	sub	sp, #28
 800b808:	bf18      	it	ne
 800b80a:	3604      	addne	r6, #4
 800b80c:	2500      	movs	r5, #0
 800b80e:	1f37      	subs	r7, r6, #4
 800b810:	4682      	mov	sl, r0
 800b812:	4690      	mov	r8, r2
 800b814:	9301      	str	r3, [sp, #4]
 800b816:	f846 5c04 	str.w	r5, [r6, #-4]
 800b81a:	46b9      	mov	r9, r7
 800b81c:	463c      	mov	r4, r7
 800b81e:	9502      	str	r5, [sp, #8]
 800b820:	46ab      	mov	fp, r5
 800b822:	784a      	ldrb	r2, [r1, #1]
 800b824:	1c4b      	adds	r3, r1, #1
 800b826:	9303      	str	r3, [sp, #12]
 800b828:	b342      	cbz	r2, 800b87c <__hexnan+0x88>
 800b82a:	4610      	mov	r0, r2
 800b82c:	9105      	str	r1, [sp, #20]
 800b82e:	9204      	str	r2, [sp, #16]
 800b830:	f7ff fd5f 	bl	800b2f2 <__hexdig_fun>
 800b834:	2800      	cmp	r0, #0
 800b836:	d14f      	bne.n	800b8d8 <__hexnan+0xe4>
 800b838:	9a04      	ldr	r2, [sp, #16]
 800b83a:	9905      	ldr	r1, [sp, #20]
 800b83c:	2a20      	cmp	r2, #32
 800b83e:	d818      	bhi.n	800b872 <__hexnan+0x7e>
 800b840:	9b02      	ldr	r3, [sp, #8]
 800b842:	459b      	cmp	fp, r3
 800b844:	dd13      	ble.n	800b86e <__hexnan+0x7a>
 800b846:	454c      	cmp	r4, r9
 800b848:	d206      	bcs.n	800b858 <__hexnan+0x64>
 800b84a:	2d07      	cmp	r5, #7
 800b84c:	dc04      	bgt.n	800b858 <__hexnan+0x64>
 800b84e:	462a      	mov	r2, r5
 800b850:	4649      	mov	r1, r9
 800b852:	4620      	mov	r0, r4
 800b854:	f7ff ffa8 	bl	800b7a8 <L_shift>
 800b858:	4544      	cmp	r4, r8
 800b85a:	d950      	bls.n	800b8fe <__hexnan+0x10a>
 800b85c:	2300      	movs	r3, #0
 800b85e:	f1a4 0904 	sub.w	r9, r4, #4
 800b862:	f844 3c04 	str.w	r3, [r4, #-4]
 800b866:	f8cd b008 	str.w	fp, [sp, #8]
 800b86a:	464c      	mov	r4, r9
 800b86c:	461d      	mov	r5, r3
 800b86e:	9903      	ldr	r1, [sp, #12]
 800b870:	e7d7      	b.n	800b822 <__hexnan+0x2e>
 800b872:	2a29      	cmp	r2, #41	; 0x29
 800b874:	d156      	bne.n	800b924 <__hexnan+0x130>
 800b876:	3102      	adds	r1, #2
 800b878:	f8ca 1000 	str.w	r1, [sl]
 800b87c:	f1bb 0f00 	cmp.w	fp, #0
 800b880:	d050      	beq.n	800b924 <__hexnan+0x130>
 800b882:	454c      	cmp	r4, r9
 800b884:	d206      	bcs.n	800b894 <__hexnan+0xa0>
 800b886:	2d07      	cmp	r5, #7
 800b888:	dc04      	bgt.n	800b894 <__hexnan+0xa0>
 800b88a:	462a      	mov	r2, r5
 800b88c:	4649      	mov	r1, r9
 800b88e:	4620      	mov	r0, r4
 800b890:	f7ff ff8a 	bl	800b7a8 <L_shift>
 800b894:	4544      	cmp	r4, r8
 800b896:	d934      	bls.n	800b902 <__hexnan+0x10e>
 800b898:	f1a8 0204 	sub.w	r2, r8, #4
 800b89c:	4623      	mov	r3, r4
 800b89e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8a2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8a6:	429f      	cmp	r7, r3
 800b8a8:	d2f9      	bcs.n	800b89e <__hexnan+0xaa>
 800b8aa:	1b3b      	subs	r3, r7, r4
 800b8ac:	f023 0303 	bic.w	r3, r3, #3
 800b8b0:	3304      	adds	r3, #4
 800b8b2:	3401      	adds	r4, #1
 800b8b4:	3e03      	subs	r6, #3
 800b8b6:	42b4      	cmp	r4, r6
 800b8b8:	bf88      	it	hi
 800b8ba:	2304      	movhi	r3, #4
 800b8bc:	4443      	add	r3, r8
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f843 2b04 	str.w	r2, [r3], #4
 800b8c4:	429f      	cmp	r7, r3
 800b8c6:	d2fb      	bcs.n	800b8c0 <__hexnan+0xcc>
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	b91b      	cbnz	r3, 800b8d4 <__hexnan+0xe0>
 800b8cc:	4547      	cmp	r7, r8
 800b8ce:	d127      	bne.n	800b920 <__hexnan+0x12c>
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	603b      	str	r3, [r7, #0]
 800b8d4:	2005      	movs	r0, #5
 800b8d6:	e026      	b.n	800b926 <__hexnan+0x132>
 800b8d8:	3501      	adds	r5, #1
 800b8da:	2d08      	cmp	r5, #8
 800b8dc:	f10b 0b01 	add.w	fp, fp, #1
 800b8e0:	dd06      	ble.n	800b8f0 <__hexnan+0xfc>
 800b8e2:	4544      	cmp	r4, r8
 800b8e4:	d9c3      	bls.n	800b86e <__hexnan+0x7a>
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8ec:	2501      	movs	r5, #1
 800b8ee:	3c04      	subs	r4, #4
 800b8f0:	6822      	ldr	r2, [r4, #0]
 800b8f2:	f000 000f 	and.w	r0, r0, #15
 800b8f6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b8fa:	6022      	str	r2, [r4, #0]
 800b8fc:	e7b7      	b.n	800b86e <__hexnan+0x7a>
 800b8fe:	2508      	movs	r5, #8
 800b900:	e7b5      	b.n	800b86e <__hexnan+0x7a>
 800b902:	9b01      	ldr	r3, [sp, #4]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d0df      	beq.n	800b8c8 <__hexnan+0xd4>
 800b908:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b90c:	f1c3 0320 	rsb	r3, r3, #32
 800b910:	fa22 f303 	lsr.w	r3, r2, r3
 800b914:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b918:	401a      	ands	r2, r3
 800b91a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b91e:	e7d3      	b.n	800b8c8 <__hexnan+0xd4>
 800b920:	3f04      	subs	r7, #4
 800b922:	e7d1      	b.n	800b8c8 <__hexnan+0xd4>
 800b924:	2004      	movs	r0, #4
 800b926:	b007      	add	sp, #28
 800b928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b92c <_localeconv_r>:
 800b92c:	4800      	ldr	r0, [pc, #0]	; (800b930 <_localeconv_r+0x4>)
 800b92e:	4770      	bx	lr
 800b930:	20014924 	.word	0x20014924

0800b934 <__retarget_lock_init_recursive>:
 800b934:	4770      	bx	lr

0800b936 <__retarget_lock_acquire_recursive>:
 800b936:	4770      	bx	lr

0800b938 <__retarget_lock_release_recursive>:
 800b938:	4770      	bx	lr

0800b93a <__swhatbuf_r>:
 800b93a:	b570      	push	{r4, r5, r6, lr}
 800b93c:	460e      	mov	r6, r1
 800b93e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b942:	2900      	cmp	r1, #0
 800b944:	b096      	sub	sp, #88	; 0x58
 800b946:	4614      	mov	r4, r2
 800b948:	461d      	mov	r5, r3
 800b94a:	da07      	bge.n	800b95c <__swhatbuf_r+0x22>
 800b94c:	2300      	movs	r3, #0
 800b94e:	602b      	str	r3, [r5, #0]
 800b950:	89b3      	ldrh	r3, [r6, #12]
 800b952:	061a      	lsls	r2, r3, #24
 800b954:	d410      	bmi.n	800b978 <__swhatbuf_r+0x3e>
 800b956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b95a:	e00e      	b.n	800b97a <__swhatbuf_r+0x40>
 800b95c:	466a      	mov	r2, sp
 800b95e:	f001 f8d3 	bl	800cb08 <_fstat_r>
 800b962:	2800      	cmp	r0, #0
 800b964:	dbf2      	blt.n	800b94c <__swhatbuf_r+0x12>
 800b966:	9a01      	ldr	r2, [sp, #4]
 800b968:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b96c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b970:	425a      	negs	r2, r3
 800b972:	415a      	adcs	r2, r3
 800b974:	602a      	str	r2, [r5, #0]
 800b976:	e7ee      	b.n	800b956 <__swhatbuf_r+0x1c>
 800b978:	2340      	movs	r3, #64	; 0x40
 800b97a:	2000      	movs	r0, #0
 800b97c:	6023      	str	r3, [r4, #0]
 800b97e:	b016      	add	sp, #88	; 0x58
 800b980:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b984 <__smakebuf_r>:
 800b984:	898b      	ldrh	r3, [r1, #12]
 800b986:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b988:	079d      	lsls	r5, r3, #30
 800b98a:	4606      	mov	r6, r0
 800b98c:	460c      	mov	r4, r1
 800b98e:	d507      	bpl.n	800b9a0 <__smakebuf_r+0x1c>
 800b990:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b994:	6023      	str	r3, [r4, #0]
 800b996:	6123      	str	r3, [r4, #16]
 800b998:	2301      	movs	r3, #1
 800b99a:	6163      	str	r3, [r4, #20]
 800b99c:	b002      	add	sp, #8
 800b99e:	bd70      	pop	{r4, r5, r6, pc}
 800b9a0:	ab01      	add	r3, sp, #4
 800b9a2:	466a      	mov	r2, sp
 800b9a4:	f7ff ffc9 	bl	800b93a <__swhatbuf_r>
 800b9a8:	9900      	ldr	r1, [sp, #0]
 800b9aa:	4605      	mov	r5, r0
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	f7fc fc53 	bl	8008258 <_malloc_r>
 800b9b2:	b948      	cbnz	r0, 800b9c8 <__smakebuf_r+0x44>
 800b9b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9b8:	059a      	lsls	r2, r3, #22
 800b9ba:	d4ef      	bmi.n	800b99c <__smakebuf_r+0x18>
 800b9bc:	f023 0303 	bic.w	r3, r3, #3
 800b9c0:	f043 0302 	orr.w	r3, r3, #2
 800b9c4:	81a3      	strh	r3, [r4, #12]
 800b9c6:	e7e3      	b.n	800b990 <__smakebuf_r+0xc>
 800b9c8:	4b0d      	ldr	r3, [pc, #52]	; (800ba00 <__smakebuf_r+0x7c>)
 800b9ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	6020      	str	r0, [r4, #0]
 800b9d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9d4:	81a3      	strh	r3, [r4, #12]
 800b9d6:	9b00      	ldr	r3, [sp, #0]
 800b9d8:	6163      	str	r3, [r4, #20]
 800b9da:	9b01      	ldr	r3, [sp, #4]
 800b9dc:	6120      	str	r0, [r4, #16]
 800b9de:	b15b      	cbz	r3, 800b9f8 <__smakebuf_r+0x74>
 800b9e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9e4:	4630      	mov	r0, r6
 800b9e6:	f001 f8a1 	bl	800cb2c <_isatty_r>
 800b9ea:	b128      	cbz	r0, 800b9f8 <__smakebuf_r+0x74>
 800b9ec:	89a3      	ldrh	r3, [r4, #12]
 800b9ee:	f023 0303 	bic.w	r3, r3, #3
 800b9f2:	f043 0301 	orr.w	r3, r3, #1
 800b9f6:	81a3      	strh	r3, [r4, #12]
 800b9f8:	89a0      	ldrh	r0, [r4, #12]
 800b9fa:	4305      	orrs	r5, r0
 800b9fc:	81a5      	strh	r5, [r4, #12]
 800b9fe:	e7cd      	b.n	800b99c <__smakebuf_r+0x18>
 800ba00:	0800b0ad 	.word	0x0800b0ad

0800ba04 <__ascii_mbtowc>:
 800ba04:	b082      	sub	sp, #8
 800ba06:	b901      	cbnz	r1, 800ba0a <__ascii_mbtowc+0x6>
 800ba08:	a901      	add	r1, sp, #4
 800ba0a:	b142      	cbz	r2, 800ba1e <__ascii_mbtowc+0x1a>
 800ba0c:	b14b      	cbz	r3, 800ba22 <__ascii_mbtowc+0x1e>
 800ba0e:	7813      	ldrb	r3, [r2, #0]
 800ba10:	600b      	str	r3, [r1, #0]
 800ba12:	7812      	ldrb	r2, [r2, #0]
 800ba14:	1e10      	subs	r0, r2, #0
 800ba16:	bf18      	it	ne
 800ba18:	2001      	movne	r0, #1
 800ba1a:	b002      	add	sp, #8
 800ba1c:	4770      	bx	lr
 800ba1e:	4610      	mov	r0, r2
 800ba20:	e7fb      	b.n	800ba1a <__ascii_mbtowc+0x16>
 800ba22:	f06f 0001 	mvn.w	r0, #1
 800ba26:	e7f8      	b.n	800ba1a <__ascii_mbtowc+0x16>

0800ba28 <__malloc_lock>:
 800ba28:	4801      	ldr	r0, [pc, #4]	; (800ba30 <__malloc_lock+0x8>)
 800ba2a:	f7ff bf84 	b.w	800b936 <__retarget_lock_acquire_recursive>
 800ba2e:	bf00      	nop
 800ba30:	2001f5b0 	.word	0x2001f5b0

0800ba34 <__malloc_unlock>:
 800ba34:	4801      	ldr	r0, [pc, #4]	; (800ba3c <__malloc_unlock+0x8>)
 800ba36:	f7ff bf7f 	b.w	800b938 <__retarget_lock_release_recursive>
 800ba3a:	bf00      	nop
 800ba3c:	2001f5b0 	.word	0x2001f5b0

0800ba40 <_Balloc>:
 800ba40:	b570      	push	{r4, r5, r6, lr}
 800ba42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ba44:	4604      	mov	r4, r0
 800ba46:	460d      	mov	r5, r1
 800ba48:	b976      	cbnz	r6, 800ba68 <_Balloc+0x28>
 800ba4a:	2010      	movs	r0, #16
 800ba4c:	f7fc fb96 	bl	800817c <malloc>
 800ba50:	4602      	mov	r2, r0
 800ba52:	6260      	str	r0, [r4, #36]	; 0x24
 800ba54:	b920      	cbnz	r0, 800ba60 <_Balloc+0x20>
 800ba56:	4b18      	ldr	r3, [pc, #96]	; (800bab8 <_Balloc+0x78>)
 800ba58:	4818      	ldr	r0, [pc, #96]	; (800babc <_Balloc+0x7c>)
 800ba5a:	2166      	movs	r1, #102	; 0x66
 800ba5c:	f001 f814 	bl	800ca88 <__assert_func>
 800ba60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba64:	6006      	str	r6, [r0, #0]
 800ba66:	60c6      	str	r6, [r0, #12]
 800ba68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ba6a:	68f3      	ldr	r3, [r6, #12]
 800ba6c:	b183      	cbz	r3, 800ba90 <_Balloc+0x50>
 800ba6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba70:	68db      	ldr	r3, [r3, #12]
 800ba72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ba76:	b9b8      	cbnz	r0, 800baa8 <_Balloc+0x68>
 800ba78:	2101      	movs	r1, #1
 800ba7a:	fa01 f605 	lsl.w	r6, r1, r5
 800ba7e:	1d72      	adds	r2, r6, #5
 800ba80:	0092      	lsls	r2, r2, #2
 800ba82:	4620      	mov	r0, r4
 800ba84:	f000 fc97 	bl	800c3b6 <_calloc_r>
 800ba88:	b160      	cbz	r0, 800baa4 <_Balloc+0x64>
 800ba8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ba8e:	e00e      	b.n	800baae <_Balloc+0x6e>
 800ba90:	2221      	movs	r2, #33	; 0x21
 800ba92:	2104      	movs	r1, #4
 800ba94:	4620      	mov	r0, r4
 800ba96:	f000 fc8e 	bl	800c3b6 <_calloc_r>
 800ba9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba9c:	60f0      	str	r0, [r6, #12]
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d1e4      	bne.n	800ba6e <_Balloc+0x2e>
 800baa4:	2000      	movs	r0, #0
 800baa6:	bd70      	pop	{r4, r5, r6, pc}
 800baa8:	6802      	ldr	r2, [r0, #0]
 800baaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800baae:	2300      	movs	r3, #0
 800bab0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bab4:	e7f7      	b.n	800baa6 <_Balloc+0x66>
 800bab6:	bf00      	nop
 800bab8:	08023d76 	.word	0x08023d76
 800babc:	08023ee0 	.word	0x08023ee0

0800bac0 <_Bfree>:
 800bac0:	b570      	push	{r4, r5, r6, lr}
 800bac2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bac4:	4605      	mov	r5, r0
 800bac6:	460c      	mov	r4, r1
 800bac8:	b976      	cbnz	r6, 800bae8 <_Bfree+0x28>
 800baca:	2010      	movs	r0, #16
 800bacc:	f7fc fb56 	bl	800817c <malloc>
 800bad0:	4602      	mov	r2, r0
 800bad2:	6268      	str	r0, [r5, #36]	; 0x24
 800bad4:	b920      	cbnz	r0, 800bae0 <_Bfree+0x20>
 800bad6:	4b09      	ldr	r3, [pc, #36]	; (800bafc <_Bfree+0x3c>)
 800bad8:	4809      	ldr	r0, [pc, #36]	; (800bb00 <_Bfree+0x40>)
 800bada:	218a      	movs	r1, #138	; 0x8a
 800badc:	f000 ffd4 	bl	800ca88 <__assert_func>
 800bae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bae4:	6006      	str	r6, [r0, #0]
 800bae6:	60c6      	str	r6, [r0, #12]
 800bae8:	b13c      	cbz	r4, 800bafa <_Bfree+0x3a>
 800baea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800baec:	6862      	ldr	r2, [r4, #4]
 800baee:	68db      	ldr	r3, [r3, #12]
 800baf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800baf4:	6021      	str	r1, [r4, #0]
 800baf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bafa:	bd70      	pop	{r4, r5, r6, pc}
 800bafc:	08023d76 	.word	0x08023d76
 800bb00:	08023ee0 	.word	0x08023ee0

0800bb04 <__multadd>:
 800bb04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb08:	690e      	ldr	r6, [r1, #16]
 800bb0a:	4607      	mov	r7, r0
 800bb0c:	4698      	mov	r8, r3
 800bb0e:	460c      	mov	r4, r1
 800bb10:	f101 0014 	add.w	r0, r1, #20
 800bb14:	2300      	movs	r3, #0
 800bb16:	6805      	ldr	r5, [r0, #0]
 800bb18:	b2a9      	uxth	r1, r5
 800bb1a:	fb02 8101 	mla	r1, r2, r1, r8
 800bb1e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bb22:	0c2d      	lsrs	r5, r5, #16
 800bb24:	fb02 c505 	mla	r5, r2, r5, ip
 800bb28:	b289      	uxth	r1, r1
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bb30:	429e      	cmp	r6, r3
 800bb32:	f840 1b04 	str.w	r1, [r0], #4
 800bb36:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bb3a:	dcec      	bgt.n	800bb16 <__multadd+0x12>
 800bb3c:	f1b8 0f00 	cmp.w	r8, #0
 800bb40:	d022      	beq.n	800bb88 <__multadd+0x84>
 800bb42:	68a3      	ldr	r3, [r4, #8]
 800bb44:	42b3      	cmp	r3, r6
 800bb46:	dc19      	bgt.n	800bb7c <__multadd+0x78>
 800bb48:	6861      	ldr	r1, [r4, #4]
 800bb4a:	4638      	mov	r0, r7
 800bb4c:	3101      	adds	r1, #1
 800bb4e:	f7ff ff77 	bl	800ba40 <_Balloc>
 800bb52:	4605      	mov	r5, r0
 800bb54:	b928      	cbnz	r0, 800bb62 <__multadd+0x5e>
 800bb56:	4602      	mov	r2, r0
 800bb58:	4b0d      	ldr	r3, [pc, #52]	; (800bb90 <__multadd+0x8c>)
 800bb5a:	480e      	ldr	r0, [pc, #56]	; (800bb94 <__multadd+0x90>)
 800bb5c:	21b5      	movs	r1, #181	; 0xb5
 800bb5e:	f000 ff93 	bl	800ca88 <__assert_func>
 800bb62:	6922      	ldr	r2, [r4, #16]
 800bb64:	3202      	adds	r2, #2
 800bb66:	f104 010c 	add.w	r1, r4, #12
 800bb6a:	0092      	lsls	r2, r2, #2
 800bb6c:	300c      	adds	r0, #12
 800bb6e:	f7fc fb0d 	bl	800818c <memcpy>
 800bb72:	4621      	mov	r1, r4
 800bb74:	4638      	mov	r0, r7
 800bb76:	f7ff ffa3 	bl	800bac0 <_Bfree>
 800bb7a:	462c      	mov	r4, r5
 800bb7c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bb80:	3601      	adds	r6, #1
 800bb82:	f8c3 8014 	str.w	r8, [r3, #20]
 800bb86:	6126      	str	r6, [r4, #16]
 800bb88:	4620      	mov	r0, r4
 800bb8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb8e:	bf00      	nop
 800bb90:	08023dec 	.word	0x08023dec
 800bb94:	08023ee0 	.word	0x08023ee0

0800bb98 <__s2b>:
 800bb98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	4615      	mov	r5, r2
 800bba0:	461f      	mov	r7, r3
 800bba2:	2209      	movs	r2, #9
 800bba4:	3308      	adds	r3, #8
 800bba6:	4606      	mov	r6, r0
 800bba8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bbac:	2100      	movs	r1, #0
 800bbae:	2201      	movs	r2, #1
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	db09      	blt.n	800bbc8 <__s2b+0x30>
 800bbb4:	4630      	mov	r0, r6
 800bbb6:	f7ff ff43 	bl	800ba40 <_Balloc>
 800bbba:	b940      	cbnz	r0, 800bbce <__s2b+0x36>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	4b19      	ldr	r3, [pc, #100]	; (800bc24 <__s2b+0x8c>)
 800bbc0:	4819      	ldr	r0, [pc, #100]	; (800bc28 <__s2b+0x90>)
 800bbc2:	21ce      	movs	r1, #206	; 0xce
 800bbc4:	f000 ff60 	bl	800ca88 <__assert_func>
 800bbc8:	0052      	lsls	r2, r2, #1
 800bbca:	3101      	adds	r1, #1
 800bbcc:	e7f0      	b.n	800bbb0 <__s2b+0x18>
 800bbce:	9b08      	ldr	r3, [sp, #32]
 800bbd0:	6143      	str	r3, [r0, #20]
 800bbd2:	2d09      	cmp	r5, #9
 800bbd4:	f04f 0301 	mov.w	r3, #1
 800bbd8:	6103      	str	r3, [r0, #16]
 800bbda:	dd16      	ble.n	800bc0a <__s2b+0x72>
 800bbdc:	f104 0909 	add.w	r9, r4, #9
 800bbe0:	46c8      	mov	r8, r9
 800bbe2:	442c      	add	r4, r5
 800bbe4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bbe8:	4601      	mov	r1, r0
 800bbea:	3b30      	subs	r3, #48	; 0x30
 800bbec:	220a      	movs	r2, #10
 800bbee:	4630      	mov	r0, r6
 800bbf0:	f7ff ff88 	bl	800bb04 <__multadd>
 800bbf4:	45a0      	cmp	r8, r4
 800bbf6:	d1f5      	bne.n	800bbe4 <__s2b+0x4c>
 800bbf8:	f1a5 0408 	sub.w	r4, r5, #8
 800bbfc:	444c      	add	r4, r9
 800bbfe:	1b2d      	subs	r5, r5, r4
 800bc00:	1963      	adds	r3, r4, r5
 800bc02:	42bb      	cmp	r3, r7
 800bc04:	db04      	blt.n	800bc10 <__s2b+0x78>
 800bc06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0a:	340a      	adds	r4, #10
 800bc0c:	2509      	movs	r5, #9
 800bc0e:	e7f6      	b.n	800bbfe <__s2b+0x66>
 800bc10:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bc14:	4601      	mov	r1, r0
 800bc16:	3b30      	subs	r3, #48	; 0x30
 800bc18:	220a      	movs	r2, #10
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	f7ff ff72 	bl	800bb04 <__multadd>
 800bc20:	e7ee      	b.n	800bc00 <__s2b+0x68>
 800bc22:	bf00      	nop
 800bc24:	08023dec 	.word	0x08023dec
 800bc28:	08023ee0 	.word	0x08023ee0

0800bc2c <__hi0bits>:
 800bc2c:	0c03      	lsrs	r3, r0, #16
 800bc2e:	041b      	lsls	r3, r3, #16
 800bc30:	b9d3      	cbnz	r3, 800bc68 <__hi0bits+0x3c>
 800bc32:	0400      	lsls	r0, r0, #16
 800bc34:	2310      	movs	r3, #16
 800bc36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bc3a:	bf04      	itt	eq
 800bc3c:	0200      	lsleq	r0, r0, #8
 800bc3e:	3308      	addeq	r3, #8
 800bc40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bc44:	bf04      	itt	eq
 800bc46:	0100      	lsleq	r0, r0, #4
 800bc48:	3304      	addeq	r3, #4
 800bc4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bc4e:	bf04      	itt	eq
 800bc50:	0080      	lsleq	r0, r0, #2
 800bc52:	3302      	addeq	r3, #2
 800bc54:	2800      	cmp	r0, #0
 800bc56:	db05      	blt.n	800bc64 <__hi0bits+0x38>
 800bc58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bc5c:	f103 0301 	add.w	r3, r3, #1
 800bc60:	bf08      	it	eq
 800bc62:	2320      	moveq	r3, #32
 800bc64:	4618      	mov	r0, r3
 800bc66:	4770      	bx	lr
 800bc68:	2300      	movs	r3, #0
 800bc6a:	e7e4      	b.n	800bc36 <__hi0bits+0xa>

0800bc6c <__lo0bits>:
 800bc6c:	6803      	ldr	r3, [r0, #0]
 800bc6e:	f013 0207 	ands.w	r2, r3, #7
 800bc72:	4601      	mov	r1, r0
 800bc74:	d00b      	beq.n	800bc8e <__lo0bits+0x22>
 800bc76:	07da      	lsls	r2, r3, #31
 800bc78:	d424      	bmi.n	800bcc4 <__lo0bits+0x58>
 800bc7a:	0798      	lsls	r0, r3, #30
 800bc7c:	bf49      	itett	mi
 800bc7e:	085b      	lsrmi	r3, r3, #1
 800bc80:	089b      	lsrpl	r3, r3, #2
 800bc82:	2001      	movmi	r0, #1
 800bc84:	600b      	strmi	r3, [r1, #0]
 800bc86:	bf5c      	itt	pl
 800bc88:	600b      	strpl	r3, [r1, #0]
 800bc8a:	2002      	movpl	r0, #2
 800bc8c:	4770      	bx	lr
 800bc8e:	b298      	uxth	r0, r3
 800bc90:	b9b0      	cbnz	r0, 800bcc0 <__lo0bits+0x54>
 800bc92:	0c1b      	lsrs	r3, r3, #16
 800bc94:	2010      	movs	r0, #16
 800bc96:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bc9a:	bf04      	itt	eq
 800bc9c:	0a1b      	lsreq	r3, r3, #8
 800bc9e:	3008      	addeq	r0, #8
 800bca0:	071a      	lsls	r2, r3, #28
 800bca2:	bf04      	itt	eq
 800bca4:	091b      	lsreq	r3, r3, #4
 800bca6:	3004      	addeq	r0, #4
 800bca8:	079a      	lsls	r2, r3, #30
 800bcaa:	bf04      	itt	eq
 800bcac:	089b      	lsreq	r3, r3, #2
 800bcae:	3002      	addeq	r0, #2
 800bcb0:	07da      	lsls	r2, r3, #31
 800bcb2:	d403      	bmi.n	800bcbc <__lo0bits+0x50>
 800bcb4:	085b      	lsrs	r3, r3, #1
 800bcb6:	f100 0001 	add.w	r0, r0, #1
 800bcba:	d005      	beq.n	800bcc8 <__lo0bits+0x5c>
 800bcbc:	600b      	str	r3, [r1, #0]
 800bcbe:	4770      	bx	lr
 800bcc0:	4610      	mov	r0, r2
 800bcc2:	e7e8      	b.n	800bc96 <__lo0bits+0x2a>
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	4770      	bx	lr
 800bcc8:	2020      	movs	r0, #32
 800bcca:	4770      	bx	lr

0800bccc <__i2b>:
 800bccc:	b510      	push	{r4, lr}
 800bcce:	460c      	mov	r4, r1
 800bcd0:	2101      	movs	r1, #1
 800bcd2:	f7ff feb5 	bl	800ba40 <_Balloc>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	b928      	cbnz	r0, 800bce6 <__i2b+0x1a>
 800bcda:	4b05      	ldr	r3, [pc, #20]	; (800bcf0 <__i2b+0x24>)
 800bcdc:	4805      	ldr	r0, [pc, #20]	; (800bcf4 <__i2b+0x28>)
 800bcde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bce2:	f000 fed1 	bl	800ca88 <__assert_func>
 800bce6:	2301      	movs	r3, #1
 800bce8:	6144      	str	r4, [r0, #20]
 800bcea:	6103      	str	r3, [r0, #16]
 800bcec:	bd10      	pop	{r4, pc}
 800bcee:	bf00      	nop
 800bcf0:	08023dec 	.word	0x08023dec
 800bcf4:	08023ee0 	.word	0x08023ee0

0800bcf8 <__multiply>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	4614      	mov	r4, r2
 800bcfe:	690a      	ldr	r2, [r1, #16]
 800bd00:	6923      	ldr	r3, [r4, #16]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	bfb8      	it	lt
 800bd06:	460b      	movlt	r3, r1
 800bd08:	460d      	mov	r5, r1
 800bd0a:	bfbc      	itt	lt
 800bd0c:	4625      	movlt	r5, r4
 800bd0e:	461c      	movlt	r4, r3
 800bd10:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bd14:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bd18:	68ab      	ldr	r3, [r5, #8]
 800bd1a:	6869      	ldr	r1, [r5, #4]
 800bd1c:	eb0a 0709 	add.w	r7, sl, r9
 800bd20:	42bb      	cmp	r3, r7
 800bd22:	b085      	sub	sp, #20
 800bd24:	bfb8      	it	lt
 800bd26:	3101      	addlt	r1, #1
 800bd28:	f7ff fe8a 	bl	800ba40 <_Balloc>
 800bd2c:	b930      	cbnz	r0, 800bd3c <__multiply+0x44>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	4b42      	ldr	r3, [pc, #264]	; (800be3c <__multiply+0x144>)
 800bd32:	4843      	ldr	r0, [pc, #268]	; (800be40 <__multiply+0x148>)
 800bd34:	f240 115d 	movw	r1, #349	; 0x15d
 800bd38:	f000 fea6 	bl	800ca88 <__assert_func>
 800bd3c:	f100 0614 	add.w	r6, r0, #20
 800bd40:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bd44:	4633      	mov	r3, r6
 800bd46:	2200      	movs	r2, #0
 800bd48:	4543      	cmp	r3, r8
 800bd4a:	d31e      	bcc.n	800bd8a <__multiply+0x92>
 800bd4c:	f105 0c14 	add.w	ip, r5, #20
 800bd50:	f104 0314 	add.w	r3, r4, #20
 800bd54:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bd58:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bd5c:	9202      	str	r2, [sp, #8]
 800bd5e:	ebac 0205 	sub.w	r2, ip, r5
 800bd62:	3a15      	subs	r2, #21
 800bd64:	f022 0203 	bic.w	r2, r2, #3
 800bd68:	3204      	adds	r2, #4
 800bd6a:	f105 0115 	add.w	r1, r5, #21
 800bd6e:	458c      	cmp	ip, r1
 800bd70:	bf38      	it	cc
 800bd72:	2204      	movcc	r2, #4
 800bd74:	9201      	str	r2, [sp, #4]
 800bd76:	9a02      	ldr	r2, [sp, #8]
 800bd78:	9303      	str	r3, [sp, #12]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d808      	bhi.n	800bd90 <__multiply+0x98>
 800bd7e:	2f00      	cmp	r7, #0
 800bd80:	dc55      	bgt.n	800be2e <__multiply+0x136>
 800bd82:	6107      	str	r7, [r0, #16]
 800bd84:	b005      	add	sp, #20
 800bd86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd8a:	f843 2b04 	str.w	r2, [r3], #4
 800bd8e:	e7db      	b.n	800bd48 <__multiply+0x50>
 800bd90:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd94:	f1ba 0f00 	cmp.w	sl, #0
 800bd98:	d020      	beq.n	800bddc <__multiply+0xe4>
 800bd9a:	f105 0e14 	add.w	lr, r5, #20
 800bd9e:	46b1      	mov	r9, r6
 800bda0:	2200      	movs	r2, #0
 800bda2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bda6:	f8d9 b000 	ldr.w	fp, [r9]
 800bdaa:	b2a1      	uxth	r1, r4
 800bdac:	fa1f fb8b 	uxth.w	fp, fp
 800bdb0:	fb0a b101 	mla	r1, sl, r1, fp
 800bdb4:	4411      	add	r1, r2
 800bdb6:	f8d9 2000 	ldr.w	r2, [r9]
 800bdba:	0c24      	lsrs	r4, r4, #16
 800bdbc:	0c12      	lsrs	r2, r2, #16
 800bdbe:	fb0a 2404 	mla	r4, sl, r4, r2
 800bdc2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bdc6:	b289      	uxth	r1, r1
 800bdc8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bdcc:	45f4      	cmp	ip, lr
 800bdce:	f849 1b04 	str.w	r1, [r9], #4
 800bdd2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bdd6:	d8e4      	bhi.n	800bda2 <__multiply+0xaa>
 800bdd8:	9901      	ldr	r1, [sp, #4]
 800bdda:	5072      	str	r2, [r6, r1]
 800bddc:	9a03      	ldr	r2, [sp, #12]
 800bdde:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bde2:	3304      	adds	r3, #4
 800bde4:	f1b9 0f00 	cmp.w	r9, #0
 800bde8:	d01f      	beq.n	800be2a <__multiply+0x132>
 800bdea:	6834      	ldr	r4, [r6, #0]
 800bdec:	f105 0114 	add.w	r1, r5, #20
 800bdf0:	46b6      	mov	lr, r6
 800bdf2:	f04f 0a00 	mov.w	sl, #0
 800bdf6:	880a      	ldrh	r2, [r1, #0]
 800bdf8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bdfc:	fb09 b202 	mla	r2, r9, r2, fp
 800be00:	4492      	add	sl, r2
 800be02:	b2a4      	uxth	r4, r4
 800be04:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800be08:	f84e 4b04 	str.w	r4, [lr], #4
 800be0c:	f851 4b04 	ldr.w	r4, [r1], #4
 800be10:	f8be 2000 	ldrh.w	r2, [lr]
 800be14:	0c24      	lsrs	r4, r4, #16
 800be16:	fb09 2404 	mla	r4, r9, r4, r2
 800be1a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800be1e:	458c      	cmp	ip, r1
 800be20:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800be24:	d8e7      	bhi.n	800bdf6 <__multiply+0xfe>
 800be26:	9a01      	ldr	r2, [sp, #4]
 800be28:	50b4      	str	r4, [r6, r2]
 800be2a:	3604      	adds	r6, #4
 800be2c:	e7a3      	b.n	800bd76 <__multiply+0x7e>
 800be2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800be32:	2b00      	cmp	r3, #0
 800be34:	d1a5      	bne.n	800bd82 <__multiply+0x8a>
 800be36:	3f01      	subs	r7, #1
 800be38:	e7a1      	b.n	800bd7e <__multiply+0x86>
 800be3a:	bf00      	nop
 800be3c:	08023dec 	.word	0x08023dec
 800be40:	08023ee0 	.word	0x08023ee0

0800be44 <__pow5mult>:
 800be44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be48:	4615      	mov	r5, r2
 800be4a:	f012 0203 	ands.w	r2, r2, #3
 800be4e:	4606      	mov	r6, r0
 800be50:	460f      	mov	r7, r1
 800be52:	d007      	beq.n	800be64 <__pow5mult+0x20>
 800be54:	4c25      	ldr	r4, [pc, #148]	; (800beec <__pow5mult+0xa8>)
 800be56:	3a01      	subs	r2, #1
 800be58:	2300      	movs	r3, #0
 800be5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be5e:	f7ff fe51 	bl	800bb04 <__multadd>
 800be62:	4607      	mov	r7, r0
 800be64:	10ad      	asrs	r5, r5, #2
 800be66:	d03d      	beq.n	800bee4 <__pow5mult+0xa0>
 800be68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800be6a:	b97c      	cbnz	r4, 800be8c <__pow5mult+0x48>
 800be6c:	2010      	movs	r0, #16
 800be6e:	f7fc f985 	bl	800817c <malloc>
 800be72:	4602      	mov	r2, r0
 800be74:	6270      	str	r0, [r6, #36]	; 0x24
 800be76:	b928      	cbnz	r0, 800be84 <__pow5mult+0x40>
 800be78:	4b1d      	ldr	r3, [pc, #116]	; (800bef0 <__pow5mult+0xac>)
 800be7a:	481e      	ldr	r0, [pc, #120]	; (800bef4 <__pow5mult+0xb0>)
 800be7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800be80:	f000 fe02 	bl	800ca88 <__assert_func>
 800be84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be88:	6004      	str	r4, [r0, #0]
 800be8a:	60c4      	str	r4, [r0, #12]
 800be8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800be90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be94:	b94c      	cbnz	r4, 800beaa <__pow5mult+0x66>
 800be96:	f240 2171 	movw	r1, #625	; 0x271
 800be9a:	4630      	mov	r0, r6
 800be9c:	f7ff ff16 	bl	800bccc <__i2b>
 800bea0:	2300      	movs	r3, #0
 800bea2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bea6:	4604      	mov	r4, r0
 800bea8:	6003      	str	r3, [r0, #0]
 800beaa:	f04f 0900 	mov.w	r9, #0
 800beae:	07eb      	lsls	r3, r5, #31
 800beb0:	d50a      	bpl.n	800bec8 <__pow5mult+0x84>
 800beb2:	4639      	mov	r1, r7
 800beb4:	4622      	mov	r2, r4
 800beb6:	4630      	mov	r0, r6
 800beb8:	f7ff ff1e 	bl	800bcf8 <__multiply>
 800bebc:	4639      	mov	r1, r7
 800bebe:	4680      	mov	r8, r0
 800bec0:	4630      	mov	r0, r6
 800bec2:	f7ff fdfd 	bl	800bac0 <_Bfree>
 800bec6:	4647      	mov	r7, r8
 800bec8:	106d      	asrs	r5, r5, #1
 800beca:	d00b      	beq.n	800bee4 <__pow5mult+0xa0>
 800becc:	6820      	ldr	r0, [r4, #0]
 800bece:	b938      	cbnz	r0, 800bee0 <__pow5mult+0x9c>
 800bed0:	4622      	mov	r2, r4
 800bed2:	4621      	mov	r1, r4
 800bed4:	4630      	mov	r0, r6
 800bed6:	f7ff ff0f 	bl	800bcf8 <__multiply>
 800beda:	6020      	str	r0, [r4, #0]
 800bedc:	f8c0 9000 	str.w	r9, [r0]
 800bee0:	4604      	mov	r4, r0
 800bee2:	e7e4      	b.n	800beae <__pow5mult+0x6a>
 800bee4:	4638      	mov	r0, r7
 800bee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beea:	bf00      	nop
 800beec:	08024030 	.word	0x08024030
 800bef0:	08023d76 	.word	0x08023d76
 800bef4:	08023ee0 	.word	0x08023ee0

0800bef8 <__lshift>:
 800bef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800befc:	460c      	mov	r4, r1
 800befe:	6849      	ldr	r1, [r1, #4]
 800bf00:	6923      	ldr	r3, [r4, #16]
 800bf02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf06:	68a3      	ldr	r3, [r4, #8]
 800bf08:	4607      	mov	r7, r0
 800bf0a:	4691      	mov	r9, r2
 800bf0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf10:	f108 0601 	add.w	r6, r8, #1
 800bf14:	42b3      	cmp	r3, r6
 800bf16:	db0b      	blt.n	800bf30 <__lshift+0x38>
 800bf18:	4638      	mov	r0, r7
 800bf1a:	f7ff fd91 	bl	800ba40 <_Balloc>
 800bf1e:	4605      	mov	r5, r0
 800bf20:	b948      	cbnz	r0, 800bf36 <__lshift+0x3e>
 800bf22:	4602      	mov	r2, r0
 800bf24:	4b28      	ldr	r3, [pc, #160]	; (800bfc8 <__lshift+0xd0>)
 800bf26:	4829      	ldr	r0, [pc, #164]	; (800bfcc <__lshift+0xd4>)
 800bf28:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bf2c:	f000 fdac 	bl	800ca88 <__assert_func>
 800bf30:	3101      	adds	r1, #1
 800bf32:	005b      	lsls	r3, r3, #1
 800bf34:	e7ee      	b.n	800bf14 <__lshift+0x1c>
 800bf36:	2300      	movs	r3, #0
 800bf38:	f100 0114 	add.w	r1, r0, #20
 800bf3c:	f100 0210 	add.w	r2, r0, #16
 800bf40:	4618      	mov	r0, r3
 800bf42:	4553      	cmp	r3, sl
 800bf44:	db33      	blt.n	800bfae <__lshift+0xb6>
 800bf46:	6920      	ldr	r0, [r4, #16]
 800bf48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf4c:	f104 0314 	add.w	r3, r4, #20
 800bf50:	f019 091f 	ands.w	r9, r9, #31
 800bf54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf5c:	d02b      	beq.n	800bfb6 <__lshift+0xbe>
 800bf5e:	f1c9 0e20 	rsb	lr, r9, #32
 800bf62:	468a      	mov	sl, r1
 800bf64:	2200      	movs	r2, #0
 800bf66:	6818      	ldr	r0, [r3, #0]
 800bf68:	fa00 f009 	lsl.w	r0, r0, r9
 800bf6c:	4302      	orrs	r2, r0
 800bf6e:	f84a 2b04 	str.w	r2, [sl], #4
 800bf72:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf76:	459c      	cmp	ip, r3
 800bf78:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf7c:	d8f3      	bhi.n	800bf66 <__lshift+0x6e>
 800bf7e:	ebac 0304 	sub.w	r3, ip, r4
 800bf82:	3b15      	subs	r3, #21
 800bf84:	f023 0303 	bic.w	r3, r3, #3
 800bf88:	3304      	adds	r3, #4
 800bf8a:	f104 0015 	add.w	r0, r4, #21
 800bf8e:	4584      	cmp	ip, r0
 800bf90:	bf38      	it	cc
 800bf92:	2304      	movcc	r3, #4
 800bf94:	50ca      	str	r2, [r1, r3]
 800bf96:	b10a      	cbz	r2, 800bf9c <__lshift+0xa4>
 800bf98:	f108 0602 	add.w	r6, r8, #2
 800bf9c:	3e01      	subs	r6, #1
 800bf9e:	4638      	mov	r0, r7
 800bfa0:	612e      	str	r6, [r5, #16]
 800bfa2:	4621      	mov	r1, r4
 800bfa4:	f7ff fd8c 	bl	800bac0 <_Bfree>
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfae:	f842 0f04 	str.w	r0, [r2, #4]!
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	e7c5      	b.n	800bf42 <__lshift+0x4a>
 800bfb6:	3904      	subs	r1, #4
 800bfb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfbc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bfc0:	459c      	cmp	ip, r3
 800bfc2:	d8f9      	bhi.n	800bfb8 <__lshift+0xc0>
 800bfc4:	e7ea      	b.n	800bf9c <__lshift+0xa4>
 800bfc6:	bf00      	nop
 800bfc8:	08023dec 	.word	0x08023dec
 800bfcc:	08023ee0 	.word	0x08023ee0

0800bfd0 <__mcmp>:
 800bfd0:	b530      	push	{r4, r5, lr}
 800bfd2:	6902      	ldr	r2, [r0, #16]
 800bfd4:	690c      	ldr	r4, [r1, #16]
 800bfd6:	1b12      	subs	r2, r2, r4
 800bfd8:	d10e      	bne.n	800bff8 <__mcmp+0x28>
 800bfda:	f100 0314 	add.w	r3, r0, #20
 800bfde:	3114      	adds	r1, #20
 800bfe0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bfe4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bfe8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bfec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bff0:	42a5      	cmp	r5, r4
 800bff2:	d003      	beq.n	800bffc <__mcmp+0x2c>
 800bff4:	d305      	bcc.n	800c002 <__mcmp+0x32>
 800bff6:	2201      	movs	r2, #1
 800bff8:	4610      	mov	r0, r2
 800bffa:	bd30      	pop	{r4, r5, pc}
 800bffc:	4283      	cmp	r3, r0
 800bffe:	d3f3      	bcc.n	800bfe8 <__mcmp+0x18>
 800c000:	e7fa      	b.n	800bff8 <__mcmp+0x28>
 800c002:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c006:	e7f7      	b.n	800bff8 <__mcmp+0x28>

0800c008 <__mdiff>:
 800c008:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c00c:	460c      	mov	r4, r1
 800c00e:	4606      	mov	r6, r0
 800c010:	4611      	mov	r1, r2
 800c012:	4620      	mov	r0, r4
 800c014:	4617      	mov	r7, r2
 800c016:	f7ff ffdb 	bl	800bfd0 <__mcmp>
 800c01a:	1e05      	subs	r5, r0, #0
 800c01c:	d110      	bne.n	800c040 <__mdiff+0x38>
 800c01e:	4629      	mov	r1, r5
 800c020:	4630      	mov	r0, r6
 800c022:	f7ff fd0d 	bl	800ba40 <_Balloc>
 800c026:	b930      	cbnz	r0, 800c036 <__mdiff+0x2e>
 800c028:	4b39      	ldr	r3, [pc, #228]	; (800c110 <__mdiff+0x108>)
 800c02a:	4602      	mov	r2, r0
 800c02c:	f240 2132 	movw	r1, #562	; 0x232
 800c030:	4838      	ldr	r0, [pc, #224]	; (800c114 <__mdiff+0x10c>)
 800c032:	f000 fd29 	bl	800ca88 <__assert_func>
 800c036:	2301      	movs	r3, #1
 800c038:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c03c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c040:	bfa4      	itt	ge
 800c042:	463b      	movge	r3, r7
 800c044:	4627      	movge	r7, r4
 800c046:	4630      	mov	r0, r6
 800c048:	6879      	ldr	r1, [r7, #4]
 800c04a:	bfa6      	itte	ge
 800c04c:	461c      	movge	r4, r3
 800c04e:	2500      	movge	r5, #0
 800c050:	2501      	movlt	r5, #1
 800c052:	f7ff fcf5 	bl	800ba40 <_Balloc>
 800c056:	b920      	cbnz	r0, 800c062 <__mdiff+0x5a>
 800c058:	4b2d      	ldr	r3, [pc, #180]	; (800c110 <__mdiff+0x108>)
 800c05a:	4602      	mov	r2, r0
 800c05c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c060:	e7e6      	b.n	800c030 <__mdiff+0x28>
 800c062:	693e      	ldr	r6, [r7, #16]
 800c064:	60c5      	str	r5, [r0, #12]
 800c066:	6925      	ldr	r5, [r4, #16]
 800c068:	f107 0114 	add.w	r1, r7, #20
 800c06c:	f104 0914 	add.w	r9, r4, #20
 800c070:	f100 0e14 	add.w	lr, r0, #20
 800c074:	f107 0210 	add.w	r2, r7, #16
 800c078:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c07c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c080:	46f2      	mov	sl, lr
 800c082:	2700      	movs	r7, #0
 800c084:	f859 3b04 	ldr.w	r3, [r9], #4
 800c088:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c08c:	fa1f f883 	uxth.w	r8, r3
 800c090:	fa17 f78b 	uxtah	r7, r7, fp
 800c094:	0c1b      	lsrs	r3, r3, #16
 800c096:	eba7 0808 	sub.w	r8, r7, r8
 800c09a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c09e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c0a2:	fa1f f888 	uxth.w	r8, r8
 800c0a6:	141f      	asrs	r7, r3, #16
 800c0a8:	454d      	cmp	r5, r9
 800c0aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c0ae:	f84a 3b04 	str.w	r3, [sl], #4
 800c0b2:	d8e7      	bhi.n	800c084 <__mdiff+0x7c>
 800c0b4:	1b2b      	subs	r3, r5, r4
 800c0b6:	3b15      	subs	r3, #21
 800c0b8:	f023 0303 	bic.w	r3, r3, #3
 800c0bc:	3304      	adds	r3, #4
 800c0be:	3415      	adds	r4, #21
 800c0c0:	42a5      	cmp	r5, r4
 800c0c2:	bf38      	it	cc
 800c0c4:	2304      	movcc	r3, #4
 800c0c6:	4419      	add	r1, r3
 800c0c8:	4473      	add	r3, lr
 800c0ca:	469e      	mov	lr, r3
 800c0cc:	460d      	mov	r5, r1
 800c0ce:	4565      	cmp	r5, ip
 800c0d0:	d30e      	bcc.n	800c0f0 <__mdiff+0xe8>
 800c0d2:	f10c 0203 	add.w	r2, ip, #3
 800c0d6:	1a52      	subs	r2, r2, r1
 800c0d8:	f022 0203 	bic.w	r2, r2, #3
 800c0dc:	3903      	subs	r1, #3
 800c0de:	458c      	cmp	ip, r1
 800c0e0:	bf38      	it	cc
 800c0e2:	2200      	movcc	r2, #0
 800c0e4:	441a      	add	r2, r3
 800c0e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c0ea:	b17b      	cbz	r3, 800c10c <__mdiff+0x104>
 800c0ec:	6106      	str	r6, [r0, #16]
 800c0ee:	e7a5      	b.n	800c03c <__mdiff+0x34>
 800c0f0:	f855 8b04 	ldr.w	r8, [r5], #4
 800c0f4:	fa17 f488 	uxtah	r4, r7, r8
 800c0f8:	1422      	asrs	r2, r4, #16
 800c0fa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c0fe:	b2a4      	uxth	r4, r4
 800c100:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c104:	f84e 4b04 	str.w	r4, [lr], #4
 800c108:	1417      	asrs	r7, r2, #16
 800c10a:	e7e0      	b.n	800c0ce <__mdiff+0xc6>
 800c10c:	3e01      	subs	r6, #1
 800c10e:	e7ea      	b.n	800c0e6 <__mdiff+0xde>
 800c110:	08023dec 	.word	0x08023dec
 800c114:	08023ee0 	.word	0x08023ee0

0800c118 <__ulp>:
 800c118:	b082      	sub	sp, #8
 800c11a:	ed8d 0b00 	vstr	d0, [sp]
 800c11e:	9b01      	ldr	r3, [sp, #4]
 800c120:	4912      	ldr	r1, [pc, #72]	; (800c16c <__ulp+0x54>)
 800c122:	4019      	ands	r1, r3
 800c124:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c128:	2900      	cmp	r1, #0
 800c12a:	dd05      	ble.n	800c138 <__ulp+0x20>
 800c12c:	2200      	movs	r2, #0
 800c12e:	460b      	mov	r3, r1
 800c130:	ec43 2b10 	vmov	d0, r2, r3
 800c134:	b002      	add	sp, #8
 800c136:	4770      	bx	lr
 800c138:	4249      	negs	r1, r1
 800c13a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c13e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c142:	f04f 0200 	mov.w	r2, #0
 800c146:	f04f 0300 	mov.w	r3, #0
 800c14a:	da04      	bge.n	800c156 <__ulp+0x3e>
 800c14c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c150:	fa41 f300 	asr.w	r3, r1, r0
 800c154:	e7ec      	b.n	800c130 <__ulp+0x18>
 800c156:	f1a0 0114 	sub.w	r1, r0, #20
 800c15a:	291e      	cmp	r1, #30
 800c15c:	bfda      	itte	le
 800c15e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c162:	fa20 f101 	lsrle.w	r1, r0, r1
 800c166:	2101      	movgt	r1, #1
 800c168:	460a      	mov	r2, r1
 800c16a:	e7e1      	b.n	800c130 <__ulp+0x18>
 800c16c:	7ff00000 	.word	0x7ff00000

0800c170 <__b2d>:
 800c170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c172:	6905      	ldr	r5, [r0, #16]
 800c174:	f100 0714 	add.w	r7, r0, #20
 800c178:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c17c:	1f2e      	subs	r6, r5, #4
 800c17e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c182:	4620      	mov	r0, r4
 800c184:	f7ff fd52 	bl	800bc2c <__hi0bits>
 800c188:	f1c0 0320 	rsb	r3, r0, #32
 800c18c:	280a      	cmp	r0, #10
 800c18e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c20c <__b2d+0x9c>
 800c192:	600b      	str	r3, [r1, #0]
 800c194:	dc14      	bgt.n	800c1c0 <__b2d+0x50>
 800c196:	f1c0 0e0b 	rsb	lr, r0, #11
 800c19a:	fa24 f10e 	lsr.w	r1, r4, lr
 800c19e:	42b7      	cmp	r7, r6
 800c1a0:	ea41 030c 	orr.w	r3, r1, ip
 800c1a4:	bf34      	ite	cc
 800c1a6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c1aa:	2100      	movcs	r1, #0
 800c1ac:	3015      	adds	r0, #21
 800c1ae:	fa04 f000 	lsl.w	r0, r4, r0
 800c1b2:	fa21 f10e 	lsr.w	r1, r1, lr
 800c1b6:	ea40 0201 	orr.w	r2, r0, r1
 800c1ba:	ec43 2b10 	vmov	d0, r2, r3
 800c1be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1c0:	42b7      	cmp	r7, r6
 800c1c2:	bf3a      	itte	cc
 800c1c4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c1c8:	f1a5 0608 	subcc.w	r6, r5, #8
 800c1cc:	2100      	movcs	r1, #0
 800c1ce:	380b      	subs	r0, #11
 800c1d0:	d017      	beq.n	800c202 <__b2d+0x92>
 800c1d2:	f1c0 0c20 	rsb	ip, r0, #32
 800c1d6:	fa04 f500 	lsl.w	r5, r4, r0
 800c1da:	42be      	cmp	r6, r7
 800c1dc:	fa21 f40c 	lsr.w	r4, r1, ip
 800c1e0:	ea45 0504 	orr.w	r5, r5, r4
 800c1e4:	bf8c      	ite	hi
 800c1e6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c1ea:	2400      	movls	r4, #0
 800c1ec:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c1f0:	fa01 f000 	lsl.w	r0, r1, r0
 800c1f4:	fa24 f40c 	lsr.w	r4, r4, ip
 800c1f8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c1fc:	ea40 0204 	orr.w	r2, r0, r4
 800c200:	e7db      	b.n	800c1ba <__b2d+0x4a>
 800c202:	ea44 030c 	orr.w	r3, r4, ip
 800c206:	460a      	mov	r2, r1
 800c208:	e7d7      	b.n	800c1ba <__b2d+0x4a>
 800c20a:	bf00      	nop
 800c20c:	3ff00000 	.word	0x3ff00000

0800c210 <__d2b>:
 800c210:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c214:	4689      	mov	r9, r1
 800c216:	2101      	movs	r1, #1
 800c218:	ec57 6b10 	vmov	r6, r7, d0
 800c21c:	4690      	mov	r8, r2
 800c21e:	f7ff fc0f 	bl	800ba40 <_Balloc>
 800c222:	4604      	mov	r4, r0
 800c224:	b930      	cbnz	r0, 800c234 <__d2b+0x24>
 800c226:	4602      	mov	r2, r0
 800c228:	4b25      	ldr	r3, [pc, #148]	; (800c2c0 <__d2b+0xb0>)
 800c22a:	4826      	ldr	r0, [pc, #152]	; (800c2c4 <__d2b+0xb4>)
 800c22c:	f240 310a 	movw	r1, #778	; 0x30a
 800c230:	f000 fc2a 	bl	800ca88 <__assert_func>
 800c234:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c238:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c23c:	bb35      	cbnz	r5, 800c28c <__d2b+0x7c>
 800c23e:	2e00      	cmp	r6, #0
 800c240:	9301      	str	r3, [sp, #4]
 800c242:	d028      	beq.n	800c296 <__d2b+0x86>
 800c244:	4668      	mov	r0, sp
 800c246:	9600      	str	r6, [sp, #0]
 800c248:	f7ff fd10 	bl	800bc6c <__lo0bits>
 800c24c:	9900      	ldr	r1, [sp, #0]
 800c24e:	b300      	cbz	r0, 800c292 <__d2b+0x82>
 800c250:	9a01      	ldr	r2, [sp, #4]
 800c252:	f1c0 0320 	rsb	r3, r0, #32
 800c256:	fa02 f303 	lsl.w	r3, r2, r3
 800c25a:	430b      	orrs	r3, r1
 800c25c:	40c2      	lsrs	r2, r0
 800c25e:	6163      	str	r3, [r4, #20]
 800c260:	9201      	str	r2, [sp, #4]
 800c262:	9b01      	ldr	r3, [sp, #4]
 800c264:	61a3      	str	r3, [r4, #24]
 800c266:	2b00      	cmp	r3, #0
 800c268:	bf14      	ite	ne
 800c26a:	2202      	movne	r2, #2
 800c26c:	2201      	moveq	r2, #1
 800c26e:	6122      	str	r2, [r4, #16]
 800c270:	b1d5      	cbz	r5, 800c2a8 <__d2b+0x98>
 800c272:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c276:	4405      	add	r5, r0
 800c278:	f8c9 5000 	str.w	r5, [r9]
 800c27c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c280:	f8c8 0000 	str.w	r0, [r8]
 800c284:	4620      	mov	r0, r4
 800c286:	b003      	add	sp, #12
 800c288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c28c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c290:	e7d5      	b.n	800c23e <__d2b+0x2e>
 800c292:	6161      	str	r1, [r4, #20]
 800c294:	e7e5      	b.n	800c262 <__d2b+0x52>
 800c296:	a801      	add	r0, sp, #4
 800c298:	f7ff fce8 	bl	800bc6c <__lo0bits>
 800c29c:	9b01      	ldr	r3, [sp, #4]
 800c29e:	6163      	str	r3, [r4, #20]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	6122      	str	r2, [r4, #16]
 800c2a4:	3020      	adds	r0, #32
 800c2a6:	e7e3      	b.n	800c270 <__d2b+0x60>
 800c2a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c2ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c2b0:	f8c9 0000 	str.w	r0, [r9]
 800c2b4:	6918      	ldr	r0, [r3, #16]
 800c2b6:	f7ff fcb9 	bl	800bc2c <__hi0bits>
 800c2ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c2be:	e7df      	b.n	800c280 <__d2b+0x70>
 800c2c0:	08023dec 	.word	0x08023dec
 800c2c4:	08023ee0 	.word	0x08023ee0

0800c2c8 <__ratio>:
 800c2c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	4688      	mov	r8, r1
 800c2ce:	4669      	mov	r1, sp
 800c2d0:	4681      	mov	r9, r0
 800c2d2:	f7ff ff4d 	bl	800c170 <__b2d>
 800c2d6:	a901      	add	r1, sp, #4
 800c2d8:	4640      	mov	r0, r8
 800c2da:	ec55 4b10 	vmov	r4, r5, d0
 800c2de:	f7ff ff47 	bl	800c170 <__b2d>
 800c2e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c2e6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c2ea:	eba3 0c02 	sub.w	ip, r3, r2
 800c2ee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c2f2:	1a9b      	subs	r3, r3, r2
 800c2f4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c2f8:	ec51 0b10 	vmov	r0, r1, d0
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	bfd6      	itet	le
 800c300:	460a      	movle	r2, r1
 800c302:	462a      	movgt	r2, r5
 800c304:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c308:	468b      	mov	fp, r1
 800c30a:	462f      	mov	r7, r5
 800c30c:	bfd4      	ite	le
 800c30e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c312:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c316:	4620      	mov	r0, r4
 800c318:	ee10 2a10 	vmov	r2, s0
 800c31c:	465b      	mov	r3, fp
 800c31e:	4639      	mov	r1, r7
 800c320:	f7f4 faa4 	bl	800086c <__aeabi_ddiv>
 800c324:	ec41 0b10 	vmov	d0, r0, r1
 800c328:	b003      	add	sp, #12
 800c32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c32e <__copybits>:
 800c32e:	3901      	subs	r1, #1
 800c330:	b570      	push	{r4, r5, r6, lr}
 800c332:	1149      	asrs	r1, r1, #5
 800c334:	6914      	ldr	r4, [r2, #16]
 800c336:	3101      	adds	r1, #1
 800c338:	f102 0314 	add.w	r3, r2, #20
 800c33c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c340:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c344:	1f05      	subs	r5, r0, #4
 800c346:	42a3      	cmp	r3, r4
 800c348:	d30c      	bcc.n	800c364 <__copybits+0x36>
 800c34a:	1aa3      	subs	r3, r4, r2
 800c34c:	3b11      	subs	r3, #17
 800c34e:	f023 0303 	bic.w	r3, r3, #3
 800c352:	3211      	adds	r2, #17
 800c354:	42a2      	cmp	r2, r4
 800c356:	bf88      	it	hi
 800c358:	2300      	movhi	r3, #0
 800c35a:	4418      	add	r0, r3
 800c35c:	2300      	movs	r3, #0
 800c35e:	4288      	cmp	r0, r1
 800c360:	d305      	bcc.n	800c36e <__copybits+0x40>
 800c362:	bd70      	pop	{r4, r5, r6, pc}
 800c364:	f853 6b04 	ldr.w	r6, [r3], #4
 800c368:	f845 6f04 	str.w	r6, [r5, #4]!
 800c36c:	e7eb      	b.n	800c346 <__copybits+0x18>
 800c36e:	f840 3b04 	str.w	r3, [r0], #4
 800c372:	e7f4      	b.n	800c35e <__copybits+0x30>

0800c374 <__any_on>:
 800c374:	f100 0214 	add.w	r2, r0, #20
 800c378:	6900      	ldr	r0, [r0, #16]
 800c37a:	114b      	asrs	r3, r1, #5
 800c37c:	4298      	cmp	r0, r3
 800c37e:	b510      	push	{r4, lr}
 800c380:	db11      	blt.n	800c3a6 <__any_on+0x32>
 800c382:	dd0a      	ble.n	800c39a <__any_on+0x26>
 800c384:	f011 011f 	ands.w	r1, r1, #31
 800c388:	d007      	beq.n	800c39a <__any_on+0x26>
 800c38a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c38e:	fa24 f001 	lsr.w	r0, r4, r1
 800c392:	fa00 f101 	lsl.w	r1, r0, r1
 800c396:	428c      	cmp	r4, r1
 800c398:	d10b      	bne.n	800c3b2 <__any_on+0x3e>
 800c39a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d803      	bhi.n	800c3aa <__any_on+0x36>
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	bd10      	pop	{r4, pc}
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	e7f7      	b.n	800c39a <__any_on+0x26>
 800c3aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3ae:	2900      	cmp	r1, #0
 800c3b0:	d0f5      	beq.n	800c39e <__any_on+0x2a>
 800c3b2:	2001      	movs	r0, #1
 800c3b4:	e7f6      	b.n	800c3a4 <__any_on+0x30>

0800c3b6 <_calloc_r>:
 800c3b6:	b513      	push	{r0, r1, r4, lr}
 800c3b8:	434a      	muls	r2, r1
 800c3ba:	4611      	mov	r1, r2
 800c3bc:	9201      	str	r2, [sp, #4]
 800c3be:	f7fb ff4b 	bl	8008258 <_malloc_r>
 800c3c2:	4604      	mov	r4, r0
 800c3c4:	b118      	cbz	r0, 800c3ce <_calloc_r+0x18>
 800c3c6:	9a01      	ldr	r2, [sp, #4]
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	f7fb feed 	bl	80081a8 <memset>
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	b002      	add	sp, #8
 800c3d2:	bd10      	pop	{r4, pc}

0800c3d4 <_realloc_r>:
 800c3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d6:	4607      	mov	r7, r0
 800c3d8:	4614      	mov	r4, r2
 800c3da:	460e      	mov	r6, r1
 800c3dc:	b921      	cbnz	r1, 800c3e8 <_realloc_r+0x14>
 800c3de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3e2:	4611      	mov	r1, r2
 800c3e4:	f7fb bf38 	b.w	8008258 <_malloc_r>
 800c3e8:	b922      	cbnz	r2, 800c3f4 <_realloc_r+0x20>
 800c3ea:	f7fb fee5 	bl	80081b8 <_free_r>
 800c3ee:	4625      	mov	r5, r4
 800c3f0:	4628      	mov	r0, r5
 800c3f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3f4:	f000 fbd6 	bl	800cba4 <_malloc_usable_size_r>
 800c3f8:	42a0      	cmp	r0, r4
 800c3fa:	d20f      	bcs.n	800c41c <_realloc_r+0x48>
 800c3fc:	4621      	mov	r1, r4
 800c3fe:	4638      	mov	r0, r7
 800c400:	f7fb ff2a 	bl	8008258 <_malloc_r>
 800c404:	4605      	mov	r5, r0
 800c406:	2800      	cmp	r0, #0
 800c408:	d0f2      	beq.n	800c3f0 <_realloc_r+0x1c>
 800c40a:	4631      	mov	r1, r6
 800c40c:	4622      	mov	r2, r4
 800c40e:	f7fb febd 	bl	800818c <memcpy>
 800c412:	4631      	mov	r1, r6
 800c414:	4638      	mov	r0, r7
 800c416:	f7fb fecf 	bl	80081b8 <_free_r>
 800c41a:	e7e9      	b.n	800c3f0 <_realloc_r+0x1c>
 800c41c:	4635      	mov	r5, r6
 800c41e:	e7e7      	b.n	800c3f0 <_realloc_r+0x1c>

0800c420 <__ssputs_r>:
 800c420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c424:	688e      	ldr	r6, [r1, #8]
 800c426:	429e      	cmp	r6, r3
 800c428:	4682      	mov	sl, r0
 800c42a:	460c      	mov	r4, r1
 800c42c:	4690      	mov	r8, r2
 800c42e:	461f      	mov	r7, r3
 800c430:	d838      	bhi.n	800c4a4 <__ssputs_r+0x84>
 800c432:	898a      	ldrh	r2, [r1, #12]
 800c434:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c438:	d032      	beq.n	800c4a0 <__ssputs_r+0x80>
 800c43a:	6825      	ldr	r5, [r4, #0]
 800c43c:	6909      	ldr	r1, [r1, #16]
 800c43e:	eba5 0901 	sub.w	r9, r5, r1
 800c442:	6965      	ldr	r5, [r4, #20]
 800c444:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c448:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c44c:	3301      	adds	r3, #1
 800c44e:	444b      	add	r3, r9
 800c450:	106d      	asrs	r5, r5, #1
 800c452:	429d      	cmp	r5, r3
 800c454:	bf38      	it	cc
 800c456:	461d      	movcc	r5, r3
 800c458:	0553      	lsls	r3, r2, #21
 800c45a:	d531      	bpl.n	800c4c0 <__ssputs_r+0xa0>
 800c45c:	4629      	mov	r1, r5
 800c45e:	f7fb fefb 	bl	8008258 <_malloc_r>
 800c462:	4606      	mov	r6, r0
 800c464:	b950      	cbnz	r0, 800c47c <__ssputs_r+0x5c>
 800c466:	230c      	movs	r3, #12
 800c468:	f8ca 3000 	str.w	r3, [sl]
 800c46c:	89a3      	ldrh	r3, [r4, #12]
 800c46e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c472:	81a3      	strh	r3, [r4, #12]
 800c474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c47c:	6921      	ldr	r1, [r4, #16]
 800c47e:	464a      	mov	r2, r9
 800c480:	f7fb fe84 	bl	800818c <memcpy>
 800c484:	89a3      	ldrh	r3, [r4, #12]
 800c486:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c48a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c48e:	81a3      	strh	r3, [r4, #12]
 800c490:	6126      	str	r6, [r4, #16]
 800c492:	6165      	str	r5, [r4, #20]
 800c494:	444e      	add	r6, r9
 800c496:	eba5 0509 	sub.w	r5, r5, r9
 800c49a:	6026      	str	r6, [r4, #0]
 800c49c:	60a5      	str	r5, [r4, #8]
 800c49e:	463e      	mov	r6, r7
 800c4a0:	42be      	cmp	r6, r7
 800c4a2:	d900      	bls.n	800c4a6 <__ssputs_r+0x86>
 800c4a4:	463e      	mov	r6, r7
 800c4a6:	4632      	mov	r2, r6
 800c4a8:	6820      	ldr	r0, [r4, #0]
 800c4aa:	4641      	mov	r1, r8
 800c4ac:	f000 fb60 	bl	800cb70 <memmove>
 800c4b0:	68a3      	ldr	r3, [r4, #8]
 800c4b2:	6822      	ldr	r2, [r4, #0]
 800c4b4:	1b9b      	subs	r3, r3, r6
 800c4b6:	4432      	add	r2, r6
 800c4b8:	60a3      	str	r3, [r4, #8]
 800c4ba:	6022      	str	r2, [r4, #0]
 800c4bc:	2000      	movs	r0, #0
 800c4be:	e7db      	b.n	800c478 <__ssputs_r+0x58>
 800c4c0:	462a      	mov	r2, r5
 800c4c2:	f7ff ff87 	bl	800c3d4 <_realloc_r>
 800c4c6:	4606      	mov	r6, r0
 800c4c8:	2800      	cmp	r0, #0
 800c4ca:	d1e1      	bne.n	800c490 <__ssputs_r+0x70>
 800c4cc:	6921      	ldr	r1, [r4, #16]
 800c4ce:	4650      	mov	r0, sl
 800c4d0:	f7fb fe72 	bl	80081b8 <_free_r>
 800c4d4:	e7c7      	b.n	800c466 <__ssputs_r+0x46>
	...

0800c4d8 <_svfiprintf_r>:
 800c4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4dc:	4698      	mov	r8, r3
 800c4de:	898b      	ldrh	r3, [r1, #12]
 800c4e0:	061b      	lsls	r3, r3, #24
 800c4e2:	b09d      	sub	sp, #116	; 0x74
 800c4e4:	4607      	mov	r7, r0
 800c4e6:	460d      	mov	r5, r1
 800c4e8:	4614      	mov	r4, r2
 800c4ea:	d50e      	bpl.n	800c50a <_svfiprintf_r+0x32>
 800c4ec:	690b      	ldr	r3, [r1, #16]
 800c4ee:	b963      	cbnz	r3, 800c50a <_svfiprintf_r+0x32>
 800c4f0:	2140      	movs	r1, #64	; 0x40
 800c4f2:	f7fb feb1 	bl	8008258 <_malloc_r>
 800c4f6:	6028      	str	r0, [r5, #0]
 800c4f8:	6128      	str	r0, [r5, #16]
 800c4fa:	b920      	cbnz	r0, 800c506 <_svfiprintf_r+0x2e>
 800c4fc:	230c      	movs	r3, #12
 800c4fe:	603b      	str	r3, [r7, #0]
 800c500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c504:	e0d1      	b.n	800c6aa <_svfiprintf_r+0x1d2>
 800c506:	2340      	movs	r3, #64	; 0x40
 800c508:	616b      	str	r3, [r5, #20]
 800c50a:	2300      	movs	r3, #0
 800c50c:	9309      	str	r3, [sp, #36]	; 0x24
 800c50e:	2320      	movs	r3, #32
 800c510:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c514:	f8cd 800c 	str.w	r8, [sp, #12]
 800c518:	2330      	movs	r3, #48	; 0x30
 800c51a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c6c4 <_svfiprintf_r+0x1ec>
 800c51e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c522:	f04f 0901 	mov.w	r9, #1
 800c526:	4623      	mov	r3, r4
 800c528:	469a      	mov	sl, r3
 800c52a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c52e:	b10a      	cbz	r2, 800c534 <_svfiprintf_r+0x5c>
 800c530:	2a25      	cmp	r2, #37	; 0x25
 800c532:	d1f9      	bne.n	800c528 <_svfiprintf_r+0x50>
 800c534:	ebba 0b04 	subs.w	fp, sl, r4
 800c538:	d00b      	beq.n	800c552 <_svfiprintf_r+0x7a>
 800c53a:	465b      	mov	r3, fp
 800c53c:	4622      	mov	r2, r4
 800c53e:	4629      	mov	r1, r5
 800c540:	4638      	mov	r0, r7
 800c542:	f7ff ff6d 	bl	800c420 <__ssputs_r>
 800c546:	3001      	adds	r0, #1
 800c548:	f000 80aa 	beq.w	800c6a0 <_svfiprintf_r+0x1c8>
 800c54c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c54e:	445a      	add	r2, fp
 800c550:	9209      	str	r2, [sp, #36]	; 0x24
 800c552:	f89a 3000 	ldrb.w	r3, [sl]
 800c556:	2b00      	cmp	r3, #0
 800c558:	f000 80a2 	beq.w	800c6a0 <_svfiprintf_r+0x1c8>
 800c55c:	2300      	movs	r3, #0
 800c55e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c566:	f10a 0a01 	add.w	sl, sl, #1
 800c56a:	9304      	str	r3, [sp, #16]
 800c56c:	9307      	str	r3, [sp, #28]
 800c56e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c572:	931a      	str	r3, [sp, #104]	; 0x68
 800c574:	4654      	mov	r4, sl
 800c576:	2205      	movs	r2, #5
 800c578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c57c:	4851      	ldr	r0, [pc, #324]	; (800c6c4 <_svfiprintf_r+0x1ec>)
 800c57e:	f7f3 fe3f 	bl	8000200 <memchr>
 800c582:	9a04      	ldr	r2, [sp, #16]
 800c584:	b9d8      	cbnz	r0, 800c5be <_svfiprintf_r+0xe6>
 800c586:	06d0      	lsls	r0, r2, #27
 800c588:	bf44      	itt	mi
 800c58a:	2320      	movmi	r3, #32
 800c58c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c590:	0711      	lsls	r1, r2, #28
 800c592:	bf44      	itt	mi
 800c594:	232b      	movmi	r3, #43	; 0x2b
 800c596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c59a:	f89a 3000 	ldrb.w	r3, [sl]
 800c59e:	2b2a      	cmp	r3, #42	; 0x2a
 800c5a0:	d015      	beq.n	800c5ce <_svfiprintf_r+0xf6>
 800c5a2:	9a07      	ldr	r2, [sp, #28]
 800c5a4:	4654      	mov	r4, sl
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	f04f 0c0a 	mov.w	ip, #10
 800c5ac:	4621      	mov	r1, r4
 800c5ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5b2:	3b30      	subs	r3, #48	; 0x30
 800c5b4:	2b09      	cmp	r3, #9
 800c5b6:	d94e      	bls.n	800c656 <_svfiprintf_r+0x17e>
 800c5b8:	b1b0      	cbz	r0, 800c5e8 <_svfiprintf_r+0x110>
 800c5ba:	9207      	str	r2, [sp, #28]
 800c5bc:	e014      	b.n	800c5e8 <_svfiprintf_r+0x110>
 800c5be:	eba0 0308 	sub.w	r3, r0, r8
 800c5c2:	fa09 f303 	lsl.w	r3, r9, r3
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	9304      	str	r3, [sp, #16]
 800c5ca:	46a2      	mov	sl, r4
 800c5cc:	e7d2      	b.n	800c574 <_svfiprintf_r+0x9c>
 800c5ce:	9b03      	ldr	r3, [sp, #12]
 800c5d0:	1d19      	adds	r1, r3, #4
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	9103      	str	r1, [sp, #12]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	bfbb      	ittet	lt
 800c5da:	425b      	neglt	r3, r3
 800c5dc:	f042 0202 	orrlt.w	r2, r2, #2
 800c5e0:	9307      	strge	r3, [sp, #28]
 800c5e2:	9307      	strlt	r3, [sp, #28]
 800c5e4:	bfb8      	it	lt
 800c5e6:	9204      	strlt	r2, [sp, #16]
 800c5e8:	7823      	ldrb	r3, [r4, #0]
 800c5ea:	2b2e      	cmp	r3, #46	; 0x2e
 800c5ec:	d10c      	bne.n	800c608 <_svfiprintf_r+0x130>
 800c5ee:	7863      	ldrb	r3, [r4, #1]
 800c5f0:	2b2a      	cmp	r3, #42	; 0x2a
 800c5f2:	d135      	bne.n	800c660 <_svfiprintf_r+0x188>
 800c5f4:	9b03      	ldr	r3, [sp, #12]
 800c5f6:	1d1a      	adds	r2, r3, #4
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	9203      	str	r2, [sp, #12]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	bfb8      	it	lt
 800c600:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c604:	3402      	adds	r4, #2
 800c606:	9305      	str	r3, [sp, #20]
 800c608:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c6d4 <_svfiprintf_r+0x1fc>
 800c60c:	7821      	ldrb	r1, [r4, #0]
 800c60e:	2203      	movs	r2, #3
 800c610:	4650      	mov	r0, sl
 800c612:	f7f3 fdf5 	bl	8000200 <memchr>
 800c616:	b140      	cbz	r0, 800c62a <_svfiprintf_r+0x152>
 800c618:	2340      	movs	r3, #64	; 0x40
 800c61a:	eba0 000a 	sub.w	r0, r0, sl
 800c61e:	fa03 f000 	lsl.w	r0, r3, r0
 800c622:	9b04      	ldr	r3, [sp, #16]
 800c624:	4303      	orrs	r3, r0
 800c626:	3401      	adds	r4, #1
 800c628:	9304      	str	r3, [sp, #16]
 800c62a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c62e:	4826      	ldr	r0, [pc, #152]	; (800c6c8 <_svfiprintf_r+0x1f0>)
 800c630:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c634:	2206      	movs	r2, #6
 800c636:	f7f3 fde3 	bl	8000200 <memchr>
 800c63a:	2800      	cmp	r0, #0
 800c63c:	d038      	beq.n	800c6b0 <_svfiprintf_r+0x1d8>
 800c63e:	4b23      	ldr	r3, [pc, #140]	; (800c6cc <_svfiprintf_r+0x1f4>)
 800c640:	bb1b      	cbnz	r3, 800c68a <_svfiprintf_r+0x1b2>
 800c642:	9b03      	ldr	r3, [sp, #12]
 800c644:	3307      	adds	r3, #7
 800c646:	f023 0307 	bic.w	r3, r3, #7
 800c64a:	3308      	adds	r3, #8
 800c64c:	9303      	str	r3, [sp, #12]
 800c64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c650:	4433      	add	r3, r6
 800c652:	9309      	str	r3, [sp, #36]	; 0x24
 800c654:	e767      	b.n	800c526 <_svfiprintf_r+0x4e>
 800c656:	fb0c 3202 	mla	r2, ip, r2, r3
 800c65a:	460c      	mov	r4, r1
 800c65c:	2001      	movs	r0, #1
 800c65e:	e7a5      	b.n	800c5ac <_svfiprintf_r+0xd4>
 800c660:	2300      	movs	r3, #0
 800c662:	3401      	adds	r4, #1
 800c664:	9305      	str	r3, [sp, #20]
 800c666:	4619      	mov	r1, r3
 800c668:	f04f 0c0a 	mov.w	ip, #10
 800c66c:	4620      	mov	r0, r4
 800c66e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c672:	3a30      	subs	r2, #48	; 0x30
 800c674:	2a09      	cmp	r2, #9
 800c676:	d903      	bls.n	800c680 <_svfiprintf_r+0x1a8>
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d0c5      	beq.n	800c608 <_svfiprintf_r+0x130>
 800c67c:	9105      	str	r1, [sp, #20]
 800c67e:	e7c3      	b.n	800c608 <_svfiprintf_r+0x130>
 800c680:	fb0c 2101 	mla	r1, ip, r1, r2
 800c684:	4604      	mov	r4, r0
 800c686:	2301      	movs	r3, #1
 800c688:	e7f0      	b.n	800c66c <_svfiprintf_r+0x194>
 800c68a:	ab03      	add	r3, sp, #12
 800c68c:	9300      	str	r3, [sp, #0]
 800c68e:	462a      	mov	r2, r5
 800c690:	4b0f      	ldr	r3, [pc, #60]	; (800c6d0 <_svfiprintf_r+0x1f8>)
 800c692:	a904      	add	r1, sp, #16
 800c694:	4638      	mov	r0, r7
 800c696:	f7fb fed9 	bl	800844c <_printf_float>
 800c69a:	1c42      	adds	r2, r0, #1
 800c69c:	4606      	mov	r6, r0
 800c69e:	d1d6      	bne.n	800c64e <_svfiprintf_r+0x176>
 800c6a0:	89ab      	ldrh	r3, [r5, #12]
 800c6a2:	065b      	lsls	r3, r3, #25
 800c6a4:	f53f af2c 	bmi.w	800c500 <_svfiprintf_r+0x28>
 800c6a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6aa:	b01d      	add	sp, #116	; 0x74
 800c6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6b0:	ab03      	add	r3, sp, #12
 800c6b2:	9300      	str	r3, [sp, #0]
 800c6b4:	462a      	mov	r2, r5
 800c6b6:	4b06      	ldr	r3, [pc, #24]	; (800c6d0 <_svfiprintf_r+0x1f8>)
 800c6b8:	a904      	add	r1, sp, #16
 800c6ba:	4638      	mov	r0, r7
 800c6bc:	f7fc f96a 	bl	8008994 <_printf_i>
 800c6c0:	e7eb      	b.n	800c69a <_svfiprintf_r+0x1c2>
 800c6c2:	bf00      	nop
 800c6c4:	0802403c 	.word	0x0802403c
 800c6c8:	08024046 	.word	0x08024046
 800c6cc:	0800844d 	.word	0x0800844d
 800c6d0:	0800c421 	.word	0x0800c421
 800c6d4:	08024042 	.word	0x08024042

0800c6d8 <__sfputc_r>:
 800c6d8:	6893      	ldr	r3, [r2, #8]
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	b410      	push	{r4}
 800c6e0:	6093      	str	r3, [r2, #8]
 800c6e2:	da08      	bge.n	800c6f6 <__sfputc_r+0x1e>
 800c6e4:	6994      	ldr	r4, [r2, #24]
 800c6e6:	42a3      	cmp	r3, r4
 800c6e8:	db01      	blt.n	800c6ee <__sfputc_r+0x16>
 800c6ea:	290a      	cmp	r1, #10
 800c6ec:	d103      	bne.n	800c6f6 <__sfputc_r+0x1e>
 800c6ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6f2:	f7fd bcbb 	b.w	800a06c <__swbuf_r>
 800c6f6:	6813      	ldr	r3, [r2, #0]
 800c6f8:	1c58      	adds	r0, r3, #1
 800c6fa:	6010      	str	r0, [r2, #0]
 800c6fc:	7019      	strb	r1, [r3, #0]
 800c6fe:	4608      	mov	r0, r1
 800c700:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c704:	4770      	bx	lr

0800c706 <__sfputs_r>:
 800c706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c708:	4606      	mov	r6, r0
 800c70a:	460f      	mov	r7, r1
 800c70c:	4614      	mov	r4, r2
 800c70e:	18d5      	adds	r5, r2, r3
 800c710:	42ac      	cmp	r4, r5
 800c712:	d101      	bne.n	800c718 <__sfputs_r+0x12>
 800c714:	2000      	movs	r0, #0
 800c716:	e007      	b.n	800c728 <__sfputs_r+0x22>
 800c718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c71c:	463a      	mov	r2, r7
 800c71e:	4630      	mov	r0, r6
 800c720:	f7ff ffda 	bl	800c6d8 <__sfputc_r>
 800c724:	1c43      	adds	r3, r0, #1
 800c726:	d1f3      	bne.n	800c710 <__sfputs_r+0xa>
 800c728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c72c <_vfiprintf_r>:
 800c72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c730:	460d      	mov	r5, r1
 800c732:	b09d      	sub	sp, #116	; 0x74
 800c734:	4614      	mov	r4, r2
 800c736:	4698      	mov	r8, r3
 800c738:	4606      	mov	r6, r0
 800c73a:	b118      	cbz	r0, 800c744 <_vfiprintf_r+0x18>
 800c73c:	6983      	ldr	r3, [r0, #24]
 800c73e:	b90b      	cbnz	r3, 800c744 <_vfiprintf_r+0x18>
 800c740:	f7fe fce8 	bl	800b114 <__sinit>
 800c744:	4b89      	ldr	r3, [pc, #548]	; (800c96c <_vfiprintf_r+0x240>)
 800c746:	429d      	cmp	r5, r3
 800c748:	d11b      	bne.n	800c782 <_vfiprintf_r+0x56>
 800c74a:	6875      	ldr	r5, [r6, #4]
 800c74c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c74e:	07d9      	lsls	r1, r3, #31
 800c750:	d405      	bmi.n	800c75e <_vfiprintf_r+0x32>
 800c752:	89ab      	ldrh	r3, [r5, #12]
 800c754:	059a      	lsls	r2, r3, #22
 800c756:	d402      	bmi.n	800c75e <_vfiprintf_r+0x32>
 800c758:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c75a:	f7ff f8ec 	bl	800b936 <__retarget_lock_acquire_recursive>
 800c75e:	89ab      	ldrh	r3, [r5, #12]
 800c760:	071b      	lsls	r3, r3, #28
 800c762:	d501      	bpl.n	800c768 <_vfiprintf_r+0x3c>
 800c764:	692b      	ldr	r3, [r5, #16]
 800c766:	b9eb      	cbnz	r3, 800c7a4 <_vfiprintf_r+0x78>
 800c768:	4629      	mov	r1, r5
 800c76a:	4630      	mov	r0, r6
 800c76c:	f7fd fcd0 	bl	800a110 <__swsetup_r>
 800c770:	b1c0      	cbz	r0, 800c7a4 <_vfiprintf_r+0x78>
 800c772:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c774:	07dc      	lsls	r4, r3, #31
 800c776:	d50e      	bpl.n	800c796 <_vfiprintf_r+0x6a>
 800c778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c77c:	b01d      	add	sp, #116	; 0x74
 800c77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c782:	4b7b      	ldr	r3, [pc, #492]	; (800c970 <_vfiprintf_r+0x244>)
 800c784:	429d      	cmp	r5, r3
 800c786:	d101      	bne.n	800c78c <_vfiprintf_r+0x60>
 800c788:	68b5      	ldr	r5, [r6, #8]
 800c78a:	e7df      	b.n	800c74c <_vfiprintf_r+0x20>
 800c78c:	4b79      	ldr	r3, [pc, #484]	; (800c974 <_vfiprintf_r+0x248>)
 800c78e:	429d      	cmp	r5, r3
 800c790:	bf08      	it	eq
 800c792:	68f5      	ldreq	r5, [r6, #12]
 800c794:	e7da      	b.n	800c74c <_vfiprintf_r+0x20>
 800c796:	89ab      	ldrh	r3, [r5, #12]
 800c798:	0598      	lsls	r0, r3, #22
 800c79a:	d4ed      	bmi.n	800c778 <_vfiprintf_r+0x4c>
 800c79c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c79e:	f7ff f8cb 	bl	800b938 <__retarget_lock_release_recursive>
 800c7a2:	e7e9      	b.n	800c778 <_vfiprintf_r+0x4c>
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7a8:	2320      	movs	r3, #32
 800c7aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c7ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7b2:	2330      	movs	r3, #48	; 0x30
 800c7b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c978 <_vfiprintf_r+0x24c>
 800c7b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c7bc:	f04f 0901 	mov.w	r9, #1
 800c7c0:	4623      	mov	r3, r4
 800c7c2:	469a      	mov	sl, r3
 800c7c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7c8:	b10a      	cbz	r2, 800c7ce <_vfiprintf_r+0xa2>
 800c7ca:	2a25      	cmp	r2, #37	; 0x25
 800c7cc:	d1f9      	bne.n	800c7c2 <_vfiprintf_r+0x96>
 800c7ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c7d2:	d00b      	beq.n	800c7ec <_vfiprintf_r+0xc0>
 800c7d4:	465b      	mov	r3, fp
 800c7d6:	4622      	mov	r2, r4
 800c7d8:	4629      	mov	r1, r5
 800c7da:	4630      	mov	r0, r6
 800c7dc:	f7ff ff93 	bl	800c706 <__sfputs_r>
 800c7e0:	3001      	adds	r0, #1
 800c7e2:	f000 80aa 	beq.w	800c93a <_vfiprintf_r+0x20e>
 800c7e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7e8:	445a      	add	r2, fp
 800c7ea:	9209      	str	r2, [sp, #36]	; 0x24
 800c7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	f000 80a2 	beq.w	800c93a <_vfiprintf_r+0x20e>
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c7fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c800:	f10a 0a01 	add.w	sl, sl, #1
 800c804:	9304      	str	r3, [sp, #16]
 800c806:	9307      	str	r3, [sp, #28]
 800c808:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c80c:	931a      	str	r3, [sp, #104]	; 0x68
 800c80e:	4654      	mov	r4, sl
 800c810:	2205      	movs	r2, #5
 800c812:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c816:	4858      	ldr	r0, [pc, #352]	; (800c978 <_vfiprintf_r+0x24c>)
 800c818:	f7f3 fcf2 	bl	8000200 <memchr>
 800c81c:	9a04      	ldr	r2, [sp, #16]
 800c81e:	b9d8      	cbnz	r0, 800c858 <_vfiprintf_r+0x12c>
 800c820:	06d1      	lsls	r1, r2, #27
 800c822:	bf44      	itt	mi
 800c824:	2320      	movmi	r3, #32
 800c826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c82a:	0713      	lsls	r3, r2, #28
 800c82c:	bf44      	itt	mi
 800c82e:	232b      	movmi	r3, #43	; 0x2b
 800c830:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c834:	f89a 3000 	ldrb.w	r3, [sl]
 800c838:	2b2a      	cmp	r3, #42	; 0x2a
 800c83a:	d015      	beq.n	800c868 <_vfiprintf_r+0x13c>
 800c83c:	9a07      	ldr	r2, [sp, #28]
 800c83e:	4654      	mov	r4, sl
 800c840:	2000      	movs	r0, #0
 800c842:	f04f 0c0a 	mov.w	ip, #10
 800c846:	4621      	mov	r1, r4
 800c848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c84c:	3b30      	subs	r3, #48	; 0x30
 800c84e:	2b09      	cmp	r3, #9
 800c850:	d94e      	bls.n	800c8f0 <_vfiprintf_r+0x1c4>
 800c852:	b1b0      	cbz	r0, 800c882 <_vfiprintf_r+0x156>
 800c854:	9207      	str	r2, [sp, #28]
 800c856:	e014      	b.n	800c882 <_vfiprintf_r+0x156>
 800c858:	eba0 0308 	sub.w	r3, r0, r8
 800c85c:	fa09 f303 	lsl.w	r3, r9, r3
 800c860:	4313      	orrs	r3, r2
 800c862:	9304      	str	r3, [sp, #16]
 800c864:	46a2      	mov	sl, r4
 800c866:	e7d2      	b.n	800c80e <_vfiprintf_r+0xe2>
 800c868:	9b03      	ldr	r3, [sp, #12]
 800c86a:	1d19      	adds	r1, r3, #4
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	9103      	str	r1, [sp, #12]
 800c870:	2b00      	cmp	r3, #0
 800c872:	bfbb      	ittet	lt
 800c874:	425b      	neglt	r3, r3
 800c876:	f042 0202 	orrlt.w	r2, r2, #2
 800c87a:	9307      	strge	r3, [sp, #28]
 800c87c:	9307      	strlt	r3, [sp, #28]
 800c87e:	bfb8      	it	lt
 800c880:	9204      	strlt	r2, [sp, #16]
 800c882:	7823      	ldrb	r3, [r4, #0]
 800c884:	2b2e      	cmp	r3, #46	; 0x2e
 800c886:	d10c      	bne.n	800c8a2 <_vfiprintf_r+0x176>
 800c888:	7863      	ldrb	r3, [r4, #1]
 800c88a:	2b2a      	cmp	r3, #42	; 0x2a
 800c88c:	d135      	bne.n	800c8fa <_vfiprintf_r+0x1ce>
 800c88e:	9b03      	ldr	r3, [sp, #12]
 800c890:	1d1a      	adds	r2, r3, #4
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	9203      	str	r2, [sp, #12]
 800c896:	2b00      	cmp	r3, #0
 800c898:	bfb8      	it	lt
 800c89a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c89e:	3402      	adds	r4, #2
 800c8a0:	9305      	str	r3, [sp, #20]
 800c8a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c988 <_vfiprintf_r+0x25c>
 800c8a6:	7821      	ldrb	r1, [r4, #0]
 800c8a8:	2203      	movs	r2, #3
 800c8aa:	4650      	mov	r0, sl
 800c8ac:	f7f3 fca8 	bl	8000200 <memchr>
 800c8b0:	b140      	cbz	r0, 800c8c4 <_vfiprintf_r+0x198>
 800c8b2:	2340      	movs	r3, #64	; 0x40
 800c8b4:	eba0 000a 	sub.w	r0, r0, sl
 800c8b8:	fa03 f000 	lsl.w	r0, r3, r0
 800c8bc:	9b04      	ldr	r3, [sp, #16]
 800c8be:	4303      	orrs	r3, r0
 800c8c0:	3401      	adds	r4, #1
 800c8c2:	9304      	str	r3, [sp, #16]
 800c8c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c8:	482c      	ldr	r0, [pc, #176]	; (800c97c <_vfiprintf_r+0x250>)
 800c8ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c8ce:	2206      	movs	r2, #6
 800c8d0:	f7f3 fc96 	bl	8000200 <memchr>
 800c8d4:	2800      	cmp	r0, #0
 800c8d6:	d03f      	beq.n	800c958 <_vfiprintf_r+0x22c>
 800c8d8:	4b29      	ldr	r3, [pc, #164]	; (800c980 <_vfiprintf_r+0x254>)
 800c8da:	bb1b      	cbnz	r3, 800c924 <_vfiprintf_r+0x1f8>
 800c8dc:	9b03      	ldr	r3, [sp, #12]
 800c8de:	3307      	adds	r3, #7
 800c8e0:	f023 0307 	bic.w	r3, r3, #7
 800c8e4:	3308      	adds	r3, #8
 800c8e6:	9303      	str	r3, [sp, #12]
 800c8e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8ea:	443b      	add	r3, r7
 800c8ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c8ee:	e767      	b.n	800c7c0 <_vfiprintf_r+0x94>
 800c8f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8f4:	460c      	mov	r4, r1
 800c8f6:	2001      	movs	r0, #1
 800c8f8:	e7a5      	b.n	800c846 <_vfiprintf_r+0x11a>
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	3401      	adds	r4, #1
 800c8fe:	9305      	str	r3, [sp, #20]
 800c900:	4619      	mov	r1, r3
 800c902:	f04f 0c0a 	mov.w	ip, #10
 800c906:	4620      	mov	r0, r4
 800c908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c90c:	3a30      	subs	r2, #48	; 0x30
 800c90e:	2a09      	cmp	r2, #9
 800c910:	d903      	bls.n	800c91a <_vfiprintf_r+0x1ee>
 800c912:	2b00      	cmp	r3, #0
 800c914:	d0c5      	beq.n	800c8a2 <_vfiprintf_r+0x176>
 800c916:	9105      	str	r1, [sp, #20]
 800c918:	e7c3      	b.n	800c8a2 <_vfiprintf_r+0x176>
 800c91a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c91e:	4604      	mov	r4, r0
 800c920:	2301      	movs	r3, #1
 800c922:	e7f0      	b.n	800c906 <_vfiprintf_r+0x1da>
 800c924:	ab03      	add	r3, sp, #12
 800c926:	9300      	str	r3, [sp, #0]
 800c928:	462a      	mov	r2, r5
 800c92a:	4b16      	ldr	r3, [pc, #88]	; (800c984 <_vfiprintf_r+0x258>)
 800c92c:	a904      	add	r1, sp, #16
 800c92e:	4630      	mov	r0, r6
 800c930:	f7fb fd8c 	bl	800844c <_printf_float>
 800c934:	4607      	mov	r7, r0
 800c936:	1c78      	adds	r0, r7, #1
 800c938:	d1d6      	bne.n	800c8e8 <_vfiprintf_r+0x1bc>
 800c93a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c93c:	07d9      	lsls	r1, r3, #31
 800c93e:	d405      	bmi.n	800c94c <_vfiprintf_r+0x220>
 800c940:	89ab      	ldrh	r3, [r5, #12]
 800c942:	059a      	lsls	r2, r3, #22
 800c944:	d402      	bmi.n	800c94c <_vfiprintf_r+0x220>
 800c946:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c948:	f7fe fff6 	bl	800b938 <__retarget_lock_release_recursive>
 800c94c:	89ab      	ldrh	r3, [r5, #12]
 800c94e:	065b      	lsls	r3, r3, #25
 800c950:	f53f af12 	bmi.w	800c778 <_vfiprintf_r+0x4c>
 800c954:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c956:	e711      	b.n	800c77c <_vfiprintf_r+0x50>
 800c958:	ab03      	add	r3, sp, #12
 800c95a:	9300      	str	r3, [sp, #0]
 800c95c:	462a      	mov	r2, r5
 800c95e:	4b09      	ldr	r3, [pc, #36]	; (800c984 <_vfiprintf_r+0x258>)
 800c960:	a904      	add	r1, sp, #16
 800c962:	4630      	mov	r0, r6
 800c964:	f7fc f816 	bl	8008994 <_printf_i>
 800c968:	e7e4      	b.n	800c934 <_vfiprintf_r+0x208>
 800c96a:	bf00      	nop
 800c96c:	08023e20 	.word	0x08023e20
 800c970:	08023e40 	.word	0x08023e40
 800c974:	08023e00 	.word	0x08023e00
 800c978:	0802403c 	.word	0x0802403c
 800c97c:	08024046 	.word	0x08024046
 800c980:	0800844d 	.word	0x0800844d
 800c984:	0800c707 	.word	0x0800c707
 800c988:	08024042 	.word	0x08024042
 800c98c:	00000000 	.word	0x00000000

0800c990 <nan>:
 800c990:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c998 <nan+0x8>
 800c994:	4770      	bx	lr
 800c996:	bf00      	nop
 800c998:	00000000 	.word	0x00000000
 800c99c:	7ff80000 	.word	0x7ff80000

0800c9a0 <__sread>:
 800c9a0:	b510      	push	{r4, lr}
 800c9a2:	460c      	mov	r4, r1
 800c9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9a8:	f000 f904 	bl	800cbb4 <_read_r>
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	bfab      	itete	ge
 800c9b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c9b2:	89a3      	ldrhlt	r3, [r4, #12]
 800c9b4:	181b      	addge	r3, r3, r0
 800c9b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9ba:	bfac      	ite	ge
 800c9bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9be:	81a3      	strhlt	r3, [r4, #12]
 800c9c0:	bd10      	pop	{r4, pc}

0800c9c2 <__swrite>:
 800c9c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9c6:	461f      	mov	r7, r3
 800c9c8:	898b      	ldrh	r3, [r1, #12]
 800c9ca:	05db      	lsls	r3, r3, #23
 800c9cc:	4605      	mov	r5, r0
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	4616      	mov	r6, r2
 800c9d2:	d505      	bpl.n	800c9e0 <__swrite+0x1e>
 800c9d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9d8:	2302      	movs	r3, #2
 800c9da:	2200      	movs	r2, #0
 800c9dc:	f000 f8b6 	bl	800cb4c <_lseek_r>
 800c9e0:	89a3      	ldrh	r3, [r4, #12]
 800c9e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c9ea:	81a3      	strh	r3, [r4, #12]
 800c9ec:	4632      	mov	r2, r6
 800c9ee:	463b      	mov	r3, r7
 800c9f0:	4628      	mov	r0, r5
 800c9f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f6:	f000 b835 	b.w	800ca64 <_write_r>

0800c9fa <__sseek>:
 800c9fa:	b510      	push	{r4, lr}
 800c9fc:	460c      	mov	r4, r1
 800c9fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca02:	f000 f8a3 	bl	800cb4c <_lseek_r>
 800ca06:	1c43      	adds	r3, r0, #1
 800ca08:	89a3      	ldrh	r3, [r4, #12]
 800ca0a:	bf15      	itete	ne
 800ca0c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca16:	81a3      	strheq	r3, [r4, #12]
 800ca18:	bf18      	it	ne
 800ca1a:	81a3      	strhne	r3, [r4, #12]
 800ca1c:	bd10      	pop	{r4, pc}

0800ca1e <__sclose>:
 800ca1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca22:	f000 b84f 	b.w	800cac4 <_close_r>

0800ca26 <strncmp>:
 800ca26:	b510      	push	{r4, lr}
 800ca28:	b16a      	cbz	r2, 800ca46 <strncmp+0x20>
 800ca2a:	3901      	subs	r1, #1
 800ca2c:	1884      	adds	r4, r0, r2
 800ca2e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ca32:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d103      	bne.n	800ca42 <strncmp+0x1c>
 800ca3a:	42a0      	cmp	r0, r4
 800ca3c:	d001      	beq.n	800ca42 <strncmp+0x1c>
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d1f5      	bne.n	800ca2e <strncmp+0x8>
 800ca42:	1a98      	subs	r0, r3, r2
 800ca44:	bd10      	pop	{r4, pc}
 800ca46:	4610      	mov	r0, r2
 800ca48:	e7fc      	b.n	800ca44 <strncmp+0x1e>

0800ca4a <__ascii_wctomb>:
 800ca4a:	b149      	cbz	r1, 800ca60 <__ascii_wctomb+0x16>
 800ca4c:	2aff      	cmp	r2, #255	; 0xff
 800ca4e:	bf85      	ittet	hi
 800ca50:	238a      	movhi	r3, #138	; 0x8a
 800ca52:	6003      	strhi	r3, [r0, #0]
 800ca54:	700a      	strbls	r2, [r1, #0]
 800ca56:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ca5a:	bf98      	it	ls
 800ca5c:	2001      	movls	r0, #1
 800ca5e:	4770      	bx	lr
 800ca60:	4608      	mov	r0, r1
 800ca62:	4770      	bx	lr

0800ca64 <_write_r>:
 800ca64:	b538      	push	{r3, r4, r5, lr}
 800ca66:	4d07      	ldr	r5, [pc, #28]	; (800ca84 <_write_r+0x20>)
 800ca68:	4604      	mov	r4, r0
 800ca6a:	4608      	mov	r0, r1
 800ca6c:	4611      	mov	r1, r2
 800ca6e:	2200      	movs	r2, #0
 800ca70:	602a      	str	r2, [r5, #0]
 800ca72:	461a      	mov	r2, r3
 800ca74:	f000 f942 	bl	800ccfc <_write>
 800ca78:	1c43      	adds	r3, r0, #1
 800ca7a:	d102      	bne.n	800ca82 <_write_r+0x1e>
 800ca7c:	682b      	ldr	r3, [r5, #0]
 800ca7e:	b103      	cbz	r3, 800ca82 <_write_r+0x1e>
 800ca80:	6023      	str	r3, [r4, #0]
 800ca82:	bd38      	pop	{r3, r4, r5, pc}
 800ca84:	2001f5b8 	.word	0x2001f5b8

0800ca88 <__assert_func>:
 800ca88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca8a:	4614      	mov	r4, r2
 800ca8c:	461a      	mov	r2, r3
 800ca8e:	4b09      	ldr	r3, [pc, #36]	; (800cab4 <__assert_func+0x2c>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	4605      	mov	r5, r0
 800ca94:	68d8      	ldr	r0, [r3, #12]
 800ca96:	b14c      	cbz	r4, 800caac <__assert_func+0x24>
 800ca98:	4b07      	ldr	r3, [pc, #28]	; (800cab8 <__assert_func+0x30>)
 800ca9a:	9100      	str	r1, [sp, #0]
 800ca9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800caa0:	4906      	ldr	r1, [pc, #24]	; (800cabc <__assert_func+0x34>)
 800caa2:	462b      	mov	r3, r5
 800caa4:	f000 f81e 	bl	800cae4 <fiprintf>
 800caa8:	f000 f896 	bl	800cbd8 <abort>
 800caac:	4b04      	ldr	r3, [pc, #16]	; (800cac0 <__assert_func+0x38>)
 800caae:	461c      	mov	r4, r3
 800cab0:	e7f3      	b.n	800ca9a <__assert_func+0x12>
 800cab2:	bf00      	nop
 800cab4:	200147cc 	.word	0x200147cc
 800cab8:	0802404d 	.word	0x0802404d
 800cabc:	0802405a 	.word	0x0802405a
 800cac0:	08023a35 	.word	0x08023a35

0800cac4 <_close_r>:
 800cac4:	b538      	push	{r3, r4, r5, lr}
 800cac6:	4d06      	ldr	r5, [pc, #24]	; (800cae0 <_close_r+0x1c>)
 800cac8:	2300      	movs	r3, #0
 800caca:	4604      	mov	r4, r0
 800cacc:	4608      	mov	r0, r1
 800cace:	602b      	str	r3, [r5, #0]
 800cad0:	f000 f8ce 	bl	800cc70 <_close>
 800cad4:	1c43      	adds	r3, r0, #1
 800cad6:	d102      	bne.n	800cade <_close_r+0x1a>
 800cad8:	682b      	ldr	r3, [r5, #0]
 800cada:	b103      	cbz	r3, 800cade <_close_r+0x1a>
 800cadc:	6023      	str	r3, [r4, #0]
 800cade:	bd38      	pop	{r3, r4, r5, pc}
 800cae0:	2001f5b8 	.word	0x2001f5b8

0800cae4 <fiprintf>:
 800cae4:	b40e      	push	{r1, r2, r3}
 800cae6:	b503      	push	{r0, r1, lr}
 800cae8:	4601      	mov	r1, r0
 800caea:	ab03      	add	r3, sp, #12
 800caec:	4805      	ldr	r0, [pc, #20]	; (800cb04 <fiprintf+0x20>)
 800caee:	f853 2b04 	ldr.w	r2, [r3], #4
 800caf2:	6800      	ldr	r0, [r0, #0]
 800caf4:	9301      	str	r3, [sp, #4]
 800caf6:	f7ff fe19 	bl	800c72c <_vfiprintf_r>
 800cafa:	b002      	add	sp, #8
 800cafc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb00:	b003      	add	sp, #12
 800cb02:	4770      	bx	lr
 800cb04:	200147cc 	.word	0x200147cc

0800cb08 <_fstat_r>:
 800cb08:	b538      	push	{r3, r4, r5, lr}
 800cb0a:	4d07      	ldr	r5, [pc, #28]	; (800cb28 <_fstat_r+0x20>)
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	4604      	mov	r4, r0
 800cb10:	4608      	mov	r0, r1
 800cb12:	4611      	mov	r1, r2
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	f000 f8b3 	bl	800cc80 <_fstat>
 800cb1a:	1c43      	adds	r3, r0, #1
 800cb1c:	d102      	bne.n	800cb24 <_fstat_r+0x1c>
 800cb1e:	682b      	ldr	r3, [r5, #0]
 800cb20:	b103      	cbz	r3, 800cb24 <_fstat_r+0x1c>
 800cb22:	6023      	str	r3, [r4, #0]
 800cb24:	bd38      	pop	{r3, r4, r5, pc}
 800cb26:	bf00      	nop
 800cb28:	2001f5b8 	.word	0x2001f5b8

0800cb2c <_isatty_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	4d06      	ldr	r5, [pc, #24]	; (800cb48 <_isatty_r+0x1c>)
 800cb30:	2300      	movs	r3, #0
 800cb32:	4604      	mov	r4, r0
 800cb34:	4608      	mov	r0, r1
 800cb36:	602b      	str	r3, [r5, #0]
 800cb38:	f000 f8b2 	bl	800cca0 <_isatty>
 800cb3c:	1c43      	adds	r3, r0, #1
 800cb3e:	d102      	bne.n	800cb46 <_isatty_r+0x1a>
 800cb40:	682b      	ldr	r3, [r5, #0]
 800cb42:	b103      	cbz	r3, 800cb46 <_isatty_r+0x1a>
 800cb44:	6023      	str	r3, [r4, #0]
 800cb46:	bd38      	pop	{r3, r4, r5, pc}
 800cb48:	2001f5b8 	.word	0x2001f5b8

0800cb4c <_lseek_r>:
 800cb4c:	b538      	push	{r3, r4, r5, lr}
 800cb4e:	4d07      	ldr	r5, [pc, #28]	; (800cb6c <_lseek_r+0x20>)
 800cb50:	4604      	mov	r4, r0
 800cb52:	4608      	mov	r0, r1
 800cb54:	4611      	mov	r1, r2
 800cb56:	2200      	movs	r2, #0
 800cb58:	602a      	str	r2, [r5, #0]
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	f000 f8b0 	bl	800ccc0 <_lseek>
 800cb60:	1c43      	adds	r3, r0, #1
 800cb62:	d102      	bne.n	800cb6a <_lseek_r+0x1e>
 800cb64:	682b      	ldr	r3, [r5, #0]
 800cb66:	b103      	cbz	r3, 800cb6a <_lseek_r+0x1e>
 800cb68:	6023      	str	r3, [r4, #0]
 800cb6a:	bd38      	pop	{r3, r4, r5, pc}
 800cb6c:	2001f5b8 	.word	0x2001f5b8

0800cb70 <memmove>:
 800cb70:	4288      	cmp	r0, r1
 800cb72:	b510      	push	{r4, lr}
 800cb74:	eb01 0402 	add.w	r4, r1, r2
 800cb78:	d902      	bls.n	800cb80 <memmove+0x10>
 800cb7a:	4284      	cmp	r4, r0
 800cb7c:	4623      	mov	r3, r4
 800cb7e:	d807      	bhi.n	800cb90 <memmove+0x20>
 800cb80:	1e43      	subs	r3, r0, #1
 800cb82:	42a1      	cmp	r1, r4
 800cb84:	d008      	beq.n	800cb98 <memmove+0x28>
 800cb86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb8e:	e7f8      	b.n	800cb82 <memmove+0x12>
 800cb90:	4402      	add	r2, r0
 800cb92:	4601      	mov	r1, r0
 800cb94:	428a      	cmp	r2, r1
 800cb96:	d100      	bne.n	800cb9a <memmove+0x2a>
 800cb98:	bd10      	pop	{r4, pc}
 800cb9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cba2:	e7f7      	b.n	800cb94 <memmove+0x24>

0800cba4 <_malloc_usable_size_r>:
 800cba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cba8:	1f18      	subs	r0, r3, #4
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	bfbc      	itt	lt
 800cbae:	580b      	ldrlt	r3, [r1, r0]
 800cbb0:	18c0      	addlt	r0, r0, r3
 800cbb2:	4770      	bx	lr

0800cbb4 <_read_r>:
 800cbb4:	b538      	push	{r3, r4, r5, lr}
 800cbb6:	4d07      	ldr	r5, [pc, #28]	; (800cbd4 <_read_r+0x20>)
 800cbb8:	4604      	mov	r4, r0
 800cbba:	4608      	mov	r0, r1
 800cbbc:	4611      	mov	r1, r2
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	602a      	str	r2, [r5, #0]
 800cbc2:	461a      	mov	r2, r3
 800cbc4:	f000 f884 	bl	800ccd0 <_read>
 800cbc8:	1c43      	adds	r3, r0, #1
 800cbca:	d102      	bne.n	800cbd2 <_read_r+0x1e>
 800cbcc:	682b      	ldr	r3, [r5, #0]
 800cbce:	b103      	cbz	r3, 800cbd2 <_read_r+0x1e>
 800cbd0:	6023      	str	r3, [r4, #0]
 800cbd2:	bd38      	pop	{r3, r4, r5, pc}
 800cbd4:	2001f5b8 	.word	0x2001f5b8

0800cbd8 <abort>:
 800cbd8:	b508      	push	{r3, lr}
 800cbda:	2006      	movs	r0, #6
 800cbdc:	f000 f82c 	bl	800cc38 <raise>
 800cbe0:	2001      	movs	r0, #1
 800cbe2:	f000 f893 	bl	800cd0c <_exit>

0800cbe6 <_raise_r>:
 800cbe6:	291f      	cmp	r1, #31
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	4604      	mov	r4, r0
 800cbec:	460d      	mov	r5, r1
 800cbee:	d904      	bls.n	800cbfa <_raise_r+0x14>
 800cbf0:	2316      	movs	r3, #22
 800cbf2:	6003      	str	r3, [r0, #0]
 800cbf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cbf8:	bd38      	pop	{r3, r4, r5, pc}
 800cbfa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cbfc:	b112      	cbz	r2, 800cc04 <_raise_r+0x1e>
 800cbfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc02:	b94b      	cbnz	r3, 800cc18 <_raise_r+0x32>
 800cc04:	4620      	mov	r0, r4
 800cc06:	f000 f831 	bl	800cc6c <_getpid_r>
 800cc0a:	462a      	mov	r2, r5
 800cc0c:	4601      	mov	r1, r0
 800cc0e:	4620      	mov	r0, r4
 800cc10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc14:	f000 b818 	b.w	800cc48 <_kill_r>
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d00a      	beq.n	800cc32 <_raise_r+0x4c>
 800cc1c:	1c59      	adds	r1, r3, #1
 800cc1e:	d103      	bne.n	800cc28 <_raise_r+0x42>
 800cc20:	2316      	movs	r3, #22
 800cc22:	6003      	str	r3, [r0, #0]
 800cc24:	2001      	movs	r0, #1
 800cc26:	e7e7      	b.n	800cbf8 <_raise_r+0x12>
 800cc28:	2400      	movs	r4, #0
 800cc2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cc2e:	4628      	mov	r0, r5
 800cc30:	4798      	blx	r3
 800cc32:	2000      	movs	r0, #0
 800cc34:	e7e0      	b.n	800cbf8 <_raise_r+0x12>
	...

0800cc38 <raise>:
 800cc38:	4b02      	ldr	r3, [pc, #8]	; (800cc44 <raise+0xc>)
 800cc3a:	4601      	mov	r1, r0
 800cc3c:	6818      	ldr	r0, [r3, #0]
 800cc3e:	f7ff bfd2 	b.w	800cbe6 <_raise_r>
 800cc42:	bf00      	nop
 800cc44:	200147cc 	.word	0x200147cc

0800cc48 <_kill_r>:
 800cc48:	b538      	push	{r3, r4, r5, lr}
 800cc4a:	4d07      	ldr	r5, [pc, #28]	; (800cc68 <_kill_r+0x20>)
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	4604      	mov	r4, r0
 800cc50:	4608      	mov	r0, r1
 800cc52:	4611      	mov	r1, r2
 800cc54:	602b      	str	r3, [r5, #0]
 800cc56:	f000 f82b 	bl	800ccb0 <_kill>
 800cc5a:	1c43      	adds	r3, r0, #1
 800cc5c:	d102      	bne.n	800cc64 <_kill_r+0x1c>
 800cc5e:	682b      	ldr	r3, [r5, #0]
 800cc60:	b103      	cbz	r3, 800cc64 <_kill_r+0x1c>
 800cc62:	6023      	str	r3, [r4, #0]
 800cc64:	bd38      	pop	{r3, r4, r5, pc}
 800cc66:	bf00      	nop
 800cc68:	2001f5b8 	.word	0x2001f5b8

0800cc6c <_getpid_r>:
 800cc6c:	f000 b810 	b.w	800cc90 <_getpid>

0800cc70 <_close>:
 800cc70:	4b02      	ldr	r3, [pc, #8]	; (800cc7c <_close+0xc>)
 800cc72:	2258      	movs	r2, #88	; 0x58
 800cc74:	601a      	str	r2, [r3, #0]
 800cc76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cc7a:	4770      	bx	lr
 800cc7c:	2001f5b8 	.word	0x2001f5b8

0800cc80 <_fstat>:
 800cc80:	4b02      	ldr	r3, [pc, #8]	; (800cc8c <_fstat+0xc>)
 800cc82:	2258      	movs	r2, #88	; 0x58
 800cc84:	601a      	str	r2, [r3, #0]
 800cc86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cc8a:	4770      	bx	lr
 800cc8c:	2001f5b8 	.word	0x2001f5b8

0800cc90 <_getpid>:
 800cc90:	4b02      	ldr	r3, [pc, #8]	; (800cc9c <_getpid+0xc>)
 800cc92:	2258      	movs	r2, #88	; 0x58
 800cc94:	601a      	str	r2, [r3, #0]
 800cc96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cc9a:	4770      	bx	lr
 800cc9c:	2001f5b8 	.word	0x2001f5b8

0800cca0 <_isatty>:
 800cca0:	4b02      	ldr	r3, [pc, #8]	; (800ccac <_isatty+0xc>)
 800cca2:	2258      	movs	r2, #88	; 0x58
 800cca4:	601a      	str	r2, [r3, #0]
 800cca6:	2000      	movs	r0, #0
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop
 800ccac:	2001f5b8 	.word	0x2001f5b8

0800ccb0 <_kill>:
 800ccb0:	4b02      	ldr	r3, [pc, #8]	; (800ccbc <_kill+0xc>)
 800ccb2:	2258      	movs	r2, #88	; 0x58
 800ccb4:	601a      	str	r2, [r3, #0]
 800ccb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccba:	4770      	bx	lr
 800ccbc:	2001f5b8 	.word	0x2001f5b8

0800ccc0 <_lseek>:
 800ccc0:	4b02      	ldr	r3, [pc, #8]	; (800cccc <_lseek+0xc>)
 800ccc2:	2258      	movs	r2, #88	; 0x58
 800ccc4:	601a      	str	r2, [r3, #0]
 800ccc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccca:	4770      	bx	lr
 800cccc:	2001f5b8 	.word	0x2001f5b8

0800ccd0 <_read>:
 800ccd0:	4b02      	ldr	r3, [pc, #8]	; (800ccdc <_read+0xc>)
 800ccd2:	2258      	movs	r2, #88	; 0x58
 800ccd4:	601a      	str	r2, [r3, #0]
 800ccd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccda:	4770      	bx	lr
 800ccdc:	2001f5b8 	.word	0x2001f5b8

0800cce0 <_sbrk>:
 800cce0:	4b04      	ldr	r3, [pc, #16]	; (800ccf4 <_sbrk+0x14>)
 800cce2:	6819      	ldr	r1, [r3, #0]
 800cce4:	4602      	mov	r2, r0
 800cce6:	b909      	cbnz	r1, 800ccec <_sbrk+0xc>
 800cce8:	4903      	ldr	r1, [pc, #12]	; (800ccf8 <_sbrk+0x18>)
 800ccea:	6019      	str	r1, [r3, #0]
 800ccec:	6818      	ldr	r0, [r3, #0]
 800ccee:	4402      	add	r2, r0
 800ccf0:	601a      	str	r2, [r3, #0]
 800ccf2:	4770      	bx	lr
 800ccf4:	2001f254 	.word	0x2001f254
 800ccf8:	2001f5c0 	.word	0x2001f5c0

0800ccfc <_write>:
 800ccfc:	4b02      	ldr	r3, [pc, #8]	; (800cd08 <_write+0xc>)
 800ccfe:	2258      	movs	r2, #88	; 0x58
 800cd00:	601a      	str	r2, [r3, #0]
 800cd02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd06:	4770      	bx	lr
 800cd08:	2001f5b8 	.word	0x2001f5b8

0800cd0c <_exit>:
 800cd0c:	e7fe      	b.n	800cd0c <_exit>
	...

0800cd10 <_init>:
 800cd10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd12:	bf00      	nop
 800cd14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd16:	bc08      	pop	{r3}
 800cd18:	469e      	mov	lr, r3
 800cd1a:	4770      	bx	lr

0800cd1c <_fini>:
 800cd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd1e:	bf00      	nop
 800cd20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd22:	bc08      	pop	{r3}
 800cd24:	469e      	mov	lr, r3
 800cd26:	4770      	bx	lr
