

================================================================
== Vitis HLS Report for 'packet_identification'
================================================================
* Date:           Wed Mar  8 19:14:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.837 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.100 ns|  3.100 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_V_dest_V, i1 %s_axis_V_last_V, i64 %s_axis_V_strb_V, i64 %s_axis_V_keep_V, i512 %s_axis_V_data_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pi_fsm_state_load = load i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:188]   --->   Operation 9 'load' 'pi_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.49ns)   --->   "%switch_ln188 = switch i2 %pi_fsm_state_load, void, i2 2, void, i2 1, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:188]   --->   Operation 10 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1"   --->   Operation 11 'nbreadreq' 'tmp_2' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %tmp_2, void %._crit_edge7.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 12 'br' 'br_ln241' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_14 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V"   --->   Operation 13 'read' 'empty_14' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i644 %empty_14"   --->   Operation 14 'extractvalue' 'tmp_data_V' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i644 %empty_14"   --->   Operation 15 'extractvalue' 'tmp_keep_V' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i644 %empty_14"   --->   Operation 16 'extractvalue' 'tmp_last_V' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %tmp_last_V, void %._crit_edge8.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:250]   --->   Operation 17 'br' 'br_ln250' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln251 = store i2 0, i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:251]   --->   Operation 18 'store' 'store_ln251' <Predicate = (pi_fsm_state_load == 1 & tmp_2 & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln252 = br void %._crit_edge8.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:252]   --->   Operation 19 'br' 'br_ln252' <Predicate = (pi_fsm_state_load == 1 & tmp_2 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln253 = br void %._crit_edge7.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:253]   --->   Operation 20 'br' 'br_ln253' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln254 = br void %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:254]   --->   Operation 21 'br' 'br_ln254' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1"   --->   Operation 22 'nbreadreq' 'tmp_1' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %tmp_1, void %packet_identification.exit, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:256]   --->   Operation 23 'br' 'br_ln256' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_15 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V"   --->   Operation 24 'read' 'empty_15' <Predicate = (pi_fsm_state_load == 2 & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i644 %empty_15"   --->   Operation 25 'extractvalue' 'tmp_last_V_1' <Predicate = (pi_fsm_state_load == 2 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %tmp_last_V_1, void %._crit_edge10.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:258]   --->   Operation 26 'br' 'br_ln258' <Predicate = (pi_fsm_state_load == 2 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln259 = store i2 0, i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:259]   --->   Operation 27 'store' 'store_ln259' <Predicate = (pi_fsm_state_load == 2 & tmp_1 & tmp_last_V_1)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln260 = br void %._crit_edge10.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:260]   --->   Operation 28 'br' 'br_ln260' <Predicate = (pi_fsm_state_load == 2 & tmp_1 & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln261 = br void %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:261]   --->   Operation 29 'br' 'br_ln261' <Predicate = (pi_fsm_state_load == 2 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1"   --->   Operation 30 'nbreadreq' 'tmp' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %tmp, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:190]   --->   Operation 31 'br' 'br_ln190' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V"   --->   Operation 32 'read' 'empty' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = extractvalue i644 %empty"   --->   Operation 33 'extractvalue' 'sendWord_data_V_1' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sendWord_keep_V_1 = extractvalue i644 %empty"   --->   Operation 34 'extractvalue' 'sendWord_keep_V_1' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sendWord_last_V_1 = extractvalue i644 %empty"   --->   Operation 35 'extractvalue' 'sendWord_last_V_1' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %sendWord_data_V_1, i32 104, i32 111"   --->   Operation 36 'partselect' 'p_Result_1_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %sendWord_data_V_1, i32 96, i32 103"   --->   Operation 37 'partselect' 'p_Result_2_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ethernetType_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_2_i, i8 %p_Result_1_i"   --->   Operation 38 'bitconcatenate' 'ethernetType_V' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ipVersion_V = partselect i4 @_ssdm_op_PartSelect.i4.i512.i32.i32, i512 %sendWord_data_V_1, i32 116, i32 119"   --->   Operation 39 'partselect' 'ipVersion_V' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ipProtocol_V = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %sendWord_data_V_1, i32 184, i32 191"   --->   Operation 40 'partselect' 'ipProtocol_V' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.49ns)   --->   "%switch_ln196 = switch i16 %ethernetType_V, void %.thread3.i, i16 2054, void %.thread.i, i16 2048, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:196]   --->   Operation 41 'switch' 'switch_ln196' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.49>
ST_1 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln1064 = icmp_eq  i4 %ipVersion_V, i4 4"   --->   Operation 42 'icmp' 'icmp_ln1064' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%br_ln201 = br i1 %icmp_ln1064, void %.thread.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:201]   --->   Operation 43 'br' 'br_ln201' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048)> <Delay = 0.41>
ST_1 : Operation 44 [1/1] (0.49ns)   --->   "%switch_ln202 = switch i8 %ipProtocol_V, void, i8 1, void %.thread.i, i8 6, void %.fold.split291.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:202]   --->   Operation 44 'switch' 'switch_ln202' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064)> <Delay = 0.49>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%br_ln223 = br void %.thread.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:223]   --->   Operation 45 'br' 'br_ln223' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064 & ipProtocol_V == 6)> <Delay = 0.41>
ST_1 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %ipProtocol_V, i8 17"   --->   Operation 46 'icmp' 'icmp_ln1064_1' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064 & ipProtocol_V != 1 & ipProtocol_V != 6)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln225 = store i2 3, i2 %tdest_r_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:225]   --->   Operation 47 'store' 'store_ln225' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064 & ipProtocol_V != 1 & ipProtocol_V != 6)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln227 = br i1 %icmp_ln1064_1, void %.thread3.i, void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:227]   --->   Operation 48 'br' 'br_ln227' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064 & ipProtocol_V != 1 & ipProtocol_V != 6)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln230 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:230]   --->   Operation 49 'br' 'br_ln230' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V != 2054 & icmp_ln1064 & ipProtocol_V != 1 & ipProtocol_V != 6 & !icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V != 2054 & ethernetType_V != 2048)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln235)   --->   "%storemerge_i = phi i2 1, void %._crit_edge5.i, i2 2, void %.thread3.i"   --->   Operation 51 'phi' 'storemerge_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln235 = select i1 %sendWord_last_V_1, i2 0, i2 %storemerge_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 52 'select' 'select_ln235' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln232 = store i2 %select_ln235, i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:232]   --->   Operation 53 'store' 'store_ln232' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln238 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:238]   --->   Operation 54 'br' 'br_ln238' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln239 = br void %packet_identification.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:239]   --->   Operation 55 'br' 'br_ln239' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sendWord_dest_V = load i2 %tdest_r_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:247]   --->   Operation 56 'load' 'sendWord_dest_V' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %sendWord_dest_V, i7 0, i1 %tmp_last_V, i64 %tmp_keep_V, i512 %tmp_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'bitconcatenate' 'tmp_3' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i586 %tmp_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'zext' 'zext_ln173' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (pi_fsm_state_load == 1 & tmp_2)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tdest_5_ph_i = phi i2 2, void %.fold.split291.i, i2 0, void, i2 0, void, i2 1, void"   --->   Operation 60 'phi' 'tdest_5_ph_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln225 = store i2 %tdest_5_ph_i, i2 %tdest_r_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:225]   --->   Operation 61 'store' 'store_ln225' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln227 = br void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:227]   --->   Operation 62 'br' 'br_ln227' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tdest_5_0_0_01552_i = phi i2 %tdest_5_ph_i, void %.thread.i, i2 3, void"   --->   Operation 63 'phi' 'tdest_5_0_0_01552_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %tdest_5_0_0_01552_i, i7 0, i1 %sendWord_last_V_1, i64 %sendWord_keep_V_1, i512 %sendWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'bitconcatenate' 'tmp_4' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i586 %tmp_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'zext' 'zext_ln173_1' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & icmp_ln1064_1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & ipProtocol_V == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2048 & !icmp_ln1064) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp & ethernetType_V == 2054)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	axis read operation ('empty') on port 's_axis_V_data_V' [53]  (0 ns)
	'icmp' operation ('icmp_ln1064') [64]  (0.656 ns)
	multiplexor before 'phi' operation ('tdest_5_ph_i') [75]  (0.42 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'phi' operation ('tdest_5_ph_i') [75]  (0 ns)
	multiplexor before 'phi' operation ('tdest_5_0_0_01552_i') [79]  (0.387 ns)
	'phi' operation ('tdest_5_0_0_01552_i') [79]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'eth_level_pkt' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [82]  (1.45 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
