# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../poker_final.gen/sources_1/ip/clk_wiz_0" --include "../../../../../poker_final.srcs/sources_1/imports/Poker/game_logic/src" \
"poker_hand_tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../poker_final.gen/sources_1/ip/clk_wiz_0" --include "../../../../../poker_final.srcs/sources_1/imports/Poker/game_logic/src" \
"../../../../../poker_final.srcs/sim_1/imports/sim/poker_hand_tb.sv" \

# Do not sort compile order
nosort
