{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "de01e243",
   "metadata": {},
   "source": [
    "# Part 5: Bitsream generation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3772897d",
   "metadata": {},
   "source": [
    "## Load CIFAR10 dataset from tf.keras"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "ff9fa40a",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2021-11-30 22:54:48.974245: W tensorflow/stream_executor/platform/default/dso_loader.cc:59] Could not load dynamic library 'libcudart.so.10.1'; dlerror: libcudart.so.10.1: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /opt/xilinx/xrt/lib:/usr/lib:/usr/lib/x86_64-linux-gnu:/usr/local/lib:/opt/vitis_ai/conda/envs/vitis-ai-tensorflow/lib\n",
      "2021-11-30 22:54:48.974269: I tensorflow/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "import numpy as np\n",
    "(x_train, y_train), (x_test, y_test) = tf.keras.datasets.cifar10.load_data()\n",
    "# Scale images to the [0, 1] range\n",
    "x_train = x_train.astype(\"float32\") / 255\n",
    "x_test = x_test.astype(\"float32\") / 255\n",
    "# Make sure images have shape (28, 28, 1)\n",
    "#x_train = np.expand_dims(x_train, -1)\n",
    "#x_test = np.expand_dims(x_test, -1)\n",
    "y_train = tf.keras.utils.to_categorical(y_train, 10)\n",
    "y_test = tf.keras.utils.to_categorical(y_test, 10)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "625954e9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(50000, 32, 32, 3) (10000, 32, 32, 3) (50000, 10) (10000, 10)\n"
     ]
    }
   ],
   "source": [
    "print(x_train.shape, x_test.shape,y_train.shape, y_test.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3c88f440",
   "metadata": {},
   "source": [
    "## We save the test dataset to files so that we can use them on the Pynq card later."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "cd0452ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "np.save('y_test.npy', y_test)\n",
    "np.save('x_test.npy', x_test)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c954938c",
   "metadata": {},
   "source": [
    "## Check the reports\n",
    "Print out the reports generated by Vivado HLS. Pay attention to the Utilization Estimates' section in particular this time."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "b9dcb7fc",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/home/hientt/Lab_8/hls4ml/converters/__init__.py:16: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n",
      "/workspace/home/hientt/Lab_8/hls4ml/converters/__init__.py:23: UserWarning: WARNING: ONNX converter is not enabled!\n",
      "  warnings.warn(\"WARNING: ONNX converter is not enabled!\")\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in cifar10-hls-test-1/myproject_cifar10_cnn4_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_cifar10_cnn4_axi'\n",
      "================================================================\n",
      "* Date:           Tue Nov 30 04:14:07 2021\n",
      "\n",
      "* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)\n",
      "* Project:        myproject_cifar10_cnn4_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynquplus\n",
      "* Target device:  xczu7ev-ffvc1156-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+-----------+-----------+-------+-------+----------+\n",
      "    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |\n",
      "    |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |\n",
      "    +---------+---------+-----------+-----------+-------+-------+----------+\n",
      "    |    14337|    14337| 71.685 us | 71.685 us |  14338|  14338| dataflow |\n",
      "    +---------+---------+-----------+-----------+-------+-------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+\n",
      "        |                                                 |                                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |\n",
      "        |                     Instance                    |                    Module                    |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |\n",
      "        +-------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+\n",
      "        |myproject_cifar10_cnn4_U0                        |myproject_cifar10_cnn4                        |     2632|     2632| 13.160 us | 13.160 us |   2604|   2604| dataflow |\n",
      "        |Loop_1_proc541_U0                                |Loop_1_proc541                                |    14337|    14337| 71.685 us | 71.685 us |  14337|  14337|   none   |\n",
      "        |Loop_2_proc_U0                                   |Loop_2_proc                                   |       41|       41|  0.205 us |  0.205 us |     41|     41|   none   |\n",
      "        |Block_myproject_cifar10_cnn4_axi_exit52_proc_U0  |Block_myproject_cifar10_cnn4_axi_exit52_proc  |        0|        0|    0 ns   |    0 ns   |      0|      0|   none   |\n",
      "        +-------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|      44|    -|\n",
      "|FIFO             |       12|      -|     349|    1142|    -|\n",
      "|Instance         |      167|    101|   39380|  106897|    0|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      90|    -|\n",
      "|Register         |        -|      -|      10|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |      179|    101|   39739|  108173|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |      624|   1728|  460800|  230400|   96|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |       28|      5|       8|      46|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------+----------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |                     Instance                    |                    Module                    | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|\n",
      "    +-------------------------------------------------+----------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Block_myproject_cifar10_cnn4_axi_exit52_proc_U0  |Block_myproject_cifar10_cnn4_axi_exit52_proc  |        0|      0|    162|     193|    0|\n",
      "    |Loop_1_proc541_U0                                |Loop_1_proc541                                |        0|      0|    297|    1703|    0|\n",
      "    |Loop_2_proc_U0                                   |Loop_2_proc                                   |        0|      0|    147|    1031|    0|\n",
      "    |myproject_cifar10_cnn4_U0                        |myproject_cifar10_cnn4                        |      167|    101|  38774|  103970|    0|\n",
      "    +-------------------------------------------------+----------------------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Total                                            |                                              |      167|    101|  39380|  106897|    0|\n",
      "    +-------------------------------------------------+----------------------------------------------+---------+-------+-------+--------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import keras_to_hls\n",
    "import plotting\n",
    "import yaml\n",
    "\n",
    "hls4ml.report.read_vivado_report('cifar10-hls-test-1')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c5ff830a",
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report('mnist-hls-test2')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7a343f8d",
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report('mnist-hls-test2_reusefactor_8')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "76d57a78",
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report('mnist-hls-test3')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f7d542f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report('mnist-hls-test4')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "24e42c98",
   "metadata": {},
   "source": [
    "## Choose the project for making a bitstream file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "3e1e8ec6",
   "metadata": {},
   "outputs": [],
   "source": [
    "prjdir='cifar10-hls-test-1'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90095f24",
   "metadata": {},
   "source": [
    "## Generate bitstream"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "87b1af49",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable myproject\n",
      "## set myproject \"myproject_cifar10_cnn4\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${myproject}_vivado_accelerator -part xczu7ev-ffvc1156-2-e -force\n",
      "create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1511.762 ; gain = 63.016 ; free physical = 791 ; free virtual = 176632\n",
      "# set_property board_part xilinx.com:zcu104:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${myproject}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/workspace/home/Xilinx/Vivado/2019.2/data/ip'.\n",
      "update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 1544.480 ; gain = 32.719 ; free physical = 812 ; free virtual = 173472\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1617.289 ; gain = 27.258 ; free physical = 1566 ; free virtual = 173606\n",
      "# set_property  ip_repo_paths ${myproject}_prj/solution1/impl/ip [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_prj/solution1/impl/ip'.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0\n",
      "create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.105 ; gain = 128.816 ; free physical = 1276 ; free virtual = 173338\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset \"1\" }  [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {1} CONFIG.PSU__SAXIGP0__DATA_WIDTH {32}] [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_m_axi_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 64K ]>\n",
      "apply_bd_automation: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.105 ; gain = 0.000 ; free physical = 972 ; free virtual = 173093\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 2G ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI> is being mapped into address space </axi_dma_0/Data_MM2S> at <0xC000_0000 [ 512M ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0xFF00_0000 [ 16M ]>\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.\n",
      "apply_bd_automation: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.105 ; gain = 0.000 ; free physical = 734 ; free virtual = 172869\n",
      "# endgroup\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 2G ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI> is being mapped into address space </axi_dma_0/Data_S2MM> at <0xC000_0000 [ 512M ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0xFF00_0000 [ 16M ]>\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]\n",
      "WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>\n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${myproject}_axi:1.0 ${myproject}_axi_0\n",
      "WARNING: [BD 41-1753] The name 'myproject_cifar10_cnn4_axi_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${myproject}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins ${myproject}_axi_0/out_r]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${myproject}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${myproject}_axi_0]\n",
      "# make_wrapper -files [get_files ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1837.195 ; gain = 48.531 ; free physical = 4871 ; free virtual = 175087\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "Wrote  : </workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:01:27 . Memory (MB): peak = 1960.633 ; gain = 192.750 ; free physical = 6273 ; free virtual = 176505\n",
      "# add_files -norecurse ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: \n",
      "Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.\n",
      "This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your\n",
      "design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.\n",
      "The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.\n",
      "For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows\n",
      "INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.\n",
      "Exporting to file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh\n",
      "Generated Block Design Tcl file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl\n",
      "Generated Hardware Definition File /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_cifar10_cnn4_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_cifar10_cnn4_axi_0 .\n",
      "Exporting to file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated Hardware Definition File /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs\n",
      "[Tue Nov 30 23:09:22 2021] Launched design_1_axi_dma_0_0_synth_1, design_1_myproject_cifar10_cnn4_axi_0_0_synth_1, design_1_xbar_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_rst_ps8_0_100M_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_ds_1_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_axi_dma_0_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_myproject_cifar10_cnn4_axi_0_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_myproject_cifar10_cnn4_axi_0_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_zynq_ultra_ps_e_0_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log\n",
      "design_1_axi_smc_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_axi_smc_0_synth_1/runme.log\n",
      "design_1_rst_ps8_0_100M_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_auto_ds_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_auto_ds_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_auto_ds_1_synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/design_1_auto_ds_1_synth_1/runme.log\n",
      "synth_1: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Tue Nov 30 23:09:22 2021] Launched impl_1...\n",
      "Run output will be captured here: /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:02:54 . Memory (MB): peak = 2193.723 ; gain = 233.090 ; free physical = 12326 ; free virtual = 182602\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Tue Nov 30 23:09:22 2021] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1507.352 ; gain = 12.016 ; free physical = 12217 ; free virtual = 181999\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_prj/solution1/impl/ip'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/workspace/home/Xilinx/Vivado/2019.2/data/ip'.\n",
      "update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1544.039 ; gain = 35.688 ; free physical = 12203 ; free virtual = 181985\n",
      "add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1580.789 ; gain = 36.750 ; free physical = 12163 ; free virtual = 181945\n",
      "Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_cifar10_cnn4_axi_0_0/design_1_myproject_cifar10_cnn4_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_cifar10_cnn4_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2575.828 ; gain = 0.000 ; free physical = 11193 ; free virtual = 180976\n",
      "INFO: [Netlist 29-17] Analyzing 4816 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.730 ; gain = 22.781 ; free physical = 11011 ; free virtual = 180794\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/workspace/home/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2942.742 ; gain = 0.000 ; free physical = 11010 ; free virtual = 180793\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 154 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 57 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 90 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances\n",
      "\n",
      "20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:36 . Memory (MB): peak = 2942.742 ; gain = 1361.953 ; free physical = 11009 ; free virtual = 180793\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.742 ; gain = 0.000 ; free physical = 10998 ; free virtual = 180782\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: ca28de54\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3331.863 ; gain = 389.121 ; free physical = 10521 ; free virtual = 180311\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 44 inverter(s) to 11264 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 58866b1c\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10507 ; free virtual = 180298\n",
      "INFO: [Opt 31-389] Phase Retarget created 61 cells and removed 464 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 13479bb0c\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10509 ; free virtual = 180300\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 172 cells and removed 523 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 6046c31f\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10508 ; free virtual = 180299\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1441 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Phase 4 BUFG optimization | Checksum: 6046c31f\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10510 ; free virtual = 180301\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 6046c31f\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10509 ; free virtual = 180300\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 6046c31f\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10507 ; free virtual = 180298\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              61  |             464  |                                             78  |\n",
      "|  Constant propagation         |             172  |             523  |                                             88  |\n",
      "|  Sweep                        |               0  |            1441  |                                            243  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             96  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10508 ; free virtual = 180299\n",
      "Ending Logic Optimization Task | Checksum: f12b99cc\n",
      "\n",
      "Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3498.676 ; gain = 0.000 ; free physical = 10509 ; free virtual = 180299\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.320 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 163 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 154 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 154 Total Ports: 326\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1b9c8dfec\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9196 ; free virtual = 179078\n",
      "Ending Power Optimization Task | Checksum: 1b9c8dfec\n",
      "\n",
      "Time (s): cpu = 00:02:18 ; elapsed = 00:01:56 . Memory (MB): peak = 5621.293 ; gain = 2122.617 ; free physical = 9292 ; free virtual = 179174\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1b9c8dfec\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9292 ; free virtual = 179174\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9293 ; free virtual = 179175\n",
      "Ending Netlist Obfuscation Task | Checksum: 10b119dcc\n",
      "\n",
      "Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9311 ; free virtual = 179193\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:03:18 ; elapsed = 00:03:03 . Memory (MB): peak = 5621.293 ; gain = 2678.551 ; free physical = 9310 ; free virtual = 179192\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9311 ; free virtual = 179193\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Common 17-1381] The checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9228 ; free virtual = 179177\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9145 ; free virtual = 179166\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9139 ; free virtual = 179163\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb7f4858\n",
      "\n",
      "Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9139 ; free virtual = 179163\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 9140 ; free virtual = 179163\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112f6297d\n",
      "\n",
      "Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8939 ; free virtual = 179009\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1c7068ee9\n",
      "\n",
      "Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8787 ; free virtual = 178857\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7068ee9\n",
      "\n",
      "Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8787 ; free virtual = 178857\n",
      "Phase 1 Placer Initialization | Checksum: 1c7068ee9\n",
      "\n",
      "Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8778 ; free virtual = 178849\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 16ce86a85\n",
      "\n",
      "Time (s): cpu = 00:02:24 ; elapsed = 00:00:57 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8656 ; free virtual = 178731\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1018] Found 3654 candidate LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 1652 nets or cells. Created 0 new cell, deleted 1652 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8592 ; free virtual = 178704\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |           1652  |                  1652  |           0  |           1  |  00:00:04  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |           1652  |                  1652  |           0  |           3  |  00:00:04  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1206862b2\n",
      "\n",
      "Time (s): cpu = 00:04:59 ; elapsed = 00:02:05 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8576 ; free virtual = 178688\n",
      "Phase 2.2 Global Placement Core | Checksum: 1c5195d0e\n",
      "\n",
      "Time (s): cpu = 00:05:21 ; elapsed = 00:02:13 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8574 ; free virtual = 178688\n",
      "Phase 2 Global Placement | Checksum: 1c5195d0e\n",
      "\n",
      "Time (s): cpu = 00:05:21 ; elapsed = 00:02:13 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8608 ; free virtual = 178722\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 22b10db00\n",
      "\n",
      "Time (s): cpu = 00:05:29 ; elapsed = 00:02:16 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8599 ; free virtual = 178713\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23cb1c6b6\n",
      "\n",
      "Time (s): cpu = 00:05:49 ; elapsed = 00:02:26 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8566 ; free virtual = 178680\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 279725678\n",
      "\n",
      "Time (s): cpu = 00:05:51 ; elapsed = 00:02:27 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8564 ; free virtual = 178678\n",
      "\n",
      "Phase 3.4 Small Shape DP\n",
      "\n",
      "Phase 3.4.1 Small Shape Clustering\n",
      "Phase 3.4.1 Small Shape Clustering | Checksum: 19f874a4c\n",
      "\n",
      "Time (s): cpu = 00:05:58 ; elapsed = 00:02:32 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8506 ; free virtual = 178620\n",
      "\n",
      "Phase 3.4.2 Flow Legalize Slice Clusters\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1ff98e7b3\n",
      "\n",
      "Time (s): cpu = 00:06:00 ; elapsed = 00:02:33 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8505 ; free virtual = 178619\n",
      "\n",
      "Phase 3.4.3 Slice Area Swap\n",
      "Phase 3.4.3 Slice Area Swap | Checksum: 24717709b\n",
      "\n",
      "Time (s): cpu = 00:06:08 ; elapsed = 00:02:40 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8468 ; free virtual = 178584\n",
      "\n",
      "Phase 3.4.4 Commit Slice Clusters\n",
      "Phase 3.4.4 Commit Slice Clusters | Checksum: ef394d7f\n",
      "\n",
      "Time (s): cpu = 00:06:27 ; elapsed = 00:02:46 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8463 ; free virtual = 178581\n",
      "Phase 3.4 Small Shape DP | Checksum: ef394d7f\n",
      "\n",
      "Time (s): cpu = 00:06:28 ; elapsed = 00:02:47 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8481 ; free virtual = 178599\n",
      "\n",
      "Phase 3.5 Re-assign LUT pins\n",
      "Phase 3.5 Re-assign LUT pins | Checksum: 11aab3305\n",
      "\n",
      "Time (s): cpu = 00:06:34 ; elapsed = 00:02:53 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8476 ; free virtual = 178586\n",
      "\n",
      "Phase 3.6 Pipeline Register Optimization\n",
      "Phase 3.6 Pipeline Register Optimization | Checksum: 1f9832305\n",
      "\n",
      "Time (s): cpu = 00:06:35 ; elapsed = 00:02:54 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8470 ; free virtual = 178580\n",
      "Phase 3 Detail Placement | Checksum: 1f9832305\n",
      "\n",
      "Time (s): cpu = 00:06:35 ; elapsed = 00:02:54 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8471 ; free virtual = 178582\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 26277d0e5\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 10203 loads.\n",
      "INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/CEA2, inserted BUFG to drive 2930 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0_data_V_data_15_V_read, inserted BUFG to drive 1444 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config5_U0/conv_2d_cl_array_array_ap_fixed_16u_config5_U0_data_V_data_15_V_read, inserted BUFG to drive 1110 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config5_U0/add_ln703_1000_reg_3984360, inserted BUFG to drive 1154 loads.\n",
      "INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 5, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 204ad35d6\n",
      "\n",
      "Time (s): cpu = 00:07:37 ; elapsed = 00:03:18 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8462 ; free virtual = 178575\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=4.526. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 239d25607\n",
      "\n",
      "Time (s): cpu = 00:07:38 ; elapsed = 00:03:20 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8460 ; free virtual = 178573\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 239d25607\n",
      "\n",
      "Time (s): cpu = 00:07:39 ; elapsed = 00:03:20 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8449 ; free virtual = 178562\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 239d25607\n",
      "\n",
      "Time (s): cpu = 00:07:40 ; elapsed = 00:03:21 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8459 ; free virtual = 178571\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8437 ; free virtual = 178550\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 2d9d22d0e\n",
      "\n",
      "Time (s): cpu = 00:07:49 ; elapsed = 00:03:30 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8449 ; free virtual = 178562\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8449 ; free virtual = 178562\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 2ab5f79ab\n",
      "\n",
      "Time (s): cpu = 00:07:50 ; elapsed = 00:03:31 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8447 ; free virtual = 178560\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ab5f79ab\n",
      "\n",
      "Time (s): cpu = 00:07:50 ; elapsed = 00:03:32 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8474 ; free virtual = 178587\n",
      "Ending Placer Task | Checksum: 200616a19\n",
      "\n",
      "Time (s): cpu = 00:07:50 ; elapsed = 00:03:32 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8490 ; free virtual = 178603\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:08:00 ; elapsed = 00:03:39 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8642 ; free virtual = 178755\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8642 ; free virtual = 178755\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8430 ; free virtual = 178707\n",
      "INFO: [Common 17-1381] The checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8587 ; free virtual = 178739\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8564 ; free virtual = 178715\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:02 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8590 ; free virtual = 178742\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "phys_opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8533 ; free virtual = 178685\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8534 ; free virtual = 178686\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8319 ; free virtual = 178633\n",
      "INFO: [Common 17-1381] The checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8479 ; free virtual = 178667\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: d7d20dec ConstDB: 0 ShapeSum: 888f8526 RouteDB: 9fffd707\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 6f4fc9f7\n",
      "\n",
      "Time (s): cpu = 00:02:00 ; elapsed = 00:01:39 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8099 ; free virtual = 178348\n",
      "Post Restoration Checksum: NetGraph: 808590f7 NumContArr: b56807a9 Constraints: bc4bfff2 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 1f2399892\n",
      "\n",
      "Time (s): cpu = 00:02:01 ; elapsed = 00:01:41 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8098 ; free virtual = 178348\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 1f2399892\n",
      "\n",
      "Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8027 ; free virtual = 178276\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 1f2399892\n",
      "\n",
      "Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8026 ; free virtual = 178276\n",
      "\n",
      "Phase 2.4 Global Clock Net Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2.4 Global Clock Net Routing | Checksum: 1b7be9164\n",
      "\n",
      "Time (s): cpu = 00:02:07 ; elapsed = 00:01:47 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 8014 ; free virtual = 178268\n",
      "\n",
      "Phase 2.5 Update Timing\n",
      "Phase 2.5 Update Timing | Checksum: 2b07e3b12\n",
      "\n",
      "Time (s): cpu = 00:03:01 ; elapsed = 00:02:01 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 7963 ; free virtual = 178220\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.863  | TNS=0.000  | WHS=-0.116 | THS=-25.426|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 21a6c7ddd\n",
      "\n",
      "Time (s): cpu = 00:03:48 ; elapsed = 00:02:17 . Memory (MB): peak = 5621.293 ; gain = 0.000 ; free physical = 7949 ; free virtual = 178205\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.00386959 %\n",
      "  Global Horizontal Routing Utilization  = 0.0034268 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 90666\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 80806\n",
      "  Number of Partially Routed Nets     = 9860\n",
      "  Number of Node Overlaps             = 74\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 11cd79ccf\n",
      "\n",
      "Time (s): cpu = 00:04:22 ; elapsed = 00:02:30 . Memory (MB): peak = 5650.805 ; gain = 29.512 ; free physical = 7922 ; free virtual = 178181\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 19436\n",
      " Number of Nodes with overlaps = 2047\n",
      " Number of Nodes with overlaps = 293\n",
      " Number of Nodes with overlaps = 69\n",
      " Number of Nodes with overlaps = 31\n",
      " Number of Nodes with overlaps = 20\n",
      " Number of Nodes with overlaps = 10\n",
      " Number of Nodes with overlaps = 8\n",
      " Number of Nodes with overlaps = 7\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.747  | TNS=0.000  | WHS=-0.029 | THS=-0.101 |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 1dc4315af\n",
      "\n",
      "Time (s): cpu = 00:11:17 ; elapsed = 00:06:40 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7816 ; free virtual = 178103\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 173ba73da\n",
      "\n",
      "Time (s): cpu = 00:11:32 ; elapsed = 00:06:49 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7845 ; free virtual = 178131\n",
      "Phase 4 Rip-up And Reroute | Checksum: 173ba73da\n",
      "\n",
      "Time (s): cpu = 00:11:33 ; elapsed = 00:06:49 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7844 ; free virtual = 178131\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 1de31d58c\n",
      "\n",
      "Time (s): cpu = 00:12:02 ; elapsed = 00:06:57 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7845 ; free virtual = 178132\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.747  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1de31d58c\n",
      "\n",
      "Time (s): cpu = 00:12:02 ; elapsed = 00:06:58 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7847 ; free virtual = 178134\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1de31d58c\n",
      "\n",
      "Time (s): cpu = 00:12:02 ; elapsed = 00:06:58 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7847 ; free virtual = 178134\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1de31d58c\n",
      "\n",
      "Time (s): cpu = 00:12:03 ; elapsed = 00:06:58 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7848 ; free virtual = 178135\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 1aa9fa4df\n",
      "\n",
      "Time (s): cpu = 00:12:24 ; elapsed = 00:07:05 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7852 ; free virtual = 178138\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.747  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 1f8e99af8\n",
      "\n",
      "Time (s): cpu = 00:12:25 ; elapsed = 00:07:06 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7851 ; free virtual = 178138\n",
      "Phase 6 Post Hold Fix | Checksum: 1f8e99af8\n",
      "\n",
      "Time (s): cpu = 00:12:25 ; elapsed = 00:07:06 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7851 ; free virtual = 178138\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 5.90915 %\n",
      "  Global Horizontal Routing Utilization  = 6.34376 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 19b425e94\n",
      "\n",
      "Time (s): cpu = 00:12:27 ; elapsed = 00:07:07 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7844 ; free virtual = 178131\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 19b425e94\n",
      "\n",
      "Time (s): cpu = 00:12:27 ; elapsed = 00:07:07 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7842 ; free virtual = 178129\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 19b425e94\n",
      "\n",
      "Time (s): cpu = 00:12:34 ; elapsed = 00:07:15 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7844 ; free virtual = 178131\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=2.747  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 19b425e94\n",
      "\n",
      "Time (s): cpu = 00:12:35 ; elapsed = 00:07:16 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 7854 ; free virtual = 178141\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:12:35 ; elapsed = 00:07:16 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 8035 ; free virtual = 178322\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:12:49 ; elapsed = 00:07:23 . Memory (MB): peak = 6028.805 ; gain = 407.512 ; free physical = 8035 ; free virtual = 178322\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6028.805 ; gain = 0.000 ; free physical = 8035 ; free virtual = 178322\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 6028.805 ; gain = 0.000 ; free physical = 7802 ; free virtual = 178292\n",
      "INFO: [Common 17-1381] The checkpoint '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 6028.805 ; gain = 0.000 ; free physical = 7985 ; free virtual = 178317\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 6116.848 ; gain = 88.043 ; free physical = 7955 ; free virtual = 178287\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:01:14 ; elapsed = 00:00:20 . Memory (MB): peak = 6116.848 ; gain = 0.000 ; free physical = 7905 ; free virtual = 178238\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "124 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 6116.848 ; gain = 0.000 ; free physical = 7964 ; free virtual = 178161\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6116.848 ; gain = 0.000 ; free physical = 7924 ; free virtual = 178123\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_0_V_reg_1155_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_0_V_reg_1155_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_1_V_reg_1160_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_1_V_reg_1160_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_2_V_reg_1165_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_2_V_reg_1165_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_3_V_reg_1170_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_3_V_reg_1170_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_4_V_reg_1175_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_4_V_reg_1175_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_5_V_reg_1180_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_5_V_reg_1180_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_6_V_reg_1185_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_6_V_reg_1185_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_7_V_reg_1190_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_7_V_reg_1190_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_8_V_reg_1195_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_8_V_reg_1195_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_9_V_reg_1200_reg input design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_9_V_reg_1200_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_160_fu_711_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_160_fu_711_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_161_fu_525_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_161_fu_525_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_164_fu_587_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_164_fu_587_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_165_fu_911_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_165_fu_911_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_167_fu_708_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_167_fu_708_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_168_fu_709_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_168_fu_709_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_169_fu_546_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_169_fu_546_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_171_fu_702_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_171_fu_702_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_172_fu_547_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_172_fu_547_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_173_fu_529_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_173_fu_529_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_174_fu_533_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_174_fu_533_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_175_fu_696_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_175_fu_696_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_177_fu_757_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_177_fu_757_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_178_fu_582_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_178_fu_582_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_fu_651_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_fu_651_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_76_fu_2299_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_76_fu_2299_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_84_fu_1332_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_84_fu_1332_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_86_fu_1966_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_86_fu_1966_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_89_fu_2212_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_89_fu_2212_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_92_fu_2234_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_92_fu_2234_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_95_fu_2273_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_95_fu_2273_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_10_fu_2005_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_10_fu_2005_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_11_fu_1661_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_11_fu_1661_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_21_fu_1793_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_21_fu_1793_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_24_fu_1824_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_24_fu_1824_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_32_fu_1635_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_32_fu_1635_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_33_fu_2061_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_33_fu_2061_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_34_fu_1829_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_34_fu_1829_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_35_fu_1896_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_35_fu_1896_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_36_fu_1807_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_36_fu_1807_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_37_fu_1933_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_37_fu_1933_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_42_fu_1968_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_42_fu_1968_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_45_fu_1664_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_45_fu_1664_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_49_fu_1923_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_49_fu_1923_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_50_fu_1642_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_50_fu_1642_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_51_fu_1674_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_51_fu_1674_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_52_fu_1653_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_52_fu_1653_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_53_fu_1970_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_53_fu_1970_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_54_fu_1814_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_54_fu_1814_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_55_fu_1770_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_55_fu_1770_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_56_fu_1935_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_56_fu_1935_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_59_fu_1862_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_59_fu_1862_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_60_fu_1841_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_60_fu_1841_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_61_fu_1752_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_61_fu_1752_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_66_fu_2071_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_66_fu_2071_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_69_fu_1694_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_69_fu_1694_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_72_fu_2059_p2 output design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_72_fu_2059_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_160_fu_711_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_160_fu_711_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_161_fu_525_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_161_fu_525_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_164_fu_587_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_164_fu_587_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_165_fu_911_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_165_fu_911_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_167_fu_708_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_167_fu_708_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_168_fu_709_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_168_fu_709_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_169_fu_546_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_169_fu_546_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_171_fu_702_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_171_fu_702_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_172_fu_547_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_172_fu_547_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_173_fu_529_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_173_fu_529_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_174_fu_533_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_174_fu_533_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_175_fu_696_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_175_fu_696_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_177_fu_757_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_177_fu_757_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_178_fu_582_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_178_fu_582_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_fu_651_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_16u_config2_U0/mul_ln1118_fu_651_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_76_fu_2299_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_76_fu_2299_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_84_fu_1332_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_84_fu_1332_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_86_fu_1966_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_86_fu_1966_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_89_fu_2212_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_89_fu_2212_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_92_fu_2234_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_92_fu_2234_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_95_fu_2273_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/conv_2d_cl_array_array_ap_fixed_8u_config9_U0/mul_ln1118_95_fu_2273_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_10_fu_2005_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_10_fu_2005_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_11_fu_1661_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_11_fu_1661_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_21_fu_1793_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_21_fu_1793_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_24_fu_1824_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_24_fu_1824_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_32_fu_1635_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_32_fu_1635_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_33_fu_2061_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_33_fu_2061_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_34_fu_1829_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_34_fu_1829_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_35_fu_1896_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_35_fu_1896_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_36_fu_1807_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_36_fu_1807_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_37_fu_1933_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_37_fu_1933_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_42_fu_1968_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_42_fu_1968_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_45_fu_1664_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_45_fu_1664_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_49_fu_1923_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_49_fu_1923_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_50_fu_1642_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_50_fu_1642_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_51_fu_1674_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_51_fu_1674_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_52_fu_1653_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_52_fu_1653_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_53_fu_1970_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_53_fu_1970_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_54_fu_1814_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_54_fu_1814_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_55_fu_1770_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_55_fu_1770_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_56_fu_1935_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_56_fu_1935_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_59_fu_1862_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_59_fu_1862_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_60_fu_1841_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_60_fu_1841_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_61_fu_1752_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_61_fu_1752_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_66_fu_2071_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_66_fu_2071_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_69_fu_1694_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_69_fu_1694_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_72_fu_2059_p2 multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/dense_array_array_ap_fixed_16_6_5_3_0_10u_config17_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config17_s_fu_882/mul_ln1118_72_fu_2059_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_0_V_reg_1155_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_0_V_reg_1155_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_1_V_reg_1160_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_1_V_reg_1160_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_2_V_reg_1165_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_2_V_reg_1165_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_3_V_reg_1170_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_3_V_reg_1170_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_4_V_reg_1175_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_4_V_reg_1175_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_5_V_reg_1180_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_5_V_reg_1180_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_6_V_reg_1185_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_6_V_reg_1185_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_7_V_reg_1190_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_7_V_reg_1190_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_8_V_reg_1195_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_8_V_reg_1195_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_9_V_reg_1200_reg multiplier stage design_1_i/hier_0/myproject_cifar10_cnn4_axi_0/inst/myproject_cifar10_cnn4_U0/softmax_array_array_ap_fixed_10u_softmax_config19_U0/grp_softmax_latency_array_array_softmax_config19_s_fu_58/tmp_data_9_V_reg_1200_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 115 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-186] '/workspace/home/hientt/Lab_8/cifar10-hls-test-1/myproject_cifar10_cnn4_vivado_accelerator/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  1 00:16:09 2021. For additional details about this file, please refer to the WebTalk help file at /workspace/home/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "161 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 6116.848 ; gain = 0.000 ; free physical = 7861 ; free virtual = 178091\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 00:16:09 2021...\n",
      "[Wed Dec  1 00:16:11 2021] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:27:44 ; elapsed = 01:06:54 . Memory (MB): peak = 2193.723 ; gain = 0.000 ; free physical = 11960 ; free virtual = 182189\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2950.660 ; gain = 0.000 ; free physical = 11148 ; free virtual = 181382\n",
      "INFO: [Netlist 29-17] Analyzing 4768 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.797 ; gain = 129.195 ; free physical = 10397 ; free virtual = 180636\n",
      "Restored from archive | CPU: 7.990000 secs | Memory: 102.758995 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.797 ; gain = 129.195 ; free physical = 10396 ; free virtual = 180635\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3613.797 ; gain = 0.000 ; free physical = 10404 ; free virtual = 180645\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 116 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 57 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 58 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:01:44 . Memory (MB): peak = 3613.797 ; gain = 1420.074 ; free physical = 10405 ; free virtual = 180645\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 00:18:05 2021...\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ['PATH'] = '/workspace/home/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "curr_dir = os.getcwd()\n",
    "os.chdir(prjdir)\n",
    "try:\n",
    "    os.system('vivado -mode batch -source design.tcl')\n",
    "except:\n",
    "    print(\"Something went wrong, check the Vivado logs\")\n",
    "os.chdir(curr_dir)    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a3d330cb",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f8b04c9c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
