

================================================================
== Vivado HLS Report for 'create_tree'
================================================================
* Date:           Thu Nov 12 22:57:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        2|     1277| 10.000 ns | 6.385 us |    2|  1277|   none  |
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |        0|     1275|         6|          5|          5| 0 ~ 255 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    386|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    383|    -|
|Register         |        -|      -|     455|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     455|    769|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |frequency_0_V_U  |create_tree_frequibs  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |frequency_1_V_U  |create_tree_frequjbC  |        2|  0|   0|    0|   127|   32|     1|         4064|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        4|  0|   0|    0|   255|   64|     2|         8160|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_427_p2               |     +    |      0|  0|  14|          10|           2|
    |add_ln209_1_fu_621_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_643_p2              |     +    |      0|  0|  39|          32|          32|
    |i_fu_442_p2                      |     +    |      0|  0|  15|           9|           1|
    |in_count_V_1_fu_653_p2           |     +    |      0|  0|  15|           9|           1|
    |in_count_V_fu_580_p2             |     +    |      0|  0|  15|           9|           1|
    |ret_V_1_fu_478_p2                |     +    |      0|  0|  14|           1|          10|
    |ret_V_fu_458_p2                  |     +    |      0|  0|  14|           1|          10|
    |tree_count_V_1_fu_636_p2         |     +    |      0|  0|  15|           9|           1|
    |tree_count_V_fu_574_p2           |     +    |      0|  0|  15|           9|           1|
    |and_ln34_fu_550_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln51_fu_603_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_113                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_299                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_342                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_529                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_608                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_437_p2              |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln34_1_fu_540_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln34_fu_535_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln51_1_fu_591_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln51_fu_586_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln879_2_fu_609_p2           |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln879_fu_556_p2             |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_562_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln51_fu_615_p2                |    or    |      0|  0|   2|           1|           1|
    |intermediate_freq_V_1_fu_514_p3  |  select  |      0|  0|  32|           1|          32|
    |intermediate_freq_ne_fu_522_p3   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_544_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln51_fu_597_p2               |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 386|         246|         281|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_op_assign_phi_fu_320_p4         |   9|          2|    9|         18|
    |ap_phi_mux_t_V_3_phi_fu_295_p4             |   9|          2|    9|         18|
    |ap_phi_mux_t_V_phi_fu_307_p4               |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter0_p_0102_0_i_i_reg_376  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_p_0181_0_i_i_reg_367  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_s_0_0_i_i_reg_337     |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter0_s_1_0_i_i_reg_328     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_t_V_4_reg_357         |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter0_t_V_5_reg_347         |   9|          2|    9|         18|
    |extLd_loc_blk_n                            |   9|          2|    1|          2|
    |extLd_loc_out_blk_n                        |   9|          2|    1|          2|
    |frequency_0_V_address0                     |  21|          4|    7|         28|
    |frequency_0_V_d0                           |  15|          3|   32|         96|
    |frequency_1_V_address0                     |  21|          4|    7|         28|
    |frequency_1_V_d0                           |  15|          3|   32|         96|
    |in_frequency_V_address0                    |  15|          3|    8|         24|
    |in_value_V_address0                        |  15|          3|    8|         24|
    |left_V_d0                                  |  15|          3|    9|         27|
    |op_assign_reg_315                          |   9|          2|    9|         18|
    |p_0147_2_i_i_reg_385                       |  15|          3|    9|         27|
    |p_098_2_i_i_reg_397                        |  15|          3|    9|         27|
    |parent_V_address0                          |  21|          4|    8|         32|
    |parent_V_d0                                |  15|          3|    9|         27|
    |right_V_d0                                 |  15|          3|    9|         27|
    |t_V_3_reg_291                              |   9|          2|    9|         18|
    |t_V_reg_303                                |   9|          2|    9|         18|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 383|         79|  329|        833|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_683                           |  10|   0|   10|          0|
    |add_ln209_1_reg_805                        |  32|   0|   32|          0|
    |add_ln209_reg_815                          |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_p_0102_0_i_i_reg_376  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_p_0181_0_i_i_reg_367  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_s_0_0_i_i_reg_337     |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter0_s_1_0_i_i_reg_328     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_t_V_4_reg_357         |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter0_t_V_5_reg_347         |   9|   0|    9|          0|
    |extLd_loc_read_reg_677                     |   9|   0|    9|          0|
    |i_reg_692                                  |   9|   0|    9|          0|
    |icmp_ln19_reg_688                          |   1|   0|    1|          0|
    |intermediate_freq_V_1_reg_760              |  32|   0|   32|          0|
    |intermediate_freq_ne_reg_767               |  32|   0|   32|          0|
    |lshr_ln1_reg_707                           |   9|   0|    9|          0|
    |op_assign_reg_315                          |   9|   0|    9|          0|
    |or_ln51_reg_801                            |   1|   0|    1|          0|
    |p_0147_2_i_i_reg_385                       |   9|   0|    9|          0|
    |p_098_2_i_i_reg_397                        |   9|   0|    9|          0|
    |reg_419                                    |   8|   0|    8|          0|
    |ret_V_1_reg_712                            |  10|   0|   10|          0|
    |right_V_addr_reg_796                       |   8|   0|    8|          0|
    |s_frequency_V_2_reg_733                    |  32|   0|   32|          0|
    |s_frequency_V_reg_777                      |  32|   0|   32|          0|
    |s_value_V_1_reg_772                        |   9|   0|    9|          0|
    |s_value_V_reg_727                          |   9|   0|    9|          0|
    |t_V_3_reg_291                              |   9|   0|    9|          0|
    |t_V_reg_303                                |   9|   0|    9|          0|
    |trunc_ln321_1_reg_811                      |   1|   0|    1|          0|
    |trunc_ln321_reg_821                        |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 455|   0|  455|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   create_tree  | return value |
|in_value_V_address0      | out |    8|  ap_memory |   in_value_V   |     array    |
|in_value_V_ce0           | out |    1|  ap_memory |   in_value_V   |     array    |
|in_value_V_q0            |  in |    9|  ap_memory |   in_value_V   |     array    |
|in_frequency_V_address0  | out |    8|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_ce0       | out |    1|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_q0        |  in |   32|  ap_memory | in_frequency_V |     array    |
|extLd_loc_dout           |  in |    9|   ap_fifo  |    extLd_loc   |    pointer   |
|extLd_loc_empty_n        |  in |    1|   ap_fifo  |    extLd_loc   |    pointer   |
|extLd_loc_read           | out |    1|   ap_fifo  |    extLd_loc   |    pointer   |
|parent_V_address0        | out |    8|  ap_memory |    parent_V    |     array    |
|parent_V_ce0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_we0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_d0              | out |    9|  ap_memory |    parent_V    |     array    |
|left_V_address0          | out |    8|  ap_memory |     left_V     |     array    |
|left_V_ce0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_we0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_d0                | out |    9|  ap_memory |     left_V     |     array    |
|right_V_address0         | out |    8|  ap_memory |     right_V    |     array    |
|right_V_ce0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_we0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_d0               | out |    9|  ap_memory |     right_V    |     array    |
|extLd_loc_out_din        | out |    9|   ap_fifo  |  extLd_loc_out |    pointer   |
|extLd_loc_out_full_n     |  in |    1|   ap_fifo  |  extLd_loc_out |    pointer   |
|extLd_loc_out_write      | out |    1|   ap_fifo  |  extLd_loc_out |    pointer   |
+-------------------------+-----+-----+------------+----------------+--------------+

