{
  "comment" : "#########################################################################################",
  "comment" : "xbtest sites utilization definition",
  "comment" : "#########################################################################################",
  "comment" : "Utilization of PL sites (PL_UTILIZATION) is defined, per clock region (CR) and per site type, in percentage [0;100] of (number of valid location in dynamic geometry - number of invalid locations):",
  "comment" : "SLR_<SLR idx> : {",
  "comment" : "   CR_Y_<CR_Y idx> : {",
  "comment" : "     CR_X    : [ <list of CR_X idx> ]",
  "comment" : "     SLICE   : [ <list of SLICE utilizations for each CR_X idx> ]",
  "comment" : "     DSP     : [ <list of DSP utilizations for each CR_X idx> ]",
  "comment" : "     BRAM    : [ <list of BRAM utilizations for each CR_X idx> ]",
  "comment" : "     URAM    : [ <list of URAM utilizations for each CR_X idx> ]",
  "comment" : "   }",
  "comment" : "}",
  "PL_UTILIZATION" : {
    "SLR_3" : {
      "CR_Y_15" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,  95,  95,  95,  95,  95 ],
        "DSP"     : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      },
      "CR_Y_14" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,  95,   0,   0,   0,  95 ],
        "DSP"     : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0, 100 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      },
      "CR_Y_13" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,  95,   0,   0,   0,  95 ],
        "DSP"     : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0, 100 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      },
      "CR_Y_12" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,  50, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0, 100 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "comment" : "DDR CALIBRATION DSP in CR X4Y12"
      }
    },
    "SLR_2" : {
      "CR_Y_11" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "comment" : "GTs_DDR in CR X2..7Y11"
      },
      "CR_Y_10" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "comment" : "DDR CALIBRATION DSP in CR X4Y10, GTs_DDR in CR X2..7Y10"
      },
      "CR_Y_9" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "comment" : "GTs_DDR in CR X2..7Y9"
      },
      "CR_Y_8" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "comment" : "GTs_DDR in CR X2..7Y8"
      }
    },
    "SLR_1" : {
      "CR_Y_7" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ]
      },
      "CR_Y_6" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ]
      },
      "CR_Y_5" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ]
      },
      "CR_Y_4" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,   0,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "BRAM"    : [ 100, 100,   0,   0,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ]
      }
    },
    "SLR_0" : {
      "CR_Y_3" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,   0,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,  50, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      },
      "CR_Y_2" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,  50, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      },
      "CR_Y_1" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,  50, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ],
        "comment" : "DDR CALIBRATION DSP in CR X4Y1"
      },
      "CR_Y_0" : {
        "CR_X"    : [   0,   1,   2,   3,   4,   5,   6,   7 ],
        "SLICE"   : [  95,  95,  95,   0,   0,   0,   0,   0 ],
        "DSP"     : [ 100, 100, 100, 100,  50, 100, 100, 100 ],
        "BRAM"    : [ 100, 100, 100, 100,   0,   0,   0,   0 ],
        "URAM"    : [ 100, 100, 100, 100, 100, 100, 100, 100 ]
      }
    }
  }
}
