Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: SIO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SIO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SIO"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : SIO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SW_GEN.v" in library work
Compiling verilog file "META_STABLE.v" in library work
Module <SW_GEN> compiled
Compiling verilog file "EN_GEN.v" in library work
Module <META_STABLE> compiled
Compiling verilog file "SIO.v" in library work
Module <EN_GEN> compiled
Module <SIO> compiled
No errors in compilation
Analysis of file <"SIO.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SIO> in library <work> with parameters.
	BAUD_CNT_MAX = "00000000000000000000000110110010"
	BAUD_RATE = "00000000000000011100001000000000"
	CHAR_LENGTH = "00000000000000000000000000001010"
	CLOCK_RATE = "00000000000000000000000000010100"
	CNT_LENGTH = "00000000000000000000000000001001"
	DATA_LENGTH = "00000000000000000000000000001000"
	PARITY_ON = "00000000000000000000000000000000"
	START_BIT = "00000000000000000000000000000001"
	STOP_BIT = "00000000000000000000000000000001"

Analyzing hierarchy for module <META_STABLE> in library <work>.

Analyzing hierarchy for module <EN_GEN> in library <work> with parameters.
	MAX_CNT = "1111111111111111"
	SEC1_MAX = "00000010111110101111000010000000"

Analyzing hierarchy for module <SW_GEN> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SIO>.
	BAUD_CNT_MAX = 32'sb00000000000000000000000110110010
	BAUD_RATE = 32'sb00000000000000011100001000000000
	CHAR_LENGTH = 32'sb00000000000000000000000000001010
	CLOCK_RATE = 32'sb00000000000000000000000000010100
	CNT_LENGTH = 32'sb00000000000000000000000000001001
	DATA_LENGTH = 32'sb00000000000000000000000000001000
	PARITY_ON = 32'sb00000000000000000000000000000000
	START_BIT = 32'sb00000000000000000000000000000001
	STOP_BIT = 32'sb00000000000000000000000000000001
Module <SIO> is correct for synthesis.
 
Analyzing module <META_STABLE> in library <work>.
Module <META_STABLE> is correct for synthesis.
 
Analyzing module <EN_GEN> in library <work>.
	MAX_CNT = 16'b1111111111111111
	SEC1_MAX = 32'sb00000010111110101111000010000000
Module <EN_GEN> is correct for synthesis.
 
Analyzing module <SW_GEN> in library <work>.
Module <SW_GEN> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <META_STABLE>.
    Related source file is "META_STABLE.v".
    Found 2-bit register for signal <META_FF>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <META_STABLE> synthesized.


Synthesizing Unit <EN_GEN>.
    Related source file is "EN_GEN.v".
    Found 26-bit comparator lessequal for signal <EN_05>.
    Found 26-bit up counter for signal <tmp_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <EN_GEN> synthesized.


Synthesizing Unit <SW_GEN>.
    Related source file is "SW_GEN.v".
    Found 5-bit register for signal <shift_FF>.
    Found 2-bit register for signal <sw_shift>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <SW_GEN> synthesized.


Synthesizing Unit <SIO>.
    Related source file is "SIO.v".
WARNING:Xst:1780 - Signal <PWM_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <DIR2> equivalent to <DIR1> has been removed
    Found 1-bit register for signal <DIR1>.
    Found 1-bit register for signal <PWM1>.
    Found 1-bit register for signal <PWM2>.
    Found 1-bit register for signal <TX>.
    Found 8-bit register for signal <rx_data_reg>.
    Found 25-bit up counter for signal <active>.
    Found 1-bit register for signal <mode>.
    Found 25-bit adder for signal <old_period_2$add0000> created at line 172.
    Found 25-bit up counter for signal <period>.
    Found 9-bit register for signal <rx_baud_cnt>.
    Found 9-bit adder for signal <rx_baud_cnt$addsub0000> created at line 61.
    Found 4-bit register for signal <rx_char_cnt>.
    Found 4-bit adder for signal <rx_char_cnt$addsub0000> created at line 76.
    Found 1-bit register for signal <rx_cnt_en>.
    Found 3-bit register for signal <rx_reg>.
    Found 9-bit register for signal <tx_baud_cnt>.
    Found 9-bit adder for signal <tx_baud_cnt$addsub0000> created at line 116.
    Found 4-bit register for signal <tx_char_cnt>.
    Found 4-bit adder for signal <tx_char_cnt$addsub0000> created at line 131.
    Found 1-bit register for signal <tx_cnt_en>.
    Summary:
	inferred   2 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <SIO> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 3
 25-bit up counter                                     : 2
 26-bit up counter                                     : 1
# Registers                                            : 23
 1-bit register                                        : 15
 2-bit register                                        : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 1
 26-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 25-bit up counter                                     : 2
 26-bit up counter                                     : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 1
 26-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SIO> ...

Optimizing unit <SW_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SIO, actual ratio is 11.

Final Macro Processing ...

Processing Unit <SIO> :
	Found 2-bit shift register for signal <rx_reg_1>.
	Found 2-bit shift register for signal <i0/META_FF_1>.
Unit <SIO> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SIO.ngr
Top Level Output File Name         : SIO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 416
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 106
#      LUT2                        : 4
#      LUT3                        : 19
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 38
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXCY                       : 117
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 113
#      FD                          : 5
#      FDC                         : 9
#      FDCE                        : 9
#      FDE                         : 5
#      FDP                         : 1
#      FDPE                        : 4
#      FDR                         : 55
#      FDRE                        : 25
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      111  out of    960    11%  
 Number of Slice Flip Flops:            112  out of   1920     5%  
 Number of 4 input LUTs:                184  out of   1920     9%  
    Number used as logic:               182
    Number used as Shift registers:       2
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 115   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.484ns (Maximum Frequency: 117.867MHz)
   Minimum input arrival time before clock: 1.852ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.484ns (frequency: 117.867MHz)
  Total number of paths / destination ports: 20402 / 233
-------------------------------------------------------------------------
Delay:               8.484ns (Levels of Logic = 25)
  Source:            period_1 (FF)
  Destination:       active_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: period_1 to active_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  period_1 (period_1)
     LUT1:I0->O            1   0.612   0.000  Madd_old_period_2_add0000_cy<1>_rt (Madd_old_period_2_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_old_period_2_add0000_cy<1> (Madd_old_period_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<2> (Madd_old_period_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<3> (Madd_old_period_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<4> (Madd_old_period_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<5> (Madd_old_period_2_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<6> (Madd_old_period_2_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<7> (Madd_old_period_2_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<8> (Madd_old_period_2_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<9> (Madd_old_period_2_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<10> (Madd_old_period_2_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<11> (Madd_old_period_2_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<12> (Madd_old_period_2_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<13> (Madd_old_period_2_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<14> (Madd_old_period_2_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<15> (Madd_old_period_2_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_period_2_add0000_cy<16> (Madd_old_period_2_add0000_cy<16>)
     XORCY:CI->O           1   0.699   0.509  Madd_old_period_2_add0000_xor<17> (old_period_2_add0000<17>)
     LUT2:I0->O            1   0.612   0.000  active_and00001_wg_lut<0> (active_and00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  active_and00001_wg_cy<0> (active_and00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  active_and00001_wg_cy<1> (active_and00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  active_and00001_wg_cy<2> (active_and00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  active_and00001_wg_cy<3> (active_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.399   0.387  active_and00001_wg_cy<4> (active_and00001_wg_cy<4>)
     LUT3:I2->O           50   0.612   1.078  active_and00001_wg_cy<6>1 (active_and0000)
     FDRE:R                    0.795          active_0
    ----------------------------------------
    Total                      8.484ns (5.979ns logic, 2.506ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.852ns (Levels of Logic = 1)
  Source:            RX (PAD)
  Destination:       i0/Mshreg_META_FF_1 (FF)
  Destination Clock: CLK rising

  Data Path: RX to i0/Mshreg_META_FF_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  RX_IBUF (RX_IBUF)
     SRL16:D                   0.366          i0/Mshreg_META_FF_1
    ----------------------------------------
    Total                      1.852ns (1.472ns logic, 0.380ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            rx_data_reg_4 (FF)
  Destination:       rx_data_reg<4> (PAD)
  Source Clock:      CLK rising

  Data Path: rx_data_reg_4 to rx_data_reg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.499  rx_data_reg_4 (rx_data_reg_4)
     OBUF:I->O                 3.169          rx_data_reg_4_OBUF (rx_data_reg<4>)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.12 secs
 
--> 

Total memory usage is 261612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

