{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@84:100@HdlStmProcess", "      next_state = STATE_DATA;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= STATE_ILAS;\n  end else begin\n    state <= next_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n    prev_was_last <= 1'b1;\n  end else begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@92:108", "  end else begin\n    state <= next_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin\n    prev_was_last <= 1'b1;\n  end else begin\n    prev_was_last <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    ilas_config_valid_i <= 1'b0;\n  end else if (state == STATE_ILAS) begin\n"]], "Diff Content": {"Delete": [[89, "always @(posedge clk) begin\n"], [90, "  if (reset == 1'b1) begin\n"], [91, "    state <= STATE_ILAS;\n"], [92, "  end else begin\n"], [93, "    state <= next_state;\n"], [95, "end\n"]], "Add": [[93, "  always @(posedge clk) begin\n"], [93, "    if (reset == 1'b1) begin\n"], [93, "      state <= STATE_ILAS;\n"], [93, "    end else begin\n"], [93, "      state <= next_state;\n"], [93, "    end\n"]]}}