
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001074                       # Number of seconds simulated
sim_ticks                                  1073720373                       # Number of ticks simulated
final_tick                               400275861801                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202895                       # Simulator instruction rate (inst/s)
host_op_rate                                   267102                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37402                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345512                       # Number of bytes of host memory used
host_seconds                                 28707.69                       # Real time elapsed on the host
sim_insts                                  5824645482                       # Number of instructions simulated
sim_ops                                    7667868027                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        17792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        18048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        62720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        19072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::total               221568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        95744                       # Number of bytes written to this memory
system.physmem.bytes_written::total             95744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          139                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          141                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          490                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          149                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           98                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1731                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             748                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  748                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2741868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15616729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3576350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34929020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2861080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16570422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3099503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16808846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1549752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     58413719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3099503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17762539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1311328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11682744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3218715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     13113284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               206355403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2741868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3576350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2861080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3099503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1549752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3099503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1311328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3218715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21458101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89170330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89170330                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89170330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2741868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15616729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3576350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34929020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2861080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16570422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3099503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16808846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1549752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     58413719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3099503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17762539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1311328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11682744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3218715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     13113284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              295525733                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          209849                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171770                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22184                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86308                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79690                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21218                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1030                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2005708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199158                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             209849                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       100908                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          63931                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         60784                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125060                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2369947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.976409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2107871     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27815      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32502      1.37%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17735      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           19736      0.83%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7528      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20765      0.88%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124242      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2369947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081499                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465716                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1988543                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        78595                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259587                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2240                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         40978                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34150                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463088                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2187                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         40978                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1992322                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          15952                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53176                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258082                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9433                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1460751                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1918                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4682                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031963                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6799906                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6799906                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328857                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            27356                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1824                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15806                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1456656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367197                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1936                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       468276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2369947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576889                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1794925     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230440      9.72%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124625      5.26%     90.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86187      3.64%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75129      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38460      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9627      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6064      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4490      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2369947                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.68%     55.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1347     44.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144697     83.73%     83.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21344      1.56%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126300      9.24%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74690      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367197                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530977                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3006                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5109282                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1657353                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370203                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3494                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27251                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2443                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         40978                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11145                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1219                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457053                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            6                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140132                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75509                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25051                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345637                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118620                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21559                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187653                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74637                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.522604                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342757                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342661                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799239                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2093151                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381835                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230167                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22120                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2328969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.345129                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1827640     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232609      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97408      4.18%     92.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58693      2.52%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        39987      1.72%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26367      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13827      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10864      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21574      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2328969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21574                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3764438                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955110                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 204923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.574865                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.574865                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.388370                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.388370                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068296                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1865554                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364213                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          201071                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       181180                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12516                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88922                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69835                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10761                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          563                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2112920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1262820                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             201071                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80596                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248584                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          39660                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         52978                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           123133                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2441321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.939644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2192737     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8674      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18012      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7294      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40722      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36589      1.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6898      0.28%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14773      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          115622      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2441321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078090                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490440                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2100498                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        65880                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           247495                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          832                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         26612                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17652                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1478611                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         26612                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2103348                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          43708                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14599                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245561                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7489                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1476412                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2797                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2953                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1738045                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6947606                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6947606                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1502815                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          235209                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          184                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       347252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       174429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8609                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1471180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1403734                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       135309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       326620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2441321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574990                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.372490                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1942514     79.57%     79.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       149314      6.12%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123026      5.04%     90.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52592      2.15%     92.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67091      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        65036      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36992      1.52%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2952      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1804      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2441321                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3483     10.90%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27623     86.46%     97.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          843      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       881355     62.79%     62.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12082      0.86%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       336563     23.98%     87.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       173652     12.37%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1403734                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.545167                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31949                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022760                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5281832                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1606736                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1389416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1435683                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2554                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17226                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2014                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         26612                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          39701                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1830                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1471372                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       347252                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       174429                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        14301                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1392320                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       335200                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11413                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              508781                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182055                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            173581                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540734                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1389574                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1389416                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           751140                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1478545                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539606                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.508026                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1118281                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1313549                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       157924                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12550                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2414709                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366880                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1938328     80.27%     80.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       173928      7.20%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81486      3.37%     90.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80680      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21514      0.89%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        94100      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7131      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5069      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12473      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2414709                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1118281                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1313549                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                502432                       # Number of memory references committed
system.switch_cpus1.commit.loads               330022                       # Number of loads committed
system.switch_cpus1.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173391                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1167813                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12578                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12473                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3873696                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2969591                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 133549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1118281                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1313549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1118281                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.302525                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.302525                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.434306                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.434306                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6880743                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1615619                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1756313                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          209649                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       171624                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22294                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86663                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           79788                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21244                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1000                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2004762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1197187                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             209649                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       101032                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               261748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64172                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         60390                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125059                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2368399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.975118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2106651     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27801      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           32158      1.36%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17652      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           20240      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11724      0.50%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7680      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20630      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          123863      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2368399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081421                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464950                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1987824                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        77991                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           259403                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2079                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41098                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34097                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          402                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1460793                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2209                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41098                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1991384                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          16183                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        52680                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           257933                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         9117                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1458543                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1990                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4494                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2028364                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6789433                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6789433                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1700033                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          328312                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          387                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26569                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       140275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        75307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1887                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15729                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1454570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1365176                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1983                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       200371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       469489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2368399                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267422                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1793982     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       230514      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       124359      5.25%     90.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85852      3.62%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        75061      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        38735      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9286      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6127      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4483      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2368399                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            346     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1328     44.05%     55.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1341     44.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1142796     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21281      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126418      9.26%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74516      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1365176                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.530192                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3015                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002209                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5103745                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1655375                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1340443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1368191                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3473                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27607                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2394                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41098                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11185                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1241                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1454968                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       140275                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        75307                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25242                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1343468                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       118429                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21704                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              192896                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          187332                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             74467                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521761                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1340534                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1340443                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           797508                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2088781                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520587                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381805                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       998169                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1224589                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       230374                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22241                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2327301                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.526184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.344802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1826929     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       232251      9.98%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97235      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        58418      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40025      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        26258      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13730      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10796      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        21659      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2327301                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       998169                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1224589                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                185571                       # Number of memory references committed
system.switch_cpus2.commit.loads               112663                       # Number of loads committed
system.switch_cpus2.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            175205                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1104031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24898                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        21659                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3760592                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2951055                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 206471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             998169                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1224589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       998169                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.579593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.579593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.387658                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.387658                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6058444                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1862636                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1361872                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175503                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17037                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132189                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128440                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10608                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          509                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2066958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1112054                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139048                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56749                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         28902                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126389                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2382370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2135469     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38410      1.61%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18340      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37983      1.59%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10586      0.44%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35431      1.49%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5112      0.21%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8486      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92553      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2382370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075854                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431887                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2020006                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        76636                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246208                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          288                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39229                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17279                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1234266                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39229                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2025450                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          48500                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13398                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           241911                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13879                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1231589                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           996                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        12163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1606246                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5566284                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5566284                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264702                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          341508                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26878                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          329                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7398                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1223146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1132592                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1182                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       245824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       520052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2382370                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.475406                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.085372                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1885362     79.14%     79.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       154014      6.46%     85.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       168827      7.09%     92.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98514      4.14%     96.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48442      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12597      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13975      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          333      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          306      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2382370                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1925     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           761     23.05%     81.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          615     18.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       882738     77.94%     77.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8200      0.72%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208775     18.43%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32805      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1132592                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439864                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3301                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4652037                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1469156                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1101287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1135893                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          936                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        50828                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39229                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25743                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1812                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1223315                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230744                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33281                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17960                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1117435                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205623                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15157                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238405                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170224                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32782                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.433977                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1101678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1101287                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668910                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1423151                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427706                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.470020                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       873218                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       975054                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       248287                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16744                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2343141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.416131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.287639                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1984164     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138205      5.90%     90.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91558      3.91%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28088      1.20%     95.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49198      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8771      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5751      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4932      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32474      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2343141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       873218                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        975054                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211895                       # Number of memory references committed
system.switch_cpus3.commit.loads               179908                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150468                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           849414                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32474                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3533995                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2485972                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 192500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             873218                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               975054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       873218                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.948714                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.948714                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.339131                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.339131                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5204766                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1428448                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1321588                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          201776                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       164488                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21290                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82262                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           76811                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20193                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          939                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1960864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1195819                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             201776                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97004                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               245325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          66687                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         58413                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122408                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2309225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.629684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.997489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2063900     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12853      0.56%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20529      0.89%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31198      1.35%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12980      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           14880      0.64%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           15795      0.68%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           11232      0.49%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          125858      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2309225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078364                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464419                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1936148                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        83789                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           243608                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1381                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44298                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32792                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1450275                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44298                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1941110                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          38858                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        29691                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           240162                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        15097                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1447303                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          647                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2682                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         7679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1125                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1980739                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6748616                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6748616                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1633191                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          347542                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          313                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          164                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            44060                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       146259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        80952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         4036                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15688                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1442405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1346752                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1991                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       221427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       509061                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2309225                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.583205                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267840                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1735824     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       232305     10.06%     85.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       128676      5.57%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        84212      3.65%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77324      3.35%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        23746      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17401      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5869      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3868      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2309225                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            382     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1440     42.53%     53.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1564     46.19%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1109042     82.35%     82.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        24818      1.84%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       133275      9.90%     94.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        79468      5.90%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1346752                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.523037                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3386                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002514                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5008106                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1664207                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1322092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1350138                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         6502                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        30555                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         5201                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1075                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44298                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28186                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1641                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1442719                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       146259                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        80952                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          164                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24728                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1327126                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       126331                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19626                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              205635                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          179891                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             79304                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.515415                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1322184                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1322092                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           782580                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1985862                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.513460                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394076                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       978838                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1193546                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       250368                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21696                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2264927                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526969                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377901                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1781353     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       230285     10.17%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95625      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        48808      2.15%     95.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        36535      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        20811      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        12981      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10726      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27803      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2264927                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       978838                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1193546                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                191451                       # Number of memory references committed
system.switch_cpus4.commit.loads               115700                       # Number of loads committed
system.switch_cpus4.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165655                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1079153                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23272                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27803                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3681038                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2932140                       # The number of ROB writes
system.switch_cpus4.timesIdled                  34985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 265645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             978838                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1193546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       978838                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.630537                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.630537                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380150                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380150                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6024463                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1806761                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1373791                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          194971                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       175298                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        16932                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       132702                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          128800                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10607                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          527                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2068385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1110495                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             194971                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       139407                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56291                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         29035                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           126347                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2383539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.758773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2136677     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           38474      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18353      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           38085      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           10557      0.44%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           35547      1.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5169      0.22%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8420      0.35%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           92257      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2383539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075721                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431282                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2025977                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        72235                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246160                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          287                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38877                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17185                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1232632                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38877                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2030943                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          45497                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13185                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           242083                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12951                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1229947                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           991                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        11160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1603654                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5558908                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5558908                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1265469                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          338169                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            25399                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       230641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        33212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          350                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7393                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1221510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1132030                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1081                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       243603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       514176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2383539                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.474937                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.084353                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1886716     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       153202      6.43%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       169939      7.13%     92.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98392      4.13%     96.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        48227      2.02%     98.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        12460      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        13960      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          338      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          305      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2383539                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1893     57.78%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           766     23.38%     81.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          617     18.83%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       882269     77.94%     77.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         8195      0.72%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       208717     18.44%     97.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        32775      2.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1132030                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.439645                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3276                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002894                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4651956                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1465298                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1100933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1135306                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          932                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        50536                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1225                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38877                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          25036                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1642                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1221679                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       230641                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        33212                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17818                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1116958                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       205613                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        15072                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              238367                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          170156                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             32754                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.433792                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1101269                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1100933                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           668859                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1422576                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.427568                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.470175                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       873865                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       975701                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       246020                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16639                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2344662                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.416137                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.288013                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1985543     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       138277      5.90%     90.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91532      3.90%     94.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28198      1.20%     95.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49108      2.09%     97.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         8766      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5735      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4930      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        32573      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2344662                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       873865                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        975701                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212087                       # Number of memory references committed
system.switch_cpus5.commit.loads               180100                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150574                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           849955                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        32573                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3533797                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2482362                       # The number of ROB writes
system.switch_cpus5.timesIdled                  47465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 191331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             873865                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               975701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       873865                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.946531                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.946531                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.339382                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.339382                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5203116                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1427417                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1320111                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          233515                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       194622                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22917                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89232                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           83579                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24681                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2023154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1279808                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             233515                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108260                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               265945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64804                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         63438                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           127313                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2394244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.657497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.035968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2128299     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           16175      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20024      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32574      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13378      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17788      0.74%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           20277      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9683      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          136046      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2394244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090690                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497038                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2011276                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        76680                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           264598                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41524                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35234                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1563918                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41524                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2013757                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6231                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        64362                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           262247                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6116                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1553543                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2170265                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7219332                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7219332                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1780369                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          389888                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22061                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       146689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17099                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1514639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1441719                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1724                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       205653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       432153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2394244                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.602160                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.324991                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1784916     74.55%     74.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       276780     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       113865      4.76%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63990      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85921      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27270      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26441      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13929      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1132      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2394244                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9939     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1375     10.90%     89.72% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1296     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1215234     84.29%     84.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19497      1.35%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       132180      9.17%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        74631      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1441719                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559919                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12610                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5292016                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1720663                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1401520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1454329                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30995                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1379                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41524                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4740                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1515004                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       146689                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74947                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26265                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1414621                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       129529                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        27098                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              204139                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199368                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             74610                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549395                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1401535                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1401520                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           839598                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2256171                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544307                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372134                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1035568                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1276153                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       238859                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22943                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2352720                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542416                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361426                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1811685     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       274717     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        99694      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49391      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44944      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19097      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18964      0.81%     98.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8994      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25234      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2352720                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1035568                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1276153                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                189262                       # Number of memory references committed
system.switch_cpus6.commit.loads               115694                       # Number of loads committed
system.switch_cpus6.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            184923                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1149039                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26368                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25234                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3842498                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3071549                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 180626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1035568                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1276153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1035568                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.486433                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.486433                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402183                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402183                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6362287                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1960843                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1443838                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2574870                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          212985                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       174373                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22578                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86447                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           81532                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21484                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2045164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1192160                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             212985                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       103016                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               247425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          62531                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         41763                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           126662                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2374024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2126599     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11382      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17892      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24041      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25514      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21524      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11454      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18187      0.77%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          117431      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2374024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082717                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462998                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2024554                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        62809                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           246831                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39464                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34779                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1461122                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39464                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2030460                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12476                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        37390                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           241301                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12924                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1459881                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1610                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2037808                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6787673                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6787673                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1734164                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          303598                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          350                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40548                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       137477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        73241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17790                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1457096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1373869                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       179566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       434517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2374024                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578709                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271061                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1793328     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       238342     10.04%     85.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       121007      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        91518      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        71795      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28699      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18402      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9592      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1341      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2374024                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            285     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           907     37.17%     48.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1248     51.15%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1156018     84.14%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20400      1.48%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       124427      9.06%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72854      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1373869                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533568                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2440                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5124492                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1637029                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1351105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1376309                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2706                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24726                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39464                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9723                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1142                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1457452                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       137477                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        73241                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25672                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1353232                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       116928                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20634                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              189763                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          191737                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             72835                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525554                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1351187                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1351105                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           776500                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2093178                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524727                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370967                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1011076                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1244196                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       213241                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22638                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2334560                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532947                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.379789                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1823616     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       253492     10.86%     88.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        95735      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45243      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38442      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22285      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19501      0.84%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8662      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27584      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2334560                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1011076                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1244196                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                184497                       # Number of memory references committed
system.switch_cpus7.commit.loads               112749                       # Number of loads committed
system.switch_cpus7.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            179370                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1121042                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25628                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27584                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3764400                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2954373                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 200846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1011076                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1244196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1011076                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.546663                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.546663                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392671                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392671                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6088273                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1883873                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1353856                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           344                       # number of misc regfile writes
system.l2.replacements                           1735                       # number of replacements
system.l2.tagsinuse                      32755.621367                       # Cycle average of tags in use
system.l2.total_refs                           761959                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34495                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.088969                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1682.126535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.286742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     73.950338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.987323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    173.396369                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.250380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     79.595006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.690873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     80.508339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.641729                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    217.102695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.682405                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     84.839381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     10.764798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     47.042889                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     14.625083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     52.143951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3371.295164                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4569.992375                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3389.933226                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4227.209742                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           5520.834522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4175.226426                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2158.688300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2696.806775                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.051334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002589                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.102884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139465                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.129004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.168482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.127418                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.065878                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.082300                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999622                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          435                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          418                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          288                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1489                       # number of Writeback hits
system.l2.Writeback_hits::total                  1489                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          448                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          268                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          291                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3469                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          448                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          548                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          438                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          427                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          622                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          421                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          268                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          291                       # number of overall hits
system.l2.overall_hits::total                    3469                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          293                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          435                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          149                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           98                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1674                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          139                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          149                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           98                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1731                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          131                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          293                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          139                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          141                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          490                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          149                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           98                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          110                       # number of overall misses
system.l2.overall_misses::total                  1731                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3501502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     19607133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4393416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44542834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3656287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     20502785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3868677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     21500626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1958883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     64955633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4049064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     22376223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1572238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     14750616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3972896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     16430056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       251638869                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       131315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       161740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      8092173                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8385228                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3501502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     19738448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4393416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44542834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3656287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     20664525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3868677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     21500626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1958883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     73047806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4049064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     22376223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1572238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     14750616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3972896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     16430056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        260024097                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3501502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     19738448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4393416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44542834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3656287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     20664525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3868677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     21500626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1958883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     73047806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4049064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     22376223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1572238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     14750616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3972896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     16430056                       # number of overall miss cycles
system.l2.overall_miss_latency::total       260024097                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         1056                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5124                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1489                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1489                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         1112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5200                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         1112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5200                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226087                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.349642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.240838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.249558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.411932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.262787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.267760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.276382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.326698                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.982143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.226252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.348395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.240901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.248239                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.440647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.261404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.267760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.274314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332885                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.226252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.348395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.240901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.248239                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.440647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.261404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.267760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.274314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332885                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152239.217391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150824.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146447.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152023.324232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152345.291667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148570.905797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148795.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152486.709220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150683.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149323.294253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155733.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150175.993289                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 142930.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150516.489796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147144.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 149364.145455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150321.905018                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       131315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       161740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 147130.418182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147109.263158                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152239.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150675.175573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146447.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152023.324232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152345.291667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148665.647482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148795.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152486.709220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150683.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149077.155102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155733.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150175.993289                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 142930.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150516.489796                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147144.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 149364.145455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150216.116118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152239.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150675.175573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146447.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152023.324232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152345.291667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148665.647482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148795.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152486.709220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150683.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149077.155102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155733.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150175.993289                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 142930.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150516.489796                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147144.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 149364.145455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150216.116118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  748                       # number of writebacks
system.l2.writebacks::total                       748                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          293                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1674                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1731                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2164545                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12035424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2645966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     27475740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258429                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     12468947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2354007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13280650                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1202087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     39619482                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2536128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     13692908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst       931721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9041498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2400398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10023654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    154131584                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data        72765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       103040                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      4888210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5064015                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2164545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12108189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2645966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     27475740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2258429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     12571987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2354007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     13280650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1202087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     44507692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2536128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     13692908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst       931721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9041498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2400398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10023654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    159195599                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2164545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12108189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2645966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     27475740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2258429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     12571987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2354007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     13280650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1202087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     44507692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2536128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     13692908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst       931721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9041498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2400398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10023654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159195599                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.226087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249558                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.411932                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.262787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.267760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.276382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.326698                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.982143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.226252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.348395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.240901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.248239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.440647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.261404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.267760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.274314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.226252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.348395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.240901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.248239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.440647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.261404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.267760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.274314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332885                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94110.652174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92580.184615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88198.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93773.856655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94101.208333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90354.688406                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90538.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94189.007092                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92468.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91079.268966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97543.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91898.711409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 84701.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92260.183673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88903.629630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91124.127273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92073.825568                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        72765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       103040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 88876.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88842.368421                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94110.652174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92428.923664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88198.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93773.856655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94101.208333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90445.949640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90538.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94189.007092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92468.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90832.024490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97543.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91898.711409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 84701.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92260.183673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88903.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91124.127273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91967.417100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94110.652174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92428.923664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88198.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93773.856655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94101.208333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90445.949640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90538.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94189.007092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92468.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90832.024490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97543.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91898.711409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 84701.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92260.183673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88903.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91124.127273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91967.417100                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               505.248337                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132990                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1482476.264822                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.248337                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.037257                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.809693                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125028                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125028                       # number of overall hits
system.cpu0.icache.overall_hits::total         125028                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4915810                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4915810                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4915810                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4915810                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4915810                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4915810                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125060                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125060                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000256                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153619.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153619.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153619.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153619.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153619.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153619.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3914729                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3914729                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3914729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3914729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3914729                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3914729                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163113.708333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163113.708333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163113.708333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163113.708333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163113.708333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163113.708333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203502                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141561.080240                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   182.625246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    73.374754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.713380                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.286620                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86777                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72632                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          176                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159409                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159409                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159409                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159409                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1929                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1929                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           64                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1993                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1993                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1993                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1993                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218248445                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218248445                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6722982                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6722982                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    224971427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    224971427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    224971427                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    224971427                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021746                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021746                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012348                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012348                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012348                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012348                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113140.717989                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113140.717989                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105046.593750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105046.593750                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112880.796287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112880.796287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112880.796287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112880.796287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu0.dcache.writebacks::total              229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1414                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1414                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     51078819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51078819                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       343000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       343000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     51421819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51421819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     51421819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51421819                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003587                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003587                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003587                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003587                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88832.728696                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88832.728696                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        85750                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        85750                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88811.431779                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88811.431779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88811.431779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88811.431779                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               566.348367                       # Cycle average of tags in use
system.cpu1.icache.total_refs               768706421                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   574                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1339209.792683                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.622770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.725598                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039460                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868150                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.907610                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       123089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         123089                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       123089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          123089                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       123089                       # number of overall hits
system.cpu1.icache.overall_hits::total         123089                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6342365                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6342365                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6342365                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6342365                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6342365                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6342365                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       123133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       123133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       123133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       123133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       123133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       123133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000357                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000357                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144144.659091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144144.659091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144144.659091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144144.659091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144144.659091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144144.659091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4864393                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4864393                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4864393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4864393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4864393                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4864393                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000252                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000252                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156915.903226                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156915.903226                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156915.903226                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156915.903226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156915.903226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156915.903226                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   841                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289307082                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1097                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              263725.690064                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.168968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.831032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.434254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.565746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       316537                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         316537                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       172225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        172225                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           87                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           84                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       488762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          488762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       488762                       # number of overall hits
system.cpu1.dcache.overall_hits::total         488762                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2943                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           10                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2953                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2953                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    333624509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333624509                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       728000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       728000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    334352509                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    334352509                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    334352509                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    334352509                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       319480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       319480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       172235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       172235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       491715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       491715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       491715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       491715                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006006                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006006                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006006                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006006                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113362.048590                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113362.048590                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        72800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        72800                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113224.689807                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113224.689807                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113224.689807                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113224.689807                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu1.dcache.writebacks::total              169                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2105                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2105                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2112                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2112                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          841                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          841                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     84803411                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     84803411                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       198577                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       198577                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     85001988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     85001988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     85001988                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     85001988                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001710                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001710                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001710                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001710                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101197.387828                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101197.387828                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66192.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66192.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101072.518430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101072.518430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101072.518430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101072.518430                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.211986                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750132989                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1479552.246548                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.211986                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.038801                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811237                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125027                       # number of overall hits
system.cpu2.icache.overall_hits::total         125027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4972134                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4972134                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4972134                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4972134                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4972134                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4972134                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125059                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125059                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125059                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125059                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000256                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155379.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155379.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155379.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155379.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155379.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155379.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4034914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4034914                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4034914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4034914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4034914                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4034914                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161396.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161396.560000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161396.560000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161396.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161396.560000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161396.560000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   577                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118203206                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   833                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              141900.607443                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   183.571541                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    72.428459                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.717076                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.282924                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86629                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72477                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72477                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          183                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          168                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159106                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159106                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159106                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159106                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           65                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2007                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2007                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    219111170                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    219111170                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8156852                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8156852                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    227268022                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    227268022                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    227268022                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    227268022                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161113                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161113                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161113                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161113                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021926                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021926                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000896                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000896                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012457                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012457                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012457                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012457                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112827.584964                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112827.584964                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 125490.030769                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 125490.030769                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113237.679123                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113237.679123                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113237.679123                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113237.679123                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu2.dcache.writebacks::total              228                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1369                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1369                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           61                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1430                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          577                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          577                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     51102574                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     51102574                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       362340                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       362340                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     51464914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51464914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     51464914                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51464914                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003581                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003581                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003581                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003581                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89184.247818                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89184.247818                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        90585                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        90585                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89193.958406                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89193.958406                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89193.958406                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89193.958406                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.689894                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646509918                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1169095.692586                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.574238                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115656                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.037779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841532                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879311                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126357                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126357                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126357                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126357                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126357                       # number of overall hits
system.cpu3.icache.overall_hits::total         126357                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4836716                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4836716                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4836716                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4836716                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4836716                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4836716                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126389                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126389                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126389                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126389                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151147.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151147.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151147.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151147.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151147.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151147.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4203138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4203138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4203138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4203138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4203138                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4203138                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155671.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155671.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155671.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155671.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155671.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155671.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   568                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270843                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   824                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              183581.120146                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.581166                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.418834                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.592114                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.407886                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189261                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221072                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221072                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221072                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221072                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1840                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1840                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1855                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1855                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1855                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1855                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    178571658                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178571658                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1289859                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1289859                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    179861517                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    179861517                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    179861517                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    179861517                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       222927                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       222927                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       222927                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       222927                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009628                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009628                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008321                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008321                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97049.814130                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97049.814130                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85990.600000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85990.600000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96960.386523                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96960.386523                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96960.386523                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96960.386523                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu3.dcache.writebacks::total               63                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1275                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1275                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1287                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1287                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1287                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1287                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          565                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          565                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          568                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          568                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     51296130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     51296130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       198234                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       198234                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     51494364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     51494364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     51494364                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     51494364                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002957                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002957                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90789.610619                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90789.610619                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        66078                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        66078                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90659.091549                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90659.091549                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90659.091549                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90659.091549                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               502.641024                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753314238                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1497642.620278                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.641024                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020258                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.805514                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122394                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122394                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122394                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122394                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122394                       # number of overall hits
system.cpu4.icache.overall_hits::total         122394                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2281049                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2281049                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2281049                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2281049                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2281049                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2281049                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122408                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122408                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122408                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122408                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122408                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122408                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000114                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000114                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162932.071429                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162932.071429                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162932.071429                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162932.071429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162932.071429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162932.071429                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2067333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2067333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2067333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2067333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2067333                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2067333                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159025.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159025.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159025.615385                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159025.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159025.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159025.615385                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  1112                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125533963                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1368                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              91764.592836                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   194.475337                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    61.524663                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.759669                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.240331                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        92680                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          92680                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74932                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74932                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          159                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          150                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       167612                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          167612                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       167612                       # number of overall hits
system.cpu4.dcache.overall_hits::total         167612                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2447                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2447                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          420                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2867                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2867                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2867                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2867                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    298245324                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    298245324                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     72500257                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     72500257                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    370745581                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    370745581                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    370745581                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    370745581                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        95127                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        95127                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        75352                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        75352                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       170479                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       170479                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       170479                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       170479                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.025724                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025724                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005574                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005574                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016817                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016817                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016817                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016817                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 121882.028606                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 121882.028606                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 172619.659524                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 172619.659524                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 129314.817231                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 129314.817231                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 129314.817231                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 129314.817231                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          570                       # number of writebacks
system.cpu4.dcache.writebacks::total              570                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1391                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1391                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          364                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          364                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1755                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1755                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1755                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1755                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         1056                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           56                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         1112                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1112                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         1112                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1112                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    111067109                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    111067109                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8665540                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8665540                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    119732649                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    119732649                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    119732649                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    119732649                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000743                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006523                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006523                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006523                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006523                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105177.186553                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 105177.186553                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 154741.785714                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 154741.785714                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 107673.245504                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 107673.245504                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 107673.245504                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 107673.245504                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               549.681400                       # Cycle average of tags in use
system.cpu5.icache.total_refs               646509876                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1169095.616637                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.565727                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.115672                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039368                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841532                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.880900                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126315                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126315                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126315                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126315                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126315                       # number of overall hits
system.cpu5.icache.overall_hits::total         126315                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.cpu5.icache.overall_misses::total           32                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5055093                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5055093                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5055093                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5055093                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5055093                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5055093                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       126347                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       126347                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       126347                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       126347                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       126347                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       126347                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000253                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157971.656250                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157971.656250                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157971.656250                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157971.656250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157971.656250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157971.656250                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4377659                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4377659                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4377659                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4377659                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4377659                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4377659                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162135.518519                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162135.518519                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162135.518519                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162135.518519                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162135.518519                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162135.518519                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   570                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151270878                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   826                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              183136.656174                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   151.646390                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   104.353610                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.592369                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.407631                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       189294                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         189294                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        31813                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         31813                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           81                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           77                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       221107                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          221107                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       221107                       # number of overall hits
system.cpu5.dcache.overall_hits::total         221107                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1853                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1853                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           13                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1866                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1866                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1866                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1866                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    181276927                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    181276927                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1041254                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1041254                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    182318181                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    182318181                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    182318181                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    182318181                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       191147                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       191147                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       222973                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       222973                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       222973                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       222973                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009694                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000408                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008369                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008369                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008369                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97828.886670                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97828.886670                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80096.461538                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80096.461538                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97705.348875                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97705.348875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97705.348875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97705.348875                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           65                       # number of writebacks
system.cpu5.dcache.writebacks::total               65                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1286                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1286                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           10                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1296                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1296                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1296                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1296                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          570                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     51734607                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     51734607                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     51926907                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     51926907                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     51926907                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     51926907                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002556                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002556                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002556                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91242.693122                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91242.693122                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91099.836842                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91099.836842                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91099.836842                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91099.836842                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               465.764201                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753003551                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1615887.448498                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    10.764201                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.017250                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.746417                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       127299                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         127299                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       127299                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          127299                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       127299                       # number of overall hits
system.cpu6.icache.overall_hits::total         127299                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.cpu6.icache.overall_misses::total           14                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2066025                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2066025                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2066025                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2066025                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2066025                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2066025                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       127313                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       127313                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       127313                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       127313                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       127313                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       127313                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000110                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 147573.214286                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 147573.214286                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 147573.214286                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 147573.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 147573.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 147573.214286                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      1663538                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1663538                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      1663538                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1663538                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      1663538                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1663538                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 151230.727273                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 151230.727273                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 151230.727273                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 151230.727273                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 151230.727273                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 151230.727273                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   366                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109334984                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              175779.717042                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   129.393881                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   126.606119                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.505445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.494555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        99529                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          99529                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        73213                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         73213                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          185                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          178                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       172742                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          172742                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       172742                       # number of overall hits
system.cpu6.dcache.overall_hits::total         172742                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          944                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          944                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          944                       # number of overall misses
system.cpu6.dcache.overall_misses::total          944                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     95646054                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     95646054                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     95646054                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     95646054                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     95646054                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     95646054                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       100473                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       100473                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        73213                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        73213                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       173686                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       173686                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       173686                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       173686                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009396                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009396                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005435                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005435                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005435                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005435                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101319.972458                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101319.972458                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101319.972458                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101319.972458                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101319.972458                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101319.972458                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu6.dcache.writebacks::total               77                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          578                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          578                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          578                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          366                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          366                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          366                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     33430399                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33430399                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     33430399                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     33430399                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     33430399                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     33430399                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003643                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002107                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002107                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91339.887978                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91339.887978                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91339.887978                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91339.887978                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91339.887978                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91339.887978                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.698782                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749560572                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1490180.063618                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.698782                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023556                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784774                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       126629                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         126629                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       126629                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          126629                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       126629                       # number of overall hits
system.cpu7.icache.overall_hits::total         126629                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.cpu7.icache.overall_misses::total           33                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4948664                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4948664                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4948664                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4948664                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4948664                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4948664                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       126662                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       126662                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       126662                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       126662                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       126662                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       126662                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000261                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000261                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 149959.515152                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 149959.515152                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 149959.515152                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 149959.515152                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 149959.515152                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 149959.515152                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            5                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            5                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4300069                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4300069                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4300069                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4300069                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4300069                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4300069                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 153573.892857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 153573.892857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 153573.892857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 153573.892857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 153573.892857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 153573.892857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   401                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113237174                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172354.907154                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   138.973749                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   117.026251                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.542866                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.457134                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        85910                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          85910                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71396                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71396                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          173                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          172                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       157306                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          157306                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       157306                       # number of overall hits
system.cpu7.dcache.overall_hits::total         157306                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1265                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1283                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1283                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1283                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    140713782                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    140713782                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1327081                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1327081                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    142040863                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    142040863                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    142040863                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    142040863                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        87175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        87175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        71414                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        71414                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       158589                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       158589                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       158589                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       158589                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014511                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014511                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000252                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008090                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008090                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008090                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008090                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111236.191304                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111236.191304                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 73726.722222                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 73726.722222                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110709.947779                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110709.947779                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110709.947779                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110709.947779                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.dcache.writebacks::total               88                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          867                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          882                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          882                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          401                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     36497152                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     36497152                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       195700                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       195700                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     36692852                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     36692852                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     36692852                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     36692852                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004566                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002529                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002529                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91701.386935                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91701.386935                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65233.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65233.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91503.371571                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91503.371571                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91503.371571                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91503.371571                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
