<!doctype html><html lang=zh-cn dir=auto><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Verilog 转 Spice 网表 | 退思轩</title><meta name=keywords content="数模混合集成电路,Verilog,Spice"><meta name=description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta name=author content><link rel=canonical href=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/><link crossorigin=anonymous href=/assets/css/stylesheet.5cfc680b1eeaeef9efbced92d46c2a9e876b72ee14fba85846afc4cff9e6e6f8.css integrity="sha256-XPxoCx7q7vnvvO2S1Gwqnodrcu4U+6hYRq/Ez/nm5vg=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=/assets/js/highlight.f413e19d0714851f6474e7ee9632408e58ac146fbdbe62747134bea2fa3415e0.js integrity="sha256-9BPhnQcUhR9kdOfuljJAjlisFG+9vmJ0cTS+ovo0FeA=" onload=hljs.initHighlightingOnLoad()></script>
<link rel=icon href=https://kwang.life/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://kwang.life/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://kwang.life/favicon-32x32.png><link rel=apple-touch-icon href=https://kwang.life/apple-touch-icon.png><link rel=mask-icon href=https://kwang.life/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate type=text/plain href=https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/index.md><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--hljs-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><script type=application/javascript>var doNotTrack=!1;doNotTrack||(function(e,o,i,a,t,n,s){e.GoogleAnalyticsObject=t,e[t]=e[t]||function(){(e[t].q=e[t].q||[]).push(arguments)},e[t].l=1*new Date,n=o.createElement(i),s=o.getElementsByTagName(i)[0],n.async=1,n.src=a,s.parentNode.insertBefore(n,s)}(window,document,'script','https://www.google-analytics.com/analytics.js','ga'),ga('create','UA-37961659-1','auto'),ga('send','pageview'))</script><meta property="og:title" content="Verilog 转 Spice 网表"><meta property="og:description" content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><meta property="og:type" content="article"><meta property="og:url" content="https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"><meta property="og:image" content="https://kwang.life/images/favicons/logo.png"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-06-27T17:37:00+08:00"><meta property="article:modified_time" content="2022-06-27T17:37:00+08:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://kwang.life/images/favicons/logo.png"><meta name=twitter:title content="Verilog 转 Spice 网表"><meta name=twitter:description content="v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":2,"name":"Posts","item":"https://kwang.life/posts/"},{"@type":"ListItem","position":3,"name":"Verilog 转 Spice 网表","item":"https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Verilog 转 Spice 网表","name":"Verilog 转 Spice 网表","description":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。 1 2 3 4 5","keywords":["数模混合集成电路","Verilog","Spice"],"articleBody":"v2lvs 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 v2lvs 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。\n1 2 3 4 5 6 7 8 v21vs -64 -sn \\ -v ../../../../0UTPUT/TOP_TSCam.pg.v\\ -v ./Pixel.pg.v \\ -s /TOOLS/PDK/SMIC/SMIC55LL/SPDK55LL_ULP_09121825_OA_CDS_V1.16_2/smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2/Calibre/LVS/empty_subckt.sp \\ -s /TOOLS/STD_CELL/SMIC-55/SCC55NLL_HD_LVT_V2.0b/SCC55NLL_HD_LVT_V2p0b/cdl/SCC55NLL_HD_LVT_V2p0.cdl \\ -s /TOOLS/STD CELL/SMIC-55/I0/SP55NLLD2RP OV3 VOp7/1vs/SP55NLLD2RP_OV3_VOp7.sp \\ -s./SPAD.cdl \\ -o TOP_TSCam.cdl 关于 v2lvs 更详细的指令介绍如下所示：\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 -a [] : Change array delimiters from the default \"[]\". : c1 replaces left side '['. : c2 optionally replaces right side ']'. -addpin : Add to the signature of any Verilog module that does not have it. Connect to port in all instances that do not already have a connection specified. Spice libraries parsed with -lsr and -lsp will not have pins added -addpin is not compatitble with -i. -b : Preserve backslash character in escaped identifiers. -cb : Prefer CALDRCLVSEVE(Calibre CB) license during license search. -c : Change illegal spice characters c1 to c2. -cfg : Config file for passing IP blocks related information. This will bring a custom spice file in to the Verilog and call a top level subckt from the Verilog. -e : Generate empty .SUBCKT statements (no instances are translated) -e is useful for generating \"black box\" subcircuits from library files -h[elp] : Help. Prints this message. -i : Make calls using pins in order (traditional spice) not with $PINS. For non-Calibre use only, avoid using -i option for LVS. -ictrace : Prefer ICTRACE license during license search. -incvdir : Add INCLUDE path for files `include'ed from verilog files. -l : Defines the Verilog library file name (the library is not translated). The library file is parsed for interface pin configurations(see -s). -lsp : Spice library file name, pin mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are kept as individual pins using escaped identifiers. See also -lsr and -l. -lsr : Spice library file name, range mode. The Spice file is parsed for interface configurations. Pins with pin select ([]) annotation are assembled into Verilog ranges. See also -lsp and -l. -n : Causes unconnected pins to get numbered connections starting at 1000. -o : Defines the file for the resulting Spice-like netlist to be used in the LVS (layout versus schematic) application. This result will include a translation of the Verilog netlist. -s : Causes the string .INCLUDE \"filename\" to be put at the beginning of the generated spice file (-o). -s does not cause v2lvs to read the SPICE file (see -lsr and -lsp). -s0 : Default global ground is changed to . -s1 : Default global power is changed to . -sk : \"supply0\" and \"supply1\" nets are not connected to default power/ground. -sl : \"supply0\" and \"supply1\" nets are not connected to globals. -sn : Default power and ground nets are not connected to globals. -so : Filename provides instance or module specific power/ground overrides. -t : Causes an Calibre/XRC source template file to be written to an svdb database. -p : Defines a prefix to be used for primitive gate instantiations. -u : Defines a prefix for the naming of unnamed pins in module instantiations. -v : Defines the Verilog design netlist file name. -werror : Treat Warnings as Errors (-w applies). -w : Defines a warning messaged level 0-4. 2 is the default. 0 - no warnings. 1 - level 0 + warn skipped modules and multiple declarations of modules. 2 - level 1 warnings + calls to undeclared modules. 3 - level 2 warnings + called port array width mismatches. + unsupported compiler directives. 4 - level 3 warnings + all ignored constructs. (i.e. delays, charges etc) -log : Defines the log file which contains the error and warning messages. -undef_mod : This switch tells v2lvs not to do special handling for undefined modules. -version : Show v2lvs version. -- ... : Pass arguments to the TCL script as an $argv list, access by \"[lindex $argv $n]\". Only one \"--\" switch is allowed. Take care to properly escape special shell characters. ","wordCount":"810","inLanguage":"zh-cn","datePublished":"2022-06-27T17:37:00+08:00","dateModified":"2022-06-27T17:37:00+08:00","mainEntityOfPage":{"@type":"WebPage","@id":"https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/"},"publisher":{"@type":"Organization","name":"退思轩","logo":{"@type":"ImageObject","url":"https://kwang.life/favicon.ico"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add('dark'):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove('dark'):window.matchMedia('(prefers-color-scheme: dark)').matches&&document.body.classList.add('dark')</script><header class=header><nav class=nav><div class=logo><a href=https://kwang.life accesskey=h title="退思轩 (Alt + H)">退思轩</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://kwang.life/posts/ title=所有文章><span>所有文章</span></a></li><li><a href=https://kwang.life/tags/ title=标签><span>标签</span></a></li><li><a href=https://kwang.life/categories/ title=分类><span>分类</span></a></li><li><a href=https://kwang.life/friends/ title=友链><span>友链</span></a></li><li><a href=https://kwang.life/about/ title=关于><span>关于</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><h1 class=post-title>Verilog 转 Spice 网表</h1><div class=post-meta><span title='2022-06-27 17:37:00 +0800 +0800'>2022-06-27</span></div></header><div class=post-content><p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>v21vs</span> <span class=o>-</span><span class=mi>64</span> <span class=o>-</span>sn <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> ..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span>..<span class=o>/</span><span class=mi>0</span>UTPUT<span class=o>/</span>TOP_TSCam.pg.v<span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-v</span> .<span class=o>/</span>Pixel.pg.v <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>PDK<span class=o>/</span>SMIC<span class=o>/</span>SMIC55LL<span class=o>/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class=o>/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class=o>/</span>Calibre<span class=o>/</span>LVS<span class=o>/</span>empty_subckt.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD_CELL<span class=o>/</span>SMIC-55<span class=o>/</span>SCC55NLL_HD_LVT_V2.0b<span class=o>/</span>SCC55NLL_HD_LVT_V2p0b<span class=o>/</span>cdl<span class=o>/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s</span> <span class=o>/</span>TOOLS<span class=o>/</span>STD CELL<span class=o>/</span>SMIC-55<span class=o>/</span>I0<span class=o>/</span>SP55NLLD2RP OV3 VOp7<span class=o>/</span><span class=mi>1</span>vs<span class=o>/</span>SP55NLLD2RP_OV3_VOp7.sp <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-s.</span><span class=o>/</span>SPAD.cdl <span class=err>\</span>
</span></span><span class=line><span class=cl>    <span class=nv>-o</span> TOP_TSCam.cdl
</span></span></code></pre></td></tr></table></div></div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-shell data-lang=shell><span class=line><span class=cl>-a &lt;c1&gt;<span class=o>[</span>&lt;c2&gt;<span class=o>]</span>    : Change array delimiters from the default <span class=s2>&#34;[]&#34;</span>. 
</span></span><span class=line><span class=cl>                 :     c1 replaces left side <span class=s1>&#39;[&#39;</span>. 
</span></span><span class=line><span class=cl>                 :     c2 optionally replaces right side <span class=s1>&#39;]&#39;</span>. 
</span></span><span class=line><span class=cl>-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class=line><span class=cl>                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class=k>do</span> not already have a 
</span></span><span class=line><span class=cl>                     connection specified. 
</span></span><span class=line><span class=cl>                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class=line><span class=cl>                     -addpin is not compatitble with -i. 
</span></span><span class=line><span class=cl>-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class=line><span class=cl>-cb              : Prefer CALDRCLVSEVE<span class=o>(</span>Calibre CB<span class=o>)</span> license during license search.      
</span></span><span class=line><span class=cl>-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class=line><span class=cl>-cfg &lt;filename&gt;  : Config file <span class=k>for</span> passing IP blocks related information. This will    
</span></span><span class=line><span class=cl>                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class=line><span class=cl>                     subckt from the Verilog.                                          
</span></span><span class=line><span class=cl>-e               : Generate empty .SUBCKT statements <span class=o>(</span>no instances are translated<span class=o>)</span>     
</span></span><span class=line><span class=cl>                     -e is useful <span class=k>for</span> generating <span class=s2>&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class=line><span class=cl>-h<span class=o>[</span>elp<span class=o>]</span>          : Help.  Prints this message.                                         
</span></span><span class=line><span class=cl>-i               : Make calls using pins in order <span class=o>(</span>traditional spice<span class=o>)</span> not with <span class=nv>$PINS</span>.  
</span></span><span class=line><span class=cl>                     For non-Calibre use only, avoid using -i option <span class=k>for</span> LVS.            
</span></span><span class=line><span class=cl>-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class=line><span class=cl>-incvdir         : Add INCLUDE path <span class=k>for</span> files <span class=sb>`</span>include<span class=err>&#39;</span>ed from verilog files.          
</span></span><span class=line><span class=cl>-l &lt;filename&gt;    : Defines the Verilog library file name <span class=o>(</span>the library is not translated<span class=o>)</span>.  
</span></span><span class=line><span class=cl>                     The library file is parsed <span class=k>for</span> interface pin configurations<span class=o>(</span>see -s<span class=o>)</span>.  
</span></span><span class=line><span class=cl>-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class=k>for</span>     
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class=line><span class=cl>-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class=k>for</span>   
</span></span><span class=line><span class=cl>                     interface configurations. Pins with pin <span class=k>select</span> <span class=o>([])</span> annotation are  
</span></span><span class=line><span class=cl>                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class=line><span class=cl>-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class=line><span class=cl>-o &lt;filename&gt;    : Defines the file <span class=k>for</span> the resulting Spice-like netlist to be used in   
</span></span><span class=line><span class=cl>                     the LVS <span class=o>(</span>layout versus schematic<span class=o>)</span> application. This result will   
</span></span><span class=line><span class=cl>                     include a translation of the Verilog netlist.                     
</span></span><span class=line><span class=cl>-s &lt;filename&gt;    : Causes the string .INCLUDE <span class=s2>&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class=line><span class=cl>                     the generated spice file <span class=o>(</span>-o<span class=o>)</span>.                                    
</span></span><span class=line><span class=cl>                     -s does not cause v2lvs to <span class=nb>read</span> the SPICE file <span class=o>(</span>see -lsr and -lsp<span class=o>)</span>.   
</span></span><span class=line><span class=cl>-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class=line><span class=cl>-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class=line><span class=cl>-sk              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class=line><span class=cl>-sl              : <span class=s2>&#34;supply0&#34;</span> and <span class=s2>&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class=line><span class=cl>-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class=line><span class=cl>-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class=line><span class=cl>-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class=nb>source</span> template file to be written to an svdb database. 
</span></span><span class=line><span class=cl>-p &lt;string&gt;      : Defines a prefix to be used <span class=k>for</span> primitive gate instantiations.      
</span></span><span class=line><span class=cl>-u &lt;string&gt;      : Defines a prefix <span class=k>for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class=line><span class=cl>-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class=line><span class=cl>-werror          : Treat Warnings as Errors <span class=o>(</span>-w &lt;n&gt; applies<span class=o>)</span>.                          
</span></span><span class=line><span class=cl>-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class=m>2</span> is the default.             
</span></span><span class=line><span class=cl>                         <span class=m>0</span> - no warnings.                                              
</span></span><span class=line><span class=cl>                         <span class=m>1</span> - level <span class=m>0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class=line><span class=cl>                         <span class=m>2</span> - level <span class=m>1</span> warnings + calls to undeclared modules.           
</span></span><span class=line><span class=cl>                         <span class=m>3</span> - level <span class=m>2</span> warnings + called port array width mismatches.    
</span></span><span class=line><span class=cl>                                             + unsupported compiler directives.        
</span></span><span class=line><span class=cl>                         <span class=m>4</span> - level <span class=m>3</span> warnings + all ignored constructs.                
</span></span><span class=line><span class=cl>                           <span class=o>(</span>i.e. delays, charges etc<span class=o>)</span> 
</span></span><span class=line><span class=cl>-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class=line><span class=cl>-undef_mod       : This switch tells v2lvs not to <span class=k>do</span> special handling <span class=k>for</span> undefined modules. 
</span></span><span class=line><span class=cl>-version         : Show v2lvs version.                                                 
</span></span><span class=line><span class=cl>-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class=nv>$argv</span> list, access by <span class=s2>&#34;[lindex </span><span class=nv>$argv</span><span class=s2> </span><span class=nv>$n</span><span class=s2>]&#34;</span>. 
</span></span><span class=line><span class=cl>                     Only one <span class=s2>&#34;--&#34;</span> switch is allowed. 
</span></span><span class=line><span class=cl>                     Take care to properly escape special shell characters.
</span></span></code></pre></td></tr></table></div></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://kwang.life/tags/%E6%95%B0%E6%A8%A1%E6%B7%B7%E5%90%88%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/>数模混合集成电路</a></li><li><a href=https://kwang.life/tags/verilog/>Verilog</a></li><li><a href=https://kwang.life/tags/spice/>Spice</a></li></ul></footer></article></main><footer class=footer><span>本作品采用知识共享署名-非商业性使用-相同方式共享 4.0 国际许可协议进行许可</span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></a><script>let menu=document.getElementById('menu');menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(t){t.preventDefault();var e=this.getAttribute("href").substr(1);window.matchMedia('(prefers-reduced-motion: reduce)').matches?document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(e)}']`).scrollIntoView({behavior:"smooth"}),e==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${e}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove('dark'),localStorage.setItem("pref-theme",'light')):(document.body.classList.add('dark'),localStorage.setItem("pref-theme",'dark'))})</script></body></html>