RiSC-V ISA
------------------------------------

### Fused AUIPC+JALR for direct jump
- The concept and requirement for micro-op fussion.
- Use RVC with micro-op for complex single cycle operations.
- The use of source/destination registers for return address stack (RAS) calibration.
- Alternative link register x5 for milli-code

[[1](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/uZUTszCtgAA/ioz2o3iJCgAJ)]
[[2](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/uZUTszCtgAA/wZkm4MmOCgAJ)]
[[3](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/uZUTszCtgAA/f3jDhbjEAAAJ)]
