Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 11 01:09:52 2024
| Host         : DESKTOP-0G38QBS running 64-bit major release  (build 9200)
| Command      : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
| Design       : mb_usb_hdmi_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 105
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree               | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 3          |
| TIMING-7  | Critical Warning | No common node between related clocks                            | 3          |
| TIMING-8  | Critical Warning | No common period between related clocks                          | 2          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 2          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| DPIR-1    | Warning          | Asynchronous driver check                                        | 20         |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 2          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                  | 10         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                | 1          |
| TIMING-16 | Warning          | Large setup violation                                            | 35         |
| TIMING-18 | Warning          | Missing input or output delay                                    | 24         |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mb_block_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_100 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 is defined downstream of clock clk_out1_mb_block_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_mb_block_clk_wiz_0_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_block_clk_wiz_0_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks dclk and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dclk] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks dclk and clk_out1_mb_block_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dclk] -to [get_clocks clk_out1_mb_block_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_mb_block_clk_wiz_0_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_block_clk_wiz_0_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks dclk and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dclk] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks dclk and clk_out1_mb_block_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dclk] -to [get_clocks clk_out1_mb_block_clk_wiz_0_0]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks dclk and clk_out1_clk_wiz_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks dclk and clk_out1_mb_block_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mb_block_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin mb_block_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 is created on an inappropriate internal pin mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net Clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Clk_IBUF_inst/O, mb_block_i/clk_100MHz, pins_xor/Clk
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP mb_block_i/hdmi_text_controller_0/inst/nds/addrb0 input pin mb_block_i/hdmi_text_controller_0/inst/nds/addrb0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
 (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X47Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X46Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X44Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X45Y93 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X45Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X46Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X47Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X49Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X48Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X46Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[0]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[10]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[11]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[12]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[13]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[14]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[15]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[1]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[2]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[3]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[4]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[5]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[6]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[7]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[8]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/addra_reg[9]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[0]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[10]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[12]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[13]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[14]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[15]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[1]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[2]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[3]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[4]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[5]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[6]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[7]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[8]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[9]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/wea_reg/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -4.057 ns between DCLK (clocked by dclk) and mb_block_i/hdmi_text_controller_0/inst/nds/pixel_count_reg[11]/CE (clocked by clk_out1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.435 ns between DCLK (clocked by dclk) and u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D (clocked by clk_out1_mb_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.539 ns between DCLK (clocked by dclk) and u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_out1_mb_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GSP relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on LS relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on T_B0 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on T_B1 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on T_B2 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on T_B3 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on T_B4 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on T_B5 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on T_G0 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on T_G1 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on T_G2 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on T_G3 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on T_G4 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on T_G5 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on T_R0 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on T_R1 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on T_R2 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on T_R3 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on T_R4 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on T_R5 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) clk_100, mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED0 relative to clock(s) clk_100
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) mb_block_i/clk_wiz_0/inst/clk_in1
Related violations: <none>


