INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscaler/greyscaler.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscaler/greyscaler.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscaler/greyscaler.srcs/sources_1/new/greyscale_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscaler/greyscaler.srcs/sources_1/new/greyscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscaler/greyscaler.srcs/sim_1/new/greyscale_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top_tb
