
F401-Harvest-Studio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000859c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008740  08008740  00018740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089b8  080089b8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080089b8  080089b8  000189b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089c0  080089c0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089c0  080089c0  000189c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089c4  080089c4  000189c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080089c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000078  08008a40  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08008a40  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d90  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f9a  00000000  00000000  00031e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00033dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  00034d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017fb4  00000000  00000000  00035c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122b6  00000000  00000000  0004dc2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c534  00000000  00000000  0005fee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fc416  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d68  00000000  00000000  000fc46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008724 	.word	0x08008724

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08008724 	.word	0x08008724

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <pot_rotate_control>:
int motor_pid(int n, float sensor_angle, float target_angle, int reset);
float read_arm_encoder_value(int n);
int16_t read_rotary_encoder_value(void);
int distance_read(void);

int pot_rotate_control(uint16_t count){
 8000f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f94:	b086      	sub	sp, #24
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	4603      	mov	r3, r0
 8000f9a:	80fb      	strh	r3, [r7, #6]
	uint16_t need_count;
	float pot_radius1;
	float pot_radius2;
	float arm_angle;

	if (first == 1){
 8000f9c:	4bea      	ldr	r3, [pc, #936]	; (8001348 <pot_rotate_control+0x3b8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	f040 8264 	bne.w	800146e <pot_rotate_control+0x4de>
		start_count = count;
 8000fa6:	4ae9      	ldr	r2, [pc, #932]	; (800134c <pot_rotate_control+0x3bc>)
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	8013      	strh	r3, [r2, #0]
		first = 0;
 8000fac:	4be6      	ldr	r3, [pc, #920]	; (8001348 <pot_rotate_control+0x3b8>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
		// calculate pot radius
		arm_angle = (read_arm_encoder_value(1)*M_PI*180 + read_arm_encoder_value(1)*M_PI*180)/2;
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f000 fc52 	bl	800185c <read_arm_encoder_value>
 8000fb8:	ee10 3a10 	vmov	r3, s0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff facb 	bl	8000558 <__aeabi_f2d>
 8000fc2:	a3c5      	add	r3, pc, #788	; (adr r3, 80012d8 <pot_rotate_control+0x348>)
 8000fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc8:	f7ff fb1e 	bl	8000608 <__aeabi_dmul>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f04f 0200 	mov.w	r2, #0
 8000fd8:	4bdd      	ldr	r3, [pc, #884]	; (8001350 <pot_rotate_control+0x3c0>)
 8000fda:	f7ff fb15 	bl	8000608 <__aeabi_dmul>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4614      	mov	r4, r2
 8000fe4:	461d      	mov	r5, r3
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f000 fc38 	bl	800185c <read_arm_encoder_value>
 8000fec:	ee10 3a10 	vmov	r3, s0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fab1 	bl	8000558 <__aeabi_f2d>
 8000ff6:	a3b8      	add	r3, pc, #736	; (adr r3, 80012d8 <pot_rotate_control+0x348>)
 8000ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffc:	f7ff fb04 	bl	8000608 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4610      	mov	r0, r2
 8001006:	4619      	mov	r1, r3
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	4bd0      	ldr	r3, [pc, #832]	; (8001350 <pot_rotate_control+0x3c0>)
 800100e:	f7ff fafb 	bl	8000608 <__aeabi_dmul>
 8001012:	4602      	mov	r2, r0
 8001014:	460b      	mov	r3, r1
 8001016:	4620      	mov	r0, r4
 8001018:	4629      	mov	r1, r5
 800101a:	f7ff f93f 	bl	800029c <__adddf3>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4610      	mov	r0, r2
 8001024:	4619      	mov	r1, r3
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800102e:	f7ff fc15 	bl	800085c <__aeabi_ddiv>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	4610      	mov	r0, r2
 8001038:	4619      	mov	r1, r3
 800103a:	f7ff fddd 	bl	8000bf8 <__aeabi_d2f>
 800103e:	4603      	mov	r3, r0
 8001040:	613b      	str	r3, [r7, #16]
		pot_radius1 = 307.5 - 222.5*sin(arm_angle) - 99.6*cos(arm_angle);
 8001042:	6938      	ldr	r0, [r7, #16]
 8001044:	f7ff fa88 	bl	8000558 <__aeabi_f2d>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	ec43 2b10 	vmov	d0, r2, r3
 8001050:	f005 fbd6 	bl	8006800 <sin>
 8001054:	ec51 0b10 	vmov	r0, r1, d0
 8001058:	a3a1      	add	r3, pc, #644	; (adr r3, 80012e0 <pot_rotate_control+0x350>)
 800105a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105e:	f7ff fad3 	bl	8000608 <__aeabi_dmul>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	a1a0      	add	r1, pc, #640	; (adr r1, 80012e8 <pot_rotate_control+0x358>)
 8001068:	e9d1 0100 	ldrd	r0, r1, [r1]
 800106c:	f7ff f914 	bl	8000298 <__aeabi_dsub>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4614      	mov	r4, r2
 8001076:	461d      	mov	r5, r3
 8001078:	6938      	ldr	r0, [r7, #16]
 800107a:	f7ff fa6d 	bl	8000558 <__aeabi_f2d>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	ec43 2b10 	vmov	d0, r2, r3
 8001086:	f005 fb6b 	bl	8006760 <cos>
 800108a:	ec51 0b10 	vmov	r0, r1, d0
 800108e:	a398      	add	r3, pc, #608	; (adr r3, 80012f0 <pot_rotate_control+0x360>)
 8001090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001094:	f7ff fab8 	bl	8000608 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4620      	mov	r0, r4
 800109e:	4629      	mov	r1, r5
 80010a0:	f7ff f8fa 	bl	8000298 <__aeabi_dsub>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fda4 	bl	8000bf8 <__aeabi_d2f>
 80010b0:	4603      	mov	r3, r0
 80010b2:	60fb      	str	r3, [r7, #12]
		pot_radius2 = (-996*pow(sin(arm_angle), 2.0) + 835*sin(arm_angle) +
 80010b4:	6938      	ldr	r0, [r7, #16]
 80010b6:	f7ff fa4f 	bl	8000558 <__aeabi_f2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	ec43 2b10 	vmov	d0, r2, r3
 80010c2:	f005 fb9d 	bl	8006800 <sin>
 80010c6:	eeb0 7a40 	vmov.f32	s14, s0
 80010ca:	eef0 7a60 	vmov.f32	s15, s1
 80010ce:	ed9f 1b8a 	vldr	d1, [pc, #552]	; 80012f8 <pot_rotate_control+0x368>
 80010d2:	eeb0 0a47 	vmov.f32	s0, s14
 80010d6:	eef0 0a67 	vmov.f32	s1, s15
 80010da:	f005 fbe5 	bl	80068a8 <pow>
 80010de:	ec51 0b10 	vmov	r0, r1, d0
 80010e2:	a387      	add	r3, pc, #540	; (adr r3, 8001300 <pot_rotate_control+0x370>)
 80010e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e8:	f7ff fa8e 	bl	8000608 <__aeabi_dmul>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4614      	mov	r4, r2
 80010f2:	461d      	mov	r5, r3
 80010f4:	6938      	ldr	r0, [r7, #16]
 80010f6:	f7ff fa2f 	bl	8000558 <__aeabi_f2d>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	ec43 2b10 	vmov	d0, r2, r3
 8001102:	f005 fb7d 	bl	8006800 <sin>
 8001106:	ec51 0b10 	vmov	r0, r1, d0
 800110a:	a37f      	add	r3, pc, #508	; (adr r3, 8001308 <pot_rotate_control+0x378>)
 800110c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001110:	f7ff fa7a 	bl	8000608 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4620      	mov	r0, r4
 800111a:	4629      	mov	r1, r5
 800111c:	f7ff f8be 	bl	800029c <__adddf3>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4614      	mov	r4, r2
 8001126:	461d      	mov	r5, r3
				sqrt(-478699*pow(sin(arm_angle), 2.0) - 1087170*sin(arm_angle) + 4950625*pow(cos(arm_angle), 2.0) +
 8001128:	6938      	ldr	r0, [r7, #16]
 800112a:	f7ff fa15 	bl	8000558 <__aeabi_f2d>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	ec43 2b10 	vmov	d0, r2, r3
 8001136:	f005 fb63 	bl	8006800 <sin>
 800113a:	eeb0 7a40 	vmov.f32	s14, s0
 800113e:	eef0 7a60 	vmov.f32	s15, s1
 8001142:	ed9f 1b6d 	vldr	d1, [pc, #436]	; 80012f8 <pot_rotate_control+0x368>
 8001146:	eeb0 0a47 	vmov.f32	s0, s14
 800114a:	eef0 0a67 	vmov.f32	s1, s15
 800114e:	f005 fbab 	bl	80068a8 <pow>
 8001152:	ec51 0b10 	vmov	r0, r1, d0
 8001156:	a36e      	add	r3, pc, #440	; (adr r3, 8001310 <pot_rotate_control+0x380>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff fa54 	bl	8000608 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4690      	mov	r8, r2
 8001166:	4699      	mov	r9, r3
 8001168:	6938      	ldr	r0, [r7, #16]
 800116a:	f7ff f9f5 	bl	8000558 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	ec43 2b10 	vmov	d0, r2, r3
 8001176:	f005 fb43 	bl	8006800 <sin>
 800117a:	ec51 0b10 	vmov	r0, r1, d0
 800117e:	a366      	add	r3, pc, #408	; (adr r3, 8001318 <pot_rotate_control+0x388>)
 8001180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001184:	f7ff fa40 	bl	8000608 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4640      	mov	r0, r8
 800118e:	4649      	mov	r1, r9
 8001190:	f7ff f882 	bl	8000298 <__aeabi_dsub>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4690      	mov	r8, r2
 800119a:	4699      	mov	r9, r3
 800119c:	6938      	ldr	r0, [r7, #16]
 800119e:	f7ff f9db 	bl	8000558 <__aeabi_f2d>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	ec43 2b10 	vmov	d0, r2, r3
 80011aa:	f005 fad9 	bl	8006760 <cos>
 80011ae:	eeb0 7a40 	vmov.f32	s14, s0
 80011b2:	eef0 7a60 	vmov.f32	s15, s1
 80011b6:	ed9f 1b50 	vldr	d1, [pc, #320]	; 80012f8 <pot_rotate_control+0x368>
 80011ba:	eeb0 0a47 	vmov.f32	s0, s14
 80011be:	eef0 0a67 	vmov.f32	s1, s15
 80011c2:	f005 fb71 	bl	80068a8 <pow>
 80011c6:	ec51 0b10 	vmov	r0, r1, d0
 80011ca:	a355      	add	r3, pc, #340	; (adr r3, 8001320 <pot_rotate_control+0x390>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	f7ff fa1a 	bl	8000608 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4640      	mov	r0, r8
 80011da:	4649      	mov	r1, r9
 80011dc:	f7ff f85e 	bl	800029c <__adddf3>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4690      	mov	r8, r2
 80011e6:	4699      	mov	r9, r3
				3715750*cos(arm_angle) - 2896950*sin(arm_angle)*cos(arm_angle) + 1599725) + 2225*sin(arm_angle)*cos(arm_angle) + 345)/
 80011e8:	6938      	ldr	r0, [r7, #16]
 80011ea:	f7ff f9b5 	bl	8000558 <__aeabi_f2d>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	ec43 2b10 	vmov	d0, r2, r3
 80011f6:	f005 fab3 	bl	8006760 <cos>
 80011fa:	ec51 0b10 	vmov	r0, r1, d0
 80011fe:	a34a      	add	r3, pc, #296	; (adr r3, 8001328 <pot_rotate_control+0x398>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff fa00 	bl	8000608 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
				sqrt(-478699*pow(sin(arm_angle), 2.0) - 1087170*sin(arm_angle) + 4950625*pow(cos(arm_angle), 2.0) +
 800120c:	4640      	mov	r0, r8
 800120e:	4649      	mov	r1, r9
 8001210:	f7ff f844 	bl	800029c <__adddf3>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4690      	mov	r8, r2
 800121a:	4699      	mov	r9, r3
				3715750*cos(arm_angle) - 2896950*sin(arm_angle)*cos(arm_angle) + 1599725) + 2225*sin(arm_angle)*cos(arm_angle) + 345)/
 800121c:	6938      	ldr	r0, [r7, #16]
 800121e:	f7ff f99b 	bl	8000558 <__aeabi_f2d>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	ec43 2b10 	vmov	d0, r2, r3
 800122a:	f005 fae9 	bl	8006800 <sin>
 800122e:	ec51 0b10 	vmov	r0, r1, d0
 8001232:	a33f      	add	r3, pc, #252	; (adr r3, 8001330 <pot_rotate_control+0x3a0>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	f7ff f9e6 	bl	8000608 <__aeabi_dmul>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4692      	mov	sl, r2
 8001242:	469b      	mov	fp, r3
 8001244:	6938      	ldr	r0, [r7, #16]
 8001246:	f7ff f987 	bl	8000558 <__aeabi_f2d>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	ec43 2b10 	vmov	d0, r2, r3
 8001252:	f005 fa85 	bl	8006760 <cos>
 8001256:	ec53 2b10 	vmov	r2, r3, d0
 800125a:	4650      	mov	r0, sl
 800125c:	4659      	mov	r1, fp
 800125e:	f7ff f9d3 	bl	8000608 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4640      	mov	r0, r8
 8001268:	4649      	mov	r1, r9
 800126a:	f7ff f815 	bl	8000298 <__aeabi_dsub>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4610      	mov	r0, r2
 8001274:	4619      	mov	r1, r3
				sqrt(-478699*pow(sin(arm_angle), 2.0) - 1087170*sin(arm_angle) + 4950625*pow(cos(arm_angle), 2.0) +
 8001276:	a330      	add	r3, pc, #192	; (adr r3, 8001338 <pot_rotate_control+0x3a8>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	f7ff f80e 	bl	800029c <__adddf3>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	ec43 2b17 	vmov	d7, r2, r3
 8001288:	eeb0 0a47 	vmov.f32	s0, s14
 800128c:	eef0 0a67 	vmov.f32	s1, s15
 8001290:	f005 fbb8 	bl	8006a04 <sqrt>
 8001294:	ec53 2b10 	vmov	r2, r3, d0
		pot_radius2 = (-996*pow(sin(arm_angle), 2.0) + 835*sin(arm_angle) +
 8001298:	4620      	mov	r0, r4
 800129a:	4629      	mov	r1, r5
 800129c:	f7fe fffe 	bl	800029c <__adddf3>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4614      	mov	r4, r2
 80012a6:	461d      	mov	r5, r3
				3715750*cos(arm_angle) - 2896950*sin(arm_angle)*cos(arm_angle) + 1599725) + 2225*sin(arm_angle)*cos(arm_angle) + 345)/
 80012a8:	6938      	ldr	r0, [r7, #16]
 80012aa:	f7ff f955 	bl	8000558 <__aeabi_f2d>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	ec43 2b10 	vmov	d0, r2, r3
 80012b6:	f005 faa3 	bl	8006800 <sin>
 80012ba:	ec51 0b10 	vmov	r0, r1, d0
 80012be:	a320      	add	r3, pc, #128	; (adr r3, 8001340 <pot_rotate_control+0x3b0>)
 80012c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c4:	f7ff f9a0 	bl	8000608 <__aeabi_dmul>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4690      	mov	r8, r2
 80012ce:	4699      	mov	r9, r3
 80012d0:	e040      	b.n	8001354 <pot_rotate_control+0x3c4>
 80012d2:	bf00      	nop
 80012d4:	f3af 8000 	nop.w
 80012d8:	54442d18 	.word	0x54442d18
 80012dc:	400921fb 	.word	0x400921fb
 80012e0:	00000000 	.word	0x00000000
 80012e4:	406bd000 	.word	0x406bd000
 80012e8:	00000000 	.word	0x00000000
 80012ec:	40733800 	.word	0x40733800
 80012f0:	66666666 	.word	0x66666666
 80012f4:	4058e666 	.word	0x4058e666
 80012f8:	00000000 	.word	0x00000000
 80012fc:	40000000 	.word	0x40000000
 8001300:	00000000 	.word	0x00000000
 8001304:	c08f2000 	.word	0xc08f2000
 8001308:	00000000 	.word	0x00000000
 800130c:	408a1800 	.word	0x408a1800
 8001310:	00000000 	.word	0x00000000
 8001314:	c11d37ac 	.word	0xc11d37ac
 8001318:	00000000 	.word	0x00000000
 800131c:	413096c2 	.word	0x413096c2
 8001320:	40000000 	.word	0x40000000
 8001324:	4152e298 	.word	0x4152e298
 8001328:	00000000 	.word	0x00000000
 800132c:	414c5953 	.word	0x414c5953
 8001330:	00000000 	.word	0x00000000
 8001334:	41461a1b 	.word	0x41461a1b
 8001338:	00000000 	.word	0x00000000
 800133c:	413868ed 	.word	0x413868ed
 8001340:	00000000 	.word	0x00000000
 8001344:	40a16200 	.word	0x40a16200
 8001348:	20000000 	.word	0x20000000
 800134c:	20000094 	.word	0x20000094
 8001350:	40668000 	.word	0x40668000
 8001354:	6938      	ldr	r0, [r7, #16]
 8001356:	f7ff f8ff 	bl	8000558 <__aeabi_f2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	ec43 2b10 	vmov	d0, r2, r3
 8001362:	f005 f9fd 	bl	8006760 <cos>
 8001366:	ec53 2b10 	vmov	r2, r3, d0
 800136a:	4640      	mov	r0, r8
 800136c:	4649      	mov	r1, r9
 800136e:	f7ff f94b 	bl	8000608 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4620      	mov	r0, r4
 8001378:	4629      	mov	r1, r5
 800137a:	f7fe ff8f 	bl	800029c <__adddf3>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	4610      	mov	r0, r2
 8001384:	4619      	mov	r1, r3
 8001386:	a37a      	add	r3, pc, #488	; (adr r3, 8001570 <pot_rotate_control+0x5e0>)
 8001388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138c:	f7fe ff86 	bl	800029c <__adddf3>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4614      	mov	r4, r2
 8001396:	461d      	mov	r5, r3
				(10*(pow(sin(arm_angle), 2.0) - 1));
 8001398:	6938      	ldr	r0, [r7, #16]
 800139a:	f7ff f8dd 	bl	8000558 <__aeabi_f2d>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	ec43 2b10 	vmov	d0, r2, r3
 80013a6:	f005 fa2b 	bl	8006800 <sin>
 80013aa:	eeb0 7a40 	vmov.f32	s14, s0
 80013ae:	eef0 7a60 	vmov.f32	s15, s1
 80013b2:	ed9f 1b65 	vldr	d1, [pc, #404]	; 8001548 <pot_rotate_control+0x5b8>
 80013b6:	eeb0 0a47 	vmov.f32	s0, s14
 80013ba:	eef0 0a67 	vmov.f32	s1, s15
 80013be:	f005 fa73 	bl	80068a8 <pow>
 80013c2:	ec51 0b10 	vmov	r0, r1, d0
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	4b61      	ldr	r3, [pc, #388]	; (8001550 <pot_rotate_control+0x5c0>)
 80013cc:	f7fe ff64 	bl	8000298 <__aeabi_dsub>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <pot_rotate_control+0x5c4>)
 80013de:	f7ff f913 	bl	8000608 <__aeabi_dmul>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
				3715750*cos(arm_angle) - 2896950*sin(arm_angle)*cos(arm_angle) + 1599725) + 2225*sin(arm_angle)*cos(arm_angle) + 345)/
 80013e6:	4620      	mov	r0, r4
 80013e8:	4629      	mov	r1, r5
 80013ea:	f7ff fa37 	bl	800085c <__aeabi_ddiv>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
		pot_radius2 = (-996*pow(sin(arm_angle), 2.0) + 835*sin(arm_angle) +
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f7ff fbff 	bl	8000bf8 <__aeabi_d2f>
 80013fa:	4603      	mov	r3, r0
 80013fc:	60bb      	str	r3, [r7, #8]

		need_count = (uint16_t)((pot_radius1 + pot_radius2) / 2) / 10/*motor gear radius*/ * 360 * 0.25 - start_count;
 80013fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8001402:	edd7 7a02 	vldr	s15, [r7, #8]
 8001406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800140e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001416:	ee17 3a90 	vmov	r3, s15
 800141a:	b29b      	uxth	r3, r3
 800141c:	4a4e      	ldr	r2, [pc, #312]	; (8001558 <pot_rotate_control+0x5c8>)
 800141e:	fba2 2303 	umull	r2, r3, r2, r3
 8001422:	08db      	lsrs	r3, r3, #3
 8001424:	b29b      	uxth	r3, r3
 8001426:	461a      	mov	r2, r3
 8001428:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800142c:	fb03 f302 	mul.w	r3, r3, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f87f 	bl	8000534 <__aeabi_i2d>
 8001436:	f04f 0200 	mov.w	r2, #0
 800143a:	4b48      	ldr	r3, [pc, #288]	; (800155c <pot_rotate_control+0x5cc>)
 800143c:	f7ff f8e4 	bl	8000608 <__aeabi_dmul>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4614      	mov	r4, r2
 8001446:	461d      	mov	r5, r3
 8001448:	4b45      	ldr	r3, [pc, #276]	; (8001560 <pot_rotate_control+0x5d0>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f871 	bl	8000534 <__aeabi_i2d>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4620      	mov	r0, r4
 8001458:	4629      	mov	r1, r5
 800145a:	f7fe ff1d 	bl	8000298 <__aeabi_dsub>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f7ff fba7 	bl	8000bb8 <__aeabi_d2uiz>
 800146a:	4603      	mov	r3, r0
 800146c:	82fb      	strh	r3, [r7, #22]
	}

	if (count < need_count/4){
 800146e:	8afb      	ldrh	r3, [r7, #22]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	b29b      	uxth	r3, r3
 8001474:	88fa      	ldrh	r2, [r7, #6]
 8001476:	429a      	cmp	r2, r3
 8001478:	d211      	bcs.n	800149e <pot_rotate_control+0x50e>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)4*(300-50)/need_count*count);
 800147a:	8afb      	ldrh	r3, [r7, #22]
 800147c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001480:	fb92 f3f3 	sdiv	r3, r2, r3
 8001484:	88fa      	ldrh	r2, [r7, #6]
 8001486:	fb02 f203 	mul.w	r2, r2, r3
 800148a:	4b36      	ldr	r3, [pc, #216]	; (8001564 <pot_rotate_control+0x5d4>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001490:	2201      	movs	r2, #1
 8001492:	2120      	movs	r1, #32
 8001494:	4834      	ldr	r0, [pc, #208]	; (8001568 <pot_rotate_control+0x5d8>)
 8001496:	f002 f987 	bl	80037a8 <HAL_GPIO_WritePin>
		return 0;
 800149a:	2300      	movs	r3, #0
 800149c:	e04e      	b.n	800153c <pot_rotate_control+0x5ac>
	}
	else if(count >= need_count/4 && count < need_count*3/4){
 800149e:	8afb      	ldrh	r3, [r7, #22]
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	88fa      	ldrh	r2, [r7, #6]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d316      	bcc.n	80014d8 <pot_rotate_control+0x548>
 80014aa:	88f9      	ldrh	r1, [r7, #6]
 80014ac:	8afa      	ldrh	r2, [r7, #22]
 80014ae:	4613      	mov	r3, r2
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	4413      	add	r3, r2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	da00      	bge.n	80014ba <pot_rotate_control+0x52a>
 80014b8:	3303      	adds	r3, #3
 80014ba:	109b      	asrs	r3, r3, #2
 80014bc:	4299      	cmp	r1, r3
 80014be:	da0b      	bge.n	80014d8 <pot_rotate_control+0x548>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 300);
 80014c0:	4b28      	ldr	r3, [pc, #160]	; (8001564 <pot_rotate_control+0x5d4>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80014c8:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80014ca:	2201      	movs	r2, #1
 80014cc:	2120      	movs	r1, #32
 80014ce:	4826      	ldr	r0, [pc, #152]	; (8001568 <pot_rotate_control+0x5d8>)
 80014d0:	f002 f96a 	bl	80037a8 <HAL_GPIO_WritePin>
		return 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e031      	b.n	800153c <pot_rotate_control+0x5ac>
	}
	else if(count >= need_count*3/4 && count < need_count){
 80014d8:	88f9      	ldrh	r1, [r7, #6]
 80014da:	8afa      	ldrh	r2, [r7, #22]
 80014dc:	4613      	mov	r3, r2
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	da00      	bge.n	80014e8 <pot_rotate_control+0x558>
 80014e6:	3303      	adds	r3, #3
 80014e8:	109b      	asrs	r3, r3, #2
 80014ea:	4299      	cmp	r1, r3
 80014ec:	db19      	blt.n	8001522 <pot_rotate_control+0x592>
 80014ee:	88fa      	ldrh	r2, [r7, #6]
 80014f0:	8afb      	ldrh	r3, [r7, #22]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d215      	bcs.n	8001522 <pot_rotate_control+0x592>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)(-1200)/need_count*count + 1200);
 80014f6:	8afb      	ldrh	r3, [r7, #22]
 80014f8:	f64f 3250 	movw	r2, #64336	; 0xfb50
 80014fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001500:	b29b      	uxth	r3, r3
 8001502:	461a      	mov	r2, r3
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	fb03 f302 	mul.w	r3, r3, r2
 800150a:	f503 6296 	add.w	r2, r3, #1200	; 0x4b0
 800150e:	4b15      	ldr	r3, [pc, #84]	; (8001564 <pot_rotate_control+0x5d4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001514:	2201      	movs	r2, #1
 8001516:	2120      	movs	r1, #32
 8001518:	4813      	ldr	r0, [pc, #76]	; (8001568 <pot_rotate_control+0x5d8>)
 800151a:	f002 f945 	bl	80037a8 <HAL_GPIO_WritePin>
		return 0;
 800151e:	2300      	movs	r3, #0
 8001520:	e00c      	b.n	800153c <pot_rotate_control+0x5ac>
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001522:	4b10      	ldr	r3, [pc, #64]	; (8001564 <pot_rotate_control+0x5d4>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2200      	movs	r2, #0
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800152a:	2201      	movs	r2, #1
 800152c:	2120      	movs	r1, #32
 800152e:	480e      	ldr	r0, [pc, #56]	; (8001568 <pot_rotate_control+0x5d8>)
 8001530:	f002 f93a 	bl	80037a8 <HAL_GPIO_WritePin>
		first=1;
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <pot_rotate_control+0x5dc>)
 8001536:	2201      	movs	r2, #1
 8001538:	601a      	str	r2, [r3, #0]
		return 1;
 800153a:	2301      	movs	r3, #1
	}
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001546:	bf00      	nop
 8001548:	00000000 	.word	0x00000000
 800154c:	40000000 	.word	0x40000000
 8001550:	3ff00000 	.word	0x3ff00000
 8001554:	40240000 	.word	0x40240000
 8001558:	cccccccd 	.word	0xcccccccd
 800155c:	3fd00000 	.word	0x3fd00000
 8001560:	20000094 	.word	0x20000094
 8001564:	200001c4 	.word	0x200001c4
 8001568:	40020400 	.word	0x40020400
 800156c:	20000000 	.word	0x20000000
 8001570:	00000000 	.word	0x00000000
 8001574:	40759000 	.word	0x40759000

08001578 <dual_arm_control>:

void dual_arm_control(float target_angle){
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	ed87 0a01 	vstr	s0, [r7, #4]
	static float sensor_angle;
	static int pid_value;

	/* right arm control */
	sensor_angle = read_arm_encoder_value(1);
 8001582:	2001      	movs	r0, #1
 8001584:	f000 f96a 	bl	800185c <read_arm_encoder_value>
 8001588:	eef0 7a40 	vmov.f32	s15, s0
 800158c:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <dual_arm_control+0xd0>)
 800158e:	edc3 7a00 	vstr	s15, [r3]
	pid_value = motor_pid(1, sensor_angle, target_angle, 0);
 8001592:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <dual_arm_control+0xd0>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	2100      	movs	r1, #0
 800159a:	edd7 0a01 	vldr	s1, [r7, #4]
 800159e:	eeb0 0a67 	vmov.f32	s0, s15
 80015a2:	2001      	movs	r0, #1
 80015a4:	f000 f85c 	bl	8001660 <motor_pid>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4a28      	ldr	r2, [pc, #160]	; (800164c <dual_arm_control+0xd4>)
 80015ac:	6013      	str	r3, [r2, #0]
	if (pid_value > 0){
 80015ae:	4b27      	ldr	r3, [pc, #156]	; (800164c <dual_arm_control+0xd4>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	dd05      	ble.n	80015c2 <dual_arm_control+0x4a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2140      	movs	r1, #64	; 0x40
 80015ba:	4825      	ldr	r0, [pc, #148]	; (8001650 <dual_arm_control+0xd8>)
 80015bc:	f002 f8f4 	bl	80037a8 <HAL_GPIO_WritePin>
 80015c0:	e004      	b.n	80015cc <dual_arm_control+0x54>
	}
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2140      	movs	r1, #64	; 0x40
 80015c6:	4822      	ldr	r0, [pc, #136]	; (8001650 <dual_arm_control+0xd8>)
 80015c8:	f002 f8ee 	bl	80037a8 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, abs(pid_value));
 80015cc:	4b1f      	ldr	r3, [pc, #124]	; (800164c <dual_arm_control+0xd4>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80015d4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80015d8:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <dual_arm_control+0xdc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	63da      	str	r2, [r3, #60]	; 0x3c

	/* left arm control */
	sensor_angle = read_arm_encoder_value(2);
 80015de:	2002      	movs	r0, #2
 80015e0:	f000 f93c 	bl	800185c <read_arm_encoder_value>
 80015e4:	eef0 7a40 	vmov.f32	s15, s0
 80015e8:	4b17      	ldr	r3, [pc, #92]	; (8001648 <dual_arm_control+0xd0>)
 80015ea:	edc3 7a00 	vstr	s15, [r3]
	pid_value = motor_pid(2, sensor_angle, target_angle, 0);
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <dual_arm_control+0xd0>)
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	2100      	movs	r1, #0
 80015f6:	edd7 0a01 	vldr	s1, [r7, #4]
 80015fa:	eeb0 0a67 	vmov.f32	s0, s15
 80015fe:	2002      	movs	r0, #2
 8001600:	f000 f82e 	bl	8001660 <motor_pid>
 8001604:	4603      	mov	r3, r0
 8001606:	4a11      	ldr	r2, [pc, #68]	; (800164c <dual_arm_control+0xd4>)
 8001608:	6013      	str	r3, [r2, #0]
	if (pid_value > 0){
 800160a:	4b10      	ldr	r3, [pc, #64]	; (800164c <dual_arm_control+0xd4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	dd06      	ble.n	8001620 <dual_arm_control+0xa8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001612:	2201      	movs	r2, #1
 8001614:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001618:	480f      	ldr	r0, [pc, #60]	; (8001658 <dual_arm_control+0xe0>)
 800161a:	f002 f8c5 	bl	80037a8 <HAL_GPIO_WritePin>
 800161e:	e005      	b.n	800162c <dual_arm_control+0xb4>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001626:	480c      	ldr	r0, [pc, #48]	; (8001658 <dual_arm_control+0xe0>)
 8001628:	f002 f8be 	bl	80037a8 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, abs(pid_value));
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <dual_arm_control+0xd4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001634:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <dual_arm_control+0xdc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000098 	.word	0x20000098
 800164c:	2000009c 	.word	0x2000009c
 8001650:	40020800 	.word	0x40020800
 8001654:	200001c4 	.word	0x200001c4
 8001658:	40020000 	.word	0x40020000
 800165c:	00000000 	.word	0x00000000

08001660 <motor_pid>:
/* n: 1 or 2()sensor_angle: target_angle: reset: 0 or 1integral0*/
int motor_pid(int n, float sensor_angle, float target_angle, int reset){
 8001660:	b5b0      	push	{r4, r5, r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	ed87 0a02 	vstr	s0, [r7, #8]
 800166c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
	static signed long diff[2][2];
	static float integral[2];
	float p, i, d;
	if (reset == 1){
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d106      	bne.n	8001686 <motor_pid+0x26>
		integral[n] = 0;
 8001678:	4a73      	ldr	r2, [pc, #460]	; (8001848 <motor_pid+0x1e8>)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
	}
	diff[n][0] = diff[n][1];
 8001686:	4a71      	ldr	r2, [pc, #452]	; (800184c <motor_pid+0x1ec>)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4413      	add	r3, r2
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	496e      	ldr	r1, [pc, #440]	; (800184c <motor_pid+0x1ec>)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	diff[n][1] = sensor_angle - target_angle;
 8001698:	ed97 7a02 	vldr	s14, [r7, #8]
 800169c:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a8:	ee17 1a90 	vmov	r1, s15
 80016ac:	4a67      	ldr	r2, [pc, #412]	; (800184c <motor_pid+0x1ec>)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	4413      	add	r3, r2
 80016b4:	6059      	str	r1, [r3, #4]
	integral[n] += (diff[n][0] + diff[n][1])/2.0 * DELTA_T;
 80016b6:	4a64      	ldr	r2, [pc, #400]	; (8001848 <motor_pid+0x1e8>)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe ff49 	bl	8000558 <__aeabi_f2d>
 80016c6:	4604      	mov	r4, r0
 80016c8:	460d      	mov	r5, r1
 80016ca:	4a60      	ldr	r2, [pc, #384]	; (800184c <motor_pid+0x1ec>)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80016d2:	495e      	ldr	r1, [pc, #376]	; (800184c <motor_pid+0x1ec>)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	440b      	add	r3, r1
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe ff28 	bl	8000534 <__aeabi_i2d>
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016ec:	f7ff f8b6 	bl	800085c <__aeabi_ddiv>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	a34d      	add	r3, pc, #308	; (adr r3, 8001830 <motor_pid+0x1d0>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	f7fe ff83 	bl	8000608 <__aeabi_dmul>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4620      	mov	r0, r4
 8001708:	4629      	mov	r1, r5
 800170a:	f7fe fdc7 	bl	800029c <__adddf3>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4610      	mov	r0, r2
 8001714:	4619      	mov	r1, r3
 8001716:	f7ff fa6f 	bl	8000bf8 <__aeabi_d2f>
 800171a:	4602      	mov	r2, r0
 800171c:	494a      	ldr	r1, [pc, #296]	; (8001848 <motor_pid+0x1e8>)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	440b      	add	r3, r1
 8001724:	601a      	str	r2, [r3, #0]
	p = P_GAIN * diff[n][1];
 8001726:	4a49      	ldr	r2, [pc, #292]	; (800184c <motor_pid+0x1ec>)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001740:	edc7 7a07 	vstr	s15, [r7, #28]
	i = I_GAIN * integral[n];
 8001744:	4a40      	ldr	r2, [pc, #256]	; (8001848 <motor_pid+0x1e8>)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe ff02 	bl	8000558 <__aeabi_f2d>
 8001754:	a338      	add	r3, pc, #224	; (adr r3, 8001838 <motor_pid+0x1d8>)
 8001756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175a:	f7fe ff55 	bl	8000608 <__aeabi_dmul>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4610      	mov	r0, r2
 8001764:	4619      	mov	r1, r3
 8001766:	f7ff fa47 	bl	8000bf8 <__aeabi_d2f>
 800176a:	4603      	mov	r3, r0
 800176c:	61bb      	str	r3, [r7, #24]
	d = D_GAIN * (diff[n][1] - diff[n][0]) / DELTA_T;
 800176e:	4a37      	ldr	r2, [pc, #220]	; (800184c <motor_pid+0x1ec>)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4413      	add	r3, r2
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	4934      	ldr	r1, [pc, #208]	; (800184c <motor_pid+0x1ec>)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fed6 	bl	8000534 <__aeabi_i2d>
 8001788:	a32d      	add	r3, pc, #180	; (adr r3, 8001840 <motor_pid+0x1e0>)
 800178a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178e:	f7fe ff3b 	bl	8000608 <__aeabi_dmul>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	4610      	mov	r0, r2
 8001798:	4619      	mov	r1, r3
 800179a:	a325      	add	r3, pc, #148	; (adr r3, 8001830 <motor_pid+0x1d0>)
 800179c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a0:	f7ff f85c 	bl	800085c <__aeabi_ddiv>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4610      	mov	r0, r2
 80017aa:	4619      	mov	r1, r3
 80017ac:	f7ff fa24 	bl	8000bf8 <__aeabi_d2f>
 80017b0:	4603      	mov	r3, r0
 80017b2:	617b      	str	r3, [r7, #20]
	if (p+i+d > 300){
 80017b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80017b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80017bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80017c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001850 <motor_pid+0x1f0>
 80017cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	dd02      	ble.n	80017dc <motor_pid+0x17c>
		return 300;
 80017d6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80017da:	e024      	b.n	8001826 <motor_pid+0x1c6>
	}
	else if (p+i+d < -300){
 80017dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80017e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017f0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001854 <motor_pid+0x1f4>
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	d501      	bpl.n	8001802 <motor_pid+0x1a2>
		return -300;
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <motor_pid+0x1f8>)
 8001800:	e011      	b.n	8001826 <motor_pid+0x1c6>
	}
	else{
		return (int)p+i+d;
 8001802:	edd7 7a07 	vldr	s15, [r7, #28]
 8001806:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800180a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800180e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001812:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001816:	edd7 7a05 	vldr	s15, [r7, #20]
 800181a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001822:	ee17 3a90 	vmov	r3, s15
	}
}
 8001826:	4618      	mov	r0, r3
 8001828:	3720      	adds	r7, #32
 800182a:	46bd      	mov	sp, r7
 800182c:	bdb0      	pop	{r4, r5, r7, pc}
 800182e:	bf00      	nop
 8001830:	47ae147b 	.word	0x47ae147b
 8001834:	3f847ae1 	.word	0x3f847ae1
 8001838:	9999999a 	.word	0x9999999a
 800183c:	3fb99999 	.word	0x3fb99999
 8001840:	d2f1a9fc 	.word	0xd2f1a9fc
 8001844:	3f50624d 	.word	0x3f50624d
 8001848:	200000a0 	.word	0x200000a0
 800184c:	200000a8 	.word	0x200000a8
 8001850:	43960000 	.word	0x43960000
 8001854:	c3960000 	.word	0xc3960000
 8001858:	fffffed4 	.word	0xfffffed4

0800185c <read_arm_encoder_value>:

float read_arm_encoder_value(int n){
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af04      	add	r7, sp, #16
 8001862:	6078      	str	r0, [r7, #4]
	static uint16_t RawAngle;
	static double DegAngle;
	static uint8_t Encoder_Buff[2];
	if (n==1){
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d10d      	bne.n	8001886 <read_arm_encoder_value+0x2a>
		HAL_I2C_Mem_Read(&hi2c1, AS5600_DEV_ADDRESS, AS5600_REG_RAW_ANGLE,
 800186a:	f241 3388 	movw	r3, #5000	; 0x1388
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	2302      	movs	r3, #2
 8001872:	9301      	str	r3, [sp, #4]
 8001874:	4b29      	ldr	r3, [pc, #164]	; (800191c <read_arm_encoder_value+0xc0>)
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	2301      	movs	r3, #1
 800187a:	220c      	movs	r2, #12
 800187c:	216c      	movs	r1, #108	; 0x6c
 800187e:	4828      	ldr	r0, [pc, #160]	; (8001920 <read_arm_encoder_value+0xc4>)
 8001880:	f002 f8f0 	bl	8003a64 <HAL_I2C_Mem_Read>
 8001884:	e00f      	b.n	80018a6 <read_arm_encoder_value+0x4a>
					I2C_MEMADD_SIZE_8BIT, (uint8_t*)Encoder_Buff, 2, 5000);
	}
	else if (n==2){
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b02      	cmp	r3, #2
 800188a:	d10c      	bne.n	80018a6 <read_arm_encoder_value+0x4a>
		HAL_I2C_Mem_Read(&hi2c3, AS5600_DEV_ADDRESS, AS5600_REG_RAW_ANGLE,
 800188c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001890:	9302      	str	r3, [sp, #8]
 8001892:	2302      	movs	r3, #2
 8001894:	9301      	str	r3, [sp, #4]
 8001896:	4b21      	ldr	r3, [pc, #132]	; (800191c <read_arm_encoder_value+0xc0>)
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	2301      	movs	r3, #1
 800189c:	220c      	movs	r2, #12
 800189e:	216c      	movs	r1, #108	; 0x6c
 80018a0:	4820      	ldr	r0, [pc, #128]	; (8001924 <read_arm_encoder_value+0xc8>)
 80018a2:	f002 f8df 	bl	8003a64 <HAL_I2C_Mem_Read>
					I2C_MEMADD_SIZE_8BIT, (uint8_t*)Encoder_Buff, 2, 5000);
	}
	RawAngle = (uint16_t) Encoder_Buff[0] << 8 | (uint16_t) Encoder_Buff[1];
 80018a6:	4b1d      	ldr	r3, [pc, #116]	; (800191c <read_arm_encoder_value+0xc0>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	b21a      	sxth	r2, r3
 80018ae:	4b1b      	ldr	r3, [pc, #108]	; (800191c <read_arm_encoder_value+0xc0>)
 80018b0:	785b      	ldrb	r3, [r3, #1]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <read_arm_encoder_value+0xcc>)
 80018bc:	801a      	strh	r2, [r3, #0]
	RawAngle &= 0x0FFF;
 80018be:	4b1a      	ldr	r3, [pc, #104]	; (8001928 <read_arm_encoder_value+0xcc>)
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b17      	ldr	r3, [pc, #92]	; (8001928 <read_arm_encoder_value+0xcc>)
 80018ca:	801a      	strh	r2, [r3, #0]
	DegAngle = RawAngle * 180 / AS5600_RESOLUTION_PPR - 180.0;
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <read_arm_encoder_value+0xcc>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	23b4      	movs	r3, #180	; 0xb4
 80018d4:	fb03 f302 	mul.w	r3, r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	da01      	bge.n	80018e0 <read_arm_encoder_value+0x84>
 80018dc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80018e0:	131b      	asrs	r3, r3, #12
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe26 	bl	8000534 <__aeabi_i2d>
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	4b0f      	ldr	r3, [pc, #60]	; (800192c <read_arm_encoder_value+0xd0>)
 80018ee:	f7fe fcd3 	bl	8000298 <__aeabi_dsub>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	490e      	ldr	r1, [pc, #56]	; (8001930 <read_arm_encoder_value+0xd4>)
 80018f8:	e9c1 2300 	strd	r2, r3, [r1]
	return DegAngle;
 80018fc:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <read_arm_encoder_value+0xd4>)
 80018fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	f7ff f977 	bl	8000bf8 <__aeabi_d2f>
 800190a:	4603      	mov	r3, r0
 800190c:	ee07 3a90 	vmov	s15, r3
}
 8001910:	eeb0 0a67 	vmov.f32	s0, s15
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200000b8 	.word	0x200000b8
 8001920:	20000170 	.word	0x20000170
 8001924:	200000d4 	.word	0x200000d4
 8001928:	200000ba 	.word	0x200000ba
 800192c:	40668000 	.word	0x40668000
 8001930:	200000c0 	.word	0x200000c0

08001934 <read_rotary_encoder_value>:

int16_t read_rotary_encoder_value(void){
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
	uint16_t enc_buff = TIM4->CNT;
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <read_rotary_encoder_value+0x30>)
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	80fb      	strh	r3, [r7, #6]
	TIM4->CNT = 0;
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <read_rotary_encoder_value+0x30>)
 8001942:	2200      	movs	r2, #0
 8001944:	625a      	str	r2, [r3, #36]	; 0x24
	if (enc_buff > 32767){
 8001946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800194a:	2b00      	cmp	r3, #0
 800194c:	da02      	bge.n	8001954 <read_rotary_encoder_value+0x20>
		return (int16_t)enc_buff;
 800194e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001952:	e001      	b.n	8001958 <read_rotary_encoder_value+0x24>
	}
	else{
		return (int16_t)enc_buff;
 8001954:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
	}
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	40000800 	.word	0x40000800

08001968 <distance_read>:

int distance_read(void){
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <distance_read+0x24>)
 800196e:	f001 f8fb 	bl	8002b68 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001972:	2164      	movs	r1, #100	; 0x64
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <distance_read+0x24>)
 8001976:	f001 f9de 	bl	8002d36 <HAL_ADC_PollForConversion>
	HAL_ADC_Stop(&hadc1);
 800197a:	4804      	ldr	r0, [pc, #16]	; (800198c <distance_read+0x24>)
 800197c:	f001 f9a8 	bl	8002cd0 <HAL_ADC_Stop>
	return HAL_ADC_GetValue(&hadc1);
 8001980:	4802      	ldr	r0, [pc, #8]	; (800198c <distance_read+0x24>)
 8001982:	f001 fa63 	bl	8002e4c <HAL_ADC_GetValue>
 8001986:	4603      	mov	r3, r0
}
 8001988:	4618      	mov	r0, r3
 800198a:	bd80      	pop	{r7, pc}
 800198c:	2000020c 	.word	0x2000020c

08001990 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	ed2d 8b02 	vpush	{d8}
 8001996:	f5ad 7d7e 	sub.w	sp, sp, #1016	; 0x3f8
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800199c:	f001 f80a 	bl	80029b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019a0:	f000 f946 	bl	8001c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019a4:	f000 fc22 	bl	80021ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019a8:	f000 fbf6 	bl	8002198 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80019ac:	f000 fba0 	bl	80020f0 <MX_TIM4_Init>
  MX_ADC1_Init();
 80019b0:	f000 f9aa 	bl	8001d08 <MX_ADC1_Init>
  MX_I2C1_Init();
 80019b4:	f000 f9fa 	bl	8001dac <MX_I2C1_Init>
  MX_I2C3_Init();
 80019b8:	f000 fa26 	bl	8001e08 <MX_I2C3_Init>
  MX_TIM1_Init();
 80019bc:	f000 fa52 	bl	8001e64 <MX_TIM1_Init>
  MX_TIM3_Init();
 80019c0:	f000 fb28 	bl	8002014 <MX_TIM3_Init>
  MX_TIM2_Init();
 80019c4:	f000 face 	bl	8001f64 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  int mode = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
  int pot_rotate_mode = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
  int waiting = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
  uint8_t usr_buf[1000];

  /* Start PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80019da:	210c      	movs	r1, #12
 80019dc:	488a      	ldr	r0, [pc, #552]	; (8001c08 <main+0x278>)
 80019de:	f003 f9af 	bl	8004d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80019e2:	2100      	movs	r1, #0
 80019e4:	4889      	ldr	r0, [pc, #548]	; (8001c0c <main+0x27c>)
 80019e6:	f003 f9ab 	bl	8004d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80019ea:	2104      	movs	r1, #4
 80019ec:	4887      	ldr	r0, [pc, #540]	; (8001c0c <main+0x27c>)
 80019ee:	f003 f9a7 	bl	8004d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80019f2:	2108      	movs	r1, #8
 80019f4:	4885      	ldr	r0, [pc, #532]	; (8001c0c <main+0x27c>)
 80019f6:	f003 f9a3 	bl	8004d40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80019fa:	2100      	movs	r1, #0
 80019fc:	4884      	ldr	r0, [pc, #528]	; (8001c10 <main+0x280>)
 80019fe:	f003 f99f 	bl	8004d40 <HAL_TIM_PWM_Start>

  /* Start Encoder */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001a02:	213c      	movs	r1, #60	; 0x3c
 8001a04:	4883      	ldr	r0, [pc, #524]	; (8001c14 <main+0x284>)
 8001a06:	f003 faf1 	bl	8004fec <HAL_TIM_Encoder_Start>
 8001a0a:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	f200 80d4 	bhi.w	8001bbc <main+0x22c>
 8001a14:	a201      	add	r2, pc, #4	; (adr r2, 8001a1c <main+0x8c>)
 8001a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1a:	bf00      	nop
 8001a1c:	08001a31 	.word	0x08001a31
 8001a20:	08001a51 	.word	0x08001a51
 8001a24:	08001a6f 	.word	0x08001a6f
 8001a28:	08001b05 	.word	0x08001b05
 8001a2c:	08001b95 	.word	0x08001b95
  while (1)
  {
	  switch(mode){
	  case 0:
		  /*0*/
		  dual_arm_control(0.0);
 8001a30:	ed9f 0a79 	vldr	s0, [pc, #484]	; 8001c18 <main+0x288>
 8001a34:	f7ff fda0 	bl	8001578 <dual_arm_control>
		  /**/
		  /*->mode=1*/
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)==1){
 8001a38:	2140      	movs	r1, #64	; 0x40
 8001a3a:	4878      	ldr	r0, [pc, #480]	; (8001c1c <main+0x28c>)
 8001a3c:	f001 fe9c 	bl	8003778 <HAL_GPIO_ReadPin>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	f040 80b1 	bne.w	8001baa <main+0x21a>
			  mode = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
		  }

		  break;
 8001a4e:	e0ac      	b.n	8001baa <main+0x21a>

	  case 1:
		  /*0*/
		  dual_arm_control(0.0);
 8001a50:	ed9f 0a71 	vldr	s0, [pc, #452]	; 8001c18 <main+0x288>
 8001a54:	f7ff fd90 	bl	8001578 <dual_arm_control>
		  /**/
		  if (distance_read() > 500){
 8001a58:	f7ff ff86 	bl	8001968 <distance_read>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a62:	f340 80a4 	ble.w	8001bae <main+0x21e>
			  mode = 2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
		  }
		  /*->mode=2*/

		  break;
 8001a6c:	e09f      	b.n	8001bae <main+0x21e>

	  case 2:
		  /*,*/

		  /* right arm control */
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0){
 8001a6e:	2110      	movs	r1, #16
 8001a70:	486a      	ldr	r0, [pc, #424]	; (8001c1c <main+0x28c>)
 8001a72:	f001 fe81 	bl	8003778 <HAL_GPIO_ReadPin>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d109      	bne.n	8001a90 <main+0x100>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	2140      	movs	r1, #64	; 0x40
 8001a80:	4867      	ldr	r0, [pc, #412]	; (8001c20 <main+0x290>)
 8001a82:	f001 fe91 	bl	80037a8 <HAL_GPIO_WritePin>
			  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 200);
 8001a86:	4b61      	ldr	r3, [pc, #388]	; (8001c0c <main+0x27c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	22c8      	movs	r2, #200	; 0xc8
 8001a8c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a8e:	e00a      	b.n	8001aa6 <main+0x116>
		  }
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==1){
 8001a90:	2110      	movs	r1, #16
 8001a92:	4862      	ldr	r0, [pc, #392]	; (8001c1c <main+0x28c>)
 8001a94:	f001 fe70 	bl	8003778 <HAL_GPIO_ReadPin>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d103      	bne.n	8001aa6 <main+0x116>
			  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8001a9e:	4b5b      	ldr	r3, [pc, #364]	; (8001c0c <main+0x27c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	63da      	str	r2, [r3, #60]	; 0x3c
		  }

		  /* left arm control */
		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)==0){
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	485e      	ldr	r0, [pc, #376]	; (8001c24 <main+0x294>)
 8001aaa:	f001 fe65 	bl	8003778 <HAL_GPIO_ReadPin>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d10a      	bne.n	8001aca <main+0x13a>
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aba:	4858      	ldr	r0, [pc, #352]	; (8001c1c <main+0x28c>)
 8001abc:	f001 fe74 	bl	80037a8 <HAL_GPIO_WritePin>
			  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 200);
 8001ac0:	4b52      	ldr	r3, [pc, #328]	; (8001c0c <main+0x27c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	22c8      	movs	r2, #200	; 0xc8
 8001ac6:	639a      	str	r2, [r3, #56]	; 0x38
 8001ac8:	e00a      	b.n	8001ae0 <main+0x150>
		  }
		  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)==1){
 8001aca:	2101      	movs	r1, #1
 8001acc:	4855      	ldr	r0, [pc, #340]	; (8001c24 <main+0x294>)
 8001ace:	f001 fe53 	bl	8003778 <HAL_GPIO_ReadPin>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d103      	bne.n	8001ae0 <main+0x150>
			  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001ad8:	4b4c      	ldr	r3, [pc, #304]	; (8001c0c <main+0x27c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2200      	movs	r2, #0
 8001ade:	639a      	str	r2, [r3, #56]	; 0x38
		  }

		  /*->,mode=3*/
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)==0 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)==1){
 8001ae0:	2110      	movs	r1, #16
 8001ae2:	484e      	ldr	r0, [pc, #312]	; (8001c1c <main+0x28c>)
 8001ae4:	f001 fe48 	bl	8003778 <HAL_GPIO_ReadPin>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d161      	bne.n	8001bb2 <main+0x222>
 8001aee:	2101      	movs	r1, #1
 8001af0:	484c      	ldr	r0, [pc, #304]	; (8001c24 <main+0x294>)
 8001af2:	f001 fe41 	bl	8003778 <HAL_GPIO_ReadPin>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d15a      	bne.n	8001bb2 <main+0x222>
			  mode = 3;
 8001afc:	2303      	movs	r3, #3
 8001afe:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
		  }

		  break;
 8001b02:	e056      	b.n	8001bb2 <main+0x222>

	  case 3:
		  /**/
		  /**/
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1 && pot_rotate_mode == 0){
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	4845      	ldr	r0, [pc, #276]	; (8001c1c <main+0x28c>)
 8001b08:	f001 fe36 	bl	8003778 <HAL_GPIO_ReadPin>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d106      	bne.n	8001b20 <main+0x190>
 8001b12:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <main+0x190>
			  pot_rotate_mode = 1;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
		  }
		  /*90)*/
		  if (waiting == 0){
 8001b20:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d125      	bne.n	8001b74 <main+0x1e4>
			  if (pot_rotate_mode > 0 && pot_rotate_mode <= 4){
 8001b28:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	dd16      	ble.n	8001b5e <main+0x1ce>
 8001b30:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	dc12      	bgt.n	8001b5e <main+0x1ce>
				  if(pot_rotate_control((uint16_t)read_rotary_encoder_value())==1){
 8001b38:	f7ff fefc 	bl	8001934 <read_rotary_encoder_value>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fa25 	bl	8000f90 <pot_rotate_control>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d122      	bne.n	8001b92 <main+0x202>
					  pot_rotate_mode++;
 8001b4c:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8001b50:	3301      	adds	r3, #1
 8001b52:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
					  /*GPIO*/
					  waiting = 1;
 8001b56:	2301      	movs	r3, #1
 8001b58:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
				  if(pot_rotate_control((uint16_t)read_rotary_encoder_value())==1){
 8001b5c:	e019      	b.n	8001b92 <main+0x202>
				  }
			  }
			  else if (pot_rotate_mode == 5){
 8001b5e:	f8d7 33f0 	ldr.w	r3, [r7, #1008]	; 0x3f0
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d127      	bne.n	8001bb6 <main+0x226>
				  pot_rotate_mode = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
				  mode = 4;
 8001b6c:	2304      	movs	r3, #4
 8001b6e:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
		  else if(waiting == 1){
			  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1){
				  waiting = 0;
			  }
		  }
		  break;
 8001b72:	e020      	b.n	8001bb6 <main+0x226>
		  else if(waiting == 1){
 8001b74:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d11c      	bne.n	8001bb6 <main+0x226>
			  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1){
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	4827      	ldr	r0, [pc, #156]	; (8001c1c <main+0x28c>)
 8001b80:	f001 fdfa 	bl	8003778 <HAL_GPIO_ReadPin>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d115      	bne.n	8001bb6 <main+0x226>
				  waiting = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
		  break;
 8001b90:	e011      	b.n	8001bb6 <main+0x226>
 8001b92:	e010      	b.n	8001bb6 <main+0x226>

	  case 4:
		  /*->mode=0*/
		  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1){
 8001b94:	2140      	movs	r1, #64	; 0x40
 8001b96:	4821      	ldr	r0, [pc, #132]	; (8001c1c <main+0x28c>)
 8001b98:	f001 fdee 	bl	8003778 <HAL_GPIO_ReadPin>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10b      	bne.n	8001bba <main+0x22a>
			  mode = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
		  }
		  break;
 8001ba8:	e007      	b.n	8001bba <main+0x22a>
		  break;
 8001baa:	bf00      	nop
 8001bac:	e006      	b.n	8001bbc <main+0x22c>
		  break;
 8001bae:	bf00      	nop
 8001bb0:	e004      	b.n	8001bbc <main+0x22c>
		  break;
 8001bb2:	bf00      	nop
 8001bb4:	e002      	b.n	8001bbc <main+0x22c>
		  break;
 8001bb6:	bf00      	nop
 8001bb8:	e000      	b.n	8001bbc <main+0x22c>
		  break;
 8001bba:	bf00      	nop
	  }
	  HAL_Delay(DELTA_T * 1000);
 8001bbc:	200a      	movs	r0, #10
 8001bbe:	f000 ff6b 	bl	8002a98 <HAL_Delay>
	  sprintf(usr_buf, "Encoder: %d, %d\n\r", (int)read_arm_encoder_value(1), (int)read_arm_encoder_value(2));
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f7ff fe4a 	bl	800185c <read_arm_encoder_value>
 8001bc8:	eef0 7a40 	vmov.f32	s15, s0
 8001bcc:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 8001bd0:	2002      	movs	r0, #2
 8001bd2:	f7ff fe43 	bl	800185c <read_arm_encoder_value>
 8001bd6:	eef0 7a40 	vmov.f32	s15, s0
 8001bda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bde:	1d38      	adds	r0, r7, #4
 8001be0:	ee17 3a90 	vmov	r3, s15
 8001be4:	ee18 2a10 	vmov	r2, s16
 8001be8:	490f      	ldr	r1, [pc, #60]	; (8001c28 <main+0x298>)
 8001bea:	f004 f989 	bl	8005f00 <siprintf>
	  HAL_UART_Transmit(&huart2, usr_buf, strlen(usr_buf), 100);
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe faf5 	bl	80001e0 <strlen>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	1d39      	adds	r1, r7, #4
 8001bfc:	2364      	movs	r3, #100	; 0x64
 8001bfe:	480b      	ldr	r0, [pc, #44]	; (8001c2c <main+0x29c>)
 8001c00:	f003 fe83 	bl	800590a <HAL_UART_Transmit>
  {
 8001c04:	e701      	b.n	8001a0a <main+0x7a>
 8001c06:	bf00      	nop
 8001c08:	20000254 	.word	0x20000254
 8001c0c:	200001c4 	.word	0x200001c4
 8001c10:	2000029c 	.word	0x2000029c
 8001c14:	20000128 	.word	0x20000128
 8001c18:	00000000 	.word	0x00000000
 8001c1c:	40020000 	.word	0x40020000
 8001c20:	40020800 	.word	0x40020800
 8001c24:	40020400 	.word	0x40020400
 8001c28:	08008740 	.word	0x08008740
 8001c2c:	200002e4 	.word	0x200002e4

08001c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b094      	sub	sp, #80	; 0x50
 8001c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	2230      	movs	r2, #48	; 0x30
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f004 f956 	bl	8005ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	4b29      	ldr	r3, [pc, #164]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	4a28      	ldr	r2, [pc, #160]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c62:	6413      	str	r3, [r2, #64]	; 0x40
 8001c64:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <SystemClock_Config+0xd4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c7c:	4a21      	ldr	r2, [pc, #132]	; (8001d04 <SystemClock_Config+0xd4>)
 8001c7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4b1f      	ldr	r3, [pc, #124]	; (8001d04 <SystemClock_Config+0xd4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c90:	2302      	movs	r3, #2
 8001c92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c94:	2301      	movs	r3, #1
 8001c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c98:	2310      	movs	r3, #16
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001ca4:	2310      	movs	r3, #16
 8001ca6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ca8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001cac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb6:	f107 0320 	add.w	r3, r7, #32
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f002 fb7c 	bl	80043b8 <HAL_RCC_OscConfig>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001cc6:	f000 fb43 	bl	8002350 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cca:	230f      	movs	r3, #15
 8001ccc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ce0:	f107 030c 	add.w	r3, r7, #12
 8001ce4:	2102      	movs	r1, #2
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f002 fdde 	bl	80048a8 <HAL_RCC_ClockConfig>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001cf2:	f000 fb2d 	bl	8002350 <Error_Handler>
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3750      	adds	r7, #80	; 0x50
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40007000 	.word	0x40007000

08001d08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d0e:	463b      	mov	r3, r7
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d1a:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d1c:	4a21      	ldr	r2, [pc, #132]	; (8001da4 <MX_ADC1_Init+0x9c>)
 8001d1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d20:	4b1f      	ldr	r3, [pc, #124]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d28:	4b1d      	ldr	r3, [pc, #116]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001d2e:	4b1c      	ldr	r3, [pc, #112]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d34:	4b1a      	ldr	r3, [pc, #104]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d42:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d48:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d4a:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <MX_ADC1_Init+0xa0>)
 8001d4c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d4e:	4b14      	ldr	r3, [pc, #80]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001d54:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d68:	480d      	ldr	r0, [pc, #52]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d6a:	f000 feb9 	bl	8002ae0 <HAL_ADC_Init>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d74:	f000 faec 	bl	8002350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d80:	2300      	movs	r3, #0
 8001d82:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d84:	463b      	mov	r3, r7
 8001d86:	4619      	mov	r1, r3
 8001d88:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_ADC1_Init+0x98>)
 8001d8a:	f001 f86d 	bl	8002e68 <HAL_ADC_ConfigChannel>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d94:	f000 fadc 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d98:	bf00      	nop
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	2000020c 	.word	0x2000020c
 8001da4:	40012000 	.word	0x40012000
 8001da8:	0f000001 	.word	0x0f000001

08001dac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001db0:	4b12      	ldr	r3, [pc, #72]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001db2:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <MX_I2C1_Init+0x54>)
 8001db4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001db8:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <MX_I2C1_Init+0x58>)
 8001dba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dd6:	4b09      	ldr	r3, [pc, #36]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ddc:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001de8:	4804      	ldr	r0, [pc, #16]	; (8001dfc <MX_I2C1_Init+0x50>)
 8001dea:	f001 fcf7 	bl	80037dc <HAL_I2C_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001df4:	f000 faac 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20000170 	.word	0x20000170
 8001e00:	40005400 	.word	0x40005400
 8001e04:	000186a0 	.word	0x000186a0

08001e08 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e0e:	4a13      	ldr	r2, [pc, #76]	; (8001e5c <MX_I2C3_Init+0x54>)
 8001e10:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e14:	4a12      	ldr	r2, [pc, #72]	; (8001e60 <MX_I2C3_Init+0x58>)
 8001e16:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e18:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e2a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e2c:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001e44:	4804      	ldr	r0, [pc, #16]	; (8001e58 <MX_I2C3_Init+0x50>)
 8001e46:	f001 fcc9 	bl	80037dc <HAL_I2C_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001e50:	f000 fa7e 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	200000d4 	.word	0x200000d4
 8001e5c:	40005c00 	.word	0x40005c00
 8001e60:	000186a0 	.word	0x000186a0

08001e64 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b092      	sub	sp, #72	; 0x48
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	615a      	str	r2, [r3, #20]
 8001e86:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 f82e 	bl	8005ef0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e94:	4b31      	ldr	r3, [pc, #196]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001e96:	4a32      	ldr	r2, [pc, #200]	; (8001f60 <MX_TIM1_Init+0xfc>)
 8001e98:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001e9a:	4b30      	ldr	r3, [pc, #192]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001e9c:	2253      	movs	r2, #83	; 0x53
 8001e9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea0:	4b2e      	ldr	r3, [pc, #184]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8001ea6:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001ea8:	2231      	movs	r2, #49	; 0x31
 8001eaa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eac:	4b2b      	ldr	r3, [pc, #172]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eb2:	4b2a      	ldr	r3, [pc, #168]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb8:	4b28      	ldr	r3, [pc, #160]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ebe:	4827      	ldr	r0, [pc, #156]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001ec0:	f002 feee 	bl	8004ca0 <HAL_TIM_PWM_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001eca:	f000 fa41 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ed6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001eda:	4619      	mov	r1, r3
 8001edc:	481f      	ldr	r0, [pc, #124]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001ede:	f003 fc07 	bl	80056f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001ee8:	f000 fa32 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eec:	2360      	movs	r3, #96	; 0x60
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001efc:	2300      	movs	r3, #0
 8001efe:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f00:	2300      	movs	r3, #0
 8001f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f08:	220c      	movs	r2, #12
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4813      	ldr	r0, [pc, #76]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001f0e:	f003 f8fb 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8001f18:	f000 fa1a 	bl	8002350 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f34:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4807      	ldr	r0, [pc, #28]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001f40:	f003 fc44 	bl	80057cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 8001f4a:	f000 fa01 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f4e:	4803      	ldr	r0, [pc, #12]	; (8001f5c <MX_TIM1_Init+0xf8>)
 8001f50:	f000 fba4 	bl	800269c <HAL_TIM_MspPostInit>

}
 8001f54:	bf00      	nop
 8001f56:	3748      	adds	r7, #72	; 0x48
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000254 	.word	0x20000254
 8001f60:	40010000 	.word	0x40010000

08001f64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	; 0x28
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6a:	f107 0320 	add.w	r3, r7, #32
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]
 8001f82:	615a      	str	r2, [r3, #20]
 8001f84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f86:	4b22      	ldr	r3, [pc, #136]	; (8002010 <MX_TIM2_Init+0xac>)
 8001f88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001f8e:	4b20      	ldr	r3, [pc, #128]	; (8002010 <MX_TIM2_Init+0xac>)
 8001f90:	2253      	movs	r2, #83	; 0x53
 8001f92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f94:	4b1e      	ldr	r3, [pc, #120]	; (8002010 <MX_TIM2_Init+0xac>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <MX_TIM2_Init+0xac>)
 8001f9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <MX_TIM2_Init+0xac>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa8:	4b19      	ldr	r3, [pc, #100]	; (8002010 <MX_TIM2_Init+0xac>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fae:	4818      	ldr	r0, [pc, #96]	; (8002010 <MX_TIM2_Init+0xac>)
 8001fb0:	f002 fe76 	bl	8004ca0 <HAL_TIM_PWM_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001fba:	f000 f9c9 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fc6:	f107 0320 	add.w	r3, r7, #32
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4810      	ldr	r0, [pc, #64]	; (8002010 <MX_TIM2_Init+0xac>)
 8001fce:	f003 fb8f 	bl	80056f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001fd8:	f000 f9ba 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fdc:	2360      	movs	r3, #96	; 0x60
 8001fde:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fec:	1d3b      	adds	r3, r7, #4
 8001fee:	2200      	movs	r2, #0
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4807      	ldr	r0, [pc, #28]	; (8002010 <MX_TIM2_Init+0xac>)
 8001ff4:	f003 f888 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001ffe:	f000 f9a7 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002002:	4803      	ldr	r0, [pc, #12]	; (8002010 <MX_TIM2_Init+0xac>)
 8002004:	f000 fb4a 	bl	800269c <HAL_TIM_MspPostInit>

}
 8002008:	bf00      	nop
 800200a:	3728      	adds	r7, #40	; 0x28
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	2000029c 	.word	0x2000029c

08002014 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	; 0x28
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201a:	f107 0320 	add.w	r3, r7, #32
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
 8002030:	611a      	str	r2, [r3, #16]
 8002032:	615a      	str	r2, [r3, #20]
 8002034:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002036:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <MX_TIM3_Init+0xd4>)
 8002038:	4a2c      	ldr	r2, [pc, #176]	; (80020ec <MX_TIM3_Init+0xd8>)
 800203a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800203c:	4b2a      	ldr	r3, [pc, #168]	; (80020e8 <MX_TIM3_Init+0xd4>)
 800203e:	2253      	movs	r2, #83	; 0x53
 8002040:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002042:	4b29      	ldr	r3, [pc, #164]	; (80020e8 <MX_TIM3_Init+0xd4>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <MX_TIM3_Init+0xd4>)
 800204a:	2231      	movs	r2, #49	; 0x31
 800204c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204e:	4b26      	ldr	r3, [pc, #152]	; (80020e8 <MX_TIM3_Init+0xd4>)
 8002050:	2200      	movs	r2, #0
 8002052:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002054:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <MX_TIM3_Init+0xd4>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800205a:	4823      	ldr	r0, [pc, #140]	; (80020e8 <MX_TIM3_Init+0xd4>)
 800205c:	f002 fe20 	bl	8004ca0 <HAL_TIM_PWM_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002066:	f000 f973 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002072:	f107 0320 	add.w	r3, r7, #32
 8002076:	4619      	mov	r1, r3
 8002078:	481b      	ldr	r0, [pc, #108]	; (80020e8 <MX_TIM3_Init+0xd4>)
 800207a:	f003 fb39 	bl	80056f0 <HAL_TIMEx_MasterConfigSynchronization>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8002084:	f000 f964 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002088:	2360      	movs	r3, #96	; 0x60
 800208a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002098:	1d3b      	adds	r3, r7, #4
 800209a:	2200      	movs	r2, #0
 800209c:	4619      	mov	r1, r3
 800209e:	4812      	ldr	r0, [pc, #72]	; (80020e8 <MX_TIM3_Init+0xd4>)
 80020a0:	f003 f832 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80020aa:	f000 f951 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2204      	movs	r2, #4
 80020b2:	4619      	mov	r1, r3
 80020b4:	480c      	ldr	r0, [pc, #48]	; (80020e8 <MX_TIM3_Init+0xd4>)
 80020b6:	f003 f827 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80020c0:	f000 f946 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	2208      	movs	r2, #8
 80020c8:	4619      	mov	r1, r3
 80020ca:	4807      	ldr	r0, [pc, #28]	; (80020e8 <MX_TIM3_Init+0xd4>)
 80020cc:	f003 f81c 	bl	8005108 <HAL_TIM_PWM_ConfigChannel>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 80020d6:	f000 f93b 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80020da:	4803      	ldr	r0, [pc, #12]	; (80020e8 <MX_TIM3_Init+0xd4>)
 80020dc:	f000 fade 	bl	800269c <HAL_TIM_MspPostInit>

}
 80020e0:	bf00      	nop
 80020e2:	3728      	adds	r7, #40	; 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200001c4 	.word	0x200001c4
 80020ec:	40000400 	.word	0x40000400

080020f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020f6:	f107 030c 	add.w	r3, r7, #12
 80020fa:	2224      	movs	r2, #36	; 0x24
 80020fc:	2100      	movs	r1, #0
 80020fe:	4618      	mov	r0, r3
 8002100:	f003 fef6 	bl	8005ef0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800210c:	4b20      	ldr	r3, [pc, #128]	; (8002190 <MX_TIM4_Init+0xa0>)
 800210e:	4a21      	ldr	r2, [pc, #132]	; (8002194 <MX_TIM4_Init+0xa4>)
 8002110:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002112:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <MX_TIM4_Init+0xa0>)
 8002114:	2200      	movs	r2, #0
 8002116:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002118:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <MX_TIM4_Init+0xa0>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800211e:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <MX_TIM4_Init+0xa0>)
 8002120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002124:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002126:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <MX_TIM4_Init+0xa0>)
 8002128:	2200      	movs	r2, #0
 800212a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212c:	4b18      	ldr	r3, [pc, #96]	; (8002190 <MX_TIM4_Init+0xa0>)
 800212e:	2200      	movs	r2, #0
 8002130:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002132:	2303      	movs	r3, #3
 8002134:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800213a:	2301      	movs	r3, #1
 800213c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800214a:	2301      	movs	r3, #1
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800214e:	2300      	movs	r3, #0
 8002150:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002156:	f107 030c 	add.w	r3, r7, #12
 800215a:	4619      	mov	r1, r3
 800215c:	480c      	ldr	r0, [pc, #48]	; (8002190 <MX_TIM4_Init+0xa0>)
 800215e:	f002 fe9f 	bl	8004ea0 <HAL_TIM_Encoder_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002168:	f000 f8f2 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800216c:	2300      	movs	r3, #0
 800216e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002174:	1d3b      	adds	r3, r7, #4
 8002176:	4619      	mov	r1, r3
 8002178:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_TIM4_Init+0xa0>)
 800217a:	f003 fab9 	bl	80056f0 <HAL_TIMEx_MasterConfigSynchronization>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002184:	f000 f8e4 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	3730      	adds	r7, #48	; 0x30
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000128 	.word	0x20000128
 8002194:	40000800 	.word	0x40000800

08002198 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 800219e:	4a12      	ldr	r2, [pc, #72]	; (80021e8 <MX_USART2_UART_Init+0x50>)
 80021a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021aa:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021b0:	4b0c      	ldr	r3, [pc, #48]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021b6:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021bc:	4b09      	ldr	r3, [pc, #36]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021be:	220c      	movs	r2, #12
 80021c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021c8:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021ce:	4805      	ldr	r0, [pc, #20]	; (80021e4 <MX_USART2_UART_Init+0x4c>)
 80021d0:	f003 fb4e 	bl	8005870 <HAL_UART_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021da:	f000 f8b9 	bl	8002350 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200002e4 	.word	0x200002e4
 80021e8:	40004400 	.word	0x40004400

080021ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08a      	sub	sp, #40	; 0x28
 80021f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
 8002200:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	4b4e      	ldr	r3, [pc, #312]	; (8002340 <MX_GPIO_Init+0x154>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	4a4d      	ldr	r2, [pc, #308]	; (8002340 <MX_GPIO_Init+0x154>)
 800220c:	f043 0304 	orr.w	r3, r3, #4
 8002210:	6313      	str	r3, [r2, #48]	; 0x30
 8002212:	4b4b      	ldr	r3, [pc, #300]	; (8002340 <MX_GPIO_Init+0x154>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	4b47      	ldr	r3, [pc, #284]	; (8002340 <MX_GPIO_Init+0x154>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	4a46      	ldr	r2, [pc, #280]	; (8002340 <MX_GPIO_Init+0x154>)
 8002228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800222c:	6313      	str	r3, [r2, #48]	; 0x30
 800222e:	4b44      	ldr	r3, [pc, #272]	; (8002340 <MX_GPIO_Init+0x154>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	4b40      	ldr	r3, [pc, #256]	; (8002340 <MX_GPIO_Init+0x154>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	4a3f      	ldr	r2, [pc, #252]	; (8002340 <MX_GPIO_Init+0x154>)
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	6313      	str	r3, [r2, #48]	; 0x30
 800224a:	4b3d      	ldr	r3, [pc, #244]	; (8002340 <MX_GPIO_Init+0x154>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	60bb      	str	r3, [r7, #8]
 8002254:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	4b39      	ldr	r3, [pc, #228]	; (8002340 <MX_GPIO_Init+0x154>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	4a38      	ldr	r2, [pc, #224]	; (8002340 <MX_GPIO_Init+0x154>)
 8002260:	f043 0302 	orr.w	r3, r3, #2
 8002264:	6313      	str	r3, [r2, #48]	; 0x30
 8002266:	4b36      	ldr	r3, [pc, #216]	; (8002340 <MX_GPIO_Init+0x154>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	607b      	str	r3, [r7, #4]
 8002270:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8002272:	2200      	movs	r2, #0
 8002274:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002278:	4832      	ldr	r0, [pc, #200]	; (8002344 <MX_GPIO_Init+0x158>)
 800227a:	f001 fa95 	bl	80037a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_5, GPIO_PIN_RESET);
 800227e:	2200      	movs	r2, #0
 8002280:	f242 0120 	movw	r1, #8224	; 0x2020
 8002284:	4830      	ldr	r0, [pc, #192]	; (8002348 <MX_GPIO_Init+0x15c>)
 8002286:	f001 fa8f 	bl	80037a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800228a:	2200      	movs	r2, #0
 800228c:	2140      	movs	r1, #64	; 0x40
 800228e:	482f      	ldr	r0, [pc, #188]	; (800234c <MX_GPIO_Init+0x160>)
 8002290:	f001 fa8a 	bl	80037a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800229a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800229e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	4619      	mov	r1, r3
 80022aa:	4828      	ldr	r0, [pc, #160]	; (800234c <MX_GPIO_Init+0x160>)
 80022ac:	f001 f8e0 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80022b0:	23d0      	movs	r3, #208	; 0xd0
 80022b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	4619      	mov	r1, r3
 80022c2:	4820      	ldr	r0, [pc, #128]	; (8002344 <MX_GPIO_Init+0x158>)
 80022c4:	f001 f8d4 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 80022c8:	f44f 7308 	mov.w	r3, #544	; 0x220
 80022cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ce:	2301      	movs	r3, #1
 80022d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	f107 0314 	add.w	r3, r7, #20
 80022de:	4619      	mov	r1, r3
 80022e0:	4818      	ldr	r0, [pc, #96]	; (8002344 <MX_GPIO_Init+0x158>)
 80022e2:	f001 f8c5 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022e6:	2301      	movs	r3, #1
 80022e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	4619      	mov	r1, r3
 80022f8:	4813      	ldr	r0, [pc, #76]	; (8002348 <MX_GPIO_Init+0x15c>)
 80022fa:	f001 f8b9 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_5;
 80022fe:	f242 0320 	movw	r3, #8224	; 0x2020
 8002302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002304:	2301      	movs	r3, #1
 8002306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002310:	f107 0314 	add.w	r3, r7, #20
 8002314:	4619      	mov	r1, r3
 8002316:	480c      	ldr	r0, [pc, #48]	; (8002348 <MX_GPIO_Init+0x15c>)
 8002318:	f001 f8aa 	bl	8003470 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800231c:	2340      	movs	r3, #64	; 0x40
 800231e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002320:	2301      	movs	r3, #1
 8002322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002328:	2300      	movs	r3, #0
 800232a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800232c:	f107 0314 	add.w	r3, r7, #20
 8002330:	4619      	mov	r1, r3
 8002332:	4806      	ldr	r0, [pc, #24]	; (800234c <MX_GPIO_Init+0x160>)
 8002334:	f001 f89c 	bl	8003470 <HAL_GPIO_Init>

}
 8002338:	bf00      	nop
 800233a:	3728      	adds	r7, #40	; 0x28
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40023800 	.word	0x40023800
 8002344:	40020000 	.word	0x40020000
 8002348:	40020400 	.word	0x40020400
 800234c:	40020800 	.word	0x40020800

08002350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002354:	b672      	cpsid	i
}
 8002356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002358:	e7fe      	b.n	8002358 <Error_Handler+0x8>
	...

0800235c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	607b      	str	r3, [r7, #4]
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <HAL_MspInit+0x4c>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	4a0f      	ldr	r2, [pc, #60]	; (80023a8 <HAL_MspInit+0x4c>)
 800236c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002370:	6453      	str	r3, [r2, #68]	; 0x44
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_MspInit+0x4c>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	603b      	str	r3, [r7, #0]
 8002382:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <HAL_MspInit+0x4c>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	4a08      	ldr	r2, [pc, #32]	; (80023a8 <HAL_MspInit+0x4c>)
 8002388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800238c:	6413      	str	r3, [r2, #64]	; 0x40
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <HAL_MspInit+0x4c>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800239a:	2007      	movs	r0, #7
 800239c:	f001 f834 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40023800 	.word	0x40023800

080023ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a17      	ldr	r2, [pc, #92]	; (8002428 <HAL_ADC_MspInit+0x7c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d127      	bne.n	800241e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	4b16      	ldr	r3, [pc, #88]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	4a15      	ldr	r2, [pc, #84]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023dc:	6453      	str	r3, [r2, #68]	; 0x44
 80023de:	4b13      	ldr	r3, [pc, #76]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b0f      	ldr	r3, [pc, #60]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a0e      	ldr	r2, [pc, #56]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <HAL_ADC_MspInit+0x80>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002406:	2301      	movs	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800240a:	2303      	movs	r3, #3
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4619      	mov	r1, r3
 8002418:	4805      	ldr	r0, [pc, #20]	; (8002430 <HAL_ADC_MspInit+0x84>)
 800241a:	f001 f829 	bl	8003470 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800241e:	bf00      	nop
 8002420:	3728      	adds	r7, #40	; 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40012000 	.word	0x40012000
 800242c:	40023800 	.word	0x40023800
 8002430:	40020000 	.word	0x40020000

08002434 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08c      	sub	sp, #48	; 0x30
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 031c 	add.w	r3, r7, #28
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a42      	ldr	r2, [pc, #264]	; (800255c <HAL_I2C_MspInit+0x128>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d12d      	bne.n	80024b2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	61bb      	str	r3, [r7, #24]
 800245a:	4b41      	ldr	r3, [pc, #260]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	4a40      	ldr	r2, [pc, #256]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 8002460:	f043 0302 	orr.w	r3, r3, #2
 8002464:	6313      	str	r3, [r2, #48]	; 0x30
 8002466:	4b3e      	ldr	r3, [pc, #248]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	61bb      	str	r3, [r7, #24]
 8002470:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002472:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002478:	2312      	movs	r3, #18
 800247a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002480:	2303      	movs	r3, #3
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002484:	2304      	movs	r3, #4
 8002486:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002488:	f107 031c 	add.w	r3, r7, #28
 800248c:	4619      	mov	r1, r3
 800248e:	4835      	ldr	r0, [pc, #212]	; (8002564 <HAL_I2C_MspInit+0x130>)
 8002490:	f000 ffee 	bl	8003470 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002494:	2300      	movs	r3, #0
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	4b31      	ldr	r3, [pc, #196]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 800249a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249c:	4a30      	ldr	r2, [pc, #192]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 800249e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024a2:	6413      	str	r3, [r2, #64]	; 0x40
 80024a4:	4b2e      	ldr	r3, [pc, #184]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80024b0:	e050      	b.n	8002554 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a2c      	ldr	r2, [pc, #176]	; (8002568 <HAL_I2C_MspInit+0x134>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d14b      	bne.n	8002554 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	4b27      	ldr	r3, [pc, #156]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c4:	4a26      	ldr	r2, [pc, #152]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024c6:	f043 0304 	orr.w	r3, r3, #4
 80024ca:	6313      	str	r3, [r2, #48]	; 0x30
 80024cc:	4b24      	ldr	r3, [pc, #144]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	4b20      	ldr	r3, [pc, #128]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e0:	4a1f      	ldr	r2, [pc, #124]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6313      	str	r3, [r2, #48]	; 0x30
 80024e8:	4b1d      	ldr	r3, [pc, #116]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024fa:	2312      	movs	r3, #18
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002502:	2303      	movs	r3, #3
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002506:	2304      	movs	r3, #4
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	4816      	ldr	r0, [pc, #88]	; (800256c <HAL_I2C_MspInit+0x138>)
 8002512:	f000 ffad 	bl	8003470 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002516:	f44f 7380 	mov.w	r3, #256	; 0x100
 800251a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800251c:	2312      	movs	r3, #18
 800251e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002524:	2303      	movs	r3, #3
 8002526:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002528:	2304      	movs	r3, #4
 800252a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f107 031c 	add.w	r3, r7, #28
 8002530:	4619      	mov	r1, r3
 8002532:	480f      	ldr	r0, [pc, #60]	; (8002570 <HAL_I2C_MspInit+0x13c>)
 8002534:	f000 ff9c 	bl	8003470 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002538:	2300      	movs	r3, #0
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	4a07      	ldr	r2, [pc, #28]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 8002542:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002546:	6413      	str	r3, [r2, #64]	; 0x40
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <HAL_I2C_MspInit+0x12c>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002550:	60bb      	str	r3, [r7, #8]
 8002552:	68bb      	ldr	r3, [r7, #8]
}
 8002554:	bf00      	nop
 8002556:	3730      	adds	r7, #48	; 0x30
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40005400 	.word	0x40005400
 8002560:	40023800 	.word	0x40023800
 8002564:	40020400 	.word	0x40020400
 8002568:	40005c00 	.word	0x40005c00
 800256c:	40020800 	.word	0x40020800
 8002570:	40020000 	.word	0x40020000

08002574 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a1f      	ldr	r2, [pc, #124]	; (8002600 <HAL_TIM_PWM_MspInit+0x8c>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d10e      	bne.n	80025a4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	4a1d      	ldr	r2, [pc, #116]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6453      	str	r3, [r2, #68]	; 0x44
 8002596:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 8002598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025a2:	e026      	b.n	80025f2 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ac:	d10e      	bne.n	80025cc <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	4a13      	ldr	r2, [pc, #76]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6413      	str	r3, [r2, #64]	; 0x40
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	693b      	ldr	r3, [r7, #16]
}
 80025ca:	e012      	b.n	80025f2 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0d      	ldr	r2, [pc, #52]	; (8002608 <HAL_TIM_PWM_MspInit+0x94>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d10d      	bne.n	80025f2 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	4a09      	ldr	r2, [pc, #36]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025e0:	f043 0302 	orr.w	r3, r3, #2
 80025e4:	6413      	str	r3, [r2, #64]	; 0x40
 80025e6:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_TIM_PWM_MspInit+0x90>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40010000 	.word	0x40010000
 8002604:	40023800 	.word	0x40023800
 8002608:	40000400 	.word	0x40000400

0800260c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	; 0x28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a19      	ldr	r2, [pc, #100]	; (8002690 <HAL_TIM_Encoder_MspInit+0x84>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d12b      	bne.n	8002686 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	4b18      	ldr	r3, [pc, #96]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	4a17      	ldr	r2, [pc, #92]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 8002638:	f043 0304 	orr.w	r3, r3, #4
 800263c:	6413      	str	r3, [r2, #64]	; 0x40
 800263e:	4b15      	ldr	r3, [pc, #84]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f003 0304 	and.w	r3, r3, #4
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	4b11      	ldr	r3, [pc, #68]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	4a10      	ldr	r2, [pc, #64]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 8002654:	f043 0302 	orr.w	r3, r3, #2
 8002658:	6313      	str	r3, [r2, #48]	; 0x30
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <HAL_TIM_Encoder_MspInit+0x88>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002666:	23c0      	movs	r3, #192	; 0xc0
 8002668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002672:	2300      	movs	r3, #0
 8002674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002676:	2302      	movs	r3, #2
 8002678:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267a:	f107 0314 	add.w	r3, r7, #20
 800267e:	4619      	mov	r1, r3
 8002680:	4805      	ldr	r0, [pc, #20]	; (8002698 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002682:	f000 fef5 	bl	8003470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002686:	bf00      	nop
 8002688:	3728      	adds	r7, #40	; 0x28
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40000800 	.word	0x40000800
 8002694:	40023800 	.word	0x40023800
 8002698:	40020400 	.word	0x40020400

0800269c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08c      	sub	sp, #48	; 0x30
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a4:	f107 031c 	add.w	r3, r7, #28
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	605a      	str	r2, [r3, #4]
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a46      	ldr	r2, [pc, #280]	; (80027d4 <HAL_TIM_MspPostInit+0x138>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d11f      	bne.n	80026fe <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	4b45      	ldr	r3, [pc, #276]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a44      	ldr	r2, [pc, #272]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b42      	ldr	r3, [pc, #264]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	2302      	movs	r3, #2
 80026e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e8:	2300      	movs	r3, #0
 80026ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026ec:	2301      	movs	r3, #1
 80026ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f0:	f107 031c 	add.w	r3, r7, #28
 80026f4:	4619      	mov	r1, r3
 80026f6:	4839      	ldr	r0, [pc, #228]	; (80027dc <HAL_TIM_MspPostInit+0x140>)
 80026f8:	f000 feba 	bl	8003470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026fc:	e066      	b.n	80027cc <HAL_TIM_MspPostInit+0x130>
  else if(htim->Instance==TIM2)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002706:	d11f      	bne.n	8002748 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4a31      	ldr	r2, [pc, #196]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	6313      	str	r3, [r2, #48]	; 0x30
 8002718:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002724:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272a:	2302      	movs	r3, #2
 800272c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272e:	2300      	movs	r3, #0
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002732:	2300      	movs	r3, #0
 8002734:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002736:	2301      	movs	r3, #1
 8002738:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273a:	f107 031c 	add.w	r3, r7, #28
 800273e:	4619      	mov	r1, r3
 8002740:	4826      	ldr	r0, [pc, #152]	; (80027dc <HAL_TIM_MspPostInit+0x140>)
 8002742:	f000 fe95 	bl	8003470 <HAL_GPIO_Init>
}
 8002746:	e041      	b.n	80027cc <HAL_TIM_MspPostInit+0x130>
  else if(htim->Instance==TIM3)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a24      	ldr	r2, [pc, #144]	; (80027e0 <HAL_TIM_MspPostInit+0x144>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d13c      	bne.n	80027cc <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	4b20      	ldr	r3, [pc, #128]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	4a1f      	ldr	r2, [pc, #124]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 800275c:	f043 0304 	orr.w	r3, r3, #4
 8002760:	6313      	str	r3, [r2, #48]	; 0x30
 8002762:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	613b      	str	r3, [r7, #16]
 800276c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	4b19      	ldr	r3, [pc, #100]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	4a18      	ldr	r2, [pc, #96]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	6313      	str	r3, [r2, #48]	; 0x30
 800277e:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <HAL_TIM_MspPostInit+0x13c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800278a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002790:	2302      	movs	r3, #2
 8002792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002794:	2300      	movs	r3, #0
 8002796:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800279c:	2302      	movs	r3, #2
 800279e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a0:	f107 031c 	add.w	r3, r7, #28
 80027a4:	4619      	mov	r1, r3
 80027a6:	480f      	ldr	r0, [pc, #60]	; (80027e4 <HAL_TIM_MspPostInit+0x148>)
 80027a8:	f000 fe62 	bl	8003470 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027ac:	2310      	movs	r3, #16
 80027ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b0:	2302      	movs	r3, #2
 80027b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b8:	2300      	movs	r3, #0
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027bc:	2302      	movs	r3, #2
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c0:	f107 031c 	add.w	r3, r7, #28
 80027c4:	4619      	mov	r1, r3
 80027c6:	4808      	ldr	r0, [pc, #32]	; (80027e8 <HAL_TIM_MspPostInit+0x14c>)
 80027c8:	f000 fe52 	bl	8003470 <HAL_GPIO_Init>
}
 80027cc:	bf00      	nop
 80027ce:	3730      	adds	r7, #48	; 0x30
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40010000 	.word	0x40010000
 80027d8:	40023800 	.word	0x40023800
 80027dc:	40020000 	.word	0x40020000
 80027e0:	40000400 	.word	0x40000400
 80027e4:	40020800 	.word	0x40020800
 80027e8:	40020400 	.word	0x40020400

080027ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 0314 	add.w	r3, r7, #20
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a19      	ldr	r2, [pc, #100]	; (8002870 <HAL_UART_MspInit+0x84>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d12b      	bne.n	8002866 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	4b18      	ldr	r3, [pc, #96]	; (8002874 <HAL_UART_MspInit+0x88>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	4a17      	ldr	r2, [pc, #92]	; (8002874 <HAL_UART_MspInit+0x88>)
 8002818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800281c:	6413      	str	r3, [r2, #64]	; 0x40
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <HAL_UART_MspInit+0x88>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b11      	ldr	r3, [pc, #68]	; (8002874 <HAL_UART_MspInit+0x88>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	4a10      	ldr	r2, [pc, #64]	; (8002874 <HAL_UART_MspInit+0x88>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	; 0x30
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_UART_MspInit+0x88>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002846:	230c      	movs	r3, #12
 8002848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284a:	2302      	movs	r3, #2
 800284c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002856:	2307      	movs	r3, #7
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285a:	f107 0314 	add.w	r3, r7, #20
 800285e:	4619      	mov	r1, r3
 8002860:	4805      	ldr	r0, [pc, #20]	; (8002878 <HAL_UART_MspInit+0x8c>)
 8002862:	f000 fe05 	bl	8003470 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002866:	bf00      	nop
 8002868:	3728      	adds	r7, #40	; 0x28
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40004400 	.word	0x40004400
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000

0800287c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002880:	e7fe      	b.n	8002880 <NMI_Handler+0x4>

08002882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002886:	e7fe      	b.n	8002886 <HardFault_Handler+0x4>

08002888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800288c:	e7fe      	b.n	800288c <MemManage_Handler+0x4>

0800288e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002892:	e7fe      	b.n	8002892 <BusFault_Handler+0x4>

08002894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002898:	e7fe      	b.n	8002898 <UsageFault_Handler+0x4>

0800289a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028b6:	b480      	push	{r7}
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028c8:	f000 f8c6 	bl	8002a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028d8:	4a14      	ldr	r2, [pc, #80]	; (800292c <_sbrk+0x5c>)
 80028da:	4b15      	ldr	r3, [pc, #84]	; (8002930 <_sbrk+0x60>)
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028e4:	4b13      	ldr	r3, [pc, #76]	; (8002934 <_sbrk+0x64>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d102      	bne.n	80028f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028ec:	4b11      	ldr	r3, [pc, #68]	; (8002934 <_sbrk+0x64>)
 80028ee:	4a12      	ldr	r2, [pc, #72]	; (8002938 <_sbrk+0x68>)
 80028f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028f2:	4b10      	ldr	r3, [pc, #64]	; (8002934 <_sbrk+0x64>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4413      	add	r3, r2
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d207      	bcs.n	8002910 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002900:	f003 facc 	bl	8005e9c <__errno>
 8002904:	4603      	mov	r3, r0
 8002906:	220c      	movs	r2, #12
 8002908:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800290a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800290e:	e009      	b.n	8002924 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <_sbrk+0x64>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002916:	4b07      	ldr	r3, [pc, #28]	; (8002934 <_sbrk+0x64>)
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4413      	add	r3, r2
 800291e:	4a05      	ldr	r2, [pc, #20]	; (8002934 <_sbrk+0x64>)
 8002920:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002922:	68fb      	ldr	r3, [r7, #12]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3718      	adds	r7, #24
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20018000 	.word	0x20018000
 8002930:	00000400 	.word	0x00000400
 8002934:	200000c8 	.word	0x200000c8
 8002938:	20000340 	.word	0x20000340

0800293c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <SystemInit+0x20>)
 8002942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002946:	4a05      	ldr	r2, [pc, #20]	; (800295c <SystemInit+0x20>)
 8002948:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800294c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002998 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002964:	480d      	ldr	r0, [pc, #52]	; (800299c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002966:	490e      	ldr	r1, [pc, #56]	; (80029a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002968:	4a0e      	ldr	r2, [pc, #56]	; (80029a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800296a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800296c:	e002      	b.n	8002974 <LoopCopyDataInit>

0800296e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002972:	3304      	adds	r3, #4

08002974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002978:	d3f9      	bcc.n	800296e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800297a:	4a0b      	ldr	r2, [pc, #44]	; (80029a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800297c:	4c0b      	ldr	r4, [pc, #44]	; (80029ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800297e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002980:	e001      	b.n	8002986 <LoopFillZerobss>

08002982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002984:	3204      	adds	r2, #4

08002986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002988:	d3fb      	bcc.n	8002982 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800298a:	f7ff ffd7 	bl	800293c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800298e:	f003 fa8b 	bl	8005ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002992:	f7fe fffd 	bl	8001990 <main>
  bx  lr    
 8002996:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002998:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800299c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029a0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80029a4:	080089c8 	.word	0x080089c8
  ldr r2, =_sbss
 80029a8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80029ac:	2000033c 	.word	0x2000033c

080029b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029b0:	e7fe      	b.n	80029b0 <ADC_IRQHandler>
	...

080029b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029b8:	4b0e      	ldr	r3, [pc, #56]	; (80029f4 <HAL_Init+0x40>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a0d      	ldr	r2, [pc, #52]	; (80029f4 <HAL_Init+0x40>)
 80029be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_Init+0x40>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <HAL_Init+0x40>)
 80029ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029d0:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <HAL_Init+0x40>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a07      	ldr	r2, [pc, #28]	; (80029f4 <HAL_Init+0x40>)
 80029d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029dc:	2003      	movs	r0, #3
 80029de:	f000 fd13 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029e2:	2000      	movs	r0, #0
 80029e4:	f000 f808 	bl	80029f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029e8:	f7ff fcb8 	bl	800235c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40023c00 	.word	0x40023c00

080029f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a00:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_InitTick+0x54>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <HAL_InitTick+0x58>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a16:	4618      	mov	r0, r3
 8002a18:	f000 fd1d 	bl	8003456 <HAL_SYSTICK_Config>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e00e      	b.n	8002a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b0f      	cmp	r3, #15
 8002a2a:	d80a      	bhi.n	8002a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	6879      	ldr	r1, [r7, #4]
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a34:	f000 fcf3 	bl	800341e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a38:	4a06      	ldr	r2, [pc, #24]	; (8002a54 <HAL_InitTick+0x5c>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	e000      	b.n	8002a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000004 	.word	0x20000004
 8002a50:	2000000c 	.word	0x2000000c
 8002a54:	20000008 	.word	0x20000008

08002a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a5c:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <HAL_IncTick+0x20>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	461a      	mov	r2, r3
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_IncTick+0x24>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4413      	add	r3, r2
 8002a68:	4a04      	ldr	r2, [pc, #16]	; (8002a7c <HAL_IncTick+0x24>)
 8002a6a:	6013      	str	r3, [r2, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	2000000c 	.word	0x2000000c
 8002a7c:	20000328 	.word	0x20000328

08002a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return uwTick;
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <HAL_GetTick+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	20000328 	.word	0x20000328

08002a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002aa0:	f7ff ffee 	bl	8002a80 <HAL_GetTick>
 8002aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ab0:	d005      	beq.n	8002abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <HAL_Delay+0x44>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002abe:	bf00      	nop
 8002ac0:	f7ff ffde 	bl	8002a80 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d8f7      	bhi.n	8002ac0 <HAL_Delay+0x28>
  {
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	2000000c 	.word	0x2000000c

08002ae0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e033      	b.n	8002b5e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d109      	bne.n	8002b12 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff fc54 	bl	80023ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f003 0310 	and.w	r3, r3, #16
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d118      	bne.n	8002b50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b26:	f023 0302 	bic.w	r3, r3, #2
 8002b2a:	f043 0202 	orr.w	r2, r3, #2
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 faba 	bl	80030ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	f023 0303 	bic.w	r3, r3, #3
 8002b46:	f043 0201 	orr.w	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002b4e:	e001      	b.n	8002b54 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_Start+0x1a>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e097      	b.n	8002cb2 <HAL_ADC_Start+0x14a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d018      	beq.n	8002bca <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ba8:	4b45      	ldr	r3, [pc, #276]	; (8002cc0 <HAL_ADC_Start+0x158>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a45      	ldr	r2, [pc, #276]	; (8002cc4 <HAL_ADC_Start+0x15c>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	0c9a      	lsrs	r2, r3, #18
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4413      	add	r3, r2
 8002bba:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bbc:	e002      	b.n	8002bc4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f9      	bne.n	8002bbe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d15f      	bne.n	8002c98 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002be0:	f023 0301 	bic.w	r3, r3, #1
 8002be4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c16:	d106      	bne.n	8002c26 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1c:	f023 0206 	bic.w	r2, r3, #6
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	645a      	str	r2, [r3, #68]	; 0x44
 8002c24:	e002      	b.n	8002c2c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c34:	4b24      	ldr	r3, [pc, #144]	; (8002cc8 <HAL_ADC_Start+0x160>)
 8002c36:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c40:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 031f 	and.w	r3, r3, #31
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10f      	bne.n	8002c6e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d129      	bne.n	8002cb0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	e020      	b.n	8002cb0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a16      	ldr	r2, [pc, #88]	; (8002ccc <HAL_ADC_Start+0x164>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d11b      	bne.n	8002cb0 <HAL_ADC_Start+0x148>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d114      	bne.n	8002cb0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c94:	609a      	str	r2, [r3, #8]
 8002c96:	e00b      	b.n	8002cb0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9c:	f043 0210 	orr.w	r2, r3, #16
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca8:	f043 0201 	orr.w	r2, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000004 	.word	0x20000004
 8002cc4:	431bde83 	.word	0x431bde83
 8002cc8:	40012300 	.word	0x40012300
 8002ccc:	40012000 	.word	0x40012000

08002cd0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADC_Stop+0x16>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e021      	b.n	8002d2a <HAL_ADC_Stop+0x5a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d109      	bne.n	8002d20 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d10:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	f043 0201 	orr.w	r2, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b084      	sub	sp, #16
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d52:	d113      	bne.n	8002d7c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d62:	d10b      	bne.n	8002d7c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d68:	f043 0220 	orr.w	r2, r3, #32
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e063      	b.n	8002e44 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002d7c:	f7ff fe80 	bl	8002a80 <HAL_GetTick>
 8002d80:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d82:	e021      	b.n	8002dc8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d8a:	d01d      	beq.n	8002dc8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d007      	beq.n	8002da2 <HAL_ADC_PollForConversion+0x6c>
 8002d92:	f7ff fe75 	bl	8002a80 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	683a      	ldr	r2, [r7, #0]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d212      	bcs.n	8002dc8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d00b      	beq.n	8002dc8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db4:	f043 0204 	orr.w	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e03d      	b.n	8002e44 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d1d6      	bne.n	8002d84 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f06f 0212 	mvn.w	r2, #18
 8002dde:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d123      	bne.n	8002e42 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d11f      	bne.n	8002e42 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d006      	beq.n	8002e1e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d111      	bne.n	8002e42 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d105      	bne.n	8002e42 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
	...

08002e68 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x1c>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e105      	b.n	8003090 <HAL_ADC_ConfigChannel+0x228>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b09      	cmp	r3, #9
 8002e92:	d925      	bls.n	8002ee0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68d9      	ldr	r1, [r3, #12]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3b1e      	subs	r3, #30
 8002eaa:	2207      	movs	r2, #7
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43da      	mvns	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	400a      	ands	r2, r1
 8002eb8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68d9      	ldr	r1, [r3, #12]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	4603      	mov	r3, r0
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	4403      	add	r3, r0
 8002ed2:	3b1e      	subs	r3, #30
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	60da      	str	r2, [r3, #12]
 8002ede:	e022      	b.n	8002f26 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6919      	ldr	r1, [r3, #16]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	4613      	mov	r3, r2
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	4413      	add	r3, r2
 8002ef4:	2207      	movs	r2, #7
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43da      	mvns	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	400a      	ands	r2, r1
 8002f02:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6919      	ldr	r1, [r3, #16]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	4618      	mov	r0, r3
 8002f16:	4603      	mov	r3, r0
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4403      	add	r3, r0
 8002f1c:	409a      	lsls	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b06      	cmp	r3, #6
 8002f2c:	d824      	bhi.n	8002f78 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3b05      	subs	r3, #5
 8002f40:	221f      	movs	r2, #31
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43da      	mvns	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	4613      	mov	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	3b05      	subs	r3, #5
 8002f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	635a      	str	r2, [r3, #52]	; 0x34
 8002f76:	e04c      	b.n	8003012 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b0c      	cmp	r3, #12
 8002f7e:	d824      	bhi.n	8002fca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	3b23      	subs	r3, #35	; 0x23
 8002f92:	221f      	movs	r2, #31
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43da      	mvns	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	400a      	ands	r2, r1
 8002fa0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	4618      	mov	r0, r3
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	4413      	add	r3, r2
 8002fba:	3b23      	subs	r3, #35	; 0x23
 8002fbc:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	631a      	str	r2, [r3, #48]	; 0x30
 8002fc8:	e023      	b.n	8003012 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4413      	add	r3, r2
 8002fda:	3b41      	subs	r3, #65	; 0x41
 8002fdc:	221f      	movs	r2, #31
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	43da      	mvns	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	400a      	ands	r2, r1
 8002fea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	3b41      	subs	r3, #65	; 0x41
 8003006:	fa00 f203 	lsl.w	r2, r0, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003012:	4b22      	ldr	r3, [pc, #136]	; (800309c <HAL_ADC_ConfigChannel+0x234>)
 8003014:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <HAL_ADC_ConfigChannel+0x238>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d109      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x1cc>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b12      	cmp	r3, #18
 8003026:	d105      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a19      	ldr	r2, [pc, #100]	; (80030a0 <HAL_ADC_ConfigChannel+0x238>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d123      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x21e>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b10      	cmp	r3, #16
 8003044:	d003      	beq.n	800304e <HAL_ADC_ConfigChannel+0x1e6>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2b11      	cmp	r3, #17
 800304c:	d11b      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b10      	cmp	r3, #16
 8003060:	d111      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003062:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <HAL_ADC_ConfigChannel+0x23c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a10      	ldr	r2, [pc, #64]	; (80030a8 <HAL_ADC_ConfigChannel+0x240>)
 8003068:	fba2 2303 	umull	r2, r3, r2, r3
 800306c:	0c9a      	lsrs	r2, r3, #18
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003078:	e002      	b.n	8003080 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	3b01      	subs	r3, #1
 800307e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f9      	bne.n	800307a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	40012300 	.word	0x40012300
 80030a0:	40012000 	.word	0x40012000
 80030a4:	20000004 	.word	0x20000004
 80030a8:	431bde83 	.word	0x431bde83

080030ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b4:	4b79      	ldr	r3, [pc, #484]	; (800329c <ADC_Init+0x1f0>)
 80030b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	431a      	orrs	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6859      	ldr	r1, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	021a      	lsls	r2, r3, #8
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003104:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6859      	ldr	r1, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003126:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6899      	ldr	r1, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68da      	ldr	r2, [r3, #12]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313e:	4a58      	ldr	r2, [pc, #352]	; (80032a0 <ADC_Init+0x1f4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d022      	beq.n	800318a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003152:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6899      	ldr	r1, [r3, #8]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003174:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6899      	ldr	r1, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	e00f      	b.n	80031aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003198:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0202 	bic.w	r2, r2, #2
 80031b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6899      	ldr	r1, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	7e1b      	ldrb	r3, [r3, #24]
 80031c4:	005a      	lsls	r2, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d01b      	beq.n	8003210 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6859      	ldr	r1, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	3b01      	subs	r3, #1
 8003204:	035a      	lsls	r2, r3, #13
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	e007      	b.n	8003220 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800321e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800322e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69db      	ldr	r3, [r3, #28]
 800323a:	3b01      	subs	r3, #1
 800323c:	051a      	lsls	r2, r3, #20
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003254:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6899      	ldr	r1, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003262:	025a      	lsls	r2, r3, #9
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800327a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6899      	ldr	r1, [r3, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	029a      	lsls	r2, r3, #10
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	609a      	str	r2, [r3, #8]
}
 8003290:	bf00      	nop
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40012300 	.word	0x40012300
 80032a0:	0f000001 	.word	0x0f000001

080032a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032b4:	4b0c      	ldr	r3, [pc, #48]	; (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032c0:	4013      	ands	r3, r2
 80032c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032d6:	4a04      	ldr	r2, [pc, #16]	; (80032e8 <__NVIC_SetPriorityGrouping+0x44>)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	60d3      	str	r3, [r2, #12]
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f0:	4b04      	ldr	r3, [pc, #16]	; (8003304 <__NVIC_GetPriorityGrouping+0x18>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	f003 0307 	and.w	r3, r3, #7
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	6039      	str	r1, [r7, #0]
 8003312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	db0a      	blt.n	8003332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	b2da      	uxtb	r2, r3
 8003320:	490c      	ldr	r1, [pc, #48]	; (8003354 <__NVIC_SetPriority+0x4c>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	0112      	lsls	r2, r2, #4
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	440b      	add	r3, r1
 800332c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003330:	e00a      	b.n	8003348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	4908      	ldr	r1, [pc, #32]	; (8003358 <__NVIC_SetPriority+0x50>)
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	3b04      	subs	r3, #4
 8003340:	0112      	lsls	r2, r2, #4
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	440b      	add	r3, r1
 8003346:	761a      	strb	r2, [r3, #24]
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	e000e100 	.word	0xe000e100
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800335c:	b480      	push	{r7}
 800335e:	b089      	sub	sp, #36	; 0x24
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f1c3 0307 	rsb	r3, r3, #7
 8003376:	2b04      	cmp	r3, #4
 8003378:	bf28      	it	cs
 800337a:	2304      	movcs	r3, #4
 800337c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3304      	adds	r3, #4
 8003382:	2b06      	cmp	r3, #6
 8003384:	d902      	bls.n	800338c <NVIC_EncodePriority+0x30>
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3b03      	subs	r3, #3
 800338a:	e000      	b.n	800338e <NVIC_EncodePriority+0x32>
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43da      	mvns	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	401a      	ands	r2, r3
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	fa01 f303 	lsl.w	r3, r1, r3
 80033ae:	43d9      	mvns	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	4313      	orrs	r3, r2
         );
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3724      	adds	r7, #36	; 0x24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033d4:	d301      	bcc.n	80033da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00f      	b.n	80033fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	4a0a      	ldr	r2, [pc, #40]	; (8003404 <SysTick_Config+0x40>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033e2:	210f      	movs	r1, #15
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033e8:	f7ff ff8e 	bl	8003308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <SysTick_Config+0x40>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033f2:	4b04      	ldr	r3, [pc, #16]	; (8003404 <SysTick_Config+0x40>)
 80033f4:	2207      	movs	r2, #7
 80033f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	e000e010 	.word	0xe000e010

08003408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ff47 	bl	80032a4 <__NVIC_SetPriorityGrouping>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003430:	f7ff ff5c 	bl	80032ec <__NVIC_GetPriorityGrouping>
 8003434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	6978      	ldr	r0, [r7, #20]
 800343c:	f7ff ff8e 	bl	800335c <NVIC_EncodePriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff5d 	bl	8003308 <__NVIC_SetPriority>
}
 800344e:	bf00      	nop
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff ffb0 	bl	80033c4 <SysTick_Config>
 8003464:	4603      	mov	r3, r0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	; 0x24
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347a:	2300      	movs	r3, #0
 800347c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	e159      	b.n	8003740 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800348c:	2201      	movs	r2, #1
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	4013      	ands	r3, r2
 800349e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	f040 8148 	bne.w	800373a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d005      	beq.n	80034c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d130      	bne.n	8003524 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	2203      	movs	r2, #3
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43db      	mvns	r3, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4013      	ands	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034f8:	2201      	movs	r2, #1
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 0201 	and.w	r2, r3, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f003 0303 	and.w	r3, r3, #3
 800352c:	2b03      	cmp	r3, #3
 800352e:	d017      	beq.n	8003560 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	2203      	movs	r2, #3
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d123      	bne.n	80035b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	08da      	lsrs	r2, r3, #3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3208      	adds	r2, #8
 8003574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	220f      	movs	r2, #15
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	08da      	lsrs	r2, r3, #3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	3208      	adds	r2, #8
 80035ae:	69b9      	ldr	r1, [r7, #24]
 80035b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	2203      	movs	r2, #3
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0203 	and.w	r2, r3, #3
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4313      	orrs	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 80a2 	beq.w	800373a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	4b57      	ldr	r3, [pc, #348]	; (8003758 <HAL_GPIO_Init+0x2e8>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	4a56      	ldr	r2, [pc, #344]	; (8003758 <HAL_GPIO_Init+0x2e8>)
 8003600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003604:	6453      	str	r3, [r2, #68]	; 0x44
 8003606:	4b54      	ldr	r3, [pc, #336]	; (8003758 <HAL_GPIO_Init+0x2e8>)
 8003608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003612:	4a52      	ldr	r2, [pc, #328]	; (800375c <HAL_GPIO_Init+0x2ec>)
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	089b      	lsrs	r3, r3, #2
 8003618:	3302      	adds	r3, #2
 800361a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800361e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	220f      	movs	r2, #15
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4013      	ands	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a49      	ldr	r2, [pc, #292]	; (8003760 <HAL_GPIO_Init+0x2f0>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d019      	beq.n	8003672 <HAL_GPIO_Init+0x202>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a48      	ldr	r2, [pc, #288]	; (8003764 <HAL_GPIO_Init+0x2f4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d013      	beq.n	800366e <HAL_GPIO_Init+0x1fe>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a47      	ldr	r2, [pc, #284]	; (8003768 <HAL_GPIO_Init+0x2f8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d00d      	beq.n	800366a <HAL_GPIO_Init+0x1fa>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a46      	ldr	r2, [pc, #280]	; (800376c <HAL_GPIO_Init+0x2fc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d007      	beq.n	8003666 <HAL_GPIO_Init+0x1f6>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a45      	ldr	r2, [pc, #276]	; (8003770 <HAL_GPIO_Init+0x300>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d101      	bne.n	8003662 <HAL_GPIO_Init+0x1f2>
 800365e:	2304      	movs	r3, #4
 8003660:	e008      	b.n	8003674 <HAL_GPIO_Init+0x204>
 8003662:	2307      	movs	r3, #7
 8003664:	e006      	b.n	8003674 <HAL_GPIO_Init+0x204>
 8003666:	2303      	movs	r3, #3
 8003668:	e004      	b.n	8003674 <HAL_GPIO_Init+0x204>
 800366a:	2302      	movs	r3, #2
 800366c:	e002      	b.n	8003674 <HAL_GPIO_Init+0x204>
 800366e:	2301      	movs	r3, #1
 8003670:	e000      	b.n	8003674 <HAL_GPIO_Init+0x204>
 8003672:	2300      	movs	r3, #0
 8003674:	69fa      	ldr	r2, [r7, #28]
 8003676:	f002 0203 	and.w	r2, r2, #3
 800367a:	0092      	lsls	r2, r2, #2
 800367c:	4093      	lsls	r3, r2
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4313      	orrs	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003684:	4935      	ldr	r1, [pc, #212]	; (800375c <HAL_GPIO_Init+0x2ec>)
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	089b      	lsrs	r3, r3, #2
 800368a:	3302      	adds	r3, #2
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003692:	4b38      	ldr	r3, [pc, #224]	; (8003774 <HAL_GPIO_Init+0x304>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	43db      	mvns	r3, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4013      	ands	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036b6:	4a2f      	ldr	r2, [pc, #188]	; (8003774 <HAL_GPIO_Init+0x304>)
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036bc:	4b2d      	ldr	r3, [pc, #180]	; (8003774 <HAL_GPIO_Init+0x304>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	4313      	orrs	r3, r2
 80036de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036e0:	4a24      	ldr	r2, [pc, #144]	; (8003774 <HAL_GPIO_Init+0x304>)
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036e6:	4b23      	ldr	r3, [pc, #140]	; (8003774 <HAL_GPIO_Init+0x304>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800370a:	4a1a      	ldr	r2, [pc, #104]	; (8003774 <HAL_GPIO_Init+0x304>)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003710:	4b18      	ldr	r3, [pc, #96]	; (8003774 <HAL_GPIO_Init+0x304>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	43db      	mvns	r3, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4013      	ands	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d003      	beq.n	8003734 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	4313      	orrs	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003734:	4a0f      	ldr	r2, [pc, #60]	; (8003774 <HAL_GPIO_Init+0x304>)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	3301      	adds	r3, #1
 800373e:	61fb      	str	r3, [r7, #28]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b0f      	cmp	r3, #15
 8003744:	f67f aea2 	bls.w	800348c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003748:	bf00      	nop
 800374a:	bf00      	nop
 800374c:	3724      	adds	r7, #36	; 0x24
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40023800 	.word	0x40023800
 800375c:	40013800 	.word	0x40013800
 8003760:	40020000 	.word	0x40020000
 8003764:	40020400 	.word	0x40020400
 8003768:	40020800 	.word	0x40020800
 800376c:	40020c00 	.word	0x40020c00
 8003770:	40021000 	.word	0x40021000
 8003774:	40013c00 	.word	0x40013c00

08003778 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691a      	ldr	r2, [r3, #16]
 8003788:	887b      	ldrh	r3, [r7, #2]
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
 8003794:	e001      	b.n	800379a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003796:	2300      	movs	r3, #0
 8003798:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	460b      	mov	r3, r1
 80037b2:	807b      	strh	r3, [r7, #2]
 80037b4:	4613      	mov	r3, r2
 80037b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037b8:	787b      	ldrb	r3, [r7, #1]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037be:	887a      	ldrh	r2, [r7, #2]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037c4:	e003      	b.n	80037ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037c6:	887b      	ldrh	r3, [r7, #2]
 80037c8:	041a      	lsls	r2, r3, #16
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	619a      	str	r2, [r3, #24]
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e12b      	b.n	8003a46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d106      	bne.n	8003808 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fe fe16 	bl	8002434 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2224      	movs	r2, #36	; 0x24
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0201 	bic.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800382e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800383e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003840:	f001 fa06 	bl	8004c50 <HAL_RCC_GetPCLK1Freq>
 8003844:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	4a81      	ldr	r2, [pc, #516]	; (8003a50 <HAL_I2C_Init+0x274>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d807      	bhi.n	8003860 <HAL_I2C_Init+0x84>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4a80      	ldr	r2, [pc, #512]	; (8003a54 <HAL_I2C_Init+0x278>)
 8003854:	4293      	cmp	r3, r2
 8003856:	bf94      	ite	ls
 8003858:	2301      	movls	r3, #1
 800385a:	2300      	movhi	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	e006      	b.n	800386e <HAL_I2C_Init+0x92>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4a7d      	ldr	r2, [pc, #500]	; (8003a58 <HAL_I2C_Init+0x27c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	bf94      	ite	ls
 8003868:	2301      	movls	r3, #1
 800386a:	2300      	movhi	r3, #0
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e0e7      	b.n	8003a46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a78      	ldr	r2, [pc, #480]	; (8003a5c <HAL_I2C_Init+0x280>)
 800387a:	fba2 2303 	umull	r2, r3, r2, r3
 800387e:	0c9b      	lsrs	r3, r3, #18
 8003880:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	430a      	orrs	r2, r1
 8003894:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	4a6a      	ldr	r2, [pc, #424]	; (8003a50 <HAL_I2C_Init+0x274>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d802      	bhi.n	80038b0 <HAL_I2C_Init+0xd4>
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	3301      	adds	r3, #1
 80038ae:	e009      	b.n	80038c4 <HAL_I2C_Init+0xe8>
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
 80038ba:	4a69      	ldr	r2, [pc, #420]	; (8003a60 <HAL_I2C_Init+0x284>)
 80038bc:	fba2 2303 	umull	r2, r3, r2, r3
 80038c0:	099b      	lsrs	r3, r3, #6
 80038c2:	3301      	adds	r3, #1
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	430b      	orrs	r3, r1
 80038ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80038d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	495c      	ldr	r1, [pc, #368]	; (8003a50 <HAL_I2C_Init+0x274>)
 80038e0:	428b      	cmp	r3, r1
 80038e2:	d819      	bhi.n	8003918 <HAL_I2C_Init+0x13c>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	1e59      	subs	r1, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80038f2:	1c59      	adds	r1, r3, #1
 80038f4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80038f8:	400b      	ands	r3, r1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00a      	beq.n	8003914 <HAL_I2C_Init+0x138>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	1e59      	subs	r1, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	fbb1 f3f3 	udiv	r3, r1, r3
 800390c:	3301      	adds	r3, #1
 800390e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003912:	e051      	b.n	80039b8 <HAL_I2C_Init+0x1dc>
 8003914:	2304      	movs	r3, #4
 8003916:	e04f      	b.n	80039b8 <HAL_I2C_Init+0x1dc>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d111      	bne.n	8003944 <HAL_I2C_Init+0x168>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	1e58      	subs	r0, r3, #1
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6859      	ldr	r1, [r3, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	440b      	add	r3, r1
 800392e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003932:	3301      	adds	r3, #1
 8003934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003938:	2b00      	cmp	r3, #0
 800393a:	bf0c      	ite	eq
 800393c:	2301      	moveq	r3, #1
 800393e:	2300      	movne	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	e012      	b.n	800396a <HAL_I2C_Init+0x18e>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	1e58      	subs	r0, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6859      	ldr	r1, [r3, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	440b      	add	r3, r1
 8003952:	0099      	lsls	r1, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	fbb0 f3f3 	udiv	r3, r0, r3
 800395a:	3301      	adds	r3, #1
 800395c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003960:	2b00      	cmp	r3, #0
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_I2C_Init+0x196>
 800396e:	2301      	movs	r3, #1
 8003970:	e022      	b.n	80039b8 <HAL_I2C_Init+0x1dc>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10e      	bne.n	8003998 <HAL_I2C_Init+0x1bc>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	1e58      	subs	r0, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6859      	ldr	r1, [r3, #4]
 8003982:	460b      	mov	r3, r1
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	440b      	add	r3, r1
 8003988:	fbb0 f3f3 	udiv	r3, r0, r3
 800398c:	3301      	adds	r3, #1
 800398e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003992:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003996:	e00f      	b.n	80039b8 <HAL_I2C_Init+0x1dc>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1e58      	subs	r0, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6859      	ldr	r1, [r3, #4]
 80039a0:	460b      	mov	r3, r1
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	0099      	lsls	r1, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ae:	3301      	adds	r3, #1
 80039b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	6809      	ldr	r1, [r1, #0]
 80039bc:	4313      	orrs	r3, r2
 80039be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69da      	ldr	r2, [r3, #28]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80039e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	6911      	ldr	r1, [r2, #16]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	68d2      	ldr	r2, [r2, #12]
 80039f2:	4311      	orrs	r1, r2
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	430b      	orrs	r3, r1
 80039fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	695a      	ldr	r2, [r3, #20]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2220      	movs	r2, #32
 8003a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	000186a0 	.word	0x000186a0
 8003a54:	001e847f 	.word	0x001e847f
 8003a58:	003d08ff 	.word	0x003d08ff
 8003a5c:	431bde83 	.word	0x431bde83
 8003a60:	10624dd3 	.word	0x10624dd3

08003a64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b08c      	sub	sp, #48	; 0x30
 8003a68:	af02      	add	r7, sp, #8
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	4611      	mov	r1, r2
 8003a70:	461a      	mov	r2, r3
 8003a72:	4603      	mov	r3, r0
 8003a74:	817b      	strh	r3, [r7, #10]
 8003a76:	460b      	mov	r3, r1
 8003a78:	813b      	strh	r3, [r7, #8]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a7e:	f7fe ffff 	bl	8002a80 <HAL_GetTick>
 8003a82:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	f040 8208 	bne.w	8003ea2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	2319      	movs	r3, #25
 8003a98:	2201      	movs	r2, #1
 8003a9a:	497b      	ldr	r1, [pc, #492]	; (8003c88 <HAL_I2C_Mem_Read+0x224>)
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 faef 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e1fb      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_I2C_Mem_Read+0x56>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e1f4      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d007      	beq.n	8003ae0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0201 	orr.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2222      	movs	r2, #34	; 0x22
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2240      	movs	r2, #64	; 0x40
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003b10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4a5b      	ldr	r2, [pc, #364]	; (8003c8c <HAL_I2C_Mem_Read+0x228>)
 8003b20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b22:	88f8      	ldrh	r0, [r7, #6]
 8003b24:	893a      	ldrh	r2, [r7, #8]
 8003b26:	8979      	ldrh	r1, [r7, #10]
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	9301      	str	r3, [sp, #4]
 8003b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	4603      	mov	r3, r0
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 f9bc 	bl	8003eb0 <I2C_RequestMemoryRead>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e1b0      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d113      	bne.n	8003b72 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	623b      	str	r3, [r7, #32]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	623b      	str	r3, [r7, #32]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	623b      	str	r3, [r7, #32]
 8003b5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	e184      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d11b      	bne.n	8003bb2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	61fb      	str	r3, [r7, #28]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	61fb      	str	r3, [r7, #28]
 8003b9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	e164      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d11b      	bne.n	8003bf2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61bb      	str	r3, [r7, #24]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	61bb      	str	r3, [r7, #24]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	e144      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	617b      	str	r3, [r7, #20]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	617b      	str	r3, [r7, #20]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c08:	e138      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	f200 80f1 	bhi.w	8003df6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d123      	bne.n	8003c64 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fb44 	bl	80042ae <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e139      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	691a      	ldr	r2, [r3, #16]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	b2d2      	uxtb	r2, r2
 8003c3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c42:	1c5a      	adds	r2, r3, #1
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c62:	e10b      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d14e      	bne.n	8003d0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c72:	2200      	movs	r2, #0
 8003c74:	4906      	ldr	r1, [pc, #24]	; (8003c90 <HAL_I2C_Mem_Read+0x22c>)
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 fa02 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d008      	beq.n	8003c94 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e10e      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
 8003c86:	bf00      	nop
 8003c88:	00100002 	.word	0x00100002
 8003c8c:	ffff0000 	.word	0xffff0000
 8003c90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ca2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	691a      	ldr	r2, [r3, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce8:	1c5a      	adds	r2, r3, #1
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d08:	e0b8      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d10:	2200      	movs	r2, #0
 8003d12:	4966      	ldr	r1, [pc, #408]	; (8003eac <HAL_I2C_Mem_Read+0x448>)
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f9b3 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0bf      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691a      	ldr	r2, [r3, #16]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	494f      	ldr	r1, [pc, #316]	; (8003eac <HAL_I2C_Mem_Read+0x448>)
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 f985 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e091      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691a      	ldr	r2, [r3, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dac:	3b01      	subs	r3, #1
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dde:	3b01      	subs	r3, #1
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003df4:	e042      	b.n	8003e7c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003df8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f000 fa57 	bl	80042ae <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d001      	beq.n	8003e0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e04c      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d118      	bne.n	8003e7c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	691a      	ldr	r2, [r3, #16]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e66:	3b01      	subs	r3, #1
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	3b01      	subs	r3, #1
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f47f aec2 	bne.w	8003c0a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e000      	b.n	8003ea4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
  }
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3728      	adds	r7, #40	; 0x28
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	00010004 	.word	0x00010004

08003eb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	4608      	mov	r0, r1
 8003eba:	4611      	mov	r1, r2
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	817b      	strh	r3, [r7, #10]
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	813b      	strh	r3, [r7, #8]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ed8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ee8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f8c2 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00d      	beq.n	8003f1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f10:	d103      	bne.n	8003f1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e0aa      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1e:	897b      	ldrh	r3, [r7, #10]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	6a3a      	ldr	r2, [r7, #32]
 8003f32:	4952      	ldr	r1, [pc, #328]	; (800407c <I2C_RequestMemoryRead+0x1cc>)
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 f8fa 	bl	800412e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e097      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f44:	2300      	movs	r3, #0
 8003f46:	617b      	str	r3, [r7, #20]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	617b      	str	r3, [r7, #20]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f5c:	6a39      	ldr	r1, [r7, #32]
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f964 	bl	800422c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00d      	beq.n	8003f86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d107      	bne.n	8003f82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e076      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f86:	88fb      	ldrh	r3, [r7, #6]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d105      	bne.n	8003f98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f8c:	893b      	ldrh	r3, [r7, #8]
 8003f8e:	b2da      	uxtb	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	611a      	str	r2, [r3, #16]
 8003f96:	e021      	b.n	8003fdc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f98:	893b      	ldrh	r3, [r7, #8]
 8003f9a:	0a1b      	lsrs	r3, r3, #8
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa8:	6a39      	ldr	r1, [r7, #32]
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f93e 	bl	800422c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d107      	bne.n	8003fce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e050      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fd2:	893b      	ldrh	r3, [r7, #8]
 8003fd4:	b2da      	uxtb	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fde:	6a39      	ldr	r1, [r7, #32]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f923 	bl	800422c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00d      	beq.n	8004008 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d107      	bne.n	8004004 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004002:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e035      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004016:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	2200      	movs	r2, #0
 8004020:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f82b 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00d      	beq.n	800404c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800403e:	d103      	bne.n	8004048 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004046:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e013      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800404c:	897b      	ldrh	r3, [r7, #10]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f043 0301 	orr.w	r3, r3, #1
 8004054:	b2da      	uxtb	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800405c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405e:	6a3a      	ldr	r2, [r7, #32]
 8004060:	4906      	ldr	r1, [pc, #24]	; (800407c <I2C_RequestMemoryRead+0x1cc>)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f863 	bl	800412e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e000      	b.n	8004074 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	00010002 	.word	0x00010002

08004080 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	603b      	str	r3, [r7, #0]
 800408c:	4613      	mov	r3, r2
 800408e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004090:	e025      	b.n	80040de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004098:	d021      	beq.n	80040de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800409a:	f7fe fcf1 	bl	8002a80 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d302      	bcc.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d116      	bne.n	80040de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	f043 0220 	orr.w	r2, r3, #32
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e023      	b.n	8004126 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	0c1b      	lsrs	r3, r3, #16
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d10d      	bne.n	8004104 <I2C_WaitOnFlagUntilTimeout+0x84>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	43da      	mvns	r2, r3
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	4013      	ands	r3, r2
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	bf0c      	ite	eq
 80040fa:	2301      	moveq	r3, #1
 80040fc:	2300      	movne	r3, #0
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	461a      	mov	r2, r3
 8004102:	e00c      	b.n	800411e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	43da      	mvns	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	4013      	ands	r3, r2
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	bf0c      	ite	eq
 8004116:	2301      	moveq	r3, #1
 8004118:	2300      	movne	r3, #0
 800411a:	b2db      	uxtb	r3, r3
 800411c:	461a      	mov	r2, r3
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	429a      	cmp	r2, r3
 8004122:	d0b6      	beq.n	8004092 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800413c:	e051      	b.n	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800414c:	d123      	bne.n	8004196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800415c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004166:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2220      	movs	r2, #32
 8004172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004182:	f043 0204 	orr.w	r2, r3, #4
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e046      	b.n	8004224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800419c:	d021      	beq.n	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419e:	f7fe fc6f 	bl	8002a80 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d302      	bcc.n	80041b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d116      	bne.n	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f043 0220 	orr.w	r2, r3, #32
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e020      	b.n	8004224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	0c1b      	lsrs	r3, r3, #16
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d10c      	bne.n	8004206 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	43da      	mvns	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4013      	ands	r3, r2
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	bf14      	ite	ne
 80041fe:	2301      	movne	r3, #1
 8004200:	2300      	moveq	r3, #0
 8004202:	b2db      	uxtb	r3, r3
 8004204:	e00b      	b.n	800421e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	43da      	mvns	r2, r3
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	4013      	ands	r3, r2
 8004212:	b29b      	uxth	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	bf14      	ite	ne
 8004218:	2301      	movne	r3, #1
 800421a:	2300      	moveq	r3, #0
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d18d      	bne.n	800413e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004238:	e02d      	b.n	8004296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 f88d 	bl	800435a <I2C_IsAcknowledgeFailed>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e02d      	b.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004250:	d021      	beq.n	8004296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004252:	f7fe fc15 	bl	8002a80 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	429a      	cmp	r2, r3
 8004260:	d302      	bcc.n	8004268 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d116      	bne.n	8004296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	f043 0220 	orr.w	r2, r3, #32
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e007      	b.n	80042a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a0:	2b80      	cmp	r3, #128	; 0x80
 80042a2:	d1ca      	bne.n	800423a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042ba:	e042      	b.n	8004342 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0310 	and.w	r3, r3, #16
 80042c6:	2b10      	cmp	r3, #16
 80042c8:	d119      	bne.n	80042fe <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f06f 0210 	mvn.w	r2, #16
 80042d2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e029      	b.n	8004352 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042fe:	f7fe fbbf 	bl	8002a80 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	429a      	cmp	r2, r3
 800430c:	d302      	bcc.n	8004314 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d116      	bne.n	8004342 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	f043 0220 	orr.w	r2, r3, #32
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e007      	b.n	8004352 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434c:	2b40      	cmp	r3, #64	; 0x40
 800434e:	d1b5      	bne.n	80042bc <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800436c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004370:	d11b      	bne.n	80043aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800437a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2220      	movs	r2, #32
 8004386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	f043 0204 	orr.w	r2, r3, #4
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e264      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d075      	beq.n	80044c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043d6:	4ba3      	ldr	r3, [pc, #652]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d00c      	beq.n	80043fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043e2:	4ba0      	ldr	r3, [pc, #640]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043ea:	2b08      	cmp	r3, #8
 80043ec:	d112      	bne.n	8004414 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043ee:	4b9d      	ldr	r3, [pc, #628]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043fa:	d10b      	bne.n	8004414 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043fc:	4b99      	ldr	r3, [pc, #612]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d05b      	beq.n	80044c0 <HAL_RCC_OscConfig+0x108>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d157      	bne.n	80044c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e23f      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800441c:	d106      	bne.n	800442c <HAL_RCC_OscConfig+0x74>
 800441e:	4b91      	ldr	r3, [pc, #580]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a90      	ldr	r2, [pc, #576]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004428:	6013      	str	r3, [r2, #0]
 800442a:	e01d      	b.n	8004468 <HAL_RCC_OscConfig+0xb0>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004434:	d10c      	bne.n	8004450 <HAL_RCC_OscConfig+0x98>
 8004436:	4b8b      	ldr	r3, [pc, #556]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a8a      	ldr	r2, [pc, #552]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800443c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	4b88      	ldr	r3, [pc, #544]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a87      	ldr	r2, [pc, #540]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	e00b      	b.n	8004468 <HAL_RCC_OscConfig+0xb0>
 8004450:	4b84      	ldr	r3, [pc, #528]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a83      	ldr	r2, [pc, #524]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	4b81      	ldr	r3, [pc, #516]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a80      	ldr	r2, [pc, #512]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004462:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d013      	beq.n	8004498 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004470:	f7fe fb06 	bl	8002a80 <HAL_GetTick>
 8004474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004476:	e008      	b.n	800448a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004478:	f7fe fb02 	bl	8002a80 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b64      	cmp	r3, #100	; 0x64
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e204      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448a:	4b76      	ldr	r3, [pc, #472]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0f0      	beq.n	8004478 <HAL_RCC_OscConfig+0xc0>
 8004496:	e014      	b.n	80044c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004498:	f7fe faf2 	bl	8002a80 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044a0:	f7fe faee 	bl	8002a80 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b64      	cmp	r3, #100	; 0x64
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e1f0      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b2:	4b6c      	ldr	r3, [pc, #432]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1f0      	bne.n	80044a0 <HAL_RCC_OscConfig+0xe8>
 80044be:	e000      	b.n	80044c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d063      	beq.n	8004596 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044ce:	4b65      	ldr	r3, [pc, #404]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 030c 	and.w	r3, r3, #12
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00b      	beq.n	80044f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044da:	4b62      	ldr	r3, [pc, #392]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	d11c      	bne.n	8004520 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044e6:	4b5f      	ldr	r3, [pc, #380]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d116      	bne.n	8004520 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044f2:	4b5c      	ldr	r3, [pc, #368]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <HAL_RCC_OscConfig+0x152>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d001      	beq.n	800450a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e1c4      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800450a:	4b56      	ldr	r3, [pc, #344]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	4952      	ldr	r1, [pc, #328]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800451a:	4313      	orrs	r3, r2
 800451c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800451e:	e03a      	b.n	8004596 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d020      	beq.n	800456a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004528:	4b4f      	ldr	r3, [pc, #316]	; (8004668 <HAL_RCC_OscConfig+0x2b0>)
 800452a:	2201      	movs	r2, #1
 800452c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452e:	f7fe faa7 	bl	8002a80 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004536:	f7fe faa3 	bl	8002a80 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e1a5      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004548:	4b46      	ldr	r3, [pc, #280]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0f0      	beq.n	8004536 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004554:	4b43      	ldr	r3, [pc, #268]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4940      	ldr	r1, [pc, #256]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004564:	4313      	orrs	r3, r2
 8004566:	600b      	str	r3, [r1, #0]
 8004568:	e015      	b.n	8004596 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800456a:	4b3f      	ldr	r3, [pc, #252]	; (8004668 <HAL_RCC_OscConfig+0x2b0>)
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004570:	f7fe fa86 	bl	8002a80 <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004578:	f7fe fa82 	bl	8002a80 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e184      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800458a:	4b36      	ldr	r3, [pc, #216]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d030      	beq.n	8004604 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d016      	beq.n	80045d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045aa:	4b30      	ldr	r3, [pc, #192]	; (800466c <HAL_RCC_OscConfig+0x2b4>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b0:	f7fe fa66 	bl	8002a80 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045b8:	f7fe fa62 	bl	8002a80 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e164      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045ca:	4b26      	ldr	r3, [pc, #152]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80045cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x200>
 80045d6:	e015      	b.n	8004604 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045d8:	4b24      	ldr	r3, [pc, #144]	; (800466c <HAL_RCC_OscConfig+0x2b4>)
 80045da:	2200      	movs	r2, #0
 80045dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045de:	f7fe fa4f 	bl	8002a80 <HAL_GetTick>
 80045e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045e4:	e008      	b.n	80045f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045e6:	f7fe fa4b 	bl	8002a80 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e14d      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f8:	4b1a      	ldr	r3, [pc, #104]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 80045fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1f0      	bne.n	80045e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 80a0 	beq.w	8004752 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004612:	2300      	movs	r3, #0
 8004614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004616:	4b13      	ldr	r3, [pc, #76]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10f      	bne.n	8004642 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	4b0f      	ldr	r3, [pc, #60]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	4a0e      	ldr	r2, [pc, #56]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 800462c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004630:	6413      	str	r3, [r2, #64]	; 0x40
 8004632:	4b0c      	ldr	r3, [pc, #48]	; (8004664 <HAL_RCC_OscConfig+0x2ac>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463a:	60bb      	str	r3, [r7, #8]
 800463c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800463e:	2301      	movs	r3, #1
 8004640:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004642:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <HAL_RCC_OscConfig+0x2b8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800464a:	2b00      	cmp	r3, #0
 800464c:	d121      	bne.n	8004692 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800464e:	4b08      	ldr	r3, [pc, #32]	; (8004670 <HAL_RCC_OscConfig+0x2b8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a07      	ldr	r2, [pc, #28]	; (8004670 <HAL_RCC_OscConfig+0x2b8>)
 8004654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800465a:	f7fe fa11 	bl	8002a80 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004660:	e011      	b.n	8004686 <HAL_RCC_OscConfig+0x2ce>
 8004662:	bf00      	nop
 8004664:	40023800 	.word	0x40023800
 8004668:	42470000 	.word	0x42470000
 800466c:	42470e80 	.word	0x42470e80
 8004670:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004674:	f7fe fa04 	bl	8002a80 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b02      	cmp	r3, #2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e106      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004686:	4b85      	ldr	r3, [pc, #532]	; (800489c <HAL_RCC_OscConfig+0x4e4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d106      	bne.n	80046a8 <HAL_RCC_OscConfig+0x2f0>
 800469a:	4b81      	ldr	r3, [pc, #516]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 800469c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469e:	4a80      	ldr	r2, [pc, #512]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	6713      	str	r3, [r2, #112]	; 0x70
 80046a6:	e01c      	b.n	80046e2 <HAL_RCC_OscConfig+0x32a>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b05      	cmp	r3, #5
 80046ae:	d10c      	bne.n	80046ca <HAL_RCC_OscConfig+0x312>
 80046b0:	4b7b      	ldr	r3, [pc, #492]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b4:	4a7a      	ldr	r2, [pc, #488]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046b6:	f043 0304 	orr.w	r3, r3, #4
 80046ba:	6713      	str	r3, [r2, #112]	; 0x70
 80046bc:	4b78      	ldr	r3, [pc, #480]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c0:	4a77      	ldr	r2, [pc, #476]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046c2:	f043 0301 	orr.w	r3, r3, #1
 80046c6:	6713      	str	r3, [r2, #112]	; 0x70
 80046c8:	e00b      	b.n	80046e2 <HAL_RCC_OscConfig+0x32a>
 80046ca:	4b75      	ldr	r3, [pc, #468]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ce:	4a74      	ldr	r2, [pc, #464]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	6713      	str	r3, [r2, #112]	; 0x70
 80046d6:	4b72      	ldr	r3, [pc, #456]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046da:	4a71      	ldr	r2, [pc, #452]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80046dc:	f023 0304 	bic.w	r3, r3, #4
 80046e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d015      	beq.n	8004716 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ea:	f7fe f9c9 	bl	8002a80 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046f0:	e00a      	b.n	8004708 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046f2:	f7fe f9c5 	bl	8002a80 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004700:	4293      	cmp	r3, r2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e0c5      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004708:	4b65      	ldr	r3, [pc, #404]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 800470a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d0ee      	beq.n	80046f2 <HAL_RCC_OscConfig+0x33a>
 8004714:	e014      	b.n	8004740 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004716:	f7fe f9b3 	bl	8002a80 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800471c:	e00a      	b.n	8004734 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800471e:	f7fe f9af 	bl	8002a80 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	f241 3288 	movw	r2, #5000	; 0x1388
 800472c:	4293      	cmp	r3, r2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e0af      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004734:	4b5a      	ldr	r3, [pc, #360]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 8004736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1ee      	bne.n	800471e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004740:	7dfb      	ldrb	r3, [r7, #23]
 8004742:	2b01      	cmp	r3, #1
 8004744:	d105      	bne.n	8004752 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004746:	4b56      	ldr	r3, [pc, #344]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	4a55      	ldr	r2, [pc, #340]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 800474c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004750:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 809b 	beq.w	8004892 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800475c:	4b50      	ldr	r3, [pc, #320]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 030c 	and.w	r3, r3, #12
 8004764:	2b08      	cmp	r3, #8
 8004766:	d05c      	beq.n	8004822 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d141      	bne.n	80047f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004770:	4b4c      	ldr	r3, [pc, #304]	; (80048a4 <HAL_RCC_OscConfig+0x4ec>)
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004776:	f7fe f983 	bl	8002a80 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800477e:	f7fe f97f 	bl	8002a80 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e081      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004790:	4b43      	ldr	r3, [pc, #268]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1f0      	bne.n	800477e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69da      	ldr	r2, [r3, #28]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	019b      	lsls	r3, r3, #6
 80047ac:	431a      	orrs	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b2:	085b      	lsrs	r3, r3, #1
 80047b4:	3b01      	subs	r3, #1
 80047b6:	041b      	lsls	r3, r3, #16
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047be:	061b      	lsls	r3, r3, #24
 80047c0:	4937      	ldr	r1, [pc, #220]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047c6:	4b37      	ldr	r3, [pc, #220]	; (80048a4 <HAL_RCC_OscConfig+0x4ec>)
 80047c8:	2201      	movs	r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047cc:	f7fe f958 	bl	8002a80 <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047d4:	f7fe f954 	bl	8002a80 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e056      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e6:	4b2e      	ldr	r3, [pc, #184]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d0f0      	beq.n	80047d4 <HAL_RCC_OscConfig+0x41c>
 80047f2:	e04e      	b.n	8004892 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f4:	4b2b      	ldr	r3, [pc, #172]	; (80048a4 <HAL_RCC_OscConfig+0x4ec>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fa:	f7fe f941 	bl	8002a80 <HAL_GetTick>
 80047fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004800:	e008      	b.n	8004814 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004802:	f7fe f93d 	bl	8002a80 <HAL_GetTick>
 8004806:	4602      	mov	r2, r0
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	1ad3      	subs	r3, r2, r3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d901      	bls.n	8004814 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e03f      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d1f0      	bne.n	8004802 <HAL_RCC_OscConfig+0x44a>
 8004820:	e037      	b.n	8004892 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d101      	bne.n	800482e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e032      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800482e:	4b1c      	ldr	r3, [pc, #112]	; (80048a0 <HAL_RCC_OscConfig+0x4e8>)
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d028      	beq.n	800488e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004846:	429a      	cmp	r2, r3
 8004848:	d121      	bne.n	800488e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d11a      	bne.n	800488e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800485e:	4013      	ands	r3, r2
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004864:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004866:	4293      	cmp	r3, r2
 8004868:	d111      	bne.n	800488e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004874:	085b      	lsrs	r3, r3, #1
 8004876:	3b01      	subs	r3, #1
 8004878:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800487a:	429a      	cmp	r2, r3
 800487c:	d107      	bne.n	800488e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004888:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40007000 	.word	0x40007000
 80048a0:	40023800 	.word	0x40023800
 80048a4:	42470060 	.word	0x42470060

080048a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e0cc      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048bc:	4b68      	ldr	r3, [pc, #416]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d90c      	bls.n	80048e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b65      	ldr	r3, [pc, #404]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d2:	4b63      	ldr	r3, [pc, #396]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d001      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e0b8      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d020      	beq.n	8004932 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d005      	beq.n	8004908 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048fc:	4b59      	ldr	r3, [pc, #356]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4a58      	ldr	r2, [pc, #352]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004902:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004906:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0308 	and.w	r3, r3, #8
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004914:	4b53      	ldr	r3, [pc, #332]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4a52      	ldr	r2, [pc, #328]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800491e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004920:	4b50      	ldr	r3, [pc, #320]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	494d      	ldr	r1, [pc, #308]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 800492e:	4313      	orrs	r3, r2
 8004930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d044      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d107      	bne.n	8004956 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004946:	4b47      	ldr	r3, [pc, #284]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d119      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e07f      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d003      	beq.n	8004966 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004962:	2b03      	cmp	r3, #3
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004966:	4b3f      	ldr	r3, [pc, #252]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e06f      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004976:	4b3b      	ldr	r3, [pc, #236]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e067      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004986:	4b37      	ldr	r3, [pc, #220]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f023 0203 	bic.w	r2, r3, #3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	4934      	ldr	r1, [pc, #208]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	4313      	orrs	r3, r2
 8004996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004998:	f7fe f872 	bl	8002a80 <HAL_GetTick>
 800499c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499e:	e00a      	b.n	80049b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a0:	f7fe f86e 	bl	8002a80 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e04f      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	4b2b      	ldr	r3, [pc, #172]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 020c 	and.w	r2, r3, #12
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1eb      	bne.n	80049a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049c8:	4b25      	ldr	r3, [pc, #148]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d20c      	bcs.n	80049f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d6:	4b22      	ldr	r3, [pc, #136]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	b2d2      	uxtb	r2, r2
 80049dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049de:	4b20      	ldr	r3, [pc, #128]	; (8004a60 <HAL_RCC_ClockConfig+0x1b8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d001      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e032      	b.n	8004a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d008      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049fc:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4916      	ldr	r1, [pc, #88]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a1a:	4b12      	ldr	r3, [pc, #72]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	490e      	ldr	r1, [pc, #56]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a2e:	f000 f821 	bl	8004a74 <HAL_RCC_GetSysClockFreq>
 8004a32:	4602      	mov	r2, r0
 8004a34:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	091b      	lsrs	r3, r3, #4
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	490a      	ldr	r1, [pc, #40]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 8004a40:	5ccb      	ldrb	r3, [r1, r3]
 8004a42:	fa22 f303 	lsr.w	r3, r2, r3
 8004a46:	4a09      	ldr	r2, [pc, #36]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a4a:	4b09      	ldr	r3, [pc, #36]	; (8004a70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fd ffd2 	bl	80029f8 <HAL_InitTick>

  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40023c00 	.word	0x40023c00
 8004a64:	40023800 	.word	0x40023800
 8004a68:	08008754 	.word	0x08008754
 8004a6c:	20000004 	.word	0x20000004
 8004a70:	20000008 	.word	0x20000008

08004a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004a78:	b084      	sub	sp, #16
 8004a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	607b      	str	r3, [r7, #4]
 8004a80:	2300      	movs	r3, #0
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	2300      	movs	r3, #0
 8004a86:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a8c:	4b67      	ldr	r3, [pc, #412]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f003 030c 	and.w	r3, r3, #12
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d00d      	beq.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x40>
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	f200 80bd 	bhi.w	8004c18 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d002      	beq.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8004aa2:	2b04      	cmp	r3, #4
 8004aa4:	d003      	beq.n	8004aae <HAL_RCC_GetSysClockFreq+0x3a>
 8004aa6:	e0b7      	b.n	8004c18 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004aa8:	4b61      	ldr	r3, [pc, #388]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004aaa:	60bb      	str	r3, [r7, #8]
       break;
 8004aac:	e0b7      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aae:	4b61      	ldr	r3, [pc, #388]	; (8004c34 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004ab0:	60bb      	str	r3, [r7, #8]
      break;
 8004ab2:	e0b4      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ab4:	4b5d      	ldr	r3, [pc, #372]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004abc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004abe:	4b5b      	ldr	r3, [pc, #364]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d04d      	beq.n	8004b66 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aca:	4b58      	ldr	r3, [pc, #352]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	099b      	lsrs	r3, r3, #6
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	f04f 0300 	mov.w	r3, #0
 8004ad6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004ada:	f04f 0100 	mov.w	r1, #0
 8004ade:	ea02 0800 	and.w	r8, r2, r0
 8004ae2:	ea03 0901 	and.w	r9, r3, r1
 8004ae6:	4640      	mov	r0, r8
 8004ae8:	4649      	mov	r1, r9
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	014b      	lsls	r3, r1, #5
 8004af4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004af8:	0142      	lsls	r2, r0, #5
 8004afa:	4610      	mov	r0, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	ebb0 0008 	subs.w	r0, r0, r8
 8004b02:	eb61 0109 	sbc.w	r1, r1, r9
 8004b06:	f04f 0200 	mov.w	r2, #0
 8004b0a:	f04f 0300 	mov.w	r3, #0
 8004b0e:	018b      	lsls	r3, r1, #6
 8004b10:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b14:	0182      	lsls	r2, r0, #6
 8004b16:	1a12      	subs	r2, r2, r0
 8004b18:	eb63 0301 	sbc.w	r3, r3, r1
 8004b1c:	f04f 0000 	mov.w	r0, #0
 8004b20:	f04f 0100 	mov.w	r1, #0
 8004b24:	00d9      	lsls	r1, r3, #3
 8004b26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b2a:	00d0      	lsls	r0, r2, #3
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	460b      	mov	r3, r1
 8004b30:	eb12 0208 	adds.w	r2, r2, r8
 8004b34:	eb43 0309 	adc.w	r3, r3, r9
 8004b38:	f04f 0000 	mov.w	r0, #0
 8004b3c:	f04f 0100 	mov.w	r1, #0
 8004b40:	0259      	lsls	r1, r3, #9
 8004b42:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004b46:	0250      	lsls	r0, r2, #9
 8004b48:	4602      	mov	r2, r0
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	4619      	mov	r1, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f04f 0300 	mov.w	r3, #0
 8004b58:	f7fc f89e 	bl	8000c98 <__aeabi_uldivmod>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4613      	mov	r3, r2
 8004b62:	60fb      	str	r3, [r7, #12]
 8004b64:	e04a      	b.n	8004bfc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b66:	4b31      	ldr	r3, [pc, #196]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	099b      	lsrs	r3, r3, #6
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b76:	f04f 0100 	mov.w	r1, #0
 8004b7a:	ea02 0400 	and.w	r4, r2, r0
 8004b7e:	ea03 0501 	and.w	r5, r3, r1
 8004b82:	4620      	mov	r0, r4
 8004b84:	4629      	mov	r1, r5
 8004b86:	f04f 0200 	mov.w	r2, #0
 8004b8a:	f04f 0300 	mov.w	r3, #0
 8004b8e:	014b      	lsls	r3, r1, #5
 8004b90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b94:	0142      	lsls	r2, r0, #5
 8004b96:	4610      	mov	r0, r2
 8004b98:	4619      	mov	r1, r3
 8004b9a:	1b00      	subs	r0, r0, r4
 8004b9c:	eb61 0105 	sbc.w	r1, r1, r5
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	018b      	lsls	r3, r1, #6
 8004baa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004bae:	0182      	lsls	r2, r0, #6
 8004bb0:	1a12      	subs	r2, r2, r0
 8004bb2:	eb63 0301 	sbc.w	r3, r3, r1
 8004bb6:	f04f 0000 	mov.w	r0, #0
 8004bba:	f04f 0100 	mov.w	r1, #0
 8004bbe:	00d9      	lsls	r1, r3, #3
 8004bc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bc4:	00d0      	lsls	r0, r2, #3
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	460b      	mov	r3, r1
 8004bca:	1912      	adds	r2, r2, r4
 8004bcc:	eb45 0303 	adc.w	r3, r5, r3
 8004bd0:	f04f 0000 	mov.w	r0, #0
 8004bd4:	f04f 0100 	mov.w	r1, #0
 8004bd8:	0299      	lsls	r1, r3, #10
 8004bda:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004bde:	0290      	lsls	r0, r2, #10
 8004be0:	4602      	mov	r2, r0
 8004be2:	460b      	mov	r3, r1
 8004be4:	4610      	mov	r0, r2
 8004be6:	4619      	mov	r1, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	461a      	mov	r2, r3
 8004bec:	f04f 0300 	mov.w	r3, #0
 8004bf0:	f7fc f852 	bl	8000c98 <__aeabi_uldivmod>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bfc:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	0c1b      	lsrs	r3, r3, #16
 8004c02:	f003 0303 	and.w	r3, r3, #3
 8004c06:	3301      	adds	r3, #1
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c14:	60bb      	str	r3, [r7, #8]
      break;
 8004c16:	e002      	b.n	8004c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c18:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c1a:	60bb      	str	r3, [r7, #8]
      break;
 8004c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	00f42400 	.word	0x00f42400
 8004c34:	007a1200 	.word	0x007a1200

08004c38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c3c:	4b03      	ldr	r3, [pc, #12]	; (8004c4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	20000004 	.word	0x20000004

08004c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c54:	f7ff fff0 	bl	8004c38 <HAL_RCC_GetHCLKFreq>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	4b05      	ldr	r3, [pc, #20]	; (8004c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	0a9b      	lsrs	r3, r3, #10
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	4903      	ldr	r1, [pc, #12]	; (8004c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c66:	5ccb      	ldrb	r3, [r1, r3]
 8004c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40023800 	.word	0x40023800
 8004c74:	08008764 	.word	0x08008764

08004c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c7c:	f7ff ffdc 	bl	8004c38 <HAL_RCC_GetHCLKFreq>
 8004c80:	4602      	mov	r2, r0
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	0b5b      	lsrs	r3, r3, #13
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	4903      	ldr	r1, [pc, #12]	; (8004c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c8e:	5ccb      	ldrb	r3, [r1, r3]
 8004c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	08008764 	.word	0x08008764

08004ca0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e041      	b.n	8004d36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fd fc54 	bl	8002574 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	3304      	adds	r3, #4
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f000 fad4 	bl	800528c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
	...

08004d40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d109      	bne.n	8004d64 <HAL_TIM_PWM_Start+0x24>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	bf14      	ite	ne
 8004d5c:	2301      	movne	r3, #1
 8004d5e:	2300      	moveq	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	e022      	b.n	8004daa <HAL_TIM_PWM_Start+0x6a>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	2b04      	cmp	r3, #4
 8004d68:	d109      	bne.n	8004d7e <HAL_TIM_PWM_Start+0x3e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	bf14      	ite	ne
 8004d76:	2301      	movne	r3, #1
 8004d78:	2300      	moveq	r3, #0
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	e015      	b.n	8004daa <HAL_TIM_PWM_Start+0x6a>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d109      	bne.n	8004d98 <HAL_TIM_PWM_Start+0x58>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	bf14      	ite	ne
 8004d90:	2301      	movne	r3, #1
 8004d92:	2300      	moveq	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	e008      	b.n	8004daa <HAL_TIM_PWM_Start+0x6a>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	bf14      	ite	ne
 8004da4:	2301      	movne	r3, #1
 8004da6:	2300      	moveq	r3, #0
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e068      	b.n	8004e84 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d104      	bne.n	8004dc2 <HAL_TIM_PWM_Start+0x82>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dc0:	e013      	b.n	8004dea <HAL_TIM_PWM_Start+0xaa>
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b04      	cmp	r3, #4
 8004dc6:	d104      	bne.n	8004dd2 <HAL_TIM_PWM_Start+0x92>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dd0:	e00b      	b.n	8004dea <HAL_TIM_PWM_Start+0xaa>
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b08      	cmp	r3, #8
 8004dd6:	d104      	bne.n	8004de2 <HAL_TIM_PWM_Start+0xa2>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004de0:	e003      	b.n	8004dea <HAL_TIM_PWM_Start+0xaa>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2202      	movs	r2, #2
 8004de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2201      	movs	r2, #1
 8004df0:	6839      	ldr	r1, [r7, #0]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 fc56 	bl	80056a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a23      	ldr	r2, [pc, #140]	; (8004e8c <HAL_TIM_PWM_Start+0x14c>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d107      	bne.n	8004e12 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a1d      	ldr	r2, [pc, #116]	; (8004e8c <HAL_TIM_PWM_Start+0x14c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d018      	beq.n	8004e4e <HAL_TIM_PWM_Start+0x10e>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e24:	d013      	beq.n	8004e4e <HAL_TIM_PWM_Start+0x10e>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a19      	ldr	r2, [pc, #100]	; (8004e90 <HAL_TIM_PWM_Start+0x150>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00e      	beq.n	8004e4e <HAL_TIM_PWM_Start+0x10e>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a17      	ldr	r2, [pc, #92]	; (8004e94 <HAL_TIM_PWM_Start+0x154>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d009      	beq.n	8004e4e <HAL_TIM_PWM_Start+0x10e>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a16      	ldr	r2, [pc, #88]	; (8004e98 <HAL_TIM_PWM_Start+0x158>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d004      	beq.n	8004e4e <HAL_TIM_PWM_Start+0x10e>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a14      	ldr	r2, [pc, #80]	; (8004e9c <HAL_TIM_PWM_Start+0x15c>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d111      	bne.n	8004e72 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f003 0307 	and.w	r3, r3, #7
 8004e58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2b06      	cmp	r3, #6
 8004e5e:	d010      	beq.n	8004e82 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e70:	e007      	b.n	8004e82 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f042 0201 	orr.w	r2, r2, #1
 8004e80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40010000 	.word	0x40010000
 8004e90:	40000400 	.word	0x40000400
 8004e94:	40000800 	.word	0x40000800
 8004e98:	40000c00 	.word	0x40000c00
 8004e9c:	40014000 	.word	0x40014000

08004ea0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e097      	b.n	8004fe4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d106      	bne.n	8004ece <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7fd fb9f 	bl	800260c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2202      	movs	r2, #2
 8004ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ee4:	f023 0307 	bic.w	r3, r3, #7
 8004ee8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	f000 f9c9 	bl	800528c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f22:	f023 0303 	bic.w	r3, r3, #3
 8004f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	021b      	lsls	r3, r3, #8
 8004f32:	4313      	orrs	r3, r2
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004f40:	f023 030c 	bic.w	r3, r3, #12
 8004f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	021b      	lsls	r3, r3, #8
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	011a      	lsls	r2, r3, #4
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	031b      	lsls	r3, r3, #12
 8004f70:	4313      	orrs	r3, r2
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004f7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004f86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	4313      	orrs	r3, r2
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ffc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005004:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800500c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005014:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d110      	bne.n	800503e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d102      	bne.n	8005028 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005022:	7b7b      	ldrb	r3, [r7, #13]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d001      	beq.n	800502c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e069      	b.n	8005100 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800503c:	e031      	b.n	80050a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b04      	cmp	r3, #4
 8005042:	d110      	bne.n	8005066 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005044:	7bbb      	ldrb	r3, [r7, #14]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d102      	bne.n	8005050 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800504a:	7b3b      	ldrb	r3, [r7, #12]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d001      	beq.n	8005054 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e055      	b.n	8005100 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005064:	e01d      	b.n	80050a2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d108      	bne.n	800507e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800506c:	7bbb      	ldrb	r3, [r7, #14]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d105      	bne.n	800507e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005072:	7b7b      	ldrb	r3, [r7, #13]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d102      	bne.n	800507e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005078:	7b3b      	ldrb	r3, [r7, #12]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d001      	beq.n	8005082 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e03e      	b.n	8005100 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2202      	movs	r2, #2
 8005086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2202      	movs	r2, #2
 800508e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2202      	movs	r2, #2
 800509e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <HAL_TIM_Encoder_Start+0xc4>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b04      	cmp	r3, #4
 80050ac:	d008      	beq.n	80050c0 <HAL_TIM_Encoder_Start+0xd4>
 80050ae:	e00f      	b.n	80050d0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2201      	movs	r2, #1
 80050b6:	2100      	movs	r1, #0
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 faf3 	bl	80056a4 <TIM_CCxChannelCmd>
      break;
 80050be:	e016      	b.n	80050ee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2201      	movs	r2, #1
 80050c6:	2104      	movs	r1, #4
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 faeb 	bl	80056a4 <TIM_CCxChannelCmd>
      break;
 80050ce:	e00e      	b.n	80050ee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2201      	movs	r2, #1
 80050d6:	2100      	movs	r1, #0
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 fae3 	bl	80056a4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2201      	movs	r2, #1
 80050e4:	2104      	movs	r1, #4
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fadc 	bl	80056a4 <TIM_CCxChannelCmd>
      break;
 80050ec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f042 0201 	orr.w	r2, r2, #1
 80050fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005114:	2300      	movs	r3, #0
 8005116:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005122:	2302      	movs	r3, #2
 8005124:	e0ae      	b.n	8005284 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b0c      	cmp	r3, #12
 8005132:	f200 809f 	bhi.w	8005274 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005136:	a201      	add	r2, pc, #4	; (adr r2, 800513c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513c:	08005171 	.word	0x08005171
 8005140:	08005275 	.word	0x08005275
 8005144:	08005275 	.word	0x08005275
 8005148:	08005275 	.word	0x08005275
 800514c:	080051b1 	.word	0x080051b1
 8005150:	08005275 	.word	0x08005275
 8005154:	08005275 	.word	0x08005275
 8005158:	08005275 	.word	0x08005275
 800515c:	080051f3 	.word	0x080051f3
 8005160:	08005275 	.word	0x08005275
 8005164:	08005275 	.word	0x08005275
 8005168:	08005275 	.word	0x08005275
 800516c:	08005233 	.word	0x08005233
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68b9      	ldr	r1, [r7, #8]
 8005176:	4618      	mov	r0, r3
 8005178:	f000 f908 	bl	800538c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f042 0208 	orr.w	r2, r2, #8
 800518a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699a      	ldr	r2, [r3, #24]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0204 	bic.w	r2, r2, #4
 800519a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6999      	ldr	r1, [r3, #24]
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	691a      	ldr	r2, [r3, #16]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	619a      	str	r2, [r3, #24]
      break;
 80051ae:	e064      	b.n	800527a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 f94e 	bl	8005458 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699a      	ldr	r2, [r3, #24]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	699a      	ldr	r2, [r3, #24]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6999      	ldr	r1, [r3, #24]
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	021a      	lsls	r2, r3, #8
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	430a      	orrs	r2, r1
 80051ee:	619a      	str	r2, [r3, #24]
      break;
 80051f0:	e043      	b.n	800527a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68b9      	ldr	r1, [r7, #8]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 f999 	bl	8005530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69da      	ldr	r2, [r3, #28]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f042 0208 	orr.w	r2, r2, #8
 800520c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69da      	ldr	r2, [r3, #28]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0204 	bic.w	r2, r2, #4
 800521c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69d9      	ldr	r1, [r3, #28]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	61da      	str	r2, [r3, #28]
      break;
 8005230:	e023      	b.n	800527a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68b9      	ldr	r1, [r7, #8]
 8005238:	4618      	mov	r0, r3
 800523a:	f000 f9e3 	bl	8005604 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	69da      	ldr	r2, [r3, #28]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800524c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69da      	ldr	r2, [r3, #28]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800525c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	69d9      	ldr	r1, [r3, #28]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	021a      	lsls	r2, r3, #8
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	61da      	str	r2, [r3, #28]
      break;
 8005272:	e002      	b.n	800527a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	75fb      	strb	r3, [r7, #23]
      break;
 8005278:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005282:	7dfb      	ldrb	r3, [r7, #23]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a34      	ldr	r2, [pc, #208]	; (8005370 <TIM_Base_SetConfig+0xe4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d00f      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052aa:	d00b      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a31      	ldr	r2, [pc, #196]	; (8005374 <TIM_Base_SetConfig+0xe8>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d007      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a30      	ldr	r2, [pc, #192]	; (8005378 <TIM_Base_SetConfig+0xec>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d003      	beq.n	80052c4 <TIM_Base_SetConfig+0x38>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a2f      	ldr	r2, [pc, #188]	; (800537c <TIM_Base_SetConfig+0xf0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d108      	bne.n	80052d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a25      	ldr	r2, [pc, #148]	; (8005370 <TIM_Base_SetConfig+0xe4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d01b      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052e4:	d017      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a22      	ldr	r2, [pc, #136]	; (8005374 <TIM_Base_SetConfig+0xe8>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d013      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a21      	ldr	r2, [pc, #132]	; (8005378 <TIM_Base_SetConfig+0xec>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00f      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a20      	ldr	r2, [pc, #128]	; (800537c <TIM_Base_SetConfig+0xf0>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d00b      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a1f      	ldr	r2, [pc, #124]	; (8005380 <TIM_Base_SetConfig+0xf4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d007      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a1e      	ldr	r2, [pc, #120]	; (8005384 <TIM_Base_SetConfig+0xf8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d003      	beq.n	8005316 <TIM_Base_SetConfig+0x8a>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a1d      	ldr	r2, [pc, #116]	; (8005388 <TIM_Base_SetConfig+0xfc>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d108      	bne.n	8005328 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800531c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a08      	ldr	r2, [pc, #32]	; (8005370 <TIM_Base_SetConfig+0xe4>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d103      	bne.n	800535c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	615a      	str	r2, [r3, #20]
}
 8005362:	bf00      	nop
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40010000 	.word	0x40010000
 8005374:	40000400 	.word	0x40000400
 8005378:	40000800 	.word	0x40000800
 800537c:	40000c00 	.word	0x40000c00
 8005380:	40014000 	.word	0x40014000
 8005384:	40014400 	.word	0x40014400
 8005388:	40014800 	.word	0x40014800

0800538c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	f023 0201 	bic.w	r2, r3, #1
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0303 	bic.w	r3, r3, #3
 80053c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f023 0302 	bic.w	r3, r3, #2
 80053d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	4313      	orrs	r3, r2
 80053de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a1c      	ldr	r2, [pc, #112]	; (8005454 <TIM_OC1_SetConfig+0xc8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d10c      	bne.n	8005402 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0308 	bic.w	r3, r3, #8
 80053ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f023 0304 	bic.w	r3, r3, #4
 8005400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a13      	ldr	r2, [pc, #76]	; (8005454 <TIM_OC1_SetConfig+0xc8>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d111      	bne.n	800542e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	621a      	str	r2, [r3, #32]
}
 8005448:	bf00      	nop
 800544a:	371c      	adds	r7, #28
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	40010000 	.word	0x40010000

08005458 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	f023 0210 	bic.w	r2, r3, #16
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	021b      	lsls	r3, r3, #8
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4313      	orrs	r3, r2
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f023 0320 	bic.w	r3, r3, #32
 80054a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a1e      	ldr	r2, [pc, #120]	; (800552c <TIM_OC2_SetConfig+0xd4>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d10d      	bne.n	80054d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	011b      	lsls	r3, r3, #4
 80054c6:	697a      	ldr	r2, [r7, #20]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a15      	ldr	r2, [pc, #84]	; (800552c <TIM_OC2_SetConfig+0xd4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d113      	bne.n	8005504 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	bf00      	nop
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000

08005530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f023 0303 	bic.w	r3, r3, #3
 8005566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	4313      	orrs	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	021b      	lsls	r3, r3, #8
 8005580:	697a      	ldr	r2, [r7, #20]
 8005582:	4313      	orrs	r3, r2
 8005584:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a1d      	ldr	r2, [pc, #116]	; (8005600 <TIM_OC3_SetConfig+0xd0>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d10d      	bne.n	80055aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005594:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	021b      	lsls	r3, r3, #8
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	4313      	orrs	r3, r2
 80055a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a14      	ldr	r2, [pc, #80]	; (8005600 <TIM_OC3_SetConfig+0xd0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d113      	bne.n	80055da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	011b      	lsls	r3, r3, #4
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	621a      	str	r2, [r3, #32]
}
 80055f4:	bf00      	nop
 80055f6:	371c      	adds	r7, #28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	40010000 	.word	0x40010000

08005604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69db      	ldr	r3, [r3, #28]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800563a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	4313      	orrs	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800564e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	031b      	lsls	r3, r3, #12
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a10      	ldr	r2, [pc, #64]	; (80056a0 <TIM_OC4_SetConfig+0x9c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d109      	bne.n	8005678 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800566a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	019b      	lsls	r3, r3, #6
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	4313      	orrs	r3, r2
 8005676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	621a      	str	r2, [r3, #32]
}
 8005692:	bf00      	nop
 8005694:	371c      	adds	r7, #28
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000

080056a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 031f 	and.w	r3, r3, #31
 80056b6:	2201      	movs	r2, #1
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a1a      	ldr	r2, [r3, #32]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	43db      	mvns	r3, r3
 80056c6:	401a      	ands	r2, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a1a      	ldr	r2, [r3, #32]
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f003 031f 	and.w	r3, r3, #31
 80056d6:	6879      	ldr	r1, [r7, #4]
 80056d8:	fa01 f303 	lsl.w	r3, r1, r3
 80056dc:	431a      	orrs	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	621a      	str	r2, [r3, #32]
}
 80056e2:	bf00      	nop
 80056e4:	371c      	adds	r7, #28
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
	...

080056f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005700:	2b01      	cmp	r3, #1
 8005702:	d101      	bne.n	8005708 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005704:	2302      	movs	r3, #2
 8005706:	e050      	b.n	80057aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800572e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1c      	ldr	r2, [pc, #112]	; (80057b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d018      	beq.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005754:	d013      	beq.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a18      	ldr	r2, [pc, #96]	; (80057bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00e      	beq.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a16      	ldr	r2, [pc, #88]	; (80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d009      	beq.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a15      	ldr	r2, [pc, #84]	; (80057c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d004      	beq.n	800577e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a13      	ldr	r2, [pc, #76]	; (80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d10c      	bne.n	8005798 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005784:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	4313      	orrs	r3, r2
 800578e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	40010000 	.word	0x40010000
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40000800 	.word	0x40000800
 80057c4:	40000c00 	.word	0x40000c00
 80057c8:	40014000 	.word	0x40014000

080057cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e03d      	b.n	8005864 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4313      	orrs	r3, r2
 8005826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e03f      	b.n	8005902 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d106      	bne.n	800589c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7fc ffa8 	bl	80027ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2224      	movs	r2, #36	; 0x24
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 f929 	bl	8005b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	691a      	ldr	r2, [r3, #16]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	695a      	ldr	r2, [r3, #20]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800590a:	b580      	push	{r7, lr}
 800590c:	b08a      	sub	sp, #40	; 0x28
 800590e:	af02      	add	r7, sp, #8
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	60b9      	str	r1, [r7, #8]
 8005914:	603b      	str	r3, [r7, #0]
 8005916:	4613      	mov	r3, r2
 8005918:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800591a:	2300      	movs	r3, #0
 800591c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b20      	cmp	r3, #32
 8005928:	d17c      	bne.n	8005a24 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_UART_Transmit+0x2c>
 8005930:	88fb      	ldrh	r3, [r7, #6]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e075      	b.n	8005a26 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005940:	2b01      	cmp	r3, #1
 8005942:	d101      	bne.n	8005948 <HAL_UART_Transmit+0x3e>
 8005944:	2302      	movs	r3, #2
 8005946:	e06e      	b.n	8005a26 <HAL_UART_Transmit+0x11c>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2221      	movs	r2, #33	; 0x21
 800595a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800595e:	f7fd f88f 	bl	8002a80 <HAL_GetTick>
 8005962:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	88fa      	ldrh	r2, [r7, #6]
 8005968:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	88fa      	ldrh	r2, [r7, #6]
 800596e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005978:	d108      	bne.n	800598c <HAL_UART_Transmit+0x82>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d104      	bne.n	800598c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005982:	2300      	movs	r3, #0
 8005984:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	61bb      	str	r3, [r7, #24]
 800598a:	e003      	b.n	8005994 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005990:	2300      	movs	r3, #0
 8005992:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800599c:	e02a      	b.n	80059f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	2200      	movs	r2, #0
 80059a6:	2180      	movs	r1, #128	; 0x80
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f840 	bl	8005a2e <UART_WaitOnFlagUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e036      	b.n	8005a26 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	881b      	ldrh	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	3302      	adds	r3, #2
 80059d2:	61bb      	str	r3, [r7, #24]
 80059d4:	e007      	b.n	80059e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	781a      	ldrb	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	3301      	adds	r3, #1
 80059e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	3b01      	subs	r3, #1
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1cf      	bne.n	800599e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2200      	movs	r2, #0
 8005a06:	2140      	movs	r1, #64	; 0x40
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 f810 	bl	8005a2e <UART_WaitOnFlagUntilTimeout>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d001      	beq.n	8005a18 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e006      	b.n	8005a26 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a24:	2302      	movs	r3, #2
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3720      	adds	r7, #32
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b090      	sub	sp, #64	; 0x40
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a3e:	e050      	b.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a46:	d04c      	beq.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <UART_WaitOnFlagUntilTimeout+0x30>
 8005a4e:	f7fd f817 	bl	8002a80 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d241      	bcs.n	8005ae2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	330c      	adds	r3, #12
 8005a64:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a7e:	637a      	str	r2, [r7, #52]	; 0x34
 8005a80:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1e5      	bne.n	8005a5e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3314      	adds	r3, #20
 8005a98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f023 0301 	bic.w	r3, r3, #1
 8005aa8:	63bb      	str	r3, [r7, #56]	; 0x38
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3314      	adds	r3, #20
 8005ab0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ab2:	623a      	str	r2, [r7, #32]
 8005ab4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab6:	69f9      	ldr	r1, [r7, #28]
 8005ab8:	6a3a      	ldr	r2, [r7, #32]
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e5      	bne.n	8005a92 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e00f      	b.n	8005b02 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	4013      	ands	r3, r2
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d09f      	beq.n	8005a40 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3740      	adds	r7, #64	; 0x40
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b10:	b09f      	sub	sp, #124	; 0x7c
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b22:	68d9      	ldr	r1, [r3, #12]
 8005b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	ea40 0301 	orr.w	r3, r0, r1
 8005b2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	431a      	orrs	r2, r3
 8005b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b50:	f021 010c 	bic.w	r1, r1, #12
 8005b54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b5a:	430b      	orrs	r3, r1
 8005b5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6a:	6999      	ldr	r1, [r3, #24]
 8005b6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	ea40 0301 	orr.w	r3, r0, r1
 8005b74:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4bc5      	ldr	r3, [pc, #788]	; (8005e90 <UART_SetConfig+0x384>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d004      	beq.n	8005b8a <UART_SetConfig+0x7e>
 8005b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4bc3      	ldr	r3, [pc, #780]	; (8005e94 <UART_SetConfig+0x388>)
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d103      	bne.n	8005b92 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b8a:	f7ff f875 	bl	8004c78 <HAL_RCC_GetPCLK2Freq>
 8005b8e:	6778      	str	r0, [r7, #116]	; 0x74
 8005b90:	e002      	b.n	8005b98 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b92:	f7ff f85d 	bl	8004c50 <HAL_RCC_GetPCLK1Freq>
 8005b96:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ba0:	f040 80b6 	bne.w	8005d10 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ba4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba6:	461c      	mov	r4, r3
 8005ba8:	f04f 0500 	mov.w	r5, #0
 8005bac:	4622      	mov	r2, r4
 8005bae:	462b      	mov	r3, r5
 8005bb0:	1891      	adds	r1, r2, r2
 8005bb2:	6439      	str	r1, [r7, #64]	; 0x40
 8005bb4:	415b      	adcs	r3, r3
 8005bb6:	647b      	str	r3, [r7, #68]	; 0x44
 8005bb8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bbc:	1912      	adds	r2, r2, r4
 8005bbe:	eb45 0303 	adc.w	r3, r5, r3
 8005bc2:	f04f 0000 	mov.w	r0, #0
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	00d9      	lsls	r1, r3, #3
 8005bcc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bd0:	00d0      	lsls	r0, r2, #3
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	1911      	adds	r1, r2, r4
 8005bd8:	6639      	str	r1, [r7, #96]	; 0x60
 8005bda:	416b      	adcs	r3, r5
 8005bdc:	667b      	str	r3, [r7, #100]	; 0x64
 8005bde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	461a      	mov	r2, r3
 8005be4:	f04f 0300 	mov.w	r3, #0
 8005be8:	1891      	adds	r1, r2, r2
 8005bea:	63b9      	str	r1, [r7, #56]	; 0x38
 8005bec:	415b      	adcs	r3, r3
 8005bee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bf0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005bf4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005bf8:	f7fb f84e 	bl	8000c98 <__aeabi_uldivmod>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4ba5      	ldr	r3, [pc, #660]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c02:	fba3 2302 	umull	r2, r3, r3, r2
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	011e      	lsls	r6, r3, #4
 8005c0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c0c:	461c      	mov	r4, r3
 8005c0e:	f04f 0500 	mov.w	r5, #0
 8005c12:	4622      	mov	r2, r4
 8005c14:	462b      	mov	r3, r5
 8005c16:	1891      	adds	r1, r2, r2
 8005c18:	6339      	str	r1, [r7, #48]	; 0x30
 8005c1a:	415b      	adcs	r3, r3
 8005c1c:	637b      	str	r3, [r7, #52]	; 0x34
 8005c1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c22:	1912      	adds	r2, r2, r4
 8005c24:	eb45 0303 	adc.w	r3, r5, r3
 8005c28:	f04f 0000 	mov.w	r0, #0
 8005c2c:	f04f 0100 	mov.w	r1, #0
 8005c30:	00d9      	lsls	r1, r3, #3
 8005c32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c36:	00d0      	lsls	r0, r2, #3
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	1911      	adds	r1, r2, r4
 8005c3e:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c40:	416b      	adcs	r3, r5
 8005c42:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	461a      	mov	r2, r3
 8005c4a:	f04f 0300 	mov.w	r3, #0
 8005c4e:	1891      	adds	r1, r2, r2
 8005c50:	62b9      	str	r1, [r7, #40]	; 0x28
 8005c52:	415b      	adcs	r3, r3
 8005c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c5a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005c5e:	f7fb f81b 	bl	8000c98 <__aeabi_uldivmod>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4b8c      	ldr	r3, [pc, #560]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c68:	fba3 1302 	umull	r1, r3, r3, r2
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	2164      	movs	r1, #100	; 0x64
 8005c70:	fb01 f303 	mul.w	r3, r1, r3
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	3332      	adds	r3, #50	; 0x32
 8005c7a:	4a87      	ldr	r2, [pc, #540]	; (8005e98 <UART_SetConfig+0x38c>)
 8005c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c80:	095b      	lsrs	r3, r3, #5
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c88:	441e      	add	r6, r3
 8005c8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f04f 0100 	mov.w	r1, #0
 8005c92:	4602      	mov	r2, r0
 8005c94:	460b      	mov	r3, r1
 8005c96:	1894      	adds	r4, r2, r2
 8005c98:	623c      	str	r4, [r7, #32]
 8005c9a:	415b      	adcs	r3, r3
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ca2:	1812      	adds	r2, r2, r0
 8005ca4:	eb41 0303 	adc.w	r3, r1, r3
 8005ca8:	f04f 0400 	mov.w	r4, #0
 8005cac:	f04f 0500 	mov.w	r5, #0
 8005cb0:	00dd      	lsls	r5, r3, #3
 8005cb2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005cb6:	00d4      	lsls	r4, r2, #3
 8005cb8:	4622      	mov	r2, r4
 8005cba:	462b      	mov	r3, r5
 8005cbc:	1814      	adds	r4, r2, r0
 8005cbe:	653c      	str	r4, [r7, #80]	; 0x50
 8005cc0:	414b      	adcs	r3, r1
 8005cc2:	657b      	str	r3, [r7, #84]	; 0x54
 8005cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	461a      	mov	r2, r3
 8005cca:	f04f 0300 	mov.w	r3, #0
 8005cce:	1891      	adds	r1, r2, r2
 8005cd0:	61b9      	str	r1, [r7, #24]
 8005cd2:	415b      	adcs	r3, r3
 8005cd4:	61fb      	str	r3, [r7, #28]
 8005cd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cda:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005cde:	f7fa ffdb 	bl	8000c98 <__aeabi_uldivmod>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	4b6c      	ldr	r3, [pc, #432]	; (8005e98 <UART_SetConfig+0x38c>)
 8005ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8005cec:	095b      	lsrs	r3, r3, #5
 8005cee:	2164      	movs	r1, #100	; 0x64
 8005cf0:	fb01 f303 	mul.w	r3, r1, r3
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	3332      	adds	r3, #50	; 0x32
 8005cfa:	4a67      	ldr	r2, [pc, #412]	; (8005e98 <UART_SetConfig+0x38c>)
 8005cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	f003 0207 	and.w	r2, r3, #7
 8005d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4432      	add	r2, r6
 8005d0c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d0e:	e0b9      	b.n	8005e84 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d12:	461c      	mov	r4, r3
 8005d14:	f04f 0500 	mov.w	r5, #0
 8005d18:	4622      	mov	r2, r4
 8005d1a:	462b      	mov	r3, r5
 8005d1c:	1891      	adds	r1, r2, r2
 8005d1e:	6139      	str	r1, [r7, #16]
 8005d20:	415b      	adcs	r3, r3
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005d28:	1912      	adds	r2, r2, r4
 8005d2a:	eb45 0303 	adc.w	r3, r5, r3
 8005d2e:	f04f 0000 	mov.w	r0, #0
 8005d32:	f04f 0100 	mov.w	r1, #0
 8005d36:	00d9      	lsls	r1, r3, #3
 8005d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d3c:	00d0      	lsls	r0, r2, #3
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	eb12 0804 	adds.w	r8, r2, r4
 8005d46:	eb43 0905 	adc.w	r9, r3, r5
 8005d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f04f 0100 	mov.w	r1, #0
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	008b      	lsls	r3, r1, #2
 8005d5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d62:	0082      	lsls	r2, r0, #2
 8005d64:	4640      	mov	r0, r8
 8005d66:	4649      	mov	r1, r9
 8005d68:	f7fa ff96 	bl	8000c98 <__aeabi_uldivmod>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4b49      	ldr	r3, [pc, #292]	; (8005e98 <UART_SetConfig+0x38c>)
 8005d72:	fba3 2302 	umull	r2, r3, r3, r2
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	011e      	lsls	r6, r3, #4
 8005d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f04f 0100 	mov.w	r1, #0
 8005d82:	4602      	mov	r2, r0
 8005d84:	460b      	mov	r3, r1
 8005d86:	1894      	adds	r4, r2, r2
 8005d88:	60bc      	str	r4, [r7, #8]
 8005d8a:	415b      	adcs	r3, r3
 8005d8c:	60fb      	str	r3, [r7, #12]
 8005d8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d92:	1812      	adds	r2, r2, r0
 8005d94:	eb41 0303 	adc.w	r3, r1, r3
 8005d98:	f04f 0400 	mov.w	r4, #0
 8005d9c:	f04f 0500 	mov.w	r5, #0
 8005da0:	00dd      	lsls	r5, r3, #3
 8005da2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005da6:	00d4      	lsls	r4, r2, #3
 8005da8:	4622      	mov	r2, r4
 8005daa:	462b      	mov	r3, r5
 8005dac:	1814      	adds	r4, r2, r0
 8005dae:	64bc      	str	r4, [r7, #72]	; 0x48
 8005db0:	414b      	adcs	r3, r1
 8005db2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f04f 0100 	mov.w	r1, #0
 8005dbe:	f04f 0200 	mov.w	r2, #0
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	008b      	lsls	r3, r1, #2
 8005dc8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005dcc:	0082      	lsls	r2, r0, #2
 8005dce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005dd2:	f7fa ff61 	bl	8000c98 <__aeabi_uldivmod>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4b2f      	ldr	r3, [pc, #188]	; (8005e98 <UART_SetConfig+0x38c>)
 8005ddc:	fba3 1302 	umull	r1, r3, r3, r2
 8005de0:	095b      	lsrs	r3, r3, #5
 8005de2:	2164      	movs	r1, #100	; 0x64
 8005de4:	fb01 f303 	mul.w	r3, r1, r3
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	3332      	adds	r3, #50	; 0x32
 8005dee:	4a2a      	ldr	r2, [pc, #168]	; (8005e98 <UART_SetConfig+0x38c>)
 8005df0:	fba2 2303 	umull	r2, r3, r2, r3
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dfa:	441e      	add	r6, r3
 8005dfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f04f 0100 	mov.w	r1, #0
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	1894      	adds	r4, r2, r2
 8005e0a:	603c      	str	r4, [r7, #0]
 8005e0c:	415b      	adcs	r3, r3
 8005e0e:	607b      	str	r3, [r7, #4]
 8005e10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e14:	1812      	adds	r2, r2, r0
 8005e16:	eb41 0303 	adc.w	r3, r1, r3
 8005e1a:	f04f 0400 	mov.w	r4, #0
 8005e1e:	f04f 0500 	mov.w	r5, #0
 8005e22:	00dd      	lsls	r5, r3, #3
 8005e24:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e28:	00d4      	lsls	r4, r2, #3
 8005e2a:	4622      	mov	r2, r4
 8005e2c:	462b      	mov	r3, r5
 8005e2e:	eb12 0a00 	adds.w	sl, r2, r0
 8005e32:	eb43 0b01 	adc.w	fp, r3, r1
 8005e36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f04f 0100 	mov.w	r1, #0
 8005e40:	f04f 0200 	mov.w	r2, #0
 8005e44:	f04f 0300 	mov.w	r3, #0
 8005e48:	008b      	lsls	r3, r1, #2
 8005e4a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e4e:	0082      	lsls	r2, r0, #2
 8005e50:	4650      	mov	r0, sl
 8005e52:	4659      	mov	r1, fp
 8005e54:	f7fa ff20 	bl	8000c98 <__aeabi_uldivmod>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <UART_SetConfig+0x38c>)
 8005e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	2164      	movs	r1, #100	; 0x64
 8005e66:	fb01 f303 	mul.w	r3, r1, r3
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	3332      	adds	r3, #50	; 0x32
 8005e70:	4a09      	ldr	r2, [pc, #36]	; (8005e98 <UART_SetConfig+0x38c>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	f003 020f 	and.w	r2, r3, #15
 8005e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4432      	add	r2, r6
 8005e82:	609a      	str	r2, [r3, #8]
}
 8005e84:	bf00      	nop
 8005e86:	377c      	adds	r7, #124	; 0x7c
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8e:	bf00      	nop
 8005e90:	40011000 	.word	0x40011000
 8005e94:	40011400 	.word	0x40011400
 8005e98:	51eb851f 	.word	0x51eb851f

08005e9c <__errno>:
 8005e9c:	4b01      	ldr	r3, [pc, #4]	; (8005ea4 <__errno+0x8>)
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	20000010 	.word	0x20000010

08005ea8 <__libc_init_array>:
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	4d0d      	ldr	r5, [pc, #52]	; (8005ee0 <__libc_init_array+0x38>)
 8005eac:	4c0d      	ldr	r4, [pc, #52]	; (8005ee4 <__libc_init_array+0x3c>)
 8005eae:	1b64      	subs	r4, r4, r5
 8005eb0:	10a4      	asrs	r4, r4, #2
 8005eb2:	2600      	movs	r6, #0
 8005eb4:	42a6      	cmp	r6, r4
 8005eb6:	d109      	bne.n	8005ecc <__libc_init_array+0x24>
 8005eb8:	4d0b      	ldr	r5, [pc, #44]	; (8005ee8 <__libc_init_array+0x40>)
 8005eba:	4c0c      	ldr	r4, [pc, #48]	; (8005eec <__libc_init_array+0x44>)
 8005ebc:	f002 fc32 	bl	8008724 <_init>
 8005ec0:	1b64      	subs	r4, r4, r5
 8005ec2:	10a4      	asrs	r4, r4, #2
 8005ec4:	2600      	movs	r6, #0
 8005ec6:	42a6      	cmp	r6, r4
 8005ec8:	d105      	bne.n	8005ed6 <__libc_init_array+0x2e>
 8005eca:	bd70      	pop	{r4, r5, r6, pc}
 8005ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ed0:	4798      	blx	r3
 8005ed2:	3601      	adds	r6, #1
 8005ed4:	e7ee      	b.n	8005eb4 <__libc_init_array+0xc>
 8005ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eda:	4798      	blx	r3
 8005edc:	3601      	adds	r6, #1
 8005ede:	e7f2      	b.n	8005ec6 <__libc_init_array+0x1e>
 8005ee0:	080089c0 	.word	0x080089c0
 8005ee4:	080089c0 	.word	0x080089c0
 8005ee8:	080089c0 	.word	0x080089c0
 8005eec:	080089c4 	.word	0x080089c4

08005ef0 <memset>:
 8005ef0:	4402      	add	r2, r0
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d100      	bne.n	8005efa <memset+0xa>
 8005ef8:	4770      	bx	lr
 8005efa:	f803 1b01 	strb.w	r1, [r3], #1
 8005efe:	e7f9      	b.n	8005ef4 <memset+0x4>

08005f00 <siprintf>:
 8005f00:	b40e      	push	{r1, r2, r3}
 8005f02:	b500      	push	{lr}
 8005f04:	b09c      	sub	sp, #112	; 0x70
 8005f06:	ab1d      	add	r3, sp, #116	; 0x74
 8005f08:	9002      	str	r0, [sp, #8]
 8005f0a:	9006      	str	r0, [sp, #24]
 8005f0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f10:	4809      	ldr	r0, [pc, #36]	; (8005f38 <siprintf+0x38>)
 8005f12:	9107      	str	r1, [sp, #28]
 8005f14:	9104      	str	r1, [sp, #16]
 8005f16:	4909      	ldr	r1, [pc, #36]	; (8005f3c <siprintf+0x3c>)
 8005f18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f1c:	9105      	str	r1, [sp, #20]
 8005f1e:	6800      	ldr	r0, [r0, #0]
 8005f20:	9301      	str	r3, [sp, #4]
 8005f22:	a902      	add	r1, sp, #8
 8005f24:	f000 f868 	bl	8005ff8 <_svfiprintf_r>
 8005f28:	9b02      	ldr	r3, [sp, #8]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	b01c      	add	sp, #112	; 0x70
 8005f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f34:	b003      	add	sp, #12
 8005f36:	4770      	bx	lr
 8005f38:	20000010 	.word	0x20000010
 8005f3c:	ffff0208 	.word	0xffff0208

08005f40 <__ssputs_r>:
 8005f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f44:	688e      	ldr	r6, [r1, #8]
 8005f46:	429e      	cmp	r6, r3
 8005f48:	4682      	mov	sl, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	4690      	mov	r8, r2
 8005f4e:	461f      	mov	r7, r3
 8005f50:	d838      	bhi.n	8005fc4 <__ssputs_r+0x84>
 8005f52:	898a      	ldrh	r2, [r1, #12]
 8005f54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f58:	d032      	beq.n	8005fc0 <__ssputs_r+0x80>
 8005f5a:	6825      	ldr	r5, [r4, #0]
 8005f5c:	6909      	ldr	r1, [r1, #16]
 8005f5e:	eba5 0901 	sub.w	r9, r5, r1
 8005f62:	6965      	ldr	r5, [r4, #20]
 8005f64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	444b      	add	r3, r9
 8005f70:	106d      	asrs	r5, r5, #1
 8005f72:	429d      	cmp	r5, r3
 8005f74:	bf38      	it	cc
 8005f76:	461d      	movcc	r5, r3
 8005f78:	0553      	lsls	r3, r2, #21
 8005f7a:	d531      	bpl.n	8005fe0 <__ssputs_r+0xa0>
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	f000 fb47 	bl	8006610 <_malloc_r>
 8005f82:	4606      	mov	r6, r0
 8005f84:	b950      	cbnz	r0, 8005f9c <__ssputs_r+0x5c>
 8005f86:	230c      	movs	r3, #12
 8005f88:	f8ca 3000 	str.w	r3, [sl]
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f92:	81a3      	strh	r3, [r4, #12]
 8005f94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f9c:	6921      	ldr	r1, [r4, #16]
 8005f9e:	464a      	mov	r2, r9
 8005fa0:	f000 fabe 	bl	8006520 <memcpy>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	6126      	str	r6, [r4, #16]
 8005fb2:	6165      	str	r5, [r4, #20]
 8005fb4:	444e      	add	r6, r9
 8005fb6:	eba5 0509 	sub.w	r5, r5, r9
 8005fba:	6026      	str	r6, [r4, #0]
 8005fbc:	60a5      	str	r5, [r4, #8]
 8005fbe:	463e      	mov	r6, r7
 8005fc0:	42be      	cmp	r6, r7
 8005fc2:	d900      	bls.n	8005fc6 <__ssputs_r+0x86>
 8005fc4:	463e      	mov	r6, r7
 8005fc6:	4632      	mov	r2, r6
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	4641      	mov	r1, r8
 8005fcc:	f000 fab6 	bl	800653c <memmove>
 8005fd0:	68a3      	ldr	r3, [r4, #8]
 8005fd2:	6822      	ldr	r2, [r4, #0]
 8005fd4:	1b9b      	subs	r3, r3, r6
 8005fd6:	4432      	add	r2, r6
 8005fd8:	60a3      	str	r3, [r4, #8]
 8005fda:	6022      	str	r2, [r4, #0]
 8005fdc:	2000      	movs	r0, #0
 8005fde:	e7db      	b.n	8005f98 <__ssputs_r+0x58>
 8005fe0:	462a      	mov	r2, r5
 8005fe2:	f000 fb6f 	bl	80066c4 <_realloc_r>
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d1e1      	bne.n	8005fb0 <__ssputs_r+0x70>
 8005fec:	6921      	ldr	r1, [r4, #16]
 8005fee:	4650      	mov	r0, sl
 8005ff0:	f000 fabe 	bl	8006570 <_free_r>
 8005ff4:	e7c7      	b.n	8005f86 <__ssputs_r+0x46>
	...

08005ff8 <_svfiprintf_r>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	4698      	mov	r8, r3
 8005ffe:	898b      	ldrh	r3, [r1, #12]
 8006000:	061b      	lsls	r3, r3, #24
 8006002:	b09d      	sub	sp, #116	; 0x74
 8006004:	4607      	mov	r7, r0
 8006006:	460d      	mov	r5, r1
 8006008:	4614      	mov	r4, r2
 800600a:	d50e      	bpl.n	800602a <_svfiprintf_r+0x32>
 800600c:	690b      	ldr	r3, [r1, #16]
 800600e:	b963      	cbnz	r3, 800602a <_svfiprintf_r+0x32>
 8006010:	2140      	movs	r1, #64	; 0x40
 8006012:	f000 fafd 	bl	8006610 <_malloc_r>
 8006016:	6028      	str	r0, [r5, #0]
 8006018:	6128      	str	r0, [r5, #16]
 800601a:	b920      	cbnz	r0, 8006026 <_svfiprintf_r+0x2e>
 800601c:	230c      	movs	r3, #12
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006024:	e0d1      	b.n	80061ca <_svfiprintf_r+0x1d2>
 8006026:	2340      	movs	r3, #64	; 0x40
 8006028:	616b      	str	r3, [r5, #20]
 800602a:	2300      	movs	r3, #0
 800602c:	9309      	str	r3, [sp, #36]	; 0x24
 800602e:	2320      	movs	r3, #32
 8006030:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006034:	f8cd 800c 	str.w	r8, [sp, #12]
 8006038:	2330      	movs	r3, #48	; 0x30
 800603a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80061e4 <_svfiprintf_r+0x1ec>
 800603e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006042:	f04f 0901 	mov.w	r9, #1
 8006046:	4623      	mov	r3, r4
 8006048:	469a      	mov	sl, r3
 800604a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800604e:	b10a      	cbz	r2, 8006054 <_svfiprintf_r+0x5c>
 8006050:	2a25      	cmp	r2, #37	; 0x25
 8006052:	d1f9      	bne.n	8006048 <_svfiprintf_r+0x50>
 8006054:	ebba 0b04 	subs.w	fp, sl, r4
 8006058:	d00b      	beq.n	8006072 <_svfiprintf_r+0x7a>
 800605a:	465b      	mov	r3, fp
 800605c:	4622      	mov	r2, r4
 800605e:	4629      	mov	r1, r5
 8006060:	4638      	mov	r0, r7
 8006062:	f7ff ff6d 	bl	8005f40 <__ssputs_r>
 8006066:	3001      	adds	r0, #1
 8006068:	f000 80aa 	beq.w	80061c0 <_svfiprintf_r+0x1c8>
 800606c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800606e:	445a      	add	r2, fp
 8006070:	9209      	str	r2, [sp, #36]	; 0x24
 8006072:	f89a 3000 	ldrb.w	r3, [sl]
 8006076:	2b00      	cmp	r3, #0
 8006078:	f000 80a2 	beq.w	80061c0 <_svfiprintf_r+0x1c8>
 800607c:	2300      	movs	r3, #0
 800607e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006082:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006086:	f10a 0a01 	add.w	sl, sl, #1
 800608a:	9304      	str	r3, [sp, #16]
 800608c:	9307      	str	r3, [sp, #28]
 800608e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006092:	931a      	str	r3, [sp, #104]	; 0x68
 8006094:	4654      	mov	r4, sl
 8006096:	2205      	movs	r2, #5
 8006098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800609c:	4851      	ldr	r0, [pc, #324]	; (80061e4 <_svfiprintf_r+0x1ec>)
 800609e:	f7fa f8a7 	bl	80001f0 <memchr>
 80060a2:	9a04      	ldr	r2, [sp, #16]
 80060a4:	b9d8      	cbnz	r0, 80060de <_svfiprintf_r+0xe6>
 80060a6:	06d0      	lsls	r0, r2, #27
 80060a8:	bf44      	itt	mi
 80060aa:	2320      	movmi	r3, #32
 80060ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060b0:	0711      	lsls	r1, r2, #28
 80060b2:	bf44      	itt	mi
 80060b4:	232b      	movmi	r3, #43	; 0x2b
 80060b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060ba:	f89a 3000 	ldrb.w	r3, [sl]
 80060be:	2b2a      	cmp	r3, #42	; 0x2a
 80060c0:	d015      	beq.n	80060ee <_svfiprintf_r+0xf6>
 80060c2:	9a07      	ldr	r2, [sp, #28]
 80060c4:	4654      	mov	r4, sl
 80060c6:	2000      	movs	r0, #0
 80060c8:	f04f 0c0a 	mov.w	ip, #10
 80060cc:	4621      	mov	r1, r4
 80060ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060d2:	3b30      	subs	r3, #48	; 0x30
 80060d4:	2b09      	cmp	r3, #9
 80060d6:	d94e      	bls.n	8006176 <_svfiprintf_r+0x17e>
 80060d8:	b1b0      	cbz	r0, 8006108 <_svfiprintf_r+0x110>
 80060da:	9207      	str	r2, [sp, #28]
 80060dc:	e014      	b.n	8006108 <_svfiprintf_r+0x110>
 80060de:	eba0 0308 	sub.w	r3, r0, r8
 80060e2:	fa09 f303 	lsl.w	r3, r9, r3
 80060e6:	4313      	orrs	r3, r2
 80060e8:	9304      	str	r3, [sp, #16]
 80060ea:	46a2      	mov	sl, r4
 80060ec:	e7d2      	b.n	8006094 <_svfiprintf_r+0x9c>
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	1d19      	adds	r1, r3, #4
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	9103      	str	r1, [sp, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	bfbb      	ittet	lt
 80060fa:	425b      	neglt	r3, r3
 80060fc:	f042 0202 	orrlt.w	r2, r2, #2
 8006100:	9307      	strge	r3, [sp, #28]
 8006102:	9307      	strlt	r3, [sp, #28]
 8006104:	bfb8      	it	lt
 8006106:	9204      	strlt	r2, [sp, #16]
 8006108:	7823      	ldrb	r3, [r4, #0]
 800610a:	2b2e      	cmp	r3, #46	; 0x2e
 800610c:	d10c      	bne.n	8006128 <_svfiprintf_r+0x130>
 800610e:	7863      	ldrb	r3, [r4, #1]
 8006110:	2b2a      	cmp	r3, #42	; 0x2a
 8006112:	d135      	bne.n	8006180 <_svfiprintf_r+0x188>
 8006114:	9b03      	ldr	r3, [sp, #12]
 8006116:	1d1a      	adds	r2, r3, #4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	9203      	str	r2, [sp, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	bfb8      	it	lt
 8006120:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006124:	3402      	adds	r4, #2
 8006126:	9305      	str	r3, [sp, #20]
 8006128:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80061f4 <_svfiprintf_r+0x1fc>
 800612c:	7821      	ldrb	r1, [r4, #0]
 800612e:	2203      	movs	r2, #3
 8006130:	4650      	mov	r0, sl
 8006132:	f7fa f85d 	bl	80001f0 <memchr>
 8006136:	b140      	cbz	r0, 800614a <_svfiprintf_r+0x152>
 8006138:	2340      	movs	r3, #64	; 0x40
 800613a:	eba0 000a 	sub.w	r0, r0, sl
 800613e:	fa03 f000 	lsl.w	r0, r3, r0
 8006142:	9b04      	ldr	r3, [sp, #16]
 8006144:	4303      	orrs	r3, r0
 8006146:	3401      	adds	r4, #1
 8006148:	9304      	str	r3, [sp, #16]
 800614a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800614e:	4826      	ldr	r0, [pc, #152]	; (80061e8 <_svfiprintf_r+0x1f0>)
 8006150:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006154:	2206      	movs	r2, #6
 8006156:	f7fa f84b 	bl	80001f0 <memchr>
 800615a:	2800      	cmp	r0, #0
 800615c:	d038      	beq.n	80061d0 <_svfiprintf_r+0x1d8>
 800615e:	4b23      	ldr	r3, [pc, #140]	; (80061ec <_svfiprintf_r+0x1f4>)
 8006160:	bb1b      	cbnz	r3, 80061aa <_svfiprintf_r+0x1b2>
 8006162:	9b03      	ldr	r3, [sp, #12]
 8006164:	3307      	adds	r3, #7
 8006166:	f023 0307 	bic.w	r3, r3, #7
 800616a:	3308      	adds	r3, #8
 800616c:	9303      	str	r3, [sp, #12]
 800616e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006170:	4433      	add	r3, r6
 8006172:	9309      	str	r3, [sp, #36]	; 0x24
 8006174:	e767      	b.n	8006046 <_svfiprintf_r+0x4e>
 8006176:	fb0c 3202 	mla	r2, ip, r2, r3
 800617a:	460c      	mov	r4, r1
 800617c:	2001      	movs	r0, #1
 800617e:	e7a5      	b.n	80060cc <_svfiprintf_r+0xd4>
 8006180:	2300      	movs	r3, #0
 8006182:	3401      	adds	r4, #1
 8006184:	9305      	str	r3, [sp, #20]
 8006186:	4619      	mov	r1, r3
 8006188:	f04f 0c0a 	mov.w	ip, #10
 800618c:	4620      	mov	r0, r4
 800618e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006192:	3a30      	subs	r2, #48	; 0x30
 8006194:	2a09      	cmp	r2, #9
 8006196:	d903      	bls.n	80061a0 <_svfiprintf_r+0x1a8>
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0c5      	beq.n	8006128 <_svfiprintf_r+0x130>
 800619c:	9105      	str	r1, [sp, #20]
 800619e:	e7c3      	b.n	8006128 <_svfiprintf_r+0x130>
 80061a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80061a4:	4604      	mov	r4, r0
 80061a6:	2301      	movs	r3, #1
 80061a8:	e7f0      	b.n	800618c <_svfiprintf_r+0x194>
 80061aa:	ab03      	add	r3, sp, #12
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	462a      	mov	r2, r5
 80061b0:	4b0f      	ldr	r3, [pc, #60]	; (80061f0 <_svfiprintf_r+0x1f8>)
 80061b2:	a904      	add	r1, sp, #16
 80061b4:	4638      	mov	r0, r7
 80061b6:	f3af 8000 	nop.w
 80061ba:	1c42      	adds	r2, r0, #1
 80061bc:	4606      	mov	r6, r0
 80061be:	d1d6      	bne.n	800616e <_svfiprintf_r+0x176>
 80061c0:	89ab      	ldrh	r3, [r5, #12]
 80061c2:	065b      	lsls	r3, r3, #25
 80061c4:	f53f af2c 	bmi.w	8006020 <_svfiprintf_r+0x28>
 80061c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061ca:	b01d      	add	sp, #116	; 0x74
 80061cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d0:	ab03      	add	r3, sp, #12
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	462a      	mov	r2, r5
 80061d6:	4b06      	ldr	r3, [pc, #24]	; (80061f0 <_svfiprintf_r+0x1f8>)
 80061d8:	a904      	add	r1, sp, #16
 80061da:	4638      	mov	r0, r7
 80061dc:	f000 f87a 	bl	80062d4 <_printf_i>
 80061e0:	e7eb      	b.n	80061ba <_svfiprintf_r+0x1c2>
 80061e2:	bf00      	nop
 80061e4:	0800876c 	.word	0x0800876c
 80061e8:	08008776 	.word	0x08008776
 80061ec:	00000000 	.word	0x00000000
 80061f0:	08005f41 	.word	0x08005f41
 80061f4:	08008772 	.word	0x08008772

080061f8 <_printf_common>:
 80061f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	4616      	mov	r6, r2
 80061fe:	4699      	mov	r9, r3
 8006200:	688a      	ldr	r2, [r1, #8]
 8006202:	690b      	ldr	r3, [r1, #16]
 8006204:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006208:	4293      	cmp	r3, r2
 800620a:	bfb8      	it	lt
 800620c:	4613      	movlt	r3, r2
 800620e:	6033      	str	r3, [r6, #0]
 8006210:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006214:	4607      	mov	r7, r0
 8006216:	460c      	mov	r4, r1
 8006218:	b10a      	cbz	r2, 800621e <_printf_common+0x26>
 800621a:	3301      	adds	r3, #1
 800621c:	6033      	str	r3, [r6, #0]
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	0699      	lsls	r1, r3, #26
 8006222:	bf42      	ittt	mi
 8006224:	6833      	ldrmi	r3, [r6, #0]
 8006226:	3302      	addmi	r3, #2
 8006228:	6033      	strmi	r3, [r6, #0]
 800622a:	6825      	ldr	r5, [r4, #0]
 800622c:	f015 0506 	ands.w	r5, r5, #6
 8006230:	d106      	bne.n	8006240 <_printf_common+0x48>
 8006232:	f104 0a19 	add.w	sl, r4, #25
 8006236:	68e3      	ldr	r3, [r4, #12]
 8006238:	6832      	ldr	r2, [r6, #0]
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	42ab      	cmp	r3, r5
 800623e:	dc26      	bgt.n	800628e <_printf_common+0x96>
 8006240:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006244:	1e13      	subs	r3, r2, #0
 8006246:	6822      	ldr	r2, [r4, #0]
 8006248:	bf18      	it	ne
 800624a:	2301      	movne	r3, #1
 800624c:	0692      	lsls	r2, r2, #26
 800624e:	d42b      	bmi.n	80062a8 <_printf_common+0xb0>
 8006250:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006254:	4649      	mov	r1, r9
 8006256:	4638      	mov	r0, r7
 8006258:	47c0      	blx	r8
 800625a:	3001      	adds	r0, #1
 800625c:	d01e      	beq.n	800629c <_printf_common+0xa4>
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	68e5      	ldr	r5, [r4, #12]
 8006262:	6832      	ldr	r2, [r6, #0]
 8006264:	f003 0306 	and.w	r3, r3, #6
 8006268:	2b04      	cmp	r3, #4
 800626a:	bf08      	it	eq
 800626c:	1aad      	subeq	r5, r5, r2
 800626e:	68a3      	ldr	r3, [r4, #8]
 8006270:	6922      	ldr	r2, [r4, #16]
 8006272:	bf0c      	ite	eq
 8006274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006278:	2500      	movne	r5, #0
 800627a:	4293      	cmp	r3, r2
 800627c:	bfc4      	itt	gt
 800627e:	1a9b      	subgt	r3, r3, r2
 8006280:	18ed      	addgt	r5, r5, r3
 8006282:	2600      	movs	r6, #0
 8006284:	341a      	adds	r4, #26
 8006286:	42b5      	cmp	r5, r6
 8006288:	d11a      	bne.n	80062c0 <_printf_common+0xc8>
 800628a:	2000      	movs	r0, #0
 800628c:	e008      	b.n	80062a0 <_printf_common+0xa8>
 800628e:	2301      	movs	r3, #1
 8006290:	4652      	mov	r2, sl
 8006292:	4649      	mov	r1, r9
 8006294:	4638      	mov	r0, r7
 8006296:	47c0      	blx	r8
 8006298:	3001      	adds	r0, #1
 800629a:	d103      	bne.n	80062a4 <_printf_common+0xac>
 800629c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a4:	3501      	adds	r5, #1
 80062a6:	e7c6      	b.n	8006236 <_printf_common+0x3e>
 80062a8:	18e1      	adds	r1, r4, r3
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	2030      	movs	r0, #48	; 0x30
 80062ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062b2:	4422      	add	r2, r4
 80062b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062bc:	3302      	adds	r3, #2
 80062be:	e7c7      	b.n	8006250 <_printf_common+0x58>
 80062c0:	2301      	movs	r3, #1
 80062c2:	4622      	mov	r2, r4
 80062c4:	4649      	mov	r1, r9
 80062c6:	4638      	mov	r0, r7
 80062c8:	47c0      	blx	r8
 80062ca:	3001      	adds	r0, #1
 80062cc:	d0e6      	beq.n	800629c <_printf_common+0xa4>
 80062ce:	3601      	adds	r6, #1
 80062d0:	e7d9      	b.n	8006286 <_printf_common+0x8e>
	...

080062d4 <_printf_i>:
 80062d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	460c      	mov	r4, r1
 80062da:	4691      	mov	r9, r2
 80062dc:	7e27      	ldrb	r7, [r4, #24]
 80062de:	990c      	ldr	r1, [sp, #48]	; 0x30
 80062e0:	2f78      	cmp	r7, #120	; 0x78
 80062e2:	4680      	mov	r8, r0
 80062e4:	469a      	mov	sl, r3
 80062e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062ea:	d807      	bhi.n	80062fc <_printf_i+0x28>
 80062ec:	2f62      	cmp	r7, #98	; 0x62
 80062ee:	d80a      	bhi.n	8006306 <_printf_i+0x32>
 80062f0:	2f00      	cmp	r7, #0
 80062f2:	f000 80d8 	beq.w	80064a6 <_printf_i+0x1d2>
 80062f6:	2f58      	cmp	r7, #88	; 0x58
 80062f8:	f000 80a3 	beq.w	8006442 <_printf_i+0x16e>
 80062fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006300:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006304:	e03a      	b.n	800637c <_printf_i+0xa8>
 8006306:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800630a:	2b15      	cmp	r3, #21
 800630c:	d8f6      	bhi.n	80062fc <_printf_i+0x28>
 800630e:	a001      	add	r0, pc, #4	; (adr r0, 8006314 <_printf_i+0x40>)
 8006310:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006314:	0800636d 	.word	0x0800636d
 8006318:	08006381 	.word	0x08006381
 800631c:	080062fd 	.word	0x080062fd
 8006320:	080062fd 	.word	0x080062fd
 8006324:	080062fd 	.word	0x080062fd
 8006328:	080062fd 	.word	0x080062fd
 800632c:	08006381 	.word	0x08006381
 8006330:	080062fd 	.word	0x080062fd
 8006334:	080062fd 	.word	0x080062fd
 8006338:	080062fd 	.word	0x080062fd
 800633c:	080062fd 	.word	0x080062fd
 8006340:	0800648d 	.word	0x0800648d
 8006344:	080063b1 	.word	0x080063b1
 8006348:	0800646f 	.word	0x0800646f
 800634c:	080062fd 	.word	0x080062fd
 8006350:	080062fd 	.word	0x080062fd
 8006354:	080064af 	.word	0x080064af
 8006358:	080062fd 	.word	0x080062fd
 800635c:	080063b1 	.word	0x080063b1
 8006360:	080062fd 	.word	0x080062fd
 8006364:	080062fd 	.word	0x080062fd
 8006368:	08006477 	.word	0x08006477
 800636c:	680b      	ldr	r3, [r1, #0]
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	600a      	str	r2, [r1, #0]
 8006374:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006378:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800637c:	2301      	movs	r3, #1
 800637e:	e0a3      	b.n	80064c8 <_printf_i+0x1f4>
 8006380:	6825      	ldr	r5, [r4, #0]
 8006382:	6808      	ldr	r0, [r1, #0]
 8006384:	062e      	lsls	r6, r5, #24
 8006386:	f100 0304 	add.w	r3, r0, #4
 800638a:	d50a      	bpl.n	80063a2 <_printf_i+0xce>
 800638c:	6805      	ldr	r5, [r0, #0]
 800638e:	600b      	str	r3, [r1, #0]
 8006390:	2d00      	cmp	r5, #0
 8006392:	da03      	bge.n	800639c <_printf_i+0xc8>
 8006394:	232d      	movs	r3, #45	; 0x2d
 8006396:	426d      	negs	r5, r5
 8006398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800639c:	485e      	ldr	r0, [pc, #376]	; (8006518 <_printf_i+0x244>)
 800639e:	230a      	movs	r3, #10
 80063a0:	e019      	b.n	80063d6 <_printf_i+0x102>
 80063a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80063a6:	6805      	ldr	r5, [r0, #0]
 80063a8:	600b      	str	r3, [r1, #0]
 80063aa:	bf18      	it	ne
 80063ac:	b22d      	sxthne	r5, r5
 80063ae:	e7ef      	b.n	8006390 <_printf_i+0xbc>
 80063b0:	680b      	ldr	r3, [r1, #0]
 80063b2:	6825      	ldr	r5, [r4, #0]
 80063b4:	1d18      	adds	r0, r3, #4
 80063b6:	6008      	str	r0, [r1, #0]
 80063b8:	0628      	lsls	r0, r5, #24
 80063ba:	d501      	bpl.n	80063c0 <_printf_i+0xec>
 80063bc:	681d      	ldr	r5, [r3, #0]
 80063be:	e002      	b.n	80063c6 <_printf_i+0xf2>
 80063c0:	0669      	lsls	r1, r5, #25
 80063c2:	d5fb      	bpl.n	80063bc <_printf_i+0xe8>
 80063c4:	881d      	ldrh	r5, [r3, #0]
 80063c6:	4854      	ldr	r0, [pc, #336]	; (8006518 <_printf_i+0x244>)
 80063c8:	2f6f      	cmp	r7, #111	; 0x6f
 80063ca:	bf0c      	ite	eq
 80063cc:	2308      	moveq	r3, #8
 80063ce:	230a      	movne	r3, #10
 80063d0:	2100      	movs	r1, #0
 80063d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063d6:	6866      	ldr	r6, [r4, #4]
 80063d8:	60a6      	str	r6, [r4, #8]
 80063da:	2e00      	cmp	r6, #0
 80063dc:	bfa2      	ittt	ge
 80063de:	6821      	ldrge	r1, [r4, #0]
 80063e0:	f021 0104 	bicge.w	r1, r1, #4
 80063e4:	6021      	strge	r1, [r4, #0]
 80063e6:	b90d      	cbnz	r5, 80063ec <_printf_i+0x118>
 80063e8:	2e00      	cmp	r6, #0
 80063ea:	d04d      	beq.n	8006488 <_printf_i+0x1b4>
 80063ec:	4616      	mov	r6, r2
 80063ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80063f2:	fb03 5711 	mls	r7, r3, r1, r5
 80063f6:	5dc7      	ldrb	r7, [r0, r7]
 80063f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063fc:	462f      	mov	r7, r5
 80063fe:	42bb      	cmp	r3, r7
 8006400:	460d      	mov	r5, r1
 8006402:	d9f4      	bls.n	80063ee <_printf_i+0x11a>
 8006404:	2b08      	cmp	r3, #8
 8006406:	d10b      	bne.n	8006420 <_printf_i+0x14c>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	07df      	lsls	r7, r3, #31
 800640c:	d508      	bpl.n	8006420 <_printf_i+0x14c>
 800640e:	6923      	ldr	r3, [r4, #16]
 8006410:	6861      	ldr	r1, [r4, #4]
 8006412:	4299      	cmp	r1, r3
 8006414:	bfde      	ittt	le
 8006416:	2330      	movle	r3, #48	; 0x30
 8006418:	f806 3c01 	strble.w	r3, [r6, #-1]
 800641c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006420:	1b92      	subs	r2, r2, r6
 8006422:	6122      	str	r2, [r4, #16]
 8006424:	f8cd a000 	str.w	sl, [sp]
 8006428:	464b      	mov	r3, r9
 800642a:	aa03      	add	r2, sp, #12
 800642c:	4621      	mov	r1, r4
 800642e:	4640      	mov	r0, r8
 8006430:	f7ff fee2 	bl	80061f8 <_printf_common>
 8006434:	3001      	adds	r0, #1
 8006436:	d14c      	bne.n	80064d2 <_printf_i+0x1fe>
 8006438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800643c:	b004      	add	sp, #16
 800643e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006442:	4835      	ldr	r0, [pc, #212]	; (8006518 <_printf_i+0x244>)
 8006444:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	680e      	ldr	r6, [r1, #0]
 800644c:	061f      	lsls	r7, r3, #24
 800644e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006452:	600e      	str	r6, [r1, #0]
 8006454:	d514      	bpl.n	8006480 <_printf_i+0x1ac>
 8006456:	07d9      	lsls	r1, r3, #31
 8006458:	bf44      	itt	mi
 800645a:	f043 0320 	orrmi.w	r3, r3, #32
 800645e:	6023      	strmi	r3, [r4, #0]
 8006460:	b91d      	cbnz	r5, 800646a <_printf_i+0x196>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	f023 0320 	bic.w	r3, r3, #32
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	2310      	movs	r3, #16
 800646c:	e7b0      	b.n	80063d0 <_printf_i+0xfc>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	f043 0320 	orr.w	r3, r3, #32
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	2378      	movs	r3, #120	; 0x78
 8006478:	4828      	ldr	r0, [pc, #160]	; (800651c <_printf_i+0x248>)
 800647a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800647e:	e7e3      	b.n	8006448 <_printf_i+0x174>
 8006480:	065e      	lsls	r6, r3, #25
 8006482:	bf48      	it	mi
 8006484:	b2ad      	uxthmi	r5, r5
 8006486:	e7e6      	b.n	8006456 <_printf_i+0x182>
 8006488:	4616      	mov	r6, r2
 800648a:	e7bb      	b.n	8006404 <_printf_i+0x130>
 800648c:	680b      	ldr	r3, [r1, #0]
 800648e:	6826      	ldr	r6, [r4, #0]
 8006490:	6960      	ldr	r0, [r4, #20]
 8006492:	1d1d      	adds	r5, r3, #4
 8006494:	600d      	str	r5, [r1, #0]
 8006496:	0635      	lsls	r5, r6, #24
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	d501      	bpl.n	80064a0 <_printf_i+0x1cc>
 800649c:	6018      	str	r0, [r3, #0]
 800649e:	e002      	b.n	80064a6 <_printf_i+0x1d2>
 80064a0:	0671      	lsls	r1, r6, #25
 80064a2:	d5fb      	bpl.n	800649c <_printf_i+0x1c8>
 80064a4:	8018      	strh	r0, [r3, #0]
 80064a6:	2300      	movs	r3, #0
 80064a8:	6123      	str	r3, [r4, #16]
 80064aa:	4616      	mov	r6, r2
 80064ac:	e7ba      	b.n	8006424 <_printf_i+0x150>
 80064ae:	680b      	ldr	r3, [r1, #0]
 80064b0:	1d1a      	adds	r2, r3, #4
 80064b2:	600a      	str	r2, [r1, #0]
 80064b4:	681e      	ldr	r6, [r3, #0]
 80064b6:	6862      	ldr	r2, [r4, #4]
 80064b8:	2100      	movs	r1, #0
 80064ba:	4630      	mov	r0, r6
 80064bc:	f7f9 fe98 	bl	80001f0 <memchr>
 80064c0:	b108      	cbz	r0, 80064c6 <_printf_i+0x1f2>
 80064c2:	1b80      	subs	r0, r0, r6
 80064c4:	6060      	str	r0, [r4, #4]
 80064c6:	6863      	ldr	r3, [r4, #4]
 80064c8:	6123      	str	r3, [r4, #16]
 80064ca:	2300      	movs	r3, #0
 80064cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064d0:	e7a8      	b.n	8006424 <_printf_i+0x150>
 80064d2:	6923      	ldr	r3, [r4, #16]
 80064d4:	4632      	mov	r2, r6
 80064d6:	4649      	mov	r1, r9
 80064d8:	4640      	mov	r0, r8
 80064da:	47d0      	blx	sl
 80064dc:	3001      	adds	r0, #1
 80064de:	d0ab      	beq.n	8006438 <_printf_i+0x164>
 80064e0:	6823      	ldr	r3, [r4, #0]
 80064e2:	079b      	lsls	r3, r3, #30
 80064e4:	d413      	bmi.n	800650e <_printf_i+0x23a>
 80064e6:	68e0      	ldr	r0, [r4, #12]
 80064e8:	9b03      	ldr	r3, [sp, #12]
 80064ea:	4298      	cmp	r0, r3
 80064ec:	bfb8      	it	lt
 80064ee:	4618      	movlt	r0, r3
 80064f0:	e7a4      	b.n	800643c <_printf_i+0x168>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4632      	mov	r2, r6
 80064f6:	4649      	mov	r1, r9
 80064f8:	4640      	mov	r0, r8
 80064fa:	47d0      	blx	sl
 80064fc:	3001      	adds	r0, #1
 80064fe:	d09b      	beq.n	8006438 <_printf_i+0x164>
 8006500:	3501      	adds	r5, #1
 8006502:	68e3      	ldr	r3, [r4, #12]
 8006504:	9903      	ldr	r1, [sp, #12]
 8006506:	1a5b      	subs	r3, r3, r1
 8006508:	42ab      	cmp	r3, r5
 800650a:	dcf2      	bgt.n	80064f2 <_printf_i+0x21e>
 800650c:	e7eb      	b.n	80064e6 <_printf_i+0x212>
 800650e:	2500      	movs	r5, #0
 8006510:	f104 0619 	add.w	r6, r4, #25
 8006514:	e7f5      	b.n	8006502 <_printf_i+0x22e>
 8006516:	bf00      	nop
 8006518:	0800877d 	.word	0x0800877d
 800651c:	0800878e 	.word	0x0800878e

08006520 <memcpy>:
 8006520:	440a      	add	r2, r1
 8006522:	4291      	cmp	r1, r2
 8006524:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006528:	d100      	bne.n	800652c <memcpy+0xc>
 800652a:	4770      	bx	lr
 800652c:	b510      	push	{r4, lr}
 800652e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006532:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006536:	4291      	cmp	r1, r2
 8006538:	d1f9      	bne.n	800652e <memcpy+0xe>
 800653a:	bd10      	pop	{r4, pc}

0800653c <memmove>:
 800653c:	4288      	cmp	r0, r1
 800653e:	b510      	push	{r4, lr}
 8006540:	eb01 0402 	add.w	r4, r1, r2
 8006544:	d902      	bls.n	800654c <memmove+0x10>
 8006546:	4284      	cmp	r4, r0
 8006548:	4623      	mov	r3, r4
 800654a:	d807      	bhi.n	800655c <memmove+0x20>
 800654c:	1e43      	subs	r3, r0, #1
 800654e:	42a1      	cmp	r1, r4
 8006550:	d008      	beq.n	8006564 <memmove+0x28>
 8006552:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006556:	f803 2f01 	strb.w	r2, [r3, #1]!
 800655a:	e7f8      	b.n	800654e <memmove+0x12>
 800655c:	4402      	add	r2, r0
 800655e:	4601      	mov	r1, r0
 8006560:	428a      	cmp	r2, r1
 8006562:	d100      	bne.n	8006566 <memmove+0x2a>
 8006564:	bd10      	pop	{r4, pc}
 8006566:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800656a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800656e:	e7f7      	b.n	8006560 <memmove+0x24>

08006570 <_free_r>:
 8006570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006572:	2900      	cmp	r1, #0
 8006574:	d048      	beq.n	8006608 <_free_r+0x98>
 8006576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800657a:	9001      	str	r0, [sp, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	f1a1 0404 	sub.w	r4, r1, #4
 8006582:	bfb8      	it	lt
 8006584:	18e4      	addlt	r4, r4, r3
 8006586:	f000 f8d3 	bl	8006730 <__malloc_lock>
 800658a:	4a20      	ldr	r2, [pc, #128]	; (800660c <_free_r+0x9c>)
 800658c:	9801      	ldr	r0, [sp, #4]
 800658e:	6813      	ldr	r3, [r2, #0]
 8006590:	4615      	mov	r5, r2
 8006592:	b933      	cbnz	r3, 80065a2 <_free_r+0x32>
 8006594:	6063      	str	r3, [r4, #4]
 8006596:	6014      	str	r4, [r2, #0]
 8006598:	b003      	add	sp, #12
 800659a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800659e:	f000 b8cd 	b.w	800673c <__malloc_unlock>
 80065a2:	42a3      	cmp	r3, r4
 80065a4:	d90b      	bls.n	80065be <_free_r+0x4e>
 80065a6:	6821      	ldr	r1, [r4, #0]
 80065a8:	1862      	adds	r2, r4, r1
 80065aa:	4293      	cmp	r3, r2
 80065ac:	bf04      	itt	eq
 80065ae:	681a      	ldreq	r2, [r3, #0]
 80065b0:	685b      	ldreq	r3, [r3, #4]
 80065b2:	6063      	str	r3, [r4, #4]
 80065b4:	bf04      	itt	eq
 80065b6:	1852      	addeq	r2, r2, r1
 80065b8:	6022      	streq	r2, [r4, #0]
 80065ba:	602c      	str	r4, [r5, #0]
 80065bc:	e7ec      	b.n	8006598 <_free_r+0x28>
 80065be:	461a      	mov	r2, r3
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	b10b      	cbz	r3, 80065c8 <_free_r+0x58>
 80065c4:	42a3      	cmp	r3, r4
 80065c6:	d9fa      	bls.n	80065be <_free_r+0x4e>
 80065c8:	6811      	ldr	r1, [r2, #0]
 80065ca:	1855      	adds	r5, r2, r1
 80065cc:	42a5      	cmp	r5, r4
 80065ce:	d10b      	bne.n	80065e8 <_free_r+0x78>
 80065d0:	6824      	ldr	r4, [r4, #0]
 80065d2:	4421      	add	r1, r4
 80065d4:	1854      	adds	r4, r2, r1
 80065d6:	42a3      	cmp	r3, r4
 80065d8:	6011      	str	r1, [r2, #0]
 80065da:	d1dd      	bne.n	8006598 <_free_r+0x28>
 80065dc:	681c      	ldr	r4, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	6053      	str	r3, [r2, #4]
 80065e2:	4421      	add	r1, r4
 80065e4:	6011      	str	r1, [r2, #0]
 80065e6:	e7d7      	b.n	8006598 <_free_r+0x28>
 80065e8:	d902      	bls.n	80065f0 <_free_r+0x80>
 80065ea:	230c      	movs	r3, #12
 80065ec:	6003      	str	r3, [r0, #0]
 80065ee:	e7d3      	b.n	8006598 <_free_r+0x28>
 80065f0:	6825      	ldr	r5, [r4, #0]
 80065f2:	1961      	adds	r1, r4, r5
 80065f4:	428b      	cmp	r3, r1
 80065f6:	bf04      	itt	eq
 80065f8:	6819      	ldreq	r1, [r3, #0]
 80065fa:	685b      	ldreq	r3, [r3, #4]
 80065fc:	6063      	str	r3, [r4, #4]
 80065fe:	bf04      	itt	eq
 8006600:	1949      	addeq	r1, r1, r5
 8006602:	6021      	streq	r1, [r4, #0]
 8006604:	6054      	str	r4, [r2, #4]
 8006606:	e7c7      	b.n	8006598 <_free_r+0x28>
 8006608:	b003      	add	sp, #12
 800660a:	bd30      	pop	{r4, r5, pc}
 800660c:	200000cc 	.word	0x200000cc

08006610 <_malloc_r>:
 8006610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006612:	1ccd      	adds	r5, r1, #3
 8006614:	f025 0503 	bic.w	r5, r5, #3
 8006618:	3508      	adds	r5, #8
 800661a:	2d0c      	cmp	r5, #12
 800661c:	bf38      	it	cc
 800661e:	250c      	movcc	r5, #12
 8006620:	2d00      	cmp	r5, #0
 8006622:	4606      	mov	r6, r0
 8006624:	db01      	blt.n	800662a <_malloc_r+0x1a>
 8006626:	42a9      	cmp	r1, r5
 8006628:	d903      	bls.n	8006632 <_malloc_r+0x22>
 800662a:	230c      	movs	r3, #12
 800662c:	6033      	str	r3, [r6, #0]
 800662e:	2000      	movs	r0, #0
 8006630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006632:	f000 f87d 	bl	8006730 <__malloc_lock>
 8006636:	4921      	ldr	r1, [pc, #132]	; (80066bc <_malloc_r+0xac>)
 8006638:	680a      	ldr	r2, [r1, #0]
 800663a:	4614      	mov	r4, r2
 800663c:	b99c      	cbnz	r4, 8006666 <_malloc_r+0x56>
 800663e:	4f20      	ldr	r7, [pc, #128]	; (80066c0 <_malloc_r+0xb0>)
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	b923      	cbnz	r3, 800664e <_malloc_r+0x3e>
 8006644:	4621      	mov	r1, r4
 8006646:	4630      	mov	r0, r6
 8006648:	f000 f862 	bl	8006710 <_sbrk_r>
 800664c:	6038      	str	r0, [r7, #0]
 800664e:	4629      	mov	r1, r5
 8006650:	4630      	mov	r0, r6
 8006652:	f000 f85d 	bl	8006710 <_sbrk_r>
 8006656:	1c43      	adds	r3, r0, #1
 8006658:	d123      	bne.n	80066a2 <_malloc_r+0x92>
 800665a:	230c      	movs	r3, #12
 800665c:	6033      	str	r3, [r6, #0]
 800665e:	4630      	mov	r0, r6
 8006660:	f000 f86c 	bl	800673c <__malloc_unlock>
 8006664:	e7e3      	b.n	800662e <_malloc_r+0x1e>
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	1b5b      	subs	r3, r3, r5
 800666a:	d417      	bmi.n	800669c <_malloc_r+0x8c>
 800666c:	2b0b      	cmp	r3, #11
 800666e:	d903      	bls.n	8006678 <_malloc_r+0x68>
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	441c      	add	r4, r3
 8006674:	6025      	str	r5, [r4, #0]
 8006676:	e004      	b.n	8006682 <_malloc_r+0x72>
 8006678:	6863      	ldr	r3, [r4, #4]
 800667a:	42a2      	cmp	r2, r4
 800667c:	bf0c      	ite	eq
 800667e:	600b      	streq	r3, [r1, #0]
 8006680:	6053      	strne	r3, [r2, #4]
 8006682:	4630      	mov	r0, r6
 8006684:	f000 f85a 	bl	800673c <__malloc_unlock>
 8006688:	f104 000b 	add.w	r0, r4, #11
 800668c:	1d23      	adds	r3, r4, #4
 800668e:	f020 0007 	bic.w	r0, r0, #7
 8006692:	1ac2      	subs	r2, r0, r3
 8006694:	d0cc      	beq.n	8006630 <_malloc_r+0x20>
 8006696:	1a1b      	subs	r3, r3, r0
 8006698:	50a3      	str	r3, [r4, r2]
 800669a:	e7c9      	b.n	8006630 <_malloc_r+0x20>
 800669c:	4622      	mov	r2, r4
 800669e:	6864      	ldr	r4, [r4, #4]
 80066a0:	e7cc      	b.n	800663c <_malloc_r+0x2c>
 80066a2:	1cc4      	adds	r4, r0, #3
 80066a4:	f024 0403 	bic.w	r4, r4, #3
 80066a8:	42a0      	cmp	r0, r4
 80066aa:	d0e3      	beq.n	8006674 <_malloc_r+0x64>
 80066ac:	1a21      	subs	r1, r4, r0
 80066ae:	4630      	mov	r0, r6
 80066b0:	f000 f82e 	bl	8006710 <_sbrk_r>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1dd      	bne.n	8006674 <_malloc_r+0x64>
 80066b8:	e7cf      	b.n	800665a <_malloc_r+0x4a>
 80066ba:	bf00      	nop
 80066bc:	200000cc 	.word	0x200000cc
 80066c0:	200000d0 	.word	0x200000d0

080066c4 <_realloc_r>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	4607      	mov	r7, r0
 80066c8:	4614      	mov	r4, r2
 80066ca:	460e      	mov	r6, r1
 80066cc:	b921      	cbnz	r1, 80066d8 <_realloc_r+0x14>
 80066ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80066d2:	4611      	mov	r1, r2
 80066d4:	f7ff bf9c 	b.w	8006610 <_malloc_r>
 80066d8:	b922      	cbnz	r2, 80066e4 <_realloc_r+0x20>
 80066da:	f7ff ff49 	bl	8006570 <_free_r>
 80066de:	4625      	mov	r5, r4
 80066e0:	4628      	mov	r0, r5
 80066e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e4:	f000 f830 	bl	8006748 <_malloc_usable_size_r>
 80066e8:	42a0      	cmp	r0, r4
 80066ea:	d20f      	bcs.n	800670c <_realloc_r+0x48>
 80066ec:	4621      	mov	r1, r4
 80066ee:	4638      	mov	r0, r7
 80066f0:	f7ff ff8e 	bl	8006610 <_malloc_r>
 80066f4:	4605      	mov	r5, r0
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d0f2      	beq.n	80066e0 <_realloc_r+0x1c>
 80066fa:	4631      	mov	r1, r6
 80066fc:	4622      	mov	r2, r4
 80066fe:	f7ff ff0f 	bl	8006520 <memcpy>
 8006702:	4631      	mov	r1, r6
 8006704:	4638      	mov	r0, r7
 8006706:	f7ff ff33 	bl	8006570 <_free_r>
 800670a:	e7e9      	b.n	80066e0 <_realloc_r+0x1c>
 800670c:	4635      	mov	r5, r6
 800670e:	e7e7      	b.n	80066e0 <_realloc_r+0x1c>

08006710 <_sbrk_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d06      	ldr	r5, [pc, #24]	; (800672c <_sbrk_r+0x1c>)
 8006714:	2300      	movs	r3, #0
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	f7fc f8d8 	bl	80028d0 <_sbrk>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_sbrk_r+0x1a>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_sbrk_r+0x1a>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	2000032c 	.word	0x2000032c

08006730 <__malloc_lock>:
 8006730:	4801      	ldr	r0, [pc, #4]	; (8006738 <__malloc_lock+0x8>)
 8006732:	f000 b811 	b.w	8006758 <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	20000334 	.word	0x20000334

0800673c <__malloc_unlock>:
 800673c:	4801      	ldr	r0, [pc, #4]	; (8006744 <__malloc_unlock+0x8>)
 800673e:	f000 b80c 	b.w	800675a <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	20000334 	.word	0x20000334

08006748 <_malloc_usable_size_r>:
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f18      	subs	r0, r3, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfbc      	itt	lt
 8006752:	580b      	ldrlt	r3, [r1, r0]
 8006754:	18c0      	addlt	r0, r0, r3
 8006756:	4770      	bx	lr

08006758 <__retarget_lock_acquire_recursive>:
 8006758:	4770      	bx	lr

0800675a <__retarget_lock_release_recursive>:
 800675a:	4770      	bx	lr
 800675c:	0000      	movs	r0, r0
	...

08006760 <cos>:
 8006760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006762:	ec53 2b10 	vmov	r2, r3, d0
 8006766:	4824      	ldr	r0, [pc, #144]	; (80067f8 <cos+0x98>)
 8006768:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800676c:	4281      	cmp	r1, r0
 800676e:	dc06      	bgt.n	800677e <cos+0x1e>
 8006770:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 80067f0 <cos+0x90>
 8006774:	f001 f960 	bl	8007a38 <__kernel_cos>
 8006778:	ec51 0b10 	vmov	r0, r1, d0
 800677c:	e007      	b.n	800678e <cos+0x2e>
 800677e:	481f      	ldr	r0, [pc, #124]	; (80067fc <cos+0x9c>)
 8006780:	4281      	cmp	r1, r0
 8006782:	dd09      	ble.n	8006798 <cos+0x38>
 8006784:	ee10 0a10 	vmov	r0, s0
 8006788:	4619      	mov	r1, r3
 800678a:	f7f9 fd85 	bl	8000298 <__aeabi_dsub>
 800678e:	ec41 0b10 	vmov	d0, r0, r1
 8006792:	b005      	add	sp, #20
 8006794:	f85d fb04 	ldr.w	pc, [sp], #4
 8006798:	4668      	mov	r0, sp
 800679a:	f000 fe8d 	bl	80074b8 <__ieee754_rem_pio2>
 800679e:	f000 0003 	and.w	r0, r0, #3
 80067a2:	2801      	cmp	r0, #1
 80067a4:	d007      	beq.n	80067b6 <cos+0x56>
 80067a6:	2802      	cmp	r0, #2
 80067a8:	d012      	beq.n	80067d0 <cos+0x70>
 80067aa:	b9c0      	cbnz	r0, 80067de <cos+0x7e>
 80067ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067b0:	ed9d 0b00 	vldr	d0, [sp]
 80067b4:	e7de      	b.n	8006774 <cos+0x14>
 80067b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067ba:	ed9d 0b00 	vldr	d0, [sp]
 80067be:	f001 fd43 	bl	8008248 <__kernel_sin>
 80067c2:	ec53 2b10 	vmov	r2, r3, d0
 80067c6:	ee10 0a10 	vmov	r0, s0
 80067ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80067ce:	e7de      	b.n	800678e <cos+0x2e>
 80067d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067d4:	ed9d 0b00 	vldr	d0, [sp]
 80067d8:	f001 f92e 	bl	8007a38 <__kernel_cos>
 80067dc:	e7f1      	b.n	80067c2 <cos+0x62>
 80067de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80067e2:	ed9d 0b00 	vldr	d0, [sp]
 80067e6:	2001      	movs	r0, #1
 80067e8:	f001 fd2e 	bl	8008248 <__kernel_sin>
 80067ec:	e7c4      	b.n	8006778 <cos+0x18>
 80067ee:	bf00      	nop
	...
 80067f8:	3fe921fb 	.word	0x3fe921fb
 80067fc:	7fefffff 	.word	0x7fefffff

08006800 <sin>:
 8006800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006802:	ec53 2b10 	vmov	r2, r3, d0
 8006806:	4826      	ldr	r0, [pc, #152]	; (80068a0 <sin+0xa0>)
 8006808:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800680c:	4281      	cmp	r1, r0
 800680e:	dc07      	bgt.n	8006820 <sin+0x20>
 8006810:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006898 <sin+0x98>
 8006814:	2000      	movs	r0, #0
 8006816:	f001 fd17 	bl	8008248 <__kernel_sin>
 800681a:	ec51 0b10 	vmov	r0, r1, d0
 800681e:	e007      	b.n	8006830 <sin+0x30>
 8006820:	4820      	ldr	r0, [pc, #128]	; (80068a4 <sin+0xa4>)
 8006822:	4281      	cmp	r1, r0
 8006824:	dd09      	ble.n	800683a <sin+0x3a>
 8006826:	ee10 0a10 	vmov	r0, s0
 800682a:	4619      	mov	r1, r3
 800682c:	f7f9 fd34 	bl	8000298 <__aeabi_dsub>
 8006830:	ec41 0b10 	vmov	d0, r0, r1
 8006834:	b005      	add	sp, #20
 8006836:	f85d fb04 	ldr.w	pc, [sp], #4
 800683a:	4668      	mov	r0, sp
 800683c:	f000 fe3c 	bl	80074b8 <__ieee754_rem_pio2>
 8006840:	f000 0003 	and.w	r0, r0, #3
 8006844:	2801      	cmp	r0, #1
 8006846:	d008      	beq.n	800685a <sin+0x5a>
 8006848:	2802      	cmp	r0, #2
 800684a:	d00d      	beq.n	8006868 <sin+0x68>
 800684c:	b9d0      	cbnz	r0, 8006884 <sin+0x84>
 800684e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006852:	ed9d 0b00 	vldr	d0, [sp]
 8006856:	2001      	movs	r0, #1
 8006858:	e7dd      	b.n	8006816 <sin+0x16>
 800685a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800685e:	ed9d 0b00 	vldr	d0, [sp]
 8006862:	f001 f8e9 	bl	8007a38 <__kernel_cos>
 8006866:	e7d8      	b.n	800681a <sin+0x1a>
 8006868:	ed9d 1b02 	vldr	d1, [sp, #8]
 800686c:	ed9d 0b00 	vldr	d0, [sp]
 8006870:	2001      	movs	r0, #1
 8006872:	f001 fce9 	bl	8008248 <__kernel_sin>
 8006876:	ec53 2b10 	vmov	r2, r3, d0
 800687a:	ee10 0a10 	vmov	r0, s0
 800687e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006882:	e7d5      	b.n	8006830 <sin+0x30>
 8006884:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006888:	ed9d 0b00 	vldr	d0, [sp]
 800688c:	f001 f8d4 	bl	8007a38 <__kernel_cos>
 8006890:	e7f1      	b.n	8006876 <sin+0x76>
 8006892:	bf00      	nop
 8006894:	f3af 8000 	nop.w
	...
 80068a0:	3fe921fb 	.word	0x3fe921fb
 80068a4:	7fefffff 	.word	0x7fefffff

080068a8 <pow>:
 80068a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068ac:	ec59 8b10 	vmov	r8, r9, d0
 80068b0:	ec57 6b11 	vmov	r6, r7, d1
 80068b4:	f000 f8dc 	bl	8006a70 <__ieee754_pow>
 80068b8:	4b4e      	ldr	r3, [pc, #312]	; (80069f4 <pow+0x14c>)
 80068ba:	f993 3000 	ldrsb.w	r3, [r3]
 80068be:	3301      	adds	r3, #1
 80068c0:	ec55 4b10 	vmov	r4, r5, d0
 80068c4:	d015      	beq.n	80068f2 <pow+0x4a>
 80068c6:	4632      	mov	r2, r6
 80068c8:	463b      	mov	r3, r7
 80068ca:	4630      	mov	r0, r6
 80068cc:	4639      	mov	r1, r7
 80068ce:	f7fa f935 	bl	8000b3c <__aeabi_dcmpun>
 80068d2:	b970      	cbnz	r0, 80068f2 <pow+0x4a>
 80068d4:	4642      	mov	r2, r8
 80068d6:	464b      	mov	r3, r9
 80068d8:	4640      	mov	r0, r8
 80068da:	4649      	mov	r1, r9
 80068dc:	f7fa f92e 	bl	8000b3c <__aeabi_dcmpun>
 80068e0:	2200      	movs	r2, #0
 80068e2:	2300      	movs	r3, #0
 80068e4:	b148      	cbz	r0, 80068fa <pow+0x52>
 80068e6:	4630      	mov	r0, r6
 80068e8:	4639      	mov	r1, r7
 80068ea:	f7fa f8f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	d17d      	bne.n	80069ee <pow+0x146>
 80068f2:	ec45 4b10 	vmov	d0, r4, r5
 80068f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068fa:	4640      	mov	r0, r8
 80068fc:	4649      	mov	r1, r9
 80068fe:	f7fa f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006902:	b1e0      	cbz	r0, 800693e <pow+0x96>
 8006904:	2200      	movs	r2, #0
 8006906:	2300      	movs	r3, #0
 8006908:	4630      	mov	r0, r6
 800690a:	4639      	mov	r1, r7
 800690c:	f7fa f8e4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006910:	2800      	cmp	r0, #0
 8006912:	d16c      	bne.n	80069ee <pow+0x146>
 8006914:	ec47 6b10 	vmov	d0, r6, r7
 8006918:	f001 fd5d 	bl	80083d6 <finite>
 800691c:	2800      	cmp	r0, #0
 800691e:	d0e8      	beq.n	80068f2 <pow+0x4a>
 8006920:	2200      	movs	r2, #0
 8006922:	2300      	movs	r3, #0
 8006924:	4630      	mov	r0, r6
 8006926:	4639      	mov	r1, r7
 8006928:	f7fa f8e0 	bl	8000aec <__aeabi_dcmplt>
 800692c:	2800      	cmp	r0, #0
 800692e:	d0e0      	beq.n	80068f2 <pow+0x4a>
 8006930:	f7ff fab4 	bl	8005e9c <__errno>
 8006934:	2321      	movs	r3, #33	; 0x21
 8006936:	6003      	str	r3, [r0, #0]
 8006938:	2400      	movs	r4, #0
 800693a:	4d2f      	ldr	r5, [pc, #188]	; (80069f8 <pow+0x150>)
 800693c:	e7d9      	b.n	80068f2 <pow+0x4a>
 800693e:	ec45 4b10 	vmov	d0, r4, r5
 8006942:	f001 fd48 	bl	80083d6 <finite>
 8006946:	bbb8      	cbnz	r0, 80069b8 <pow+0x110>
 8006948:	ec49 8b10 	vmov	d0, r8, r9
 800694c:	f001 fd43 	bl	80083d6 <finite>
 8006950:	b390      	cbz	r0, 80069b8 <pow+0x110>
 8006952:	ec47 6b10 	vmov	d0, r6, r7
 8006956:	f001 fd3e 	bl	80083d6 <finite>
 800695a:	b368      	cbz	r0, 80069b8 <pow+0x110>
 800695c:	4622      	mov	r2, r4
 800695e:	462b      	mov	r3, r5
 8006960:	4620      	mov	r0, r4
 8006962:	4629      	mov	r1, r5
 8006964:	f7fa f8ea 	bl	8000b3c <__aeabi_dcmpun>
 8006968:	b160      	cbz	r0, 8006984 <pow+0xdc>
 800696a:	f7ff fa97 	bl	8005e9c <__errno>
 800696e:	2321      	movs	r3, #33	; 0x21
 8006970:	6003      	str	r3, [r0, #0]
 8006972:	2200      	movs	r2, #0
 8006974:	2300      	movs	r3, #0
 8006976:	4610      	mov	r0, r2
 8006978:	4619      	mov	r1, r3
 800697a:	f7f9 ff6f 	bl	800085c <__aeabi_ddiv>
 800697e:	4604      	mov	r4, r0
 8006980:	460d      	mov	r5, r1
 8006982:	e7b6      	b.n	80068f2 <pow+0x4a>
 8006984:	f7ff fa8a 	bl	8005e9c <__errno>
 8006988:	2322      	movs	r3, #34	; 0x22
 800698a:	6003      	str	r3, [r0, #0]
 800698c:	2200      	movs	r2, #0
 800698e:	2300      	movs	r3, #0
 8006990:	4640      	mov	r0, r8
 8006992:	4649      	mov	r1, r9
 8006994:	f7fa f8aa 	bl	8000aec <__aeabi_dcmplt>
 8006998:	2400      	movs	r4, #0
 800699a:	b158      	cbz	r0, 80069b4 <pow+0x10c>
 800699c:	ec47 6b10 	vmov	d0, r6, r7
 80069a0:	f001 fdae 	bl	8008500 <rint>
 80069a4:	4632      	mov	r2, r6
 80069a6:	ec51 0b10 	vmov	r0, r1, d0
 80069aa:	463b      	mov	r3, r7
 80069ac:	f7fa f894 	bl	8000ad8 <__aeabi_dcmpeq>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	d0c2      	beq.n	800693a <pow+0x92>
 80069b4:	4d11      	ldr	r5, [pc, #68]	; (80069fc <pow+0x154>)
 80069b6:	e79c      	b.n	80068f2 <pow+0x4a>
 80069b8:	2200      	movs	r2, #0
 80069ba:	2300      	movs	r3, #0
 80069bc:	4620      	mov	r0, r4
 80069be:	4629      	mov	r1, r5
 80069c0:	f7fa f88a 	bl	8000ad8 <__aeabi_dcmpeq>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d094      	beq.n	80068f2 <pow+0x4a>
 80069c8:	ec49 8b10 	vmov	d0, r8, r9
 80069cc:	f001 fd03 	bl	80083d6 <finite>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	d08e      	beq.n	80068f2 <pow+0x4a>
 80069d4:	ec47 6b10 	vmov	d0, r6, r7
 80069d8:	f001 fcfd 	bl	80083d6 <finite>
 80069dc:	2800      	cmp	r0, #0
 80069de:	d088      	beq.n	80068f2 <pow+0x4a>
 80069e0:	f7ff fa5c 	bl	8005e9c <__errno>
 80069e4:	2322      	movs	r3, #34	; 0x22
 80069e6:	6003      	str	r3, [r0, #0]
 80069e8:	2400      	movs	r4, #0
 80069ea:	2500      	movs	r5, #0
 80069ec:	e781      	b.n	80068f2 <pow+0x4a>
 80069ee:	4d04      	ldr	r5, [pc, #16]	; (8006a00 <pow+0x158>)
 80069f0:	2400      	movs	r4, #0
 80069f2:	e77e      	b.n	80068f2 <pow+0x4a>
 80069f4:	20000074 	.word	0x20000074
 80069f8:	fff00000 	.word	0xfff00000
 80069fc:	7ff00000 	.word	0x7ff00000
 8006a00:	3ff00000 	.word	0x3ff00000

08006a04 <sqrt>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	ed2d 8b02 	vpush	{d8}
 8006a0a:	ec55 4b10 	vmov	r4, r5, d0
 8006a0e:	f000 ff5d 	bl	80078cc <__ieee754_sqrt>
 8006a12:	4b15      	ldr	r3, [pc, #84]	; (8006a68 <sqrt+0x64>)
 8006a14:	eeb0 8a40 	vmov.f32	s16, s0
 8006a18:	eef0 8a60 	vmov.f32	s17, s1
 8006a1c:	f993 3000 	ldrsb.w	r3, [r3]
 8006a20:	3301      	adds	r3, #1
 8006a22:	d019      	beq.n	8006a58 <sqrt+0x54>
 8006a24:	4622      	mov	r2, r4
 8006a26:	462b      	mov	r3, r5
 8006a28:	4620      	mov	r0, r4
 8006a2a:	4629      	mov	r1, r5
 8006a2c:	f7fa f886 	bl	8000b3c <__aeabi_dcmpun>
 8006a30:	b990      	cbnz	r0, 8006a58 <sqrt+0x54>
 8006a32:	2200      	movs	r2, #0
 8006a34:	2300      	movs	r3, #0
 8006a36:	4620      	mov	r0, r4
 8006a38:	4629      	mov	r1, r5
 8006a3a:	f7fa f857 	bl	8000aec <__aeabi_dcmplt>
 8006a3e:	b158      	cbz	r0, 8006a58 <sqrt+0x54>
 8006a40:	f7ff fa2c 	bl	8005e9c <__errno>
 8006a44:	2321      	movs	r3, #33	; 0x21
 8006a46:	6003      	str	r3, [r0, #0]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4610      	mov	r0, r2
 8006a4e:	4619      	mov	r1, r3
 8006a50:	f7f9 ff04 	bl	800085c <__aeabi_ddiv>
 8006a54:	ec41 0b18 	vmov	d8, r0, r1
 8006a58:	eeb0 0a48 	vmov.f32	s0, s16
 8006a5c:	eef0 0a68 	vmov.f32	s1, s17
 8006a60:	ecbd 8b02 	vpop	{d8}
 8006a64:	bd38      	pop	{r3, r4, r5, pc}
 8006a66:	bf00      	nop
 8006a68:	20000074 	.word	0x20000074
 8006a6c:	00000000 	.word	0x00000000

08006a70 <__ieee754_pow>:
 8006a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a74:	ed2d 8b06 	vpush	{d8-d10}
 8006a78:	b08d      	sub	sp, #52	; 0x34
 8006a7a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006a7e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8006a82:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8006a86:	ea56 0100 	orrs.w	r1, r6, r0
 8006a8a:	ec53 2b10 	vmov	r2, r3, d0
 8006a8e:	f000 84d1 	beq.w	8007434 <__ieee754_pow+0x9c4>
 8006a92:	497f      	ldr	r1, [pc, #508]	; (8006c90 <__ieee754_pow+0x220>)
 8006a94:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006a98:	428c      	cmp	r4, r1
 8006a9a:	ee10 8a10 	vmov	r8, s0
 8006a9e:	4699      	mov	r9, r3
 8006aa0:	dc09      	bgt.n	8006ab6 <__ieee754_pow+0x46>
 8006aa2:	d103      	bne.n	8006aac <__ieee754_pow+0x3c>
 8006aa4:	b97a      	cbnz	r2, 8006ac6 <__ieee754_pow+0x56>
 8006aa6:	42a6      	cmp	r6, r4
 8006aa8:	dd02      	ble.n	8006ab0 <__ieee754_pow+0x40>
 8006aaa:	e00c      	b.n	8006ac6 <__ieee754_pow+0x56>
 8006aac:	428e      	cmp	r6, r1
 8006aae:	dc02      	bgt.n	8006ab6 <__ieee754_pow+0x46>
 8006ab0:	428e      	cmp	r6, r1
 8006ab2:	d110      	bne.n	8006ad6 <__ieee754_pow+0x66>
 8006ab4:	b178      	cbz	r0, 8006ad6 <__ieee754_pow+0x66>
 8006ab6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006aba:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006abe:	ea54 0308 	orrs.w	r3, r4, r8
 8006ac2:	f000 84b7 	beq.w	8007434 <__ieee754_pow+0x9c4>
 8006ac6:	4873      	ldr	r0, [pc, #460]	; (8006c94 <__ieee754_pow+0x224>)
 8006ac8:	b00d      	add	sp, #52	; 0x34
 8006aca:	ecbd 8b06 	vpop	{d8-d10}
 8006ace:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad2:	f001 bd0d 	b.w	80084f0 <nan>
 8006ad6:	f1b9 0f00 	cmp.w	r9, #0
 8006ada:	da36      	bge.n	8006b4a <__ieee754_pow+0xda>
 8006adc:	496e      	ldr	r1, [pc, #440]	; (8006c98 <__ieee754_pow+0x228>)
 8006ade:	428e      	cmp	r6, r1
 8006ae0:	dc51      	bgt.n	8006b86 <__ieee754_pow+0x116>
 8006ae2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8006ae6:	428e      	cmp	r6, r1
 8006ae8:	f340 84af 	ble.w	800744a <__ieee754_pow+0x9da>
 8006aec:	1531      	asrs	r1, r6, #20
 8006aee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006af2:	2914      	cmp	r1, #20
 8006af4:	dd0f      	ble.n	8006b16 <__ieee754_pow+0xa6>
 8006af6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8006afa:	fa20 fc01 	lsr.w	ip, r0, r1
 8006afe:	fa0c f101 	lsl.w	r1, ip, r1
 8006b02:	4281      	cmp	r1, r0
 8006b04:	f040 84a1 	bne.w	800744a <__ieee754_pow+0x9da>
 8006b08:	f00c 0c01 	and.w	ip, ip, #1
 8006b0c:	f1cc 0102 	rsb	r1, ip, #2
 8006b10:	9100      	str	r1, [sp, #0]
 8006b12:	b180      	cbz	r0, 8006b36 <__ieee754_pow+0xc6>
 8006b14:	e059      	b.n	8006bca <__ieee754_pow+0x15a>
 8006b16:	2800      	cmp	r0, #0
 8006b18:	d155      	bne.n	8006bc6 <__ieee754_pow+0x156>
 8006b1a:	f1c1 0114 	rsb	r1, r1, #20
 8006b1e:	fa46 fc01 	asr.w	ip, r6, r1
 8006b22:	fa0c f101 	lsl.w	r1, ip, r1
 8006b26:	42b1      	cmp	r1, r6
 8006b28:	f040 848c 	bne.w	8007444 <__ieee754_pow+0x9d4>
 8006b2c:	f00c 0c01 	and.w	ip, ip, #1
 8006b30:	f1cc 0102 	rsb	r1, ip, #2
 8006b34:	9100      	str	r1, [sp, #0]
 8006b36:	4959      	ldr	r1, [pc, #356]	; (8006c9c <__ieee754_pow+0x22c>)
 8006b38:	428e      	cmp	r6, r1
 8006b3a:	d12d      	bne.n	8006b98 <__ieee754_pow+0x128>
 8006b3c:	2f00      	cmp	r7, #0
 8006b3e:	da79      	bge.n	8006c34 <__ieee754_pow+0x1c4>
 8006b40:	4956      	ldr	r1, [pc, #344]	; (8006c9c <__ieee754_pow+0x22c>)
 8006b42:	2000      	movs	r0, #0
 8006b44:	f7f9 fe8a 	bl	800085c <__aeabi_ddiv>
 8006b48:	e016      	b.n	8006b78 <__ieee754_pow+0x108>
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	9100      	str	r1, [sp, #0]
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d13b      	bne.n	8006bca <__ieee754_pow+0x15a>
 8006b52:	494f      	ldr	r1, [pc, #316]	; (8006c90 <__ieee754_pow+0x220>)
 8006b54:	428e      	cmp	r6, r1
 8006b56:	d1ee      	bne.n	8006b36 <__ieee754_pow+0xc6>
 8006b58:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006b5c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006b60:	ea53 0308 	orrs.w	r3, r3, r8
 8006b64:	f000 8466 	beq.w	8007434 <__ieee754_pow+0x9c4>
 8006b68:	4b4d      	ldr	r3, [pc, #308]	; (8006ca0 <__ieee754_pow+0x230>)
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	dd0d      	ble.n	8006b8a <__ieee754_pow+0x11a>
 8006b6e:	2f00      	cmp	r7, #0
 8006b70:	f280 8464 	bge.w	800743c <__ieee754_pow+0x9cc>
 8006b74:	2000      	movs	r0, #0
 8006b76:	2100      	movs	r1, #0
 8006b78:	ec41 0b10 	vmov	d0, r0, r1
 8006b7c:	b00d      	add	sp, #52	; 0x34
 8006b7e:	ecbd 8b06 	vpop	{d8-d10}
 8006b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b86:	2102      	movs	r1, #2
 8006b88:	e7e0      	b.n	8006b4c <__ieee754_pow+0xdc>
 8006b8a:	2f00      	cmp	r7, #0
 8006b8c:	daf2      	bge.n	8006b74 <__ieee754_pow+0x104>
 8006b8e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8006b92:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006b96:	e7ef      	b.n	8006b78 <__ieee754_pow+0x108>
 8006b98:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8006b9c:	d104      	bne.n	8006ba8 <__ieee754_pow+0x138>
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	f7f9 fd31 	bl	8000608 <__aeabi_dmul>
 8006ba6:	e7e7      	b.n	8006b78 <__ieee754_pow+0x108>
 8006ba8:	493e      	ldr	r1, [pc, #248]	; (8006ca4 <__ieee754_pow+0x234>)
 8006baa:	428f      	cmp	r7, r1
 8006bac:	d10d      	bne.n	8006bca <__ieee754_pow+0x15a>
 8006bae:	f1b9 0f00 	cmp.w	r9, #0
 8006bb2:	db0a      	blt.n	8006bca <__ieee754_pow+0x15a>
 8006bb4:	ec43 2b10 	vmov	d0, r2, r3
 8006bb8:	b00d      	add	sp, #52	; 0x34
 8006bba:	ecbd 8b06 	vpop	{d8-d10}
 8006bbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc2:	f000 be83 	b.w	80078cc <__ieee754_sqrt>
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	9100      	str	r1, [sp, #0]
 8006bca:	ec43 2b10 	vmov	d0, r2, r3
 8006bce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006bd2:	f001 fbf7 	bl	80083c4 <fabs>
 8006bd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bda:	ec51 0b10 	vmov	r0, r1, d0
 8006bde:	f1b8 0f00 	cmp.w	r8, #0
 8006be2:	d12a      	bne.n	8006c3a <__ieee754_pow+0x1ca>
 8006be4:	b12c      	cbz	r4, 8006bf2 <__ieee754_pow+0x182>
 8006be6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8006c9c <__ieee754_pow+0x22c>
 8006bea:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8006bee:	45e6      	cmp	lr, ip
 8006bf0:	d123      	bne.n	8006c3a <__ieee754_pow+0x1ca>
 8006bf2:	2f00      	cmp	r7, #0
 8006bf4:	da05      	bge.n	8006c02 <__ieee754_pow+0x192>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	4927      	ldr	r1, [pc, #156]	; (8006c9c <__ieee754_pow+0x22c>)
 8006bfe:	f7f9 fe2d 	bl	800085c <__aeabi_ddiv>
 8006c02:	f1b9 0f00 	cmp.w	r9, #0
 8006c06:	dab7      	bge.n	8006b78 <__ieee754_pow+0x108>
 8006c08:	9b00      	ldr	r3, [sp, #0]
 8006c0a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006c0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006c12:	4323      	orrs	r3, r4
 8006c14:	d108      	bne.n	8006c28 <__ieee754_pow+0x1b8>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4610      	mov	r0, r2
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	f7f9 fb3b 	bl	8000298 <__aeabi_dsub>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	e78d      	b.n	8006b44 <__ieee754_pow+0xd4>
 8006c28:	9b00      	ldr	r3, [sp, #0]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d1a4      	bne.n	8006b78 <__ieee754_pow+0x108>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c34:	4610      	mov	r0, r2
 8006c36:	4619      	mov	r1, r3
 8006c38:	e79e      	b.n	8006b78 <__ieee754_pow+0x108>
 8006c3a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8006c3e:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 8006c42:	950a      	str	r5, [sp, #40]	; 0x28
 8006c44:	9d00      	ldr	r5, [sp, #0]
 8006c46:	46ac      	mov	ip, r5
 8006c48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006c4a:	ea5c 0505 	orrs.w	r5, ip, r5
 8006c4e:	d0e4      	beq.n	8006c1a <__ieee754_pow+0x1aa>
 8006c50:	4b15      	ldr	r3, [pc, #84]	; (8006ca8 <__ieee754_pow+0x238>)
 8006c52:	429e      	cmp	r6, r3
 8006c54:	f340 80fc 	ble.w	8006e50 <__ieee754_pow+0x3e0>
 8006c58:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006c5c:	429e      	cmp	r6, r3
 8006c5e:	4b10      	ldr	r3, [pc, #64]	; (8006ca0 <__ieee754_pow+0x230>)
 8006c60:	dd07      	ble.n	8006c72 <__ieee754_pow+0x202>
 8006c62:	429c      	cmp	r4, r3
 8006c64:	dc0a      	bgt.n	8006c7c <__ieee754_pow+0x20c>
 8006c66:	2f00      	cmp	r7, #0
 8006c68:	da84      	bge.n	8006b74 <__ieee754_pow+0x104>
 8006c6a:	a307      	add	r3, pc, #28	; (adr r3, 8006c88 <__ieee754_pow+0x218>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	e795      	b.n	8006b9e <__ieee754_pow+0x12e>
 8006c72:	429c      	cmp	r4, r3
 8006c74:	dbf7      	blt.n	8006c66 <__ieee754_pow+0x1f6>
 8006c76:	4b09      	ldr	r3, [pc, #36]	; (8006c9c <__ieee754_pow+0x22c>)
 8006c78:	429c      	cmp	r4, r3
 8006c7a:	dd17      	ble.n	8006cac <__ieee754_pow+0x23c>
 8006c7c:	2f00      	cmp	r7, #0
 8006c7e:	dcf4      	bgt.n	8006c6a <__ieee754_pow+0x1fa>
 8006c80:	e778      	b.n	8006b74 <__ieee754_pow+0x104>
 8006c82:	bf00      	nop
 8006c84:	f3af 8000 	nop.w
 8006c88:	8800759c 	.word	0x8800759c
 8006c8c:	7e37e43c 	.word	0x7e37e43c
 8006c90:	7ff00000 	.word	0x7ff00000
 8006c94:	08008771 	.word	0x08008771
 8006c98:	433fffff 	.word	0x433fffff
 8006c9c:	3ff00000 	.word	0x3ff00000
 8006ca0:	3fefffff 	.word	0x3fefffff
 8006ca4:	3fe00000 	.word	0x3fe00000
 8006ca8:	41e00000 	.word	0x41e00000
 8006cac:	4b64      	ldr	r3, [pc, #400]	; (8006e40 <__ieee754_pow+0x3d0>)
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f7f9 faf2 	bl	8000298 <__aeabi_dsub>
 8006cb4:	a356      	add	r3, pc, #344	; (adr r3, 8006e10 <__ieee754_pow+0x3a0>)
 8006cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cba:	4604      	mov	r4, r0
 8006cbc:	460d      	mov	r5, r1
 8006cbe:	f7f9 fca3 	bl	8000608 <__aeabi_dmul>
 8006cc2:	a355      	add	r3, pc, #340	; (adr r3, 8006e18 <__ieee754_pow+0x3a8>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	4606      	mov	r6, r0
 8006cca:	460f      	mov	r7, r1
 8006ccc:	4620      	mov	r0, r4
 8006cce:	4629      	mov	r1, r5
 8006cd0:	f7f9 fc9a 	bl	8000608 <__aeabi_dmul>
 8006cd4:	4b5b      	ldr	r3, [pc, #364]	; (8006e44 <__ieee754_pow+0x3d4>)
 8006cd6:	4682      	mov	sl, r0
 8006cd8:	468b      	mov	fp, r1
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4620      	mov	r0, r4
 8006cde:	4629      	mov	r1, r5
 8006ce0:	f7f9 fc92 	bl	8000608 <__aeabi_dmul>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	a14d      	add	r1, pc, #308	; (adr r1, 8006e20 <__ieee754_pow+0x3b0>)
 8006cea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cee:	f7f9 fad3 	bl	8000298 <__aeabi_dsub>
 8006cf2:	4622      	mov	r2, r4
 8006cf4:	462b      	mov	r3, r5
 8006cf6:	f7f9 fc87 	bl	8000608 <__aeabi_dmul>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	2000      	movs	r0, #0
 8006d00:	4951      	ldr	r1, [pc, #324]	; (8006e48 <__ieee754_pow+0x3d8>)
 8006d02:	f7f9 fac9 	bl	8000298 <__aeabi_dsub>
 8006d06:	4622      	mov	r2, r4
 8006d08:	4680      	mov	r8, r0
 8006d0a:	4689      	mov	r9, r1
 8006d0c:	462b      	mov	r3, r5
 8006d0e:	4620      	mov	r0, r4
 8006d10:	4629      	mov	r1, r5
 8006d12:	f7f9 fc79 	bl	8000608 <__aeabi_dmul>
 8006d16:	4602      	mov	r2, r0
 8006d18:	460b      	mov	r3, r1
 8006d1a:	4640      	mov	r0, r8
 8006d1c:	4649      	mov	r1, r9
 8006d1e:	f7f9 fc73 	bl	8000608 <__aeabi_dmul>
 8006d22:	a341      	add	r3, pc, #260	; (adr r3, 8006e28 <__ieee754_pow+0x3b8>)
 8006d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d28:	f7f9 fc6e 	bl	8000608 <__aeabi_dmul>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4650      	mov	r0, sl
 8006d32:	4659      	mov	r1, fp
 8006d34:	f7f9 fab0 	bl	8000298 <__aeabi_dsub>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4680      	mov	r8, r0
 8006d3e:	4689      	mov	r9, r1
 8006d40:	4630      	mov	r0, r6
 8006d42:	4639      	mov	r1, r7
 8006d44:	f7f9 faaa 	bl	800029c <__adddf3>
 8006d48:	2400      	movs	r4, #0
 8006d4a:	4632      	mov	r2, r6
 8006d4c:	463b      	mov	r3, r7
 8006d4e:	4620      	mov	r0, r4
 8006d50:	460d      	mov	r5, r1
 8006d52:	f7f9 faa1 	bl	8000298 <__aeabi_dsub>
 8006d56:	4602      	mov	r2, r0
 8006d58:	460b      	mov	r3, r1
 8006d5a:	4640      	mov	r0, r8
 8006d5c:	4649      	mov	r1, r9
 8006d5e:	f7f9 fa9b 	bl	8000298 <__aeabi_dsub>
 8006d62:	9b00      	ldr	r3, [sp, #0]
 8006d64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d66:	3b01      	subs	r3, #1
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	4682      	mov	sl, r0
 8006d6c:	468b      	mov	fp, r1
 8006d6e:	f040 81f1 	bne.w	8007154 <__ieee754_pow+0x6e4>
 8006d72:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8006e30 <__ieee754_pow+0x3c0>
 8006d76:	eeb0 8a47 	vmov.f32	s16, s14
 8006d7a:	eef0 8a67 	vmov.f32	s17, s15
 8006d7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006d82:	2600      	movs	r6, #0
 8006d84:	4632      	mov	r2, r6
 8006d86:	463b      	mov	r3, r7
 8006d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d8c:	f7f9 fa84 	bl	8000298 <__aeabi_dsub>
 8006d90:	4622      	mov	r2, r4
 8006d92:	462b      	mov	r3, r5
 8006d94:	f7f9 fc38 	bl	8000608 <__aeabi_dmul>
 8006d98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	4689      	mov	r9, r1
 8006da0:	4650      	mov	r0, sl
 8006da2:	4659      	mov	r1, fp
 8006da4:	f7f9 fc30 	bl	8000608 <__aeabi_dmul>
 8006da8:	4602      	mov	r2, r0
 8006daa:	460b      	mov	r3, r1
 8006dac:	4640      	mov	r0, r8
 8006dae:	4649      	mov	r1, r9
 8006db0:	f7f9 fa74 	bl	800029c <__adddf3>
 8006db4:	4632      	mov	r2, r6
 8006db6:	463b      	mov	r3, r7
 8006db8:	4680      	mov	r8, r0
 8006dba:	4689      	mov	r9, r1
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	f7f9 fc22 	bl	8000608 <__aeabi_dmul>
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	460d      	mov	r5, r1
 8006dca:	4602      	mov	r2, r0
 8006dcc:	4649      	mov	r1, r9
 8006dce:	4640      	mov	r0, r8
 8006dd0:	f7f9 fa64 	bl	800029c <__adddf3>
 8006dd4:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <__ieee754_pow+0x3dc>)
 8006dd6:	4299      	cmp	r1, r3
 8006dd8:	ec45 4b19 	vmov	d9, r4, r5
 8006ddc:	4606      	mov	r6, r0
 8006dde:	460f      	mov	r7, r1
 8006de0:	468b      	mov	fp, r1
 8006de2:	f340 82fe 	ble.w	80073e2 <__ieee754_pow+0x972>
 8006de6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006dea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006dee:	4303      	orrs	r3, r0
 8006df0:	f000 81f0 	beq.w	80071d4 <__ieee754_pow+0x764>
 8006df4:	a310      	add	r3, pc, #64	; (adr r3, 8006e38 <__ieee754_pow+0x3c8>)
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	ec51 0b18 	vmov	r0, r1, d8
 8006dfe:	f7f9 fc03 	bl	8000608 <__aeabi_dmul>
 8006e02:	a30d      	add	r3, pc, #52	; (adr r3, 8006e38 <__ieee754_pow+0x3c8>)
 8006e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e08:	e6cb      	b.n	8006ba2 <__ieee754_pow+0x132>
 8006e0a:	bf00      	nop
 8006e0c:	f3af 8000 	nop.w
 8006e10:	60000000 	.word	0x60000000
 8006e14:	3ff71547 	.word	0x3ff71547
 8006e18:	f85ddf44 	.word	0xf85ddf44
 8006e1c:	3e54ae0b 	.word	0x3e54ae0b
 8006e20:	55555555 	.word	0x55555555
 8006e24:	3fd55555 	.word	0x3fd55555
 8006e28:	652b82fe 	.word	0x652b82fe
 8006e2c:	3ff71547 	.word	0x3ff71547
 8006e30:	00000000 	.word	0x00000000
 8006e34:	bff00000 	.word	0xbff00000
 8006e38:	8800759c 	.word	0x8800759c
 8006e3c:	7e37e43c 	.word	0x7e37e43c
 8006e40:	3ff00000 	.word	0x3ff00000
 8006e44:	3fd00000 	.word	0x3fd00000
 8006e48:	3fe00000 	.word	0x3fe00000
 8006e4c:	408fffff 	.word	0x408fffff
 8006e50:	4bd7      	ldr	r3, [pc, #860]	; (80071b0 <__ieee754_pow+0x740>)
 8006e52:	ea03 0309 	and.w	r3, r3, r9
 8006e56:	2200      	movs	r2, #0
 8006e58:	b92b      	cbnz	r3, 8006e66 <__ieee754_pow+0x3f6>
 8006e5a:	4bd6      	ldr	r3, [pc, #856]	; (80071b4 <__ieee754_pow+0x744>)
 8006e5c:	f7f9 fbd4 	bl	8000608 <__aeabi_dmul>
 8006e60:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006e64:	460c      	mov	r4, r1
 8006e66:	1523      	asrs	r3, r4, #20
 8006e68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006e6c:	4413      	add	r3, r2
 8006e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e70:	4bd1      	ldr	r3, [pc, #836]	; (80071b8 <__ieee754_pow+0x748>)
 8006e72:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006e76:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006e7a:	429c      	cmp	r4, r3
 8006e7c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006e80:	dd08      	ble.n	8006e94 <__ieee754_pow+0x424>
 8006e82:	4bce      	ldr	r3, [pc, #824]	; (80071bc <__ieee754_pow+0x74c>)
 8006e84:	429c      	cmp	r4, r3
 8006e86:	f340 8163 	ble.w	8007150 <__ieee754_pow+0x6e0>
 8006e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e90:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006e94:	2400      	movs	r4, #0
 8006e96:	00e3      	lsls	r3, r4, #3
 8006e98:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e9a:	4bc9      	ldr	r3, [pc, #804]	; (80071c0 <__ieee754_pow+0x750>)
 8006e9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ea0:	ed93 7b00 	vldr	d7, [r3]
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	ec53 2b17 	vmov	r2, r3, d7
 8006eaa:	eeb0 8a47 	vmov.f32	s16, s14
 8006eae:	eef0 8a67 	vmov.f32	s17, s15
 8006eb2:	4682      	mov	sl, r0
 8006eb4:	f7f9 f9f0 	bl	8000298 <__aeabi_dsub>
 8006eb8:	4652      	mov	r2, sl
 8006eba:	4606      	mov	r6, r0
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	462b      	mov	r3, r5
 8006ec0:	ec51 0b18 	vmov	r0, r1, d8
 8006ec4:	f7f9 f9ea 	bl	800029c <__adddf3>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	460b      	mov	r3, r1
 8006ecc:	2000      	movs	r0, #0
 8006ece:	49bd      	ldr	r1, [pc, #756]	; (80071c4 <__ieee754_pow+0x754>)
 8006ed0:	f7f9 fcc4 	bl	800085c <__aeabi_ddiv>
 8006ed4:	ec41 0b19 	vmov	d9, r0, r1
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4630      	mov	r0, r6
 8006ede:	4639      	mov	r1, r7
 8006ee0:	f7f9 fb92 	bl	8000608 <__aeabi_dmul>
 8006ee4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ee8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006eec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	9304      	str	r3, [sp, #16]
 8006ef4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006ef8:	46ab      	mov	fp, r5
 8006efa:	106d      	asrs	r5, r5, #1
 8006efc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006f00:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006f04:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006f08:	2200      	movs	r2, #0
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	4614      	mov	r4, r2
 8006f10:	461d      	mov	r5, r3
 8006f12:	f7f9 fb79 	bl	8000608 <__aeabi_dmul>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	f7f9 f9bb 	bl	8000298 <__aeabi_dsub>
 8006f22:	ec53 2b18 	vmov	r2, r3, d8
 8006f26:	4606      	mov	r6, r0
 8006f28:	460f      	mov	r7, r1
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	f7f9 f9b3 	bl	8000298 <__aeabi_dsub>
 8006f32:	4602      	mov	r2, r0
 8006f34:	460b      	mov	r3, r1
 8006f36:	4650      	mov	r0, sl
 8006f38:	4659      	mov	r1, fp
 8006f3a:	f7f9 f9ad 	bl	8000298 <__aeabi_dsub>
 8006f3e:	4642      	mov	r2, r8
 8006f40:	464b      	mov	r3, r9
 8006f42:	f7f9 fb61 	bl	8000608 <__aeabi_dmul>
 8006f46:	4602      	mov	r2, r0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	f7f9 f9a3 	bl	8000298 <__aeabi_dsub>
 8006f52:	ec53 2b19 	vmov	r2, r3, d9
 8006f56:	f7f9 fb57 	bl	8000608 <__aeabi_dmul>
 8006f5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f5e:	ec41 0b18 	vmov	d8, r0, r1
 8006f62:	4610      	mov	r0, r2
 8006f64:	4619      	mov	r1, r3
 8006f66:	f7f9 fb4f 	bl	8000608 <__aeabi_dmul>
 8006f6a:	a37d      	add	r3, pc, #500	; (adr r3, 8007160 <__ieee754_pow+0x6f0>)
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	4604      	mov	r4, r0
 8006f72:	460d      	mov	r5, r1
 8006f74:	f7f9 fb48 	bl	8000608 <__aeabi_dmul>
 8006f78:	a37b      	add	r3, pc, #492	; (adr r3, 8007168 <__ieee754_pow+0x6f8>)
 8006f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7e:	f7f9 f98d 	bl	800029c <__adddf3>
 8006f82:	4622      	mov	r2, r4
 8006f84:	462b      	mov	r3, r5
 8006f86:	f7f9 fb3f 	bl	8000608 <__aeabi_dmul>
 8006f8a:	a379      	add	r3, pc, #484	; (adr r3, 8007170 <__ieee754_pow+0x700>)
 8006f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f90:	f7f9 f984 	bl	800029c <__adddf3>
 8006f94:	4622      	mov	r2, r4
 8006f96:	462b      	mov	r3, r5
 8006f98:	f7f9 fb36 	bl	8000608 <__aeabi_dmul>
 8006f9c:	a376      	add	r3, pc, #472	; (adr r3, 8007178 <__ieee754_pow+0x708>)
 8006f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa2:	f7f9 f97b 	bl	800029c <__adddf3>
 8006fa6:	4622      	mov	r2, r4
 8006fa8:	462b      	mov	r3, r5
 8006faa:	f7f9 fb2d 	bl	8000608 <__aeabi_dmul>
 8006fae:	a374      	add	r3, pc, #464	; (adr r3, 8007180 <__ieee754_pow+0x710>)
 8006fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb4:	f7f9 f972 	bl	800029c <__adddf3>
 8006fb8:	4622      	mov	r2, r4
 8006fba:	462b      	mov	r3, r5
 8006fbc:	f7f9 fb24 	bl	8000608 <__aeabi_dmul>
 8006fc0:	a371      	add	r3, pc, #452	; (adr r3, 8007188 <__ieee754_pow+0x718>)
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f7f9 f969 	bl	800029c <__adddf3>
 8006fca:	4622      	mov	r2, r4
 8006fcc:	4606      	mov	r6, r0
 8006fce:	460f      	mov	r7, r1
 8006fd0:	462b      	mov	r3, r5
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	f7f9 fb17 	bl	8000608 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	4630      	mov	r0, r6
 8006fe0:	4639      	mov	r1, r7
 8006fe2:	f7f9 fb11 	bl	8000608 <__aeabi_dmul>
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	4604      	mov	r4, r0
 8006fea:	460d      	mov	r5, r1
 8006fec:	464b      	mov	r3, r9
 8006fee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ff2:	f7f9 f953 	bl	800029c <__adddf3>
 8006ff6:	ec53 2b18 	vmov	r2, r3, d8
 8006ffa:	f7f9 fb05 	bl	8000608 <__aeabi_dmul>
 8006ffe:	4622      	mov	r2, r4
 8007000:	462b      	mov	r3, r5
 8007002:	f7f9 f94b 	bl	800029c <__adddf3>
 8007006:	4642      	mov	r2, r8
 8007008:	4682      	mov	sl, r0
 800700a:	468b      	mov	fp, r1
 800700c:	464b      	mov	r3, r9
 800700e:	4640      	mov	r0, r8
 8007010:	4649      	mov	r1, r9
 8007012:	f7f9 faf9 	bl	8000608 <__aeabi_dmul>
 8007016:	4b6c      	ldr	r3, [pc, #432]	; (80071c8 <__ieee754_pow+0x758>)
 8007018:	2200      	movs	r2, #0
 800701a:	4606      	mov	r6, r0
 800701c:	460f      	mov	r7, r1
 800701e:	f7f9 f93d 	bl	800029c <__adddf3>
 8007022:	4652      	mov	r2, sl
 8007024:	465b      	mov	r3, fp
 8007026:	f7f9 f939 	bl	800029c <__adddf3>
 800702a:	9c04      	ldr	r4, [sp, #16]
 800702c:	460d      	mov	r5, r1
 800702e:	4622      	mov	r2, r4
 8007030:	460b      	mov	r3, r1
 8007032:	4640      	mov	r0, r8
 8007034:	4649      	mov	r1, r9
 8007036:	f7f9 fae7 	bl	8000608 <__aeabi_dmul>
 800703a:	4b63      	ldr	r3, [pc, #396]	; (80071c8 <__ieee754_pow+0x758>)
 800703c:	4680      	mov	r8, r0
 800703e:	4689      	mov	r9, r1
 8007040:	2200      	movs	r2, #0
 8007042:	4620      	mov	r0, r4
 8007044:	4629      	mov	r1, r5
 8007046:	f7f9 f927 	bl	8000298 <__aeabi_dsub>
 800704a:	4632      	mov	r2, r6
 800704c:	463b      	mov	r3, r7
 800704e:	f7f9 f923 	bl	8000298 <__aeabi_dsub>
 8007052:	4602      	mov	r2, r0
 8007054:	460b      	mov	r3, r1
 8007056:	4650      	mov	r0, sl
 8007058:	4659      	mov	r1, fp
 800705a:	f7f9 f91d 	bl	8000298 <__aeabi_dsub>
 800705e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007062:	f7f9 fad1 	bl	8000608 <__aeabi_dmul>
 8007066:	4622      	mov	r2, r4
 8007068:	4606      	mov	r6, r0
 800706a:	460f      	mov	r7, r1
 800706c:	462b      	mov	r3, r5
 800706e:	ec51 0b18 	vmov	r0, r1, d8
 8007072:	f7f9 fac9 	bl	8000608 <__aeabi_dmul>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	4630      	mov	r0, r6
 800707c:	4639      	mov	r1, r7
 800707e:	f7f9 f90d 	bl	800029c <__adddf3>
 8007082:	4606      	mov	r6, r0
 8007084:	460f      	mov	r7, r1
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4640      	mov	r0, r8
 800708c:	4649      	mov	r1, r9
 800708e:	f7f9 f905 	bl	800029c <__adddf3>
 8007092:	9c04      	ldr	r4, [sp, #16]
 8007094:	a33e      	add	r3, pc, #248	; (adr r3, 8007190 <__ieee754_pow+0x720>)
 8007096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709a:	4620      	mov	r0, r4
 800709c:	460d      	mov	r5, r1
 800709e:	f7f9 fab3 	bl	8000608 <__aeabi_dmul>
 80070a2:	4642      	mov	r2, r8
 80070a4:	ec41 0b18 	vmov	d8, r0, r1
 80070a8:	464b      	mov	r3, r9
 80070aa:	4620      	mov	r0, r4
 80070ac:	4629      	mov	r1, r5
 80070ae:	f7f9 f8f3 	bl	8000298 <__aeabi_dsub>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	4630      	mov	r0, r6
 80070b8:	4639      	mov	r1, r7
 80070ba:	f7f9 f8ed 	bl	8000298 <__aeabi_dsub>
 80070be:	a336      	add	r3, pc, #216	; (adr r3, 8007198 <__ieee754_pow+0x728>)
 80070c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c4:	f7f9 faa0 	bl	8000608 <__aeabi_dmul>
 80070c8:	a335      	add	r3, pc, #212	; (adr r3, 80071a0 <__ieee754_pow+0x730>)
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	4606      	mov	r6, r0
 80070d0:	460f      	mov	r7, r1
 80070d2:	4620      	mov	r0, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	f7f9 fa97 	bl	8000608 <__aeabi_dmul>
 80070da:	4602      	mov	r2, r0
 80070dc:	460b      	mov	r3, r1
 80070de:	4630      	mov	r0, r6
 80070e0:	4639      	mov	r1, r7
 80070e2:	f7f9 f8db 	bl	800029c <__adddf3>
 80070e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070e8:	4b38      	ldr	r3, [pc, #224]	; (80071cc <__ieee754_pow+0x75c>)
 80070ea:	4413      	add	r3, r2
 80070ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f0:	f7f9 f8d4 	bl	800029c <__adddf3>
 80070f4:	4682      	mov	sl, r0
 80070f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070f8:	468b      	mov	fp, r1
 80070fa:	f7f9 fa1b 	bl	8000534 <__aeabi_i2d>
 80070fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007100:	4b33      	ldr	r3, [pc, #204]	; (80071d0 <__ieee754_pow+0x760>)
 8007102:	4413      	add	r3, r2
 8007104:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007108:	4606      	mov	r6, r0
 800710a:	460f      	mov	r7, r1
 800710c:	4652      	mov	r2, sl
 800710e:	465b      	mov	r3, fp
 8007110:	ec51 0b18 	vmov	r0, r1, d8
 8007114:	f7f9 f8c2 	bl	800029c <__adddf3>
 8007118:	4642      	mov	r2, r8
 800711a:	464b      	mov	r3, r9
 800711c:	f7f9 f8be 	bl	800029c <__adddf3>
 8007120:	4632      	mov	r2, r6
 8007122:	463b      	mov	r3, r7
 8007124:	f7f9 f8ba 	bl	800029c <__adddf3>
 8007128:	9c04      	ldr	r4, [sp, #16]
 800712a:	4632      	mov	r2, r6
 800712c:	463b      	mov	r3, r7
 800712e:	4620      	mov	r0, r4
 8007130:	460d      	mov	r5, r1
 8007132:	f7f9 f8b1 	bl	8000298 <__aeabi_dsub>
 8007136:	4642      	mov	r2, r8
 8007138:	464b      	mov	r3, r9
 800713a:	f7f9 f8ad 	bl	8000298 <__aeabi_dsub>
 800713e:	ec53 2b18 	vmov	r2, r3, d8
 8007142:	f7f9 f8a9 	bl	8000298 <__aeabi_dsub>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4650      	mov	r0, sl
 800714c:	4659      	mov	r1, fp
 800714e:	e606      	b.n	8006d5e <__ieee754_pow+0x2ee>
 8007150:	2401      	movs	r4, #1
 8007152:	e6a0      	b.n	8006e96 <__ieee754_pow+0x426>
 8007154:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80071a8 <__ieee754_pow+0x738>
 8007158:	e60d      	b.n	8006d76 <__ieee754_pow+0x306>
 800715a:	bf00      	nop
 800715c:	f3af 8000 	nop.w
 8007160:	4a454eef 	.word	0x4a454eef
 8007164:	3fca7e28 	.word	0x3fca7e28
 8007168:	93c9db65 	.word	0x93c9db65
 800716c:	3fcd864a 	.word	0x3fcd864a
 8007170:	a91d4101 	.word	0xa91d4101
 8007174:	3fd17460 	.word	0x3fd17460
 8007178:	518f264d 	.word	0x518f264d
 800717c:	3fd55555 	.word	0x3fd55555
 8007180:	db6fabff 	.word	0xdb6fabff
 8007184:	3fdb6db6 	.word	0x3fdb6db6
 8007188:	33333303 	.word	0x33333303
 800718c:	3fe33333 	.word	0x3fe33333
 8007190:	e0000000 	.word	0xe0000000
 8007194:	3feec709 	.word	0x3feec709
 8007198:	dc3a03fd 	.word	0xdc3a03fd
 800719c:	3feec709 	.word	0x3feec709
 80071a0:	145b01f5 	.word	0x145b01f5
 80071a4:	be3e2fe0 	.word	0xbe3e2fe0
 80071a8:	00000000 	.word	0x00000000
 80071ac:	3ff00000 	.word	0x3ff00000
 80071b0:	7ff00000 	.word	0x7ff00000
 80071b4:	43400000 	.word	0x43400000
 80071b8:	0003988e 	.word	0x0003988e
 80071bc:	000bb679 	.word	0x000bb679
 80071c0:	080087a0 	.word	0x080087a0
 80071c4:	3ff00000 	.word	0x3ff00000
 80071c8:	40080000 	.word	0x40080000
 80071cc:	080087c0 	.word	0x080087c0
 80071d0:	080087b0 	.word	0x080087b0
 80071d4:	a3b5      	add	r3, pc, #724	; (adr r3, 80074ac <__ieee754_pow+0xa3c>)
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	4640      	mov	r0, r8
 80071dc:	4649      	mov	r1, r9
 80071de:	f7f9 f85d 	bl	800029c <__adddf3>
 80071e2:	4622      	mov	r2, r4
 80071e4:	ec41 0b1a 	vmov	d10, r0, r1
 80071e8:	462b      	mov	r3, r5
 80071ea:	4630      	mov	r0, r6
 80071ec:	4639      	mov	r1, r7
 80071ee:	f7f9 f853 	bl	8000298 <__aeabi_dsub>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	ec51 0b1a 	vmov	r0, r1, d10
 80071fa:	f7f9 fc95 	bl	8000b28 <__aeabi_dcmpgt>
 80071fe:	2800      	cmp	r0, #0
 8007200:	f47f adf8 	bne.w	8006df4 <__ieee754_pow+0x384>
 8007204:	4aa4      	ldr	r2, [pc, #656]	; (8007498 <__ieee754_pow+0xa28>)
 8007206:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800720a:	4293      	cmp	r3, r2
 800720c:	f340 810b 	ble.w	8007426 <__ieee754_pow+0x9b6>
 8007210:	151b      	asrs	r3, r3, #20
 8007212:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007216:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800721a:	fa4a f303 	asr.w	r3, sl, r3
 800721e:	445b      	add	r3, fp
 8007220:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007224:	4e9d      	ldr	r6, [pc, #628]	; (800749c <__ieee754_pow+0xa2c>)
 8007226:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800722a:	4116      	asrs	r6, r2
 800722c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007230:	2000      	movs	r0, #0
 8007232:	ea23 0106 	bic.w	r1, r3, r6
 8007236:	f1c2 0214 	rsb	r2, r2, #20
 800723a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800723e:	fa4a fa02 	asr.w	sl, sl, r2
 8007242:	f1bb 0f00 	cmp.w	fp, #0
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	bfb8      	it	lt
 8007250:	f1ca 0a00 	rsblt	sl, sl, #0
 8007254:	f7f9 f820 	bl	8000298 <__aeabi_dsub>
 8007258:	ec41 0b19 	vmov	d9, r0, r1
 800725c:	4642      	mov	r2, r8
 800725e:	464b      	mov	r3, r9
 8007260:	ec51 0b19 	vmov	r0, r1, d9
 8007264:	f7f9 f81a 	bl	800029c <__adddf3>
 8007268:	2400      	movs	r4, #0
 800726a:	a379      	add	r3, pc, #484	; (adr r3, 8007450 <__ieee754_pow+0x9e0>)
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	4620      	mov	r0, r4
 8007272:	460d      	mov	r5, r1
 8007274:	f7f9 f9c8 	bl	8000608 <__aeabi_dmul>
 8007278:	ec53 2b19 	vmov	r2, r3, d9
 800727c:	4606      	mov	r6, r0
 800727e:	460f      	mov	r7, r1
 8007280:	4620      	mov	r0, r4
 8007282:	4629      	mov	r1, r5
 8007284:	f7f9 f808 	bl	8000298 <__aeabi_dsub>
 8007288:	4602      	mov	r2, r0
 800728a:	460b      	mov	r3, r1
 800728c:	4640      	mov	r0, r8
 800728e:	4649      	mov	r1, r9
 8007290:	f7f9 f802 	bl	8000298 <__aeabi_dsub>
 8007294:	a370      	add	r3, pc, #448	; (adr r3, 8007458 <__ieee754_pow+0x9e8>)
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	f7f9 f9b5 	bl	8000608 <__aeabi_dmul>
 800729e:	a370      	add	r3, pc, #448	; (adr r3, 8007460 <__ieee754_pow+0x9f0>)
 80072a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a4:	4680      	mov	r8, r0
 80072a6:	4689      	mov	r9, r1
 80072a8:	4620      	mov	r0, r4
 80072aa:	4629      	mov	r1, r5
 80072ac:	f7f9 f9ac 	bl	8000608 <__aeabi_dmul>
 80072b0:	4602      	mov	r2, r0
 80072b2:	460b      	mov	r3, r1
 80072b4:	4640      	mov	r0, r8
 80072b6:	4649      	mov	r1, r9
 80072b8:	f7f8 fff0 	bl	800029c <__adddf3>
 80072bc:	4604      	mov	r4, r0
 80072be:	460d      	mov	r5, r1
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	4630      	mov	r0, r6
 80072c6:	4639      	mov	r1, r7
 80072c8:	f7f8 ffe8 	bl	800029c <__adddf3>
 80072cc:	4632      	mov	r2, r6
 80072ce:	463b      	mov	r3, r7
 80072d0:	4680      	mov	r8, r0
 80072d2:	4689      	mov	r9, r1
 80072d4:	f7f8 ffe0 	bl	8000298 <__aeabi_dsub>
 80072d8:	4602      	mov	r2, r0
 80072da:	460b      	mov	r3, r1
 80072dc:	4620      	mov	r0, r4
 80072de:	4629      	mov	r1, r5
 80072e0:	f7f8 ffda 	bl	8000298 <__aeabi_dsub>
 80072e4:	4642      	mov	r2, r8
 80072e6:	4606      	mov	r6, r0
 80072e8:	460f      	mov	r7, r1
 80072ea:	464b      	mov	r3, r9
 80072ec:	4640      	mov	r0, r8
 80072ee:	4649      	mov	r1, r9
 80072f0:	f7f9 f98a 	bl	8000608 <__aeabi_dmul>
 80072f4:	a35c      	add	r3, pc, #368	; (adr r3, 8007468 <__ieee754_pow+0x9f8>)
 80072f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fa:	4604      	mov	r4, r0
 80072fc:	460d      	mov	r5, r1
 80072fe:	f7f9 f983 	bl	8000608 <__aeabi_dmul>
 8007302:	a35b      	add	r3, pc, #364	; (adr r3, 8007470 <__ieee754_pow+0xa00>)
 8007304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007308:	f7f8 ffc6 	bl	8000298 <__aeabi_dsub>
 800730c:	4622      	mov	r2, r4
 800730e:	462b      	mov	r3, r5
 8007310:	f7f9 f97a 	bl	8000608 <__aeabi_dmul>
 8007314:	a358      	add	r3, pc, #352	; (adr r3, 8007478 <__ieee754_pow+0xa08>)
 8007316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731a:	f7f8 ffbf 	bl	800029c <__adddf3>
 800731e:	4622      	mov	r2, r4
 8007320:	462b      	mov	r3, r5
 8007322:	f7f9 f971 	bl	8000608 <__aeabi_dmul>
 8007326:	a356      	add	r3, pc, #344	; (adr r3, 8007480 <__ieee754_pow+0xa10>)
 8007328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732c:	f7f8 ffb4 	bl	8000298 <__aeabi_dsub>
 8007330:	4622      	mov	r2, r4
 8007332:	462b      	mov	r3, r5
 8007334:	f7f9 f968 	bl	8000608 <__aeabi_dmul>
 8007338:	a353      	add	r3, pc, #332	; (adr r3, 8007488 <__ieee754_pow+0xa18>)
 800733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733e:	f7f8 ffad 	bl	800029c <__adddf3>
 8007342:	4622      	mov	r2, r4
 8007344:	462b      	mov	r3, r5
 8007346:	f7f9 f95f 	bl	8000608 <__aeabi_dmul>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	4640      	mov	r0, r8
 8007350:	4649      	mov	r1, r9
 8007352:	f7f8 ffa1 	bl	8000298 <__aeabi_dsub>
 8007356:	4604      	mov	r4, r0
 8007358:	460d      	mov	r5, r1
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	4640      	mov	r0, r8
 8007360:	4649      	mov	r1, r9
 8007362:	f7f9 f951 	bl	8000608 <__aeabi_dmul>
 8007366:	2200      	movs	r2, #0
 8007368:	ec41 0b19 	vmov	d9, r0, r1
 800736c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007370:	4620      	mov	r0, r4
 8007372:	4629      	mov	r1, r5
 8007374:	f7f8 ff90 	bl	8000298 <__aeabi_dsub>
 8007378:	4602      	mov	r2, r0
 800737a:	460b      	mov	r3, r1
 800737c:	ec51 0b19 	vmov	r0, r1, d9
 8007380:	f7f9 fa6c 	bl	800085c <__aeabi_ddiv>
 8007384:	4632      	mov	r2, r6
 8007386:	4604      	mov	r4, r0
 8007388:	460d      	mov	r5, r1
 800738a:	463b      	mov	r3, r7
 800738c:	4640      	mov	r0, r8
 800738e:	4649      	mov	r1, r9
 8007390:	f7f9 f93a 	bl	8000608 <__aeabi_dmul>
 8007394:	4632      	mov	r2, r6
 8007396:	463b      	mov	r3, r7
 8007398:	f7f8 ff80 	bl	800029c <__adddf3>
 800739c:	4602      	mov	r2, r0
 800739e:	460b      	mov	r3, r1
 80073a0:	4620      	mov	r0, r4
 80073a2:	4629      	mov	r1, r5
 80073a4:	f7f8 ff78 	bl	8000298 <__aeabi_dsub>
 80073a8:	4642      	mov	r2, r8
 80073aa:	464b      	mov	r3, r9
 80073ac:	f7f8 ff74 	bl	8000298 <__aeabi_dsub>
 80073b0:	460b      	mov	r3, r1
 80073b2:	4602      	mov	r2, r0
 80073b4:	493a      	ldr	r1, [pc, #232]	; (80074a0 <__ieee754_pow+0xa30>)
 80073b6:	2000      	movs	r0, #0
 80073b8:	f7f8 ff6e 	bl	8000298 <__aeabi_dsub>
 80073bc:	e9cd 0100 	strd	r0, r1, [sp]
 80073c0:	9b01      	ldr	r3, [sp, #4]
 80073c2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80073c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073ca:	da2f      	bge.n	800742c <__ieee754_pow+0x9bc>
 80073cc:	4650      	mov	r0, sl
 80073ce:	ed9d 0b00 	vldr	d0, [sp]
 80073d2:	f001 f921 	bl	8008618 <scalbn>
 80073d6:	ec51 0b10 	vmov	r0, r1, d0
 80073da:	ec53 2b18 	vmov	r2, r3, d8
 80073de:	f7ff bbe0 	b.w	8006ba2 <__ieee754_pow+0x132>
 80073e2:	4b30      	ldr	r3, [pc, #192]	; (80074a4 <__ieee754_pow+0xa34>)
 80073e4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80073e8:	429e      	cmp	r6, r3
 80073ea:	f77f af0b 	ble.w	8007204 <__ieee754_pow+0x794>
 80073ee:	4b2e      	ldr	r3, [pc, #184]	; (80074a8 <__ieee754_pow+0xa38>)
 80073f0:	440b      	add	r3, r1
 80073f2:	4303      	orrs	r3, r0
 80073f4:	d00b      	beq.n	800740e <__ieee754_pow+0x99e>
 80073f6:	a326      	add	r3, pc, #152	; (adr r3, 8007490 <__ieee754_pow+0xa20>)
 80073f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fc:	ec51 0b18 	vmov	r0, r1, d8
 8007400:	f7f9 f902 	bl	8000608 <__aeabi_dmul>
 8007404:	a322      	add	r3, pc, #136	; (adr r3, 8007490 <__ieee754_pow+0xa20>)
 8007406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740a:	f7ff bbca 	b.w	8006ba2 <__ieee754_pow+0x132>
 800740e:	4622      	mov	r2, r4
 8007410:	462b      	mov	r3, r5
 8007412:	f7f8 ff41 	bl	8000298 <__aeabi_dsub>
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	f7f9 fb7b 	bl	8000b14 <__aeabi_dcmpge>
 800741e:	2800      	cmp	r0, #0
 8007420:	f43f aef0 	beq.w	8007204 <__ieee754_pow+0x794>
 8007424:	e7e7      	b.n	80073f6 <__ieee754_pow+0x986>
 8007426:	f04f 0a00 	mov.w	sl, #0
 800742a:	e717      	b.n	800725c <__ieee754_pow+0x7ec>
 800742c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007430:	4619      	mov	r1, r3
 8007432:	e7d2      	b.n	80073da <__ieee754_pow+0x96a>
 8007434:	491a      	ldr	r1, [pc, #104]	; (80074a0 <__ieee754_pow+0xa30>)
 8007436:	2000      	movs	r0, #0
 8007438:	f7ff bb9e 	b.w	8006b78 <__ieee754_pow+0x108>
 800743c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007440:	f7ff bb9a 	b.w	8006b78 <__ieee754_pow+0x108>
 8007444:	9000      	str	r0, [sp, #0]
 8007446:	f7ff bb76 	b.w	8006b36 <__ieee754_pow+0xc6>
 800744a:	2100      	movs	r1, #0
 800744c:	f7ff bb60 	b.w	8006b10 <__ieee754_pow+0xa0>
 8007450:	00000000 	.word	0x00000000
 8007454:	3fe62e43 	.word	0x3fe62e43
 8007458:	fefa39ef 	.word	0xfefa39ef
 800745c:	3fe62e42 	.word	0x3fe62e42
 8007460:	0ca86c39 	.word	0x0ca86c39
 8007464:	be205c61 	.word	0xbe205c61
 8007468:	72bea4d0 	.word	0x72bea4d0
 800746c:	3e663769 	.word	0x3e663769
 8007470:	c5d26bf1 	.word	0xc5d26bf1
 8007474:	3ebbbd41 	.word	0x3ebbbd41
 8007478:	af25de2c 	.word	0xaf25de2c
 800747c:	3f11566a 	.word	0x3f11566a
 8007480:	16bebd93 	.word	0x16bebd93
 8007484:	3f66c16c 	.word	0x3f66c16c
 8007488:	5555553e 	.word	0x5555553e
 800748c:	3fc55555 	.word	0x3fc55555
 8007490:	c2f8f359 	.word	0xc2f8f359
 8007494:	01a56e1f 	.word	0x01a56e1f
 8007498:	3fe00000 	.word	0x3fe00000
 800749c:	000fffff 	.word	0x000fffff
 80074a0:	3ff00000 	.word	0x3ff00000
 80074a4:	4090cbff 	.word	0x4090cbff
 80074a8:	3f6f3400 	.word	0x3f6f3400
 80074ac:	652b82fe 	.word	0x652b82fe
 80074b0:	3c971547 	.word	0x3c971547
 80074b4:	00000000 	.word	0x00000000

080074b8 <__ieee754_rem_pio2>:
 80074b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	ed2d 8b02 	vpush	{d8}
 80074c0:	ec55 4b10 	vmov	r4, r5, d0
 80074c4:	4bca      	ldr	r3, [pc, #808]	; (80077f0 <__ieee754_rem_pio2+0x338>)
 80074c6:	b08b      	sub	sp, #44	; 0x2c
 80074c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80074cc:	4598      	cmp	r8, r3
 80074ce:	4682      	mov	sl, r0
 80074d0:	9502      	str	r5, [sp, #8]
 80074d2:	dc08      	bgt.n	80074e6 <__ieee754_rem_pio2+0x2e>
 80074d4:	2200      	movs	r2, #0
 80074d6:	2300      	movs	r3, #0
 80074d8:	ed80 0b00 	vstr	d0, [r0]
 80074dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80074e0:	f04f 0b00 	mov.w	fp, #0
 80074e4:	e028      	b.n	8007538 <__ieee754_rem_pio2+0x80>
 80074e6:	4bc3      	ldr	r3, [pc, #780]	; (80077f4 <__ieee754_rem_pio2+0x33c>)
 80074e8:	4598      	cmp	r8, r3
 80074ea:	dc78      	bgt.n	80075de <__ieee754_rem_pio2+0x126>
 80074ec:	9b02      	ldr	r3, [sp, #8]
 80074ee:	4ec2      	ldr	r6, [pc, #776]	; (80077f8 <__ieee754_rem_pio2+0x340>)
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	ee10 0a10 	vmov	r0, s0
 80074f6:	a3b0      	add	r3, pc, #704	; (adr r3, 80077b8 <__ieee754_rem_pio2+0x300>)
 80074f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fc:	4629      	mov	r1, r5
 80074fe:	dd39      	ble.n	8007574 <__ieee754_rem_pio2+0xbc>
 8007500:	f7f8 feca 	bl	8000298 <__aeabi_dsub>
 8007504:	45b0      	cmp	r8, r6
 8007506:	4604      	mov	r4, r0
 8007508:	460d      	mov	r5, r1
 800750a:	d01b      	beq.n	8007544 <__ieee754_rem_pio2+0x8c>
 800750c:	a3ac      	add	r3, pc, #688	; (adr r3, 80077c0 <__ieee754_rem_pio2+0x308>)
 800750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007512:	f7f8 fec1 	bl	8000298 <__aeabi_dsub>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	e9ca 2300 	strd	r2, r3, [sl]
 800751e:	4620      	mov	r0, r4
 8007520:	4629      	mov	r1, r5
 8007522:	f7f8 feb9 	bl	8000298 <__aeabi_dsub>
 8007526:	a3a6      	add	r3, pc, #664	; (adr r3, 80077c0 <__ieee754_rem_pio2+0x308>)
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	f7f8 feb4 	bl	8000298 <__aeabi_dsub>
 8007530:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007534:	f04f 0b01 	mov.w	fp, #1
 8007538:	4658      	mov	r0, fp
 800753a:	b00b      	add	sp, #44	; 0x2c
 800753c:	ecbd 8b02 	vpop	{d8}
 8007540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007544:	a3a0      	add	r3, pc, #640	; (adr r3, 80077c8 <__ieee754_rem_pio2+0x310>)
 8007546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754a:	f7f8 fea5 	bl	8000298 <__aeabi_dsub>
 800754e:	a3a0      	add	r3, pc, #640	; (adr r3, 80077d0 <__ieee754_rem_pio2+0x318>)
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	4604      	mov	r4, r0
 8007556:	460d      	mov	r5, r1
 8007558:	f7f8 fe9e 	bl	8000298 <__aeabi_dsub>
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	e9ca 2300 	strd	r2, r3, [sl]
 8007564:	4620      	mov	r0, r4
 8007566:	4629      	mov	r1, r5
 8007568:	f7f8 fe96 	bl	8000298 <__aeabi_dsub>
 800756c:	a398      	add	r3, pc, #608	; (adr r3, 80077d0 <__ieee754_rem_pio2+0x318>)
 800756e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007572:	e7db      	b.n	800752c <__ieee754_rem_pio2+0x74>
 8007574:	f7f8 fe92 	bl	800029c <__adddf3>
 8007578:	45b0      	cmp	r8, r6
 800757a:	4604      	mov	r4, r0
 800757c:	460d      	mov	r5, r1
 800757e:	d016      	beq.n	80075ae <__ieee754_rem_pio2+0xf6>
 8007580:	a38f      	add	r3, pc, #572	; (adr r3, 80077c0 <__ieee754_rem_pio2+0x308>)
 8007582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007586:	f7f8 fe89 	bl	800029c <__adddf3>
 800758a:	4602      	mov	r2, r0
 800758c:	460b      	mov	r3, r1
 800758e:	e9ca 2300 	strd	r2, r3, [sl]
 8007592:	4620      	mov	r0, r4
 8007594:	4629      	mov	r1, r5
 8007596:	f7f8 fe7f 	bl	8000298 <__aeabi_dsub>
 800759a:	a389      	add	r3, pc, #548	; (adr r3, 80077c0 <__ieee754_rem_pio2+0x308>)
 800759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a0:	f7f8 fe7c 	bl	800029c <__adddf3>
 80075a4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80075a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80075ac:	e7c4      	b.n	8007538 <__ieee754_rem_pio2+0x80>
 80075ae:	a386      	add	r3, pc, #536	; (adr r3, 80077c8 <__ieee754_rem_pio2+0x310>)
 80075b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b4:	f7f8 fe72 	bl	800029c <__adddf3>
 80075b8:	a385      	add	r3, pc, #532	; (adr r3, 80077d0 <__ieee754_rem_pio2+0x318>)
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	4604      	mov	r4, r0
 80075c0:	460d      	mov	r5, r1
 80075c2:	f7f8 fe6b 	bl	800029c <__adddf3>
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	e9ca 2300 	strd	r2, r3, [sl]
 80075ce:	4620      	mov	r0, r4
 80075d0:	4629      	mov	r1, r5
 80075d2:	f7f8 fe61 	bl	8000298 <__aeabi_dsub>
 80075d6:	a37e      	add	r3, pc, #504	; (adr r3, 80077d0 <__ieee754_rem_pio2+0x318>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	e7e0      	b.n	80075a0 <__ieee754_rem_pio2+0xe8>
 80075de:	4b87      	ldr	r3, [pc, #540]	; (80077fc <__ieee754_rem_pio2+0x344>)
 80075e0:	4598      	cmp	r8, r3
 80075e2:	f300 80d9 	bgt.w	8007798 <__ieee754_rem_pio2+0x2e0>
 80075e6:	f000 feed 	bl	80083c4 <fabs>
 80075ea:	ec55 4b10 	vmov	r4, r5, d0
 80075ee:	ee10 0a10 	vmov	r0, s0
 80075f2:	a379      	add	r3, pc, #484	; (adr r3, 80077d8 <__ieee754_rem_pio2+0x320>)
 80075f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f8:	4629      	mov	r1, r5
 80075fa:	f7f9 f805 	bl	8000608 <__aeabi_dmul>
 80075fe:	4b80      	ldr	r3, [pc, #512]	; (8007800 <__ieee754_rem_pio2+0x348>)
 8007600:	2200      	movs	r2, #0
 8007602:	f7f8 fe4b 	bl	800029c <__adddf3>
 8007606:	f7f9 faaf 	bl	8000b68 <__aeabi_d2iz>
 800760a:	4683      	mov	fp, r0
 800760c:	f7f8 ff92 	bl	8000534 <__aeabi_i2d>
 8007610:	4602      	mov	r2, r0
 8007612:	460b      	mov	r3, r1
 8007614:	ec43 2b18 	vmov	d8, r2, r3
 8007618:	a367      	add	r3, pc, #412	; (adr r3, 80077b8 <__ieee754_rem_pio2+0x300>)
 800761a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761e:	f7f8 fff3 	bl	8000608 <__aeabi_dmul>
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	4620      	mov	r0, r4
 8007628:	4629      	mov	r1, r5
 800762a:	f7f8 fe35 	bl	8000298 <__aeabi_dsub>
 800762e:	a364      	add	r3, pc, #400	; (adr r3, 80077c0 <__ieee754_rem_pio2+0x308>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	4606      	mov	r6, r0
 8007636:	460f      	mov	r7, r1
 8007638:	ec51 0b18 	vmov	r0, r1, d8
 800763c:	f7f8 ffe4 	bl	8000608 <__aeabi_dmul>
 8007640:	f1bb 0f1f 	cmp.w	fp, #31
 8007644:	4604      	mov	r4, r0
 8007646:	460d      	mov	r5, r1
 8007648:	dc0d      	bgt.n	8007666 <__ieee754_rem_pio2+0x1ae>
 800764a:	4b6e      	ldr	r3, [pc, #440]	; (8007804 <__ieee754_rem_pio2+0x34c>)
 800764c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8007650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007654:	4543      	cmp	r3, r8
 8007656:	d006      	beq.n	8007666 <__ieee754_rem_pio2+0x1ae>
 8007658:	4622      	mov	r2, r4
 800765a:	462b      	mov	r3, r5
 800765c:	4630      	mov	r0, r6
 800765e:	4639      	mov	r1, r7
 8007660:	f7f8 fe1a 	bl	8000298 <__aeabi_dsub>
 8007664:	e00f      	b.n	8007686 <__ieee754_rem_pio2+0x1ce>
 8007666:	462b      	mov	r3, r5
 8007668:	4622      	mov	r2, r4
 800766a:	4630      	mov	r0, r6
 800766c:	4639      	mov	r1, r7
 800766e:	f7f8 fe13 	bl	8000298 <__aeabi_dsub>
 8007672:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007676:	9303      	str	r3, [sp, #12]
 8007678:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800767c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007680:	f1b8 0f10 	cmp.w	r8, #16
 8007684:	dc02      	bgt.n	800768c <__ieee754_rem_pio2+0x1d4>
 8007686:	e9ca 0100 	strd	r0, r1, [sl]
 800768a:	e039      	b.n	8007700 <__ieee754_rem_pio2+0x248>
 800768c:	a34e      	add	r3, pc, #312	; (adr r3, 80077c8 <__ieee754_rem_pio2+0x310>)
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	ec51 0b18 	vmov	r0, r1, d8
 8007696:	f7f8 ffb7 	bl	8000608 <__aeabi_dmul>
 800769a:	4604      	mov	r4, r0
 800769c:	460d      	mov	r5, r1
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	4630      	mov	r0, r6
 80076a4:	4639      	mov	r1, r7
 80076a6:	f7f8 fdf7 	bl	8000298 <__aeabi_dsub>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4680      	mov	r8, r0
 80076b0:	4689      	mov	r9, r1
 80076b2:	4630      	mov	r0, r6
 80076b4:	4639      	mov	r1, r7
 80076b6:	f7f8 fdef 	bl	8000298 <__aeabi_dsub>
 80076ba:	4622      	mov	r2, r4
 80076bc:	462b      	mov	r3, r5
 80076be:	f7f8 fdeb 	bl	8000298 <__aeabi_dsub>
 80076c2:	a343      	add	r3, pc, #268	; (adr r3, 80077d0 <__ieee754_rem_pio2+0x318>)
 80076c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c8:	4604      	mov	r4, r0
 80076ca:	460d      	mov	r5, r1
 80076cc:	ec51 0b18 	vmov	r0, r1, d8
 80076d0:	f7f8 ff9a 	bl	8000608 <__aeabi_dmul>
 80076d4:	4622      	mov	r2, r4
 80076d6:	462b      	mov	r3, r5
 80076d8:	f7f8 fdde 	bl	8000298 <__aeabi_dsub>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	4604      	mov	r4, r0
 80076e2:	460d      	mov	r5, r1
 80076e4:	4640      	mov	r0, r8
 80076e6:	4649      	mov	r1, r9
 80076e8:	f7f8 fdd6 	bl	8000298 <__aeabi_dsub>
 80076ec:	9a03      	ldr	r2, [sp, #12]
 80076ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b31      	cmp	r3, #49	; 0x31
 80076f6:	dc24      	bgt.n	8007742 <__ieee754_rem_pio2+0x28a>
 80076f8:	e9ca 0100 	strd	r0, r1, [sl]
 80076fc:	4646      	mov	r6, r8
 80076fe:	464f      	mov	r7, r9
 8007700:	e9da 8900 	ldrd	r8, r9, [sl]
 8007704:	4630      	mov	r0, r6
 8007706:	4642      	mov	r2, r8
 8007708:	464b      	mov	r3, r9
 800770a:	4639      	mov	r1, r7
 800770c:	f7f8 fdc4 	bl	8000298 <__aeabi_dsub>
 8007710:	462b      	mov	r3, r5
 8007712:	4622      	mov	r2, r4
 8007714:	f7f8 fdc0 	bl	8000298 <__aeabi_dsub>
 8007718:	9b02      	ldr	r3, [sp, #8]
 800771a:	2b00      	cmp	r3, #0
 800771c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007720:	f6bf af0a 	bge.w	8007538 <__ieee754_rem_pio2+0x80>
 8007724:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007728:	f8ca 3004 	str.w	r3, [sl, #4]
 800772c:	f8ca 8000 	str.w	r8, [sl]
 8007730:	f8ca 0008 	str.w	r0, [sl, #8]
 8007734:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007738:	f8ca 300c 	str.w	r3, [sl, #12]
 800773c:	f1cb 0b00 	rsb	fp, fp, #0
 8007740:	e6fa      	b.n	8007538 <__ieee754_rem_pio2+0x80>
 8007742:	a327      	add	r3, pc, #156	; (adr r3, 80077e0 <__ieee754_rem_pio2+0x328>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	ec51 0b18 	vmov	r0, r1, d8
 800774c:	f7f8 ff5c 	bl	8000608 <__aeabi_dmul>
 8007750:	4604      	mov	r4, r0
 8007752:	460d      	mov	r5, r1
 8007754:	4602      	mov	r2, r0
 8007756:	460b      	mov	r3, r1
 8007758:	4640      	mov	r0, r8
 800775a:	4649      	mov	r1, r9
 800775c:	f7f8 fd9c 	bl	8000298 <__aeabi_dsub>
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	4606      	mov	r6, r0
 8007766:	460f      	mov	r7, r1
 8007768:	4640      	mov	r0, r8
 800776a:	4649      	mov	r1, r9
 800776c:	f7f8 fd94 	bl	8000298 <__aeabi_dsub>
 8007770:	4622      	mov	r2, r4
 8007772:	462b      	mov	r3, r5
 8007774:	f7f8 fd90 	bl	8000298 <__aeabi_dsub>
 8007778:	a31b      	add	r3, pc, #108	; (adr r3, 80077e8 <__ieee754_rem_pio2+0x330>)
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	4604      	mov	r4, r0
 8007780:	460d      	mov	r5, r1
 8007782:	ec51 0b18 	vmov	r0, r1, d8
 8007786:	f7f8 ff3f 	bl	8000608 <__aeabi_dmul>
 800778a:	4622      	mov	r2, r4
 800778c:	462b      	mov	r3, r5
 800778e:	f7f8 fd83 	bl	8000298 <__aeabi_dsub>
 8007792:	4604      	mov	r4, r0
 8007794:	460d      	mov	r5, r1
 8007796:	e75f      	b.n	8007658 <__ieee754_rem_pio2+0x1a0>
 8007798:	4b1b      	ldr	r3, [pc, #108]	; (8007808 <__ieee754_rem_pio2+0x350>)
 800779a:	4598      	cmp	r8, r3
 800779c:	dd36      	ble.n	800780c <__ieee754_rem_pio2+0x354>
 800779e:	ee10 2a10 	vmov	r2, s0
 80077a2:	462b      	mov	r3, r5
 80077a4:	4620      	mov	r0, r4
 80077a6:	4629      	mov	r1, r5
 80077a8:	f7f8 fd76 	bl	8000298 <__aeabi_dsub>
 80077ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80077b0:	e9ca 0100 	strd	r0, r1, [sl]
 80077b4:	e694      	b.n	80074e0 <__ieee754_rem_pio2+0x28>
 80077b6:	bf00      	nop
 80077b8:	54400000 	.word	0x54400000
 80077bc:	3ff921fb 	.word	0x3ff921fb
 80077c0:	1a626331 	.word	0x1a626331
 80077c4:	3dd0b461 	.word	0x3dd0b461
 80077c8:	1a600000 	.word	0x1a600000
 80077cc:	3dd0b461 	.word	0x3dd0b461
 80077d0:	2e037073 	.word	0x2e037073
 80077d4:	3ba3198a 	.word	0x3ba3198a
 80077d8:	6dc9c883 	.word	0x6dc9c883
 80077dc:	3fe45f30 	.word	0x3fe45f30
 80077e0:	2e000000 	.word	0x2e000000
 80077e4:	3ba3198a 	.word	0x3ba3198a
 80077e8:	252049c1 	.word	0x252049c1
 80077ec:	397b839a 	.word	0x397b839a
 80077f0:	3fe921fb 	.word	0x3fe921fb
 80077f4:	4002d97b 	.word	0x4002d97b
 80077f8:	3ff921fb 	.word	0x3ff921fb
 80077fc:	413921fb 	.word	0x413921fb
 8007800:	3fe00000 	.word	0x3fe00000
 8007804:	080087d0 	.word	0x080087d0
 8007808:	7fefffff 	.word	0x7fefffff
 800780c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007810:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007814:	ee10 0a10 	vmov	r0, s0
 8007818:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800781c:	ee10 6a10 	vmov	r6, s0
 8007820:	460f      	mov	r7, r1
 8007822:	f7f9 f9a1 	bl	8000b68 <__aeabi_d2iz>
 8007826:	f7f8 fe85 	bl	8000534 <__aeabi_i2d>
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	4630      	mov	r0, r6
 8007830:	4639      	mov	r1, r7
 8007832:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007836:	f7f8 fd2f 	bl	8000298 <__aeabi_dsub>
 800783a:	4b22      	ldr	r3, [pc, #136]	; (80078c4 <__ieee754_rem_pio2+0x40c>)
 800783c:	2200      	movs	r2, #0
 800783e:	f7f8 fee3 	bl	8000608 <__aeabi_dmul>
 8007842:	460f      	mov	r7, r1
 8007844:	4606      	mov	r6, r0
 8007846:	f7f9 f98f 	bl	8000b68 <__aeabi_d2iz>
 800784a:	f7f8 fe73 	bl	8000534 <__aeabi_i2d>
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	4630      	mov	r0, r6
 8007854:	4639      	mov	r1, r7
 8007856:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800785a:	f7f8 fd1d 	bl	8000298 <__aeabi_dsub>
 800785e:	4b19      	ldr	r3, [pc, #100]	; (80078c4 <__ieee754_rem_pio2+0x40c>)
 8007860:	2200      	movs	r2, #0
 8007862:	f7f8 fed1 	bl	8000608 <__aeabi_dmul>
 8007866:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800786a:	ad04      	add	r5, sp, #16
 800786c:	f04f 0803 	mov.w	r8, #3
 8007870:	46a9      	mov	r9, r5
 8007872:	2600      	movs	r6, #0
 8007874:	2700      	movs	r7, #0
 8007876:	4632      	mov	r2, r6
 8007878:	463b      	mov	r3, r7
 800787a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800787e:	46c3      	mov	fp, r8
 8007880:	3d08      	subs	r5, #8
 8007882:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007886:	f7f9 f927 	bl	8000ad8 <__aeabi_dcmpeq>
 800788a:	2800      	cmp	r0, #0
 800788c:	d1f3      	bne.n	8007876 <__ieee754_rem_pio2+0x3be>
 800788e:	4b0e      	ldr	r3, [pc, #56]	; (80078c8 <__ieee754_rem_pio2+0x410>)
 8007890:	9301      	str	r3, [sp, #4]
 8007892:	2302      	movs	r3, #2
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	4622      	mov	r2, r4
 8007898:	465b      	mov	r3, fp
 800789a:	4651      	mov	r1, sl
 800789c:	4648      	mov	r0, r9
 800789e:	f000 f993 	bl	8007bc8 <__kernel_rem_pio2>
 80078a2:	9b02      	ldr	r3, [sp, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	4683      	mov	fp, r0
 80078a8:	f6bf ae46 	bge.w	8007538 <__ieee754_rem_pio2+0x80>
 80078ac:	f8da 3004 	ldr.w	r3, [sl, #4]
 80078b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80078b4:	f8ca 3004 	str.w	r3, [sl, #4]
 80078b8:	f8da 300c 	ldr.w	r3, [sl, #12]
 80078bc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80078c0:	e73a      	b.n	8007738 <__ieee754_rem_pio2+0x280>
 80078c2:	bf00      	nop
 80078c4:	41700000 	.word	0x41700000
 80078c8:	08008850 	.word	0x08008850

080078cc <__ieee754_sqrt>:
 80078cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d0:	ec55 4b10 	vmov	r4, r5, d0
 80078d4:	4e56      	ldr	r6, [pc, #344]	; (8007a30 <__ieee754_sqrt+0x164>)
 80078d6:	43ae      	bics	r6, r5
 80078d8:	ee10 0a10 	vmov	r0, s0
 80078dc:	ee10 3a10 	vmov	r3, s0
 80078e0:	4629      	mov	r1, r5
 80078e2:	462a      	mov	r2, r5
 80078e4:	d110      	bne.n	8007908 <__ieee754_sqrt+0x3c>
 80078e6:	ee10 2a10 	vmov	r2, s0
 80078ea:	462b      	mov	r3, r5
 80078ec:	f7f8 fe8c 	bl	8000608 <__aeabi_dmul>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4620      	mov	r0, r4
 80078f6:	4629      	mov	r1, r5
 80078f8:	f7f8 fcd0 	bl	800029c <__adddf3>
 80078fc:	4604      	mov	r4, r0
 80078fe:	460d      	mov	r5, r1
 8007900:	ec45 4b10 	vmov	d0, r4, r5
 8007904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007908:	2d00      	cmp	r5, #0
 800790a:	dc10      	bgt.n	800792e <__ieee754_sqrt+0x62>
 800790c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007910:	4330      	orrs	r0, r6
 8007912:	d0f5      	beq.n	8007900 <__ieee754_sqrt+0x34>
 8007914:	b15d      	cbz	r5, 800792e <__ieee754_sqrt+0x62>
 8007916:	ee10 2a10 	vmov	r2, s0
 800791a:	462b      	mov	r3, r5
 800791c:	ee10 0a10 	vmov	r0, s0
 8007920:	f7f8 fcba 	bl	8000298 <__aeabi_dsub>
 8007924:	4602      	mov	r2, r0
 8007926:	460b      	mov	r3, r1
 8007928:	f7f8 ff98 	bl	800085c <__aeabi_ddiv>
 800792c:	e7e6      	b.n	80078fc <__ieee754_sqrt+0x30>
 800792e:	1509      	asrs	r1, r1, #20
 8007930:	d076      	beq.n	8007a20 <__ieee754_sqrt+0x154>
 8007932:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007936:	07ce      	lsls	r6, r1, #31
 8007938:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800793c:	bf5e      	ittt	pl
 800793e:	0fda      	lsrpl	r2, r3, #31
 8007940:	005b      	lslpl	r3, r3, #1
 8007942:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8007946:	0fda      	lsrs	r2, r3, #31
 8007948:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800794c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8007950:	2000      	movs	r0, #0
 8007952:	106d      	asrs	r5, r5, #1
 8007954:	005b      	lsls	r3, r3, #1
 8007956:	f04f 0e16 	mov.w	lr, #22
 800795a:	4684      	mov	ip, r0
 800795c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007960:	eb0c 0401 	add.w	r4, ip, r1
 8007964:	4294      	cmp	r4, r2
 8007966:	bfde      	ittt	le
 8007968:	1b12      	suble	r2, r2, r4
 800796a:	eb04 0c01 	addle.w	ip, r4, r1
 800796e:	1840      	addle	r0, r0, r1
 8007970:	0052      	lsls	r2, r2, #1
 8007972:	f1be 0e01 	subs.w	lr, lr, #1
 8007976:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800797a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800797e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007982:	d1ed      	bne.n	8007960 <__ieee754_sqrt+0x94>
 8007984:	4671      	mov	r1, lr
 8007986:	2720      	movs	r7, #32
 8007988:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800798c:	4562      	cmp	r2, ip
 800798e:	eb04 060e 	add.w	r6, r4, lr
 8007992:	dc02      	bgt.n	800799a <__ieee754_sqrt+0xce>
 8007994:	d113      	bne.n	80079be <__ieee754_sqrt+0xf2>
 8007996:	429e      	cmp	r6, r3
 8007998:	d811      	bhi.n	80079be <__ieee754_sqrt+0xf2>
 800799a:	2e00      	cmp	r6, #0
 800799c:	eb06 0e04 	add.w	lr, r6, r4
 80079a0:	da43      	bge.n	8007a2a <__ieee754_sqrt+0x15e>
 80079a2:	f1be 0f00 	cmp.w	lr, #0
 80079a6:	db40      	blt.n	8007a2a <__ieee754_sqrt+0x15e>
 80079a8:	f10c 0801 	add.w	r8, ip, #1
 80079ac:	eba2 020c 	sub.w	r2, r2, ip
 80079b0:	429e      	cmp	r6, r3
 80079b2:	bf88      	it	hi
 80079b4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80079b8:	1b9b      	subs	r3, r3, r6
 80079ba:	4421      	add	r1, r4
 80079bc:	46c4      	mov	ip, r8
 80079be:	0052      	lsls	r2, r2, #1
 80079c0:	3f01      	subs	r7, #1
 80079c2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80079c6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80079ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80079ce:	d1dd      	bne.n	800798c <__ieee754_sqrt+0xc0>
 80079d0:	4313      	orrs	r3, r2
 80079d2:	d006      	beq.n	80079e2 <__ieee754_sqrt+0x116>
 80079d4:	1c4c      	adds	r4, r1, #1
 80079d6:	bf13      	iteet	ne
 80079d8:	3101      	addne	r1, #1
 80079da:	3001      	addeq	r0, #1
 80079dc:	4639      	moveq	r1, r7
 80079de:	f021 0101 	bicne.w	r1, r1, #1
 80079e2:	1043      	asrs	r3, r0, #1
 80079e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80079e8:	0849      	lsrs	r1, r1, #1
 80079ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80079ee:	07c2      	lsls	r2, r0, #31
 80079f0:	bf48      	it	mi
 80079f2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80079f6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80079fa:	460c      	mov	r4, r1
 80079fc:	463d      	mov	r5, r7
 80079fe:	e77f      	b.n	8007900 <__ieee754_sqrt+0x34>
 8007a00:	0ada      	lsrs	r2, r3, #11
 8007a02:	3815      	subs	r0, #21
 8007a04:	055b      	lsls	r3, r3, #21
 8007a06:	2a00      	cmp	r2, #0
 8007a08:	d0fa      	beq.n	8007a00 <__ieee754_sqrt+0x134>
 8007a0a:	02d7      	lsls	r7, r2, #11
 8007a0c:	d50a      	bpl.n	8007a24 <__ieee754_sqrt+0x158>
 8007a0e:	f1c1 0420 	rsb	r4, r1, #32
 8007a12:	fa23 f404 	lsr.w	r4, r3, r4
 8007a16:	1e4d      	subs	r5, r1, #1
 8007a18:	408b      	lsls	r3, r1
 8007a1a:	4322      	orrs	r2, r4
 8007a1c:	1b41      	subs	r1, r0, r5
 8007a1e:	e788      	b.n	8007932 <__ieee754_sqrt+0x66>
 8007a20:	4608      	mov	r0, r1
 8007a22:	e7f0      	b.n	8007a06 <__ieee754_sqrt+0x13a>
 8007a24:	0052      	lsls	r2, r2, #1
 8007a26:	3101      	adds	r1, #1
 8007a28:	e7ef      	b.n	8007a0a <__ieee754_sqrt+0x13e>
 8007a2a:	46e0      	mov	r8, ip
 8007a2c:	e7be      	b.n	80079ac <__ieee754_sqrt+0xe0>
 8007a2e:	bf00      	nop
 8007a30:	7ff00000 	.word	0x7ff00000
 8007a34:	00000000 	.word	0x00000000

08007a38 <__kernel_cos>:
 8007a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3c:	ec57 6b10 	vmov	r6, r7, d0
 8007a40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007a44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007a48:	ed8d 1b00 	vstr	d1, [sp]
 8007a4c:	da07      	bge.n	8007a5e <__kernel_cos+0x26>
 8007a4e:	ee10 0a10 	vmov	r0, s0
 8007a52:	4639      	mov	r1, r7
 8007a54:	f7f9 f888 	bl	8000b68 <__aeabi_d2iz>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	f000 8088 	beq.w	8007b6e <__kernel_cos+0x136>
 8007a5e:	4632      	mov	r2, r6
 8007a60:	463b      	mov	r3, r7
 8007a62:	4630      	mov	r0, r6
 8007a64:	4639      	mov	r1, r7
 8007a66:	f7f8 fdcf 	bl	8000608 <__aeabi_dmul>
 8007a6a:	4b51      	ldr	r3, [pc, #324]	; (8007bb0 <__kernel_cos+0x178>)
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4604      	mov	r4, r0
 8007a70:	460d      	mov	r5, r1
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	a340      	add	r3, pc, #256	; (adr r3, 8007b78 <__kernel_cos+0x140>)
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	4682      	mov	sl, r0
 8007a7e:	468b      	mov	fp, r1
 8007a80:	4620      	mov	r0, r4
 8007a82:	4629      	mov	r1, r5
 8007a84:	f7f8 fdc0 	bl	8000608 <__aeabi_dmul>
 8007a88:	a33d      	add	r3, pc, #244	; (adr r3, 8007b80 <__kernel_cos+0x148>)
 8007a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8e:	f7f8 fc05 	bl	800029c <__adddf3>
 8007a92:	4622      	mov	r2, r4
 8007a94:	462b      	mov	r3, r5
 8007a96:	f7f8 fdb7 	bl	8000608 <__aeabi_dmul>
 8007a9a:	a33b      	add	r3, pc, #236	; (adr r3, 8007b88 <__kernel_cos+0x150>)
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	f7f8 fbfa 	bl	8000298 <__aeabi_dsub>
 8007aa4:	4622      	mov	r2, r4
 8007aa6:	462b      	mov	r3, r5
 8007aa8:	f7f8 fdae 	bl	8000608 <__aeabi_dmul>
 8007aac:	a338      	add	r3, pc, #224	; (adr r3, 8007b90 <__kernel_cos+0x158>)
 8007aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab2:	f7f8 fbf3 	bl	800029c <__adddf3>
 8007ab6:	4622      	mov	r2, r4
 8007ab8:	462b      	mov	r3, r5
 8007aba:	f7f8 fda5 	bl	8000608 <__aeabi_dmul>
 8007abe:	a336      	add	r3, pc, #216	; (adr r3, 8007b98 <__kernel_cos+0x160>)
 8007ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac4:	f7f8 fbe8 	bl	8000298 <__aeabi_dsub>
 8007ac8:	4622      	mov	r2, r4
 8007aca:	462b      	mov	r3, r5
 8007acc:	f7f8 fd9c 	bl	8000608 <__aeabi_dmul>
 8007ad0:	a333      	add	r3, pc, #204	; (adr r3, 8007ba0 <__kernel_cos+0x168>)
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f7f8 fbe1 	bl	800029c <__adddf3>
 8007ada:	4622      	mov	r2, r4
 8007adc:	462b      	mov	r3, r5
 8007ade:	f7f8 fd93 	bl	8000608 <__aeabi_dmul>
 8007ae2:	4622      	mov	r2, r4
 8007ae4:	462b      	mov	r3, r5
 8007ae6:	f7f8 fd8f 	bl	8000608 <__aeabi_dmul>
 8007aea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aee:	4604      	mov	r4, r0
 8007af0:	460d      	mov	r5, r1
 8007af2:	4630      	mov	r0, r6
 8007af4:	4639      	mov	r1, r7
 8007af6:	f7f8 fd87 	bl	8000608 <__aeabi_dmul>
 8007afa:	460b      	mov	r3, r1
 8007afc:	4602      	mov	r2, r0
 8007afe:	4629      	mov	r1, r5
 8007b00:	4620      	mov	r0, r4
 8007b02:	f7f8 fbc9 	bl	8000298 <__aeabi_dsub>
 8007b06:	4b2b      	ldr	r3, [pc, #172]	; (8007bb4 <__kernel_cos+0x17c>)
 8007b08:	4598      	cmp	r8, r3
 8007b0a:	4606      	mov	r6, r0
 8007b0c:	460f      	mov	r7, r1
 8007b0e:	dc10      	bgt.n	8007b32 <__kernel_cos+0xfa>
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4650      	mov	r0, sl
 8007b16:	4659      	mov	r1, fp
 8007b18:	f7f8 fbbe 	bl	8000298 <__aeabi_dsub>
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	4926      	ldr	r1, [pc, #152]	; (8007bb8 <__kernel_cos+0x180>)
 8007b20:	4602      	mov	r2, r0
 8007b22:	2000      	movs	r0, #0
 8007b24:	f7f8 fbb8 	bl	8000298 <__aeabi_dsub>
 8007b28:	ec41 0b10 	vmov	d0, r0, r1
 8007b2c:	b003      	add	sp, #12
 8007b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b32:	4b22      	ldr	r3, [pc, #136]	; (8007bbc <__kernel_cos+0x184>)
 8007b34:	4920      	ldr	r1, [pc, #128]	; (8007bb8 <__kernel_cos+0x180>)
 8007b36:	4598      	cmp	r8, r3
 8007b38:	bfcc      	ite	gt
 8007b3a:	4d21      	ldrgt	r5, [pc, #132]	; (8007bc0 <__kernel_cos+0x188>)
 8007b3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007b40:	2400      	movs	r4, #0
 8007b42:	4622      	mov	r2, r4
 8007b44:	462b      	mov	r3, r5
 8007b46:	2000      	movs	r0, #0
 8007b48:	f7f8 fba6 	bl	8000298 <__aeabi_dsub>
 8007b4c:	4622      	mov	r2, r4
 8007b4e:	4680      	mov	r8, r0
 8007b50:	4689      	mov	r9, r1
 8007b52:	462b      	mov	r3, r5
 8007b54:	4650      	mov	r0, sl
 8007b56:	4659      	mov	r1, fp
 8007b58:	f7f8 fb9e 	bl	8000298 <__aeabi_dsub>
 8007b5c:	4632      	mov	r2, r6
 8007b5e:	463b      	mov	r3, r7
 8007b60:	f7f8 fb9a 	bl	8000298 <__aeabi_dsub>
 8007b64:	4602      	mov	r2, r0
 8007b66:	460b      	mov	r3, r1
 8007b68:	4640      	mov	r0, r8
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	e7da      	b.n	8007b24 <__kernel_cos+0xec>
 8007b6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007ba8 <__kernel_cos+0x170>
 8007b72:	e7db      	b.n	8007b2c <__kernel_cos+0xf4>
 8007b74:	f3af 8000 	nop.w
 8007b78:	be8838d4 	.word	0xbe8838d4
 8007b7c:	bda8fae9 	.word	0xbda8fae9
 8007b80:	bdb4b1c4 	.word	0xbdb4b1c4
 8007b84:	3e21ee9e 	.word	0x3e21ee9e
 8007b88:	809c52ad 	.word	0x809c52ad
 8007b8c:	3e927e4f 	.word	0x3e927e4f
 8007b90:	19cb1590 	.word	0x19cb1590
 8007b94:	3efa01a0 	.word	0x3efa01a0
 8007b98:	16c15177 	.word	0x16c15177
 8007b9c:	3f56c16c 	.word	0x3f56c16c
 8007ba0:	5555554c 	.word	0x5555554c
 8007ba4:	3fa55555 	.word	0x3fa55555
 8007ba8:	00000000 	.word	0x00000000
 8007bac:	3ff00000 	.word	0x3ff00000
 8007bb0:	3fe00000 	.word	0x3fe00000
 8007bb4:	3fd33332 	.word	0x3fd33332
 8007bb8:	3ff00000 	.word	0x3ff00000
 8007bbc:	3fe90000 	.word	0x3fe90000
 8007bc0:	3fd20000 	.word	0x3fd20000
 8007bc4:	00000000 	.word	0x00000000

08007bc8 <__kernel_rem_pio2>:
 8007bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bcc:	ed2d 8b02 	vpush	{d8}
 8007bd0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007bd4:	f112 0f14 	cmn.w	r2, #20
 8007bd8:	9308      	str	r3, [sp, #32]
 8007bda:	9101      	str	r1, [sp, #4]
 8007bdc:	4bc6      	ldr	r3, [pc, #792]	; (8007ef8 <__kernel_rem_pio2+0x330>)
 8007bde:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007be0:	9009      	str	r0, [sp, #36]	; 0x24
 8007be2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	9b08      	ldr	r3, [sp, #32]
 8007bea:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007bee:	bfa8      	it	ge
 8007bf0:	1ed4      	subge	r4, r2, #3
 8007bf2:	9306      	str	r3, [sp, #24]
 8007bf4:	bfb2      	itee	lt
 8007bf6:	2400      	movlt	r4, #0
 8007bf8:	2318      	movge	r3, #24
 8007bfa:	fb94 f4f3 	sdivge	r4, r4, r3
 8007bfe:	f06f 0317 	mvn.w	r3, #23
 8007c02:	fb04 3303 	mla	r3, r4, r3, r3
 8007c06:	eb03 0a02 	add.w	sl, r3, r2
 8007c0a:	9b04      	ldr	r3, [sp, #16]
 8007c0c:	9a06      	ldr	r2, [sp, #24]
 8007c0e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007ee8 <__kernel_rem_pio2+0x320>
 8007c12:	eb03 0802 	add.w	r8, r3, r2
 8007c16:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007c18:	1aa7      	subs	r7, r4, r2
 8007c1a:	ae20      	add	r6, sp, #128	; 0x80
 8007c1c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007c20:	2500      	movs	r5, #0
 8007c22:	4545      	cmp	r5, r8
 8007c24:	dd18      	ble.n	8007c58 <__kernel_rem_pio2+0x90>
 8007c26:	9b08      	ldr	r3, [sp, #32]
 8007c28:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8007c2c:	aa20      	add	r2, sp, #128	; 0x80
 8007c2e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007ee8 <__kernel_rem_pio2+0x320>
 8007c32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007c36:	f1c3 0301 	rsb	r3, r3, #1
 8007c3a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8007c3e:	9307      	str	r3, [sp, #28]
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	9a04      	ldr	r2, [sp, #16]
 8007c44:	4443      	add	r3, r8
 8007c46:	429a      	cmp	r2, r3
 8007c48:	db2f      	blt.n	8007caa <__kernel_rem_pio2+0xe2>
 8007c4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007c4e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007c52:	462f      	mov	r7, r5
 8007c54:	2600      	movs	r6, #0
 8007c56:	e01b      	b.n	8007c90 <__kernel_rem_pio2+0xc8>
 8007c58:	42ef      	cmn	r7, r5
 8007c5a:	d407      	bmi.n	8007c6c <__kernel_rem_pio2+0xa4>
 8007c5c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007c60:	f7f8 fc68 	bl	8000534 <__aeabi_i2d>
 8007c64:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007c68:	3501      	adds	r5, #1
 8007c6a:	e7da      	b.n	8007c22 <__kernel_rem_pio2+0x5a>
 8007c6c:	ec51 0b18 	vmov	r0, r1, d8
 8007c70:	e7f8      	b.n	8007c64 <__kernel_rem_pio2+0x9c>
 8007c72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c76:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007c7a:	f7f8 fcc5 	bl	8000608 <__aeabi_dmul>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	460b      	mov	r3, r1
 8007c82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c86:	f7f8 fb09 	bl	800029c <__adddf3>
 8007c8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c8e:	3601      	adds	r6, #1
 8007c90:	9b06      	ldr	r3, [sp, #24]
 8007c92:	429e      	cmp	r6, r3
 8007c94:	f1a7 0708 	sub.w	r7, r7, #8
 8007c98:	ddeb      	ble.n	8007c72 <__kernel_rem_pio2+0xaa>
 8007c9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c9e:	3508      	adds	r5, #8
 8007ca0:	ecab 7b02 	vstmia	fp!, {d7}
 8007ca4:	f108 0801 	add.w	r8, r8, #1
 8007ca8:	e7ca      	b.n	8007c40 <__kernel_rem_pio2+0x78>
 8007caa:	9b04      	ldr	r3, [sp, #16]
 8007cac:	aa0c      	add	r2, sp, #48	; 0x30
 8007cae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007cb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cb4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007cb6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007cba:	9c04      	ldr	r4, [sp, #16]
 8007cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8007cbe:	ab98      	add	r3, sp, #608	; 0x260
 8007cc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007cc4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007cc8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007ccc:	f8cd b008 	str.w	fp, [sp, #8]
 8007cd0:	4625      	mov	r5, r4
 8007cd2:	2d00      	cmp	r5, #0
 8007cd4:	dc78      	bgt.n	8007dc8 <__kernel_rem_pio2+0x200>
 8007cd6:	ec47 6b10 	vmov	d0, r6, r7
 8007cda:	4650      	mov	r0, sl
 8007cdc:	f000 fc9c 	bl	8008618 <scalbn>
 8007ce0:	ec57 6b10 	vmov	r6, r7, d0
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007cea:	ee10 0a10 	vmov	r0, s0
 8007cee:	4639      	mov	r1, r7
 8007cf0:	f7f8 fc8a 	bl	8000608 <__aeabi_dmul>
 8007cf4:	ec41 0b10 	vmov	d0, r0, r1
 8007cf8:	f000 fb7a 	bl	80083f0 <floor>
 8007cfc:	4b7f      	ldr	r3, [pc, #508]	; (8007efc <__kernel_rem_pio2+0x334>)
 8007cfe:	ec51 0b10 	vmov	r0, r1, d0
 8007d02:	2200      	movs	r2, #0
 8007d04:	f7f8 fc80 	bl	8000608 <__aeabi_dmul>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	f7f8 fac2 	bl	8000298 <__aeabi_dsub>
 8007d14:	460f      	mov	r7, r1
 8007d16:	4606      	mov	r6, r0
 8007d18:	f7f8 ff26 	bl	8000b68 <__aeabi_d2iz>
 8007d1c:	9007      	str	r0, [sp, #28]
 8007d1e:	f7f8 fc09 	bl	8000534 <__aeabi_i2d>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4630      	mov	r0, r6
 8007d28:	4639      	mov	r1, r7
 8007d2a:	f7f8 fab5 	bl	8000298 <__aeabi_dsub>
 8007d2e:	f1ba 0f00 	cmp.w	sl, #0
 8007d32:	4606      	mov	r6, r0
 8007d34:	460f      	mov	r7, r1
 8007d36:	dd70      	ble.n	8007e1a <__kernel_rem_pio2+0x252>
 8007d38:	1e62      	subs	r2, r4, #1
 8007d3a:	ab0c      	add	r3, sp, #48	; 0x30
 8007d3c:	9d07      	ldr	r5, [sp, #28]
 8007d3e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007d42:	f1ca 0118 	rsb	r1, sl, #24
 8007d46:	fa40 f301 	asr.w	r3, r0, r1
 8007d4a:	441d      	add	r5, r3
 8007d4c:	408b      	lsls	r3, r1
 8007d4e:	1ac0      	subs	r0, r0, r3
 8007d50:	ab0c      	add	r3, sp, #48	; 0x30
 8007d52:	9507      	str	r5, [sp, #28]
 8007d54:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007d58:	f1ca 0317 	rsb	r3, sl, #23
 8007d5c:	fa40 f303 	asr.w	r3, r0, r3
 8007d60:	9302      	str	r3, [sp, #8]
 8007d62:	9b02      	ldr	r3, [sp, #8]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	dd66      	ble.n	8007e36 <__kernel_rem_pio2+0x26e>
 8007d68:	9b07      	ldr	r3, [sp, #28]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	9307      	str	r3, [sp, #28]
 8007d70:	4615      	mov	r5, r2
 8007d72:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007d76:	4294      	cmp	r4, r2
 8007d78:	f300 8099 	bgt.w	8007eae <__kernel_rem_pio2+0x2e6>
 8007d7c:	f1ba 0f00 	cmp.w	sl, #0
 8007d80:	dd07      	ble.n	8007d92 <__kernel_rem_pio2+0x1ca>
 8007d82:	f1ba 0f01 	cmp.w	sl, #1
 8007d86:	f000 80a5 	beq.w	8007ed4 <__kernel_rem_pio2+0x30c>
 8007d8a:	f1ba 0f02 	cmp.w	sl, #2
 8007d8e:	f000 80c1 	beq.w	8007f14 <__kernel_rem_pio2+0x34c>
 8007d92:	9b02      	ldr	r3, [sp, #8]
 8007d94:	2b02      	cmp	r3, #2
 8007d96:	d14e      	bne.n	8007e36 <__kernel_rem_pio2+0x26e>
 8007d98:	4632      	mov	r2, r6
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	4958      	ldr	r1, [pc, #352]	; (8007f00 <__kernel_rem_pio2+0x338>)
 8007d9e:	2000      	movs	r0, #0
 8007da0:	f7f8 fa7a 	bl	8000298 <__aeabi_dsub>
 8007da4:	4606      	mov	r6, r0
 8007da6:	460f      	mov	r7, r1
 8007da8:	2d00      	cmp	r5, #0
 8007daa:	d044      	beq.n	8007e36 <__kernel_rem_pio2+0x26e>
 8007dac:	4650      	mov	r0, sl
 8007dae:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007ef0 <__kernel_rem_pio2+0x328>
 8007db2:	f000 fc31 	bl	8008618 <scalbn>
 8007db6:	4630      	mov	r0, r6
 8007db8:	4639      	mov	r1, r7
 8007dba:	ec53 2b10 	vmov	r2, r3, d0
 8007dbe:	f7f8 fa6b 	bl	8000298 <__aeabi_dsub>
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	460f      	mov	r7, r1
 8007dc6:	e036      	b.n	8007e36 <__kernel_rem_pio2+0x26e>
 8007dc8:	4b4e      	ldr	r3, [pc, #312]	; (8007f04 <__kernel_rem_pio2+0x33c>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	4630      	mov	r0, r6
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fc1a 	bl	8000608 <__aeabi_dmul>
 8007dd4:	f7f8 fec8 	bl	8000b68 <__aeabi_d2iz>
 8007dd8:	f7f8 fbac 	bl	8000534 <__aeabi_i2d>
 8007ddc:	4b4a      	ldr	r3, [pc, #296]	; (8007f08 <__kernel_rem_pio2+0x340>)
 8007dde:	2200      	movs	r2, #0
 8007de0:	4680      	mov	r8, r0
 8007de2:	4689      	mov	r9, r1
 8007de4:	f7f8 fc10 	bl	8000608 <__aeabi_dmul>
 8007de8:	4602      	mov	r2, r0
 8007dea:	460b      	mov	r3, r1
 8007dec:	4630      	mov	r0, r6
 8007dee:	4639      	mov	r1, r7
 8007df0:	f7f8 fa52 	bl	8000298 <__aeabi_dsub>
 8007df4:	f7f8 feb8 	bl	8000b68 <__aeabi_d2iz>
 8007df8:	9b02      	ldr	r3, [sp, #8]
 8007dfa:	f843 0b04 	str.w	r0, [r3], #4
 8007dfe:	3d01      	subs	r5, #1
 8007e00:	9302      	str	r3, [sp, #8]
 8007e02:	ab70      	add	r3, sp, #448	; 0x1c0
 8007e04:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0c:	4640      	mov	r0, r8
 8007e0e:	4649      	mov	r1, r9
 8007e10:	f7f8 fa44 	bl	800029c <__adddf3>
 8007e14:	4606      	mov	r6, r0
 8007e16:	460f      	mov	r7, r1
 8007e18:	e75b      	b.n	8007cd2 <__kernel_rem_pio2+0x10a>
 8007e1a:	d105      	bne.n	8007e28 <__kernel_rem_pio2+0x260>
 8007e1c:	1e63      	subs	r3, r4, #1
 8007e1e:	aa0c      	add	r2, sp, #48	; 0x30
 8007e20:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007e24:	15c3      	asrs	r3, r0, #23
 8007e26:	e79b      	b.n	8007d60 <__kernel_rem_pio2+0x198>
 8007e28:	4b38      	ldr	r3, [pc, #224]	; (8007f0c <__kernel_rem_pio2+0x344>)
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f7f8 fe72 	bl	8000b14 <__aeabi_dcmpge>
 8007e30:	2800      	cmp	r0, #0
 8007e32:	d139      	bne.n	8007ea8 <__kernel_rem_pio2+0x2e0>
 8007e34:	9002      	str	r0, [sp, #8]
 8007e36:	2200      	movs	r2, #0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	4639      	mov	r1, r7
 8007e3e:	f7f8 fe4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	f000 80b4 	beq.w	8007fb0 <__kernel_rem_pio2+0x3e8>
 8007e48:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 8007e4c:	465b      	mov	r3, fp
 8007e4e:	2200      	movs	r2, #0
 8007e50:	9904      	ldr	r1, [sp, #16]
 8007e52:	428b      	cmp	r3, r1
 8007e54:	da65      	bge.n	8007f22 <__kernel_rem_pio2+0x35a>
 8007e56:	2a00      	cmp	r2, #0
 8007e58:	d07b      	beq.n	8007f52 <__kernel_rem_pio2+0x38a>
 8007e5a:	ab0c      	add	r3, sp, #48	; 0x30
 8007e5c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007e60:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 80a0 	beq.w	8007faa <__kernel_rem_pio2+0x3e2>
 8007e6a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007ef0 <__kernel_rem_pio2+0x328>
 8007e6e:	4650      	mov	r0, sl
 8007e70:	f000 fbd2 	bl	8008618 <scalbn>
 8007e74:	4f23      	ldr	r7, [pc, #140]	; (8007f04 <__kernel_rem_pio2+0x33c>)
 8007e76:	ec55 4b10 	vmov	r4, r5, d0
 8007e7a:	46d8      	mov	r8, fp
 8007e7c:	2600      	movs	r6, #0
 8007e7e:	f1b8 0f00 	cmp.w	r8, #0
 8007e82:	f280 80cf 	bge.w	8008024 <__kernel_rem_pio2+0x45c>
 8007e86:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007ee8 <__kernel_rem_pio2+0x320>
 8007e8a:	465f      	mov	r7, fp
 8007e8c:	f04f 0800 	mov.w	r8, #0
 8007e90:	2f00      	cmp	r7, #0
 8007e92:	f2c0 80fd 	blt.w	8008090 <__kernel_rem_pio2+0x4c8>
 8007e96:	ab70      	add	r3, sp, #448	; 0x1c0
 8007e98:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007f10 <__kernel_rem_pio2+0x348>
 8007e9c:	ec55 4b18 	vmov	r4, r5, d8
 8007ea0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007ea4:	2600      	movs	r6, #0
 8007ea6:	e0e5      	b.n	8008074 <__kernel_rem_pio2+0x4ac>
 8007ea8:	2302      	movs	r3, #2
 8007eaa:	9302      	str	r3, [sp, #8]
 8007eac:	e75c      	b.n	8007d68 <__kernel_rem_pio2+0x1a0>
 8007eae:	f8db 3000 	ldr.w	r3, [fp]
 8007eb2:	b955      	cbnz	r5, 8007eca <__kernel_rem_pio2+0x302>
 8007eb4:	b123      	cbz	r3, 8007ec0 <__kernel_rem_pio2+0x2f8>
 8007eb6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007eba:	f8cb 3000 	str.w	r3, [fp]
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	3201      	adds	r2, #1
 8007ec2:	f10b 0b04 	add.w	fp, fp, #4
 8007ec6:	461d      	mov	r5, r3
 8007ec8:	e755      	b.n	8007d76 <__kernel_rem_pio2+0x1ae>
 8007eca:	1acb      	subs	r3, r1, r3
 8007ecc:	f8cb 3000 	str.w	r3, [fp]
 8007ed0:	462b      	mov	r3, r5
 8007ed2:	e7f5      	b.n	8007ec0 <__kernel_rem_pio2+0x2f8>
 8007ed4:	1e62      	subs	r2, r4, #1
 8007ed6:	ab0c      	add	r3, sp, #48	; 0x30
 8007ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007edc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007ee0:	a90c      	add	r1, sp, #48	; 0x30
 8007ee2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007ee6:	e754      	b.n	8007d92 <__kernel_rem_pio2+0x1ca>
	...
 8007ef4:	3ff00000 	.word	0x3ff00000
 8007ef8:	08008998 	.word	0x08008998
 8007efc:	40200000 	.word	0x40200000
 8007f00:	3ff00000 	.word	0x3ff00000
 8007f04:	3e700000 	.word	0x3e700000
 8007f08:	41700000 	.word	0x41700000
 8007f0c:	3fe00000 	.word	0x3fe00000
 8007f10:	08008958 	.word	0x08008958
 8007f14:	1e62      	subs	r2, r4, #1
 8007f16:	ab0c      	add	r3, sp, #48	; 0x30
 8007f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007f20:	e7de      	b.n	8007ee0 <__kernel_rem_pio2+0x318>
 8007f22:	a90c      	add	r1, sp, #48	; 0x30
 8007f24:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	e790      	b.n	8007e50 <__kernel_rem_pio2+0x288>
 8007f2e:	3301      	adds	r3, #1
 8007f30:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d0fa      	beq.n	8007f2e <__kernel_rem_pio2+0x366>
 8007f38:	9a08      	ldr	r2, [sp, #32]
 8007f3a:	18e3      	adds	r3, r4, r3
 8007f3c:	18a6      	adds	r6, r4, r2
 8007f3e:	aa20      	add	r2, sp, #128	; 0x80
 8007f40:	1c65      	adds	r5, r4, #1
 8007f42:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007f46:	9302      	str	r3, [sp, #8]
 8007f48:	9b02      	ldr	r3, [sp, #8]
 8007f4a:	42ab      	cmp	r3, r5
 8007f4c:	da04      	bge.n	8007f58 <__kernel_rem_pio2+0x390>
 8007f4e:	461c      	mov	r4, r3
 8007f50:	e6b5      	b.n	8007cbe <__kernel_rem_pio2+0xf6>
 8007f52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f54:	2301      	movs	r3, #1
 8007f56:	e7eb      	b.n	8007f30 <__kernel_rem_pio2+0x368>
 8007f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f5e:	f7f8 fae9 	bl	8000534 <__aeabi_i2d>
 8007f62:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f68:	46b3      	mov	fp, r6
 8007f6a:	461c      	mov	r4, r3
 8007f6c:	2700      	movs	r7, #0
 8007f6e:	f04f 0800 	mov.w	r8, #0
 8007f72:	f04f 0900 	mov.w	r9, #0
 8007f76:	9b06      	ldr	r3, [sp, #24]
 8007f78:	429f      	cmp	r7, r3
 8007f7a:	dd06      	ble.n	8007f8a <__kernel_rem_pio2+0x3c2>
 8007f7c:	ab70      	add	r3, sp, #448	; 0x1c0
 8007f7e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007f82:	e9c3 8900 	strd	r8, r9, [r3]
 8007f86:	3501      	adds	r5, #1
 8007f88:	e7de      	b.n	8007f48 <__kernel_rem_pio2+0x380>
 8007f8a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007f8e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007f92:	f7f8 fb39 	bl	8000608 <__aeabi_dmul>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4640      	mov	r0, r8
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	f7f8 f97d 	bl	800029c <__adddf3>
 8007fa2:	3701      	adds	r7, #1
 8007fa4:	4680      	mov	r8, r0
 8007fa6:	4689      	mov	r9, r1
 8007fa8:	e7e5      	b.n	8007f76 <__kernel_rem_pio2+0x3ae>
 8007faa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007fae:	e754      	b.n	8007e5a <__kernel_rem_pio2+0x292>
 8007fb0:	ec47 6b10 	vmov	d0, r6, r7
 8007fb4:	f1ca 0000 	rsb	r0, sl, #0
 8007fb8:	f000 fb2e 	bl	8008618 <scalbn>
 8007fbc:	ec57 6b10 	vmov	r6, r7, d0
 8007fc0:	4b9f      	ldr	r3, [pc, #636]	; (8008240 <__kernel_rem_pio2+0x678>)
 8007fc2:	ee10 0a10 	vmov	r0, s0
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	4639      	mov	r1, r7
 8007fca:	f7f8 fda3 	bl	8000b14 <__aeabi_dcmpge>
 8007fce:	b300      	cbz	r0, 8008012 <__kernel_rem_pio2+0x44a>
 8007fd0:	4b9c      	ldr	r3, [pc, #624]	; (8008244 <__kernel_rem_pio2+0x67c>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	4639      	mov	r1, r7
 8007fd8:	f7f8 fb16 	bl	8000608 <__aeabi_dmul>
 8007fdc:	f7f8 fdc4 	bl	8000b68 <__aeabi_d2iz>
 8007fe0:	4605      	mov	r5, r0
 8007fe2:	f7f8 faa7 	bl	8000534 <__aeabi_i2d>
 8007fe6:	4b96      	ldr	r3, [pc, #600]	; (8008240 <__kernel_rem_pio2+0x678>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f7f8 fb0d 	bl	8000608 <__aeabi_dmul>
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f7f8 f94f 	bl	8000298 <__aeabi_dsub>
 8007ffa:	f7f8 fdb5 	bl	8000b68 <__aeabi_d2iz>
 8007ffe:	f104 0b01 	add.w	fp, r4, #1
 8008002:	ab0c      	add	r3, sp, #48	; 0x30
 8008004:	f10a 0a18 	add.w	sl, sl, #24
 8008008:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800800c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8008010:	e72b      	b.n	8007e6a <__kernel_rem_pio2+0x2a2>
 8008012:	4630      	mov	r0, r6
 8008014:	4639      	mov	r1, r7
 8008016:	f7f8 fda7 	bl	8000b68 <__aeabi_d2iz>
 800801a:	ab0c      	add	r3, sp, #48	; 0x30
 800801c:	46a3      	mov	fp, r4
 800801e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008022:	e722      	b.n	8007e6a <__kernel_rem_pio2+0x2a2>
 8008024:	ab70      	add	r3, sp, #448	; 0x1c0
 8008026:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800802a:	ab0c      	add	r3, sp, #48	; 0x30
 800802c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008030:	f7f8 fa80 	bl	8000534 <__aeabi_i2d>
 8008034:	4622      	mov	r2, r4
 8008036:	462b      	mov	r3, r5
 8008038:	f7f8 fae6 	bl	8000608 <__aeabi_dmul>
 800803c:	4632      	mov	r2, r6
 800803e:	e9c9 0100 	strd	r0, r1, [r9]
 8008042:	463b      	mov	r3, r7
 8008044:	4620      	mov	r0, r4
 8008046:	4629      	mov	r1, r5
 8008048:	f7f8 fade 	bl	8000608 <__aeabi_dmul>
 800804c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008050:	4604      	mov	r4, r0
 8008052:	460d      	mov	r5, r1
 8008054:	e713      	b.n	8007e7e <__kernel_rem_pio2+0x2b6>
 8008056:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800805a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800805e:	f7f8 fad3 	bl	8000608 <__aeabi_dmul>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	4620      	mov	r0, r4
 8008068:	4629      	mov	r1, r5
 800806a:	f7f8 f917 	bl	800029c <__adddf3>
 800806e:	3601      	adds	r6, #1
 8008070:	4604      	mov	r4, r0
 8008072:	460d      	mov	r5, r1
 8008074:	9b04      	ldr	r3, [sp, #16]
 8008076:	429e      	cmp	r6, r3
 8008078:	dc01      	bgt.n	800807e <__kernel_rem_pio2+0x4b6>
 800807a:	45b0      	cmp	r8, r6
 800807c:	daeb      	bge.n	8008056 <__kernel_rem_pio2+0x48e>
 800807e:	ab48      	add	r3, sp, #288	; 0x120
 8008080:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008084:	e9c3 4500 	strd	r4, r5, [r3]
 8008088:	3f01      	subs	r7, #1
 800808a:	f108 0801 	add.w	r8, r8, #1
 800808e:	e6ff      	b.n	8007e90 <__kernel_rem_pio2+0x2c8>
 8008090:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008092:	2b02      	cmp	r3, #2
 8008094:	dc0b      	bgt.n	80080ae <__kernel_rem_pio2+0x4e6>
 8008096:	2b00      	cmp	r3, #0
 8008098:	dc6e      	bgt.n	8008178 <__kernel_rem_pio2+0x5b0>
 800809a:	d045      	beq.n	8008128 <__kernel_rem_pio2+0x560>
 800809c:	9b07      	ldr	r3, [sp, #28]
 800809e:	f003 0007 	and.w	r0, r3, #7
 80080a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80080a6:	ecbd 8b02 	vpop	{d8}
 80080aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ae:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80080b0:	2b03      	cmp	r3, #3
 80080b2:	d1f3      	bne.n	800809c <__kernel_rem_pio2+0x4d4>
 80080b4:	ab48      	add	r3, sp, #288	; 0x120
 80080b6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80080ba:	46d0      	mov	r8, sl
 80080bc:	46d9      	mov	r9, fp
 80080be:	f1b9 0f00 	cmp.w	r9, #0
 80080c2:	f1a8 0808 	sub.w	r8, r8, #8
 80080c6:	dc64      	bgt.n	8008192 <__kernel_rem_pio2+0x5ca>
 80080c8:	465c      	mov	r4, fp
 80080ca:	2c01      	cmp	r4, #1
 80080cc:	f1aa 0a08 	sub.w	sl, sl, #8
 80080d0:	dc7e      	bgt.n	80081d0 <__kernel_rem_pio2+0x608>
 80080d2:	2000      	movs	r0, #0
 80080d4:	2100      	movs	r1, #0
 80080d6:	f1bb 0f01 	cmp.w	fp, #1
 80080da:	f300 8097 	bgt.w	800820c <__kernel_rem_pio2+0x644>
 80080de:	9b02      	ldr	r3, [sp, #8]
 80080e0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80080e4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f040 8099 	bne.w	8008220 <__kernel_rem_pio2+0x658>
 80080ee:	9b01      	ldr	r3, [sp, #4]
 80080f0:	e9c3 5600 	strd	r5, r6, [r3]
 80080f4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80080f8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80080fc:	e7ce      	b.n	800809c <__kernel_rem_pio2+0x4d4>
 80080fe:	ab48      	add	r3, sp, #288	; 0x120
 8008100:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008108:	f7f8 f8c8 	bl	800029c <__adddf3>
 800810c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008110:	f1bb 0f00 	cmp.w	fp, #0
 8008114:	daf3      	bge.n	80080fe <__kernel_rem_pio2+0x536>
 8008116:	9b02      	ldr	r3, [sp, #8]
 8008118:	b113      	cbz	r3, 8008120 <__kernel_rem_pio2+0x558>
 800811a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800811e:	4619      	mov	r1, r3
 8008120:	9b01      	ldr	r3, [sp, #4]
 8008122:	e9c3 0100 	strd	r0, r1, [r3]
 8008126:	e7b9      	b.n	800809c <__kernel_rem_pio2+0x4d4>
 8008128:	2000      	movs	r0, #0
 800812a:	2100      	movs	r1, #0
 800812c:	e7f0      	b.n	8008110 <__kernel_rem_pio2+0x548>
 800812e:	ab48      	add	r3, sp, #288	; 0x120
 8008130:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	f7f8 f8b0 	bl	800029c <__adddf3>
 800813c:	3c01      	subs	r4, #1
 800813e:	2c00      	cmp	r4, #0
 8008140:	daf5      	bge.n	800812e <__kernel_rem_pio2+0x566>
 8008142:	9b02      	ldr	r3, [sp, #8]
 8008144:	b1e3      	cbz	r3, 8008180 <__kernel_rem_pio2+0x5b8>
 8008146:	4602      	mov	r2, r0
 8008148:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800814c:	9c01      	ldr	r4, [sp, #4]
 800814e:	e9c4 2300 	strd	r2, r3, [r4]
 8008152:	4602      	mov	r2, r0
 8008154:	460b      	mov	r3, r1
 8008156:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800815a:	f7f8 f89d 	bl	8000298 <__aeabi_dsub>
 800815e:	ad4a      	add	r5, sp, #296	; 0x128
 8008160:	2401      	movs	r4, #1
 8008162:	45a3      	cmp	fp, r4
 8008164:	da0f      	bge.n	8008186 <__kernel_rem_pio2+0x5be>
 8008166:	9b02      	ldr	r3, [sp, #8]
 8008168:	b113      	cbz	r3, 8008170 <__kernel_rem_pio2+0x5a8>
 800816a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800816e:	4619      	mov	r1, r3
 8008170:	9b01      	ldr	r3, [sp, #4]
 8008172:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008176:	e791      	b.n	800809c <__kernel_rem_pio2+0x4d4>
 8008178:	465c      	mov	r4, fp
 800817a:	2000      	movs	r0, #0
 800817c:	2100      	movs	r1, #0
 800817e:	e7de      	b.n	800813e <__kernel_rem_pio2+0x576>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	e7e2      	b.n	800814c <__kernel_rem_pio2+0x584>
 8008186:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800818a:	f7f8 f887 	bl	800029c <__adddf3>
 800818e:	3401      	adds	r4, #1
 8008190:	e7e7      	b.n	8008162 <__kernel_rem_pio2+0x59a>
 8008192:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008196:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800819a:	4620      	mov	r0, r4
 800819c:	4632      	mov	r2, r6
 800819e:	463b      	mov	r3, r7
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7f8 f87b 	bl	800029c <__adddf3>
 80081a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081aa:	4602      	mov	r2, r0
 80081ac:	460b      	mov	r3, r1
 80081ae:	4620      	mov	r0, r4
 80081b0:	4629      	mov	r1, r5
 80081b2:	f7f8 f871 	bl	8000298 <__aeabi_dsub>
 80081b6:	4632      	mov	r2, r6
 80081b8:	463b      	mov	r3, r7
 80081ba:	f7f8 f86f 	bl	800029c <__adddf3>
 80081be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80081c2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80081c6:	ed88 7b00 	vstr	d7, [r8]
 80081ca:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80081ce:	e776      	b.n	80080be <__kernel_rem_pio2+0x4f6>
 80081d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80081d4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80081d8:	4640      	mov	r0, r8
 80081da:	4632      	mov	r2, r6
 80081dc:	463b      	mov	r3, r7
 80081de:	4649      	mov	r1, r9
 80081e0:	f7f8 f85c 	bl	800029c <__adddf3>
 80081e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	4640      	mov	r0, r8
 80081ee:	4649      	mov	r1, r9
 80081f0:	f7f8 f852 	bl	8000298 <__aeabi_dsub>
 80081f4:	4632      	mov	r2, r6
 80081f6:	463b      	mov	r3, r7
 80081f8:	f7f8 f850 	bl	800029c <__adddf3>
 80081fc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008200:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008204:	ed8a 7b00 	vstr	d7, [sl]
 8008208:	3c01      	subs	r4, #1
 800820a:	e75e      	b.n	80080ca <__kernel_rem_pio2+0x502>
 800820c:	ab48      	add	r3, sp, #288	; 0x120
 800820e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008216:	f7f8 f841 	bl	800029c <__adddf3>
 800821a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800821e:	e75a      	b.n	80080d6 <__kernel_rem_pio2+0x50e>
 8008220:	9b01      	ldr	r3, [sp, #4]
 8008222:	9a01      	ldr	r2, [sp, #4]
 8008224:	601d      	str	r5, [r3, #0]
 8008226:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800822a:	605c      	str	r4, [r3, #4]
 800822c:	609f      	str	r7, [r3, #8]
 800822e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008232:	60d3      	str	r3, [r2, #12]
 8008234:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008238:	6110      	str	r0, [r2, #16]
 800823a:	6153      	str	r3, [r2, #20]
 800823c:	e72e      	b.n	800809c <__kernel_rem_pio2+0x4d4>
 800823e:	bf00      	nop
 8008240:	41700000 	.word	0x41700000
 8008244:	3e700000 	.word	0x3e700000

08008248 <__kernel_sin>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	ed2d 8b04 	vpush	{d8-d9}
 8008250:	eeb0 8a41 	vmov.f32	s16, s2
 8008254:	eef0 8a61 	vmov.f32	s17, s3
 8008258:	ec55 4b10 	vmov	r4, r5, d0
 800825c:	b083      	sub	sp, #12
 800825e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008262:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008266:	9001      	str	r0, [sp, #4]
 8008268:	da06      	bge.n	8008278 <__kernel_sin+0x30>
 800826a:	ee10 0a10 	vmov	r0, s0
 800826e:	4629      	mov	r1, r5
 8008270:	f7f8 fc7a 	bl	8000b68 <__aeabi_d2iz>
 8008274:	2800      	cmp	r0, #0
 8008276:	d051      	beq.n	800831c <__kernel_sin+0xd4>
 8008278:	4622      	mov	r2, r4
 800827a:	462b      	mov	r3, r5
 800827c:	4620      	mov	r0, r4
 800827e:	4629      	mov	r1, r5
 8008280:	f7f8 f9c2 	bl	8000608 <__aeabi_dmul>
 8008284:	4682      	mov	sl, r0
 8008286:	468b      	mov	fp, r1
 8008288:	4602      	mov	r2, r0
 800828a:	460b      	mov	r3, r1
 800828c:	4620      	mov	r0, r4
 800828e:	4629      	mov	r1, r5
 8008290:	f7f8 f9ba 	bl	8000608 <__aeabi_dmul>
 8008294:	a341      	add	r3, pc, #260	; (adr r3, 800839c <__kernel_sin+0x154>)
 8008296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829a:	4680      	mov	r8, r0
 800829c:	4689      	mov	r9, r1
 800829e:	4650      	mov	r0, sl
 80082a0:	4659      	mov	r1, fp
 80082a2:	f7f8 f9b1 	bl	8000608 <__aeabi_dmul>
 80082a6:	a33f      	add	r3, pc, #252	; (adr r3, 80083a4 <__kernel_sin+0x15c>)
 80082a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ac:	f7f7 fff4 	bl	8000298 <__aeabi_dsub>
 80082b0:	4652      	mov	r2, sl
 80082b2:	465b      	mov	r3, fp
 80082b4:	f7f8 f9a8 	bl	8000608 <__aeabi_dmul>
 80082b8:	a33c      	add	r3, pc, #240	; (adr r3, 80083ac <__kernel_sin+0x164>)
 80082ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082be:	f7f7 ffed 	bl	800029c <__adddf3>
 80082c2:	4652      	mov	r2, sl
 80082c4:	465b      	mov	r3, fp
 80082c6:	f7f8 f99f 	bl	8000608 <__aeabi_dmul>
 80082ca:	a33a      	add	r3, pc, #232	; (adr r3, 80083b4 <__kernel_sin+0x16c>)
 80082cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d0:	f7f7 ffe2 	bl	8000298 <__aeabi_dsub>
 80082d4:	4652      	mov	r2, sl
 80082d6:	465b      	mov	r3, fp
 80082d8:	f7f8 f996 	bl	8000608 <__aeabi_dmul>
 80082dc:	a337      	add	r3, pc, #220	; (adr r3, 80083bc <__kernel_sin+0x174>)
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	f7f7 ffdb 	bl	800029c <__adddf3>
 80082e6:	9b01      	ldr	r3, [sp, #4]
 80082e8:	4606      	mov	r6, r0
 80082ea:	460f      	mov	r7, r1
 80082ec:	b9eb      	cbnz	r3, 800832a <__kernel_sin+0xe2>
 80082ee:	4602      	mov	r2, r0
 80082f0:	460b      	mov	r3, r1
 80082f2:	4650      	mov	r0, sl
 80082f4:	4659      	mov	r1, fp
 80082f6:	f7f8 f987 	bl	8000608 <__aeabi_dmul>
 80082fa:	a325      	add	r3, pc, #148	; (adr r3, 8008390 <__kernel_sin+0x148>)
 80082fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008300:	f7f7 ffca 	bl	8000298 <__aeabi_dsub>
 8008304:	4642      	mov	r2, r8
 8008306:	464b      	mov	r3, r9
 8008308:	f7f8 f97e 	bl	8000608 <__aeabi_dmul>
 800830c:	4602      	mov	r2, r0
 800830e:	460b      	mov	r3, r1
 8008310:	4620      	mov	r0, r4
 8008312:	4629      	mov	r1, r5
 8008314:	f7f7 ffc2 	bl	800029c <__adddf3>
 8008318:	4604      	mov	r4, r0
 800831a:	460d      	mov	r5, r1
 800831c:	ec45 4b10 	vmov	d0, r4, r5
 8008320:	b003      	add	sp, #12
 8008322:	ecbd 8b04 	vpop	{d8-d9}
 8008326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832a:	4b1b      	ldr	r3, [pc, #108]	; (8008398 <__kernel_sin+0x150>)
 800832c:	ec51 0b18 	vmov	r0, r1, d8
 8008330:	2200      	movs	r2, #0
 8008332:	f7f8 f969 	bl	8000608 <__aeabi_dmul>
 8008336:	4632      	mov	r2, r6
 8008338:	ec41 0b19 	vmov	d9, r0, r1
 800833c:	463b      	mov	r3, r7
 800833e:	4640      	mov	r0, r8
 8008340:	4649      	mov	r1, r9
 8008342:	f7f8 f961 	bl	8000608 <__aeabi_dmul>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	ec51 0b19 	vmov	r0, r1, d9
 800834e:	f7f7 ffa3 	bl	8000298 <__aeabi_dsub>
 8008352:	4652      	mov	r2, sl
 8008354:	465b      	mov	r3, fp
 8008356:	f7f8 f957 	bl	8000608 <__aeabi_dmul>
 800835a:	ec53 2b18 	vmov	r2, r3, d8
 800835e:	f7f7 ff9b 	bl	8000298 <__aeabi_dsub>
 8008362:	a30b      	add	r3, pc, #44	; (adr r3, 8008390 <__kernel_sin+0x148>)
 8008364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008368:	4606      	mov	r6, r0
 800836a:	460f      	mov	r7, r1
 800836c:	4640      	mov	r0, r8
 800836e:	4649      	mov	r1, r9
 8008370:	f7f8 f94a 	bl	8000608 <__aeabi_dmul>
 8008374:	4602      	mov	r2, r0
 8008376:	460b      	mov	r3, r1
 8008378:	4630      	mov	r0, r6
 800837a:	4639      	mov	r1, r7
 800837c:	f7f7 ff8e 	bl	800029c <__adddf3>
 8008380:	4602      	mov	r2, r0
 8008382:	460b      	mov	r3, r1
 8008384:	4620      	mov	r0, r4
 8008386:	4629      	mov	r1, r5
 8008388:	f7f7 ff86 	bl	8000298 <__aeabi_dsub>
 800838c:	e7c4      	b.n	8008318 <__kernel_sin+0xd0>
 800838e:	bf00      	nop
 8008390:	55555549 	.word	0x55555549
 8008394:	3fc55555 	.word	0x3fc55555
 8008398:	3fe00000 	.word	0x3fe00000
 800839c:	5acfd57c 	.word	0x5acfd57c
 80083a0:	3de5d93a 	.word	0x3de5d93a
 80083a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80083a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80083ac:	57b1fe7d 	.word	0x57b1fe7d
 80083b0:	3ec71de3 	.word	0x3ec71de3
 80083b4:	19c161d5 	.word	0x19c161d5
 80083b8:	3f2a01a0 	.word	0x3f2a01a0
 80083bc:	1110f8a6 	.word	0x1110f8a6
 80083c0:	3f811111 	.word	0x3f811111

080083c4 <fabs>:
 80083c4:	ec51 0b10 	vmov	r0, r1, d0
 80083c8:	ee10 2a10 	vmov	r2, s0
 80083cc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80083d0:	ec43 2b10 	vmov	d0, r2, r3
 80083d4:	4770      	bx	lr

080083d6 <finite>:
 80083d6:	b082      	sub	sp, #8
 80083d8:	ed8d 0b00 	vstr	d0, [sp]
 80083dc:	9801      	ldr	r0, [sp, #4]
 80083de:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80083e2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80083e6:	0fc0      	lsrs	r0, r0, #31
 80083e8:	b002      	add	sp, #8
 80083ea:	4770      	bx	lr
 80083ec:	0000      	movs	r0, r0
	...

080083f0 <floor>:
 80083f0:	ec51 0b10 	vmov	r0, r1, d0
 80083f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80083fc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008400:	2e13      	cmp	r6, #19
 8008402:	ee10 5a10 	vmov	r5, s0
 8008406:	ee10 8a10 	vmov	r8, s0
 800840a:	460c      	mov	r4, r1
 800840c:	dc32      	bgt.n	8008474 <floor+0x84>
 800840e:	2e00      	cmp	r6, #0
 8008410:	da14      	bge.n	800843c <floor+0x4c>
 8008412:	a333      	add	r3, pc, #204	; (adr r3, 80084e0 <floor+0xf0>)
 8008414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008418:	f7f7 ff40 	bl	800029c <__adddf3>
 800841c:	2200      	movs	r2, #0
 800841e:	2300      	movs	r3, #0
 8008420:	f7f8 fb82 	bl	8000b28 <__aeabi_dcmpgt>
 8008424:	b138      	cbz	r0, 8008436 <floor+0x46>
 8008426:	2c00      	cmp	r4, #0
 8008428:	da57      	bge.n	80084da <floor+0xea>
 800842a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800842e:	431d      	orrs	r5, r3
 8008430:	d001      	beq.n	8008436 <floor+0x46>
 8008432:	4c2d      	ldr	r4, [pc, #180]	; (80084e8 <floor+0xf8>)
 8008434:	2500      	movs	r5, #0
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	e025      	b.n	8008488 <floor+0x98>
 800843c:	4f2b      	ldr	r7, [pc, #172]	; (80084ec <floor+0xfc>)
 800843e:	4137      	asrs	r7, r6
 8008440:	ea01 0307 	and.w	r3, r1, r7
 8008444:	4303      	orrs	r3, r0
 8008446:	d01f      	beq.n	8008488 <floor+0x98>
 8008448:	a325      	add	r3, pc, #148	; (adr r3, 80084e0 <floor+0xf0>)
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	f7f7 ff25 	bl	800029c <__adddf3>
 8008452:	2200      	movs	r2, #0
 8008454:	2300      	movs	r3, #0
 8008456:	f7f8 fb67 	bl	8000b28 <__aeabi_dcmpgt>
 800845a:	2800      	cmp	r0, #0
 800845c:	d0eb      	beq.n	8008436 <floor+0x46>
 800845e:	2c00      	cmp	r4, #0
 8008460:	bfbe      	ittt	lt
 8008462:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008466:	fa43 f606 	asrlt.w	r6, r3, r6
 800846a:	19a4      	addlt	r4, r4, r6
 800846c:	ea24 0407 	bic.w	r4, r4, r7
 8008470:	2500      	movs	r5, #0
 8008472:	e7e0      	b.n	8008436 <floor+0x46>
 8008474:	2e33      	cmp	r6, #51	; 0x33
 8008476:	dd0b      	ble.n	8008490 <floor+0xa0>
 8008478:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800847c:	d104      	bne.n	8008488 <floor+0x98>
 800847e:	ee10 2a10 	vmov	r2, s0
 8008482:	460b      	mov	r3, r1
 8008484:	f7f7 ff0a 	bl	800029c <__adddf3>
 8008488:	ec41 0b10 	vmov	d0, r0, r1
 800848c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008490:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008494:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008498:	fa23 f707 	lsr.w	r7, r3, r7
 800849c:	4207      	tst	r7, r0
 800849e:	d0f3      	beq.n	8008488 <floor+0x98>
 80084a0:	a30f      	add	r3, pc, #60	; (adr r3, 80084e0 <floor+0xf0>)
 80084a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a6:	f7f7 fef9 	bl	800029c <__adddf3>
 80084aa:	2200      	movs	r2, #0
 80084ac:	2300      	movs	r3, #0
 80084ae:	f7f8 fb3b 	bl	8000b28 <__aeabi_dcmpgt>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d0bf      	beq.n	8008436 <floor+0x46>
 80084b6:	2c00      	cmp	r4, #0
 80084b8:	da02      	bge.n	80084c0 <floor+0xd0>
 80084ba:	2e14      	cmp	r6, #20
 80084bc:	d103      	bne.n	80084c6 <floor+0xd6>
 80084be:	3401      	adds	r4, #1
 80084c0:	ea25 0507 	bic.w	r5, r5, r7
 80084c4:	e7b7      	b.n	8008436 <floor+0x46>
 80084c6:	2301      	movs	r3, #1
 80084c8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80084cc:	fa03 f606 	lsl.w	r6, r3, r6
 80084d0:	4435      	add	r5, r6
 80084d2:	4545      	cmp	r5, r8
 80084d4:	bf38      	it	cc
 80084d6:	18e4      	addcc	r4, r4, r3
 80084d8:	e7f2      	b.n	80084c0 <floor+0xd0>
 80084da:	2500      	movs	r5, #0
 80084dc:	462c      	mov	r4, r5
 80084de:	e7aa      	b.n	8008436 <floor+0x46>
 80084e0:	8800759c 	.word	0x8800759c
 80084e4:	7e37e43c 	.word	0x7e37e43c
 80084e8:	bff00000 	.word	0xbff00000
 80084ec:	000fffff 	.word	0x000fffff

080084f0 <nan>:
 80084f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80084f8 <nan+0x8>
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	00000000 	.word	0x00000000
 80084fc:	7ff80000 	.word	0x7ff80000

08008500 <rint>:
 8008500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008502:	ec51 0b10 	vmov	r0, r1, d0
 8008506:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800850a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800850e:	2e13      	cmp	r6, #19
 8008510:	ee10 4a10 	vmov	r4, s0
 8008514:	460b      	mov	r3, r1
 8008516:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800851a:	dc58      	bgt.n	80085ce <rint+0xce>
 800851c:	2e00      	cmp	r6, #0
 800851e:	da2b      	bge.n	8008578 <rint+0x78>
 8008520:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8008524:	4302      	orrs	r2, r0
 8008526:	d023      	beq.n	8008570 <rint+0x70>
 8008528:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800852c:	4302      	orrs	r2, r0
 800852e:	4254      	negs	r4, r2
 8008530:	4314      	orrs	r4, r2
 8008532:	0c4b      	lsrs	r3, r1, #17
 8008534:	0b24      	lsrs	r4, r4, #12
 8008536:	045b      	lsls	r3, r3, #17
 8008538:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800853c:	ea44 0103 	orr.w	r1, r4, r3
 8008540:	4b32      	ldr	r3, [pc, #200]	; (800860c <rint+0x10c>)
 8008542:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008546:	e9d3 6700 	ldrd	r6, r7, [r3]
 800854a:	4602      	mov	r2, r0
 800854c:	460b      	mov	r3, r1
 800854e:	4630      	mov	r0, r6
 8008550:	4639      	mov	r1, r7
 8008552:	f7f7 fea3 	bl	800029c <__adddf3>
 8008556:	e9cd 0100 	strd	r0, r1, [sp]
 800855a:	463b      	mov	r3, r7
 800855c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008560:	4632      	mov	r2, r6
 8008562:	f7f7 fe99 	bl	8000298 <__aeabi_dsub>
 8008566:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800856a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800856e:	4639      	mov	r1, r7
 8008570:	ec41 0b10 	vmov	d0, r0, r1
 8008574:	b003      	add	sp, #12
 8008576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008578:	4a25      	ldr	r2, [pc, #148]	; (8008610 <rint+0x110>)
 800857a:	4132      	asrs	r2, r6
 800857c:	ea01 0702 	and.w	r7, r1, r2
 8008580:	4307      	orrs	r7, r0
 8008582:	d0f5      	beq.n	8008570 <rint+0x70>
 8008584:	0851      	lsrs	r1, r2, #1
 8008586:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800858a:	4314      	orrs	r4, r2
 800858c:	d00c      	beq.n	80085a8 <rint+0xa8>
 800858e:	ea23 0201 	bic.w	r2, r3, r1
 8008592:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008596:	2e13      	cmp	r6, #19
 8008598:	fa43 f606 	asr.w	r6, r3, r6
 800859c:	bf0c      	ite	eq
 800859e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80085a2:	2400      	movne	r4, #0
 80085a4:	ea42 0306 	orr.w	r3, r2, r6
 80085a8:	4918      	ldr	r1, [pc, #96]	; (800860c <rint+0x10c>)
 80085aa:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80085ae:	4622      	mov	r2, r4
 80085b0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80085b4:	4620      	mov	r0, r4
 80085b6:	4629      	mov	r1, r5
 80085b8:	f7f7 fe70 	bl	800029c <__adddf3>
 80085bc:	e9cd 0100 	strd	r0, r1, [sp]
 80085c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085c4:	4622      	mov	r2, r4
 80085c6:	462b      	mov	r3, r5
 80085c8:	f7f7 fe66 	bl	8000298 <__aeabi_dsub>
 80085cc:	e7d0      	b.n	8008570 <rint+0x70>
 80085ce:	2e33      	cmp	r6, #51	; 0x33
 80085d0:	dd07      	ble.n	80085e2 <rint+0xe2>
 80085d2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80085d6:	d1cb      	bne.n	8008570 <rint+0x70>
 80085d8:	ee10 2a10 	vmov	r2, s0
 80085dc:	f7f7 fe5e 	bl	800029c <__adddf3>
 80085e0:	e7c6      	b.n	8008570 <rint+0x70>
 80085e2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80085e6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80085ea:	40d6      	lsrs	r6, r2
 80085ec:	4230      	tst	r0, r6
 80085ee:	d0bf      	beq.n	8008570 <rint+0x70>
 80085f0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80085f4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80085f8:	bf1f      	itttt	ne
 80085fa:	ea24 0101 	bicne.w	r1, r4, r1
 80085fe:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8008602:	fa44 f202 	asrne.w	r2, r4, r2
 8008606:	ea41 0402 	orrne.w	r4, r1, r2
 800860a:	e7cd      	b.n	80085a8 <rint+0xa8>
 800860c:	080089a8 	.word	0x080089a8
 8008610:	000fffff 	.word	0x000fffff
 8008614:	00000000 	.word	0x00000000

08008618 <scalbn>:
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	ec55 4b10 	vmov	r4, r5, d0
 800861e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008622:	4606      	mov	r6, r0
 8008624:	462b      	mov	r3, r5
 8008626:	b99a      	cbnz	r2, 8008650 <scalbn+0x38>
 8008628:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800862c:	4323      	orrs	r3, r4
 800862e:	d036      	beq.n	800869e <scalbn+0x86>
 8008630:	4b39      	ldr	r3, [pc, #228]	; (8008718 <scalbn+0x100>)
 8008632:	4629      	mov	r1, r5
 8008634:	ee10 0a10 	vmov	r0, s0
 8008638:	2200      	movs	r2, #0
 800863a:	f7f7 ffe5 	bl	8000608 <__aeabi_dmul>
 800863e:	4b37      	ldr	r3, [pc, #220]	; (800871c <scalbn+0x104>)
 8008640:	429e      	cmp	r6, r3
 8008642:	4604      	mov	r4, r0
 8008644:	460d      	mov	r5, r1
 8008646:	da10      	bge.n	800866a <scalbn+0x52>
 8008648:	a32b      	add	r3, pc, #172	; (adr r3, 80086f8 <scalbn+0xe0>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	e03a      	b.n	80086c6 <scalbn+0xae>
 8008650:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008654:	428a      	cmp	r2, r1
 8008656:	d10c      	bne.n	8008672 <scalbn+0x5a>
 8008658:	ee10 2a10 	vmov	r2, s0
 800865c:	4620      	mov	r0, r4
 800865e:	4629      	mov	r1, r5
 8008660:	f7f7 fe1c 	bl	800029c <__adddf3>
 8008664:	4604      	mov	r4, r0
 8008666:	460d      	mov	r5, r1
 8008668:	e019      	b.n	800869e <scalbn+0x86>
 800866a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800866e:	460b      	mov	r3, r1
 8008670:	3a36      	subs	r2, #54	; 0x36
 8008672:	4432      	add	r2, r6
 8008674:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008678:	428a      	cmp	r2, r1
 800867a:	dd08      	ble.n	800868e <scalbn+0x76>
 800867c:	2d00      	cmp	r5, #0
 800867e:	a120      	add	r1, pc, #128	; (adr r1, 8008700 <scalbn+0xe8>)
 8008680:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008684:	da1c      	bge.n	80086c0 <scalbn+0xa8>
 8008686:	a120      	add	r1, pc, #128	; (adr r1, 8008708 <scalbn+0xf0>)
 8008688:	e9d1 0100 	ldrd	r0, r1, [r1]
 800868c:	e018      	b.n	80086c0 <scalbn+0xa8>
 800868e:	2a00      	cmp	r2, #0
 8008690:	dd08      	ble.n	80086a4 <scalbn+0x8c>
 8008692:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008696:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800869a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800869e:	ec45 4b10 	vmov	d0, r4, r5
 80086a2:	bd70      	pop	{r4, r5, r6, pc}
 80086a4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80086a8:	da19      	bge.n	80086de <scalbn+0xc6>
 80086aa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80086ae:	429e      	cmp	r6, r3
 80086b0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80086b4:	dd0a      	ble.n	80086cc <scalbn+0xb4>
 80086b6:	a112      	add	r1, pc, #72	; (adr r1, 8008700 <scalbn+0xe8>)
 80086b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e2      	bne.n	8008686 <scalbn+0x6e>
 80086c0:	a30f      	add	r3, pc, #60	; (adr r3, 8008700 <scalbn+0xe8>)
 80086c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c6:	f7f7 ff9f 	bl	8000608 <__aeabi_dmul>
 80086ca:	e7cb      	b.n	8008664 <scalbn+0x4c>
 80086cc:	a10a      	add	r1, pc, #40	; (adr r1, 80086f8 <scalbn+0xe0>)
 80086ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d0b8      	beq.n	8008648 <scalbn+0x30>
 80086d6:	a10e      	add	r1, pc, #56	; (adr r1, 8008710 <scalbn+0xf8>)
 80086d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086dc:	e7b4      	b.n	8008648 <scalbn+0x30>
 80086de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80086e2:	3236      	adds	r2, #54	; 0x36
 80086e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80086e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80086ec:	4620      	mov	r0, r4
 80086ee:	4b0c      	ldr	r3, [pc, #48]	; (8008720 <scalbn+0x108>)
 80086f0:	2200      	movs	r2, #0
 80086f2:	e7e8      	b.n	80086c6 <scalbn+0xae>
 80086f4:	f3af 8000 	nop.w
 80086f8:	c2f8f359 	.word	0xc2f8f359
 80086fc:	01a56e1f 	.word	0x01a56e1f
 8008700:	8800759c 	.word	0x8800759c
 8008704:	7e37e43c 	.word	0x7e37e43c
 8008708:	8800759c 	.word	0x8800759c
 800870c:	fe37e43c 	.word	0xfe37e43c
 8008710:	c2f8f359 	.word	0xc2f8f359
 8008714:	81a56e1f 	.word	0x81a56e1f
 8008718:	43500000 	.word	0x43500000
 800871c:	ffff3cb0 	.word	0xffff3cb0
 8008720:	3c900000 	.word	0x3c900000

08008724 <_init>:
 8008724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008726:	bf00      	nop
 8008728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800872a:	bc08      	pop	{r3}
 800872c:	469e      	mov	lr, r3
 800872e:	4770      	bx	lr

08008730 <_fini>:
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008732:	bf00      	nop
 8008734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008736:	bc08      	pop	{r3}
 8008738:	469e      	mov	lr, r3
 800873a:	4770      	bx	lr
