

================================================================
== Vivado HLS Report for 'iosc_pulse'
================================================================
* Date:           Thu Oct  4 15:21:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLSexerciseWithSystemC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.91|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: clockCounter_V_1 (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %clockCounter_V_1 = alloca i10

ST_1: StgValue_5 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: StgValue_6 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_7 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_8 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_9 (13)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !96

ST_1: StgValue_10 (14)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !100

ST_1: StgValue_11 (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %internalPulse), !map !104

ST_1: StgValue_12 (16)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %iosc_switchs_V), !map !108

ST_1: StgValue_13 (17)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:43
_ZN7_ap_sc_7sc_core4waitEi.exit2:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_14 (18)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:45
_ZN7_ap_sc_7sc_core4waitEi.exit2:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:46
_ZN7_ap_sc_7sc_core4waitEi.exit2:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:47
_ZN7_ap_sc_7sc_core4waitEi.exit2:13  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:48
_ZN7_ap_sc_7sc_core4waitEi.exit2:14  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str, i32 2, [6 x i8]* @p_str16) nounwind

ST_1: tmp_1 (23)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:48
_ZN7_ap_sc_7sc_core4waitEi.exit2:15  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_20 (24)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:48
_ZN7_ap_sc_7sc_core4waitEi.exit2:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (25)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:48
_ZN7_ap_sc_7sc_core4waitEi.exit2:17  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_22 (26)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2:18  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %internalPulse, i1 false)

ST_1: empty (27)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2:19  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (28)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:44
_ZN7_ap_sc_7sc_core4waitEi.exit2:20  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_1)


 <State 2>: 1.59ns
ST_2: StgValue_25 (29)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:45
_ZN7_ap_sc_7sc_core4waitEi.exit2:21  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_26 (30)  [1/1] 1.59ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:22  store i10 0, i10* %clockCounter_V_1

ST_2: StgValue_27 (31)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:46
_ZN7_ap_sc_7sc_core4waitEi.exit2:23  br label %0


 <State 3>: 3.91ns
ST_3: clockCounter_V_1_loa (33)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:55
:0  %clockCounter_V_1_loa = load i10* %clockCounter_V_1

ST_3: tmp (34)  [1/1] 3.02ns  loc: SC_IO/ios.cpp:50
:1  %tmp = icmp ugt i10 %clockCounter_V_1_loa, -24

ST_3: StgValue_30 (35)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:50
:2  br i1 %tmp, label %1, label %2

ST_3: clockCounter_V (37)  [1/1] 2.32ns  loc: SC_IO/ios.cpp:55
:0  %clockCounter_V = add i10 %clockCounter_V_1_loa, 1

ST_3: StgValue_32 (38)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:56
:1  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %internalPulse, i1 false)

ST_3: StgValue_33 (39)  [1/1] 1.59ns  loc: SC_IO/ios.cpp:55
:2  store i10 %clockCounter_V, i10* %clockCounter_V_1

ST_3: StgValue_34 (40)  [1/1] 0.00ns
:3  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: StgValue_35 (42)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:53
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %internalPulse, i1 true)

ST_3: StgValue_36 (43)  [1/1] 1.59ns
:1  store i10 0, i10* %clockCounter_V_1

ST_3: StgValue_37 (44)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:54
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: StgValue_38 (46)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: StgValue_39 (47)  [1/1] 0.00ns  loc: SC_IO/ios.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ internalPulse]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ iosc_switchs_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
clockCounter_V_1     (alloca         ) [ 0011]
StgValue_5           (specifcore     ) [ 0000]
StgValue_6           (specbitsmap    ) [ 0000]
StgValue_7           (specbitsmap    ) [ 0000]
StgValue_8           (specbitsmap    ) [ 0000]
StgValue_9           (specbitsmap    ) [ 0000]
StgValue_10          (specbitsmap    ) [ 0000]
StgValue_11          (specbitsmap    ) [ 0000]
StgValue_12          (specbitsmap    ) [ 0000]
StgValue_13          (specport       ) [ 0000]
StgValue_14          (specport       ) [ 0000]
StgValue_15          (specport       ) [ 0000]
StgValue_16          (specport       ) [ 0000]
StgValue_17          (specport       ) [ 0000]
StgValue_18          (specprocessdef ) [ 0000]
tmp_1                (specregionbegin) [ 0000]
StgValue_20          (specprotocol   ) [ 0000]
p_ssdm_reset_v       (specstatebegin ) [ 0000]
StgValue_22          (write          ) [ 0000]
empty                (specstateend   ) [ 0000]
empty_3              (specregionend  ) [ 0000]
StgValue_25          (wait           ) [ 0000]
StgValue_26          (store          ) [ 0000]
StgValue_27          (br             ) [ 0000]
clockCounter_V_1_loa (load           ) [ 0000]
tmp                  (icmp           ) [ 0001]
StgValue_30          (br             ) [ 0000]
clockCounter_V       (add            ) [ 0000]
StgValue_32          (write          ) [ 0000]
StgValue_33          (store          ) [ 0000]
StgValue_34          (br             ) [ 0000]
StgValue_35          (write          ) [ 0000]
StgValue_36          (store          ) [ 0000]
StgValue_37          (br             ) [ 0000]
StgValue_38          (wait           ) [ 0000]
StgValue_39          (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="internalPulse">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internalPulse"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iosc_switchs_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iosc_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="clockCounter_V_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clockCounter_V_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 StgValue_32/3 StgValue_35/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="10" slack="1"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 StgValue_36/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="clockCounter_V_1_loa_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="2"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clockCounter_V_1_loa/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="clockCounter_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="clockCounter_V/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="StgValue_33_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="10" slack="2"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="clockCounter_V_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="clockCounter_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="64" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="78" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="72" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="76" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="80" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: internalPulse | {1 3 }
 - Input state : 
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
	State 3
		tmp : 1
		StgValue_30 : 2
		clockCounter_V : 1
		StgValue_33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   | clockCounter_V_fu_107 |    35   |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |       tmp_fu_101      |    0    |    5    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_84    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    35   |    20   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clockCounter_V_1_reg_118|   10   |
+------------------------+--------+
|          Total         |   10   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_84 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.588  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   35   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   20   |
+-----------+--------+--------+--------+
