<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0|clk_buffer_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|altclkctrl_0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\Out_mux_ch_gen_loop:1:Out_Mux</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\Out_mux_ch_gen_loop:0:Out_Mux</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:14:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:14:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:13:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:13:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:12:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:12:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:11:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:11:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:10:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:10:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:9:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:9:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:8:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:8:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:7:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:7:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:6:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:6:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:5:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:5:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:4:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:4:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:3:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:3:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:2:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:2:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:1:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:1:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:0:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23|\shift_reg_gen_loop:0:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_23</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\Out_mux_ch_gen_loop:1:Out_Mux</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\Out_mux_ch_gen_loop:0:Out_Mux</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:14:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:14:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:13:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:13:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:12:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:12:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:11:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:11:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:10:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:10:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:9:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:9:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:8:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:8:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:7:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:7:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:6:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:6:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:5:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:5:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:4:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:4:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:3:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:3:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:2:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:2:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:1:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:1:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:0:ch_loop:1:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01|\shift_reg_gen_loop:0:ch_loop:0:shift_reg</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buf_2ch_01</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|rst_logic</TD>
<TD >39</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_traffic_loop:3:traffic</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_traffic_loop:2:traffic</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_traffic_loop:1:traffic</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\generate_traffic_loop:0:traffic</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_check_loop:3:judg_if_data_is_internal:Data_check</TD>
<TD >24</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_check_loop:2:judg_if_data_is_internal:Data_check</TD>
<TD >24</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_check_loop:1:judg_if_data_is_internal:Data_check</TD>
<TD >24</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_check_loop:0:judg_if_data_is_internal:Data_check</TD>
<TD >24</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_gen_loop:3:judg_if_data_is_internal:Data_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_gen_loop:2:judg_if_data_is_internal:Data_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_gen_loop:1:judg_if_data_is_internal:Data_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|\Data_gen_loop:0:judg_if_data_is_internal:Data_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio|state_mc_decode|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio|state_mc_counter|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio|state_mc_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio|rd_data_output_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio|pre_amble_cmpr|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|dprio</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >20</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component|calibration|alt_cal_mux_gen.testbus_mux|auto_generated</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_reconfig</TD>
<TD >18</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR|XCVR_3125_4ch_alt4gxb_component</TD>
<TD >111</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR</TD>
<TD >111</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >138</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >\Connect_XVCR_Module_loop:0:XCVR_Module_gen</TD>
<TD >71</TD>
<TD >74</TD>
<TD >64</TD>
<TD >74</TD>
<TD >142</TD>
<TD >74</TD>
<TD >74</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
