// Seed: 1100079005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_20 = 32'd37
) (
    input tri0 id_0,
    output uwire id_1,
    input uwire id_2
    , id_36,
    input supply1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input uwire id_12,
    input wire id_13,
    input wor id_14,
    input wire id_15,
    input wire id_16,
    input wor id_17,
    input tri1 id_18,
    input supply0 id_19,
    input tri1 _id_20,
    input tri0 id_21,
    input wor id_22,
    output wand id_23,
    output wand id_24,
    output tri id_25,
    input supply0 id_26,
    input supply0 id_27
    , id_37,
    input wire id_28,
    output wire id_29,
    input supply0 id_30,
    input wand id_31,
    input wire id_32,
    output supply0 id_33,
    output tri1 id_34
);
  wire id_38;
  assign id_37[1] = id_27;
  logic id_39;
  ;
  assign id_29 = id_37;
  wire id_40;
  module_0 modCall_1 (
      id_39,
      id_38,
      id_38,
      id_38,
      id_40,
      id_38,
      id_39,
      id_40
  );
  wire id_41[-1 'd0 : id_20];
endmodule
