<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Computer Organization</title>
  <link rel="stylesheet" type="text/css" href="../../css/SubjectStyle.css">

</head>

<body bgcolor = "#00FA9A">
<h3><ul>
  <li class="web"><a class="white" href="ComputerOrganization.html">Topics</a></li>
  <li class="web"><a class="white" href="../Pdf2/ComputerOrganization.html">PDF</a></li>
  <li class="web"><a class="white" href="../Slide2/ComputerOrganization.html">Slides</a></li>
  <li class="web"><a class="white" href="../Link2/ComputerOrganization.html">Links</a></li>
</ul></h3><br><br>

<h1 class="headlines">Computer Organization</h1>
<br>
<p><b><u>Course Outline:</u> </b>Function and structure of a computer, Functional components of a
  computer, Interconnection of components, Performance of a computer; Number representation
  and arithmetic: Binary, octal, and hexadecimal numbers, One’s and two’s complements and other
  representations, Addition and subtraction; Digital logic and integrated circuits: Boolean algebra
  and truth tables, Boolean functions (Gates, Functions, Simplification), Integrated circuits (
  Combinational circuits - adders, shifters, decoders, multiplexers and ROM’s; Flip-flops; Sequential
  circuits - registers, counters and RAM); Representation of Instructions: Machine instructions,
  Operands, Addressing modes, Instruction formats, Instruction sets, Instruction set architectures -
  CISC and RISC architectures; Introduction to Assembly Language: Programming with Assembly
  language, The assembly process, Linking and loading, Register-level debugging,
  Processing Unit: Organization of a processor - Registers, ALU and Control unit, Data path in a
  CPU, Instruction cycle, Organization of a control unit - Operations of a control unit, Hardwired
  control unit, Micro-programmed control unit; Memory Subsystem: Semiconductor memories,
  Memory cells - SRAM and DRAM cells, Internal Organization of a memory chip, Organization of a
  memory unit, Error correction memories, Interleaved memories, Cache memory unit - Concept of
  cache memory, Mapping methods, Organization of a cache memory unit, Fetch and write
  mechanisms, Memory management unit - Concept of virtual memory, Address translation,
  Hardware support for memory management; Input/Output Subsystem: Access of I/O devices, I/O
  ports, I/O control mechanisms - Program controlled I/O, Interrupt controlled I/O, and DMA
  controlled I/O, I/O interfaces - Serial port, Parallel port, PCI bus, SCSI bus, USB bus, Firewall and
  InfiniBand, I/O peripherals - Input devices, Output devices, Secondary storage devices;
  Multiprocessing Systems: Shared memory multiprocessor, Message-passing multiprocessor,
  Hardware multithreading.</p><br>
<h1 class="headlines"></h1>
<ul class="Semester">
  <li class="Semester"><a class="white" href="">Quick Sort</a></li>
  <li class="Semester"><a class="white" href="">Merge Sort</a></li>
  <li class="Semester"><a class="white" href="">Proof of Correctness, and Run Time Analysis</a></li>
  <li class="Semester"><a class="white" href="">ntroduction to Dynamic Programming </a></li>
  <li class="Semester"><a class="white" href="">Principle of Optimality</a></li>
  <li class="Semester"><a class="white" href="">Optimal Substructure Property</a></li>
  <li class="Semester"><a class="white" href="">NP Completeness and Reducibility</a></li>
  <li class="Semester"><a class="white" href="">NP Complete  Algorithms</a></li>
</ul>
</body>
</html>
