
---------- Begin Simulation Statistics ----------
final_tick                                 2521743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797884                       # Number of bytes of host memory used
host_op_rate                                   260510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.29                       # Real time elapsed on the host
host_tick_rate                              137839202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2899194                       # Number of instructions simulated
sim_ops                                       4765983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002522                       # Number of seconds simulated
sim_ticks                                  2521743000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               650018                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            105895                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1027033                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             370531                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          650018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           279487                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1081761                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        40358                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3212680                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2769453                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            105909                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     570044                       # Number of branches committed
system.cpu.commit.bw_lim_events                237631                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2619102                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2899194                       # Number of instructions committed
system.cpu.commit.committedOps                4765983                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2129736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.237828                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.895956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       979372     45.99%     45.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       317883     14.93%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       130087      6.11%     67.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       133112      6.25%     73.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95639      4.49%     77.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        49719      2.33%     80.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        47660      2.24%     82.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       138633      6.51%     88.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       237631     11.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2129736                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        312                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8278                       # Number of function calls committed.
system.cpu.commit.int_insts                   4749452                       # Number of committed integer instructions.
system.cpu.commit.loads                        420352                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8234      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4008626     84.11%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              36      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          420324      8.82%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328471      6.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4765983                       # Class of committed instruction
system.cpu.commit.refs                         748975                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2899194                       # Number of Instructions Simulated
system.cpu.committedOps                       4765983                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.869809                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.869809                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                499131                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8966416                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   630793                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1103396                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 106007                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                166886                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      518053                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      415715                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.fetch.Branches                     1081761                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    609856                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1732073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 31192                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5873256                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            94                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  212014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.428973                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             667918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             391392                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.329045                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2506213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.811970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.695610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1111375     44.34%     44.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12066      0.48%     44.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7028      0.28%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   184957      7.38%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    29386      1.17%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100248      4.00%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    41331      1.65%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    52729      2.10%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   967093     38.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2506213                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      172                       # number of floating regfile writes
system.cpu.idleCycles                           15531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               116846                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   722176                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.550183                       # Inst execution rate
system.cpu.iew.exec_refs                       933496                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     415714                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  276058                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616534                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             15815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               533333                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             7385086                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                517782                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            270261                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6430908                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    151                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   880                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 106007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1063                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            27383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       196182                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       204710                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            119                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        78446                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          38400                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6224749                       # num instructions consuming a value
system.cpu.iew.wb_count                       6365388                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.721246                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4489574                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.524201                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6386756                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8666744                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5209272                       # number of integer regfile writes
system.cpu.ipc                               1.149678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.149678                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17927      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5682466     84.80%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   50      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   54      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  64      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554501      8.27%     93.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              443107      6.61%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2818      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            153      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6701169                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3170                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6327                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              25264                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      211952                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031629                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  211784     99.92%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    120      0.06%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    35      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6892024                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16134910                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6365013                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9979033                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    7385027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6701169                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2619102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20734                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2817720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2506213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.673823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.483859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              863702     34.46%     34.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              181403      7.24%     41.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              245549      9.80%     51.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              239597      9.56%     61.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              252277     10.07%     71.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              230677      9.20%     80.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              327156     13.05%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              142368      5.68%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23484      0.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2506213                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.657355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      609873                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            145281                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160073                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616534                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              533333                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2438907                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2521744                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  409921                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5919236                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5100                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   709073                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 59649                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19964351                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8454503                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10478993                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1119340                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  19689                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 106007                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                160476                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4559757                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7236                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         12099398                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1396                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    695371                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9277190                       # The number of ROB reads
system.cpu.rob.rob_writes                    15149032                       # The number of ROB writes
system.cpu.timesIdled                             198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                974                       # Transaction distribution
system.membus.trans_dist::ReadExReq               551                       # Transaction distribution
system.membus.trans_dist::ReadExResp              551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        97600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        97600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1525                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1525000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7628000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          662                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 120064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1580                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1579     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1580                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2508000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3681000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1056000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       54                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      54                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1193                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1526                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data              1193                       # number of overall misses
system.l2.overall_misses::total                  1526                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    135789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        173531000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37742000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    135789000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       173531000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.943343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.972290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.943343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.972290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113339.339339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113821.458508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113716.251638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 113339.339339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113821.458508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113716.251638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    111929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143031000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    111929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143031000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.943343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.972290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.943343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.972290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93399.399399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93821.458508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93729.357798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93399.399399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93821.458508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93729.357798                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              166                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          131                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     63142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      63142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114595.281307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114595.281307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     52122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94595.281307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94595.281307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.943343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.943343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113339.339339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113339.339339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.943343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93399.399399                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93399.399399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     72647000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     72647000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.969789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113157.320872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113157.320872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     59807000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     59807000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.969789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93157.320872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93157.320872                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.397961                       # Cycle average of tags in use
system.l2.tags.total_refs                        1912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1525                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253770                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       305.757452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       715.640510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.074648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.174717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1141                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.372314                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16829                       # Number of tag accesses
system.l2.tags.data_accesses                    16829                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          76352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1525                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8425918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30277471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38703389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8425918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8425918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8425918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         30277471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38703389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66456000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               124406000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21788.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40788.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.449022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.434238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    73.117419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          611     62.92%     62.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          300     30.90%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           17      1.75%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            8      0.82%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           10      1.03%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            8      0.82%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      0.41%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           13      1.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          971                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  97600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   97600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2521376000                       # Total gap between requests
system.mem_ctrls.avgGap                    1653361.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        76352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8425918.105056701228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 30277470.781122423708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27009000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     97397000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40676.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40820.20                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    68.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1362200500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    168740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    990802500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       609386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           609386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       609386                       # number of overall hits
system.cpu.icache.overall_hits::total          609386                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          469                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            469                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          469                       # number of overall misses
system.cpu.icache.overall_misses::total           469                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50227000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50227000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50227000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50227000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       609855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       609855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       609855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       609855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000769                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000769                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000769                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000769                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107093.816631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107093.816631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107093.816631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107093.816631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.icache.writebacks::total               131                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39229000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 111130.311615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 111130.311615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 111130.311615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 111130.311615                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       609386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          609386                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          469                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           469                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50227000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50227000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       609855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       609855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107093.816631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107093.816631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 111130.311615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 111130.311615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.778524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              609738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1732.210227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.778524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1220062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1220062                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       816459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           816459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       816459                       # number of overall hits
system.cpu.dcache.overall_hits::total          816459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2788                       # number of overall misses
system.cpu.dcache.overall_misses::total          2788                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    279068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    279068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    279068000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    279068000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       819247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       819247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       819247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       819247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100096.126255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100096.126255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100096.126255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100096.126255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.300000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1561                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    140213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    140213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    140213000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    140213000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114273.023635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114273.023635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114273.023635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114273.023635                       # average overall mshr miss latency
system.cpu.dcache.replacements                    203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       488441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          488441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    211041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    211041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       490623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       490623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96719.065078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96719.065078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     75082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     75082000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113416.918429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113416.918429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       328018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         328018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112255.775578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112255.775578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65131000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115276.106195                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115276.106195                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2521743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           661.851483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              817686                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            666.410758                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   661.851483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.646339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.646339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          666                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1639721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1639721                       # Number of data accesses

---------- End Simulation Statistics   ----------
