

# **VSDBabySoC â€“ Complete Physical Design Flow (Week 1â€“9 Documentation)**

This repository contains the complete end-to-end implementation of **VSDBabySoC**, from RTL to **post-layout GDS**, including all experiments, logs, analysis, and custom modifications.

---

## **ğŸ“Œ Project Overview**

VSDBabySoC is a simplified System-on-Chip (SoC) used for learning full ASIC Physical Design using **OpenLane** and **Sky130 PDK**.
This documentation covers the entire journey:

âœ” Architecture & RTL
âœ” Synthesis
âœ” Floorplanning
âœ” Placement
âœ” Clock Tree Synthesis
âœ” Routing
âœ” SPEF Extraction
âœ” Post-Layout STA
âœ” Final GDS Export

All screenshots include my Unix terminal username as required.

---

# **WEEK-WISE DOCUMENTATION**

---

## **ğŸŸ¦ Week 1 â€“ Architecture & RTL Setup**

* Understood VSDBabySoC architecture, sub-blocks (babySoC top, pwm, clk_gen, etc.)
* Setup OpenLane + Sky130 PDK
* Verified RTL functionality using Iverilog/GTKWave
* Added screenshots of simulations and RTL structure

---

## **ğŸŸ© Week 2 â€“ Synthesis**

* Ran `run_synthesis` in OpenLane
* Collected key metrics:

  * Number of cells
  * Combinational vs sequential logic
  * Worst Negative Slack
  * Critical paths
* Fixed minor warnings
* Added synthesis logs and reports as screenshots
* Checked mapped netlist in Yosys

---

## **ğŸŸ¨ Week 3 â€“ Floorplanning**

* Generated die area, core area, pin placements
* Verified power distribution network (PDN)
* Ensured aspect ratio meets routing needs
* Included screenshots for:
  âœ” DEF
  âœ” floorplan density
  âœ” pin placements

---

## **ğŸŸ¥ Week 4 â€“ Placement (Global + Detailed)**

* Performed global and detailed placement
* Removed high-fanout nets using buffering
* Checked placement legality
* Captured:
  âœ” Congestion map
  âœ” Placement DEF
  âœ” Cell distribution

---

## **ğŸŸª Week 5 â€“ Clock Tree Synthesis**

* Generated clock tree with balanced skew
* Verified:
  âœ” Clock buffers insertion
  âœ” Skew and latency
  âœ” CTS report
* Ensured hold/setup checks remained acceptable

---

## **ğŸŸ« Week 6 â€“ Routing (Global + Detailed)**

* Used FastRoute + TritonRoute
* Fixed DRC violations
* Added routing layer usage screenshots
* Verified metal density and connectivity
* Obtained timing-clean routed netlist

---

## **ğŸŸ§ Week 7 â€“ SPEF Extraction**

* Extracted parasitics using `run_parasitics_sta`
* Generated:
  âœ” SPEF file
  âœ” extracted.sdf
* Included terminal logs and extracted RC values
* Prepared design for post-layout STA

---

## **ğŸŸ© Week 8 â€“ Post-Layout STA**

* Performed STA using OpenSTA and SPEF
* Compared pre-layout vs post-layout timing
* Identified impact of RC parasitics
* Captured:
  âœ” Worst path delays
  âœ” Setup/Hold slack
  âœ” Clock path timing
  âœ” Timing violation fixes

---

## **ğŸŸ¦ Week 9 â€“ Final Documentation & GDSII**

* Consolidated all results
* Exported final **GDSII**
* Checked layout in Magic / KLayout
* Verified final checks:
  âœ” DRC clean
  âœ” LVS correct
  âœ” Antenna violations fixed
* Uploaded all screenshots with username visible
* Created this complete GitHub documentation

---

# **â­ Unique Experiments & Contributions**

### **1ï¸âƒ£ Custom Synthesis Script Tweaks**

* Modified Yosys TCL to reduce negative slack
* Improved cell mapping via custom constraints
  **Why:** Enhance timing closure
  **Impact:** Reduced WNS and improved critical path

### **2ï¸âƒ£ Custom Floorplan Adjustments**

* Modified DIE_AREA and CORE_UTILIZATION
  **Why:** Reduce congestion before placement
  **Impact:** Routing became smoother, fewer DRC errors.

### **3ï¸âƒ£ Manual LEF/LIB Edits**

* Updated custom LEF pin directions for proper routing
  **Why:** To fix routing disconnect issues
  **Impact:** Successful global + detailed routing

### **4ï¸âƒ£ Experimental STA Checks**

* Added custom TCL scripts to automate worst-path extraction
  **Why:** Faster debug
  **Impact:** Easier timing closure during routing/CTS.

---
