<html>
<!--(==============================================================)-->
<!--(Document created with RoboEditor. )============================-->
<!--(==============================================================)-->

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 14 (filtered)">
<title>PCI Express IP core Readme</title>

<style>
<!--table.WHS1
	{x-cell-content-align: Center;
	border-spacing: 0px;
	border-spacing: 0px;}
col.whs2 {width: 100%;}
tr.WHS3
	{x-cell-content-align: center;}
table.WHS5
	{x-cell-content-align: top;
	border-spacing: 4px;
	border-spacing: 4px;}
col.whs6 {width: 100px;}
col.whs7 {width: 300px;}
tr.WHS8
	{x-cell-content-align: top;}
div.WEBHELPPOPUPMENU
	{left:0px;
	position:absolute;
	top:0px;
	visibility:hidden;
	z-index:4;}

 /* Font Definitions */
 @font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:Verdana;
	panose-1:2 11 6 4 3 5 4 4 2 4;}
@font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	margin-bottom:.0001pt;
	font-size:12.0pt;
	font-family:"Times New Roman","serif";}
h1
	{mso-style-link:"Heading 1 Char";
	margin-right:0cm;
	margin-left:0cm;
	font-size:24.0pt;
	font-family:"Times New Roman","serif";
	font-weight:bold;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-style-link:"Body Text Char";
	margin:0cm;
	margin-bottom:.0001pt;
	font-size:10.0pt;
	font-family:"Verdana","sans-serif";}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
	{color:blue;
	text-decoration:underline;}
p
	{margin-right:0cm;
	margin-left:0cm;
	font-size:12.0pt;
	font-family:"Times New Roman","serif";}
span.Heading1Char
	{mso-style-name:"Heading 1 Char";
	mso-style-link:"Heading 1";
	font-weight:bold;}
span.BodyTextChar
	{mso-style-name:"Body Text Char";
	mso-style-link:"Body Text";}
p.webhelpnavbar, li.webhelpnavbar, div.webhelpnavbar
	{mso-style-name:webhelpnavbar;
	margin-right:0cm;
	margin-left:0cm;
	text-align:right;
	font-size:12.0pt;
	font-family:"Times New Roman","serif";}
p.table, li.table, div.table
	{mso-style-name:table;
	margin-right:0cm;
	margin-left:0cm;
	font-size:12.0pt;
	font-family:"Times New Roman","serif";}
p.bullet, li.bullet, div.bullet
	{mso-style-name:bullet;
	margin-right:0cm;
	margin-left:0cm;
	font-size:12.0pt;
	font-family:"Times New Roman","serif";}
span.msobodytext0
	{mso-style-name:msobodytext;}
.MsoChpDefault
	{font-size:10.0pt;}
@page WordSection1
	{size:612.0pt 792.0pt;
	margin:72.0pt 90.0pt 72.0pt 90.0pt;}
div.WordSection1
	{page:WordSection1;}
 /* List Definitions */
 ol
	{margin-bottom:0cm;}
ul
	{margin-bottom:0cm;}
-->
</style>
<!--(Meta)==========================================================-->
<meta name=generator-major-version content=0.1>
<meta name=generator-minor-version content=1>
<meta name=filetype content=kadov>
<meta name=filetype-version content=1>
<meta name=page-count content=1>
<meta name=layout-height content=3793>
<meta name=layout-width content=660>
<!--(Links)=========================================================--><!--(Scripts)=======================================================-->
<script language="JavaScript"  type="text/javascript" title="WebHelpSplitCss">
<!--
if (navigator.appName !="Netscape")
{   document.write("<link rel='stylesheet' href='default.css'>");}
//-->
</script>

<script language="JavaScript"  type="text/javascript" title="WebHelpInlineScript">
<!--
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null;
//-->
</script>

<script language="javascript1.2"  type="text/javascript" src="whmsg.js">
</script>

<script language="JavaScript"  type="text/javascript" src="whver.js">
</script>

<script language="javascript1.2"  type="text/javascript" src="whproxy.js">
</script>

<script language="javascript1.2"  type="text/javascript" src="whutils.js">
</script>

<script language="javascript1.2"  type="text/javascript" src="whtopic.js">
</script>

<script language="javascript1.2"  type="text/javascript">
<!--
if (window.gbWhTopic)
{
	if (window.setRelStartPage)
	{

	}


	if (window.setRelStartPage)
	{
	setRelStartPage("ip_tutor.htm");

		autoSync(1);
		sendSyncInfo();
		sendAveInfoOut();
	}

}
else
	if (window.gbIE4)
		document.location.reload();
//-->
</script>
</head>

<!--(Body)==========================================================-->

<body lang=ZH-CN link=blue vlink=blue>

<div class=WordSection1>

<h1><span lang=EN-US style='font-family:"Verdana","sans-serif";color:#ED6F25'>PCI
Express IP Core</span></h1>

<div style='border:none;border-bottom:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><b><span
lang=EN-US style='font-size:18.0pt;font-family:"Arial","sans-serif"'>General
Information</span></b></p>

</div>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US><br>
</span><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Copyright
Notice</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Copyright
  2000-2012© Lattice Semiconductor Corporation. ALL RIGHTS RESERVED. This
  confidential and proprietary software may be used only as authorized by a
  licensing agreement from Lattice Semiconductor Corporation. The entire notice
  above must be reproduced on all authorized copies and copies may only be made
  to the extent permitted by a licensing agreement from Lattice Semiconductor
  Corporation.</span></p>
  </td>
 </tr>
</table>

<div style='border:none;border-bottom:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><span
lang=EN-US><br>
</span><b><span lang=EN-US style='font-size:18.0pt;font-family:"Arial","sans-serif"'>Contacting
Lattice</span></b></p>

</div>

<p class=MsoNormal><span lang=EN-US>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=450
 style='width:337.5pt;margin-left:9.0pt;border:solid silver 1.0pt;border-spacing: 0px;
 border-spacing: 0px' x-use-null-cells>
 <col class=whs6><col class=whs7>
 <tr style='x-cell-content-align: top'>
  <td width=100 valign=top style='width:75.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><!--(Table)=========================================================--><span
  lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Mail:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Lattice
  Semiconductor Corporation<br>
    5555 NE Moore Court<br>
    Hillsboro, OR &nbsp;97124<br>
    U.S.A.<u1:p></u1:p></span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=100 valign=top style='width:75.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Telephone:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>1-800-LATTICE
  (USA and Canada)<u1:p></u1:p></span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=100 valign=top style='width:75.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US>&nbsp;</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>1-503-268-8001
  (other locations)<u1:p></u1:p></span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=100 valign=top style='width:75.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Website:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif";
  color:#013C9A'><a href="http://www.latticesemi.com" target="_blank"><span
  style='color:#013C9A'>http://www.latticesemi.com</span></a><u1:p></u1:p>(US)<br>
  <a href="http://www.latticesemi.com.cn" target="_blank"><span
  style='color:#013C9A'>http://www.latticesemi.com.cn(China)</span></a><br>
  <a href="http://www.latticesemi.co.kr" target="_blank"><span
  style='color:#013C9A'>http://www.latticesemi.co.kr(Korea)</span></a><br>
  <a href="http://www.latticesemi.co.jp" target="_blank"><span
  style='color:#013C9A'>http://www.latticesemi.co.jp(Japan)</span></a> </span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=100 valign=top style='width:75.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>E-mail:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif";
  color:#013C9A'><a href="mailto:techsupport@latticesemi.com"><span
  style='color:#013C9A'>techsupport@latticesemi.com</span></a><u1:p></u1:p><br>
  <a href="mailto:techsupport_asia@latticesemi.com"><span style='color:#013C9A'>techsupport_asia@latticesemi.com
  (Asia)</span></a></span></p>
  </td>
 </tr>
</table>

<p style='margin-top:0cm;margin-right:0cm;margin-bottom:12.0pt;margin-left:
0cm'><span lang=EN-US>&nbsp;</span></p>

<div style='border:none;border-bottom:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><b><span
lang=EN-US style='font-size:18.0pt;font-family:"Arial","sans-serif"'>IP Module
Information</span></b></p>

</div>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US><br>
</span><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>About this
Module</span></b><span lang=EN-US> </span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=450
 style='width:337.5pt;margin-left:9.0pt;border:solid silver 1.0pt;border-spacing: 0px;
 border-spacing: 0px' x-use-null-cells>
 <col><col>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><!--(Table)=========================================================--><span
  lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>IP
  Name:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>PCI
  Express</span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>IP
  Version:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Ver
  5.3</span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>IP
  Release Date:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>May
  2012</span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Target
  Technology:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Lattice
  ECP2M/ECP2MS/SCM/ECP3 </span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US><br>
</span><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Software
Requirements</span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=450
 style='width:337.5pt;margin-left:9.0pt;border:solid silver 1.0pt;border-spacing: 0px;
 border-spacing: 0px' x-use-null-cells>
 <col><col>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><!--(Table)=========================================================--><span
  lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Synthesis
  Tools Supported:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Synplify
  F-2012.03L<br>
  Precision 2010a_Update2.254(Windows Only)</span></p>
  </td>
 </tr>
 <tr style='x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Simulation
  Tools Supported:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Modelsim
  SE 6.6e <br>
  Active-HDL 9.1(Windows Only)</span></p>
  </td>
 </tr>
 <tr style='height:13.5pt;x-cell-content-align: top'>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt;
  height:13.5pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Lattice
  Tool Supported:</span></p>
  </td>
  <td width=300 valign=top style='width:225.0pt;border:none;padding:.75pt .75pt .75pt .75pt;
  height:13.5pt'>
  <p class=table><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Diamond
  2.0</span></p>
  </td>
 </tr>
</table>

<div style='border:none;border-bottom:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><b><span
lang=EN-US style='font-size:18.0pt;font-family:"Arial","sans-serif"'>&nbsp;</span></b></p>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><b><span
lang=EN-US style='font-size:18.0pt;font-family:"Arial","sans-serif"'>Implementing
the IP Module Using Lattice Diamond</span></b></p>

</div>

<p class=MsoNormal style='margin-bottom:12.0pt'><b><span lang=EN-US
style='font-family:"Arial","sans-serif"'>Configuration Options for Simulation</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>The
  evaluation testbench supplied with the core requires that the following
  options are NOT selected to ensure proper functional simulation:</span></p>
  <p style='margin-left:36.0pt;text-indent:-18.0pt'><span lang=EN-US
  style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>1.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span
  lang=EN-US> </span><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Do
  <u>not</u> select:&nbsp;Include Wishbone Interface</span></p>
  <p style='margin-left:36.0pt;text-indent:-18.0pt'><span lang=EN-US
  style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>2.&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span
  lang=EN-US> </span><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Do
  <u>not</u> select:&nbsp;Include ECRC support</span></p>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>All
  other options are user selectable.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US><br>
</span><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Instantiating
the Core</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>The
  generated PCI Express IP core package includes black-box
  (&lt;user_name&gt;_bb.v) and instance (&lt;username&gt;_inst.v) templates
  that can be used to instantiate the core in a top-level design. </span></p>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>An
  example RTL top-level reference source file that can be used as an
  instantiation template for the IP core is provided in <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\src\top</i>.
  Users may also use this top-level reference as the starting template for the
  top-level for their complete design. </span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:12.0pt'><b><span lang=EN-US
style='font-family:"Arial","sans-serif"'>Hardware Evaluation</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoBodyText><span lang=EN-US>Lattice's IP hardware evaluation
  capability makes it possible to create IP cores that operate in hardware for a
  limited period of time (approximately four hours) without requiring the
  purchase on an IP license. The hardware evaluation capability is enabled by
  default. It can be disabled by going to the Diamond menu option <b>Project
  -&gt; Active Strategy -&gt; Translate Design -&gt; Hardware Evaluation</b>
  and changing its value to “Disable”. </span></p>
  <p class=MsoBodyText><span lang=EN-US>&nbsp;</span></p>
  <p class=MsoBodyText><span lang=EN-US>When the Hardware Evaluation feature is
  enabled in the software, it will generate a programming file that may be
  downloaded into the device. After initialization, the IP core will be operational
  for approximately four hours. After four hours, the device will stop working
  and it will be necessary to reprogram the device to re-enable the operation.
  This limited-time hardware evaluation capability is enabled only if the core
  has not been licensed. During implementation, a license check is performed.
  If the hardware evaluation feature is disabled and the IP license is not
  available, a pop-up window will be displayed indicating a license failure.
  Click &quot;OK&quot; in the window to complete the implementation without
  generating the bitstream. If a license is detected, no pop-up window is
  displayed and the generated core does not have any time-out restrictions.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:12.0pt'><span lang=EN-US>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:12.0pt'><b><span lang=EN-US
style='font-family:"Arial","sans-serif"'>Implementing the Core in a Top-Level
Design</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>As
  described previously, the top-level file &lt;username&gt;_top.v/vhd provided
  in <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\src\top </i>supports
  the ability to implement just the <i>PCI Express </i>Block. </span></p>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Push-button
  top-level implementation of this top-level is supported via the Diamond
  project file &lt;username&gt;_eval.ldf located in <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\impl\&lt;synplify/precision&gt;</i>.
  </span></p>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>This
  design is intended only to provide an accurate indication of the device
  utilization associated with the core itself and should not be used as an
  actual implementation example. </span></p>
  </td>
 </tr>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoNormal><span lang=EN-US><br>
  </span><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>To
  use the project file:</span></p>
  <ul type=disc>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select File-&gt;Open-&gt;Project in Lattice
       Diamond.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Browse to <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\impl\&lt;synplify/precision&gt;</i>
       in the Open Project dialog box.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select and open &lt;username&gt;_eval.ldf.At
       this point, all of the files needed to support top-level synthesis and
       implementation will be imported to the project.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>One lpf file is available in the <i>\impl\&lt;synplify/precision&gt;
       directory</i> &lt;username&gt;_eval.lpf.</span></li>
  </ul>
  <ul style='margin-top:0cm' type=disc>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>All other options remain at their default
       values. </span></li>
  </ul>
  <ul type=disc>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Implement the complete design via the standard
       Lattice Diamond GUI flow.</span></li>
  </ul>
  <p class=MsoNormal style='margin-top:6.0pt'><span lang=EN-US
  style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Note: The device
  selected in IPexpress must match the device selected in Lattice
  Diamond.&nbsp;If the device is changed in Lattice Diamond, a new IPexpress
  implementation must be created.</span></p>
  <p class=MsoNormal style='margin-top:6.0pt'><span lang=EN-US
  style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Note: The SCM15 device and the SCM25 device in a 900-pin package are not supported by the core only design
  as the number of external I/O pins exceeds the number of available external
  I/O pins.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span lang=EN-US style='display:none'>&nbsp;</span></p>

<p style='margin-bottom:12.0pt'><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Running
Functional Simulation</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>The
  functional simulation includes a configuration-specific behavioral model of
  the <i>PCI Express</i>, which is instantiated in an FPGA top level along with
  some test logic (PLLs, UMI and Sysbus). This FPGA top is instantiated in an
  eval testbench that configures FPGA test logic registers and <i>PCI Express</i>
  IP core registers. The testbench files can be found in <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\testbench</i>.
  </span></p>
  </td>
 </tr>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoNormal><span lang=EN-US><br>
  </span><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>The
  generated IP core package includes the configuration-specific behavior model
  (&lt;username&gt;_beh.v) for functional simulation in <i>\&lt;project_dir&gt;</i>.
  ModelSim SE simulation is supported via testbench files provided in <i>\&lt;project_dir&gt;\pcie_eval\&lt;username&gt;\testbench</i>.
  Models required for simulation are provided in the corresponding <i>\&lt;project_dir&gt;\models</i>
  folder. </span></p>
  <p class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Users
  may run the evaluation simulation on <b>ModelSim SE </b>(Windows or Linux) by
  doing the following:</span></p>
  <ul style='margin-top:0cm' type=disc>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Open ModelSim SE.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Under the <i>File</i> tab, select <i>Change
       Directory</i></span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Set the directory to <i>/&lt;project_dir&gt;/pcie_eval/&lt;username&gt;/sim/modelsim/rtl</i></span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select OK.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Under the Tools tab, select TCL, then select
       Execute Macro.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select file <i>../script/eval_beh_rtl_se.tcl</i>
       for modelsim SE;</span></li>
   <li class=MsoNormal><span lang=EN-US>Sel</span><span lang=EN-US
       style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>ect Ok.</span></li>
  </ul>
  <p class=MsoNormal><span lang=EN-US>&nbsp;</span></p>
  <p class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'>Users
  may run the eval simulation on <b>Active-HDL</b>(Windows only) by doing the
  following:</span></p>
  <ul style='margin-top:0cm' type=disc>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Open Active_HDL.</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Under the <i>Tools</i> tab, select <i>Execute
       Macro...</i></span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select file <i>/&lt;project_dir&gt;/pcie_eval/&lt;username&gt;/sim/aldec/scripts/</i>eval_beh_rtl.do</span></li>
   <li class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:
       "Verdana","sans-serif"'>Select OK.</span></li>
  </ul>
  <p class=MsoNormal><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'><br>
  <u>NOTE1:</u> When the simulation completes, a pop-up window will appear
  asking &quot;are you sure you want to finish?&quot; Answer &quot;no&quot; to
  analyze the results (answering &quot;yes&quot; closes ModelSim SE). </span></p>
  <p class=MsoNormal><u><span lang=EN-US style='font-size:10.0pt;font-family:
  "Verdana","sans-serif"'>NOTE2:</span></u><span lang=EN-US style='font-size:
  10.0pt;font-family:"Verdana","sans-serif"'> Simulation will only be available
  for the default configuration. </span></p>
  <p class=MsoNormal><u><span lang=EN-US style='font-size:10.0pt;font-family:
  "Verdana","sans-serif"'>NOTE3:</span></u><span lang=EN-US style='font-size:
  10.0pt;font-family:"Verdana","sans-serif"'> </span><span lang=EN-US
  style='font-size:10.0pt;font-family:"Verdana","sans-serif";color:black'>VHDL
  Simulationusing ModelSim SE is not supported in the evaluation package.</span></p>
  </td>
 </tr>
</table>

<p style='margin-bottom:12.0pt'><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Special
instructions for using ModelSim libraries</span></b></p>

<table class=MsoNormalTable border=0 cellpadding=0 width="80%"
 style='width:80.0%'>
 <tr>
  <td style='padding:.75pt .75pt .75pt .75pt'>
  <p class=MsoBodyText><span lang=EN-US>The Lattice Diamond CD does not include
  library elements for black box elements in the directory
  &lt;diamond_dir&gt;\cae_library\simulation\blackbox.&nbsp;A patch is
  available on the Lattice Semiconductor web site that provides the missing
  black box elements.</span></p>
  <p class=MsoBodyText><span lang=EN-US>&nbsp; </span></p>
  <p class=MsoBodyText><span lang=EN-US>Once the missing black box library
  elements are loaded, the appropriate zip files can be unzipped in the
  blackbox directory.&nbsp;For this IP core, the following zip files will need
  to be unzipped in order to compile with ModelSim SE:</span></p>
  <p class=MsoBodyText style='margin-left:72.0pt'><span lang=EN-US>&nbsp; </span></p>
  <p class=MsoBodyText style='margin-left:36.0pt'><span lang=EN-US>pcsd-mti_6.3f-V1-1.zip</span></p>
  <p class=MsoBodyText style='margin-left:36.0pt'><span lang=EN-US>pcsc-mti_6.3f-V1-1.zip</span></p>
  <p class=MsoBodyText style='margin-left:36.0pt'><span lang=EN-US>pcsa-mti_6.3f-V2-1.zip</span></p>
  <p class=MsoBodyText style='margin-left:72.0pt'><span lang=EN-US>&nbsp; </span></p>
  <p class=MsoNormal><span lang=EN-US>Unzip them under<span class=msobodytext0>&lt;diamond_dir&gt;\cae_library\simulation\blackbox</span>,
  so you will see subdirectories as pcsa_work,pcsc_work,pcsd_work.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span lang=EN-US><br>
</span><b><span lang=EN-US style='font-family:"Arial","sans-serif"'>Reference
Information</span></b><span lang=EN-US><br>
</span><span lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif"'><br>
The following documents provide more information on implementing this core:</span></p>

<ul type=disc>
 <li class=MsoNormal style='color:#013C9A'><span lang=EN-US style='font-size:
     10.0pt;font-family:"Verdana","sans-serif"'><a
     href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=30548"
     target="_blank"><span style='color:#013C9A'>User's Guide</span></a></span></li>
 <li class=MsoNormal style='color:#013C9A'><span lang=EN-US style='font-size:
     10.0pt;font-family:"Verdana","sans-serif"'><a
     href="http://www.latticesemi.com/documents/doc18503x86.pdf" target="_blank"><span
     style='color:#013C9A'>IPexpress Quick Start Guide</span></a> </span></li>
</ul>

<div style='border:none;border-bottom:solid windowtext 1.0pt;padding:0cm 0cm 0cm 0cm'>

<p class=MsoNormal style='margin-bottom:12.0pt;border:none;padding:0cm'><span
lang=EN-US style='font-size:10.0pt;font-family:"Verdana","sans-serif";
color:#013C9A'><script language="javascript1.2"  type="text/javascript">
<!--
if (window.writeIntopicBar)
	writeIntopicBar(0);
//-->
</script></span><span lang=EN-US>&nbsp;</span></p>

</div>

<p><span lang=EN-US>&nbsp;</span></p>

<p class=MsoNormal><span lang=EN-US>&nbsp;</span></p>

</div>

</body>

</html>
