$date
	Tue Dec 14 19:21:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module apb_controller $end
$var wire 32 ! paddr [31:0] $end
$var wire 1 " pclk $end
$var wire 1 # pclk_en $end
$var wire 1 $ penable $end
$var wire 32 % prdata [31:0] $end
$var wire 1 & pready $end
$var wire 1 ' prst $end
$var wire 1 ( psel $end
$var wire 1 ) pslverror $end
$var wire 32 * pwdata [31:0] $end
$var wire 1 + pwrite $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
b0 *
1)
0(
0'
1&
b11011110101011011011111011101111 %
0$
1#
1"
b0 !
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
1'
1"
#11
0"
#12
1"
#13
0"
#14
1"
#15
0'
0"
#16
1"
#17
0"
#18
1"
#19
0"
#20
1"
#21
0"
#22
1"
#23
0"
#24
1"
#25
0"
#26
1"
#27
0"
#28
1"
#29
0"
#30
1"
#31
0"
#32
1"
#33
0"
#34
1"
#35
0"
#36
1"
#37
0"
#38
1"
#39
0"
#40
1"
#41
0"
#42
1"
#43
0"
#44
1"
#45
0"
#46
1"
#47
0"
#48
1"
#49
0"
#50
1"
#51
0"
#52
1"
#53
0"
#54
1(
b101 !
1+
b101 *
1"
#55
0"
#56
1$
1"
#57
0"
#58
0(
0$
0+
1"
#59
0"
#60
1"
#61
0"
#62
1"
#63
0"
#64
1"
#65
