{
  "module_name": "tpc1_cfg_regs.h",
  "hash_id": "51fb058e3abc8ccdb1b15590ba52a509bffca0470aeffb577edd6b0bc4ea63a5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc1_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC1_CFG_REGS_H_\n#define ASIC_REG_TPC1_CFG_REGS_H_\n\n \n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE46400\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE46404\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE46408\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE4640C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE46410\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE46414\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE46418\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE4641C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE46420\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE46424\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE46428\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE4642C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE46430\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE46434\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE46438\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE4643C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE46440\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE46444\n\n#define mmTPC1_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE46448\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE4644C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE46450\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE46454\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE46458\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE4645C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE46460\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE46464\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE46468\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE4646C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE46470\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE46474\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE46478\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE4647C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE46480\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE46484\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE46488\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE4648C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE46490\n\n#define mmTPC1_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE46494\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE46498\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE4649C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE464A0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE464A4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE464A8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE464AC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE464B0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE464B4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE464B8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE464BC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE464C0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE464C4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE464C8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE464CC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE464D0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE464D4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE464D8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE464DC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE464E0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE464E4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE464E8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE464EC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE464F0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE464F4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE464F8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE464FC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE46500\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE46504\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE46508\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE4650C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE46510\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE46514\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE46518\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE4651C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE46520\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE46524\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE46528\n\n#define mmTPC1_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE4652C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE46530\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE46534\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE46538\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE4653C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE46540\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE46544\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE46548\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE4654C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE46550\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE46554\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE46558\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE4655C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE46560\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE46564\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE46568\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE4656C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE46570\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE46574\n\n#define mmTPC1_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE46578\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE4657C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE46580\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE46584\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE46588\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE4658C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE46590\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE46594\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE46598\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE4659C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE465A0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE465A4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE465A8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE465AC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE465B0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE465B4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE465B8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE465BC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE465C0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE465C4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE465C8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE465CC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE465D0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE465D4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE465D8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE465DC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE465E0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE465E4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE465E8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE465EC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE465F0\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE465F4\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE465F8\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE465FC\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE46600\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE46604\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE46608\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE4660C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE46610\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE46614\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE46618\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE4661C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE46620\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE46624\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE46628\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE4662C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE46630\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE46634\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE46638\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE4663C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE46640\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE46644\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE46648\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE4664C\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE46650\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE46654\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE46658\n\n#define mmTPC1_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE4665C\n\n#define mmTPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE46660\n\n#define mmTPC1_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE46664\n\n#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_0                             0xE46668\n\n#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_0                             0xE4666C\n\n#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_1                             0xE46670\n\n#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_1                             0xE46674\n\n#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_2                             0xE46678\n\n#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_2                             0xE4667C\n\n#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_3                             0xE46680\n\n#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_3                             0xE46684\n\n#define mmTPC1_CFG_KERNEL_TID_BASE_DIM_4                             0xE46688\n\n#define mmTPC1_CFG_KERNEL_TID_SIZE_DIM_4                             0xE4668C\n\n#define mmTPC1_CFG_KERNEL_SRF_0                                      0xE46690\n\n#define mmTPC1_CFG_KERNEL_SRF_1                                      0xE46694\n\n#define mmTPC1_CFG_KERNEL_SRF_2                                      0xE46698\n\n#define mmTPC1_CFG_KERNEL_SRF_3                                      0xE4669C\n\n#define mmTPC1_CFG_KERNEL_SRF_4                                      0xE466A0\n\n#define mmTPC1_CFG_KERNEL_SRF_5                                      0xE466A4\n\n#define mmTPC1_CFG_KERNEL_SRF_6                                      0xE466A8\n\n#define mmTPC1_CFG_KERNEL_SRF_7                                      0xE466AC\n\n#define mmTPC1_CFG_KERNEL_SRF_8                                      0xE466B0\n\n#define mmTPC1_CFG_KERNEL_SRF_9                                      0xE466B4\n\n#define mmTPC1_CFG_KERNEL_SRF_10                                     0xE466B8\n\n#define mmTPC1_CFG_KERNEL_SRF_11                                     0xE466BC\n\n#define mmTPC1_CFG_KERNEL_SRF_12                                     0xE466C0\n\n#define mmTPC1_CFG_KERNEL_SRF_13                                     0xE466C4\n\n#define mmTPC1_CFG_KERNEL_SRF_14                                     0xE466C8\n\n#define mmTPC1_CFG_KERNEL_SRF_15                                     0xE466CC\n\n#define mmTPC1_CFG_KERNEL_SRF_16                                     0xE466D0\n\n#define mmTPC1_CFG_KERNEL_SRF_17                                     0xE466D4\n\n#define mmTPC1_CFG_KERNEL_SRF_18                                     0xE466D8\n\n#define mmTPC1_CFG_KERNEL_SRF_19                                     0xE466DC\n\n#define mmTPC1_CFG_KERNEL_SRF_20                                     0xE466E0\n\n#define mmTPC1_CFG_KERNEL_SRF_21                                     0xE466E4\n\n#define mmTPC1_CFG_KERNEL_SRF_22                                     0xE466E8\n\n#define mmTPC1_CFG_KERNEL_SRF_23                                     0xE466EC\n\n#define mmTPC1_CFG_KERNEL_SRF_24                                     0xE466F0\n\n#define mmTPC1_CFG_KERNEL_SRF_25                                     0xE466F4\n\n#define mmTPC1_CFG_KERNEL_SRF_26                                     0xE466F8\n\n#define mmTPC1_CFG_KERNEL_SRF_27                                     0xE466FC\n\n#define mmTPC1_CFG_KERNEL_SRF_28                                     0xE46700\n\n#define mmTPC1_CFG_KERNEL_SRF_29                                     0xE46704\n\n#define mmTPC1_CFG_KERNEL_SRF_30                                     0xE46708\n\n#define mmTPC1_CFG_KERNEL_SRF_31                                     0xE4670C\n\n#define mmTPC1_CFG_KERNEL_KERNEL_CONFIG                              0xE46710\n\n#define mmTPC1_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE46714\n\n#define mmTPC1_CFG_RESERVED_DESC_END                                 0xE46738\n\n#define mmTPC1_CFG_ROUND_CSR                                         0xE467FC\n\n#define mmTPC1_CFG_TBUF_BASE_ADDR_LOW                                0xE46800\n\n#define mmTPC1_CFG_TBUF_BASE_ADDR_HIGH                               0xE46804\n\n#define mmTPC1_CFG_SEMAPHORE                                         0xE46808\n\n#define mmTPC1_CFG_VFLAGS                                            0xE4680C\n\n#define mmTPC1_CFG_SFLAGS                                            0xE46810\n\n#define mmTPC1_CFG_LFSR_POLYNOM                                      0xE46818\n\n#define mmTPC1_CFG_STATUS                                            0xE4681C\n\n#define mmTPC1_CFG_CFG_BASE_ADDRESS_HIGH                             0xE46820\n\n#define mmTPC1_CFG_CFG_SUBTRACT_VALUE                                0xE46824\n\n#define mmTPC1_CFG_SM_BASE_ADDRESS_LOW                               0xE46828\n\n#define mmTPC1_CFG_SM_BASE_ADDRESS_HIGH                              0xE4682C\n\n#define mmTPC1_CFG_TPC_CMD                                           0xE46830\n\n#define mmTPC1_CFG_TPC_EXECUTE                                       0xE46838\n\n#define mmTPC1_CFG_TPC_STALL                                         0xE4683C\n\n#define mmTPC1_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE46840\n\n#define mmTPC1_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE46844\n\n#define mmTPC1_CFG_MSS_CONFIG                                        0xE46854\n\n#define mmTPC1_CFG_TPC_INTR_CAUSE                                    0xE46858\n\n#define mmTPC1_CFG_TPC_INTR_MASK                                     0xE4685C\n\n#define mmTPC1_CFG_TSB_CONFIG                                        0xE46860\n\n#define mmTPC1_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE46A00\n\n#define mmTPC1_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE46A04\n\n#define mmTPC1_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE46A08\n\n#define mmTPC1_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE46A0C\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE46A10\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE46A14\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE46A18\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE46A1C\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE46A20\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE46A24\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE46A28\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE46A2C\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE46A30\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE46A34\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE46A38\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE46A3C\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE46A40\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE46A44\n\n#define mmTPC1_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE46A48\n\n#define mmTPC1_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE46A4C\n\n#define mmTPC1_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE46A50\n\n#define mmTPC1_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE46A54\n\n#define mmTPC1_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE46A58\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE46A5C\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE46A60\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE46A64\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE46A68\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE46A6C\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE46A70\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE46A74\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE46A78\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE46A7C\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE46A80\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE46A84\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE46A88\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE46A8C\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE46A90\n\n#define mmTPC1_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE46A94\n\n#define mmTPC1_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE46A98\n\n#define mmTPC1_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE46A9C\n\n#define mmTPC1_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE46AA0\n\n#define mmTPC1_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE46AA4\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE46AA8\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE46AAC\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE46AB0\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE46AB4\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE46AB8\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE46ABC\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE46AC0\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE46AC4\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE46AC8\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE46ACC\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE46AD0\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE46AD4\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE46AD8\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE46ADC\n\n#define mmTPC1_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE46AE0\n\n#define mmTPC1_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE46AE4\n\n#define mmTPC1_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE46AE8\n\n#define mmTPC1_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE46AEC\n\n#define mmTPC1_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE46AF0\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE46AF4\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE46AF8\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE46AFC\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE46B00\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE46B04\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE46B08\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE46B0C\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE46B10\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE46B14\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE46B18\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE46B1C\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE46B20\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE46B24\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE46B28\n\n#define mmTPC1_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE46B2C\n\n#define mmTPC1_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE46B30\n\n#define mmTPC1_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE46B34\n\n#define mmTPC1_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE46B38\n\n#define mmTPC1_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE46B3C\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE46B40\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE46B44\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE46B48\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE46B4C\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE46B50\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE46B54\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE46B58\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE46B5C\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE46B60\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE46B64\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE46B68\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE46B6C\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE46B70\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE46B74\n\n#define mmTPC1_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE46B78\n\n#define mmTPC1_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE46B7C\n\n#define mmTPC1_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE46B80\n\n#define mmTPC1_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE46B84\n\n#define mmTPC1_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE46B88\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE46B8C\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE46B90\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE46B94\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE46B98\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE46B9C\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE46BA0\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE46BA4\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE46BA8\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE46BAC\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE46BB0\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE46BB4\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE46BB8\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE46BBC\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE46BC0\n\n#define mmTPC1_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE46BC4\n\n#define mmTPC1_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE46BC8\n\n#define mmTPC1_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE46BCC\n\n#define mmTPC1_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE46BD0\n\n#define mmTPC1_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE46BD4\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE46BD8\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE46BDC\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE46BE0\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE46BE4\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE46BE8\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE46BEC\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE46BF0\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE46BF4\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE46BF8\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE46BFC\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE46C00\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE46C04\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE46C08\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE46C0C\n\n#define mmTPC1_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE46C10\n\n#define mmTPC1_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE46C14\n\n#define mmTPC1_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE46C18\n\n#define mmTPC1_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE46C1C\n\n#define mmTPC1_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE46C20\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE46C24\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE46C28\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE46C2C\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE46C30\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE46C34\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE46C38\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE46C3C\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE46C40\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE46C44\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE46C48\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE46C4C\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE46C50\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE46C54\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE46C58\n\n#define mmTPC1_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE46C5C\n\n#define mmTPC1_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE46C60\n\n#define mmTPC1_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE46C64\n\n#define mmTPC1_CFG_QM_TID_BASE_DIM_0                                 0xE46C68\n\n#define mmTPC1_CFG_QM_TID_SIZE_DIM_0                                 0xE46C6C\n\n#define mmTPC1_CFG_QM_TID_BASE_DIM_1                                 0xE46C70\n\n#define mmTPC1_CFG_QM_TID_SIZE_DIM_1                                 0xE46C74\n\n#define mmTPC1_CFG_QM_TID_BASE_DIM_2                                 0xE46C78\n\n#define mmTPC1_CFG_QM_TID_SIZE_DIM_2                                 0xE46C7C\n\n#define mmTPC1_CFG_QM_TID_BASE_DIM_3                                 0xE46C80\n\n#define mmTPC1_CFG_QM_TID_SIZE_DIM_3                                 0xE46C84\n\n#define mmTPC1_CFG_QM_TID_BASE_DIM_4                                 0xE46C88\n\n#define mmTPC1_CFG_QM_TID_SIZE_DIM_4                                 0xE46C8C\n\n#define mmTPC1_CFG_QM_SRF_0                                          0xE46C90\n\n#define mmTPC1_CFG_QM_SRF_1                                          0xE46C94\n\n#define mmTPC1_CFG_QM_SRF_2                                          0xE46C98\n\n#define mmTPC1_CFG_QM_SRF_3                                          0xE46C9C\n\n#define mmTPC1_CFG_QM_SRF_4                                          0xE46CA0\n\n#define mmTPC1_CFG_QM_SRF_5                                          0xE46CA4\n\n#define mmTPC1_CFG_QM_SRF_6                                          0xE46CA8\n\n#define mmTPC1_CFG_QM_SRF_7                                          0xE46CAC\n\n#define mmTPC1_CFG_QM_SRF_8                                          0xE46CB0\n\n#define mmTPC1_CFG_QM_SRF_9                                          0xE46CB4\n\n#define mmTPC1_CFG_QM_SRF_10                                         0xE46CB8\n\n#define mmTPC1_CFG_QM_SRF_11                                         0xE46CBC\n\n#define mmTPC1_CFG_QM_SRF_12                                         0xE46CC0\n\n#define mmTPC1_CFG_QM_SRF_13                                         0xE46CC4\n\n#define mmTPC1_CFG_QM_SRF_14                                         0xE46CC8\n\n#define mmTPC1_CFG_QM_SRF_15                                         0xE46CCC\n\n#define mmTPC1_CFG_QM_SRF_16                                         0xE46CD0\n\n#define mmTPC1_CFG_QM_SRF_17                                         0xE46CD4\n\n#define mmTPC1_CFG_QM_SRF_18                                         0xE46CD8\n\n#define mmTPC1_CFG_QM_SRF_19                                         0xE46CDC\n\n#define mmTPC1_CFG_QM_SRF_20                                         0xE46CE0\n\n#define mmTPC1_CFG_QM_SRF_21                                         0xE46CE4\n\n#define mmTPC1_CFG_QM_SRF_22                                         0xE46CE8\n\n#define mmTPC1_CFG_QM_SRF_23                                         0xE46CEC\n\n#define mmTPC1_CFG_QM_SRF_24                                         0xE46CF0\n\n#define mmTPC1_CFG_QM_SRF_25                                         0xE46CF4\n\n#define mmTPC1_CFG_QM_SRF_26                                         0xE46CF8\n\n#define mmTPC1_CFG_QM_SRF_27                                         0xE46CFC\n\n#define mmTPC1_CFG_QM_SRF_28                                         0xE46D00\n\n#define mmTPC1_CFG_QM_SRF_29                                         0xE46D04\n\n#define mmTPC1_CFG_QM_SRF_30                                         0xE46D08\n\n#define mmTPC1_CFG_QM_SRF_31                                         0xE46D0C\n\n#define mmTPC1_CFG_QM_KERNEL_CONFIG                                  0xE46D10\n\n#define mmTPC1_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE46D14\n\n#define mmTPC1_CFG_ARUSER                                            0xE46D18\n\n#define mmTPC1_CFG_AWUSER                                            0xE46D1C\n\n#define mmTPC1_CFG_FUNC_MBIST_CNTRL                                  0xE46E00\n\n#define mmTPC1_CFG_FUNC_MBIST_PAT                                    0xE46E04\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_0                                  0xE46E08\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_1                                  0xE46E0C\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_2                                  0xE46E10\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_3                                  0xE46E14\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_4                                  0xE46E18\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_5                                  0xE46E1C\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_6                                  0xE46E20\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_7                                  0xE46E24\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_8                                  0xE46E28\n\n#define mmTPC1_CFG_FUNC_MBIST_MEM_9                                  0xE46E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}