#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55f9d0ca5590 .scope module, "Assigner" "Assigner" 2 190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src"
    .port_info 1 /OUTPUT 32 "dest"
v0x55f9d0cc8bc0_0 .var "dest", 31 0;
o0x7fdbc284f048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f9d0ccaca0_0 .net "src", 31 0, o0x7fdbc284f048;  0 drivers
E_0x55f9d0c8d060 .event edge, v0x55f9d0ccaca0_0;
S_0x55f9d0c3ef20 .scope module, "CLK_updater" "CLK_updater" 2 244;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "wire_in"
    .port_info 2 /INPUT 1 "ctrl_unit"
    .port_info 3 /OUTPUT 32 "reg_out"
o0x7fdbc284f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9d0ca8ce0_0 .net "clk", 0 0, o0x7fdbc284f0d8;  0 drivers
o0x7fdbc284f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f9d0ca32a0_0 .net "ctrl_unit", 0 0, o0x7fdbc284f108;  0 drivers
v0x55f9d0cad110_0 .var "reg_out", 31 0;
o0x7fdbc284f168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f9d0ca5a80_0 .net "wire_in", 31 0, o0x7fdbc284f168;  0 drivers
E_0x55f9d0c8ca80 .event posedge, v0x55f9d0ca8ce0_0;
S_0x55f9d0ca5310 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v0x55f9d0cefe60_0 .var "clk", 0 0;
v0x55f9d0ceff00_0 .var/i "i", 31 0;
v0x55f9d0ceffe0_0 .net "is_halted", 0 0, v0x55f9d0ce9fd0_0;  1 drivers
v0x55f9d0cf0080_0 .var/i "reg_fd", 31 0;
v0x55f9d0cf0140_0 .var "reset", 0 0;
v0x55f9d0cf0230_0 .var "total_cycle", 31 0;
S_0x55f9d0ce3760 .scope module, "cpu" "CPU" 3 11, 2 11 0, S_0x55f9d0ca5310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x55f9d0cede20_0 .net "A", 31 0, L_0x55f9d0d00ad0;  1 drivers
v0x55f9d0cedf00_0 .net "ALUOp", 1 0, v0x55f9d0ce8b20_0;  1 drivers
v0x55f9d0cedfc0_0 .net "ALUOut", 31 0, v0x55f9d0ce6530_0;  1 drivers
v0x55f9d0cee060_0 .net "ALUOut_update", 0 0, v0x55f9d0ce8a60_0;  1 drivers
v0x55f9d0cee100_0 .net "ALUSrcA", 0 0, v0x55f9d0ce8bf0_0;  1 drivers
v0x55f9d0cee240_0 .net "ALUSrcB", 1 0, v0x55f9d0ce8cf0_0;  1 drivers
v0x55f9d0cee350_0 .net "Alu_in_1", 31 0, v0x55f9d0ce3ce0_0;  1 drivers
v0x55f9d0cee460_0 .net "Alu_in_2", 31 0, v0x55f9d0ce4680_0;  1 drivers
v0x55f9d0cee570_0 .net "B", 31 0, L_0x55f9d0d00db0;  1 drivers
v0x55f9d0cee630_0 .net "IR", 31 0, v0x55f9d0ce5a00_0;  1 drivers
v0x55f9d0cee6f0_0 .net "IRWrite", 0 0, v0x55f9d0ce90c0_0;  1 drivers
v0x55f9d0cee790_0 .net "IorD", 0 0, v0x55f9d0ce8ff0_0;  1 drivers
v0x55f9d0cee880_0 .net "MDR", 31 0, v0x55f9d0ce5fa0_0;  1 drivers
v0x55f9d0cee990_0 .net "Mem_Read", 0 0, v0x55f9d0ce92f0_0;  1 drivers
v0x55f9d0ceea30_0 .net "Mem_Write", 0 0, v0x55f9d0ce9490_0;  1 drivers
v0x55f9d0ceeb20_0 .net "Mem_to_Reg", 0 0, v0x55f9d0ce93c0_0;  1 drivers
v0x55f9d0ceec10_0 .net "PCSource", 0 0, v0x55f9d0ce95d0_0;  1 drivers
v0x55f9d0ceee10_0 .net "PCWR_Not_Cond", 0 0, v0x55f9d0ce96a0_0;  1 drivers
v0x55f9d0ceef00_0 .net "PCWrite", 0 0, v0x55f9d0ce9740_0;  1 drivers
v0x55f9d0ceeff0_0 .net "RegWrite", 0 0, v0x55f9d0ce97e0_0;  1 drivers
v0x55f9d0cef0e0_0 .net "WR_data", 31 0, v0x55f9d0ce6c10_0;  1 drivers
v0x55f9d0cef1d0_0 .net "X17_or_rs1", 31 0, v0x55f9d0ce8350_0;  1 drivers
v0x55f9d0cef270_0 .net *"_s1", 4 0, L_0x55f9d0cf0680;  1 drivers
L_0x7fdbc2806018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f9d0cef310_0 .net *"_s5", 26 0, L_0x7fdbc2806018;  1 drivers
v0x55f9d0cef3b0_0 .net "alu_op", 31 0, v0x55f9d0ce7cd0_0;  1 drivers
v0x55f9d0cef4a0_0 .net "alu_out", 31 0, v0x55f9d0ce7430_0;  1 drivers
v0x55f9d0cef540_0 .net "bcond", 0 0, v0x55f9d0ce70c0_0;  1 drivers
v0x55f9d0cef5e0_0 .net "clk", 0 0, v0x55f9d0cefe60_0;  1 drivers
v0x55f9d0cef680_0 .net "current_pc", 31 0, v0x55f9d0cec680_0;  1 drivers
v0x55f9d0cef720_0 .net "imm_out", 31 0, v0x55f9d0cea360_0;  1 drivers
v0x55f9d0cef7c0_0 .net "is_ecall", 0 0, v0x55f9d0ce9220_0;  1 drivers
v0x55f9d0cef860_0 .net "is_halted", 0 0, v0x55f9d0ce9fd0_0;  alias, 1 drivers
v0x55f9d0cef900_0 .net "is_pc_change", 0 0, L_0x55f9d0cf05a0;  1 drivers
v0x55f9d0cef9f0_0 .net "mem_data", 31 0, L_0x55f9d0d016d0;  1 drivers
v0x55f9d0cefa90_0 .net "next_pc", 31 0, v0x55f9d0ce4cd0_0;  1 drivers
v0x55f9d0cefba0_0 .net "real_pc", 31 0, v0x55f9d0ce53d0_0;  1 drivers
v0x55f9d0cefcb0_0 .net "reset", 0 0, v0x55f9d0cf0140_0;  1 drivers
L_0x55f9d0cf0680 .part v0x55f9d0ce5a00_0, 15, 5;
L_0x55f9d0cf07d0 .concat [ 5 27 0 0], L_0x55f9d0cf0680, L_0x7fdbc2806018;
L_0x55f9d0d00eb0 .part v0x55f9d0ce8350_0, 0, 5;
L_0x55f9d0d00ff0 .part v0x55f9d0ce5a00_0, 20, 5;
L_0x55f9d0d010e0 .part v0x55f9d0ce5a00_0, 7, 5;
L_0x55f9d0d018d0 .part v0x55f9d0ce5a00_0, 0, 7;
S_0x55f9d0ce3970 .scope module, "ALU_in_A" "MUX_2_1" 2 137, 2 207 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f9d0ca5730_0 .net "if_switch_off", 31 0, v0x55f9d0cec680_0;  alias, 1 drivers
v0x55f9d0ce3c00_0 .net "if_switch_on", 31 0, L_0x55f9d0d00ad0;  alias, 1 drivers
v0x55f9d0ce3ce0_0 .var "result", 31 0;
v0x55f9d0ce3da0_0 .net "switch", 0 0, v0x55f9d0ce8bf0_0;  alias, 1 drivers
E_0x55f9d0c13ab0 .event edge, v0x55f9d0ce3da0_0, v0x55f9d0ce3c00_0, v0x55f9d0ca5730_0;
S_0x55f9d0ce3f10 .scope module, "ALU_in_B" "MUX_4_1" 2 144, 2 218 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x55f9d0ce41d0_0 .net "if_0", 31 0, L_0x55f9d0d00db0;  alias, 1 drivers
L_0x7fdbc28061c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ce42d0_0 .net "if_1", 31 0, L_0x7fdbc28061c8;  1 drivers
v0x55f9d0ce43b0_0 .net "if_2", 31 0, v0x55f9d0cea360_0;  alias, 1 drivers
L_0x7fdbc2806210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ce4470_0 .net "if_3", 31 0, L_0x7fdbc2806210;  1 drivers
v0x55f9d0ce4550_0 .net "mode", 1 0, v0x55f9d0ce8cf0_0;  alias, 1 drivers
v0x55f9d0ce4680_0 .var "result", 31 0;
E_0x55f9d0cca5a0/0 .event edge, v0x55f9d0ce4550_0, v0x55f9d0ce41d0_0, v0x55f9d0ce42d0_0, v0x55f9d0ce43b0_0;
E_0x55f9d0cca5a0/1 .event edge, v0x55f9d0ce4470_0;
E_0x55f9d0cca5a0 .event/or E_0x55f9d0cca5a0/0, E_0x55f9d0cca5a0/1;
S_0x55f9d0ce4860 .scope module, "ALU_result_OR_ALUOut" "MUX_2_1" 2 175, 2 207 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f9d0ce4af0_0 .net "if_switch_off", 31 0, v0x55f9d0ce7430_0;  alias, 1 drivers
v0x55f9d0ce4bf0_0 .net "if_switch_on", 31 0, v0x55f9d0ce6530_0;  alias, 1 drivers
v0x55f9d0ce4cd0_0 .var "result", 31 0;
v0x55f9d0ce4dc0_0 .net "switch", 0 0, v0x55f9d0ce95d0_0;  alias, 1 drivers
E_0x55f9d0cca560 .event edge, v0x55f9d0ce4dc0_0, v0x55f9d0ce4bf0_0, v0x55f9d0ce4af0_0;
S_0x55f9d0ce4f30 .scope module, "Addr_MUX" "MUX_2_1" 2 52, 2 207 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f9d0ce51f0_0 .net "if_switch_off", 31 0, v0x55f9d0cec680_0;  alias, 1 drivers
v0x55f9d0ce5300_0 .net "if_switch_on", 31 0, v0x55f9d0ce6530_0;  alias, 1 drivers
v0x55f9d0ce53d0_0 .var "result", 31 0;
v0x55f9d0ce54a0_0 .net "switch", 0 0, v0x55f9d0ce8ff0_0;  alias, 1 drivers
E_0x55f9d0ce5170 .event edge, v0x55f9d0ce54a0_0, v0x55f9d0ce4bf0_0, v0x55f9d0ca5730_0;
S_0x55f9d0ce5610 .scope module, "WRC1" "Wire_Reg_Connector" 2 97, 2 237 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 1 "ctrl_unit"
    .port_info 2 /OUTPUT 32 "reg_out"
v0x55f9d0ce5920_0 .net "ctrl_unit", 0 0, v0x55f9d0ce90c0_0;  alias, 1 drivers
v0x55f9d0ce5a00_0 .var "reg_out", 31 0;
v0x55f9d0ce5ae0_0 .net "wire_in", 31 0, L_0x55f9d0d016d0;  alias, 1 drivers
E_0x55f9d0ce58a0 .event edge, v0x55f9d0ce5920_0, v0x55f9d0ce5ae0_0;
S_0x55f9d0ce5c20 .scope module, "WRC2" "Wire_Reg_Connector" 2 103, 2 237 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 1 "ctrl_unit"
    .port_info 2 /OUTPUT 32 "reg_out"
v0x55f9d0ce5ec0_0 .net "ctrl_unit", 0 0, v0x55f9d0ce92f0_0;  alias, 1 drivers
v0x55f9d0ce5fa0_0 .var "reg_out", 31 0;
v0x55f9d0ce6080_0 .net "wire_in", 31 0, L_0x55f9d0d016d0;  alias, 1 drivers
E_0x55f9d0ce5e40 .event edge, v0x55f9d0ce5ec0_0, v0x55f9d0ce5ae0_0;
S_0x55f9d0ce61b0 .scope module, "WRC4" "Wire_Reg_Connector" 2 169, 2 237 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wire_in"
    .port_info 1 /INPUT 1 "ctrl_unit"
    .port_info 2 /OUTPUT 32 "reg_out"
v0x55f9d0ce6450_0 .net "ctrl_unit", 0 0, v0x55f9d0ce8a60_0;  alias, 1 drivers
v0x55f9d0ce6530_0 .var "reg_out", 31 0;
v0x55f9d0ce6640_0 .net "wire_in", 31 0, v0x55f9d0ce7430_0;  alias, 1 drivers
E_0x55f9d0ce63d0 .event edge, v0x55f9d0ce6450_0, v0x55f9d0ce4af0_0;
S_0x55f9d0ce6770 .scope module, "WR_or_MEM" "MUX_2_1" 2 59, 2 207 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f9d0ce6a40_0 .net "if_switch_off", 31 0, v0x55f9d0ce6530_0;  alias, 1 drivers
v0x55f9d0ce6b20_0 .net "if_switch_on", 31 0, v0x55f9d0ce5fa0_0;  alias, 1 drivers
v0x55f9d0ce6c10_0 .var "result", 31 0;
v0x55f9d0ce6ce0_0 .net "switch", 0 0, v0x55f9d0ce93c0_0;  alias, 1 drivers
E_0x55f9d0ce69e0 .event edge, v0x55f9d0ce6ce0_0, v0x55f9d0ce5fa0_0, v0x55f9d0ce4bf0_0;
S_0x55f9d0ce6e50 .scope module, "alu" "ALU" 2 161, 2 439 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x55f9d0ce70c0_0 .var "alu_bcond", 0 0;
v0x55f9d0ce71a0_0 .net/s "alu_in_1", 31 0, v0x55f9d0ce3ce0_0;  alias, 1 drivers
v0x55f9d0ce7290_0 .net/s "alu_in_2", 31 0, v0x55f9d0ce4680_0;  alias, 1 drivers
v0x55f9d0ce7390_0 .net "alu_op", 31 0, v0x55f9d0ce7cd0_0;  alias, 1 drivers
v0x55f9d0ce7430_0 .var "alu_result", 31 0;
v0x55f9d0ce7540_0 .var "cond", 1 0;
v0x55f9d0ce7620_0 .var "funct3", 2 0;
v0x55f9d0ce7700_0 .var "funct7", 6 0;
v0x55f9d0ce77e0_0 .var "opcode", 6 0;
E_0x55f9d0ce7020/0 .event edge, v0x55f9d0ce7390_0, v0x55f9d0ce7540_0, v0x55f9d0ce7700_0, v0x55f9d0ce7620_0;
E_0x55f9d0ce7020/1 .event edge, v0x55f9d0ce3ce0_0, v0x55f9d0ce4680_0, v0x55f9d0ce77e0_0;
E_0x55f9d0ce7020 .event/or E_0x55f9d0ce7020/0, E_0x55f9d0ce7020/1;
S_0x55f9d0ce7960 .scope module, "alu_ctrl_unit" "ALUControlUnit" 2 154, 2 432 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /INPUT 2 "ALUOp_ctrl_unit"
    .port_info 2 /OUTPUT 32 "alu_op"
v0x55f9d0ce7bd0_0 .net "ALUOp_ctrl_unit", 1 0, v0x55f9d0ce8b20_0;  alias, 1 drivers
v0x55f9d0ce7cd0_0 .var "alu_op", 31 0;
v0x55f9d0ce7d90_0 .net "part_of_inst", 31 0, v0x55f9d0ce5a00_0;  alias, 1 drivers
E_0x55f9d0ce7b50 .event edge, v0x55f9d0ce5a00_0, v0x55f9d0ce7bd0_0;
S_0x55f9d0ce7ea0 .scope module, "change_rs1" "MUX_2_1" 2 66, 2 207 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55f9d0ce8170_0 .net "if_switch_off", 31 0, L_0x55f9d0cf07d0;  1 drivers
L_0x7fdbc2806258 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ce8270_0 .net "if_switch_on", 31 0, L_0x7fdbc2806258;  1 drivers
v0x55f9d0ce8350_0 .var "result", 31 0;
v0x55f9d0ce8440_0 .net "switch", 0 0, v0x55f9d0ce9220_0;  alias, 1 drivers
E_0x55f9d0ce8110 .event edge, v0x55f9d0ce8440_0, v0x55f9d0ce8270_0, v0x55f9d0ce8170_0;
S_0x55f9d0ce85b0 .scope module, "ctrl_unit" "ControlUnit" 2 110, 2 268 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "bcond"
    .port_info 3 /INPUT 7 "part_of_inst"
    .port_info 4 /OUTPUT 1 "pcwr_not_cond"
    .port_info 5 /OUTPUT 1 "pcwrite"
    .port_info 6 /OUTPUT 1 "iord"
    .port_info 7 /OUTPUT 1 "mem_read"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "irwrite"
    .port_info 11 /OUTPUT 1 "pcsource"
    .port_info 12 /OUTPUT 2 "aluop"
    .port_info 13 /OUTPUT 1 "alusrcA"
    .port_info 14 /OUTPUT 2 "alusrcB"
    .port_info 15 /OUTPUT 1 "regwrite"
    .port_info 16 /OUTPUT 1 "ALUOut_update"
    .port_info 17 /OUTPUT 1 "is_ecall"
v0x55f9d0ce8a60_0 .var "ALUOut_update", 0 0;
v0x55f9d0ce8b20_0 .var "aluop", 1 0;
v0x55f9d0ce8bf0_0 .var "alusrcA", 0 0;
v0x55f9d0ce8cf0_0 .var "alusrcB", 1 0;
v0x55f9d0ce8dc0_0 .net "bcond", 0 0, v0x55f9d0ce70c0_0;  alias, 1 drivers
v0x55f9d0ce8eb0_0 .net "clk", 0 0, v0x55f9d0cefe60_0;  alias, 1 drivers
v0x55f9d0ce8f50_0 .var "current_status", 4 0;
v0x55f9d0ce8ff0_0 .var "iord", 0 0;
v0x55f9d0ce90c0_0 .var "irwrite", 0 0;
v0x55f9d0ce9220_0 .var "is_ecall", 0 0;
v0x55f9d0ce92f0_0 .var "mem_read", 0 0;
v0x55f9d0ce93c0_0 .var "mem_to_reg", 0 0;
v0x55f9d0ce9490_0 .var "mem_write", 0 0;
v0x55f9d0ce9530_0 .net "part_of_inst", 6 0, L_0x55f9d0d018d0;  1 drivers
v0x55f9d0ce95d0_0 .var "pcsource", 0 0;
v0x55f9d0ce96a0_0 .var "pcwr_not_cond", 0 0;
v0x55f9d0ce9740_0 .var "pcwrite", 0 0;
v0x55f9d0ce97e0_0 .var "regwrite", 0 0;
v0x55f9d0ce9880_0 .net "reset", 0 0, v0x55f9d0cf0140_0;  alias, 1 drivers
E_0x55f9d0ce89e0 .event posedge, v0x55f9d0ce8eb0_0;
S_0x55f9d0ce9c00 .scope module, "halt_check" "Halt_Check" 2 182, 2 196 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x55f9d0ce8780_0 .net "X17", 31 0, L_0x55f9d0d00ad0;  alias, 1 drivers
v0x55f9d0ce9ee0_0 .net "is_ecall", 0 0, v0x55f9d0ce9220_0;  alias, 1 drivers
v0x55f9d0ce9fd0_0 .var "is_halted", 0 0;
E_0x55f9d0ce9df0 .event edge, v0x55f9d0ce8440_0, v0x55f9d0ce3c00_0;
S_0x55f9d0cea0d0 .scope module, "imm_gen" "ImmediateGenerator" 2 132, 2 385 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x55f9d0cea360_0 .var "imm_gen_out", 31 0;
v0x55f9d0cea470_0 .var "imm_gen_out1", 31 0;
v0x55f9d0cea530_0 .var "opcode", 6 0;
v0x55f9d0cea620_0 .net "part_of_inst", 31 0, v0x55f9d0ce5a00_0;  alias, 1 drivers
E_0x55f9d0cea2e0 .event edge, v0x55f9d0ce5a00_0, v0x55f9d0cea530_0, v0x55f9d0cea470_0;
S_0x55f9d0cea790 .scope module, "is_pcjump" "IS_PCJump" 2 37, 2 251 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "bcond"
    .port_info 1 /INPUT 1 "pcwr_not_cond"
    .port_info 2 /INPUT 1 "pcwrite"
    .port_info 3 /OUTPUT 1 "is_pc_change"
L_0x55f9d0cf04e0 .functor AND 1, L_0x55f9d0cf0310, L_0x55f9d0cf03b0, C4<1>, C4<1>;
L_0x55f9d0cf05a0 .functor OR 1, L_0x55f9d0cf04e0, v0x55f9d0ce9740_0, C4<0>, C4<0>;
v0x55f9d0cea9d0_0 .net *"_s1", 0 0, L_0x55f9d0cf0310;  1 drivers
v0x55f9d0ceaa90_0 .net *"_s3", 0 0, L_0x55f9d0cf03b0;  1 drivers
v0x55f9d0ceab50_0 .net *"_s4", 0 0, L_0x55f9d0cf04e0;  1 drivers
v0x55f9d0ceac40_0 .net "bcond", 0 0, v0x55f9d0ce70c0_0;  alias, 1 drivers
v0x55f9d0cead30_0 .net "is_pc_change", 0 0, L_0x55f9d0cf05a0;  alias, 1 drivers
v0x55f9d0ceae40_0 .net "pcwr_not_cond", 0 0, v0x55f9d0ce96a0_0;  alias, 1 drivers
v0x55f9d0ceaee0_0 .net "pcwrite", 0 0, v0x55f9d0ce9740_0;  alias, 1 drivers
L_0x55f9d0cf0310 .reduce/nor v0x55f9d0ce96a0_0;
L_0x55f9d0cf03b0 .reduce/nor v0x55f9d0ce70c0_0;
S_0x55f9d0ceaff0 .scope module, "memory" "Memory" 2 87, 4 1 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x55f9d0ceb1c0 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000100000000000000>;
L_0x7fdbc28060f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ceb350_0 .net/2u *"_s0", 1 0, L_0x7fdbc28060f0;  1 drivers
v0x55f9d0ceb450_0 .net *"_s12", 31 0, L_0x55f9d0d015e0;  1 drivers
L_0x7fdbc2806180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ceb530_0 .net/2u *"_s14", 31 0, L_0x7fdbc2806180;  1 drivers
v0x55f9d0ceb620_0 .net *"_s2", 31 0, L_0x55f9d0d01270;  1 drivers
v0x55f9d0ceb700_0 .net *"_s4", 29 0, L_0x55f9d0d01180;  1 drivers
L_0x7fdbc2806138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ceb830_0 .net *"_s6", 1 0, L_0x7fdbc2806138;  1 drivers
v0x55f9d0ceb910_0 .net *"_s8", 33 0, L_0x55f9d0d013b0;  1 drivers
v0x55f9d0ceb9f0_0 .net "addr", 31 0, v0x55f9d0ce53d0_0;  alias, 1 drivers
v0x55f9d0cebab0_0 .net "clk", 0 0, v0x55f9d0cefe60_0;  alias, 1 drivers
v0x55f9d0cebb80_0 .net "din", 31 0, L_0x55f9d0d00db0;  alias, 1 drivers
v0x55f9d0cebc50_0 .net "dout", 31 0, L_0x55f9d0d016d0;  alias, 1 drivers
v0x55f9d0cebcf0_0 .var/i "i", 31 0;
v0x55f9d0cebdb0 .array "mem", 16383 0, 31 0;
v0x55f9d0cebe70_0 .net "mem_addr", 31 0, L_0x55f9d0d014f0;  1 drivers
v0x55f9d0cebf50_0 .net "mem_read", 0 0, v0x55f9d0ce92f0_0;  alias, 1 drivers
v0x55f9d0cec040_0 .net "mem_write", 0 0, v0x55f9d0ce9490_0;  alias, 1 drivers
v0x55f9d0cec0e0_0 .net "reset", 0 0, v0x55f9d0cf0140_0;  alias, 1 drivers
L_0x55f9d0d01180 .part v0x55f9d0ce53d0_0, 2, 30;
L_0x55f9d0d01270 .concat [ 30 2 0 0], L_0x55f9d0d01180, L_0x7fdbc2806138;
L_0x55f9d0d013b0 .concat [ 32 2 0 0], L_0x55f9d0d01270, L_0x7fdbc28060f0;
L_0x55f9d0d014f0 .part L_0x55f9d0d013b0, 0, 32;
L_0x55f9d0d015e0 .array/port v0x55f9d0cebdb0, L_0x55f9d0d014f0;
L_0x55f9d0d016d0 .functor MUXZ 32, L_0x7fdbc2806180, L_0x55f9d0d015e0, v0x55f9d0ce92f0_0, C4<>;
S_0x55f9d0cec260 .scope module, "pc" "PC" 2 44, 2 255 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "is_pc_change"
    .port_info 3 /INPUT 32 "next_pc"
    .port_info 4 /OUTPUT 32 "current_pc"
v0x55f9d0cec570_0 .net "clk", 0 0, v0x55f9d0cefe60_0;  alias, 1 drivers
v0x55f9d0cec680_0 .var "current_pc", 31 0;
v0x55f9d0cec790_0 .net "is_pc_change", 0 0, L_0x55f9d0cf05a0;  alias, 1 drivers
v0x55f9d0cec830_0 .net "next_pc", 31 0, v0x55f9d0ce4cd0_0;  alias, 1 drivers
v0x55f9d0cec900_0 .net "reset", 0 0, v0x55f9d0cf0140_0;  alias, 1 drivers
S_0x55f9d0cecaa0 .scope module, "reg_file" "RegisterFile" 2 74, 5 1 0, S_0x55f9d0ce3760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x55f9d0d00ad0 .functor BUFZ 32, L_0x55f9d0d008f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f9d0d00db0 .functor BUFZ 32, L_0x55f9d0d00bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f9d0cecda0_0 .net *"_s0", 31 0, L_0x55f9d0d008f0;  1 drivers
v0x55f9d0cecea0_0 .net *"_s10", 6 0, L_0x55f9d0d00c70;  1 drivers
L_0x7fdbc28060a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f9d0cecf80_0 .net *"_s13", 1 0, L_0x7fdbc28060a8;  1 drivers
v0x55f9d0ced040_0 .net *"_s2", 6 0, L_0x55f9d0d00990;  1 drivers
L_0x7fdbc2806060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f9d0ced120_0 .net *"_s5", 1 0, L_0x7fdbc2806060;  1 drivers
v0x55f9d0ced250_0 .net *"_s8", 31 0, L_0x55f9d0d00bd0;  1 drivers
v0x55f9d0ced330_0 .net "clk", 0 0, v0x55f9d0cefe60_0;  alias, 1 drivers
v0x55f9d0ced3d0_0 .var/i "i", 31 0;
v0x55f9d0ced4b0_0 .net "rd", 4 0, L_0x55f9d0d010e0;  1 drivers
v0x55f9d0ced590_0 .net "rd_din", 31 0, v0x55f9d0ce6c10_0;  alias, 1 drivers
v0x55f9d0ced650_0 .net "reset", 0 0, v0x55f9d0cf0140_0;  alias, 1 drivers
v0x55f9d0ced6f0 .array "rf", 31 0, 31 0;
v0x55f9d0ced790_0 .net "rs1", 4 0, L_0x55f9d0d00eb0;  1 drivers
v0x55f9d0ced870_0 .net "rs1_dout", 31 0, L_0x55f9d0d00ad0;  alias, 1 drivers
v0x55f9d0ced930_0 .net "rs2", 4 0, L_0x55f9d0d00ff0;  1 drivers
v0x55f9d0ceda10_0 .net "rs2_dout", 31 0, L_0x55f9d0d00db0;  alias, 1 drivers
v0x55f9d0cedb20_0 .net "write_enable", 0 0, v0x55f9d0ce97e0_0;  alias, 1 drivers
L_0x55f9d0d008f0 .array/port v0x55f9d0ced6f0, L_0x55f9d0d00990;
L_0x55f9d0d00990 .concat [ 5 2 0 0], L_0x55f9d0d00eb0, L_0x7fdbc2806060;
L_0x55f9d0d00bd0 .array/port v0x55f9d0ced6f0, L_0x55f9d0d00c70;
L_0x55f9d0d00c70 .concat [ 5 2 0 0], L_0x55f9d0d00ff0, L_0x7fdbc28060a8;
    .scope S_0x55f9d0ca5590;
T_0 ;
    %wait E_0x55f9d0c8d060;
    %load/vec4 v0x55f9d0ccaca0_0;
    %store/vec4 v0x55f9d0cc8bc0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f9d0c3ef20;
T_1 ;
    %wait E_0x55f9d0c8ca80;
    %load/vec4 v0x55f9d0ca32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f9d0ca5a80_0;
    %store/vec4 v0x55f9d0cad110_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f9d0cec260;
T_2 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0cec900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f9d0cec680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f9d0cec790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f9d0cec830_0;
    %assign/vec4 v0x55f9d0cec680_0, 0;
    %vpi_call/w 2 262 "$display", "%x", v0x55f9d0cec830_0 {0 0 0};
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f9d0ce4f30;
T_3 ;
    %wait E_0x55f9d0ce5170;
    %load/vec4 v0x55f9d0ce54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f9d0ce5300_0;
    %store/vec4 v0x55f9d0ce53d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f9d0ce51f0_0;
    %store/vec4 v0x55f9d0ce53d0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f9d0ce6770;
T_4 ;
    %wait E_0x55f9d0ce69e0;
    %load/vec4 v0x55f9d0ce6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55f9d0ce6b20_0;
    %store/vec4 v0x55f9d0ce6c10_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f9d0ce6a40_0;
    %store/vec4 v0x55f9d0ce6c10_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f9d0ce7ea0;
T_5 ;
    %wait E_0x55f9d0ce8110;
    %load/vec4 v0x55f9d0ce8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55f9d0ce8270_0;
    %store/vec4 v0x55f9d0ce8350_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f9d0ce8170_0;
    %store/vec4 v0x55f9d0ce8350_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f9d0cecaa0;
T_6 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0ced650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ced3d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55f9d0ced3d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f9d0ced3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9d0ced6f0, 0, 4;
    %load/vec4 v0x55f9d0ced3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9d0ced3d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9d0ced6f0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f9d0cedb20_0;
    %load/vec4 v0x55f9d0ced4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55f9d0ced590_0;
    %load/vec4 v0x55f9d0ced4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9d0ced6f0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f9d0ceaff0;
T_7 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0cec0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0cebcf0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55f9d0cebcf0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f9d0cebcf0_0;
    %store/vec4a v0x55f9d0cebdb0, 4, 0;
    %load/vec4 v0x55f9d0cebcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9d0cebcf0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call/w 4 28 "$readmemh", "./scoring_tb/recursive_mem.txt", v0x55f9d0cebdb0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f9d0cec040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55f9d0cebb80_0;
    %ix/getv 3, v0x55f9d0cebe70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f9d0cebdb0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f9d0ce5610;
T_8 ;
    %wait E_0x55f9d0ce58a0;
    %load/vec4 v0x55f9d0ce5920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55f9d0ce5ae0_0;
    %store/vec4 v0x55f9d0ce5a00_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f9d0ce5c20;
T_9 ;
    %wait E_0x55f9d0ce5e40;
    %load/vec4 v0x55f9d0ce5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f9d0ce6080_0;
    %store/vec4 v0x55f9d0ce5fa0_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f9d0ce85b0;
T_10 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0ce9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %load/vec4 v0x55f9d0ce8f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9220_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
T_10.18 ;
T_10.16 ;
T_10.14 ;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
T_10.20 ;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x55f9d0ce9530_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_10.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %jmp T_10.28;
T_10.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
T_10.28 ;
T_10.26 ;
T_10.24 ;
T_10.22 ;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce96a0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x55f9d0ce8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8bf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f9d0ce8cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f9d0ce8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce9740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f9d0ce95d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f9d0ce8a60_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55f9d0ce8f50_0, 0;
T_10.30 ;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f9d0cea0d0;
T_11 ;
    %wait E_0x55f9d0cea2e0;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x55f9d0cea530_0, 0, 7;
    %load/vec4 v0x55f9d0cea530_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f9d0cea470_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55f9d0cea530_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_11.7, 4;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x55f9d0cea470_0;
    %or;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x55f9d0cea470_0;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
T_11.10 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x55f9d0cea530_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_11.11, 4;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x55f9d0cea470_0;
    %or;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x55f9d0cea470_0;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
T_11.14 ;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v0x55f9d0cea620_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x55f9d0cea470_0;
    %or;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55f9d0cea470_0;
    %store/vec4 v0x55f9d0cea360_0, 0, 32;
T_11.16 ;
T_11.12 ;
T_11.8 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f9d0ce3970;
T_12 ;
    %wait E_0x55f9d0c13ab0;
    %load/vec4 v0x55f9d0ce3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f9d0ce3c00_0;
    %store/vec4 v0x55f9d0ce3ce0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f9d0ca5730_0;
    %store/vec4 v0x55f9d0ce3ce0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f9d0ce3f10;
T_13 ;
    %wait E_0x55f9d0cca5a0;
    %load/vec4 v0x55f9d0ce4550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55f9d0ce41d0_0;
    %store/vec4 v0x55f9d0ce4680_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55f9d0ce42d0_0;
    %store/vec4 v0x55f9d0ce4680_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55f9d0ce43b0_0;
    %store/vec4 v0x55f9d0ce4680_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x55f9d0ce4470_0;
    %store/vec4 v0x55f9d0ce4680_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f9d0ce7960;
T_14 ;
    %wait E_0x55f9d0ce7b50;
    %load/vec4 v0x55f9d0ce7d90_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55f9d0ce7d90_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0ce7d90_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f9d0ce7bd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f9d0ce7cd0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f9d0ce6e50;
T_15 ;
    %wait E_0x55f9d0ce7020;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %load/vec4 v0x55f9d0ce7390_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55f9d0ce7540_0, 0, 2;
    %load/vec4 v0x55f9d0ce7390_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x55f9d0ce77e0_0, 0, 7;
    %load/vec4 v0x55f9d0ce7390_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x55f9d0ce7620_0, 0, 3;
    %load/vec4 v0x55f9d0ce7390_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x55f9d0ce7700_0, 0, 7;
    %load/vec4 v0x55f9d0ce7540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55f9d0ce7700_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55f9d0ce7700_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.7 ;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f9d0ce77e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0x55f9d0ce7700_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_15.17, 4;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.19, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.20;
T_15.19 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_15.21, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %and;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.22;
T_15.21 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_15.23, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %or;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.24;
T_15.23 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %xor;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.26;
T_15.25 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.27, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.28;
T_15.27 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_15.29, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.30;
T_15.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.30 ;
T_15.28 ;
T_15.26 ;
T_15.24 ;
T_15.22 ;
T_15.20 ;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0x55f9d0ce7700_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f9d0ce7620_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.31, 8;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %sub;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.32;
T_15.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.32 ;
T_15.18 ;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.33, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.34;
T_15.33 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_15.35, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %and;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_15.37, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %or;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.38;
T_15.37 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.39, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %xor;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.40;
T_15.39 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.41, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.42;
T_15.41 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_15.43, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.44;
T_15.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.44 ;
T_15.42 ;
T_15.40 ;
T_15.38 ;
T_15.36 ;
T_15.34 ;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.45, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %add;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
    %jmp T_15.46;
T_15.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ce7430_0, 0, 32;
T_15.46 ;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.47, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %cmp/e;
    %jmp/0xz  T_15.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %jmp T_15.50;
T_15.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
T_15.50 ;
    %jmp T_15.48;
T_15.47 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.51, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %cmp/e;
    %jmp/0xz  T_15.53, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %jmp T_15.54;
T_15.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
T_15.54 ;
    %jmp T_15.52;
T_15.51 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.55, 4;
    %load/vec4 v0x55f9d0ce71a0_0;
    %load/vec4 v0x55f9d0ce7290_0;
    %cmp/s;
    %jmp/0xz  T_15.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %jmp T_15.58;
T_15.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
T_15.58 ;
    %jmp T_15.56;
T_15.55 ;
    %load/vec4 v0x55f9d0ce7620_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_15.59, 4;
    %load/vec4 v0x55f9d0ce7290_0;
    %load/vec4 v0x55f9d0ce71a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_15.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
    %jmp T_15.62;
T_15.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
T_15.62 ;
    %jmp T_15.60;
T_15.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce70c0_0, 0, 1;
T_15.60 ;
T_15.56 ;
T_15.52 ;
T_15.48 ;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f9d0ce61b0;
T_16 ;
    %wait E_0x55f9d0ce63d0;
    %load/vec4 v0x55f9d0ce6450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55f9d0ce6640_0;
    %store/vec4 v0x55f9d0ce6530_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f9d0ce4860;
T_17 ;
    %wait E_0x55f9d0cca560;
    %load/vec4 v0x55f9d0ce4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55f9d0ce4bf0_0;
    %store/vec4 v0x55f9d0ce4cd0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f9d0ce4af0_0;
    %store/vec4 v0x55f9d0ce4cd0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f9d0ce9c00;
T_18 ;
    %wait E_0x55f9d0ce9df0;
    %load/vec4 v0x55f9d0ce9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55f9d0ce8780_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0ce9fd0_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0ce9fd0_0, 0, 1;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f9d0ca5310;
T_19 ;
    %vpi_func 3 19 "$fopen" 32, "./register_state", "w" {0 0 0};
    %store/vec4 v0x55f9d0cf0080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0cefe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0cf0140_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0cf0230_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9d0cf0140_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9d0cf0140_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55f9d0ca5310;
T_20 ;
    %delay 5, 0;
    %load/vec4 v0x55f9d0cefe60_0;
    %inv;
    %store/vec4 v0x55f9d0cefe60_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f9d0ca5310;
T_21 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0cf0230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f9d0cf0230_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f9d0ca5310;
T_22 ;
    %wait E_0x55f9d0ce89e0;
    %load/vec4 v0x55f9d0ceffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 3 41 "$display", "TOTAL CYCLE %d\012", v0x55f9d0cf0230_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ceff00_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x55f9d0ceff00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %vpi_call/w 3 44 "$display", "%d %x\012", v0x55f9d0ceff00_0, &A<v0x55f9d0ced6f0, v0x55f9d0ceff00_0 > {0 0 0};
    %load/vec4 v0x55f9d0ceff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9d0ceff00_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f9d0cf0230_0;
    %cmpi/u 1000, 0, 32;
    %jmp/0xz  T_22.4, 5;
    %vpi_call/w 3 48 "$fwrite", v0x55f9d0cf0080_0, "TOTAL CYCLE %d\012", v0x55f9d0cf0230_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9d0ceff00_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x55f9d0ceff00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %vpi_call/w 3 51 "$fwrite", v0x55f9d0cf0080_0, "%d: %x\012", v0x55f9d0ceff00_0, &A<v0x55f9d0ced6f0, v0x55f9d0ceff00_0 > {0 0 0};
    %load/vec4 v0x55f9d0ceff00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9d0ceff00_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./cpu.v";
    "top.v";
    "Memory.v";
    "RegisterFile.v";
