/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [31:0] celloutsig_1_5z;
  wire [26:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z[15] | celloutsig_0_1z[11]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z | in_data[33]);
  assign celloutsig_1_18z = celloutsig_1_2z | ~(celloutsig_1_0z[4]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(in_data[23]);
  assign celloutsig_0_11z = celloutsig_0_6z | ~(celloutsig_0_8z);
  assign celloutsig_0_29z = celloutsig_0_23z | ~(celloutsig_0_26z[5]);
  assign celloutsig_0_4z = celloutsig_0_2z ^ in_data[23];
  assign celloutsig_0_7z = celloutsig_0_6z ^ celloutsig_0_5z;
  assign celloutsig_0_20z = celloutsig_0_15z[1] ^ celloutsig_0_11z;
  assign celloutsig_0_23z = celloutsig_0_3z[3] ^ celloutsig_0_17z[3];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_1z[15:10];
  assign celloutsig_0_13z = { celloutsig_0_1z[15:8], celloutsig_0_5z } / { 1'h1, celloutsig_0_3z[8:1] };
  assign celloutsig_0_14z = { celloutsig_0_3z[11:6], celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:2] == celloutsig_1_0z[9:5];
  assign celloutsig_0_28z = { celloutsig_0_13z, celloutsig_0_4z, _00_, celloutsig_0_7z, celloutsig_0_20z } == { celloutsig_0_14z[3:0], _00_, celloutsig_0_14z };
  assign celloutsig_0_2z = ! celloutsig_0_1z[14:5];
  assign celloutsig_1_4z = { celloutsig_1_0z[6:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } || celloutsig_1_0z[10:2];
  assign celloutsig_0_15z = { celloutsig_0_1z[8:5], celloutsig_0_12z } % { 1'h1, celloutsig_0_13z[2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[109:99] % { 1'h1, in_data[150:141] };
  assign celloutsig_1_5z = { in_data[147:117], celloutsig_1_3z } * { celloutsig_1_0z[7:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[56], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z } * celloutsig_0_1z[13:0];
  assign celloutsig_0_3z = celloutsig_0_1z[17] ? { celloutsig_0_1z[13:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } : in_data[89:78];
  assign celloutsig_1_7z = in_data[154] ? { in_data[126:113], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } : in_data[189:163];
  assign celloutsig_0_1z = in_data[94] ? { in_data[21:1], celloutsig_0_0z } : in_data[62:41];
  assign celloutsig_0_26z = celloutsig_0_10z ? celloutsig_0_17z[12:5] : { celloutsig_0_3z[4:1], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[91:82] !== in_data[77:68];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_0z } !== { celloutsig_0_3z[2], celloutsig_0_4z };
  assign celloutsig_0_18z = | { celloutsig_0_1z[13:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_25z = | { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_5z[10:2] ^ celloutsig_1_7z[12:4];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = in_data[6:1];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[10] & celloutsig_1_0z[7]) | (in_data[171] & celloutsig_1_0z[7]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_12z = ~((celloutsig_0_3z[5] & in_data[10]) | (celloutsig_0_2z & celloutsig_0_11z));
  assign celloutsig_0_21z = ~((celloutsig_0_1z[13] & celloutsig_0_4z) | (celloutsig_0_18z & celloutsig_0_20z));
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
