###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:24:51 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Recovery                      0.326
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.212
- Arrival Time                  0.262
= Slack Time                   19.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.950 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.950 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 |   20.212 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.262 |   20.212 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.950 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -19.949 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -19.913 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -19.912 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -19.884 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -19.883 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -19.735 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -19.735 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -19.596 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -19.595 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -19.452 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -19.450 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -19.393 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -19.392 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -19.334 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -19.333 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -19.263 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -19.262 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -19.212 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.738 |  -19.212 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Recovery                      0.318
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.220
- Arrival Time                  0.262
= Slack Time                   19.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.958 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.958 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 |   20.219 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.262 |   20.220 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.958 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -19.957 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -19.920 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -19.920 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -19.891 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -19.891 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -19.743 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -19.743 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -19.604 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -19.603 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -19.460 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -19.457 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -19.401 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -19.399 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -19.341 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -19.340 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -19.271 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -19.270 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -19.220 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -19.219 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.411
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.704
- Arrival Time                219.237
= Slack Time                  866.468
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1083.615 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1083.615 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1083.747 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1083.747 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.491 | 1083.958 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.491 | 1083.958 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1084.282 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.814 | 1084.282 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.296 | 218.110 | 1084.578 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.110 | 1084.578 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.517 | 218.627 | 1085.095 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.627 | 1085.095 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.217 | 218.844 | 1085.311 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.844 | 1085.311 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.288 | 219.132 | 1085.599 | 
     | U0_UART_RX/U0_RXFSM/U17/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.132 | 1085.600 | 
     | U0_UART_RX/U0_RXFSM/U17/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | OAI2B11X2M  | 0.105 | 219.237 | 1085.704 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | SDFFRQX2M   | 0.000 | 219.237 | 1085.704 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -866.468 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.467 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -866.431 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -866.430 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -866.403 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -866.403 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -866.201 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -866.201 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -866.076 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -866.076 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -865.970 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -865.970 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -865.866 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -865.865 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -865.759 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -865.759 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -865.654 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -865.654 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -865.552 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -865.552 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -865.454 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -865.453 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -865.319 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -865.318 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -865.263 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -865.262 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -865.223 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -865.222 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.413
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.702
- Arrival Time                219.228
= Slack Time                  866.474
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1083.621 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1083.621 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1083.753 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1083.753 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.491 | 1083.964 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.491 | 1083.964 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1084.288 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.814 | 1084.288 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.296 | 218.110 | 1084.584 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.110 | 1084.584 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.517 | 218.627 | 1085.101 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.627 | 1085.101 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.217 | 218.844 | 1085.318 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.844 | 1085.318 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.288 | 219.132 | 1085.606 | 
     | U0_UART_RX/U0_RXFSM/U21/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.132 | 1085.606 | 
     | U0_UART_RX/U0_RXFSM/U21/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | OAI2B11X2M  | 0.096 | 219.228 | 1085.702 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | SDFFRQX2M   | 0.000 | 219.228 | 1085.702 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -866.474 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.474 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -866.437 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -866.436 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -866.409 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -866.409 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -866.207 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -866.207 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -866.082 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -866.082 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -865.977 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -865.976 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -865.872 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -865.872 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -865.766 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -865.765 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -865.660 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -865.660 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -865.559 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -865.558 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -865.460 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -865.460 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -865.325 | 
     | UART_CLK_m__L9_I1/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -865.324 | 
     | UART_CLK_m__L9_I1/Y                         |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.055 |   1.205 | -865.269 | 
     | UART_CLK_m__L10_I1/A                        |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.205 | -865.269 | 
     | UART_CLK_m__L10_I1/Y                        |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.039 |   1.244 | -865.230 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   1.245 | -865.229 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.418
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.697
- Arrival Time                218.531
= Slack Time                  867.166
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.147 | 1084.312 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.147 | 1084.313 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.132 | 217.279 | 1084.445 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1084.445 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.211 | 217.491 | 1084.656 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.491 | 1084.656 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.324 | 217.814 | 1084.980 | 
     | U0_UART_RX/U0_Strt_Check/U2/C              |  ^   | U0_UART_RX/sample                 | AND3X2M     | 0.000 | 217.814 | 1084.980 | 
     | U0_UART_RX/U0_Strt_Check/U2/Y              |  ^   | U0_UART_RX/strt_glitch            | AND3X2M     | 0.258 | 218.072 | 1085.238 | 
     | U0_UART_RX/U0_RXFSM/U9/A                   |  ^   | U0_UART_RX/strt_glitch            | NOR2X2M     | 0.000 | 218.072 | 1085.238 | 
     | U0_UART_RX/U0_RXFSM/U9/Y                   |  v   | U0_UART_RX/U0_RXFSM/n18           | NOR2X2M     | 0.057 | 218.129 | 1085.294 | 
     | U0_UART_RX/U0_RXFSM/U8/A0                  |  v   | U0_UART_RX/U0_RXFSM/n18           | AOI211X2M   | 0.000 | 218.129 | 1085.294 | 
     | U0_UART_RX/U0_RXFSM/U8/Y                   |  ^   | U0_UART_RX/U0_RXFSM/n17           | AOI211X2M   | 0.248 | 218.377 | 1085.542 | 
     | U0_UART_RX/U0_RXFSM/U7/C0                  |  ^   | U0_UART_RX/U0_RXFSM/n17           | OAI211X2M   | 0.000 | 218.377 | 1085.542 | 
     | U0_UART_RX/U0_RXFSM/U7/Y                   |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | OAI211X2M   | 0.155 | 218.531 | 1085.697 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | SDFFRQX2M   | 0.000 | 218.531 | 1085.697 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |   0.000 | -867.165 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -867.165 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -867.129 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -867.128 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -867.101 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -867.101 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -866.899 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -866.898 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -866.774 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -866.774 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -866.668 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -866.668 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -866.563 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -866.563 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -866.457 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -866.457 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -866.352 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -866.351 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -866.250 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -866.250 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -866.151 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -866.151 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.017 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -866.016 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -865.961 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -865.960 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -865.921 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -865.920 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[7]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.295
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.820
- Arrival Time                218.027
= Slack Time                  867.793
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                         |             |       | 217.147 | 1084.940 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A                   |  ^   | RX_IN                         | CLKNAND2X2M | 0.000 | 217.147 | 1084.940 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKNAND2X2M | 0.132 | 217.279 | 1085.072 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKXOR2X2M  | 0.000 | 217.279 | 1085.072 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | CLKXOR2X2M  | 0.211 | 217.491 | 1085.283 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | NOR2X1M     | 0.000 | 217.491 | 1085.283 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y                   |  ^   | U0_UART_RX/sample             | NOR2X1M     | 0.324 | 217.814 | 1085.607 | 
     | U0_UART_RX/U0_Deseralizer/U5/A0N                   |  ^   | U0_UART_RX/sample             | OAI2BB2X1M  | 0.000 | 217.814 | 1085.607 | 
     | U0_UART_RX/U0_Deseralizer/U5/Y                     |  ^   | U0_UART_RX/U0_Deseralizer/n25 | OAI2BB2X1M  | 0.213 | 218.027 | 1085.820 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | U0_UART_RX/U0_Deseralizer/n25 | SDFFRQX2M   | 0.000 | 218.027 | 1085.820 | 
     | /D                                                 |      |                               |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.793 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -867.792 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -867.756 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -867.755 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -867.728 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -867.728 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.526 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.526 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.401 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.401 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.296 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.295 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.191 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.190 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.084 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.084 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -866.979 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -866.979 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -866.878 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -866.877 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -866.779 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -866.778 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.644 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -866.643 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.055 |   1.205 | -866.588 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.205 | -866.587 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.039 |   1.244 | -866.548 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   1.245 | -866.548 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.244
- Setup                         0.288
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.826
- Arrival Time                217.750
= Slack Time                  868.076
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.179 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.179 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.303 | 1085.379 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.303 | 1085.379 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1085.654 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1085.654 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | NOR2BX2M  | 0.172 | 217.750 | 1085.826 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | SDFFRQX2M | 0.000 | 217.750 | 1085.826 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -868.076 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.076 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.039 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.038 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.011 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.011 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.809 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.809 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.684 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.684 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.579 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.578 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.474 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.473 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.368 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.367 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.262 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.262 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.161 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -867.160 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.062 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.062 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.927 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -866.926 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.055 |   1.205 | -866.871 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.205 | -866.870 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.039 |   1.244 | -866.832 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.244 | -866.831 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.286
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.829
- Arrival Time                217.742
= Slack Time                  868.086
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.190 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.104 | 1085.190 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.304 | 1085.390 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.304 | 1085.390 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1085.665 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.578 | 1085.665 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | NOR2X2M   | 0.164 | 217.742 | 1085.829 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | SDFFRQX2M | 0.000 | 217.742 | 1085.829 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -868.086 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.086 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.050 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.049 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.022 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.022 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.820 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.819 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.695 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.695 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.589 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.589 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.484 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.484 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.378 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.378 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.272 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.272 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.171 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -867.171 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.072 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.072 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.938 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -866.937 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -866.881 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -866.881 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -866.842 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -866.841 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.284
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.831
- Arrival Time                217.732
= Slack Time                  868.099
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.202 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.202 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.303 | 1085.402 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.303 | 1085.402 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1085.677 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1085.677 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | NOR2BX2M  | 0.154 | 217.732 | 1085.831 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | SDFFRQX2M | 0.000 | 217.732 | 1085.831 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -868.099 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.099 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.062 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.061 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.034 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.034 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.832 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.832 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.707 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.707 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.602 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.601 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.497 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.496 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.390 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.390 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.285 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.285 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.184 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -867.183 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.085 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.084 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.950 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -866.949 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -866.894 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -866.893 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -866.854 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -866.854 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.283
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.832
- Arrival Time                217.730
= Slack Time                  868.102
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.205 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.104 | 1085.206 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.200 | 217.304 | 1085.406 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.304 | 1085.406 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.275 | 217.578 | 1085.680 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.578 | 1085.680 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | NOR2BX2M  | 0.152 | 217.730 | 1085.832 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | SDFFRQX2M | 0.000 | 217.730 | 1085.832 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -868.102 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.102 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.065 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.064 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.038 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.037 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.835 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.835 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.711 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.710 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.605 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.604 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.500 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.500 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.394 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.393 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.288 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.288 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.187 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -867.187 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.088 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.088 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.953 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -866.953 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -866.897 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -866.897 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -866.858 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -866.857 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/D (v) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.404
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.711
- Arrival Time                217.602
= Slack Time                  868.109
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 217.147 | 1085.256 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  ^   | RX_IN                                              | OAI211X2M | 0.000 | 217.147 | 1085.256 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  v   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.137 | 217.284 | 1085.393 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  v   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.284 | 1085.393 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.240 | 217.524 | 1085.633 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/B               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.524 | 1085.633 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | NOR2X2M   | 0.078 | 217.602 | 1085.711 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | SDFFRQX2M | 0.000 | 217.602 | 1085.711 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -868.109 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.109 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.072 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.072 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.045 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.045 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.842 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.842 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.718 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.717 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.612 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.612 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.507 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.507 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.401 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.400 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.295 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.295 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.194 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.916 | -867.194 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.095 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.095 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.960 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.150 | -866.960 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -866.904 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.206 | -866.904 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.245 | -866.865 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -866.864 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.404
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.711
- Arrival Time                217.567
= Slack Time                  868.143
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |    Cell     | Delay | Arrival | Required | 
     |                                              |      |                                             |             |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |             |       | 217.147 | 1085.290 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A             |  ^   | RX_IN                                       | CLKNAND2X2M | 0.000 | 217.147 | 1085.291 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKNAND2X2M | 0.132 | 217.280 | 1085.423 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKXOR2X2M  | 0.000 | 217.280 | 1085.423 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | CLKXOR2X2M  | 0.229 | 217.508 | 1085.652 | 
     | U0_UART_RX/U0_Data_Sampler/U15/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | NOR2X1M     | 0.000 | 217.508 | 1085.652 | 
     | U0_UART_RX/U0_Data_Sampler/U15/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | NOR2X1M     | 0.059 | 217.567 | 1085.711 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | SDFFRQX2M   | 0.000 | 217.567 | 1085.711 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |   0.000 | -868.143 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.143 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.107 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.106 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.079 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.079 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.877 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.876 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.752 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.752 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.646 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.646 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.541 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.541 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.435 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.435 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.329 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.329 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.228 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -867.228 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.129 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.129 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -866.995 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -866.994 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.055 |   1.205 | -866.938 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.205 | -866.938 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.039 |   1.244 | -866.899 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.245 | -866.899 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Setup                         0.406
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.708
- Arrival Time                217.490
= Slack Time                  868.219
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time          217.147
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |           |       | 217.147 | 1085.366 | 
     | U0_UART_RX/U0_Data_Sampler/U19/B             |  ^   | RX_IN                                       | XNOR2X1M  | 0.000 | 217.147 | 1085.366 | 
     | U0_UART_RX/U0_Data_Sampler/U19/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | XNOR2X1M  | 0.248 | 217.395 | 1085.614 | 
     | U0_UART_RX/U0_Data_Sampler/U18/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | NOR2X1M   | 0.000 | 217.395 | 1085.614 | 
     | U0_UART_RX/U0_Data_Sampler/U18/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | NOR2X1M   | 0.095 | 217.490 | 1085.708 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | SDFFRQX2M | 0.000 | 217.490 | 1085.708 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |   0.000 | -868.219 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.219 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.182 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.181 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -868.154 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.154 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -867.952 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -867.952 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -867.827 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -867.827 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -867.722 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.498 | -867.721 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -867.617 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -867.616 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -867.510 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.709 | -867.510 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -867.405 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -867.405 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -867.304 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -867.303 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -867.205 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -867.205 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -867.070 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -867.069 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.055 |   1.205 | -867.014 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.205 | -867.013 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.039 |   1.244 | -866.975 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.245 | -866.974 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Recovery                      0.328
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.787
- Arrival Time                  0.262
= Slack Time                  1085.525
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 | 1085.525 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 | 1085.525 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 | 1085.787 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.262 | 1085.787 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |  -0.000 | -1085.525 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1085.525 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -1085.489 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -1085.488 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -1085.461 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -1085.461 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -1085.258 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -1085.258 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -1085.134 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -1085.134 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -1085.028 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.497 | -1085.028 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -1084.923 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -1084.923 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -1084.817 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.708 | -1084.817 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -1084.712 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -1084.711 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -1084.610 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -1084.610 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -1084.511 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -1084.511 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -1084.377 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -1084.376 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -1084.320 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.205 | -1084.320 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.244 | -1084.281 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   1.245 | -1084.280 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.245
- Recovery                      0.320
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.795
- Arrival Time                  0.262
= Slack Time                  1085.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 | 1085.533 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 | 1085.533 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.262 |   0.262 | 1085.795 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.262 | 1085.795 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |  -0.000 | -1085.533 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1085.533 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -1085.496 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -1085.495 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.064 | -1085.469 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -1085.469 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.202 |   0.267 | -1085.266 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.267 | -1085.266 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.124 |   0.391 | -1085.142 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.392 | -1085.141 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.105 |   0.497 | -1085.036 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.497 | -1085.036 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.602 | -1084.931 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.602 | -1084.931 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.106 |   0.708 | -1084.825 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.708 | -1084.825 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.105 |   0.814 | -1084.719 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.814 | -1084.719 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.101 |   0.915 | -1084.618 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.915 | -1084.618 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.014 | -1084.519 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.014 | -1084.519 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.149 | -1084.384 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.149 | -1084.384 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.205 | -1084.328 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.205 | -1084.328 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.039 |   1.244 | -1084.289 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.245 | -1084.288 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   TX_OUT                                        (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q (v) triggered by  
leading edge of 'TX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.878
- External Delay              217.014
+ Phase Shift                 8680.560
= Required Time               8464.424
- Arrival Time                  3.558
= Slack Time                  8460.866
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                    Net                     |      Cell      | Delay | Arrival | Required | 
     |                                                |      |                                            |                |       |  Time   |   Time   | 
     |------------------------------------------------+------+--------------------------------------------+----------------+-------+---------+----------| 
     | UART_CLK                                       |  ^   | UART_CLK                                   |                |       |   0.004 | 8460.870 | 
     | UART_CLK__L1_I0/A                              |  ^   | UART_CLK                                   | CLKINVX40M     | 0.000 |   0.004 | 8460.870 | 
     | UART_CLK__L1_I0/Y                              |  v   | UART_CLK__L1_N0                            | CLKINVX40M     | 0.037 |   0.040 | 8460.906 | 
     | UART_CLK__L2_I0/A                              |  v   | UART_CLK__L1_N0                            | CLKINVX32M     | 0.001 |   0.041 | 8460.907 | 
     | UART_CLK__L2_I0/Y                              |  ^   | UART_CLK__L2_N0                            | CLKINVX32M     | 0.027 |   0.067 | 8460.934 | 
     | U1_mux2X1/U1/A                                 |  ^   | UART_CLK__L2_N0                            | MX2X8M         | 0.000 |   0.067 | 8460.934 | 
     | U1_mux2X1/U1/Y                                 |  ^   | UART_CLK_m                                 | MX2X8M         | 0.202 |   0.270 | 8461.136 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A               |  ^   | UART_CLK_m                                 | CLKBUFX40M     | 0.000 |   0.270 | 8461.136 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y               |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0             | CLKBUFX40M     | 0.129 |   0.398 | 8461.265 | 
     | U0_ClkDiv/div_clk_reg/CK                       |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0             | SDFFRHQX4M     | 0.000 |   0.398 | 8461.265 | 
     | U0_ClkDiv/div_clk_reg/Q                        |  ^   | U0_ClkDiv/div_clk                          | SDFFRHQX4M     | 0.320 |   0.719 | 8461.585 | 
     | U0_ClkDiv/U45/B                                |  ^   | U0_ClkDiv/div_clk                          | MX2X3M         | 0.000 |   0.719 | 8461.585 | 
     | U0_ClkDiv/U45/Y                                |  ^   | UART_TX_CLK                                | MX2X3M         | 0.162 |   0.881 | 8461.747 | 
     | U0_ClkDiv/o_div_clk                            |  ^   | UART_TX_CLK                                | ClkDiv_test_1  |       |   0.881 | 8461.747 | 
     | U2_mux2X1/U1/A                                 |  ^   | UART_TX_CLK                                | MX2X4M         | 0.000 |   0.881 | 8461.747 | 
     | U2_mux2X1/U1/Y                                 |  ^   | UART_TX_CLK_m                              | MX2X4M         | 0.160 |   1.040 | 8461.906 | 
     | UART_TX_CLK_m__L1_I0/A                         |  ^   | UART_TX_CLK_m                              | CLKBUFX20M     | 0.000 |   1.040 | 8461.906 | 
     | UART_TX_CLK_m__L1_I0/Y                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKBUFX20M     | 0.135 |   1.175 | 8462.041 | 
     | UART_TX_CLK_m__L2_I0/A                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKINVX40M     | 0.000 |   1.176 | 8462.042 | 
     | UART_TX_CLK_m__L2_I0/Y                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX40M     | 0.060 |   1.236 | 8462.103 | 
     | UART_TX_CLK_m__L3_I0/A                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX32M     | 0.000 |   1.236 | 8462.103 | 
     | UART_TX_CLK_m__L3_I0/Y                         |  ^   | UART_TX_CLK_m__L3_N0                       | CLKINVX32M     | 0.044 |   1.280 | 8462.146 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N0                       | SDFFRQX2M      | 0.000 |   1.280 | 8462.146 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q  |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | SDFFRQX2M      | 0.555 |   1.835 | 8462.701 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U2/S0           |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | MX4X1M         | 0.000 |   1.835 | 8462.701 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U2/Y            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n1          | MX4X1M         | 0.333 |   2.167 | 8463.033 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/B            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n1          | MX2X2M         | 0.000 |   2.167 | 8463.033 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/Y            |  ^   | U0_Uart_TX_Top/Serial_Data                 | MX2X2M         | 0.186 |   2.354 | 8463.220 | 
     | U0_Uart_TX_Top/U0_MUX/U4/B0                    |  ^   | U0_Uart_TX_Top/Serial_Data                 | AOI22X1M       | 0.000 |   2.354 | 8463.220 | 
     | U0_Uart_TX_Top/U0_MUX/U4/Y                     |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | AOI22X1M       | 0.117 |   2.470 | 8463.336 | 
     | U0_Uart_TX_Top/U0_MUX/U2/A0                    |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | OAI2B2X1M      | 0.000 |   2.470 | 8463.336 | 
     | U0_Uart_TX_Top/U0_MUX/U2/Y                     |  ^   | FE_OFN18_TX_OUT                            | OAI2B2X1M      | 0.327 |   2.797 | 8463.663 | 
     | FE_OFC19_TX_OUT/A                              |  ^   | FE_OFN18_TX_OUT                            | BUFX10M        | 0.000 |   2.797 | 8463.663 | 
     | FE_OFC19_TX_OUT/Y                              |  ^   | TX_OUT                                     | BUFX10M        | 0.717 |   3.514 | 8464.380 | 
     | TX_OUT                                         |  ^   | TX_OUT                                     | SYSTEM_TOP_dft | 0.044 |   3.558 | 8464.424 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |     Cell      | Delay | Arrival |  Required | 
     |                                  |      |                                |               |       |  Time   |   Time    | 
     |----------------------------------+------+--------------------------------+---------------+-------+---------+-----------| 
     | UART_CLK                         |  ^   | UART_CLK                       |               |       |   0.001 | -8460.865 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK                       | CLKINVX40M    | 0.000 |   0.001 | -8460.865 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0                | CLKINVX40M    | 0.037 |   0.037 | -8460.829 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0                | CLKINVX32M    | 0.001 |   0.038 | -8460.828 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0                | CLKINVX32M    | 0.027 |   0.064 | -8460.802 | 
     | U1_mux2X1/U1/A                   |  ^   | UART_CLK__L2_N0                | MX2X8M        | 0.000 |   0.064 | -8460.802 | 
     | U1_mux2X1/U1/Y                   |  ^   | UART_CLK_m                     | MX2X8M        | 0.202 |   0.267 | -8460.600 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A |  ^   | UART_CLK_m                     | CLKBUFX40M    | 0.000 |   0.267 | -8460.600 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0 | CLKBUFX40M    | 0.129 |   0.396 | -8460.471 | 
     | U0_ClkDiv/div_clk_reg/CK         |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0 | SDFFRHQX4M    | 0.000 |   0.396 | -8460.471 | 
     | U0_ClkDiv/div_clk_reg/Q          |  ^   | U0_ClkDiv/div_clk              | SDFFRHQX4M    | 0.320 |   0.716 | -8460.150 | 
     | U0_ClkDiv/U45/B                  |  ^   | U0_ClkDiv/div_clk              | MX2X3M        | 0.000 |   0.716 | -8460.150 | 
     | U0_ClkDiv/U45/Y                  |  ^   | UART_TX_CLK                    | MX2X3M        | 0.162 |   0.878 | -8459.988 | 
     | U0_ClkDiv/o_div_clk              |  ^   | UART_TX_CLK                    | ClkDiv_test_1 |       |   0.878 | -8459.988 | 
     +------------------------------------------------------------------------------------------------------------------------+ 

