// Seed: 2966326665
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1
    , id_6,
    input  tri1 id_2,
    output tri1 id_3,
    output tri1 id_4
    , id_7
);
  id_8(
      .id_0(1'b0 - id_3),
      .id_1(id_0),
      .id_2(1 & 1),
      .id_3(1'b0),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(id_7),
      .id_8(id_0)
  );
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6
  );
endmodule
