{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd " "Info (293033): A new file was added to the project: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd " "Info (293033): A new file was added to the project: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd " "Info (293033): A new file was added to the project: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 16:41:22 2014 " "Info: Processing started: Mon Apr 21 16:41:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Info (12022): Found design unit 1: clk_div-rtl" {  } { { "clk_div.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info (12023): Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_48m_in.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_48m_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_48m_in-SYN " "Info (12022): Found design unit 1: pll_48m_in-SYN" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_48M_in " "Info (12023): Found entity 1: PLL_48M_in" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Template " "Info (12023): Found entity 1: Template" {  } { { "Template.bdf" "" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_disparo.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_disparo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_disparo-disparador " "Info (12022): Found design unit 1: control_disparo-disparador" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_disparo " "Info (12023): Found entity 1: control_disparo" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/fifo0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrasar_entrada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file retrasar_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Retrasar_entrada-rtl " "Info (12022): Found design unit 1: Retrasar_entrada-rtl" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Retrasar_entrada.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Retrasar_entrada " "Info (12023): Found entity 1: Retrasar_entrada" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Retrasar_entrada.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fifo.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fifo-lectura " "Info (12022): Found design unit 1: control_fifo-lectura" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_fifo " "Info (12023): Found entity 1: control_fifo" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Template " "Info (12127): Elaborating entity \"Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst1 " "Info (12128): Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst1\"" {  } { { "Template.bdf" "inst1" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { { 304 448 624 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo0:inst1\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "dcfifo_component" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"fifo0:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info (12134): Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Info (12134): Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Info (12134): Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hnj1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hnj1 " "Info (12023): Found entity 1: dcfifo_hnj1" {  } { { "db/dcfifo_hnj1.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hnj1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_hnj1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Info (12023): Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_s96\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "rdptr_g1p" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h2c " "Info (12023): Found entity 1: a_graycounter_h2c" {  } { { "db/a_graycounter_h2c.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/a_graycounter_h2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_h2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_g1p" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g2c " "Info (12023): Found entity 1: a_graycounter_g2c" {  } { { "db/a_graycounter_g2c.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/a_graycounter_g2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp " "Info (12128): Elaborating entity \"a_graycounter_g2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_gp" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qu.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qu " "Info (12023): Found entity 1: altsyncram_1qu" {  } { { "db/altsyncram_1qu.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/altsyncram_1qu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qu fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_1qu\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\"" {  } { { "db/dcfifo_hnj1.tdf" "fifo_ram" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cec1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cec1 " "Info (12023): Found entity 1: altsyncram_cec1" {  } { { "db/altsyncram_cec1.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cec1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14 " "Info (12128): Elaborating entity \"altsyncram_cec1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\"" {  } { { "db/altsyncram_1qu.tdf" "altsyncram14" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/altsyncram_1qu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Info (12023): Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16 " "Info (12128): Elaborating entity \"decode_o37\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16\"" {  } { { "db/altsyncram_cec1.tdf" "decode16" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nv7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nv7 " "Info (12023): Found entity 1: mux_nv7" {  } { { "db/mux_nv7.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/mux_nv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nv7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18 " "Info (12128): Elaborating entity \"mux_nv7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18\"" {  } { { "db/altsyncram_cec1.tdf" "mux18" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info (12023): Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr " "Info (12128): Elaborating entity \"dffpipe_c2e\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_hnj1.tdf" "rdaclr" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2r7 " "Info (12023): Found entity 1: alt_synch_pipe_2r7" {  } { { "db/alt_synch_pipe_2r7.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_2r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_2r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\"" {  } { { "db/dcfifo_hnj1.tdf" "rs_dgwp" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Info (12023): Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21 " "Info (12128): Elaborating entity \"dffpipe_d09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21\"" {  } { { "db/alt_synch_pipe_2r7.tdf" "dffpipe21" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_2r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3r7 " "Info (12023): Found entity 1: alt_synch_pipe_3r7" {  } { { "db/alt_synch_pipe_3r7.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_3r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_3r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\"" {  } { { "db/dcfifo_hnj1.tdf" "ws_dgrp" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Info (12023): Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23 " "Info (12128): Elaborating entity \"dffpipe_e09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23\"" {  } { { "db/alt_synch_pipe_3r7.tdf" "dffpipe23" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_3r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Info (12023): Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_r16\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hnj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info (12023): Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info (12128): Elaborating entity \"mux_1u7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hnj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fifo control_fifo:inst2 " "Info (12128): Elaborating entity \"control_fifo\" for hierarchy \"control_fifo:inst2\"" {  } { { "Template.bdf" "inst2" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { { 520 72 328 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_1 control_fifo.vhd(93) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(93): signal \"dataIn_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_2 control_fifo.vhd(111) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(111): signal \"dataIn_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_1 control_fifo.vhd(130) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(130): signal \"dataIn_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_2 control_fifo.vhd(148) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(148): signal \"dataIn_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_control control_fifo.vhd(163) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(163): signal \"fifo_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leyendo control_fifo.vhd(67) " "Warning (10631): VHDL Process Statement warning at control_fifo.vhd(67): inferring latch(es) for signal or variable \"leyendo\", which holds its previous value in one or more paths through the process" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut control_fifo.vhd(67) " "Warning (10631): VHDL Process Statement warning at control_fifo.vhd(67): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[0\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[1\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[2\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[3\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[4\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[5\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[6\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[7\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[8\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[9\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[10\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[11\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[12\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[13\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[14\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[15\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leyendo control_fifo.vhd(67) " "Info (10041): Inferred latch for \"leyendo\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_disparo control_disparo:inst " "Info (12128): Elaborating entity \"control_disparo\" for hierarchy \"control_disparo:inst\"" {  } { { "Template.bdf" "inst" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { { 208 24 184 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "t_integracion control_disparo.vhdl(35) " "Warning (10542): VHDL Variable Declaration warning at control_disparo.vhdl(35): used initial value expression for variable \"t_integracion\" because variable was never assigned a value" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ngate_sig control_disparo.vhdl(118) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(118): signal \"ngate_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_sig control_disparo.vhdl(119) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(119): signal \"conv_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst6 " "Info (12128): Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst6\"" {  } { { "Template.bdf" "inst6" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { { 312 -304 -184 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_VARIABLE_MUST_BE_SHARED" "clk_div.vhd(17) " "Error (10531): VHDL Variable Declaration error at clk_div.vhd(17): variable declared outside subprogram or process must be a shared variable" {  } { { "clk_div.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/clk_div.vhd" 17 0 0 } }  } 0 10531 "VHDL Variable Declaration error at %1!s!: variable declared outside subprogram or process must be a shared variable" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clk_div:inst6 " "Error (12152): Can't elaborate user hierarchy \"clk_div:inst6\"" {  } { { "Template.bdf" "inst6" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_offsets/Template.bdf" { { 312 -304 -184 408 "inst6" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Error: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 21 16:41:24 2014 " "Error: Processing ended: Mon Apr 21 16:41:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
