verilog xil_defaultlib --include "../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_AXILiteS_s_axi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fadd_32ns_32bkb.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fcmp_32ns_32dEe.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fmul_32ns_32cud.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_gmem_m_axi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_mul_sub_ibs.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_1jbC.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_1mb6.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_8lbW.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_8ns_g8j.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16nsfYi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16nskbM.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16s_hbi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_sdiv_19s_9nseOg.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_AXILiteS_s_axi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fadd_32ns_32bkb.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fcmp_32ns_32eOg.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fdiv_32ns_32cud.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_gmem_m_axi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_mac_muladd_1hbi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_mul_mul_16s_g8j.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_udiv_16ns_8nfYi.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_uitofp_32ns_dEe.v" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
