$date
	Mon Feb 10 22:19:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " Carry $end
$var wire 1 ' z $end
$var wire 1 ( y $end
$var wire 1 ) x $end
$var wire 1 ! Sum $end
$scope module inst_1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ( C $end
$var wire 1 ) S $end
$upscope $end
$scope module inst_2 $end
$var wire 1 % A $end
$var wire 1 ) B $end
$var wire 1 ' C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
b0 &
x%
x$
x#
x"
x!
$end
#5
0!
0"
0)
0(
0'
0#
0$
0%
#7
b1 &
#12
1!
1%
#14
b10 &
#19
1)
1!
1$
0%
#21
b11 &
#26
1"
0!
1'
1%
#28
b100 &
#33
0"
1!
0'
1#
0$
0%
#35
b101 &
#40
1"
0!
1'
1%
#42
b110 &
#47
0)
1(
0!
0'
1$
0%
#49
b111 &
#54
1!
1%
#56
b1000 &
#66
