Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7dbde214959d46268d20354ccfdba2ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot latch_tb_behav xil_defaultlib.latch_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture latch_arch of entity xil_defaultlib.latch [latch_default]
Compiling architecture latch_tb_arch of entity xil_defaultlib.latch_tb
Built simulation snapshot latch_tb_behav
