

================================================================
== Vivado HLS Report for 'Filter_HW'
================================================================
* Date:           Thu Oct 26 01:27:24 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1262751|  1262751|  1262752|  1262752|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |                                |                      |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |grp_Filter_horizontal_HW_fu_20  |Filter_horizontal_HW  |  511928|  511928|  511928|  511928|   none  |
        |grp_Filter_vertical_fu_28       |Filter_vertical       |  750820|  750820|  750820|  750820|   none  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: Temp (6)  [1/1] 3.25ns  loc: Filter_HW.cpp:59
:3  %Temp = alloca [518400 x i8], align 1

ST_1: StgValue_6 (7)  [2/2] 0.00ns  loc: Filter_HW.cpp:60
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_7 (7)  [1/2] 0.00ns  loc: Filter_HW.cpp:60
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_8 (8)  [2/2] 0.00ns  loc: Filter_HW.cpp:61
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_9 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Input_r) nounwind, !map !19

ST_4: StgValue_10 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Output_r) nounwind, !map !25

ST_4: StgValue_11 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @Filter_HW_str) nounwind

ST_4: StgValue_12 (8)  [1/2] 0.00ns  loc: Filter_HW.cpp:61
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind

ST_4: StgValue_13 (9)  [1/1] 0.00ns  loc: Filter_HW.cpp:62
:6  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Temp        (alloca       ) [ 00111]
StgValue_7  (call         ) [ 00000]
StgValue_9  (specbitsmap  ) [ 00000]
StgValue_10 (specbitsmap  ) [ 00000]
StgValue_11 (spectopmodule) [ 00000]
StgValue_12 (call         ) [ 00000]
StgValue_13 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_horizontal_HW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_vertical"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_HW_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="Temp_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Temp/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_Filter_horizontal_HW_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="8" slack="0"/>
<pin id="23" dir="0" index="2" bw="8" slack="0"/>
<pin id="24" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_Filter_vertical_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="8" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="27"><net_src comp="16" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_r | {3 4 }
 - Input state : 
	Port: Filter_HW : Input_r | {1 2 }
  - Chain level:
	State 1
		StgValue_6 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_Filter_horizontal_HW_fu_20 |    1    |    2    | 17.0409 |   660   |   939   |
|          |    grp_Filter_vertical_fu_28   |    1    |    4    | 20.5331 |   654   |   881   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    2    |    6    |  37.574 |   1314  |   1820  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|Temp|   256  |    0   |    0   |
+----+--------+--------+--------+
|Total|   256  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    6   |   37   |  1314  |  1820  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   258  |    6   |   37   |  1314  |  1820  |
+-----------+--------+--------+--------+--------+--------+
