Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  1 14:08:07 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.716        0.000                      0                  101        0.226        0.000                      0                  101        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mmcm_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.191        0.000                      0                   58        0.226        0.000                      0                   58       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   5.716        0.000                      0                   43        0.261        0.000                      0                   43        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/inst/clk_in1
  To Clock:  mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.433%)  route 3.433ns (80.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.674     1.911    D1/display/hcounter[10]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[1]/C
                         clock pessimism              0.507    37.628    
                         clock uncertainty           -0.098    37.531    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    37.102    D1/display/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.102    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.828ns (19.433%)  route 3.433ns (80.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.674     1.911    D1/display/hcounter[10]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.507    37.628    
                         clock uncertainty           -0.098    37.531    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    37.102    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.102    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.453%)  route 3.428ns (80.547%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.670     1.906    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.529    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    37.124    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.453%)  route 3.428ns (80.547%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.670     1.906    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.529    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    37.124    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.217ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.453%)  route 3.428ns (80.547%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.670     1.906    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    37.121    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[6]/C
                         clock pessimism              0.529    37.650    
                         clock uncertainty           -0.098    37.553    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    37.124    D1/display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 35.217    

Slack (MET) :             35.344ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.156%)  route 3.280ns (79.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 37.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.522     1.758    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    37.122    D1/display/CLK
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.507    37.629    
                         clock uncertainty           -0.098    37.532    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    37.103    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                 35.344    

Slack (MET) :             35.344ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.156%)  route 3.280ns (79.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 37.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.522     1.758    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    37.122    D1/display/CLK
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.507    37.629    
                         clock uncertainty           -0.098    37.532    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    37.103    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                 35.344    

Slack (MET) :             35.344ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.156%)  route 3.280ns (79.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 37.122 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.522     1.758    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    37.122    D1/display/CLK
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.507    37.629    
                         clock uncertainty           -0.098    37.532    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    37.103    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                 35.344    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.828ns (20.691%)  route 3.174ns (79.309%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.415     1.652    D1/display/hcounter[10]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X0Y29          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -1.652    
  -------------------------------------------------------------------
                         slack                                 35.454    

Slack (MET) :             35.454ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.828ns (20.691%)  route 3.174ns (79.309%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620    -2.350    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  D1/display/hcounter_reg[5]/Q
                         net (fo=9, routed)           1.123    -0.771    D1/display/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.124    -0.647 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.815     0.168    D1/display/vcounter[10]_i_5_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.292 r  D1/display/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.820     1.112    D1/display/eqOp
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.236 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.415     1.652    D1/display/hcounter[10]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  D1/display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508    37.125    D1/display/CLK
    SLICE_X0Y29          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -1.652    
  -------------------------------------------------------------------
                         slack                                 35.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.825    D1/display/CLK
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  D1/display/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.144    -0.539    D1/display/Q[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.494 r  D1/display/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    D1/display/plusOp[5]
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -1.253    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.441    -0.812    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091    -0.721    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.227ns (62.696%)  route 0.135ns (37.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.820    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.692 r  D1/display/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.135    -0.557    D1/display/x[7]
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.099    -0.458 r  D1/display/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.458    D1/display/plusOp__0[10]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[10]/C
                         clock pessimism              0.441    -0.807    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.686    D1/display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.113%)  route 0.151ns (44.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.825    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  D1/display/hcounter_reg[6]/Q
                         net (fo=11, routed)          0.151    -0.532    D1/display/Q[6]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.487 r  D1/display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.487    D1/display/plusOp[10]
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -1.251    D1/display/CLK
    SLICE_X1Y27          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.441    -0.810    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.718    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.321%)  route 0.144ns (43.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.820    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  D1/display/vcounter_reg[5]/Q
                         net (fo=6, routed)           0.144    -0.535    D1/display/x[5]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.490 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.490    D1/display/plusOp__0[5]
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -1.247    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091    -0.729    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.227%)  route 0.181ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.820    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  D1/display/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.181    -0.497    D1/display/x[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.042    -0.455 r  D1/display/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    D1/display/plusOp__0[9]
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -1.247    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[9]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.107    -0.713    D1/display/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.187ns (42.962%)  route 0.248ns (57.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X4Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.248    -0.434    D1/display/x[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.046    -0.388 r  D1/display/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    D1/display/plusOp__0[4]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[4]/C
                         clock pessimism              0.462    -0.786    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131    -0.655    D1/display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.755%)  route 0.205ns (52.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.825    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  D1/display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.205    -0.479    D1/display/Q[0]
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.046    -0.433 r  D1/display/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    D1/display/plusOp[2]
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -1.253    D1/display/CLK
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.441    -0.812    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.107    -0.705    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.820    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  D1/display/vcounter_reg[8]/Q
                         net (fo=7, routed)           0.181    -0.497    D1/display/x[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.452 r  D1/display/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    D1/display/plusOp__0[8]
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -1.247    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[8]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.728    D1/display/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.831%)  route 0.248ns (57.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X4Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  D1/display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.248    -0.434    D1/display/x[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.389 r  D1/display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    D1/display/plusOp__0[3]
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X2Y30          FDRE                                         r  D1/display/vcounter_reg[3]/C
                         clock pessimism              0.462    -0.786    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120    -0.666    D1/display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.825    D1/display/CLK
    SLICE_X1Y26          FDRE                                         r  D1/display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  D1/display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.205    -0.479    D1/display/Q[0]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045    -0.434 r  D1/display/hcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.434    D1/display/plusOp[1]
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -1.253    D1/display/CLK
    SLICE_X0Y26          FDRE                                         r  D1/display/hcounter_reg[1]/C
                         clock pessimism              0.441    -0.812    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.091    -0.721    D1/display/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y29      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      D1/display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y27      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y26      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y26      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y27      D1/display/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y29      D1/display/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      D1/display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      D1/display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y27      D1/display/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y26      D1/display/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y26      D1/display/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y26      D1/display/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y26      D1/display/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y29      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y29      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      D1/display/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      D1/display/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y27      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y27      D1/display/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.087     2.545    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     3.001 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.828     3.829    u0/period_count_reg[15]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.953 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.082    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.206 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.066     6.273    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism              0.122    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.087     2.545    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     3.001 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.828     3.829    u0/period_count_reg[15]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.953 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.082    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.206 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.066     6.273    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[17]/C
                         clock pessimism              0.122    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.087     2.545    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     3.001 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.828     3.829    u0/period_count_reg[15]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.953 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.082    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.206 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.066     6.273    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism              0.122    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.704ns (18.887%)  route 3.023ns (81.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.087     2.545    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     3.001 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.828     3.829    u0/period_count_reg[15]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.953 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.082    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.206 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.066     6.273    u0/period_count[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism              0.122    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.928     6.160    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[12]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.928     6.160    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[13]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.928     6.160    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 12.338 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.928     6.160    u0/period_count[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.950    12.338    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism              0.122    12.460    
                         clock uncertainty           -0.035    12.425    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    11.996    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.704ns (20.001%)  route 2.816ns (79.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 12.331 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.829     6.061    u0/period_count[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.943    12.331    u0/clk
    SLICE_X63Y28         FDRE                                         r  u0/period_count_reg[20]/C
                         clock pessimism              0.122    12.454    
                         clock uncertainty           -0.035    12.418    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    11.989    u0/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.704ns (20.288%)  route 2.766ns (79.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 12.359 - 10.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.083     2.541    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     2.997 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     3.854    u0/period_count_reg[18]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.978 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           1.130     5.108    u0/period_count[0]_i_5_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.232 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.780     6.011    u0/period_count[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.971    12.359    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism              0.122    12.481    
                         clock uncertainty           -0.035    12.446    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    12.017    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  6.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.446     0.672    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u0/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     0.930    u0/period_count_reg[19]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.038 r  u0/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.038    u0/period_count_reg[16]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.514     0.928    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism             -0.256     0.672    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.777    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.492     0.719    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     0.977    u0/period_count_reg[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.085 r  u0/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.085    u0/period_count_reg[4]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.565     0.979    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism             -0.261     0.719    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.494     0.720    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.861 r  u0/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.978    u0/period_count_reg[11]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.086 r  u0/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.086    u0/period_count_reg[8]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.567     0.981    u0/clk
    SLICE_X63Y25         FDRE                                         r  u0/period_count_reg[11]/C
                         clock pessimism             -0.261     0.720    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     0.825    u0/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.465     0.691    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  u0/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.952    u0/period_count_reg[15]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.060 r  u0/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.060    u0/period_count_reg[12]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.533     0.947    u0/clk
    SLICE_X63Y26         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism             -0.256     0.691    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     0.796    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.517     0.743    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.884 r  u0/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.004    u0/period_count_reg[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.112 r  u0/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.112    u0/period_count_reg[0]_i_2_n_4
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[3]/C
                         clock pessimism             -0.263     0.743    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     0.848    u0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.492     0.719    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[4]/Q
                         net (fo=2, routed)           0.114     0.974    u0/period_count_reg[4]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.089 r  u0/period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.089    u0/period_count_reg[4]_i_1_n_7
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.565     0.979    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[4]/C
                         clock pessimism             -0.261     0.719    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.446     0.672    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u0/period_count_reg[16]/Q
                         net (fo=2, routed)           0.116     0.930    u0/period_count_reg[16]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.045 r  u0/period_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.045    u0/period_count_reg[16]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.514     0.928    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism             -0.256     0.672    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.777    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.492     0.719    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.860 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.120     0.980    u0/period_count_reg[6]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.091 r  u0/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.091    u0/period_count_reg[4]_i_1_n_5
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.565     0.979    u0/clk
    SLICE_X63Y24         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism             -0.261     0.719    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     0.824    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.446     0.672    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.813 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.121     0.934    u0/period_count_reg[18]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.045 r  u0/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.045    u0/period_count_reg[16]_i_1_n_5
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.514     0.928    u0/clk
    SLICE_X63Y27         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism             -0.256     0.672    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     0.777    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.517     0.743    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.884 r  u0/period_count_reg[2]/Q
                         net (fo=2, routed)           0.121     1.005    u0/period_count_reg[2]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  u0/period_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.116    u0/period_count_reg[0]_i_2_n_5
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X63Y23         FDRE                                         r  u0/period_count_reg[2]/C
                         clock pessimism             -0.263     0.743    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     0.848    u0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25  u0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23  u0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25  u0/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25  u0/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26  u0/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27  u0/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23  u0/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26  u0/period_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27  u0/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23  u0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/period_count_reg[11]/C



