// Seed: 1866916702
module module_0 ();
  logic id_1;
  always @(posedge 1 or posedge -1) $signed(92);
  ;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  wor   id_3,
    output tri0  id_4
);
  bit id_6;
  assign id_4 = id_3;
  logic [1 : -1 'h0] id_7 = {-1{1}} == (-1) <= 1;
  logic id_8;
  ;
  always @(1 or posedge !id_2) begin : LABEL_0
    assign id_1 = -1;
    id_6 = -1'd0;
    id_6 = id_6;
    assert (id_3 - -1);
  end
  xor primCall (id_0, id_2, id_3, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
