$date
	Wed Nov 13 19:26:50 2024
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end

$scope module DUT $end
$var wire 1 5! clk $end
$var wire 1 6! err $end
$var wire 1 7! rst $end

$scope module c0 $end
$var reg 1 8! clk $end
$var reg 1 9! rst $end
$var wire 1 6! err $end
$var integer 32 :! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;! err $end
$var wire 1 <! newPCX [15] $end
$var wire 1 =! newPCX [14] $end
$var wire 1 >! newPCX [13] $end
$var wire 1 ?! newPCX [12] $end
$var wire 1 @! newPCX [11] $end
$var wire 1 A! newPCX [10] $end
$var wire 1 B! newPCX [9] $end
$var wire 1 C! newPCX [8] $end
$var wire 1 D! newPCX [7] $end
$var wire 1 E! newPCX [6] $end
$var wire 1 F! newPCX [5] $end
$var wire 1 G! newPCX [4] $end
$var wire 1 H! newPCX [3] $end
$var wire 1 I! newPCX [2] $end
$var wire 1 J! newPCX [1] $end
$var wire 1 K! newPCX [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 \! newPCW [15] $end
$var wire 1 ]! newPCW [14] $end
$var wire 1 ^! newPCW [13] $end
$var wire 1 _! newPCW [12] $end
$var wire 1 `! newPCW [11] $end
$var wire 1 a! newPCW [10] $end
$var wire 1 b! newPCW [9] $end
$var wire 1 c! newPCW [8] $end
$var wire 1 d! newPCW [7] $end
$var wire 1 e! newPCW [6] $end
$var wire 1 f! newPCW [5] $end
$var wire 1 g! newPCW [4] $end
$var wire 1 h! newPCW [3] $end
$var wire 1 i! newPCW [2] $end
$var wire 1 j! newPCW [1] $end
$var wire 1 k! newPCW [0] $end
$var wire 1 l! instructionF [15] $end
$var wire 1 m! instructionF [14] $end
$var wire 1 n! instructionF [13] $end
$var wire 1 o! instructionF [12] $end
$var wire 1 p! instructionF [11] $end
$var wire 1 q! instructionF [10] $end
$var wire 1 r! instructionF [9] $end
$var wire 1 s! instructionF [8] $end
$var wire 1 t! instructionF [7] $end
$var wire 1 u! instructionF [6] $end
$var wire 1 v! instructionF [5] $end
$var wire 1 w! instructionF [4] $end
$var wire 1 x! instructionF [3] $end
$var wire 1 y! instructionF [2] $end
$var wire 1 z! instructionF [1] $end
$var wire 1 {! instructionF [0] $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 N" instructionW [15] $end
$var wire 1 O" instructionW [14] $end
$var wire 1 P" instructionW [13] $end
$var wire 1 Q" instructionW [12] $end
$var wire 1 R" instructionW [11] $end
$var wire 1 S" instructionW [10] $end
$var wire 1 T" instructionW [9] $end
$var wire 1 U" instructionW [8] $end
$var wire 1 V" instructionW [7] $end
$var wire 1 W" instructionW [6] $end
$var wire 1 X" instructionW [5] $end
$var wire 1 Y" instructionW [4] $end
$var wire 1 Z" instructionW [3] $end
$var wire 1 [" instructionW [2] $end
$var wire 1 \" instructionW [1] $end
$var wire 1 ]" instructionW [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$var wire 1 n" createDumpD $end
$var wire 1 o" createDumpX $end
$var wire 1 p" createDumpM $end
$var wire 1 q" incPCF [15] $end
$var wire 1 r" incPCF [14] $end
$var wire 1 s" incPCF [13] $end
$var wire 1 t" incPCF [12] $end
$var wire 1 u" incPCF [11] $end
$var wire 1 v" incPCF [10] $end
$var wire 1 w" incPCF [9] $end
$var wire 1 x" incPCF [8] $end
$var wire 1 y" incPCF [7] $end
$var wire 1 z" incPCF [6] $end
$var wire 1 {" incPCF [5] $end
$var wire 1 |" incPCF [4] $end
$var wire 1 }" incPCF [3] $end
$var wire 1 ~" incPCF [2] $end
$var wire 1 !# incPCF [1] $end
$var wire 1 "# incPCF [0] $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 3# incPCX [15] $end
$var wire 1 4# incPCX [14] $end
$var wire 1 5# incPCX [13] $end
$var wire 1 6# incPCX [12] $end
$var wire 1 7# incPCX [11] $end
$var wire 1 8# incPCX [10] $end
$var wire 1 9# incPCX [9] $end
$var wire 1 :# incPCX [8] $end
$var wire 1 ;# incPCX [7] $end
$var wire 1 <# incPCX [6] $end
$var wire 1 =# incPCX [5] $end
$var wire 1 ># incPCX [4] $end
$var wire 1 ?# incPCX [3] $end
$var wire 1 @# incPCX [2] $end
$var wire 1 A# incPCX [1] $end
$var wire 1 B# incPCX [0] $end
$var wire 1 C# imm8D [15] $end
$var wire 1 D# imm8D [14] $end
$var wire 1 E# imm8D [13] $end
$var wire 1 F# imm8D [12] $end
$var wire 1 G# imm8D [11] $end
$var wire 1 H# imm8D [10] $end
$var wire 1 I# imm8D [9] $end
$var wire 1 J# imm8D [8] $end
$var wire 1 K# imm8D [7] $end
$var wire 1 L# imm8D [6] $end
$var wire 1 M# imm8D [5] $end
$var wire 1 N# imm8D [4] $end
$var wire 1 O# imm8D [3] $end
$var wire 1 P# imm8D [2] $end
$var wire 1 Q# imm8D [1] $end
$var wire 1 R# imm8D [0] $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 s# imm8W [15] $end
$var wire 1 t# imm8W [14] $end
$var wire 1 u# imm8W [13] $end
$var wire 1 v# imm8W [12] $end
$var wire 1 w# imm8W [11] $end
$var wire 1 x# imm8W [10] $end
$var wire 1 y# imm8W [9] $end
$var wire 1 z# imm8W [8] $end
$var wire 1 {# imm8W [7] $end
$var wire 1 |# imm8W [6] $end
$var wire 1 }# imm8W [5] $end
$var wire 1 ~# imm8W [4] $end
$var wire 1 !$ imm8W [3] $end
$var wire 1 "$ imm8W [2] $end
$var wire 1 #$ imm8W [1] $end
$var wire 1 $$ imm8W [0] $end
$var wire 1 %$ imm11D [15] $end
$var wire 1 &$ imm11D [14] $end
$var wire 1 '$ imm11D [13] $end
$var wire 1 ($ imm11D [12] $end
$var wire 1 )$ imm11D [11] $end
$var wire 1 *$ imm11D [10] $end
$var wire 1 +$ imm11D [9] $end
$var wire 1 ,$ imm11D [8] $end
$var wire 1 -$ imm11D [7] $end
$var wire 1 .$ imm11D [6] $end
$var wire 1 /$ imm11D [5] $end
$var wire 1 0$ imm11D [4] $end
$var wire 1 1$ imm11D [3] $end
$var wire 1 2$ imm11D [2] $end
$var wire 1 3$ imm11D [1] $end
$var wire 1 4$ imm11D [0] $end
$var wire 1 5$ imm11X [15] $end
$var wire 1 6$ imm11X [14] $end
$var wire 1 7$ imm11X [13] $end
$var wire 1 8$ imm11X [12] $end
$var wire 1 9$ imm11X [11] $end
$var wire 1 :$ imm11X [10] $end
$var wire 1 ;$ imm11X [9] $end
$var wire 1 <$ imm11X [8] $end
$var wire 1 =$ imm11X [7] $end
$var wire 1 >$ imm11X [6] $end
$var wire 1 ?$ imm11X [5] $end
$var wire 1 @$ imm11X [4] $end
$var wire 1 A$ imm11X [3] $end
$var wire 1 B$ imm11X [2] $end
$var wire 1 C$ imm11X [1] $end
$var wire 1 D$ imm11X [0] $end
$var wire 1 E$ aluJmpD $end
$var wire 1 F$ aluJmpX $end
$var wire 1 G$ SLBIselD $end
$var wire 1 H$ SLBIselX $end
$var wire 1 I$ memWrtD $end
$var wire 1 J$ memWrtX $end
$var wire 1 K$ memWrtM $end
$var wire 1 L$ brchSigD [2] $end
$var wire 1 M$ brchSigD [1] $end
$var wire 1 N$ brchSigD [0] $end
$var wire 1 O$ brchSigX [2] $end
$var wire 1 P$ brchSigX [1] $end
$var wire 1 Q$ brchSigX [0] $end
$var wire 1 R$ CinD $end
$var wire 1 S$ CinX $end
$var wire 1 T$ invAD $end
$var wire 1 U$ invAX $end
$var wire 1 V$ invBD $end
$var wire 1 W$ invBX $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 ^$ wbDataSelW [1] $end
$var wire 1 _$ wbDataSelW [0] $end
$var wire 1 `$ immSrcD $end
$var wire 1 a$ immSrcX $end
$var wire 1 b$ aluOpD [3] $end
$var wire 1 c$ aluOpD [2] $end
$var wire 1 d$ aluOpD [1] $end
$var wire 1 e$ aluOpD [0] $end
$var wire 1 f$ aluOpX [3] $end
$var wire 1 g$ aluOpX [2] $end
$var wire 1 h$ aluOpX [1] $end
$var wire 1 i$ aluOpX [0] $end
$var wire 1 j$ inAD [15] $end
$var wire 1 k$ inAD [14] $end
$var wire 1 l$ inAD [13] $end
$var wire 1 m$ inAD [12] $end
$var wire 1 n$ inAD [11] $end
$var wire 1 o$ inAD [10] $end
$var wire 1 p$ inAD [9] $end
$var wire 1 q$ inAD [8] $end
$var wire 1 r$ inAD [7] $end
$var wire 1 s$ inAD [6] $end
$var wire 1 t$ inAD [5] $end
$var wire 1 u$ inAD [4] $end
$var wire 1 v$ inAD [3] $end
$var wire 1 w$ inAD [2] $end
$var wire 1 x$ inAD [1] $end
$var wire 1 y$ inAD [0] $end
$var wire 1 z$ inAX [15] $end
$var wire 1 {$ inAX [14] $end
$var wire 1 |$ inAX [13] $end
$var wire 1 }$ inAX [12] $end
$var wire 1 ~$ inAX [11] $end
$var wire 1 !% inAX [10] $end
$var wire 1 "% inAX [9] $end
$var wire 1 #% inAX [8] $end
$var wire 1 $% inAX [7] $end
$var wire 1 %% inAX [6] $end
$var wire 1 &% inAX [5] $end
$var wire 1 '% inAX [4] $end
$var wire 1 (% inAX [3] $end
$var wire 1 )% inAX [2] $end
$var wire 1 *% inAX [1] $end
$var wire 1 +% inAX [0] $end
$var wire 1 ,% inBD [15] $end
$var wire 1 -% inBD [14] $end
$var wire 1 .% inBD [13] $end
$var wire 1 /% inBD [12] $end
$var wire 1 0% inBD [11] $end
$var wire 1 1% inBD [10] $end
$var wire 1 2% inBD [9] $end
$var wire 1 3% inBD [8] $end
$var wire 1 4% inBD [7] $end
$var wire 1 5% inBD [6] $end
$var wire 1 6% inBD [5] $end
$var wire 1 7% inBD [4] $end
$var wire 1 8% inBD [3] $end
$var wire 1 9% inBD [2] $end
$var wire 1 :% inBD [1] $end
$var wire 1 ;% inBD [0] $end
$var wire 1 <% inBX [15] $end
$var wire 1 =% inBX [14] $end
$var wire 1 >% inBX [13] $end
$var wire 1 ?% inBX [12] $end
$var wire 1 @% inBX [11] $end
$var wire 1 A% inBX [10] $end
$var wire 1 B% inBX [9] $end
$var wire 1 C% inBX [8] $end
$var wire 1 D% inBX [7] $end
$var wire 1 E% inBX [6] $end
$var wire 1 F% inBX [5] $end
$var wire 1 G% inBX [4] $end
$var wire 1 H% inBX [3] $end
$var wire 1 I% inBX [2] $end
$var wire 1 J% inBX [1] $end
$var wire 1 K% inBX [0] $end
$var wire 1 L% wrtDataD [15] $end
$var wire 1 M% wrtDataD [14] $end
$var wire 1 N% wrtDataD [13] $end
$var wire 1 O% wrtDataD [12] $end
$var wire 1 P% wrtDataD [11] $end
$var wire 1 Q% wrtDataD [10] $end
$var wire 1 R% wrtDataD [9] $end
$var wire 1 S% wrtDataD [8] $end
$var wire 1 T% wrtDataD [7] $end
$var wire 1 U% wrtDataD [6] $end
$var wire 1 V% wrtDataD [5] $end
$var wire 1 W% wrtDataD [4] $end
$var wire 1 X% wrtDataD [3] $end
$var wire 1 Y% wrtDataD [2] $end
$var wire 1 Z% wrtDataD [1] $end
$var wire 1 [% wrtDataD [0] $end
$var wire 1 \% wrtDataX [15] $end
$var wire 1 ]% wrtDataX [14] $end
$var wire 1 ^% wrtDataX [13] $end
$var wire 1 _% wrtDataX [12] $end
$var wire 1 `% wrtDataX [11] $end
$var wire 1 a% wrtDataX [10] $end
$var wire 1 b% wrtDataX [9] $end
$var wire 1 c% wrtDataX [8] $end
$var wire 1 d% wrtDataX [7] $end
$var wire 1 e% wrtDataX [6] $end
$var wire 1 f% wrtDataX [5] $end
$var wire 1 g% wrtDataX [4] $end
$var wire 1 h% wrtDataX [3] $end
$var wire 1 i% wrtDataX [2] $end
$var wire 1 j% wrtDataX [1] $end
$var wire 1 k% wrtDataX [0] $end
$var wire 1 l% wrtDataM [15] $end
$var wire 1 m% wrtDataM [14] $end
$var wire 1 n% wrtDataM [13] $end
$var wire 1 o% wrtDataM [12] $end
$var wire 1 p% wrtDataM [11] $end
$var wire 1 q% wrtDataM [10] $end
$var wire 1 r% wrtDataM [9] $end
$var wire 1 s% wrtDataM [8] $end
$var wire 1 t% wrtDataM [7] $end
$var wire 1 u% wrtDataM [6] $end
$var wire 1 v% wrtDataM [5] $end
$var wire 1 w% wrtDataM [4] $end
$var wire 1 x% wrtDataM [3] $end
$var wire 1 y% wrtDataM [2] $end
$var wire 1 z% wrtDataM [1] $end
$var wire 1 {% wrtDataM [0] $end
$var wire 1 |% jalSelD $end
$var wire 1 }% jalSelX $end
$var wire 1 ~% sOpSelD $end
$var wire 1 !& sOpSelX $end
$var wire 1 "& aluFinalX [15] $end
$var wire 1 #& aluFinalX [14] $end
$var wire 1 $& aluFinalX [13] $end
$var wire 1 %& aluFinalX [12] $end
$var wire 1 && aluFinalX [11] $end
$var wire 1 '& aluFinalX [10] $end
$var wire 1 (& aluFinalX [9] $end
$var wire 1 )& aluFinalX [8] $end
$var wire 1 *& aluFinalX [7] $end
$var wire 1 +& aluFinalX [6] $end
$var wire 1 ,& aluFinalX [5] $end
$var wire 1 -& aluFinalX [4] $end
$var wire 1 .& aluFinalX [3] $end
$var wire 1 /& aluFinalX [2] $end
$var wire 1 0& aluFinalX [1] $end
$var wire 1 1& aluFinalX [0] $end
$var wire 1 2& aluFinalM [15] $end
$var wire 1 3& aluFinalM [14] $end
$var wire 1 4& aluFinalM [13] $end
$var wire 1 5& aluFinalM [12] $end
$var wire 1 6& aluFinalM [11] $end
$var wire 1 7& aluFinalM [10] $end
$var wire 1 8& aluFinalM [9] $end
$var wire 1 9& aluFinalM [8] $end
$var wire 1 :& aluFinalM [7] $end
$var wire 1 ;& aluFinalM [6] $end
$var wire 1 <& aluFinalM [5] $end
$var wire 1 =& aluFinalM [4] $end
$var wire 1 >& aluFinalM [3] $end
$var wire 1 ?& aluFinalM [2] $end
$var wire 1 @& aluFinalM [1] $end
$var wire 1 A& aluFinalM [0] $end
$var wire 1 B& aluFinalW [15] $end
$var wire 1 C& aluFinalW [14] $end
$var wire 1 D& aluFinalW [13] $end
$var wire 1 E& aluFinalW [12] $end
$var wire 1 F& aluFinalW [11] $end
$var wire 1 G& aluFinalW [10] $end
$var wire 1 H& aluFinalW [9] $end
$var wire 1 I& aluFinalW [8] $end
$var wire 1 J& aluFinalW [7] $end
$var wire 1 K& aluFinalW [6] $end
$var wire 1 L& aluFinalW [5] $end
$var wire 1 M& aluFinalW [4] $end
$var wire 1 N& aluFinalW [3] $end
$var wire 1 O& aluFinalW [2] $end
$var wire 1 P& aluFinalW [1] $end
$var wire 1 Q& aluFinalW [0] $end
$var wire 1 R& aluOutX [15] $end
$var wire 1 S& aluOutX [14] $end
$var wire 1 T& aluOutX [13] $end
$var wire 1 U& aluOutX [12] $end
$var wire 1 V& aluOutX [11] $end
$var wire 1 W& aluOutX [10] $end
$var wire 1 X& aluOutX [9] $end
$var wire 1 Y& aluOutX [8] $end
$var wire 1 Z& aluOutX [7] $end
$var wire 1 [& aluOutX [6] $end
$var wire 1 \& aluOutX [5] $end
$var wire 1 ]& aluOutX [4] $end
$var wire 1 ^& aluOutX [3] $end
$var wire 1 _& aluOutX [2] $end
$var wire 1 `& aluOutX [1] $end
$var wire 1 a& aluOutX [0] $end
$var wire 1 b& aluOutM [15] $end
$var wire 1 c& aluOutM [14] $end
$var wire 1 d& aluOutM [13] $end
$var wire 1 e& aluOutM [12] $end
$var wire 1 f& aluOutM [11] $end
$var wire 1 g& aluOutM [10] $end
$var wire 1 h& aluOutM [9] $end
$var wire 1 i& aluOutM [8] $end
$var wire 1 j& aluOutM [7] $end
$var wire 1 k& aluOutM [6] $end
$var wire 1 l& aluOutM [5] $end
$var wire 1 m& aluOutM [4] $end
$var wire 1 n& aluOutM [3] $end
$var wire 1 o& aluOutM [2] $end
$var wire 1 p& aluOutM [1] $end
$var wire 1 q& aluOutM [0] $end
$var wire 1 r& memOutM [15] $end
$var wire 1 s& memOutM [14] $end
$var wire 1 t& memOutM [13] $end
$var wire 1 u& memOutM [12] $end
$var wire 1 v& memOutM [11] $end
$var wire 1 w& memOutM [10] $end
$var wire 1 x& memOutM [9] $end
$var wire 1 y& memOutM [8] $end
$var wire 1 z& memOutM [7] $end
$var wire 1 {& memOutM [6] $end
$var wire 1 |& memOutM [5] $end
$var wire 1 }& memOutM [4] $end
$var wire 1 ~& memOutM [3] $end
$var wire 1 !' memOutM [2] $end
$var wire 1 "' memOutM [1] $end
$var wire 1 #' memOutM [0] $end
$var wire 1 $' memOutW [15] $end
$var wire 1 %' memOutW [14] $end
$var wire 1 &' memOutW [13] $end
$var wire 1 '' memOutW [12] $end
$var wire 1 (' memOutW [11] $end
$var wire 1 )' memOutW [10] $end
$var wire 1 *' memOutW [9] $end
$var wire 1 +' memOutW [8] $end
$var wire 1 ,' memOutW [7] $end
$var wire 1 -' memOutW [6] $end
$var wire 1 .' memOutW [5] $end
$var wire 1 /' memOutW [4] $end
$var wire 1 0' memOutW [3] $end
$var wire 1 1' memOutW [2] $end
$var wire 1 2' memOutW [1] $end
$var wire 1 3' memOutW [0] $end
$var wire 1 4' addPCX [15] $end
$var wire 1 5' addPCX [14] $end
$var wire 1 6' addPCX [13] $end
$var wire 1 7' addPCX [12] $end
$var wire 1 8' addPCX [11] $end
$var wire 1 9' addPCX [10] $end
$var wire 1 :' addPCX [9] $end
$var wire 1 ;' addPCX [8] $end
$var wire 1 <' addPCX [7] $end
$var wire 1 =' addPCX [6] $end
$var wire 1 >' addPCX [5] $end
$var wire 1 ?' addPCX [4] $end
$var wire 1 @' addPCX [3] $end
$var wire 1 A' addPCX [2] $end
$var wire 1 B' addPCX [1] $end
$var wire 1 C' addPCX [0] $end
$var wire 1 D' addPCM [15] $end
$var wire 1 E' addPCM [14] $end
$var wire 1 F' addPCM [13] $end
$var wire 1 G' addPCM [12] $end
$var wire 1 H' addPCM [11] $end
$var wire 1 I' addPCM [10] $end
$var wire 1 J' addPCM [9] $end
$var wire 1 K' addPCM [8] $end
$var wire 1 L' addPCM [7] $end
$var wire 1 M' addPCM [6] $end
$var wire 1 N' addPCM [5] $end
$var wire 1 O' addPCM [4] $end
$var wire 1 P' addPCM [3] $end
$var wire 1 Q' addPCM [2] $end
$var wire 1 R' addPCM [1] $end
$var wire 1 S' addPCM [0] $end
$var wire 1 T' addPCW [15] $end
$var wire 1 U' addPCW [14] $end
$var wire 1 V' addPCW [13] $end
$var wire 1 W' addPCW [12] $end
$var wire 1 X' addPCW [11] $end
$var wire 1 Y' addPCW [10] $end
$var wire 1 Z' addPCW [9] $end
$var wire 1 [' addPCW [8] $end
$var wire 1 \' addPCW [7] $end
$var wire 1 ]' addPCW [6] $end
$var wire 1 ^' addPCW [5] $end
$var wire 1 _' addPCW [4] $end
$var wire 1 `' addPCW [3] $end
$var wire 1 a' addPCW [2] $end
$var wire 1 b' addPCW [1] $end
$var wire 1 c' addPCW [0] $end
$var wire 1 d' fetchErr $end
$var wire 1 e' decodeErr $end
$var wire 1 f' readEnD $end
$var wire 1 g' readEnX $end
$var wire 1 h' readEnM $end
$var wire 1 i' aluPCD $end
$var wire 1 j' aluPCX $end
$var wire 1 k' regWrtD $end
$var wire 1 l' regWrtX $end
$var wire 1 m' regWrtM $end
$var wire 1 n' regWrtW $end
$var wire 1 o' wrtRegD [2] $end
$var wire 1 p' wrtRegD [1] $end
$var wire 1 q' wrtRegD [0] $end
$var wire 1 r' wrtRegX [2] $end
$var wire 1 s' wrtRegX [1] $end
$var wire 1 t' wrtRegX [0] $end
$var wire 1 u' wrtRegM [2] $end
$var wire 1 v' wrtRegM [1] $end
$var wire 1 w' wrtRegM [0] $end
$var wire 1 x' wrtRegW [2] $end
$var wire 1 y' wrtRegW [1] $end
$var wire 1 z' wrtRegW [0] $end
$var wire 1 {' branchInstF $end
$var wire 1 |' branchInstD $end
$var wire 1 }' branchInstX $end
$var wire 1 ~' branchInstM $end
$var wire 1 !( branchInstW $end
$var wire 1 "( instrValidF $end
$var wire 1 #( instrValidD $end

$scope module fetchSection $end
$var wire 1 \! newPC [15] $end
$var wire 1 ]! newPC [14] $end
$var wire 1 ^! newPC [13] $end
$var wire 1 _! newPC [12] $end
$var wire 1 `! newPC [11] $end
$var wire 1 a! newPC [10] $end
$var wire 1 b! newPC [9] $end
$var wire 1 c! newPC [8] $end
$var wire 1 d! newPC [7] $end
$var wire 1 e! newPC [6] $end
$var wire 1 f! newPC [5] $end
$var wire 1 g! newPC [4] $end
$var wire 1 h! newPC [3] $end
$var wire 1 i! newPC [2] $end
$var wire 1 j! newPC [1] $end
$var wire 1 k! newPC [0] $end
$var wire 1 p" createDump $end
$var wire 1 7! rst $end
$var wire 1 5! clk $end
$var wire 1 l! instruction [15] $end
$var wire 1 m! instruction [14] $end
$var wire 1 n! instruction [13] $end
$var wire 1 o! instruction [12] $end
$var wire 1 p! instruction [11] $end
$var wire 1 q! instruction [10] $end
$var wire 1 r! instruction [9] $end
$var wire 1 s! instruction [8] $end
$var wire 1 t! instruction [7] $end
$var wire 1 u! instruction [6] $end
$var wire 1 v! instruction [5] $end
$var wire 1 w! instruction [4] $end
$var wire 1 x! instruction [3] $end
$var wire 1 y! instruction [2] $end
$var wire 1 z! instruction [1] $end
$var wire 1 {! instruction [0] $end
$var wire 1 q" incPC [15] $end
$var wire 1 r" incPC [14] $end
$var wire 1 s" incPC [13] $end
$var wire 1 t" incPC [12] $end
$var wire 1 u" incPC [11] $end
$var wire 1 v" incPC [10] $end
$var wire 1 w" incPC [9] $end
$var wire 1 x" incPC [8] $end
$var wire 1 y" incPC [7] $end
$var wire 1 z" incPC [6] $end
$var wire 1 {" incPC [5] $end
$var wire 1 |" incPC [4] $end
$var wire 1 }" incPC [3] $end
$var wire 1 ~" incPC [2] $end
$var wire 1 !# incPC [1] $end
$var wire 1 "# incPC [0] $end
$var wire 1 d' err $end
$var wire 1 "( instrValid $end
$var wire 1 k' regWrtD $end
$var wire 1 l' regWrtX $end
$var wire 1 m' regWrtM $end
$var wire 1 n' regWrtW $end
$var wire 1 o' wrtRegD [2] $end
$var wire 1 p' wrtRegD [1] $end
$var wire 1 q' wrtRegD [0] $end
$var wire 1 r' wrtRegX [2] $end
$var wire 1 s' wrtRegX [1] $end
$var wire 1 t' wrtRegX [0] $end
$var wire 1 u' wrtRegM [2] $end
$var wire 1 v' wrtRegM [1] $end
$var wire 1 w' wrtRegM [0] $end
$var wire 1 x' wrtRegW [2] $end
$var wire 1 y' wrtRegW [1] $end
$var wire 1 z' wrtRegW [0] $end
$var wire 1 {' branchInstF $end
$var wire 1 |' branchInstD $end
$var wire 1 }' branchInstX $end
$var wire 1 ~' branchInstM $end
$var wire 1 !( branchInstW $end
$var wire 1 $( pcRegAddr [15] $end
$var wire 1 %( pcRegAddr [14] $end
$var wire 1 &( pcRegAddr [13] $end
$var wire 1 '( pcRegAddr [12] $end
$var wire 1 (( pcRegAddr [11] $end
$var wire 1 )( pcRegAddr [10] $end
$var wire 1 *( pcRegAddr [9] $end
$var wire 1 +( pcRegAddr [8] $end
$var wire 1 ,( pcRegAddr [7] $end
$var wire 1 -( pcRegAddr [6] $end
$var wire 1 .( pcRegAddr [5] $end
$var wire 1 /( pcRegAddr [4] $end
$var wire 1 0( pcRegAddr [3] $end
$var wire 1 1( pcRegAddr [2] $end
$var wire 1 2( pcRegAddr [1] $end
$var wire 1 3( pcRegAddr [0] $end
$var wire 1 4( nextPC [15] $end
$var wire 1 5( nextPC [14] $end
$var wire 1 6( nextPC [13] $end
$var wire 1 7( nextPC [12] $end
$var wire 1 8( nextPC [11] $end
$var wire 1 9( nextPC [10] $end
$var wire 1 :( nextPC [9] $end
$var wire 1 ;( nextPC [8] $end
$var wire 1 <( nextPC [7] $end
$var wire 1 =( nextPC [6] $end
$var wire 1 >( nextPC [5] $end
$var wire 1 ?( nextPC [4] $end
$var wire 1 @( nextPC [3] $end
$var wire 1 A( nextPC [2] $end
$var wire 1 B( nextPC [1] $end
$var wire 1 C( nextPC [0] $end
$var wire 1 D( pcIncErr $end
$var wire 1 E( pcRegErr $end
$var wire 1 F( instruction2 [15] $end
$var wire 1 G( instruction2 [14] $end
$var wire 1 H( instruction2 [13] $end
$var wire 1 I( instruction2 [12] $end
$var wire 1 J( instruction2 [11] $end
$var wire 1 K( instruction2 [10] $end
$var wire 1 L( instruction2 [9] $end
$var wire 1 M( instruction2 [8] $end
$var wire 1 N( instruction2 [7] $end
$var wire 1 O( instruction2 [6] $end
$var wire 1 P( instruction2 [5] $end
$var wire 1 Q( instruction2 [4] $end
$var wire 1 R( instruction2 [3] $end
$var wire 1 S( instruction2 [2] $end
$var wire 1 T( instruction2 [1] $end
$var wire 1 U( instruction2 [0] $end
$var wire 1 V( pcNop $end
$var wire 1 W( pcIfBranch [15] $end
$var wire 1 X( pcIfBranch [14] $end
$var wire 1 Y( pcIfBranch [13] $end
$var wire 1 Z( pcIfBranch [12] $end
$var wire 1 [( pcIfBranch [11] $end
$var wire 1 \( pcIfBranch [10] $end
$var wire 1 ]( pcIfBranch [9] $end
$var wire 1 ^( pcIfBranch [8] $end
$var wire 1 _( pcIfBranch [7] $end
$var wire 1 `( pcIfBranch [6] $end
$var wire 1 a( pcIfBranch [5] $end
$var wire 1 b( pcIfBranch [4] $end
$var wire 1 c( pcIfBranch [3] $end
$var wire 1 d( pcIfBranch [2] $end
$var wire 1 e( pcIfBranch [1] $end
$var wire 1 f( pcIfBranch [0] $end

$scope module pc_inc $end
$var parameter 32 g( N $end
$var wire 1 q" sum [15] $end
$var wire 1 r" sum [14] $end
$var wire 1 s" sum [13] $end
$var wire 1 t" sum [12] $end
$var wire 1 u" sum [11] $end
$var wire 1 v" sum [10] $end
$var wire 1 w" sum [9] $end
$var wire 1 x" sum [8] $end
$var wire 1 y" sum [7] $end
$var wire 1 z" sum [6] $end
$var wire 1 {" sum [5] $end
$var wire 1 |" sum [4] $end
$var wire 1 }" sum [3] $end
$var wire 1 ~" sum [2] $end
$var wire 1 !# sum [1] $end
$var wire 1 "# sum [0] $end
$var wire 1 h( c_out $end
$var wire 1 D( ofl $end
$var wire 1 $( a [15] $end
$var wire 1 %( a [14] $end
$var wire 1 &( a [13] $end
$var wire 1 '( a [12] $end
$var wire 1 (( a [11] $end
$var wire 1 )( a [10] $end
$var wire 1 *( a [9] $end
$var wire 1 +( a [8] $end
$var wire 1 ,( a [7] $end
$var wire 1 -( a [6] $end
$var wire 1 .( a [5] $end
$var wire 1 /( a [4] $end
$var wire 1 0( a [3] $end
$var wire 1 1( a [2] $end
$var wire 1 2( a [1] $end
$var wire 1 3( a [0] $end
$var wire 1 i( b [15] $end
$var wire 1 j( b [14] $end
$var wire 1 k( b [13] $end
$var wire 1 l( b [12] $end
$var wire 1 m( b [11] $end
$var wire 1 n( b [10] $end
$var wire 1 o( b [9] $end
$var wire 1 p( b [8] $end
$var wire 1 q( b [7] $end
$var wire 1 r( b [6] $end
$var wire 1 s( b [5] $end
$var wire 1 t( b [4] $end
$var wire 1 u( b [3] $end
$var wire 1 v( b [2] $end
$var wire 1 w( b [1] $end
$var wire 1 x( b [0] $end
$var wire 1 y( c_in $end
$var wire 1 z( sign $end
$var wire 1 {( byte0_c $end
$var wire 1 |( byte1_c $end
$var wire 1 }( byte2_c $end

$scope module byte0 $end
$var parameter 32 ~( N $end
$var wire 1 }" sum [3] $end
$var wire 1 ~" sum [2] $end
$var wire 1 !# sum [1] $end
$var wire 1 "# sum [0] $end
$var wire 1 {( c_out $end
$var wire 1 0( a [3] $end
$var wire 1 1( a [2] $end
$var wire 1 2( a [1] $end
$var wire 1 3( a [0] $end
$var wire 1 u( b [3] $end
$var wire 1 v( b [2] $end
$var wire 1 w( b [1] $end
$var wire 1 x( b [0] $end
$var wire 1 y( c_in $end
$var wire 1 !) bit0_c $end
$var wire 1 ") bit1_c $end
$var wire 1 #) bit2_c $end

$scope module bit0 $end
$var wire 1 "# s $end
$var wire 1 !) c_out $end
$var wire 1 3( a $end
$var wire 1 x( b $end
$var wire 1 y( c_in $end
$var wire 1 $) sumXOR $end
$var wire 1 %) AB_nand $end
$var wire 1 &) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 $) out $end
$var wire 1 3( in1 $end
$var wire 1 x( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 "# out $end
$var wire 1 $) in1 $end
$var wire 1 y( in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 %) out $end
$var wire 1 3( in1 $end
$var wire 1 x( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 &) out $end
$var wire 1 $) in1 $end
$var wire 1 y( in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 !) out $end
$var wire 1 &) in1 $end
$var wire 1 %) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 !# s $end
$var wire 1 ") c_out $end
$var wire 1 2( a $end
$var wire 1 w( b $end
$var wire 1 !) c_in $end
$var wire 1 ') sumXOR $end
$var wire 1 () AB_nand $end
$var wire 1 )) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ') out $end
$var wire 1 2( in1 $end
$var wire 1 w( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 !# out $end
$var wire 1 ') in1 $end
$var wire 1 !) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 () out $end
$var wire 1 2( in1 $end
$var wire 1 w( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 )) out $end
$var wire 1 ') in1 $end
$var wire 1 !) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ") out $end
$var wire 1 )) in1 $end
$var wire 1 () in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ~" s $end
$var wire 1 #) c_out $end
$var wire 1 1( a $end
$var wire 1 v( b $end
$var wire 1 ") c_in $end
$var wire 1 *) sumXOR $end
$var wire 1 +) AB_nand $end
$var wire 1 ,) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 *) out $end
$var wire 1 1( in1 $end
$var wire 1 v( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ~" out $end
$var wire 1 *) in1 $end
$var wire 1 ") in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 +) out $end
$var wire 1 1( in1 $end
$var wire 1 v( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ,) out $end
$var wire 1 *) in1 $end
$var wire 1 ") in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 #) out $end
$var wire 1 ,) in1 $end
$var wire 1 +) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 }" s $end
$var wire 1 {( c_out $end
$var wire 1 0( a $end
$var wire 1 u( b $end
$var wire 1 #) c_in $end
$var wire 1 -) sumXOR $end
$var wire 1 .) AB_nand $end
$var wire 1 /) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 -) out $end
$var wire 1 0( in1 $end
$var wire 1 u( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 }" out $end
$var wire 1 -) in1 $end
$var wire 1 #) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 .) out $end
$var wire 1 0( in1 $end
$var wire 1 u( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 /) out $end
$var wire 1 -) in1 $end
$var wire 1 #) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 {( out $end
$var wire 1 /) in1 $end
$var wire 1 .) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 0) N $end
$var wire 1 y" sum [3] $end
$var wire 1 z" sum [2] $end
$var wire 1 {" sum [1] $end
$var wire 1 |" sum [0] $end
$var wire 1 |( c_out $end
$var wire 1 ,( a [3] $end
$var wire 1 -( a [2] $end
$var wire 1 .( a [1] $end
$var wire 1 /( a [0] $end
$var wire 1 q( b [3] $end
$var wire 1 r( b [2] $end
$var wire 1 s( b [1] $end
$var wire 1 t( b [0] $end
$var wire 1 {( c_in $end
$var wire 1 1) bit0_c $end
$var wire 1 2) bit1_c $end
$var wire 1 3) bit2_c $end

$scope module bit0 $end
$var wire 1 |" s $end
$var wire 1 1) c_out $end
$var wire 1 /( a $end
$var wire 1 t( b $end
$var wire 1 {( c_in $end
$var wire 1 4) sumXOR $end
$var wire 1 5) AB_nand $end
$var wire 1 6) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 4) out $end
$var wire 1 /( in1 $end
$var wire 1 t( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 |" out $end
$var wire 1 4) in1 $end
$var wire 1 {( in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 5) out $end
$var wire 1 /( in1 $end
$var wire 1 t( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 6) out $end
$var wire 1 4) in1 $end
$var wire 1 {( in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 1) out $end
$var wire 1 6) in1 $end
$var wire 1 5) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 {" s $end
$var wire 1 2) c_out $end
$var wire 1 .( a $end
$var wire 1 s( b $end
$var wire 1 1) c_in $end
$var wire 1 7) sumXOR $end
$var wire 1 8) AB_nand $end
$var wire 1 9) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 7) out $end
$var wire 1 .( in1 $end
$var wire 1 s( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 {" out $end
$var wire 1 7) in1 $end
$var wire 1 1) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 8) out $end
$var wire 1 .( in1 $end
$var wire 1 s( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 9) out $end
$var wire 1 7) in1 $end
$var wire 1 1) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 2) out $end
$var wire 1 9) in1 $end
$var wire 1 8) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 z" s $end
$var wire 1 3) c_out $end
$var wire 1 -( a $end
$var wire 1 r( b $end
$var wire 1 2) c_in $end
$var wire 1 :) sumXOR $end
$var wire 1 ;) AB_nand $end
$var wire 1 <) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 :) out $end
$var wire 1 -( in1 $end
$var wire 1 r( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 z" out $end
$var wire 1 :) in1 $end
$var wire 1 2) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ;) out $end
$var wire 1 -( in1 $end
$var wire 1 r( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 <) out $end
$var wire 1 :) in1 $end
$var wire 1 2) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 3) out $end
$var wire 1 <) in1 $end
$var wire 1 ;) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 y" s $end
$var wire 1 |( c_out $end
$var wire 1 ,( a $end
$var wire 1 q( b $end
$var wire 1 3) c_in $end
$var wire 1 =) sumXOR $end
$var wire 1 >) AB_nand $end
$var wire 1 ?) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 =) out $end
$var wire 1 ,( in1 $end
$var wire 1 q( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 y" out $end
$var wire 1 =) in1 $end
$var wire 1 3) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 >) out $end
$var wire 1 ,( in1 $end
$var wire 1 q( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ?) out $end
$var wire 1 =) in1 $end
$var wire 1 3) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 |( out $end
$var wire 1 ?) in1 $end
$var wire 1 >) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 @) N $end
$var wire 1 u" sum [3] $end
$var wire 1 v" sum [2] $end
$var wire 1 w" sum [1] $end
$var wire 1 x" sum [0] $end
$var wire 1 }( c_out $end
$var wire 1 (( a [3] $end
$var wire 1 )( a [2] $end
$var wire 1 *( a [1] $end
$var wire 1 +( a [0] $end
$var wire 1 m( b [3] $end
$var wire 1 n( b [2] $end
$var wire 1 o( b [1] $end
$var wire 1 p( b [0] $end
$var wire 1 |( c_in $end
$var wire 1 A) bit0_c $end
$var wire 1 B) bit1_c $end
$var wire 1 C) bit2_c $end

$scope module bit0 $end
$var wire 1 x" s $end
$var wire 1 A) c_out $end
$var wire 1 +( a $end
$var wire 1 p( b $end
$var wire 1 |( c_in $end
$var wire 1 D) sumXOR $end
$var wire 1 E) AB_nand $end
$var wire 1 F) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 D) out $end
$var wire 1 +( in1 $end
$var wire 1 p( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 x" out $end
$var wire 1 D) in1 $end
$var wire 1 |( in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 E) out $end
$var wire 1 +( in1 $end
$var wire 1 p( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 F) out $end
$var wire 1 D) in1 $end
$var wire 1 |( in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 A) out $end
$var wire 1 F) in1 $end
$var wire 1 E) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 w" s $end
$var wire 1 B) c_out $end
$var wire 1 *( a $end
$var wire 1 o( b $end
$var wire 1 A) c_in $end
$var wire 1 G) sumXOR $end
$var wire 1 H) AB_nand $end
$var wire 1 I) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 G) out $end
$var wire 1 *( in1 $end
$var wire 1 o( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 w" out $end
$var wire 1 G) in1 $end
$var wire 1 A) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 H) out $end
$var wire 1 *( in1 $end
$var wire 1 o( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 I) out $end
$var wire 1 G) in1 $end
$var wire 1 A) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 B) out $end
$var wire 1 I) in1 $end
$var wire 1 H) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 v" s $end
$var wire 1 C) c_out $end
$var wire 1 )( a $end
$var wire 1 n( b $end
$var wire 1 B) c_in $end
$var wire 1 J) sumXOR $end
$var wire 1 K) AB_nand $end
$var wire 1 L) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 J) out $end
$var wire 1 )( in1 $end
$var wire 1 n( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 v" out $end
$var wire 1 J) in1 $end
$var wire 1 B) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 K) out $end
$var wire 1 )( in1 $end
$var wire 1 n( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 L) out $end
$var wire 1 J) in1 $end
$var wire 1 B) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 C) out $end
$var wire 1 L) in1 $end
$var wire 1 K) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 u" s $end
$var wire 1 }( c_out $end
$var wire 1 (( a $end
$var wire 1 m( b $end
$var wire 1 C) c_in $end
$var wire 1 M) sumXOR $end
$var wire 1 N) AB_nand $end
$var wire 1 O) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 M) out $end
$var wire 1 (( in1 $end
$var wire 1 m( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 u" out $end
$var wire 1 M) in1 $end
$var wire 1 C) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 N) out $end
$var wire 1 (( in1 $end
$var wire 1 m( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 O) out $end
$var wire 1 M) in1 $end
$var wire 1 C) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 }( out $end
$var wire 1 O) in1 $end
$var wire 1 N) in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 P) N $end
$var wire 1 q" sum [3] $end
$var wire 1 r" sum [2] $end
$var wire 1 s" sum [1] $end
$var wire 1 t" sum [0] $end
$var wire 1 h( c_out $end
$var wire 1 $( a [3] $end
$var wire 1 %( a [2] $end
$var wire 1 &( a [1] $end
$var wire 1 '( a [0] $end
$var wire 1 i( b [3] $end
$var wire 1 j( b [2] $end
$var wire 1 k( b [1] $end
$var wire 1 l( b [0] $end
$var wire 1 }( c_in $end
$var wire 1 Q) bit0_c $end
$var wire 1 R) bit1_c $end
$var wire 1 S) bit2_c $end

$scope module bit0 $end
$var wire 1 t" s $end
$var wire 1 Q) c_out $end
$var wire 1 '( a $end
$var wire 1 l( b $end
$var wire 1 }( c_in $end
$var wire 1 T) sumXOR $end
$var wire 1 U) AB_nand $end
$var wire 1 V) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 T) out $end
$var wire 1 '( in1 $end
$var wire 1 l( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 t" out $end
$var wire 1 T) in1 $end
$var wire 1 }( in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 U) out $end
$var wire 1 '( in1 $end
$var wire 1 l( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 V) out $end
$var wire 1 T) in1 $end
$var wire 1 }( in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Q) out $end
$var wire 1 V) in1 $end
$var wire 1 U) in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 s" s $end
$var wire 1 R) c_out $end
$var wire 1 &( a $end
$var wire 1 k( b $end
$var wire 1 Q) c_in $end
$var wire 1 W) sumXOR $end
$var wire 1 X) AB_nand $end
$var wire 1 Y) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 W) out $end
$var wire 1 &( in1 $end
$var wire 1 k( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 s" out $end
$var wire 1 W) in1 $end
$var wire 1 Q) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 X) out $end
$var wire 1 &( in1 $end
$var wire 1 k( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Y) out $end
$var wire 1 W) in1 $end
$var wire 1 Q) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 R) out $end
$var wire 1 Y) in1 $end
$var wire 1 X) in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 r" s $end
$var wire 1 S) c_out $end
$var wire 1 %( a $end
$var wire 1 j( b $end
$var wire 1 R) c_in $end
$var wire 1 Z) sumXOR $end
$var wire 1 [) AB_nand $end
$var wire 1 \) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Z) out $end
$var wire 1 %( in1 $end
$var wire 1 j( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 r" out $end
$var wire 1 Z) in1 $end
$var wire 1 R) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 [) out $end
$var wire 1 %( in1 $end
$var wire 1 j( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 \) out $end
$var wire 1 Z) in1 $end
$var wire 1 R) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 S) out $end
$var wire 1 \) in1 $end
$var wire 1 [) in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 q" s $end
$var wire 1 h( c_out $end
$var wire 1 $( a $end
$var wire 1 i( b $end
$var wire 1 S) c_in $end
$var wire 1 ]) sumXOR $end
$var wire 1 ^) AB_nand $end
$var wire 1 _) AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ]) out $end
$var wire 1 $( in1 $end
$var wire 1 i( in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 q" out $end
$var wire 1 ]) in1 $end
$var wire 1 S) in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ^) out $end
$var wire 1 $( in1 $end
$var wire 1 i( in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 _) out $end
$var wire 1 ]) in1 $end
$var wire 1 S) in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 h( out $end
$var wire 1 _) in1 $end
$var wire 1 ^) in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module PC $end
$var parameter 32 `) OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 W( writeData [15] $end
$var wire 1 X( writeData [14] $end
$var wire 1 Y( writeData [13] $end
$var wire 1 Z( writeData [12] $end
$var wire 1 [( writeData [11] $end
$var wire 1 \( writeData [10] $end
$var wire 1 ]( writeData [9] $end
$var wire 1 ^( writeData [8] $end
$var wire 1 _( writeData [7] $end
$var wire 1 `( writeData [6] $end
$var wire 1 a( writeData [5] $end
$var wire 1 b( writeData [4] $end
$var wire 1 c( writeData [3] $end
$var wire 1 d( writeData [2] $end
$var wire 1 e( writeData [1] $end
$var wire 1 f( writeData [0] $end
$var wire 1 a) writeEn $end
$var wire 1 $( readData [15] $end
$var wire 1 %( readData [14] $end
$var wire 1 &( readData [13] $end
$var wire 1 '( readData [12] $end
$var wire 1 (( readData [11] $end
$var wire 1 )( readData [10] $end
$var wire 1 *( readData [9] $end
$var wire 1 +( readData [8] $end
$var wire 1 ,( readData [7] $end
$var wire 1 -( readData [6] $end
$var wire 1 .( readData [5] $end
$var wire 1 /( readData [4] $end
$var wire 1 0( readData [3] $end
$var wire 1 1( readData [2] $end
$var wire 1 2( readData [1] $end
$var wire 1 3( readData [0] $end
$var wire 1 E( err $end
$var wire 1 b) dff_in [15] $end
$var wire 1 c) dff_in [14] $end
$var wire 1 d) dff_in [13] $end
$var wire 1 e) dff_in [12] $end
$var wire 1 f) dff_in [11] $end
$var wire 1 g) dff_in [10] $end
$var wire 1 h) dff_in [9] $end
$var wire 1 i) dff_in [8] $end
$var wire 1 j) dff_in [7] $end
$var wire 1 k) dff_in [6] $end
$var wire 1 l) dff_in [5] $end
$var wire 1 m) dff_in [4] $end
$var wire 1 n) dff_in [3] $end
$var wire 1 o) dff_in [2] $end
$var wire 1 p) dff_in [1] $end
$var wire 1 q) dff_in [0] $end

$scope module bits[15] $end
$var wire 1 $( q $end
$var wire 1 b) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r) state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 %( q $end
$var wire 1 c) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s) state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 &( q $end
$var wire 1 d) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t) state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 '( q $end
$var wire 1 e) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u) state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 (( q $end
$var wire 1 f) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v) state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 )( q $end
$var wire 1 g) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w) state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 *( q $end
$var wire 1 h) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x) state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 +( q $end
$var wire 1 i) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y) state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 ,( q $end
$var wire 1 j) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z) state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 -( q $end
$var wire 1 k) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {) state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 .( q $end
$var wire 1 l) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |) state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 /( q $end
$var wire 1 m) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }) state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 0( q $end
$var wire 1 n) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~) state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 1( q $end
$var wire 1 o) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !* state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 2( q $end
$var wire 1 p) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "* state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 3( q $end
$var wire 1 q) d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #* state $end
$upscope $end
$upscope $end

$scope module instruction_memory $end
$var wire 1 F( data_out [15] $end
$var wire 1 G( data_out [14] $end
$var wire 1 H( data_out [13] $end
$var wire 1 I( data_out [12] $end
$var wire 1 J( data_out [11] $end
$var wire 1 K( data_out [10] $end
$var wire 1 L( data_out [9] $end
$var wire 1 M( data_out [8] $end
$var wire 1 N( data_out [7] $end
$var wire 1 O( data_out [6] $end
$var wire 1 P( data_out [5] $end
$var wire 1 Q( data_out [4] $end
$var wire 1 R( data_out [3] $end
$var wire 1 S( data_out [2] $end
$var wire 1 T( data_out [1] $end
$var wire 1 U( data_out [0] $end
$var wire 1 $* data_in [15] $end
$var wire 1 %* data_in [14] $end
$var wire 1 &* data_in [13] $end
$var wire 1 '* data_in [12] $end
$var wire 1 (* data_in [11] $end
$var wire 1 )* data_in [10] $end
$var wire 1 ** data_in [9] $end
$var wire 1 +* data_in [8] $end
$var wire 1 ,* data_in [7] $end
$var wire 1 -* data_in [6] $end
$var wire 1 .* data_in [5] $end
$var wire 1 /* data_in [4] $end
$var wire 1 0* data_in [3] $end
$var wire 1 1* data_in [2] $end
$var wire 1 2* data_in [1] $end
$var wire 1 3* data_in [0] $end
$var wire 1 $( addr [15] $end
$var wire 1 %( addr [14] $end
$var wire 1 &( addr [13] $end
$var wire 1 '( addr [12] $end
$var wire 1 (( addr [11] $end
$var wire 1 )( addr [10] $end
$var wire 1 *( addr [9] $end
$var wire 1 +( addr [8] $end
$var wire 1 ,( addr [7] $end
$var wire 1 -( addr [6] $end
$var wire 1 .( addr [5] $end
$var wire 1 /( addr [4] $end
$var wire 1 0( addr [3] $end
$var wire 1 1( addr [2] $end
$var wire 1 2( addr [1] $end
$var wire 1 3( addr [0] $end
$var wire 1 4* enable $end
$var wire 1 5* wr $end
$var wire 1 p" createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6* loaded $end
$var reg 17 7* largest [16:0] $end
$var integer 32 8* mcd $end
$var integer 32 9* i $end
$upscope $end

$scope module hazard $end
$var parameter 16 :* NOP $end
$var wire 1 7! rst $end
$var wire 1 5! clk $end
$var wire 1 F( fetch_inst [15] $end
$var wire 1 G( fetch_inst [14] $end
$var wire 1 H( fetch_inst [13] $end
$var wire 1 I( fetch_inst [12] $end
$var wire 1 J( fetch_inst [11] $end
$var wire 1 K( fetch_inst [10] $end
$var wire 1 L( fetch_inst [9] $end
$var wire 1 M( fetch_inst [8] $end
$var wire 1 N( fetch_inst [7] $end
$var wire 1 O( fetch_inst [6] $end
$var wire 1 P( fetch_inst [5] $end
$var wire 1 Q( fetch_inst [4] $end
$var wire 1 R( fetch_inst [3] $end
$var wire 1 S( fetch_inst [2] $end
$var wire 1 T( fetch_inst [1] $end
$var wire 1 U( fetch_inst [0] $end
$var reg 16 ;* next_inst [15:0] $end
$var reg 1 <* pcNop $end
$var wire 1 k' regWrtD $end
$var wire 1 l' regWrtX $end
$var wire 1 m' regWrtM $end
$var wire 1 n' regWrtW $end
$var wire 1 o' wrtRegD [2] $end
$var wire 1 p' wrtRegD [1] $end
$var wire 1 q' wrtRegD [0] $end
$var wire 1 r' wrtRegX [2] $end
$var wire 1 s' wrtRegX [1] $end
$var wire 1 t' wrtRegX [0] $end
$var wire 1 u' wrtRegM [2] $end
$var wire 1 v' wrtRegM [1] $end
$var wire 1 w' wrtRegM [0] $end
$var wire 1 x' wrtRegW [2] $end
$var wire 1 y' wrtRegW [1] $end
$var wire 1 z' wrtRegW [0] $end
$var reg 1 =* branchInstF $end
$var wire 1 |' branchInstD $end
$var wire 1 }' branchInstX $end
$var wire 1 ~' branchInstM $end
$var wire 1 !( branchInstW $end
$var reg 1 >* rsHazard $end
$var reg 1 ?* rdHazard $end
$var reg 1 @* rtHazard $end
$var reg 1 A* controlHazard $end
$upscope $end
$upscope $end

$scope module fetch2decode $end
$var wire 1 l! instructionF [15] $end
$var wire 1 m! instructionF [14] $end
$var wire 1 n! instructionF [13] $end
$var wire 1 o! instructionF [12] $end
$var wire 1 p! instructionF [11] $end
$var wire 1 q! instructionF [10] $end
$var wire 1 r! instructionF [9] $end
$var wire 1 s! instructionF [8] $end
$var wire 1 t! instructionF [7] $end
$var wire 1 u! instructionF [6] $end
$var wire 1 v! instructionF [5] $end
$var wire 1 w! instructionF [4] $end
$var wire 1 x! instructionF [3] $end
$var wire 1 y! instructionF [2] $end
$var wire 1 z! instructionF [1] $end
$var wire 1 {! instructionF [0] $end
$var wire 1 q" incPCF [15] $end
$var wire 1 r" incPCF [14] $end
$var wire 1 s" incPCF [13] $end
$var wire 1 t" incPCF [12] $end
$var wire 1 u" incPCF [11] $end
$var wire 1 v" incPCF [10] $end
$var wire 1 w" incPCF [9] $end
$var wire 1 x" incPCF [8] $end
$var wire 1 y" incPCF [7] $end
$var wire 1 z" incPCF [6] $end
$var wire 1 {" incPCF [5] $end
$var wire 1 |" incPCF [4] $end
$var wire 1 }" incPCF [3] $end
$var wire 1 ~" incPCF [2] $end
$var wire 1 !# incPCF [1] $end
$var wire 1 "# incPCF [0] $end
$var wire 1 d' errF $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 {' branchInstF $end
$var wire 1 "( instrValidF $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 |' branchInstD $end
$var wire 1 #( instrValidD $end

$scope module branchInstLatch $end
$var wire 1 |' q $end
$var wire 1 {' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B* state $end
$upscope $end

$scope module instrValidLatch $end
$var wire 1 #( q $end
$var wire 1 "( d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C* state $end
$upscope $end

$scope module instructLatch[15] $end
$var wire 1 |! q $end
$var wire 1 l! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D* state $end
$upscope $end

$scope module instructLatch[14] $end
$var wire 1 }! q $end
$var wire 1 m! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E* state $end
$upscope $end

$scope module instructLatch[13] $end
$var wire 1 ~! q $end
$var wire 1 n! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F* state $end
$upscope $end

$scope module instructLatch[12] $end
$var wire 1 !" q $end
$var wire 1 o! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G* state $end
$upscope $end

$scope module instructLatch[11] $end
$var wire 1 "" q $end
$var wire 1 p! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H* state $end
$upscope $end

$scope module instructLatch[10] $end
$var wire 1 #" q $end
$var wire 1 q! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I* state $end
$upscope $end

$scope module instructLatch[9] $end
$var wire 1 $" q $end
$var wire 1 r! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J* state $end
$upscope $end

$scope module instructLatch[8] $end
$var wire 1 %" q $end
$var wire 1 s! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K* state $end
$upscope $end

$scope module instructLatch[7] $end
$var wire 1 &" q $end
$var wire 1 t! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L* state $end
$upscope $end

$scope module instructLatch[6] $end
$var wire 1 '" q $end
$var wire 1 u! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M* state $end
$upscope $end

$scope module instructLatch[5] $end
$var wire 1 (" q $end
$var wire 1 v! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N* state $end
$upscope $end

$scope module instructLatch[4] $end
$var wire 1 )" q $end
$var wire 1 w! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O* state $end
$upscope $end

$scope module instructLatch[3] $end
$var wire 1 *" q $end
$var wire 1 x! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P* state $end
$upscope $end

$scope module instructLatch[2] $end
$var wire 1 +" q $end
$var wire 1 y! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q* state $end
$upscope $end

$scope module instructLatch[1] $end
$var wire 1 ," q $end
$var wire 1 z! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R* state $end
$upscope $end

$scope module instructLatch[0] $end
$var wire 1 -" q $end
$var wire 1 {! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S* state $end
$upscope $end

$scope module incPCLatch[15] $end
$var wire 1 ## q $end
$var wire 1 q" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T* state $end
$upscope $end

$scope module incPCLatch[14] $end
$var wire 1 $# q $end
$var wire 1 r" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U* state $end
$upscope $end

$scope module incPCLatch[13] $end
$var wire 1 %# q $end
$var wire 1 s" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V* state $end
$upscope $end

$scope module incPCLatch[12] $end
$var wire 1 &# q $end
$var wire 1 t" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W* state $end
$upscope $end

$scope module incPCLatch[11] $end
$var wire 1 '# q $end
$var wire 1 u" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X* state $end
$upscope $end

$scope module incPCLatch[10] $end
$var wire 1 (# q $end
$var wire 1 v" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y* state $end
$upscope $end

$scope module incPCLatch[9] $end
$var wire 1 )# q $end
$var wire 1 w" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z* state $end
$upscope $end

$scope module incPCLatch[8] $end
$var wire 1 *# q $end
$var wire 1 x" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [* state $end
$upscope $end

$scope module incPCLatch[7] $end
$var wire 1 +# q $end
$var wire 1 y" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \* state $end
$upscope $end

$scope module incPCLatch[6] $end
$var wire 1 ,# q $end
$var wire 1 z" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]* state $end
$upscope $end

$scope module incPCLatch[5] $end
$var wire 1 -# q $end
$var wire 1 {" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^* state $end
$upscope $end

$scope module incPCLatch[4] $end
$var wire 1 .# q $end
$var wire 1 |" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _* state $end
$upscope $end

$scope module incPCLatch[3] $end
$var wire 1 /# q $end
$var wire 1 }" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `* state $end
$upscope $end

$scope module incPCLatch[2] $end
$var wire 1 0# q $end
$var wire 1 ~" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a* state $end
$upscope $end

$scope module incPCLatch[1] $end
$var wire 1 1# q $end
$var wire 1 !# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b* state $end
$upscope $end

$scope module incPCLatch[0] $end
$var wire 1 2# q $end
$var wire 1 "# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c* state $end
$upscope $end
$upscope $end

$scope module decodeSection $end
$var wire 1 |! instruction [15] $end
$var wire 1 }! instruction [14] $end
$var wire 1 ~! instruction [13] $end
$var wire 1 !" instruction [12] $end
$var wire 1 "" instruction [11] $end
$var wire 1 #" instruction [10] $end
$var wire 1 $" instruction [9] $end
$var wire 1 %" instruction [8] $end
$var wire 1 &" instruction [7] $end
$var wire 1 '" instruction [6] $end
$var wire 1 (" instruction [5] $end
$var wire 1 )" instruction [4] $end
$var wire 1 *" instruction [3] $end
$var wire 1 +" instruction [2] $end
$var wire 1 ," instruction [1] $end
$var wire 1 -" instruction [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 n' regWrt $end
$var wire 1 x' wrtReg [2] $end
$var wire 1 y' wrtReg [1] $end
$var wire 1 z' wrtReg [0] $end
$var wire 1 #( instrValidD $end
$var wire 1 C# imm8 [15] $end
$var wire 1 D# imm8 [14] $end
$var wire 1 E# imm8 [13] $end
$var wire 1 F# imm8 [12] $end
$var wire 1 G# imm8 [11] $end
$var wire 1 H# imm8 [10] $end
$var wire 1 I# imm8 [9] $end
$var wire 1 J# imm8 [8] $end
$var wire 1 K# imm8 [7] $end
$var wire 1 L# imm8 [6] $end
$var wire 1 M# imm8 [5] $end
$var wire 1 N# imm8 [4] $end
$var wire 1 O# imm8 [3] $end
$var wire 1 P# imm8 [2] $end
$var wire 1 Q# imm8 [1] $end
$var wire 1 R# imm8 [0] $end
$var wire 1 %$ imm11 [15] $end
$var wire 1 &$ imm11 [14] $end
$var wire 1 '$ imm11 [13] $end
$var wire 1 ($ imm11 [12] $end
$var wire 1 )$ imm11 [11] $end
$var wire 1 *$ imm11 [10] $end
$var wire 1 +$ imm11 [9] $end
$var wire 1 ,$ imm11 [8] $end
$var wire 1 -$ imm11 [7] $end
$var wire 1 .$ imm11 [6] $end
$var wire 1 /$ imm11 [5] $end
$var wire 1 0$ imm11 [4] $end
$var wire 1 1$ imm11 [3] $end
$var wire 1 2$ imm11 [2] $end
$var wire 1 3$ imm11 [1] $end
$var wire 1 4$ imm11 [0] $end
$var wire 1 E$ aluJmp $end
$var wire 1 G$ SLBIsel $end
$var wire 1 n" createDump $end
$var wire 1 I$ memWrt $end
$var wire 1 L$ brchSig [2] $end
$var wire 1 M$ brchSig [1] $end
$var wire 1 N$ brchSig [0] $end
$var wire 1 R$ Cin $end
$var wire 1 T$ invA $end
$var wire 1 V$ invB $end
$var wire 1 X$ wbDataSel [1] $end
$var wire 1 Y$ wbDataSel [0] $end
$var wire 1 `$ immSrc $end
$var wire 1 b$ aluOp [3] $end
$var wire 1 c$ aluOp [2] $end
$var wire 1 d$ aluOp [1] $end
$var wire 1 e$ aluOp [0] $end
$var wire 1 |% jalSel $end
$var wire 1 ~% sOpSel $end
$var wire 1 f' readEn $end
$var wire 1 i' aluPC $end
$var wire 1 k' regWrtOut $end
$var wire 1 o' wrtRegOut [2] $end
$var wire 1 p' wrtRegOut [1] $end
$var wire 1 q' wrtRegOut [0] $end
$var wire 1 j$ inA [15] $end
$var wire 1 k$ inA [14] $end
$var wire 1 l$ inA [13] $end
$var wire 1 m$ inA [12] $end
$var wire 1 n$ inA [11] $end
$var wire 1 o$ inA [10] $end
$var wire 1 p$ inA [9] $end
$var wire 1 q$ inA [8] $end
$var wire 1 r$ inA [7] $end
$var wire 1 s$ inA [6] $end
$var wire 1 t$ inA [5] $end
$var wire 1 u$ inA [4] $end
$var wire 1 v$ inA [3] $end
$var wire 1 w$ inA [2] $end
$var wire 1 x$ inA [1] $end
$var wire 1 y$ inA [0] $end
$var wire 1 ,% inB [15] $end
$var wire 1 -% inB [14] $end
$var wire 1 .% inB [13] $end
$var wire 1 /% inB [12] $end
$var wire 1 0% inB [11] $end
$var wire 1 1% inB [10] $end
$var wire 1 2% inB [9] $end
$var wire 1 3% inB [8] $end
$var wire 1 4% inB [7] $end
$var wire 1 5% inB [6] $end
$var wire 1 6% inB [5] $end
$var wire 1 7% inB [4] $end
$var wire 1 8% inB [3] $end
$var wire 1 9% inB [2] $end
$var wire 1 :% inB [1] $end
$var wire 1 ;% inB [0] $end
$var wire 1 L% wrtData [15] $end
$var wire 1 M% wrtData [14] $end
$var wire 1 N% wrtData [13] $end
$var wire 1 O% wrtData [12] $end
$var wire 1 P% wrtData [11] $end
$var wire 1 Q% wrtData [10] $end
$var wire 1 R% wrtData [9] $end
$var wire 1 S% wrtData [8] $end
$var wire 1 T% wrtData [7] $end
$var wire 1 U% wrtData [6] $end
$var wire 1 V% wrtData [5] $end
$var wire 1 W% wrtData [4] $end
$var wire 1 X% wrtData [3] $end
$var wire 1 Y% wrtData [2] $end
$var wire 1 Z% wrtData [1] $end
$var wire 1 [% wrtData [0] $end
$var wire 1 e' err $end
$var wire 1 d* zeroSel $end
$var wire 1 e* imm5 [15] $end
$var wire 1 f* imm5 [14] $end
$var wire 1 g* imm5 [13] $end
$var wire 1 h* imm5 [12] $end
$var wire 1 i* imm5 [11] $end
$var wire 1 j* imm5 [10] $end
$var wire 1 k* imm5 [9] $end
$var wire 1 l* imm5 [8] $end
$var wire 1 m* imm5 [7] $end
$var wire 1 n* imm5 [6] $end
$var wire 1 o* imm5 [5] $end
$var wire 1 p* imm5 [4] $end
$var wire 1 q* imm5 [3] $end
$var wire 1 r* imm5 [2] $end
$var wire 1 s* imm5 [1] $end
$var wire 1 t* imm5 [0] $end
$var wire 1 u* regDestSel [1] $end
$var wire 1 v* regDestSel [0] $end
$var wire 1 w* regB [15] $end
$var wire 1 x* regB [14] $end
$var wire 1 y* regB [13] $end
$var wire 1 z* regB [12] $end
$var wire 1 {* regB [11] $end
$var wire 1 |* regB [10] $end
$var wire 1 }* regB [9] $end
$var wire 1 ~* regB [8] $end
$var wire 1 !+ regB [7] $end
$var wire 1 "+ regB [6] $end
$var wire 1 #+ regB [5] $end
$var wire 1 $+ regB [4] $end
$var wire 1 %+ regB [3] $end
$var wire 1 &+ regB [2] $end
$var wire 1 '+ regB [1] $end
$var wire 1 (+ regB [0] $end
$var wire 1 )+ BSrc [1] $end
$var wire 1 *+ BSrc [0] $end
$var wire 1 ++ stuSel $end
$var wire 1 ,+ regErr $end
$var wire 1 -+ cntrlErr $end
$var wire 1 .+ inst [15] $end
$var wire 1 /+ inst [14] $end
$var wire 1 0+ inst [13] $end
$var wire 1 1+ inst [12] $end
$var wire 1 2+ inst [11] $end
$var wire 1 3+ inst [10] $end
$var wire 1 4+ inst [9] $end
$var wire 1 5+ inst [8] $end
$var wire 1 6+ inst [7] $end
$var wire 1 7+ inst [6] $end
$var wire 1 8+ inst [5] $end
$var wire 1 9+ inst [4] $end
$var wire 1 :+ inst [3] $end
$var wire 1 ;+ inst [2] $end
$var wire 1 <+ inst [1] $end
$var wire 1 =+ inst [0] $end

$scope module ALU_OP $end
$var parameter 4 >+ RLL $end
$var parameter 4 ?+ SLL $end
$var parameter 4 @+ SRA $end
$var parameter 4 A+ SRL $end
$var parameter 4 B+ ADD $end
$var parameter 4 C+ AND $end
$var parameter 4 D+ OR $end
$var parameter 4 E+ XOR $end
$var parameter 4 F+ SLBI $end
$var parameter 4 G+ BTR $end
$var parameter 4 H+ RRL $end
$var wire 1 |! instruction [15] $end
$var wire 1 }! instruction [14] $end
$var wire 1 ~! instruction [13] $end
$var wire 1 !" instruction [12] $end
$var wire 1 "" instruction [11] $end
$var wire 1 #" instruction [10] $end
$var wire 1 $" instruction [9] $end
$var wire 1 %" instruction [8] $end
$var wire 1 &" instruction [7] $end
$var wire 1 '" instruction [6] $end
$var wire 1 (" instruction [5] $end
$var wire 1 )" instruction [4] $end
$var wire 1 *" instruction [3] $end
$var wire 1 +" instruction [2] $end
$var wire 1 ," instruction [1] $end
$var wire 1 -" instruction [0] $end
$var reg 4 I+ aluOp [3:0] $end
$upscope $end

$scope module register_file $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 #" read1RegSel [2] $end
$var wire 1 $" read1RegSel [1] $end
$var wire 1 %" read1RegSel [0] $end
$var wire 1 &" read2RegSel [2] $end
$var wire 1 '" read2RegSel [1] $end
$var wire 1 (" read2RegSel [0] $end
$var wire 1 x' writeRegSel [2] $end
$var wire 1 y' writeRegSel [1] $end
$var wire 1 z' writeRegSel [0] $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 n' writeEn $end
$var wire 1 j$ read1Data [15] $end
$var wire 1 k$ read1Data [14] $end
$var wire 1 l$ read1Data [13] $end
$var wire 1 m$ read1Data [12] $end
$var wire 1 n$ read1Data [11] $end
$var wire 1 o$ read1Data [10] $end
$var wire 1 p$ read1Data [9] $end
$var wire 1 q$ read1Data [8] $end
$var wire 1 r$ read1Data [7] $end
$var wire 1 s$ read1Data [6] $end
$var wire 1 t$ read1Data [5] $end
$var wire 1 u$ read1Data [4] $end
$var wire 1 v$ read1Data [3] $end
$var wire 1 w$ read1Data [2] $end
$var wire 1 x$ read1Data [1] $end
$var wire 1 y$ read1Data [0] $end
$var wire 1 w* read2Data [15] $end
$var wire 1 x* read2Data [14] $end
$var wire 1 y* read2Data [13] $end
$var wire 1 z* read2Data [12] $end
$var wire 1 {* read2Data [11] $end
$var wire 1 |* read2Data [10] $end
$var wire 1 }* read2Data [9] $end
$var wire 1 ~* read2Data [8] $end
$var wire 1 !+ read2Data [7] $end
$var wire 1 "+ read2Data [6] $end
$var wire 1 #+ read2Data [5] $end
$var wire 1 $+ read2Data [4] $end
$var wire 1 %+ read2Data [3] $end
$var wire 1 &+ read2Data [2] $end
$var wire 1 '+ read2Data [1] $end
$var wire 1 (+ read2Data [0] $end
$var wire 1 ,+ err $end
$var wire 1 J+ regErr [7] $end
$var wire 1 K+ regErr [6] $end
$var wire 1 L+ regErr [5] $end
$var wire 1 M+ regErr [4] $end
$var wire 1 N+ regErr [3] $end
$var wire 1 O+ regErr [2] $end
$var wire 1 P+ regErr [1] $end
$var wire 1 Q+ regErr [0] $end
$var wire 1 R+ readData [0] $end
$var wire 1 S+ readData [1] $end
$var wire 1 T+ readData [2] $end
$var wire 1 U+ readData [3] $end
$var wire 1 V+ readData [4] $end
$var wire 1 W+ readData [5] $end
$var wire 1 X+ readData [6] $end
$var wire 1 Y+ readData [7] $end
$var wire 1 Z+ readData [8] $end
$var wire 1 [+ readData [9] $end
$var wire 1 \+ readData [10] $end
$var wire 1 ]+ readData [11] $end
$var wire 1 ^+ readData [12] $end
$var wire 1 _+ readData [13] $end
$var wire 1 `+ readData [14] $end
$var wire 1 a+ readData [15] $end
$var wire 1 b+ readData [16] $end
$var wire 1 c+ readData [17] $end
$var wire 1 d+ readData [18] $end
$var wire 1 e+ readData [19] $end
$var wire 1 f+ readData [20] $end
$var wire 1 g+ readData [21] $end
$var wire 1 h+ readData [22] $end
$var wire 1 i+ readData [23] $end
$var wire 1 j+ readData [24] $end
$var wire 1 k+ readData [25] $end
$var wire 1 l+ readData [26] $end
$var wire 1 m+ readData [27] $end
$var wire 1 n+ readData [28] $end
$var wire 1 o+ readData [29] $end
$var wire 1 p+ readData [30] $end
$var wire 1 q+ readData [31] $end
$var wire 1 r+ readData [32] $end
$var wire 1 s+ readData [33] $end
$var wire 1 t+ readData [34] $end
$var wire 1 u+ readData [35] $end
$var wire 1 v+ readData [36] $end
$var wire 1 w+ readData [37] $end
$var wire 1 x+ readData [38] $end
$var wire 1 y+ readData [39] $end
$var wire 1 z+ readData [40] $end
$var wire 1 {+ readData [41] $end
$var wire 1 |+ readData [42] $end
$var wire 1 }+ readData [43] $end
$var wire 1 ~+ readData [44] $end
$var wire 1 !, readData [45] $end
$var wire 1 ", readData [46] $end
$var wire 1 #, readData [47] $end
$var wire 1 $, readData [48] $end
$var wire 1 %, readData [49] $end
$var wire 1 &, readData [50] $end
$var wire 1 ', readData [51] $end
$var wire 1 (, readData [52] $end
$var wire 1 ), readData [53] $end
$var wire 1 *, readData [54] $end
$var wire 1 +, readData [55] $end
$var wire 1 ,, readData [56] $end
$var wire 1 -, readData [57] $end
$var wire 1 ., readData [58] $end
$var wire 1 /, readData [59] $end
$var wire 1 0, readData [60] $end
$var wire 1 1, readData [61] $end
$var wire 1 2, readData [62] $end
$var wire 1 3, readData [63] $end
$var wire 1 4, readData [64] $end
$var wire 1 5, readData [65] $end
$var wire 1 6, readData [66] $end
$var wire 1 7, readData [67] $end
$var wire 1 8, readData [68] $end
$var wire 1 9, readData [69] $end
$var wire 1 :, readData [70] $end
$var wire 1 ;, readData [71] $end
$var wire 1 <, readData [72] $end
$var wire 1 =, readData [73] $end
$var wire 1 >, readData [74] $end
$var wire 1 ?, readData [75] $end
$var wire 1 @, readData [76] $end
$var wire 1 A, readData [77] $end
$var wire 1 B, readData [78] $end
$var wire 1 C, readData [79] $end
$var wire 1 D, readData [80] $end
$var wire 1 E, readData [81] $end
$var wire 1 F, readData [82] $end
$var wire 1 G, readData [83] $end
$var wire 1 H, readData [84] $end
$var wire 1 I, readData [85] $end
$var wire 1 J, readData [86] $end
$var wire 1 K, readData [87] $end
$var wire 1 L, readData [88] $end
$var wire 1 M, readData [89] $end
$var wire 1 N, readData [90] $end
$var wire 1 O, readData [91] $end
$var wire 1 P, readData [92] $end
$var wire 1 Q, readData [93] $end
$var wire 1 R, readData [94] $end
$var wire 1 S, readData [95] $end
$var wire 1 T, readData [96] $end
$var wire 1 U, readData [97] $end
$var wire 1 V, readData [98] $end
$var wire 1 W, readData [99] $end
$var wire 1 X, readData [100] $end
$var wire 1 Y, readData [101] $end
$var wire 1 Z, readData [102] $end
$var wire 1 [, readData [103] $end
$var wire 1 \, readData [104] $end
$var wire 1 ], readData [105] $end
$var wire 1 ^, readData [106] $end
$var wire 1 _, readData [107] $end
$var wire 1 `, readData [108] $end
$var wire 1 a, readData [109] $end
$var wire 1 b, readData [110] $end
$var wire 1 c, readData [111] $end
$var wire 1 d, readData [112] $end
$var wire 1 e, readData [113] $end
$var wire 1 f, readData [114] $end
$var wire 1 g, readData [115] $end
$var wire 1 h, readData [116] $end
$var wire 1 i, readData [117] $end
$var wire 1 j, readData [118] $end
$var wire 1 k, readData [119] $end
$var wire 1 l, readData [120] $end
$var wire 1 m, readData [121] $end
$var wire 1 n, readData [122] $end
$var wire 1 o, readData [123] $end
$var wire 1 p, readData [124] $end
$var wire 1 q, readData [125] $end
$var wire 1 r, readData [126] $end
$var wire 1 s, readData [127] $end
$var wire 1 t, regWriteEn [7] $end
$var wire 1 u, regWriteEn [6] $end
$var wire 1 v, regWriteEn [5] $end
$var wire 1 w, regWriteEn [4] $end
$var wire 1 x, regWriteEn [3] $end
$var wire 1 y, regWriteEn [2] $end
$var wire 1 z, regWriteEn [1] $end
$var wire 1 {, regWriteEn [0] $end

$scope module reg0 $end
$var parameter 32 |, OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 {, writeEn $end
$var wire 1 s, readData [15] $end
$var wire 1 r, readData [14] $end
$var wire 1 q, readData [13] $end
$var wire 1 p, readData [12] $end
$var wire 1 o, readData [11] $end
$var wire 1 n, readData [10] $end
$var wire 1 m, readData [9] $end
$var wire 1 l, readData [8] $end
$var wire 1 k, readData [7] $end
$var wire 1 j, readData [6] $end
$var wire 1 i, readData [5] $end
$var wire 1 h, readData [4] $end
$var wire 1 g, readData [3] $end
$var wire 1 f, readData [2] $end
$var wire 1 e, readData [1] $end
$var wire 1 d, readData [0] $end
$var wire 1 Q+ err $end
$var wire 1 }, dff_in [15] $end
$var wire 1 ~, dff_in [14] $end
$var wire 1 !- dff_in [13] $end
$var wire 1 "- dff_in [12] $end
$var wire 1 #- dff_in [11] $end
$var wire 1 $- dff_in [10] $end
$var wire 1 %- dff_in [9] $end
$var wire 1 &- dff_in [8] $end
$var wire 1 '- dff_in [7] $end
$var wire 1 (- dff_in [6] $end
$var wire 1 )- dff_in [5] $end
$var wire 1 *- dff_in [4] $end
$var wire 1 +- dff_in [3] $end
$var wire 1 ,- dff_in [2] $end
$var wire 1 -- dff_in [1] $end
$var wire 1 .- dff_in [0] $end

$scope module bits[15] $end
$var wire 1 s, q $end
$var wire 1 }, d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /- state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 r, q $end
$var wire 1 ~, d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 0- state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 q, q $end
$var wire 1 !- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 1- state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 p, q $end
$var wire 1 "- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 2- state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 o, q $end
$var wire 1 #- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 3- state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 n, q $end
$var wire 1 $- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4- state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 m, q $end
$var wire 1 %- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5- state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 l, q $end
$var wire 1 &- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6- state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 k, q $end
$var wire 1 '- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7- state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 j, q $end
$var wire 1 (- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8- state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 i, q $end
$var wire 1 )- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9- state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 h, q $end
$var wire 1 *- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :- state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 g, q $end
$var wire 1 +- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;- state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 f, q $end
$var wire 1 ,- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <- state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 e, q $end
$var wire 1 -- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =- state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 d, q $end
$var wire 1 .- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >- state $end
$upscope $end
$upscope $end

$scope module reg1 $end
$var parameter 32 ?- OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 z, writeEn $end
$var wire 1 c, readData [15] $end
$var wire 1 b, readData [14] $end
$var wire 1 a, readData [13] $end
$var wire 1 `, readData [12] $end
$var wire 1 _, readData [11] $end
$var wire 1 ^, readData [10] $end
$var wire 1 ], readData [9] $end
$var wire 1 \, readData [8] $end
$var wire 1 [, readData [7] $end
$var wire 1 Z, readData [6] $end
$var wire 1 Y, readData [5] $end
$var wire 1 X, readData [4] $end
$var wire 1 W, readData [3] $end
$var wire 1 V, readData [2] $end
$var wire 1 U, readData [1] $end
$var wire 1 T, readData [0] $end
$var wire 1 P+ err $end
$var wire 1 @- dff_in [15] $end
$var wire 1 A- dff_in [14] $end
$var wire 1 B- dff_in [13] $end
$var wire 1 C- dff_in [12] $end
$var wire 1 D- dff_in [11] $end
$var wire 1 E- dff_in [10] $end
$var wire 1 F- dff_in [9] $end
$var wire 1 G- dff_in [8] $end
$var wire 1 H- dff_in [7] $end
$var wire 1 I- dff_in [6] $end
$var wire 1 J- dff_in [5] $end
$var wire 1 K- dff_in [4] $end
$var wire 1 L- dff_in [3] $end
$var wire 1 M- dff_in [2] $end
$var wire 1 N- dff_in [1] $end
$var wire 1 O- dff_in [0] $end

$scope module bits[15] $end
$var wire 1 c, q $end
$var wire 1 @- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P- state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 b, q $end
$var wire 1 A- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q- state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 a, q $end
$var wire 1 B- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R- state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 `, q $end
$var wire 1 C- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S- state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 _, q $end
$var wire 1 D- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T- state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 ^, q $end
$var wire 1 E- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U- state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 ], q $end
$var wire 1 F- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V- state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 \, q $end
$var wire 1 G- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W- state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 [, q $end
$var wire 1 H- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X- state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 Z, q $end
$var wire 1 I- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y- state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 Y, q $end
$var wire 1 J- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z- state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 X, q $end
$var wire 1 K- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [- state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 W, q $end
$var wire 1 L- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \- state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 V, q $end
$var wire 1 M- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]- state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 U, q $end
$var wire 1 N- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^- state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 T, q $end
$var wire 1 O- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _- state $end
$upscope $end
$upscope $end

$scope module reg2 $end
$var parameter 32 `- OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 y, writeEn $end
$var wire 1 S, readData [15] $end
$var wire 1 R, readData [14] $end
$var wire 1 Q, readData [13] $end
$var wire 1 P, readData [12] $end
$var wire 1 O, readData [11] $end
$var wire 1 N, readData [10] $end
$var wire 1 M, readData [9] $end
$var wire 1 L, readData [8] $end
$var wire 1 K, readData [7] $end
$var wire 1 J, readData [6] $end
$var wire 1 I, readData [5] $end
$var wire 1 H, readData [4] $end
$var wire 1 G, readData [3] $end
$var wire 1 F, readData [2] $end
$var wire 1 E, readData [1] $end
$var wire 1 D, readData [0] $end
$var wire 1 O+ err $end
$var wire 1 a- dff_in [15] $end
$var wire 1 b- dff_in [14] $end
$var wire 1 c- dff_in [13] $end
$var wire 1 d- dff_in [12] $end
$var wire 1 e- dff_in [11] $end
$var wire 1 f- dff_in [10] $end
$var wire 1 g- dff_in [9] $end
$var wire 1 h- dff_in [8] $end
$var wire 1 i- dff_in [7] $end
$var wire 1 j- dff_in [6] $end
$var wire 1 k- dff_in [5] $end
$var wire 1 l- dff_in [4] $end
$var wire 1 m- dff_in [3] $end
$var wire 1 n- dff_in [2] $end
$var wire 1 o- dff_in [1] $end
$var wire 1 p- dff_in [0] $end

$scope module bits[15] $end
$var wire 1 S, q $end
$var wire 1 a- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q- state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 R, q $end
$var wire 1 b- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r- state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 Q, q $end
$var wire 1 c- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s- state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 P, q $end
$var wire 1 d- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t- state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 O, q $end
$var wire 1 e- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u- state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 N, q $end
$var wire 1 f- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v- state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 M, q $end
$var wire 1 g- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w- state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 L, q $end
$var wire 1 h- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x- state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 K, q $end
$var wire 1 i- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y- state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 J, q $end
$var wire 1 j- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z- state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 I, q $end
$var wire 1 k- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {- state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 H, q $end
$var wire 1 l- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |- state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 G, q $end
$var wire 1 m- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }- state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 F, q $end
$var wire 1 n- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~- state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 E, q $end
$var wire 1 o- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !. state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 D, q $end
$var wire 1 p- d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ". state $end
$upscope $end
$upscope $end

$scope module reg3 $end
$var parameter 32 #. OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 x, writeEn $end
$var wire 1 C, readData [15] $end
$var wire 1 B, readData [14] $end
$var wire 1 A, readData [13] $end
$var wire 1 @, readData [12] $end
$var wire 1 ?, readData [11] $end
$var wire 1 >, readData [10] $end
$var wire 1 =, readData [9] $end
$var wire 1 <, readData [8] $end
$var wire 1 ;, readData [7] $end
$var wire 1 :, readData [6] $end
$var wire 1 9, readData [5] $end
$var wire 1 8, readData [4] $end
$var wire 1 7, readData [3] $end
$var wire 1 6, readData [2] $end
$var wire 1 5, readData [1] $end
$var wire 1 4, readData [0] $end
$var wire 1 N+ err $end
$var wire 1 $. dff_in [15] $end
$var wire 1 %. dff_in [14] $end
$var wire 1 &. dff_in [13] $end
$var wire 1 '. dff_in [12] $end
$var wire 1 (. dff_in [11] $end
$var wire 1 ). dff_in [10] $end
$var wire 1 *. dff_in [9] $end
$var wire 1 +. dff_in [8] $end
$var wire 1 ,. dff_in [7] $end
$var wire 1 -. dff_in [6] $end
$var wire 1 .. dff_in [5] $end
$var wire 1 /. dff_in [4] $end
$var wire 1 0. dff_in [3] $end
$var wire 1 1. dff_in [2] $end
$var wire 1 2. dff_in [1] $end
$var wire 1 3. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 C, q $end
$var wire 1 $. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 4. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 B, q $end
$var wire 1 %. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 5. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 A, q $end
$var wire 1 &. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 6. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 @, q $end
$var wire 1 '. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 7. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 ?, q $end
$var wire 1 (. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 8. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 >, q $end
$var wire 1 ). d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 =, q $end
$var wire 1 *. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 <, q $end
$var wire 1 +. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 ;, q $end
$var wire 1 ,. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 :, q $end
$var wire 1 -. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =. state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 9, q $end
$var wire 1 .. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >. state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 8, q $end
$var wire 1 /. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?. state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 7, q $end
$var wire 1 0. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @. state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 6, q $end
$var wire 1 1. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A. state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 5, q $end
$var wire 1 2. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B. state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 4, q $end
$var wire 1 3. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C. state $end
$upscope $end
$upscope $end

$scope module reg4 $end
$var parameter 32 D. OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 w, writeEn $end
$var wire 1 3, readData [15] $end
$var wire 1 2, readData [14] $end
$var wire 1 1, readData [13] $end
$var wire 1 0, readData [12] $end
$var wire 1 /, readData [11] $end
$var wire 1 ., readData [10] $end
$var wire 1 -, readData [9] $end
$var wire 1 ,, readData [8] $end
$var wire 1 +, readData [7] $end
$var wire 1 *, readData [6] $end
$var wire 1 ), readData [5] $end
$var wire 1 (, readData [4] $end
$var wire 1 ', readData [3] $end
$var wire 1 &, readData [2] $end
$var wire 1 %, readData [1] $end
$var wire 1 $, readData [0] $end
$var wire 1 M+ err $end
$var wire 1 E. dff_in [15] $end
$var wire 1 F. dff_in [14] $end
$var wire 1 G. dff_in [13] $end
$var wire 1 H. dff_in [12] $end
$var wire 1 I. dff_in [11] $end
$var wire 1 J. dff_in [10] $end
$var wire 1 K. dff_in [9] $end
$var wire 1 L. dff_in [8] $end
$var wire 1 M. dff_in [7] $end
$var wire 1 N. dff_in [6] $end
$var wire 1 O. dff_in [5] $end
$var wire 1 P. dff_in [4] $end
$var wire 1 Q. dff_in [3] $end
$var wire 1 R. dff_in [2] $end
$var wire 1 S. dff_in [1] $end
$var wire 1 T. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 3, q $end
$var wire 1 E. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 2, q $end
$var wire 1 F. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 1, q $end
$var wire 1 G. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 0, q $end
$var wire 1 H. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 /, q $end
$var wire 1 I. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 ., q $end
$var wire 1 J. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 -, q $end
$var wire 1 K. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 ,, q $end
$var wire 1 L. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 +, q $end
$var wire 1 M. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 *, q $end
$var wire 1 N. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^. state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 ), q $end
$var wire 1 O. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _. state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 (, q $end
$var wire 1 P. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `. state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 ', q $end
$var wire 1 Q. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a. state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 &, q $end
$var wire 1 R. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b. state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 %, q $end
$var wire 1 S. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c. state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 $, q $end
$var wire 1 T. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d. state $end
$upscope $end
$upscope $end

$scope module reg5 $end
$var parameter 32 e. OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 v, writeEn $end
$var wire 1 #, readData [15] $end
$var wire 1 ", readData [14] $end
$var wire 1 !, readData [13] $end
$var wire 1 ~+ readData [12] $end
$var wire 1 }+ readData [11] $end
$var wire 1 |+ readData [10] $end
$var wire 1 {+ readData [9] $end
$var wire 1 z+ readData [8] $end
$var wire 1 y+ readData [7] $end
$var wire 1 x+ readData [6] $end
$var wire 1 w+ readData [5] $end
$var wire 1 v+ readData [4] $end
$var wire 1 u+ readData [3] $end
$var wire 1 t+ readData [2] $end
$var wire 1 s+ readData [1] $end
$var wire 1 r+ readData [0] $end
$var wire 1 L+ err $end
$var wire 1 f. dff_in [15] $end
$var wire 1 g. dff_in [14] $end
$var wire 1 h. dff_in [13] $end
$var wire 1 i. dff_in [12] $end
$var wire 1 j. dff_in [11] $end
$var wire 1 k. dff_in [10] $end
$var wire 1 l. dff_in [9] $end
$var wire 1 m. dff_in [8] $end
$var wire 1 n. dff_in [7] $end
$var wire 1 o. dff_in [6] $end
$var wire 1 p. dff_in [5] $end
$var wire 1 q. dff_in [4] $end
$var wire 1 r. dff_in [3] $end
$var wire 1 s. dff_in [2] $end
$var wire 1 t. dff_in [1] $end
$var wire 1 u. dff_in [0] $end

$scope module bits[15] $end
$var wire 1 #, q $end
$var wire 1 f. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v. state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 ", q $end
$var wire 1 g. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w. state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 !, q $end
$var wire 1 h. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x. state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 ~+ q $end
$var wire 1 i. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y. state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 }+ q $end
$var wire 1 j. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z. state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 |+ q $end
$var wire 1 k. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {. state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 {+ q $end
$var wire 1 l. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |. state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 z+ q $end
$var wire 1 m. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }. state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 y+ q $end
$var wire 1 n. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~. state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 x+ q $end
$var wire 1 o. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !/ state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 w+ q $end
$var wire 1 p. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "/ state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 v+ q $end
$var wire 1 q. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #/ state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 u+ q $end
$var wire 1 r. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 t+ q $end
$var wire 1 s. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 s+ q $end
$var wire 1 t. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 r+ q $end
$var wire 1 u. d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '/ state $end
$upscope $end
$upscope $end

$scope module reg6 $end
$var parameter 32 (/ OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 u, writeEn $end
$var wire 1 q+ readData [15] $end
$var wire 1 p+ readData [14] $end
$var wire 1 o+ readData [13] $end
$var wire 1 n+ readData [12] $end
$var wire 1 m+ readData [11] $end
$var wire 1 l+ readData [10] $end
$var wire 1 k+ readData [9] $end
$var wire 1 j+ readData [8] $end
$var wire 1 i+ readData [7] $end
$var wire 1 h+ readData [6] $end
$var wire 1 g+ readData [5] $end
$var wire 1 f+ readData [4] $end
$var wire 1 e+ readData [3] $end
$var wire 1 d+ readData [2] $end
$var wire 1 c+ readData [1] $end
$var wire 1 b+ readData [0] $end
$var wire 1 K+ err $end
$var wire 1 )/ dff_in [15] $end
$var wire 1 */ dff_in [14] $end
$var wire 1 +/ dff_in [13] $end
$var wire 1 ,/ dff_in [12] $end
$var wire 1 -/ dff_in [11] $end
$var wire 1 ./ dff_in [10] $end
$var wire 1 // dff_in [9] $end
$var wire 1 0/ dff_in [8] $end
$var wire 1 1/ dff_in [7] $end
$var wire 1 2/ dff_in [6] $end
$var wire 1 3/ dff_in [5] $end
$var wire 1 4/ dff_in [4] $end
$var wire 1 5/ dff_in [3] $end
$var wire 1 6/ dff_in [2] $end
$var wire 1 7/ dff_in [1] $end
$var wire 1 8/ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 q+ q $end
$var wire 1 )/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 9/ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 p+ q $end
$var wire 1 */ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :/ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 o+ q $end
$var wire 1 +/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;/ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 n+ q $end
$var wire 1 ,/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 </ state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 m+ q $end
$var wire 1 -/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =/ state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 l+ q $end
$var wire 1 ./ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >/ state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 k+ q $end
$var wire 1 // d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?/ state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 j+ q $end
$var wire 1 0/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @/ state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 i+ q $end
$var wire 1 1/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A/ state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 h+ q $end
$var wire 1 2/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B/ state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 g+ q $end
$var wire 1 3/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C/ state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 f+ q $end
$var wire 1 4/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D/ state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 e+ q $end
$var wire 1 5/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 d+ q $end
$var wire 1 6/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 c+ q $end
$var wire 1 7/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 b+ q $end
$var wire 1 8/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H/ state $end
$upscope $end
$upscope $end

$scope module reg7 $end
$var parameter 32 I/ OPERAND_WIDTH $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 ^" writeData [15] $end
$var wire 1 _" writeData [14] $end
$var wire 1 `" writeData [13] $end
$var wire 1 a" writeData [12] $end
$var wire 1 b" writeData [11] $end
$var wire 1 c" writeData [10] $end
$var wire 1 d" writeData [9] $end
$var wire 1 e" writeData [8] $end
$var wire 1 f" writeData [7] $end
$var wire 1 g" writeData [6] $end
$var wire 1 h" writeData [5] $end
$var wire 1 i" writeData [4] $end
$var wire 1 j" writeData [3] $end
$var wire 1 k" writeData [2] $end
$var wire 1 l" writeData [1] $end
$var wire 1 m" writeData [0] $end
$var wire 1 t, writeEn $end
$var wire 1 a+ readData [15] $end
$var wire 1 `+ readData [14] $end
$var wire 1 _+ readData [13] $end
$var wire 1 ^+ readData [12] $end
$var wire 1 ]+ readData [11] $end
$var wire 1 \+ readData [10] $end
$var wire 1 [+ readData [9] $end
$var wire 1 Z+ readData [8] $end
$var wire 1 Y+ readData [7] $end
$var wire 1 X+ readData [6] $end
$var wire 1 W+ readData [5] $end
$var wire 1 V+ readData [4] $end
$var wire 1 U+ readData [3] $end
$var wire 1 T+ readData [2] $end
$var wire 1 S+ readData [1] $end
$var wire 1 R+ readData [0] $end
$var wire 1 J+ err $end
$var wire 1 J/ dff_in [15] $end
$var wire 1 K/ dff_in [14] $end
$var wire 1 L/ dff_in [13] $end
$var wire 1 M/ dff_in [12] $end
$var wire 1 N/ dff_in [11] $end
$var wire 1 O/ dff_in [10] $end
$var wire 1 P/ dff_in [9] $end
$var wire 1 Q/ dff_in [8] $end
$var wire 1 R/ dff_in [7] $end
$var wire 1 S/ dff_in [6] $end
$var wire 1 T/ dff_in [5] $end
$var wire 1 U/ dff_in [4] $end
$var wire 1 V/ dff_in [3] $end
$var wire 1 W/ dff_in [2] $end
$var wire 1 X/ dff_in [1] $end
$var wire 1 Y/ dff_in [0] $end

$scope module bits[15] $end
$var wire 1 a+ q $end
$var wire 1 J/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z/ state $end
$upscope $end

$scope module bits[14] $end
$var wire 1 `+ q $end
$var wire 1 K/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [/ state $end
$upscope $end

$scope module bits[13] $end
$var wire 1 _+ q $end
$var wire 1 L/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \/ state $end
$upscope $end

$scope module bits[12] $end
$var wire 1 ^+ q $end
$var wire 1 M/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]/ state $end
$upscope $end

$scope module bits[11] $end
$var wire 1 ]+ q $end
$var wire 1 N/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^/ state $end
$upscope $end

$scope module bits[10] $end
$var wire 1 \+ q $end
$var wire 1 O/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _/ state $end
$upscope $end

$scope module bits[9] $end
$var wire 1 [+ q $end
$var wire 1 P/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `/ state $end
$upscope $end

$scope module bits[8] $end
$var wire 1 Z+ q $end
$var wire 1 Q/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a/ state $end
$upscope $end

$scope module bits[7] $end
$var wire 1 Y+ q $end
$var wire 1 R/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b/ state $end
$upscope $end

$scope module bits[6] $end
$var wire 1 X+ q $end
$var wire 1 S/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c/ state $end
$upscope $end

$scope module bits[5] $end
$var wire 1 W+ q $end
$var wire 1 T/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d/ state $end
$upscope $end

$scope module bits[4] $end
$var wire 1 V+ q $end
$var wire 1 U/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e/ state $end
$upscope $end

$scope module bits[3] $end
$var wire 1 U+ q $end
$var wire 1 V/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f/ state $end
$upscope $end

$scope module bits[2] $end
$var wire 1 T+ q $end
$var wire 1 W/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g/ state $end
$upscope $end

$scope module bits[1] $end
$var wire 1 S+ q $end
$var wire 1 X/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h/ state $end
$upscope $end

$scope module bits[0] $end
$var wire 1 R+ q $end
$var wire 1 Y/ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i/ state $end
$upscope $end
$upscope $end
$upscope $end

$scope module instruction_decoder $end
$var wire 1 .+ instruction [15] $end
$var wire 1 /+ instruction [14] $end
$var wire 1 0+ instruction [13] $end
$var wire 1 1+ instruction [12] $end
$var wire 1 2+ instruction [11] $end
$var wire 1 3+ instruction [10] $end
$var wire 1 4+ instruction [9] $end
$var wire 1 5+ instruction [8] $end
$var wire 1 6+ instruction [7] $end
$var wire 1 7+ instruction [6] $end
$var wire 1 8+ instruction [5] $end
$var wire 1 9+ instruction [4] $end
$var wire 1 :+ instruction [3] $end
$var wire 1 ;+ instruction [2] $end
$var wire 1 <+ instruction [1] $end
$var wire 1 =+ instruction [0] $end
$var reg 1 j/ aluJmp $end
$var reg 1 k/ memWrt $end
$var reg 3 l/ brchSig [2:0] $end
$var reg 1 m/ Cin $end
$var reg 1 n/ invA $end
$var reg 1 o/ invB $end
$var reg 1 p/ regWrt $end
$var reg 2 q/ wbDataSel [1:0] $end
$var reg 1 r/ stuSel $end
$var reg 1 s/ immSrc $end
$var reg 1 t/ SLBIsel $end
$var reg 1 u/ createDump $end
$var reg 2 v/ BSrc [1:0] $end
$var reg 1 w/ zeroSel $end
$var reg 2 x/ regDestSel [1:0] $end
$var reg 1 y/ jalSel $end
$var reg 1 z/ sOpSel $end
$var reg 1 {/ err $end
$var reg 1 |/ aluPC $end
$upscope $end
$upscope $end

$scope module decode2exec $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 C# imm8D [15] $end
$var wire 1 D# imm8D [14] $end
$var wire 1 E# imm8D [13] $end
$var wire 1 F# imm8D [12] $end
$var wire 1 G# imm8D [11] $end
$var wire 1 H# imm8D [10] $end
$var wire 1 I# imm8D [9] $end
$var wire 1 J# imm8D [8] $end
$var wire 1 K# imm8D [7] $end
$var wire 1 L# imm8D [6] $end
$var wire 1 M# imm8D [5] $end
$var wire 1 N# imm8D [4] $end
$var wire 1 O# imm8D [3] $end
$var wire 1 P# imm8D [2] $end
$var wire 1 Q# imm8D [1] $end
$var wire 1 R# imm8D [0] $end
$var wire 1 %$ imm11D [15] $end
$var wire 1 &$ imm11D [14] $end
$var wire 1 '$ imm11D [13] $end
$var wire 1 ($ imm11D [12] $end
$var wire 1 )$ imm11D [11] $end
$var wire 1 *$ imm11D [10] $end
$var wire 1 +$ imm11D [9] $end
$var wire 1 ,$ imm11D [8] $end
$var wire 1 -$ imm11D [7] $end
$var wire 1 .$ imm11D [6] $end
$var wire 1 /$ imm11D [5] $end
$var wire 1 0$ imm11D [4] $end
$var wire 1 1$ imm11D [3] $end
$var wire 1 2$ imm11D [2] $end
$var wire 1 3$ imm11D [1] $end
$var wire 1 4$ imm11D [0] $end
$var wire 1 E$ aluJmpD $end
$var wire 1 G$ SLBIselD $end
$var wire 1 I$ memWrtD $end
$var wire 1 L$ brchSigD [2] $end
$var wire 1 M$ brchSigD [1] $end
$var wire 1 N$ brchSigD [0] $end
$var wire 1 R$ CinD $end
$var wire 1 T$ invAD $end
$var wire 1 V$ invBD $end
$var wire 1 X$ wbDataSelD [1] $end
$var wire 1 Y$ wbDataSelD [0] $end
$var wire 1 `$ immSrcD $end
$var wire 1 b$ aluOpD [3] $end
$var wire 1 c$ aluOpD [2] $end
$var wire 1 d$ aluOpD [1] $end
$var wire 1 e$ aluOpD [0] $end
$var wire 1 |% jalSelD $end
$var wire 1 ~% sOpSelD $end
$var wire 1 f' readEnD $end
$var wire 1 i' aluPCD $end
$var wire 1 ## incPCD [15] $end
$var wire 1 $# incPCD [14] $end
$var wire 1 %# incPCD [13] $end
$var wire 1 &# incPCD [12] $end
$var wire 1 '# incPCD [11] $end
$var wire 1 (# incPCD [10] $end
$var wire 1 )# incPCD [9] $end
$var wire 1 *# incPCD [8] $end
$var wire 1 +# incPCD [7] $end
$var wire 1 ,# incPCD [6] $end
$var wire 1 -# incPCD [5] $end
$var wire 1 .# incPCD [4] $end
$var wire 1 /# incPCD [3] $end
$var wire 1 0# incPCD [2] $end
$var wire 1 1# incPCD [1] $end
$var wire 1 2# incPCD [0] $end
$var wire 1 j$ inAD [15] $end
$var wire 1 k$ inAD [14] $end
$var wire 1 l$ inAD [13] $end
$var wire 1 m$ inAD [12] $end
$var wire 1 n$ inAD [11] $end
$var wire 1 o$ inAD [10] $end
$var wire 1 p$ inAD [9] $end
$var wire 1 q$ inAD [8] $end
$var wire 1 r$ inAD [7] $end
$var wire 1 s$ inAD [6] $end
$var wire 1 t$ inAD [5] $end
$var wire 1 u$ inAD [4] $end
$var wire 1 v$ inAD [3] $end
$var wire 1 w$ inAD [2] $end
$var wire 1 x$ inAD [1] $end
$var wire 1 y$ inAD [0] $end
$var wire 1 ,% inBD [15] $end
$var wire 1 -% inBD [14] $end
$var wire 1 .% inBD [13] $end
$var wire 1 /% inBD [12] $end
$var wire 1 0% inBD [11] $end
$var wire 1 1% inBD [10] $end
$var wire 1 2% inBD [9] $end
$var wire 1 3% inBD [8] $end
$var wire 1 4% inBD [7] $end
$var wire 1 5% inBD [6] $end
$var wire 1 6% inBD [5] $end
$var wire 1 7% inBD [4] $end
$var wire 1 8% inBD [3] $end
$var wire 1 9% inBD [2] $end
$var wire 1 :% inBD [1] $end
$var wire 1 ;% inBD [0] $end
$var wire 1 L% wrtDataD [15] $end
$var wire 1 M% wrtDataD [14] $end
$var wire 1 N% wrtDataD [13] $end
$var wire 1 O% wrtDataD [12] $end
$var wire 1 P% wrtDataD [11] $end
$var wire 1 Q% wrtDataD [10] $end
$var wire 1 R% wrtDataD [9] $end
$var wire 1 S% wrtDataD [8] $end
$var wire 1 T% wrtDataD [7] $end
$var wire 1 U% wrtDataD [6] $end
$var wire 1 V% wrtDataD [5] $end
$var wire 1 W% wrtDataD [4] $end
$var wire 1 X% wrtDataD [3] $end
$var wire 1 Y% wrtDataD [2] $end
$var wire 1 Z% wrtDataD [1] $end
$var wire 1 [% wrtDataD [0] $end
$var wire 1 k' regWrtD $end
$var wire 1 o' wrtRegD [2] $end
$var wire 1 p' wrtRegD [1] $end
$var wire 1 q' wrtRegD [0] $end
$var wire 1 |' branchInstD $end
$var wire 1 |! instructionD [15] $end
$var wire 1 }! instructionD [14] $end
$var wire 1 ~! instructionD [13] $end
$var wire 1 !" instructionD [12] $end
$var wire 1 "" instructionD [11] $end
$var wire 1 #" instructionD [10] $end
$var wire 1 $" instructionD [9] $end
$var wire 1 %" instructionD [8] $end
$var wire 1 &" instructionD [7] $end
$var wire 1 '" instructionD [6] $end
$var wire 1 (" instructionD [5] $end
$var wire 1 )" instructionD [4] $end
$var wire 1 *" instructionD [3] $end
$var wire 1 +" instructionD [2] $end
$var wire 1 ," instructionD [1] $end
$var wire 1 -" instructionD [0] $end
$var wire 1 n" createDumpD $end
$var wire 1 l' regWrtX $end
$var wire 1 H$ SLBIselX $end
$var wire 1 3# incPCX [15] $end
$var wire 1 4# incPCX [14] $end
$var wire 1 5# incPCX [13] $end
$var wire 1 6# incPCX [12] $end
$var wire 1 7# incPCX [11] $end
$var wire 1 8# incPCX [10] $end
$var wire 1 9# incPCX [9] $end
$var wire 1 :# incPCX [8] $end
$var wire 1 ;# incPCX [7] $end
$var wire 1 <# incPCX [6] $end
$var wire 1 =# incPCX [5] $end
$var wire 1 ># incPCX [4] $end
$var wire 1 ?# incPCX [3] $end
$var wire 1 @# incPCX [2] $end
$var wire 1 A# incPCX [1] $end
$var wire 1 B# incPCX [0] $end
$var wire 1 a$ immSrcX $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 5$ imm11X [15] $end
$var wire 1 6$ imm11X [14] $end
$var wire 1 7$ imm11X [13] $end
$var wire 1 8$ imm11X [12] $end
$var wire 1 9$ imm11X [11] $end
$var wire 1 :$ imm11X [10] $end
$var wire 1 ;$ imm11X [9] $end
$var wire 1 <$ imm11X [8] $end
$var wire 1 =$ imm11X [7] $end
$var wire 1 >$ imm11X [6] $end
$var wire 1 ?$ imm11X [5] $end
$var wire 1 @$ imm11X [4] $end
$var wire 1 A$ imm11X [3] $end
$var wire 1 B$ imm11X [2] $end
$var wire 1 C$ imm11X [1] $end
$var wire 1 D$ imm11X [0] $end
$var wire 1 O$ brchSigX [2] $end
$var wire 1 P$ brchSigX [1] $end
$var wire 1 Q$ brchSigX [0] $end
$var wire 1 S$ CinX $end
$var wire 1 z$ inAX [15] $end
$var wire 1 {$ inAX [14] $end
$var wire 1 |$ inAX [13] $end
$var wire 1 }$ inAX [12] $end
$var wire 1 ~$ inAX [11] $end
$var wire 1 !% inAX [10] $end
$var wire 1 "% inAX [9] $end
$var wire 1 #% inAX [8] $end
$var wire 1 $% inAX [7] $end
$var wire 1 %% inAX [6] $end
$var wire 1 &% inAX [5] $end
$var wire 1 '% inAX [4] $end
$var wire 1 (% inAX [3] $end
$var wire 1 )% inAX [2] $end
$var wire 1 *% inAX [1] $end
$var wire 1 +% inAX [0] $end
$var wire 1 <% inBX [15] $end
$var wire 1 =% inBX [14] $end
$var wire 1 >% inBX [13] $end
$var wire 1 ?% inBX [12] $end
$var wire 1 @% inBX [11] $end
$var wire 1 A% inBX [10] $end
$var wire 1 B% inBX [9] $end
$var wire 1 C% inBX [8] $end
$var wire 1 D% inBX [7] $end
$var wire 1 E% inBX [6] $end
$var wire 1 F% inBX [5] $end
$var wire 1 G% inBX [4] $end
$var wire 1 H% inBX [3] $end
$var wire 1 I% inBX [2] $end
$var wire 1 J% inBX [1] $end
$var wire 1 K% inBX [0] $end
$var wire 1 U$ invAX $end
$var wire 1 W$ invBX $end
$var wire 1 f$ aluOpX [3] $end
$var wire 1 g$ aluOpX [2] $end
$var wire 1 h$ aluOpX [1] $end
$var wire 1 i$ aluOpX [0] $end
$var wire 1 F$ aluJmpX $end
$var wire 1 }% jalSelX $end
$var wire 1 !& sOpSelX $end
$var wire 1 j' aluPCX $end
$var wire 1 J$ memWrtX $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 g' readEnX $end
$var wire 1 \% wrtDataX [15] $end
$var wire 1 ]% wrtDataX [14] $end
$var wire 1 ^% wrtDataX [13] $end
$var wire 1 _% wrtDataX [12] $end
$var wire 1 `% wrtDataX [11] $end
$var wire 1 a% wrtDataX [10] $end
$var wire 1 b% wrtDataX [9] $end
$var wire 1 c% wrtDataX [8] $end
$var wire 1 d% wrtDataX [7] $end
$var wire 1 e% wrtDataX [6] $end
$var wire 1 f% wrtDataX [5] $end
$var wire 1 g% wrtDataX [4] $end
$var wire 1 h% wrtDataX [3] $end
$var wire 1 i% wrtDataX [2] $end
$var wire 1 j% wrtDataX [1] $end
$var wire 1 k% wrtDataX [0] $end
$var wire 1 r' wrtRegX [2] $end
$var wire 1 s' wrtRegX [1] $end
$var wire 1 t' wrtRegX [0] $end
$var wire 1 }' branchInstX $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 o" createDumpX $end

$scope module aluJmpLatch $end
$var wire 1 F$ q $end
$var wire 1 E$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }/ state $end
$upscope $end

$scope module SLBIselLatch $end
$var wire 1 H$ q $end
$var wire 1 G$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~/ state $end
$upscope $end

$scope module CinLatch $end
$var wire 1 S$ q $end
$var wire 1 R$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !0 state $end
$upscope $end

$scope module invALatch $end
$var wire 1 U$ q $end
$var wire 1 T$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "0 state $end
$upscope $end

$scope module invBLatch $end
$var wire 1 W$ q $end
$var wire 1 V$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #0 state $end
$upscope $end

$scope module immSrcLatch $end
$var wire 1 a$ q $end
$var wire 1 `$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $0 state $end
$upscope $end

$scope module jalSelLatch $end
$var wire 1 }% q $end
$var wire 1 |% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %0 state $end
$upscope $end

$scope module sOpSelLatch $end
$var wire 1 !& q $end
$var wire 1 ~% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &0 state $end
$upscope $end

$scope module aluPCLatch $end
$var wire 1 j' q $end
$var wire 1 i' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '0 state $end
$upscope $end

$scope module memWrtLatch $end
$var wire 1 J$ q $end
$var wire 1 I$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (0 state $end
$upscope $end

$scope module readEnLatch $end
$var wire 1 g' q $end
$var wire 1 f' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )0 state $end
$upscope $end

$scope module regWrtLatch $end
$var wire 1 l' q $end
$var wire 1 k' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *0 state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 }' q $end
$var wire 1 |' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +0 state $end
$upscope $end

$scope module createDumpLatch $end
$var wire 1 o" q $end
$var wire 1 n" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,0 state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 S# q $end
$var wire 1 C# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -0 state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 T# q $end
$var wire 1 D# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .0 state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 U# q $end
$var wire 1 E# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /0 state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 V# q $end
$var wire 1 F# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 00 state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 W# q $end
$var wire 1 G# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 10 state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 X# q $end
$var wire 1 H# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 20 state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 Y# q $end
$var wire 1 I# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 30 state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 Z# q $end
$var wire 1 J# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 40 state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 [# q $end
$var wire 1 K# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 50 state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 \# q $end
$var wire 1 L# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 60 state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 ]# q $end
$var wire 1 M# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 70 state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 ^# q $end
$var wire 1 N# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 80 state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 _# q $end
$var wire 1 O# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 90 state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 `# q $end
$var wire 1 P# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :0 state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 a# q $end
$var wire 1 Q# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;0 state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 b# q $end
$var wire 1 R# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <0 state $end
$upscope $end

$scope module imm11Latch[15] $end
$var wire 1 5$ q $end
$var wire 1 %$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =0 state $end
$upscope $end

$scope module imm11Latch[14] $end
$var wire 1 6$ q $end
$var wire 1 &$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >0 state $end
$upscope $end

$scope module imm11Latch[13] $end
$var wire 1 7$ q $end
$var wire 1 '$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?0 state $end
$upscope $end

$scope module imm11Latch[12] $end
$var wire 1 8$ q $end
$var wire 1 ($ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @0 state $end
$upscope $end

$scope module imm11Latch[11] $end
$var wire 1 9$ q $end
$var wire 1 )$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A0 state $end
$upscope $end

$scope module imm11Latch[10] $end
$var wire 1 :$ q $end
$var wire 1 *$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B0 state $end
$upscope $end

$scope module imm11Latch[9] $end
$var wire 1 ;$ q $end
$var wire 1 +$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C0 state $end
$upscope $end

$scope module imm11Latch[8] $end
$var wire 1 <$ q $end
$var wire 1 ,$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D0 state $end
$upscope $end

$scope module imm11Latch[7] $end
$var wire 1 =$ q $end
$var wire 1 -$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E0 state $end
$upscope $end

$scope module imm11Latch[6] $end
$var wire 1 >$ q $end
$var wire 1 .$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F0 state $end
$upscope $end

$scope module imm11Latch[5] $end
$var wire 1 ?$ q $end
$var wire 1 /$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G0 state $end
$upscope $end

$scope module imm11Latch[4] $end
$var wire 1 @$ q $end
$var wire 1 0$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H0 state $end
$upscope $end

$scope module imm11Latch[3] $end
$var wire 1 A$ q $end
$var wire 1 1$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I0 state $end
$upscope $end

$scope module imm11Latch[2] $end
$var wire 1 B$ q $end
$var wire 1 2$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J0 state $end
$upscope $end

$scope module imm11Latch[1] $end
$var wire 1 C$ q $end
$var wire 1 3$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K0 state $end
$upscope $end

$scope module imm11Latch[0] $end
$var wire 1 D$ q $end
$var wire 1 4$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L0 state $end
$upscope $end

$scope module brchSigLatch[2] $end
$var wire 1 O$ q $end
$var wire 1 L$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M0 state $end
$upscope $end

$scope module brchSigLatch[1] $end
$var wire 1 P$ q $end
$var wire 1 M$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N0 state $end
$upscope $end

$scope module brchSigLatch[0] $end
$var wire 1 Q$ q $end
$var wire 1 N$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O0 state $end
$upscope $end

$scope module aluOpLatch[3] $end
$var wire 1 f$ q $end
$var wire 1 b$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P0 state $end
$upscope $end

$scope module aluOpLatch[2] $end
$var wire 1 g$ q $end
$var wire 1 c$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q0 state $end
$upscope $end

$scope module aluOpLatch[1] $end
$var wire 1 h$ q $end
$var wire 1 d$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R0 state $end
$upscope $end

$scope module aluOpLatch[0] $end
$var wire 1 i$ q $end
$var wire 1 e$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S0 state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 Z$ q $end
$var wire 1 X$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T0 state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 [$ q $end
$var wire 1 Y$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U0 state $end
$upscope $end

$scope module inALatch[15] $end
$var wire 1 z$ q $end
$var wire 1 j$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V0 state $end
$upscope $end

$scope module inALatch[14] $end
$var wire 1 {$ q $end
$var wire 1 k$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W0 state $end
$upscope $end

$scope module inALatch[13] $end
$var wire 1 |$ q $end
$var wire 1 l$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X0 state $end
$upscope $end

$scope module inALatch[12] $end
$var wire 1 }$ q $end
$var wire 1 m$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y0 state $end
$upscope $end

$scope module inALatch[11] $end
$var wire 1 ~$ q $end
$var wire 1 n$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z0 state $end
$upscope $end

$scope module inALatch[10] $end
$var wire 1 !% q $end
$var wire 1 o$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [0 state $end
$upscope $end

$scope module inALatch[9] $end
$var wire 1 "% q $end
$var wire 1 p$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \0 state $end
$upscope $end

$scope module inALatch[8] $end
$var wire 1 #% q $end
$var wire 1 q$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]0 state $end
$upscope $end

$scope module inALatch[7] $end
$var wire 1 $% q $end
$var wire 1 r$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^0 state $end
$upscope $end

$scope module inALatch[6] $end
$var wire 1 %% q $end
$var wire 1 s$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _0 state $end
$upscope $end

$scope module inALatch[5] $end
$var wire 1 &% q $end
$var wire 1 t$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `0 state $end
$upscope $end

$scope module inALatch[4] $end
$var wire 1 '% q $end
$var wire 1 u$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a0 state $end
$upscope $end

$scope module inALatch[3] $end
$var wire 1 (% q $end
$var wire 1 v$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b0 state $end
$upscope $end

$scope module inALatch[2] $end
$var wire 1 )% q $end
$var wire 1 w$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c0 state $end
$upscope $end

$scope module inALatch[1] $end
$var wire 1 *% q $end
$var wire 1 x$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d0 state $end
$upscope $end

$scope module inALatch[0] $end
$var wire 1 +% q $end
$var wire 1 y$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e0 state $end
$upscope $end

$scope module inBLatch[15] $end
$var wire 1 <% q $end
$var wire 1 ,% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f0 state $end
$upscope $end

$scope module inBLatch[14] $end
$var wire 1 =% q $end
$var wire 1 -% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g0 state $end
$upscope $end

$scope module inBLatch[13] $end
$var wire 1 >% q $end
$var wire 1 .% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h0 state $end
$upscope $end

$scope module inBLatch[12] $end
$var wire 1 ?% q $end
$var wire 1 /% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i0 state $end
$upscope $end

$scope module inBLatch[11] $end
$var wire 1 @% q $end
$var wire 1 0% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j0 state $end
$upscope $end

$scope module inBLatch[10] $end
$var wire 1 A% q $end
$var wire 1 1% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k0 state $end
$upscope $end

$scope module inBLatch[9] $end
$var wire 1 B% q $end
$var wire 1 2% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l0 state $end
$upscope $end

$scope module inBLatch[8] $end
$var wire 1 C% q $end
$var wire 1 3% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m0 state $end
$upscope $end

$scope module inBLatch[7] $end
$var wire 1 D% q $end
$var wire 1 4% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n0 state $end
$upscope $end

$scope module inBLatch[6] $end
$var wire 1 E% q $end
$var wire 1 5% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o0 state $end
$upscope $end

$scope module inBLatch[5] $end
$var wire 1 F% q $end
$var wire 1 6% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p0 state $end
$upscope $end

$scope module inBLatch[4] $end
$var wire 1 G% q $end
$var wire 1 7% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q0 state $end
$upscope $end

$scope module inBLatch[3] $end
$var wire 1 H% q $end
$var wire 1 8% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r0 state $end
$upscope $end

$scope module inBLatch[2] $end
$var wire 1 I% q $end
$var wire 1 9% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s0 state $end
$upscope $end

$scope module inBLatch[1] $end
$var wire 1 J% q $end
$var wire 1 :% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t0 state $end
$upscope $end

$scope module inBLatch[0] $end
$var wire 1 K% q $end
$var wire 1 ;% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u0 state $end
$upscope $end

$scope module wrtDataLatch[15] $end
$var wire 1 \% q $end
$var wire 1 L% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v0 state $end
$upscope $end

$scope module wrtDataLatch[14] $end
$var wire 1 ]% q $end
$var wire 1 M% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w0 state $end
$upscope $end

$scope module wrtDataLatch[13] $end
$var wire 1 ^% q $end
$var wire 1 N% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x0 state $end
$upscope $end

$scope module wrtDataLatch[12] $end
$var wire 1 _% q $end
$var wire 1 O% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y0 state $end
$upscope $end

$scope module wrtDataLatch[11] $end
$var wire 1 `% q $end
$var wire 1 P% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z0 state $end
$upscope $end

$scope module wrtDataLatch[10] $end
$var wire 1 a% q $end
$var wire 1 Q% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {0 state $end
$upscope $end

$scope module wrtDataLatch[9] $end
$var wire 1 b% q $end
$var wire 1 R% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |0 state $end
$upscope $end

$scope module wrtDataLatch[8] $end
$var wire 1 c% q $end
$var wire 1 S% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }0 state $end
$upscope $end

$scope module wrtDataLatch[7] $end
$var wire 1 d% q $end
$var wire 1 T% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~0 state $end
$upscope $end

$scope module wrtDataLatch[6] $end
$var wire 1 e% q $end
$var wire 1 U% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !1 state $end
$upscope $end

$scope module wrtDataLatch[5] $end
$var wire 1 f% q $end
$var wire 1 V% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "1 state $end
$upscope $end

$scope module wrtDataLatch[4] $end
$var wire 1 g% q $end
$var wire 1 W% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #1 state $end
$upscope $end

$scope module wrtDataLatch[3] $end
$var wire 1 h% q $end
$var wire 1 X% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $1 state $end
$upscope $end

$scope module wrtDataLatch[2] $end
$var wire 1 i% q $end
$var wire 1 Y% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %1 state $end
$upscope $end

$scope module wrtDataLatch[1] $end
$var wire 1 j% q $end
$var wire 1 Z% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &1 state $end
$upscope $end

$scope module wrtDataLatch[0] $end
$var wire 1 k% q $end
$var wire 1 [% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '1 state $end
$upscope $end

$scope module incPCLatch[15] $end
$var wire 1 3# q $end
$var wire 1 ## d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (1 state $end
$upscope $end

$scope module incPCLatch[14] $end
$var wire 1 4# q $end
$var wire 1 $# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )1 state $end
$upscope $end

$scope module incPCLatch[13] $end
$var wire 1 5# q $end
$var wire 1 %# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *1 state $end
$upscope $end

$scope module incPCLatch[12] $end
$var wire 1 6# q $end
$var wire 1 &# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +1 state $end
$upscope $end

$scope module incPCLatch[11] $end
$var wire 1 7# q $end
$var wire 1 '# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,1 state $end
$upscope $end

$scope module incPCLatch[10] $end
$var wire 1 8# q $end
$var wire 1 (# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -1 state $end
$upscope $end

$scope module incPCLatch[9] $end
$var wire 1 9# q $end
$var wire 1 )# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .1 state $end
$upscope $end

$scope module incPCLatch[8] $end
$var wire 1 :# q $end
$var wire 1 *# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /1 state $end
$upscope $end

$scope module incPCLatch[7] $end
$var wire 1 ;# q $end
$var wire 1 +# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 01 state $end
$upscope $end

$scope module incPCLatch[6] $end
$var wire 1 <# q $end
$var wire 1 ,# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 11 state $end
$upscope $end

$scope module incPCLatch[5] $end
$var wire 1 =# q $end
$var wire 1 -# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 21 state $end
$upscope $end

$scope module incPCLatch[4] $end
$var wire 1 ># q $end
$var wire 1 .# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 31 state $end
$upscope $end

$scope module incPCLatch[3] $end
$var wire 1 ?# q $end
$var wire 1 /# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 41 state $end
$upscope $end

$scope module incPCLatch[2] $end
$var wire 1 @# q $end
$var wire 1 0# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 51 state $end
$upscope $end

$scope module incPCLatch[1] $end
$var wire 1 A# q $end
$var wire 1 1# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 61 state $end
$upscope $end

$scope module incPCLatch[0] $end
$var wire 1 B# q $end
$var wire 1 2# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 71 state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 r' q $end
$var wire 1 o' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 81 state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 s' q $end
$var wire 1 p' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 91 state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 t' q $end
$var wire 1 q' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :1 state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 ." q $end
$var wire 1 |! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;1 state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 /" q $end
$var wire 1 }! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <1 state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 0" q $end
$var wire 1 ~! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =1 state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 1" q $end
$var wire 1 !" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >1 state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 2" q $end
$var wire 1 "" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?1 state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 3" q $end
$var wire 1 #" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @1 state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 4" q $end
$var wire 1 $" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A1 state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 5" q $end
$var wire 1 %" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B1 state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 6" q $end
$var wire 1 &" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C1 state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 7" q $end
$var wire 1 '" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D1 state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 8" q $end
$var wire 1 (" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E1 state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 9" q $end
$var wire 1 )" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F1 state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 :" q $end
$var wire 1 *" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G1 state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 ;" q $end
$var wire 1 +" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H1 state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 <" q $end
$var wire 1 ," d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I1 state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 =" q $end
$var wire 1 -" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J1 state $end
$upscope $end
$upscope $end

$scope module executeSection $end
$var wire 1 H$ SLBIsel $end
$var wire 1 3# incPC [15] $end
$var wire 1 4# incPC [14] $end
$var wire 1 5# incPC [13] $end
$var wire 1 6# incPC [12] $end
$var wire 1 7# incPC [11] $end
$var wire 1 8# incPC [10] $end
$var wire 1 9# incPC [9] $end
$var wire 1 :# incPC [8] $end
$var wire 1 ;# incPC [7] $end
$var wire 1 <# incPC [6] $end
$var wire 1 =# incPC [5] $end
$var wire 1 ># incPC [4] $end
$var wire 1 ?# incPC [3] $end
$var wire 1 @# incPC [2] $end
$var wire 1 A# incPC [1] $end
$var wire 1 B# incPC [0] $end
$var wire 1 a$ immSrc $end
$var wire 1 S# imm8 [15] $end
$var wire 1 T# imm8 [14] $end
$var wire 1 U# imm8 [13] $end
$var wire 1 V# imm8 [12] $end
$var wire 1 W# imm8 [11] $end
$var wire 1 X# imm8 [10] $end
$var wire 1 Y# imm8 [9] $end
$var wire 1 Z# imm8 [8] $end
$var wire 1 [# imm8 [7] $end
$var wire 1 \# imm8 [6] $end
$var wire 1 ]# imm8 [5] $end
$var wire 1 ^# imm8 [4] $end
$var wire 1 _# imm8 [3] $end
$var wire 1 `# imm8 [2] $end
$var wire 1 a# imm8 [1] $end
$var wire 1 b# imm8 [0] $end
$var wire 1 5$ imm11 [15] $end
$var wire 1 6$ imm11 [14] $end
$var wire 1 7$ imm11 [13] $end
$var wire 1 8$ imm11 [12] $end
$var wire 1 9$ imm11 [11] $end
$var wire 1 :$ imm11 [10] $end
$var wire 1 ;$ imm11 [9] $end
$var wire 1 <$ imm11 [8] $end
$var wire 1 =$ imm11 [7] $end
$var wire 1 >$ imm11 [6] $end
$var wire 1 ?$ imm11 [5] $end
$var wire 1 @$ imm11 [4] $end
$var wire 1 A$ imm11 [3] $end
$var wire 1 B$ imm11 [2] $end
$var wire 1 C$ imm11 [1] $end
$var wire 1 D$ imm11 [0] $end
$var wire 1 O$ brchSig [2] $end
$var wire 1 P$ brchSig [1] $end
$var wire 1 Q$ brchSig [0] $end
$var wire 1 S$ Cin $end
$var wire 1 z$ inA [15] $end
$var wire 1 {$ inA [14] $end
$var wire 1 |$ inA [13] $end
$var wire 1 }$ inA [12] $end
$var wire 1 ~$ inA [11] $end
$var wire 1 !% inA [10] $end
$var wire 1 "% inA [9] $end
$var wire 1 #% inA [8] $end
$var wire 1 $% inA [7] $end
$var wire 1 %% inA [6] $end
$var wire 1 &% inA [5] $end
$var wire 1 '% inA [4] $end
$var wire 1 (% inA [3] $end
$var wire 1 )% inA [2] $end
$var wire 1 *% inA [1] $end
$var wire 1 +% inA [0] $end
$var wire 1 <% inB [15] $end
$var wire 1 =% inB [14] $end
$var wire 1 >% inB [13] $end
$var wire 1 ?% inB [12] $end
$var wire 1 @% inB [11] $end
$var wire 1 A% inB [10] $end
$var wire 1 B% inB [9] $end
$var wire 1 C% inB [8] $end
$var wire 1 D% inB [7] $end
$var wire 1 E% inB [6] $end
$var wire 1 F% inB [5] $end
$var wire 1 G% inB [4] $end
$var wire 1 H% inB [3] $end
$var wire 1 I% inB [2] $end
$var wire 1 J% inB [1] $end
$var wire 1 K% inB [0] $end
$var wire 1 U$ invA $end
$var wire 1 W$ invB $end
$var wire 1 f$ aluOp [3] $end
$var wire 1 g$ aluOp [2] $end
$var wire 1 h$ aluOp [1] $end
$var wire 1 i$ aluOp [0] $end
$var wire 1 F$ aluJmp $end
$var wire 1 }% jalSel $end
$var wire 1 !& sOpSel $end
$var wire 1 j' aluPC $end
$var wire 1 "& aluFinal [15] $end
$var wire 1 #& aluFinal [14] $end
$var wire 1 $& aluFinal [13] $end
$var wire 1 %& aluFinal [12] $end
$var wire 1 && aluFinal [11] $end
$var wire 1 '& aluFinal [10] $end
$var wire 1 (& aluFinal [9] $end
$var wire 1 )& aluFinal [8] $end
$var wire 1 *& aluFinal [7] $end
$var wire 1 +& aluFinal [6] $end
$var wire 1 ,& aluFinal [5] $end
$var wire 1 -& aluFinal [4] $end
$var wire 1 .& aluFinal [3] $end
$var wire 1 /& aluFinal [2] $end
$var wire 1 0& aluFinal [1] $end
$var wire 1 1& aluFinal [0] $end
$var wire 1 <! newPC [15] $end
$var wire 1 =! newPC [14] $end
$var wire 1 >! newPC [13] $end
$var wire 1 ?! newPC [12] $end
$var wire 1 @! newPC [11] $end
$var wire 1 A! newPC [10] $end
$var wire 1 B! newPC [9] $end
$var wire 1 C! newPC [8] $end
$var wire 1 D! newPC [7] $end
$var wire 1 E! newPC [6] $end
$var wire 1 F! newPC [5] $end
$var wire 1 G! newPC [4] $end
$var wire 1 H! newPC [3] $end
$var wire 1 I! newPC [2] $end
$var wire 1 J! newPC [1] $end
$var wire 1 K! newPC [0] $end
$var wire 1 4' addPC [15] $end
$var wire 1 5' addPC [14] $end
$var wire 1 6' addPC [13] $end
$var wire 1 7' addPC [12] $end
$var wire 1 8' addPC [11] $end
$var wire 1 9' addPC [10] $end
$var wire 1 :' addPC [9] $end
$var wire 1 ;' addPC [8] $end
$var wire 1 <' addPC [7] $end
$var wire 1 =' addPC [6] $end
$var wire 1 >' addPC [5] $end
$var wire 1 ?' addPC [4] $end
$var wire 1 @' addPC [3] $end
$var wire 1 A' addPC [2] $end
$var wire 1 B' addPC [1] $end
$var wire 1 C' addPC [0] $end
$var wire 1 R& aluOut [15] $end
$var wire 1 S& aluOut [14] $end
$var wire 1 T& aluOut [13] $end
$var wire 1 U& aluOut [12] $end
$var wire 1 V& aluOut [11] $end
$var wire 1 W& aluOut [10] $end
$var wire 1 X& aluOut [9] $end
$var wire 1 Y& aluOut [8] $end
$var wire 1 Z& aluOut [7] $end
$var wire 1 [& aluOut [6] $end
$var wire 1 \& aluOut [5] $end
$var wire 1 ]& aluOut [4] $end
$var wire 1 ^& aluOut [3] $end
$var wire 1 _& aluOut [2] $end
$var wire 1 `& aluOut [1] $end
$var wire 1 a& aluOut [0] $end
$var wire 1 K1 zeroFlag $end
$var wire 1 L1 oflFlag $end
$var wire 1 M1 carryOut $end
$var wire 1 N1 signFlag $end
$var wire 1 O1 jmpSel $end
$var wire 1 P1 pcOrSLBI [15] $end
$var wire 1 Q1 pcOrSLBI [14] $end
$var wire 1 R1 pcOrSLBI [13] $end
$var wire 1 S1 pcOrSLBI [12] $end
$var wire 1 T1 pcOrSLBI [11] $end
$var wire 1 U1 pcOrSLBI [10] $end
$var wire 1 V1 pcOrSLBI [9] $end
$var wire 1 W1 pcOrSLBI [8] $end
$var wire 1 X1 pcOrSLBI [7] $end
$var wire 1 Y1 pcOrSLBI [6] $end
$var wire 1 Z1 pcOrSLBI [5] $end
$var wire 1 [1 pcOrSLBI [4] $end
$var wire 1 \1 pcOrSLBI [3] $end
$var wire 1 ]1 pcOrSLBI [2] $end
$var wire 1 ^1 pcOrSLBI [1] $end
$var wire 1 _1 pcOrSLBI [0] $end
$var wire 1 `1 imm8Or11 [15] $end
$var wire 1 a1 imm8Or11 [14] $end
$var wire 1 b1 imm8Or11 [13] $end
$var wire 1 c1 imm8Or11 [12] $end
$var wire 1 d1 imm8Or11 [11] $end
$var wire 1 e1 imm8Or11 [10] $end
$var wire 1 f1 imm8Or11 [9] $end
$var wire 1 g1 imm8Or11 [8] $end
$var wire 1 h1 imm8Or11 [7] $end
$var wire 1 i1 imm8Or11 [6] $end
$var wire 1 j1 imm8Or11 [5] $end
$var wire 1 k1 imm8Or11 [4] $end
$var wire 1 l1 imm8Or11 [3] $end
$var wire 1 m1 imm8Or11 [2] $end
$var wire 1 n1 imm8Or11 [1] $end
$var wire 1 o1 imm8Or11 [0] $end
$var wire 1 p1 compPC [15] $end
$var wire 1 q1 compPC [14] $end
$var wire 1 r1 compPC [13] $end
$var wire 1 s1 compPC [12] $end
$var wire 1 t1 compPC [11] $end
$var wire 1 u1 compPC [10] $end
$var wire 1 v1 compPC [9] $end
$var wire 1 w1 compPC [8] $end
$var wire 1 x1 compPC [7] $end
$var wire 1 y1 compPC [6] $end
$var wire 1 z1 compPC [5] $end
$var wire 1 {1 compPC [4] $end
$var wire 1 |1 compPC [3] $end
$var wire 1 }1 compPC [2] $end
$var wire 1 ~1 compPC [1] $end
$var wire 1 !2 compPC [0] $end
$var wire 1 "2 jmpPC [15] $end
$var wire 1 #2 jmpPC [14] $end
$var wire 1 $2 jmpPC [13] $end
$var wire 1 %2 jmpPC [12] $end
$var wire 1 &2 jmpPC [11] $end
$var wire 1 '2 jmpPC [10] $end
$var wire 1 (2 jmpPC [9] $end
$var wire 1 )2 jmpPC [8] $end
$var wire 1 *2 jmpPC [7] $end
$var wire 1 +2 jmpPC [6] $end
$var wire 1 ,2 jmpPC [5] $end
$var wire 1 -2 jmpPC [4] $end
$var wire 1 .2 jmpPC [3] $end
$var wire 1 /2 jmpPC [2] $end
$var wire 1 02 jmpPC [1] $end
$var wire 1 12 jmpPC [0] $end
$var wire 1 22 possPC [15] $end
$var wire 1 32 possPC [14] $end
$var wire 1 42 possPC [13] $end
$var wire 1 52 possPC [12] $end
$var wire 1 62 possPC [11] $end
$var wire 1 72 possPC [10] $end
$var wire 1 82 possPC [9] $end
$var wire 1 92 possPC [8] $end
$var wire 1 :2 possPC [7] $end
$var wire 1 ;2 possPC [6] $end
$var wire 1 <2 possPC [5] $end
$var wire 1 =2 possPC [4] $end
$var wire 1 >2 possPC [3] $end
$var wire 1 ?2 possPC [2] $end
$var wire 1 @2 possPC [1] $end
$var wire 1 A2 possPC [0] $end

$scope module aluExec $end
$var parameter 32 B2 OPERAND_WIDTH $end
$var parameter 32 C2 NUM_OPERATIONS $end
$var wire 1 z$ InA [15] $end
$var wire 1 {$ InA [14] $end
$var wire 1 |$ InA [13] $end
$var wire 1 }$ InA [12] $end
$var wire 1 ~$ InA [11] $end
$var wire 1 !% InA [10] $end
$var wire 1 "% InA [9] $end
$var wire 1 #% InA [8] $end
$var wire 1 $% InA [7] $end
$var wire 1 %% InA [6] $end
$var wire 1 &% InA [5] $end
$var wire 1 '% InA [4] $end
$var wire 1 (% InA [3] $end
$var wire 1 )% InA [2] $end
$var wire 1 *% InA [1] $end
$var wire 1 +% InA [0] $end
$var wire 1 <% InB [15] $end
$var wire 1 =% InB [14] $end
$var wire 1 >% InB [13] $end
$var wire 1 ?% InB [12] $end
$var wire 1 @% InB [11] $end
$var wire 1 A% InB [10] $end
$var wire 1 B% InB [9] $end
$var wire 1 C% InB [8] $end
$var wire 1 D% InB [7] $end
$var wire 1 E% InB [6] $end
$var wire 1 F% InB [5] $end
$var wire 1 G% InB [4] $end
$var wire 1 H% InB [3] $end
$var wire 1 I% InB [2] $end
$var wire 1 J% InB [1] $end
$var wire 1 K% InB [0] $end
$var wire 1 S$ Cin $end
$var wire 1 f$ Oper [3] $end
$var wire 1 g$ Oper [2] $end
$var wire 1 h$ Oper [1] $end
$var wire 1 i$ Oper [0] $end
$var wire 1 U$ invA $end
$var wire 1 W$ invB $end
$var wire 1 D2 sign $end
$var wire 1 R& Out [15] $end
$var wire 1 S& Out [14] $end
$var wire 1 T& Out [13] $end
$var wire 1 U& Out [12] $end
$var wire 1 V& Out [11] $end
$var wire 1 W& Out [10] $end
$var wire 1 X& Out [9] $end
$var wire 1 Y& Out [8] $end
$var wire 1 Z& Out [7] $end
$var wire 1 [& Out [6] $end
$var wire 1 \& Out [5] $end
$var wire 1 ]& Out [4] $end
$var wire 1 ^& Out [3] $end
$var wire 1 _& Out [2] $end
$var wire 1 `& Out [1] $end
$var wire 1 a& Out [0] $end
$var wire 1 L1 Ofl $end
$var wire 1 K1 Zero $end
$var wire 1 M1 Cout $end
$var wire 1 N1 signFlag $end
$var wire 1 E2 Atouse [15] $end
$var wire 1 F2 Atouse [14] $end
$var wire 1 G2 Atouse [13] $end
$var wire 1 H2 Atouse [12] $end
$var wire 1 I2 Atouse [11] $end
$var wire 1 J2 Atouse [10] $end
$var wire 1 K2 Atouse [9] $end
$var wire 1 L2 Atouse [8] $end
$var wire 1 M2 Atouse [7] $end
$var wire 1 N2 Atouse [6] $end
$var wire 1 O2 Atouse [5] $end
$var wire 1 P2 Atouse [4] $end
$var wire 1 Q2 Atouse [3] $end
$var wire 1 R2 Atouse [2] $end
$var wire 1 S2 Atouse [1] $end
$var wire 1 T2 Atouse [0] $end
$var wire 1 U2 Btouse [15] $end
$var wire 1 V2 Btouse [14] $end
$var wire 1 W2 Btouse [13] $end
$var wire 1 X2 Btouse [12] $end
$var wire 1 Y2 Btouse [11] $end
$var wire 1 Z2 Btouse [10] $end
$var wire 1 [2 Btouse [9] $end
$var wire 1 \2 Btouse [8] $end
$var wire 1 ]2 Btouse [7] $end
$var wire 1 ^2 Btouse [6] $end
$var wire 1 _2 Btouse [5] $end
$var wire 1 `2 Btouse [4] $end
$var wire 1 a2 Btouse [3] $end
$var wire 1 b2 Btouse [2] $end
$var wire 1 c2 Btouse [1] $end
$var wire 1 d2 Btouse [0] $end
$var wire 1 e2 nonBarrelOpsOut [15] $end
$var wire 1 f2 nonBarrelOpsOut [14] $end
$var wire 1 g2 nonBarrelOpsOut [13] $end
$var wire 1 h2 nonBarrelOpsOut [12] $end
$var wire 1 i2 nonBarrelOpsOut [11] $end
$var wire 1 j2 nonBarrelOpsOut [10] $end
$var wire 1 k2 nonBarrelOpsOut [9] $end
$var wire 1 l2 nonBarrelOpsOut [8] $end
$var wire 1 m2 nonBarrelOpsOut [7] $end
$var wire 1 n2 nonBarrelOpsOut [6] $end
$var wire 1 o2 nonBarrelOpsOut [5] $end
$var wire 1 p2 nonBarrelOpsOut [4] $end
$var wire 1 q2 nonBarrelOpsOut [3] $end
$var wire 1 r2 nonBarrelOpsOut [2] $end
$var wire 1 s2 nonBarrelOpsOut [1] $end
$var wire 1 t2 nonBarrelOpsOut [0] $end
$var wire 1 u2 shifterout [15] $end
$var wire 1 v2 shifterout [14] $end
$var wire 1 w2 shifterout [13] $end
$var wire 1 x2 shifterout [12] $end
$var wire 1 y2 shifterout [11] $end
$var wire 1 z2 shifterout [10] $end
$var wire 1 {2 shifterout [9] $end
$var wire 1 |2 shifterout [8] $end
$var wire 1 }2 shifterout [7] $end
$var wire 1 ~2 shifterout [6] $end
$var wire 1 !3 shifterout [5] $end
$var wire 1 "3 shifterout [4] $end
$var wire 1 #3 shifterout [3] $end
$var wire 1 $3 shifterout [2] $end
$var wire 1 %3 shifterout [1] $end
$var wire 1 &3 shifterout [0] $end
$var wire 1 '3 ADDout [15] $end
$var wire 1 (3 ADDout [14] $end
$var wire 1 )3 ADDout [13] $end
$var wire 1 *3 ADDout [12] $end
$var wire 1 +3 ADDout [11] $end
$var wire 1 ,3 ADDout [10] $end
$var wire 1 -3 ADDout [9] $end
$var wire 1 .3 ADDout [8] $end
$var wire 1 /3 ADDout [7] $end
$var wire 1 03 ADDout [6] $end
$var wire 1 13 ADDout [5] $end
$var wire 1 23 ADDout [4] $end
$var wire 1 33 ADDout [3] $end
$var wire 1 43 ADDout [2] $end
$var wire 1 53 ADDout [1] $end
$var wire 1 63 ADDout [0] $end
$var wire 1 73 ANDout [15] $end
$var wire 1 83 ANDout [14] $end
$var wire 1 93 ANDout [13] $end
$var wire 1 :3 ANDout [12] $end
$var wire 1 ;3 ANDout [11] $end
$var wire 1 <3 ANDout [10] $end
$var wire 1 =3 ANDout [9] $end
$var wire 1 >3 ANDout [8] $end
$var wire 1 ?3 ANDout [7] $end
$var wire 1 @3 ANDout [6] $end
$var wire 1 A3 ANDout [5] $end
$var wire 1 B3 ANDout [4] $end
$var wire 1 C3 ANDout [3] $end
$var wire 1 D3 ANDout [2] $end
$var wire 1 E3 ANDout [1] $end
$var wire 1 F3 ANDout [0] $end
$var wire 1 G3 ORout [15] $end
$var wire 1 H3 ORout [14] $end
$var wire 1 I3 ORout [13] $end
$var wire 1 J3 ORout [12] $end
$var wire 1 K3 ORout [11] $end
$var wire 1 L3 ORout [10] $end
$var wire 1 M3 ORout [9] $end
$var wire 1 N3 ORout [8] $end
$var wire 1 O3 ORout [7] $end
$var wire 1 P3 ORout [6] $end
$var wire 1 Q3 ORout [5] $end
$var wire 1 R3 ORout [4] $end
$var wire 1 S3 ORout [3] $end
$var wire 1 T3 ORout [2] $end
$var wire 1 U3 ORout [1] $end
$var wire 1 V3 ORout [0] $end
$var wire 1 W3 XORout [15] $end
$var wire 1 X3 XORout [14] $end
$var wire 1 Y3 XORout [13] $end
$var wire 1 Z3 XORout [12] $end
$var wire 1 [3 XORout [11] $end
$var wire 1 \3 XORout [10] $end
$var wire 1 ]3 XORout [9] $end
$var wire 1 ^3 XORout [8] $end
$var wire 1 _3 XORout [7] $end
$var wire 1 `3 XORout [6] $end
$var wire 1 a3 XORout [5] $end
$var wire 1 b3 XORout [4] $end
$var wire 1 c3 XORout [3] $end
$var wire 1 d3 XORout [2] $end
$var wire 1 e3 XORout [1] $end
$var wire 1 f3 XORout [0] $end
$var wire 1 g3 originalOpsOut [15] $end
$var wire 1 h3 originalOpsOut [14] $end
$var wire 1 i3 originalOpsOut [13] $end
$var wire 1 j3 originalOpsOut [12] $end
$var wire 1 k3 originalOpsOut [11] $end
$var wire 1 l3 originalOpsOut [10] $end
$var wire 1 m3 originalOpsOut [9] $end
$var wire 1 n3 originalOpsOut [8] $end
$var wire 1 o3 originalOpsOut [7] $end
$var wire 1 p3 originalOpsOut [6] $end
$var wire 1 q3 originalOpsOut [5] $end
$var wire 1 r3 originalOpsOut [4] $end
$var wire 1 s3 originalOpsOut [3] $end
$var wire 1 t3 originalOpsOut [2] $end
$var wire 1 u3 originalOpsOut [1] $end
$var wire 1 v3 originalOpsOut [0] $end
$var wire 1 w3 addedOpsOut [15] $end
$var wire 1 x3 addedOpsOut [14] $end
$var wire 1 y3 addedOpsOut [13] $end
$var wire 1 z3 addedOpsOut [12] $end
$var wire 1 {3 addedOpsOut [11] $end
$var wire 1 |3 addedOpsOut [10] $end
$var wire 1 }3 addedOpsOut [9] $end
$var wire 1 ~3 addedOpsOut [8] $end
$var wire 1 !4 addedOpsOut [7] $end
$var wire 1 "4 addedOpsOut [6] $end
$var wire 1 #4 addedOpsOut [5] $end
$var wire 1 $4 addedOpsOut [4] $end
$var wire 1 %4 addedOpsOut [3] $end
$var wire 1 &4 addedOpsOut [2] $end
$var wire 1 '4 addedOpsOut [1] $end
$var wire 1 (4 addedOpsOut [0] $end
$var wire 1 )4 rotater_out [15] $end
$var wire 1 *4 rotater_out [14] $end
$var wire 1 +4 rotater_out [13] $end
$var wire 1 ,4 rotater_out [12] $end
$var wire 1 -4 rotater_out [11] $end
$var wire 1 .4 rotater_out [10] $end
$var wire 1 /4 rotater_out [9] $end
$var wire 1 04 rotater_out [8] $end
$var wire 1 14 rotater_out [7] $end
$var wire 1 24 rotater_out [6] $end
$var wire 1 34 rotater_out [5] $end
$var wire 1 44 rotater_out [4] $end
$var wire 1 54 rotater_out [3] $end
$var wire 1 64 rotater_out [2] $end
$var wire 1 74 rotater_out [1] $end
$var wire 1 84 rotater_out [0] $end
$var wire 1 94 slbi [15] $end
$var wire 1 :4 slbi [14] $end
$var wire 1 ;4 slbi [13] $end
$var wire 1 <4 slbi [12] $end
$var wire 1 =4 slbi [11] $end
$var wire 1 >4 slbi [10] $end
$var wire 1 ?4 slbi [9] $end
$var wire 1 @4 slbi [8] $end
$var wire 1 A4 slbi [7] $end
$var wire 1 B4 slbi [6] $end
$var wire 1 C4 slbi [5] $end
$var wire 1 D4 slbi [4] $end
$var wire 1 E4 slbi [3] $end
$var wire 1 F4 slbi [2] $end
$var wire 1 G4 slbi [1] $end
$var wire 1 H4 slbi [0] $end
$var wire 1 I4 btr [15] $end
$var wire 1 J4 btr [14] $end
$var wire 1 K4 btr [13] $end
$var wire 1 L4 btr [12] $end
$var wire 1 M4 btr [11] $end
$var wire 1 N4 btr [10] $end
$var wire 1 O4 btr [9] $end
$var wire 1 P4 btr [8] $end
$var wire 1 Q4 btr [7] $end
$var wire 1 R4 btr [6] $end
$var wire 1 S4 btr [5] $end
$var wire 1 T4 btr [4] $end
$var wire 1 U4 btr [3] $end
$var wire 1 V4 btr [2] $end
$var wire 1 W4 btr [1] $end
$var wire 1 X4 btr [0] $end
$var wire 1 Y4 slbiBtrOut [15] $end
$var wire 1 Z4 slbiBtrOut [14] $end
$var wire 1 [4 slbiBtrOut [13] $end
$var wire 1 \4 slbiBtrOut [12] $end
$var wire 1 ]4 slbiBtrOut [11] $end
$var wire 1 ^4 slbiBtrOut [10] $end
$var wire 1 _4 slbiBtrOut [9] $end
$var wire 1 `4 slbiBtrOut [8] $end
$var wire 1 a4 slbiBtrOut [7] $end
$var wire 1 b4 slbiBtrOut [6] $end
$var wire 1 c4 slbiBtrOut [5] $end
$var wire 1 d4 slbiBtrOut [4] $end
$var wire 1 e4 slbiBtrOut [3] $end
$var wire 1 f4 slbiBtrOut [2] $end
$var wire 1 g4 slbiBtrOut [1] $end
$var wire 1 h4 slbiBtrOut [0] $end

$scope module ALUshifter $end
$var parameter 32 i4 OPERAND_WIDTH $end
$var parameter 32 j4 SHAMT_WIDTH $end
$var parameter 32 k4 NUM_OPERATIONS $end
$var wire 1 E2 In [15] $end
$var wire 1 F2 In [14] $end
$var wire 1 G2 In [13] $end
$var wire 1 H2 In [12] $end
$var wire 1 I2 In [11] $end
$var wire 1 J2 In [10] $end
$var wire 1 K2 In [9] $end
$var wire 1 L2 In [8] $end
$var wire 1 M2 In [7] $end
$var wire 1 N2 In [6] $end
$var wire 1 O2 In [5] $end
$var wire 1 P2 In [4] $end
$var wire 1 Q2 In [3] $end
$var wire 1 R2 In [2] $end
$var wire 1 S2 In [1] $end
$var wire 1 T2 In [0] $end
$var wire 1 a2 ShAmt [3] $end
$var wire 1 b2 ShAmt [2] $end
$var wire 1 c2 ShAmt [1] $end
$var wire 1 d2 ShAmt [0] $end
$var wire 1 h$ Oper [1] $end
$var wire 1 i$ Oper [0] $end
$var wire 1 u2 Out [15] $end
$var wire 1 v2 Out [14] $end
$var wire 1 w2 Out [13] $end
$var wire 1 x2 Out [12] $end
$var wire 1 y2 Out [11] $end
$var wire 1 z2 Out [10] $end
$var wire 1 {2 Out [9] $end
$var wire 1 |2 Out [8] $end
$var wire 1 }2 Out [7] $end
$var wire 1 ~2 Out [6] $end
$var wire 1 !3 Out [5] $end
$var wire 1 "3 Out [4] $end
$var wire 1 #3 Out [3] $end
$var wire 1 $3 Out [2] $end
$var wire 1 %3 Out [1] $end
$var wire 1 &3 Out [0] $end
$var wire 1 l4 rotatel_out [15] $end
$var wire 1 m4 rotatel_out [14] $end
$var wire 1 n4 rotatel_out [13] $end
$var wire 1 o4 rotatel_out [12] $end
$var wire 1 p4 rotatel_out [11] $end
$var wire 1 q4 rotatel_out [10] $end
$var wire 1 r4 rotatel_out [9] $end
$var wire 1 s4 rotatel_out [8] $end
$var wire 1 t4 rotatel_out [7] $end
$var wire 1 u4 rotatel_out [6] $end
$var wire 1 v4 rotatel_out [5] $end
$var wire 1 w4 rotatel_out [4] $end
$var wire 1 x4 rotatel_out [3] $end
$var wire 1 y4 rotatel_out [2] $end
$var wire 1 z4 rotatel_out [1] $end
$var wire 1 {4 rotatel_out [0] $end
$var wire 1 |4 shiftl_out [15] $end
$var wire 1 }4 shiftl_out [14] $end
$var wire 1 ~4 shiftl_out [13] $end
$var wire 1 !5 shiftl_out [12] $end
$var wire 1 "5 shiftl_out [11] $end
$var wire 1 #5 shiftl_out [10] $end
$var wire 1 $5 shiftl_out [9] $end
$var wire 1 %5 shiftl_out [8] $end
$var wire 1 &5 shiftl_out [7] $end
$var wire 1 '5 shiftl_out [6] $end
$var wire 1 (5 shiftl_out [5] $end
$var wire 1 )5 shiftl_out [4] $end
$var wire 1 *5 shiftl_out [3] $end
$var wire 1 +5 shiftl_out [2] $end
$var wire 1 ,5 shiftl_out [1] $end
$var wire 1 -5 shiftl_out [0] $end
$var wire 1 .5 shiftra_out [15] $end
$var wire 1 /5 shiftra_out [14] $end
$var wire 1 05 shiftra_out [13] $end
$var wire 1 15 shiftra_out [12] $end
$var wire 1 25 shiftra_out [11] $end
$var wire 1 35 shiftra_out [10] $end
$var wire 1 45 shiftra_out [9] $end
$var wire 1 55 shiftra_out [8] $end
$var wire 1 65 shiftra_out [7] $end
$var wire 1 75 shiftra_out [6] $end
$var wire 1 85 shiftra_out [5] $end
$var wire 1 95 shiftra_out [4] $end
$var wire 1 :5 shiftra_out [3] $end
$var wire 1 ;5 shiftra_out [2] $end
$var wire 1 <5 shiftra_out [1] $end
$var wire 1 =5 shiftra_out [0] $end
$var wire 1 >5 shiftrl_out [15] $end
$var wire 1 ?5 shiftrl_out [14] $end
$var wire 1 @5 shiftrl_out [13] $end
$var wire 1 A5 shiftrl_out [12] $end
$var wire 1 B5 shiftrl_out [11] $end
$var wire 1 C5 shiftrl_out [10] $end
$var wire 1 D5 shiftrl_out [9] $end
$var wire 1 E5 shiftrl_out [8] $end
$var wire 1 F5 shiftrl_out [7] $end
$var wire 1 G5 shiftrl_out [6] $end
$var wire 1 H5 shiftrl_out [5] $end
$var wire 1 I5 shiftrl_out [4] $end
$var wire 1 J5 shiftrl_out [3] $end
$var wire 1 K5 shiftrl_out [2] $end
$var wire 1 L5 shiftrl_out [1] $end
$var wire 1 M5 shiftrl_out [0] $end

$scope module oper_0 $end
$var parameter 32 N5 OPERAND_WIDTH $end
$var parameter 32 O5 SHAMT_WIDTH $end
$var parameter 32 P5 NUM_OPERATIONS $end
$var wire 1 E2 in [15] $end
$var wire 1 F2 in [14] $end
$var wire 1 G2 in [13] $end
$var wire 1 H2 in [12] $end
$var wire 1 I2 in [11] $end
$var wire 1 J2 in [10] $end
$var wire 1 K2 in [9] $end
$var wire 1 L2 in [8] $end
$var wire 1 M2 in [7] $end
$var wire 1 N2 in [6] $end
$var wire 1 O2 in [5] $end
$var wire 1 P2 in [4] $end
$var wire 1 Q2 in [3] $end
$var wire 1 R2 in [2] $end
$var wire 1 S2 in [1] $end
$var wire 1 T2 in [0] $end
$var wire 1 a2 shamt [3] $end
$var wire 1 b2 shamt [2] $end
$var wire 1 c2 shamt [1] $end
$var wire 1 d2 shamt [0] $end
$var wire 1 l4 out [15] $end
$var wire 1 m4 out [14] $end
$var wire 1 n4 out [13] $end
$var wire 1 o4 out [12] $end
$var wire 1 p4 out [11] $end
$var wire 1 q4 out [10] $end
$var wire 1 r4 out [9] $end
$var wire 1 s4 out [8] $end
$var wire 1 t4 out [7] $end
$var wire 1 u4 out [6] $end
$var wire 1 v4 out [5] $end
$var wire 1 w4 out [4] $end
$var wire 1 x4 out [3] $end
$var wire 1 y4 out [2] $end
$var wire 1 z4 out [1] $end
$var wire 1 {4 out [0] $end
$var wire 1 Q5 shift1 [15] $end
$var wire 1 R5 shift1 [14] $end
$var wire 1 S5 shift1 [13] $end
$var wire 1 T5 shift1 [12] $end
$var wire 1 U5 shift1 [11] $end
$var wire 1 V5 shift1 [10] $end
$var wire 1 W5 shift1 [9] $end
$var wire 1 X5 shift1 [8] $end
$var wire 1 Y5 shift1 [7] $end
$var wire 1 Z5 shift1 [6] $end
$var wire 1 [5 shift1 [5] $end
$var wire 1 \5 shift1 [4] $end
$var wire 1 ]5 shift1 [3] $end
$var wire 1 ^5 shift1 [2] $end
$var wire 1 _5 shift1 [1] $end
$var wire 1 `5 shift1 [0] $end
$var wire 1 a5 shift2 [15] $end
$var wire 1 b5 shift2 [14] $end
$var wire 1 c5 shift2 [13] $end
$var wire 1 d5 shift2 [12] $end
$var wire 1 e5 shift2 [11] $end
$var wire 1 f5 shift2 [10] $end
$var wire 1 g5 shift2 [9] $end
$var wire 1 h5 shift2 [8] $end
$var wire 1 i5 shift2 [7] $end
$var wire 1 j5 shift2 [6] $end
$var wire 1 k5 shift2 [5] $end
$var wire 1 l5 shift2 [4] $end
$var wire 1 m5 shift2 [3] $end
$var wire 1 n5 shift2 [2] $end
$var wire 1 o5 shift2 [1] $end
$var wire 1 p5 shift2 [0] $end
$var wire 1 q5 shift4 [15] $end
$var wire 1 r5 shift4 [14] $end
$var wire 1 s5 shift4 [13] $end
$var wire 1 t5 shift4 [12] $end
$var wire 1 u5 shift4 [11] $end
$var wire 1 v5 shift4 [10] $end
$var wire 1 w5 shift4 [9] $end
$var wire 1 x5 shift4 [8] $end
$var wire 1 y5 shift4 [7] $end
$var wire 1 z5 shift4 [6] $end
$var wire 1 {5 shift4 [5] $end
$var wire 1 |5 shift4 [4] $end
$var wire 1 }5 shift4 [3] $end
$var wire 1 ~5 shift4 [2] $end
$var wire 1 !6 shift4 [1] $end
$var wire 1 "6 shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 ]5 Out [3] $end
$var wire 1 ^5 Out [2] $end
$var wire 1 _5 Out [1] $end
$var wire 1 `5 Out [0] $end
$var wire 1 #6 S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 Q2 InpA [3] $end
$var wire 1 R2 InpA [2] $end
$var wire 1 S2 InpA [1] $end
$var wire 1 T2 InpA [0] $end
$var wire 1 R2 InpB [3] $end
$var wire 1 S2 InpB [2] $end
$var wire 1 T2 InpB [1] $end
$var wire 1 E2 InpB [0] $end
$var wire 1 $6 InpC [3] $end
$var wire 1 %6 InpC [2] $end
$var wire 1 &6 InpC [1] $end
$var wire 1 '6 InpC [0] $end
$var wire 1 (6 InpD [3] $end
$var wire 1 )6 InpD [2] $end
$var wire 1 *6 InpD [1] $end
$var wire 1 +6 InpD [0] $end
$var wire 1 ,6 stage1_1_bit0 $end
$var wire 1 -6 stage1_2_bit0 $end
$var wire 1 .6 stage1_1_bit1 $end
$var wire 1 /6 stage1_2_bit1 $end
$var wire 1 06 stage1_1_bit2 $end
$var wire 1 16 stage1_2_bit2 $end
$var wire 1 26 stage1_1_bit3 $end
$var wire 1 36 stage1_2_bit4 $end
$var wire 1 46 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ,6 Out $end
$var wire 1 d2 S $end
$var wire 1 T2 InpA $end
$var wire 1 E2 InpB $end
$var wire 1 56 notS $end
$var wire 1 66 nand1 $end
$var wire 1 76 nand2 $end
$var wire 1 86 inputA $end
$var wire 1 96 inputB $end
$var wire 1 :6 final_not $end

$scope module S_not $end
$var wire 1 56 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 66 out $end
$var wire 1 56 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 86 out $end
$var wire 1 66 in1 $end
$var wire 1 66 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 76 out $end
$var wire 1 d2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 96 out $end
$var wire 1 76 in1 $end
$var wire 1 76 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :6 out $end
$var wire 1 86 in1 $end
$var wire 1 96 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,6 out $end
$var wire 1 :6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 .6 Out $end
$var wire 1 d2 S $end
$var wire 1 S2 InpA $end
$var wire 1 T2 InpB $end
$var wire 1 ;6 notS $end
$var wire 1 <6 nand1 $end
$var wire 1 =6 nand2 $end
$var wire 1 >6 inputA $end
$var wire 1 ?6 inputB $end
$var wire 1 @6 final_not $end

$scope module S_not $end
$var wire 1 ;6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <6 out $end
$var wire 1 ;6 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >6 out $end
$var wire 1 <6 in1 $end
$var wire 1 <6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =6 out $end
$var wire 1 d2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?6 out $end
$var wire 1 =6 in1 $end
$var wire 1 =6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @6 out $end
$var wire 1 >6 in1 $end
$var wire 1 ?6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .6 out $end
$var wire 1 @6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 06 Out $end
$var wire 1 d2 S $end
$var wire 1 R2 InpA $end
$var wire 1 S2 InpB $end
$var wire 1 A6 notS $end
$var wire 1 B6 nand1 $end
$var wire 1 C6 nand2 $end
$var wire 1 D6 inputA $end
$var wire 1 E6 inputB $end
$var wire 1 F6 final_not $end

$scope module S_not $end
$var wire 1 A6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B6 out $end
$var wire 1 A6 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D6 out $end
$var wire 1 B6 in1 $end
$var wire 1 B6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C6 out $end
$var wire 1 d2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E6 out $end
$var wire 1 C6 in1 $end
$var wire 1 C6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F6 out $end
$var wire 1 D6 in1 $end
$var wire 1 E6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 06 out $end
$var wire 1 F6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 26 Out $end
$var wire 1 d2 S $end
$var wire 1 Q2 InpA $end
$var wire 1 R2 InpB $end
$var wire 1 G6 notS $end
$var wire 1 H6 nand1 $end
$var wire 1 I6 nand2 $end
$var wire 1 J6 inputA $end
$var wire 1 K6 inputB $end
$var wire 1 L6 final_not $end

$scope module S_not $end
$var wire 1 G6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H6 out $end
$var wire 1 G6 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J6 out $end
$var wire 1 H6 in1 $end
$var wire 1 H6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I6 out $end
$var wire 1 d2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K6 out $end
$var wire 1 I6 in1 $end
$var wire 1 I6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L6 out $end
$var wire 1 J6 in1 $end
$var wire 1 K6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 26 out $end
$var wire 1 L6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 -6 Out $end
$var wire 1 d2 S $end
$var wire 1 '6 InpA $end
$var wire 1 +6 InpB $end
$var wire 1 M6 notS $end
$var wire 1 N6 nand1 $end
$var wire 1 O6 nand2 $end
$var wire 1 P6 inputA $end
$var wire 1 Q6 inputB $end
$var wire 1 R6 final_not $end

$scope module S_not $end
$var wire 1 M6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N6 out $end
$var wire 1 M6 in1 $end
$var wire 1 '6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P6 out $end
$var wire 1 N6 in1 $end
$var wire 1 N6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O6 out $end
$var wire 1 d2 in1 $end
$var wire 1 +6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q6 out $end
$var wire 1 O6 in1 $end
$var wire 1 O6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R6 out $end
$var wire 1 P6 in1 $end
$var wire 1 Q6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -6 out $end
$var wire 1 R6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 /6 Out $end
$var wire 1 d2 S $end
$var wire 1 &6 InpA $end
$var wire 1 *6 InpB $end
$var wire 1 S6 notS $end
$var wire 1 T6 nand1 $end
$var wire 1 U6 nand2 $end
$var wire 1 V6 inputA $end
$var wire 1 W6 inputB $end
$var wire 1 X6 final_not $end

$scope module S_not $end
$var wire 1 S6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T6 out $end
$var wire 1 S6 in1 $end
$var wire 1 &6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V6 out $end
$var wire 1 T6 in1 $end
$var wire 1 T6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U6 out $end
$var wire 1 d2 in1 $end
$var wire 1 *6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W6 out $end
$var wire 1 U6 in1 $end
$var wire 1 U6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X6 out $end
$var wire 1 V6 in1 $end
$var wire 1 W6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /6 out $end
$var wire 1 X6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 16 Out $end
$var wire 1 d2 S $end
$var wire 1 %6 InpA $end
$var wire 1 )6 InpB $end
$var wire 1 Y6 notS $end
$var wire 1 Z6 nand1 $end
$var wire 1 [6 nand2 $end
$var wire 1 \6 inputA $end
$var wire 1 ]6 inputB $end
$var wire 1 ^6 final_not $end

$scope module S_not $end
$var wire 1 Y6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z6 out $end
$var wire 1 Y6 in1 $end
$var wire 1 %6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \6 out $end
$var wire 1 Z6 in1 $end
$var wire 1 Z6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [6 out $end
$var wire 1 d2 in1 $end
$var wire 1 )6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]6 out $end
$var wire 1 [6 in1 $end
$var wire 1 [6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^6 out $end
$var wire 1 \6 in1 $end
$var wire 1 ]6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 16 out $end
$var wire 1 ^6 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 46 Out $end
$var wire 1 d2 S $end
$var wire 1 $6 InpA $end
$var wire 1 (6 InpB $end
$var wire 1 _6 notS $end
$var wire 1 `6 nand1 $end
$var wire 1 a6 nand2 $end
$var wire 1 b6 inputA $end
$var wire 1 c6 inputB $end
$var wire 1 d6 final_not $end

$scope module S_not $end
$var wire 1 _6 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `6 out $end
$var wire 1 _6 in1 $end
$var wire 1 $6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b6 out $end
$var wire 1 `6 in1 $end
$var wire 1 `6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a6 out $end
$var wire 1 d2 in1 $end
$var wire 1 (6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c6 out $end
$var wire 1 a6 in1 $end
$var wire 1 a6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d6 out $end
$var wire 1 b6 in1 $end
$var wire 1 c6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 46 out $end
$var wire 1 d6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 `5 Out $end
$var wire 1 #6 S $end
$var wire 1 ,6 InpA $end
$var wire 1 -6 InpB $end
$var wire 1 e6 notS $end
$var wire 1 f6 nand1 $end
$var wire 1 g6 nand2 $end
$var wire 1 h6 inputA $end
$var wire 1 i6 inputB $end
$var wire 1 j6 final_not $end

$scope module S_not $end
$var wire 1 e6 out $end
$var wire 1 #6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f6 out $end
$var wire 1 e6 in1 $end
$var wire 1 ,6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h6 out $end
$var wire 1 f6 in1 $end
$var wire 1 f6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g6 out $end
$var wire 1 #6 in1 $end
$var wire 1 -6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i6 out $end
$var wire 1 g6 in1 $end
$var wire 1 g6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j6 out $end
$var wire 1 h6 in1 $end
$var wire 1 i6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `5 out $end
$var wire 1 j6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 _5 Out $end
$var wire 1 #6 S $end
$var wire 1 .6 InpA $end
$var wire 1 /6 InpB $end
$var wire 1 k6 notS $end
$var wire 1 l6 nand1 $end
$var wire 1 m6 nand2 $end
$var wire 1 n6 inputA $end
$var wire 1 o6 inputB $end
$var wire 1 p6 final_not $end

$scope module S_not $end
$var wire 1 k6 out $end
$var wire 1 #6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l6 out $end
$var wire 1 k6 in1 $end
$var wire 1 .6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n6 out $end
$var wire 1 l6 in1 $end
$var wire 1 l6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m6 out $end
$var wire 1 #6 in1 $end
$var wire 1 /6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o6 out $end
$var wire 1 m6 in1 $end
$var wire 1 m6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p6 out $end
$var wire 1 n6 in1 $end
$var wire 1 o6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _5 out $end
$var wire 1 p6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ^5 Out $end
$var wire 1 #6 S $end
$var wire 1 06 InpA $end
$var wire 1 16 InpB $end
$var wire 1 q6 notS $end
$var wire 1 r6 nand1 $end
$var wire 1 s6 nand2 $end
$var wire 1 t6 inputA $end
$var wire 1 u6 inputB $end
$var wire 1 v6 final_not $end

$scope module S_not $end
$var wire 1 q6 out $end
$var wire 1 #6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r6 out $end
$var wire 1 q6 in1 $end
$var wire 1 06 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t6 out $end
$var wire 1 r6 in1 $end
$var wire 1 r6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s6 out $end
$var wire 1 #6 in1 $end
$var wire 1 16 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u6 out $end
$var wire 1 s6 in1 $end
$var wire 1 s6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v6 out $end
$var wire 1 t6 in1 $end
$var wire 1 u6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^5 out $end
$var wire 1 v6 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ]5 Out $end
$var wire 1 #6 S $end
$var wire 1 26 InpA $end
$var wire 1 46 InpB $end
$var wire 1 w6 notS $end
$var wire 1 x6 nand1 $end
$var wire 1 y6 nand2 $end
$var wire 1 z6 inputA $end
$var wire 1 {6 inputB $end
$var wire 1 |6 final_not $end

$scope module S_not $end
$var wire 1 w6 out $end
$var wire 1 #6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x6 out $end
$var wire 1 w6 in1 $end
$var wire 1 26 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z6 out $end
$var wire 1 x6 in1 $end
$var wire 1 x6 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y6 out $end
$var wire 1 #6 in1 $end
$var wire 1 46 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {6 out $end
$var wire 1 y6 in1 $end
$var wire 1 y6 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |6 out $end
$var wire 1 z6 in1 $end
$var wire 1 {6 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]5 out $end
$var wire 1 |6 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 Y5 Out [3] $end
$var wire 1 Z5 Out [2] $end
$var wire 1 [5 Out [1] $end
$var wire 1 \5 Out [0] $end
$var wire 1 }6 S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 M2 InpA [3] $end
$var wire 1 N2 InpA [2] $end
$var wire 1 O2 InpA [1] $end
$var wire 1 P2 InpA [0] $end
$var wire 1 N2 InpB [3] $end
$var wire 1 O2 InpB [2] $end
$var wire 1 P2 InpB [1] $end
$var wire 1 Q2 InpB [0] $end
$var wire 1 ~6 InpC [3] $end
$var wire 1 !7 InpC [2] $end
$var wire 1 "7 InpC [1] $end
$var wire 1 #7 InpC [0] $end
$var wire 1 $7 InpD [3] $end
$var wire 1 %7 InpD [2] $end
$var wire 1 &7 InpD [1] $end
$var wire 1 '7 InpD [0] $end
$var wire 1 (7 stage1_1_bit0 $end
$var wire 1 )7 stage1_2_bit0 $end
$var wire 1 *7 stage1_1_bit1 $end
$var wire 1 +7 stage1_2_bit1 $end
$var wire 1 ,7 stage1_1_bit2 $end
$var wire 1 -7 stage1_2_bit2 $end
$var wire 1 .7 stage1_1_bit3 $end
$var wire 1 /7 stage1_2_bit4 $end
$var wire 1 07 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 (7 Out $end
$var wire 1 d2 S $end
$var wire 1 P2 InpA $end
$var wire 1 Q2 InpB $end
$var wire 1 17 notS $end
$var wire 1 27 nand1 $end
$var wire 1 37 nand2 $end
$var wire 1 47 inputA $end
$var wire 1 57 inputB $end
$var wire 1 67 final_not $end

$scope module S_not $end
$var wire 1 17 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 27 out $end
$var wire 1 17 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 47 out $end
$var wire 1 27 in1 $end
$var wire 1 27 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 37 out $end
$var wire 1 d2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 57 out $end
$var wire 1 37 in1 $end
$var wire 1 37 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 67 out $end
$var wire 1 47 in1 $end
$var wire 1 57 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (7 out $end
$var wire 1 67 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 *7 Out $end
$var wire 1 d2 S $end
$var wire 1 O2 InpA $end
$var wire 1 P2 InpB $end
$var wire 1 77 notS $end
$var wire 1 87 nand1 $end
$var wire 1 97 nand2 $end
$var wire 1 :7 inputA $end
$var wire 1 ;7 inputB $end
$var wire 1 <7 final_not $end

$scope module S_not $end
$var wire 1 77 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 87 out $end
$var wire 1 77 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :7 out $end
$var wire 1 87 in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 97 out $end
$var wire 1 d2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;7 out $end
$var wire 1 97 in1 $end
$var wire 1 97 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <7 out $end
$var wire 1 :7 in1 $end
$var wire 1 ;7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *7 out $end
$var wire 1 <7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ,7 Out $end
$var wire 1 d2 S $end
$var wire 1 N2 InpA $end
$var wire 1 O2 InpB $end
$var wire 1 =7 notS $end
$var wire 1 >7 nand1 $end
$var wire 1 ?7 nand2 $end
$var wire 1 @7 inputA $end
$var wire 1 A7 inputB $end
$var wire 1 B7 final_not $end

$scope module S_not $end
$var wire 1 =7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >7 out $end
$var wire 1 =7 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @7 out $end
$var wire 1 >7 in1 $end
$var wire 1 >7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?7 out $end
$var wire 1 d2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A7 out $end
$var wire 1 ?7 in1 $end
$var wire 1 ?7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B7 out $end
$var wire 1 @7 in1 $end
$var wire 1 A7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,7 out $end
$var wire 1 B7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 .7 Out $end
$var wire 1 d2 S $end
$var wire 1 M2 InpA $end
$var wire 1 N2 InpB $end
$var wire 1 C7 notS $end
$var wire 1 D7 nand1 $end
$var wire 1 E7 nand2 $end
$var wire 1 F7 inputA $end
$var wire 1 G7 inputB $end
$var wire 1 H7 final_not $end

$scope module S_not $end
$var wire 1 C7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D7 out $end
$var wire 1 C7 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F7 out $end
$var wire 1 D7 in1 $end
$var wire 1 D7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E7 out $end
$var wire 1 d2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G7 out $end
$var wire 1 E7 in1 $end
$var wire 1 E7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H7 out $end
$var wire 1 F7 in1 $end
$var wire 1 G7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .7 out $end
$var wire 1 H7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 )7 Out $end
$var wire 1 d2 S $end
$var wire 1 #7 InpA $end
$var wire 1 '7 InpB $end
$var wire 1 I7 notS $end
$var wire 1 J7 nand1 $end
$var wire 1 K7 nand2 $end
$var wire 1 L7 inputA $end
$var wire 1 M7 inputB $end
$var wire 1 N7 final_not $end

$scope module S_not $end
$var wire 1 I7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J7 out $end
$var wire 1 I7 in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L7 out $end
$var wire 1 J7 in1 $end
$var wire 1 J7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K7 out $end
$var wire 1 d2 in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M7 out $end
$var wire 1 K7 in1 $end
$var wire 1 K7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N7 out $end
$var wire 1 L7 in1 $end
$var wire 1 M7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )7 out $end
$var wire 1 N7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 +7 Out $end
$var wire 1 d2 S $end
$var wire 1 "7 InpA $end
$var wire 1 &7 InpB $end
$var wire 1 O7 notS $end
$var wire 1 P7 nand1 $end
$var wire 1 Q7 nand2 $end
$var wire 1 R7 inputA $end
$var wire 1 S7 inputB $end
$var wire 1 T7 final_not $end

$scope module S_not $end
$var wire 1 O7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P7 out $end
$var wire 1 O7 in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R7 out $end
$var wire 1 P7 in1 $end
$var wire 1 P7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q7 out $end
$var wire 1 d2 in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S7 out $end
$var wire 1 Q7 in1 $end
$var wire 1 Q7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T7 out $end
$var wire 1 R7 in1 $end
$var wire 1 S7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +7 out $end
$var wire 1 T7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 -7 Out $end
$var wire 1 d2 S $end
$var wire 1 !7 InpA $end
$var wire 1 %7 InpB $end
$var wire 1 U7 notS $end
$var wire 1 V7 nand1 $end
$var wire 1 W7 nand2 $end
$var wire 1 X7 inputA $end
$var wire 1 Y7 inputB $end
$var wire 1 Z7 final_not $end

$scope module S_not $end
$var wire 1 U7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V7 out $end
$var wire 1 U7 in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X7 out $end
$var wire 1 V7 in1 $end
$var wire 1 V7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W7 out $end
$var wire 1 d2 in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y7 out $end
$var wire 1 W7 in1 $end
$var wire 1 W7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z7 out $end
$var wire 1 X7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -7 out $end
$var wire 1 Z7 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 07 Out $end
$var wire 1 d2 S $end
$var wire 1 ~6 InpA $end
$var wire 1 $7 InpB $end
$var wire 1 [7 notS $end
$var wire 1 \7 nand1 $end
$var wire 1 ]7 nand2 $end
$var wire 1 ^7 inputA $end
$var wire 1 _7 inputB $end
$var wire 1 `7 final_not $end

$scope module S_not $end
$var wire 1 [7 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \7 out $end
$var wire 1 [7 in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^7 out $end
$var wire 1 \7 in1 $end
$var wire 1 \7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]7 out $end
$var wire 1 d2 in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _7 out $end
$var wire 1 ]7 in1 $end
$var wire 1 ]7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `7 out $end
$var wire 1 ^7 in1 $end
$var wire 1 _7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 07 out $end
$var wire 1 `7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 \5 Out $end
$var wire 1 }6 S $end
$var wire 1 (7 InpA $end
$var wire 1 )7 InpB $end
$var wire 1 a7 notS $end
$var wire 1 b7 nand1 $end
$var wire 1 c7 nand2 $end
$var wire 1 d7 inputA $end
$var wire 1 e7 inputB $end
$var wire 1 f7 final_not $end

$scope module S_not $end
$var wire 1 a7 out $end
$var wire 1 }6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b7 out $end
$var wire 1 a7 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d7 out $end
$var wire 1 b7 in1 $end
$var wire 1 b7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c7 out $end
$var wire 1 }6 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e7 out $end
$var wire 1 c7 in1 $end
$var wire 1 c7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f7 out $end
$var wire 1 d7 in1 $end
$var wire 1 e7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \5 out $end
$var wire 1 f7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 [5 Out $end
$var wire 1 }6 S $end
$var wire 1 *7 InpA $end
$var wire 1 +7 InpB $end
$var wire 1 g7 notS $end
$var wire 1 h7 nand1 $end
$var wire 1 i7 nand2 $end
$var wire 1 j7 inputA $end
$var wire 1 k7 inputB $end
$var wire 1 l7 final_not $end

$scope module S_not $end
$var wire 1 g7 out $end
$var wire 1 }6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h7 out $end
$var wire 1 g7 in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j7 out $end
$var wire 1 h7 in1 $end
$var wire 1 h7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i7 out $end
$var wire 1 }6 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k7 out $end
$var wire 1 i7 in1 $end
$var wire 1 i7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l7 out $end
$var wire 1 j7 in1 $end
$var wire 1 k7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [5 out $end
$var wire 1 l7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Z5 Out $end
$var wire 1 }6 S $end
$var wire 1 ,7 InpA $end
$var wire 1 -7 InpB $end
$var wire 1 m7 notS $end
$var wire 1 n7 nand1 $end
$var wire 1 o7 nand2 $end
$var wire 1 p7 inputA $end
$var wire 1 q7 inputB $end
$var wire 1 r7 final_not $end

$scope module S_not $end
$var wire 1 m7 out $end
$var wire 1 }6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n7 out $end
$var wire 1 m7 in1 $end
$var wire 1 ,7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p7 out $end
$var wire 1 n7 in1 $end
$var wire 1 n7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o7 out $end
$var wire 1 }6 in1 $end
$var wire 1 -7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q7 out $end
$var wire 1 o7 in1 $end
$var wire 1 o7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r7 out $end
$var wire 1 p7 in1 $end
$var wire 1 q7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z5 out $end
$var wire 1 r7 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Y5 Out $end
$var wire 1 }6 S $end
$var wire 1 .7 InpA $end
$var wire 1 07 InpB $end
$var wire 1 s7 notS $end
$var wire 1 t7 nand1 $end
$var wire 1 u7 nand2 $end
$var wire 1 v7 inputA $end
$var wire 1 w7 inputB $end
$var wire 1 x7 final_not $end

$scope module S_not $end
$var wire 1 s7 out $end
$var wire 1 }6 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t7 out $end
$var wire 1 s7 in1 $end
$var wire 1 .7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v7 out $end
$var wire 1 t7 in1 $end
$var wire 1 t7 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u7 out $end
$var wire 1 }6 in1 $end
$var wire 1 07 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w7 out $end
$var wire 1 u7 in1 $end
$var wire 1 u7 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x7 out $end
$var wire 1 v7 in1 $end
$var wire 1 w7 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y5 out $end
$var wire 1 x7 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 U5 Out [3] $end
$var wire 1 V5 Out [2] $end
$var wire 1 W5 Out [1] $end
$var wire 1 X5 Out [0] $end
$var wire 1 y7 S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 I2 InpA [3] $end
$var wire 1 J2 InpA [2] $end
$var wire 1 K2 InpA [1] $end
$var wire 1 L2 InpA [0] $end
$var wire 1 J2 InpB [3] $end
$var wire 1 K2 InpB [2] $end
$var wire 1 L2 InpB [1] $end
$var wire 1 M2 InpB [0] $end
$var wire 1 z7 InpC [3] $end
$var wire 1 {7 InpC [2] $end
$var wire 1 |7 InpC [1] $end
$var wire 1 }7 InpC [0] $end
$var wire 1 ~7 InpD [3] $end
$var wire 1 !8 InpD [2] $end
$var wire 1 "8 InpD [1] $end
$var wire 1 #8 InpD [0] $end
$var wire 1 $8 stage1_1_bit0 $end
$var wire 1 %8 stage1_2_bit0 $end
$var wire 1 &8 stage1_1_bit1 $end
$var wire 1 '8 stage1_2_bit1 $end
$var wire 1 (8 stage1_1_bit2 $end
$var wire 1 )8 stage1_2_bit2 $end
$var wire 1 *8 stage1_1_bit3 $end
$var wire 1 +8 stage1_2_bit4 $end
$var wire 1 ,8 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 $8 Out $end
$var wire 1 d2 S $end
$var wire 1 L2 InpA $end
$var wire 1 M2 InpB $end
$var wire 1 -8 notS $end
$var wire 1 .8 nand1 $end
$var wire 1 /8 nand2 $end
$var wire 1 08 inputA $end
$var wire 1 18 inputB $end
$var wire 1 28 final_not $end

$scope module S_not $end
$var wire 1 -8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .8 out $end
$var wire 1 -8 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 08 out $end
$var wire 1 .8 in1 $end
$var wire 1 .8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /8 out $end
$var wire 1 d2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 18 out $end
$var wire 1 /8 in1 $end
$var wire 1 /8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 28 out $end
$var wire 1 08 in1 $end
$var wire 1 18 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $8 out $end
$var wire 1 28 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 &8 Out $end
$var wire 1 d2 S $end
$var wire 1 K2 InpA $end
$var wire 1 L2 InpB $end
$var wire 1 38 notS $end
$var wire 1 48 nand1 $end
$var wire 1 58 nand2 $end
$var wire 1 68 inputA $end
$var wire 1 78 inputB $end
$var wire 1 88 final_not $end

$scope module S_not $end
$var wire 1 38 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 48 out $end
$var wire 1 38 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 68 out $end
$var wire 1 48 in1 $end
$var wire 1 48 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 58 out $end
$var wire 1 d2 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 78 out $end
$var wire 1 58 in1 $end
$var wire 1 58 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 88 out $end
$var wire 1 68 in1 $end
$var wire 1 78 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &8 out $end
$var wire 1 88 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 (8 Out $end
$var wire 1 d2 S $end
$var wire 1 J2 InpA $end
$var wire 1 K2 InpB $end
$var wire 1 98 notS $end
$var wire 1 :8 nand1 $end
$var wire 1 ;8 nand2 $end
$var wire 1 <8 inputA $end
$var wire 1 =8 inputB $end
$var wire 1 >8 final_not $end

$scope module S_not $end
$var wire 1 98 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :8 out $end
$var wire 1 98 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <8 out $end
$var wire 1 :8 in1 $end
$var wire 1 :8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;8 out $end
$var wire 1 d2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =8 out $end
$var wire 1 ;8 in1 $end
$var wire 1 ;8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >8 out $end
$var wire 1 <8 in1 $end
$var wire 1 =8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (8 out $end
$var wire 1 >8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 *8 Out $end
$var wire 1 d2 S $end
$var wire 1 I2 InpA $end
$var wire 1 J2 InpB $end
$var wire 1 ?8 notS $end
$var wire 1 @8 nand1 $end
$var wire 1 A8 nand2 $end
$var wire 1 B8 inputA $end
$var wire 1 C8 inputB $end
$var wire 1 D8 final_not $end

$scope module S_not $end
$var wire 1 ?8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @8 out $end
$var wire 1 ?8 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B8 out $end
$var wire 1 @8 in1 $end
$var wire 1 @8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A8 out $end
$var wire 1 d2 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C8 out $end
$var wire 1 A8 in1 $end
$var wire 1 A8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D8 out $end
$var wire 1 B8 in1 $end
$var wire 1 C8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *8 out $end
$var wire 1 D8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 %8 Out $end
$var wire 1 d2 S $end
$var wire 1 }7 InpA $end
$var wire 1 #8 InpB $end
$var wire 1 E8 notS $end
$var wire 1 F8 nand1 $end
$var wire 1 G8 nand2 $end
$var wire 1 H8 inputA $end
$var wire 1 I8 inputB $end
$var wire 1 J8 final_not $end

$scope module S_not $end
$var wire 1 E8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F8 out $end
$var wire 1 E8 in1 $end
$var wire 1 }7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H8 out $end
$var wire 1 F8 in1 $end
$var wire 1 F8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G8 out $end
$var wire 1 d2 in1 $end
$var wire 1 #8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I8 out $end
$var wire 1 G8 in1 $end
$var wire 1 G8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J8 out $end
$var wire 1 H8 in1 $end
$var wire 1 I8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %8 out $end
$var wire 1 J8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 '8 Out $end
$var wire 1 d2 S $end
$var wire 1 |7 InpA $end
$var wire 1 "8 InpB $end
$var wire 1 K8 notS $end
$var wire 1 L8 nand1 $end
$var wire 1 M8 nand2 $end
$var wire 1 N8 inputA $end
$var wire 1 O8 inputB $end
$var wire 1 P8 final_not $end

$scope module S_not $end
$var wire 1 K8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L8 out $end
$var wire 1 K8 in1 $end
$var wire 1 |7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N8 out $end
$var wire 1 L8 in1 $end
$var wire 1 L8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M8 out $end
$var wire 1 d2 in1 $end
$var wire 1 "8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O8 out $end
$var wire 1 M8 in1 $end
$var wire 1 M8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P8 out $end
$var wire 1 N8 in1 $end
$var wire 1 O8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '8 out $end
$var wire 1 P8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 )8 Out $end
$var wire 1 d2 S $end
$var wire 1 {7 InpA $end
$var wire 1 !8 InpB $end
$var wire 1 Q8 notS $end
$var wire 1 R8 nand1 $end
$var wire 1 S8 nand2 $end
$var wire 1 T8 inputA $end
$var wire 1 U8 inputB $end
$var wire 1 V8 final_not $end

$scope module S_not $end
$var wire 1 Q8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R8 out $end
$var wire 1 Q8 in1 $end
$var wire 1 {7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T8 out $end
$var wire 1 R8 in1 $end
$var wire 1 R8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S8 out $end
$var wire 1 d2 in1 $end
$var wire 1 !8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U8 out $end
$var wire 1 S8 in1 $end
$var wire 1 S8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V8 out $end
$var wire 1 T8 in1 $end
$var wire 1 U8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )8 out $end
$var wire 1 V8 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ,8 Out $end
$var wire 1 d2 S $end
$var wire 1 z7 InpA $end
$var wire 1 ~7 InpB $end
$var wire 1 W8 notS $end
$var wire 1 X8 nand1 $end
$var wire 1 Y8 nand2 $end
$var wire 1 Z8 inputA $end
$var wire 1 [8 inputB $end
$var wire 1 \8 final_not $end

$scope module S_not $end
$var wire 1 W8 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X8 out $end
$var wire 1 W8 in1 $end
$var wire 1 z7 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z8 out $end
$var wire 1 X8 in1 $end
$var wire 1 X8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y8 out $end
$var wire 1 d2 in1 $end
$var wire 1 ~7 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [8 out $end
$var wire 1 Y8 in1 $end
$var wire 1 Y8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \8 out $end
$var wire 1 Z8 in1 $end
$var wire 1 [8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,8 out $end
$var wire 1 \8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 X5 Out $end
$var wire 1 y7 S $end
$var wire 1 $8 InpA $end
$var wire 1 %8 InpB $end
$var wire 1 ]8 notS $end
$var wire 1 ^8 nand1 $end
$var wire 1 _8 nand2 $end
$var wire 1 `8 inputA $end
$var wire 1 a8 inputB $end
$var wire 1 b8 final_not $end

$scope module S_not $end
$var wire 1 ]8 out $end
$var wire 1 y7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^8 out $end
$var wire 1 ]8 in1 $end
$var wire 1 $8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `8 out $end
$var wire 1 ^8 in1 $end
$var wire 1 ^8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _8 out $end
$var wire 1 y7 in1 $end
$var wire 1 %8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a8 out $end
$var wire 1 _8 in1 $end
$var wire 1 _8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b8 out $end
$var wire 1 `8 in1 $end
$var wire 1 a8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X5 out $end
$var wire 1 b8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 W5 Out $end
$var wire 1 y7 S $end
$var wire 1 &8 InpA $end
$var wire 1 '8 InpB $end
$var wire 1 c8 notS $end
$var wire 1 d8 nand1 $end
$var wire 1 e8 nand2 $end
$var wire 1 f8 inputA $end
$var wire 1 g8 inputB $end
$var wire 1 h8 final_not $end

$scope module S_not $end
$var wire 1 c8 out $end
$var wire 1 y7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d8 out $end
$var wire 1 c8 in1 $end
$var wire 1 &8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f8 out $end
$var wire 1 d8 in1 $end
$var wire 1 d8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e8 out $end
$var wire 1 y7 in1 $end
$var wire 1 '8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g8 out $end
$var wire 1 e8 in1 $end
$var wire 1 e8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h8 out $end
$var wire 1 f8 in1 $end
$var wire 1 g8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W5 out $end
$var wire 1 h8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 V5 Out $end
$var wire 1 y7 S $end
$var wire 1 (8 InpA $end
$var wire 1 )8 InpB $end
$var wire 1 i8 notS $end
$var wire 1 j8 nand1 $end
$var wire 1 k8 nand2 $end
$var wire 1 l8 inputA $end
$var wire 1 m8 inputB $end
$var wire 1 n8 final_not $end

$scope module S_not $end
$var wire 1 i8 out $end
$var wire 1 y7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j8 out $end
$var wire 1 i8 in1 $end
$var wire 1 (8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l8 out $end
$var wire 1 j8 in1 $end
$var wire 1 j8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k8 out $end
$var wire 1 y7 in1 $end
$var wire 1 )8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m8 out $end
$var wire 1 k8 in1 $end
$var wire 1 k8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n8 out $end
$var wire 1 l8 in1 $end
$var wire 1 m8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 V5 out $end
$var wire 1 n8 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 U5 Out $end
$var wire 1 y7 S $end
$var wire 1 *8 InpA $end
$var wire 1 ,8 InpB $end
$var wire 1 o8 notS $end
$var wire 1 p8 nand1 $end
$var wire 1 q8 nand2 $end
$var wire 1 r8 inputA $end
$var wire 1 s8 inputB $end
$var wire 1 t8 final_not $end

$scope module S_not $end
$var wire 1 o8 out $end
$var wire 1 y7 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p8 out $end
$var wire 1 o8 in1 $end
$var wire 1 *8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r8 out $end
$var wire 1 p8 in1 $end
$var wire 1 p8 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q8 out $end
$var wire 1 y7 in1 $end
$var wire 1 ,8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s8 out $end
$var wire 1 q8 in1 $end
$var wire 1 q8 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t8 out $end
$var wire 1 r8 in1 $end
$var wire 1 s8 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 U5 out $end
$var wire 1 t8 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 Q5 Out [3] $end
$var wire 1 R5 Out [2] $end
$var wire 1 S5 Out [1] $end
$var wire 1 T5 Out [0] $end
$var wire 1 u8 S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 E2 InpA [3] $end
$var wire 1 F2 InpA [2] $end
$var wire 1 G2 InpA [1] $end
$var wire 1 H2 InpA [0] $end
$var wire 1 F2 InpB [3] $end
$var wire 1 G2 InpB [2] $end
$var wire 1 H2 InpB [1] $end
$var wire 1 I2 InpB [0] $end
$var wire 1 v8 InpC [3] $end
$var wire 1 w8 InpC [2] $end
$var wire 1 x8 InpC [1] $end
$var wire 1 y8 InpC [0] $end
$var wire 1 z8 InpD [3] $end
$var wire 1 {8 InpD [2] $end
$var wire 1 |8 InpD [1] $end
$var wire 1 }8 InpD [0] $end
$var wire 1 ~8 stage1_1_bit0 $end
$var wire 1 !9 stage1_2_bit0 $end
$var wire 1 "9 stage1_1_bit1 $end
$var wire 1 #9 stage1_2_bit1 $end
$var wire 1 $9 stage1_1_bit2 $end
$var wire 1 %9 stage1_2_bit2 $end
$var wire 1 &9 stage1_1_bit3 $end
$var wire 1 '9 stage1_2_bit4 $end
$var wire 1 (9 stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ~8 Out $end
$var wire 1 d2 S $end
$var wire 1 H2 InpA $end
$var wire 1 I2 InpB $end
$var wire 1 )9 notS $end
$var wire 1 *9 nand1 $end
$var wire 1 +9 nand2 $end
$var wire 1 ,9 inputA $end
$var wire 1 -9 inputB $end
$var wire 1 .9 final_not $end

$scope module S_not $end
$var wire 1 )9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *9 out $end
$var wire 1 )9 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,9 out $end
$var wire 1 *9 in1 $end
$var wire 1 *9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +9 out $end
$var wire 1 d2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -9 out $end
$var wire 1 +9 in1 $end
$var wire 1 +9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .9 out $end
$var wire 1 ,9 in1 $end
$var wire 1 -9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~8 out $end
$var wire 1 .9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 "9 Out $end
$var wire 1 d2 S $end
$var wire 1 G2 InpA $end
$var wire 1 H2 InpB $end
$var wire 1 /9 notS $end
$var wire 1 09 nand1 $end
$var wire 1 19 nand2 $end
$var wire 1 29 inputA $end
$var wire 1 39 inputB $end
$var wire 1 49 final_not $end

$scope module S_not $end
$var wire 1 /9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 09 out $end
$var wire 1 /9 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 29 out $end
$var wire 1 09 in1 $end
$var wire 1 09 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 19 out $end
$var wire 1 d2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 39 out $end
$var wire 1 19 in1 $end
$var wire 1 19 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 49 out $end
$var wire 1 29 in1 $end
$var wire 1 39 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "9 out $end
$var wire 1 49 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 $9 Out $end
$var wire 1 d2 S $end
$var wire 1 F2 InpA $end
$var wire 1 G2 InpB $end
$var wire 1 59 notS $end
$var wire 1 69 nand1 $end
$var wire 1 79 nand2 $end
$var wire 1 89 inputA $end
$var wire 1 99 inputB $end
$var wire 1 :9 final_not $end

$scope module S_not $end
$var wire 1 59 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 69 out $end
$var wire 1 59 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 89 out $end
$var wire 1 69 in1 $end
$var wire 1 69 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 79 out $end
$var wire 1 d2 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 99 out $end
$var wire 1 79 in1 $end
$var wire 1 79 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :9 out $end
$var wire 1 89 in1 $end
$var wire 1 99 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $9 out $end
$var wire 1 :9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 &9 Out $end
$var wire 1 d2 S $end
$var wire 1 E2 InpA $end
$var wire 1 F2 InpB $end
$var wire 1 ;9 notS $end
$var wire 1 <9 nand1 $end
$var wire 1 =9 nand2 $end
$var wire 1 >9 inputA $end
$var wire 1 ?9 inputB $end
$var wire 1 @9 final_not $end

$scope module S_not $end
$var wire 1 ;9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <9 out $end
$var wire 1 ;9 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >9 out $end
$var wire 1 <9 in1 $end
$var wire 1 <9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =9 out $end
$var wire 1 d2 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?9 out $end
$var wire 1 =9 in1 $end
$var wire 1 =9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @9 out $end
$var wire 1 >9 in1 $end
$var wire 1 ?9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &9 out $end
$var wire 1 @9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 !9 Out $end
$var wire 1 d2 S $end
$var wire 1 y8 InpA $end
$var wire 1 }8 InpB $end
$var wire 1 A9 notS $end
$var wire 1 B9 nand1 $end
$var wire 1 C9 nand2 $end
$var wire 1 D9 inputA $end
$var wire 1 E9 inputB $end
$var wire 1 F9 final_not $end

$scope module S_not $end
$var wire 1 A9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B9 out $end
$var wire 1 A9 in1 $end
$var wire 1 y8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D9 out $end
$var wire 1 B9 in1 $end
$var wire 1 B9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C9 out $end
$var wire 1 d2 in1 $end
$var wire 1 }8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E9 out $end
$var wire 1 C9 in1 $end
$var wire 1 C9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F9 out $end
$var wire 1 D9 in1 $end
$var wire 1 E9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !9 out $end
$var wire 1 F9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 #9 Out $end
$var wire 1 d2 S $end
$var wire 1 x8 InpA $end
$var wire 1 |8 InpB $end
$var wire 1 G9 notS $end
$var wire 1 H9 nand1 $end
$var wire 1 I9 nand2 $end
$var wire 1 J9 inputA $end
$var wire 1 K9 inputB $end
$var wire 1 L9 final_not $end

$scope module S_not $end
$var wire 1 G9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H9 out $end
$var wire 1 G9 in1 $end
$var wire 1 x8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J9 out $end
$var wire 1 H9 in1 $end
$var wire 1 H9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I9 out $end
$var wire 1 d2 in1 $end
$var wire 1 |8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K9 out $end
$var wire 1 I9 in1 $end
$var wire 1 I9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L9 out $end
$var wire 1 J9 in1 $end
$var wire 1 K9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #9 out $end
$var wire 1 L9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 %9 Out $end
$var wire 1 d2 S $end
$var wire 1 w8 InpA $end
$var wire 1 {8 InpB $end
$var wire 1 M9 notS $end
$var wire 1 N9 nand1 $end
$var wire 1 O9 nand2 $end
$var wire 1 P9 inputA $end
$var wire 1 Q9 inputB $end
$var wire 1 R9 final_not $end

$scope module S_not $end
$var wire 1 M9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N9 out $end
$var wire 1 M9 in1 $end
$var wire 1 w8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P9 out $end
$var wire 1 N9 in1 $end
$var wire 1 N9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O9 out $end
$var wire 1 d2 in1 $end
$var wire 1 {8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q9 out $end
$var wire 1 O9 in1 $end
$var wire 1 O9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R9 out $end
$var wire 1 P9 in1 $end
$var wire 1 Q9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %9 out $end
$var wire 1 R9 in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 (9 Out $end
$var wire 1 d2 S $end
$var wire 1 v8 InpA $end
$var wire 1 z8 InpB $end
$var wire 1 S9 notS $end
$var wire 1 T9 nand1 $end
$var wire 1 U9 nand2 $end
$var wire 1 V9 inputA $end
$var wire 1 W9 inputB $end
$var wire 1 X9 final_not $end

$scope module S_not $end
$var wire 1 S9 out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T9 out $end
$var wire 1 S9 in1 $end
$var wire 1 v8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V9 out $end
$var wire 1 T9 in1 $end
$var wire 1 T9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U9 out $end
$var wire 1 d2 in1 $end
$var wire 1 z8 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W9 out $end
$var wire 1 U9 in1 $end
$var wire 1 U9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X9 out $end
$var wire 1 V9 in1 $end
$var wire 1 W9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (9 out $end
$var wire 1 X9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 T5 Out $end
$var wire 1 u8 S $end
$var wire 1 ~8 InpA $end
$var wire 1 !9 InpB $end
$var wire 1 Y9 notS $end
$var wire 1 Z9 nand1 $end
$var wire 1 [9 nand2 $end
$var wire 1 \9 inputA $end
$var wire 1 ]9 inputB $end
$var wire 1 ^9 final_not $end

$scope module S_not $end
$var wire 1 Y9 out $end
$var wire 1 u8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z9 out $end
$var wire 1 Y9 in1 $end
$var wire 1 ~8 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \9 out $end
$var wire 1 Z9 in1 $end
$var wire 1 Z9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [9 out $end
$var wire 1 u8 in1 $end
$var wire 1 !9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]9 out $end
$var wire 1 [9 in1 $end
$var wire 1 [9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^9 out $end
$var wire 1 \9 in1 $end
$var wire 1 ]9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 T5 out $end
$var wire 1 ^9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 S5 Out $end
$var wire 1 u8 S $end
$var wire 1 "9 InpA $end
$var wire 1 #9 InpB $end
$var wire 1 _9 notS $end
$var wire 1 `9 nand1 $end
$var wire 1 a9 nand2 $end
$var wire 1 b9 inputA $end
$var wire 1 c9 inputB $end
$var wire 1 d9 final_not $end

$scope module S_not $end
$var wire 1 _9 out $end
$var wire 1 u8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `9 out $end
$var wire 1 _9 in1 $end
$var wire 1 "9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b9 out $end
$var wire 1 `9 in1 $end
$var wire 1 `9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a9 out $end
$var wire 1 u8 in1 $end
$var wire 1 #9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c9 out $end
$var wire 1 a9 in1 $end
$var wire 1 a9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d9 out $end
$var wire 1 b9 in1 $end
$var wire 1 c9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 S5 out $end
$var wire 1 d9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 R5 Out $end
$var wire 1 u8 S $end
$var wire 1 $9 InpA $end
$var wire 1 %9 InpB $end
$var wire 1 e9 notS $end
$var wire 1 f9 nand1 $end
$var wire 1 g9 nand2 $end
$var wire 1 h9 inputA $end
$var wire 1 i9 inputB $end
$var wire 1 j9 final_not $end

$scope module S_not $end
$var wire 1 e9 out $end
$var wire 1 u8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f9 out $end
$var wire 1 e9 in1 $end
$var wire 1 $9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h9 out $end
$var wire 1 f9 in1 $end
$var wire 1 f9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g9 out $end
$var wire 1 u8 in1 $end
$var wire 1 %9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i9 out $end
$var wire 1 g9 in1 $end
$var wire 1 g9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j9 out $end
$var wire 1 h9 in1 $end
$var wire 1 i9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R5 out $end
$var wire 1 j9 in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Q5 Out $end
$var wire 1 u8 S $end
$var wire 1 &9 InpA $end
$var wire 1 (9 InpB $end
$var wire 1 k9 notS $end
$var wire 1 l9 nand1 $end
$var wire 1 m9 nand2 $end
$var wire 1 n9 inputA $end
$var wire 1 o9 inputB $end
$var wire 1 p9 final_not $end

$scope module S_not $end
$var wire 1 k9 out $end
$var wire 1 u8 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l9 out $end
$var wire 1 k9 in1 $end
$var wire 1 &9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n9 out $end
$var wire 1 l9 in1 $end
$var wire 1 l9 in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m9 out $end
$var wire 1 u8 in1 $end
$var wire 1 (9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o9 out $end
$var wire 1 m9 in1 $end
$var wire 1 m9 in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p9 out $end
$var wire 1 n9 in1 $end
$var wire 1 o9 in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Q5 out $end
$var wire 1 p9 in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 m5 Out [3] $end
$var wire 1 n5 Out [2] $end
$var wire 1 o5 Out [1] $end
$var wire 1 p5 Out [0] $end
$var wire 1 q9 S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 ]5 InpA [3] $end
$var wire 1 ^5 InpA [2] $end
$var wire 1 _5 InpA [1] $end
$var wire 1 `5 InpA [0] $end
$var wire 1 _5 InpB [3] $end
$var wire 1 `5 InpB [2] $end
$var wire 1 Q5 InpB [1] $end
$var wire 1 R5 InpB [0] $end
$var wire 1 r9 InpC [3] $end
$var wire 1 s9 InpC [2] $end
$var wire 1 t9 InpC [1] $end
$var wire 1 u9 InpC [0] $end
$var wire 1 v9 InpD [3] $end
$var wire 1 w9 InpD [2] $end
$var wire 1 x9 InpD [1] $end
$var wire 1 y9 InpD [0] $end
$var wire 1 z9 stage1_1_bit0 $end
$var wire 1 {9 stage1_2_bit0 $end
$var wire 1 |9 stage1_1_bit1 $end
$var wire 1 }9 stage1_2_bit1 $end
$var wire 1 ~9 stage1_1_bit2 $end
$var wire 1 !: stage1_2_bit2 $end
$var wire 1 ": stage1_1_bit3 $end
$var wire 1 #: stage1_2_bit4 $end
$var wire 1 $: stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 z9 Out $end
$var wire 1 c2 S $end
$var wire 1 `5 InpA $end
$var wire 1 R5 InpB $end
$var wire 1 %: notS $end
$var wire 1 &: nand1 $end
$var wire 1 ': nand2 $end
$var wire 1 (: inputA $end
$var wire 1 ): inputB $end
$var wire 1 *: final_not $end

$scope module S_not $end
$var wire 1 %: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &: out $end
$var wire 1 %: in1 $end
$var wire 1 `5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (: out $end
$var wire 1 &: in1 $end
$var wire 1 &: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ': out $end
$var wire 1 c2 in1 $end
$var wire 1 R5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ): out $end
$var wire 1 ': in1 $end
$var wire 1 ': in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *: out $end
$var wire 1 (: in1 $end
$var wire 1 ): in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z9 out $end
$var wire 1 *: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 |9 Out $end
$var wire 1 c2 S $end
$var wire 1 _5 InpA $end
$var wire 1 Q5 InpB $end
$var wire 1 +: notS $end
$var wire 1 ,: nand1 $end
$var wire 1 -: nand2 $end
$var wire 1 .: inputA $end
$var wire 1 /: inputB $end
$var wire 1 0: final_not $end

$scope module S_not $end
$var wire 1 +: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,: out $end
$var wire 1 +: in1 $end
$var wire 1 _5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .: out $end
$var wire 1 ,: in1 $end
$var wire 1 ,: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -: out $end
$var wire 1 c2 in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /: out $end
$var wire 1 -: in1 $end
$var wire 1 -: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0: out $end
$var wire 1 .: in1 $end
$var wire 1 /: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |9 out $end
$var wire 1 0: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ~9 Out $end
$var wire 1 c2 S $end
$var wire 1 ^5 InpA $end
$var wire 1 `5 InpB $end
$var wire 1 1: notS $end
$var wire 1 2: nand1 $end
$var wire 1 3: nand2 $end
$var wire 1 4: inputA $end
$var wire 1 5: inputB $end
$var wire 1 6: final_not $end

$scope module S_not $end
$var wire 1 1: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2: out $end
$var wire 1 1: in1 $end
$var wire 1 ^5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4: out $end
$var wire 1 2: in1 $end
$var wire 1 2: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3: out $end
$var wire 1 c2 in1 $end
$var wire 1 `5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5: out $end
$var wire 1 3: in1 $end
$var wire 1 3: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6: out $end
$var wire 1 4: in1 $end
$var wire 1 5: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~9 out $end
$var wire 1 6: in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ": Out $end
$var wire 1 c2 S $end
$var wire 1 ]5 InpA $end
$var wire 1 _5 InpB $end
$var wire 1 7: notS $end
$var wire 1 8: nand1 $end
$var wire 1 9: nand2 $end
$var wire 1 :: inputA $end
$var wire 1 ;: inputB $end
$var wire 1 <: final_not $end

$scope module S_not $end
$var wire 1 7: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8: out $end
$var wire 1 7: in1 $end
$var wire 1 ]5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :: out $end
$var wire 1 8: in1 $end
$var wire 1 8: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9: out $end
$var wire 1 c2 in1 $end
$var wire 1 _5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;: out $end
$var wire 1 9: in1 $end
$var wire 1 9: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <: out $end
$var wire 1 :: in1 $end
$var wire 1 ;: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ": out $end
$var wire 1 <: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 {9 Out $end
$var wire 1 c2 S $end
$var wire 1 u9 InpA $end
$var wire 1 y9 InpB $end
$var wire 1 =: notS $end
$var wire 1 >: nand1 $end
$var wire 1 ?: nand2 $end
$var wire 1 @: inputA $end
$var wire 1 A: inputB $end
$var wire 1 B: final_not $end

$scope module S_not $end
$var wire 1 =: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >: out $end
$var wire 1 =: in1 $end
$var wire 1 u9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @: out $end
$var wire 1 >: in1 $end
$var wire 1 >: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?: out $end
$var wire 1 c2 in1 $end
$var wire 1 y9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A: out $end
$var wire 1 ?: in1 $end
$var wire 1 ?: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B: out $end
$var wire 1 @: in1 $end
$var wire 1 A: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {9 out $end
$var wire 1 B: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 }9 Out $end
$var wire 1 c2 S $end
$var wire 1 t9 InpA $end
$var wire 1 x9 InpB $end
$var wire 1 C: notS $end
$var wire 1 D: nand1 $end
$var wire 1 E: nand2 $end
$var wire 1 F: inputA $end
$var wire 1 G: inputB $end
$var wire 1 H: final_not $end

$scope module S_not $end
$var wire 1 C: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D: out $end
$var wire 1 C: in1 $end
$var wire 1 t9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F: out $end
$var wire 1 D: in1 $end
$var wire 1 D: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E: out $end
$var wire 1 c2 in1 $end
$var wire 1 x9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G: out $end
$var wire 1 E: in1 $end
$var wire 1 E: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H: out $end
$var wire 1 F: in1 $end
$var wire 1 G: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }9 out $end
$var wire 1 H: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 !: Out $end
$var wire 1 c2 S $end
$var wire 1 s9 InpA $end
$var wire 1 w9 InpB $end
$var wire 1 I: notS $end
$var wire 1 J: nand1 $end
$var wire 1 K: nand2 $end
$var wire 1 L: inputA $end
$var wire 1 M: inputB $end
$var wire 1 N: final_not $end

$scope module S_not $end
$var wire 1 I: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J: out $end
$var wire 1 I: in1 $end
$var wire 1 s9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L: out $end
$var wire 1 J: in1 $end
$var wire 1 J: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K: out $end
$var wire 1 c2 in1 $end
$var wire 1 w9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M: out $end
$var wire 1 K: in1 $end
$var wire 1 K: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N: out $end
$var wire 1 L: in1 $end
$var wire 1 M: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !: out $end
$var wire 1 N: in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 $: Out $end
$var wire 1 c2 S $end
$var wire 1 r9 InpA $end
$var wire 1 v9 InpB $end
$var wire 1 O: notS $end
$var wire 1 P: nand1 $end
$var wire 1 Q: nand2 $end
$var wire 1 R: inputA $end
$var wire 1 S: inputB $end
$var wire 1 T: final_not $end

$scope module S_not $end
$var wire 1 O: out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P: out $end
$var wire 1 O: in1 $end
$var wire 1 r9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R: out $end
$var wire 1 P: in1 $end
$var wire 1 P: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q: out $end
$var wire 1 c2 in1 $end
$var wire 1 v9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S: out $end
$var wire 1 Q: in1 $end
$var wire 1 Q: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T: out $end
$var wire 1 R: in1 $end
$var wire 1 S: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $: out $end
$var wire 1 T: in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 p5 Out $end
$var wire 1 q9 S $end
$var wire 1 z9 InpA $end
$var wire 1 {9 InpB $end
$var wire 1 U: notS $end
$var wire 1 V: nand1 $end
$var wire 1 W: nand2 $end
$var wire 1 X: inputA $end
$var wire 1 Y: inputB $end
$var wire 1 Z: final_not $end

$scope module S_not $end
$var wire 1 U: out $end
$var wire 1 q9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V: out $end
$var wire 1 U: in1 $end
$var wire 1 z9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X: out $end
$var wire 1 V: in1 $end
$var wire 1 V: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W: out $end
$var wire 1 q9 in1 $end
$var wire 1 {9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y: out $end
$var wire 1 W: in1 $end
$var wire 1 W: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z: out $end
$var wire 1 X: in1 $end
$var wire 1 Y: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p5 out $end
$var wire 1 Z: in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 o5 Out $end
$var wire 1 q9 S $end
$var wire 1 |9 InpA $end
$var wire 1 }9 InpB $end
$var wire 1 [: notS $end
$var wire 1 \: nand1 $end
$var wire 1 ]: nand2 $end
$var wire 1 ^: inputA $end
$var wire 1 _: inputB $end
$var wire 1 `: final_not $end

$scope module S_not $end
$var wire 1 [: out $end
$var wire 1 q9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \: out $end
$var wire 1 [: in1 $end
$var wire 1 |9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^: out $end
$var wire 1 \: in1 $end
$var wire 1 \: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]: out $end
$var wire 1 q9 in1 $end
$var wire 1 }9 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _: out $end
$var wire 1 ]: in1 $end
$var wire 1 ]: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `: out $end
$var wire 1 ^: in1 $end
$var wire 1 _: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o5 out $end
$var wire 1 `: in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 n5 Out $end
$var wire 1 q9 S $end
$var wire 1 ~9 InpA $end
$var wire 1 !: InpB $end
$var wire 1 a: notS $end
$var wire 1 b: nand1 $end
$var wire 1 c: nand2 $end
$var wire 1 d: inputA $end
$var wire 1 e: inputB $end
$var wire 1 f: final_not $end

$scope module S_not $end
$var wire 1 a: out $end
$var wire 1 q9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 b: out $end
$var wire 1 a: in1 $end
$var wire 1 ~9 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 d: out $end
$var wire 1 b: in1 $end
$var wire 1 b: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 c: out $end
$var wire 1 q9 in1 $end
$var wire 1 !: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 e: out $end
$var wire 1 c: in1 $end
$var wire 1 c: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 f: out $end
$var wire 1 d: in1 $end
$var wire 1 e: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n5 out $end
$var wire 1 f: in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 m5 Out $end
$var wire 1 q9 S $end
$var wire 1 ": InpA $end
$var wire 1 $: InpB $end
$var wire 1 g: notS $end
$var wire 1 h: nand1 $end
$var wire 1 i: nand2 $end
$var wire 1 j: inputA $end
$var wire 1 k: inputB $end
$var wire 1 l: final_not $end

$scope module S_not $end
$var wire 1 g: out $end
$var wire 1 q9 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h: out $end
$var wire 1 g: in1 $end
$var wire 1 ": in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j: out $end
$var wire 1 h: in1 $end
$var wire 1 h: in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i: out $end
$var wire 1 q9 in1 $end
$var wire 1 $: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k: out $end
$var wire 1 i: in1 $end
$var wire 1 i: in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l: out $end
$var wire 1 j: in1 $end
$var wire 1 k: in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m5 out $end
$var wire 1 l: in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 i5 Out [3] $end
$var wire 1 j5 Out [2] $end
$var wire 1 k5 Out [1] $end
$var wire 1 l5 Out [0] $end
$var wire 1 m: S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Y5 InpA [3] $end
$var wire 1 Z5 InpA [2] $end
$var wire 1 [5 InpA [1] $end
$var wire 1 \5 InpA [0] $end
$var wire 1 [5 InpB [3] $end
$var wire 1 \5 InpB [2] $end
$var wire 1 ]5 InpB [1] $end
$var wire 1 ^5 InpB [0] $end
$var wire 1 n: InpC [3] $end
$var wire 1 o: InpC [2] $end
$var wire 1 p: InpC [1] $end
$var wire 1 q: InpC [0] $end
$var wire 1 r: InpD [3] $end
$var wire 1 s: InpD [2] $end
$var wire 1 t: InpD [1] $end
$var wire 1 u: InpD [0] $end
$var wire 1 v: stage1_1_bit0 $end
$var wire 1 w: stage1_2_bit0 $end
$var wire 1 x: stage1_1_bit1 $end
$var wire 1 y: stage1_2_bit1 $end
$var wire 1 z: stage1_1_bit2 $end
$var wire 1 {: stage1_2_bit2 $end
$var wire 1 |: stage1_1_bit3 $end
$var wire 1 }: stage1_2_bit4 $end
$var wire 1 ~: stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 v: Out $end
$var wire 1 c2 S $end
$var wire 1 \5 InpA $end
$var wire 1 ^5 InpB $end
$var wire 1 !; notS $end
$var wire 1 "; nand1 $end
$var wire 1 #; nand2 $end
$var wire 1 $; inputA $end
$var wire 1 %; inputB $end
$var wire 1 &; final_not $end

$scope module S_not $end
$var wire 1 !; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "; out $end
$var wire 1 !; in1 $end
$var wire 1 \5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $; out $end
$var wire 1 "; in1 $end
$var wire 1 "; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #; out $end
$var wire 1 c2 in1 $end
$var wire 1 ^5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %; out $end
$var wire 1 #; in1 $end
$var wire 1 #; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &; out $end
$var wire 1 $; in1 $end
$var wire 1 %; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v: out $end
$var wire 1 &; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 x: Out $end
$var wire 1 c2 S $end
$var wire 1 [5 InpA $end
$var wire 1 ]5 InpB $end
$var wire 1 '; notS $end
$var wire 1 (; nand1 $end
$var wire 1 ); nand2 $end
$var wire 1 *; inputA $end
$var wire 1 +; inputB $end
$var wire 1 ,; final_not $end

$scope module S_not $end
$var wire 1 '; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (; out $end
$var wire 1 '; in1 $end
$var wire 1 [5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *; out $end
$var wire 1 (; in1 $end
$var wire 1 (; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ); out $end
$var wire 1 c2 in1 $end
$var wire 1 ]5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +; out $end
$var wire 1 ); in1 $end
$var wire 1 ); in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,; out $end
$var wire 1 *; in1 $end
$var wire 1 +; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x: out $end
$var wire 1 ,; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 z: Out $end
$var wire 1 c2 S $end
$var wire 1 Z5 InpA $end
$var wire 1 \5 InpB $end
$var wire 1 -; notS $end
$var wire 1 .; nand1 $end
$var wire 1 /; nand2 $end
$var wire 1 0; inputA $end
$var wire 1 1; inputB $end
$var wire 1 2; final_not $end

$scope module S_not $end
$var wire 1 -; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .; out $end
$var wire 1 -; in1 $end
$var wire 1 Z5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0; out $end
$var wire 1 .; in1 $end
$var wire 1 .; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /; out $end
$var wire 1 c2 in1 $end
$var wire 1 \5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1; out $end
$var wire 1 /; in1 $end
$var wire 1 /; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2; out $end
$var wire 1 0; in1 $end
$var wire 1 1; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z: out $end
$var wire 1 2; in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 |: Out $end
$var wire 1 c2 S $end
$var wire 1 Y5 InpA $end
$var wire 1 [5 InpB $end
$var wire 1 3; notS $end
$var wire 1 4; nand1 $end
$var wire 1 5; nand2 $end
$var wire 1 6; inputA $end
$var wire 1 7; inputB $end
$var wire 1 8; final_not $end

$scope module S_not $end
$var wire 1 3; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4; out $end
$var wire 1 3; in1 $end
$var wire 1 Y5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6; out $end
$var wire 1 4; in1 $end
$var wire 1 4; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5; out $end
$var wire 1 c2 in1 $end
$var wire 1 [5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7; out $end
$var wire 1 5; in1 $end
$var wire 1 5; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8; out $end
$var wire 1 6; in1 $end
$var wire 1 7; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |: out $end
$var wire 1 8; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 w: Out $end
$var wire 1 c2 S $end
$var wire 1 q: InpA $end
$var wire 1 u: InpB $end
$var wire 1 9; notS $end
$var wire 1 :; nand1 $end
$var wire 1 ;; nand2 $end
$var wire 1 <; inputA $end
$var wire 1 =; inputB $end
$var wire 1 >; final_not $end

$scope module S_not $end
$var wire 1 9; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :; out $end
$var wire 1 9; in1 $end
$var wire 1 q: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <; out $end
$var wire 1 :; in1 $end
$var wire 1 :; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;; out $end
$var wire 1 c2 in1 $end
$var wire 1 u: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =; out $end
$var wire 1 ;; in1 $end
$var wire 1 ;; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >; out $end
$var wire 1 <; in1 $end
$var wire 1 =; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w: out $end
$var wire 1 >; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 y: Out $end
$var wire 1 c2 S $end
$var wire 1 p: InpA $end
$var wire 1 t: InpB $end
$var wire 1 ?; notS $end
$var wire 1 @; nand1 $end
$var wire 1 A; nand2 $end
$var wire 1 B; inputA $end
$var wire 1 C; inputB $end
$var wire 1 D; final_not $end

$scope module S_not $end
$var wire 1 ?; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @; out $end
$var wire 1 ?; in1 $end
$var wire 1 p: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B; out $end
$var wire 1 @; in1 $end
$var wire 1 @; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A; out $end
$var wire 1 c2 in1 $end
$var wire 1 t: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C; out $end
$var wire 1 A; in1 $end
$var wire 1 A; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D; out $end
$var wire 1 B; in1 $end
$var wire 1 C; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y: out $end
$var wire 1 D; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 {: Out $end
$var wire 1 c2 S $end
$var wire 1 o: InpA $end
$var wire 1 s: InpB $end
$var wire 1 E; notS $end
$var wire 1 F; nand1 $end
$var wire 1 G; nand2 $end
$var wire 1 H; inputA $end
$var wire 1 I; inputB $end
$var wire 1 J; final_not $end

$scope module S_not $end
$var wire 1 E; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F; out $end
$var wire 1 E; in1 $end
$var wire 1 o: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H; out $end
$var wire 1 F; in1 $end
$var wire 1 F; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G; out $end
$var wire 1 c2 in1 $end
$var wire 1 s: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I; out $end
$var wire 1 G; in1 $end
$var wire 1 G; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J; out $end
$var wire 1 H; in1 $end
$var wire 1 I; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {: out $end
$var wire 1 J; in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ~: Out $end
$var wire 1 c2 S $end
$var wire 1 n: InpA $end
$var wire 1 r: InpB $end
$var wire 1 K; notS $end
$var wire 1 L; nand1 $end
$var wire 1 M; nand2 $end
$var wire 1 N; inputA $end
$var wire 1 O; inputB $end
$var wire 1 P; final_not $end

$scope module S_not $end
$var wire 1 K; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L; out $end
$var wire 1 K; in1 $end
$var wire 1 n: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N; out $end
$var wire 1 L; in1 $end
$var wire 1 L; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M; out $end
$var wire 1 c2 in1 $end
$var wire 1 r: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O; out $end
$var wire 1 M; in1 $end
$var wire 1 M; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P; out $end
$var wire 1 N; in1 $end
$var wire 1 O; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~: out $end
$var wire 1 P; in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 l5 Out $end
$var wire 1 m: S $end
$var wire 1 v: InpA $end
$var wire 1 w: InpB $end
$var wire 1 Q; notS $end
$var wire 1 R; nand1 $end
$var wire 1 S; nand2 $end
$var wire 1 T; inputA $end
$var wire 1 U; inputB $end
$var wire 1 V; final_not $end

$scope module S_not $end
$var wire 1 Q; out $end
$var wire 1 m: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R; out $end
$var wire 1 Q; in1 $end
$var wire 1 v: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T; out $end
$var wire 1 R; in1 $end
$var wire 1 R; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S; out $end
$var wire 1 m: in1 $end
$var wire 1 w: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U; out $end
$var wire 1 S; in1 $end
$var wire 1 S; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V; out $end
$var wire 1 T; in1 $end
$var wire 1 U; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l5 out $end
$var wire 1 V; in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 k5 Out $end
$var wire 1 m: S $end
$var wire 1 x: InpA $end
$var wire 1 y: InpB $end
$var wire 1 W; notS $end
$var wire 1 X; nand1 $end
$var wire 1 Y; nand2 $end
$var wire 1 Z; inputA $end
$var wire 1 [; inputB $end
$var wire 1 \; final_not $end

$scope module S_not $end
$var wire 1 W; out $end
$var wire 1 m: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X; out $end
$var wire 1 W; in1 $end
$var wire 1 x: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z; out $end
$var wire 1 X; in1 $end
$var wire 1 X; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y; out $end
$var wire 1 m: in1 $end
$var wire 1 y: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [; out $end
$var wire 1 Y; in1 $end
$var wire 1 Y; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \; out $end
$var wire 1 Z; in1 $end
$var wire 1 [; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k5 out $end
$var wire 1 \; in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 j5 Out $end
$var wire 1 m: S $end
$var wire 1 z: InpA $end
$var wire 1 {: InpB $end
$var wire 1 ]; notS $end
$var wire 1 ^; nand1 $end
$var wire 1 _; nand2 $end
$var wire 1 `; inputA $end
$var wire 1 a; inputB $end
$var wire 1 b; final_not $end

$scope module S_not $end
$var wire 1 ]; out $end
$var wire 1 m: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^; out $end
$var wire 1 ]; in1 $end
$var wire 1 z: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `; out $end
$var wire 1 ^; in1 $end
$var wire 1 ^; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _; out $end
$var wire 1 m: in1 $end
$var wire 1 {: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a; out $end
$var wire 1 _; in1 $end
$var wire 1 _; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b; out $end
$var wire 1 `; in1 $end
$var wire 1 a; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j5 out $end
$var wire 1 b; in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 i5 Out $end
$var wire 1 m: S $end
$var wire 1 |: InpA $end
$var wire 1 ~: InpB $end
$var wire 1 c; notS $end
$var wire 1 d; nand1 $end
$var wire 1 e; nand2 $end
$var wire 1 f; inputA $end
$var wire 1 g; inputB $end
$var wire 1 h; final_not $end

$scope module S_not $end
$var wire 1 c; out $end
$var wire 1 m: in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d; out $end
$var wire 1 c; in1 $end
$var wire 1 |: in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f; out $end
$var wire 1 d; in1 $end
$var wire 1 d; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e; out $end
$var wire 1 m: in1 $end
$var wire 1 ~: in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g; out $end
$var wire 1 e; in1 $end
$var wire 1 e; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h; out $end
$var wire 1 f; in1 $end
$var wire 1 g; in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i5 out $end
$var wire 1 h; in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 e5 Out [3] $end
$var wire 1 f5 Out [2] $end
$var wire 1 g5 Out [1] $end
$var wire 1 h5 Out [0] $end
$var wire 1 i; S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 U5 InpA [3] $end
$var wire 1 V5 InpA [2] $end
$var wire 1 W5 InpA [1] $end
$var wire 1 X5 InpA [0] $end
$var wire 1 W5 InpB [3] $end
$var wire 1 X5 InpB [2] $end
$var wire 1 Y5 InpB [1] $end
$var wire 1 Z5 InpB [0] $end
$var wire 1 j; InpC [3] $end
$var wire 1 k; InpC [2] $end
$var wire 1 l; InpC [1] $end
$var wire 1 m; InpC [0] $end
$var wire 1 n; InpD [3] $end
$var wire 1 o; InpD [2] $end
$var wire 1 p; InpD [1] $end
$var wire 1 q; InpD [0] $end
$var wire 1 r; stage1_1_bit0 $end
$var wire 1 s; stage1_2_bit0 $end
$var wire 1 t; stage1_1_bit1 $end
$var wire 1 u; stage1_2_bit1 $end
$var wire 1 v; stage1_1_bit2 $end
$var wire 1 w; stage1_2_bit2 $end
$var wire 1 x; stage1_1_bit3 $end
$var wire 1 y; stage1_2_bit4 $end
$var wire 1 z; stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 r; Out $end
$var wire 1 c2 S $end
$var wire 1 X5 InpA $end
$var wire 1 Z5 InpB $end
$var wire 1 {; notS $end
$var wire 1 |; nand1 $end
$var wire 1 }; nand2 $end
$var wire 1 ~; inputA $end
$var wire 1 !< inputB $end
$var wire 1 "< final_not $end

$scope module S_not $end
$var wire 1 {; out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |; out $end
$var wire 1 {; in1 $end
$var wire 1 X5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~; out $end
$var wire 1 |; in1 $end
$var wire 1 |; in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }; out $end
$var wire 1 c2 in1 $end
$var wire 1 Z5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !< out $end
$var wire 1 }; in1 $end
$var wire 1 }; in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "< out $end
$var wire 1 ~; in1 $end
$var wire 1 !< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r; out $end
$var wire 1 "< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 t; Out $end
$var wire 1 c2 S $end
$var wire 1 W5 InpA $end
$var wire 1 Y5 InpB $end
$var wire 1 #< notS $end
$var wire 1 $< nand1 $end
$var wire 1 %< nand2 $end
$var wire 1 &< inputA $end
$var wire 1 '< inputB $end
$var wire 1 (< final_not $end

$scope module S_not $end
$var wire 1 #< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $< out $end
$var wire 1 #< in1 $end
$var wire 1 W5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &< out $end
$var wire 1 $< in1 $end
$var wire 1 $< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %< out $end
$var wire 1 c2 in1 $end
$var wire 1 Y5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '< out $end
$var wire 1 %< in1 $end
$var wire 1 %< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (< out $end
$var wire 1 &< in1 $end
$var wire 1 '< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t; out $end
$var wire 1 (< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 v; Out $end
$var wire 1 c2 S $end
$var wire 1 V5 InpA $end
$var wire 1 X5 InpB $end
$var wire 1 )< notS $end
$var wire 1 *< nand1 $end
$var wire 1 +< nand2 $end
$var wire 1 ,< inputA $end
$var wire 1 -< inputB $end
$var wire 1 .< final_not $end

$scope module S_not $end
$var wire 1 )< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *< out $end
$var wire 1 )< in1 $end
$var wire 1 V5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,< out $end
$var wire 1 *< in1 $end
$var wire 1 *< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +< out $end
$var wire 1 c2 in1 $end
$var wire 1 X5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -< out $end
$var wire 1 +< in1 $end
$var wire 1 +< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .< out $end
$var wire 1 ,< in1 $end
$var wire 1 -< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v; out $end
$var wire 1 .< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 x; Out $end
$var wire 1 c2 S $end
$var wire 1 U5 InpA $end
$var wire 1 W5 InpB $end
$var wire 1 /< notS $end
$var wire 1 0< nand1 $end
$var wire 1 1< nand2 $end
$var wire 1 2< inputA $end
$var wire 1 3< inputB $end
$var wire 1 4< final_not $end

$scope module S_not $end
$var wire 1 /< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0< out $end
$var wire 1 /< in1 $end
$var wire 1 U5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2< out $end
$var wire 1 0< in1 $end
$var wire 1 0< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1< out $end
$var wire 1 c2 in1 $end
$var wire 1 W5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3< out $end
$var wire 1 1< in1 $end
$var wire 1 1< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4< out $end
$var wire 1 2< in1 $end
$var wire 1 3< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x; out $end
$var wire 1 4< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 s; Out $end
$var wire 1 c2 S $end
$var wire 1 m; InpA $end
$var wire 1 q; InpB $end
$var wire 1 5< notS $end
$var wire 1 6< nand1 $end
$var wire 1 7< nand2 $end
$var wire 1 8< inputA $end
$var wire 1 9< inputB $end
$var wire 1 :< final_not $end

$scope module S_not $end
$var wire 1 5< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6< out $end
$var wire 1 5< in1 $end
$var wire 1 m; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8< out $end
$var wire 1 6< in1 $end
$var wire 1 6< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7< out $end
$var wire 1 c2 in1 $end
$var wire 1 q; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9< out $end
$var wire 1 7< in1 $end
$var wire 1 7< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :< out $end
$var wire 1 8< in1 $end
$var wire 1 9< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s; out $end
$var wire 1 :< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 u; Out $end
$var wire 1 c2 S $end
$var wire 1 l; InpA $end
$var wire 1 p; InpB $end
$var wire 1 ;< notS $end
$var wire 1 << nand1 $end
$var wire 1 =< nand2 $end
$var wire 1 >< inputA $end
$var wire 1 ?< inputB $end
$var wire 1 @< final_not $end

$scope module S_not $end
$var wire 1 ;< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 << out $end
$var wire 1 ;< in1 $end
$var wire 1 l; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >< out $end
$var wire 1 << in1 $end
$var wire 1 << in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =< out $end
$var wire 1 c2 in1 $end
$var wire 1 p; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?< out $end
$var wire 1 =< in1 $end
$var wire 1 =< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @< out $end
$var wire 1 >< in1 $end
$var wire 1 ?< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u; out $end
$var wire 1 @< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 w; Out $end
$var wire 1 c2 S $end
$var wire 1 k; InpA $end
$var wire 1 o; InpB $end
$var wire 1 A< notS $end
$var wire 1 B< nand1 $end
$var wire 1 C< nand2 $end
$var wire 1 D< inputA $end
$var wire 1 E< inputB $end
$var wire 1 F< final_not $end

$scope module S_not $end
$var wire 1 A< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B< out $end
$var wire 1 A< in1 $end
$var wire 1 k; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D< out $end
$var wire 1 B< in1 $end
$var wire 1 B< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C< out $end
$var wire 1 c2 in1 $end
$var wire 1 o; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E< out $end
$var wire 1 C< in1 $end
$var wire 1 C< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F< out $end
$var wire 1 D< in1 $end
$var wire 1 E< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w; out $end
$var wire 1 F< in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 z; Out $end
$var wire 1 c2 S $end
$var wire 1 j; InpA $end
$var wire 1 n; InpB $end
$var wire 1 G< notS $end
$var wire 1 H< nand1 $end
$var wire 1 I< nand2 $end
$var wire 1 J< inputA $end
$var wire 1 K< inputB $end
$var wire 1 L< final_not $end

$scope module S_not $end
$var wire 1 G< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H< out $end
$var wire 1 G< in1 $end
$var wire 1 j; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J< out $end
$var wire 1 H< in1 $end
$var wire 1 H< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I< out $end
$var wire 1 c2 in1 $end
$var wire 1 n; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K< out $end
$var wire 1 I< in1 $end
$var wire 1 I< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L< out $end
$var wire 1 J< in1 $end
$var wire 1 K< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z; out $end
$var wire 1 L< in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 h5 Out $end
$var wire 1 i; S $end
$var wire 1 r; InpA $end
$var wire 1 s; InpB $end
$var wire 1 M< notS $end
$var wire 1 N< nand1 $end
$var wire 1 O< nand2 $end
$var wire 1 P< inputA $end
$var wire 1 Q< inputB $end
$var wire 1 R< final_not $end

$scope module S_not $end
$var wire 1 M< out $end
$var wire 1 i; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N< out $end
$var wire 1 M< in1 $end
$var wire 1 r; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P< out $end
$var wire 1 N< in1 $end
$var wire 1 N< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O< out $end
$var wire 1 i; in1 $end
$var wire 1 s; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q< out $end
$var wire 1 O< in1 $end
$var wire 1 O< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R< out $end
$var wire 1 P< in1 $end
$var wire 1 Q< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h5 out $end
$var wire 1 R< in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 g5 Out $end
$var wire 1 i; S $end
$var wire 1 t; InpA $end
$var wire 1 u; InpB $end
$var wire 1 S< notS $end
$var wire 1 T< nand1 $end
$var wire 1 U< nand2 $end
$var wire 1 V< inputA $end
$var wire 1 W< inputB $end
$var wire 1 X< final_not $end

$scope module S_not $end
$var wire 1 S< out $end
$var wire 1 i; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T< out $end
$var wire 1 S< in1 $end
$var wire 1 t; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V< out $end
$var wire 1 T< in1 $end
$var wire 1 T< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U< out $end
$var wire 1 i; in1 $end
$var wire 1 u; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W< out $end
$var wire 1 U< in1 $end
$var wire 1 U< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X< out $end
$var wire 1 V< in1 $end
$var wire 1 W< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g5 out $end
$var wire 1 X< in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 f5 Out $end
$var wire 1 i; S $end
$var wire 1 v; InpA $end
$var wire 1 w; InpB $end
$var wire 1 Y< notS $end
$var wire 1 Z< nand1 $end
$var wire 1 [< nand2 $end
$var wire 1 \< inputA $end
$var wire 1 ]< inputB $end
$var wire 1 ^< final_not $end

$scope module S_not $end
$var wire 1 Y< out $end
$var wire 1 i; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z< out $end
$var wire 1 Y< in1 $end
$var wire 1 v; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \< out $end
$var wire 1 Z< in1 $end
$var wire 1 Z< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [< out $end
$var wire 1 i; in1 $end
$var wire 1 w; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]< out $end
$var wire 1 [< in1 $end
$var wire 1 [< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^< out $end
$var wire 1 \< in1 $end
$var wire 1 ]< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f5 out $end
$var wire 1 ^< in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 e5 Out $end
$var wire 1 i; S $end
$var wire 1 x; InpA $end
$var wire 1 z; InpB $end
$var wire 1 _< notS $end
$var wire 1 `< nand1 $end
$var wire 1 a< nand2 $end
$var wire 1 b< inputA $end
$var wire 1 c< inputB $end
$var wire 1 d< final_not $end

$scope module S_not $end
$var wire 1 _< out $end
$var wire 1 i; in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `< out $end
$var wire 1 _< in1 $end
$var wire 1 x; in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b< out $end
$var wire 1 `< in1 $end
$var wire 1 `< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a< out $end
$var wire 1 i; in1 $end
$var wire 1 z; in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c< out $end
$var wire 1 a< in1 $end
$var wire 1 a< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d< out $end
$var wire 1 b< in1 $end
$var wire 1 c< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e5 out $end
$var wire 1 d< in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 a5 Out [3] $end
$var wire 1 b5 Out [2] $end
$var wire 1 c5 Out [1] $end
$var wire 1 d5 Out [0] $end
$var wire 1 e< S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Q5 InpA [3] $end
$var wire 1 R5 InpA [2] $end
$var wire 1 S5 InpA [1] $end
$var wire 1 T5 InpA [0] $end
$var wire 1 S5 InpB [3] $end
$var wire 1 T5 InpB [2] $end
$var wire 1 U5 InpB [1] $end
$var wire 1 V5 InpB [0] $end
$var wire 1 f< InpC [3] $end
$var wire 1 g< InpC [2] $end
$var wire 1 h< InpC [1] $end
$var wire 1 i< InpC [0] $end
$var wire 1 j< InpD [3] $end
$var wire 1 k< InpD [2] $end
$var wire 1 l< InpD [1] $end
$var wire 1 m< InpD [0] $end
$var wire 1 n< stage1_1_bit0 $end
$var wire 1 o< stage1_2_bit0 $end
$var wire 1 p< stage1_1_bit1 $end
$var wire 1 q< stage1_2_bit1 $end
$var wire 1 r< stage1_1_bit2 $end
$var wire 1 s< stage1_2_bit2 $end
$var wire 1 t< stage1_1_bit3 $end
$var wire 1 u< stage1_2_bit4 $end
$var wire 1 v< stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 n< Out $end
$var wire 1 c2 S $end
$var wire 1 T5 InpA $end
$var wire 1 V5 InpB $end
$var wire 1 w< notS $end
$var wire 1 x< nand1 $end
$var wire 1 y< nand2 $end
$var wire 1 z< inputA $end
$var wire 1 {< inputB $end
$var wire 1 |< final_not $end

$scope module S_not $end
$var wire 1 w< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x< out $end
$var wire 1 w< in1 $end
$var wire 1 T5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z< out $end
$var wire 1 x< in1 $end
$var wire 1 x< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y< out $end
$var wire 1 c2 in1 $end
$var wire 1 V5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {< out $end
$var wire 1 y< in1 $end
$var wire 1 y< in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |< out $end
$var wire 1 z< in1 $end
$var wire 1 {< in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n< out $end
$var wire 1 |< in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 p< Out $end
$var wire 1 c2 S $end
$var wire 1 S5 InpA $end
$var wire 1 U5 InpB $end
$var wire 1 }< notS $end
$var wire 1 ~< nand1 $end
$var wire 1 != nand2 $end
$var wire 1 "= inputA $end
$var wire 1 #= inputB $end
$var wire 1 $= final_not $end

$scope module S_not $end
$var wire 1 }< out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~< out $end
$var wire 1 }< in1 $end
$var wire 1 S5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "= out $end
$var wire 1 ~< in1 $end
$var wire 1 ~< in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 != out $end
$var wire 1 c2 in1 $end
$var wire 1 U5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #= out $end
$var wire 1 != in1 $end
$var wire 1 != in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $= out $end
$var wire 1 "= in1 $end
$var wire 1 #= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p< out $end
$var wire 1 $= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 r< Out $end
$var wire 1 c2 S $end
$var wire 1 R5 InpA $end
$var wire 1 T5 InpB $end
$var wire 1 %= notS $end
$var wire 1 &= nand1 $end
$var wire 1 '= nand2 $end
$var wire 1 (= inputA $end
$var wire 1 )= inputB $end
$var wire 1 *= final_not $end

$scope module S_not $end
$var wire 1 %= out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &= out $end
$var wire 1 %= in1 $end
$var wire 1 R5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (= out $end
$var wire 1 &= in1 $end
$var wire 1 &= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '= out $end
$var wire 1 c2 in1 $end
$var wire 1 T5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )= out $end
$var wire 1 '= in1 $end
$var wire 1 '= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *= out $end
$var wire 1 (= in1 $end
$var wire 1 )= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r< out $end
$var wire 1 *= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 t< Out $end
$var wire 1 c2 S $end
$var wire 1 Q5 InpA $end
$var wire 1 S5 InpB $end
$var wire 1 += notS $end
$var wire 1 ,= nand1 $end
$var wire 1 -= nand2 $end
$var wire 1 .= inputA $end
$var wire 1 /= inputB $end
$var wire 1 0= final_not $end

$scope module S_not $end
$var wire 1 += out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,= out $end
$var wire 1 += in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .= out $end
$var wire 1 ,= in1 $end
$var wire 1 ,= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -= out $end
$var wire 1 c2 in1 $end
$var wire 1 S5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /= out $end
$var wire 1 -= in1 $end
$var wire 1 -= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0= out $end
$var wire 1 .= in1 $end
$var wire 1 /= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t< out $end
$var wire 1 0= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 o< Out $end
$var wire 1 c2 S $end
$var wire 1 i< InpA $end
$var wire 1 m< InpB $end
$var wire 1 1= notS $end
$var wire 1 2= nand1 $end
$var wire 1 3= nand2 $end
$var wire 1 4= inputA $end
$var wire 1 5= inputB $end
$var wire 1 6= final_not $end

$scope module S_not $end
$var wire 1 1= out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2= out $end
$var wire 1 1= in1 $end
$var wire 1 i< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4= out $end
$var wire 1 2= in1 $end
$var wire 1 2= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3= out $end
$var wire 1 c2 in1 $end
$var wire 1 m< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5= out $end
$var wire 1 3= in1 $end
$var wire 1 3= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6= out $end
$var wire 1 4= in1 $end
$var wire 1 5= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o< out $end
$var wire 1 6= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 q< Out $end
$var wire 1 c2 S $end
$var wire 1 h< InpA $end
$var wire 1 l< InpB $end
$var wire 1 7= notS $end
$var wire 1 8= nand1 $end
$var wire 1 9= nand2 $end
$var wire 1 := inputA $end
$var wire 1 ;= inputB $end
$var wire 1 <= final_not $end

$scope module S_not $end
$var wire 1 7= out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8= out $end
$var wire 1 7= in1 $end
$var wire 1 h< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 := out $end
$var wire 1 8= in1 $end
$var wire 1 8= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9= out $end
$var wire 1 c2 in1 $end
$var wire 1 l< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;= out $end
$var wire 1 9= in1 $end
$var wire 1 9= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <= out $end
$var wire 1 := in1 $end
$var wire 1 ;= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q< out $end
$var wire 1 <= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 s< Out $end
$var wire 1 c2 S $end
$var wire 1 g< InpA $end
$var wire 1 k< InpB $end
$var wire 1 == notS $end
$var wire 1 >= nand1 $end
$var wire 1 ?= nand2 $end
$var wire 1 @= inputA $end
$var wire 1 A= inputB $end
$var wire 1 B= final_not $end

$scope module S_not $end
$var wire 1 == out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >= out $end
$var wire 1 == in1 $end
$var wire 1 g< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @= out $end
$var wire 1 >= in1 $end
$var wire 1 >= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?= out $end
$var wire 1 c2 in1 $end
$var wire 1 k< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A= out $end
$var wire 1 ?= in1 $end
$var wire 1 ?= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B= out $end
$var wire 1 @= in1 $end
$var wire 1 A= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s< out $end
$var wire 1 B= in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 v< Out $end
$var wire 1 c2 S $end
$var wire 1 f< InpA $end
$var wire 1 j< InpB $end
$var wire 1 C= notS $end
$var wire 1 D= nand1 $end
$var wire 1 E= nand2 $end
$var wire 1 F= inputA $end
$var wire 1 G= inputB $end
$var wire 1 H= final_not $end

$scope module S_not $end
$var wire 1 C= out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D= out $end
$var wire 1 C= in1 $end
$var wire 1 f< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F= out $end
$var wire 1 D= in1 $end
$var wire 1 D= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E= out $end
$var wire 1 c2 in1 $end
$var wire 1 j< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G= out $end
$var wire 1 E= in1 $end
$var wire 1 E= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H= out $end
$var wire 1 F= in1 $end
$var wire 1 G= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v< out $end
$var wire 1 H= in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 d5 Out $end
$var wire 1 e< S $end
$var wire 1 n< InpA $end
$var wire 1 o< InpB $end
$var wire 1 I= notS $end
$var wire 1 J= nand1 $end
$var wire 1 K= nand2 $end
$var wire 1 L= inputA $end
$var wire 1 M= inputB $end
$var wire 1 N= final_not $end

$scope module S_not $end
$var wire 1 I= out $end
$var wire 1 e< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J= out $end
$var wire 1 I= in1 $end
$var wire 1 n< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L= out $end
$var wire 1 J= in1 $end
$var wire 1 J= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K= out $end
$var wire 1 e< in1 $end
$var wire 1 o< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M= out $end
$var wire 1 K= in1 $end
$var wire 1 K= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N= out $end
$var wire 1 L= in1 $end
$var wire 1 M= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d5 out $end
$var wire 1 N= in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 c5 Out $end
$var wire 1 e< S $end
$var wire 1 p< InpA $end
$var wire 1 q< InpB $end
$var wire 1 O= notS $end
$var wire 1 P= nand1 $end
$var wire 1 Q= nand2 $end
$var wire 1 R= inputA $end
$var wire 1 S= inputB $end
$var wire 1 T= final_not $end

$scope module S_not $end
$var wire 1 O= out $end
$var wire 1 e< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P= out $end
$var wire 1 O= in1 $end
$var wire 1 p< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R= out $end
$var wire 1 P= in1 $end
$var wire 1 P= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q= out $end
$var wire 1 e< in1 $end
$var wire 1 q< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S= out $end
$var wire 1 Q= in1 $end
$var wire 1 Q= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T= out $end
$var wire 1 R= in1 $end
$var wire 1 S= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c5 out $end
$var wire 1 T= in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 b5 Out $end
$var wire 1 e< S $end
$var wire 1 r< InpA $end
$var wire 1 s< InpB $end
$var wire 1 U= notS $end
$var wire 1 V= nand1 $end
$var wire 1 W= nand2 $end
$var wire 1 X= inputA $end
$var wire 1 Y= inputB $end
$var wire 1 Z= final_not $end

$scope module S_not $end
$var wire 1 U= out $end
$var wire 1 e< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 V= out $end
$var wire 1 U= in1 $end
$var wire 1 r< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 X= out $end
$var wire 1 V= in1 $end
$var wire 1 V= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 W= out $end
$var wire 1 e< in1 $end
$var wire 1 s< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Y= out $end
$var wire 1 W= in1 $end
$var wire 1 W= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Z= out $end
$var wire 1 X= in1 $end
$var wire 1 Y= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b5 out $end
$var wire 1 Z= in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 a5 Out $end
$var wire 1 e< S $end
$var wire 1 t< InpA $end
$var wire 1 v< InpB $end
$var wire 1 [= notS $end
$var wire 1 \= nand1 $end
$var wire 1 ]= nand2 $end
$var wire 1 ^= inputA $end
$var wire 1 _= inputB $end
$var wire 1 `= final_not $end

$scope module S_not $end
$var wire 1 [= out $end
$var wire 1 e< in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \= out $end
$var wire 1 [= in1 $end
$var wire 1 t< in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^= out $end
$var wire 1 \= in1 $end
$var wire 1 \= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]= out $end
$var wire 1 e< in1 $end
$var wire 1 v< in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _= out $end
$var wire 1 ]= in1 $end
$var wire 1 ]= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `= out $end
$var wire 1 ^= in1 $end
$var wire 1 _= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a5 out $end
$var wire 1 `= in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 }5 Out [3] $end
$var wire 1 ~5 Out [2] $end
$var wire 1 !6 Out [1] $end
$var wire 1 "6 Out [0] $end
$var wire 1 a= S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 m5 InpA [3] $end
$var wire 1 n5 InpA [2] $end
$var wire 1 o5 InpA [1] $end
$var wire 1 p5 InpA [0] $end
$var wire 1 a5 InpB [3] $end
$var wire 1 b5 InpB [2] $end
$var wire 1 c5 InpB [1] $end
$var wire 1 d5 InpB [0] $end
$var wire 1 b= InpC [3] $end
$var wire 1 c= InpC [2] $end
$var wire 1 d= InpC [1] $end
$var wire 1 e= InpC [0] $end
$var wire 1 f= InpD [3] $end
$var wire 1 g= InpD [2] $end
$var wire 1 h= InpD [1] $end
$var wire 1 i= InpD [0] $end
$var wire 1 j= stage1_1_bit0 $end
$var wire 1 k= stage1_2_bit0 $end
$var wire 1 l= stage1_1_bit1 $end
$var wire 1 m= stage1_2_bit1 $end
$var wire 1 n= stage1_1_bit2 $end
$var wire 1 o= stage1_2_bit2 $end
$var wire 1 p= stage1_1_bit3 $end
$var wire 1 q= stage1_2_bit4 $end
$var wire 1 r= stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 j= Out $end
$var wire 1 b2 S $end
$var wire 1 p5 InpA $end
$var wire 1 d5 InpB $end
$var wire 1 s= notS $end
$var wire 1 t= nand1 $end
$var wire 1 u= nand2 $end
$var wire 1 v= inputA $end
$var wire 1 w= inputB $end
$var wire 1 x= final_not $end

$scope module S_not $end
$var wire 1 s= out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t= out $end
$var wire 1 s= in1 $end
$var wire 1 p5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v= out $end
$var wire 1 t= in1 $end
$var wire 1 t= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u= out $end
$var wire 1 b2 in1 $end
$var wire 1 d5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w= out $end
$var wire 1 u= in1 $end
$var wire 1 u= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x= out $end
$var wire 1 v= in1 $end
$var wire 1 w= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j= out $end
$var wire 1 x= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 l= Out $end
$var wire 1 b2 S $end
$var wire 1 o5 InpA $end
$var wire 1 c5 InpB $end
$var wire 1 y= notS $end
$var wire 1 z= nand1 $end
$var wire 1 {= nand2 $end
$var wire 1 |= inputA $end
$var wire 1 }= inputB $end
$var wire 1 ~= final_not $end

$scope module S_not $end
$var wire 1 y= out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z= out $end
$var wire 1 y= in1 $end
$var wire 1 o5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |= out $end
$var wire 1 z= in1 $end
$var wire 1 z= in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {= out $end
$var wire 1 b2 in1 $end
$var wire 1 c5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }= out $end
$var wire 1 {= in1 $end
$var wire 1 {= in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~= out $end
$var wire 1 |= in1 $end
$var wire 1 }= in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l= out $end
$var wire 1 ~= in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 n= Out $end
$var wire 1 b2 S $end
$var wire 1 n5 InpA $end
$var wire 1 b5 InpB $end
$var wire 1 !> notS $end
$var wire 1 "> nand1 $end
$var wire 1 #> nand2 $end
$var wire 1 $> inputA $end
$var wire 1 %> inputB $end
$var wire 1 &> final_not $end

$scope module S_not $end
$var wire 1 !> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "> out $end
$var wire 1 !> in1 $end
$var wire 1 n5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $> out $end
$var wire 1 "> in1 $end
$var wire 1 "> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #> out $end
$var wire 1 b2 in1 $end
$var wire 1 b5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %> out $end
$var wire 1 #> in1 $end
$var wire 1 #> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &> out $end
$var wire 1 $> in1 $end
$var wire 1 %> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n= out $end
$var wire 1 &> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 p= Out $end
$var wire 1 b2 S $end
$var wire 1 m5 InpA $end
$var wire 1 a5 InpB $end
$var wire 1 '> notS $end
$var wire 1 (> nand1 $end
$var wire 1 )> nand2 $end
$var wire 1 *> inputA $end
$var wire 1 +> inputB $end
$var wire 1 ,> final_not $end

$scope module S_not $end
$var wire 1 '> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (> out $end
$var wire 1 '> in1 $end
$var wire 1 m5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *> out $end
$var wire 1 (> in1 $end
$var wire 1 (> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )> out $end
$var wire 1 b2 in1 $end
$var wire 1 a5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +> out $end
$var wire 1 )> in1 $end
$var wire 1 )> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,> out $end
$var wire 1 *> in1 $end
$var wire 1 +> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p= out $end
$var wire 1 ,> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 k= Out $end
$var wire 1 b2 S $end
$var wire 1 e= InpA $end
$var wire 1 i= InpB $end
$var wire 1 -> notS $end
$var wire 1 .> nand1 $end
$var wire 1 /> nand2 $end
$var wire 1 0> inputA $end
$var wire 1 1> inputB $end
$var wire 1 2> final_not $end

$scope module S_not $end
$var wire 1 -> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .> out $end
$var wire 1 -> in1 $end
$var wire 1 e= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0> out $end
$var wire 1 .> in1 $end
$var wire 1 .> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /> out $end
$var wire 1 b2 in1 $end
$var wire 1 i= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1> out $end
$var wire 1 /> in1 $end
$var wire 1 /> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2> out $end
$var wire 1 0> in1 $end
$var wire 1 1> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k= out $end
$var wire 1 2> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 m= Out $end
$var wire 1 b2 S $end
$var wire 1 d= InpA $end
$var wire 1 h= InpB $end
$var wire 1 3> notS $end
$var wire 1 4> nand1 $end
$var wire 1 5> nand2 $end
$var wire 1 6> inputA $end
$var wire 1 7> inputB $end
$var wire 1 8> final_not $end

$scope module S_not $end
$var wire 1 3> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4> out $end
$var wire 1 3> in1 $end
$var wire 1 d= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6> out $end
$var wire 1 4> in1 $end
$var wire 1 4> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5> out $end
$var wire 1 b2 in1 $end
$var wire 1 h= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7> out $end
$var wire 1 5> in1 $end
$var wire 1 5> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8> out $end
$var wire 1 6> in1 $end
$var wire 1 7> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m= out $end
$var wire 1 8> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 o= Out $end
$var wire 1 b2 S $end
$var wire 1 c= InpA $end
$var wire 1 g= InpB $end
$var wire 1 9> notS $end
$var wire 1 :> nand1 $end
$var wire 1 ;> nand2 $end
$var wire 1 <> inputA $end
$var wire 1 => inputB $end
$var wire 1 >> final_not $end

$scope module S_not $end
$var wire 1 9> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :> out $end
$var wire 1 9> in1 $end
$var wire 1 c= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <> out $end
$var wire 1 :> in1 $end
$var wire 1 :> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;> out $end
$var wire 1 b2 in1 $end
$var wire 1 g= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 => out $end
$var wire 1 ;> in1 $end
$var wire 1 ;> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >> out $end
$var wire 1 <> in1 $end
$var wire 1 => in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o= out $end
$var wire 1 >> in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 r= Out $end
$var wire 1 b2 S $end
$var wire 1 b= InpA $end
$var wire 1 f= InpB $end
$var wire 1 ?> notS $end
$var wire 1 @> nand1 $end
$var wire 1 A> nand2 $end
$var wire 1 B> inputA $end
$var wire 1 C> inputB $end
$var wire 1 D> final_not $end

$scope module S_not $end
$var wire 1 ?> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @> out $end
$var wire 1 ?> in1 $end
$var wire 1 b= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B> out $end
$var wire 1 @> in1 $end
$var wire 1 @> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A> out $end
$var wire 1 b2 in1 $end
$var wire 1 f= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C> out $end
$var wire 1 A> in1 $end
$var wire 1 A> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D> out $end
$var wire 1 B> in1 $end
$var wire 1 C> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r= out $end
$var wire 1 D> in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 "6 Out $end
$var wire 1 a= S $end
$var wire 1 j= InpA $end
$var wire 1 k= InpB $end
$var wire 1 E> notS $end
$var wire 1 F> nand1 $end
$var wire 1 G> nand2 $end
$var wire 1 H> inputA $end
$var wire 1 I> inputB $end
$var wire 1 J> final_not $end

$scope module S_not $end
$var wire 1 E> out $end
$var wire 1 a= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F> out $end
$var wire 1 E> in1 $end
$var wire 1 j= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H> out $end
$var wire 1 F> in1 $end
$var wire 1 F> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G> out $end
$var wire 1 a= in1 $end
$var wire 1 k= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I> out $end
$var wire 1 G> in1 $end
$var wire 1 G> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J> out $end
$var wire 1 H> in1 $end
$var wire 1 I> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "6 out $end
$var wire 1 J> in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 !6 Out $end
$var wire 1 a= S $end
$var wire 1 l= InpA $end
$var wire 1 m= InpB $end
$var wire 1 K> notS $end
$var wire 1 L> nand1 $end
$var wire 1 M> nand2 $end
$var wire 1 N> inputA $end
$var wire 1 O> inputB $end
$var wire 1 P> final_not $end

$scope module S_not $end
$var wire 1 K> out $end
$var wire 1 a= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L> out $end
$var wire 1 K> in1 $end
$var wire 1 l= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N> out $end
$var wire 1 L> in1 $end
$var wire 1 L> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M> out $end
$var wire 1 a= in1 $end
$var wire 1 m= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O> out $end
$var wire 1 M> in1 $end
$var wire 1 M> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P> out $end
$var wire 1 N> in1 $end
$var wire 1 O> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !6 out $end
$var wire 1 P> in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ~5 Out $end
$var wire 1 a= S $end
$var wire 1 n= InpA $end
$var wire 1 o= InpB $end
$var wire 1 Q> notS $end
$var wire 1 R> nand1 $end
$var wire 1 S> nand2 $end
$var wire 1 T> inputA $end
$var wire 1 U> inputB $end
$var wire 1 V> final_not $end

$scope module S_not $end
$var wire 1 Q> out $end
$var wire 1 a= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R> out $end
$var wire 1 Q> in1 $end
$var wire 1 n= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T> out $end
$var wire 1 R> in1 $end
$var wire 1 R> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S> out $end
$var wire 1 a= in1 $end
$var wire 1 o= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U> out $end
$var wire 1 S> in1 $end
$var wire 1 S> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V> out $end
$var wire 1 T> in1 $end
$var wire 1 U> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~5 out $end
$var wire 1 V> in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 }5 Out $end
$var wire 1 a= S $end
$var wire 1 p= InpA $end
$var wire 1 r= InpB $end
$var wire 1 W> notS $end
$var wire 1 X> nand1 $end
$var wire 1 Y> nand2 $end
$var wire 1 Z> inputA $end
$var wire 1 [> inputB $end
$var wire 1 \> final_not $end

$scope module S_not $end
$var wire 1 W> out $end
$var wire 1 a= in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X> out $end
$var wire 1 W> in1 $end
$var wire 1 p= in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z> out $end
$var wire 1 X> in1 $end
$var wire 1 X> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y> out $end
$var wire 1 a= in1 $end
$var wire 1 r= in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [> out $end
$var wire 1 Y> in1 $end
$var wire 1 Y> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \> out $end
$var wire 1 Z> in1 $end
$var wire 1 [> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }5 out $end
$var wire 1 \> in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 y5 Out [3] $end
$var wire 1 z5 Out [2] $end
$var wire 1 {5 Out [1] $end
$var wire 1 |5 Out [0] $end
$var wire 1 ]> S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 i5 InpA [3] $end
$var wire 1 j5 InpA [2] $end
$var wire 1 k5 InpA [1] $end
$var wire 1 l5 InpA [0] $end
$var wire 1 m5 InpB [3] $end
$var wire 1 n5 InpB [2] $end
$var wire 1 o5 InpB [1] $end
$var wire 1 p5 InpB [0] $end
$var wire 1 ^> InpC [3] $end
$var wire 1 _> InpC [2] $end
$var wire 1 `> InpC [1] $end
$var wire 1 a> InpC [0] $end
$var wire 1 b> InpD [3] $end
$var wire 1 c> InpD [2] $end
$var wire 1 d> InpD [1] $end
$var wire 1 e> InpD [0] $end
$var wire 1 f> stage1_1_bit0 $end
$var wire 1 g> stage1_2_bit0 $end
$var wire 1 h> stage1_1_bit1 $end
$var wire 1 i> stage1_2_bit1 $end
$var wire 1 j> stage1_1_bit2 $end
$var wire 1 k> stage1_2_bit2 $end
$var wire 1 l> stage1_1_bit3 $end
$var wire 1 m> stage1_2_bit4 $end
$var wire 1 n> stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 f> Out $end
$var wire 1 b2 S $end
$var wire 1 l5 InpA $end
$var wire 1 p5 InpB $end
$var wire 1 o> notS $end
$var wire 1 p> nand1 $end
$var wire 1 q> nand2 $end
$var wire 1 r> inputA $end
$var wire 1 s> inputB $end
$var wire 1 t> final_not $end

$scope module S_not $end
$var wire 1 o> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p> out $end
$var wire 1 o> in1 $end
$var wire 1 l5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r> out $end
$var wire 1 p> in1 $end
$var wire 1 p> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q> out $end
$var wire 1 b2 in1 $end
$var wire 1 p5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s> out $end
$var wire 1 q> in1 $end
$var wire 1 q> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t> out $end
$var wire 1 r> in1 $end
$var wire 1 s> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f> out $end
$var wire 1 t> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 h> Out $end
$var wire 1 b2 S $end
$var wire 1 k5 InpA $end
$var wire 1 o5 InpB $end
$var wire 1 u> notS $end
$var wire 1 v> nand1 $end
$var wire 1 w> nand2 $end
$var wire 1 x> inputA $end
$var wire 1 y> inputB $end
$var wire 1 z> final_not $end

$scope module S_not $end
$var wire 1 u> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v> out $end
$var wire 1 u> in1 $end
$var wire 1 k5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x> out $end
$var wire 1 v> in1 $end
$var wire 1 v> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w> out $end
$var wire 1 b2 in1 $end
$var wire 1 o5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y> out $end
$var wire 1 w> in1 $end
$var wire 1 w> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z> out $end
$var wire 1 x> in1 $end
$var wire 1 y> in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h> out $end
$var wire 1 z> in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 j> Out $end
$var wire 1 b2 S $end
$var wire 1 j5 InpA $end
$var wire 1 n5 InpB $end
$var wire 1 {> notS $end
$var wire 1 |> nand1 $end
$var wire 1 }> nand2 $end
$var wire 1 ~> inputA $end
$var wire 1 !? inputB $end
$var wire 1 "? final_not $end

$scope module S_not $end
$var wire 1 {> out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |> out $end
$var wire 1 {> in1 $end
$var wire 1 j5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~> out $end
$var wire 1 |> in1 $end
$var wire 1 |> in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }> out $end
$var wire 1 b2 in1 $end
$var wire 1 n5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !? out $end
$var wire 1 }> in1 $end
$var wire 1 }> in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "? out $end
$var wire 1 ~> in1 $end
$var wire 1 !? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j> out $end
$var wire 1 "? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 l> Out $end
$var wire 1 b2 S $end
$var wire 1 i5 InpA $end
$var wire 1 m5 InpB $end
$var wire 1 #? notS $end
$var wire 1 $? nand1 $end
$var wire 1 %? nand2 $end
$var wire 1 &? inputA $end
$var wire 1 '? inputB $end
$var wire 1 (? final_not $end

$scope module S_not $end
$var wire 1 #? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $? out $end
$var wire 1 #? in1 $end
$var wire 1 i5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &? out $end
$var wire 1 $? in1 $end
$var wire 1 $? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %? out $end
$var wire 1 b2 in1 $end
$var wire 1 m5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 '? out $end
$var wire 1 %? in1 $end
$var wire 1 %? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (? out $end
$var wire 1 &? in1 $end
$var wire 1 '? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l> out $end
$var wire 1 (? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 g> Out $end
$var wire 1 b2 S $end
$var wire 1 a> InpA $end
$var wire 1 e> InpB $end
$var wire 1 )? notS $end
$var wire 1 *? nand1 $end
$var wire 1 +? nand2 $end
$var wire 1 ,? inputA $end
$var wire 1 -? inputB $end
$var wire 1 .? final_not $end

$scope module S_not $end
$var wire 1 )? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *? out $end
$var wire 1 )? in1 $end
$var wire 1 a> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,? out $end
$var wire 1 *? in1 $end
$var wire 1 *? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +? out $end
$var wire 1 b2 in1 $end
$var wire 1 e> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -? out $end
$var wire 1 +? in1 $end
$var wire 1 +? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .? out $end
$var wire 1 ,? in1 $end
$var wire 1 -? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g> out $end
$var wire 1 .? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 i> Out $end
$var wire 1 b2 S $end
$var wire 1 `> InpA $end
$var wire 1 d> InpB $end
$var wire 1 /? notS $end
$var wire 1 0? nand1 $end
$var wire 1 1? nand2 $end
$var wire 1 2? inputA $end
$var wire 1 3? inputB $end
$var wire 1 4? final_not $end

$scope module S_not $end
$var wire 1 /? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0? out $end
$var wire 1 /? in1 $end
$var wire 1 `> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2? out $end
$var wire 1 0? in1 $end
$var wire 1 0? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1? out $end
$var wire 1 b2 in1 $end
$var wire 1 d> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3? out $end
$var wire 1 1? in1 $end
$var wire 1 1? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4? out $end
$var wire 1 2? in1 $end
$var wire 1 3? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i> out $end
$var wire 1 4? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 k> Out $end
$var wire 1 b2 S $end
$var wire 1 _> InpA $end
$var wire 1 c> InpB $end
$var wire 1 5? notS $end
$var wire 1 6? nand1 $end
$var wire 1 7? nand2 $end
$var wire 1 8? inputA $end
$var wire 1 9? inputB $end
$var wire 1 :? final_not $end

$scope module S_not $end
$var wire 1 5? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6? out $end
$var wire 1 5? in1 $end
$var wire 1 _> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8? out $end
$var wire 1 6? in1 $end
$var wire 1 6? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7? out $end
$var wire 1 b2 in1 $end
$var wire 1 c> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9? out $end
$var wire 1 7? in1 $end
$var wire 1 7? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :? out $end
$var wire 1 8? in1 $end
$var wire 1 9? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k> out $end
$var wire 1 :? in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 n> Out $end
$var wire 1 b2 S $end
$var wire 1 ^> InpA $end
$var wire 1 b> InpB $end
$var wire 1 ;? notS $end
$var wire 1 <? nand1 $end
$var wire 1 =? nand2 $end
$var wire 1 >? inputA $end
$var wire 1 ?? inputB $end
$var wire 1 @? final_not $end

$scope module S_not $end
$var wire 1 ;? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <? out $end
$var wire 1 ;? in1 $end
$var wire 1 ^> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >? out $end
$var wire 1 <? in1 $end
$var wire 1 <? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =? out $end
$var wire 1 b2 in1 $end
$var wire 1 b> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?? out $end
$var wire 1 =? in1 $end
$var wire 1 =? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @? out $end
$var wire 1 >? in1 $end
$var wire 1 ?? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n> out $end
$var wire 1 @? in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 |5 Out $end
$var wire 1 ]> S $end
$var wire 1 f> InpA $end
$var wire 1 g> InpB $end
$var wire 1 A? notS $end
$var wire 1 B? nand1 $end
$var wire 1 C? nand2 $end
$var wire 1 D? inputA $end
$var wire 1 E? inputB $end
$var wire 1 F? final_not $end

$scope module S_not $end
$var wire 1 A? out $end
$var wire 1 ]> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 B? out $end
$var wire 1 A? in1 $end
$var wire 1 f> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 D? out $end
$var wire 1 B? in1 $end
$var wire 1 B? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 C? out $end
$var wire 1 ]> in1 $end
$var wire 1 g> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 E? out $end
$var wire 1 C? in1 $end
$var wire 1 C? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 F? out $end
$var wire 1 D? in1 $end
$var wire 1 E? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |5 out $end
$var wire 1 F? in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 {5 Out $end
$var wire 1 ]> S $end
$var wire 1 h> InpA $end
$var wire 1 i> InpB $end
$var wire 1 G? notS $end
$var wire 1 H? nand1 $end
$var wire 1 I? nand2 $end
$var wire 1 J? inputA $end
$var wire 1 K? inputB $end
$var wire 1 L? final_not $end

$scope module S_not $end
$var wire 1 G? out $end
$var wire 1 ]> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 H? out $end
$var wire 1 G? in1 $end
$var wire 1 h> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 J? out $end
$var wire 1 H? in1 $end
$var wire 1 H? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 I? out $end
$var wire 1 ]> in1 $end
$var wire 1 i> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 K? out $end
$var wire 1 I? in1 $end
$var wire 1 I? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 L? out $end
$var wire 1 J? in1 $end
$var wire 1 K? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {5 out $end
$var wire 1 L? in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 z5 Out $end
$var wire 1 ]> S $end
$var wire 1 j> InpA $end
$var wire 1 k> InpB $end
$var wire 1 M? notS $end
$var wire 1 N? nand1 $end
$var wire 1 O? nand2 $end
$var wire 1 P? inputA $end
$var wire 1 Q? inputB $end
$var wire 1 R? final_not $end

$scope module S_not $end
$var wire 1 M? out $end
$var wire 1 ]> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 N? out $end
$var wire 1 M? in1 $end
$var wire 1 j> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 P? out $end
$var wire 1 N? in1 $end
$var wire 1 N? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 O? out $end
$var wire 1 ]> in1 $end
$var wire 1 k> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Q? out $end
$var wire 1 O? in1 $end
$var wire 1 O? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 R? out $end
$var wire 1 P? in1 $end
$var wire 1 Q? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z5 out $end
$var wire 1 R? in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 y5 Out $end
$var wire 1 ]> S $end
$var wire 1 l> InpA $end
$var wire 1 n> InpB $end
$var wire 1 S? notS $end
$var wire 1 T? nand1 $end
$var wire 1 U? nand2 $end
$var wire 1 V? inputA $end
$var wire 1 W? inputB $end
$var wire 1 X? final_not $end

$scope module S_not $end
$var wire 1 S? out $end
$var wire 1 ]> in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T? out $end
$var wire 1 S? in1 $end
$var wire 1 l> in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V? out $end
$var wire 1 T? in1 $end
$var wire 1 T? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U? out $end
$var wire 1 ]> in1 $end
$var wire 1 n> in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W? out $end
$var wire 1 U? in1 $end
$var wire 1 U? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X? out $end
$var wire 1 V? in1 $end
$var wire 1 W? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y5 out $end
$var wire 1 X? in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 u5 Out [3] $end
$var wire 1 v5 Out [2] $end
$var wire 1 w5 Out [1] $end
$var wire 1 x5 Out [0] $end
$var wire 1 Y? S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 e5 InpA [3] $end
$var wire 1 f5 InpA [2] $end
$var wire 1 g5 InpA [1] $end
$var wire 1 h5 InpA [0] $end
$var wire 1 i5 InpB [3] $end
$var wire 1 j5 InpB [2] $end
$var wire 1 k5 InpB [1] $end
$var wire 1 l5 InpB [0] $end
$var wire 1 Z? InpC [3] $end
$var wire 1 [? InpC [2] $end
$var wire 1 \? InpC [1] $end
$var wire 1 ]? InpC [0] $end
$var wire 1 ^? InpD [3] $end
$var wire 1 _? InpD [2] $end
$var wire 1 `? InpD [1] $end
$var wire 1 a? InpD [0] $end
$var wire 1 b? stage1_1_bit0 $end
$var wire 1 c? stage1_2_bit0 $end
$var wire 1 d? stage1_1_bit1 $end
$var wire 1 e? stage1_2_bit1 $end
$var wire 1 f? stage1_1_bit2 $end
$var wire 1 g? stage1_2_bit2 $end
$var wire 1 h? stage1_1_bit3 $end
$var wire 1 i? stage1_2_bit4 $end
$var wire 1 j? stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 b? Out $end
$var wire 1 b2 S $end
$var wire 1 h5 InpA $end
$var wire 1 l5 InpB $end
$var wire 1 k? notS $end
$var wire 1 l? nand1 $end
$var wire 1 m? nand2 $end
$var wire 1 n? inputA $end
$var wire 1 o? inputB $end
$var wire 1 p? final_not $end

$scope module S_not $end
$var wire 1 k? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l? out $end
$var wire 1 k? in1 $end
$var wire 1 h5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n? out $end
$var wire 1 l? in1 $end
$var wire 1 l? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m? out $end
$var wire 1 b2 in1 $end
$var wire 1 l5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o? out $end
$var wire 1 m? in1 $end
$var wire 1 m? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p? out $end
$var wire 1 n? in1 $end
$var wire 1 o? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b? out $end
$var wire 1 p? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 d? Out $end
$var wire 1 b2 S $end
$var wire 1 g5 InpA $end
$var wire 1 k5 InpB $end
$var wire 1 q? notS $end
$var wire 1 r? nand1 $end
$var wire 1 s? nand2 $end
$var wire 1 t? inputA $end
$var wire 1 u? inputB $end
$var wire 1 v? final_not $end

$scope module S_not $end
$var wire 1 q? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r? out $end
$var wire 1 q? in1 $end
$var wire 1 g5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t? out $end
$var wire 1 r? in1 $end
$var wire 1 r? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s? out $end
$var wire 1 b2 in1 $end
$var wire 1 k5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u? out $end
$var wire 1 s? in1 $end
$var wire 1 s? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v? out $end
$var wire 1 t? in1 $end
$var wire 1 u? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d? out $end
$var wire 1 v? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 f? Out $end
$var wire 1 b2 S $end
$var wire 1 f5 InpA $end
$var wire 1 j5 InpB $end
$var wire 1 w? notS $end
$var wire 1 x? nand1 $end
$var wire 1 y? nand2 $end
$var wire 1 z? inputA $end
$var wire 1 {? inputB $end
$var wire 1 |? final_not $end

$scope module S_not $end
$var wire 1 w? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x? out $end
$var wire 1 w? in1 $end
$var wire 1 f5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z? out $end
$var wire 1 x? in1 $end
$var wire 1 x? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y? out $end
$var wire 1 b2 in1 $end
$var wire 1 j5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {? out $end
$var wire 1 y? in1 $end
$var wire 1 y? in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |? out $end
$var wire 1 z? in1 $end
$var wire 1 {? in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f? out $end
$var wire 1 |? in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 h? Out $end
$var wire 1 b2 S $end
$var wire 1 e5 InpA $end
$var wire 1 i5 InpB $end
$var wire 1 }? notS $end
$var wire 1 ~? nand1 $end
$var wire 1 !@ nand2 $end
$var wire 1 "@ inputA $end
$var wire 1 #@ inputB $end
$var wire 1 $@ final_not $end

$scope module S_not $end
$var wire 1 }? out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~? out $end
$var wire 1 }? in1 $end
$var wire 1 e5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "@ out $end
$var wire 1 ~? in1 $end
$var wire 1 ~? in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !@ out $end
$var wire 1 b2 in1 $end
$var wire 1 i5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #@ out $end
$var wire 1 !@ in1 $end
$var wire 1 !@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $@ out $end
$var wire 1 "@ in1 $end
$var wire 1 #@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h? out $end
$var wire 1 $@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 c? Out $end
$var wire 1 b2 S $end
$var wire 1 ]? InpA $end
$var wire 1 a? InpB $end
$var wire 1 %@ notS $end
$var wire 1 &@ nand1 $end
$var wire 1 '@ nand2 $end
$var wire 1 (@ inputA $end
$var wire 1 )@ inputB $end
$var wire 1 *@ final_not $end

$scope module S_not $end
$var wire 1 %@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &@ out $end
$var wire 1 %@ in1 $end
$var wire 1 ]? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (@ out $end
$var wire 1 &@ in1 $end
$var wire 1 &@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 '@ out $end
$var wire 1 b2 in1 $end
$var wire 1 a? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )@ out $end
$var wire 1 '@ in1 $end
$var wire 1 '@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *@ out $end
$var wire 1 (@ in1 $end
$var wire 1 )@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c? out $end
$var wire 1 *@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 e? Out $end
$var wire 1 b2 S $end
$var wire 1 \? InpA $end
$var wire 1 `? InpB $end
$var wire 1 +@ notS $end
$var wire 1 ,@ nand1 $end
$var wire 1 -@ nand2 $end
$var wire 1 .@ inputA $end
$var wire 1 /@ inputB $end
$var wire 1 0@ final_not $end

$scope module S_not $end
$var wire 1 +@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,@ out $end
$var wire 1 +@ in1 $end
$var wire 1 \? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .@ out $end
$var wire 1 ,@ in1 $end
$var wire 1 ,@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -@ out $end
$var wire 1 b2 in1 $end
$var wire 1 `? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /@ out $end
$var wire 1 -@ in1 $end
$var wire 1 -@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0@ out $end
$var wire 1 .@ in1 $end
$var wire 1 /@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e? out $end
$var wire 1 0@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 g? Out $end
$var wire 1 b2 S $end
$var wire 1 [? InpA $end
$var wire 1 _? InpB $end
$var wire 1 1@ notS $end
$var wire 1 2@ nand1 $end
$var wire 1 3@ nand2 $end
$var wire 1 4@ inputA $end
$var wire 1 5@ inputB $end
$var wire 1 6@ final_not $end

$scope module S_not $end
$var wire 1 1@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2@ out $end
$var wire 1 1@ in1 $end
$var wire 1 [? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4@ out $end
$var wire 1 2@ in1 $end
$var wire 1 2@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3@ out $end
$var wire 1 b2 in1 $end
$var wire 1 _? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5@ out $end
$var wire 1 3@ in1 $end
$var wire 1 3@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6@ out $end
$var wire 1 4@ in1 $end
$var wire 1 5@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g? out $end
$var wire 1 6@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 j? Out $end
$var wire 1 b2 S $end
$var wire 1 Z? InpA $end
$var wire 1 ^? InpB $end
$var wire 1 7@ notS $end
$var wire 1 8@ nand1 $end
$var wire 1 9@ nand2 $end
$var wire 1 :@ inputA $end
$var wire 1 ;@ inputB $end
$var wire 1 <@ final_not $end

$scope module S_not $end
$var wire 1 7@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8@ out $end
$var wire 1 7@ in1 $end
$var wire 1 Z? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :@ out $end
$var wire 1 8@ in1 $end
$var wire 1 8@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9@ out $end
$var wire 1 b2 in1 $end
$var wire 1 ^? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;@ out $end
$var wire 1 9@ in1 $end
$var wire 1 9@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <@ out $end
$var wire 1 :@ in1 $end
$var wire 1 ;@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j? out $end
$var wire 1 <@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 x5 Out $end
$var wire 1 Y? S $end
$var wire 1 b? InpA $end
$var wire 1 c? InpB $end
$var wire 1 =@ notS $end
$var wire 1 >@ nand1 $end
$var wire 1 ?@ nand2 $end
$var wire 1 @@ inputA $end
$var wire 1 A@ inputB $end
$var wire 1 B@ final_not $end

$scope module S_not $end
$var wire 1 =@ out $end
$var wire 1 Y? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >@ out $end
$var wire 1 =@ in1 $end
$var wire 1 b? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @@ out $end
$var wire 1 >@ in1 $end
$var wire 1 >@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?@ out $end
$var wire 1 Y? in1 $end
$var wire 1 c? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 A@ out $end
$var wire 1 ?@ in1 $end
$var wire 1 ?@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 B@ out $end
$var wire 1 @@ in1 $end
$var wire 1 A@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x5 out $end
$var wire 1 B@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 w5 Out $end
$var wire 1 Y? S $end
$var wire 1 d? InpA $end
$var wire 1 e? InpB $end
$var wire 1 C@ notS $end
$var wire 1 D@ nand1 $end
$var wire 1 E@ nand2 $end
$var wire 1 F@ inputA $end
$var wire 1 G@ inputB $end
$var wire 1 H@ final_not $end

$scope module S_not $end
$var wire 1 C@ out $end
$var wire 1 Y? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 D@ out $end
$var wire 1 C@ in1 $end
$var wire 1 d? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 F@ out $end
$var wire 1 D@ in1 $end
$var wire 1 D@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 E@ out $end
$var wire 1 Y? in1 $end
$var wire 1 e? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 G@ out $end
$var wire 1 E@ in1 $end
$var wire 1 E@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 H@ out $end
$var wire 1 F@ in1 $end
$var wire 1 G@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w5 out $end
$var wire 1 H@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 v5 Out $end
$var wire 1 Y? S $end
$var wire 1 f? InpA $end
$var wire 1 g? InpB $end
$var wire 1 I@ notS $end
$var wire 1 J@ nand1 $end
$var wire 1 K@ nand2 $end
$var wire 1 L@ inputA $end
$var wire 1 M@ inputB $end
$var wire 1 N@ final_not $end

$scope module S_not $end
$var wire 1 I@ out $end
$var wire 1 Y? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 J@ out $end
$var wire 1 I@ in1 $end
$var wire 1 f? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 L@ out $end
$var wire 1 J@ in1 $end
$var wire 1 J@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 K@ out $end
$var wire 1 Y? in1 $end
$var wire 1 g? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 M@ out $end
$var wire 1 K@ in1 $end
$var wire 1 K@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 N@ out $end
$var wire 1 L@ in1 $end
$var wire 1 M@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v5 out $end
$var wire 1 N@ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 u5 Out $end
$var wire 1 Y? S $end
$var wire 1 h? InpA $end
$var wire 1 j? InpB $end
$var wire 1 O@ notS $end
$var wire 1 P@ nand1 $end
$var wire 1 Q@ nand2 $end
$var wire 1 R@ inputA $end
$var wire 1 S@ inputB $end
$var wire 1 T@ final_not $end

$scope module S_not $end
$var wire 1 O@ out $end
$var wire 1 Y? in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 P@ out $end
$var wire 1 O@ in1 $end
$var wire 1 h? in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 R@ out $end
$var wire 1 P@ in1 $end
$var wire 1 P@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Q@ out $end
$var wire 1 Y? in1 $end
$var wire 1 j? in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 S@ out $end
$var wire 1 Q@ in1 $end
$var wire 1 Q@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 T@ out $end
$var wire 1 R@ in1 $end
$var wire 1 S@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u5 out $end
$var wire 1 T@ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 q5 Out [3] $end
$var wire 1 r5 Out [2] $end
$var wire 1 s5 Out [1] $end
$var wire 1 t5 Out [0] $end
$var wire 1 U@ S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 a5 InpA [3] $end
$var wire 1 b5 InpA [2] $end
$var wire 1 c5 InpA [1] $end
$var wire 1 d5 InpA [0] $end
$var wire 1 e5 InpB [3] $end
$var wire 1 f5 InpB [2] $end
$var wire 1 g5 InpB [1] $end
$var wire 1 h5 InpB [0] $end
$var wire 1 V@ InpC [3] $end
$var wire 1 W@ InpC [2] $end
$var wire 1 X@ InpC [1] $end
$var wire 1 Y@ InpC [0] $end
$var wire 1 Z@ InpD [3] $end
$var wire 1 [@ InpD [2] $end
$var wire 1 \@ InpD [1] $end
$var wire 1 ]@ InpD [0] $end
$var wire 1 ^@ stage1_1_bit0 $end
$var wire 1 _@ stage1_2_bit0 $end
$var wire 1 `@ stage1_1_bit1 $end
$var wire 1 a@ stage1_2_bit1 $end
$var wire 1 b@ stage1_1_bit2 $end
$var wire 1 c@ stage1_2_bit2 $end
$var wire 1 d@ stage1_1_bit3 $end
$var wire 1 e@ stage1_2_bit4 $end
$var wire 1 f@ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ^@ Out $end
$var wire 1 b2 S $end
$var wire 1 d5 InpA $end
$var wire 1 h5 InpB $end
$var wire 1 g@ notS $end
$var wire 1 h@ nand1 $end
$var wire 1 i@ nand2 $end
$var wire 1 j@ inputA $end
$var wire 1 k@ inputB $end
$var wire 1 l@ final_not $end

$scope module S_not $end
$var wire 1 g@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 h@ out $end
$var wire 1 g@ in1 $end
$var wire 1 d5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 j@ out $end
$var wire 1 h@ in1 $end
$var wire 1 h@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 i@ out $end
$var wire 1 b2 in1 $end
$var wire 1 h5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 k@ out $end
$var wire 1 i@ in1 $end
$var wire 1 i@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 l@ out $end
$var wire 1 j@ in1 $end
$var wire 1 k@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^@ out $end
$var wire 1 l@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 `@ Out $end
$var wire 1 b2 S $end
$var wire 1 c5 InpA $end
$var wire 1 g5 InpB $end
$var wire 1 m@ notS $end
$var wire 1 n@ nand1 $end
$var wire 1 o@ nand2 $end
$var wire 1 p@ inputA $end
$var wire 1 q@ inputB $end
$var wire 1 r@ final_not $end

$scope module S_not $end
$var wire 1 m@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 n@ out $end
$var wire 1 m@ in1 $end
$var wire 1 c5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 p@ out $end
$var wire 1 n@ in1 $end
$var wire 1 n@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 o@ out $end
$var wire 1 b2 in1 $end
$var wire 1 g5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 q@ out $end
$var wire 1 o@ in1 $end
$var wire 1 o@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 r@ out $end
$var wire 1 p@ in1 $end
$var wire 1 q@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `@ out $end
$var wire 1 r@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 b@ Out $end
$var wire 1 b2 S $end
$var wire 1 b5 InpA $end
$var wire 1 f5 InpB $end
$var wire 1 s@ notS $end
$var wire 1 t@ nand1 $end
$var wire 1 u@ nand2 $end
$var wire 1 v@ inputA $end
$var wire 1 w@ inputB $end
$var wire 1 x@ final_not $end

$scope module S_not $end
$var wire 1 s@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 t@ out $end
$var wire 1 s@ in1 $end
$var wire 1 b5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 v@ out $end
$var wire 1 t@ in1 $end
$var wire 1 t@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 u@ out $end
$var wire 1 b2 in1 $end
$var wire 1 f5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 w@ out $end
$var wire 1 u@ in1 $end
$var wire 1 u@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 x@ out $end
$var wire 1 v@ in1 $end
$var wire 1 w@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b@ out $end
$var wire 1 x@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 d@ Out $end
$var wire 1 b2 S $end
$var wire 1 a5 InpA $end
$var wire 1 e5 InpB $end
$var wire 1 y@ notS $end
$var wire 1 z@ nand1 $end
$var wire 1 {@ nand2 $end
$var wire 1 |@ inputA $end
$var wire 1 }@ inputB $end
$var wire 1 ~@ final_not $end

$scope module S_not $end
$var wire 1 y@ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 z@ out $end
$var wire 1 y@ in1 $end
$var wire 1 a5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |@ out $end
$var wire 1 z@ in1 $end
$var wire 1 z@ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {@ out $end
$var wire 1 b2 in1 $end
$var wire 1 e5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }@ out $end
$var wire 1 {@ in1 $end
$var wire 1 {@ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~@ out $end
$var wire 1 |@ in1 $end
$var wire 1 }@ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d@ out $end
$var wire 1 ~@ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 _@ Out $end
$var wire 1 b2 S $end
$var wire 1 Y@ InpA $end
$var wire 1 ]@ InpB $end
$var wire 1 !A notS $end
$var wire 1 "A nand1 $end
$var wire 1 #A nand2 $end
$var wire 1 $A inputA $end
$var wire 1 %A inputB $end
$var wire 1 &A final_not $end

$scope module S_not $end
$var wire 1 !A out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "A out $end
$var wire 1 !A in1 $end
$var wire 1 Y@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $A out $end
$var wire 1 "A in1 $end
$var wire 1 "A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #A out $end
$var wire 1 b2 in1 $end
$var wire 1 ]@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %A out $end
$var wire 1 #A in1 $end
$var wire 1 #A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &A out $end
$var wire 1 $A in1 $end
$var wire 1 %A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _@ out $end
$var wire 1 &A in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 a@ Out $end
$var wire 1 b2 S $end
$var wire 1 X@ InpA $end
$var wire 1 \@ InpB $end
$var wire 1 'A notS $end
$var wire 1 (A nand1 $end
$var wire 1 )A nand2 $end
$var wire 1 *A inputA $end
$var wire 1 +A inputB $end
$var wire 1 ,A final_not $end

$scope module S_not $end
$var wire 1 'A out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (A out $end
$var wire 1 'A in1 $end
$var wire 1 X@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *A out $end
$var wire 1 (A in1 $end
$var wire 1 (A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )A out $end
$var wire 1 b2 in1 $end
$var wire 1 \@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +A out $end
$var wire 1 )A in1 $end
$var wire 1 )A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,A out $end
$var wire 1 *A in1 $end
$var wire 1 +A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a@ out $end
$var wire 1 ,A in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 c@ Out $end
$var wire 1 b2 S $end
$var wire 1 W@ InpA $end
$var wire 1 [@ InpB $end
$var wire 1 -A notS $end
$var wire 1 .A nand1 $end
$var wire 1 /A nand2 $end
$var wire 1 0A inputA $end
$var wire 1 1A inputB $end
$var wire 1 2A final_not $end

$scope module S_not $end
$var wire 1 -A out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .A out $end
$var wire 1 -A in1 $end
$var wire 1 W@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0A out $end
$var wire 1 .A in1 $end
$var wire 1 .A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /A out $end
$var wire 1 b2 in1 $end
$var wire 1 [@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1A out $end
$var wire 1 /A in1 $end
$var wire 1 /A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2A out $end
$var wire 1 0A in1 $end
$var wire 1 1A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c@ out $end
$var wire 1 2A in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 f@ Out $end
$var wire 1 b2 S $end
$var wire 1 V@ InpA $end
$var wire 1 Z@ InpB $end
$var wire 1 3A notS $end
$var wire 1 4A nand1 $end
$var wire 1 5A nand2 $end
$var wire 1 6A inputA $end
$var wire 1 7A inputB $end
$var wire 1 8A final_not $end

$scope module S_not $end
$var wire 1 3A out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4A out $end
$var wire 1 3A in1 $end
$var wire 1 V@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6A out $end
$var wire 1 4A in1 $end
$var wire 1 4A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5A out $end
$var wire 1 b2 in1 $end
$var wire 1 Z@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7A out $end
$var wire 1 5A in1 $end
$var wire 1 5A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8A out $end
$var wire 1 6A in1 $end
$var wire 1 7A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f@ out $end
$var wire 1 8A in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 t5 Out $end
$var wire 1 U@ S $end
$var wire 1 ^@ InpA $end
$var wire 1 _@ InpB $end
$var wire 1 9A notS $end
$var wire 1 :A nand1 $end
$var wire 1 ;A nand2 $end
$var wire 1 <A inputA $end
$var wire 1 =A inputB $end
$var wire 1 >A final_not $end

$scope module S_not $end
$var wire 1 9A out $end
$var wire 1 U@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :A out $end
$var wire 1 9A in1 $end
$var wire 1 ^@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <A out $end
$var wire 1 :A in1 $end
$var wire 1 :A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;A out $end
$var wire 1 U@ in1 $end
$var wire 1 _@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =A out $end
$var wire 1 ;A in1 $end
$var wire 1 ;A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >A out $end
$var wire 1 <A in1 $end
$var wire 1 =A in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t5 out $end
$var wire 1 >A in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 s5 Out $end
$var wire 1 U@ S $end
$var wire 1 `@ InpA $end
$var wire 1 a@ InpB $end
$var wire 1 ?A notS $end
$var wire 1 @A nand1 $end
$var wire 1 AA nand2 $end
$var wire 1 BA inputA $end
$var wire 1 CA inputB $end
$var wire 1 DA final_not $end

$scope module S_not $end
$var wire 1 ?A out $end
$var wire 1 U@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @A out $end
$var wire 1 ?A in1 $end
$var wire 1 `@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BA out $end
$var wire 1 @A in1 $end
$var wire 1 @A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AA out $end
$var wire 1 U@ in1 $end
$var wire 1 a@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CA out $end
$var wire 1 AA in1 $end
$var wire 1 AA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DA out $end
$var wire 1 BA in1 $end
$var wire 1 CA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s5 out $end
$var wire 1 DA in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 r5 Out $end
$var wire 1 U@ S $end
$var wire 1 b@ InpA $end
$var wire 1 c@ InpB $end
$var wire 1 EA notS $end
$var wire 1 FA nand1 $end
$var wire 1 GA nand2 $end
$var wire 1 HA inputA $end
$var wire 1 IA inputB $end
$var wire 1 JA final_not $end

$scope module S_not $end
$var wire 1 EA out $end
$var wire 1 U@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FA out $end
$var wire 1 EA in1 $end
$var wire 1 b@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HA out $end
$var wire 1 FA in1 $end
$var wire 1 FA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GA out $end
$var wire 1 U@ in1 $end
$var wire 1 c@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IA out $end
$var wire 1 GA in1 $end
$var wire 1 GA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JA out $end
$var wire 1 HA in1 $end
$var wire 1 IA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r5 out $end
$var wire 1 JA in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 q5 Out $end
$var wire 1 U@ S $end
$var wire 1 d@ InpA $end
$var wire 1 f@ InpB $end
$var wire 1 KA notS $end
$var wire 1 LA nand1 $end
$var wire 1 MA nand2 $end
$var wire 1 NA inputA $end
$var wire 1 OA inputB $end
$var wire 1 PA final_not $end

$scope module S_not $end
$var wire 1 KA out $end
$var wire 1 U@ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LA out $end
$var wire 1 KA in1 $end
$var wire 1 d@ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NA out $end
$var wire 1 LA in1 $end
$var wire 1 LA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MA out $end
$var wire 1 U@ in1 $end
$var wire 1 f@ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OA out $end
$var wire 1 MA in1 $end
$var wire 1 MA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PA out $end
$var wire 1 NA in1 $end
$var wire 1 OA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q5 out $end
$var wire 1 PA in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 x4 Out [3] $end
$var wire 1 y4 Out [2] $end
$var wire 1 z4 Out [1] $end
$var wire 1 {4 Out [0] $end
$var wire 1 QA S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 }5 InpA [3] $end
$var wire 1 ~5 InpA [2] $end
$var wire 1 !6 InpA [1] $end
$var wire 1 "6 InpA [0] $end
$var wire 1 u5 InpB [3] $end
$var wire 1 v5 InpB [2] $end
$var wire 1 w5 InpB [1] $end
$var wire 1 x5 InpB [0] $end
$var wire 1 RA InpC [3] $end
$var wire 1 SA InpC [2] $end
$var wire 1 TA InpC [1] $end
$var wire 1 UA InpC [0] $end
$var wire 1 VA InpD [3] $end
$var wire 1 WA InpD [2] $end
$var wire 1 XA InpD [1] $end
$var wire 1 YA InpD [0] $end
$var wire 1 ZA stage1_1_bit0 $end
$var wire 1 [A stage1_2_bit0 $end
$var wire 1 \A stage1_1_bit1 $end
$var wire 1 ]A stage1_2_bit1 $end
$var wire 1 ^A stage1_1_bit2 $end
$var wire 1 _A stage1_2_bit2 $end
$var wire 1 `A stage1_1_bit3 $end
$var wire 1 aA stage1_2_bit4 $end
$var wire 1 bA stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ZA Out $end
$var wire 1 a2 S $end
$var wire 1 "6 InpA $end
$var wire 1 x5 InpB $end
$var wire 1 cA notS $end
$var wire 1 dA nand1 $end
$var wire 1 eA nand2 $end
$var wire 1 fA inputA $end
$var wire 1 gA inputB $end
$var wire 1 hA final_not $end

$scope module S_not $end
$var wire 1 cA out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dA out $end
$var wire 1 cA in1 $end
$var wire 1 "6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fA out $end
$var wire 1 dA in1 $end
$var wire 1 dA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eA out $end
$var wire 1 a2 in1 $end
$var wire 1 x5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gA out $end
$var wire 1 eA in1 $end
$var wire 1 eA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hA out $end
$var wire 1 fA in1 $end
$var wire 1 gA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZA out $end
$var wire 1 hA in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 \A Out $end
$var wire 1 a2 S $end
$var wire 1 !6 InpA $end
$var wire 1 w5 InpB $end
$var wire 1 iA notS $end
$var wire 1 jA nand1 $end
$var wire 1 kA nand2 $end
$var wire 1 lA inputA $end
$var wire 1 mA inputB $end
$var wire 1 nA final_not $end

$scope module S_not $end
$var wire 1 iA out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jA out $end
$var wire 1 iA in1 $end
$var wire 1 !6 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lA out $end
$var wire 1 jA in1 $end
$var wire 1 jA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kA out $end
$var wire 1 a2 in1 $end
$var wire 1 w5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mA out $end
$var wire 1 kA in1 $end
$var wire 1 kA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nA out $end
$var wire 1 lA in1 $end
$var wire 1 mA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \A out $end
$var wire 1 nA in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ^A Out $end
$var wire 1 a2 S $end
$var wire 1 ~5 InpA $end
$var wire 1 v5 InpB $end
$var wire 1 oA notS $end
$var wire 1 pA nand1 $end
$var wire 1 qA nand2 $end
$var wire 1 rA inputA $end
$var wire 1 sA inputB $end
$var wire 1 tA final_not $end

$scope module S_not $end
$var wire 1 oA out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pA out $end
$var wire 1 oA in1 $end
$var wire 1 ~5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rA out $end
$var wire 1 pA in1 $end
$var wire 1 pA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qA out $end
$var wire 1 a2 in1 $end
$var wire 1 v5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sA out $end
$var wire 1 qA in1 $end
$var wire 1 qA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tA out $end
$var wire 1 rA in1 $end
$var wire 1 sA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^A out $end
$var wire 1 tA in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 `A Out $end
$var wire 1 a2 S $end
$var wire 1 }5 InpA $end
$var wire 1 u5 InpB $end
$var wire 1 uA notS $end
$var wire 1 vA nand1 $end
$var wire 1 wA nand2 $end
$var wire 1 xA inputA $end
$var wire 1 yA inputB $end
$var wire 1 zA final_not $end

$scope module S_not $end
$var wire 1 uA out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vA out $end
$var wire 1 uA in1 $end
$var wire 1 }5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xA out $end
$var wire 1 vA in1 $end
$var wire 1 vA in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wA out $end
$var wire 1 a2 in1 $end
$var wire 1 u5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yA out $end
$var wire 1 wA in1 $end
$var wire 1 wA in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zA out $end
$var wire 1 xA in1 $end
$var wire 1 yA in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `A out $end
$var wire 1 zA in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 [A Out $end
$var wire 1 a2 S $end
$var wire 1 UA InpA $end
$var wire 1 YA InpB $end
$var wire 1 {A notS $end
$var wire 1 |A nand1 $end
$var wire 1 }A nand2 $end
$var wire 1 ~A inputA $end
$var wire 1 !B inputB $end
$var wire 1 "B final_not $end

$scope module S_not $end
$var wire 1 {A out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |A out $end
$var wire 1 {A in1 $end
$var wire 1 UA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~A out $end
$var wire 1 |A in1 $end
$var wire 1 |A in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }A out $end
$var wire 1 a2 in1 $end
$var wire 1 YA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !B out $end
$var wire 1 }A in1 $end
$var wire 1 }A in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "B out $end
$var wire 1 ~A in1 $end
$var wire 1 !B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [A out $end
$var wire 1 "B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ]A Out $end
$var wire 1 a2 S $end
$var wire 1 TA InpA $end
$var wire 1 XA InpB $end
$var wire 1 #B notS $end
$var wire 1 $B nand1 $end
$var wire 1 %B nand2 $end
$var wire 1 &B inputA $end
$var wire 1 'B inputB $end
$var wire 1 (B final_not $end

$scope module S_not $end
$var wire 1 #B out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $B out $end
$var wire 1 #B in1 $end
$var wire 1 TA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &B out $end
$var wire 1 $B in1 $end
$var wire 1 $B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %B out $end
$var wire 1 a2 in1 $end
$var wire 1 XA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'B out $end
$var wire 1 %B in1 $end
$var wire 1 %B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (B out $end
$var wire 1 &B in1 $end
$var wire 1 'B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]A out $end
$var wire 1 (B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 _A Out $end
$var wire 1 a2 S $end
$var wire 1 SA InpA $end
$var wire 1 WA InpB $end
$var wire 1 )B notS $end
$var wire 1 *B nand1 $end
$var wire 1 +B nand2 $end
$var wire 1 ,B inputA $end
$var wire 1 -B inputB $end
$var wire 1 .B final_not $end

$scope module S_not $end
$var wire 1 )B out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *B out $end
$var wire 1 )B in1 $end
$var wire 1 SA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,B out $end
$var wire 1 *B in1 $end
$var wire 1 *B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +B out $end
$var wire 1 a2 in1 $end
$var wire 1 WA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -B out $end
$var wire 1 +B in1 $end
$var wire 1 +B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .B out $end
$var wire 1 ,B in1 $end
$var wire 1 -B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _A out $end
$var wire 1 .B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 bA Out $end
$var wire 1 a2 S $end
$var wire 1 RA InpA $end
$var wire 1 VA InpB $end
$var wire 1 /B notS $end
$var wire 1 0B nand1 $end
$var wire 1 1B nand2 $end
$var wire 1 2B inputA $end
$var wire 1 3B inputB $end
$var wire 1 4B final_not $end

$scope module S_not $end
$var wire 1 /B out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0B out $end
$var wire 1 /B in1 $end
$var wire 1 RA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2B out $end
$var wire 1 0B in1 $end
$var wire 1 0B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1B out $end
$var wire 1 a2 in1 $end
$var wire 1 VA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3B out $end
$var wire 1 1B in1 $end
$var wire 1 1B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4B out $end
$var wire 1 2B in1 $end
$var wire 1 3B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bA out $end
$var wire 1 4B in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 {4 Out $end
$var wire 1 QA S $end
$var wire 1 ZA InpA $end
$var wire 1 [A InpB $end
$var wire 1 5B notS $end
$var wire 1 6B nand1 $end
$var wire 1 7B nand2 $end
$var wire 1 8B inputA $end
$var wire 1 9B inputB $end
$var wire 1 :B final_not $end

$scope module S_not $end
$var wire 1 5B out $end
$var wire 1 QA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6B out $end
$var wire 1 5B in1 $end
$var wire 1 ZA in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8B out $end
$var wire 1 6B in1 $end
$var wire 1 6B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7B out $end
$var wire 1 QA in1 $end
$var wire 1 [A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9B out $end
$var wire 1 7B in1 $end
$var wire 1 7B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :B out $end
$var wire 1 8B in1 $end
$var wire 1 9B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {4 out $end
$var wire 1 :B in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 z4 Out $end
$var wire 1 QA S $end
$var wire 1 \A InpA $end
$var wire 1 ]A InpB $end
$var wire 1 ;B notS $end
$var wire 1 <B nand1 $end
$var wire 1 =B nand2 $end
$var wire 1 >B inputA $end
$var wire 1 ?B inputB $end
$var wire 1 @B final_not $end

$scope module S_not $end
$var wire 1 ;B out $end
$var wire 1 QA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <B out $end
$var wire 1 ;B in1 $end
$var wire 1 \A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >B out $end
$var wire 1 <B in1 $end
$var wire 1 <B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =B out $end
$var wire 1 QA in1 $end
$var wire 1 ]A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?B out $end
$var wire 1 =B in1 $end
$var wire 1 =B in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @B out $end
$var wire 1 >B in1 $end
$var wire 1 ?B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z4 out $end
$var wire 1 @B in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 y4 Out $end
$var wire 1 QA S $end
$var wire 1 ^A InpA $end
$var wire 1 _A InpB $end
$var wire 1 AB notS $end
$var wire 1 BB nand1 $end
$var wire 1 CB nand2 $end
$var wire 1 DB inputA $end
$var wire 1 EB inputB $end
$var wire 1 FB final_not $end

$scope module S_not $end
$var wire 1 AB out $end
$var wire 1 QA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BB out $end
$var wire 1 AB in1 $end
$var wire 1 ^A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DB out $end
$var wire 1 BB in1 $end
$var wire 1 BB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CB out $end
$var wire 1 QA in1 $end
$var wire 1 _A in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EB out $end
$var wire 1 CB in1 $end
$var wire 1 CB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FB out $end
$var wire 1 DB in1 $end
$var wire 1 EB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y4 out $end
$var wire 1 FB in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 x4 Out $end
$var wire 1 QA S $end
$var wire 1 `A InpA $end
$var wire 1 bA InpB $end
$var wire 1 GB notS $end
$var wire 1 HB nand1 $end
$var wire 1 IB nand2 $end
$var wire 1 JB inputA $end
$var wire 1 KB inputB $end
$var wire 1 LB final_not $end

$scope module S_not $end
$var wire 1 GB out $end
$var wire 1 QA in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HB out $end
$var wire 1 GB in1 $end
$var wire 1 `A in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JB out $end
$var wire 1 HB in1 $end
$var wire 1 HB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IB out $end
$var wire 1 QA in1 $end
$var wire 1 bA in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KB out $end
$var wire 1 IB in1 $end
$var wire 1 IB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LB out $end
$var wire 1 JB in1 $end
$var wire 1 KB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x4 out $end
$var wire 1 LB in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 t4 Out [3] $end
$var wire 1 u4 Out [2] $end
$var wire 1 v4 Out [1] $end
$var wire 1 w4 Out [0] $end
$var wire 1 MB S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 y5 InpA [3] $end
$var wire 1 z5 InpA [2] $end
$var wire 1 {5 InpA [1] $end
$var wire 1 |5 InpA [0] $end
$var wire 1 q5 InpB [3] $end
$var wire 1 r5 InpB [2] $end
$var wire 1 s5 InpB [1] $end
$var wire 1 t5 InpB [0] $end
$var wire 1 NB InpC [3] $end
$var wire 1 OB InpC [2] $end
$var wire 1 PB InpC [1] $end
$var wire 1 QB InpC [0] $end
$var wire 1 RB InpD [3] $end
$var wire 1 SB InpD [2] $end
$var wire 1 TB InpD [1] $end
$var wire 1 UB InpD [0] $end
$var wire 1 VB stage1_1_bit0 $end
$var wire 1 WB stage1_2_bit0 $end
$var wire 1 XB stage1_1_bit1 $end
$var wire 1 YB stage1_2_bit1 $end
$var wire 1 ZB stage1_1_bit2 $end
$var wire 1 [B stage1_2_bit2 $end
$var wire 1 \B stage1_1_bit3 $end
$var wire 1 ]B stage1_2_bit4 $end
$var wire 1 ^B stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 VB Out $end
$var wire 1 a2 S $end
$var wire 1 |5 InpA $end
$var wire 1 t5 InpB $end
$var wire 1 _B notS $end
$var wire 1 `B nand1 $end
$var wire 1 aB nand2 $end
$var wire 1 bB inputA $end
$var wire 1 cB inputB $end
$var wire 1 dB final_not $end

$scope module S_not $end
$var wire 1 _B out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `B out $end
$var wire 1 _B in1 $end
$var wire 1 |5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bB out $end
$var wire 1 `B in1 $end
$var wire 1 `B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aB out $end
$var wire 1 a2 in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cB out $end
$var wire 1 aB in1 $end
$var wire 1 aB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dB out $end
$var wire 1 bB in1 $end
$var wire 1 cB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VB out $end
$var wire 1 dB in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 XB Out $end
$var wire 1 a2 S $end
$var wire 1 {5 InpA $end
$var wire 1 s5 InpB $end
$var wire 1 eB notS $end
$var wire 1 fB nand1 $end
$var wire 1 gB nand2 $end
$var wire 1 hB inputA $end
$var wire 1 iB inputB $end
$var wire 1 jB final_not $end

$scope module S_not $end
$var wire 1 eB out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fB out $end
$var wire 1 eB in1 $end
$var wire 1 {5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hB out $end
$var wire 1 fB in1 $end
$var wire 1 fB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gB out $end
$var wire 1 a2 in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iB out $end
$var wire 1 gB in1 $end
$var wire 1 gB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jB out $end
$var wire 1 hB in1 $end
$var wire 1 iB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XB out $end
$var wire 1 jB in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ZB Out $end
$var wire 1 a2 S $end
$var wire 1 z5 InpA $end
$var wire 1 r5 InpB $end
$var wire 1 kB notS $end
$var wire 1 lB nand1 $end
$var wire 1 mB nand2 $end
$var wire 1 nB inputA $end
$var wire 1 oB inputB $end
$var wire 1 pB final_not $end

$scope module S_not $end
$var wire 1 kB out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lB out $end
$var wire 1 kB in1 $end
$var wire 1 z5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nB out $end
$var wire 1 lB in1 $end
$var wire 1 lB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mB out $end
$var wire 1 a2 in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oB out $end
$var wire 1 mB in1 $end
$var wire 1 mB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pB out $end
$var wire 1 nB in1 $end
$var wire 1 oB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZB out $end
$var wire 1 pB in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 \B Out $end
$var wire 1 a2 S $end
$var wire 1 y5 InpA $end
$var wire 1 q5 InpB $end
$var wire 1 qB notS $end
$var wire 1 rB nand1 $end
$var wire 1 sB nand2 $end
$var wire 1 tB inputA $end
$var wire 1 uB inputB $end
$var wire 1 vB final_not $end

$scope module S_not $end
$var wire 1 qB out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rB out $end
$var wire 1 qB in1 $end
$var wire 1 y5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tB out $end
$var wire 1 rB in1 $end
$var wire 1 rB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sB out $end
$var wire 1 a2 in1 $end
$var wire 1 q5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uB out $end
$var wire 1 sB in1 $end
$var wire 1 sB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vB out $end
$var wire 1 tB in1 $end
$var wire 1 uB in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \B out $end
$var wire 1 vB in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 WB Out $end
$var wire 1 a2 S $end
$var wire 1 QB InpA $end
$var wire 1 UB InpB $end
$var wire 1 wB notS $end
$var wire 1 xB nand1 $end
$var wire 1 yB nand2 $end
$var wire 1 zB inputA $end
$var wire 1 {B inputB $end
$var wire 1 |B final_not $end

$scope module S_not $end
$var wire 1 wB out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xB out $end
$var wire 1 wB in1 $end
$var wire 1 QB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zB out $end
$var wire 1 xB in1 $end
$var wire 1 xB in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yB out $end
$var wire 1 a2 in1 $end
$var wire 1 UB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {B out $end
$var wire 1 yB in1 $end
$var wire 1 yB in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |B out $end
$var wire 1 zB in1 $end
$var wire 1 {B in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WB out $end
$var wire 1 |B in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 YB Out $end
$var wire 1 a2 S $end
$var wire 1 PB InpA $end
$var wire 1 TB InpB $end
$var wire 1 }B notS $end
$var wire 1 ~B nand1 $end
$var wire 1 !C nand2 $end
$var wire 1 "C inputA $end
$var wire 1 #C inputB $end
$var wire 1 $C final_not $end

$scope module S_not $end
$var wire 1 }B out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~B out $end
$var wire 1 }B in1 $end
$var wire 1 PB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "C out $end
$var wire 1 ~B in1 $end
$var wire 1 ~B in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !C out $end
$var wire 1 a2 in1 $end
$var wire 1 TB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #C out $end
$var wire 1 !C in1 $end
$var wire 1 !C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $C out $end
$var wire 1 "C in1 $end
$var wire 1 #C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YB out $end
$var wire 1 $C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 [B Out $end
$var wire 1 a2 S $end
$var wire 1 OB InpA $end
$var wire 1 SB InpB $end
$var wire 1 %C notS $end
$var wire 1 &C nand1 $end
$var wire 1 'C nand2 $end
$var wire 1 (C inputA $end
$var wire 1 )C inputB $end
$var wire 1 *C final_not $end

$scope module S_not $end
$var wire 1 %C out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &C out $end
$var wire 1 %C in1 $end
$var wire 1 OB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (C out $end
$var wire 1 &C in1 $end
$var wire 1 &C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'C out $end
$var wire 1 a2 in1 $end
$var wire 1 SB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )C out $end
$var wire 1 'C in1 $end
$var wire 1 'C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *C out $end
$var wire 1 (C in1 $end
$var wire 1 )C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [B out $end
$var wire 1 *C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ^B Out $end
$var wire 1 a2 S $end
$var wire 1 NB InpA $end
$var wire 1 RB InpB $end
$var wire 1 +C notS $end
$var wire 1 ,C nand1 $end
$var wire 1 -C nand2 $end
$var wire 1 .C inputA $end
$var wire 1 /C inputB $end
$var wire 1 0C final_not $end

$scope module S_not $end
$var wire 1 +C out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,C out $end
$var wire 1 +C in1 $end
$var wire 1 NB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .C out $end
$var wire 1 ,C in1 $end
$var wire 1 ,C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -C out $end
$var wire 1 a2 in1 $end
$var wire 1 RB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /C out $end
$var wire 1 -C in1 $end
$var wire 1 -C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0C out $end
$var wire 1 .C in1 $end
$var wire 1 /C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^B out $end
$var wire 1 0C in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 w4 Out $end
$var wire 1 MB S $end
$var wire 1 VB InpA $end
$var wire 1 WB InpB $end
$var wire 1 1C notS $end
$var wire 1 2C nand1 $end
$var wire 1 3C nand2 $end
$var wire 1 4C inputA $end
$var wire 1 5C inputB $end
$var wire 1 6C final_not $end

$scope module S_not $end
$var wire 1 1C out $end
$var wire 1 MB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2C out $end
$var wire 1 1C in1 $end
$var wire 1 VB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4C out $end
$var wire 1 2C in1 $end
$var wire 1 2C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3C out $end
$var wire 1 MB in1 $end
$var wire 1 WB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5C out $end
$var wire 1 3C in1 $end
$var wire 1 3C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6C out $end
$var wire 1 4C in1 $end
$var wire 1 5C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w4 out $end
$var wire 1 6C in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 v4 Out $end
$var wire 1 MB S $end
$var wire 1 XB InpA $end
$var wire 1 YB InpB $end
$var wire 1 7C notS $end
$var wire 1 8C nand1 $end
$var wire 1 9C nand2 $end
$var wire 1 :C inputA $end
$var wire 1 ;C inputB $end
$var wire 1 <C final_not $end

$scope module S_not $end
$var wire 1 7C out $end
$var wire 1 MB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8C out $end
$var wire 1 7C in1 $end
$var wire 1 XB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :C out $end
$var wire 1 8C in1 $end
$var wire 1 8C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9C out $end
$var wire 1 MB in1 $end
$var wire 1 YB in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;C out $end
$var wire 1 9C in1 $end
$var wire 1 9C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <C out $end
$var wire 1 :C in1 $end
$var wire 1 ;C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v4 out $end
$var wire 1 <C in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 u4 Out $end
$var wire 1 MB S $end
$var wire 1 ZB InpA $end
$var wire 1 [B InpB $end
$var wire 1 =C notS $end
$var wire 1 >C nand1 $end
$var wire 1 ?C nand2 $end
$var wire 1 @C inputA $end
$var wire 1 AC inputB $end
$var wire 1 BC final_not $end

$scope module S_not $end
$var wire 1 =C out $end
$var wire 1 MB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >C out $end
$var wire 1 =C in1 $end
$var wire 1 ZB in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @C out $end
$var wire 1 >C in1 $end
$var wire 1 >C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?C out $end
$var wire 1 MB in1 $end
$var wire 1 [B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AC out $end
$var wire 1 ?C in1 $end
$var wire 1 ?C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BC out $end
$var wire 1 @C in1 $end
$var wire 1 AC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u4 out $end
$var wire 1 BC in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 t4 Out $end
$var wire 1 MB S $end
$var wire 1 \B InpA $end
$var wire 1 ^B InpB $end
$var wire 1 CC notS $end
$var wire 1 DC nand1 $end
$var wire 1 EC nand2 $end
$var wire 1 FC inputA $end
$var wire 1 GC inputB $end
$var wire 1 HC final_not $end

$scope module S_not $end
$var wire 1 CC out $end
$var wire 1 MB in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DC out $end
$var wire 1 CC in1 $end
$var wire 1 \B in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FC out $end
$var wire 1 DC in1 $end
$var wire 1 DC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EC out $end
$var wire 1 MB in1 $end
$var wire 1 ^B in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GC out $end
$var wire 1 EC in1 $end
$var wire 1 EC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HC out $end
$var wire 1 FC in1 $end
$var wire 1 GC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t4 out $end
$var wire 1 HC in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 p4 Out [3] $end
$var wire 1 q4 Out [2] $end
$var wire 1 r4 Out [1] $end
$var wire 1 s4 Out [0] $end
$var wire 1 IC S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 u5 InpA [3] $end
$var wire 1 v5 InpA [2] $end
$var wire 1 w5 InpA [1] $end
$var wire 1 x5 InpA [0] $end
$var wire 1 }5 InpB [3] $end
$var wire 1 ~5 InpB [2] $end
$var wire 1 !6 InpB [1] $end
$var wire 1 "6 InpB [0] $end
$var wire 1 JC InpC [3] $end
$var wire 1 KC InpC [2] $end
$var wire 1 LC InpC [1] $end
$var wire 1 MC InpC [0] $end
$var wire 1 NC InpD [3] $end
$var wire 1 OC InpD [2] $end
$var wire 1 PC InpD [1] $end
$var wire 1 QC InpD [0] $end
$var wire 1 RC stage1_1_bit0 $end
$var wire 1 SC stage1_2_bit0 $end
$var wire 1 TC stage1_1_bit1 $end
$var wire 1 UC stage1_2_bit1 $end
$var wire 1 VC stage1_1_bit2 $end
$var wire 1 WC stage1_2_bit2 $end
$var wire 1 XC stage1_1_bit3 $end
$var wire 1 YC stage1_2_bit4 $end
$var wire 1 ZC stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 RC Out $end
$var wire 1 a2 S $end
$var wire 1 x5 InpA $end
$var wire 1 "6 InpB $end
$var wire 1 [C notS $end
$var wire 1 \C nand1 $end
$var wire 1 ]C nand2 $end
$var wire 1 ^C inputA $end
$var wire 1 _C inputB $end
$var wire 1 `C final_not $end

$scope module S_not $end
$var wire 1 [C out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \C out $end
$var wire 1 [C in1 $end
$var wire 1 x5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^C out $end
$var wire 1 \C in1 $end
$var wire 1 \C in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]C out $end
$var wire 1 a2 in1 $end
$var wire 1 "6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _C out $end
$var wire 1 ]C in1 $end
$var wire 1 ]C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `C out $end
$var wire 1 ^C in1 $end
$var wire 1 _C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RC out $end
$var wire 1 `C in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 TC Out $end
$var wire 1 a2 S $end
$var wire 1 w5 InpA $end
$var wire 1 !6 InpB $end
$var wire 1 aC notS $end
$var wire 1 bC nand1 $end
$var wire 1 cC nand2 $end
$var wire 1 dC inputA $end
$var wire 1 eC inputB $end
$var wire 1 fC final_not $end

$scope module S_not $end
$var wire 1 aC out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bC out $end
$var wire 1 aC in1 $end
$var wire 1 w5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dC out $end
$var wire 1 bC in1 $end
$var wire 1 bC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cC out $end
$var wire 1 a2 in1 $end
$var wire 1 !6 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eC out $end
$var wire 1 cC in1 $end
$var wire 1 cC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fC out $end
$var wire 1 dC in1 $end
$var wire 1 eC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TC out $end
$var wire 1 fC in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 VC Out $end
$var wire 1 a2 S $end
$var wire 1 v5 InpA $end
$var wire 1 ~5 InpB $end
$var wire 1 gC notS $end
$var wire 1 hC nand1 $end
$var wire 1 iC nand2 $end
$var wire 1 jC inputA $end
$var wire 1 kC inputB $end
$var wire 1 lC final_not $end

$scope module S_not $end
$var wire 1 gC out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hC out $end
$var wire 1 gC in1 $end
$var wire 1 v5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jC out $end
$var wire 1 hC in1 $end
$var wire 1 hC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iC out $end
$var wire 1 a2 in1 $end
$var wire 1 ~5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kC out $end
$var wire 1 iC in1 $end
$var wire 1 iC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lC out $end
$var wire 1 jC in1 $end
$var wire 1 kC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VC out $end
$var wire 1 lC in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 XC Out $end
$var wire 1 a2 S $end
$var wire 1 u5 InpA $end
$var wire 1 }5 InpB $end
$var wire 1 mC notS $end
$var wire 1 nC nand1 $end
$var wire 1 oC nand2 $end
$var wire 1 pC inputA $end
$var wire 1 qC inputB $end
$var wire 1 rC final_not $end

$scope module S_not $end
$var wire 1 mC out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nC out $end
$var wire 1 mC in1 $end
$var wire 1 u5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pC out $end
$var wire 1 nC in1 $end
$var wire 1 nC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oC out $end
$var wire 1 a2 in1 $end
$var wire 1 }5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qC out $end
$var wire 1 oC in1 $end
$var wire 1 oC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rC out $end
$var wire 1 pC in1 $end
$var wire 1 qC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XC out $end
$var wire 1 rC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 SC Out $end
$var wire 1 a2 S $end
$var wire 1 MC InpA $end
$var wire 1 QC InpB $end
$var wire 1 sC notS $end
$var wire 1 tC nand1 $end
$var wire 1 uC nand2 $end
$var wire 1 vC inputA $end
$var wire 1 wC inputB $end
$var wire 1 xC final_not $end

$scope module S_not $end
$var wire 1 sC out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tC out $end
$var wire 1 sC in1 $end
$var wire 1 MC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vC out $end
$var wire 1 tC in1 $end
$var wire 1 tC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uC out $end
$var wire 1 a2 in1 $end
$var wire 1 QC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wC out $end
$var wire 1 uC in1 $end
$var wire 1 uC in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xC out $end
$var wire 1 vC in1 $end
$var wire 1 wC in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 SC out $end
$var wire 1 xC in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 UC Out $end
$var wire 1 a2 S $end
$var wire 1 LC InpA $end
$var wire 1 PC InpB $end
$var wire 1 yC notS $end
$var wire 1 zC nand1 $end
$var wire 1 {C nand2 $end
$var wire 1 |C inputA $end
$var wire 1 }C inputB $end
$var wire 1 ~C final_not $end

$scope module S_not $end
$var wire 1 yC out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zC out $end
$var wire 1 yC in1 $end
$var wire 1 LC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |C out $end
$var wire 1 zC in1 $end
$var wire 1 zC in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {C out $end
$var wire 1 a2 in1 $end
$var wire 1 PC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }C out $end
$var wire 1 {C in1 $end
$var wire 1 {C in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~C out $end
$var wire 1 |C in1 $end
$var wire 1 }C in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 UC out $end
$var wire 1 ~C in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 WC Out $end
$var wire 1 a2 S $end
$var wire 1 KC InpA $end
$var wire 1 OC InpB $end
$var wire 1 !D notS $end
$var wire 1 "D nand1 $end
$var wire 1 #D nand2 $end
$var wire 1 $D inputA $end
$var wire 1 %D inputB $end
$var wire 1 &D final_not $end

$scope module S_not $end
$var wire 1 !D out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "D out $end
$var wire 1 !D in1 $end
$var wire 1 KC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $D out $end
$var wire 1 "D in1 $end
$var wire 1 "D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #D out $end
$var wire 1 a2 in1 $end
$var wire 1 OC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %D out $end
$var wire 1 #D in1 $end
$var wire 1 #D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &D out $end
$var wire 1 $D in1 $end
$var wire 1 %D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WC out $end
$var wire 1 &D in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ZC Out $end
$var wire 1 a2 S $end
$var wire 1 JC InpA $end
$var wire 1 NC InpB $end
$var wire 1 'D notS $end
$var wire 1 (D nand1 $end
$var wire 1 )D nand2 $end
$var wire 1 *D inputA $end
$var wire 1 +D inputB $end
$var wire 1 ,D final_not $end

$scope module S_not $end
$var wire 1 'D out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (D out $end
$var wire 1 'D in1 $end
$var wire 1 JC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *D out $end
$var wire 1 (D in1 $end
$var wire 1 (D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )D out $end
$var wire 1 a2 in1 $end
$var wire 1 NC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +D out $end
$var wire 1 )D in1 $end
$var wire 1 )D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,D out $end
$var wire 1 *D in1 $end
$var wire 1 +D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZC out $end
$var wire 1 ,D in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 s4 Out $end
$var wire 1 IC S $end
$var wire 1 RC InpA $end
$var wire 1 SC InpB $end
$var wire 1 -D notS $end
$var wire 1 .D nand1 $end
$var wire 1 /D nand2 $end
$var wire 1 0D inputA $end
$var wire 1 1D inputB $end
$var wire 1 2D final_not $end

$scope module S_not $end
$var wire 1 -D out $end
$var wire 1 IC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .D out $end
$var wire 1 -D in1 $end
$var wire 1 RC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0D out $end
$var wire 1 .D in1 $end
$var wire 1 .D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /D out $end
$var wire 1 IC in1 $end
$var wire 1 SC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1D out $end
$var wire 1 /D in1 $end
$var wire 1 /D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2D out $end
$var wire 1 0D in1 $end
$var wire 1 1D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s4 out $end
$var wire 1 2D in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 r4 Out $end
$var wire 1 IC S $end
$var wire 1 TC InpA $end
$var wire 1 UC InpB $end
$var wire 1 3D notS $end
$var wire 1 4D nand1 $end
$var wire 1 5D nand2 $end
$var wire 1 6D inputA $end
$var wire 1 7D inputB $end
$var wire 1 8D final_not $end

$scope module S_not $end
$var wire 1 3D out $end
$var wire 1 IC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4D out $end
$var wire 1 3D in1 $end
$var wire 1 TC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6D out $end
$var wire 1 4D in1 $end
$var wire 1 4D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5D out $end
$var wire 1 IC in1 $end
$var wire 1 UC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7D out $end
$var wire 1 5D in1 $end
$var wire 1 5D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8D out $end
$var wire 1 6D in1 $end
$var wire 1 7D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r4 out $end
$var wire 1 8D in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 q4 Out $end
$var wire 1 IC S $end
$var wire 1 VC InpA $end
$var wire 1 WC InpB $end
$var wire 1 9D notS $end
$var wire 1 :D nand1 $end
$var wire 1 ;D nand2 $end
$var wire 1 <D inputA $end
$var wire 1 =D inputB $end
$var wire 1 >D final_not $end

$scope module S_not $end
$var wire 1 9D out $end
$var wire 1 IC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :D out $end
$var wire 1 9D in1 $end
$var wire 1 VC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <D out $end
$var wire 1 :D in1 $end
$var wire 1 :D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;D out $end
$var wire 1 IC in1 $end
$var wire 1 WC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =D out $end
$var wire 1 ;D in1 $end
$var wire 1 ;D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >D out $end
$var wire 1 <D in1 $end
$var wire 1 =D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q4 out $end
$var wire 1 >D in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 p4 Out $end
$var wire 1 IC S $end
$var wire 1 XC InpA $end
$var wire 1 ZC InpB $end
$var wire 1 ?D notS $end
$var wire 1 @D nand1 $end
$var wire 1 AD nand2 $end
$var wire 1 BD inputA $end
$var wire 1 CD inputB $end
$var wire 1 DD final_not $end

$scope module S_not $end
$var wire 1 ?D out $end
$var wire 1 IC in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @D out $end
$var wire 1 ?D in1 $end
$var wire 1 XC in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BD out $end
$var wire 1 @D in1 $end
$var wire 1 @D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AD out $end
$var wire 1 IC in1 $end
$var wire 1 ZC in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CD out $end
$var wire 1 AD in1 $end
$var wire 1 AD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DD out $end
$var wire 1 BD in1 $end
$var wire 1 CD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p4 out $end
$var wire 1 DD in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 l4 Out [3] $end
$var wire 1 m4 Out [2] $end
$var wire 1 n4 Out [1] $end
$var wire 1 o4 Out [0] $end
$var wire 1 ED S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 q5 InpA [3] $end
$var wire 1 r5 InpA [2] $end
$var wire 1 s5 InpA [1] $end
$var wire 1 t5 InpA [0] $end
$var wire 1 y5 InpB [3] $end
$var wire 1 z5 InpB [2] $end
$var wire 1 {5 InpB [1] $end
$var wire 1 |5 InpB [0] $end
$var wire 1 FD InpC [3] $end
$var wire 1 GD InpC [2] $end
$var wire 1 HD InpC [1] $end
$var wire 1 ID InpC [0] $end
$var wire 1 JD InpD [3] $end
$var wire 1 KD InpD [2] $end
$var wire 1 LD InpD [1] $end
$var wire 1 MD InpD [0] $end
$var wire 1 ND stage1_1_bit0 $end
$var wire 1 OD stage1_2_bit0 $end
$var wire 1 PD stage1_1_bit1 $end
$var wire 1 QD stage1_2_bit1 $end
$var wire 1 RD stage1_1_bit2 $end
$var wire 1 SD stage1_2_bit2 $end
$var wire 1 TD stage1_1_bit3 $end
$var wire 1 UD stage1_2_bit4 $end
$var wire 1 VD stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ND Out $end
$var wire 1 a2 S $end
$var wire 1 t5 InpA $end
$var wire 1 |5 InpB $end
$var wire 1 WD notS $end
$var wire 1 XD nand1 $end
$var wire 1 YD nand2 $end
$var wire 1 ZD inputA $end
$var wire 1 [D inputB $end
$var wire 1 \D final_not $end

$scope module S_not $end
$var wire 1 WD out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XD out $end
$var wire 1 WD in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZD out $end
$var wire 1 XD in1 $end
$var wire 1 XD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YD out $end
$var wire 1 a2 in1 $end
$var wire 1 |5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [D out $end
$var wire 1 YD in1 $end
$var wire 1 YD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \D out $end
$var wire 1 ZD in1 $end
$var wire 1 [D in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ND out $end
$var wire 1 \D in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 PD Out $end
$var wire 1 a2 S $end
$var wire 1 s5 InpA $end
$var wire 1 {5 InpB $end
$var wire 1 ]D notS $end
$var wire 1 ^D nand1 $end
$var wire 1 _D nand2 $end
$var wire 1 `D inputA $end
$var wire 1 aD inputB $end
$var wire 1 bD final_not $end

$scope module S_not $end
$var wire 1 ]D out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^D out $end
$var wire 1 ]D in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `D out $end
$var wire 1 ^D in1 $end
$var wire 1 ^D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _D out $end
$var wire 1 a2 in1 $end
$var wire 1 {5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aD out $end
$var wire 1 _D in1 $end
$var wire 1 _D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bD out $end
$var wire 1 `D in1 $end
$var wire 1 aD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 PD out $end
$var wire 1 bD in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 RD Out $end
$var wire 1 a2 S $end
$var wire 1 r5 InpA $end
$var wire 1 z5 InpB $end
$var wire 1 cD notS $end
$var wire 1 dD nand1 $end
$var wire 1 eD nand2 $end
$var wire 1 fD inputA $end
$var wire 1 gD inputB $end
$var wire 1 hD final_not $end

$scope module S_not $end
$var wire 1 cD out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dD out $end
$var wire 1 cD in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fD out $end
$var wire 1 dD in1 $end
$var wire 1 dD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eD out $end
$var wire 1 a2 in1 $end
$var wire 1 z5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gD out $end
$var wire 1 eD in1 $end
$var wire 1 eD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hD out $end
$var wire 1 fD in1 $end
$var wire 1 gD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RD out $end
$var wire 1 hD in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 TD Out $end
$var wire 1 a2 S $end
$var wire 1 q5 InpA $end
$var wire 1 y5 InpB $end
$var wire 1 iD notS $end
$var wire 1 jD nand1 $end
$var wire 1 kD nand2 $end
$var wire 1 lD inputA $end
$var wire 1 mD inputB $end
$var wire 1 nD final_not $end

$scope module S_not $end
$var wire 1 iD out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jD out $end
$var wire 1 iD in1 $end
$var wire 1 q5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lD out $end
$var wire 1 jD in1 $end
$var wire 1 jD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kD out $end
$var wire 1 a2 in1 $end
$var wire 1 y5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mD out $end
$var wire 1 kD in1 $end
$var wire 1 kD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nD out $end
$var wire 1 lD in1 $end
$var wire 1 mD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TD out $end
$var wire 1 nD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 OD Out $end
$var wire 1 a2 S $end
$var wire 1 ID InpA $end
$var wire 1 MD InpB $end
$var wire 1 oD notS $end
$var wire 1 pD nand1 $end
$var wire 1 qD nand2 $end
$var wire 1 rD inputA $end
$var wire 1 sD inputB $end
$var wire 1 tD final_not $end

$scope module S_not $end
$var wire 1 oD out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pD out $end
$var wire 1 oD in1 $end
$var wire 1 ID in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rD out $end
$var wire 1 pD in1 $end
$var wire 1 pD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qD out $end
$var wire 1 a2 in1 $end
$var wire 1 MD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sD out $end
$var wire 1 qD in1 $end
$var wire 1 qD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tD out $end
$var wire 1 rD in1 $end
$var wire 1 sD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 OD out $end
$var wire 1 tD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 QD Out $end
$var wire 1 a2 S $end
$var wire 1 HD InpA $end
$var wire 1 LD InpB $end
$var wire 1 uD notS $end
$var wire 1 vD nand1 $end
$var wire 1 wD nand2 $end
$var wire 1 xD inputA $end
$var wire 1 yD inputB $end
$var wire 1 zD final_not $end

$scope module S_not $end
$var wire 1 uD out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vD out $end
$var wire 1 uD in1 $end
$var wire 1 HD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xD out $end
$var wire 1 vD in1 $end
$var wire 1 vD in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wD out $end
$var wire 1 a2 in1 $end
$var wire 1 LD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yD out $end
$var wire 1 wD in1 $end
$var wire 1 wD in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zD out $end
$var wire 1 xD in1 $end
$var wire 1 yD in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 QD out $end
$var wire 1 zD in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 SD Out $end
$var wire 1 a2 S $end
$var wire 1 GD InpA $end
$var wire 1 KD InpB $end
$var wire 1 {D notS $end
$var wire 1 |D nand1 $end
$var wire 1 }D nand2 $end
$var wire 1 ~D inputA $end
$var wire 1 !E inputB $end
$var wire 1 "E final_not $end

$scope module S_not $end
$var wire 1 {D out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |D out $end
$var wire 1 {D in1 $end
$var wire 1 GD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~D out $end
$var wire 1 |D in1 $end
$var wire 1 |D in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }D out $end
$var wire 1 a2 in1 $end
$var wire 1 KD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !E out $end
$var wire 1 }D in1 $end
$var wire 1 }D in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "E out $end
$var wire 1 ~D in1 $end
$var wire 1 !E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 SD out $end
$var wire 1 "E in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 VD Out $end
$var wire 1 a2 S $end
$var wire 1 FD InpA $end
$var wire 1 JD InpB $end
$var wire 1 #E notS $end
$var wire 1 $E nand1 $end
$var wire 1 %E nand2 $end
$var wire 1 &E inputA $end
$var wire 1 'E inputB $end
$var wire 1 (E final_not $end

$scope module S_not $end
$var wire 1 #E out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $E out $end
$var wire 1 #E in1 $end
$var wire 1 FD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &E out $end
$var wire 1 $E in1 $end
$var wire 1 $E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %E out $end
$var wire 1 a2 in1 $end
$var wire 1 JD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'E out $end
$var wire 1 %E in1 $end
$var wire 1 %E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (E out $end
$var wire 1 &E in1 $end
$var wire 1 'E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VD out $end
$var wire 1 (E in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 o4 Out $end
$var wire 1 ED S $end
$var wire 1 ND InpA $end
$var wire 1 OD InpB $end
$var wire 1 )E notS $end
$var wire 1 *E nand1 $end
$var wire 1 +E nand2 $end
$var wire 1 ,E inputA $end
$var wire 1 -E inputB $end
$var wire 1 .E final_not $end

$scope module S_not $end
$var wire 1 )E out $end
$var wire 1 ED in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *E out $end
$var wire 1 )E in1 $end
$var wire 1 ND in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,E out $end
$var wire 1 *E in1 $end
$var wire 1 *E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +E out $end
$var wire 1 ED in1 $end
$var wire 1 OD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -E out $end
$var wire 1 +E in1 $end
$var wire 1 +E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .E out $end
$var wire 1 ,E in1 $end
$var wire 1 -E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o4 out $end
$var wire 1 .E in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 n4 Out $end
$var wire 1 ED S $end
$var wire 1 PD InpA $end
$var wire 1 QD InpB $end
$var wire 1 /E notS $end
$var wire 1 0E nand1 $end
$var wire 1 1E nand2 $end
$var wire 1 2E inputA $end
$var wire 1 3E inputB $end
$var wire 1 4E final_not $end

$scope module S_not $end
$var wire 1 /E out $end
$var wire 1 ED in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0E out $end
$var wire 1 /E in1 $end
$var wire 1 PD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2E out $end
$var wire 1 0E in1 $end
$var wire 1 0E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1E out $end
$var wire 1 ED in1 $end
$var wire 1 QD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3E out $end
$var wire 1 1E in1 $end
$var wire 1 1E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4E out $end
$var wire 1 2E in1 $end
$var wire 1 3E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n4 out $end
$var wire 1 4E in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 m4 Out $end
$var wire 1 ED S $end
$var wire 1 RD InpA $end
$var wire 1 SD InpB $end
$var wire 1 5E notS $end
$var wire 1 6E nand1 $end
$var wire 1 7E nand2 $end
$var wire 1 8E inputA $end
$var wire 1 9E inputB $end
$var wire 1 :E final_not $end

$scope module S_not $end
$var wire 1 5E out $end
$var wire 1 ED in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6E out $end
$var wire 1 5E in1 $end
$var wire 1 RD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8E out $end
$var wire 1 6E in1 $end
$var wire 1 6E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7E out $end
$var wire 1 ED in1 $end
$var wire 1 SD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9E out $end
$var wire 1 7E in1 $end
$var wire 1 7E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :E out $end
$var wire 1 8E in1 $end
$var wire 1 9E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m4 out $end
$var wire 1 :E in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 l4 Out $end
$var wire 1 ED S $end
$var wire 1 TD InpA $end
$var wire 1 VD InpB $end
$var wire 1 ;E notS $end
$var wire 1 <E nand1 $end
$var wire 1 =E nand2 $end
$var wire 1 >E inputA $end
$var wire 1 ?E inputB $end
$var wire 1 @E final_not $end

$scope module S_not $end
$var wire 1 ;E out $end
$var wire 1 ED in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <E out $end
$var wire 1 ;E in1 $end
$var wire 1 TD in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >E out $end
$var wire 1 <E in1 $end
$var wire 1 <E in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =E out $end
$var wire 1 ED in1 $end
$var wire 1 VD in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?E out $end
$var wire 1 =E in1 $end
$var wire 1 =E in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @E out $end
$var wire 1 >E in1 $end
$var wire 1 ?E in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l4 out $end
$var wire 1 @E in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_1 $end
$var parameter 32 AE OPERAND_WIDTH $end
$var parameter 32 BE SHAMT_WIDTH $end
$var parameter 32 CE NUM_OPERATIONS $end
$var wire 1 E2 in [15] $end
$var wire 1 F2 in [14] $end
$var wire 1 G2 in [13] $end
$var wire 1 H2 in [12] $end
$var wire 1 I2 in [11] $end
$var wire 1 J2 in [10] $end
$var wire 1 K2 in [9] $end
$var wire 1 L2 in [8] $end
$var wire 1 M2 in [7] $end
$var wire 1 N2 in [6] $end
$var wire 1 O2 in [5] $end
$var wire 1 P2 in [4] $end
$var wire 1 Q2 in [3] $end
$var wire 1 R2 in [2] $end
$var wire 1 S2 in [1] $end
$var wire 1 T2 in [0] $end
$var wire 1 a2 shamt [3] $end
$var wire 1 b2 shamt [2] $end
$var wire 1 c2 shamt [1] $end
$var wire 1 d2 shamt [0] $end
$var wire 1 |4 out [15] $end
$var wire 1 }4 out [14] $end
$var wire 1 ~4 out [13] $end
$var wire 1 !5 out [12] $end
$var wire 1 "5 out [11] $end
$var wire 1 #5 out [10] $end
$var wire 1 $5 out [9] $end
$var wire 1 %5 out [8] $end
$var wire 1 &5 out [7] $end
$var wire 1 '5 out [6] $end
$var wire 1 (5 out [5] $end
$var wire 1 )5 out [4] $end
$var wire 1 *5 out [3] $end
$var wire 1 +5 out [2] $end
$var wire 1 ,5 out [1] $end
$var wire 1 -5 out [0] $end
$var wire 1 DE shift1 [15] $end
$var wire 1 EE shift1 [14] $end
$var wire 1 FE shift1 [13] $end
$var wire 1 GE shift1 [12] $end
$var wire 1 HE shift1 [11] $end
$var wire 1 IE shift1 [10] $end
$var wire 1 JE shift1 [9] $end
$var wire 1 KE shift1 [8] $end
$var wire 1 LE shift1 [7] $end
$var wire 1 ME shift1 [6] $end
$var wire 1 NE shift1 [5] $end
$var wire 1 OE shift1 [4] $end
$var wire 1 PE shift1 [3] $end
$var wire 1 QE shift1 [2] $end
$var wire 1 RE shift1 [1] $end
$var wire 1 SE shift1 [0] $end
$var wire 1 TE shift2 [15] $end
$var wire 1 UE shift2 [14] $end
$var wire 1 VE shift2 [13] $end
$var wire 1 WE shift2 [12] $end
$var wire 1 XE shift2 [11] $end
$var wire 1 YE shift2 [10] $end
$var wire 1 ZE shift2 [9] $end
$var wire 1 [E shift2 [8] $end
$var wire 1 \E shift2 [7] $end
$var wire 1 ]E shift2 [6] $end
$var wire 1 ^E shift2 [5] $end
$var wire 1 _E shift2 [4] $end
$var wire 1 `E shift2 [3] $end
$var wire 1 aE shift2 [2] $end
$var wire 1 bE shift2 [1] $end
$var wire 1 cE shift2 [0] $end
$var wire 1 dE shift4 [15] $end
$var wire 1 eE shift4 [14] $end
$var wire 1 fE shift4 [13] $end
$var wire 1 gE shift4 [12] $end
$var wire 1 hE shift4 [11] $end
$var wire 1 iE shift4 [10] $end
$var wire 1 jE shift4 [9] $end
$var wire 1 kE shift4 [8] $end
$var wire 1 lE shift4 [7] $end
$var wire 1 mE shift4 [6] $end
$var wire 1 nE shift4 [5] $end
$var wire 1 oE shift4 [4] $end
$var wire 1 pE shift4 [3] $end
$var wire 1 qE shift4 [2] $end
$var wire 1 rE shift4 [1] $end
$var wire 1 sE shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 PE Out [3] $end
$var wire 1 QE Out [2] $end
$var wire 1 RE Out [1] $end
$var wire 1 SE Out [0] $end
$var wire 1 tE S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 Q2 InpA [3] $end
$var wire 1 R2 InpA [2] $end
$var wire 1 S2 InpA [1] $end
$var wire 1 T2 InpA [0] $end
$var wire 1 R2 InpB [3] $end
$var wire 1 S2 InpB [2] $end
$var wire 1 T2 InpB [1] $end
$var wire 1 uE InpB [0] $end
$var wire 1 vE InpC [3] $end
$var wire 1 wE InpC [2] $end
$var wire 1 xE InpC [1] $end
$var wire 1 yE InpC [0] $end
$var wire 1 zE InpD [3] $end
$var wire 1 {E InpD [2] $end
$var wire 1 |E InpD [1] $end
$var wire 1 }E InpD [0] $end
$var wire 1 ~E stage1_1_bit0 $end
$var wire 1 !F stage1_2_bit0 $end
$var wire 1 "F stage1_1_bit1 $end
$var wire 1 #F stage1_2_bit1 $end
$var wire 1 $F stage1_1_bit2 $end
$var wire 1 %F stage1_2_bit2 $end
$var wire 1 &F stage1_1_bit3 $end
$var wire 1 'F stage1_2_bit4 $end
$var wire 1 (F stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ~E Out $end
$var wire 1 d2 S $end
$var wire 1 T2 InpA $end
$var wire 1 uE InpB $end
$var wire 1 )F notS $end
$var wire 1 *F nand1 $end
$var wire 1 +F nand2 $end
$var wire 1 ,F inputA $end
$var wire 1 -F inputB $end
$var wire 1 .F final_not $end

$scope module S_not $end
$var wire 1 )F out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *F out $end
$var wire 1 )F in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,F out $end
$var wire 1 *F in1 $end
$var wire 1 *F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +F out $end
$var wire 1 d2 in1 $end
$var wire 1 uE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -F out $end
$var wire 1 +F in1 $end
$var wire 1 +F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .F out $end
$var wire 1 ,F in1 $end
$var wire 1 -F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~E out $end
$var wire 1 .F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 "F Out $end
$var wire 1 d2 S $end
$var wire 1 S2 InpA $end
$var wire 1 T2 InpB $end
$var wire 1 /F notS $end
$var wire 1 0F nand1 $end
$var wire 1 1F nand2 $end
$var wire 1 2F inputA $end
$var wire 1 3F inputB $end
$var wire 1 4F final_not $end

$scope module S_not $end
$var wire 1 /F out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0F out $end
$var wire 1 /F in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2F out $end
$var wire 1 0F in1 $end
$var wire 1 0F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1F out $end
$var wire 1 d2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3F out $end
$var wire 1 1F in1 $end
$var wire 1 1F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4F out $end
$var wire 1 2F in1 $end
$var wire 1 3F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "F out $end
$var wire 1 4F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 $F Out $end
$var wire 1 d2 S $end
$var wire 1 R2 InpA $end
$var wire 1 S2 InpB $end
$var wire 1 5F notS $end
$var wire 1 6F nand1 $end
$var wire 1 7F nand2 $end
$var wire 1 8F inputA $end
$var wire 1 9F inputB $end
$var wire 1 :F final_not $end

$scope module S_not $end
$var wire 1 5F out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6F out $end
$var wire 1 5F in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8F out $end
$var wire 1 6F in1 $end
$var wire 1 6F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7F out $end
$var wire 1 d2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9F out $end
$var wire 1 7F in1 $end
$var wire 1 7F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :F out $end
$var wire 1 8F in1 $end
$var wire 1 9F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $F out $end
$var wire 1 :F in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 &F Out $end
$var wire 1 d2 S $end
$var wire 1 Q2 InpA $end
$var wire 1 R2 InpB $end
$var wire 1 ;F notS $end
$var wire 1 <F nand1 $end
$var wire 1 =F nand2 $end
$var wire 1 >F inputA $end
$var wire 1 ?F inputB $end
$var wire 1 @F final_not $end

$scope module S_not $end
$var wire 1 ;F out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <F out $end
$var wire 1 ;F in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >F out $end
$var wire 1 <F in1 $end
$var wire 1 <F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =F out $end
$var wire 1 d2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?F out $end
$var wire 1 =F in1 $end
$var wire 1 =F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @F out $end
$var wire 1 >F in1 $end
$var wire 1 ?F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &F out $end
$var wire 1 @F in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 !F Out $end
$var wire 1 d2 S $end
$var wire 1 yE InpA $end
$var wire 1 }E InpB $end
$var wire 1 AF notS $end
$var wire 1 BF nand1 $end
$var wire 1 CF nand2 $end
$var wire 1 DF inputA $end
$var wire 1 EF inputB $end
$var wire 1 FF final_not $end

$scope module S_not $end
$var wire 1 AF out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BF out $end
$var wire 1 AF in1 $end
$var wire 1 yE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DF out $end
$var wire 1 BF in1 $end
$var wire 1 BF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CF out $end
$var wire 1 d2 in1 $end
$var wire 1 }E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EF out $end
$var wire 1 CF in1 $end
$var wire 1 CF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FF out $end
$var wire 1 DF in1 $end
$var wire 1 EF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !F out $end
$var wire 1 FF in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 #F Out $end
$var wire 1 d2 S $end
$var wire 1 xE InpA $end
$var wire 1 |E InpB $end
$var wire 1 GF notS $end
$var wire 1 HF nand1 $end
$var wire 1 IF nand2 $end
$var wire 1 JF inputA $end
$var wire 1 KF inputB $end
$var wire 1 LF final_not $end

$scope module S_not $end
$var wire 1 GF out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HF out $end
$var wire 1 GF in1 $end
$var wire 1 xE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JF out $end
$var wire 1 HF in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IF out $end
$var wire 1 d2 in1 $end
$var wire 1 |E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KF out $end
$var wire 1 IF in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LF out $end
$var wire 1 JF in1 $end
$var wire 1 KF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #F out $end
$var wire 1 LF in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 %F Out $end
$var wire 1 d2 S $end
$var wire 1 wE InpA $end
$var wire 1 {E InpB $end
$var wire 1 MF notS $end
$var wire 1 NF nand1 $end
$var wire 1 OF nand2 $end
$var wire 1 PF inputA $end
$var wire 1 QF inputB $end
$var wire 1 RF final_not $end

$scope module S_not $end
$var wire 1 MF out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NF out $end
$var wire 1 MF in1 $end
$var wire 1 wE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PF out $end
$var wire 1 NF in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OF out $end
$var wire 1 d2 in1 $end
$var wire 1 {E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QF out $end
$var wire 1 OF in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RF out $end
$var wire 1 PF in1 $end
$var wire 1 QF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %F out $end
$var wire 1 RF in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 (F Out $end
$var wire 1 d2 S $end
$var wire 1 vE InpA $end
$var wire 1 zE InpB $end
$var wire 1 SF notS $end
$var wire 1 TF nand1 $end
$var wire 1 UF nand2 $end
$var wire 1 VF inputA $end
$var wire 1 WF inputB $end
$var wire 1 XF final_not $end

$scope module S_not $end
$var wire 1 SF out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TF out $end
$var wire 1 SF in1 $end
$var wire 1 vE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VF out $end
$var wire 1 TF in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UF out $end
$var wire 1 d2 in1 $end
$var wire 1 zE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WF out $end
$var wire 1 UF in1 $end
$var wire 1 UF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XF out $end
$var wire 1 VF in1 $end
$var wire 1 WF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (F out $end
$var wire 1 XF in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 SE Out $end
$var wire 1 tE S $end
$var wire 1 ~E InpA $end
$var wire 1 !F InpB $end
$var wire 1 YF notS $end
$var wire 1 ZF nand1 $end
$var wire 1 [F nand2 $end
$var wire 1 \F inputA $end
$var wire 1 ]F inputB $end
$var wire 1 ^F final_not $end

$scope module S_not $end
$var wire 1 YF out $end
$var wire 1 tE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZF out $end
$var wire 1 YF in1 $end
$var wire 1 ~E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \F out $end
$var wire 1 ZF in1 $end
$var wire 1 ZF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [F out $end
$var wire 1 tE in1 $end
$var wire 1 !F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]F out $end
$var wire 1 [F in1 $end
$var wire 1 [F in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^F out $end
$var wire 1 \F in1 $end
$var wire 1 ]F in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 SE out $end
$var wire 1 ^F in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 RE Out $end
$var wire 1 tE S $end
$var wire 1 "F InpA $end
$var wire 1 #F InpB $end
$var wire 1 _F notS $end
$var wire 1 `F nand1 $end
$var wire 1 aF nand2 $end
$var wire 1 bF inputA $end
$var wire 1 cF inputB $end
$var wire 1 dF final_not $end

$scope module S_not $end
$var wire 1 _F out $end
$var wire 1 tE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `F out $end
$var wire 1 _F in1 $end
$var wire 1 "F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bF out $end
$var wire 1 `F in1 $end
$var wire 1 `F in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aF out $end
$var wire 1 tE in1 $end
$var wire 1 #F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cF out $end
$var wire 1 aF in1 $end
$var wire 1 aF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dF out $end
$var wire 1 bF in1 $end
$var wire 1 cF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RE out $end
$var wire 1 dF in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 QE Out $end
$var wire 1 tE S $end
$var wire 1 $F InpA $end
$var wire 1 %F InpB $end
$var wire 1 eF notS $end
$var wire 1 fF nand1 $end
$var wire 1 gF nand2 $end
$var wire 1 hF inputA $end
$var wire 1 iF inputB $end
$var wire 1 jF final_not $end

$scope module S_not $end
$var wire 1 eF out $end
$var wire 1 tE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fF out $end
$var wire 1 eF in1 $end
$var wire 1 $F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hF out $end
$var wire 1 fF in1 $end
$var wire 1 fF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gF out $end
$var wire 1 tE in1 $end
$var wire 1 %F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iF out $end
$var wire 1 gF in1 $end
$var wire 1 gF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jF out $end
$var wire 1 hF in1 $end
$var wire 1 iF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 QE out $end
$var wire 1 jF in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 PE Out $end
$var wire 1 tE S $end
$var wire 1 &F InpA $end
$var wire 1 (F InpB $end
$var wire 1 kF notS $end
$var wire 1 lF nand1 $end
$var wire 1 mF nand2 $end
$var wire 1 nF inputA $end
$var wire 1 oF inputB $end
$var wire 1 pF final_not $end

$scope module S_not $end
$var wire 1 kF out $end
$var wire 1 tE in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lF out $end
$var wire 1 kF in1 $end
$var wire 1 &F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nF out $end
$var wire 1 lF in1 $end
$var wire 1 lF in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mF out $end
$var wire 1 tE in1 $end
$var wire 1 (F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oF out $end
$var wire 1 mF in1 $end
$var wire 1 mF in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pF out $end
$var wire 1 nF in1 $end
$var wire 1 oF in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 PE out $end
$var wire 1 pF in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 LE Out [3] $end
$var wire 1 ME Out [2] $end
$var wire 1 NE Out [1] $end
$var wire 1 OE Out [0] $end
$var wire 1 qF S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 M2 InpA [3] $end
$var wire 1 N2 InpA [2] $end
$var wire 1 O2 InpA [1] $end
$var wire 1 P2 InpA [0] $end
$var wire 1 N2 InpB [3] $end
$var wire 1 O2 InpB [2] $end
$var wire 1 P2 InpB [1] $end
$var wire 1 Q2 InpB [0] $end
$var wire 1 rF InpC [3] $end
$var wire 1 sF InpC [2] $end
$var wire 1 tF InpC [1] $end
$var wire 1 uF InpC [0] $end
$var wire 1 vF InpD [3] $end
$var wire 1 wF InpD [2] $end
$var wire 1 xF InpD [1] $end
$var wire 1 yF InpD [0] $end
$var wire 1 zF stage1_1_bit0 $end
$var wire 1 {F stage1_2_bit0 $end
$var wire 1 |F stage1_1_bit1 $end
$var wire 1 }F stage1_2_bit1 $end
$var wire 1 ~F stage1_1_bit2 $end
$var wire 1 !G stage1_2_bit2 $end
$var wire 1 "G stage1_1_bit3 $end
$var wire 1 #G stage1_2_bit4 $end
$var wire 1 $G stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 zF Out $end
$var wire 1 d2 S $end
$var wire 1 P2 InpA $end
$var wire 1 Q2 InpB $end
$var wire 1 %G notS $end
$var wire 1 &G nand1 $end
$var wire 1 'G nand2 $end
$var wire 1 (G inputA $end
$var wire 1 )G inputB $end
$var wire 1 *G final_not $end

$scope module S_not $end
$var wire 1 %G out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &G out $end
$var wire 1 %G in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (G out $end
$var wire 1 &G in1 $end
$var wire 1 &G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'G out $end
$var wire 1 d2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )G out $end
$var wire 1 'G in1 $end
$var wire 1 'G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *G out $end
$var wire 1 (G in1 $end
$var wire 1 )G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zF out $end
$var wire 1 *G in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 |F Out $end
$var wire 1 d2 S $end
$var wire 1 O2 InpA $end
$var wire 1 P2 InpB $end
$var wire 1 +G notS $end
$var wire 1 ,G nand1 $end
$var wire 1 -G nand2 $end
$var wire 1 .G inputA $end
$var wire 1 /G inputB $end
$var wire 1 0G final_not $end

$scope module S_not $end
$var wire 1 +G out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,G out $end
$var wire 1 +G in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .G out $end
$var wire 1 ,G in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -G out $end
$var wire 1 d2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /G out $end
$var wire 1 -G in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0G out $end
$var wire 1 .G in1 $end
$var wire 1 /G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |F out $end
$var wire 1 0G in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ~F Out $end
$var wire 1 d2 S $end
$var wire 1 N2 InpA $end
$var wire 1 O2 InpB $end
$var wire 1 1G notS $end
$var wire 1 2G nand1 $end
$var wire 1 3G nand2 $end
$var wire 1 4G inputA $end
$var wire 1 5G inputB $end
$var wire 1 6G final_not $end

$scope module S_not $end
$var wire 1 1G out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2G out $end
$var wire 1 1G in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4G out $end
$var wire 1 2G in1 $end
$var wire 1 2G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3G out $end
$var wire 1 d2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5G out $end
$var wire 1 3G in1 $end
$var wire 1 3G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6G out $end
$var wire 1 4G in1 $end
$var wire 1 5G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~F out $end
$var wire 1 6G in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 "G Out $end
$var wire 1 d2 S $end
$var wire 1 M2 InpA $end
$var wire 1 N2 InpB $end
$var wire 1 7G notS $end
$var wire 1 8G nand1 $end
$var wire 1 9G nand2 $end
$var wire 1 :G inputA $end
$var wire 1 ;G inputB $end
$var wire 1 <G final_not $end

$scope module S_not $end
$var wire 1 7G out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8G out $end
$var wire 1 7G in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :G out $end
$var wire 1 8G in1 $end
$var wire 1 8G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9G out $end
$var wire 1 d2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;G out $end
$var wire 1 9G in1 $end
$var wire 1 9G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <G out $end
$var wire 1 :G in1 $end
$var wire 1 ;G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "G out $end
$var wire 1 <G in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 {F Out $end
$var wire 1 d2 S $end
$var wire 1 uF InpA $end
$var wire 1 yF InpB $end
$var wire 1 =G notS $end
$var wire 1 >G nand1 $end
$var wire 1 ?G nand2 $end
$var wire 1 @G inputA $end
$var wire 1 AG inputB $end
$var wire 1 BG final_not $end

$scope module S_not $end
$var wire 1 =G out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >G out $end
$var wire 1 =G in1 $end
$var wire 1 uF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @G out $end
$var wire 1 >G in1 $end
$var wire 1 >G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?G out $end
$var wire 1 d2 in1 $end
$var wire 1 yF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AG out $end
$var wire 1 ?G in1 $end
$var wire 1 ?G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BG out $end
$var wire 1 @G in1 $end
$var wire 1 AG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {F out $end
$var wire 1 BG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 }F Out $end
$var wire 1 d2 S $end
$var wire 1 tF InpA $end
$var wire 1 xF InpB $end
$var wire 1 CG notS $end
$var wire 1 DG nand1 $end
$var wire 1 EG nand2 $end
$var wire 1 FG inputA $end
$var wire 1 GG inputB $end
$var wire 1 HG final_not $end

$scope module S_not $end
$var wire 1 CG out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DG out $end
$var wire 1 CG in1 $end
$var wire 1 tF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FG out $end
$var wire 1 DG in1 $end
$var wire 1 DG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EG out $end
$var wire 1 d2 in1 $end
$var wire 1 xF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GG out $end
$var wire 1 EG in1 $end
$var wire 1 EG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HG out $end
$var wire 1 FG in1 $end
$var wire 1 GG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }F out $end
$var wire 1 HG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 !G Out $end
$var wire 1 d2 S $end
$var wire 1 sF InpA $end
$var wire 1 wF InpB $end
$var wire 1 IG notS $end
$var wire 1 JG nand1 $end
$var wire 1 KG nand2 $end
$var wire 1 LG inputA $end
$var wire 1 MG inputB $end
$var wire 1 NG final_not $end

$scope module S_not $end
$var wire 1 IG out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JG out $end
$var wire 1 IG in1 $end
$var wire 1 sF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LG out $end
$var wire 1 JG in1 $end
$var wire 1 JG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KG out $end
$var wire 1 d2 in1 $end
$var wire 1 wF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 MG out $end
$var wire 1 KG in1 $end
$var wire 1 KG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NG out $end
$var wire 1 LG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !G out $end
$var wire 1 NG in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 $G Out $end
$var wire 1 d2 S $end
$var wire 1 rF InpA $end
$var wire 1 vF InpB $end
$var wire 1 OG notS $end
$var wire 1 PG nand1 $end
$var wire 1 QG nand2 $end
$var wire 1 RG inputA $end
$var wire 1 SG inputB $end
$var wire 1 TG final_not $end

$scope module S_not $end
$var wire 1 OG out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 PG out $end
$var wire 1 OG in1 $end
$var wire 1 rF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 RG out $end
$var wire 1 PG in1 $end
$var wire 1 PG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 QG out $end
$var wire 1 d2 in1 $end
$var wire 1 vF in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 SG out $end
$var wire 1 QG in1 $end
$var wire 1 QG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 TG out $end
$var wire 1 RG in1 $end
$var wire 1 SG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $G out $end
$var wire 1 TG in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 OE Out $end
$var wire 1 qF S $end
$var wire 1 zF InpA $end
$var wire 1 {F InpB $end
$var wire 1 UG notS $end
$var wire 1 VG nand1 $end
$var wire 1 WG nand2 $end
$var wire 1 XG inputA $end
$var wire 1 YG inputB $end
$var wire 1 ZG final_not $end

$scope module S_not $end
$var wire 1 UG out $end
$var wire 1 qF in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 VG out $end
$var wire 1 UG in1 $end
$var wire 1 zF in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 XG out $end
$var wire 1 VG in1 $end
$var wire 1 VG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 WG out $end
$var wire 1 qF in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 YG out $end
$var wire 1 WG in1 $end
$var wire 1 WG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ZG out $end
$var wire 1 XG in1 $end
$var wire 1 YG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 OE out $end
$var wire 1 ZG in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 NE Out $end
$var wire 1 qF S $end
$var wire 1 |F InpA $end
$var wire 1 }F InpB $end
$var wire 1 [G notS $end
$var wire 1 \G nand1 $end
$var wire 1 ]G nand2 $end
$var wire 1 ^G inputA $end
$var wire 1 _G inputB $end
$var wire 1 `G final_not $end

$scope module S_not $end
$var wire 1 [G out $end
$var wire 1 qF in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \G out $end
$var wire 1 [G in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^G out $end
$var wire 1 \G in1 $end
$var wire 1 \G in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]G out $end
$var wire 1 qF in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _G out $end
$var wire 1 ]G in1 $end
$var wire 1 ]G in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `G out $end
$var wire 1 ^G in1 $end
$var wire 1 _G in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 NE out $end
$var wire 1 `G in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ME Out $end
$var wire 1 qF S $end
$var wire 1 ~F InpA $end
$var wire 1 !G InpB $end
$var wire 1 aG notS $end
$var wire 1 bG nand1 $end
$var wire 1 cG nand2 $end
$var wire 1 dG inputA $end
$var wire 1 eG inputB $end
$var wire 1 fG final_not $end

$scope module S_not $end
$var wire 1 aG out $end
$var wire 1 qF in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bG out $end
$var wire 1 aG in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dG out $end
$var wire 1 bG in1 $end
$var wire 1 bG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cG out $end
$var wire 1 qF in1 $end
$var wire 1 !G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eG out $end
$var wire 1 cG in1 $end
$var wire 1 cG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fG out $end
$var wire 1 dG in1 $end
$var wire 1 eG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ME out $end
$var wire 1 fG in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 LE Out $end
$var wire 1 qF S $end
$var wire 1 "G InpA $end
$var wire 1 $G InpB $end
$var wire 1 gG notS $end
$var wire 1 hG nand1 $end
$var wire 1 iG nand2 $end
$var wire 1 jG inputA $end
$var wire 1 kG inputB $end
$var wire 1 lG final_not $end

$scope module S_not $end
$var wire 1 gG out $end
$var wire 1 qF in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hG out $end
$var wire 1 gG in1 $end
$var wire 1 "G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jG out $end
$var wire 1 hG in1 $end
$var wire 1 hG in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iG out $end
$var wire 1 qF in1 $end
$var wire 1 $G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kG out $end
$var wire 1 iG in1 $end
$var wire 1 iG in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lG out $end
$var wire 1 jG in1 $end
$var wire 1 kG in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 LE out $end
$var wire 1 lG in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 HE Out [3] $end
$var wire 1 IE Out [2] $end
$var wire 1 JE Out [1] $end
$var wire 1 KE Out [0] $end
$var wire 1 mG S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 I2 InpA [3] $end
$var wire 1 J2 InpA [2] $end
$var wire 1 K2 InpA [1] $end
$var wire 1 L2 InpA [0] $end
$var wire 1 J2 InpB [3] $end
$var wire 1 K2 InpB [2] $end
$var wire 1 L2 InpB [1] $end
$var wire 1 M2 InpB [0] $end
$var wire 1 nG InpC [3] $end
$var wire 1 oG InpC [2] $end
$var wire 1 pG InpC [1] $end
$var wire 1 qG InpC [0] $end
$var wire 1 rG InpD [3] $end
$var wire 1 sG InpD [2] $end
$var wire 1 tG InpD [1] $end
$var wire 1 uG InpD [0] $end
$var wire 1 vG stage1_1_bit0 $end
$var wire 1 wG stage1_2_bit0 $end
$var wire 1 xG stage1_1_bit1 $end
$var wire 1 yG stage1_2_bit1 $end
$var wire 1 zG stage1_1_bit2 $end
$var wire 1 {G stage1_2_bit2 $end
$var wire 1 |G stage1_1_bit3 $end
$var wire 1 }G stage1_2_bit4 $end
$var wire 1 ~G stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 vG Out $end
$var wire 1 d2 S $end
$var wire 1 L2 InpA $end
$var wire 1 M2 InpB $end
$var wire 1 !H notS $end
$var wire 1 "H nand1 $end
$var wire 1 #H nand2 $end
$var wire 1 $H inputA $end
$var wire 1 %H inputB $end
$var wire 1 &H final_not $end

$scope module S_not $end
$var wire 1 !H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "H out $end
$var wire 1 !H in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $H out $end
$var wire 1 "H in1 $end
$var wire 1 "H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #H out $end
$var wire 1 d2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %H out $end
$var wire 1 #H in1 $end
$var wire 1 #H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &H out $end
$var wire 1 $H in1 $end
$var wire 1 %H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vG out $end
$var wire 1 &H in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 xG Out $end
$var wire 1 d2 S $end
$var wire 1 K2 InpA $end
$var wire 1 L2 InpB $end
$var wire 1 'H notS $end
$var wire 1 (H nand1 $end
$var wire 1 )H nand2 $end
$var wire 1 *H inputA $end
$var wire 1 +H inputB $end
$var wire 1 ,H final_not $end

$scope module S_not $end
$var wire 1 'H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (H out $end
$var wire 1 'H in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *H out $end
$var wire 1 (H in1 $end
$var wire 1 (H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )H out $end
$var wire 1 d2 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +H out $end
$var wire 1 )H in1 $end
$var wire 1 )H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,H out $end
$var wire 1 *H in1 $end
$var wire 1 +H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xG out $end
$var wire 1 ,H in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 zG Out $end
$var wire 1 d2 S $end
$var wire 1 J2 InpA $end
$var wire 1 K2 InpB $end
$var wire 1 -H notS $end
$var wire 1 .H nand1 $end
$var wire 1 /H nand2 $end
$var wire 1 0H inputA $end
$var wire 1 1H inputB $end
$var wire 1 2H final_not $end

$scope module S_not $end
$var wire 1 -H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .H out $end
$var wire 1 -H in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0H out $end
$var wire 1 .H in1 $end
$var wire 1 .H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /H out $end
$var wire 1 d2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1H out $end
$var wire 1 /H in1 $end
$var wire 1 /H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2H out $end
$var wire 1 0H in1 $end
$var wire 1 1H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zG out $end
$var wire 1 2H in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 |G Out $end
$var wire 1 d2 S $end
$var wire 1 I2 InpA $end
$var wire 1 J2 InpB $end
$var wire 1 3H notS $end
$var wire 1 4H nand1 $end
$var wire 1 5H nand2 $end
$var wire 1 6H inputA $end
$var wire 1 7H inputB $end
$var wire 1 8H final_not $end

$scope module S_not $end
$var wire 1 3H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4H out $end
$var wire 1 3H in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6H out $end
$var wire 1 4H in1 $end
$var wire 1 4H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5H out $end
$var wire 1 d2 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7H out $end
$var wire 1 5H in1 $end
$var wire 1 5H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8H out $end
$var wire 1 6H in1 $end
$var wire 1 7H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |G out $end
$var wire 1 8H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 wG Out $end
$var wire 1 d2 S $end
$var wire 1 qG InpA $end
$var wire 1 uG InpB $end
$var wire 1 9H notS $end
$var wire 1 :H nand1 $end
$var wire 1 ;H nand2 $end
$var wire 1 <H inputA $end
$var wire 1 =H inputB $end
$var wire 1 >H final_not $end

$scope module S_not $end
$var wire 1 9H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :H out $end
$var wire 1 9H in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <H out $end
$var wire 1 :H in1 $end
$var wire 1 :H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;H out $end
$var wire 1 d2 in1 $end
$var wire 1 uG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =H out $end
$var wire 1 ;H in1 $end
$var wire 1 ;H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >H out $end
$var wire 1 <H in1 $end
$var wire 1 =H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wG out $end
$var wire 1 >H in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 yG Out $end
$var wire 1 d2 S $end
$var wire 1 pG InpA $end
$var wire 1 tG InpB $end
$var wire 1 ?H notS $end
$var wire 1 @H nand1 $end
$var wire 1 AH nand2 $end
$var wire 1 BH inputA $end
$var wire 1 CH inputB $end
$var wire 1 DH final_not $end

$scope module S_not $end
$var wire 1 ?H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @H out $end
$var wire 1 ?H in1 $end
$var wire 1 pG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BH out $end
$var wire 1 @H in1 $end
$var wire 1 @H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AH out $end
$var wire 1 d2 in1 $end
$var wire 1 tG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CH out $end
$var wire 1 AH in1 $end
$var wire 1 AH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DH out $end
$var wire 1 BH in1 $end
$var wire 1 CH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yG out $end
$var wire 1 DH in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 {G Out $end
$var wire 1 d2 S $end
$var wire 1 oG InpA $end
$var wire 1 sG InpB $end
$var wire 1 EH notS $end
$var wire 1 FH nand1 $end
$var wire 1 GH nand2 $end
$var wire 1 HH inputA $end
$var wire 1 IH inputB $end
$var wire 1 JH final_not $end

$scope module S_not $end
$var wire 1 EH out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FH out $end
$var wire 1 EH in1 $end
$var wire 1 oG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HH out $end
$var wire 1 FH in1 $end
$var wire 1 FH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GH out $end
$var wire 1 d2 in1 $end
$var wire 1 sG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IH out $end
$var wire 1 GH in1 $end
$var wire 1 GH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JH out $end
$var wire 1 HH in1 $end
$var wire 1 IH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {G out $end
$var wire 1 JH in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ~G Out $end
$var wire 1 d2 S $end
$var wire 1 nG InpA $end
$var wire 1 rG InpB $end
$var wire 1 KH notS $end
$var wire 1 LH nand1 $end
$var wire 1 MH nand2 $end
$var wire 1 NH inputA $end
$var wire 1 OH inputB $end
$var wire 1 PH final_not $end

$scope module S_not $end
$var wire 1 KH out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LH out $end
$var wire 1 KH in1 $end
$var wire 1 nG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NH out $end
$var wire 1 LH in1 $end
$var wire 1 LH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MH out $end
$var wire 1 d2 in1 $end
$var wire 1 rG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OH out $end
$var wire 1 MH in1 $end
$var wire 1 MH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PH out $end
$var wire 1 NH in1 $end
$var wire 1 OH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~G out $end
$var wire 1 PH in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 KE Out $end
$var wire 1 mG S $end
$var wire 1 vG InpA $end
$var wire 1 wG InpB $end
$var wire 1 QH notS $end
$var wire 1 RH nand1 $end
$var wire 1 SH nand2 $end
$var wire 1 TH inputA $end
$var wire 1 UH inputB $end
$var wire 1 VH final_not $end

$scope module S_not $end
$var wire 1 QH out $end
$var wire 1 mG in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RH out $end
$var wire 1 QH in1 $end
$var wire 1 vG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TH out $end
$var wire 1 RH in1 $end
$var wire 1 RH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SH out $end
$var wire 1 mG in1 $end
$var wire 1 wG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UH out $end
$var wire 1 SH in1 $end
$var wire 1 SH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VH out $end
$var wire 1 TH in1 $end
$var wire 1 UH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 KE out $end
$var wire 1 VH in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 JE Out $end
$var wire 1 mG S $end
$var wire 1 xG InpA $end
$var wire 1 yG InpB $end
$var wire 1 WH notS $end
$var wire 1 XH nand1 $end
$var wire 1 YH nand2 $end
$var wire 1 ZH inputA $end
$var wire 1 [H inputB $end
$var wire 1 \H final_not $end

$scope module S_not $end
$var wire 1 WH out $end
$var wire 1 mG in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XH out $end
$var wire 1 WH in1 $end
$var wire 1 xG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZH out $end
$var wire 1 XH in1 $end
$var wire 1 XH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YH out $end
$var wire 1 mG in1 $end
$var wire 1 yG in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [H out $end
$var wire 1 YH in1 $end
$var wire 1 YH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \H out $end
$var wire 1 ZH in1 $end
$var wire 1 [H in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 JE out $end
$var wire 1 \H in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 IE Out $end
$var wire 1 mG S $end
$var wire 1 zG InpA $end
$var wire 1 {G InpB $end
$var wire 1 ]H notS $end
$var wire 1 ^H nand1 $end
$var wire 1 _H nand2 $end
$var wire 1 `H inputA $end
$var wire 1 aH inputB $end
$var wire 1 bH final_not $end

$scope module S_not $end
$var wire 1 ]H out $end
$var wire 1 mG in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^H out $end
$var wire 1 ]H in1 $end
$var wire 1 zG in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `H out $end
$var wire 1 ^H in1 $end
$var wire 1 ^H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _H out $end
$var wire 1 mG in1 $end
$var wire 1 {G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aH out $end
$var wire 1 _H in1 $end
$var wire 1 _H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bH out $end
$var wire 1 `H in1 $end
$var wire 1 aH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 IE out $end
$var wire 1 bH in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 HE Out $end
$var wire 1 mG S $end
$var wire 1 |G InpA $end
$var wire 1 ~G InpB $end
$var wire 1 cH notS $end
$var wire 1 dH nand1 $end
$var wire 1 eH nand2 $end
$var wire 1 fH inputA $end
$var wire 1 gH inputB $end
$var wire 1 hH final_not $end

$scope module S_not $end
$var wire 1 cH out $end
$var wire 1 mG in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dH out $end
$var wire 1 cH in1 $end
$var wire 1 |G in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fH out $end
$var wire 1 dH in1 $end
$var wire 1 dH in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eH out $end
$var wire 1 mG in1 $end
$var wire 1 ~G in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gH out $end
$var wire 1 eH in1 $end
$var wire 1 eH in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hH out $end
$var wire 1 fH in1 $end
$var wire 1 gH in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 HE out $end
$var wire 1 hH in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 DE Out [3] $end
$var wire 1 EE Out [2] $end
$var wire 1 FE Out [1] $end
$var wire 1 GE Out [0] $end
$var wire 1 iH S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 E2 InpA [3] $end
$var wire 1 F2 InpA [2] $end
$var wire 1 G2 InpA [1] $end
$var wire 1 H2 InpA [0] $end
$var wire 1 F2 InpB [3] $end
$var wire 1 G2 InpB [2] $end
$var wire 1 H2 InpB [1] $end
$var wire 1 I2 InpB [0] $end
$var wire 1 jH InpC [3] $end
$var wire 1 kH InpC [2] $end
$var wire 1 lH InpC [1] $end
$var wire 1 mH InpC [0] $end
$var wire 1 nH InpD [3] $end
$var wire 1 oH InpD [2] $end
$var wire 1 pH InpD [1] $end
$var wire 1 qH InpD [0] $end
$var wire 1 rH stage1_1_bit0 $end
$var wire 1 sH stage1_2_bit0 $end
$var wire 1 tH stage1_1_bit1 $end
$var wire 1 uH stage1_2_bit1 $end
$var wire 1 vH stage1_1_bit2 $end
$var wire 1 wH stage1_2_bit2 $end
$var wire 1 xH stage1_1_bit3 $end
$var wire 1 yH stage1_2_bit4 $end
$var wire 1 zH stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 rH Out $end
$var wire 1 d2 S $end
$var wire 1 H2 InpA $end
$var wire 1 I2 InpB $end
$var wire 1 {H notS $end
$var wire 1 |H nand1 $end
$var wire 1 }H nand2 $end
$var wire 1 ~H inputA $end
$var wire 1 !I inputB $end
$var wire 1 "I final_not $end

$scope module S_not $end
$var wire 1 {H out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |H out $end
$var wire 1 {H in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~H out $end
$var wire 1 |H in1 $end
$var wire 1 |H in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }H out $end
$var wire 1 d2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !I out $end
$var wire 1 }H in1 $end
$var wire 1 }H in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "I out $end
$var wire 1 ~H in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rH out $end
$var wire 1 "I in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 tH Out $end
$var wire 1 d2 S $end
$var wire 1 G2 InpA $end
$var wire 1 H2 InpB $end
$var wire 1 #I notS $end
$var wire 1 $I nand1 $end
$var wire 1 %I nand2 $end
$var wire 1 &I inputA $end
$var wire 1 'I inputB $end
$var wire 1 (I final_not $end

$scope module S_not $end
$var wire 1 #I out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $I out $end
$var wire 1 #I in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &I out $end
$var wire 1 $I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %I out $end
$var wire 1 d2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'I out $end
$var wire 1 %I in1 $end
$var wire 1 %I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (I out $end
$var wire 1 &I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tH out $end
$var wire 1 (I in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 vH Out $end
$var wire 1 d2 S $end
$var wire 1 F2 InpA $end
$var wire 1 G2 InpB $end
$var wire 1 )I notS $end
$var wire 1 *I nand1 $end
$var wire 1 +I nand2 $end
$var wire 1 ,I inputA $end
$var wire 1 -I inputB $end
$var wire 1 .I final_not $end

$scope module S_not $end
$var wire 1 )I out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *I out $end
$var wire 1 )I in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,I out $end
$var wire 1 *I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +I out $end
$var wire 1 d2 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -I out $end
$var wire 1 +I in1 $end
$var wire 1 +I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .I out $end
$var wire 1 ,I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vH out $end
$var wire 1 .I in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 xH Out $end
$var wire 1 d2 S $end
$var wire 1 E2 InpA $end
$var wire 1 F2 InpB $end
$var wire 1 /I notS $end
$var wire 1 0I nand1 $end
$var wire 1 1I nand2 $end
$var wire 1 2I inputA $end
$var wire 1 3I inputB $end
$var wire 1 4I final_not $end

$scope module S_not $end
$var wire 1 /I out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0I out $end
$var wire 1 /I in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2I out $end
$var wire 1 0I in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1I out $end
$var wire 1 d2 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3I out $end
$var wire 1 1I in1 $end
$var wire 1 1I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4I out $end
$var wire 1 2I in1 $end
$var wire 1 3I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xH out $end
$var wire 1 4I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 sH Out $end
$var wire 1 d2 S $end
$var wire 1 mH InpA $end
$var wire 1 qH InpB $end
$var wire 1 5I notS $end
$var wire 1 6I nand1 $end
$var wire 1 7I nand2 $end
$var wire 1 8I inputA $end
$var wire 1 9I inputB $end
$var wire 1 :I final_not $end

$scope module S_not $end
$var wire 1 5I out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6I out $end
$var wire 1 5I in1 $end
$var wire 1 mH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8I out $end
$var wire 1 6I in1 $end
$var wire 1 6I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7I out $end
$var wire 1 d2 in1 $end
$var wire 1 qH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9I out $end
$var wire 1 7I in1 $end
$var wire 1 7I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :I out $end
$var wire 1 8I in1 $end
$var wire 1 9I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sH out $end
$var wire 1 :I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 uH Out $end
$var wire 1 d2 S $end
$var wire 1 lH InpA $end
$var wire 1 pH InpB $end
$var wire 1 ;I notS $end
$var wire 1 <I nand1 $end
$var wire 1 =I nand2 $end
$var wire 1 >I inputA $end
$var wire 1 ?I inputB $end
$var wire 1 @I final_not $end

$scope module S_not $end
$var wire 1 ;I out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <I out $end
$var wire 1 ;I in1 $end
$var wire 1 lH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >I out $end
$var wire 1 <I in1 $end
$var wire 1 <I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =I out $end
$var wire 1 d2 in1 $end
$var wire 1 pH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?I out $end
$var wire 1 =I in1 $end
$var wire 1 =I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @I out $end
$var wire 1 >I in1 $end
$var wire 1 ?I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uH out $end
$var wire 1 @I in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 wH Out $end
$var wire 1 d2 S $end
$var wire 1 kH InpA $end
$var wire 1 oH InpB $end
$var wire 1 AI notS $end
$var wire 1 BI nand1 $end
$var wire 1 CI nand2 $end
$var wire 1 DI inputA $end
$var wire 1 EI inputB $end
$var wire 1 FI final_not $end

$scope module S_not $end
$var wire 1 AI out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BI out $end
$var wire 1 AI in1 $end
$var wire 1 kH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DI out $end
$var wire 1 BI in1 $end
$var wire 1 BI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CI out $end
$var wire 1 d2 in1 $end
$var wire 1 oH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EI out $end
$var wire 1 CI in1 $end
$var wire 1 CI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FI out $end
$var wire 1 DI in1 $end
$var wire 1 EI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wH out $end
$var wire 1 FI in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 zH Out $end
$var wire 1 d2 S $end
$var wire 1 jH InpA $end
$var wire 1 nH InpB $end
$var wire 1 GI notS $end
$var wire 1 HI nand1 $end
$var wire 1 II nand2 $end
$var wire 1 JI inputA $end
$var wire 1 KI inputB $end
$var wire 1 LI final_not $end

$scope module S_not $end
$var wire 1 GI out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HI out $end
$var wire 1 GI in1 $end
$var wire 1 jH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JI out $end
$var wire 1 HI in1 $end
$var wire 1 HI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 II out $end
$var wire 1 d2 in1 $end
$var wire 1 nH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KI out $end
$var wire 1 II in1 $end
$var wire 1 II in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LI out $end
$var wire 1 JI in1 $end
$var wire 1 KI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zH out $end
$var wire 1 LI in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 GE Out $end
$var wire 1 iH S $end
$var wire 1 rH InpA $end
$var wire 1 sH InpB $end
$var wire 1 MI notS $end
$var wire 1 NI nand1 $end
$var wire 1 OI nand2 $end
$var wire 1 PI inputA $end
$var wire 1 QI inputB $end
$var wire 1 RI final_not $end

$scope module S_not $end
$var wire 1 MI out $end
$var wire 1 iH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NI out $end
$var wire 1 MI in1 $end
$var wire 1 rH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PI out $end
$var wire 1 NI in1 $end
$var wire 1 NI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OI out $end
$var wire 1 iH in1 $end
$var wire 1 sH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QI out $end
$var wire 1 OI in1 $end
$var wire 1 OI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RI out $end
$var wire 1 PI in1 $end
$var wire 1 QI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 GE out $end
$var wire 1 RI in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 FE Out $end
$var wire 1 iH S $end
$var wire 1 tH InpA $end
$var wire 1 uH InpB $end
$var wire 1 SI notS $end
$var wire 1 TI nand1 $end
$var wire 1 UI nand2 $end
$var wire 1 VI inputA $end
$var wire 1 WI inputB $end
$var wire 1 XI final_not $end

$scope module S_not $end
$var wire 1 SI out $end
$var wire 1 iH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TI out $end
$var wire 1 SI in1 $end
$var wire 1 tH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VI out $end
$var wire 1 TI in1 $end
$var wire 1 TI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UI out $end
$var wire 1 iH in1 $end
$var wire 1 uH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WI out $end
$var wire 1 UI in1 $end
$var wire 1 UI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XI out $end
$var wire 1 VI in1 $end
$var wire 1 WI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 FE out $end
$var wire 1 XI in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 EE Out $end
$var wire 1 iH S $end
$var wire 1 vH InpA $end
$var wire 1 wH InpB $end
$var wire 1 YI notS $end
$var wire 1 ZI nand1 $end
$var wire 1 [I nand2 $end
$var wire 1 \I inputA $end
$var wire 1 ]I inputB $end
$var wire 1 ^I final_not $end

$scope module S_not $end
$var wire 1 YI out $end
$var wire 1 iH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZI out $end
$var wire 1 YI in1 $end
$var wire 1 vH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \I out $end
$var wire 1 ZI in1 $end
$var wire 1 ZI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [I out $end
$var wire 1 iH in1 $end
$var wire 1 wH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]I out $end
$var wire 1 [I in1 $end
$var wire 1 [I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^I out $end
$var wire 1 \I in1 $end
$var wire 1 ]I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 EE out $end
$var wire 1 ^I in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 DE Out $end
$var wire 1 iH S $end
$var wire 1 xH InpA $end
$var wire 1 zH InpB $end
$var wire 1 _I notS $end
$var wire 1 `I nand1 $end
$var wire 1 aI nand2 $end
$var wire 1 bI inputA $end
$var wire 1 cI inputB $end
$var wire 1 dI final_not $end

$scope module S_not $end
$var wire 1 _I out $end
$var wire 1 iH in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `I out $end
$var wire 1 _I in1 $end
$var wire 1 xH in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bI out $end
$var wire 1 `I in1 $end
$var wire 1 `I in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aI out $end
$var wire 1 iH in1 $end
$var wire 1 zH in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cI out $end
$var wire 1 aI in1 $end
$var wire 1 aI in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dI out $end
$var wire 1 bI in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 DE out $end
$var wire 1 dI in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 `E Out [3] $end
$var wire 1 aE Out [2] $end
$var wire 1 bE Out [1] $end
$var wire 1 cE Out [0] $end
$var wire 1 eI S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 PE InpA [3] $end
$var wire 1 QE InpA [2] $end
$var wire 1 RE InpA [1] $end
$var wire 1 SE InpA [0] $end
$var wire 1 RE InpB [3] $end
$var wire 1 SE InpB [2] $end
$var wire 1 fI InpB [1] $end
$var wire 1 gI InpB [0] $end
$var wire 1 hI InpC [3] $end
$var wire 1 iI InpC [2] $end
$var wire 1 jI InpC [1] $end
$var wire 1 kI InpC [0] $end
$var wire 1 lI InpD [3] $end
$var wire 1 mI InpD [2] $end
$var wire 1 nI InpD [1] $end
$var wire 1 oI InpD [0] $end
$var wire 1 pI stage1_1_bit0 $end
$var wire 1 qI stage1_2_bit0 $end
$var wire 1 rI stage1_1_bit1 $end
$var wire 1 sI stage1_2_bit1 $end
$var wire 1 tI stage1_1_bit2 $end
$var wire 1 uI stage1_2_bit2 $end
$var wire 1 vI stage1_1_bit3 $end
$var wire 1 wI stage1_2_bit4 $end
$var wire 1 xI stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 pI Out $end
$var wire 1 c2 S $end
$var wire 1 SE InpA $end
$var wire 1 gI InpB $end
$var wire 1 yI notS $end
$var wire 1 zI nand1 $end
$var wire 1 {I nand2 $end
$var wire 1 |I inputA $end
$var wire 1 }I inputB $end
$var wire 1 ~I final_not $end

$scope module S_not $end
$var wire 1 yI out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zI out $end
$var wire 1 yI in1 $end
$var wire 1 SE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |I out $end
$var wire 1 zI in1 $end
$var wire 1 zI in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {I out $end
$var wire 1 c2 in1 $end
$var wire 1 gI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }I out $end
$var wire 1 {I in1 $end
$var wire 1 {I in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~I out $end
$var wire 1 |I in1 $end
$var wire 1 }I in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pI out $end
$var wire 1 ~I in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 rI Out $end
$var wire 1 c2 S $end
$var wire 1 RE InpA $end
$var wire 1 fI InpB $end
$var wire 1 !J notS $end
$var wire 1 "J nand1 $end
$var wire 1 #J nand2 $end
$var wire 1 $J inputA $end
$var wire 1 %J inputB $end
$var wire 1 &J final_not $end

$scope module S_not $end
$var wire 1 !J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "J out $end
$var wire 1 !J in1 $end
$var wire 1 RE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $J out $end
$var wire 1 "J in1 $end
$var wire 1 "J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #J out $end
$var wire 1 c2 in1 $end
$var wire 1 fI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %J out $end
$var wire 1 #J in1 $end
$var wire 1 #J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &J out $end
$var wire 1 $J in1 $end
$var wire 1 %J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rI out $end
$var wire 1 &J in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 tI Out $end
$var wire 1 c2 S $end
$var wire 1 QE InpA $end
$var wire 1 SE InpB $end
$var wire 1 'J notS $end
$var wire 1 (J nand1 $end
$var wire 1 )J nand2 $end
$var wire 1 *J inputA $end
$var wire 1 +J inputB $end
$var wire 1 ,J final_not $end

$scope module S_not $end
$var wire 1 'J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (J out $end
$var wire 1 'J in1 $end
$var wire 1 QE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *J out $end
$var wire 1 (J in1 $end
$var wire 1 (J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )J out $end
$var wire 1 c2 in1 $end
$var wire 1 SE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +J out $end
$var wire 1 )J in1 $end
$var wire 1 )J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,J out $end
$var wire 1 *J in1 $end
$var wire 1 +J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tI out $end
$var wire 1 ,J in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 vI Out $end
$var wire 1 c2 S $end
$var wire 1 PE InpA $end
$var wire 1 RE InpB $end
$var wire 1 -J notS $end
$var wire 1 .J nand1 $end
$var wire 1 /J nand2 $end
$var wire 1 0J inputA $end
$var wire 1 1J inputB $end
$var wire 1 2J final_not $end

$scope module S_not $end
$var wire 1 -J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .J out $end
$var wire 1 -J in1 $end
$var wire 1 PE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0J out $end
$var wire 1 .J in1 $end
$var wire 1 .J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /J out $end
$var wire 1 c2 in1 $end
$var wire 1 RE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1J out $end
$var wire 1 /J in1 $end
$var wire 1 /J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2J out $end
$var wire 1 0J in1 $end
$var wire 1 1J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vI out $end
$var wire 1 2J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 qI Out $end
$var wire 1 c2 S $end
$var wire 1 kI InpA $end
$var wire 1 oI InpB $end
$var wire 1 3J notS $end
$var wire 1 4J nand1 $end
$var wire 1 5J nand2 $end
$var wire 1 6J inputA $end
$var wire 1 7J inputB $end
$var wire 1 8J final_not $end

$scope module S_not $end
$var wire 1 3J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4J out $end
$var wire 1 3J in1 $end
$var wire 1 kI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6J out $end
$var wire 1 4J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5J out $end
$var wire 1 c2 in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7J out $end
$var wire 1 5J in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8J out $end
$var wire 1 6J in1 $end
$var wire 1 7J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qI out $end
$var wire 1 8J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 sI Out $end
$var wire 1 c2 S $end
$var wire 1 jI InpA $end
$var wire 1 nI InpB $end
$var wire 1 9J notS $end
$var wire 1 :J nand1 $end
$var wire 1 ;J nand2 $end
$var wire 1 <J inputA $end
$var wire 1 =J inputB $end
$var wire 1 >J final_not $end

$scope module S_not $end
$var wire 1 9J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :J out $end
$var wire 1 9J in1 $end
$var wire 1 jI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <J out $end
$var wire 1 :J in1 $end
$var wire 1 :J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;J out $end
$var wire 1 c2 in1 $end
$var wire 1 nI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =J out $end
$var wire 1 ;J in1 $end
$var wire 1 ;J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >J out $end
$var wire 1 <J in1 $end
$var wire 1 =J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sI out $end
$var wire 1 >J in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 uI Out $end
$var wire 1 c2 S $end
$var wire 1 iI InpA $end
$var wire 1 mI InpB $end
$var wire 1 ?J notS $end
$var wire 1 @J nand1 $end
$var wire 1 AJ nand2 $end
$var wire 1 BJ inputA $end
$var wire 1 CJ inputB $end
$var wire 1 DJ final_not $end

$scope module S_not $end
$var wire 1 ?J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @J out $end
$var wire 1 ?J in1 $end
$var wire 1 iI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BJ out $end
$var wire 1 @J in1 $end
$var wire 1 @J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AJ out $end
$var wire 1 c2 in1 $end
$var wire 1 mI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CJ out $end
$var wire 1 AJ in1 $end
$var wire 1 AJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DJ out $end
$var wire 1 BJ in1 $end
$var wire 1 CJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uI out $end
$var wire 1 DJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 xI Out $end
$var wire 1 c2 S $end
$var wire 1 hI InpA $end
$var wire 1 lI InpB $end
$var wire 1 EJ notS $end
$var wire 1 FJ nand1 $end
$var wire 1 GJ nand2 $end
$var wire 1 HJ inputA $end
$var wire 1 IJ inputB $end
$var wire 1 JJ final_not $end

$scope module S_not $end
$var wire 1 EJ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FJ out $end
$var wire 1 EJ in1 $end
$var wire 1 hI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HJ out $end
$var wire 1 FJ in1 $end
$var wire 1 FJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GJ out $end
$var wire 1 c2 in1 $end
$var wire 1 lI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IJ out $end
$var wire 1 GJ in1 $end
$var wire 1 GJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JJ out $end
$var wire 1 HJ in1 $end
$var wire 1 IJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xI out $end
$var wire 1 JJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 cE Out $end
$var wire 1 eI S $end
$var wire 1 pI InpA $end
$var wire 1 qI InpB $end
$var wire 1 KJ notS $end
$var wire 1 LJ nand1 $end
$var wire 1 MJ nand2 $end
$var wire 1 NJ inputA $end
$var wire 1 OJ inputB $end
$var wire 1 PJ final_not $end

$scope module S_not $end
$var wire 1 KJ out $end
$var wire 1 eI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LJ out $end
$var wire 1 KJ in1 $end
$var wire 1 pI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NJ out $end
$var wire 1 LJ in1 $end
$var wire 1 LJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MJ out $end
$var wire 1 eI in1 $end
$var wire 1 qI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OJ out $end
$var wire 1 MJ in1 $end
$var wire 1 MJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PJ out $end
$var wire 1 NJ in1 $end
$var wire 1 OJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cE out $end
$var wire 1 PJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 bE Out $end
$var wire 1 eI S $end
$var wire 1 rI InpA $end
$var wire 1 sI InpB $end
$var wire 1 QJ notS $end
$var wire 1 RJ nand1 $end
$var wire 1 SJ nand2 $end
$var wire 1 TJ inputA $end
$var wire 1 UJ inputB $end
$var wire 1 VJ final_not $end

$scope module S_not $end
$var wire 1 QJ out $end
$var wire 1 eI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RJ out $end
$var wire 1 QJ in1 $end
$var wire 1 rI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TJ out $end
$var wire 1 RJ in1 $end
$var wire 1 RJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SJ out $end
$var wire 1 eI in1 $end
$var wire 1 sI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UJ out $end
$var wire 1 SJ in1 $end
$var wire 1 SJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VJ out $end
$var wire 1 TJ in1 $end
$var wire 1 UJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bE out $end
$var wire 1 VJ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 aE Out $end
$var wire 1 eI S $end
$var wire 1 tI InpA $end
$var wire 1 uI InpB $end
$var wire 1 WJ notS $end
$var wire 1 XJ nand1 $end
$var wire 1 YJ nand2 $end
$var wire 1 ZJ inputA $end
$var wire 1 [J inputB $end
$var wire 1 \J final_not $end

$scope module S_not $end
$var wire 1 WJ out $end
$var wire 1 eI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 XJ out $end
$var wire 1 WJ in1 $end
$var wire 1 tI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ZJ out $end
$var wire 1 XJ in1 $end
$var wire 1 XJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 YJ out $end
$var wire 1 eI in1 $end
$var wire 1 uI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [J out $end
$var wire 1 YJ in1 $end
$var wire 1 YJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \J out $end
$var wire 1 ZJ in1 $end
$var wire 1 [J in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aE out $end
$var wire 1 \J in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 `E Out $end
$var wire 1 eI S $end
$var wire 1 vI InpA $end
$var wire 1 xI InpB $end
$var wire 1 ]J notS $end
$var wire 1 ^J nand1 $end
$var wire 1 _J nand2 $end
$var wire 1 `J inputA $end
$var wire 1 aJ inputB $end
$var wire 1 bJ final_not $end

$scope module S_not $end
$var wire 1 ]J out $end
$var wire 1 eI in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^J out $end
$var wire 1 ]J in1 $end
$var wire 1 vI in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `J out $end
$var wire 1 ^J in1 $end
$var wire 1 ^J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _J out $end
$var wire 1 eI in1 $end
$var wire 1 xI in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aJ out $end
$var wire 1 _J in1 $end
$var wire 1 _J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bJ out $end
$var wire 1 `J in1 $end
$var wire 1 aJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `E out $end
$var wire 1 bJ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 \E Out [3] $end
$var wire 1 ]E Out [2] $end
$var wire 1 ^E Out [1] $end
$var wire 1 _E Out [0] $end
$var wire 1 cJ S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 LE InpA [3] $end
$var wire 1 ME InpA [2] $end
$var wire 1 NE InpA [1] $end
$var wire 1 OE InpA [0] $end
$var wire 1 NE InpB [3] $end
$var wire 1 OE InpB [2] $end
$var wire 1 PE InpB [1] $end
$var wire 1 QE InpB [0] $end
$var wire 1 dJ InpC [3] $end
$var wire 1 eJ InpC [2] $end
$var wire 1 fJ InpC [1] $end
$var wire 1 gJ InpC [0] $end
$var wire 1 hJ InpD [3] $end
$var wire 1 iJ InpD [2] $end
$var wire 1 jJ InpD [1] $end
$var wire 1 kJ InpD [0] $end
$var wire 1 lJ stage1_1_bit0 $end
$var wire 1 mJ stage1_2_bit0 $end
$var wire 1 nJ stage1_1_bit1 $end
$var wire 1 oJ stage1_2_bit1 $end
$var wire 1 pJ stage1_1_bit2 $end
$var wire 1 qJ stage1_2_bit2 $end
$var wire 1 rJ stage1_1_bit3 $end
$var wire 1 sJ stage1_2_bit4 $end
$var wire 1 tJ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 lJ Out $end
$var wire 1 c2 S $end
$var wire 1 OE InpA $end
$var wire 1 QE InpB $end
$var wire 1 uJ notS $end
$var wire 1 vJ nand1 $end
$var wire 1 wJ nand2 $end
$var wire 1 xJ inputA $end
$var wire 1 yJ inputB $end
$var wire 1 zJ final_not $end

$scope module S_not $end
$var wire 1 uJ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vJ out $end
$var wire 1 uJ in1 $end
$var wire 1 OE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xJ out $end
$var wire 1 vJ in1 $end
$var wire 1 vJ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wJ out $end
$var wire 1 c2 in1 $end
$var wire 1 QE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yJ out $end
$var wire 1 wJ in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zJ out $end
$var wire 1 xJ in1 $end
$var wire 1 yJ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lJ out $end
$var wire 1 zJ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 nJ Out $end
$var wire 1 c2 S $end
$var wire 1 NE InpA $end
$var wire 1 PE InpB $end
$var wire 1 {J notS $end
$var wire 1 |J nand1 $end
$var wire 1 }J nand2 $end
$var wire 1 ~J inputA $end
$var wire 1 !K inputB $end
$var wire 1 "K final_not $end

$scope module S_not $end
$var wire 1 {J out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |J out $end
$var wire 1 {J in1 $end
$var wire 1 NE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~J out $end
$var wire 1 |J in1 $end
$var wire 1 |J in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }J out $end
$var wire 1 c2 in1 $end
$var wire 1 PE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !K out $end
$var wire 1 }J in1 $end
$var wire 1 }J in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "K out $end
$var wire 1 ~J in1 $end
$var wire 1 !K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nJ out $end
$var wire 1 "K in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 pJ Out $end
$var wire 1 c2 S $end
$var wire 1 ME InpA $end
$var wire 1 OE InpB $end
$var wire 1 #K notS $end
$var wire 1 $K nand1 $end
$var wire 1 %K nand2 $end
$var wire 1 &K inputA $end
$var wire 1 'K inputB $end
$var wire 1 (K final_not $end

$scope module S_not $end
$var wire 1 #K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $K out $end
$var wire 1 #K in1 $end
$var wire 1 ME in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &K out $end
$var wire 1 $K in1 $end
$var wire 1 $K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %K out $end
$var wire 1 c2 in1 $end
$var wire 1 OE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'K out $end
$var wire 1 %K in1 $end
$var wire 1 %K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (K out $end
$var wire 1 &K in1 $end
$var wire 1 'K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pJ out $end
$var wire 1 (K in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 rJ Out $end
$var wire 1 c2 S $end
$var wire 1 LE InpA $end
$var wire 1 NE InpB $end
$var wire 1 )K notS $end
$var wire 1 *K nand1 $end
$var wire 1 +K nand2 $end
$var wire 1 ,K inputA $end
$var wire 1 -K inputB $end
$var wire 1 .K final_not $end

$scope module S_not $end
$var wire 1 )K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *K out $end
$var wire 1 )K in1 $end
$var wire 1 LE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,K out $end
$var wire 1 *K in1 $end
$var wire 1 *K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +K out $end
$var wire 1 c2 in1 $end
$var wire 1 NE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -K out $end
$var wire 1 +K in1 $end
$var wire 1 +K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .K out $end
$var wire 1 ,K in1 $end
$var wire 1 -K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rJ out $end
$var wire 1 .K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 mJ Out $end
$var wire 1 c2 S $end
$var wire 1 gJ InpA $end
$var wire 1 kJ InpB $end
$var wire 1 /K notS $end
$var wire 1 0K nand1 $end
$var wire 1 1K nand2 $end
$var wire 1 2K inputA $end
$var wire 1 3K inputB $end
$var wire 1 4K final_not $end

$scope module S_not $end
$var wire 1 /K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0K out $end
$var wire 1 /K in1 $end
$var wire 1 gJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2K out $end
$var wire 1 0K in1 $end
$var wire 1 0K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1K out $end
$var wire 1 c2 in1 $end
$var wire 1 kJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3K out $end
$var wire 1 1K in1 $end
$var wire 1 1K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4K out $end
$var wire 1 2K in1 $end
$var wire 1 3K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mJ out $end
$var wire 1 4K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 oJ Out $end
$var wire 1 c2 S $end
$var wire 1 fJ InpA $end
$var wire 1 jJ InpB $end
$var wire 1 5K notS $end
$var wire 1 6K nand1 $end
$var wire 1 7K nand2 $end
$var wire 1 8K inputA $end
$var wire 1 9K inputB $end
$var wire 1 :K final_not $end

$scope module S_not $end
$var wire 1 5K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6K out $end
$var wire 1 5K in1 $end
$var wire 1 fJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8K out $end
$var wire 1 6K in1 $end
$var wire 1 6K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7K out $end
$var wire 1 c2 in1 $end
$var wire 1 jJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9K out $end
$var wire 1 7K in1 $end
$var wire 1 7K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :K out $end
$var wire 1 8K in1 $end
$var wire 1 9K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oJ out $end
$var wire 1 :K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 qJ Out $end
$var wire 1 c2 S $end
$var wire 1 eJ InpA $end
$var wire 1 iJ InpB $end
$var wire 1 ;K notS $end
$var wire 1 <K nand1 $end
$var wire 1 =K nand2 $end
$var wire 1 >K inputA $end
$var wire 1 ?K inputB $end
$var wire 1 @K final_not $end

$scope module S_not $end
$var wire 1 ;K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <K out $end
$var wire 1 ;K in1 $end
$var wire 1 eJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >K out $end
$var wire 1 <K in1 $end
$var wire 1 <K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =K out $end
$var wire 1 c2 in1 $end
$var wire 1 iJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?K out $end
$var wire 1 =K in1 $end
$var wire 1 =K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @K out $end
$var wire 1 >K in1 $end
$var wire 1 ?K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qJ out $end
$var wire 1 @K in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 tJ Out $end
$var wire 1 c2 S $end
$var wire 1 dJ InpA $end
$var wire 1 hJ InpB $end
$var wire 1 AK notS $end
$var wire 1 BK nand1 $end
$var wire 1 CK nand2 $end
$var wire 1 DK inputA $end
$var wire 1 EK inputB $end
$var wire 1 FK final_not $end

$scope module S_not $end
$var wire 1 AK out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BK out $end
$var wire 1 AK in1 $end
$var wire 1 dJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DK out $end
$var wire 1 BK in1 $end
$var wire 1 BK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CK out $end
$var wire 1 c2 in1 $end
$var wire 1 hJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EK out $end
$var wire 1 CK in1 $end
$var wire 1 CK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FK out $end
$var wire 1 DK in1 $end
$var wire 1 EK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tJ out $end
$var wire 1 FK in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 _E Out $end
$var wire 1 cJ S $end
$var wire 1 lJ InpA $end
$var wire 1 mJ InpB $end
$var wire 1 GK notS $end
$var wire 1 HK nand1 $end
$var wire 1 IK nand2 $end
$var wire 1 JK inputA $end
$var wire 1 KK inputB $end
$var wire 1 LK final_not $end

$scope module S_not $end
$var wire 1 GK out $end
$var wire 1 cJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HK out $end
$var wire 1 GK in1 $end
$var wire 1 lJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JK out $end
$var wire 1 HK in1 $end
$var wire 1 HK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IK out $end
$var wire 1 cJ in1 $end
$var wire 1 mJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KK out $end
$var wire 1 IK in1 $end
$var wire 1 IK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LK out $end
$var wire 1 JK in1 $end
$var wire 1 KK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _E out $end
$var wire 1 LK in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ^E Out $end
$var wire 1 cJ S $end
$var wire 1 nJ InpA $end
$var wire 1 oJ InpB $end
$var wire 1 MK notS $end
$var wire 1 NK nand1 $end
$var wire 1 OK nand2 $end
$var wire 1 PK inputA $end
$var wire 1 QK inputB $end
$var wire 1 RK final_not $end

$scope module S_not $end
$var wire 1 MK out $end
$var wire 1 cJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NK out $end
$var wire 1 MK in1 $end
$var wire 1 nJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PK out $end
$var wire 1 NK in1 $end
$var wire 1 NK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OK out $end
$var wire 1 cJ in1 $end
$var wire 1 oJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QK out $end
$var wire 1 OK in1 $end
$var wire 1 OK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RK out $end
$var wire 1 PK in1 $end
$var wire 1 QK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^E out $end
$var wire 1 RK in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ]E Out $end
$var wire 1 cJ S $end
$var wire 1 pJ InpA $end
$var wire 1 qJ InpB $end
$var wire 1 SK notS $end
$var wire 1 TK nand1 $end
$var wire 1 UK nand2 $end
$var wire 1 VK inputA $end
$var wire 1 WK inputB $end
$var wire 1 XK final_not $end

$scope module S_not $end
$var wire 1 SK out $end
$var wire 1 cJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 TK out $end
$var wire 1 SK in1 $end
$var wire 1 pJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 VK out $end
$var wire 1 TK in1 $end
$var wire 1 TK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 UK out $end
$var wire 1 cJ in1 $end
$var wire 1 qJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 WK out $end
$var wire 1 UK in1 $end
$var wire 1 UK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 XK out $end
$var wire 1 VK in1 $end
$var wire 1 WK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]E out $end
$var wire 1 XK in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 \E Out $end
$var wire 1 cJ S $end
$var wire 1 rJ InpA $end
$var wire 1 tJ InpB $end
$var wire 1 YK notS $end
$var wire 1 ZK nand1 $end
$var wire 1 [K nand2 $end
$var wire 1 \K inputA $end
$var wire 1 ]K inputB $end
$var wire 1 ^K final_not $end

$scope module S_not $end
$var wire 1 YK out $end
$var wire 1 cJ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZK out $end
$var wire 1 YK in1 $end
$var wire 1 rJ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \K out $end
$var wire 1 ZK in1 $end
$var wire 1 ZK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [K out $end
$var wire 1 cJ in1 $end
$var wire 1 tJ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]K out $end
$var wire 1 [K in1 $end
$var wire 1 [K in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^K out $end
$var wire 1 \K in1 $end
$var wire 1 ]K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \E out $end
$var wire 1 ^K in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 XE Out [3] $end
$var wire 1 YE Out [2] $end
$var wire 1 ZE Out [1] $end
$var wire 1 [E Out [0] $end
$var wire 1 _K S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 HE InpA [3] $end
$var wire 1 IE InpA [2] $end
$var wire 1 JE InpA [1] $end
$var wire 1 KE InpA [0] $end
$var wire 1 JE InpB [3] $end
$var wire 1 KE InpB [2] $end
$var wire 1 LE InpB [1] $end
$var wire 1 ME InpB [0] $end
$var wire 1 `K InpC [3] $end
$var wire 1 aK InpC [2] $end
$var wire 1 bK InpC [1] $end
$var wire 1 cK InpC [0] $end
$var wire 1 dK InpD [3] $end
$var wire 1 eK InpD [2] $end
$var wire 1 fK InpD [1] $end
$var wire 1 gK InpD [0] $end
$var wire 1 hK stage1_1_bit0 $end
$var wire 1 iK stage1_2_bit0 $end
$var wire 1 jK stage1_1_bit1 $end
$var wire 1 kK stage1_2_bit1 $end
$var wire 1 lK stage1_1_bit2 $end
$var wire 1 mK stage1_2_bit2 $end
$var wire 1 nK stage1_1_bit3 $end
$var wire 1 oK stage1_2_bit4 $end
$var wire 1 pK stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 hK Out $end
$var wire 1 c2 S $end
$var wire 1 KE InpA $end
$var wire 1 ME InpB $end
$var wire 1 qK notS $end
$var wire 1 rK nand1 $end
$var wire 1 sK nand2 $end
$var wire 1 tK inputA $end
$var wire 1 uK inputB $end
$var wire 1 vK final_not $end

$scope module S_not $end
$var wire 1 qK out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rK out $end
$var wire 1 qK in1 $end
$var wire 1 KE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tK out $end
$var wire 1 rK in1 $end
$var wire 1 rK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sK out $end
$var wire 1 c2 in1 $end
$var wire 1 ME in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uK out $end
$var wire 1 sK in1 $end
$var wire 1 sK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vK out $end
$var wire 1 tK in1 $end
$var wire 1 uK in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hK out $end
$var wire 1 vK in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 jK Out $end
$var wire 1 c2 S $end
$var wire 1 JE InpA $end
$var wire 1 LE InpB $end
$var wire 1 wK notS $end
$var wire 1 xK nand1 $end
$var wire 1 yK nand2 $end
$var wire 1 zK inputA $end
$var wire 1 {K inputB $end
$var wire 1 |K final_not $end

$scope module S_not $end
$var wire 1 wK out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xK out $end
$var wire 1 wK in1 $end
$var wire 1 JE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zK out $end
$var wire 1 xK in1 $end
$var wire 1 xK in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yK out $end
$var wire 1 c2 in1 $end
$var wire 1 LE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {K out $end
$var wire 1 yK in1 $end
$var wire 1 yK in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |K out $end
$var wire 1 zK in1 $end
$var wire 1 {K in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jK out $end
$var wire 1 |K in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 lK Out $end
$var wire 1 c2 S $end
$var wire 1 IE InpA $end
$var wire 1 KE InpB $end
$var wire 1 }K notS $end
$var wire 1 ~K nand1 $end
$var wire 1 !L nand2 $end
$var wire 1 "L inputA $end
$var wire 1 #L inputB $end
$var wire 1 $L final_not $end

$scope module S_not $end
$var wire 1 }K out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~K out $end
$var wire 1 }K in1 $end
$var wire 1 IE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "L out $end
$var wire 1 ~K in1 $end
$var wire 1 ~K in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !L out $end
$var wire 1 c2 in1 $end
$var wire 1 KE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #L out $end
$var wire 1 !L in1 $end
$var wire 1 !L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $L out $end
$var wire 1 "L in1 $end
$var wire 1 #L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lK out $end
$var wire 1 $L in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 nK Out $end
$var wire 1 c2 S $end
$var wire 1 HE InpA $end
$var wire 1 JE InpB $end
$var wire 1 %L notS $end
$var wire 1 &L nand1 $end
$var wire 1 'L nand2 $end
$var wire 1 (L inputA $end
$var wire 1 )L inputB $end
$var wire 1 *L final_not $end

$scope module S_not $end
$var wire 1 %L out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &L out $end
$var wire 1 %L in1 $end
$var wire 1 HE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (L out $end
$var wire 1 &L in1 $end
$var wire 1 &L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'L out $end
$var wire 1 c2 in1 $end
$var wire 1 JE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )L out $end
$var wire 1 'L in1 $end
$var wire 1 'L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *L out $end
$var wire 1 (L in1 $end
$var wire 1 )L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nK out $end
$var wire 1 *L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 iK Out $end
$var wire 1 c2 S $end
$var wire 1 cK InpA $end
$var wire 1 gK InpB $end
$var wire 1 +L notS $end
$var wire 1 ,L nand1 $end
$var wire 1 -L nand2 $end
$var wire 1 .L inputA $end
$var wire 1 /L inputB $end
$var wire 1 0L final_not $end

$scope module S_not $end
$var wire 1 +L out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,L out $end
$var wire 1 +L in1 $end
$var wire 1 cK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .L out $end
$var wire 1 ,L in1 $end
$var wire 1 ,L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -L out $end
$var wire 1 c2 in1 $end
$var wire 1 gK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /L out $end
$var wire 1 -L in1 $end
$var wire 1 -L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0L out $end
$var wire 1 .L in1 $end
$var wire 1 /L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iK out $end
$var wire 1 0L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 kK Out $end
$var wire 1 c2 S $end
$var wire 1 bK InpA $end
$var wire 1 fK InpB $end
$var wire 1 1L notS $end
$var wire 1 2L nand1 $end
$var wire 1 3L nand2 $end
$var wire 1 4L inputA $end
$var wire 1 5L inputB $end
$var wire 1 6L final_not $end

$scope module S_not $end
$var wire 1 1L out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2L out $end
$var wire 1 1L in1 $end
$var wire 1 bK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4L out $end
$var wire 1 2L in1 $end
$var wire 1 2L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3L out $end
$var wire 1 c2 in1 $end
$var wire 1 fK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5L out $end
$var wire 1 3L in1 $end
$var wire 1 3L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6L out $end
$var wire 1 4L in1 $end
$var wire 1 5L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kK out $end
$var wire 1 6L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 mK Out $end
$var wire 1 c2 S $end
$var wire 1 aK InpA $end
$var wire 1 eK InpB $end
$var wire 1 7L notS $end
$var wire 1 8L nand1 $end
$var wire 1 9L nand2 $end
$var wire 1 :L inputA $end
$var wire 1 ;L inputB $end
$var wire 1 <L final_not $end

$scope module S_not $end
$var wire 1 7L out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8L out $end
$var wire 1 7L in1 $end
$var wire 1 aK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :L out $end
$var wire 1 8L in1 $end
$var wire 1 8L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9L out $end
$var wire 1 c2 in1 $end
$var wire 1 eK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;L out $end
$var wire 1 9L in1 $end
$var wire 1 9L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <L out $end
$var wire 1 :L in1 $end
$var wire 1 ;L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mK out $end
$var wire 1 <L in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 pK Out $end
$var wire 1 c2 S $end
$var wire 1 `K InpA $end
$var wire 1 dK InpB $end
$var wire 1 =L notS $end
$var wire 1 >L nand1 $end
$var wire 1 ?L nand2 $end
$var wire 1 @L inputA $end
$var wire 1 AL inputB $end
$var wire 1 BL final_not $end

$scope module S_not $end
$var wire 1 =L out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >L out $end
$var wire 1 =L in1 $end
$var wire 1 `K in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @L out $end
$var wire 1 >L in1 $end
$var wire 1 >L in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?L out $end
$var wire 1 c2 in1 $end
$var wire 1 dK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AL out $end
$var wire 1 ?L in1 $end
$var wire 1 ?L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BL out $end
$var wire 1 @L in1 $end
$var wire 1 AL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pK out $end
$var wire 1 BL in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 [E Out $end
$var wire 1 _K S $end
$var wire 1 hK InpA $end
$var wire 1 iK InpB $end
$var wire 1 CL notS $end
$var wire 1 DL nand1 $end
$var wire 1 EL nand2 $end
$var wire 1 FL inputA $end
$var wire 1 GL inputB $end
$var wire 1 HL final_not $end

$scope module S_not $end
$var wire 1 CL out $end
$var wire 1 _K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DL out $end
$var wire 1 CL in1 $end
$var wire 1 hK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FL out $end
$var wire 1 DL in1 $end
$var wire 1 DL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EL out $end
$var wire 1 _K in1 $end
$var wire 1 iK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GL out $end
$var wire 1 EL in1 $end
$var wire 1 EL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HL out $end
$var wire 1 FL in1 $end
$var wire 1 GL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [E out $end
$var wire 1 HL in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ZE Out $end
$var wire 1 _K S $end
$var wire 1 jK InpA $end
$var wire 1 kK InpB $end
$var wire 1 IL notS $end
$var wire 1 JL nand1 $end
$var wire 1 KL nand2 $end
$var wire 1 LL inputA $end
$var wire 1 ML inputB $end
$var wire 1 NL final_not $end

$scope module S_not $end
$var wire 1 IL out $end
$var wire 1 _K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JL out $end
$var wire 1 IL in1 $end
$var wire 1 jK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LL out $end
$var wire 1 JL in1 $end
$var wire 1 JL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KL out $end
$var wire 1 _K in1 $end
$var wire 1 kK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ML out $end
$var wire 1 KL in1 $end
$var wire 1 KL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NL out $end
$var wire 1 LL in1 $end
$var wire 1 ML in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZE out $end
$var wire 1 NL in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 YE Out $end
$var wire 1 _K S $end
$var wire 1 lK InpA $end
$var wire 1 mK InpB $end
$var wire 1 OL notS $end
$var wire 1 PL nand1 $end
$var wire 1 QL nand2 $end
$var wire 1 RL inputA $end
$var wire 1 SL inputB $end
$var wire 1 TL final_not $end

$scope module S_not $end
$var wire 1 OL out $end
$var wire 1 _K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 PL out $end
$var wire 1 OL in1 $end
$var wire 1 lK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 RL out $end
$var wire 1 PL in1 $end
$var wire 1 PL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 QL out $end
$var wire 1 _K in1 $end
$var wire 1 mK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 SL out $end
$var wire 1 QL in1 $end
$var wire 1 QL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 TL out $end
$var wire 1 RL in1 $end
$var wire 1 SL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YE out $end
$var wire 1 TL in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 XE Out $end
$var wire 1 _K S $end
$var wire 1 nK InpA $end
$var wire 1 pK InpB $end
$var wire 1 UL notS $end
$var wire 1 VL nand1 $end
$var wire 1 WL nand2 $end
$var wire 1 XL inputA $end
$var wire 1 YL inputB $end
$var wire 1 ZL final_not $end

$scope module S_not $end
$var wire 1 UL out $end
$var wire 1 _K in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 VL out $end
$var wire 1 UL in1 $end
$var wire 1 nK in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 XL out $end
$var wire 1 VL in1 $end
$var wire 1 VL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 WL out $end
$var wire 1 _K in1 $end
$var wire 1 pK in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 YL out $end
$var wire 1 WL in1 $end
$var wire 1 WL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ZL out $end
$var wire 1 XL in1 $end
$var wire 1 YL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XE out $end
$var wire 1 ZL in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 TE Out [3] $end
$var wire 1 UE Out [2] $end
$var wire 1 VE Out [1] $end
$var wire 1 WE Out [0] $end
$var wire 1 [L S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 DE InpA [3] $end
$var wire 1 EE InpA [2] $end
$var wire 1 FE InpA [1] $end
$var wire 1 GE InpA [0] $end
$var wire 1 FE InpB [3] $end
$var wire 1 GE InpB [2] $end
$var wire 1 HE InpB [1] $end
$var wire 1 IE InpB [0] $end
$var wire 1 \L InpC [3] $end
$var wire 1 ]L InpC [2] $end
$var wire 1 ^L InpC [1] $end
$var wire 1 _L InpC [0] $end
$var wire 1 `L InpD [3] $end
$var wire 1 aL InpD [2] $end
$var wire 1 bL InpD [1] $end
$var wire 1 cL InpD [0] $end
$var wire 1 dL stage1_1_bit0 $end
$var wire 1 eL stage1_2_bit0 $end
$var wire 1 fL stage1_1_bit1 $end
$var wire 1 gL stage1_2_bit1 $end
$var wire 1 hL stage1_1_bit2 $end
$var wire 1 iL stage1_2_bit2 $end
$var wire 1 jL stage1_1_bit3 $end
$var wire 1 kL stage1_2_bit4 $end
$var wire 1 lL stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 dL Out $end
$var wire 1 c2 S $end
$var wire 1 GE InpA $end
$var wire 1 IE InpB $end
$var wire 1 mL notS $end
$var wire 1 nL nand1 $end
$var wire 1 oL nand2 $end
$var wire 1 pL inputA $end
$var wire 1 qL inputB $end
$var wire 1 rL final_not $end

$scope module S_not $end
$var wire 1 mL out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nL out $end
$var wire 1 mL in1 $end
$var wire 1 GE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pL out $end
$var wire 1 nL in1 $end
$var wire 1 nL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oL out $end
$var wire 1 c2 in1 $end
$var wire 1 IE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qL out $end
$var wire 1 oL in1 $end
$var wire 1 oL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rL out $end
$var wire 1 pL in1 $end
$var wire 1 qL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dL out $end
$var wire 1 rL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 fL Out $end
$var wire 1 c2 S $end
$var wire 1 FE InpA $end
$var wire 1 HE InpB $end
$var wire 1 sL notS $end
$var wire 1 tL nand1 $end
$var wire 1 uL nand2 $end
$var wire 1 vL inputA $end
$var wire 1 wL inputB $end
$var wire 1 xL final_not $end

$scope module S_not $end
$var wire 1 sL out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tL out $end
$var wire 1 sL in1 $end
$var wire 1 FE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vL out $end
$var wire 1 tL in1 $end
$var wire 1 tL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uL out $end
$var wire 1 c2 in1 $end
$var wire 1 HE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wL out $end
$var wire 1 uL in1 $end
$var wire 1 uL in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xL out $end
$var wire 1 vL in1 $end
$var wire 1 wL in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fL out $end
$var wire 1 xL in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 hL Out $end
$var wire 1 c2 S $end
$var wire 1 EE InpA $end
$var wire 1 GE InpB $end
$var wire 1 yL notS $end
$var wire 1 zL nand1 $end
$var wire 1 {L nand2 $end
$var wire 1 |L inputA $end
$var wire 1 }L inputB $end
$var wire 1 ~L final_not $end

$scope module S_not $end
$var wire 1 yL out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zL out $end
$var wire 1 yL in1 $end
$var wire 1 EE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |L out $end
$var wire 1 zL in1 $end
$var wire 1 zL in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {L out $end
$var wire 1 c2 in1 $end
$var wire 1 GE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }L out $end
$var wire 1 {L in1 $end
$var wire 1 {L in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~L out $end
$var wire 1 |L in1 $end
$var wire 1 }L in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hL out $end
$var wire 1 ~L in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 jL Out $end
$var wire 1 c2 S $end
$var wire 1 DE InpA $end
$var wire 1 FE InpB $end
$var wire 1 !M notS $end
$var wire 1 "M nand1 $end
$var wire 1 #M nand2 $end
$var wire 1 $M inputA $end
$var wire 1 %M inputB $end
$var wire 1 &M final_not $end

$scope module S_not $end
$var wire 1 !M out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "M out $end
$var wire 1 !M in1 $end
$var wire 1 DE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $M out $end
$var wire 1 "M in1 $end
$var wire 1 "M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #M out $end
$var wire 1 c2 in1 $end
$var wire 1 FE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %M out $end
$var wire 1 #M in1 $end
$var wire 1 #M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &M out $end
$var wire 1 $M in1 $end
$var wire 1 %M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jL out $end
$var wire 1 &M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 eL Out $end
$var wire 1 c2 S $end
$var wire 1 _L InpA $end
$var wire 1 cL InpB $end
$var wire 1 'M notS $end
$var wire 1 (M nand1 $end
$var wire 1 )M nand2 $end
$var wire 1 *M inputA $end
$var wire 1 +M inputB $end
$var wire 1 ,M final_not $end

$scope module S_not $end
$var wire 1 'M out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (M out $end
$var wire 1 'M in1 $end
$var wire 1 _L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *M out $end
$var wire 1 (M in1 $end
$var wire 1 (M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )M out $end
$var wire 1 c2 in1 $end
$var wire 1 cL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +M out $end
$var wire 1 )M in1 $end
$var wire 1 )M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,M out $end
$var wire 1 *M in1 $end
$var wire 1 +M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eL out $end
$var wire 1 ,M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 gL Out $end
$var wire 1 c2 S $end
$var wire 1 ^L InpA $end
$var wire 1 bL InpB $end
$var wire 1 -M notS $end
$var wire 1 .M nand1 $end
$var wire 1 /M nand2 $end
$var wire 1 0M inputA $end
$var wire 1 1M inputB $end
$var wire 1 2M final_not $end

$scope module S_not $end
$var wire 1 -M out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .M out $end
$var wire 1 -M in1 $end
$var wire 1 ^L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0M out $end
$var wire 1 .M in1 $end
$var wire 1 .M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /M out $end
$var wire 1 c2 in1 $end
$var wire 1 bL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1M out $end
$var wire 1 /M in1 $end
$var wire 1 /M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2M out $end
$var wire 1 0M in1 $end
$var wire 1 1M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gL out $end
$var wire 1 2M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 iL Out $end
$var wire 1 c2 S $end
$var wire 1 ]L InpA $end
$var wire 1 aL InpB $end
$var wire 1 3M notS $end
$var wire 1 4M nand1 $end
$var wire 1 5M nand2 $end
$var wire 1 6M inputA $end
$var wire 1 7M inputB $end
$var wire 1 8M final_not $end

$scope module S_not $end
$var wire 1 3M out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4M out $end
$var wire 1 3M in1 $end
$var wire 1 ]L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6M out $end
$var wire 1 4M in1 $end
$var wire 1 4M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5M out $end
$var wire 1 c2 in1 $end
$var wire 1 aL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7M out $end
$var wire 1 5M in1 $end
$var wire 1 5M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8M out $end
$var wire 1 6M in1 $end
$var wire 1 7M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iL out $end
$var wire 1 8M in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 lL Out $end
$var wire 1 c2 S $end
$var wire 1 \L InpA $end
$var wire 1 `L InpB $end
$var wire 1 9M notS $end
$var wire 1 :M nand1 $end
$var wire 1 ;M nand2 $end
$var wire 1 <M inputA $end
$var wire 1 =M inputB $end
$var wire 1 >M final_not $end

$scope module S_not $end
$var wire 1 9M out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :M out $end
$var wire 1 9M in1 $end
$var wire 1 \L in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <M out $end
$var wire 1 :M in1 $end
$var wire 1 :M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;M out $end
$var wire 1 c2 in1 $end
$var wire 1 `L in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =M out $end
$var wire 1 ;M in1 $end
$var wire 1 ;M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >M out $end
$var wire 1 <M in1 $end
$var wire 1 =M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lL out $end
$var wire 1 >M in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 WE Out $end
$var wire 1 [L S $end
$var wire 1 dL InpA $end
$var wire 1 eL InpB $end
$var wire 1 ?M notS $end
$var wire 1 @M nand1 $end
$var wire 1 AM nand2 $end
$var wire 1 BM inputA $end
$var wire 1 CM inputB $end
$var wire 1 DM final_not $end

$scope module S_not $end
$var wire 1 ?M out $end
$var wire 1 [L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @M out $end
$var wire 1 ?M in1 $end
$var wire 1 dL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BM out $end
$var wire 1 @M in1 $end
$var wire 1 @M in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AM out $end
$var wire 1 [L in1 $end
$var wire 1 eL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CM out $end
$var wire 1 AM in1 $end
$var wire 1 AM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DM out $end
$var wire 1 BM in1 $end
$var wire 1 CM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WE out $end
$var wire 1 DM in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 VE Out $end
$var wire 1 [L S $end
$var wire 1 fL InpA $end
$var wire 1 gL InpB $end
$var wire 1 EM notS $end
$var wire 1 FM nand1 $end
$var wire 1 GM nand2 $end
$var wire 1 HM inputA $end
$var wire 1 IM inputB $end
$var wire 1 JM final_not $end

$scope module S_not $end
$var wire 1 EM out $end
$var wire 1 [L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FM out $end
$var wire 1 EM in1 $end
$var wire 1 fL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HM out $end
$var wire 1 FM in1 $end
$var wire 1 FM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GM out $end
$var wire 1 [L in1 $end
$var wire 1 gL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IM out $end
$var wire 1 GM in1 $end
$var wire 1 GM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JM out $end
$var wire 1 HM in1 $end
$var wire 1 IM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VE out $end
$var wire 1 JM in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 UE Out $end
$var wire 1 [L S $end
$var wire 1 hL InpA $end
$var wire 1 iL InpB $end
$var wire 1 KM notS $end
$var wire 1 LM nand1 $end
$var wire 1 MM nand2 $end
$var wire 1 NM inputA $end
$var wire 1 OM inputB $end
$var wire 1 PM final_not $end

$scope module S_not $end
$var wire 1 KM out $end
$var wire 1 [L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LM out $end
$var wire 1 KM in1 $end
$var wire 1 hL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NM out $end
$var wire 1 LM in1 $end
$var wire 1 LM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MM out $end
$var wire 1 [L in1 $end
$var wire 1 iL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 OM out $end
$var wire 1 MM in1 $end
$var wire 1 MM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PM out $end
$var wire 1 NM in1 $end
$var wire 1 OM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 UE out $end
$var wire 1 PM in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 TE Out $end
$var wire 1 [L S $end
$var wire 1 jL InpA $end
$var wire 1 lL InpB $end
$var wire 1 QM notS $end
$var wire 1 RM nand1 $end
$var wire 1 SM nand2 $end
$var wire 1 TM inputA $end
$var wire 1 UM inputB $end
$var wire 1 VM final_not $end

$scope module S_not $end
$var wire 1 QM out $end
$var wire 1 [L in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RM out $end
$var wire 1 QM in1 $end
$var wire 1 jL in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TM out $end
$var wire 1 RM in1 $end
$var wire 1 RM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SM out $end
$var wire 1 [L in1 $end
$var wire 1 lL in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UM out $end
$var wire 1 SM in1 $end
$var wire 1 SM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VM out $end
$var wire 1 TM in1 $end
$var wire 1 UM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TE out $end
$var wire 1 VM in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 pE Out [3] $end
$var wire 1 qE Out [2] $end
$var wire 1 rE Out [1] $end
$var wire 1 sE Out [0] $end
$var wire 1 WM S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 `E InpA [3] $end
$var wire 1 aE InpA [2] $end
$var wire 1 bE InpA [1] $end
$var wire 1 cE InpA [0] $end
$var wire 1 XM InpB [3] $end
$var wire 1 YM InpB [2] $end
$var wire 1 ZM InpB [1] $end
$var wire 1 [M InpB [0] $end
$var wire 1 \M InpC [3] $end
$var wire 1 ]M InpC [2] $end
$var wire 1 ^M InpC [1] $end
$var wire 1 _M InpC [0] $end
$var wire 1 `M InpD [3] $end
$var wire 1 aM InpD [2] $end
$var wire 1 bM InpD [1] $end
$var wire 1 cM InpD [0] $end
$var wire 1 dM stage1_1_bit0 $end
$var wire 1 eM stage1_2_bit0 $end
$var wire 1 fM stage1_1_bit1 $end
$var wire 1 gM stage1_2_bit1 $end
$var wire 1 hM stage1_1_bit2 $end
$var wire 1 iM stage1_2_bit2 $end
$var wire 1 jM stage1_1_bit3 $end
$var wire 1 kM stage1_2_bit4 $end
$var wire 1 lM stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 dM Out $end
$var wire 1 b2 S $end
$var wire 1 cE InpA $end
$var wire 1 [M InpB $end
$var wire 1 mM notS $end
$var wire 1 nM nand1 $end
$var wire 1 oM nand2 $end
$var wire 1 pM inputA $end
$var wire 1 qM inputB $end
$var wire 1 rM final_not $end

$scope module S_not $end
$var wire 1 mM out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nM out $end
$var wire 1 mM in1 $end
$var wire 1 cE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pM out $end
$var wire 1 nM in1 $end
$var wire 1 nM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oM out $end
$var wire 1 b2 in1 $end
$var wire 1 [M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qM out $end
$var wire 1 oM in1 $end
$var wire 1 oM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rM out $end
$var wire 1 pM in1 $end
$var wire 1 qM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dM out $end
$var wire 1 rM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 fM Out $end
$var wire 1 b2 S $end
$var wire 1 bE InpA $end
$var wire 1 ZM InpB $end
$var wire 1 sM notS $end
$var wire 1 tM nand1 $end
$var wire 1 uM nand2 $end
$var wire 1 vM inputA $end
$var wire 1 wM inputB $end
$var wire 1 xM final_not $end

$scope module S_not $end
$var wire 1 sM out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tM out $end
$var wire 1 sM in1 $end
$var wire 1 bE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vM out $end
$var wire 1 tM in1 $end
$var wire 1 tM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uM out $end
$var wire 1 b2 in1 $end
$var wire 1 ZM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wM out $end
$var wire 1 uM in1 $end
$var wire 1 uM in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xM out $end
$var wire 1 vM in1 $end
$var wire 1 wM in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fM out $end
$var wire 1 xM in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 hM Out $end
$var wire 1 b2 S $end
$var wire 1 aE InpA $end
$var wire 1 YM InpB $end
$var wire 1 yM notS $end
$var wire 1 zM nand1 $end
$var wire 1 {M nand2 $end
$var wire 1 |M inputA $end
$var wire 1 }M inputB $end
$var wire 1 ~M final_not $end

$scope module S_not $end
$var wire 1 yM out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zM out $end
$var wire 1 yM in1 $end
$var wire 1 aE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |M out $end
$var wire 1 zM in1 $end
$var wire 1 zM in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {M out $end
$var wire 1 b2 in1 $end
$var wire 1 YM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }M out $end
$var wire 1 {M in1 $end
$var wire 1 {M in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~M out $end
$var wire 1 |M in1 $end
$var wire 1 }M in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hM out $end
$var wire 1 ~M in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 jM Out $end
$var wire 1 b2 S $end
$var wire 1 `E InpA $end
$var wire 1 XM InpB $end
$var wire 1 !N notS $end
$var wire 1 "N nand1 $end
$var wire 1 #N nand2 $end
$var wire 1 $N inputA $end
$var wire 1 %N inputB $end
$var wire 1 &N final_not $end

$scope module S_not $end
$var wire 1 !N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "N out $end
$var wire 1 !N in1 $end
$var wire 1 `E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $N out $end
$var wire 1 "N in1 $end
$var wire 1 "N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #N out $end
$var wire 1 b2 in1 $end
$var wire 1 XM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %N out $end
$var wire 1 #N in1 $end
$var wire 1 #N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &N out $end
$var wire 1 $N in1 $end
$var wire 1 %N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jM out $end
$var wire 1 &N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 eM Out $end
$var wire 1 b2 S $end
$var wire 1 _M InpA $end
$var wire 1 cM InpB $end
$var wire 1 'N notS $end
$var wire 1 (N nand1 $end
$var wire 1 )N nand2 $end
$var wire 1 *N inputA $end
$var wire 1 +N inputB $end
$var wire 1 ,N final_not $end

$scope module S_not $end
$var wire 1 'N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (N out $end
$var wire 1 'N in1 $end
$var wire 1 _M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *N out $end
$var wire 1 (N in1 $end
$var wire 1 (N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )N out $end
$var wire 1 b2 in1 $end
$var wire 1 cM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +N out $end
$var wire 1 )N in1 $end
$var wire 1 )N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,N out $end
$var wire 1 *N in1 $end
$var wire 1 +N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eM out $end
$var wire 1 ,N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 gM Out $end
$var wire 1 b2 S $end
$var wire 1 ^M InpA $end
$var wire 1 bM InpB $end
$var wire 1 -N notS $end
$var wire 1 .N nand1 $end
$var wire 1 /N nand2 $end
$var wire 1 0N inputA $end
$var wire 1 1N inputB $end
$var wire 1 2N final_not $end

$scope module S_not $end
$var wire 1 -N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .N out $end
$var wire 1 -N in1 $end
$var wire 1 ^M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0N out $end
$var wire 1 .N in1 $end
$var wire 1 .N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /N out $end
$var wire 1 b2 in1 $end
$var wire 1 bM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1N out $end
$var wire 1 /N in1 $end
$var wire 1 /N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2N out $end
$var wire 1 0N in1 $end
$var wire 1 1N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gM out $end
$var wire 1 2N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 iM Out $end
$var wire 1 b2 S $end
$var wire 1 ]M InpA $end
$var wire 1 aM InpB $end
$var wire 1 3N notS $end
$var wire 1 4N nand1 $end
$var wire 1 5N nand2 $end
$var wire 1 6N inputA $end
$var wire 1 7N inputB $end
$var wire 1 8N final_not $end

$scope module S_not $end
$var wire 1 3N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4N out $end
$var wire 1 3N in1 $end
$var wire 1 ]M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6N out $end
$var wire 1 4N in1 $end
$var wire 1 4N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5N out $end
$var wire 1 b2 in1 $end
$var wire 1 aM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7N out $end
$var wire 1 5N in1 $end
$var wire 1 5N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8N out $end
$var wire 1 6N in1 $end
$var wire 1 7N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iM out $end
$var wire 1 8N in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 lM Out $end
$var wire 1 b2 S $end
$var wire 1 \M InpA $end
$var wire 1 `M InpB $end
$var wire 1 9N notS $end
$var wire 1 :N nand1 $end
$var wire 1 ;N nand2 $end
$var wire 1 <N inputA $end
$var wire 1 =N inputB $end
$var wire 1 >N final_not $end

$scope module S_not $end
$var wire 1 9N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :N out $end
$var wire 1 9N in1 $end
$var wire 1 \M in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <N out $end
$var wire 1 :N in1 $end
$var wire 1 :N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;N out $end
$var wire 1 b2 in1 $end
$var wire 1 `M in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =N out $end
$var wire 1 ;N in1 $end
$var wire 1 ;N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >N out $end
$var wire 1 <N in1 $end
$var wire 1 =N in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lM out $end
$var wire 1 >N in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 sE Out $end
$var wire 1 WM S $end
$var wire 1 dM InpA $end
$var wire 1 eM InpB $end
$var wire 1 ?N notS $end
$var wire 1 @N nand1 $end
$var wire 1 AN nand2 $end
$var wire 1 BN inputA $end
$var wire 1 CN inputB $end
$var wire 1 DN final_not $end

$scope module S_not $end
$var wire 1 ?N out $end
$var wire 1 WM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @N out $end
$var wire 1 ?N in1 $end
$var wire 1 dM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BN out $end
$var wire 1 @N in1 $end
$var wire 1 @N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AN out $end
$var wire 1 WM in1 $end
$var wire 1 eM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CN out $end
$var wire 1 AN in1 $end
$var wire 1 AN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DN out $end
$var wire 1 BN in1 $end
$var wire 1 CN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sE out $end
$var wire 1 DN in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 rE Out $end
$var wire 1 WM S $end
$var wire 1 fM InpA $end
$var wire 1 gM InpB $end
$var wire 1 EN notS $end
$var wire 1 FN nand1 $end
$var wire 1 GN nand2 $end
$var wire 1 HN inputA $end
$var wire 1 IN inputB $end
$var wire 1 JN final_not $end

$scope module S_not $end
$var wire 1 EN out $end
$var wire 1 WM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FN out $end
$var wire 1 EN in1 $end
$var wire 1 fM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HN out $end
$var wire 1 FN in1 $end
$var wire 1 FN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GN out $end
$var wire 1 WM in1 $end
$var wire 1 gM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IN out $end
$var wire 1 GN in1 $end
$var wire 1 GN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JN out $end
$var wire 1 HN in1 $end
$var wire 1 IN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rE out $end
$var wire 1 JN in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 qE Out $end
$var wire 1 WM S $end
$var wire 1 hM InpA $end
$var wire 1 iM InpB $end
$var wire 1 KN notS $end
$var wire 1 LN nand1 $end
$var wire 1 MN nand2 $end
$var wire 1 NN inputA $end
$var wire 1 ON inputB $end
$var wire 1 PN final_not $end

$scope module S_not $end
$var wire 1 KN out $end
$var wire 1 WM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 LN out $end
$var wire 1 KN in1 $end
$var wire 1 hM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 NN out $end
$var wire 1 LN in1 $end
$var wire 1 LN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 MN out $end
$var wire 1 WM in1 $end
$var wire 1 iM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ON out $end
$var wire 1 MN in1 $end
$var wire 1 MN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 PN out $end
$var wire 1 NN in1 $end
$var wire 1 ON in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qE out $end
$var wire 1 PN in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 pE Out $end
$var wire 1 WM S $end
$var wire 1 jM InpA $end
$var wire 1 lM InpB $end
$var wire 1 QN notS $end
$var wire 1 RN nand1 $end
$var wire 1 SN nand2 $end
$var wire 1 TN inputA $end
$var wire 1 UN inputB $end
$var wire 1 VN final_not $end

$scope module S_not $end
$var wire 1 QN out $end
$var wire 1 WM in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 RN out $end
$var wire 1 QN in1 $end
$var wire 1 jM in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 TN out $end
$var wire 1 RN in1 $end
$var wire 1 RN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 SN out $end
$var wire 1 WM in1 $end
$var wire 1 lM in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 UN out $end
$var wire 1 SN in1 $end
$var wire 1 SN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 VN out $end
$var wire 1 TN in1 $end
$var wire 1 UN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pE out $end
$var wire 1 VN in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 lE Out [3] $end
$var wire 1 mE Out [2] $end
$var wire 1 nE Out [1] $end
$var wire 1 oE Out [0] $end
$var wire 1 WN S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 \E InpA [3] $end
$var wire 1 ]E InpA [2] $end
$var wire 1 ^E InpA [1] $end
$var wire 1 _E InpA [0] $end
$var wire 1 `E InpB [3] $end
$var wire 1 aE InpB [2] $end
$var wire 1 bE InpB [1] $end
$var wire 1 cE InpB [0] $end
$var wire 1 XN InpC [3] $end
$var wire 1 YN InpC [2] $end
$var wire 1 ZN InpC [1] $end
$var wire 1 [N InpC [0] $end
$var wire 1 \N InpD [3] $end
$var wire 1 ]N InpD [2] $end
$var wire 1 ^N InpD [1] $end
$var wire 1 _N InpD [0] $end
$var wire 1 `N stage1_1_bit0 $end
$var wire 1 aN stage1_2_bit0 $end
$var wire 1 bN stage1_1_bit1 $end
$var wire 1 cN stage1_2_bit1 $end
$var wire 1 dN stage1_1_bit2 $end
$var wire 1 eN stage1_2_bit2 $end
$var wire 1 fN stage1_1_bit3 $end
$var wire 1 gN stage1_2_bit4 $end
$var wire 1 hN stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 `N Out $end
$var wire 1 b2 S $end
$var wire 1 _E InpA $end
$var wire 1 cE InpB $end
$var wire 1 iN notS $end
$var wire 1 jN nand1 $end
$var wire 1 kN nand2 $end
$var wire 1 lN inputA $end
$var wire 1 mN inputB $end
$var wire 1 nN final_not $end

$scope module S_not $end
$var wire 1 iN out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jN out $end
$var wire 1 iN in1 $end
$var wire 1 _E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lN out $end
$var wire 1 jN in1 $end
$var wire 1 jN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kN out $end
$var wire 1 b2 in1 $end
$var wire 1 cE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mN out $end
$var wire 1 kN in1 $end
$var wire 1 kN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nN out $end
$var wire 1 lN in1 $end
$var wire 1 mN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `N out $end
$var wire 1 nN in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 bN Out $end
$var wire 1 b2 S $end
$var wire 1 ^E InpA $end
$var wire 1 bE InpB $end
$var wire 1 oN notS $end
$var wire 1 pN nand1 $end
$var wire 1 qN nand2 $end
$var wire 1 rN inputA $end
$var wire 1 sN inputB $end
$var wire 1 tN final_not $end

$scope module S_not $end
$var wire 1 oN out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pN out $end
$var wire 1 oN in1 $end
$var wire 1 ^E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rN out $end
$var wire 1 pN in1 $end
$var wire 1 pN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qN out $end
$var wire 1 b2 in1 $end
$var wire 1 bE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sN out $end
$var wire 1 qN in1 $end
$var wire 1 qN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tN out $end
$var wire 1 rN in1 $end
$var wire 1 sN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bN out $end
$var wire 1 tN in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 dN Out $end
$var wire 1 b2 S $end
$var wire 1 ]E InpA $end
$var wire 1 aE InpB $end
$var wire 1 uN notS $end
$var wire 1 vN nand1 $end
$var wire 1 wN nand2 $end
$var wire 1 xN inputA $end
$var wire 1 yN inputB $end
$var wire 1 zN final_not $end

$scope module S_not $end
$var wire 1 uN out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vN out $end
$var wire 1 uN in1 $end
$var wire 1 ]E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xN out $end
$var wire 1 vN in1 $end
$var wire 1 vN in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wN out $end
$var wire 1 b2 in1 $end
$var wire 1 aE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yN out $end
$var wire 1 wN in1 $end
$var wire 1 wN in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zN out $end
$var wire 1 xN in1 $end
$var wire 1 yN in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dN out $end
$var wire 1 zN in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 fN Out $end
$var wire 1 b2 S $end
$var wire 1 \E InpA $end
$var wire 1 `E InpB $end
$var wire 1 {N notS $end
$var wire 1 |N nand1 $end
$var wire 1 }N nand2 $end
$var wire 1 ~N inputA $end
$var wire 1 !O inputB $end
$var wire 1 "O final_not $end

$scope module S_not $end
$var wire 1 {N out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |N out $end
$var wire 1 {N in1 $end
$var wire 1 \E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~N out $end
$var wire 1 |N in1 $end
$var wire 1 |N in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }N out $end
$var wire 1 b2 in1 $end
$var wire 1 `E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !O out $end
$var wire 1 }N in1 $end
$var wire 1 }N in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "O out $end
$var wire 1 ~N in1 $end
$var wire 1 !O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fN out $end
$var wire 1 "O in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 aN Out $end
$var wire 1 b2 S $end
$var wire 1 [N InpA $end
$var wire 1 _N InpB $end
$var wire 1 #O notS $end
$var wire 1 $O nand1 $end
$var wire 1 %O nand2 $end
$var wire 1 &O inputA $end
$var wire 1 'O inputB $end
$var wire 1 (O final_not $end

$scope module S_not $end
$var wire 1 #O out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $O out $end
$var wire 1 #O in1 $end
$var wire 1 [N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &O out $end
$var wire 1 $O in1 $end
$var wire 1 $O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %O out $end
$var wire 1 b2 in1 $end
$var wire 1 _N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'O out $end
$var wire 1 %O in1 $end
$var wire 1 %O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (O out $end
$var wire 1 &O in1 $end
$var wire 1 'O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aN out $end
$var wire 1 (O in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 cN Out $end
$var wire 1 b2 S $end
$var wire 1 ZN InpA $end
$var wire 1 ^N InpB $end
$var wire 1 )O notS $end
$var wire 1 *O nand1 $end
$var wire 1 +O nand2 $end
$var wire 1 ,O inputA $end
$var wire 1 -O inputB $end
$var wire 1 .O final_not $end

$scope module S_not $end
$var wire 1 )O out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *O out $end
$var wire 1 )O in1 $end
$var wire 1 ZN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,O out $end
$var wire 1 *O in1 $end
$var wire 1 *O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +O out $end
$var wire 1 b2 in1 $end
$var wire 1 ^N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -O out $end
$var wire 1 +O in1 $end
$var wire 1 +O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .O out $end
$var wire 1 ,O in1 $end
$var wire 1 -O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cN out $end
$var wire 1 .O in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 eN Out $end
$var wire 1 b2 S $end
$var wire 1 YN InpA $end
$var wire 1 ]N InpB $end
$var wire 1 /O notS $end
$var wire 1 0O nand1 $end
$var wire 1 1O nand2 $end
$var wire 1 2O inputA $end
$var wire 1 3O inputB $end
$var wire 1 4O final_not $end

$scope module S_not $end
$var wire 1 /O out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0O out $end
$var wire 1 /O in1 $end
$var wire 1 YN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2O out $end
$var wire 1 0O in1 $end
$var wire 1 0O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1O out $end
$var wire 1 b2 in1 $end
$var wire 1 ]N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3O out $end
$var wire 1 1O in1 $end
$var wire 1 1O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4O out $end
$var wire 1 2O in1 $end
$var wire 1 3O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eN out $end
$var wire 1 4O in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 hN Out $end
$var wire 1 b2 S $end
$var wire 1 XN InpA $end
$var wire 1 \N InpB $end
$var wire 1 5O notS $end
$var wire 1 6O nand1 $end
$var wire 1 7O nand2 $end
$var wire 1 8O inputA $end
$var wire 1 9O inputB $end
$var wire 1 :O final_not $end

$scope module S_not $end
$var wire 1 5O out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6O out $end
$var wire 1 5O in1 $end
$var wire 1 XN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8O out $end
$var wire 1 6O in1 $end
$var wire 1 6O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7O out $end
$var wire 1 b2 in1 $end
$var wire 1 \N in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9O out $end
$var wire 1 7O in1 $end
$var wire 1 7O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :O out $end
$var wire 1 8O in1 $end
$var wire 1 9O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hN out $end
$var wire 1 :O in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 oE Out $end
$var wire 1 WN S $end
$var wire 1 `N InpA $end
$var wire 1 aN InpB $end
$var wire 1 ;O notS $end
$var wire 1 <O nand1 $end
$var wire 1 =O nand2 $end
$var wire 1 >O inputA $end
$var wire 1 ?O inputB $end
$var wire 1 @O final_not $end

$scope module S_not $end
$var wire 1 ;O out $end
$var wire 1 WN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <O out $end
$var wire 1 ;O in1 $end
$var wire 1 `N in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >O out $end
$var wire 1 <O in1 $end
$var wire 1 <O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =O out $end
$var wire 1 WN in1 $end
$var wire 1 aN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?O out $end
$var wire 1 =O in1 $end
$var wire 1 =O in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @O out $end
$var wire 1 >O in1 $end
$var wire 1 ?O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oE out $end
$var wire 1 @O in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 nE Out $end
$var wire 1 WN S $end
$var wire 1 bN InpA $end
$var wire 1 cN InpB $end
$var wire 1 AO notS $end
$var wire 1 BO nand1 $end
$var wire 1 CO nand2 $end
$var wire 1 DO inputA $end
$var wire 1 EO inputB $end
$var wire 1 FO final_not $end

$scope module S_not $end
$var wire 1 AO out $end
$var wire 1 WN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BO out $end
$var wire 1 AO in1 $end
$var wire 1 bN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DO out $end
$var wire 1 BO in1 $end
$var wire 1 BO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CO out $end
$var wire 1 WN in1 $end
$var wire 1 cN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 EO out $end
$var wire 1 CO in1 $end
$var wire 1 CO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FO out $end
$var wire 1 DO in1 $end
$var wire 1 EO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nE out $end
$var wire 1 FO in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 mE Out $end
$var wire 1 WN S $end
$var wire 1 dN InpA $end
$var wire 1 eN InpB $end
$var wire 1 GO notS $end
$var wire 1 HO nand1 $end
$var wire 1 IO nand2 $end
$var wire 1 JO inputA $end
$var wire 1 KO inputB $end
$var wire 1 LO final_not $end

$scope module S_not $end
$var wire 1 GO out $end
$var wire 1 WN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 HO out $end
$var wire 1 GO in1 $end
$var wire 1 dN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 JO out $end
$var wire 1 HO in1 $end
$var wire 1 HO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 IO out $end
$var wire 1 WN in1 $end
$var wire 1 eN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 KO out $end
$var wire 1 IO in1 $end
$var wire 1 IO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 LO out $end
$var wire 1 JO in1 $end
$var wire 1 KO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mE out $end
$var wire 1 LO in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 lE Out $end
$var wire 1 WN S $end
$var wire 1 fN InpA $end
$var wire 1 hN InpB $end
$var wire 1 MO notS $end
$var wire 1 NO nand1 $end
$var wire 1 OO nand2 $end
$var wire 1 PO inputA $end
$var wire 1 QO inputB $end
$var wire 1 RO final_not $end

$scope module S_not $end
$var wire 1 MO out $end
$var wire 1 WN in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 NO out $end
$var wire 1 MO in1 $end
$var wire 1 fN in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 PO out $end
$var wire 1 NO in1 $end
$var wire 1 NO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 OO out $end
$var wire 1 WN in1 $end
$var wire 1 hN in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 QO out $end
$var wire 1 OO in1 $end
$var wire 1 OO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 RO out $end
$var wire 1 PO in1 $end
$var wire 1 QO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lE out $end
$var wire 1 RO in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 hE Out [3] $end
$var wire 1 iE Out [2] $end
$var wire 1 jE Out [1] $end
$var wire 1 kE Out [0] $end
$var wire 1 SO S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 XE InpA [3] $end
$var wire 1 YE InpA [2] $end
$var wire 1 ZE InpA [1] $end
$var wire 1 [E InpA [0] $end
$var wire 1 \E InpB [3] $end
$var wire 1 ]E InpB [2] $end
$var wire 1 ^E InpB [1] $end
$var wire 1 _E InpB [0] $end
$var wire 1 TO InpC [3] $end
$var wire 1 UO InpC [2] $end
$var wire 1 VO InpC [1] $end
$var wire 1 WO InpC [0] $end
$var wire 1 XO InpD [3] $end
$var wire 1 YO InpD [2] $end
$var wire 1 ZO InpD [1] $end
$var wire 1 [O InpD [0] $end
$var wire 1 \O stage1_1_bit0 $end
$var wire 1 ]O stage1_2_bit0 $end
$var wire 1 ^O stage1_1_bit1 $end
$var wire 1 _O stage1_2_bit1 $end
$var wire 1 `O stage1_1_bit2 $end
$var wire 1 aO stage1_2_bit2 $end
$var wire 1 bO stage1_1_bit3 $end
$var wire 1 cO stage1_2_bit4 $end
$var wire 1 dO stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 \O Out $end
$var wire 1 b2 S $end
$var wire 1 [E InpA $end
$var wire 1 _E InpB $end
$var wire 1 eO notS $end
$var wire 1 fO nand1 $end
$var wire 1 gO nand2 $end
$var wire 1 hO inputA $end
$var wire 1 iO inputB $end
$var wire 1 jO final_not $end

$scope module S_not $end
$var wire 1 eO out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fO out $end
$var wire 1 eO in1 $end
$var wire 1 [E in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hO out $end
$var wire 1 fO in1 $end
$var wire 1 fO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gO out $end
$var wire 1 b2 in1 $end
$var wire 1 _E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iO out $end
$var wire 1 gO in1 $end
$var wire 1 gO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jO out $end
$var wire 1 hO in1 $end
$var wire 1 iO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \O out $end
$var wire 1 jO in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ^O Out $end
$var wire 1 b2 S $end
$var wire 1 ZE InpA $end
$var wire 1 ^E InpB $end
$var wire 1 kO notS $end
$var wire 1 lO nand1 $end
$var wire 1 mO nand2 $end
$var wire 1 nO inputA $end
$var wire 1 oO inputB $end
$var wire 1 pO final_not $end

$scope module S_not $end
$var wire 1 kO out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lO out $end
$var wire 1 kO in1 $end
$var wire 1 ZE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nO out $end
$var wire 1 lO in1 $end
$var wire 1 lO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mO out $end
$var wire 1 b2 in1 $end
$var wire 1 ^E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oO out $end
$var wire 1 mO in1 $end
$var wire 1 mO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pO out $end
$var wire 1 nO in1 $end
$var wire 1 oO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^O out $end
$var wire 1 pO in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 `O Out $end
$var wire 1 b2 S $end
$var wire 1 YE InpA $end
$var wire 1 ]E InpB $end
$var wire 1 qO notS $end
$var wire 1 rO nand1 $end
$var wire 1 sO nand2 $end
$var wire 1 tO inputA $end
$var wire 1 uO inputB $end
$var wire 1 vO final_not $end

$scope module S_not $end
$var wire 1 qO out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rO out $end
$var wire 1 qO in1 $end
$var wire 1 YE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tO out $end
$var wire 1 rO in1 $end
$var wire 1 rO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sO out $end
$var wire 1 b2 in1 $end
$var wire 1 ]E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uO out $end
$var wire 1 sO in1 $end
$var wire 1 sO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vO out $end
$var wire 1 tO in1 $end
$var wire 1 uO in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `O out $end
$var wire 1 vO in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 bO Out $end
$var wire 1 b2 S $end
$var wire 1 XE InpA $end
$var wire 1 \E InpB $end
$var wire 1 wO notS $end
$var wire 1 xO nand1 $end
$var wire 1 yO nand2 $end
$var wire 1 zO inputA $end
$var wire 1 {O inputB $end
$var wire 1 |O final_not $end

$scope module S_not $end
$var wire 1 wO out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xO out $end
$var wire 1 wO in1 $end
$var wire 1 XE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zO out $end
$var wire 1 xO in1 $end
$var wire 1 xO in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yO out $end
$var wire 1 b2 in1 $end
$var wire 1 \E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {O out $end
$var wire 1 yO in1 $end
$var wire 1 yO in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |O out $end
$var wire 1 zO in1 $end
$var wire 1 {O in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bO out $end
$var wire 1 |O in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ]O Out $end
$var wire 1 b2 S $end
$var wire 1 WO InpA $end
$var wire 1 [O InpB $end
$var wire 1 }O notS $end
$var wire 1 ~O nand1 $end
$var wire 1 !P nand2 $end
$var wire 1 "P inputA $end
$var wire 1 #P inputB $end
$var wire 1 $P final_not $end

$scope module S_not $end
$var wire 1 }O out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~O out $end
$var wire 1 }O in1 $end
$var wire 1 WO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "P out $end
$var wire 1 ~O in1 $end
$var wire 1 ~O in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !P out $end
$var wire 1 b2 in1 $end
$var wire 1 [O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #P out $end
$var wire 1 !P in1 $end
$var wire 1 !P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $P out $end
$var wire 1 "P in1 $end
$var wire 1 #P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]O out $end
$var wire 1 $P in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 _O Out $end
$var wire 1 b2 S $end
$var wire 1 VO InpA $end
$var wire 1 ZO InpB $end
$var wire 1 %P notS $end
$var wire 1 &P nand1 $end
$var wire 1 'P nand2 $end
$var wire 1 (P inputA $end
$var wire 1 )P inputB $end
$var wire 1 *P final_not $end

$scope module S_not $end
$var wire 1 %P out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &P out $end
$var wire 1 %P in1 $end
$var wire 1 VO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (P out $end
$var wire 1 &P in1 $end
$var wire 1 &P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'P out $end
$var wire 1 b2 in1 $end
$var wire 1 ZO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )P out $end
$var wire 1 'P in1 $end
$var wire 1 'P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *P out $end
$var wire 1 (P in1 $end
$var wire 1 )P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _O out $end
$var wire 1 *P in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 aO Out $end
$var wire 1 b2 S $end
$var wire 1 UO InpA $end
$var wire 1 YO InpB $end
$var wire 1 +P notS $end
$var wire 1 ,P nand1 $end
$var wire 1 -P nand2 $end
$var wire 1 .P inputA $end
$var wire 1 /P inputB $end
$var wire 1 0P final_not $end

$scope module S_not $end
$var wire 1 +P out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,P out $end
$var wire 1 +P in1 $end
$var wire 1 UO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .P out $end
$var wire 1 ,P in1 $end
$var wire 1 ,P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -P out $end
$var wire 1 b2 in1 $end
$var wire 1 YO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /P out $end
$var wire 1 -P in1 $end
$var wire 1 -P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0P out $end
$var wire 1 .P in1 $end
$var wire 1 /P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aO out $end
$var wire 1 0P in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 dO Out $end
$var wire 1 b2 S $end
$var wire 1 TO InpA $end
$var wire 1 XO InpB $end
$var wire 1 1P notS $end
$var wire 1 2P nand1 $end
$var wire 1 3P nand2 $end
$var wire 1 4P inputA $end
$var wire 1 5P inputB $end
$var wire 1 6P final_not $end

$scope module S_not $end
$var wire 1 1P out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2P out $end
$var wire 1 1P in1 $end
$var wire 1 TO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4P out $end
$var wire 1 2P in1 $end
$var wire 1 2P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3P out $end
$var wire 1 b2 in1 $end
$var wire 1 XO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5P out $end
$var wire 1 3P in1 $end
$var wire 1 3P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6P out $end
$var wire 1 4P in1 $end
$var wire 1 5P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dO out $end
$var wire 1 6P in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 kE Out $end
$var wire 1 SO S $end
$var wire 1 \O InpA $end
$var wire 1 ]O InpB $end
$var wire 1 7P notS $end
$var wire 1 8P nand1 $end
$var wire 1 9P nand2 $end
$var wire 1 :P inputA $end
$var wire 1 ;P inputB $end
$var wire 1 <P final_not $end

$scope module S_not $end
$var wire 1 7P out $end
$var wire 1 SO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8P out $end
$var wire 1 7P in1 $end
$var wire 1 \O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :P out $end
$var wire 1 8P in1 $end
$var wire 1 8P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9P out $end
$var wire 1 SO in1 $end
$var wire 1 ]O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;P out $end
$var wire 1 9P in1 $end
$var wire 1 9P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <P out $end
$var wire 1 :P in1 $end
$var wire 1 ;P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kE out $end
$var wire 1 <P in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 jE Out $end
$var wire 1 SO S $end
$var wire 1 ^O InpA $end
$var wire 1 _O InpB $end
$var wire 1 =P notS $end
$var wire 1 >P nand1 $end
$var wire 1 ?P nand2 $end
$var wire 1 @P inputA $end
$var wire 1 AP inputB $end
$var wire 1 BP final_not $end

$scope module S_not $end
$var wire 1 =P out $end
$var wire 1 SO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >P out $end
$var wire 1 =P in1 $end
$var wire 1 ^O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @P out $end
$var wire 1 >P in1 $end
$var wire 1 >P in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?P out $end
$var wire 1 SO in1 $end
$var wire 1 _O in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AP out $end
$var wire 1 ?P in1 $end
$var wire 1 ?P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BP out $end
$var wire 1 @P in1 $end
$var wire 1 AP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jE out $end
$var wire 1 BP in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 iE Out $end
$var wire 1 SO S $end
$var wire 1 `O InpA $end
$var wire 1 aO InpB $end
$var wire 1 CP notS $end
$var wire 1 DP nand1 $end
$var wire 1 EP nand2 $end
$var wire 1 FP inputA $end
$var wire 1 GP inputB $end
$var wire 1 HP final_not $end

$scope module S_not $end
$var wire 1 CP out $end
$var wire 1 SO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 DP out $end
$var wire 1 CP in1 $end
$var wire 1 `O in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 FP out $end
$var wire 1 DP in1 $end
$var wire 1 DP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 EP out $end
$var wire 1 SO in1 $end
$var wire 1 aO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 GP out $end
$var wire 1 EP in1 $end
$var wire 1 EP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 HP out $end
$var wire 1 FP in1 $end
$var wire 1 GP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iE out $end
$var wire 1 HP in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 hE Out $end
$var wire 1 SO S $end
$var wire 1 bO InpA $end
$var wire 1 dO InpB $end
$var wire 1 IP notS $end
$var wire 1 JP nand1 $end
$var wire 1 KP nand2 $end
$var wire 1 LP inputA $end
$var wire 1 MP inputB $end
$var wire 1 NP final_not $end

$scope module S_not $end
$var wire 1 IP out $end
$var wire 1 SO in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 JP out $end
$var wire 1 IP in1 $end
$var wire 1 bO in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 LP out $end
$var wire 1 JP in1 $end
$var wire 1 JP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 KP out $end
$var wire 1 SO in1 $end
$var wire 1 dO in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 MP out $end
$var wire 1 KP in1 $end
$var wire 1 KP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 NP out $end
$var wire 1 LP in1 $end
$var wire 1 MP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hE out $end
$var wire 1 NP in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 dE Out [3] $end
$var wire 1 eE Out [2] $end
$var wire 1 fE Out [1] $end
$var wire 1 gE Out [0] $end
$var wire 1 OP S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 TE InpA [3] $end
$var wire 1 UE InpA [2] $end
$var wire 1 VE InpA [1] $end
$var wire 1 WE InpA [0] $end
$var wire 1 XE InpB [3] $end
$var wire 1 YE InpB [2] $end
$var wire 1 ZE InpB [1] $end
$var wire 1 [E InpB [0] $end
$var wire 1 PP InpC [3] $end
$var wire 1 QP InpC [2] $end
$var wire 1 RP InpC [1] $end
$var wire 1 SP InpC [0] $end
$var wire 1 TP InpD [3] $end
$var wire 1 UP InpD [2] $end
$var wire 1 VP InpD [1] $end
$var wire 1 WP InpD [0] $end
$var wire 1 XP stage1_1_bit0 $end
$var wire 1 YP stage1_2_bit0 $end
$var wire 1 ZP stage1_1_bit1 $end
$var wire 1 [P stage1_2_bit1 $end
$var wire 1 \P stage1_1_bit2 $end
$var wire 1 ]P stage1_2_bit2 $end
$var wire 1 ^P stage1_1_bit3 $end
$var wire 1 _P stage1_2_bit4 $end
$var wire 1 `P stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 XP Out $end
$var wire 1 b2 S $end
$var wire 1 WE InpA $end
$var wire 1 [E InpB $end
$var wire 1 aP notS $end
$var wire 1 bP nand1 $end
$var wire 1 cP nand2 $end
$var wire 1 dP inputA $end
$var wire 1 eP inputB $end
$var wire 1 fP final_not $end

$scope module S_not $end
$var wire 1 aP out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bP out $end
$var wire 1 aP in1 $end
$var wire 1 WE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dP out $end
$var wire 1 bP in1 $end
$var wire 1 bP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cP out $end
$var wire 1 b2 in1 $end
$var wire 1 [E in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eP out $end
$var wire 1 cP in1 $end
$var wire 1 cP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fP out $end
$var wire 1 dP in1 $end
$var wire 1 eP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XP out $end
$var wire 1 fP in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ZP Out $end
$var wire 1 b2 S $end
$var wire 1 VE InpA $end
$var wire 1 ZE InpB $end
$var wire 1 gP notS $end
$var wire 1 hP nand1 $end
$var wire 1 iP nand2 $end
$var wire 1 jP inputA $end
$var wire 1 kP inputB $end
$var wire 1 lP final_not $end

$scope module S_not $end
$var wire 1 gP out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hP out $end
$var wire 1 gP in1 $end
$var wire 1 VE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jP out $end
$var wire 1 hP in1 $end
$var wire 1 hP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iP out $end
$var wire 1 b2 in1 $end
$var wire 1 ZE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kP out $end
$var wire 1 iP in1 $end
$var wire 1 iP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lP out $end
$var wire 1 jP in1 $end
$var wire 1 kP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZP out $end
$var wire 1 lP in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 \P Out $end
$var wire 1 b2 S $end
$var wire 1 UE InpA $end
$var wire 1 YE InpB $end
$var wire 1 mP notS $end
$var wire 1 nP nand1 $end
$var wire 1 oP nand2 $end
$var wire 1 pP inputA $end
$var wire 1 qP inputB $end
$var wire 1 rP final_not $end

$scope module S_not $end
$var wire 1 mP out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nP out $end
$var wire 1 mP in1 $end
$var wire 1 UE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pP out $end
$var wire 1 nP in1 $end
$var wire 1 nP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oP out $end
$var wire 1 b2 in1 $end
$var wire 1 YE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qP out $end
$var wire 1 oP in1 $end
$var wire 1 oP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rP out $end
$var wire 1 pP in1 $end
$var wire 1 qP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \P out $end
$var wire 1 rP in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ^P Out $end
$var wire 1 b2 S $end
$var wire 1 TE InpA $end
$var wire 1 XE InpB $end
$var wire 1 sP notS $end
$var wire 1 tP nand1 $end
$var wire 1 uP nand2 $end
$var wire 1 vP inputA $end
$var wire 1 wP inputB $end
$var wire 1 xP final_not $end

$scope module S_not $end
$var wire 1 sP out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tP out $end
$var wire 1 sP in1 $end
$var wire 1 TE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vP out $end
$var wire 1 tP in1 $end
$var wire 1 tP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uP out $end
$var wire 1 b2 in1 $end
$var wire 1 XE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wP out $end
$var wire 1 uP in1 $end
$var wire 1 uP in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xP out $end
$var wire 1 vP in1 $end
$var wire 1 wP in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^P out $end
$var wire 1 xP in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 YP Out $end
$var wire 1 b2 S $end
$var wire 1 SP InpA $end
$var wire 1 WP InpB $end
$var wire 1 yP notS $end
$var wire 1 zP nand1 $end
$var wire 1 {P nand2 $end
$var wire 1 |P inputA $end
$var wire 1 }P inputB $end
$var wire 1 ~P final_not $end

$scope module S_not $end
$var wire 1 yP out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zP out $end
$var wire 1 yP in1 $end
$var wire 1 SP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |P out $end
$var wire 1 zP in1 $end
$var wire 1 zP in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {P out $end
$var wire 1 b2 in1 $end
$var wire 1 WP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }P out $end
$var wire 1 {P in1 $end
$var wire 1 {P in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~P out $end
$var wire 1 |P in1 $end
$var wire 1 }P in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YP out $end
$var wire 1 ~P in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 [P Out $end
$var wire 1 b2 S $end
$var wire 1 RP InpA $end
$var wire 1 VP InpB $end
$var wire 1 !Q notS $end
$var wire 1 "Q nand1 $end
$var wire 1 #Q nand2 $end
$var wire 1 $Q inputA $end
$var wire 1 %Q inputB $end
$var wire 1 &Q final_not $end

$scope module S_not $end
$var wire 1 !Q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "Q out $end
$var wire 1 !Q in1 $end
$var wire 1 RP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $Q out $end
$var wire 1 "Q in1 $end
$var wire 1 "Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #Q out $end
$var wire 1 b2 in1 $end
$var wire 1 VP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %Q out $end
$var wire 1 #Q in1 $end
$var wire 1 #Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &Q out $end
$var wire 1 $Q in1 $end
$var wire 1 %Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [P out $end
$var wire 1 &Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ]P Out $end
$var wire 1 b2 S $end
$var wire 1 QP InpA $end
$var wire 1 UP InpB $end
$var wire 1 'Q notS $end
$var wire 1 (Q nand1 $end
$var wire 1 )Q nand2 $end
$var wire 1 *Q inputA $end
$var wire 1 +Q inputB $end
$var wire 1 ,Q final_not $end

$scope module S_not $end
$var wire 1 'Q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (Q out $end
$var wire 1 'Q in1 $end
$var wire 1 QP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *Q out $end
$var wire 1 (Q in1 $end
$var wire 1 (Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )Q out $end
$var wire 1 b2 in1 $end
$var wire 1 UP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +Q out $end
$var wire 1 )Q in1 $end
$var wire 1 )Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,Q out $end
$var wire 1 *Q in1 $end
$var wire 1 +Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]P out $end
$var wire 1 ,Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 `P Out $end
$var wire 1 b2 S $end
$var wire 1 PP InpA $end
$var wire 1 TP InpB $end
$var wire 1 -Q notS $end
$var wire 1 .Q nand1 $end
$var wire 1 /Q nand2 $end
$var wire 1 0Q inputA $end
$var wire 1 1Q inputB $end
$var wire 1 2Q final_not $end

$scope module S_not $end
$var wire 1 -Q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .Q out $end
$var wire 1 -Q in1 $end
$var wire 1 PP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0Q out $end
$var wire 1 .Q in1 $end
$var wire 1 .Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /Q out $end
$var wire 1 b2 in1 $end
$var wire 1 TP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1Q out $end
$var wire 1 /Q in1 $end
$var wire 1 /Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2Q out $end
$var wire 1 0Q in1 $end
$var wire 1 1Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `P out $end
$var wire 1 2Q in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 gE Out $end
$var wire 1 OP S $end
$var wire 1 XP InpA $end
$var wire 1 YP InpB $end
$var wire 1 3Q notS $end
$var wire 1 4Q nand1 $end
$var wire 1 5Q nand2 $end
$var wire 1 6Q inputA $end
$var wire 1 7Q inputB $end
$var wire 1 8Q final_not $end

$scope module S_not $end
$var wire 1 3Q out $end
$var wire 1 OP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4Q out $end
$var wire 1 3Q in1 $end
$var wire 1 XP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6Q out $end
$var wire 1 4Q in1 $end
$var wire 1 4Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5Q out $end
$var wire 1 OP in1 $end
$var wire 1 YP in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7Q out $end
$var wire 1 5Q in1 $end
$var wire 1 5Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8Q out $end
$var wire 1 6Q in1 $end
$var wire 1 7Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gE out $end
$var wire 1 8Q in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 fE Out $end
$var wire 1 OP S $end
$var wire 1 ZP InpA $end
$var wire 1 [P InpB $end
$var wire 1 9Q notS $end
$var wire 1 :Q nand1 $end
$var wire 1 ;Q nand2 $end
$var wire 1 <Q inputA $end
$var wire 1 =Q inputB $end
$var wire 1 >Q final_not $end

$scope module S_not $end
$var wire 1 9Q out $end
$var wire 1 OP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :Q out $end
$var wire 1 9Q in1 $end
$var wire 1 ZP in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <Q out $end
$var wire 1 :Q in1 $end
$var wire 1 :Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;Q out $end
$var wire 1 OP in1 $end
$var wire 1 [P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =Q out $end
$var wire 1 ;Q in1 $end
$var wire 1 ;Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >Q out $end
$var wire 1 <Q in1 $end
$var wire 1 =Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fE out $end
$var wire 1 >Q in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 eE Out $end
$var wire 1 OP S $end
$var wire 1 \P InpA $end
$var wire 1 ]P InpB $end
$var wire 1 ?Q notS $end
$var wire 1 @Q nand1 $end
$var wire 1 AQ nand2 $end
$var wire 1 BQ inputA $end
$var wire 1 CQ inputB $end
$var wire 1 DQ final_not $end

$scope module S_not $end
$var wire 1 ?Q out $end
$var wire 1 OP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @Q out $end
$var wire 1 ?Q in1 $end
$var wire 1 \P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BQ out $end
$var wire 1 @Q in1 $end
$var wire 1 @Q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AQ out $end
$var wire 1 OP in1 $end
$var wire 1 ]P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CQ out $end
$var wire 1 AQ in1 $end
$var wire 1 AQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DQ out $end
$var wire 1 BQ in1 $end
$var wire 1 CQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eE out $end
$var wire 1 DQ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 dE Out $end
$var wire 1 OP S $end
$var wire 1 ^P InpA $end
$var wire 1 `P InpB $end
$var wire 1 EQ notS $end
$var wire 1 FQ nand1 $end
$var wire 1 GQ nand2 $end
$var wire 1 HQ inputA $end
$var wire 1 IQ inputB $end
$var wire 1 JQ final_not $end

$scope module S_not $end
$var wire 1 EQ out $end
$var wire 1 OP in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FQ out $end
$var wire 1 EQ in1 $end
$var wire 1 ^P in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HQ out $end
$var wire 1 FQ in1 $end
$var wire 1 FQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GQ out $end
$var wire 1 OP in1 $end
$var wire 1 `P in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IQ out $end
$var wire 1 GQ in1 $end
$var wire 1 GQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JQ out $end
$var wire 1 HQ in1 $end
$var wire 1 IQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dE out $end
$var wire 1 JQ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 *5 Out [3] $end
$var wire 1 +5 Out [2] $end
$var wire 1 ,5 Out [1] $end
$var wire 1 -5 Out [0] $end
$var wire 1 KQ S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 pE InpA [3] $end
$var wire 1 qE InpA [2] $end
$var wire 1 rE InpA [1] $end
$var wire 1 sE InpA [0] $end
$var wire 1 LQ InpB [3] $end
$var wire 1 MQ InpB [2] $end
$var wire 1 NQ InpB [1] $end
$var wire 1 OQ InpB [0] $end
$var wire 1 PQ InpC [3] $end
$var wire 1 QQ InpC [2] $end
$var wire 1 RQ InpC [1] $end
$var wire 1 SQ InpC [0] $end
$var wire 1 TQ InpD [3] $end
$var wire 1 UQ InpD [2] $end
$var wire 1 VQ InpD [1] $end
$var wire 1 WQ InpD [0] $end
$var wire 1 XQ stage1_1_bit0 $end
$var wire 1 YQ stage1_2_bit0 $end
$var wire 1 ZQ stage1_1_bit1 $end
$var wire 1 [Q stage1_2_bit1 $end
$var wire 1 \Q stage1_1_bit2 $end
$var wire 1 ]Q stage1_2_bit2 $end
$var wire 1 ^Q stage1_1_bit3 $end
$var wire 1 _Q stage1_2_bit4 $end
$var wire 1 `Q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 XQ Out $end
$var wire 1 a2 S $end
$var wire 1 sE InpA $end
$var wire 1 OQ InpB $end
$var wire 1 aQ notS $end
$var wire 1 bQ nand1 $end
$var wire 1 cQ nand2 $end
$var wire 1 dQ inputA $end
$var wire 1 eQ inputB $end
$var wire 1 fQ final_not $end

$scope module S_not $end
$var wire 1 aQ out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bQ out $end
$var wire 1 aQ in1 $end
$var wire 1 sE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dQ out $end
$var wire 1 bQ in1 $end
$var wire 1 bQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cQ out $end
$var wire 1 a2 in1 $end
$var wire 1 OQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eQ out $end
$var wire 1 cQ in1 $end
$var wire 1 cQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fQ out $end
$var wire 1 dQ in1 $end
$var wire 1 eQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XQ out $end
$var wire 1 fQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ZQ Out $end
$var wire 1 a2 S $end
$var wire 1 rE InpA $end
$var wire 1 NQ InpB $end
$var wire 1 gQ notS $end
$var wire 1 hQ nand1 $end
$var wire 1 iQ nand2 $end
$var wire 1 jQ inputA $end
$var wire 1 kQ inputB $end
$var wire 1 lQ final_not $end

$scope module S_not $end
$var wire 1 gQ out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hQ out $end
$var wire 1 gQ in1 $end
$var wire 1 rE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jQ out $end
$var wire 1 hQ in1 $end
$var wire 1 hQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iQ out $end
$var wire 1 a2 in1 $end
$var wire 1 NQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kQ out $end
$var wire 1 iQ in1 $end
$var wire 1 iQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lQ out $end
$var wire 1 jQ in1 $end
$var wire 1 kQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZQ out $end
$var wire 1 lQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 \Q Out $end
$var wire 1 a2 S $end
$var wire 1 qE InpA $end
$var wire 1 MQ InpB $end
$var wire 1 mQ notS $end
$var wire 1 nQ nand1 $end
$var wire 1 oQ nand2 $end
$var wire 1 pQ inputA $end
$var wire 1 qQ inputB $end
$var wire 1 rQ final_not $end

$scope module S_not $end
$var wire 1 mQ out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nQ out $end
$var wire 1 mQ in1 $end
$var wire 1 qE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pQ out $end
$var wire 1 nQ in1 $end
$var wire 1 nQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oQ out $end
$var wire 1 a2 in1 $end
$var wire 1 MQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qQ out $end
$var wire 1 oQ in1 $end
$var wire 1 oQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rQ out $end
$var wire 1 pQ in1 $end
$var wire 1 qQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \Q out $end
$var wire 1 rQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ^Q Out $end
$var wire 1 a2 S $end
$var wire 1 pE InpA $end
$var wire 1 LQ InpB $end
$var wire 1 sQ notS $end
$var wire 1 tQ nand1 $end
$var wire 1 uQ nand2 $end
$var wire 1 vQ inputA $end
$var wire 1 wQ inputB $end
$var wire 1 xQ final_not $end

$scope module S_not $end
$var wire 1 sQ out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tQ out $end
$var wire 1 sQ in1 $end
$var wire 1 pE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vQ out $end
$var wire 1 tQ in1 $end
$var wire 1 tQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uQ out $end
$var wire 1 a2 in1 $end
$var wire 1 LQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wQ out $end
$var wire 1 uQ in1 $end
$var wire 1 uQ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xQ out $end
$var wire 1 vQ in1 $end
$var wire 1 wQ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^Q out $end
$var wire 1 xQ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 YQ Out $end
$var wire 1 a2 S $end
$var wire 1 SQ InpA $end
$var wire 1 WQ InpB $end
$var wire 1 yQ notS $end
$var wire 1 zQ nand1 $end
$var wire 1 {Q nand2 $end
$var wire 1 |Q inputA $end
$var wire 1 }Q inputB $end
$var wire 1 ~Q final_not $end

$scope module S_not $end
$var wire 1 yQ out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zQ out $end
$var wire 1 yQ in1 $end
$var wire 1 SQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |Q out $end
$var wire 1 zQ in1 $end
$var wire 1 zQ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {Q out $end
$var wire 1 a2 in1 $end
$var wire 1 WQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }Q out $end
$var wire 1 {Q in1 $end
$var wire 1 {Q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~Q out $end
$var wire 1 |Q in1 $end
$var wire 1 }Q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YQ out $end
$var wire 1 ~Q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 [Q Out $end
$var wire 1 a2 S $end
$var wire 1 RQ InpA $end
$var wire 1 VQ InpB $end
$var wire 1 !R notS $end
$var wire 1 "R nand1 $end
$var wire 1 #R nand2 $end
$var wire 1 $R inputA $end
$var wire 1 %R inputB $end
$var wire 1 &R final_not $end

$scope module S_not $end
$var wire 1 !R out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "R out $end
$var wire 1 !R in1 $end
$var wire 1 RQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $R out $end
$var wire 1 "R in1 $end
$var wire 1 "R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #R out $end
$var wire 1 a2 in1 $end
$var wire 1 VQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %R out $end
$var wire 1 #R in1 $end
$var wire 1 #R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &R out $end
$var wire 1 $R in1 $end
$var wire 1 %R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [Q out $end
$var wire 1 &R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ]Q Out $end
$var wire 1 a2 S $end
$var wire 1 QQ InpA $end
$var wire 1 UQ InpB $end
$var wire 1 'R notS $end
$var wire 1 (R nand1 $end
$var wire 1 )R nand2 $end
$var wire 1 *R inputA $end
$var wire 1 +R inputB $end
$var wire 1 ,R final_not $end

$scope module S_not $end
$var wire 1 'R out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (R out $end
$var wire 1 'R in1 $end
$var wire 1 QQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *R out $end
$var wire 1 (R in1 $end
$var wire 1 (R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )R out $end
$var wire 1 a2 in1 $end
$var wire 1 UQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +R out $end
$var wire 1 )R in1 $end
$var wire 1 )R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,R out $end
$var wire 1 *R in1 $end
$var wire 1 +R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]Q out $end
$var wire 1 ,R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 `Q Out $end
$var wire 1 a2 S $end
$var wire 1 PQ InpA $end
$var wire 1 TQ InpB $end
$var wire 1 -R notS $end
$var wire 1 .R nand1 $end
$var wire 1 /R nand2 $end
$var wire 1 0R inputA $end
$var wire 1 1R inputB $end
$var wire 1 2R final_not $end

$scope module S_not $end
$var wire 1 -R out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .R out $end
$var wire 1 -R in1 $end
$var wire 1 PQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0R out $end
$var wire 1 .R in1 $end
$var wire 1 .R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /R out $end
$var wire 1 a2 in1 $end
$var wire 1 TQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1R out $end
$var wire 1 /R in1 $end
$var wire 1 /R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2R out $end
$var wire 1 0R in1 $end
$var wire 1 1R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `Q out $end
$var wire 1 2R in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 -5 Out $end
$var wire 1 KQ S $end
$var wire 1 XQ InpA $end
$var wire 1 YQ InpB $end
$var wire 1 3R notS $end
$var wire 1 4R nand1 $end
$var wire 1 5R nand2 $end
$var wire 1 6R inputA $end
$var wire 1 7R inputB $end
$var wire 1 8R final_not $end

$scope module S_not $end
$var wire 1 3R out $end
$var wire 1 KQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4R out $end
$var wire 1 3R in1 $end
$var wire 1 XQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6R out $end
$var wire 1 4R in1 $end
$var wire 1 4R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5R out $end
$var wire 1 KQ in1 $end
$var wire 1 YQ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7R out $end
$var wire 1 5R in1 $end
$var wire 1 5R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8R out $end
$var wire 1 6R in1 $end
$var wire 1 7R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -5 out $end
$var wire 1 8R in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ,5 Out $end
$var wire 1 KQ S $end
$var wire 1 ZQ InpA $end
$var wire 1 [Q InpB $end
$var wire 1 9R notS $end
$var wire 1 :R nand1 $end
$var wire 1 ;R nand2 $end
$var wire 1 <R inputA $end
$var wire 1 =R inputB $end
$var wire 1 >R final_not $end

$scope module S_not $end
$var wire 1 9R out $end
$var wire 1 KQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :R out $end
$var wire 1 9R in1 $end
$var wire 1 ZQ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <R out $end
$var wire 1 :R in1 $end
$var wire 1 :R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;R out $end
$var wire 1 KQ in1 $end
$var wire 1 [Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =R out $end
$var wire 1 ;R in1 $end
$var wire 1 ;R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >R out $end
$var wire 1 <R in1 $end
$var wire 1 =R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,5 out $end
$var wire 1 >R in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 +5 Out $end
$var wire 1 KQ S $end
$var wire 1 \Q InpA $end
$var wire 1 ]Q InpB $end
$var wire 1 ?R notS $end
$var wire 1 @R nand1 $end
$var wire 1 AR nand2 $end
$var wire 1 BR inputA $end
$var wire 1 CR inputB $end
$var wire 1 DR final_not $end

$scope module S_not $end
$var wire 1 ?R out $end
$var wire 1 KQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @R out $end
$var wire 1 ?R in1 $end
$var wire 1 \Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BR out $end
$var wire 1 @R in1 $end
$var wire 1 @R in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AR out $end
$var wire 1 KQ in1 $end
$var wire 1 ]Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CR out $end
$var wire 1 AR in1 $end
$var wire 1 AR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DR out $end
$var wire 1 BR in1 $end
$var wire 1 CR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +5 out $end
$var wire 1 DR in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 *5 Out $end
$var wire 1 KQ S $end
$var wire 1 ^Q InpA $end
$var wire 1 `Q InpB $end
$var wire 1 ER notS $end
$var wire 1 FR nand1 $end
$var wire 1 GR nand2 $end
$var wire 1 HR inputA $end
$var wire 1 IR inputB $end
$var wire 1 JR final_not $end

$scope module S_not $end
$var wire 1 ER out $end
$var wire 1 KQ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FR out $end
$var wire 1 ER in1 $end
$var wire 1 ^Q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HR out $end
$var wire 1 FR in1 $end
$var wire 1 FR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GR out $end
$var wire 1 KQ in1 $end
$var wire 1 `Q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IR out $end
$var wire 1 GR in1 $end
$var wire 1 GR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JR out $end
$var wire 1 HR in1 $end
$var wire 1 IR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *5 out $end
$var wire 1 JR in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 &5 Out [3] $end
$var wire 1 '5 Out [2] $end
$var wire 1 (5 Out [1] $end
$var wire 1 )5 Out [0] $end
$var wire 1 KR S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 lE InpA [3] $end
$var wire 1 mE InpA [2] $end
$var wire 1 nE InpA [1] $end
$var wire 1 oE InpA [0] $end
$var wire 1 LR InpB [3] $end
$var wire 1 MR InpB [2] $end
$var wire 1 NR InpB [1] $end
$var wire 1 OR InpB [0] $end
$var wire 1 PR InpC [3] $end
$var wire 1 QR InpC [2] $end
$var wire 1 RR InpC [1] $end
$var wire 1 SR InpC [0] $end
$var wire 1 TR InpD [3] $end
$var wire 1 UR InpD [2] $end
$var wire 1 VR InpD [1] $end
$var wire 1 WR InpD [0] $end
$var wire 1 XR stage1_1_bit0 $end
$var wire 1 YR stage1_2_bit0 $end
$var wire 1 ZR stage1_1_bit1 $end
$var wire 1 [R stage1_2_bit1 $end
$var wire 1 \R stage1_1_bit2 $end
$var wire 1 ]R stage1_2_bit2 $end
$var wire 1 ^R stage1_1_bit3 $end
$var wire 1 _R stage1_2_bit4 $end
$var wire 1 `R stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 XR Out $end
$var wire 1 a2 S $end
$var wire 1 oE InpA $end
$var wire 1 OR InpB $end
$var wire 1 aR notS $end
$var wire 1 bR nand1 $end
$var wire 1 cR nand2 $end
$var wire 1 dR inputA $end
$var wire 1 eR inputB $end
$var wire 1 fR final_not $end

$scope module S_not $end
$var wire 1 aR out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bR out $end
$var wire 1 aR in1 $end
$var wire 1 oE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 dR out $end
$var wire 1 bR in1 $end
$var wire 1 bR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cR out $end
$var wire 1 a2 in1 $end
$var wire 1 OR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eR out $end
$var wire 1 cR in1 $end
$var wire 1 cR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fR out $end
$var wire 1 dR in1 $end
$var wire 1 eR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XR out $end
$var wire 1 fR in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ZR Out $end
$var wire 1 a2 S $end
$var wire 1 nE InpA $end
$var wire 1 NR InpB $end
$var wire 1 gR notS $end
$var wire 1 hR nand1 $end
$var wire 1 iR nand2 $end
$var wire 1 jR inputA $end
$var wire 1 kR inputB $end
$var wire 1 lR final_not $end

$scope module S_not $end
$var wire 1 gR out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hR out $end
$var wire 1 gR in1 $end
$var wire 1 nE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jR out $end
$var wire 1 hR in1 $end
$var wire 1 hR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iR out $end
$var wire 1 a2 in1 $end
$var wire 1 NR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kR out $end
$var wire 1 iR in1 $end
$var wire 1 iR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lR out $end
$var wire 1 jR in1 $end
$var wire 1 kR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZR out $end
$var wire 1 lR in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 \R Out $end
$var wire 1 a2 S $end
$var wire 1 mE InpA $end
$var wire 1 MR InpB $end
$var wire 1 mR notS $end
$var wire 1 nR nand1 $end
$var wire 1 oR nand2 $end
$var wire 1 pR inputA $end
$var wire 1 qR inputB $end
$var wire 1 rR final_not $end

$scope module S_not $end
$var wire 1 mR out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nR out $end
$var wire 1 mR in1 $end
$var wire 1 mE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pR out $end
$var wire 1 nR in1 $end
$var wire 1 nR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 oR out $end
$var wire 1 a2 in1 $end
$var wire 1 MR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qR out $end
$var wire 1 oR in1 $end
$var wire 1 oR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rR out $end
$var wire 1 pR in1 $end
$var wire 1 qR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \R out $end
$var wire 1 rR in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ^R Out $end
$var wire 1 a2 S $end
$var wire 1 lE InpA $end
$var wire 1 LR InpB $end
$var wire 1 sR notS $end
$var wire 1 tR nand1 $end
$var wire 1 uR nand2 $end
$var wire 1 vR inputA $end
$var wire 1 wR inputB $end
$var wire 1 xR final_not $end

$scope module S_not $end
$var wire 1 sR out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tR out $end
$var wire 1 sR in1 $end
$var wire 1 lE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vR out $end
$var wire 1 tR in1 $end
$var wire 1 tR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uR out $end
$var wire 1 a2 in1 $end
$var wire 1 LR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wR out $end
$var wire 1 uR in1 $end
$var wire 1 uR in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xR out $end
$var wire 1 vR in1 $end
$var wire 1 wR in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^R out $end
$var wire 1 xR in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 YR Out $end
$var wire 1 a2 S $end
$var wire 1 SR InpA $end
$var wire 1 WR InpB $end
$var wire 1 yR notS $end
$var wire 1 zR nand1 $end
$var wire 1 {R nand2 $end
$var wire 1 |R inputA $end
$var wire 1 }R inputB $end
$var wire 1 ~R final_not $end

$scope module S_not $end
$var wire 1 yR out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zR out $end
$var wire 1 yR in1 $end
$var wire 1 SR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |R out $end
$var wire 1 zR in1 $end
$var wire 1 zR in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {R out $end
$var wire 1 a2 in1 $end
$var wire 1 WR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }R out $end
$var wire 1 {R in1 $end
$var wire 1 {R in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~R out $end
$var wire 1 |R in1 $end
$var wire 1 }R in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YR out $end
$var wire 1 ~R in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 [R Out $end
$var wire 1 a2 S $end
$var wire 1 RR InpA $end
$var wire 1 VR InpB $end
$var wire 1 !S notS $end
$var wire 1 "S nand1 $end
$var wire 1 #S nand2 $end
$var wire 1 $S inputA $end
$var wire 1 %S inputB $end
$var wire 1 &S final_not $end

$scope module S_not $end
$var wire 1 !S out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "S out $end
$var wire 1 !S in1 $end
$var wire 1 RR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $S out $end
$var wire 1 "S in1 $end
$var wire 1 "S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #S out $end
$var wire 1 a2 in1 $end
$var wire 1 VR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %S out $end
$var wire 1 #S in1 $end
$var wire 1 #S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &S out $end
$var wire 1 $S in1 $end
$var wire 1 %S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [R out $end
$var wire 1 &S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ]R Out $end
$var wire 1 a2 S $end
$var wire 1 QR InpA $end
$var wire 1 UR InpB $end
$var wire 1 'S notS $end
$var wire 1 (S nand1 $end
$var wire 1 )S nand2 $end
$var wire 1 *S inputA $end
$var wire 1 +S inputB $end
$var wire 1 ,S final_not $end

$scope module S_not $end
$var wire 1 'S out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (S out $end
$var wire 1 'S in1 $end
$var wire 1 QR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *S out $end
$var wire 1 (S in1 $end
$var wire 1 (S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )S out $end
$var wire 1 a2 in1 $end
$var wire 1 UR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +S out $end
$var wire 1 )S in1 $end
$var wire 1 )S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,S out $end
$var wire 1 *S in1 $end
$var wire 1 +S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]R out $end
$var wire 1 ,S in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 `R Out $end
$var wire 1 a2 S $end
$var wire 1 PR InpA $end
$var wire 1 TR InpB $end
$var wire 1 -S notS $end
$var wire 1 .S nand1 $end
$var wire 1 /S nand2 $end
$var wire 1 0S inputA $end
$var wire 1 1S inputB $end
$var wire 1 2S final_not $end

$scope module S_not $end
$var wire 1 -S out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .S out $end
$var wire 1 -S in1 $end
$var wire 1 PR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0S out $end
$var wire 1 .S in1 $end
$var wire 1 .S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /S out $end
$var wire 1 a2 in1 $end
$var wire 1 TR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1S out $end
$var wire 1 /S in1 $end
$var wire 1 /S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2S out $end
$var wire 1 0S in1 $end
$var wire 1 1S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `R out $end
$var wire 1 2S in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 )5 Out $end
$var wire 1 KR S $end
$var wire 1 XR InpA $end
$var wire 1 YR InpB $end
$var wire 1 3S notS $end
$var wire 1 4S nand1 $end
$var wire 1 5S nand2 $end
$var wire 1 6S inputA $end
$var wire 1 7S inputB $end
$var wire 1 8S final_not $end

$scope module S_not $end
$var wire 1 3S out $end
$var wire 1 KR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4S out $end
$var wire 1 3S in1 $end
$var wire 1 XR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6S out $end
$var wire 1 4S in1 $end
$var wire 1 4S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5S out $end
$var wire 1 KR in1 $end
$var wire 1 YR in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7S out $end
$var wire 1 5S in1 $end
$var wire 1 5S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8S out $end
$var wire 1 6S in1 $end
$var wire 1 7S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )5 out $end
$var wire 1 8S in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 (5 Out $end
$var wire 1 KR S $end
$var wire 1 ZR InpA $end
$var wire 1 [R InpB $end
$var wire 1 9S notS $end
$var wire 1 :S nand1 $end
$var wire 1 ;S nand2 $end
$var wire 1 <S inputA $end
$var wire 1 =S inputB $end
$var wire 1 >S final_not $end

$scope module S_not $end
$var wire 1 9S out $end
$var wire 1 KR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :S out $end
$var wire 1 9S in1 $end
$var wire 1 ZR in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <S out $end
$var wire 1 :S in1 $end
$var wire 1 :S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;S out $end
$var wire 1 KR in1 $end
$var wire 1 [R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =S out $end
$var wire 1 ;S in1 $end
$var wire 1 ;S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >S out $end
$var wire 1 <S in1 $end
$var wire 1 =S in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (5 out $end
$var wire 1 >S in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 '5 Out $end
$var wire 1 KR S $end
$var wire 1 \R InpA $end
$var wire 1 ]R InpB $end
$var wire 1 ?S notS $end
$var wire 1 @S nand1 $end
$var wire 1 AS nand2 $end
$var wire 1 BS inputA $end
$var wire 1 CS inputB $end
$var wire 1 DS final_not $end

$scope module S_not $end
$var wire 1 ?S out $end
$var wire 1 KR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @S out $end
$var wire 1 ?S in1 $end
$var wire 1 \R in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 BS out $end
$var wire 1 @S in1 $end
$var wire 1 @S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 AS out $end
$var wire 1 KR in1 $end
$var wire 1 ]R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 CS out $end
$var wire 1 AS in1 $end
$var wire 1 AS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 DS out $end
$var wire 1 BS in1 $end
$var wire 1 CS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '5 out $end
$var wire 1 DS in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 &5 Out $end
$var wire 1 KR S $end
$var wire 1 ^R InpA $end
$var wire 1 `R InpB $end
$var wire 1 ES notS $end
$var wire 1 FS nand1 $end
$var wire 1 GS nand2 $end
$var wire 1 HS inputA $end
$var wire 1 IS inputB $end
$var wire 1 JS final_not $end

$scope module S_not $end
$var wire 1 ES out $end
$var wire 1 KR in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 FS out $end
$var wire 1 ES in1 $end
$var wire 1 ^R in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 HS out $end
$var wire 1 FS in1 $end
$var wire 1 FS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 GS out $end
$var wire 1 KR in1 $end
$var wire 1 `R in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 IS out $end
$var wire 1 GS in1 $end
$var wire 1 GS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 JS out $end
$var wire 1 HS in1 $end
$var wire 1 IS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &5 out $end
$var wire 1 JS in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 "5 Out [3] $end
$var wire 1 #5 Out [2] $end
$var wire 1 $5 Out [1] $end
$var wire 1 %5 Out [0] $end
$var wire 1 KS S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 hE InpA [3] $end
$var wire 1 iE InpA [2] $end
$var wire 1 jE InpA [1] $end
$var wire 1 kE InpA [0] $end
$var wire 1 pE InpB [3] $end
$var wire 1 qE InpB [2] $end
$var wire 1 rE InpB [1] $end
$var wire 1 sE InpB [0] $end
$var wire 1 LS InpC [3] $end
$var wire 1 MS InpC [2] $end
$var wire 1 NS InpC [1] $end
$var wire 1 OS InpC [0] $end
$var wire 1 PS InpD [3] $end
$var wire 1 QS InpD [2] $end
$var wire 1 RS InpD [1] $end
$var wire 1 SS InpD [0] $end
$var wire 1 TS stage1_1_bit0 $end
$var wire 1 US stage1_2_bit0 $end
$var wire 1 VS stage1_1_bit1 $end
$var wire 1 WS stage1_2_bit1 $end
$var wire 1 XS stage1_1_bit2 $end
$var wire 1 YS stage1_2_bit2 $end
$var wire 1 ZS stage1_1_bit3 $end
$var wire 1 [S stage1_2_bit4 $end
$var wire 1 \S stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 TS Out $end
$var wire 1 a2 S $end
$var wire 1 kE InpA $end
$var wire 1 sE InpB $end
$var wire 1 ]S notS $end
$var wire 1 ^S nand1 $end
$var wire 1 _S nand2 $end
$var wire 1 `S inputA $end
$var wire 1 aS inputB $end
$var wire 1 bS final_not $end

$scope module S_not $end
$var wire 1 ]S out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^S out $end
$var wire 1 ]S in1 $end
$var wire 1 kE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `S out $end
$var wire 1 ^S in1 $end
$var wire 1 ^S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _S out $end
$var wire 1 a2 in1 $end
$var wire 1 sE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 aS out $end
$var wire 1 _S in1 $end
$var wire 1 _S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bS out $end
$var wire 1 `S in1 $end
$var wire 1 aS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TS out $end
$var wire 1 bS in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 VS Out $end
$var wire 1 a2 S $end
$var wire 1 jE InpA $end
$var wire 1 rE InpB $end
$var wire 1 cS notS $end
$var wire 1 dS nand1 $end
$var wire 1 eS nand2 $end
$var wire 1 fS inputA $end
$var wire 1 gS inputB $end
$var wire 1 hS final_not $end

$scope module S_not $end
$var wire 1 cS out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dS out $end
$var wire 1 cS in1 $end
$var wire 1 jE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fS out $end
$var wire 1 dS in1 $end
$var wire 1 dS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eS out $end
$var wire 1 a2 in1 $end
$var wire 1 rE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gS out $end
$var wire 1 eS in1 $end
$var wire 1 eS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hS out $end
$var wire 1 fS in1 $end
$var wire 1 gS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VS out $end
$var wire 1 hS in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 XS Out $end
$var wire 1 a2 S $end
$var wire 1 iE InpA $end
$var wire 1 qE InpB $end
$var wire 1 iS notS $end
$var wire 1 jS nand1 $end
$var wire 1 kS nand2 $end
$var wire 1 lS inputA $end
$var wire 1 mS inputB $end
$var wire 1 nS final_not $end

$scope module S_not $end
$var wire 1 iS out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jS out $end
$var wire 1 iS in1 $end
$var wire 1 iE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lS out $end
$var wire 1 jS in1 $end
$var wire 1 jS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kS out $end
$var wire 1 a2 in1 $end
$var wire 1 qE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mS out $end
$var wire 1 kS in1 $end
$var wire 1 kS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 nS out $end
$var wire 1 lS in1 $end
$var wire 1 mS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XS out $end
$var wire 1 nS in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ZS Out $end
$var wire 1 a2 S $end
$var wire 1 hE InpA $end
$var wire 1 pE InpB $end
$var wire 1 oS notS $end
$var wire 1 pS nand1 $end
$var wire 1 qS nand2 $end
$var wire 1 rS inputA $end
$var wire 1 sS inputB $end
$var wire 1 tS final_not $end

$scope module S_not $end
$var wire 1 oS out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 pS out $end
$var wire 1 oS in1 $end
$var wire 1 hE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 rS out $end
$var wire 1 pS in1 $end
$var wire 1 pS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 qS out $end
$var wire 1 a2 in1 $end
$var wire 1 pE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 sS out $end
$var wire 1 qS in1 $end
$var wire 1 qS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 tS out $end
$var wire 1 rS in1 $end
$var wire 1 sS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZS out $end
$var wire 1 tS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 US Out $end
$var wire 1 a2 S $end
$var wire 1 OS InpA $end
$var wire 1 SS InpB $end
$var wire 1 uS notS $end
$var wire 1 vS nand1 $end
$var wire 1 wS nand2 $end
$var wire 1 xS inputA $end
$var wire 1 yS inputB $end
$var wire 1 zS final_not $end

$scope module S_not $end
$var wire 1 uS out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 vS out $end
$var wire 1 uS in1 $end
$var wire 1 OS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 xS out $end
$var wire 1 vS in1 $end
$var wire 1 vS in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 wS out $end
$var wire 1 a2 in1 $end
$var wire 1 SS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 yS out $end
$var wire 1 wS in1 $end
$var wire 1 wS in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 zS out $end
$var wire 1 xS in1 $end
$var wire 1 yS in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 US out $end
$var wire 1 zS in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 WS Out $end
$var wire 1 a2 S $end
$var wire 1 NS InpA $end
$var wire 1 RS InpB $end
$var wire 1 {S notS $end
$var wire 1 |S nand1 $end
$var wire 1 }S nand2 $end
$var wire 1 ~S inputA $end
$var wire 1 !T inputB $end
$var wire 1 "T final_not $end

$scope module S_not $end
$var wire 1 {S out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |S out $end
$var wire 1 {S in1 $end
$var wire 1 NS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~S out $end
$var wire 1 |S in1 $end
$var wire 1 |S in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }S out $end
$var wire 1 a2 in1 $end
$var wire 1 RS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !T out $end
$var wire 1 }S in1 $end
$var wire 1 }S in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 "T out $end
$var wire 1 ~S in1 $end
$var wire 1 !T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WS out $end
$var wire 1 "T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 YS Out $end
$var wire 1 a2 S $end
$var wire 1 MS InpA $end
$var wire 1 QS InpB $end
$var wire 1 #T notS $end
$var wire 1 $T nand1 $end
$var wire 1 %T nand2 $end
$var wire 1 &T inputA $end
$var wire 1 'T inputB $end
$var wire 1 (T final_not $end

$scope module S_not $end
$var wire 1 #T out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $T out $end
$var wire 1 #T in1 $end
$var wire 1 MS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &T out $end
$var wire 1 $T in1 $end
$var wire 1 $T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %T out $end
$var wire 1 a2 in1 $end
$var wire 1 QS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'T out $end
$var wire 1 %T in1 $end
$var wire 1 %T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (T out $end
$var wire 1 &T in1 $end
$var wire 1 'T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YS out $end
$var wire 1 (T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 \S Out $end
$var wire 1 a2 S $end
$var wire 1 LS InpA $end
$var wire 1 PS InpB $end
$var wire 1 )T notS $end
$var wire 1 *T nand1 $end
$var wire 1 +T nand2 $end
$var wire 1 ,T inputA $end
$var wire 1 -T inputB $end
$var wire 1 .T final_not $end

$scope module S_not $end
$var wire 1 )T out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *T out $end
$var wire 1 )T in1 $end
$var wire 1 LS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,T out $end
$var wire 1 *T in1 $end
$var wire 1 *T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +T out $end
$var wire 1 a2 in1 $end
$var wire 1 PS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -T out $end
$var wire 1 +T in1 $end
$var wire 1 +T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .T out $end
$var wire 1 ,T in1 $end
$var wire 1 -T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \S out $end
$var wire 1 .T in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 %5 Out $end
$var wire 1 KS S $end
$var wire 1 TS InpA $end
$var wire 1 US InpB $end
$var wire 1 /T notS $end
$var wire 1 0T nand1 $end
$var wire 1 1T nand2 $end
$var wire 1 2T inputA $end
$var wire 1 3T inputB $end
$var wire 1 4T final_not $end

$scope module S_not $end
$var wire 1 /T out $end
$var wire 1 KS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0T out $end
$var wire 1 /T in1 $end
$var wire 1 TS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2T out $end
$var wire 1 0T in1 $end
$var wire 1 0T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1T out $end
$var wire 1 KS in1 $end
$var wire 1 US in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3T out $end
$var wire 1 1T in1 $end
$var wire 1 1T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4T out $end
$var wire 1 2T in1 $end
$var wire 1 3T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %5 out $end
$var wire 1 4T in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 $5 Out $end
$var wire 1 KS S $end
$var wire 1 VS InpA $end
$var wire 1 WS InpB $end
$var wire 1 5T notS $end
$var wire 1 6T nand1 $end
$var wire 1 7T nand2 $end
$var wire 1 8T inputA $end
$var wire 1 9T inputB $end
$var wire 1 :T final_not $end

$scope module S_not $end
$var wire 1 5T out $end
$var wire 1 KS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6T out $end
$var wire 1 5T in1 $end
$var wire 1 VS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8T out $end
$var wire 1 6T in1 $end
$var wire 1 6T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7T out $end
$var wire 1 KS in1 $end
$var wire 1 WS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9T out $end
$var wire 1 7T in1 $end
$var wire 1 7T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :T out $end
$var wire 1 8T in1 $end
$var wire 1 9T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $5 out $end
$var wire 1 :T in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 #5 Out $end
$var wire 1 KS S $end
$var wire 1 XS InpA $end
$var wire 1 YS InpB $end
$var wire 1 ;T notS $end
$var wire 1 <T nand1 $end
$var wire 1 =T nand2 $end
$var wire 1 >T inputA $end
$var wire 1 ?T inputB $end
$var wire 1 @T final_not $end

$scope module S_not $end
$var wire 1 ;T out $end
$var wire 1 KS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <T out $end
$var wire 1 ;T in1 $end
$var wire 1 XS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >T out $end
$var wire 1 <T in1 $end
$var wire 1 <T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =T out $end
$var wire 1 KS in1 $end
$var wire 1 YS in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?T out $end
$var wire 1 =T in1 $end
$var wire 1 =T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @T out $end
$var wire 1 >T in1 $end
$var wire 1 ?T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #5 out $end
$var wire 1 @T in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 "5 Out $end
$var wire 1 KS S $end
$var wire 1 ZS InpA $end
$var wire 1 \S InpB $end
$var wire 1 AT notS $end
$var wire 1 BT nand1 $end
$var wire 1 CT nand2 $end
$var wire 1 DT inputA $end
$var wire 1 ET inputB $end
$var wire 1 FT final_not $end

$scope module S_not $end
$var wire 1 AT out $end
$var wire 1 KS in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 BT out $end
$var wire 1 AT in1 $end
$var wire 1 ZS in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 DT out $end
$var wire 1 BT in1 $end
$var wire 1 BT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 CT out $end
$var wire 1 KS in1 $end
$var wire 1 \S in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ET out $end
$var wire 1 CT in1 $end
$var wire 1 CT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 FT out $end
$var wire 1 DT in1 $end
$var wire 1 ET in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "5 out $end
$var wire 1 FT in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 |4 Out [3] $end
$var wire 1 }4 Out [2] $end
$var wire 1 ~4 Out [1] $end
$var wire 1 !5 Out [0] $end
$var wire 1 GT S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 dE InpA [3] $end
$var wire 1 eE InpA [2] $end
$var wire 1 fE InpA [1] $end
$var wire 1 gE InpA [0] $end
$var wire 1 lE InpB [3] $end
$var wire 1 mE InpB [2] $end
$var wire 1 nE InpB [1] $end
$var wire 1 oE InpB [0] $end
$var wire 1 HT InpC [3] $end
$var wire 1 IT InpC [2] $end
$var wire 1 JT InpC [1] $end
$var wire 1 KT InpC [0] $end
$var wire 1 LT InpD [3] $end
$var wire 1 MT InpD [2] $end
$var wire 1 NT InpD [1] $end
$var wire 1 OT InpD [0] $end
$var wire 1 PT stage1_1_bit0 $end
$var wire 1 QT stage1_2_bit0 $end
$var wire 1 RT stage1_1_bit1 $end
$var wire 1 ST stage1_2_bit1 $end
$var wire 1 TT stage1_1_bit2 $end
$var wire 1 UT stage1_2_bit2 $end
$var wire 1 VT stage1_1_bit3 $end
$var wire 1 WT stage1_2_bit4 $end
$var wire 1 XT stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 PT Out $end
$var wire 1 a2 S $end
$var wire 1 gE InpA $end
$var wire 1 oE InpB $end
$var wire 1 YT notS $end
$var wire 1 ZT nand1 $end
$var wire 1 [T nand2 $end
$var wire 1 \T inputA $end
$var wire 1 ]T inputB $end
$var wire 1 ^T final_not $end

$scope module S_not $end
$var wire 1 YT out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ZT out $end
$var wire 1 YT in1 $end
$var wire 1 gE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \T out $end
$var wire 1 ZT in1 $end
$var wire 1 ZT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [T out $end
$var wire 1 a2 in1 $end
$var wire 1 oE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]T out $end
$var wire 1 [T in1 $end
$var wire 1 [T in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^T out $end
$var wire 1 \T in1 $end
$var wire 1 ]T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 PT out $end
$var wire 1 ^T in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 RT Out $end
$var wire 1 a2 S $end
$var wire 1 fE InpA $end
$var wire 1 nE InpB $end
$var wire 1 _T notS $end
$var wire 1 `T nand1 $end
$var wire 1 aT nand2 $end
$var wire 1 bT inputA $end
$var wire 1 cT inputB $end
$var wire 1 dT final_not $end

$scope module S_not $end
$var wire 1 _T out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `T out $end
$var wire 1 _T in1 $end
$var wire 1 fE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bT out $end
$var wire 1 `T in1 $end
$var wire 1 `T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aT out $end
$var wire 1 a2 in1 $end
$var wire 1 nE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cT out $end
$var wire 1 aT in1 $end
$var wire 1 aT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dT out $end
$var wire 1 bT in1 $end
$var wire 1 cT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RT out $end
$var wire 1 dT in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 TT Out $end
$var wire 1 a2 S $end
$var wire 1 eE InpA $end
$var wire 1 mE InpB $end
$var wire 1 eT notS $end
$var wire 1 fT nand1 $end
$var wire 1 gT nand2 $end
$var wire 1 hT inputA $end
$var wire 1 iT inputB $end
$var wire 1 jT final_not $end

$scope module S_not $end
$var wire 1 eT out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fT out $end
$var wire 1 eT in1 $end
$var wire 1 eE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hT out $end
$var wire 1 fT in1 $end
$var wire 1 fT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gT out $end
$var wire 1 a2 in1 $end
$var wire 1 mE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iT out $end
$var wire 1 gT in1 $end
$var wire 1 gT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jT out $end
$var wire 1 hT in1 $end
$var wire 1 iT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TT out $end
$var wire 1 jT in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 VT Out $end
$var wire 1 a2 S $end
$var wire 1 dE InpA $end
$var wire 1 lE InpB $end
$var wire 1 kT notS $end
$var wire 1 lT nand1 $end
$var wire 1 mT nand2 $end
$var wire 1 nT inputA $end
$var wire 1 oT inputB $end
$var wire 1 pT final_not $end

$scope module S_not $end
$var wire 1 kT out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lT out $end
$var wire 1 kT in1 $end
$var wire 1 dE in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nT out $end
$var wire 1 lT in1 $end
$var wire 1 lT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mT out $end
$var wire 1 a2 in1 $end
$var wire 1 lE in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 oT out $end
$var wire 1 mT in1 $end
$var wire 1 mT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pT out $end
$var wire 1 nT in1 $end
$var wire 1 oT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VT out $end
$var wire 1 pT in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 QT Out $end
$var wire 1 a2 S $end
$var wire 1 KT InpA $end
$var wire 1 OT InpB $end
$var wire 1 qT notS $end
$var wire 1 rT nand1 $end
$var wire 1 sT nand2 $end
$var wire 1 tT inputA $end
$var wire 1 uT inputB $end
$var wire 1 vT final_not $end

$scope module S_not $end
$var wire 1 qT out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rT out $end
$var wire 1 qT in1 $end
$var wire 1 KT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tT out $end
$var wire 1 rT in1 $end
$var wire 1 rT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sT out $end
$var wire 1 a2 in1 $end
$var wire 1 OT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uT out $end
$var wire 1 sT in1 $end
$var wire 1 sT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vT out $end
$var wire 1 tT in1 $end
$var wire 1 uT in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 QT out $end
$var wire 1 vT in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ST Out $end
$var wire 1 a2 S $end
$var wire 1 JT InpA $end
$var wire 1 NT InpB $end
$var wire 1 wT notS $end
$var wire 1 xT nand1 $end
$var wire 1 yT nand2 $end
$var wire 1 zT inputA $end
$var wire 1 {T inputB $end
$var wire 1 |T final_not $end

$scope module S_not $end
$var wire 1 wT out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xT out $end
$var wire 1 wT in1 $end
$var wire 1 JT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zT out $end
$var wire 1 xT in1 $end
$var wire 1 xT in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yT out $end
$var wire 1 a2 in1 $end
$var wire 1 NT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {T out $end
$var wire 1 yT in1 $end
$var wire 1 yT in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |T out $end
$var wire 1 zT in1 $end
$var wire 1 {T in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ST out $end
$var wire 1 |T in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 UT Out $end
$var wire 1 a2 S $end
$var wire 1 IT InpA $end
$var wire 1 MT InpB $end
$var wire 1 }T notS $end
$var wire 1 ~T nand1 $end
$var wire 1 !U nand2 $end
$var wire 1 "U inputA $end
$var wire 1 #U inputB $end
$var wire 1 $U final_not $end

$scope module S_not $end
$var wire 1 }T out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~T out $end
$var wire 1 }T in1 $end
$var wire 1 IT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 "U out $end
$var wire 1 ~T in1 $end
$var wire 1 ~T in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !U out $end
$var wire 1 a2 in1 $end
$var wire 1 MT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #U out $end
$var wire 1 !U in1 $end
$var wire 1 !U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $U out $end
$var wire 1 "U in1 $end
$var wire 1 #U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 UT out $end
$var wire 1 $U in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 XT Out $end
$var wire 1 a2 S $end
$var wire 1 HT InpA $end
$var wire 1 LT InpB $end
$var wire 1 %U notS $end
$var wire 1 &U nand1 $end
$var wire 1 'U nand2 $end
$var wire 1 (U inputA $end
$var wire 1 )U inputB $end
$var wire 1 *U final_not $end

$scope module S_not $end
$var wire 1 %U out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &U out $end
$var wire 1 %U in1 $end
$var wire 1 HT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (U out $end
$var wire 1 &U in1 $end
$var wire 1 &U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 'U out $end
$var wire 1 a2 in1 $end
$var wire 1 LT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 )U out $end
$var wire 1 'U in1 $end
$var wire 1 'U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *U out $end
$var wire 1 (U in1 $end
$var wire 1 )U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XT out $end
$var wire 1 *U in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 !5 Out $end
$var wire 1 GT S $end
$var wire 1 PT InpA $end
$var wire 1 QT InpB $end
$var wire 1 +U notS $end
$var wire 1 ,U nand1 $end
$var wire 1 -U nand2 $end
$var wire 1 .U inputA $end
$var wire 1 /U inputB $end
$var wire 1 0U final_not $end

$scope module S_not $end
$var wire 1 +U out $end
$var wire 1 GT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,U out $end
$var wire 1 +U in1 $end
$var wire 1 PT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .U out $end
$var wire 1 ,U in1 $end
$var wire 1 ,U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -U out $end
$var wire 1 GT in1 $end
$var wire 1 QT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /U out $end
$var wire 1 -U in1 $end
$var wire 1 -U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0U out $end
$var wire 1 .U in1 $end
$var wire 1 /U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !5 out $end
$var wire 1 0U in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ~4 Out $end
$var wire 1 GT S $end
$var wire 1 RT InpA $end
$var wire 1 ST InpB $end
$var wire 1 1U notS $end
$var wire 1 2U nand1 $end
$var wire 1 3U nand2 $end
$var wire 1 4U inputA $end
$var wire 1 5U inputB $end
$var wire 1 6U final_not $end

$scope module S_not $end
$var wire 1 1U out $end
$var wire 1 GT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2U out $end
$var wire 1 1U in1 $end
$var wire 1 RT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4U out $end
$var wire 1 2U in1 $end
$var wire 1 2U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3U out $end
$var wire 1 GT in1 $end
$var wire 1 ST in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5U out $end
$var wire 1 3U in1 $end
$var wire 1 3U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6U out $end
$var wire 1 4U in1 $end
$var wire 1 5U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~4 out $end
$var wire 1 6U in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 }4 Out $end
$var wire 1 GT S $end
$var wire 1 TT InpA $end
$var wire 1 UT InpB $end
$var wire 1 7U notS $end
$var wire 1 8U nand1 $end
$var wire 1 9U nand2 $end
$var wire 1 :U inputA $end
$var wire 1 ;U inputB $end
$var wire 1 <U final_not $end

$scope module S_not $end
$var wire 1 7U out $end
$var wire 1 GT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8U out $end
$var wire 1 7U in1 $end
$var wire 1 TT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :U out $end
$var wire 1 8U in1 $end
$var wire 1 8U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9U out $end
$var wire 1 GT in1 $end
$var wire 1 UT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;U out $end
$var wire 1 9U in1 $end
$var wire 1 9U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <U out $end
$var wire 1 :U in1 $end
$var wire 1 ;U in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }4 out $end
$var wire 1 <U in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 |4 Out $end
$var wire 1 GT S $end
$var wire 1 VT InpA $end
$var wire 1 XT InpB $end
$var wire 1 =U notS $end
$var wire 1 >U nand1 $end
$var wire 1 ?U nand2 $end
$var wire 1 @U inputA $end
$var wire 1 AU inputB $end
$var wire 1 BU final_not $end

$scope module S_not $end
$var wire 1 =U out $end
$var wire 1 GT in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >U out $end
$var wire 1 =U in1 $end
$var wire 1 VT in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @U out $end
$var wire 1 >U in1 $end
$var wire 1 >U in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?U out $end
$var wire 1 GT in1 $end
$var wire 1 XT in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 AU out $end
$var wire 1 ?U in1 $end
$var wire 1 ?U in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 BU out $end
$var wire 1 @U in1 $end
$var wire 1 AU in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |4 out $end
$var wire 1 BU in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_2 $end
$var parameter 32 CU OPERAND_WIDTH $end
$var parameter 32 DU SHAMT_WIDTH $end
$var parameter 32 EU NUM_OPERATIONS $end
$var wire 1 E2 in [15] $end
$var wire 1 F2 in [14] $end
$var wire 1 G2 in [13] $end
$var wire 1 H2 in [12] $end
$var wire 1 I2 in [11] $end
$var wire 1 J2 in [10] $end
$var wire 1 K2 in [9] $end
$var wire 1 L2 in [8] $end
$var wire 1 M2 in [7] $end
$var wire 1 N2 in [6] $end
$var wire 1 O2 in [5] $end
$var wire 1 P2 in [4] $end
$var wire 1 Q2 in [3] $end
$var wire 1 R2 in [2] $end
$var wire 1 S2 in [1] $end
$var wire 1 T2 in [0] $end
$var wire 1 a2 shamt [3] $end
$var wire 1 b2 shamt [2] $end
$var wire 1 c2 shamt [1] $end
$var wire 1 d2 shamt [0] $end
$var wire 1 .5 out [15] $end
$var wire 1 /5 out [14] $end
$var wire 1 05 out [13] $end
$var wire 1 15 out [12] $end
$var wire 1 25 out [11] $end
$var wire 1 35 out [10] $end
$var wire 1 45 out [9] $end
$var wire 1 55 out [8] $end
$var wire 1 65 out [7] $end
$var wire 1 75 out [6] $end
$var wire 1 85 out [5] $end
$var wire 1 95 out [4] $end
$var wire 1 :5 out [3] $end
$var wire 1 ;5 out [2] $end
$var wire 1 <5 out [1] $end
$var wire 1 =5 out [0] $end
$var wire 1 FU shift1 [15] $end
$var wire 1 GU shift1 [14] $end
$var wire 1 HU shift1 [13] $end
$var wire 1 IU shift1 [12] $end
$var wire 1 JU shift1 [11] $end
$var wire 1 KU shift1 [10] $end
$var wire 1 LU shift1 [9] $end
$var wire 1 MU shift1 [8] $end
$var wire 1 NU shift1 [7] $end
$var wire 1 OU shift1 [6] $end
$var wire 1 PU shift1 [5] $end
$var wire 1 QU shift1 [4] $end
$var wire 1 RU shift1 [3] $end
$var wire 1 SU shift1 [2] $end
$var wire 1 TU shift1 [1] $end
$var wire 1 UU shift1 [0] $end
$var wire 1 VU shift2 [15] $end
$var wire 1 WU shift2 [14] $end
$var wire 1 XU shift2 [13] $end
$var wire 1 YU shift2 [12] $end
$var wire 1 ZU shift2 [11] $end
$var wire 1 [U shift2 [10] $end
$var wire 1 \U shift2 [9] $end
$var wire 1 ]U shift2 [8] $end
$var wire 1 ^U shift2 [7] $end
$var wire 1 _U shift2 [6] $end
$var wire 1 `U shift2 [5] $end
$var wire 1 aU shift2 [4] $end
$var wire 1 bU shift2 [3] $end
$var wire 1 cU shift2 [2] $end
$var wire 1 dU shift2 [1] $end
$var wire 1 eU shift2 [0] $end
$var wire 1 fU shift4 [15] $end
$var wire 1 gU shift4 [14] $end
$var wire 1 hU shift4 [13] $end
$var wire 1 iU shift4 [12] $end
$var wire 1 jU shift4 [11] $end
$var wire 1 kU shift4 [10] $end
$var wire 1 lU shift4 [9] $end
$var wire 1 mU shift4 [8] $end
$var wire 1 nU shift4 [7] $end
$var wire 1 oU shift4 [6] $end
$var wire 1 pU shift4 [5] $end
$var wire 1 qU shift4 [4] $end
$var wire 1 rU shift4 [3] $end
$var wire 1 sU shift4 [2] $end
$var wire 1 tU shift4 [1] $end
$var wire 1 uU shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 RU Out [3] $end
$var wire 1 SU Out [2] $end
$var wire 1 TU Out [1] $end
$var wire 1 UU Out [0] $end
$var wire 1 vU S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 Q2 InpA [3] $end
$var wire 1 R2 InpA [2] $end
$var wire 1 S2 InpA [1] $end
$var wire 1 T2 InpA [0] $end
$var wire 1 P2 InpB [3] $end
$var wire 1 Q2 InpB [2] $end
$var wire 1 R2 InpB [1] $end
$var wire 1 S2 InpB [0] $end
$var wire 1 wU InpC [3] $end
$var wire 1 xU InpC [2] $end
$var wire 1 yU InpC [1] $end
$var wire 1 zU InpC [0] $end
$var wire 1 {U InpD [3] $end
$var wire 1 |U InpD [2] $end
$var wire 1 }U InpD [1] $end
$var wire 1 ~U InpD [0] $end
$var wire 1 !V stage1_1_bit0 $end
$var wire 1 "V stage1_2_bit0 $end
$var wire 1 #V stage1_1_bit1 $end
$var wire 1 $V stage1_2_bit1 $end
$var wire 1 %V stage1_1_bit2 $end
$var wire 1 &V stage1_2_bit2 $end
$var wire 1 'V stage1_1_bit3 $end
$var wire 1 (V stage1_2_bit4 $end
$var wire 1 )V stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 !V Out $end
$var wire 1 d2 S $end
$var wire 1 T2 InpA $end
$var wire 1 S2 InpB $end
$var wire 1 *V notS $end
$var wire 1 +V nand1 $end
$var wire 1 ,V nand2 $end
$var wire 1 -V inputA $end
$var wire 1 .V inputB $end
$var wire 1 /V final_not $end

$scope module S_not $end
$var wire 1 *V out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +V out $end
$var wire 1 *V in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -V out $end
$var wire 1 +V in1 $end
$var wire 1 +V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,V out $end
$var wire 1 d2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .V out $end
$var wire 1 ,V in1 $end
$var wire 1 ,V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /V out $end
$var wire 1 -V in1 $end
$var wire 1 .V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !V out $end
$var wire 1 /V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 #V Out $end
$var wire 1 d2 S $end
$var wire 1 S2 InpA $end
$var wire 1 R2 InpB $end
$var wire 1 0V notS $end
$var wire 1 1V nand1 $end
$var wire 1 2V nand2 $end
$var wire 1 3V inputA $end
$var wire 1 4V inputB $end
$var wire 1 5V final_not $end

$scope module S_not $end
$var wire 1 0V out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1V out $end
$var wire 1 0V in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3V out $end
$var wire 1 1V in1 $end
$var wire 1 1V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2V out $end
$var wire 1 d2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4V out $end
$var wire 1 2V in1 $end
$var wire 1 2V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5V out $end
$var wire 1 3V in1 $end
$var wire 1 4V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #V out $end
$var wire 1 5V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 %V Out $end
$var wire 1 d2 S $end
$var wire 1 R2 InpA $end
$var wire 1 Q2 InpB $end
$var wire 1 6V notS $end
$var wire 1 7V nand1 $end
$var wire 1 8V nand2 $end
$var wire 1 9V inputA $end
$var wire 1 :V inputB $end
$var wire 1 ;V final_not $end

$scope module S_not $end
$var wire 1 6V out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7V out $end
$var wire 1 6V in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9V out $end
$var wire 1 7V in1 $end
$var wire 1 7V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8V out $end
$var wire 1 d2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :V out $end
$var wire 1 8V in1 $end
$var wire 1 8V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;V out $end
$var wire 1 9V in1 $end
$var wire 1 :V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %V out $end
$var wire 1 ;V in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 'V Out $end
$var wire 1 d2 S $end
$var wire 1 Q2 InpA $end
$var wire 1 P2 InpB $end
$var wire 1 <V notS $end
$var wire 1 =V nand1 $end
$var wire 1 >V nand2 $end
$var wire 1 ?V inputA $end
$var wire 1 @V inputB $end
$var wire 1 AV final_not $end

$scope module S_not $end
$var wire 1 <V out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =V out $end
$var wire 1 <V in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?V out $end
$var wire 1 =V in1 $end
$var wire 1 =V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >V out $end
$var wire 1 d2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @V out $end
$var wire 1 >V in1 $end
$var wire 1 >V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AV out $end
$var wire 1 ?V in1 $end
$var wire 1 @V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'V out $end
$var wire 1 AV in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 "V Out $end
$var wire 1 d2 S $end
$var wire 1 zU InpA $end
$var wire 1 ~U InpB $end
$var wire 1 BV notS $end
$var wire 1 CV nand1 $end
$var wire 1 DV nand2 $end
$var wire 1 EV inputA $end
$var wire 1 FV inputB $end
$var wire 1 GV final_not $end

$scope module S_not $end
$var wire 1 BV out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CV out $end
$var wire 1 BV in1 $end
$var wire 1 zU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EV out $end
$var wire 1 CV in1 $end
$var wire 1 CV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DV out $end
$var wire 1 d2 in1 $end
$var wire 1 ~U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FV out $end
$var wire 1 DV in1 $end
$var wire 1 DV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GV out $end
$var wire 1 EV in1 $end
$var wire 1 FV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "V out $end
$var wire 1 GV in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 $V Out $end
$var wire 1 d2 S $end
$var wire 1 yU InpA $end
$var wire 1 }U InpB $end
$var wire 1 HV notS $end
$var wire 1 IV nand1 $end
$var wire 1 JV nand2 $end
$var wire 1 KV inputA $end
$var wire 1 LV inputB $end
$var wire 1 MV final_not $end

$scope module S_not $end
$var wire 1 HV out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IV out $end
$var wire 1 HV in1 $end
$var wire 1 yU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KV out $end
$var wire 1 IV in1 $end
$var wire 1 IV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JV out $end
$var wire 1 d2 in1 $end
$var wire 1 }U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LV out $end
$var wire 1 JV in1 $end
$var wire 1 JV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MV out $end
$var wire 1 KV in1 $end
$var wire 1 LV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $V out $end
$var wire 1 MV in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 &V Out $end
$var wire 1 d2 S $end
$var wire 1 xU InpA $end
$var wire 1 |U InpB $end
$var wire 1 NV notS $end
$var wire 1 OV nand1 $end
$var wire 1 PV nand2 $end
$var wire 1 QV inputA $end
$var wire 1 RV inputB $end
$var wire 1 SV final_not $end

$scope module S_not $end
$var wire 1 NV out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OV out $end
$var wire 1 NV in1 $end
$var wire 1 xU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QV out $end
$var wire 1 OV in1 $end
$var wire 1 OV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PV out $end
$var wire 1 d2 in1 $end
$var wire 1 |U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RV out $end
$var wire 1 PV in1 $end
$var wire 1 PV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SV out $end
$var wire 1 QV in1 $end
$var wire 1 RV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &V out $end
$var wire 1 SV in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 )V Out $end
$var wire 1 d2 S $end
$var wire 1 wU InpA $end
$var wire 1 {U InpB $end
$var wire 1 TV notS $end
$var wire 1 UV nand1 $end
$var wire 1 VV nand2 $end
$var wire 1 WV inputA $end
$var wire 1 XV inputB $end
$var wire 1 YV final_not $end

$scope module S_not $end
$var wire 1 TV out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UV out $end
$var wire 1 TV in1 $end
$var wire 1 wU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WV out $end
$var wire 1 UV in1 $end
$var wire 1 UV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VV out $end
$var wire 1 d2 in1 $end
$var wire 1 {U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XV out $end
$var wire 1 VV in1 $end
$var wire 1 VV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YV out $end
$var wire 1 WV in1 $end
$var wire 1 XV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )V out $end
$var wire 1 YV in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 UU Out $end
$var wire 1 vU S $end
$var wire 1 !V InpA $end
$var wire 1 "V InpB $end
$var wire 1 ZV notS $end
$var wire 1 [V nand1 $end
$var wire 1 \V nand2 $end
$var wire 1 ]V inputA $end
$var wire 1 ^V inputB $end
$var wire 1 _V final_not $end

$scope module S_not $end
$var wire 1 ZV out $end
$var wire 1 vU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [V out $end
$var wire 1 ZV in1 $end
$var wire 1 !V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]V out $end
$var wire 1 [V in1 $end
$var wire 1 [V in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \V out $end
$var wire 1 vU in1 $end
$var wire 1 "V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^V out $end
$var wire 1 \V in1 $end
$var wire 1 \V in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _V out $end
$var wire 1 ]V in1 $end
$var wire 1 ^V in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 UU out $end
$var wire 1 _V in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 TU Out $end
$var wire 1 vU S $end
$var wire 1 #V InpA $end
$var wire 1 $V InpB $end
$var wire 1 `V notS $end
$var wire 1 aV nand1 $end
$var wire 1 bV nand2 $end
$var wire 1 cV inputA $end
$var wire 1 dV inputB $end
$var wire 1 eV final_not $end

$scope module S_not $end
$var wire 1 `V out $end
$var wire 1 vU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aV out $end
$var wire 1 `V in1 $end
$var wire 1 #V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cV out $end
$var wire 1 aV in1 $end
$var wire 1 aV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bV out $end
$var wire 1 vU in1 $end
$var wire 1 $V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dV out $end
$var wire 1 bV in1 $end
$var wire 1 bV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eV out $end
$var wire 1 cV in1 $end
$var wire 1 dV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 TU out $end
$var wire 1 eV in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 SU Out $end
$var wire 1 vU S $end
$var wire 1 %V InpA $end
$var wire 1 &V InpB $end
$var wire 1 fV notS $end
$var wire 1 gV nand1 $end
$var wire 1 hV nand2 $end
$var wire 1 iV inputA $end
$var wire 1 jV inputB $end
$var wire 1 kV final_not $end

$scope module S_not $end
$var wire 1 fV out $end
$var wire 1 vU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gV out $end
$var wire 1 fV in1 $end
$var wire 1 %V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iV out $end
$var wire 1 gV in1 $end
$var wire 1 gV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hV out $end
$var wire 1 vU in1 $end
$var wire 1 &V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jV out $end
$var wire 1 hV in1 $end
$var wire 1 hV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kV out $end
$var wire 1 iV in1 $end
$var wire 1 jV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 SU out $end
$var wire 1 kV in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 RU Out $end
$var wire 1 vU S $end
$var wire 1 'V InpA $end
$var wire 1 )V InpB $end
$var wire 1 lV notS $end
$var wire 1 mV nand1 $end
$var wire 1 nV nand2 $end
$var wire 1 oV inputA $end
$var wire 1 pV inputB $end
$var wire 1 qV final_not $end

$scope module S_not $end
$var wire 1 lV out $end
$var wire 1 vU in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mV out $end
$var wire 1 lV in1 $end
$var wire 1 'V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oV out $end
$var wire 1 mV in1 $end
$var wire 1 mV in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nV out $end
$var wire 1 vU in1 $end
$var wire 1 )V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pV out $end
$var wire 1 nV in1 $end
$var wire 1 nV in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qV out $end
$var wire 1 oV in1 $end
$var wire 1 pV in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 RU out $end
$var wire 1 qV in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 NU Out [3] $end
$var wire 1 OU Out [2] $end
$var wire 1 PU Out [1] $end
$var wire 1 QU Out [0] $end
$var wire 1 rV S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 M2 InpA [3] $end
$var wire 1 N2 InpA [2] $end
$var wire 1 O2 InpA [1] $end
$var wire 1 P2 InpA [0] $end
$var wire 1 L2 InpB [3] $end
$var wire 1 M2 InpB [2] $end
$var wire 1 N2 InpB [1] $end
$var wire 1 O2 InpB [0] $end
$var wire 1 sV InpC [3] $end
$var wire 1 tV InpC [2] $end
$var wire 1 uV InpC [1] $end
$var wire 1 vV InpC [0] $end
$var wire 1 wV InpD [3] $end
$var wire 1 xV InpD [2] $end
$var wire 1 yV InpD [1] $end
$var wire 1 zV InpD [0] $end
$var wire 1 {V stage1_1_bit0 $end
$var wire 1 |V stage1_2_bit0 $end
$var wire 1 }V stage1_1_bit1 $end
$var wire 1 ~V stage1_2_bit1 $end
$var wire 1 !W stage1_1_bit2 $end
$var wire 1 "W stage1_2_bit2 $end
$var wire 1 #W stage1_1_bit3 $end
$var wire 1 $W stage1_2_bit4 $end
$var wire 1 %W stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 {V Out $end
$var wire 1 d2 S $end
$var wire 1 P2 InpA $end
$var wire 1 O2 InpB $end
$var wire 1 &W notS $end
$var wire 1 'W nand1 $end
$var wire 1 (W nand2 $end
$var wire 1 )W inputA $end
$var wire 1 *W inputB $end
$var wire 1 +W final_not $end

$scope module S_not $end
$var wire 1 &W out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'W out $end
$var wire 1 &W in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )W out $end
$var wire 1 'W in1 $end
$var wire 1 'W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (W out $end
$var wire 1 d2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *W out $end
$var wire 1 (W in1 $end
$var wire 1 (W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +W out $end
$var wire 1 )W in1 $end
$var wire 1 *W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {V out $end
$var wire 1 +W in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 }V Out $end
$var wire 1 d2 S $end
$var wire 1 O2 InpA $end
$var wire 1 N2 InpB $end
$var wire 1 ,W notS $end
$var wire 1 -W nand1 $end
$var wire 1 .W nand2 $end
$var wire 1 /W inputA $end
$var wire 1 0W inputB $end
$var wire 1 1W final_not $end

$scope module S_not $end
$var wire 1 ,W out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -W out $end
$var wire 1 ,W in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /W out $end
$var wire 1 -W in1 $end
$var wire 1 -W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .W out $end
$var wire 1 d2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0W out $end
$var wire 1 .W in1 $end
$var wire 1 .W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1W out $end
$var wire 1 /W in1 $end
$var wire 1 0W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }V out $end
$var wire 1 1W in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 !W Out $end
$var wire 1 d2 S $end
$var wire 1 N2 InpA $end
$var wire 1 M2 InpB $end
$var wire 1 2W notS $end
$var wire 1 3W nand1 $end
$var wire 1 4W nand2 $end
$var wire 1 5W inputA $end
$var wire 1 6W inputB $end
$var wire 1 7W final_not $end

$scope module S_not $end
$var wire 1 2W out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3W out $end
$var wire 1 2W in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5W out $end
$var wire 1 3W in1 $end
$var wire 1 3W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4W out $end
$var wire 1 d2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6W out $end
$var wire 1 4W in1 $end
$var wire 1 4W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7W out $end
$var wire 1 5W in1 $end
$var wire 1 6W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !W out $end
$var wire 1 7W in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 #W Out $end
$var wire 1 d2 S $end
$var wire 1 M2 InpA $end
$var wire 1 L2 InpB $end
$var wire 1 8W notS $end
$var wire 1 9W nand1 $end
$var wire 1 :W nand2 $end
$var wire 1 ;W inputA $end
$var wire 1 <W inputB $end
$var wire 1 =W final_not $end

$scope module S_not $end
$var wire 1 8W out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9W out $end
$var wire 1 8W in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;W out $end
$var wire 1 9W in1 $end
$var wire 1 9W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :W out $end
$var wire 1 d2 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <W out $end
$var wire 1 :W in1 $end
$var wire 1 :W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =W out $end
$var wire 1 ;W in1 $end
$var wire 1 <W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #W out $end
$var wire 1 =W in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 |V Out $end
$var wire 1 d2 S $end
$var wire 1 vV InpA $end
$var wire 1 zV InpB $end
$var wire 1 >W notS $end
$var wire 1 ?W nand1 $end
$var wire 1 @W nand2 $end
$var wire 1 AW inputA $end
$var wire 1 BW inputB $end
$var wire 1 CW final_not $end

$scope module S_not $end
$var wire 1 >W out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?W out $end
$var wire 1 >W in1 $end
$var wire 1 vV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AW out $end
$var wire 1 ?W in1 $end
$var wire 1 ?W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @W out $end
$var wire 1 d2 in1 $end
$var wire 1 zV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BW out $end
$var wire 1 @W in1 $end
$var wire 1 @W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CW out $end
$var wire 1 AW in1 $end
$var wire 1 BW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |V out $end
$var wire 1 CW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ~V Out $end
$var wire 1 d2 S $end
$var wire 1 uV InpA $end
$var wire 1 yV InpB $end
$var wire 1 DW notS $end
$var wire 1 EW nand1 $end
$var wire 1 FW nand2 $end
$var wire 1 GW inputA $end
$var wire 1 HW inputB $end
$var wire 1 IW final_not $end

$scope module S_not $end
$var wire 1 DW out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EW out $end
$var wire 1 DW in1 $end
$var wire 1 uV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GW out $end
$var wire 1 EW in1 $end
$var wire 1 EW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FW out $end
$var wire 1 d2 in1 $end
$var wire 1 yV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HW out $end
$var wire 1 FW in1 $end
$var wire 1 FW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IW out $end
$var wire 1 GW in1 $end
$var wire 1 HW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~V out $end
$var wire 1 IW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 "W Out $end
$var wire 1 d2 S $end
$var wire 1 tV InpA $end
$var wire 1 xV InpB $end
$var wire 1 JW notS $end
$var wire 1 KW nand1 $end
$var wire 1 LW nand2 $end
$var wire 1 MW inputA $end
$var wire 1 NW inputB $end
$var wire 1 OW final_not $end

$scope module S_not $end
$var wire 1 JW out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KW out $end
$var wire 1 JW in1 $end
$var wire 1 tV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MW out $end
$var wire 1 KW in1 $end
$var wire 1 KW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LW out $end
$var wire 1 d2 in1 $end
$var wire 1 xV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NW out $end
$var wire 1 LW in1 $end
$var wire 1 LW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OW out $end
$var wire 1 MW in1 $end
$var wire 1 NW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "W out $end
$var wire 1 OW in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 %W Out $end
$var wire 1 d2 S $end
$var wire 1 sV InpA $end
$var wire 1 wV InpB $end
$var wire 1 PW notS $end
$var wire 1 QW nand1 $end
$var wire 1 RW nand2 $end
$var wire 1 SW inputA $end
$var wire 1 TW inputB $end
$var wire 1 UW final_not $end

$scope module S_not $end
$var wire 1 PW out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QW out $end
$var wire 1 PW in1 $end
$var wire 1 sV in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SW out $end
$var wire 1 QW in1 $end
$var wire 1 QW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RW out $end
$var wire 1 d2 in1 $end
$var wire 1 wV in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TW out $end
$var wire 1 RW in1 $end
$var wire 1 RW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UW out $end
$var wire 1 SW in1 $end
$var wire 1 TW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %W out $end
$var wire 1 UW in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 QU Out $end
$var wire 1 rV S $end
$var wire 1 {V InpA $end
$var wire 1 |V InpB $end
$var wire 1 VW notS $end
$var wire 1 WW nand1 $end
$var wire 1 XW nand2 $end
$var wire 1 YW inputA $end
$var wire 1 ZW inputB $end
$var wire 1 [W final_not $end

$scope module S_not $end
$var wire 1 VW out $end
$var wire 1 rV in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WW out $end
$var wire 1 VW in1 $end
$var wire 1 {V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YW out $end
$var wire 1 WW in1 $end
$var wire 1 WW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XW out $end
$var wire 1 rV in1 $end
$var wire 1 |V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZW out $end
$var wire 1 XW in1 $end
$var wire 1 XW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [W out $end
$var wire 1 YW in1 $end
$var wire 1 ZW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 QU out $end
$var wire 1 [W in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 PU Out $end
$var wire 1 rV S $end
$var wire 1 }V InpA $end
$var wire 1 ~V InpB $end
$var wire 1 \W notS $end
$var wire 1 ]W nand1 $end
$var wire 1 ^W nand2 $end
$var wire 1 _W inputA $end
$var wire 1 `W inputB $end
$var wire 1 aW final_not $end

$scope module S_not $end
$var wire 1 \W out $end
$var wire 1 rV in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]W out $end
$var wire 1 \W in1 $end
$var wire 1 }V in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _W out $end
$var wire 1 ]W in1 $end
$var wire 1 ]W in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^W out $end
$var wire 1 rV in1 $end
$var wire 1 ~V in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `W out $end
$var wire 1 ^W in1 $end
$var wire 1 ^W in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aW out $end
$var wire 1 _W in1 $end
$var wire 1 `W in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 PU out $end
$var wire 1 aW in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 OU Out $end
$var wire 1 rV S $end
$var wire 1 !W InpA $end
$var wire 1 "W InpB $end
$var wire 1 bW notS $end
$var wire 1 cW nand1 $end
$var wire 1 dW nand2 $end
$var wire 1 eW inputA $end
$var wire 1 fW inputB $end
$var wire 1 gW final_not $end

$scope module S_not $end
$var wire 1 bW out $end
$var wire 1 rV in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cW out $end
$var wire 1 bW in1 $end
$var wire 1 !W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 eW out $end
$var wire 1 cW in1 $end
$var wire 1 cW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dW out $end
$var wire 1 rV in1 $end
$var wire 1 "W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fW out $end
$var wire 1 dW in1 $end
$var wire 1 dW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gW out $end
$var wire 1 eW in1 $end
$var wire 1 fW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 OU out $end
$var wire 1 gW in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 NU Out $end
$var wire 1 rV S $end
$var wire 1 #W InpA $end
$var wire 1 %W InpB $end
$var wire 1 hW notS $end
$var wire 1 iW nand1 $end
$var wire 1 jW nand2 $end
$var wire 1 kW inputA $end
$var wire 1 lW inputB $end
$var wire 1 mW final_not $end

$scope module S_not $end
$var wire 1 hW out $end
$var wire 1 rV in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iW out $end
$var wire 1 hW in1 $end
$var wire 1 #W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kW out $end
$var wire 1 iW in1 $end
$var wire 1 iW in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jW out $end
$var wire 1 rV in1 $end
$var wire 1 %W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lW out $end
$var wire 1 jW in1 $end
$var wire 1 jW in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mW out $end
$var wire 1 kW in1 $end
$var wire 1 lW in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 NU out $end
$var wire 1 mW in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 JU Out [3] $end
$var wire 1 KU Out [2] $end
$var wire 1 LU Out [1] $end
$var wire 1 MU Out [0] $end
$var wire 1 nW S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 I2 InpA [3] $end
$var wire 1 J2 InpA [2] $end
$var wire 1 K2 InpA [1] $end
$var wire 1 L2 InpA [0] $end
$var wire 1 H2 InpB [3] $end
$var wire 1 I2 InpB [2] $end
$var wire 1 J2 InpB [1] $end
$var wire 1 K2 InpB [0] $end
$var wire 1 oW InpC [3] $end
$var wire 1 pW InpC [2] $end
$var wire 1 qW InpC [1] $end
$var wire 1 rW InpC [0] $end
$var wire 1 sW InpD [3] $end
$var wire 1 tW InpD [2] $end
$var wire 1 uW InpD [1] $end
$var wire 1 vW InpD [0] $end
$var wire 1 wW stage1_1_bit0 $end
$var wire 1 xW stage1_2_bit0 $end
$var wire 1 yW stage1_1_bit1 $end
$var wire 1 zW stage1_2_bit1 $end
$var wire 1 {W stage1_1_bit2 $end
$var wire 1 |W stage1_2_bit2 $end
$var wire 1 }W stage1_1_bit3 $end
$var wire 1 ~W stage1_2_bit4 $end
$var wire 1 !X stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 wW Out $end
$var wire 1 d2 S $end
$var wire 1 L2 InpA $end
$var wire 1 K2 InpB $end
$var wire 1 "X notS $end
$var wire 1 #X nand1 $end
$var wire 1 $X nand2 $end
$var wire 1 %X inputA $end
$var wire 1 &X inputB $end
$var wire 1 'X final_not $end

$scope module S_not $end
$var wire 1 "X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #X out $end
$var wire 1 "X in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %X out $end
$var wire 1 #X in1 $end
$var wire 1 #X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $X out $end
$var wire 1 d2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &X out $end
$var wire 1 $X in1 $end
$var wire 1 $X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'X out $end
$var wire 1 %X in1 $end
$var wire 1 &X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wW out $end
$var wire 1 'X in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 yW Out $end
$var wire 1 d2 S $end
$var wire 1 K2 InpA $end
$var wire 1 J2 InpB $end
$var wire 1 (X notS $end
$var wire 1 )X nand1 $end
$var wire 1 *X nand2 $end
$var wire 1 +X inputA $end
$var wire 1 ,X inputB $end
$var wire 1 -X final_not $end

$scope module S_not $end
$var wire 1 (X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )X out $end
$var wire 1 (X in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +X out $end
$var wire 1 )X in1 $end
$var wire 1 )X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *X out $end
$var wire 1 d2 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,X out $end
$var wire 1 *X in1 $end
$var wire 1 *X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -X out $end
$var wire 1 +X in1 $end
$var wire 1 ,X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yW out $end
$var wire 1 -X in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 {W Out $end
$var wire 1 d2 S $end
$var wire 1 J2 InpA $end
$var wire 1 I2 InpB $end
$var wire 1 .X notS $end
$var wire 1 /X nand1 $end
$var wire 1 0X nand2 $end
$var wire 1 1X inputA $end
$var wire 1 2X inputB $end
$var wire 1 3X final_not $end

$scope module S_not $end
$var wire 1 .X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /X out $end
$var wire 1 .X in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1X out $end
$var wire 1 /X in1 $end
$var wire 1 /X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0X out $end
$var wire 1 d2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2X out $end
$var wire 1 0X in1 $end
$var wire 1 0X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3X out $end
$var wire 1 1X in1 $end
$var wire 1 2X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {W out $end
$var wire 1 3X in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 }W Out $end
$var wire 1 d2 S $end
$var wire 1 I2 InpA $end
$var wire 1 H2 InpB $end
$var wire 1 4X notS $end
$var wire 1 5X nand1 $end
$var wire 1 6X nand2 $end
$var wire 1 7X inputA $end
$var wire 1 8X inputB $end
$var wire 1 9X final_not $end

$scope module S_not $end
$var wire 1 4X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5X out $end
$var wire 1 4X in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7X out $end
$var wire 1 5X in1 $end
$var wire 1 5X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6X out $end
$var wire 1 d2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8X out $end
$var wire 1 6X in1 $end
$var wire 1 6X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9X out $end
$var wire 1 7X in1 $end
$var wire 1 8X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }W out $end
$var wire 1 9X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 xW Out $end
$var wire 1 d2 S $end
$var wire 1 rW InpA $end
$var wire 1 vW InpB $end
$var wire 1 :X notS $end
$var wire 1 ;X nand1 $end
$var wire 1 <X nand2 $end
$var wire 1 =X inputA $end
$var wire 1 >X inputB $end
$var wire 1 ?X final_not $end

$scope module S_not $end
$var wire 1 :X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;X out $end
$var wire 1 :X in1 $end
$var wire 1 rW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =X out $end
$var wire 1 ;X in1 $end
$var wire 1 ;X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <X out $end
$var wire 1 d2 in1 $end
$var wire 1 vW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >X out $end
$var wire 1 <X in1 $end
$var wire 1 <X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?X out $end
$var wire 1 =X in1 $end
$var wire 1 >X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xW out $end
$var wire 1 ?X in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 zW Out $end
$var wire 1 d2 S $end
$var wire 1 qW InpA $end
$var wire 1 uW InpB $end
$var wire 1 @X notS $end
$var wire 1 AX nand1 $end
$var wire 1 BX nand2 $end
$var wire 1 CX inputA $end
$var wire 1 DX inputB $end
$var wire 1 EX final_not $end

$scope module S_not $end
$var wire 1 @X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 AX out $end
$var wire 1 @X in1 $end
$var wire 1 qW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 CX out $end
$var wire 1 AX in1 $end
$var wire 1 AX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 BX out $end
$var wire 1 d2 in1 $end
$var wire 1 uW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 DX out $end
$var wire 1 BX in1 $end
$var wire 1 BX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 EX out $end
$var wire 1 CX in1 $end
$var wire 1 DX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zW out $end
$var wire 1 EX in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 |W Out $end
$var wire 1 d2 S $end
$var wire 1 pW InpA $end
$var wire 1 tW InpB $end
$var wire 1 FX notS $end
$var wire 1 GX nand1 $end
$var wire 1 HX nand2 $end
$var wire 1 IX inputA $end
$var wire 1 JX inputB $end
$var wire 1 KX final_not $end

$scope module S_not $end
$var wire 1 FX out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 GX out $end
$var wire 1 FX in1 $end
$var wire 1 pW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 IX out $end
$var wire 1 GX in1 $end
$var wire 1 GX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 HX out $end
$var wire 1 d2 in1 $end
$var wire 1 tW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 JX out $end
$var wire 1 HX in1 $end
$var wire 1 HX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 KX out $end
$var wire 1 IX in1 $end
$var wire 1 JX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |W out $end
$var wire 1 KX in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 !X Out $end
$var wire 1 d2 S $end
$var wire 1 oW InpA $end
$var wire 1 sW InpB $end
$var wire 1 LX notS $end
$var wire 1 MX nand1 $end
$var wire 1 NX nand2 $end
$var wire 1 OX inputA $end
$var wire 1 PX inputB $end
$var wire 1 QX final_not $end

$scope module S_not $end
$var wire 1 LX out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 MX out $end
$var wire 1 LX in1 $end
$var wire 1 oW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 OX out $end
$var wire 1 MX in1 $end
$var wire 1 MX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 NX out $end
$var wire 1 d2 in1 $end
$var wire 1 sW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 PX out $end
$var wire 1 NX in1 $end
$var wire 1 NX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 QX out $end
$var wire 1 OX in1 $end
$var wire 1 PX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !X out $end
$var wire 1 QX in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 MU Out $end
$var wire 1 nW S $end
$var wire 1 wW InpA $end
$var wire 1 xW InpB $end
$var wire 1 RX notS $end
$var wire 1 SX nand1 $end
$var wire 1 TX nand2 $end
$var wire 1 UX inputA $end
$var wire 1 VX inputB $end
$var wire 1 WX final_not $end

$scope module S_not $end
$var wire 1 RX out $end
$var wire 1 nW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 SX out $end
$var wire 1 RX in1 $end
$var wire 1 wW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 UX out $end
$var wire 1 SX in1 $end
$var wire 1 SX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 TX out $end
$var wire 1 nW in1 $end
$var wire 1 xW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 VX out $end
$var wire 1 TX in1 $end
$var wire 1 TX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 WX out $end
$var wire 1 UX in1 $end
$var wire 1 VX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 MU out $end
$var wire 1 WX in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 LU Out $end
$var wire 1 nW S $end
$var wire 1 yW InpA $end
$var wire 1 zW InpB $end
$var wire 1 XX notS $end
$var wire 1 YX nand1 $end
$var wire 1 ZX nand2 $end
$var wire 1 [X inputA $end
$var wire 1 \X inputB $end
$var wire 1 ]X final_not $end

$scope module S_not $end
$var wire 1 XX out $end
$var wire 1 nW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 YX out $end
$var wire 1 XX in1 $end
$var wire 1 yW in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [X out $end
$var wire 1 YX in1 $end
$var wire 1 YX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ZX out $end
$var wire 1 nW in1 $end
$var wire 1 zW in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \X out $end
$var wire 1 ZX in1 $end
$var wire 1 ZX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]X out $end
$var wire 1 [X in1 $end
$var wire 1 \X in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 LU out $end
$var wire 1 ]X in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 KU Out $end
$var wire 1 nW S $end
$var wire 1 {W InpA $end
$var wire 1 |W InpB $end
$var wire 1 ^X notS $end
$var wire 1 _X nand1 $end
$var wire 1 `X nand2 $end
$var wire 1 aX inputA $end
$var wire 1 bX inputB $end
$var wire 1 cX final_not $end

$scope module S_not $end
$var wire 1 ^X out $end
$var wire 1 nW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _X out $end
$var wire 1 ^X in1 $end
$var wire 1 {W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aX out $end
$var wire 1 _X in1 $end
$var wire 1 _X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `X out $end
$var wire 1 nW in1 $end
$var wire 1 |W in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bX out $end
$var wire 1 `X in1 $end
$var wire 1 `X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cX out $end
$var wire 1 aX in1 $end
$var wire 1 bX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 KU out $end
$var wire 1 cX in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 JU Out $end
$var wire 1 nW S $end
$var wire 1 }W InpA $end
$var wire 1 !X InpB $end
$var wire 1 dX notS $end
$var wire 1 eX nand1 $end
$var wire 1 fX nand2 $end
$var wire 1 gX inputA $end
$var wire 1 hX inputB $end
$var wire 1 iX final_not $end

$scope module S_not $end
$var wire 1 dX out $end
$var wire 1 nW in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eX out $end
$var wire 1 dX in1 $end
$var wire 1 }W in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gX out $end
$var wire 1 eX in1 $end
$var wire 1 eX in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fX out $end
$var wire 1 nW in1 $end
$var wire 1 !X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hX out $end
$var wire 1 fX in1 $end
$var wire 1 fX in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 iX out $end
$var wire 1 gX in1 $end
$var wire 1 hX in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 JU out $end
$var wire 1 iX in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 FU Out [3] $end
$var wire 1 GU Out [2] $end
$var wire 1 HU Out [1] $end
$var wire 1 IU Out [0] $end
$var wire 1 jX S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 E2 InpA [3] $end
$var wire 1 F2 InpA [2] $end
$var wire 1 G2 InpA [1] $end
$var wire 1 H2 InpA [0] $end
$var wire 1 E2 InpB [3] $end
$var wire 1 E2 InpB [2] $end
$var wire 1 F2 InpB [1] $end
$var wire 1 G2 InpB [0] $end
$var wire 1 kX InpC [3] $end
$var wire 1 lX InpC [2] $end
$var wire 1 mX InpC [1] $end
$var wire 1 nX InpC [0] $end
$var wire 1 oX InpD [3] $end
$var wire 1 pX InpD [2] $end
$var wire 1 qX InpD [1] $end
$var wire 1 rX InpD [0] $end
$var wire 1 sX stage1_1_bit0 $end
$var wire 1 tX stage1_2_bit0 $end
$var wire 1 uX stage1_1_bit1 $end
$var wire 1 vX stage1_2_bit1 $end
$var wire 1 wX stage1_1_bit2 $end
$var wire 1 xX stage1_2_bit2 $end
$var wire 1 yX stage1_1_bit3 $end
$var wire 1 zX stage1_2_bit4 $end
$var wire 1 {X stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 sX Out $end
$var wire 1 d2 S $end
$var wire 1 H2 InpA $end
$var wire 1 G2 InpB $end
$var wire 1 |X notS $end
$var wire 1 }X nand1 $end
$var wire 1 ~X nand2 $end
$var wire 1 !Y inputA $end
$var wire 1 "Y inputB $end
$var wire 1 #Y final_not $end

$scope module S_not $end
$var wire 1 |X out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }X out $end
$var wire 1 |X in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !Y out $end
$var wire 1 }X in1 $end
$var wire 1 }X in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~X out $end
$var wire 1 d2 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "Y out $end
$var wire 1 ~X in1 $end
$var wire 1 ~X in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #Y out $end
$var wire 1 !Y in1 $end
$var wire 1 "Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sX out $end
$var wire 1 #Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 uX Out $end
$var wire 1 d2 S $end
$var wire 1 G2 InpA $end
$var wire 1 F2 InpB $end
$var wire 1 $Y notS $end
$var wire 1 %Y nand1 $end
$var wire 1 &Y nand2 $end
$var wire 1 'Y inputA $end
$var wire 1 (Y inputB $end
$var wire 1 )Y final_not $end

$scope module S_not $end
$var wire 1 $Y out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %Y out $end
$var wire 1 $Y in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'Y out $end
$var wire 1 %Y in1 $end
$var wire 1 %Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &Y out $end
$var wire 1 d2 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (Y out $end
$var wire 1 &Y in1 $end
$var wire 1 &Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )Y out $end
$var wire 1 'Y in1 $end
$var wire 1 (Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uX out $end
$var wire 1 )Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 wX Out $end
$var wire 1 d2 S $end
$var wire 1 F2 InpA $end
$var wire 1 E2 InpB $end
$var wire 1 *Y notS $end
$var wire 1 +Y nand1 $end
$var wire 1 ,Y nand2 $end
$var wire 1 -Y inputA $end
$var wire 1 .Y inputB $end
$var wire 1 /Y final_not $end

$scope module S_not $end
$var wire 1 *Y out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +Y out $end
$var wire 1 *Y in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -Y out $end
$var wire 1 +Y in1 $end
$var wire 1 +Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,Y out $end
$var wire 1 d2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .Y out $end
$var wire 1 ,Y in1 $end
$var wire 1 ,Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /Y out $end
$var wire 1 -Y in1 $end
$var wire 1 .Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wX out $end
$var wire 1 /Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 yX Out $end
$var wire 1 d2 S $end
$var wire 1 E2 InpA $end
$var wire 1 E2 InpB $end
$var wire 1 0Y notS $end
$var wire 1 1Y nand1 $end
$var wire 1 2Y nand2 $end
$var wire 1 3Y inputA $end
$var wire 1 4Y inputB $end
$var wire 1 5Y final_not $end

$scope module S_not $end
$var wire 1 0Y out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1Y out $end
$var wire 1 0Y in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3Y out $end
$var wire 1 1Y in1 $end
$var wire 1 1Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2Y out $end
$var wire 1 d2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4Y out $end
$var wire 1 2Y in1 $end
$var wire 1 2Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5Y out $end
$var wire 1 3Y in1 $end
$var wire 1 4Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yX out $end
$var wire 1 5Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 tX Out $end
$var wire 1 d2 S $end
$var wire 1 nX InpA $end
$var wire 1 rX InpB $end
$var wire 1 6Y notS $end
$var wire 1 7Y nand1 $end
$var wire 1 8Y nand2 $end
$var wire 1 9Y inputA $end
$var wire 1 :Y inputB $end
$var wire 1 ;Y final_not $end

$scope module S_not $end
$var wire 1 6Y out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7Y out $end
$var wire 1 6Y in1 $end
$var wire 1 nX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9Y out $end
$var wire 1 7Y in1 $end
$var wire 1 7Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8Y out $end
$var wire 1 d2 in1 $end
$var wire 1 rX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :Y out $end
$var wire 1 8Y in1 $end
$var wire 1 8Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;Y out $end
$var wire 1 9Y in1 $end
$var wire 1 :Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tX out $end
$var wire 1 ;Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 vX Out $end
$var wire 1 d2 S $end
$var wire 1 mX InpA $end
$var wire 1 qX InpB $end
$var wire 1 <Y notS $end
$var wire 1 =Y nand1 $end
$var wire 1 >Y nand2 $end
$var wire 1 ?Y inputA $end
$var wire 1 @Y inputB $end
$var wire 1 AY final_not $end

$scope module S_not $end
$var wire 1 <Y out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =Y out $end
$var wire 1 <Y in1 $end
$var wire 1 mX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?Y out $end
$var wire 1 =Y in1 $end
$var wire 1 =Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >Y out $end
$var wire 1 d2 in1 $end
$var wire 1 qX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @Y out $end
$var wire 1 >Y in1 $end
$var wire 1 >Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 AY out $end
$var wire 1 ?Y in1 $end
$var wire 1 @Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vX out $end
$var wire 1 AY in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 xX Out $end
$var wire 1 d2 S $end
$var wire 1 lX InpA $end
$var wire 1 pX InpB $end
$var wire 1 BY notS $end
$var wire 1 CY nand1 $end
$var wire 1 DY nand2 $end
$var wire 1 EY inputA $end
$var wire 1 FY inputB $end
$var wire 1 GY final_not $end

$scope module S_not $end
$var wire 1 BY out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 CY out $end
$var wire 1 BY in1 $end
$var wire 1 lX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 EY out $end
$var wire 1 CY in1 $end
$var wire 1 CY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 DY out $end
$var wire 1 d2 in1 $end
$var wire 1 pX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 FY out $end
$var wire 1 DY in1 $end
$var wire 1 DY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 GY out $end
$var wire 1 EY in1 $end
$var wire 1 FY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xX out $end
$var wire 1 GY in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 {X Out $end
$var wire 1 d2 S $end
$var wire 1 kX InpA $end
$var wire 1 oX InpB $end
$var wire 1 HY notS $end
$var wire 1 IY nand1 $end
$var wire 1 JY nand2 $end
$var wire 1 KY inputA $end
$var wire 1 LY inputB $end
$var wire 1 MY final_not $end

$scope module S_not $end
$var wire 1 HY out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 IY out $end
$var wire 1 HY in1 $end
$var wire 1 kX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 KY out $end
$var wire 1 IY in1 $end
$var wire 1 IY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 JY out $end
$var wire 1 d2 in1 $end
$var wire 1 oX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 LY out $end
$var wire 1 JY in1 $end
$var wire 1 JY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 MY out $end
$var wire 1 KY in1 $end
$var wire 1 LY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {X out $end
$var wire 1 MY in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 IU Out $end
$var wire 1 jX S $end
$var wire 1 sX InpA $end
$var wire 1 tX InpB $end
$var wire 1 NY notS $end
$var wire 1 OY nand1 $end
$var wire 1 PY nand2 $end
$var wire 1 QY inputA $end
$var wire 1 RY inputB $end
$var wire 1 SY final_not $end

$scope module S_not $end
$var wire 1 NY out $end
$var wire 1 jX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 OY out $end
$var wire 1 NY in1 $end
$var wire 1 sX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 QY out $end
$var wire 1 OY in1 $end
$var wire 1 OY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 PY out $end
$var wire 1 jX in1 $end
$var wire 1 tX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 RY out $end
$var wire 1 PY in1 $end
$var wire 1 PY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 SY out $end
$var wire 1 QY in1 $end
$var wire 1 RY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 IU out $end
$var wire 1 SY in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 HU Out $end
$var wire 1 jX S $end
$var wire 1 uX InpA $end
$var wire 1 vX InpB $end
$var wire 1 TY notS $end
$var wire 1 UY nand1 $end
$var wire 1 VY nand2 $end
$var wire 1 WY inputA $end
$var wire 1 XY inputB $end
$var wire 1 YY final_not $end

$scope module S_not $end
$var wire 1 TY out $end
$var wire 1 jX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 UY out $end
$var wire 1 TY in1 $end
$var wire 1 uX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 WY out $end
$var wire 1 UY in1 $end
$var wire 1 UY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 VY out $end
$var wire 1 jX in1 $end
$var wire 1 vX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 XY out $end
$var wire 1 VY in1 $end
$var wire 1 VY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 YY out $end
$var wire 1 WY in1 $end
$var wire 1 XY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 HU out $end
$var wire 1 YY in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 GU Out $end
$var wire 1 jX S $end
$var wire 1 wX InpA $end
$var wire 1 xX InpB $end
$var wire 1 ZY notS $end
$var wire 1 [Y nand1 $end
$var wire 1 \Y nand2 $end
$var wire 1 ]Y inputA $end
$var wire 1 ^Y inputB $end
$var wire 1 _Y final_not $end

$scope module S_not $end
$var wire 1 ZY out $end
$var wire 1 jX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [Y out $end
$var wire 1 ZY in1 $end
$var wire 1 wX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]Y out $end
$var wire 1 [Y in1 $end
$var wire 1 [Y in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \Y out $end
$var wire 1 jX in1 $end
$var wire 1 xX in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^Y out $end
$var wire 1 \Y in1 $end
$var wire 1 \Y in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _Y out $end
$var wire 1 ]Y in1 $end
$var wire 1 ^Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 GU out $end
$var wire 1 _Y in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 FU Out $end
$var wire 1 jX S $end
$var wire 1 yX InpA $end
$var wire 1 {X InpB $end
$var wire 1 `Y notS $end
$var wire 1 aY nand1 $end
$var wire 1 bY nand2 $end
$var wire 1 cY inputA $end
$var wire 1 dY inputB $end
$var wire 1 eY final_not $end

$scope module S_not $end
$var wire 1 `Y out $end
$var wire 1 jX in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aY out $end
$var wire 1 `Y in1 $end
$var wire 1 yX in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cY out $end
$var wire 1 aY in1 $end
$var wire 1 aY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bY out $end
$var wire 1 jX in1 $end
$var wire 1 {X in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dY out $end
$var wire 1 bY in1 $end
$var wire 1 bY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eY out $end
$var wire 1 cY in1 $end
$var wire 1 dY in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 FU out $end
$var wire 1 eY in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 bU Out [3] $end
$var wire 1 cU Out [2] $end
$var wire 1 dU Out [1] $end
$var wire 1 eU Out [0] $end
$var wire 1 fY S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 RU InpA [3] $end
$var wire 1 SU InpA [2] $end
$var wire 1 TU InpA [1] $end
$var wire 1 UU InpA [0] $end
$var wire 1 PU InpB [3] $end
$var wire 1 QU InpB [2] $end
$var wire 1 RU InpB [1] $end
$var wire 1 SU InpB [0] $end
$var wire 1 gY InpC [3] $end
$var wire 1 hY InpC [2] $end
$var wire 1 iY InpC [1] $end
$var wire 1 jY InpC [0] $end
$var wire 1 kY InpD [3] $end
$var wire 1 lY InpD [2] $end
$var wire 1 mY InpD [1] $end
$var wire 1 nY InpD [0] $end
$var wire 1 oY stage1_1_bit0 $end
$var wire 1 pY stage1_2_bit0 $end
$var wire 1 qY stage1_1_bit1 $end
$var wire 1 rY stage1_2_bit1 $end
$var wire 1 sY stage1_1_bit2 $end
$var wire 1 tY stage1_2_bit2 $end
$var wire 1 uY stage1_1_bit3 $end
$var wire 1 vY stage1_2_bit4 $end
$var wire 1 wY stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 oY Out $end
$var wire 1 c2 S $end
$var wire 1 UU InpA $end
$var wire 1 SU InpB $end
$var wire 1 xY notS $end
$var wire 1 yY nand1 $end
$var wire 1 zY nand2 $end
$var wire 1 {Y inputA $end
$var wire 1 |Y inputB $end
$var wire 1 }Y final_not $end

$scope module S_not $end
$var wire 1 xY out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yY out $end
$var wire 1 xY in1 $end
$var wire 1 UU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {Y out $end
$var wire 1 yY in1 $end
$var wire 1 yY in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zY out $end
$var wire 1 c2 in1 $end
$var wire 1 SU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |Y out $end
$var wire 1 zY in1 $end
$var wire 1 zY in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }Y out $end
$var wire 1 {Y in1 $end
$var wire 1 |Y in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oY out $end
$var wire 1 }Y in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 qY Out $end
$var wire 1 c2 S $end
$var wire 1 TU InpA $end
$var wire 1 RU InpB $end
$var wire 1 ~Y notS $end
$var wire 1 !Z nand1 $end
$var wire 1 "Z nand2 $end
$var wire 1 #Z inputA $end
$var wire 1 $Z inputB $end
$var wire 1 %Z final_not $end

$scope module S_not $end
$var wire 1 ~Y out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !Z out $end
$var wire 1 ~Y in1 $end
$var wire 1 TU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #Z out $end
$var wire 1 !Z in1 $end
$var wire 1 !Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "Z out $end
$var wire 1 c2 in1 $end
$var wire 1 RU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $Z out $end
$var wire 1 "Z in1 $end
$var wire 1 "Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %Z out $end
$var wire 1 #Z in1 $end
$var wire 1 $Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qY out $end
$var wire 1 %Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 sY Out $end
$var wire 1 c2 S $end
$var wire 1 SU InpA $end
$var wire 1 QU InpB $end
$var wire 1 &Z notS $end
$var wire 1 'Z nand1 $end
$var wire 1 (Z nand2 $end
$var wire 1 )Z inputA $end
$var wire 1 *Z inputB $end
$var wire 1 +Z final_not $end

$scope module S_not $end
$var wire 1 &Z out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'Z out $end
$var wire 1 &Z in1 $end
$var wire 1 SU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )Z out $end
$var wire 1 'Z in1 $end
$var wire 1 'Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (Z out $end
$var wire 1 c2 in1 $end
$var wire 1 QU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *Z out $end
$var wire 1 (Z in1 $end
$var wire 1 (Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +Z out $end
$var wire 1 )Z in1 $end
$var wire 1 *Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sY out $end
$var wire 1 +Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 uY Out $end
$var wire 1 c2 S $end
$var wire 1 RU InpA $end
$var wire 1 PU InpB $end
$var wire 1 ,Z notS $end
$var wire 1 -Z nand1 $end
$var wire 1 .Z nand2 $end
$var wire 1 /Z inputA $end
$var wire 1 0Z inputB $end
$var wire 1 1Z final_not $end

$scope module S_not $end
$var wire 1 ,Z out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -Z out $end
$var wire 1 ,Z in1 $end
$var wire 1 RU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /Z out $end
$var wire 1 -Z in1 $end
$var wire 1 -Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .Z out $end
$var wire 1 c2 in1 $end
$var wire 1 PU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0Z out $end
$var wire 1 .Z in1 $end
$var wire 1 .Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1Z out $end
$var wire 1 /Z in1 $end
$var wire 1 0Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uY out $end
$var wire 1 1Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 pY Out $end
$var wire 1 c2 S $end
$var wire 1 jY InpA $end
$var wire 1 nY InpB $end
$var wire 1 2Z notS $end
$var wire 1 3Z nand1 $end
$var wire 1 4Z nand2 $end
$var wire 1 5Z inputA $end
$var wire 1 6Z inputB $end
$var wire 1 7Z final_not $end

$scope module S_not $end
$var wire 1 2Z out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3Z out $end
$var wire 1 2Z in1 $end
$var wire 1 jY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5Z out $end
$var wire 1 3Z in1 $end
$var wire 1 3Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4Z out $end
$var wire 1 c2 in1 $end
$var wire 1 nY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6Z out $end
$var wire 1 4Z in1 $end
$var wire 1 4Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7Z out $end
$var wire 1 5Z in1 $end
$var wire 1 6Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pY out $end
$var wire 1 7Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 rY Out $end
$var wire 1 c2 S $end
$var wire 1 iY InpA $end
$var wire 1 mY InpB $end
$var wire 1 8Z notS $end
$var wire 1 9Z nand1 $end
$var wire 1 :Z nand2 $end
$var wire 1 ;Z inputA $end
$var wire 1 <Z inputB $end
$var wire 1 =Z final_not $end

$scope module S_not $end
$var wire 1 8Z out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9Z out $end
$var wire 1 8Z in1 $end
$var wire 1 iY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;Z out $end
$var wire 1 9Z in1 $end
$var wire 1 9Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :Z out $end
$var wire 1 c2 in1 $end
$var wire 1 mY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <Z out $end
$var wire 1 :Z in1 $end
$var wire 1 :Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =Z out $end
$var wire 1 ;Z in1 $end
$var wire 1 <Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rY out $end
$var wire 1 =Z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 tY Out $end
$var wire 1 c2 S $end
$var wire 1 hY InpA $end
$var wire 1 lY InpB $end
$var wire 1 >Z notS $end
$var wire 1 ?Z nand1 $end
$var wire 1 @Z nand2 $end
$var wire 1 AZ inputA $end
$var wire 1 BZ inputB $end
$var wire 1 CZ final_not $end

$scope module S_not $end
$var wire 1 >Z out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?Z out $end
$var wire 1 >Z in1 $end
$var wire 1 hY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 AZ out $end
$var wire 1 ?Z in1 $end
$var wire 1 ?Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @Z out $end
$var wire 1 c2 in1 $end
$var wire 1 lY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 BZ out $end
$var wire 1 @Z in1 $end
$var wire 1 @Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 CZ out $end
$var wire 1 AZ in1 $end
$var wire 1 BZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tY out $end
$var wire 1 CZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 wY Out $end
$var wire 1 c2 S $end
$var wire 1 gY InpA $end
$var wire 1 kY InpB $end
$var wire 1 DZ notS $end
$var wire 1 EZ nand1 $end
$var wire 1 FZ nand2 $end
$var wire 1 GZ inputA $end
$var wire 1 HZ inputB $end
$var wire 1 IZ final_not $end

$scope module S_not $end
$var wire 1 DZ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 EZ out $end
$var wire 1 DZ in1 $end
$var wire 1 gY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 GZ out $end
$var wire 1 EZ in1 $end
$var wire 1 EZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 FZ out $end
$var wire 1 c2 in1 $end
$var wire 1 kY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 HZ out $end
$var wire 1 FZ in1 $end
$var wire 1 FZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 IZ out $end
$var wire 1 GZ in1 $end
$var wire 1 HZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wY out $end
$var wire 1 IZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 eU Out $end
$var wire 1 fY S $end
$var wire 1 oY InpA $end
$var wire 1 pY InpB $end
$var wire 1 JZ notS $end
$var wire 1 KZ nand1 $end
$var wire 1 LZ nand2 $end
$var wire 1 MZ inputA $end
$var wire 1 NZ inputB $end
$var wire 1 OZ final_not $end

$scope module S_not $end
$var wire 1 JZ out $end
$var wire 1 fY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 KZ out $end
$var wire 1 JZ in1 $end
$var wire 1 oY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 MZ out $end
$var wire 1 KZ in1 $end
$var wire 1 KZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 LZ out $end
$var wire 1 fY in1 $end
$var wire 1 pY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 NZ out $end
$var wire 1 LZ in1 $end
$var wire 1 LZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 OZ out $end
$var wire 1 MZ in1 $end
$var wire 1 NZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 eU out $end
$var wire 1 OZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 dU Out $end
$var wire 1 fY S $end
$var wire 1 qY InpA $end
$var wire 1 rY InpB $end
$var wire 1 PZ notS $end
$var wire 1 QZ nand1 $end
$var wire 1 RZ nand2 $end
$var wire 1 SZ inputA $end
$var wire 1 TZ inputB $end
$var wire 1 UZ final_not $end

$scope module S_not $end
$var wire 1 PZ out $end
$var wire 1 fY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 QZ out $end
$var wire 1 PZ in1 $end
$var wire 1 qY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 SZ out $end
$var wire 1 QZ in1 $end
$var wire 1 QZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 RZ out $end
$var wire 1 fY in1 $end
$var wire 1 rY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 TZ out $end
$var wire 1 RZ in1 $end
$var wire 1 RZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 UZ out $end
$var wire 1 SZ in1 $end
$var wire 1 TZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dU out $end
$var wire 1 UZ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 cU Out $end
$var wire 1 fY S $end
$var wire 1 sY InpA $end
$var wire 1 tY InpB $end
$var wire 1 VZ notS $end
$var wire 1 WZ nand1 $end
$var wire 1 XZ nand2 $end
$var wire 1 YZ inputA $end
$var wire 1 ZZ inputB $end
$var wire 1 [Z final_not $end

$scope module S_not $end
$var wire 1 VZ out $end
$var wire 1 fY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 WZ out $end
$var wire 1 VZ in1 $end
$var wire 1 sY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 YZ out $end
$var wire 1 WZ in1 $end
$var wire 1 WZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 XZ out $end
$var wire 1 fY in1 $end
$var wire 1 tY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ZZ out $end
$var wire 1 XZ in1 $end
$var wire 1 XZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [Z out $end
$var wire 1 YZ in1 $end
$var wire 1 ZZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cU out $end
$var wire 1 [Z in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 bU Out $end
$var wire 1 fY S $end
$var wire 1 uY InpA $end
$var wire 1 wY InpB $end
$var wire 1 \Z notS $end
$var wire 1 ]Z nand1 $end
$var wire 1 ^Z nand2 $end
$var wire 1 _Z inputA $end
$var wire 1 `Z inputB $end
$var wire 1 aZ final_not $end

$scope module S_not $end
$var wire 1 \Z out $end
$var wire 1 fY in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]Z out $end
$var wire 1 \Z in1 $end
$var wire 1 uY in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _Z out $end
$var wire 1 ]Z in1 $end
$var wire 1 ]Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^Z out $end
$var wire 1 fY in1 $end
$var wire 1 wY in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `Z out $end
$var wire 1 ^Z in1 $end
$var wire 1 ^Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 aZ out $end
$var wire 1 _Z in1 $end
$var wire 1 `Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bU out $end
$var wire 1 aZ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 ^U Out [3] $end
$var wire 1 _U Out [2] $end
$var wire 1 `U Out [1] $end
$var wire 1 aU Out [0] $end
$var wire 1 bZ S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 NU InpA [3] $end
$var wire 1 OU InpA [2] $end
$var wire 1 PU InpA [1] $end
$var wire 1 QU InpA [0] $end
$var wire 1 LU InpB [3] $end
$var wire 1 MU InpB [2] $end
$var wire 1 NU InpB [1] $end
$var wire 1 OU InpB [0] $end
$var wire 1 cZ InpC [3] $end
$var wire 1 dZ InpC [2] $end
$var wire 1 eZ InpC [1] $end
$var wire 1 fZ InpC [0] $end
$var wire 1 gZ InpD [3] $end
$var wire 1 hZ InpD [2] $end
$var wire 1 iZ InpD [1] $end
$var wire 1 jZ InpD [0] $end
$var wire 1 kZ stage1_1_bit0 $end
$var wire 1 lZ stage1_2_bit0 $end
$var wire 1 mZ stage1_1_bit1 $end
$var wire 1 nZ stage1_2_bit1 $end
$var wire 1 oZ stage1_1_bit2 $end
$var wire 1 pZ stage1_2_bit2 $end
$var wire 1 qZ stage1_1_bit3 $end
$var wire 1 rZ stage1_2_bit4 $end
$var wire 1 sZ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 kZ Out $end
$var wire 1 c2 S $end
$var wire 1 QU InpA $end
$var wire 1 OU InpB $end
$var wire 1 tZ notS $end
$var wire 1 uZ nand1 $end
$var wire 1 vZ nand2 $end
$var wire 1 wZ inputA $end
$var wire 1 xZ inputB $end
$var wire 1 yZ final_not $end

$scope module S_not $end
$var wire 1 tZ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uZ out $end
$var wire 1 tZ in1 $end
$var wire 1 QU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wZ out $end
$var wire 1 uZ in1 $end
$var wire 1 uZ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vZ out $end
$var wire 1 c2 in1 $end
$var wire 1 OU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xZ out $end
$var wire 1 vZ in1 $end
$var wire 1 vZ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yZ out $end
$var wire 1 wZ in1 $end
$var wire 1 xZ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kZ out $end
$var wire 1 yZ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 mZ Out $end
$var wire 1 c2 S $end
$var wire 1 PU InpA $end
$var wire 1 NU InpB $end
$var wire 1 zZ notS $end
$var wire 1 {Z nand1 $end
$var wire 1 |Z nand2 $end
$var wire 1 }Z inputA $end
$var wire 1 ~Z inputB $end
$var wire 1 ![ final_not $end

$scope module S_not $end
$var wire 1 zZ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {Z out $end
$var wire 1 zZ in1 $end
$var wire 1 PU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }Z out $end
$var wire 1 {Z in1 $end
$var wire 1 {Z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |Z out $end
$var wire 1 c2 in1 $end
$var wire 1 NU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~Z out $end
$var wire 1 |Z in1 $end
$var wire 1 |Z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ![ out $end
$var wire 1 }Z in1 $end
$var wire 1 ~Z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mZ out $end
$var wire 1 ![ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 oZ Out $end
$var wire 1 c2 S $end
$var wire 1 OU InpA $end
$var wire 1 MU InpB $end
$var wire 1 "[ notS $end
$var wire 1 #[ nand1 $end
$var wire 1 $[ nand2 $end
$var wire 1 %[ inputA $end
$var wire 1 &[ inputB $end
$var wire 1 '[ final_not $end

$scope module S_not $end
$var wire 1 "[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #[ out $end
$var wire 1 "[ in1 $end
$var wire 1 OU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %[ out $end
$var wire 1 #[ in1 $end
$var wire 1 #[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $[ out $end
$var wire 1 c2 in1 $end
$var wire 1 MU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &[ out $end
$var wire 1 $[ in1 $end
$var wire 1 $[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '[ out $end
$var wire 1 %[ in1 $end
$var wire 1 &[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oZ out $end
$var wire 1 '[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 qZ Out $end
$var wire 1 c2 S $end
$var wire 1 NU InpA $end
$var wire 1 LU InpB $end
$var wire 1 ([ notS $end
$var wire 1 )[ nand1 $end
$var wire 1 *[ nand2 $end
$var wire 1 +[ inputA $end
$var wire 1 ,[ inputB $end
$var wire 1 -[ final_not $end

$scope module S_not $end
$var wire 1 ([ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )[ out $end
$var wire 1 ([ in1 $end
$var wire 1 NU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +[ out $end
$var wire 1 )[ in1 $end
$var wire 1 )[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *[ out $end
$var wire 1 c2 in1 $end
$var wire 1 LU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,[ out $end
$var wire 1 *[ in1 $end
$var wire 1 *[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -[ out $end
$var wire 1 +[ in1 $end
$var wire 1 ,[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qZ out $end
$var wire 1 -[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 lZ Out $end
$var wire 1 c2 S $end
$var wire 1 fZ InpA $end
$var wire 1 jZ InpB $end
$var wire 1 .[ notS $end
$var wire 1 /[ nand1 $end
$var wire 1 0[ nand2 $end
$var wire 1 1[ inputA $end
$var wire 1 2[ inputB $end
$var wire 1 3[ final_not $end

$scope module S_not $end
$var wire 1 .[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /[ out $end
$var wire 1 .[ in1 $end
$var wire 1 fZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1[ out $end
$var wire 1 /[ in1 $end
$var wire 1 /[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0[ out $end
$var wire 1 c2 in1 $end
$var wire 1 jZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2[ out $end
$var wire 1 0[ in1 $end
$var wire 1 0[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3[ out $end
$var wire 1 1[ in1 $end
$var wire 1 2[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lZ out $end
$var wire 1 3[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 nZ Out $end
$var wire 1 c2 S $end
$var wire 1 eZ InpA $end
$var wire 1 iZ InpB $end
$var wire 1 4[ notS $end
$var wire 1 5[ nand1 $end
$var wire 1 6[ nand2 $end
$var wire 1 7[ inputA $end
$var wire 1 8[ inputB $end
$var wire 1 9[ final_not $end

$scope module S_not $end
$var wire 1 4[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5[ out $end
$var wire 1 4[ in1 $end
$var wire 1 eZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7[ out $end
$var wire 1 5[ in1 $end
$var wire 1 5[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6[ out $end
$var wire 1 c2 in1 $end
$var wire 1 iZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8[ out $end
$var wire 1 6[ in1 $end
$var wire 1 6[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9[ out $end
$var wire 1 7[ in1 $end
$var wire 1 8[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nZ out $end
$var wire 1 9[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 pZ Out $end
$var wire 1 c2 S $end
$var wire 1 dZ InpA $end
$var wire 1 hZ InpB $end
$var wire 1 :[ notS $end
$var wire 1 ;[ nand1 $end
$var wire 1 <[ nand2 $end
$var wire 1 =[ inputA $end
$var wire 1 >[ inputB $end
$var wire 1 ?[ final_not $end

$scope module S_not $end
$var wire 1 :[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;[ out $end
$var wire 1 :[ in1 $end
$var wire 1 dZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =[ out $end
$var wire 1 ;[ in1 $end
$var wire 1 ;[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <[ out $end
$var wire 1 c2 in1 $end
$var wire 1 hZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >[ out $end
$var wire 1 <[ in1 $end
$var wire 1 <[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?[ out $end
$var wire 1 =[ in1 $end
$var wire 1 >[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pZ out $end
$var wire 1 ?[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 sZ Out $end
$var wire 1 c2 S $end
$var wire 1 cZ InpA $end
$var wire 1 gZ InpB $end
$var wire 1 @[ notS $end
$var wire 1 A[ nand1 $end
$var wire 1 B[ nand2 $end
$var wire 1 C[ inputA $end
$var wire 1 D[ inputB $end
$var wire 1 E[ final_not $end

$scope module S_not $end
$var wire 1 @[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A[ out $end
$var wire 1 @[ in1 $end
$var wire 1 cZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C[ out $end
$var wire 1 A[ in1 $end
$var wire 1 A[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B[ out $end
$var wire 1 c2 in1 $end
$var wire 1 gZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D[ out $end
$var wire 1 B[ in1 $end
$var wire 1 B[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E[ out $end
$var wire 1 C[ in1 $end
$var wire 1 D[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sZ out $end
$var wire 1 E[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 aU Out $end
$var wire 1 bZ S $end
$var wire 1 kZ InpA $end
$var wire 1 lZ InpB $end
$var wire 1 F[ notS $end
$var wire 1 G[ nand1 $end
$var wire 1 H[ nand2 $end
$var wire 1 I[ inputA $end
$var wire 1 J[ inputB $end
$var wire 1 K[ final_not $end

$scope module S_not $end
$var wire 1 F[ out $end
$var wire 1 bZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G[ out $end
$var wire 1 F[ in1 $end
$var wire 1 kZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I[ out $end
$var wire 1 G[ in1 $end
$var wire 1 G[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H[ out $end
$var wire 1 bZ in1 $end
$var wire 1 lZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J[ out $end
$var wire 1 H[ in1 $end
$var wire 1 H[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K[ out $end
$var wire 1 I[ in1 $end
$var wire 1 J[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 aU out $end
$var wire 1 K[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 `U Out $end
$var wire 1 bZ S $end
$var wire 1 mZ InpA $end
$var wire 1 nZ InpB $end
$var wire 1 L[ notS $end
$var wire 1 M[ nand1 $end
$var wire 1 N[ nand2 $end
$var wire 1 O[ inputA $end
$var wire 1 P[ inputB $end
$var wire 1 Q[ final_not $end

$scope module S_not $end
$var wire 1 L[ out $end
$var wire 1 bZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M[ out $end
$var wire 1 L[ in1 $end
$var wire 1 mZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O[ out $end
$var wire 1 M[ in1 $end
$var wire 1 M[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N[ out $end
$var wire 1 bZ in1 $end
$var wire 1 nZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P[ out $end
$var wire 1 N[ in1 $end
$var wire 1 N[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q[ out $end
$var wire 1 O[ in1 $end
$var wire 1 P[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `U out $end
$var wire 1 Q[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 _U Out $end
$var wire 1 bZ S $end
$var wire 1 oZ InpA $end
$var wire 1 pZ InpB $end
$var wire 1 R[ notS $end
$var wire 1 S[ nand1 $end
$var wire 1 T[ nand2 $end
$var wire 1 U[ inputA $end
$var wire 1 V[ inputB $end
$var wire 1 W[ final_not $end

$scope module S_not $end
$var wire 1 R[ out $end
$var wire 1 bZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S[ out $end
$var wire 1 R[ in1 $end
$var wire 1 oZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U[ out $end
$var wire 1 S[ in1 $end
$var wire 1 S[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T[ out $end
$var wire 1 bZ in1 $end
$var wire 1 pZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V[ out $end
$var wire 1 T[ in1 $end
$var wire 1 T[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W[ out $end
$var wire 1 U[ in1 $end
$var wire 1 V[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _U out $end
$var wire 1 W[ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ^U Out $end
$var wire 1 bZ S $end
$var wire 1 qZ InpA $end
$var wire 1 sZ InpB $end
$var wire 1 X[ notS $end
$var wire 1 Y[ nand1 $end
$var wire 1 Z[ nand2 $end
$var wire 1 [[ inputA $end
$var wire 1 \[ inputB $end
$var wire 1 ][ final_not $end

$scope module S_not $end
$var wire 1 X[ out $end
$var wire 1 bZ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y[ out $end
$var wire 1 X[ in1 $end
$var wire 1 qZ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [[ out $end
$var wire 1 Y[ in1 $end
$var wire 1 Y[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z[ out $end
$var wire 1 bZ in1 $end
$var wire 1 sZ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \[ out $end
$var wire 1 Z[ in1 $end
$var wire 1 Z[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ][ out $end
$var wire 1 [[ in1 $end
$var wire 1 \[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^U out $end
$var wire 1 ][ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 ZU Out [3] $end
$var wire 1 [U Out [2] $end
$var wire 1 \U Out [1] $end
$var wire 1 ]U Out [0] $end
$var wire 1 ^[ S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 JU InpA [3] $end
$var wire 1 KU InpA [2] $end
$var wire 1 LU InpA [1] $end
$var wire 1 MU InpA [0] $end
$var wire 1 HU InpB [3] $end
$var wire 1 IU InpB [2] $end
$var wire 1 JU InpB [1] $end
$var wire 1 KU InpB [0] $end
$var wire 1 _[ InpC [3] $end
$var wire 1 `[ InpC [2] $end
$var wire 1 a[ InpC [1] $end
$var wire 1 b[ InpC [0] $end
$var wire 1 c[ InpD [3] $end
$var wire 1 d[ InpD [2] $end
$var wire 1 e[ InpD [1] $end
$var wire 1 f[ InpD [0] $end
$var wire 1 g[ stage1_1_bit0 $end
$var wire 1 h[ stage1_2_bit0 $end
$var wire 1 i[ stage1_1_bit1 $end
$var wire 1 j[ stage1_2_bit1 $end
$var wire 1 k[ stage1_1_bit2 $end
$var wire 1 l[ stage1_2_bit2 $end
$var wire 1 m[ stage1_1_bit3 $end
$var wire 1 n[ stage1_2_bit4 $end
$var wire 1 o[ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 g[ Out $end
$var wire 1 c2 S $end
$var wire 1 MU InpA $end
$var wire 1 KU InpB $end
$var wire 1 p[ notS $end
$var wire 1 q[ nand1 $end
$var wire 1 r[ nand2 $end
$var wire 1 s[ inputA $end
$var wire 1 t[ inputB $end
$var wire 1 u[ final_not $end

$scope module S_not $end
$var wire 1 p[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q[ out $end
$var wire 1 p[ in1 $end
$var wire 1 MU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s[ out $end
$var wire 1 q[ in1 $end
$var wire 1 q[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r[ out $end
$var wire 1 c2 in1 $end
$var wire 1 KU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t[ out $end
$var wire 1 r[ in1 $end
$var wire 1 r[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u[ out $end
$var wire 1 s[ in1 $end
$var wire 1 t[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g[ out $end
$var wire 1 u[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 i[ Out $end
$var wire 1 c2 S $end
$var wire 1 LU InpA $end
$var wire 1 JU InpB $end
$var wire 1 v[ notS $end
$var wire 1 w[ nand1 $end
$var wire 1 x[ nand2 $end
$var wire 1 y[ inputA $end
$var wire 1 z[ inputB $end
$var wire 1 {[ final_not $end

$scope module S_not $end
$var wire 1 v[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w[ out $end
$var wire 1 v[ in1 $end
$var wire 1 LU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y[ out $end
$var wire 1 w[ in1 $end
$var wire 1 w[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x[ out $end
$var wire 1 c2 in1 $end
$var wire 1 JU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z[ out $end
$var wire 1 x[ in1 $end
$var wire 1 x[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {[ out $end
$var wire 1 y[ in1 $end
$var wire 1 z[ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i[ out $end
$var wire 1 {[ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 k[ Out $end
$var wire 1 c2 S $end
$var wire 1 KU InpA $end
$var wire 1 IU InpB $end
$var wire 1 |[ notS $end
$var wire 1 }[ nand1 $end
$var wire 1 ~[ nand2 $end
$var wire 1 !\ inputA $end
$var wire 1 "\ inputB $end
$var wire 1 #\ final_not $end

$scope module S_not $end
$var wire 1 |[ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }[ out $end
$var wire 1 |[ in1 $end
$var wire 1 KU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !\ out $end
$var wire 1 }[ in1 $end
$var wire 1 }[ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~[ out $end
$var wire 1 c2 in1 $end
$var wire 1 IU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "\ out $end
$var wire 1 ~[ in1 $end
$var wire 1 ~[ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #\ out $end
$var wire 1 !\ in1 $end
$var wire 1 "\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k[ out $end
$var wire 1 #\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 m[ Out $end
$var wire 1 c2 S $end
$var wire 1 JU InpA $end
$var wire 1 HU InpB $end
$var wire 1 $\ notS $end
$var wire 1 %\ nand1 $end
$var wire 1 &\ nand2 $end
$var wire 1 '\ inputA $end
$var wire 1 (\ inputB $end
$var wire 1 )\ final_not $end

$scope module S_not $end
$var wire 1 $\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %\ out $end
$var wire 1 $\ in1 $end
$var wire 1 JU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '\ out $end
$var wire 1 %\ in1 $end
$var wire 1 %\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &\ out $end
$var wire 1 c2 in1 $end
$var wire 1 HU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (\ out $end
$var wire 1 &\ in1 $end
$var wire 1 &\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )\ out $end
$var wire 1 '\ in1 $end
$var wire 1 (\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m[ out $end
$var wire 1 )\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 h[ Out $end
$var wire 1 c2 S $end
$var wire 1 b[ InpA $end
$var wire 1 f[ InpB $end
$var wire 1 *\ notS $end
$var wire 1 +\ nand1 $end
$var wire 1 ,\ nand2 $end
$var wire 1 -\ inputA $end
$var wire 1 .\ inputB $end
$var wire 1 /\ final_not $end

$scope module S_not $end
$var wire 1 *\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +\ out $end
$var wire 1 *\ in1 $end
$var wire 1 b[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -\ out $end
$var wire 1 +\ in1 $end
$var wire 1 +\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,\ out $end
$var wire 1 c2 in1 $end
$var wire 1 f[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .\ out $end
$var wire 1 ,\ in1 $end
$var wire 1 ,\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /\ out $end
$var wire 1 -\ in1 $end
$var wire 1 .\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h[ out $end
$var wire 1 /\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 j[ Out $end
$var wire 1 c2 S $end
$var wire 1 a[ InpA $end
$var wire 1 e[ InpB $end
$var wire 1 0\ notS $end
$var wire 1 1\ nand1 $end
$var wire 1 2\ nand2 $end
$var wire 1 3\ inputA $end
$var wire 1 4\ inputB $end
$var wire 1 5\ final_not $end

$scope module S_not $end
$var wire 1 0\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1\ out $end
$var wire 1 0\ in1 $end
$var wire 1 a[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3\ out $end
$var wire 1 1\ in1 $end
$var wire 1 1\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2\ out $end
$var wire 1 c2 in1 $end
$var wire 1 e[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4\ out $end
$var wire 1 2\ in1 $end
$var wire 1 2\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5\ out $end
$var wire 1 3\ in1 $end
$var wire 1 4\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j[ out $end
$var wire 1 5\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 l[ Out $end
$var wire 1 c2 S $end
$var wire 1 `[ InpA $end
$var wire 1 d[ InpB $end
$var wire 1 6\ notS $end
$var wire 1 7\ nand1 $end
$var wire 1 8\ nand2 $end
$var wire 1 9\ inputA $end
$var wire 1 :\ inputB $end
$var wire 1 ;\ final_not $end

$scope module S_not $end
$var wire 1 6\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7\ out $end
$var wire 1 6\ in1 $end
$var wire 1 `[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9\ out $end
$var wire 1 7\ in1 $end
$var wire 1 7\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8\ out $end
$var wire 1 c2 in1 $end
$var wire 1 d[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :\ out $end
$var wire 1 8\ in1 $end
$var wire 1 8\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;\ out $end
$var wire 1 9\ in1 $end
$var wire 1 :\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l[ out $end
$var wire 1 ;\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 o[ Out $end
$var wire 1 c2 S $end
$var wire 1 _[ InpA $end
$var wire 1 c[ InpB $end
$var wire 1 <\ notS $end
$var wire 1 =\ nand1 $end
$var wire 1 >\ nand2 $end
$var wire 1 ?\ inputA $end
$var wire 1 @\ inputB $end
$var wire 1 A\ final_not $end

$scope module S_not $end
$var wire 1 <\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =\ out $end
$var wire 1 <\ in1 $end
$var wire 1 _[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?\ out $end
$var wire 1 =\ in1 $end
$var wire 1 =\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >\ out $end
$var wire 1 c2 in1 $end
$var wire 1 c[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @\ out $end
$var wire 1 >\ in1 $end
$var wire 1 >\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A\ out $end
$var wire 1 ?\ in1 $end
$var wire 1 @\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o[ out $end
$var wire 1 A\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ]U Out $end
$var wire 1 ^[ S $end
$var wire 1 g[ InpA $end
$var wire 1 h[ InpB $end
$var wire 1 B\ notS $end
$var wire 1 C\ nand1 $end
$var wire 1 D\ nand2 $end
$var wire 1 E\ inputA $end
$var wire 1 F\ inputB $end
$var wire 1 G\ final_not $end

$scope module S_not $end
$var wire 1 B\ out $end
$var wire 1 ^[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C\ out $end
$var wire 1 B\ in1 $end
$var wire 1 g[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E\ out $end
$var wire 1 C\ in1 $end
$var wire 1 C\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D\ out $end
$var wire 1 ^[ in1 $end
$var wire 1 h[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F\ out $end
$var wire 1 D\ in1 $end
$var wire 1 D\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G\ out $end
$var wire 1 E\ in1 $end
$var wire 1 F\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]U out $end
$var wire 1 G\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 \U Out $end
$var wire 1 ^[ S $end
$var wire 1 i[ InpA $end
$var wire 1 j[ InpB $end
$var wire 1 H\ notS $end
$var wire 1 I\ nand1 $end
$var wire 1 J\ nand2 $end
$var wire 1 K\ inputA $end
$var wire 1 L\ inputB $end
$var wire 1 M\ final_not $end

$scope module S_not $end
$var wire 1 H\ out $end
$var wire 1 ^[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I\ out $end
$var wire 1 H\ in1 $end
$var wire 1 i[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K\ out $end
$var wire 1 I\ in1 $end
$var wire 1 I\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J\ out $end
$var wire 1 ^[ in1 $end
$var wire 1 j[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L\ out $end
$var wire 1 J\ in1 $end
$var wire 1 J\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M\ out $end
$var wire 1 K\ in1 $end
$var wire 1 L\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \U out $end
$var wire 1 M\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 [U Out $end
$var wire 1 ^[ S $end
$var wire 1 k[ InpA $end
$var wire 1 l[ InpB $end
$var wire 1 N\ notS $end
$var wire 1 O\ nand1 $end
$var wire 1 P\ nand2 $end
$var wire 1 Q\ inputA $end
$var wire 1 R\ inputB $end
$var wire 1 S\ final_not $end

$scope module S_not $end
$var wire 1 N\ out $end
$var wire 1 ^[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O\ out $end
$var wire 1 N\ in1 $end
$var wire 1 k[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q\ out $end
$var wire 1 O\ in1 $end
$var wire 1 O\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P\ out $end
$var wire 1 ^[ in1 $end
$var wire 1 l[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R\ out $end
$var wire 1 P\ in1 $end
$var wire 1 P\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S\ out $end
$var wire 1 Q\ in1 $end
$var wire 1 R\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [U out $end
$var wire 1 S\ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ZU Out $end
$var wire 1 ^[ S $end
$var wire 1 m[ InpA $end
$var wire 1 o[ InpB $end
$var wire 1 T\ notS $end
$var wire 1 U\ nand1 $end
$var wire 1 V\ nand2 $end
$var wire 1 W\ inputA $end
$var wire 1 X\ inputB $end
$var wire 1 Y\ final_not $end

$scope module S_not $end
$var wire 1 T\ out $end
$var wire 1 ^[ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U\ out $end
$var wire 1 T\ in1 $end
$var wire 1 m[ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W\ out $end
$var wire 1 U\ in1 $end
$var wire 1 U\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V\ out $end
$var wire 1 ^[ in1 $end
$var wire 1 o[ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X\ out $end
$var wire 1 V\ in1 $end
$var wire 1 V\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y\ out $end
$var wire 1 W\ in1 $end
$var wire 1 X\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ZU out $end
$var wire 1 Y\ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 VU Out [3] $end
$var wire 1 WU Out [2] $end
$var wire 1 XU Out [1] $end
$var wire 1 YU Out [0] $end
$var wire 1 Z\ S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 FU InpA [3] $end
$var wire 1 GU InpA [2] $end
$var wire 1 HU InpA [1] $end
$var wire 1 IU InpA [0] $end
$var wire 1 [\ InpB [3] $end
$var wire 1 \\ InpB [2] $end
$var wire 1 FU InpB [1] $end
$var wire 1 GU InpB [0] $end
$var wire 1 ]\ InpC [3] $end
$var wire 1 ^\ InpC [2] $end
$var wire 1 _\ InpC [1] $end
$var wire 1 `\ InpC [0] $end
$var wire 1 a\ InpD [3] $end
$var wire 1 b\ InpD [2] $end
$var wire 1 c\ InpD [1] $end
$var wire 1 d\ InpD [0] $end
$var wire 1 e\ stage1_1_bit0 $end
$var wire 1 f\ stage1_2_bit0 $end
$var wire 1 g\ stage1_1_bit1 $end
$var wire 1 h\ stage1_2_bit1 $end
$var wire 1 i\ stage1_1_bit2 $end
$var wire 1 j\ stage1_2_bit2 $end
$var wire 1 k\ stage1_1_bit3 $end
$var wire 1 l\ stage1_2_bit4 $end
$var wire 1 m\ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 e\ Out $end
$var wire 1 c2 S $end
$var wire 1 IU InpA $end
$var wire 1 GU InpB $end
$var wire 1 n\ notS $end
$var wire 1 o\ nand1 $end
$var wire 1 p\ nand2 $end
$var wire 1 q\ inputA $end
$var wire 1 r\ inputB $end
$var wire 1 s\ final_not $end

$scope module S_not $end
$var wire 1 n\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o\ out $end
$var wire 1 n\ in1 $end
$var wire 1 IU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q\ out $end
$var wire 1 o\ in1 $end
$var wire 1 o\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p\ out $end
$var wire 1 c2 in1 $end
$var wire 1 GU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r\ out $end
$var wire 1 p\ in1 $end
$var wire 1 p\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s\ out $end
$var wire 1 q\ in1 $end
$var wire 1 r\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e\ out $end
$var wire 1 s\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 g\ Out $end
$var wire 1 c2 S $end
$var wire 1 HU InpA $end
$var wire 1 FU InpB $end
$var wire 1 t\ notS $end
$var wire 1 u\ nand1 $end
$var wire 1 v\ nand2 $end
$var wire 1 w\ inputA $end
$var wire 1 x\ inputB $end
$var wire 1 y\ final_not $end

$scope module S_not $end
$var wire 1 t\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u\ out $end
$var wire 1 t\ in1 $end
$var wire 1 HU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w\ out $end
$var wire 1 u\ in1 $end
$var wire 1 u\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v\ out $end
$var wire 1 c2 in1 $end
$var wire 1 FU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x\ out $end
$var wire 1 v\ in1 $end
$var wire 1 v\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y\ out $end
$var wire 1 w\ in1 $end
$var wire 1 x\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g\ out $end
$var wire 1 y\ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 i\ Out $end
$var wire 1 c2 S $end
$var wire 1 GU InpA $end
$var wire 1 \\ InpB $end
$var wire 1 z\ notS $end
$var wire 1 {\ nand1 $end
$var wire 1 |\ nand2 $end
$var wire 1 }\ inputA $end
$var wire 1 ~\ inputB $end
$var wire 1 !] final_not $end

$scope module S_not $end
$var wire 1 z\ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {\ out $end
$var wire 1 z\ in1 $end
$var wire 1 GU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }\ out $end
$var wire 1 {\ in1 $end
$var wire 1 {\ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |\ out $end
$var wire 1 c2 in1 $end
$var wire 1 \\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~\ out $end
$var wire 1 |\ in1 $end
$var wire 1 |\ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !] out $end
$var wire 1 }\ in1 $end
$var wire 1 ~\ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i\ out $end
$var wire 1 !] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 k\ Out $end
$var wire 1 c2 S $end
$var wire 1 FU InpA $end
$var wire 1 [\ InpB $end
$var wire 1 "] notS $end
$var wire 1 #] nand1 $end
$var wire 1 $] nand2 $end
$var wire 1 %] inputA $end
$var wire 1 &] inputB $end
$var wire 1 '] final_not $end

$scope module S_not $end
$var wire 1 "] out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #] out $end
$var wire 1 "] in1 $end
$var wire 1 FU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %] out $end
$var wire 1 #] in1 $end
$var wire 1 #] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $] out $end
$var wire 1 c2 in1 $end
$var wire 1 [\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &] out $end
$var wire 1 $] in1 $end
$var wire 1 $] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '] out $end
$var wire 1 %] in1 $end
$var wire 1 &] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k\ out $end
$var wire 1 '] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 f\ Out $end
$var wire 1 c2 S $end
$var wire 1 `\ InpA $end
$var wire 1 d\ InpB $end
$var wire 1 (] notS $end
$var wire 1 )] nand1 $end
$var wire 1 *] nand2 $end
$var wire 1 +] inputA $end
$var wire 1 ,] inputB $end
$var wire 1 -] final_not $end

$scope module S_not $end
$var wire 1 (] out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )] out $end
$var wire 1 (] in1 $end
$var wire 1 `\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +] out $end
$var wire 1 )] in1 $end
$var wire 1 )] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *] out $end
$var wire 1 c2 in1 $end
$var wire 1 d\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,] out $end
$var wire 1 *] in1 $end
$var wire 1 *] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -] out $end
$var wire 1 +] in1 $end
$var wire 1 ,] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f\ out $end
$var wire 1 -] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 h\ Out $end
$var wire 1 c2 S $end
$var wire 1 _\ InpA $end
$var wire 1 c\ InpB $end
$var wire 1 .] notS $end
$var wire 1 /] nand1 $end
$var wire 1 0] nand2 $end
$var wire 1 1] inputA $end
$var wire 1 2] inputB $end
$var wire 1 3] final_not $end

$scope module S_not $end
$var wire 1 .] out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /] out $end
$var wire 1 .] in1 $end
$var wire 1 _\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1] out $end
$var wire 1 /] in1 $end
$var wire 1 /] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0] out $end
$var wire 1 c2 in1 $end
$var wire 1 c\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2] out $end
$var wire 1 0] in1 $end
$var wire 1 0] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3] out $end
$var wire 1 1] in1 $end
$var wire 1 2] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h\ out $end
$var wire 1 3] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 j\ Out $end
$var wire 1 c2 S $end
$var wire 1 ^\ InpA $end
$var wire 1 b\ InpB $end
$var wire 1 4] notS $end
$var wire 1 5] nand1 $end
$var wire 1 6] nand2 $end
$var wire 1 7] inputA $end
$var wire 1 8] inputB $end
$var wire 1 9] final_not $end

$scope module S_not $end
$var wire 1 4] out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5] out $end
$var wire 1 4] in1 $end
$var wire 1 ^\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7] out $end
$var wire 1 5] in1 $end
$var wire 1 5] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6] out $end
$var wire 1 c2 in1 $end
$var wire 1 b\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8] out $end
$var wire 1 6] in1 $end
$var wire 1 6] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9] out $end
$var wire 1 7] in1 $end
$var wire 1 8] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j\ out $end
$var wire 1 9] in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 m\ Out $end
$var wire 1 c2 S $end
$var wire 1 ]\ InpA $end
$var wire 1 a\ InpB $end
$var wire 1 :] notS $end
$var wire 1 ;] nand1 $end
$var wire 1 <] nand2 $end
$var wire 1 =] inputA $end
$var wire 1 >] inputB $end
$var wire 1 ?] final_not $end

$scope module S_not $end
$var wire 1 :] out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;] out $end
$var wire 1 :] in1 $end
$var wire 1 ]\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =] out $end
$var wire 1 ;] in1 $end
$var wire 1 ;] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <] out $end
$var wire 1 c2 in1 $end
$var wire 1 a\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >] out $end
$var wire 1 <] in1 $end
$var wire 1 <] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?] out $end
$var wire 1 =] in1 $end
$var wire 1 >] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m\ out $end
$var wire 1 ?] in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 YU Out $end
$var wire 1 Z\ S $end
$var wire 1 e\ InpA $end
$var wire 1 f\ InpB $end
$var wire 1 @] notS $end
$var wire 1 A] nand1 $end
$var wire 1 B] nand2 $end
$var wire 1 C] inputA $end
$var wire 1 D] inputB $end
$var wire 1 E] final_not $end

$scope module S_not $end
$var wire 1 @] out $end
$var wire 1 Z\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A] out $end
$var wire 1 @] in1 $end
$var wire 1 e\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C] out $end
$var wire 1 A] in1 $end
$var wire 1 A] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B] out $end
$var wire 1 Z\ in1 $end
$var wire 1 f\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D] out $end
$var wire 1 B] in1 $end
$var wire 1 B] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E] out $end
$var wire 1 C] in1 $end
$var wire 1 D] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 YU out $end
$var wire 1 E] in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 XU Out $end
$var wire 1 Z\ S $end
$var wire 1 g\ InpA $end
$var wire 1 h\ InpB $end
$var wire 1 F] notS $end
$var wire 1 G] nand1 $end
$var wire 1 H] nand2 $end
$var wire 1 I] inputA $end
$var wire 1 J] inputB $end
$var wire 1 K] final_not $end

$scope module S_not $end
$var wire 1 F] out $end
$var wire 1 Z\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G] out $end
$var wire 1 F] in1 $end
$var wire 1 g\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I] out $end
$var wire 1 G] in1 $end
$var wire 1 G] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H] out $end
$var wire 1 Z\ in1 $end
$var wire 1 h\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J] out $end
$var wire 1 H] in1 $end
$var wire 1 H] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K] out $end
$var wire 1 I] in1 $end
$var wire 1 J] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 XU out $end
$var wire 1 K] in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 WU Out $end
$var wire 1 Z\ S $end
$var wire 1 i\ InpA $end
$var wire 1 j\ InpB $end
$var wire 1 L] notS $end
$var wire 1 M] nand1 $end
$var wire 1 N] nand2 $end
$var wire 1 O] inputA $end
$var wire 1 P] inputB $end
$var wire 1 Q] final_not $end

$scope module S_not $end
$var wire 1 L] out $end
$var wire 1 Z\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M] out $end
$var wire 1 L] in1 $end
$var wire 1 i\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O] out $end
$var wire 1 M] in1 $end
$var wire 1 M] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N] out $end
$var wire 1 Z\ in1 $end
$var wire 1 j\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P] out $end
$var wire 1 N] in1 $end
$var wire 1 N] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q] out $end
$var wire 1 O] in1 $end
$var wire 1 P] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 WU out $end
$var wire 1 Q] in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 VU Out $end
$var wire 1 Z\ S $end
$var wire 1 k\ InpA $end
$var wire 1 m\ InpB $end
$var wire 1 R] notS $end
$var wire 1 S] nand1 $end
$var wire 1 T] nand2 $end
$var wire 1 U] inputA $end
$var wire 1 V] inputB $end
$var wire 1 W] final_not $end

$scope module S_not $end
$var wire 1 R] out $end
$var wire 1 Z\ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S] out $end
$var wire 1 R] in1 $end
$var wire 1 k\ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U] out $end
$var wire 1 S] in1 $end
$var wire 1 S] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T] out $end
$var wire 1 Z\ in1 $end
$var wire 1 m\ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V] out $end
$var wire 1 T] in1 $end
$var wire 1 T] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W] out $end
$var wire 1 U] in1 $end
$var wire 1 V] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 VU out $end
$var wire 1 W] in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 rU Out [3] $end
$var wire 1 sU Out [2] $end
$var wire 1 tU Out [1] $end
$var wire 1 uU Out [0] $end
$var wire 1 X] S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 bU InpA [3] $end
$var wire 1 cU InpA [2] $end
$var wire 1 dU InpA [1] $end
$var wire 1 eU InpA [0] $end
$var wire 1 ^U InpB [3] $end
$var wire 1 _U InpB [2] $end
$var wire 1 `U InpB [1] $end
$var wire 1 aU InpB [0] $end
$var wire 1 Y] InpC [3] $end
$var wire 1 Z] InpC [2] $end
$var wire 1 [] InpC [1] $end
$var wire 1 \] InpC [0] $end
$var wire 1 ]] InpD [3] $end
$var wire 1 ^] InpD [2] $end
$var wire 1 _] InpD [1] $end
$var wire 1 `] InpD [0] $end
$var wire 1 a] stage1_1_bit0 $end
$var wire 1 b] stage1_2_bit0 $end
$var wire 1 c] stage1_1_bit1 $end
$var wire 1 d] stage1_2_bit1 $end
$var wire 1 e] stage1_1_bit2 $end
$var wire 1 f] stage1_2_bit2 $end
$var wire 1 g] stage1_1_bit3 $end
$var wire 1 h] stage1_2_bit4 $end
$var wire 1 i] stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 a] Out $end
$var wire 1 b2 S $end
$var wire 1 eU InpA $end
$var wire 1 aU InpB $end
$var wire 1 j] notS $end
$var wire 1 k] nand1 $end
$var wire 1 l] nand2 $end
$var wire 1 m] inputA $end
$var wire 1 n] inputB $end
$var wire 1 o] final_not $end

$scope module S_not $end
$var wire 1 j] out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k] out $end
$var wire 1 j] in1 $end
$var wire 1 eU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m] out $end
$var wire 1 k] in1 $end
$var wire 1 k] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l] out $end
$var wire 1 b2 in1 $end
$var wire 1 aU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n] out $end
$var wire 1 l] in1 $end
$var wire 1 l] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o] out $end
$var wire 1 m] in1 $end
$var wire 1 n] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a] out $end
$var wire 1 o] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 c] Out $end
$var wire 1 b2 S $end
$var wire 1 dU InpA $end
$var wire 1 `U InpB $end
$var wire 1 p] notS $end
$var wire 1 q] nand1 $end
$var wire 1 r] nand2 $end
$var wire 1 s] inputA $end
$var wire 1 t] inputB $end
$var wire 1 u] final_not $end

$scope module S_not $end
$var wire 1 p] out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q] out $end
$var wire 1 p] in1 $end
$var wire 1 dU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s] out $end
$var wire 1 q] in1 $end
$var wire 1 q] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r] out $end
$var wire 1 b2 in1 $end
$var wire 1 `U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t] out $end
$var wire 1 r] in1 $end
$var wire 1 r] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u] out $end
$var wire 1 s] in1 $end
$var wire 1 t] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c] out $end
$var wire 1 u] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 e] Out $end
$var wire 1 b2 S $end
$var wire 1 cU InpA $end
$var wire 1 _U InpB $end
$var wire 1 v] notS $end
$var wire 1 w] nand1 $end
$var wire 1 x] nand2 $end
$var wire 1 y] inputA $end
$var wire 1 z] inputB $end
$var wire 1 {] final_not $end

$scope module S_not $end
$var wire 1 v] out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w] out $end
$var wire 1 v] in1 $end
$var wire 1 cU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y] out $end
$var wire 1 w] in1 $end
$var wire 1 w] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x] out $end
$var wire 1 b2 in1 $end
$var wire 1 _U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z] out $end
$var wire 1 x] in1 $end
$var wire 1 x] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {] out $end
$var wire 1 y] in1 $end
$var wire 1 z] in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e] out $end
$var wire 1 {] in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 g] Out $end
$var wire 1 b2 S $end
$var wire 1 bU InpA $end
$var wire 1 ^U InpB $end
$var wire 1 |] notS $end
$var wire 1 }] nand1 $end
$var wire 1 ~] nand2 $end
$var wire 1 !^ inputA $end
$var wire 1 "^ inputB $end
$var wire 1 #^ final_not $end

$scope module S_not $end
$var wire 1 |] out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }] out $end
$var wire 1 |] in1 $end
$var wire 1 bU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !^ out $end
$var wire 1 }] in1 $end
$var wire 1 }] in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~] out $end
$var wire 1 b2 in1 $end
$var wire 1 ^U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "^ out $end
$var wire 1 ~] in1 $end
$var wire 1 ~] in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #^ out $end
$var wire 1 !^ in1 $end
$var wire 1 "^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g] out $end
$var wire 1 #^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 b] Out $end
$var wire 1 b2 S $end
$var wire 1 \] InpA $end
$var wire 1 `] InpB $end
$var wire 1 $^ notS $end
$var wire 1 %^ nand1 $end
$var wire 1 &^ nand2 $end
$var wire 1 '^ inputA $end
$var wire 1 (^ inputB $end
$var wire 1 )^ final_not $end

$scope module S_not $end
$var wire 1 $^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %^ out $end
$var wire 1 $^ in1 $end
$var wire 1 \] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '^ out $end
$var wire 1 %^ in1 $end
$var wire 1 %^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &^ out $end
$var wire 1 b2 in1 $end
$var wire 1 `] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (^ out $end
$var wire 1 &^ in1 $end
$var wire 1 &^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )^ out $end
$var wire 1 '^ in1 $end
$var wire 1 (^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b] out $end
$var wire 1 )^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 d] Out $end
$var wire 1 b2 S $end
$var wire 1 [] InpA $end
$var wire 1 _] InpB $end
$var wire 1 *^ notS $end
$var wire 1 +^ nand1 $end
$var wire 1 ,^ nand2 $end
$var wire 1 -^ inputA $end
$var wire 1 .^ inputB $end
$var wire 1 /^ final_not $end

$scope module S_not $end
$var wire 1 *^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +^ out $end
$var wire 1 *^ in1 $end
$var wire 1 [] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -^ out $end
$var wire 1 +^ in1 $end
$var wire 1 +^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,^ out $end
$var wire 1 b2 in1 $end
$var wire 1 _] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .^ out $end
$var wire 1 ,^ in1 $end
$var wire 1 ,^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /^ out $end
$var wire 1 -^ in1 $end
$var wire 1 .^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d] out $end
$var wire 1 /^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 f] Out $end
$var wire 1 b2 S $end
$var wire 1 Z] InpA $end
$var wire 1 ^] InpB $end
$var wire 1 0^ notS $end
$var wire 1 1^ nand1 $end
$var wire 1 2^ nand2 $end
$var wire 1 3^ inputA $end
$var wire 1 4^ inputB $end
$var wire 1 5^ final_not $end

$scope module S_not $end
$var wire 1 0^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1^ out $end
$var wire 1 0^ in1 $end
$var wire 1 Z] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3^ out $end
$var wire 1 1^ in1 $end
$var wire 1 1^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2^ out $end
$var wire 1 b2 in1 $end
$var wire 1 ^] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4^ out $end
$var wire 1 2^ in1 $end
$var wire 1 2^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5^ out $end
$var wire 1 3^ in1 $end
$var wire 1 4^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f] out $end
$var wire 1 5^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 i] Out $end
$var wire 1 b2 S $end
$var wire 1 Y] InpA $end
$var wire 1 ]] InpB $end
$var wire 1 6^ notS $end
$var wire 1 7^ nand1 $end
$var wire 1 8^ nand2 $end
$var wire 1 9^ inputA $end
$var wire 1 :^ inputB $end
$var wire 1 ;^ final_not $end

$scope module S_not $end
$var wire 1 6^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7^ out $end
$var wire 1 6^ in1 $end
$var wire 1 Y] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9^ out $end
$var wire 1 7^ in1 $end
$var wire 1 7^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8^ out $end
$var wire 1 b2 in1 $end
$var wire 1 ]] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :^ out $end
$var wire 1 8^ in1 $end
$var wire 1 8^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;^ out $end
$var wire 1 9^ in1 $end
$var wire 1 :^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i] out $end
$var wire 1 ;^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 uU Out $end
$var wire 1 X] S $end
$var wire 1 a] InpA $end
$var wire 1 b] InpB $end
$var wire 1 <^ notS $end
$var wire 1 =^ nand1 $end
$var wire 1 >^ nand2 $end
$var wire 1 ?^ inputA $end
$var wire 1 @^ inputB $end
$var wire 1 A^ final_not $end

$scope module S_not $end
$var wire 1 <^ out $end
$var wire 1 X] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =^ out $end
$var wire 1 <^ in1 $end
$var wire 1 a] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?^ out $end
$var wire 1 =^ in1 $end
$var wire 1 =^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >^ out $end
$var wire 1 X] in1 $end
$var wire 1 b] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @^ out $end
$var wire 1 >^ in1 $end
$var wire 1 >^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A^ out $end
$var wire 1 ?^ in1 $end
$var wire 1 @^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uU out $end
$var wire 1 A^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 tU Out $end
$var wire 1 X] S $end
$var wire 1 c] InpA $end
$var wire 1 d] InpB $end
$var wire 1 B^ notS $end
$var wire 1 C^ nand1 $end
$var wire 1 D^ nand2 $end
$var wire 1 E^ inputA $end
$var wire 1 F^ inputB $end
$var wire 1 G^ final_not $end

$scope module S_not $end
$var wire 1 B^ out $end
$var wire 1 X] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C^ out $end
$var wire 1 B^ in1 $end
$var wire 1 c] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E^ out $end
$var wire 1 C^ in1 $end
$var wire 1 C^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D^ out $end
$var wire 1 X] in1 $end
$var wire 1 d] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F^ out $end
$var wire 1 D^ in1 $end
$var wire 1 D^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G^ out $end
$var wire 1 E^ in1 $end
$var wire 1 F^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 tU out $end
$var wire 1 G^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 sU Out $end
$var wire 1 X] S $end
$var wire 1 e] InpA $end
$var wire 1 f] InpB $end
$var wire 1 H^ notS $end
$var wire 1 I^ nand1 $end
$var wire 1 J^ nand2 $end
$var wire 1 K^ inputA $end
$var wire 1 L^ inputB $end
$var wire 1 M^ final_not $end

$scope module S_not $end
$var wire 1 H^ out $end
$var wire 1 X] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I^ out $end
$var wire 1 H^ in1 $end
$var wire 1 e] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K^ out $end
$var wire 1 I^ in1 $end
$var wire 1 I^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J^ out $end
$var wire 1 X] in1 $end
$var wire 1 f] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L^ out $end
$var wire 1 J^ in1 $end
$var wire 1 J^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M^ out $end
$var wire 1 K^ in1 $end
$var wire 1 L^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sU out $end
$var wire 1 M^ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 rU Out $end
$var wire 1 X] S $end
$var wire 1 g] InpA $end
$var wire 1 i] InpB $end
$var wire 1 N^ notS $end
$var wire 1 O^ nand1 $end
$var wire 1 P^ nand2 $end
$var wire 1 Q^ inputA $end
$var wire 1 R^ inputB $end
$var wire 1 S^ final_not $end

$scope module S_not $end
$var wire 1 N^ out $end
$var wire 1 X] in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O^ out $end
$var wire 1 N^ in1 $end
$var wire 1 g] in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q^ out $end
$var wire 1 O^ in1 $end
$var wire 1 O^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P^ out $end
$var wire 1 X] in1 $end
$var wire 1 i] in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R^ out $end
$var wire 1 P^ in1 $end
$var wire 1 P^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S^ out $end
$var wire 1 Q^ in1 $end
$var wire 1 R^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rU out $end
$var wire 1 S^ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 nU Out [3] $end
$var wire 1 oU Out [2] $end
$var wire 1 pU Out [1] $end
$var wire 1 qU Out [0] $end
$var wire 1 T^ S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 ^U InpA [3] $end
$var wire 1 _U InpA [2] $end
$var wire 1 `U InpA [1] $end
$var wire 1 aU InpA [0] $end
$var wire 1 ZU InpB [3] $end
$var wire 1 [U InpB [2] $end
$var wire 1 \U InpB [1] $end
$var wire 1 ]U InpB [0] $end
$var wire 1 U^ InpC [3] $end
$var wire 1 V^ InpC [2] $end
$var wire 1 W^ InpC [1] $end
$var wire 1 X^ InpC [0] $end
$var wire 1 Y^ InpD [3] $end
$var wire 1 Z^ InpD [2] $end
$var wire 1 [^ InpD [1] $end
$var wire 1 \^ InpD [0] $end
$var wire 1 ]^ stage1_1_bit0 $end
$var wire 1 ^^ stage1_2_bit0 $end
$var wire 1 _^ stage1_1_bit1 $end
$var wire 1 `^ stage1_2_bit1 $end
$var wire 1 a^ stage1_1_bit2 $end
$var wire 1 b^ stage1_2_bit2 $end
$var wire 1 c^ stage1_1_bit3 $end
$var wire 1 d^ stage1_2_bit4 $end
$var wire 1 e^ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ]^ Out $end
$var wire 1 b2 S $end
$var wire 1 aU InpA $end
$var wire 1 ]U InpB $end
$var wire 1 f^ notS $end
$var wire 1 g^ nand1 $end
$var wire 1 h^ nand2 $end
$var wire 1 i^ inputA $end
$var wire 1 j^ inputB $end
$var wire 1 k^ final_not $end

$scope module S_not $end
$var wire 1 f^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g^ out $end
$var wire 1 f^ in1 $end
$var wire 1 aU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i^ out $end
$var wire 1 g^ in1 $end
$var wire 1 g^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h^ out $end
$var wire 1 b2 in1 $end
$var wire 1 ]U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j^ out $end
$var wire 1 h^ in1 $end
$var wire 1 h^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k^ out $end
$var wire 1 i^ in1 $end
$var wire 1 j^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]^ out $end
$var wire 1 k^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 _^ Out $end
$var wire 1 b2 S $end
$var wire 1 `U InpA $end
$var wire 1 \U InpB $end
$var wire 1 l^ notS $end
$var wire 1 m^ nand1 $end
$var wire 1 n^ nand2 $end
$var wire 1 o^ inputA $end
$var wire 1 p^ inputB $end
$var wire 1 q^ final_not $end

$scope module S_not $end
$var wire 1 l^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m^ out $end
$var wire 1 l^ in1 $end
$var wire 1 `U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o^ out $end
$var wire 1 m^ in1 $end
$var wire 1 m^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n^ out $end
$var wire 1 b2 in1 $end
$var wire 1 \U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p^ out $end
$var wire 1 n^ in1 $end
$var wire 1 n^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q^ out $end
$var wire 1 o^ in1 $end
$var wire 1 p^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _^ out $end
$var wire 1 q^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 a^ Out $end
$var wire 1 b2 S $end
$var wire 1 _U InpA $end
$var wire 1 [U InpB $end
$var wire 1 r^ notS $end
$var wire 1 s^ nand1 $end
$var wire 1 t^ nand2 $end
$var wire 1 u^ inputA $end
$var wire 1 v^ inputB $end
$var wire 1 w^ final_not $end

$scope module S_not $end
$var wire 1 r^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s^ out $end
$var wire 1 r^ in1 $end
$var wire 1 _U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u^ out $end
$var wire 1 s^ in1 $end
$var wire 1 s^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t^ out $end
$var wire 1 b2 in1 $end
$var wire 1 [U in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v^ out $end
$var wire 1 t^ in1 $end
$var wire 1 t^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w^ out $end
$var wire 1 u^ in1 $end
$var wire 1 v^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a^ out $end
$var wire 1 w^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 c^ Out $end
$var wire 1 b2 S $end
$var wire 1 ^U InpA $end
$var wire 1 ZU InpB $end
$var wire 1 x^ notS $end
$var wire 1 y^ nand1 $end
$var wire 1 z^ nand2 $end
$var wire 1 {^ inputA $end
$var wire 1 |^ inputB $end
$var wire 1 }^ final_not $end

$scope module S_not $end
$var wire 1 x^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y^ out $end
$var wire 1 x^ in1 $end
$var wire 1 ^U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {^ out $end
$var wire 1 y^ in1 $end
$var wire 1 y^ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z^ out $end
$var wire 1 b2 in1 $end
$var wire 1 ZU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |^ out $end
$var wire 1 z^ in1 $end
$var wire 1 z^ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }^ out $end
$var wire 1 {^ in1 $end
$var wire 1 |^ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c^ out $end
$var wire 1 }^ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ^^ Out $end
$var wire 1 b2 S $end
$var wire 1 X^ InpA $end
$var wire 1 \^ InpB $end
$var wire 1 ~^ notS $end
$var wire 1 !_ nand1 $end
$var wire 1 "_ nand2 $end
$var wire 1 #_ inputA $end
$var wire 1 $_ inputB $end
$var wire 1 %_ final_not $end

$scope module S_not $end
$var wire 1 ~^ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !_ out $end
$var wire 1 ~^ in1 $end
$var wire 1 X^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #_ out $end
$var wire 1 !_ in1 $end
$var wire 1 !_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "_ out $end
$var wire 1 b2 in1 $end
$var wire 1 \^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $_ out $end
$var wire 1 "_ in1 $end
$var wire 1 "_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %_ out $end
$var wire 1 #_ in1 $end
$var wire 1 $_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^^ out $end
$var wire 1 %_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 `^ Out $end
$var wire 1 b2 S $end
$var wire 1 W^ InpA $end
$var wire 1 [^ InpB $end
$var wire 1 &_ notS $end
$var wire 1 '_ nand1 $end
$var wire 1 (_ nand2 $end
$var wire 1 )_ inputA $end
$var wire 1 *_ inputB $end
$var wire 1 +_ final_not $end

$scope module S_not $end
$var wire 1 &_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '_ out $end
$var wire 1 &_ in1 $end
$var wire 1 W^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )_ out $end
$var wire 1 '_ in1 $end
$var wire 1 '_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (_ out $end
$var wire 1 b2 in1 $end
$var wire 1 [^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *_ out $end
$var wire 1 (_ in1 $end
$var wire 1 (_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +_ out $end
$var wire 1 )_ in1 $end
$var wire 1 *_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `^ out $end
$var wire 1 +_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 b^ Out $end
$var wire 1 b2 S $end
$var wire 1 V^ InpA $end
$var wire 1 Z^ InpB $end
$var wire 1 ,_ notS $end
$var wire 1 -_ nand1 $end
$var wire 1 ._ nand2 $end
$var wire 1 /_ inputA $end
$var wire 1 0_ inputB $end
$var wire 1 1_ final_not $end

$scope module S_not $end
$var wire 1 ,_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -_ out $end
$var wire 1 ,_ in1 $end
$var wire 1 V^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /_ out $end
$var wire 1 -_ in1 $end
$var wire 1 -_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ._ out $end
$var wire 1 b2 in1 $end
$var wire 1 Z^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0_ out $end
$var wire 1 ._ in1 $end
$var wire 1 ._ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1_ out $end
$var wire 1 /_ in1 $end
$var wire 1 0_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b^ out $end
$var wire 1 1_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 e^ Out $end
$var wire 1 b2 S $end
$var wire 1 U^ InpA $end
$var wire 1 Y^ InpB $end
$var wire 1 2_ notS $end
$var wire 1 3_ nand1 $end
$var wire 1 4_ nand2 $end
$var wire 1 5_ inputA $end
$var wire 1 6_ inputB $end
$var wire 1 7_ final_not $end

$scope module S_not $end
$var wire 1 2_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3_ out $end
$var wire 1 2_ in1 $end
$var wire 1 U^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5_ out $end
$var wire 1 3_ in1 $end
$var wire 1 3_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4_ out $end
$var wire 1 b2 in1 $end
$var wire 1 Y^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6_ out $end
$var wire 1 4_ in1 $end
$var wire 1 4_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7_ out $end
$var wire 1 5_ in1 $end
$var wire 1 6_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e^ out $end
$var wire 1 7_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 qU Out $end
$var wire 1 T^ S $end
$var wire 1 ]^ InpA $end
$var wire 1 ^^ InpB $end
$var wire 1 8_ notS $end
$var wire 1 9_ nand1 $end
$var wire 1 :_ nand2 $end
$var wire 1 ;_ inputA $end
$var wire 1 <_ inputB $end
$var wire 1 =_ final_not $end

$scope module S_not $end
$var wire 1 8_ out $end
$var wire 1 T^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9_ out $end
$var wire 1 8_ in1 $end
$var wire 1 ]^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;_ out $end
$var wire 1 9_ in1 $end
$var wire 1 9_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :_ out $end
$var wire 1 T^ in1 $end
$var wire 1 ^^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <_ out $end
$var wire 1 :_ in1 $end
$var wire 1 :_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =_ out $end
$var wire 1 ;_ in1 $end
$var wire 1 <_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qU out $end
$var wire 1 =_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 pU Out $end
$var wire 1 T^ S $end
$var wire 1 _^ InpA $end
$var wire 1 `^ InpB $end
$var wire 1 >_ notS $end
$var wire 1 ?_ nand1 $end
$var wire 1 @_ nand2 $end
$var wire 1 A_ inputA $end
$var wire 1 B_ inputB $end
$var wire 1 C_ final_not $end

$scope module S_not $end
$var wire 1 >_ out $end
$var wire 1 T^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?_ out $end
$var wire 1 >_ in1 $end
$var wire 1 _^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A_ out $end
$var wire 1 ?_ in1 $end
$var wire 1 ?_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @_ out $end
$var wire 1 T^ in1 $end
$var wire 1 `^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B_ out $end
$var wire 1 @_ in1 $end
$var wire 1 @_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C_ out $end
$var wire 1 A_ in1 $end
$var wire 1 B_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pU out $end
$var wire 1 C_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 oU Out $end
$var wire 1 T^ S $end
$var wire 1 a^ InpA $end
$var wire 1 b^ InpB $end
$var wire 1 D_ notS $end
$var wire 1 E_ nand1 $end
$var wire 1 F_ nand2 $end
$var wire 1 G_ inputA $end
$var wire 1 H_ inputB $end
$var wire 1 I_ final_not $end

$scope module S_not $end
$var wire 1 D_ out $end
$var wire 1 T^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E_ out $end
$var wire 1 D_ in1 $end
$var wire 1 a^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G_ out $end
$var wire 1 E_ in1 $end
$var wire 1 E_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F_ out $end
$var wire 1 T^ in1 $end
$var wire 1 b^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H_ out $end
$var wire 1 F_ in1 $end
$var wire 1 F_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I_ out $end
$var wire 1 G_ in1 $end
$var wire 1 H_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oU out $end
$var wire 1 I_ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 nU Out $end
$var wire 1 T^ S $end
$var wire 1 c^ InpA $end
$var wire 1 e^ InpB $end
$var wire 1 J_ notS $end
$var wire 1 K_ nand1 $end
$var wire 1 L_ nand2 $end
$var wire 1 M_ inputA $end
$var wire 1 N_ inputB $end
$var wire 1 O_ final_not $end

$scope module S_not $end
$var wire 1 J_ out $end
$var wire 1 T^ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K_ out $end
$var wire 1 J_ in1 $end
$var wire 1 c^ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M_ out $end
$var wire 1 K_ in1 $end
$var wire 1 K_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L_ out $end
$var wire 1 T^ in1 $end
$var wire 1 e^ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N_ out $end
$var wire 1 L_ in1 $end
$var wire 1 L_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O_ out $end
$var wire 1 M_ in1 $end
$var wire 1 N_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nU out $end
$var wire 1 O_ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 jU Out [3] $end
$var wire 1 kU Out [2] $end
$var wire 1 lU Out [1] $end
$var wire 1 mU Out [0] $end
$var wire 1 P_ S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 ZU InpA [3] $end
$var wire 1 [U InpA [2] $end
$var wire 1 \U InpA [1] $end
$var wire 1 ]U InpA [0] $end
$var wire 1 VU InpB [3] $end
$var wire 1 WU InpB [2] $end
$var wire 1 XU InpB [1] $end
$var wire 1 YU InpB [0] $end
$var wire 1 Q_ InpC [3] $end
$var wire 1 R_ InpC [2] $end
$var wire 1 S_ InpC [1] $end
$var wire 1 T_ InpC [0] $end
$var wire 1 U_ InpD [3] $end
$var wire 1 V_ InpD [2] $end
$var wire 1 W_ InpD [1] $end
$var wire 1 X_ InpD [0] $end
$var wire 1 Y_ stage1_1_bit0 $end
$var wire 1 Z_ stage1_2_bit0 $end
$var wire 1 [_ stage1_1_bit1 $end
$var wire 1 \_ stage1_2_bit1 $end
$var wire 1 ]_ stage1_1_bit2 $end
$var wire 1 ^_ stage1_2_bit2 $end
$var wire 1 __ stage1_1_bit3 $end
$var wire 1 `_ stage1_2_bit4 $end
$var wire 1 a_ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Y_ Out $end
$var wire 1 b2 S $end
$var wire 1 ]U InpA $end
$var wire 1 YU InpB $end
$var wire 1 b_ notS $end
$var wire 1 c_ nand1 $end
$var wire 1 d_ nand2 $end
$var wire 1 e_ inputA $end
$var wire 1 f_ inputB $end
$var wire 1 g_ final_not $end

$scope module S_not $end
$var wire 1 b_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c_ out $end
$var wire 1 b_ in1 $end
$var wire 1 ]U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e_ out $end
$var wire 1 c_ in1 $end
$var wire 1 c_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d_ out $end
$var wire 1 b2 in1 $end
$var wire 1 YU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f_ out $end
$var wire 1 d_ in1 $end
$var wire 1 d_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g_ out $end
$var wire 1 e_ in1 $end
$var wire 1 f_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y_ out $end
$var wire 1 g_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 [_ Out $end
$var wire 1 b2 S $end
$var wire 1 \U InpA $end
$var wire 1 XU InpB $end
$var wire 1 h_ notS $end
$var wire 1 i_ nand1 $end
$var wire 1 j_ nand2 $end
$var wire 1 k_ inputA $end
$var wire 1 l_ inputB $end
$var wire 1 m_ final_not $end

$scope module S_not $end
$var wire 1 h_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i_ out $end
$var wire 1 h_ in1 $end
$var wire 1 \U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k_ out $end
$var wire 1 i_ in1 $end
$var wire 1 i_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j_ out $end
$var wire 1 b2 in1 $end
$var wire 1 XU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l_ out $end
$var wire 1 j_ in1 $end
$var wire 1 j_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m_ out $end
$var wire 1 k_ in1 $end
$var wire 1 l_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [_ out $end
$var wire 1 m_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ]_ Out $end
$var wire 1 b2 S $end
$var wire 1 [U InpA $end
$var wire 1 WU InpB $end
$var wire 1 n_ notS $end
$var wire 1 o_ nand1 $end
$var wire 1 p_ nand2 $end
$var wire 1 q_ inputA $end
$var wire 1 r_ inputB $end
$var wire 1 s_ final_not $end

$scope module S_not $end
$var wire 1 n_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o_ out $end
$var wire 1 n_ in1 $end
$var wire 1 [U in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q_ out $end
$var wire 1 o_ in1 $end
$var wire 1 o_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p_ out $end
$var wire 1 b2 in1 $end
$var wire 1 WU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r_ out $end
$var wire 1 p_ in1 $end
$var wire 1 p_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s_ out $end
$var wire 1 q_ in1 $end
$var wire 1 r_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]_ out $end
$var wire 1 s_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 __ Out $end
$var wire 1 b2 S $end
$var wire 1 ZU InpA $end
$var wire 1 VU InpB $end
$var wire 1 t_ notS $end
$var wire 1 u_ nand1 $end
$var wire 1 v_ nand2 $end
$var wire 1 w_ inputA $end
$var wire 1 x_ inputB $end
$var wire 1 y_ final_not $end

$scope module S_not $end
$var wire 1 t_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u_ out $end
$var wire 1 t_ in1 $end
$var wire 1 ZU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w_ out $end
$var wire 1 u_ in1 $end
$var wire 1 u_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v_ out $end
$var wire 1 b2 in1 $end
$var wire 1 VU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x_ out $end
$var wire 1 v_ in1 $end
$var wire 1 v_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y_ out $end
$var wire 1 w_ in1 $end
$var wire 1 x_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 __ out $end
$var wire 1 y_ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Z_ Out $end
$var wire 1 b2 S $end
$var wire 1 T_ InpA $end
$var wire 1 X_ InpB $end
$var wire 1 z_ notS $end
$var wire 1 {_ nand1 $end
$var wire 1 |_ nand2 $end
$var wire 1 }_ inputA $end
$var wire 1 ~_ inputB $end
$var wire 1 !` final_not $end

$scope module S_not $end
$var wire 1 z_ out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {_ out $end
$var wire 1 z_ in1 $end
$var wire 1 T_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }_ out $end
$var wire 1 {_ in1 $end
$var wire 1 {_ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |_ out $end
$var wire 1 b2 in1 $end
$var wire 1 X_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~_ out $end
$var wire 1 |_ in1 $end
$var wire 1 |_ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !` out $end
$var wire 1 }_ in1 $end
$var wire 1 ~_ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z_ out $end
$var wire 1 !` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 \_ Out $end
$var wire 1 b2 S $end
$var wire 1 S_ InpA $end
$var wire 1 W_ InpB $end
$var wire 1 "` notS $end
$var wire 1 #` nand1 $end
$var wire 1 $` nand2 $end
$var wire 1 %` inputA $end
$var wire 1 &` inputB $end
$var wire 1 '` final_not $end

$scope module S_not $end
$var wire 1 "` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #` out $end
$var wire 1 "` in1 $end
$var wire 1 S_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %` out $end
$var wire 1 #` in1 $end
$var wire 1 #` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $` out $end
$var wire 1 b2 in1 $end
$var wire 1 W_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &` out $end
$var wire 1 $` in1 $end
$var wire 1 $` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '` out $end
$var wire 1 %` in1 $end
$var wire 1 &` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \_ out $end
$var wire 1 '` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ^_ Out $end
$var wire 1 b2 S $end
$var wire 1 R_ InpA $end
$var wire 1 V_ InpB $end
$var wire 1 (` notS $end
$var wire 1 )` nand1 $end
$var wire 1 *` nand2 $end
$var wire 1 +` inputA $end
$var wire 1 ,` inputB $end
$var wire 1 -` final_not $end

$scope module S_not $end
$var wire 1 (` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )` out $end
$var wire 1 (` in1 $end
$var wire 1 R_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +` out $end
$var wire 1 )` in1 $end
$var wire 1 )` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *` out $end
$var wire 1 b2 in1 $end
$var wire 1 V_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,` out $end
$var wire 1 *` in1 $end
$var wire 1 *` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -` out $end
$var wire 1 +` in1 $end
$var wire 1 ,` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^_ out $end
$var wire 1 -` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 a_ Out $end
$var wire 1 b2 S $end
$var wire 1 Q_ InpA $end
$var wire 1 U_ InpB $end
$var wire 1 .` notS $end
$var wire 1 /` nand1 $end
$var wire 1 0` nand2 $end
$var wire 1 1` inputA $end
$var wire 1 2` inputB $end
$var wire 1 3` final_not $end

$scope module S_not $end
$var wire 1 .` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /` out $end
$var wire 1 .` in1 $end
$var wire 1 Q_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1` out $end
$var wire 1 /` in1 $end
$var wire 1 /` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0` out $end
$var wire 1 b2 in1 $end
$var wire 1 U_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2` out $end
$var wire 1 0` in1 $end
$var wire 1 0` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3` out $end
$var wire 1 1` in1 $end
$var wire 1 2` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a_ out $end
$var wire 1 3` in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 mU Out $end
$var wire 1 P_ S $end
$var wire 1 Y_ InpA $end
$var wire 1 Z_ InpB $end
$var wire 1 4` notS $end
$var wire 1 5` nand1 $end
$var wire 1 6` nand2 $end
$var wire 1 7` inputA $end
$var wire 1 8` inputB $end
$var wire 1 9` final_not $end

$scope module S_not $end
$var wire 1 4` out $end
$var wire 1 P_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5` out $end
$var wire 1 4` in1 $end
$var wire 1 Y_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7` out $end
$var wire 1 5` in1 $end
$var wire 1 5` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6` out $end
$var wire 1 P_ in1 $end
$var wire 1 Z_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8` out $end
$var wire 1 6` in1 $end
$var wire 1 6` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9` out $end
$var wire 1 7` in1 $end
$var wire 1 8` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mU out $end
$var wire 1 9` in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 lU Out $end
$var wire 1 P_ S $end
$var wire 1 [_ InpA $end
$var wire 1 \_ InpB $end
$var wire 1 :` notS $end
$var wire 1 ;` nand1 $end
$var wire 1 <` nand2 $end
$var wire 1 =` inputA $end
$var wire 1 >` inputB $end
$var wire 1 ?` final_not $end

$scope module S_not $end
$var wire 1 :` out $end
$var wire 1 P_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;` out $end
$var wire 1 :` in1 $end
$var wire 1 [_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =` out $end
$var wire 1 ;` in1 $end
$var wire 1 ;` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <` out $end
$var wire 1 P_ in1 $end
$var wire 1 \_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >` out $end
$var wire 1 <` in1 $end
$var wire 1 <` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?` out $end
$var wire 1 =` in1 $end
$var wire 1 >` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lU out $end
$var wire 1 ?` in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 kU Out $end
$var wire 1 P_ S $end
$var wire 1 ]_ InpA $end
$var wire 1 ^_ InpB $end
$var wire 1 @` notS $end
$var wire 1 A` nand1 $end
$var wire 1 B` nand2 $end
$var wire 1 C` inputA $end
$var wire 1 D` inputB $end
$var wire 1 E` final_not $end

$scope module S_not $end
$var wire 1 @` out $end
$var wire 1 P_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A` out $end
$var wire 1 @` in1 $end
$var wire 1 ]_ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C` out $end
$var wire 1 A` in1 $end
$var wire 1 A` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B` out $end
$var wire 1 P_ in1 $end
$var wire 1 ^_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D` out $end
$var wire 1 B` in1 $end
$var wire 1 B` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E` out $end
$var wire 1 C` in1 $end
$var wire 1 D` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kU out $end
$var wire 1 E` in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 jU Out $end
$var wire 1 P_ S $end
$var wire 1 __ InpA $end
$var wire 1 a_ InpB $end
$var wire 1 F` notS $end
$var wire 1 G` nand1 $end
$var wire 1 H` nand2 $end
$var wire 1 I` inputA $end
$var wire 1 J` inputB $end
$var wire 1 K` final_not $end

$scope module S_not $end
$var wire 1 F` out $end
$var wire 1 P_ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G` out $end
$var wire 1 F` in1 $end
$var wire 1 __ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I` out $end
$var wire 1 G` in1 $end
$var wire 1 G` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H` out $end
$var wire 1 P_ in1 $end
$var wire 1 a_ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J` out $end
$var wire 1 H` in1 $end
$var wire 1 H` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K` out $end
$var wire 1 I` in1 $end
$var wire 1 J` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jU out $end
$var wire 1 K` in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 fU Out [3] $end
$var wire 1 gU Out [2] $end
$var wire 1 hU Out [1] $end
$var wire 1 iU Out [0] $end
$var wire 1 L` S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 VU InpA [3] $end
$var wire 1 WU InpA [2] $end
$var wire 1 XU InpA [1] $end
$var wire 1 YU InpA [0] $end
$var wire 1 M` InpB [3] $end
$var wire 1 N` InpB [2] $end
$var wire 1 O` InpB [1] $end
$var wire 1 P` InpB [0] $end
$var wire 1 Q` InpC [3] $end
$var wire 1 R` InpC [2] $end
$var wire 1 S` InpC [1] $end
$var wire 1 T` InpC [0] $end
$var wire 1 U` InpD [3] $end
$var wire 1 V` InpD [2] $end
$var wire 1 W` InpD [1] $end
$var wire 1 X` InpD [0] $end
$var wire 1 Y` stage1_1_bit0 $end
$var wire 1 Z` stage1_2_bit0 $end
$var wire 1 [` stage1_1_bit1 $end
$var wire 1 \` stage1_2_bit1 $end
$var wire 1 ]` stage1_1_bit2 $end
$var wire 1 ^` stage1_2_bit2 $end
$var wire 1 _` stage1_1_bit3 $end
$var wire 1 `` stage1_2_bit4 $end
$var wire 1 a` stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Y` Out $end
$var wire 1 b2 S $end
$var wire 1 YU InpA $end
$var wire 1 P` InpB $end
$var wire 1 b` notS $end
$var wire 1 c` nand1 $end
$var wire 1 d` nand2 $end
$var wire 1 e` inputA $end
$var wire 1 f` inputB $end
$var wire 1 g` final_not $end

$scope module S_not $end
$var wire 1 b` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c` out $end
$var wire 1 b` in1 $end
$var wire 1 YU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e` out $end
$var wire 1 c` in1 $end
$var wire 1 c` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d` out $end
$var wire 1 b2 in1 $end
$var wire 1 P` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f` out $end
$var wire 1 d` in1 $end
$var wire 1 d` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g` out $end
$var wire 1 e` in1 $end
$var wire 1 f` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y` out $end
$var wire 1 g` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 [` Out $end
$var wire 1 b2 S $end
$var wire 1 XU InpA $end
$var wire 1 O` InpB $end
$var wire 1 h` notS $end
$var wire 1 i` nand1 $end
$var wire 1 j` nand2 $end
$var wire 1 k` inputA $end
$var wire 1 l` inputB $end
$var wire 1 m` final_not $end

$scope module S_not $end
$var wire 1 h` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i` out $end
$var wire 1 h` in1 $end
$var wire 1 XU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k` out $end
$var wire 1 i` in1 $end
$var wire 1 i` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j` out $end
$var wire 1 b2 in1 $end
$var wire 1 O` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l` out $end
$var wire 1 j` in1 $end
$var wire 1 j` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m` out $end
$var wire 1 k` in1 $end
$var wire 1 l` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [` out $end
$var wire 1 m` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ]` Out $end
$var wire 1 b2 S $end
$var wire 1 WU InpA $end
$var wire 1 N` InpB $end
$var wire 1 n` notS $end
$var wire 1 o` nand1 $end
$var wire 1 p` nand2 $end
$var wire 1 q` inputA $end
$var wire 1 r` inputB $end
$var wire 1 s` final_not $end

$scope module S_not $end
$var wire 1 n` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o` out $end
$var wire 1 n` in1 $end
$var wire 1 WU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q` out $end
$var wire 1 o` in1 $end
$var wire 1 o` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p` out $end
$var wire 1 b2 in1 $end
$var wire 1 N` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r` out $end
$var wire 1 p` in1 $end
$var wire 1 p` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s` out $end
$var wire 1 q` in1 $end
$var wire 1 r` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]` out $end
$var wire 1 s` in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 _` Out $end
$var wire 1 b2 S $end
$var wire 1 VU InpA $end
$var wire 1 M` InpB $end
$var wire 1 t` notS $end
$var wire 1 u` nand1 $end
$var wire 1 v` nand2 $end
$var wire 1 w` inputA $end
$var wire 1 x` inputB $end
$var wire 1 y` final_not $end

$scope module S_not $end
$var wire 1 t` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u` out $end
$var wire 1 t` in1 $end
$var wire 1 VU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w` out $end
$var wire 1 u` in1 $end
$var wire 1 u` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v` out $end
$var wire 1 b2 in1 $end
$var wire 1 M` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x` out $end
$var wire 1 v` in1 $end
$var wire 1 v` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y` out $end
$var wire 1 w` in1 $end
$var wire 1 x` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _` out $end
$var wire 1 y` in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Z` Out $end
$var wire 1 b2 S $end
$var wire 1 T` InpA $end
$var wire 1 X` InpB $end
$var wire 1 z` notS $end
$var wire 1 {` nand1 $end
$var wire 1 |` nand2 $end
$var wire 1 }` inputA $end
$var wire 1 ~` inputB $end
$var wire 1 !a final_not $end

$scope module S_not $end
$var wire 1 z` out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {` out $end
$var wire 1 z` in1 $end
$var wire 1 T` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }` out $end
$var wire 1 {` in1 $end
$var wire 1 {` in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |` out $end
$var wire 1 b2 in1 $end
$var wire 1 X` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~` out $end
$var wire 1 |` in1 $end
$var wire 1 |` in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !a out $end
$var wire 1 }` in1 $end
$var wire 1 ~` in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z` out $end
$var wire 1 !a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 \` Out $end
$var wire 1 b2 S $end
$var wire 1 S` InpA $end
$var wire 1 W` InpB $end
$var wire 1 "a notS $end
$var wire 1 #a nand1 $end
$var wire 1 $a nand2 $end
$var wire 1 %a inputA $end
$var wire 1 &a inputB $end
$var wire 1 'a final_not $end

$scope module S_not $end
$var wire 1 "a out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #a out $end
$var wire 1 "a in1 $end
$var wire 1 S` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %a out $end
$var wire 1 #a in1 $end
$var wire 1 #a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $a out $end
$var wire 1 b2 in1 $end
$var wire 1 W` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &a out $end
$var wire 1 $a in1 $end
$var wire 1 $a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'a out $end
$var wire 1 %a in1 $end
$var wire 1 &a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \` out $end
$var wire 1 'a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ^` Out $end
$var wire 1 b2 S $end
$var wire 1 R` InpA $end
$var wire 1 V` InpB $end
$var wire 1 (a notS $end
$var wire 1 )a nand1 $end
$var wire 1 *a nand2 $end
$var wire 1 +a inputA $end
$var wire 1 ,a inputB $end
$var wire 1 -a final_not $end

$scope module S_not $end
$var wire 1 (a out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )a out $end
$var wire 1 (a in1 $end
$var wire 1 R` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +a out $end
$var wire 1 )a in1 $end
$var wire 1 )a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *a out $end
$var wire 1 b2 in1 $end
$var wire 1 V` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,a out $end
$var wire 1 *a in1 $end
$var wire 1 *a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -a out $end
$var wire 1 +a in1 $end
$var wire 1 ,a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^` out $end
$var wire 1 -a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 a` Out $end
$var wire 1 b2 S $end
$var wire 1 Q` InpA $end
$var wire 1 U` InpB $end
$var wire 1 .a notS $end
$var wire 1 /a nand1 $end
$var wire 1 0a nand2 $end
$var wire 1 1a inputA $end
$var wire 1 2a inputB $end
$var wire 1 3a final_not $end

$scope module S_not $end
$var wire 1 .a out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /a out $end
$var wire 1 .a in1 $end
$var wire 1 Q` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1a out $end
$var wire 1 /a in1 $end
$var wire 1 /a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0a out $end
$var wire 1 b2 in1 $end
$var wire 1 U` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2a out $end
$var wire 1 0a in1 $end
$var wire 1 0a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3a out $end
$var wire 1 1a in1 $end
$var wire 1 2a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a` out $end
$var wire 1 3a in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 iU Out $end
$var wire 1 L` S $end
$var wire 1 Y` InpA $end
$var wire 1 Z` InpB $end
$var wire 1 4a notS $end
$var wire 1 5a nand1 $end
$var wire 1 6a nand2 $end
$var wire 1 7a inputA $end
$var wire 1 8a inputB $end
$var wire 1 9a final_not $end

$scope module S_not $end
$var wire 1 4a out $end
$var wire 1 L` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5a out $end
$var wire 1 4a in1 $end
$var wire 1 Y` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7a out $end
$var wire 1 5a in1 $end
$var wire 1 5a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6a out $end
$var wire 1 L` in1 $end
$var wire 1 Z` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8a out $end
$var wire 1 6a in1 $end
$var wire 1 6a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9a out $end
$var wire 1 7a in1 $end
$var wire 1 8a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iU out $end
$var wire 1 9a in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 hU Out $end
$var wire 1 L` S $end
$var wire 1 [` InpA $end
$var wire 1 \` InpB $end
$var wire 1 :a notS $end
$var wire 1 ;a nand1 $end
$var wire 1 <a nand2 $end
$var wire 1 =a inputA $end
$var wire 1 >a inputB $end
$var wire 1 ?a final_not $end

$scope module S_not $end
$var wire 1 :a out $end
$var wire 1 L` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;a out $end
$var wire 1 :a in1 $end
$var wire 1 [` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =a out $end
$var wire 1 ;a in1 $end
$var wire 1 ;a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <a out $end
$var wire 1 L` in1 $end
$var wire 1 \` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >a out $end
$var wire 1 <a in1 $end
$var wire 1 <a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?a out $end
$var wire 1 =a in1 $end
$var wire 1 >a in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hU out $end
$var wire 1 ?a in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 gU Out $end
$var wire 1 L` S $end
$var wire 1 ]` InpA $end
$var wire 1 ^` InpB $end
$var wire 1 @a notS $end
$var wire 1 Aa nand1 $end
$var wire 1 Ba nand2 $end
$var wire 1 Ca inputA $end
$var wire 1 Da inputB $end
$var wire 1 Ea final_not $end

$scope module S_not $end
$var wire 1 @a out $end
$var wire 1 L` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Aa out $end
$var wire 1 @a in1 $end
$var wire 1 ]` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ca out $end
$var wire 1 Aa in1 $end
$var wire 1 Aa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ba out $end
$var wire 1 L` in1 $end
$var wire 1 ^` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Da out $end
$var wire 1 Ba in1 $end
$var wire 1 Ba in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ea out $end
$var wire 1 Ca in1 $end
$var wire 1 Da in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gU out $end
$var wire 1 Ea in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 fU Out $end
$var wire 1 L` S $end
$var wire 1 _` InpA $end
$var wire 1 a` InpB $end
$var wire 1 Fa notS $end
$var wire 1 Ga nand1 $end
$var wire 1 Ha nand2 $end
$var wire 1 Ia inputA $end
$var wire 1 Ja inputB $end
$var wire 1 Ka final_not $end

$scope module S_not $end
$var wire 1 Fa out $end
$var wire 1 L` in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ga out $end
$var wire 1 Fa in1 $end
$var wire 1 _` in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ia out $end
$var wire 1 Ga in1 $end
$var wire 1 Ga in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ha out $end
$var wire 1 L` in1 $end
$var wire 1 a` in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ja out $end
$var wire 1 Ha in1 $end
$var wire 1 Ha in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ka out $end
$var wire 1 Ia in1 $end
$var wire 1 Ja in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fU out $end
$var wire 1 Ka in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 :5 Out [3] $end
$var wire 1 ;5 Out [2] $end
$var wire 1 <5 Out [1] $end
$var wire 1 =5 Out [0] $end
$var wire 1 La S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 rU InpA [3] $end
$var wire 1 sU InpA [2] $end
$var wire 1 tU InpA [1] $end
$var wire 1 uU InpA [0] $end
$var wire 1 jU InpB [3] $end
$var wire 1 kU InpB [2] $end
$var wire 1 lU InpB [1] $end
$var wire 1 mU InpB [0] $end
$var wire 1 Ma InpC [3] $end
$var wire 1 Na InpC [2] $end
$var wire 1 Oa InpC [1] $end
$var wire 1 Pa InpC [0] $end
$var wire 1 Qa InpD [3] $end
$var wire 1 Ra InpD [2] $end
$var wire 1 Sa InpD [1] $end
$var wire 1 Ta InpD [0] $end
$var wire 1 Ua stage1_1_bit0 $end
$var wire 1 Va stage1_2_bit0 $end
$var wire 1 Wa stage1_1_bit1 $end
$var wire 1 Xa stage1_2_bit1 $end
$var wire 1 Ya stage1_1_bit2 $end
$var wire 1 Za stage1_2_bit2 $end
$var wire 1 [a stage1_1_bit3 $end
$var wire 1 \a stage1_2_bit4 $end
$var wire 1 ]a stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Ua Out $end
$var wire 1 a2 S $end
$var wire 1 uU InpA $end
$var wire 1 mU InpB $end
$var wire 1 ^a notS $end
$var wire 1 _a nand1 $end
$var wire 1 `a nand2 $end
$var wire 1 aa inputA $end
$var wire 1 ba inputB $end
$var wire 1 ca final_not $end

$scope module S_not $end
$var wire 1 ^a out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _a out $end
$var wire 1 ^a in1 $end
$var wire 1 uU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aa out $end
$var wire 1 _a in1 $end
$var wire 1 _a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `a out $end
$var wire 1 a2 in1 $end
$var wire 1 mU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ba out $end
$var wire 1 `a in1 $end
$var wire 1 `a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ca out $end
$var wire 1 aa in1 $end
$var wire 1 ba in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ua out $end
$var wire 1 ca in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Wa Out $end
$var wire 1 a2 S $end
$var wire 1 tU InpA $end
$var wire 1 lU InpB $end
$var wire 1 da notS $end
$var wire 1 ea nand1 $end
$var wire 1 fa nand2 $end
$var wire 1 ga inputA $end
$var wire 1 ha inputB $end
$var wire 1 ia final_not $end

$scope module S_not $end
$var wire 1 da out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ea out $end
$var wire 1 da in1 $end
$var wire 1 tU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ga out $end
$var wire 1 ea in1 $end
$var wire 1 ea in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fa out $end
$var wire 1 a2 in1 $end
$var wire 1 lU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ha out $end
$var wire 1 fa in1 $end
$var wire 1 fa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ia out $end
$var wire 1 ga in1 $end
$var wire 1 ha in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wa out $end
$var wire 1 ia in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Ya Out $end
$var wire 1 a2 S $end
$var wire 1 sU InpA $end
$var wire 1 kU InpB $end
$var wire 1 ja notS $end
$var wire 1 ka nand1 $end
$var wire 1 la nand2 $end
$var wire 1 ma inputA $end
$var wire 1 na inputB $end
$var wire 1 oa final_not $end

$scope module S_not $end
$var wire 1 ja out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ka out $end
$var wire 1 ja in1 $end
$var wire 1 sU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ma out $end
$var wire 1 ka in1 $end
$var wire 1 ka in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 la out $end
$var wire 1 a2 in1 $end
$var wire 1 kU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 na out $end
$var wire 1 la in1 $end
$var wire 1 la in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oa out $end
$var wire 1 ma in1 $end
$var wire 1 na in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ya out $end
$var wire 1 oa in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 [a Out $end
$var wire 1 a2 S $end
$var wire 1 rU InpA $end
$var wire 1 jU InpB $end
$var wire 1 pa notS $end
$var wire 1 qa nand1 $end
$var wire 1 ra nand2 $end
$var wire 1 sa inputA $end
$var wire 1 ta inputB $end
$var wire 1 ua final_not $end

$scope module S_not $end
$var wire 1 pa out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qa out $end
$var wire 1 pa in1 $end
$var wire 1 rU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sa out $end
$var wire 1 qa in1 $end
$var wire 1 qa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ra out $end
$var wire 1 a2 in1 $end
$var wire 1 jU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ta out $end
$var wire 1 ra in1 $end
$var wire 1 ra in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ua out $end
$var wire 1 sa in1 $end
$var wire 1 ta in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [a out $end
$var wire 1 ua in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Va Out $end
$var wire 1 a2 S $end
$var wire 1 Pa InpA $end
$var wire 1 Ta InpB $end
$var wire 1 va notS $end
$var wire 1 wa nand1 $end
$var wire 1 xa nand2 $end
$var wire 1 ya inputA $end
$var wire 1 za inputB $end
$var wire 1 {a final_not $end

$scope module S_not $end
$var wire 1 va out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wa out $end
$var wire 1 va in1 $end
$var wire 1 Pa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ya out $end
$var wire 1 wa in1 $end
$var wire 1 wa in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xa out $end
$var wire 1 a2 in1 $end
$var wire 1 Ta in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 za out $end
$var wire 1 xa in1 $end
$var wire 1 xa in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {a out $end
$var wire 1 ya in1 $end
$var wire 1 za in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Va out $end
$var wire 1 {a in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Xa Out $end
$var wire 1 a2 S $end
$var wire 1 Oa InpA $end
$var wire 1 Sa InpB $end
$var wire 1 |a notS $end
$var wire 1 }a nand1 $end
$var wire 1 ~a nand2 $end
$var wire 1 !b inputA $end
$var wire 1 "b inputB $end
$var wire 1 #b final_not $end

$scope module S_not $end
$var wire 1 |a out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }a out $end
$var wire 1 |a in1 $end
$var wire 1 Oa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !b out $end
$var wire 1 }a in1 $end
$var wire 1 }a in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~a out $end
$var wire 1 a2 in1 $end
$var wire 1 Sa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "b out $end
$var wire 1 ~a in1 $end
$var wire 1 ~a in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #b out $end
$var wire 1 !b in1 $end
$var wire 1 "b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xa out $end
$var wire 1 #b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Za Out $end
$var wire 1 a2 S $end
$var wire 1 Na InpA $end
$var wire 1 Ra InpB $end
$var wire 1 $b notS $end
$var wire 1 %b nand1 $end
$var wire 1 &b nand2 $end
$var wire 1 'b inputA $end
$var wire 1 (b inputB $end
$var wire 1 )b final_not $end

$scope module S_not $end
$var wire 1 $b out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %b out $end
$var wire 1 $b in1 $end
$var wire 1 Na in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'b out $end
$var wire 1 %b in1 $end
$var wire 1 %b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &b out $end
$var wire 1 a2 in1 $end
$var wire 1 Ra in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (b out $end
$var wire 1 &b in1 $end
$var wire 1 &b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )b out $end
$var wire 1 'b in1 $end
$var wire 1 (b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Za out $end
$var wire 1 )b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ]a Out $end
$var wire 1 a2 S $end
$var wire 1 Ma InpA $end
$var wire 1 Qa InpB $end
$var wire 1 *b notS $end
$var wire 1 +b nand1 $end
$var wire 1 ,b nand2 $end
$var wire 1 -b inputA $end
$var wire 1 .b inputB $end
$var wire 1 /b final_not $end

$scope module S_not $end
$var wire 1 *b out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +b out $end
$var wire 1 *b in1 $end
$var wire 1 Ma in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -b out $end
$var wire 1 +b in1 $end
$var wire 1 +b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,b out $end
$var wire 1 a2 in1 $end
$var wire 1 Qa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .b out $end
$var wire 1 ,b in1 $end
$var wire 1 ,b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /b out $end
$var wire 1 -b in1 $end
$var wire 1 .b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]a out $end
$var wire 1 /b in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 =5 Out $end
$var wire 1 La S $end
$var wire 1 Ua InpA $end
$var wire 1 Va InpB $end
$var wire 1 0b notS $end
$var wire 1 1b nand1 $end
$var wire 1 2b nand2 $end
$var wire 1 3b inputA $end
$var wire 1 4b inputB $end
$var wire 1 5b final_not $end

$scope module S_not $end
$var wire 1 0b out $end
$var wire 1 La in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1b out $end
$var wire 1 0b in1 $end
$var wire 1 Ua in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3b out $end
$var wire 1 1b in1 $end
$var wire 1 1b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2b out $end
$var wire 1 La in1 $end
$var wire 1 Va in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4b out $end
$var wire 1 2b in1 $end
$var wire 1 2b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5b out $end
$var wire 1 3b in1 $end
$var wire 1 4b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =5 out $end
$var wire 1 5b in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 <5 Out $end
$var wire 1 La S $end
$var wire 1 Wa InpA $end
$var wire 1 Xa InpB $end
$var wire 1 6b notS $end
$var wire 1 7b nand1 $end
$var wire 1 8b nand2 $end
$var wire 1 9b inputA $end
$var wire 1 :b inputB $end
$var wire 1 ;b final_not $end

$scope module S_not $end
$var wire 1 6b out $end
$var wire 1 La in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7b out $end
$var wire 1 6b in1 $end
$var wire 1 Wa in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9b out $end
$var wire 1 7b in1 $end
$var wire 1 7b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8b out $end
$var wire 1 La in1 $end
$var wire 1 Xa in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :b out $end
$var wire 1 8b in1 $end
$var wire 1 8b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;b out $end
$var wire 1 9b in1 $end
$var wire 1 :b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <5 out $end
$var wire 1 ;b in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ;5 Out $end
$var wire 1 La S $end
$var wire 1 Ya InpA $end
$var wire 1 Za InpB $end
$var wire 1 <b notS $end
$var wire 1 =b nand1 $end
$var wire 1 >b nand2 $end
$var wire 1 ?b inputA $end
$var wire 1 @b inputB $end
$var wire 1 Ab final_not $end

$scope module S_not $end
$var wire 1 <b out $end
$var wire 1 La in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =b out $end
$var wire 1 <b in1 $end
$var wire 1 Ya in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?b out $end
$var wire 1 =b in1 $end
$var wire 1 =b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >b out $end
$var wire 1 La in1 $end
$var wire 1 Za in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @b out $end
$var wire 1 >b in1 $end
$var wire 1 >b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ab out $end
$var wire 1 ?b in1 $end
$var wire 1 @b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;5 out $end
$var wire 1 Ab in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 :5 Out $end
$var wire 1 La S $end
$var wire 1 [a InpA $end
$var wire 1 ]a InpB $end
$var wire 1 Bb notS $end
$var wire 1 Cb nand1 $end
$var wire 1 Db nand2 $end
$var wire 1 Eb inputA $end
$var wire 1 Fb inputB $end
$var wire 1 Gb final_not $end

$scope module S_not $end
$var wire 1 Bb out $end
$var wire 1 La in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cb out $end
$var wire 1 Bb in1 $end
$var wire 1 [a in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Eb out $end
$var wire 1 Cb in1 $end
$var wire 1 Cb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Db out $end
$var wire 1 La in1 $end
$var wire 1 ]a in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fb out $end
$var wire 1 Db in1 $end
$var wire 1 Db in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gb out $end
$var wire 1 Eb in1 $end
$var wire 1 Fb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :5 out $end
$var wire 1 Gb in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 65 Out [3] $end
$var wire 1 75 Out [2] $end
$var wire 1 85 Out [1] $end
$var wire 1 95 Out [0] $end
$var wire 1 Hb S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 nU InpA [3] $end
$var wire 1 oU InpA [2] $end
$var wire 1 pU InpA [1] $end
$var wire 1 qU InpA [0] $end
$var wire 1 fU InpB [3] $end
$var wire 1 gU InpB [2] $end
$var wire 1 hU InpB [1] $end
$var wire 1 iU InpB [0] $end
$var wire 1 Ib InpC [3] $end
$var wire 1 Jb InpC [2] $end
$var wire 1 Kb InpC [1] $end
$var wire 1 Lb InpC [0] $end
$var wire 1 Mb InpD [3] $end
$var wire 1 Nb InpD [2] $end
$var wire 1 Ob InpD [1] $end
$var wire 1 Pb InpD [0] $end
$var wire 1 Qb stage1_1_bit0 $end
$var wire 1 Rb stage1_2_bit0 $end
$var wire 1 Sb stage1_1_bit1 $end
$var wire 1 Tb stage1_2_bit1 $end
$var wire 1 Ub stage1_1_bit2 $end
$var wire 1 Vb stage1_2_bit2 $end
$var wire 1 Wb stage1_1_bit3 $end
$var wire 1 Xb stage1_2_bit4 $end
$var wire 1 Yb stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Qb Out $end
$var wire 1 a2 S $end
$var wire 1 qU InpA $end
$var wire 1 iU InpB $end
$var wire 1 Zb notS $end
$var wire 1 [b nand1 $end
$var wire 1 \b nand2 $end
$var wire 1 ]b inputA $end
$var wire 1 ^b inputB $end
$var wire 1 _b final_not $end

$scope module S_not $end
$var wire 1 Zb out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [b out $end
$var wire 1 Zb in1 $end
$var wire 1 qU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]b out $end
$var wire 1 [b in1 $end
$var wire 1 [b in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \b out $end
$var wire 1 a2 in1 $end
$var wire 1 iU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^b out $end
$var wire 1 \b in1 $end
$var wire 1 \b in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _b out $end
$var wire 1 ]b in1 $end
$var wire 1 ^b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qb out $end
$var wire 1 _b in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Sb Out $end
$var wire 1 a2 S $end
$var wire 1 pU InpA $end
$var wire 1 hU InpB $end
$var wire 1 `b notS $end
$var wire 1 ab nand1 $end
$var wire 1 bb nand2 $end
$var wire 1 cb inputA $end
$var wire 1 db inputB $end
$var wire 1 eb final_not $end

$scope module S_not $end
$var wire 1 `b out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ab out $end
$var wire 1 `b in1 $end
$var wire 1 pU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cb out $end
$var wire 1 ab in1 $end
$var wire 1 ab in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bb out $end
$var wire 1 a2 in1 $end
$var wire 1 hU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 db out $end
$var wire 1 bb in1 $end
$var wire 1 bb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eb out $end
$var wire 1 cb in1 $end
$var wire 1 db in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Sb out $end
$var wire 1 eb in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Ub Out $end
$var wire 1 a2 S $end
$var wire 1 oU InpA $end
$var wire 1 gU InpB $end
$var wire 1 fb notS $end
$var wire 1 gb nand1 $end
$var wire 1 hb nand2 $end
$var wire 1 ib inputA $end
$var wire 1 jb inputB $end
$var wire 1 kb final_not $end

$scope module S_not $end
$var wire 1 fb out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gb out $end
$var wire 1 fb in1 $end
$var wire 1 oU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ib out $end
$var wire 1 gb in1 $end
$var wire 1 gb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hb out $end
$var wire 1 a2 in1 $end
$var wire 1 gU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jb out $end
$var wire 1 hb in1 $end
$var wire 1 hb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kb out $end
$var wire 1 ib in1 $end
$var wire 1 jb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ub out $end
$var wire 1 kb in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Wb Out $end
$var wire 1 a2 S $end
$var wire 1 nU InpA $end
$var wire 1 fU InpB $end
$var wire 1 lb notS $end
$var wire 1 mb nand1 $end
$var wire 1 nb nand2 $end
$var wire 1 ob inputA $end
$var wire 1 pb inputB $end
$var wire 1 qb final_not $end

$scope module S_not $end
$var wire 1 lb out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mb out $end
$var wire 1 lb in1 $end
$var wire 1 nU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ob out $end
$var wire 1 mb in1 $end
$var wire 1 mb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nb out $end
$var wire 1 a2 in1 $end
$var wire 1 fU in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pb out $end
$var wire 1 nb in1 $end
$var wire 1 nb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qb out $end
$var wire 1 ob in1 $end
$var wire 1 pb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wb out $end
$var wire 1 qb in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Rb Out $end
$var wire 1 a2 S $end
$var wire 1 Lb InpA $end
$var wire 1 Pb InpB $end
$var wire 1 rb notS $end
$var wire 1 sb nand1 $end
$var wire 1 tb nand2 $end
$var wire 1 ub inputA $end
$var wire 1 vb inputB $end
$var wire 1 wb final_not $end

$scope module S_not $end
$var wire 1 rb out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sb out $end
$var wire 1 rb in1 $end
$var wire 1 Lb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ub out $end
$var wire 1 sb in1 $end
$var wire 1 sb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tb out $end
$var wire 1 a2 in1 $end
$var wire 1 Pb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vb out $end
$var wire 1 tb in1 $end
$var wire 1 tb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wb out $end
$var wire 1 ub in1 $end
$var wire 1 vb in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Rb out $end
$var wire 1 wb in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Tb Out $end
$var wire 1 a2 S $end
$var wire 1 Kb InpA $end
$var wire 1 Ob InpB $end
$var wire 1 xb notS $end
$var wire 1 yb nand1 $end
$var wire 1 zb nand2 $end
$var wire 1 {b inputA $end
$var wire 1 |b inputB $end
$var wire 1 }b final_not $end

$scope module S_not $end
$var wire 1 xb out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yb out $end
$var wire 1 xb in1 $end
$var wire 1 Kb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {b out $end
$var wire 1 yb in1 $end
$var wire 1 yb in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zb out $end
$var wire 1 a2 in1 $end
$var wire 1 Ob in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |b out $end
$var wire 1 zb in1 $end
$var wire 1 zb in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }b out $end
$var wire 1 {b in1 $end
$var wire 1 |b in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Tb out $end
$var wire 1 }b in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Vb Out $end
$var wire 1 a2 S $end
$var wire 1 Jb InpA $end
$var wire 1 Nb InpB $end
$var wire 1 ~b notS $end
$var wire 1 !c nand1 $end
$var wire 1 "c nand2 $end
$var wire 1 #c inputA $end
$var wire 1 $c inputB $end
$var wire 1 %c final_not $end

$scope module S_not $end
$var wire 1 ~b out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !c out $end
$var wire 1 ~b in1 $end
$var wire 1 Jb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #c out $end
$var wire 1 !c in1 $end
$var wire 1 !c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "c out $end
$var wire 1 a2 in1 $end
$var wire 1 Nb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $c out $end
$var wire 1 "c in1 $end
$var wire 1 "c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %c out $end
$var wire 1 #c in1 $end
$var wire 1 $c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vb out $end
$var wire 1 %c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Yb Out $end
$var wire 1 a2 S $end
$var wire 1 Ib InpA $end
$var wire 1 Mb InpB $end
$var wire 1 &c notS $end
$var wire 1 'c nand1 $end
$var wire 1 (c nand2 $end
$var wire 1 )c inputA $end
$var wire 1 *c inputB $end
$var wire 1 +c final_not $end

$scope module S_not $end
$var wire 1 &c out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'c out $end
$var wire 1 &c in1 $end
$var wire 1 Ib in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )c out $end
$var wire 1 'c in1 $end
$var wire 1 'c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (c out $end
$var wire 1 a2 in1 $end
$var wire 1 Mb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *c out $end
$var wire 1 (c in1 $end
$var wire 1 (c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +c out $end
$var wire 1 )c in1 $end
$var wire 1 *c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yb out $end
$var wire 1 +c in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 95 Out $end
$var wire 1 Hb S $end
$var wire 1 Qb InpA $end
$var wire 1 Rb InpB $end
$var wire 1 ,c notS $end
$var wire 1 -c nand1 $end
$var wire 1 .c nand2 $end
$var wire 1 /c inputA $end
$var wire 1 0c inputB $end
$var wire 1 1c final_not $end

$scope module S_not $end
$var wire 1 ,c out $end
$var wire 1 Hb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -c out $end
$var wire 1 ,c in1 $end
$var wire 1 Qb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /c out $end
$var wire 1 -c in1 $end
$var wire 1 -c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .c out $end
$var wire 1 Hb in1 $end
$var wire 1 Rb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0c out $end
$var wire 1 .c in1 $end
$var wire 1 .c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1c out $end
$var wire 1 /c in1 $end
$var wire 1 0c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 95 out $end
$var wire 1 1c in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 85 Out $end
$var wire 1 Hb S $end
$var wire 1 Sb InpA $end
$var wire 1 Tb InpB $end
$var wire 1 2c notS $end
$var wire 1 3c nand1 $end
$var wire 1 4c nand2 $end
$var wire 1 5c inputA $end
$var wire 1 6c inputB $end
$var wire 1 7c final_not $end

$scope module S_not $end
$var wire 1 2c out $end
$var wire 1 Hb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3c out $end
$var wire 1 2c in1 $end
$var wire 1 Sb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5c out $end
$var wire 1 3c in1 $end
$var wire 1 3c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4c out $end
$var wire 1 Hb in1 $end
$var wire 1 Tb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6c out $end
$var wire 1 4c in1 $end
$var wire 1 4c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7c out $end
$var wire 1 5c in1 $end
$var wire 1 6c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 85 out $end
$var wire 1 7c in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 75 Out $end
$var wire 1 Hb S $end
$var wire 1 Ub InpA $end
$var wire 1 Vb InpB $end
$var wire 1 8c notS $end
$var wire 1 9c nand1 $end
$var wire 1 :c nand2 $end
$var wire 1 ;c inputA $end
$var wire 1 <c inputB $end
$var wire 1 =c final_not $end

$scope module S_not $end
$var wire 1 8c out $end
$var wire 1 Hb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9c out $end
$var wire 1 8c in1 $end
$var wire 1 Ub in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;c out $end
$var wire 1 9c in1 $end
$var wire 1 9c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :c out $end
$var wire 1 Hb in1 $end
$var wire 1 Vb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <c out $end
$var wire 1 :c in1 $end
$var wire 1 :c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =c out $end
$var wire 1 ;c in1 $end
$var wire 1 <c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 75 out $end
$var wire 1 =c in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 65 Out $end
$var wire 1 Hb S $end
$var wire 1 Wb InpA $end
$var wire 1 Yb InpB $end
$var wire 1 >c notS $end
$var wire 1 ?c nand1 $end
$var wire 1 @c nand2 $end
$var wire 1 Ac inputA $end
$var wire 1 Bc inputB $end
$var wire 1 Cc final_not $end

$scope module S_not $end
$var wire 1 >c out $end
$var wire 1 Hb in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?c out $end
$var wire 1 >c in1 $end
$var wire 1 Wb in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ac out $end
$var wire 1 ?c in1 $end
$var wire 1 ?c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @c out $end
$var wire 1 Hb in1 $end
$var wire 1 Yb in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bc out $end
$var wire 1 @c in1 $end
$var wire 1 @c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cc out $end
$var wire 1 Ac in1 $end
$var wire 1 Bc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 65 out $end
$var wire 1 Cc in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 25 Out [3] $end
$var wire 1 35 Out [2] $end
$var wire 1 45 Out [1] $end
$var wire 1 55 Out [0] $end
$var wire 1 Dc S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 jU InpA [3] $end
$var wire 1 kU InpA [2] $end
$var wire 1 lU InpA [1] $end
$var wire 1 mU InpA [0] $end
$var wire 1 Ec InpB [3] $end
$var wire 1 Fc InpB [2] $end
$var wire 1 Gc InpB [1] $end
$var wire 1 Hc InpB [0] $end
$var wire 1 Ic InpC [3] $end
$var wire 1 Jc InpC [2] $end
$var wire 1 Kc InpC [1] $end
$var wire 1 Lc InpC [0] $end
$var wire 1 Mc InpD [3] $end
$var wire 1 Nc InpD [2] $end
$var wire 1 Oc InpD [1] $end
$var wire 1 Pc InpD [0] $end
$var wire 1 Qc stage1_1_bit0 $end
$var wire 1 Rc stage1_2_bit0 $end
$var wire 1 Sc stage1_1_bit1 $end
$var wire 1 Tc stage1_2_bit1 $end
$var wire 1 Uc stage1_1_bit2 $end
$var wire 1 Vc stage1_2_bit2 $end
$var wire 1 Wc stage1_1_bit3 $end
$var wire 1 Xc stage1_2_bit4 $end
$var wire 1 Yc stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Qc Out $end
$var wire 1 a2 S $end
$var wire 1 mU InpA $end
$var wire 1 Hc InpB $end
$var wire 1 Zc notS $end
$var wire 1 [c nand1 $end
$var wire 1 \c nand2 $end
$var wire 1 ]c inputA $end
$var wire 1 ^c inputB $end
$var wire 1 _c final_not $end

$scope module S_not $end
$var wire 1 Zc out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [c out $end
$var wire 1 Zc in1 $end
$var wire 1 mU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]c out $end
$var wire 1 [c in1 $end
$var wire 1 [c in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \c out $end
$var wire 1 a2 in1 $end
$var wire 1 Hc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^c out $end
$var wire 1 \c in1 $end
$var wire 1 \c in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _c out $end
$var wire 1 ]c in1 $end
$var wire 1 ^c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qc out $end
$var wire 1 _c in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Sc Out $end
$var wire 1 a2 S $end
$var wire 1 lU InpA $end
$var wire 1 Gc InpB $end
$var wire 1 `c notS $end
$var wire 1 ac nand1 $end
$var wire 1 bc nand2 $end
$var wire 1 cc inputA $end
$var wire 1 dc inputB $end
$var wire 1 ec final_not $end

$scope module S_not $end
$var wire 1 `c out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ac out $end
$var wire 1 `c in1 $end
$var wire 1 lU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cc out $end
$var wire 1 ac in1 $end
$var wire 1 ac in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bc out $end
$var wire 1 a2 in1 $end
$var wire 1 Gc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dc out $end
$var wire 1 bc in1 $end
$var wire 1 bc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ec out $end
$var wire 1 cc in1 $end
$var wire 1 dc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Sc out $end
$var wire 1 ec in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Uc Out $end
$var wire 1 a2 S $end
$var wire 1 kU InpA $end
$var wire 1 Fc InpB $end
$var wire 1 fc notS $end
$var wire 1 gc nand1 $end
$var wire 1 hc nand2 $end
$var wire 1 ic inputA $end
$var wire 1 jc inputB $end
$var wire 1 kc final_not $end

$scope module S_not $end
$var wire 1 fc out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gc out $end
$var wire 1 fc in1 $end
$var wire 1 kU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ic out $end
$var wire 1 gc in1 $end
$var wire 1 gc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hc out $end
$var wire 1 a2 in1 $end
$var wire 1 Fc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jc out $end
$var wire 1 hc in1 $end
$var wire 1 hc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kc out $end
$var wire 1 ic in1 $end
$var wire 1 jc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Uc out $end
$var wire 1 kc in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Wc Out $end
$var wire 1 a2 S $end
$var wire 1 jU InpA $end
$var wire 1 Ec InpB $end
$var wire 1 lc notS $end
$var wire 1 mc nand1 $end
$var wire 1 nc nand2 $end
$var wire 1 oc inputA $end
$var wire 1 pc inputB $end
$var wire 1 qc final_not $end

$scope module S_not $end
$var wire 1 lc out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mc out $end
$var wire 1 lc in1 $end
$var wire 1 jU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oc out $end
$var wire 1 mc in1 $end
$var wire 1 mc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nc out $end
$var wire 1 a2 in1 $end
$var wire 1 Ec in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pc out $end
$var wire 1 nc in1 $end
$var wire 1 nc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qc out $end
$var wire 1 oc in1 $end
$var wire 1 pc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wc out $end
$var wire 1 qc in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Rc Out $end
$var wire 1 a2 S $end
$var wire 1 Lc InpA $end
$var wire 1 Pc InpB $end
$var wire 1 rc notS $end
$var wire 1 sc nand1 $end
$var wire 1 tc nand2 $end
$var wire 1 uc inputA $end
$var wire 1 vc inputB $end
$var wire 1 wc final_not $end

$scope module S_not $end
$var wire 1 rc out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sc out $end
$var wire 1 rc in1 $end
$var wire 1 Lc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uc out $end
$var wire 1 sc in1 $end
$var wire 1 sc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tc out $end
$var wire 1 a2 in1 $end
$var wire 1 Pc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vc out $end
$var wire 1 tc in1 $end
$var wire 1 tc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wc out $end
$var wire 1 uc in1 $end
$var wire 1 vc in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Rc out $end
$var wire 1 wc in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Tc Out $end
$var wire 1 a2 S $end
$var wire 1 Kc InpA $end
$var wire 1 Oc InpB $end
$var wire 1 xc notS $end
$var wire 1 yc nand1 $end
$var wire 1 zc nand2 $end
$var wire 1 {c inputA $end
$var wire 1 |c inputB $end
$var wire 1 }c final_not $end

$scope module S_not $end
$var wire 1 xc out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yc out $end
$var wire 1 xc in1 $end
$var wire 1 Kc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {c out $end
$var wire 1 yc in1 $end
$var wire 1 yc in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zc out $end
$var wire 1 a2 in1 $end
$var wire 1 Oc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |c out $end
$var wire 1 zc in1 $end
$var wire 1 zc in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }c out $end
$var wire 1 {c in1 $end
$var wire 1 |c in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Tc out $end
$var wire 1 }c in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Vc Out $end
$var wire 1 a2 S $end
$var wire 1 Jc InpA $end
$var wire 1 Nc InpB $end
$var wire 1 ~c notS $end
$var wire 1 !d nand1 $end
$var wire 1 "d nand2 $end
$var wire 1 #d inputA $end
$var wire 1 $d inputB $end
$var wire 1 %d final_not $end

$scope module S_not $end
$var wire 1 ~c out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !d out $end
$var wire 1 ~c in1 $end
$var wire 1 Jc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #d out $end
$var wire 1 !d in1 $end
$var wire 1 !d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "d out $end
$var wire 1 a2 in1 $end
$var wire 1 Nc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $d out $end
$var wire 1 "d in1 $end
$var wire 1 "d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %d out $end
$var wire 1 #d in1 $end
$var wire 1 $d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vc out $end
$var wire 1 %d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Yc Out $end
$var wire 1 a2 S $end
$var wire 1 Ic InpA $end
$var wire 1 Mc InpB $end
$var wire 1 &d notS $end
$var wire 1 'd nand1 $end
$var wire 1 (d nand2 $end
$var wire 1 )d inputA $end
$var wire 1 *d inputB $end
$var wire 1 +d final_not $end

$scope module S_not $end
$var wire 1 &d out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'd out $end
$var wire 1 &d in1 $end
$var wire 1 Ic in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )d out $end
$var wire 1 'd in1 $end
$var wire 1 'd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (d out $end
$var wire 1 a2 in1 $end
$var wire 1 Mc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *d out $end
$var wire 1 (d in1 $end
$var wire 1 (d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +d out $end
$var wire 1 )d in1 $end
$var wire 1 *d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yc out $end
$var wire 1 +d in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 55 Out $end
$var wire 1 Dc S $end
$var wire 1 Qc InpA $end
$var wire 1 Rc InpB $end
$var wire 1 ,d notS $end
$var wire 1 -d nand1 $end
$var wire 1 .d nand2 $end
$var wire 1 /d inputA $end
$var wire 1 0d inputB $end
$var wire 1 1d final_not $end

$scope module S_not $end
$var wire 1 ,d out $end
$var wire 1 Dc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -d out $end
$var wire 1 ,d in1 $end
$var wire 1 Qc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /d out $end
$var wire 1 -d in1 $end
$var wire 1 -d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .d out $end
$var wire 1 Dc in1 $end
$var wire 1 Rc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0d out $end
$var wire 1 .d in1 $end
$var wire 1 .d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1d out $end
$var wire 1 /d in1 $end
$var wire 1 0d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 55 out $end
$var wire 1 1d in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 45 Out $end
$var wire 1 Dc S $end
$var wire 1 Sc InpA $end
$var wire 1 Tc InpB $end
$var wire 1 2d notS $end
$var wire 1 3d nand1 $end
$var wire 1 4d nand2 $end
$var wire 1 5d inputA $end
$var wire 1 6d inputB $end
$var wire 1 7d final_not $end

$scope module S_not $end
$var wire 1 2d out $end
$var wire 1 Dc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3d out $end
$var wire 1 2d in1 $end
$var wire 1 Sc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5d out $end
$var wire 1 3d in1 $end
$var wire 1 3d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4d out $end
$var wire 1 Dc in1 $end
$var wire 1 Tc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6d out $end
$var wire 1 4d in1 $end
$var wire 1 4d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7d out $end
$var wire 1 5d in1 $end
$var wire 1 6d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 45 out $end
$var wire 1 7d in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 35 Out $end
$var wire 1 Dc S $end
$var wire 1 Uc InpA $end
$var wire 1 Vc InpB $end
$var wire 1 8d notS $end
$var wire 1 9d nand1 $end
$var wire 1 :d nand2 $end
$var wire 1 ;d inputA $end
$var wire 1 <d inputB $end
$var wire 1 =d final_not $end

$scope module S_not $end
$var wire 1 8d out $end
$var wire 1 Dc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9d out $end
$var wire 1 8d in1 $end
$var wire 1 Uc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;d out $end
$var wire 1 9d in1 $end
$var wire 1 9d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :d out $end
$var wire 1 Dc in1 $end
$var wire 1 Vc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <d out $end
$var wire 1 :d in1 $end
$var wire 1 :d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =d out $end
$var wire 1 ;d in1 $end
$var wire 1 <d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 35 out $end
$var wire 1 =d in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 25 Out $end
$var wire 1 Dc S $end
$var wire 1 Wc InpA $end
$var wire 1 Yc InpB $end
$var wire 1 >d notS $end
$var wire 1 ?d nand1 $end
$var wire 1 @d nand2 $end
$var wire 1 Ad inputA $end
$var wire 1 Bd inputB $end
$var wire 1 Cd final_not $end

$scope module S_not $end
$var wire 1 >d out $end
$var wire 1 Dc in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?d out $end
$var wire 1 >d in1 $end
$var wire 1 Wc in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ad out $end
$var wire 1 ?d in1 $end
$var wire 1 ?d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @d out $end
$var wire 1 Dc in1 $end
$var wire 1 Yc in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bd out $end
$var wire 1 @d in1 $end
$var wire 1 @d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cd out $end
$var wire 1 Ad in1 $end
$var wire 1 Bd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 25 out $end
$var wire 1 Cd in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 .5 Out [3] $end
$var wire 1 /5 Out [2] $end
$var wire 1 05 Out [1] $end
$var wire 1 15 Out [0] $end
$var wire 1 Dd S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 fU InpA [3] $end
$var wire 1 gU InpA [2] $end
$var wire 1 hU InpA [1] $end
$var wire 1 iU InpA [0] $end
$var wire 1 Ed InpB [3] $end
$var wire 1 Fd InpB [2] $end
$var wire 1 Gd InpB [1] $end
$var wire 1 Hd InpB [0] $end
$var wire 1 Id InpC [3] $end
$var wire 1 Jd InpC [2] $end
$var wire 1 Kd InpC [1] $end
$var wire 1 Ld InpC [0] $end
$var wire 1 Md InpD [3] $end
$var wire 1 Nd InpD [2] $end
$var wire 1 Od InpD [1] $end
$var wire 1 Pd InpD [0] $end
$var wire 1 Qd stage1_1_bit0 $end
$var wire 1 Rd stage1_2_bit0 $end
$var wire 1 Sd stage1_1_bit1 $end
$var wire 1 Td stage1_2_bit1 $end
$var wire 1 Ud stage1_1_bit2 $end
$var wire 1 Vd stage1_2_bit2 $end
$var wire 1 Wd stage1_1_bit3 $end
$var wire 1 Xd stage1_2_bit4 $end
$var wire 1 Yd stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Qd Out $end
$var wire 1 a2 S $end
$var wire 1 iU InpA $end
$var wire 1 Hd InpB $end
$var wire 1 Zd notS $end
$var wire 1 [d nand1 $end
$var wire 1 \d nand2 $end
$var wire 1 ]d inputA $end
$var wire 1 ^d inputB $end
$var wire 1 _d final_not $end

$scope module S_not $end
$var wire 1 Zd out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [d out $end
$var wire 1 Zd in1 $end
$var wire 1 iU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]d out $end
$var wire 1 [d in1 $end
$var wire 1 [d in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \d out $end
$var wire 1 a2 in1 $end
$var wire 1 Hd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^d out $end
$var wire 1 \d in1 $end
$var wire 1 \d in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _d out $end
$var wire 1 ]d in1 $end
$var wire 1 ^d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qd out $end
$var wire 1 _d in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Sd Out $end
$var wire 1 a2 S $end
$var wire 1 hU InpA $end
$var wire 1 Gd InpB $end
$var wire 1 `d notS $end
$var wire 1 ad nand1 $end
$var wire 1 bd nand2 $end
$var wire 1 cd inputA $end
$var wire 1 dd inputB $end
$var wire 1 ed final_not $end

$scope module S_not $end
$var wire 1 `d out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ad out $end
$var wire 1 `d in1 $end
$var wire 1 hU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cd out $end
$var wire 1 ad in1 $end
$var wire 1 ad in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bd out $end
$var wire 1 a2 in1 $end
$var wire 1 Gd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dd out $end
$var wire 1 bd in1 $end
$var wire 1 bd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ed out $end
$var wire 1 cd in1 $end
$var wire 1 dd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Sd out $end
$var wire 1 ed in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Ud Out $end
$var wire 1 a2 S $end
$var wire 1 gU InpA $end
$var wire 1 Fd InpB $end
$var wire 1 fd notS $end
$var wire 1 gd nand1 $end
$var wire 1 hd nand2 $end
$var wire 1 id inputA $end
$var wire 1 jd inputB $end
$var wire 1 kd final_not $end

$scope module S_not $end
$var wire 1 fd out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gd out $end
$var wire 1 fd in1 $end
$var wire 1 gU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 id out $end
$var wire 1 gd in1 $end
$var wire 1 gd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hd out $end
$var wire 1 a2 in1 $end
$var wire 1 Fd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jd out $end
$var wire 1 hd in1 $end
$var wire 1 hd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kd out $end
$var wire 1 id in1 $end
$var wire 1 jd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ud out $end
$var wire 1 kd in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Wd Out $end
$var wire 1 a2 S $end
$var wire 1 fU InpA $end
$var wire 1 Ed InpB $end
$var wire 1 ld notS $end
$var wire 1 md nand1 $end
$var wire 1 nd nand2 $end
$var wire 1 od inputA $end
$var wire 1 pd inputB $end
$var wire 1 qd final_not $end

$scope module S_not $end
$var wire 1 ld out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 md out $end
$var wire 1 ld in1 $end
$var wire 1 fU in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 od out $end
$var wire 1 md in1 $end
$var wire 1 md in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nd out $end
$var wire 1 a2 in1 $end
$var wire 1 Ed in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pd out $end
$var wire 1 nd in1 $end
$var wire 1 nd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qd out $end
$var wire 1 od in1 $end
$var wire 1 pd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wd out $end
$var wire 1 qd in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Rd Out $end
$var wire 1 a2 S $end
$var wire 1 Ld InpA $end
$var wire 1 Pd InpB $end
$var wire 1 rd notS $end
$var wire 1 sd nand1 $end
$var wire 1 td nand2 $end
$var wire 1 ud inputA $end
$var wire 1 vd inputB $end
$var wire 1 wd final_not $end

$scope module S_not $end
$var wire 1 rd out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sd out $end
$var wire 1 rd in1 $end
$var wire 1 Ld in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ud out $end
$var wire 1 sd in1 $end
$var wire 1 sd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 td out $end
$var wire 1 a2 in1 $end
$var wire 1 Pd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vd out $end
$var wire 1 td in1 $end
$var wire 1 td in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wd out $end
$var wire 1 ud in1 $end
$var wire 1 vd in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Rd out $end
$var wire 1 wd in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Td Out $end
$var wire 1 a2 S $end
$var wire 1 Kd InpA $end
$var wire 1 Od InpB $end
$var wire 1 xd notS $end
$var wire 1 yd nand1 $end
$var wire 1 zd nand2 $end
$var wire 1 {d inputA $end
$var wire 1 |d inputB $end
$var wire 1 }d final_not $end

$scope module S_not $end
$var wire 1 xd out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yd out $end
$var wire 1 xd in1 $end
$var wire 1 Kd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {d out $end
$var wire 1 yd in1 $end
$var wire 1 yd in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zd out $end
$var wire 1 a2 in1 $end
$var wire 1 Od in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |d out $end
$var wire 1 zd in1 $end
$var wire 1 zd in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }d out $end
$var wire 1 {d in1 $end
$var wire 1 |d in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Td out $end
$var wire 1 }d in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Vd Out $end
$var wire 1 a2 S $end
$var wire 1 Jd InpA $end
$var wire 1 Nd InpB $end
$var wire 1 ~d notS $end
$var wire 1 !e nand1 $end
$var wire 1 "e nand2 $end
$var wire 1 #e inputA $end
$var wire 1 $e inputB $end
$var wire 1 %e final_not $end

$scope module S_not $end
$var wire 1 ~d out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !e out $end
$var wire 1 ~d in1 $end
$var wire 1 Jd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #e out $end
$var wire 1 !e in1 $end
$var wire 1 !e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "e out $end
$var wire 1 a2 in1 $end
$var wire 1 Nd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $e out $end
$var wire 1 "e in1 $end
$var wire 1 "e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %e out $end
$var wire 1 #e in1 $end
$var wire 1 $e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vd out $end
$var wire 1 %e in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Yd Out $end
$var wire 1 a2 S $end
$var wire 1 Id InpA $end
$var wire 1 Md InpB $end
$var wire 1 &e notS $end
$var wire 1 'e nand1 $end
$var wire 1 (e nand2 $end
$var wire 1 )e inputA $end
$var wire 1 *e inputB $end
$var wire 1 +e final_not $end

$scope module S_not $end
$var wire 1 &e out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'e out $end
$var wire 1 &e in1 $end
$var wire 1 Id in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )e out $end
$var wire 1 'e in1 $end
$var wire 1 'e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (e out $end
$var wire 1 a2 in1 $end
$var wire 1 Md in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *e out $end
$var wire 1 (e in1 $end
$var wire 1 (e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +e out $end
$var wire 1 )e in1 $end
$var wire 1 *e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yd out $end
$var wire 1 +e in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 15 Out $end
$var wire 1 Dd S $end
$var wire 1 Qd InpA $end
$var wire 1 Rd InpB $end
$var wire 1 ,e notS $end
$var wire 1 -e nand1 $end
$var wire 1 .e nand2 $end
$var wire 1 /e inputA $end
$var wire 1 0e inputB $end
$var wire 1 1e final_not $end

$scope module S_not $end
$var wire 1 ,e out $end
$var wire 1 Dd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -e out $end
$var wire 1 ,e in1 $end
$var wire 1 Qd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /e out $end
$var wire 1 -e in1 $end
$var wire 1 -e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .e out $end
$var wire 1 Dd in1 $end
$var wire 1 Rd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0e out $end
$var wire 1 .e in1 $end
$var wire 1 .e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1e out $end
$var wire 1 /e in1 $end
$var wire 1 0e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 15 out $end
$var wire 1 1e in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 05 Out $end
$var wire 1 Dd S $end
$var wire 1 Sd InpA $end
$var wire 1 Td InpB $end
$var wire 1 2e notS $end
$var wire 1 3e nand1 $end
$var wire 1 4e nand2 $end
$var wire 1 5e inputA $end
$var wire 1 6e inputB $end
$var wire 1 7e final_not $end

$scope module S_not $end
$var wire 1 2e out $end
$var wire 1 Dd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3e out $end
$var wire 1 2e in1 $end
$var wire 1 Sd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5e out $end
$var wire 1 3e in1 $end
$var wire 1 3e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4e out $end
$var wire 1 Dd in1 $end
$var wire 1 Td in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6e out $end
$var wire 1 4e in1 $end
$var wire 1 4e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7e out $end
$var wire 1 5e in1 $end
$var wire 1 6e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 05 out $end
$var wire 1 7e in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 /5 Out $end
$var wire 1 Dd S $end
$var wire 1 Ud InpA $end
$var wire 1 Vd InpB $end
$var wire 1 8e notS $end
$var wire 1 9e nand1 $end
$var wire 1 :e nand2 $end
$var wire 1 ;e inputA $end
$var wire 1 <e inputB $end
$var wire 1 =e final_not $end

$scope module S_not $end
$var wire 1 8e out $end
$var wire 1 Dd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9e out $end
$var wire 1 8e in1 $end
$var wire 1 Ud in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;e out $end
$var wire 1 9e in1 $end
$var wire 1 9e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :e out $end
$var wire 1 Dd in1 $end
$var wire 1 Vd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <e out $end
$var wire 1 :e in1 $end
$var wire 1 :e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =e out $end
$var wire 1 ;e in1 $end
$var wire 1 <e in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /5 out $end
$var wire 1 =e in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 .5 Out $end
$var wire 1 Dd S $end
$var wire 1 Wd InpA $end
$var wire 1 Yd InpB $end
$var wire 1 >e notS $end
$var wire 1 ?e nand1 $end
$var wire 1 @e nand2 $end
$var wire 1 Ae inputA $end
$var wire 1 Be inputB $end
$var wire 1 Ce final_not $end

$scope module S_not $end
$var wire 1 >e out $end
$var wire 1 Dd in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?e out $end
$var wire 1 >e in1 $end
$var wire 1 Wd in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ae out $end
$var wire 1 ?e in1 $end
$var wire 1 ?e in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @e out $end
$var wire 1 Dd in1 $end
$var wire 1 Yd in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Be out $end
$var wire 1 @e in1 $end
$var wire 1 @e in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ce out $end
$var wire 1 Ae in1 $end
$var wire 1 Be in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .5 out $end
$var wire 1 Ce in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_3 $end
$var parameter 32 De OPERAND_WIDTH $end
$var parameter 32 Ee SHAMT_WIDTH $end
$var parameter 32 Fe NUM_OPERATIONS $end
$var wire 1 E2 in [15] $end
$var wire 1 F2 in [14] $end
$var wire 1 G2 in [13] $end
$var wire 1 H2 in [12] $end
$var wire 1 I2 in [11] $end
$var wire 1 J2 in [10] $end
$var wire 1 K2 in [9] $end
$var wire 1 L2 in [8] $end
$var wire 1 M2 in [7] $end
$var wire 1 N2 in [6] $end
$var wire 1 O2 in [5] $end
$var wire 1 P2 in [4] $end
$var wire 1 Q2 in [3] $end
$var wire 1 R2 in [2] $end
$var wire 1 S2 in [1] $end
$var wire 1 T2 in [0] $end
$var wire 1 a2 shamt [3] $end
$var wire 1 b2 shamt [2] $end
$var wire 1 c2 shamt [1] $end
$var wire 1 d2 shamt [0] $end
$var wire 1 >5 out [15] $end
$var wire 1 ?5 out [14] $end
$var wire 1 @5 out [13] $end
$var wire 1 A5 out [12] $end
$var wire 1 B5 out [11] $end
$var wire 1 C5 out [10] $end
$var wire 1 D5 out [9] $end
$var wire 1 E5 out [8] $end
$var wire 1 F5 out [7] $end
$var wire 1 G5 out [6] $end
$var wire 1 H5 out [5] $end
$var wire 1 I5 out [4] $end
$var wire 1 J5 out [3] $end
$var wire 1 K5 out [2] $end
$var wire 1 L5 out [1] $end
$var wire 1 M5 out [0] $end
$var wire 1 Ge shift1 [15] $end
$var wire 1 He shift1 [14] $end
$var wire 1 Ie shift1 [13] $end
$var wire 1 Je shift1 [12] $end
$var wire 1 Ke shift1 [11] $end
$var wire 1 Le shift1 [10] $end
$var wire 1 Me shift1 [9] $end
$var wire 1 Ne shift1 [8] $end
$var wire 1 Oe shift1 [7] $end
$var wire 1 Pe shift1 [6] $end
$var wire 1 Qe shift1 [5] $end
$var wire 1 Re shift1 [4] $end
$var wire 1 Se shift1 [3] $end
$var wire 1 Te shift1 [2] $end
$var wire 1 Ue shift1 [1] $end
$var wire 1 Ve shift1 [0] $end
$var wire 1 We shift2 [15] $end
$var wire 1 Xe shift2 [14] $end
$var wire 1 Ye shift2 [13] $end
$var wire 1 Ze shift2 [12] $end
$var wire 1 [e shift2 [11] $end
$var wire 1 \e shift2 [10] $end
$var wire 1 ]e shift2 [9] $end
$var wire 1 ^e shift2 [8] $end
$var wire 1 _e shift2 [7] $end
$var wire 1 `e shift2 [6] $end
$var wire 1 ae shift2 [5] $end
$var wire 1 be shift2 [4] $end
$var wire 1 ce shift2 [3] $end
$var wire 1 de shift2 [2] $end
$var wire 1 ee shift2 [1] $end
$var wire 1 fe shift2 [0] $end
$var wire 1 ge shift4 [15] $end
$var wire 1 he shift4 [14] $end
$var wire 1 ie shift4 [13] $end
$var wire 1 je shift4 [12] $end
$var wire 1 ke shift4 [11] $end
$var wire 1 le shift4 [10] $end
$var wire 1 me shift4 [9] $end
$var wire 1 ne shift4 [8] $end
$var wire 1 oe shift4 [7] $end
$var wire 1 pe shift4 [6] $end
$var wire 1 qe shift4 [5] $end
$var wire 1 re shift4 [4] $end
$var wire 1 se shift4 [3] $end
$var wire 1 te shift4 [2] $end
$var wire 1 ue shift4 [1] $end
$var wire 1 ve shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 Se Out [3] $end
$var wire 1 Te Out [2] $end
$var wire 1 Ue Out [1] $end
$var wire 1 Ve Out [0] $end
$var wire 1 we S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 Q2 InpA [3] $end
$var wire 1 R2 InpA [2] $end
$var wire 1 S2 InpA [1] $end
$var wire 1 T2 InpA [0] $end
$var wire 1 P2 InpB [3] $end
$var wire 1 Q2 InpB [2] $end
$var wire 1 R2 InpB [1] $end
$var wire 1 S2 InpB [0] $end
$var wire 1 xe InpC [3] $end
$var wire 1 ye InpC [2] $end
$var wire 1 ze InpC [1] $end
$var wire 1 {e InpC [0] $end
$var wire 1 |e InpD [3] $end
$var wire 1 }e InpD [2] $end
$var wire 1 ~e InpD [1] $end
$var wire 1 !f InpD [0] $end
$var wire 1 "f stage1_1_bit0 $end
$var wire 1 #f stage1_2_bit0 $end
$var wire 1 $f stage1_1_bit1 $end
$var wire 1 %f stage1_2_bit1 $end
$var wire 1 &f stage1_1_bit2 $end
$var wire 1 'f stage1_2_bit2 $end
$var wire 1 (f stage1_1_bit3 $end
$var wire 1 )f stage1_2_bit4 $end
$var wire 1 *f stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 "f Out $end
$var wire 1 d2 S $end
$var wire 1 T2 InpA $end
$var wire 1 S2 InpB $end
$var wire 1 +f notS $end
$var wire 1 ,f nand1 $end
$var wire 1 -f nand2 $end
$var wire 1 .f inputA $end
$var wire 1 /f inputB $end
$var wire 1 0f final_not $end

$scope module S_not $end
$var wire 1 +f out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,f out $end
$var wire 1 +f in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .f out $end
$var wire 1 ,f in1 $end
$var wire 1 ,f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -f out $end
$var wire 1 d2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /f out $end
$var wire 1 -f in1 $end
$var wire 1 -f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0f out $end
$var wire 1 .f in1 $end
$var wire 1 /f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "f out $end
$var wire 1 0f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 $f Out $end
$var wire 1 d2 S $end
$var wire 1 S2 InpA $end
$var wire 1 R2 InpB $end
$var wire 1 1f notS $end
$var wire 1 2f nand1 $end
$var wire 1 3f nand2 $end
$var wire 1 4f inputA $end
$var wire 1 5f inputB $end
$var wire 1 6f final_not $end

$scope module S_not $end
$var wire 1 1f out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2f out $end
$var wire 1 1f in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4f out $end
$var wire 1 2f in1 $end
$var wire 1 2f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3f out $end
$var wire 1 d2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5f out $end
$var wire 1 3f in1 $end
$var wire 1 3f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6f out $end
$var wire 1 4f in1 $end
$var wire 1 5f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $f out $end
$var wire 1 6f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 &f Out $end
$var wire 1 d2 S $end
$var wire 1 R2 InpA $end
$var wire 1 Q2 InpB $end
$var wire 1 7f notS $end
$var wire 1 8f nand1 $end
$var wire 1 9f nand2 $end
$var wire 1 :f inputA $end
$var wire 1 ;f inputB $end
$var wire 1 <f final_not $end

$scope module S_not $end
$var wire 1 7f out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8f out $end
$var wire 1 7f in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :f out $end
$var wire 1 8f in1 $end
$var wire 1 8f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9f out $end
$var wire 1 d2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;f out $end
$var wire 1 9f in1 $end
$var wire 1 9f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <f out $end
$var wire 1 :f in1 $end
$var wire 1 ;f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &f out $end
$var wire 1 <f in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 (f Out $end
$var wire 1 d2 S $end
$var wire 1 Q2 InpA $end
$var wire 1 P2 InpB $end
$var wire 1 =f notS $end
$var wire 1 >f nand1 $end
$var wire 1 ?f nand2 $end
$var wire 1 @f inputA $end
$var wire 1 Af inputB $end
$var wire 1 Bf final_not $end

$scope module S_not $end
$var wire 1 =f out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 >f out $end
$var wire 1 =f in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 @f out $end
$var wire 1 >f in1 $end
$var wire 1 >f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ?f out $end
$var wire 1 d2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Af out $end
$var wire 1 ?f in1 $end
$var wire 1 ?f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Bf out $end
$var wire 1 @f in1 $end
$var wire 1 Af in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (f out $end
$var wire 1 Bf in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 #f Out $end
$var wire 1 d2 S $end
$var wire 1 {e InpA $end
$var wire 1 !f InpB $end
$var wire 1 Cf notS $end
$var wire 1 Df nand1 $end
$var wire 1 Ef nand2 $end
$var wire 1 Ff inputA $end
$var wire 1 Gf inputB $end
$var wire 1 Hf final_not $end

$scope module S_not $end
$var wire 1 Cf out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Df out $end
$var wire 1 Cf in1 $end
$var wire 1 {e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ff out $end
$var wire 1 Df in1 $end
$var wire 1 Df in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ef out $end
$var wire 1 d2 in1 $end
$var wire 1 !f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Gf out $end
$var wire 1 Ef in1 $end
$var wire 1 Ef in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Hf out $end
$var wire 1 Ff in1 $end
$var wire 1 Gf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #f out $end
$var wire 1 Hf in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 %f Out $end
$var wire 1 d2 S $end
$var wire 1 ze InpA $end
$var wire 1 ~e InpB $end
$var wire 1 If notS $end
$var wire 1 Jf nand1 $end
$var wire 1 Kf nand2 $end
$var wire 1 Lf inputA $end
$var wire 1 Mf inputB $end
$var wire 1 Nf final_not $end

$scope module S_not $end
$var wire 1 If out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Jf out $end
$var wire 1 If in1 $end
$var wire 1 ze in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Lf out $end
$var wire 1 Jf in1 $end
$var wire 1 Jf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Kf out $end
$var wire 1 d2 in1 $end
$var wire 1 ~e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Mf out $end
$var wire 1 Kf in1 $end
$var wire 1 Kf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Nf out $end
$var wire 1 Lf in1 $end
$var wire 1 Mf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %f out $end
$var wire 1 Nf in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 'f Out $end
$var wire 1 d2 S $end
$var wire 1 ye InpA $end
$var wire 1 }e InpB $end
$var wire 1 Of notS $end
$var wire 1 Pf nand1 $end
$var wire 1 Qf nand2 $end
$var wire 1 Rf inputA $end
$var wire 1 Sf inputB $end
$var wire 1 Tf final_not $end

$scope module S_not $end
$var wire 1 Of out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pf out $end
$var wire 1 Of in1 $end
$var wire 1 ye in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Rf out $end
$var wire 1 Pf in1 $end
$var wire 1 Pf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qf out $end
$var wire 1 d2 in1 $end
$var wire 1 }e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Sf out $end
$var wire 1 Qf in1 $end
$var wire 1 Qf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Tf out $end
$var wire 1 Rf in1 $end
$var wire 1 Sf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'f out $end
$var wire 1 Tf in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 *f Out $end
$var wire 1 d2 S $end
$var wire 1 xe InpA $end
$var wire 1 |e InpB $end
$var wire 1 Uf notS $end
$var wire 1 Vf nand1 $end
$var wire 1 Wf nand2 $end
$var wire 1 Xf inputA $end
$var wire 1 Yf inputB $end
$var wire 1 Zf final_not $end

$scope module S_not $end
$var wire 1 Uf out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vf out $end
$var wire 1 Uf in1 $end
$var wire 1 xe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xf out $end
$var wire 1 Vf in1 $end
$var wire 1 Vf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wf out $end
$var wire 1 d2 in1 $end
$var wire 1 |e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yf out $end
$var wire 1 Wf in1 $end
$var wire 1 Wf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zf out $end
$var wire 1 Xf in1 $end
$var wire 1 Yf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *f out $end
$var wire 1 Zf in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Ve Out $end
$var wire 1 we S $end
$var wire 1 "f InpA $end
$var wire 1 #f InpB $end
$var wire 1 [f notS $end
$var wire 1 \f nand1 $end
$var wire 1 ]f nand2 $end
$var wire 1 ^f inputA $end
$var wire 1 _f inputB $end
$var wire 1 `f final_not $end

$scope module S_not $end
$var wire 1 [f out $end
$var wire 1 we in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \f out $end
$var wire 1 [f in1 $end
$var wire 1 "f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^f out $end
$var wire 1 \f in1 $end
$var wire 1 \f in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]f out $end
$var wire 1 we in1 $end
$var wire 1 #f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _f out $end
$var wire 1 ]f in1 $end
$var wire 1 ]f in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `f out $end
$var wire 1 ^f in1 $end
$var wire 1 _f in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ve out $end
$var wire 1 `f in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Ue Out $end
$var wire 1 we S $end
$var wire 1 $f InpA $end
$var wire 1 %f InpB $end
$var wire 1 af notS $end
$var wire 1 bf nand1 $end
$var wire 1 cf nand2 $end
$var wire 1 df inputA $end
$var wire 1 ef inputB $end
$var wire 1 ff final_not $end

$scope module S_not $end
$var wire 1 af out $end
$var wire 1 we in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bf out $end
$var wire 1 af in1 $end
$var wire 1 $f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 df out $end
$var wire 1 bf in1 $end
$var wire 1 bf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cf out $end
$var wire 1 we in1 $end
$var wire 1 %f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ef out $end
$var wire 1 cf in1 $end
$var wire 1 cf in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ff out $end
$var wire 1 df in1 $end
$var wire 1 ef in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ue out $end
$var wire 1 ff in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Te Out $end
$var wire 1 we S $end
$var wire 1 &f InpA $end
$var wire 1 'f InpB $end
$var wire 1 gf notS $end
$var wire 1 hf nand1 $end
$var wire 1 if nand2 $end
$var wire 1 jf inputA $end
$var wire 1 kf inputB $end
$var wire 1 lf final_not $end

$scope module S_not $end
$var wire 1 gf out $end
$var wire 1 we in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hf out $end
$var wire 1 gf in1 $end
$var wire 1 &f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 jf out $end
$var wire 1 hf in1 $end
$var wire 1 hf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 if out $end
$var wire 1 we in1 $end
$var wire 1 'f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 kf out $end
$var wire 1 if in1 $end
$var wire 1 if in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lf out $end
$var wire 1 jf in1 $end
$var wire 1 kf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Te out $end
$var wire 1 lf in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Se Out $end
$var wire 1 we S $end
$var wire 1 (f InpA $end
$var wire 1 *f InpB $end
$var wire 1 mf notS $end
$var wire 1 nf nand1 $end
$var wire 1 of nand2 $end
$var wire 1 pf inputA $end
$var wire 1 qf inputB $end
$var wire 1 rf final_not $end

$scope module S_not $end
$var wire 1 mf out $end
$var wire 1 we in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nf out $end
$var wire 1 mf in1 $end
$var wire 1 (f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pf out $end
$var wire 1 nf in1 $end
$var wire 1 nf in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 of out $end
$var wire 1 we in1 $end
$var wire 1 *f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qf out $end
$var wire 1 of in1 $end
$var wire 1 of in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 rf out $end
$var wire 1 pf in1 $end
$var wire 1 qf in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Se out $end
$var wire 1 rf in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 Oe Out [3] $end
$var wire 1 Pe Out [2] $end
$var wire 1 Qe Out [1] $end
$var wire 1 Re Out [0] $end
$var wire 1 sf S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 M2 InpA [3] $end
$var wire 1 N2 InpA [2] $end
$var wire 1 O2 InpA [1] $end
$var wire 1 P2 InpA [0] $end
$var wire 1 L2 InpB [3] $end
$var wire 1 M2 InpB [2] $end
$var wire 1 N2 InpB [1] $end
$var wire 1 O2 InpB [0] $end
$var wire 1 tf InpC [3] $end
$var wire 1 uf InpC [2] $end
$var wire 1 vf InpC [1] $end
$var wire 1 wf InpC [0] $end
$var wire 1 xf InpD [3] $end
$var wire 1 yf InpD [2] $end
$var wire 1 zf InpD [1] $end
$var wire 1 {f InpD [0] $end
$var wire 1 |f stage1_1_bit0 $end
$var wire 1 }f stage1_2_bit0 $end
$var wire 1 ~f stage1_1_bit1 $end
$var wire 1 !g stage1_2_bit1 $end
$var wire 1 "g stage1_1_bit2 $end
$var wire 1 #g stage1_2_bit2 $end
$var wire 1 $g stage1_1_bit3 $end
$var wire 1 %g stage1_2_bit4 $end
$var wire 1 &g stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 |f Out $end
$var wire 1 d2 S $end
$var wire 1 P2 InpA $end
$var wire 1 O2 InpB $end
$var wire 1 'g notS $end
$var wire 1 (g nand1 $end
$var wire 1 )g nand2 $end
$var wire 1 *g inputA $end
$var wire 1 +g inputB $end
$var wire 1 ,g final_not $end

$scope module S_not $end
$var wire 1 'g out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (g out $end
$var wire 1 'g in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *g out $end
$var wire 1 (g in1 $end
$var wire 1 (g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )g out $end
$var wire 1 d2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +g out $end
$var wire 1 )g in1 $end
$var wire 1 )g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,g out $end
$var wire 1 *g in1 $end
$var wire 1 +g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |f out $end
$var wire 1 ,g in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ~f Out $end
$var wire 1 d2 S $end
$var wire 1 O2 InpA $end
$var wire 1 N2 InpB $end
$var wire 1 -g notS $end
$var wire 1 .g nand1 $end
$var wire 1 /g nand2 $end
$var wire 1 0g inputA $end
$var wire 1 1g inputB $end
$var wire 1 2g final_not $end

$scope module S_not $end
$var wire 1 -g out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .g out $end
$var wire 1 -g in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0g out $end
$var wire 1 .g in1 $end
$var wire 1 .g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /g out $end
$var wire 1 d2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1g out $end
$var wire 1 /g in1 $end
$var wire 1 /g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2g out $end
$var wire 1 0g in1 $end
$var wire 1 1g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~f out $end
$var wire 1 2g in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 "g Out $end
$var wire 1 d2 S $end
$var wire 1 N2 InpA $end
$var wire 1 M2 InpB $end
$var wire 1 3g notS $end
$var wire 1 4g nand1 $end
$var wire 1 5g nand2 $end
$var wire 1 6g inputA $end
$var wire 1 7g inputB $end
$var wire 1 8g final_not $end

$scope module S_not $end
$var wire 1 3g out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4g out $end
$var wire 1 3g in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6g out $end
$var wire 1 4g in1 $end
$var wire 1 4g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5g out $end
$var wire 1 d2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7g out $end
$var wire 1 5g in1 $end
$var wire 1 5g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8g out $end
$var wire 1 6g in1 $end
$var wire 1 7g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "g out $end
$var wire 1 8g in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 $g Out $end
$var wire 1 d2 S $end
$var wire 1 M2 InpA $end
$var wire 1 L2 InpB $end
$var wire 1 9g notS $end
$var wire 1 :g nand1 $end
$var wire 1 ;g nand2 $end
$var wire 1 <g inputA $end
$var wire 1 =g inputB $end
$var wire 1 >g final_not $end

$scope module S_not $end
$var wire 1 9g out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :g out $end
$var wire 1 9g in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <g out $end
$var wire 1 :g in1 $end
$var wire 1 :g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;g out $end
$var wire 1 d2 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =g out $end
$var wire 1 ;g in1 $end
$var wire 1 ;g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >g out $end
$var wire 1 <g in1 $end
$var wire 1 =g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $g out $end
$var wire 1 >g in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 }f Out $end
$var wire 1 d2 S $end
$var wire 1 wf InpA $end
$var wire 1 {f InpB $end
$var wire 1 ?g notS $end
$var wire 1 @g nand1 $end
$var wire 1 Ag nand2 $end
$var wire 1 Bg inputA $end
$var wire 1 Cg inputB $end
$var wire 1 Dg final_not $end

$scope module S_not $end
$var wire 1 ?g out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @g out $end
$var wire 1 ?g in1 $end
$var wire 1 wf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Bg out $end
$var wire 1 @g in1 $end
$var wire 1 @g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ag out $end
$var wire 1 d2 in1 $end
$var wire 1 {f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Cg out $end
$var wire 1 Ag in1 $end
$var wire 1 Ag in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Dg out $end
$var wire 1 Bg in1 $end
$var wire 1 Cg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }f out $end
$var wire 1 Dg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 !g Out $end
$var wire 1 d2 S $end
$var wire 1 vf InpA $end
$var wire 1 zf InpB $end
$var wire 1 Eg notS $end
$var wire 1 Fg nand1 $end
$var wire 1 Gg nand2 $end
$var wire 1 Hg inputA $end
$var wire 1 Ig inputB $end
$var wire 1 Jg final_not $end

$scope module S_not $end
$var wire 1 Eg out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Fg out $end
$var wire 1 Eg in1 $end
$var wire 1 vf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Hg out $end
$var wire 1 Fg in1 $end
$var wire 1 Fg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Gg out $end
$var wire 1 d2 in1 $end
$var wire 1 zf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ig out $end
$var wire 1 Gg in1 $end
$var wire 1 Gg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Jg out $end
$var wire 1 Hg in1 $end
$var wire 1 Ig in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !g out $end
$var wire 1 Jg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 #g Out $end
$var wire 1 d2 S $end
$var wire 1 uf InpA $end
$var wire 1 yf InpB $end
$var wire 1 Kg notS $end
$var wire 1 Lg nand1 $end
$var wire 1 Mg nand2 $end
$var wire 1 Ng inputA $end
$var wire 1 Og inputB $end
$var wire 1 Pg final_not $end

$scope module S_not $end
$var wire 1 Kg out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Lg out $end
$var wire 1 Kg in1 $end
$var wire 1 uf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ng out $end
$var wire 1 Lg in1 $end
$var wire 1 Lg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Mg out $end
$var wire 1 d2 in1 $end
$var wire 1 yf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Og out $end
$var wire 1 Mg in1 $end
$var wire 1 Mg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Pg out $end
$var wire 1 Ng in1 $end
$var wire 1 Og in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #g out $end
$var wire 1 Pg in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 &g Out $end
$var wire 1 d2 S $end
$var wire 1 tf InpA $end
$var wire 1 xf InpB $end
$var wire 1 Qg notS $end
$var wire 1 Rg nand1 $end
$var wire 1 Sg nand2 $end
$var wire 1 Tg inputA $end
$var wire 1 Ug inputB $end
$var wire 1 Vg final_not $end

$scope module S_not $end
$var wire 1 Qg out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Rg out $end
$var wire 1 Qg in1 $end
$var wire 1 tf in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Tg out $end
$var wire 1 Rg in1 $end
$var wire 1 Rg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Sg out $end
$var wire 1 d2 in1 $end
$var wire 1 xf in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ug out $end
$var wire 1 Sg in1 $end
$var wire 1 Sg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Vg out $end
$var wire 1 Tg in1 $end
$var wire 1 Ug in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &g out $end
$var wire 1 Vg in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Re Out $end
$var wire 1 sf S $end
$var wire 1 |f InpA $end
$var wire 1 }f InpB $end
$var wire 1 Wg notS $end
$var wire 1 Xg nand1 $end
$var wire 1 Yg nand2 $end
$var wire 1 Zg inputA $end
$var wire 1 [g inputB $end
$var wire 1 \g final_not $end

$scope module S_not $end
$var wire 1 Wg out $end
$var wire 1 sf in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Xg out $end
$var wire 1 Wg in1 $end
$var wire 1 |f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Zg out $end
$var wire 1 Xg in1 $end
$var wire 1 Xg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Yg out $end
$var wire 1 sf in1 $end
$var wire 1 }f in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [g out $end
$var wire 1 Yg in1 $end
$var wire 1 Yg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \g out $end
$var wire 1 Zg in1 $end
$var wire 1 [g in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Re out $end
$var wire 1 \g in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Qe Out $end
$var wire 1 sf S $end
$var wire 1 ~f InpA $end
$var wire 1 !g InpB $end
$var wire 1 ]g notS $end
$var wire 1 ^g nand1 $end
$var wire 1 _g nand2 $end
$var wire 1 `g inputA $end
$var wire 1 ag inputB $end
$var wire 1 bg final_not $end

$scope module S_not $end
$var wire 1 ]g out $end
$var wire 1 sf in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^g out $end
$var wire 1 ]g in1 $end
$var wire 1 ~f in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `g out $end
$var wire 1 ^g in1 $end
$var wire 1 ^g in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _g out $end
$var wire 1 sf in1 $end
$var wire 1 !g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ag out $end
$var wire 1 _g in1 $end
$var wire 1 _g in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 bg out $end
$var wire 1 `g in1 $end
$var wire 1 ag in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Qe out $end
$var wire 1 bg in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Pe Out $end
$var wire 1 sf S $end
$var wire 1 "g InpA $end
$var wire 1 #g InpB $end
$var wire 1 cg notS $end
$var wire 1 dg nand1 $end
$var wire 1 eg nand2 $end
$var wire 1 fg inputA $end
$var wire 1 gg inputB $end
$var wire 1 hg final_not $end

$scope module S_not $end
$var wire 1 cg out $end
$var wire 1 sf in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 dg out $end
$var wire 1 cg in1 $end
$var wire 1 "g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 fg out $end
$var wire 1 dg in1 $end
$var wire 1 dg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 eg out $end
$var wire 1 sf in1 $end
$var wire 1 #g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 gg out $end
$var wire 1 eg in1 $end
$var wire 1 eg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 hg out $end
$var wire 1 fg in1 $end
$var wire 1 gg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Pe out $end
$var wire 1 hg in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Oe Out $end
$var wire 1 sf S $end
$var wire 1 $g InpA $end
$var wire 1 &g InpB $end
$var wire 1 ig notS $end
$var wire 1 jg nand1 $end
$var wire 1 kg nand2 $end
$var wire 1 lg inputA $end
$var wire 1 mg inputB $end
$var wire 1 ng final_not $end

$scope module S_not $end
$var wire 1 ig out $end
$var wire 1 sf in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 jg out $end
$var wire 1 ig in1 $end
$var wire 1 $g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 lg out $end
$var wire 1 jg in1 $end
$var wire 1 jg in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 kg out $end
$var wire 1 sf in1 $end
$var wire 1 &g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 mg out $end
$var wire 1 kg in1 $end
$var wire 1 kg in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ng out $end
$var wire 1 lg in1 $end
$var wire 1 mg in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Oe out $end
$var wire 1 ng in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 Ke Out [3] $end
$var wire 1 Le Out [2] $end
$var wire 1 Me Out [1] $end
$var wire 1 Ne Out [0] $end
$var wire 1 og S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 I2 InpA [3] $end
$var wire 1 J2 InpA [2] $end
$var wire 1 K2 InpA [1] $end
$var wire 1 L2 InpA [0] $end
$var wire 1 H2 InpB [3] $end
$var wire 1 I2 InpB [2] $end
$var wire 1 J2 InpB [1] $end
$var wire 1 K2 InpB [0] $end
$var wire 1 pg InpC [3] $end
$var wire 1 qg InpC [2] $end
$var wire 1 rg InpC [1] $end
$var wire 1 sg InpC [0] $end
$var wire 1 tg InpD [3] $end
$var wire 1 ug InpD [2] $end
$var wire 1 vg InpD [1] $end
$var wire 1 wg InpD [0] $end
$var wire 1 xg stage1_1_bit0 $end
$var wire 1 yg stage1_2_bit0 $end
$var wire 1 zg stage1_1_bit1 $end
$var wire 1 {g stage1_2_bit1 $end
$var wire 1 |g stage1_1_bit2 $end
$var wire 1 }g stage1_2_bit2 $end
$var wire 1 ~g stage1_1_bit3 $end
$var wire 1 !h stage1_2_bit4 $end
$var wire 1 "h stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 xg Out $end
$var wire 1 d2 S $end
$var wire 1 L2 InpA $end
$var wire 1 K2 InpB $end
$var wire 1 #h notS $end
$var wire 1 $h nand1 $end
$var wire 1 %h nand2 $end
$var wire 1 &h inputA $end
$var wire 1 'h inputB $end
$var wire 1 (h final_not $end

$scope module S_not $end
$var wire 1 #h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 $h out $end
$var wire 1 #h in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 &h out $end
$var wire 1 $h in1 $end
$var wire 1 $h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 %h out $end
$var wire 1 d2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 'h out $end
$var wire 1 %h in1 $end
$var wire 1 %h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 (h out $end
$var wire 1 &h in1 $end
$var wire 1 'h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xg out $end
$var wire 1 (h in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 zg Out $end
$var wire 1 d2 S $end
$var wire 1 K2 InpA $end
$var wire 1 J2 InpB $end
$var wire 1 )h notS $end
$var wire 1 *h nand1 $end
$var wire 1 +h nand2 $end
$var wire 1 ,h inputA $end
$var wire 1 -h inputB $end
$var wire 1 .h final_not $end

$scope module S_not $end
$var wire 1 )h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 *h out $end
$var wire 1 )h in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ,h out $end
$var wire 1 *h in1 $end
$var wire 1 *h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 +h out $end
$var wire 1 d2 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 -h out $end
$var wire 1 +h in1 $end
$var wire 1 +h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 .h out $end
$var wire 1 ,h in1 $end
$var wire 1 -h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zg out $end
$var wire 1 .h in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 |g Out $end
$var wire 1 d2 S $end
$var wire 1 J2 InpA $end
$var wire 1 I2 InpB $end
$var wire 1 /h notS $end
$var wire 1 0h nand1 $end
$var wire 1 1h nand2 $end
$var wire 1 2h inputA $end
$var wire 1 3h inputB $end
$var wire 1 4h final_not $end

$scope module S_not $end
$var wire 1 /h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 0h out $end
$var wire 1 /h in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 2h out $end
$var wire 1 0h in1 $end
$var wire 1 0h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 1h out $end
$var wire 1 d2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 3h out $end
$var wire 1 1h in1 $end
$var wire 1 1h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 4h out $end
$var wire 1 2h in1 $end
$var wire 1 3h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |g out $end
$var wire 1 4h in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ~g Out $end
$var wire 1 d2 S $end
$var wire 1 I2 InpA $end
$var wire 1 H2 InpB $end
$var wire 1 5h notS $end
$var wire 1 6h nand1 $end
$var wire 1 7h nand2 $end
$var wire 1 8h inputA $end
$var wire 1 9h inputB $end
$var wire 1 :h final_not $end

$scope module S_not $end
$var wire 1 5h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6h out $end
$var wire 1 5h in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8h out $end
$var wire 1 6h in1 $end
$var wire 1 6h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7h out $end
$var wire 1 d2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9h out $end
$var wire 1 7h in1 $end
$var wire 1 7h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :h out $end
$var wire 1 8h in1 $end
$var wire 1 9h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~g out $end
$var wire 1 :h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 yg Out $end
$var wire 1 d2 S $end
$var wire 1 sg InpA $end
$var wire 1 wg InpB $end
$var wire 1 ;h notS $end
$var wire 1 <h nand1 $end
$var wire 1 =h nand2 $end
$var wire 1 >h inputA $end
$var wire 1 ?h inputB $end
$var wire 1 @h final_not $end

$scope module S_not $end
$var wire 1 ;h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <h out $end
$var wire 1 ;h in1 $end
$var wire 1 sg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >h out $end
$var wire 1 <h in1 $end
$var wire 1 <h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =h out $end
$var wire 1 d2 in1 $end
$var wire 1 wg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?h out $end
$var wire 1 =h in1 $end
$var wire 1 =h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @h out $end
$var wire 1 >h in1 $end
$var wire 1 ?h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yg out $end
$var wire 1 @h in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 {g Out $end
$var wire 1 d2 S $end
$var wire 1 rg InpA $end
$var wire 1 vg InpB $end
$var wire 1 Ah notS $end
$var wire 1 Bh nand1 $end
$var wire 1 Ch nand2 $end
$var wire 1 Dh inputA $end
$var wire 1 Eh inputB $end
$var wire 1 Fh final_not $end

$scope module S_not $end
$var wire 1 Ah out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bh out $end
$var wire 1 Ah in1 $end
$var wire 1 rg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dh out $end
$var wire 1 Bh in1 $end
$var wire 1 Bh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ch out $end
$var wire 1 d2 in1 $end
$var wire 1 vg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Eh out $end
$var wire 1 Ch in1 $end
$var wire 1 Ch in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fh out $end
$var wire 1 Dh in1 $end
$var wire 1 Eh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {g out $end
$var wire 1 Fh in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 }g Out $end
$var wire 1 d2 S $end
$var wire 1 qg InpA $end
$var wire 1 ug InpB $end
$var wire 1 Gh notS $end
$var wire 1 Hh nand1 $end
$var wire 1 Ih nand2 $end
$var wire 1 Jh inputA $end
$var wire 1 Kh inputB $end
$var wire 1 Lh final_not $end

$scope module S_not $end
$var wire 1 Gh out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hh out $end
$var wire 1 Gh in1 $end
$var wire 1 qg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jh out $end
$var wire 1 Hh in1 $end
$var wire 1 Hh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ih out $end
$var wire 1 d2 in1 $end
$var wire 1 ug in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kh out $end
$var wire 1 Ih in1 $end
$var wire 1 Ih in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lh out $end
$var wire 1 Jh in1 $end
$var wire 1 Kh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }g out $end
$var wire 1 Lh in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 "h Out $end
$var wire 1 d2 S $end
$var wire 1 pg InpA $end
$var wire 1 tg InpB $end
$var wire 1 Mh notS $end
$var wire 1 Nh nand1 $end
$var wire 1 Oh nand2 $end
$var wire 1 Ph inputA $end
$var wire 1 Qh inputB $end
$var wire 1 Rh final_not $end

$scope module S_not $end
$var wire 1 Mh out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nh out $end
$var wire 1 Mh in1 $end
$var wire 1 pg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ph out $end
$var wire 1 Nh in1 $end
$var wire 1 Nh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Oh out $end
$var wire 1 d2 in1 $end
$var wire 1 tg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qh out $end
$var wire 1 Oh in1 $end
$var wire 1 Oh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rh out $end
$var wire 1 Ph in1 $end
$var wire 1 Qh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "h out $end
$var wire 1 Rh in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Ne Out $end
$var wire 1 og S $end
$var wire 1 xg InpA $end
$var wire 1 yg InpB $end
$var wire 1 Sh notS $end
$var wire 1 Th nand1 $end
$var wire 1 Uh nand2 $end
$var wire 1 Vh inputA $end
$var wire 1 Wh inputB $end
$var wire 1 Xh final_not $end

$scope module S_not $end
$var wire 1 Sh out $end
$var wire 1 og in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Th out $end
$var wire 1 Sh in1 $end
$var wire 1 xg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vh out $end
$var wire 1 Th in1 $end
$var wire 1 Th in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Uh out $end
$var wire 1 og in1 $end
$var wire 1 yg in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Wh out $end
$var wire 1 Uh in1 $end
$var wire 1 Uh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xh out $end
$var wire 1 Vh in1 $end
$var wire 1 Wh in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ne out $end
$var wire 1 Xh in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Me Out $end
$var wire 1 og S $end
$var wire 1 zg InpA $end
$var wire 1 {g InpB $end
$var wire 1 Yh notS $end
$var wire 1 Zh nand1 $end
$var wire 1 [h nand2 $end
$var wire 1 \h inputA $end
$var wire 1 ]h inputB $end
$var wire 1 ^h final_not $end

$scope module S_not $end
$var wire 1 Yh out $end
$var wire 1 og in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zh out $end
$var wire 1 Yh in1 $end
$var wire 1 zg in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \h out $end
$var wire 1 Zh in1 $end
$var wire 1 Zh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [h out $end
$var wire 1 og in1 $end
$var wire 1 {g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]h out $end
$var wire 1 [h in1 $end
$var wire 1 [h in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^h out $end
$var wire 1 \h in1 $end
$var wire 1 ]h in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Me out $end
$var wire 1 ^h in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Le Out $end
$var wire 1 og S $end
$var wire 1 |g InpA $end
$var wire 1 }g InpB $end
$var wire 1 _h notS $end
$var wire 1 `h nand1 $end
$var wire 1 ah nand2 $end
$var wire 1 bh inputA $end
$var wire 1 ch inputB $end
$var wire 1 dh final_not $end

$scope module S_not $end
$var wire 1 _h out $end
$var wire 1 og in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `h out $end
$var wire 1 _h in1 $end
$var wire 1 |g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bh out $end
$var wire 1 `h in1 $end
$var wire 1 `h in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ah out $end
$var wire 1 og in1 $end
$var wire 1 }g in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ch out $end
$var wire 1 ah in1 $end
$var wire 1 ah in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dh out $end
$var wire 1 bh in1 $end
$var wire 1 ch in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Le out $end
$var wire 1 dh in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Ke Out $end
$var wire 1 og S $end
$var wire 1 ~g InpA $end
$var wire 1 "h InpB $end
$var wire 1 eh notS $end
$var wire 1 fh nand1 $end
$var wire 1 gh nand2 $end
$var wire 1 hh inputA $end
$var wire 1 ih inputB $end
$var wire 1 jh final_not $end

$scope module S_not $end
$var wire 1 eh out $end
$var wire 1 og in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fh out $end
$var wire 1 eh in1 $end
$var wire 1 ~g in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hh out $end
$var wire 1 fh in1 $end
$var wire 1 fh in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gh out $end
$var wire 1 og in1 $end
$var wire 1 "h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ih out $end
$var wire 1 gh in1 $end
$var wire 1 gh in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jh out $end
$var wire 1 hh in1 $end
$var wire 1 ih in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ke out $end
$var wire 1 jh in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 Ge Out [3] $end
$var wire 1 He Out [2] $end
$var wire 1 Ie Out [1] $end
$var wire 1 Je Out [0] $end
$var wire 1 kh S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 E2 InpA [3] $end
$var wire 1 F2 InpA [2] $end
$var wire 1 G2 InpA [1] $end
$var wire 1 H2 InpA [0] $end
$var wire 1 lh InpB [3] $end
$var wire 1 E2 InpB [2] $end
$var wire 1 F2 InpB [1] $end
$var wire 1 G2 InpB [0] $end
$var wire 1 mh InpC [3] $end
$var wire 1 nh InpC [2] $end
$var wire 1 oh InpC [1] $end
$var wire 1 ph InpC [0] $end
$var wire 1 qh InpD [3] $end
$var wire 1 rh InpD [2] $end
$var wire 1 sh InpD [1] $end
$var wire 1 th InpD [0] $end
$var wire 1 uh stage1_1_bit0 $end
$var wire 1 vh stage1_2_bit0 $end
$var wire 1 wh stage1_1_bit1 $end
$var wire 1 xh stage1_2_bit1 $end
$var wire 1 yh stage1_1_bit2 $end
$var wire 1 zh stage1_2_bit2 $end
$var wire 1 {h stage1_1_bit3 $end
$var wire 1 |h stage1_2_bit4 $end
$var wire 1 }h stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 uh Out $end
$var wire 1 d2 S $end
$var wire 1 H2 InpA $end
$var wire 1 G2 InpB $end
$var wire 1 ~h notS $end
$var wire 1 !i nand1 $end
$var wire 1 "i nand2 $end
$var wire 1 #i inputA $end
$var wire 1 $i inputB $end
$var wire 1 %i final_not $end

$scope module S_not $end
$var wire 1 ~h out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !i out $end
$var wire 1 ~h in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #i out $end
$var wire 1 !i in1 $end
$var wire 1 !i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "i out $end
$var wire 1 d2 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $i out $end
$var wire 1 "i in1 $end
$var wire 1 "i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %i out $end
$var wire 1 #i in1 $end
$var wire 1 $i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uh out $end
$var wire 1 %i in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 wh Out $end
$var wire 1 d2 S $end
$var wire 1 G2 InpA $end
$var wire 1 F2 InpB $end
$var wire 1 &i notS $end
$var wire 1 'i nand1 $end
$var wire 1 (i nand2 $end
$var wire 1 )i inputA $end
$var wire 1 *i inputB $end
$var wire 1 +i final_not $end

$scope module S_not $end
$var wire 1 &i out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'i out $end
$var wire 1 &i in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )i out $end
$var wire 1 'i in1 $end
$var wire 1 'i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (i out $end
$var wire 1 d2 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *i out $end
$var wire 1 (i in1 $end
$var wire 1 (i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +i out $end
$var wire 1 )i in1 $end
$var wire 1 *i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wh out $end
$var wire 1 +i in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 yh Out $end
$var wire 1 d2 S $end
$var wire 1 F2 InpA $end
$var wire 1 E2 InpB $end
$var wire 1 ,i notS $end
$var wire 1 -i nand1 $end
$var wire 1 .i nand2 $end
$var wire 1 /i inputA $end
$var wire 1 0i inputB $end
$var wire 1 1i final_not $end

$scope module S_not $end
$var wire 1 ,i out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -i out $end
$var wire 1 ,i in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /i out $end
$var wire 1 -i in1 $end
$var wire 1 -i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .i out $end
$var wire 1 d2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0i out $end
$var wire 1 .i in1 $end
$var wire 1 .i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1i out $end
$var wire 1 /i in1 $end
$var wire 1 0i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yh out $end
$var wire 1 1i in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 {h Out $end
$var wire 1 d2 S $end
$var wire 1 E2 InpA $end
$var wire 1 lh InpB $end
$var wire 1 2i notS $end
$var wire 1 3i nand1 $end
$var wire 1 4i nand2 $end
$var wire 1 5i inputA $end
$var wire 1 6i inputB $end
$var wire 1 7i final_not $end

$scope module S_not $end
$var wire 1 2i out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3i out $end
$var wire 1 2i in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5i out $end
$var wire 1 3i in1 $end
$var wire 1 3i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4i out $end
$var wire 1 d2 in1 $end
$var wire 1 lh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6i out $end
$var wire 1 4i in1 $end
$var wire 1 4i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7i out $end
$var wire 1 5i in1 $end
$var wire 1 6i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {h out $end
$var wire 1 7i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 vh Out $end
$var wire 1 d2 S $end
$var wire 1 ph InpA $end
$var wire 1 th InpB $end
$var wire 1 8i notS $end
$var wire 1 9i nand1 $end
$var wire 1 :i nand2 $end
$var wire 1 ;i inputA $end
$var wire 1 <i inputB $end
$var wire 1 =i final_not $end

$scope module S_not $end
$var wire 1 8i out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9i out $end
$var wire 1 8i in1 $end
$var wire 1 ph in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;i out $end
$var wire 1 9i in1 $end
$var wire 1 9i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :i out $end
$var wire 1 d2 in1 $end
$var wire 1 th in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <i out $end
$var wire 1 :i in1 $end
$var wire 1 :i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =i out $end
$var wire 1 ;i in1 $end
$var wire 1 <i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vh out $end
$var wire 1 =i in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 xh Out $end
$var wire 1 d2 S $end
$var wire 1 oh InpA $end
$var wire 1 sh InpB $end
$var wire 1 >i notS $end
$var wire 1 ?i nand1 $end
$var wire 1 @i nand2 $end
$var wire 1 Ai inputA $end
$var wire 1 Bi inputB $end
$var wire 1 Ci final_not $end

$scope module S_not $end
$var wire 1 >i out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?i out $end
$var wire 1 >i in1 $end
$var wire 1 oh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ai out $end
$var wire 1 ?i in1 $end
$var wire 1 ?i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @i out $end
$var wire 1 d2 in1 $end
$var wire 1 sh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bi out $end
$var wire 1 @i in1 $end
$var wire 1 @i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ci out $end
$var wire 1 Ai in1 $end
$var wire 1 Bi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xh out $end
$var wire 1 Ci in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 zh Out $end
$var wire 1 d2 S $end
$var wire 1 nh InpA $end
$var wire 1 rh InpB $end
$var wire 1 Di notS $end
$var wire 1 Ei nand1 $end
$var wire 1 Fi nand2 $end
$var wire 1 Gi inputA $end
$var wire 1 Hi inputB $end
$var wire 1 Ii final_not $end

$scope module S_not $end
$var wire 1 Di out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ei out $end
$var wire 1 Di in1 $end
$var wire 1 nh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gi out $end
$var wire 1 Ei in1 $end
$var wire 1 Ei in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fi out $end
$var wire 1 d2 in1 $end
$var wire 1 rh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hi out $end
$var wire 1 Fi in1 $end
$var wire 1 Fi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ii out $end
$var wire 1 Gi in1 $end
$var wire 1 Hi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zh out $end
$var wire 1 Ii in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 }h Out $end
$var wire 1 d2 S $end
$var wire 1 mh InpA $end
$var wire 1 qh InpB $end
$var wire 1 Ji notS $end
$var wire 1 Ki nand1 $end
$var wire 1 Li nand2 $end
$var wire 1 Mi inputA $end
$var wire 1 Ni inputB $end
$var wire 1 Oi final_not $end

$scope module S_not $end
$var wire 1 Ji out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ki out $end
$var wire 1 Ji in1 $end
$var wire 1 mh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mi out $end
$var wire 1 Ki in1 $end
$var wire 1 Ki in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Li out $end
$var wire 1 d2 in1 $end
$var wire 1 qh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ni out $end
$var wire 1 Li in1 $end
$var wire 1 Li in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Oi out $end
$var wire 1 Mi in1 $end
$var wire 1 Ni in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }h out $end
$var wire 1 Oi in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Je Out $end
$var wire 1 kh S $end
$var wire 1 uh InpA $end
$var wire 1 vh InpB $end
$var wire 1 Pi notS $end
$var wire 1 Qi nand1 $end
$var wire 1 Ri nand2 $end
$var wire 1 Si inputA $end
$var wire 1 Ti inputB $end
$var wire 1 Ui final_not $end

$scope module S_not $end
$var wire 1 Pi out $end
$var wire 1 kh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qi out $end
$var wire 1 Pi in1 $end
$var wire 1 uh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Si out $end
$var wire 1 Qi in1 $end
$var wire 1 Qi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ri out $end
$var wire 1 kh in1 $end
$var wire 1 vh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ti out $end
$var wire 1 Ri in1 $end
$var wire 1 Ri in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ui out $end
$var wire 1 Si in1 $end
$var wire 1 Ti in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Je out $end
$var wire 1 Ui in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Ie Out $end
$var wire 1 kh S $end
$var wire 1 wh InpA $end
$var wire 1 xh InpB $end
$var wire 1 Vi notS $end
$var wire 1 Wi nand1 $end
$var wire 1 Xi nand2 $end
$var wire 1 Yi inputA $end
$var wire 1 Zi inputB $end
$var wire 1 [i final_not $end

$scope module S_not $end
$var wire 1 Vi out $end
$var wire 1 kh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wi out $end
$var wire 1 Vi in1 $end
$var wire 1 wh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yi out $end
$var wire 1 Wi in1 $end
$var wire 1 Wi in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xi out $end
$var wire 1 kh in1 $end
$var wire 1 xh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zi out $end
$var wire 1 Xi in1 $end
$var wire 1 Xi in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [i out $end
$var wire 1 Yi in1 $end
$var wire 1 Zi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ie out $end
$var wire 1 [i in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 He Out $end
$var wire 1 kh S $end
$var wire 1 yh InpA $end
$var wire 1 zh InpB $end
$var wire 1 \i notS $end
$var wire 1 ]i nand1 $end
$var wire 1 ^i nand2 $end
$var wire 1 _i inputA $end
$var wire 1 `i inputB $end
$var wire 1 ai final_not $end

$scope module S_not $end
$var wire 1 \i out $end
$var wire 1 kh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]i out $end
$var wire 1 \i in1 $end
$var wire 1 yh in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _i out $end
$var wire 1 ]i in1 $end
$var wire 1 ]i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^i out $end
$var wire 1 kh in1 $end
$var wire 1 zh in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `i out $end
$var wire 1 ^i in1 $end
$var wire 1 ^i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ai out $end
$var wire 1 _i in1 $end
$var wire 1 `i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 He out $end
$var wire 1 ai in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Ge Out $end
$var wire 1 kh S $end
$var wire 1 {h InpA $end
$var wire 1 }h InpB $end
$var wire 1 bi notS $end
$var wire 1 ci nand1 $end
$var wire 1 di nand2 $end
$var wire 1 ei inputA $end
$var wire 1 fi inputB $end
$var wire 1 gi final_not $end

$scope module S_not $end
$var wire 1 bi out $end
$var wire 1 kh in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ci out $end
$var wire 1 bi in1 $end
$var wire 1 {h in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ei out $end
$var wire 1 ci in1 $end
$var wire 1 ci in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 di out $end
$var wire 1 kh in1 $end
$var wire 1 }h in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fi out $end
$var wire 1 di in1 $end
$var wire 1 di in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gi out $end
$var wire 1 ei in1 $end
$var wire 1 fi in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ge out $end
$var wire 1 gi in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 ce Out [3] $end
$var wire 1 de Out [2] $end
$var wire 1 ee Out [1] $end
$var wire 1 fe Out [0] $end
$var wire 1 hi S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Se InpA [3] $end
$var wire 1 Te InpA [2] $end
$var wire 1 Ue InpA [1] $end
$var wire 1 Ve InpA [0] $end
$var wire 1 Qe InpB [3] $end
$var wire 1 Re InpB [2] $end
$var wire 1 Se InpB [1] $end
$var wire 1 Te InpB [0] $end
$var wire 1 ii InpC [3] $end
$var wire 1 ji InpC [2] $end
$var wire 1 ki InpC [1] $end
$var wire 1 li InpC [0] $end
$var wire 1 mi InpD [3] $end
$var wire 1 ni InpD [2] $end
$var wire 1 oi InpD [1] $end
$var wire 1 pi InpD [0] $end
$var wire 1 qi stage1_1_bit0 $end
$var wire 1 ri stage1_2_bit0 $end
$var wire 1 si stage1_1_bit1 $end
$var wire 1 ti stage1_2_bit1 $end
$var wire 1 ui stage1_1_bit2 $end
$var wire 1 vi stage1_2_bit2 $end
$var wire 1 wi stage1_1_bit3 $end
$var wire 1 xi stage1_2_bit4 $end
$var wire 1 yi stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 qi Out $end
$var wire 1 c2 S $end
$var wire 1 Ve InpA $end
$var wire 1 Te InpB $end
$var wire 1 zi notS $end
$var wire 1 {i nand1 $end
$var wire 1 |i nand2 $end
$var wire 1 }i inputA $end
$var wire 1 ~i inputB $end
$var wire 1 !j final_not $end

$scope module S_not $end
$var wire 1 zi out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {i out $end
$var wire 1 zi in1 $end
$var wire 1 Ve in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }i out $end
$var wire 1 {i in1 $end
$var wire 1 {i in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |i out $end
$var wire 1 c2 in1 $end
$var wire 1 Te in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~i out $end
$var wire 1 |i in1 $end
$var wire 1 |i in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !j out $end
$var wire 1 }i in1 $end
$var wire 1 ~i in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qi out $end
$var wire 1 !j in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 si Out $end
$var wire 1 c2 S $end
$var wire 1 Ue InpA $end
$var wire 1 Se InpB $end
$var wire 1 "j notS $end
$var wire 1 #j nand1 $end
$var wire 1 $j nand2 $end
$var wire 1 %j inputA $end
$var wire 1 &j inputB $end
$var wire 1 'j final_not $end

$scope module S_not $end
$var wire 1 "j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #j out $end
$var wire 1 "j in1 $end
$var wire 1 Ue in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %j out $end
$var wire 1 #j in1 $end
$var wire 1 #j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $j out $end
$var wire 1 c2 in1 $end
$var wire 1 Se in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &j out $end
$var wire 1 $j in1 $end
$var wire 1 $j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'j out $end
$var wire 1 %j in1 $end
$var wire 1 &j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 si out $end
$var wire 1 'j in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 ui Out $end
$var wire 1 c2 S $end
$var wire 1 Te InpA $end
$var wire 1 Re InpB $end
$var wire 1 (j notS $end
$var wire 1 )j nand1 $end
$var wire 1 *j nand2 $end
$var wire 1 +j inputA $end
$var wire 1 ,j inputB $end
$var wire 1 -j final_not $end

$scope module S_not $end
$var wire 1 (j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )j out $end
$var wire 1 (j in1 $end
$var wire 1 Te in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +j out $end
$var wire 1 )j in1 $end
$var wire 1 )j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *j out $end
$var wire 1 c2 in1 $end
$var wire 1 Re in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,j out $end
$var wire 1 *j in1 $end
$var wire 1 *j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -j out $end
$var wire 1 +j in1 $end
$var wire 1 ,j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ui out $end
$var wire 1 -j in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 wi Out $end
$var wire 1 c2 S $end
$var wire 1 Se InpA $end
$var wire 1 Qe InpB $end
$var wire 1 .j notS $end
$var wire 1 /j nand1 $end
$var wire 1 0j nand2 $end
$var wire 1 1j inputA $end
$var wire 1 2j inputB $end
$var wire 1 3j final_not $end

$scope module S_not $end
$var wire 1 .j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /j out $end
$var wire 1 .j in1 $end
$var wire 1 Se in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1j out $end
$var wire 1 /j in1 $end
$var wire 1 /j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0j out $end
$var wire 1 c2 in1 $end
$var wire 1 Qe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2j out $end
$var wire 1 0j in1 $end
$var wire 1 0j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3j out $end
$var wire 1 1j in1 $end
$var wire 1 2j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wi out $end
$var wire 1 3j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ri Out $end
$var wire 1 c2 S $end
$var wire 1 li InpA $end
$var wire 1 pi InpB $end
$var wire 1 4j notS $end
$var wire 1 5j nand1 $end
$var wire 1 6j nand2 $end
$var wire 1 7j inputA $end
$var wire 1 8j inputB $end
$var wire 1 9j final_not $end

$scope module S_not $end
$var wire 1 4j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5j out $end
$var wire 1 4j in1 $end
$var wire 1 li in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7j out $end
$var wire 1 5j in1 $end
$var wire 1 5j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6j out $end
$var wire 1 c2 in1 $end
$var wire 1 pi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8j out $end
$var wire 1 6j in1 $end
$var wire 1 6j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9j out $end
$var wire 1 7j in1 $end
$var wire 1 8j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ri out $end
$var wire 1 9j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ti Out $end
$var wire 1 c2 S $end
$var wire 1 ki InpA $end
$var wire 1 oi InpB $end
$var wire 1 :j notS $end
$var wire 1 ;j nand1 $end
$var wire 1 <j nand2 $end
$var wire 1 =j inputA $end
$var wire 1 >j inputB $end
$var wire 1 ?j final_not $end

$scope module S_not $end
$var wire 1 :j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;j out $end
$var wire 1 :j in1 $end
$var wire 1 ki in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =j out $end
$var wire 1 ;j in1 $end
$var wire 1 ;j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <j out $end
$var wire 1 c2 in1 $end
$var wire 1 oi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >j out $end
$var wire 1 <j in1 $end
$var wire 1 <j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?j out $end
$var wire 1 =j in1 $end
$var wire 1 >j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ti out $end
$var wire 1 ?j in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 vi Out $end
$var wire 1 c2 S $end
$var wire 1 ji InpA $end
$var wire 1 ni InpB $end
$var wire 1 @j notS $end
$var wire 1 Aj nand1 $end
$var wire 1 Bj nand2 $end
$var wire 1 Cj inputA $end
$var wire 1 Dj inputB $end
$var wire 1 Ej final_not $end

$scope module S_not $end
$var wire 1 @j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Aj out $end
$var wire 1 @j in1 $end
$var wire 1 ji in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cj out $end
$var wire 1 Aj in1 $end
$var wire 1 Aj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bj out $end
$var wire 1 c2 in1 $end
$var wire 1 ni in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dj out $end
$var wire 1 Bj in1 $end
$var wire 1 Bj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ej out $end
$var wire 1 Cj in1 $end
$var wire 1 Dj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vi out $end
$var wire 1 Ej in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 yi Out $end
$var wire 1 c2 S $end
$var wire 1 ii InpA $end
$var wire 1 mi InpB $end
$var wire 1 Fj notS $end
$var wire 1 Gj nand1 $end
$var wire 1 Hj nand2 $end
$var wire 1 Ij inputA $end
$var wire 1 Jj inputB $end
$var wire 1 Kj final_not $end

$scope module S_not $end
$var wire 1 Fj out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gj out $end
$var wire 1 Fj in1 $end
$var wire 1 ii in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ij out $end
$var wire 1 Gj in1 $end
$var wire 1 Gj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hj out $end
$var wire 1 c2 in1 $end
$var wire 1 mi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jj out $end
$var wire 1 Hj in1 $end
$var wire 1 Hj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kj out $end
$var wire 1 Ij in1 $end
$var wire 1 Jj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yi out $end
$var wire 1 Kj in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 fe Out $end
$var wire 1 hi S $end
$var wire 1 qi InpA $end
$var wire 1 ri InpB $end
$var wire 1 Lj notS $end
$var wire 1 Mj nand1 $end
$var wire 1 Nj nand2 $end
$var wire 1 Oj inputA $end
$var wire 1 Pj inputB $end
$var wire 1 Qj final_not $end

$scope module S_not $end
$var wire 1 Lj out $end
$var wire 1 hi in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mj out $end
$var wire 1 Lj in1 $end
$var wire 1 qi in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oj out $end
$var wire 1 Mj in1 $end
$var wire 1 Mj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nj out $end
$var wire 1 hi in1 $end
$var wire 1 ri in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Pj out $end
$var wire 1 Nj in1 $end
$var wire 1 Nj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qj out $end
$var wire 1 Oj in1 $end
$var wire 1 Pj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fe out $end
$var wire 1 Qj in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ee Out $end
$var wire 1 hi S $end
$var wire 1 si InpA $end
$var wire 1 ti InpB $end
$var wire 1 Rj notS $end
$var wire 1 Sj nand1 $end
$var wire 1 Tj nand2 $end
$var wire 1 Uj inputA $end
$var wire 1 Vj inputB $end
$var wire 1 Wj final_not $end

$scope module S_not $end
$var wire 1 Rj out $end
$var wire 1 hi in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sj out $end
$var wire 1 Rj in1 $end
$var wire 1 si in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Uj out $end
$var wire 1 Sj in1 $end
$var wire 1 Sj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tj out $end
$var wire 1 hi in1 $end
$var wire 1 ti in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vj out $end
$var wire 1 Tj in1 $end
$var wire 1 Tj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wj out $end
$var wire 1 Uj in1 $end
$var wire 1 Vj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ee out $end
$var wire 1 Wj in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 de Out $end
$var wire 1 hi S $end
$var wire 1 ui InpA $end
$var wire 1 vi InpB $end
$var wire 1 Xj notS $end
$var wire 1 Yj nand1 $end
$var wire 1 Zj nand2 $end
$var wire 1 [j inputA $end
$var wire 1 \j inputB $end
$var wire 1 ]j final_not $end

$scope module S_not $end
$var wire 1 Xj out $end
$var wire 1 hi in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yj out $end
$var wire 1 Xj in1 $end
$var wire 1 ui in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [j out $end
$var wire 1 Yj in1 $end
$var wire 1 Yj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zj out $end
$var wire 1 hi in1 $end
$var wire 1 vi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \j out $end
$var wire 1 Zj in1 $end
$var wire 1 Zj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]j out $end
$var wire 1 [j in1 $end
$var wire 1 \j in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 de out $end
$var wire 1 ]j in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ce Out $end
$var wire 1 hi S $end
$var wire 1 wi InpA $end
$var wire 1 yi InpB $end
$var wire 1 ^j notS $end
$var wire 1 _j nand1 $end
$var wire 1 `j nand2 $end
$var wire 1 aj inputA $end
$var wire 1 bj inputB $end
$var wire 1 cj final_not $end

$scope module S_not $end
$var wire 1 ^j out $end
$var wire 1 hi in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _j out $end
$var wire 1 ^j in1 $end
$var wire 1 wi in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 aj out $end
$var wire 1 _j in1 $end
$var wire 1 _j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `j out $end
$var wire 1 hi in1 $end
$var wire 1 yi in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bj out $end
$var wire 1 `j in1 $end
$var wire 1 `j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cj out $end
$var wire 1 aj in1 $end
$var wire 1 bj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ce out $end
$var wire 1 cj in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 _e Out [3] $end
$var wire 1 `e Out [2] $end
$var wire 1 ae Out [1] $end
$var wire 1 be Out [0] $end
$var wire 1 dj S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Oe InpA [3] $end
$var wire 1 Pe InpA [2] $end
$var wire 1 Qe InpA [1] $end
$var wire 1 Re InpA [0] $end
$var wire 1 Me InpB [3] $end
$var wire 1 Ne InpB [2] $end
$var wire 1 Oe InpB [1] $end
$var wire 1 Pe InpB [0] $end
$var wire 1 ej InpC [3] $end
$var wire 1 fj InpC [2] $end
$var wire 1 gj InpC [1] $end
$var wire 1 hj InpC [0] $end
$var wire 1 ij InpD [3] $end
$var wire 1 jj InpD [2] $end
$var wire 1 kj InpD [1] $end
$var wire 1 lj InpD [0] $end
$var wire 1 mj stage1_1_bit0 $end
$var wire 1 nj stage1_2_bit0 $end
$var wire 1 oj stage1_1_bit1 $end
$var wire 1 pj stage1_2_bit1 $end
$var wire 1 qj stage1_1_bit2 $end
$var wire 1 rj stage1_2_bit2 $end
$var wire 1 sj stage1_1_bit3 $end
$var wire 1 tj stage1_2_bit4 $end
$var wire 1 uj stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 mj Out $end
$var wire 1 c2 S $end
$var wire 1 Re InpA $end
$var wire 1 Pe InpB $end
$var wire 1 vj notS $end
$var wire 1 wj nand1 $end
$var wire 1 xj nand2 $end
$var wire 1 yj inputA $end
$var wire 1 zj inputB $end
$var wire 1 {j final_not $end

$scope module S_not $end
$var wire 1 vj out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wj out $end
$var wire 1 vj in1 $end
$var wire 1 Re in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yj out $end
$var wire 1 wj in1 $end
$var wire 1 wj in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xj out $end
$var wire 1 c2 in1 $end
$var wire 1 Pe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zj out $end
$var wire 1 xj in1 $end
$var wire 1 xj in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {j out $end
$var wire 1 yj in1 $end
$var wire 1 zj in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mj out $end
$var wire 1 {j in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 oj Out $end
$var wire 1 c2 S $end
$var wire 1 Qe InpA $end
$var wire 1 Oe InpB $end
$var wire 1 |j notS $end
$var wire 1 }j nand1 $end
$var wire 1 ~j nand2 $end
$var wire 1 !k inputA $end
$var wire 1 "k inputB $end
$var wire 1 #k final_not $end

$scope module S_not $end
$var wire 1 |j out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }j out $end
$var wire 1 |j in1 $end
$var wire 1 Qe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !k out $end
$var wire 1 }j in1 $end
$var wire 1 }j in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~j out $end
$var wire 1 c2 in1 $end
$var wire 1 Oe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "k out $end
$var wire 1 ~j in1 $end
$var wire 1 ~j in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #k out $end
$var wire 1 !k in1 $end
$var wire 1 "k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oj out $end
$var wire 1 #k in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 qj Out $end
$var wire 1 c2 S $end
$var wire 1 Pe InpA $end
$var wire 1 Ne InpB $end
$var wire 1 $k notS $end
$var wire 1 %k nand1 $end
$var wire 1 &k nand2 $end
$var wire 1 'k inputA $end
$var wire 1 (k inputB $end
$var wire 1 )k final_not $end

$scope module S_not $end
$var wire 1 $k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %k out $end
$var wire 1 $k in1 $end
$var wire 1 Pe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'k out $end
$var wire 1 %k in1 $end
$var wire 1 %k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &k out $end
$var wire 1 c2 in1 $end
$var wire 1 Ne in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (k out $end
$var wire 1 &k in1 $end
$var wire 1 &k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )k out $end
$var wire 1 'k in1 $end
$var wire 1 (k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qj out $end
$var wire 1 )k in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 sj Out $end
$var wire 1 c2 S $end
$var wire 1 Oe InpA $end
$var wire 1 Me InpB $end
$var wire 1 *k notS $end
$var wire 1 +k nand1 $end
$var wire 1 ,k nand2 $end
$var wire 1 -k inputA $end
$var wire 1 .k inputB $end
$var wire 1 /k final_not $end

$scope module S_not $end
$var wire 1 *k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +k out $end
$var wire 1 *k in1 $end
$var wire 1 Oe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -k out $end
$var wire 1 +k in1 $end
$var wire 1 +k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,k out $end
$var wire 1 c2 in1 $end
$var wire 1 Me in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .k out $end
$var wire 1 ,k in1 $end
$var wire 1 ,k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /k out $end
$var wire 1 -k in1 $end
$var wire 1 .k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sj out $end
$var wire 1 /k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 nj Out $end
$var wire 1 c2 S $end
$var wire 1 hj InpA $end
$var wire 1 lj InpB $end
$var wire 1 0k notS $end
$var wire 1 1k nand1 $end
$var wire 1 2k nand2 $end
$var wire 1 3k inputA $end
$var wire 1 4k inputB $end
$var wire 1 5k final_not $end

$scope module S_not $end
$var wire 1 0k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1k out $end
$var wire 1 0k in1 $end
$var wire 1 hj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3k out $end
$var wire 1 1k in1 $end
$var wire 1 1k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2k out $end
$var wire 1 c2 in1 $end
$var wire 1 lj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4k out $end
$var wire 1 2k in1 $end
$var wire 1 2k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5k out $end
$var wire 1 3k in1 $end
$var wire 1 4k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nj out $end
$var wire 1 5k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 pj Out $end
$var wire 1 c2 S $end
$var wire 1 gj InpA $end
$var wire 1 kj InpB $end
$var wire 1 6k notS $end
$var wire 1 7k nand1 $end
$var wire 1 8k nand2 $end
$var wire 1 9k inputA $end
$var wire 1 :k inputB $end
$var wire 1 ;k final_not $end

$scope module S_not $end
$var wire 1 6k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7k out $end
$var wire 1 6k in1 $end
$var wire 1 gj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9k out $end
$var wire 1 7k in1 $end
$var wire 1 7k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8k out $end
$var wire 1 c2 in1 $end
$var wire 1 kj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :k out $end
$var wire 1 8k in1 $end
$var wire 1 8k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;k out $end
$var wire 1 9k in1 $end
$var wire 1 :k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pj out $end
$var wire 1 ;k in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 rj Out $end
$var wire 1 c2 S $end
$var wire 1 fj InpA $end
$var wire 1 jj InpB $end
$var wire 1 <k notS $end
$var wire 1 =k nand1 $end
$var wire 1 >k nand2 $end
$var wire 1 ?k inputA $end
$var wire 1 @k inputB $end
$var wire 1 Ak final_not $end

$scope module S_not $end
$var wire 1 <k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =k out $end
$var wire 1 <k in1 $end
$var wire 1 fj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?k out $end
$var wire 1 =k in1 $end
$var wire 1 =k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >k out $end
$var wire 1 c2 in1 $end
$var wire 1 jj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @k out $end
$var wire 1 >k in1 $end
$var wire 1 >k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ak out $end
$var wire 1 ?k in1 $end
$var wire 1 @k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 rj out $end
$var wire 1 Ak in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 uj Out $end
$var wire 1 c2 S $end
$var wire 1 ej InpA $end
$var wire 1 ij InpB $end
$var wire 1 Bk notS $end
$var wire 1 Ck nand1 $end
$var wire 1 Dk nand2 $end
$var wire 1 Ek inputA $end
$var wire 1 Fk inputB $end
$var wire 1 Gk final_not $end

$scope module S_not $end
$var wire 1 Bk out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ck out $end
$var wire 1 Bk in1 $end
$var wire 1 ej in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ek out $end
$var wire 1 Ck in1 $end
$var wire 1 Ck in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dk out $end
$var wire 1 c2 in1 $end
$var wire 1 ij in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fk out $end
$var wire 1 Dk in1 $end
$var wire 1 Dk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gk out $end
$var wire 1 Ek in1 $end
$var wire 1 Fk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uj out $end
$var wire 1 Gk in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 be Out $end
$var wire 1 dj S $end
$var wire 1 mj InpA $end
$var wire 1 nj InpB $end
$var wire 1 Hk notS $end
$var wire 1 Ik nand1 $end
$var wire 1 Jk nand2 $end
$var wire 1 Kk inputA $end
$var wire 1 Lk inputB $end
$var wire 1 Mk final_not $end

$scope module S_not $end
$var wire 1 Hk out $end
$var wire 1 dj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ik out $end
$var wire 1 Hk in1 $end
$var wire 1 mj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kk out $end
$var wire 1 Ik in1 $end
$var wire 1 Ik in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jk out $end
$var wire 1 dj in1 $end
$var wire 1 nj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lk out $end
$var wire 1 Jk in1 $end
$var wire 1 Jk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mk out $end
$var wire 1 Kk in1 $end
$var wire 1 Lk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 be out $end
$var wire 1 Mk in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ae Out $end
$var wire 1 dj S $end
$var wire 1 oj InpA $end
$var wire 1 pj InpB $end
$var wire 1 Nk notS $end
$var wire 1 Ok nand1 $end
$var wire 1 Pk nand2 $end
$var wire 1 Qk inputA $end
$var wire 1 Rk inputB $end
$var wire 1 Sk final_not $end

$scope module S_not $end
$var wire 1 Nk out $end
$var wire 1 dj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ok out $end
$var wire 1 Nk in1 $end
$var wire 1 oj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qk out $end
$var wire 1 Ok in1 $end
$var wire 1 Ok in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pk out $end
$var wire 1 dj in1 $end
$var wire 1 pj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rk out $end
$var wire 1 Pk in1 $end
$var wire 1 Pk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sk out $end
$var wire 1 Qk in1 $end
$var wire 1 Rk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ae out $end
$var wire 1 Sk in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 `e Out $end
$var wire 1 dj S $end
$var wire 1 qj InpA $end
$var wire 1 rj InpB $end
$var wire 1 Tk notS $end
$var wire 1 Uk nand1 $end
$var wire 1 Vk nand2 $end
$var wire 1 Wk inputA $end
$var wire 1 Xk inputB $end
$var wire 1 Yk final_not $end

$scope module S_not $end
$var wire 1 Tk out $end
$var wire 1 dj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Uk out $end
$var wire 1 Tk in1 $end
$var wire 1 qj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wk out $end
$var wire 1 Uk in1 $end
$var wire 1 Uk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vk out $end
$var wire 1 dj in1 $end
$var wire 1 rj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xk out $end
$var wire 1 Vk in1 $end
$var wire 1 Vk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yk out $end
$var wire 1 Wk in1 $end
$var wire 1 Xk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `e out $end
$var wire 1 Yk in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 _e Out $end
$var wire 1 dj S $end
$var wire 1 sj InpA $end
$var wire 1 uj InpB $end
$var wire 1 Zk notS $end
$var wire 1 [k nand1 $end
$var wire 1 \k nand2 $end
$var wire 1 ]k inputA $end
$var wire 1 ^k inputB $end
$var wire 1 _k final_not $end

$scope module S_not $end
$var wire 1 Zk out $end
$var wire 1 dj in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [k out $end
$var wire 1 Zk in1 $end
$var wire 1 sj in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]k out $end
$var wire 1 [k in1 $end
$var wire 1 [k in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \k out $end
$var wire 1 dj in1 $end
$var wire 1 uj in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^k out $end
$var wire 1 \k in1 $end
$var wire 1 \k in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _k out $end
$var wire 1 ]k in1 $end
$var wire 1 ^k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _e out $end
$var wire 1 _k in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 [e Out [3] $end
$var wire 1 \e Out [2] $end
$var wire 1 ]e Out [1] $end
$var wire 1 ^e Out [0] $end
$var wire 1 `k S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Ke InpA [3] $end
$var wire 1 Le InpA [2] $end
$var wire 1 Me InpA [1] $end
$var wire 1 Ne InpA [0] $end
$var wire 1 Ie InpB [3] $end
$var wire 1 Je InpB [2] $end
$var wire 1 Ke InpB [1] $end
$var wire 1 Le InpB [0] $end
$var wire 1 ak InpC [3] $end
$var wire 1 bk InpC [2] $end
$var wire 1 ck InpC [1] $end
$var wire 1 dk InpC [0] $end
$var wire 1 ek InpD [3] $end
$var wire 1 fk InpD [2] $end
$var wire 1 gk InpD [1] $end
$var wire 1 hk InpD [0] $end
$var wire 1 ik stage1_1_bit0 $end
$var wire 1 jk stage1_2_bit0 $end
$var wire 1 kk stage1_1_bit1 $end
$var wire 1 lk stage1_2_bit1 $end
$var wire 1 mk stage1_1_bit2 $end
$var wire 1 nk stage1_2_bit2 $end
$var wire 1 ok stage1_1_bit3 $end
$var wire 1 pk stage1_2_bit4 $end
$var wire 1 qk stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ik Out $end
$var wire 1 c2 S $end
$var wire 1 Ne InpA $end
$var wire 1 Le InpB $end
$var wire 1 rk notS $end
$var wire 1 sk nand1 $end
$var wire 1 tk nand2 $end
$var wire 1 uk inputA $end
$var wire 1 vk inputB $end
$var wire 1 wk final_not $end

$scope module S_not $end
$var wire 1 rk out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sk out $end
$var wire 1 rk in1 $end
$var wire 1 Ne in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uk out $end
$var wire 1 sk in1 $end
$var wire 1 sk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tk out $end
$var wire 1 c2 in1 $end
$var wire 1 Le in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vk out $end
$var wire 1 tk in1 $end
$var wire 1 tk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wk out $end
$var wire 1 uk in1 $end
$var wire 1 vk in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ik out $end
$var wire 1 wk in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 kk Out $end
$var wire 1 c2 S $end
$var wire 1 Me InpA $end
$var wire 1 Ke InpB $end
$var wire 1 xk notS $end
$var wire 1 yk nand1 $end
$var wire 1 zk nand2 $end
$var wire 1 {k inputA $end
$var wire 1 |k inputB $end
$var wire 1 }k final_not $end

$scope module S_not $end
$var wire 1 xk out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yk out $end
$var wire 1 xk in1 $end
$var wire 1 Me in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {k out $end
$var wire 1 yk in1 $end
$var wire 1 yk in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zk out $end
$var wire 1 c2 in1 $end
$var wire 1 Ke in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |k out $end
$var wire 1 zk in1 $end
$var wire 1 zk in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }k out $end
$var wire 1 {k in1 $end
$var wire 1 |k in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kk out $end
$var wire 1 }k in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 mk Out $end
$var wire 1 c2 S $end
$var wire 1 Le InpA $end
$var wire 1 Je InpB $end
$var wire 1 ~k notS $end
$var wire 1 !l nand1 $end
$var wire 1 "l nand2 $end
$var wire 1 #l inputA $end
$var wire 1 $l inputB $end
$var wire 1 %l final_not $end

$scope module S_not $end
$var wire 1 ~k out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !l out $end
$var wire 1 ~k in1 $end
$var wire 1 Le in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #l out $end
$var wire 1 !l in1 $end
$var wire 1 !l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "l out $end
$var wire 1 c2 in1 $end
$var wire 1 Je in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $l out $end
$var wire 1 "l in1 $end
$var wire 1 "l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %l out $end
$var wire 1 #l in1 $end
$var wire 1 $l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 mk out $end
$var wire 1 %l in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ok Out $end
$var wire 1 c2 S $end
$var wire 1 Ke InpA $end
$var wire 1 Ie InpB $end
$var wire 1 &l notS $end
$var wire 1 'l nand1 $end
$var wire 1 (l nand2 $end
$var wire 1 )l inputA $end
$var wire 1 *l inputB $end
$var wire 1 +l final_not $end

$scope module S_not $end
$var wire 1 &l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'l out $end
$var wire 1 &l in1 $end
$var wire 1 Ke in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )l out $end
$var wire 1 'l in1 $end
$var wire 1 'l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (l out $end
$var wire 1 c2 in1 $end
$var wire 1 Ie in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *l out $end
$var wire 1 (l in1 $end
$var wire 1 (l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +l out $end
$var wire 1 )l in1 $end
$var wire 1 *l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ok out $end
$var wire 1 +l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 jk Out $end
$var wire 1 c2 S $end
$var wire 1 dk InpA $end
$var wire 1 hk InpB $end
$var wire 1 ,l notS $end
$var wire 1 -l nand1 $end
$var wire 1 .l nand2 $end
$var wire 1 /l inputA $end
$var wire 1 0l inputB $end
$var wire 1 1l final_not $end

$scope module S_not $end
$var wire 1 ,l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -l out $end
$var wire 1 ,l in1 $end
$var wire 1 dk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /l out $end
$var wire 1 -l in1 $end
$var wire 1 -l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .l out $end
$var wire 1 c2 in1 $end
$var wire 1 hk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0l out $end
$var wire 1 .l in1 $end
$var wire 1 .l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1l out $end
$var wire 1 /l in1 $end
$var wire 1 0l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jk out $end
$var wire 1 1l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 lk Out $end
$var wire 1 c2 S $end
$var wire 1 ck InpA $end
$var wire 1 gk InpB $end
$var wire 1 2l notS $end
$var wire 1 3l nand1 $end
$var wire 1 4l nand2 $end
$var wire 1 5l inputA $end
$var wire 1 6l inputB $end
$var wire 1 7l final_not $end

$scope module S_not $end
$var wire 1 2l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3l out $end
$var wire 1 2l in1 $end
$var wire 1 ck in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5l out $end
$var wire 1 3l in1 $end
$var wire 1 3l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4l out $end
$var wire 1 c2 in1 $end
$var wire 1 gk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6l out $end
$var wire 1 4l in1 $end
$var wire 1 4l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7l out $end
$var wire 1 5l in1 $end
$var wire 1 6l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 lk out $end
$var wire 1 7l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 nk Out $end
$var wire 1 c2 S $end
$var wire 1 bk InpA $end
$var wire 1 fk InpB $end
$var wire 1 8l notS $end
$var wire 1 9l nand1 $end
$var wire 1 :l nand2 $end
$var wire 1 ;l inputA $end
$var wire 1 <l inputB $end
$var wire 1 =l final_not $end

$scope module S_not $end
$var wire 1 8l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9l out $end
$var wire 1 8l in1 $end
$var wire 1 bk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;l out $end
$var wire 1 9l in1 $end
$var wire 1 9l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :l out $end
$var wire 1 c2 in1 $end
$var wire 1 fk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <l out $end
$var wire 1 :l in1 $end
$var wire 1 :l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =l out $end
$var wire 1 ;l in1 $end
$var wire 1 <l in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 nk out $end
$var wire 1 =l in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 qk Out $end
$var wire 1 c2 S $end
$var wire 1 ak InpA $end
$var wire 1 ek InpB $end
$var wire 1 >l notS $end
$var wire 1 ?l nand1 $end
$var wire 1 @l nand2 $end
$var wire 1 Al inputA $end
$var wire 1 Bl inputB $end
$var wire 1 Cl final_not $end

$scope module S_not $end
$var wire 1 >l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?l out $end
$var wire 1 >l in1 $end
$var wire 1 ak in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Al out $end
$var wire 1 ?l in1 $end
$var wire 1 ?l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @l out $end
$var wire 1 c2 in1 $end
$var wire 1 ek in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bl out $end
$var wire 1 @l in1 $end
$var wire 1 @l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cl out $end
$var wire 1 Al in1 $end
$var wire 1 Bl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qk out $end
$var wire 1 Cl in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ^e Out $end
$var wire 1 `k S $end
$var wire 1 ik InpA $end
$var wire 1 jk InpB $end
$var wire 1 Dl notS $end
$var wire 1 El nand1 $end
$var wire 1 Fl nand2 $end
$var wire 1 Gl inputA $end
$var wire 1 Hl inputB $end
$var wire 1 Il final_not $end

$scope module S_not $end
$var wire 1 Dl out $end
$var wire 1 `k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 El out $end
$var wire 1 Dl in1 $end
$var wire 1 ik in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gl out $end
$var wire 1 El in1 $end
$var wire 1 El in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fl out $end
$var wire 1 `k in1 $end
$var wire 1 jk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hl out $end
$var wire 1 Fl in1 $end
$var wire 1 Fl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Il out $end
$var wire 1 Gl in1 $end
$var wire 1 Hl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^e out $end
$var wire 1 Il in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ]e Out $end
$var wire 1 `k S $end
$var wire 1 kk InpA $end
$var wire 1 lk InpB $end
$var wire 1 Jl notS $end
$var wire 1 Kl nand1 $end
$var wire 1 Ll nand2 $end
$var wire 1 Ml inputA $end
$var wire 1 Nl inputB $end
$var wire 1 Ol final_not $end

$scope module S_not $end
$var wire 1 Jl out $end
$var wire 1 `k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kl out $end
$var wire 1 Jl in1 $end
$var wire 1 kk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ml out $end
$var wire 1 Kl in1 $end
$var wire 1 Kl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ll out $end
$var wire 1 `k in1 $end
$var wire 1 lk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nl out $end
$var wire 1 Ll in1 $end
$var wire 1 Ll in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ol out $end
$var wire 1 Ml in1 $end
$var wire 1 Nl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]e out $end
$var wire 1 Ol in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 \e Out $end
$var wire 1 `k S $end
$var wire 1 mk InpA $end
$var wire 1 nk InpB $end
$var wire 1 Pl notS $end
$var wire 1 Ql nand1 $end
$var wire 1 Rl nand2 $end
$var wire 1 Sl inputA $end
$var wire 1 Tl inputB $end
$var wire 1 Ul final_not $end

$scope module S_not $end
$var wire 1 Pl out $end
$var wire 1 `k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ql out $end
$var wire 1 Pl in1 $end
$var wire 1 mk in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sl out $end
$var wire 1 Ql in1 $end
$var wire 1 Ql in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rl out $end
$var wire 1 `k in1 $end
$var wire 1 nk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tl out $end
$var wire 1 Rl in1 $end
$var wire 1 Rl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ul out $end
$var wire 1 Sl in1 $end
$var wire 1 Tl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \e out $end
$var wire 1 Ul in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 [e Out $end
$var wire 1 `k S $end
$var wire 1 ok InpA $end
$var wire 1 qk InpB $end
$var wire 1 Vl notS $end
$var wire 1 Wl nand1 $end
$var wire 1 Xl nand2 $end
$var wire 1 Yl inputA $end
$var wire 1 Zl inputB $end
$var wire 1 [l final_not $end

$scope module S_not $end
$var wire 1 Vl out $end
$var wire 1 `k in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wl out $end
$var wire 1 Vl in1 $end
$var wire 1 ok in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yl out $end
$var wire 1 Wl in1 $end
$var wire 1 Wl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xl out $end
$var wire 1 `k in1 $end
$var wire 1 qk in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zl out $end
$var wire 1 Xl in1 $end
$var wire 1 Xl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [l out $end
$var wire 1 Yl in1 $end
$var wire 1 Zl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [e out $end
$var wire 1 [l in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 We Out [3] $end
$var wire 1 Xe Out [2] $end
$var wire 1 Ye Out [1] $end
$var wire 1 Ze Out [0] $end
$var wire 1 \l S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Ge InpA [3] $end
$var wire 1 He InpA [2] $end
$var wire 1 Ie InpA [1] $end
$var wire 1 Je InpA [0] $end
$var wire 1 ]l InpB [3] $end
$var wire 1 ^l InpB [2] $end
$var wire 1 Ge InpB [1] $end
$var wire 1 He InpB [0] $end
$var wire 1 _l InpC [3] $end
$var wire 1 `l InpC [2] $end
$var wire 1 al InpC [1] $end
$var wire 1 bl InpC [0] $end
$var wire 1 cl InpD [3] $end
$var wire 1 dl InpD [2] $end
$var wire 1 el InpD [1] $end
$var wire 1 fl InpD [0] $end
$var wire 1 gl stage1_1_bit0 $end
$var wire 1 hl stage1_2_bit0 $end
$var wire 1 il stage1_1_bit1 $end
$var wire 1 jl stage1_2_bit1 $end
$var wire 1 kl stage1_1_bit2 $end
$var wire 1 ll stage1_2_bit2 $end
$var wire 1 ml stage1_1_bit3 $end
$var wire 1 nl stage1_2_bit4 $end
$var wire 1 ol stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 gl Out $end
$var wire 1 c2 S $end
$var wire 1 Je InpA $end
$var wire 1 He InpB $end
$var wire 1 pl notS $end
$var wire 1 ql nand1 $end
$var wire 1 rl nand2 $end
$var wire 1 sl inputA $end
$var wire 1 tl inputB $end
$var wire 1 ul final_not $end

$scope module S_not $end
$var wire 1 pl out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ql out $end
$var wire 1 pl in1 $end
$var wire 1 Je in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sl out $end
$var wire 1 ql in1 $end
$var wire 1 ql in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rl out $end
$var wire 1 c2 in1 $end
$var wire 1 He in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tl out $end
$var wire 1 rl in1 $end
$var wire 1 rl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ul out $end
$var wire 1 sl in1 $end
$var wire 1 tl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gl out $end
$var wire 1 ul in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 il Out $end
$var wire 1 c2 S $end
$var wire 1 Ie InpA $end
$var wire 1 Ge InpB $end
$var wire 1 vl notS $end
$var wire 1 wl nand1 $end
$var wire 1 xl nand2 $end
$var wire 1 yl inputA $end
$var wire 1 zl inputB $end
$var wire 1 {l final_not $end

$scope module S_not $end
$var wire 1 vl out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wl out $end
$var wire 1 vl in1 $end
$var wire 1 Ie in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yl out $end
$var wire 1 wl in1 $end
$var wire 1 wl in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xl out $end
$var wire 1 c2 in1 $end
$var wire 1 Ge in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zl out $end
$var wire 1 xl in1 $end
$var wire 1 xl in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {l out $end
$var wire 1 yl in1 $end
$var wire 1 zl in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 il out $end
$var wire 1 {l in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 kl Out $end
$var wire 1 c2 S $end
$var wire 1 He InpA $end
$var wire 1 ^l InpB $end
$var wire 1 |l notS $end
$var wire 1 }l nand1 $end
$var wire 1 ~l nand2 $end
$var wire 1 !m inputA $end
$var wire 1 "m inputB $end
$var wire 1 #m final_not $end

$scope module S_not $end
$var wire 1 |l out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }l out $end
$var wire 1 |l in1 $end
$var wire 1 He in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !m out $end
$var wire 1 }l in1 $end
$var wire 1 }l in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~l out $end
$var wire 1 c2 in1 $end
$var wire 1 ^l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "m out $end
$var wire 1 ~l in1 $end
$var wire 1 ~l in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #m out $end
$var wire 1 !m in1 $end
$var wire 1 "m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 kl out $end
$var wire 1 #m in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ml Out $end
$var wire 1 c2 S $end
$var wire 1 Ge InpA $end
$var wire 1 ]l InpB $end
$var wire 1 $m notS $end
$var wire 1 %m nand1 $end
$var wire 1 &m nand2 $end
$var wire 1 'm inputA $end
$var wire 1 (m inputB $end
$var wire 1 )m final_not $end

$scope module S_not $end
$var wire 1 $m out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %m out $end
$var wire 1 $m in1 $end
$var wire 1 Ge in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'm out $end
$var wire 1 %m in1 $end
$var wire 1 %m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &m out $end
$var wire 1 c2 in1 $end
$var wire 1 ]l in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (m out $end
$var wire 1 &m in1 $end
$var wire 1 &m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )m out $end
$var wire 1 'm in1 $end
$var wire 1 (m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ml out $end
$var wire 1 )m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 hl Out $end
$var wire 1 c2 S $end
$var wire 1 bl InpA $end
$var wire 1 fl InpB $end
$var wire 1 *m notS $end
$var wire 1 +m nand1 $end
$var wire 1 ,m nand2 $end
$var wire 1 -m inputA $end
$var wire 1 .m inputB $end
$var wire 1 /m final_not $end

$scope module S_not $end
$var wire 1 *m out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +m out $end
$var wire 1 *m in1 $end
$var wire 1 bl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -m out $end
$var wire 1 +m in1 $end
$var wire 1 +m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,m out $end
$var wire 1 c2 in1 $end
$var wire 1 fl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .m out $end
$var wire 1 ,m in1 $end
$var wire 1 ,m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /m out $end
$var wire 1 -m in1 $end
$var wire 1 .m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hl out $end
$var wire 1 /m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 jl Out $end
$var wire 1 c2 S $end
$var wire 1 al InpA $end
$var wire 1 el InpB $end
$var wire 1 0m notS $end
$var wire 1 1m nand1 $end
$var wire 1 2m nand2 $end
$var wire 1 3m inputA $end
$var wire 1 4m inputB $end
$var wire 1 5m final_not $end

$scope module S_not $end
$var wire 1 0m out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1m out $end
$var wire 1 0m in1 $end
$var wire 1 al in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3m out $end
$var wire 1 1m in1 $end
$var wire 1 1m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2m out $end
$var wire 1 c2 in1 $end
$var wire 1 el in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4m out $end
$var wire 1 2m in1 $end
$var wire 1 2m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5m out $end
$var wire 1 3m in1 $end
$var wire 1 4m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jl out $end
$var wire 1 5m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ll Out $end
$var wire 1 c2 S $end
$var wire 1 `l InpA $end
$var wire 1 dl InpB $end
$var wire 1 6m notS $end
$var wire 1 7m nand1 $end
$var wire 1 8m nand2 $end
$var wire 1 9m inputA $end
$var wire 1 :m inputB $end
$var wire 1 ;m final_not $end

$scope module S_not $end
$var wire 1 6m out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7m out $end
$var wire 1 6m in1 $end
$var wire 1 `l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9m out $end
$var wire 1 7m in1 $end
$var wire 1 7m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8m out $end
$var wire 1 c2 in1 $end
$var wire 1 dl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :m out $end
$var wire 1 8m in1 $end
$var wire 1 8m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;m out $end
$var wire 1 9m in1 $end
$var wire 1 :m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ll out $end
$var wire 1 ;m in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 ol Out $end
$var wire 1 c2 S $end
$var wire 1 _l InpA $end
$var wire 1 cl InpB $end
$var wire 1 <m notS $end
$var wire 1 =m nand1 $end
$var wire 1 >m nand2 $end
$var wire 1 ?m inputA $end
$var wire 1 @m inputB $end
$var wire 1 Am final_not $end

$scope module S_not $end
$var wire 1 <m out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =m out $end
$var wire 1 <m in1 $end
$var wire 1 _l in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?m out $end
$var wire 1 =m in1 $end
$var wire 1 =m in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >m out $end
$var wire 1 c2 in1 $end
$var wire 1 cl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @m out $end
$var wire 1 >m in1 $end
$var wire 1 >m in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Am out $end
$var wire 1 ?m in1 $end
$var wire 1 @m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ol out $end
$var wire 1 Am in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 Ze Out $end
$var wire 1 \l S $end
$var wire 1 gl InpA $end
$var wire 1 hl InpB $end
$var wire 1 Bm notS $end
$var wire 1 Cm nand1 $end
$var wire 1 Dm nand2 $end
$var wire 1 Em inputA $end
$var wire 1 Fm inputB $end
$var wire 1 Gm final_not $end

$scope module S_not $end
$var wire 1 Bm out $end
$var wire 1 \l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cm out $end
$var wire 1 Bm in1 $end
$var wire 1 gl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Em out $end
$var wire 1 Cm in1 $end
$var wire 1 Cm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dm out $end
$var wire 1 \l in1 $end
$var wire 1 hl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fm out $end
$var wire 1 Dm in1 $end
$var wire 1 Dm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gm out $end
$var wire 1 Em in1 $end
$var wire 1 Fm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ze out $end
$var wire 1 Gm in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 Ye Out $end
$var wire 1 \l S $end
$var wire 1 il InpA $end
$var wire 1 jl InpB $end
$var wire 1 Hm notS $end
$var wire 1 Im nand1 $end
$var wire 1 Jm nand2 $end
$var wire 1 Km inputA $end
$var wire 1 Lm inputB $end
$var wire 1 Mm final_not $end

$scope module S_not $end
$var wire 1 Hm out $end
$var wire 1 \l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Im out $end
$var wire 1 Hm in1 $end
$var wire 1 il in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Km out $end
$var wire 1 Im in1 $end
$var wire 1 Im in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jm out $end
$var wire 1 \l in1 $end
$var wire 1 jl in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lm out $end
$var wire 1 Jm in1 $end
$var wire 1 Jm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mm out $end
$var wire 1 Km in1 $end
$var wire 1 Lm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ye out $end
$var wire 1 Mm in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 Xe Out $end
$var wire 1 \l S $end
$var wire 1 kl InpA $end
$var wire 1 ll InpB $end
$var wire 1 Nm notS $end
$var wire 1 Om nand1 $end
$var wire 1 Pm nand2 $end
$var wire 1 Qm inputA $end
$var wire 1 Rm inputB $end
$var wire 1 Sm final_not $end

$scope module S_not $end
$var wire 1 Nm out $end
$var wire 1 \l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Om out $end
$var wire 1 Nm in1 $end
$var wire 1 kl in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qm out $end
$var wire 1 Om in1 $end
$var wire 1 Om in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pm out $end
$var wire 1 \l in1 $end
$var wire 1 ll in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rm out $end
$var wire 1 Pm in1 $end
$var wire 1 Pm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sm out $end
$var wire 1 Qm in1 $end
$var wire 1 Rm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xe out $end
$var wire 1 Sm in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 We Out $end
$var wire 1 \l S $end
$var wire 1 ml InpA $end
$var wire 1 ol InpB $end
$var wire 1 Tm notS $end
$var wire 1 Um nand1 $end
$var wire 1 Vm nand2 $end
$var wire 1 Wm inputA $end
$var wire 1 Xm inputB $end
$var wire 1 Ym final_not $end

$scope module S_not $end
$var wire 1 Tm out $end
$var wire 1 \l in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Um out $end
$var wire 1 Tm in1 $end
$var wire 1 ml in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wm out $end
$var wire 1 Um in1 $end
$var wire 1 Um in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vm out $end
$var wire 1 \l in1 $end
$var wire 1 ol in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xm out $end
$var wire 1 Vm in1 $end
$var wire 1 Vm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ym out $end
$var wire 1 Wm in1 $end
$var wire 1 Xm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 We out $end
$var wire 1 Ym in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 se Out [3] $end
$var wire 1 te Out [2] $end
$var wire 1 ue Out [1] $end
$var wire 1 ve Out [0] $end
$var wire 1 Zm S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 ce InpA [3] $end
$var wire 1 de InpA [2] $end
$var wire 1 ee InpA [1] $end
$var wire 1 fe InpA [0] $end
$var wire 1 _e InpB [3] $end
$var wire 1 `e InpB [2] $end
$var wire 1 ae InpB [1] $end
$var wire 1 be InpB [0] $end
$var wire 1 [m InpC [3] $end
$var wire 1 \m InpC [2] $end
$var wire 1 ]m InpC [1] $end
$var wire 1 ^m InpC [0] $end
$var wire 1 _m InpD [3] $end
$var wire 1 `m InpD [2] $end
$var wire 1 am InpD [1] $end
$var wire 1 bm InpD [0] $end
$var wire 1 cm stage1_1_bit0 $end
$var wire 1 dm stage1_2_bit0 $end
$var wire 1 em stage1_1_bit1 $end
$var wire 1 fm stage1_2_bit1 $end
$var wire 1 gm stage1_1_bit2 $end
$var wire 1 hm stage1_2_bit2 $end
$var wire 1 im stage1_1_bit3 $end
$var wire 1 jm stage1_2_bit4 $end
$var wire 1 km stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 cm Out $end
$var wire 1 b2 S $end
$var wire 1 fe InpA $end
$var wire 1 be InpB $end
$var wire 1 lm notS $end
$var wire 1 mm nand1 $end
$var wire 1 nm nand2 $end
$var wire 1 om inputA $end
$var wire 1 pm inputB $end
$var wire 1 qm final_not $end

$scope module S_not $end
$var wire 1 lm out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mm out $end
$var wire 1 lm in1 $end
$var wire 1 fe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 om out $end
$var wire 1 mm in1 $end
$var wire 1 mm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nm out $end
$var wire 1 b2 in1 $end
$var wire 1 be in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pm out $end
$var wire 1 nm in1 $end
$var wire 1 nm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qm out $end
$var wire 1 om in1 $end
$var wire 1 pm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cm out $end
$var wire 1 qm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 em Out $end
$var wire 1 b2 S $end
$var wire 1 ee InpA $end
$var wire 1 ae InpB $end
$var wire 1 rm notS $end
$var wire 1 sm nand1 $end
$var wire 1 tm nand2 $end
$var wire 1 um inputA $end
$var wire 1 vm inputB $end
$var wire 1 wm final_not $end

$scope module S_not $end
$var wire 1 rm out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sm out $end
$var wire 1 rm in1 $end
$var wire 1 ee in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 um out $end
$var wire 1 sm in1 $end
$var wire 1 sm in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tm out $end
$var wire 1 b2 in1 $end
$var wire 1 ae in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vm out $end
$var wire 1 tm in1 $end
$var wire 1 tm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wm out $end
$var wire 1 um in1 $end
$var wire 1 vm in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 em out $end
$var wire 1 wm in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 gm Out $end
$var wire 1 b2 S $end
$var wire 1 de InpA $end
$var wire 1 `e InpB $end
$var wire 1 xm notS $end
$var wire 1 ym nand1 $end
$var wire 1 zm nand2 $end
$var wire 1 {m inputA $end
$var wire 1 |m inputB $end
$var wire 1 }m final_not $end

$scope module S_not $end
$var wire 1 xm out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ym out $end
$var wire 1 xm in1 $end
$var wire 1 de in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {m out $end
$var wire 1 ym in1 $end
$var wire 1 ym in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zm out $end
$var wire 1 b2 in1 $end
$var wire 1 `e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |m out $end
$var wire 1 zm in1 $end
$var wire 1 zm in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }m out $end
$var wire 1 {m in1 $end
$var wire 1 |m in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gm out $end
$var wire 1 }m in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 im Out $end
$var wire 1 b2 S $end
$var wire 1 ce InpA $end
$var wire 1 _e InpB $end
$var wire 1 ~m notS $end
$var wire 1 !n nand1 $end
$var wire 1 "n nand2 $end
$var wire 1 #n inputA $end
$var wire 1 $n inputB $end
$var wire 1 %n final_not $end

$scope module S_not $end
$var wire 1 ~m out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !n out $end
$var wire 1 ~m in1 $end
$var wire 1 ce in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #n out $end
$var wire 1 !n in1 $end
$var wire 1 !n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "n out $end
$var wire 1 b2 in1 $end
$var wire 1 _e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $n out $end
$var wire 1 "n in1 $end
$var wire 1 "n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %n out $end
$var wire 1 #n in1 $end
$var wire 1 $n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 im out $end
$var wire 1 %n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 dm Out $end
$var wire 1 b2 S $end
$var wire 1 ^m InpA $end
$var wire 1 bm InpB $end
$var wire 1 &n notS $end
$var wire 1 'n nand1 $end
$var wire 1 (n nand2 $end
$var wire 1 )n inputA $end
$var wire 1 *n inputB $end
$var wire 1 +n final_not $end

$scope module S_not $end
$var wire 1 &n out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'n out $end
$var wire 1 &n in1 $end
$var wire 1 ^m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )n out $end
$var wire 1 'n in1 $end
$var wire 1 'n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (n out $end
$var wire 1 b2 in1 $end
$var wire 1 bm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *n out $end
$var wire 1 (n in1 $end
$var wire 1 (n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +n out $end
$var wire 1 )n in1 $end
$var wire 1 *n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dm out $end
$var wire 1 +n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 fm Out $end
$var wire 1 b2 S $end
$var wire 1 ]m InpA $end
$var wire 1 am InpB $end
$var wire 1 ,n notS $end
$var wire 1 -n nand1 $end
$var wire 1 .n nand2 $end
$var wire 1 /n inputA $end
$var wire 1 0n inputB $end
$var wire 1 1n final_not $end

$scope module S_not $end
$var wire 1 ,n out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -n out $end
$var wire 1 ,n in1 $end
$var wire 1 ]m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /n out $end
$var wire 1 -n in1 $end
$var wire 1 -n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .n out $end
$var wire 1 b2 in1 $end
$var wire 1 am in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0n out $end
$var wire 1 .n in1 $end
$var wire 1 .n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1n out $end
$var wire 1 /n in1 $end
$var wire 1 0n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fm out $end
$var wire 1 1n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 hm Out $end
$var wire 1 b2 S $end
$var wire 1 \m InpA $end
$var wire 1 `m InpB $end
$var wire 1 2n notS $end
$var wire 1 3n nand1 $end
$var wire 1 4n nand2 $end
$var wire 1 5n inputA $end
$var wire 1 6n inputB $end
$var wire 1 7n final_not $end

$scope module S_not $end
$var wire 1 2n out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3n out $end
$var wire 1 2n in1 $end
$var wire 1 \m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5n out $end
$var wire 1 3n in1 $end
$var wire 1 3n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4n out $end
$var wire 1 b2 in1 $end
$var wire 1 `m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6n out $end
$var wire 1 4n in1 $end
$var wire 1 4n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7n out $end
$var wire 1 5n in1 $end
$var wire 1 6n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hm out $end
$var wire 1 7n in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 km Out $end
$var wire 1 b2 S $end
$var wire 1 [m InpA $end
$var wire 1 _m InpB $end
$var wire 1 8n notS $end
$var wire 1 9n nand1 $end
$var wire 1 :n nand2 $end
$var wire 1 ;n inputA $end
$var wire 1 <n inputB $end
$var wire 1 =n final_not $end

$scope module S_not $end
$var wire 1 8n out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9n out $end
$var wire 1 8n in1 $end
$var wire 1 [m in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;n out $end
$var wire 1 9n in1 $end
$var wire 1 9n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :n out $end
$var wire 1 b2 in1 $end
$var wire 1 _m in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <n out $end
$var wire 1 :n in1 $end
$var wire 1 :n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =n out $end
$var wire 1 ;n in1 $end
$var wire 1 <n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 km out $end
$var wire 1 =n in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ve Out $end
$var wire 1 Zm S $end
$var wire 1 cm InpA $end
$var wire 1 dm InpB $end
$var wire 1 >n notS $end
$var wire 1 ?n nand1 $end
$var wire 1 @n nand2 $end
$var wire 1 An inputA $end
$var wire 1 Bn inputB $end
$var wire 1 Cn final_not $end

$scope module S_not $end
$var wire 1 >n out $end
$var wire 1 Zm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?n out $end
$var wire 1 >n in1 $end
$var wire 1 cm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 An out $end
$var wire 1 ?n in1 $end
$var wire 1 ?n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @n out $end
$var wire 1 Zm in1 $end
$var wire 1 dm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bn out $end
$var wire 1 @n in1 $end
$var wire 1 @n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cn out $end
$var wire 1 An in1 $end
$var wire 1 Bn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ve out $end
$var wire 1 Cn in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ue Out $end
$var wire 1 Zm S $end
$var wire 1 em InpA $end
$var wire 1 fm InpB $end
$var wire 1 Dn notS $end
$var wire 1 En nand1 $end
$var wire 1 Fn nand2 $end
$var wire 1 Gn inputA $end
$var wire 1 Hn inputB $end
$var wire 1 In final_not $end

$scope module S_not $end
$var wire 1 Dn out $end
$var wire 1 Zm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 En out $end
$var wire 1 Dn in1 $end
$var wire 1 em in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gn out $end
$var wire 1 En in1 $end
$var wire 1 En in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fn out $end
$var wire 1 Zm in1 $end
$var wire 1 fm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hn out $end
$var wire 1 Fn in1 $end
$var wire 1 Fn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 In out $end
$var wire 1 Gn in1 $end
$var wire 1 Hn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ue out $end
$var wire 1 In in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 te Out $end
$var wire 1 Zm S $end
$var wire 1 gm InpA $end
$var wire 1 hm InpB $end
$var wire 1 Jn notS $end
$var wire 1 Kn nand1 $end
$var wire 1 Ln nand2 $end
$var wire 1 Mn inputA $end
$var wire 1 Nn inputB $end
$var wire 1 On final_not $end

$scope module S_not $end
$var wire 1 Jn out $end
$var wire 1 Zm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kn out $end
$var wire 1 Jn in1 $end
$var wire 1 gm in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mn out $end
$var wire 1 Kn in1 $end
$var wire 1 Kn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ln out $end
$var wire 1 Zm in1 $end
$var wire 1 hm in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nn out $end
$var wire 1 Ln in1 $end
$var wire 1 Ln in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 On out $end
$var wire 1 Mn in1 $end
$var wire 1 Nn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 te out $end
$var wire 1 On in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 se Out $end
$var wire 1 Zm S $end
$var wire 1 im InpA $end
$var wire 1 km InpB $end
$var wire 1 Pn notS $end
$var wire 1 Qn nand1 $end
$var wire 1 Rn nand2 $end
$var wire 1 Sn inputA $end
$var wire 1 Tn inputB $end
$var wire 1 Un final_not $end

$scope module S_not $end
$var wire 1 Pn out $end
$var wire 1 Zm in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qn out $end
$var wire 1 Pn in1 $end
$var wire 1 im in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sn out $end
$var wire 1 Qn in1 $end
$var wire 1 Qn in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rn out $end
$var wire 1 Zm in1 $end
$var wire 1 km in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tn out $end
$var wire 1 Rn in1 $end
$var wire 1 Rn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Un out $end
$var wire 1 Sn in1 $end
$var wire 1 Tn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 se out $end
$var wire 1 Un in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 oe Out [3] $end
$var wire 1 pe Out [2] $end
$var wire 1 qe Out [1] $end
$var wire 1 re Out [0] $end
$var wire 1 Vn S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 _e InpA [3] $end
$var wire 1 `e InpA [2] $end
$var wire 1 ae InpA [1] $end
$var wire 1 be InpA [0] $end
$var wire 1 [e InpB [3] $end
$var wire 1 \e InpB [2] $end
$var wire 1 ]e InpB [1] $end
$var wire 1 ^e InpB [0] $end
$var wire 1 Wn InpC [3] $end
$var wire 1 Xn InpC [2] $end
$var wire 1 Yn InpC [1] $end
$var wire 1 Zn InpC [0] $end
$var wire 1 [n InpD [3] $end
$var wire 1 \n InpD [2] $end
$var wire 1 ]n InpD [1] $end
$var wire 1 ^n InpD [0] $end
$var wire 1 _n stage1_1_bit0 $end
$var wire 1 `n stage1_2_bit0 $end
$var wire 1 an stage1_1_bit1 $end
$var wire 1 bn stage1_2_bit1 $end
$var wire 1 cn stage1_1_bit2 $end
$var wire 1 dn stage1_2_bit2 $end
$var wire 1 en stage1_1_bit3 $end
$var wire 1 fn stage1_2_bit4 $end
$var wire 1 gn stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 _n Out $end
$var wire 1 b2 S $end
$var wire 1 be InpA $end
$var wire 1 ^e InpB $end
$var wire 1 hn notS $end
$var wire 1 in nand1 $end
$var wire 1 jn nand2 $end
$var wire 1 kn inputA $end
$var wire 1 ln inputB $end
$var wire 1 mn final_not $end

$scope module S_not $end
$var wire 1 hn out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 in out $end
$var wire 1 hn in1 $end
$var wire 1 be in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kn out $end
$var wire 1 in in1 $end
$var wire 1 in in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jn out $end
$var wire 1 b2 in1 $end
$var wire 1 ^e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ln out $end
$var wire 1 jn in1 $end
$var wire 1 jn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mn out $end
$var wire 1 kn in1 $end
$var wire 1 ln in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _n out $end
$var wire 1 mn in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 an Out $end
$var wire 1 b2 S $end
$var wire 1 ae InpA $end
$var wire 1 ]e InpB $end
$var wire 1 nn notS $end
$var wire 1 on nand1 $end
$var wire 1 pn nand2 $end
$var wire 1 qn inputA $end
$var wire 1 rn inputB $end
$var wire 1 sn final_not $end

$scope module S_not $end
$var wire 1 nn out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 on out $end
$var wire 1 nn in1 $end
$var wire 1 ae in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qn out $end
$var wire 1 on in1 $end
$var wire 1 on in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pn out $end
$var wire 1 b2 in1 $end
$var wire 1 ]e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rn out $end
$var wire 1 pn in1 $end
$var wire 1 pn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sn out $end
$var wire 1 qn in1 $end
$var wire 1 rn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 an out $end
$var wire 1 sn in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 cn Out $end
$var wire 1 b2 S $end
$var wire 1 `e InpA $end
$var wire 1 \e InpB $end
$var wire 1 tn notS $end
$var wire 1 un nand1 $end
$var wire 1 vn nand2 $end
$var wire 1 wn inputA $end
$var wire 1 xn inputB $end
$var wire 1 yn final_not $end

$scope module S_not $end
$var wire 1 tn out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 un out $end
$var wire 1 tn in1 $end
$var wire 1 `e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wn out $end
$var wire 1 un in1 $end
$var wire 1 un in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vn out $end
$var wire 1 b2 in1 $end
$var wire 1 \e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xn out $end
$var wire 1 vn in1 $end
$var wire 1 vn in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yn out $end
$var wire 1 wn in1 $end
$var wire 1 xn in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cn out $end
$var wire 1 yn in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 en Out $end
$var wire 1 b2 S $end
$var wire 1 _e InpA $end
$var wire 1 [e InpB $end
$var wire 1 zn notS $end
$var wire 1 {n nand1 $end
$var wire 1 |n nand2 $end
$var wire 1 }n inputA $end
$var wire 1 ~n inputB $end
$var wire 1 !o final_not $end

$scope module S_not $end
$var wire 1 zn out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {n out $end
$var wire 1 zn in1 $end
$var wire 1 _e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }n out $end
$var wire 1 {n in1 $end
$var wire 1 {n in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |n out $end
$var wire 1 b2 in1 $end
$var wire 1 [e in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~n out $end
$var wire 1 |n in1 $end
$var wire 1 |n in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !o out $end
$var wire 1 }n in1 $end
$var wire 1 ~n in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 en out $end
$var wire 1 !o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 `n Out $end
$var wire 1 b2 S $end
$var wire 1 Zn InpA $end
$var wire 1 ^n InpB $end
$var wire 1 "o notS $end
$var wire 1 #o nand1 $end
$var wire 1 $o nand2 $end
$var wire 1 %o inputA $end
$var wire 1 &o inputB $end
$var wire 1 'o final_not $end

$scope module S_not $end
$var wire 1 "o out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #o out $end
$var wire 1 "o in1 $end
$var wire 1 Zn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %o out $end
$var wire 1 #o in1 $end
$var wire 1 #o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $o out $end
$var wire 1 b2 in1 $end
$var wire 1 ^n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &o out $end
$var wire 1 $o in1 $end
$var wire 1 $o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'o out $end
$var wire 1 %o in1 $end
$var wire 1 &o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `n out $end
$var wire 1 'o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 bn Out $end
$var wire 1 b2 S $end
$var wire 1 Yn InpA $end
$var wire 1 ]n InpB $end
$var wire 1 (o notS $end
$var wire 1 )o nand1 $end
$var wire 1 *o nand2 $end
$var wire 1 +o inputA $end
$var wire 1 ,o inputB $end
$var wire 1 -o final_not $end

$scope module S_not $end
$var wire 1 (o out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )o out $end
$var wire 1 (o in1 $end
$var wire 1 Yn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +o out $end
$var wire 1 )o in1 $end
$var wire 1 )o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *o out $end
$var wire 1 b2 in1 $end
$var wire 1 ]n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,o out $end
$var wire 1 *o in1 $end
$var wire 1 *o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -o out $end
$var wire 1 +o in1 $end
$var wire 1 ,o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 bn out $end
$var wire 1 -o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 dn Out $end
$var wire 1 b2 S $end
$var wire 1 Xn InpA $end
$var wire 1 \n InpB $end
$var wire 1 .o notS $end
$var wire 1 /o nand1 $end
$var wire 1 0o nand2 $end
$var wire 1 1o inputA $end
$var wire 1 2o inputB $end
$var wire 1 3o final_not $end

$scope module S_not $end
$var wire 1 .o out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /o out $end
$var wire 1 .o in1 $end
$var wire 1 Xn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1o out $end
$var wire 1 /o in1 $end
$var wire 1 /o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0o out $end
$var wire 1 b2 in1 $end
$var wire 1 \n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2o out $end
$var wire 1 0o in1 $end
$var wire 1 0o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3o out $end
$var wire 1 1o in1 $end
$var wire 1 2o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dn out $end
$var wire 1 3o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 gn Out $end
$var wire 1 b2 S $end
$var wire 1 Wn InpA $end
$var wire 1 [n InpB $end
$var wire 1 4o notS $end
$var wire 1 5o nand1 $end
$var wire 1 6o nand2 $end
$var wire 1 7o inputA $end
$var wire 1 8o inputB $end
$var wire 1 9o final_not $end

$scope module S_not $end
$var wire 1 4o out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5o out $end
$var wire 1 4o in1 $end
$var wire 1 Wn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7o out $end
$var wire 1 5o in1 $end
$var wire 1 5o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6o out $end
$var wire 1 b2 in1 $end
$var wire 1 [n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8o out $end
$var wire 1 6o in1 $end
$var wire 1 6o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9o out $end
$var wire 1 7o in1 $end
$var wire 1 8o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gn out $end
$var wire 1 9o in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 re Out $end
$var wire 1 Vn S $end
$var wire 1 _n InpA $end
$var wire 1 `n InpB $end
$var wire 1 :o notS $end
$var wire 1 ;o nand1 $end
$var wire 1 <o nand2 $end
$var wire 1 =o inputA $end
$var wire 1 >o inputB $end
$var wire 1 ?o final_not $end

$scope module S_not $end
$var wire 1 :o out $end
$var wire 1 Vn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;o out $end
$var wire 1 :o in1 $end
$var wire 1 _n in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =o out $end
$var wire 1 ;o in1 $end
$var wire 1 ;o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <o out $end
$var wire 1 Vn in1 $end
$var wire 1 `n in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >o out $end
$var wire 1 <o in1 $end
$var wire 1 <o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?o out $end
$var wire 1 =o in1 $end
$var wire 1 >o in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 re out $end
$var wire 1 ?o in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 qe Out $end
$var wire 1 Vn S $end
$var wire 1 an InpA $end
$var wire 1 bn InpB $end
$var wire 1 @o notS $end
$var wire 1 Ao nand1 $end
$var wire 1 Bo nand2 $end
$var wire 1 Co inputA $end
$var wire 1 Do inputB $end
$var wire 1 Eo final_not $end

$scope module S_not $end
$var wire 1 @o out $end
$var wire 1 Vn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ao out $end
$var wire 1 @o in1 $end
$var wire 1 an in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Co out $end
$var wire 1 Ao in1 $end
$var wire 1 Ao in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bo out $end
$var wire 1 Vn in1 $end
$var wire 1 bn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Do out $end
$var wire 1 Bo in1 $end
$var wire 1 Bo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Eo out $end
$var wire 1 Co in1 $end
$var wire 1 Do in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qe out $end
$var wire 1 Eo in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 pe Out $end
$var wire 1 Vn S $end
$var wire 1 cn InpA $end
$var wire 1 dn InpB $end
$var wire 1 Fo notS $end
$var wire 1 Go nand1 $end
$var wire 1 Ho nand2 $end
$var wire 1 Io inputA $end
$var wire 1 Jo inputB $end
$var wire 1 Ko final_not $end

$scope module S_not $end
$var wire 1 Fo out $end
$var wire 1 Vn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Go out $end
$var wire 1 Fo in1 $end
$var wire 1 cn in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Io out $end
$var wire 1 Go in1 $end
$var wire 1 Go in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ho out $end
$var wire 1 Vn in1 $end
$var wire 1 dn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jo out $end
$var wire 1 Ho in1 $end
$var wire 1 Ho in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ko out $end
$var wire 1 Io in1 $end
$var wire 1 Jo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 pe out $end
$var wire 1 Ko in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 oe Out $end
$var wire 1 Vn S $end
$var wire 1 en InpA $end
$var wire 1 gn InpB $end
$var wire 1 Lo notS $end
$var wire 1 Mo nand1 $end
$var wire 1 No nand2 $end
$var wire 1 Oo inputA $end
$var wire 1 Po inputB $end
$var wire 1 Qo final_not $end

$scope module S_not $end
$var wire 1 Lo out $end
$var wire 1 Vn in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mo out $end
$var wire 1 Lo in1 $end
$var wire 1 en in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Oo out $end
$var wire 1 Mo in1 $end
$var wire 1 Mo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 No out $end
$var wire 1 Vn in1 $end
$var wire 1 gn in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Po out $end
$var wire 1 No in1 $end
$var wire 1 No in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qo out $end
$var wire 1 Oo in1 $end
$var wire 1 Po in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oe out $end
$var wire 1 Qo in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 ke Out [3] $end
$var wire 1 le Out [2] $end
$var wire 1 me Out [1] $end
$var wire 1 ne Out [0] $end
$var wire 1 Ro S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 [e InpA [3] $end
$var wire 1 \e InpA [2] $end
$var wire 1 ]e InpA [1] $end
$var wire 1 ^e InpA [0] $end
$var wire 1 We InpB [3] $end
$var wire 1 Xe InpB [2] $end
$var wire 1 Ye InpB [1] $end
$var wire 1 Ze InpB [0] $end
$var wire 1 So InpC [3] $end
$var wire 1 To InpC [2] $end
$var wire 1 Uo InpC [1] $end
$var wire 1 Vo InpC [0] $end
$var wire 1 Wo InpD [3] $end
$var wire 1 Xo InpD [2] $end
$var wire 1 Yo InpD [1] $end
$var wire 1 Zo InpD [0] $end
$var wire 1 [o stage1_1_bit0 $end
$var wire 1 \o stage1_2_bit0 $end
$var wire 1 ]o stage1_1_bit1 $end
$var wire 1 ^o stage1_2_bit1 $end
$var wire 1 _o stage1_1_bit2 $end
$var wire 1 `o stage1_2_bit2 $end
$var wire 1 ao stage1_1_bit3 $end
$var wire 1 bo stage1_2_bit4 $end
$var wire 1 co stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 [o Out $end
$var wire 1 b2 S $end
$var wire 1 ^e InpA $end
$var wire 1 Ze InpB $end
$var wire 1 do notS $end
$var wire 1 eo nand1 $end
$var wire 1 fo nand2 $end
$var wire 1 go inputA $end
$var wire 1 ho inputB $end
$var wire 1 io final_not $end

$scope module S_not $end
$var wire 1 do out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 eo out $end
$var wire 1 do in1 $end
$var wire 1 ^e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 go out $end
$var wire 1 eo in1 $end
$var wire 1 eo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fo out $end
$var wire 1 b2 in1 $end
$var wire 1 Ze in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ho out $end
$var wire 1 fo in1 $end
$var wire 1 fo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 io out $end
$var wire 1 go in1 $end
$var wire 1 ho in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [o out $end
$var wire 1 io in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ]o Out $end
$var wire 1 b2 S $end
$var wire 1 ]e InpA $end
$var wire 1 Ye InpB $end
$var wire 1 jo notS $end
$var wire 1 ko nand1 $end
$var wire 1 lo nand2 $end
$var wire 1 mo inputA $end
$var wire 1 no inputB $end
$var wire 1 oo final_not $end

$scope module S_not $end
$var wire 1 jo out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ko out $end
$var wire 1 jo in1 $end
$var wire 1 ]e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mo out $end
$var wire 1 ko in1 $end
$var wire 1 ko in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lo out $end
$var wire 1 b2 in1 $end
$var wire 1 Ye in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 no out $end
$var wire 1 lo in1 $end
$var wire 1 lo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 oo out $end
$var wire 1 mo in1 $end
$var wire 1 no in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]o out $end
$var wire 1 oo in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 _o Out $end
$var wire 1 b2 S $end
$var wire 1 \e InpA $end
$var wire 1 Xe InpB $end
$var wire 1 po notS $end
$var wire 1 qo nand1 $end
$var wire 1 ro nand2 $end
$var wire 1 so inputA $end
$var wire 1 to inputB $end
$var wire 1 uo final_not $end

$scope module S_not $end
$var wire 1 po out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qo out $end
$var wire 1 po in1 $end
$var wire 1 \e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 so out $end
$var wire 1 qo in1 $end
$var wire 1 qo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ro out $end
$var wire 1 b2 in1 $end
$var wire 1 Xe in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 to out $end
$var wire 1 ro in1 $end
$var wire 1 ro in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 uo out $end
$var wire 1 so in1 $end
$var wire 1 to in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _o out $end
$var wire 1 uo in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ao Out $end
$var wire 1 b2 S $end
$var wire 1 [e InpA $end
$var wire 1 We InpB $end
$var wire 1 vo notS $end
$var wire 1 wo nand1 $end
$var wire 1 xo nand2 $end
$var wire 1 yo inputA $end
$var wire 1 zo inputB $end
$var wire 1 {o final_not $end

$scope module S_not $end
$var wire 1 vo out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wo out $end
$var wire 1 vo in1 $end
$var wire 1 [e in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yo out $end
$var wire 1 wo in1 $end
$var wire 1 wo in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xo out $end
$var wire 1 b2 in1 $end
$var wire 1 We in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zo out $end
$var wire 1 xo in1 $end
$var wire 1 xo in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {o out $end
$var wire 1 yo in1 $end
$var wire 1 zo in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ao out $end
$var wire 1 {o in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 \o Out $end
$var wire 1 b2 S $end
$var wire 1 Vo InpA $end
$var wire 1 Zo InpB $end
$var wire 1 |o notS $end
$var wire 1 }o nand1 $end
$var wire 1 ~o nand2 $end
$var wire 1 !p inputA $end
$var wire 1 "p inputB $end
$var wire 1 #p final_not $end

$scope module S_not $end
$var wire 1 |o out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }o out $end
$var wire 1 |o in1 $end
$var wire 1 Vo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !p out $end
$var wire 1 }o in1 $end
$var wire 1 }o in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~o out $end
$var wire 1 b2 in1 $end
$var wire 1 Zo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "p out $end
$var wire 1 ~o in1 $end
$var wire 1 ~o in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #p out $end
$var wire 1 !p in1 $end
$var wire 1 "p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \o out $end
$var wire 1 #p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ^o Out $end
$var wire 1 b2 S $end
$var wire 1 Uo InpA $end
$var wire 1 Yo InpB $end
$var wire 1 $p notS $end
$var wire 1 %p nand1 $end
$var wire 1 &p nand2 $end
$var wire 1 'p inputA $end
$var wire 1 (p inputB $end
$var wire 1 )p final_not $end

$scope module S_not $end
$var wire 1 $p out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %p out $end
$var wire 1 $p in1 $end
$var wire 1 Uo in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'p out $end
$var wire 1 %p in1 $end
$var wire 1 %p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &p out $end
$var wire 1 b2 in1 $end
$var wire 1 Yo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (p out $end
$var wire 1 &p in1 $end
$var wire 1 &p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )p out $end
$var wire 1 'p in1 $end
$var wire 1 (p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^o out $end
$var wire 1 )p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 `o Out $end
$var wire 1 b2 S $end
$var wire 1 To InpA $end
$var wire 1 Xo InpB $end
$var wire 1 *p notS $end
$var wire 1 +p nand1 $end
$var wire 1 ,p nand2 $end
$var wire 1 -p inputA $end
$var wire 1 .p inputB $end
$var wire 1 /p final_not $end

$scope module S_not $end
$var wire 1 *p out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +p out $end
$var wire 1 *p in1 $end
$var wire 1 To in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -p out $end
$var wire 1 +p in1 $end
$var wire 1 +p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,p out $end
$var wire 1 b2 in1 $end
$var wire 1 Xo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .p out $end
$var wire 1 ,p in1 $end
$var wire 1 ,p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /p out $end
$var wire 1 -p in1 $end
$var wire 1 .p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `o out $end
$var wire 1 /p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 co Out $end
$var wire 1 b2 S $end
$var wire 1 So InpA $end
$var wire 1 Wo InpB $end
$var wire 1 0p notS $end
$var wire 1 1p nand1 $end
$var wire 1 2p nand2 $end
$var wire 1 3p inputA $end
$var wire 1 4p inputB $end
$var wire 1 5p final_not $end

$scope module S_not $end
$var wire 1 0p out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1p out $end
$var wire 1 0p in1 $end
$var wire 1 So in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3p out $end
$var wire 1 1p in1 $end
$var wire 1 1p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2p out $end
$var wire 1 b2 in1 $end
$var wire 1 Wo in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4p out $end
$var wire 1 2p in1 $end
$var wire 1 2p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5p out $end
$var wire 1 3p in1 $end
$var wire 1 4p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 co out $end
$var wire 1 5p in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ne Out $end
$var wire 1 Ro S $end
$var wire 1 [o InpA $end
$var wire 1 \o InpB $end
$var wire 1 6p notS $end
$var wire 1 7p nand1 $end
$var wire 1 8p nand2 $end
$var wire 1 9p inputA $end
$var wire 1 :p inputB $end
$var wire 1 ;p final_not $end

$scope module S_not $end
$var wire 1 6p out $end
$var wire 1 Ro in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7p out $end
$var wire 1 6p in1 $end
$var wire 1 [o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9p out $end
$var wire 1 7p in1 $end
$var wire 1 7p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8p out $end
$var wire 1 Ro in1 $end
$var wire 1 \o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :p out $end
$var wire 1 8p in1 $end
$var wire 1 8p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;p out $end
$var wire 1 9p in1 $end
$var wire 1 :p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ne out $end
$var wire 1 ;p in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 me Out $end
$var wire 1 Ro S $end
$var wire 1 ]o InpA $end
$var wire 1 ^o InpB $end
$var wire 1 <p notS $end
$var wire 1 =p nand1 $end
$var wire 1 >p nand2 $end
$var wire 1 ?p inputA $end
$var wire 1 @p inputB $end
$var wire 1 Ap final_not $end

$scope module S_not $end
$var wire 1 <p out $end
$var wire 1 Ro in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =p out $end
$var wire 1 <p in1 $end
$var wire 1 ]o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?p out $end
$var wire 1 =p in1 $end
$var wire 1 =p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >p out $end
$var wire 1 Ro in1 $end
$var wire 1 ^o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @p out $end
$var wire 1 >p in1 $end
$var wire 1 >p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ap out $end
$var wire 1 ?p in1 $end
$var wire 1 @p in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 me out $end
$var wire 1 Ap in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 le Out $end
$var wire 1 Ro S $end
$var wire 1 _o InpA $end
$var wire 1 `o InpB $end
$var wire 1 Bp notS $end
$var wire 1 Cp nand1 $end
$var wire 1 Dp nand2 $end
$var wire 1 Ep inputA $end
$var wire 1 Fp inputB $end
$var wire 1 Gp final_not $end

$scope module S_not $end
$var wire 1 Bp out $end
$var wire 1 Ro in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cp out $end
$var wire 1 Bp in1 $end
$var wire 1 _o in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ep out $end
$var wire 1 Cp in1 $end
$var wire 1 Cp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dp out $end
$var wire 1 Ro in1 $end
$var wire 1 `o in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fp out $end
$var wire 1 Dp in1 $end
$var wire 1 Dp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gp out $end
$var wire 1 Ep in1 $end
$var wire 1 Fp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 le out $end
$var wire 1 Gp in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ke Out $end
$var wire 1 Ro S $end
$var wire 1 ao InpA $end
$var wire 1 co InpB $end
$var wire 1 Hp notS $end
$var wire 1 Ip nand1 $end
$var wire 1 Jp nand2 $end
$var wire 1 Kp inputA $end
$var wire 1 Lp inputB $end
$var wire 1 Mp final_not $end

$scope module S_not $end
$var wire 1 Hp out $end
$var wire 1 Ro in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ip out $end
$var wire 1 Hp in1 $end
$var wire 1 ao in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kp out $end
$var wire 1 Ip in1 $end
$var wire 1 Ip in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jp out $end
$var wire 1 Ro in1 $end
$var wire 1 co in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lp out $end
$var wire 1 Jp in1 $end
$var wire 1 Jp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mp out $end
$var wire 1 Kp in1 $end
$var wire 1 Lp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ke out $end
$var wire 1 Mp in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 ge Out [3] $end
$var wire 1 he Out [2] $end
$var wire 1 ie Out [1] $end
$var wire 1 je Out [0] $end
$var wire 1 Np S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 We InpA [3] $end
$var wire 1 Xe InpA [2] $end
$var wire 1 Ye InpA [1] $end
$var wire 1 Ze InpA [0] $end
$var wire 1 Op InpB [3] $end
$var wire 1 Pp InpB [2] $end
$var wire 1 Qp InpB [1] $end
$var wire 1 Rp InpB [0] $end
$var wire 1 Sp InpC [3] $end
$var wire 1 Tp InpC [2] $end
$var wire 1 Up InpC [1] $end
$var wire 1 Vp InpC [0] $end
$var wire 1 Wp InpD [3] $end
$var wire 1 Xp InpD [2] $end
$var wire 1 Yp InpD [1] $end
$var wire 1 Zp InpD [0] $end
$var wire 1 [p stage1_1_bit0 $end
$var wire 1 \p stage1_2_bit0 $end
$var wire 1 ]p stage1_1_bit1 $end
$var wire 1 ^p stage1_2_bit1 $end
$var wire 1 _p stage1_1_bit2 $end
$var wire 1 `p stage1_2_bit2 $end
$var wire 1 ap stage1_1_bit3 $end
$var wire 1 bp stage1_2_bit4 $end
$var wire 1 cp stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 [p Out $end
$var wire 1 b2 S $end
$var wire 1 Ze InpA $end
$var wire 1 Rp InpB $end
$var wire 1 dp notS $end
$var wire 1 ep nand1 $end
$var wire 1 fp nand2 $end
$var wire 1 gp inputA $end
$var wire 1 hp inputB $end
$var wire 1 ip final_not $end

$scope module S_not $end
$var wire 1 dp out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ep out $end
$var wire 1 dp in1 $end
$var wire 1 Ze in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gp out $end
$var wire 1 ep in1 $end
$var wire 1 ep in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fp out $end
$var wire 1 b2 in1 $end
$var wire 1 Rp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hp out $end
$var wire 1 fp in1 $end
$var wire 1 fp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ip out $end
$var wire 1 gp in1 $end
$var wire 1 hp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [p out $end
$var wire 1 ip in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ]p Out $end
$var wire 1 b2 S $end
$var wire 1 Ye InpA $end
$var wire 1 Qp InpB $end
$var wire 1 jp notS $end
$var wire 1 kp nand1 $end
$var wire 1 lp nand2 $end
$var wire 1 mp inputA $end
$var wire 1 np inputB $end
$var wire 1 op final_not $end

$scope module S_not $end
$var wire 1 jp out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kp out $end
$var wire 1 jp in1 $end
$var wire 1 Ye in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mp out $end
$var wire 1 kp in1 $end
$var wire 1 kp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lp out $end
$var wire 1 b2 in1 $end
$var wire 1 Qp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 np out $end
$var wire 1 lp in1 $end
$var wire 1 lp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 op out $end
$var wire 1 mp in1 $end
$var wire 1 np in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]p out $end
$var wire 1 op in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 _p Out $end
$var wire 1 b2 S $end
$var wire 1 Xe InpA $end
$var wire 1 Pp InpB $end
$var wire 1 pp notS $end
$var wire 1 qp nand1 $end
$var wire 1 rp nand2 $end
$var wire 1 sp inputA $end
$var wire 1 tp inputB $end
$var wire 1 up final_not $end

$scope module S_not $end
$var wire 1 pp out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 qp out $end
$var wire 1 pp in1 $end
$var wire 1 Xe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 sp out $end
$var wire 1 qp in1 $end
$var wire 1 qp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 rp out $end
$var wire 1 b2 in1 $end
$var wire 1 Pp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 tp out $end
$var wire 1 rp in1 $end
$var wire 1 rp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 up out $end
$var wire 1 sp in1 $end
$var wire 1 tp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _p out $end
$var wire 1 up in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ap Out $end
$var wire 1 b2 S $end
$var wire 1 We InpA $end
$var wire 1 Op InpB $end
$var wire 1 vp notS $end
$var wire 1 wp nand1 $end
$var wire 1 xp nand2 $end
$var wire 1 yp inputA $end
$var wire 1 zp inputB $end
$var wire 1 {p final_not $end

$scope module S_not $end
$var wire 1 vp out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 wp out $end
$var wire 1 vp in1 $end
$var wire 1 We in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 yp out $end
$var wire 1 wp in1 $end
$var wire 1 wp in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 xp out $end
$var wire 1 b2 in1 $end
$var wire 1 Op in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 zp out $end
$var wire 1 xp in1 $end
$var wire 1 xp in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {p out $end
$var wire 1 yp in1 $end
$var wire 1 zp in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ap out $end
$var wire 1 {p in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 \p Out $end
$var wire 1 b2 S $end
$var wire 1 Vp InpA $end
$var wire 1 Zp InpB $end
$var wire 1 |p notS $end
$var wire 1 }p nand1 $end
$var wire 1 ~p nand2 $end
$var wire 1 !q inputA $end
$var wire 1 "q inputB $end
$var wire 1 #q final_not $end

$scope module S_not $end
$var wire 1 |p out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }p out $end
$var wire 1 |p in1 $end
$var wire 1 Vp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !q out $end
$var wire 1 }p in1 $end
$var wire 1 }p in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~p out $end
$var wire 1 b2 in1 $end
$var wire 1 Zp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "q out $end
$var wire 1 ~p in1 $end
$var wire 1 ~p in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #q out $end
$var wire 1 !q in1 $end
$var wire 1 "q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \p out $end
$var wire 1 #q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ^p Out $end
$var wire 1 b2 S $end
$var wire 1 Up InpA $end
$var wire 1 Yp InpB $end
$var wire 1 $q notS $end
$var wire 1 %q nand1 $end
$var wire 1 &q nand2 $end
$var wire 1 'q inputA $end
$var wire 1 (q inputB $end
$var wire 1 )q final_not $end

$scope module S_not $end
$var wire 1 $q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %q out $end
$var wire 1 $q in1 $end
$var wire 1 Up in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 'q out $end
$var wire 1 %q in1 $end
$var wire 1 %q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &q out $end
$var wire 1 b2 in1 $end
$var wire 1 Yp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (q out $end
$var wire 1 &q in1 $end
$var wire 1 &q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )q out $end
$var wire 1 'q in1 $end
$var wire 1 (q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^p out $end
$var wire 1 )q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 `p Out $end
$var wire 1 b2 S $end
$var wire 1 Tp InpA $end
$var wire 1 Xp InpB $end
$var wire 1 *q notS $end
$var wire 1 +q nand1 $end
$var wire 1 ,q nand2 $end
$var wire 1 -q inputA $end
$var wire 1 .q inputB $end
$var wire 1 /q final_not $end

$scope module S_not $end
$var wire 1 *q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +q out $end
$var wire 1 *q in1 $end
$var wire 1 Tp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -q out $end
$var wire 1 +q in1 $end
$var wire 1 +q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,q out $end
$var wire 1 b2 in1 $end
$var wire 1 Xp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .q out $end
$var wire 1 ,q in1 $end
$var wire 1 ,q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /q out $end
$var wire 1 -q in1 $end
$var wire 1 .q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `p out $end
$var wire 1 /q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 cp Out $end
$var wire 1 b2 S $end
$var wire 1 Sp InpA $end
$var wire 1 Wp InpB $end
$var wire 1 0q notS $end
$var wire 1 1q nand1 $end
$var wire 1 2q nand2 $end
$var wire 1 3q inputA $end
$var wire 1 4q inputB $end
$var wire 1 5q final_not $end

$scope module S_not $end
$var wire 1 0q out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1q out $end
$var wire 1 0q in1 $end
$var wire 1 Sp in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3q out $end
$var wire 1 1q in1 $end
$var wire 1 1q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2q out $end
$var wire 1 b2 in1 $end
$var wire 1 Wp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4q out $end
$var wire 1 2q in1 $end
$var wire 1 2q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5q out $end
$var wire 1 3q in1 $end
$var wire 1 4q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cp out $end
$var wire 1 5q in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 je Out $end
$var wire 1 Np S $end
$var wire 1 [p InpA $end
$var wire 1 \p InpB $end
$var wire 1 6q notS $end
$var wire 1 7q nand1 $end
$var wire 1 8q nand2 $end
$var wire 1 9q inputA $end
$var wire 1 :q inputB $end
$var wire 1 ;q final_not $end

$scope module S_not $end
$var wire 1 6q out $end
$var wire 1 Np in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7q out $end
$var wire 1 6q in1 $end
$var wire 1 [p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9q out $end
$var wire 1 7q in1 $end
$var wire 1 7q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8q out $end
$var wire 1 Np in1 $end
$var wire 1 \p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :q out $end
$var wire 1 8q in1 $end
$var wire 1 8q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;q out $end
$var wire 1 9q in1 $end
$var wire 1 :q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 je out $end
$var wire 1 ;q in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ie Out $end
$var wire 1 Np S $end
$var wire 1 ]p InpA $end
$var wire 1 ^p InpB $end
$var wire 1 <q notS $end
$var wire 1 =q nand1 $end
$var wire 1 >q nand2 $end
$var wire 1 ?q inputA $end
$var wire 1 @q inputB $end
$var wire 1 Aq final_not $end

$scope module S_not $end
$var wire 1 <q out $end
$var wire 1 Np in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =q out $end
$var wire 1 <q in1 $end
$var wire 1 ]p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?q out $end
$var wire 1 =q in1 $end
$var wire 1 =q in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >q out $end
$var wire 1 Np in1 $end
$var wire 1 ^p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @q out $end
$var wire 1 >q in1 $end
$var wire 1 >q in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Aq out $end
$var wire 1 ?q in1 $end
$var wire 1 @q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ie out $end
$var wire 1 Aq in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 he Out $end
$var wire 1 Np S $end
$var wire 1 _p InpA $end
$var wire 1 `p InpB $end
$var wire 1 Bq notS $end
$var wire 1 Cq nand1 $end
$var wire 1 Dq nand2 $end
$var wire 1 Eq inputA $end
$var wire 1 Fq inputB $end
$var wire 1 Gq final_not $end

$scope module S_not $end
$var wire 1 Bq out $end
$var wire 1 Np in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cq out $end
$var wire 1 Bq in1 $end
$var wire 1 _p in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Eq out $end
$var wire 1 Cq in1 $end
$var wire 1 Cq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dq out $end
$var wire 1 Np in1 $end
$var wire 1 `p in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fq out $end
$var wire 1 Dq in1 $end
$var wire 1 Dq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gq out $end
$var wire 1 Eq in1 $end
$var wire 1 Fq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 he out $end
$var wire 1 Gq in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ge Out $end
$var wire 1 Np S $end
$var wire 1 ap InpA $end
$var wire 1 cp InpB $end
$var wire 1 Hq notS $end
$var wire 1 Iq nand1 $end
$var wire 1 Jq nand2 $end
$var wire 1 Kq inputA $end
$var wire 1 Lq inputB $end
$var wire 1 Mq final_not $end

$scope module S_not $end
$var wire 1 Hq out $end
$var wire 1 Np in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Iq out $end
$var wire 1 Hq in1 $end
$var wire 1 ap in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kq out $end
$var wire 1 Iq in1 $end
$var wire 1 Iq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jq out $end
$var wire 1 Np in1 $end
$var wire 1 cp in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lq out $end
$var wire 1 Jq in1 $end
$var wire 1 Jq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mq out $end
$var wire 1 Kq in1 $end
$var wire 1 Lq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ge out $end
$var wire 1 Mq in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 J5 Out [3] $end
$var wire 1 K5 Out [2] $end
$var wire 1 L5 Out [1] $end
$var wire 1 M5 Out [0] $end
$var wire 1 Nq S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 se InpA [3] $end
$var wire 1 te InpA [2] $end
$var wire 1 ue InpA [1] $end
$var wire 1 ve InpA [0] $end
$var wire 1 ke InpB [3] $end
$var wire 1 le InpB [2] $end
$var wire 1 me InpB [1] $end
$var wire 1 ne InpB [0] $end
$var wire 1 Oq InpC [3] $end
$var wire 1 Pq InpC [2] $end
$var wire 1 Qq InpC [1] $end
$var wire 1 Rq InpC [0] $end
$var wire 1 Sq InpD [3] $end
$var wire 1 Tq InpD [2] $end
$var wire 1 Uq InpD [1] $end
$var wire 1 Vq InpD [0] $end
$var wire 1 Wq stage1_1_bit0 $end
$var wire 1 Xq stage1_2_bit0 $end
$var wire 1 Yq stage1_1_bit1 $end
$var wire 1 Zq stage1_2_bit1 $end
$var wire 1 [q stage1_1_bit2 $end
$var wire 1 \q stage1_2_bit2 $end
$var wire 1 ]q stage1_1_bit3 $end
$var wire 1 ^q stage1_2_bit4 $end
$var wire 1 _q stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Wq Out $end
$var wire 1 a2 S $end
$var wire 1 ve InpA $end
$var wire 1 ne InpB $end
$var wire 1 `q notS $end
$var wire 1 aq nand1 $end
$var wire 1 bq nand2 $end
$var wire 1 cq inputA $end
$var wire 1 dq inputB $end
$var wire 1 eq final_not $end

$scope module S_not $end
$var wire 1 `q out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 aq out $end
$var wire 1 `q in1 $end
$var wire 1 ve in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cq out $end
$var wire 1 aq in1 $end
$var wire 1 aq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bq out $end
$var wire 1 a2 in1 $end
$var wire 1 ne in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dq out $end
$var wire 1 bq in1 $end
$var wire 1 bq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 eq out $end
$var wire 1 cq in1 $end
$var wire 1 dq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wq out $end
$var wire 1 eq in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Yq Out $end
$var wire 1 a2 S $end
$var wire 1 ue InpA $end
$var wire 1 me InpB $end
$var wire 1 fq notS $end
$var wire 1 gq nand1 $end
$var wire 1 hq nand2 $end
$var wire 1 iq inputA $end
$var wire 1 jq inputB $end
$var wire 1 kq final_not $end

$scope module S_not $end
$var wire 1 fq out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gq out $end
$var wire 1 fq in1 $end
$var wire 1 ue in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iq out $end
$var wire 1 gq in1 $end
$var wire 1 gq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hq out $end
$var wire 1 a2 in1 $end
$var wire 1 me in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jq out $end
$var wire 1 hq in1 $end
$var wire 1 hq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kq out $end
$var wire 1 iq in1 $end
$var wire 1 jq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yq out $end
$var wire 1 kq in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 [q Out $end
$var wire 1 a2 S $end
$var wire 1 te InpA $end
$var wire 1 le InpB $end
$var wire 1 lq notS $end
$var wire 1 mq nand1 $end
$var wire 1 nq nand2 $end
$var wire 1 oq inputA $end
$var wire 1 pq inputB $end
$var wire 1 qq final_not $end

$scope module S_not $end
$var wire 1 lq out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mq out $end
$var wire 1 lq in1 $end
$var wire 1 te in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 oq out $end
$var wire 1 mq in1 $end
$var wire 1 mq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nq out $end
$var wire 1 a2 in1 $end
$var wire 1 le in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pq out $end
$var wire 1 nq in1 $end
$var wire 1 nq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qq out $end
$var wire 1 oq in1 $end
$var wire 1 pq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [q out $end
$var wire 1 qq in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ]q Out $end
$var wire 1 a2 S $end
$var wire 1 se InpA $end
$var wire 1 ke InpB $end
$var wire 1 rq notS $end
$var wire 1 sq nand1 $end
$var wire 1 tq nand2 $end
$var wire 1 uq inputA $end
$var wire 1 vq inputB $end
$var wire 1 wq final_not $end

$scope module S_not $end
$var wire 1 rq out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sq out $end
$var wire 1 rq in1 $end
$var wire 1 se in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uq out $end
$var wire 1 sq in1 $end
$var wire 1 sq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tq out $end
$var wire 1 a2 in1 $end
$var wire 1 ke in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vq out $end
$var wire 1 tq in1 $end
$var wire 1 tq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wq out $end
$var wire 1 uq in1 $end
$var wire 1 vq in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]q out $end
$var wire 1 wq in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Xq Out $end
$var wire 1 a2 S $end
$var wire 1 Rq InpA $end
$var wire 1 Vq InpB $end
$var wire 1 xq notS $end
$var wire 1 yq nand1 $end
$var wire 1 zq nand2 $end
$var wire 1 {q inputA $end
$var wire 1 |q inputB $end
$var wire 1 }q final_not $end

$scope module S_not $end
$var wire 1 xq out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yq out $end
$var wire 1 xq in1 $end
$var wire 1 Rq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {q out $end
$var wire 1 yq in1 $end
$var wire 1 yq in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zq out $end
$var wire 1 a2 in1 $end
$var wire 1 Vq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |q out $end
$var wire 1 zq in1 $end
$var wire 1 zq in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }q out $end
$var wire 1 {q in1 $end
$var wire 1 |q in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xq out $end
$var wire 1 }q in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Zq Out $end
$var wire 1 a2 S $end
$var wire 1 Qq InpA $end
$var wire 1 Uq InpB $end
$var wire 1 ~q notS $end
$var wire 1 !r nand1 $end
$var wire 1 "r nand2 $end
$var wire 1 #r inputA $end
$var wire 1 $r inputB $end
$var wire 1 %r final_not $end

$scope module S_not $end
$var wire 1 ~q out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !r out $end
$var wire 1 ~q in1 $end
$var wire 1 Qq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #r out $end
$var wire 1 !r in1 $end
$var wire 1 !r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "r out $end
$var wire 1 a2 in1 $end
$var wire 1 Uq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $r out $end
$var wire 1 "r in1 $end
$var wire 1 "r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %r out $end
$var wire 1 #r in1 $end
$var wire 1 $r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zq out $end
$var wire 1 %r in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 \q Out $end
$var wire 1 a2 S $end
$var wire 1 Pq InpA $end
$var wire 1 Tq InpB $end
$var wire 1 &r notS $end
$var wire 1 'r nand1 $end
$var wire 1 (r nand2 $end
$var wire 1 )r inputA $end
$var wire 1 *r inputB $end
$var wire 1 +r final_not $end

$scope module S_not $end
$var wire 1 &r out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'r out $end
$var wire 1 &r in1 $end
$var wire 1 Pq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )r out $end
$var wire 1 'r in1 $end
$var wire 1 'r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (r out $end
$var wire 1 a2 in1 $end
$var wire 1 Tq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *r out $end
$var wire 1 (r in1 $end
$var wire 1 (r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +r out $end
$var wire 1 )r in1 $end
$var wire 1 *r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \q out $end
$var wire 1 +r in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 _q Out $end
$var wire 1 a2 S $end
$var wire 1 Oq InpA $end
$var wire 1 Sq InpB $end
$var wire 1 ,r notS $end
$var wire 1 -r nand1 $end
$var wire 1 .r nand2 $end
$var wire 1 /r inputA $end
$var wire 1 0r inputB $end
$var wire 1 1r final_not $end

$scope module S_not $end
$var wire 1 ,r out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -r out $end
$var wire 1 ,r in1 $end
$var wire 1 Oq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /r out $end
$var wire 1 -r in1 $end
$var wire 1 -r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .r out $end
$var wire 1 a2 in1 $end
$var wire 1 Sq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0r out $end
$var wire 1 .r in1 $end
$var wire 1 .r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1r out $end
$var wire 1 /r in1 $end
$var wire 1 0r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _q out $end
$var wire 1 1r in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 M5 Out $end
$var wire 1 Nq S $end
$var wire 1 Wq InpA $end
$var wire 1 Xq InpB $end
$var wire 1 2r notS $end
$var wire 1 3r nand1 $end
$var wire 1 4r nand2 $end
$var wire 1 5r inputA $end
$var wire 1 6r inputB $end
$var wire 1 7r final_not $end

$scope module S_not $end
$var wire 1 2r out $end
$var wire 1 Nq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3r out $end
$var wire 1 2r in1 $end
$var wire 1 Wq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5r out $end
$var wire 1 3r in1 $end
$var wire 1 3r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4r out $end
$var wire 1 Nq in1 $end
$var wire 1 Xq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6r out $end
$var wire 1 4r in1 $end
$var wire 1 4r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7r out $end
$var wire 1 5r in1 $end
$var wire 1 6r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M5 out $end
$var wire 1 7r in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 L5 Out $end
$var wire 1 Nq S $end
$var wire 1 Yq InpA $end
$var wire 1 Zq InpB $end
$var wire 1 8r notS $end
$var wire 1 9r nand1 $end
$var wire 1 :r nand2 $end
$var wire 1 ;r inputA $end
$var wire 1 <r inputB $end
$var wire 1 =r final_not $end

$scope module S_not $end
$var wire 1 8r out $end
$var wire 1 Nq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9r out $end
$var wire 1 8r in1 $end
$var wire 1 Yq in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;r out $end
$var wire 1 9r in1 $end
$var wire 1 9r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :r out $end
$var wire 1 Nq in1 $end
$var wire 1 Zq in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <r out $end
$var wire 1 :r in1 $end
$var wire 1 :r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =r out $end
$var wire 1 ;r in1 $end
$var wire 1 <r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L5 out $end
$var wire 1 =r in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 K5 Out $end
$var wire 1 Nq S $end
$var wire 1 [q InpA $end
$var wire 1 \q InpB $end
$var wire 1 >r notS $end
$var wire 1 ?r nand1 $end
$var wire 1 @r nand2 $end
$var wire 1 Ar inputA $end
$var wire 1 Br inputB $end
$var wire 1 Cr final_not $end

$scope module S_not $end
$var wire 1 >r out $end
$var wire 1 Nq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?r out $end
$var wire 1 >r in1 $end
$var wire 1 [q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ar out $end
$var wire 1 ?r in1 $end
$var wire 1 ?r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @r out $end
$var wire 1 Nq in1 $end
$var wire 1 \q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Br out $end
$var wire 1 @r in1 $end
$var wire 1 @r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cr out $end
$var wire 1 Ar in1 $end
$var wire 1 Br in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K5 out $end
$var wire 1 Cr in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 J5 Out $end
$var wire 1 Nq S $end
$var wire 1 ]q InpA $end
$var wire 1 _q InpB $end
$var wire 1 Dr notS $end
$var wire 1 Er nand1 $end
$var wire 1 Fr nand2 $end
$var wire 1 Gr inputA $end
$var wire 1 Hr inputB $end
$var wire 1 Ir final_not $end

$scope module S_not $end
$var wire 1 Dr out $end
$var wire 1 Nq in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Er out $end
$var wire 1 Dr in1 $end
$var wire 1 ]q in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gr out $end
$var wire 1 Er in1 $end
$var wire 1 Er in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fr out $end
$var wire 1 Nq in1 $end
$var wire 1 _q in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hr out $end
$var wire 1 Fr in1 $end
$var wire 1 Fr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ir out $end
$var wire 1 Gr in1 $end
$var wire 1 Hr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J5 out $end
$var wire 1 Ir in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 F5 Out [3] $end
$var wire 1 G5 Out [2] $end
$var wire 1 H5 Out [1] $end
$var wire 1 I5 Out [0] $end
$var wire 1 Jr S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 oe InpA [3] $end
$var wire 1 pe InpA [2] $end
$var wire 1 qe InpA [1] $end
$var wire 1 re InpA [0] $end
$var wire 1 ge InpB [3] $end
$var wire 1 he InpB [2] $end
$var wire 1 ie InpB [1] $end
$var wire 1 je InpB [0] $end
$var wire 1 Kr InpC [3] $end
$var wire 1 Lr InpC [2] $end
$var wire 1 Mr InpC [1] $end
$var wire 1 Nr InpC [0] $end
$var wire 1 Or InpD [3] $end
$var wire 1 Pr InpD [2] $end
$var wire 1 Qr InpD [1] $end
$var wire 1 Rr InpD [0] $end
$var wire 1 Sr stage1_1_bit0 $end
$var wire 1 Tr stage1_2_bit0 $end
$var wire 1 Ur stage1_1_bit1 $end
$var wire 1 Vr stage1_2_bit1 $end
$var wire 1 Wr stage1_1_bit2 $end
$var wire 1 Xr stage1_2_bit2 $end
$var wire 1 Yr stage1_1_bit3 $end
$var wire 1 Zr stage1_2_bit4 $end
$var wire 1 [r stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Sr Out $end
$var wire 1 a2 S $end
$var wire 1 re InpA $end
$var wire 1 je InpB $end
$var wire 1 \r notS $end
$var wire 1 ]r nand1 $end
$var wire 1 ^r nand2 $end
$var wire 1 _r inputA $end
$var wire 1 `r inputB $end
$var wire 1 ar final_not $end

$scope module S_not $end
$var wire 1 \r out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]r out $end
$var wire 1 \r in1 $end
$var wire 1 re in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _r out $end
$var wire 1 ]r in1 $end
$var wire 1 ]r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^r out $end
$var wire 1 a2 in1 $end
$var wire 1 je in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `r out $end
$var wire 1 ^r in1 $end
$var wire 1 ^r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ar out $end
$var wire 1 _r in1 $end
$var wire 1 `r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Sr out $end
$var wire 1 ar in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Ur Out $end
$var wire 1 a2 S $end
$var wire 1 qe InpA $end
$var wire 1 ie InpB $end
$var wire 1 br notS $end
$var wire 1 cr nand1 $end
$var wire 1 dr nand2 $end
$var wire 1 er inputA $end
$var wire 1 fr inputB $end
$var wire 1 gr final_not $end

$scope module S_not $end
$var wire 1 br out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cr out $end
$var wire 1 br in1 $end
$var wire 1 qe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 er out $end
$var wire 1 cr in1 $end
$var wire 1 cr in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dr out $end
$var wire 1 a2 in1 $end
$var wire 1 ie in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fr out $end
$var wire 1 dr in1 $end
$var wire 1 dr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gr out $end
$var wire 1 er in1 $end
$var wire 1 fr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ur out $end
$var wire 1 gr in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Wr Out $end
$var wire 1 a2 S $end
$var wire 1 pe InpA $end
$var wire 1 he InpB $end
$var wire 1 hr notS $end
$var wire 1 ir nand1 $end
$var wire 1 jr nand2 $end
$var wire 1 kr inputA $end
$var wire 1 lr inputB $end
$var wire 1 mr final_not $end

$scope module S_not $end
$var wire 1 hr out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ir out $end
$var wire 1 hr in1 $end
$var wire 1 pe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kr out $end
$var wire 1 ir in1 $end
$var wire 1 ir in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jr out $end
$var wire 1 a2 in1 $end
$var wire 1 he in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lr out $end
$var wire 1 jr in1 $end
$var wire 1 jr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mr out $end
$var wire 1 kr in1 $end
$var wire 1 lr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wr out $end
$var wire 1 mr in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Yr Out $end
$var wire 1 a2 S $end
$var wire 1 oe InpA $end
$var wire 1 ge InpB $end
$var wire 1 nr notS $end
$var wire 1 or nand1 $end
$var wire 1 pr nand2 $end
$var wire 1 qr inputA $end
$var wire 1 rr inputB $end
$var wire 1 sr final_not $end

$scope module S_not $end
$var wire 1 nr out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 or out $end
$var wire 1 nr in1 $end
$var wire 1 oe in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qr out $end
$var wire 1 or in1 $end
$var wire 1 or in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pr out $end
$var wire 1 a2 in1 $end
$var wire 1 ge in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rr out $end
$var wire 1 pr in1 $end
$var wire 1 pr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sr out $end
$var wire 1 qr in1 $end
$var wire 1 rr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yr out $end
$var wire 1 sr in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Tr Out $end
$var wire 1 a2 S $end
$var wire 1 Nr InpA $end
$var wire 1 Rr InpB $end
$var wire 1 tr notS $end
$var wire 1 ur nand1 $end
$var wire 1 vr nand2 $end
$var wire 1 wr inputA $end
$var wire 1 xr inputB $end
$var wire 1 yr final_not $end

$scope module S_not $end
$var wire 1 tr out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ur out $end
$var wire 1 tr in1 $end
$var wire 1 Nr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wr out $end
$var wire 1 ur in1 $end
$var wire 1 ur in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vr out $end
$var wire 1 a2 in1 $end
$var wire 1 Rr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xr out $end
$var wire 1 vr in1 $end
$var wire 1 vr in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yr out $end
$var wire 1 wr in1 $end
$var wire 1 xr in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Tr out $end
$var wire 1 yr in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Vr Out $end
$var wire 1 a2 S $end
$var wire 1 Mr InpA $end
$var wire 1 Qr InpB $end
$var wire 1 zr notS $end
$var wire 1 {r nand1 $end
$var wire 1 |r nand2 $end
$var wire 1 }r inputA $end
$var wire 1 ~r inputB $end
$var wire 1 !s final_not $end

$scope module S_not $end
$var wire 1 zr out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {r out $end
$var wire 1 zr in1 $end
$var wire 1 Mr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }r out $end
$var wire 1 {r in1 $end
$var wire 1 {r in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |r out $end
$var wire 1 a2 in1 $end
$var wire 1 Qr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~r out $end
$var wire 1 |r in1 $end
$var wire 1 |r in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !s out $end
$var wire 1 }r in1 $end
$var wire 1 ~r in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vr out $end
$var wire 1 !s in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Xr Out $end
$var wire 1 a2 S $end
$var wire 1 Lr InpA $end
$var wire 1 Pr InpB $end
$var wire 1 "s notS $end
$var wire 1 #s nand1 $end
$var wire 1 $s nand2 $end
$var wire 1 %s inputA $end
$var wire 1 &s inputB $end
$var wire 1 's final_not $end

$scope module S_not $end
$var wire 1 "s out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #s out $end
$var wire 1 "s in1 $end
$var wire 1 Lr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %s out $end
$var wire 1 #s in1 $end
$var wire 1 #s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $s out $end
$var wire 1 a2 in1 $end
$var wire 1 Pr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &s out $end
$var wire 1 $s in1 $end
$var wire 1 $s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 's out $end
$var wire 1 %s in1 $end
$var wire 1 &s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xr out $end
$var wire 1 's in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 [r Out $end
$var wire 1 a2 S $end
$var wire 1 Kr InpA $end
$var wire 1 Or InpB $end
$var wire 1 (s notS $end
$var wire 1 )s nand1 $end
$var wire 1 *s nand2 $end
$var wire 1 +s inputA $end
$var wire 1 ,s inputB $end
$var wire 1 -s final_not $end

$scope module S_not $end
$var wire 1 (s out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )s out $end
$var wire 1 (s in1 $end
$var wire 1 Kr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +s out $end
$var wire 1 )s in1 $end
$var wire 1 )s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *s out $end
$var wire 1 a2 in1 $end
$var wire 1 Or in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,s out $end
$var wire 1 *s in1 $end
$var wire 1 *s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -s out $end
$var wire 1 +s in1 $end
$var wire 1 ,s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [r out $end
$var wire 1 -s in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 I5 Out $end
$var wire 1 Jr S $end
$var wire 1 Sr InpA $end
$var wire 1 Tr InpB $end
$var wire 1 .s notS $end
$var wire 1 /s nand1 $end
$var wire 1 0s nand2 $end
$var wire 1 1s inputA $end
$var wire 1 2s inputB $end
$var wire 1 3s final_not $end

$scope module S_not $end
$var wire 1 .s out $end
$var wire 1 Jr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /s out $end
$var wire 1 .s in1 $end
$var wire 1 Sr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1s out $end
$var wire 1 /s in1 $end
$var wire 1 /s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0s out $end
$var wire 1 Jr in1 $end
$var wire 1 Tr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2s out $end
$var wire 1 0s in1 $end
$var wire 1 0s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3s out $end
$var wire 1 1s in1 $end
$var wire 1 2s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 I5 out $end
$var wire 1 3s in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 H5 Out $end
$var wire 1 Jr S $end
$var wire 1 Ur InpA $end
$var wire 1 Vr InpB $end
$var wire 1 4s notS $end
$var wire 1 5s nand1 $end
$var wire 1 6s nand2 $end
$var wire 1 7s inputA $end
$var wire 1 8s inputB $end
$var wire 1 9s final_not $end

$scope module S_not $end
$var wire 1 4s out $end
$var wire 1 Jr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5s out $end
$var wire 1 4s in1 $end
$var wire 1 Ur in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7s out $end
$var wire 1 5s in1 $end
$var wire 1 5s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6s out $end
$var wire 1 Jr in1 $end
$var wire 1 Vr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8s out $end
$var wire 1 6s in1 $end
$var wire 1 6s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9s out $end
$var wire 1 7s in1 $end
$var wire 1 8s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 H5 out $end
$var wire 1 9s in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 G5 Out $end
$var wire 1 Jr S $end
$var wire 1 Wr InpA $end
$var wire 1 Xr InpB $end
$var wire 1 :s notS $end
$var wire 1 ;s nand1 $end
$var wire 1 <s nand2 $end
$var wire 1 =s inputA $end
$var wire 1 >s inputB $end
$var wire 1 ?s final_not $end

$scope module S_not $end
$var wire 1 :s out $end
$var wire 1 Jr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;s out $end
$var wire 1 :s in1 $end
$var wire 1 Wr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =s out $end
$var wire 1 ;s in1 $end
$var wire 1 ;s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <s out $end
$var wire 1 Jr in1 $end
$var wire 1 Xr in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >s out $end
$var wire 1 <s in1 $end
$var wire 1 <s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?s out $end
$var wire 1 =s in1 $end
$var wire 1 >s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 G5 out $end
$var wire 1 ?s in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 F5 Out $end
$var wire 1 Jr S $end
$var wire 1 Yr InpA $end
$var wire 1 [r InpB $end
$var wire 1 @s notS $end
$var wire 1 As nand1 $end
$var wire 1 Bs nand2 $end
$var wire 1 Cs inputA $end
$var wire 1 Ds inputB $end
$var wire 1 Es final_not $end

$scope module S_not $end
$var wire 1 @s out $end
$var wire 1 Jr in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 As out $end
$var wire 1 @s in1 $end
$var wire 1 Yr in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cs out $end
$var wire 1 As in1 $end
$var wire 1 As in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bs out $end
$var wire 1 Jr in1 $end
$var wire 1 [r in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ds out $end
$var wire 1 Bs in1 $end
$var wire 1 Bs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Es out $end
$var wire 1 Cs in1 $end
$var wire 1 Ds in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 F5 out $end
$var wire 1 Es in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 B5 Out [3] $end
$var wire 1 C5 Out [2] $end
$var wire 1 D5 Out [1] $end
$var wire 1 E5 Out [0] $end
$var wire 1 Fs S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 ke InpA [3] $end
$var wire 1 le InpA [2] $end
$var wire 1 me InpA [1] $end
$var wire 1 ne InpA [0] $end
$var wire 1 Gs InpB [3] $end
$var wire 1 Hs InpB [2] $end
$var wire 1 Is InpB [1] $end
$var wire 1 Js InpB [0] $end
$var wire 1 Ks InpC [3] $end
$var wire 1 Ls InpC [2] $end
$var wire 1 Ms InpC [1] $end
$var wire 1 Ns InpC [0] $end
$var wire 1 Os InpD [3] $end
$var wire 1 Ps InpD [2] $end
$var wire 1 Qs InpD [1] $end
$var wire 1 Rs InpD [0] $end
$var wire 1 Ss stage1_1_bit0 $end
$var wire 1 Ts stage1_2_bit0 $end
$var wire 1 Us stage1_1_bit1 $end
$var wire 1 Vs stage1_2_bit1 $end
$var wire 1 Ws stage1_1_bit2 $end
$var wire 1 Xs stage1_2_bit2 $end
$var wire 1 Ys stage1_1_bit3 $end
$var wire 1 Zs stage1_2_bit4 $end
$var wire 1 [s stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Ss Out $end
$var wire 1 a2 S $end
$var wire 1 ne InpA $end
$var wire 1 Js InpB $end
$var wire 1 \s notS $end
$var wire 1 ]s nand1 $end
$var wire 1 ^s nand2 $end
$var wire 1 _s inputA $end
$var wire 1 `s inputB $end
$var wire 1 as final_not $end

$scope module S_not $end
$var wire 1 \s out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]s out $end
$var wire 1 \s in1 $end
$var wire 1 ne in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _s out $end
$var wire 1 ]s in1 $end
$var wire 1 ]s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^s out $end
$var wire 1 a2 in1 $end
$var wire 1 Js in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `s out $end
$var wire 1 ^s in1 $end
$var wire 1 ^s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 as out $end
$var wire 1 _s in1 $end
$var wire 1 `s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ss out $end
$var wire 1 as in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Us Out $end
$var wire 1 a2 S $end
$var wire 1 me InpA $end
$var wire 1 Is InpB $end
$var wire 1 bs notS $end
$var wire 1 cs nand1 $end
$var wire 1 ds nand2 $end
$var wire 1 es inputA $end
$var wire 1 fs inputB $end
$var wire 1 gs final_not $end

$scope module S_not $end
$var wire 1 bs out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cs out $end
$var wire 1 bs in1 $end
$var wire 1 me in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 es out $end
$var wire 1 cs in1 $end
$var wire 1 cs in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ds out $end
$var wire 1 a2 in1 $end
$var wire 1 Is in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fs out $end
$var wire 1 ds in1 $end
$var wire 1 ds in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gs out $end
$var wire 1 es in1 $end
$var wire 1 fs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Us out $end
$var wire 1 gs in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Ws Out $end
$var wire 1 a2 S $end
$var wire 1 le InpA $end
$var wire 1 Hs InpB $end
$var wire 1 hs notS $end
$var wire 1 is nand1 $end
$var wire 1 js nand2 $end
$var wire 1 ks inputA $end
$var wire 1 ls inputB $end
$var wire 1 ms final_not $end

$scope module S_not $end
$var wire 1 hs out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 is out $end
$var wire 1 hs in1 $end
$var wire 1 le in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ks out $end
$var wire 1 is in1 $end
$var wire 1 is in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 js out $end
$var wire 1 a2 in1 $end
$var wire 1 Hs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ls out $end
$var wire 1 js in1 $end
$var wire 1 js in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ms out $end
$var wire 1 ks in1 $end
$var wire 1 ls in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ws out $end
$var wire 1 ms in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Ys Out $end
$var wire 1 a2 S $end
$var wire 1 ke InpA $end
$var wire 1 Gs InpB $end
$var wire 1 ns notS $end
$var wire 1 os nand1 $end
$var wire 1 ps nand2 $end
$var wire 1 qs inputA $end
$var wire 1 rs inputB $end
$var wire 1 ss final_not $end

$scope module S_not $end
$var wire 1 ns out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 os out $end
$var wire 1 ns in1 $end
$var wire 1 ke in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qs out $end
$var wire 1 os in1 $end
$var wire 1 os in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ps out $end
$var wire 1 a2 in1 $end
$var wire 1 Gs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rs out $end
$var wire 1 ps in1 $end
$var wire 1 ps in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ss out $end
$var wire 1 qs in1 $end
$var wire 1 rs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ys out $end
$var wire 1 ss in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Ts Out $end
$var wire 1 a2 S $end
$var wire 1 Ns InpA $end
$var wire 1 Rs InpB $end
$var wire 1 ts notS $end
$var wire 1 us nand1 $end
$var wire 1 vs nand2 $end
$var wire 1 ws inputA $end
$var wire 1 xs inputB $end
$var wire 1 ys final_not $end

$scope module S_not $end
$var wire 1 ts out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 us out $end
$var wire 1 ts in1 $end
$var wire 1 Ns in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ws out $end
$var wire 1 us in1 $end
$var wire 1 us in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vs out $end
$var wire 1 a2 in1 $end
$var wire 1 Rs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xs out $end
$var wire 1 vs in1 $end
$var wire 1 vs in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ys out $end
$var wire 1 ws in1 $end
$var wire 1 xs in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ts out $end
$var wire 1 ys in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Vs Out $end
$var wire 1 a2 S $end
$var wire 1 Ms InpA $end
$var wire 1 Qs InpB $end
$var wire 1 zs notS $end
$var wire 1 {s nand1 $end
$var wire 1 |s nand2 $end
$var wire 1 }s inputA $end
$var wire 1 ~s inputB $end
$var wire 1 !t final_not $end

$scope module S_not $end
$var wire 1 zs out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {s out $end
$var wire 1 zs in1 $end
$var wire 1 Ms in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }s out $end
$var wire 1 {s in1 $end
$var wire 1 {s in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |s out $end
$var wire 1 a2 in1 $end
$var wire 1 Qs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~s out $end
$var wire 1 |s in1 $end
$var wire 1 |s in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !t out $end
$var wire 1 }s in1 $end
$var wire 1 ~s in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vs out $end
$var wire 1 !t in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Xs Out $end
$var wire 1 a2 S $end
$var wire 1 Ls InpA $end
$var wire 1 Ps InpB $end
$var wire 1 "t notS $end
$var wire 1 #t nand1 $end
$var wire 1 $t nand2 $end
$var wire 1 %t inputA $end
$var wire 1 &t inputB $end
$var wire 1 't final_not $end

$scope module S_not $end
$var wire 1 "t out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #t out $end
$var wire 1 "t in1 $end
$var wire 1 Ls in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %t out $end
$var wire 1 #t in1 $end
$var wire 1 #t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $t out $end
$var wire 1 a2 in1 $end
$var wire 1 Ps in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &t out $end
$var wire 1 $t in1 $end
$var wire 1 $t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 't out $end
$var wire 1 %t in1 $end
$var wire 1 &t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xs out $end
$var wire 1 't in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 [s Out $end
$var wire 1 a2 S $end
$var wire 1 Ks InpA $end
$var wire 1 Os InpB $end
$var wire 1 (t notS $end
$var wire 1 )t nand1 $end
$var wire 1 *t nand2 $end
$var wire 1 +t inputA $end
$var wire 1 ,t inputB $end
$var wire 1 -t final_not $end

$scope module S_not $end
$var wire 1 (t out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )t out $end
$var wire 1 (t in1 $end
$var wire 1 Ks in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +t out $end
$var wire 1 )t in1 $end
$var wire 1 )t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *t out $end
$var wire 1 a2 in1 $end
$var wire 1 Os in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,t out $end
$var wire 1 *t in1 $end
$var wire 1 *t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -t out $end
$var wire 1 +t in1 $end
$var wire 1 ,t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [s out $end
$var wire 1 -t in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 E5 Out $end
$var wire 1 Fs S $end
$var wire 1 Ss InpA $end
$var wire 1 Ts InpB $end
$var wire 1 .t notS $end
$var wire 1 /t nand1 $end
$var wire 1 0t nand2 $end
$var wire 1 1t inputA $end
$var wire 1 2t inputB $end
$var wire 1 3t final_not $end

$scope module S_not $end
$var wire 1 .t out $end
$var wire 1 Fs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /t out $end
$var wire 1 .t in1 $end
$var wire 1 Ss in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1t out $end
$var wire 1 /t in1 $end
$var wire 1 /t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0t out $end
$var wire 1 Fs in1 $end
$var wire 1 Ts in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2t out $end
$var wire 1 0t in1 $end
$var wire 1 0t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3t out $end
$var wire 1 1t in1 $end
$var wire 1 2t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E5 out $end
$var wire 1 3t in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 D5 Out $end
$var wire 1 Fs S $end
$var wire 1 Us InpA $end
$var wire 1 Vs InpB $end
$var wire 1 4t notS $end
$var wire 1 5t nand1 $end
$var wire 1 6t nand2 $end
$var wire 1 7t inputA $end
$var wire 1 8t inputB $end
$var wire 1 9t final_not $end

$scope module S_not $end
$var wire 1 4t out $end
$var wire 1 Fs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5t out $end
$var wire 1 4t in1 $end
$var wire 1 Us in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7t out $end
$var wire 1 5t in1 $end
$var wire 1 5t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6t out $end
$var wire 1 Fs in1 $end
$var wire 1 Vs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8t out $end
$var wire 1 6t in1 $end
$var wire 1 6t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9t out $end
$var wire 1 7t in1 $end
$var wire 1 8t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 D5 out $end
$var wire 1 9t in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 C5 Out $end
$var wire 1 Fs S $end
$var wire 1 Ws InpA $end
$var wire 1 Xs InpB $end
$var wire 1 :t notS $end
$var wire 1 ;t nand1 $end
$var wire 1 <t nand2 $end
$var wire 1 =t inputA $end
$var wire 1 >t inputB $end
$var wire 1 ?t final_not $end

$scope module S_not $end
$var wire 1 :t out $end
$var wire 1 Fs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;t out $end
$var wire 1 :t in1 $end
$var wire 1 Ws in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =t out $end
$var wire 1 ;t in1 $end
$var wire 1 ;t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <t out $end
$var wire 1 Fs in1 $end
$var wire 1 Xs in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >t out $end
$var wire 1 <t in1 $end
$var wire 1 <t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?t out $end
$var wire 1 =t in1 $end
$var wire 1 >t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C5 out $end
$var wire 1 ?t in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 B5 Out $end
$var wire 1 Fs S $end
$var wire 1 Ys InpA $end
$var wire 1 [s InpB $end
$var wire 1 @t notS $end
$var wire 1 At nand1 $end
$var wire 1 Bt nand2 $end
$var wire 1 Ct inputA $end
$var wire 1 Dt inputB $end
$var wire 1 Et final_not $end

$scope module S_not $end
$var wire 1 @t out $end
$var wire 1 Fs in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 At out $end
$var wire 1 @t in1 $end
$var wire 1 Ys in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ct out $end
$var wire 1 At in1 $end
$var wire 1 At in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bt out $end
$var wire 1 Fs in1 $end
$var wire 1 [s in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dt out $end
$var wire 1 Bt in1 $end
$var wire 1 Bt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Et out $end
$var wire 1 Ct in1 $end
$var wire 1 Dt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B5 out $end
$var wire 1 Et in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 >5 Out [3] $end
$var wire 1 ?5 Out [2] $end
$var wire 1 @5 Out [1] $end
$var wire 1 A5 Out [0] $end
$var wire 1 Ft S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 ge InpA [3] $end
$var wire 1 he InpA [2] $end
$var wire 1 ie InpA [1] $end
$var wire 1 je InpA [0] $end
$var wire 1 Gt InpB [3] $end
$var wire 1 Ht InpB [2] $end
$var wire 1 It InpB [1] $end
$var wire 1 Jt InpB [0] $end
$var wire 1 Kt InpC [3] $end
$var wire 1 Lt InpC [2] $end
$var wire 1 Mt InpC [1] $end
$var wire 1 Nt InpC [0] $end
$var wire 1 Ot InpD [3] $end
$var wire 1 Pt InpD [2] $end
$var wire 1 Qt InpD [1] $end
$var wire 1 Rt InpD [0] $end
$var wire 1 St stage1_1_bit0 $end
$var wire 1 Tt stage1_2_bit0 $end
$var wire 1 Ut stage1_1_bit1 $end
$var wire 1 Vt stage1_2_bit1 $end
$var wire 1 Wt stage1_1_bit2 $end
$var wire 1 Xt stage1_2_bit2 $end
$var wire 1 Yt stage1_1_bit3 $end
$var wire 1 Zt stage1_2_bit4 $end
$var wire 1 [t stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 St Out $end
$var wire 1 a2 S $end
$var wire 1 je InpA $end
$var wire 1 Jt InpB $end
$var wire 1 \t notS $end
$var wire 1 ]t nand1 $end
$var wire 1 ^t nand2 $end
$var wire 1 _t inputA $end
$var wire 1 `t inputB $end
$var wire 1 at final_not $end

$scope module S_not $end
$var wire 1 \t out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]t out $end
$var wire 1 \t in1 $end
$var wire 1 je in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _t out $end
$var wire 1 ]t in1 $end
$var wire 1 ]t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^t out $end
$var wire 1 a2 in1 $end
$var wire 1 Jt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `t out $end
$var wire 1 ^t in1 $end
$var wire 1 ^t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 at out $end
$var wire 1 _t in1 $end
$var wire 1 `t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 St out $end
$var wire 1 at in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Ut Out $end
$var wire 1 a2 S $end
$var wire 1 ie InpA $end
$var wire 1 It InpB $end
$var wire 1 bt notS $end
$var wire 1 ct nand1 $end
$var wire 1 dt nand2 $end
$var wire 1 et inputA $end
$var wire 1 ft inputB $end
$var wire 1 gt final_not $end

$scope module S_not $end
$var wire 1 bt out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ct out $end
$var wire 1 bt in1 $end
$var wire 1 ie in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 et out $end
$var wire 1 ct in1 $end
$var wire 1 ct in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dt out $end
$var wire 1 a2 in1 $end
$var wire 1 It in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ft out $end
$var wire 1 dt in1 $end
$var wire 1 dt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gt out $end
$var wire 1 et in1 $end
$var wire 1 ft in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ut out $end
$var wire 1 gt in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Wt Out $end
$var wire 1 a2 S $end
$var wire 1 he InpA $end
$var wire 1 Ht InpB $end
$var wire 1 ht notS $end
$var wire 1 it nand1 $end
$var wire 1 jt nand2 $end
$var wire 1 kt inputA $end
$var wire 1 lt inputB $end
$var wire 1 mt final_not $end

$scope module S_not $end
$var wire 1 ht out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 it out $end
$var wire 1 ht in1 $end
$var wire 1 he in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kt out $end
$var wire 1 it in1 $end
$var wire 1 it in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jt out $end
$var wire 1 a2 in1 $end
$var wire 1 Ht in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lt out $end
$var wire 1 jt in1 $end
$var wire 1 jt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mt out $end
$var wire 1 kt in1 $end
$var wire 1 lt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Wt out $end
$var wire 1 mt in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Yt Out $end
$var wire 1 a2 S $end
$var wire 1 ge InpA $end
$var wire 1 Gt InpB $end
$var wire 1 nt notS $end
$var wire 1 ot nand1 $end
$var wire 1 pt nand2 $end
$var wire 1 qt inputA $end
$var wire 1 rt inputB $end
$var wire 1 st final_not $end

$scope module S_not $end
$var wire 1 nt out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ot out $end
$var wire 1 nt in1 $end
$var wire 1 ge in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qt out $end
$var wire 1 ot in1 $end
$var wire 1 ot in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pt out $end
$var wire 1 a2 in1 $end
$var wire 1 Gt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rt out $end
$var wire 1 pt in1 $end
$var wire 1 pt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 st out $end
$var wire 1 qt in1 $end
$var wire 1 rt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Yt out $end
$var wire 1 st in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Tt Out $end
$var wire 1 a2 S $end
$var wire 1 Nt InpA $end
$var wire 1 Rt InpB $end
$var wire 1 tt notS $end
$var wire 1 ut nand1 $end
$var wire 1 vt nand2 $end
$var wire 1 wt inputA $end
$var wire 1 xt inputB $end
$var wire 1 yt final_not $end

$scope module S_not $end
$var wire 1 tt out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ut out $end
$var wire 1 tt in1 $end
$var wire 1 Nt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wt out $end
$var wire 1 ut in1 $end
$var wire 1 ut in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vt out $end
$var wire 1 a2 in1 $end
$var wire 1 Rt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xt out $end
$var wire 1 vt in1 $end
$var wire 1 vt in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yt out $end
$var wire 1 wt in1 $end
$var wire 1 xt in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Tt out $end
$var wire 1 yt in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Vt Out $end
$var wire 1 a2 S $end
$var wire 1 Mt InpA $end
$var wire 1 Qt InpB $end
$var wire 1 zt notS $end
$var wire 1 {t nand1 $end
$var wire 1 |t nand2 $end
$var wire 1 }t inputA $end
$var wire 1 ~t inputB $end
$var wire 1 !u final_not $end

$scope module S_not $end
$var wire 1 zt out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {t out $end
$var wire 1 zt in1 $end
$var wire 1 Mt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }t out $end
$var wire 1 {t in1 $end
$var wire 1 {t in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |t out $end
$var wire 1 a2 in1 $end
$var wire 1 Qt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~t out $end
$var wire 1 |t in1 $end
$var wire 1 |t in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !u out $end
$var wire 1 }t in1 $end
$var wire 1 ~t in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Vt out $end
$var wire 1 !u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Xt Out $end
$var wire 1 a2 S $end
$var wire 1 Lt InpA $end
$var wire 1 Pt InpB $end
$var wire 1 "u notS $end
$var wire 1 #u nand1 $end
$var wire 1 $u nand2 $end
$var wire 1 %u inputA $end
$var wire 1 &u inputB $end
$var wire 1 'u final_not $end

$scope module S_not $end
$var wire 1 "u out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #u out $end
$var wire 1 "u in1 $end
$var wire 1 Lt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %u out $end
$var wire 1 #u in1 $end
$var wire 1 #u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $u out $end
$var wire 1 a2 in1 $end
$var wire 1 Pt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &u out $end
$var wire 1 $u in1 $end
$var wire 1 $u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 'u out $end
$var wire 1 %u in1 $end
$var wire 1 &u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Xt out $end
$var wire 1 'u in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 [t Out $end
$var wire 1 a2 S $end
$var wire 1 Kt InpA $end
$var wire 1 Ot InpB $end
$var wire 1 (u notS $end
$var wire 1 )u nand1 $end
$var wire 1 *u nand2 $end
$var wire 1 +u inputA $end
$var wire 1 ,u inputB $end
$var wire 1 -u final_not $end

$scope module S_not $end
$var wire 1 (u out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )u out $end
$var wire 1 (u in1 $end
$var wire 1 Kt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +u out $end
$var wire 1 )u in1 $end
$var wire 1 )u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *u out $end
$var wire 1 a2 in1 $end
$var wire 1 Ot in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,u out $end
$var wire 1 *u in1 $end
$var wire 1 *u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -u out $end
$var wire 1 +u in1 $end
$var wire 1 ,u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [t out $end
$var wire 1 -u in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 A5 Out $end
$var wire 1 Ft S $end
$var wire 1 St InpA $end
$var wire 1 Tt InpB $end
$var wire 1 .u notS $end
$var wire 1 /u nand1 $end
$var wire 1 0u nand2 $end
$var wire 1 1u inputA $end
$var wire 1 2u inputB $end
$var wire 1 3u final_not $end

$scope module S_not $end
$var wire 1 .u out $end
$var wire 1 Ft in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /u out $end
$var wire 1 .u in1 $end
$var wire 1 St in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1u out $end
$var wire 1 /u in1 $end
$var wire 1 /u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0u out $end
$var wire 1 Ft in1 $end
$var wire 1 Tt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2u out $end
$var wire 1 0u in1 $end
$var wire 1 0u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3u out $end
$var wire 1 1u in1 $end
$var wire 1 2u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A5 out $end
$var wire 1 3u in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 @5 Out $end
$var wire 1 Ft S $end
$var wire 1 Ut InpA $end
$var wire 1 Vt InpB $end
$var wire 1 4u notS $end
$var wire 1 5u nand1 $end
$var wire 1 6u nand2 $end
$var wire 1 7u inputA $end
$var wire 1 8u inputB $end
$var wire 1 9u final_not $end

$scope module S_not $end
$var wire 1 4u out $end
$var wire 1 Ft in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5u out $end
$var wire 1 4u in1 $end
$var wire 1 Ut in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7u out $end
$var wire 1 5u in1 $end
$var wire 1 5u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6u out $end
$var wire 1 Ft in1 $end
$var wire 1 Vt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8u out $end
$var wire 1 6u in1 $end
$var wire 1 6u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9u out $end
$var wire 1 7u in1 $end
$var wire 1 8u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @5 out $end
$var wire 1 9u in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ?5 Out $end
$var wire 1 Ft S $end
$var wire 1 Wt InpA $end
$var wire 1 Xt InpB $end
$var wire 1 :u notS $end
$var wire 1 ;u nand1 $end
$var wire 1 <u nand2 $end
$var wire 1 =u inputA $end
$var wire 1 >u inputB $end
$var wire 1 ?u final_not $end

$scope module S_not $end
$var wire 1 :u out $end
$var wire 1 Ft in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;u out $end
$var wire 1 :u in1 $end
$var wire 1 Wt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =u out $end
$var wire 1 ;u in1 $end
$var wire 1 ;u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <u out $end
$var wire 1 Ft in1 $end
$var wire 1 Xt in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >u out $end
$var wire 1 <u in1 $end
$var wire 1 <u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?u out $end
$var wire 1 =u in1 $end
$var wire 1 >u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?5 out $end
$var wire 1 ?u in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 >5 Out $end
$var wire 1 Ft S $end
$var wire 1 Yt InpA $end
$var wire 1 [t InpB $end
$var wire 1 @u notS $end
$var wire 1 Au nand1 $end
$var wire 1 Bu nand2 $end
$var wire 1 Cu inputA $end
$var wire 1 Du inputB $end
$var wire 1 Eu final_not $end

$scope module S_not $end
$var wire 1 @u out $end
$var wire 1 Ft in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Au out $end
$var wire 1 @u in1 $end
$var wire 1 Yt in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cu out $end
$var wire 1 Au in1 $end
$var wire 1 Au in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bu out $end
$var wire 1 Ft in1 $end
$var wire 1 [t in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Du out $end
$var wire 1 Bu in1 $end
$var wire 1 Bu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Eu out $end
$var wire 1 Cu in1 $end
$var wire 1 Du in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >5 out $end
$var wire 1 Eu in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte0 $end
$var wire 1 #3 Out [3] $end
$var wire 1 $3 Out [2] $end
$var wire 1 %3 Out [1] $end
$var wire 1 &3 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 x4 InpA [3] $end
$var wire 1 y4 InpA [2] $end
$var wire 1 z4 InpA [1] $end
$var wire 1 {4 InpA [0] $end
$var wire 1 *5 InpB [3] $end
$var wire 1 +5 InpB [2] $end
$var wire 1 ,5 InpB [1] $end
$var wire 1 -5 InpB [0] $end
$var wire 1 :5 InpC [3] $end
$var wire 1 ;5 InpC [2] $end
$var wire 1 <5 InpC [1] $end
$var wire 1 =5 InpC [0] $end
$var wire 1 J5 InpD [3] $end
$var wire 1 K5 InpD [2] $end
$var wire 1 L5 InpD [1] $end
$var wire 1 M5 InpD [0] $end
$var wire 1 Fu stage1_1_bit0 $end
$var wire 1 Gu stage1_2_bit0 $end
$var wire 1 Hu stage1_1_bit1 $end
$var wire 1 Iu stage1_2_bit1 $end
$var wire 1 Ju stage1_1_bit2 $end
$var wire 1 Ku stage1_2_bit2 $end
$var wire 1 Lu stage1_1_bit3 $end
$var wire 1 Mu stage1_2_bit4 $end
$var wire 1 Nu stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 Fu Out $end
$var wire 1 i$ S $end
$var wire 1 {4 InpA $end
$var wire 1 -5 InpB $end
$var wire 1 Ou notS $end
$var wire 1 Pu nand1 $end
$var wire 1 Qu nand2 $end
$var wire 1 Ru inputA $end
$var wire 1 Su inputB $end
$var wire 1 Tu final_not $end

$scope module S_not $end
$var wire 1 Ou out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Pu out $end
$var wire 1 Ou in1 $end
$var wire 1 {4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ru out $end
$var wire 1 Pu in1 $end
$var wire 1 Pu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Qu out $end
$var wire 1 i$ in1 $end
$var wire 1 -5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Su out $end
$var wire 1 Qu in1 $end
$var wire 1 Qu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Tu out $end
$var wire 1 Ru in1 $end
$var wire 1 Su in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Fu out $end
$var wire 1 Tu in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Hu Out $end
$var wire 1 i$ S $end
$var wire 1 z4 InpA $end
$var wire 1 ,5 InpB $end
$var wire 1 Uu notS $end
$var wire 1 Vu nand1 $end
$var wire 1 Wu nand2 $end
$var wire 1 Xu inputA $end
$var wire 1 Yu inputB $end
$var wire 1 Zu final_not $end

$scope module S_not $end
$var wire 1 Uu out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Vu out $end
$var wire 1 Uu in1 $end
$var wire 1 z4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Xu out $end
$var wire 1 Vu in1 $end
$var wire 1 Vu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Wu out $end
$var wire 1 i$ in1 $end
$var wire 1 ,5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Yu out $end
$var wire 1 Wu in1 $end
$var wire 1 Wu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Zu out $end
$var wire 1 Xu in1 $end
$var wire 1 Yu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Hu out $end
$var wire 1 Zu in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 Ju Out $end
$var wire 1 i$ S $end
$var wire 1 y4 InpA $end
$var wire 1 +5 InpB $end
$var wire 1 [u notS $end
$var wire 1 \u nand1 $end
$var wire 1 ]u nand2 $end
$var wire 1 ^u inputA $end
$var wire 1 _u inputB $end
$var wire 1 `u final_not $end

$scope module S_not $end
$var wire 1 [u out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 \u out $end
$var wire 1 [u in1 $end
$var wire 1 y4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ^u out $end
$var wire 1 \u in1 $end
$var wire 1 \u in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ]u out $end
$var wire 1 i$ in1 $end
$var wire 1 +5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 _u out $end
$var wire 1 ]u in1 $end
$var wire 1 ]u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 `u out $end
$var wire 1 ^u in1 $end
$var wire 1 _u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ju out $end
$var wire 1 `u in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 Lu Out $end
$var wire 1 i$ S $end
$var wire 1 x4 InpA $end
$var wire 1 *5 InpB $end
$var wire 1 au notS $end
$var wire 1 bu nand1 $end
$var wire 1 cu nand2 $end
$var wire 1 du inputA $end
$var wire 1 eu inputB $end
$var wire 1 fu final_not $end

$scope module S_not $end
$var wire 1 au out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 bu out $end
$var wire 1 au in1 $end
$var wire 1 x4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 du out $end
$var wire 1 bu in1 $end
$var wire 1 bu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 cu out $end
$var wire 1 i$ in1 $end
$var wire 1 *5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 eu out $end
$var wire 1 cu in1 $end
$var wire 1 cu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 fu out $end
$var wire 1 du in1 $end
$var wire 1 eu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Lu out $end
$var wire 1 fu in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 Gu Out $end
$var wire 1 i$ S $end
$var wire 1 =5 InpA $end
$var wire 1 M5 InpB $end
$var wire 1 gu notS $end
$var wire 1 hu nand1 $end
$var wire 1 iu nand2 $end
$var wire 1 ju inputA $end
$var wire 1 ku inputB $end
$var wire 1 lu final_not $end

$scope module S_not $end
$var wire 1 gu out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 hu out $end
$var wire 1 gu in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ju out $end
$var wire 1 hu in1 $end
$var wire 1 hu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 iu out $end
$var wire 1 i$ in1 $end
$var wire 1 M5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ku out $end
$var wire 1 iu in1 $end
$var wire 1 iu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 lu out $end
$var wire 1 ju in1 $end
$var wire 1 ku in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Gu out $end
$var wire 1 lu in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Iu Out $end
$var wire 1 i$ S $end
$var wire 1 <5 InpA $end
$var wire 1 L5 InpB $end
$var wire 1 mu notS $end
$var wire 1 nu nand1 $end
$var wire 1 ou nand2 $end
$var wire 1 pu inputA $end
$var wire 1 qu inputB $end
$var wire 1 ru final_not $end

$scope module S_not $end
$var wire 1 mu out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 nu out $end
$var wire 1 mu in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 pu out $end
$var wire 1 nu in1 $end
$var wire 1 nu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ou out $end
$var wire 1 i$ in1 $end
$var wire 1 L5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 qu out $end
$var wire 1 ou in1 $end
$var wire 1 ou in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ru out $end
$var wire 1 pu in1 $end
$var wire 1 qu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Iu out $end
$var wire 1 ru in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 Ku Out $end
$var wire 1 i$ S $end
$var wire 1 ;5 InpA $end
$var wire 1 K5 InpB $end
$var wire 1 su notS $end
$var wire 1 tu nand1 $end
$var wire 1 uu nand2 $end
$var wire 1 vu inputA $end
$var wire 1 wu inputB $end
$var wire 1 xu final_not $end

$scope module S_not $end
$var wire 1 su out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 tu out $end
$var wire 1 su in1 $end
$var wire 1 ;5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 vu out $end
$var wire 1 tu in1 $end
$var wire 1 tu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 uu out $end
$var wire 1 i$ in1 $end
$var wire 1 K5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 wu out $end
$var wire 1 uu in1 $end
$var wire 1 uu in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 xu out $end
$var wire 1 vu in1 $end
$var wire 1 wu in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Ku out $end
$var wire 1 xu in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Nu Out $end
$var wire 1 i$ S $end
$var wire 1 :5 InpA $end
$var wire 1 J5 InpB $end
$var wire 1 yu notS $end
$var wire 1 zu nand1 $end
$var wire 1 {u nand2 $end
$var wire 1 |u inputA $end
$var wire 1 }u inputB $end
$var wire 1 ~u final_not $end

$scope module S_not $end
$var wire 1 yu out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 zu out $end
$var wire 1 yu in1 $end
$var wire 1 :5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 |u out $end
$var wire 1 zu in1 $end
$var wire 1 zu in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 {u out $end
$var wire 1 i$ in1 $end
$var wire 1 J5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 }u out $end
$var wire 1 {u in1 $end
$var wire 1 {u in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ~u out $end
$var wire 1 |u in1 $end
$var wire 1 }u in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Nu out $end
$var wire 1 ~u in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 &3 Out $end
$var wire 1 h$ S $end
$var wire 1 Fu InpA $end
$var wire 1 Gu InpB $end
$var wire 1 !v notS $end
$var wire 1 "v nand1 $end
$var wire 1 #v nand2 $end
$var wire 1 $v inputA $end
$var wire 1 %v inputB $end
$var wire 1 &v final_not $end

$scope module S_not $end
$var wire 1 !v out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 "v out $end
$var wire 1 !v in1 $end
$var wire 1 Fu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 $v out $end
$var wire 1 "v in1 $end
$var wire 1 "v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 #v out $end
$var wire 1 h$ in1 $end
$var wire 1 Gu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 %v out $end
$var wire 1 #v in1 $end
$var wire 1 #v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 &v out $end
$var wire 1 $v in1 $end
$var wire 1 %v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &3 out $end
$var wire 1 &v in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 %3 Out $end
$var wire 1 h$ S $end
$var wire 1 Hu InpA $end
$var wire 1 Iu InpB $end
$var wire 1 'v notS $end
$var wire 1 (v nand1 $end
$var wire 1 )v nand2 $end
$var wire 1 *v inputA $end
$var wire 1 +v inputB $end
$var wire 1 ,v final_not $end

$scope module S_not $end
$var wire 1 'v out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 (v out $end
$var wire 1 'v in1 $end
$var wire 1 Hu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 *v out $end
$var wire 1 (v in1 $end
$var wire 1 (v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 )v out $end
$var wire 1 h$ in1 $end
$var wire 1 Iu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 +v out $end
$var wire 1 )v in1 $end
$var wire 1 )v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ,v out $end
$var wire 1 *v in1 $end
$var wire 1 +v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %3 out $end
$var wire 1 ,v in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 $3 Out $end
$var wire 1 h$ S $end
$var wire 1 Ju InpA $end
$var wire 1 Ku InpB $end
$var wire 1 -v notS $end
$var wire 1 .v nand1 $end
$var wire 1 /v nand2 $end
$var wire 1 0v inputA $end
$var wire 1 1v inputB $end
$var wire 1 2v final_not $end

$scope module S_not $end
$var wire 1 -v out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 .v out $end
$var wire 1 -v in1 $end
$var wire 1 Ju in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 0v out $end
$var wire 1 .v in1 $end
$var wire 1 .v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 /v out $end
$var wire 1 h$ in1 $end
$var wire 1 Ku in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 1v out $end
$var wire 1 /v in1 $end
$var wire 1 /v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 2v out $end
$var wire 1 0v in1 $end
$var wire 1 1v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $3 out $end
$var wire 1 2v in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 #3 Out $end
$var wire 1 h$ S $end
$var wire 1 Lu InpA $end
$var wire 1 Nu InpB $end
$var wire 1 3v notS $end
$var wire 1 4v nand1 $end
$var wire 1 5v nand2 $end
$var wire 1 6v inputA $end
$var wire 1 7v inputB $end
$var wire 1 8v final_not $end

$scope module S_not $end
$var wire 1 3v out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 4v out $end
$var wire 1 3v in1 $end
$var wire 1 Lu in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 6v out $end
$var wire 1 4v in1 $end
$var wire 1 4v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 5v out $end
$var wire 1 h$ in1 $end
$var wire 1 Nu in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 7v out $end
$var wire 1 5v in1 $end
$var wire 1 5v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 8v out $end
$var wire 1 6v in1 $end
$var wire 1 7v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #3 out $end
$var wire 1 8v in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var wire 1 }2 Out [3] $end
$var wire 1 ~2 Out [2] $end
$var wire 1 !3 Out [1] $end
$var wire 1 "3 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 t4 InpA [3] $end
$var wire 1 u4 InpA [2] $end
$var wire 1 v4 InpA [1] $end
$var wire 1 w4 InpA [0] $end
$var wire 1 &5 InpB [3] $end
$var wire 1 '5 InpB [2] $end
$var wire 1 (5 InpB [1] $end
$var wire 1 )5 InpB [0] $end
$var wire 1 65 InpC [3] $end
$var wire 1 75 InpC [2] $end
$var wire 1 85 InpC [1] $end
$var wire 1 95 InpC [0] $end
$var wire 1 F5 InpD [3] $end
$var wire 1 G5 InpD [2] $end
$var wire 1 H5 InpD [1] $end
$var wire 1 I5 InpD [0] $end
$var wire 1 9v stage1_1_bit0 $end
$var wire 1 :v stage1_2_bit0 $end
$var wire 1 ;v stage1_1_bit1 $end
$var wire 1 <v stage1_2_bit1 $end
$var wire 1 =v stage1_1_bit2 $end
$var wire 1 >v stage1_2_bit2 $end
$var wire 1 ?v stage1_1_bit3 $end
$var wire 1 @v stage1_2_bit4 $end
$var wire 1 Av stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 9v Out $end
$var wire 1 i$ S $end
$var wire 1 w4 InpA $end
$var wire 1 )5 InpB $end
$var wire 1 Bv notS $end
$var wire 1 Cv nand1 $end
$var wire 1 Dv nand2 $end
$var wire 1 Ev inputA $end
$var wire 1 Fv inputB $end
$var wire 1 Gv final_not $end

$scope module S_not $end
$var wire 1 Bv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Cv out $end
$var wire 1 Bv in1 $end
$var wire 1 w4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ev out $end
$var wire 1 Cv in1 $end
$var wire 1 Cv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Dv out $end
$var wire 1 i$ in1 $end
$var wire 1 )5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Fv out $end
$var wire 1 Dv in1 $end
$var wire 1 Dv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Gv out $end
$var wire 1 Ev in1 $end
$var wire 1 Fv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9v out $end
$var wire 1 Gv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ;v Out $end
$var wire 1 i$ S $end
$var wire 1 v4 InpA $end
$var wire 1 (5 InpB $end
$var wire 1 Hv notS $end
$var wire 1 Iv nand1 $end
$var wire 1 Jv nand2 $end
$var wire 1 Kv inputA $end
$var wire 1 Lv inputB $end
$var wire 1 Mv final_not $end

$scope module S_not $end
$var wire 1 Hv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Iv out $end
$var wire 1 Hv in1 $end
$var wire 1 v4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Kv out $end
$var wire 1 Iv in1 $end
$var wire 1 Iv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Jv out $end
$var wire 1 i$ in1 $end
$var wire 1 (5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Lv out $end
$var wire 1 Jv in1 $end
$var wire 1 Jv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Mv out $end
$var wire 1 Kv in1 $end
$var wire 1 Lv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;v out $end
$var wire 1 Mv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 =v Out $end
$var wire 1 i$ S $end
$var wire 1 u4 InpA $end
$var wire 1 '5 InpB $end
$var wire 1 Nv notS $end
$var wire 1 Ov nand1 $end
$var wire 1 Pv nand2 $end
$var wire 1 Qv inputA $end
$var wire 1 Rv inputB $end
$var wire 1 Sv final_not $end

$scope module S_not $end
$var wire 1 Nv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ov out $end
$var wire 1 Nv in1 $end
$var wire 1 u4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Qv out $end
$var wire 1 Ov in1 $end
$var wire 1 Ov in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Pv out $end
$var wire 1 i$ in1 $end
$var wire 1 '5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Rv out $end
$var wire 1 Pv in1 $end
$var wire 1 Pv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Sv out $end
$var wire 1 Qv in1 $end
$var wire 1 Rv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =v out $end
$var wire 1 Sv in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ?v Out $end
$var wire 1 i$ S $end
$var wire 1 t4 InpA $end
$var wire 1 &5 InpB $end
$var wire 1 Tv notS $end
$var wire 1 Uv nand1 $end
$var wire 1 Vv nand2 $end
$var wire 1 Wv inputA $end
$var wire 1 Xv inputB $end
$var wire 1 Yv final_not $end

$scope module S_not $end
$var wire 1 Tv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Uv out $end
$var wire 1 Tv in1 $end
$var wire 1 t4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Wv out $end
$var wire 1 Uv in1 $end
$var wire 1 Uv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Vv out $end
$var wire 1 i$ in1 $end
$var wire 1 &5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Xv out $end
$var wire 1 Vv in1 $end
$var wire 1 Vv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Yv out $end
$var wire 1 Wv in1 $end
$var wire 1 Xv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?v out $end
$var wire 1 Yv in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 :v Out $end
$var wire 1 i$ S $end
$var wire 1 95 InpA $end
$var wire 1 I5 InpB $end
$var wire 1 Zv notS $end
$var wire 1 [v nand1 $end
$var wire 1 \v nand2 $end
$var wire 1 ]v inputA $end
$var wire 1 ^v inputB $end
$var wire 1 _v final_not $end

$scope module S_not $end
$var wire 1 Zv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [v out $end
$var wire 1 Zv in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]v out $end
$var wire 1 [v in1 $end
$var wire 1 [v in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \v out $end
$var wire 1 i$ in1 $end
$var wire 1 I5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^v out $end
$var wire 1 \v in1 $end
$var wire 1 \v in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _v out $end
$var wire 1 ]v in1 $end
$var wire 1 ^v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :v out $end
$var wire 1 _v in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 <v Out $end
$var wire 1 i$ S $end
$var wire 1 85 InpA $end
$var wire 1 H5 InpB $end
$var wire 1 `v notS $end
$var wire 1 av nand1 $end
$var wire 1 bv nand2 $end
$var wire 1 cv inputA $end
$var wire 1 dv inputB $end
$var wire 1 ev final_not $end

$scope module S_not $end
$var wire 1 `v out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 av out $end
$var wire 1 `v in1 $end
$var wire 1 85 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 cv out $end
$var wire 1 av in1 $end
$var wire 1 av in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 bv out $end
$var wire 1 i$ in1 $end
$var wire 1 H5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 dv out $end
$var wire 1 bv in1 $end
$var wire 1 bv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ev out $end
$var wire 1 cv in1 $end
$var wire 1 dv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 <v out $end
$var wire 1 ev in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 >v Out $end
$var wire 1 i$ S $end
$var wire 1 75 InpA $end
$var wire 1 G5 InpB $end
$var wire 1 fv notS $end
$var wire 1 gv nand1 $end
$var wire 1 hv nand2 $end
$var wire 1 iv inputA $end
$var wire 1 jv inputB $end
$var wire 1 kv final_not $end

$scope module S_not $end
$var wire 1 fv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 gv out $end
$var wire 1 fv in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 iv out $end
$var wire 1 gv in1 $end
$var wire 1 gv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 hv out $end
$var wire 1 i$ in1 $end
$var wire 1 G5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 jv out $end
$var wire 1 hv in1 $end
$var wire 1 hv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 kv out $end
$var wire 1 iv in1 $end
$var wire 1 jv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >v out $end
$var wire 1 kv in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 Av Out $end
$var wire 1 i$ S $end
$var wire 1 65 InpA $end
$var wire 1 F5 InpB $end
$var wire 1 lv notS $end
$var wire 1 mv nand1 $end
$var wire 1 nv nand2 $end
$var wire 1 ov inputA $end
$var wire 1 pv inputB $end
$var wire 1 qv final_not $end

$scope module S_not $end
$var wire 1 lv out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 mv out $end
$var wire 1 lv in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ov out $end
$var wire 1 mv in1 $end
$var wire 1 mv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 nv out $end
$var wire 1 i$ in1 $end
$var wire 1 F5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 pv out $end
$var wire 1 nv in1 $end
$var wire 1 nv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 qv out $end
$var wire 1 ov in1 $end
$var wire 1 pv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Av out $end
$var wire 1 qv in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 "3 Out $end
$var wire 1 h$ S $end
$var wire 1 9v InpA $end
$var wire 1 :v InpB $end
$var wire 1 rv notS $end
$var wire 1 sv nand1 $end
$var wire 1 tv nand2 $end
$var wire 1 uv inputA $end
$var wire 1 vv inputB $end
$var wire 1 wv final_not $end

$scope module S_not $end
$var wire 1 rv out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 sv out $end
$var wire 1 rv in1 $end
$var wire 1 9v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 uv out $end
$var wire 1 sv in1 $end
$var wire 1 sv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 tv out $end
$var wire 1 h$ in1 $end
$var wire 1 :v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 vv out $end
$var wire 1 tv in1 $end
$var wire 1 tv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 wv out $end
$var wire 1 uv in1 $end
$var wire 1 vv in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "3 out $end
$var wire 1 wv in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 !3 Out $end
$var wire 1 h$ S $end
$var wire 1 ;v InpA $end
$var wire 1 <v InpB $end
$var wire 1 xv notS $end
$var wire 1 yv nand1 $end
$var wire 1 zv nand2 $end
$var wire 1 {v inputA $end
$var wire 1 |v inputB $end
$var wire 1 }v final_not $end

$scope module S_not $end
$var wire 1 xv out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 yv out $end
$var wire 1 xv in1 $end
$var wire 1 ;v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {v out $end
$var wire 1 yv in1 $end
$var wire 1 yv in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 zv out $end
$var wire 1 h$ in1 $end
$var wire 1 <v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |v out $end
$var wire 1 zv in1 $end
$var wire 1 zv in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }v out $end
$var wire 1 {v in1 $end
$var wire 1 |v in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !3 out $end
$var wire 1 }v in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ~2 Out $end
$var wire 1 h$ S $end
$var wire 1 =v InpA $end
$var wire 1 >v InpB $end
$var wire 1 ~v notS $end
$var wire 1 !w nand1 $end
$var wire 1 "w nand2 $end
$var wire 1 #w inputA $end
$var wire 1 $w inputB $end
$var wire 1 %w final_not $end

$scope module S_not $end
$var wire 1 ~v out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !w out $end
$var wire 1 ~v in1 $end
$var wire 1 =v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #w out $end
$var wire 1 !w in1 $end
$var wire 1 !w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "w out $end
$var wire 1 h$ in1 $end
$var wire 1 >v in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $w out $end
$var wire 1 "w in1 $end
$var wire 1 "w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %w out $end
$var wire 1 #w in1 $end
$var wire 1 $w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~2 out $end
$var wire 1 %w in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 }2 Out $end
$var wire 1 h$ S $end
$var wire 1 ?v InpA $end
$var wire 1 Av InpB $end
$var wire 1 &w notS $end
$var wire 1 'w nand1 $end
$var wire 1 (w nand2 $end
$var wire 1 )w inputA $end
$var wire 1 *w inputB $end
$var wire 1 +w final_not $end

$scope module S_not $end
$var wire 1 &w out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 'w out $end
$var wire 1 &w in1 $end
$var wire 1 ?v in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )w out $end
$var wire 1 'w in1 $end
$var wire 1 'w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (w out $end
$var wire 1 h$ in1 $end
$var wire 1 Av in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *w out $end
$var wire 1 (w in1 $end
$var wire 1 (w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +w out $end
$var wire 1 )w in1 $end
$var wire 1 *w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }2 out $end
$var wire 1 +w in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var wire 1 y2 Out [3] $end
$var wire 1 z2 Out [2] $end
$var wire 1 {2 Out [1] $end
$var wire 1 |2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 p4 InpA [3] $end
$var wire 1 q4 InpA [2] $end
$var wire 1 r4 InpA [1] $end
$var wire 1 s4 InpA [0] $end
$var wire 1 "5 InpB [3] $end
$var wire 1 #5 InpB [2] $end
$var wire 1 $5 InpB [1] $end
$var wire 1 %5 InpB [0] $end
$var wire 1 25 InpC [3] $end
$var wire 1 35 InpC [2] $end
$var wire 1 45 InpC [1] $end
$var wire 1 55 InpC [0] $end
$var wire 1 B5 InpD [3] $end
$var wire 1 C5 InpD [2] $end
$var wire 1 D5 InpD [1] $end
$var wire 1 E5 InpD [0] $end
$var wire 1 ,w stage1_1_bit0 $end
$var wire 1 -w stage1_2_bit0 $end
$var wire 1 .w stage1_1_bit1 $end
$var wire 1 /w stage1_2_bit1 $end
$var wire 1 0w stage1_1_bit2 $end
$var wire 1 1w stage1_2_bit2 $end
$var wire 1 2w stage1_1_bit3 $end
$var wire 1 3w stage1_2_bit4 $end
$var wire 1 4w stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 ,w Out $end
$var wire 1 i$ S $end
$var wire 1 s4 InpA $end
$var wire 1 %5 InpB $end
$var wire 1 5w notS $end
$var wire 1 6w nand1 $end
$var wire 1 7w nand2 $end
$var wire 1 8w inputA $end
$var wire 1 9w inputB $end
$var wire 1 :w final_not $end

$scope module S_not $end
$var wire 1 5w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 6w out $end
$var wire 1 5w in1 $end
$var wire 1 s4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 8w out $end
$var wire 1 6w in1 $end
$var wire 1 6w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 7w out $end
$var wire 1 i$ in1 $end
$var wire 1 %5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 9w out $end
$var wire 1 7w in1 $end
$var wire 1 7w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 :w out $end
$var wire 1 8w in1 $end
$var wire 1 9w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,w out $end
$var wire 1 :w in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 .w Out $end
$var wire 1 i$ S $end
$var wire 1 r4 InpA $end
$var wire 1 $5 InpB $end
$var wire 1 ;w notS $end
$var wire 1 <w nand1 $end
$var wire 1 =w nand2 $end
$var wire 1 >w inputA $end
$var wire 1 ?w inputB $end
$var wire 1 @w final_not $end

$scope module S_not $end
$var wire 1 ;w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 <w out $end
$var wire 1 ;w in1 $end
$var wire 1 r4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 >w out $end
$var wire 1 <w in1 $end
$var wire 1 <w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 =w out $end
$var wire 1 i$ in1 $end
$var wire 1 $5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ?w out $end
$var wire 1 =w in1 $end
$var wire 1 =w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 @w out $end
$var wire 1 >w in1 $end
$var wire 1 ?w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .w out $end
$var wire 1 @w in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 0w Out $end
$var wire 1 i$ S $end
$var wire 1 q4 InpA $end
$var wire 1 #5 InpB $end
$var wire 1 Aw notS $end
$var wire 1 Bw nand1 $end
$var wire 1 Cw nand2 $end
$var wire 1 Dw inputA $end
$var wire 1 Ew inputB $end
$var wire 1 Fw final_not $end

$scope module S_not $end
$var wire 1 Aw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Bw out $end
$var wire 1 Aw in1 $end
$var wire 1 q4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Dw out $end
$var wire 1 Bw in1 $end
$var wire 1 Bw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Cw out $end
$var wire 1 i$ in1 $end
$var wire 1 #5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ew out $end
$var wire 1 Cw in1 $end
$var wire 1 Cw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Fw out $end
$var wire 1 Dw in1 $end
$var wire 1 Ew in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0w out $end
$var wire 1 Fw in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 2w Out $end
$var wire 1 i$ S $end
$var wire 1 p4 InpA $end
$var wire 1 "5 InpB $end
$var wire 1 Gw notS $end
$var wire 1 Hw nand1 $end
$var wire 1 Iw nand2 $end
$var wire 1 Jw inputA $end
$var wire 1 Kw inputB $end
$var wire 1 Lw final_not $end

$scope module S_not $end
$var wire 1 Gw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Hw out $end
$var wire 1 Gw in1 $end
$var wire 1 p4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Jw out $end
$var wire 1 Hw in1 $end
$var wire 1 Hw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Iw out $end
$var wire 1 i$ in1 $end
$var wire 1 "5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Kw out $end
$var wire 1 Iw in1 $end
$var wire 1 Iw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Lw out $end
$var wire 1 Jw in1 $end
$var wire 1 Kw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2w out $end
$var wire 1 Lw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 -w Out $end
$var wire 1 i$ S $end
$var wire 1 55 InpA $end
$var wire 1 E5 InpB $end
$var wire 1 Mw notS $end
$var wire 1 Nw nand1 $end
$var wire 1 Ow nand2 $end
$var wire 1 Pw inputA $end
$var wire 1 Qw inputB $end
$var wire 1 Rw final_not $end

$scope module S_not $end
$var wire 1 Mw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Nw out $end
$var wire 1 Mw in1 $end
$var wire 1 55 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Pw out $end
$var wire 1 Nw in1 $end
$var wire 1 Nw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Ow out $end
$var wire 1 i$ in1 $end
$var wire 1 E5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Qw out $end
$var wire 1 Ow in1 $end
$var wire 1 Ow in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Rw out $end
$var wire 1 Pw in1 $end
$var wire 1 Qw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -w out $end
$var wire 1 Rw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 /w Out $end
$var wire 1 i$ S $end
$var wire 1 45 InpA $end
$var wire 1 D5 InpB $end
$var wire 1 Sw notS $end
$var wire 1 Tw nand1 $end
$var wire 1 Uw nand2 $end
$var wire 1 Vw inputA $end
$var wire 1 Ww inputB $end
$var wire 1 Xw final_not $end

$scope module S_not $end
$var wire 1 Sw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Tw out $end
$var wire 1 Sw in1 $end
$var wire 1 45 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Vw out $end
$var wire 1 Tw in1 $end
$var wire 1 Tw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Uw out $end
$var wire 1 i$ in1 $end
$var wire 1 D5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Ww out $end
$var wire 1 Uw in1 $end
$var wire 1 Uw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Xw out $end
$var wire 1 Vw in1 $end
$var wire 1 Ww in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /w out $end
$var wire 1 Xw in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 1w Out $end
$var wire 1 i$ S $end
$var wire 1 35 InpA $end
$var wire 1 C5 InpB $end
$var wire 1 Yw notS $end
$var wire 1 Zw nand1 $end
$var wire 1 [w nand2 $end
$var wire 1 \w inputA $end
$var wire 1 ]w inputB $end
$var wire 1 ^w final_not $end

$scope module S_not $end
$var wire 1 Yw out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Zw out $end
$var wire 1 Yw in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \w out $end
$var wire 1 Zw in1 $end
$var wire 1 Zw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [w out $end
$var wire 1 i$ in1 $end
$var wire 1 C5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]w out $end
$var wire 1 [w in1 $end
$var wire 1 [w in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^w out $end
$var wire 1 \w in1 $end
$var wire 1 ]w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1w out $end
$var wire 1 ^w in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 4w Out $end
$var wire 1 i$ S $end
$var wire 1 25 InpA $end
$var wire 1 B5 InpB $end
$var wire 1 _w notS $end
$var wire 1 `w nand1 $end
$var wire 1 aw nand2 $end
$var wire 1 bw inputA $end
$var wire 1 cw inputB $end
$var wire 1 dw final_not $end

$scope module S_not $end
$var wire 1 _w out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `w out $end
$var wire 1 _w in1 $end
$var wire 1 25 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 bw out $end
$var wire 1 `w in1 $end
$var wire 1 `w in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 aw out $end
$var wire 1 i$ in1 $end
$var wire 1 B5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 cw out $end
$var wire 1 aw in1 $end
$var wire 1 aw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 dw out $end
$var wire 1 bw in1 $end
$var wire 1 cw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4w out $end
$var wire 1 dw in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 |2 Out $end
$var wire 1 h$ S $end
$var wire 1 ,w InpA $end
$var wire 1 -w InpB $end
$var wire 1 ew notS $end
$var wire 1 fw nand1 $end
$var wire 1 gw nand2 $end
$var wire 1 hw inputA $end
$var wire 1 iw inputB $end
$var wire 1 jw final_not $end

$scope module S_not $end
$var wire 1 ew out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 fw out $end
$var wire 1 ew in1 $end
$var wire 1 ,w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 hw out $end
$var wire 1 fw in1 $end
$var wire 1 fw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 gw out $end
$var wire 1 h$ in1 $end
$var wire 1 -w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 iw out $end
$var wire 1 gw in1 $end
$var wire 1 gw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 jw out $end
$var wire 1 hw in1 $end
$var wire 1 iw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |2 out $end
$var wire 1 jw in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 {2 Out $end
$var wire 1 h$ S $end
$var wire 1 .w InpA $end
$var wire 1 /w InpB $end
$var wire 1 kw notS $end
$var wire 1 lw nand1 $end
$var wire 1 mw nand2 $end
$var wire 1 nw inputA $end
$var wire 1 ow inputB $end
$var wire 1 pw final_not $end

$scope module S_not $end
$var wire 1 kw out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 lw out $end
$var wire 1 kw in1 $end
$var wire 1 .w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 nw out $end
$var wire 1 lw in1 $end
$var wire 1 lw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 mw out $end
$var wire 1 h$ in1 $end
$var wire 1 /w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ow out $end
$var wire 1 mw in1 $end
$var wire 1 mw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 pw out $end
$var wire 1 nw in1 $end
$var wire 1 ow in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {2 out $end
$var wire 1 pw in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 z2 Out $end
$var wire 1 h$ S $end
$var wire 1 0w InpA $end
$var wire 1 1w InpB $end
$var wire 1 qw notS $end
$var wire 1 rw nand1 $end
$var wire 1 sw nand2 $end
$var wire 1 tw inputA $end
$var wire 1 uw inputB $end
$var wire 1 vw final_not $end

$scope module S_not $end
$var wire 1 qw out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 rw out $end
$var wire 1 qw in1 $end
$var wire 1 0w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 tw out $end
$var wire 1 rw in1 $end
$var wire 1 rw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 sw out $end
$var wire 1 h$ in1 $end
$var wire 1 1w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 uw out $end
$var wire 1 sw in1 $end
$var wire 1 sw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 vw out $end
$var wire 1 tw in1 $end
$var wire 1 uw in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z2 out $end
$var wire 1 vw in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 y2 Out $end
$var wire 1 h$ S $end
$var wire 1 2w InpA $end
$var wire 1 4w InpB $end
$var wire 1 ww notS $end
$var wire 1 xw nand1 $end
$var wire 1 yw nand2 $end
$var wire 1 zw inputA $end
$var wire 1 {w inputB $end
$var wire 1 |w final_not $end

$scope module S_not $end
$var wire 1 ww out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 xw out $end
$var wire 1 ww in1 $end
$var wire 1 2w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 zw out $end
$var wire 1 xw in1 $end
$var wire 1 xw in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 yw out $end
$var wire 1 h$ in1 $end
$var wire 1 4w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {w out $end
$var wire 1 yw in1 $end
$var wire 1 yw in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |w out $end
$var wire 1 zw in1 $end
$var wire 1 {w in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y2 out $end
$var wire 1 |w in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var wire 1 u2 Out [3] $end
$var wire 1 v2 Out [2] $end
$var wire 1 w2 Out [1] $end
$var wire 1 x2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 l4 InpA [3] $end
$var wire 1 m4 InpA [2] $end
$var wire 1 n4 InpA [1] $end
$var wire 1 o4 InpA [0] $end
$var wire 1 |4 InpB [3] $end
$var wire 1 }4 InpB [2] $end
$var wire 1 ~4 InpB [1] $end
$var wire 1 !5 InpB [0] $end
$var wire 1 .5 InpC [3] $end
$var wire 1 /5 InpC [2] $end
$var wire 1 05 InpC [1] $end
$var wire 1 15 InpC [0] $end
$var wire 1 >5 InpD [3] $end
$var wire 1 ?5 InpD [2] $end
$var wire 1 @5 InpD [1] $end
$var wire 1 A5 InpD [0] $end
$var wire 1 }w stage1_1_bit0 $end
$var wire 1 ~w stage1_2_bit0 $end
$var wire 1 !x stage1_1_bit1 $end
$var wire 1 "x stage1_2_bit1 $end
$var wire 1 #x stage1_1_bit2 $end
$var wire 1 $x stage1_2_bit2 $end
$var wire 1 %x stage1_1_bit3 $end
$var wire 1 &x stage1_2_bit4 $end
$var wire 1 'x stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 }w Out $end
$var wire 1 i$ S $end
$var wire 1 o4 InpA $end
$var wire 1 !5 InpB $end
$var wire 1 (x notS $end
$var wire 1 )x nand1 $end
$var wire 1 *x nand2 $end
$var wire 1 +x inputA $end
$var wire 1 ,x inputB $end
$var wire 1 -x final_not $end

$scope module S_not $end
$var wire 1 (x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )x out $end
$var wire 1 (x in1 $end
$var wire 1 o4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +x out $end
$var wire 1 )x in1 $end
$var wire 1 )x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *x out $end
$var wire 1 i$ in1 $end
$var wire 1 !5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,x out $end
$var wire 1 *x in1 $end
$var wire 1 *x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -x out $end
$var wire 1 +x in1 $end
$var wire 1 ,x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }w out $end
$var wire 1 -x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 !x Out $end
$var wire 1 i$ S $end
$var wire 1 n4 InpA $end
$var wire 1 ~4 InpB $end
$var wire 1 .x notS $end
$var wire 1 /x nand1 $end
$var wire 1 0x nand2 $end
$var wire 1 1x inputA $end
$var wire 1 2x inputB $end
$var wire 1 3x final_not $end

$scope module S_not $end
$var wire 1 .x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /x out $end
$var wire 1 .x in1 $end
$var wire 1 n4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1x out $end
$var wire 1 /x in1 $end
$var wire 1 /x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0x out $end
$var wire 1 i$ in1 $end
$var wire 1 ~4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2x out $end
$var wire 1 0x in1 $end
$var wire 1 0x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3x out $end
$var wire 1 1x in1 $end
$var wire 1 2x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !x out $end
$var wire 1 3x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 #x Out $end
$var wire 1 i$ S $end
$var wire 1 m4 InpA $end
$var wire 1 }4 InpB $end
$var wire 1 4x notS $end
$var wire 1 5x nand1 $end
$var wire 1 6x nand2 $end
$var wire 1 7x inputA $end
$var wire 1 8x inputB $end
$var wire 1 9x final_not $end

$scope module S_not $end
$var wire 1 4x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5x out $end
$var wire 1 4x in1 $end
$var wire 1 m4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7x out $end
$var wire 1 5x in1 $end
$var wire 1 5x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6x out $end
$var wire 1 i$ in1 $end
$var wire 1 }4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8x out $end
$var wire 1 6x in1 $end
$var wire 1 6x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9x out $end
$var wire 1 7x in1 $end
$var wire 1 8x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #x out $end
$var wire 1 9x in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 %x Out $end
$var wire 1 i$ S $end
$var wire 1 l4 InpA $end
$var wire 1 |4 InpB $end
$var wire 1 :x notS $end
$var wire 1 ;x nand1 $end
$var wire 1 <x nand2 $end
$var wire 1 =x inputA $end
$var wire 1 >x inputB $end
$var wire 1 ?x final_not $end

$scope module S_not $end
$var wire 1 :x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;x out $end
$var wire 1 :x in1 $end
$var wire 1 l4 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =x out $end
$var wire 1 ;x in1 $end
$var wire 1 ;x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <x out $end
$var wire 1 i$ in1 $end
$var wire 1 |4 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >x out $end
$var wire 1 <x in1 $end
$var wire 1 <x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?x out $end
$var wire 1 =x in1 $end
$var wire 1 >x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %x out $end
$var wire 1 ?x in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 ~w Out $end
$var wire 1 i$ S $end
$var wire 1 15 InpA $end
$var wire 1 A5 InpB $end
$var wire 1 @x notS $end
$var wire 1 Ax nand1 $end
$var wire 1 Bx nand2 $end
$var wire 1 Cx inputA $end
$var wire 1 Dx inputB $end
$var wire 1 Ex final_not $end

$scope module S_not $end
$var wire 1 @x out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ax out $end
$var wire 1 @x in1 $end
$var wire 1 15 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Cx out $end
$var wire 1 Ax in1 $end
$var wire 1 Ax in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Bx out $end
$var wire 1 i$ in1 $end
$var wire 1 A5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Dx out $end
$var wire 1 Bx in1 $end
$var wire 1 Bx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Ex out $end
$var wire 1 Cx in1 $end
$var wire 1 Dx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~w out $end
$var wire 1 Ex in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 "x Out $end
$var wire 1 i$ S $end
$var wire 1 05 InpA $end
$var wire 1 @5 InpB $end
$var wire 1 Fx notS $end
$var wire 1 Gx nand1 $end
$var wire 1 Hx nand2 $end
$var wire 1 Ix inputA $end
$var wire 1 Jx inputB $end
$var wire 1 Kx final_not $end

$scope module S_not $end
$var wire 1 Fx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Gx out $end
$var wire 1 Fx in1 $end
$var wire 1 05 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ix out $end
$var wire 1 Gx in1 $end
$var wire 1 Gx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Hx out $end
$var wire 1 i$ in1 $end
$var wire 1 @5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Jx out $end
$var wire 1 Hx in1 $end
$var wire 1 Hx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Kx out $end
$var wire 1 Ix in1 $end
$var wire 1 Jx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "x out $end
$var wire 1 Kx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 $x Out $end
$var wire 1 i$ S $end
$var wire 1 /5 InpA $end
$var wire 1 ?5 InpB $end
$var wire 1 Lx notS $end
$var wire 1 Mx nand1 $end
$var wire 1 Nx nand2 $end
$var wire 1 Ox inputA $end
$var wire 1 Px inputB $end
$var wire 1 Qx final_not $end

$scope module S_not $end
$var wire 1 Lx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Mx out $end
$var wire 1 Lx in1 $end
$var wire 1 /5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ox out $end
$var wire 1 Mx in1 $end
$var wire 1 Mx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Nx out $end
$var wire 1 i$ in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Px out $end
$var wire 1 Nx in1 $end
$var wire 1 Nx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Qx out $end
$var wire 1 Ox in1 $end
$var wire 1 Px in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $x out $end
$var wire 1 Qx in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 'x Out $end
$var wire 1 i$ S $end
$var wire 1 .5 InpA $end
$var wire 1 >5 InpB $end
$var wire 1 Rx notS $end
$var wire 1 Sx nand1 $end
$var wire 1 Tx nand2 $end
$var wire 1 Ux inputA $end
$var wire 1 Vx inputB $end
$var wire 1 Wx final_not $end

$scope module S_not $end
$var wire 1 Rx out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Sx out $end
$var wire 1 Rx in1 $end
$var wire 1 .5 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Ux out $end
$var wire 1 Sx in1 $end
$var wire 1 Sx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Tx out $end
$var wire 1 i$ in1 $end
$var wire 1 >5 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Vx out $end
$var wire 1 Tx in1 $end
$var wire 1 Tx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Wx out $end
$var wire 1 Ux in1 $end
$var wire 1 Vx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'x out $end
$var wire 1 Wx in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 x2 Out $end
$var wire 1 h$ S $end
$var wire 1 }w InpA $end
$var wire 1 ~w InpB $end
$var wire 1 Xx notS $end
$var wire 1 Yx nand1 $end
$var wire 1 Zx nand2 $end
$var wire 1 [x inputA $end
$var wire 1 \x inputB $end
$var wire 1 ]x final_not $end

$scope module S_not $end
$var wire 1 Xx out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Yx out $end
$var wire 1 Xx in1 $end
$var wire 1 }w in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [x out $end
$var wire 1 Yx in1 $end
$var wire 1 Yx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Zx out $end
$var wire 1 h$ in1 $end
$var wire 1 ~w in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \x out $end
$var wire 1 Zx in1 $end
$var wire 1 Zx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]x out $end
$var wire 1 [x in1 $end
$var wire 1 \x in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x2 out $end
$var wire 1 ]x in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 w2 Out $end
$var wire 1 h$ S $end
$var wire 1 !x InpA $end
$var wire 1 "x InpB $end
$var wire 1 ^x notS $end
$var wire 1 _x nand1 $end
$var wire 1 `x nand2 $end
$var wire 1 ax inputA $end
$var wire 1 bx inputB $end
$var wire 1 cx final_not $end

$scope module S_not $end
$var wire 1 ^x out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _x out $end
$var wire 1 ^x in1 $end
$var wire 1 !x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ax out $end
$var wire 1 _x in1 $end
$var wire 1 _x in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `x out $end
$var wire 1 h$ in1 $end
$var wire 1 "x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 bx out $end
$var wire 1 `x in1 $end
$var wire 1 `x in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 cx out $end
$var wire 1 ax in1 $end
$var wire 1 bx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w2 out $end
$var wire 1 cx in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 v2 Out $end
$var wire 1 h$ S $end
$var wire 1 #x InpA $end
$var wire 1 $x InpB $end
$var wire 1 dx notS $end
$var wire 1 ex nand1 $end
$var wire 1 fx nand2 $end
$var wire 1 gx inputA $end
$var wire 1 hx inputB $end
$var wire 1 ix final_not $end

$scope module S_not $end
$var wire 1 dx out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ex out $end
$var wire 1 dx in1 $end
$var wire 1 #x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 gx out $end
$var wire 1 ex in1 $end
$var wire 1 ex in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 fx out $end
$var wire 1 h$ in1 $end
$var wire 1 $x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 hx out $end
$var wire 1 fx in1 $end
$var wire 1 fx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ix out $end
$var wire 1 gx in1 $end
$var wire 1 hx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v2 out $end
$var wire 1 ix in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 u2 Out $end
$var wire 1 h$ S $end
$var wire 1 %x InpA $end
$var wire 1 'x InpB $end
$var wire 1 jx notS $end
$var wire 1 kx nand1 $end
$var wire 1 lx nand2 $end
$var wire 1 mx inputA $end
$var wire 1 nx inputB $end
$var wire 1 ox final_not $end

$scope module S_not $end
$var wire 1 jx out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 kx out $end
$var wire 1 jx in1 $end
$var wire 1 %x in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 mx out $end
$var wire 1 kx in1 $end
$var wire 1 kx in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 lx out $end
$var wire 1 h$ in1 $end
$var wire 1 'x in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 nx out $end
$var wire 1 lx in1 $end
$var wire 1 lx in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ox out $end
$var wire 1 mx in1 $end
$var wire 1 nx in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u2 out $end
$var wire 1 ox in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module ALUadder $end
$var parameter 32 px N $end
$var wire 1 '3 sum [15] $end
$var wire 1 (3 sum [14] $end
$var wire 1 )3 sum [13] $end
$var wire 1 *3 sum [12] $end
$var wire 1 +3 sum [11] $end
$var wire 1 ,3 sum [10] $end
$var wire 1 -3 sum [9] $end
$var wire 1 .3 sum [8] $end
$var wire 1 /3 sum [7] $end
$var wire 1 03 sum [6] $end
$var wire 1 13 sum [5] $end
$var wire 1 23 sum [4] $end
$var wire 1 33 sum [3] $end
$var wire 1 43 sum [2] $end
$var wire 1 53 sum [1] $end
$var wire 1 63 sum [0] $end
$var wire 1 M1 c_out $end
$var wire 1 L1 ofl $end
$var wire 1 E2 a [15] $end
$var wire 1 F2 a [14] $end
$var wire 1 G2 a [13] $end
$var wire 1 H2 a [12] $end
$var wire 1 I2 a [11] $end
$var wire 1 J2 a [10] $end
$var wire 1 K2 a [9] $end
$var wire 1 L2 a [8] $end
$var wire 1 M2 a [7] $end
$var wire 1 N2 a [6] $end
$var wire 1 O2 a [5] $end
$var wire 1 P2 a [4] $end
$var wire 1 Q2 a [3] $end
$var wire 1 R2 a [2] $end
$var wire 1 S2 a [1] $end
$var wire 1 T2 a [0] $end
$var wire 1 U2 b [15] $end
$var wire 1 V2 b [14] $end
$var wire 1 W2 b [13] $end
$var wire 1 X2 b [12] $end
$var wire 1 Y2 b [11] $end
$var wire 1 Z2 b [10] $end
$var wire 1 [2 b [9] $end
$var wire 1 \2 b [8] $end
$var wire 1 ]2 b [7] $end
$var wire 1 ^2 b [6] $end
$var wire 1 _2 b [5] $end
$var wire 1 `2 b [4] $end
$var wire 1 a2 b [3] $end
$var wire 1 b2 b [2] $end
$var wire 1 c2 b [1] $end
$var wire 1 d2 b [0] $end
$var wire 1 S$ c_in $end
$var wire 1 qx sign $end
$var wire 1 rx byte0_c $end
$var wire 1 sx byte1_c $end
$var wire 1 tx byte2_c $end

$scope module byte0 $end
$var parameter 32 ux N $end
$var wire 1 33 sum [3] $end
$var wire 1 43 sum [2] $end
$var wire 1 53 sum [1] $end
$var wire 1 63 sum [0] $end
$var wire 1 rx c_out $end
$var wire 1 Q2 a [3] $end
$var wire 1 R2 a [2] $end
$var wire 1 S2 a [1] $end
$var wire 1 T2 a [0] $end
$var wire 1 a2 b [3] $end
$var wire 1 b2 b [2] $end
$var wire 1 c2 b [1] $end
$var wire 1 d2 b [0] $end
$var wire 1 S$ c_in $end
$var wire 1 vx bit0_c $end
$var wire 1 wx bit1_c $end
$var wire 1 xx bit2_c $end

$scope module bit0 $end
$var wire 1 63 s $end
$var wire 1 vx c_out $end
$var wire 1 T2 a $end
$var wire 1 d2 b $end
$var wire 1 S$ c_in $end
$var wire 1 yx sumXOR $end
$var wire 1 zx AB_nand $end
$var wire 1 {x AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 yx out $end
$var wire 1 T2 in1 $end
$var wire 1 d2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 63 out $end
$var wire 1 yx in1 $end
$var wire 1 S$ in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 zx out $end
$var wire 1 T2 in1 $end
$var wire 1 d2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 {x out $end
$var wire 1 yx in1 $end
$var wire 1 S$ in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 vx out $end
$var wire 1 {x in1 $end
$var wire 1 zx in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 53 s $end
$var wire 1 wx c_out $end
$var wire 1 S2 a $end
$var wire 1 c2 b $end
$var wire 1 vx c_in $end
$var wire 1 |x sumXOR $end
$var wire 1 }x AB_nand $end
$var wire 1 ~x AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 |x out $end
$var wire 1 S2 in1 $end
$var wire 1 c2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 53 out $end
$var wire 1 |x in1 $end
$var wire 1 vx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 }x out $end
$var wire 1 S2 in1 $end
$var wire 1 c2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ~x out $end
$var wire 1 |x in1 $end
$var wire 1 vx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 wx out $end
$var wire 1 ~x in1 $end
$var wire 1 }x in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 43 s $end
$var wire 1 xx c_out $end
$var wire 1 R2 a $end
$var wire 1 b2 b $end
$var wire 1 wx c_in $end
$var wire 1 !y sumXOR $end
$var wire 1 "y AB_nand $end
$var wire 1 #y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 !y out $end
$var wire 1 R2 in1 $end
$var wire 1 b2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 43 out $end
$var wire 1 !y in1 $end
$var wire 1 wx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 "y out $end
$var wire 1 R2 in1 $end
$var wire 1 b2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 #y out $end
$var wire 1 !y in1 $end
$var wire 1 wx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 xx out $end
$var wire 1 #y in1 $end
$var wire 1 "y in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 33 s $end
$var wire 1 rx c_out $end
$var wire 1 Q2 a $end
$var wire 1 a2 b $end
$var wire 1 xx c_in $end
$var wire 1 $y sumXOR $end
$var wire 1 %y AB_nand $end
$var wire 1 &y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 $y out $end
$var wire 1 Q2 in1 $end
$var wire 1 a2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 33 out $end
$var wire 1 $y in1 $end
$var wire 1 xx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 %y out $end
$var wire 1 Q2 in1 $end
$var wire 1 a2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 &y out $end
$var wire 1 $y in1 $end
$var wire 1 xx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 rx out $end
$var wire 1 &y in1 $end
$var wire 1 %y in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 'y N $end
$var wire 1 /3 sum [3] $end
$var wire 1 03 sum [2] $end
$var wire 1 13 sum [1] $end
$var wire 1 23 sum [0] $end
$var wire 1 sx c_out $end
$var wire 1 M2 a [3] $end
$var wire 1 N2 a [2] $end
$var wire 1 O2 a [1] $end
$var wire 1 P2 a [0] $end
$var wire 1 ]2 b [3] $end
$var wire 1 ^2 b [2] $end
$var wire 1 _2 b [1] $end
$var wire 1 `2 b [0] $end
$var wire 1 rx c_in $end
$var wire 1 (y bit0_c $end
$var wire 1 )y bit1_c $end
$var wire 1 *y bit2_c $end

$scope module bit0 $end
$var wire 1 23 s $end
$var wire 1 (y c_out $end
$var wire 1 P2 a $end
$var wire 1 `2 b $end
$var wire 1 rx c_in $end
$var wire 1 +y sumXOR $end
$var wire 1 ,y AB_nand $end
$var wire 1 -y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 +y out $end
$var wire 1 P2 in1 $end
$var wire 1 `2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 23 out $end
$var wire 1 +y in1 $end
$var wire 1 rx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ,y out $end
$var wire 1 P2 in1 $end
$var wire 1 `2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 -y out $end
$var wire 1 +y in1 $end
$var wire 1 rx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 (y out $end
$var wire 1 -y in1 $end
$var wire 1 ,y in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 13 s $end
$var wire 1 )y c_out $end
$var wire 1 O2 a $end
$var wire 1 _2 b $end
$var wire 1 (y c_in $end
$var wire 1 .y sumXOR $end
$var wire 1 /y AB_nand $end
$var wire 1 0y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 .y out $end
$var wire 1 O2 in1 $end
$var wire 1 _2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 13 out $end
$var wire 1 .y in1 $end
$var wire 1 (y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 /y out $end
$var wire 1 O2 in1 $end
$var wire 1 _2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 0y out $end
$var wire 1 .y in1 $end
$var wire 1 (y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 )y out $end
$var wire 1 0y in1 $end
$var wire 1 /y in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 03 s $end
$var wire 1 *y c_out $end
$var wire 1 N2 a $end
$var wire 1 ^2 b $end
$var wire 1 )y c_in $end
$var wire 1 1y sumXOR $end
$var wire 1 2y AB_nand $end
$var wire 1 3y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 1y out $end
$var wire 1 N2 in1 $end
$var wire 1 ^2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 03 out $end
$var wire 1 1y in1 $end
$var wire 1 )y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 2y out $end
$var wire 1 N2 in1 $end
$var wire 1 ^2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 3y out $end
$var wire 1 1y in1 $end
$var wire 1 )y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 *y out $end
$var wire 1 3y in1 $end
$var wire 1 2y in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 /3 s $end
$var wire 1 sx c_out $end
$var wire 1 M2 a $end
$var wire 1 ]2 b $end
$var wire 1 *y c_in $end
$var wire 1 4y sumXOR $end
$var wire 1 5y AB_nand $end
$var wire 1 6y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 4y out $end
$var wire 1 M2 in1 $end
$var wire 1 ]2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 /3 out $end
$var wire 1 4y in1 $end
$var wire 1 *y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 5y out $end
$var wire 1 M2 in1 $end
$var wire 1 ]2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 6y out $end
$var wire 1 4y in1 $end
$var wire 1 *y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 sx out $end
$var wire 1 6y in1 $end
$var wire 1 5y in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 7y N $end
$var wire 1 +3 sum [3] $end
$var wire 1 ,3 sum [2] $end
$var wire 1 -3 sum [1] $end
$var wire 1 .3 sum [0] $end
$var wire 1 tx c_out $end
$var wire 1 I2 a [3] $end
$var wire 1 J2 a [2] $end
$var wire 1 K2 a [1] $end
$var wire 1 L2 a [0] $end
$var wire 1 Y2 b [3] $end
$var wire 1 Z2 b [2] $end
$var wire 1 [2 b [1] $end
$var wire 1 \2 b [0] $end
$var wire 1 sx c_in $end
$var wire 1 8y bit0_c $end
$var wire 1 9y bit1_c $end
$var wire 1 :y bit2_c $end

$scope module bit0 $end
$var wire 1 .3 s $end
$var wire 1 8y c_out $end
$var wire 1 L2 a $end
$var wire 1 \2 b $end
$var wire 1 sx c_in $end
$var wire 1 ;y sumXOR $end
$var wire 1 <y AB_nand $end
$var wire 1 =y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ;y out $end
$var wire 1 L2 in1 $end
$var wire 1 \2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 .3 out $end
$var wire 1 ;y in1 $end
$var wire 1 sx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 <y out $end
$var wire 1 L2 in1 $end
$var wire 1 \2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 =y out $end
$var wire 1 ;y in1 $end
$var wire 1 sx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 8y out $end
$var wire 1 =y in1 $end
$var wire 1 <y in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 -3 s $end
$var wire 1 9y c_out $end
$var wire 1 K2 a $end
$var wire 1 [2 b $end
$var wire 1 8y c_in $end
$var wire 1 >y sumXOR $end
$var wire 1 ?y AB_nand $end
$var wire 1 @y AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 >y out $end
$var wire 1 K2 in1 $end
$var wire 1 [2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 -3 out $end
$var wire 1 >y in1 $end
$var wire 1 8y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ?y out $end
$var wire 1 K2 in1 $end
$var wire 1 [2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 @y out $end
$var wire 1 >y in1 $end
$var wire 1 8y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 9y out $end
$var wire 1 @y in1 $end
$var wire 1 ?y in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 ,3 s $end
$var wire 1 :y c_out $end
$var wire 1 J2 a $end
$var wire 1 Z2 b $end
$var wire 1 9y c_in $end
$var wire 1 Ay sumXOR $end
$var wire 1 By AB_nand $end
$var wire 1 Cy AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Ay out $end
$var wire 1 J2 in1 $end
$var wire 1 Z2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ,3 out $end
$var wire 1 Ay in1 $end
$var wire 1 9y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 By out $end
$var wire 1 J2 in1 $end
$var wire 1 Z2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Cy out $end
$var wire 1 Ay in1 $end
$var wire 1 9y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 :y out $end
$var wire 1 Cy in1 $end
$var wire 1 By in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 +3 s $end
$var wire 1 tx c_out $end
$var wire 1 I2 a $end
$var wire 1 Y2 b $end
$var wire 1 :y c_in $end
$var wire 1 Dy sumXOR $end
$var wire 1 Ey AB_nand $end
$var wire 1 Fy AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Dy out $end
$var wire 1 I2 in1 $end
$var wire 1 Y2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 +3 out $end
$var wire 1 Dy in1 $end
$var wire 1 :y in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Ey out $end
$var wire 1 I2 in1 $end
$var wire 1 Y2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Fy out $end
$var wire 1 Dy in1 $end
$var wire 1 :y in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 tx out $end
$var wire 1 Fy in1 $end
$var wire 1 Ey in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 Gy N $end
$var wire 1 '3 sum [3] $end
$var wire 1 (3 sum [2] $end
$var wire 1 )3 sum [1] $end
$var wire 1 *3 sum [0] $end
$var wire 1 M1 c_out $end
$var wire 1 E2 a [3] $end
$var wire 1 F2 a [2] $end
$var wire 1 G2 a [1] $end
$var wire 1 H2 a [0] $end
$var wire 1 U2 b [3] $end
$var wire 1 V2 b [2] $end
$var wire 1 W2 b [1] $end
$var wire 1 X2 b [0] $end
$var wire 1 tx c_in $end
$var wire 1 Hy bit0_c $end
$var wire 1 Iy bit1_c $end
$var wire 1 Jy bit2_c $end

$scope module bit0 $end
$var wire 1 *3 s $end
$var wire 1 Hy c_out $end
$var wire 1 H2 a $end
$var wire 1 X2 b $end
$var wire 1 tx c_in $end
$var wire 1 Ky sumXOR $end
$var wire 1 Ly AB_nand $end
$var wire 1 My AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Ky out $end
$var wire 1 H2 in1 $end
$var wire 1 X2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 *3 out $end
$var wire 1 Ky in1 $end
$var wire 1 tx in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Ly out $end
$var wire 1 H2 in1 $end
$var wire 1 X2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 My out $end
$var wire 1 Ky in1 $end
$var wire 1 tx in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Hy out $end
$var wire 1 My in1 $end
$var wire 1 Ly in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 )3 s $end
$var wire 1 Iy c_out $end
$var wire 1 G2 a $end
$var wire 1 W2 b $end
$var wire 1 Hy c_in $end
$var wire 1 Ny sumXOR $end
$var wire 1 Oy AB_nand $end
$var wire 1 Py AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Ny out $end
$var wire 1 G2 in1 $end
$var wire 1 W2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 )3 out $end
$var wire 1 Ny in1 $end
$var wire 1 Hy in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Oy out $end
$var wire 1 G2 in1 $end
$var wire 1 W2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Py out $end
$var wire 1 Ny in1 $end
$var wire 1 Hy in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Iy out $end
$var wire 1 Py in1 $end
$var wire 1 Oy in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 (3 s $end
$var wire 1 Jy c_out $end
$var wire 1 F2 a $end
$var wire 1 V2 b $end
$var wire 1 Iy c_in $end
$var wire 1 Qy sumXOR $end
$var wire 1 Ry AB_nand $end
$var wire 1 Sy AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Qy out $end
$var wire 1 F2 in1 $end
$var wire 1 V2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 (3 out $end
$var wire 1 Qy in1 $end
$var wire 1 Iy in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Ry out $end
$var wire 1 F2 in1 $end
$var wire 1 V2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Sy out $end
$var wire 1 Qy in1 $end
$var wire 1 Iy in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Jy out $end
$var wire 1 Sy in1 $end
$var wire 1 Ry in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 '3 s $end
$var wire 1 M1 c_out $end
$var wire 1 E2 a $end
$var wire 1 U2 b $end
$var wire 1 Jy c_in $end
$var wire 1 Ty sumXOR $end
$var wire 1 Uy AB_nand $end
$var wire 1 Vy AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Ty out $end
$var wire 1 E2 in1 $end
$var wire 1 U2 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 '3 out $end
$var wire 1 Ty in1 $end
$var wire 1 Jy in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Uy out $end
$var wire 1 E2 in1 $end
$var wire 1 U2 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 Vy out $end
$var wire 1 Ty in1 $end
$var wire 1 Jy in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 M1 out $end
$var wire 1 Vy in1 $end
$var wire 1 Uy in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module oper_4 $end
$var parameter 32 Wy OPERAND_WIDTH $end
$var parameter 32 Xy SHAMT_WIDTH $end
$var parameter 32 Yy NUM_OPERATIONS $end
$var wire 1 E2 in [15] $end
$var wire 1 F2 in [14] $end
$var wire 1 G2 in [13] $end
$var wire 1 H2 in [12] $end
$var wire 1 I2 in [11] $end
$var wire 1 J2 in [10] $end
$var wire 1 K2 in [9] $end
$var wire 1 L2 in [8] $end
$var wire 1 M2 in [7] $end
$var wire 1 N2 in [6] $end
$var wire 1 O2 in [5] $end
$var wire 1 P2 in [4] $end
$var wire 1 Q2 in [3] $end
$var wire 1 R2 in [2] $end
$var wire 1 S2 in [1] $end
$var wire 1 T2 in [0] $end
$var wire 1 a2 shamt [3] $end
$var wire 1 b2 shamt [2] $end
$var wire 1 c2 shamt [1] $end
$var wire 1 d2 shamt [0] $end
$var wire 1 )4 out [15] $end
$var wire 1 *4 out [14] $end
$var wire 1 +4 out [13] $end
$var wire 1 ,4 out [12] $end
$var wire 1 -4 out [11] $end
$var wire 1 .4 out [10] $end
$var wire 1 /4 out [9] $end
$var wire 1 04 out [8] $end
$var wire 1 14 out [7] $end
$var wire 1 24 out [6] $end
$var wire 1 34 out [5] $end
$var wire 1 44 out [4] $end
$var wire 1 54 out [3] $end
$var wire 1 64 out [2] $end
$var wire 1 74 out [1] $end
$var wire 1 84 out [0] $end
$var wire 1 Zy shift1 [15] $end
$var wire 1 [y shift1 [14] $end
$var wire 1 \y shift1 [13] $end
$var wire 1 ]y shift1 [12] $end
$var wire 1 ^y shift1 [11] $end
$var wire 1 _y shift1 [10] $end
$var wire 1 `y shift1 [9] $end
$var wire 1 ay shift1 [8] $end
$var wire 1 by shift1 [7] $end
$var wire 1 cy shift1 [6] $end
$var wire 1 dy shift1 [5] $end
$var wire 1 ey shift1 [4] $end
$var wire 1 fy shift1 [3] $end
$var wire 1 gy shift1 [2] $end
$var wire 1 hy shift1 [1] $end
$var wire 1 iy shift1 [0] $end
$var wire 1 jy shift2 [15] $end
$var wire 1 ky shift2 [14] $end
$var wire 1 ly shift2 [13] $end
$var wire 1 my shift2 [12] $end
$var wire 1 ny shift2 [11] $end
$var wire 1 oy shift2 [10] $end
$var wire 1 py shift2 [9] $end
$var wire 1 qy shift2 [8] $end
$var wire 1 ry shift2 [7] $end
$var wire 1 sy shift2 [6] $end
$var wire 1 ty shift2 [5] $end
$var wire 1 uy shift2 [4] $end
$var wire 1 vy shift2 [3] $end
$var wire 1 wy shift2 [2] $end
$var wire 1 xy shift2 [1] $end
$var wire 1 yy shift2 [0] $end
$var wire 1 zy shift4 [15] $end
$var wire 1 {y shift4 [14] $end
$var wire 1 |y shift4 [13] $end
$var wire 1 }y shift4 [12] $end
$var wire 1 ~y shift4 [11] $end
$var wire 1 !z shift4 [10] $end
$var wire 1 "z shift4 [9] $end
$var wire 1 #z shift4 [8] $end
$var wire 1 $z shift4 [7] $end
$var wire 1 %z shift4 [6] $end
$var wire 1 &z shift4 [5] $end
$var wire 1 'z shift4 [4] $end
$var wire 1 (z shift4 [3] $end
$var wire 1 )z shift4 [2] $end
$var wire 1 *z shift4 [1] $end
$var wire 1 +z shift4 [0] $end

$scope module shift1_byte0 $end
$var wire 1 fy Out [3] $end
$var wire 1 gy Out [2] $end
$var wire 1 hy Out [1] $end
$var wire 1 iy Out [0] $end
$var wire 1 ,z S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 Q2 InpA [3] $end
$var wire 1 R2 InpA [2] $end
$var wire 1 S2 InpA [1] $end
$var wire 1 T2 InpA [0] $end
$var wire 1 P2 InpB [3] $end
$var wire 1 Q2 InpB [2] $end
$var wire 1 R2 InpB [1] $end
$var wire 1 S2 InpB [0] $end
$var wire 1 -z InpC [3] $end
$var wire 1 .z InpC [2] $end
$var wire 1 /z InpC [1] $end
$var wire 1 0z InpC [0] $end
$var wire 1 1z InpD [3] $end
$var wire 1 2z InpD [2] $end
$var wire 1 3z InpD [1] $end
$var wire 1 4z InpD [0] $end
$var wire 1 5z stage1_1_bit0 $end
$var wire 1 6z stage1_2_bit0 $end
$var wire 1 7z stage1_1_bit1 $end
$var wire 1 8z stage1_2_bit1 $end
$var wire 1 9z stage1_1_bit2 $end
$var wire 1 :z stage1_2_bit2 $end
$var wire 1 ;z stage1_1_bit3 $end
$var wire 1 <z stage1_2_bit4 $end
$var wire 1 =z stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 5z Out $end
$var wire 1 d2 S $end
$var wire 1 T2 InpA $end
$var wire 1 S2 InpB $end
$var wire 1 >z notS $end
$var wire 1 ?z nand1 $end
$var wire 1 @z nand2 $end
$var wire 1 Az inputA $end
$var wire 1 Bz inputB $end
$var wire 1 Cz final_not $end

$scope module S_not $end
$var wire 1 >z out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?z out $end
$var wire 1 >z in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Az out $end
$var wire 1 ?z in1 $end
$var wire 1 ?z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @z out $end
$var wire 1 d2 in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Bz out $end
$var wire 1 @z in1 $end
$var wire 1 @z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Cz out $end
$var wire 1 Az in1 $end
$var wire 1 Bz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5z out $end
$var wire 1 Cz in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 7z Out $end
$var wire 1 d2 S $end
$var wire 1 S2 InpA $end
$var wire 1 R2 InpB $end
$var wire 1 Dz notS $end
$var wire 1 Ez nand1 $end
$var wire 1 Fz nand2 $end
$var wire 1 Gz inputA $end
$var wire 1 Hz inputB $end
$var wire 1 Iz final_not $end

$scope module S_not $end
$var wire 1 Dz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Ez out $end
$var wire 1 Dz in1 $end
$var wire 1 S2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Gz out $end
$var wire 1 Ez in1 $end
$var wire 1 Ez in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Fz out $end
$var wire 1 d2 in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Hz out $end
$var wire 1 Fz in1 $end
$var wire 1 Fz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Iz out $end
$var wire 1 Gz in1 $end
$var wire 1 Hz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7z out $end
$var wire 1 Iz in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 9z Out $end
$var wire 1 d2 S $end
$var wire 1 R2 InpA $end
$var wire 1 Q2 InpB $end
$var wire 1 Jz notS $end
$var wire 1 Kz nand1 $end
$var wire 1 Lz nand2 $end
$var wire 1 Mz inputA $end
$var wire 1 Nz inputB $end
$var wire 1 Oz final_not $end

$scope module S_not $end
$var wire 1 Jz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Kz out $end
$var wire 1 Jz in1 $end
$var wire 1 R2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Mz out $end
$var wire 1 Kz in1 $end
$var wire 1 Kz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Lz out $end
$var wire 1 d2 in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Nz out $end
$var wire 1 Lz in1 $end
$var wire 1 Lz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Oz out $end
$var wire 1 Mz in1 $end
$var wire 1 Nz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9z out $end
$var wire 1 Oz in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ;z Out $end
$var wire 1 d2 S $end
$var wire 1 Q2 InpA $end
$var wire 1 P2 InpB $end
$var wire 1 Pz notS $end
$var wire 1 Qz nand1 $end
$var wire 1 Rz nand2 $end
$var wire 1 Sz inputA $end
$var wire 1 Tz inputB $end
$var wire 1 Uz final_not $end

$scope module S_not $end
$var wire 1 Pz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Qz out $end
$var wire 1 Pz in1 $end
$var wire 1 Q2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Sz out $end
$var wire 1 Qz in1 $end
$var wire 1 Qz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Rz out $end
$var wire 1 d2 in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Tz out $end
$var wire 1 Rz in1 $end
$var wire 1 Rz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Uz out $end
$var wire 1 Sz in1 $end
$var wire 1 Tz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ;z out $end
$var wire 1 Uz in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 6z Out $end
$var wire 1 d2 S $end
$var wire 1 0z InpA $end
$var wire 1 4z InpB $end
$var wire 1 Vz notS $end
$var wire 1 Wz nand1 $end
$var wire 1 Xz nand2 $end
$var wire 1 Yz inputA $end
$var wire 1 Zz inputB $end
$var wire 1 [z final_not $end

$scope module S_not $end
$var wire 1 Vz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Wz out $end
$var wire 1 Vz in1 $end
$var wire 1 0z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Yz out $end
$var wire 1 Wz in1 $end
$var wire 1 Wz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Xz out $end
$var wire 1 d2 in1 $end
$var wire 1 4z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Zz out $end
$var wire 1 Xz in1 $end
$var wire 1 Xz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [z out $end
$var wire 1 Yz in1 $end
$var wire 1 Zz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6z out $end
$var wire 1 [z in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 8z Out $end
$var wire 1 d2 S $end
$var wire 1 /z InpA $end
$var wire 1 3z InpB $end
$var wire 1 \z notS $end
$var wire 1 ]z nand1 $end
$var wire 1 ^z nand2 $end
$var wire 1 _z inputA $end
$var wire 1 `z inputB $end
$var wire 1 az final_not $end

$scope module S_not $end
$var wire 1 \z out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]z out $end
$var wire 1 \z in1 $end
$var wire 1 /z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _z out $end
$var wire 1 ]z in1 $end
$var wire 1 ]z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^z out $end
$var wire 1 d2 in1 $end
$var wire 1 3z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `z out $end
$var wire 1 ^z in1 $end
$var wire 1 ^z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 az out $end
$var wire 1 _z in1 $end
$var wire 1 `z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8z out $end
$var wire 1 az in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 :z Out $end
$var wire 1 d2 S $end
$var wire 1 .z InpA $end
$var wire 1 2z InpB $end
$var wire 1 bz notS $end
$var wire 1 cz nand1 $end
$var wire 1 dz nand2 $end
$var wire 1 ez inputA $end
$var wire 1 fz inputB $end
$var wire 1 gz final_not $end

$scope module S_not $end
$var wire 1 bz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 cz out $end
$var wire 1 bz in1 $end
$var wire 1 .z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ez out $end
$var wire 1 cz in1 $end
$var wire 1 cz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 dz out $end
$var wire 1 d2 in1 $end
$var wire 1 2z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 fz out $end
$var wire 1 dz in1 $end
$var wire 1 dz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 gz out $end
$var wire 1 ez in1 $end
$var wire 1 fz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 :z out $end
$var wire 1 gz in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 =z Out $end
$var wire 1 d2 S $end
$var wire 1 -z InpA $end
$var wire 1 1z InpB $end
$var wire 1 hz notS $end
$var wire 1 iz nand1 $end
$var wire 1 jz nand2 $end
$var wire 1 kz inputA $end
$var wire 1 lz inputB $end
$var wire 1 mz final_not $end

$scope module S_not $end
$var wire 1 hz out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 iz out $end
$var wire 1 hz in1 $end
$var wire 1 -z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 kz out $end
$var wire 1 iz in1 $end
$var wire 1 iz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 jz out $end
$var wire 1 d2 in1 $end
$var wire 1 1z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 lz out $end
$var wire 1 jz in1 $end
$var wire 1 jz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 mz out $end
$var wire 1 kz in1 $end
$var wire 1 lz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =z out $end
$var wire 1 mz in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 iy Out $end
$var wire 1 ,z S $end
$var wire 1 5z InpA $end
$var wire 1 6z InpB $end
$var wire 1 nz notS $end
$var wire 1 oz nand1 $end
$var wire 1 pz nand2 $end
$var wire 1 qz inputA $end
$var wire 1 rz inputB $end
$var wire 1 sz final_not $end

$scope module S_not $end
$var wire 1 nz out $end
$var wire 1 ,z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 oz out $end
$var wire 1 nz in1 $end
$var wire 1 5z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 qz out $end
$var wire 1 oz in1 $end
$var wire 1 oz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 pz out $end
$var wire 1 ,z in1 $end
$var wire 1 6z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 rz out $end
$var wire 1 pz in1 $end
$var wire 1 pz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 sz out $end
$var wire 1 qz in1 $end
$var wire 1 rz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 iy out $end
$var wire 1 sz in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 hy Out $end
$var wire 1 ,z S $end
$var wire 1 7z InpA $end
$var wire 1 8z InpB $end
$var wire 1 tz notS $end
$var wire 1 uz nand1 $end
$var wire 1 vz nand2 $end
$var wire 1 wz inputA $end
$var wire 1 xz inputB $end
$var wire 1 yz final_not $end

$scope module S_not $end
$var wire 1 tz out $end
$var wire 1 ,z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 uz out $end
$var wire 1 tz in1 $end
$var wire 1 7z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 wz out $end
$var wire 1 uz in1 $end
$var wire 1 uz in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 vz out $end
$var wire 1 ,z in1 $end
$var wire 1 8z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 xz out $end
$var wire 1 vz in1 $end
$var wire 1 vz in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 yz out $end
$var wire 1 wz in1 $end
$var wire 1 xz in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 hy out $end
$var wire 1 yz in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 gy Out $end
$var wire 1 ,z S $end
$var wire 1 9z InpA $end
$var wire 1 :z InpB $end
$var wire 1 zz notS $end
$var wire 1 {z nand1 $end
$var wire 1 |z nand2 $end
$var wire 1 }z inputA $end
$var wire 1 ~z inputB $end
$var wire 1 !{ final_not $end

$scope module S_not $end
$var wire 1 zz out $end
$var wire 1 ,z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {z out $end
$var wire 1 zz in1 $end
$var wire 1 9z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }z out $end
$var wire 1 {z in1 $end
$var wire 1 {z in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |z out $end
$var wire 1 ,z in1 $end
$var wire 1 :z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~z out $end
$var wire 1 |z in1 $end
$var wire 1 |z in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !{ out $end
$var wire 1 }z in1 $end
$var wire 1 ~z in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 gy out $end
$var wire 1 !{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 fy Out $end
$var wire 1 ,z S $end
$var wire 1 ;z InpA $end
$var wire 1 =z InpB $end
$var wire 1 "{ notS $end
$var wire 1 #{ nand1 $end
$var wire 1 ${ nand2 $end
$var wire 1 %{ inputA $end
$var wire 1 &{ inputB $end
$var wire 1 '{ final_not $end

$scope module S_not $end
$var wire 1 "{ out $end
$var wire 1 ,z in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #{ out $end
$var wire 1 "{ in1 $end
$var wire 1 ;z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %{ out $end
$var wire 1 #{ in1 $end
$var wire 1 #{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ${ out $end
$var wire 1 ,z in1 $end
$var wire 1 =z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &{ out $end
$var wire 1 ${ in1 $end
$var wire 1 ${ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '{ out $end
$var wire 1 %{ in1 $end
$var wire 1 &{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 fy out $end
$var wire 1 '{ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte1 $end
$var wire 1 by Out [3] $end
$var wire 1 cy Out [2] $end
$var wire 1 dy Out [1] $end
$var wire 1 ey Out [0] $end
$var wire 1 ({ S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 M2 InpA [3] $end
$var wire 1 N2 InpA [2] $end
$var wire 1 O2 InpA [1] $end
$var wire 1 P2 InpA [0] $end
$var wire 1 L2 InpB [3] $end
$var wire 1 M2 InpB [2] $end
$var wire 1 N2 InpB [1] $end
$var wire 1 O2 InpB [0] $end
$var wire 1 ){ InpC [3] $end
$var wire 1 *{ InpC [2] $end
$var wire 1 +{ InpC [1] $end
$var wire 1 ,{ InpC [0] $end
$var wire 1 -{ InpD [3] $end
$var wire 1 .{ InpD [2] $end
$var wire 1 /{ InpD [1] $end
$var wire 1 0{ InpD [0] $end
$var wire 1 1{ stage1_1_bit0 $end
$var wire 1 2{ stage1_2_bit0 $end
$var wire 1 3{ stage1_1_bit1 $end
$var wire 1 4{ stage1_2_bit1 $end
$var wire 1 5{ stage1_1_bit2 $end
$var wire 1 6{ stage1_2_bit2 $end
$var wire 1 7{ stage1_1_bit3 $end
$var wire 1 8{ stage1_2_bit4 $end
$var wire 1 9{ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 1{ Out $end
$var wire 1 d2 S $end
$var wire 1 P2 InpA $end
$var wire 1 O2 InpB $end
$var wire 1 :{ notS $end
$var wire 1 ;{ nand1 $end
$var wire 1 <{ nand2 $end
$var wire 1 ={ inputA $end
$var wire 1 >{ inputB $end
$var wire 1 ?{ final_not $end

$scope module S_not $end
$var wire 1 :{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;{ out $end
$var wire 1 :{ in1 $end
$var wire 1 P2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ={ out $end
$var wire 1 ;{ in1 $end
$var wire 1 ;{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <{ out $end
$var wire 1 d2 in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >{ out $end
$var wire 1 <{ in1 $end
$var wire 1 <{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?{ out $end
$var wire 1 ={ in1 $end
$var wire 1 >{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1{ out $end
$var wire 1 ?{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 3{ Out $end
$var wire 1 d2 S $end
$var wire 1 O2 InpA $end
$var wire 1 N2 InpB $end
$var wire 1 @{ notS $end
$var wire 1 A{ nand1 $end
$var wire 1 B{ nand2 $end
$var wire 1 C{ inputA $end
$var wire 1 D{ inputB $end
$var wire 1 E{ final_not $end

$scope module S_not $end
$var wire 1 @{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A{ out $end
$var wire 1 @{ in1 $end
$var wire 1 O2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C{ out $end
$var wire 1 A{ in1 $end
$var wire 1 A{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B{ out $end
$var wire 1 d2 in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D{ out $end
$var wire 1 B{ in1 $end
$var wire 1 B{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E{ out $end
$var wire 1 C{ in1 $end
$var wire 1 D{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3{ out $end
$var wire 1 E{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 5{ Out $end
$var wire 1 d2 S $end
$var wire 1 N2 InpA $end
$var wire 1 M2 InpB $end
$var wire 1 F{ notS $end
$var wire 1 G{ nand1 $end
$var wire 1 H{ nand2 $end
$var wire 1 I{ inputA $end
$var wire 1 J{ inputB $end
$var wire 1 K{ final_not $end

$scope module S_not $end
$var wire 1 F{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G{ out $end
$var wire 1 F{ in1 $end
$var wire 1 N2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I{ out $end
$var wire 1 G{ in1 $end
$var wire 1 G{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H{ out $end
$var wire 1 d2 in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J{ out $end
$var wire 1 H{ in1 $end
$var wire 1 H{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K{ out $end
$var wire 1 I{ in1 $end
$var wire 1 J{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5{ out $end
$var wire 1 K{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 7{ Out $end
$var wire 1 d2 S $end
$var wire 1 M2 InpA $end
$var wire 1 L2 InpB $end
$var wire 1 L{ notS $end
$var wire 1 M{ nand1 $end
$var wire 1 N{ nand2 $end
$var wire 1 O{ inputA $end
$var wire 1 P{ inputB $end
$var wire 1 Q{ final_not $end

$scope module S_not $end
$var wire 1 L{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M{ out $end
$var wire 1 L{ in1 $end
$var wire 1 M2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O{ out $end
$var wire 1 M{ in1 $end
$var wire 1 M{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N{ out $end
$var wire 1 d2 in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P{ out $end
$var wire 1 N{ in1 $end
$var wire 1 N{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q{ out $end
$var wire 1 O{ in1 $end
$var wire 1 P{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 7{ out $end
$var wire 1 Q{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 2{ Out $end
$var wire 1 d2 S $end
$var wire 1 ,{ InpA $end
$var wire 1 0{ InpB $end
$var wire 1 R{ notS $end
$var wire 1 S{ nand1 $end
$var wire 1 T{ nand2 $end
$var wire 1 U{ inputA $end
$var wire 1 V{ inputB $end
$var wire 1 W{ final_not $end

$scope module S_not $end
$var wire 1 R{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S{ out $end
$var wire 1 R{ in1 $end
$var wire 1 ,{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U{ out $end
$var wire 1 S{ in1 $end
$var wire 1 S{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T{ out $end
$var wire 1 d2 in1 $end
$var wire 1 0{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V{ out $end
$var wire 1 T{ in1 $end
$var wire 1 T{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W{ out $end
$var wire 1 U{ in1 $end
$var wire 1 V{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2{ out $end
$var wire 1 W{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 4{ Out $end
$var wire 1 d2 S $end
$var wire 1 +{ InpA $end
$var wire 1 /{ InpB $end
$var wire 1 X{ notS $end
$var wire 1 Y{ nand1 $end
$var wire 1 Z{ nand2 $end
$var wire 1 [{ inputA $end
$var wire 1 \{ inputB $end
$var wire 1 ]{ final_not $end

$scope module S_not $end
$var wire 1 X{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y{ out $end
$var wire 1 X{ in1 $end
$var wire 1 +{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [{ out $end
$var wire 1 Y{ in1 $end
$var wire 1 Y{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z{ out $end
$var wire 1 d2 in1 $end
$var wire 1 /{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \{ out $end
$var wire 1 Z{ in1 $end
$var wire 1 Z{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]{ out $end
$var wire 1 [{ in1 $end
$var wire 1 \{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4{ out $end
$var wire 1 ]{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 6{ Out $end
$var wire 1 d2 S $end
$var wire 1 *{ InpA $end
$var wire 1 .{ InpB $end
$var wire 1 ^{ notS $end
$var wire 1 _{ nand1 $end
$var wire 1 `{ nand2 $end
$var wire 1 a{ inputA $end
$var wire 1 b{ inputB $end
$var wire 1 c{ final_not $end

$scope module S_not $end
$var wire 1 ^{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _{ out $end
$var wire 1 ^{ in1 $end
$var wire 1 *{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a{ out $end
$var wire 1 _{ in1 $end
$var wire 1 _{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `{ out $end
$var wire 1 d2 in1 $end
$var wire 1 .{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b{ out $end
$var wire 1 `{ in1 $end
$var wire 1 `{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c{ out $end
$var wire 1 a{ in1 $end
$var wire 1 b{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6{ out $end
$var wire 1 c{ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 9{ Out $end
$var wire 1 d2 S $end
$var wire 1 ){ InpA $end
$var wire 1 -{ InpB $end
$var wire 1 d{ notS $end
$var wire 1 e{ nand1 $end
$var wire 1 f{ nand2 $end
$var wire 1 g{ inputA $end
$var wire 1 h{ inputB $end
$var wire 1 i{ final_not $end

$scope module S_not $end
$var wire 1 d{ out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e{ out $end
$var wire 1 d{ in1 $end
$var wire 1 ){ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g{ out $end
$var wire 1 e{ in1 $end
$var wire 1 e{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f{ out $end
$var wire 1 d2 in1 $end
$var wire 1 -{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h{ out $end
$var wire 1 f{ in1 $end
$var wire 1 f{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i{ out $end
$var wire 1 g{ in1 $end
$var wire 1 h{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 9{ out $end
$var wire 1 i{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ey Out $end
$var wire 1 ({ S $end
$var wire 1 1{ InpA $end
$var wire 1 2{ InpB $end
$var wire 1 j{ notS $end
$var wire 1 k{ nand1 $end
$var wire 1 l{ nand2 $end
$var wire 1 m{ inputA $end
$var wire 1 n{ inputB $end
$var wire 1 o{ final_not $end

$scope module S_not $end
$var wire 1 j{ out $end
$var wire 1 ({ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k{ out $end
$var wire 1 j{ in1 $end
$var wire 1 1{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m{ out $end
$var wire 1 k{ in1 $end
$var wire 1 k{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l{ out $end
$var wire 1 ({ in1 $end
$var wire 1 2{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n{ out $end
$var wire 1 l{ in1 $end
$var wire 1 l{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o{ out $end
$var wire 1 m{ in1 $end
$var wire 1 n{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ey out $end
$var wire 1 o{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 dy Out $end
$var wire 1 ({ S $end
$var wire 1 3{ InpA $end
$var wire 1 4{ InpB $end
$var wire 1 p{ notS $end
$var wire 1 q{ nand1 $end
$var wire 1 r{ nand2 $end
$var wire 1 s{ inputA $end
$var wire 1 t{ inputB $end
$var wire 1 u{ final_not $end

$scope module S_not $end
$var wire 1 p{ out $end
$var wire 1 ({ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q{ out $end
$var wire 1 p{ in1 $end
$var wire 1 3{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s{ out $end
$var wire 1 q{ in1 $end
$var wire 1 q{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r{ out $end
$var wire 1 ({ in1 $end
$var wire 1 4{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t{ out $end
$var wire 1 r{ in1 $end
$var wire 1 r{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u{ out $end
$var wire 1 s{ in1 $end
$var wire 1 t{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 dy out $end
$var wire 1 u{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 cy Out $end
$var wire 1 ({ S $end
$var wire 1 5{ InpA $end
$var wire 1 6{ InpB $end
$var wire 1 v{ notS $end
$var wire 1 w{ nand1 $end
$var wire 1 x{ nand2 $end
$var wire 1 y{ inputA $end
$var wire 1 z{ inputB $end
$var wire 1 {{ final_not $end

$scope module S_not $end
$var wire 1 v{ out $end
$var wire 1 ({ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w{ out $end
$var wire 1 v{ in1 $end
$var wire 1 5{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y{ out $end
$var wire 1 w{ in1 $end
$var wire 1 w{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x{ out $end
$var wire 1 ({ in1 $end
$var wire 1 6{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z{ out $end
$var wire 1 x{ in1 $end
$var wire 1 x{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {{ out $end
$var wire 1 y{ in1 $end
$var wire 1 z{ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 cy out $end
$var wire 1 {{ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 by Out $end
$var wire 1 ({ S $end
$var wire 1 7{ InpA $end
$var wire 1 9{ InpB $end
$var wire 1 |{ notS $end
$var wire 1 }{ nand1 $end
$var wire 1 ~{ nand2 $end
$var wire 1 !| inputA $end
$var wire 1 "| inputB $end
$var wire 1 #| final_not $end

$scope module S_not $end
$var wire 1 |{ out $end
$var wire 1 ({ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }{ out $end
$var wire 1 |{ in1 $end
$var wire 1 7{ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !| out $end
$var wire 1 }{ in1 $end
$var wire 1 }{ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~{ out $end
$var wire 1 ({ in1 $end
$var wire 1 9{ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "| out $end
$var wire 1 ~{ in1 $end
$var wire 1 ~{ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #| out $end
$var wire 1 !| in1 $end
$var wire 1 "| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 by out $end
$var wire 1 #| in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte2 $end
$var wire 1 ^y Out [3] $end
$var wire 1 _y Out [2] $end
$var wire 1 `y Out [1] $end
$var wire 1 ay Out [0] $end
$var wire 1 $| S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 I2 InpA [3] $end
$var wire 1 J2 InpA [2] $end
$var wire 1 K2 InpA [1] $end
$var wire 1 L2 InpA [0] $end
$var wire 1 H2 InpB [3] $end
$var wire 1 I2 InpB [2] $end
$var wire 1 J2 InpB [1] $end
$var wire 1 K2 InpB [0] $end
$var wire 1 %| InpC [3] $end
$var wire 1 &| InpC [2] $end
$var wire 1 '| InpC [1] $end
$var wire 1 (| InpC [0] $end
$var wire 1 )| InpD [3] $end
$var wire 1 *| InpD [2] $end
$var wire 1 +| InpD [1] $end
$var wire 1 ,| InpD [0] $end
$var wire 1 -| stage1_1_bit0 $end
$var wire 1 .| stage1_2_bit0 $end
$var wire 1 /| stage1_1_bit1 $end
$var wire 1 0| stage1_2_bit1 $end
$var wire 1 1| stage1_1_bit2 $end
$var wire 1 2| stage1_2_bit2 $end
$var wire 1 3| stage1_1_bit3 $end
$var wire 1 4| stage1_2_bit4 $end
$var wire 1 5| stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 -| Out $end
$var wire 1 d2 S $end
$var wire 1 L2 InpA $end
$var wire 1 K2 InpB $end
$var wire 1 6| notS $end
$var wire 1 7| nand1 $end
$var wire 1 8| nand2 $end
$var wire 1 9| inputA $end
$var wire 1 :| inputB $end
$var wire 1 ;| final_not $end

$scope module S_not $end
$var wire 1 6| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7| out $end
$var wire 1 6| in1 $end
$var wire 1 L2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9| out $end
$var wire 1 7| in1 $end
$var wire 1 7| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8| out $end
$var wire 1 d2 in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :| out $end
$var wire 1 8| in1 $end
$var wire 1 8| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;| out $end
$var wire 1 9| in1 $end
$var wire 1 :| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -| out $end
$var wire 1 ;| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 /| Out $end
$var wire 1 d2 S $end
$var wire 1 K2 InpA $end
$var wire 1 J2 InpB $end
$var wire 1 <| notS $end
$var wire 1 =| nand1 $end
$var wire 1 >| nand2 $end
$var wire 1 ?| inputA $end
$var wire 1 @| inputB $end
$var wire 1 A| final_not $end

$scope module S_not $end
$var wire 1 <| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =| out $end
$var wire 1 <| in1 $end
$var wire 1 K2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?| out $end
$var wire 1 =| in1 $end
$var wire 1 =| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >| out $end
$var wire 1 d2 in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @| out $end
$var wire 1 >| in1 $end
$var wire 1 >| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A| out $end
$var wire 1 ?| in1 $end
$var wire 1 @| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /| out $end
$var wire 1 A| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 1| Out $end
$var wire 1 d2 S $end
$var wire 1 J2 InpA $end
$var wire 1 I2 InpB $end
$var wire 1 B| notS $end
$var wire 1 C| nand1 $end
$var wire 1 D| nand2 $end
$var wire 1 E| inputA $end
$var wire 1 F| inputB $end
$var wire 1 G| final_not $end

$scope module S_not $end
$var wire 1 B| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C| out $end
$var wire 1 B| in1 $end
$var wire 1 J2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E| out $end
$var wire 1 C| in1 $end
$var wire 1 C| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D| out $end
$var wire 1 d2 in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F| out $end
$var wire 1 D| in1 $end
$var wire 1 D| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G| out $end
$var wire 1 E| in1 $end
$var wire 1 F| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1| out $end
$var wire 1 G| in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 3| Out $end
$var wire 1 d2 S $end
$var wire 1 I2 InpA $end
$var wire 1 H2 InpB $end
$var wire 1 H| notS $end
$var wire 1 I| nand1 $end
$var wire 1 J| nand2 $end
$var wire 1 K| inputA $end
$var wire 1 L| inputB $end
$var wire 1 M| final_not $end

$scope module S_not $end
$var wire 1 H| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I| out $end
$var wire 1 H| in1 $end
$var wire 1 I2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K| out $end
$var wire 1 I| in1 $end
$var wire 1 I| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J| out $end
$var wire 1 d2 in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L| out $end
$var wire 1 J| in1 $end
$var wire 1 J| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M| out $end
$var wire 1 K| in1 $end
$var wire 1 L| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3| out $end
$var wire 1 M| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 .| Out $end
$var wire 1 d2 S $end
$var wire 1 (| InpA $end
$var wire 1 ,| InpB $end
$var wire 1 N| notS $end
$var wire 1 O| nand1 $end
$var wire 1 P| nand2 $end
$var wire 1 Q| inputA $end
$var wire 1 R| inputB $end
$var wire 1 S| final_not $end

$scope module S_not $end
$var wire 1 N| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O| out $end
$var wire 1 N| in1 $end
$var wire 1 (| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q| out $end
$var wire 1 O| in1 $end
$var wire 1 O| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P| out $end
$var wire 1 d2 in1 $end
$var wire 1 ,| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R| out $end
$var wire 1 P| in1 $end
$var wire 1 P| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S| out $end
$var wire 1 Q| in1 $end
$var wire 1 R| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .| out $end
$var wire 1 S| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 0| Out $end
$var wire 1 d2 S $end
$var wire 1 '| InpA $end
$var wire 1 +| InpB $end
$var wire 1 T| notS $end
$var wire 1 U| nand1 $end
$var wire 1 V| nand2 $end
$var wire 1 W| inputA $end
$var wire 1 X| inputB $end
$var wire 1 Y| final_not $end

$scope module S_not $end
$var wire 1 T| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U| out $end
$var wire 1 T| in1 $end
$var wire 1 '| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W| out $end
$var wire 1 U| in1 $end
$var wire 1 U| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V| out $end
$var wire 1 d2 in1 $end
$var wire 1 +| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X| out $end
$var wire 1 V| in1 $end
$var wire 1 V| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y| out $end
$var wire 1 W| in1 $end
$var wire 1 X| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0| out $end
$var wire 1 Y| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 2| Out $end
$var wire 1 d2 S $end
$var wire 1 &| InpA $end
$var wire 1 *| InpB $end
$var wire 1 Z| notS $end
$var wire 1 [| nand1 $end
$var wire 1 \| nand2 $end
$var wire 1 ]| inputA $end
$var wire 1 ^| inputB $end
$var wire 1 _| final_not $end

$scope module S_not $end
$var wire 1 Z| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [| out $end
$var wire 1 Z| in1 $end
$var wire 1 &| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]| out $end
$var wire 1 [| in1 $end
$var wire 1 [| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \| out $end
$var wire 1 d2 in1 $end
$var wire 1 *| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^| out $end
$var wire 1 \| in1 $end
$var wire 1 \| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _| out $end
$var wire 1 ]| in1 $end
$var wire 1 ^| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2| out $end
$var wire 1 _| in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 5| Out $end
$var wire 1 d2 S $end
$var wire 1 %| InpA $end
$var wire 1 )| InpB $end
$var wire 1 `| notS $end
$var wire 1 a| nand1 $end
$var wire 1 b| nand2 $end
$var wire 1 c| inputA $end
$var wire 1 d| inputB $end
$var wire 1 e| final_not $end

$scope module S_not $end
$var wire 1 `| out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a| out $end
$var wire 1 `| in1 $end
$var wire 1 %| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c| out $end
$var wire 1 a| in1 $end
$var wire 1 a| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b| out $end
$var wire 1 d2 in1 $end
$var wire 1 )| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d| out $end
$var wire 1 b| in1 $end
$var wire 1 b| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e| out $end
$var wire 1 c| in1 $end
$var wire 1 d| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5| out $end
$var wire 1 e| in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ay Out $end
$var wire 1 $| S $end
$var wire 1 -| InpA $end
$var wire 1 .| InpB $end
$var wire 1 f| notS $end
$var wire 1 g| nand1 $end
$var wire 1 h| nand2 $end
$var wire 1 i| inputA $end
$var wire 1 j| inputB $end
$var wire 1 k| final_not $end

$scope module S_not $end
$var wire 1 f| out $end
$var wire 1 $| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g| out $end
$var wire 1 f| in1 $end
$var wire 1 -| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i| out $end
$var wire 1 g| in1 $end
$var wire 1 g| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h| out $end
$var wire 1 $| in1 $end
$var wire 1 .| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j| out $end
$var wire 1 h| in1 $end
$var wire 1 h| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k| out $end
$var wire 1 i| in1 $end
$var wire 1 j| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ay out $end
$var wire 1 k| in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 `y Out $end
$var wire 1 $| S $end
$var wire 1 /| InpA $end
$var wire 1 0| InpB $end
$var wire 1 l| notS $end
$var wire 1 m| nand1 $end
$var wire 1 n| nand2 $end
$var wire 1 o| inputA $end
$var wire 1 p| inputB $end
$var wire 1 q| final_not $end

$scope module S_not $end
$var wire 1 l| out $end
$var wire 1 $| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m| out $end
$var wire 1 l| in1 $end
$var wire 1 /| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o| out $end
$var wire 1 m| in1 $end
$var wire 1 m| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n| out $end
$var wire 1 $| in1 $end
$var wire 1 0| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p| out $end
$var wire 1 n| in1 $end
$var wire 1 n| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q| out $end
$var wire 1 o| in1 $end
$var wire 1 p| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `y out $end
$var wire 1 q| in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 _y Out $end
$var wire 1 $| S $end
$var wire 1 1| InpA $end
$var wire 1 2| InpB $end
$var wire 1 r| notS $end
$var wire 1 s| nand1 $end
$var wire 1 t| nand2 $end
$var wire 1 u| inputA $end
$var wire 1 v| inputB $end
$var wire 1 w| final_not $end

$scope module S_not $end
$var wire 1 r| out $end
$var wire 1 $| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s| out $end
$var wire 1 r| in1 $end
$var wire 1 1| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u| out $end
$var wire 1 s| in1 $end
$var wire 1 s| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t| out $end
$var wire 1 $| in1 $end
$var wire 1 2| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v| out $end
$var wire 1 t| in1 $end
$var wire 1 t| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w| out $end
$var wire 1 u| in1 $end
$var wire 1 v| in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _y out $end
$var wire 1 w| in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ^y Out $end
$var wire 1 $| S $end
$var wire 1 3| InpA $end
$var wire 1 5| InpB $end
$var wire 1 x| notS $end
$var wire 1 y| nand1 $end
$var wire 1 z| nand2 $end
$var wire 1 {| inputA $end
$var wire 1 || inputB $end
$var wire 1 }| final_not $end

$scope module S_not $end
$var wire 1 x| out $end
$var wire 1 $| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y| out $end
$var wire 1 x| in1 $end
$var wire 1 3| in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {| out $end
$var wire 1 y| in1 $end
$var wire 1 y| in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z| out $end
$var wire 1 $| in1 $end
$var wire 1 5| in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 || out $end
$var wire 1 z| in1 $end
$var wire 1 z| in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }| out $end
$var wire 1 {| in1 $end
$var wire 1 || in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^y out $end
$var wire 1 }| in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift1_byte3 $end
$var wire 1 Zy Out [3] $end
$var wire 1 [y Out [2] $end
$var wire 1 \y Out [1] $end
$var wire 1 ]y Out [0] $end
$var wire 1 ~| S [1] $end
$var wire 1 d2 S [0] $end
$var wire 1 E2 InpA [3] $end
$var wire 1 F2 InpA [2] $end
$var wire 1 G2 InpA [1] $end
$var wire 1 H2 InpA [0] $end
$var wire 1 T2 InpB [3] $end
$var wire 1 E2 InpB [2] $end
$var wire 1 F2 InpB [1] $end
$var wire 1 G2 InpB [0] $end
$var wire 1 !} InpC [3] $end
$var wire 1 "} InpC [2] $end
$var wire 1 #} InpC [1] $end
$var wire 1 $} InpC [0] $end
$var wire 1 %} InpD [3] $end
$var wire 1 &} InpD [2] $end
$var wire 1 '} InpD [1] $end
$var wire 1 (} InpD [0] $end
$var wire 1 )} stage1_1_bit0 $end
$var wire 1 *} stage1_2_bit0 $end
$var wire 1 +} stage1_1_bit1 $end
$var wire 1 ,} stage1_2_bit1 $end
$var wire 1 -} stage1_1_bit2 $end
$var wire 1 .} stage1_2_bit2 $end
$var wire 1 /} stage1_1_bit3 $end
$var wire 1 0} stage1_2_bit4 $end
$var wire 1 1} stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 )} Out $end
$var wire 1 d2 S $end
$var wire 1 H2 InpA $end
$var wire 1 G2 InpB $end
$var wire 1 2} notS $end
$var wire 1 3} nand1 $end
$var wire 1 4} nand2 $end
$var wire 1 5} inputA $end
$var wire 1 6} inputB $end
$var wire 1 7} final_not $end

$scope module S_not $end
$var wire 1 2} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3} out $end
$var wire 1 2} in1 $end
$var wire 1 H2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5} out $end
$var wire 1 3} in1 $end
$var wire 1 3} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4} out $end
$var wire 1 d2 in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6} out $end
$var wire 1 4} in1 $end
$var wire 1 4} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7} out $end
$var wire 1 5} in1 $end
$var wire 1 6} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )} out $end
$var wire 1 7} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 +} Out $end
$var wire 1 d2 S $end
$var wire 1 G2 InpA $end
$var wire 1 F2 InpB $end
$var wire 1 8} notS $end
$var wire 1 9} nand1 $end
$var wire 1 :} nand2 $end
$var wire 1 ;} inputA $end
$var wire 1 <} inputB $end
$var wire 1 =} final_not $end

$scope module S_not $end
$var wire 1 8} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9} out $end
$var wire 1 8} in1 $end
$var wire 1 G2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;} out $end
$var wire 1 9} in1 $end
$var wire 1 9} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :} out $end
$var wire 1 d2 in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <} out $end
$var wire 1 :} in1 $end
$var wire 1 :} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =} out $end
$var wire 1 ;} in1 $end
$var wire 1 <} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +} out $end
$var wire 1 =} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 -} Out $end
$var wire 1 d2 S $end
$var wire 1 F2 InpA $end
$var wire 1 E2 InpB $end
$var wire 1 >} notS $end
$var wire 1 ?} nand1 $end
$var wire 1 @} nand2 $end
$var wire 1 A} inputA $end
$var wire 1 B} inputB $end
$var wire 1 C} final_not $end

$scope module S_not $end
$var wire 1 >} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?} out $end
$var wire 1 >} in1 $end
$var wire 1 F2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A} out $end
$var wire 1 ?} in1 $end
$var wire 1 ?} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @} out $end
$var wire 1 d2 in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B} out $end
$var wire 1 @} in1 $end
$var wire 1 @} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C} out $end
$var wire 1 A} in1 $end
$var wire 1 B} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -} out $end
$var wire 1 C} in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 /} Out $end
$var wire 1 d2 S $end
$var wire 1 E2 InpA $end
$var wire 1 T2 InpB $end
$var wire 1 D} notS $end
$var wire 1 E} nand1 $end
$var wire 1 F} nand2 $end
$var wire 1 G} inputA $end
$var wire 1 H} inputB $end
$var wire 1 I} final_not $end

$scope module S_not $end
$var wire 1 D} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E} out $end
$var wire 1 D} in1 $end
$var wire 1 E2 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G} out $end
$var wire 1 E} in1 $end
$var wire 1 E} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F} out $end
$var wire 1 d2 in1 $end
$var wire 1 T2 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H} out $end
$var wire 1 F} in1 $end
$var wire 1 F} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I} out $end
$var wire 1 G} in1 $end
$var wire 1 H} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /} out $end
$var wire 1 I} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 *} Out $end
$var wire 1 d2 S $end
$var wire 1 $} InpA $end
$var wire 1 (} InpB $end
$var wire 1 J} notS $end
$var wire 1 K} nand1 $end
$var wire 1 L} nand2 $end
$var wire 1 M} inputA $end
$var wire 1 N} inputB $end
$var wire 1 O} final_not $end

$scope module S_not $end
$var wire 1 J} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K} out $end
$var wire 1 J} in1 $end
$var wire 1 $} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M} out $end
$var wire 1 K} in1 $end
$var wire 1 K} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L} out $end
$var wire 1 d2 in1 $end
$var wire 1 (} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N} out $end
$var wire 1 L} in1 $end
$var wire 1 L} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O} out $end
$var wire 1 M} in1 $end
$var wire 1 N} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *} out $end
$var wire 1 O} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ,} Out $end
$var wire 1 d2 S $end
$var wire 1 #} InpA $end
$var wire 1 '} InpB $end
$var wire 1 P} notS $end
$var wire 1 Q} nand1 $end
$var wire 1 R} nand2 $end
$var wire 1 S} inputA $end
$var wire 1 T} inputB $end
$var wire 1 U} final_not $end

$scope module S_not $end
$var wire 1 P} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q} out $end
$var wire 1 P} in1 $end
$var wire 1 #} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S} out $end
$var wire 1 Q} in1 $end
$var wire 1 Q} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R} out $end
$var wire 1 d2 in1 $end
$var wire 1 '} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T} out $end
$var wire 1 R} in1 $end
$var wire 1 R} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U} out $end
$var wire 1 S} in1 $end
$var wire 1 T} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,} out $end
$var wire 1 U} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 .} Out $end
$var wire 1 d2 S $end
$var wire 1 "} InpA $end
$var wire 1 &} InpB $end
$var wire 1 V} notS $end
$var wire 1 W} nand1 $end
$var wire 1 X} nand2 $end
$var wire 1 Y} inputA $end
$var wire 1 Z} inputB $end
$var wire 1 [} final_not $end

$scope module S_not $end
$var wire 1 V} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W} out $end
$var wire 1 V} in1 $end
$var wire 1 "} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y} out $end
$var wire 1 W} in1 $end
$var wire 1 W} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X} out $end
$var wire 1 d2 in1 $end
$var wire 1 &} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z} out $end
$var wire 1 X} in1 $end
$var wire 1 X} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [} out $end
$var wire 1 Y} in1 $end
$var wire 1 Z} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .} out $end
$var wire 1 [} in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 1} Out $end
$var wire 1 d2 S $end
$var wire 1 !} InpA $end
$var wire 1 %} InpB $end
$var wire 1 \} notS $end
$var wire 1 ]} nand1 $end
$var wire 1 ^} nand2 $end
$var wire 1 _} inputA $end
$var wire 1 `} inputB $end
$var wire 1 a} final_not $end

$scope module S_not $end
$var wire 1 \} out $end
$var wire 1 d2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]} out $end
$var wire 1 \} in1 $end
$var wire 1 !} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _} out $end
$var wire 1 ]} in1 $end
$var wire 1 ]} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^} out $end
$var wire 1 d2 in1 $end
$var wire 1 %} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `} out $end
$var wire 1 ^} in1 $end
$var wire 1 ^} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a} out $end
$var wire 1 _} in1 $end
$var wire 1 `} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1} out $end
$var wire 1 a} in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ]y Out $end
$var wire 1 ~| S $end
$var wire 1 )} InpA $end
$var wire 1 *} InpB $end
$var wire 1 b} notS $end
$var wire 1 c} nand1 $end
$var wire 1 d} nand2 $end
$var wire 1 e} inputA $end
$var wire 1 f} inputB $end
$var wire 1 g} final_not $end

$scope module S_not $end
$var wire 1 b} out $end
$var wire 1 ~| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c} out $end
$var wire 1 b} in1 $end
$var wire 1 )} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e} out $end
$var wire 1 c} in1 $end
$var wire 1 c} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d} out $end
$var wire 1 ~| in1 $end
$var wire 1 *} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f} out $end
$var wire 1 d} in1 $end
$var wire 1 d} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g} out $end
$var wire 1 e} in1 $end
$var wire 1 f} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]y out $end
$var wire 1 g} in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 \y Out $end
$var wire 1 ~| S $end
$var wire 1 +} InpA $end
$var wire 1 ,} InpB $end
$var wire 1 h} notS $end
$var wire 1 i} nand1 $end
$var wire 1 j} nand2 $end
$var wire 1 k} inputA $end
$var wire 1 l} inputB $end
$var wire 1 m} final_not $end

$scope module S_not $end
$var wire 1 h} out $end
$var wire 1 ~| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i} out $end
$var wire 1 h} in1 $end
$var wire 1 +} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k} out $end
$var wire 1 i} in1 $end
$var wire 1 i} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j} out $end
$var wire 1 ~| in1 $end
$var wire 1 ,} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l} out $end
$var wire 1 j} in1 $end
$var wire 1 j} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m} out $end
$var wire 1 k} in1 $end
$var wire 1 l} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \y out $end
$var wire 1 m} in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 [y Out $end
$var wire 1 ~| S $end
$var wire 1 -} InpA $end
$var wire 1 .} InpB $end
$var wire 1 n} notS $end
$var wire 1 o} nand1 $end
$var wire 1 p} nand2 $end
$var wire 1 q} inputA $end
$var wire 1 r} inputB $end
$var wire 1 s} final_not $end

$scope module S_not $end
$var wire 1 n} out $end
$var wire 1 ~| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o} out $end
$var wire 1 n} in1 $end
$var wire 1 -} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q} out $end
$var wire 1 o} in1 $end
$var wire 1 o} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p} out $end
$var wire 1 ~| in1 $end
$var wire 1 .} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r} out $end
$var wire 1 p} in1 $end
$var wire 1 p} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s} out $end
$var wire 1 q} in1 $end
$var wire 1 r} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [y out $end
$var wire 1 s} in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 Zy Out $end
$var wire 1 ~| S $end
$var wire 1 /} InpA $end
$var wire 1 1} InpB $end
$var wire 1 t} notS $end
$var wire 1 u} nand1 $end
$var wire 1 v} nand2 $end
$var wire 1 w} inputA $end
$var wire 1 x} inputB $end
$var wire 1 y} final_not $end

$scope module S_not $end
$var wire 1 t} out $end
$var wire 1 ~| in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u} out $end
$var wire 1 t} in1 $end
$var wire 1 /} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w} out $end
$var wire 1 u} in1 $end
$var wire 1 u} in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v} out $end
$var wire 1 ~| in1 $end
$var wire 1 1} in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x} out $end
$var wire 1 v} in1 $end
$var wire 1 v} in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y} out $end
$var wire 1 w} in1 $end
$var wire 1 x} in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Zy out $end
$var wire 1 y} in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte0 $end
$var wire 1 vy Out [3] $end
$var wire 1 wy Out [2] $end
$var wire 1 xy Out [1] $end
$var wire 1 yy Out [0] $end
$var wire 1 z} S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 fy InpA [3] $end
$var wire 1 gy InpA [2] $end
$var wire 1 hy InpA [1] $end
$var wire 1 iy InpA [0] $end
$var wire 1 dy InpB [3] $end
$var wire 1 ey InpB [2] $end
$var wire 1 fy InpB [1] $end
$var wire 1 gy InpB [0] $end
$var wire 1 {} InpC [3] $end
$var wire 1 |} InpC [2] $end
$var wire 1 }} InpC [1] $end
$var wire 1 ~} InpC [0] $end
$var wire 1 !~ InpD [3] $end
$var wire 1 "~ InpD [2] $end
$var wire 1 #~ InpD [1] $end
$var wire 1 $~ InpD [0] $end
$var wire 1 %~ stage1_1_bit0 $end
$var wire 1 &~ stage1_2_bit0 $end
$var wire 1 '~ stage1_1_bit1 $end
$var wire 1 (~ stage1_2_bit1 $end
$var wire 1 )~ stage1_1_bit2 $end
$var wire 1 *~ stage1_2_bit2 $end
$var wire 1 +~ stage1_1_bit3 $end
$var wire 1 ,~ stage1_2_bit4 $end
$var wire 1 -~ stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 %~ Out $end
$var wire 1 c2 S $end
$var wire 1 iy InpA $end
$var wire 1 gy InpB $end
$var wire 1 .~ notS $end
$var wire 1 /~ nand1 $end
$var wire 1 0~ nand2 $end
$var wire 1 1~ inputA $end
$var wire 1 2~ inputB $end
$var wire 1 3~ final_not $end

$scope module S_not $end
$var wire 1 .~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /~ out $end
$var wire 1 .~ in1 $end
$var wire 1 iy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1~ out $end
$var wire 1 /~ in1 $end
$var wire 1 /~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0~ out $end
$var wire 1 c2 in1 $end
$var wire 1 gy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2~ out $end
$var wire 1 0~ in1 $end
$var wire 1 0~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3~ out $end
$var wire 1 1~ in1 $end
$var wire 1 2~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %~ out $end
$var wire 1 3~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 '~ Out $end
$var wire 1 c2 S $end
$var wire 1 hy InpA $end
$var wire 1 fy InpB $end
$var wire 1 4~ notS $end
$var wire 1 5~ nand1 $end
$var wire 1 6~ nand2 $end
$var wire 1 7~ inputA $end
$var wire 1 8~ inputB $end
$var wire 1 9~ final_not $end

$scope module S_not $end
$var wire 1 4~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5~ out $end
$var wire 1 4~ in1 $end
$var wire 1 hy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7~ out $end
$var wire 1 5~ in1 $end
$var wire 1 5~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6~ out $end
$var wire 1 c2 in1 $end
$var wire 1 fy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8~ out $end
$var wire 1 6~ in1 $end
$var wire 1 6~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9~ out $end
$var wire 1 7~ in1 $end
$var wire 1 8~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '~ out $end
$var wire 1 9~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 )~ Out $end
$var wire 1 c2 S $end
$var wire 1 gy InpA $end
$var wire 1 ey InpB $end
$var wire 1 :~ notS $end
$var wire 1 ;~ nand1 $end
$var wire 1 <~ nand2 $end
$var wire 1 =~ inputA $end
$var wire 1 >~ inputB $end
$var wire 1 ?~ final_not $end

$scope module S_not $end
$var wire 1 :~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;~ out $end
$var wire 1 :~ in1 $end
$var wire 1 gy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =~ out $end
$var wire 1 ;~ in1 $end
$var wire 1 ;~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <~ out $end
$var wire 1 c2 in1 $end
$var wire 1 ey in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >~ out $end
$var wire 1 <~ in1 $end
$var wire 1 <~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?~ out $end
$var wire 1 =~ in1 $end
$var wire 1 >~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )~ out $end
$var wire 1 ?~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 +~ Out $end
$var wire 1 c2 S $end
$var wire 1 fy InpA $end
$var wire 1 dy InpB $end
$var wire 1 @~ notS $end
$var wire 1 A~ nand1 $end
$var wire 1 B~ nand2 $end
$var wire 1 C~ inputA $end
$var wire 1 D~ inputB $end
$var wire 1 E~ final_not $end

$scope module S_not $end
$var wire 1 @~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A~ out $end
$var wire 1 @~ in1 $end
$var wire 1 fy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C~ out $end
$var wire 1 A~ in1 $end
$var wire 1 A~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B~ out $end
$var wire 1 c2 in1 $end
$var wire 1 dy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D~ out $end
$var wire 1 B~ in1 $end
$var wire 1 B~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E~ out $end
$var wire 1 C~ in1 $end
$var wire 1 D~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +~ out $end
$var wire 1 E~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 &~ Out $end
$var wire 1 c2 S $end
$var wire 1 ~} InpA $end
$var wire 1 $~ InpB $end
$var wire 1 F~ notS $end
$var wire 1 G~ nand1 $end
$var wire 1 H~ nand2 $end
$var wire 1 I~ inputA $end
$var wire 1 J~ inputB $end
$var wire 1 K~ final_not $end

$scope module S_not $end
$var wire 1 F~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G~ out $end
$var wire 1 F~ in1 $end
$var wire 1 ~} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I~ out $end
$var wire 1 G~ in1 $end
$var wire 1 G~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H~ out $end
$var wire 1 c2 in1 $end
$var wire 1 $~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J~ out $end
$var wire 1 H~ in1 $end
$var wire 1 H~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K~ out $end
$var wire 1 I~ in1 $end
$var wire 1 J~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &~ out $end
$var wire 1 K~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 (~ Out $end
$var wire 1 c2 S $end
$var wire 1 }} InpA $end
$var wire 1 #~ InpB $end
$var wire 1 L~ notS $end
$var wire 1 M~ nand1 $end
$var wire 1 N~ nand2 $end
$var wire 1 O~ inputA $end
$var wire 1 P~ inputB $end
$var wire 1 Q~ final_not $end

$scope module S_not $end
$var wire 1 L~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M~ out $end
$var wire 1 L~ in1 $end
$var wire 1 }} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O~ out $end
$var wire 1 M~ in1 $end
$var wire 1 M~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N~ out $end
$var wire 1 c2 in1 $end
$var wire 1 #~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P~ out $end
$var wire 1 N~ in1 $end
$var wire 1 N~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q~ out $end
$var wire 1 O~ in1 $end
$var wire 1 P~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (~ out $end
$var wire 1 Q~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 *~ Out $end
$var wire 1 c2 S $end
$var wire 1 |} InpA $end
$var wire 1 "~ InpB $end
$var wire 1 R~ notS $end
$var wire 1 S~ nand1 $end
$var wire 1 T~ nand2 $end
$var wire 1 U~ inputA $end
$var wire 1 V~ inputB $end
$var wire 1 W~ final_not $end

$scope module S_not $end
$var wire 1 R~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S~ out $end
$var wire 1 R~ in1 $end
$var wire 1 |} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U~ out $end
$var wire 1 S~ in1 $end
$var wire 1 S~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T~ out $end
$var wire 1 c2 in1 $end
$var wire 1 "~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V~ out $end
$var wire 1 T~ in1 $end
$var wire 1 T~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W~ out $end
$var wire 1 U~ in1 $end
$var wire 1 V~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *~ out $end
$var wire 1 W~ in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 -~ Out $end
$var wire 1 c2 S $end
$var wire 1 {} InpA $end
$var wire 1 !~ InpB $end
$var wire 1 X~ notS $end
$var wire 1 Y~ nand1 $end
$var wire 1 Z~ nand2 $end
$var wire 1 [~ inputA $end
$var wire 1 \~ inputB $end
$var wire 1 ]~ final_not $end

$scope module S_not $end
$var wire 1 X~ out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y~ out $end
$var wire 1 X~ in1 $end
$var wire 1 {} in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [~ out $end
$var wire 1 Y~ in1 $end
$var wire 1 Y~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z~ out $end
$var wire 1 c2 in1 $end
$var wire 1 !~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \~ out $end
$var wire 1 Z~ in1 $end
$var wire 1 Z~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]~ out $end
$var wire 1 [~ in1 $end
$var wire 1 \~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -~ out $end
$var wire 1 ]~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 yy Out $end
$var wire 1 z} S $end
$var wire 1 %~ InpA $end
$var wire 1 &~ InpB $end
$var wire 1 ^~ notS $end
$var wire 1 _~ nand1 $end
$var wire 1 `~ nand2 $end
$var wire 1 a~ inputA $end
$var wire 1 b~ inputB $end
$var wire 1 c~ final_not $end

$scope module S_not $end
$var wire 1 ^~ out $end
$var wire 1 z} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _~ out $end
$var wire 1 ^~ in1 $end
$var wire 1 %~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a~ out $end
$var wire 1 _~ in1 $end
$var wire 1 _~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `~ out $end
$var wire 1 z} in1 $end
$var wire 1 &~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b~ out $end
$var wire 1 `~ in1 $end
$var wire 1 `~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c~ out $end
$var wire 1 a~ in1 $end
$var wire 1 b~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 yy out $end
$var wire 1 c~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 xy Out $end
$var wire 1 z} S $end
$var wire 1 '~ InpA $end
$var wire 1 (~ InpB $end
$var wire 1 d~ notS $end
$var wire 1 e~ nand1 $end
$var wire 1 f~ nand2 $end
$var wire 1 g~ inputA $end
$var wire 1 h~ inputB $end
$var wire 1 i~ final_not $end

$scope module S_not $end
$var wire 1 d~ out $end
$var wire 1 z} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e~ out $end
$var wire 1 d~ in1 $end
$var wire 1 '~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g~ out $end
$var wire 1 e~ in1 $end
$var wire 1 e~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f~ out $end
$var wire 1 z} in1 $end
$var wire 1 (~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h~ out $end
$var wire 1 f~ in1 $end
$var wire 1 f~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i~ out $end
$var wire 1 g~ in1 $end
$var wire 1 h~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 xy out $end
$var wire 1 i~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 wy Out $end
$var wire 1 z} S $end
$var wire 1 )~ InpA $end
$var wire 1 *~ InpB $end
$var wire 1 j~ notS $end
$var wire 1 k~ nand1 $end
$var wire 1 l~ nand2 $end
$var wire 1 m~ inputA $end
$var wire 1 n~ inputB $end
$var wire 1 o~ final_not $end

$scope module S_not $end
$var wire 1 j~ out $end
$var wire 1 z} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k~ out $end
$var wire 1 j~ in1 $end
$var wire 1 )~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m~ out $end
$var wire 1 k~ in1 $end
$var wire 1 k~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l~ out $end
$var wire 1 z} in1 $end
$var wire 1 *~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n~ out $end
$var wire 1 l~ in1 $end
$var wire 1 l~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o~ out $end
$var wire 1 m~ in1 $end
$var wire 1 n~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 wy out $end
$var wire 1 o~ in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 vy Out $end
$var wire 1 z} S $end
$var wire 1 +~ InpA $end
$var wire 1 -~ InpB $end
$var wire 1 p~ notS $end
$var wire 1 q~ nand1 $end
$var wire 1 r~ nand2 $end
$var wire 1 s~ inputA $end
$var wire 1 t~ inputB $end
$var wire 1 u~ final_not $end

$scope module S_not $end
$var wire 1 p~ out $end
$var wire 1 z} in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q~ out $end
$var wire 1 p~ in1 $end
$var wire 1 +~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s~ out $end
$var wire 1 q~ in1 $end
$var wire 1 q~ in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r~ out $end
$var wire 1 z} in1 $end
$var wire 1 -~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t~ out $end
$var wire 1 r~ in1 $end
$var wire 1 r~ in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u~ out $end
$var wire 1 s~ in1 $end
$var wire 1 t~ in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 vy out $end
$var wire 1 u~ in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte1 $end
$var wire 1 ry Out [3] $end
$var wire 1 sy Out [2] $end
$var wire 1 ty Out [1] $end
$var wire 1 uy Out [0] $end
$var wire 1 v~ S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 by InpA [3] $end
$var wire 1 cy InpA [2] $end
$var wire 1 dy InpA [1] $end
$var wire 1 ey InpA [0] $end
$var wire 1 `y InpB [3] $end
$var wire 1 ay InpB [2] $end
$var wire 1 by InpB [1] $end
$var wire 1 cy InpB [0] $end
$var wire 1 w~ InpC [3] $end
$var wire 1 x~ InpC [2] $end
$var wire 1 y~ InpC [1] $end
$var wire 1 z~ InpC [0] $end
$var wire 1 {~ InpD [3] $end
$var wire 1 |~ InpD [2] $end
$var wire 1 }~ InpD [1] $end
$var wire 1 ~~ InpD [0] $end
$var wire 1 !!! stage1_1_bit0 $end
$var wire 1 "!! stage1_2_bit0 $end
$var wire 1 #!! stage1_1_bit1 $end
$var wire 1 $!! stage1_2_bit1 $end
$var wire 1 %!! stage1_1_bit2 $end
$var wire 1 &!! stage1_2_bit2 $end
$var wire 1 '!! stage1_1_bit3 $end
$var wire 1 (!! stage1_2_bit4 $end
$var wire 1 )!! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 !!! Out $end
$var wire 1 c2 S $end
$var wire 1 ey InpA $end
$var wire 1 cy InpB $end
$var wire 1 *!! notS $end
$var wire 1 +!! nand1 $end
$var wire 1 ,!! nand2 $end
$var wire 1 -!! inputA $end
$var wire 1 .!! inputB $end
$var wire 1 /!! final_not $end

$scope module S_not $end
$var wire 1 *!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +!! out $end
$var wire 1 *!! in1 $end
$var wire 1 ey in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -!! out $end
$var wire 1 +!! in1 $end
$var wire 1 +!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,!! out $end
$var wire 1 c2 in1 $end
$var wire 1 cy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .!! out $end
$var wire 1 ,!! in1 $end
$var wire 1 ,!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /!! out $end
$var wire 1 -!! in1 $end
$var wire 1 .!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !!! out $end
$var wire 1 /!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 #!! Out $end
$var wire 1 c2 S $end
$var wire 1 dy InpA $end
$var wire 1 by InpB $end
$var wire 1 0!! notS $end
$var wire 1 1!! nand1 $end
$var wire 1 2!! nand2 $end
$var wire 1 3!! inputA $end
$var wire 1 4!! inputB $end
$var wire 1 5!! final_not $end

$scope module S_not $end
$var wire 1 0!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1!! out $end
$var wire 1 0!! in1 $end
$var wire 1 dy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3!! out $end
$var wire 1 1!! in1 $end
$var wire 1 1!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2!! out $end
$var wire 1 c2 in1 $end
$var wire 1 by in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4!! out $end
$var wire 1 2!! in1 $end
$var wire 1 2!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5!! out $end
$var wire 1 3!! in1 $end
$var wire 1 4!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #!! out $end
$var wire 1 5!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 %!! Out $end
$var wire 1 c2 S $end
$var wire 1 cy InpA $end
$var wire 1 ay InpB $end
$var wire 1 6!! notS $end
$var wire 1 7!! nand1 $end
$var wire 1 8!! nand2 $end
$var wire 1 9!! inputA $end
$var wire 1 :!! inputB $end
$var wire 1 ;!! final_not $end

$scope module S_not $end
$var wire 1 6!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7!! out $end
$var wire 1 6!! in1 $end
$var wire 1 cy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9!! out $end
$var wire 1 7!! in1 $end
$var wire 1 7!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8!! out $end
$var wire 1 c2 in1 $end
$var wire 1 ay in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :!! out $end
$var wire 1 8!! in1 $end
$var wire 1 8!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;!! out $end
$var wire 1 9!! in1 $end
$var wire 1 :!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %!! out $end
$var wire 1 ;!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 '!! Out $end
$var wire 1 c2 S $end
$var wire 1 by InpA $end
$var wire 1 `y InpB $end
$var wire 1 <!! notS $end
$var wire 1 =!! nand1 $end
$var wire 1 >!! nand2 $end
$var wire 1 ?!! inputA $end
$var wire 1 @!! inputB $end
$var wire 1 A!! final_not $end

$scope module S_not $end
$var wire 1 <!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =!! out $end
$var wire 1 <!! in1 $end
$var wire 1 by in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?!! out $end
$var wire 1 =!! in1 $end
$var wire 1 =!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >!! out $end
$var wire 1 c2 in1 $end
$var wire 1 `y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @!! out $end
$var wire 1 >!! in1 $end
$var wire 1 >!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A!! out $end
$var wire 1 ?!! in1 $end
$var wire 1 @!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '!! out $end
$var wire 1 A!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 "!! Out $end
$var wire 1 c2 S $end
$var wire 1 z~ InpA $end
$var wire 1 ~~ InpB $end
$var wire 1 B!! notS $end
$var wire 1 C!! nand1 $end
$var wire 1 D!! nand2 $end
$var wire 1 E!! inputA $end
$var wire 1 F!! inputB $end
$var wire 1 G!! final_not $end

$scope module S_not $end
$var wire 1 B!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C!! out $end
$var wire 1 B!! in1 $end
$var wire 1 z~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E!! out $end
$var wire 1 C!! in1 $end
$var wire 1 C!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D!! out $end
$var wire 1 c2 in1 $end
$var wire 1 ~~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F!! out $end
$var wire 1 D!! in1 $end
$var wire 1 D!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G!! out $end
$var wire 1 E!! in1 $end
$var wire 1 F!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "!! out $end
$var wire 1 G!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 $!! Out $end
$var wire 1 c2 S $end
$var wire 1 y~ InpA $end
$var wire 1 }~ InpB $end
$var wire 1 H!! notS $end
$var wire 1 I!! nand1 $end
$var wire 1 J!! nand2 $end
$var wire 1 K!! inputA $end
$var wire 1 L!! inputB $end
$var wire 1 M!! final_not $end

$scope module S_not $end
$var wire 1 H!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I!! out $end
$var wire 1 H!! in1 $end
$var wire 1 y~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K!! out $end
$var wire 1 I!! in1 $end
$var wire 1 I!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J!! out $end
$var wire 1 c2 in1 $end
$var wire 1 }~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L!! out $end
$var wire 1 J!! in1 $end
$var wire 1 J!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M!! out $end
$var wire 1 K!! in1 $end
$var wire 1 L!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $!! out $end
$var wire 1 M!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 &!! Out $end
$var wire 1 c2 S $end
$var wire 1 x~ InpA $end
$var wire 1 |~ InpB $end
$var wire 1 N!! notS $end
$var wire 1 O!! nand1 $end
$var wire 1 P!! nand2 $end
$var wire 1 Q!! inputA $end
$var wire 1 R!! inputB $end
$var wire 1 S!! final_not $end

$scope module S_not $end
$var wire 1 N!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O!! out $end
$var wire 1 N!! in1 $end
$var wire 1 x~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q!! out $end
$var wire 1 O!! in1 $end
$var wire 1 O!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P!! out $end
$var wire 1 c2 in1 $end
$var wire 1 |~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R!! out $end
$var wire 1 P!! in1 $end
$var wire 1 P!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S!! out $end
$var wire 1 Q!! in1 $end
$var wire 1 R!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &!! out $end
$var wire 1 S!! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 )!! Out $end
$var wire 1 c2 S $end
$var wire 1 w~ InpA $end
$var wire 1 {~ InpB $end
$var wire 1 T!! notS $end
$var wire 1 U!! nand1 $end
$var wire 1 V!! nand2 $end
$var wire 1 W!! inputA $end
$var wire 1 X!! inputB $end
$var wire 1 Y!! final_not $end

$scope module S_not $end
$var wire 1 T!! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U!! out $end
$var wire 1 T!! in1 $end
$var wire 1 w~ in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W!! out $end
$var wire 1 U!! in1 $end
$var wire 1 U!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V!! out $end
$var wire 1 c2 in1 $end
$var wire 1 {~ in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X!! out $end
$var wire 1 V!! in1 $end
$var wire 1 V!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y!! out $end
$var wire 1 W!! in1 $end
$var wire 1 X!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )!! out $end
$var wire 1 Y!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 uy Out $end
$var wire 1 v~ S $end
$var wire 1 !!! InpA $end
$var wire 1 "!! InpB $end
$var wire 1 Z!! notS $end
$var wire 1 [!! nand1 $end
$var wire 1 \!! nand2 $end
$var wire 1 ]!! inputA $end
$var wire 1 ^!! inputB $end
$var wire 1 _!! final_not $end

$scope module S_not $end
$var wire 1 Z!! out $end
$var wire 1 v~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [!! out $end
$var wire 1 Z!! in1 $end
$var wire 1 !!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]!! out $end
$var wire 1 [!! in1 $end
$var wire 1 [!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \!! out $end
$var wire 1 v~ in1 $end
$var wire 1 "!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^!! out $end
$var wire 1 \!! in1 $end
$var wire 1 \!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _!! out $end
$var wire 1 ]!! in1 $end
$var wire 1 ^!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 uy out $end
$var wire 1 _!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ty Out $end
$var wire 1 v~ S $end
$var wire 1 #!! InpA $end
$var wire 1 $!! InpB $end
$var wire 1 `!! notS $end
$var wire 1 a!! nand1 $end
$var wire 1 b!! nand2 $end
$var wire 1 c!! inputA $end
$var wire 1 d!! inputB $end
$var wire 1 e!! final_not $end

$scope module S_not $end
$var wire 1 `!! out $end
$var wire 1 v~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a!! out $end
$var wire 1 `!! in1 $end
$var wire 1 #!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c!! out $end
$var wire 1 a!! in1 $end
$var wire 1 a!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b!! out $end
$var wire 1 v~ in1 $end
$var wire 1 $!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d!! out $end
$var wire 1 b!! in1 $end
$var wire 1 b!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e!! out $end
$var wire 1 c!! in1 $end
$var wire 1 d!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ty out $end
$var wire 1 e!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 sy Out $end
$var wire 1 v~ S $end
$var wire 1 %!! InpA $end
$var wire 1 &!! InpB $end
$var wire 1 f!! notS $end
$var wire 1 g!! nand1 $end
$var wire 1 h!! nand2 $end
$var wire 1 i!! inputA $end
$var wire 1 j!! inputB $end
$var wire 1 k!! final_not $end

$scope module S_not $end
$var wire 1 f!! out $end
$var wire 1 v~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g!! out $end
$var wire 1 f!! in1 $end
$var wire 1 %!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i!! out $end
$var wire 1 g!! in1 $end
$var wire 1 g!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h!! out $end
$var wire 1 v~ in1 $end
$var wire 1 &!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j!! out $end
$var wire 1 h!! in1 $end
$var wire 1 h!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k!! out $end
$var wire 1 i!! in1 $end
$var wire 1 j!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 sy out $end
$var wire 1 k!! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ry Out $end
$var wire 1 v~ S $end
$var wire 1 '!! InpA $end
$var wire 1 )!! InpB $end
$var wire 1 l!! notS $end
$var wire 1 m!! nand1 $end
$var wire 1 n!! nand2 $end
$var wire 1 o!! inputA $end
$var wire 1 p!! inputB $end
$var wire 1 q!! final_not $end

$scope module S_not $end
$var wire 1 l!! out $end
$var wire 1 v~ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m!! out $end
$var wire 1 l!! in1 $end
$var wire 1 '!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o!! out $end
$var wire 1 m!! in1 $end
$var wire 1 m!! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n!! out $end
$var wire 1 v~ in1 $end
$var wire 1 )!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p!! out $end
$var wire 1 n!! in1 $end
$var wire 1 n!! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q!! out $end
$var wire 1 o!! in1 $end
$var wire 1 p!! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ry out $end
$var wire 1 q!! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte2 $end
$var wire 1 ny Out [3] $end
$var wire 1 oy Out [2] $end
$var wire 1 py Out [1] $end
$var wire 1 qy Out [0] $end
$var wire 1 r!! S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 ^y InpA [3] $end
$var wire 1 _y InpA [2] $end
$var wire 1 `y InpA [1] $end
$var wire 1 ay InpA [0] $end
$var wire 1 \y InpB [3] $end
$var wire 1 ]y InpB [2] $end
$var wire 1 ^y InpB [1] $end
$var wire 1 _y InpB [0] $end
$var wire 1 s!! InpC [3] $end
$var wire 1 t!! InpC [2] $end
$var wire 1 u!! InpC [1] $end
$var wire 1 v!! InpC [0] $end
$var wire 1 w!! InpD [3] $end
$var wire 1 x!! InpD [2] $end
$var wire 1 y!! InpD [1] $end
$var wire 1 z!! InpD [0] $end
$var wire 1 {!! stage1_1_bit0 $end
$var wire 1 |!! stage1_2_bit0 $end
$var wire 1 }!! stage1_1_bit1 $end
$var wire 1 ~!! stage1_2_bit1 $end
$var wire 1 !"! stage1_1_bit2 $end
$var wire 1 ""! stage1_2_bit2 $end
$var wire 1 #"! stage1_1_bit3 $end
$var wire 1 $"! stage1_2_bit4 $end
$var wire 1 %"! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 {!! Out $end
$var wire 1 c2 S $end
$var wire 1 ay InpA $end
$var wire 1 _y InpB $end
$var wire 1 &"! notS $end
$var wire 1 '"! nand1 $end
$var wire 1 ("! nand2 $end
$var wire 1 )"! inputA $end
$var wire 1 *"! inputB $end
$var wire 1 +"! final_not $end

$scope module S_not $end
$var wire 1 &"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '"! out $end
$var wire 1 &"! in1 $end
$var wire 1 ay in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )"! out $end
$var wire 1 '"! in1 $end
$var wire 1 '"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ("! out $end
$var wire 1 c2 in1 $end
$var wire 1 _y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *"! out $end
$var wire 1 ("! in1 $end
$var wire 1 ("! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +"! out $end
$var wire 1 )"! in1 $end
$var wire 1 *"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {!! out $end
$var wire 1 +"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 }!! Out $end
$var wire 1 c2 S $end
$var wire 1 `y InpA $end
$var wire 1 ^y InpB $end
$var wire 1 ,"! notS $end
$var wire 1 -"! nand1 $end
$var wire 1 ."! nand2 $end
$var wire 1 /"! inputA $end
$var wire 1 0"! inputB $end
$var wire 1 1"! final_not $end

$scope module S_not $end
$var wire 1 ,"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -"! out $end
$var wire 1 ,"! in1 $end
$var wire 1 `y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /"! out $end
$var wire 1 -"! in1 $end
$var wire 1 -"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ."! out $end
$var wire 1 c2 in1 $end
$var wire 1 ^y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0"! out $end
$var wire 1 ."! in1 $end
$var wire 1 ."! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1"! out $end
$var wire 1 /"! in1 $end
$var wire 1 0"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }!! out $end
$var wire 1 1"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 !"! Out $end
$var wire 1 c2 S $end
$var wire 1 _y InpA $end
$var wire 1 ]y InpB $end
$var wire 1 2"! notS $end
$var wire 1 3"! nand1 $end
$var wire 1 4"! nand2 $end
$var wire 1 5"! inputA $end
$var wire 1 6"! inputB $end
$var wire 1 7"! final_not $end

$scope module S_not $end
$var wire 1 2"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3"! out $end
$var wire 1 2"! in1 $end
$var wire 1 _y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5"! out $end
$var wire 1 3"! in1 $end
$var wire 1 3"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4"! out $end
$var wire 1 c2 in1 $end
$var wire 1 ]y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6"! out $end
$var wire 1 4"! in1 $end
$var wire 1 4"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7"! out $end
$var wire 1 5"! in1 $end
$var wire 1 6"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !"! out $end
$var wire 1 7"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 #"! Out $end
$var wire 1 c2 S $end
$var wire 1 ^y InpA $end
$var wire 1 \y InpB $end
$var wire 1 8"! notS $end
$var wire 1 9"! nand1 $end
$var wire 1 :"! nand2 $end
$var wire 1 ;"! inputA $end
$var wire 1 <"! inputB $end
$var wire 1 ="! final_not $end

$scope module S_not $end
$var wire 1 8"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9"! out $end
$var wire 1 8"! in1 $end
$var wire 1 ^y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;"! out $end
$var wire 1 9"! in1 $end
$var wire 1 9"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :"! out $end
$var wire 1 c2 in1 $end
$var wire 1 \y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <"! out $end
$var wire 1 :"! in1 $end
$var wire 1 :"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ="! out $end
$var wire 1 ;"! in1 $end
$var wire 1 <"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #"! out $end
$var wire 1 ="! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 |!! Out $end
$var wire 1 c2 S $end
$var wire 1 v!! InpA $end
$var wire 1 z!! InpB $end
$var wire 1 >"! notS $end
$var wire 1 ?"! nand1 $end
$var wire 1 @"! nand2 $end
$var wire 1 A"! inputA $end
$var wire 1 B"! inputB $end
$var wire 1 C"! final_not $end

$scope module S_not $end
$var wire 1 >"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?"! out $end
$var wire 1 >"! in1 $end
$var wire 1 v!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A"! out $end
$var wire 1 ?"! in1 $end
$var wire 1 ?"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @"! out $end
$var wire 1 c2 in1 $end
$var wire 1 z!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B"! out $end
$var wire 1 @"! in1 $end
$var wire 1 @"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C"! out $end
$var wire 1 A"! in1 $end
$var wire 1 B"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |!! out $end
$var wire 1 C"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ~!! Out $end
$var wire 1 c2 S $end
$var wire 1 u!! InpA $end
$var wire 1 y!! InpB $end
$var wire 1 D"! notS $end
$var wire 1 E"! nand1 $end
$var wire 1 F"! nand2 $end
$var wire 1 G"! inputA $end
$var wire 1 H"! inputB $end
$var wire 1 I"! final_not $end

$scope module S_not $end
$var wire 1 D"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E"! out $end
$var wire 1 D"! in1 $end
$var wire 1 u!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G"! out $end
$var wire 1 E"! in1 $end
$var wire 1 E"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F"! out $end
$var wire 1 c2 in1 $end
$var wire 1 y!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H"! out $end
$var wire 1 F"! in1 $end
$var wire 1 F"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I"! out $end
$var wire 1 G"! in1 $end
$var wire 1 H"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~!! out $end
$var wire 1 I"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 ""! Out $end
$var wire 1 c2 S $end
$var wire 1 t!! InpA $end
$var wire 1 x!! InpB $end
$var wire 1 J"! notS $end
$var wire 1 K"! nand1 $end
$var wire 1 L"! nand2 $end
$var wire 1 M"! inputA $end
$var wire 1 N"! inputB $end
$var wire 1 O"! final_not $end

$scope module S_not $end
$var wire 1 J"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K"! out $end
$var wire 1 J"! in1 $end
$var wire 1 t!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M"! out $end
$var wire 1 K"! in1 $end
$var wire 1 K"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L"! out $end
$var wire 1 c2 in1 $end
$var wire 1 x!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N"! out $end
$var wire 1 L"! in1 $end
$var wire 1 L"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O"! out $end
$var wire 1 M"! in1 $end
$var wire 1 N"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ""! out $end
$var wire 1 O"! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 %"! Out $end
$var wire 1 c2 S $end
$var wire 1 s!! InpA $end
$var wire 1 w!! InpB $end
$var wire 1 P"! notS $end
$var wire 1 Q"! nand1 $end
$var wire 1 R"! nand2 $end
$var wire 1 S"! inputA $end
$var wire 1 T"! inputB $end
$var wire 1 U"! final_not $end

$scope module S_not $end
$var wire 1 P"! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q"! out $end
$var wire 1 P"! in1 $end
$var wire 1 s!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S"! out $end
$var wire 1 Q"! in1 $end
$var wire 1 Q"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R"! out $end
$var wire 1 c2 in1 $end
$var wire 1 w!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T"! out $end
$var wire 1 R"! in1 $end
$var wire 1 R"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U"! out $end
$var wire 1 S"! in1 $end
$var wire 1 T"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %"! out $end
$var wire 1 U"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 qy Out $end
$var wire 1 r!! S $end
$var wire 1 {!! InpA $end
$var wire 1 |!! InpB $end
$var wire 1 V"! notS $end
$var wire 1 W"! nand1 $end
$var wire 1 X"! nand2 $end
$var wire 1 Y"! inputA $end
$var wire 1 Z"! inputB $end
$var wire 1 ["! final_not $end

$scope module S_not $end
$var wire 1 V"! out $end
$var wire 1 r!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W"! out $end
$var wire 1 V"! in1 $end
$var wire 1 {!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y"! out $end
$var wire 1 W"! in1 $end
$var wire 1 W"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X"! out $end
$var wire 1 r!! in1 $end
$var wire 1 |!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z"! out $end
$var wire 1 X"! in1 $end
$var wire 1 X"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ["! out $end
$var wire 1 Y"! in1 $end
$var wire 1 Z"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 qy out $end
$var wire 1 ["! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 py Out $end
$var wire 1 r!! S $end
$var wire 1 }!! InpA $end
$var wire 1 ~!! InpB $end
$var wire 1 \"! notS $end
$var wire 1 ]"! nand1 $end
$var wire 1 ^"! nand2 $end
$var wire 1 _"! inputA $end
$var wire 1 `"! inputB $end
$var wire 1 a"! final_not $end

$scope module S_not $end
$var wire 1 \"! out $end
$var wire 1 r!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]"! out $end
$var wire 1 \"! in1 $end
$var wire 1 }!! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _"! out $end
$var wire 1 ]"! in1 $end
$var wire 1 ]"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^"! out $end
$var wire 1 r!! in1 $end
$var wire 1 ~!! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `"! out $end
$var wire 1 ^"! in1 $end
$var wire 1 ^"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a"! out $end
$var wire 1 _"! in1 $end
$var wire 1 `"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 py out $end
$var wire 1 a"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 oy Out $end
$var wire 1 r!! S $end
$var wire 1 !"! InpA $end
$var wire 1 ""! InpB $end
$var wire 1 b"! notS $end
$var wire 1 c"! nand1 $end
$var wire 1 d"! nand2 $end
$var wire 1 e"! inputA $end
$var wire 1 f"! inputB $end
$var wire 1 g"! final_not $end

$scope module S_not $end
$var wire 1 b"! out $end
$var wire 1 r!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c"! out $end
$var wire 1 b"! in1 $end
$var wire 1 !"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e"! out $end
$var wire 1 c"! in1 $end
$var wire 1 c"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d"! out $end
$var wire 1 r!! in1 $end
$var wire 1 ""! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f"! out $end
$var wire 1 d"! in1 $end
$var wire 1 d"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g"! out $end
$var wire 1 e"! in1 $end
$var wire 1 f"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 oy out $end
$var wire 1 g"! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ny Out $end
$var wire 1 r!! S $end
$var wire 1 #"! InpA $end
$var wire 1 %"! InpB $end
$var wire 1 h"! notS $end
$var wire 1 i"! nand1 $end
$var wire 1 j"! nand2 $end
$var wire 1 k"! inputA $end
$var wire 1 l"! inputB $end
$var wire 1 m"! final_not $end

$scope module S_not $end
$var wire 1 h"! out $end
$var wire 1 r!! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i"! out $end
$var wire 1 h"! in1 $end
$var wire 1 #"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k"! out $end
$var wire 1 i"! in1 $end
$var wire 1 i"! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j"! out $end
$var wire 1 r!! in1 $end
$var wire 1 %"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l"! out $end
$var wire 1 j"! in1 $end
$var wire 1 j"! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m"! out $end
$var wire 1 k"! in1 $end
$var wire 1 l"! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ny out $end
$var wire 1 m"! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift2_byte3 $end
$var wire 1 jy Out [3] $end
$var wire 1 ky Out [2] $end
$var wire 1 ly Out [1] $end
$var wire 1 my Out [0] $end
$var wire 1 n"! S [1] $end
$var wire 1 c2 S [0] $end
$var wire 1 Zy InpA [3] $end
$var wire 1 [y InpA [2] $end
$var wire 1 \y InpA [1] $end
$var wire 1 ]y InpA [0] $end
$var wire 1 hy InpB [3] $end
$var wire 1 iy InpB [2] $end
$var wire 1 Zy InpB [1] $end
$var wire 1 [y InpB [0] $end
$var wire 1 o"! InpC [3] $end
$var wire 1 p"! InpC [2] $end
$var wire 1 q"! InpC [1] $end
$var wire 1 r"! InpC [0] $end
$var wire 1 s"! InpD [3] $end
$var wire 1 t"! InpD [2] $end
$var wire 1 u"! InpD [1] $end
$var wire 1 v"! InpD [0] $end
$var wire 1 w"! stage1_1_bit0 $end
$var wire 1 x"! stage1_2_bit0 $end
$var wire 1 y"! stage1_1_bit1 $end
$var wire 1 z"! stage1_2_bit1 $end
$var wire 1 {"! stage1_1_bit2 $end
$var wire 1 |"! stage1_2_bit2 $end
$var wire 1 }"! stage1_1_bit3 $end
$var wire 1 ~"! stage1_2_bit4 $end
$var wire 1 !#! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 w"! Out $end
$var wire 1 c2 S $end
$var wire 1 ]y InpA $end
$var wire 1 [y InpB $end
$var wire 1 "#! notS $end
$var wire 1 ##! nand1 $end
$var wire 1 $#! nand2 $end
$var wire 1 %#! inputA $end
$var wire 1 &#! inputB $end
$var wire 1 '#! final_not $end

$scope module S_not $end
$var wire 1 "#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ##! out $end
$var wire 1 "#! in1 $end
$var wire 1 ]y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %#! out $end
$var wire 1 ##! in1 $end
$var wire 1 ##! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $#! out $end
$var wire 1 c2 in1 $end
$var wire 1 [y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &#! out $end
$var wire 1 $#! in1 $end
$var wire 1 $#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '#! out $end
$var wire 1 %#! in1 $end
$var wire 1 &#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w"! out $end
$var wire 1 '#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 y"! Out $end
$var wire 1 c2 S $end
$var wire 1 \y InpA $end
$var wire 1 Zy InpB $end
$var wire 1 (#! notS $end
$var wire 1 )#! nand1 $end
$var wire 1 *#! nand2 $end
$var wire 1 +#! inputA $end
$var wire 1 ,#! inputB $end
$var wire 1 -#! final_not $end

$scope module S_not $end
$var wire 1 (#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )#! out $end
$var wire 1 (#! in1 $end
$var wire 1 \y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +#! out $end
$var wire 1 )#! in1 $end
$var wire 1 )#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *#! out $end
$var wire 1 c2 in1 $end
$var wire 1 Zy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,#! out $end
$var wire 1 *#! in1 $end
$var wire 1 *#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -#! out $end
$var wire 1 +#! in1 $end
$var wire 1 ,#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y"! out $end
$var wire 1 -#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 {"! Out $end
$var wire 1 c2 S $end
$var wire 1 [y InpA $end
$var wire 1 iy InpB $end
$var wire 1 .#! notS $end
$var wire 1 /#! nand1 $end
$var wire 1 0#! nand2 $end
$var wire 1 1#! inputA $end
$var wire 1 2#! inputB $end
$var wire 1 3#! final_not $end

$scope module S_not $end
$var wire 1 .#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /#! out $end
$var wire 1 .#! in1 $end
$var wire 1 [y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1#! out $end
$var wire 1 /#! in1 $end
$var wire 1 /#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0#! out $end
$var wire 1 c2 in1 $end
$var wire 1 iy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2#! out $end
$var wire 1 0#! in1 $end
$var wire 1 0#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3#! out $end
$var wire 1 1#! in1 $end
$var wire 1 2#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {"! out $end
$var wire 1 3#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 }"! Out $end
$var wire 1 c2 S $end
$var wire 1 Zy InpA $end
$var wire 1 hy InpB $end
$var wire 1 4#! notS $end
$var wire 1 5#! nand1 $end
$var wire 1 6#! nand2 $end
$var wire 1 7#! inputA $end
$var wire 1 8#! inputB $end
$var wire 1 9#! final_not $end

$scope module S_not $end
$var wire 1 4#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5#! out $end
$var wire 1 4#! in1 $end
$var wire 1 Zy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7#! out $end
$var wire 1 5#! in1 $end
$var wire 1 5#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6#! out $end
$var wire 1 c2 in1 $end
$var wire 1 hy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8#! out $end
$var wire 1 6#! in1 $end
$var wire 1 6#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9#! out $end
$var wire 1 7#! in1 $end
$var wire 1 8#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }"! out $end
$var wire 1 9#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 x"! Out $end
$var wire 1 c2 S $end
$var wire 1 r"! InpA $end
$var wire 1 v"! InpB $end
$var wire 1 :#! notS $end
$var wire 1 ;#! nand1 $end
$var wire 1 <#! nand2 $end
$var wire 1 =#! inputA $end
$var wire 1 >#! inputB $end
$var wire 1 ?#! final_not $end

$scope module S_not $end
$var wire 1 :#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;#! out $end
$var wire 1 :#! in1 $end
$var wire 1 r"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =#! out $end
$var wire 1 ;#! in1 $end
$var wire 1 ;#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <#! out $end
$var wire 1 c2 in1 $end
$var wire 1 v"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >#! out $end
$var wire 1 <#! in1 $end
$var wire 1 <#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?#! out $end
$var wire 1 =#! in1 $end
$var wire 1 >#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x"! out $end
$var wire 1 ?#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 z"! Out $end
$var wire 1 c2 S $end
$var wire 1 q"! InpA $end
$var wire 1 u"! InpB $end
$var wire 1 @#! notS $end
$var wire 1 A#! nand1 $end
$var wire 1 B#! nand2 $end
$var wire 1 C#! inputA $end
$var wire 1 D#! inputB $end
$var wire 1 E#! final_not $end

$scope module S_not $end
$var wire 1 @#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A#! out $end
$var wire 1 @#! in1 $end
$var wire 1 q"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C#! out $end
$var wire 1 A#! in1 $end
$var wire 1 A#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B#! out $end
$var wire 1 c2 in1 $end
$var wire 1 u"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D#! out $end
$var wire 1 B#! in1 $end
$var wire 1 B#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E#! out $end
$var wire 1 C#! in1 $end
$var wire 1 D#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 z"! out $end
$var wire 1 E#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 |"! Out $end
$var wire 1 c2 S $end
$var wire 1 p"! InpA $end
$var wire 1 t"! InpB $end
$var wire 1 F#! notS $end
$var wire 1 G#! nand1 $end
$var wire 1 H#! nand2 $end
$var wire 1 I#! inputA $end
$var wire 1 J#! inputB $end
$var wire 1 K#! final_not $end

$scope module S_not $end
$var wire 1 F#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G#! out $end
$var wire 1 F#! in1 $end
$var wire 1 p"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I#! out $end
$var wire 1 G#! in1 $end
$var wire 1 G#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H#! out $end
$var wire 1 c2 in1 $end
$var wire 1 t"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J#! out $end
$var wire 1 H#! in1 $end
$var wire 1 H#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K#! out $end
$var wire 1 I#! in1 $end
$var wire 1 J#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |"! out $end
$var wire 1 K#! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 !#! Out $end
$var wire 1 c2 S $end
$var wire 1 o"! InpA $end
$var wire 1 s"! InpB $end
$var wire 1 L#! notS $end
$var wire 1 M#! nand1 $end
$var wire 1 N#! nand2 $end
$var wire 1 O#! inputA $end
$var wire 1 P#! inputB $end
$var wire 1 Q#! final_not $end

$scope module S_not $end
$var wire 1 L#! out $end
$var wire 1 c2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M#! out $end
$var wire 1 L#! in1 $end
$var wire 1 o"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O#! out $end
$var wire 1 M#! in1 $end
$var wire 1 M#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N#! out $end
$var wire 1 c2 in1 $end
$var wire 1 s"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P#! out $end
$var wire 1 N#! in1 $end
$var wire 1 N#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q#! out $end
$var wire 1 O#! in1 $end
$var wire 1 P#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !#! out $end
$var wire 1 Q#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 my Out $end
$var wire 1 n"! S $end
$var wire 1 w"! InpA $end
$var wire 1 x"! InpB $end
$var wire 1 R#! notS $end
$var wire 1 S#! nand1 $end
$var wire 1 T#! nand2 $end
$var wire 1 U#! inputA $end
$var wire 1 V#! inputB $end
$var wire 1 W#! final_not $end

$scope module S_not $end
$var wire 1 R#! out $end
$var wire 1 n"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S#! out $end
$var wire 1 R#! in1 $end
$var wire 1 w"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U#! out $end
$var wire 1 S#! in1 $end
$var wire 1 S#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T#! out $end
$var wire 1 n"! in1 $end
$var wire 1 x"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V#! out $end
$var wire 1 T#! in1 $end
$var wire 1 T#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W#! out $end
$var wire 1 U#! in1 $end
$var wire 1 V#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 my out $end
$var wire 1 W#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 ly Out $end
$var wire 1 n"! S $end
$var wire 1 y"! InpA $end
$var wire 1 z"! InpB $end
$var wire 1 X#! notS $end
$var wire 1 Y#! nand1 $end
$var wire 1 Z#! nand2 $end
$var wire 1 [#! inputA $end
$var wire 1 \#! inputB $end
$var wire 1 ]#! final_not $end

$scope module S_not $end
$var wire 1 X#! out $end
$var wire 1 n"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y#! out $end
$var wire 1 X#! in1 $end
$var wire 1 y"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [#! out $end
$var wire 1 Y#! in1 $end
$var wire 1 Y#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z#! out $end
$var wire 1 n"! in1 $end
$var wire 1 z"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \#! out $end
$var wire 1 Z#! in1 $end
$var wire 1 Z#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]#! out $end
$var wire 1 [#! in1 $end
$var wire 1 \#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ly out $end
$var wire 1 ]#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 ky Out $end
$var wire 1 n"! S $end
$var wire 1 {"! InpA $end
$var wire 1 |"! InpB $end
$var wire 1 ^#! notS $end
$var wire 1 _#! nand1 $end
$var wire 1 `#! nand2 $end
$var wire 1 a#! inputA $end
$var wire 1 b#! inputB $end
$var wire 1 c#! final_not $end

$scope module S_not $end
$var wire 1 ^#! out $end
$var wire 1 n"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _#! out $end
$var wire 1 ^#! in1 $end
$var wire 1 {"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a#! out $end
$var wire 1 _#! in1 $end
$var wire 1 _#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `#! out $end
$var wire 1 n"! in1 $end
$var wire 1 |"! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b#! out $end
$var wire 1 `#! in1 $end
$var wire 1 `#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c#! out $end
$var wire 1 a#! in1 $end
$var wire 1 b#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ky out $end
$var wire 1 c#! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 jy Out $end
$var wire 1 n"! S $end
$var wire 1 }"! InpA $end
$var wire 1 !#! InpB $end
$var wire 1 d#! notS $end
$var wire 1 e#! nand1 $end
$var wire 1 f#! nand2 $end
$var wire 1 g#! inputA $end
$var wire 1 h#! inputB $end
$var wire 1 i#! final_not $end

$scope module S_not $end
$var wire 1 d#! out $end
$var wire 1 n"! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e#! out $end
$var wire 1 d#! in1 $end
$var wire 1 }"! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g#! out $end
$var wire 1 e#! in1 $end
$var wire 1 e#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f#! out $end
$var wire 1 n"! in1 $end
$var wire 1 !#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h#! out $end
$var wire 1 f#! in1 $end
$var wire 1 f#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i#! out $end
$var wire 1 g#! in1 $end
$var wire 1 h#! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 jy out $end
$var wire 1 i#! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte0 $end
$var wire 1 (z Out [3] $end
$var wire 1 )z Out [2] $end
$var wire 1 *z Out [1] $end
$var wire 1 +z Out [0] $end
$var wire 1 j#! S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 vy InpA [3] $end
$var wire 1 wy InpA [2] $end
$var wire 1 xy InpA [1] $end
$var wire 1 yy InpA [0] $end
$var wire 1 ry InpB [3] $end
$var wire 1 sy InpB [2] $end
$var wire 1 ty InpB [1] $end
$var wire 1 uy InpB [0] $end
$var wire 1 k#! InpC [3] $end
$var wire 1 l#! InpC [2] $end
$var wire 1 m#! InpC [1] $end
$var wire 1 n#! InpC [0] $end
$var wire 1 o#! InpD [3] $end
$var wire 1 p#! InpD [2] $end
$var wire 1 q#! InpD [1] $end
$var wire 1 r#! InpD [0] $end
$var wire 1 s#! stage1_1_bit0 $end
$var wire 1 t#! stage1_2_bit0 $end
$var wire 1 u#! stage1_1_bit1 $end
$var wire 1 v#! stage1_2_bit1 $end
$var wire 1 w#! stage1_1_bit2 $end
$var wire 1 x#! stage1_2_bit2 $end
$var wire 1 y#! stage1_1_bit3 $end
$var wire 1 z#! stage1_2_bit4 $end
$var wire 1 {#! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 s#! Out $end
$var wire 1 b2 S $end
$var wire 1 yy InpA $end
$var wire 1 uy InpB $end
$var wire 1 |#! notS $end
$var wire 1 }#! nand1 $end
$var wire 1 ~#! nand2 $end
$var wire 1 !$! inputA $end
$var wire 1 "$! inputB $end
$var wire 1 #$! final_not $end

$scope module S_not $end
$var wire 1 |#! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }#! out $end
$var wire 1 |#! in1 $end
$var wire 1 yy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !$! out $end
$var wire 1 }#! in1 $end
$var wire 1 }#! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~#! out $end
$var wire 1 b2 in1 $end
$var wire 1 uy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "$! out $end
$var wire 1 ~#! in1 $end
$var wire 1 ~#! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #$! out $end
$var wire 1 !$! in1 $end
$var wire 1 "$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s#! out $end
$var wire 1 #$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 u#! Out $end
$var wire 1 b2 S $end
$var wire 1 xy InpA $end
$var wire 1 ty InpB $end
$var wire 1 $$! notS $end
$var wire 1 %$! nand1 $end
$var wire 1 &$! nand2 $end
$var wire 1 '$! inputA $end
$var wire 1 ($! inputB $end
$var wire 1 )$! final_not $end

$scope module S_not $end
$var wire 1 $$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %$! out $end
$var wire 1 $$! in1 $end
$var wire 1 xy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '$! out $end
$var wire 1 %$! in1 $end
$var wire 1 %$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &$! out $end
$var wire 1 b2 in1 $end
$var wire 1 ty in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ($! out $end
$var wire 1 &$! in1 $end
$var wire 1 &$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )$! out $end
$var wire 1 '$! in1 $end
$var wire 1 ($! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u#! out $end
$var wire 1 )$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 w#! Out $end
$var wire 1 b2 S $end
$var wire 1 wy InpA $end
$var wire 1 sy InpB $end
$var wire 1 *$! notS $end
$var wire 1 +$! nand1 $end
$var wire 1 ,$! nand2 $end
$var wire 1 -$! inputA $end
$var wire 1 .$! inputB $end
$var wire 1 /$! final_not $end

$scope module S_not $end
$var wire 1 *$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +$! out $end
$var wire 1 *$! in1 $end
$var wire 1 wy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -$! out $end
$var wire 1 +$! in1 $end
$var wire 1 +$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,$! out $end
$var wire 1 b2 in1 $end
$var wire 1 sy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .$! out $end
$var wire 1 ,$! in1 $end
$var wire 1 ,$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /$! out $end
$var wire 1 -$! in1 $end
$var wire 1 .$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w#! out $end
$var wire 1 /$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 y#! Out $end
$var wire 1 b2 S $end
$var wire 1 vy InpA $end
$var wire 1 ry InpB $end
$var wire 1 0$! notS $end
$var wire 1 1$! nand1 $end
$var wire 1 2$! nand2 $end
$var wire 1 3$! inputA $end
$var wire 1 4$! inputB $end
$var wire 1 5$! final_not $end

$scope module S_not $end
$var wire 1 0$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1$! out $end
$var wire 1 0$! in1 $end
$var wire 1 vy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3$! out $end
$var wire 1 1$! in1 $end
$var wire 1 1$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2$! out $end
$var wire 1 b2 in1 $end
$var wire 1 ry in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4$! out $end
$var wire 1 2$! in1 $end
$var wire 1 2$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5$! out $end
$var wire 1 3$! in1 $end
$var wire 1 4$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 y#! out $end
$var wire 1 5$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 t#! Out $end
$var wire 1 b2 S $end
$var wire 1 n#! InpA $end
$var wire 1 r#! InpB $end
$var wire 1 6$! notS $end
$var wire 1 7$! nand1 $end
$var wire 1 8$! nand2 $end
$var wire 1 9$! inputA $end
$var wire 1 :$! inputB $end
$var wire 1 ;$! final_not $end

$scope module S_not $end
$var wire 1 6$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7$! out $end
$var wire 1 6$! in1 $end
$var wire 1 n#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9$! out $end
$var wire 1 7$! in1 $end
$var wire 1 7$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8$! out $end
$var wire 1 b2 in1 $end
$var wire 1 r#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :$! out $end
$var wire 1 8$! in1 $end
$var wire 1 8$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;$! out $end
$var wire 1 9$! in1 $end
$var wire 1 :$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t#! out $end
$var wire 1 ;$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 v#! Out $end
$var wire 1 b2 S $end
$var wire 1 m#! InpA $end
$var wire 1 q#! InpB $end
$var wire 1 <$! notS $end
$var wire 1 =$! nand1 $end
$var wire 1 >$! nand2 $end
$var wire 1 ?$! inputA $end
$var wire 1 @$! inputB $end
$var wire 1 A$! final_not $end

$scope module S_not $end
$var wire 1 <$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =$! out $end
$var wire 1 <$! in1 $end
$var wire 1 m#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?$! out $end
$var wire 1 =$! in1 $end
$var wire 1 =$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >$! out $end
$var wire 1 b2 in1 $end
$var wire 1 q#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @$! out $end
$var wire 1 >$! in1 $end
$var wire 1 >$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A$! out $end
$var wire 1 ?$! in1 $end
$var wire 1 @$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 v#! out $end
$var wire 1 A$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 x#! Out $end
$var wire 1 b2 S $end
$var wire 1 l#! InpA $end
$var wire 1 p#! InpB $end
$var wire 1 B$! notS $end
$var wire 1 C$! nand1 $end
$var wire 1 D$! nand2 $end
$var wire 1 E$! inputA $end
$var wire 1 F$! inputB $end
$var wire 1 G$! final_not $end

$scope module S_not $end
$var wire 1 B$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C$! out $end
$var wire 1 B$! in1 $end
$var wire 1 l#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E$! out $end
$var wire 1 C$! in1 $end
$var wire 1 C$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D$! out $end
$var wire 1 b2 in1 $end
$var wire 1 p#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F$! out $end
$var wire 1 D$! in1 $end
$var wire 1 D$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G$! out $end
$var wire 1 E$! in1 $end
$var wire 1 F$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 x#! out $end
$var wire 1 G$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 {#! Out $end
$var wire 1 b2 S $end
$var wire 1 k#! InpA $end
$var wire 1 o#! InpB $end
$var wire 1 H$! notS $end
$var wire 1 I$! nand1 $end
$var wire 1 J$! nand2 $end
$var wire 1 K$! inputA $end
$var wire 1 L$! inputB $end
$var wire 1 M$! final_not $end

$scope module S_not $end
$var wire 1 H$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I$! out $end
$var wire 1 H$! in1 $end
$var wire 1 k#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K$! out $end
$var wire 1 I$! in1 $end
$var wire 1 I$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J$! out $end
$var wire 1 b2 in1 $end
$var wire 1 o#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L$! out $end
$var wire 1 J$! in1 $end
$var wire 1 J$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M$! out $end
$var wire 1 K$! in1 $end
$var wire 1 L$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {#! out $end
$var wire 1 M$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 +z Out $end
$var wire 1 j#! S $end
$var wire 1 s#! InpA $end
$var wire 1 t#! InpB $end
$var wire 1 N$! notS $end
$var wire 1 O$! nand1 $end
$var wire 1 P$! nand2 $end
$var wire 1 Q$! inputA $end
$var wire 1 R$! inputB $end
$var wire 1 S$! final_not $end

$scope module S_not $end
$var wire 1 N$! out $end
$var wire 1 j#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O$! out $end
$var wire 1 N$! in1 $end
$var wire 1 s#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q$! out $end
$var wire 1 O$! in1 $end
$var wire 1 O$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P$! out $end
$var wire 1 j#! in1 $end
$var wire 1 t#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R$! out $end
$var wire 1 P$! in1 $end
$var wire 1 P$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S$! out $end
$var wire 1 Q$! in1 $end
$var wire 1 R$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +z out $end
$var wire 1 S$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 *z Out $end
$var wire 1 j#! S $end
$var wire 1 u#! InpA $end
$var wire 1 v#! InpB $end
$var wire 1 T$! notS $end
$var wire 1 U$! nand1 $end
$var wire 1 V$! nand2 $end
$var wire 1 W$! inputA $end
$var wire 1 X$! inputB $end
$var wire 1 Y$! final_not $end

$scope module S_not $end
$var wire 1 T$! out $end
$var wire 1 j#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U$! out $end
$var wire 1 T$! in1 $end
$var wire 1 u#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W$! out $end
$var wire 1 U$! in1 $end
$var wire 1 U$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V$! out $end
$var wire 1 j#! in1 $end
$var wire 1 v#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X$! out $end
$var wire 1 V$! in1 $end
$var wire 1 V$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y$! out $end
$var wire 1 W$! in1 $end
$var wire 1 X$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *z out $end
$var wire 1 Y$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 )z Out $end
$var wire 1 j#! S $end
$var wire 1 w#! InpA $end
$var wire 1 x#! InpB $end
$var wire 1 Z$! notS $end
$var wire 1 [$! nand1 $end
$var wire 1 \$! nand2 $end
$var wire 1 ]$! inputA $end
$var wire 1 ^$! inputB $end
$var wire 1 _$! final_not $end

$scope module S_not $end
$var wire 1 Z$! out $end
$var wire 1 j#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 [$! out $end
$var wire 1 Z$! in1 $end
$var wire 1 w#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ]$! out $end
$var wire 1 [$! in1 $end
$var wire 1 [$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 \$! out $end
$var wire 1 j#! in1 $end
$var wire 1 x#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ^$! out $end
$var wire 1 \$! in1 $end
$var wire 1 \$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 _$! out $end
$var wire 1 ]$! in1 $end
$var wire 1 ^$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )z out $end
$var wire 1 _$! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 (z Out $end
$var wire 1 j#! S $end
$var wire 1 y#! InpA $end
$var wire 1 {#! InpB $end
$var wire 1 `$! notS $end
$var wire 1 a$! nand1 $end
$var wire 1 b$! nand2 $end
$var wire 1 c$! inputA $end
$var wire 1 d$! inputB $end
$var wire 1 e$! final_not $end

$scope module S_not $end
$var wire 1 `$! out $end
$var wire 1 j#! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a$! out $end
$var wire 1 `$! in1 $end
$var wire 1 y#! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c$! out $end
$var wire 1 a$! in1 $end
$var wire 1 a$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b$! out $end
$var wire 1 j#! in1 $end
$var wire 1 {#! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d$! out $end
$var wire 1 b$! in1 $end
$var wire 1 b$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e$! out $end
$var wire 1 c$! in1 $end
$var wire 1 d$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (z out $end
$var wire 1 e$! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte1 $end
$var wire 1 $z Out [3] $end
$var wire 1 %z Out [2] $end
$var wire 1 &z Out [1] $end
$var wire 1 'z Out [0] $end
$var wire 1 f$! S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 ry InpA [3] $end
$var wire 1 sy InpA [2] $end
$var wire 1 ty InpA [1] $end
$var wire 1 uy InpA [0] $end
$var wire 1 ny InpB [3] $end
$var wire 1 oy InpB [2] $end
$var wire 1 py InpB [1] $end
$var wire 1 qy InpB [0] $end
$var wire 1 g$! InpC [3] $end
$var wire 1 h$! InpC [2] $end
$var wire 1 i$! InpC [1] $end
$var wire 1 j$! InpC [0] $end
$var wire 1 k$! InpD [3] $end
$var wire 1 l$! InpD [2] $end
$var wire 1 m$! InpD [1] $end
$var wire 1 n$! InpD [0] $end
$var wire 1 o$! stage1_1_bit0 $end
$var wire 1 p$! stage1_2_bit0 $end
$var wire 1 q$! stage1_1_bit1 $end
$var wire 1 r$! stage1_2_bit1 $end
$var wire 1 s$! stage1_1_bit2 $end
$var wire 1 t$! stage1_2_bit2 $end
$var wire 1 u$! stage1_1_bit3 $end
$var wire 1 v$! stage1_2_bit4 $end
$var wire 1 w$! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 o$! Out $end
$var wire 1 b2 S $end
$var wire 1 uy InpA $end
$var wire 1 qy InpB $end
$var wire 1 x$! notS $end
$var wire 1 y$! nand1 $end
$var wire 1 z$! nand2 $end
$var wire 1 {$! inputA $end
$var wire 1 |$! inputB $end
$var wire 1 }$! final_not $end

$scope module S_not $end
$var wire 1 x$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y$! out $end
$var wire 1 x$! in1 $end
$var wire 1 uy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {$! out $end
$var wire 1 y$! in1 $end
$var wire 1 y$! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z$! out $end
$var wire 1 b2 in1 $end
$var wire 1 qy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |$! out $end
$var wire 1 z$! in1 $end
$var wire 1 z$! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }$! out $end
$var wire 1 {$! in1 $end
$var wire 1 |$! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o$! out $end
$var wire 1 }$! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 q$! Out $end
$var wire 1 b2 S $end
$var wire 1 ty InpA $end
$var wire 1 py InpB $end
$var wire 1 ~$! notS $end
$var wire 1 !%! nand1 $end
$var wire 1 "%! nand2 $end
$var wire 1 #%! inputA $end
$var wire 1 $%! inputB $end
$var wire 1 %%! final_not $end

$scope module S_not $end
$var wire 1 ~$! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !%! out $end
$var wire 1 ~$! in1 $end
$var wire 1 ty in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #%! out $end
$var wire 1 !%! in1 $end
$var wire 1 !%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "%! out $end
$var wire 1 b2 in1 $end
$var wire 1 py in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $%! out $end
$var wire 1 "%! in1 $end
$var wire 1 "%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %%! out $end
$var wire 1 #%! in1 $end
$var wire 1 $%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q$! out $end
$var wire 1 %%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 s$! Out $end
$var wire 1 b2 S $end
$var wire 1 sy InpA $end
$var wire 1 oy InpB $end
$var wire 1 &%! notS $end
$var wire 1 '%! nand1 $end
$var wire 1 (%! nand2 $end
$var wire 1 )%! inputA $end
$var wire 1 *%! inputB $end
$var wire 1 +%! final_not $end

$scope module S_not $end
$var wire 1 &%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '%! out $end
$var wire 1 &%! in1 $end
$var wire 1 sy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )%! out $end
$var wire 1 '%! in1 $end
$var wire 1 '%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (%! out $end
$var wire 1 b2 in1 $end
$var wire 1 oy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *%! out $end
$var wire 1 (%! in1 $end
$var wire 1 (%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +%! out $end
$var wire 1 )%! in1 $end
$var wire 1 *%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s$! out $end
$var wire 1 +%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 u$! Out $end
$var wire 1 b2 S $end
$var wire 1 ry InpA $end
$var wire 1 ny InpB $end
$var wire 1 ,%! notS $end
$var wire 1 -%! nand1 $end
$var wire 1 .%! nand2 $end
$var wire 1 /%! inputA $end
$var wire 1 0%! inputB $end
$var wire 1 1%! final_not $end

$scope module S_not $end
$var wire 1 ,%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -%! out $end
$var wire 1 ,%! in1 $end
$var wire 1 ry in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /%! out $end
$var wire 1 -%! in1 $end
$var wire 1 -%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .%! out $end
$var wire 1 b2 in1 $end
$var wire 1 ny in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0%! out $end
$var wire 1 .%! in1 $end
$var wire 1 .%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1%! out $end
$var wire 1 /%! in1 $end
$var wire 1 0%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 u$! out $end
$var wire 1 1%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 p$! Out $end
$var wire 1 b2 S $end
$var wire 1 j$! InpA $end
$var wire 1 n$! InpB $end
$var wire 1 2%! notS $end
$var wire 1 3%! nand1 $end
$var wire 1 4%! nand2 $end
$var wire 1 5%! inputA $end
$var wire 1 6%! inputB $end
$var wire 1 7%! final_not $end

$scope module S_not $end
$var wire 1 2%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3%! out $end
$var wire 1 2%! in1 $end
$var wire 1 j$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5%! out $end
$var wire 1 3%! in1 $end
$var wire 1 3%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4%! out $end
$var wire 1 b2 in1 $end
$var wire 1 n$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6%! out $end
$var wire 1 4%! in1 $end
$var wire 1 4%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7%! out $end
$var wire 1 5%! in1 $end
$var wire 1 6%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p$! out $end
$var wire 1 7%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 r$! Out $end
$var wire 1 b2 S $end
$var wire 1 i$! InpA $end
$var wire 1 m$! InpB $end
$var wire 1 8%! notS $end
$var wire 1 9%! nand1 $end
$var wire 1 :%! nand2 $end
$var wire 1 ;%! inputA $end
$var wire 1 <%! inputB $end
$var wire 1 =%! final_not $end

$scope module S_not $end
$var wire 1 8%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9%! out $end
$var wire 1 8%! in1 $end
$var wire 1 i$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;%! out $end
$var wire 1 9%! in1 $end
$var wire 1 9%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :%! out $end
$var wire 1 b2 in1 $end
$var wire 1 m$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <%! out $end
$var wire 1 :%! in1 $end
$var wire 1 :%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =%! out $end
$var wire 1 ;%! in1 $end
$var wire 1 <%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r$! out $end
$var wire 1 =%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 t$! Out $end
$var wire 1 b2 S $end
$var wire 1 h$! InpA $end
$var wire 1 l$! InpB $end
$var wire 1 >%! notS $end
$var wire 1 ?%! nand1 $end
$var wire 1 @%! nand2 $end
$var wire 1 A%! inputA $end
$var wire 1 B%! inputB $end
$var wire 1 C%! final_not $end

$scope module S_not $end
$var wire 1 >%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?%! out $end
$var wire 1 >%! in1 $end
$var wire 1 h$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A%! out $end
$var wire 1 ?%! in1 $end
$var wire 1 ?%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @%! out $end
$var wire 1 b2 in1 $end
$var wire 1 l$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B%! out $end
$var wire 1 @%! in1 $end
$var wire 1 @%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C%! out $end
$var wire 1 A%! in1 $end
$var wire 1 B%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t$! out $end
$var wire 1 C%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 w$! Out $end
$var wire 1 b2 S $end
$var wire 1 g$! InpA $end
$var wire 1 k$! InpB $end
$var wire 1 D%! notS $end
$var wire 1 E%! nand1 $end
$var wire 1 F%! nand2 $end
$var wire 1 G%! inputA $end
$var wire 1 H%! inputB $end
$var wire 1 I%! final_not $end

$scope module S_not $end
$var wire 1 D%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E%! out $end
$var wire 1 D%! in1 $end
$var wire 1 g$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G%! out $end
$var wire 1 E%! in1 $end
$var wire 1 E%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F%! out $end
$var wire 1 b2 in1 $end
$var wire 1 k$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H%! out $end
$var wire 1 F%! in1 $end
$var wire 1 F%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I%! out $end
$var wire 1 G%! in1 $end
$var wire 1 H%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 w$! out $end
$var wire 1 I%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 'z Out $end
$var wire 1 f$! S $end
$var wire 1 o$! InpA $end
$var wire 1 p$! InpB $end
$var wire 1 J%! notS $end
$var wire 1 K%! nand1 $end
$var wire 1 L%! nand2 $end
$var wire 1 M%! inputA $end
$var wire 1 N%! inputB $end
$var wire 1 O%! final_not $end

$scope module S_not $end
$var wire 1 J%! out $end
$var wire 1 f$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K%! out $end
$var wire 1 J%! in1 $end
$var wire 1 o$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M%! out $end
$var wire 1 K%! in1 $end
$var wire 1 K%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L%! out $end
$var wire 1 f$! in1 $end
$var wire 1 p$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N%! out $end
$var wire 1 L%! in1 $end
$var wire 1 L%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O%! out $end
$var wire 1 M%! in1 $end
$var wire 1 N%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 'z out $end
$var wire 1 O%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 &z Out $end
$var wire 1 f$! S $end
$var wire 1 q$! InpA $end
$var wire 1 r$! InpB $end
$var wire 1 P%! notS $end
$var wire 1 Q%! nand1 $end
$var wire 1 R%! nand2 $end
$var wire 1 S%! inputA $end
$var wire 1 T%! inputB $end
$var wire 1 U%! final_not $end

$scope module S_not $end
$var wire 1 P%! out $end
$var wire 1 f$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q%! out $end
$var wire 1 P%! in1 $end
$var wire 1 q$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S%! out $end
$var wire 1 Q%! in1 $end
$var wire 1 Q%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R%! out $end
$var wire 1 f$! in1 $end
$var wire 1 r$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T%! out $end
$var wire 1 R%! in1 $end
$var wire 1 R%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U%! out $end
$var wire 1 S%! in1 $end
$var wire 1 T%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &z out $end
$var wire 1 U%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 %z Out $end
$var wire 1 f$! S $end
$var wire 1 s$! InpA $end
$var wire 1 t$! InpB $end
$var wire 1 V%! notS $end
$var wire 1 W%! nand1 $end
$var wire 1 X%! nand2 $end
$var wire 1 Y%! inputA $end
$var wire 1 Z%! inputB $end
$var wire 1 [%! final_not $end

$scope module S_not $end
$var wire 1 V%! out $end
$var wire 1 f$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W%! out $end
$var wire 1 V%! in1 $end
$var wire 1 s$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y%! out $end
$var wire 1 W%! in1 $end
$var wire 1 W%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X%! out $end
$var wire 1 f$! in1 $end
$var wire 1 t$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z%! out $end
$var wire 1 X%! in1 $end
$var wire 1 X%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [%! out $end
$var wire 1 Y%! in1 $end
$var wire 1 Z%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %z out $end
$var wire 1 [%! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 $z Out $end
$var wire 1 f$! S $end
$var wire 1 u$! InpA $end
$var wire 1 w$! InpB $end
$var wire 1 \%! notS $end
$var wire 1 ]%! nand1 $end
$var wire 1 ^%! nand2 $end
$var wire 1 _%! inputA $end
$var wire 1 `%! inputB $end
$var wire 1 a%! final_not $end

$scope module S_not $end
$var wire 1 \%! out $end
$var wire 1 f$! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ]%! out $end
$var wire 1 \%! in1 $end
$var wire 1 u$! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _%! out $end
$var wire 1 ]%! in1 $end
$var wire 1 ]%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^%! out $end
$var wire 1 f$! in1 $end
$var wire 1 w$! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `%! out $end
$var wire 1 ^%! in1 $end
$var wire 1 ^%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a%! out $end
$var wire 1 _%! in1 $end
$var wire 1 `%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $z out $end
$var wire 1 a%! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte2 $end
$var wire 1 ~y Out [3] $end
$var wire 1 !z Out [2] $end
$var wire 1 "z Out [1] $end
$var wire 1 #z Out [0] $end
$var wire 1 b%! S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 ny InpA [3] $end
$var wire 1 oy InpA [2] $end
$var wire 1 py InpA [1] $end
$var wire 1 qy InpA [0] $end
$var wire 1 jy InpB [3] $end
$var wire 1 ky InpB [2] $end
$var wire 1 ly InpB [1] $end
$var wire 1 my InpB [0] $end
$var wire 1 c%! InpC [3] $end
$var wire 1 d%! InpC [2] $end
$var wire 1 e%! InpC [1] $end
$var wire 1 f%! InpC [0] $end
$var wire 1 g%! InpD [3] $end
$var wire 1 h%! InpD [2] $end
$var wire 1 i%! InpD [1] $end
$var wire 1 j%! InpD [0] $end
$var wire 1 k%! stage1_1_bit0 $end
$var wire 1 l%! stage1_2_bit0 $end
$var wire 1 m%! stage1_1_bit1 $end
$var wire 1 n%! stage1_2_bit1 $end
$var wire 1 o%! stage1_1_bit2 $end
$var wire 1 p%! stage1_2_bit2 $end
$var wire 1 q%! stage1_1_bit3 $end
$var wire 1 r%! stage1_2_bit4 $end
$var wire 1 s%! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 k%! Out $end
$var wire 1 b2 S $end
$var wire 1 qy InpA $end
$var wire 1 my InpB $end
$var wire 1 t%! notS $end
$var wire 1 u%! nand1 $end
$var wire 1 v%! nand2 $end
$var wire 1 w%! inputA $end
$var wire 1 x%! inputB $end
$var wire 1 y%! final_not $end

$scope module S_not $end
$var wire 1 t%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u%! out $end
$var wire 1 t%! in1 $end
$var wire 1 qy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w%! out $end
$var wire 1 u%! in1 $end
$var wire 1 u%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v%! out $end
$var wire 1 b2 in1 $end
$var wire 1 my in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x%! out $end
$var wire 1 v%! in1 $end
$var wire 1 v%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y%! out $end
$var wire 1 w%! in1 $end
$var wire 1 x%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k%! out $end
$var wire 1 y%! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 m%! Out $end
$var wire 1 b2 S $end
$var wire 1 py InpA $end
$var wire 1 ly InpB $end
$var wire 1 z%! notS $end
$var wire 1 {%! nand1 $end
$var wire 1 |%! nand2 $end
$var wire 1 }%! inputA $end
$var wire 1 ~%! inputB $end
$var wire 1 !&! final_not $end

$scope module S_not $end
$var wire 1 z%! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {%! out $end
$var wire 1 z%! in1 $end
$var wire 1 py in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }%! out $end
$var wire 1 {%! in1 $end
$var wire 1 {%! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |%! out $end
$var wire 1 b2 in1 $end
$var wire 1 ly in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~%! out $end
$var wire 1 |%! in1 $end
$var wire 1 |%! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !&! out $end
$var wire 1 }%! in1 $end
$var wire 1 ~%! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m%! out $end
$var wire 1 !&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 o%! Out $end
$var wire 1 b2 S $end
$var wire 1 oy InpA $end
$var wire 1 ky InpB $end
$var wire 1 "&! notS $end
$var wire 1 #&! nand1 $end
$var wire 1 $&! nand2 $end
$var wire 1 %&! inputA $end
$var wire 1 &&! inputB $end
$var wire 1 '&! final_not $end

$scope module S_not $end
$var wire 1 "&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #&! out $end
$var wire 1 "&! in1 $end
$var wire 1 oy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %&! out $end
$var wire 1 #&! in1 $end
$var wire 1 #&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $&! out $end
$var wire 1 b2 in1 $end
$var wire 1 ky in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &&! out $end
$var wire 1 $&! in1 $end
$var wire 1 $&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 '&! out $end
$var wire 1 %&! in1 $end
$var wire 1 &&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o%! out $end
$var wire 1 '&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 q%! Out $end
$var wire 1 b2 S $end
$var wire 1 ny InpA $end
$var wire 1 jy InpB $end
$var wire 1 (&! notS $end
$var wire 1 )&! nand1 $end
$var wire 1 *&! nand2 $end
$var wire 1 +&! inputA $end
$var wire 1 ,&! inputB $end
$var wire 1 -&! final_not $end

$scope module S_not $end
$var wire 1 (&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 )&! out $end
$var wire 1 (&! in1 $end
$var wire 1 ny in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +&! out $end
$var wire 1 )&! in1 $end
$var wire 1 )&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *&! out $end
$var wire 1 b2 in1 $end
$var wire 1 jy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,&! out $end
$var wire 1 *&! in1 $end
$var wire 1 *&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -&! out $end
$var wire 1 +&! in1 $end
$var wire 1 ,&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q%! out $end
$var wire 1 -&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 l%! Out $end
$var wire 1 b2 S $end
$var wire 1 f%! InpA $end
$var wire 1 j%! InpB $end
$var wire 1 .&! notS $end
$var wire 1 /&! nand1 $end
$var wire 1 0&! nand2 $end
$var wire 1 1&! inputA $end
$var wire 1 2&! inputB $end
$var wire 1 3&! final_not $end

$scope module S_not $end
$var wire 1 .&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /&! out $end
$var wire 1 .&! in1 $end
$var wire 1 f%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1&! out $end
$var wire 1 /&! in1 $end
$var wire 1 /&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0&! out $end
$var wire 1 b2 in1 $end
$var wire 1 j%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2&! out $end
$var wire 1 0&! in1 $end
$var wire 1 0&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3&! out $end
$var wire 1 1&! in1 $end
$var wire 1 2&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l%! out $end
$var wire 1 3&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 n%! Out $end
$var wire 1 b2 S $end
$var wire 1 e%! InpA $end
$var wire 1 i%! InpB $end
$var wire 1 4&! notS $end
$var wire 1 5&! nand1 $end
$var wire 1 6&! nand2 $end
$var wire 1 7&! inputA $end
$var wire 1 8&! inputB $end
$var wire 1 9&! final_not $end

$scope module S_not $end
$var wire 1 4&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5&! out $end
$var wire 1 4&! in1 $end
$var wire 1 e%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7&! out $end
$var wire 1 5&! in1 $end
$var wire 1 5&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6&! out $end
$var wire 1 b2 in1 $end
$var wire 1 i%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8&! out $end
$var wire 1 6&! in1 $end
$var wire 1 6&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9&! out $end
$var wire 1 7&! in1 $end
$var wire 1 8&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n%! out $end
$var wire 1 9&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 p%! Out $end
$var wire 1 b2 S $end
$var wire 1 d%! InpA $end
$var wire 1 h%! InpB $end
$var wire 1 :&! notS $end
$var wire 1 ;&! nand1 $end
$var wire 1 <&! nand2 $end
$var wire 1 =&! inputA $end
$var wire 1 >&! inputB $end
$var wire 1 ?&! final_not $end

$scope module S_not $end
$var wire 1 :&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;&! out $end
$var wire 1 :&! in1 $end
$var wire 1 d%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =&! out $end
$var wire 1 ;&! in1 $end
$var wire 1 ;&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <&! out $end
$var wire 1 b2 in1 $end
$var wire 1 h%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >&! out $end
$var wire 1 <&! in1 $end
$var wire 1 <&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?&! out $end
$var wire 1 =&! in1 $end
$var wire 1 >&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p%! out $end
$var wire 1 ?&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 s%! Out $end
$var wire 1 b2 S $end
$var wire 1 c%! InpA $end
$var wire 1 g%! InpB $end
$var wire 1 @&! notS $end
$var wire 1 A&! nand1 $end
$var wire 1 B&! nand2 $end
$var wire 1 C&! inputA $end
$var wire 1 D&! inputB $end
$var wire 1 E&! final_not $end

$scope module S_not $end
$var wire 1 @&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A&! out $end
$var wire 1 @&! in1 $end
$var wire 1 c%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C&! out $end
$var wire 1 A&! in1 $end
$var wire 1 A&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B&! out $end
$var wire 1 b2 in1 $end
$var wire 1 g%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D&! out $end
$var wire 1 B&! in1 $end
$var wire 1 B&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E&! out $end
$var wire 1 C&! in1 $end
$var wire 1 D&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s%! out $end
$var wire 1 E&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 #z Out $end
$var wire 1 b%! S $end
$var wire 1 k%! InpA $end
$var wire 1 l%! InpB $end
$var wire 1 F&! notS $end
$var wire 1 G&! nand1 $end
$var wire 1 H&! nand2 $end
$var wire 1 I&! inputA $end
$var wire 1 J&! inputB $end
$var wire 1 K&! final_not $end

$scope module S_not $end
$var wire 1 F&! out $end
$var wire 1 b%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G&! out $end
$var wire 1 F&! in1 $end
$var wire 1 k%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I&! out $end
$var wire 1 G&! in1 $end
$var wire 1 G&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H&! out $end
$var wire 1 b%! in1 $end
$var wire 1 l%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J&! out $end
$var wire 1 H&! in1 $end
$var wire 1 H&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K&! out $end
$var wire 1 I&! in1 $end
$var wire 1 J&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #z out $end
$var wire 1 K&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 "z Out $end
$var wire 1 b%! S $end
$var wire 1 m%! InpA $end
$var wire 1 n%! InpB $end
$var wire 1 L&! notS $end
$var wire 1 M&! nand1 $end
$var wire 1 N&! nand2 $end
$var wire 1 O&! inputA $end
$var wire 1 P&! inputB $end
$var wire 1 Q&! final_not $end

$scope module S_not $end
$var wire 1 L&! out $end
$var wire 1 b%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M&! out $end
$var wire 1 L&! in1 $end
$var wire 1 m%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O&! out $end
$var wire 1 M&! in1 $end
$var wire 1 M&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N&! out $end
$var wire 1 b%! in1 $end
$var wire 1 n%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P&! out $end
$var wire 1 N&! in1 $end
$var wire 1 N&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q&! out $end
$var wire 1 O&! in1 $end
$var wire 1 P&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 "z out $end
$var wire 1 Q&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 !z Out $end
$var wire 1 b%! S $end
$var wire 1 o%! InpA $end
$var wire 1 p%! InpB $end
$var wire 1 R&! notS $end
$var wire 1 S&! nand1 $end
$var wire 1 T&! nand2 $end
$var wire 1 U&! inputA $end
$var wire 1 V&! inputB $end
$var wire 1 W&! final_not $end

$scope module S_not $end
$var wire 1 R&! out $end
$var wire 1 b%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S&! out $end
$var wire 1 R&! in1 $end
$var wire 1 o%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U&! out $end
$var wire 1 S&! in1 $end
$var wire 1 S&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T&! out $end
$var wire 1 b%! in1 $end
$var wire 1 p%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V&! out $end
$var wire 1 T&! in1 $end
$var wire 1 T&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W&! out $end
$var wire 1 U&! in1 $end
$var wire 1 V&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 !z out $end
$var wire 1 W&! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 ~y Out $end
$var wire 1 b%! S $end
$var wire 1 q%! InpA $end
$var wire 1 s%! InpB $end
$var wire 1 X&! notS $end
$var wire 1 Y&! nand1 $end
$var wire 1 Z&! nand2 $end
$var wire 1 [&! inputA $end
$var wire 1 \&! inputB $end
$var wire 1 ]&! final_not $end

$scope module S_not $end
$var wire 1 X&! out $end
$var wire 1 b%! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y&! out $end
$var wire 1 X&! in1 $end
$var wire 1 q%! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [&! out $end
$var wire 1 Y&! in1 $end
$var wire 1 Y&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z&! out $end
$var wire 1 b%! in1 $end
$var wire 1 s%! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \&! out $end
$var wire 1 Z&! in1 $end
$var wire 1 Z&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ]&! out $end
$var wire 1 [&! in1 $end
$var wire 1 \&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ~y out $end
$var wire 1 ]&! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift4_byte3 $end
$var wire 1 zy Out [3] $end
$var wire 1 {y Out [2] $end
$var wire 1 |y Out [1] $end
$var wire 1 }y Out [0] $end
$var wire 1 ^&! S [1] $end
$var wire 1 b2 S [0] $end
$var wire 1 jy InpA [3] $end
$var wire 1 ky InpA [2] $end
$var wire 1 ly InpA [1] $end
$var wire 1 my InpA [0] $end
$var wire 1 vy InpB [3] $end
$var wire 1 wy InpB [2] $end
$var wire 1 xy InpB [1] $end
$var wire 1 yy InpB [0] $end
$var wire 1 _&! InpC [3] $end
$var wire 1 `&! InpC [2] $end
$var wire 1 a&! InpC [1] $end
$var wire 1 b&! InpC [0] $end
$var wire 1 c&! InpD [3] $end
$var wire 1 d&! InpD [2] $end
$var wire 1 e&! InpD [1] $end
$var wire 1 f&! InpD [0] $end
$var wire 1 g&! stage1_1_bit0 $end
$var wire 1 h&! stage1_2_bit0 $end
$var wire 1 i&! stage1_1_bit1 $end
$var wire 1 j&! stage1_2_bit1 $end
$var wire 1 k&! stage1_1_bit2 $end
$var wire 1 l&! stage1_2_bit2 $end
$var wire 1 m&! stage1_1_bit3 $end
$var wire 1 n&! stage1_2_bit4 $end
$var wire 1 o&! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 g&! Out $end
$var wire 1 b2 S $end
$var wire 1 my InpA $end
$var wire 1 yy InpB $end
$var wire 1 p&! notS $end
$var wire 1 q&! nand1 $end
$var wire 1 r&! nand2 $end
$var wire 1 s&! inputA $end
$var wire 1 t&! inputB $end
$var wire 1 u&! final_not $end

$scope module S_not $end
$var wire 1 p&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q&! out $end
$var wire 1 p&! in1 $end
$var wire 1 my in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s&! out $end
$var wire 1 q&! in1 $end
$var wire 1 q&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r&! out $end
$var wire 1 b2 in1 $end
$var wire 1 yy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t&! out $end
$var wire 1 r&! in1 $end
$var wire 1 r&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u&! out $end
$var wire 1 s&! in1 $end
$var wire 1 t&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g&! out $end
$var wire 1 u&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 i&! Out $end
$var wire 1 b2 S $end
$var wire 1 ly InpA $end
$var wire 1 xy InpB $end
$var wire 1 v&! notS $end
$var wire 1 w&! nand1 $end
$var wire 1 x&! nand2 $end
$var wire 1 y&! inputA $end
$var wire 1 z&! inputB $end
$var wire 1 {&! final_not $end

$scope module S_not $end
$var wire 1 v&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w&! out $end
$var wire 1 v&! in1 $end
$var wire 1 ly in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y&! out $end
$var wire 1 w&! in1 $end
$var wire 1 w&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x&! out $end
$var wire 1 b2 in1 $end
$var wire 1 xy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z&! out $end
$var wire 1 x&! in1 $end
$var wire 1 x&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {&! out $end
$var wire 1 y&! in1 $end
$var wire 1 z&! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i&! out $end
$var wire 1 {&! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 k&! Out $end
$var wire 1 b2 S $end
$var wire 1 ky InpA $end
$var wire 1 wy InpB $end
$var wire 1 |&! notS $end
$var wire 1 }&! nand1 $end
$var wire 1 ~&! nand2 $end
$var wire 1 !'! inputA $end
$var wire 1 "'! inputB $end
$var wire 1 #'! final_not $end

$scope module S_not $end
$var wire 1 |&! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 }&! out $end
$var wire 1 |&! in1 $end
$var wire 1 ky in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !'! out $end
$var wire 1 }&! in1 $end
$var wire 1 }&! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~&! out $end
$var wire 1 b2 in1 $end
$var wire 1 wy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "'! out $end
$var wire 1 ~&! in1 $end
$var wire 1 ~&! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #'! out $end
$var wire 1 !'! in1 $end
$var wire 1 "'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k&! out $end
$var wire 1 #'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 m&! Out $end
$var wire 1 b2 S $end
$var wire 1 jy InpA $end
$var wire 1 vy InpB $end
$var wire 1 $'! notS $end
$var wire 1 %'! nand1 $end
$var wire 1 &'! nand2 $end
$var wire 1 ''! inputA $end
$var wire 1 ('! inputB $end
$var wire 1 )'! final_not $end

$scope module S_not $end
$var wire 1 $'! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %'! out $end
$var wire 1 $'! in1 $end
$var wire 1 jy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ''! out $end
$var wire 1 %'! in1 $end
$var wire 1 %'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &'! out $end
$var wire 1 b2 in1 $end
$var wire 1 vy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ('! out $end
$var wire 1 &'! in1 $end
$var wire 1 &'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )'! out $end
$var wire 1 ''! in1 $end
$var wire 1 ('! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m&! out $end
$var wire 1 )'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 h&! Out $end
$var wire 1 b2 S $end
$var wire 1 b&! InpA $end
$var wire 1 f&! InpB $end
$var wire 1 *'! notS $end
$var wire 1 +'! nand1 $end
$var wire 1 ,'! nand2 $end
$var wire 1 -'! inputA $end
$var wire 1 .'! inputB $end
$var wire 1 /'! final_not $end

$scope module S_not $end
$var wire 1 *'! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +'! out $end
$var wire 1 *'! in1 $end
$var wire 1 b&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -'! out $end
$var wire 1 +'! in1 $end
$var wire 1 +'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,'! out $end
$var wire 1 b2 in1 $end
$var wire 1 f&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .'! out $end
$var wire 1 ,'! in1 $end
$var wire 1 ,'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /'! out $end
$var wire 1 -'! in1 $end
$var wire 1 .'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h&! out $end
$var wire 1 /'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 j&! Out $end
$var wire 1 b2 S $end
$var wire 1 a&! InpA $end
$var wire 1 e&! InpB $end
$var wire 1 0'! notS $end
$var wire 1 1'! nand1 $end
$var wire 1 2'! nand2 $end
$var wire 1 3'! inputA $end
$var wire 1 4'! inputB $end
$var wire 1 5'! final_not $end

$scope module S_not $end
$var wire 1 0'! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1'! out $end
$var wire 1 0'! in1 $end
$var wire 1 a&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3'! out $end
$var wire 1 1'! in1 $end
$var wire 1 1'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2'! out $end
$var wire 1 b2 in1 $end
$var wire 1 e&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4'! out $end
$var wire 1 2'! in1 $end
$var wire 1 2'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5'! out $end
$var wire 1 3'! in1 $end
$var wire 1 4'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j&! out $end
$var wire 1 5'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 l&! Out $end
$var wire 1 b2 S $end
$var wire 1 `&! InpA $end
$var wire 1 d&! InpB $end
$var wire 1 6'! notS $end
$var wire 1 7'! nand1 $end
$var wire 1 8'! nand2 $end
$var wire 1 9'! inputA $end
$var wire 1 :'! inputB $end
$var wire 1 ;'! final_not $end

$scope module S_not $end
$var wire 1 6'! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7'! out $end
$var wire 1 6'! in1 $end
$var wire 1 `&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9'! out $end
$var wire 1 7'! in1 $end
$var wire 1 7'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8'! out $end
$var wire 1 b2 in1 $end
$var wire 1 d&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :'! out $end
$var wire 1 8'! in1 $end
$var wire 1 8'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;'! out $end
$var wire 1 9'! in1 $end
$var wire 1 :'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l&! out $end
$var wire 1 ;'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 o&! Out $end
$var wire 1 b2 S $end
$var wire 1 _&! InpA $end
$var wire 1 c&! InpB $end
$var wire 1 <'! notS $end
$var wire 1 ='! nand1 $end
$var wire 1 >'! nand2 $end
$var wire 1 ?'! inputA $end
$var wire 1 @'! inputB $end
$var wire 1 A'! final_not $end

$scope module S_not $end
$var wire 1 <'! out $end
$var wire 1 b2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ='! out $end
$var wire 1 <'! in1 $end
$var wire 1 _&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?'! out $end
$var wire 1 ='! in1 $end
$var wire 1 ='! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >'! out $end
$var wire 1 b2 in1 $end
$var wire 1 c&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @'! out $end
$var wire 1 >'! in1 $end
$var wire 1 >'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A'! out $end
$var wire 1 ?'! in1 $end
$var wire 1 @'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o&! out $end
$var wire 1 A'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 }y Out $end
$var wire 1 ^&! S $end
$var wire 1 g&! InpA $end
$var wire 1 h&! InpB $end
$var wire 1 B'! notS $end
$var wire 1 C'! nand1 $end
$var wire 1 D'! nand2 $end
$var wire 1 E'! inputA $end
$var wire 1 F'! inputB $end
$var wire 1 G'! final_not $end

$scope module S_not $end
$var wire 1 B'! out $end
$var wire 1 ^&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C'! out $end
$var wire 1 B'! in1 $end
$var wire 1 g&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E'! out $end
$var wire 1 C'! in1 $end
$var wire 1 C'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D'! out $end
$var wire 1 ^&! in1 $end
$var wire 1 h&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F'! out $end
$var wire 1 D'! in1 $end
$var wire 1 D'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G'! out $end
$var wire 1 E'! in1 $end
$var wire 1 F'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 }y out $end
$var wire 1 G'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 |y Out $end
$var wire 1 ^&! S $end
$var wire 1 i&! InpA $end
$var wire 1 j&! InpB $end
$var wire 1 H'! notS $end
$var wire 1 I'! nand1 $end
$var wire 1 J'! nand2 $end
$var wire 1 K'! inputA $end
$var wire 1 L'! inputB $end
$var wire 1 M'! final_not $end

$scope module S_not $end
$var wire 1 H'! out $end
$var wire 1 ^&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I'! out $end
$var wire 1 H'! in1 $end
$var wire 1 i&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K'! out $end
$var wire 1 I'! in1 $end
$var wire 1 I'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J'! out $end
$var wire 1 ^&! in1 $end
$var wire 1 j&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L'! out $end
$var wire 1 J'! in1 $end
$var wire 1 J'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M'! out $end
$var wire 1 K'! in1 $end
$var wire 1 L'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 |y out $end
$var wire 1 M'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 {y Out $end
$var wire 1 ^&! S $end
$var wire 1 k&! InpA $end
$var wire 1 l&! InpB $end
$var wire 1 N'! notS $end
$var wire 1 O'! nand1 $end
$var wire 1 P'! nand2 $end
$var wire 1 Q'! inputA $end
$var wire 1 R'! inputB $end
$var wire 1 S'! final_not $end

$scope module S_not $end
$var wire 1 N'! out $end
$var wire 1 ^&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 O'! out $end
$var wire 1 N'! in1 $end
$var wire 1 k&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Q'! out $end
$var wire 1 O'! in1 $end
$var wire 1 O'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 P'! out $end
$var wire 1 ^&! in1 $end
$var wire 1 l&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 R'! out $end
$var wire 1 P'! in1 $end
$var wire 1 P'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 S'! out $end
$var wire 1 Q'! in1 $end
$var wire 1 R'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 {y out $end
$var wire 1 S'! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 zy Out $end
$var wire 1 ^&! S $end
$var wire 1 m&! InpA $end
$var wire 1 o&! InpB $end
$var wire 1 T'! notS $end
$var wire 1 U'! nand1 $end
$var wire 1 V'! nand2 $end
$var wire 1 W'! inputA $end
$var wire 1 X'! inputB $end
$var wire 1 Y'! final_not $end

$scope module S_not $end
$var wire 1 T'! out $end
$var wire 1 ^&! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 U'! out $end
$var wire 1 T'! in1 $end
$var wire 1 m&! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 W'! out $end
$var wire 1 U'! in1 $end
$var wire 1 U'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 V'! out $end
$var wire 1 ^&! in1 $end
$var wire 1 o&! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 X'! out $end
$var wire 1 V'! in1 $end
$var wire 1 V'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Y'! out $end
$var wire 1 W'! in1 $end
$var wire 1 X'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 zy out $end
$var wire 1 Y'! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte0 $end
$var wire 1 54 Out [3] $end
$var wire 1 64 Out [2] $end
$var wire 1 74 Out [1] $end
$var wire 1 84 Out [0] $end
$var wire 1 Z'! S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 (z InpA [3] $end
$var wire 1 )z InpA [2] $end
$var wire 1 *z InpA [1] $end
$var wire 1 +z InpA [0] $end
$var wire 1 ~y InpB [3] $end
$var wire 1 !z InpB [2] $end
$var wire 1 "z InpB [1] $end
$var wire 1 #z InpB [0] $end
$var wire 1 ['! InpC [3] $end
$var wire 1 \'! InpC [2] $end
$var wire 1 ]'! InpC [1] $end
$var wire 1 ^'! InpC [0] $end
$var wire 1 _'! InpD [3] $end
$var wire 1 `'! InpD [2] $end
$var wire 1 a'! InpD [1] $end
$var wire 1 b'! InpD [0] $end
$var wire 1 c'! stage1_1_bit0 $end
$var wire 1 d'! stage1_2_bit0 $end
$var wire 1 e'! stage1_1_bit1 $end
$var wire 1 f'! stage1_2_bit1 $end
$var wire 1 g'! stage1_1_bit2 $end
$var wire 1 h'! stage1_2_bit2 $end
$var wire 1 i'! stage1_1_bit3 $end
$var wire 1 j'! stage1_2_bit4 $end
$var wire 1 k'! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 c'! Out $end
$var wire 1 a2 S $end
$var wire 1 +z InpA $end
$var wire 1 #z InpB $end
$var wire 1 l'! notS $end
$var wire 1 m'! nand1 $end
$var wire 1 n'! nand2 $end
$var wire 1 o'! inputA $end
$var wire 1 p'! inputB $end
$var wire 1 q'! final_not $end

$scope module S_not $end
$var wire 1 l'! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m'! out $end
$var wire 1 l'! in1 $end
$var wire 1 +z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o'! out $end
$var wire 1 m'! in1 $end
$var wire 1 m'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n'! out $end
$var wire 1 a2 in1 $end
$var wire 1 #z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p'! out $end
$var wire 1 n'! in1 $end
$var wire 1 n'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q'! out $end
$var wire 1 o'! in1 $end
$var wire 1 p'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c'! out $end
$var wire 1 q'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 e'! Out $end
$var wire 1 a2 S $end
$var wire 1 *z InpA $end
$var wire 1 "z InpB $end
$var wire 1 r'! notS $end
$var wire 1 s'! nand1 $end
$var wire 1 t'! nand2 $end
$var wire 1 u'! inputA $end
$var wire 1 v'! inputB $end
$var wire 1 w'! final_not $end

$scope module S_not $end
$var wire 1 r'! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s'! out $end
$var wire 1 r'! in1 $end
$var wire 1 *z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u'! out $end
$var wire 1 s'! in1 $end
$var wire 1 s'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t'! out $end
$var wire 1 a2 in1 $end
$var wire 1 "z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v'! out $end
$var wire 1 t'! in1 $end
$var wire 1 t'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w'! out $end
$var wire 1 u'! in1 $end
$var wire 1 v'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e'! out $end
$var wire 1 w'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 g'! Out $end
$var wire 1 a2 S $end
$var wire 1 )z InpA $end
$var wire 1 !z InpB $end
$var wire 1 x'! notS $end
$var wire 1 y'! nand1 $end
$var wire 1 z'! nand2 $end
$var wire 1 {'! inputA $end
$var wire 1 |'! inputB $end
$var wire 1 }'! final_not $end

$scope module S_not $end
$var wire 1 x'! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y'! out $end
$var wire 1 x'! in1 $end
$var wire 1 )z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {'! out $end
$var wire 1 y'! in1 $end
$var wire 1 y'! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z'! out $end
$var wire 1 a2 in1 $end
$var wire 1 !z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |'! out $end
$var wire 1 z'! in1 $end
$var wire 1 z'! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }'! out $end
$var wire 1 {'! in1 $end
$var wire 1 |'! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g'! out $end
$var wire 1 }'! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 i'! Out $end
$var wire 1 a2 S $end
$var wire 1 (z InpA $end
$var wire 1 ~y InpB $end
$var wire 1 ~'! notS $end
$var wire 1 !(! nand1 $end
$var wire 1 "(! nand2 $end
$var wire 1 #(! inputA $end
$var wire 1 $(! inputB $end
$var wire 1 %(! final_not $end

$scope module S_not $end
$var wire 1 ~'! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !(! out $end
$var wire 1 ~'! in1 $end
$var wire 1 (z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #(! out $end
$var wire 1 !(! in1 $end
$var wire 1 !(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "(! out $end
$var wire 1 a2 in1 $end
$var wire 1 ~y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $(! out $end
$var wire 1 "(! in1 $end
$var wire 1 "(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %(! out $end
$var wire 1 #(! in1 $end
$var wire 1 $(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i'! out $end
$var wire 1 %(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 d'! Out $end
$var wire 1 a2 S $end
$var wire 1 ^'! InpA $end
$var wire 1 b'! InpB $end
$var wire 1 &(! notS $end
$var wire 1 '(! nand1 $end
$var wire 1 ((! nand2 $end
$var wire 1 )(! inputA $end
$var wire 1 *(! inputB $end
$var wire 1 +(! final_not $end

$scope module S_not $end
$var wire 1 &(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '(! out $end
$var wire 1 &(! in1 $end
$var wire 1 ^'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )(! out $end
$var wire 1 '(! in1 $end
$var wire 1 '(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ((! out $end
$var wire 1 a2 in1 $end
$var wire 1 b'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *(! out $end
$var wire 1 ((! in1 $end
$var wire 1 ((! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 +(! out $end
$var wire 1 )(! in1 $end
$var wire 1 *(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d'! out $end
$var wire 1 +(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 f'! Out $end
$var wire 1 a2 S $end
$var wire 1 ]'! InpA $end
$var wire 1 a'! InpB $end
$var wire 1 ,(! notS $end
$var wire 1 -(! nand1 $end
$var wire 1 .(! nand2 $end
$var wire 1 /(! inputA $end
$var wire 1 0(! inputB $end
$var wire 1 1(! final_not $end

$scope module S_not $end
$var wire 1 ,(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -(! out $end
$var wire 1 ,(! in1 $end
$var wire 1 ]'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /(! out $end
$var wire 1 -(! in1 $end
$var wire 1 -(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .(! out $end
$var wire 1 a2 in1 $end
$var wire 1 a'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0(! out $end
$var wire 1 .(! in1 $end
$var wire 1 .(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1(! out $end
$var wire 1 /(! in1 $end
$var wire 1 0(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f'! out $end
$var wire 1 1(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 h'! Out $end
$var wire 1 a2 S $end
$var wire 1 \'! InpA $end
$var wire 1 `'! InpB $end
$var wire 1 2(! notS $end
$var wire 1 3(! nand1 $end
$var wire 1 4(! nand2 $end
$var wire 1 5(! inputA $end
$var wire 1 6(! inputB $end
$var wire 1 7(! final_not $end

$scope module S_not $end
$var wire 1 2(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3(! out $end
$var wire 1 2(! in1 $end
$var wire 1 \'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5(! out $end
$var wire 1 3(! in1 $end
$var wire 1 3(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4(! out $end
$var wire 1 a2 in1 $end
$var wire 1 `'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6(! out $end
$var wire 1 4(! in1 $end
$var wire 1 4(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7(! out $end
$var wire 1 5(! in1 $end
$var wire 1 6(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h'! out $end
$var wire 1 7(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 k'! Out $end
$var wire 1 a2 S $end
$var wire 1 ['! InpA $end
$var wire 1 _'! InpB $end
$var wire 1 8(! notS $end
$var wire 1 9(! nand1 $end
$var wire 1 :(! nand2 $end
$var wire 1 ;(! inputA $end
$var wire 1 <(! inputB $end
$var wire 1 =(! final_not $end

$scope module S_not $end
$var wire 1 8(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9(! out $end
$var wire 1 8(! in1 $end
$var wire 1 ['! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;(! out $end
$var wire 1 9(! in1 $end
$var wire 1 9(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :(! out $end
$var wire 1 a2 in1 $end
$var wire 1 _'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <(! out $end
$var wire 1 :(! in1 $end
$var wire 1 :(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =(! out $end
$var wire 1 ;(! in1 $end
$var wire 1 <(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k'! out $end
$var wire 1 =(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 84 Out $end
$var wire 1 Z'! S $end
$var wire 1 c'! InpA $end
$var wire 1 d'! InpB $end
$var wire 1 >(! notS $end
$var wire 1 ?(! nand1 $end
$var wire 1 @(! nand2 $end
$var wire 1 A(! inputA $end
$var wire 1 B(! inputB $end
$var wire 1 C(! final_not $end

$scope module S_not $end
$var wire 1 >(! out $end
$var wire 1 Z'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?(! out $end
$var wire 1 >(! in1 $end
$var wire 1 c'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A(! out $end
$var wire 1 ?(! in1 $end
$var wire 1 ?(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @(! out $end
$var wire 1 Z'! in1 $end
$var wire 1 d'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B(! out $end
$var wire 1 @(! in1 $end
$var wire 1 @(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C(! out $end
$var wire 1 A(! in1 $end
$var wire 1 B(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 84 out $end
$var wire 1 C(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 74 Out $end
$var wire 1 Z'! S $end
$var wire 1 e'! InpA $end
$var wire 1 f'! InpB $end
$var wire 1 D(! notS $end
$var wire 1 E(! nand1 $end
$var wire 1 F(! nand2 $end
$var wire 1 G(! inputA $end
$var wire 1 H(! inputB $end
$var wire 1 I(! final_not $end

$scope module S_not $end
$var wire 1 D(! out $end
$var wire 1 Z'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E(! out $end
$var wire 1 D(! in1 $end
$var wire 1 e'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G(! out $end
$var wire 1 E(! in1 $end
$var wire 1 E(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F(! out $end
$var wire 1 Z'! in1 $end
$var wire 1 f'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H(! out $end
$var wire 1 F(! in1 $end
$var wire 1 F(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I(! out $end
$var wire 1 G(! in1 $end
$var wire 1 H(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 74 out $end
$var wire 1 I(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 64 Out $end
$var wire 1 Z'! S $end
$var wire 1 g'! InpA $end
$var wire 1 h'! InpB $end
$var wire 1 J(! notS $end
$var wire 1 K(! nand1 $end
$var wire 1 L(! nand2 $end
$var wire 1 M(! inputA $end
$var wire 1 N(! inputB $end
$var wire 1 O(! final_not $end

$scope module S_not $end
$var wire 1 J(! out $end
$var wire 1 Z'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K(! out $end
$var wire 1 J(! in1 $end
$var wire 1 g'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M(! out $end
$var wire 1 K(! in1 $end
$var wire 1 K(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L(! out $end
$var wire 1 Z'! in1 $end
$var wire 1 h'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N(! out $end
$var wire 1 L(! in1 $end
$var wire 1 L(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O(! out $end
$var wire 1 M(! in1 $end
$var wire 1 N(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 64 out $end
$var wire 1 O(! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 54 Out $end
$var wire 1 Z'! S $end
$var wire 1 i'! InpA $end
$var wire 1 k'! InpB $end
$var wire 1 P(! notS $end
$var wire 1 Q(! nand1 $end
$var wire 1 R(! nand2 $end
$var wire 1 S(! inputA $end
$var wire 1 T(! inputB $end
$var wire 1 U(! final_not $end

$scope module S_not $end
$var wire 1 P(! out $end
$var wire 1 Z'! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q(! out $end
$var wire 1 P(! in1 $end
$var wire 1 i'! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S(! out $end
$var wire 1 Q(! in1 $end
$var wire 1 Q(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R(! out $end
$var wire 1 Z'! in1 $end
$var wire 1 k'! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T(! out $end
$var wire 1 R(! in1 $end
$var wire 1 R(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U(! out $end
$var wire 1 S(! in1 $end
$var wire 1 T(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 54 out $end
$var wire 1 U(! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte1 $end
$var wire 1 14 Out [3] $end
$var wire 1 24 Out [2] $end
$var wire 1 34 Out [1] $end
$var wire 1 44 Out [0] $end
$var wire 1 V(! S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 $z InpA [3] $end
$var wire 1 %z InpA [2] $end
$var wire 1 &z InpA [1] $end
$var wire 1 'z InpA [0] $end
$var wire 1 zy InpB [3] $end
$var wire 1 {y InpB [2] $end
$var wire 1 |y InpB [1] $end
$var wire 1 }y InpB [0] $end
$var wire 1 W(! InpC [3] $end
$var wire 1 X(! InpC [2] $end
$var wire 1 Y(! InpC [1] $end
$var wire 1 Z(! InpC [0] $end
$var wire 1 [(! InpD [3] $end
$var wire 1 \(! InpD [2] $end
$var wire 1 ](! InpD [1] $end
$var wire 1 ^(! InpD [0] $end
$var wire 1 _(! stage1_1_bit0 $end
$var wire 1 `(! stage1_2_bit0 $end
$var wire 1 a(! stage1_1_bit1 $end
$var wire 1 b(! stage1_2_bit1 $end
$var wire 1 c(! stage1_1_bit2 $end
$var wire 1 d(! stage1_2_bit2 $end
$var wire 1 e(! stage1_1_bit3 $end
$var wire 1 f(! stage1_2_bit4 $end
$var wire 1 g(! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 _(! Out $end
$var wire 1 a2 S $end
$var wire 1 'z InpA $end
$var wire 1 }y InpB $end
$var wire 1 h(! notS $end
$var wire 1 i(! nand1 $end
$var wire 1 j(! nand2 $end
$var wire 1 k(! inputA $end
$var wire 1 l(! inputB $end
$var wire 1 m(! final_not $end

$scope module S_not $end
$var wire 1 h(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i(! out $end
$var wire 1 h(! in1 $end
$var wire 1 'z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k(! out $end
$var wire 1 i(! in1 $end
$var wire 1 i(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j(! out $end
$var wire 1 a2 in1 $end
$var wire 1 }y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l(! out $end
$var wire 1 j(! in1 $end
$var wire 1 j(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m(! out $end
$var wire 1 k(! in1 $end
$var wire 1 l(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _(! out $end
$var wire 1 m(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 a(! Out $end
$var wire 1 a2 S $end
$var wire 1 &z InpA $end
$var wire 1 |y InpB $end
$var wire 1 n(! notS $end
$var wire 1 o(! nand1 $end
$var wire 1 p(! nand2 $end
$var wire 1 q(! inputA $end
$var wire 1 r(! inputB $end
$var wire 1 s(! final_not $end

$scope module S_not $end
$var wire 1 n(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o(! out $end
$var wire 1 n(! in1 $end
$var wire 1 &z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q(! out $end
$var wire 1 o(! in1 $end
$var wire 1 o(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p(! out $end
$var wire 1 a2 in1 $end
$var wire 1 |y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r(! out $end
$var wire 1 p(! in1 $end
$var wire 1 p(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s(! out $end
$var wire 1 q(! in1 $end
$var wire 1 r(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a(! out $end
$var wire 1 s(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 c(! Out $end
$var wire 1 a2 S $end
$var wire 1 %z InpA $end
$var wire 1 {y InpB $end
$var wire 1 t(! notS $end
$var wire 1 u(! nand1 $end
$var wire 1 v(! nand2 $end
$var wire 1 w(! inputA $end
$var wire 1 x(! inputB $end
$var wire 1 y(! final_not $end

$scope module S_not $end
$var wire 1 t(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 u(! out $end
$var wire 1 t(! in1 $end
$var wire 1 %z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 w(! out $end
$var wire 1 u(! in1 $end
$var wire 1 u(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 v(! out $end
$var wire 1 a2 in1 $end
$var wire 1 {y in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 x(! out $end
$var wire 1 v(! in1 $end
$var wire 1 v(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 y(! out $end
$var wire 1 w(! in1 $end
$var wire 1 x(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c(! out $end
$var wire 1 y(! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 e(! Out $end
$var wire 1 a2 S $end
$var wire 1 $z InpA $end
$var wire 1 zy InpB $end
$var wire 1 z(! notS $end
$var wire 1 {(! nand1 $end
$var wire 1 |(! nand2 $end
$var wire 1 }(! inputA $end
$var wire 1 ~(! inputB $end
$var wire 1 !)! final_not $end

$scope module S_not $end
$var wire 1 z(! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 {(! out $end
$var wire 1 z(! in1 $end
$var wire 1 $z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 }(! out $end
$var wire 1 {(! in1 $end
$var wire 1 {(! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 |(! out $end
$var wire 1 a2 in1 $end
$var wire 1 zy in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ~(! out $end
$var wire 1 |(! in1 $end
$var wire 1 |(! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 !)! out $end
$var wire 1 }(! in1 $end
$var wire 1 ~(! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e(! out $end
$var wire 1 !)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 `(! Out $end
$var wire 1 a2 S $end
$var wire 1 Z(! InpA $end
$var wire 1 ^(! InpB $end
$var wire 1 ")! notS $end
$var wire 1 #)! nand1 $end
$var wire 1 $)! nand2 $end
$var wire 1 %)! inputA $end
$var wire 1 &)! inputB $end
$var wire 1 ')! final_not $end

$scope module S_not $end
$var wire 1 ")! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 #)! out $end
$var wire 1 ")! in1 $end
$var wire 1 Z(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 %)! out $end
$var wire 1 #)! in1 $end
$var wire 1 #)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 $)! out $end
$var wire 1 a2 in1 $end
$var wire 1 ^(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 &)! out $end
$var wire 1 $)! in1 $end
$var wire 1 $)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ')! out $end
$var wire 1 %)! in1 $end
$var wire 1 &)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `(! out $end
$var wire 1 ')! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 b(! Out $end
$var wire 1 a2 S $end
$var wire 1 Y(! InpA $end
$var wire 1 ](! InpB $end
$var wire 1 ()! notS $end
$var wire 1 ))! nand1 $end
$var wire 1 *)! nand2 $end
$var wire 1 +)! inputA $end
$var wire 1 ,)! inputB $end
$var wire 1 -)! final_not $end

$scope module S_not $end
$var wire 1 ()! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ))! out $end
$var wire 1 ()! in1 $end
$var wire 1 Y(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 +)! out $end
$var wire 1 ))! in1 $end
$var wire 1 ))! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 *)! out $end
$var wire 1 a2 in1 $end
$var wire 1 ](! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ,)! out $end
$var wire 1 *)! in1 $end
$var wire 1 *)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 -)! out $end
$var wire 1 +)! in1 $end
$var wire 1 ,)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 b(! out $end
$var wire 1 -)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 d(! Out $end
$var wire 1 a2 S $end
$var wire 1 X(! InpA $end
$var wire 1 \(! InpB $end
$var wire 1 .)! notS $end
$var wire 1 /)! nand1 $end
$var wire 1 0)! nand2 $end
$var wire 1 1)! inputA $end
$var wire 1 2)! inputB $end
$var wire 1 3)! final_not $end

$scope module S_not $end
$var wire 1 .)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 /)! out $end
$var wire 1 .)! in1 $end
$var wire 1 X(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 1)! out $end
$var wire 1 /)! in1 $end
$var wire 1 /)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 0)! out $end
$var wire 1 a2 in1 $end
$var wire 1 \(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 2)! out $end
$var wire 1 0)! in1 $end
$var wire 1 0)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 3)! out $end
$var wire 1 1)! in1 $end
$var wire 1 2)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 d(! out $end
$var wire 1 3)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 g(! Out $end
$var wire 1 a2 S $end
$var wire 1 W(! InpA $end
$var wire 1 [(! InpB $end
$var wire 1 4)! notS $end
$var wire 1 5)! nand1 $end
$var wire 1 6)! nand2 $end
$var wire 1 7)! inputA $end
$var wire 1 8)! inputB $end
$var wire 1 9)! final_not $end

$scope module S_not $end
$var wire 1 4)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 5)! out $end
$var wire 1 4)! in1 $end
$var wire 1 W(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 7)! out $end
$var wire 1 5)! in1 $end
$var wire 1 5)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 6)! out $end
$var wire 1 a2 in1 $end
$var wire 1 [(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 8)! out $end
$var wire 1 6)! in1 $end
$var wire 1 6)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 9)! out $end
$var wire 1 7)! in1 $end
$var wire 1 8)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g(! out $end
$var wire 1 9)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 44 Out $end
$var wire 1 V(! S $end
$var wire 1 _(! InpA $end
$var wire 1 `(! InpB $end
$var wire 1 :)! notS $end
$var wire 1 ;)! nand1 $end
$var wire 1 <)! nand2 $end
$var wire 1 =)! inputA $end
$var wire 1 >)! inputB $end
$var wire 1 ?)! final_not $end

$scope module S_not $end
$var wire 1 :)! out $end
$var wire 1 V(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ;)! out $end
$var wire 1 :)! in1 $end
$var wire 1 _(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 =)! out $end
$var wire 1 ;)! in1 $end
$var wire 1 ;)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 <)! out $end
$var wire 1 V(! in1 $end
$var wire 1 `(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 >)! out $end
$var wire 1 <)! in1 $end
$var wire 1 <)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ?)! out $end
$var wire 1 =)! in1 $end
$var wire 1 >)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 44 out $end
$var wire 1 ?)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 34 Out $end
$var wire 1 V(! S $end
$var wire 1 a(! InpA $end
$var wire 1 b(! InpB $end
$var wire 1 @)! notS $end
$var wire 1 A)! nand1 $end
$var wire 1 B)! nand2 $end
$var wire 1 C)! inputA $end
$var wire 1 D)! inputB $end
$var wire 1 E)! final_not $end

$scope module S_not $end
$var wire 1 @)! out $end
$var wire 1 V(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 A)! out $end
$var wire 1 @)! in1 $end
$var wire 1 a(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 C)! out $end
$var wire 1 A)! in1 $end
$var wire 1 A)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 B)! out $end
$var wire 1 V(! in1 $end
$var wire 1 b(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 D)! out $end
$var wire 1 B)! in1 $end
$var wire 1 B)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 E)! out $end
$var wire 1 C)! in1 $end
$var wire 1 D)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 34 out $end
$var wire 1 E)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 24 Out $end
$var wire 1 V(! S $end
$var wire 1 c(! InpA $end
$var wire 1 d(! InpB $end
$var wire 1 F)! notS $end
$var wire 1 G)! nand1 $end
$var wire 1 H)! nand2 $end
$var wire 1 I)! inputA $end
$var wire 1 J)! inputB $end
$var wire 1 K)! final_not $end

$scope module S_not $end
$var wire 1 F)! out $end
$var wire 1 V(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G)! out $end
$var wire 1 F)! in1 $end
$var wire 1 c(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I)! out $end
$var wire 1 G)! in1 $end
$var wire 1 G)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H)! out $end
$var wire 1 V(! in1 $end
$var wire 1 d(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J)! out $end
$var wire 1 H)! in1 $end
$var wire 1 H)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K)! out $end
$var wire 1 I)! in1 $end
$var wire 1 J)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 24 out $end
$var wire 1 K)! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 14 Out $end
$var wire 1 V(! S $end
$var wire 1 e(! InpA $end
$var wire 1 g(! InpB $end
$var wire 1 L)! notS $end
$var wire 1 M)! nand1 $end
$var wire 1 N)! nand2 $end
$var wire 1 O)! inputA $end
$var wire 1 P)! inputB $end
$var wire 1 Q)! final_not $end

$scope module S_not $end
$var wire 1 L)! out $end
$var wire 1 V(! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M)! out $end
$var wire 1 L)! in1 $end
$var wire 1 e(! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O)! out $end
$var wire 1 M)! in1 $end
$var wire 1 M)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N)! out $end
$var wire 1 V(! in1 $end
$var wire 1 g(! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P)! out $end
$var wire 1 N)! in1 $end
$var wire 1 N)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q)! out $end
$var wire 1 O)! in1 $end
$var wire 1 P)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 14 out $end
$var wire 1 Q)! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte2 $end
$var wire 1 -4 Out [3] $end
$var wire 1 .4 Out [2] $end
$var wire 1 /4 Out [1] $end
$var wire 1 04 Out [0] $end
$var wire 1 R)! S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 ~y InpA [3] $end
$var wire 1 !z InpA [2] $end
$var wire 1 "z InpA [1] $end
$var wire 1 #z InpA [0] $end
$var wire 1 (z InpB [3] $end
$var wire 1 )z InpB [2] $end
$var wire 1 *z InpB [1] $end
$var wire 1 +z InpB [0] $end
$var wire 1 S)! InpC [3] $end
$var wire 1 T)! InpC [2] $end
$var wire 1 U)! InpC [1] $end
$var wire 1 V)! InpC [0] $end
$var wire 1 W)! InpD [3] $end
$var wire 1 X)! InpD [2] $end
$var wire 1 Y)! InpD [1] $end
$var wire 1 Z)! InpD [0] $end
$var wire 1 [)! stage1_1_bit0 $end
$var wire 1 \)! stage1_2_bit0 $end
$var wire 1 ])! stage1_1_bit1 $end
$var wire 1 ^)! stage1_2_bit1 $end
$var wire 1 _)! stage1_1_bit2 $end
$var wire 1 `)! stage1_2_bit2 $end
$var wire 1 a)! stage1_1_bit3 $end
$var wire 1 b)! stage1_2_bit4 $end
$var wire 1 c)! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 [)! Out $end
$var wire 1 a2 S $end
$var wire 1 #z InpA $end
$var wire 1 +z InpB $end
$var wire 1 d)! notS $end
$var wire 1 e)! nand1 $end
$var wire 1 f)! nand2 $end
$var wire 1 g)! inputA $end
$var wire 1 h)! inputB $end
$var wire 1 i)! final_not $end

$scope module S_not $end
$var wire 1 d)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e)! out $end
$var wire 1 d)! in1 $end
$var wire 1 #z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g)! out $end
$var wire 1 e)! in1 $end
$var wire 1 e)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f)! out $end
$var wire 1 a2 in1 $end
$var wire 1 +z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h)! out $end
$var wire 1 f)! in1 $end
$var wire 1 f)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i)! out $end
$var wire 1 g)! in1 $end
$var wire 1 h)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [)! out $end
$var wire 1 i)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ])! Out $end
$var wire 1 a2 S $end
$var wire 1 "z InpA $end
$var wire 1 *z InpB $end
$var wire 1 j)! notS $end
$var wire 1 k)! nand1 $end
$var wire 1 l)! nand2 $end
$var wire 1 m)! inputA $end
$var wire 1 n)! inputB $end
$var wire 1 o)! final_not $end

$scope module S_not $end
$var wire 1 j)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k)! out $end
$var wire 1 j)! in1 $end
$var wire 1 "z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m)! out $end
$var wire 1 k)! in1 $end
$var wire 1 k)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l)! out $end
$var wire 1 a2 in1 $end
$var wire 1 *z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n)! out $end
$var wire 1 l)! in1 $end
$var wire 1 l)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o)! out $end
$var wire 1 m)! in1 $end
$var wire 1 n)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ])! out $end
$var wire 1 o)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 _)! Out $end
$var wire 1 a2 S $end
$var wire 1 !z InpA $end
$var wire 1 )z InpB $end
$var wire 1 p)! notS $end
$var wire 1 q)! nand1 $end
$var wire 1 r)! nand2 $end
$var wire 1 s)! inputA $end
$var wire 1 t)! inputB $end
$var wire 1 u)! final_not $end

$scope module S_not $end
$var wire 1 p)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q)! out $end
$var wire 1 p)! in1 $end
$var wire 1 !z in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s)! out $end
$var wire 1 q)! in1 $end
$var wire 1 q)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r)! out $end
$var wire 1 a2 in1 $end
$var wire 1 )z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t)! out $end
$var wire 1 r)! in1 $end
$var wire 1 r)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u)! out $end
$var wire 1 s)! in1 $end
$var wire 1 t)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _)! out $end
$var wire 1 u)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 a)! Out $end
$var wire 1 a2 S $end
$var wire 1 ~y InpA $end
$var wire 1 (z InpB $end
$var wire 1 v)! notS $end
$var wire 1 w)! nand1 $end
$var wire 1 x)! nand2 $end
$var wire 1 y)! inputA $end
$var wire 1 z)! inputB $end
$var wire 1 {)! final_not $end

$scope module S_not $end
$var wire 1 v)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w)! out $end
$var wire 1 v)! in1 $end
$var wire 1 ~y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y)! out $end
$var wire 1 w)! in1 $end
$var wire 1 w)! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x)! out $end
$var wire 1 a2 in1 $end
$var wire 1 (z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z)! out $end
$var wire 1 x)! in1 $end
$var wire 1 x)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {)! out $end
$var wire 1 y)! in1 $end
$var wire 1 z)! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 a)! out $end
$var wire 1 {)! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 \)! Out $end
$var wire 1 a2 S $end
$var wire 1 V)! InpA $end
$var wire 1 Z)! InpB $end
$var wire 1 |)! notS $end
$var wire 1 })! nand1 $end
$var wire 1 ~)! nand2 $end
$var wire 1 !*! inputA $end
$var wire 1 "*! inputB $end
$var wire 1 #*! final_not $end

$scope module S_not $end
$var wire 1 |)! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 })! out $end
$var wire 1 |)! in1 $end
$var wire 1 V)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !*! out $end
$var wire 1 })! in1 $end
$var wire 1 })! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~)! out $end
$var wire 1 a2 in1 $end
$var wire 1 Z)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "*! out $end
$var wire 1 ~)! in1 $end
$var wire 1 ~)! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #*! out $end
$var wire 1 !*! in1 $end
$var wire 1 "*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \)! out $end
$var wire 1 #*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 ^)! Out $end
$var wire 1 a2 S $end
$var wire 1 U)! InpA $end
$var wire 1 Y)! InpB $end
$var wire 1 $*! notS $end
$var wire 1 %*! nand1 $end
$var wire 1 &*! nand2 $end
$var wire 1 '*! inputA $end
$var wire 1 (*! inputB $end
$var wire 1 )*! final_not $end

$scope module S_not $end
$var wire 1 $*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %*! out $end
$var wire 1 $*! in1 $end
$var wire 1 U)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '*! out $end
$var wire 1 %*! in1 $end
$var wire 1 %*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &*! out $end
$var wire 1 a2 in1 $end
$var wire 1 Y)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (*! out $end
$var wire 1 &*! in1 $end
$var wire 1 &*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )*! out $end
$var wire 1 '*! in1 $end
$var wire 1 (*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ^)! out $end
$var wire 1 )*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 `)! Out $end
$var wire 1 a2 S $end
$var wire 1 T)! InpA $end
$var wire 1 X)! InpB $end
$var wire 1 **! notS $end
$var wire 1 +*! nand1 $end
$var wire 1 ,*! nand2 $end
$var wire 1 -*! inputA $end
$var wire 1 .*! inputB $end
$var wire 1 /*! final_not $end

$scope module S_not $end
$var wire 1 **! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +*! out $end
$var wire 1 **! in1 $end
$var wire 1 T)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 -*! out $end
$var wire 1 +*! in1 $end
$var wire 1 +*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,*! out $end
$var wire 1 a2 in1 $end
$var wire 1 X)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .*! out $end
$var wire 1 ,*! in1 $end
$var wire 1 ,*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /*! out $end
$var wire 1 -*! in1 $end
$var wire 1 .*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 `)! out $end
$var wire 1 /*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 c)! Out $end
$var wire 1 a2 S $end
$var wire 1 S)! InpA $end
$var wire 1 W)! InpB $end
$var wire 1 0*! notS $end
$var wire 1 1*! nand1 $end
$var wire 1 2*! nand2 $end
$var wire 1 3*! inputA $end
$var wire 1 4*! inputB $end
$var wire 1 5*! final_not $end

$scope module S_not $end
$var wire 1 0*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 1*! out $end
$var wire 1 0*! in1 $end
$var wire 1 S)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 3*! out $end
$var wire 1 1*! in1 $end
$var wire 1 1*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 2*! out $end
$var wire 1 a2 in1 $end
$var wire 1 W)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 4*! out $end
$var wire 1 2*! in1 $end
$var wire 1 2*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 5*! out $end
$var wire 1 3*! in1 $end
$var wire 1 4*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 c)! out $end
$var wire 1 5*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 04 Out $end
$var wire 1 R)! S $end
$var wire 1 [)! InpA $end
$var wire 1 \)! InpB $end
$var wire 1 6*! notS $end
$var wire 1 7*! nand1 $end
$var wire 1 8*! nand2 $end
$var wire 1 9*! inputA $end
$var wire 1 :*! inputB $end
$var wire 1 ;*! final_not $end

$scope module S_not $end
$var wire 1 6*! out $end
$var wire 1 R)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 7*! out $end
$var wire 1 6*! in1 $end
$var wire 1 [)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 9*! out $end
$var wire 1 7*! in1 $end
$var wire 1 7*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 8*! out $end
$var wire 1 R)! in1 $end
$var wire 1 \)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 :*! out $end
$var wire 1 8*! in1 $end
$var wire 1 8*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ;*! out $end
$var wire 1 9*! in1 $end
$var wire 1 :*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 04 out $end
$var wire 1 ;*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 /4 Out $end
$var wire 1 R)! S $end
$var wire 1 ])! InpA $end
$var wire 1 ^)! InpB $end
$var wire 1 <*! notS $end
$var wire 1 =*! nand1 $end
$var wire 1 >*! nand2 $end
$var wire 1 ?*! inputA $end
$var wire 1 @*! inputB $end
$var wire 1 A*! final_not $end

$scope module S_not $end
$var wire 1 <*! out $end
$var wire 1 R)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 =*! out $end
$var wire 1 <*! in1 $end
$var wire 1 ])! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ?*! out $end
$var wire 1 =*! in1 $end
$var wire 1 =*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 >*! out $end
$var wire 1 R)! in1 $end
$var wire 1 ^)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 @*! out $end
$var wire 1 >*! in1 $end
$var wire 1 >*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 A*! out $end
$var wire 1 ?*! in1 $end
$var wire 1 @*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 /4 out $end
$var wire 1 A*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 .4 Out $end
$var wire 1 R)! S $end
$var wire 1 _)! InpA $end
$var wire 1 `)! InpB $end
$var wire 1 B*! notS $end
$var wire 1 C*! nand1 $end
$var wire 1 D*! nand2 $end
$var wire 1 E*! inputA $end
$var wire 1 F*! inputB $end
$var wire 1 G*! final_not $end

$scope module S_not $end
$var wire 1 B*! out $end
$var wire 1 R)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 C*! out $end
$var wire 1 B*! in1 $end
$var wire 1 _)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 E*! out $end
$var wire 1 C*! in1 $end
$var wire 1 C*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 D*! out $end
$var wire 1 R)! in1 $end
$var wire 1 `)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 F*! out $end
$var wire 1 D*! in1 $end
$var wire 1 D*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 G*! out $end
$var wire 1 E*! in1 $end
$var wire 1 F*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 .4 out $end
$var wire 1 G*! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 -4 Out $end
$var wire 1 R)! S $end
$var wire 1 a)! InpA $end
$var wire 1 c)! InpB $end
$var wire 1 H*! notS $end
$var wire 1 I*! nand1 $end
$var wire 1 J*! nand2 $end
$var wire 1 K*! inputA $end
$var wire 1 L*! inputB $end
$var wire 1 M*! final_not $end

$scope module S_not $end
$var wire 1 H*! out $end
$var wire 1 R)! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 I*! out $end
$var wire 1 H*! in1 $end
$var wire 1 a)! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 K*! out $end
$var wire 1 I*! in1 $end
$var wire 1 I*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 J*! out $end
$var wire 1 R)! in1 $end
$var wire 1 c)! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 L*! out $end
$var wire 1 J*! in1 $end
$var wire 1 J*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 M*! out $end
$var wire 1 K*! in1 $end
$var wire 1 L*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 -4 out $end
$var wire 1 M*! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift8_byte3 $end
$var wire 1 )4 Out [3] $end
$var wire 1 *4 Out [2] $end
$var wire 1 +4 Out [1] $end
$var wire 1 ,4 Out [0] $end
$var wire 1 N*! S [1] $end
$var wire 1 a2 S [0] $end
$var wire 1 zy InpA [3] $end
$var wire 1 {y InpA [2] $end
$var wire 1 |y InpA [1] $end
$var wire 1 }y InpA [0] $end
$var wire 1 $z InpB [3] $end
$var wire 1 %z InpB [2] $end
$var wire 1 &z InpB [1] $end
$var wire 1 'z InpB [0] $end
$var wire 1 O*! InpC [3] $end
$var wire 1 P*! InpC [2] $end
$var wire 1 Q*! InpC [1] $end
$var wire 1 R*! InpC [0] $end
$var wire 1 S*! InpD [3] $end
$var wire 1 T*! InpD [2] $end
$var wire 1 U*! InpD [1] $end
$var wire 1 V*! InpD [0] $end
$var wire 1 W*! stage1_1_bit0 $end
$var wire 1 X*! stage1_2_bit0 $end
$var wire 1 Y*! stage1_1_bit1 $end
$var wire 1 Z*! stage1_2_bit1 $end
$var wire 1 [*! stage1_1_bit2 $end
$var wire 1 \*! stage1_2_bit2 $end
$var wire 1 ]*! stage1_1_bit3 $end
$var wire 1 ^*! stage1_2_bit4 $end
$var wire 1 _*! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 W*! Out $end
$var wire 1 a2 S $end
$var wire 1 }y InpA $end
$var wire 1 'z InpB $end
$var wire 1 `*! notS $end
$var wire 1 a*! nand1 $end
$var wire 1 b*! nand2 $end
$var wire 1 c*! inputA $end
$var wire 1 d*! inputB $end
$var wire 1 e*! final_not $end

$scope module S_not $end
$var wire 1 `*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 a*! out $end
$var wire 1 `*! in1 $end
$var wire 1 }y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 c*! out $end
$var wire 1 a*! in1 $end
$var wire 1 a*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 b*! out $end
$var wire 1 a2 in1 $end
$var wire 1 'z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 d*! out $end
$var wire 1 b*! in1 $end
$var wire 1 b*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 e*! out $end
$var wire 1 c*! in1 $end
$var wire 1 d*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 W*! out $end
$var wire 1 e*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 Y*! Out $end
$var wire 1 a2 S $end
$var wire 1 |y InpA $end
$var wire 1 &z InpB $end
$var wire 1 f*! notS $end
$var wire 1 g*! nand1 $end
$var wire 1 h*! nand2 $end
$var wire 1 i*! inputA $end
$var wire 1 j*! inputB $end
$var wire 1 k*! final_not $end

$scope module S_not $end
$var wire 1 f*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 g*! out $end
$var wire 1 f*! in1 $end
$var wire 1 |y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 i*! out $end
$var wire 1 g*! in1 $end
$var wire 1 g*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 h*! out $end
$var wire 1 a2 in1 $end
$var wire 1 &z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 j*! out $end
$var wire 1 h*! in1 $end
$var wire 1 h*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 k*! out $end
$var wire 1 i*! in1 $end
$var wire 1 j*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Y*! out $end
$var wire 1 k*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 [*! Out $end
$var wire 1 a2 S $end
$var wire 1 {y InpA $end
$var wire 1 %z InpB $end
$var wire 1 l*! notS $end
$var wire 1 m*! nand1 $end
$var wire 1 n*! nand2 $end
$var wire 1 o*! inputA $end
$var wire 1 p*! inputB $end
$var wire 1 q*! final_not $end

$scope module S_not $end
$var wire 1 l*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 m*! out $end
$var wire 1 l*! in1 $end
$var wire 1 {y in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 o*! out $end
$var wire 1 m*! in1 $end
$var wire 1 m*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 n*! out $end
$var wire 1 a2 in1 $end
$var wire 1 %z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 p*! out $end
$var wire 1 n*! in1 $end
$var wire 1 n*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 q*! out $end
$var wire 1 o*! in1 $end
$var wire 1 p*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 [*! out $end
$var wire 1 q*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ]*! Out $end
$var wire 1 a2 S $end
$var wire 1 zy InpA $end
$var wire 1 $z InpB $end
$var wire 1 r*! notS $end
$var wire 1 s*! nand1 $end
$var wire 1 t*! nand2 $end
$var wire 1 u*! inputA $end
$var wire 1 v*! inputB $end
$var wire 1 w*! final_not $end

$scope module S_not $end
$var wire 1 r*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 s*! out $end
$var wire 1 r*! in1 $end
$var wire 1 zy in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 u*! out $end
$var wire 1 s*! in1 $end
$var wire 1 s*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 t*! out $end
$var wire 1 a2 in1 $end
$var wire 1 $z in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 v*! out $end
$var wire 1 t*! in1 $end
$var wire 1 t*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 w*! out $end
$var wire 1 u*! in1 $end
$var wire 1 v*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ]*! out $end
$var wire 1 w*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 X*! Out $end
$var wire 1 a2 S $end
$var wire 1 R*! InpA $end
$var wire 1 V*! InpB $end
$var wire 1 x*! notS $end
$var wire 1 y*! nand1 $end
$var wire 1 z*! nand2 $end
$var wire 1 {*! inputA $end
$var wire 1 |*! inputB $end
$var wire 1 }*! final_not $end

$scope module S_not $end
$var wire 1 x*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 y*! out $end
$var wire 1 x*! in1 $end
$var wire 1 R*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 {*! out $end
$var wire 1 y*! in1 $end
$var wire 1 y*! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 z*! out $end
$var wire 1 a2 in1 $end
$var wire 1 V*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 |*! out $end
$var wire 1 z*! in1 $end
$var wire 1 z*! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 }*! out $end
$var wire 1 {*! in1 $end
$var wire 1 |*! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 X*! out $end
$var wire 1 }*! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 Z*! Out $end
$var wire 1 a2 S $end
$var wire 1 Q*! InpA $end
$var wire 1 U*! InpB $end
$var wire 1 ~*! notS $end
$var wire 1 !+! nand1 $end
$var wire 1 "+! nand2 $end
$var wire 1 #+! inputA $end
$var wire 1 $+! inputB $end
$var wire 1 %+! final_not $end

$scope module S_not $end
$var wire 1 ~*! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 !+! out $end
$var wire 1 ~*! in1 $end
$var wire 1 Q*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 #+! out $end
$var wire 1 !+! in1 $end
$var wire 1 !+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 "+! out $end
$var wire 1 a2 in1 $end
$var wire 1 U*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 $+! out $end
$var wire 1 "+! in1 $end
$var wire 1 "+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 %+! out $end
$var wire 1 #+! in1 $end
$var wire 1 $+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 Z*! out $end
$var wire 1 %+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 \*! Out $end
$var wire 1 a2 S $end
$var wire 1 P*! InpA $end
$var wire 1 T*! InpB $end
$var wire 1 &+! notS $end
$var wire 1 '+! nand1 $end
$var wire 1 (+! nand2 $end
$var wire 1 )+! inputA $end
$var wire 1 *+! inputB $end
$var wire 1 ++! final_not $end

$scope module S_not $end
$var wire 1 &+! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 '+! out $end
$var wire 1 &+! in1 $end
$var wire 1 P*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 )+! out $end
$var wire 1 '+! in1 $end
$var wire 1 '+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 (+! out $end
$var wire 1 a2 in1 $end
$var wire 1 T*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 *+! out $end
$var wire 1 (+! in1 $end
$var wire 1 (+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ++! out $end
$var wire 1 )+! in1 $end
$var wire 1 *+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 \*! out $end
$var wire 1 ++! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 _*! Out $end
$var wire 1 a2 S $end
$var wire 1 O*! InpA $end
$var wire 1 S*! InpB $end
$var wire 1 ,+! notS $end
$var wire 1 -+! nand1 $end
$var wire 1 .+! nand2 $end
$var wire 1 /+! inputA $end
$var wire 1 0+! inputB $end
$var wire 1 1+! final_not $end

$scope module S_not $end
$var wire 1 ,+! out $end
$var wire 1 a2 in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -+! out $end
$var wire 1 ,+! in1 $end
$var wire 1 O*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /+! out $end
$var wire 1 -+! in1 $end
$var wire 1 -+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 .+! out $end
$var wire 1 a2 in1 $end
$var wire 1 S*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0+! out $end
$var wire 1 .+! in1 $end
$var wire 1 .+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1+! out $end
$var wire 1 /+! in1 $end
$var wire 1 0+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 _*! out $end
$var wire 1 1+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 ,4 Out $end
$var wire 1 N*! S $end
$var wire 1 W*! InpA $end
$var wire 1 X*! InpB $end
$var wire 1 2+! notS $end
$var wire 1 3+! nand1 $end
$var wire 1 4+! nand2 $end
$var wire 1 5+! inputA $end
$var wire 1 6+! inputB $end
$var wire 1 7+! final_not $end

$scope module S_not $end
$var wire 1 2+! out $end
$var wire 1 N*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3+! out $end
$var wire 1 2+! in1 $end
$var wire 1 W*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5+! out $end
$var wire 1 3+! in1 $end
$var wire 1 3+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4+! out $end
$var wire 1 N*! in1 $end
$var wire 1 X*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6+! out $end
$var wire 1 4+! in1 $end
$var wire 1 4+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7+! out $end
$var wire 1 5+! in1 $end
$var wire 1 6+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ,4 out $end
$var wire 1 7+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 +4 Out $end
$var wire 1 N*! S $end
$var wire 1 Y*! InpA $end
$var wire 1 Z*! InpB $end
$var wire 1 8+! notS $end
$var wire 1 9+! nand1 $end
$var wire 1 :+! nand2 $end
$var wire 1 ;+! inputA $end
$var wire 1 <+! inputB $end
$var wire 1 =+! final_not $end

$scope module S_not $end
$var wire 1 8+! out $end
$var wire 1 N*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9+! out $end
$var wire 1 8+! in1 $end
$var wire 1 Y*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;+! out $end
$var wire 1 9+! in1 $end
$var wire 1 9+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :+! out $end
$var wire 1 N*! in1 $end
$var wire 1 Z*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <+! out $end
$var wire 1 :+! in1 $end
$var wire 1 :+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =+! out $end
$var wire 1 ;+! in1 $end
$var wire 1 <+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +4 out $end
$var wire 1 =+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 *4 Out $end
$var wire 1 N*! S $end
$var wire 1 [*! InpA $end
$var wire 1 \*! InpB $end
$var wire 1 >+! notS $end
$var wire 1 ?+! nand1 $end
$var wire 1 @+! nand2 $end
$var wire 1 A+! inputA $end
$var wire 1 B+! inputB $end
$var wire 1 C+! final_not $end

$scope module S_not $end
$var wire 1 >+! out $end
$var wire 1 N*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?+! out $end
$var wire 1 >+! in1 $end
$var wire 1 [*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A+! out $end
$var wire 1 ?+! in1 $end
$var wire 1 ?+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @+! out $end
$var wire 1 N*! in1 $end
$var wire 1 \*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B+! out $end
$var wire 1 @+! in1 $end
$var wire 1 @+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C+! out $end
$var wire 1 A+! in1 $end
$var wire 1 B+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 *4 out $end
$var wire 1 C+! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 )4 Out $end
$var wire 1 N*! S $end
$var wire 1 ]*! InpA $end
$var wire 1 _*! InpB $end
$var wire 1 D+! notS $end
$var wire 1 E+! nand1 $end
$var wire 1 F+! nand2 $end
$var wire 1 G+! inputA $end
$var wire 1 H+! inputB $end
$var wire 1 I+! final_not $end

$scope module S_not $end
$var wire 1 D+! out $end
$var wire 1 N*! in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E+! out $end
$var wire 1 D+! in1 $end
$var wire 1 ]*! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G+! out $end
$var wire 1 E+! in1 $end
$var wire 1 E+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F+! out $end
$var wire 1 N*! in1 $end
$var wire 1 _*! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H+! out $end
$var wire 1 F+! in1 $end
$var wire 1 F+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I+! out $end
$var wire 1 G+! in1 $end
$var wire 1 H+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 )4 out $end
$var wire 1 I+! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_0 $end
$var wire 1 q2 Out [3] $end
$var wire 1 r2 Out [2] $end
$var wire 1 s2 Out [1] $end
$var wire 1 t2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 33 InpA [3] $end
$var wire 1 43 InpA [2] $end
$var wire 1 53 InpA [1] $end
$var wire 1 63 InpA [0] $end
$var wire 1 C3 InpB [3] $end
$var wire 1 D3 InpB [2] $end
$var wire 1 E3 InpB [1] $end
$var wire 1 F3 InpB [0] $end
$var wire 1 S3 InpC [3] $end
$var wire 1 T3 InpC [2] $end
$var wire 1 U3 InpC [1] $end
$var wire 1 V3 InpC [0] $end
$var wire 1 c3 InpD [3] $end
$var wire 1 d3 InpD [2] $end
$var wire 1 e3 InpD [1] $end
$var wire 1 f3 InpD [0] $end
$var wire 1 J+! stage1_1_bit0 $end
$var wire 1 K+! stage1_2_bit0 $end
$var wire 1 L+! stage1_1_bit1 $end
$var wire 1 M+! stage1_2_bit1 $end
$var wire 1 N+! stage1_1_bit2 $end
$var wire 1 O+! stage1_2_bit2 $end
$var wire 1 P+! stage1_1_bit3 $end
$var wire 1 Q+! stage1_2_bit4 $end
$var wire 1 R+! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 J+! Out $end
$var wire 1 i$ S $end
$var wire 1 63 InpA $end
$var wire 1 F3 InpB $end
$var wire 1 S+! notS $end
$var wire 1 T+! nand1 $end
$var wire 1 U+! nand2 $end
$var wire 1 V+! inputA $end
$var wire 1 W+! inputB $end
$var wire 1 X+! final_not $end

$scope module S_not $end
$var wire 1 S+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 T+! out $end
$var wire 1 S+! in1 $end
$var wire 1 63 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 V+! out $end
$var wire 1 T+! in1 $end
$var wire 1 T+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 U+! out $end
$var wire 1 i$ in1 $end
$var wire 1 F3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 W+! out $end
$var wire 1 U+! in1 $end
$var wire 1 U+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 X+! out $end
$var wire 1 V+! in1 $end
$var wire 1 W+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 J+! out $end
$var wire 1 X+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 L+! Out $end
$var wire 1 i$ S $end
$var wire 1 53 InpA $end
$var wire 1 E3 InpB $end
$var wire 1 Y+! notS $end
$var wire 1 Z+! nand1 $end
$var wire 1 [+! nand2 $end
$var wire 1 \+! inputA $end
$var wire 1 ]+! inputB $end
$var wire 1 ^+! final_not $end

$scope module S_not $end
$var wire 1 Y+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Z+! out $end
$var wire 1 Y+! in1 $end
$var wire 1 53 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 \+! out $end
$var wire 1 Z+! in1 $end
$var wire 1 Z+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 [+! out $end
$var wire 1 i$ in1 $end
$var wire 1 E3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ]+! out $end
$var wire 1 [+! in1 $end
$var wire 1 [+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ^+! out $end
$var wire 1 \+! in1 $end
$var wire 1 ]+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 L+! out $end
$var wire 1 ^+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 N+! Out $end
$var wire 1 i$ S $end
$var wire 1 43 InpA $end
$var wire 1 D3 InpB $end
$var wire 1 _+! notS $end
$var wire 1 `+! nand1 $end
$var wire 1 a+! nand2 $end
$var wire 1 b+! inputA $end
$var wire 1 c+! inputB $end
$var wire 1 d+! final_not $end

$scope module S_not $end
$var wire 1 _+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 `+! out $end
$var wire 1 _+! in1 $end
$var wire 1 43 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 b+! out $end
$var wire 1 `+! in1 $end
$var wire 1 `+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 a+! out $end
$var wire 1 i$ in1 $end
$var wire 1 D3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 c+! out $end
$var wire 1 a+! in1 $end
$var wire 1 a+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 d+! out $end
$var wire 1 b+! in1 $end
$var wire 1 c+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 N+! out $end
$var wire 1 d+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 P+! Out $end
$var wire 1 i$ S $end
$var wire 1 33 InpA $end
$var wire 1 C3 InpB $end
$var wire 1 e+! notS $end
$var wire 1 f+! nand1 $end
$var wire 1 g+! nand2 $end
$var wire 1 h+! inputA $end
$var wire 1 i+! inputB $end
$var wire 1 j+! final_not $end

$scope module S_not $end
$var wire 1 e+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 f+! out $end
$var wire 1 e+! in1 $end
$var wire 1 33 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 h+! out $end
$var wire 1 f+! in1 $end
$var wire 1 f+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 g+! out $end
$var wire 1 i$ in1 $end
$var wire 1 C3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 i+! out $end
$var wire 1 g+! in1 $end
$var wire 1 g+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 j+! out $end
$var wire 1 h+! in1 $end
$var wire 1 i+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 P+! out $end
$var wire 1 j+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 K+! Out $end
$var wire 1 i$ S $end
$var wire 1 V3 InpA $end
$var wire 1 f3 InpB $end
$var wire 1 k+! notS $end
$var wire 1 l+! nand1 $end
$var wire 1 m+! nand2 $end
$var wire 1 n+! inputA $end
$var wire 1 o+! inputB $end
$var wire 1 p+! final_not $end

$scope module S_not $end
$var wire 1 k+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 l+! out $end
$var wire 1 k+! in1 $end
$var wire 1 V3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 n+! out $end
$var wire 1 l+! in1 $end
$var wire 1 l+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 m+! out $end
$var wire 1 i$ in1 $end
$var wire 1 f3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 o+! out $end
$var wire 1 m+! in1 $end
$var wire 1 m+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 p+! out $end
$var wire 1 n+! in1 $end
$var wire 1 o+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 K+! out $end
$var wire 1 p+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 M+! Out $end
$var wire 1 i$ S $end
$var wire 1 U3 InpA $end
$var wire 1 e3 InpB $end
$var wire 1 q+! notS $end
$var wire 1 r+! nand1 $end
$var wire 1 s+! nand2 $end
$var wire 1 t+! inputA $end
$var wire 1 u+! inputB $end
$var wire 1 v+! final_not $end

$scope module S_not $end
$var wire 1 q+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 r+! out $end
$var wire 1 q+! in1 $end
$var wire 1 U3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 t+! out $end
$var wire 1 r+! in1 $end
$var wire 1 r+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 s+! out $end
$var wire 1 i$ in1 $end
$var wire 1 e3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 u+! out $end
$var wire 1 s+! in1 $end
$var wire 1 s+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 v+! out $end
$var wire 1 t+! in1 $end
$var wire 1 u+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 M+! out $end
$var wire 1 v+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 O+! Out $end
$var wire 1 i$ S $end
$var wire 1 T3 InpA $end
$var wire 1 d3 InpB $end
$var wire 1 w+! notS $end
$var wire 1 x+! nand1 $end
$var wire 1 y+! nand2 $end
$var wire 1 z+! inputA $end
$var wire 1 {+! inputB $end
$var wire 1 |+! final_not $end

$scope module S_not $end
$var wire 1 w+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 x+! out $end
$var wire 1 w+! in1 $end
$var wire 1 T3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 z+! out $end
$var wire 1 x+! in1 $end
$var wire 1 x+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 y+! out $end
$var wire 1 i$ in1 $end
$var wire 1 d3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 {+! out $end
$var wire 1 y+! in1 $end
$var wire 1 y+! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 |+! out $end
$var wire 1 z+! in1 $end
$var wire 1 {+! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 O+! out $end
$var wire 1 |+! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 R+! Out $end
$var wire 1 i$ S $end
$var wire 1 S3 InpA $end
$var wire 1 c3 InpB $end
$var wire 1 }+! notS $end
$var wire 1 ~+! nand1 $end
$var wire 1 !,! nand2 $end
$var wire 1 ",! inputA $end
$var wire 1 #,! inputB $end
$var wire 1 $,! final_not $end

$scope module S_not $end
$var wire 1 }+! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ~+! out $end
$var wire 1 }+! in1 $end
$var wire 1 S3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ",! out $end
$var wire 1 ~+! in1 $end
$var wire 1 ~+! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 !,! out $end
$var wire 1 i$ in1 $end
$var wire 1 c3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 #,! out $end
$var wire 1 !,! in1 $end
$var wire 1 !,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 $,! out $end
$var wire 1 ",! in1 $end
$var wire 1 #,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 R+! out $end
$var wire 1 $,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 t2 Out $end
$var wire 1 h$ S $end
$var wire 1 J+! InpA $end
$var wire 1 K+! InpB $end
$var wire 1 %,! notS $end
$var wire 1 &,! nand1 $end
$var wire 1 ',! nand2 $end
$var wire 1 (,! inputA $end
$var wire 1 ),! inputB $end
$var wire 1 *,! final_not $end

$scope module S_not $end
$var wire 1 %,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 &,! out $end
$var wire 1 %,! in1 $end
$var wire 1 J+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 (,! out $end
$var wire 1 &,! in1 $end
$var wire 1 &,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ',! out $end
$var wire 1 h$ in1 $end
$var wire 1 K+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ),! out $end
$var wire 1 ',! in1 $end
$var wire 1 ',! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 *,! out $end
$var wire 1 (,! in1 $end
$var wire 1 ),! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 t2 out $end
$var wire 1 *,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 s2 Out $end
$var wire 1 h$ S $end
$var wire 1 L+! InpA $end
$var wire 1 M+! InpB $end
$var wire 1 +,! notS $end
$var wire 1 ,,! nand1 $end
$var wire 1 -,! nand2 $end
$var wire 1 .,! inputA $end
$var wire 1 /,! inputB $end
$var wire 1 0,! final_not $end

$scope module S_not $end
$var wire 1 +,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ,,! out $end
$var wire 1 +,! in1 $end
$var wire 1 L+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 .,! out $end
$var wire 1 ,,! in1 $end
$var wire 1 ,,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 -,! out $end
$var wire 1 h$ in1 $end
$var wire 1 M+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 /,! out $end
$var wire 1 -,! in1 $end
$var wire 1 -,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 0,! out $end
$var wire 1 .,! in1 $end
$var wire 1 /,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 s2 out $end
$var wire 1 0,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 r2 Out $end
$var wire 1 h$ S $end
$var wire 1 N+! InpA $end
$var wire 1 O+! InpB $end
$var wire 1 1,! notS $end
$var wire 1 2,! nand1 $end
$var wire 1 3,! nand2 $end
$var wire 1 4,! inputA $end
$var wire 1 5,! inputB $end
$var wire 1 6,! final_not $end

$scope module S_not $end
$var wire 1 1,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 2,! out $end
$var wire 1 1,! in1 $end
$var wire 1 N+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 4,! out $end
$var wire 1 2,! in1 $end
$var wire 1 2,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 3,! out $end
$var wire 1 h$ in1 $end
$var wire 1 O+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 5,! out $end
$var wire 1 3,! in1 $end
$var wire 1 3,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 6,! out $end
$var wire 1 4,! in1 $end
$var wire 1 5,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 r2 out $end
$var wire 1 6,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 q2 Out $end
$var wire 1 h$ S $end
$var wire 1 P+! InpA $end
$var wire 1 R+! InpB $end
$var wire 1 7,! notS $end
$var wire 1 8,! nand1 $end
$var wire 1 9,! nand2 $end
$var wire 1 :,! inputA $end
$var wire 1 ;,! inputB $end
$var wire 1 <,! final_not $end

$scope module S_not $end
$var wire 1 7,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 8,! out $end
$var wire 1 7,! in1 $end
$var wire 1 P+! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 :,! out $end
$var wire 1 8,! in1 $end
$var wire 1 8,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 9,! out $end
$var wire 1 h$ in1 $end
$var wire 1 R+! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 ;,! out $end
$var wire 1 9,! in1 $end
$var wire 1 9,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 <,! out $end
$var wire 1 :,! in1 $end
$var wire 1 ;,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 q2 out $end
$var wire 1 <,! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_1 $end
$var wire 1 m2 Out [3] $end
$var wire 1 n2 Out [2] $end
$var wire 1 o2 Out [1] $end
$var wire 1 p2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 /3 InpA [3] $end
$var wire 1 03 InpA [2] $end
$var wire 1 13 InpA [1] $end
$var wire 1 23 InpA [0] $end
$var wire 1 ?3 InpB [3] $end
$var wire 1 @3 InpB [2] $end
$var wire 1 A3 InpB [1] $end
$var wire 1 B3 InpB [0] $end
$var wire 1 O3 InpC [3] $end
$var wire 1 P3 InpC [2] $end
$var wire 1 Q3 InpC [1] $end
$var wire 1 R3 InpC [0] $end
$var wire 1 _3 InpD [3] $end
$var wire 1 `3 InpD [2] $end
$var wire 1 a3 InpD [1] $end
$var wire 1 b3 InpD [0] $end
$var wire 1 =,! stage1_1_bit0 $end
$var wire 1 >,! stage1_2_bit0 $end
$var wire 1 ?,! stage1_1_bit1 $end
$var wire 1 @,! stage1_2_bit1 $end
$var wire 1 A,! stage1_1_bit2 $end
$var wire 1 B,! stage1_2_bit2 $end
$var wire 1 C,! stage1_1_bit3 $end
$var wire 1 D,! stage1_2_bit4 $end
$var wire 1 E,! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 =,! Out $end
$var wire 1 i$ S $end
$var wire 1 23 InpA $end
$var wire 1 B3 InpB $end
$var wire 1 F,! notS $end
$var wire 1 G,! nand1 $end
$var wire 1 H,! nand2 $end
$var wire 1 I,! inputA $end
$var wire 1 J,! inputB $end
$var wire 1 K,! final_not $end

$scope module S_not $end
$var wire 1 F,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 G,! out $end
$var wire 1 F,! in1 $end
$var wire 1 23 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 I,! out $end
$var wire 1 G,! in1 $end
$var wire 1 G,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 H,! out $end
$var wire 1 i$ in1 $end
$var wire 1 B3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 J,! out $end
$var wire 1 H,! in1 $end
$var wire 1 H,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 K,! out $end
$var wire 1 I,! in1 $end
$var wire 1 J,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 =,! out $end
$var wire 1 K,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 ?,! Out $end
$var wire 1 i$ S $end
$var wire 1 13 InpA $end
$var wire 1 A3 InpB $end
$var wire 1 L,! notS $end
$var wire 1 M,! nand1 $end
$var wire 1 N,! nand2 $end
$var wire 1 O,! inputA $end
$var wire 1 P,! inputB $end
$var wire 1 Q,! final_not $end

$scope module S_not $end
$var wire 1 L,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 M,! out $end
$var wire 1 L,! in1 $end
$var wire 1 13 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 O,! out $end
$var wire 1 M,! in1 $end
$var wire 1 M,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 N,! out $end
$var wire 1 i$ in1 $end
$var wire 1 A3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 P,! out $end
$var wire 1 N,! in1 $end
$var wire 1 N,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 Q,! out $end
$var wire 1 O,! in1 $end
$var wire 1 P,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ?,! out $end
$var wire 1 Q,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 A,! Out $end
$var wire 1 i$ S $end
$var wire 1 03 InpA $end
$var wire 1 @3 InpB $end
$var wire 1 R,! notS $end
$var wire 1 S,! nand1 $end
$var wire 1 T,! nand2 $end
$var wire 1 U,! inputA $end
$var wire 1 V,! inputB $end
$var wire 1 W,! final_not $end

$scope module S_not $end
$var wire 1 R,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 S,! out $end
$var wire 1 R,! in1 $end
$var wire 1 03 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 U,! out $end
$var wire 1 S,! in1 $end
$var wire 1 S,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 T,! out $end
$var wire 1 i$ in1 $end
$var wire 1 @3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 V,! out $end
$var wire 1 T,! in1 $end
$var wire 1 T,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 W,! out $end
$var wire 1 U,! in1 $end
$var wire 1 V,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 A,! out $end
$var wire 1 W,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 C,! Out $end
$var wire 1 i$ S $end
$var wire 1 /3 InpA $end
$var wire 1 ?3 InpB $end
$var wire 1 X,! notS $end
$var wire 1 Y,! nand1 $end
$var wire 1 Z,! nand2 $end
$var wire 1 [,! inputA $end
$var wire 1 \,! inputB $end
$var wire 1 ],! final_not $end

$scope module S_not $end
$var wire 1 X,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Y,! out $end
$var wire 1 X,! in1 $end
$var wire 1 /3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 [,! out $end
$var wire 1 Y,! in1 $end
$var wire 1 Y,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Z,! out $end
$var wire 1 i$ in1 $end
$var wire 1 ?3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 \,! out $end
$var wire 1 Z,! in1 $end
$var wire 1 Z,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ],! out $end
$var wire 1 [,! in1 $end
$var wire 1 \,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 C,! out $end
$var wire 1 ],! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 >,! Out $end
$var wire 1 i$ S $end
$var wire 1 R3 InpA $end
$var wire 1 b3 InpB $end
$var wire 1 ^,! notS $end
$var wire 1 _,! nand1 $end
$var wire 1 `,! nand2 $end
$var wire 1 a,! inputA $end
$var wire 1 b,! inputB $end
$var wire 1 c,! final_not $end

$scope module S_not $end
$var wire 1 ^,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 _,! out $end
$var wire 1 ^,! in1 $end
$var wire 1 R3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 a,! out $end
$var wire 1 _,! in1 $end
$var wire 1 _,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 `,! out $end
$var wire 1 i$ in1 $end
$var wire 1 b3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 b,! out $end
$var wire 1 `,! in1 $end
$var wire 1 `,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 c,! out $end
$var wire 1 a,! in1 $end
$var wire 1 b,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 >,! out $end
$var wire 1 c,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 @,! Out $end
$var wire 1 i$ S $end
$var wire 1 Q3 InpA $end
$var wire 1 a3 InpB $end
$var wire 1 d,! notS $end
$var wire 1 e,! nand1 $end
$var wire 1 f,! nand2 $end
$var wire 1 g,! inputA $end
$var wire 1 h,! inputB $end
$var wire 1 i,! final_not $end

$scope module S_not $end
$var wire 1 d,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 e,! out $end
$var wire 1 d,! in1 $end
$var wire 1 Q3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 g,! out $end
$var wire 1 e,! in1 $end
$var wire 1 e,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 f,! out $end
$var wire 1 i$ in1 $end
$var wire 1 a3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 h,! out $end
$var wire 1 f,! in1 $end
$var wire 1 f,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 i,! out $end
$var wire 1 g,! in1 $end
$var wire 1 h,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 @,! out $end
$var wire 1 i,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 B,! Out $end
$var wire 1 i$ S $end
$var wire 1 P3 InpA $end
$var wire 1 `3 InpB $end
$var wire 1 j,! notS $end
$var wire 1 k,! nand1 $end
$var wire 1 l,! nand2 $end
$var wire 1 m,! inputA $end
$var wire 1 n,! inputB $end
$var wire 1 o,! final_not $end

$scope module S_not $end
$var wire 1 j,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 k,! out $end
$var wire 1 j,! in1 $end
$var wire 1 P3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 m,! out $end
$var wire 1 k,! in1 $end
$var wire 1 k,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 l,! out $end
$var wire 1 i$ in1 $end
$var wire 1 `3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 n,! out $end
$var wire 1 l,! in1 $end
$var wire 1 l,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 o,! out $end
$var wire 1 m,! in1 $end
$var wire 1 n,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 B,! out $end
$var wire 1 o,! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 E,! Out $end
$var wire 1 i$ S $end
$var wire 1 O3 InpA $end
$var wire 1 _3 InpB $end
$var wire 1 p,! notS $end
$var wire 1 q,! nand1 $end
$var wire 1 r,! nand2 $end
$var wire 1 s,! inputA $end
$var wire 1 t,! inputB $end
$var wire 1 u,! final_not $end

$scope module S_not $end
$var wire 1 p,! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 q,! out $end
$var wire 1 p,! in1 $end
$var wire 1 O3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 s,! out $end
$var wire 1 q,! in1 $end
$var wire 1 q,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 r,! out $end
$var wire 1 i$ in1 $end
$var wire 1 _3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 t,! out $end
$var wire 1 r,! in1 $end
$var wire 1 r,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 u,! out $end
$var wire 1 s,! in1 $end
$var wire 1 t,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 E,! out $end
$var wire 1 u,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 p2 Out $end
$var wire 1 h$ S $end
$var wire 1 =,! InpA $end
$var wire 1 >,! InpB $end
$var wire 1 v,! notS $end
$var wire 1 w,! nand1 $end
$var wire 1 x,! nand2 $end
$var wire 1 y,! inputA $end
$var wire 1 z,! inputB $end
$var wire 1 {,! final_not $end

$scope module S_not $end
$var wire 1 v,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 w,! out $end
$var wire 1 v,! in1 $end
$var wire 1 =,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 y,! out $end
$var wire 1 w,! in1 $end
$var wire 1 w,! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 x,! out $end
$var wire 1 h$ in1 $end
$var wire 1 >,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 z,! out $end
$var wire 1 x,! in1 $end
$var wire 1 x,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 {,! out $end
$var wire 1 y,! in1 $end
$var wire 1 z,! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 p2 out $end
$var wire 1 {,! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 o2 Out $end
$var wire 1 h$ S $end
$var wire 1 ?,! InpA $end
$var wire 1 @,! InpB $end
$var wire 1 |,! notS $end
$var wire 1 },! nand1 $end
$var wire 1 ~,! nand2 $end
$var wire 1 !-! inputA $end
$var wire 1 "-! inputB $end
$var wire 1 #-! final_not $end

$scope module S_not $end
$var wire 1 |,! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 },! out $end
$var wire 1 |,! in1 $end
$var wire 1 ?,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 !-! out $end
$var wire 1 },! in1 $end
$var wire 1 },! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ~,! out $end
$var wire 1 h$ in1 $end
$var wire 1 @,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 "-! out $end
$var wire 1 ~,! in1 $end
$var wire 1 ~,! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 #-! out $end
$var wire 1 !-! in1 $end
$var wire 1 "-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 o2 out $end
$var wire 1 #-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 n2 Out $end
$var wire 1 h$ S $end
$var wire 1 A,! InpA $end
$var wire 1 B,! InpB $end
$var wire 1 $-! notS $end
$var wire 1 %-! nand1 $end
$var wire 1 &-! nand2 $end
$var wire 1 '-! inputA $end
$var wire 1 (-! inputB $end
$var wire 1 )-! final_not $end

$scope module S_not $end
$var wire 1 $-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 %-! out $end
$var wire 1 $-! in1 $end
$var wire 1 A,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 '-! out $end
$var wire 1 %-! in1 $end
$var wire 1 %-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 &-! out $end
$var wire 1 h$ in1 $end
$var wire 1 B,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 (-! out $end
$var wire 1 &-! in1 $end
$var wire 1 &-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 )-! out $end
$var wire 1 '-! in1 $end
$var wire 1 (-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 n2 out $end
$var wire 1 )-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 m2 Out $end
$var wire 1 h$ S $end
$var wire 1 C,! InpA $end
$var wire 1 E,! InpB $end
$var wire 1 *-! notS $end
$var wire 1 +-! nand1 $end
$var wire 1 ,-! nand2 $end
$var wire 1 --! inputA $end
$var wire 1 .-! inputB $end
$var wire 1 /-! final_not $end

$scope module S_not $end
$var wire 1 *-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 +-! out $end
$var wire 1 *-! in1 $end
$var wire 1 C,! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 --! out $end
$var wire 1 +-! in1 $end
$var wire 1 +-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ,-! out $end
$var wire 1 h$ in1 $end
$var wire 1 E,! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 .-! out $end
$var wire 1 ,-! in1 $end
$var wire 1 ,-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 /-! out $end
$var wire 1 --! in1 $end
$var wire 1 .-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 m2 out $end
$var wire 1 /-! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_2 $end
$var wire 1 i2 Out [3] $end
$var wire 1 j2 Out [2] $end
$var wire 1 k2 Out [1] $end
$var wire 1 l2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 +3 InpA [3] $end
$var wire 1 ,3 InpA [2] $end
$var wire 1 -3 InpA [1] $end
$var wire 1 .3 InpA [0] $end
$var wire 1 ;3 InpB [3] $end
$var wire 1 <3 InpB [2] $end
$var wire 1 =3 InpB [1] $end
$var wire 1 >3 InpB [0] $end
$var wire 1 K3 InpC [3] $end
$var wire 1 L3 InpC [2] $end
$var wire 1 M3 InpC [1] $end
$var wire 1 N3 InpC [0] $end
$var wire 1 [3 InpD [3] $end
$var wire 1 \3 InpD [2] $end
$var wire 1 ]3 InpD [1] $end
$var wire 1 ^3 InpD [0] $end
$var wire 1 0-! stage1_1_bit0 $end
$var wire 1 1-! stage1_2_bit0 $end
$var wire 1 2-! stage1_1_bit1 $end
$var wire 1 3-! stage1_2_bit1 $end
$var wire 1 4-! stage1_1_bit2 $end
$var wire 1 5-! stage1_2_bit2 $end
$var wire 1 6-! stage1_1_bit3 $end
$var wire 1 7-! stage1_2_bit4 $end
$var wire 1 8-! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 0-! Out $end
$var wire 1 i$ S $end
$var wire 1 .3 InpA $end
$var wire 1 >3 InpB $end
$var wire 1 9-! notS $end
$var wire 1 :-! nand1 $end
$var wire 1 ;-! nand2 $end
$var wire 1 <-! inputA $end
$var wire 1 =-! inputB $end
$var wire 1 >-! final_not $end

$scope module S_not $end
$var wire 1 9-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 :-! out $end
$var wire 1 9-! in1 $end
$var wire 1 .3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 <-! out $end
$var wire 1 :-! in1 $end
$var wire 1 :-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ;-! out $end
$var wire 1 i$ in1 $end
$var wire 1 >3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 =-! out $end
$var wire 1 ;-! in1 $end
$var wire 1 ;-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 >-! out $end
$var wire 1 <-! in1 $end
$var wire 1 =-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 0-! out $end
$var wire 1 >-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 2-! Out $end
$var wire 1 i$ S $end
$var wire 1 -3 InpA $end
$var wire 1 =3 InpB $end
$var wire 1 ?-! notS $end
$var wire 1 @-! nand1 $end
$var wire 1 A-! nand2 $end
$var wire 1 B-! inputA $end
$var wire 1 C-! inputB $end
$var wire 1 D-! final_not $end

$scope module S_not $end
$var wire 1 ?-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 @-! out $end
$var wire 1 ?-! in1 $end
$var wire 1 -3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 B-! out $end
$var wire 1 @-! in1 $end
$var wire 1 @-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 A-! out $end
$var wire 1 i$ in1 $end
$var wire 1 =3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 C-! out $end
$var wire 1 A-! in1 $end
$var wire 1 A-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 D-! out $end
$var wire 1 B-! in1 $end
$var wire 1 C-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 2-! out $end
$var wire 1 D-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 4-! Out $end
$var wire 1 i$ S $end
$var wire 1 ,3 InpA $end
$var wire 1 <3 InpB $end
$var wire 1 E-! notS $end
$var wire 1 F-! nand1 $end
$var wire 1 G-! nand2 $end
$var wire 1 H-! inputA $end
$var wire 1 I-! inputB $end
$var wire 1 J-! final_not $end

$scope module S_not $end
$var wire 1 E-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 F-! out $end
$var wire 1 E-! in1 $end
$var wire 1 ,3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 H-! out $end
$var wire 1 F-! in1 $end
$var wire 1 F-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 G-! out $end
$var wire 1 i$ in1 $end
$var wire 1 <3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 I-! out $end
$var wire 1 G-! in1 $end
$var wire 1 G-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 J-! out $end
$var wire 1 H-! in1 $end
$var wire 1 I-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 4-! out $end
$var wire 1 J-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 6-! Out $end
$var wire 1 i$ S $end
$var wire 1 +3 InpA $end
$var wire 1 ;3 InpB $end
$var wire 1 K-! notS $end
$var wire 1 L-! nand1 $end
$var wire 1 M-! nand2 $end
$var wire 1 N-! inputA $end
$var wire 1 O-! inputB $end
$var wire 1 P-! final_not $end

$scope module S_not $end
$var wire 1 K-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 L-! out $end
$var wire 1 K-! in1 $end
$var wire 1 +3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 N-! out $end
$var wire 1 L-! in1 $end
$var wire 1 L-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 M-! out $end
$var wire 1 i$ in1 $end
$var wire 1 ;3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 O-! out $end
$var wire 1 M-! in1 $end
$var wire 1 M-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 P-! out $end
$var wire 1 N-! in1 $end
$var wire 1 O-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 6-! out $end
$var wire 1 P-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 1-! Out $end
$var wire 1 i$ S $end
$var wire 1 N3 InpA $end
$var wire 1 ^3 InpB $end
$var wire 1 Q-! notS $end
$var wire 1 R-! nand1 $end
$var wire 1 S-! nand2 $end
$var wire 1 T-! inputA $end
$var wire 1 U-! inputB $end
$var wire 1 V-! final_not $end

$scope module S_not $end
$var wire 1 Q-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 R-! out $end
$var wire 1 Q-! in1 $end
$var wire 1 N3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 T-! out $end
$var wire 1 R-! in1 $end
$var wire 1 R-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 S-! out $end
$var wire 1 i$ in1 $end
$var wire 1 ^3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 U-! out $end
$var wire 1 S-! in1 $end
$var wire 1 S-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 V-! out $end
$var wire 1 T-! in1 $end
$var wire 1 U-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 1-! out $end
$var wire 1 V-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 3-! Out $end
$var wire 1 i$ S $end
$var wire 1 M3 InpA $end
$var wire 1 ]3 InpB $end
$var wire 1 W-! notS $end
$var wire 1 X-! nand1 $end
$var wire 1 Y-! nand2 $end
$var wire 1 Z-! inputA $end
$var wire 1 [-! inputB $end
$var wire 1 \-! final_not $end

$scope module S_not $end
$var wire 1 W-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 X-! out $end
$var wire 1 W-! in1 $end
$var wire 1 M3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Z-! out $end
$var wire 1 X-! in1 $end
$var wire 1 X-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 Y-! out $end
$var wire 1 i$ in1 $end
$var wire 1 ]3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 [-! out $end
$var wire 1 Y-! in1 $end
$var wire 1 Y-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 \-! out $end
$var wire 1 Z-! in1 $end
$var wire 1 [-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 3-! out $end
$var wire 1 \-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 5-! Out $end
$var wire 1 i$ S $end
$var wire 1 L3 InpA $end
$var wire 1 \3 InpB $end
$var wire 1 ]-! notS $end
$var wire 1 ^-! nand1 $end
$var wire 1 _-! nand2 $end
$var wire 1 `-! inputA $end
$var wire 1 a-! inputB $end
$var wire 1 b-! final_not $end

$scope module S_not $end
$var wire 1 ]-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ^-! out $end
$var wire 1 ]-! in1 $end
$var wire 1 L3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 `-! out $end
$var wire 1 ^-! in1 $end
$var wire 1 ^-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 _-! out $end
$var wire 1 i$ in1 $end
$var wire 1 \3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 a-! out $end
$var wire 1 _-! in1 $end
$var wire 1 _-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 b-! out $end
$var wire 1 `-! in1 $end
$var wire 1 a-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 5-! out $end
$var wire 1 b-! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 8-! Out $end
$var wire 1 i$ S $end
$var wire 1 K3 InpA $end
$var wire 1 [3 InpB $end
$var wire 1 c-! notS $end
$var wire 1 d-! nand1 $end
$var wire 1 e-! nand2 $end
$var wire 1 f-! inputA $end
$var wire 1 g-! inputB $end
$var wire 1 h-! final_not $end

$scope module S_not $end
$var wire 1 c-! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 d-! out $end
$var wire 1 c-! in1 $end
$var wire 1 K3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 f-! out $end
$var wire 1 d-! in1 $end
$var wire 1 d-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 e-! out $end
$var wire 1 i$ in1 $end
$var wire 1 [3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 g-! out $end
$var wire 1 e-! in1 $end
$var wire 1 e-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 h-! out $end
$var wire 1 f-! in1 $end
$var wire 1 g-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 8-! out $end
$var wire 1 h-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 l2 Out $end
$var wire 1 h$ S $end
$var wire 1 0-! InpA $end
$var wire 1 1-! InpB $end
$var wire 1 i-! notS $end
$var wire 1 j-! nand1 $end
$var wire 1 k-! nand2 $end
$var wire 1 l-! inputA $end
$var wire 1 m-! inputB $end
$var wire 1 n-! final_not $end

$scope module S_not $end
$var wire 1 i-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 j-! out $end
$var wire 1 i-! in1 $end
$var wire 1 0-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 l-! out $end
$var wire 1 j-! in1 $end
$var wire 1 j-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 k-! out $end
$var wire 1 h$ in1 $end
$var wire 1 1-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 m-! out $end
$var wire 1 k-! in1 $end
$var wire 1 k-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 n-! out $end
$var wire 1 l-! in1 $end
$var wire 1 m-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 l2 out $end
$var wire 1 n-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 k2 Out $end
$var wire 1 h$ S $end
$var wire 1 2-! InpA $end
$var wire 1 3-! InpB $end
$var wire 1 o-! notS $end
$var wire 1 p-! nand1 $end
$var wire 1 q-! nand2 $end
$var wire 1 r-! inputA $end
$var wire 1 s-! inputB $end
$var wire 1 t-! final_not $end

$scope module S_not $end
$var wire 1 o-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 p-! out $end
$var wire 1 o-! in1 $end
$var wire 1 2-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 r-! out $end
$var wire 1 p-! in1 $end
$var wire 1 p-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 q-! out $end
$var wire 1 h$ in1 $end
$var wire 1 3-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 s-! out $end
$var wire 1 q-! in1 $end
$var wire 1 q-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 t-! out $end
$var wire 1 r-! in1 $end
$var wire 1 s-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 k2 out $end
$var wire 1 t-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 j2 Out $end
$var wire 1 h$ S $end
$var wire 1 4-! InpA $end
$var wire 1 5-! InpB $end
$var wire 1 u-! notS $end
$var wire 1 v-! nand1 $end
$var wire 1 w-! nand2 $end
$var wire 1 x-! inputA $end
$var wire 1 y-! inputB $end
$var wire 1 z-! final_not $end

$scope module S_not $end
$var wire 1 u-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 v-! out $end
$var wire 1 u-! in1 $end
$var wire 1 4-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 x-! out $end
$var wire 1 v-! in1 $end
$var wire 1 v-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 w-! out $end
$var wire 1 h$ in1 $end
$var wire 1 5-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 y-! out $end
$var wire 1 w-! in1 $end
$var wire 1 w-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 z-! out $end
$var wire 1 x-! in1 $end
$var wire 1 y-! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 j2 out $end
$var wire 1 z-! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 i2 Out $end
$var wire 1 h$ S $end
$var wire 1 6-! InpA $end
$var wire 1 8-! InpB $end
$var wire 1 {-! notS $end
$var wire 1 |-! nand1 $end
$var wire 1 }-! nand2 $end
$var wire 1 ~-! inputA $end
$var wire 1 !.! inputB $end
$var wire 1 ".! final_not $end

$scope module S_not $end
$var wire 1 {-! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 |-! out $end
$var wire 1 {-! in1 $end
$var wire 1 6-! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ~-! out $end
$var wire 1 |-! in1 $end
$var wire 1 |-! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 }-! out $end
$var wire 1 h$ in1 $end
$var wire 1 8-! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 !.! out $end
$var wire 1 }-! in1 $end
$var wire 1 }-! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 ".! out $end
$var wire 1 ~-! in1 $end
$var wire 1 !.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 i2 out $end
$var wire 1 ".! in1 $end
$upscope $end
$upscope $end
$upscope $end

$scope module stage1_3 $end
$var wire 1 e2 Out [3] $end
$var wire 1 f2 Out [2] $end
$var wire 1 g2 Out [1] $end
$var wire 1 h2 Out [0] $end
$var wire 1 h$ S [1] $end
$var wire 1 i$ S [0] $end
$var wire 1 '3 InpA [3] $end
$var wire 1 (3 InpA [2] $end
$var wire 1 )3 InpA [1] $end
$var wire 1 *3 InpA [0] $end
$var wire 1 73 InpB [3] $end
$var wire 1 83 InpB [2] $end
$var wire 1 93 InpB [1] $end
$var wire 1 :3 InpB [0] $end
$var wire 1 G3 InpC [3] $end
$var wire 1 H3 InpC [2] $end
$var wire 1 I3 InpC [1] $end
$var wire 1 J3 InpC [0] $end
$var wire 1 W3 InpD [3] $end
$var wire 1 X3 InpD [2] $end
$var wire 1 Y3 InpD [1] $end
$var wire 1 Z3 InpD [0] $end
$var wire 1 #.! stage1_1_bit0 $end
$var wire 1 $.! stage1_2_bit0 $end
$var wire 1 %.! stage1_1_bit1 $end
$var wire 1 &.! stage1_2_bit1 $end
$var wire 1 '.! stage1_1_bit2 $end
$var wire 1 (.! stage1_2_bit2 $end
$var wire 1 ).! stage1_1_bit3 $end
$var wire 1 *.! stage1_2_bit4 $end
$var wire 1 +.! stage1_2_bit3 $end

$scope module stage1_1bit0 $end
$var wire 1 #.! Out $end
$var wire 1 i$ S $end
$var wire 1 *3 InpA $end
$var wire 1 :3 InpB $end
$var wire 1 ,.! notS $end
$var wire 1 -.! nand1 $end
$var wire 1 ..! nand2 $end
$var wire 1 /.! inputA $end
$var wire 1 0.! inputB $end
$var wire 1 1.! final_not $end

$scope module S_not $end
$var wire 1 ,.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 -.! out $end
$var wire 1 ,.! in1 $end
$var wire 1 *3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 /.! out $end
$var wire 1 -.! in1 $end
$var wire 1 -.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ..! out $end
$var wire 1 i$ in1 $end
$var wire 1 :3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 0.! out $end
$var wire 1 ..! in1 $end
$var wire 1 ..! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 1.! out $end
$var wire 1 /.! in1 $end
$var wire 1 0.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 #.! out $end
$var wire 1 1.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit1 $end
$var wire 1 %.! Out $end
$var wire 1 i$ S $end
$var wire 1 )3 InpA $end
$var wire 1 93 InpB $end
$var wire 1 2.! notS $end
$var wire 1 3.! nand1 $end
$var wire 1 4.! nand2 $end
$var wire 1 5.! inputA $end
$var wire 1 6.! inputB $end
$var wire 1 7.! final_not $end

$scope module S_not $end
$var wire 1 2.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 3.! out $end
$var wire 1 2.! in1 $end
$var wire 1 )3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 5.! out $end
$var wire 1 3.! in1 $end
$var wire 1 3.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 4.! out $end
$var wire 1 i$ in1 $end
$var wire 1 93 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 6.! out $end
$var wire 1 4.! in1 $end
$var wire 1 4.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 7.! out $end
$var wire 1 5.! in1 $end
$var wire 1 6.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 %.! out $end
$var wire 1 7.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit2 $end
$var wire 1 '.! Out $end
$var wire 1 i$ S $end
$var wire 1 (3 InpA $end
$var wire 1 83 InpB $end
$var wire 1 8.! notS $end
$var wire 1 9.! nand1 $end
$var wire 1 :.! nand2 $end
$var wire 1 ;.! inputA $end
$var wire 1 <.! inputB $end
$var wire 1 =.! final_not $end

$scope module S_not $end
$var wire 1 8.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 9.! out $end
$var wire 1 8.! in1 $end
$var wire 1 (3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 ;.! out $end
$var wire 1 9.! in1 $end
$var wire 1 9.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 :.! out $end
$var wire 1 i$ in1 $end
$var wire 1 83 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 <.! out $end
$var wire 1 :.! in1 $end
$var wire 1 :.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 =.! out $end
$var wire 1 ;.! in1 $end
$var wire 1 <.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 '.! out $end
$var wire 1 =.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_1bit3 $end
$var wire 1 ).! Out $end
$var wire 1 i$ S $end
$var wire 1 '3 InpA $end
$var wire 1 73 InpB $end
$var wire 1 >.! notS $end
$var wire 1 ?.! nand1 $end
$var wire 1 @.! nand2 $end
$var wire 1 A.! inputA $end
$var wire 1 B.! inputB $end
$var wire 1 C.! final_not $end

$scope module S_not $end
$var wire 1 >.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ?.! out $end
$var wire 1 >.! in1 $end
$var wire 1 '3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 A.! out $end
$var wire 1 ?.! in1 $end
$var wire 1 ?.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 @.! out $end
$var wire 1 i$ in1 $end
$var wire 1 73 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 B.! out $end
$var wire 1 @.! in1 $end
$var wire 1 @.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 C.! out $end
$var wire 1 A.! in1 $end
$var wire 1 B.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 ).! out $end
$var wire 1 C.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit0 $end
$var wire 1 $.! Out $end
$var wire 1 i$ S $end
$var wire 1 J3 InpA $end
$var wire 1 Z3 InpB $end
$var wire 1 D.! notS $end
$var wire 1 E.! nand1 $end
$var wire 1 F.! nand2 $end
$var wire 1 G.! inputA $end
$var wire 1 H.! inputB $end
$var wire 1 I.! final_not $end

$scope module S_not $end
$var wire 1 D.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 E.! out $end
$var wire 1 D.! in1 $end
$var wire 1 J3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 G.! out $end
$var wire 1 E.! in1 $end
$var wire 1 E.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 F.! out $end
$var wire 1 i$ in1 $end
$var wire 1 Z3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 H.! out $end
$var wire 1 F.! in1 $end
$var wire 1 F.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 I.! out $end
$var wire 1 G.! in1 $end
$var wire 1 H.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 $.! out $end
$var wire 1 I.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit1 $end
$var wire 1 &.! Out $end
$var wire 1 i$ S $end
$var wire 1 I3 InpA $end
$var wire 1 Y3 InpB $end
$var wire 1 J.! notS $end
$var wire 1 K.! nand1 $end
$var wire 1 L.! nand2 $end
$var wire 1 M.! inputA $end
$var wire 1 N.! inputB $end
$var wire 1 O.! final_not $end

$scope module S_not $end
$var wire 1 J.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 K.! out $end
$var wire 1 J.! in1 $end
$var wire 1 I3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 M.! out $end
$var wire 1 K.! in1 $end
$var wire 1 K.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 L.! out $end
$var wire 1 i$ in1 $end
$var wire 1 Y3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 N.! out $end
$var wire 1 L.! in1 $end
$var wire 1 L.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 O.! out $end
$var wire 1 M.! in1 $end
$var wire 1 N.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 &.! out $end
$var wire 1 O.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit2 $end
$var wire 1 (.! Out $end
$var wire 1 i$ S $end
$var wire 1 H3 InpA $end
$var wire 1 X3 InpB $end
$var wire 1 P.! notS $end
$var wire 1 Q.! nand1 $end
$var wire 1 R.! nand2 $end
$var wire 1 S.! inputA $end
$var wire 1 T.! inputB $end
$var wire 1 U.! final_not $end

$scope module S_not $end
$var wire 1 P.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 Q.! out $end
$var wire 1 P.! in1 $end
$var wire 1 H3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 S.! out $end
$var wire 1 Q.! in1 $end
$var wire 1 Q.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 R.! out $end
$var wire 1 i$ in1 $end
$var wire 1 X3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 T.! out $end
$var wire 1 R.! in1 $end
$var wire 1 R.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 U.! out $end
$var wire 1 S.! in1 $end
$var wire 1 T.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 (.! out $end
$var wire 1 U.! in1 $end
$upscope $end
$upscope $end

$scope module stage1_2bit3 $end
$var wire 1 +.! Out $end
$var wire 1 i$ S $end
$var wire 1 G3 InpA $end
$var wire 1 W3 InpB $end
$var wire 1 V.! notS $end
$var wire 1 W.! nand1 $end
$var wire 1 X.! nand2 $end
$var wire 1 Y.! inputA $end
$var wire 1 Z.! inputB $end
$var wire 1 [.! final_not $end

$scope module S_not $end
$var wire 1 V.! out $end
$var wire 1 i$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 W.! out $end
$var wire 1 V.! in1 $end
$var wire 1 G3 in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 Y.! out $end
$var wire 1 W.! in1 $end
$var wire 1 W.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 X.! out $end
$var wire 1 i$ in1 $end
$var wire 1 W3 in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 Z.! out $end
$var wire 1 X.! in1 $end
$var wire 1 X.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 [.! out $end
$var wire 1 Y.! in1 $end
$var wire 1 Z.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 +.! out $end
$var wire 1 [.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_1 $end
$var wire 1 h2 Out $end
$var wire 1 h$ S $end
$var wire 1 #.! InpA $end
$var wire 1 $.! InpB $end
$var wire 1 \.! notS $end
$var wire 1 ].! nand1 $end
$var wire 1 ^.! nand2 $end
$var wire 1 _.! inputA $end
$var wire 1 `.! inputB $end
$var wire 1 a.! final_not $end

$scope module S_not $end
$var wire 1 \.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 ].! out $end
$var wire 1 \.! in1 $end
$var wire 1 #.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 _.! out $end
$var wire 1 ].! in1 $end
$var wire 1 ].! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 ^.! out $end
$var wire 1 h$ in1 $end
$var wire 1 $.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 `.! out $end
$var wire 1 ^.! in1 $end
$var wire 1 ^.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 a.! out $end
$var wire 1 _.! in1 $end
$var wire 1 `.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 h2 out $end
$var wire 1 a.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_2 $end
$var wire 1 g2 Out $end
$var wire 1 h$ S $end
$var wire 1 %.! InpA $end
$var wire 1 &.! InpB $end
$var wire 1 b.! notS $end
$var wire 1 c.! nand1 $end
$var wire 1 d.! nand2 $end
$var wire 1 e.! inputA $end
$var wire 1 f.! inputB $end
$var wire 1 g.! final_not $end

$scope module S_not $end
$var wire 1 b.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 c.! out $end
$var wire 1 b.! in1 $end
$var wire 1 %.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 e.! out $end
$var wire 1 c.! in1 $end
$var wire 1 c.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 d.! out $end
$var wire 1 h$ in1 $end
$var wire 1 &.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 f.! out $end
$var wire 1 d.! in1 $end
$var wire 1 d.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 g.! out $end
$var wire 1 e.! in1 $end
$var wire 1 f.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 g2 out $end
$var wire 1 g.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_3 $end
$var wire 1 f2 Out $end
$var wire 1 h$ S $end
$var wire 1 '.! InpA $end
$var wire 1 (.! InpB $end
$var wire 1 h.! notS $end
$var wire 1 i.! nand1 $end
$var wire 1 j.! nand2 $end
$var wire 1 k.! inputA $end
$var wire 1 l.! inputB $end
$var wire 1 m.! final_not $end

$scope module S_not $end
$var wire 1 h.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 i.! out $end
$var wire 1 h.! in1 $end
$var wire 1 '.! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 k.! out $end
$var wire 1 i.! in1 $end
$var wire 1 i.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 j.! out $end
$var wire 1 h$ in1 $end
$var wire 1 (.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 l.! out $end
$var wire 1 j.! in1 $end
$var wire 1 j.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 m.! out $end
$var wire 1 k.! in1 $end
$var wire 1 l.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 f2 out $end
$var wire 1 m.! in1 $end
$upscope $end
$upscope $end

$scope module stage2_4 $end
$var wire 1 e2 Out $end
$var wire 1 h$ S $end
$var wire 1 ).! InpA $end
$var wire 1 +.! InpB $end
$var wire 1 n.! notS $end
$var wire 1 o.! nand1 $end
$var wire 1 p.! nand2 $end
$var wire 1 q.! inputA $end
$var wire 1 r.! inputB $end
$var wire 1 s.! final_not $end

$scope module S_not $end
$var wire 1 n.! out $end
$var wire 1 h$ in1 $end
$upscope $end

$scope module inpA_NAND_1 $end
$var wire 1 o.! out $end
$var wire 1 n.! in1 $end
$var wire 1 ).! in2 $end
$upscope $end

$scope module inpA_NAND_2 $end
$var wire 1 q.! out $end
$var wire 1 o.! in1 $end
$var wire 1 o.! in2 $end
$upscope $end

$scope module inpB_NAND_1 $end
$var wire 1 p.! out $end
$var wire 1 h$ in1 $end
$var wire 1 +.! in2 $end
$upscope $end

$scope module inpB_NAND_2 $end
$var wire 1 r.! out $end
$var wire 1 p.! in1 $end
$var wire 1 p.! in2 $end
$upscope $end

$scope module mux_nor $end
$var wire 1 s.! out $end
$var wire 1 q.! in1 $end
$var wire 1 r.! in2 $end
$upscope $end

$scope module output_not $end
$var wire 1 e2 out $end
$var wire 1 s.! in1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module branchCond $end
$var wire 1 O$ brchSig [2] $end
$var wire 1 P$ brchSig [1] $end
$var wire 1 Q$ brchSig [0] $end
$var wire 1 N1 sf $end
$var wire 1 K1 zf $end
$var wire 1 L1 of $end
$var wire 1 M1 cf $end
$var reg 1 t.! jmpSel $end
$upscope $end

$scope module pcImmAdd $end
$var parameter 32 u.! N $end
$var wire 1 p1 sum [15] $end
$var wire 1 q1 sum [14] $end
$var wire 1 r1 sum [13] $end
$var wire 1 s1 sum [12] $end
$var wire 1 t1 sum [11] $end
$var wire 1 u1 sum [10] $end
$var wire 1 v1 sum [9] $end
$var wire 1 w1 sum [8] $end
$var wire 1 x1 sum [7] $end
$var wire 1 y1 sum [6] $end
$var wire 1 z1 sum [5] $end
$var wire 1 {1 sum [4] $end
$var wire 1 |1 sum [3] $end
$var wire 1 }1 sum [2] $end
$var wire 1 ~1 sum [1] $end
$var wire 1 !2 sum [0] $end
$var wire 1 v.! c_out $end
$var wire 1 w.! ofl $end
$var wire 1 P1 a [15] $end
$var wire 1 Q1 a [14] $end
$var wire 1 R1 a [13] $end
$var wire 1 S1 a [12] $end
$var wire 1 T1 a [11] $end
$var wire 1 U1 a [10] $end
$var wire 1 V1 a [9] $end
$var wire 1 W1 a [8] $end
$var wire 1 X1 a [7] $end
$var wire 1 Y1 a [6] $end
$var wire 1 Z1 a [5] $end
$var wire 1 [1 a [4] $end
$var wire 1 \1 a [3] $end
$var wire 1 ]1 a [2] $end
$var wire 1 ^1 a [1] $end
$var wire 1 _1 a [0] $end
$var wire 1 `1 b [15] $end
$var wire 1 a1 b [14] $end
$var wire 1 b1 b [13] $end
$var wire 1 c1 b [12] $end
$var wire 1 d1 b [11] $end
$var wire 1 e1 b [10] $end
$var wire 1 f1 b [9] $end
$var wire 1 g1 b [8] $end
$var wire 1 h1 b [7] $end
$var wire 1 i1 b [6] $end
$var wire 1 j1 b [5] $end
$var wire 1 k1 b [4] $end
$var wire 1 l1 b [3] $end
$var wire 1 m1 b [2] $end
$var wire 1 n1 b [1] $end
$var wire 1 o1 b [0] $end
$var wire 1 x.! c_in $end
$var wire 1 y.! sign $end
$var wire 1 z.! byte0_c $end
$var wire 1 {.! byte1_c $end
$var wire 1 |.! byte2_c $end

$scope module byte0 $end
$var parameter 32 }.! N $end
$var wire 1 |1 sum [3] $end
$var wire 1 }1 sum [2] $end
$var wire 1 ~1 sum [1] $end
$var wire 1 !2 sum [0] $end
$var wire 1 z.! c_out $end
$var wire 1 \1 a [3] $end
$var wire 1 ]1 a [2] $end
$var wire 1 ^1 a [1] $end
$var wire 1 _1 a [0] $end
$var wire 1 l1 b [3] $end
$var wire 1 m1 b [2] $end
$var wire 1 n1 b [1] $end
$var wire 1 o1 b [0] $end
$var wire 1 x.! c_in $end
$var wire 1 ~.! bit0_c $end
$var wire 1 !/! bit1_c $end
$var wire 1 "/! bit2_c $end

$scope module bit0 $end
$var wire 1 !2 s $end
$var wire 1 ~.! c_out $end
$var wire 1 _1 a $end
$var wire 1 o1 b $end
$var wire 1 x.! c_in $end
$var wire 1 #/! sumXOR $end
$var wire 1 $/! AB_nand $end
$var wire 1 %/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 #/! out $end
$var wire 1 _1 in1 $end
$var wire 1 o1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 !2 out $end
$var wire 1 #/! in1 $end
$var wire 1 x.! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 $/! out $end
$var wire 1 _1 in1 $end
$var wire 1 o1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 %/! out $end
$var wire 1 #/! in1 $end
$var wire 1 x.! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 ~.! out $end
$var wire 1 %/! in1 $end
$var wire 1 $/! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 ~1 s $end
$var wire 1 !/! c_out $end
$var wire 1 ^1 a $end
$var wire 1 n1 b $end
$var wire 1 ~.! c_in $end
$var wire 1 &/! sumXOR $end
$var wire 1 '/! AB_nand $end
$var wire 1 (/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 &/! out $end
$var wire 1 ^1 in1 $end
$var wire 1 n1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 ~1 out $end
$var wire 1 &/! in1 $end
$var wire 1 ~.! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 '/! out $end
$var wire 1 ^1 in1 $end
$var wire 1 n1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 (/! out $end
$var wire 1 &/! in1 $end
$var wire 1 ~.! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 !/! out $end
$var wire 1 (/! in1 $end
$var wire 1 '/! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 }1 s $end
$var wire 1 "/! c_out $end
$var wire 1 ]1 a $end
$var wire 1 m1 b $end
$var wire 1 !/! c_in $end
$var wire 1 )/! sumXOR $end
$var wire 1 */! AB_nand $end
$var wire 1 +/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 )/! out $end
$var wire 1 ]1 in1 $end
$var wire 1 m1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 }1 out $end
$var wire 1 )/! in1 $end
$var wire 1 !/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 */! out $end
$var wire 1 ]1 in1 $end
$var wire 1 m1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 +/! out $end
$var wire 1 )/! in1 $end
$var wire 1 !/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 "/! out $end
$var wire 1 +/! in1 $end
$var wire 1 */! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 |1 s $end
$var wire 1 z.! c_out $end
$var wire 1 \1 a $end
$var wire 1 l1 b $end
$var wire 1 "/! c_in $end
$var wire 1 ,/! sumXOR $end
$var wire 1 -/! AB_nand $end
$var wire 1 ./! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 ,/! out $end
$var wire 1 \1 in1 $end
$var wire 1 l1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 |1 out $end
$var wire 1 ,/! in1 $end
$var wire 1 "/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 -/! out $end
$var wire 1 \1 in1 $end
$var wire 1 l1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ./! out $end
$var wire 1 ,/! in1 $end
$var wire 1 "/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 z.! out $end
$var wire 1 ./! in1 $end
$var wire 1 -/! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte1 $end
$var parameter 32 //! N $end
$var wire 1 x1 sum [3] $end
$var wire 1 y1 sum [2] $end
$var wire 1 z1 sum [1] $end
$var wire 1 {1 sum [0] $end
$var wire 1 {.! c_out $end
$var wire 1 X1 a [3] $end
$var wire 1 Y1 a [2] $end
$var wire 1 Z1 a [1] $end
$var wire 1 [1 a [0] $end
$var wire 1 h1 b [3] $end
$var wire 1 i1 b [2] $end
$var wire 1 j1 b [1] $end
$var wire 1 k1 b [0] $end
$var wire 1 z.! c_in $end
$var wire 1 0/! bit0_c $end
$var wire 1 1/! bit1_c $end
$var wire 1 2/! bit2_c $end

$scope module bit0 $end
$var wire 1 {1 s $end
$var wire 1 0/! c_out $end
$var wire 1 [1 a $end
$var wire 1 k1 b $end
$var wire 1 z.! c_in $end
$var wire 1 3/! sumXOR $end
$var wire 1 4/! AB_nand $end
$var wire 1 5/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 3/! out $end
$var wire 1 [1 in1 $end
$var wire 1 k1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 {1 out $end
$var wire 1 3/! in1 $end
$var wire 1 z.! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 4/! out $end
$var wire 1 [1 in1 $end
$var wire 1 k1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 5/! out $end
$var wire 1 3/! in1 $end
$var wire 1 z.! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 0/! out $end
$var wire 1 5/! in1 $end
$var wire 1 4/! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 z1 s $end
$var wire 1 1/! c_out $end
$var wire 1 Z1 a $end
$var wire 1 j1 b $end
$var wire 1 0/! c_in $end
$var wire 1 6/! sumXOR $end
$var wire 1 7/! AB_nand $end
$var wire 1 8/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 6/! out $end
$var wire 1 Z1 in1 $end
$var wire 1 j1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 z1 out $end
$var wire 1 6/! in1 $end
$var wire 1 0/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 7/! out $end
$var wire 1 Z1 in1 $end
$var wire 1 j1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 8/! out $end
$var wire 1 6/! in1 $end
$var wire 1 0/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 1/! out $end
$var wire 1 8/! in1 $end
$var wire 1 7/! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 y1 s $end
$var wire 1 2/! c_out $end
$var wire 1 Y1 a $end
$var wire 1 i1 b $end
$var wire 1 1/! c_in $end
$var wire 1 9/! sumXOR $end
$var wire 1 :/! AB_nand $end
$var wire 1 ;/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 9/! out $end
$var wire 1 Y1 in1 $end
$var wire 1 i1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 y1 out $end
$var wire 1 9/! in1 $end
$var wire 1 1/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 :/! out $end
$var wire 1 Y1 in1 $end
$var wire 1 i1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ;/! out $end
$var wire 1 9/! in1 $end
$var wire 1 1/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 2/! out $end
$var wire 1 ;/! in1 $end
$var wire 1 :/! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 x1 s $end
$var wire 1 {.! c_out $end
$var wire 1 X1 a $end
$var wire 1 h1 b $end
$var wire 1 2/! c_in $end
$var wire 1 </! sumXOR $end
$var wire 1 =/! AB_nand $end
$var wire 1 >/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 </! out $end
$var wire 1 X1 in1 $end
$var wire 1 h1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 x1 out $end
$var wire 1 </! in1 $end
$var wire 1 2/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 =/! out $end
$var wire 1 X1 in1 $end
$var wire 1 h1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 >/! out $end
$var wire 1 </! in1 $end
$var wire 1 2/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 {.! out $end
$var wire 1 >/! in1 $end
$var wire 1 =/! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte2 $end
$var parameter 32 ?/! N $end
$var wire 1 t1 sum [3] $end
$var wire 1 u1 sum [2] $end
$var wire 1 v1 sum [1] $end
$var wire 1 w1 sum [0] $end
$var wire 1 |.! c_out $end
$var wire 1 T1 a [3] $end
$var wire 1 U1 a [2] $end
$var wire 1 V1 a [1] $end
$var wire 1 W1 a [0] $end
$var wire 1 d1 b [3] $end
$var wire 1 e1 b [2] $end
$var wire 1 f1 b [1] $end
$var wire 1 g1 b [0] $end
$var wire 1 {.! c_in $end
$var wire 1 @/! bit0_c $end
$var wire 1 A/! bit1_c $end
$var wire 1 B/! bit2_c $end

$scope module bit0 $end
$var wire 1 w1 s $end
$var wire 1 @/! c_out $end
$var wire 1 W1 a $end
$var wire 1 g1 b $end
$var wire 1 {.! c_in $end
$var wire 1 C/! sumXOR $end
$var wire 1 D/! AB_nand $end
$var wire 1 E/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 C/! out $end
$var wire 1 W1 in1 $end
$var wire 1 g1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 w1 out $end
$var wire 1 C/! in1 $end
$var wire 1 {.! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 D/! out $end
$var wire 1 W1 in1 $end
$var wire 1 g1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 E/! out $end
$var wire 1 C/! in1 $end
$var wire 1 {.! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 @/! out $end
$var wire 1 E/! in1 $end
$var wire 1 D/! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 v1 s $end
$var wire 1 A/! c_out $end
$var wire 1 V1 a $end
$var wire 1 f1 b $end
$var wire 1 @/! c_in $end
$var wire 1 F/! sumXOR $end
$var wire 1 G/! AB_nand $end
$var wire 1 H/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 F/! out $end
$var wire 1 V1 in1 $end
$var wire 1 f1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 v1 out $end
$var wire 1 F/! in1 $end
$var wire 1 @/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 G/! out $end
$var wire 1 V1 in1 $end
$var wire 1 f1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 H/! out $end
$var wire 1 F/! in1 $end
$var wire 1 @/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 A/! out $end
$var wire 1 H/! in1 $end
$var wire 1 G/! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 u1 s $end
$var wire 1 B/! c_out $end
$var wire 1 U1 a $end
$var wire 1 e1 b $end
$var wire 1 A/! c_in $end
$var wire 1 I/! sumXOR $end
$var wire 1 J/! AB_nand $end
$var wire 1 K/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 I/! out $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 u1 out $end
$var wire 1 I/! in1 $end
$var wire 1 A/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 J/! out $end
$var wire 1 U1 in1 $end
$var wire 1 e1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 K/! out $end
$var wire 1 I/! in1 $end
$var wire 1 A/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 B/! out $end
$var wire 1 K/! in1 $end
$var wire 1 J/! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 t1 s $end
$var wire 1 |.! c_out $end
$var wire 1 T1 a $end
$var wire 1 d1 b $end
$var wire 1 B/! c_in $end
$var wire 1 L/! sumXOR $end
$var wire 1 M/! AB_nand $end
$var wire 1 N/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 L/! out $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 t1 out $end
$var wire 1 L/! in1 $end
$var wire 1 B/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 M/! out $end
$var wire 1 T1 in1 $end
$var wire 1 d1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 N/! out $end
$var wire 1 L/! in1 $end
$var wire 1 B/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 |.! out $end
$var wire 1 N/! in1 $end
$var wire 1 M/! in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module byte3 $end
$var parameter 32 O/! N $end
$var wire 1 p1 sum [3] $end
$var wire 1 q1 sum [2] $end
$var wire 1 r1 sum [1] $end
$var wire 1 s1 sum [0] $end
$var wire 1 v.! c_out $end
$var wire 1 P1 a [3] $end
$var wire 1 Q1 a [2] $end
$var wire 1 R1 a [1] $end
$var wire 1 S1 a [0] $end
$var wire 1 `1 b [3] $end
$var wire 1 a1 b [2] $end
$var wire 1 b1 b [1] $end
$var wire 1 c1 b [0] $end
$var wire 1 |.! c_in $end
$var wire 1 P/! bit0_c $end
$var wire 1 Q/! bit1_c $end
$var wire 1 R/! bit2_c $end

$scope module bit0 $end
$var wire 1 s1 s $end
$var wire 1 P/! c_out $end
$var wire 1 S1 a $end
$var wire 1 c1 b $end
$var wire 1 |.! c_in $end
$var wire 1 S/! sumXOR $end
$var wire 1 T/! AB_nand $end
$var wire 1 U/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 S/! out $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 s1 out $end
$var wire 1 S/! in1 $end
$var wire 1 |.! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 T/! out $end
$var wire 1 S1 in1 $end
$var wire 1 c1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 U/! out $end
$var wire 1 S/! in1 $end
$var wire 1 |.! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 P/! out $end
$var wire 1 U/! in1 $end
$var wire 1 T/! in2 $end
$upscope $end
$upscope $end

$scope module bit1 $end
$var wire 1 r1 s $end
$var wire 1 Q/! c_out $end
$var wire 1 R1 a $end
$var wire 1 b1 b $end
$var wire 1 P/! c_in $end
$var wire 1 V/! sumXOR $end
$var wire 1 W/! AB_nand $end
$var wire 1 X/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 V/! out $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 r1 out $end
$var wire 1 V/! in1 $end
$var wire 1 P/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 W/! out $end
$var wire 1 R1 in1 $end
$var wire 1 b1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 X/! out $end
$var wire 1 V/! in1 $end
$var wire 1 P/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 Q/! out $end
$var wire 1 X/! in1 $end
$var wire 1 W/! in2 $end
$upscope $end
$upscope $end

$scope module bit2 $end
$var wire 1 q1 s $end
$var wire 1 R/! c_out $end
$var wire 1 Q1 a $end
$var wire 1 a1 b $end
$var wire 1 Q/! c_in $end
$var wire 1 Y/! sumXOR $end
$var wire 1 Z/! AB_nand $end
$var wire 1 [/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 Y/! out $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 q1 out $end
$var wire 1 Y/! in1 $end
$var wire 1 Q/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 Z/! out $end
$var wire 1 Q1 in1 $end
$var wire 1 a1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 [/! out $end
$var wire 1 Y/! in1 $end
$var wire 1 Q/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 R/! out $end
$var wire 1 [/! in1 $end
$var wire 1 Z/! in2 $end
$upscope $end
$upscope $end

$scope module bit3 $end
$var wire 1 p1 s $end
$var wire 1 v.! c_out $end
$var wire 1 P1 a $end
$var wire 1 `1 b $end
$var wire 1 R/! c_in $end
$var wire 1 \/! sumXOR $end
$var wire 1 ]/! AB_nand $end
$var wire 1 ^/! AB_Cin_nand $end

$scope module sum_xor_1 $end
$var wire 1 \/! out $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$upscope $end

$scope module sum_xor_2 $end
$var wire 1 p1 out $end
$var wire 1 \/! in1 $end
$var wire 1 R/! in2 $end
$upscope $end

$scope module cout_nand_1 $end
$var wire 1 ]/! out $end
$var wire 1 P1 in1 $end
$var wire 1 `1 in2 $end
$upscope $end

$scope module cout_nand_2 $end
$var wire 1 ^/! out $end
$var wire 1 \/! in1 $end
$var wire 1 R/! in2 $end
$upscope $end

$scope module cout_nand_3 $end
$var wire 1 v.! out $end
$var wire 1 ^/! in1 $end
$var wire 1 ]/! in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module exec2mem $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 "& aluFinalX [15] $end
$var wire 1 #& aluFinalX [14] $end
$var wire 1 $& aluFinalX [13] $end
$var wire 1 %& aluFinalX [12] $end
$var wire 1 && aluFinalX [11] $end
$var wire 1 '& aluFinalX [10] $end
$var wire 1 (& aluFinalX [9] $end
$var wire 1 )& aluFinalX [8] $end
$var wire 1 *& aluFinalX [7] $end
$var wire 1 +& aluFinalX [6] $end
$var wire 1 ,& aluFinalX [5] $end
$var wire 1 -& aluFinalX [4] $end
$var wire 1 .& aluFinalX [3] $end
$var wire 1 /& aluFinalX [2] $end
$var wire 1 0& aluFinalX [1] $end
$var wire 1 1& aluFinalX [0] $end
$var wire 1 <! newPCX [15] $end
$var wire 1 =! newPCX [14] $end
$var wire 1 >! newPCX [13] $end
$var wire 1 ?! newPCX [12] $end
$var wire 1 @! newPCX [11] $end
$var wire 1 A! newPCX [10] $end
$var wire 1 B! newPCX [9] $end
$var wire 1 C! newPCX [8] $end
$var wire 1 D! newPCX [7] $end
$var wire 1 E! newPCX [6] $end
$var wire 1 F! newPCX [5] $end
$var wire 1 G! newPCX [4] $end
$var wire 1 H! newPCX [3] $end
$var wire 1 I! newPCX [2] $end
$var wire 1 J! newPCX [1] $end
$var wire 1 K! newPCX [0] $end
$var wire 1 4' addPCX [15] $end
$var wire 1 5' addPCX [14] $end
$var wire 1 6' addPCX [13] $end
$var wire 1 7' addPCX [12] $end
$var wire 1 8' addPCX [11] $end
$var wire 1 9' addPCX [10] $end
$var wire 1 :' addPCX [9] $end
$var wire 1 ;' addPCX [8] $end
$var wire 1 <' addPCX [7] $end
$var wire 1 =' addPCX [6] $end
$var wire 1 >' addPCX [5] $end
$var wire 1 ?' addPCX [4] $end
$var wire 1 @' addPCX [3] $end
$var wire 1 A' addPCX [2] $end
$var wire 1 B' addPCX [1] $end
$var wire 1 C' addPCX [0] $end
$var wire 1 R& aluOutX [15] $end
$var wire 1 S& aluOutX [14] $end
$var wire 1 T& aluOutX [13] $end
$var wire 1 U& aluOutX [12] $end
$var wire 1 V& aluOutX [11] $end
$var wire 1 W& aluOutX [10] $end
$var wire 1 X& aluOutX [9] $end
$var wire 1 Y& aluOutX [8] $end
$var wire 1 Z& aluOutX [7] $end
$var wire 1 [& aluOutX [6] $end
$var wire 1 \& aluOutX [5] $end
$var wire 1 ]& aluOutX [4] $end
$var wire 1 ^& aluOutX [3] $end
$var wire 1 _& aluOutX [2] $end
$var wire 1 `& aluOutX [1] $end
$var wire 1 a& aluOutX [0] $end
$var wire 1 \% wrtDataX [15] $end
$var wire 1 ]% wrtDataX [14] $end
$var wire 1 ^% wrtDataX [13] $end
$var wire 1 _% wrtDataX [12] $end
$var wire 1 `% wrtDataX [11] $end
$var wire 1 a% wrtDataX [10] $end
$var wire 1 b% wrtDataX [9] $end
$var wire 1 c% wrtDataX [8] $end
$var wire 1 d% wrtDataX [7] $end
$var wire 1 e% wrtDataX [6] $end
$var wire 1 f% wrtDataX [5] $end
$var wire 1 g% wrtDataX [4] $end
$var wire 1 h% wrtDataX [3] $end
$var wire 1 i% wrtDataX [2] $end
$var wire 1 j% wrtDataX [1] $end
$var wire 1 k% wrtDataX [0] $end
$var wire 1 J$ memWrtX $end
$var wire 1 g' readEnX $end
$var wire 1 Z$ wbDataSelX [1] $end
$var wire 1 [$ wbDataSelX [0] $end
$var wire 1 S# imm8X [15] $end
$var wire 1 T# imm8X [14] $end
$var wire 1 U# imm8X [13] $end
$var wire 1 V# imm8X [12] $end
$var wire 1 W# imm8X [11] $end
$var wire 1 X# imm8X [10] $end
$var wire 1 Y# imm8X [9] $end
$var wire 1 Z# imm8X [8] $end
$var wire 1 [# imm8X [7] $end
$var wire 1 \# imm8X [6] $end
$var wire 1 ]# imm8X [5] $end
$var wire 1 ^# imm8X [4] $end
$var wire 1 _# imm8X [3] $end
$var wire 1 `# imm8X [2] $end
$var wire 1 a# imm8X [1] $end
$var wire 1 b# imm8X [0] $end
$var wire 1 l' regWrtX $end
$var wire 1 r' wrtRegX [2] $end
$var wire 1 s' wrtRegX [1] $end
$var wire 1 t' wrtRegX [0] $end
$var wire 1 ." instructionX [15] $end
$var wire 1 /" instructionX [14] $end
$var wire 1 0" instructionX [13] $end
$var wire 1 1" instructionX [12] $end
$var wire 1 2" instructionX [11] $end
$var wire 1 3" instructionX [10] $end
$var wire 1 4" instructionX [9] $end
$var wire 1 5" instructionX [8] $end
$var wire 1 6" instructionX [7] $end
$var wire 1 7" instructionX [6] $end
$var wire 1 8" instructionX [5] $end
$var wire 1 9" instructionX [4] $end
$var wire 1 :" instructionX [3] $end
$var wire 1 ;" instructionX [2] $end
$var wire 1 <" instructionX [1] $end
$var wire 1 =" instructionX [0] $end
$var wire 1 o" createDumpX $end
$var wire 1 }' branchInstX $end
$var wire 1 l% wrtDataM [15] $end
$var wire 1 m% wrtDataM [14] $end
$var wire 1 n% wrtDataM [13] $end
$var wire 1 o% wrtDataM [12] $end
$var wire 1 p% wrtDataM [11] $end
$var wire 1 q% wrtDataM [10] $end
$var wire 1 r% wrtDataM [9] $end
$var wire 1 s% wrtDataM [8] $end
$var wire 1 t% wrtDataM [7] $end
$var wire 1 u% wrtDataM [6] $end
$var wire 1 v% wrtDataM [5] $end
$var wire 1 w% wrtDataM [4] $end
$var wire 1 x% wrtDataM [3] $end
$var wire 1 y% wrtDataM [2] $end
$var wire 1 z% wrtDataM [1] $end
$var wire 1 {% wrtDataM [0] $end
$var wire 1 K$ memWrtM $end
$var wire 1 h' readEnM $end
$var wire 1 2& aluFinalM [15] $end
$var wire 1 3& aluFinalM [14] $end
$var wire 1 4& aluFinalM [13] $end
$var wire 1 5& aluFinalM [12] $end
$var wire 1 6& aluFinalM [11] $end
$var wire 1 7& aluFinalM [10] $end
$var wire 1 8& aluFinalM [9] $end
$var wire 1 9& aluFinalM [8] $end
$var wire 1 :& aluFinalM [7] $end
$var wire 1 ;& aluFinalM [6] $end
$var wire 1 <& aluFinalM [5] $end
$var wire 1 =& aluFinalM [4] $end
$var wire 1 >& aluFinalM [3] $end
$var wire 1 ?& aluFinalM [2] $end
$var wire 1 @& aluFinalM [1] $end
$var wire 1 A& aluFinalM [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 D' addPCM [15] $end
$var wire 1 E' addPCM [14] $end
$var wire 1 F' addPCM [13] $end
$var wire 1 G' addPCM [12] $end
$var wire 1 H' addPCM [11] $end
$var wire 1 I' addPCM [10] $end
$var wire 1 J' addPCM [9] $end
$var wire 1 K' addPCM [8] $end
$var wire 1 L' addPCM [7] $end
$var wire 1 M' addPCM [6] $end
$var wire 1 N' addPCM [5] $end
$var wire 1 O' addPCM [4] $end
$var wire 1 P' addPCM [3] $end
$var wire 1 Q' addPCM [2] $end
$var wire 1 R' addPCM [1] $end
$var wire 1 S' addPCM [0] $end
$var wire 1 b& aluOutM [15] $end
$var wire 1 c& aluOutM [14] $end
$var wire 1 d& aluOutM [13] $end
$var wire 1 e& aluOutM [12] $end
$var wire 1 f& aluOutM [11] $end
$var wire 1 g& aluOutM [10] $end
$var wire 1 h& aluOutM [9] $end
$var wire 1 i& aluOutM [8] $end
$var wire 1 j& aluOutM [7] $end
$var wire 1 k& aluOutM [6] $end
$var wire 1 l& aluOutM [5] $end
$var wire 1 m& aluOutM [4] $end
$var wire 1 n& aluOutM [3] $end
$var wire 1 o& aluOutM [2] $end
$var wire 1 p& aluOutM [1] $end
$var wire 1 q& aluOutM [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 m' regWrtM $end
$var wire 1 u' wrtRegM [2] $end
$var wire 1 v' wrtRegM [1] $end
$var wire 1 w' wrtRegM [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 p" createDumpM $end
$var wire 1 ~' branchInstM $end

$scope module memWrtLatch $end
$var wire 1 K$ q $end
$var wire 1 J$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _/! state $end
$upscope $end

$scope module readEnLatch $end
$var wire 1 h' q $end
$var wire 1 g' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `/! state $end
$upscope $end

$scope module regWrtLatch $end
$var wire 1 m' q $end
$var wire 1 l' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a/! state $end
$upscope $end

$scope module createDumpLatch $end
$var wire 1 p" q $end
$var wire 1 o" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b/! state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 ~' q $end
$var wire 1 }' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c/! state $end
$upscope $end

$scope module aluFinalLatch[15] $end
$var wire 1 2& q $end
$var wire 1 "& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d/! state $end
$upscope $end

$scope module aluFinalLatch[14] $end
$var wire 1 3& q $end
$var wire 1 #& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e/! state $end
$upscope $end

$scope module aluFinalLatch[13] $end
$var wire 1 4& q $end
$var wire 1 $& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f/! state $end
$upscope $end

$scope module aluFinalLatch[12] $end
$var wire 1 5& q $end
$var wire 1 %& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g/! state $end
$upscope $end

$scope module aluFinalLatch[11] $end
$var wire 1 6& q $end
$var wire 1 && d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h/! state $end
$upscope $end

$scope module aluFinalLatch[10] $end
$var wire 1 7& q $end
$var wire 1 '& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i/! state $end
$upscope $end

$scope module aluFinalLatch[9] $end
$var wire 1 8& q $end
$var wire 1 (& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j/! state $end
$upscope $end

$scope module aluFinalLatch[8] $end
$var wire 1 9& q $end
$var wire 1 )& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k/! state $end
$upscope $end

$scope module aluFinalLatch[7] $end
$var wire 1 :& q $end
$var wire 1 *& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l/! state $end
$upscope $end

$scope module aluFinalLatch[6] $end
$var wire 1 ;& q $end
$var wire 1 +& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m/! state $end
$upscope $end

$scope module aluFinalLatch[5] $end
$var wire 1 <& q $end
$var wire 1 ,& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n/! state $end
$upscope $end

$scope module aluFinalLatch[4] $end
$var wire 1 =& q $end
$var wire 1 -& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o/! state $end
$upscope $end

$scope module aluFinalLatch[3] $end
$var wire 1 >& q $end
$var wire 1 .& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p/! state $end
$upscope $end

$scope module aluFinalLatch[2] $end
$var wire 1 ?& q $end
$var wire 1 /& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q/! state $end
$upscope $end

$scope module aluFinalLatch[1] $end
$var wire 1 @& q $end
$var wire 1 0& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r/! state $end
$upscope $end

$scope module aluFinalLatch[0] $end
$var wire 1 A& q $end
$var wire 1 1& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s/! state $end
$upscope $end

$scope module newPCLatch[15] $end
$var wire 1 L! q $end
$var wire 1 <! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t/! state $end
$upscope $end

$scope module newPCLatch[14] $end
$var wire 1 M! q $end
$var wire 1 =! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u/! state $end
$upscope $end

$scope module newPCLatch[13] $end
$var wire 1 N! q $end
$var wire 1 >! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v/! state $end
$upscope $end

$scope module newPCLatch[12] $end
$var wire 1 O! q $end
$var wire 1 ?! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w/! state $end
$upscope $end

$scope module newPCLatch[11] $end
$var wire 1 P! q $end
$var wire 1 @! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x/! state $end
$upscope $end

$scope module newPCLatch[10] $end
$var wire 1 Q! q $end
$var wire 1 A! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y/! state $end
$upscope $end

$scope module newPCLatch[9] $end
$var wire 1 R! q $end
$var wire 1 B! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z/! state $end
$upscope $end

$scope module newPCLatch[8] $end
$var wire 1 S! q $end
$var wire 1 C! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {/! state $end
$upscope $end

$scope module newPCLatch[7] $end
$var wire 1 T! q $end
$var wire 1 D! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |/! state $end
$upscope $end

$scope module newPCLatch[6] $end
$var wire 1 U! q $end
$var wire 1 E! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }/! state $end
$upscope $end

$scope module newPCLatch[5] $end
$var wire 1 V! q $end
$var wire 1 F! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~/! state $end
$upscope $end

$scope module newPCLatch[4] $end
$var wire 1 W! q $end
$var wire 1 G! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !0! state $end
$upscope $end

$scope module newPCLatch[3] $end
$var wire 1 X! q $end
$var wire 1 H! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "0! state $end
$upscope $end

$scope module newPCLatch[2] $end
$var wire 1 Y! q $end
$var wire 1 I! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #0! state $end
$upscope $end

$scope module newPCLatch[1] $end
$var wire 1 Z! q $end
$var wire 1 J! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $0! state $end
$upscope $end

$scope module newPCLatch[0] $end
$var wire 1 [! q $end
$var wire 1 K! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %0! state $end
$upscope $end

$scope module addPCLatch[15] $end
$var wire 1 D' q $end
$var wire 1 4' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &0! state $end
$upscope $end

$scope module addPCLatch[14] $end
$var wire 1 E' q $end
$var wire 1 5' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '0! state $end
$upscope $end

$scope module addPCLatch[13] $end
$var wire 1 F' q $end
$var wire 1 6' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (0! state $end
$upscope $end

$scope module addPCLatch[12] $end
$var wire 1 G' q $end
$var wire 1 7' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )0! state $end
$upscope $end

$scope module addPCLatch[11] $end
$var wire 1 H' q $end
$var wire 1 8' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *0! state $end
$upscope $end

$scope module addPCLatch[10] $end
$var wire 1 I' q $end
$var wire 1 9' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +0! state $end
$upscope $end

$scope module addPCLatch[9] $end
$var wire 1 J' q $end
$var wire 1 :' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,0! state $end
$upscope $end

$scope module addPCLatch[8] $end
$var wire 1 K' q $end
$var wire 1 ;' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -0! state $end
$upscope $end

$scope module addPCLatch[7] $end
$var wire 1 L' q $end
$var wire 1 <' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .0! state $end
$upscope $end

$scope module addPCLatch[6] $end
$var wire 1 M' q $end
$var wire 1 =' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /0! state $end
$upscope $end

$scope module addPCLatch[5] $end
$var wire 1 N' q $end
$var wire 1 >' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 00! state $end
$upscope $end

$scope module addPCLatch[4] $end
$var wire 1 O' q $end
$var wire 1 ?' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 10! state $end
$upscope $end

$scope module addPCLatch[3] $end
$var wire 1 P' q $end
$var wire 1 @' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 20! state $end
$upscope $end

$scope module addPCLatch[2] $end
$var wire 1 Q' q $end
$var wire 1 A' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 30! state $end
$upscope $end

$scope module addPCLatch[1] $end
$var wire 1 R' q $end
$var wire 1 B' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 40! state $end
$upscope $end

$scope module addPCLatch[0] $end
$var wire 1 S' q $end
$var wire 1 C' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 50! state $end
$upscope $end

$scope module aluOutLatch[15] $end
$var wire 1 b& q $end
$var wire 1 R& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 60! state $end
$upscope $end

$scope module aluOutLatch[14] $end
$var wire 1 c& q $end
$var wire 1 S& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 70! state $end
$upscope $end

$scope module aluOutLatch[13] $end
$var wire 1 d& q $end
$var wire 1 T& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 80! state $end
$upscope $end

$scope module aluOutLatch[12] $end
$var wire 1 e& q $end
$var wire 1 U& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 90! state $end
$upscope $end

$scope module aluOutLatch[11] $end
$var wire 1 f& q $end
$var wire 1 V& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :0! state $end
$upscope $end

$scope module aluOutLatch[10] $end
$var wire 1 g& q $end
$var wire 1 W& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;0! state $end
$upscope $end

$scope module aluOutLatch[9] $end
$var wire 1 h& q $end
$var wire 1 X& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <0! state $end
$upscope $end

$scope module aluOutLatch[8] $end
$var wire 1 i& q $end
$var wire 1 Y& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =0! state $end
$upscope $end

$scope module aluOutLatch[7] $end
$var wire 1 j& q $end
$var wire 1 Z& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >0! state $end
$upscope $end

$scope module aluOutLatch[6] $end
$var wire 1 k& q $end
$var wire 1 [& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?0! state $end
$upscope $end

$scope module aluOutLatch[5] $end
$var wire 1 l& q $end
$var wire 1 \& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @0! state $end
$upscope $end

$scope module aluOutLatch[4] $end
$var wire 1 m& q $end
$var wire 1 ]& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A0! state $end
$upscope $end

$scope module aluOutLatch[3] $end
$var wire 1 n& q $end
$var wire 1 ^& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B0! state $end
$upscope $end

$scope module aluOutLatch[2] $end
$var wire 1 o& q $end
$var wire 1 _& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C0! state $end
$upscope $end

$scope module aluOutLatch[1] $end
$var wire 1 p& q $end
$var wire 1 `& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D0! state $end
$upscope $end

$scope module aluOutLatch[0] $end
$var wire 1 q& q $end
$var wire 1 a& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E0! state $end
$upscope $end

$scope module wrtDataLatch[15] $end
$var wire 1 l% q $end
$var wire 1 \% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F0! state $end
$upscope $end

$scope module wrtDataLatch[14] $end
$var wire 1 m% q $end
$var wire 1 ]% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G0! state $end
$upscope $end

$scope module wrtDataLatch[13] $end
$var wire 1 n% q $end
$var wire 1 ^% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H0! state $end
$upscope $end

$scope module wrtDataLatch[12] $end
$var wire 1 o% q $end
$var wire 1 _% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I0! state $end
$upscope $end

$scope module wrtDataLatch[11] $end
$var wire 1 p% q $end
$var wire 1 `% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J0! state $end
$upscope $end

$scope module wrtDataLatch[10] $end
$var wire 1 q% q $end
$var wire 1 a% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K0! state $end
$upscope $end

$scope module wrtDataLatch[9] $end
$var wire 1 r% q $end
$var wire 1 b% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L0! state $end
$upscope $end

$scope module wrtDataLatch[8] $end
$var wire 1 s% q $end
$var wire 1 c% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M0! state $end
$upscope $end

$scope module wrtDataLatch[7] $end
$var wire 1 t% q $end
$var wire 1 d% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N0! state $end
$upscope $end

$scope module wrtDataLatch[6] $end
$var wire 1 u% q $end
$var wire 1 e% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O0! state $end
$upscope $end

$scope module wrtDataLatch[5] $end
$var wire 1 v% q $end
$var wire 1 f% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P0! state $end
$upscope $end

$scope module wrtDataLatch[4] $end
$var wire 1 w% q $end
$var wire 1 g% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q0! state $end
$upscope $end

$scope module wrtDataLatch[3] $end
$var wire 1 x% q $end
$var wire 1 h% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R0! state $end
$upscope $end

$scope module wrtDataLatch[2] $end
$var wire 1 y% q $end
$var wire 1 i% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S0! state $end
$upscope $end

$scope module wrtDataLatch[1] $end
$var wire 1 z% q $end
$var wire 1 j% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T0! state $end
$upscope $end

$scope module wrtDataLatch[0] $end
$var wire 1 {% q $end
$var wire 1 k% d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U0! state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 \$ q $end
$var wire 1 Z$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V0! state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 ]$ q $end
$var wire 1 [$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W0! state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 c# q $end
$var wire 1 S# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X0! state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 d# q $end
$var wire 1 T# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y0! state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 e# q $end
$var wire 1 U# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z0! state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 f# q $end
$var wire 1 V# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [0! state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 g# q $end
$var wire 1 W# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \0! state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 h# q $end
$var wire 1 X# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]0! state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 i# q $end
$var wire 1 Y# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^0! state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 j# q $end
$var wire 1 Z# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _0! state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 k# q $end
$var wire 1 [# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `0! state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 l# q $end
$var wire 1 \# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a0! state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 m# q $end
$var wire 1 ]# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b0! state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 n# q $end
$var wire 1 ^# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c0! state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 o# q $end
$var wire 1 _# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d0! state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 p# q $end
$var wire 1 `# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e0! state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 q# q $end
$var wire 1 a# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f0! state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 r# q $end
$var wire 1 b# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g0! state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 u' q $end
$var wire 1 r' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h0! state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 v' q $end
$var wire 1 s' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i0! state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 w' q $end
$var wire 1 t' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j0! state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 >" q $end
$var wire 1 ." d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k0! state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 ?" q $end
$var wire 1 /" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l0! state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 @" q $end
$var wire 1 0" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m0! state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 A" q $end
$var wire 1 1" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n0! state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 B" q $end
$var wire 1 2" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o0! state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 C" q $end
$var wire 1 3" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p0! state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 D" q $end
$var wire 1 4" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q0! state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 E" q $end
$var wire 1 5" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r0! state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 F" q $end
$var wire 1 6" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s0! state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 G" q $end
$var wire 1 7" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t0! state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 H" q $end
$var wire 1 8" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u0! state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 I" q $end
$var wire 1 9" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v0! state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 J" q $end
$var wire 1 :" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w0! state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 K" q $end
$var wire 1 ;" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x0! state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 L" q $end
$var wire 1 <" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y0! state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 M" q $end
$var wire 1 =" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z0! state $end
$upscope $end
$upscope $end

$scope module memorySection $end
$var wire 1 b& dataAddr [15] $end
$var wire 1 c& dataAddr [14] $end
$var wire 1 d& dataAddr [13] $end
$var wire 1 e& dataAddr [12] $end
$var wire 1 f& dataAddr [11] $end
$var wire 1 g& dataAddr [10] $end
$var wire 1 h& dataAddr [9] $end
$var wire 1 i& dataAddr [8] $end
$var wire 1 j& dataAddr [7] $end
$var wire 1 k& dataAddr [6] $end
$var wire 1 l& dataAddr [5] $end
$var wire 1 m& dataAddr [4] $end
$var wire 1 n& dataAddr [3] $end
$var wire 1 o& dataAddr [2] $end
$var wire 1 p& dataAddr [1] $end
$var wire 1 q& dataAddr [0] $end
$var wire 1 l% wrtData [15] $end
$var wire 1 m% wrtData [14] $end
$var wire 1 n% wrtData [13] $end
$var wire 1 o% wrtData [12] $end
$var wire 1 p% wrtData [11] $end
$var wire 1 q% wrtData [10] $end
$var wire 1 r% wrtData [9] $end
$var wire 1 s% wrtData [8] $end
$var wire 1 t% wrtData [7] $end
$var wire 1 u% wrtData [6] $end
$var wire 1 v% wrtData [5] $end
$var wire 1 w% wrtData [4] $end
$var wire 1 x% wrtData [3] $end
$var wire 1 y% wrtData [2] $end
$var wire 1 z% wrtData [1] $end
$var wire 1 {% wrtData [0] $end
$var wire 1 K$ memWrt $end
$var wire 1 p" createDump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 h' readEn $end
$var wire 1 r& memOut [15] $end
$var wire 1 s& memOut [14] $end
$var wire 1 t& memOut [13] $end
$var wire 1 u& memOut [12] $end
$var wire 1 v& memOut [11] $end
$var wire 1 w& memOut [10] $end
$var wire 1 x& memOut [9] $end
$var wire 1 y& memOut [8] $end
$var wire 1 z& memOut [7] $end
$var wire 1 {& memOut [6] $end
$var wire 1 |& memOut [5] $end
$var wire 1 }& memOut [4] $end
$var wire 1 ~& memOut [3] $end
$var wire 1 !' memOut [2] $end
$var wire 1 "' memOut [1] $end
$var wire 1 #' memOut [0] $end

$scope module data_mem $end
$var wire 1 r& data_out [15] $end
$var wire 1 s& data_out [14] $end
$var wire 1 t& data_out [13] $end
$var wire 1 u& data_out [12] $end
$var wire 1 v& data_out [11] $end
$var wire 1 w& data_out [10] $end
$var wire 1 x& data_out [9] $end
$var wire 1 y& data_out [8] $end
$var wire 1 z& data_out [7] $end
$var wire 1 {& data_out [6] $end
$var wire 1 |& data_out [5] $end
$var wire 1 }& data_out [4] $end
$var wire 1 ~& data_out [3] $end
$var wire 1 !' data_out [2] $end
$var wire 1 "' data_out [1] $end
$var wire 1 #' data_out [0] $end
$var wire 1 l% data_in [15] $end
$var wire 1 m% data_in [14] $end
$var wire 1 n% data_in [13] $end
$var wire 1 o% data_in [12] $end
$var wire 1 p% data_in [11] $end
$var wire 1 q% data_in [10] $end
$var wire 1 r% data_in [9] $end
$var wire 1 s% data_in [8] $end
$var wire 1 t% data_in [7] $end
$var wire 1 u% data_in [6] $end
$var wire 1 v% data_in [5] $end
$var wire 1 w% data_in [4] $end
$var wire 1 x% data_in [3] $end
$var wire 1 y% data_in [2] $end
$var wire 1 z% data_in [1] $end
$var wire 1 {% data_in [0] $end
$var wire 1 b& addr [15] $end
$var wire 1 c& addr [14] $end
$var wire 1 d& addr [13] $end
$var wire 1 e& addr [12] $end
$var wire 1 f& addr [11] $end
$var wire 1 g& addr [10] $end
$var wire 1 h& addr [9] $end
$var wire 1 i& addr [8] $end
$var wire 1 j& addr [7] $end
$var wire 1 k& addr [6] $end
$var wire 1 l& addr [5] $end
$var wire 1 m& addr [4] $end
$var wire 1 n& addr [3] $end
$var wire 1 o& addr [2] $end
$var wire 1 p& addr [1] $end
$var wire 1 q& addr [0] $end
$var wire 1 {0! enable $end
$var wire 1 K$ wr $end
$var wire 1 p" createdump $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |0! loaded $end
$var reg 17 }0! largest [16:0] $end
$var integer 32 ~0! mcd $end
$var integer 32 !1! i $end
$upscope $end
$upscope $end

$scope module mem2wb $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var wire 1 r& memOutM [15] $end
$var wire 1 s& memOutM [14] $end
$var wire 1 t& memOutM [13] $end
$var wire 1 u& memOutM [12] $end
$var wire 1 v& memOutM [11] $end
$var wire 1 w& memOutM [10] $end
$var wire 1 x& memOutM [9] $end
$var wire 1 y& memOutM [8] $end
$var wire 1 z& memOutM [7] $end
$var wire 1 {& memOutM [6] $end
$var wire 1 |& memOutM [5] $end
$var wire 1 }& memOutM [4] $end
$var wire 1 ~& memOutM [3] $end
$var wire 1 !' memOutM [2] $end
$var wire 1 "' memOutM [1] $end
$var wire 1 #' memOutM [0] $end
$var wire 1 \$ wbDataSelM [1] $end
$var wire 1 ]$ wbDataSelM [0] $end
$var wire 1 D' addPCM [15] $end
$var wire 1 E' addPCM [14] $end
$var wire 1 F' addPCM [13] $end
$var wire 1 G' addPCM [12] $end
$var wire 1 H' addPCM [11] $end
$var wire 1 I' addPCM [10] $end
$var wire 1 J' addPCM [9] $end
$var wire 1 K' addPCM [8] $end
$var wire 1 L' addPCM [7] $end
$var wire 1 M' addPCM [6] $end
$var wire 1 N' addPCM [5] $end
$var wire 1 O' addPCM [4] $end
$var wire 1 P' addPCM [3] $end
$var wire 1 Q' addPCM [2] $end
$var wire 1 R' addPCM [1] $end
$var wire 1 S' addPCM [0] $end
$var wire 1 2& aluFinalM [15] $end
$var wire 1 3& aluFinalM [14] $end
$var wire 1 4& aluFinalM [13] $end
$var wire 1 5& aluFinalM [12] $end
$var wire 1 6& aluFinalM [11] $end
$var wire 1 7& aluFinalM [10] $end
$var wire 1 8& aluFinalM [9] $end
$var wire 1 9& aluFinalM [8] $end
$var wire 1 :& aluFinalM [7] $end
$var wire 1 ;& aluFinalM [6] $end
$var wire 1 <& aluFinalM [5] $end
$var wire 1 =& aluFinalM [4] $end
$var wire 1 >& aluFinalM [3] $end
$var wire 1 ?& aluFinalM [2] $end
$var wire 1 @& aluFinalM [1] $end
$var wire 1 A& aluFinalM [0] $end
$var wire 1 c# imm8M [15] $end
$var wire 1 d# imm8M [14] $end
$var wire 1 e# imm8M [13] $end
$var wire 1 f# imm8M [12] $end
$var wire 1 g# imm8M [11] $end
$var wire 1 h# imm8M [10] $end
$var wire 1 i# imm8M [9] $end
$var wire 1 j# imm8M [8] $end
$var wire 1 k# imm8M [7] $end
$var wire 1 l# imm8M [6] $end
$var wire 1 m# imm8M [5] $end
$var wire 1 n# imm8M [4] $end
$var wire 1 o# imm8M [3] $end
$var wire 1 p# imm8M [2] $end
$var wire 1 q# imm8M [1] $end
$var wire 1 r# imm8M [0] $end
$var wire 1 m' regWrtM $end
$var wire 1 u' wrtRegM [2] $end
$var wire 1 v' wrtRegM [1] $end
$var wire 1 w' wrtRegM [0] $end
$var wire 1 >" instructionM [15] $end
$var wire 1 ?" instructionM [14] $end
$var wire 1 @" instructionM [13] $end
$var wire 1 A" instructionM [12] $end
$var wire 1 B" instructionM [11] $end
$var wire 1 C" instructionM [10] $end
$var wire 1 D" instructionM [9] $end
$var wire 1 E" instructionM [8] $end
$var wire 1 F" instructionM [7] $end
$var wire 1 G" instructionM [6] $end
$var wire 1 H" instructionM [5] $end
$var wire 1 I" instructionM [4] $end
$var wire 1 J" instructionM [3] $end
$var wire 1 K" instructionM [2] $end
$var wire 1 L" instructionM [1] $end
$var wire 1 M" instructionM [0] $end
$var wire 1 L! newPCM [15] $end
$var wire 1 M! newPCM [14] $end
$var wire 1 N! newPCM [13] $end
$var wire 1 O! newPCM [12] $end
$var wire 1 P! newPCM [11] $end
$var wire 1 Q! newPCM [10] $end
$var wire 1 R! newPCM [9] $end
$var wire 1 S! newPCM [8] $end
$var wire 1 T! newPCM [7] $end
$var wire 1 U! newPCM [6] $end
$var wire 1 V! newPCM [5] $end
$var wire 1 W! newPCM [4] $end
$var wire 1 X! newPCM [3] $end
$var wire 1 Y! newPCM [2] $end
$var wire 1 Z! newPCM [1] $end
$var wire 1 [! newPCM [0] $end
$var wire 1 ~' branchInstM $end
$var wire 1 ^$ wbDataSelW [1] $end
$var wire 1 _$ wbDataSelW [0] $end
$var wire 1 T' addPCW [15] $end
$var wire 1 U' addPCW [14] $end
$var wire 1 V' addPCW [13] $end
$var wire 1 W' addPCW [12] $end
$var wire 1 X' addPCW [11] $end
$var wire 1 Y' addPCW [10] $end
$var wire 1 Z' addPCW [9] $end
$var wire 1 [' addPCW [8] $end
$var wire 1 \' addPCW [7] $end
$var wire 1 ]' addPCW [6] $end
$var wire 1 ^' addPCW [5] $end
$var wire 1 _' addPCW [4] $end
$var wire 1 `' addPCW [3] $end
$var wire 1 a' addPCW [2] $end
$var wire 1 b' addPCW [1] $end
$var wire 1 c' addPCW [0] $end
$var wire 1 $' memOutW [15] $end
$var wire 1 %' memOutW [14] $end
$var wire 1 &' memOutW [13] $end
$var wire 1 '' memOutW [12] $end
$var wire 1 (' memOutW [11] $end
$var wire 1 )' memOutW [10] $end
$var wire 1 *' memOutW [9] $end
$var wire 1 +' memOutW [8] $end
$var wire 1 ,' memOutW [7] $end
$var wire 1 -' memOutW [6] $end
$var wire 1 .' memOutW [5] $end
$var wire 1 /' memOutW [4] $end
$var wire 1 0' memOutW [3] $end
$var wire 1 1' memOutW [2] $end
$var wire 1 2' memOutW [1] $end
$var wire 1 3' memOutW [0] $end
$var wire 1 B& aluFinalW [15] $end
$var wire 1 C& aluFinalW [14] $end
$var wire 1 D& aluFinalW [13] $end
$var wire 1 E& aluFinalW [12] $end
$var wire 1 F& aluFinalW [11] $end
$var wire 1 G& aluFinalW [10] $end
$var wire 1 H& aluFinalW [9] $end
$var wire 1 I& aluFinalW [8] $end
$var wire 1 J& aluFinalW [7] $end
$var wire 1 K& aluFinalW [6] $end
$var wire 1 L& aluFinalW [5] $end
$var wire 1 M& aluFinalW [4] $end
$var wire 1 N& aluFinalW [3] $end
$var wire 1 O& aluFinalW [2] $end
$var wire 1 P& aluFinalW [1] $end
$var wire 1 Q& aluFinalW [0] $end
$var wire 1 s# imm8W [15] $end
$var wire 1 t# imm8W [14] $end
$var wire 1 u# imm8W [13] $end
$var wire 1 v# imm8W [12] $end
$var wire 1 w# imm8W [11] $end
$var wire 1 x# imm8W [10] $end
$var wire 1 y# imm8W [9] $end
$var wire 1 z# imm8W [8] $end
$var wire 1 {# imm8W [7] $end
$var wire 1 |# imm8W [6] $end
$var wire 1 }# imm8W [5] $end
$var wire 1 ~# imm8W [4] $end
$var wire 1 !$ imm8W [3] $end
$var wire 1 "$ imm8W [2] $end
$var wire 1 #$ imm8W [1] $end
$var wire 1 $$ imm8W [0] $end
$var wire 1 n' regWrtW $end
$var wire 1 x' wrtRegW [2] $end
$var wire 1 y' wrtRegW [1] $end
$var wire 1 z' wrtRegW [0] $end
$var wire 1 N" instructionW [15] $end
$var wire 1 O" instructionW [14] $end
$var wire 1 P" instructionW [13] $end
$var wire 1 Q" instructionW [12] $end
$var wire 1 R" instructionW [11] $end
$var wire 1 S" instructionW [10] $end
$var wire 1 T" instructionW [9] $end
$var wire 1 U" instructionW [8] $end
$var wire 1 V" instructionW [7] $end
$var wire 1 W" instructionW [6] $end
$var wire 1 X" instructionW [5] $end
$var wire 1 Y" instructionW [4] $end
$var wire 1 Z" instructionW [3] $end
$var wire 1 [" instructionW [2] $end
$var wire 1 \" instructionW [1] $end
$var wire 1 ]" instructionW [0] $end
$var wire 1 \! newPCW [15] $end
$var wire 1 ]! newPCW [14] $end
$var wire 1 ^! newPCW [13] $end
$var wire 1 _! newPCW [12] $end
$var wire 1 `! newPCW [11] $end
$var wire 1 a! newPCW [10] $end
$var wire 1 b! newPCW [9] $end
$var wire 1 c! newPCW [8] $end
$var wire 1 d! newPCW [7] $end
$var wire 1 e! newPCW [6] $end
$var wire 1 f! newPCW [5] $end
$var wire 1 g! newPCW [4] $end
$var wire 1 h! newPCW [3] $end
$var wire 1 i! newPCW [2] $end
$var wire 1 j! newPCW [1] $end
$var wire 1 k! newPCW [0] $end
$var wire 1 !( branchInstW $end

$scope module regWrtLatch $end
$var wire 1 n' q $end
$var wire 1 m' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "1! state $end
$upscope $end

$scope module branchInstLatch $end
$var wire 1 !( q $end
$var wire 1 ~' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #1! state $end
$upscope $end

$scope module wbDataSelLatch[1] $end
$var wire 1 ^$ q $end
$var wire 1 \$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $1! state $end
$upscope $end

$scope module wbDataSelLatch[0] $end
$var wire 1 _$ q $end
$var wire 1 ]$ d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %1! state $end
$upscope $end

$scope module addPCLatch[15] $end
$var wire 1 T' q $end
$var wire 1 D' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &1! state $end
$upscope $end

$scope module addPCLatch[14] $end
$var wire 1 U' q $end
$var wire 1 E' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '1! state $end
$upscope $end

$scope module addPCLatch[13] $end
$var wire 1 V' q $end
$var wire 1 F' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (1! state $end
$upscope $end

$scope module addPCLatch[12] $end
$var wire 1 W' q $end
$var wire 1 G' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )1! state $end
$upscope $end

$scope module addPCLatch[11] $end
$var wire 1 X' q $end
$var wire 1 H' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *1! state $end
$upscope $end

$scope module addPCLatch[10] $end
$var wire 1 Y' q $end
$var wire 1 I' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 +1! state $end
$upscope $end

$scope module addPCLatch[9] $end
$var wire 1 Z' q $end
$var wire 1 J' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ,1! state $end
$upscope $end

$scope module addPCLatch[8] $end
$var wire 1 [' q $end
$var wire 1 K' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 -1! state $end
$upscope $end

$scope module addPCLatch[7] $end
$var wire 1 \' q $end
$var wire 1 L' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 .1! state $end
$upscope $end

$scope module addPCLatch[6] $end
$var wire 1 ]' q $end
$var wire 1 M' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 /1! state $end
$upscope $end

$scope module addPCLatch[5] $end
$var wire 1 ^' q $end
$var wire 1 N' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 01! state $end
$upscope $end

$scope module addPCLatch[4] $end
$var wire 1 _' q $end
$var wire 1 O' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 11! state $end
$upscope $end

$scope module addPCLatch[3] $end
$var wire 1 `' q $end
$var wire 1 P' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 21! state $end
$upscope $end

$scope module addPCLatch[2] $end
$var wire 1 a' q $end
$var wire 1 Q' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 31! state $end
$upscope $end

$scope module addPCLatch[1] $end
$var wire 1 b' q $end
$var wire 1 R' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 41! state $end
$upscope $end

$scope module addPCLatch[0] $end
$var wire 1 c' q $end
$var wire 1 S' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 51! state $end
$upscope $end

$scope module memOutLatch[15] $end
$var wire 1 $' q $end
$var wire 1 r& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 61! state $end
$upscope $end

$scope module memOutLatch[14] $end
$var wire 1 %' q $end
$var wire 1 s& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 71! state $end
$upscope $end

$scope module memOutLatch[13] $end
$var wire 1 &' q $end
$var wire 1 t& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 81! state $end
$upscope $end

$scope module memOutLatch[12] $end
$var wire 1 '' q $end
$var wire 1 u& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 91! state $end
$upscope $end

$scope module memOutLatch[11] $end
$var wire 1 (' q $end
$var wire 1 v& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 :1! state $end
$upscope $end

$scope module memOutLatch[10] $end
$var wire 1 )' q $end
$var wire 1 w& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ;1! state $end
$upscope $end

$scope module memOutLatch[9] $end
$var wire 1 *' q $end
$var wire 1 x& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 <1! state $end
$upscope $end

$scope module memOutLatch[8] $end
$var wire 1 +' q $end
$var wire 1 y& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 =1! state $end
$upscope $end

$scope module memOutLatch[7] $end
$var wire 1 ,' q $end
$var wire 1 z& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 >1! state $end
$upscope $end

$scope module memOutLatch[6] $end
$var wire 1 -' q $end
$var wire 1 {& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ?1! state $end
$upscope $end

$scope module memOutLatch[5] $end
$var wire 1 .' q $end
$var wire 1 |& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 @1! state $end
$upscope $end

$scope module memOutLatch[4] $end
$var wire 1 /' q $end
$var wire 1 }& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 A1! state $end
$upscope $end

$scope module memOutLatch[3] $end
$var wire 1 0' q $end
$var wire 1 ~& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 B1! state $end
$upscope $end

$scope module memOutLatch[2] $end
$var wire 1 1' q $end
$var wire 1 !' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 C1! state $end
$upscope $end

$scope module memOutLatch[1] $end
$var wire 1 2' q $end
$var wire 1 "' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 D1! state $end
$upscope $end

$scope module memOutLatch[0] $end
$var wire 1 3' q $end
$var wire 1 #' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 E1! state $end
$upscope $end

$scope module aluFinalLatch[15] $end
$var wire 1 B& q $end
$var wire 1 2& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 F1! state $end
$upscope $end

$scope module aluFinalLatch[14] $end
$var wire 1 C& q $end
$var wire 1 3& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 G1! state $end
$upscope $end

$scope module aluFinalLatch[13] $end
$var wire 1 D& q $end
$var wire 1 4& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 H1! state $end
$upscope $end

$scope module aluFinalLatch[12] $end
$var wire 1 E& q $end
$var wire 1 5& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 I1! state $end
$upscope $end

$scope module aluFinalLatch[11] $end
$var wire 1 F& q $end
$var wire 1 6& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 J1! state $end
$upscope $end

$scope module aluFinalLatch[10] $end
$var wire 1 G& q $end
$var wire 1 7& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 K1! state $end
$upscope $end

$scope module aluFinalLatch[9] $end
$var wire 1 H& q $end
$var wire 1 8& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 L1! state $end
$upscope $end

$scope module aluFinalLatch[8] $end
$var wire 1 I& q $end
$var wire 1 9& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 M1! state $end
$upscope $end

$scope module aluFinalLatch[7] $end
$var wire 1 J& q $end
$var wire 1 :& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 N1! state $end
$upscope $end

$scope module aluFinalLatch[6] $end
$var wire 1 K& q $end
$var wire 1 ;& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 O1! state $end
$upscope $end

$scope module aluFinalLatch[5] $end
$var wire 1 L& q $end
$var wire 1 <& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 P1! state $end
$upscope $end

$scope module aluFinalLatch[4] $end
$var wire 1 M& q $end
$var wire 1 =& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Q1! state $end
$upscope $end

$scope module aluFinalLatch[3] $end
$var wire 1 N& q $end
$var wire 1 >& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 R1! state $end
$upscope $end

$scope module aluFinalLatch[2] $end
$var wire 1 O& q $end
$var wire 1 ?& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 S1! state $end
$upscope $end

$scope module aluFinalLatch[1] $end
$var wire 1 P& q $end
$var wire 1 @& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 T1! state $end
$upscope $end

$scope module aluFinalLatch[0] $end
$var wire 1 Q& q $end
$var wire 1 A& d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 U1! state $end
$upscope $end

$scope module imm8Latch[15] $end
$var wire 1 s# q $end
$var wire 1 c# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 V1! state $end
$upscope $end

$scope module imm8Latch[14] $end
$var wire 1 t# q $end
$var wire 1 d# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 W1! state $end
$upscope $end

$scope module imm8Latch[13] $end
$var wire 1 u# q $end
$var wire 1 e# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 X1! state $end
$upscope $end

$scope module imm8Latch[12] $end
$var wire 1 v# q $end
$var wire 1 f# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Y1! state $end
$upscope $end

$scope module imm8Latch[11] $end
$var wire 1 w# q $end
$var wire 1 g# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 Z1! state $end
$upscope $end

$scope module imm8Latch[10] $end
$var wire 1 x# q $end
$var wire 1 h# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 [1! state $end
$upscope $end

$scope module imm8Latch[9] $end
$var wire 1 y# q $end
$var wire 1 i# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 \1! state $end
$upscope $end

$scope module imm8Latch[8] $end
$var wire 1 z# q $end
$var wire 1 j# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ]1! state $end
$upscope $end

$scope module imm8Latch[7] $end
$var wire 1 {# q $end
$var wire 1 k# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ^1! state $end
$upscope $end

$scope module imm8Latch[6] $end
$var wire 1 |# q $end
$var wire 1 l# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 _1! state $end
$upscope $end

$scope module imm8Latch[5] $end
$var wire 1 }# q $end
$var wire 1 m# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 `1! state $end
$upscope $end

$scope module imm8Latch[4] $end
$var wire 1 ~# q $end
$var wire 1 n# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 a1! state $end
$upscope $end

$scope module imm8Latch[3] $end
$var wire 1 !$ q $end
$var wire 1 o# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 b1! state $end
$upscope $end

$scope module imm8Latch[2] $end
$var wire 1 "$ q $end
$var wire 1 p# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 c1! state $end
$upscope $end

$scope module imm8Latch[1] $end
$var wire 1 #$ q $end
$var wire 1 q# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 d1! state $end
$upscope $end

$scope module imm8Latch[0] $end
$var wire 1 $$ q $end
$var wire 1 r# d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 e1! state $end
$upscope $end

$scope module wrtRegLatch[2] $end
$var wire 1 x' q $end
$var wire 1 u' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 f1! state $end
$upscope $end

$scope module wrtRegLatch[1] $end
$var wire 1 y' q $end
$var wire 1 v' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 g1! state $end
$upscope $end

$scope module wrtRegLatch[0] $end
$var wire 1 z' q $end
$var wire 1 w' d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 h1! state $end
$upscope $end

$scope module instructionLatch[15] $end
$var wire 1 N" q $end
$var wire 1 >" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 i1! state $end
$upscope $end

$scope module instructionLatch[14] $end
$var wire 1 O" q $end
$var wire 1 ?" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 j1! state $end
$upscope $end

$scope module instructionLatch[13] $end
$var wire 1 P" q $end
$var wire 1 @" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 k1! state $end
$upscope $end

$scope module instructionLatch[12] $end
$var wire 1 Q" q $end
$var wire 1 A" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 l1! state $end
$upscope $end

$scope module instructionLatch[11] $end
$var wire 1 R" q $end
$var wire 1 B" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 m1! state $end
$upscope $end

$scope module instructionLatch[10] $end
$var wire 1 S" q $end
$var wire 1 C" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 n1! state $end
$upscope $end

$scope module instructionLatch[9] $end
$var wire 1 T" q $end
$var wire 1 D" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 o1! state $end
$upscope $end

$scope module instructionLatch[8] $end
$var wire 1 U" q $end
$var wire 1 E" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 p1! state $end
$upscope $end

$scope module instructionLatch[7] $end
$var wire 1 V" q $end
$var wire 1 F" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 q1! state $end
$upscope $end

$scope module instructionLatch[6] $end
$var wire 1 W" q $end
$var wire 1 G" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 r1! state $end
$upscope $end

$scope module instructionLatch[5] $end
$var wire 1 X" q $end
$var wire 1 H" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 s1! state $end
$upscope $end

$scope module instructionLatch[4] $end
$var wire 1 Y" q $end
$var wire 1 I" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 t1! state $end
$upscope $end

$scope module instructionLatch[3] $end
$var wire 1 Z" q $end
$var wire 1 J" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 u1! state $end
$upscope $end

$scope module instructionLatch[2] $end
$var wire 1 [" q $end
$var wire 1 K" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 v1! state $end
$upscope $end

$scope module instructionLatch[1] $end
$var wire 1 \" q $end
$var wire 1 L" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 w1! state $end
$upscope $end

$scope module instructionLatch[0] $end
$var wire 1 ]" q $end
$var wire 1 M" d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 x1! state $end
$upscope $end

$scope module newPCLatch[15] $end
$var wire 1 \! q $end
$var wire 1 L! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 y1! state $end
$upscope $end

$scope module newPCLatch[14] $end
$var wire 1 ]! q $end
$var wire 1 M! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 z1! state $end
$upscope $end

$scope module newPCLatch[13] $end
$var wire 1 ^! q $end
$var wire 1 N! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 {1! state $end
$upscope $end

$scope module newPCLatch[12] $end
$var wire 1 _! q $end
$var wire 1 O! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 |1! state $end
$upscope $end

$scope module newPCLatch[11] $end
$var wire 1 `! q $end
$var wire 1 P! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 }1! state $end
$upscope $end

$scope module newPCLatch[10] $end
$var wire 1 a! q $end
$var wire 1 Q! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 ~1! state $end
$upscope $end

$scope module newPCLatch[9] $end
$var wire 1 b! q $end
$var wire 1 R! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 !2! state $end
$upscope $end

$scope module newPCLatch[8] $end
$var wire 1 c! q $end
$var wire 1 S! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 "2! state $end
$upscope $end

$scope module newPCLatch[7] $end
$var wire 1 d! q $end
$var wire 1 T! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 #2! state $end
$upscope $end

$scope module newPCLatch[6] $end
$var wire 1 e! q $end
$var wire 1 U! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 $2! state $end
$upscope $end

$scope module newPCLatch[5] $end
$var wire 1 f! q $end
$var wire 1 V! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 %2! state $end
$upscope $end

$scope module newPCLatch[4] $end
$var wire 1 g! q $end
$var wire 1 W! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 &2! state $end
$upscope $end

$scope module newPCLatch[3] $end
$var wire 1 h! q $end
$var wire 1 X! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 '2! state $end
$upscope $end

$scope module newPCLatch[2] $end
$var wire 1 i! q $end
$var wire 1 Y! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 (2! state $end
$upscope $end

$scope module newPCLatch[1] $end
$var wire 1 j! q $end
$var wire 1 Z! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 )2! state $end
$upscope $end

$scope module newPCLatch[0] $end
$var wire 1 k! q $end
$var wire 1 [! d $end
$var wire 1 5! clk $end
$var wire 1 7! rst $end
$var reg 1 *2! state $end
$upscope $end
$upscope $end

$scope module wbSection $end
$var wire 1 ^$ wbDataSel [1] $end
$var wire 1 _$ wbDataSel [0] $end
$var wire 1 T' addPC [15] $end
$var wire 1 U' addPC [14] $end
$var wire 1 V' addPC [13] $end
$var wire 1 W' addPC [12] $end
$var wire 1 X' addPC [11] $end
$var wire 1 Y' addPC [10] $end
$var wire 1 Z' addPC [9] $end
$var wire 1 [' addPC [8] $end
$var wire 1 \' addPC [7] $end
$var wire 1 ]' addPC [6] $end
$var wire 1 ^' addPC [5] $end
$var wire 1 _' addPC [4] $end
$var wire 1 `' addPC [3] $end
$var wire 1 a' addPC [2] $end
$var wire 1 b' addPC [1] $end
$var wire 1 c' addPC [0] $end
$var wire 1 $' memOut [15] $end
$var wire 1 %' memOut [14] $end
$var wire 1 &' memOut [13] $end
$var wire 1 '' memOut [12] $end
$var wire 1 (' memOut [11] $end
$var wire 1 )' memOut [10] $end
$var wire 1 *' memOut [9] $end
$var wire 1 +' memOut [8] $end
$var wire 1 ,' memOut [7] $end
$var wire 1 -' memOut [6] $end
$var wire 1 .' memOut [5] $end
$var wire 1 /' memOut [4] $end
$var wire 1 0' memOut [3] $end
$var wire 1 1' memOut [2] $end
$var wire 1 2' memOut [1] $end
$var wire 1 3' memOut [0] $end
$var wire 1 B& aluFinal [15] $end
$var wire 1 C& aluFinal [14] $end
$var wire 1 D& aluFinal [13] $end
$var wire 1 E& aluFinal [12] $end
$var wire 1 F& aluFinal [11] $end
$var wire 1 G& aluFinal [10] $end
$var wire 1 H& aluFinal [9] $end
$var wire 1 I& aluFinal [8] $end
$var wire 1 J& aluFinal [7] $end
$var wire 1 K& aluFinal [6] $end
$var wire 1 L& aluFinal [5] $end
$var wire 1 M& aluFinal [4] $end
$var wire 1 N& aluFinal [3] $end
$var wire 1 O& aluFinal [2] $end
$var wire 1 P& aluFinal [1] $end
$var wire 1 Q& aluFinal [0] $end
$var wire 1 s# imm8 [15] $end
$var wire 1 t# imm8 [14] $end
$var wire 1 u# imm8 [13] $end
$var wire 1 v# imm8 [12] $end
$var wire 1 w# imm8 [11] $end
$var wire 1 x# imm8 [10] $end
$var wire 1 y# imm8 [9] $end
$var wire 1 z# imm8 [8] $end
$var wire 1 {# imm8 [7] $end
$var wire 1 |# imm8 [6] $end
$var wire 1 }# imm8 [5] $end
$var wire 1 ~# imm8 [4] $end
$var wire 1 !$ imm8 [3] $end
$var wire 1 "$ imm8 [2] $end
$var wire 1 #$ imm8 [1] $end
$var wire 1 $$ imm8 [0] $end
$var wire 1 ^" wbData [15] $end
$var wire 1 _" wbData [14] $end
$var wire 1 `" wbData [13] $end
$var wire 1 a" wbData [12] $end
$var wire 1 b" wbData [11] $end
$var wire 1 c" wbData [10] $end
$var wire 1 d" wbData [9] $end
$var wire 1 e" wbData [8] $end
$var wire 1 f" wbData [7] $end
$var wire 1 g" wbData [6] $end
$var wire 1 h" wbData [5] $end
$var wire 1 i" wbData [4] $end
$var wire 1 j" wbData [3] $end
$var wire 1 k" wbData [2] $end
$var wire 1 l" wbData [1] $end
$var wire 1 m" wbData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0s)
0r)
16*
b0 7*
b100000000000 ;*
x<*
0=*
x>*
x?*
0@*
0A*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
0F*
0E*
0D*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0B*
0C*
bx I+
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0R-
0Q-
0P-
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0C.
0B.
0A.
0@.
0?.
0>.
0=.
0<.
0;.
0:.
09.
08.
07.
06.
05.
04.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0X.
0W.
0V.
0U.
0'/
0&/
0%/
0$/
0#/
0"/
0!/
0~.
0}.
0|.
0{.
0z.
0y.
0x.
0w.
0v.
0H/
0G/
0F/
0E/
0D/
0C/
0B/
0A/
0@/
0?/
0>/
0=/
0</
0;/
0:/
09/
0i/
0h/
0g/
0f/
0e/
0d/
0c/
0b/
0a/
0`/
0_/
0^/
0]/
0\/
0[/
0Z/
xj/
xk/
bx l/
xm/
xn/
xo/
xp/
bx q/
xr/
xs/
xt/
xu/
bx v/
xw/
bx x/
xy/
xz/
x{/
x|/
0<0
0;0
0:0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0L0
0K0
0J0
0I0
0H0
0G0
0F0
0E0
0D0
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0}/
0~/
0O0
0N0
0M0
0!0
0"0
0#0
0$0
0S0
0R0
0Q0
0P0
0%0
0&0
0'0
0(0
0U0
0T0
0)0
0e0
0d0
0c0
0b0
0a0
0`0
0_0
0^0
0]0
0\0
0[0
0Z0
0Y0
0X0
0W0
0V0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0k0
0j0
0i0
0h0
0g0
0f0
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0~0
0}0
0|0
0{0
0z0
0y0
0x0
0w0
0v0
071
061
051
041
031
021
011
001
0/1
0.1
0-1
0,1
0+1
0*1
0)1
0(1
0*0
0:1
091
081
0+0
0J1
0I1
0H1
0G1
0F1
0E1
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0=1
0<1
0;1
0,0
18!
19!
x;!
xt.!
0s/!
0r/!
0q/!
0p/!
0o/!
0n/!
0m/!
0l/!
0k/!
0j/!
0i/!
0h/!
0g/!
0f/!
0e/!
0d/!
0%0!
0$0!
0#0!
0"0!
0!0!
0~/!
0}/!
0|/!
0{/!
0z/!
0y/!
0x/!
0w/!
0v/!
0u/!
0t/!
050!
040!
030!
020!
010!
000!
0/0!
0.0!
0-0!
0,0!
0+0!
0*0!
0)0!
0(0!
0'0!
0&0!
0E0!
0D0!
0C0!
0B0!
0A0!
0@0!
0?0!
0>0!
0=0!
0<0!
0;0!
0:0!
090!
080!
070!
060!
0U0!
0T0!
0S0!
0R0!
0Q0!
0P0!
0O0!
0N0!
0M0!
0L0!
0K0!
0J0!
0I0!
0H0!
0G0!
0F0!
0_/!
0`/!
0W0!
0V0!
0g0!
0f0!
0e0!
0d0!
0c0!
0b0!
0a0!
0`0!
0_0!
0^0!
0]0!
0\0!
0[0!
0Z0!
0Y0!
0X0!
0a/!
0j0!
0i0!
0h0!
0z0!
0y0!
0x0!
0w0!
0v0!
0u0!
0t0!
0s0!
0r0!
0q0!
0p0!
0o0!
0n0!
0m0!
0l0!
0k0!
0b/!
0c/!
1|0!
b0 }0!
0%1!
0$1!
051!
041!
031!
021!
011!
001!
0/1!
0.1!
0-1!
0,1!
0+1!
0*1!
0)1!
0(1!
0'1!
0&1!
0E1!
0D1!
0C1!
0B1!
0A1!
0@1!
0?1!
0>1!
0=1!
0<1!
0;1!
0:1!
091!
081!
071!
061!
0U1!
0T1!
0S1!
0R1!
0Q1!
0P1!
0O1!
0N1!
0M1!
0L1!
0K1!
0J1!
0I1!
0H1!
0G1!
0F1!
0e1!
0d1!
0c1!
0b1!
0a1!
0`1!
0_1!
0^1!
0]1!
0\1!
0[1!
0Z1!
0Y1!
0X1!
0W1!
0V1!
0"1!
0h1!
0g1!
0f1!
0x1!
0w1!
0v1!
0u1!
0t1!
0s1!
0r1!
0q1!
0p1!
0o1!
0n1!
0m1!
0l1!
0k1!
0j1!
0i1!
0*2!
0)2!
0(2!
0'2!
0&2!
0%2!
0$2!
0#2!
0"2!
0!2!
0~1!
0}1!
0|1!
0{1!
0z1!
0y1!
0#1!
b10000 g(
b100 ~(
b100 0)
b100 @)
b100 P)
b10000 `)
b100000000000 :*
b0 >+
b1 ?+
b10 @+
b11 A+
b100 B+
b101 C+
b110 D+
b111 E+
b1000 F+
b1001 G+
b1010 H+
b10000 |,
b10000 ?-
b10000 `-
b10000 #.
b10000 D.
b10000 e.
b10000 (/
b10000 I/
b10000 B2
b100 C2
b10000 i4
b100 j4
b10 k4
b10000 N5
b100 O5
b10 P5
b10000 AE
b100 BE
b10 CE
b10000 CU
b100 DU
b10 EU
b10000 De
b100 Ee
b10 Fe
b10000 px
b100 ux
b100 'y
b100 7y
b100 Gy
b10000 Wy
b100 Xy
b10 Yy
b10000 u.!
b100 }.!
b100 //!
b100 ?/!
b100 O/!
bx 8*
b10000000000000000 9*
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 :!
bx ~0!
b10000000000000000 !1!
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xN$
xM$
xL$
xQ$
xP$
xO$
xR$
xS$
xT$
xU$
xV$
xW$
xY$
xX$
x[$
xZ$
x]$
x\$
x_$
x^$
x`$
xa$
xe$
xd$
xc$
xb$
xi$
xh$
xg$
xf$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
x|%
x}%
x~%
x!&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xI'
xH'
xG'
xF'
xE'
xD'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xd'
xe'
xf'
xg'
xh'
xi'
xj'
xk'
xl'
xm'
xn'
xq'
xp'
xo'
xt'
xs'
xr'
xw'
xv'
xu'
xz'
xy'
xx'
0{'
x|'
x}'
x~'
x!(
1"(
x#(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
zC(
zB(
zA(
z@(
z?(
z>(
z=(
z<(
z;(
z:(
z9(
z8(
z7(
z6(
z5(
z4(
xD(
0E(
xU(
xT(
xS(
xR(
xQ(
xP(
xO(
xN(
xM(
xL(
xK(
xJ(
xI(
xH(
xG(
xF(
xV(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
x{(
x|(
x}(
0!)
x")
x#)
x$)
1%)
1&)
x')
x()
1))
x*)
1+)
x,)
x-)
1.)
x/)
x1)
x2)
x3)
x4)
15)
x6)
x7)
18)
x9)
x:)
1;)
x<)
x=)
1>)
x?)
xA)
xB)
xC)
xD)
1E)
xF)
xG)
1H)
xI)
xJ)
1K)
xL)
xM)
1N)
xO)
xQ)
xR)
xS)
xT)
1U)
xV)
xW)
1X)
xY)
xZ)
1[)
x\)
x])
1^)
x_)
xq)
xp)
xo)
xn)
xm)
xl)
xk)
xj)
xi)
xh)
xg)
xf)
xe)
xd)
xc)
xb)
xd*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
xe*
xv*
xu*
x(+
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
x*+
x)+
x++
0,+
x-+
x=+
x<+
x;+
x:+
x9+
x8+
x7+
x6+
x5+
x4+
x3+
x2+
x1+
x0+
x/+
x.+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
0J+
xR+
xS+
xT+
xU+
xV+
xW+
xX+
xY+
xZ+
x[+
x\+
x]+
x^+
x_+
x`+
xa+
xb+
xc+
xd+
xe+
xf+
xg+
xh+
xi+
xj+
xk+
xl+
xm+
xn+
xo+
xp+
xq+
xr+
xs+
xt+
xu+
xv+
xw+
xx+
xy+
xz+
x{+
x|+
x}+
x~+
x!,
x",
x#,
x$,
x%,
x&,
x',
x(,
x),
x*,
x+,
x,,
x-,
x.,
x/,
x0,
x1,
x2,
x3,
x4,
x5,
x6,
x7,
x8,
x9,
x:,
x;,
x<,
x=,
x>,
x?,
x@,
xA,
xB,
xC,
xD,
xE,
xF,
xG,
xH,
xI,
xJ,
xK,
xL,
xM,
xN,
xO,
xP,
xQ,
xR,
xS,
xT,
xU,
xV,
xW,
xX,
xY,
xZ,
x[,
x\,
x],
x^,
x_,
x`,
xa,
xb,
xc,
xd,
xe,
xf,
xg,
xh,
xi,
xj,
xk,
xl,
xm,
xn,
xo,
xp,
xq,
xr,
xs,
x{,
xz,
xy,
xx,
xw,
xv,
xu,
xt,
x.-
x--
x,-
x+-
x*-
x)-
x(-
x'-
x&-
x%-
x$-
x#-
x"-
x!-
x~,
x},
xO-
xN-
xM-
xL-
xK-
xJ-
xI-
xH-
xG-
xF-
xE-
xD-
xC-
xB-
xA-
x@-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
x*.
x).
x(.
x'.
x&.
x%.
x$.
xT.
xS.
xR.
xQ.
xP.
xO.
xN.
xM.
xL.
xK.
xJ.
xI.
xH.
xG.
xF.
xE.
xu.
xt.
xs.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
xj.
xi.
xh.
xg.
xf.
x8/
x7/
x6/
x5/
x4/
x3/
x2/
x1/
x0/
x//
x./
x-/
x,/
x+/
x*/
x)/
xY/
xX/
xW/
xV/
xU/
xT/
xS/
xR/
xQ/
xP/
xO/
xN/
xM/
xL/
xK/
xJ/
xK1
xL1
xM1
xN1
xO1
x_1
x^1
x]1
x\1
x[1
xZ1
xY1
xX1
xW1
xV1
xU1
xT1
xS1
xR1
xQ1
xP1
xo1
xn1
xm1
xl1
xk1
xj1
xi1
xh1
xg1
xf1
xe1
xd1
xc1
xb1
xa1
x`1
x!2
x~1
x}1
x|1
x{1
xz1
xy1
xx1
xw1
xv1
xu1
xt1
xs1
xr1
xq1
xp1
x12
x02
x/2
x.2
x-2
x,2
x+2
x*2
x)2
x(2
x'2
x&2
x%2
x$2
x#2
x"2
xA2
x@2
x?2
x>2
x=2
x<2
x;2
x:2
x92
x82
x72
x62
x52
x42
x32
x22
xT2
xS2
xR2
xQ2
xP2
xO2
xN2
xM2
xL2
xK2
xJ2
xI2
xH2
xG2
xF2
xE2
xd2
xc2
xb2
xa2
x`2
x_2
x^2
x]2
x\2
x[2
xZ2
xY2
xX2
xW2
xV2
xU2
xt2
xs2
xr2
xq2
xp2
xo2
xn2
xm2
xl2
xk2
xj2
xi2
xh2
xg2
xf2
xe2
x&3
x%3
x$3
x#3
x"3
x!3
x~2
x}2
x|2
x{2
xz2
xy2
xx2
xw2
xv2
xu2
x63
x53
x43
x33
x23
x13
x03
x/3
x.3
x-3
x,3
x+3
x*3
x)3
x(3
x'3
xF3
xE3
xD3
xC3
xB3
xA3
x@3
x?3
x>3
x=3
x<3
x;3
x:3
x93
x83
x73
xV3
xU3
xT3
xS3
xR3
xQ3
xP3
xO3
xN3
xM3
xL3
xK3
xJ3
xI3
xH3
xG3
xf3
xe3
xd3
xc3
xb3
xa3
x`3
x_3
x^3
x]3
x\3
x[3
xZ3
xY3
xX3
xW3
xv3
xu3
xt3
xs3
xr3
xq3
xp3
xo3
xn3
xm3
xl3
xk3
xj3
xi3
xh3
xg3
x(4
x'4
x&4
x%4
x$4
x#4
x"4
x!4
x~3
x}3
x|3
x{3
xz3
xy3
xx3
xw3
x84
x74
x64
x54
x44
x34
x24
x14
x04
x/4
x.4
x-4
x,4
x+4
x*4
x)4
0H4
0G4
0F4
0E4
0D4
0C4
0B4
0A4
x@4
x?4
x>4
x=4
x<4
x;4
x:4
x94
xX4
xW4
xV4
xU4
xT4
xS4
xR4
xQ4
xP4
xO4
xN4
xM4
xL4
xK4
xJ4
xI4
xh4
xg4
xf4
xe4
xd4
xc4
xb4
xa4
x`4
x_4
x^4
x]4
x\4
x[4
xZ4
xY4
x{4
xz4
xy4
xx4
xw4
xv4
xu4
xt4
xs4
xr4
xq4
xp4
xo4
xn4
xm4
xl4
x-5
x,5
x+5
x*5
x)5
x(5
x'5
x&5
x%5
x$5
x#5
x"5
x!5
x~4
x}4
x|4
x=5
x<5
x;5
x:5
x95
x85
x75
x65
x55
x45
x35
x25
x15
x05
x/5
x.5
xM5
xL5
xK5
xJ5
xI5
xH5
xG5
xF5
xE5
xD5
xC5
xB5
xA5
x@5
x?5
x>5
x`5
x_5
x^5
x]5
x\5
x[5
xZ5
xY5
xX5
xW5
xV5
xU5
xT5
xS5
xR5
xQ5
xp5
xo5
xn5
xm5
xl5
xk5
xj5
xi5
xh5
xg5
xf5
xe5
xd5
xc5
xb5
xa5
x"6
x!6
x~5
x}5
x|5
x{5
xz5
xy5
xx5
xw5
xv5
xu5
xt5
xs5
xr5
xq5
x,6
0-6
x.6
0/6
x06
016
x26
z36
x56
x66
x76
x86
x96
x:6
x;6
x<6
x=6
x>6
x?6
x@6
xA6
xB6
xC6
xD6
xE6
xF6
xG6
xH6
xI6
xJ6
xK6
xL6
xM6
1N6
1O6
0P6
0Q6
1R6
xS6
1T6
1U6
0V6
0W6
1X6
xY6
1Z6
1[6
0\6
0]6
1^6
046
x_6
1`6
1a6
0b6
0c6
1d6
1e6
xf6
1g6
xh6
0i6
xj6
1k6
xl6
1m6
xn6
0o6
xp6
1q6
xr6
1s6
xt6
0u6
xv6
1w6
xx6
1y6
xz6
0{6
x|6
x(7
0)7
x*7
0+7
x,7
0-7
x.7
z/7
x17
x27
x37
x47
x57
x67
x77
x87
x97
x:7
x;7
x<7
x=7
x>7
x?7
x@7
xA7
xB7
xC7
xD7
xE7
xF7
xG7
xH7
xI7
1J7
1K7
0L7
0M7
1N7
xO7
1P7
1Q7
0R7
0S7
1T7
xU7
1V7
1W7
0X7
0Y7
1Z7
007
x[7
1\7
1]7
0^7
0_7
1`7
1a7
xb7
1c7
xd7
0e7
xf7
1g7
xh7
1i7
xj7
0k7
xl7
1m7
xn7
1o7
xp7
0q7
xr7
1s7
xt7
1u7
xv7
0w7
xx7
x$8
0%8
x&8
0'8
x(8
0)8
x*8
z+8
x-8
x.8
x/8
x08
x18
x28
x38
x48
x58
x68
x78
x88
x98
x:8
x;8
x<8
x=8
x>8
x?8
x@8
xA8
xB8
xC8
xD8
xE8
1F8
1G8
0H8
0I8
1J8
xK8
1L8
1M8
0N8
0O8
1P8
xQ8
1R8
1S8
0T8
0U8
1V8
0,8
xW8
1X8
1Y8
0Z8
0[8
1\8
1]8
x^8
1_8
x`8
0a8
xb8
1c8
xd8
1e8
xf8
0g8
xh8
1i8
xj8
1k8
xl8
0m8
xn8
1o8
xp8
1q8
xr8
0s8
xt8
x~8
0!9
x"9
0#9
x$9
0%9
x&9
z'9
x)9
x*9
x+9
x,9
x-9
x.9
x/9
x09
x19
x29
x39
x49
x59
x69
x79
x89
x99
x:9
x;9
x<9
x=9
x>9
x?9
x@9
xA9
1B9
1C9
0D9
0E9
1F9
xG9
1H9
1I9
0J9
0K9
1L9
xM9
1N9
1O9
0P9
0Q9
1R9
0(9
xS9
1T9
1U9
0V9
0W9
1X9
1Y9
xZ9
1[9
x\9
0]9
x^9
1_9
x`9
1a9
xb9
0c9
xd9
1e9
xf9
1g9
xh9
0i9
xj9
1k9
xl9
1m9
xn9
0o9
xp9
xz9
0{9
x|9
0}9
x~9
0!:
x":
z#:
x%:
x&:
x':
x(:
x):
x*:
x+:
x,:
x-:
x.:
x/:
x0:
x1:
x2:
x3:
x4:
x5:
x6:
x7:
x8:
x9:
x::
x;:
x<:
x=:
1>:
1?:
0@:
0A:
1B:
xC:
1D:
1E:
0F:
0G:
1H:
xI:
1J:
1K:
0L:
0M:
1N:
0$:
xO:
1P:
1Q:
0R:
0S:
1T:
1U:
xV:
1W:
xX:
0Y:
xZ:
1[:
x\:
1]:
x^:
0_:
x`:
1a:
xb:
1c:
xd:
0e:
xf:
1g:
xh:
1i:
xj:
0k:
xl:
xv:
0w:
xx:
0y:
xz:
0{:
x|:
z}:
x!;
x";
x#;
x$;
x%;
x&;
x';
x(;
x);
x*;
x+;
x,;
x-;
x.;
x/;
x0;
x1;
x2;
x3;
x4;
x5;
x6;
x7;
x8;
x9;
1:;
1;;
0<;
0=;
1>;
x?;
1@;
1A;
0B;
0C;
1D;
xE;
1F;
1G;
0H;
0I;
1J;
0~:
xK;
1L;
1M;
0N;
0O;
1P;
1Q;
xR;
1S;
xT;
0U;
xV;
1W;
xX;
1Y;
xZ;
0[;
x\;
1];
x^;
1_;
x`;
0a;
xb;
1c;
xd;
1e;
xf;
0g;
xh;
xr;
0s;
xt;
0u;
xv;
0w;
xx;
zy;
x{;
x|;
x};
x~;
x!<
x"<
x#<
x$<
x%<
x&<
x'<
x(<
x)<
x*<
x+<
x,<
x-<
x.<
x/<
x0<
x1<
x2<
x3<
x4<
x5<
16<
17<
08<
09<
1:<
x;<
1<<
1=<
0><
0?<
1@<
xA<
1B<
1C<
0D<
0E<
1F<
0z;
xG<
1H<
1I<
0J<
0K<
1L<
1M<
xN<
1O<
xP<
0Q<
xR<
1S<
xT<
1U<
xV<
0W<
xX<
1Y<
xZ<
1[<
x\<
0]<
x^<
1_<
x`<
1a<
xb<
0c<
xd<
xn<
0o<
xp<
0q<
xr<
0s<
xt<
zu<
xw<
xx<
xy<
xz<
x{<
x|<
x}<
x~<
x!=
x"=
x#=
x$=
x%=
x&=
x'=
x(=
x)=
x*=
x+=
x,=
x-=
x.=
x/=
x0=
x1=
12=
13=
04=
05=
16=
x7=
18=
19=
0:=
0;=
1<=
x==
1>=
1?=
0@=
0A=
1B=
0v<
xC=
1D=
1E=
0F=
0G=
1H=
1I=
xJ=
1K=
xL=
0M=
xN=
1O=
xP=
1Q=
xR=
0S=
xT=
1U=
xV=
1W=
xX=
0Y=
xZ=
1[=
x\=
1]=
x^=
0_=
x`=
xj=
0k=
xl=
0m=
xn=
0o=
xp=
zq=
xs=
xt=
xu=
xv=
xw=
xx=
xy=
xz=
x{=
x|=
x}=
x~=
x!>
x">
x#>
x$>
x%>
x&>
x'>
x(>
x)>
x*>
x+>
x,>
x->
1.>
1/>
00>
01>
12>
x3>
14>
15>
06>
07>
18>
x9>
1:>
1;>
0<>
0=>
1>>
0r=
x?>
1@>
1A>
0B>
0C>
1D>
1E>
xF>
1G>
xH>
0I>
xJ>
1K>
xL>
1M>
xN>
0O>
xP>
1Q>
xR>
1S>
xT>
0U>
xV>
1W>
xX>
1Y>
xZ>
0[>
x\>
xf>
0g>
xh>
0i>
xj>
0k>
xl>
zm>
xo>
xp>
xq>
xr>
xs>
xt>
xu>
xv>
xw>
xx>
xy>
xz>
x{>
x|>
x}>
x~>
x!?
x"?
x#?
x$?
x%?
x&?
x'?
x(?
x)?
1*?
1+?
0,?
0-?
1.?
x/?
10?
11?
02?
03?
14?
x5?
16?
17?
08?
09?
1:?
0n>
x;?
1<?
1=?
0>?
0??
1@?
1A?
xB?
1C?
xD?
0E?
xF?
1G?
xH?
1I?
xJ?
0K?
xL?
1M?
xN?
1O?
xP?
0Q?
xR?
1S?
xT?
1U?
xV?
0W?
xX?
xb?
0c?
xd?
0e?
xf?
0g?
xh?
zi?
xk?
xl?
xm?
xn?
xo?
xp?
xq?
xr?
xs?
xt?
xu?
xv?
xw?
xx?
xy?
xz?
x{?
x|?
x}?
x~?
x!@
x"@
x#@
x$@
x%@
1&@
1'@
0(@
0)@
1*@
x+@
1,@
1-@
0.@
0/@
10@
x1@
12@
13@
04@
05@
16@
0j?
x7@
18@
19@
0:@
0;@
1<@
1=@
x>@
1?@
x@@
0A@
xB@
1C@
xD@
1E@
xF@
0G@
xH@
1I@
xJ@
1K@
xL@
0M@
xN@
1O@
xP@
1Q@
xR@
0S@
xT@
x^@
0_@
x`@
0a@
xb@
0c@
xd@
ze@
xg@
xh@
xi@
xj@
xk@
xl@
xm@
xn@
xo@
xp@
xq@
xr@
xs@
xt@
xu@
xv@
xw@
xx@
xy@
xz@
x{@
x|@
x}@
x~@
x!A
1"A
1#A
0$A
0%A
1&A
x'A
1(A
1)A
0*A
0+A
1,A
x-A
1.A
1/A
00A
01A
12A
0f@
x3A
14A
15A
06A
07A
18A
19A
x:A
1;A
x<A
0=A
x>A
1?A
x@A
1AA
xBA
0CA
xDA
1EA
xFA
1GA
xHA
0IA
xJA
1KA
xLA
1MA
xNA
0OA
xPA
xZA
0[A
x\A
0]A
x^A
0_A
x`A
zaA
xcA
xdA
xeA
xfA
xgA
xhA
xiA
xjA
xkA
xlA
xmA
xnA
xoA
xpA
xqA
xrA
xsA
xtA
xuA
xvA
xwA
xxA
xyA
xzA
x{A
1|A
1}A
0~A
0!B
1"B
x#B
1$B
1%B
0&B
0'B
1(B
x)B
1*B
1+B
0,B
0-B
1.B
0bA
x/B
10B
11B
02B
03B
14B
15B
x6B
17B
x8B
09B
x:B
1;B
x<B
1=B
x>B
0?B
x@B
1AB
xBB
1CB
xDB
0EB
xFB
1GB
xHB
1IB
xJB
0KB
xLB
xVB
0WB
xXB
0YB
xZB
0[B
x\B
z]B
x_B
x`B
xaB
xbB
xcB
xdB
xeB
xfB
xgB
xhB
xiB
xjB
xkB
xlB
xmB
xnB
xoB
xpB
xqB
xrB
xsB
xtB
xuB
xvB
xwB
1xB
1yB
0zB
0{B
1|B
x}B
1~B
1!C
0"C
0#C
1$C
x%C
1&C
1'C
0(C
0)C
1*C
0^B
x+C
1,C
1-C
0.C
0/C
10C
11C
x2C
13C
x4C
05C
x6C
17C
x8C
19C
x:C
0;C
x<C
1=C
x>C
1?C
x@C
0AC
xBC
1CC
xDC
1EC
xFC
0GC
xHC
xRC
0SC
xTC
0UC
xVC
0WC
xXC
zYC
x[C
x\C
x]C
x^C
x_C
x`C
xaC
xbC
xcC
xdC
xeC
xfC
xgC
xhC
xiC
xjC
xkC
xlC
xmC
xnC
xoC
xpC
xqC
xrC
xsC
1tC
1uC
0vC
0wC
1xC
xyC
1zC
1{C
0|C
0}C
1~C
x!D
1"D
1#D
0$D
0%D
1&D
0ZC
x'D
1(D
1)D
0*D
0+D
1,D
1-D
x.D
1/D
x0D
01D
x2D
13D
x4D
15D
x6D
07D
x8D
19D
x:D
1;D
x<D
0=D
x>D
1?D
x@D
1AD
xBD
0CD
xDD
xND
0OD
xPD
0QD
xRD
0SD
xTD
zUD
xWD
xXD
xYD
xZD
x[D
x\D
x]D
x^D
x_D
x`D
xaD
xbD
xcD
xdD
xeD
xfD
xgD
xhD
xiD
xjD
xkD
xlD
xmD
xnD
xoD
1pD
1qD
0rD
0sD
1tD
xuD
1vD
1wD
0xD
0yD
1zD
x{D
1|D
1}D
0~D
0!E
1"E
0VD
x#E
1$E
1%E
0&E
0'E
1(E
1)E
x*E
1+E
x,E
0-E
x.E
1/E
x0E
11E
x2E
03E
x4E
15E
x6E
17E
x8E
09E
x:E
1;E
x<E
1=E
x>E
0?E
x@E
xSE
xRE
xQE
xPE
xOE
xNE
xME
xLE
xKE
xJE
xIE
xHE
xGE
xFE
xEE
xDE
xcE
xbE
xaE
x`E
x_E
x^E
x]E
x\E
x[E
xZE
xYE
xXE
xWE
xVE
xUE
xTE
xsE
xrE
xqE
xpE
xoE
xnE
xmE
xlE
xkE
xjE
xiE
xhE
xgE
xfE
xeE
xdE
x~E
0!F
x"F
0#F
x$F
0%F
x&F
z'F
x)F
x*F
1+F
x,F
0-F
x.F
x/F
x0F
x1F
x2F
x3F
x4F
x5F
x6F
x7F
x8F
x9F
x:F
x;F
x<F
x=F
x>F
x?F
x@F
xAF
1BF
1CF
0DF
0EF
1FF
xGF
1HF
1IF
0JF
0KF
1LF
xMF
1NF
1OF
0PF
0QF
1RF
0(F
xSF
1TF
1UF
0VF
0WF
1XF
1YF
xZF
1[F
x\F
0]F
x^F
1_F
x`F
1aF
xbF
0cF
xdF
1eF
xfF
1gF
xhF
0iF
xjF
1kF
xlF
1mF
xnF
0oF
xpF
xzF
0{F
x|F
0}F
x~F
0!G
x"G
z#G
x%G
x&G
x'G
x(G
x)G
x*G
x+G
x,G
x-G
x.G
x/G
x0G
x1G
x2G
x3G
x4G
x5G
x6G
x7G
x8G
x9G
x:G
x;G
x<G
x=G
1>G
1?G
0@G
0AG
1BG
xCG
1DG
1EG
0FG
0GG
1HG
xIG
1JG
1KG
0LG
0MG
1NG
0$G
xOG
1PG
1QG
0RG
0SG
1TG
1UG
xVG
1WG
xXG
0YG
xZG
1[G
x\G
1]G
x^G
0_G
x`G
1aG
xbG
1cG
xdG
0eG
xfG
1gG
xhG
1iG
xjG
0kG
xlG
xvG
0wG
xxG
0yG
xzG
0{G
x|G
z}G
x!H
x"H
x#H
x$H
x%H
x&H
x'H
x(H
x)H
x*H
x+H
x,H
x-H
x.H
x/H
x0H
x1H
x2H
x3H
x4H
x5H
x6H
x7H
x8H
x9H
1:H
1;H
0<H
0=H
1>H
x?H
1@H
1AH
0BH
0CH
1DH
xEH
1FH
1GH
0HH
0IH
1JH
0~G
xKH
1LH
1MH
0NH
0OH
1PH
1QH
xRH
1SH
xTH
0UH
xVH
1WH
xXH
1YH
xZH
0[H
x\H
1]H
x^H
1_H
x`H
0aH
xbH
1cH
xdH
1eH
xfH
0gH
xhH
xrH
0sH
xtH
0uH
xvH
0wH
xxH
zyH
x{H
x|H
x}H
x~H
x!I
x"I
x#I
x$I
x%I
x&I
x'I
x(I
x)I
x*I
x+I
x,I
x-I
x.I
x/I
x0I
x1I
x2I
x3I
x4I
x5I
16I
17I
08I
09I
1:I
x;I
1<I
1=I
0>I
0?I
1@I
xAI
1BI
1CI
0DI
0EI
1FI
0zH
xGI
1HI
1II
0JI
0KI
1LI
1MI
xNI
1OI
xPI
0QI
xRI
1SI
xTI
1UI
xVI
0WI
xXI
1YI
xZI
1[I
x\I
0]I
x^I
1_I
x`I
1aI
xbI
0cI
xdI
xpI
0qI
xrI
0sI
xtI
0uI
xvI
zwI
xyI
xzI
1{I
x|I
0}I
x~I
x!J
x"J
1#J
x$J
0%J
x&J
x'J
x(J
x)J
x*J
x+J
x,J
x-J
x.J
x/J
x0J
x1J
x2J
x3J
14J
15J
06J
07J
18J
x9J
1:J
1;J
0<J
0=J
1>J
x?J
1@J
1AJ
0BJ
0CJ
1DJ
0xI
xEJ
1FJ
1GJ
0HJ
0IJ
1JJ
1KJ
xLJ
1MJ
xNJ
0OJ
xPJ
1QJ
xRJ
1SJ
xTJ
0UJ
xVJ
1WJ
xXJ
1YJ
xZJ
0[J
x\J
1]J
x^J
1_J
x`J
0aJ
xbJ
xlJ
0mJ
xnJ
0oJ
xpJ
0qJ
xrJ
zsJ
xuJ
xvJ
xwJ
xxJ
xyJ
xzJ
x{J
x|J
x}J
x~J
x!K
x"K
x#K
x$K
x%K
x&K
x'K
x(K
x)K
x*K
x+K
x,K
x-K
x.K
x/K
10K
11K
02K
03K
14K
x5K
16K
17K
08K
09K
1:K
x;K
1<K
1=K
0>K
0?K
1@K
0tJ
xAK
1BK
1CK
0DK
0EK
1FK
1GK
xHK
1IK
xJK
0KK
xLK
1MK
xNK
1OK
xPK
0QK
xRK
1SK
xTK
1UK
xVK
0WK
xXK
1YK
xZK
1[K
x\K
0]K
x^K
xhK
0iK
xjK
0kK
xlK
0mK
xnK
zoK
xqK
xrK
xsK
xtK
xuK
xvK
xwK
xxK
xyK
xzK
x{K
x|K
x}K
x~K
x!L
x"L
x#L
x$L
x%L
x&L
x'L
x(L
x)L
x*L
x+L
1,L
1-L
0.L
0/L
10L
x1L
12L
13L
04L
05L
16L
x7L
18L
19L
0:L
0;L
1<L
0pK
x=L
1>L
1?L
0@L
0AL
1BL
1CL
xDL
1EL
xFL
0GL
xHL
1IL
xJL
1KL
xLL
0ML
xNL
1OL
xPL
1QL
xRL
0SL
xTL
1UL
xVL
1WL
xXL
0YL
xZL
xdL
0eL
xfL
0gL
xhL
0iL
xjL
zkL
xmL
xnL
xoL
xpL
xqL
xrL
xsL
xtL
xuL
xvL
xwL
xxL
xyL
xzL
x{L
x|L
x}L
x~L
x!M
x"M
x#M
x$M
x%M
x&M
x'M
1(M
1)M
0*M
0+M
1,M
x-M
1.M
1/M
00M
01M
12M
x3M
14M
15M
06M
07M
18M
0lL
x9M
1:M
1;M
0<M
0=M
1>M
1?M
x@M
1AM
xBM
0CM
xDM
1EM
xFM
1GM
xHM
0IM
xJM
1KM
xLM
1MM
xNM
0OM
xPM
1QM
xRM
1SM
xTM
0UM
xVM
xdM
0eM
xfM
0gM
xhM
0iM
xjM
zkM
xmM
xnM
1oM
xpM
0qM
xrM
xsM
xtM
1uM
xvM
0wM
xxM
xyM
xzM
1{M
x|M
0}M
x~M
x!N
x"N
1#N
x$N
0%N
x&N
x'N
1(N
1)N
0*N
0+N
1,N
x-N
1.N
1/N
00N
01N
12N
x3N
14N
15N
06N
07N
18N
0lM
x9N
1:N
1;N
0<N
0=N
1>N
1?N
x@N
1AN
xBN
0CN
xDN
1EN
xFN
1GN
xHN
0IN
xJN
1KN
xLN
1MN
xNN
0ON
xPN
1QN
xRN
1SN
xTN
0UN
xVN
x`N
0aN
xbN
0cN
xdN
0eN
xfN
zgN
xiN
xjN
xkN
xlN
xmN
xnN
xoN
xpN
xqN
xrN
xsN
xtN
xuN
xvN
xwN
xxN
xyN
xzN
x{N
x|N
x}N
x~N
x!O
x"O
x#O
1$O
1%O
0&O
0'O
1(O
x)O
1*O
1+O
0,O
0-O
1.O
x/O
10O
11O
02O
03O
14O
0hN
x5O
16O
17O
08O
09O
1:O
1;O
x<O
1=O
x>O
0?O
x@O
1AO
xBO
1CO
xDO
0EO
xFO
1GO
xHO
1IO
xJO
0KO
xLO
1MO
xNO
1OO
xPO
0QO
xRO
x\O
0]O
x^O
0_O
x`O
0aO
xbO
zcO
xeO
xfO
xgO
xhO
xiO
xjO
xkO
xlO
xmO
xnO
xoO
xpO
xqO
xrO
xsO
xtO
xuO
xvO
xwO
xxO
xyO
xzO
x{O
x|O
x}O
1~O
1!P
0"P
0#P
1$P
x%P
1&P
1'P
0(P
0)P
1*P
x+P
1,P
1-P
0.P
0/P
10P
0dO
x1P
12P
13P
04P
05P
16P
17P
x8P
19P
x:P
0;P
x<P
1=P
x>P
1?P
x@P
0AP
xBP
1CP
xDP
1EP
xFP
0GP
xHP
1IP
xJP
1KP
xLP
0MP
xNP
xXP
0YP
xZP
0[P
x\P
0]P
x^P
z_P
xaP
xbP
xcP
xdP
xeP
xfP
xgP
xhP
xiP
xjP
xkP
xlP
xmP
xnP
xoP
xpP
xqP
xrP
xsP
xtP
xuP
xvP
xwP
xxP
xyP
1zP
1{P
0|P
0}P
1~P
x!Q
1"Q
1#Q
0$Q
0%Q
1&Q
x'Q
1(Q
1)Q
0*Q
0+Q
1,Q
0`P
x-Q
1.Q
1/Q
00Q
01Q
12Q
13Q
x4Q
15Q
x6Q
07Q
x8Q
19Q
x:Q
1;Q
x<Q
0=Q
x>Q
1?Q
x@Q
1AQ
xBQ
0CQ
xDQ
1EQ
xFQ
1GQ
xHQ
0IQ
xJQ
xXQ
0YQ
xZQ
0[Q
x\Q
0]Q
x^Q
z_Q
xaQ
xbQ
1cQ
xdQ
0eQ
xfQ
xgQ
xhQ
1iQ
xjQ
0kQ
xlQ
xmQ
xnQ
1oQ
xpQ
0qQ
xrQ
xsQ
xtQ
1uQ
xvQ
0wQ
xxQ
xyQ
1zQ
1{Q
0|Q
0}Q
1~Q
x!R
1"R
1#R
0$R
0%R
1&R
x'R
1(R
1)R
0*R
0+R
1,R
0`Q
x-R
1.R
1/R
00R
01R
12R
13R
x4R
15R
x6R
07R
x8R
19R
x:R
1;R
x<R
0=R
x>R
1?R
x@R
1AR
xBR
0CR
xDR
1ER
xFR
1GR
xHR
0IR
xJR
xXR
0YR
xZR
0[R
x\R
0]R
x^R
z_R
xaR
xbR
1cR
xdR
0eR
xfR
xgR
xhR
1iR
xjR
0kR
xlR
xmR
xnR
1oR
xpR
0qR
xrR
xsR
xtR
1uR
xvR
0wR
xxR
xyR
1zR
1{R
0|R
0}R
1~R
x!S
1"S
1#S
0$S
0%S
1&S
x'S
1(S
1)S
0*S
0+S
1,S
0`R
x-S
1.S
1/S
00S
01S
12S
13S
x4S
15S
x6S
07S
x8S
19S
x:S
1;S
x<S
0=S
x>S
1?S
x@S
1AS
xBS
0CS
xDS
1ES
xFS
1GS
xHS
0IS
xJS
xTS
0US
xVS
0WS
xXS
0YS
xZS
z[S
x]S
x^S
x_S
x`S
xaS
xbS
xcS
xdS
xeS
xfS
xgS
xhS
xiS
xjS
xkS
xlS
xmS
xnS
xoS
xpS
xqS
xrS
xsS
xtS
xuS
1vS
1wS
0xS
0yS
1zS
x{S
1|S
1}S
0~S
0!T
1"T
x#T
1$T
1%T
0&T
0'T
1(T
0\S
x)T
1*T
1+T
0,T
0-T
1.T
1/T
x0T
11T
x2T
03T
x4T
15T
x6T
17T
x8T
09T
x:T
1;T
x<T
1=T
x>T
0?T
x@T
1AT
xBT
1CT
xDT
0ET
xFT
xPT
0QT
xRT
0ST
xTT
0UT
xVT
zWT
xYT
xZT
x[T
x\T
x]T
x^T
x_T
x`T
xaT
xbT
xcT
xdT
xeT
xfT
xgT
xhT
xiT
xjT
xkT
xlT
xmT
xnT
xoT
xpT
xqT
1rT
1sT
0tT
0uT
1vT
xwT
1xT
1yT
0zT
0{T
1|T
x}T
1~T
1!U
0"U
0#U
1$U
0XT
x%U
1&U
1'U
0(U
0)U
1*U
1+U
x,U
1-U
x.U
0/U
x0U
11U
x2U
13U
x4U
05U
x6U
17U
x8U
19U
x:U
0;U
x<U
1=U
x>U
1?U
x@U
0AU
xBU
xUU
xTU
xSU
xRU
xQU
xPU
xOU
xNU
xMU
xLU
xKU
xJU
xIU
xHU
xGU
xFU
xeU
xdU
xcU
xbU
xaU
x`U
x_U
x^U
x]U
x\U
x[U
xZU
xYU
xXU
xWU
xVU
xuU
xtU
xsU
xrU
xqU
xpU
xoU
xnU
xmU
xlU
xkU
xjU
xiU
xhU
xgU
xfU
x!V
0"V
x#V
0$V
x%V
0&V
x'V
z(V
x*V
x+V
x,V
x-V
x.V
x/V
x0V
x1V
x2V
x3V
x4V
x5V
x6V
x7V
x8V
x9V
x:V
x;V
x<V
x=V
x>V
x?V
x@V
xAV
xBV
1CV
1DV
0EV
0FV
1GV
xHV
1IV
1JV
0KV
0LV
1MV
xNV
1OV
1PV
0QV
0RV
1SV
0)V
xTV
1UV
1VV
0WV
0XV
1YV
1ZV
x[V
1\V
x]V
0^V
x_V
1`V
xaV
1bV
xcV
0dV
xeV
1fV
xgV
1hV
xiV
0jV
xkV
1lV
xmV
1nV
xoV
0pV
xqV
x{V
0|V
x}V
0~V
x!W
0"W
x#W
z$W
x&W
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
04
03
02
01
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
0)!
0*!
0+!
0,!
x-!
15!
x6!
17!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
1p!
0o!
0n!
0m!
0l!
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
xn"
xo"
xp"
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
x$$
x#$
x"$
x!$
x~#
x'W
x(W
x)W
x*W
x+W
x,W
x-W
x.W
x/W
x0W
x1W
x2W
x3W
x4W
x5W
x6W
x7W
x8W
x9W
x:W
x;W
x<W
x=W
x>W
1?W
1@W
0AW
0BW
1CW
xDW
1EW
1FW
0GW
0HW
1IW
xJW
1KW
1LW
0MW
0NW
1OW
0%W
xPW
1QW
1RW
0SW
0TW
1UW
1VW
xWW
1XW
xYW
0ZW
x[W
1\W
x]W
1^W
x_W
0`W
xaW
1bW
xcW
1dW
xeW
0fW
xgW
1hW
xiW
1jW
xkW
0lW
xmW
xwW
0xW
xyW
0zW
x{W
0|W
x}W
z~W
x"X
x#X
x$X
x%X
x&X
x'X
x(X
x)X
x*X
x+X
x,X
x-X
x.X
x/X
x0X
x1X
x2X
x3X
x4X
x5X
x6X
x7X
x8X
x9X
x:X
1;X
1<X
0=X
0>X
1?X
x@X
1AX
1BX
0CX
0DX
1EX
xFX
1GX
1HX
0IX
0JX
1KX
0!X
xLX
1MX
1NX
0OX
0PX
1QX
1RX
xSX
1TX
xUX
0VX
xWX
1XX
xYX
1ZX
x[X
0\X
x]X
1^X
x_X
1`X
xaX
0bX
xcX
1dX
xeX
1fX
xgX
0hX
xiX
xsX
0tX
xuX
0vX
xwX
0xX
xyX
zzX
x|X
x}X
x~X
x!Y
x"Y
x#Y
x$Y
x%Y
x&Y
x'Y
x(Y
x)Y
x*Y
x+Y
x,Y
x-Y
x.Y
x/Y
x0Y
x1Y
x2Y
x3Y
x4Y
x5Y
x6Y
17Y
18Y
09Y
0:Y
1;Y
x<Y
1=Y
1>Y
0?Y
0@Y
1AY
xBY
1CY
1DY
0EY
0FY
1GY
0{X
xHY
1IY
1JY
0KY
0LY
1MY
1NY
xOY
1PY
xQY
0RY
xSY
1TY
xUY
1VY
xWY
0XY
xYY
1ZY
x[Y
1\Y
x]Y
0^Y
x_Y
1`Y
xaY
1bY
xcY
0dY
xeY
xoY
0pY
xqY
0rY
xsY
0tY
xuY
zvY
xxY
xyY
xzY
x{Y
x|Y
x}Y
x~Y
x!Z
x"Z
x#Z
x$Z
x%Z
x&Z
x'Z
x(Z
x)Z
x*Z
x+Z
x,Z
x-Z
x.Z
x/Z
x0Z
x1Z
x2Z
13Z
14Z
05Z
06Z
17Z
x8Z
19Z
1:Z
0;Z
0<Z
1=Z
x>Z
1?Z
1@Z
0AZ
0BZ
1CZ
0wY
xDZ
1EZ
1FZ
0GZ
0HZ
1IZ
1JZ
xKZ
1LZ
xMZ
0NZ
xOZ
1PZ
xQZ
1RZ
xSZ
0TZ
xUZ
1VZ
xWZ
1XZ
xYZ
0ZZ
x[Z
1\Z
x]Z
1^Z
x_Z
0`Z
xaZ
xkZ
0lZ
xmZ
0nZ
xoZ
0pZ
xqZ
zrZ
xtZ
xuZ
xvZ
xwZ
xxZ
xyZ
xzZ
x{Z
x|Z
x}Z
x~Z
x![
x"[
x#[
x$[
x%[
x&[
x'[
x([
x)[
x*[
x+[
x,[
x-[
x.[
1/[
10[
01[
02[
13[
x4[
15[
16[
07[
08[
19[
x:[
1;[
1<[
0=[
0>[
1?[
0sZ
x@[
1A[
1B[
0C[
0D[
1E[
1F[
xG[
1H[
xI[
0J[
xK[
1L[
xM[
1N[
xO[
0P[
xQ[
1R[
xS[
1T[
xU[
0V[
xW[
1X[
xY[
1Z[
x[[
0\[
x][
xg[
0h[
xi[
0j[
xk[
0l[
xm[
zn[
xp[
xq[
xr[
xs[
xt[
xu[
xv[
xw[
xx[
xy[
xz[
x{[
x|[
x}[
x~[
x!\
x"\
x#\
x$\
x%\
x&\
x'\
x(\
x)\
x*\
1+\
1,\
0-\
0.\
1/\
x0\
11\
12\
03\
04\
15\
x6\
17\
18\
09\
0:\
1;\
0o[
x<\
1=\
1>\
0?\
0@\
1A\
1B\
xC\
1D\
xE\
0F\
xG\
1H\
xI\
1J\
xK\
0L\
xM\
1N\
xO\
1P\
xQ\
0R\
xS\
1T\
xU\
1V\
xW\
0X\
xY\
xe\
0f\
xg\
0h\
xi\
0j\
xk\
zl\
xn\
xo\
xp\
xq\
xr\
xs\
xt\
xu\
xv\
xw\
xx\
xy\
xz\
x{\
x|\
x}\
x~\
x!]
x"]
x#]
x$]
x%]
x&]
x']
x(]
1)]
1*]
0+]
0,]
1-]
x.]
1/]
10]
01]
02]
13]
x4]
15]
16]
07]
08]
19]
0m\
x:]
1;]
1<]
0=]
0>]
1?]
1@]
xA]
1B]
xC]
0D]
xE]
1F]
xG]
1H]
xI]
0J]
xK]
1L]
xM]
1N]
xO]
0P]
xQ]
1R]
xS]
1T]
xU]
0V]
xW]
xa]
0b]
xc]
0d]
xe]
0f]
xg]
zh]
xj]
xk]
xl]
xm]
xn]
xo]
xp]
xq]
xr]
xs]
xt]
xu]
xv]
xw]
xx]
xy]
xz]
x{]
x|]
x}]
x~]
x!^
x"^
x#^
x$^
1%^
1&^
0'^
0(^
1)^
x*^
1+^
1,^
0-^
0.^
1/^
x0^
11^
12^
03^
04^
15^
0i]
x6^
17^
18^
09^
0:^
1;^
1<^
x=^
1>^
x?^
0@^
xA^
1B^
xC^
1D^
xE^
0F^
xG^
1H^
xI^
1J^
xK^
0L^
xM^
1N^
xO^
1P^
xQ^
0R^
xS^
x]^
0^^
x_^
0`^
xa^
0b^
xc^
zd^
xf^
xg^
xh^
xi^
xj^
xk^
xl^
xm^
xn^
xo^
xp^
xq^
xr^
xs^
xt^
xu^
xv^
xw^
xx^
xy^
xz^
x{^
x|^
x}^
x~^
1!_
1"_
0#_
0$_
1%_
x&_
1'_
1(_
0)_
0*_
1+_
x,_
1-_
1._
0/_
00_
11_
0e^
x2_
13_
14_
05_
06_
17_
18_
x9_
1:_
x;_
0<_
x=_
1>_
x?_
1@_
xA_
0B_
xC_
1D_
xE_
1F_
xG_
0H_
xI_
1J_
xK_
1L_
xM_
0N_
xO_
xY_
0Z_
x[_
0\_
x]_
0^_
x__
z`_
xb_
xc_
xd_
xe_
xf_
xg_
xh_
xi_
xj_
xk_
xl_
xm_
xn_
xo_
xp_
xq_
xr_
xs_
xt_
xu_
xv_
xw_
xx_
xy_
xz_
1{_
1|_
0}_
0~_
1!`
x"`
1#`
1$`
0%`
0&`
1'`
x(`
1)`
1*`
0+`
0,`
1-`
0a_
x.`
1/`
10`
01`
02`
13`
14`
x5`
16`
x7`
08`
x9`
1:`
x;`
1<`
x=`
0>`
x?`
1@`
xA`
1B`
xC`
0D`
xE`
1F`
xG`
1H`
xI`
0J`
xK`
xY`
0Z`
x[`
0\`
x]`
0^`
x_`
z``
xb`
xc`
xd`
xe`
xf`
xg`
xh`
xi`
xj`
xk`
xl`
xm`
xn`
xo`
xp`
xq`
xr`
xs`
xt`
xu`
xv`
xw`
xx`
xy`
xz`
1{`
1|`
0}`
0~`
1!a
x"a
1#a
1$a
0%a
0&a
1'a
x(a
1)a
1*a
0+a
0,a
1-a
0a`
x.a
1/a
10a
01a
02a
13a
14a
x5a
16a
x7a
08a
x9a
1:a
x;a
1<a
x=a
0>a
x?a
1@a
xAa
1Ba
xCa
0Da
xEa
1Fa
xGa
1Ha
xIa
0Ja
xKa
xUa
0Va
xWa
0Xa
xYa
0Za
x[a
z\a
x^a
x_a
x`a
xaa
xba
xca
xda
xea
xfa
xga
xha
xia
xja
xka
xla
xma
xna
xoa
xpa
xqa
xra
xsa
xta
xua
xva
1wa
1xa
0ya
0za
1{a
x|a
1}a
1~a
0!b
0"b
1#b
x$b
1%b
1&b
0'b
0(b
1)b
0]a
x*b
1+b
1,b
0-b
0.b
1/b
10b
x1b
12b
x3b
04b
x5b
16b
x7b
18b
x9b
0:b
x;b
1<b
x=b
1>b
x?b
0@b
xAb
1Bb
xCb
1Db
xEb
0Fb
xGb
xQb
0Rb
xSb
0Tb
xUb
0Vb
xWb
zXb
xZb
x[b
x\b
x]b
x^b
x_b
x`b
xab
xbb
xcb
xdb
xeb
xfb
xgb
xhb
xib
xjb
xkb
xlb
xmb
xnb
xob
xpb
xqb
xrb
1sb
1tb
0ub
0vb
1wb
xxb
1yb
1zb
0{b
0|b
1}b
x~b
1!c
1"c
0#c
0$c
1%c
0Yb
x&c
1'c
1(c
0)c
0*c
1+c
1,c
x-c
1.c
x/c
00c
x1c
12c
x3c
14c
x5c
06c
x7c
18c
x9c
1:c
x;c
0<c
x=c
1>c
x?c
1@c
xAc
0Bc
xCc
xQc
0Rc
xSc
0Tc
xUc
0Vc
xWc
zXc
xZc
x[c
x\c
x]c
x^c
x_c
x`c
xac
xbc
xcc
xdc
xec
xfc
xgc
xhc
xic
xjc
xkc
xlc
xmc
xnc
xoc
xpc
xqc
xrc
1sc
1tc
0uc
0vc
1wc
xxc
1yc
1zc
0{c
0|c
1}c
x~c
1!d
1"d
0#d
0$d
1%d
0Yc
x&d
1'd
1(d
0)d
0*d
1+d
1,d
x-d
1.d
x/d
00d
x1d
12d
x3d
14d
x5d
06d
x7d
18d
x9d
1:d
x;d
0<d
x=d
1>d
x?d
1@d
xAd
0Bd
xCd
xQd
0Rd
xSd
0Td
xUd
0Vd
xWd
zXd
xZd
x[d
x\d
x]d
x^d
x_d
x`d
xad
xbd
xcd
xdd
xed
xfd
xgd
xhd
xid
xjd
xkd
xld
xmd
xnd
xod
xpd
xqd
xrd
1sd
1td
0ud
0vd
1wd
xxd
1yd
1zd
0{d
0|d
1}d
x~d
1!e
1"e
0#e
0$e
1%e
0Yd
x&e
1'e
1(e
0)e
0*e
1+e
1,e
x-e
1.e
x/e
00e
x1e
12e
x3e
14e
x5e
06e
x7e
18e
x9e
1:e
x;e
0<e
x=e
1>e
x?e
1@e
xAe
0Be
xCe
xVe
xUe
xTe
xSe
xRe
xQe
xPe
xOe
xNe
xMe
xLe
xKe
xJe
xIe
xHe
xGe
xfe
xee
xde
xce
xbe
xae
x`e
x_e
x^e
x]e
x\e
x[e
xZe
xYe
xXe
xWe
xve
xue
xte
xse
xre
xqe
xpe
xoe
xne
xme
xle
xke
xje
xie
xhe
xge
x"f
0#f
x$f
0%f
x&f
0'f
x(f
z)f
x+f
x,f
x-f
x.f
x/f
x0f
x1f
x2f
x3f
x4f
x5f
x6f
x7f
x8f
x9f
x:f
x;f
x<f
x=f
x>f
x?f
x@f
xAf
xBf
xCf
1Df
1Ef
0Ff
0Gf
1Hf
xIf
1Jf
1Kf
0Lf
0Mf
1Nf
xOf
1Pf
1Qf
0Rf
0Sf
1Tf
0*f
xUf
1Vf
1Wf
0Xf
0Yf
1Zf
1[f
x\f
1]f
x^f
0_f
x`f
1af
xbf
1cf
xdf
0ef
xff
1gf
xhf
1if
xjf
0kf
xlf
1mf
xnf
1of
xpf
0qf
xrf
x|f
0}f
x~f
0!g
x"g
0#g
x$g
z%g
x'g
x(g
x)g
x*g
x+g
x,g
x-g
x.g
x/g
x0g
x1g
x2g
x3g
x4g
x5g
x6g
x7g
x8g
x9g
x:g
x;g
x<g
x=g
x>g
x?g
1@g
1Ag
0Bg
0Cg
1Dg
xEg
1Fg
1Gg
0Hg
0Ig
1Jg
xKg
1Lg
1Mg
0Ng
0Og
1Pg
0&g
xQg
1Rg
1Sg
0Tg
0Ug
1Vg
1Wg
xXg
1Yg
xZg
0[g
x\g
1]g
x^g
1_g
x`g
0ag
xbg
1cg
xdg
1eg
xfg
0gg
xhg
1ig
xjg
1kg
xlg
0mg
xng
xxg
0yg
xzg
0{g
x|g
0}g
x~g
z!h
x#h
x$h
x%h
x&h
x'h
x(h
x)h
x*h
x+h
x,h
x-h
x.h
x/h
x0h
x1h
x2h
x3h
x4h
x5h
x6h
x7h
x8h
x9h
x:h
x;h
1<h
1=h
0>h
0?h
1@h
xAh
1Bh
1Ch
0Dh
0Eh
1Fh
xGh
1Hh
1Ih
0Jh
0Kh
1Lh
0"h
xMh
1Nh
1Oh
0Ph
0Qh
1Rh
1Sh
xTh
1Uh
xVh
0Wh
xXh
1Yh
xZh
1[h
x\h
0]h
x^h
1_h
x`h
1ah
xbh
0ch
xdh
1eh
xfh
1gh
xhh
0ih
xjh
xuh
0vh
xwh
0xh
xyh
0zh
x{h
z|h
x~h
x!i
x"i
x#i
x$i
x%i
x&i
x'i
x(i
x)i
x*i
x+i
x,i
x-i
x.i
x/i
x0i
x1i
x2i
x3i
14i
x5i
06i
x7i
x8i
19i
1:i
0;i
0<i
1=i
x>i
1?i
1@i
0Ai
0Bi
1Ci
xDi
1Ei
1Fi
0Gi
0Hi
1Ii
0}h
xJi
1Ki
1Li
0Mi
0Ni
1Oi
1Pi
xQi
1Ri
xSi
0Ti
xUi
1Vi
xWi
1Xi
xYi
0Zi
x[i
1\i
x]i
1^i
x_i
0`i
xai
1bi
xci
1di
xei
0fi
xgi
xqi
0ri
xsi
0ti
xui
0vi
xwi
zxi
xzi
x{i
x|i
x}i
x~i
x!j
x"j
x#j
x$j
x%j
x&j
x'j
x(j
x)j
x*j
x+j
x,j
x-j
x.j
x/j
x0j
x1j
x2j
x3j
x4j
15j
16j
07j
08j
19j
x:j
1;j
1<j
0=j
0>j
1?j
x@j
1Aj
1Bj
0Cj
0Dj
1Ej
0yi
xFj
1Gj
1Hj
0Ij
0Jj
1Kj
1Lj
xMj
1Nj
xOj
0Pj
xQj
1Rj
xSj
1Tj
xUj
0Vj
xWj
1Xj
xYj
1Zj
x[j
0\j
x]j
1^j
x_j
1`j
xaj
0bj
xcj
xmj
0nj
xoj
0pj
xqj
0rj
xsj
ztj
xvj
xwj
xxj
xyj
xzj
x{j
x|j
x}j
x~j
x!k
x"k
x#k
x$k
x%k
x&k
x'k
x(k
x)k
x*k
x+k
x,k
x-k
x.k
x/k
x0k
11k
12k
03k
04k
15k
x6k
17k
18k
09k
0:k
1;k
x<k
1=k
1>k
0?k
0@k
1Ak
0uj
xBk
1Ck
1Dk
0Ek
0Fk
1Gk
1Hk
xIk
1Jk
xKk
0Lk
xMk
1Nk
xOk
1Pk
xQk
0Rk
xSk
1Tk
xUk
1Vk
xWk
0Xk
xYk
1Zk
x[k
1\k
x]k
0^k
x_k
xik
0jk
xkk
0lk
xmk
0nk
xok
zpk
xrk
xsk
xtk
xuk
xvk
xwk
xxk
xyk
xzk
x{k
x|k
x}k
x~k
x!l
x"l
x#l
x$l
x%l
x&l
x'l
x(l
x)l
x*l
x+l
x,l
1-l
1.l
0/l
00l
11l
x2l
13l
14l
05l
06l
17l
x8l
19l
1:l
0;l
0<l
1=l
0qk
x>l
1?l
1@l
0Al
0Bl
1Cl
1Dl
xEl
1Fl
xGl
0Hl
xIl
1Jl
xKl
1Ll
xMl
0Nl
xOl
1Pl
xQl
1Rl
xSl
0Tl
xUl
1Vl
xWl
1Xl
xYl
0Zl
x[l
xgl
0hl
xil
0jl
xkl
0ll
xml
znl
xpl
xql
xrl
xsl
xtl
xul
xvl
xwl
xxl
xyl
xzl
x{l
x|l
x}l
1~l
x!m
0"m
x#m
x$m
x%m
1&m
x'm
0(m
x)m
x*m
1+m
1,m
0-m
0.m
1/m
x0m
11m
12m
03m
04m
15m
x6m
17m
18m
09m
0:m
1;m
0ol
x<m
1=m
1>m
0?m
0@m
1Am
1Bm
xCm
1Dm
xEm
0Fm
xGm
1Hm
xIm
1Jm
xKm
0Lm
xMm
1Nm
xOm
1Pm
xQm
0Rm
xSm
1Tm
xUm
1Vm
xWm
0Xm
xYm
xcm
0dm
xem
0fm
xgm
0hm
xim
zjm
xlm
xmm
xnm
xom
xpm
xqm
xrm
xsm
xtm
xum
xvm
xwm
xxm
xym
xzm
x{m
x|m
x}m
x~m
x!n
x"n
x#n
x$n
x%n
x&n
1'n
1(n
0)n
0*n
1+n
x,n
1-n
1.n
0/n
00n
11n
x2n
13n
14n
05n
06n
17n
0km
x8n
19n
1:n
0;n
0<n
1=n
1>n
x?n
1@n
xAn
0Bn
xCn
1Dn
xEn
1Fn
xGn
0Hn
xIn
1Jn
xKn
1Ln
xMn
0Nn
xOn
1Pn
xQn
1Rn
xSn
0Tn
xUn
x_n
0`n
xan
0bn
xcn
0dn
xen
zfn
xhn
xin
xjn
xkn
xln
xmn
xnn
xon
xpn
xqn
xrn
xsn
xtn
xun
xvn
xwn
xxn
xyn
xzn
x{n
x|n
x}n
x~n
x!o
x"o
1#o
1$o
0%o
0&o
1'o
x(o
1)o
1*o
0+o
0,o
1-o
x.o
1/o
10o
01o
02o
13o
0gn
x4o
15o
16o
07o
08o
19o
1:o
x;o
1<o
x=o
0>o
x?o
1@o
xAo
1Bo
xCo
0Do
xEo
1Fo
xGo
1Ho
xIo
0Jo
xKo
1Lo
xMo
1No
xOo
0Po
xQo
x[o
0\o
x]o
0^o
x_o
0`o
xao
zbo
xdo
xeo
xfo
xgo
xho
xio
xjo
xko
xlo
xmo
xno
xoo
xpo
xqo
xro
xso
xto
xuo
xvo
xwo
xxo
xyo
xzo
x{o
x|o
1}o
1~o
0!p
0"p
1#p
x$p
1%p
1&p
0'p
0(p
1)p
x*p
1+p
1,p
0-p
0.p
1/p
0co
x0p
11p
12p
03p
04p
15p
16p
x7p
18p
x9p
0:p
x;p
1<p
x=p
1>p
x?p
0@p
xAp
1Bp
xCp
1Dp
xEp
0Fp
xGp
1Hp
xIp
1Jp
xKp
0Lp
xMp
x[p
0\p
x]p
0^p
x_p
0`p
xap
zbp
xdp
xep
1fp
xgp
0hp
xip
xjp
xkp
1lp
xmp
0np
xop
xpp
xqp
1rp
xsp
0tp
xup
xvp
xwp
1xp
xyp
0zp
x{p
x|p
1}p
1~p
0!q
0"q
1#q
x$q
1%q
1&q
0'q
0(q
1)q
x*q
1+q
1,q
0-q
0.q
1/q
0cp
x0q
11q
12q
03q
04q
15q
16q
x7q
18q
x9q
0:q
x;q
1<q
x=q
1>q
x?q
0@q
xAq
1Bq
xCq
1Dq
xEq
0Fq
xGq
1Hq
xIq
1Jq
xKq
0Lq
xMq
xWq
0Xq
xYq
0Zq
x[q
0\q
x]q
z^q
x`q
xaq
xbq
xcq
xdq
xeq
xfq
xgq
xhq
xiq
xjq
xkq
xlq
xmq
xnq
xoq
xpq
xqq
xrq
xsq
xtq
xuq
xvq
xwq
xxq
1yq
1zq
0{q
0|q
1}q
x~q
1!r
1"r
0#r
0$r
1%r
x&r
1'r
1(r
0)r
0*r
1+r
0_q
x,r
1-r
1.r
0/r
00r
11r
12r
x3r
14r
x5r
06r
x7r
18r
x9r
1:r
x;r
0<r
x=r
1>r
x?r
1@r
xAr
0Br
xCr
1Dr
xEr
1Fr
xGr
0Hr
xIr
xSr
0Tr
xUr
0Vr
xWr
0Xr
xYr
zZr
x\r
x]r
x^r
x_r
x`r
xar
xbr
xcr
xdr
xer
xfr
xgr
xhr
xir
xjr
xkr
xlr
xmr
xnr
xor
xpr
xqr
xrr
xsr
xtr
1ur
1vr
0wr
0xr
1yr
xzr
1{r
1|r
0}r
0~r
1!s
x"s
1#s
1$s
0%s
0&s
1's
0[r
x(s
1)s
1*s
0+s
0,s
1-s
1.s
x/s
10s
x1s
02s
x3s
14s
x5s
16s
x7s
08s
x9s
1:s
x;s
1<s
x=s
0>s
x?s
1@s
xAs
1Bs
xCs
0Ds
xEs
xSs
0Ts
xUs
0Vs
xWs
0Xs
xYs
zZs
x\s
x]s
1^s
x_s
0`s
xas
xbs
xcs
1ds
xes
0fs
xgs
xhs
xis
1js
xks
0ls
xms
xns
xos
1ps
xqs
0rs
xss
xts
1us
1vs
0ws
0xs
1ys
xzs
1{s
1|s
0}s
0~s
1!t
x"t
1#t
1$t
0%t
0&t
1't
0[s
x(t
1)t
1*t
0+t
0,t
1-t
1.t
x/t
10t
x1t
02t
x3t
14t
x5t
16t
x7t
08t
x9t
1:t
x;t
1<t
x=t
0>t
x?t
1@t
xAt
1Bt
xCt
0Dt
xEt
xSt
0Tt
xUt
0Vt
xWt
0Xt
xYt
zZt
x\t
x]t
1^t
x_t
0`t
xat
xbt
xct
1dt
xet
0ft
xgt
xht
xit
1jt
xkt
0lt
xmt
xnt
xot
1pt
xqt
0rt
xst
xtt
1ut
1vt
0wt
0xt
1yt
xzt
1{t
1|t
0}t
0~t
1!u
x"u
1#u
1$u
0%u
0&u
1'u
0[t
x(u
1)u
1*u
0+u
0,u
1-u
1.u
x/u
10u
x1u
02u
x3u
14u
x5u
16u
x7u
08u
x9u
1:u
x;u
1<u
x=u
0>u
x?u
1@u
xAu
1Bu
xCu
0Du
xEu
xFu
xGu
xHu
xIu
xJu
xKu
xLu
zMu
xOu
xPu
xQu
xRu
xSu
xTu
xUu
xVu
xWu
xXu
xYu
xZu
x[u
x\u
x]u
x^u
x_u
x`u
xau
xbu
xcu
xdu
xeu
xfu
xgu
xhu
xiu
xju
xku
xlu
xmu
xnu
xou
xpu
xqu
xru
xsu
xtu
xuu
xvu
xwu
xxu
xNu
xyu
xzu
x{u
x|u
x}u
x~u
x!v
x"v
x#v
x$v
x%v
x&v
x'v
x(v
x)v
x*v
x+v
x,v
x-v
x.v
x/v
x0v
x1v
x2v
x3v
x4v
x5v
x6v
x7v
x8v
x9v
x:v
x;v
x<v
x=v
x>v
x?v
z@v
xBv
xCv
xDv
xEv
xFv
xGv
xHv
xIv
xJv
xKv
xLv
xMv
xNv
xOv
xPv
xQv
xRv
xSv
xTv
xUv
xVv
xWv
xXv
xYv
xZv
x[v
x\v
x]v
x^v
x_v
x`v
xav
xbv
xcv
xdv
xev
xfv
xgv
xhv
xiv
xjv
xkv
xAv
xlv
xmv
xnv
xov
xpv
xqv
xrv
xsv
xtv
xuv
xvv
xwv
xxv
xyv
xzv
x{v
x|v
x}v
x~v
x!w
x"w
x#w
x$w
x%w
x&w
x'w
x(w
x)w
x*w
x+w
x,w
x-w
x.w
x/w
x0w
x1w
x2w
z3w
x5w
x6w
x7w
x8w
x9w
x:w
x;w
x<w
x=w
x>w
x?w
x@w
xAw
xBw
xCw
xDw
xEw
xFw
xGw
xHw
xIw
xJw
xKw
xLw
xMw
xNw
xOw
xPw
xQw
xRw
xSw
xTw
xUw
xVw
xWw
xXw
xYw
xZw
x[w
x\w
x]w
x^w
x4w
x_w
x`w
xaw
xbw
xcw
xdw
xew
xfw
xgw
xhw
xiw
xjw
xkw
xlw
xmw
xnw
xow
xpw
xqw
xrw
xsw
xtw
xuw
xvw
xww
xxw
xyw
xzw
x{w
x|w
x}w
x~w
x!x
x"x
x#x
x$x
x%x
z&x
x(x
x)x
x*x
x+x
x,x
x-x
x.x
x/x
x0x
x1x
x2x
x3x
x4x
x5x
x6x
x7x
x8x
x9x
x:x
x;x
x<x
x=x
x>x
x?x
x@x
xAx
xBx
xCx
xDx
xEx
xFx
xGx
xHx
xIx
xJx
xKx
xLx
xMx
xNx
xOx
xPx
xQx
x'x
xRx
xSx
xTx
xUx
xVx
xWx
xXx
xYx
xZx
x[x
x\x
x]x
x^x
x_x
x`x
xax
xbx
xcx
xdx
xex
xfx
xgx
xhx
xix
xjx
xkx
xlx
xmx
xnx
xox
xrx
xsx
xtx
xvx
xwx
xxx
xyx
xzx
x{x
x|x
x}x
x~x
x!y
x"y
x#y
x$y
x%y
x&y
x(y
x)y
x*y
x+y
x,y
x-y
x.y
x/y
x0y
x1y
x2y
x3y
x4y
x5y
x6y
x8y
x9y
x:y
x;y
x<y
x=y
x>y
x?y
x@y
xAy
xBy
xCy
xDy
xEy
xFy
xHy
xIy
xJy
xKy
xLy
xMy
xNy
xOy
xPy
xQy
xRy
xSy
xTy
xUy
xVy
xiy
xhy
xgy
xfy
xey
xdy
xcy
xby
xay
x`y
x_y
x^y
x]y
x\y
x[y
xZy
xyy
xxy
xwy
xvy
xuy
xty
xsy
xry
xqy
xpy
xoy
xny
xmy
xly
xky
xjy
x+z
x*z
x)z
x(z
x'z
x&z
x%z
x$z
x#z
x"z
x!z
x~y
x}y
x|y
x{y
xzy
x5z
06z
x7z
08z
x9z
0:z
x;z
z<z
x>z
x?z
x@z
xAz
xBz
xCz
xDz
xEz
xFz
xGz
xHz
xIz
xJz
xKz
xLz
xMz
xNz
xOz
xPz
xQz
xRz
xSz
xTz
xUz
xVz
1Wz
1Xz
0Yz
0Zz
1[z
x\z
1]z
1^z
0_z
0`z
1az
xbz
1cz
1dz
0ez
0fz
1gz
0=z
xhz
1iz
1jz
0kz
0lz
1mz
1nz
xoz
1pz
xqz
0rz
xsz
1tz
xuz
1vz
xwz
0xz
xyz
1zz
x{z
1|z
x}z
0~z
x!{
1"{
x#{
1${
x%{
0&{
x'{
x1{
02{
x3{
04{
x5{
06{
x7{
z8{
x:{
x;{
x<{
x={
x>{
x?{
x@{
xA{
xB{
xC{
xD{
xE{
xF{
xG{
xH{
xI{
xJ{
xK{
xL{
xM{
xN{
xO{
xP{
xQ{
xR{
1S{
1T{
0U{
0V{
1W{
xX{
1Y{
1Z{
0[{
0\{
1]{
x^{
1_{
1`{
0a{
0b{
1c{
09{
xd{
1e{
1f{
0g{
0h{
1i{
1j{
xk{
1l{
xm{
0n{
xo{
1p{
xq{
1r{
xs{
0t{
xu{
1v{
xw{
1x{
xy{
0z{
x{{
1|{
x}{
1~{
x!|
0"|
x#|
x-|
0.|
x/|
00|
x1|
02|
x3|
z4|
x6|
x7|
x8|
x9|
x:|
x;|
x<|
x=|
x>|
x?|
x@|
xA|
xB|
xC|
xD|
xE|
xF|
xG|
xH|
xI|
xJ|
xK|
xL|
xM|
xN|
1O|
1P|
0Q|
0R|
1S|
xT|
1U|
1V|
0W|
0X|
1Y|
xZ|
1[|
1\|
0]|
0^|
1_|
05|
x`|
1a|
1b|
0c|
0d|
1e|
1f|
xg|
1h|
xi|
0j|
xk|
1l|
xm|
1n|
xo|
0p|
xq|
1r|
xs|
1t|
xu|
0v|
xw|
1x|
xy|
1z|
x{|
0||
x}|
x)}
0*}
x+}
0,}
x-}
0.}
x/}
z0}
x2}
x3}
x4}
x5}
x6}
x7}
x8}
x9}
x:}
x;}
x<}
x=}
x>}
x?}
x@}
xA}
xB}
xC}
xD}
xE}
xF}
xG}
xH}
xI}
xJ}
1K}
1L}
0M}
0N}
1O}
xP}
1Q}
1R}
0S}
0T}
1U}
xV}
1W}
1X}
0Y}
0Z}
1[}
01}
x\}
1]}
1^}
0_}
0`}
1a}
1b}
xc}
1d}
xe}
0f}
xg}
1h}
xi}
1j}
xk}
0l}
xm}
1n}
xo}
1p}
xq}
0r}
xs}
1t}
xu}
1v}
xw}
0x}
xy}
x%~
0&~
x'~
0(~
x)~
0*~
x+~
z,~
x.~
x/~
x0~
x1~
x2~
x3~
x4~
x5~
x6~
x7~
x8~
x9~
x:~
x;~
x<~
x=~
x>~
x?~
x@~
xA~
xB~
xC~
xD~
xE~
xF~
1G~
1H~
0I~
0J~
1K~
xL~
1M~
1N~
0O~
0P~
1Q~
xR~
1S~
1T~
0U~
0V~
1W~
0-~
xX~
1Y~
1Z~
0[~
0\~
1]~
1^~
x_~
1`~
xa~
0b~
xc~
1d~
xe~
1f~
xg~
0h~
xi~
1j~
xk~
1l~
xm~
0n~
xo~
1p~
xq~
1r~
xs~
0t~
xu~
x!!!
0"!!
x#!!
0$!!
x%!!
0&!!
x'!!
z(!!
x*!!
x+!!
x,!!
x-!!
x.!!
x/!!
x0!!
x1!!
x2!!
x3!!
x4!!
x5!!
x6!!
x7!!
x8!!
x9!!
x:!!
x;!!
x<!!
x=!!
x>!!
x?!!
x@!!
xA!!
xB!!
1C!!
1D!!
0E!!
0F!!
1G!!
xH!!
1I!!
1J!!
0K!!
0L!!
1M!!
xN!!
1O!!
1P!!
0Q!!
0R!!
1S!!
0)!!
xT!!
1U!!
1V!!
0W!!
0X!!
1Y!!
1Z!!
x[!!
1\!!
x]!!
0^!!
x_!!
1`!!
xa!!
1b!!
xc!!
0d!!
xe!!
1f!!
xg!!
1h!!
xi!!
0j!!
xk!!
1l!!
xm!!
1n!!
xo!!
0p!!
xq!!
x{!!
0|!!
x}!!
0~!!
x!"!
0""!
x#"!
z$"!
x&"!
x'"!
x("!
x)"!
x*"!
x+"!
x,"!
x-"!
x."!
x/"!
x0"!
x1"!
x2"!
x3"!
x4"!
x5"!
x6"!
x7"!
x8"!
x9"!
x:"!
x;"!
x<"!
x="!
x>"!
1?"!
1@"!
0A"!
0B"!
1C"!
xD"!
1E"!
1F"!
0G"!
0H"!
1I"!
xJ"!
1K"!
1L"!
0M"!
0N"!
1O"!
0%"!
xP"!
1Q"!
1R"!
0S"!
0T"!
1U"!
1V"!
xW"!
1X"!
xY"!
0Z"!
x["!
1\"!
x]"!
1^"!
x_"!
0`"!
xa"!
1b"!
xc"!
1d"!
xe"!
0f"!
xg"!
1h"!
xi"!
1j"!
xk"!
0l"!
xm"!
xw"!
0x"!
xy"!
0z"!
x{"!
0|"!
x}"!
z~"!
x"#!
x##!
x$#!
x%#!
x&#!
x'#!
x(#!
x)#!
x*#!
x+#!
x,#!
x-#!
x.#!
x/#!
x0#!
x1#!
x2#!
x3#!
x4#!
x5#!
x6#!
x7#!
x8#!
x9#!
x:#!
1;#!
1<#!
0=#!
0>#!
1?#!
x@#!
1A#!
1B#!
0C#!
0D#!
1E#!
xF#!
1G#!
1H#!
0I#!
0J#!
1K#!
0!#!
xL#!
1M#!
1N#!
0O#!
0P#!
1Q#!
1R#!
xS#!
1T#!
xU#!
0V#!
xW#!
1X#!
xY#!
1Z#!
x[#!
0\#!
x]#!
1^#!
x_#!
1`#!
xa#!
0b#!
xc#!
1d#!
xe#!
1f#!
xg#!
0h#!
xi#!
xs#!
0t#!
xu#!
0v#!
xw#!
0x#!
xy#!
zz#!
x|#!
x}#!
x~#!
x!$!
x"$!
x#$!
x$$!
x%$!
x&$!
x'$!
x($!
x)$!
x*$!
x+$!
x,$!
x-$!
x.$!
x/$!
x0$!
x1$!
x2$!
x3$!
x4$!
x5$!
x6$!
17$!
18$!
09$!
0:$!
1;$!
x<$!
1=$!
1>$!
0?$!
0@$!
1A$!
xB$!
1C$!
1D$!
0E$!
0F$!
1G$!
0{#!
xH$!
1I$!
1J$!
0K$!
0L$!
1M$!
1N$!
xO$!
1P$!
xQ$!
0R$!
xS$!
1T$!
xU$!
1V$!
xW$!
0X$!
xY$!
1Z$!
x[$!
1\$!
x]$!
0^$!
x_$!
1`$!
xa$!
1b$!
xc$!
0d$!
xe$!
xo$!
0p$!
xq$!
0r$!
xs$!
0t$!
xu$!
zv$!
xx$!
xy$!
xz$!
x{$!
x|$!
x}$!
x~$!
x!%!
x"%!
x#%!
x$%!
x%%!
x&%!
x'%!
x(%!
x)%!
x*%!
x+%!
x,%!
x-%!
x.%!
x/%!
x0%!
x1%!
x2%!
13%!
14%!
05%!
06%!
17%!
x8%!
19%!
1:%!
0;%!
0<%!
1=%!
x>%!
1?%!
1@%!
0A%!
0B%!
1C%!
0w$!
xD%!
1E%!
1F%!
0G%!
0H%!
1I%!
1J%!
xK%!
1L%!
xM%!
0N%!
xO%!
1P%!
xQ%!
1R%!
xS%!
0T%!
xU%!
1V%!
xW%!
1X%!
xY%!
0Z%!
x[%!
1\%!
x]%!
1^%!
x_%!
0`%!
xa%!
xk%!
0l%!
xm%!
0n%!
xo%!
0p%!
xq%!
zr%!
xt%!
xu%!
xv%!
xw%!
xx%!
xy%!
xz%!
x{%!
x|%!
x}%!
x~%!
x!&!
x"&!
x#&!
x$&!
x%&!
x&&!
x'&!
x(&!
x)&!
x*&!
x+&!
x,&!
x-&!
x.&!
1/&!
10&!
01&!
02&!
13&!
x4&!
15&!
16&!
07&!
08&!
19&!
x:&!
1;&!
1<&!
0=&!
0>&!
1?&!
0s%!
x@&!
1A&!
1B&!
0C&!
0D&!
1E&!
1F&!
xG&!
1H&!
xI&!
0J&!
xK&!
1L&!
xM&!
1N&!
xO&!
0P&!
xQ&!
1R&!
xS&!
1T&!
xU&!
0V&!
xW&!
1X&!
xY&!
1Z&!
x[&!
0\&!
x]&!
xg&!
0h&!
xi&!
0j&!
xk&!
0l&!
xm&!
zn&!
xp&!
xq&!
xr&!
xs&!
xt&!
xu&!
xv&!
xw&!
xx&!
xy&!
xz&!
x{&!
x|&!
x}&!
x~&!
x!'!
x"'!
x#'!
x$'!
x%'!
x&'!
x''!
x('!
x)'!
x*'!
1+'!
1,'!
0-'!
0.'!
1/'!
x0'!
11'!
12'!
03'!
04'!
15'!
x6'!
17'!
18'!
09'!
0:'!
1;'!
0o&!
x<'!
1='!
1>'!
0?'!
0@'!
1A'!
1B'!
xC'!
1D'!
xE'!
0F'!
xG'!
1H'!
xI'!
1J'!
xK'!
0L'!
xM'!
1N'!
xO'!
1P'!
xQ'!
0R'!
xS'!
1T'!
xU'!
1V'!
xW'!
0X'!
xY'!
xc'!
0d'!
xe'!
0f'!
xg'!
0h'!
xi'!
zj'!
xl'!
xm'!
xn'!
xo'!
xp'!
xq'!
xr'!
xs'!
xt'!
xu'!
xv'!
xw'!
xx'!
xy'!
xz'!
x{'!
x|'!
x}'!
x~'!
x!(!
x"(!
x#(!
x$(!
x%(!
x&(!
1'(!
1((!
0)(!
0*(!
1+(!
x,(!
1-(!
1.(!
0/(!
00(!
11(!
x2(!
13(!
14(!
05(!
06(!
17(!
0k'!
x8(!
19(!
1:(!
0;(!
0<(!
1=(!
1>(!
x?(!
1@(!
xA(!
0B(!
xC(!
1D(!
xE(!
1F(!
xG(!
0H(!
xI(!
1J(!
xK(!
1L(!
xM(!
0N(!
xO(!
1P(!
xQ(!
1R(!
xS(!
0T(!
xU(!
x_(!
0`(!
xa(!
0b(!
xc(!
0d(!
xe(!
zf(!
xh(!
xi(!
xj(!
xk(!
xl(!
xm(!
xn(!
xo(!
xp(!
xq(!
xr(!
xs(!
xt(!
xu(!
xv(!
xw(!
xx(!
xy(!
xz(!
x{(!
x|(!
x}(!
x~(!
x!)!
x")!
1#)!
1$)!
0%)!
0&)!
1')!
x()!
1))!
1*)!
0+)!
0,)!
1-)!
x.)!
1/)!
10)!
01)!
02)!
13)!
0g(!
x4)!
15)!
16)!
07)!
08)!
19)!
1:)!
x;)!
1<)!
x=)!
0>)!
x?)!
1@)!
xA)!
1B)!
xC)!
0D)!
xE)!
1F)!
xG)!
1H)!
xI)!
0J)!
xK)!
1L)!
xM)!
1N)!
xO)!
0P)!
xQ)!
x[)!
0\)!
x])!
0^)!
x_)!
0`)!
xa)!
zb)!
xd)!
xe)!
xf)!
xg)!
xh)!
xi)!
xj)!
xk)!
xl)!
xm)!
xn)!
xo)!
xp)!
xq)!
xr)!
xs)!
xt)!
xu)!
xv)!
xw)!
xx)!
xy)!
xz)!
x{)!
x|)!
1})!
1~)!
0!*!
0"*!
1#*!
x$*!
1%*!
1&*!
0'*!
0(*!
1)*!
x**!
1+*!
1,*!
0-*!
0.*!
1/*!
0c)!
x0*!
11*!
12*!
03*!
04*!
15*!
16*!
x7*!
18*!
x9*!
0:*!
x;*!
1<*!
x=*!
1>*!
x?*!
0@*!
xA*!
1B*!
xC*!
1D*!
xE*!
0F*!
xG*!
1H*!
xI*!
1J*!
xK*!
0L*!
xM*!
xW*!
0X*!
xY*!
0Z*!
x[*!
0\*!
x]*!
z^*!
x`*!
xa*!
xb*!
xc*!
xd*!
xe*!
xf*!
xg*!
xh*!
xi*!
xj*!
xk*!
xl*!
xm*!
xn*!
xo*!
xp*!
xq*!
xr*!
xs*!
xt*!
xu*!
xv*!
xw*!
xx*!
1y*!
1z*!
0{*!
0|*!
1}*!
x~*!
1!+!
1"+!
0#+!
0$+!
1%+!
x&+!
1'+!
1(+!
0)+!
0*+!
1++!
0_*!
x,+!
1-+!
1.+!
0/+!
00+!
11+!
12+!
x3+!
14+!
x5+!
06+!
x7+!
18+!
x9+!
1:+!
x;+!
0<+!
x=+!
1>+!
x?+!
1@+!
xA+!
0B+!
xC+!
1D+!
xE+!
1F+!
xG+!
0H+!
xI+!
xJ+!
xK+!
xL+!
xM+!
xN+!
xO+!
xP+!
zQ+!
xS+!
xT+!
xU+!
xV+!
xW+!
xX+!
xY+!
xZ+!
x[+!
x\+!
x]+!
x^+!
x_+!
x`+!
xa+!
xb+!
xc+!
xd+!
xe+!
xf+!
xg+!
xh+!
xi+!
xj+!
xk+!
xl+!
xm+!
xn+!
xo+!
xp+!
xq+!
xr+!
xs+!
xt+!
xu+!
xv+!
xw+!
xx+!
xy+!
xz+!
x{+!
x|+!
xR+!
x}+!
x~+!
x!,!
x",!
x#,!
x$,!
x%,!
x&,!
x',!
x(,!
x),!
x*,!
x+,!
x,,!
x-,!
x.,!
x/,!
x0,!
x1,!
x2,!
x3,!
x4,!
x5,!
x6,!
x7,!
x8,!
x9,!
x:,!
x;,!
x<,!
x=,!
x>,!
x?,!
x@,!
xA,!
xB,!
xC,!
zD,!
xF,!
xG,!
xH,!
xI,!
xJ,!
xK,!
xL,!
xM,!
xN,!
xO,!
xP,!
xQ,!
xR,!
xS,!
xT,!
xU,!
xV,!
xW,!
xX,!
xY,!
xZ,!
x[,!
x\,!
x],!
x^,!
x_,!
x`,!
xa,!
xb,!
xc,!
xd,!
xe,!
xf,!
xg,!
xh,!
xi,!
xj,!
xk,!
xl,!
xm,!
xn,!
xo,!
xE,!
xp,!
xq,!
xr,!
xs,!
xt,!
xu,!
xv,!
xw,!
xx,!
xy,!
xz,!
x{,!
x|,!
x},!
x~,!
x!-!
x"-!
x#-!
x$-!
x%-!
x&-!
x'-!
x(-!
x)-!
x*-!
x+-!
x,-!
x--!
x.-!
x/-!
x0-!
x1-!
x2-!
x3-!
x4-!
x5-!
x6-!
z7-!
x9-!
x:-!
x;-!
x<-!
x=-!
x>-!
x?-!
x@-!
xA-!
xB-!
xC-!
xD-!
xE-!
xF-!
xG-!
xH-!
xI-!
xJ-!
xK-!
xL-!
xM-!
xN-!
xO-!
xP-!
xQ-!
xR-!
xS-!
xT-!
xU-!
xV-!
xW-!
xX-!
xY-!
xZ-!
x[-!
x\-!
x]-!
x^-!
x_-!
x`-!
xa-!
xb-!
x8-!
xc-!
xd-!
xe-!
xf-!
xg-!
xh-!
xi-!
xj-!
xk-!
xl-!
xm-!
xn-!
xo-!
xp-!
xq-!
xr-!
xs-!
xt-!
xu-!
xv-!
xw-!
xx-!
xy-!
xz-!
x{-!
x|-!
x}-!
x~-!
x!.!
x".!
x#.!
x$.!
x%.!
x&.!
x'.!
x(.!
x).!
z*.!
x,.!
x-.!
x..!
x/.!
x0.!
x1.!
x2.!
x3.!
x4.!
x5.!
x6.!
x7.!
x8.!
x9.!
x:.!
x;.!
x<.!
x=.!
x>.!
x?.!
x@.!
xA.!
xB.!
xC.!
xD.!
xE.!
xF.!
xG.!
xH.!
xI.!
xJ.!
xK.!
xL.!
xM.!
xN.!
xO.!
xP.!
xQ.!
xR.!
xS.!
xT.!
xU.!
x+.!
xV.!
xW.!
xX.!
xY.!
xZ.!
x[.!
x\.!
x].!
x^.!
x_.!
x`.!
xa.!
xb.!
xc.!
xd.!
xe.!
xf.!
xg.!
xh.!
xi.!
xj.!
xk.!
xl.!
xm.!
xn.!
xo.!
xp.!
xq.!
xr.!
xs.!
xz.!
x{.!
x|.!
x~.!
x!/!
x"/!
x#/!
x$/!
1%/!
x&/!
x'/!
x(/!
x)/!
x*/!
x+/!
x,/!
x-/!
x./!
x0/!
x1/!
x2/!
x3/!
x4/!
x5/!
x6/!
x7/!
x8/!
x9/!
x:/!
x;/!
x</!
x=/!
x>/!
x@/!
xA/!
xB/!
xC/!
xD/!
xE/!
xF/!
xG/!
xH/!
xI/!
xJ/!
xK/!
xL/!
xM/!
xN/!
xP/!
xQ/!
xR/!
xS/!
xT/!
xU/!
xV/!
xW/!
xX/!
xY/!
xZ/!
x[/!
x\/!
x]/!
x^/!
05*
14*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
0+*
0**
0)*
0(*
0'*
0&*
0%*
0$*
xa)
0z(
0y(
0x(
1w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
xh(
0y.!
0x.!
0D2
1qx
0MD
0LD
0KD
0JD
0ID
0HD
0GD
0FD
0ED
0QC
0PC
0OC
0NC
0MC
0LC
0KC
0JC
0IC
0UB
0TB
0SB
0RB
0QB
0PB
0OB
0NB
0MB
0YA
0XA
0WA
0VA
0UA
0TA
0SA
0RA
0QA
0]@
0\@
0[@
0Z@
0Y@
0X@
0W@
0V@
0U@
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
0Y?
0e>
0d>
0c>
0b>
0a>
0`>
0_>
0^>
0]>
0i=
0h=
0g=
0f=
0e=
0d=
0c=
0b=
0a=
0m<
0l<
0k<
0j<
0i<
0h<
0g<
0f<
0e<
0q;
0p;
0o;
0n;
0m;
0l;
0k;
0j;
0i;
0u:
0t:
0s:
0r:
0q:
0p:
0o:
0n:
0m:
0y9
0x9
0w9
0v9
0u9
0t9
0s9
0r9
0q9
0}8
0|8
0{8
0z8
0y8
0x8
0w8
0v8
0u8
0#8
0"8
0!8
0~7
0}7
0|7
0{7
0z7
0y7
0'7
0&7
0%7
0$7
0#7
0"7
0!7
0~6
0}6
0+6
0*6
0)6
0(6
0'6
0&6
0%6
0$6
0#6
0OT
0NT
0MT
0LT
0KT
0JT
0IT
0HT
0GT
0SS
0RS
0QS
0PS
0OS
0NS
0MS
0LS
0KS
0WR
0VR
0UR
0TR
0SR
0RR
0QR
0PR
0OR
0NR
0MR
0LR
0KR
0WQ
0VQ
0UQ
0TQ
0SQ
0RQ
0QQ
0PQ
0OQ
0NQ
0MQ
0LQ
0KQ
0WP
0VP
0UP
0TP
0SP
0RP
0QP
0PP
0OP
0[O
0ZO
0YO
0XO
0WO
0VO
0UO
0TO
0SO
0_N
0^N
0]N
0\N
0[N
0ZN
0YN
0XN
0WN
0cM
0bM
0aM
0`M
0_M
0^M
0]M
0\M
0[M
0ZM
0YM
0XM
0WM
0cL
0bL
0aL
0`L
0_L
0^L
0]L
0\L
0[L
0gK
0fK
0eK
0dK
0cK
0bK
0aK
0`K
0_K
0kJ
0jJ
0iJ
0hJ
0gJ
0fJ
0eJ
0dJ
0cJ
0oI
0nI
0mI
0lI
0kI
0jI
0iI
0hI
0gI
0fI
0eI
0qH
0pH
0oH
0nH
0mH
0lH
0kH
0jH
0iH
0uG
0tG
0sG
0rG
0qG
0pG
0oG
0nG
0mG
0yF
0xF
0wF
0vF
0uF
0tF
0sF
0rF
0qF
0}E
0|E
0{E
0zE
0yE
0xE
0wE
0vE
0uE
0tE
0Pd
0Od
0Nd
0Md
0Ld
0Kd
0Jd
0Id
xHd
xGd
xFd
xEd
0Dd
0Pc
0Oc
0Nc
0Mc
0Lc
0Kc
0Jc
0Ic
xHc
xGc
xFc
xEc
0Dc
0Pb
0Ob
0Nb
0Mb
0Lb
0Kb
0Jb
0Ib
0Hb
0Ta
0Sa
0Ra
0Qa
0Pa
0Oa
0Na
0Ma
0La
0X`
0W`
0V`
0U`
0T`
0S`
0R`
0Q`
xP`
xO`
xN`
xM`
0L`
0X_
0W_
0V_
0U_
0T_
0S_
0R_
0Q_
0P_
0\^
0[^
0Z^
0Y^
0X^
0W^
0V^
0U^
0T^
0`]
0_]
0^]
0]]
0\]
0[]
0Z]
0Y]
0X]
0d\
0c\
0b\
0a\
0`\
0_\
0^\
0]\
x\\
x[\
0Z\
0f[
0e[
0d[
0c[
0b[
0a[
0`[
0_[
0^[
0jZ
0iZ
0hZ
0gZ
0fZ
0eZ
0dZ
0cZ
0bZ
0nY
0mY
0lY
0kY
0jY
0iY
0hY
0gY
0fY
0rX
0qX
0pX
0oX
0nX
0mX
0lX
0kX
0jX
0vW
0uW
0tW
0sW
0rW
0qW
0pW
0oW
0nW
0zV
0yV
0xV
0wV
0vV
0uV
0tV
0sV
0rV
0~U
0}U
0|U
0{U
0zU
0yU
0xU
0wU
0vU
0Rt
0Qt
0Pt
0Ot
0Nt
0Mt
0Lt
0Kt
0Jt
0It
0Ht
0Gt
0Ft
0Rs
0Qs
0Ps
0Os
0Ns
0Ms
0Ls
0Ks
0Js
0Is
0Hs
0Gs
0Fs
0Rr
0Qr
0Pr
0Or
0Nr
0Mr
0Lr
0Kr
0Jr
0Vq
0Uq
0Tq
0Sq
0Rq
0Qq
0Pq
0Oq
0Nq
0Zp
0Yp
0Xp
0Wp
0Vp
0Up
0Tp
0Sp
0Rp
0Qp
0Pp
0Op
0Np
0Zo
0Yo
0Xo
0Wo
0Vo
0Uo
0To
0So
0Ro
0^n
0]n
0\n
0[n
0Zn
0Yn
0Xn
0Wn
0Vn
0bm
0am
0`m
0_m
0^m
0]m
0\m
0[m
0Zm
0fl
0el
0dl
0cl
0bl
0al
0`l
0_l
0^l
0]l
0\l
0hk
0gk
0fk
0ek
0dk
0ck
0bk
0ak
0`k
0lj
0kj
0jj
0ij
0hj
0gj
0fj
0ej
0dj
0pi
0oi
0ni
0mi
0li
0ki
0ji
0ii
0hi
0th
0sh
0rh
0qh
0ph
0oh
0nh
0mh
0lh
0kh
0wg
0vg
0ug
0tg
0sg
0rg
0qg
0pg
0og
0{f
0zf
0yf
0xf
0wf
0vf
0uf
0tf
0sf
0!f
0~e
0}e
0|e
0{e
0ze
0ye
0xe
0we
0V*!
0U*!
0T*!
0S*!
0R*!
0Q*!
0P*!
0O*!
0N*!
0Z)!
0Y)!
0X)!
0W)!
0V)!
0U)!
0T)!
0S)!
0R)!
0^(!
0](!
0\(!
0[(!
0Z(!
0Y(!
0X(!
0W(!
0V(!
0b'!
0a'!
0`'!
0_'!
0^'!
0]'!
0\'!
0['!
0Z'!
0f&!
0e&!
0d&!
0c&!
0b&!
0a&!
0`&!
0_&!
0^&!
0j%!
0i%!
0h%!
0g%!
0f%!
0e%!
0d%!
0c%!
0b%!
0n$!
0m$!
0l$!
0k$!
0j$!
0i$!
0h$!
0g$!
0f$!
0r#!
0q#!
0p#!
0o#!
0n#!
0m#!
0l#!
0k#!
0j#!
0v"!
0u"!
0t"!
0s"!
0r"!
0q"!
0p"!
0o"!
0n"!
0z!!
0y!!
0x!!
0w!!
0v!!
0u!!
0t!!
0s!!
0r!!
0~~
0}~
0|~
0{~
0z~
0y~
0x~
0w~
0v~
0$~
0#~
0"~
0!~
0~}
0}}
0|}
0{}
0z}
0(}
0'}
0&}
0%}
0$}
0#}
0"}
0!}
0~|
0,|
0+|
0*|
0)|
0(|
0'|
0&|
0%|
0$|
00{
0/{
0.{
0-{
0,{
0+{
0*{
0){
0({
04z
03z
02z
01z
00z
0/z
0.z
0-z
0,z
xv.!
xw.!
x{0!
$end
#1
0!(
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0x'
0y'
0z'
0n'
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0^$
0_$
0~'
0p"
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0u'
0v'
0w'
0m'
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0\$
0]$
0h'
0K$
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0o"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0}'
0r'
0s'
0t'
0l'
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0g'
0Z$
0[$
0J$
0j'
0!&
0}%
0f$
0g$
0h$
0i$
0a$
0W$
0U$
0S$
0O$
0P$
0Q$
0H$
0F$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0U+
0T+
0S+
0R+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0#,
0",
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
0s+
0r+
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0&,
0%,
0$,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
07,
06,
05,
04,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0d,
0#(
0|'
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
0$)
1')
1()
0*)
0-)
04)
07)
0:)
0=)
0D)
0G)
0J)
0M)
0T)
0W)
0Z)
0])
1{x
1Ou
1Qu
1Uu
1Wu
1[u
1]u
1au
1cu
1gu
1iu
1mu
1ou
1su
1uu
1yu
1{u
1Bv
1Dv
1Hv
1Jv
1Nv
1Pv
1Tv
1Vv
1Zv
1\v
1`v
1bv
1fv
1hv
1lv
1nv
15w
17w
1;w
1=w
1Aw
1Cw
1Gw
1Iw
1Mw
1Ow
1Sw
1Uw
1Yw
1[w
1_w
1aw
1(x
1*x
1.x
10x
14x
16x
1:x
1<x
1@x
1Bx
1Fx
1Hx
1Lx
1Nx
1Rx
1Tx
1S+!
1U+!
1Y+!
1[+!
1_+!
1a+!
1e+!
1g+!
1k+!
1m+!
1q+!
1s+!
1w+!
1y+!
1}+!
1!,!
1F,!
1H,!
1L,!
1N,!
1R,!
1T,!
1X,!
1Z,!
1^,!
1`,!
1d,!
1f,!
1j,!
1l,!
1p,!
1r,!
19-!
1;-!
1?-!
1A-!
1E-!
1G-!
1K-!
1M-!
1Q-!
1S-!
1W-!
1Y-!
1]-!
1_-!
1c-!
1e-!
1,.!
1..!
12.!
14.!
18.!
1:.!
1>.!
1@.!
1D.!
1F.!
1J.!
1L.!
1P.!
1R.!
1V.!
1X.!
1!v
1#v
1'v
1)v
1-v
1/v
13v
15v
1rv
1tv
1xv
1zv
1~v
1"w
1&w
1(w
1ew
1gw
1kw
1mw
1qw
1sw
1ww
1yw
1Xx
1Zx
1^x
1`x
1dx
1fx
1jx
1lx
1%,!
1',!
1+,!
1-,!
11,!
13,!
17,!
19,!
1v,!
1x,!
1|,!
1~,!
1$-!
1&-!
1*-!
1,-!
1i-!
1k-!
1o-!
1q-!
1u-!
1w-!
1{-!
1}-!
1\.!
1^.!
1b.!
1d.!
1h.!
1j.!
1n.!
1p.!
1{0!
0r.!
0l.!
0f.!
0`.!
0!.!
0y-!
0s-!
0m-!
0.-!
0(-!
0"-!
0z,!
0;,!
05,!
0/,!
0),!
0nx
0hx
0bx
0\x
0{w
0uw
0ow
0iw
0*w
0$w
0|v
0vv
07v
01v
0+v
0%v
0Z.!
0T.!
0N.!
0H.!
0B.!
0<.!
06.!
00.!
0g-!
0a-!
0[-!
0U-!
0O-!
0I-!
0C-!
0=-!
0t,!
0n,!
0h,!
0b,!
0\,!
0V,!
0P,!
0J,!
0#,!
0{+!
0u+!
0o+!
0i+!
0c+!
0]+!
0W+!
0Vx
0Px
0Jx
0Dx
0>x
08x
02x
0,x
0cw
0]w
0Ww
0Qw
0Kw
0Ew
0?w
09w
0pv
0jv
0dv
0^v
0Xv
0Rv
0Lv
0Fv
0}u
0wu
0qu
0ku
0eu
0_u
0Yu
0Su
1_)
1\)
1Y)
1V)
1O)
1L)
1I)
1F)
1?)
1<)
19)
16)
1/)
1,)
0")
1!#
0"#
0~"
0#)
0{(
01)
02)
03)
0|(
0A)
0B)
0C)
0}(
0Q)
0R)
0S)
0h(
0D(
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0d'
0A
0-!
0U
0V
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0o1
0n1
0m1
0l1
0k1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0h4
0g4
0f4
0e4
0d4
0c4
0b4
0a4
0T2
0S2
0R2
0Q2
0P2
0O2
0N2
0M2
0L2
0K2
0J2
0I2
0H2
0G2
0F2
0E2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
0\2
0[2
0Z2
0Y2
0X2
0W2
0V2
0U2
0_1
0^1
0]1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
0U1
0T1
0S1
0R1
0Q1
0P1
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
1#'
1"'
1!'
1~&
1}&
1|&
1{&
1z&
1y&
0x&
0w&
0v&
0u&
0t&
1s&
1r&
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0{,
0z,
0y,
0x,
0w,
0v,
0u,
0t,
0D
0C
0B
0f(
1e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0\/!
0Y/!
0V/!
0S/!
0L/!
0I/!
0F/!
0C/!
0</!
09/!
06/!
03/!
0,/!
0)/!
0&/!
0#/!
0Ty
0Qy
0Ny
0Ky
0Dy
0Ay
0>y
0;y
04y
01y
0.y
0+y
1cA
1eA
1iA
1kA
1oA
1qA
1uA
1wA
1{A
1#B
1)B
1/B
1_B
1aB
1eB
1gB
1kB
1mB
1qB
1sB
1wB
1}B
1%C
1+C
1[C
1]C
1aC
1cC
1gC
1iC
1mC
1oC
1sC
1yC
1!D
1'D
1WD
1YD
1]D
1_D
1cD
1eD
1iD
1kD
1oD
1uD
1{D
1#E
1aQ
1gQ
1mQ
1sQ
1yQ
1!R
1'R
1-R
1aR
1gR
1mR
1sR
1yR
1!S
1'S
1-S
1]S
1_S
1cS
1eS
1iS
1kS
1oS
1qS
1uS
1{S
1#T
1)T
1YT
1[T
1_T
1aT
1eT
1gT
1kT
1mT
1qT
1wT
1}T
1%U
1^a
1`a
1da
1fa
1ja
1la
1pa
1ra
1va
1|a
1$b
1*b
1Zb
1\b
1`b
1bb
1fb
1hb
1lb
1nb
1rb
1xb
1~b
1&c
1Zc
1\c
1`c
1bc
1fc
1hc
1lc
1nc
1rc
1xc
1~c
1&d
1Zd
1\d
1`d
1bd
1fd
1hd
1ld
1nd
1rd
1xd
1~d
1&e
1`q
1bq
1fq
1hq
1lq
1nq
1rq
1tq
1xq
1~q
1&r
1,r
1\r
1^r
1br
1dr
1hr
1jr
1nr
1pr
1tr
1zr
1"s
1(s
1\s
1bs
1hs
1ns
1ts
1zs
1"t
1(t
1\t
1bt
1ht
1nt
1tt
1zt
1"u
1(u
0$y
1l'!
1n'!
1r'!
1t'!
1x'!
1z'!
1~'!
1"(!
1&(!
1,(!
12(!
18(!
1h(!
1j(!
1n(!
1p(!
1t(!
1v(!
1z(!
1|(!
1")!
1()!
1.)!
14)!
1d)!
1f)!
1j)!
1l)!
1p)!
1r)!
1v)!
1x)!
1|)!
1$*!
1**!
10*!
1`*!
1b*!
1f*!
1h*!
1l*!
1n*!
1r*!
1t*!
1x*!
1~*!
1&+!
1,+!
1s=
1u=
1y=
1{=
1!>
1#>
1'>
1)>
1->
13>
19>
1?>
1o>
1q>
1u>
1w>
1{>
1}>
1#?
1%?
1)?
1/?
15?
1;?
1k?
1m?
1q?
1s?
1w?
1y?
1}?
1!@
1%@
1+@
11@
17@
1g@
1i@
1m@
1o@
1s@
1u@
1y@
1{@
1!A
1'A
1-A
13A
1mM
1sM
1yM
1!N
1'N
1-N
13N
19N
1iN
1kN
1oN
1qN
1uN
1wN
1{N
1}N
1#O
1)O
1/O
15O
1eO
1gO
1kO
1mO
1qO
1sO
1wO
1yO
1}O
1%P
1+P
11P
1aP
1cP
1gP
1iP
1mP
1oP
1sP
1uP
1yP
1!Q
1'Q
1-Q
1j]
1l]
1p]
1r]
1v]
1x]
1|]
1~]
1$^
1*^
10^
16^
1f^
1h^
1l^
1n^
1r^
1t^
1x^
1z^
1~^
1&_
1,_
12_
1b_
1d_
1h_
1j_
1n_
1p_
1t_
1v_
1z_
1"`
1(`
1.`
1b`
1d`
1h`
1j`
1n`
1p`
1t`
1v`
1z`
1"a
1(a
1.a
1lm
1nm
1rm
1tm
1xm
1zm
1~m
1"n
1&n
1,n
12n
18n
1hn
1jn
1nn
1pn
1tn
1vn
1zn
1|n
1"o
1(o
1.o
14o
1do
1fo
1jo
1lo
1po
1ro
1vo
1xo
1|o
1$p
1*p
10p
1dp
1jp
1pp
1vp
1|p
1$q
1*q
10q
0!y
1|#!
1~#!
1$$!
1&$!
1*$!
1,$!
10$!
12$!
16$!
1<$!
1B$!
1H$!
1x$!
1z$!
1~$!
1"%!
1&%!
1(%!
1,%!
1.%!
12%!
18%!
1>%!
1D%!
1t%!
1v%!
1z%!
1|%!
1"&!
1$&!
1(&!
1*&!
1.&!
14&!
1:&!
1@&!
1p&!
1r&!
1v&!
1x&!
1|&!
1~&!
1$'!
1&'!
1*'!
10'!
16'!
1<'!
1%:
1':
1+:
1-:
11:
13:
17:
19:
1=:
1C:
1I:
1O:
1!;
1#;
1';
1);
1-;
1/;
13;
15;
19;
1?;
1E;
1K;
1{;
1};
1#<
1%<
1)<
1+<
1/<
11<
15<
1;<
1A<
1G<
1w<
1y<
1}<
1!=
1%=
1'=
1+=
1-=
11=
17=
1==
1C=
1yI
1!J
1'J
1)J
1-J
1/J
13J
19J
1?J
1EJ
1uJ
1wJ
1{J
1}J
1#K
1%K
1)K
1+K
1/K
15K
1;K
1AK
1qK
1sK
1wK
1yK
1}K
1!L
1%L
1'L
1+L
11L
17L
1=L
1mL
1oL
1sL
1uL
1yL
1{L
1!M
1#M
1'M
1-M
13M
19M
1xY
1zY
1~Y
1"Z
1&Z
1(Z
1,Z
1.Z
12Z
18Z
1>Z
1DZ
1tZ
1vZ
1zZ
1|Z
1"[
1$[
1([
1*[
1.[
14[
1:[
1@[
1p[
1r[
1v[
1x[
1|[
1~[
1$\
1&\
1*\
10\
16\
1<\
1n\
1p\
1t\
1v\
1z\
1|\
1"]
1$]
1(]
1.]
14]
1:]
1zi
1|i
1"j
1$j
1(j
1*j
1.j
10j
14j
1:j
1@j
1Fj
1vj
1xj
1|j
1~j
1$k
1&k
1*k
1,k
10k
16k
1<k
1Bk
1rk
1tk
1xk
1zk
1~k
1"l
1&l
1(l
1,l
12l
18l
1>l
1pl
1rl
1vl
1xl
1|l
1$m
1*m
10m
16m
1<m
0|x
1.~
10~
14~
16~
1:~
1<~
1@~
1B~
1F~
1L~
1R~
1X~
1*!!
1,!!
10!!
12!!
16!!
18!!
1<!!
1>!!
1B!!
1H!!
1N!!
1T!!
1&"!
1("!
1,"!
1."!
12"!
14"!
18"!
1:"!
1>"!
1D"!
1J"!
1P"!
1"#!
1$#!
1(#!
1*#!
1.#!
10#!
14#!
16#!
1:#!
1@#!
1F#!
1L#!
156
1;6
1A6
1G6
1M6
1S6
1Y6
1_6
117
177
1=7
1C7
1I7
1O7
1U7
1[7
1-8
138
198
1?8
1E8
1K8
1Q8
1W8
1)9
1/9
159
1;9
1A9
1G9
1M9
1S9
1)F
1/F
15F
1;F
1AF
1GF
1MF
1SF
1%G
1+G
11G
17G
1=G
1CG
1IG
1OG
1!H
1'H
1-H
13H
19H
1?H
1EH
1KH
1{H
1#I
1)I
1/I
15I
1;I
1AI
1GI
1*V
10V
16V
1<V
1BV
1HV
1NV
1TV
1&W
1,W
12W
18W
1>W
1DW
1JW
1PW
1"X
1(X
1.X
14X
1:X
1@X
1FX
1LX
1|X
1$Y
1*Y
10Y
16Y
1<Y
1BY
1HY
1+f
11f
17f
1=f
1Cf
1If
1Of
1Uf
1'g
1-g
13g
19g
1?g
1Eg
1Kg
1Qg
1#h
1)h
1/h
15h
1;h
1Ah
1Gh
1Mh
1~h
1&i
1,i
12i
18i
1>i
1Di
1Ji
0yx
1>z
1Dz
1Jz
1Pz
1Vz
1\z
1bz
1hz
1:{
1@{
1F{
1L{
1R{
1X{
1^{
1d{
16|
1<|
1B|
1H|
1N|
1T|
1Z|
1`|
12}
18}
1>}
1D}
1J}
1P}
1V}
1\}
176
1<9
10I
1,Y
11Y
12Y
1.i
13i
1Uy
0X4
1@}
1E}
169
1=9
1*I
11I
1&Y
1+Y
1(i
1-i
1Ry
0W4
1:}
1?}
109
179
1$I
1+I
1~X
1%Y
1"i
1'i
1Oy
0V4
14}
19}
1*9
119
1|H
1%I
16X
1}X
17h
1!i
1Ly
0U4
1J|
13}
1@8
1+9
14H
1}H
10X
15X
11h
16h
1Ey
0T4
1D|
1I|
1:8
1A8
1.H
15H
1*X
1/X
1+h
10h
1By
0S4
1>|
1C|
148
1;8
1(H
1/H
1$X
1)X
1%h
1*h
1?y
0R4
18|
1=|
1.8
158
1"H
1)H
1:W
1#X
1;g
1$h
1<y
0Q4
1N{
17|
1D7
1/8
18G
1#H
14W
19W
15g
1:g
15y
0P4
1H{
1M{
1>7
1E7
12G
19G
1.W
13W
1/g
14g
12y
0O4
1B{
1G{
187
1?7
1,G
13G
1(W
1-W
1)g
1.g
1/y
0N4
1<{
1A{
127
197
1&G
1-G
1>V
1'W
1?f
1(g
1,y
0M4
1Rz
1;{
1H6
137
1<F
1'G
18V
1=V
19f
1>f
1%y
0L4
1Lz
1Qz
1B6
1I6
16F
1=F
12V
17V
13f
18f
1"y
0K4
1Fz
1Kz
1<6
1C6
10F
17F
1,V
11V
1-f
12f
1}x
0J4
1@z
1Ez
166
1=6
1*F
11F
1+V
1,f
1zx
0I4
1?z
1F}
1]/!
1Z/!
1W/!
1T/!
1M/!
1J/!
1G/!
1D/!
1=/!
1:/!
17/!
14/!
1-/!
1*/!
1'/!
1$/!
0~.!
0H}
0Az
0vx
0.f
0-V
03F
0,F
0?6
086
0Gz
0Bz
04f
0/f
03V
0.V
09F
02F
0E6
0>6
0Mz
0Hz
0:f
05f
09V
04V
0?F
08F
0K6
0D6
0Sz
0Nz
0@f
0;f
0?V
0:V
0)G
0>F
057
0J6
0={
0Tz
0*g
0Af
0)W
0@V
0/G
0(G
0;7
047
0C{
0>{
00g
0+g
0/W
0*W
05G
0.G
0A7
0:7
0I{
0D{
06g
01g
05W
00W
0;G
04G
0G7
0@7
0O{
0J{
0<g
07g
0;W
06W
0%H
0:G
018
0F7
09|
0P{
0&h
0=g
0%X
0<W
0+H
0$H
078
008
0?|
0:|
0,h
0'h
0+X
0&X
01H
0*H
0=8
068
0E|
0@|
02h
0-h
01X
0,X
07H
00H
0C8
0<8
0K|
0F|
08h
03h
07X
02X
0!I
06H
0-9
0B8
05}
0L|
0#i
09h
0!Y
08X
0'I
0~H
039
0,9
0;}
06}
0)i
0$i
0'Y
0"Y
0-I
0&I
099
029
0A}
0<}
0/i
0*i
0-Y
0(Y
03I
0,I
0?9
089
0G}
0B}
05i
00i
04Y
03Y
0.Y
02I
0>9
096
063
08#!
02#!
0,#!
0&#!
0<"!
06"!
00"!
0*"!
0@!!
0:!!
04!!
0.!!
0D~
0>~
08~
02~
1~x
0zl
0tl
0*l
0$l
0|k
0vk
0.k
0(k
0"k
0zj
02j
0,j
0&j
0~i
0&]
0~\
0x\
0r\
0(\
0"\
0z[
0t[
0,[
0&[
0~Z
0xZ
00Z
0*Z
0$Z
0|Y
0%M
0}L
0wL
0qL
0)L
0#L
0{K
0uK
0-K
0'K
0!K
0yJ
01J
0+J
0/=
0)=
0#=
0{<
03<
0-<
0'<
0!<
07;
01;
0+;
0%;
0;:
05:
0/:
0):
0('!
0"'!
0z&!
0t&!
0,&!
0&&!
0~%!
0x%!
00%!
0*%!
0$%!
0|$!
04$!
0.$!
0($!
0"$!
1#y
0zo
0to
0no
0ho
0~n
0xn
0rn
0ln
0$n
0|m
0vm
0pm
0x`
0r`
0l`
0f`
0x_
0r_
0l_
0f_
0|^
0v^
0p^
0j^
0"^
0z]
0t]
0n]
0wP
0qP
0kP
0eP
0{O
0uO
0oO
0iO
0!O
0yN
0sN
0mN
0}@
0w@
0q@
0k@
0#@
0{?
0u?
0o?
0'?
0!?
0y>
0s>
0+>
0%>
0}=
0w=
0v*!
0p*!
0j*!
0d*!
0z)!
0t)!
0n)!
0h)!
0~(!
0x(!
0r(!
0l(!
0$(!
0|'!
0v'!
0p'!
1&y
0rr
0lr
0fr
0`r
0vq
0pq
0jq
0dq
0pd
0jd
0dd
0^d
0pc
0jc
0dc
0^c
0pb
0jb
0db
0^b
0ta
0na
0ha
0ba
0oT
0iT
0cT
0]T
0sS
0mS
0gS
0aS
0mD
0gD
0aD
0[D
0qC
0kC
0eC
0_C
0uB
0oB
0iB
0cB
0yA
0sA
0mA
0gA
1-y
10y
13y
16y
1=y
1@y
1Cy
1Fy
1My
1Py
1Sy
1Vy
0!2
1(/!
1+/!
1./!
15/!
18/!
1;/!
1>/!
1E/!
1H/!
1K/!
1N/!
1U/!
1X/!
1[/!
1^/!
0v.!
0R/!
0Q/!
0P/!
0|.!
0B/!
0A/!
0@/!
0{.!
02/!
01/!
00/!
0z.!
0"/!
0!/!
0Jy
0Iy
0Hy
0tx
0:y
09y
08y
0sx
0*y
0)y
0(y
0rx
0xx
0wx
1T+!
1:6
1@9
14I
1/Y
15Y
11i
17i
1C}
1I}
1:9
1.I
1)Y
1+i
1=}
149
1(I
1#Y
1%i
17}
1.9
1"I
19X
1:h
1M|
1D8
18H
13X
14h
1G|
1>8
12H
1-X
1.h
1A|
188
1,H
1'X
1(h
1;|
128
1&H
1=W
1>g
1Q{
1H7
1<G
17W
18g
1K{
1B7
16G
11W
12g
1E{
1<7
10G
1+W
1,g
1?{
167
1*G
1AV
1Bf
1Uz
1L6
1@F
1;V
1<f
1Oz
1F6
1:F
15V
16f
1Iz
1@6
14F
1/V
10f
1Cz
1.F
053
0~1
1Z+!
0~E
05z
0"f
0!V
0"F
0.6
07z
0$f
0#V
0$F
006
09z
0&f
0%V
0&F
026
0;z
0(f
0'V
0zF
0(7
01{
0|f
0{V
0|F
0*7
03{
0~f
0}V
0~F
0,7
05{
0"g
0!W
0"G
0.7
07{
0$g
0#W
0vG
0$8
0-|
0xg
0wW
0xG
0&8
0/|
0zg
0yW
0zG
0(8
01|
0|g
0{W
0|G
0*8
03|
0~g
0}W
0rH
0~8
0)}
0uh
0sX
0tH
0"9
0+}
0wh
0uX
0vH
0$9
0/}
0-}
0{h
0yh
0yX
0wX
0xH
0&9
0,6
0V+!
043
033
023
013
003
0/3
0.3
0-3
0,3
0+3
0*3
0)3
0(3
0'3
0}1
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0w.!
0L1
1?.!
19.!
13.!
1-.!
1L-!
1F-!
1@-!
1:-!
1Y,!
1S,!
1M,!
1G,!
1f+!
1`+!
1X+!
1f6
1l9
1`I
1[Y
1aY
1]i
1ci
1o}
1u}
1f9
1ZI
1UY
1Wi
1i}
1`9
1TI
1OY
1Qi
1c}
1Z9
1NI
1eX
1fh
1y|
1p8
1dH
1_X
1`h
1s|
1j8
1^H
1YX
1Zh
1m|
1d8
1XH
1SX
1Th
1g|
1^8
1RH
1iW
1jg
1}{
1t7
1hG
1cW
1dg
1w{
1n7
1bG
1]W
1^g
1q{
1h7
1\G
1WW
1Xg
1k{
1b7
1VG
1mV
1nf
1#{
1x6
1lF
1gV
1hf
1{z
1r6
1fF
1aV
1bf
1uz
1l6
1`F
1[V
1\f
1oz
1ZF
0\+!
1^+!
0\F
0qz
0^f
0]V
0bF
0n6
0wz
0df
0cV
0hF
0t6
0}z
0jf
0iV
0nF
0z6
0%{
0pf
0oV
0XG
0d7
0m{
0Zg
0YW
0^G
0j7
0s{
0`g
0_W
0dG
0p7
0y{
0fg
0eW
0jG
0v7
0!|
0lg
0kW
0TH
0`8
0i|
0Vh
0UX
0ZH
0f8
0o|
0\h
0[X
0`H
0l8
0u|
0bh
0aX
0fH
0r8
0{|
0hh
0gX
0PI
0\9
0e}
0Si
0QY
0VI
0b9
0k}
0Yi
0WY
0\I
0h9
0w}
0q}
0ei
0_i
0cY
0]Y
0bI
0n9
0h6
0J+!
0b+!
0h+!
0I,!
0O,!
0U,!
0[,!
0<-!
0B-!
0H-!
0N-!
0/.!
05.!
0;.!
0A.!
1C.!
1=.!
17.!
11.!
1P-!
1J-!
1D-!
1>-!
1],!
1W,!
1Q,!
1K,!
1j+!
1d+!
1&,!
1j6
1p9
1dI
1_Y
1eY
1ai
1gi
1s}
1y}
1j9
1^I
1YY
1[i
1m}
1d9
1XI
1SY
1Ui
1g}
1^9
1RI
1iX
1jh
1}|
1t8
1hH
1cX
1dh
1w|
1n8
1bH
1]X
1^h
1q|
1h8
1\H
1WX
1Xh
1k|
1b8
1VH
1mW
1ng
1#|
1x7
1lG
1gW
1hg
1{{
1r7
1fG
1aW
1bg
1u{
1l7
1`G
1[W
1\g
1o{
1f7
1ZG
1qV
1rf
1'{
1|6
1pF
1kV
1lf
1!{
1v6
1jF
1eV
1ff
1yz
1p6
1dF
1_V
1`f
1sz
1^F
0L+!
1,,!
0SE
0iy
0Ve
0UU
0RE
0_5
0hy
0Ue
0TU
0QE
0^5
0gy
0Te
0SU
0PE
0]5
0fy
0Se
0RU
0OE
0\5
0ey
0Re
0QU
0NE
0[5
0dy
0Qe
0PU
0ME
0Z5
0cy
0Pe
0OU
0LE
0Y5
0by
0Oe
0NU
0KE
0X5
0ay
0Ne
0MU
0JE
0W5
0`y
0Me
0LU
0IE
0V5
0_y
0Le
0KU
0HE
0U5
0^y
0Ke
0JU
0GE
0T5
0]y
0Je
0IU
0FE
0S5
0\y
0Ie
0HU
0EE
0R5
0Zy
0[y
0Ge
0He
0FU
0GU
0DE
0Q5
0`5
0(,!
0N+!
0P+!
0=,!
0?,!
0A,!
0C,!
00-!
02-!
04-!
06-!
0#.!
0%.!
0'.!
0).!
1o.!
1i.!
1c.!
1].!
1|-!
1v-!
1p-!
1j-!
1+-!
1%-!
1},!
1w,!
18,!
12,!
1*,!
1&:
1,=
1"M
1{\
1#]
1}l
1%m
1/#!
15#!
1&=
1zL
1u\
1wl
1)#!
1~<
1tL
1o\
1ql
1##!
1x<
1nL
1%\
1'l
19"!
10<
1&L
1}[
1!l
13"!
1*<
1~K
1w[
1yk
1-"!
1$<
1xK
1q[
1sk
1'"!
1|;
1rK
1)[
1+k
1=!!
14;
1*K
1#[
1%k
17!!
1.;
1$K
1{Z
1}j
11!!
1(;
1|J
1uZ
1wj
1+!!
1";
1vJ
1-Z
1/j
1A~
18:
1.J
1'Z
1)j
1;~
12:
1(J
1!Z
1#j
15~
1,:
1"J
1yY
1{i
1/~
1zI
0.,!
10,!
0|I
01~
0}i
0{Y
0$J
0.:
07~
0%j
0#Z
0*J
04:
0=~
0+j
0)Z
00J
0::
0C~
01j
0/Z
0xJ
0$;
0-!!
0yj
0wZ
0~J
0*;
03!!
0!k
0}Z
0&K
00;
09!!
0'k
0%[
0,K
06;
0?!!
0-k
0+[
0tK
0~;
0)"!
0uk
0s[
0zK
0&<
0/"!
0{k
0y[
0"L
0,<
05"!
0#l
0!\
0(L
02<
0;"!
0)l
0'\
0pL
0z<
0%#!
0sl
0q\
0vL
0"=
0+#!
0yl
0w\
0|L
0(=
07#!
01#!
0'm
0!m
0%]
0}\
0$M
0.=
0(:
0t2
04,!
0:,!
0y,!
0!-!
0'-!
0--!
0l-!
0r-!
0x-!
0~-!
0_.!
0e.!
0k.!
0q.!
1s.!
1m.!
1g.!
1a.!
1".!
1z-!
1t-!
1n-!
1/-!
1)-!
1#-!
1{,!
1<,!
16,!
1*:
10=
1&M
1!]
1']
1#m
1)m
13#!
19#!
1*=
1~L
1y\
1{l
1-#!
1$=
1xL
1s\
1ul
1'#!
1|<
1rL
1)\
1+l
1="!
14<
1*L
1#\
1%l
17"!
1.<
1$L
1{[
1}k
11"!
1(<
1|K
1u[
1wk
1+"!
1"<
1vK
1-[
1/k
1A!!
18;
1.K
1'[
1)k
1;!!
12;
1(K
1![
1#k
15!!
1,;
1"K
1yZ
1{j
1/!!
1&;
1zJ
11Z
13j
1E~
1<:
12J
1+Z
1-j
1?~
16:
1,J
1%Z
1'j
19~
10:
1&J
1}Y
1!j
13~
1~I
0s2
0pI
0%~
0qi
0oY
0rI
0|9
0'~
0si
0qY
0tI
0~9
0)~
0ui
0sY
0vI
0":
0+~
0wi
0uY
0lJ
0v:
0!!!
0mj
0kZ
0nJ
0x:
0#!!
0oj
0mZ
0pJ
0z:
0%!!
0qj
0oZ
0rJ
0|:
0'!!
0sj
0qZ
0hK
0r;
0{!!
0ik
0g[
0jK
0t;
0}!!
0kk
0i[
0lK
0v;
0!"!
0mk
0k[
0nK
0x;
0#"!
0ok
0m[
0dL
0n<
0w"!
0gl
0e\
0fL
0p<
0y"!
0il
0g\
0hL
0r<
0}"!
0{"!
0ml
0kl
0k\
0i\
0jL
0t<
0z9
0r2
0q2
0p2
0o2
0n2
0m2
0l2
0k2
0j2
0i2
0h2
0g2
0f2
0e2
1V:
1\=
1RM
1M]
1S]
1Om
1Um
1_#!
1e#!
1V=
1LM
1G]
1Im
1Y#!
1P=
1FM
1A]
1Cm
1S#!
1J=
1@M
1U\
1Wl
1i"!
1`<
1VL
1O\
1Ql
1c"!
1Z<
1PL
1I\
1Kl
1]"!
1T<
1JL
1C\
1El
1W"!
1N<
1DL
1Y[
1[k
1m!!
1d;
1ZK
1S[
1Uk
1g!!
1^;
1TK
1M[
1Ok
1a!!
1X;
1NK
1G[
1Ik
1[!!
1R;
1HK
1]Z
1_j
1q~
1h:
1^J
1WZ
1Yj
1k~
1b:
1XJ
1QZ
1Sj
1e~
1\:
1RJ
1KZ
1Mj
1_~
1LJ
0NJ
0a~
0Oj
0MZ
0TJ
0^:
0g~
0Uj
0SZ
0ZJ
0d:
0m~
0[j
0YZ
0`J
0j:
0s~
0aj
0_Z
0JK
0T;
0]!!
0Kk
0I[
0PK
0Z;
0c!!
0Qk
0O[
0VK
0`;
0i!!
0Wk
0U[
0\K
0f;
0o!!
0]k
0[[
0FL
0P<
0Y"!
0Gl
0E\
0LL
0V<
0_"!
0Ml
0K\
0RL
0\<
0e"!
0Sl
0Q\
0XL
0b<
0k"!
0Yl
0W\
0BM
0L=
0U#!
0Em
0C]
0HM
0R=
0[#!
0Km
0I]
0NM
0X=
0g#!
0a#!
0Wm
0Qm
0U]
0O]
0TM
0^=
0X:
1Z:
1`=
1VM
1Q]
1W]
1Sm
1Ym
1c#!
1i#!
1Z=
1PM
1K]
1Mm
1]#!
1T=
1JM
1E]
1Gm
1W#!
1N=
1DM
1Y\
1[l
1m"!
1d<
1ZL
1S\
1Ul
1g"!
1^<
1TL
1M\
1Ol
1a"!
1X<
1NL
1G\
1Il
1["!
1R<
1HL
1][
1_k
1q!!
1h;
1^K
1W[
1Yk
1k!!
1b;
1XK
1Q[
1Sk
1e!!
1\;
1RK
1K[
1Mk
1_!!
1V;
1LK
1aZ
1cj
1u~
1l:
1bJ
1[Z
1]j
1o~
1f:
1\J
1UZ
1Wj
1i~
1`:
1VJ
1OZ
1Qj
1c~
1PJ
0cE
0yy
0fe
0eU
0bE
0o5
0xy
0ee
0dU
0aE
0n5
0wy
0de
0cU
0`E
0m5
0vy
0ce
0bU
0_E
0l5
0uy
0be
0aU
0^E
0k5
0ty
0ae
0`U
0]E
0j5
0sy
0`e
0_U
0\E
0i5
0ry
0_e
0^U
0[E
0h5
0qy
0^e
0]U
0ZE
0g5
0py
0]e
0\U
0YE
0f5
0oy
0\e
0[U
0XE
0e5
0ny
0[e
0ZU
0WE
0d5
0my
0Ze
0YU
0VE
0c5
0ly
0Ye
0XU
0UE
0b5
0jy
0ky
0We
0Xe
0VU
0WU
0TE
0a5
0p5
1t=
1z@
1tP
1o`
1u`
1qp
1wp
1}&!
1%'!
1t@
1nP
1i`
1kp
1w&!
1n@
1hP
1c`
1ep
1q&!
1h@
1bP
1u_
1wo
1)&!
1~?
1xO
1o_
1qo
1#&!
1x?
1rO
1i_
1ko
1{%!
1r?
1lO
1c_
1eo
1u%!
1l?
1fO
1y^
1{n
1-%!
1$?
1|N
1s^
1un
1'%!
1|>
1vN
1m^
1on
1!%!
1v>
1pN
1g^
1in
1y$!
1p>
1jN
1}]
1!n
11$!
1(>
1"N
1w]
1ym
1+$!
1">
1zM
1q]
1sm
1%$!
1z=
1tM
1k]
1mm
1}#!
1nM
0pM
0!$!
0om
0m]
0vM
0|=
0'$!
0um
0s]
0|M
0$>
0-$!
0{m
0y]
0$N
0*>
03$!
0#n
0!^
0lN
0r>
0{$!
0kn
0i^
0rN
0x>
0#%!
0qn
0o^
0xN
0~>
0)%!
0wn
0u^
0~N
0&?
0/%!
0}n
0{^
0hO
0n?
0w%!
0go
0e_
0nO
0t?
0}%!
0mo
0k_
0tO
0z?
0%&!
0so
0q_
0zO
0"@
0+&!
0yo
0w_
0dP
0j@
0s&!
0gp
0e`
0jP
0p@
0y&!
0mp
0k`
0pP
0v@
0''!
0!'!
0yp
0sp
0w`
0q`
0vP
0|@
0v=
1x=
1~@
1xP
1s`
1y`
1up
1{p
1#'!
1)'!
1x@
1rP
1m`
1op
1{&!
1r@
1lP
1g`
1ip
1u&!
1l@
1fP
1y_
1{o
1-&!
1$@
1|O
1s_
1uo
1'&!
1|?
1vO
1m_
1oo
1!&!
1v?
1pO
1g_
1io
1y%!
1p?
1jO
1}^
1!o
11%!
1(?
1"O
1w^
1yn
1+%!
1"?
1zN
1q^
1sn
1%%!
1z>
1tN
1k^
1mn
1}$!
1t>
1nN
1#^
1%n
15$!
1,>
1&N
1{]
1}m
1/$!
1&>
1~M
1u]
1wm
1)$!
1~=
1xM
1o]
1qm
1#$!
1rM
0dM
0s#!
0cm
0a]
0fM
0l=
0u#!
0em
0c]
0hM
0n=
0w#!
0gm
0e]
0jM
0p=
0y#!
0im
0g]
0`N
0f>
0o$!
0_n
0]^
0bN
0h>
0q$!
0an
0_^
0dN
0j>
0s$!
0cn
0a^
0fN
0l>
0u$!
0en
0c^
0\O
0b?
0k%!
0[o
0Y_
0^O
0d?
0m%!
0]o
0[_
0`O
0f?
0o%!
0_o
0]_
0bO
0h?
0q%!
0ao
0__
0XP
0^@
0g&!
0[p
0Y`
0ZP
0`@
0i&!
0]p
0[`
0\P
0b@
0m&!
0k&!
0ap
0_p
0_`
0]`
0^P
0d@
0j=
1F>
1LA
1FQ
1Aa
1Ga
1Cq
1Iq
1O'!
1U'!
1FA
1@Q
1;a
1=q
1I'!
1@A
1:Q
15a
17q
1C'!
1:A
14Q
1G`
1Ip
1Y&!
1P@
1JP
1A`
1Cp
1S&!
1J@
1DP
1;`
1=p
1M&!
1D@
1>P
15`
17p
1G&!
1>@
18P
1K_
1Mo
1]%!
1T?
1NO
1E_
1Go
1W%!
1N?
1HO
1?_
1Ao
1Q%!
1H?
1BO
19_
1;o
1K%!
1B?
1<O
1O^
1Qn
1a$!
1X>
1RN
1I^
1Kn
1[$!
1R>
1LN
1C^
1En
1U$!
1L>
1FN
1=^
1?n
1O$!
1@N
0BN
0Q$!
0An
0?^
0HN
0N>
0W$!
0Gn
0E^
0NN
0T>
0]$!
0Mn
0K^
0TN
0Z>
0c$!
0Sn
0Q^
0>O
0D?
0M%!
0=o
0;_
0DO
0J?
0S%!
0Co
0A_
0JO
0P?
0Y%!
0Io
0G_
0PO
0V?
0_%!
0Oo
0M_
0:P
0@@
0I&!
09p
07`
0@P
0F@
0O&!
0?p
0=`
0FP
0L@
0U&!
0Ep
0C`
0LP
0R@
0[&!
0Kp
0I`
06Q
0<A
0E'!
09q
07a
0<Q
0BA
0K'!
0?q
0=a
0BQ
0HA
0W'!
0Q'!
0Kq
0Eq
0Ia
0Ca
0HQ
0NA
0H>
1J>
1PA
1JQ
1Ea
1Ka
1Gq
1Mq
1S'!
1Y'!
1JA
1DQ
1?a
1Aq
1M'!
1DA
1>Q
19a
1;q
1G'!
1>A
18Q
1K`
1Mp
1]&!
1T@
1NP
1E`
1Gp
1W&!
1N@
1HP
1?`
1Ap
1Q&!
1H@
1BP
19`
1;p
1K&!
1B@
1<P
1O_
1Qo
1a%!
1X?
1RO
1I_
1Ko
1[%!
1R?
1LO
1C_
1Eo
1U%!
1L?
1FO
1=_
1?o
1O%!
1F?
1@O
1S^
1Un
1e$!
1\>
1VN
1M^
1On
1_$!
1V>
1PN
1G^
1In
1Y$!
1P>
1JN
1A^
1Cn
1S$!
1DN
0sE
0+z
0ve
0uU
0rE
0!6
0*z
0ue
0tU
0qE
0~5
0)z
0te
0sU
0pE
0}5
0(z
0se
0rU
0oE
0|5
0'z
0re
0qU
0nE
0{5
0&z
0qe
0pU
0mE
0z5
0%z
0pe
0oU
0lE
0y5
0$z
0oe
0nU
0kE
0x5
0#z
0ne
0mU
0jE
0w5
0"z
0me
0lU
0iE
0v5
0!z
0le
0kU
0hE
0u5
0~y
0ke
0jU
0gE
0t5
0}y
0je
0iU
0fE
0s5
0|y
0ie
0hU
0eE
0r5
0zy
0{y
0ge
0he
0fU
0gU
0dE
0q5
0"6
1dA
1jD
1lT
1gd
1md
1it
1ot
1m*!
1s*!
1dD
1fT
1ad
1ct
1g*!
1^D
1`T
1[d
1]t
1a*!
1XD
1ZT
1mc
1os
1w)!
1nC
1pS
1gc
1is
1q)!
1hC
1jS
1ac
1cs
1k)!
1bC
1dS
1[c
1]s
1e)!
1\C
1^S
1mb
1or
1{(!
1rB
1tR
1gb
1ir
1u(!
1lB
1nR
1ab
1cr
1o(!
1fB
1hR
1[b
1]r
1i(!
1`B
1bR
1qa
1sq
1!(!
1vA
1tQ
1ka
1mq
1y'!
1pA
1nQ
1ea
1gq
1s'!
1jA
1hQ
1_a
1aq
1m'!
1bQ
0dQ
0o'!
0cq
0aa
0jQ
0lA
0u'!
0iq
0ga
0pQ
0rA
0{'!
0oq
0ma
0vQ
0xA
0#(!
0uq
0sa
0dR
0bB
0k(!
0_r
0]b
0jR
0hB
0q(!
0er
0cb
0pR
0nB
0w(!
0kr
0ib
0vR
0tB
0}(!
0qr
0ob
0`S
0^C
0g)!
0_s
0]c
0fS
0dC
0m)!
0es
0cc
0lS
0jC
0s)!
0ks
0ic
0rS
0pC
0y)!
0qs
0oc
0\T
0ZD
0c*!
0_t
0]d
0bT
0`D
0i*!
0et
0cd
0hT
0fD
0u*!
0o*!
0qt
0kt
0od
0id
0nT
0lD
0fA
1hA
1nD
1pT
1kd
1qd
1mt
1st
1q*!
1w*!
1hD
1jT
1ed
1gt
1k*!
1bD
1dT
1_d
1at
1e*!
1\D
1^T
1qc
1ss
1{)!
1rC
1tS
1kc
1ms
1u)!
1lC
1nS
1ec
1gs
1o)!
1fC
1hS
1_c
1as
1i)!
1`C
1bS
1qb
1sr
1!)!
1vB
1xR
1kb
1mr
1y(!
1pB
1rR
1eb
1gr
1s(!
1jB
1lR
1_b
1ar
1m(!
1dB
1fR
1ua
1wq
1%(!
1zA
1xQ
1oa
1qq
1}'!
1tA
1rQ
1ia
1kq
1w'!
1nA
1lQ
1ca
1eq
1q'!
1fQ
0XQ
0c'!
0Wq
0Ua
0ZQ
0\A
0e'!
0Yq
0Wa
0\Q
0^A
0g'!
0[q
0Ya
0^Q
0`A
0i'!
0]q
0[a
0XR
0VB
0_(!
0Sr
0Qb
0ZR
0XB
0a(!
0Ur
0Sb
0\R
0ZB
0c(!
0Wr
0Ub
0^R
0\B
0e(!
0Yr
0Wb
0TS
0RC
0[)!
0Ss
0Qc
0VS
0TC
0])!
0Us
0Sc
0XS
0VC
0_)!
0Ws
0Uc
0ZS
0XC
0a)!
0Ys
0Wc
0PT
0ND
0W*!
0St
0Qd
0RT
0PD
0Y*!
0Ut
0Sd
0TT
0RD
0]*!
0[*!
0Yt
0Wt
0Wd
0Ud
0VT
0TD
0ZA
16B
1<E
1>U
19e
1?e
1;u
1Au
1?+!
1E+!
16E
18U
13e
15u
19+!
10E
12U
1-e
1/u
13+!
1*E
1,U
1?d
1At
1I*!
1@D
1BT
19d
1;t
1C*!
1:D
1<T
13d
15t
1=*!
14D
16T
1-d
1/t
17*!
1.D
10T
1?c
1As
1M)!
1DC
1FS
19c
1;s
1G)!
1>C
1@S
13c
15s
1A)!
18C
1:S
1-c
1/s
1;)!
12C
14S
1Cb
1Er
1Q(!
1HB
1FR
1=b
1?r
1K(!
1BB
1@R
17b
19r
1E(!
1<B
1:R
11b
13r
1?(!
14R
06R
0A(!
05r
03b
0<R
0>B
0G(!
0;r
09b
0BR
0DB
0M(!
0Ar
0?b
0HR
0JB
0S(!
0Gr
0Eb
06S
04C
0=)!
01s
0/c
0<S
0:C
0C)!
07s
05c
0BS
0@C
0I)!
0=s
0;c
0HS
0FC
0O)!
0Cs
0Ac
02T
00D
09*!
01t
0/d
08T
06D
0?*!
07t
05d
0>T
0<D
0E*!
0=t
0;d
0DT
0BD
0K*!
0Ct
0Ad
0.U
0,E
05+!
01u
0/e
04U
02E
0;+!
07u
05e
0:U
08E
0G+!
0A+!
0Cu
0=u
0Ae
0;e
0@U
0>E
08B
1:B
1@E
1BU
1=e
1Ce
1?u
1Eu
1C+!
1I+!
1:E
1<U
17e
19u
1=+!
14E
16U
11e
13u
17+!
1.E
10U
1Cd
1Et
1M*!
1DD
1FT
1=d
1?t
1G*!
1>D
1@T
17d
19t
1A*!
18D
1:T
11d
13t
1;*!
12D
14T
1Cc
1Es
1Q)!
1HC
1JS
1=c
1?s
1K)!
1BC
1DS
17c
19s
1E)!
1<C
1>S
11c
13s
1?)!
16C
18S
1Gb
1Ir
1U(!
1LB
1JR
1Ab
1Cr
1O(!
1FB
1DR
1;b
1=r
1I(!
1@B
1>R
15b
17r
1C(!
18R
0-5
084
0M5
0=5
0,5
0z4
074
0L5
0<5
0+5
0y4
064
0K5
0;5
0*5
0x4
054
0J5
0:5
0)5
0w4
044
0I5
095
0(5
0v4
034
0H5
085
0'5
0u4
024
0G5
075
0&5
0t4
014
0F5
065
0%5
0s4
004
0E5
055
0$5
0r4
0/4
0D5
045
0#5
0q4
0.4
0C5
035
0"5
0p4
0-4
0B5
025
0!5
0o4
0,4
0A5
015
0~4
0n4
0+4
0@5
005
0}4
0m4
0)4
0*4
0>5
0?5
0.5
0/5
0|4
0l4
0{4
1Pu
1;x
1Mx
1Sx
15x
1Gx
1/x
1Ax
1)x
1`w
1Hw
1Zw
1Bw
1Tw
1<w
1Nw
16w
1mv
1Uv
1gv
1Ov
1av
1Iv
1[v
1Cv
1zu
1bu
1tu
1\u
1nu
1Vu
1hu
0ju
0Xu
0pu
0^u
0vu
0du
0|u
0Ev
0]v
0Kv
0cv
0Qv
0iv
0Wv
0ov
08w
0Pw
0>w
0Vw
0Dw
0\w
0Jw
0bw
0+x
0Cx
01x
0Ix
07x
0Ux
0Ox
0=x
0Ru
1Tu
1?x
1Qx
1Wx
19x
1Kx
13x
1Ex
1-x
1dw
1Lw
1^w
1Fw
1Xw
1@w
1Rw
1:w
1qv
1Yv
1kv
1Sv
1ev
1Mv
1_v
1Gv
1~u
1fu
1xu
1`u
1ru
1Zu
1lu
0Gu
0Hu
0Iu
0Ju
0Ku
0Lu
0Nu
09v
0:v
0;v
0<v
0=v
0>v
0?v
0Av
0,w
0-w
0.w
0/w
00w
01w
02w
04w
0}w
0~w
0!x
0"x
0#x
0'x
0$x
0%x
0Fu
1"v
1kx
1ex
1_x
1Yx
1xw
1rw
1lw
1fw
1'w
1!w
1yv
1sv
14v
1.v
1(v
0*v
00v
06v
0uv
0{v
0#w
0)w
0hw
0nw
0tw
0zw
0[x
0ax
0gx
0mx
0$v
1&v
1ox
1ix
1cx
1]x
1|w
1vw
1pw
1jw
1+w
1%w
1}v
1wv
18v
12v
1,v
0%3
0$3
0#3
0"3
0!3
0~2
0}2
0|2
0{2
0z2
0y2
0x2
0w2
0v2
0u2
0&3
1E(
0v3
0u3
0t3
0s3
0r3
0q3
0p3
0o3
0n3
0m3
0l3
0k3
0j3
0i3
0h3
0g3
012
002
0/2
0.2
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0$2
0#2
0"2
0q)
0o)
0n)
0m)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0$-
0#-
0"-
0!-
0~,
0},
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0D-
0C-
0B-
0A-
0@-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0(.
0'.
0&.
0%.
0$.
0T.
0S.
0R.
0Q.
0P.
0O.
0N.
0M.
0L.
0K.
0J.
0I.
0H.
0G.
0F.
0E.
0u.
0t.
0s.
0r.
0q.
0p.
0o.
0n.
0m.
0l.
0k.
0j.
0i.
0h.
0g.
0f.
08/
07/
06/
05/
04/
03/
02/
01/
00/
0//
0./
0-/
0,/
0+/
0*/
0)/
0Y/
0X/
0W/
0V/
0U/
0T/
0S/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
0}
0|
0{
0z
0y
1x
1w
0Hd
0Gd
0Fd
0Ed
0Hc
0Gc
0Fc
0Ec
0P`
0O`
0N`
0M`
0\\
0[\
0F3
0E3
0D3
0C3
0B3
0A3
0@3
0?3
0>3
0=3
0<3
0;3
0:3
093
083
073
0V3
0U3
0T3
0S3
0R3
0Q3
0P3
0O3
0N3
0M3
0L3
0K3
0J3
0I3
0H3
0G3
0f3
0e3
0d3
0c3
0b3
0a3
0`3
0_3
0^3
0]3
0\3
0[3
0Z3
0Y3
0X3
0W3
0@4
0?4
0>4
0=4
0<4
0;4
0:4
094
0(4
0'4
0&4
0%4
0$4
0#4
0"4
0!4
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
1W.!
1Q.!
1K.!
1E.!
1d-!
1^-!
1X-!
1R-!
1q,!
1k,!
1e,!
1_,!
1~+!
1x+!
1r+!
1l+!
1d'
0n+!
0t+!
0z+!
0",!
0a,!
0g,!
0m,!
0s,!
0T-!
0Z-!
0`-!
0f-!
0G.!
0M.!
0S.!
0Y.!
1[.!
1U.!
1O.!
1I.!
1h-!
1b-!
1\-!
1V-!
1u,!
1o,!
1i,!
1c,!
1$,!
1|+!
1v+!
1p+!
0K+!
0M+!
0O+!
0R+!
0>,!
0@,!
0B,!
0E,!
01-!
03-!
05-!
08-!
0$.!
0&.!
0(.!
0+.!
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0`4
0_4
0^4
0]4
0\4
0[4
0Z4
0Y4
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
0A2
0@2
0?2
0>2
0=2
0<2
0;2
0:2
092
082
072
062
052
042
032
022
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
0R&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0~3
0}3
0|3
0{3
0z3
0y3
0x3
0w3
1U(
1T(
1S(
1R(
1Q(
1P(
1O(
1N(
1M(
0L(
0K(
0J(
0I(
0H(
1G(
1F(
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
12+
01+
00+
0/+
0.+
0M1
1K1
0N1
0j/
0k/
b0 l/
0m/
0n/
0o/
0p/
b0 q/
0r/
0s/
0t/
0u/
b0 v/
0w/
b0 x/
0y/
0z/
0{/
0|/
b0 I+
0t.!
0>*
0?*
0<*
0E$
0I$
0R$
0T$
0V$
0++
0`$
0G$
0n"
0d*
0|%
0~%
0-+
0i'
0e$
0d$
0c$
0b$
0v*
0u*
0*+
0)+
0Y$
0X$
0N$
0M$
0L$
0O1
0V(
1a)
0e'
0f'
0E(
1p)
0d'
0k'
0q'
0p'
0o'
#50
08!
05!
#100
18!
15!
b10 :!
#150
08!
05!
#200
18!
15!
b11 :!
#201
09!
07!
b1100000111111111 ;*
1{!
1z!
1y!
1x!
1w!
1v!
1u!
1t!
1s!
0p!
1m!
1l!
1@
1?
1>
1=
1<
1;
1:
19
18
05
12
11
#250
08!
05!
#300
18!
15!
1"*
1S*
1R*
1Q*
1P*
1O*
1N*
1M*
1L*
1K*
1E*
1D*
1b*
1C*
1E1!
1D1!
1C1!
1B1!
1A1!
1@1!
1?1!
1>1!
1=1!
171!
161!
b100 :!
#301
1$'
1%'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
1#(
11#
1|!
1}!
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
12(
0')
0()
1")
0!#
1~"
0e(
1d(
1/
1t*
1s*
1r*
1q*
1p*
1o*
1n*
1m*
1l*
1k*
1j*
1i*
1h*
1g*
1f*
1e*
1R#
1Q#
1P#
1O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
1F#
1E#
1D#
1C#
14$
13$
12$
11$
10$
1/$
1.$
1-$
1,$
0p)
1o)
0U(
0T(
0R(
0Q(
0P(
0O(
0N(
0M(
1H(
0G(
0F(
1q'
1=+
1<+
1;+
1:+
19+
18+
17+
16+
15+
02+
1/+
1.+
1p/
b11 q/
b100000000000 ;*
1=*
b10000000000100 ;*
0{!
0z!
0x!
0w!
0v!
0u!
0t!
0s!
1n!
0m!
0l!
1Y$
1X$
1{'
0@
0?
0=
0<
0;
0:
09
08
13
02
01
1k'
b100000000000 ;*
0=*
1=*
b10000000000100 ;*
#350
08!
05!
#400
18!
15!
0"*
1!*
0S*
0R*
0P*
0O*
0N*
0M*
0L*
0K*
1F*
0E*
0D*
0b*
1a*
1B*
1<0
1;0
1:0
190
180
170
160
150
140
130
120
110
100
1/0
1.0
1-0
1L0
1K0
1J0
1I0
1H0
1G0
1F0
1E0
1D0
1U0
1T0
161
1*0
1:1
1J1
1I1
1H1
1G1
1F1
1E1
1D1
1C1
1B1
1<1
1;1
b101 :!
#401
1."
1/"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1t'
1l'
1A#
1Z$
1[$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1|'
10#
01#
0|!
0}!
1~!
0%"
0&"
0'"
0("
0)"
0*"
0,"
0-"
11(
02(
1')
1()
1*)
0~"
0,)
0")
1!#
1~"
1,)
1e(
0/
1.
0t*
0s*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0R#
0Q#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
04$
03$
01$
00$
0/$
0.$
0-$
0,$
1o1
1n1
1m1
1l1
1k1
1j1
1i1
1h1
1g1
1f1
1e1
1d1
1c1
1b1
1a1
1`1
1^1
102
0'/!
1\/!
1Y/!
1V/!
1S/!
1L/!
1I/!
1F/!
1C/!
1</!
19/!
16/!
13/!
1,/!
1)/!
1#/!
1!2
1}1
1|1
1{1
1z1
1y1
1x1
1w1
1v1
1u1
1t1
1s1
1r1
1q1
1p1
1!/!
0}1
0+/!
1"/!
0|1
0./!
1z.!
0{1
05/!
10/!
0z1
08/!
11/!
0y1
0;/!
12/!
0x1
0>/!
1{.!
0w1
0E/!
1@/!
0v1
0H/!
1A/!
0u1
0K/!
1B/!
0t1
0N/!
1|.!
0s1
0U/!
1P/!
0r1
0X/!
1Q/!
0q1
0[/!
1R/!
0p1
0^/!
1v.!
1w.!
1B'
1@2
1p)
1J!
1Q(
1L(
0H(
1G(
1F(
0q'
0=+
0<+
0:+
09+
08+
07+
06+
05+
10+
0/+
0.+
0p/
b0 q/
1s/
b111 l/
b100000000000 ;*
0=*
1<*
1`$
0y!
1p!
0n!
1N$
1M$
1L$
0Y$
0X$
0{'
1V(
0a)
0p)
0>
15
03
0k'
#450
08!
05!
#500
18!
15!
0Q*
1H*
0F*
1b*
0B*
0<0
0;0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0L0
0K0
0I0
0H0
0G0
0F0
0E0
0D0
1O0
1N0
1M0
1$0
0U0
0T0
061
151
0*0
0:1
1+0
0J1
0I1
0G1
0F1
0E1
0D1
0C1
0B1
1=1
0<1
0;1
1$0!
140!
1W0!
1V0!
1g0!
1f0!
1e0!
1d0!
1c0!
1b0!
1a0!
1`0!
1_0!
1^0!
1]0!
1\0!
1[0!
1Z0!
1Y0!
1X0!
1a/!
1j0!
1z0!
1y0!
1x0!
1w0!
1v0!
1u0!
1t0!
1s0!
1r0!
1l0!
1k0!
b110 :!
#501
1>"
1?"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1w'
1m'
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1\$
1]$
1R'
1Z!
0."
0/"
10"
05"
06"
07"
08"
09"
0:"
0<"
0="
1}'
0t'
0l'
1@#
0A#
0Z$
0[$
1a$
1O$
1P$
1Q$
0<$
0=$
0>$
0?$
0@$
0A$
0C$
0D$
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0a#
0b#
0|'
11#
0~!
1""
0+"
0r*
0P#
02$
0o1
0n1
0l1
0k1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0^1
1]1
002
1/2
0)/!
0*/!
0\/!
0Y/!
0V/!
0S/!
0L/!
0I/!
0F/!
0C/!
0</!
09/!
06/!
03/!
0,/!
1'/!
0#/!
0!2
0!/!
1|1
1./!
1{1
15/!
1z1
18/!
1y1
1;/!
1x1
1>/!
1w1
1E/!
1v1
1H/!
1u1
1K/!
1t1
1N/!
1s1
1U/!
1r1
1X/!
1q1
1[/!
1p1
1^/!
1+/!
0v.!
0R/!
0Q/!
0P/!
0|.!
0B/!
0A/!
0@/!
0{.!
02/!
01/!
00/!
0z.!
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0w.!
0B'
1A'
0@2
1?2
0J!
1I!
0;+
12+
00+
b0 l/
0s/
1t.!
0N$
0M$
0L$
0`$
1O1
0/2
1.2
0A'
1@'
0?2
1>2
0I!
1H!
#550
08!
05!
#600
18!
15!
0:0
0J0
0O0
0N0
0M0
0$0
161
0+0
0H1
1?1
0=1
0$0!
1"0!
040!
120!
0W0!
0V0!
0g0!
0f0!
0d0!
0c0!
0b0!
0a0!
0`0!
0_0!
0^0!
0]0!
0\0!
0[0!
0Z0!
0Y0!
0X0!
0a/!
0j0!
0z0!
0y0!
0w0!
0v0!
0u0!
0t0!
0s0!
0r0!
1m0!
0l0!
0k0!
1c/!
1%1!
1$1!
141!
1e1!
1d1!
1c1!
1b1!
1a1!
1`1!
1_1!
1^1!
1]1!
1\1!
1[1!
1Z1!
1Y1!
1X1!
1W1!
1V1!
1"1!
1h1!
1x1!
1w1!
1v1!
1u1!
1t1!
1s1!
1r1!
1q1!
1p1!
1j1!
1i1!
1)2!
b111 :!
#601
1j!
1N"
1O"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1z'
1n'
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1b'
1^$
1_$
1~'
0>"
0?"
1@"
0E"
0F"
0G"
0H"
0I"
0J"
0L"
0M"
0w'
0m'
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0q#
0r#
0\$
0]$
1P'
0R'
1X!
0Z!
00"
12"
0;"
0}'
1A#
0a$
0O$
0P$
0Q$
0B$
0`#
1a)
1A
1p)
0m1
1^1
1m"
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
1z,
1D
0d(
1&/!
1)/!
1*/!
0"/!
1}1
1~1
0|1
102
1/2
0.2
0o)
1O-
1N-
1M-
1L-
1K-
1J-
1I-
1H-
1G-
1F-
1E-
1D-
1C-
1B-
1A-
1@-
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1B'
1A'
0@'
1@2
1?2
0>2
1J!
1I!
0H!
0t.!
0O1
#650
08!
05!
#700
18!
15!
1"*
0!*
1_-
1^-
1]-
1\-
1[-
1Z-
1Y-
1X-
1W-
1V-
1U-
1T-
1S-
1R-
1Q-
1P-
1$0!
1#0!
0"0!
140!
130!
020!
0e0!
0x0!
1o0!
0m0!
0c/!
0%1!
0$1!
041!
121!
0e1!
0d1!
0b1!
0a1!
0`1!
0_1!
0^1!
0]1!
0\1!
0[1!
0Z1!
0Y1!
0X1!
0W1!
0V1!
0"1!
0h1!
0x1!
0w1!
0u1!
0t1!
0s1!
0r1!
0q1!
0p1!
1k1!
0j1!
0i1!
0)2!
1'2!
1#1!
b1000 :!
b1 .!
#701
1!(
1h!
0j!
0N"
0O"
1P"
0U"
0V"
0W"
0X"
0Y"
0Z"
0\"
0]"
0z'
0n'
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0#$
0$$
1`'
0b'
0^$
0_$
0~'
0@"
1B"
0K"
0p#
0P'
1Q'
1R'
0X!
1Y!
1Z!
1c,
1b,
1a,
1`,
1_,
1^,
1],
1\,
1[,
1Z,
1Y,
1X,
1W,
1V,
1U,
1T,
01(
12(
0')
0()
0*)
0a)
0~"
1")
0!#
1~"
0A
1/
0.
0m"
0l"
0k"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0z,
0D
0e(
1d(
0T
0S
0R
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0Q(
0L(
1H(
0G(
0F(
1=*
1{'
#750
08!
05!
#800
18!
15!
0b*
1B*
141!
131!
021!
0c1!
0v1!
1m1!
0k1!
1)2!
1(2!
0'2!
0#1!
b1001 :!
#801
0!(
0h!
1i!
1j!
0P"
1R"
0["
0"$
0`'
1a'
1b'
1|'
01#
1l"
1k"
0j"
1S
1R
0Q
0=*
1=*
#850
08!
05!
#900
18!
15!
061
1+0
b1010 :!
#901
1}'
0A#
0^1
002
0&/!
0~1
0B'
0@2
0J!
0=*
1=*
#950
08!
05!
#1000
18!
15!
0$0!
040!
1c/!
b1011 :!
#1001
1~'
0R'
0Z!
1a)
0p)
1o)
1e(
1p)
0=*
1=*
#1050
08!
05!
#1100
18!
15!
1!*
041!
0)2!
1#1!
b1100 :!
#1101
1!(
0j!
0b'
11(
1*)
0~"
0,)
1#)
1}"
1.
0l"
0e(
0p)
0S
0S(
0H(
0=*
b0 ;*
0{'
0p!
05
#1150
08!
05!
#1200
18!
15!
0"*
0H*
0a*
1`*
0B*
b1101 :!
#1201
0|'
1/#
00#
0""
02(
1')
1()
0")
1!#
1~"
1,)
0#)
0}"
0/
1S(
1Q(
1L(
1G(
1F(
02+
1u/
b100000000000 ;*
1n"
1p!
15
#1250
08!
05!
#1300
18!
15!
1H*
1b*
1a*
0`*
051
141
0+0
0?1
1,0
b1110 :!
#1301
1o"
02"
0}'
1?#
0@#
0/#
10#
11#
1""
0]1
1\1
0/2
1.2
1,/!
0)/!
0}1
1|1
0A'
1@'
0?2
1>2
0I!
1H!
12+
0u/
0n"
#1350
08!
05!
#1400
18!
15!
161
151
041
1?1
0,0
0#0!
1"0!
030!
120!
0o0!
1b/!
0c/!
b1111 :!
#1401
0~'
1p"
0B"
1P'
0Q'
1X!
0Y!
0o"
12"
0?#
1@#
1A#
0{0!
0a)
1-!
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0s&
0r&
1^1
1]1
0\1
102
1/2
0.2
1e(
0,/!
1)/!
1&/!
1~1
1}1
0|1
1B'
1A'
0@'
1@2
1?2
0>2
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0x
0w
1J!
1I!
0H!
0<*
b1100001000010100 ;*
0V(
1y!
1w!
1r!
0p!
1m!
1l!
1>
1<
17
05
12
11
#1450
08!
05!
#1500
18!
15!
b10000000000000000000000000000011 8*
b0 9*
b1 9*
b10 9*
1Q*
1O*
1J*
0H*
1E*
1D*
1$0!
1#0!
0"0!
140!
130!
020!
1o0!
0b/!
b10000000000000000000000000000011 ~0!
b0 !1!
b1 !1!
b10 !1!
031!
121!
0E1!
0D1!
0C1!
0B1!
0A1!
0@1!
0?1!
0>1!
0=1!
071!
061!
0m1!
0(2!
1'2!
0#1!
b10000 :!
b10 .!
#1501
0!(
1h!
0i!
0R"
0$'
0%'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
1`'
0a'
0p"
1B"
0P'
1Q'
1R'
0X!
1Y!
1Z!
1|!
1}!
0""
1$"
1)"
1+"
1a)
1{0!
0-!
1#'
1"'
1!'
1~&
1}&
1|&
1{&
1z&
1y&
1s&
1r&
1p)
1r*
1p*
1o*
1n*
1m*
1l*
1k*
1j*
1i*
1h*
1g*
1f*
1e*
1P#
1N#
12$
10$
1+$
0k"
1j"
0R
1Q
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1x
1w
1p'
1;+
19+
14+
02+
1/+
1.+
1p/
b11 q/
b100000000000 ;*
b1100001000010100 ;*
1Y$
1X$
1k'
b100000000000 ;*
b1100001000010100 ;*
