{
  "module_name": "dce_11_0_enum.h",
  "hash_id": "da53f528ece9ef7d2d755ec17417c2f8debae2fdf27e82e653a79066e3d0c61f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_0_enum.h",
  "human_readable_source": " \n\n#ifndef DCE_11_0_ENUM_H\n#define DCE_11_0_ENUM_H\n\ntypedef enum CRTC_CONTROL_CRTC_START_POINT_CNTL {\n\tCRTC_CONTROL_CRTC_START_POINT_CNTL_NORMAL        = 0x0,\n\tCRTC_CONTROL_CRTC_START_POINT_CNTL_DP            = 0x1,\n} CRTC_CONTROL_CRTC_START_POINT_CNTL;\ntypedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL {\n\tCRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_NORMAL       = 0x0,\n\tCRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL_DP           = 0x1,\n} CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL;\ntypedef enum CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL {\n\tCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE     = 0x0,\n\tCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_CURRENT= 0x1,\n\tCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_RESERVED    = 0x2,\n\tCRTC_CONTROL_CRTC_DISABLE_POINT_CNTL_DISABLE_FIRST= 0x3,\n} CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL;\ntypedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY {\n\tCRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_FALSE    = 0x0,\n\tCRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY_TRUE     = 0x1,\n} CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY;\ntypedef enum CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE {\n\tCRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_FALSE= 0x0,\n\tCRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE_TRUE = 0x1,\n} CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE;\ntypedef enum CRTC_CONTROL_CRTC_SOF_PULL_EN {\n\tCRTC_CONTROL_CRTC_SOF_PULL_EN_FALSE              = 0x0,\n\tCRTC_CONTROL_CRTC_SOF_PULL_EN_TRUE               = 0x1,\n} CRTC_CONTROL_CRTC_SOF_PULL_EN;\ntypedef enum CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL {\n\tCRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_FALSE       = 0x0,\n\tCRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL_TRUE        = 0x1,\n} CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL {\n\tCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_FALSE  = 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL_TRUE   = 0x1,\n} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL {\n\tCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_FALSE  = 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL_TRUE   = 0x1,\n} CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN {\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_FALSE= 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN_TRUE= 0x1,\n} CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC {\n\tCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_DISABLE= 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC_ENABLE= 0x1,\n} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_TO_MASTER_VSYNC;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT {\n\tCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_DISABLE= 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT_ENABLE= 0x1,\n} CRTC_V_TOTAL_CONTROL_CRTC_FORCE_LOCK_ON_EVENT;\ntypedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK {\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_FRAME_START= 0x0,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CRTC_TRIG_A= 0x1,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CRTC_TRIG_B= 0x2,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_CURSOR_CHANGE= 0x3,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_OTHER_CLIENT= 0x4,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION0= 0x5,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION1= 0x6,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION2= 0x7,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_MC_DC_REGION3= 0x8,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_GRAPHIC_UPDATE_PENDING= 0x9,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_RESERVED2= 0xa,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_INVALID= 0xb,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_DOUBLE_BUFFER= 0xc,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_D1CRTC_VERT_COUNT_NOM= 0xd,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_D1CRTC_VERT_COUNT= 0xe,\n\tCRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_RESERVED= 0xf,\n} CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK;\ntypedef enum CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK {\n\tCRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_FALSE= 0x0,\n\tCRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_TRUE= 0x1,\n} CRTC_V_TOTAL_INT_STATUS_CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK;\ntypedef enum CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR {\n\tCRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_FALSE= 0x0,\n\tCRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR_TRUE= 0x1,\n} CRTC_VSYNC_NOM_INT_STATUS_CRTC_VSYNC_NOM_INT_CLEAR;\ntypedef enum CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL {\n\tCRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_FALSE       = 0x0,\n\tCRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL_TRUE        = 0x1,\n} CRTC_V_SYNC_B_CNTL_CRTC_V_SYNC_B_POL;\ntypedef enum CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN {\n\tCRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_FALSE     = 0x0,\n\tCRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN_TRUE      = 0x1,\n} CRTC_DTMTEST_CNTL_CRTC_DTMTEST_CRTC_EN;\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT {\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA_OTHER= 0x1,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA_OTHER= 0x2,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICF= 0x5,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICE= 0x6,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCA  = 0x7,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCA  = 0x8,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VSYNCB  = 0x9,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HSYNCB  = 0xa,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD1    = 0xb,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_HPD2    = 0xc,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICD= 0xd,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICC= 0xe,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_VIDEO   = 0xf,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL0   = 0x10,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL1   = 0x11,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL2   = 0x12,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IBLON   = 0x13,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICA= 0x14,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_GENERICB= 0x15,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_IGSL_ALLOW= 0x16,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT_MANUAL_FLOW= 0x17,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_SOURCE_SELECT;\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT {\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_INTERLACE= 0x1,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICA= 0x2,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICB= 0x3,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCA= 0x4,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_HSYNCB= 0x5,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_VIDEO = 0x6,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT_GENERICC= 0x7,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_POLARITY_SELECT;\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN {\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_FALSE= 0x0,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN_TRUE = 0x1,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_RESYNC_BYPASS_EN;\ntypedef enum CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR {\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_FALSE           = 0x0,\n\tCRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR_TRUE            = 0x1,\n} CRTC_TRIGA_CNTL_CRTC_TRIGA_CLEAR;\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT {\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA_OTHER= 0x1,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA_OTHER= 0x2,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICF= 0x5,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICE= 0x6,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCA  = 0x7,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCA  = 0x8,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VSYNCB  = 0x9,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HSYNCB  = 0xa,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD1    = 0xb,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_HPD2    = 0xc,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICD= 0xd,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICC= 0xe,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_VIDEO   = 0xf,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL0   = 0x10,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL1   = 0x11,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL2   = 0x12,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IBLON   = 0x13,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICA= 0x14,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_GENERICB= 0x15,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_IGSL_ALLOW= 0x16,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT_MANUAL_FLOW= 0x17,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_SOURCE_SELECT;\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT {\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_INTERLACE= 0x1,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICA= 0x2,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICB= 0x3,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCA= 0x4,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_HSYNCB= 0x5,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_VIDEO = 0x6,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT_GENERICC= 0x7,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_POLARITY_SELECT;\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN {\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_FALSE= 0x0,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN_TRUE = 0x1,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_RESYNC_BYPASS_EN;\ntypedef enum CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR {\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_FALSE           = 0x0,\n\tCRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR_TRUE            = 0x1,\n} CRTC_TRIGB_CNTL_CRTC_TRIGB_CLEAR;\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE {\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_DISABLE= 0x0,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT= 0x1,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_HCOUNT_VCOUNT= 0x2,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE_RESERVED= 0x3,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_MODE;\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK {\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_FALSE= 0x0,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK_TRUE= 0x1,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CHECK;\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL {\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_FALSE= 0x0,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL_TRUE= 0x1,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_TRIG_SEL;\ntypedef enum CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR {\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_FALSE= 0x0,\n\tCRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR_TRUE= 0x1,\n} CRTC_FORCE_COUNT_NOW_CNTL_CRTC_FORCE_COUNT_NOW_CLEAR;\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT {\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC0= 0x0,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICF= 0x1,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICE= 0x2,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD1= 0x3,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_HPD2= 0x4,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1DATA= 0x5,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC1CLK= 0x6,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2DATA= 0x7,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DDC2CLK= 0x8,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_DVOCLK= 0x9,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_MANUAL= 0xa,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_LOGIC1= 0xb,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICB= 0xc,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICA= 0xd,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICD= 0xe,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GENERICC= 0xf,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT_GPIO= 0x10,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_SOURCE_SELECT;\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY {\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_FALSE= 0x0,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY_TRUE= 0x1,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_POLARITY;\ntypedef enum CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY {\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_FALSE= 0x0,\n\tCRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY_TRUE= 0x1,\n} CRTC_FLOW_CONTROL_CRTC_FLOW_CONTROL_GRANULARITY;\ntypedef enum CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE {\n\tCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_NO= 0x0,\n\tCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RIGHT= 0x1,\n\tCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_LEFT= 0x2,\n\tCRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE_RESERVED= 0x3,\n} CRTC_STEREO_FORCE_NEXT_EYE_CRTC_STEREO_FORCE_NEXT_EYE;\ntypedef enum CRTC_CONTROL_CRTC_MASTER_EN {\n\tCRTC_CONTROL_CRTC_MASTER_EN_FALSE                = 0x0,\n\tCRTC_CONTROL_CRTC_MASTER_EN_TRUE                 = 0x1,\n} CRTC_CONTROL_CRTC_MASTER_EN;\ntypedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN {\n\tCRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_FALSE      = 0x0,\n\tCRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN_TRUE       = 0x1,\n} CRTC_BLANK_CONTROL_CRTC_BLANK_DATA_EN;\ntypedef enum CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE {\n\tCRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_FALSE      = 0x0,\n\tCRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE_TRUE       = 0x1,\n} CRTC_BLANK_CONTROL_CRTC_BLANK_DE_MODE;\ntypedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE {\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_FALSE= 0x0,\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE_TRUE= 0x1,\n} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_ENABLE;\ntypedef enum CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD {\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT= 0x0,\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_ODD= 0x1,\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_EVEN= 0x2,\n\tCRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD_NOT2= 0x3,\n} CRTC_INTERLACE_CONTROL_CRTC_INTERLACE_FORCE_NEXT_FIELD;\ntypedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY {\n\tCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_FALSE= 0x0,\n\tCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY_TRUE= 0x1,\n} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_INDICATION_OUTPUT_POLARITY;\ntypedef enum CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT {\n\tCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_FALSE= 0x0,\n\tCRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT_TRUE= 0x1,\n} CRTC_FIELD_INDICATION_CONTROL_CRTC_FIELD_ALIGNMENT;\ntypedef enum CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN {\n\tCRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_FALSE  = 0x0,\n\tCRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN_TRUE   = 0x1,\n} CRTC_COUNT_CONTROL_CRTC_HORZ_COUNT_BY2_EN;\ntypedef enum CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE {\n\tCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_FALSE= 0x0,\n\tCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_TRUE= 0x1,\n} CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE;\ntypedef enum CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR {\n\tCRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_FALSE= 0x0,\n\tCRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_TRUE= 0x1,\n} CRTC_VERT_SYNC_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR;\ntypedef enum CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE {\n\tCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_DISABLE= 0x0,\n\tCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERA= 0x1,\n\tCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_TRIGGERB= 0x2,\n\tCRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE_RESERVED= 0x3,\n} CRTC_VERT_SYNC_CONTROL_CRTC_AUTO_FORCE_VSYNC_MODE;\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY {\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_FALSE= 0x0,\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY_TRUE= 0x1,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_OUTPUT_POLARITY;\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY {\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_FALSE= 0x0,\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY_TRUE= 0x1,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_SYNC_SELECT_POLARITY;\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY {\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_FALSE= 0x0,\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY_TRUE= 0x1,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_EYE_FLAG_POLARITY;\ntypedef enum CRTC_STEREO_CONTROL_CRTC_STEREO_EN {\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_EN_FALSE         = 0x0,\n\tCRTC_STEREO_CONTROL_CRTC_STEREO_EN_TRUE          = 0x1,\n} CRTC_STEREO_CONTROL_CRTC_STEREO_EN;\ntypedef enum CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR {\n\tCRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_FALSE   = 0x0,\n\tCRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR_TRUE    = 0x1,\n} CRTC_SNAPSHOT_STATUS_CRTC_SNAPSHOT_CLEAR;\ntypedef enum CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL {\n\tCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_DISABLE= 0x0,\n\tCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERA= 0x1,\n\tCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_TRIGGERB= 0x2,\n\tCRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL_RESERVED= 0x3,\n} CRTC_SNAPSHOT_CONTROL_CRTC_AUTO_SNAPSHOT_TRIG_SEL;\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY {\n\tCRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_FALSE= 0x0,\n\tCRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY_TRUE= 0x1,\n} CRTC_START_LINE_CONTROL_CRTC_PROGRESSIVE_START_LINE_EARLY;\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY {\n\tCRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_FALSE= 0x0,\n\tCRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY_TRUE= 0x1,\n} CRTC_START_LINE_CONTROL_CRTC_INTERLACE_START_LINE_EARLY;\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN {\n\tCRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_FALSE= 0x0,\n\tCRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN_TRUE= 0x1,\n} CRTC_START_LINE_CONTROL_CRTC_LEGACY_REQUESTOR_EN;\ntypedef enum CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN {\n\tCRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_FALSE   = 0x0,\n\tCRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN_TRUE    = 0x1,\n} CRTC_START_LINE_CONTROL_CRTC_PREFETCH_EN;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_SNAPSHOT_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_V_UPDATE_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_COUNT_NOW_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_FALSE  = 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK_TRUE   = 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_FALSE = 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE_TRUE  = 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGA_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_FALSE  = 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK_TRUE   = 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_FALSE = 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE_TRUE  = 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_TRIGB_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_VSYNC_NOM_INT_TYPE;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK {\n\tCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_MSK;\ntypedef enum CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE {\n\tCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_FALSE= 0x0,\n\tCRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE_TRUE= 0x1,\n} CRTC_INTERRUPT_CONTROL_CRTC_GSL_VSYNC_GAP_INT_TYPE;\ntypedef enum CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK {\n\tCRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_FALSE          = 0x0,\n\tCRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK_TRUE           = 0x1,\n} CRTC_UPDATE_LOCK_CRTC_UPDATE_LOCK;\ntypedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY {\n\tCRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_FALSE= 0x0,\n\tCRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY_TRUE= 0x1,\n} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_UPDATE_INSTANTLY;\ntypedef enum CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN {\n\tCRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_FALSE= 0x0,\n\tCRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_TRUE= 0x1,\n} CRTC_DOUBLE_BUFFER_CONTROL_CRTC_BLANK_DATA_DOUBLE_BUFFER_EN;\ntypedef enum CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE {\n\tCRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_FALSE= 0x0,\n\tCRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE_TRUE= 0x1,\n} CRTC_VGA_PARAMETER_CAPTURE_MODE_CRTC_VGA_PARAMETER_CAPTURE_MODE;\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN {\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_FALSE= 0x0,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN_TRUE= 0x1,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_EN;\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE {\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_RGB= 0x0,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR601= 0x1,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_YCBCR709= 0x2,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_VBARS= 0x3,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_HBARS= 0x4,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_SRRGB= 0x5,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_DRRGB= 0x6,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE_XRBIAS= 0x7,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_MODE;\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE {\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_FALSE= 0x0,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE_TRUE= 0x1,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_DYNAMIC_RANGE;\ntypedef enum CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT {\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_6BPC= 0x0,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_8BPC= 0x1,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_10BPC= 0x2,\n\tCRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT_RESERVED= 0x3,\n} CRTC_TEST_PATTERN_CONTROL_CRTC_TEST_PATTERN_COLOR_FORMAT;\ntypedef enum MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK {\n\tMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_FALSE      = 0x0,\n\tMASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK_TRUE       = 0x1,\n} MASTER_UPDATE_LOCK_MASTER_UPDATE_LOCK;\ntypedef enum MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK {\n\tMASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_FALSE= 0x0,\n\tMASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK_TRUE= 0x1,\n} MASTER_UPDATE_LOCK_GSL_CONTROL_MASTER_UPDATE_LOCK;\ntypedef enum MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK {\n\tMASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_FALSE   = 0x0,\n\tMASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK_TRUE    = 0x1,\n} MASTER_UPDATE_LOCK_UNDERFLOW_UPDATE_LOCK;\ntypedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_MODE {\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BETWEEN    = 0x0,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_HSYNCA     = 0x1,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_VSYNCA     = 0x2,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_MODE_BEFORE     = 0x3,\n} MASTER_UPDATE_MODE_MASTER_UPDATE_MODE;\ntypedef enum MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE {\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_BOTH= 0x0,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_EVEN= 0x1,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_ODD= 0x2,\n\tMASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE_RESERVED= 0x3,\n} MASTER_UPDATE_MODE_MASTER_UPDATE_INTERLACED_MODE;\ntypedef enum CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE {\n\tCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DISABLE= 0x0,\n\tCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_DEBUG= 0x1,\n\tCRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE_NORMAL= 0x2,\n} CRTC_MVP_INBAND_CNTL_INSERT_CRTC_MVP_INBAND_OUT_MODE;\ntypedef enum CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR {\n\tCRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_FALSE        = 0x0,\n\tCRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR_TRUE         = 0x1,\n} CRTC_MVP_STATUS_CRTC_FLIP_NOW_CLEAR;\ntypedef enum CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR {\n\tCRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_FALSE= 0x0,\n\tCRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_TRUE= 0x1,\n} CRTC_MVP_STATUS_CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR;\ntypedef enum CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR {\n\tCRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_FALSE= 0x0,\n\tCRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR_TRUE= 0x1,\n} CRTC_V_UPDATE_INT_STATUS_CRTC_V_UPDATE_INT_CLEAR;\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY {\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY;\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE {\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_ENABLE;\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR {\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_CLEAR;\ntypedef enum CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE {\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT0_CONTROL_CRTC_VERTICAL_INTERRUPT0_INT_TYPE;\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR {\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_CLEAR_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_CLEAR;\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE {\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_ENABLE;\ntypedef enum CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE {\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT1_CONTROL_CRTC_VERTICAL_INTERRUPT1_INT_TYPE;\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR {\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_CLEAR_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_CLEAR;\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE {\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_ENABLE;\ntypedef enum CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE {\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_FALSE= 0x0,\n\tCRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE_TRUE= 0x1,\n} CRTC_VERTICAL_INTERRUPT2_CONTROL_CRTC_VERTICAL_INTERRUPT2_INT_TYPE;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_EN {\n\tCRTC_CRC_CNTL_CRTC_CRC_EN_FALSE                  = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRC_EN_TRUE                   = 0x1,\n} CRTC_CRC_CNTL_CRTC_CRC_EN;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_CONT_EN {\n\tCRTC_CRC_CNTL_CRTC_CRC_CONT_EN_FALSE             = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRC_CONT_EN_TRUE              = 0x1,\n} CRTC_CRC_CNTL_CRTC_CRC_CONT_EN;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE {\n\tCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_LEFT          = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_RIGHT         = 0x1,\n\tCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_EYES     = 0x2,\n\tCRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE_BOTH_FIELDS   = 0x3,\n} CRTC_CRC_CNTL_CRTC_CRC_STEREO_MODE;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE {\n\tCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_TOP        = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTTOM     = 0x1,\n\tCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_BOTTOM= 0x2,\n\tCRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE_BOTH_FIELD = 0x3,\n} CRTC_CRC_CNTL_CRTC_CRC_INTERLACE_MODE;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS {\n\tCRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_FALSE= 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_TRUE= 0x1,\n} CRTC_CRC_CNTL_CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT {\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UAB          = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_UA_B         = 0x1,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_AB         = 0x2,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_U_A_B        = 0x3,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IAB          = 0x4,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_IA_B         = 0x5,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_AB         = 0x6,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT_I_A_B        = 0x7,\n} CRTC_CRC_CNTL_CRTC_CRTC_CRC0_SELECT;\ntypedef enum CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT {\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UAB          = 0x0,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_UA_B         = 0x1,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_AB         = 0x2,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_U_A_B        = 0x3,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IAB          = 0x4,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_IA_B         = 0x5,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_AB         = 0x6,\n\tCRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT_I_A_B        = 0x7,\n} CRTC_CRC_CNTL_CRTC_CRTC_CRC1_SELECT;\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE {\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_FALSE= 0x0,\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE_TRUE= 0x1,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_ENABLE;\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR {\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_FALSE= 0x0,\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR_TRUE= 0x1,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_CLEAR;\ntypedef enum CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE {\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_FALSE= 0x0,\n\tCRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE_TRUE= 0x1,\n} CRTC_STATIC_SCREEN_CONTROL_CRTC_CPU_SS_INT_TYPE;\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN {\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_FALSE= 0x0,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_TRUE= 0x1,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN;\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB {\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_FALSE= 0x0,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB_TRUE= 0x1,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_EN_DB;\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE {\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_BOTH= 0x0,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_INTERLACE= 0x1,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_BLOCK_PROGRASSIVE= 0x2,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE_RESERVED= 0x3,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_V_UPDATE_MODE;\ntypedef enum CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR {\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_FALSE= 0x0,\n\tCRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR_TRUE= 0x1,\n} CRTC_3D_STRUCTURE_CONTROL_CRTC_3D_STRUCTURE_STEREO_SEL_OVR;\ntypedef enum CRTC_V_SYNC_A_POL {\n\tCRTC_V_SYNC_A_POL_HIGH                           = 0x0,\n\tCRTC_V_SYNC_A_POL_LOW                            = 0x1,\n} CRTC_V_SYNC_A_POL;\ntypedef enum CRTC_H_SYNC_A_POL {\n\tCRTC_H_SYNC_A_POL_HIGH                           = 0x0,\n\tCRTC_H_SYNC_A_POL_LOW                            = 0x1,\n} CRTC_H_SYNC_A_POL;\ntypedef enum CRTC_HORZ_REPETITION_COUNT {\n\tCRTC_HORZ_REPETITION_COUNT_0                     = 0x0,\n\tCRTC_HORZ_REPETITION_COUNT_1                     = 0x1,\n\tCRTC_HORZ_REPETITION_COUNT_2                     = 0x2,\n\tCRTC_HORZ_REPETITION_COUNT_3                     = 0x3,\n\tCRTC_HORZ_REPETITION_COUNT_4                     = 0x4,\n\tCRTC_HORZ_REPETITION_COUNT_5                     = 0x5,\n\tCRTC_HORZ_REPETITION_COUNT_6                     = 0x6,\n\tCRTC_HORZ_REPETITION_COUNT_7                     = 0x7,\n\tCRTC_HORZ_REPETITION_COUNT_8                     = 0x8,\n\tCRTC_HORZ_REPETITION_COUNT_9                     = 0x9,\n\tCRTC_HORZ_REPETITION_COUNT_10                    = 0xa,\n\tCRTC_HORZ_REPETITION_COUNT_11                    = 0xb,\n\tCRTC_HORZ_REPETITION_COUNT_12                    = 0xc,\n\tCRTC_HORZ_REPETITION_COUNT_13                    = 0xd,\n\tCRTC_HORZ_REPETITION_COUNT_14                    = 0xe,\n\tCRTC_HORZ_REPETITION_COUNT_15                    = 0xf,\n} CRTC_HORZ_REPETITION_COUNT;\ntypedef enum PERFCOUNTER_CVALUE_SEL {\n\tPERFCOUNTER_CVALUE_SEL_47_0                      = 0x0,\n\tPERFCOUNTER_CVALUE_SEL_15_0                      = 0x1,\n\tPERFCOUNTER_CVALUE_SEL_31_16                     = 0x2,\n\tPERFCOUNTER_CVALUE_SEL_47_32                     = 0x3,\n\tPERFCOUNTER_CVALUE_SEL_11_0                      = 0x4,\n\tPERFCOUNTER_CVALUE_SEL_23_12                     = 0x5,\n\tPERFCOUNTER_CVALUE_SEL_35_24                     = 0x6,\n\tPERFCOUNTER_CVALUE_SEL_47_36                     = 0x7,\n} PERFCOUNTER_CVALUE_SEL;\ntypedef enum PERFCOUNTER_INC_MODE {\n\tPERFCOUNTER_INC_MODE_MULTI_BIT                   = 0x0,\n\tPERFCOUNTER_INC_MODE_BOTH_EDGE                   = 0x1,\n\tPERFCOUNTER_INC_MODE_LSB                         = 0x2,\n\tPERFCOUNTER_INC_MODE_POS_EDGE                    = 0x3,\n} PERFCOUNTER_INC_MODE;\ntypedef enum PERFCOUNTER_HW_CNTL_SEL {\n\tPERFCOUNTER_HW_CNTL_SEL_RUNEN                    = 0x0,\n\tPERFCOUNTER_HW_CNTL_SEL_CNTOFF                   = 0x1,\n} PERFCOUNTER_HW_CNTL_SEL;\ntypedef enum PERFCOUNTER_RUNEN_MODE {\n\tPERFCOUNTER_RUNEN_MODE_LEVEL                     = 0x0,\n\tPERFCOUNTER_RUNEN_MODE_EDGE                      = 0x1,\n} PERFCOUNTER_RUNEN_MODE;\ntypedef enum PERFCOUNTER_CNTOFF_START_DIS {\n\tPERFCOUNTER_CNTOFF_START_ENABLE                  = 0x0,\n\tPERFCOUNTER_CNTOFF_START_DISABLE                 = 0x1,\n} PERFCOUNTER_CNTOFF_START_DIS;\ntypedef enum PERFCOUNTER_RESTART_EN {\n\tPERFCOUNTER_RESTART_DISABLE                      = 0x0,\n\tPERFCOUNTER_RESTART_ENABLE                       = 0x1,\n} PERFCOUNTER_RESTART_EN;\ntypedef enum PERFCOUNTER_INT_EN {\n\tPERFCOUNTER_INT_DISABLE                          = 0x0,\n\tPERFCOUNTER_INT_ENABLE                           = 0x1,\n} PERFCOUNTER_INT_EN;\ntypedef enum PERFCOUNTER_OFF_MASK {\n\tPERFCOUNTER_OFF_MASK_DISABLE                     = 0x0,\n\tPERFCOUNTER_OFF_MASK_ENABLE                      = 0x1,\n} PERFCOUNTER_OFF_MASK;\ntypedef enum PERFCOUNTER_ACTIVE {\n\tPERFCOUNTER_IS_IDLE                              = 0x0,\n\tPERFCOUNTER_IS_ACTIVE                            = 0x1,\n} PERFCOUNTER_ACTIVE;\ntypedef enum PERFCOUNTER_INT_TYPE {\n\tPERFCOUNTER_INT_TYPE_LEVEL                       = 0x0,\n\tPERFCOUNTER_INT_TYPE_PULSE                       = 0x1,\n} PERFCOUNTER_INT_TYPE;\ntypedef enum PERFCOUNTER_COUNTED_VALUE_TYPE {\n\tPERFCOUNTER_COUNTED_VALUE_TYPE_ACC               = 0x0,\n\tPERFCOUNTER_COUNTED_VALUE_TYPE_MAX               = 0x1,\n} PERFCOUNTER_COUNTED_VALUE_TYPE;\ntypedef enum PERFCOUNTER_CNTL_SEL {\n\tPERFCOUNTER_CNTL_SEL_0                           = 0x0,\n\tPERFCOUNTER_CNTL_SEL_1                           = 0x1,\n\tPERFCOUNTER_CNTL_SEL_2                           = 0x2,\n\tPERFCOUNTER_CNTL_SEL_3                           = 0x3,\n\tPERFCOUNTER_CNTL_SEL_4                           = 0x4,\n\tPERFCOUNTER_CNTL_SEL_5                           = 0x5,\n\tPERFCOUNTER_CNTL_SEL_6                           = 0x6,\n\tPERFCOUNTER_CNTL_SEL_7                           = 0x7,\n} PERFCOUNTER_CNTL_SEL;\ntypedef enum PERFCOUNTER_CNT0_STATE {\n\tPERFCOUNTER_CNT0_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT0_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT0_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT0_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT0_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL0 {\n\tPERFCOUNTER_STATE_SEL0_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL0_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL0;\ntypedef enum PERFCOUNTER_CNT1_STATE {\n\tPERFCOUNTER_CNT1_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT1_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT1_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT1_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT1_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL1 {\n\tPERFCOUNTER_STATE_SEL1_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL1_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL1;\ntypedef enum PERFCOUNTER_CNT2_STATE {\n\tPERFCOUNTER_CNT2_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT2_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT2_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT2_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT2_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL2 {\n\tPERFCOUNTER_STATE_SEL2_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL2_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL2;\ntypedef enum PERFCOUNTER_CNT3_STATE {\n\tPERFCOUNTER_CNT3_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT3_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT3_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT3_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT3_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL3 {\n\tPERFCOUNTER_STATE_SEL3_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL3_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL3;\ntypedef enum PERFCOUNTER_CNT4_STATE {\n\tPERFCOUNTER_CNT4_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT4_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT4_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT4_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT4_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL4 {\n\tPERFCOUNTER_STATE_SEL4_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL4_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL4;\ntypedef enum PERFCOUNTER_CNT5_STATE {\n\tPERFCOUNTER_CNT5_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT5_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT5_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT5_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT5_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL5 {\n\tPERFCOUNTER_STATE_SEL5_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL5_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL5;\ntypedef enum PERFCOUNTER_CNT6_STATE {\n\tPERFCOUNTER_CNT6_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT6_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT6_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT6_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT6_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL6 {\n\tPERFCOUNTER_STATE_SEL6_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL6_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL6;\ntypedef enum PERFCOUNTER_CNT7_STATE {\n\tPERFCOUNTER_CNT7_STATE_RESET                     = 0x0,\n\tPERFCOUNTER_CNT7_STATE_START                     = 0x1,\n\tPERFCOUNTER_CNT7_STATE_FREEZE                    = 0x2,\n\tPERFCOUNTER_CNT7_STATE_HW                        = 0x3,\n} PERFCOUNTER_CNT7_STATE;\ntypedef enum PERFCOUNTER_STATE_SEL7 {\n\tPERFCOUNTER_STATE_SEL7_GLOBAL                    = 0x0,\n\tPERFCOUNTER_STATE_SEL7_LOCAL                     = 0x1,\n} PERFCOUNTER_STATE_SEL7;\ntypedef enum PERFMON_STATE {\n\tPERFMON_STATE_RESET                              = 0x0,\n\tPERFMON_STATE_START                              = 0x1,\n\tPERFMON_STATE_FREEZE                             = 0x2,\n\tPERFMON_STATE_HW                                 = 0x3,\n} PERFMON_STATE;\ntypedef enum PERFMON_CNTOFF_AND_OR {\n\tPERFMON_CNTOFF_OR                                = 0x0,\n\tPERFMON_CNTOFF_AND                               = 0x1,\n} PERFMON_CNTOFF_AND_OR;\ntypedef enum PERFMON_CNTOFF_INT_EN {\n\tPERFMON_CNTOFF_INT_DISABLE                       = 0x0,\n\tPERFMON_CNTOFF_INT_ENABLE                        = 0x1,\n} PERFMON_CNTOFF_INT_EN;\ntypedef enum PERFMON_CNTOFF_INT_TYPE {\n\tPERFMON_CNTOFF_INT_TYPE_LEVEL                    = 0x0,\n\tPERFMON_CNTOFF_INT_TYPE_PULSE                    = 0x1,\n} PERFMON_CNTOFF_INT_TYPE;\ntypedef enum LptNumBanks {\n\tLPT_NUM_BANKS_2BANK                              = 0x0,\n\tLPT_NUM_BANKS_4BANK                              = 0x1,\n\tLPT_NUM_BANKS_8BANK                              = 0x2,\n\tLPT_NUM_BANKS_16BANK                             = 0x3,\n\tLPT_NUM_BANKS_32BANK                             = 0x4,\n} LptNumBanks;\ntypedef enum DCIO_DC_GENERICA_SEL {\n\tDCIO_GENERICA_SEL_DACA_STEREOSYNC                = 0x0,\n\tDCIO_GENERICA_SEL_STEREOSYNC                     = 0x1,\n\tDCIO_GENERICA_SEL_DACA_PIXCLK                    = 0x2,\n\tDCIO_GENERICA_SEL_DACB_PIXCLK                    = 0x3,\n\tDCIO_GENERICA_SEL_DVOA_CTL3                      = 0x4,\n\tDCIO_GENERICA_SEL_P1_PLLCLK                      = 0x5,\n\tDCIO_GENERICA_SEL_P2_PLLCLK                      = 0x6,\n\tDCIO_GENERICA_SEL_DVOA_STEREOSYNC                = 0x7,\n\tDCIO_GENERICA_SEL_DACA_FIELD_NUMBER              = 0x8,\n\tDCIO_GENERICA_SEL_DACB_FIELD_NUMBER              = 0x9,\n\tDCIO_GENERICA_SEL_GENERICA_DCCG                  = 0xa,\n\tDCIO_GENERICA_SEL_SYNCEN                         = 0xb,\n\tDCIO_GENERICA_SEL_GENERICA_SCG                   = 0xc,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE13               = 0xd,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE14               = 0xe,\n\tDCIO_GENERICA_SEL_RESERVED_VALUE15               = 0xf,\n\tDCIO_GENERICA_SEL_GENERICA_DPRX                  = 0x10,\n\tDCIO_GENERICA_SEL_GENERICB_DPRX                  = 0x11,\n} DCIO_DC_GENERICA_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL {\n\tDCIO_UNIPHYA_TEST_REFDIV_CLK                     = 0x0,\n\tDCIO_UNIPHYB_TEST_REFDIV_CLK                     = 0x1,\n\tDCIO_UNIPHYC_TEST_REFDIV_CLK                     = 0x2,\n\tDCIO_UNIPHYD_TEST_REFDIV_CLK                     = 0x3,\n\tDCIO_UNIPHYE_TEST_REFDIV_CLK                     = 0x4,\n\tDCIO_UNIPHYF_TEST_REFDIV_CLK                     = 0x5,\n\tDCIO_UNIPHYG_TEST_REFDIV_CLK                     = 0x6,\n\tDCIO_UNIPHYLPA_TEST_REFDIV_CLK                   = 0x7,\n\tDCIO_UNIPHYLPB_TEST_REFDIV_CLK                   = 0x8,\n} DCIO_DC_GENERIC_UNIPHY_REFDIV_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL {\n\tDCIO_UNIPHYA_FBDIV_CLK                           = 0x0,\n\tDCIO_UNIPHYB_FBDIV_CLK                           = 0x1,\n\tDCIO_UNIPHYC_FBDIV_CLK                           = 0x2,\n\tDCIO_UNIPHYD_FBDIV_CLK                           = 0x3,\n\tDCIO_UNIPHYE_FBDIV_CLK                           = 0x4,\n\tDCIO_UNIPHYF_FBDIV_CLK                           = 0x5,\n\tDCIO_UNIPHYG_FBDIV_CLK                           = 0x6,\n\tDCIO_UNIPHYLPA_FBDIV_CLK                         = 0x7,\n\tDCIO_UNIPHYLPB_FBDIV_CLK                         = 0x8,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL {\n\tDCIO_UNIPHYA_FBDIV_SSC_CLK                       = 0x0,\n\tDCIO_UNIPHYB_FBDIV_SSC_CLK                       = 0x1,\n\tDCIO_UNIPHYC_FBDIV_SSC_CLK                       = 0x2,\n\tDCIO_UNIPHYD_FBDIV_SSC_CLK                       = 0x3,\n\tDCIO_UNIPHYE_FBDIV_SSC_CLK                       = 0x4,\n\tDCIO_UNIPHYF_FBDIV_SSC_CLK                       = 0x5,\n\tDCIO_UNIPHYG_FBDIV_SSC_CLK                       = 0x6,\n\tDCIO_UNIPHYLPA_FBDIV_SSC_CLK                     = 0x7,\n\tDCIO_UNIPHYLPB_FBDIV_SSC_CLK                     = 0x8,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_SSC_CLK_SEL;\ntypedef enum DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL {\n\tDCIO_UNIPHYA_TEST_FBDIV_CLK_DIV2                 = 0x0,\n\tDCIO_UNIPHYB_TEST_FBDIV_CLK_DIV2                 = 0x1,\n\tDCIO_UNIPHYC_TEST_FBDIV_CLK_DIV2                 = 0x2,\n\tDCIO_UNIPHYD_TEST_FBDIV_CLK_DIV2                 = 0x3,\n\tDCIO_UNIPHYE_TEST_FBDIV_CLK_DIV2                 = 0x4,\n\tDCIO_UNIPHYF_TEST_FBDIV_CLK_DIV2                 = 0x5,\n\tDCIO_UNIPHYG_TEST_FBDIV_CLK_DIV2                 = 0x6,\n\tDCIO_UNIPHYLPA_TEST_FBDIV_CLK_DIV2               = 0x7,\n\tDCIO_UNIPHYLPB_TEST_FBDIV_CLK_DIV2               = 0x8,\n} DCIO_DC_GENERIC_UNIPHY_FBDIV_CLK_DIV2_SEL;\ntypedef enum DCIO_DC_GENERICB_SEL {\n\tDCIO_GENERICB_SEL_DACA_STEREOSYNC                = 0x0,\n\tDCIO_GENERICB_SEL_STEREOSYNC                     = 0x1,\n\tDCIO_GENERICB_SEL_DACA_PIXCLK                    = 0x2,\n\tDCIO_GENERICB_SEL_DACB_PIXCLK                    = 0x3,\n\tDCIO_GENERICB_SEL_DVOA_CTL3                      = 0x4,\n\tDCIO_GENERICB_SEL_P1_PLLCLK                      = 0x5,\n\tDCIO_GENERICB_SEL_P2_PLLCLK                      = 0x6,\n\tDCIO_GENERICB_SEL_DVOA_STEREOSYNC                = 0x7,\n\tDCIO_GENERICB_SEL_DACA_FIELD_NUMBER              = 0x8,\n\tDCIO_GENERICB_SEL_DACB_FIELD_NUMBER              = 0x9,\n\tDCIO_GENERICB_SEL_GENERICB_DCCG                  = 0xa,\n\tDCIO_GENERICB_SEL_SYNCEN                         = 0xb,\n\tDCIO_GENERICB_SEL_GENERICA_SCG                   = 0xc,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE13               = 0xd,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE14               = 0xe,\n\tDCIO_GENERICB_SEL_RESERVED_VALUE15               = 0xf,\n} DCIO_DC_GENERICB_SEL;\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_SEL {\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_MVP                   = 0x0,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VSYNCA                = 0x1,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_CLK             = 0x2,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENLK_VSYNC           = 0x3,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICA              = 0x4,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICB              = 0x5,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_GENERICC              = 0x6,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_HPD1                  = 0x7,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_HPD2                  = 0x8,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1CLK               = 0x9,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC1DATA              = 0xa,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2CLK               = 0xb,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_DDC2DATA              = 0xc,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD1                 = 0xd,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VHAD0                 = 0xe,\n\tDCIO_DC_PAD_EXTERN_SIG_SEL_VPHCTL                = 0xf,\n} DCIO_DC_PAD_EXTERN_SIG_SEL;\ntypedef enum DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS {\n\tDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA                 = 0x0,\n\tDCIO_MVP_PIXEL_SRC_STATUS_HSYNCA_DUPLICATE       = 0x1,\n\tDCIO_MVP_PIXEL_SRC_STATUS_CRTC                   = 0x2,\n\tDCIO_MVP_PIXEL_SRC_STATUS_LB                     = 0x3,\n} DCIO_DC_PAD_EXTERN_SIG_MVP_PIXEL_SRC_STATUS;\ntypedef enum DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL {\n\tDCIO_HSYNCA_OUTPUT_SEL_DISABLE                   = 0x0,\n\tDCIO_HSYNCA_OUTPUT_SEL_PPLL1                     = 0x1,\n\tDCIO_HSYNCA_OUTPUT_SEL_PPLL2                     = 0x2,\n\tDCIO_HSYNCA_OUTPUT_SEL_RESERVED                  = 0x3,\n} DCIO_DC_REF_CLK_CNTL_HSYNCA_OUTPUT_SEL;\ntypedef enum DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL {\n\tDCIO_GENLK_CLK_OUTPUT_SEL_DISABLE                = 0x0,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_PPLL1                  = 0x1,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_PPLL2                  = 0x2,\n\tDCIO_GENLK_CLK_OUTPUT_SEL_RESERVED_VALUE3        = 0x3,\n} DCIO_DC_REF_CLK_CNTL_GENLK_CLK_OUTPUT_SEL;\ntypedef enum DCIO_DC_GPIO_VIP_DEBUG {\n\tDCIO_DC_GPIO_VIP_DEBUG_NORMAL                    = 0x0,\n\tDCIO_DC_GPIO_VIP_DEBUG_CG_BIG                    = 0x1,\n} DCIO_DC_GPIO_VIP_DEBUG;\ntypedef enum DCIO_DC_GPIO_MACRO_DEBUG {\n\tDCIO_DC_GPIO_MACRO_DEBUG_NORMAL                  = 0x0,\n\tDCIO_DC_GPIO_MACRO_DEBUG_CHIP_BIF                = 0x1,\n\tDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE2         = 0x2,\n\tDCIO_DC_GPIO_MACRO_DEBUG_RESERVED_VALUE3         = 0x3,\n} DCIO_DC_GPIO_MACRO_DEBUG;\ntypedef enum DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL {\n\tDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_NORMAL       = 0x0,\n\tDCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_SWAP         = 0x1,\n} DCIO_DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL;\ntypedef enum DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN {\n\tDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_BYPASS            = 0x0,\n\tDCIO_DC_GPIO_DEBUG_BUS_FLOP_EN_ENABLE            = 0x1,\n} DCIO_DC_GPIO_DEBUG_BUS_FLOP_EN;\ntypedef enum DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE {\n\tDCIO_DPRX_LOOPBACK_ENABLE_NORMAL                 = 0x0,\n\tDCIO_DPRX_LOOPBACK_ENABLE_LOOP                   = 0x1,\n} DCIO_DC_GPIO_DEBUG_DPRX_LOOPBACK_ENABLE;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION {\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_3_CLOCKS = 0x0,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_7_CLOCKS = 0x1,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_11_CLOCKS= 0x2,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_15_CLOCKS= 0x3,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_19_CLOCKS= 0x4,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_23_CLOCKS= 0x5,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_27_CLOCKS= 0x6,\n\tDCIO_UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_31_CLOCKS= 0x7,\n} DCIO_UNIPHY_LINK_CNTL_MINIMUM_PIXVLD_LOW_DURATION;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT {\n\tDCIO_UNIPHY_CHANNEL_NO_INVERSION                 = 0x0,\n\tDCIO_UNIPHY_CHANNEL_INVERTED                     = 0x1,\n} DCIO_UNIPHY_LINK_CNTL_CHANNEL_INVERT;\ntypedef enum DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK {\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_DISALLOW        = 0x0,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW           = 0x1,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_DEBOUNCED = 0x2,\n\tDCIO_UNIPHY_LINK_ENABLE_HPD_MASK_ALLOW_TOGGLE_FILTERED= 0x3,\n} DCIO_UNIPHY_LINK_CNTL_ENABLE_HPD_MASK;\ntypedef enum DCIO_UNIPHY_CHANNEL_XBAR_SOURCE {\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH0              = 0x0,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH1              = 0x1,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH2              = 0x2,\n\tDCIO_UNIPHY_CHANNEL_XBAR_SOURCE_CH3              = 0x3,\n} DCIO_UNIPHY_CHANNEL_XBAR_SOURCE;\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN {\n\tDCIO_VIP_MUX_EN_DVO                              = 0x0,\n\tDCIO_VIP_MUX_EN_VIP                              = 0x1,\n} DCIO_DC_DVODATA_CONFIG_VIP_MUX_EN;\ntypedef enum DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN {\n\tDCIO_VIP_ALTER_MAPPING_EN_DEFAULT                = 0x0,\n\tDCIO_VIP_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,\n} DCIO_DC_DVODATA_CONFIG_VIP_ALTER_MAPPING_EN;\ntypedef enum DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN {\n\tDCIO_DVO_ALTER_MAPPING_EN_DEFAULT                = 0x0,\n\tDCIO_DVO_ALTER_MAPPING_EN_ALTERNATIVE            = 0x1,\n} DCIO_DC_DVODATA_CONFIG_DVO_ALTER_MAPPING_EN;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN {\n\tDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_ENABLE= 0x0,\n\tDCIO_LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_DISABLE= 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_DISABLE_SYNCEN_CONTROL_OF_TX_EN;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE {\n\tDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_OFF           = 0x0,\n\tDCIO_LVTMA_PWRSEQ_TARGET_STATE_LCD_ON            = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_TARGET_STATE;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL {\n\tDCIO_LVTMA_SYNCEN_POL_NON_INVERT                 = 0x0,\n\tDCIO_LVTMA_SYNCEN_POL_INVERT                     = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_SYNCEN_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON {\n\tDCIO_LVTMA_DIGON_OFF                             = 0x0,\n\tDCIO_LVTMA_DIGON_ON                              = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL {\n\tDCIO_LVTMA_DIGON_POL_NON_INVERT                  = 0x0,\n\tDCIO_LVTMA_DIGON_POL_INVERT                      = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_DIGON_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON {\n\tDCIO_LVTMA_BLON_OFF                              = 0x0,\n\tDCIO_LVTMA_BLON_ON                               = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON;\ntypedef enum DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL {\n\tDCIO_LVTMA_BLON_POL_NON_INVERT                   = 0x0,\n\tDCIO_LVTMA_BLON_POL_INVERT                       = 0x1,\n} DCIO_LVTMA_PWRSEQ_CNTL_LVTMA_BLON_POL;\ntypedef enum DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN {\n\tDCIO_LVTMA_VARY_BL_OVERRIDE_EN_BLON              = 0x0,\n\tDCIO_LVTMA_VARY_BL_OVERRIDE_EN_SEPARATE          = 0x1,\n} DCIO_LVTMA_PWRSEQ_DELAY2_LVTMA_VARY_BL_OVERRIDE_EN;\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN {\n\tDCIO_BL_PWM_FRACTIONAL_DISABLE                   = 0x0,\n\tDCIO_BL_PWM_FRACTIONAL_ENABLE                    = 0x1,\n} DCIO_BL_PWM_CNTL_BL_PWM_FRACTIONAL_EN;\ntypedef enum DCIO_BL_PWM_CNTL_BL_PWM_EN {\n\tDCIO_BL_PWM_DISABLE                              = 0x0,\n\tDCIO_BL_PWM_ENABLE                               = 0x1,\n} DCIO_BL_PWM_CNTL_BL_PWM_EN;\ntypedef enum DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT {\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_NORMAL       = 0x0,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG1       = 0x1,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG2       = 0x2,\n\tDCIO_DBG_BL_PWM_INPUT_REFCLK_SELECT_DEBUG3       = 0x3,\n} DCIO_BL_PWM_CNTL2_DBG_BL_PWM_INPUT_REFCLK_SELECT;\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE {\n\tDCIO_BL_PWM_OVERRIDE_BL_OUT_DISABLE              = 0x0,\n\tDCIO_BL_PWM_OVERRIDE_BL_OUT_ENABLE               = 0x1,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_BL_OUT_ENABLE;\ntypedef enum DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN {\n\tDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_NORMAL      = 0x0,\n\tDCIO_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_PWM         = 0x1,\n} DCIO_BL_PWM_CNTL2_BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN;\ntypedef enum DCIO_BL_PWM_GRP1_REG_LOCK {\n\tDCIO_BL_PWM_GRP1_REG_LOCK_DISABLE                = 0x0,\n\tDCIO_BL_PWM_GRP1_REG_LOCK_ENABLE                 = 0x1,\n} DCIO_BL_PWM_GRP1_REG_LOCK;\ntypedef enum DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START {\n\tDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_DISABLE   = 0x0,\n\tDCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START_ENABLE    = 0x1,\n} DCIO_BL_PWM_GRP1_UPDATE_AT_FRAME_START;\ntypedef enum DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL {\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER1= 0x0,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER2= 0x1,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER3= 0x2,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER4= 0x3,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER5= 0x4,\n\tDCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL_CONTROLLER6= 0x5,\n} DCIO_BL_PWM_GRP1_FRAME_START_DISP_SEL;\ntypedef enum DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN {\n\tDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL_PWM = 0x0,\n\tDCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_BL1_PWM= 0x1,\n} DCIO_BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN;\ntypedef enum DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN {\n\tDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_ENABLE       = 0x0,\n\tDCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_DISABLE      = 0x1,\n} DCIO_BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN;\ntypedef enum DCIO_GSL_SEL {\n\tDCIO_GSL_SEL_GROUP_0                             = 0x0,\n\tDCIO_GSL_SEL_GROUP_1                             = 0x1,\n\tDCIO_GSL_SEL_GROUP_2                             = 0x2,\n} DCIO_GSL_SEL;\ntypedef enum DCIO_GENLK_CLK_GSL_MASK {\n\tDCIO_GENLK_CLK_GSL_MASK_NO                       = 0x0,\n\tDCIO_GENLK_CLK_GSL_MASK_TIMING                   = 0x1,\n\tDCIO_GENLK_CLK_GSL_MASK_STEREO                   = 0x2,\n} DCIO_GENLK_CLK_GSL_MASK;\ntypedef enum DCIO_GENLK_VSYNC_GSL_MASK {\n\tDCIO_GENLK_VSYNC_GSL_MASK_NO                     = 0x0,\n\tDCIO_GENLK_VSYNC_GSL_MASK_TIMING                 = 0x1,\n\tDCIO_GENLK_VSYNC_GSL_MASK_STEREO                 = 0x2,\n} DCIO_GENLK_VSYNC_GSL_MASK;\ntypedef enum DCIO_SWAPLOCK_A_GSL_MASK {\n\tDCIO_SWAPLOCK_A_GSL_MASK_NO                      = 0x0,\n\tDCIO_SWAPLOCK_A_GSL_MASK_TIMING                  = 0x1,\n\tDCIO_SWAPLOCK_A_GSL_MASK_STEREO                  = 0x2,\n} DCIO_SWAPLOCK_A_GSL_MASK;\ntypedef enum DCIO_SWAPLOCK_B_GSL_MASK {\n\tDCIO_SWAPLOCK_B_GSL_MASK_NO                      = 0x0,\n\tDCIO_SWAPLOCK_B_GSL_MASK_TIMING                  = 0x1,\n\tDCIO_SWAPLOCK_B_GSL_MASK_STEREO                  = 0x2,\n} DCIO_SWAPLOCK_B_GSL_MASK;\ntypedef enum DCIO_GSL_VSYNC_SEL {\n\tDCIO_GSL_VSYNC_SEL_PIPE0                         = 0x0,\n\tDCIO_GSL_VSYNC_SEL_PIPE1                         = 0x1,\n\tDCIO_GSL_VSYNC_SEL_PIPE2                         = 0x2,\n\tDCIO_GSL_VSYNC_SEL_PIPE3                         = 0x3,\n\tDCIO_GSL_VSYNC_SEL_PIPE4                         = 0x4,\n\tDCIO_GSL_VSYNC_SEL_PIPE5                         = 0x5,\n} DCIO_GSL_VSYNC_SEL;\ntypedef enum DCIO_GSL0_TIMING_SYNC_SEL {\n\tDCIO_GSL0_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL0_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL0_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL0_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL0_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL0_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL0_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_GSL1_TIMING_SYNC_SEL {\n\tDCIO_GSL1_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL1_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL1_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL1_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL1_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL1_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL1_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_GSL2_TIMING_SYNC_SEL {\n\tDCIO_GSL2_TIMING_SYNC_SEL_PIPE                   = 0x0,\n\tDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_VSYNC           = 0x1,\n\tDCIO_GSL2_TIMING_SYNC_SEL_GENCLK_CLK             = 0x2,\n\tDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_A             = 0x3,\n\tDCIO_GSL2_TIMING_SYNC_SEL_SWAPLOCK_B             = 0x4,\n} DCIO_GSL2_TIMING_SYNC_SEL;\ntypedef enum DCIO_GSL2_GLOBAL_UNLOCK_SEL {\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_INVERSION            = 0x0,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENCLK_VSYNC         = 0x1,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_GENLK_CLK            = 0x2,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_A           = 0x3,\n\tDCIO_GSL2_GLOBAL_UNLOCK_SEL_SWAPLOCK_B           = 0x4,\n} DCIO_GSL2_GLOBAL_UNLOCK_SEL;\ntypedef enum DCIO_DC_GPU_TIMER_START_POSITION {\n\tDCIO_GPU_TIMER_START_0_END_27                    = 0x0,\n\tDCIO_GPU_TIMER_START_1_END_28                    = 0x1,\n\tDCIO_GPU_TIMER_START_2_END_29                    = 0x2,\n\tDCIO_GPU_TIMER_START_3_END_30                    = 0x3,\n\tDCIO_GPU_TIMER_START_4_END_31                    = 0x4,\n\tDCIO_GPU_TIMER_START_6_END_33                    = 0x5,\n\tDCIO_GPU_TIMER_START_8_END_35                    = 0x6,\n\tDCIO_GPU_TIMER_START_10_END_37                   = 0x7,\n} DCIO_DC_GPU_TIMER_START_POSITION;\ntypedef enum DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL {\n\tDCIO_TEST_CLK_SEL_DISPCLK                        = 0x0,\n\tDCIO_TEST_CLK_SEL_GATED_DISPCLK                  = 0x1,\n\tDCIO_TEST_CLK_SEL_SCLK                           = 0x2,\n} DCIO_CLOCK_CNTL_DCIO_TEST_CLK_SEL;\ntypedef enum DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS {\n\tDCIO_DISPCLK_R_DCIO_GATE_DISABLE                 = 0x0,\n\tDCIO_DISPCLK_R_DCIO_GATE_ENABLE                  = 0x1,\n} DCIO_CLOCK_CNTL_DISPCLK_R_DCIO_GATE_DIS;\ntypedef enum DCIO_DCO_DCFE_EXT_VSYNC_MUX {\n\tDCIO_EXT_VSYNC_MUX_SWAPLOCKB                     = 0x0,\n\tDCIO_EXT_VSYNC_MUX_CRTC0                         = 0x1,\n\tDCIO_EXT_VSYNC_MUX_CRTC1                         = 0x2,\n\tDCIO_EXT_VSYNC_MUX_CRTC2                         = 0x3,\n\tDCIO_EXT_VSYNC_MUX_CRTC3                         = 0x4,\n\tDCIO_EXT_VSYNC_MUX_CRTC4                         = 0x5,\n\tDCIO_EXT_VSYNC_MUX_CRTC5                         = 0x6,\n\tDCIO_EXT_VSYNC_MUX_GENERICB                      = 0x7,\n} DCIO_DCO_DCFE_EXT_VSYNC_MUX;\ntypedef enum DCIO_DCO_EXT_VSYNC_MASK {\n\tDCIO_EXT_VSYNC_MASK_NONE                         = 0x0,\n\tDCIO_EXT_VSYNC_MASK_PIPE0                        = 0x1,\n\tDCIO_EXT_VSYNC_MASK_PIPE1                        = 0x2,\n\tDCIO_EXT_VSYNC_MASK_PIPE2                        = 0x3,\n\tDCIO_EXT_VSYNC_MASK_PIPE3                        = 0x4,\n\tDCIO_EXT_VSYNC_MASK_PIPE4                        = 0x5,\n\tDCIO_EXT_VSYNC_MASK_PIPE5                        = 0x6,\n\tDCIO_EXT_VSYNC_MASK_NONE_DUPLICATE               = 0x7,\n} DCIO_DCO_EXT_VSYNC_MASK;\ntypedef enum DCIO_DBG_OUT_PIN_SEL {\n\tDCIO_DBG_OUT_PIN_SEL_LOW_12BIT                   = 0x0,\n\tDCIO_DBG_OUT_PIN_SEL_HIGH_12BIT                  = 0x1,\n} DCIO_DBG_OUT_PIN_SEL;\ntypedef enum DCIO_DBG_OUT_12BIT_SEL {\n\tDCIO_DBG_OUT_12BIT_SEL_LOW_12BIT                 = 0x0,\n\tDCIO_DBG_OUT_12BIT_SEL_MID_12BIT                 = 0x1,\n\tDCIO_DBG_OUT_12BIT_SEL_HIGH_12BIT                = 0x2,\n\tDCIO_DBG_OUT_12BIT_SEL_OVERRIDE                  = 0x3,\n} DCIO_DBG_OUT_12BIT_SEL;\ntypedef enum DCIO_DSYNC_SOFT_RESET {\n\tDCIO_DSYNC_SOFT_RESET_DEASSERT                   = 0x0,\n\tDCIO_DSYNC_SOFT_RESET_ASSERT                     = 0x1,\n} DCIO_DSYNC_SOFT_RESET;\ntypedef enum DCIO_DACA_SOFT_RESET {\n\tDCIO_DACA_SOFT_RESET_DEASSERT                    = 0x0,\n\tDCIO_DACA_SOFT_RESET_ASSERT                      = 0x1,\n} DCIO_DACA_SOFT_RESET;\ntypedef enum DCIO_DCRXPHY_SOFT_RESET {\n\tDCIO_DCRXPHY_SOFT_RESET_DEASSERT                 = 0x0,\n\tDCIO_DCRXPHY_SOFT_RESET_ASSERT                   = 0x1,\n} DCIO_DCRXPHY_SOFT_RESET;\ntypedef enum DCIO_DPHY_LANE_SEL {\n\tDCIO_DPHY_LANE_SEL_LANE0                         = 0x0,\n\tDCIO_DPHY_LANE_SEL_LANE1                         = 0x1,\n\tDCIO_DPHY_LANE_SEL_LANE2                         = 0x2,\n\tDCIO_DPHY_LANE_SEL_LANE3                         = 0x3,\n} DCIO_DPHY_LANE_SEL;\ntypedef enum DCIO_DC_GPU_TIMER_READ_SELECT {\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_V_UPDATE     = 0x0,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_V_UPDATE     = 0x1,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_V_UPDATE     = 0x2,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_V_UPDATE     = 0x3,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_V_UPDATE     = 0x4,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE     = 0x5,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_P_FLIP       = 0xc,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_P_FLIP       = 0xd,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_P_FLIP       = 0xe,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_P_FLIP       = 0xf,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_P_FLIP       = 0x10,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_P_FLIP       = 0x11,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D1_VSYNC_NOM    = 0x18,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D1_VSYNC_NOM    = 0x19,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D2_VSYNC_NOM    = 0x1a,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D2_VSYNC_NOM    = 0x1b,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_D3_VSYNC_NOM    = 0x1c,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_D3_VSYNC_NOM    = 0x1d,\n\tDCIO_GPU_TIMER_READ_SELECT_LOWER_DCFEV_P_FLIP    = 0x24,\n\tDCIO_GPU_TIMER_READ_SELECT_UPPER_DCFEV_P_FLIP    = 0x25,\n} DCIO_DC_GPU_TIMER_READ_SELECT;\ntypedef enum DCIO_IMPCAL_STEP_DELAY {\n\tDCIO_IMPCAL_STEP_DELAY_1us                       = 0x0,\n\tDCIO_IMPCAL_STEP_DELAY_2us                       = 0x1,\n\tDCIO_IMPCAL_STEP_DELAY_3us                       = 0x2,\n\tDCIO_IMPCAL_STEP_DELAY_4us                       = 0x3,\n\tDCIO_IMPCAL_STEP_DELAY_5us                       = 0x4,\n\tDCIO_IMPCAL_STEP_DELAY_6us                       = 0x5,\n\tDCIO_IMPCAL_STEP_DELAY_7us                       = 0x6,\n\tDCIO_IMPCAL_STEP_DELAY_8us                       = 0x7,\n\tDCIO_IMPCAL_STEP_DELAY_9us                       = 0x8,\n\tDCIO_IMPCAL_STEP_DELAY_10us                      = 0x9,\n\tDCIO_IMPCAL_STEP_DELAY_11us                      = 0xa,\n\tDCIO_IMPCAL_STEP_DELAY_12us                      = 0xb,\n\tDCIO_IMPCAL_STEP_DELAY_13us                      = 0xc,\n\tDCIO_IMPCAL_STEP_DELAY_14us                      = 0xd,\n\tDCIO_IMPCAL_STEP_DELAY_15us                      = 0xe,\n\tDCIO_IMPCAL_STEP_DELAY_16us                      = 0xf,\n} DCIO_IMPCAL_STEP_DELAY;\ntypedef enum DCIO_UNIPHY_IMPCAL_SEL {\n\tDCIO_UNIPHY_IMPCAL_SEL_TEMPERATURE               = 0x0,\n\tDCIO_UNIPHY_IMPCAL_SEL_BINARY                    = 0x1,\n} DCIO_UNIPHY_IMPCAL_SEL;\ntypedef enum DCIOCHIP_HPD_SEL {\n\tDCIOCHIP_HPD_SEL_ASYNC                           = 0x0,\n\tDCIOCHIP_HPD_SEL_CLOCKED                         = 0x1,\n} DCIOCHIP_HPD_SEL;\ntypedef enum DCIOCHIP_PAD_MODE {\n\tDCIOCHIP_PAD_MODE_DDC                            = 0x0,\n\tDCIOCHIP_PAD_MODE_DP                             = 0x1,\n} DCIOCHIP_PAD_MODE;\ntypedef enum DCIOCHIP_AUXSLAVE_PAD_MODE {\n\tDCIOCHIP_AUXSLAVE_PAD_MODE_I2C                   = 0x0,\n\tDCIOCHIP_AUXSLAVE_PAD_MODE_AUX                   = 0x1,\n} DCIOCHIP_AUXSLAVE_PAD_MODE;\ntypedef enum DCIOCHIP_INVERT {\n\tDCIOCHIP_POL_NON_INVERT                          = 0x0,\n\tDCIOCHIP_POL_INVERT                              = 0x1,\n} DCIOCHIP_INVERT;\ntypedef enum DCIOCHIP_PD_EN {\n\tDCIOCHIP_PD_EN_NOTALLOW                          = 0x0,\n\tDCIOCHIP_PD_EN_ALLOW                             = 0x1,\n} DCIOCHIP_PD_EN;\ntypedef enum DCIOCHIP_GPIO_MASK_EN {\n\tDCIOCHIP_GPIO_MASK_EN_HARDWARE                   = 0x0,\n\tDCIOCHIP_GPIO_MASK_EN_SOFTWARE                   = 0x1,\n} DCIOCHIP_GPIO_MASK_EN;\ntypedef enum DCIOCHIP_MASK {\n\tDCIOCHIP_MASK_DISABLE                            = 0x0,\n\tDCIOCHIP_MASK_ENABLE                             = 0x1,\n} DCIOCHIP_MASK;\ntypedef enum DCIOCHIP_GPIO_I2C_MASK {\n\tDCIOCHIP_GPIO_I2C_MASK_DISABLE                   = 0x0,\n\tDCIOCHIP_GPIO_I2C_MASK_ENABLE                    = 0x1,\n} DCIOCHIP_GPIO_I2C_MASK;\ntypedef enum DCIOCHIP_GPIO_I2C_DRIVE {\n\tDCIOCHIP_GPIO_I2C_DRIVE_LOW                      = 0x0,\n\tDCIOCHIP_GPIO_I2C_DRIVE_HIGH                     = 0x1,\n} DCIOCHIP_GPIO_I2C_DRIVE;\ntypedef enum DCIOCHIP_GPIO_I2C_EN {\n\tDCIOCHIP_GPIO_I2C_DISABLE                        = 0x0,\n\tDCIOCHIP_GPIO_I2C_ENABLE                         = 0x1,\n} DCIOCHIP_GPIO_I2C_EN;\ntypedef enum DCIOCHIP_MASK_4BIT {\n\tDCIOCHIP_MASK_4BIT_DISABLE                       = 0x0,\n\tDCIOCHIP_MASK_4BIT_ENABLE                        = 0xf,\n} DCIOCHIP_MASK_4BIT;\ntypedef enum DCIOCHIP_ENABLE_4BIT {\n\tDCIOCHIP_4BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_4BIT_ENABLE                             = 0xf,\n} DCIOCHIP_ENABLE_4BIT;\ntypedef enum DCIOCHIP_MASK_5BIT {\n\tDCIOCHIP_MASIK_5BIT_DISABLE                      = 0x0,\n\tDCIOCHIP_MASIK_5BIT_ENABLE                       = 0x1f,\n} DCIOCHIP_MASK_5BIT;\ntypedef enum DCIOCHIP_ENABLE_5BIT {\n\tDCIOCHIP_5BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_5BIT_ENABLE                             = 0x1f,\n} DCIOCHIP_ENABLE_5BIT;\ntypedef enum DCIOCHIP_MASK_2BIT {\n\tDCIOCHIP_MASK_2BIT_DISABLE                       = 0x0,\n\tDCIOCHIP_MASK_2BIT_ENABLE                        = 0x3,\n} DCIOCHIP_MASK_2BIT;\ntypedef enum DCIOCHIP_ENABLE_2BIT {\n\tDCIOCHIP_2BIT_DISABLE                            = 0x0,\n\tDCIOCHIP_2BIT_ENABLE                             = 0x3,\n} DCIOCHIP_ENABLE_2BIT;\ntypedef enum DCIOCHIP_REF_27_SRC_SEL {\n\tDCIOCHIP_REF_27_SRC_SEL_XTAL_DIVIDER             = 0x0,\n\tDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_DIVIDER      = 0x1,\n\tDCIOCHIP_REF_27_SRC_SEL_XTAL_BYPASS              = 0x2,\n\tDCIOCHIP_REF_27_SRC_SEL_DISP_CLKIN2_BYPASS       = 0x3,\n} DCIOCHIP_REF_27_SRC_SEL;\ntypedef enum DCIOCHIP_DVO_VREFPON {\n\tDCIOCHIP_DVO_VREFPON_DISABLE                     = 0x0,\n\tDCIOCHIP_DVO_VREFPON_ENABLE                      = 0x1,\n} DCIOCHIP_DVO_VREFPON;\ntypedef enum DCIOCHIP_DVO_VREFSEL {\n\tDCIOCHIP_DVO_VREFSEL_ONCHIP                      = 0x0,\n\tDCIOCHIP_DVO_VREFSEL_EXTERNAL                    = 0x1,\n} DCIOCHIP_DVO_VREFSEL;\ntypedef enum DCP_GRPH_ENABLE {\n\tDCP_GRPH_ENABLE_FALSE                            = 0x0,\n\tDCP_GRPH_ENABLE_TRUE                             = 0x1,\n} DCP_GRPH_ENABLE;\ntypedef enum DCP_GRPH_KEYER_ALPHA_SEL {\n\tDCP_GRPH_KEYER_ALPHA_SEL_FALSE                   = 0x0,\n\tDCP_GRPH_KEYER_ALPHA_SEL_TRUE                    = 0x1,\n} DCP_GRPH_KEYER_ALPHA_SEL;\ntypedef enum DCP_GRPH_DEPTH {\n\tDCP_GRPH_DEPTH_8BPP                              = 0x0,\n\tDCP_GRPH_DEPTH_16BPP                             = 0x1,\n\tDCP_GRPH_DEPTH_32BPP                             = 0x2,\n\tDCP_GRPH_DEPTH_64BPP                             = 0x3,\n} DCP_GRPH_DEPTH;\ntypedef enum DCP_GRPH_NUM_BANKS {\n\tDCP_GRPH_NUM_BANKS_2BANK                         = 0x0,\n\tDCP_GRPH_NUM_BANKS_4BANK                         = 0x1,\n\tDCP_GRPH_NUM_BANKS_8BANK                         = 0x2,\n\tDCP_GRPH_NUM_BANKS_16BANK                        = 0x3,\n} DCP_GRPH_NUM_BANKS;\ntypedef enum DCP_GRPH_BANK_WIDTH {\n\tDCP_GRPH_BANK_WIDTH_1                            = 0x0,\n\tDCP_GRPH_BANK_WIDTH_2                            = 0x1,\n\tDCP_GRPH_BANK_WIDTH_4                            = 0x2,\n\tDCP_GRPH_BANK_WIDTH_8                            = 0x3,\n} DCP_GRPH_BANK_WIDTH;\ntypedef enum DCP_GRPH_FORMAT {\n\tDCP_GRPH_FORMAT_8BPP                             = 0x0,\n\tDCP_GRPH_FORMAT_16BPP                            = 0x1,\n\tDCP_GRPH_FORMAT_32BPP                            = 0x2,\n\tDCP_GRPH_FORMAT_64BPP                            = 0x3,\n} DCP_GRPH_FORMAT;\ntypedef enum DCP_GRPH_BANK_HEIGHT {\n\tDCP_GRPH_BANK_HEIGHT_1                           = 0x0,\n\tDCP_GRPH_BANK_HEIGHT_2                           = 0x1,\n\tDCP_GRPH_BANK_HEIGHT_4                           = 0x2,\n\tDCP_GRPH_BANK_HEIGHT_8                           = 0x3,\n} DCP_GRPH_BANK_HEIGHT;\ntypedef enum DCP_GRPH_TILE_SPLIT {\n\tDCP_GRPH_TILE_SPLIT_64B                          = 0x0,\n\tDCP_GRPH_TILE_SPLIT_128B                         = 0x1,\n\tDCP_GRPH_TILE_SPLIT_256B                         = 0x2,\n\tDCP_GRPH_TILE_SPLIT_512B                         = 0x3,\n\tDCP_GRPH_TILE_SPLIT_1B                           = 0x4,\n\tDCP_GRPH_TILE_SPLIT_2B                           = 0x5,\n\tDCP_GRPH_TILE_SPLIT_4B                           = 0x6,\n} DCP_GRPH_TILE_SPLIT;\ntypedef enum DCP_GRPH_ADDRESS_TRANSLATION_ENABLE {\n\tDCP_GRPH_ADDRESS_TRANSLATION_ENABLE_FALSE        = 0x0,\n\tDCP_GRPH_ADDRESS_TRANSLATION_ENABLE_TRUE         = 0x1,\n} DCP_GRPH_ADDRESS_TRANSLATION_ENABLE;\ntypedef enum DCP_GRPH_PRIVILEGED_ACCESS_ENABLE {\n\tDCP_GRPH_PRIVILEGED_ACCESS_ENABLE_FALSE          = 0x0,\n\tDCP_GRPH_PRIVILEGED_ACCESS_ENABLE_TRUE           = 0x1,\n} DCP_GRPH_PRIVILEGED_ACCESS_ENABLE;\ntypedef enum DCP_GRPH_MACRO_TILE_ASPECT {\n\tDCP_GRPH_MACRO_TILE_ASPECT_1                     = 0x0,\n\tDCP_GRPH_MACRO_TILE_ASPECT_2                     = 0x1,\n\tDCP_GRPH_MACRO_TILE_ASPECT_4                     = 0x2,\n\tDCP_GRPH_MACRO_TILE_ASPECT_8                     = 0x3,\n} DCP_GRPH_MACRO_TILE_ASPECT;\ntypedef enum DCP_GRPH_ARRAY_MODE {\n\tDCP_GRPH_ARRAY_MODE_0                            = 0x0,\n\tDCP_GRPH_ARRAY_MODE_1                            = 0x1,\n\tDCP_GRPH_ARRAY_MODE_2                            = 0x2,\n\tDCP_GRPH_ARRAY_MODE_3                            = 0x3,\n\tDCP_GRPH_ARRAY_MODE_4                            = 0x4,\n\tDCP_GRPH_ARRAY_MODE_7                            = 0x7,\n\tDCP_GRPH_ARRAY_MODE_12                           = 0xc,\n\tDCP_GRPH_ARRAY_MODE_13                           = 0xd,\n} DCP_GRPH_ARRAY_MODE;\ntypedef enum DCP_GRPH_MICRO_TILE_MODE {\n\tDCP_GRPH_MICRO_TILE_MODE_0                       = 0x0,\n\tDCP_GRPH_MICRO_TILE_MODE_1                       = 0x1,\n\tDCP_GRPH_MICRO_TILE_MODE_2                       = 0x2,\n\tDCP_GRPH_MICRO_TILE_MODE_3                       = 0x3,\n} DCP_GRPH_MICRO_TILE_MODE;\ntypedef enum DCP_GRPH_COLOR_EXPANSION_MODE {\n\tDCP_GRPH_COLOR_EXPANSION_MODE_DEXP               = 0x0,\n\tDCP_GRPH_COLOR_EXPANSION_MODE_ZEXP               = 0x1,\n} DCP_GRPH_COLOR_EXPANSION_MODE;\ntypedef enum DCP_GRPH_LUT_10BIT_BYPASS_EN {\n\tDCP_GRPH_LUT_10BIT_BYPASS_EN_FALSE               = 0x0,\n\tDCP_GRPH_LUT_10BIT_BYPASS_EN_TRUE                = 0x1,\n} DCP_GRPH_LUT_10BIT_BYPASS_EN;\ntypedef enum DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN {\n\tDCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_FALSE       = 0x0,\n\tDCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_TRUE        = 0x1,\n} DCP_GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN;\ntypedef enum DCP_GRPH_ENDIAN_SWAP {\n\tDCP_GRPH_ENDIAN_SWAP_NONE                        = 0x0,\n\tDCP_GRPH_ENDIAN_SWAP_8IN16                       = 0x1,\n\tDCP_GRPH_ENDIAN_SWAP_8IN32                       = 0x2,\n\tDCP_GRPH_ENDIAN_SWAP_8IN64                       = 0x3,\n} DCP_GRPH_ENDIAN_SWAP;\ntypedef enum DCP_GRPH_RED_CROSSBAR {\n\tDCP_GRPH_RED_CROSSBAR_FROM_R                     = 0x0,\n\tDCP_GRPH_RED_CROSSBAR_FROM_G                     = 0x1,\n\tDCP_GRPH_RED_CROSSBAR_FROM_B                     = 0x2,\n\tDCP_GRPH_RED_CROSSBAR_FROM_A                     = 0x3,\n} DCP_GRPH_RED_CROSSBAR;\ntypedef enum DCP_GRPH_GREEN_CROSSBAR {\n\tDCP_GRPH_GREEN_CROSSBAR_FROM_G                   = 0x0,\n\tDCP_GRPH_GREEN_CROSSBAR_FROM_B                   = 0x1,\n\tDCP_GRPH_GREEN_CROSSBAR_FROM_A                   = 0x2,\n\tDCP_GRPH_GREEN_CROSSBAR_FROM_R                   = 0x3,\n} DCP_GRPH_GREEN_CROSSBAR;\ntypedef enum DCP_GRPH_BLUE_CROSSBAR {\n\tDCP_GRPH_BLUE_CROSSBAR_FROM_B                    = 0x0,\n\tDCP_GRPH_BLUE_CROSSBAR_FROM_A                    = 0x1,\n\tDCP_GRPH_BLUE_CROSSBAR_FROM_R                    = 0x2,\n\tDCP_GRPH_BLUE_CROSSBAR_FROM_G                    = 0x3,\n} DCP_GRPH_BLUE_CROSSBAR;\ntypedef enum DCP_GRPH_ALPHA_CROSSBAR {\n\tDCP_GRPH_ALPHA_CROSSBAR_FROM_A                   = 0x0,\n\tDCP_GRPH_ALPHA_CROSSBAR_FROM_R                   = 0x1,\n\tDCP_GRPH_ALPHA_CROSSBAR_FROM_G                   = 0x2,\n\tDCP_GRPH_ALPHA_CROSSBAR_FROM_B                   = 0x3,\n} DCP_GRPH_ALPHA_CROSSBAR;\ntypedef enum DCP_GRPH_PRIMARY_DFQ_ENABLE {\n\tDCP_GRPH_PRIMARY_DFQ_ENABLE_FALSE                = 0x0,\n\tDCP_GRPH_PRIMARY_DFQ_ENABLE_TRUE                 = 0x1,\n} DCP_GRPH_PRIMARY_DFQ_ENABLE;\ntypedef enum DCP_GRPH_SECONDARY_DFQ_ENABLE {\n\tDCP_GRPH_SECONDARY_DFQ_ENABLE_FALSE              = 0x0,\n\tDCP_GRPH_SECONDARY_DFQ_ENABLE_TRUE               = 0x1,\n} DCP_GRPH_SECONDARY_DFQ_ENABLE;\ntypedef enum DCP_GRPH_INPUT_GAMMA_MODE {\n\tDCP_GRPH_INPUT_GAMMA_MODE_LUT                    = 0x0,\n\tDCP_GRPH_INPUT_GAMMA_MODE_BYPASS                 = 0x1,\n} DCP_GRPH_INPUT_GAMMA_MODE;\ntypedef enum DCP_GRPH_MODE_UPDATE_PENDING {\n\tDCP_GRPH_MODE_UPDATE_PENDING_FALSE               = 0x0,\n\tDCP_GRPH_MODE_UPDATE_PENDING_TRUE                = 0x1,\n} DCP_GRPH_MODE_UPDATE_PENDING;\ntypedef enum DCP_GRPH_MODE_UPDATE_TAKEN {\n\tDCP_GRPH_MODE_UPDATE_TAKEN_FALSE                 = 0x0,\n\tDCP_GRPH_MODE_UPDATE_TAKEN_TRUE                  = 0x1,\n} DCP_GRPH_MODE_UPDATE_TAKEN;\ntypedef enum DCP_GRPH_SURFACE_UPDATE_PENDING {\n\tDCP_GRPH_SURFACE_UPDATE_PENDING_FALSE            = 0x0,\n\tDCP_GRPH_SURFACE_UPDATE_PENDING_TRUE             = 0x1,\n} DCP_GRPH_SURFACE_UPDATE_PENDING;\ntypedef enum DCP_GRPH_SURFACE_UPDATE_TAKEN {\n\tDCP_GRPH_SURFACE_UPDATE_TAKEN_FALSE              = 0x0,\n\tDCP_GRPH_SURFACE_UPDATE_TAKEN_TRUE               = 0x1,\n} DCP_GRPH_SURFACE_UPDATE_TAKEN;\ntypedef enum DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE {\n\tDCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_FALSE       = 0x0,\n\tDCP_GRPH_SURFACE_XDMA_PENDING_ENABLE_TRUE        = 0x1,\n} DCP_GRPH_SURFACE_XDMA_PENDING_ENABLE;\ntypedef enum DCP_GRPH_UPDATE_LOCK {\n\tDCP_GRPH_UPDATE_LOCK_FALSE                       = 0x0,\n\tDCP_GRPH_UPDATE_LOCK_TRUE                        = 0x1,\n} DCP_GRPH_UPDATE_LOCK;\ntypedef enum DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK {\n\tDCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_FALSE        = 0x0,\n\tDCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_TRUE         = 0x1,\n} DCP_GRPH_SURFACE_IGNORE_UPDATE_LOCK;\ntypedef enum DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE {\n\tDCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_FALSE      = 0x0,\n\tDCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_TRUE       = 0x1,\n} DCP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE;\ntypedef enum DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE {\n\tDCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_FALSE   = 0x0,\n\tDCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_TRUE    = 0x1,\n} DCP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE;\ntypedef enum DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN {\n\tDCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_FALSE       = 0x0,\n\tDCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN_TRUE        = 0x1,\n} DCP_GRPH_SURFACE_UPDATE_H_RETRACE_EN;\ntypedef enum DCP_GRPH_XDMA_SUPER_AA_EN {\n\tDCP_GRPH_XDMA_SUPER_AA_EN_FALSE                  = 0x0,\n\tDCP_GRPH_XDMA_SUPER_AA_EN_TRUE                   = 0x1,\n} DCP_GRPH_XDMA_SUPER_AA_EN;\ntypedef enum DCP_GRPH_DFQ_RESET {\n\tDCP_GRPH_DFQ_RESET_FALSE                         = 0x0,\n\tDCP_GRPH_DFQ_RESET_TRUE                          = 0x1,\n} DCP_GRPH_DFQ_RESET;\ntypedef enum DCP_GRPH_DFQ_SIZE {\n\tDCP_GRPH_DFQ_SIZE_DEEP1                          = 0x0,\n\tDCP_GRPH_DFQ_SIZE_DEEP2                          = 0x1,\n\tDCP_GRPH_DFQ_SIZE_DEEP3                          = 0x2,\n\tDCP_GRPH_DFQ_SIZE_DEEP4                          = 0x3,\n\tDCP_GRPH_DFQ_SIZE_DEEP5                          = 0x4,\n\tDCP_GRPH_DFQ_SIZE_DEEP6                          = 0x5,\n\tDCP_GRPH_DFQ_SIZE_DEEP7                          = 0x6,\n\tDCP_GRPH_DFQ_SIZE_DEEP8                          = 0x7,\n} DCP_GRPH_DFQ_SIZE;\ntypedef enum DCP_GRPH_DFQ_MIN_FREE_ENTRIES {\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_1                  = 0x0,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_2                  = 0x1,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_3                  = 0x2,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_4                  = 0x3,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_5                  = 0x4,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_6                  = 0x5,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_7                  = 0x6,\n\tDCP_GRPH_DFQ_MIN_FREE_ENTRIES_8                  = 0x7,\n} DCP_GRPH_DFQ_MIN_FREE_ENTRIES;\ntypedef enum DCP_GRPH_DFQ_RESET_ACK {\n\tDCP_GRPH_DFQ_RESET_ACK_FALSE                     = 0x0,\n\tDCP_GRPH_DFQ_RESET_ACK_TRUE                      = 0x1,\n} DCP_GRPH_DFQ_RESET_ACK;\ntypedef enum DCP_GRPH_PFLIP_INT_CLEAR {\n\tDCP_GRPH_PFLIP_INT_CLEAR_FALSE                   = 0x0,\n\tDCP_GRPH_PFLIP_INT_CLEAR_TRUE                    = 0x1,\n} DCP_GRPH_PFLIP_INT_CLEAR;\ntypedef enum DCP_GRPH_PFLIP_INT_MASK {\n\tDCP_GRPH_PFLIP_INT_MASK_FALSE                    = 0x0,\n\tDCP_GRPH_PFLIP_INT_MASK_TRUE                     = 0x1,\n} DCP_GRPH_PFLIP_INT_MASK;\ntypedef enum DCP_GRPH_PFLIP_INT_TYPE {\n\tDCP_GRPH_PFLIP_INT_TYPE_LEGACY_LEVEL             = 0x0,\n\tDCP_GRPH_PFLIP_INT_TYPE_PULSE                    = 0x1,\n} DCP_GRPH_PFLIP_INT_TYPE;\ntypedef enum DCP_GRPH_PRESCALE_SELECT {\n\tDCP_GRPH_PRESCALE_SELECT_FIXED                   = 0x0,\n\tDCP_GRPH_PRESCALE_SELECT_FLOATING                = 0x1,\n} DCP_GRPH_PRESCALE_SELECT;\ntypedef enum DCP_GRPH_PRESCALE_R_SIGN {\n\tDCP_GRPH_PRESCALE_R_SIGN_UNSIGNED                = 0x0,\n\tDCP_GRPH_PRESCALE_R_SIGN_SIGNED                  = 0x1,\n} DCP_GRPH_PRESCALE_R_SIGN;\ntypedef enum DCP_GRPH_PRESCALE_G_SIGN {\n\tDCP_GRPH_PRESCALE_G_SIGN_UNSIGNED                = 0x0,\n\tDCP_GRPH_PRESCALE_G_SIGN_SIGNED                  = 0x1,\n} DCP_GRPH_PRESCALE_G_SIGN;\ntypedef enum DCP_GRPH_PRESCALE_B_SIGN {\n\tDCP_GRPH_PRESCALE_B_SIGN_UNSIGNED                = 0x0,\n\tDCP_GRPH_PRESCALE_B_SIGN_SIGNED                  = 0x1,\n} DCP_GRPH_PRESCALE_B_SIGN;\ntypedef enum DCP_GRPH_PRESCALE_BYPASS {\n\tDCP_GRPH_PRESCALE_BYPASS_FALSE                   = 0x0,\n\tDCP_GRPH_PRESCALE_BYPASS_TRUE                    = 0x1,\n} DCP_GRPH_PRESCALE_BYPASS;\ntypedef enum DCP_INPUT_CSC_GRPH_MODE {\n\tDCP_INPUT_CSC_GRPH_MODE_BYPASS                   = 0x0,\n\tDCP_INPUT_CSC_GRPH_MODE_INPUT_CSC_COEF           = 0x1,\n\tDCP_INPUT_CSC_GRPH_MODE_SHARED_COEF              = 0x2,\n\tDCP_INPUT_CSC_GRPH_MODE_RESERVED                 = 0x3,\n} DCP_INPUT_CSC_GRPH_MODE;\ntypedef enum DCP_OUTPUT_CSC_GRPH_MODE {\n\tDCP_OUTPUT_CSC_GRPH_MODE_BYPASS                  = 0x0,\n\tDCP_OUTPUT_CSC_GRPH_MODE_RGB                     = 0x1,\n\tDCP_OUTPUT_CSC_GRPH_MODE_YCBCR601                = 0x2,\n\tDCP_OUTPUT_CSC_GRPH_MODE_YCBCR709                = 0x3,\n\tDCP_OUTPUT_CSC_GRPH_MODE_OUTPUT_CSC_COEF         = 0x4,\n\tDCP_OUTPUT_CSC_GRPH_MODE_SHARED_COEF             = 0x5,\n\tDCP_OUTPUT_CSC_GRPH_MODE_RESERVED0               = 0x6,\n\tDCP_OUTPUT_CSC_GRPH_MODE_RESERVED1               = 0x7,\n} DCP_OUTPUT_CSC_GRPH_MODE;\ntypedef enum DCP_DENORM_MODE {\n\tDCP_DENORM_MODE_UNITY                            = 0x0,\n\tDCP_DENORM_MODE_6BIT                             = 0x1,\n\tDCP_DENORM_MODE_8BIT                             = 0x2,\n\tDCP_DENORM_MODE_10BIT                            = 0x3,\n\tDCP_DENORM_MODE_11BIT                            = 0x4,\n\tDCP_DENORM_MODE_12BIT                            = 0x5,\n\tDCP_DENORM_MODE_RESERVED0                        = 0x6,\n\tDCP_DENORM_MODE_RESERVED1                        = 0x7,\n} DCP_DENORM_MODE;\ntypedef enum DCP_DENORM_14BIT_OUT {\n\tDCP_DENORM_14BIT_OUT_FALSE                       = 0x0,\n\tDCP_DENORM_14BIT_OUT_TRUE                        = 0x1,\n} DCP_DENORM_14BIT_OUT;\ntypedef enum DCP_OUT_ROUND_TRUNC_MODE {\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_12             = 0x0,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_11             = 0x1,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_10             = 0x2,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_9              = 0x3,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_8              = 0x4,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_RESERVED       = 0x5,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_14             = 0x6,\n\tDCP_OUT_ROUND_TRUNC_MODE_TRUNCATE_13             = 0x7,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_12                = 0x8,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_11                = 0x9,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_10                = 0xa,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_9                 = 0xb,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_8                 = 0xc,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_RESERVED          = 0xd,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_14                = 0xe,\n\tDCP_OUT_ROUND_TRUNC_MODE_ROUND_13                = 0xf,\n} DCP_OUT_ROUND_TRUNC_MODE;\ntypedef enum DCP_KEY_MODE {\n\tDCP_KEY_MODE_ALPHA0                              = 0x0,\n\tDCP_KEY_MODE_ALPHA1                              = 0x1,\n\tDCP_KEY_MODE_IN_RANGE_ALPHA1                     = 0x2,\n\tDCP_KEY_MODE_IN_RANGE_ALPHA0                     = 0x3,\n} DCP_KEY_MODE;\ntypedef enum DCP_GRPH_DEGAMMA_MODE {\n\tDCP_GRPH_DEGAMMA_MODE_BYPASS                     = 0x0,\n\tDCP_GRPH_DEGAMMA_MODE_ROMA                       = 0x1,\n\tDCP_GRPH_DEGAMMA_MODE_ROMB                       = 0x2,\n\tDCP_GRPH_DEGAMMA_MODE_RESERVED                   = 0x3,\n} DCP_GRPH_DEGAMMA_MODE;\ntypedef enum DCP_CURSOR2_DEGAMMA_MODE {\n\tDCP_CURSOR2_DEGAMMA_MODE_BYPASS                  = 0x0,\n\tDCP_CURSOR2_DEGAMMA_MODE_ROMA                    = 0x1,\n\tDCP_CURSOR2_DEGAMMA_MODE_ROMB                    = 0x2,\n\tDCP_CURSOR2_DEGAMMA_MODE_RESERVED                = 0x3,\n} DCP_CURSOR2_DEGAMMA_MODE;\ntypedef enum DCP_CURSOR_DEGAMMA_MODE {\n\tDCP_CURSOR_DEGAMMA_MODE_BYPASS                   = 0x0,\n\tDCP_CURSOR_DEGAMMA_MODE_ROMA                     = 0x1,\n\tDCP_CURSOR_DEGAMMA_MODE_ROMB                     = 0x2,\n\tDCP_CURSOR_DEGAMMA_MODE_RESERVED                 = 0x3,\n} DCP_CURSOR_DEGAMMA_MODE;\ntypedef enum DCP_GRPH_GAMUT_REMAP_MODE {\n\tDCP_GRPH_GAMUT_REMAP_MODE_BYPASS                 = 0x0,\n\tDCP_GRPH_GAMUT_REMAP_MODE_ROMA                   = 0x1,\n\tDCP_GRPH_GAMUT_REMAP_MODE_ROMB                   = 0x2,\n\tDCP_GRPH_GAMUT_REMAP_MODE_RESERVED               = 0x3,\n} DCP_GRPH_GAMUT_REMAP_MODE;\ntypedef enum DCP_SPATIAL_DITHER_EN {\n\tDCP_SPATIAL_DITHER_EN_FALSE                      = 0x0,\n\tDCP_SPATIAL_DITHER_EN_TRUE                       = 0x1,\n} DCP_SPATIAL_DITHER_EN;\ntypedef enum DCP_SPATIAL_DITHER_MODE {\n\tDCP_SPATIAL_DITHER_MODE_BYPASS                   = 0x0,\n\tDCP_SPATIAL_DITHER_MODE_ROMA                     = 0x1,\n\tDCP_SPATIAL_DITHER_MODE_ROMB                     = 0x2,\n\tDCP_SPATIAL_DITHER_MODE_RESERVED                 = 0x3,\n} DCP_SPATIAL_DITHER_MODE;\ntypedef enum DCP_SPATIAL_DITHER_DEPTH {\n\tDCP_SPATIAL_DITHER_DEPTH_30BPP                   = 0x0,\n\tDCP_SPATIAL_DITHER_DEPTH_24BPP                   = 0x1,\n\tDCP_SPATIAL_DITHER_DEPTH_36BPP                   = 0x2,\n\tDCP_SPATIAL_DITHER_DEPTH_UNDEFINED               = 0x3,\n} DCP_SPATIAL_DITHER_DEPTH;\ntypedef enum DCP_FRAME_RANDOM_ENABLE {\n\tDCP_FRAME_RANDOM_ENABLE_FALSE                    = 0x0,\n\tDCP_FRAME_RANDOM_ENABLE_TRUE                     = 0x1,\n} DCP_FRAME_RANDOM_ENABLE;\ntypedef enum DCP_RGB_RANDOM_ENABLE {\n\tDCP_RGB_RANDOM_ENABLE_FALSE                      = 0x0,\n\tDCP_RGB_RANDOM_ENABLE_TRUE                       = 0x1,\n} DCP_RGB_RANDOM_ENABLE;\ntypedef enum DCP_HIGHPASS_RANDOM_ENABLE {\n\tDCP_HIGHPASS_RANDOM_ENABLE_FALSE                 = 0x0,\n\tDCP_HIGHPASS_RANDOM_ENABLE_TRUE                  = 0x1,\n} DCP_HIGHPASS_RANDOM_ENABLE;\ntypedef enum DCP_CURSOR_EN {\n\tDCP_CURSOR_EN_FALSE                              = 0x0,\n\tDCP_CURSOR_EN_TRUE                               = 0x1,\n} DCP_CURSOR_EN;\ntypedef enum DCP_CUR_INV_TRANS_CLAMP {\n\tDCP_CUR_INV_TRANS_CLAMP_FALSE                    = 0x0,\n\tDCP_CUR_INV_TRANS_CLAMP_TRUE                     = 0x1,\n} DCP_CUR_INV_TRANS_CLAMP;\ntypedef enum DCP_CURSOR_MODE {\n\tDCP_CURSOR_MODE_MONO_2BPP                        = 0x0,\n\tDCP_CURSOR_MODE_24BPP_1BIT                       = 0x1,\n\tDCP_CURSOR_MODE_24BPP_8BIT_PREMULTI              = 0x2,\n\tDCP_CURSOR_MODE_24BPP_8BIT_UNPREMULTI            = 0x3,\n} DCP_CURSOR_MODE;\ntypedef enum DCP_CURSOR_2X_MAGNIFY {\n\tDCP_CURSOR_2X_MAGNIFY_FALSE                      = 0x0,\n\tDCP_CURSOR_2X_MAGNIFY_TRUE                       = 0x1,\n} DCP_CURSOR_2X_MAGNIFY;\ntypedef enum DCP_CURSOR_FORCE_MC_ON {\n\tDCP_CURSOR_FORCE_MC_ON_FALSE                     = 0x0,\n\tDCP_CURSOR_FORCE_MC_ON_TRUE                      = 0x1,\n} DCP_CURSOR_FORCE_MC_ON;\ntypedef enum DCP_CURSOR_URGENT_CONTROL {\n\tDCP_CURSOR_URGENT_CONTROL_MODE_0                 = 0x0,\n\tDCP_CURSOR_URGENT_CONTROL_MODE_1                 = 0x1,\n\tDCP_CURSOR_URGENT_CONTROL_MODE_2                 = 0x2,\n\tDCP_CURSOR_URGENT_CONTROL_MODE_3                 = 0x3,\n\tDCP_CURSOR_URGENT_CONTROL_MODE_4                 = 0x4,\n} DCP_CURSOR_URGENT_CONTROL;\ntypedef enum DCP_CURSOR_UPDATE_PENDING {\n\tDCP_CURSOR_UPDATE_PENDING_FALSE                  = 0x0,\n\tDCP_CURSOR_UPDATE_PENDING_TRUE                   = 0x1,\n} DCP_CURSOR_UPDATE_PENDING;\ntypedef enum DCP_CURSOR_UPDATE_TAKEN {\n\tDCP_CURSOR_UPDATE_TAKEN_FALSE                    = 0x0,\n\tDCP_CURSOR_UPDATE_TAKEN_TRUE                     = 0x1,\n} DCP_CURSOR_UPDATE_TAKEN;\ntypedef enum DCP_CURSOR_UPDATE_LOCK {\n\tDCP_CURSOR_UPDATE_LOCK_FALSE                     = 0x0,\n\tDCP_CURSOR_UPDATE_LOCK_TRUE                      = 0x1,\n} DCP_CURSOR_UPDATE_LOCK;\ntypedef enum DCP_CURSOR_DISABLE_MULTIPLE_UPDATE {\n\tDCP_CURSOR_DISABLE_MULTIPLE_UPDATE_FALSE         = 0x0,\n\tDCP_CURSOR_DISABLE_MULTIPLE_UPDATE_TRUE          = 0x1,\n} DCP_CURSOR_DISABLE_MULTIPLE_UPDATE;\ntypedef enum DCP_CURSOR_UPDATE_STEREO_MODE {\n\tDCP_CURSOR_UPDATE_STEREO_MODE_BOTH               = 0x0,\n\tDCP_CURSOR_UPDATE_STEREO_MODE_SECONDARY_ONLY     = 0x1,\n\tDCP_CURSOR_UPDATE_STEREO_MODE_UNDEFINED          = 0x2,\n\tDCP_CURSOR_UPDATE_STEREO_MODE_PRIMARY_ONLY       = 0x3,\n} DCP_CURSOR_UPDATE_STEREO_MODE;\ntypedef enum DCP_CURSOR2_EN {\n\tDCP_CURSOR2_EN_FALSE                             = 0x0,\n\tDCP_CURSOR2_EN_TRUE                              = 0x1,\n} DCP_CURSOR2_EN;\ntypedef enum DCP_CUR2_INV_TRANS_CLAMP {\n\tDCP_CUR2_INV_TRANS_CLAMP_FALSE                   = 0x0,\n\tDCP_CUR2_INV_TRANS_CLAMP_TRUE                    = 0x1,\n} DCP_CUR2_INV_TRANS_CLAMP;\ntypedef enum DCP_CURSOR2_MODE {\n\tDCP_CURSOR2_MODE_MONO_2BPP                       = 0x0,\n\tDCP_CURSOR2_MODE_24BPP_1BIT                      = 0x1,\n\tDCP_CURSOR2_MODE_24BPP_8BIT_PREMULTI             = 0x2,\n\tDCP_CURSOR2_MODE_24BPP_8BIT_UNPREMULTI           = 0x3,\n} DCP_CURSOR2_MODE;\ntypedef enum DCP_CURSOR2_2X_MAGNIFY {\n\tDCP_CURSOR2_2X_MAGNIFY_FALSE                     = 0x0,\n\tDCP_CURSOR2_2X_MAGNIFY_TRUE                      = 0x1,\n} DCP_CURSOR2_2X_MAGNIFY;\ntypedef enum DCP_CURSOR2_FORCE_MC_ON {\n\tDCP_CURSOR2_FORCE_MC_ON_FALSE                    = 0x0,\n\tDCP_CURSOR2_FORCE_MC_ON_TRUE                     = 0x1,\n} DCP_CURSOR2_FORCE_MC_ON;\ntypedef enum DCP_CURSOR2_URGENT_CONTROL {\n\tDCP_CURSOR2_URGENT_CONTROL_MODE_0                = 0x0,\n\tDCP_CURSOR2_URGENT_CONTROL_MODE_1                = 0x1,\n\tDCP_CURSOR2_URGENT_CONTROL_MODE_2                = 0x2,\n\tDCP_CURSOR2_URGENT_CONTROL_MODE_3                = 0x3,\n\tDCP_CURSOR2_URGENT_CONTROL_MODE_4                = 0x4,\n} DCP_CURSOR2_URGENT_CONTROL;\ntypedef enum DCP_CURSOR2_UPDATE_PENDING {\n\tDCP_CURSOR2_UPDATE_PENDING_FALSE                 = 0x0,\n\tDCP_CURSOR2_UPDATE_PENDING_TRUE                  = 0x1,\n} DCP_CURSOR2_UPDATE_PENDING;\ntypedef enum DCP_CURSOR2_UPDATE_TAKEN {\n\tDCP_CURSOR2_UPDATE_TAKEN_FALSE                   = 0x0,\n\tDCP_CURSOR2_UPDATE_TAKEN_TRUE                    = 0x1,\n} DCP_CURSOR2_UPDATE_TAKEN;\ntypedef enum DCP_CURSOR2_UPDATE_LOCK {\n\tDCP_CURSOR2_UPDATE_LOCK_FALSE                    = 0x0,\n\tDCP_CURSOR2_UPDATE_LOCK_TRUE                     = 0x1,\n} DCP_CURSOR2_UPDATE_LOCK;\ntypedef enum DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE {\n\tDCP_CURSOR2_DISABLE_MULTIPLE_UPDATE_FALSE        = 0x0,\n\tDCP_CURSOR2_DISABLE_MULTIPLE_UPDATE_TRUE         = 0x1,\n} DCP_CURSOR2_DISABLE_MULTIPLE_UPDATE;\ntypedef enum DCP_CURSOR2_UPDATE_STEREO_MODE {\n\tDCP_CURSOR2_UPDATE_STEREO_MODE_BOTH              = 0x0,\n\tDCP_CURSOR2_UPDATE_STEREO_MODE_SECONDARY_ONLY    = 0x1,\n\tDCP_CURSOR2_UPDATE_STEREO_MODE_UNDEFINED         = 0x2,\n\tDCP_CURSOR2_UPDATE_STEREO_MODE_PRIMARY_ONLY      = 0x3,\n} DCP_CURSOR2_UPDATE_STEREO_MODE;\ntypedef enum DCP_CUR_REQUEST_FILTER_DIS {\n\tDCP_CUR_REQUEST_FILTER_DIS_FALSE                 = 0x0,\n\tDCP_CUR_REQUEST_FILTER_DIS_TRUE                  = 0x1,\n} DCP_CUR_REQUEST_FILTER_DIS;\ntypedef enum DCP_CURSOR_STEREO_EN {\n\tDCP_CURSOR_STEREO_EN_FALSE                       = 0x0,\n\tDCP_CURSOR_STEREO_EN_TRUE                        = 0x1,\n} DCP_CURSOR_STEREO_EN;\ntypedef enum DCP_CURSOR_STEREO_OFFSET_YNX {\n\tDCP_CURSOR_STEREO_OFFSET_YNX_X_POSITION          = 0x0,\n\tDCP_CURSOR_STEREO_OFFSET_YNX_Y_POSITION          = 0x1,\n} DCP_CURSOR_STEREO_OFFSET_YNX;\ntypedef enum DCP_CURSOR2_STEREO_EN {\n\tDCP_CURSOR2_STEREO_EN_FALSE                      = 0x0,\n\tDCP_CURSOR2_STEREO_EN_TRUE                       = 0x1,\n} DCP_CURSOR2_STEREO_EN;\ntypedef enum DCP_CURSOR2_STEREO_OFFSET_YNX {\n\tDCP_CURSOR2_STEREO_OFFSET_YNX_X_POSITION         = 0x0,\n\tDCP_CURSOR2_STEREO_OFFSET_YNX_Y_POSITION         = 0x1,\n} DCP_CURSOR2_STEREO_OFFSET_YNX;\ntypedef enum DCP_DC_LUT_RW_MODE {\n\tDCP_DC_LUT_RW_MODE_256_ENTRY                     = 0x0,\n\tDCP_DC_LUT_RW_MODE_PWL                           = 0x1,\n} DCP_DC_LUT_RW_MODE;\ntypedef enum DCP_DC_LUT_VGA_ACCESS_ENABLE {\n\tDCP_DC_LUT_VGA_ACCESS_ENABLE_FALSE               = 0x0,\n\tDCP_DC_LUT_VGA_ACCESS_ENABLE_TRUE                = 0x1,\n} DCP_DC_LUT_VGA_ACCESS_ENABLE;\ntypedef enum DCP_DC_LUT_AUTOFILL {\n\tDCP_DC_LUT_AUTOFILL_FALSE                        = 0x0,\n\tDCP_DC_LUT_AUTOFILL_TRUE                         = 0x1,\n} DCP_DC_LUT_AUTOFILL;\ntypedef enum DCP_DC_LUT_AUTOFILL_DONE {\n\tDCP_DC_LUT_AUTOFILL_DONE_FALSE                   = 0x0,\n\tDCP_DC_LUT_AUTOFILL_DONE_TRUE                    = 0x1,\n} DCP_DC_LUT_AUTOFILL_DONE;\ntypedef enum DCP_DC_LUT_INC_B {\n\tDCP_DC_LUT_INC_B_NA                              = 0x0,\n\tDCP_DC_LUT_INC_B_2                               = 0x1,\n\tDCP_DC_LUT_INC_B_4                               = 0x2,\n\tDCP_DC_LUT_INC_B_8                               = 0x3,\n\tDCP_DC_LUT_INC_B_16                              = 0x4,\n\tDCP_DC_LUT_INC_B_32                              = 0x5,\n\tDCP_DC_LUT_INC_B_64                              = 0x6,\n\tDCP_DC_LUT_INC_B_128                             = 0x7,\n\tDCP_DC_LUT_INC_B_256                             = 0x8,\n\tDCP_DC_LUT_INC_B_512                             = 0x9,\n} DCP_DC_LUT_INC_B;\ntypedef enum DCP_DC_LUT_DATA_B_SIGNED_EN {\n\tDCP_DC_LUT_DATA_B_SIGNED_EN_FALSE                = 0x0,\n\tDCP_DC_LUT_DATA_B_SIGNED_EN_TRUE                 = 0x1,\n} DCP_DC_LUT_DATA_B_SIGNED_EN;\ntypedef enum DCP_DC_LUT_DATA_B_FLOAT_POINT_EN {\n\tDCP_DC_LUT_DATA_B_FLOAT_POINT_EN_FALSE           = 0x0,\n\tDCP_DC_LUT_DATA_B_FLOAT_POINT_EN_TRUE            = 0x1,\n} DCP_DC_LUT_DATA_B_FLOAT_POINT_EN;\ntypedef enum DCP_DC_LUT_DATA_B_FORMAT {\n\tDCP_DC_LUT_DATA_B_FORMAT_U0P10                   = 0x0,\n\tDCP_DC_LUT_DATA_B_FORMAT_S1P10                   = 0x1,\n\tDCP_DC_LUT_DATA_B_FORMAT_U1P11                   = 0x2,\n\tDCP_DC_LUT_DATA_B_FORMAT_U0P12                   = 0x3,\n} DCP_DC_LUT_DATA_B_FORMAT;\ntypedef enum DCP_DC_LUT_INC_G {\n\tDCP_DC_LUT_INC_G_NA                              = 0x0,\n\tDCP_DC_LUT_INC_G_2                               = 0x1,\n\tDCP_DC_LUT_INC_G_4                               = 0x2,\n\tDCP_DC_LUT_INC_G_8                               = 0x3,\n\tDCP_DC_LUT_INC_G_16                              = 0x4,\n\tDCP_DC_LUT_INC_G_32                              = 0x5,\n\tDCP_DC_LUT_INC_G_64                              = 0x6,\n\tDCP_DC_LUT_INC_G_128                             = 0x7,\n\tDCP_DC_LUT_INC_G_256                             = 0x8,\n\tDCP_DC_LUT_INC_G_512                             = 0x9,\n} DCP_DC_LUT_INC_G;\ntypedef enum DCP_DC_LUT_DATA_G_SIGNED_EN {\n\tDCP_DC_LUT_DATA_G_SIGNED_EN_FALSE                = 0x0,\n\tDCP_DC_LUT_DATA_G_SIGNED_EN_TRUE                 = 0x1,\n} DCP_DC_LUT_DATA_G_SIGNED_EN;\ntypedef enum DCP_DC_LUT_DATA_G_FLOAT_POINT_EN {\n\tDCP_DC_LUT_DATA_G_FLOAT_POINT_EN_FALSE           = 0x0,\n\tDCP_DC_LUT_DATA_G_FLOAT_POINT_EN_TRUE            = 0x1,\n} DCP_DC_LUT_DATA_G_FLOAT_POINT_EN;\ntypedef enum DCP_DC_LUT_DATA_G_FORMAT {\n\tDCP_DC_LUT_DATA_G_FORMAT_U0P10                   = 0x0,\n\tDCP_DC_LUT_DATA_G_FORMAT_S1P10                   = 0x1,\n\tDCP_DC_LUT_DATA_G_FORMAT_U1P11                   = 0x2,\n\tDCP_DC_LUT_DATA_G_FORMAT_U0P12                   = 0x3,\n} DCP_DC_LUT_DATA_G_FORMAT;\ntypedef enum DCP_DC_LUT_INC_R {\n\tDCP_DC_LUT_INC_R_NA                              = 0x0,\n\tDCP_DC_LUT_INC_R_2                               = 0x1,\n\tDCP_DC_LUT_INC_R_4                               = 0x2,\n\tDCP_DC_LUT_INC_R_8                               = 0x3,\n\tDCP_DC_LUT_INC_R_16                              = 0x4,\n\tDCP_DC_LUT_INC_R_32                              = 0x5,\n\tDCP_DC_LUT_INC_R_64                              = 0x6,\n\tDCP_DC_LUT_INC_R_128                             = 0x7,\n\tDCP_DC_LUT_INC_R_256                             = 0x8,\n\tDCP_DC_LUT_INC_R_512                             = 0x9,\n} DCP_DC_LUT_INC_R;\ntypedef enum DCP_DC_LUT_DATA_R_SIGNED_EN {\n\tDCP_DC_LUT_DATA_R_SIGNED_EN_FALSE                = 0x0,\n\tDCP_DC_LUT_DATA_R_SIGNED_EN_TRUE                 = 0x1,\n} DCP_DC_LUT_DATA_R_SIGNED_EN;\ntypedef enum DCP_DC_LUT_DATA_R_FLOAT_POINT_EN {\n\tDCP_DC_LUT_DATA_R_FLOAT_POINT_EN_FALSE           = 0x0,\n\tDCP_DC_LUT_DATA_R_FLOAT_POINT_EN_TRUE            = 0x1,\n} DCP_DC_LUT_DATA_R_FLOAT_POINT_EN;\ntypedef enum DCP_DC_LUT_DATA_R_FORMAT {\n\tDCP_DC_LUT_DATA_R_FORMAT_U0P10                   = 0x0,\n\tDCP_DC_LUT_DATA_R_FORMAT_S1P10                   = 0x1,\n\tDCP_DC_LUT_DATA_R_FORMAT_U1P11                   = 0x2,\n\tDCP_DC_LUT_DATA_R_FORMAT_U0P12                   = 0x3,\n} DCP_DC_LUT_DATA_R_FORMAT;\ntypedef enum DCP_CRC_ENABLE {\n\tDCP_CRC_ENABLE_FALSE                             = 0x0,\n\tDCP_CRC_ENABLE_TRUE                              = 0x1,\n} DCP_CRC_ENABLE;\ntypedef enum DCP_CRC_SOURCE_SEL {\n\tDCP_CRC_SOURCE_SEL_OUTPUT_PIX                    = 0x0,\n\tDCP_CRC_SOURCE_SEL_INPUT_L32                     = 0x1,\n\tDCP_CRC_SOURCE_SEL_INPUT_H32                     = 0x2,\n\tDCP_CRC_SOURCE_SEL_OUTPUT_CNTL                   = 0x4,\n} DCP_CRC_SOURCE_SEL;\ntypedef enum DCP_CRC_LINE_SEL {\n\tDCP_CRC_LINE_SEL_RESERVED                        = 0x0,\n\tDCP_CRC_LINE_SEL_EVEN                            = 0x1,\n\tDCP_CRC_LINE_SEL_ODD                             = 0x2,\n\tDCP_CRC_LINE_SEL_BOTH                            = 0x3,\n} DCP_CRC_LINE_SEL;\ntypedef enum DCP_GRPH_FLIP_RATE {\n\tDCP_GRPH_FLIP_RATE_1FRAME                        = 0x0,\n\tDCP_GRPH_FLIP_RATE_2FRAME                        = 0x1,\n\tDCP_GRPH_FLIP_RATE_3FRAME                        = 0x2,\n\tDCP_GRPH_FLIP_RATE_4FRAME                        = 0x3,\n\tDCP_GRPH_FLIP_RATE_5FRAME                        = 0x4,\n\tDCP_GRPH_FLIP_RATE_6FRAME                        = 0x5,\n\tDCP_GRPH_FLIP_RATE_7FRAME                        = 0x6,\n\tDCP_GRPH_FLIP_RATE_8FRAME                        = 0x7,\n} DCP_GRPH_FLIP_RATE;\ntypedef enum DCP_GRPH_FLIP_RATE_ENABLE {\n\tDCP_GRPH_FLIP_RATE_ENABLE_FALSE                  = 0x0,\n\tDCP_GRPH_FLIP_RATE_ENABLE_TRUE                   = 0x1,\n} DCP_GRPH_FLIP_RATE_ENABLE;\ntypedef enum DCP_GSL0_EN {\n\tDCP_GSL0_EN_FALSE                                = 0x0,\n\tDCP_GSL0_EN_TRUE                                 = 0x1,\n} DCP_GSL0_EN;\ntypedef enum DCP_GSL1_EN {\n\tDCP_GSL1_EN_FALSE                                = 0x0,\n\tDCP_GSL1_EN_TRUE                                 = 0x1,\n} DCP_GSL1_EN;\ntypedef enum DCP_GSL2_EN {\n\tDCP_GSL2_EN_FALSE                                = 0x0,\n\tDCP_GSL2_EN_TRUE                                 = 0x1,\n} DCP_GSL2_EN;\ntypedef enum DCP_GSL_MASTER_EN {\n\tDCP_GSL_MASTER_EN_FALSE                          = 0x0,\n\tDCP_GSL_MASTER_EN_TRUE                           = 0x1,\n} DCP_GSL_MASTER_EN;\ntypedef enum DCP_GSL_XDMA_GROUP {\n\tDCP_GSL_XDMA_GROUP_VSYNC                         = 0x0,\n\tDCP_GSL_XDMA_GROUP_HSYNC0                        = 0x1,\n\tDCP_GSL_XDMA_GROUP_HSYNC1                        = 0x2,\n\tDCP_GSL_XDMA_GROUP_HSYNC2                        = 0x3,\n} DCP_GSL_XDMA_GROUP;\ntypedef enum DCP_GSL_XDMA_GROUP_UNDERFLOW_EN {\n\tDCP_GSL_XDMA_GROUP_UNDERFLOW_EN_FALSE            = 0x0,\n\tDCP_GSL_XDMA_GROUP_UNDERFLOW_EN_TRUE             = 0x1,\n} DCP_GSL_XDMA_GROUP_UNDERFLOW_EN;\ntypedef enum DCP_GSL_SYNC_SOURCE {\n\tDCP_GSL_SYNC_SOURCE_FLIP                         = 0x0,\n\tDCP_GSL_SYNC_SOURCE_PHASE0                       = 0x1,\n\tDCP_GSL_SYNC_SOURCE_RESET                        = 0x2,\n\tDCP_GSL_SYNC_SOURCE_PHASE1                       = 0x3,\n} DCP_GSL_SYNC_SOURCE;\ntypedef enum DCP_GSL_DELAY_SURFACE_UPDATE_PENDING {\n\tDCP_GSL_DELAY_SURFACE_UPDATE_PENDING_FALSE       = 0x0,\n\tDCP_GSL_DELAY_SURFACE_UPDATE_PENDING_TRUE        = 0x1,\n} DCP_GSL_DELAY_SURFACE_UPDATE_PENDING;\ntypedef enum DCP_TEST_DEBUG_WRITE_EN {\n\tDCP_TEST_DEBUG_WRITE_EN_FALSE                    = 0x0,\n\tDCP_TEST_DEBUG_WRITE_EN_TRUE                     = 0x1,\n} DCP_TEST_DEBUG_WRITE_EN;\ntypedef enum DCP_GRPH_STEREOSYNC_FLIP_EN {\n\tDCP_GRPH_STEREOSYNC_FLIP_EN_FALSE                = 0x0,\n\tDCP_GRPH_STEREOSYNC_FLIP_EN_TRUE                 = 0x1,\n} DCP_GRPH_STEREOSYNC_FLIP_EN;\ntypedef enum DCP_GRPH_STEREOSYNC_FLIP_MODE {\n\tDCP_GRPH_STEREOSYNC_FLIP_MODE_FLIP               = 0x0,\n\tDCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE0             = 0x1,\n\tDCP_GRPH_STEREOSYNC_FLIP_MODE_RESET              = 0x2,\n\tDCP_GRPH_STEREOSYNC_FLIP_MODE_PHASE1             = 0x3,\n} DCP_GRPH_STEREOSYNC_FLIP_MODE;\ntypedef enum DCP_GRPH_STEREOSYNC_SELECT_DISABLE {\n\tDCP_GRPH_STEREOSYNC_SELECT_DISABLE_FALSE         = 0x0,\n\tDCP_GRPH_STEREOSYNC_SELECT_DISABLE_TRUE          = 0x1,\n} DCP_GRPH_STEREOSYNC_SELECT_DISABLE;\ntypedef enum DCP_GRPH_ROTATION_ANGLE {\n\tDCP_GRPH_ROTATION_ANGLE_0                        = 0x0,\n\tDCP_GRPH_ROTATION_ANGLE_90                       = 0x1,\n\tDCP_GRPH_ROTATION_ANGLE_180                      = 0x2,\n\tDCP_GRPH_ROTATION_ANGLE_270                      = 0x3,\n} DCP_GRPH_ROTATION_ANGLE;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_FALSE       = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_TRUE        = 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_NUM  = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_RELY_ENABLE= 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE;\ntypedef enum DCP_GRPH_REGAMMA_MODE {\n\tDCP_GRPH_REGAMMA_MODE_BYPASS                     = 0x0,\n\tDCP_GRPH_REGAMMA_MODE_SRGB                       = 0x1,\n\tDCP_GRPH_REGAMMA_MODE_XVYCC                      = 0x2,\n\tDCP_GRPH_REGAMMA_MODE_PROGA                      = 0x3,\n\tDCP_GRPH_REGAMMA_MODE_PROGB                      = 0x4,\n} DCP_GRPH_REGAMMA_MODE;\ntypedef enum DCP_ALPHA_ROUND_TRUNC_MODE {\n\tDCP_ALPHA_ROUND_TRUNC_MODE_ROUND                 = 0x0,\n\tDCP_ALPHA_ROUND_TRUNC_MODE_TRUNC                 = 0x1,\n} DCP_ALPHA_ROUND_TRUNC_MODE;\ntypedef enum DCP_CURSOR_ALPHA_BLND_ENA {\n\tDCP_CURSOR_ALPHA_BLND_ENA_FALSE                  = 0x0,\n\tDCP_CURSOR_ALPHA_BLND_ENA_TRUE                   = 0x1,\n} DCP_CURSOR_ALPHA_BLND_ENA;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_FALSE   = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_TRUE    = 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_FALSE    = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_TRUE     = 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_FALSE     = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_TRUE      = 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK;\ntypedef enum DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK {\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_FALSE      = 0x0,\n\tDCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_TRUE       = 0x1,\n} DCP_GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK;\ntypedef enum DCP_GRPH_SURFACE_COUNTER_EN {\n\tDCP_GRPH_SURFACE_COUNTER_EN_DISABLE              = 0x0,\n\tDCP_GRPH_SURFACE_COUNTER_EN_ENABLE               = 0x1,\n} DCP_GRPH_SURFACE_COUNTER_EN;\ntypedef enum DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT {\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_0          = 0x0,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_1          = 0x1,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_2          = 0x2,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_3          = 0x3,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_4          = 0x4,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_5          = 0x5,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_6          = 0x6,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_7          = 0x7,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_8          = 0x8,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_9          = 0x9,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_10         = 0xa,\n\tDCP_GRPH_SURFACE_COUNTER_EVENT_SELECT_11         = 0xb,\n} DCP_GRPH_SURFACE_COUNTER_EVENT_SELECT;\ntypedef enum DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED {\n\tDCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_NO     = 0x0,\n\tDCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED_YES    = 0x1,\n} DCP_GRPH_SURFACE_COUNTER_ERR_WRAP_OCCURED;\ntypedef enum HDMI_KEEPOUT_MODE {\n\tHDMI_KEEPOUT_0_650PIX_AFTER_VSYNC                = 0x0,\n\tHDMI_KEEPOUT_509_650PIX_AFTER_VSYNC              = 0x1,\n} HDMI_KEEPOUT_MODE;\ntypedef enum HDMI_CLOCK_CHANNEL_RATE {\n\tHDMI_CLOCK_CHANNEL_FREQ_EQUAL_TO_CHAR_RATE       = 0x0,\n\tHDMI_CLOCK_CHANNEL_FREQ_QUARTER_TO_CHAR_RATE     = 0x1,\n} HDMI_CLOCK_CHANNEL_RATE;\ntypedef enum HDMI_NO_EXTRA_NULL_PACKET_FILLED {\n\tHDMI_EXTRA_NULL_PACKET_FILLED_ENABLE             = 0x0,\n\tHDMI_EXTRA_NULL_PACKET_FILLED_DISABLE            = 0x1,\n} HDMI_NO_EXTRA_NULL_PACKET_FILLED;\ntypedef enum HDMI_PACKET_GEN_VERSION {\n\tHDMI_PACKET_GEN_VERSION_OLD                      = 0x0,\n\tHDMI_PACKET_GEN_VERSION_NEW                      = 0x1,\n} HDMI_PACKET_GEN_VERSION;\ntypedef enum HDMI_ERROR_ACK {\n\tHDMI_ERROR_ACK_INT                               = 0x0,\n\tHDMI_ERROR_NOT_ACK                               = 0x1,\n} HDMI_ERROR_ACK;\ntypedef enum HDMI_ERROR_MASK {\n\tHDMI_ERROR_MASK_INT                              = 0x0,\n\tHDMI_ERROR_NOT_MASK                              = 0x1,\n} HDMI_ERROR_MASK;\ntypedef enum HDMI_DEEP_COLOR_DEPTH {\n\tHDMI_DEEP_COLOR_DEPTH_24BPP                      = 0x0,\n\tHDMI_DEEP_COLOR_DEPTH_30BPP                      = 0x1,\n\tHDMI_DEEP_COLOR_DEPTH_36BPP                      = 0x2,\n\tHDMI_DEEP_COLOR_DEPTH_RESERVED                   = 0x3,\n} HDMI_DEEP_COLOR_DEPTH;\ntypedef enum HDMI_AUDIO_DELAY_EN {\n\tHDMI_AUDIO_DELAY_DISABLE                         = 0x0,\n\tHDMI_AUDIO_DELAY_58CLK                           = 0x1,\n\tHDMI_AUDIO_DELAY_56CLK                           = 0x2,\n\tHDMI_AUDIO_DELAY_RESERVED                        = 0x3,\n} HDMI_AUDIO_DELAY_EN;\ntypedef enum HDMI_AUDIO_SEND_MAX_PACKETS {\n\tHDMI_NOT_SEND_MAX_AUDIO_PACKETS                  = 0x0,\n\tHDMI_SEND_MAX_AUDIO_PACKETS                      = 0x1,\n} HDMI_AUDIO_SEND_MAX_PACKETS;\ntypedef enum HDMI_ACR_SEND {\n\tHDMI_ACR_NOT_SEND                                = 0x0,\n\tHDMI_ACR_PKT_SEND                                = 0x1,\n} HDMI_ACR_SEND;\ntypedef enum HDMI_ACR_CONT {\n\tHDMI_ACR_CONT_DISABLE                            = 0x0,\n\tHDMI_ACR_CONT_ENABLE                             = 0x1,\n} HDMI_ACR_CONT;\ntypedef enum HDMI_ACR_SELECT {\n\tHDMI_ACR_SELECT_HW                               = 0x0,\n\tHDMI_ACR_SELECT_32K                              = 0x1,\n\tHDMI_ACR_SELECT_44K                              = 0x2,\n\tHDMI_ACR_SELECT_48K                              = 0x3,\n} HDMI_ACR_SELECT;\ntypedef enum HDMI_ACR_SOURCE {\n\tHDMI_ACR_SOURCE_HW                               = 0x0,\n\tHDMI_ACR_SOURCE_SW                               = 0x1,\n} HDMI_ACR_SOURCE;\ntypedef enum HDMI_ACR_N_MULTIPLE {\n\tHDMI_ACR_0_MULTIPLE_RESERVED                     = 0x0,\n\tHDMI_ACR_1_MULTIPLE                              = 0x1,\n\tHDMI_ACR_2_MULTIPLE                              = 0x2,\n\tHDMI_ACR_3_MULTIPLE_RESERVED                     = 0x3,\n\tHDMI_ACR_4_MULTIPLE                              = 0x4,\n\tHDMI_ACR_5_MULTIPLE_RESERVED                     = 0x5,\n\tHDMI_ACR_6_MULTIPLE_RESERVED                     = 0x6,\n\tHDMI_ACR_7_MULTIPLE_RESERVED                     = 0x7,\n} HDMI_ACR_N_MULTIPLE;\ntypedef enum HDMI_ACR_AUDIO_PRIORITY {\n\tHDMI_ACR_PKT_HIGH_PRIORITY_THAN_AUDIO_SAMPLE     = 0x0,\n\tHDMI_AUDIO_SAMPLE_HIGH_PRIORITY_THAN_ACR_PKT     = 0x1,\n} HDMI_ACR_AUDIO_PRIORITY;\ntypedef enum HDMI_NULL_SEND {\n\tHDMI_NULL_NOT_SEND                               = 0x0,\n\tHDMI_NULL_PKT_SEND                               = 0x1,\n} HDMI_NULL_SEND;\ntypedef enum HDMI_GC_SEND {\n\tHDMI_GC_NOT_SEND                                 = 0x0,\n\tHDMI_GC_PKT_SEND                                 = 0x1,\n} HDMI_GC_SEND;\ntypedef enum HDMI_GC_CONT {\n\tHDMI_GC_CONT_DISABLE                             = 0x0,\n\tHDMI_GC_CONT_ENABLE                              = 0x1,\n} HDMI_GC_CONT;\ntypedef enum HDMI_ISRC_SEND {\n\tHDMI_ISRC_NOT_SEND                               = 0x0,\n\tHDMI_ISRC_PKT_SEND                               = 0x1,\n} HDMI_ISRC_SEND;\ntypedef enum HDMI_ISRC_CONT {\n\tHDMI_ISRC_CONT_DISABLE                           = 0x0,\n\tHDMI_ISRC_CONT_ENABLE                            = 0x1,\n} HDMI_ISRC_CONT;\ntypedef enum HDMI_AVI_INFO_SEND {\n\tHDMI_AVI_INFO_NOT_SEND                           = 0x0,\n\tHDMI_AVI_INFO_PKT_SEND                           = 0x1,\n} HDMI_AVI_INFO_SEND;\ntypedef enum HDMI_AVI_INFO_CONT {\n\tHDMI_AVI_INFO_CONT_DISABLE                       = 0x0,\n\tHDMI_AVI_INFO_CONT_ENABLE                        = 0x1,\n} HDMI_AVI_INFO_CONT;\ntypedef enum HDMI_AUDIO_INFO_SEND {\n\tHDMI_AUDIO_INFO_NOT_SEND                         = 0x0,\n\tHDMI_AUDIO_INFO_PKT_SEND                         = 0x1,\n} HDMI_AUDIO_INFO_SEND;\ntypedef enum HDMI_AUDIO_INFO_CONT {\n\tHDMI_AUDIO_INFO_CONT_DISABLE                     = 0x0,\n\tHDMI_AUDIO_INFO_CONT_ENABLE                      = 0x1,\n} HDMI_AUDIO_INFO_CONT;\ntypedef enum HDMI_MPEG_INFO_SEND {\n\tHDMI_MPEG_INFO_NOT_SEND                          = 0x0,\n\tHDMI_MPEG_INFO_PKT_SEND                          = 0x1,\n} HDMI_MPEG_INFO_SEND;\ntypedef enum HDMI_MPEG_INFO_CONT {\n\tHDMI_MPEG_INFO_CONT_DISABLE                      = 0x0,\n\tHDMI_MPEG_INFO_CONT_ENABLE                       = 0x1,\n} HDMI_MPEG_INFO_CONT;\ntypedef enum HDMI_GENERIC0_SEND {\n\tHDMI_GENERIC0_NOT_SEND                           = 0x0,\n\tHDMI_GENERIC0_PKT_SEND                           = 0x1,\n} HDMI_GENERIC0_SEND;\ntypedef enum HDMI_GENERIC0_CONT {\n\tHDMI_GENERIC0_CONT_DISABLE                       = 0x0,\n\tHDMI_GENERIC0_CONT_ENABLE                        = 0x1,\n} HDMI_GENERIC0_CONT;\ntypedef enum HDMI_GENERIC1_SEND {\n\tHDMI_GENERIC1_NOT_SEND                           = 0x0,\n\tHDMI_GENERIC1_PKT_SEND                           = 0x1,\n} HDMI_GENERIC1_SEND;\ntypedef enum HDMI_GENERIC1_CONT {\n\tHDMI_GENERIC1_CONT_DISABLE                       = 0x0,\n\tHDMI_GENERIC1_CONT_ENABLE                        = 0x1,\n} HDMI_GENERIC1_CONT;\ntypedef enum HDMI_GC_AVMUTE_CONT {\n\tHDMI_GC_AVMUTE_CONT_DISABLE                      = 0x0,\n\tHDMI_GC_AVMUTE_CONT_ENABLE                       = 0x1,\n} HDMI_GC_AVMUTE_CONT;\ntypedef enum HDMI_PACKING_PHASE_OVERRIDE {\n\tHDMI_PACKING_PHASE_SET_BY_HW                     = 0x0,\n\tHDMI_PACKING_PHASE_SET_BY_SW                     = 0x1,\n} HDMI_PACKING_PHASE_OVERRIDE;\ntypedef enum HDMI_GENERIC2_SEND {\n\tHDMI_GENERIC2_NOT_SEND                           = 0x0,\n\tHDMI_GENERIC2_PKT_SEND                           = 0x1,\n} HDMI_GENERIC2_SEND;\ntypedef enum HDMI_GENERIC2_CONT {\n\tHDMI_GENERIC2_CONT_DISABLE                       = 0x0,\n\tHDMI_GENERIC2_CONT_ENABLE                        = 0x1,\n} HDMI_GENERIC2_CONT;\ntypedef enum HDMI_GENERIC3_SEND {\n\tHDMI_GENERIC3_NOT_SEND                           = 0x0,\n\tHDMI_GENERIC3_PKT_SEND                           = 0x1,\n} HDMI_GENERIC3_SEND;\ntypedef enum HDMI_GENERIC3_CONT {\n\tHDMI_GENERIC3_CONT_DISABLE                       = 0x0,\n\tHDMI_GENERIC3_CONT_ENABLE                        = 0x1,\n} HDMI_GENERIC3_CONT;\ntypedef enum TMDS_PIXEL_ENCODING {\n\tTMDS_PIXEL_ENCODING_444                          = 0x0,\n\tTMDS_PIXEL_ENCODING_422                          = 0x1,\n} TMDS_PIXEL_ENCODING;\ntypedef enum TMDS_COLOR_FORMAT {\n\tTMDS_COLOR_FORMAT__24BPP__TWIN30BPP_MSB__DUAL48BPP= 0x0,\n\tTMDS_COLOR_FORMAT_TWIN30BPP_LSB                  = 0x1,\n\tTMDS_COLOR_FORMAT_DUAL30BPP                      = 0x2,\n\tTMDS_COLOR_FORMAT_RESERVED                       = 0x3,\n} TMDS_COLOR_FORMAT;\ntypedef enum TMDS_STEREOSYNC_CTL_SEL_REG {\n\tTMDS_STEREOSYNC_CTL0                             = 0x0,\n\tTMDS_STEREOSYNC_CTL1                             = 0x1,\n\tTMDS_STEREOSYNC_CTL2                             = 0x2,\n\tTMDS_STEREOSYNC_CTL3                             = 0x3,\n} TMDS_STEREOSYNC_CTL_SEL_REG;\ntypedef enum TMDS_CTL0_DATA_SEL {\n\tTMDS_CTL0_DATA_SEL0_RESERVED                     = 0x0,\n\tTMDS_CTL0_DATA_SEL1_DISPLAY_ENABLE               = 0x1,\n\tTMDS_CTL0_DATA_SEL2_VSYNC                        = 0x2,\n\tTMDS_CTL0_DATA_SEL3_RESERVED                     = 0x3,\n\tTMDS_CTL0_DATA_SEL4_HSYNC                        = 0x4,\n\tTMDS_CTL0_DATA_SEL5_SEL7_RESERVED                = 0x5,\n\tTMDS_CTL0_DATA_SEL8_RANDOM_DATA                  = 0x6,\n\tTMDS_CTL0_DATA_SEL9_SEL15_RANDOM_DATA            = 0x7,\n} TMDS_CTL0_DATA_SEL;\ntypedef enum TMDS_CTL0_DATA_DELAY {\n\tTMDS_CTL0_DATA_DELAY_0PIX                        = 0x0,\n\tTMDS_CTL0_DATA_DELAY_1PIX                        = 0x1,\n\tTMDS_CTL0_DATA_DELAY_2PIX                        = 0x2,\n\tTMDS_CTL0_DATA_DELAY_3PIX                        = 0x3,\n\tTMDS_CTL0_DATA_DELAY_4PIX                        = 0x4,\n\tTMDS_CTL0_DATA_DELAY_5PIX                        = 0x5,\n\tTMDS_CTL0_DATA_DELAY_6PIX                        = 0x6,\n\tTMDS_CTL0_DATA_DELAY_7PIX                        = 0x7,\n} TMDS_CTL0_DATA_DELAY;\ntypedef enum TMDS_CTL0_DATA_INVERT {\n\tTMDS_CTL0_DATA_NORMAL                            = 0x0,\n\tTMDS_CTL0_DATA_INVERT_EN                         = 0x1,\n} TMDS_CTL0_DATA_INVERT;\ntypedef enum TMDS_CTL0_DATA_MODULATION {\n\tTMDS_CTL0_DATA_MODULATION_DISABLE                = 0x0,\n\tTMDS_CTL0_DATA_MODULATION_BIT0                   = 0x1,\n\tTMDS_CTL0_DATA_MODULATION_BIT1                   = 0x2,\n\tTMDS_CTL0_DATA_MODULATION_BIT2                   = 0x3,\n} TMDS_CTL0_DATA_MODULATION;\ntypedef enum TMDS_CTL0_PATTERN_OUT_EN {\n\tTMDS_CTL0_PATTERN_OUT_DISABLE                    = 0x0,\n\tTMDS_CTL0_PATTERN_OUT_ENABLE                     = 0x1,\n} TMDS_CTL0_PATTERN_OUT_EN;\ntypedef enum TMDS_CTL1_DATA_SEL {\n\tTMDS_CTL1_DATA_SEL0_RESERVED                     = 0x0,\n\tTMDS_CTL1_DATA_SEL1_DISPLAY_ENABLE               = 0x1,\n\tTMDS_CTL1_DATA_SEL2_VSYNC                        = 0x2,\n\tTMDS_CTL1_DATA_SEL3_RESERVED                     = 0x3,\n\tTMDS_CTL1_DATA_SEL4_HSYNC                        = 0x4,\n\tTMDS_CTL1_DATA_SEL5_SEL7_RESERVED                = 0x5,\n\tTMDS_CTL1_DATA_SEL8_BLANK_TIME                   = 0x6,\n\tTMDS_CTL1_DATA_SEL9_SEL15_RESERVED               = 0x7,\n} TMDS_CTL1_DATA_SEL;\ntypedef enum TMDS_CTL1_DATA_DELAY {\n\tTMDS_CTL1_DATA_DELAY_0PIX                        = 0x0,\n\tTMDS_CTL1_DATA_DELAY_1PIX                        = 0x1,\n\tTMDS_CTL1_DATA_DELAY_2PIX                        = 0x2,\n\tTMDS_CTL1_DATA_DELAY_3PIX                        = 0x3,\n\tTMDS_CTL1_DATA_DELAY_4PIX                        = 0x4,\n\tTMDS_CTL1_DATA_DELAY_5PIX                        = 0x5,\n\tTMDS_CTL1_DATA_DELAY_6PIX                        = 0x6,\n\tTMDS_CTL1_DATA_DELAY_7PIX                        = 0x7,\n} TMDS_CTL1_DATA_DELAY;\ntypedef enum TMDS_CTL1_DATA_INVERT {\n\tTMDS_CTL1_DATA_NORMAL                            = 0x0,\n\tTMDS_CTL1_DATA_INVERT_EN                         = 0x1,\n} TMDS_CTL1_DATA_INVERT;\ntypedef enum TMDS_CTL1_DATA_MODULATION {\n\tTMDS_CTL1_DATA_MODULATION_DISABLE                = 0x0,\n\tTMDS_CTL1_DATA_MODULATION_BIT0                   = 0x1,\n\tTMDS_CTL1_DATA_MODULATION_BIT1                   = 0x2,\n\tTMDS_CTL1_DATA_MODULATION_BIT2                   = 0x3,\n} TMDS_CTL1_DATA_MODULATION;\ntypedef enum TMDS_CTL1_PATTERN_OUT_EN {\n\tTMDS_CTL1_PATTERN_OUT_DISABLE                    = 0x0,\n\tTMDS_CTL1_PATTERN_OUT_ENABLE                     = 0x1,\n} TMDS_CTL1_PATTERN_OUT_EN;\ntypedef enum TMDS_CTL2_DATA_SEL {\n\tTMDS_CTL2_DATA_SEL0_RESERVED                     = 0x0,\n\tTMDS_CTL2_DATA_SEL1_DISPLAY_ENABLE               = 0x1,\n\tTMDS_CTL2_DATA_SEL2_VSYNC                        = 0x2,\n\tTMDS_CTL2_DATA_SEL3_RESERVED                     = 0x3,\n\tTMDS_CTL2_DATA_SEL4_HSYNC                        = 0x4,\n\tTMDS_CTL2_DATA_SEL5_SEL7_RESERVED                = 0x5,\n\tTMDS_CTL2_DATA_SEL8_BLANK_TIME                   = 0x6,\n\tTMDS_CTL2_DATA_SEL9_SEL15_RESERVED               = 0x7,\n} TMDS_CTL2_DATA_SEL;\ntypedef enum TMDS_CTL2_DATA_DELAY {\n\tTMDS_CTL2_DATA_DELAY_0PIX                        = 0x0,\n\tTMDS_CTL2_DATA_DELAY_1PIX                        = 0x1,\n\tTMDS_CTL2_DATA_DELAY_2PIX                        = 0x2,\n\tTMDS_CTL2_DATA_DELAY_3PIX                        = 0x3,\n\tTMDS_CTL2_DATA_DELAY_4PIX                        = 0x4,\n\tTMDS_CTL2_DATA_DELAY_5PIX                        = 0x5,\n\tTMDS_CTL2_DATA_DELAY_6PIX                        = 0x6,\n\tTMDS_CTL2_DATA_DELAY_7PIX                        = 0x7,\n} TMDS_CTL2_DATA_DELAY;\ntypedef enum TMDS_CTL2_DATA_INVERT {\n\tTMDS_CTL2_DATA_NORMAL                            = 0x0,\n\tTMDS_CTL2_DATA_INVERT_EN                         = 0x1,\n} TMDS_CTL2_DATA_INVERT;\ntypedef enum TMDS_CTL2_DATA_MODULATION {\n\tTMDS_CTL2_DATA_MODULATION_DISABLE                = 0x0,\n\tTMDS_CTL2_DATA_MODULATION_BIT0                   = 0x1,\n\tTMDS_CTL2_DATA_MODULATION_BIT1                   = 0x2,\n\tTMDS_CTL2_DATA_MODULATION_BIT2                   = 0x3,\n} TMDS_CTL2_DATA_MODULATION;\ntypedef enum TMDS_CTL2_PATTERN_OUT_EN {\n\tTMDS_CTL2_PATTERN_OUT_DISABLE                    = 0x0,\n\tTMDS_CTL2_PATTERN_OUT_ENABLE                     = 0x1,\n} TMDS_CTL2_PATTERN_OUT_EN;\ntypedef enum TMDS_CTL3_DATA_DELAY {\n\tTMDS_CTL3_DATA_DELAY_0PIX                        = 0x0,\n\tTMDS_CTL3_DATA_DELAY_1PIX                        = 0x1,\n\tTMDS_CTL3_DATA_DELAY_2PIX                        = 0x2,\n\tTMDS_CTL3_DATA_DELAY_3PIX                        = 0x3,\n\tTMDS_CTL3_DATA_DELAY_4PIX                        = 0x4,\n\tTMDS_CTL3_DATA_DELAY_5PIX                        = 0x5,\n\tTMDS_CTL3_DATA_DELAY_6PIX                        = 0x6,\n\tTMDS_CTL3_DATA_DELAY_7PIX                        = 0x7,\n} TMDS_CTL3_DATA_DELAY;\ntypedef enum TMDS_CTL3_DATA_INVERT {\n\tTMDS_CTL3_DATA_NORMAL                            = 0x0,\n\tTMDS_CTL3_DATA_INVERT_EN                         = 0x1,\n} TMDS_CTL3_DATA_INVERT;\ntypedef enum TMDS_CTL3_DATA_MODULATION {\n\tTMDS_CTL3_DATA_MODULATION_DISABLE                = 0x0,\n\tTMDS_CTL3_DATA_MODULATION_BIT0                   = 0x1,\n\tTMDS_CTL3_DATA_MODULATION_BIT1                   = 0x2,\n\tTMDS_CTL3_DATA_MODULATION_BIT2                   = 0x3,\n} TMDS_CTL3_DATA_MODULATION;\ntypedef enum TMDS_CTL3_PATTERN_OUT_EN {\n\tTMDS_CTL3_PATTERN_OUT_DISABLE                    = 0x0,\n\tTMDS_CTL3_PATTERN_OUT_ENABLE                     = 0x1,\n} TMDS_CTL3_PATTERN_OUT_EN;\ntypedef enum TMDS_CTL3_DATA_SEL {\n\tTMDS_CTL3_DATA_SEL0_RESERVED                     = 0x0,\n\tTMDS_CTL3_DATA_SEL1_DISPLAY_ENABLE               = 0x1,\n\tTMDS_CTL3_DATA_SEL2_VSYNC                        = 0x2,\n\tTMDS_CTL3_DATA_SEL3_RESERVED                     = 0x3,\n\tTMDS_CTL3_DATA_SEL4_HSYNC                        = 0x4,\n\tTMDS_CTL3_DATA_SEL5_SEL7_RESERVED                = 0x5,\n\tTMDS_CTL3_DATA_SEL8_BLANK_TIME                   = 0x6,\n\tTMDS_CTL3_DATA_SEL9_SEL15_RESERVED               = 0x7,\n} TMDS_CTL3_DATA_SEL;\ntypedef enum DIG_FE_CNTL_SOURCE_SELECT {\n\tDIG_FE_SOURCE_FROM_FMT0                          = 0x0,\n\tDIG_FE_SOURCE_FROM_FMT1                          = 0x1,\n\tDIG_FE_SOURCE_FROM_FMT2                          = 0x2,\n\tDIG_FE_SOURCE_FROM_FMT3                          = 0x3,\n} DIG_FE_CNTL_SOURCE_SELECT;\ntypedef enum DIG_FE_CNTL_STEREOSYNC_SELECT {\n\tDIG_FE_STEREOSYNC_FROM_FMT0                      = 0x0,\n\tDIG_FE_STEREOSYNC_FROM_FMT1                      = 0x1,\n\tDIG_FE_STEREOSYNC_FROM_FMT2                      = 0x2,\n\tDIG_FE_STEREOSYNC_FROM_FMT3                      = 0x3,\n} DIG_FE_CNTL_STEREOSYNC_SELECT;\ntypedef enum DIG_FIFO_READ_CLOCK_SRC {\n\tDIG_FIFO_READ_CLOCK_SRC_FROM_DCCG                = 0x0,\n\tDIG_FIFO_READ_CLOCK_SRC_FROM_DISPLAY_PIPE        = 0x1,\n} DIG_FIFO_READ_CLOCK_SRC;\ntypedef enum DIG_OUTPUT_CRC_CNTL_LINK_SEL {\n\tDIG_OUTPUT_CRC_ON_LINK0                          = 0x0,\n\tDIG_OUTPUT_CRC_ON_LINK1                          = 0x1,\n} DIG_OUTPUT_CRC_CNTL_LINK_SEL;\ntypedef enum DIG_OUTPUT_CRC_DATA_SEL {\n\tDIG_OUTPUT_CRC_FOR_FULLFRAME                     = 0x0,\n\tDIG_OUTPUT_CRC_FOR_ACTIVEONLY                    = 0x1,\n\tDIG_OUTPUT_CRC_FOR_VBI                           = 0x2,\n\tDIG_OUTPUT_CRC_FOR_AUDIO                         = 0x3,\n} DIG_OUTPUT_CRC_DATA_SEL;\ntypedef enum DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN {\n\tDIG_IN_NORMAL_OPERATION                          = 0x0,\n\tDIG_IN_DEBUG_MODE                                = 0x1,\n} DIG_TEST_PATTERN_TEST_PATTERN_OUT_EN;\ntypedef enum DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL {\n\tDIG_10BIT_TEST_PATTERN                           = 0x0,\n\tDIG_ALTERNATING_TEST_PATTERN                     = 0x1,\n} DIG_TEST_PATTERN_HALF_CLOCK_PATTERN_SEL;\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN {\n\tDIG_TEST_PATTERN_NORMAL                          = 0x0,\n\tDIG_TEST_PATTERN_RANDOM                          = 0x1,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_OUT_EN;\ntypedef enum DIG_TEST_PATTERN_RANDOM_PATTERN_RESET {\n\tDIG_RANDOM_PATTERN_ENABLED                       = 0x0,\n\tDIG_RANDOM_PATTERN_RESETED                       = 0x1,\n} DIG_TEST_PATTERN_RANDOM_PATTERN_RESET;\ntypedef enum DIG_TEST_PATTERN_EXTERNAL_RESET_EN {\n\tDIG_TEST_PATTERN_EXTERNAL_RESET_ENABLE           = 0x0,\n\tDIG_TEST_PATTERN_EXTERNAL_RESET_BY_EXT_SIG       = 0x1,\n} DIG_TEST_PATTERN_EXTERNAL_RESET_EN;\ntypedef enum DIG_RANDOM_PATTERN_SEED_RAN_PAT {\n\tDIG_RANDOM_PATTERN_SEED_RAN_PAT_ALL_PIXELS       = 0x0,\n\tDIG_RANDOM_PATTERN_SEED_RAN_PAT_DE_HIGH          = 0x1,\n} DIG_RANDOM_PATTERN_SEED_RAN_PAT;\ntypedef enum DIG_FIFO_STATUS_USE_OVERWRITE_LEVEL {\n\tDIG_FIFO_USE_OVERWRITE_LEVEL                     = 0x0,\n\tDIG_FIFO_USE_CAL_AVERAGE_LEVEL                   = 0x1,\n} DIG_FIFO_STATUS_USE_OVERWRITE_LEVEL;\ntypedef enum DIG_FIFO_ERROR_ACK {\n\tDIG_FIFO_ERROR_ACK_INT                           = 0x0,\n\tDIG_FIFO_ERROR_NOT_ACK                           = 0x1,\n} DIG_FIFO_ERROR_ACK;\ntypedef enum DIG_FIFO_STATUS_FORCE_RECAL_AVERAGE {\n\tDIG_FIFO_NOT_FORCE_RECAL_AVERAGE                 = 0x0,\n\tDIG_FIFO_FORCE_RECAL_AVERAGE_LEVEL               = 0x1,\n} DIG_FIFO_STATUS_FORCE_RECAL_AVERAGE;\ntypedef enum DIG_FIFO_STATUS_FORCE_RECOMP_MINMAX {\n\tDIG_FIFO_NOT_FORCE_RECOMP_MINMAX                 = 0x0,\n\tDIG_FIFO_FORCE_RECOMP_MINMAX                     = 0x1,\n} DIG_FIFO_STATUS_FORCE_RECOMP_MINMAX;\ntypedef enum DIG_DISPCLK_SWITCH_CNTL_SWITCH_POINT {\n\tDIG_DISPCLK_SWITCH_AT_EARLY_VBLANK               = 0x0,\n\tDIG_DISPCLK_SWITCH_AT_FIRST_HSYNC                = 0x1,\n} DIG_DISPCLK_SWITCH_CNTL_SWITCH_POINT;\ntypedef enum DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK {\n\tDIG_DISPCLK_SWITCH_ALLOWED_ACK_INT               = 0x0,\n\tDIG_DISPCLK_SWITCH_ALLOWED_INT_NOT_ACK           = 0x1,\n} DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK;\ntypedef enum DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK {\n\tDIG_DISPCLK_SWITCH_ALLOWED_MASK_INT              = 0x0,\n\tDIG_DISPCLK_SWITCH_ALLOWED_INT_UNMASK            = 0x1,\n} DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK;\ntypedef enum AFMT_INTERRUPT_STATUS_CHG_MASK {\n\tAFMT_INTERRUPT_DISABLE                           = 0x0,\n\tAFMT_INTERRUPT_ENABLE                            = 0x1,\n} AFMT_INTERRUPT_STATUS_CHG_MASK;\ntypedef enum HDMI_GC_AVMUTE {\n\tHDMI_GC_AVMUTE_SET                               = 0x0,\n\tHDMI_GC_AVMUTE_UNSET                             = 0x1,\n} HDMI_GC_AVMUTE;\ntypedef enum HDMI_DEFAULT_PAHSE {\n\tHDMI_DEFAULT_PHASE_IS_0                          = 0x0,\n\tHDMI_DEFAULT_PHASE_IS_1                          = 0x1,\n} HDMI_DEFAULT_PAHSE;\ntypedef enum AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD {\n\tAFMT_AUDIO_LAYOUT_DETERMINED_BY_AZ_AUDIO_CHANNEL_STATUS= 0x0,\n\tAFMT_AUDIO_LAYOUT_OVRD_BY_REGISTER               = 0x1,\n} AFMT_AUDIO_PACKET_CONTROL2_AUDIO_LAYOUT_OVRD;\ntypedef enum AUDIO_LAYOUT_SELECT {\n\tAUDIO_LAYOUT_0                                   = 0x0,\n\tAUDIO_LAYOUT_1                                   = 0x1,\n} AUDIO_LAYOUT_SELECT;\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CONT {\n\tAFMT_AUDIO_CRC_ONESHOT                           = 0x0,\n\tAFMT_AUDIO_CRC_AUTO_RESTART                      = 0x1,\n} AFMT_AUDIO_CRC_CONTROL_CONT;\ntypedef enum AFMT_AUDIO_CRC_CONTROL_SOURCE {\n\tAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_INPUT            = 0x0,\n\tAFMT_AUDIO_CRC_SOURCE_FROM_FIFO_OUTPUT           = 0x1,\n} AFMT_AUDIO_CRC_CONTROL_SOURCE;\ntypedef enum AFMT_AUDIO_CRC_CONTROL_CH_SEL {\n\tAFMT_AUDIO_CRC_CH0_SIG                           = 0x0,\n\tAFMT_AUDIO_CRC_CH1_SIG                           = 0x1,\n\tAFMT_AUDIO_CRC_CH2_SIG                           = 0x2,\n\tAFMT_AUDIO_CRC_CH3_SIG                           = 0x3,\n\tAFMT_AUDIO_CRC_CH4_SIG                           = 0x4,\n\tAFMT_AUDIO_CRC_CH5_SIG                           = 0x5,\n\tAFMT_AUDIO_CRC_CH6_SIG                           = 0x6,\n\tAFMT_AUDIO_CRC_CH7_SIG                           = 0x7,\n\tAFMT_AUDIO_CRC_RESERVED                          = 0x8,\n\tAFMT_AUDIO_CRC_AUDIO_SAMPLE_COUNT                = 0x9,\n} AFMT_AUDIO_CRC_CONTROL_CH_SEL;\ntypedef enum AFMT_RAMP_CONTROL0_SIGN {\n\tAFMT_RAMP_SIGNED                                 = 0x0,\n\tAFMT_RAMP_UNSIGNED                               = 0x1,\n} AFMT_RAMP_CONTROL0_SIGN;\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND {\n\tAFMT_AUDIO_PACKET_SENT_DISABLED                  = 0x0,\n\tAFMT_AUDIO_PACKET_SENT_ENABLED                   = 0x1,\n} AFMT_AUDIO_PACKET_CONTROL_AUDIO_SAMPLE_SEND;\ntypedef enum AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS {\n\tAFMT_NOT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED_RESERVED= 0x0,\n\tAFMT_RESET_AUDIO_FIFO_WHEN_AUDIO_DISABLED        = 0x1,\n} AFMT_AUDIO_PACKET_CONTROL_RESET_FIFO_WHEN_AUDIO_DIS;\ntypedef enum AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE {\n\tAFMT_INFOFRAME_SOURCE_FROM_AZALIA_BLOCK          = 0x0,\n\tAFMT_INFOFRAME_SOURCE_FROM_AFMT_REGISTERS        = 0x1,\n} AFMT_INFOFRAME_CONTROL0_AUDIO_INFO_SOURCE;\ntypedef enum AFMT_AUDIO_SRC_CONTROL_SELECT {\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM0                   = 0x0,\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM1                   = 0x1,\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM2                   = 0x2,\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM3                   = 0x3,\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM4                   = 0x4,\n\tAFMT_AUDIO_SRC_FROM_AZ_STREAM5                   = 0x5,\n\tAFMT_AUDIO_SRC_RESERVED                          = 0x6,\n} AFMT_AUDIO_SRC_CONTROL_SELECT;\ntypedef enum DIG_BE_CNTL_MODE {\n\tDIG_BE_DP_SST_MODE                               = 0x0,\n\tDIG_BE_RESERVED1                                 = 0x1,\n\tDIG_BE_TMDS_DVI_MODE                             = 0x2,\n\tDIG_BE_TMDS_HDMI_MODE                            = 0x3,\n\tDIG_BE_SDVO_RESERVED                             = 0x4,\n\tDIG_BE_DP_MST_MODE                               = 0x5,\n\tDIG_BE_RESERVED2                                 = 0x6,\n\tDIG_BE_RESERVED3                                 = 0x7,\n} DIG_BE_CNTL_MODE;\ntypedef enum DIG_BE_CNTL_HPD_SELECT {\n\tDIG_BE_CNTL_HPD1                                 = 0x0,\n\tDIG_BE_CNTL_HPD2                                 = 0x1,\n\tDIG_BE_CNTL_HPD3                                 = 0x2,\n\tDIG_BE_CNTL_HPD4                                 = 0x3,\n\tDIG_BE_CNTL_HPD5                                 = 0x4,\n\tDIG_BE_CNTL_HPD6                                 = 0x5,\n} DIG_BE_CNTL_HPD_SELECT;\ntypedef enum LVTMA_RANDOM_PATTERN_SEED_RAN_PAT {\n\tLVTMA_RANDOM_PATTERN_SEED_ALL_PIXELS             = 0x0,\n\tLVTMA_RANDOM_PATTERN_SEED_ONLY_DE_HIGH           = 0x1,\n} LVTMA_RANDOM_PATTERN_SEED_RAN_PAT;\ntypedef enum TMDS_SYNC_PHASE {\n\tTMDS_NOT_SYNC_PHASE_ON_FRAME_START               = 0x0,\n\tTMDS_SYNC_PHASE_ON_FRAME_START                   = 0x1,\n} TMDS_SYNC_PHASE;\ntypedef enum TMDS_DATA_SYNCHRONIZATION_DSINTSEL {\n\tTMDS_DATA_SYNCHRONIZATION_DSINTSEL_PCLK_TMDS     = 0x0,\n\tTMDS_DATA_SYNCHRONIZATION_DSINTSEL_TMDS_PLL      = 0x1,\n} TMDS_DATA_SYNCHRONIZATION_DSINTSEL;\ntypedef enum TMDS_TRANSMITTER_ENABLE_HPD_MASK {\n\tTMDS_TRANSMITTER_HPD_MASK_NOT_OVERRIDE           = 0x0,\n\tTMDS_TRANSMITTER_HPD_MASK_OVERRIDE               = 0x1,\n} TMDS_TRANSMITTER_ENABLE_HPD_MASK;\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK {\n\tTMDS_TRANSMITTER_LNKCEN_HPD_MASK_NOT_OVERRIDE    = 0x0,\n\tTMDS_TRANSMITTER_LNKCEN_HPD_MASK_OVERRIDE        = 0x1,\n} TMDS_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK;\ntypedef enum TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK {\n\tTMDS_TRANSMITTER_LNKDEN_HPD_MASK_NOT_OVERRIDE    = 0x0,\n\tTMDS_TRANSMITTER_LNKDEN_HPD_MASK_OVERRIDE        = 0x1,\n} TMDS_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK;\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK {\n\tTMDS_TRANSMITTER_HPD_NOT_OVERRIDE_PLL_ENABLE     = 0x0,\n\tTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_DISCON= 0x1,\n\tTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE_ON_CON  = 0x2,\n\tTMDS_TRANSMITTER_HPD_OVERRIDE_PLL_ENABLE         = 0x3,\n} TMDS_TRANSMITTER_CONTROL_PLL_ENABLE_HPD_MASK;\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELA {\n\tTMDS_TRANSMITTER_IDSCKSELA_USE_IPIXCLK           = 0x0,\n\tTMDS_TRANSMITTER_IDSCKSELA_USE_IDCLK             = 0x1,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELA;\ntypedef enum TMDS_TRANSMITTER_CONTROL_IDSCKSELB {\n\tTMDS_TRANSMITTER_IDSCKSELB_USE_IPIXCLK           = 0x0,\n\tTMDS_TRANSMITTER_IDSCKSELB_USE_IDCLK             = 0x1,\n} TMDS_TRANSMITTER_CONTROL_IDSCKSELB;\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN {\n\tTMDS_TRANSMITTER_PLL_PWRUP_SEQ_DISABLE           = 0x0,\n\tTMDS_TRANSMITTER_PLL_PWRUP_SEQ_ENABLE            = 0x1,\n} TMDS_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN;\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK {\n\tTMDS_TRANSMITTER_PLL_NOT_RST_ON_HPD              = 0x0,\n\tTMDS_TRANSMITTER_PLL_RST_ON_HPD                  = 0x1,\n} TMDS_TRANSMITTER_CONTROL_PLL_RESET_HPD_MASK;\ntypedef enum TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS {\n\tTMDS_TRANSMITTER_TMCLK_FROM_TMDS_TMCLK           = 0x0,\n\tTMDS_TRANSMITTER_TMCLK_FROM_PADS                 = 0x1,\n} TMDS_TRANSMITTER_CONTROL_TMCLK_FROM_PADS;\ntypedef enum TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS {\n\tTMDS_TRANSMITTER_TDCLK_FROM_TMDS_TDCLK           = 0x0,\n\tTMDS_TRANSMITTER_TDCLK_FROM_PADS                 = 0x1,\n} TMDS_TRANSMITTER_CONTROL_TDCLK_FROM_PADS;\ntypedef enum TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN {\n\tTMDS_TRANSMITTER_PLLSEL_BY_HW                    = 0x0,\n\tTMDS_TRANSMITTER_PLLSEL_OVERWRITE_BY_SW          = 0x1,\n} TMDS_TRANSMITTER_CONTROL_PLLSEL_OVERWRITE_EN;\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA {\n\tTMDS_TRANSMITTER_BYPASS_PLLA_COHERENT            = 0x0,\n\tTMDS_TRANSMITTER_BYPASS_PLLA_INCOHERENT          = 0x1,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLA;\ntypedef enum TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB {\n\tTMDS_TRANSMITTER_BYPASS_PLLB_COHERENT            = 0x0,\n\tTMDS_TRANSMITTER_BYPASS_PLLB_INCOHERENT          = 0x1,\n} TMDS_TRANSMITTER_CONTROL_BYPASS_PLLB;\ntypedef enum TMDS_REG_TEST_OUTPUTA_CNTLA {\n\tTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA0              = 0x0,\n\tTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA1              = 0x1,\n\tTMDS_REG_TEST_OUTPUTA_CNTLA_OTDATA2              = 0x2,\n\tTMDS_REG_TEST_OUTPUTA_CNTLA_NA                   = 0x3,\n} TMDS_REG_TEST_OUTPUTA_CNTLA;\ntypedef enum TMDS_REG_TEST_OUTPUTB_CNTLB {\n\tTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB0              = 0x0,\n\tTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB1              = 0x1,\n\tTMDS_REG_TEST_OUTPUTB_CNTLB_OTDATB2              = 0x2,\n\tTMDS_REG_TEST_OUTPUTB_CNTLB_NA                   = 0x3,\n} TMDS_REG_TEST_OUTPUTB_CNTLB;\ntypedef enum DP_LINK_TRAINING_COMPLETE {\n\tDP_LINK_TRAINING_NOT_COMPLETE                    = 0x0,\n\tDP_LINK_TRAINING_ALREADY_COMPLETE                = 0x1,\n} DP_LINK_TRAINING_COMPLETE;\ntypedef enum DP_EMBEDDED_PANEL_MODE {\n\tDP_EXTERNAL_PANEL                                = 0x0,\n\tDP_EMBEDDED_PANEL                                = 0x1,\n} DP_EMBEDDED_PANEL_MODE;\ntypedef enum DP_PIXEL_ENCODING {\n\tDP_PIXEL_ENCODING_RGB444                         = 0x0,\n\tDP_PIXEL_ENCODING_YCBCR422                       = 0x1,\n\tDP_PIXEL_ENCODING_YCBCR444                       = 0x2,\n\tDP_PIXEL_ENCODING_RGB_WIDE_GAMUT                 = 0x3,\n\tDP_PIXEL_ENCODING_Y_ONLY                         = 0x4,\n\tDP_PIXEL_ENCODING_RESERVED                       = 0x5,\n} DP_PIXEL_ENCODING;\ntypedef enum DP_DYN_RANGE {\n\tDP_DYN_VESA_RANGE                                = 0x0,\n\tDP_DYN_CEA_RANGE                                 = 0x1,\n} DP_DYN_RANGE;\ntypedef enum DP_YCBCR_RANGE {\n\tDP_YCBCR_RANGE_BT601_5                           = 0x0,\n\tDP_YCBCR_RANGE_BT709_5                           = 0x1,\n} DP_YCBCR_RANGE;\ntypedef enum DP_COMPONENT_DEPTH {\n\tDP_COMPONENT_DEPTH_6BPC                          = 0x0,\n\tDP_COMPONENT_DEPTH_8BPC                          = 0x1,\n\tDP_COMPONENT_DEPTH_10BPC                         = 0x2,\n\tDP_COMPONENT_DEPTH_12BPC                         = 0x3,\n\tDP_COMPONENT_DEPTH_16BPC                         = 0x4,\n\tDP_COMPONENT_DEPTH_RESERVED                      = 0x5,\n} DP_COMPONENT_DEPTH;\ntypedef enum DP_MSA_MISC0_OVERRIDE_ENABLE {\n\tMSA_MISC0_OVERRIDE_DISABLE                       = 0x0,\n\tMSA_MISC0_OVERRIDE_ENABLE                        = 0x1,\n} DP_MSA_MISC0_OVERRIDE_ENABLE;\ntypedef enum DP_UDI_LANES {\n\tDP_UDI_1_LANE                                    = 0x0,\n\tDP_UDI_2_LANES                                   = 0x1,\n\tDP_UDI_LANES_RESERVED                            = 0x2,\n\tDP_UDI_4_LANES                                   = 0x3,\n} DP_UDI_LANES;\ntypedef enum DP_VID_STREAM_DIS_DEFER {\n\tDP_VID_STREAM_DIS_NO_DEFER                       = 0x0,\n\tDP_VID_STREAM_DIS_DEFER_TO_HBLANK                = 0x1,\n\tDP_VID_STREAM_DIS_DEFER_TO_VBLANK                = 0x2,\n} DP_VID_STREAM_DIS_DEFER;\ntypedef enum DP_STEER_OVERFLOW_ACK {\n\tDP_STEER_OVERFLOW_ACK_NO_EFFECT                  = 0x0,\n\tDP_STEER_OVERFLOW_ACK_CLR_INTERRUPT              = 0x1,\n} DP_STEER_OVERFLOW_ACK;\ntypedef enum DP_STEER_OVERFLOW_MASK {\n\tDP_STEER_OVERFLOW_MASKED                         = 0x0,\n\tDP_STEER_OVERFLOW_UNMASK                         = 0x1,\n} DP_STEER_OVERFLOW_MASK;\ntypedef enum DP_TU_OVERFLOW_ACK {\n\tDP_TU_OVERFLOW_ACK_NO_EFFECT                     = 0x0,\n\tDP_TU_OVERFLOW_ACK_CLR_INTERRUPT                 = 0x1,\n} DP_TU_OVERFLOW_ACK;\ntypedef enum DP_VID_TIMING_MODE {\n\tDP_VID_TIMING_MODE_ASYNC                         = 0x0,\n\tDP_VID_TIMING_MODE_SYNC                          = 0x1,\n} DP_VID_TIMING_MODE;\ntypedef enum DP_VID_M_N_DOUBLE_BUFFER_MODE {\n\tDP_VID_M_N_DOUBLE_BUFFER_AFTER_VID_M_UPDATE      = 0x0,\n\tDP_VID_M_N_DOUBLE_BUFFER_AT_FRAME_START          = 0x1,\n} DP_VID_M_N_DOUBLE_BUFFER_MODE;\ntypedef enum DP_VID_M_N_GEN_EN {\n\tDP_VID_M_N_PROGRAMMED_VIA_REG                    = 0x0,\n\tDP_VID_M_N_CALC_AUTO                             = 0x1,\n} DP_VID_M_N_GEN_EN;\ntypedef enum DP_VID_ENHANCED_FRAME_MODE {\n\tVID_NORMAL_FRAME_MODE                            = 0x0,\n\tVID_ENHANCED_MODE                                = 0x1,\n} DP_VID_ENHANCED_FRAME_MODE;\ntypedef enum DP_VID_MSA_TOP_FIELD_MODE {\n\tDP_TOP_FIELD_ONLY                                = 0x0,\n\tDP_TOP_PLUS_BOTTOM_FIELD                         = 0x1,\n} DP_VID_MSA_TOP_FIELD_MODE;\ntypedef enum DP_VID_VBID_FIELD_POL {\n\tDP_VID_VBID_FIELD_POL_NORMAL                     = 0x0,\n\tDP_VID_VBID_FIELD_POL_INV                        = 0x1,\n} DP_VID_VBID_FIELD_POL;\ntypedef enum DP_VID_STREAM_DISABLE_ACK {\n\tID_STREAM_DISABLE_NO_ACK                         = 0x0,\n\tID_STREAM_DISABLE_ACKED                          = 0x1,\n} DP_VID_STREAM_DISABLE_ACK;\ntypedef enum DP_VID_STREAM_DISABLE_MASK {\n\tVID_STREAM_DISABLE_MASKED                        = 0x0,\n\tVID_STREAM_DISABLE_UNMASK                        = 0x1,\n} DP_VID_STREAM_DISABLE_MASK;\ntypedef enum DPHY_ATEST_SEL_LANE0 {\n\tDPHY_ATEST_LANE0_PRBS_PATTERN                    = 0x0,\n\tDPHY_ATEST_LANE0_REG_PATTERN                     = 0x1,\n} DPHY_ATEST_SEL_LANE0;\ntypedef enum DPHY_ATEST_SEL_LANE1 {\n\tDPHY_ATEST_LANE1_PRBS_PATTERN                    = 0x0,\n\tDPHY_ATEST_LANE1_REG_PATTERN                     = 0x1,\n} DPHY_ATEST_SEL_LANE1;\ntypedef enum DPHY_ATEST_SEL_LANE2 {\n\tDPHY_ATEST_LANE2_PRBS_PATTERN                    = 0x0,\n\tDPHY_ATEST_LANE2_REG_PATTERN                     = 0x1,\n} DPHY_ATEST_SEL_LANE2;\ntypedef enum DPHY_ATEST_SEL_LANE3 {\n\tDPHY_ATEST_LANE3_PRBS_PATTERN                    = 0x0,\n\tDPHY_ATEST_LANE3_REG_PATTERN                     = 0x1,\n} DPHY_ATEST_SEL_LANE3;\ntypedef enum DPHY_BYPASS {\n\tDPHY_8B10B_OUTPUT                                = 0x0,\n\tDPHY_DBG_OUTPUT                                  = 0x1,\n} DPHY_BYPASS;\ntypedef enum DPHY_SKEW_BYPASS {\n\tDPHY_WITH_SKEW                                   = 0x0,\n\tDPHY_NO_SKEW                                     = 0x1,\n} DPHY_SKEW_BYPASS;\ntypedef enum DPHY_TRAINING_PATTERN_SEL {\n\tDPHY_TRAINING_PATTERN_1                          = 0x0,\n\tDPHY_TRAINING_PATTERN_2                          = 0x1,\n\tDPHY_TRAINING_PATTERN_3                          = 0x2,\n} DPHY_TRAINING_PATTERN_SEL;\ntypedef enum DPHY_8B10B_RESET {\n\tDPHY_8B10B_NOT_RESET                             = 0x0,\n\tDPHY_8B10B_RESETET                               = 0x1,\n} DPHY_8B10B_RESET;\ntypedef enum DP_DPHY_8B10B_EXT_DISP {\n\tDP_DPHY_8B10B_EXT_DISP_ZERO                      = 0x0,\n\tDP_DPHY_8B10B_EXT_DISP_ONE                       = 0x1,\n} DP_DPHY_8B10B_EXT_DISP;\ntypedef enum DPHY_8B10B_CUR_DISP {\n\tDPHY_8B10B_CUR_DISP_ZERO                         = 0x0,\n\tDPHY_8B10B_CUR_DISP_ONE                          = 0x1,\n} DPHY_8B10B_CUR_DISP;\ntypedef enum DPHY_PRBS_EN {\n\tDPHY_PRBS_DISABLE                                = 0x0,\n\tDPHY_PRBS_ENABLE                                 = 0x1,\n} DPHY_PRBS_EN;\ntypedef enum DPHY_PRBS_SEL {\n\tDPHY_PRBS7_SELECTED                              = 0x0,\n\tDPHY_PRBS23_SELECTED                             = 0x1,\n\tDPHY_PRBS11_SELECTED                             = 0x2,\n} DPHY_PRBS_SEL;\ntypedef enum DPHY_LOAD_BS_COUNT_START {\n\tDPHY_LOAD_BS_COUNT_STARTED                       = 0x0,\n\tDPHY_LOAD_BS_COUNT_NOT_STARTED                   = 0x1,\n} DPHY_LOAD_BS_COUNT_START;\ntypedef enum DPHY_CRC_EN {\n\tDPHY_CRC_DISABLED                                = 0x0,\n\tDPHY_CRC_ENABLED                                 = 0x1,\n} DPHY_CRC_EN;\ntypedef enum DPHY_CRC_CONT_EN {\n\tDPHY_CRC_ONE_SHOT                                = 0x0,\n\tDPHY_CRC_CONTINUOUS                              = 0x1,\n} DPHY_CRC_CONT_EN;\ntypedef enum DPHY_CRC_FIELD {\n\tDPHY_CRC_START_FROM_TOP_FIELD                    = 0x0,\n\tDPHY_CRC_START_FROM_BOTTOM_FIELD                 = 0x1,\n} DPHY_CRC_FIELD;\ntypedef enum DPHY_CRC_SEL {\n\tDPHY_CRC_LANE0_SELECTED                          = 0x0,\n\tDPHY_CRC_LANE1_SELECTED                          = 0x1,\n\tDPHY_CRC_LANE2_SELECTED                          = 0x2,\n\tDPHY_CRC_LANE3_SELECTED                          = 0x3,\n} DPHY_CRC_SEL;\ntypedef enum DPHY_RX_FAST_TRAINING_CAPABLE {\n\tDPHY_FAST_TRAINING_NOT_CAPABLE_0                 = 0x0,\n\tDPHY_FAST_TRAINING_CAPABLE                       = 0x1,\n} DPHY_RX_FAST_TRAINING_CAPABLE;\ntypedef enum DP_SEC_COLLISION_ACK {\n\tDP_SEC_COLLISION_ACK_NO_EFFECT                   = 0x0,\n\tDP_SEC_COLLISION_ACK_CLR_FLAG                    = 0x1,\n} DP_SEC_COLLISION_ACK;\ntypedef enum DP_SEC_AUDIO_MUTE {\n\tDP_SEC_AUDIO_MUTE_HW_CTRL                        = 0x0,\n\tDP_SEC_AUDIO_MUTE_SW_CTRL                        = 0x1,\n} DP_SEC_AUDIO_MUTE;\ntypedef enum DP_SEC_TIMESTAMP_MODE {\n\tDP_SEC_TIMESTAMP_PROGRAMMABLE_MODE               = 0x0,\n\tDP_SEC_TIMESTAMP_AUTO_CALC_MODE                  = 0x1,\n} DP_SEC_TIMESTAMP_MODE;\ntypedef enum DP_SEC_ASP_PRIORITY {\n\tDP_SEC_ASP_LOW_PRIORITY                          = 0x0,\n\tDP_SEC_ASP_HIGH_PRIORITY                         = 0x1,\n} DP_SEC_ASP_PRIORITY;\ntypedef enum DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE {\n\tDP_SEC_ASP_CHANNEL_COUNT_FROM_AZ                 = 0x0,\n\tDP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_ENABLED        = 0x1,\n} DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE;\ntypedef enum DP_MSE_SAT_UPDATE_ACT {\n\tDP_MSE_SAT_UPDATE_NO_ACTION                      = 0x0,\n\tDP_MSE_SAT_UPDATE_WITH_TRIGGER                   = 0x1,\n\tDP_MSE_SAT_UPDATE_WITHOUT_TRIGGER                = 0x2,\n} DP_MSE_SAT_UPDATE_ACT;\ntypedef enum DP_MSE_LINK_LINE {\n\tDP_MSE_LINK_LINE_32_MTP_LONG                     = 0x0,\n\tDP_MSE_LINK_LINE_64_MTP_LONG                     = 0x1,\n\tDP_MSE_LINK_LINE_128_MTP_LONG                    = 0x2,\n\tDP_MSE_LINK_LINE_256_MTP_LONG                    = 0x3,\n} DP_MSE_LINK_LINE;\ntypedef enum DP_MSE_BLANK_CODE {\n\tDP_MSE_BLANK_CODE_SF_FILLED                      = 0x0,\n\tDP_MSE_BLANK_CODE_ZERO_FILLED                    = 0x1,\n} DP_MSE_BLANK_CODE;\ntypedef enum DP_MSE_TIMESTAMP_MODE {\n\tDP_MSE_TIMESTAMP_CALC_BASED_ON_LINK_RATE         = 0x0,\n\tDP_MSE_TIMESTAMP_CALC_BASED_ON_VC_RATE           = 0x1,\n} DP_MSE_TIMESTAMP_MODE;\ntypedef enum DP_MSE_ZERO_ENCODER {\n\tDP_MSE_NOT_ZERO_FE_ENCODER                       = 0x0,\n\tDP_MSE_ZERO_FE_ENCODER                           = 0x1,\n} DP_MSE_ZERO_ENCODER;\ntypedef enum DP_MSE_OUTPUT_DPDBG_DATA {\n\tDP_MSE_OUTPUT_DPDBG_DATA_DIS                     = 0x0,\n\tDP_MSE_OUTPUT_DPDBG_DATA_EN                      = 0x1,\n} DP_MSE_OUTPUT_DPDBG_DATA;\ntypedef enum DP_DPHY_HBR2_PATTERN_CONTROL_MODE {\n\tDP_DPHY_HBR2_PASS_THROUGH                        = 0x0,\n\tDP_DPHY_HBR2_PATTERN_1                           = 0x1,\n\tDP_DPHY_HBR2_PATTERN_2_NEG                       = 0x2,\n\tDP_DPHY_HBR2_PATTERN_3                           = 0x3,\n\tDP_DPHY_HBR2_PATTERN_2_POS                       = 0x6,\n} DP_DPHY_HBR2_PATTERN_CONTROL_MODE;\ntypedef enum DPHY_CRC_MST_PHASE_ERROR_ACK {\n\tDPHY_CRC_MST_PHASE_ERROR_NO_ACK                  = 0x0,\n\tDPHY_CRC_MST_PHASE_ERROR_ACKED                   = 0x1,\n} DPHY_CRC_MST_PHASE_ERROR_ACK;\ntypedef enum DPHY_SW_FAST_TRAINING_START {\n\tDPHY_SW_FAST_TRAINING_NOT_STARTED                = 0x0,\n\tDPHY_SW_FAST_TRAINING_STARTED                    = 0x1,\n} DPHY_SW_FAST_TRAINING_START;\ntypedef enum DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN {\n\tDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_DISABLED= 0x0,\n\tDP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_ENABLED = 0x1,\n} DP_DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN;\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_MASK {\n\tDP_DPHY_FAST_TRAINING_COMPLETE_MASKED            = 0x0,\n\tDP_DPHY_FAST_TRAINING_COMPLETE_NOT_MASKED        = 0x1,\n} DP_DPHY_FAST_TRAINING_COMPLETE_MASK;\ntypedef enum DP_DPHY_FAST_TRAINING_COMPLETE_ACK {\n\tDP_DPHY_FAST_TRAINING_COMPLETE_NOT_ACKED         = 0x0,\n\tDP_DPHY_FAST_TRAINING_COMPLETE_ACKED             = 0x1,\n} DP_DPHY_FAST_TRAINING_COMPLETE_ACK;\ntypedef enum DP_MSA_V_TIMING_OVERRIDE_EN {\n\tMSA_V_TIMING_OVERRIDE_DISABLED                   = 0x0,\n\tMSA_V_TIMING_OVERRIDE_ENABLED                    = 0x1,\n} DP_MSA_V_TIMING_OVERRIDE_EN;\ntypedef enum DP_SEC_GSP0_PRIORITY {\n\tSEC_GSP0_PRIORITY_LOW                            = 0x0,\n\tSEC_GSP0_PRIORITY_HIGH                           = 0x1,\n} DP_SEC_GSP0_PRIORITY;\ntypedef enum DP_SEC_GSP0_SEND {\n\tNOT_SENT                                         = 0x0,\n\tFORCE_SENT                                       = 0x1,\n} DP_SEC_GSP0_SEND;\ntypedef enum DP_AUX_CONTROL_HPD_SEL {\n\tDP_AUX_CONTROL_HPD1_SELECTED                     = 0x0,\n\tDP_AUX_CONTROL_HPD2_SELECTED                     = 0x1,\n\tDP_AUX_CONTROL_HPD3_SELECTED                     = 0x2,\n\tDP_AUX_CONTROL_HPD4_SELECTED                     = 0x3,\n\tDP_AUX_CONTROL_HPD5_SELECTED                     = 0x4,\n\tDP_AUX_CONTROL_HPD6_SELECTED                     = 0x5,\n} DP_AUX_CONTROL_HPD_SEL;\ntypedef enum DP_AUX_CONTROL_TEST_MODE {\n\tDP_AUX_CONTROL_TEST_MODE_DISABLE                 = 0x0,\n\tDP_AUX_CONTROL_TEST_MODE_ENABLE                  = 0x1,\n} DP_AUX_CONTROL_TEST_MODE;\ntypedef enum DP_AUX_SW_CONTROL_SW_GO {\n\tDP_AUX_SW_CONTROL_SW__NOT_GO                     = 0x0,\n\tDP_AUX_SW_CONTROL_SW__GO                         = 0x1,\n} DP_AUX_SW_CONTROL_SW_GO;\ntypedef enum DP_AUX_SW_CONTROL_LS_READ_TRIG {\n\tDP_AUX_SW_CONTROL_LS_READ__NOT_TRIG              = 0x0,\n\tDP_AUX_SW_CONTROL_LS_READ__TRIG                  = 0x1,\n} DP_AUX_SW_CONTROL_LS_READ_TRIG;\ntypedef enum DP_AUX_ARB_CONTROL_ARB_PRIORITY {\n\tDP_AUX_ARB_CONTROL_ARB_PRIORITY__GTC_LS_SW       = 0x0,\n\tDP_AUX_ARB_CONTROL_ARB_PRIORITY__LS_GTC_SW       = 0x1,\n\tDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_LS_GTC       = 0x2,\n\tDP_AUX_ARB_CONTROL_ARB_PRIORITY__SW_GTC_LS       = 0x3,\n} DP_AUX_ARB_CONTROL_ARB_PRIORITY;\ntypedef enum DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ {\n\tDP_AUX_ARB_CONTROL__NOT_USE_AUX_REG_REQ          = 0x0,\n\tDP_AUX_ARB_CONTROL__USE_AUX_REG_REQ              = 0x1,\n} DP_AUX_ARB_CONTROL_USE_AUX_REG_REQ;\ntypedef enum DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG {\n\tDP_AUX_ARB_CONTROL__DONE_NOT_USING_AUX_REG       = 0x0,\n\tDP_AUX_ARB_CONTROL__DONE_USING_AUX_REG           = 0x1,\n} DP_AUX_ARB_CONTROL_DONE_USING_AUX_REG;\ntypedef enum DP_AUX_INT_ACK {\n\tDP_AUX_INT__NOT_ACK                              = 0x0,\n\tDP_AUX_INT__ACK                                  = 0x1,\n} DP_AUX_INT_ACK;\ntypedef enum DP_AUX_LS_UPDATE_ACK {\n\tDP_AUX_INT_LS_UPDATE_NOT_ACK                     = 0x0,\n\tDP_AUX_INT_LS_UPDATE_ACK                         = 0x1,\n} DP_AUX_LS_UPDATE_ACK;\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL {\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__DIVIDED_SYM_CLK= 0x0,\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL__FROM_DCCG_MICROSECOND_REF= 0x1,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_REF_SEL;\ntypedef enum DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE {\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__1MHZ         = 0x0,\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__2MHZ         = 0x1,\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__4MHZ         = 0x2,\n\tDP_AUX_DPHY_TX_REF_CONTROL_TX_RATE__8MHZ         = 0x3,\n} DP_AUX_DPHY_TX_REF_CONTROL_TX_RATE;\ntypedef enum DP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN {\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__0US        = 0x0,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__8US        = 0x1,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__16US       = 0x2,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__24US       = 0x3,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__32US       = 0x4,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__40US       = 0x5,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__48US       = 0x6,\n\tDP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN__56US       = 0x7,\n} DP_AUX_DPHY_TX_CONTROL_PRECHARGE_LEN;\ntypedef enum DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY {\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__0   = 0x0,\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__16US= 0x1,\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__32US= 0x2,\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__64US= 0x3,\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__128US= 0x4,\n\tDP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY__256US= 0x5,\n} DP_AUX_DPHY_TX_CONTROL_MODE_DET_CHECK_DELAY;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_START_WINDOW {\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO2_PERIOD = 0x0,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO4_PERIOD = 0x1,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO8_PERIOD = 0x2,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO16_PERIOD= 0x3,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO32_PERIOD= 0x4,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO64_PERIOD= 0x5,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO128_PERIOD= 0x6,\n\tDP_AUX_DPHY_RX_CONTROL_START_WINDOW__1TO256_PERIOD= 0x7,\n} DP_AUX_DPHY_RX_CONTROL_START_WINDOW;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW {\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO2_PERIOD= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO4_PERIOD= 0x1,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO8_PERIOD= 0x2,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO16_PERIOD= 0x3,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD= 0x4,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO64_PERIOD= 0x5,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO128_PERIOD= 0x6,\n\tDP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO256_PERIOD= 0x7,\n} DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN {\n\tDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__6_EDGES= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__10_EDGES= 0x1,\n\tDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__18_EDGES= 0x2,\n\tDP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN__RESERVED= 0x3,\n} DP_AUX_DPHY_RX_CONTROL_HALF_SYM_DETECT_LEN;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT {\n\tDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_PHASE_DETECT= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_PHASE_DETECT= 0x1,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_PHASE_DETECT;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START {\n\tDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_START= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_START= 0x1,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_START;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP {\n\tDP_AUX_DPHY_RX_CONTROL__NOT_ALLOW_BELOW_THRESHOLD_STOP= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL__ALLOW_BELOW_THRESHOLD_STOP= 0x1,\n} DP_AUX_DPHY_RX_CONTROL_ALLOW_BELOW_THRESHOLD_STOP;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN {\n\tDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__2_HALF_SYMBOLS= 0x0,\n\tDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__4_HALF_SYMBOLS= 0x1,\n\tDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__6_HALF_SYMBOLS= 0x2,\n\tDP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN__8_HALF_SYMBOLS= 0x3,\n} DP_AUX_DPHY_RX_CONTROL_PHASE_DETECT_LEN;\ntypedef enum DP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN {\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_450US         = 0x0,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_500US         = 0x1,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_550US         = 0x2,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_600US         = 0x3,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_650US         = 0x4,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_700US         = 0x5,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_750US         = 0x6,\n\tDP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN_800US         = 0x7,\n} DP_AUX_DPHY_RX_CONTROL_TIMEOUT_LEN;\ntypedef enum DP_AUX_DPHY_RX_DETECTION_THRESHOLD {\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__1to2         = 0x0,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__3to4         = 0x1,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__7to8         = 0x2,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__15to16       = 0x3,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__31to32       = 0x4,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__63to64       = 0x5,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__127to128     = 0x6,\n\tDP_AUX_DPHY_RX_DETECTION_THRESHOLD__255to256     = 0x7,\n} DP_AUX_DPHY_RX_DETECTION_THRESHOLD;\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ {\n\tDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_ALLOW_REQ_FROM_OTHER_AUX= 0x0,\n\tDP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ_FROM_OTHER_AUX= 0x1,\n} DP_AUX_GTC_SYNC_CONTROL_GTC_SYNC_BLOCK_REQ;\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW {\n\tDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__300US= 0x0,\n\tDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__400US= 0x1,\n\tDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__500US= 0x2,\n\tDP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW__600US= 0x3,\n} DP_AUX_GTC_SYNC_CONTROL_INTERVAL_RESET_WINDOW;\ntypedef enum DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT {\n\tDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__4_ATTAMPS= 0x0,\n\tDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__8_ATTAMPS= 0x1,\n\tDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__16_ATTAMPS= 0x2,\n\tDP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT__RESERVED= 0x3,\n} DP_AUX_GTC_SYNC_CONTROL_OFFSET_CALC_MAX_ATTEMPT;\ntypedef enum DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN {\n\tDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__0= 0x0,\n\tDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__64= 0x1,\n\tDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__128= 0x2,\n\tDP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN__256= 0x3,\n} DP_AUX_GTC_SYNC_ERROR_CONTROL_LOCK_ACQ_TIMEOUT_LEN;\ntypedef enum DP_AUX_ERR_OCCURRED_ACK {\n\tDP_AUX_ERR_OCCURRED__NOT_ACK                     = 0x0,\n\tDP_AUX_ERR_OCCURRED__ACK                         = 0x1,\n} DP_AUX_ERR_OCCURRED_ACK;\ntypedef enum DP_AUX_POTENTIAL_ERR_REACHED_ACK {\n\tDP_AUX_POTENTIAL_ERR_REACHED__NOT_ACK            = 0x0,\n\tDP_AUX_POTENTIAL_ERR_REACHED__ACK                = 0x1,\n} DP_AUX_POTENTIAL_ERR_REACHED_ACK;\ntypedef enum DP_AUX_DEFINITE_ERR_REACHED_ACK {\n\tALPHA_DP_AUX_DEFINITE_ERR_REACHED_NOT_ACK        = 0x0,\n\tALPHA_DP_AUX_DEFINITE_ERR_REACHED_ACK            = 0x1,\n} DP_AUX_DEFINITE_ERR_REACHED_ACK;\ntypedef enum DP_AUX_RESET {\n\tDP_AUX_RESET_DEASSERTED                          = 0x0,\n\tDP_AUX_RESET_ASSERTED                            = 0x1,\n} DP_AUX_RESET;\ntypedef enum DP_AUX_RESET_DONE {\n\tDP_AUX_RESET_SEQUENCE_NOT_DONE                   = 0x0,\n\tDP_AUX_RESET_SEQUENCE_DONE                       = 0x1,\n} DP_AUX_RESET_DONE;\ntypedef enum FMT_CONTROL_PIXEL_ENCODING {\n\tFMT_CONTROL_PIXEL_ENCODING_RGB444_OR_YCBCR444    = 0x0,\n\tFMT_CONTROL_PIXEL_ENCODING_YCBCR422              = 0x1,\n} FMT_CONTROL_PIXEL_ENCODING;\ntypedef enum FMT_CONTROL_SUBSAMPLING_MODE {\n\tFMT_CONTROL_SUBSAMPLING_MODE_DROP                = 0x0,\n\tFMT_CONTROL_SUBSAMPLING_MODE_AVERAGE             = 0x1,\n} FMT_CONTROL_SUBSAMPLING_MODE;\ntypedef enum FMT_CONTROL_SUBSAMPLING_ORDER {\n\tFMT_CONTROL_SUBSAMPLING_ORDER_CB_BEFORE_CR       = 0x0,\n\tFMT_CONTROL_SUBSAMPLING_ORDER_CR_BEFORE_CB       = 0x1,\n} FMT_CONTROL_SUBSAMPLING_ORDER;\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE {\n\tFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_TRUNCATION   = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE_ROUNDING     = 0x1,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_MODE;\ntypedef enum FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH {\n\tFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_18BPP       = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_24BPP       = 0x1,\n\tFMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH_30BPP       = 0x2,\n} FMT_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH;\ntypedef enum FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH {\n\tFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_18BPP = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_24BPP = 0x1,\n\tFMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH_30BPP = 0x2,\n} FMT_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH;\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH {\n\tFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_18BPP= 0x0,\n\tFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_24BPP= 0x1,\n\tFMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH_30BPP= 0x2,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH;\ntypedef enum FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL {\n\tFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL2 = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL_GREY_LEVEL4 = 0x1,\n} FMT_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL;\ntypedef enum FMT_BIT_DEPTH_CONTROL_25FRC_SEL {\n\tFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Ei               = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Fi               = 0x1,\n\tFMT_BIT_DEPTH_CONTROL_25FRC_SEL_Gi               = 0x2,\n\tFMT_BIT_DEPTH_CONTROL_25FRC_SEL_RESERVED         = 0x3,\n} FMT_BIT_DEPTH_CONTROL_25FRC_SEL;\ntypedef enum FMT_BIT_DEPTH_CONTROL_50FRC_SEL {\n\tFMT_BIT_DEPTH_CONTROL_50FRC_SEL_A                = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_50FRC_SEL_B                = 0x1,\n\tFMT_BIT_DEPTH_CONTROL_50FRC_SEL_C                = 0x2,\n\tFMT_BIT_DEPTH_CONTROL_50FRC_SEL_D                = 0x3,\n} FMT_BIT_DEPTH_CONTROL_50FRC_SEL;\ntypedef enum FMT_BIT_DEPTH_CONTROL_75FRC_SEL {\n\tFMT_BIT_DEPTH_CONTROL_75FRC_SEL_E                = 0x0,\n\tFMT_BIT_DEPTH_CONTROL_75FRC_SEL_F                = 0x1,\n\tFMT_BIT_DEPTH_CONTROL_75FRC_SEL_G                = 0x2,\n\tFMT_BIT_DEPTH_CONTROL_75FRC_SEL_RESERVED         = 0x3,\n} FMT_BIT_DEPTH_CONTROL_75FRC_SEL;\ntypedef enum FMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT {\n\tFMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT_LEGACY_HARDCODED_PATTERN= 0x0,\n\tFMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT_PROGRAMMABLE_PATTERN= 0x1,\n} FMT_TEMPORAL_DITHER_PATTERN_CONTROL_SELECT;\ntypedef enum FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0 {\n\tFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_BGR= 0x0,\n\tFMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0_RGB= 0x1,\n} FMT_TEMPORAL_DITHER_PATTERN_CONTROL_RGB1_BGR0;\ntypedef enum FMT_CLAMP_CNTL_COLOR_FORMAT {\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_6BPC                 = 0x0,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_8BPC                 = 0x1,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_10BPC                = 0x2,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED0            = 0x3,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED1            = 0x4,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED2            = 0x5,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_RESERVED3            = 0x6,\n\tFMT_CLAMP_CNTL_COLOR_FORMAT_PROGRAMMABLE         = 0x7,\n} FMT_CLAMP_CNTL_COLOR_FORMAT;\ntypedef enum FMT_CRC_CNTL_CONT_EN {\n\tFMT_CRC_CNTL_CONT_EN_ONE_SHOT                    = 0x0,\n\tFMT_CRC_CNTL_CONT_EN_CONT                        = 0x1,\n} FMT_CRC_CNTL_CONT_EN;\ntypedef enum FMT_CRC_CNTL_INCLUDE_OVERSCAN {\n\tFMT_CRC_CNTL_INCLUDE_OVERSCAN_NOT_INCLUDE        = 0x0,\n\tFMT_CRC_CNTL_INCLUDE_OVERSCAN_INCLUDE            = 0x1,\n} FMT_CRC_CNTL_INCLUDE_OVERSCAN;\ntypedef enum FMT_CRC_CNTL_ONLY_BLANKB {\n\tFMT_CRC_CNTL_ONLY_BLANKB_ENTIRE_FIELD            = 0x0,\n\tFMT_CRC_CNTL_ONLY_BLANKB_NON_BLANK               = 0x1,\n} FMT_CRC_CNTL_ONLY_BLANKB;\ntypedef enum FMT_CRC_CNTL_PSR_MODE_ENABLE {\n\tFMT_CRC_CNTL_PSR_MODE_ENABLE_NORMAL              = 0x0,\n\tFMT_CRC_CNTL_PSR_MODE_ENABLE_EDP_PSR_CRC         = 0x1,\n} FMT_CRC_CNTL_PSR_MODE_ENABLE;\ntypedef enum FMT_CRC_CNTL_INTERLACE_MODE {\n\tFMT_CRC_CNTL_INTERLACE_MODE_TOP                  = 0x0,\n\tFMT_CRC_CNTL_INTERLACE_MODE_BOTTOM               = 0x1,\n\tFMT_CRC_CNTL_INTERLACE_MODE_BOTH_BOTTOM          = 0x2,\n\tFMT_CRC_CNTL_INTERLACE_MODE_BOTH_EACH            = 0x3,\n} FMT_CRC_CNTL_INTERLACE_MODE;\ntypedef enum FMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE {\n\tFMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE_ALL             = 0x0,\n\tFMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE_ODD_EVEN        = 0x1,\n} FMT_CRC_CNTL_EVEN_ODD_PIX_ENABLE;\ntypedef enum FMT_CRC_CNTL_EVEN_ODD_PIX_SELECT {\n\tFMT_CRC_CNTL_EVEN_ODD_PIX_SELECT_EVEN            = 0x0,\n\tFMT_CRC_CNTL_EVEN_ODD_PIX_SELECT_ODD             = 0x1,\n} FMT_CRC_CNTL_EVEN_ODD_PIX_SELECT;\ntypedef enum FMT_DEBUG_CNTL_COLOR_SELECT {\n\tFMT_DEBUG_CNTL_COLOR_SELECT_BLUE                 = 0x0,\n\tFMT_DEBUG_CNTL_COLOR_SELECT_GREEN                = 0x1,\n\tFMT_DEBUG_CNTL_COLOR_SELECT_RED1                 = 0x2,\n\tFMT_DEBUG_CNTL_COLOR_SELECT_RED2                 = 0x3,\n} FMT_DEBUG_CNTL_COLOR_SELECT;\ntypedef enum FMT_SPATIAL_DITHER_MODE {\n\tFMT_SPATIAL_DITHER_MODE_0                        = 0x0,\n\tFMT_SPATIAL_DITHER_MODE_1                        = 0x1,\n\tFMT_SPATIAL_DITHER_MODE_2                        = 0x2,\n\tFMT_SPATIAL_DITHER_MODE_3                        = 0x3,\n} FMT_SPATIAL_DITHER_MODE;\ntypedef enum FMT_STEREOSYNC_OVR_POL {\n\tFMT_STEREOSYNC_OVR_POL_INVERTED                  = 0x0,\n\tFMT_STEREOSYNC_OVR_POL_NOT_INVERTED              = 0x1,\n} FMT_STEREOSYNC_OVR_POL;\ntypedef enum FMT_DYNAMIC_EXP_MODE {\n\tFMT_DYNAMIC_EXP_MODE_10to12                      = 0x0,\n\tFMT_DYNAMIC_EXP_MODE_8to12                       = 0x1,\n} FMT_DYNAMIC_EXP_MODE;\ntypedef enum LB_DATA_FORMAT_PIXEL_DEPTH {\n\tLB_DATA_FORMAT_PIXEL_DEPTH_30BPP                 = 0x0,\n\tLB_DATA_FORMAT_PIXEL_DEPTH_24BPP                 = 0x1,\n\tLB_DATA_FORMAT_PIXEL_DEPTH_18BPP                 = 0x2,\n\tLB_DATA_FORMAT_PIXEL_DEPTH_36BPP                 = 0x3,\n} LB_DATA_FORMAT_PIXEL_DEPTH;\ntypedef enum LB_DATA_FORMAT_PIXEL_EXPAN_MODE {\n\tLB_DATA_FORMAT_PIXEL_EXPAN_MODE_ZERO_PIXEL_EXPANSION= 0x0,\n\tLB_DATA_FORMAT_PIXEL_EXPAN_MODE_DYNAMIC_PIXEL_EXPANSION= 0x1,\n} LB_DATA_FORMAT_PIXEL_EXPAN_MODE;\ntypedef enum LB_DATA_FORMAT_PIXEL_REDUCE_MODE {\n\tLB_DATA_FORMAT_PIXEL_REDUCE_MODE_TRUNCATION      = 0x0,\n\tLB_DATA_FORMAT_PIXEL_REDUCE_MODE_ROUNDING        = 0x1,\n} LB_DATA_FORMAT_PIXEL_REDUCE_MODE;\ntypedef enum LB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH {\n\tLB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH_36BPP         = 0x0,\n\tLB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH_30BPP         = 0x1,\n} LB_DATA_FORMAT_DYNAMIC_PIXEL_DEPTH;\ntypedef enum LB_DATA_FORMAT_INTERLEAVE_EN {\n\tLB_DATA_FORMAT_INTERLEAVE_DISABLE                = 0x0,\n\tLB_DATA_FORMAT_INTERLEAVE_ENABLE                 = 0x1,\n} LB_DATA_FORMAT_INTERLEAVE_EN;\ntypedef enum LB_DATA_FORMAT_REQUEST_MODE {\n\tLB_DATA_FORMAT_REQUEST_MODE_NORMAL               = 0x0,\n\tLB_DATA_FORMAT_REQUEST_MODE_START_OF_LINE        = 0x1,\n} LB_DATA_FORMAT_REQUEST_MODE;\ntypedef enum LB_DATA_FORMAT_ALPHA_EN {\n\tLB_DATA_FORMAT_ALPHA_DISABLE                     = 0x0,\n\tLB_DATA_FORMAT_ALPHA_ENABLE                      = 0x1,\n} LB_DATA_FORMAT_ALPHA_EN;\ntypedef enum LB_VLINE_START_END_VLINE_INV {\n\tLB_VLINE_START_END_VLINE_NORMAL                  = 0x0,\n\tLB_VLINE_START_END_VLINE_INVERSE                 = 0x1,\n} LB_VLINE_START_END_VLINE_INV;\ntypedef enum LB_VLINE2_START_END_VLINE2_INV {\n\tLB_VLINE2_START_END_VLINE2_NORMAL                = 0x0,\n\tLB_VLINE2_START_END_VLINE2_INVERSE               = 0x1,\n} LB_VLINE2_START_END_VLINE2_INV;\ntypedef enum LB_INTERRUPT_MASK_VBLANK_INTERRUPT_MASK {\n\tLB_INTERRUPT_MASK_VBLANK_INTERRUPT_DISABLE       = 0x0,\n\tLB_INTERRUPT_MASK_VBLANK_INTERRUPT_ENABLE        = 0x1,\n} LB_INTERRUPT_MASK_VBLANK_INTERRUPT_MASK;\ntypedef enum LB_INTERRUPT_MASK_VLINE_INTERRUPT_MASK {\n\tLB_INTERRUPT_MASK_VLINE_INTERRUPT_DISABLE        = 0x0,\n\tLB_INTERRUPT_MASK_VLINE_INTERRUPT_ENABLE         = 0x1,\n} LB_INTERRUPT_MASK_VLINE_INTERRUPT_MASK;\ntypedef enum LB_INTERRUPT_MASK_VLINE2_INTERRUPT_MASK {\n\tLB_INTERRUPT_MASK_VLINE2_INTERRUPT_DISABLE       = 0x0,\n\tLB_INTERRUPT_MASK_VLINE2_INTERRUPT_ENABLE        = 0x1,\n} LB_INTERRUPT_MASK_VLINE2_INTERRUPT_MASK;\ntypedef enum LB_VLINE_STATUS_VLINE_ACK {\n\tLB_VLINE_STATUS_VLINE_NORMAL                     = 0x0,\n\tLB_VLINE_STATUS_VLINE_CLEAR                      = 0x1,\n} LB_VLINE_STATUS_VLINE_ACK;\ntypedef enum LB_VLINE_STATUS_VLINE_INTERRUPT_TYPE {\n\tLB_VLINE_STATUS_VLINE_INTERRUPT_TYPE_LEVEL_BASED = 0x0,\n\tLB_VLINE_STATUS_VLINE_INTERRUPT_TYPE_PULSE_BASED = 0x1,\n} LB_VLINE_STATUS_VLINE_INTERRUPT_TYPE;\ntypedef enum LB_VLINE2_STATUS_VLINE2_ACK {\n\tLB_VLINE2_STATUS_VLINE2_NORMAL                   = 0x0,\n\tLB_VLINE2_STATUS_VLINE2_CLEAR                    = 0x1,\n} LB_VLINE2_STATUS_VLINE2_ACK;\ntypedef enum LB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE {\n\tLB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE_LEVEL_BASED= 0x0,\n\tLB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE_PULSE_BASED= 0x1,\n} LB_VLINE2_STATUS_VLINE2_INTERRUPT_TYPE;\ntypedef enum LB_VBLANK_STATUS_VBLANK_ACK {\n\tLB_VBLANK_STATUS_VBLANK_NORMAL                   = 0x0,\n\tLB_VBLANK_STATUS_VBLANK_CLEAR                    = 0x1,\n} LB_VBLANK_STATUS_VBLANK_ACK;\ntypedef enum LB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE {\n\tLB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE_LEVEL_BASED= 0x0,\n\tLB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE_PULSE_BASED= 0x1,\n} LB_VBLANK_STATUS_VBLANK_INTERRUPT_TYPE;\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL {\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_DISABLE      = 0x0,\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_VSYNC_VBLANK= 0x1,\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_POWERDOWN_RESET= 0x2,\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL_FROM_VSYNC_VBLANK_POWERDOWN_RESET= 0x3,\n} LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL;\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2 {\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2_USE_VBLANK  = 0x0,\n\tLB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2_USE_VSYNC   = 0x1,\n} LB_SYNC_RESET_SEL_LB_SYNC_RESET_SEL2;\ntypedef enum LB_SYNC_RESET_SEL_LB_SYNC_DURATION {\n\tLB_SYNC_RESET_SEL_LB_SYNC_DURATION_16_CLOCKS     = 0x0,\n\tLB_SYNC_RESET_SEL_LB_SYNC_DURATION_32_CLOCKS     = 0x1,\n\tLB_SYNC_RESET_SEL_LB_SYNC_DURATION_64_CLOCKS     = 0x2,\n\tLB_SYNC_RESET_SEL_LB_SYNC_DURATION_128_CLOCKS    = 0x3,\n} LB_SYNC_RESET_SEL_LB_SYNC_DURATION;\ntypedef enum LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_EN {\n\tLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_DISABLE       = 0x0,\n\tLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_ENABLE        = 0x1,\n} LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_EN;\ntypedef enum LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REP_EN {\n\tLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REPLACEMENT_DISABLE= 0x0,\n\tLB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REPLACEMENT_ENABLE= 0x1,\n} LB_KEYER_COLOR_CTRL_LB_KEYER_COLOR_REP_EN;\ntypedef enum LB_BUFFER_STATUS_LB_BUFFER_EMPTY_ACK {\n\tLB_BUFFER_STATUS_LB_BUFFER_EMPTY_NORMAL          = 0x0,\n\tLB_BUFFER_STATUS_LB_BUFFER_EMPTY_RESET           = 0x1,\n} LB_BUFFER_STATUS_LB_BUFFER_EMPTY_ACK;\ntypedef enum LB_BUFFER_STATUS_LB_BUFFER_FULL_ACK {\n\tLB_BUFFER_STATUS_LB_BUFFER_FULL_NORMAL           = 0x0,\n\tLB_BUFFER_STATUS_LB_BUFFER_FULL_RESET            = 0x1,\n} LB_BUFFER_STATUS_LB_BUFFER_FULL_ACK;\ntypedef enum LB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE {\n\tLB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE_REAL_FLIP = 0x2,\n\tLB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE_DUMMY_FLIP= 0x3,\n} LB_MVP_AFR_FLIP_MODE_MVP_AFR_FLIP_MODE;\ntypedef enum LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET {\n\tLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_NORMAL= 0x0,\n\tLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACTIVE= 0x1,\n} LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET;\ntypedef enum LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK {\n\tLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK_NOT_USED0= 0x0,\n\tLB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK_NOT_USED1= 0x1,\n} LB_MVP_AFR_FLIP_FIFO_CNTL_MVP_AFR_FLIP_FIFO_RESET_ACK;\ntypedef enum LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE {\n\tLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_NO_INSERT= 0x0,\n\tLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_DEBUG= 0x1,\n\tLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE_HSYNC_MODE= 0x2,\n} LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_LINE_NUM_INSERT_MODE;\ntypedef enum LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_ENABLE {\n\tLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_DISABLE= 0x0,\n\tLB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_EN     = 0x1,\n} LB_MVP_FLIP_LINE_NUM_INSERT_MVP_FLIP_AUTO_ENABLE;\ntypedef enum LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE {\n\tALPHA_LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE_MASTER= 0x1,\n\tALPHA_LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE_SLAVE= 0x2,\n} LB_DC_MVP_LB_CONTROL_MVP_SWAP_LOCK_IN_MODE;\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL {\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL_NOT_USED0= 0x0,\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL_NOT_USED1= 0x1,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_SEL;\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ONE {\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_NO_FORCE_ONE= 0x0,\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_TO_ONE= 0x1,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ONE;\ntypedef enum LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO {\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_NO_FORCE_ZERO= 0x0,\n\tLB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_TO_ZERO= 0x1,\n} LB_DC_MVP_LB_CONTROL_DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO;\ntypedef enum LB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN {\n\tLB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN_NOT_USED0= 0x0,\n\tLB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN_NOT_USED1= 0x1,\n} LB_TEST_DEBUG_INDEX_LB_TEST_DEBUG_WRITE_EN;\ntypedef enum LBV_PIXEL_DEPTH {\n\tPIXEL_DEPTH_30BPP                                = 0x0,\n\tPIXEL_DEPTH_24BPP                                = 0x1,\n\tPIXEL_DEPTH_18BPP                                = 0x2,\n\tPIXEL_DEPTH_38BPP                                = 0x3,\n} LBV_PIXEL_DEPTH;\ntypedef enum LBV_PIXEL_EXPAN_MODE {\n\tPIXEL_EXPAN_MODE_ZERO_EXP                        = 0x0,\n\tPIXEL_EXPAN_MODE_DYN_EXP                         = 0x1,\n} LBV_PIXEL_EXPAN_MODE;\ntypedef enum LBV_INTERLEAVE_EN {\n\tINTERLEAVE_DIS                                   = 0x0,\n\tINTERLEAVE_EN                                    = 0x1,\n} LBV_INTERLEAVE_EN;\ntypedef enum LBV_PIXEL_REDUCE_MODE {\n\tPIXEL_REDUCE_MODE_TRUNCATION                     = 0x0,\n\tPIXEL_REDUCE_MODE_ROUNDING                       = 0x1,\n} LBV_PIXEL_REDUCE_MODE;\ntypedef enum LBV_DYNAMIC_PIXEL_DEPTH {\n\tDYNAMIC_PIXEL_DEPTH_36BPP                        = 0x0,\n\tDYNAMIC_PIXEL_DEPTH_30BPP                        = 0x1,\n} LBV_DYNAMIC_PIXEL_DEPTH;\ntypedef enum LBV_DITHER_EN {\n\tDITHER_DIS                                       = 0x0,\n\tDITHER_EN                                        = 0x1,\n} LBV_DITHER_EN;\ntypedef enum LBV_DOWNSCALE_PREFETCH_EN {\n\tDOWNSCALE_PREFETCH_DIS                           = 0x0,\n\tDOWNSCALE_PREFETCH_EN                            = 0x1,\n} LBV_DOWNSCALE_PREFETCH_EN;\ntypedef enum LBV_MEMORY_CONFIG {\n\tMEMORY_CONFIG_0                                  = 0x0,\n\tMEMORY_CONFIG_1                                  = 0x1,\n\tMEMORY_CONFIG_2                                  = 0x2,\n\tMEMORY_CONFIG_3                                  = 0x3,\n} LBV_MEMORY_CONFIG;\ntypedef enum LBV_SYNC_RESET_SEL2 {\n\tSYNC_RESET_SEL2_VBLANK                           = 0x0,\n\tSYNC_RESET_SEL2_VSYNC                            = 0x1,\n} LBV_SYNC_RESET_SEL2;\ntypedef enum LBV_SYNC_DURATION {\n\tSYNC_DURATION_16                                 = 0x0,\n\tSYNC_DURATION_32                                 = 0x1,\n\tSYNC_DURATION_64                                 = 0x2,\n\tSYNC_DURATION_128                                = 0x3,\n} LBV_SYNC_DURATION;\ntypedef enum SCL_C_RAM_TAP_PAIR_IDX {\n\tSCL_C_RAM_TAP_PAIR_ID0                           = 0x0,\n\tSCL_C_RAM_TAP_PAIR_ID1                           = 0x1,\n\tSCL_C_RAM_TAP_PAIR_ID2                           = 0x2,\n\tSCL_C_RAM_TAP_PAIR_ID3                           = 0x3,\n\tSCL_C_RAM_TAP_PAIR_ID4                           = 0x4,\n} SCL_C_RAM_TAP_PAIR_IDX;\ntypedef enum SCL_C_RAM_PHASE {\n\tSCL_C_RAM_PHASE_0                                = 0x0,\n\tSCL_C_RAM_PHASE_1                                = 0x1,\n\tSCL_C_RAM_PHASE_2                                = 0x2,\n\tSCL_C_RAM_PHASE_3                                = 0x3,\n\tSCL_C_RAM_PHASE_4                                = 0x4,\n\tSCL_C_RAM_PHASE_5                                = 0x5,\n\tSCL_C_RAM_PHASE_6                                = 0x6,\n\tSCL_C_RAM_PHASE_7                                = 0x7,\n\tSCL_C_RAM_PHASE_8                                = 0x8,\n} SCL_C_RAM_PHASE;\ntypedef enum SCL_C_RAM_FILTER_TYPE {\n\tSCL_C_RAM_FILTER_TYPE_VERT_LUMA_RGB_LUT          = 0x0,\n\tSCL_C_RAM_FILTER_TYPE_VERT_CHROMA_LUT            = 0x1,\n\tSCL_C_RAM_FILTER_TYPE_HORI_LUMA_RGB_LUT          = 0x2,\n\tSCL_C_RAM_FILTER_TYPE_HORI_CHROMA_LUT            = 0x3,\n\tSCL_C_RAM_FILTER_TYPE_VERT_ALPHA_LUT             = 0x4,\n\tSCL_C_RAM_FILTER_TYPE_HORI_ALPHA_LUT             = 0x5,\n} SCL_C_RAM_FILTER_TYPE;\ntypedef enum SCL_MODE_SEL {\n\tSCL_MODE_SCL_BYPASS                              = 0x0,\n\tSCL_MODE_RGB_SCALING                             = 0x1,\n\tSCL_MODE_YCBCR_SCALING                           = 0x2,\n} SCL_MODE_SEL;\ntypedef enum SCL_PSCL_EN {\n\tSCL_PSCL_DISABLE                                 = 0x0,\n\tSCL_PSCL_ENANBLE                                 = 0x1,\n} SCL_PSCL_EN;\ntypedef enum SCL_V_NUM_OF_TAPS {\n\tSCL_V_NUM_OF_TAPS_1                              = 0x0,\n\tSCL_V_NUM_OF_TAPS_2                              = 0x1,\n\tSCL_V_NUM_OF_TAPS_3                              = 0x2,\n\tSCL_V_NUM_OF_TAPS_4                              = 0x3,\n\tSCL_V_NUM_OF_TAPS_5                              = 0x4,\n\tSCL_V_NUM_OF_TAPS_6                              = 0x5,\n} SCL_V_NUM_OF_TAPS;\ntypedef enum SCL_H_NUM_OF_TAPS {\n\tSCL_H_NUM_OF_TAPS_1                              = 0x0,\n\tSCL_H_NUM_OF_TAPS_2                              = 0x1,\n\tSCL_H_NUM_OF_TAPS_4                              = 0x3,\n\tSCL_H_NUM_OF_TAPS_6                              = 0x5,\n\tSCL_H_NUM_OF_TAPS_8                              = 0x7,\n\tSCL_H_NUM_OF_TAPS_10                             = 0x9,\n} SCL_H_NUM_OF_TAPS;\ntypedef enum SCL_BOUNDARY_MODE {\n\tSCL_BOUNDARY_MODE_BLACK                          = 0x0,\n\tSCL_BOUNDARY_MODE_EDGE                           = 0x1,\n} SCL_BOUNDARY_MODE;\ntypedef enum SCL_EARLY_EOL_MOD {\n\tSCL_EARLY_EOL_MODE_CRTC                          = 0x0,\n\tSCL_EARLY_EOL_MODE_INTERNAL                      = 0x1,\n} SCL_EARLY_EOL_MOD;\ntypedef enum SCL_BYPASS_MODE {\n\tSCL_BYPASS_MODE_MC_MR                            = 0x0,\n\tSCL_BYPASS_MODE_AC_NR                            = 0x1,\n\tSCL_BYPASS_MODE_AC_AR                            = 0x2,\n\tSCL_BYPASS_MODE_RESERVED                         = 0x3,\n} SCL_BYPASS_MODE;\ntypedef enum SCL_V_MANUAL_REPLICATE_FACTOR {\n\tSCL_V_MANUAL_REPLICATE_FACTOR_1                  = 0x0,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_2                  = 0x1,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_3                  = 0x2,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_4                  = 0x3,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_5                  = 0x4,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_6                  = 0x5,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_7                  = 0x6,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_8                  = 0x7,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_9                  = 0x8,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_10                 = 0x9,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_11                 = 0xa,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_12                 = 0xb,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_13                 = 0xc,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_14                 = 0xd,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_15                 = 0xe,\n\tSCL_V_MANUAL_REPLICATE_FACTOR_16                 = 0xf,\n} SCL_V_MANUAL_REPLICATE_FACTOR;\ntypedef enum SCL_H_MANUAL_REPLICATE_FACTOR {\n\tSCL_H_MANUAL_REPLICATE_FACTOR_1                  = 0x0,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_2                  = 0x1,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_3                  = 0x2,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_4                  = 0x3,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_5                  = 0x4,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_6                  = 0x5,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_7                  = 0x6,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_8                  = 0x7,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_9                  = 0x8,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_10                 = 0x9,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_11                 = 0xa,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_12                 = 0xb,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_13                 = 0xc,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_14                 = 0xd,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_15                 = 0xe,\n\tSCL_H_MANUAL_REPLICATE_FACTOR_16                 = 0xf,\n} SCL_H_MANUAL_REPLICATE_FACTOR;\ntypedef enum SCL_V_CALC_AUTO_RATIO_EN {\n\tSCL_V_CALC_AUTO_RATIO_DISABLE                    = 0x0,\n\tSCL_V_CALC_AUTO_RATIO_ENABLE                     = 0x1,\n} SCL_V_CALC_AUTO_RATIO_EN;\ntypedef enum SCL_H_CALC_AUTO_RATIO_EN {\n\tSCL_H_CALC_AUTO_RATIO_DISABLE                    = 0x0,\n\tSCL_H_CALC_AUTO_RATIO_ENABLE                     = 0x1,\n} SCL_H_CALC_AUTO_RATIO_EN;\ntypedef enum SCL_H_FILTER_PICK_NEAREST {\n\tSCL_H_FILTER_PICK_NEAREST_DISABLE                = 0x0,\n\tSCL_H_FILTER_PICK_NEAREST_ENABLE                 = 0x1,\n} SCL_H_FILTER_PICK_NEAREST;\ntypedef enum SCL_H_2TAP_HARDCODE_COEF_EN {\n\tSCL_H_2TAP_HARDCODE_COEF_DISABLE                 = 0x0,\n\tSCL_H_2TAP_HARDCODE_COEF_ENABLE                  = 0x1,\n} SCL_H_2TAP_HARDCODE_COEF_EN;\ntypedef enum SCL_V_FILTER_PICK_NEAREST {\n\tSCL_V_FILTER_PICK_NEAREST_DISABLE                = 0x0,\n\tSCL_V_FILTER_PICK_NEAREST_ENABLE                 = 0x1,\n} SCL_V_FILTER_PICK_NEAREST;\ntypedef enum SCL_V_2TAP_HARDCODE_COEF_EN {\n\tSCL_V_2TAP_HARDCODE_COEF_DISABLE                 = 0x0,\n\tSCL_V_2TAP_HARDCODE_COEF_ENABLE                  = 0x1,\n} SCL_V_2TAP_HARDCODE_COEF_EN;\ntypedef enum SCL_UPDATE_TAKEN {\n\tSCL_UPDATE_TAKEN_NO                              = 0x0,\n\tSCL_UPDATE_TAKEN_YES                             = 0x1,\n} SCL_UPDATE_TAKEN;\ntypedef enum SCL_UPDATE_LOCK {\n\tSCL_UPDATE_UNLOCKED                              = 0x0,\n\tSCL_UPDATE_LOCKED                                = 0x1,\n} SCL_UPDATE_LOCK;\ntypedef enum SCL_COEF_UPDATE_COMPLETE {\n\tSCL_COEF_UPDATE_NOT_COMPLETED                    = 0x0,\n\tSCL_COEF_UPDATE_COMPLETED                        = 0x1,\n} SCL_COEF_UPDATE_COMPLETE;\ntypedef enum SCL_HF_SHARP_SCALE_FACTOR {\n\tSCL_HF_SHARP_SCALE_FACTOR_0                      = 0x0,\n\tSCL_HF_SHARP_SCALE_FACTOR_1                      = 0x1,\n\tSCL_HF_SHARP_SCALE_FACTOR_2                      = 0x2,\n\tSCL_HF_SHARP_SCALE_FACTOR_3                      = 0x3,\n\tSCL_HF_SHARP_SCALE_FACTOR_4                      = 0x4,\n\tSCL_HF_SHARP_SCALE_FACTOR_5                      = 0x5,\n\tSCL_HF_SHARP_SCALE_FACTOR_6                      = 0x6,\n\tSCL_HF_SHARP_SCALE_FACTOR_7                      = 0x7,\n} SCL_HF_SHARP_SCALE_FACTOR;\ntypedef enum SCL_HF_SHARP_EN {\n\tSCL_HF_SHARP_DISABLE                             = 0x0,\n\tSCL_HF_SHARP_ENABLE                              = 0x1,\n} SCL_HF_SHARP_EN;\ntypedef enum SCL_VF_SHARP_SCALE_FACTOR {\n\tSCL_VF_SHARP_SCALE_FACTOR_0                      = 0x0,\n\tSCL_VF_SHARP_SCALE_FACTOR_1                      = 0x1,\n\tSCL_VF_SHARP_SCALE_FACTOR_2                      = 0x2,\n\tSCL_VF_SHARP_SCALE_FACTOR_3                      = 0x3,\n\tSCL_VF_SHARP_SCALE_FACTOR_4                      = 0x4,\n\tSCL_VF_SHARP_SCALE_FACTOR_5                      = 0x5,\n\tSCL_VF_SHARP_SCALE_FACTOR_6                      = 0x6,\n\tSCL_VF_SHARP_SCALE_FACTOR_7                      = 0x7,\n} SCL_VF_SHARP_SCALE_FACTOR;\ntypedef enum SCL_VF_SHARP_EN {\n\tSCL_VF_SHARP_DISABLE                             = 0x0,\n\tSCL_VF_SHARP_ENABLE                              = 0x1,\n} SCL_VF_SHARP_EN;\ntypedef enum SCL_ALU_DISABLE {\n\tSCL_ALU_ENABLED                                  = 0x0,\n\tSCL_ALU_DISABLED                                 = 0x1,\n} SCL_ALU_DISABLE;\ntypedef enum SCL_HOST_CONFLICT_MASK {\n\tSCL_HOST_CONFLICT_DISABLE_INTERRUPT              = 0x0,\n\tSCL_HOST_CONFLICT_ENABLE_INTERRUPT               = 0x1,\n} SCL_HOST_CONFLICT_MASK;\ntypedef enum SCL_SCL_MODE_CHANGE_MASK {\n\tSCL_MODE_CHANGE_DISABLE_INTERRUPT                = 0x0,\n\tSCL_MODE_CHANGE_ENABLE_INTERRUPT                 = 0x1,\n} SCL_SCL_MODE_CHANGE_MASK;\ntypedef enum SCLV_INTERLACE_SOURCE {\n\tINTERLACE_SOURCE_PROGRESSIVE                     = 0x0,\n\tINTERLACE_SOURCE_INTERLEAVE                      = 0x1,\n\tINTERLACE_SOURCE_STACK                           = 0x2,\n} SCLV_INTERLACE_SOURCE;\ntypedef enum SCLV_UPDATE_LOCK {\n\tUPDATE_UNLOCKED                                  = 0x0,\n\tUPDATE_LOCKED                                    = 0x1,\n} SCLV_UPDATE_LOCK;\ntypedef enum SCLV_COEF_UPDATE_COMPLETE {\n\tCOEF_UPDATE_NOT_COMPLETE                         = 0x0,\n\tCOEF_UPDATE_COMPLETE                             = 0x1,\n} SCLV_COEF_UPDATE_COMPLETE;\ntypedef enum COL_MAN_UPDATE_LOCK {\n\tCOL_MAN_UPDATE_UNLOCKED                          = 0x0,\n\tCOL_MAN_UPDATE_LOCKED                            = 0x1,\n} COL_MAN_UPDATE_LOCK;\ntypedef enum COL_MAN_DISABLE_MULTIPLE_UPDATE {\n\tCOL_MAN_MULTIPLE_UPDATE                          = 0x0,\n\tCOL_MAN_MULTIPLE_UPDAT_EDISABLE                  = 0x1,\n} COL_MAN_DISABLE_MULTIPLE_UPDATE;\ntypedef enum COL_MAN_INPUTCSC_MODE {\n\tINPUTCSC_MODE_BYPASS                             = 0x0,\n\tINPUTCSC_MODE_A                                  = 0x1,\n\tINPUTCSC_MODE_B                                  = 0x2,\n\tINPUTCSC_MODE_UNITY                              = 0x3,\n} COL_MAN_INPUTCSC_MODE;\ntypedef enum COL_MAN_INPUTCSC_TYPE {\n\tINPUTCSC_TYPE_12_0                               = 0x0,\n\tINPUTCSC_TYPE_10_2                               = 0x1,\n\tINPUTCSC_TYPE_8_4                                = 0x2,\n} COL_MAN_INPUTCSC_TYPE;\ntypedef enum COL_MAN_INPUTCSC_CONVERT {\n\tINPUTCSC_ROUND                                   = 0x0,\n\tINPUTCSC_TRUNCATE                                = 0x1,\n} COL_MAN_INPUTCSC_CONVERT;\ntypedef enum COL_MAN_PRESCALE_MODE {\n\tPRESCALE_MODE_BYPASS                             = 0x0,\n\tPRESCALE_MODE_PROGRAM                            = 0x1,\n\tPRESCALE_MODE_UNITY                              = 0x2,\n} COL_MAN_PRESCALE_MODE;\ntypedef enum COL_MAN_INPUT_GAMMA_MODE {\n\tINGAMMA_MODE_BYPASS                              = 0x0,\n\tINGAMMA_MODE_FIX                                 = 0x1,\n\tINGAMMA_MODE_FLOAT                               = 0x2,\n} COL_MAN_INPUT_GAMMA_MODE;\ntypedef enum COL_MAN_OUTPUT_CSC_MODE {\n\tCOL_MAN_OUTPUT_CSC_BYPASS                        = 0x0,\n\tCOL_MAN_OUTPUT_CSC_RGB                           = 0x1,\n\tCOL_MAN_OUTPUT_CSC_YCrCb601                      = 0x2,\n\tCOL_MAN_OUTPUT_CSC_YCrCb709                      = 0x3,\n\tCOL_MAN_OUTPUT_CSC_A                             = 0x4,\n\tCOL_MAN_OUTPUT_CSC_B                             = 0x5,\n\tCOL_MAN_OUTPUT_CSC_UNITY                         = 0x6,\n} COL_MAN_OUTPUT_CSC_MODE;\ntypedef enum COL_MAN_DENORM_CLAMP_CONTROL {\n\tDENORM_CLAMP_MODE_UNITY                          = 0x0,\n\tDENORM_CLAMP_MODE_8                              = 0x1,\n\tDENORM_CLAMP_MODE_10                             = 0x2,\n\tDENORM_CLAMP_MODE_12                             = 0x3,\n} COL_MAN_DENORM_CLAMP_CONTROL;\ntypedef enum COL_MAN_GAMMA_CORR_CONTROL {\n\tGAMMA_CORR_MODE_BYPASS                           = 0x0,\n\tGAMMA_CORR_MODE_A                                = 0x1,\n\tGAMMA_CORR_MODE_B                                = 0x2,\n} COL_MAN_GAMMA_CORR_CONTROL;\ntypedef enum COL_MAN_GLOBAL_PASSTHROUGH_ENABLE {\n\tCM_GLOBAL_PASSTHROUGH_DISBALE                    = 0x0,\n\tCM_GLOBAL_PASSTHROUGH_ENABLE                     = 0x1,\n} COL_MAN_GLOBAL_PASSTHROUGH_ENABLE;\ntypedef enum UNP_GRPH_EN {\n\tUNP_GRPH_DISABLED                                = 0x0,\n\tUNP_GRPH_ENABLED                                 = 0x1,\n} UNP_GRPH_EN;\ntypedef enum UNP_GRPH_DEPTH {\n\tUNP_GRPH_8BPP                                    = 0x0,\n\tUNP_GRPH_16BPP                                   = 0x1,\n\tUNP_GRPH_32BPP                                   = 0x2,\n} UNP_GRPH_DEPTH;\ntypedef enum UNP_GRPH_NUM_BANKS {\n\tUNP_GRPH_ADDR_SURF_2_BANK                        = 0x0,\n\tUNP_GRPH_ADDR_SURF_4_BANK                        = 0x1,\n\tUNP_GRPH_ADDR_SURF_8_BANK                        = 0x2,\n\tUNP_GRPH_ADDR_SURF_16_BANK                       = 0x3,\n} UNP_GRPH_NUM_BANKS;\ntypedef enum UNP_GRPH_BANK_WIDTH {\n\tUNP_GRPH_ADDR_SURF_BANK_WIDTH_1                  = 0x0,\n\tUNP_GRPH_ADDR_SURF_BANK_WIDTH_2                  = 0x1,\n\tUNP_GRPH_ADDR_SURF_BANK_WIDTH_4                  = 0x2,\n\tUNP_GRPH_ADDR_SURF_BANK_WIDTH_8                  = 0x3,\n} UNP_GRPH_BANK_WIDTH;\ntypedef enum UNP_GRPH_BANK_HEIGHT {\n\tUNP_GRPH_ADDR_SURF_BANK_HEIGHT_1                 = 0x0,\n\tUNP_GRPH_ADDR_SURF_BANK_HEIGHT_2                 = 0x1,\n\tUNP_GRPH_ADDR_SURF_BANK_HEIGHT_4                 = 0x2,\n\tUNP_GRPH_ADDR_SURF_BANK_HEIGHT_8                 = 0x3,\n} UNP_GRPH_BANK_HEIGHT;\ntypedef enum UNP_GRPH_TILE_SPLIT {\n\tUNP_ADDR_SURF_TILE_SPLIT_64B                     = 0x0,\n\tUNP_ADDR_SURF_TILE_SPLIT_128B                    = 0x1,\n\tUNP_ADDR_SURF_TILE_SPLIT_256B                    = 0x2,\n\tUNP_ADDR_SURF_TILE_SPLIT_512B                    = 0x3,\n\tUNP_ADDR_SURF_TILE_SPLIT_1KB                     = 0x4,\n\tUNP_ADDR_SURF_TILE_SPLIT_2KB                     = 0x5,\n\tUNP_ADDR_SURF_TILE_SPLIT_4KB                     = 0x6,\n} UNP_GRPH_TILE_SPLIT;\ntypedef enum UNP_GRPH_ADDRESS_TRANSLATION_ENABLE {\n\tUNP_GRPH_ADDRESS_TRANSLATION_ENABLE0             = 0x0,\n\tUNP_GRPH_ADDRESS_TRANSLATION_ENABLE1             = 0x1,\n} UNP_GRPH_ADDRESS_TRANSLATION_ENABLE;\ntypedef enum UNP_GRPH_PRIVILEGED_ACCESS_ENABLE {\n\tUNP_GRPH_PRIVILEGED_ACCESS_DIS                   = 0x0,\n\tUNP_GRPH_PRIVILEGED_ACCESS_EN                    = 0x1,\n} UNP_GRPH_PRIVILEGED_ACCESS_ENABLE;\ntypedef enum UNP_GRPH_MACRO_TILE_ASPECT {\n\tUNP_ADDR_SURF_MACRO_ASPECT_1                     = 0x0,\n\tUNP_ADDR_SURF_MACRO_ASPECT_2                     = 0x1,\n\tUNP_ADDR_SURF_MACRO_ASPECT_4                     = 0x2,\n\tUNP_ADDR_SURF_MACRO_ASPECT_8                     = 0x3,\n} UNP_GRPH_MACRO_TILE_ASPECT;\ntypedef enum UNP_GRPH_COLOR_EXPANSION_MODE {\n\tUNP_GRPH_DYNAMIC_EXPANSION                       = 0x0,\n\tUNP_GRPH_ZERO_EXPANSION                          = 0x1,\n} UNP_GRPH_COLOR_EXPANSION_MODE;\ntypedef enum UNP_VIDEO_FORMAT {\n\tUNP_VIDEO_FORMAT0                                = 0x0,\n\tUNP_VIDEO_FORMAT1                                = 0x1,\n\tUNP_VIDEO_FORMAT_YUV420_YCbCr                    = 0x2,\n\tUNP_VIDEO_FORMAT_YUV420_YCrCb                    = 0x3,\n\tUNP_VIDEO_FORMAT_YUV422_YCb                      = 0x4,\n\tUNP_VIDEO_FORMAT_YUV422_YCr                      = 0x5,\n\tUNP_VIDEO_FORMAT_YUV422_CbY                      = 0x6,\n\tUNP_VIDEO_FORMAT_YUV422_CrY                      = 0x7,\n} UNP_VIDEO_FORMAT;\ntypedef enum UNP_GRPH_ENDIAN_SWAP {\n\tUNP_GRPH_ENDIAN_SWAP_NONE                        = 0x0,\n\tUNP_GRPH_ENDIAN_SWAP_8IN16                       = 0x1,\n\tUNP_GRPH_ENDIAN_SWAP_8IN32                       = 0x2,\n\tUNP_GRPH_ENDIAN_SWAP_8IN43                       = 0x3,\n} UNP_GRPH_ENDIAN_SWAP;\ntypedef enum UNP_GRPH_RED_CROSSBAR {\n\tUNP_GRPH_RED_CROSSBAR_R_Cr                       = 0x0,\n\tUNP_GRPH_RED_CROSSBAR_G_Y                        = 0x1,\n\tUNP_GRPH_RED_CROSSBAR_B_Cb                       = 0x2,\n\tUNP_GRPH_RED_CROSSBAR_A                          = 0x3,\n} UNP_GRPH_RED_CROSSBAR;\ntypedef enum UNP_GRPH_GREEN_CROSSBAR {\n\tUNP_UNP_GRPH_GREEN_CROSSBAR_GY_AND_Y             = 0x0,\n\tUNP_UNP_GRPH_GREEN_CROSSBAR_B_Cb_AND_C           = 0x1,\n\tUNP_UNP_GRPH_GREEN_CROSSBAR_A                    = 0x2,\n\tUNP_UNP_GRPH_GREEN_CROSSBAR_R_Cr                 = 0x3,\n} UNP_GRPH_GREEN_CROSSBAR;\ntypedef enum UNP_GRPH_BLUE_CROSSBAR {\n\tUNP_GRPH_BLUE_CROSSBAR_B_Cb_AND_C                = 0x0,\n\tUNP_GRPH_BLUE_CROSSBAR_A                         = 0x1,\n\tUNP_GRPH_BLUE_CROSSBAR_R_Cr                      = 0x2,\n\tUNP_GRPH_BLUE_CROSSBAR_GY_AND_Y                  = 0x3,\n} UNP_GRPH_BLUE_CROSSBAR;\ntypedef enum UNP_GRPH_MODE_UPDATE_LOCKG {\n\tUNP_GRPH_UPDATE_LOCK_0                           = 0x0,\n\tUNP_GRPH_UPDATE_LOCK_1                           = 0x1,\n} UNP_GRPH_MODE_UPDATE_LOCKG;\ntypedef enum UNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK {\n\tUNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_0            = 0x0,\n\tUNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK_1            = 0x1,\n} UNP_GRPH_SURFACE_IGNORE_UPDATE_LOCK;\ntypedef enum UNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE {\n\tUNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_0          = 0x0,\n\tUNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE_1          = 0x1,\n} UNP_GRPH_MODE_DISABLE_MULTIPLE_UPDATE;\ntypedef enum UNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE {\n\tUNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_0       = 0x0,\n\tUNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_1       = 0x1,\n} UNP_GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE;\ntypedef enum UNP_GRPH_STEREOSYNC_FLIP_EN {\n\tUNP_GRPH_STEREOSYNC_FLIP_DISABLE                 = 0x0,\n\tUNP_GRPH_STEREOSYNC_FLIP_ENABLE                  = 0x1,\n} UNP_GRPH_STEREOSYNC_FLIP_EN;\ntypedef enum UNP_GRPH_STEREOSYNC_FLIP_MODE {\n\tUNP_GRPH_STEREOSYNC_FLIP_MODE_0                  = 0x0,\n\tUNP_GRPH_STEREOSYNC_FLIP_MODE_1                  = 0x1,\n\tUNP_GRPH_STEREOSYNC_FLIP_MODE_2                  = 0x2,\n\tUNP_GRPH_STEREOSYNC_FLIP_MODE_3                  = 0x3,\n} UNP_GRPH_STEREOSYNC_FLIP_MODE;\ntypedef enum UNP_GRPH_STACK_INTERLACE_FLIP_EN {\n\tUNP_GRPH_STACK_INTERLACE_FLIP_DISABLE            = 0x0,\n\tUNP_GRPH_STACK_INTERLACE_FLIP_ENABLE             = 0x1,\n} UNP_GRPH_STACK_INTERLACE_FLIP_EN;\ntypedef enum UNP_GRPH_STACK_INTERLACE_FLIP_MODE {\n\tUNP_GRPH_STACK_INTERLACE_FLIP_MODE_0             = 0x0,\n\tUNP_GRPH_STACK_INTERLACE_FLIP_MODE_1             = 0x1,\n\tUNP_GRPH_STACK_INTERLACE_FLIP_MODE_2             = 0x2,\n\tUNP_GRPH_STACK_INTERLACE_FLIP_MODE_3             = 0x3,\n} UNP_GRPH_STACK_INTERLACE_FLIP_MODE;\ntypedef enum UNP_GRPH_STEREOSYNC_SELECT_DISABLE {\n\tUNP_GRPH_STEREOSYNC_SELECT_EN                    = 0x0,\n\tUNP_GRPH_STEREOSYNC_SELECT_DIS                   = 0x1,\n} UNP_GRPH_STEREOSYNC_SELECT_DISABLE;\ntypedef enum UNP_CRC_SOURCE_SEL {\n\tUNP_CRC_SOURCE_SEL_NP_TO_LBV                     = 0x0,\n\tUNP_CRC_SOURCE_SEL_LOWER32                       = 0x1,\n\tUNP_CRC_SOURCE_SEL_RESERVED                      = 0x2,\n\tUNP_CRC_SOURCE_SEL_LOWER16                       = 0x3,\n\tUNP_CRC_SOURCE_SEL_UNP_TO_LBV                    = 0x4,\n} UNP_CRC_SOURCE_SEL;\ntypedef enum UNP_CRC_LINE_SEL {\n\tUNP_CRC_LINE_SEL_RESERVED                        = 0x0,\n\tUNP_CRC_LINE_SEL_EVEN_ONLY                       = 0x1,\n\tUNP_CRC_LINE_SEL_ODD_ONLY                        = 0x2,\n\tUNP_CRC_LINE_SEL_ODD_EVEN                        = 0x3,\n} UNP_CRC_LINE_SEL;\ntypedef enum UNP_ROTATION_ANGLE {\n\tUNP_ROTATION_ANGLE_0                             = 0x0,\n\tUNP_ROTATION_ANGLE_90                            = 0x1,\n\tUNP_ROTATION_ANGLE_180                           = 0x2,\n\tUNP_ROTATION_ANGLE_270                           = 0x3,\n\tUNP_ROTATION_ANGLE_0m                            = 0x4,\n\tUNP_ROTATION_ANGLE_90m                           = 0x5,\n\tUNP_ROTATION_ANGLE_180m                          = 0x6,\n\tUNP_ROTATION_ANGLE_270m                          = 0x7,\n} UNP_ROTATION_ANGLE;\ntypedef enum UNP_PIXEL_DROP {\n\tUNP_PIXEL_NO_DROP                                = 0x0,\n\tUNP_PIXEL_DROPPING                               = 0x1,\n} UNP_PIXEL_DROP;\ntypedef enum UNP_BUFFER_MODE {\n\tUNP_BUFFER_MODE_LUMA                             = 0x0,\n\tUNP_BUFFER_MODE_LUMA_CHROMA                      = 0x1,\n} UNP_BUFFER_MODE;\ntypedef enum AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET {\n\tAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_NOT_RESET= 0x0,\n\tAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_DO_RESET= 0x1,\n} AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET_CODEC_RESET;\ntypedef enum CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY {\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_ALL= 0x0,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_6= 0x1,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_5= 0x2,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_4= 0x3,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_3= 0x4,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_2= 0x5,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_1= 0x6,\n\tCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY_0= 0x7,\n} CC_RCU_DC_AUDIO_PORT_CONNECTIVITY_PORT_CONNECTIVITY;\ntypedef enum CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY {\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_ALL= 0x0,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_6= 0x1,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_5= 0x2,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_4= 0x3,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_3= 0x4,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_2= 0x5,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_1= 0x6,\n\tCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY_0= 0x7,\n} CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_INPUT_PORT_CONNECTIVITY;\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL {\n\tGENERIC_AZ_CONTROLLER_REGISTER_DISABLE           = 0x0,\n\tGENERIC_AZ_CONTROLLER_REGISTER_ENABLE            = 0x1,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL;\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED {\n\tGENERIC_AZ_CONTROLLER_REGISTER_DISABLE_RESERVED  = 0x0,\n\tGENERIC_AZ_CONTROLLER_REGISTER_ENABLE_RESERVED   = 0x1,\n} GENERIC_AZ_CONTROLLER_REGISTER_ENABLE_CONTROL_RESERVED;\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS {\n\tGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET    = 0x0,\n\tGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET        = 0x1,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS;\ntypedef enum GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED {\n\tGENERIC_AZ_CONTROLLER_REGISTER_STATUS_NOT_SET_RESERVED= 0x0,\n\tGENERIC_AZ_CONTROLLER_REGISTER_STATUS_SET_RESERVED= 0x1,\n} GENERIC_AZ_CONTROLLER_REGISTER_STATUS_RESERVED;\ntypedef enum AZ_GLOBAL_CAPABILITIES {\n\tAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_NOT_SUPPORTED= 0x0,\n\tAZ_GLOBAL_CAPABILITIES_SIXTY_FOUR_BIT_ADDRESS_SUPPORTED= 0x1,\n} AZ_GLOBAL_CAPABILITIES;\ntypedef enum GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE {\n\tACCEPT_UNSOLICITED_RESPONSE_NOT_ENABLE           = 0x0,\n\tACCEPT_UNSOLICITED_RESPONSE_ENABLE               = 0x1,\n} GLOBAL_CONTROL_ACCEPT_UNSOLICITED_RESPONSE;\ntypedef enum GLOBAL_CONTROL_FLUSH_CONTROL {\n\tFLUSH_CONTROL_FLUSH_NOT_STARTED                  = 0x0,\n\tFLUSH_CONTROL_FLUSH_STARTED                      = 0x1,\n} GLOBAL_CONTROL_FLUSH_CONTROL;\ntypedef enum GLOBAL_CONTROL_CONTROLLER_RESET {\n\tCONTROLLER_RESET_AZ_CONTROLLER_IN_RESET          = 0x0,\n\tCONTROLLER_RESET_AZ_CONTROLLER_NOT_IN_RESET      = 0x1,\n} GLOBAL_CONTROL_CONTROLLER_RESET;\ntypedef enum AZ_STATE_CHANGE_STATUS {\n\tAZ_STATE_CHANGE_STATUS_CODEC_NOT_PRESENT         = 0x0,\n\tAZ_STATE_CHANGE_STATUS_CODEC_PRESENT             = 0x1,\n} AZ_STATE_CHANGE_STATUS;\ntypedef enum GLOBAL_STATUS_FLUSH_STATUS {\n\tGLOBAL_STATUS_FLUSH_STATUS_FLUSH_NOT_ENDED       = 0x0,\n\tGLOBAL_STATUS_FLUSH_STATUS_FLUSH_ENDED           = 0x1,\n} GLOBAL_STATUS_FLUSH_STATUS;\ntypedef enum STREAM_0_SYNCHRONIZATION {\n\tSTREAM_0_SYNCHRONIZATION_STEAM_NOT_STOPPED       = 0x0,\n\tSTREAM_0_SYNCHRONIZATION_STEAM_STOPPED           = 0x1,\n} STREAM_0_SYNCHRONIZATION;\ntypedef enum STREAM_1_SYNCHRONIZATION {\n\tSTREAM_1_SYNCHRONIZATION_STEAM_NOT_STOPPED       = 0x0,\n\tSTREAM_1_SYNCHRONIZATION_STEAM_STOPPED           = 0x1,\n} STREAM_1_SYNCHRONIZATION;\ntypedef enum STREAM_2_SYNCHRONIZATION {\n\tSTREAM_2_SYNCHRONIZATION_STEAM_NOT_STOPPED       = 0x0,\n\tSTREAM_2_SYNCHRONIZATION_STEAM_STOPPED           = 0x1,\n} STREAM_2_SYNCHRONIZATION;\ntypedef enum STREAM_3_SYNCHRONIZATION {\n\tSTREAM_3_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_3_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_3_SYNCHRONIZATION;\ntypedef enum STREAM_4_SYNCHRONIZATION {\n\tSTREAM_4_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_4_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_4_SYNCHRONIZATION;\ntypedef enum STREAM_5_SYNCHRONIZATION {\n\tSTREAM_5_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_5_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_5_SYNCHRONIZATION;\ntypedef enum STREAM_6_SYNCHRONIZATION {\n\tSTREAM_6_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_6_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_6_SYNCHRONIZATION;\ntypedef enum STREAM_7_SYNCHRONIZATION {\n\tSTREAM_7_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_7_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_7_SYNCHRONIZATION;\ntypedef enum STREAM_8_SYNCHRONIZATION {\n\tSTREAM_8_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_8_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_8_SYNCHRONIZATION;\ntypedef enum STREAM_9_SYNCHRONIZATION {\n\tSTREAM_9_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_9_SYNCHRONIZATION_STEAM_STOPPED_RESERVED  = 0x1,\n} STREAM_9_SYNCHRONIZATION;\ntypedef enum STREAM_10_SYNCHRONIZATION {\n\tSTREAM_10_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_10_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_10_SYNCHRONIZATION;\ntypedef enum STREAM_11_SYNCHRONIZATION {\n\tSTREAM_11_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_11_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_11_SYNCHRONIZATION;\ntypedef enum STREAM_12_SYNCHRONIZATION {\n\tSTREAM_12_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_12_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_12_SYNCHRONIZATION;\ntypedef enum STREAM_13_SYNCHRONIZATION {\n\tSTREAM_13_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_13_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_13_SYNCHRONIZATION;\ntypedef enum STREAM_14_SYNCHRONIZATION {\n\tSTREAM_14_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_14_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_14_SYNCHRONIZATION;\ntypedef enum STREAM_15_SYNCHRONIZATION {\n\tSTREAM_15_SYNCHRONIZATION_STEAM_NOT_STOPPED_RESERVED= 0x0,\n\tSTREAM_15_SYNCHRONIZATION_STEAM_STOPPED_RESERVED = 0x1,\n} STREAM_15_SYNCHRONIZATION;\ntypedef enum CORB_READ_POINTER_RESET {\n\tCORB_READ_POINTER_RESET_CORB_DMA_IS_NOT_RESET    = 0x0,\n\tCORB_READ_POINTER_RESET_CORB_DMA_IS_RESET        = 0x1,\n} CORB_READ_POINTER_RESET;\ntypedef enum AZ_CORB_SIZE {\n\tAZ_CORB_SIZE_2ENTRIES_RESERVED                   = 0x0,\n\tAZ_CORB_SIZE_16ENTRIES_RESERVED                  = 0x1,\n\tAZ_CORB_SIZE_256ENTRIES                          = 0x2,\n\tAZ_CORB_SIZE_RESERVED                            = 0x3,\n} AZ_CORB_SIZE;\ntypedef enum AZ_RIRB_WRITE_POINTER_RESET {\n\tAZ_RIRB_WRITE_POINTER_NOT_RESET                  = 0x0,\n\tAZ_RIRB_WRITE_POINTER_DO_RESET                   = 0x1,\n} AZ_RIRB_WRITE_POINTER_RESET;\ntypedef enum RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL {\n\tRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_DISABLED= 0x0,\n\tRIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL_INTERRUPT_ENABLED= 0x1,\n} RIRB_CONTROL_RESPONSE_OVERRUN_INTERRUPT_CONTROL;\ntypedef enum RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL {\n\tRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_DISABLED= 0x0,\n\tRIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL_INTERRUPT_ENABLED= 0x1,\n} RIRB_CONTROL_RESPONSE_INTERRUPT_CONTROL;\ntypedef enum AZ_RIRB_SIZE {\n\tAZ_RIRB_SIZE_2ENTRIES_RESERVED                   = 0x0,\n\tAZ_RIRB_SIZE_16ENTRIES_RESERVED                  = 0x1,\n\tAZ_RIRB_SIZE_256ENTRIES                          = 0x2,\n\tAZ_RIRB_SIZE_UNDEFINED                           = 0x3,\n} AZ_RIRB_SIZE;\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID {\n\tIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_NO_IMMEDIATE_RESPONSE_VALID= 0x0,\n\tIMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID_IMMEDIATE_RESPONSE_VALID= 0x1,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_RESULT_VALID;\ntypedef enum IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY {\n\tIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_NOT_BUSY= 0x0,\n\tIMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_IS_BUSY= 0x1,\n} IMMEDIATE_COMMAND_STATUS_IMMEDIATE_COMMAND_BUSY;\ntypedef enum DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE {\n\tDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_DISABLE= 0x0,\n\tDMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE_DMA_ENABLE= 0x1,\n} DMA_POSITION_LOWER_BASE_ADDRESS_BUFFER_ENABLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_NOT_SET= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_STATUS_SET= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_NOT_SET= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_STATUS_SET= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_NOT_SET= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS_SET= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BUFFER_COMPLETION_INTERRUPT_STATUS;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_NO_TRAFFIC_PRIORITY= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_YES_TRAFFIC_PRIORITY= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_TRAFFIC_PRIORITY;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_DISABLED= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLED= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_DESCRIPTOR_ERROR_INTERRUPT_ENABLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_DISABLED= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLED= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_FIFO_ERROR_INTERRUPT_ENABLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_DISABLED= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE_INTERRUPT_ENABLED= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_INTERRUPT_ON_COMPLETION_ENABLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RUN= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_DO_RUN= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RUN;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET {\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_NOT_RESET= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_IS_RESET= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_STREAM_RESET;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE {\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_48KHZ= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE_44P1KHZ= 0x1,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_RATE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE {\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY1= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY2= 0x1,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED= 0x2,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_BY4= 0x3,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED= 0x4,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_MULTIPLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR {\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY1= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED= 0x1,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY3= 0x2,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED= 0x3,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED= 0x4,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED= 0x5,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED= 0x6,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED= 0x7,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_SAMPLE_BASE_DIVISOR;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE {\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_8_RESERVED= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_16= 0x1,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_20= 0x2,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_24= 0x3,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_32_RESERVED= 0x4,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE_RESERVED= 0x5,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_BITS_PER_SAMPLE;\ntypedef enum OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS {\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_1= 0x0,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_2= 0x1,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_3= 0x2,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_4= 0x3,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_5= 0x4,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_6= 0x5,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_7= 0x6,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_8= 0x7,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_9_RESERVED= 0x8,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_10_RESERVED= 0x9,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_11_RESERVED= 0xa,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_12_RESERVED= 0xb,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_13_RESERVED= 0xc,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_14_RESERVED= 0xd,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_15_RESERVED= 0xe,\n\tOUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS_16_RESERVED= 0xf,\n} OUTPUT_STREAM_DESCRIPTOR_FORMAT_NUMBER_OF_CHANNELS;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2= 0x1,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED= 0x2,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4= 0x3,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED= 0x4,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED= 0x1,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3= 0x2,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED= 0x3,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED= 0x4,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED= 0x5,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED= 0x6,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED= 0x7,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16= 0x1,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20= 0x2,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24= 0x3,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED= 0x4,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED= 0x5,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2= 0x1,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3= 0x2,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4= 0x3,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5= 0x4,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6= 0x5,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7= 0x6,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8= 0x7,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED= 0x8,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_NOT_SET= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L_BIT7_IS_SET= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_L;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_NOT_SET= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO_BIT_A_IS_SET= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRO;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_NOT_SET= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO_BIT_B_IS_SET= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_NON_AUDIO;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_IS_SET= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY_BIT_C_NOT_SET= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_COPY;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_NOT_SET= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE_LSB_OF_D_IS_SET= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_PRE;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_NOT_ON= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VALIDITY_CFG_ON= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_VCFG;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ZERO= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V_BIT28_IS_ONE= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_V;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\ntypedef enum AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE {\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_NOT_ENABLE= 0x0,\n\tAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE_SILENT_STREAM_ENABLE= 0x1,\n} AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3_KEEPALIVE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_SHUT_OFF= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE_PIN_DRIVEN= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL_OUT_ENABLE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT {\n\tAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_NO_INFO_OR_PERMITTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_FORBIDDEN   = 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO_DOWN_MIX_INHIBIT;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE_MULTICHANNEL01_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE_MULTICHANNEL23_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE_MULTICHANNEL45_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE_MULTICHANNEL67_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\ntypedef enum AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE= 0x0,\n\tAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE= 0x1,\n} AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\ntypedef enum AZ_LATENCY_COUNTER_CONTROL {\n\tAZ_LATENCY_COUNTER_NO_RESET                      = 0x0,\n\tAZ_LATENCY_COUNTER_RESET_DONE                    = 0x1,\n} AZ_LATENCY_COUNTER_CONTROL;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED= 0x1,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED= 0x2,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED= 0x3,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED= 0x4,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED= 0x5,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED= 0x6,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED= 0x7,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED= 0x8,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED= 0x9,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_FORMAT_OVERRIDE= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC= 0x0,\n\tAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO= 0x1,\n} AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED= 0x1,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED= 0x2,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED= 0x3,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED= 0x4,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED= 0x5,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED= 0x6,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED= 0x7,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED_RESERVED= 0x8,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED= 0x9,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESSING_CAPABILITIES= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESSING_CAPABILITIES= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER_PRESENT= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_EAPD_PIN= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_EAPD_PIN= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_NOT_BALANCED= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_JACK_DETECTION_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_DETECTION_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\ntypedef enum AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE {\n\tAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_PAIR_MODE= 0x0,\n\tAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_SINGLE_MODE= 0x1,\n} AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE_MULTICHANNEL_MODE;\ntypedef enum AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\n\tAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABLILITY= 0x0,\n\tAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABLILITY= 0x1,\n} AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED= 0x1,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED= 0x2,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED= 0x3,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED= 0x4,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED= 0x5,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED= 0x6,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED= 0x7,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED= 0x8,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED= 0x9,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_ANALOG= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CODEC_CONVERTER0_IS_DIGITAL= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_NO_PROCESSING_CAPABILITIES= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_CODEC_CONVERTER0_HAVE_PROCESSING_CAPABILITIES= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NOT_SUPPORT_STRIPING= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_FORMAT_OVERRIDE= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_FORMAT_OVERRIDE= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_FORMAT_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES {\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_MONOPHONIC= 0x0,\n\tAZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES_STEREO= 0x1,\n} AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AUDIO_CHANNEL_CAPABILITIES;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_OUTPUT_CONVERTER_RESERVED= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_INPUT_CONVERTER_RESERVED= 0x1,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_MIXER_RESERVED= 0x2,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_SELECTOR_RESERVED= 0x3,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_PIN_RESERVED= 0x4,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_POWER_WIDGET_RESERVED= 0x5,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VOLUME_KNOB_RESERVED= 0x6,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_BEEP_GENERATOR_RESERVED= 0x7,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_RESERVED= 0x8,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE_VENDOR_DEFINED_RESERVED= 0x9,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_TYPE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_LR_SWAP= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_LR_SWAP= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_LR_SWAP;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_POWER_CONTROL_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_POWER_CONTROL_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_POWER_CONTROL;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_ANALOG= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_IS_DIGITAL= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_DIGITAL;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_CONNECTION_LIST= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_CONNECTION_LIST= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_CONNECTION_LIST;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_UNSOLICITED_RESPONSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_UNSOLICITED_RESPONSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_UNSOLICITED_RESPONSE_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_NO_PROCESING_CAPABILITIES= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET_HAVE_PROCESING_CAPABILITIES= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_PROCESSING_WIDGET;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_SUPPORT_STRIPING= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_SUPPORT_STRIPING= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_STRIPE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_AMPLIFIER_PARAMETER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_AMPLIFIER_PARAMETER_OVERRIDE= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_AMPLIFIER_PARAMETER_OVERRIDE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_OUTPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_OUTPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_OUTPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_NO_INPUT_AMPLIFIER= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_HAVE_INPUT_AMPLIFIER= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES_INPUT_AMPLIFIER_PRESENT;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_NOT_ENABLED= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP_ENABLED= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_DP;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_NO_EAPD_PIN= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE_HAVE_EAPD_PIN= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_EAPD_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_NOT_ENABLED= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI_ENABLED= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HDMI;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_NOT_BALANCED= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_I_O_PINS_ARE_BALANCED= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_BALANCED_I_O_PINS;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_INPUT_PIN= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_INPUT_PIN= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_INPUT_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_OUTPUT_PIN= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_OUTPUT_PIN= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_OUTPUT_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_HEADPHONE_DRIVE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_HEADPHONE_DRIVE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HEADPHONE_DRIVE_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_JACK_PRESENCE_DETECTION_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_JACK_PRESENCE_DETECTION_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_JACK_DETECTION_CAPABILITY;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED_FOR_IMPEDANCE_MEASUREMENT= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_TRIGGER_REQUIRED;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_NO_IMPEDANCE_SENSE_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_HAVE_IMPEDANCE_SENSE_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES_IMPEDANCE_SENSE_CAPABLE;\ntypedef enum AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE {\n\tAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_NO_HBR_CAPABILITY= 0x0,\n\tAZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HAVE_HBR_CAPABILITY= 0x1,\n} AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR_HBR_CAPABLE;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_PCM= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE_NOT_PCM= 0x1,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_STREAM_TYPE;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_48KHZ= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE_44P1KHZ= 0x1,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_RATE;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY1= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY2= 0x1,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY3_RESERVED= 0x2,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_BY4= 0x3,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE_RESERVED= 0x4,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_MULTIPLE;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY1= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY2_RESERVED= 0x1,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY3= 0x2,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY4_RESERVED= 0x3,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY5_RESERVED= 0x4,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY6_RESERVED= 0x5,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY7_RESERVED= 0x6,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR_BY8_RESERVED= 0x7,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_SAMPLE_BASE_DIVISOR;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_8_RESERVED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_16= 0x1,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_20= 0x2,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_24= 0x3,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_32_RESERVED= 0x4,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE_RESERVED= 0x5,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_BITS_PER_SAMPLE;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_1= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_2= 0x1,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_3= 0x2,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_4= 0x3,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_5= 0x4,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_6= 0x5,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_7= 0x6,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_8= 0x7,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS_RESERVED= 0x8,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT_NUMBER_OF_CHANNELS;\ntypedef enum AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN {\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_DISABLED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN_DIGITAL_TRANSMISSION_ENABLED= 0x1,\n} AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER_DIGEN;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_SHUT_OFF= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE_PIN_DRIVEN= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL_IN_ENABLE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_DISABLED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_ENABLE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE_MULTICHANNEL0_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE_MULTICHANNEL1_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE_MULTICHANNEL2_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE_MULTICHANNEL3_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE_MULTICHANNEL4_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE_MULTICHANNEL5_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE_MULTICHANNEL6_MUTE;\ntypedef enum AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE {\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_NOT_MUTED= 0x0,\n\tAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTED= 0x1,\n} AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE_MULTICHANNEL7_MUTE;\ntypedef enum BLND_CONTROL_BLND_MODE {\n\tBLND_CONTROL_BLND_MODE_CURRENT_PIPE_ONLY         = 0x0,\n\tBLND_CONTROL_BLND_MODE_OTHER_PIPE_ONLY           = 0x1,\n\tBLND_CONTROL_BLND_MODE_ALPHA_BLENDING_MODE       = 0x2,\n\tBLND_CONTROL_BLND_MODE_OTHER_STEREO_TYPE         = 0x3,\n} BLND_CONTROL_BLND_MODE;\ntypedef enum BLND_CONTROL_BLND_STEREO_TYPE {\n\tBLND_CONTROL_BLND_STEREO_TYPE_NON_SINGLE_PIPE_STEREO= 0x0,\n\tBLND_CONTROL_BLND_STEREO_TYPE_SIDE_BY_SIDE_SINGLE_PIPE_STEREO= 0x1,\n\tBLND_CONTROL_BLND_STEREO_TYPE_TOP_BOTTOM_SINGLE_PIPE_STEREO= 0x2,\n\tBLND_CONTROL_BLND_STEREO_TYPE_UNUSED             = 0x3,\n} BLND_CONTROL_BLND_STEREO_TYPE;\ntypedef enum BLND_CONTROL_BLND_STEREO_POLARITY {\n\tBLND_CONTROL_BLND_STEREO_POLARITY_LOW            = 0x0,\n\tBLND_CONTROL_BLND_STEREO_POLARITY_HIGH           = 0x1,\n} BLND_CONTROL_BLND_STEREO_POLARITY;\ntypedef enum BLND_CONTROL_BLND_FEEDTHROUGH_EN {\n\tBLND_CONTROL_BLND_FEEDTHROUGH_EN_FALSE           = 0x0,\n\tBLND_CONTROL_BLND_FEEDTHROUGH_EN_TRUE            = 0x1,\n} BLND_CONTROL_BLND_FEEDTHROUGH_EN;\ntypedef enum BLND_CONTROL_BLND_ALPHA_MODE {\n\tBLND_CONTROL_BLND_ALPHA_MODE_CURRENT_PIXEL_ALPHA = 0x0,\n\tBLND_CONTROL_BLND_ALPHA_MODE_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN= 0x1,\n\tBLND_CONTROL_BLND_ALPHA_MODE_GLOBAL_ALPHA_ONLY   = 0x2,\n\tBLND_CONTROL_BLND_ALPHA_MODE_UNUSED              = 0x3,\n} BLND_CONTROL_BLND_ALPHA_MODE;\ntypedef enum BLND_CONTROL_BLND_MULTIPLIED_MODE {\n\tBLND_CONTROL_BLND_MULTIPLIED_MODE_FALSE          = 0x0,\n\tBLND_CONTROL_BLND_MULTIPLIED_MODE_TRUE           = 0x1,\n} BLND_CONTROL_BLND_MULTIPLIED_MODE;\ntypedef enum BLND_SM_CONTROL2_SM_MODE {\n\tBLND_SM_CONTROL2_SM_MODE_SINGLE_PLANE            = 0x0,\n\tBLND_SM_CONTROL2_SM_MODE_ROW_SUBSAMPLING         = 0x2,\n\tBLND_SM_CONTROL2_SM_MODE_COLUMN_SUBSAMPLING      = 0x4,\n\tBLND_SM_CONTROL2_SM_MODE_CHECKERBOARD_SUBSAMPLING= 0x6,\n} BLND_SM_CONTROL2_SM_MODE;\ntypedef enum BLND_SM_CONTROL2_SM_FRAME_ALTERNATE {\n\tBLND_SM_CONTROL2_SM_FRAME_ALTERNATE_FALSE        = 0x0,\n\tBLND_SM_CONTROL2_SM_FRAME_ALTERNATE_TRUE         = 0x1,\n} BLND_SM_CONTROL2_SM_FRAME_ALTERNATE;\ntypedef enum BLND_SM_CONTROL2_SM_FIELD_ALTERNATE {\n\tBLND_SM_CONTROL2_SM_FIELD_ALTERNATE_FALSE        = 0x0,\n\tBLND_SM_CONTROL2_SM_FIELD_ALTERNATE_TRUE         = 0x1,\n} BLND_SM_CONTROL2_SM_FIELD_ALTERNATE;\ntypedef enum BLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL {\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_NO_FORCE= 0x0,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_RESERVED= 0x1,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_LOW= 0x2,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_HIGH= 0x3,\n} BLND_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL;\ntypedef enum BLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL {\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_NO_FORCE  = 0x0,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_RESERVED  = 0x1,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_LOW = 0x2,\n\tBLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_HIGH= 0x3,\n} BLND_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL;\ntypedef enum BLND_CONTROL2_PTI_ENABLE {\n\tBLND_CONTROL2_PTI_ENABLE_FALSE                   = 0x0,\n\tBLND_CONTROL2_PTI_ENABLE_TRUE                    = 0x1,\n} BLND_CONTROL2_PTI_ENABLE;\ntypedef enum BLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN {\n\tBLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_FALSE      = 0x0,\n\tBLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_TRUE       = 0x1,\n} BLND_CONTROL2_BLND_SUPERAA_DEGAMMA_EN;\ntypedef enum BLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN {\n\tBLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN_FALSE      = 0x0,\n\tBLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN_TRUE       = 0x1,\n} BLND_CONTROL2_BLND_SUPERAA_REGAMMA_EN;\ntypedef enum BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK {\n\tBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_FALSE= 0x0,\n\tBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_TRUE= 0x1,\n} BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK;\ntypedef enum BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK {\n\tBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_FALSE= 0x0,\n\tBLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_TRUE= 0x1,\n} BLND_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_TRUE= 0x1,\n} BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_TRUE= 0x1,\n} BLND_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_TRUE= 0x1,\n} BLND_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_TRUE= 0x1,\n} BLND_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_FALSE  = 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_TRUE   = 0x1,\n} BLND_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK {\n\tBLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_FALSE = 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_TRUE  = 0x1,\n} BLND_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK;\ntypedef enum BLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE {\n\tBLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_FALSE = 0x0,\n\tBLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_TRUE  = 0x1,\n} BLND_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE;\ntypedef enum BLND_DEBUG_BLND_CNV_MUX_SELECT {\n\tBLND_DEBUG_BLND_CNV_MUX_SELECT_LOW               = 0x0,\n\tBLND_DEBUG_BLND_CNV_MUX_SELECT_HIGH              = 0x1,\n} BLND_DEBUG_BLND_CNV_MUX_SELECT;\ntypedef enum BLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN {\n\tBLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_FALSE= 0x0,\n\tBLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_TRUE= 0x1,\n} BLND_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN;\ntypedef enum DebugBlockId {\n\tDBG_BLOCK_ID_RESERVED                            = 0x0,\n\tDBG_BLOCK_ID_DBG                                 = 0x1,\n\tDBG_BLOCK_ID_VMC                                 = 0x2,\n\tDBG_BLOCK_ID_PDMA                                = 0x3,\n\tDBG_BLOCK_ID_CG                                  = 0x4,\n\tDBG_BLOCK_ID_SRBM                                = 0x5,\n\tDBG_BLOCK_ID_GRBM                                = 0x6,\n\tDBG_BLOCK_ID_RLC                                 = 0x7,\n\tDBG_BLOCK_ID_CSC                                 = 0x8,\n\tDBG_BLOCK_ID_SEM                                 = 0x9,\n\tDBG_BLOCK_ID_IH                                  = 0xa,\n\tDBG_BLOCK_ID_SC                                  = 0xb,\n\tDBG_BLOCK_ID_SQ                                  = 0xc,\n\tDBG_BLOCK_ID_UVDU                                = 0xd,\n\tDBG_BLOCK_ID_SQA                                 = 0xe,\n\tDBG_BLOCK_ID_SDMA0                               = 0xf,\n\tDBG_BLOCK_ID_SDMA1                               = 0x10,\n\tDBG_BLOCK_ID_SPIM                                = 0x11,\n\tDBG_BLOCK_ID_GDS                                 = 0x12,\n\tDBG_BLOCK_ID_VC0                                 = 0x13,\n\tDBG_BLOCK_ID_VC1                                 = 0x14,\n\tDBG_BLOCK_ID_PA0                                 = 0x15,\n\tDBG_BLOCK_ID_PA1                                 = 0x16,\n\tDBG_BLOCK_ID_CP0                                 = 0x17,\n\tDBG_BLOCK_ID_CP1                                 = 0x18,\n\tDBG_BLOCK_ID_CP2                                 = 0x19,\n\tDBG_BLOCK_ID_XBR                                 = 0x1a,\n\tDBG_BLOCK_ID_UVDM                                = 0x1b,\n\tDBG_BLOCK_ID_VGT0                                = 0x1c,\n\tDBG_BLOCK_ID_VGT1                                = 0x1d,\n\tDBG_BLOCK_ID_IA                                  = 0x1e,\n\tDBG_BLOCK_ID_SXM0                                = 0x1f,\n\tDBG_BLOCK_ID_SXM1                                = 0x20,\n\tDBG_BLOCK_ID_SCT0                                = 0x21,\n\tDBG_BLOCK_ID_SCT1                                = 0x22,\n\tDBG_BLOCK_ID_SPM0                                = 0x23,\n\tDBG_BLOCK_ID_SPM1                                = 0x24,\n\tDBG_BLOCK_ID_UNUSED0                             = 0x25,\n\tDBG_BLOCK_ID_UNUSED1                             = 0x26,\n\tDBG_BLOCK_ID_TCAA                                = 0x27,\n\tDBG_BLOCK_ID_TCAB                                = 0x28,\n\tDBG_BLOCK_ID_TCCA                                = 0x29,\n\tDBG_BLOCK_ID_TCCB                                = 0x2a,\n\tDBG_BLOCK_ID_MCC0                                = 0x2b,\n\tDBG_BLOCK_ID_MCC1                                = 0x2c,\n\tDBG_BLOCK_ID_MCC2                                = 0x2d,\n\tDBG_BLOCK_ID_MCC3                                = 0x2e,\n\tDBG_BLOCK_ID_SXS0                                = 0x2f,\n\tDBG_BLOCK_ID_SXS1                                = 0x30,\n\tDBG_BLOCK_ID_SXS2                                = 0x31,\n\tDBG_BLOCK_ID_SXS3                                = 0x32,\n\tDBG_BLOCK_ID_SXS4                                = 0x33,\n\tDBG_BLOCK_ID_SXS5                                = 0x34,\n\tDBG_BLOCK_ID_SXS6                                = 0x35,\n\tDBG_BLOCK_ID_SXS7                                = 0x36,\n\tDBG_BLOCK_ID_SXS8                                = 0x37,\n\tDBG_BLOCK_ID_SXS9                                = 0x38,\n\tDBG_BLOCK_ID_BCI0                                = 0x39,\n\tDBG_BLOCK_ID_BCI1                                = 0x3a,\n\tDBG_BLOCK_ID_BCI2                                = 0x3b,\n\tDBG_BLOCK_ID_BCI3                                = 0x3c,\n\tDBG_BLOCK_ID_MCB                                 = 0x3d,\n\tDBG_BLOCK_ID_UNUSED6                             = 0x3e,\n\tDBG_BLOCK_ID_SQA00                               = 0x3f,\n\tDBG_BLOCK_ID_SQA01                               = 0x40,\n\tDBG_BLOCK_ID_SQA02                               = 0x41,\n\tDBG_BLOCK_ID_SQA10                               = 0x42,\n\tDBG_BLOCK_ID_SQA11                               = 0x43,\n\tDBG_BLOCK_ID_SQA12                               = 0x44,\n\tDBG_BLOCK_ID_UNUSED7                             = 0x45,\n\tDBG_BLOCK_ID_UNUSED8                             = 0x46,\n\tDBG_BLOCK_ID_SQB00                               = 0x47,\n\tDBG_BLOCK_ID_SQB01                               = 0x48,\n\tDBG_BLOCK_ID_SQB10                               = 0x49,\n\tDBG_BLOCK_ID_SQB11                               = 0x4a,\n\tDBG_BLOCK_ID_SQ00                                = 0x4b,\n\tDBG_BLOCK_ID_SQ01                                = 0x4c,\n\tDBG_BLOCK_ID_SQ10                                = 0x4d,\n\tDBG_BLOCK_ID_SQ11                                = 0x4e,\n\tDBG_BLOCK_ID_CB00                                = 0x4f,\n\tDBG_BLOCK_ID_CB01                                = 0x50,\n\tDBG_BLOCK_ID_CB02                                = 0x51,\n\tDBG_BLOCK_ID_CB03                                = 0x52,\n\tDBG_BLOCK_ID_CB04                                = 0x53,\n\tDBG_BLOCK_ID_UNUSED9                             = 0x54,\n\tDBG_BLOCK_ID_UNUSED10                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED11                            = 0x56,\n\tDBG_BLOCK_ID_CB10                                = 0x57,\n\tDBG_BLOCK_ID_CB11                                = 0x58,\n\tDBG_BLOCK_ID_CB12                                = 0x59,\n\tDBG_BLOCK_ID_CB13                                = 0x5a,\n\tDBG_BLOCK_ID_CB14                                = 0x5b,\n\tDBG_BLOCK_ID_UNUSED12                            = 0x5c,\n\tDBG_BLOCK_ID_UNUSED13                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED14                            = 0x5e,\n\tDBG_BLOCK_ID_TCP0                                = 0x5f,\n\tDBG_BLOCK_ID_TCP1                                = 0x60,\n\tDBG_BLOCK_ID_TCP2                                = 0x61,\n\tDBG_BLOCK_ID_TCP3                                = 0x62,\n\tDBG_BLOCK_ID_TCP4                                = 0x63,\n\tDBG_BLOCK_ID_TCP5                                = 0x64,\n\tDBG_BLOCK_ID_TCP6                                = 0x65,\n\tDBG_BLOCK_ID_TCP7                                = 0x66,\n\tDBG_BLOCK_ID_TCP8                                = 0x67,\n\tDBG_BLOCK_ID_TCP9                                = 0x68,\n\tDBG_BLOCK_ID_TCP10                               = 0x69,\n\tDBG_BLOCK_ID_TCP11                               = 0x6a,\n\tDBG_BLOCK_ID_TCP12                               = 0x6b,\n\tDBG_BLOCK_ID_TCP13                               = 0x6c,\n\tDBG_BLOCK_ID_TCP14                               = 0x6d,\n\tDBG_BLOCK_ID_TCP15                               = 0x6e,\n\tDBG_BLOCK_ID_TCP16                               = 0x6f,\n\tDBG_BLOCK_ID_TCP17                               = 0x70,\n\tDBG_BLOCK_ID_TCP18                               = 0x71,\n\tDBG_BLOCK_ID_TCP19                               = 0x72,\n\tDBG_BLOCK_ID_TCP20                               = 0x73,\n\tDBG_BLOCK_ID_TCP21                               = 0x74,\n\tDBG_BLOCK_ID_TCP22                               = 0x75,\n\tDBG_BLOCK_ID_TCP23                               = 0x76,\n\tDBG_BLOCK_ID_TCP_RESERVED0                       = 0x77,\n\tDBG_BLOCK_ID_TCP_RESERVED1                       = 0x78,\n\tDBG_BLOCK_ID_TCP_RESERVED2                       = 0x79,\n\tDBG_BLOCK_ID_TCP_RESERVED3                       = 0x7a,\n\tDBG_BLOCK_ID_TCP_RESERVED4                       = 0x7b,\n\tDBG_BLOCK_ID_TCP_RESERVED5                       = 0x7c,\n\tDBG_BLOCK_ID_TCP_RESERVED6                       = 0x7d,\n\tDBG_BLOCK_ID_TCP_RESERVED7                       = 0x7e,\n\tDBG_BLOCK_ID_DB00                                = 0x7f,\n\tDBG_BLOCK_ID_DB01                                = 0x80,\n\tDBG_BLOCK_ID_DB02                                = 0x81,\n\tDBG_BLOCK_ID_DB03                                = 0x82,\n\tDBG_BLOCK_ID_DB04                                = 0x83,\n\tDBG_BLOCK_ID_UNUSED15                            = 0x84,\n\tDBG_BLOCK_ID_UNUSED16                            = 0x85,\n\tDBG_BLOCK_ID_UNUSED17                            = 0x86,\n\tDBG_BLOCK_ID_DB10                                = 0x87,\n\tDBG_BLOCK_ID_DB11                                = 0x88,\n\tDBG_BLOCK_ID_DB12                                = 0x89,\n\tDBG_BLOCK_ID_DB13                                = 0x8a,\n\tDBG_BLOCK_ID_DB14                                = 0x8b,\n\tDBG_BLOCK_ID_UNUSED18                            = 0x8c,\n\tDBG_BLOCK_ID_UNUSED19                            = 0x8d,\n\tDBG_BLOCK_ID_UNUSED20                            = 0x8e,\n\tDBG_BLOCK_ID_TCC0                                = 0x8f,\n\tDBG_BLOCK_ID_TCC1                                = 0x90,\n\tDBG_BLOCK_ID_TCC2                                = 0x91,\n\tDBG_BLOCK_ID_TCC3                                = 0x92,\n\tDBG_BLOCK_ID_TCC4                                = 0x93,\n\tDBG_BLOCK_ID_TCC5                                = 0x94,\n\tDBG_BLOCK_ID_TCC6                                = 0x95,\n\tDBG_BLOCK_ID_TCC7                                = 0x96,\n\tDBG_BLOCK_ID_SPS00                               = 0x97,\n\tDBG_BLOCK_ID_SPS01                               = 0x98,\n\tDBG_BLOCK_ID_SPS02                               = 0x99,\n\tDBG_BLOCK_ID_SPS10                               = 0x9a,\n\tDBG_BLOCK_ID_SPS11                               = 0x9b,\n\tDBG_BLOCK_ID_SPS12                               = 0x9c,\n\tDBG_BLOCK_ID_UNUSED21                            = 0x9d,\n\tDBG_BLOCK_ID_UNUSED22                            = 0x9e,\n\tDBG_BLOCK_ID_TA00                                = 0x9f,\n\tDBG_BLOCK_ID_TA01                                = 0xa0,\n\tDBG_BLOCK_ID_TA02                                = 0xa1,\n\tDBG_BLOCK_ID_TA03                                = 0xa2,\n\tDBG_BLOCK_ID_TA04                                = 0xa3,\n\tDBG_BLOCK_ID_TA05                                = 0xa4,\n\tDBG_BLOCK_ID_TA06                                = 0xa5,\n\tDBG_BLOCK_ID_TA07                                = 0xa6,\n\tDBG_BLOCK_ID_TA08                                = 0xa7,\n\tDBG_BLOCK_ID_TA09                                = 0xa8,\n\tDBG_BLOCK_ID_TA0A                                = 0xa9,\n\tDBG_BLOCK_ID_TA0B                                = 0xaa,\n\tDBG_BLOCK_ID_UNUSED23                            = 0xab,\n\tDBG_BLOCK_ID_UNUSED24                            = 0xac,\n\tDBG_BLOCK_ID_UNUSED25                            = 0xad,\n\tDBG_BLOCK_ID_UNUSED26                            = 0xae,\n\tDBG_BLOCK_ID_TA10                                = 0xaf,\n\tDBG_BLOCK_ID_TA11                                = 0xb0,\n\tDBG_BLOCK_ID_TA12                                = 0xb1,\n\tDBG_BLOCK_ID_TA13                                = 0xb2,\n\tDBG_BLOCK_ID_TA14                                = 0xb3,\n\tDBG_BLOCK_ID_TA15                                = 0xb4,\n\tDBG_BLOCK_ID_TA16                                = 0xb5,\n\tDBG_BLOCK_ID_TA17                                = 0xb6,\n\tDBG_BLOCK_ID_TA18                                = 0xb7,\n\tDBG_BLOCK_ID_TA19                                = 0xb8,\n\tDBG_BLOCK_ID_TA1A                                = 0xb9,\n\tDBG_BLOCK_ID_TA1B                                = 0xba,\n\tDBG_BLOCK_ID_UNUSED27                            = 0xbb,\n\tDBG_BLOCK_ID_UNUSED28                            = 0xbc,\n\tDBG_BLOCK_ID_UNUSED29                            = 0xbd,\n\tDBG_BLOCK_ID_UNUSED30                            = 0xbe,\n\tDBG_BLOCK_ID_TD00                                = 0xbf,\n\tDBG_BLOCK_ID_TD01                                = 0xc0,\n\tDBG_BLOCK_ID_TD02                                = 0xc1,\n\tDBG_BLOCK_ID_TD03                                = 0xc2,\n\tDBG_BLOCK_ID_TD04                                = 0xc3,\n\tDBG_BLOCK_ID_TD05                                = 0xc4,\n\tDBG_BLOCK_ID_TD06                                = 0xc5,\n\tDBG_BLOCK_ID_TD07                                = 0xc6,\n\tDBG_BLOCK_ID_TD08                                = 0xc7,\n\tDBG_BLOCK_ID_TD09                                = 0xc8,\n\tDBG_BLOCK_ID_TD0A                                = 0xc9,\n\tDBG_BLOCK_ID_TD0B                                = 0xca,\n\tDBG_BLOCK_ID_UNUSED31                            = 0xcb,\n\tDBG_BLOCK_ID_UNUSED32                            = 0xcc,\n\tDBG_BLOCK_ID_UNUSED33                            = 0xcd,\n\tDBG_BLOCK_ID_UNUSED34                            = 0xce,\n\tDBG_BLOCK_ID_TD10                                = 0xcf,\n\tDBG_BLOCK_ID_TD11                                = 0xd0,\n\tDBG_BLOCK_ID_TD12                                = 0xd1,\n\tDBG_BLOCK_ID_TD13                                = 0xd2,\n\tDBG_BLOCK_ID_TD14                                = 0xd3,\n\tDBG_BLOCK_ID_TD15                                = 0xd4,\n\tDBG_BLOCK_ID_TD16                                = 0xd5,\n\tDBG_BLOCK_ID_TD17                                = 0xd6,\n\tDBG_BLOCK_ID_TD18                                = 0xd7,\n\tDBG_BLOCK_ID_TD19                                = 0xd8,\n\tDBG_BLOCK_ID_TD1A                                = 0xd9,\n\tDBG_BLOCK_ID_TD1B                                = 0xda,\n\tDBG_BLOCK_ID_UNUSED35                            = 0xdb,\n\tDBG_BLOCK_ID_UNUSED36                            = 0xdc,\n\tDBG_BLOCK_ID_UNUSED37                            = 0xdd,\n\tDBG_BLOCK_ID_UNUSED38                            = 0xde,\n\tDBG_BLOCK_ID_LDS00                               = 0xdf,\n\tDBG_BLOCK_ID_LDS01                               = 0xe0,\n\tDBG_BLOCK_ID_LDS02                               = 0xe1,\n\tDBG_BLOCK_ID_LDS03                               = 0xe2,\n\tDBG_BLOCK_ID_LDS04                               = 0xe3,\n\tDBG_BLOCK_ID_LDS05                               = 0xe4,\n\tDBG_BLOCK_ID_LDS06                               = 0xe5,\n\tDBG_BLOCK_ID_LDS07                               = 0xe6,\n\tDBG_BLOCK_ID_LDS08                               = 0xe7,\n\tDBG_BLOCK_ID_LDS09                               = 0xe8,\n\tDBG_BLOCK_ID_LDS0A                               = 0xe9,\n\tDBG_BLOCK_ID_LDS0B                               = 0xea,\n\tDBG_BLOCK_ID_UNUSED39                            = 0xeb,\n\tDBG_BLOCK_ID_UNUSED40                            = 0xec,\n\tDBG_BLOCK_ID_UNUSED41                            = 0xed,\n\tDBG_BLOCK_ID_UNUSED42                            = 0xee,\n\tDBG_BLOCK_ID_LDS10                               = 0xef,\n\tDBG_BLOCK_ID_LDS11                               = 0xf0,\n\tDBG_BLOCK_ID_LDS12                               = 0xf1,\n\tDBG_BLOCK_ID_LDS13                               = 0xf2,\n\tDBG_BLOCK_ID_LDS14                               = 0xf3,\n\tDBG_BLOCK_ID_LDS15                               = 0xf4,\n\tDBG_BLOCK_ID_LDS16                               = 0xf5,\n\tDBG_BLOCK_ID_LDS17                               = 0xf6,\n\tDBG_BLOCK_ID_LDS18                               = 0xf7,\n\tDBG_BLOCK_ID_LDS19                               = 0xf8,\n\tDBG_BLOCK_ID_LDS1A                               = 0xf9,\n\tDBG_BLOCK_ID_LDS1B                               = 0xfa,\n\tDBG_BLOCK_ID_UNUSED43                            = 0xfb,\n\tDBG_BLOCK_ID_UNUSED44                            = 0xfc,\n\tDBG_BLOCK_ID_UNUSED45                            = 0xfd,\n\tDBG_BLOCK_ID_UNUSED46                            = 0xfe,\n} DebugBlockId;\ntypedef enum DebugBlockId_BY2 {\n\tDBG_BLOCK_ID_RESERVED_BY2                        = 0x0,\n\tDBG_BLOCK_ID_VMC_BY2                             = 0x1,\n\tDBG_BLOCK_ID_UNUSED0_BY2                         = 0x2,\n\tDBG_BLOCK_ID_GRBM_BY2                            = 0x3,\n\tDBG_BLOCK_ID_CSC_BY2                             = 0x4,\n\tDBG_BLOCK_ID_IH_BY2                              = 0x5,\n\tDBG_BLOCK_ID_SQ_BY2                              = 0x6,\n\tDBG_BLOCK_ID_UVD_BY2                             = 0x7,\n\tDBG_BLOCK_ID_SDMA0_BY2                           = 0x8,\n\tDBG_BLOCK_ID_SPIM_BY2                            = 0x9,\n\tDBG_BLOCK_ID_VC0_BY2                             = 0xa,\n\tDBG_BLOCK_ID_PA_BY2                              = 0xb,\n\tDBG_BLOCK_ID_CP0_BY2                             = 0xc,\n\tDBG_BLOCK_ID_CP2_BY2                             = 0xd,\n\tDBG_BLOCK_ID_PC0_BY2                             = 0xe,\n\tDBG_BLOCK_ID_BCI0_BY2                            = 0xf,\n\tDBG_BLOCK_ID_SXM0_BY2                            = 0x10,\n\tDBG_BLOCK_ID_SCT0_BY2                            = 0x11,\n\tDBG_BLOCK_ID_SPM0_BY2                            = 0x12,\n\tDBG_BLOCK_ID_BCI2_BY2                            = 0x13,\n\tDBG_BLOCK_ID_TCA_BY2                             = 0x14,\n\tDBG_BLOCK_ID_TCCA_BY2                            = 0x15,\n\tDBG_BLOCK_ID_MCC_BY2                             = 0x16,\n\tDBG_BLOCK_ID_MCC2_BY2                            = 0x17,\n\tDBG_BLOCK_ID_MCD_BY2                             = 0x18,\n\tDBG_BLOCK_ID_MCD2_BY2                            = 0x19,\n\tDBG_BLOCK_ID_MCD4_BY2                            = 0x1a,\n\tDBG_BLOCK_ID_MCB_BY2                             = 0x1b,\n\tDBG_BLOCK_ID_SQA_BY2                             = 0x1c,\n\tDBG_BLOCK_ID_SQA02_BY2                           = 0x1d,\n\tDBG_BLOCK_ID_SQA11_BY2                           = 0x1e,\n\tDBG_BLOCK_ID_UNUSED8_BY2                         = 0x1f,\n\tDBG_BLOCK_ID_SQB_BY2                             = 0x20,\n\tDBG_BLOCK_ID_SQB10_BY2                           = 0x21,\n\tDBG_BLOCK_ID_UNUSED10_BY2                        = 0x22,\n\tDBG_BLOCK_ID_UNUSED12_BY2                        = 0x23,\n\tDBG_BLOCK_ID_CB_BY2                              = 0x24,\n\tDBG_BLOCK_ID_CB02_BY2                            = 0x25,\n\tDBG_BLOCK_ID_CB10_BY2                            = 0x26,\n\tDBG_BLOCK_ID_CB12_BY2                            = 0x27,\n\tDBG_BLOCK_ID_SXS_BY2                             = 0x28,\n\tDBG_BLOCK_ID_SXS2_BY2                            = 0x29,\n\tDBG_BLOCK_ID_SXS4_BY2                            = 0x2a,\n\tDBG_BLOCK_ID_SXS6_BY2                            = 0x2b,\n\tDBG_BLOCK_ID_DB_BY2                              = 0x2c,\n\tDBG_BLOCK_ID_DB02_BY2                            = 0x2d,\n\tDBG_BLOCK_ID_DB10_BY2                            = 0x2e,\n\tDBG_BLOCK_ID_DB12_BY2                            = 0x2f,\n\tDBG_BLOCK_ID_TCP_BY2                             = 0x30,\n\tDBG_BLOCK_ID_TCP2_BY2                            = 0x31,\n\tDBG_BLOCK_ID_TCP4_BY2                            = 0x32,\n\tDBG_BLOCK_ID_TCP6_BY2                            = 0x33,\n\tDBG_BLOCK_ID_TCP8_BY2                            = 0x34,\n\tDBG_BLOCK_ID_TCP10_BY2                           = 0x35,\n\tDBG_BLOCK_ID_TCP12_BY2                           = 0x36,\n\tDBG_BLOCK_ID_TCP14_BY2                           = 0x37,\n\tDBG_BLOCK_ID_TCP16_BY2                           = 0x38,\n\tDBG_BLOCK_ID_TCP18_BY2                           = 0x39,\n\tDBG_BLOCK_ID_TCP20_BY2                           = 0x3a,\n\tDBG_BLOCK_ID_TCP22_BY2                           = 0x3b,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY2                   = 0x3c,\n\tDBG_BLOCK_ID_TCP_RESERVED2_BY2                   = 0x3d,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY2                   = 0x3e,\n\tDBG_BLOCK_ID_TCP_RESERVED6_BY2                   = 0x3f,\n\tDBG_BLOCK_ID_TCC_BY2                             = 0x40,\n\tDBG_BLOCK_ID_TCC2_BY2                            = 0x41,\n\tDBG_BLOCK_ID_TCC4_BY2                            = 0x42,\n\tDBG_BLOCK_ID_TCC6_BY2                            = 0x43,\n\tDBG_BLOCK_ID_SPS_BY2                             = 0x44,\n\tDBG_BLOCK_ID_SPS02_BY2                           = 0x45,\n\tDBG_BLOCK_ID_SPS11_BY2                           = 0x46,\n\tDBG_BLOCK_ID_UNUSED14_BY2                        = 0x47,\n\tDBG_BLOCK_ID_TA_BY2                              = 0x48,\n\tDBG_BLOCK_ID_TA02_BY2                            = 0x49,\n\tDBG_BLOCK_ID_TA04_BY2                            = 0x4a,\n\tDBG_BLOCK_ID_TA06_BY2                            = 0x4b,\n\tDBG_BLOCK_ID_TA08_BY2                            = 0x4c,\n\tDBG_BLOCK_ID_TA0A_BY2                            = 0x4d,\n\tDBG_BLOCK_ID_UNUSED20_BY2                        = 0x4e,\n\tDBG_BLOCK_ID_UNUSED22_BY2                        = 0x4f,\n\tDBG_BLOCK_ID_TA10_BY2                            = 0x50,\n\tDBG_BLOCK_ID_TA12_BY2                            = 0x51,\n\tDBG_BLOCK_ID_TA14_BY2                            = 0x52,\n\tDBG_BLOCK_ID_TA16_BY2                            = 0x53,\n\tDBG_BLOCK_ID_TA18_BY2                            = 0x54,\n\tDBG_BLOCK_ID_TA1A_BY2                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED24_BY2                        = 0x56,\n\tDBG_BLOCK_ID_UNUSED26_BY2                        = 0x57,\n\tDBG_BLOCK_ID_TD_BY2                              = 0x58,\n\tDBG_BLOCK_ID_TD02_BY2                            = 0x59,\n\tDBG_BLOCK_ID_TD04_BY2                            = 0x5a,\n\tDBG_BLOCK_ID_TD06_BY2                            = 0x5b,\n\tDBG_BLOCK_ID_TD08_BY2                            = 0x5c,\n\tDBG_BLOCK_ID_TD0A_BY2                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED28_BY2                        = 0x5e,\n\tDBG_BLOCK_ID_UNUSED30_BY2                        = 0x5f,\n\tDBG_BLOCK_ID_TD10_BY2                            = 0x60,\n\tDBG_BLOCK_ID_TD12_BY2                            = 0x61,\n\tDBG_BLOCK_ID_TD14_BY2                            = 0x62,\n\tDBG_BLOCK_ID_TD16_BY2                            = 0x63,\n\tDBG_BLOCK_ID_TD18_BY2                            = 0x64,\n\tDBG_BLOCK_ID_TD1A_BY2                            = 0x65,\n\tDBG_BLOCK_ID_UNUSED32_BY2                        = 0x66,\n\tDBG_BLOCK_ID_UNUSED34_BY2                        = 0x67,\n\tDBG_BLOCK_ID_LDS_BY2                             = 0x68,\n\tDBG_BLOCK_ID_LDS02_BY2                           = 0x69,\n\tDBG_BLOCK_ID_LDS04_BY2                           = 0x6a,\n\tDBG_BLOCK_ID_LDS06_BY2                           = 0x6b,\n\tDBG_BLOCK_ID_LDS08_BY2                           = 0x6c,\n\tDBG_BLOCK_ID_LDS0A_BY2                           = 0x6d,\n\tDBG_BLOCK_ID_UNUSED36_BY2                        = 0x6e,\n\tDBG_BLOCK_ID_UNUSED38_BY2                        = 0x6f,\n\tDBG_BLOCK_ID_LDS10_BY2                           = 0x70,\n\tDBG_BLOCK_ID_LDS12_BY2                           = 0x71,\n\tDBG_BLOCK_ID_LDS14_BY2                           = 0x72,\n\tDBG_BLOCK_ID_LDS16_BY2                           = 0x73,\n\tDBG_BLOCK_ID_LDS18_BY2                           = 0x74,\n\tDBG_BLOCK_ID_LDS1A_BY2                           = 0x75,\n\tDBG_BLOCK_ID_UNUSED40_BY2                        = 0x76,\n\tDBG_BLOCK_ID_UNUSED42_BY2                        = 0x77,\n} DebugBlockId_BY2;\ntypedef enum DebugBlockId_BY4 {\n\tDBG_BLOCK_ID_RESERVED_BY4                        = 0x0,\n\tDBG_BLOCK_ID_UNUSED0_BY4                         = 0x1,\n\tDBG_BLOCK_ID_CSC_BY4                             = 0x2,\n\tDBG_BLOCK_ID_SQ_BY4                              = 0x3,\n\tDBG_BLOCK_ID_SDMA0_BY4                           = 0x4,\n\tDBG_BLOCK_ID_VC0_BY4                             = 0x5,\n\tDBG_BLOCK_ID_CP0_BY4                             = 0x6,\n\tDBG_BLOCK_ID_UNUSED1_BY4                         = 0x7,\n\tDBG_BLOCK_ID_SXM0_BY4                            = 0x8,\n\tDBG_BLOCK_ID_SPM0_BY4                            = 0x9,\n\tDBG_BLOCK_ID_TCAA_BY4                            = 0xa,\n\tDBG_BLOCK_ID_MCC_BY4                             = 0xb,\n\tDBG_BLOCK_ID_MCD_BY4                             = 0xc,\n\tDBG_BLOCK_ID_MCD4_BY4                            = 0xd,\n\tDBG_BLOCK_ID_SQA_BY4                             = 0xe,\n\tDBG_BLOCK_ID_SQA11_BY4                           = 0xf,\n\tDBG_BLOCK_ID_SQB_BY4                             = 0x10,\n\tDBG_BLOCK_ID_UNUSED10_BY4                        = 0x11,\n\tDBG_BLOCK_ID_CB_BY4                              = 0x12,\n\tDBG_BLOCK_ID_CB10_BY4                            = 0x13,\n\tDBG_BLOCK_ID_SXS_BY4                             = 0x14,\n\tDBG_BLOCK_ID_SXS4_BY4                            = 0x15,\n\tDBG_BLOCK_ID_DB_BY4                              = 0x16,\n\tDBG_BLOCK_ID_DB10_BY4                            = 0x17,\n\tDBG_BLOCK_ID_TCP_BY4                             = 0x18,\n\tDBG_BLOCK_ID_TCP4_BY4                            = 0x19,\n\tDBG_BLOCK_ID_TCP8_BY4                            = 0x1a,\n\tDBG_BLOCK_ID_TCP12_BY4                           = 0x1b,\n\tDBG_BLOCK_ID_TCP16_BY4                           = 0x1c,\n\tDBG_BLOCK_ID_TCP20_BY4                           = 0x1d,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY4                   = 0x1e,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY4                   = 0x1f,\n\tDBG_BLOCK_ID_TCC_BY4                             = 0x20,\n\tDBG_BLOCK_ID_TCC4_BY4                            = 0x21,\n\tDBG_BLOCK_ID_SPS_BY4                             = 0x22,\n\tDBG_BLOCK_ID_SPS11_BY4                           = 0x23,\n\tDBG_BLOCK_ID_TA_BY4                              = 0x24,\n\tDBG_BLOCK_ID_TA04_BY4                            = 0x25,\n\tDBG_BLOCK_ID_TA08_BY4                            = 0x26,\n\tDBG_BLOCK_ID_UNUSED20_BY4                        = 0x27,\n\tDBG_BLOCK_ID_TA10_BY4                            = 0x28,\n\tDBG_BLOCK_ID_TA14_BY4                            = 0x29,\n\tDBG_BLOCK_ID_TA18_BY4                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED24_BY4                        = 0x2b,\n\tDBG_BLOCK_ID_TD_BY4                              = 0x2c,\n\tDBG_BLOCK_ID_TD04_BY4                            = 0x2d,\n\tDBG_BLOCK_ID_TD08_BY4                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED28_BY4                        = 0x2f,\n\tDBG_BLOCK_ID_TD10_BY4                            = 0x30,\n\tDBG_BLOCK_ID_TD14_BY4                            = 0x31,\n\tDBG_BLOCK_ID_TD18_BY4                            = 0x32,\n\tDBG_BLOCK_ID_UNUSED32_BY4                        = 0x33,\n\tDBG_BLOCK_ID_LDS_BY4                             = 0x34,\n\tDBG_BLOCK_ID_LDS04_BY4                           = 0x35,\n\tDBG_BLOCK_ID_LDS08_BY4                           = 0x36,\n\tDBG_BLOCK_ID_UNUSED36_BY4                        = 0x37,\n\tDBG_BLOCK_ID_LDS10_BY4                           = 0x38,\n\tDBG_BLOCK_ID_LDS14_BY4                           = 0x39,\n\tDBG_BLOCK_ID_LDS18_BY4                           = 0x3a,\n\tDBG_BLOCK_ID_UNUSED40_BY4                        = 0x3b,\n} DebugBlockId_BY4;\ntypedef enum DebugBlockId_BY8 {\n\tDBG_BLOCK_ID_RESERVED_BY8                        = 0x0,\n\tDBG_BLOCK_ID_CSC_BY8                             = 0x1,\n\tDBG_BLOCK_ID_SDMA0_BY8                           = 0x2,\n\tDBG_BLOCK_ID_CP0_BY8                             = 0x3,\n\tDBG_BLOCK_ID_SXM0_BY8                            = 0x4,\n\tDBG_BLOCK_ID_TCA_BY8                             = 0x5,\n\tDBG_BLOCK_ID_MCD_BY8                             = 0x6,\n\tDBG_BLOCK_ID_SQA_BY8                             = 0x7,\n\tDBG_BLOCK_ID_SQB_BY8                             = 0x8,\n\tDBG_BLOCK_ID_CB_BY8                              = 0x9,\n\tDBG_BLOCK_ID_SXS_BY8                             = 0xa,\n\tDBG_BLOCK_ID_DB_BY8                              = 0xb,\n\tDBG_BLOCK_ID_TCP_BY8                             = 0xc,\n\tDBG_BLOCK_ID_TCP8_BY8                            = 0xd,\n\tDBG_BLOCK_ID_TCP16_BY8                           = 0xe,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY8                   = 0xf,\n\tDBG_BLOCK_ID_TCC_BY8                             = 0x10,\n\tDBG_BLOCK_ID_SPS_BY8                             = 0x11,\n\tDBG_BLOCK_ID_TA_BY8                              = 0x12,\n\tDBG_BLOCK_ID_TA08_BY8                            = 0x13,\n\tDBG_BLOCK_ID_TA10_BY8                            = 0x14,\n\tDBG_BLOCK_ID_TA18_BY8                            = 0x15,\n\tDBG_BLOCK_ID_TD_BY8                              = 0x16,\n\tDBG_BLOCK_ID_TD08_BY8                            = 0x17,\n\tDBG_BLOCK_ID_TD10_BY8                            = 0x18,\n\tDBG_BLOCK_ID_TD18_BY8                            = 0x19,\n\tDBG_BLOCK_ID_LDS_BY8                             = 0x1a,\n\tDBG_BLOCK_ID_LDS08_BY8                           = 0x1b,\n\tDBG_BLOCK_ID_LDS10_BY8                           = 0x1c,\n\tDBG_BLOCK_ID_LDS18_BY8                           = 0x1d,\n} DebugBlockId_BY8;\ntypedef enum DebugBlockId_BY16 {\n\tDBG_BLOCK_ID_RESERVED_BY16                       = 0x0,\n\tDBG_BLOCK_ID_SDMA0_BY16                          = 0x1,\n\tDBG_BLOCK_ID_SXM_BY16                            = 0x2,\n\tDBG_BLOCK_ID_MCD_BY16                            = 0x3,\n\tDBG_BLOCK_ID_SQB_BY16                            = 0x4,\n\tDBG_BLOCK_ID_SXS_BY16                            = 0x5,\n\tDBG_BLOCK_ID_TCP_BY16                            = 0x6,\n\tDBG_BLOCK_ID_TCP16_BY16                          = 0x7,\n\tDBG_BLOCK_ID_TCC_BY16                            = 0x8,\n\tDBG_BLOCK_ID_TA_BY16                             = 0x9,\n\tDBG_BLOCK_ID_TA10_BY16                           = 0xa,\n\tDBG_BLOCK_ID_TD_BY16                             = 0xb,\n\tDBG_BLOCK_ID_TD10_BY16                           = 0xc,\n\tDBG_BLOCK_ID_LDS_BY16                            = 0xd,\n\tDBG_BLOCK_ID_LDS10_BY16                          = 0xe,\n} DebugBlockId_BY16;\ntypedef enum SurfaceEndian {\n\tENDIAN_NONE                                      = 0x0,\n\tENDIAN_8IN16                                     = 0x1,\n\tENDIAN_8IN32                                     = 0x2,\n\tENDIAN_8IN64                                     = 0x3,\n} SurfaceEndian;\ntypedef enum ArrayMode {\n\tARRAY_LINEAR_GENERAL                             = 0x0,\n\tARRAY_LINEAR_ALIGNED                             = 0x1,\n\tARRAY_1D_TILED_THIN1                             = 0x2,\n\tARRAY_1D_TILED_THICK                             = 0x3,\n\tARRAY_2D_TILED_THIN1                             = 0x4,\n\tARRAY_PRT_TILED_THIN1                            = 0x5,\n\tARRAY_PRT_2D_TILED_THIN1                         = 0x6,\n\tARRAY_2D_TILED_THICK                             = 0x7,\n\tARRAY_2D_TILED_XTHICK                            = 0x8,\n\tARRAY_PRT_TILED_THICK                            = 0x9,\n\tARRAY_PRT_2D_TILED_THICK                         = 0xa,\n\tARRAY_PRT_3D_TILED_THIN1                         = 0xb,\n\tARRAY_3D_TILED_THIN1                             = 0xc,\n\tARRAY_3D_TILED_THICK                             = 0xd,\n\tARRAY_3D_TILED_XTHICK                            = 0xe,\n\tARRAY_PRT_3D_TILED_THICK                         = 0xf,\n} ArrayMode;\ntypedef enum PipeTiling {\n\tCONFIG_1_PIPE                                    = 0x0,\n\tCONFIG_2_PIPE                                    = 0x1,\n\tCONFIG_4_PIPE                                    = 0x2,\n\tCONFIG_8_PIPE                                    = 0x3,\n} PipeTiling;\ntypedef enum BankTiling {\n\tCONFIG_4_BANK                                    = 0x0,\n\tCONFIG_8_BANK                                    = 0x1,\n} BankTiling;\ntypedef enum GroupInterleave {\n\tCONFIG_256B_GROUP                                = 0x0,\n\tCONFIG_512B_GROUP                                = 0x1,\n} GroupInterleave;\ntypedef enum RowTiling {\n\tCONFIG_1KB_ROW                                   = 0x0,\n\tCONFIG_2KB_ROW                                   = 0x1,\n\tCONFIG_4KB_ROW                                   = 0x2,\n\tCONFIG_8KB_ROW                                   = 0x3,\n\tCONFIG_1KB_ROW_OPT                               = 0x4,\n\tCONFIG_2KB_ROW_OPT                               = 0x5,\n\tCONFIG_4KB_ROW_OPT                               = 0x6,\n\tCONFIG_8KB_ROW_OPT                               = 0x7,\n} RowTiling;\ntypedef enum BankSwapBytes {\n\tCONFIG_128B_SWAPS                                = 0x0,\n\tCONFIG_256B_SWAPS                                = 0x1,\n\tCONFIG_512B_SWAPS                                = 0x2,\n\tCONFIG_1KB_SWAPS                                 = 0x3,\n} BankSwapBytes;\ntypedef enum SampleSplitBytes {\n\tCONFIG_1KB_SPLIT                                 = 0x0,\n\tCONFIG_2KB_SPLIT                                 = 0x1,\n\tCONFIG_4KB_SPLIT                                 = 0x2,\n\tCONFIG_8KB_SPLIT                                 = 0x3,\n} SampleSplitBytes;\ntypedef enum NumPipes {\n\tADDR_CONFIG_1_PIPE                               = 0x0,\n\tADDR_CONFIG_2_PIPE                               = 0x1,\n\tADDR_CONFIG_4_PIPE                               = 0x2,\n\tADDR_CONFIG_8_PIPE                               = 0x3,\n} NumPipes;\ntypedef enum PipeInterleaveSize {\n\tADDR_CONFIG_PIPE_INTERLEAVE_256B                 = 0x0,\n\tADDR_CONFIG_PIPE_INTERLEAVE_512B                 = 0x1,\n} PipeInterleaveSize;\ntypedef enum BankInterleaveSize {\n\tADDR_CONFIG_BANK_INTERLEAVE_1                    = 0x0,\n\tADDR_CONFIG_BANK_INTERLEAVE_2                    = 0x1,\n\tADDR_CONFIG_BANK_INTERLEAVE_4                    = 0x2,\n\tADDR_CONFIG_BANK_INTERLEAVE_8                    = 0x3,\n} BankInterleaveSize;\ntypedef enum NumShaderEngines {\n\tADDR_CONFIG_1_SHADER_ENGINE                      = 0x0,\n\tADDR_CONFIG_2_SHADER_ENGINE                      = 0x1,\n} NumShaderEngines;\ntypedef enum ShaderEngineTileSize {\n\tADDR_CONFIG_SE_TILE_16                           = 0x0,\n\tADDR_CONFIG_SE_TILE_32                           = 0x1,\n} ShaderEngineTileSize;\ntypedef enum NumGPUs {\n\tADDR_CONFIG_1_GPU                                = 0x0,\n\tADDR_CONFIG_2_GPU                                = 0x1,\n\tADDR_CONFIG_4_GPU                                = 0x2,\n} NumGPUs;\ntypedef enum MultiGPUTileSize {\n\tADDR_CONFIG_GPU_TILE_16                          = 0x0,\n\tADDR_CONFIG_GPU_TILE_32                          = 0x1,\n\tADDR_CONFIG_GPU_TILE_64                          = 0x2,\n\tADDR_CONFIG_GPU_TILE_128                         = 0x3,\n} MultiGPUTileSize;\ntypedef enum RowSize {\n\tADDR_CONFIG_1KB_ROW                              = 0x0,\n\tADDR_CONFIG_2KB_ROW                              = 0x1,\n\tADDR_CONFIG_4KB_ROW                              = 0x2,\n} RowSize;\ntypedef enum NumLowerPipes {\n\tADDR_CONFIG_1_LOWER_PIPES                        = 0x0,\n\tADDR_CONFIG_2_LOWER_PIPES                        = 0x1,\n} NumLowerPipes;\ntypedef enum ColorTransform {\n\tDCC_CT_AUTO                                      = 0x0,\n\tDCC_CT_NONE                                      = 0x1,\n\tABGR_TO_A_BG_G_RB                                = 0x2,\n\tBGRA_TO_BG_G_RB_A                                = 0x3,\n} ColorTransform;\ntypedef enum CompareRef {\n\tREF_NEVER                                        = 0x0,\n\tREF_LESS                                         = 0x1,\n\tREF_EQUAL                                        = 0x2,\n\tREF_LEQUAL                                       = 0x3,\n\tREF_GREATER                                      = 0x4,\n\tREF_NOTEQUAL                                     = 0x5,\n\tREF_GEQUAL                                       = 0x6,\n\tREF_ALWAYS                                       = 0x7,\n} CompareRef;\ntypedef enum ReadSize {\n\tREAD_256_BITS                                    = 0x0,\n\tREAD_512_BITS                                    = 0x1,\n} ReadSize;\ntypedef enum DepthFormat {\n\tDEPTH_INVALID                                    = 0x0,\n\tDEPTH_16                                         = 0x1,\n\tDEPTH_X8_24                                      = 0x2,\n\tDEPTH_8_24                                       = 0x3,\n\tDEPTH_X8_24_FLOAT                                = 0x4,\n\tDEPTH_8_24_FLOAT                                 = 0x5,\n\tDEPTH_32_FLOAT                                   = 0x6,\n\tDEPTH_X24_8_32_FLOAT                             = 0x7,\n} DepthFormat;\ntypedef enum ZFormat {\n\tZ_INVALID                                        = 0x0,\n\tZ_16                                             = 0x1,\n\tZ_24                                             = 0x2,\n\tZ_32_FLOAT                                       = 0x3,\n} ZFormat;\ntypedef enum StencilFormat {\n\tSTENCIL_INVALID                                  = 0x0,\n\tSTENCIL_8                                        = 0x1,\n} StencilFormat;\ntypedef enum CmaskMode {\n\tCMASK_CLEAR_NONE                                 = 0x0,\n\tCMASK_CLEAR_ONE                                  = 0x1,\n\tCMASK_CLEAR_ALL                                  = 0x2,\n\tCMASK_ANY_EXPANDED                               = 0x3,\n\tCMASK_ALPHA0_FRAG1                               = 0x4,\n\tCMASK_ALPHA0_FRAG2                               = 0x5,\n\tCMASK_ALPHA0_FRAG4                               = 0x6,\n\tCMASK_ALPHA0_FRAGS                               = 0x7,\n\tCMASK_ALPHA1_FRAG1                               = 0x8,\n\tCMASK_ALPHA1_FRAG2                               = 0x9,\n\tCMASK_ALPHA1_FRAG4                               = 0xa,\n\tCMASK_ALPHA1_FRAGS                               = 0xb,\n\tCMASK_ALPHAX_FRAG1                               = 0xc,\n\tCMASK_ALPHAX_FRAG2                               = 0xd,\n\tCMASK_ALPHAX_FRAG4                               = 0xe,\n\tCMASK_ALPHAX_FRAGS                               = 0xf,\n} CmaskMode;\ntypedef enum QuadExportFormat {\n\tEXPORT_UNUSED                                    = 0x0,\n\tEXPORT_32_R                                      = 0x1,\n\tEXPORT_32_GR                                     = 0x2,\n\tEXPORT_32_AR                                     = 0x3,\n\tEXPORT_FP16_ABGR                                 = 0x4,\n\tEXPORT_UNSIGNED16_ABGR                           = 0x5,\n\tEXPORT_SIGNED16_ABGR                             = 0x6,\n\tEXPORT_32_ABGR                                   = 0x7,\n} QuadExportFormat;\ntypedef enum QuadExportFormatOld {\n\tEXPORT_4P_32BPC_ABGR                             = 0x0,\n\tEXPORT_4P_16BPC_ABGR                             = 0x1,\n\tEXPORT_4P_32BPC_GR                               = 0x2,\n\tEXPORT_4P_32BPC_AR                               = 0x3,\n\tEXPORT_2P_32BPC_ABGR                             = 0x4,\n\tEXPORT_8P_32BPC_R                                = 0x5,\n} QuadExportFormatOld;\ntypedef enum ColorFormat {\n\tCOLOR_INVALID                                    = 0x0,\n\tCOLOR_8                                          = 0x1,\n\tCOLOR_16                                         = 0x2,\n\tCOLOR_8_8                                        = 0x3,\n\tCOLOR_32                                         = 0x4,\n\tCOLOR_16_16                                      = 0x5,\n\tCOLOR_10_11_11                                   = 0x6,\n\tCOLOR_11_11_10                                   = 0x7,\n\tCOLOR_10_10_10_2                                 = 0x8,\n\tCOLOR_2_10_10_10                                 = 0x9,\n\tCOLOR_8_8_8_8                                    = 0xa,\n\tCOLOR_32_32                                      = 0xb,\n\tCOLOR_16_16_16_16                                = 0xc,\n\tCOLOR_RESERVED_13                                = 0xd,\n\tCOLOR_32_32_32_32                                = 0xe,\n\tCOLOR_RESERVED_15                                = 0xf,\n\tCOLOR_5_6_5                                      = 0x10,\n\tCOLOR_1_5_5_5                                    = 0x11,\n\tCOLOR_5_5_5_1                                    = 0x12,\n\tCOLOR_4_4_4_4                                    = 0x13,\n\tCOLOR_8_24                                       = 0x14,\n\tCOLOR_24_8                                       = 0x15,\n\tCOLOR_X24_8_32_FLOAT                             = 0x16,\n\tCOLOR_RESERVED_23                                = 0x17,\n} ColorFormat;\ntypedef enum SurfaceFormat {\n\tFMT_INVALID                                      = 0x0,\n\tFMT_8                                            = 0x1,\n\tFMT_16                                           = 0x2,\n\tFMT_8_8                                          = 0x3,\n\tFMT_32                                           = 0x4,\n\tFMT_16_16                                        = 0x5,\n\tFMT_10_11_11                                     = 0x6,\n\tFMT_11_11_10                                     = 0x7,\n\tFMT_10_10_10_2                                   = 0x8,\n\tFMT_2_10_10_10                                   = 0x9,\n\tFMT_8_8_8_8                                      = 0xa,\n\tFMT_32_32                                        = 0xb,\n\tFMT_16_16_16_16                                  = 0xc,\n\tFMT_32_32_32                                     = 0xd,\n\tFMT_32_32_32_32                                  = 0xe,\n\tFMT_RESERVED_4                                   = 0xf,\n\tFMT_5_6_5                                        = 0x10,\n\tFMT_1_5_5_5                                      = 0x11,\n\tFMT_5_5_5_1                                      = 0x12,\n\tFMT_4_4_4_4                                      = 0x13,\n\tFMT_8_24                                         = 0x14,\n\tFMT_24_8                                         = 0x15,\n\tFMT_X24_8_32_FLOAT                               = 0x16,\n\tFMT_RESERVED_33                                  = 0x17,\n\tFMT_11_11_10_FLOAT                               = 0x18,\n\tFMT_16_FLOAT                                     = 0x19,\n\tFMT_32_FLOAT                                     = 0x1a,\n\tFMT_16_16_FLOAT                                  = 0x1b,\n\tFMT_8_24_FLOAT                                   = 0x1c,\n\tFMT_24_8_FLOAT                                   = 0x1d,\n\tFMT_32_32_FLOAT                                  = 0x1e,\n\tFMT_10_11_11_FLOAT                               = 0x1f,\n\tFMT_16_16_16_16_FLOAT                            = 0x20,\n\tFMT_3_3_2                                        = 0x21,\n\tFMT_6_5_5                                        = 0x22,\n\tFMT_32_32_32_32_FLOAT                            = 0x23,\n\tFMT_RESERVED_36                                  = 0x24,\n\tFMT_1                                            = 0x25,\n\tFMT_1_REVERSED                                   = 0x26,\n\tFMT_GB_GR                                        = 0x27,\n\tFMT_BG_RG                                        = 0x28,\n\tFMT_32_AS_8                                      = 0x29,\n\tFMT_32_AS_8_8                                    = 0x2a,\n\tFMT_5_9_9_9_SHAREDEXP                            = 0x2b,\n\tFMT_8_8_8                                        = 0x2c,\n\tFMT_16_16_16                                     = 0x2d,\n\tFMT_16_16_16_FLOAT                               = 0x2e,\n\tFMT_4_4                                          = 0x2f,\n\tFMT_32_32_32_FLOAT                               = 0x30,\n\tFMT_BC1                                          = 0x31,\n\tFMT_BC2                                          = 0x32,\n\tFMT_BC3                                          = 0x33,\n\tFMT_BC4                                          = 0x34,\n\tFMT_BC5                                          = 0x35,\n\tFMT_BC6                                          = 0x36,\n\tFMT_BC7                                          = 0x37,\n\tFMT_32_AS_32_32_32_32                            = 0x38,\n\tFMT_APC3                                         = 0x39,\n\tFMT_APC4                                         = 0x3a,\n\tFMT_APC5                                         = 0x3b,\n\tFMT_APC6                                         = 0x3c,\n\tFMT_APC7                                         = 0x3d,\n\tFMT_CTX1                                         = 0x3e,\n\tFMT_RESERVED_63                                  = 0x3f,\n} SurfaceFormat;\ntypedef enum BUF_DATA_FORMAT {\n\tBUF_DATA_FORMAT_INVALID                          = 0x0,\n\tBUF_DATA_FORMAT_8                                = 0x1,\n\tBUF_DATA_FORMAT_16                               = 0x2,\n\tBUF_DATA_FORMAT_8_8                              = 0x3,\n\tBUF_DATA_FORMAT_32                               = 0x4,\n\tBUF_DATA_FORMAT_16_16                            = 0x5,\n\tBUF_DATA_FORMAT_10_11_11                         = 0x6,\n\tBUF_DATA_FORMAT_11_11_10                         = 0x7,\n\tBUF_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tBUF_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tBUF_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tBUF_DATA_FORMAT_32_32                            = 0xb,\n\tBUF_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tBUF_DATA_FORMAT_32_32_32                         = 0xd,\n\tBUF_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tBUF_DATA_FORMAT_RESERVED_15                      = 0xf,\n} BUF_DATA_FORMAT;\ntypedef enum IMG_DATA_FORMAT {\n\tIMG_DATA_FORMAT_INVALID                          = 0x0,\n\tIMG_DATA_FORMAT_8                                = 0x1,\n\tIMG_DATA_FORMAT_16                               = 0x2,\n\tIMG_DATA_FORMAT_8_8                              = 0x3,\n\tIMG_DATA_FORMAT_32                               = 0x4,\n\tIMG_DATA_FORMAT_16_16                            = 0x5,\n\tIMG_DATA_FORMAT_10_11_11                         = 0x6,\n\tIMG_DATA_FORMAT_11_11_10                         = 0x7,\n\tIMG_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tIMG_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tIMG_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tIMG_DATA_FORMAT_32_32                            = 0xb,\n\tIMG_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tIMG_DATA_FORMAT_32_32_32                         = 0xd,\n\tIMG_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tIMG_DATA_FORMAT_RESERVED_15                      = 0xf,\n\tIMG_DATA_FORMAT_5_6_5                            = 0x10,\n\tIMG_DATA_FORMAT_1_5_5_5                          = 0x11,\n\tIMG_DATA_FORMAT_5_5_5_1                          = 0x12,\n\tIMG_DATA_FORMAT_4_4_4_4                          = 0x13,\n\tIMG_DATA_FORMAT_8_24                             = 0x14,\n\tIMG_DATA_FORMAT_24_8                             = 0x15,\n\tIMG_DATA_FORMAT_X24_8_32                         = 0x16,\n\tIMG_DATA_FORMAT_RESERVED_23                      = 0x17,\n\tIMG_DATA_FORMAT_RESERVED_24                      = 0x18,\n\tIMG_DATA_FORMAT_RESERVED_25                      = 0x19,\n\tIMG_DATA_FORMAT_RESERVED_26                      = 0x1a,\n\tIMG_DATA_FORMAT_RESERVED_27                      = 0x1b,\n\tIMG_DATA_FORMAT_RESERVED_28                      = 0x1c,\n\tIMG_DATA_FORMAT_RESERVED_29                      = 0x1d,\n\tIMG_DATA_FORMAT_RESERVED_30                      = 0x1e,\n\tIMG_DATA_FORMAT_RESERVED_31                      = 0x1f,\n\tIMG_DATA_FORMAT_GB_GR                            = 0x20,\n\tIMG_DATA_FORMAT_BG_RG                            = 0x21,\n\tIMG_DATA_FORMAT_5_9_9_9                          = 0x22,\n\tIMG_DATA_FORMAT_BC1                              = 0x23,\n\tIMG_DATA_FORMAT_BC2                              = 0x24,\n\tIMG_DATA_FORMAT_BC3                              = 0x25,\n\tIMG_DATA_FORMAT_BC4                              = 0x26,\n\tIMG_DATA_FORMAT_BC5                              = 0x27,\n\tIMG_DATA_FORMAT_BC6                              = 0x28,\n\tIMG_DATA_FORMAT_BC7                              = 0x29,\n\tIMG_DATA_FORMAT_RESERVED_42                      = 0x2a,\n\tIMG_DATA_FORMAT_RESERVED_43                      = 0x2b,\n\tIMG_DATA_FORMAT_FMASK8_S2_F1                     = 0x2c,\n\tIMG_DATA_FORMAT_FMASK8_S4_F1                     = 0x2d,\n\tIMG_DATA_FORMAT_FMASK8_S8_F1                     = 0x2e,\n\tIMG_DATA_FORMAT_FMASK8_S2_F2                     = 0x2f,\n\tIMG_DATA_FORMAT_FMASK8_S4_F2                     = 0x30,\n\tIMG_DATA_FORMAT_FMASK8_S4_F4                     = 0x31,\n\tIMG_DATA_FORMAT_FMASK16_S16_F1                   = 0x32,\n\tIMG_DATA_FORMAT_FMASK16_S8_F2                    = 0x33,\n\tIMG_DATA_FORMAT_FMASK32_S16_F2                   = 0x34,\n\tIMG_DATA_FORMAT_FMASK32_S8_F4                    = 0x35,\n\tIMG_DATA_FORMAT_FMASK32_S8_F8                    = 0x36,\n\tIMG_DATA_FORMAT_FMASK64_S16_F4                   = 0x37,\n\tIMG_DATA_FORMAT_FMASK64_S16_F8                   = 0x38,\n\tIMG_DATA_FORMAT_4_4                              = 0x39,\n\tIMG_DATA_FORMAT_6_5_5                            = 0x3a,\n\tIMG_DATA_FORMAT_1                                = 0x3b,\n\tIMG_DATA_FORMAT_1_REVERSED                       = 0x3c,\n\tIMG_DATA_FORMAT_32_AS_8                          = 0x3d,\n\tIMG_DATA_FORMAT_32_AS_8_8                        = 0x3e,\n\tIMG_DATA_FORMAT_32_AS_32_32_32_32                = 0x3f,\n} IMG_DATA_FORMAT;\ntypedef enum BUF_NUM_FORMAT {\n\tBUF_NUM_FORMAT_UNORM                             = 0x0,\n\tBUF_NUM_FORMAT_SNORM                             = 0x1,\n\tBUF_NUM_FORMAT_USCALED                           = 0x2,\n\tBUF_NUM_FORMAT_SSCALED                           = 0x3,\n\tBUF_NUM_FORMAT_UINT                              = 0x4,\n\tBUF_NUM_FORMAT_SINT                              = 0x5,\n\tBUF_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tBUF_NUM_FORMAT_FLOAT                             = 0x7,\n} BUF_NUM_FORMAT;\ntypedef enum IMG_NUM_FORMAT {\n\tIMG_NUM_FORMAT_UNORM                             = 0x0,\n\tIMG_NUM_FORMAT_SNORM                             = 0x1,\n\tIMG_NUM_FORMAT_USCALED                           = 0x2,\n\tIMG_NUM_FORMAT_SSCALED                           = 0x3,\n\tIMG_NUM_FORMAT_UINT                              = 0x4,\n\tIMG_NUM_FORMAT_SINT                              = 0x5,\n\tIMG_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tIMG_NUM_FORMAT_FLOAT                             = 0x7,\n\tIMG_NUM_FORMAT_RESERVED_8                        = 0x8,\n\tIMG_NUM_FORMAT_SRGB                              = 0x9,\n\tIMG_NUM_FORMAT_RESERVED_10                       = 0xa,\n\tIMG_NUM_FORMAT_RESERVED_11                       = 0xb,\n\tIMG_NUM_FORMAT_RESERVED_12                       = 0xc,\n\tIMG_NUM_FORMAT_RESERVED_13                       = 0xd,\n\tIMG_NUM_FORMAT_RESERVED_14                       = 0xe,\n\tIMG_NUM_FORMAT_RESERVED_15                       = 0xf,\n} IMG_NUM_FORMAT;\ntypedef enum TileType {\n\tARRAY_COLOR_TILE                                 = 0x0,\n\tARRAY_DEPTH_TILE                                 = 0x1,\n} TileType;\ntypedef enum NonDispTilingOrder {\n\tADDR_SURF_MICRO_TILING_DISPLAY                   = 0x0,\n\tADDR_SURF_MICRO_TILING_NON_DISPLAY               = 0x1,\n} NonDispTilingOrder;\ntypedef enum MicroTileMode {\n\tADDR_SURF_DISPLAY_MICRO_TILING                   = 0x0,\n\tADDR_SURF_THIN_MICRO_TILING                      = 0x1,\n\tADDR_SURF_DEPTH_MICRO_TILING                     = 0x2,\n\tADDR_SURF_ROTATED_MICRO_TILING                   = 0x3,\n\tADDR_SURF_THICK_MICRO_TILING                     = 0x4,\n} MicroTileMode;\ntypedef enum TileSplit {\n\tADDR_SURF_TILE_SPLIT_64B                         = 0x0,\n\tADDR_SURF_TILE_SPLIT_128B                        = 0x1,\n\tADDR_SURF_TILE_SPLIT_256B                        = 0x2,\n\tADDR_SURF_TILE_SPLIT_512B                        = 0x3,\n\tADDR_SURF_TILE_SPLIT_1KB                         = 0x4,\n\tADDR_SURF_TILE_SPLIT_2KB                         = 0x5,\n\tADDR_SURF_TILE_SPLIT_4KB                         = 0x6,\n} TileSplit;\ntypedef enum SampleSplit {\n\tADDR_SURF_SAMPLE_SPLIT_1                         = 0x0,\n\tADDR_SURF_SAMPLE_SPLIT_2                         = 0x1,\n\tADDR_SURF_SAMPLE_SPLIT_4                         = 0x2,\n\tADDR_SURF_SAMPLE_SPLIT_8                         = 0x3,\n} SampleSplit;\ntypedef enum PipeConfig {\n\tADDR_SURF_P2                                     = 0x0,\n\tADDR_SURF_P2_RESERVED0                           = 0x1,\n\tADDR_SURF_P2_RESERVED1                           = 0x2,\n\tADDR_SURF_P2_RESERVED2                           = 0x3,\n\tADDR_SURF_P4_8x16                                = 0x4,\n\tADDR_SURF_P4_16x16                               = 0x5,\n\tADDR_SURF_P4_16x32                               = 0x6,\n\tADDR_SURF_P4_32x32                               = 0x7,\n\tADDR_SURF_P8_16x16_8x16                          = 0x8,\n\tADDR_SURF_P8_16x32_8x16                          = 0x9,\n\tADDR_SURF_P8_32x32_8x16                          = 0xa,\n\tADDR_SURF_P8_16x32_16x16                         = 0xb,\n\tADDR_SURF_P8_32x32_16x16                         = 0xc,\n\tADDR_SURF_P8_32x32_16x32                         = 0xd,\n\tADDR_SURF_P8_32x64_32x32                         = 0xe,\n\tADDR_SURF_P8_RESERVED0                           = 0xf,\n\tADDR_SURF_P16_32x32_8x16                         = 0x10,\n\tADDR_SURF_P16_32x32_16x16                        = 0x11,\n} PipeConfig;\ntypedef enum NumBanks {\n\tADDR_SURF_2_BANK                                 = 0x0,\n\tADDR_SURF_4_BANK                                 = 0x1,\n\tADDR_SURF_8_BANK                                 = 0x2,\n\tADDR_SURF_16_BANK                                = 0x3,\n} NumBanks;\ntypedef enum BankWidth {\n\tADDR_SURF_BANK_WIDTH_1                           = 0x0,\n\tADDR_SURF_BANK_WIDTH_2                           = 0x1,\n\tADDR_SURF_BANK_WIDTH_4                           = 0x2,\n\tADDR_SURF_BANK_WIDTH_8                           = 0x3,\n} BankWidth;\ntypedef enum BankHeight {\n\tADDR_SURF_BANK_HEIGHT_1                          = 0x0,\n\tADDR_SURF_BANK_HEIGHT_2                          = 0x1,\n\tADDR_SURF_BANK_HEIGHT_4                          = 0x2,\n\tADDR_SURF_BANK_HEIGHT_8                          = 0x3,\n} BankHeight;\ntypedef enum BankWidthHeight {\n\tADDR_SURF_BANK_WH_1                              = 0x0,\n\tADDR_SURF_BANK_WH_2                              = 0x1,\n\tADDR_SURF_BANK_WH_4                              = 0x2,\n\tADDR_SURF_BANK_WH_8                              = 0x3,\n} BankWidthHeight;\ntypedef enum MacroTileAspect {\n\tADDR_SURF_MACRO_ASPECT_1                         = 0x0,\n\tADDR_SURF_MACRO_ASPECT_2                         = 0x1,\n\tADDR_SURF_MACRO_ASPECT_4                         = 0x2,\n\tADDR_SURF_MACRO_ASPECT_8                         = 0x3,\n} MacroTileAspect;\ntypedef enum GATCL1RequestType {\n\tGATCL1_TYPE_NORMAL                               = 0x0,\n\tGATCL1_TYPE_SHOOTDOWN                            = 0x1,\n\tGATCL1_TYPE_BYPASS                               = 0x2,\n} GATCL1RequestType;\ntypedef enum TCC_CACHE_POLICIES {\n\tTCC_CACHE_POLICY_LRU                             = 0x0,\n\tTCC_CACHE_POLICY_STREAM                          = 0x1,\n} TCC_CACHE_POLICIES;\ntypedef enum MTYPE {\n\tMTYPE_NC_NV                                      = 0x0,\n\tMTYPE_NC                                         = 0x1,\n\tMTYPE_CC                                         = 0x2,\n\tMTYPE_UC                                         = 0x3,\n} MTYPE;\ntypedef enum PERFMON_COUNTER_MODE {\n\tPERFMON_COUNTER_MODE_ACCUM                       = 0x0,\n\tPERFMON_COUNTER_MODE_ACTIVE_CYCLES               = 0x1,\n\tPERFMON_COUNTER_MODE_MAX                         = 0x2,\n\tPERFMON_COUNTER_MODE_DIRTY                       = 0x3,\n\tPERFMON_COUNTER_MODE_SAMPLE                      = 0x4,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT    = 0x5,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT     = 0x6,\n\tPERFMON_COUNTER_MODE_CYCLES_GE_HI                = 0x7,\n\tPERFMON_COUNTER_MODE_CYCLES_EQ_HI                = 0x8,\n\tPERFMON_COUNTER_MODE_INACTIVE_CYCLES             = 0x9,\n\tPERFMON_COUNTER_MODE_RESERVED                    = 0xf,\n} PERFMON_COUNTER_MODE;\ntypedef enum PERFMON_SPM_MODE {\n\tPERFMON_SPM_MODE_OFF                             = 0x0,\n\tPERFMON_SPM_MODE_16BIT_CLAMP                     = 0x1,\n\tPERFMON_SPM_MODE_16BIT_NO_CLAMP                  = 0x2,\n\tPERFMON_SPM_MODE_32BIT_CLAMP                     = 0x3,\n\tPERFMON_SPM_MODE_32BIT_NO_CLAMP                  = 0x4,\n\tPERFMON_SPM_MODE_RESERVED_5                      = 0x5,\n\tPERFMON_SPM_MODE_RESERVED_6                      = 0x6,\n\tPERFMON_SPM_MODE_RESERVED_7                      = 0x7,\n\tPERFMON_SPM_MODE_TEST_MODE_0                     = 0x8,\n\tPERFMON_SPM_MODE_TEST_MODE_1                     = 0x9,\n\tPERFMON_SPM_MODE_TEST_MODE_2                     = 0xa,\n} PERFMON_SPM_MODE;\ntypedef enum SurfaceTiling {\n\tARRAY_LINEAR                                     = 0x0,\n\tARRAY_TILED                                      = 0x1,\n} SurfaceTiling;\ntypedef enum SurfaceArray {\n\tARRAY_1D                                         = 0x0,\n\tARRAY_2D                                         = 0x1,\n\tARRAY_3D                                         = 0x2,\n\tARRAY_3D_SLICE                                   = 0x3,\n} SurfaceArray;\ntypedef enum ColorArray {\n\tARRAY_2D_ALT_COLOR                               = 0x0,\n\tARRAY_2D_COLOR                                   = 0x1,\n\tARRAY_3D_SLICE_COLOR                             = 0x3,\n} ColorArray;\ntypedef enum DepthArray {\n\tARRAY_2D_ALT_DEPTH                               = 0x0,\n\tARRAY_2D_DEPTH                                   = 0x1,\n} DepthArray;\ntypedef enum ENUM_NUM_SIMD_PER_CU {\n\tNUM_SIMD_PER_CU                                  = 0x4,\n} ENUM_NUM_SIMD_PER_CU;\ntypedef enum MEM_PWR_FORCE_CTRL {\n\tNO_FORCE_REQUEST                                 = 0x0,\n\tFORCE_LIGHT_SLEEP_REQUEST                        = 0x1,\n\tFORCE_DEEP_SLEEP_REQUEST                         = 0x2,\n\tFORCE_SHUT_DOWN_REQUEST                          = 0x3,\n} MEM_PWR_FORCE_CTRL;\ntypedef enum MEM_PWR_FORCE_CTRL2 {\n\tNO_FORCE_REQ                                     = 0x0,\n\tFORCE_LIGHT_SLEEP_REQ                            = 0x1,\n} MEM_PWR_FORCE_CTRL2;\ntypedef enum MEM_PWR_DIS_CTRL {\n\tENABLE_MEM_PWR_CTRL                              = 0x0,\n\tDISABLE_MEM_PWR_CTRL                             = 0x1,\n} MEM_PWR_DIS_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL {\n\tDYNAMIC_SHUT_DOWN_ENABLE                         = 0x0,\n\tDYNAMIC_DEEP_SLEEP_ENABLE                        = 0x1,\n\tDYNAMIC_LIGHT_SLEEP_ENABLE                       = 0x2,\n} MEM_PWR_SEL_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL2 {\n\tDYNAMIC_DEEP_SLEEP_EN                            = 0x0,\n\tDYNAMIC_LIGHT_SLEEP_EN                           = 0x1,\n} MEM_PWR_SEL_CTRL2;\ntypedef enum HPD_INT_CONTROL_ACK {\n\tHPD_INT_CONTROL_ACK_0                            = 0x0,\n\tHPD_INT_CONTROL_ACK_1                            = 0x1,\n} HPD_INT_CONTROL_ACK;\ntypedef enum HPD_INT_CONTROL_POLARITY {\n\tHPD_INT_CONTROL_GEN_INT_ON_DISCON                = 0x0,\n\tHPD_INT_CONTROL_GEN_INT_ON_CON                   = 0x1,\n} HPD_INT_CONTROL_POLARITY;\ntypedef enum HPD_INT_CONTROL_RX_INT_ACK {\n\tHPD_INT_CONTROL_RX_INT_ACK_0                     = 0x0,\n\tHPD_INT_CONTROL_RX_INT_ACK_1                     = 0x1,\n} HPD_INT_CONTROL_RX_INT_ACK;\ntypedef enum DPDBG_EN {\n\tDPDBG_DISABLE                                    = 0x0,\n\tDPDBG_ENABLE                                     = 0x1,\n} DPDBG_EN;\ntypedef enum DPDBG_INPUT_EN {\n\tDPDBG_INPUT_DISABLE                              = 0x0,\n\tDPDBG_INPUT_ENABLE                               = 0x1,\n} DPDBG_INPUT_EN;\ntypedef enum DPDBG_ERROR_DETECTION_MODE {\n\tDPDBG_ERROR_DETECTION_MODE_CSC                   = 0x0,\n\tDPDBG_ERROR_DETECTION_MODE_RS_ENCODING           = 0x1,\n} DPDBG_ERROR_DETECTION_MODE;\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_MASK {\n\tDPDBG_FIFO_OVERFLOW_INT_DISABLE                  = 0x0,\n\tDPDBG_FIFO_OVERFLOW_INT_ENABLE                   = 0x1,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_MASK;\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE {\n\tDPDBG_FIFO_OVERFLOW_INT_LEVEL_BASED              = 0x0,\n\tDPDBG_FIFO_OVERFLOW_INT_PULSE_BASED              = 0x1,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_TYPE;\ntypedef enum DPDBG_FIFO_OVERFLOW_INTERRUPT_ACK {\n\tDPDBG_FIFO_OVERFLOW_INT_NO_ACK                   = 0x0,\n\tDPDBG_FIFO_OVERFLOW_INT_CLEAR                    = 0x1,\n} DPDBG_FIFO_OVERFLOW_INTERRUPT_ACK;\ntypedef enum PM_ASSERT_RESET {\n\tPM_ASSERT_RESET_0                                = 0x0,\n\tPM_ASSERT_RESET_1                                = 0x1,\n} PM_ASSERT_RESET;\ntypedef enum DAC_MUX_SELECT {\n\tDAC_MUX_SELECT_DACA                              = 0x0,\n\tDAC_MUX_SELECT_DACB                              = 0x1,\n} DAC_MUX_SELECT;\ntypedef enum TMDS_DVO_MUX_SELECT {\n\tTMDS_DVO_MUX_SELECT_B                            = 0x0,\n\tTMDS_DVO_MUX_SELECT_G                            = 0x1,\n\tTMDS_DVO_MUX_SELECT_R                            = 0x2,\n\tTMDS_DVO_MUX_SELECT_RESERVED                     = 0x3,\n} TMDS_DVO_MUX_SELECT;\ntypedef enum DACA_SOFT_RESET {\n\tDACA_SOFT_RESET_0                                = 0x0,\n\tDACA_SOFT_RESET_1                                = 0x1,\n} DACA_SOFT_RESET;\ntypedef enum I2S0_SPDIF0_SOFT_RESET {\n\tI2S0_SPDIF0_SOFT_RESET_0                         = 0x0,\n\tI2S0_SPDIF0_SOFT_RESET_1                         = 0x1,\n} I2S0_SPDIF0_SOFT_RESET;\ntypedef enum I2S1_SOFT_RESET {\n\tI2S1_SOFT_RESET_0                                = 0x0,\n\tI2S1_SOFT_RESET_1                                = 0x1,\n} I2S1_SOFT_RESET;\ntypedef enum SPDIF1_SOFT_RESET {\n\tSPDIF1_SOFT_RESET_0                              = 0x0,\n\tSPDIF1_SOFT_RESET_1                              = 0x1,\n} SPDIF1_SOFT_RESET;\ntypedef enum DB_CLK_SOFT_RESET {\n\tDB_CLK_SOFT_RESET_0                              = 0x0,\n\tDB_CLK_SOFT_RESET_1                              = 0x1,\n} DB_CLK_SOFT_RESET;\ntypedef enum FMT0_SOFT_RESET {\n\tFMT0_SOFT_RESET_0                                = 0x0,\n\tFMT0_SOFT_RESET_1                                = 0x1,\n} FMT0_SOFT_RESET;\ntypedef enum FMT1_SOFT_RESET {\n\tFMT1_SOFT_RESET_0                                = 0x0,\n\tFMT1_SOFT_RESET_1                                = 0x1,\n} FMT1_SOFT_RESET;\ntypedef enum FMT2_SOFT_RESET {\n\tFMT2_SOFT_RESET_0                                = 0x0,\n\tFMT2_SOFT_RESET_1                                = 0x1,\n} FMT2_SOFT_RESET;\ntypedef enum FMT3_SOFT_RESET {\n\tFMT3_SOFT_RESET_0                                = 0x0,\n\tFMT3_SOFT_RESET_1                                = 0x1,\n} FMT3_SOFT_RESET;\ntypedef enum FMT4_SOFT_RESET {\n\tFMT4_SOFT_RESET_0                                = 0x0,\n\tFMT4_SOFT_RESET_1                                = 0x1,\n} FMT4_SOFT_RESET;\ntypedef enum FMT5_SOFT_RESET {\n\tFMT5_SOFT_RESET_0                                = 0x0,\n\tFMT5_SOFT_RESET_1                                = 0x1,\n} FMT5_SOFT_RESET;\ntypedef enum MVP_SOFT_RESET {\n\tMVP_SOFT_RESET_0                                 = 0x0,\n\tMVP_SOFT_RESET_1                                 = 0x1,\n} MVP_SOFT_RESET;\ntypedef enum ABM_SOFT_RESET {\n\tABM_SOFT_RESET_0                                 = 0x0,\n\tABM_SOFT_RESET_1                                 = 0x1,\n} ABM_SOFT_RESET;\ntypedef enum DVO_SOFT_RESET {\n\tDVO_SOFT_RESET_0                                 = 0x0,\n\tDVO_SOFT_RESET_1                                 = 0x1,\n} DVO_SOFT_RESET;\ntypedef enum DIGA_FE_SOFT_RESET {\n\tDIGA_FE_SOFT_RESET_0                             = 0x0,\n\tDIGA_FE_SOFT_RESET_1                             = 0x1,\n} DIGA_FE_SOFT_RESET;\ntypedef enum DIGA_BE_SOFT_RESET {\n\tDIGA_BE_SOFT_RESET_0                             = 0x0,\n\tDIGA_BE_SOFT_RESET_1                             = 0x1,\n} DIGA_BE_SOFT_RESET;\ntypedef enum DIGB_FE_SOFT_RESET {\n\tDIGB_FE_SOFT_RESET_0                             = 0x0,\n\tDIGB_FE_SOFT_RESET_1                             = 0x1,\n} DIGB_FE_SOFT_RESET;\ntypedef enum DIGB_BE_SOFT_RESET {\n\tDIGB_BE_SOFT_RESET_0                             = 0x0,\n\tDIGB_BE_SOFT_RESET_1                             = 0x1,\n} DIGB_BE_SOFT_RESET;\ntypedef enum DIGC_FE_SOFT_RESET {\n\tDIGC_FE_SOFT_RESET_0                             = 0x0,\n\tDIGC_FE_SOFT_RESET_1                             = 0x1,\n} DIGC_FE_SOFT_RESET;\ntypedef enum DIGC_BE_SOFT_RESET {\n\tDIGC_BE_SOFT_RESET_0                             = 0x0,\n\tDIGC_BE_SOFT_RESET_1                             = 0x1,\n} DIGC_BE_SOFT_RESET;\ntypedef enum DIGD_FE_SOFT_RESET {\n\tDIGD_FE_SOFT_RESET_0                             = 0x0,\n\tDIGD_FE_SOFT_RESET_1                             = 0x1,\n} DIGD_FE_SOFT_RESET;\ntypedef enum DIGD_BE_SOFT_RESET {\n\tDIGD_BE_SOFT_RESET_0                             = 0x0,\n\tDIGD_BE_SOFT_RESET_1                             = 0x1,\n} DIGD_BE_SOFT_RESET;\ntypedef enum DIGE_FE_SOFT_RESET {\n\tDIGE_FE_SOFT_RESET_0                             = 0x0,\n\tDIGE_FE_SOFT_RESET_1                             = 0x1,\n} DIGE_FE_SOFT_RESET;\ntypedef enum DIGE_BE_SOFT_RESET {\n\tDIGE_BE_SOFT_RESET_0                             = 0x0,\n\tDIGE_BE_SOFT_RESET_1                             = 0x1,\n} DIGE_BE_SOFT_RESET;\ntypedef enum DIGF_FE_SOFT_RESET {\n\tDIGF_FE_SOFT_RESET_0                             = 0x0,\n\tDIGF_FE_SOFT_RESET_1                             = 0x1,\n} DIGF_FE_SOFT_RESET;\ntypedef enum DIGF_BE_SOFT_RESET {\n\tDIGF_BE_SOFT_RESET_0                             = 0x0,\n\tDIGF_BE_SOFT_RESET_1                             = 0x1,\n} DIGF_BE_SOFT_RESET;\ntypedef enum DIGG_FE_SOFT_RESET {\n\tDIGG_FE_SOFT_RESET_0                             = 0x0,\n\tDIGG_FE_SOFT_RESET_1                             = 0x1,\n} DIGG_FE_SOFT_RESET;\ntypedef enum DIGG_BE_SOFT_RESET {\n\tDIGG_BE_SOFT_RESET_0                             = 0x0,\n\tDIGG_BE_SOFT_RESET_1                             = 0x1,\n} DIGG_BE_SOFT_RESET;\ntypedef enum DPDBG_SOFT_RESET {\n\tDPDBG_SOFT_RESET_0                               = 0x0,\n\tDPDBG_SOFT_RESET_1                               = 0x1,\n} DPDBG_SOFT_RESET;\ntypedef enum DIGLPA_FE_SOFT_RESET {\n\tDIGLPA_FE_SOFT_RESET_0                           = 0x0,\n\tDIGLPA_FE_SOFT_RESET_1                           = 0x1,\n} DIGLPA_FE_SOFT_RESET;\ntypedef enum DIGLPA_BE_SOFT_RESET {\n\tDIGLPA_BE_SOFT_RESET_0                           = 0x0,\n\tDIGLPA_BE_SOFT_RESET_1                           = 0x1,\n} DIGLPA_BE_SOFT_RESET;\ntypedef enum DIGLPB_FE_SOFT_RESET {\n\tDIGLPB_FE_SOFT_RESET_0                           = 0x0,\n\tDIGLPB_FE_SOFT_RESET_1                           = 0x1,\n} DIGLPB_FE_SOFT_RESET;\ntypedef enum DIGLPB_BE_SOFT_RESET {\n\tDIGLPB_BE_SOFT_RESET_0                           = 0x0,\n\tDIGLPB_BE_SOFT_RESET_1                           = 0x1,\n} DIGLPB_BE_SOFT_RESET;\ntypedef enum GENERICA_STEREOSYNC_SEL {\n\tGENERICA_STEREOSYNC_SEL_D1                       = 0x0,\n\tGENERICA_STEREOSYNC_SEL_D2                       = 0x1,\n\tGENERICA_STEREOSYNC_SEL_D3                       = 0x2,\n\tGENERICA_STEREOSYNC_SEL_D4                       = 0x3,\n\tGENERICA_STEREOSYNC_SEL_D5                       = 0x4,\n\tGENERICA_STEREOSYNC_SEL_D6                       = 0x5,\n\tGENERICA_STEREOSYNC_SEL_RESERVED                 = 0x6,\n} GENERICA_STEREOSYNC_SEL;\ntypedef enum GENERICB_STEREOSYNC_SEL {\n\tGENERICB_STEREOSYNC_SEL_D1                       = 0x0,\n\tGENERICB_STEREOSYNC_SEL_D2                       = 0x1,\n\tGENERICB_STEREOSYNC_SEL_D3                       = 0x2,\n\tGENERICB_STEREOSYNC_SEL_D4                       = 0x3,\n\tGENERICB_STEREOSYNC_SEL_D5                       = 0x4,\n\tGENERICB_STEREOSYNC_SEL_D6                       = 0x5,\n\tGENERICB_STEREOSYNC_SEL_RESERVED                 = 0x6,\n} GENERICB_STEREOSYNC_SEL;\ntypedef enum DCO_DBG_BLOCK_SEL {\n\tDCO_DBG_BLOCK_SEL_DCO                            = 0x0,\n\tDCO_DBG_BLOCK_SEL_ABM                            = 0x1,\n\tDCO_DBG_BLOCK_SEL_DVO                            = 0x2,\n\tDCO_DBG_BLOCK_SEL_DAC                            = 0x3,\n\tDCO_DBG_BLOCK_SEL_MVP                            = 0x4,\n\tDCO_DBG_BLOCK_SEL_FMT0                           = 0x5,\n\tDCO_DBG_BLOCK_SEL_FMT1                           = 0x6,\n\tDCO_DBG_BLOCK_SEL_FMT2                           = 0x7,\n\tDCO_DBG_BLOCK_SEL_FMT3                           = 0x8,\n\tDCO_DBG_BLOCK_SEL_FMT4                           = 0x9,\n\tDCO_DBG_BLOCK_SEL_FMT5                           = 0xa,\n\tDCO_DBG_BLOCK_SEL_DIGFE_A                        = 0xb,\n\tDCO_DBG_BLOCK_SEL_DIGFE_B                        = 0xc,\n\tDCO_DBG_BLOCK_SEL_DIGFE_C                        = 0xd,\n\tDCO_DBG_BLOCK_SEL_DIGFE_D                        = 0xe,\n\tDCO_DBG_BLOCK_SEL_DIGFE_E                        = 0xf,\n\tDCO_DBG_BLOCK_SEL_DIGFE_F                        = 0x10,\n\tDCO_DBG_BLOCK_SEL_DIGFE_G                        = 0x11,\n\tDCO_DBG_BLOCK_SEL_DIGA                           = 0x12,\n\tDCO_DBG_BLOCK_SEL_DIGB                           = 0x13,\n\tDCO_DBG_BLOCK_SEL_DIGC                           = 0x14,\n\tDCO_DBG_BLOCK_SEL_DIGD                           = 0x15,\n\tDCO_DBG_BLOCK_SEL_DIGE                           = 0x16,\n\tDCO_DBG_BLOCK_SEL_DIGF                           = 0x17,\n\tDCO_DBG_BLOCK_SEL_DIGG                           = 0x18,\n\tDCO_DBG_BLOCK_SEL_DPFE_A                         = 0x19,\n\tDCO_DBG_BLOCK_SEL_DPFE_B                         = 0x1a,\n\tDCO_DBG_BLOCK_SEL_DPFE_C                         = 0x1b,\n\tDCO_DBG_BLOCK_SEL_DPFE_D                         = 0x1c,\n\tDCO_DBG_BLOCK_SEL_DPFE_E                         = 0x1d,\n\tDCO_DBG_BLOCK_SEL_DPFE_F                         = 0x1e,\n\tDCO_DBG_BLOCK_SEL_DPFE_G                         = 0x1f,\n\tDCO_DBG_BLOCK_SEL_DPA                            = 0x20,\n\tDCO_DBG_BLOCK_SEL_DPB                            = 0x21,\n\tDCO_DBG_BLOCK_SEL_DPC                            = 0x22,\n\tDCO_DBG_BLOCK_SEL_DPD                            = 0x23,\n\tDCO_DBG_BLOCK_SEL_DPE                            = 0x24,\n\tDCO_DBG_BLOCK_SEL_DPF                            = 0x25,\n\tDCO_DBG_BLOCK_SEL_DPG                            = 0x26,\n\tDCO_DBG_BLOCK_SEL_AUX0                           = 0x27,\n\tDCO_DBG_BLOCK_SEL_AUX1                           = 0x28,\n\tDCO_DBG_BLOCK_SEL_AUX2                           = 0x29,\n\tDCO_DBG_BLOCK_SEL_AUX3                           = 0x2a,\n\tDCO_DBG_BLOCK_SEL_AUX4                           = 0x2b,\n\tDCO_DBG_BLOCK_SEL_AUX5                           = 0x2c,\n\tDCO_DBG_BLOCK_SEL_PERFMON_DCO                    = 0x2d,\n\tDCO_DBG_BLOCK_SEL_AUDIO_OUT                      = 0x2e,\n\tDCO_DBG_BLOCK_SEL_DIGLPFEA                       = 0x2f,\n\tDCO_DBG_BLOCK_SEL_DIGLPFEB                       = 0x30,\n\tDCO_DBG_BLOCK_SEL_DIGLPA                         = 0x31,\n\tDCO_DBG_BLOCK_SEL_DIGLPB                         = 0x32,\n\tDCO_DBG_BLOCK_SEL_DPLPFEA                        = 0x33,\n\tDCO_DBG_BLOCK_SEL_DPLPFEB                        = 0x34,\n\tDCO_DBG_BLOCK_SEL_DPLPA                          = 0x35,\n\tDCO_DBG_BLOCK_SEL_DPLPB                          = 0x36,\n} DCO_DBG_BLOCK_SEL;\ntypedef enum DCO_DBG_CLOCK_SEL {\n\tDCO_DBG_CLOCK_SEL_DISPCLK                        = 0x0,\n\tDCO_DBG_CLOCK_SEL_SCLK                           = 0x1,\n\tDCO_DBG_CLOCK_SEL_MVPCLK                         = 0x2,\n\tDCO_DBG_CLOCK_SEL_DVOCLK                         = 0x3,\n\tDCO_DBG_CLOCK_SEL_DACCLK                         = 0x4,\n\tDCO_DBG_CLOCK_SEL_REFCLK                         = 0x5,\n\tDCO_DBG_CLOCK_SEL_SYMCLKA                        = 0x6,\n\tDCO_DBG_CLOCK_SEL_SYMCLKB                        = 0x7,\n\tDCO_DBG_CLOCK_SEL_SYMCLKC                        = 0x8,\n\tDCO_DBG_CLOCK_SEL_SYMCLKD                        = 0x9,\n\tDCO_DBG_CLOCK_SEL_SYMCLKE                        = 0xa,\n\tDCO_DBG_CLOCK_SEL_SYMCLKF                        = 0xb,\n\tDCO_DBG_CLOCK_SEL_SYMCLKG                        = 0xc,\n\tDCO_DBG_CLOCK_SEL_RESERVED                       = 0xd,\n\tDCO_DBG_CLOCK_SEL_AM0CLK                         = 0xe,\n\tDCO_DBG_CLOCK_SEL_AM1CLK                         = 0xf,\n\tDCO_DBG_CLOCK_SEL_AM2CLK                         = 0x10,\n\tDCO_DBG_CLOCK_SEL_SYMCLKLPA                      = 0x11,\n\tDCO_DBG_CLOCK_SEL_SYMCLKLPB                      = 0x12,\n} DCO_DBG_CLOCK_SEL;\ntypedef enum DOUT_I2C_CONTROL_GO {\n\tDOUT_I2C_CONTROL_STOP_TRANSFER                   = 0x0,\n\tDOUT_I2C_CONTROL_START_TRANSFER                  = 0x1,\n} DOUT_I2C_CONTROL_GO;\ntypedef enum DOUT_I2C_CONTROL_SOFT_RESET {\n\tDOUT_I2C_CONTROL_NOT_RESET_I2C_CONTROLLER        = 0x0,\n\tDOUT_I2C_CONTROL_RESET_I2C_CONTROLLER            = 0x1,\n} DOUT_I2C_CONTROL_SOFT_RESET;\ntypedef enum DOUT_I2C_CONTROL_SEND_RESET {\n\tDOUT_I2C_CONTROL__NOT_SEND_RESET                 = 0x0,\n\tDOUT_I2C_CONTROL__SEND_RESET                     = 0x1,\n} DOUT_I2C_CONTROL_SEND_RESET;\ntypedef enum DOUT_I2C_CONTROL_SW_STATUS_RESET {\n\tDOUT_I2C_CONTROL_NOT_RESET_SW_STATUS             = 0x0,\n\tDOUT_I2C_CONTROL_RESET_SW_STATUS                 = 0x1,\n} DOUT_I2C_CONTROL_SW_STATUS_RESET;\ntypedef enum DOUT_I2C_CONTROL_DDC_SELECT {\n\tDOUT_I2C_CONTROL_SELECT_DDC1                     = 0x0,\n\tDOUT_I2C_CONTROL_SELECT_DDC2                     = 0x1,\n\tDOUT_I2C_CONTROL_SELECT_DDC3                     = 0x2,\n\tDOUT_I2C_CONTROL_SELECT_DDC4                     = 0x3,\n\tDOUT_I2C_CONTROL_SELECT_DDC5                     = 0x4,\n\tDOUT_I2C_CONTROL_SELECT_DDC6                     = 0x5,\n\tDOUT_I2C_CONTROL_SELECT_DDCVGA                   = 0x6,\n} DOUT_I2C_CONTROL_DDC_SELECT;\ntypedef enum DOUT_I2C_CONTROL_TRANSACTION_COUNT {\n\tDOUT_I2C_CONTROL_TRANS0                          = 0x0,\n\tDOUT_I2C_CONTROL_TRANS0_TRANS1                   = 0x1,\n\tDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2            = 0x2,\n\tDOUT_I2C_CONTROL_TRANS0_TRANS1_TRANS2_TRANS3     = 0x3,\n} DOUT_I2C_CONTROL_TRANSACTION_COUNT;\ntypedef enum DOUT_I2C_CONTROL_DBG_REF_SEL {\n\tDOUT_I2C_CONTROL_NORMAL_DEBUG                    = 0x0,\n\tDOUT_I2C_CONTROL_FAST_REFERENCE_DEBUG            = 0x1,\n} DOUT_I2C_CONTROL_DBG_REF_SEL;\ntypedef enum DOUT_I2C_ARBITRATION_SW_PRIORITY {\n\tDOUT_I2C_ARBITRATION_SW_PRIORITY_NORMAL          = 0x0,\n\tDOUT_I2C_ARBITRATION_SW_PRIORITY_HIGH            = 0x1,\n\tDOUT_I2C_ARBITRATION_SW_PRIORITY_0_RESERVED      = 0x2,\n\tDOUT_I2C_ARBITRATION_SW_PRIORITY_1_RESERVED      = 0x3,\n} DOUT_I2C_ARBITRATION_SW_PRIORITY;\ntypedef enum DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO {\n\tDOUT_I2C_ARBITRATION_SW_QUEUE_ENABLED            = 0x0,\n\tDOUT_I2C_ARBITRATION_SW_QUEUE_DISABLED           = 0x1,\n} DOUT_I2C_ARBITRATION_NO_QUEUED_SW_GO;\ntypedef enum DOUT_I2C_ARBITRATION_ABORT_XFER {\n\tDOUT_I2C_ARBITRATION_NOT_ABORT_CURRENT_TRANSFER  = 0x0,\n\tDOUT_I2C_ARBITRATION_ABORT_CURRENT_TRANSFER      = 0x1,\n} DOUT_I2C_ARBITRATION_ABORT_XFER;\ntypedef enum DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ {\n\tDOUT_I2C_ARBITRATION__NOT_USE_I2C_REG_REQ        = 0x0,\n\tDOUT_I2C_ARBITRATION__USE_I2C_REG_REQ            = 0x1,\n} DOUT_I2C_ARBITRATION_USE_I2C_REG_REQ;\ntypedef enum DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG {\n\tDOUT_I2C_ARBITRATION_DONE__NOT_USING_I2C_REG     = 0x0,\n\tDOUT_I2C_ARBITRATION_DONE__USING_I2C_REG         = 0x1,\n} DOUT_I2C_ARBITRATION_DONE_USING_I2C_REG;\ntypedef enum DOUT_I2C_ACK {\n\tDOUT_I2C_NO_ACK                                  = 0x0,\n\tDOUT_I2C_ACK_TO_CLEAN                            = 0x1,\n} DOUT_I2C_ACK;\ntypedef enum DOUT_I2C_DDC_SPEED_THRESHOLD {\n\tDOUT_I2C_DDC_SPEED_THRESHOLD_BIG_THAN_ZERO       = 0x0,\n\tDOUT_I2C_DDC_SPEED_THRESHOLD_QUATER_OF_TOTAL_SAMPLE= 0x1,\n\tDOUT_I2C_DDC_SPEED_THRESHOLD_HALF_OF_TOTAL_SAMPLE= 0x2,\n\tDOUT_I2C_DDC_SPEED_THRESHOLD_THREE_QUATERS_OF_TOTAL_SAMPLE= 0x3,\n} DOUT_I2C_DDC_SPEED_THRESHOLD;\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN {\n\tDOUT_I2C_DDC_SETUP_DATA_DRIVE_BY_EXTERNAL_RESISTOR= 0x0,\n\tDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SDA             = 0x1,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_EN;\ntypedef enum DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL {\n\tDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_10MCLKS        = 0x0,\n\tDOUT_I2C_DDC_SETUP_DATA_DRIVE_FOR_20MCLKS        = 0x1,\n} DOUT_I2C_DDC_SETUP_DATA_DRIVE_SEL;\ntypedef enum DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE {\n\tDOUT_I2C_DDC_SETUP_EDID_DETECT_CONNECT           = 0x0,\n\tDOUT_I2C_DDC_SETUP_EDID_DETECT_DISCONNECT        = 0x1,\n} DOUT_I2C_DDC_SETUP_EDID_DETECT_MODE;\ntypedef enum DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN {\n\tDOUT_I2C_DDC_SETUP_CLK_DRIVE_BY_EXTERNAL_RESISTOR= 0x0,\n\tDOUT_I2C_DDC_SETUP_I2C_PAD_DRIVE_SCL             = 0x1,\n} DOUT_I2C_DDC_SETUP_CLK_DRIVE_EN;\ntypedef enum DOUT_I2C_TRANSACTION_STOP_ON_NACK {\n\tDOUT_I2C_TRANSACTION_STOP_CURRENT_TRANS          = 0x0,\n\tDOUT_I2C_TRANSACTION_STOP_ALL_TRANS              = 0x1,\n} DOUT_I2C_TRANSACTION_STOP_ON_NACK;\ntypedef enum DOUT_I2C_DATA_INDEX_WRITE {\n\tDOUT_I2C_DATA__NOT_INDEX_WRITE                   = 0x0,\n\tDOUT_I2C_DATA__INDEX_WRITE                       = 0x1,\n} DOUT_I2C_DATA_INDEX_WRITE;\ntypedef enum DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET {\n\tDOUT_I2C_EDID_NOT_SEND_RESET_BEFORE_EDID_READ_TRACTION= 0x0,\n\tDOUT_I2C_EDID_SEND_RESET_BEFORE_EDID_READ_TRACTION= 0x1,\n} DOUT_I2C_EDID_DETECT_CTRL_SEND_RESET;\ntypedef enum DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE {\n\tDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__LEVEL      = 0x0,\n\tDOUT_I2C_READ_REQUEST_INTERRUPT_TYPE__PULSE      = 0x1,\n} DOUT_I2C_READ_REQUEST_INTERRUPT_TYPE;\ntypedef enum BLNDV_CONTROL_BLND_MODE {\n\tBLNDV_CONTROL_BLND_MODE_CURRENT_PIPE_ONLY        = 0x0,\n\tBLNDV_CONTROL_BLND_MODE_OTHER_PIPE_ONLY          = 0x1,\n\tBLNDV_CONTROL_BLND_MODE_ALPHA_BLENDING_MODE      = 0x2,\n\tBLNDV_CONTROL_BLND_MODE_OTHER_STEREO_TYPE        = 0x3,\n} BLNDV_CONTROL_BLND_MODE;\ntypedef enum BLNDV_CONTROL_BLND_STEREO_TYPE {\n\tBLNDV_CONTROL_BLND_STEREO_TYPE_NON_SINGLE_PIPE_STEREO= 0x0,\n\tBLNDV_CONTROL_BLND_STEREO_TYPE_SIDE_BY_SIDE_SINGLE_PIPE_STEREO= 0x1,\n\tBLNDV_CONTROL_BLND_STEREO_TYPE_TOP_BOTTOM_SINGLE_PIPE_STEREO= 0x2,\n\tBLNDV_CONTROL_BLND_STEREO_TYPE_UNUSED            = 0x3,\n} BLNDV_CONTROL_BLND_STEREO_TYPE;\ntypedef enum BLNDV_CONTROL_BLND_STEREO_POLARITY {\n\tBLNDV_CONTROL_BLND_STEREO_POLARITY_LOW           = 0x0,\n\tBLNDV_CONTROL_BLND_STEREO_POLARITY_HIGH          = 0x1,\n} BLNDV_CONTROL_BLND_STEREO_POLARITY;\ntypedef enum BLNDV_CONTROL_BLND_FEEDTHROUGH_EN {\n\tBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_FALSE          = 0x0,\n\tBLNDV_CONTROL_BLND_FEEDTHROUGH_EN_TRUE           = 0x1,\n} BLNDV_CONTROL_BLND_FEEDTHROUGH_EN;\ntypedef enum BLNDV_CONTROL_BLND_ALPHA_MODE {\n\tBLNDV_CONTROL_BLND_ALPHA_MODE_CURRENT_PIXEL_ALPHA= 0x0,\n\tBLNDV_CONTROL_BLND_ALPHA_MODE_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN= 0x1,\n\tBLNDV_CONTROL_BLND_ALPHA_MODE_GLOBAL_ALPHA_ONLY  = 0x2,\n\tBLNDV_CONTROL_BLND_ALPHA_MODE_UNUSED             = 0x3,\n} BLNDV_CONTROL_BLND_ALPHA_MODE;\ntypedef enum BLNDV_CONTROL_BLND_MULTIPLIED_MODE {\n\tBLNDV_CONTROL_BLND_MULTIPLIED_MODE_FALSE         = 0x0,\n\tBLNDV_CONTROL_BLND_MULTIPLIED_MODE_TRUE          = 0x1,\n} BLNDV_CONTROL_BLND_MULTIPLIED_MODE;\ntypedef enum BLNDV_SM_CONTROL2_SM_MODE {\n\tBLNDV_SM_CONTROL2_SM_MODE_SINGLE_PLANE           = 0x0,\n\tBLNDV_SM_CONTROL2_SM_MODE_ROW_SUBSAMPLING        = 0x2,\n\tBLNDV_SM_CONTROL2_SM_MODE_COLUMN_SUBSAMPLING     = 0x4,\n\tBLNDV_SM_CONTROL2_SM_MODE_CHECKERBOARD_SUBSAMPLING= 0x6,\n} BLNDV_SM_CONTROL2_SM_MODE;\ntypedef enum BLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE {\n\tBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_FALSE       = 0x0,\n\tBLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE_TRUE        = 0x1,\n} BLNDV_SM_CONTROL2_SM_FRAME_ALTERNATE;\ntypedef enum BLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE {\n\tBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_FALSE       = 0x0,\n\tBLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE_TRUE        = 0x1,\n} BLNDV_SM_CONTROL2_SM_FIELD_ALTERNATE;\ntypedef enum BLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL {\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_NO_FORCE= 0x0,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_RESERVED= 0x1,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_LOW= 0x2,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL_FORCE_HIGH= 0x3,\n} BLNDV_SM_CONTROL2_SM_FORCE_NEXT_FRAME_POL;\ntypedef enum BLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL {\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_NO_FORCE = 0x0,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_RESERVED = 0x1,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_LOW= 0x2,\n\tBLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL_FORCE_HIGH= 0x3,\n} BLNDV_SM_CONTROL2_SM_FORCE_NEXT_TOP_POL;\ntypedef enum BLNDV_CONTROL2_PTI_ENABLE {\n\tBLNDV_CONTROL2_PTI_ENABLE_FALSE                  = 0x0,\n\tBLNDV_CONTROL2_PTI_ENABLE_TRUE                   = 0x1,\n} BLNDV_CONTROL2_PTI_ENABLE;\ntypedef enum BLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN {\n\tBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_FALSE     = 0x0,\n\tBLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN_TRUE      = 0x1,\n} BLNDV_CONTROL2_BLND_SUPERAA_DEGAMMA_EN;\ntypedef enum BLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN {\n\tBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_FALSE     = 0x0,\n\tBLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN_TRUE      = 0x1,\n} BLNDV_CONTROL2_BLND_SUPERAA_REGAMMA_EN;\ntypedef enum BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK {\n\tBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_FALSE= 0x0,\n\tBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK_TRUE= 0x1,\n} BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_ACK;\ntypedef enum BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK {\n\tBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_FALSE= 0x0,\n\tBLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK_TRUE= 0x1,\n} BLNDV_UNDERFLOW_INTERRUPT_BLND_UNDERFLOW_INT_MASK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK_TRUE= 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_TRUE= 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_GRPH_SURF_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK_TRUE= 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK_TRUE= 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_DCP_CUR2_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_FALSE = 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK_TRUE  = 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_SCL_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK {\n\tBLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK_TRUE = 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_BLND_V_UPDATE_LOCK;\ntypedef enum BLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE {\n\tBLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_FALSE= 0x0,\n\tBLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE_TRUE = 0x1,\n} BLNDV_V_UPDATE_LOCK_BLND_V_UPDATE_LOCK_MODE;\ntypedef enum BLNDV_DEBUG_BLND_CNV_MUX_SELECT {\n\tBLNDV_DEBUG_BLND_CNV_MUX_SELECT_LOW              = 0x0,\n\tBLNDV_DEBUG_BLND_CNV_MUX_SELECT_HIGH             = 0x1,\n} BLNDV_DEBUG_BLND_CNV_MUX_SELECT;\ntypedef enum BLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN {\n\tBLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_FALSE= 0x0,\n\tBLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN_TRUE= 0x1,\n} BLNDV_TEST_DEBUG_INDEX_BLND_TEST_DEBUG_WRITE_EN;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}