Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug 28 15:58:54 2023
| Host         : radna_stanica running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./fpga_output/post_synth_timing_summary.rpt
| Design       : fpga_top_lvl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (463)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1769)
---------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: scl (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sda (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_32768Hz_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[10]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[11]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[12]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[13]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[14]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[15]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[16]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[17]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[18]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[19]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[1]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[20]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[21]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[22]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[23]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[24]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[25]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[4]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[5]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[6]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[7]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[8]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/counter_reg[9]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[1]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: instance_name/clk_div_inst/sel_r_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (463)
--------------------------------------------------
 There are 463 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.445        0.000                      0                   13        0.142        0.000                      0                   13        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.445        0.000                      0                   13        0.142        0.000                      0                   13        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.783ns (52.380%)  route 1.621ns (47.620%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.938    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  counter_reg[4]/Q
                         net (fo=2, unplaced)         0.994     4.388    counter_reg_n_0_[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.085 r  counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     5.094    counter_reg[4]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.423 r  counter_reg[8]_i_2__0/O[3]
                         net (fo=1, unplaced)         0.618     6.041    data0[8]
                         LUT2 (Prop_lut2_I1_O)        0.301     6.342 r  counter[8]_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.342    counter[8]
                         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.678    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDCE (Setup_fdce_C_D)        0.029    12.787    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  6.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.704    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 f  counter_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.983    counter_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.081 r  counter[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.081    counter[0]
                         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.057    clk_IBUF_BUFG
                         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.208     0.849    
                         FDCE (Hold_fdce_C_D)         0.091     0.940    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                clk_32768Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                clk_32768Hz_reg/C



