--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml pwm_test.twx pwm_test.ncd -o pwm_test.twr pwm_test.pcf -ucf
x9.ucf

Design file:              pwm_test.ncd
Physical constraint file: pwm_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point pwm/count_3 (SLICE_X2Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm/count_0 (FF)
  Destination:          pwm/count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm/count_0 to pwm/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   pwm/count<3>
                                                       pwm/count_0
    SLICE_X2Y49.D2       net (fanout=5)        0.776   pwm/count<0>
    SLICE_X2Y49.CLK      Tas                   0.349   pwm/count<3>
                                                       Result<3>1
                                                       pwm/count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.825ns logic, 0.776ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point pwm/count_1 (SLICE_X2Y49.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm/count_0 (FF)
  Destination:          pwm/count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm/count_0 to pwm/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.476   pwm/count<3>
                                                       pwm/count_0
    SLICE_X2Y49.B2       net (fanout=5)        0.567   pwm/count<0>
    SLICE_X2Y49.CLK      Tas                   0.349   pwm/count<3>
                                                       pwm/Mcount_count_xor<1>11
                                                       pwm/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.825ns logic, 0.567ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point pwm/count_3 (SLICE_X2Y49.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     38.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm/count_2 (FF)
  Destination:          pwm/count_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm/count_2 to pwm/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.476   pwm/count<3>
                                                       pwm/count_2
    SLICE_X2Y49.D3       net (fanout=3)        0.543   pwm/count<2>
    SLICE_X2Y49.CLK      Tas                   0.349   pwm/count<3>
                                                       Result<3>1
                                                       pwm/count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.825ns logic, 0.543ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm/count_3 (SLICE_X2Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm/count_3 (FF)
  Destination:          pwm/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm/count_3 to pwm/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.200   pwm/count<3>
                                                       pwm/count_3
    SLICE_X2Y49.D6       net (fanout=2)        0.025   pwm/count<3>
    SLICE_X2Y49.CLK      Tah         (-Th)    -0.190   pwm/count<3>
                                                       Result<3>1
                                                       pwm/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point pwm/count_0 (SLICE_X2Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm/count_0 (FF)
  Destination:          pwm/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm/count_0 to pwm/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.200   pwm/count<3>
                                                       pwm/count_0
    SLICE_X2Y49.A6       net (fanout=5)        0.038   pwm/count<0>
    SLICE_X2Y49.CLK      Tah         (-Th)    -0.190   pwm/count<3>
                                                       pwm/Mcount_count_xor<0>11_INV_0
                                                       pwm/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm/count_2 (SLICE_X2Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm/count_2 (FF)
  Destination:          pwm/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm/count_2 to pwm/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.CQ       Tcko                  0.200   pwm/count<3>
                                                       pwm/count_2
    SLICE_X2Y49.C5       net (fanout=3)        0.067   pwm/count<2>
    SLICE_X2Y49.CLK      Tah         (-Th)    -0.190   pwm/count<3>
                                                       Result<2>1
                                                       pwm/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.390ns logic, 0.067ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pwm/count<3>/CLK
  Logical resource: pwm/count_0/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: pwm/count<3>/CLK
  Logical resource: pwm/count_1/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.636|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  5 08:22:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



