// Seed: 2270712302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_6;
  type_10(
      id_4, id_5, 1
  ); type_11(
      id_4, id_5 & id_4 % 1, id_4, id_2[1], id_1[1 : 1]
  );
  logic id_7;
  assign id_6 = 1;
  assign id_7 = 1'd0;
  logic id_8 = ~id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
endmodule
